From 0ce025f94858ba5ed207d8fd561a1bbc6c3cc6de Mon Sep 17 00:00:00 2001
From: seoamugae <seo@chaegeon.com>
Date: Thu, 8 Jan 2026 17:00:24 +0900
Subject: [PATCH] add

---
 .gitattributes                                |   10 +
 .gitignore                                    |   20 +
 ...건_빛 추적 스마트 전력 제어 시스템 ppt.pdf |  Bin 0 -> 3466342 bytes
 README.md                                     |  113 +-
 code/suntrack_plugcontrol_STM32/.cproject     |  186 +
 code/suntrack_plugcontrol_STM32/.mxproject    |   25 +
 code/suntrack_plugcontrol_STM32/.project      |   32 +
 .../suntrack_plugcontrol_STM32/Core/Inc/esp.h |   42 +
 .../Core/Inc/main.h                           |   81 +
 .../Core/Inc/stm32f4xx_hal_conf.h             |  495 +
 .../Core/Inc/stm32f4xx_it.h                   |   71 +
 .../suntrack_plugcontrol_STM32/Core/Src/esp.c |  305 +
 .../Core/Src/main.c                           |  968 ++
 .../Core/Src/stm32f4xx_hal_msp.c              |  397 +
 .../Core/Src/stm32f4xx_it.c                   |  277 +
 .../Core/Src/syscalls.c                       |  176 +
 .../Core/Src/sysmem.c                         |   79 +
 .../Core/Src/system_stm32f4xx.c               |  747 ++
 .../Core/Startup/startup_stm32f411retx.s      |  438 +
 .../Device/ST/STM32F4xx/Include/stm32f411xe.h | 8684 +++++++++++++++++
 .../Device/ST/STM32F4xx/Include/stm32f4xx.h   |  301 +
 .../ST/STM32F4xx/Include/system_stm32f4xx.h   |  104 +
 .../CMSIS/Device/ST/STM32F4xx/LICENSE.txt     |    6 +
 .../Drivers/CMSIS/Include/cachel1_armv7.h     |  411 +
 .../Drivers/CMSIS/Include/cmsis_armcc.h       |  888 ++
 .../Drivers/CMSIS/Include/cmsis_armclang.h    | 1503 +++
 .../CMSIS/Include/cmsis_armclang_ltm.h        | 1928 ++++
 .../Drivers/CMSIS/Include/cmsis_compiler.h    |  283 +
 .../Drivers/CMSIS/Include/cmsis_gcc.h         | 2211 +++++
 .../Drivers/CMSIS/Include/cmsis_iccarm.h      | 1002 ++
 .../Drivers/CMSIS/Include/cmsis_version.h     |   39 +
 .../Drivers/CMSIS/Include/core_armv81mml.h    | 4228 ++++++++
 .../Drivers/CMSIS/Include/core_armv8mbl.h     | 2222 +++++
 .../Drivers/CMSIS/Include/core_armv8mml.h     | 3209 ++++++
 .../Drivers/CMSIS/Include/core_cm0.h          |  952 ++
 .../Drivers/CMSIS/Include/core_cm0plus.h      | 1087 +++
 .../Drivers/CMSIS/Include/core_cm1.h          |  979 ++
 .../Drivers/CMSIS/Include/core_cm23.h         | 2297 +++++
 .../Drivers/CMSIS/Include/core_cm3.h          | 1943 ++++
 .../Drivers/CMSIS/Include/core_cm33.h         | 3277 +++++++
 .../Drivers/CMSIS/Include/core_cm35p.h        | 3277 +++++++
 .../Drivers/CMSIS/Include/core_cm4.h          | 2129 ++++
 .../Drivers/CMSIS/Include/core_cm55.h         | 4817 +++++++++
 .../Drivers/CMSIS/Include/core_cm7.h          | 2366 +++++
 .../Drivers/CMSIS/Include/core_cm85.h         | 4672 +++++++++
 .../Drivers/CMSIS/Include/core_sc000.h        | 1030 ++
 .../Drivers/CMSIS/Include/core_sc300.h        | 1917 ++++
 .../Drivers/CMSIS/Include/core_starmc1.h      | 3592 +++++++
 .../Drivers/CMSIS/Include/mpu_armv7.h         |  275 +
 .../Drivers/CMSIS/Include/mpu_armv8.h         |  352 +
 .../Drivers/CMSIS/Include/pac_armv81.h        |  206 +
 .../Drivers/CMSIS/Include/pmu_armv8.h         |  337 +
 .../Drivers/CMSIS/Include/tz_context.h        |   70 +
 .../Drivers/CMSIS/LICENSE.txt                 |  201 +
 .../Inc/Legacy/stm32_hal_legacy.h             | 4422 +++++++++
 .../STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h  |  297 +
 .../Inc/stm32f4xx_hal_adc.h                   |  898 ++
 .../Inc/stm32f4xx_hal_adc_ex.h                |  407 +
 .../Inc/stm32f4xx_hal_cortex.h                |  410 +
 .../Inc/stm32f4xx_hal_def.h                   |  212 +
 .../Inc/stm32f4xx_hal_dma.h                   |  802 ++
 .../Inc/stm32f4xx_hal_dma_ex.h                |  102 +
 .../Inc/stm32f4xx_hal_exti.h                  |  366 +
 .../Inc/stm32f4xx_hal_flash.h                 |  425 +
 .../Inc/stm32f4xx_hal_flash_ex.h              | 1063 ++
 .../Inc/stm32f4xx_hal_flash_ramfunc.h         |   76 +
 .../Inc/stm32f4xx_hal_gpio.h                  |  325 +
 .../Inc/stm32f4xx_hal_gpio_ex.h               | 1590 +++
 .../Inc/stm32f4xx_hal_pwr.h                   |  436 +
 .../Inc/stm32f4xx_hal_pwr_ex.h                |  340 +
 .../Inc/stm32f4xx_hal_rcc.h                   | 1458 +++
 .../Inc/stm32f4xx_hal_rcc_ex.h                | 7190 ++++++++++++++
 .../Inc/stm32f4xx_hal_tim.h                   | 2157 ++++
 .../Inc/stm32f4xx_hal_tim_ex.h                |  357 +
 .../Inc/stm32f4xx_hal_uart.h                  |  909 ++
 .../Inc/stm32f4xx_ll_adc.h                    | 4782 +++++++++
 .../Inc/stm32f4xx_ll_bus.h                    | 2105 ++++
 .../Inc/stm32f4xx_ll_cortex.h                 |  647 ++
 .../Inc/stm32f4xx_ll_dma.h                    | 2868 ++++++
 .../Inc/stm32f4xx_ll_exti.h                   |  954 ++
 .../Inc/stm32f4xx_ll_gpio.h                   |  981 ++
 .../Inc/stm32f4xx_ll_pwr.h                    |  985 ++
 .../Inc/stm32f4xx_ll_rcc.h                    | 7101 ++++++++++++++
 .../Inc/stm32f4xx_ll_system.h                 | 1711 ++++
 .../Inc/stm32f4xx_ll_tim.h                    | 4096 ++++++++
 .../Inc/stm32f4xx_ll_usart.h                  | 2521 +++++
 .../Inc/stm32f4xx_ll_utils.h                  |  307 +
 .../Drivers/STM32F4xx_HAL_Driver/LICENSE.txt  |    6 +
 .../STM32F4xx_HAL_Driver/Src/stm32f4xx_hal.c  |  616 ++
 .../Src/stm32f4xx_hal_adc.c                   | 2110 ++++
 .../Src/stm32f4xx_hal_adc_ex.c                | 1115 +++
 .../Src/stm32f4xx_hal_cortex.c                |  538 +
 .../Src/stm32f4xx_hal_dma.c                   | 1305 +++
 .../Src/stm32f4xx_hal_dma_ex.c                |  313 +
 .../Src/stm32f4xx_hal_exti.c                  |  553 ++
 .../Src/stm32f4xx_hal_flash.c                 |  769 ++
 .../Src/stm32f4xx_hal_flash_ex.c              | 1344 +++
 .../Src/stm32f4xx_hal_flash_ramfunc.c         |  172 +
 .../Src/stm32f4xx_hal_gpio.c                  |  533 +
 .../Src/stm32f4xx_hal_pwr.c                   |  598 ++
 .../Src/stm32f4xx_hal_pwr_ex.c                |  600 ++
 .../Src/stm32f4xx_hal_rcc.c                   | 1124 +++
 .../Src/stm32f4xx_hal_rcc_ex.c                | 3833 ++++++++
 .../Src/stm32f4xx_hal_tim.c                   | 7629 +++++++++++++++
 .../Src/stm32f4xx_hal_tim_ex.c                | 2410 +++++
 .../Src/stm32f4xx_hal_uart.c                  | 3807 ++++++++
 .../Src/stm32f4xx_ll_adc.c                    |  922 ++
 .../STM32F411RETX_FLASH.ld                    |  188 +
 .../STM32F411RETX_RAM.ld                      |  188 +
 .../light_tracking_NEW Debug.launch           |   85 +
 .../light_tracking_NEW.ioc                    |  296 +
 code/suntrack_plugcontrol_arduino.ino         |  180 +
 code/suntrack_plugcontrol_html/index.html     |   11 +
 code/suntrack_plugcontrol_html/index.html_org |  368 +
 code/suntrack_plugcontrol_html/index_ai.html  |  228 +
 code/suntrack_plugcontrol_html/phpinfo.php    |    1 +
 .../suntrack_plugcontrol_html/sensorGraph.php |   76 +
 .../suntrack_plugcontrol_html/sensorTable.php |   57 +
 .../Makefile                                  |   35 +
 .../ble_client                                |  Bin 0 -> 72168 bytes
 .../ble_client.c                              |  206 +
 .../idpasswd.txt                              |   32 +
 .../iot_client                                |  Bin 0 -> 72368 bytes
 .../iot_client.c                              |  155 +
 .../iot_server                                |  Bin 0 -> 72832 bytes
 .../iot_server.c                              |  327 +
 .../sql_client                                |  Bin 0 -> 73528 bytes
 .../sql_client.c                              |  373 +
 128 files changed, 153659 insertions(+), 1 deletion(-)
 create mode 100644 .gitattributes
 create mode 100644 .gitignore
 create mode 100644 8조_류균봉_서채건_빛 추적 스마트 전력 제어 시스템 ppt.pdf
 create mode 100644 code/suntrack_plugcontrol_STM32/.cproject
 create mode 100644 code/suntrack_plugcontrol_STM32/.mxproject
 create mode 100644 code/suntrack_plugcontrol_STM32/.project
 create mode 100644 code/suntrack_plugcontrol_STM32/Core/Inc/esp.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Core/Inc/main.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Core/Inc/stm32f4xx_hal_conf.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Core/Inc/stm32f4xx_it.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Core/Src/esp.c
 create mode 100644 code/suntrack_plugcontrol_STM32/Core/Src/main.c
 create mode 100644 code/suntrack_plugcontrol_STM32/Core/Src/stm32f4xx_hal_msp.c
 create mode 100644 code/suntrack_plugcontrol_STM32/Core/Src/stm32f4xx_it.c
 create mode 100644 code/suntrack_plugcontrol_STM32/Core/Src/syscalls.c
 create mode 100644 code/suntrack_plugcontrol_STM32/Core/Src/sysmem.c
 create mode 100644 code/suntrack_plugcontrol_STM32/Core/Src/system_stm32f4xx.c
 create mode 100644 code/suntrack_plugcontrol_STM32/Core/Startup/startup_stm32f411retx.s
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Device/ST/STM32F4xx/LICENSE.txt
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/cachel1_armv7.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/cmsis_armcc.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/cmsis_armclang.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/cmsis_armclang_ltm.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/cmsis_compiler.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/cmsis_gcc.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/cmsis_iccarm.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/cmsis_version.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_armv81mml.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_armv8mbl.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_armv8mml.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm0.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm0plus.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm1.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm23.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm3.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm33.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm35p.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm4.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm55.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm7.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm85.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_sc000.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_sc300.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_starmc1.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/mpu_armv7.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/mpu_armv8.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/pac_armv81.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/pmu_armv8.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/tz_context.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/CMSIS/LICENSE.txt
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc_ex.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma_ex.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_exti.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ramfunc.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio_ex.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr_ex.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_adc.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_usart.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_utils.h
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/LICENSE.txt
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal.c
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_adc.c
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_adc_ex.c
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_dma.c
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_dma_ex.c
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash.c
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ramfunc.c
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_gpio.c
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr_ex.c
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.c
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim.c
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim_ex.c
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_uart.c
 create mode 100644 code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_adc.c
 create mode 100644 code/suntrack_plugcontrol_STM32/STM32F411RETX_FLASH.ld
 create mode 100644 code/suntrack_plugcontrol_STM32/STM32F411RETX_RAM.ld
 create mode 100644 code/suntrack_plugcontrol_STM32/light_tracking_NEW Debug.launch
 create mode 100644 code/suntrack_plugcontrol_STM32/light_tracking_NEW.ioc
 create mode 100644 code/suntrack_plugcontrol_arduino.ino
 create mode 100644 code/suntrack_plugcontrol_html/index.html
 create mode 100644 code/suntrack_plugcontrol_html/index.html_org
 create mode 100644 code/suntrack_plugcontrol_html/index_ai.html
 create mode 100644 code/suntrack_plugcontrol_html/phpinfo.php
 create mode 100644 code/suntrack_plugcontrol_html/sensorGraph.php
 create mode 100644 code/suntrack_plugcontrol_html/sensorTable.php
 create mode 100644 code/suntrack_plugcontrol_server_client/Makefile
 create mode 100644 code/suntrack_plugcontrol_server_client/ble_client
 create mode 100644 code/suntrack_plugcontrol_server_client/ble_client.c
 create mode 100644 code/suntrack_plugcontrol_server_client/idpasswd.txt
 create mode 100644 code/suntrack_plugcontrol_server_client/iot_client
 create mode 100644 code/suntrack_plugcontrol_server_client/iot_client.c
 create mode 100644 code/suntrack_plugcontrol_server_client/iot_server
 create mode 100644 code/suntrack_plugcontrol_server_client/iot_server.c
 create mode 100644 code/suntrack_plugcontrol_server_client/sql_client
 create mode 100644 code/suntrack_plugcontrol_server_client/sql_client.c

diff --git a/.gitattributes b/.gitattributes
new file mode 100644
index 0000000..4718188
--- /dev/null
+++ b/.gitattributes
@@ -0,0 +1,10 @@
+* text=auto eol=lf
+
+*.c   text eol=lf
+*.h   text eol=lf
+*.s   text eol=lf
+*.ld  text eol=lf
+*.sh  text eol=lf
+*.php text eol=lf
+*.html text eol=lf
+*.js  text eol=lf
diff --git a/.gitignore b/.gitignore
new file mode 100644
index 0000000..eb2af10
--- /dev/null
+++ b/.gitignore
@@ -0,0 +1,20 @@
+# Build output
+Debug/
+Release/
+*.o
+*.d
+*.elf
+*.bin
+*.hex
+*.map
+*.list
+
+# Workspace-level (do not commit)
+.metadata/
+
+# OS junk
+.DS_Store
+Thumbs.db
+
+#
+.settings/
diff --git a/8조_류균봉_서채건_빛 추적 스마트 전력 제어 시스템 ppt.pdf b/8조_류균봉_서채건_빛 추적 스마트 전력 제어 시스템 ppt.pdf
new file mode 100644
index 0000000000000000000000000000000000000000..e5459e9b4d03eff8e12ad24fe8fb830db21b7010
GIT binary patch
literal 3466342
zcmbSy1yEeu)+SDH0>Lc_7QBH5g1fuByEX3a!GlY13nUOE!QI{6-Jx-}>Ezz~-krau
zrlzL4s?XW`ti9yhr_Q$ZQ7VXtF)%X%ktyG9Y>rMMvmyhK?ToCDd3cbSR6OiWk(q=I
zoegd5%#oSo3~f!Fem~&jLuOJiG&hwoG%~gMQ^O?ZV(Wyg4QczkoiZ|$2;|=xnfbS<
z?jL!17iSww5Trc|L`dnc_D&Fi-vx+}DahovRp7s@3p<(`I@>uSe|Ua@5{I&b{LG<j
zpiF5Xepx!(nEtMB(S~|EoY)5q^|qs+zHg!q>TMrf9VO(Sxce8)ztpn*OYL7l{dWJi
z6ON{!-){bKN!HZF(oo3G{ZAYKWDXVpG7!K9@t;Z94&)3GbV6qTOH#?y$<D>m7!nP~
zUloENkR9YP=U*jpM>`k$e~?gdGz2->|2Aao0nzju8&g+HV^bw@q2C_<H}>DU|3O~N
z(#F};5t&KM#?aYR#MIc%1mdlXDahQ}0{P<~Ban7Z&Jcubk=-+<eWbsG23?jp3vQ}|
z`#UoYFy+Q@#=m;<3ngO0a~fbNbU<Sh6LsL$Ft5gui(<Y6T*5FHWa<%8l|2Ufds@{W
z$2?forI`^D7>`_~R;wL5jXuq^2-c@~jq(|nr(2hL4yCKI?UrUQJuWZbp156xZLvIi
z-?=~Z4=-n4H2*q^=W%%CCfy(-v#Z?F%6Q{<<cGvK+eJoN+o^y1!r$;Ta@_0QFArLM
z`Wox^BK|V6{Cvv4h8F#znxc&&S^RW~k?q+}w*0)dSnC(!=V!FCzD;t@)D^m;)l#bf
zYTxZKa+fSE6syq4?M26#wSH~ERByb9ayKwHqqXc8PpkXV!T;{p{l)@AikBo~NcD`5
z^ms4f8M#HG8jLmN_LSz661o2MQ0wz<t^G~N%haM@Q^=y-W}%<=#bbe=$HVffQ!UwY
z%M0{vSoTWGgSOxKW_E}+`t5QUKmLPo@vY3PQ&Y8lth;iv&zRcFY5rnu%Y%MPozLy&
zA_ku~u4U7x?MdXtO>T|S0I$6M4cN{*Y4(Z#dp_w2J`nTc=3}hi_=UE*l08`O+}iFD
zr>t<Tv-x)EFwyyO(C#JM?|RlwR}s@*JY0R{j!sMQ^*2h>8>z$VYrEE44m(}>k}xlq
z^5%2(Us(W@Wt2<1FSC;vgG{Rp=@B<K;HMY)Bo!F5A6#EET3)}LKlokGB&ldO%mPm&
z4;x!d(jTiNzhHy<c?*38<PbcMKD(jmR}asd24`hfvC?Bd!U<M-KWFf&=rzF0+@FtX
zD&zW<=U!`zAaYFKH13(UzJSYDpEgiXHF$2y-1zS|sIt$?-2AS<{LK&LC(pAFb}cV>
zC#`p2x0NU2(Wh9qRredb6W=p%%E|LV<QLrANH_kMjcc!3jMgWWNWTc@k%~p58}SMK
zvf=9PpXq@#UBp~N@09|1@ma&wqTKPk;zywBHkzMy8q1fLy#&GlAGnN<-9~ptvyvH#
z0y#C1WhxuxMU>IXR>%i-bxtiJ0~?eUc(-0hS6};{l;_bT2F5MHU(pB&d81v?xB$&5
zk(1qt5*O({?3v&nq!rUucX^GJ=cc;Au3-A#uSn7F>6PcUQ)YuT74dyZwf5M6p0Dbu
zSuPkl-`Ce(5~h29*k92&Y%z1To4KO1D5eysuAmxcL^{U8_+XPAg=>_FBcroN7I>d(
zA=Mh%lltCDH#JvWR73GebxJWv0_AQFAlG+}0~8bza>D^~r(Ue%0D4hzez=eZxa=1?
z0lPQG`JzA2Vg-q2A6tYIiv8+&wIZ9{9p53nJawdCEM+L}g`Ra-+6(Y5TH`80A1pC!
zzuwOOC7AY$dnQVOS+a3U93^kQlh?SXEzgQTs`@7w@bjUghM)pZhJnVTWaPMhPq)d7
zAmhu&pt2Jm0);8yw=N=&;);;~yVXV`rsTEjwP%7azb<xLbiTJD5vaVCv1Cj}y{%Z&
zVvDt;<SSC*pB~ZYQ~#A{Y#K(g;DJ~h+D|&*V9~;AJLOs;+f(83qX_P29{R8iU~&jy
zna~Wcj%~FbOCPoMxblgd-EcRyd2XP)6WL9co!O{Wy@dC}OOIk>kVXCHT>qac1|?VE
zh+j?C(S!z2qbyA9XL|ZY;T!<9Av1g(Z<i<lFC9I6wpFMRljTvi^<8;@LO1Z!4>b5a
z;zY~1ZvvBSrRmK11%ZfO4_tefS&BDl3E*pR?8U4BmS~ytNc7l+yUOK@OdH!V3U^MJ
zH&aG@&Q@+(mspjBV-_!>hB4VjQwHlj$<ceG)M3l2oLxNE?|94%IRMVOQze-|0D^x~
zF<Jl97YSG>jX<A)exihrEx6^$6LCG9`no(t`}Bp(KbMWMQDIR`{c{maKH1_+o6{Pu
zhEW@Onx-v9b!BuK+047`Zqa=O4q`1Q^c<eDjX`rYg`J3f$yM&n4P=?cF*-QLv8*T@
z&=;FhP17h7q3<BqoOAoCh2r<XQXvCxRZ_5SjfJepG=C!3KYrv#K>MM)?<pkry>eTW
z>Vd*G-8Bm^#>3INOLt>sX=mE2b&eDKWd4#|mOmf6;<cs6TeJ(Bb_Z|H{&KL_X!;hv
z+;X@1%a?RA<{qD7Xk51gCrNlRqeh=A$}UJv=2FRNY}Aw>W^s)3r%5xS>pcs46{hFd
zbConOb$^dLowlruPh#m|te#O1A^9QUVfF}Xbk(PRxEY(fBDn`)cwws|^Q4>Tk~ykL
zwNYZzah|&8!Jo8S&-Sc&#U|3u0u}9QCduL;^_EE8n%4n-487St>9pGZ{MMy_Yo`I;
z*hM#uOPA*12&>2QPV2)RdZwatdrQmXCf!LuN3_PLcnd3>*4gbtk&dq)ueQc}()e+l
zCzobnOQEWY!xrkSO2;geI2qV8h1oF`3d9n+DboSi9U2FD3r22BD*3jkzeF@m^3hM<
zr@5pb{+PJ$@MN9tVacsQW|N)%W%xn2e%_0WEVwe#3R=ZP5s5)p5r+%YxRWbWNrN5U
z-o?8j*W54<iH)nb{A<%lCw<i1!T4Fh0Xu4lw0LtLU*|JLspAJ<8r?{>=59~JaQZ?t
z<OkA(?pF@{B~coK;l}F7`Jirr9f1$Tg}DZ#2W}r=3~o{OH!x-m$_PJ&Fw0*-i#&P#
zLKr+h?F~<|tyueBian=h5!fNN+!h93+0)m7;PWwpz~a8MWYt@$yLsWoA{B3Zj&$au
zOa{JXN*>a94@>w7KmeGKN`sG*dSltqyJVoE;APxbCG3z12Q=30LChD9<_3Kh`Svl^
zH+;fD6G~(hR%O0yUf>M|35ga*%eDDgKX9!s4BJt~3F!%E1|_#k7L_y+>(YX{cLJYX
zk0Zu$vxbOc7~sn6TYLla^)>3UjUw`^*Q+#4)$-hzIykRU%m_7w2mvW?%dQ*+&Q{)t
zqtb4ZioFt6d0-i9D<^*%D*Oh7NiPe>I_HENpI#Bhc%xZsgD>?k;4`=tMr|4<&KIaX
zMd0ZGXNpPf;T2etTpg``$((a5#gs(U7~61Y+1OXW%{$G^Tv4~O9;xHxT}ZzM#ohE)
zBM}*6hVq8wOtM>g(7sDmlL9*G(TrIiKmeSM0VoUSFcaix1vVz|?htEa161vxVL23H
z@lm^-&>HO6dD6dwnmq7F6!=th$I{U5VUtd*y5#jDslO@37|)@{9NK*-Bo<a9K@whx
zoDjtMdHxZK9krWz``3rE3jQ=gxA#rn3Z1u+hHYBCr;2RmW8jY@iLjv@*NR5sn-x_W
z4UX3B(%s5zYTh4#WD9|vZPi08!Nt;+*kzc5MF*nd;Mo2VT13)PdVIwW)6S23*aV*(
z!MeZJ5%^H|xMsl<OM6U$xY#wuGWTOnR`H%AgB2Yn5qE5n$-%taip|40Q=EeeNNA7X
zmB@|_fs-y6Dh_a&Lum)0Smc?aVr^QiXARmFd}9*ryV(TPZ${&I`^Txc#X85G3LjOh
z-XJG=l~1spK8QxDJ*PG&;=!`V;qI{eW;qLyx}AQ4HHO-l7gL~7eKQkSLC@uc*YjXJ
zcIFr(2ESwqTF6zaa7<d}Mo|M=_K^o;<PNYZ2uE8;&U%a~A)RZ44-6a9Cl-RRryLDx
z?PIQ$2N1mLuV$<;mumx>U9b6sNL&&5y~6S~ftx`!NyX9!2PD24A3t%G=Aj$f_w9bs
za{%*?x^%?|hKC=8LPK4tSu(;5@~F=<zvbzd38tkwXiM&OZnup_DD7?VRX<!h3L!kK
zn1{KfY!JW>2}iVUOQk&;EK{itbc+fxq{w4M!=R#tvY;x>a@RtFyDzU8_r%yUF#>zE
z2o|-hz^o+Q5npO=!Yx<_@a<&uKWDx(7FMXbrc&E^R<VUI?=s)y7;~K}APWA0nfo;o
zxB5f+r(x*Qh{8a|AgN2+;L~pniO~Rk6M!K>To-zYJIhb8!cNtD>es=7MG+RTnk}dJ
zg)y;0k?LvmBn07LR*g0JZ&lv0;riMPkN5_cos8d#5uKUYBlgk4_%4>BP;CR*H&ef-
z0t_!5_~g*ADX*p@coFE6x|v3BvjVO6rLAQzX)oEbw(`uyz@%qm9EnAn4#H%(Ay}a!
zNJidvFiKl*um_>i&qr0>Hndtd%+^S~+~Vk24vZ?2ueo?eyL^(AxUG-i+BWO$(3Be)
z#Su=9ZZWkiE!+RTO9m_h%U5K4^g^&$IVu$Yioh^PNtEUg(7WCcfPr$28dOeOmy(^|
z=wIF!HK?x3sA;B=xy6+i3(ZC!70h|hQ;V-VUHEl7*<^QytnRqjv{E`XU*2i)kQCQ$
z<nWUQksYjU<c`GQdy)k(jx*k=bEKA;*P^Bs!avQ+b`U|@i)c%(Q&n@6L*rlT(;7y9
z6))wAs@q$PPgKzFU5&XqK^l5T5}Fkqqp}4N;)-<;`(!QZT_i8AxF#>gXyG<O9077D
z-$YBJ=!Ts{*9O*zMs9-i28<VnApqRrvJJ^B5?FCtX&zzi?7@S)hP6QuA3#K06?2d=
zakoAV7ip;<**FrkHkKFO=+#23<s1Ws$pR@34*kl^HB;#9kVwrRby{5PbX;5<aa>d!
zG)e)8XYZIDv;<T1_6SG*fHX{6RI?IJKmULARbz$<M2ODN0P&UXX1U&l`PVWr8%&m+
zV&`w0HTlWijD|6KYc;b?+cmYB+cmkck+L1cPxPQ{J>l}@S5}$)43QSgcq?PQpEk%-
zjJ4?uV?bDpSW!H=w)+D1qT+$!=4k5@rZHehrL!|d<o2IR#zVb5iESL`1p8<M#;Oya
zw{^L(uaEmn<WJuI(;jql^+z=Bq4Mq@(Su8WCLfC5vV~;fWNA$>plzm!L52aw9SJ*8
zanBI+TT0^M-?NLt;|e85++O$MvLT<fZ{il08WvFF4?$eOV64dv?Vr3-K<Cn%Zhe;8
z9O}(f;Vxz<<SHXcMIL5SnSONb;w<hOCf3g|*qKfqQ7Xpkaqy!(PBgmg%xG%v!1s2{
zSn_WvaY3LNo>Q7kMg-e6pC6I(wn4sf$9WFliS<=>t(AAJy`v#tmYUpHXxqY2(Evgu
zC+Cz?q#MdJWn^dlZ(IGCbemHmMQjzgQ%wn<Ut^Uq=3ULB1!8!ly^+ozl~^WAoMg{x
zI(w53j0)kVgM9gez9LWO-qkHf=UHfjF=y5u4^%x6Xez{K+199fXnR8}M)9v6M+~B@
z;@XWx<;KF?)8BkuHZWE(Uh7w6=^ABosKm|*_r#1W?bb>*)hk3yzdT3t(MVieu}#D0
zfL0z$Y@LE-Q6bozsCzx;eoyWyE;lGCZZ#aqF(W*ZHI6mSBRR(ASsY>RVfssFCn!to
z^+SkuOcbmSdWL%$uD)U`%YfMjQ!!4Ob#*Z?{-*4^-IYZnDjN-55;TM~a}^;K817zy
zlC#UHq=5T+F2?Ji49B=zvZij2Gw~#3P=$X4G#NsHn~J`x-p#qw)GPPQuht7Y9QXaN
zIF#h*OwTwXo%vN}_acxJGpWMOPa_x40$Dn~^%M-xuyEX)rVFJE>3t~^C4-4wXWp9g
zaW|N4=k1^CdW**th_+ct#wUki&yiSZa4UZOR`w2DSDY)4=xH{CT^Up4n&&dMDs0?*
zY7rGpg9ygq(&M3VXF(XG`J}Hje2JcWyrOM&fS}F_ciO*}K_`oI5z%aKJ4P^Ok)4Qx
zEYGO(b6Ys6Q?G?L9FMXx207_O5dOgPFvOZks}n0hG&|NyYZfHyBf-1iUt{qpmr1Tu
z750E@R7Gi~XbwOCyM!NcE$Nz`Rh4CMvOUf>en=R{taBOtN@ZPDa)Mj%$+*gCa5pik
zhe^-8ydy}JbLo;rc6>DutW%mhu(`$9;^7RHs0n>7t-&LXOb943vrEE-)?Xpmc$+<!
znLsXZ(6m<2%^~xPmp?agy?@9_bA)VooMClb`gM(<Dn0H!afI7SL9KkR{M}>8uj$Xf
zc2m!k@x7@-2LZm0LQI9^5uJ&oTV5z(gt`VgjtA%P#qJKYdHeuag{|PGHzn`)Yj9LC
zDc&UM*${i`HpyvE8DNgq?Eg3e$PrUo73dSocZ@IiF!OlM0CuU?voBBE-0eNzjwCr3
zl8i!Aeq%)<R2*k<W_ju<P9fT%p`N589o&eR&e2%j$Pd0R+Qc3gk;lgCo=iQ1^X$?u
zjOF&^VT$n28sDI%fKJJqs68V&ZOJm-uuO}=b}m9Kp(3DtgktiM?!n7<+v|V{!B`H8
z&84g5+C4vP?gARjW1MmE5c-5#DU(qG<GKQk;tdqAc;jiS<220czf&{p@XTRsMeC7K
z+6Qg|Cga2;xHwyO6Q<N`Qg-&KnSua-9kz&#qsUGYXQ{574@!n(fCC0v=(>z5LXpT}
z0lLy}h?c_B_0zl&annW{K(YQRRZG3XZ_%-asZ)u8mDGkOWeMLrf2!UiV;;r$5+4QN
zG}L@j+jCwT%T4;&R$}_Lt{f-SYJ;$ROjyfC?2LwSujGi3ucKhA?n_jPH7mn0#R0U#
zW1o9ua3`}ItySxy!U%ndmkX3I{1}6jQSdl;Z|FzVo(Q=5mR6$FIpB3TpS!Ma<=p@w
zs3j-cAVOS45<^DbF<Yy@swya0(Lm^eOV>A%Z?|eM3@ypuR$Q3^ANJ|p2(Prjqkq;m
zpCl%-F+ppxfr*8J9b(}4Wapa1=LU7>?oU};kY@uNB?}dBxg<^QiRf?y#|)8{gI&yq
z!7}Txo>&hyD6GlR6Lk5#gA=g2v0VM-dsuN~Q&#=a1S-EMf2x<U`itkv$4AEKX&^e%
z*e|jX_lYtpXc2k@W2t+A5aorkDR%dr^kY@=Ha1k)DuT>x++6k-!s`YEqF-~P_|zPv
zj>xc=8={AoP`b>1{B9N`<>b)#ok=ZkQ4FLI;wS)#v8;uP4je~D^{y4PcJv5?#!kSH
zjCAia^$w6DUO5`0jfYFLc;30B(X~T(TmS9h2sVNC2f*=@;a%poUX*IbD;rTf64wUl
zsG{QDc@T7clvRTUaC>*pT-G(a6T20Y+%AWp4t?*g%}E$h>bpP9tr$@Fvp~~Z-*`Q@
z4E$(Z0;CSMflxmBfy{|I;=v=VJvO}hJTIAT-w2vgdgs3PC}_uNd-)Xm3jsUVSfnrT
z<=U{F-`%F-v$4_>{LHYul{k1TFXBy^quAKL@|O2nX7X>_5O_;jVN$7^roU~+H1zI&
z?<5MDaD^N`R8h7-rZ{39%513%SkRg|(1#lro2=^X@op9niE0&BB&R6}_lUPMD{`6f
zB*vD3HkRQh`*~=1mxkj315}1Fgh=wQkEWT-tJ@Df<KVcdjln#&d!2c(Ns#fK4J+#)
zC=EeM|3+AC6|qMk(xE92Bho11`;w|x>N)FBqHlyY9qO|MdHr6UAob7mceVM+eN+a>
zdWE$<p7A=-mZc47B;V0du8aBhyzU5UQd-npk~2yughz5h`xp(7ebJjo=f2aTM}p>g
z#;R*Gl)1pjsb#d$_h4xL0lru}4^^%oc+qwzJiT%DtYjW6G)~bebJVYPV=5?07MMY~
zEJXOjt7wVGa-f4oi^$$BgFPhNK=8{NdEIum?)NO6fd+mI%3)iHe*UEUDsgOr%F;=l
z<R`MxAe9kf9)%+fF-b9&WH8Busa^e>(YNLxc*A#HvKxB%<3pM8Z<Hq9HlihrHD*wR
zx{KFO5~hO&zMOMTKE-QalhA$ZK`ZeuN5Wd7Cn6VhYaA(KwFTeLYd>%Tn$zWto$!3+
z_<(LSxd)_rR+{<Ax`spbCU8<C+^$_~6hFj~#e2XKk81YOxp8nlu2>lK9{xc^G7gMV
zx0-7;DJecRjL>tG`=t63q7Cp1(mz|xfSG1UarTx)kEigaCIl1QwH?lgneSwz<@fb4
z+)KVUk{({e@V*T=`#^e?kt1DPCNgLklX5Fm<7d=BT@)A~Hs&p0p_dt+Ba2T|bUfO8
zR~o|op+8ix++lt_GN%7)-Q!WTdAMi|_-7W8P4sA1iVqT(7wcrAH{GmegCs_Pu29Oj
zF!m7UyhXy?Vi9-357t7HnnGm*2J6hbse1R0vGq6fPnKok$s-x<CWuRoeQ1(X{I%;>
z?Vn9w6Dk>p5~7pt7Ic~%U;XM5Rkx8%NIQ`8N*j&-%IB|zm++wus?0g%gB9t$LjcX<
zf~>r<zr&;o990ipWkP1-ad-Yl`X=uw8<qg>L+M1>-uF5U=P(h5w1Q<Sta0z`bj#Y0
zE{x>0FDb5!t_v0F?-)Dj0k@K|CdOLmtZtXsA_UbQLZgn^mrl7WDJ9>nBcRVn!|~hF
z^NfW<47PV3xscf!P#V;$zM#%Y?j$$?dVHG5>OIQQp~*RV1^LeXyK}N|$lVj~C~CDL
zx}-EgLrwAM9ndUZU2$SpsNpt<rynl*#n9?idH1h4afUgtasy0+JzzC$1t|L(q}5P)
zVc4vPp?Q&g;xnXmV<ZqAvn08t$od6Q>aj6C5X;(gRB=oC%p4_PMzB|)q~3K3)(zpZ
zq{JM#gWsBq!+OTwA6cLYVrO5&d~wqJOw?VOH=&0<na4wv<_`+*b(m(tE)azTM^ecX
zJ|rH<=)vn(3zr5(kyRX=Jo`y4^7m)F;xcb!JlVj){aBHQ<V%V(8!V1lP~1CKf9gv0
zd>un1QC<K$Ht~^KZNUl)_7cLtQUmQ_*(32&6cX5JXMJRHldGc3Uh-htSc7ovbUsqP
zy>`8ihe-A35J7x6r>!TxBtlkjFppe~t8q^bbqSs=ynba*et@NH$mefl?eb$oL+Mzt
zz*wbh;*UJUQ_MEhJahf&Nv5f1?sd&kH$ILRKoln)f9eu>JM8U(NF?de3;K<>d;l_|
zrdSb!DiIfX!nTAlbGLaZ%u!<L7z7tSDU730IZ`&BZ*HcV9fT10=Xq7A?(Fj`{kL6o
z9Us#OFwlw@i944<J;ZFYpm~se*wgv$I&8xNmKvaWKX<-Kjs>3L;g6mftY(Dp&3|J+
zI2*6n`UpK0blR4QDO<~05%ih~x{mxe^!`_o%F}>J=Kj$tTO%{BXW8uPgmmMLAC4I>
zBM{K5BDEhSK5M?YO6<Yhs`{8&4B!Y)AU=ZiOn#tf7n)6T1(@xr=OAq(241FfE7SB#
z)-=8532){?D(}VVgsaVRi-O?2faJ!+FTQF)T4Wu!g$o1@yU$w^j$yL=9&N@R<5@Yg
z$=$B&$Rf6}NCvyF%Ee@+ZcN(3prtpiqZ$gp+q=cDPlw`M%PyUgN<C9ezJy+R!+Xjm
zR{P<Qz-6quoZWt`{iLeLU6HLeLbnRc2Vy_y9D`*PI0a{jYFs%^nf-^-sTEs<?>HNf
z>Li#ZD62^K%GLy!ID0mTJ=f{>7}wr6W5w&As~yXz+2^P$otVEb&-vmXc}ZCA$T^|i
z9-y}=mz?p84)K<1jj(wr%I(I%pnT4_EiVQB*_fVJeD)l#zB@R?k*uC!t_?Cvk?=D(
zLvBcJ?PKU1;BwTi2+%&8&eR+lFMAXPG4%XECk^dGMn7`bZF`#YcCx4QjV9h%Py(8M
zPGeKEPn9~Q&L8Uy2cd(ynPdsfw;#qw)YT}poo8E=MR}F??L;Om%!K=j&4LIScvR<D
zr=P`u(V^_YQ4uwJKcc@zcol7|ekvND3jM4&jk{cZt`ab+^0YVxB=p)fR;ht^JLXZ{
z!j66sBX%3M-8=fW7}%JcMSB^(<3}FTh`{0OiUShJFZ&wd!vfp%T0FlWjVynFp`qkB
z%{N;X&Q5s3%GvmwC<!z!>oa=!Xd_f7!h*v{*Q|rw_N%R-L#Q%u*RbT&Urw939uwH)
z?UkHT;6imhWuk+MlK6eTYf^wwz$yx4Y=R0bnPlVqrc+Mmk(TG3V5izq=Y3XxU?tQU
zQs-q-F;oEu{(#Ohx+mOHP<)ZUuCk}bq~Ge0J=NEJn$|@Oa72dx6>0rxiW&AH0y6w>
zgPiqY1l)d40qQndwww$E0(ERtDEI41Uy=Ca6DNEGC|96=pK_1Xi+V_a%S~$P8DY`U
z<s+ZgSyVc%DibR`BNeQ7%BxkGUN;U^GBXb*tldWb*=sETWD*<ua6z)EnPhXInTD-`
zO0NH{OWQ7y<sg%kJ@l@g1+ut1N-fb9DQ{5x#!=1I|B2a?;}?*W;*GAaE!IwPoP7z|
zrJk2&(8q+OuTVuYT5Ili+cA7we4^i^A=C9K2AUp4hSvf#he=YEr(42CP{IbGI7Y)R
z;Q`4*{HjWFr(&<D(m#I)Kf0Rjm%Mi9?-1djjF8N=2~Wa}%6#=Cx=AvWkmR7Uv9`3&
zztpwof7f3Ysf4X7U+}Z9Fpv0-a!?hcA-jFd#NqV@gR~~h7srj)-%gPp;d;NNXp6W7
zGv_AJia!S8DZnaOz_}>n>LO+fg{V=0lmmfIjG8}#fS%Tt;62Gs9Vf#Jw9KXN##%eJ
zd{%VY_SXBK-(P}w^9mp8?kruF>#$ZS!*!2kJaSW_?5{s7IFA0hOIP5X84Gj`5St}L
zubpEivyzc8Gr_{~F{yDu%9NDxBS%6?9VqlnE3(=WWwvs!sSu&0@)VYoQx^Mdb&ety
zAO%Nb`vGB4YAa^a<Ss2$VDCde)7`86fl&og5=ZG`z{x}6h$><Ja>1m?3Nf{vD+7Gm
zGcpxETJ**-;^TIti7?GVUy{doi0hTEva6Tb?d)^tirRAgTZCrmOxp31I#_DmTJ_o~
zU30y#Qlx%&E?S4m_zQszIFF91EewoO#Stgf4W0Q1q0#vGycs>Vb=Sx=vbTmWJR@o=
zw;xm@x;i5c+4;$kfqM+n_=>1p=AR_dorMdCIVH#O&4G54mvBuF66B{u<>6-A6HGA<
z0}eCqn7-*2$Gy!g?u{=<0C@ATi0H*UsHt@JYU_4ncoe3Kk)I(LMK2PLCCo)uezzFf
zo7QGO=Zmkx+(xBFB&NGZ%Hx6K&o!?fJyv|9x0q|opf1r@;BT%qYw#8RjpumDqWyR0
zACsJApD=8A1Ai|)5=yUKw$$$9U)mjm5NN1z%W%IkU&4BRzT09BC}<fauO8t!+7^&~
z(-|kao%G(wDtb?FFJZa|MM<RDWv52tT52rU<H?Eb!#<^}vqv%>k<|wAXrBiO31rlG
zpb$iIiZcdDSJ<;4A^M7TEXT@hslgFO!g}I9P_(uz0r}2@5E#VI1Qz3kI+RKr8wEMB
zcm{o3r`XFA3bsHxYVKkIrNvWkFDv-Iq#n2qOLp>@`oN7UWs}tM?uWp^^441gCQk~)
zo-N&%8cs|)x)i}f9uha|y&t&`$XYscz?2u&UWk+2o(5ZO5gbumZm_g$E#cjWbN6r8
zm~<0R*Q1qHeO9x_2Eg;1$2<^cId1pInHgi{+8fjdgpR6thBm(zEk^lTuTL*d#Xbr5
zDw)EjSYfJ&4V#hveX9v<<(?*Z+XPQg-7BbFft;ZY`Uy_C{=AYj4YDrebVt4r-eMW@
zPO@f_3^6d{L;bptat7L|dyiniohM!*Uu6w!!PufeHcLcnOx5EuD%T>6ZvVCaiqwRU
zh;Ecfc2c5@HKZ$mfR{3cxT3fxf-;!g6Z6ib&=lMuDUg~5wlaFtN@VVpGxU*SbYcGo
zphSh&-@J0P!K95vVV7qxR+BBo-L^CKqCZ^H7@Xq`1wp1@c3(gXV+OT6_zVJi8cGRi
zDLm>(@eM8--0zuFl{2*L4CC#Gg?tJ3t&giXjPcu=thK7(;Sh(IED0aiAr?{w;!=2^
zJXrk9rhmIZb+F)KfR5kDJa^P=&7g?d&4l{QalH-Qig?hSqskgfZ1x_SN3z+IC2n6z
z<H9gvFp38IX2>vNam;6e4W?*~NVeNdM<c5YD5=0awj>~I!Ndp8AGV#cyu78mbx`U$
zPio_9>9m@ruL#CiTI+?n`3%guHZ&blB;Qc-8PV`b`~s6kE>^>erU|R9RqoyS7@18V
zDwA4niB&n^BzuwTgi?OM0um-8r^Rhm$#@NbuRX`xmyF?(6}R|Qx+f8<2;~`S4ky#z
z{K)31VH%u=XG`>+=pJ8jhl3m70lze$UqCGm%LthT>`5?<Zza$rlm>G)NY_aKSgRA3
zGC?H}9Tjh~@h;{eThNWck#I!Em-eOYI3!4}yXW!TgMVtR;VQTGRqcWSD(ud0=Xi{}
zV^#D7-H`B*#K<O|`s|>^JuA0cXw8&;V}8IeRt;)8^~YSQId37lwEnn)Y~uemhdJ{`
z{!z>q<>Q1g!j!2V^PdTZ)PiYty=^PS?B+d#G^_b=Xf{xF6f2<nb5)LHVvRYO=V@8W
z_PMV+6SdO(*}XAm&rws%!k`0?X?j|Yem&lCf<<r}80XMh)fR;nN`qACH0wNoKv(^v
z-!f{5RVoc=#YVn0f;5=wzUBKP?mP8DxW`c@RUpVmF`2U)7s#<1!AHN4KS@!60omLp
zM4DyKat|*Bm2rbdiWTG7)LVuCIw)3RoWJbVQi6^(1)my>$s#82M>x+jwABQ7s*M_V
zjt7F(GISd6SzyU(cnLenE=OWx*k^`k(C8TPhM6rWvf9Jkd&aW6Cuo{B1b+hUeo-em
zRFeaX_CAX|3|+Oy#vg2Jsi32(LzeC_dIz|(?Yh60=!_*HS;9%jU$@=k7#T~gTC={P
zT-UkmY-_TtzTurKNRDrkc3|^0rQFBD-n)>q*IQ{>qM%p)z}*uX9@L%{X)Z|Sh)L3=
zX~Z;=G=-%)nksiye*khQ+zYpq)|~-i=1nRlrLBl~3y+~B7vErctI=Olaf_1VEju!}
zOVU_;8)xi2m8&vkg;&&P*GwVbms+M*G@zpr@6QlZ0(?;a&ci+N6kf(t8a2a4{9Sw)
zslx|(J`|ZJ^N6R?H;rwidTBk?kj3VS5^r>3L53JEL?d+O2j|3Vne&S`V2>3p6?$wS
zyto~%TuQOvJ>_SXA_Uoip~g)V+^l%LFlxsP!U{)Yi=yCY1aD5n%1)x>+lh`v7K*z@
zx8^*)f|MjMn|0l8YT*~OWEJM{fWa<4*;>1_?II_UKD7NNSusyNVG`*FW;=KN1R91j
z_kjJ+U_~V62*q>JySC-6LRMi)i&Ju&lu}6n54Y+in&HSPmmBkkF1#xQdP18e-AU;-
z<@lr7$BZHWqPHV@^*xjmsp=mZyJw5InjeeQ%Q;TQCVRe8<|W;I7U?XajKi1&Ti90>
zEAODk&*V*}c^<mxrO?Nj^K6VIe!7%b(1)S=qL*rn7466iPdHJA^xAkluA}b=H>KdV
zsYgf{?4I$pc}4l>Oij>ba+_xgQYw^-Y|wO$UtZ5pIFsrA0c?ADa;Zw?9-GUhvyA9!
zM%`eK8kgIm{QfQz8Di!QKtkPOh@@!zh!_!gVX8>p9s=z0G`XgpKhP$l+-nXEsG+#i
z1Ms|$y)BeyL&Ya~OH($#^+m_Nlkkf_W}mcxf`}Y+s>aX-qeoUy19XS>*w6b9r>J~e
zJGTRJ7I#qeO?^TppsrCD2ix;bK)<do=zU{rDsE;t?$wwtJQ+e42gO%#qt_XYMTCCZ
zO)9CWB7d9@z(G4FcXN#)zK!g@ZV#uXqP3nbx1KY_JbYqX+$|_x2bAsK{v7c98Xk*z
zH^(!Vd=P6w=7sV~`-}hQS4rEK$GS@u^FhQHS1D%idWctih~eY}RJ7)b(voD&KOHv{
zjU+_W%{-P(wnc2rChn2F!&&TP`K5MhC=hc=Kk!_MmmOGiOBp67V>*OLZH}bEA&F<}
z*=v-%-i|_=tXlXT-@s9ziI4t+&y>r~%%V8Y@VnMIi4BRt{=q|3#`UTAxF^#HC8Hc7
z(0r{qZ)Vfgsi`o_)2I<=A9sEtViF-6-G<oLJ{_(qzS(ZkL%am48}fpB%i40UK<4f4
zN@GzngrvItAB_o+6GJOX9x}OM_}a-sVJQua?D&;8Noe<g;voS;qysH@8A0vm^j2?E
zExG<rdTFh#VdVp?htVGUIL?XozKc!|?*mBti|<&@vs6c|$yoDQk{&38HP|OEx|fxv
zcxzvb3&(86di_1MiX8V#k^tgvkUhVyS2NNw2!Tlp871O~f!tOlzfU9C0$=a&T`J)t
ziD|^8{Tvq<%L$E$1Bf$WMJ4I(wK0vyel3J;C8?HShgLp)&)qO?@dIDFoOw~6M{PAm
ziwY8kXC>?pUJuQ}eZC%cTvtf)#D`x?4c3s8RLEi6YZfe>-VO<SafT$whpSo4{;(gm
z-Ig8|4$Z0<AIa(ReS0BO?Bh%&;2d(KX#$y`FjZ-LolDq}ppZ91Y(jQ2FO3kFyv`d8
zxnnSYMq7`m95^2T{1XnI_$SJ`Sa|9G=pMT?5gv<z7yeHGOZQdVwXyJncH#^PvTbjg
z`amcB$t!%g^#4-r>3Fz=61@qf+3w)&Ub{kMDBkgA8D58oG<lgFoxah>UW4=jkeW9;
zckDA)v4|L8Xf77IZrIcIrnwJv+>yM*4ntq>qoF~#_$oC3uf(=_)^V|+b-N}ON!s}2
zN%@knvCDh=Uame~6)!7fq_^smep@e8kJ=+kjO_0PxO)VNTT^mfTr`QD=`@K;=ZJrD
zubyv=o^h?8scDsG^(z_Pvf?scjozg(b!pE8fOuJO<h1##^lvP19L@z*QmOgb;-{>R
z4eZXlw9E}jl3d+v1OCw|A;xIqrwL-fq?rZ{g*JTqDYULe5G9`wV<O~y@$%Pn#Ny|x
zGA7s$h{Qn^9gX~2m3F$hDFG|bYtN?N>n3Y`&tI*x(qg>7ipV;yCNoDR`#Io=3K@<W
z*Oc@+aXsDzu5j3Cd5G7#hC4o8jJcb~l-irc&tk4VN#3i{ug`yPBB?^N9jmr<_3(nt
zI$ZBoS|S5x*A8&|oo&}73vWCj&llMaABtu`lTFxqAdur|XVx+D1iLesU(#P&8J|p>
z5qSx-CUhTW?n38N;kxuVJ9kL-qSr~?YJEHdZ){`H+>`99ipu_gB*bFt^%c=bu4XBr
z9ZrK67x`PxvlN^rgIIbBzFsL6h6hKgQ*ze!L?vng7aqw~eXON>*P8*-p%qykTC{rF
zhd%?kS~D(OXR?C%O|ohRM2~n*(b8w92hnJnv`e?PmwW^HwuYL@-8xweq-rI(u(f(1
zd+mgakk$By^5^vsfx+!l6l#N}A8PRerBmiOj%PY~>h%da-Vs4?a#Colll}*F@Q}mS
zk)-d+E08_%^mEwZq+-0hbEY{88HxB~m;<H9B)%0RMpOspxlV&j4{x}|2=LgoPz%fX
zt?tUtm&^0ltr{=yL-rH)16#wfjA!2a>^NDSKajoM>Xf%zeJbO>I~$!td3VxDX0y@S
zN!BGvaYmRXf^yU;em5Nk$t%8kCTo5GH|jS%Y&X7KgLh9_Z=S#CFY!H|9V3#p+<)nO
z96m6S$v?Q=xp#YBfAPJyE%&Bwp4hSTdKq>*S@pqtd3kc<_j)MbDm0d{z#nB|^t+dT
ze&l$0aC>go_M;75w=VZyU3t0x;`ff*?iG&{XA79a_i|@-=FpnSYjySBw27DzulV!D
zU`va-<w9|-`?U3DjJ5aB8pmG2ne6KGXzLlr$*R`{mGpMfP4kPFey97OM@ir0VFyO*
z%~!vh(bkq^?&i}&FVzcuH|qXWHR0T^DSGv`D_5Ch&ugO#FWwg*A&f!wmD}epCog=@
z57jrTZGL`-Pj(xl`n@lH$4{%z4d2{_jC`h3WLEDFUr=-he{}!O`2RbB{qNlW-+Ar7
z^WT}7IoUq`LkRetQUAMA8<K|qw;VIzUy1U<g2>E_0Awa(!#~&mX45nOPU`<BogO0f
zmki)v`S#5JW(E9~U}R-xXZxe-@7sTA`*(8wA6a%5cJ{wz|J?pd_BSWs-<BEwQOfo&
z>;D!KgU}29&;@?qupl%4O_BIrVnt^D&B%ZdCVrQI$jrYP5`P#I5b}aEgd+g@hmfHm
zZ)9a^{6`PO7ba16XK`g`2z%g<VnG{w3qt_%ALt;u{uG%ZNdKk!PmvAz4<P?MWk+WI
zo9yuCDF-t1UsQ+Rx)mJljFnBDA)UemVUIxg7^d#d$V`&95Ke{A-&f(kuabY!KmO^u
zfBN{p?2`XaA_nu{REz&IF(7P>KREqO#bEgx#Q#4o#vk?n^x^-FjKT6B2Frig7{@+?
zKNzIdmgDv`zJ~yMz-zeC4api^599WoVhT!<$x)o~L<$l+Zxn>SSD<L;ZN{!)KXN`J
zy#(<4QyCBS;W+iIRG!Qy)iX7yZ;+~H`t*#Xa<Uk;yk}wAVX}J$gB~v$H-9rQp3fr}
zne4#ejFUpsl&y%Ammbl_L%doIM+Uic{!6m<?eyEu&Fc-a$CvEY=fh(=`vm<J-xGeG
z=ibqmFO5&rFI^;rFY3A=28!J4T0fTqD*o1|?bgPp*Uyg=OPzzfTNquTGsH~S)toCx
zwVw*{P<Y=+{b*nu`<eOv!mLTxW|VX~yMR0UWo?yh)ya)>RjGc~e=*5C<smsQmTjYV
z&B>CoLRv{K(?@>g<%~7h`+0Hk<Z0dS<;x3>-FaK~izA8nxzrUY_p^2FsBsS8%h5G;
zEt$`^)tvm(2Qr`gpYr@qJIPzUOxb*kevfw?wb?6tFI(4$+5A!QOztWb{n|$S_dC~j
z<sOaY&YQD{z+m4&{B&C3bYn|2jZDb5+#UC1IH#)2h&pWg!TW-FMfdQX?@`6QW2^-d
zbL9%ro1b%xkC#N*&)YwV_zz+T+)#77e>HE0p{HYvbbFUu60nONx2?B(9=Y*kl5j=p
z;WzEA!#GLp2O(m}68DAHBAnFvwgst=7cDty^ne0g_ZrIW`C+V_VD%~+NOM2*`&F=B
zoq@-rk7d6<43nL<d7R4Lk?LzKi{O2yTPfsIAaBo6FGc5nm$MT~%7alII9O_jw$l0x
zjiJZHo7fmTI45gQz?H4#49g~LK87NU=V&An))q_B;J@@rxb{Q>b-DE(8iQowovZfY
z_hngUf~I6|5G)%Os;A+pl8I8>x%gMwzRktj`Q_HTb~HU2hD&ZoE?FiYBuWMdHtA9$
zMe0@3vCPtp)vWW|>g9J#{K;OA%M6h5_Th;Qacuc{@>t&Y0K{+n5;p&`jypl*6oU^=
zB~AyubY6d5ee`+BUwwJO6Z7)oI9UMuX8Rti*N^iHmb;r^%p2ESq#xS7?B4tFH)$iQ
z82dG1RQbD}XtFeR!e9z`RzmC#9Ztb4AZOM<smH1?y&%)v^J}-=jKVx0zaaUYalf3d
zlT02oC!b6pd>kVmhOD3|cdT;4gxqiA1H++FoEKm^;+)<MJ^h4#tYBE{Jr2WzrAXpb
zGn3Lke=BNB<y<=S>KhEI`#U18WNTljeuew1du}q`xm4(_6Zec>ErGtnkMhn0yOp?a
zi;)3qNe-kaaLnE>i1)pI`Y)^e!vcOM-nx=@cUh}XmUpXU;DeRx($&VSGtvgEyM;}c
z*~jNFHyI({r5cWhXBSj;4BZnKY*N3A)t95r#-duU#Z|EIa*^g*CAt!xJE~Q(qe@%h
zRpvf>dHG4x>WR;Nko?Pr^0WP@`Zz_cPRkc)Ck7VFQ9jc0fNTj%aOxOorrnCl1HH-%
zI*YI4#n`=B;xjM%Mb_f;S>vaR=&;6JGZE(#=GV}dnMyC$M6I#j<(z9--F>Hg@Q+YO
z+@>!{+^w;ERm)gg(fM(Ki{z~FwVzkty_7HCXJULFg9FcM({#75eDbNqI8D-Sy?|b0
zQYHeq8ZqoRew;r!hi-8^+=Znl((ycRNgm3U`o?&(%a}5zv(o?y&>cT<yG9W>iMu5L
zr~u(=5kBR@wZaB#IBJ+QkrUl_B<G&@TNUq(lX|Eg?r8%rk(y9U+4SQCMMK7_k`Iup
z5WRH2ja4VVWuWqt=Yx)vXaZXhMl#(b7g`RTHohuj+d>zAt6uNU<PNoptY3h2QHHXN
zR9S+;*tdBYQaGcsRTI}5^?Fq6^zup%hBR4e3`76bz|mXSBYa(bcp>zuIoW2_OYV1<
z1Iw#cJqjz@#0-WK9Zc&~-cbrHZZ8#vV!QTbg(f^Bn0^8_1YYPjiAOHbNLi?|VyR!J
z6m-OIIt!-)O9q=!mP3&gw}LGKy(_WbhZ5?hU}v%6yhrCX?0v3|@z$*6Lem`-o?RPu
z+<PnbWcxY0WI9!tZA?a`K_jAbEx=;5B9eR8o%unfo&hN>!#KOo+9R?Eff|-JI2XAN
z4rV1#n6Yq0IB8e~zg@<~3-+qrm_>h{gt-kNOnD`srkSY(D#|XmB_wb>Up@B6ZK~)2
zdho$l=ae#}iX^B-U)V@CfvX;`)0mb5&$}_Y;ld{W+_bUD_XeRP<2*d1^;}kGfrQV1
z3|#DTca&<kP5{EnCfd}^ROmF!aB57x@hQH7EWV|-;3V_AUWN3nJibmkq16dw?(`43
zm}9}o&!ipN#RR?n0XApdYjT*AoOMwYcHFw(qxV<K#A&~cqU?Fa6fhujsd~in;XGEd
zrj~Q=YQV%>{`!IAgAgQJMb2!05Rdvw{geMYIp}AODkA9I6N~O>Rsr-5Ja#kyE+LDz
zt?1ahtubY14fv7I=|t;1I(lz`!>QA`;=`u((;s!-!zdMShu5o7wI%AWRfNTMhoH+d
zKgw<QysF2Xr_#mEBxZzD*_(UoE@YEV<nHRF8S%E4F}w`G6y_x<38MrbEf)P$6{w2E
zDCAv>LD6XcD=PX6e?VL7)mg^t<ab%vv}CvLahnI0DmYRh;LbOU<m{sNm((4}q!F|j
z<tdyCM13_Q43ZS<r(|TWa68@BjaBgJ=K1A669$`O5O1q7W1kTx<2T}$lH95zS6vP1
zs{%zZKe}T0oXGqT9mO=~{34AEGZ10~;^o})d>eR~r1z$ZTtDV4An?K-Pa!A9K4j#w
z2_3c_T7;}U0_IB%)bMwNd!d(pIhpIKs7ut&8DW38E~6dEGT~~kf?5pG1xm)j1e-p&
zCMZVXRO~8=*c_2ye0=6LY(wd1H;f(HuyHJg&@16g);;c)`F9K=KyklQQNSLRw}=n`
zFA}OlbWh+DE_6OQLT$%a8E;kndkd*!ldqHo(6^MBv4$~C!v0kuBex2)v!FLd(k8)J
zhr=$F9VchwPX3B)e9%E3SyN-2p*eWP3I)}bR6pkqyMY3PwR>sa%--`P{4fxEN^;DY
zU<MDY(XrghBN`)&r&G>~=xyn>K?Ut9VF>~n@QeycD$z3i5k>VS)L>($z){HI&?IKP
zW#1&CDX7}qyQOp3LYVN0I!}Wrpmzqgv=Z9(a#T9M2?cSD6W13Vb&<|<bx54V2Ln7M
zeHQ>ASs}`vLJYD#3KS{KFYuJ_gl{HKkE<nqIXuLjCDO+rBRQd5F*YmiOMNf+fhLBb
zE~Ky%>u9*GWbp=*M+X;m%I7ue0J$%^MYv27v=Odghkt4>V!dprl-thjaPFis3qFxL
z#n+o(IvM~aWBk|A9jR|kJ`S9DPdi92rM?FuJQ)eh>vusYQNkZOKUC1FRnhiXQ*wQc
zsR#g69S%L^rAjCg#qoKZjbg*WNnyQq?CpFnEYQ;?duu<E`msSc>2pdiJC;*S01$P4
zaxEuD!l;A<-;4*#l=odtqAW7s{9#ViGb#738UP&V@g@&1Lvfwwy=YOWO&V4bnz|vC
z<L-#Bo*1<Np~SD#(syDY?KNJEV6^pGx+Ix$$0_ZPIq7Lc>tUD;(n$^^kR5WZO+4td
z*8yUZG8e@z65Q+Qu&e=H_3u2O1~a%{3+Kq47c7Nkfa5g`B3^G%F|eM&Zf(P70k<2S
zXHk1<lBA2heVr(QtCO421ZZe%6v6NwRSWAM(W&Dy%(<3PX*J(xr@h8WGbX-{d~O?a
z1X;1IC4I|4`3Xp-#io&4U&rj}>V0=(`s1UZK-?Y7=OIjgs6;NR!lP~&YfwJ7gQocG
zy>{GGICluE46&3WT^j4gfUf1I{0uhyR}9!4vb&!aP*~BJga~ms&x_&$V6GztM0{>0
z-bgJFED>alSvsZ>aU4q=IdD2xxb1_HDswNYqrCXaBQq+M*ihI~ts7<d_BD~Irg{gU
zm>;p|xnMpve|R0m?T!03hK>v4M;)HxW8hW+T7J|JZ(*&JxJpVe9s$K8LTiUb<}<8>
zm8{TZ@ElfgFr`!GR|5;&iFtZSb{JcN$oExd4$h#^T&b#WAIz)zOt6lTB>|-+61ejX
zw|=bW<-o0sqV}(SMq%Qw0>nfVfzC}7N7&vPW9mbILME~zpT4oGO5nBDUhS||OAB&q
zGY9p@ZnrZ5I?9mR%hr3Dl;WZejV{SLj8AP<Pi;%)d9gUrK1V~9$8K{rKH&ufz?M(N
z`P^vPNaesdXo`k*m!;Yq<lDDJskI-O<C6A+)r(R^gC8^wncvqy>hX*0)h?NQDY?db
zBU}rdjA`0l%?18^LLBd+P-;4ox(NRPd_9~x#}w?ETJww_kEAZra~!fILPi(iFC2TT
z0cX=b{~ToTUNpI`VZu9)PF7^XIVFjf&H!cPnoJnmf%|=#z9wILFR~h=V|o4q!mZ7-
zAThT3t3{ORjJ*MtcY&)u`bfurbZndqJ$29xQ#VW;>4aT;M+Xbq`q5f@lb9ucundY7
zHP4wBE3iFnkQfam>Ff$6L9q^=N6h!xYUmqBAQtXHAV#sanGehL8EWVm4<+0-5{?#S
z`*s97#;&1DVG$UWYZMqI$d+S6KFThkn{VD3iB-AYoku8nEoe@Z!-xe8=vH73fK&)y
zubUC2|9B02Cz_V}*+?*&^g-Zfq$J*ant@Sjs)3PWG|>a*Pc(5nq;!B$aVo$_0h{@{
z-IVB)T(evUy*3rGjsw>5yH>F9nlRnH#+csiwXyTzn+o{qrxN)3C33UDt58WIyjLcX
zVry9K8dsTn#)8=TvQpxjNM0(G8SnPAc4axsY?k(t5d|+*zS7d%S6J9G&TeLYmzsm5
zk|udm6(j@jLi1-I9yb`|yq;;_B}V1$q^}s$-7Xe`M^uqkm_4Z^d2*Pi-haM$7i|j3
zG(|~2cP~8Cpg2-YI{oe_?H!w}?-*324rbD>r?Jv34(9dD(l#HGaoNVzIS&6WiNX=2
zg-dG~o3(@c-pzmeJW$(pDI`J9UU{klfOWm+0ZPg}-%bq$e`)gkkAigVOPw}G-)&rD
zoAZ!?j^Uipkhlu*QK!MEIHumjtlCc;x^;isTEU%~sb{urs;pVr2xsJ@;1UZNQ@5)W
zj}E@z>vB}KGpv_&He{we8b?{0nnB~(WI*K*#luzZAmtq$o@>}HTIq27Qf!(F@dO@Z
zb(s9c6J^jg4<(WY;_$AS&9Xh~N(aQ%Dg`93OBjx7mqFR)kZtzyknY3^ai+OIPyaVo
zK1pFR&R6e}%Ee95Ehr(V*e`_9FHLD{fFk}1e7A_S?T;STzYJM|dSEp`2MqKaqG%}O
zzYReI{<!*gOzB_FphCZ#;f8(@{67n<;1-opr&wy5UcJNC_3m>o&+0f}SP@X|uq3Op
z|FUAVUi6nG576Wc1IHC^@)tn{l%xuAc_(FU{W@8@%KxH2IfDn9)TUp0Q%$b|0cBX$
zcKMGh1pjo;{}8Z4u{td5|FMt9w-x>aa_qK{Mc@y4m1x(SFe?A|pld*N1a^jX1b=}C
z<S_mVU0Fp4sc9~Mx4xuI`!5jwc8&Ev4gP*H{_YN0#X%uR|6SAoY<a~Qmj>yKHW{cI
zZZX|U8MCA5S2oZf@A>sRl-hj;-2WiX{+}rR^c;|*`YL4c5*Ot^h_l=Jtg|<Fcl@n<
z67q8V4b<O={||wSnw**y5APtq$|A1u?yxsen(-u*Vr{s<<54fnK^dPAQ+7pZBjmY2
zy#K}CTL9O!B#DAo3>Gs>7Be$i%oZ~<Gqc4kSxgo)OBOS;EGCN?EoR>9*E4UrU;o&c
z{quKbH=?hiZp10o%~P3`m6az?LTYIyuIZo>mT810ic&WQ@8r08i%F4hFLOr8$6V0H
zO$bxVo#Zr6m@(_T<bL2ro@8Ocuua7#G)SeglqmT^=kA}j++<Qj@cRd3Oc2&RA24#n
zvL9v5bTS7~wSC0KxCGP)>R$;mK|k}rOUrZwek{r<%sIV3v@o>1k{aiPA~XFYEx2+%
zUDqEqfNOY+3&#Wj4>9W-n?+s(X%|*%#n_Klj|K$5Cq2H@hQg917>+$9&-gb0XCbNF
zkis&8e*kbp^70~)bzJS(8N}U$Q~sW_`+)6i4e6skXRE0I<25J2Dav@UBf%veKp3>K
z^PtQY47p?X;icw6$aHimU$vhqrquB}C9cKeTG6joh|xuZX`n|ry>?L$pC#!xVs&@s
zA$MHDhdo=gfcado-OUJ!r<y|{lRxBA;pxT~;Y0@CAIJK;O*vO-={hSc<^v^!2VpqC
zji^%|cy4ekbv>l3%cWWz#c+ERV^X({3Y^%L+V6QiU}Ottfyi<l#~jda7JHh54t1uS
zjdpb8w6u+6eFZKOp~%d2{<Mp%yMXD~0|uuVmz4~V&~DL>EBmubh(2(7+g#E{WlKFq
z-h=$pLjk4)Zd-#rOh6%47Ni8u)3uYFr5G^Xvb#4cN3))n908ni3bYuehXh0Bs1TzA
z<v<0UplDJAaKka6RFsZ+uznDrYCxX-;2WVy4rGb;L4@Y(>cK@LT93Dd-p_)4ef1mp
znDcVC&7un%WemS|!mI8KFm$7X_{vb|mqStNlXJG|EK7e&*6^HpBWZcM9u#HeQgt9D
zh<i#$lCw1f_KHhPn1Lu*{fZ*T^|XWy$qWbywdfLODBGCZi4v)bCc%v+lX0$%#nYnS
z>BFS?jfvHr0W^*@<9~pj-U;5U4+_r7lNtbGgbBmX=CQ>=XR!4rY~=*H4hz`iKVfGd
zI|!z8@;B8bUx=tZo5zI04PYkMh^zF9KFbFzpeVPC(xLw*0&=~lHB1?qdO!p<I`G!I
zq?~L&uau-~UeFq3ihvv+ojGkREGOGjqcnB#n-N8CGd#7w;g!y+KBpcU67m`_Mj^ge
z{3b`$&(M$Nv^`->C53rFkxdpL7K<4$i-Ped<cGQ4;0+)W*?Gw$z|B=%t0dcaQ$(fi
z3X4Nf^h(fC;#)S9Mgcu~Ft~t{b!bUQ=3sC&AhQFMA=>qbWae~&16p&6K<2(d5iB1{
z28MEzm6Ryf0&gW6pp-x-&;ULr2Yg`(WTC|+Y+3f3IW#yP2zW%`?$T8jnBO6Iyj+ZY
z91_8NE{Q4TdctIh2D19U1IBgEWd_PIEAUDJtpH1y<V_KHbfEOtCHr@3khd~={FWd;
z{|#~*j3&V{5VDHEylvK*n_q4FGq~D`1aJOAm->(oSSDx{cIfvyRmNbgsjI0wuNzpN
z^2LzM^e+a*Iaf76GP1cUmBVw*`w4#*ls01D2uLZx&Q!H6dzF%967H>E&p+S1i<$jU
z_U++Yic8=W&Iw<Ei$-709sCxMa2pM_7YOM;n(nqgB<lULyT*821f9U9Vfo3g8VjHB
z4RqV>=0x`X#Z|`DkfFnF1<A9#uaTq#c+&xhT<r`(ar^@jBV5$=)lJ{n1Y-oC7mH>)
z;?T1skQ<_dl=|@8o8Le9l6i97Ip%T*j{TmTT8rQmmgpEfLhi_VbnvPOCb1ld)&+6f
zG0J3hB~8ciHK&tLE|3#{FMAs_Ih8+(I(Feq;hcz3+O6VYjz)$oUO5AmF@J)!sC%@S
zy5=tOOQ%Suy=z4a)Q2!5zt0tHypuk1m924S1KWGrH=GkjUk8yU@^HSW>*fq2^i0ek
z`?4Z15zz2B-uWfbjB(cD_s#C26V!~>wS#!rhDe^8ug1zOT~}OLHp!u3Fvs`8Ral|y
zO*u{(sqkCidQAC{Se@tPzas4%9eis&ARqb$HmX<wDgOx#2XTBha<}_>RV$g9C(Z@s
zMd!}mlmJ_n6rxnS`$sG<h7V&_$|cq*QB(%n@MW_}nVf;5?bN|CGGsR5i3cQaLurxx
z9$@clPMDDrjk0LtmBCl<g!~j_RePgO3>`=+Ox0LQZ*A}l`xLv6LVgHOPC-rqh};wY
zAsf;bv|PpA_$ciz`!L!r?O(A5!Wm~SzD=f}fjt{0jp<VD;ZROJ(vp3OR1W;Ab-_ty
zF>+lK+J4}n*<EJk_6#D9x8fW_W>vb%xSSU_;4BrMF9ao*AqS<p_jR8VqELipTC0=5
zL{Mml>Xf+l>X(peDl~j6ZD-z<a@-O`d|)YG?5V5xY4A?BgT@$xf^Hi~U-q;H_gO>j
zYLqo)$a-9IJ%TS9)TS<Hsih$qF||Z^>M$(i>y%)rxx<C&H~eLsy%L{KwB1C{>^cTd
z*aZ%keMDJS%7N|`p`s#pnKuZmd@%jolCqv{o5l2yVo*%WSH^dJ{Rqn9qw0p0;SKC)
z@y}Oqd*(8@@<GHShD7DH^_`#CLJw>xu=XzQYzs?S(%qtI&0L+)BRxlSJL4a|KEg9R
z;5;{i)os)c!1l1H8tfbrMGzvWf6E3T#IWW?;=Kdm&#)7;@eL=PbaO@#2I)0|@VJjs
z{zj%4mVW)=fM{HrF!HE%0g+Gxn{`l}w4VF2dMNyr7Z;JrS|H?>Od>p!{!<jML;TRr
z8W{eTy(Q`n@&R*|>NeyaNLhGNUceqIYExiLA9!{<N2Y@U6mhv>SgDD)9o;RC|M#!B
z(dNMOGa1jwmq3aasArOF35jJQVIQlHe`#6Wlb?kTlMjVTVp*3mn}@3rM4GHgq15u`
zX*!VbfD*ALjLBR>_x%9YgO<~3<mdg>6ZOlcUBTFv^=3y#B821{WgyfX#3e`bOapSx
z;}%FD+I@F`a5DP3Dq{A;2XPPHybCzm_OI>A7>NVN-wGQO&}_o;OKe=jL&Kzepi)<s
zm@^N_+N>c%m~O0BVL4FyI3OL^F0{SLEmpk*I(w+x0SnlIp@IqD+Z8W{)fJONt6ts3
zcbHvtvK}e>#4*3^hIE5=^`Ll}DXIi&hblXGdyr5`<5$wKdgGm{YZyic4tzJiDSgsK
z3>@giQDH{tPk+EGclN$=43ZXd?>1J1WSMX$J`Yub8inyrR6F}Ac`9uVQ(-ln&<h@J
zl$0qDA4qXGP=eL1DEcwNNf8$6rwUJNIT44~I%vVrCzS>JO^r~l9_GV$|Js|FRbg1_
z2-jZvvCS*EgBhHU<}#F7To^UXtqE$|k}PEG6e<NvIzo{)28U<vU_ZXIo(;Z?Mhnv)
zIAk<Ov5l^xG{LkUXvtxiQ0v491>GMggo)PA)izm*21O~L>ROCnVJQ$h5=JVhZeDUB
z4BPW)-$;W)q|c-V3L9zcRKh}T(3xUfg4bI$o{_M9-aZxI8SJ&LP!FXX8SXx_T#u}s
zWon@mrBRYS8Wv=%*(=pe+Bk`_GeJlc9w?xohvW*iGjz0Df~MH9+%<)U<?W{APSg~W
zBDIxJ?u#Bo?U!IKC$U@7(85>xQQ;s`y*~(3YOTe|ma=|CyY&%`gZ>iz#)he{0hsBj
z_ARL&rgi%Uj<64Nh<Lt<kvgi9iC`iXib?CnKq1JW-=EX<Nba|~)m(26L5O*BUHP4o
zaFL6<iE&nEpEshw;Rv)SCA(TaTQ7QR(WJmiQnBSTWldRa`)ho9VbU0ZLt<HPw__IY
zoi2L`ZLvs9Q$NLF{gRqPba7k=#P!RQR9-?{i=YX7(EMkUWNxnMlY_RVIX$<*hSiVu
z0UBZf83BYYo**+!#$fz#>P-G6;;{l+=Zv!tqr_l{N{BZ76r@kgKE&dm^#(x!t?Pts
zwMwxjiErN)Q3jS+)A}bK<m_fcy0Y!Wrdo@hyy+k+xyqP2#2!;)f`@nAH7CEw^bI&S
zNmAiQ)*hp;&@ywB&>{?`oNse##0<IVB|I02SC#pjY4AwuP$zWeLXLNZ#0mh@=O9<?
zOR547?XoX4y3!N52t)D6as>-4BjPX|K|BR^Mwob$R59DUO_bdHF;5vU%Cr|?pWi`c
zGD{^`DV3zn;RT|~V@l2RUD#9|^JusctYgF{kYfwqR)ySs;gl1+!$J~MH$o(i7an!8
zITuF(pN8W2BK1YVYOnIgd}*0vmDjy%zLBVS<;7_-IeJ@0B}lf~4KKyGNgQf~Xrwhl
zQpV#}FLN<qDKR#a34D_=3{f(+oqJOE=XuH;0RL%*@%$Y>_cS%dt(u8=M94hZexn78
zk)57I#bi7VFlL+{$u&+hd#z(@D6enOx^04<hKkY}sc=b+@6$5?bHp-Xe|4xs4}cj|
zrW}D{i3|4WfCG#D?lu%Db6zlkXN}#mdbu2f4~ri5Eq!-~n>@paiqbWiiNH=~tEc62
zH;$oE4cH0I_jPNyZ*XwT!+e}y@G5kducJQ}qbR<8cVy_l{NAu=G#|~C<UOjEes5HU
zrm;OS);%ROt1e;KB4tV%J?c_?tWQoFYz`965Z_3kq^con^=(B;&q&irrqupJ6+pF<
zNXB=!Ew!iFo))|X=UIK+B3xB$`NBg-s;myhKA|d_c7l_bh_yi?W^y51<y8W?^qJEB
z<e_D^xuzDDI~zOA0oTgmx|N|q^vBhLjy!qpIHf^_?+vk@*{D!edkDdp>+q{0{up!a
zm=!5CXRmm&2cp2z=_x&4+BK8cx%{R<N=5UxSmQ?Y@eFguN|P!RwuNQm<H6vjGpr?#
zgZ&Z)<JrBw?+Wf;+5AGUKNTGg@|KU{m@#2G%6^Y^5#60%ePNa|$-5qmusNxK!Bd~l
zYJfY>Cv2B71%t~&r0_Sp+Y6J{KNWv5UZ!rFVhp`AqD$hVnJw;}&ufd)H9GB!TQv5o
zNaDc3jRs)DeLzgeb!ErgGWLg(%@kp0ccnF)G&qy7$H^p;UcK_qUDWO}SWQ?QmC3{@
zI@?P{GJ3-nsVqTMSTK38j4p)U>olTbm_m=@Dwt+y)~qV>;)j(U^-RlX7RF{w8)=8Z
z9PCS#7LIMEq@yPwP>R^-ajHqLk?|%`GpGcHK8?w*N%_*-8zM}agwXp8z<mD786QCV
z*|Pd-{u5RyR1sE9iErX`h2kWHG2VfHlr$|Hw{@@6W8e|V9AOMo?e!LIV0#I)HZ@^6
zHu@7CLH0(w(U(UBHb@vq(KXl#^5=Rx=feI-B7Vz541sEl_0-P<=W2-v+Px3k$n7T*
z6HCj53L*Zg=X>xr_V~IwQJ^e`#0ty(hd+7r*e_r1mV(|O3Kq?9*do5{vKGlZJG|^7
zrx}LWM*UE7j#12ea;ax3MSp)Gx!X}j|7WkFKO8iEdvb8Haj^co3(+6WA-_BS&aLPV
z|B*jkKK|Y#=O2A={`AlJ!xQGe#|P)X<aERQ&naF1H=S;n|K@ze@OMr(zkR5FyA1s;
z|0(mor9=JSbGrEh{GTiEf0F@~`EQ;{K&t%dbkm_dRz=2vE^4SMjKxABq5R?t2ZCH6
zApx#w2!NZ4j;G{?Atl=5c%bDEiPf(>ExU3}YIAa;&iOoZP?gxEW^-PA>eQwA%M#=5
z(c>9OrhkJ$k5-S)lx=W9IS=Nl|Iv)MzpGQ-JAw-v`|VJG6V+)mbjb0^|NYhaap#JR
z{L#|m9W%De?@q1G`w4Me{=tsD77a6Kc`=)xZNzMhLO_eZH@kWcPj&yR0Mdz+Gdkjs
zwUVX@Z1x&}k6T&iN;JnuTRdijGn1iB?3qI0;0^430>lmm#Gw{BD6rCHv4yTjE1Qp>
z8&?S!RRY7LOs#iwX*2oq#u2HtbM<388Ifu0AhJ-=x9#PK!SoRr)rY%j*QvYyzG<iT
zHcOW`$dMi8+I=4gIdfH1d6^NLlI<)1_Ojk}EZ+4r={1%ynWER_fvzTF8Z+|Z&5Vh<
zlvVuPgV;63`wo@aY^~~-`<Sq?=jXQpd&yR@Ul!++ZdY5sxWqe*PQsoI%zDFf#rYLW
z$2oAoZ8v7Xs6mObr(=Cnj+=%h^Jk4`f)kv>i0uH)9IyIptnbAR?igz(O8Kt#XA|x%
zH_eKV;E)HowuhlnNKihclh&3@jBxSSA3Y9KPcS}atKnjGprtE)E|={#3<yW2&YCU*
zz!vVJTl3rr&Fy{{>hzs~%23;Z^2c8(_Qh5J>zEVNhs(mjDO#_^{81}VqHCYx=5vt3
zH120cr~6Yrl04+Qsq6t$PMarzk_vy3BjLIJ)9E1e-oo~R;^&jK=}z7S9v0?whtLI|
zADvZwft|g93%t<EshW1twkNZDw<_&rS0*`2*~$#f)%UlV=T%LY2n^}+6r{K>#~tQO
z>DCHv&R?Yu6%HySl}$Has9++XejSg(bVPKtt?Jl$wjj<O?1BlvC`D;*nS4}>zoxKS
zgLsjn9MG?9Z~Z}T+||1DtBX8R+e(Smoiz*p&?|2jCE07<$?r1Rf>%UE+^G=;8CTUL
zTo<A}QemLYw1B}|3IyG9ZA>Zl2_l_A9V~+cemO2YGWnx||2l+fRK2%EKw(ZlgsGJ-
z1og=5`W7+5+g_<4j;1;jrXk_(FwN2?UIi^Ei$s1oB5a?&7M}Mk*K0vA&muZKNVxks
z8?32t&fb#pCdlCECRSW_G;iu=kva$>lSMu}A9@8mV~Um5BiN34-z3*Dg)G}Z({y<G
zm-$(B81^bbF+_90o-HxB`612E@|E6x2=p+SA7<g#3CH4SnF7heNW<mCh~cpYB_>a?
z#D~6R&_4x&#Q856l!rE<qZ#8n6={}8nz}NM5U~&*3g<WCu#$zJWFuRdn=O-94PI9<
z-mB6$t8eL>>`i_DO2&s)GT_Jq(VB>&9h40IE`<{A&$VQPLfcCn0rdgRifxYV)9e&>
ze05VdD2BK-0&+Ggv16~iltxDY=TdV(_wG$#?QVN8BWoOGHZxNyX<(435)_k0Q4CiR
zrC8J_+nR6QDCw5eqG7d34POGAlnQkX@J<~+LB{kYEGTzrcFF`G6AhS`eA!zbq((x{
zT;Mg7SH{~zmy?rY#^EB8O4?>g3N;3dbH;(ulBkf%;9D{p7U1_C0&XAJfC=hEl%8mW
zQvJ<mj?@`p+MV_{t>M*_{1G9Z;*GXiKOT#!TR;cOYDXVX(THe&fr5cSdk)43ln)EN
z&dSGuhOQzdt@$z~BH90i`8XJKvM5bLf=Zs{m4wvM*|{&hnUOIKi3HNi!9@hB^$B6R
z95qmWE_NWSW`HwH-dZ+L{xnP}MCRO8BP2vdZQn_qx-<w*J6}pL0F=aL3x+=)s{=92
z=n_X|@GPgiVb1hH9&;3jaSCfYHMh1a%G^<g=u26wECba@uO;QPO!Vkfs-^;l)R!d9
zwA42S#8ztmwRxd;yRr>Ngpi>noAn(@T3d_O>R&HkWzZoJLn0#zyBSbhal|6Pe9X}-
zaH+t{M9IabiGo_`w5|7b8t)@U0SkfJFj^)2Oc4*JK`6~=4@m6tggU5-7TAi@A7kn^
zZb>|oo~j(T&~GVG(C3By!;;~=g;4Vgu6U>1F8Z&=0%Cb54YO&itUopMoA?V7`zKM~
zXbUFUp;P|)B$qXQvFf7d<qCZUo+ZjJN!NmN<O<dxuQ8m0%3&Plyam$6%GwLUGv*zy
z1@k#zq8r|U^IH&@%&;s4M&b8hP6M-WIp*uAfG}x$Q*~*JyO37qx=);+Cc;R!b|ulo
z!Zn0dTlV+SNjx#0NV!Dz8v_|@KExzFrV$9qw=hfEJA})Cc>)7Q1PhFV-ch@PjJ=W(
z>hqjC83m7!3I=heBA3iM8fuQD>hVldsZYN~;POyEv4rhkS+gD@&FoWURRG1xsLz5K
z4QNK#B6!^QaSh%S6o~F%*wF(iCH(I4C5p$7N)aS*H_W}a8r-TV@7iIXavsK^vx3*H
zJr&wR7Tn-l;2Uxi!HjHIddAr;5a)*;xSrBi?{KoHKH<v9g2~Y~{<?wZMU-bb-Z?nD
z??>g6vex2GFRuH{z7Lfpv2}s?R6Ws1D^|x!CT!Xn(V;<0bk03Hnxad~*}ewd8EEFL
zc0+wTLWk5YXklCNJ<ACl!iRtb^8rGneg8^4M)(BPO<ZYH^f=)LMeBiuC$a327N4>S
z`}3}%0ik#A1aWqOsyt=5wJe<z$>lg4=xCbg7I~=?#Rct^q$OkD!o^|Y!8aqb#KFXa
zuf?)ns$?8Pr<}=rVD9M8H=SCp#5%Jd2y%as;!|=gPKbOp`3^1tuN%ZKi9ly}vIFTF
zR(D65`TW(Kc27YT+@w84)#X#QVfO7(M9J8?%mL3q!tD(1v3ICRMP=-4%MVf8wHBrL
ztYIHj{}3(aV$U8?k%2mQ^Qjj5!uS?U>&Z>gUkNYN=g>>29Z{OEw3!O*`yb-cH5YjT
z%yQkXGbWL;cBr~Ome=Q5$k;=bIab9pig#7ZcsGZTr#o74KxILdz~J{4Z(2!UFtq7O
zVyx(sk-^wOcGE4G|NK__BGGBz#MMZ*FzSwh_B3Vg0@CoMK$XlOh8o5#k!uIMh^vtL
zcuEAgPU&^ookuKQ^V8z2=vTcX4zq2iDimm}vM(|GVu_)SonfPiz)&HHW=W*u+tX%g
zrJvJr`nSVVNBzdIcbE5vCRTY{pEo|8e<CDFpH>-2C|VC8K(R%+`FKFngO3jbiMC$J
zJdd((o?@S%UqN26kOh5qD1k(Hk~E5U3LHnfihN@hz{8DF0omZP@}&01$XI<Q?AdG>
zg2PWWOGtaP#yM9Q_0r9fU)!+C1uj>*<FXhiTN_I%1}CR=x@BGCo=2;`9iAQz%YCM!
zm-*YBsw5}O#eajPwcgj-Rs9Y1!Zo0%ejSUj34Ev>^R9hpv`6H;Fh;y1bS`^$9EL4v
zCFaH8;GsXDdwx{Qd$pP;i!36KZWvj9!XH=eG_fCzYj}*UDPJN=Ora*tf!UGzmRVH6
z6HDpdhh<XsLt@4H1KKinL$8p-j2&eh>Q@wnMF~t#q$^1LD8g{LdWUP)f#DxuExU2d
zt%0%~?X7*>-cW=%73(=BRE4?E4_wO-tNG#Vk_gEWTMl)JX!1yPB41Y(n^CEi#!g{>
zS}hTx&)I0*Sf4iCUOBL+$dDCls^btYKf=Kk1ZZegvpmRuP<RM&oC#iR@>tp9tcl-j
z*A}L`0Oen<El%0bsq;T2Yx$6?u7~EZ2#A-9w={_1H4HB-W$&?A$|e9Fm24Qg8Rp}N
zFiy&n&FC-z;_p=AyXI*+7)k>~7|pzo>pf6%%S=%^pi*|W<su_|_E?Mbb2Yz`a{S#*
znmMG-7O=-Y;IxN#w=roLFr4bU@W3r8bdq`3;a3n)%B4uJ-^qJ_6{cAV88{ww@^=IK
z<ytwAwD5Tmt9_ixb*gnOf?5%!tqF@ZLzu1Syi_V{bel~_3z*vU`a9_Tn@t^-2r{@y
z_HGn-ZG^6)e*2DDJXh|jINZmEx<LM{CW>Wju|1XM#61EG9F6rdC+BEaMqiz*BhO+R
zC1qCud=62T6wc6sCaIQne$i53w&76uOl?%GWZX#)Q?Lh4hK$Ax^a(~ko*g4}A5ft@
zO?(Y;xTG<4`ovxuQtus{D6PFS@d5e1GtAP(v4PYuDq;bUo!X|KXSMcR{S#Br!?kUZ
z?)q9j{iH(!+p39nD|HS1tvaHD_c$v|+Wvg7ui%Ahk{=H}<0Ztzr0GY=Z6k6R?#Z=d
z6f=hdG3E&=#GWBh6Y5NAB+G~N=h#b6AAZ?|_7pa|zM|%^73x54-hH_VM;_o<TvKt?
z_|d6Yl6FUC3)rw^F~coirQL&1oze!Y<zPG_0jsGxI3)oiglVTH%}sRsfvPsz3%cxs
z*peV*WXNnL3s1Po2Gf}+cvx=LMuVa-+nAAxME8-v1%~IHHe|^b)<JK$kp`=KQ>SIE
zrJPB+=Dg%SIi)VWd#WnlV>gIMJiZ23>zI9+B}e}DQ%ftvb<TNtX@^vp=ozst-Cd@e
zX4gE}=H{HRfucP$dHIS?_i!O)JJorulvQtJ$m#mfTgex5d0Z@7Vq_cIi#hp;oay~0
zY0Z*YOB&Wqxb_9oluU9;(I-;3(wuLj!bq3(L>uPv@<rxO@opeg2>hE`({o4NvQAzn
z6Hj^JUKWUnA9SJ_0!(O5H7ST;&g(s^r$WV$K@E;nJS%~@Pk}OSCTnN@gzm=Owolx`
zh4<-cnO^HcC=A(#cup{Mx>OtjUh>R#v77EwYg_D<4-&;k`Y|8D(BM52*%ACz^=p)E
z;A~87iH6$(i@yc;R05dqEa6a>RdLMI)DqKK;>{}d(RR}f@JsaO9cIzIP1DGD^8FVx
zb~8XfS=rjU<{$>ooMiOz0R?9n*=hvT$TdcDkb9pt#>!yi9;9>Pi7>WDOG6ScwQfXi
zi5Uc&wb|~Mj}7KHdtx>;$$2(<Kg+5L9ZQBqX#Enc-9!l;QPFByj^MRI!{o2+IpL3|
z+?7I5xCE(CKG&~(_=%l+C-r?~-9s+XVHOERx~y?G`2erxlY*UyU~+&EA*@M-c+71>
zZpQDqv}aO@<!Q(nLRDIYmd6!XfcR^*7U6#o%lb98l~67=;hqotK~iF3NmVHDv}p*^
zf~}-PMRk&$$a>v$+Z}03E~>}l5f+CzXvtc^8kuPFYEHjaX0h{1potBiq8P#U^<Z#V
zgS$75!ZH_QpnPV)_kk<f8|<_=009P(o}y$CV;ScYe}f*>7t#`wt;tW90_MWCL!nje
zG-JFfhhA~ab=_Q4__2$`2ytFZvucxEBw9=JIqIao9acr8^$V4Ig3hiFnv)?^Q#HjF
z>>O*%meR$3>lp^^YnnwH)*2M|6PEm(d2MEg6^s+`z}Ukk=~;sk3&5XOZUr7;37e*U
zBwfG`U;KF)1Yl4sLEBmglxrv=+%L4UFlS%~dE1W&an}sgs9gm4S<Vo-o{W=aI`@qn
ze7=0U6-zWa;mvz?F~Zb*onG0=DeyK#^Zx*C(3h@v5AvfrKYiq*KJ2>DqK$g35`WGT
zl`=BWioPl98j5b^8j5P}2vuT%2RyZZxbV@YE?$}RSzknf;q&!fwI=dCccZDGoOuj>
zy14N7*T098Ed=&-NZU7U`EP82fpwi>r;lubvjC^r7sA$d29}<A1t(g-(*xH&X4|yw
zzjg)=*3!qq8r=tDx+!a$)HIO(6D!ojYIiEC%|^gToDl5z!+4oT9dKpaf{LNZS+iH%
zM9_K+J1n%$)AhyKl7KsBopfn~^?GHZl2pERS)o!;c~FQAp*1~UvsV`0GC)TyeKRKJ
zcbdYRO7MfOHgc$xC9Jk?JDBe$>&OH{;1+2dACKW}oL}@dJ`ILO>hSADJT(YZKUNA>
zr`;h+KeI8sLmXvylKe01ZT}uA$I8mV@~6G+-=p3B-rn~2;dlR;2)O?j>}`Jrx&7A+
zZ2!li+L-?-s*U9zquN;hOHplqfd9`J*jWBKs;yFG%oa@$u6?ptr1x@VO`Mb-kIO*}
znKTq0>A^4D(QM=n@-uX_t6R~+eB;<WpIj&sp-+cLrvt*vIv;@?6l&c#UQZ{nt^i4i
z9|7W6$*!n?4nbmmyWQuZ^3XS5PJRNtxZR^>AFrpki}2Xz>|w?yB|M{&>KWhFccu8y
zov|O6Ad7_9MUl#48-*mZFPVdLMHtvutz$%WhxL~9Qnmg?+&@M>s2}FQ*^L*+fl_A|
zD8;rxntZOHPp_Ll;S^IG<rN8nav>w{t1y2E@uxjhD7~R(=42x5i=Y-_!EtJmH1DI1
z*EWf>36ggvq9kSax7c<18E=V}{{<%h*DyR-21UMLG++FfC4HlXAT(N|fk9MH=1*Kr
z33JzAK|jR_D{D>_+8<boFkJo6a1rV}a(N#?#l6Q#1C<Bk4&_}dej@lr)<Rfvp>a+{
zFqa-e&L3*mlFl-3B|Sj!otn$YCbE1P(3ja?M)gZSILp??8s;y_MA_m?8ydvxtoi^M
zWDxVy0OkYi&g8J;0Ch=AKyvDoL}7XFMIEK)9khD7Cpi|23M$=DLE${MWtpaFwJS{E
z(f1!_y!uw8AcOPyRtnAWNZ*@l5UpqL0(R-uvD=K4n+6E-->-7@k3Rs?&2DkDWJEL<
ziRO9qhauBoS9Kf1Fd1uL_^NZ(JzGhpqAau0m~+vO?RI(?4<|Zu98Wk^YLjpkC|l?F
zg=GiWdp<AneTML9>YJjKnR?z2fDqp_ZAgbhwpa+sa;-<?)C86LW;qF}XZk++u{!E*
z#qxVaBRv)kvxDJXIHPed>?w^523<cew(Db94!+-VDW<*j<9o`Rdz~%<&M~Cm_DhJ=
zx3-gq=MV69`78Ia*=GW=J8MlUOV_s_>JVjq{<9$ZgNJ`JJNtjgp+C0I@4mm2Lo9!9
z9#?WPbpE60*&o5Iz!+9w-7iObyWdr~V4WRZfJL~}ER2CQxR{t3fdR!5CKhJq&aj-o
zB4NN1Vb*qzO7;duz%l<(;EO@X!r4jQ#8KGJ#@^2Mcdao_U?lIqnYKlQmH$%Oi{;Pg
z-hVS}zc0OS0+6JD8B+lupa1{}@DK350uTm3f<r(;fI~t;Kte%5Lc=1#!otA7q9Gu{
zAz`9nVPT?SVBp}B5#r#I;9+18(Gro6Q&3S;VH46Z(or&!QBqO<1_A;F1qBNYiwX;i
zN{NGkL;3&s^WF_Wh6W=8uK@!g27n@ifFXmt_X7xl^MnBT;{*7&4+tn2aK2E`Ft8th
z0~(M3pdesipx|H-5a8gz(LTWc1HggFMm{nLLZT`dKoL8jG5g2mLX!y9_Mj_HUy!mG
zItIYNVqjun<B*Y4P*PE|vaxe;a&Zfbh>D3zNJ=RwtEj4}YiJr7o0yuJTUa_dySTc!
zdw2#01&4%&g-66EBqk-Nq^70k<rfqd6_=EjeXpx;Xl!b3Y3=Rn9~c}O9vPjPots}+
zT>81ZwY{^uw|{VWbbNVreRF$v|M2+q8!r$5*x%3se*X=zzu<)o#0wN091I-lH(ns1
zZomeH3=Z*;2@*w60m{Gum6+Kd8cirJx3&j{ghlZJ-OzCw7K4;^i|q0@YJXt%pF=F*
ze+#oe5&I9kmH}{JAi%`~Lk0){`Y*D3>AVIA2pbkypF8MztTLZ5Jd6?8Ta>;c#gut1
zbiGgtp!rR{MZN?43f}=cE+<`}0=r4(es>$d8hs-=w+@Ouiiv31%08bt!Y=C_*r)`{
z#boJtSoY-}<b5gM0okvZz-oTd?|{L>cR(=IcI@LjVA}8ert8JFGb6A5DHt{5)qLn)
z&*7TlFSl~`>kYgVe|ZNScHKYey>aNtPK(b`hCWTlo^|g0=fKC7C?MYE6R!CTjb~rv
zyePZ_1fCdP-%{QI(bMk$Si}Ls>vurjJ7D9;?_te{LzGZHkMKlHp!GR6O<+s#A^*+q
zM(_ER;T?dR|As~wA#m^x5Pb)9&AbCHTc2zr_;W=B7NY!I?g^RyGFS1x;No(#hUOy_
z=2waJc5=pV{8viE{*_iIN3E1k!AS1_O{UkyRqv61nk?a8&{>>yR=9=z_*QT9T;2Sb
z@K3Y-3p&+Bhxx~7!vCWDzbOANp8rFz{Y%>XOWOQP&j0I#{Zk$I*9rSC-R6I-wEj!0
z{C6GrUs~n=FZ6krxb4Xx&HLaN0hbC(Oi%6Pg%yqplws{N`+PtSzPej=MY;dO`8$BL
zT>Bl+NchChJy8XlsK47vQVh}WzPyy~Tr^)unw7ca4gC&?SIK<`toXeWlDW-yzx<_R
zQTRdOMm#X>9nh)z4nXT-M^g~Bbbvrp`1C*3&|PGO7NusZ7;a&L*pm;9<Aq?B^Oqcb
z1ELw^8|Ix)yiWNQ*a~}Lh`)kzP@M-3zgVR|v;ax5(ocB%%P+N>?Lw^fQV0>o!ol1Z
zZ^qVnAn1cfVVp3xE5&`^BkVzvuVxH9N1i8x-W8t=zjiH_opn*(W92z(Ql)Q)oYAzm
zaN&uAu5{sAWKdmFPHK?J^2wYdq;Gyi<z_Xyx_h65jkL6MkiUt!M5a)q7!RoXu3DDw
z<SEO8(*V44L<*Gr*WvPME&XA9uSJ#%9{I}(9Bqszj5q_QoQ`+ElkE5ehRDR)!|Nt5
zJ>r@`v@G}8XAZ6MqYb(4<MJe>h^l-#{T<U~P1coLpIGbcfpy%bED2j)!2(fMYlR)J
zrTHZP9&n7!2;(fKi~FAp6pcV5z~uMtduCB9$M}(2NcCVSKAQ1Pc6Z!99JwGiKFi6^
z>TDWjVknPScy+@c45V##ZBNy#Uof{ic(!cT+lthwEm03q>f{b2elmd2^%z3RHAq*g
zt+(nPzhdPF^hiZfm&&cD0AJYg-p!rZz7d-*bRy64iqg7e8_bcb6AR*`fuU@;+jfIl
zoLSXYC%f38T3}|wc+=%->738oFeFRnT&>z@k4<c|XSa7CdOo2J@l!QjgnV(~$<T@{
zWTutIBQmZ7i%OVsSj@_gSU{guOz>p5(ksP!shm!vnvL8~EQ<G0v|#8f^%}t0s}8xr
z?a+KR@v<_3J3$FJpheS1fl}m|&%{*-RhzNC#g*UwP@-zy7saTGjZM(L7;*d#xJdIB
zsTWw8UU^XKrS6qX-)iKcB*Bf;&+<e;_av~VmSs@5?COhz&h^4-m)&yKS-4lNOje&H
z3Sbu6$r8j5G|V-`NpO@Ef7-aA+Cz3uB;jmrT7J@MxZ9U=aat{>k-3CSDLqaP$ux4U
z(>(&_iY2OmGd{qJ3!J+7!P2XFLqLA<T2yTTchP4Lqn!51AcW|K)QBWd_hX^%L*v-C
zUvzB1O&gz(YRf=(i+(QT{z_D<*VFu5<p^iF4$qr7J1WE7+X9RC_kiOWwbsw4?*KLa
z(27b_y_wq)hWweTg{@yjjM{(-cFxmb>_ZQ1^nKuF@51ssR0bMtfaqU|3P1BS^fg85
zKC#7|R`;Y~=5_sOMv%jvbP}<;R#uQ&=9_QBk)u(*xTTSDuw`$eO<22a+VsLl`-yK9
zojHLnNcsf3V|z=JDRy8uP85{zMavv)by099vk-ki)X7bsBnvl=l~!Uiz91$i0FrxA
z$HcM8wRYkg6!uW=86~JEW!~4`2+ADL|JFtw(&12|X@0MU!xrQjlZ#^;F(VyIBqM%t
zzT6{;Jt)TVMFQ{3hZ|LnpmxdPhhlLZVHpbm!qlW4w}+GFcsnn1?jF7zxDWI&QD!=T
zvPy42m-cORo|aXXc<foLUu~m3X2j%b0SnCFj64B;Z;%@-K%=G%W`a8cK=T*DeEwHS
zJ=%3qcsQ|I_j(okkpGzTfc#sG3j@VCP(1KU{T}|8o|4=b$|s_6pwWxQFG4Q^mNKt_
zGvL3Kn*X?ZusCNaHkF6>=_ZGEbvj~(KA~_RXNV=$xR;2%exd95{w51Af~7ypjZ5OU
z=_X^^l*JPsVDGsv2yxj{3cW3}o`)Khv=8f6a%x?LE<eJyjNSvzhYymW@D|Cb8Cz{=
zI_U4jTjJ-c4yc_ENaG#r-E6c(eY^5FUO=`PLJ6>Et5`EJ`xO~mzqUzw;Z~0;Beol<
zfJGd=A-bFT!9Ixpa^rAKF|}CUB5QEG{LUy3O$v82xudPxvF#Uxa>N0h?h|z;?~h-U
zJ~b*=_e<N?WyW{%E<HNCZ&*!91DP~)w^5Rl1{n;`6`~3GcG8nl>Xt75`%&XF?mpTc
z9_#V4!+v~gX4P6&=}((Q;n++zxhP!*FOQw{p<Yep@hWcC7*60>It*-rx4Z*p7Td8<
z7VDH3S-Id%tzZ^zPMYh%JR}5K1RdYqDLql+dPeRCROE$90N=hL+$L?GVBZSBTCuZ7
z;B4<tm>Yp_Vi*%Stt3dP+p4o??wR@V36x{?aqP$E4=2&lwz0m^+@E>hS6O&^6GHHk
zln5JH;lC^gRHRVBhHIPJV%NrV;>#K6wp`*MV#DmTUu=ZcXA(+AfE;9O=0L6b8veiq
zFe<yC4?Gn2dhQB9dD9iZb9*%4O5b>Feeozndu-2a!NLuZ`)u{oC6jtgYo>U%K?3~F
z>C1O9^{QV;;zR*lV7W!5jYauI>pIAt9M}-lF1U)?^Bhu|T=cQBjl76J?Ifs9d*)!a
zK`xvhHfzEjJnr>7*;)Yfo*`5T{;>`F!63Iya6@!#e;0(fjUCPaicb~Ba*jS+YPdkO
zC&vplBADM4;yZvGXvf_?iGFCiIO**qyg+};FR<`4YY)$Zp;#vKHWh^mG2}*Ft|^r&
zWCe;pcGs<II09maK2dKu>Dl0_o6dtAZ-MWZ!6of>*p_!V@e)WYxXNI5I{jb67x!+f
zjMN|GO0?ZGl;>~ku=Fe--{hDjPPg@agOf#vCme=6k2Yt{8oEM&GYu)_PjO<4Zd_?*
z)?qC9%qX}EXD_a~+qI?Yp8pnM+VBW8n-7&2HSj5WXf<iQ1A2Jd**}UE9DAA1+DSX=
zXlUihlEhu;g}x|k+qm_oyS-4f&NtohP5ykDWLLZHG}GSsf$Mu9lhtrS2+xb)jc!#!
z+WIX$@xBhGAZ`2SFyT291!=sKwn|D*rs<$p+AnXP5-nNBm4kRJd>qvgE<^G$yo8Zk
zw%R;z&P#&q3JqQD7s2^+q5zY)(_IvsB*77-G>M+0sRieclx*%+>%hbDbNdjwI8q^&
zAxdCV+welE+urf*>Wz;WdwTCS>+^UJ$jN{`)&cqvdSuBV<C>I7@JouV#GoMCs(0<g
zv5cZ#9XQhvCI|vc*6vP+3juC){*2Ma;I=xVWvSWL@XlAZ@gjMFAULqw%1z))q%Yhc
zpFW79DPk#zq5=L7Hjs>RFt&vhbK@l9mKLT_L&qp(VUkV89=x0*pi;YqTk{UcN>6!%
ztMYr;Q=LaK;Lmgcr{k(`X0DeQ#rBV$jqZngdEAXj61Y1ZdIh-1J)Z&JmBh>#iSevj
zB0q?$`0%(4=G!umG$3AMy042y5h`6(FEnTJC`=FRM|d-A`-m$q7Pf@j(UHxWG#eq4
zOtP#n(b&}+U&Nj2BN_3?c@Si{u}56c-7cg!(e*b$YAK+$8|;~_Joh{EvLg~ojfVC#
zUFfW?4(!Mw)86BHFI-h1oaTeY*6BMOi8#C6ymk7B(y4U#Ri_9es$bex7CaOyzfI24
z-{NwCo0szy731_CHM39BPbi!4;*YLA-&WQ2tP^GEeos25C9iD_ubHmLlt|@+t-lb`
z%AG*liSei+8F~jGHpn5lCspS*Oxw}DP2x%2OIz02YM;>>*L?f7YXq0$bhW5+vGFOp
zPZwK<d;fzwzG?iYub;mckFPYZz)`m+Tvg~JdOG~vc$y=d8T9L0Bf!4V;n8kxU!a&H
z6OS8jt(@(bq!pM;gLA*ZwdWjUQlEWDe|Y%_Tn+Jgl1qr&Z?1O=9%1(!jvkgWB??PB
z*oNw*0KDxs^b7G|#RuJ?txR|Zku3XWE$E;CnFDv5mbEOWMK&kFY5f`JAM|U<RA<)K
zGe2yj1hsQuq46caOE@PDfb>$mdHpodw6HzjuC?{^rfnfZwr!TdWI0NxjyAd5R_~l%
zTR*ClmUF+B*XHgWaOxvB3Y1cj&vK)&&#1oy%%3UJVjpex-cDZ4)~_E{qTH&w-F?>u
zke4kR^Kc#DIG9G@?1Qg$&BCLCV%`C*2Z5Pu?gtqU#an#B0~FF)SgdVfHseLg9qKH}
zEA{!(R`yV0!>}wvyz)2FPsf98NI!>sEHERohtiW)xivkM#O>1q2Wtm8@JQptVU)Td
z#N>!DtQQbNt3>z_JPg|x^%oXZ>SB&J6z1rS(<zNR<!I63#b9yB!APpd5hV1v5km=}
zxZyi<F)E9W{LRv_r$4%z$X@Q2TgS|-srdK6H^g{F!5;I9Zaw=Lvg&^fI5lnjy88I>
zTLDYKx~@AX8K3)vy+xq~L(1)|UpJYxsr$9-E6b_gionwI?z7sRT=s$O%5(c`_I(>m
z8;{rNBzDCQ7+#U<2d9zd)_^Ipt(0de7&5n}>-;MWxlE~X!^6pz&>t<5YdV+_zZz(=
zf0ak$;BuW=SG`Rcwl$k0&kc|o+bKIDo`XDhl&4;F1vJnJ47>xD7wd-O-flBfwAxxY
zaKo7fFC{=B!gzwYxHh*Wx9CQb!~JyL0o4zNKGZW~Z>Xs$eTz>W<ElairL3)mKjvGx
z0JNl%Bn+uAbPZz42o5byZ5MajR@GpKPHVEHvm@qFR}uqhG2HPU<c$@lbiXPUmq(#1
zPj|2+azBOTFCjoET}-6BhHt$J$XvI-1HKE@dbGKocb`Ok^L75{#(J0+0oZ!c+Ufwt
z&f1|r&>7)eh)S<O`O)L+q95UAg)>JzI^I23Ch^KQKV;gJt1oLjP$QlqqHWlT&f5A%
z*Kdbf$9h6B(c1LjYj2V}HCsO{4k#U^s4f$R+T_o9tN8|>R_cUBtP|NUa=>v(D8B=`
zGdoodNS(4T{4Lip-vJSkeK?sD<=c&qx5k|r#+plK!M?xXI*6$m1NUr3C36tkdUVkP
z`&65lrJcz0EA^T)6y^@($=VX(5TKwVI3<Qg%exOqZ(O3c7*H(UsHPX?XK_A()w8Tj
zWN9zdF(AT~c!(?Y5DGCvQ<#2%-Sp*o2aHfJ3Y><%#m2N9|Ks)d>K7_cmL}SFfOq~I
z<(oM_xZeo%6mTPTy~W1=9{i8jlzy=MVJrgoqZ`{P`@jc*%Fjf35tM-csaC>3M^|mL
z{9(o2mdLIHuLNIij)2;e((*aLh9@6qws)PNF4L@js=kC=DJh<Yb3Sy+KmBK31d6nX
z^0AcdwHr|T4iJh6x!R|p;X13*Ge#njB+<_-gOuz($f+WH!*~bycO7y8jV=kmSI+1t
zrO-T*1$N>ebX#o`@hX3EJmTL9`k2}HS>7!!T&%80_6;yYi5>6;_Eb6bWh3#jY|D!O
z!l5s|%jgJ^%@QfSiYcbeajUFU(ww<Tz?yfVp+TiseU>@GI4{~}kxOTeKF^T~wp2kQ
z!zf(-!F*$0J6MWSM*O9$j1hqUrC7zRqfwUcJZg9$5<7J?)bSS>PY8FEr;>A}(4y*W
z<@wE{_la~6iYWO^TjG5WAa=0qX=yB3b-yvV^$#rnQSAr)?|kGavHDR)AM5N4{i|T!
z)o@jJcm&#LZ8TsB-yVu{P|T5G`V-zkKsyaoNTscD^1iINW|sqde(6Mxv>PQB9s)9&
zeOzpkn*W64;bGnv&Pil<-8%+k@ohV3X&b9b_TlQ&D(v_br7!jviaAMfAUtHS63+$9
z-w-B%j9CS>)AbTx>GZbbcldD9`Hz>>?||Nvd>+Ti`%!`I*!{pwao|wIw-unv!y^rF
z>_1-Tg<j+z2C@J*O641suQg>}#N0NJf4=-rH=2#Lp5modU7fBJ8#`QSn$66ze9}!v
zcl`2{X?`+yIjwo3+4>Hx$@Xt?cz&j7Zb&e^-vOLZ9j<7~4K#;0Z|y%yM<XJYBJB#(
zrS~h&@AEz!k%x?KYf1anuaa6%_q9``cH6hbf>A_eC2dbuxtI6qk}b50m$~y8YtA(;
z9AVxSh>yAGL@?(Z2z-L@Y>ITo7wFeyO-`?jUD*~sASG}TZRzF_+atkuIQrp!{zCK)
zxRnsN0&4cZ%G0|9xE+p8-T}j1<F{AY<yW#Qb)C^Xbo5!#bD_$u0!p<HvUb}(*k-eA
z+3>INGgjeMKMq#%5-gm)W?+)OI;pGO695x2`)y0U5&xvkwsPk7`7xibEi@JU90png
zPSEamd*aU1=Zl{)xFbIA4ehKW^})dp)z50g5gGyTTp81)n@Q97kX>elk;0EVdxJ0P
z{Ih}Pyso3ipPahQuXWXrKGPDVfwOa&zEj7;<<R-F^htcg>@rPbHp6{YdXnsE^{z+k
z&%(f-lq+$Y9UfWY?c*yOc6f%5D4^xB^<cwM-{MZ2??-MYgMhXh*%!WdfNuG#6_nNm
z&;_QF)#^Fi+p}&6zCE5*Hcv1dpeU6k2URR})QPjkcmAcGCR~x!twBf?Yk?KNSp|TY
z15izMzZ$7@)p~ix+Gm@$X4{^<Z*_9@`+<I+)Nmg5hCaonQNO08^33;($8G4&Lk}Ay
zl)Au~q{BJg<hHT6cx6L<WPf>8j4b>vX|=!@4-ffazKkZ1TF>Ggpy#opoP>#%i;=BW
zzc`|yb#5Svrh*mxKWIAs(`0Qgfd3BIO|r_q>jNsALpryA>CjMnL+ij^N%rdmdKjVk
zu@e5HixjX(z(2T5p$P;NieP6y@7Y~SUjwmJEk^o3`1JB$eG&qReg{CGro51KUBuaD
z01br3&lqccV?Wzm9ik5SAMOe+#Y0&A(3bmbsx=}@4E>m(QV&&XW6A{2XBtaN?IX1-
zEnZnvbSsRD3TCzVOE&$s<lS-KzW6<I2)qL@b&669tO}17?%0u`ZRn=N(ex7<#03*Z
zUM%O)#E?UKD^#p?JdddB9Hraru7Q%Rq#G#b0RLZT|6P_inhDnG=xoFW9mUDdHJ4Bs
z9&XH9J%meDm|krV3JF+Xq%o2M08c(NwXfc|GY#;HbXxsxz7&_>_m1m&n&MUtt|s+C
zFjD2TA}&~12l%CWS{@vaeyPq~nO)V*w@)+!Y&Q@7o3CnpC>!2_I;QZ#>P@v?B>7q^
zX~-k%!c-K&P(}O=3+`HqZ7JK6v2^ry<X*TEtal-pUsJc%aFc;16wZ;`0mXT}r=vIh
zcfi=CE6)?n2&-L0tIs=Np!^4&i+e`j%nDsc)E*$fYTkM{oSomOVK!=Kwq%T#Yx`8$
zTkf(ebf<p4TBl0w7Y75Xq=B($iT?Lyt|%6SFOG7h1(|RAZwGb{{9k}aL-jiVZ0`1$
zW<U9IBX;{C(&@uPXt%GiDkQmHy-ucpXN##y&;Bk#j#Cp@rJEmIyMx`1KzP>26p8tQ
z&Kcra8_*n-0!j9Rbrn2NmLblASSjMiN;`qYmjK<<^H-ZUv&w1h$(VMtVt4kzWgj8j
zlhUe!E1OE|%JG>=a+ZcqJDj(~?bU)0k=uM9`f=_mw@<;8x#54swf0$Ywk3#xFk-m-
zj|-+CxZ``GSdeGbu>SIz|7|fx^R{uwcNgzVzYo>i-d=uItb?FC?T=qw8A+xL+u=#o
z2k99()!vAHW7h52qEnS+=vn8QIZuXUTwgyNt?6D%8)E|a2o|kX?*Z|D8B99e_cB4>
zCB(mZp5ByvQ8CySK(a_#z^F|O=)LK)qcYR34}+rE=Nq!zxb*3YW%Kb}=mTo_jsE#`
zIaxLer}4*<<fO4wMn+NkpmJThb3B#2{S8t&gfEEKe4r7RJbGdLWWa}3fLMaMu6vA+
z_k-u8JhCCo#4n$G{T%@0rbFC=>O{294kE1kiO4jsTJ_39q}(EkNyx5xVL|e>NXFe3
z0&LQxuG7(4rH{a--jz8)_F`t2m}e&XRww1$8-;l~WbO{UoX)KCuubvnVyJAq#P^|n
z8x@uSEiVN7&irD*>PwD(oEi5n(HZA+Oig#88Ch;%m6P&vb5re5Q5Ak$z+SAw!`z0Q
zz*X~d!#kj=k<T{b$`1L2`yCL{iKKm8^U%4`&vEJk6<5|{0sAq0KN>bzXV{%?va7-T
z#qzS_KEU~u*+)QridJ)9P0U6Yw^Zc|V2gjEAn<nkTY5y>x!u^y0HMcEKfU=_iM;l<
zJCDT%L=<-xg*g|kEg#<WhKZjF1x!JY66*cg%sG>z2+;VY=^gh`yjnY%PGT3?VRSD%
z#pYIUPTII=ZSngasJ^RQy=76(2mCEt_46r7K<k`YnSw5v(<NemareT)DOqqzI6~KN
zQM&+)r-Q~qeZDA;5nBZtlq*KB-HJuE(#5?LYs-0<)oENft$$^-{81)qO5~2}0FM_p
z6!#6j4=?T{3w`nS$Zt$X-0anJ<(f}5;=vYZ*bFHrue6_bPw7wL4o^#`dDhX`t|8<Y
z-7sc<ZUl*{@~AH0h1mAW^xM|y(OM~WzPos>AA<|Kq{!GGuG(fFoN-vhXIeoMUzdCb
zXmLEj>Yi9Vtuf5qO3_3;e92;NZ=I<>hm^A^>a(9=J1b|EW@=CYGnZJ}ibU~pJzZ!y
zhk8iq$7syrnY}&zyr|xMv3(Y)6tOBqMvnSXT=Y?x3V_7tQLtyca#X#l7`-fAdYq^h
z;my=>N#Ed*t7A!sesl8kAb_VW6NdFfG{cI>FsR%PYxuytA{+VG{<srZJQT<&HqyNb
zN2p=-&mXh~8pI;UR5di9$DhM_5xm^cb|2lYUmys*?2ZqnSk<B}*2xxKu-<?y!ZK;+
zP{uoW$4buD3<^oDAr4M}ix0v-f9y+=q1-fePBulS-!_jfFuj!}8}{RE`sVx%ZSQQ&
z)fHu7-4f`?{D`BhmiEFp|DxisBY<)E#xzHJwqFx7p*}MKf+wG*@H0vBG1Z>SD2qqs
z9QmQh?a~=XH={)BXxTJ*#HsR_B@ubB@~vtKbCYKm#WQ%2i#Vp#?X9c2+vg?bDPo_W
z+{$iiBlPL59AZXubwy+NLTVF<Y$a&(|6=bgquP4cb?;ETxVsdq;O<aLaVSNK2TFnB
zq_~p;#T^P1FRsCZyGwBz+}+(ndh%Z%-tn$I#y<O;v9_Fj&iasyF*8P(5Hg?n+}HiP
zuKQH!695z9L@#;9y7>oC^Q#GwQ8bV|xd*%OEuVwe;g3){J>9S#H0|RZ$X^*+LEgOw
ztbzF}2+X@oh@1iy8@i;Sl|*JC+2*`X^Tw>ya}THCUM=gSB<eEVNP%INm95b4WZdjd
zhT8~QZhE*hbV%7fhWDUWH*x=Fndb}??K(o!<;PfmdYqA6#yj%GPV-nLWmE0p%g)mh
z-l_Eaok)A{KI+Gljx2Jc#b5RkO1VZ#g^NadNs$!M+8A&9Up<WlO9d3BslXAyA&r*r
zK1Ualb>Vl$2ODFd^nK<g#J8x<^4gv{21N-X2x7AiknEHo5=Fq_asWxu+<x9hSQj=W
zs|Rf*edajsMPUuwOxU+cDsEdj1rMYhA$5GfzEw`R?0<C)^zU;1zZXXS{e_Z>1USWm
zs7JHxS#)42a9<2(LC>Vq^;NG#?@(TN&kJ6ZbbLNJUsE}9Kn3$HLz#Yi5Y(QnTXQP9
zr71d_Nq>+p*<?isX4Sb=&tkrjU13xfL4apv;8w_$Te#a~QJ&3p!ncp3IH|knH1~zi
z$y4G&d46TEVi+E9?{k8r{!<1$ggYoI4>WF*`^74*cf#Hi0W|7hJ@lnd97jdC<kh#|
z`9&1W+e(v3y|8ZjZtR-4l$nJ)am?OG{St)=ji^80D_=K!2u3p;(O~~GdVlrR2wxxS
z0EM`$uvTQcWr6kX<u1j<jT@ZWGQ<WppB2dr^PyT@!S|5j#@p3>GP3@A^M|-1Kzu{*
z%iy52sHnp`Po^e<Zxe<Gf&FexzrR}-t9x(?>K&E)4C_mODUwJ6@CCHWu=*d1;V1NF
z;rLLjFDdR*BLdNT_W%NeEU`7KA02qBk2g@$XJpnY2&|<jC#T+xb1+ubXc`WOx|;p|
zk*Rko%98madMvHv0jUjhwhyp2ZS5jX4jMPwn5MR1<yR)b%UGvlK_rS3@#GEEJ@Mr?
zal#mpat|FHuCeLy>Qc>FIBZSe&^Fe<9wAtqM?9==lFCG_k#Amrv2CQJ+e>8US=c~l
z#|g}%f35wSkA*AUOz5Q|*KwR%SYXRLg^&7FN~q&IWVve$SXNR5Ro?1&d$D@5&lVr}
zer>ue9;yh5o1Y<D0^k|-gX0Tqo3dzyjpxBoi01Ol`_rZVaJJUSP=jv884@*l*@hI#
zCLR`Ag6!)G(rLKx1~;C*jn~p~+{VER05WU1f5ZFJC@FxduDdaml5Uj!z$+KBr(>|4
z;96i4dv`6Y@uMKZnQKc@UOPY<RcqLGwzS~)*vqp>YOa(uHQ_GAv(uAkILM6g;bUX8
zaC4kq6{FHCKHA7w%mVhoOA|Z~c{;FBn)a>A#@uDGdFWncznK#~I(8T;;?k0HV5{MB
z&jctRL2DDrQ}V=r7hSB>S}0VvTJ=mlQi^91${k>k=gcwB`ndUu^Acic-@5VYS1uD%
zPuzJtZ|1A9J_e$LI1@b&uYTFHw@s`)Pk^%TCpc8kn`mR0_+tsveMZv1%3})ddG!a^
za@wr3M_I~E31Y9)n8hDYit1xHf7K(#@Pyb<w>|cI>vJW;?GXy$`vE}rj;6N={8PXB
zeBmIdig$wmM1I_0(2*Lo)eJq_i84J?3A0#YW$Fq~3)wv(gbNqN;2wCf#r%v2+e*-_
zCqEIGRH)J*VTna~?tZ=@)hH)be+NGTO(JskK*_`RmSfL*Z|>_O({#^b{3VdXpbJ&O
z)h-J_#z7Df!}-}W4&fnhN2s^?1yH(&CPT=CaF4pK`LtjE46k%=V<?l|)RhHy$1z+*
z^GlxN1^uSKal4#atx7#ow~td>s$aQBwEsFYLA^zBMc&b?hd)elw+Lt38U!rqTTfK?
zOO~*8H&Zh4{YqJgmVO29Qh(ZCVKvVkj%<&ypA84c<r~s0fyP1)<B|!!0XvR1z1Le)
zTZT-&{sG|SCvJlAqDEC{jTikB4p}-1YP~%DsKK%II^f@<5o<HS$8dgYNUt{sG4#5^
z6-@Olo{aUQHm(1K;~2=<$n`k8#7F8jXx;W=EdyjYadpD9P2~~+u9e_t@us75!omau
zP92PjpJ3d|%AOjhab>NQGE^C;yv*3R$V=dQjkYzL87}>5B?ks=V)v;<!V+{R%R6HR
z6~PjU$QD-ShW2>*u{|`yPt8z&0`e3(HfMM&Us(K61N*70+eW&b55;6uNaPiE3-_9u
zWw#Vj(l3rvTP#g|hd`gQ@WWAnW(R!1*T2F(C-k90{XhjdCNG=Y)ArF8d@wA#O%N_k
z$pIHWGt<HBzH#0scjL^9_#vo4$lItd9CWT%8aRF|atR@r^9I(OVTNBl)T$E>`qVix
zFWSr(wXq7PzmU=-+j(AmGTAEIBaPXDz0UdhKnEu9%n|I=ng1O)nidMMv}r*7D)zK>
zbu2iO_|!O8@Fuu6s|u(>6tr^0uk?LDq`Q&sb-t3*LR$SDqU@FT3IX{14}h6wLp`iT
zCTCV})&rynD>r=q*)ZafYhX#qlCn?vXUDR0=O<+MdA-Pk`+aqCCp9c2+k>Q+d=Nb^
z(*7z9TveCL96;&W8^*P?P^VB?p`R0BHMK9kpStU_MxJ0<uC~@H++~6*2*R~-6TZG7
zu}MyPv-B}qXc*}X6E9$K44e^#oXk^ww{4>h9^uN;P7=)^9_tpGZ~0a9e&?p_DN5Gb
zn6ab3@rF@FR2##sS>K7(@{7sd3j++oEGfnC;6A?%+)Fwucei?P1Ub3|ScP74)!wk*
zps<G<pRHO#4P4kO0AW9%Cl2W3?Ek*Xr<@;NB|>XI>X?wOJK?(1MA2D+VkOpFP@K0b
zZP^BOWZ`?PUc0U@ry7tBt$0(it8SPHUds?dFoZ8lwRn5}tZNSFv@bX2ubMOavY@n9
z7te2Oxd9Gp6P|2iu(_@?=1VgOSYLDaJheW)LA<0m#m=9C${$ZKvJ%v<e9srIWbmu>
z0DNFe@A|wu4PvG}?f|!3r-BX$6xHMK+tr<pIX8x8OuWM<4Z=Z;IuByT+-9$Ov@o2`
z^vCZBUvP!_#i`JL@8+E!-r>5A-1)lb)6fC0I))k}hGsNslcwI+1?<B#!k%UF>~54l
z&BUY6`i<;$4OhyX*RH7eG0f~N#uHp2p`a$|#4l|xrYfG_wyt{ba$3fZ&M(8&#j;-#
znZM3X`^j=SW~A$dfq|)P;0t=R|HK5L*BYpB#nW25>ER|Z$wIDG%P|$66g<OuhL726
zDa^CG2eGe3(CD*_9Y<{H5d5d@T@X;O&U~7OvsUAD;qPNRwLD!8P2IQALY8aFU$GhK
z8w4-OEIk6{r{J==Kx>2EhQ`V!V0@2$@|OWg?Z0S{VrWtZ<a`Pqmt(X4VEhL#vy8Az
zQdrB1P_Mu-xz+nI8TIpr4a00w)<M15(D_C4F?^xPt>W$J=i~}&F`x0<v>xzjEKs01
ze&djL-cA*z#)g=HG5ui%Dd#;USgUx%0pCeFBN+?!@mfx{VVOxzfmY-Q?!Mn>UwT{9
zY@+8rDZ$k=XQNauHRPWCAE8A4qiX2C5H9~iluVCu{|EV71*4hTCAO(|Gx6JqZE?L+
zy=PcdvoAQ_=50JrM}1BITaIjPg#tQ8bQ|$@=F&<)XIz3Gm9paMNLS=VIiG0|iaYM>
zZrlI@8?^<~UZWdo_OTZ9b#+o?V>)ny09W1CDVAJKXQT(_9Mmx=Y4*H2Q(cmM>;&=B
zmY(7^W<yOve{R2S*qtK29>G*!Nxm_tT4v3=Niw+5=et*zP=D1Lrfc(8c^K)#eYRb=
z!5!|teoo0@|7;@JKBJ(DJR2J<{rGt|`nM0QSvlZP&Q+Sk6=#?e+~GL4q>kn;Hs3AQ
zxAnGoOVO>8PX4usR6s@>gY-qE@R=t#ar8d?f*@L~H|eVnMTt#4#&XvTFj@)OP=orU
zcy<M-ud=hRT~Z*}ZYfF>)-vACub3>FK=bD~ek?g{(r!3yy7$RDYx&Xux$phl;ZN&|
zrRpBR?0(OyHB9K(V(g`YEQ{uR_`Fq053&mlZQD=3D=ROh;J#7I@(w|}>?gZQ4z}mE
zlMpX3u$ckdO*7U-i$_GOr!l^#YTVr1NzjJsB1_H-*4?8=u*s(NgdAxwlF$bHzy2WW
zfV=-iwwHq!2p$>e{sP<o|Hl?4x0;uh4*G~Y1-J%${NJMBr{5z;eF;B<PZHaExkr%e
zhC#ZFiKvI}^=CxqnN&;}xXbW5=I~*_0iJcZlxdl?R(E{yjz7{8qb(}uD-9DzT(!th
zC1cEc+Z_f%I9elOt_dm5xp(_vAqJNaG1m`AT4M|TH`hw_qGQVUZ^DgAZs;znF0#6%
zLv)&+_iR_rzy;TKuf%E4ewP(aa&w2`ZGT5;*~5|ugo_lnG42_2o(0Dhcl`mNUk=+F
zTs^^izn`S3PDR=6Fi)9|>$}$LeOe8r*uFKCxt^l@w&-d0i#ISft?6j+IUT>wOQ=f%
zqCFqfpfs;*GIKfh?3CFfLg}~tvyj#6l%F!9iVjd5HRUO%LN|*jR4K6y!TH;VPB%Y+
zn#y40K0|A2v#OEez0qDx=x2qey1}m;yXn(swB&@#*OeFOWlKEpcVwo0*zBOv#0MJ>
zUR1}d)5od13pw39OX+}!Br2(fa@z-r?inx|=n6!#3o0v*0T&y|+SL=kai>YfWX0Mj
zP#OgYUeY}S1Yn`jV+nEs1s`4h0GJYL)b9@vmVG21w%ym)>cxYYUBwV0+`b_OB9q7B
zWU5(d@2JNn*NQ?v;$1KDnAHXL7~DN#Yx1UaYoF_CHI}mS-By)&FMznqo`J^g^R75!
zoCY|5cK)pWx<zHE2ne{~oaMD^lTdAo+&2#-m5(DEI{&<~kSoi7{FSBYNep(sBBQg`
zbm$0|dYiTMC`bRdXXBj2{!cM+&u_pQ3V(anEy`K@=L`S*JpTE0`0G3H&#U3TYB4Zl
z)@%q-t?@3s)5LLk8108|m+l$lCqeA5qr}#phtlOm1`uRp#vy6<zG{Ua`!8P0g@~_L
z{-+<)ZBZrskeat;!4JL5q5rvDT=O@suI3-$>L9O1Ag?s3k<xY^5>j}N^3TWLeFm6W
zaN9qCIGq_pyVf7T>-b7PT<|Y5#4Hjkx@tYEK*$-I+&`*6K2h$x<^2QTjd?Ibc5kK(
z!!lEh2>QWytOh%eNOXDPY{vKRkEj0zlg#}CFo{m$XISD(JS4uN$@4cbvT=p*wqNn|
z@v$|tK#*6m6Ndl^GM5I$g_=PPMCMdX^^Qir@Q15m_IXJ)7ps{T;%Obdr&X?}{_wl0
z$1Qk%gvF*rxss729;+7z=)c!EF`+L^&oT~yhF+#+*s6wnNTA`!Yl`}8ciBbKu(PML
zqFJkE%*mVIds!*jC0BbvU0o{V7>!dwH74MI-t@A1pt9#&@k?m_k9!nY&1iEW0bYjB
z;vYayp21`N*zC%_8)&JXrtL(e&$kH2MWCo8`93i}IL@&IIJ`Bx&@scOQkzj#a?JUa
z&w~yy!uJQDQ(XzIZ*0yQ4qn&$8CF-dc+R6ui5i)NnwhbC@UbnKTSH@U3=dLUPode5
zOZ3c>B`%=k1r<v|2f)2djk~Xn{P#(2^<;}mj)}2SMy#PpFGrMrLXZy2>J#u&iNIeg
zImOng`I!YE^vGrF+6G&Fgr<;k14m1=SF{3Ia<RusS1Rzb&LAu7Qe1o>lvu{GNRBpC
zabT$Ci3sC3rmUR#{B44K3t~h_ED<_yqsC;QWQVYGCPizbb811Cd@zG(Hk_?|<E${R
zX*kpICtGy*<iRp+s;i5MuADR=x<Tq%>6t-C_Ks6|5@@ia8f~<^&`o>ZUkfjO_9aB5
zb1>=_Q^GsE@xRPq`~Oi=|EM<czxjT8@V|DE!EXB6@5t=I2UpUU*zB0A{qR2NqZq`P
zngg4c#lNM1X#B0#`}~j8dIlfT47BqEkVUoPKn1<k(Q|LBw-+V+3PisCv-lM5B7+-(
z+X(7rFo`X%+y>se{cioBmR-0=GlW>O@L4@-+E3n_#7OWVs&Sh36(?7>wxX_PbzQR_
ztNuEPJaU@CyALyxlwRTFNV~wy)uR=GE!bq{s(3q#NYL=0^%G2u@A#Y~cai3Y{X*w`
z;!K)YKa0mjYzZIHvrdg&ccS-jNtoaZ*OUrqL`1g`ltl|TR~QI=A(7JZJ@iFJ1fxc!
zMJVIB6Q;T>tcBmSY>BgX@xI0B721<Aoo1-2d8Xz|GNqkz{yQDkm|(72Fr9V17_hH`
zEgYu%(xW~V+B@l)pTkR-pg1c+?38;jt$|0EWpZ#<4d)=9`S1wt2B(aecz7GC<9Q@>
z4X#ajazR|3IlMYEi2xUQpOq}ozh!TrzkV8ZLxJWtJ}&XnIR~zX7#C_XnLBn_$hZ;n
zOR`rHO(jM<2bpqwa}d4r;_c6Ev0l4uIh)@%$O>p*dpXr!qq)pmJ*v*6!CvE2Pt3;m
z^t^FT?G%h;j?ON<l9E?rZslsPrassIxN~#7I~S<pgV&u)eIdKEGn2a1TIQZPw+0)V
zYL#4qz15NsT)TDm`N1iyeNpI_O3qu0OL$z8Z?-3&l&Q$l<ZdPt1%7kD7JtVlF{3lS
zH6?+)f$hS{tX)_6z){ujZJ#@9T`$aYhc>{aski}pX_y^FHu?^w!|cdUB2cUG)UOmj
za0hH7@ca;=n)949_Dh)}AWKsLR#V<0Q?#_80&+cl=pkA76)egW4-`$DjwEAT`WPV6
zt5$1Gnvs{b`-Oq(*oPOrJcg^*g)J2ac%wX6I9Po53|r<YFd*OEVW3a_^dhx)!hF*F
z)G~3c5iW?I%hp_2%Qi1A+@R+-!H_iLI9HwhaqCtS1B(h%@Q_}h4hCuwwrL_ZG929Q
zxe=;*7yE7;OsmAms&S7Sj2eK7yWNO3F38@hqJsD}A)!_f3Np=H2YTxp9=L^3@}m$n
zWbJHheIzaJT;vUOygh!X7?D2MwzQSu=ANiH*mP^-nu5})tQ|uO0`Xv_&IMx*xJsLO
z@wKYCC_j$SG7lXOjCx04g+;b)*eYZA`_ylRgv%z?eVsoO4c4aegfeH${Yauk-^D&M
zPB4}$_aOLiMs_HyGrmu)?dEP`6U7Zz@D@ns5XQ?k`;p%i+m9dlOUxdXG4F`G`5q2l
zCB2Gj1(P9>frB=>xy8A`^;~xl2a~VUx>ZXLd+XBzO3NY<i3c6-XtOhlFjsGp7V&~m
z$R*BZoAnjoli}WbS{VZ0Jn_$(LOYa8qhc{=2I>|CBj~?_vn^f?so=C~s=XEMxXVpa
zu$(*W#Fr75ce3#)06Gl!QgdFX6zq!?q|vob>*~O?x<b4uBkhJcLLpzPo#W+wcNY@f
zR89^2Ou&mchIcDxt)n1e-8SJ<V~C?Sgu`8z;;VIPBw_EhJfX-dA$iKx02Hp(Xc<wA
zqUG7!C?E87Zk+x#Nln{`g$Sgz@ra89IsT;~ZX$ZG+aKEJr~07lXjZahV*vTlc4}N<
zWyWFF((Fy4hpmZC!$sGp!0;-w<xJ0yZ=ALH%<?+8c&+_b`BKX&wi`L%^ns%@y(Lro
zu&Qo#K-luj+*cl}{lMIZKLGXV8vK|dl`})lc9jwNp+SKKGNu<fJWJJsU-YRmg`{6F
zAM<6UW#&{ushB6O8tvMsjK&;`%i8x0-pY<nWwUIi=*4oz_{h(lY_)>mQWIRYOX@m}
zF-nMz2?tHGx=D#?(90RWJ2!a)ksAjYC^n{pI$P7DRNvG)sEWN549C!XQ154?d_+RR
zSCM^Zc^FdDJTP^?^V30!FR6Unf_&(@9gC!!s4JL}Q$;!c|5r%&|BJWB{}#8!uK!H)
z$A6P^5lG+8AeBl;#iL&#!k_gcobnIgNB?8hAHdv!_l5~PysrJ~KI<MWG4Rw3Va9Nc
zWCkn?>PaN|8W@l}fpcZ(*n{aGK<-BQ{l9pj=%1C~e{A*o-=h*N|Ex|{J2l$G6;yIS
z`1*)uasCG})Bcx%0(}xsOvXfXC#+E!vI!&RLC`Dt1-kD+AlYa<XA^v`qxLnT%BkP+
z>`Po&hbQ)fD65I27`Wo7Q5}~bWvDQMAn^8z?kgE&KWRqR^6l><*EIRe@c{_UkAh(B
zmn?kvMf;wZvA$T00WxUYCLRHL@Q<l-wKlM87$+Fa7?tO$soWD<I{5k3PWBoPh8~e&
zm$O2#M^=wmTc+%ubA-1?fk~qyiwt~_6v@ckO$fX5#?Aknkaj&Y?0w1DlVE*K+^4kf
zU#Jz6Yk84df@lJ(ib)?-T(-({_lWbCwl+?{6*=DGFfIK7d|ZJ~k~8+#3=DJtj`v2z
zb(%bqcuNnGoDD{qCf5Q!dzg9V#VXRSz702Iwv>r?o@~Hjcmh-^#aa*Pj`FoED!Y+l
z40pFzOZG?}ij!!=d4?sctZO>D`0)d>m9k5bN%|XZwzWrouE3!ah2}+`nd;+At4K4f
z&pOv)Zk|lnP6l>*1S5Ar(ol!2nX3z74nIZ%qx~D9cq;@`@SIOJ`tYuMhw4a1M<8I9
z0yX}N^O5GFN6t0)=|NLLvKdw5WO-r4KwQM#9@-BdqDcN%bz)x?N98;UQrzv=2*?fC
zpoO!0BZYiQw0m61)+NS1Wmrv#6^JiR*j@0QtYq5zEdN7@U2P2MK~3vy`1bkzmoZm%
z!xoykq_>e(kxww(i#FXw^PgKaa)mwa!yaWgH7`sce*m(L5!%o+xtI^%207DXalZ4u
zofLlt?6!Hq(NFi4WriDc_H+{X$y;{<u0WUCOC#sz!VXtHG~%;A=WBi~+i>dsK;3v+
zjSWFi-5St*)zO|j>VCqbdt=+bHrWtG(xEGV4-;8Eotdva=m5FyvU!4zPlW}X3pxY#
zJNRnLcs%HM^JX{|=(A426}K#M%M|<W!|O_!4?X0tdAZ-4P1==xOm#`pd|*C7pBUaa
zU7F^4P*-J0k2T9A*A?1nTNQdMbfDIgYpYKCLawXh;GxmnE|_J<0e`tAeCRYd3gRK>
zV?iF5YaPEd><YRTIV?k}G-WG1Imu6fZ68EAYvUC~sMf1}6xJR=-Sqgs1;WZRA5>d2
zaXO33dy<y-j@S9hyJJ73q`qA}x=XC)O+m&q81DT6U~cQGAAt5(!WK+!S7mZMQqS2r
z7Oizx<|^NskIjEJWk_DwLf_I@p&ZdaQ;*`1U@qu!El4`iBJXpnowA=-V!@Jf$4;n1
z8T)kz*fkW~;aM28$hXb1Y0kW}_W@a5EE?JAx-QuX3n!Jd5Vw-zvro4@0}lkQt3O~M
zrIg)*;shuc7zy>~72Z{EknTHqwm-hC81!Qs$>;*kbvjcriRS8)3ctr17<qrX-E6y#
zqkmj``D0!|yp#6$Cu`p_PXE};W=4Ac+PJs?Pif?)*?!T3Uv}zJO$c$meEwo%nzbsG
zayxwGBL~Sy9LCN=Bjy%*%zJirBr5!S^-Mj2!w$|_#@d<)`B^iS-w4$^8VLI;Q}<b$
zz<+4d)U&fgOzp*xO4WB7$B1Juvfz4q-}3z?Rizh=Q*YTme-z5%RpFXS&qNu0UG8?%
zr)zQ=eH)`)U8TCKdoCmKuJ_k?FErnxk7t1@6qA|J>o+IA%o%-P83Q3^jCT8PV*waP
zt|_&A?p73J*z8e{g|L5zN`e+uOE#0n<SAS=bJriuEA!_`X4>1AsiSJW!gInG@1%Ej
ztx3~VnpHNZ{s6eOCXcqG*Ri&P0(+T4<ms@O8E5!6q$%oyOuf@$2o5Ofh`z13TEP~`
zG6I4YSO)F}8M>pru6j>UWdth%TBJd)S+#P73wbG&;@@lt4)mnNPY>H(HAg7VxGLI7
z2=ac2US9r`EL;zu05tZEH@l-7C9%i9Mx%SBkmOU^m?1nu_I!4-=}c_|5|r4x9q4Pu
zI+~03HQ?OJ-Jcm{8<k`r5BHLVp5PrG5O(Y%hd0C(lD{XMw8b~(S*&E&S?%$(QW2|9
zbl~3W^uGU_ga1SY6ez4Z4Sle;8OQqs8^B4iPn_BL9yCPAM}t<5;ely2aTXJL(jx8s
zCD{*Ib|g1a+j>jN4}R+v?Pog@cETEX&nKoW^xe>RWy#_X0IfDHG1=m-{T3rLV_nVK
z2WXjna4(c$HItM8loL$KxncBFqfY!dt`K<_h(<D*xhzrzG(0RAe*b{gLhU%+^?WX9
z)a}j$?C0*2R%gG|cQ`|^YOizAN4*?TA-e&>G_qNlYc`)evP;<v5TzDQ{K7Sif&Rgr
ztfPOah^r8q+@&jp6>sMeZtoc~JNYKzP7S>C`14~h7Lz!<b3D>gP{%s&<_{ncG>}%1
zW(e;11K_Wlg1gjbvW6%k#?1L_guTFNJC+z&NouzXaKoy|v*>~*X+oe4xq(qVwOW4u
zR*#uu`1TfLyol<#Q{Rr%0+`5HboD{;(2vo&u2SHL)|lz{Zv)RvOXkC>#~mmAm`0YF
zY#;TM^@)TdhPgOv?{=`G_d3<3Z`6eDuQ19=Q3-O?Ld;rac=$qXJ85`K&q+1t)ULnw
zY%JWt9xlk|VfhxjqR95W>!8!ut|=en)tl~9qCmBCQC?$m#^ELRJ270(c;5grFA+DV
z_l>)Xw{=)?ApB=_WDRaSV8r8HYN~|p;(;GY<~)T=0g`!Z-g>|yy0b8Q#y>W)_jSQb
zx8$~9{y@EE3jV>}*FJk6MhH#MHckEzptuzWh_NCXW+vA=)x~6q<Ppq+G%ege+9|g!
zDeV6NkO&+Q5CCm(3T+_nc1O5%>Xt8gl=G3naMUf1r~9(x^D=0}uV#7(s4Ko5U#8hv
zW6dC}N%otvW<SbMYDFOox1!hlqx(}YDu_CBj6Ae-DQ*yK)UAho+qQGH5S^~EUm#BT
zTbN{~p5Dak1V7$EQMM*f`2134GQ`?>MXD-q(GXi_<~_7+@~3`a&;=>yX3GXnR;<|!
zM*d+4-CXusRw$;y45!PP=c=dA`U+ddItV)YB@Z6wo8j)VvrS1QSz4*~X{kkyE1cK_
zs$i2GR4HU<X^tv7>Qq>t?@1Bj<HrRpRkXVrBeCVL@u@@AI9<5AMN90_#FTJ8kM$@|
z?w2A>(>UY4hPP3lZnxT`+H}}MQ``h_%a4^2>+hXt=oH>v3MHm37(R|&p;frlPp)`9
z;=?Ws>uS&NQ*xE#(;#nNZijux`zlw1WJd!ZI-?2v62sO_sMXgNeBYcubTwUACn-;=
zc$3WifJ67!)H<AaM}>Cg8`VSFsBA~PyW6;`PwRtygbRf-*gd_BnhUbVi1;v{V0Fxs
z-Z&VBFC)Jmg;D0sr&q0!^Wcz{vFGpGo8QDZeT7dLW^V@XTG-)|)C#|!|Jwx-fL%~A
zzV{5))5ei3NBAX)cRB3lYVkPDZR0V0NAg}<iuKGPYAtO<4A1SF2J0j;g08oxnDmu~
z%(IjqAJflZjSp#5$8Egi_0uODnt1e>9!D^ynu>YWJBDBKjE-<tbxB*pzI&GBJ<DQ!
z^)k7lz5HJ|`7|a%>OAPkMMFu8;hiUQq495NQ)!ctiUH0O0eCyh9{^v_PEQ8mt{9>;
zPaPxQHn&A%L_qh&N8bm09XSr3?7Oiq3avIP9@TR$p-?qqm^z{LSPOJC#nt9hB)8@m
z%Rs}v$a6~3UeD1AvXPJw!HLp6dfvWb$(CfVjJwIr^SWBA_T~WdyDvY#<XvRiw%ite
z;`SjZ5_Ngf|M{n;B79(*kSBTAbzrFOm+Q&fj6@_T$=eH@-H~8FQwF-7-!Ct`NqC>g
z_BlXOSZj*SH4qi!H8(b1##}#TuPc(u3CB+^)8BJz;wmgzG3sO;h#vU~jLT(;@6&(p
z>bgo|6ro<~5!1U&TnBSG;#MVMKHyQYcDm8z>m$SUwAwho*eQ2xXC&%3NM0`pDLJ5c
z`IttYVc~NsnUqm19C}=P2UEgW&v}u<q)ORs&*5D2bGx|I0FmXEm338=RF6cpxesJ>
z+s;0WBt_6YZu^5joq+AlIZxOE9Z6K<?!NY%<Ko?QGG;VvKtTJteDnG$lC6oomqmPa
z*GH7`@4Qf%Um@(+hg~7UdXsQbH0s1i9>cn-0+9p+F;dNv2iLvfMZ{5mH}VoTUOJe9
zLS$SZeBQ9S=BD$nOgM_F)dNZ$PjeTqL{N(vpIAKzUpx|W&Ri|_PWl*uB;@ELz}YtQ
zYKL{zz~1Y=dW$%sI7197^G*!8gK+zbNC<ch7(>2dIEY>{FSr;h@6!jc+`^2^lx&)&
zN7`BqR|r+sLBw)o854CvNd`XeSRMp8I%fwqg5$!=-QXpp0Ckr0W%Lk@DFmsW`p(=w
zOju_&b;hVUdJ;Cz+(1~Cbf`!B_3gJuU#*2P1kNLepzR%4SIlsQ$fHz!>ho`IAMU~^
zDXhrze*ALdJu}qjn>=L}U&rVjB(Y0V>mz?wi&5+CrAC)ZRgtLKk`=~7sy^t|P?^6L
zG3|3U_Gu!!OogYSWs+8=e5zHcv6YT=#pZ~#n0w>NiSh<T_WW=mQs=tWxp?-rwDZ2a
zF}H<hK4LZ>NG~3x#Dqs{%3qCcnoe}X!wZX|Zoitjdaix+=prnrPNh-^HpgkjKc583
zlv4~grgENPWqUgL)Wy9!`mxq9>RamGZSZqOLOg#zhZ(C48oo2c+5GtuuU>?z&oN#1
zyGMt0eH-hzD^UEw)!14PEl!ZTuIJ}txYk1h7f*@g#Or-Y+X*Qu@Sw<P{bRrp_)>F%
z&a-0jFU!~<zJb#Ma<~76fX-uis*8tN-J%$%I{EsijF}^gw|Sx&%TQc31{DjNJ1s!e
zR6mpHHW8H1GTB)G93k~GnvZ=@buv)&Y1EVq7A52vg>ObL;XA9{W`N3XqjFAHLhKQv
zx<k{?r;l@`-cYXiXmH=m<wd!h9hWO1eFyd%=UnD6K`M?b6`bLA+@-WMm4`5kb92L@
z58q5@OA2H<RbNsvh3@}`{{dVkgL=VA+0eqJyNdDaBQwMH$|gOC1aFy594X$;yoyy3
zHiA|~Oh{ph_NwfGfO^5^y@$^F&?KnlU{Z<t?ibPO0%<&5hdIfQp;O0ECtLn?{6b%Q
zS4&f_vU~XyuL1#Ip&{EP`L%%f1L{0GCKPatZ6^5JDvWihJ;-(V1nt(1Q_QqLPyKna
zS(#P6V?Q6HHk?fL^xJ2ur3>0qb+#bL;GX;JkzhN~vg|q;k}Bq7e^fPy7*rdXnfn>e
z)JwrdG+Xs*7KK1IUS!Ccp1B=F#1^uS_lgGR4w8Aibi{?2!Yzs{*>F^x<>6`}>%<K3
zEO+kpdRJVwqGVy2<KZUWETTNOD6`I<Cf>mK=?(F-`o$t;-;rJ=BlGo))e3^!nC^2!
z$-a=BMH2~)PR|ncb(+%B6jC!sdiyFyOAh8`3aJdM=w@V*f-o?-uSv?9DcpfXJ&aK(
zr!Hp~Shvx@p!yt7InL)>OPFeYe!)x=Bk82WU{{y@4HA6*!`O;CGoJ7X#GADSn}5zH
z#eDB18rpvgTQE7zGk$fZ6Ii_Gr(MN4o#fu+5?^JNgYC~W`UC9+f&}Omh|x|mFn^q%
zzbro_0j-(Ztb66XS$l4IPRh+=cJ*j_`MsXd+90XeQT)52otdUQhLWY5whZC|_mWCb
zOXciymZw?qqA|z3)}AHB>B^ye-JNW}ud)H{Voawh`a6t@{fmxHft4fB;le{NsHPS~
zk?yuy6=kl27a0jJq$*cm+ZFPAdFGJhkfvp25#Z@6%DX+toQ?5PXw97|=i{rQrw8Xd
zED=Rg+hgBa%nEM{PBa4F)lV~#8*A_Z7bww&89$YW&)T=Y+$<Wii?+=xmqkWFoNG!T
zB{$=1hI?G7ehW=meoF8{?|i_pTfQrm1;I0?cPb00&+qv^#tLn{?jKTIQg|<T6+^6M
zTBKxcy|(16bslG|4`B{7d+i0797r3Z{kEv!=TX2wMw7v>KJ7wBpba~$_;e9(C{!Qw
z@zPYHD%SU_NayIw`%6dLm(Hf9>)ugZ>%YMHI8=<*gnXOW5<O0Vn2b?{ZMIpbA)!aL
zS%IgvB!+TyknhASybDjrS6QNH<#~Ftme&*qSx#s(Yny~0!N3q(=(b@<{~n82ak9*B
zd$uXd@MVu<gD0qp%^_o?(Ya4`MI{_e4D{gcoL4<(yY!SWsMXOA1!oTVWwLO!pS7|h
zi7H~77^q)8M&;SHIt&Enxr0~39|QN3IcAd23Dz58kA1wKxW!nIMV#hr<M=Y@PdTu@
zZLj=Y5w+;>rW%`zC6PAfxLPdMi|Dchnx=j~k1W7$(Js}H1g`YC(3Lc4XW?FxeNU5L
z&P`JUTHTbU;DburWUnFzk=s`#)__RYz4V0@dRhDI+u(isSJzWo6J_()K%vVV#XV?v
zrN`WODXD29X8^vO)>%Q-T60{k4e#xg?8Ft0yXPTSIoBtT0!>_}mv0VQ2^fz)%4iJq
zI?*#vUy83_-_D=GZGRphp0!MT_Wv|h5JmJXip9Q|FkXKDmtK-&6N-|p(|Y2hpGnpo
zJuIq8(8r8fq@3aPZE}H4svzWW-mMikfo(gQj{JU&bccZ>3}c3VBmBT2^IY;pT^f38
z@2t#LuOn};kc8`(Xay<+iLuDM#ZuV#(V>7IUU{jw;k<8P|NKvX#b_lZluu77h$?9m
zG)1ycJ~5u4&Fy6pooU`CziFF3a(PH3ztI&Mbm%s(zI&(bQ;jw|64Nx>De}D4`P@hS
z{PIZi5zeqKV_TpKy8$)z-#Bpz<N6jpKf#w*5QMBQ34a*BOluaL5NH;}P+HZyDvjut
z7**j-Qu>I`*PnDZCMi-OHSKaj$z)4U;>-Q|K|P$Ud3qz=W{R}_15fZ9sS%|7vU-;3
zWtISGX{VE3t!ixp2e+RRXtmE|_IC+4EnNlfjo6|kw6<lx3h+mf7MI=ribZwjPD`J%
z-k>DKb{q7`QXMk|OY=>cL7U;Mr7G%$;Ph?L{*5tqQ-sF2OLJYOD05r2+MBi5E*VU-
zemiqFW`-A$^d8SqrS#^%oyqIBNUsaXQL!8>zW|{80XVp%{f@GWai1)=Xq`MfF6YdI
zS+6M>FCi{fhp=TkHc6s0O7Qsg>Ze^f4TjJXEvB9;vT*@)K8LZOfAOSroT1%0(1sJa
zI(o0A(L{vW=Y}iBL4Hw8E_=o%qSNIi2{`r8yFc+&Vrx0*_oJnj%3seSwK2v&Eezu*
z@F*u&lLyulz3Qg500>RuS|~kqS11=-vz4j3Mjd;(P%qUkv$jl-Sx~suRRNm`g-GKv
zv{BP{c<Vfl*`E?H%#N^V;R$Q2QQOAZl2=ajU+c4QS2<qX`K!RQhtQwXt_JEaqn%px
zMXamYYTDDh9=ETsTdh-(q<(YINUb?3eEbOzyD!Gj46FR8ve!mu-G(kEm6!SpV|hrQ
zdQ`@ys+TD#T|I`=Uv3d#Kgalyb`_~s0g*GUKy4?cZS6Da7m^h3W`cIYp&1m1z4#e;
zEp2Y_yG#cJZ!~Ys^p0dn*qKy0Hfl#3i`2TWbQV0d#2D$MiLcn;zQ34i|9(~IT)b4+
z1C&<LcQoTlc62&Bq8+I2DshfHrE3@!&4XIIx38u>qU^cvAuI1;W0Es8DV8bLmH^oP
zNOoh=q#jp*XWSsk_m6J;FE{CBiL|dk<gA$$QYnR2_vJO7_SC~pb?k)X`*RD8`Ee+p
zP{g&9`b9QBo1j_MQ<KL?P*mV78JPf$6~}i#CzhUoP1LUH=nOft+sv+=H`6DANBkyr
zlL?yM-rjjFm9`D@nq4nao+t+C9e)tzXhHQ4u=15g?n=Acukw)=`ZffAO_DSYa`xqn
zP}9*IREhG(JTX(;parui22=h!EYZteVZAfSeUI!G>1^w|dap>GV$YXttwL3IcE55>
z^)@X<Wz)GZsYFG}f=`!PGjms$@cZCO&UuT&rRvwQK7$kS+V1GO4jUY+8`0SP%Kc~4
z74Bs!`L^!V7$xH<Uy{aFy_ep1(j;Lw=B9insk{gp#qP*PRNOzD++f~ukHH}~8PWdh
zw#^m9Mpo3Y413GsUOR5g*%PVXM3HsNdO3V`-eiEt)pS}{!7VUBVLYCZwU{6*u#js7
zs%FLz$SqKq%GjwNJItf$^m-K5r$Dy<eR=pE(d-lS8`&;Z{Ldo({(JOJ%Azd0#qb*?
zv}_I7l8Z(Ndz^st3jB=M9Qf?U;efYtQDj7Kaw5@D0R+mUjT4Z<nKEe9WWT2^X{-g-
z6TKC*+yGIOL_IS!q8YTnd^!4$jwfp?g!;FE`qKiOAm#c%tyIxvnh`FQV0pcGE;<Kh
z%4f(t%X=6s1fv;8?Xk6JFS+FPc~DXoYx#2HQj@i?+g_wM3`)u=fLYu#>!D>dKC&rA
z3%hKvb8xU|ehJQl_GE859ZK|MN_KNNHY)XDyn8j8vFfb?#sXSV2x|?aAD$ZlYi+8q
zapOU8WUrr@Ip|vLSW9efH_g8=K%LPbdsFlQ@PZQHLe{UaHb%5}-&W(CebDq)s3~z~
zex7E8O=(%^d;$x<9t-PnR@%MQO<M!@7mf7Or7AhQ6Vg=!2H8-%9uQ09T70^0_S$jV
z%UfC~;62fCwHKPwsj`)P!!5RyLR+xj_@eXsCZUG~=4q+RdrT=G<^rjVirHT^Dj>+O
zizW7Ud2?-XEL2J?tYZREh)YdW?SzG!+NL}=o9vg8KGR6L4FK)U2JL03fX3ts%pdtX
zz;eyxq6HOyYmlOU(D({CL{}ioZ_(vnltWW;lv)w`@S0jJ7pLJ$gpPl*02!UPZGQSW
zjV+^ic93(*VBa9*I%tx@WSQ53jUVY&DHR7W7gJGfH`%;ErqZ6=W5z{*vRV9iT4t7g
z&($o*zB}4=glQ}x)q-O#ae@Z1X?ouA3c>tIiz)7-Ly*A2geT3SAx-G)os;~BSTXu|
zlGvrv?40P8nXGL(WGyqa68CFC-(%3>lP$!%d-63c6|p3-`DdeZRGMm(eji#d>b;_z
zue^eEXvQ8jNXB8Ja&O$Id-HHCWyjO!c#QJ=5#M=%tX_`P6J@O8o6C=@W}xQs%V&)N
z+ukkA@zpAPXl@^!XYn!6U6AMi<ud<xe^?7=u~py3Vb?VYMMjO^ubV!3u$X0}i>Qyx
z+Md9HcWrIfNPx$-hiVCgw3u-SLsRAj3QdSHv{4T51*vufw-{DfQ-~R7uS=pC7!@h0
zQnL)REe5zHxV@HeWqf3BLMC<foUsK6mO}8&9Fbuq7AufzA%_cI+OYbf{`+4$nHjHI
zZ~P^mfjtG6Zh~BJ(u#kyB&Zd>IX?7C`qcP*aYjLoVdm-v^Xk!ehZnQ^1jBHQ7KR`?
zz0{KLoP0ZFs-uI+7(fv~;I)U$VdPIxs5c=}fnX*dX&U6G7)7O#&2{$ir&pcqX~P}Y
z{s3;3CAhtF?<Qofqe6Tt?*`AC+NgxNw#2{4E1<!SNFn(lz7C$Q?Oiv>KRLXA?U$2$
z=kKY`2Yp3RGzRDw--CKs%gePTuPrXYB}~QXat#S+()o~RiZ06$x<8|NLX6jZ&W~ta
z1X;g7QnFP$T|qouMW*jq`)I7mPjd)}xX?sMvR-=kG(mN0E<U1|d31T&>;-jSn<Ddb
zt$yNvqT!~-em_!i>$;9B{A$<vC36GjktOB|Mw8czpMcA9orlhG>Fzn7muBuPglV9f
zUPrz#ea`_7jHShE%JPzMz?NV4M$A2>kMJKr0M#GB9bc2-hZOr9!$#($RYqb7MGgI`
z!KW&O{0q<N3-Xa4mtY2dx1Ozg+qagwb#=DaJ(R!Ve#}PqZ+#NQs1X2R8Cn~(rMTnu
z#LE`!spK2<G6f7Zf3Hb8R(wl`DSObbCWoWo`smQEL-4`!(e4l6Et&s%47Rl~OZcV@
z(Ljy5)is+(dTE*JP_MjG>xXxWlI(urfNdZBwS^-stqDO+W{tY4*2!fZb*O>hF9((w
zQ*<50QSZR!(~@H3QfQ1c0Z$7qfs`8pRg;wBX(V5%xVc$nN&(ARC{YF<TAOA}<#1k~
zi>euR&kuW)13@ysFAsz>huB3wwN7Pj644B-eJ`8Xcr-<$y(9xGK+iaI)1Vn9^3ApL
z3dz>_!wwJ4bVrVi{dFsS^)Irm2!QYO5p=h&6fD7*w~iUnDs+5Ll&+*X^`=?~)+G6^
z*++!C?#VJXpSw6O?42nv(V9IA2w>072`cEgTFfuqqjrE=Ujxn5Yo<A!n+KbMEL880
zKFW!!Oxd|au+&VJLCWk&#6Q-BeUck9di53EFy|{%G;CQsrJOl{rQyemqz|vDx^}G0
zrZ=8b?ImbV$N|i4r6|W;2iLO<CInjLt%8~V3YJL0too=3!HHlu{6UNpVZ|COq@cLW
zGgS7CjFBD%?FqprbakY^Dgtt=-raOHWOU$#pHQ^ObfoWaxRLnv65U_q8dCBCCAOEA
zFz>y5Tu(R|5#Z@h7XW@hG19RYXguzU$9A@*V!KPfEFb!HO<$3P7;8)_xc0?Q@-(ax
zvM14BKQ-86b{lh!yLbb+-<{D1*d6Jb%li^rCOEtkCUX0k^#yaXx#YzKdQLU3e59)y
zRhf?&eH;YC_gA3$913dU<6_Kn<{9ZkOJvGv!>RNmb{h>c!rq7huI8%!9`j}KErlEy
z`@oAnsBmwd$tLLtEna^v2RD(C|JBh_WG432cB95=DS+S*x$x{DHdhe)6(4e<>j{|3
zlkKikEg-e+pI2~Is2&8QRE=<b!W!!;ayD1p%TP~uI&qbx@K5KS$G=O)M0PQNYNV3D
zPOCEKd&>Zcm-!}g-ubs?vehl23AESOL<&siAJ-CPXo;n%cadSLJo%^PiH^m#6z;GC
zucos1-Ol#N|0ze6!@@ZcVq(;J+@-|iv|Iu?MBoi57#Vo4`?oWEAVrDGzO|GYXGy%|
zBvF~7|41%hT^mij>Vj58b)cWgbLxL)(W7A_mN9Lh`ht#=6YSErO04raK~!8yv-qnp
zZpI?YZ;jWqXvP@7vos=r&1dZOVQULdfwK11vkOo7ab#KoXp%S^cs^k<0-*Ut9^OXk
zq${>!_*Dh-zIF3htid;G-szt5Z>aPwW2i3hWiazyYc>8tGJen|#jK40C5)P`TT5q+
z)#xJT<j9gTuZK_-%k?AF*whCwDGz}5q{#c{%$I{Nf3pkx=j17)jv)k*8|_l0iNd7#
z58$Vgo-~H^Hqt6#2fp@N{#RM3JxI@(>fguc{(Y+MK0DIfZyb3zEWPpqsnAQO68JNm
zE7wXtfRJ?5=3jKw-yerFbj9T0jy;~&-{#*{=7h6rg|aKx*eZVy4hVly{O>(m;2%xr
z{6FFSC_8@u)W|^84^U*gWcm+aoTZE*kl_N!tJO(ANP>L+HCxOjY~8Xz7xiofp`?Qx
zv1KQH>EpWcFOHF<K@hjRn?=^icW^Jm2xdnN(ka96SdVndoa-W;GJk(8N3f<afnkZb
zGlXlxXEo%=ihIcN^`ZI7vNCd{+L13x?xO~4rj8xnu>bgEEmZ4|(lLrdPqFVo)(aQA
z^=F9WzQVCO>cVk%)8VF+GJY*nD^78eLUCgmm3QH9bJ!}gTkif{M<H}Z_goXmpgnoH
zyN)~6`k1iz(wIj^KX)P8IUPZ{6Mbuf%wxRme;4z?*YdTuKtudX$j8Y7CAU(-5YI;Y
z<|(tt;<XUtT2ADT^O7SQy^ZP7nzgAjkcuk=TkYRCwj9umY|4@<YV!}W!5A&R1IWUj
z7oZ4Yq^$$rND~_Dwy{i_P92{x$EzsWbB+8WKJ0W^9He3Y>KxF(NK4QAW|}@kOU{v=
z{Y*McKvGM+KIHWTGQoys&CHg4|Ge)ZTs$~Vt_Gb_es^TPT&TUIbG-s@k2)wnlAvgQ
zS?x=u>P6^0GkHfmnQ8!w=n($w-T-vre)10>R+28dJbV?JMSh$7?o1~wyFBpcAXniI
zG`Ft)l?4+Z{@_|GK!z4?>Fz|wM{>j4*SUAXnw+9ZaJ?XPMi)GH^J!-wT`{7@qo0A_
z_5C~ker58ydK2Ui-XxF%A5_h27@dSk$ha2nH@U^-S)Z-!*AH?GBrN)7l7>rW&n>cN
zmj49grC*~829|kj-w${By=+QQ3zz|pC;BY7eIG+5e?Ks^`pkmy=BW&3^tVh?hmfBd
zM(#Z^WcyO&r`!49LM!3qBaj8_K%?$g!=9l$e@5&0HyB9K;A|>27)cwX`_b36+hZK4
z#j7mP_?XmkRp(vgISg+8y6yNRf9RxunMz*1oE7cA?RKdn)#$j6^*PeY;B%rUk;$^)
zb}nnp%S)7x3Ct_ZdwP|($;Qw#`Ix+ed9D<@)U0%-)M2go)l&Ji(Jfn#TjmDoAe{GJ
zbctl0HV7e@U5lk@p6nW(fvxpgQ*8C1bsLB?=jmC(7l3;DrU>59>X+Hz?tbc^{)n~7
zyt+C)2K~k<rEU;Wzf}$DO;xjF=TXdPQ2BCuRQr1`u!;2er5JnInQ&N(%G!c8=tKaI
zUX4pUbbSTC;$=qSmfm#eNF{KEN8J74Go*k0L9vZ-#RH_#It58LG*q!5O+ZUs+vE#*
zisLgo+wS6+kV^jZQmlzRxCRE7UFS40K*k~p0J-S64(Dp!>*9f9&z|C+mkJmgWUO#6
z59~0DK)6vo0(J}$vvuu;3XPK|cxj7sygcvR*tcW`HHD8XhCc@ISs6Ue+=10lr_RN^
z*h3~-RMuOa`j75SLTaU}B&z#~8e#d-Z;0hpt0AQ*8I2ugSLGE7$(l*OgleoUt=$`9
zxF+|?NkC?;xsf{ypp7@vIJLT2J~Fp~(m|HN42KDn-l1KK%PX@By%L7shquDGG=|Yx
zaEqw=Jc>Wx2BM|bhq%mY;;5-;w4N7C9hZNM-?INjtjPKySQka<Z8xzz!8<t|U@OYr
zjnT=A3gNTDo<<2#i2m$w9wkbHl&!Iife(g<Py@k}*2y}R!@ezAhgIs8$}`rjm2j64
zF`($7X)|)TAU%706dzI<jJS|L{_$*ZHFHUnl+z7SR!*Sy2LQ2i70@Nhzs<Y{^7l~h
z%sE`)Xt#NDigisg0((H4Nn;P1AeIE^2bm4Dw0ZSVDE~U80Eoz%97dt5GYK@5%-?H@
zf(gCe@9C$~q5qWmjW*LG+xF4Z=x^73ChZwR=+$j@8*<9Pw@KE9cwUaw+Dvd#d^N>+
zZ<P@|FK8t?OW4Z?@f^l=Wp6Ok?L`N@6w}UG-Zm_~urt=89?)bZYCB}F;COGoA-QLS
z-xa=o)MEXZ@4Z?$Ws0hPhUToi>=nmh%CrpV>=0eOqR)g*+Rp!+6xeQhAiKIa#!9+=
zpJMJNi6Qb-Qa@B<F&v~u$*J~~J@ZsLluJS>Pu<nKAcJq4rV+wY#~&76>!6$T9>e1(
z?$~R(4tW>3jtM)t9A-CTEzk6KsBmA?aSnK<5%VKR{KwALP_&YW^jgPaPL*qhhjr?;
ze*q1c|3Sz4(}nQH&>V?Ux>@>BzXt4Qnqh-_s8ADOG<UU1fr^(2riW{i0IFyo&rW@z
z0H=WoYz8x@{i-!OIDD(ccfGiUvp~fu)o2ELi@09h)fT-)lb+1nx-jzGaZ18_hSU4Z
zfKme6v2=_qGYfqE=KAwKVp5U2P~(C{O0B!*tKvrBK(=kAB!^cb*?`ANkJnB}{PKFg
z!W4H|LF)3f#C_Vr0Bh=pNS^>q8W{_g<5B*8+V$I*zWd`a`UbAcM?Q9lv}#=|k(@w6
z!JPwZWYm@!i@lt*%g2O4QciFMGO78hJS1;I&aoP~tTdk?Ihb8BwiIXjBvbv*t-o37
zIVRc8pgPO%0Fp}Z7pT=a4NLBQ%-v1xA@*=3DP-{4KH;L^uLPjqu_z(iZzUr}(M7MK
z=XB^QuIoU91H<Xs6Fe(e^2%I3@xJZwg-!Dkn!gziX;3swQ)ynbPhA9XU{x-xc9yW8
z+(t>Bw5--vd|lfR?U?c`9{*`TAqbz+GWPX)6DNUw<qRiF<K)i8YP2WkTpi!K;%sRo
z4`wi$Wnn&@9YzpY=RQ3@j8l+oO1FF2A>Z9;T<`70okml!)4BMOh@71KVs^FpQw$l1
zH@3tFPmr%|se$#p`3S0S>VtZ-@H2B!)R!zO0V2{p1W>MI217bdvY=Ia8+F24oo<bW
zs83C<R^?{KVFGrVuO$OZKh@i$)(|6|%CY}dZp8oH^Zx5LjTzfBhBr-Tm?1&X=qX3i
zVZKsYP={&c^}|ZOnUCn{$W6$R!{+pFv(&9*A`Dz@E>9N6(UZy4Mb*Q9Goc(A&-d57
z3BG?|-o#|t{Qsctt%Bn0qIKO)f+YkG?$EfqdvFT`Z!CDzxHldM1lIrw?%qgnC&AsV
zaS7JJUH{$x+Eu%1uZwlF&)Mg!i|>XDs_U!y%{j*y@B6&dMYOs3QLGAr2Ga&>B3h<G
zsD=hsxV|B*u(&i^OW?FoH<5B7)FhfnEC;nlSs4A*=K)IAKkuNQf8TD)&U>zEql)Tf
zl-bn)eovnmrovg)Lw{JP+OCHP>$!Cd?~&|X?wp}V9&`As7W+6W%sA(zt6GXv(WEl{
zpiL>TE7G#jQyP+s?M}ef2Ui<ap5W|X-xFnAvni%*T@>f=CV)JW_+uxrdH1Lmk%j)p
zabyBT#`_u1C$jT}K2gq$EeJF`$CaYVRVh)9lk{;vnvGC9N@f`E@CD7xq_|n`y1#5v
z5WdfPkN5OJ>LC9e2Pa))qfKT_vORy*7!6+O_&N7K01sQHCFXolWO<cw7rJo&+<_x}
zrWr0Sw~b|8Rn+#}+cZ^l;bE=)lmCXksJGh+>NAXSpD?O{4Uls$HF=ah1;WRIXRZi7
zl~v9om=kqB2U{C>evFCP*oX;sW1D78=})nBtuQ=vmutNr7oiI=>2)v^JRup!_Tti7
zj=NM;4Kg7^uV~rx9sg0djPSl!o@|%fQg`yP?99=M+FE65`bZzq-U3YJ;sPtcYlG20
z4vBPaX8dpx53);-O>MFca?a<Mdr&f}ZP64IA2fY!fHp`<uH&9~0BRiwGkq{~v=}g*
ztIufRNSfBHh1Ib~#Qbd`kYmK)6;jjQ?<8`RGIcb)F`4s(Ow^IT7m9W&k1*ir4rjg_
zj?=IUk3|X?8Pj$N=C98mXM##6A_U1i`@h`4qm0-asXM}Vx3!WraFc^I;g)yXC@!uG
z!H~g*YC^mD>^F0l%|V-Q)2A<O{_vlWG|WAX;J;wCYT{u34#4U?1ysA7Nk-#Dc&Ntm
z?t+iDzZF1h2(e@0D3w-7Ty#89^fVvo?z^6F0+FJ!E;8iom~M)aWNkp=Om=q+bu`wt
z+8!R3m6tT4V#0a2^&1q7Nv~uP4{3Da9+%yqVA-v${xd^&x+9n_i<m#91gWMtR9_-8
z{QS%=2j$o~_*FkA-@L-*IS=MD?avJZB=usKl$EC!XMoF>3yII5wZJK3)?>CvdY644
z`T}O*eb+I(sgm6;bXN)etHtd=#@p?ld)qL7b(?JFX_&yE11FI%S{{Y>Yp!o9fVL*I
zah~-eUCnp5LLU~|CCZhzb8vpJI~GNNg6w3Cl&$e%druBu*7S?49!(T#$<72Jf-caj
z)`Cjzs7$K&C0XXK4*XTF8<7b?92X9M>sd@lonh3G?F)b8248-oB(?~D7>k4azSe8?
z?#0AZmmDW&Gid)9NZ%AL@IEHUmZe*FBarZTE`u?&s58&m-{BLe4Vt|Pl&QIk%La+`
z3*l#4?KS1*OP;Jc_eo7XZF1;eEmbc(PDr%z8vAS=a%l9Jo>}iEof#{l<~B6e*4Yk4
zMEuD@YE$_-qBqXleDx;6j*DjfZMS~(WnCwi3#6ozJIV@MVZ6w(+$H@k3~bbARak33
zD+t)QN$VwscV=u+S}HepDkW`l5Y0_J*2w0p%kEGROn%mD7ul@->!|u+mTB&aQt$eT
zE=t+?J*zJLdOdR#KXw1A3_nLDj$bBY%SPKo1O`Lr>?5@wL+nOuaS-O9u{f`FKErV&
zvl4CaMhJAbjgo3v`*bcZ0HSv~*BJ`NW8mO#tWi>|x^DK=r8sLkBYYS5wz;9DBY>;V
z_c{w}bu>-g8O6&f>eyRwhM`T6Z?P6OhNIp(W0~SC0F%?RrKwm0zWKNa<x!C0wlh+^
zUxSCP-!JEFw}yA*?(^9-nv&nvB!U-=zD2vf^G>&_fDlwpr@oy`eKiW_?S1;|N!KCv
z%Xc?6h@#QRIR@6Q?n!0sO)U6RCBj9-fKb}_hHV|@arvQM5BcTy-X^Q3<B)>P4n)VY
z!pq7*0inYkGw>szLDSH=V-oKdG&i?i3T$3BVIQI!m7HH%;MSC@wVcAWlkBCw*7w0Z
z!o0z_lHN*y4}H?&T%?rxk?q2*JNJ&gzFE&dpe2Lna;`RX>_W5(D5~UTC<My_Sn*#Q
z#2|w<8U3PHD|WxqU+2}nrg=uZYt$Q<3_X!WUl<Ea6`$B5IV1cUxtpe$I-{QUQR+ai
zQ7CCmGr%cI3p7mTKZf^5#(FqT5g1M^PHkI^cxFHSE7VH)O*s$D+lQ4kt#ab@z6Qfe
z#`CRq@)ze!#up^3$)=H2J{A(HI?*5NXB#M)J}L!{J2|BDnzA1+4zY^jVk?Qc@j`bq
z@^4Kgr1V8$$0enQ_uqq;8Tt+)NVeEXQ?!BaNm&cCT7)U4aJ<Iup4GV~{=nLY5c%g%
z<d0qSX{Tus9w+FJ0<*_gLwXn<eh-UI01}IJuv_q})zCcZlQ)`Q@8=^c5lIN*PP!?s
zM^*3FN*)j7w^djvHFq&ec#$?6e9aUIJint(VEiMhst?P{cJIB3i^w)ZDU^oW<nS_W
zNl0G-Uu14r{J~WB?@|w{f_tM^uOmBie7&B7k0>5m#Gk_=&mw+EcGny~Pe*;E5l#>~
zN#aRep?*V56XR+^-TR<Utl1X+jCdfL_dC_ztbSCLjA^2k25?6z<p4I0Dc)ksRI646
z^#+nXFU{6JDPV!LrmHIpQki#u;?`Ove=`4Vuo5&Pu>YcHiWYVZz4`j6T7sYwJx$Gd
z;{y)+rcXEJFHr?M1eJb8w&e%a%bLPy;{5b$7Nm;yMPpMgKd#)?foAE{cHz5h46)}J
zI|EL!1EwS%ms_oGO3GLaF4nOaE1wC@EPOm+AN2#wK7ef7ENa<)M7&+p6ZhPAkJ=^b
z=`|vbdVEpB7+IiDGvp&zRmTq#<2OuICV`i&DRX2}j=G*-RfF@BrWkh8R>H5G=ejyF
zDQ`jrD7~%&K!&ra>jq7UUA6ED4yw%D(?xUf0T+OOj3Wb5BNjfmo)ZOUna5uez`0el
zz38jplkYmh-6=E2mh6zYU&zyCoc_CP7_VpNUaI)YsIn~{uMUkZX1hEz(>98}zyvAy
zW$ZGMIm{Wk(7fc9q*+p!zjvzgWUfbKvF<CQ%)m3gHw}tsireeP`H#LNRTAGLt#a;t
z2F&f9evM38Fv@nc)m;}qT>|}bc6NI<>aRUY5YhepHj&0cdBkG?x)ne~jk}*lW<5Hy
zJiwxGVa`fPN+Fuq%)L>1h*6nyD}NPqPxXilS_tGnd6v%uBjs4(x@X>Bsvbc>l#ON3
zYezIV4?7-Q#Bl8->t~xKK(U84=1+?Rpql$OzGz+ZAHeIkoxseY3PU?Rk)-}zyH6QU
zf-aQXC}_jMDmCVXnZ65?T4e@vhD(D0A_uF7OjkpAXIRnUsc~QFk{s_!f1=tV{5YyF
zMfEKO8t`-W-t1((ZxB)xV&-k7aR!;WKqCG|Tunjho)VS%xE-S})TY=%&ccUGdP>K!
z`4$L!*1+(%tZl^gzd85tRYWbvV1385b&K$4d_ilEY;N@NOuTHLG0#?;XvY$J--bs<
zg_hY}<zh~m{=s<x-R@0k<BM#A`JjkLPJvi6%{h)MM^%-spHT+%>4VbCNwQ&~uPt5Y
z1$F>-he(IFcFfh()y<jn*XjntztwuvY<;PIs+JBBKs*PNc=i|#-4=AJo-U#75p{Wi
z2+qCJ`D~--BmUcC_D3zKC9wN=(Z;|W5d2~zt>1;uq%$SYUQmBXVj}9QLxBNZ@J7q9
z(lK%6f39vlWCk(ZUdsBx!PIuC1oXYrLU6F9#|3)mBmQB&;vP}G!M2ZNZy0Yl9#ymZ
z>u+R;jj^ds7c>#q{&Frc;XnI=TkRDkPO%q5ZG2%e{uSBYh8QVJEjm{=Y62xqc1%Hy
z{cP=TGb=1v{X(!*-HYMIheX~peXWNRK?x5LOYNVU(a~wVD?Ch(w^RmRZ!bq&Y7*Td
zbABF@mFkK0(!2rIj_rSBlce&U;=xX#E)#?;`L_c-@T14ZbSfC6O!-})Ly}=r);mj@
zPesPLPJss^^h^|F>*Y7sAIuDl4UO{z7x3z}Sw&=Z!!b~m=tF05!4M=yWNuhQ^NVy-
z$n?qX`AM}im&L^6Me44itVC3eRIHaLWj!7U)Q8#*dB?;2{yoW?TyuZ~po}%E74u)n
zrP9m)CPwR*6-bgW`nH~Z!^vqN|NNG<{eMl;%Kwjq_0j*sg!TFg!TK^KJ7khoVi+Oe
zvPNp1K&Gpz8}9e*R5>y}%ivMMsF)kT_T;?RSIG{(v8RsWgH#p3`B-Wm!<6N^i=E~2
za&gcbz&z6{#&R%ON^xxw{7}@R(=%%p!p`f+)}k~hOoMkDwJGkr<tO54Sg(IJ5#BCg
z6M=seduisp;+tQQP;(al{j2yXF<@Rl?CJ!^$7pLr?erf&yg!@YX3d(B!J2(yK>n15
z3vG(QU37AA9N+UgK#MX+6LJ39&KIo#*;BOBhd^Mrp-MAVhA1KAZHt?3B{Y<k-P@rP
z4Px)l^uIPBB55YCj+nHw1=h}%))e_z_eg1#X{_QPY4g?9k8E2=4=>_;pDeYYaHIs3
z+Wa$V`6f^^bE3s6g}fky8yiw^y4&SlnF96~sW?bI!A)UmPnxaRBLT?s)d-91ycjS-
z_9y9Q#oaeK1g}97ihX2+MJr4W37VyH<aw8@AetwL3Z<<^_VfHWX6c{o!=-AP^YalP
zO(`ddfAdInpnIR2DeYNt9yWj9scnShYAJAXDLj3^Dz4OECpsGq4LY#b=eCaN3Bp{*
zzctgSO(l>_-W;l|qE&743y)1wwH_g{N>uR5eCa-*LVF?>1QNO{y7^MC|J-D@`@FqW
zkuxU_DgmcW8yPP{;@N#hKz3<Oc$qP0Kv&-Ej>t<G7P{K=!1Slu2gj>_04dE+`S)gm
zwj)G$8Lx!L(Q61}{52~=q))jbahh{9kwX^7(nHh}oZAA`h2yFtkDE47g}h=qW*g~|
zm2SW?$f2|_w4vn{1=$>^!mG_sH=Eug;%7Z=|COxLTm4d$3P3=7kqa5+aS>$O(a(6^
zpRXM3>p2H&4}!Eb*PS12f3~&(3u^Sb(>~;$#cVf_JL4LIe6pR%%?!pIH&q|(>MzsZ
z(-|aEE^%6^SzEZXVM9L<eg|kw*-t-r72_Zyhn|p1UA0Sygx>Jk$^4p2|8GmwaTzW0
zFZ%RA_w&}wIFWKeQ|9TC(^1i<xnVF|XQYFv(=$wkAk0m<`z^PEk}y3D72Bx5a)%KP
z&ZDtl<8`RU1*dWwG1p#2hOh#PtT<krH#GP`Uw@0)@#xX^^#1ic!}K=sYd}yl=X+M#
z0mo(Wzk%O4v;(Feb=MyOzGBdk)8_`!p6Ua$MFL2oJ<-Jh?(Z8MZ>MLEK%<w2pVf}L
z(Tjbx?eCAWQ^2TWz1|n{Ja>`<pCpz&##MS_bo>(7`rDx>yo-<O5G*l+wpvY|=mTUW
zX%j*o|C1|yx;l#_Az*Cy)j2s^k~{KR)IVuQly36_QtsnBqTT%2uz0S4Bv)0ZyXX4|
zdP25WX}6e$p<l&nz<T^u^AQAD7h{sOn#EsAXm5V1Rd>?kBX=8+>(o(x0oPsmP3Yo#
zOiy_R;zkHgBRlE}Z0z0%-D&hbFRWuD$rJW6@j_=vsq))1kVe<YjY!RF%{YIN>Vt*4
zjObe@Pl#O=k+)QPHscCznG{cCZJbxrY4!vto3xYOhw8dtX;(D^GJ9d+GJN`d+eL=j
z$4O^kzI-`Q%KPq_%4$6baX)i*E*c8~P1mzoH_u;*QHri+*rgtC(rO31us{R%7|vkF
zd44KgqGVRw&6tqz&&pX_&uYFIlZP3#ybeODvjcXkor*Z%$8y+n7DAtyW0zzA9v?Gt
zV9@@oLQ@14=~;0kKFH`c#6*|V3HBqRF{UYLd&K-T>)?+S9sIsX-2-K0Ktjy})#rSl
zYNVK9WO?8BI=Rf44jPM8VYu^FNe{hIeg$+t(QAOYD^J3vw?VUiJr*e&E7Q_mzp1@M
zjUcTGT+m<e=psC5)r>&uuW0A!zb|WAJ2JFHZoh~Utxs}7RqlD&Ud1!^ao+5Kc#98W
zl${me{Yfx`5(ewb`j+PCNH=&y_bt|NR@m;@oZG)0pPSd~U#yJF3Gz}lzBa!_-ey<D
zVH4*E)e(2=|CKU(NfU=rev@95mGTspGP=y^yt>_}UU(N%Y7#Ep{W}EO=bD4T0H!}P
zV)&LyqzoImhUmXgvzvN<bROT9W@FJ2jSC%fgI~uNteE*!-Ouz$z6@EHP009u#lb)Y
zDLzlt^GYDZLt78-vl>Eq&~};+;0Tg0xr;?&7_J{DOifg#8oXyvx(<e3uGE7x@#+Y%
zGA+v!WA>s_$B);pSDn~PqPEb0?1{pjKzwYB?GTJdwlNQ(Z0ZQnphx<2&KyX|$mWB7
z5?oomdWjy4^tu4mNW(RUz23&P&pxBIF0}J(W;jwIex?5zZJbvB0jpwHb0X6>*AEzO
z<nAd&E34o@E@-qVp|+WkGv%zS#v-tLsp*moC!#_k+t-oa=Bx!uk4`^b3v2h=c&HeJ
zakT5_s(Z3U6ogAC5P7?~ykmAq(j=*L#sQ~i4a8qP85w#y^3LnjOMUX$;2HN%!tjRo
zrZAz8B$HAign9^W<CRabf8-8rnh}6Z;YNy13#ohuu?^n<hT=<uG~2hyT`DHW5>xvw
z_Fl<{LXA8sM#p28&~1!$8W)v|7>XkazUdb4+aH_t4>rhb>AnY&v2hQi9AyQo?dLy$
zmb*Yx=+T(%t<Bm^&;3m_*A@7xV!yEIr&V+FPeW@9B55scI5#zzp7w?K)rqmmbslsV
z;$nOoxs}$N`+I-w<(zILt^*y76{1$vdtXyUyR}s=HY-D-Ko*I^7?W^zAo>fc{hg7a
z?D+i@TXwj-*Zo&NmQ49=j`Y+CUHx3c7-#>nG0A3YTO5;r=36#gO@Wlt8=X{y+5_S2
zf)D|`yfo#Kt%K){Ie<sfTL_&2)V$%H*5@Vq#j6Rn2_ukiZJDLFZcjS4#FTu;y2I|c
zd)7~yVE!W8$5UectM;erUI@hKI5`ib=vrl;O6J%eTg%YitfZSk+RZM_1jzK$-cMgk
zsW$3B-c%P4_4c1Zs<tl4bd4|IDoK1H*b;p%WK_w1<+twL#GUWjKbud(viUg6$i+f;
z?!^0Jgt%#ubM;FmiYqFDc~9~zWNwP*FT4A=bc>*RBZa9xaknzoWzz2jFDo%tR$ojA
zV-;pdXHDB=H*8T7%i1Y4Rf6HJ-?wO?ZV7i^pR#&wPhkS)!=y^A3Nn;fP@72SEv%1y
zYeF3}*s-q${Mp~9$JVXX*8=epG2R^fDK^QF5>#y(8IUjw=R)f`Jzg_mT;pKbt@oh|
zXLo2wlv8YQ0l+KU&9MPnMP2S0!~Xz$Tl8*P0u^8-5%sF8dXAhE1~X0q!hE}Md5?I0
zA4JQG6`o^OKMuX|`-cy84H=^?HHj82>V;5;K}rRsU&A%xwlHW|CI=KLFhsxg(?r71
zut3VK^-12TecR!a?-esgL|%#rm3rQhMnf~>nrCLLr}Gw`nU%Nj>^;I-8inW%UiE(b
z>uSZDAaie-UYyj~X0```98_;GRG2Lco^S}Lij65e_ro1;^caY?BnqL{3vTBM*oxvd
zStW;h>CvmO%uY)q4aZ_~r6n3b%8q*vwj#wsxSgnEvh|kVlZrDMm<%hsPMrEQer<jK
zfX-+*m=hSO!p}k5L$lJtlqvY)GAOLfo6HC4QQFA<3vq`g{dyfna;N2nTZeaBn`i&5
z|EPa=w9ojrGpGRR#2MWeFeBI}li1NqZ)_=ATpbCe5Yl(;JxTr?X7PHr5<)hgmT!a!
zgJ}PpIf`~9Fd0vzmCX45Iep;FBrcB<hVX&BpF&pD7)#E;w(q|u!rruCl0(~F!>vdF
zw%L4-l&J0NIPGG7xrU%a{YF7mXPf(i2rD&5<yT5&v~uUTULmhP@Wp{Sx~h>NIei_^
zd(W%lB3r_>EKk(c!UCQ#l#utXha@f#CcU$?aDK>q-Q1&M{-P-}YHn+16bnE+ME5%t
z1ZOk*))R+tdA&Ck-eXU9cnl|K#dsV{pp9&;u~ti^Rd!rw-b%2`X0KTgS1q->NvCi%
zTV)v4G69Y7DG{wPUlZxeQ1fKFGJSCEf8zx2TzIU1ZhLL-%{@YKT3FLML{MtwA@UZ7
zCUivy;_Y;kWW><R;Yr3GkKtmX75S#mH&~?+$Ddkd?6kNICqkU97!eh|#x`Qr%zX4*
zO%EhEnh@9{qGEbb?8Q<vZomZR+h5m$MNO;S@%*4p7GM(myl>y!SunhrElC0AEyXZS
zGsJyo$b-;xSB1TAQE?I2J0QT;ne!o<QKwnG(1AT~)+&ag3_WHZ^Y%ezZ3}(&gkFK!
zwszX-I1gDQsJ>JCih}Fn)Az~eJtP&r7uS@<_i=9iaDfEhV7d80JOKJ5?bXxY#AR`4
z-kDB1Ltk8S{%upwePEW@VB#{|r*+<d1ArP~o2Kb4F9BGA(!AAKsQ|n0J2Gk4&0XF)
z*N=R!f-#~L)@Fu=hDhdyU>su5l^q5$P4ZXVR(h(ttN!drqcZ6jTX7w{6DHB4N$<Ti
z2Abip%3#Mor5f&pBQ)lzwI1Hb{I&M>3PV#(Qbsvf+9s5W;eV2M5I{YhM_L<4O8d92
zj*EEsvOen^;U)4c_mfV#ph@qDJmiPBW%!Oa71?=>AR`yOL_OOC=l<74#(pg9sHy<D
zcyioP=PC<4++}Dy{#`usZl;8BYunv{l(YU~*3M<7MvIE5-&zaqcu{^=gePjte%;vt
z$gthcnql6^2}K@N(}4nv?HygAj>O!((+Xk!1&=B^FAc&NqVX%H%PN$s*7u$QWi{WA
zM?Li3qvez<7Ox}HO{xkQ1&zkM$yAmOzA!OKsVr2n4ZuxvJt$2Vdf-&?{6^n+16q}>
z&i~l3)z`$^EP<TW&zYq8;vgXDx%$CJ%;LjD)A9q^-z?gP_cGMS*Khe_d_EoqxPQow
z?L^XXMs@`ols*3ee0~n1*Zv2fU0;*l&(`AK!e#p)&<xkO6XZMEa6K=e$i!w{^?@B1
zA@?u*2~?y&4r##hnm?a<Jd#{jn%yv{EIOjK1&%HbKmO7QcTONkKj1&X9oXW+g7~VX
zSH*8d7huZ8W0}cvGKBU2-W5t<R}%`Fkj2poJ)b<WMW%*zNLo%Kkk)kHET^okF6=|!
zXz;yLN8y@Tl{W~qrU)#cbjwX1n63uHQ;LhOb81z0pVGY>)BeyqMBk((j`PjBno>U1
zmPscV`NV6s#Vee4jMc|Rn~3)1d%l_cnsqX49&Y?scigpKsapP4E5NY~eE;<4%jt^I
z1k6O-t%q(f=C!FD3(b>ExysSK)EMX@Xjj!sb?iC*F>%uVzgUG06^C%ISR1FSSlQ{{
zleoo@vQ!|-CHeQy29n$}SA;dQ#63n-$OO9r^5})uZ@uGQs2}SU-VZpF*vfR1zDi8X
zZ3;VT$J?wXSXE|Eg=?hOz*kmx27}9K?_SUhtAuS3BuR^3u-U9%b=?Irc<MbjK6ffQ
zm#iDv>$#eO7e1K4RfH79@n7Q&lz#eEuD=GH{41d3v3z8!-Z*PBkOC2y2L7}yo@HW^
z{9XG@aj@W(Dq5Tu1i60g8ND})8t-RqCI4n|8~VDX_EAkycxdPQuflyvjw#P|oI~QK
zg&Y0kw79-M;nyOh>5Smtci@IMCF8^TwiK4Y9M-m@pj+w%$2L4;ICS}9;r`fnj&S@@
zB>NDtc@tjJWdmvPShh{cD6_;*((HufS7bu1wihEh?TV3rTV<rq?ti0V|9?&i*R2i;
zJ*yBfy1A7igShfG{NLsM{tGrl`IJKAt1of7r`|U8h@K0E$C#@Bfqm0br`lLHU`DaR
z$Jv17=Z7I(X2|M7gwpocO=~^z{DLI!*&D+(w*Kq0K8ttsA#YwfMq8qj4oTka7EiZx
zm4Z*~(PKOxq9FmfpfSR@0o`XJHV1MNlFiRIRrygw8LwtHuk_~riu<{i2K^Q*gZR4s
z{Om{uhd6-L$Ud=P@(=3#Y&TD#_#8T2&tDNKAcZII=eNmWsn!|=SHeF(_S2J&86M5B
zXm(H1((t-I6uWx&;WGkR`ouiFQm8q7PQlJ7l)3g}R(%)mCn>~ZIfCz-<hzh%A4uLL
z$#=$Z+;EC`#<yzECgpH?ta$C!-*}d%xjtOk>}eTenR)Xc%5BOC(ObXGixQs^<5~7c
z7G(5sf3mwZ<c-l$gQlPkG`e%d+jD=PS4k?xm*d^X=GK*6{*$*BTtv(E**cBBtII>R
zubGB@=p(`hHy&eW#PRg_voIz$$<@jGTow<DnR|KfY9lQ(X@9q|y>+5tp(jDfB$#j7
zFPdJ9K3)`EUpQOYYxoC%EhqF@APC1!Z{F**yQKuIU8|oiT+qW@SgU(zs2esS97B}w
zzL)5|F3@9;q|7c?3>svXH||5N);7c8Y1J7$488)jeed5`E`VaPY@8)7!<3&Q`JaWz
zR=0c28|nm8wOD{<iJ>Y-{k&cZ1*99)##r~vMxY_kY10l4=niqa(!WqIBA~pHy<j-!
zQSn{o!?kvv-p5&fH~M~GPqxIxIW{wNBM?}>vG$Oxw5{X2@ru2w`_ElvX#kJ)3zwIr
zi^Mi)g4+T!NVRz1*DqrY7l%Sd^F?KcWv`Z(P0TPfm*gzP=%e`6l8AvJ8a$cWBbyxx
zyCdosj~^>!%0be!+2=!_Vx2TeZNlFt2>@eu-o|VTSEWZuRU=Lox<2svOB5K{iCQcf
z+=U6%|5Rp6OEM%$_4bl5NK$^{=4MGx`^vAb`5^>(z)aOIk0AV^Lc~O6z{HImM~l}K
z7k&0qir-1J_HQt^D`M^1&8(9(;zk)Yo)By;!u>qqluwW^v+aDuk4%ybT?>*_NI8lo
z*54Y5tces$uGHw4^h_sz^vr%3Y`k?(zlvgEfCPcs;_jQ)pUE$UrNYx`ryI=hR*+e%
zw+fetAsS={&~YIp9(&o`OD6dw8RVOWl=qjLsrr>6<^ApL-$H>mWd7PpJ8$3Cu`mUr
zdhmbrjkI%p#yPF0qBzrx*qPz4kPuRCi<|9EO)S)^D<7ozYixerp1@}ud3s#}9Ab*{
zz#&8!^%5upz3**W8?O;bztmiximADF919&LKB#(1cF0pYVai*+>TZOOm3*a*?sbPQ
z{8q+T*-})BP9_rze$`q$X@ISCGTT?~V+t8TWJGJ?Bkn!Cg)ed&)0tw<;?u@r;gaZ&
zb!>=*^aJL+Lrl4hwBLefV7Oy;beVlR(APgu4Xxjr-j)<QsiGiT@`A;wSv+$9J<N9I
zuM=8g<*I!7>Z-h}cbQ3V8vY6^-Z!=|dDItL^?;T^QY3s^{;C;D(O<NQaqOwu_9SL7
zR}XcTeX4aZrD;M{nCw+1KXS~)8miyG_90oB=3iE)R&AK6-+xc!H5IWHgYQ*(Bc6N=
z6>y3oN=Mtnu`RugR-A8_PNO1U5P%q-v?D}d$Bu6yufuujU)w4ei?;NyxMyE=Y%Yhl
z`7KAbi+JZxuvI8Ib&i^DguzL^TlsG=Q}dvc^f_wDPJxEIZ(4rsx0Xa)x|YJ%Z_Ui+
zaIV8<YgT$ZZ3ZXXN2kIrI0=I>bj(Zpc}#@9GD0FaZ358t-X|$Xx9d~euJhsY(Q*%N
z>;bGY&n{v1NY~=r`mVcgN!V_CXG?Sa8E03CqI<k3@-po+L2~E6xLU9gG{W220WD1X
zO>_pncPx%XzF#`<8I+rxG$nkTmy$tWQQX#@#i{+=eR@ioqM<2_X~vO(OtQ|CsK^sa
zICq`rNoK6-Q4u_q7^aI#YzGIJ=GvrbpT?v$38@oD`pemZJ(Sa@$s?AqeZ!Cn@)+v(
zp066&O7r6p_vhz}Z$5wpaqY?q6~Q>y7SbGHb<B2;ur@DT-x$|WZR3M$eIsaXOMO%N
zV5yul(0(d~5^b92^XEI=bY`dfnq@ik_fyC0;&NMJcc%121^m3S<r;rpzsXze7cD!;
zW}CQNztxodg?`=i$kYWVN6)$D`b$k86vP!Y)->ZS*?^eUrW|+Pe9ng3er^B3(Vz;=
z-U9!5p7Ha_T2scXYg!tLd1<i0$u0KLQ|iqa6zVR}6zMNh(&OeX(9k}`ZyQ5dth8D%
zctp-s`U`1?Wa)TcFVgbJfZ}E3*ce%Mm`>sAFJ&8SFkIx{DQuNuLUMK!m5P{PENDEf
zgj+`!M^_s6lp3!Mcn1Xi`wqR{m0EoY(;a4(sRtC~B2O<aBzdL^=^u4D7je}5jpHY=
zHi7RGGC%$|St66Kf2uL?RL=*l^y^abgP27trReawdQIcc+Q?7!jj^A?8TKOz064iX
zE0L?pfT}ffFWO_IL+;~gePbdtamhXh+$<KnM7^}Db`HJEQb5xbn3|HOlD_hOMmidQ
z>;)2bE_jH&Ht#yMY4I!NKd)b?SutpWqkmsBWWQnEdtHOojSHZxC_7DOZfO5z=M86D
zF%dtPgR*O!iviSv2Y^v84r1cI#+$Svm!L?N=I=UFQ{yqmEi+v3=}P99qcguc={7nz
zNyzS8Okw1Z8(Qw$)$_o%SdZZ#z@e(#G}+I-QI9KbzwA}<bBrS6hl0zhg7TreNy<A1
zbYXr88*;+%^}h5kbx*}CMt&n8TS@I2E?m3;k{A67Tdzq6OFiS!swyPlD-ihBLE2X#
zQG1PW(ibGwD}&bZ^yLMmi0+}P;wXTFR-qQqm9Eh4WqD~gzyt6RX)Iktj-mkne|uQ}
zoyiH<{Lcv;GOt1J|DMx_lyG&FNUzR#O_Q*rp4lqN(3p<ybJD0L;Kd4ZCb#8?ZU#-0
znZF!U&jSpyS8adKl@M}dBK?Ihn*D%Ic=jSgxvq8YSlqUJe}2=e&k;q>p_)-rM+S)f
zcQoh=zVbdBm5Fn&AaM@P*i&i&GPLfXt})Nr=Ip)cCkloisfzFK44MM@x+~VWqSiIf
zisKnGz$IJ}0+v8md*9-_f(C<0YdZCwx7|;@R^z0RK)1#Pp-KPu)BOJc@FY{p%mlJV
z=bHralpU@|zV}4Zf~`<Ne_q^pk_?FCOD!O~UJHZNK?v=p$OZ`;E`oJAzo0D%Cbjo5
zi-OUGn47LCBR@cc84$EV%r7K>oxMo@RaKKT-BVtKjVh!qrQ<;j^P!eT_i0)5rL<$4
zL6yd|Qh7GRseYJeJk>#~`z_>soC~=@ON$^Lp9w0`%n+2u<eI=^p~*IRMO<I~Rm;v4
ziT&pw`$IQF>-Pg#0|G&Ow!yf}JQ1H{7rRNlm;j#qikofE$V~tZv4g)hGIIY=`D~S1
z3n9CS7T0>?Q=mJ;;ejZ1+z1&amu)jzV|mSJKpDBR*U45qdD%9`Kk6)Sq^W<wQ*S!p
z&}qtd<Nv(?k$tz%69*X!q_-Q{%3}Jsd|GvA;<Uw`xV|z_OpIcQGISlXipExU`i02X
zG}mG}kbLFV(<#ufsvuf3lKTaHP_mc^>Bc8bBcl1&l#-u4gZzr*Tq_Q`meQ&~0oB=c
z4n4S%o*O%WfV!xQRWp^joPMLH{(=IZu8%XjNdzU0$yHBD%#*U8X9upEYrMln;O^NC
z`$jm|)z@lLrwLDAA5?cQ0(-iK`nQ{$o&%5hvhS*ST26~2D}1{2r|LB^Z;3TT?R%${
zgYt@Io6zJ}TP*eBF+`nK+<t|liI^xf+S+bFoa-bup8L-P(@B^_$6?nSw-YN!&R&L-
z*wf0{0)<PWPem^oLw}KTnf<w8h5Z80GRNMRE4Hn{i>7a7;%=<Mtort)8|GdxO;kHk
zoJU~me7sQjBOi82u{?Q@y`7h;UAJ1*n~=hGUO-9Vm(6b>e1<uT3Ab_Q&y+Z-9i5HS
zC+Vv>I%ma2uOhdkpq6Gr04m)`ZQsu!uLJZ;Ha$3Fq0fTWN5s9N*IAp?5oFIWhPfV)
z*qFKP%wDa6ZbLkkF#-O5+ph^>Cf5@aiYCEM)KjdYAI%)48Sa!nnb#%$EVEeXig5nj
zsoict4!v8(gyiea6u<a`K3NI)2<SuwFzU1{Ak!vYd1APkr<HWSj<z4^QG}oil)!wV
zpP5a#`b15#BIf@<An#JoR|e-{{AYcv+{o|3AtdiBo1DI$2~>X%;)^soG1=rmo->}M
zB0m};nX41O!&{@aT(`&>>%M+yiu|IFXAGTsO;68C>^&AITjLN~zgu)$RN)gY^|dv-
z$kLnmYqa4INnLy6g)^CDihPuTlVC*?xeLWk+@o#~#R2>(E={nc!uZzggF^Z=>AVCH
z1X`q7&p3A>KSd7_+`yohXc1WQ`P#GY+|@Yefc4FHuKaIPb61FJY2L@IK05qdeF>ou
zY+(@!EiR~8*XC1@sT0-7;6}p);UTUM=PTFBjJp%{nAEg%g+%YSDzTzyIIf*a=L#~Y
zX_ImCp5A}q`h5~Cn_}kke~Uvl`Fd2*7Glp3wMFQQT)9=C-cIVdcCi9`;<^<dx8336
z`+3laFn?QyE8CB4^4TX?3N?_2HqZj?@50AGSo!0}=_I^XEc{{cF*OBy-I3CaWE+uo
zK-7JdcUxEWpC|tzm8qtZU9+>C46I6hx7#9dp`u^O?yf%py-6=|c+CexMFyFbf#z|K
zQMYT)J>6v4Weisha4Z=Ij}E=fmx}J>Kbf0d+H}fO{Zrs1iiyFH=7k0heT{6in#tlh
zm;trW-zFa5;A&0MPZrY_v0qf-&0v4pibGMGmY{2LKk^Zn>4JX!^q&-!ve1#i#AH?~
z_1L7g;Ni?{d;RS7Q(fc)_S-)I>Rasf$l8rq{Ufs3RM=LQs<yk6m0)^R@->U*DEbea
z<9rTkAQg4_V^8ON$ET`8(M&u8dnARQOy#|iA*>)ywTxlnjrgpG&MROhzGksV-*N>)
zl4<&?Vio&Bxqd3QIfxbdDb=qGDBXr<;Y}`$axTN<OnDfObQ>b&4@+R8`=IcvsXVi8
zP629GRX@M(5|Rcs_CZUgtiP{mTtt8szRUN>p`-F^&*wIzCTBc!a~$SfX-A-r#PepW
z?_5u=6@EfpQTn52j4jg7+m6r6jm?&Io55L<cW@&l>KxNx&=B3oQgk3oE@W8D^e0wl
z`3I>2RO~03GCj<zlQgSndYUh9)h-dVMFMkrONx<eUY$%|YT9i@CF)Tnd5>p#hOI8u
z^8u_UI(AjonWHm@uiC<3^2fh4ZB&o7&?<QI1L5zBo*;a)`E_q;kkAv-SBui(T4^uX
zMTi>XWfXf=*sAju;mj_}X2Uo5w(_S^M^`gx4f21p^(mLF`iz)7$j`SF%Mku%sA-zH
zT5jHpAC}uiYiLnQ+hs@6OWP(G+cdF^C%EE0{jjXSH@@v;{$dSSVxwXH#ZVrC-tlKp
zXv^of%IJ-3X=XT@RX!P@8KlYQMopbjCtR}$B3d*%LlkS~Bi|lx;lGH^kp!C|WU=cE
z$~kDd48IBD8VdA7$`<w|2|!~`@TQy!1X*xGub$YGm{x<53khZTwK8elI>g-Eg%9-1
zck!tq>e%dEN%&<mualFYG)a=Q%&r<KuB`~_YhVoCdit%qHJMMeetm08M{Cy<oL`6s
zA~dtCx=Sm}J;wjp#IKAarVKq>^vO?q&f{PMg7wDHXzuex;D|fETI}*`Ho6o<ay#C>
zeGx1&E{(gLa?3`NXs*G;Su1W^skZqW$iDKk<bp$a$r!El#|vWP(ie>(Xc!fe=<`)q
zY#BTA*4&4@<)#Bg-y0iJDvk|81to2rIevs|OuJ6Lbm0)k^scI^@GMvN+uZ4xvzXni
zt@8o$)Vr34BCj`sHlAzJgM%NF<fSxE*BbJCZVb+_)~c)Q)BSyoX>|tdrcGK&hrU|5
zvfO#I7&`(RU(*LyuQwgst>4dj&1fRb&Y$Z=kK7eII-3cWeKPc>Ep&S1!ITBG{Tf@=
zVarl+!Uu*@n4F#xay>KlqS+;$rOT@;LyS2Lvs%C$Yif3fHEp`AMNZ-U4X?6xL#l!;
zDRdb~5y%*xWi}kOGZs-)-<14Al|@`wtqM)ahAO<(&w#F>F=`Di5QUMTNXFc)i=^$C
zvlKzrXYQXQ%~y|{5%>Q9=*J%w%Me;VIojb5AI_*!N(TNQV=}Uc6^Tb&ieA_xK1N2>
z1oSu$b)z$h5FGf%wQ;s=cq|CP*Nm6e8dh5=qyBd4{T?I<UKHuqnC^Y0gKVgy+<w$Q
zdkW9?=gaG32Ox;~o<bOf%<mFOG95`rgadlBbzE0WrX?wg!?s2^<P_R*!HGp{i1!T*
zO$MePg83nDU$?#BRtt+G^u72<9e#4(u&{TBZARDy3)%pkaCb8FV68sh2Yq2Y`?nb{
zzJJV_Tf4xy6$Qurm1X?;ixyw`H{Fe-B>=#{s|)APWEHy;<LT3Jkq9ULE|$Xc?iK`$
z7O1Gan$EbF*zY4AL$>R$n`hto?(|~S?wM=e0?c(ZH)(h<9An!O3v?rzwT|!-xk7S&
zI>>*|9Ke@m_s+0ON;RgCNt787hKqN$cD7Ng6v4_gPW|8kd1r+6ZBS2?5wZ`6BnhmO
z)u*1xL*2J_PREmR>A)eN3bCY@&*v_K1=Zwk$`scE;<Q`(l5gARJs$>_H5*dhiSh^O
zi3Ljom80T#dnN&kC~tAu%#7y*97PYgYJCE?_3Etd(x-Rd{h*e3qcT|Jx*{30bYdL#
zHTbw8K=i2rl+l4<f}qzAAMVQy0+!PtAv)p?s@3VzD9$uH+YFpt3&<TE{l1R;;K?KC
z6l?tzLf<!K>>R@T-IG+8%W`@YWHdZ?!!DCS&DWGV+QS4E-haX4ua?t04@Z3(_{zo3
zf9vS5+md={FnZx6&yFuVj%!N|jkbI!fmwl{$>;02s1Q`NZF5&+A2s7uzp#EkB2#UW
z6XE_F#~{V|hb^`+^%u}ZGzXU*x$uHLfpzuSVp($P3G$9EC~j;+c)x|2-Yn5jWMi@B
zymDPz-*X=HI2!+kv}uHQ?b`2OAX#7r6MRmo26!vmqzp0wf24>QTIciU>#5%&(w_?|
zj1{lFrYjwf)L|{Gyo_17j688lyiOt;9@TnNn@Q_RwISBa>>uca$6aKDA>+=E0z~!x
zCPn*c=}&Pmi+navnYeN($>S0&cBMXY_h3ik_VqY2(rFTFgeR&zmOt!6{3YiK+B#C<
zh+eYG`~03(bvC1hrlwR}4Afc0x7OW2tl`njs{;eFtdr>6+ls;i^(`2db(%_RmbnS5
zGy9fOZ7ZH<sy`Zh30aI{`y5?PpdY{kW`%f65Y^(wpCw!T#I3d|3X@Wt^UzuXq<)hT
zUYBiA;%{LN39xxJb|f1o?Fm)$eO)}<R7|U3d7=NO2d@bwl;bexYT^D-0^?Ee#Ny_Q
zzYJsD*{hF{*0bUf9?`s0#!JSAT$$E6euW<a(llK35`dvTh|gSMQxw}s4lz@>$M??!
zYWS;$D+$Cm$>H*pKFdi;d$ldrdF0LnD-ax?3;uargKr)$B4c+P|AeDy{+MKbMRkkT
zQf?3ToHesJed>qV3|$Bmjk54c`o2p^RM~F!M+QQyeVw^K>~H$_@F<bkJd*2ey$Ll{
z7rdTakwEk~mTO{*Be-vgF-b@`^@aDpY}VFqRr<J{XxE?hU4M41)P%wNEYdV3dbNO!
z(|if^miTlD!<YbldhkvN8|(Z+9~pYMzg$4UzWse;MQKKcBd<vQvQ12B*kWBdpMNYp
zYa^y0-(30L7n_V8xWJb3rY1fxk|M21-x~|ee=`FRa(#C^MsN9s`yJq&Ie@vNA)rfh
zCP4HVwL1R<Np$lK6oWq}LtXjPkR^fsG)F-^2VuQexWFr5EpPYH)m?3$)~%Ujnct?;
z$yLTf#*81^ic!O;E3m>r^Eeb^ikLy#^86nFk(l;vKN7IjyGB+!^A}bevY?v;?Bc_t
zNWCs}N;Fg+-+eWLq$?!DTT7=bW3>g|M7=Ekj0AA~=N+0B*_EV0IyHm;+dMG8N9tI^
z@`bKnx5)U`l#0){C;tF|6~;*11@*n8=*fTn!~e4`OXQFZpgYIEOldUs_X@-YSyp_Q
zH17RLAE5ggt->ywdaC|iB0mSc#*DUH8c59Q3(pN4&Aux_pkj=ryYck8tX#gPO&!cp
z4)poE<}sBM_=4&x^mMyFJtwN3gY5jI$M*}SpA#_Y4%i@=*SM4N(kl%m2B0t5yc-5P
zdJ57*-}Nxs3-_Q5*b4A|KYb<i1&`bmuE-<p`?;CI_EnMI^dsS>3FAH6DqD{zL&}cf
z`Cem96bk`OXt*wN(j`SUcqY{AC?$*JpG#am*?70K3nqzz_5D8LwH?PqC}n(mg`tU(
z9X$WjC!e$-78|Lv+Z&#vYfiChj#7ovpEtT#B+9wBb&7hAVYZ@o{Ft0Fo`-Fz%V{>Z
z=$yv2c{^ik!p&0$>4W(as5U{=x@Z{%KAr0ZvmQzgM}-f96-9y-?|ur-zel5aS1q2%
z>7LEA&X2U^*E?UDU#{OT1(qHl*g&VdU#stemRkig%Akfz*CRR^wlglm6^+F6>9P4H
z;F}L7AW5$=l+RN&O2VIh{Xz*O?6>d2zg(5-O%MF$apWfBzW4Q;-A#)e3AL+#k~O-7
zJ`J`no?-%JcuKJWm<R$cT!b&eSr|Scfl$%`Dbj>Fl|G6+zN-sx&uX0g`>=7ryCyHK
z;oHj*7XD>3JVnnfF?C)xu%1|!NCRrBwOy99r%5b9skM|K^cP7#Th5txbi3kai{smS
z#*piU)-S#R6`c*NV)ZeyL}ot|+TSK%S~l9Ptp)8lj|z6B-I<+>K`_}&B&Wqdn06eF
z79>jMF?2MSZ-n2CX=?nObFlt7$9`1p@TWTo^Lwh&IyyaTcjzGcX(_*Q12i`Q(I`md
zj`o`)3$aqcDVj8;7@EB(WmHlHxd1N=fo*dUqV@e!0<oE{>~<|QHp*7-nL^J)KrJM6
zUw1JFVa`Z-`LEQO0g0|J{u1w|xIL021PQIo-7sj~FeDJgNcS#6F#S4(D$m^N+%SvO
zS~i}%fY8I-m(ZH#iB$?4(%4DUkd4q(jxBU=#~VL<Y3#Vs?th-~^ToE9GARke9r}+v
zZ-_JWMffpB$(Mva2I*lXn$XaFY5EnNhR>Bgaei3xm46>4V23e@k-(&B;Z%NfVe+EH
zSJ^nPo8xW=VOW@YbqoB_CYl-vLtvMTsUIpivKZna7&M`iQ6`*J^7m{>rxP)M&hU*^
z3~p^f>byIRBX`-8^7Z&agaki$5}!sNbWBOkx)+=-qg|1xfl{!Wy(IzKQlq>kSMIpC
zt++?Q$iF<}T;vdONy}LF_WGcqaT-13QTZviacjSCchMEkBCqbc(i6o}1ok9m^k5rt
z6@bhGHM{orI)}Dhbd6!V#<<32mxvS;^}u4ICg$ta*-RQi0nTc*vyO93?D}2@yrGA$
zUh?TQj0HN1-f^&BQrhZ$AK0y}i(`l-2EH9)kN9#L_(9d19z}QJzj)out7tu!0rcuq
zj*=q<;A`K2MsKKK0=sgKNjYFlZ~l=l7coJOXk|<*6Su@zNKG8o@x|)i%Gw<BTIeOJ
zTLmBR)W>;;h^$Jh#<mm3XMaR80d2wb^eDw`<!fLVM%|=<gn=+a`nak!-Zr)0c&cRQ
z(!n@$pm}t<O_p_$VNr3Kt)sPlju*L4D!*BNDL}V;qm#;KPy0+E&DK*W+!HklY8_ks
zDRpu=*N{|(#+W}76|ku(GC%^GAhh>APJ6dtWb>oY#6aeiI)77oX6k60o6^5IINj)C
zUjv25@V)du5qevB@ar>dnBgKifioVfdI+UyNB#<gbxWL*fHKoJv=2J(1o!#IamEHZ
zoDi)!*Xr?b)Re1>G=u52VJ==p3!g*T(kmNUMK_iq;Wi$o0IfWEcer9yUT14ZT^lml
zluxVvi}8@HN5nb*`vl6jYKM<yB-$FjaSHZJK2r=GHKAIQS1?8nSxwgIt$X1Rl?PQ6
zTA;10Y!XUT2hT#3oPfXt=04eDt!mZ2uW1QTMNg=`KF%We3Q!|VXr^*%7Ix{k(=qKY
zly9)6fT4WkKo=!H_^XFCgcqCjxTVYlT>F0Bmou+|FNu_W4VC5C|G<*up1?4W`s~wO
z!$Swvw%nY@$Oy=zCHctF3DK}v9@E4AoeARN+Re{7NVQ-q^Y6EWlj4o?v9HC<s+825
z4eev-3ND631X^*GbKf&76-k7qd*Pa~A?nC#(O4#)f_rSGZMI}!aJ=uHIO-Xr836{Y
zKW;%NM3yN{W7gwtGYm7K@)zfiQ(`9<9FcDE4-HeVX56RtD?9u^jZ?&$LSVk9#&b53
z#~N%ZS=r<y;qB}a_)n)t_kxnB%Pt&)b?{AV>|AexCW=tRH2iPmN?MH7m2~?y=_9id
z@^I2eFS&a15-n#FGM&>%v`c2p2`W_uhA<!f&By-ROE3gvjl&roEm#NY1*UDa`K=!b
zS9v_C{Qd`^5oz08o6V5q%n?dxg~wO1X9;+hoET#hTsx&lRK2nO79s?LR{FThceR<n
zoA9)JS0%lV$(!7#GxKO(cc>?5lp0xScNA#ou+wSaHU3K#iMor^YAh3WDG6PVnqLrL
zg9$RHPsq;-*tp3tWONrvOk}ZJQp?)eFNe@hK5}e6y#zBNvjN!DQgs(kY{3-lh|G<Y
zS9AsQ{<NDgw^I{@Db>^!d2XIKqK&yYpdfc;SVKhIZ_W(ow&oE2v=;B0ci3wE2i9sl
zbluqG3ID6B@F`V|prKiKgKT<Upv{r-Mya7iIbB_2A1?dhCE;UJGDi|O59vX+Qh^`Z
z!gKo|vcv4-CzGvw$$_adW0UA5p6ccLd$eWz^#@))cq1fw-ruX$HloU-prk&WJWFzY
zjKEUL-phE~`SfVQ)E!=Uwh+~TgC$B1QODmBp+^cO?UQ8O#Y3gqq6kCeXg4g;f!Uch
z(FZ|ki2JaHrqRF5Reasg?6Z%GBA^jU{E3lxkLy$WpX%NYdnC%AARdbWZtH5H>HD5X
zItN6Nyx^PrFF%#&;?{;~jz?w0lVnRb9!G~I&gF5WjnZ}W#fomL)@~j&*s`RwYr1Cg
z4UgGvBdsz<%=-*c)DG_!yHSBVmZYT~{{TqX?^9w^i}E34VrHoz5w29qx*F|2LEiM=
z9LqH*ST=69f<>cPC{ysV7FkP&fEzE6s6O)fqer<S#v)4!ge@C)xUvpcW^e*fE2nvJ
zI5{SU!d;r|8}df>@2%{=!$bHVI;gt;5Je%wLfQTkZSDV6`dZX6Q}(=Fesd~ZQMQ6#
zMzvq*VVHz)@CL;<)DTXU0xfRuzc8D<GT%T2EgpSSj6>}7QJeYyJIsGIBFSuIs_70~
zqZJjs1xrVAoV05)W})m=S?e^85X^i^Oar*iBN1}p+9MUpkjh)40qGf7QSXhf$=4{#
zEt8(Y)O9PX*shgDWs3Am<Sf~K@56$}le0=!_=L{Sa8(Z>y)N*V!Z20;&xxVd=%baw
zgCa+0Ihz3rW&}%+PTD#4<Kw^iN#ve2HG+|mJZ(@g&}N@o2!JEZgo2C2FFYO-%<erx
z!S0+z&H-Ck0sJi-PNbLQ>Vm7sMNnO(3#%9wXryd+f7Htgp-~Nz52rcFrMJi^#m;r#
z^m?zf_)^fSrhi1y=qFPQ&g-9fG)UC28rK_5SwG}Y_1*q3$NyxeGE3B>R~u(w2{pgi
z^x1(Mnh3Fo=O^fXi}9qVt2kJrm@PcRs;b+PFoNIj4ztiTM2!!^d$Vm;|NbgW{85t|
zuz@aan@*41Af2Ba@MnK76rL5fwv!Q7wQSy@9x65A%N3|u{fz1VL-`dRzs9OV5UeEO
zicCZ#vu_L(nY<jc)l8qOe?r@WlTwl78x|Nk&Uuv^tGNM4*%jQotGcvLuN%eny<v8u
z{TX&nN3;#8<f{V5L38{uq$(3se7l(;I5I|LNELxa`zp*HF0ooQE#9Wi3G!ZDJb^@_
zi6Z$5`J!UT6cT~^FAaK^NH>0@IK6lN`fVV5y9e{-0k+u?uJk9hujY%gXvpSX3&I#D
zI=AC1sDAD$D^N@dcln1#Z1KUo+gg6F3y`-z%KAGuoHY1Dre!v0t|A>7k>e-XMbwgK
z?`mKValBSW9jivx2^`DeA4Iv$m49K2W`_0?tZna)bNymmZ3i<Jl?;?kcoIb+pw^yH
zw+r?oR&J%~%Yt&j`4^4(6mIg`v$xF;-f`{!gS@v4itBs#e4Ajw-8D!cxVtCN5S-u|
z+}$M*AP`&w1PBn^AxPuU5ZqmYG;WQ%le>Tant5?f)yz5fo~gNW>%QQ{?%GYST6?X%
z)_R`r^ZCBoaJ1UEHu<$wFj`#M4$biT63*Bninc~Zn)(-HgN^#rCXlNAtH~#K<C%5n
zOvmW8d>EwqPi_=lR~&9@jhWOSn;#~^nDcG2?DJx@s;cC`1LGx0^PkqB)Q5&E(s8Bh
z%i`h|Xt`iDKoVB=8|%1uu1d{`dQzeR2|(<{d&BdKZ-e<})#hs9<F@p_QFTWWRZf`H
zLxvL&mPh0(N9~7aRxZmqaYqZ`+$`g?wKn9gWCLV+>YW<WyEekcIQoAo+MT;wUboSa
zAIBHLW!Ub593Tn}{~UL6;rzMV4FvXrfiH|`y6-J#pMqyODo!{r2lL|eDpTb+S;z_v
z2kG$(Ln)~axzD4PZhgyF6*i%G`^ve1a5mi@Im2LSoV__};N^Em49d~i1=0l^6<6bU
zXC&<jFmk;DCU=Qu96x#)suXAqJ-2L6#JJqDRNqAJ-6>q%S1?nqFN^y#**sP!0}x7*
zJ!-rvzPbrNF*z_fnCn&cq@R=R%Q4;1yDV>2BVW^PZ+#y%+;>JNtOf?`PGEI`1csIK
zpDV;lOyfxP?R~PbV21mYRnaWR4C}wY4l;?>CC@=1lITAE+Q6g&2Dj7_t-SJfnUcBs
z#EZ2=1H3#id4XLC5U}`{I6~c#9J@c`k$wK>Q~*uBO-5W!^%9)hDQvc0ahzRuU|}R%
zd&Et`ap9)QWSzZowmL#gn7JeSs_1mIyBm2tHL?3Skr+>p9;;D&$+z000*m*zpK)60
z0&IVu?e);$;j0K?3*GeDal<6H{2%ud9gIx7cl>uX(6DONQQkOeoLLSCMZ5ol)9;7g
zE{Q>Zi^qK+g8h-=(BVgI443IE<Vc4U7O%PSkN|P}pFYFAXodT@wiynSdf!tQ7v5qt
z=?NY!f*35UssEJbba%X}J41n#*yzJjoKcGT+}i{*G}AC+Y8VVfmgTr)5O4hFVE;45
z{6xbu6iCaDdoi{DqgH*U`1K!;u?to-NG244BYypf2mag%Pt*2JySJDGv&{|DlcZoy
zRaqoPYIMb6Uz6U+`lU9muMimHVR?h6Jzo(AKpXT6mU#D@D7C}d@C>9Wi6<Gj`f@dd
zW>`w7K!~5;FaiSeR_rIBEU$T&28Z8&U(9<${7t>Mfyy-d$2vuS-|a?jJp=-*T=Vpr
zRzwPf{joQJ%!_bA9=?oB+e9BT{)K(d4F$e|T{hthF9YH$ihz{@Polj<eS=<i@gB8z
zX#__XmYN6!i(IYoAA+aFSy6if$<u&%LYB(!Yf)uYC7$o({;sZQ_#g@o|8Kj&;o2I)
zyGT)tRe5n4)as|_(&fv5dGU+xZa;(kWY^;T4wfJeS-C$CORhG1h{&WaL=m*dJ1u`f
zWUmX$>}sp()>rXXeY|E+9*7E3xtEq}x6)EFwiM_*eiKRek5n$X(O}r6bpWzQXMDRk
zK@D4nbA#78#S|v#6S=Tawiq4EKs8Nkq+O!fmG0|kz1)??5jmwzp@Cj}=hOq&zWKTZ
zAZ`Z~T~+0pm))9l2Qt>4J{KYPG`R7H8sO0`zm5%@?I1|S?2<;!Np>CeQz`bfx5WgC
zNr<8ip?}sBw`AF0p&|&n7=%c5?N7`|kWKvs{dyEGv^Dn5xu(#qY+GsdK9p*$Nd^?8
zgXQ{Ru|Q!CV^O|6@=8TM4(3@TUVrX~uClCZo1=RIisKt0EUL8bReXL@Pb?#d)IE6d
z7(%g0u4s`s7zSp>=Z_5)#iaX@k8cno*oSd#<lZeZWv>B0U4|zz7G(;4GkqbYIgA#o
z^*xU`pg92<Yho>KS8n1m3;WMey)s9?N~72Eq`pA`OaDw5h(PNSig6pH08P4iKT%)K
z`Ue5W)zOyHjZ55Z2!RiXdi@0fOHU_s#M$5uD8q)XJ)?x@`#Trg-Uv3<R%ka&@=Xn_
z5D{7=-=gnyQ2bGSN_4G+bJzQ2H*-VNX-?jKLBIr0JD4H>R0r1+{rjM=e9>4eyUL9<
z5etUHY}3*lmI~x@Y<Jiy(hNU5D(w`NgQ_K`?>_=FX!>6%st#t8E|Nrn!h!?sGuyhz
zBhP62Q4!M3gxnAD^&<%De_Zx25A73fy*GqC9p7WUzoxS8)qhG-ig1Kb5lz7a9W2;*
za|hMZ*|XhabV_{6yEP8T<C04kjQed%_rpIR8X7$1;WK~)_HN#cBO>d`@BYAN`5{3v
z>kKeD>^c}`D>!l#t&{%nJqcI3jfG)f`&yVanV*N`3o!{1g25$<n(Ak9DTR=(nE?B8
zRmN6%0>#>3GIE$vGZs0xdAo_!jMN(OxMV9s-w19mvKz);IJ=XhKFz_@9CXCa^GU?N
zB!)*09ZbjUMKSMch+T}4z*=zz{<=MT%(rxav1wXnTPv12%_n0scEvKZpV%yaX(@(D
z-CXFn-mZOOH0>#ge?Xj8SyVS@j~pAS-^bu#!SPU-_&v-D^a52ZwD09LinCp#*F;b1
zH2jUJ_&S%tU_0^KR~q0{O570;6REf`k`C7T-Nxxne1I&Ved$({oz87*opsjdOIkqj
z)Gc5p=2vp^M9`t(79O*2pSe5$YW)<IHO3aNr&OU>J&JUKv%0u;>`by#_4cpp097n2
zh8$xI@h=8>1-Mtqi?IAAajiItp2UWnO&WAKST9qLBqLPT(bR?R%?kyJ<5V1WwXEoz
z^vCgUi3uvIKkWn??!9u{{ry>b?Hvh}*<vTv<rE}8myv_R`LKxL23a(3r!F7T<rq@u
zri8Nk+(R^9*aAlvY+GV-t+7mJbG%>8sd_~rhC@kwF?#2eKSC6Q_Q8s@2i{Lk76F2_
zIS+I|F|@hOmAIRE5RW7*^5qNC_@ag1h|hDIu-Zqx+}q?H{qq(5dJzv1!jMfx{9i$h
zhDY6e-?!-&$EhW*bsH^FCv0-zm-~%-7><5GX8i6PK79zlcC|z97xg@8u!q@58pnMZ
zRHg>MT~IA2;80Tf>DX^_LiSrKcb?3<=Wa3zRLL2k;T+DKFoe!!(<a!uG@@5$^C554
z0VL?<zDVKCl2x4i@#4nZj)J)xW~@_h9uj5Di+&-{kE;?-C^l?(gJ_<QN`(STehEWZ
zcD8!aG?lhDjfIMoi)}fa$`>_;)rjxD@kWnx3KrVYXq2`J)Z}BkQKLn{k5As$M;n|z
z^}=GE67!62jd!M=K7w9ZUQ{7+tZ}!!G0gs2=qFL`?TD%1D3O;+03$$d%bc{}A!6_~
z?ZWJQ;Tk%fAZxZSLD4}?7jJZiQi}DQi(I#8P*|AT5YFJG?Oxv&qx;QR@gqVfCBXLl
zAB>fPJ4n!6L9c;%$m!#mkAHs$UE>VIw1jSd0%inntRz=(KoqIaAjBXq5)}Dd9{>Hv
zE?+i7Y&~#3z17hW8Ce`?n;~bl#|Xxg$CqFA_~mQ&<<RhPd?%nFCdAD@>wh#50jE>a
z2|j~TCy!4!iqprIq)7$_@*Cb{z#$$j*QpI!eM@sHcmLmBaHx`J0^(-(?2?MVCLvgF
z!OdPG`MRS{NqmYiGGc!|d==wHJq{6RkfjOtgXNd_<o8~CXQ-500`VZyFsH)ce8`JM
zn&n{1$`Ch`ZDilA&_tuE$b4NJuOtIo7hhZju{6xqKXnW-Mq|3k!}zY#Q<c)T&d%&T
z4cDi=?A?*CJ*0}{K+IP3rJaaOzYrnJ`!_*pS5I8Pa5I^|I)9z_zlS&v`d{%o|H=c+
zX8bED#NU*z-$WA!7y-VAj6awHeEH3P`11eegOcjUH-5ZzY=1!k`OnPHHWEldgDew3
z4LbBWKB*PH7Wi+knS;<JB6uZlhE_Myc7ST4N)_5lmeEQU4RRn~R$wYC>+O=7T4(sa
zw%+xX7v8(6X23R87Ww-FNa09tktTxesxjSReP)vzWN_4CIr>xhc|U`HWxBytihM>V
zDZtF%q66|(KBq^A{9zQicQiY>%;;6zkRXb+O@0DPxYQ6AA}>wa>r~rpW!27p1>zfH
zvNYWbM^BVFCr&5E*K?cUdTJ?T%iKGZ=A>jo^wq0?=wgKrfBG1@`{c(ruAkTD--kC|
z)w`i}S`@!&3(<wy>sC8LE}ZSsUir`ov>7rp1PzP%lkaix3td8^8n{;(w~|%!7=#<^
zQ`b;0?wezE>HdQ17pO162EKnm$w9>%_>+Q5k5f-Uh!Zx|tY-psr^i||)eL99E7!p8
zM2*qK5vZWk8pcjFH;Fwe+Z-HEzFE(4<Yg=sDizmtUyY3&;W@`?RLE*`u%v){_FbOD
zMdMZ7KmYay&<<2iJ*n#C)m`EonH-h`t<yf>TxT1MK4AX^F`ZDgdSBeQ{<s;nhG(On
zR#kptJT70)!oEH?^i5t~kY$Ju4o<aXI0XR=-k*7GtKH;Q$v<y5`?}vxA9<{BU`Y%p
z5`B4r3`08ZLFylcBqxrm*yAWc+or9fdonyz%Zq$`>-(&Nh;9>}GOUy2mDor}UCc!T
z#@8u-QQayp0*c+Bu|;HPb?bTa;WwSw08B4OxoP%<fH#HN*x=Qss?EM@0nz*!e*aa1
zPbr!*sTrax2+-uVX!RX}IG&!LoofW63T{y7#V>XP#rsLgnFE_@s<fW_Bp-}!HHlnb
zzWcsn_V3vf6^&*qN>w%6J_O%l&8?pCb(7GOM8*-u9Z||Z6+4_UhOI?1J&(;DKhMcn
z#0v-q47#DM1;0W>+&0`wovl8AUOnrFPTybDEU6okFF>OnO*e!*vEFKi48QkrWdB*y
zkvidQqpgz|qf{7qK?v&kOj7*1{+R-<qaXj(Qt@ta2mbs1K-G5vG<C<z!`dJ;s8+Dq
zVapyQnRfNjk4l+n{r>Wv&jgni&(4_98OxxeVX^Yi@9MNZ<m^vCfi2Q1hd`4flqF4S
zVW3}cU3*q?-3kUSU({Qy_oHfg$6meF1`Dxu89A4WZ9VvLHO>cyHD&>Vp4I&u(J%GT
z6ew}p!Ofl@BhiL2=jl%3CY7{7S0L6z)$^bqCnrQSlQb{tE-}*HXNxr*qv5S2voKH+
zbjkU3>el-(&Fh(J^5;Yqor|-_cAbG9otqFx8P^}sdKXKli!$D<$^F$cR1*gb%#Y_5
z-txR=PKt$v<9M~%lK|ywEp>E#n-dR|XO(ky@OKrVVf;|U&#J=NWM@hl-re&2MjF2S
ztl=5Dj`UzXrXT6)AH$+ft@>u2WhlI5Z1zN{gJs>Q5n7uF;ETqU?yl}tOKsjdBmG?T
zO0B6v!t1ykuuukzt(po+;$DBx&831&r8DE)Vp#xVMn8Fl#+HA9nd}>*tBTJ1QI1Qu
zQ3<<Voaze%z?2(gr^%Z8h+G2!^6rLYTTZXJd=H<tBn2k0Hp@P}yke?05@qsKlL_Ho
z$o)-khE;fg41en<erI-z_#W?wO0m9=QS>}t)GBd>9@;iR*x-ER>Z@~cm8gp+B8X52
zn?1Lzvps*!v;*?;xnZsRmrwb~xN>i|u7)|p50cJ+O>{gd936&n>J;XEtvKoXsdRav
zmr!RUM$w@EmEnL<E!my)n1YzvP2&|DL+i<F;d+tv+wCXLuYrT!&g(1WSm+x}C^sqw
z{E#Fj`Ve?NRsuF9eg!JhOrTKBFCAsDPWzd3Bl@ejX|Vq<qGr*d#n`RHKEo7JDzq)X
z7c&QY)sm+-QC8C(WDD?&AERX^BPYlO>Mdf898<O3c&z7lnKEC+5ww|d`HR;mN<-~h
zjElWpy(|9=C9MMTdic9!T9<^FA9DHVD5y$5k`%mVt5$)P?U*&ok*MEi=|f9vYkao|
z<+=1HcbXi3ZxUE-{UCDJ5q*M|_>JJH_G-9iw7ALdMXzcb%ecOsSq|Lg#<3C|N#Vg=
zDizhaq(9Jq#BCuG4g4k5Jka)A{t}q7cZuPncuQ+~qXOT#o@n!xm00ps85D!x8FdLj
z6A^b%%v`>7*lv!jtT?m|(+V+omGthNSe3#sLQLspE~2<`)P)K5?HtB94IE#Af9Td<
zJr2W&?p#B*a<s?taS~6=vatm9_L{1-VRrQ^J{+ul_Ri7Pim#@^h^UD~$%-@OPRZDK
zqCL>@?mE}*XbV`b;5e%7oL$iA`x@A!;nz4e2cl_pV7#k2{*ExOpM)JEJE@#E<O8_s
zG)6g88Q-!0Tz~VKC<gBl0$IENM6X8!a8qil{7Rqr9+8x)ct;Rdm$fH*#?o5A*eC%?
zN@O3Rg$IIySkeS>E8xZuy7q=&A%LPlp&BiyesM(!W*3$$-Wc5JU{32j>RVM^Xxl<v
zw_&8(y9z7_jrr}f>Xi_jx&_s5iKbC}PnYGicej1Zn7hS%;*7&jPAO1a{qpQdSr;12
z%Qt+L&OP&Lx9-n)?HpH?9i!&ao_C2az5gKAVkU`hZPb{ZJ`&u{_h~2D8Ph-Tr=(O|
zpH)Ev@&pr<bYqm4%T9erHwlY5v|M}LZTv=w1_M|ixVISZn(YC3PV^Ephjr5VwSB5B
zIX|0pVy4ZwY4DMn&(64NxbqRa@lCHYo;0OEi|9&NY`B71!%xZ_Jv3t!?lC+2#QJ*z
z)RC&Vsi-x+h@H7-ioN-k=bF;N?e5*>j(A=&4lwN-dl#b!(t(JWU*cdQrf!OzmX<Rl
zfg1pZt$l-6SRj%);IuyS5&E6+X-{LhI{m`)nX2AEyA}CTwRvUISZ5RKJ?W!k>Edlv
z5PmeNgIRVLpFqp+PwVvW**iWieeTaZ|L8gfKYXTMftlPg$+gTJo42%P{4v^zo$TJt
zWy^UZ)aP~fV>3!oE9jv54r>oc^66(`0rqwOck$}~uiUTQ{*2RCF>AlN_Gnw#Gc?=z
z2pm+Bw5o!ZaGq$Wy#L*`Y|y&mWLCQM!#2$s_(J-W9&p9^`WNH~n4AZs0EwA@_ksG`
zTlGun^uM4E?Y|&Gr~r_CvU5eY)poSiNSFYeZ|MKgQwg0A9xOV4;Xk4?D4OyZ7B}9I
z?Pzai#om!ukg;HR5vT?g@LAL1n|-E%-)ARdr*Ej@JXKLit-f_O4RUVTSWlcdR#Py0
z_vLI*Xr~phg5>h2OgMEoHC`Prye&7HHfw9LFJ)g-6qHS@X$oa*Z4}zmoe|Ma`($~B
zM!mD~pcd)j%)GkX7iIK3VPMOh_gYFEM2XYaD#EPKzx}Kn`19%?Q)kg^?+qNhz0@51
zjYh!UplF|aUpo<|3mKh~vi5DeEkO0X3n?q5aFG^EPI%Kn82y`sT0|M#ZOqXybKDy<
z!Jl?L4aa_~KtW=3-Yg~XF$_c*FKrwP_|v)gt@s5J^IlRYKCr*0_++B~Jl$>tvz$-(
zb(d}i9%#dSf!e`q?0crz8HihdirwgLyKeLX<J(uaVd5<GmaOgsnJw}w5oW~n&`t?F
zh*wg7H#uWUmz-?&+;8RrsUgiHOT#!cnpp5pAC(JPMP{=z<5o{|Tk@XNG`v4|4pFUI
zitH^=M9Of~ILNHJLU~bZ@b)S?AJ&I=b4lVFL%Ns}l+%?)V`O48zBfNjQ-ByP(iL@H
ztGJyiL3bd{yN1bXhYT*U%;88!3-I8uvt|MpJ*A_edFeRCjFzAaeD$i<BzL#wmPR8~
z3DO#MKG_C#E?2DBP6?}1V5t=oUwGZmLV>j9)UU4Hm$Siq#d<<$VtXw}-rkXYol35p
zvd(<>@u<ZYPuQ#kb>Kzts+iZM#**``Bl{i7!(Wj8>V?oC-#8xNvXNV6L%eA8+is9B
zO(1RFP3mJ7?(1!jIH|P~DIJWVU9mZ6sE6PLA7gz}mXp&~hJAT@idXqCTP*#Wd)P3p
z_~*(YX2jsMUI|J-{1f3RiD9oJK|NXT!&V7fgl)(l&8ffoCZDSt#v)J+3c?%Lhvbf~
z9l7f_CwDJi=lHsK%+}aD@~Xw$3Bdc2-+|q5O(=p%H%a*y)xntn@Fw*98BoyDkF+_j
z8;J9)g6*lmJvID&<@Szm{(`=QKQ+pogN8@?$*B7I|JZbp{+c`<9WCsuVF*JvJJD%v
zQKAe&s^!^@YZ`T&l$iviowCL2x1qDE_Xke_F;xHIlOWZ1?j9CCq<6*}<h##V+MQ`z
z!WfR04Y&27<E1G7$T^%mxOLVPb-b60_za~Va}c9&UsrbTfzeK`cg$8Xh2WW+3qV{(
zS?O?x>6H%Kk_1v$>a9sfJu-fDutlAAq*&*!EXqeWh?bW+7KGJ|>6s_U^B#V`IWQt3
zL<n75L8xa(JK}sD2Z!(Y9v>HIF2=J>@iu8OtV=t9{ITta+LYI;QQmGG9AG)&VEMdN
z3}Ma~b3TkFeO}bX-yLg;oZgn?=tcPYp^NC)L+z%C+WfR*Y{&qLXJ9+UcpSxkbmR!J
zmwz65EyXZmW4c7PV3^3j0u7?l;p-4Qt;|k$&WFV1Z|G)hYC#&l0k!*Y0|5#G$a2R#
zCT=t1a`8>OeqhemyXbslXkujEtywp?RZt*}yeEn9O?12Q@jjR9BmTf}w#X(wbsbX_
zEtEZP$)>SE>GR8~V@pVq;4YJ2Kdp<;rrqYu+!JBAONMoKIT_!B`39O3(=7h^uG+;R
zCkNZy8*4K|rc}5K!Xg@AS3(g{)?yu6)ka_LQ*1o-s(rS~37;P5<T{r=qna?w#3C!h
zBq6Jn;7<BN04m{!nkg)L^1|lkrg1SDOM6}oiaw7ruh$xE6oPD6;Z}BvBBGgtCB_BA
zJvB}*Q07ZE>_TTdbh6A6>-<T>IU=mN8HONrN%jwKBkh-8_J^|DOu1RwGl9^Jcw$>}
z<q`6hm-xpUq*<?Gx>;hwz9q<;Hr?O!v9?ZM#bf)ljGfN|qL^5xdFM2DLV|v`OkJ9k
zPKJ+br+#a5D}?MxL363tjo{4vY|+!ot0Lfp*!|&jH2Du)kT}}Z+m$e=B}#+NoHBME
zz4C{7Q?JJ}#wT=pBe~sfeMm#8qq{$2&(zX#zX(Hh$Pl^<7kAfg#-2^C?SXxuNmlSP
z33T__3gtiQcIxy~c%QPw!fl8_<kh>j<{7aEV0iOK=`Ez8ZMXaYd4;IBCiiWyw&s1I
zncoB8j%yFlm+<G;^Y!-rD`p#eoot6ib5&@b=w;95N+Shv^6X8Yxn7R3^hbFF0Uqfb
z4Xp-P1Zoo%GQ+mk?xl)Ofs-&jEypcPojlC7Psb_(H<#*51ESw9PZ|vO%lOL`<v9#_
zhLH#|BWjYk$PzIu%!SqGDX*#}ptlBgH^~Ay1p(qA6OG54IlpCe)c3|X2)S?2B~te5
z)g7Iv*nFLX>vcVVjC#@>4z`b!y@--aredX}BDqcSSZt*BM@vh}kBQkh??>h(C|B%s
z$OCEu#BTi^9FKcPmYgCVWR5<XJ72!)V#5)BXlMOnlVA2J*e2uHEgNmBs@^Jl*~g$;
zANgBO8$Gy%b4Q``F8S~bJL_B(WL9Z+?o)*&^EQ8R&%1#m-)zNj*q%W-&P`hw>GRdz
z_x*8w;JE;xhnOioRa_tY?uOJBu@<AJ)g19rxY1n#Lp5J4y{}X2<1ex?1i67ru^H{f
zpa_qpEbpG_{cG?0?PWlAzOU`=Z>GBmpbS%|SdN`xt@!FbK%Mdpp&BZgK*|O?Q%^=;
z{!iIL69ahP8_TGB0D;t)NU!^>Ex!dTU>21(q&#=;gND=#o}PSVzud1v9)X{avPBhY
z4l=~jJ8GzqxF?{fps>0{5l40Ye?jK*PaFSVkh;{X&35s=j~dNOV?MT3*Q-|_B4Iw5
zhcVP=>rB<hlEeG>R(DqHYL}phOj`!tq&F*fI->TQM>2P9<fpfO@Tqa5B=(yRgBU$T
zN7;^%4XV5@EGYV1Tof}prn2Y)%M>j3F#1sW`2g{v_a#&IB=}Na2J4FkGL(YjGgB~@
zPH=MbOMN<~70<RC!b)NLb1p`DXu#?1xA5!l!@ua9K2pSWTJzV*qKgziIX-bYEB*s^
zmmi+<q#;^V^tcwG{_1Lp%a){Ep-33_)A}261;X`mAml?gj3Y;X=258JF7>*lA!4zd
z9)C)1DfhS28eXJ|&n{x2^Q25{<8yt`Da`;y$Ld`9Gx}ZJ1b-$DuB{qe{~e%%sQvy+
zL4e2Fo=A)fwS>OVHKQ@^s#TJ7Uqs0mYjzQ%$tf#1X?!$on0q~6(sq$#S9mpaXw9>#
zFG|?6$*}X+Sz)UWY*%X5s&3laUQzFeox@7DIdSX4y9hC1+lzB~{KMcz?e=Y0Nsy_@
zZ5$Q;Xq&Lb1)4?jhd*B0Oe|Y(w;fhegtQX~`ej^=vIuoKG^QZUCjlnq`wofG28xP`
z5t+8wN<~Ipwf?^Laj1S?%|X@O0jc-IU+sNq(ssm0cXF?7x&|po9Nf5_c!z>Rgqeb!
zq9~<#f28%}E37MutEx^Tt}eq76^XqCsWl3oT_d{^wVu_q;$(h&7NTmwLjUAuE_i*N
zRrJT4T4$jecHnJzyn^ZP+Q<E4>$0CSFB*Bo(V$19^GtK`b#TG{O_H=V(bg0Uj^hAI
z+|ts*z)Y8HW!R;X_3-mw5&x!I(v3u7>CWJyWGO2VJXA`*TvArAKKxU#bg(+!86}+<
z`Z|)_M?*o2_~xj&>HN=cwjHd@fLeLU0}MyurN#O~F%z3-(b+cPPyWTy?l=h!m5U$i
z#>jcbWKxICslFmsI!uC@4KH*hUM(-1z|V|*mOAe-^zBH9BP~moQhzYG5$TvYZ9a5b
z9|w<m2cpgP)f9~iJ~D_<w`pjEZ-SK*nLvl8yNVay58WX`$N!9tl;GCZ6#n6-K#Hx#
ziF#3kfk!C!u`@qTogB9OLaTXVv}?8|Cf=YJrf+~NLpEXE%;gi8_|w==z8Y(H*KHQn
zUD6+9L_nHBck9gnV(?OaUK%H02;R9c`akbjp&(o_YsoN&V}`m3=PRAYM!^pv8x%hI
zs9Dp3$W20;n6RIS8LN3&Av+PmYM<&1twY6>H)!zx=)%q4PF2?XSB@||&nE6_A$<;j
z)`g9MfrwbFho;6h#-3Xs##z>LbE%EMyo-L`>fX5>4{1uU9<hZK3BzNP`8<>Offanb
zkKL11-@bz;YPp%apoMKpq{;_5Y%#=j86ihn-{ZsfG*Hw_+fjYLXK_oRJ<Ct#`Jim4
zC|t!i`t~qdys))1i8GlnePL`1*Mk0pI>p`qdWIx;;GDas-Ix&3-Ttppd9FY~$Oeo`
z9=9@KQl=k<dC?9e%hl^p+$DQsN+YAhij5B}Bgwy>hTk0~z32`>q<5c)vkhRX7~H^O
zuro39SJcajE&jeL2BaS_3ta?`;Uvi+Xk9`Cld>T@0+kz7AAQOk38bbx9tLUaqRwrd
zJy9D#^5-mNVc|+SD@pEgc`f4N$6K|L5Ymq!hw(5lQlI9BJ<75q@u8@4;5CEj_oFXo
z^8s*APW8(wDjGKryq@F_kN0&8=Zfg8>!+wXtQi<M>NPwKijI#I18-0WIqrmys}RG~
zo9Z(bt$0|8my^OAT)5BU`x^Fg!SB8cR)zUf`Eoq!mD`vx>P#OU9b;x&Df$*k$2M(J
zn;2fSLacohd#^Lbsw-_j!1lYfYT7f1>Y_|{eVH{;E!Yg8h6o0HYWbC2wb_k98!w&b
zR^LukI={mE>YoYp`s7xU0JH9v*|Np9rW=>4P_gxf|B*?zKt^h49{=dfMSJVgvS9_9
z(_|~)p@{iDTn0hb%uT4zwMLdQ*X?U~o3wigJR>!^-1ck%-hf6}%Rqv%K@w-QM8?4U
z<vivk%gcTjcP-8U#d1}kHkz7z((wxCaH`asfA;2&&WHszeLP;X75b2hSM`YSL2McG
zHb(4e9|SeRL)1uRPS`B&<6Bu~gbh!#su+ZSN-{#@SR?1foIM>k*j0Y-8lA3&nbs$o
ze>q5~gKT`$zA%^YU~OcmMvl|mrDAQ$`%2}6wr@_beiO;@D3g)UEa2_3s8rKky1>c~
z*<(TD4rjknMaAqE$5G=u^xSGav#QLENHI}uY;5B3O=sUp2M}X1zMtI3j%UrH$caXr
z(SUVEZ}zH^#eYS}u0gO)romN7?1T~h^I=%D_rYhDotl!{D0bPOlO7m~trjt&hA=xx
zD;*|DHoKYu1=3v?^?@$2jU&Ql4|(s|bmETJ9dly*h45^ON#*6Vo=~clsindW9*U8V
zl&3>d3zf-7qk5-(P>E9S(*66CC?Fzh-&fa9_#B`_<;}_vrkNOXr9~U}y-Tp9_+xW?
zsZYG-C%>Ebr#tbELF`{#2R#{A&LC<QNM*0--A03x6Y>+s4ef8O^+J0@uu{wIDHCPg
zGJD)M-6+>eyXa{{gcvmbc?C}8)!F2K<M?muIA2M{BJfBuG_@TG-NHs$SOublWp+}C
zGJ%Kh{?C#hr`B93YxV!rFP8la)1x1Sj}i7C@fG#vp9$N^{-g$Vr~`4UAU>KGl3OV@
zLD#E)LEu57D;LRsdrc@AM)Qs==V9CVO!2~0mQcGGS6!Cy{{+|T|6|+mA85K${uO6z
z{;$Ou|0^L_<5=9jg0fvih<fEq=q%HOhPm{1@eRp&1r7N@&8@Y}r?-d7-mg-H=pymr
zcD>M>7b+G8ckOB}QCiS<#r*S44l<BZ{VY4<bcB4e@^yFKcC(&@tH-#<wk6ILSabjM
zInkbhWQvN$WA!>?P9fR8^NUyz5ArpO{0sWT6Ysa@{OGzK%WK#+1^J}Wt=!U}yBs~Z
z86i)Jk8ZKGNqJ^$TO1(Ke0mHiG=>XYYY)u3c2h3e>4}xn1FnF-#W?&DI)kTLI3sj4
zmVi?tHAQl7s^74$Ez<&DY6eAY0Z37dqZr+QLY_t+boj`>;YiZcNFL+I*h5mICn9%)
zE22O^Y_y=Q;U4#V6}EvBA>hZ@A4!|@9-3kF`V}38|C^mS!`}?u@`<&*^EBLR?o-vb
zc!witJ2*%CCswSCy|BuU*W(;0vxwYzlnC+Ptmm4bu_#oMdUefu_=xT_CyB#g!Uq)z
zH>b5YV=nZBUD9zRbkOn7Gx65jDk^M6vYupJS-)g3#z3gQJbEk3k&<r!F}<r073=HW
z{z-6U7m|oT!M*K=U6p&4pLO{cpKCBQDkM%A`#<zkPTZPr&>W@n$7)<vaBv(QZAN5*
zicA>2Ym1W!r!g%vkpwmrD14Ak@2}d@T8e61i9>zqMoYk3E92|-UuWLo*IVhCx6qO<
zvY$uvO=-$}wvGZ_jT8E$@MRIhj)#?7Tbo*>8E_%7bD%r-o$o&r^MssY(izNSDAj+R
z!LoeIY((^b)6epgSY%9DB%yu8Kpe2p-HxT&T+T#1QgesDEPIx0p1ukK6pMmIilV4(
z!vf_WmFs;Jqy$~$)xHmcIOLz!BbzINa13tkc1=z*_OhAkpwMZHtZc$|$7%{$$zei-
zDCQ3wBrz3sB(8`FSO(P*_+1-bQ(wRE+rCl=D>tf`%M{z$CP{Y@<P=NjW)|2EbG{7%
zsy=Hf?Dh5e%S`suUXwK9m&<>!!+T|1hUO4RWk2|6{<8iy(z7%kSGpLUI^?*XquJg7
zNgE0fJpQ_{^_s&goIRV;Z+BXPOg@dAeP!|3m&0jM!5Tl(EbE#soz5k)8GCYU@&aY!
zGrN&b>fEBE5o`ex{=KYrnQ6rMp98-Q2w1cz6GP<WgiDUZbZp3v#jOF-taZZ|L(*!o
zVs<je+;6{+u?@B{vU)Bl=iVE`e7rbGdL6A9=khpIa-9iX>+Wg>A#P<7RxHv3)ZP3_
zwsZHe(6a8Lr33r}o(Rj-U9I};<<VNLPl<OwSwidANzl=dZuk%;<B4_qO}+WA!nRXp
zf5|u$$BOOZbLkEpnHBKjBCLFNqp(FK;s~%u&dNHlBgZbb4|2SAzear!Rb(0GOrc<9
zD-t6a*zTfGpeG&sboE@o0dXeWZ_zp-R@3cv7O%S-`EA8X8-X=a#=u1BwBXu>rC<-B
z&_#&L>TCn)p(&5)&OpYYxv?qJ{woUI(o6KtrZ~2bPqV`xKYM0S=en1qcPy<xJTVRT
zO?zFR>{tsgZNGow64@;2^X;wFz8-)7E9w09OBk1s%*aR&OIZn-mDMYm&k776H2&dR
zEGkb&rTw!5ZkyLHk=~SLhH@@?EAAv-hgdAt4FLLU+Rdz)BN_W~l3U`b`y~bFuNIQj
zdFY>;J-Vje_C<NMm^I#)amxu3mV<~tksHn|zv(;n%=>*>X~;!Nl)1NvrdbplG;pBB
z?c<?p!hu@7ebHHt;4L+mKU>@i$pK6xosVS18XAp12!U5>8s(0^P{sBg#<m3~X7d`=
zw9U!YRCbyBr3!+TzYh9Pix!2$Ho)m~V!lycLo%EAmOM>&3bUt-O%Uk3GaK90yQyqu
zBt$j6*pVcr?-pb^H-#>PpH-HV8*fVx3+ExMpU8Wi7#fn+w-QamUut;|(^Im9^e_(|
z_uzcc<pnar{?-IGA{lU7ccRkipvjS?LZsZ4ojYAxn$3ZJz9+?=#`9a2dF|TCD+9&o
zVtLr2fn3tgELlTc{hOp-u+Y7>{vV&fi|#a}eQJj0IMMGr*$QT@;b%Xr@!yDAd~B9v
z3&31src^^U$uk}=>86JP#EK8Brsl0Sq)k`UnsMA$v~y{xIm;$PP2(to;#oz_uE-6)
z?%(+&^}#Nc=Gh}I=z_T~gq<?u#D%JI-a;L9!1W#etmVW_G4hU8(-t+>w}$SaQrI)c
zhnK@-PABjCkv>{{VN+m2kV0hZNdS>CB%mmi`N=gF+ZmJ8pP>@Bc=ndToSGN2H7&g@
z?>ajV#)*PHv@1*W8I+ngrO<=EHHH->Y;Ar~)4e)m9eZRgSUm{BdVFK+%y2Jz9pkuY
z17R1CNfL8OS)8nUy^T4v9^7d&69)!SRfl_)bK==-YSf0?RE|t{HS7=&gc4R0;1{QC
zqjh!lt6|G3R@!;BXw|!kak`3~Y#SIzm02_;gvk74!2X=100Jq{z5vs#xAUA&uNOxg
z1$?l6T~fPZH+JpSFp8PR)!x%n#&NEY%$SDc0_SmUT5hgA_fSQKi#VlwJDcVoX4P+m
zRhfQS9DJ#q&X^_El`_a=i^v4}Y$q6b`4@CJ(-gPp%W3?<fp1%uM8b!R+mV5pHee}o
zsc~neKD<(#LJcxoiFtkY&BB~=V&JC&W@wqvp&Ymd30Iyrn_8Ub8Fnp+-=5Xg_&lGc
zVJ{m48Tx%4vP{F~-bx?Xb@6eNqC<bbjl|j&NxyP?L>cuu<pKsK48@L6Cq$)+AN=7p
zForD!nwsOV{8fM9$d{R=qTJ~#P>J3l?#`OGc~-&7NnE+?N;2tmxFxvJwb5eJ$oes<
zvu~^b({FC4mAaI_tT%ty5vf*SKHH%t(!aKZ)anu`_^}*OXKH=Q;ZfYyjw;1d=+8>C
zEot~L_ton#=rWEOH1<)s{5Ei(e%ix`RRiCADD*+*U9*eC#miLGJDpNds0OkJH3{^S
z2{`0@LtIGg^AFwS%!spWu5H|Gk;i=0s0&UCRqC%BSvrR><{Y^hC-V?j`b_38Ll)f}
z##o~eX?iw$$SHF8cc|mcWjwAzCHvCzy+%WmEvkk-X+m94n=<aK(U*Fw>-dsIc*v<N
zfh>FBNa|EC%V+qI4}--T&ynZ2mZdnncd_hn5p*!2E%>F<T3NAY{-T=!EvS?vN|*$v
zfjK|al{&_ht+=H&$8PbToHJnlU8!O4*-A}{9+qFq4xQ)Rd@TDOGmhsIH4ldVn$D{O
z%9AuZ*i7p~ZOo!?ex%YOQ@W}8_5THheJ%JDs+e<__QHPDh);ois3d7_yDlZcx<S;s
zq*wd4$y7bpSL!dwLD9>smMh=4w;@S}EAd4PwzmM5dkgsMRVjy<aM8-`$JgoRrA0q4
zgmsM=wA@}>8$^=JErXGL$JJxzo5O#bT878!w}^XtwO2!6<@Ua-#$SZrUxTYhOhd>R
zztQ!Rr&`hfL}ZvpD-3u)1;Nr>h~}lJ#)JiMXePW5DeDbCbnW*$ge*aS*$N6uI@H#l
z&r9003x!L7*#|byh}Ov^AjJj%?r?h1XZXFcrYtVBqpc+t@R2#=R>w!7z+^%fs99UP
zs;F%v<mM}T@9H$Hd^yVzJw6Is)ISm)8l{Hj-j)sPo`!vmaIE0eUp(_>;O^QPYD*ld
z`ouy3CEphSB04GA#pX^^408UNX!Nmq-&u~$xP)l|%zF@Eo242GBTCi-JgF{|P&DmZ
zzeEUQ{{hvIRnhlI@P6$x#yfkR>|SL9wV`G_XUkArpp~tQlV7o9_{G+QDadT5x<9S>
zCRR!7eL(!5KCkv`!?~l%mZV*q;+g9lJfBeI2_#8pJq*RHa!iA9ssSowxBIkSD*WL-
zeVnhdDKpatc(QD~bVWVbhd%{Wq>-`Zgev0Weg*wjEwJq%n;;(B)SXk=+p*NaTcU-H
z8NL`QI70Z`#YA<`Pd_Wyd=|Z4Rq}<!=q=()ZK6n8Q+JUz8<MiG+FfD^ZoX9&<&3$J
z-4Aw+?L|j{gXhppz;P78EK4pc@zOi$5eO&0Y_FVsF3mNHrTa6X=$9nZ$;xH4B<M`f
zCe&xQe<tyxL(myhfh_LgP%)rZVj`|$`vta}0c~~`Yx4Z-`k6;x-y-8B`^5{}-xSq{
zx9`yGi4VUq@D_g$f{k&p7;#^&=xnUaj@$?4TW^roTl_(Obg5Uw{eG1AUX*Gnk_!By
z?W9ayvswtA2aAVta>TB-uO!VHv{qTW8_1u99waEc=iYi<Uk?dyH4;RAj1i?La$pq_
z8W5MYxi#r&Ab(Ez<d*;`Uf{5*Z;f+l4wsLk#OHZ=lHh7=YrgK==4*;wS}<O?KS*3O
zrM#^-ikFq=Mn#GivCv<|rR?`QrLZ^G$LV=qAMoUyifZ<1kZY91$vQkd_7y(J;BE?F
z<Xgvy1M0Jlrdw^H@1RoA$+IyvXGQ5jwnVexS>?-%LxNyFeUF&9j-Q)}MnqpG0j`Qm
z!})JYf?A&#C*gh;U!u)~+cf#p_SNt<!F-?VIb{~h44Qhj>$p?}awoMz>4#Mhd@ula
zmLP{hX820BYUkLmzR5AqyNEedthjgu{QL|iiZcz?^(p<$E_>vE<OONdP*nj~RqL#K
zw!XGcy^kg5(+|;iA4;kjCh{v_OF#~DC*PBTk2s-i>g6V^R}<eQKgnm`P~=g4%3&+Q
zCmz^m;yVh#6UE0<*K<k7m(8>~EZ5eyHd;;al}na<{53M)HYiqVi~5q!q0+J?g^6k=
zNr8TN6K(PMP~Y?fqRjENK9PKYoT-#s1x{AjDI-Ph9P4mbr?C<##efJgF*87LoL+Vg
z4Dokx5rI<6(#0iNpA3hDa#dH%3L*xnf*5DVVg^V0ADZO-z5Z0x_l~0K6Z|hBKD&_5
zdf{QwpMEA%pyD)=X<)0!x@W|tY&Jt;Rr^F#!mhE5*|D+E=YAVR6eP*<RwRv)a!C>L
zA|q`_Z3RypcCEKEKZ-Iop8_njvAVZ>N2SY4k;mV;M}p_HhpQBk8Bucy5dfj+_R4AI
z!`pY6N`GRrJ!%wyJ!W5@gE?Y#rN)_aq(hq!8(q?(;wV@x=kVG~8{T1YG+UDdLT_eB
z0=;OaLDKaJm2N$oD@2L*$*?#=%8-Z_p9wVe_>AU@y%)Snde@3Cb;21{zv8c-)<w+%
zV54XF?9*SjOm<9Cyw}#`{-wu*TN~Pn^x4ls4QXzbkT3I&FH@OSsjY4HWV<Q2{*l3L
zNzn-*ospyKEr(Q}?*KhriwV+gTz~H(KHLje0pGV)nn9yvg)*X7PlX5jB^;ZzpG|_=
z{yL*Cz0&TUclD34-C}n2r$T*InoPTS<~#-%U|{2w(8ERMgn-CDf6KDkD}j1zjim15
zq-^j(aGJ+<5++OV7O|D**!?^y--ec8zVs({T2D5oGQD1!5@g~8Lbg`pDC6}-F0mgF
zg^qO+uRZ27MfFWcFzMfBJlmUK-Uj{!sh?M}pHNGk_PkIkD7jmvJe9uxAoj_=65hcL
zscW6&XMfu@v4obzcbEIt-Ay+(=_C=mR}C8#DcfC-n*Vg6b(-IEN`l6yw`9duLOFK3
zas;nUBjS&_g3hQ~EA|w68mVL$$Zw_k#4#_)K8Ox1HA>*fh(=jTPn$R$8kIJzdd#_P
zm=y~^kH3qt7B26dlq)b+xY}i880A&qmoZzjELblu#lL8QgPi}hD~)HDY=WkUME$2O
z%Z*la|J2)ii`Qc@y=3&%SXH`$v#hw*>Mg7Wyq!<e3W53i@I|AV)H7Sg^T3?wCB0wi
zFa&w{siB(wD@2n2ujVP$onsZCOeR(~aDE$D`c@@GdqaAnF@YFR|Ge?6m7}kfsrdyc
z6)2+puhuvG&tTgJEP&!8Enn1a{ANgUBYr1z4g8o?iSxYl7qoZB+EIo2Z?E&dp62g`
z@&Z*4mCtVi9hmc?W;Xsy#IJ2Jan7i#1JUvY{!xK3WN14ij(8d~OoJlb)UYvwM?Qw2
z^T5c+?2+p)DA8>9xtqND`3J`vc^mI*lW3rc*3*)wDnYkTG=Bm)|AKOJlmIZ1@L$m8
z)vUS(Z_4xVS<n;az4bHNIKYR^f8gu|RCv7mIk!xbkAW>^%!vQ>J9gSkHkPPf%-s`a
zph23B#2yS#K2^IMzJC|Gvh^D$s1W4-jMI8%65*lfUv$QijC>o5eDr-v!Cqk~<V^4+
zcqj?1GFzYF9c^eS_M!0CAQ`!|SZL^95c`vT)@;2b-U0b?Mu8X4{`AUHzXK6JZ8>gO
zfro8KDP!aNUN3wRRMLU6dy-(!ag^Ke-Znvh{<%c91O7)H5++Q;rf*>mi6IAcpM%1>
z@paWub)M2T{(|nwF2^4Ua-Jo@|F#1?HPujA|F_&hRJL#nhxI8`@E>u&J-U6F-m@6F
zUm#0(37QLyp|~cA%!shvKi3gR<ZNQSmXpzzAB)r4G>s{LlS3P`77A-^*%33zhbfE4
zm9FnO>KHU;k&LEo>wHeCssgjUsN<r6fhG_oYadMjFoOi3s|<1f3+ji9W^xi4NHg3}
zvrgrQ^Rpc<N+U=e2L)*?-d15y_?HBL`Ml<@lU{xY1x+C!IwV#b3MzTgMvY|es?Uh2
z7RYW;$p4%?zJWl>nmKovmx}^oJobKO`(6HgSuZSRS~19W9r$W$>>CJoIqOw$R%;5i
z_wvoLpEmS=K_BZGGXV;?aoNeD8J!+-i!*~-vCW59!Mff!+?@m#Das>+o_(V8LGtjb
zm^hvaE^x_DY%RW35)oFw=cGZK49R9IMDpZ`^WU~av`cBx-Pp&;{KEDNg+@@+WZm}W
z(+Ho>);eKMyOAu&4f^lq(`At5E%Z736EO3Ub^&kcd9DAaH(im0om`1##`+EGH8-~8
zD9s?3DI=la?#<0zxD{q5SeefMs_JMO#|j$g-wb-d1P(Jr4=nbsytx(Qcy`Hq_jW6K
zU4%C{?#_<n@3#p&rWvG?5NNUP_8039a?YTSAwWgeA$!qZ(7p$e(p%5V+2hL#k_bL1
znyPsde%ids<nd8=Z_J!m&iV(!)SDLXFJdo~Ug?=;BZL&Vk?Bg$H_>IDt!q6p7O|FC
zI$90j%1Kk(RGnWa*R@S&^zFa|>Sz&hNey4Tr1TFqDt#YEP4K~1p?>PTF}pR|Yc@tS
zdYo|S_tdh1k00|l%dC?^EgB88qH*61i+3c%FiNfTFE-ToYLwYgyd(_wItjNhMn{Z|
zfR@*LkHXHjSQ$Uf%>4@!$jC%OKg(phz3d{I36N8`Vh4BsGCmOT4zE9A*HMGC&Tzb<
zactE@c=5{NFy0lW!rKNC;rFV@77T;y-|Uywo3p1Z1zuHDui7tuDo$M3-!-m@^*9n$
zIc=|%`dL{);zk>*u=$d1&GSelTKf!hdKgJ@JuRCpo!&@JW-v4~aeK?GX%$`H$meVS
z{d@#{Yi*WF3UbF2y*3V_A?QwK@B(3gw)SksnrN(_a8aeXOxb<Y8AqCZJQFkZtG=p0
zPiSlbK#TY_wg&(1@G*+`1KF6Gr}$R#N%?FgXJgRZVD|LDRSBoq2UqlAXUFw@GuIT4
zj+AflW^@%{jR0g;=!$Vlj3lUJ@d(X>1GBa}<o)Mob=EQY-MQ)jy6Gy9obV3nnhsgT
z@0FijlGs9%<h$R{#^4RS{`E}VO$6<QM%EbgB)+RITE~+K&NTBw-_o^2GZX&-P-W`v
z%XZWso!zP-_diC*+Nqm2F`fhsPgTQmbiN!ZRCl?%ef9*~s7PJHS++7#OV<@NHoO0E
zvFvb=Wy^2~VbWp~*`Sp_xz*NRw11{MyCm<OQD4~8_w4x%gKgk*=rz<^cI^FbaGyCv
z_J;JG5gGalXSEtFl(UbpE^#&*DSG;^<)9cY4=oj>TEdP$DR6CNlm+Ni`PiM$%bnhY
z)N^s*D<)ILjwg~kE@B8CcMcBFgn5w6r?z}5UtV4Ac69i@$~J~a!i30h3LH_H)(!3+
zWjC_GdXZ#&20n|wM+Y=G<O2p-xWtMy5oV~H;V)AB>f#v+7LQzNMH$WnqsRywQu5!>
zGX^ekQm?{GS5K2}bDo1UIG<4z|AP8TnJdCM9~nA;*Ue8WU~LUf`U^TMlU!#!lYBzt
zGkL^J1C$dQ>QZF-Y4MNXBKVv@n&0cx1Y;Tw(Hh@ZG4ECJ8jsJ>4pmW$_2+;$R$33R
z)?!Wuo${DG^J_w41(tNCt!mmeCf=iX{lJwT_z0GHiA1Arm~(9sbNClDMWEl<@xX-p
zr(RlOCbatd(~r0>E-%O3rKraLqc&*=hLsr{=*w2+Te)NXMnR-a5uaI0OmKU7g;G87
z0@&UtZUo(<*g$W|fGq-f{xiM_!C%k>uPnd{7!10dWh4Ya|7}l{{QKrB$b$YeJ%jNV
zgvJTvr}oJ5{({ylppSO(w+aEk*;;Cp<Sz)35!jb#epCD3*&;G(&a;z94;-vjJI6ws
zqb=ILrDoC)c{SJVn6(7gL}Mn;vryeL?80I!@9t-!8BC3^$YTf0O5z<dX1%!S&iy^s
znGT@S28HK>R^tDH<O&0pimUi3RB{fI|AJ(Q#tm>w737w($Be!yQppusvby;?7ml~`
zv%9NKL&ODDTYj+b<i3i6(emhqSuxyWzS){Av~LM4cNG)hjilyuKsDU-quDSF;Sn0(
z@AJu#4Ss&L*NA(YhatM}OyA<jWBUq+&9$43=8c}>k7HrbCUU$Q%Xs&b$QZ?KWhEp_
zR1J7gZo?16%tx<v66uHBT@XYWo`$Mm!a9;YL?Sq(C-wsM<pO1NK*IUMe>va$e|kRl
z-|dlE?P>x^g9d7V?T=}!4gkj^AuQnY{H87|51c7}z5xDEhUsJp23gDGKG*S5A|sYE
z{i^yPT@&3y9(9|2K8ycmEz)5vmCImQ+d58<ce2Zi1w|lSe6Yua=*phe1o1YcPp_+^
zb=rw8WRagok)F?~{EM0j+NMyS|Ga_COUM_z5ZoXZQ0jmCv44K>MHK7jGn1YOk9a(e
z$O7BZ3Ru6>yp9#cmv{BC2DTi&T>wA80zrk_%}Z8}!#S1Z@MN!=EqTN0*C^iC?w17C
zi#eY6Nps&Np@y7jKiqsf#XL&*RintaQh6l4u6q#h$s7}W^1=O-kocUim;Z`8dn<Gi
za^G&UZMCXd`B-sP#yYrjn_m6YfJhR~J~e1+pBc<}%R`DSpi;nr^vO*{72@{He7o-r
zSmo`Jn=LLU3^I;Pp%LNGbALuTS*Ohw?qhxL!*WHHPi(Kq(KDCEMmv&2dE5O!as5Tv
zm?9lHHX>A|O<TE3y*b%NT*yM0I^~3#vnKh&#GIqp*H%a(r=#lys>c>iKumm(PM>$_
z_4W^AUX|%2OJ8igLAb(IHLz>3uEraz^1)&|VZvXv<)HwJ9W$etGf9;9Q>QGYTdrz-
zVQAI6&klD^5hD_DH>!B@es0H+ne-&}bYz)(UU-IkV59g^Z^E&`>pJ!+0N7<id6QyA
zxI<A~0eLn98_!6NQB7PGYk$;JYm557&j^I!+ff?T)Zrd4_~`2&@0ZJB(%DU@KlTTh
z8Y0a6B$}4nXRte~ZQ;VKC<Xwkq3=p+`_2Y(6T7rgoA^h4)Rz?6(z*pPb@h99_2h%L
z3!BXZHlNeCb@p^%pGExsI}v(Qj321)pos-`XS_7enTO?dRlMCM=iIle&)wX>ZmnYo
zh<5MU1Fml&ROm1nG_*3?5vl9;kQR~cXZpXOf!dsFylG%XX&^76b0(23x-C|W>w7eo
zrF8Fii+6%oRefdgMe@8ZPb2Y4^8;Uh+V9BbDXZrEVU}_#J!o^Cpd#ESE~0Hj^uAq|
z2<cMgU@&fATkOMzI2GUentcwsy><sp^B+s9(TwU;62RLSEUrLZR3A8LTIo|+eMmR!
z@$e*U0?xRe+aPG6rB8Xw%8EGb1q%H!W6a*(5l8V!P+s~ew<I-6IIE$uCHVhh@2jHX
zXxlBDgkV7e2?U3rfyNzzgb+NqI|Ks3-5~^myQFcN;7$i^9D=(w65QRbaWeJ&=bV}K
zf9H&zi@BJ&=mlM?S5sB2df(^Sdp~=h$$0irQ-XGV!P4)?%Uo>vz~I;I@4wMqu=SJ>
zc+x>-c^$i^qQ`xWmYQ!D`&as-Sh1#+#$CM^)cXpJth5|+RrMEyh<>Nc{-7ydOPJ$L
zGs)84Np-etP%J6`y%UtnWcj>Jm1BRf|EZK7iRnawR$=kYhBbVsxlvDnDD89YKAXDi
z@{qkW;=Fr|Cqj1Ro2-3h=(<fUsMiKsKWy1TR*g7k)zh9>OH*lTnfxHNsaNn$DKSqC
zMdR)A+A&OULRbYasD;{U%h1x6$2(0sH+UtBfiF&qMEo(!Z(4t7;EAEXt+1BniN2mp
z{4eH^==XwJs$3W%zX&s@n7tn^ds?CJ>8-;3unpVOM%+l*d=<%$+zD54c^$=;y4v-#
zV|u$&s?~P>iOS~M{juI3C9bs;EG+F!Z4!~nlJ<5fb1!7@wHSp_+SVuW2)D<sLOS5H
z`jtFJpJOm-wm9ov#nsUY7~^segOiWlqrXfS{aPurV@m4$d0jF8J;a7}<J>_Jm%>2`
z9R~XN^-VvRw$qSqTv!lW)mm#zx3sYqUAT6V#Q~ks|2kGE7LUUDB(0rej)XQ9=_!Ga
z^f*WsB%yU53hMb%|7!;dX4GZYZ}uh8FP|2n2|r6~jWi?<XXhGnWqr$hl(s(=a`~7U
z#rO7YpRvG*m`bYioz?O6vj}arh=!MrPQtMn9wUNwSLDvq!YT(@10#sBrNjB*QpoFi
zdHdE=5xELs%TkFf4-4gH=nkv?yFF~+`4ExI`0Bk`cTcstnNT>lINbN7LHD(rj@_i$
zcV|c#F`E0bi8Oj6JIQ(r^}N*s=VXpvnuvwmag(^aw4eECQW8`VlS<JKtG%2rl6rnI
zqx27m!Bp)zmWzS=7mf9!OFP#V(&)90)bvz^&MJMn3WlsFosokEKT8Azg(<Fl9s}5e
zg4YK-N?yk{V;s-L28+yJsf=N4IVQdZ^>Krriw&0?r3LJUi1E4wLD7>_SANQ}tN7R9
z%U{P@?n2P>MLb}TUQVlM8ujAV7^PcJzf{Yc`HS6}&>YfHUEK#azjd22NkU}Le@}LW
z(sO43Ojo*>`ZZELM9EzbcX9e!IRYp3kAmaey(=p-WcKF;zTfr)EYtSKQ&&4D4~W?L
zD?>xU2PD<B+ToQh(=w;h05EZBG1bCV13go#uC7Gb-E}wB)WyG#5*=|UV&>!)<$vUl
zsS+3evT(J~M`Vomsqe>eH-60Q9bL=u{f~{+r;JY<X!w14z7Wwr`B~5CKaCzer)2cp
zGRoeScv|!D_fxk;HnY%P|ELy4z9)-jv!z%e=$7lB?r36bVVHWM`Kbo{gRRlz*R|7R
zIrj^PvJ1`$i~=!`r1h<h3%o!Pt14@`DywV;V8DU%KRwg>Kb7if{Uz0#`@baB(`4_!
zyC!1u+vh9>mihM8+LEAShNu#Q?MsBN2lSyEZHiZ+_C!ywA)kE<{mB}Olar^&j?Cxt
zelS382D%#ps2)NcDAnI6J@883(KcM(<E9oopv?N66vt&K5dQK=k~@(~%Ng-DT|JO;
zhj+$2*O|rH7ClDqUtVJrKHs*w$d4*r)Rl0yUGr5~P9c){t)q+6FD1UoF7cMamv8_`
zRfhSE?iBkiQxpL00gU0q^{5-?We<>n3C+DseR6QlH@f5-Kc;7jGmOzK&m6J^@@cus
zhjc?m0Oez#91@|?k|{Z{_A?l%Ss!m-#WMX!N{lPmCx+#sn+p%L7XD3l(nlrRveL6C
zzc-dkD(UnPFyVEG>!vnnG&6VAKb(WMQ35sgKc7aqn)Y#Ye&qmrXqwsyovLDayrpy6
zoA0Od!Zea+1biCI7+|=y*#UhYhP27Dg43-&;t03Md}`V)iD9NMC|d_FF<P#Kz#*@n
z;OV2@P6CXwxso|OK7YGI<F6ys;jdWyeR@O)ohLHIhdf0yPedQ^o_j=mm{jzqJDKkx
zjH=d6U7as$>~pG;Q+`(XinY-MB^N_ce9p8}s0$w1^mJwK`n>F|krh8TTjrB&Y0lng
zlh)^fn$ltV0R!m*)D~!8|MDSd#nS6rE&<C&X%g=Pp~7JMno?srO@0%l<U{m+!U2%B
z10VKD?_RY%{*KVZxMaSOv?HB${r5+>+>w#~afrCxg1TO`8p5<<>jq7T^OKewKYM%O
ztxLzos6p<i-+ORjqHXS}7y@feLyA$DtFOuo%K_~f-RrzG3J}PZE>?^bwA{jXb<xD1
zEt|hRE{5C~#i(SI|J2LUiL@>7pH4sN{-PVlwr_8HA%dS1qZZ)Ecg^*_DPH4VoRN{Y
ztjucM8p<%`O6y#x-{I`o!o;4Vy*~H#5kyt}36MdEE*C75LK`(_H-iEWMqMTld|aS-
zfh4grQWWqW@*cmP&bmyI(vlO<n=m}TJZ#3zY|q5k+8>?sNMU=f;=OP>7>k1H-1iE9
zq>l2V1~WFb@fz<o{*rE=@Xy?x%`V2-6xm-3KV^|8(4RKc_vvm2hD^O?pUkzSw4~Gm
zN^_sJA*sKLBZ~{PTANM?w_EGv)50Y5WqGWB7MY8IQBEVjwGl5<GA}++i;qZ*vDg9z
z13sT_$XVekj=aCS6-zpg`7*rd^z!rV7o|7ie?UoRdw}a5l%g3Nc~TH`2h4J-AWXqR
zUC5F&zv~_RK7P~6oP>5)!e5?1NjV~Y+bDW++mb1FSiMA~4S3f2vnHC?*S^XMP>Y8X
zi?y=Hq@X>zes7w!mD*aO-ciGBw?DlLai~<wJ^agU@@6_LwSO1%VG7axh$Y0w%%>p7
z`8Sex!iW3>$P;LxmKObSCRt#``BavY7du;F>6K&TTCH@M^Ym=<{f$hLma4E4_=D-l
zK+^@a3n6ruf<!Nim=_V=;cFF<CqgDvkt`k6(ZI`NUxBm;2WH@m;jM^nR}sO;<JW-7
zE{BTeJrbKk^oM42Okqdy&X~bmCZwB0N&C0&25kj;0C@NT^=jr$`UeGAJx)&t5ep_%
z$d>V<z4!RF(_5Z;_Q16CJnifch<ZV1Ex^Zbfb1)V4yN!EV?uAA-@CdkxOsxA34xQT
zVmu{sF6KK!IyuGJ;mp|o=(y@zN#_O#YieuEf{u9LXGmP^IQ+2Z2*?Oy7D;)0017I8
ztk<`<_`3R%o|ZU6RbkY?S~c%S5Etu5t2)iP^3Ekg6>xB=q*~}oYozgRI{^Gi+Vtb%
zJr{Z&HKhI{@f93-Jbf4Wg&**99Q3=fuPh(_k8sp-qgAoH2w<$*ghK2ONZzD8yWTGp
z@Va6txDRys1G;AoE(*0(p1$xFL6@nYxDXUBk$0WnM^mB$fiCF$uO@G{?(|kOo_46r
z!9vRe@fV2jgZ(#f;3T)jjuWos*ydaUGE4&X1~acqn$zaiZ57iB54^q7?P69-{7Clr
z;HO5GL_&%g4rbwkxm1?U0VslPZ=IabytT3<%68P`;v|ZG_t9n)hdBgRoImDGB7&^=
z5oyovN+?vc*2c*O>)8Hu+kz555+v;QkstG+$h&e@3GNrcQ=CeC%-Rqb`Qf+7Gc)p9
ztN=muxZdJlt7{Q?2ga$BB_ii;ABz+aN#MU$CaQ0#Jc-=9FOxX(N~<J5+B8kvS*nef
zD`75-0v%pj&Z{Xk*0xx?0IF&0SR~b$6TX}Q`_{W0?U?Q)*yZ|6cfw@=M^?p^46Il4
zPA+U!=TW9jG<am6VM_RgD=U@k@k2$a4qZP|t!cNv&?M5PPY}fM1=LnNi{6DJx22eR
zrhGg<&6ij&pBBZYLQCtPkW6Kr?Vld+?G96}sSDqo1xHvCY150-*@e9N9tm_KoNvir
zsCcY(CgdhPXAj!fz|;t_Ig{x;Cgx~g_7k!Q7FH<zebr8d=@BnawwE8+o8(p&-2OwX
zNwM>8$>=S33>@^c7Lk3`QG8Gl1<OZdHQuTSni&t_KSqG7@<opnKR<4Ov0OC+rD8if
zY}=4p0vl#ee(al(hP!A?Z2ab{H1F(HPM45h@Q>$K(WXJ^Qp8|R7IA75agitoA-3`d
zz7x9C!3H(G9XI5ILRN#);u}t~WItTAaRITBnCDdKhz<lq&g=Az2<cI_txhAd)j2<r
zWGMG0y`}1hM~Uv3n&I?ec0)6wx1pvIzod%>r*y8OkM8m5CBSTWuZWR&7<GC@9h}}L
zj?2Hrw=1uui_Rr*%uIU>1zRnc=`XM2PRgCNH#~XBBfNM>uy*A6tZe_G2z}Cv3i!7y
zgUww|lC(R|o6}t?-5P3>n&GXQ7b2fWAz~|HO?xi>`SKR`S=r4^iPLPu=KgO9_}}$J
zD^d6svp=&G5(}jba&6{YyzFHhI78{*g3%Ig>EeZ(A4j@*p@+Hb*|N1^(pI+w8;lJ~
zlyiOk#6?A)?Eh=WFo>f6TL7MDO<x2=pHPcMWWsRxvf;uganJn4PIrx{?v#Boe0wm(
zhjXR(NOk*jBBj%NYSl5cYw_OYW2IZ^Ot0<gYvF4wu@SO>(o!yB${#Uug|`M({s)@2
z#P5HFsOVGa774{==<wU^ZzGi>1&!mSxvf`kmGBo0XYv{)Y&tt^ne0;~0x-aHa~Gw4
z82X|aPP3mj*BlG@CRxO$#K(xqjZb<ewA^@Xx%lgwsw#uY8Uu7?Rla;w<UU6SExY#}
z>1&0b>lM9spLNPS&@=qlu}@I$G*<D8m{!D#oDw{9GejTSEW&P{d6_tZ$hp0tw8M>N
zc#+!KC%dp;R$#w3dQSJr6+4hnq>I(5<=F|gP*mVMRFj%PRcY!OIxdS%X~RM8drwr-
z-IDXcRw`^;(a$^dxk(nk&vwUMGN20pTvUGc9}(Y=Ay+>doA3%@CGW&exwK;B&G9wh
z2_b5T`z*te6MXk8xeX~Ub2vHRwC1rFGQ|UE0`r|r+m}x+C?|hKgz(C6?>S*hSN>Y1
zUAjxzeGo_`78WlUvM!Qoh+mkKnrh#f?6jp}I$a@_MR@`zLjT-{`i#^5mykijRfP5g
z&yIa?8j6q)6YoBvw37DA%?Fu-OMOpMV(Q!s@fR&zNy><ts5h#?%W3x2zihPjkCQ*@
z(7k8S6ilwNe<j=mnsdjg=T%yPg&y(lupVB}PuP&DRX&W?AU2}s_8-&;>DN34WMs~s
zJ%6Rz)rZmQ>OB%Kg7*J%tMGCq<Syc+7?OC>?|j8kPC{Bo@`ZY&O-1gQuxfUbU7n7%
z*)y+i`qTco-k)nI2;5B>k{nD!IS0tx$g=6qcVa=?FC4%H<yxIoC(I{yF(omnZ(6S)
zADU$r-DzL1UHSJh7Kp#4(D2OcT0*fFWuElmFZHn2G7wW8E3gb0KJ`?^Hp6CGqqC*M
zhM10ks6J$W<v15{(kqGCzc=hVU(iwW`#wx5IAP4)zIH^-NFHPYna^<;-cX)$@fFjp
z*7H>z2PZ>1;|{5K6uCpB$a5moxniZ2B|rMvEO=O7egUV>TY^s|%Xs|Jf7TmheKc*u
z#gsPon@oI9O%4xrQ6kwj<dfY(oJWk{c5Yf*)3<mlS9Z}Uyg<lRB*mqt;6dO6C}^?*
zjJady6y{sn6_a=JzL?ggJh3~8Z9GJk<lT|+`&#x3+`)LUI(;Y(Pk?A^GneeIWGt3E
zO5}yGe=IH-BI1M_tuLC;9ZPgVtMwL`+di-!tms`qass<&WY*qcLB6286J#!^1y3@A
zBR;de|F}uKf#1-ZHo-Sd9!#<=ZTgl9PaL+Z>(=V~5&l!2qN$Vsqjaj9tV>n=j3%(q
zhGT7$&cO+sH6hCAQPR~y5F$GT?Xv09bPu91|IQ@F5?HUw9eFa0GURSVR=vP*^Wbie
zW2Ng>X6@MwJAdO%R)6%08I%2Ga+U9>qTGsOLY$$INzS$?P2JR7yVq1f#0$L=Ti&us
zx`1bmd0d>f@r1v~+@m^=rNF;`O}4{ds*=JQTUuk5y|1vY7?yX{e8z4wHGH+84_dFQ
zn3*hIsbj}0f(W&gCQ2`!ZT7n+nRFOGlivD(_=wn=WPf#nrLz|+{kT-+*Q-EU85CJ}
z@blBPLk@I7w4!;z%9AJA9prlKF9*yYUj5{J_+c^I5-m_aRFwDGfSuo0$krmi)&C;4
zd)QW8rRGgu`QeR=m(C7s*;dmiWPy^bNqVE7E$@uGI$qw6gc|y;GRDTV#!6HFMi}fi
zUCWBp>$V-Degf%n7)XES`_p;IMMG^fav5g7rzBRl3nMA&&LuqXhB3~KY&I*%f%zqy
zp-4fqSSjQ+<%g3Zaq6Sfc$r_Q&QsMTa;}6jMbhTha@i$M1OToLwzGdJo$Db8=+KPR
z5VnT>tKBcS8tWl8y?gEfejeOCkZA61>%ut6Qk$`C-R2+s1Fc&`pZ<V0&X0Y%5*|FA
z;UeJ2ZR{+DluCRD6S}?AMGf;Y`x`4?ro^`DmSIUFW!wPbmicy)wJdRPE|ALlYoZRe
zQ|nzb)5uVhS#r9G7q%;mGM8SpD$@1(4=D3u57~rOy`|Y0=n8kAo4%PY{&LBLjPh=4
z;WW^stBujYPon&cM?Tg!jG>B)__c=W?E=gDLg`UFvWoYuYaSW)BC25#*)OH@NbDWP
zVXhN*WB_;zkLW6RNvon3{`2|VoFuppDJ}U4cgahf!JVKdKDiyqQ2Pb-s__9IMw-E`
z+!BmKrM-4Jb_{>Z`~z3Wj)d5b3ynibc%~c=8Z#wmOWz74Zg3|EwRwLK>T;U3_5<XW
zllMC3ctPb1h=PQUhRE_W-9kS1=j6@nAiT`c%7mJVZ89tp>%4O3Znvr+1g|%-S?ZR2
zJwcNL?1&z2tg4Rc^cGdN`jK|$5A0Z}1IWb7sn`XbA#x;wI$qG!wtrVj9MzTZjIk%-
zU*{xIMy_hR-Srf-lnkbCOj95rx*-zcc+TlW3S2xf{i)g{U$lY(y~WwuZHu>iy}cu*
z(Q8?h*>$a<V$YV^-OYz72)rA=kvruAm>=IhNxP}jQ7qr8*alRj%hJQ9C8B(OI|-{o
zZ@#FxQo|<O;@*Z?MkUDZ?bG&jX!ZUj1#}Boc~zfjk*vV3iSO)z<{=pX<Ci`eWH>@e
z0cloD_a6|F1fU2Nkm^&b783fcoqpFuY7gx~eh-Nq29i#HK=^+^>pDue7(0LnNe@Tu
z*=*+tq<CTbC4L4oj_$j6J+^$05>4TbjEBpdbU>x8xxhQ^(CujW#RMxpi&2VMO}Fcf
z{TW~Gc>JcDf!vLWqp4kG2RQ+Y9O>(pRdVd&Tik%ACH>>?5}iUvp*-GNh@(=h-uP=n
zkESF`$RChfN3<?yy^J6>8W^#r5O|jA>$I*8UO9Fw2#aAUKSz|<XXP`iWJoO^#(==(
zv-7=|Os*@n&~YXBE<rcBY+|2Nhd>9R25237f(pCI#M=_B;J&`tXyG%bG;g)Lnw0J<
zT9cdsr?$A(B7y$sivuXvIKy-kzi0kj-wV}|pXd<&;+4rT@SXnSU(4r3F1EM`nb9=_
zjb`c-Y=ivkRLze%Db2EUnHz>xZd!t45Wr)rLsv8+XVzfH4M-3$nC-N1HK!jQ_3XP~
zsLVzP8|C^ID2(bUD$p!SC64Pwjmwyd@yEf1pU@TBoP)G<Y)RW`qUkY7O*GVvK|(0H
zu4`uXJ;+i<QAI;7+oK!Wg6F|V9Pr{6#7dOAY4U&$N})O3ar5DgY3i=z!W()2W_%?o
zu!E8?>8A1YonV%MWa($p#-5^17~w)oUUPl}Sx6r(`GE=i>6LjinerH2rglShf{ee*
zw5&ylYPial-r$<`iZ(gtdN4UQE;z0=?d>t-5SDWtH#et0OW)NXPt{-f!o{&Ey5J*K
zGT=qp>~U2(-c-T0p{n>slGhw&TRL}mtCxS2{etEP%+@QpMd&KcvUqV@y8Wbi=xCNm
zI$V7g<+U=kXn{92a<v(oyE1W$cLknWp7P0lrN|f&I6Z4;XMd0rIv0CoP}<2RbRYtl
zp`HI)I}qBF3g3J8?cma$rn6Ro5%TIIceMCA_Ia;>@N_2B#KNFGkCd+wvXpTHuk_B}
zFCF?>rPB0?t;Zt2mfy4UfY+QW<s**ga7Kx>ka=EK-ztTy;haXWySJt7INs0XQL(`V
zy~t?CY2JmScX)%`Mw}7ta)FRp%L}dAsDcIqt@G$z*B5bpS1p1~va4xIPg6QcO=?Jk
z#>CJ1iQZ;&csqYfJ)CJ#=0JNho$is^qYOXE4=LNxHJB=JB<Fr-DjTR$*z+X0=<%zi
zZ;`Pg9By}FYt1jU<80~D_I070tQozpd+)IV-eP~rj4dzKB+dIE!la@VsIgF%W1By#
zyZ5OCQ6M4YEa$X2R+W1zs{<l8ueQlQ!xOQ_U5{#eobFzxKxY;*<jHIN-Oh!vEIN^%
zQk$|S!_PKWhJ5mB{gK$0iF~uuWP$4#x$Sfl0eWv9v$P1|0)uD+JT2RgbHg5=jCr5B
zT*F`MW2*akI{a8Gq@0}ptXpX)Nz7t2h?3*us>+2USv(`nVQ!2;i%Pj#PlW@&qiuO*
z%Ykl9@@&M6Bn)$A4c#6@fI%WmigdCWRxcnaFfYy9qHGl?Yih>k<WWyBa);eLN4zd9
zvye|F(mt!Hn%+~L-sRbq%2i)JgccspI=TUjzeXsaP6fR#v^V=)X67PbEWo=V<lZTJ
z)MPwMH|36`%i<L2AhaX~b=o`znKBCQi&zizm|J7=KS2kxSy+E=u|MU{lb8iB&i=mW
zXZqQif+fmXFJX${**#yQr^~H1$I*M69nR$Mzt-G(9M#u)c%MBdrX(uVeFE0bz&aZM
zw^~qmt!u(NQ8J$@idew^fW}Uy*<tNcaZV2ND0f{xNc$8e%&;6eCSJCO!V3=W@0JSe
zdlKWqh7~$jRUew`5UhF8vMWK_1FtRhE5B|?AGW+}i{Z{p+SnpYIgUQmi}*$V5JVK=
z>~6;P5pMs+D+^q2iYxP8wI8cc<<es<Vv*l+?L;v-NoslL<x9SmGST_3^Zk`zT1m{X
z<YK;V8(AtWMY5~RWx)g3olcP~&Tx@0PR4gJ<EG|#J}r30lBnh+_D-5>XFQQb_p*b#
z*eFzIn=lPfC2Qbw02lr*clWP5{D1fY|IY$<`&*Cmwuk4d?oVT`a;|?|0UHQii3AYO
z3v3{wa)0IX{_RL%*4^tH>cKytC9q$(Q5v92t`P|MC;h>{2p|4Mi}1hj``;B5gf-f&
z*kbG2^#H=wUGfK1@HAYNRH*+i2X~zodIVa<k0tGAjrpO0EHWrPuNB{*fgT9+Btd2#
zN@_yo-)x2RS|+~r)oX#c`kMrdg~%h<<~5t08jS8_@2vd_@DhQnUq9SK^o(@5lKWK;
z=N%|yQW-@OF#lq)W%prm-?6f55>C(H6OdQ3Dk%E;?M$k!H^lBO%d-_#=B4qAr?#ry
zZyK5S+poz1&;S>!5~|^kN+>`bfTLTAqbA|flAt*{w|`UgD~?p^nE{BiR&ty8D<~GH
z!|Fn%`m6nzju0E1GJE7nCxNyVr|D2t-KVn`l;Tfhu`$pgbPm$WR&Utx#4T2>7p%Yw
zvU!bRAH8+hQVtO4Z{oSzE4l^NX1@x?kll$KhlIL%)c88-{77|^*J&!53V+kaUCBuD
z3-DfY0Ak>&I%Cj>epsDaQ$8PG6Ox$G`$ZSp|FM!&lt`TPr`zv(+aDA?Z=#=g1s5D2
zbpWUVlH2l^O*y-oGIW6=&`GX95S$KDQvPAl?9tPe`RyjC`JkpJ_*087+v@e9MOFCT
zJ~EN9SRmAxxg3)X*ZH?*bsjyvg+1ctls`+5sYGtESq#Ri#NA|%wKR91CWrV~hyVV#
z`Bcs{b=BPX!$?*B+n%KO9Kk(Vav|HqIGnQJ%qKM?$wQ8e@p<cl%VBtfIpj9PM&Bt5
z!bPdR&tlk>j!~!3pAn88&iBuYDjBA1os`@J9dzgTifrr$>!r;1(Z-@}3McdsB7fVk
z@)FBRy0_j5-Z0>y%f5TAY;d%7rZx9K3=<bX9n&~8%ly<nqeqtVF>r8~Ld)tXnnO|P
zGEXsOjqyi$KZI6Mc>MQKi6&3Z2!ED*$A@^!;C=kGB1-eeUvtw<f9&{=I42koC0G&y
z`psPncqMj=Z+oZNsd6koA%$1?M&kHN^{oNVtc^b(%eXy?j`U(1x)`5G!<l9o&uyBg
z^xX&gQ;i6^&;D*_vD_n%;c^>!%;8vABK&iPjSpVw>K2+jYYLM4<;dysn6v58%QDKr
z9U&W{{Eq>>WStK6x6BErODMxg+Q)#mwWFcIY6joYhbeP;Bp%Ds&QogeZI_db4Q|R_
z^rUH93&(`ZZ#sZHOR15~ww25aztVdZqvS4ja?IyUOTK2Q@1=S0kdku+b#EPm9prp|
z@Lms#%rYIhIjm>vT<=EHtaC_)V8LcTFJ9{Y6*ZA|<{(gmHI8iHZ=Pxd4jkXKJi|`M
ztzMAptW>h_e*TI&C#M|a4$o`%$7uG?Cg{OMgnEd4+@}T)9YcASdA^o$w~8GIYTUdg
zf0(Tlq~tzv_jFOOK51k&8gsUXSy5p9nS+o8;SP%eb4;A<8)!q<XbHP{ZpQS*y=SJZ
z&$E-d6Te_X@J^Xut;;nwKgYW$%85RFzA3tu?~h|;hJ88ppj3ZAVf<kiI4EBfM3&_b
z1o57d#;a<ZQcMzqj~%jIl|fH4lSMJFptj)EbT#c+!=*XHS&{G#)Ckf(j*q*tZW;nu
zSAq{LxHU&#Xs2rmh1FJkr62Gqq?jTRJGX|r6Cu&sk%8Fq9d_^-)L70sSDF?o5=oV^
z*FAR7kS&25{47J|kPgJ?`R+eh)rh}XRrbGF)d8i4H_~@>x|jEuUIh<mx_&3Kn*zi6
z;Tx?hG}Eoy@{?l6T!8E*dJK>@5&>ah?+l9oWoTmNo!eLb!}DA4Oj&+Y6}&EW@~)Rs
z8#4Q{oBtK<hQJ}1vD=M%q(IuQfXNofNvdvpLEekL6ca7;sdpBm?`dk;zx%qFE18<3
z8-fd^JM3yeCs~csnztlgv@>;C8%c>dDikZej9hEAsxdTOY4+9~cP&$sRKnP0ppDr3
z{A8irB>bJY{&nNq#j+Y{@$enLe?Iq7bTxg8;MR51lh*rS(?1}DFN7hhX!mk;Uf+XV
z_r7yL$Ws^6WW;qoJkz~0!t8|SU<LCpw`03dA{p}h#2R@}n!o31K#@R1WNenj>?F8+
z2}EuR_5WR$v<ptU0vaHie!t(+N`RpCw^ed5Aa!{1-}rqsgYa@m(@+?>2$LpsOrbSS
zIU@bLmNG=Xb5|%<(i1f{gLF-83{`73p)!ocWa5P^cCtYyCZ1aS40;?q8mOZd1;%;3
z4dkq4=Y-tWT%Sw1cfS-ApzxwhDdsm6Jl@+bDyoK4nOhEGEqzLGJFf3usPD$p|JXt%
zJV?ash<vd=JC>h1Elo8&DMGSqV(HCuo%#S5FyNakzf%rdl{sIZU@hzKdGYz>&>6}w
z_hrD3xuq+BttS_oaVMH>TBK~MtMrB0J7aLkRA$GvJ$WE9_KHRWkKW0{uI$z1t0#!w
z6OGg8Ep(Ax7Y<@BkUWJ@XI<PjopkA5`N6D&0+cL^e#=C>9J2SJ=A<9=eM~4qe7}z?
zxXr08{oF8`)Ct0uAj>lsF0XZXvv}Y#J0!x?&Xp?r(CXRm(Y?FX9q(rb3prewqVB-s
zlAN(CAIsR6E<`nj8G<K2&24-=S$zxAR1DculWBD4Lt7QPnN;n(pqq|U<8&?{<yp;n
z;>+vRd^u;Jwd*RCN$X^HkW_X^gdq-!7rNC-zmpn&HF@Ft%1qC!y1s74u|~r@c6m9t
zTZS0+wu17bfmH8s9?J4s+^Aos-1-IBz4Zhc9%lDtz}}iCkSZCx4(eGd9C9)K%)(pY
zn2{ElX)uZ0nK`P{)E|`v+KvpuY$kO@haV_cS}K;d<Zj!_>6e6U`d2whh$flT_a_GS
zOXRBh00-y%ycbi_{DO9l{N8eHH6(<3LLsiM?iESAy#G^Am7f9~RC|cUrrBg{4fS*;
zxT|l2JCjDByPF7>>|Hf2Z;WdZq3@4LYZ3ElEyPL_B44L0pG4X)!@-aIBs?ChBoIvP
zYaOJ9v@I@CxAwk!#WF5W((^$Rtua@&$g&q{)>G6r#9CcIEDegJLdpn;b~nD>pO6j@
zI)}xDx?y-S<DoTH4!V-FY6-<|YI;2m_an-8_phm*;OV8)o+0o_=eUmhHQVd^3zaI*
zwPy3D!0|}<3=!|c$Rs_%tN9<2uHWj6K@KbG7h)V@i!jNWw2?qT;t{Lc2Z}*jRWU95
zVX>8iFFV^F$^ERNeytOLa1>T3@D3>7P~(W+Gp{jwh4<Evva+!eSUet#Odumf&G!%x
zDft+_)@96b)hINo0NcyTWggCK@9qo`h(mw%_Qme&^13cby2!aYbuG2BCI%f6{FjLq
z0wAvh)d@hnX7KiSUaIo_8g?WKwg^VKzKgXy-s_cx0>q8^_jGjxv>QDtCHHv#*H@|?
zq6M+NCRfO+_SaDut{3|SVa?k6rz^;A&-$7@V8g+m^dpjz4q*pE7yf_>VPA)cm?1WF
zj?owFum{w#E6N%?i`Nq_NMJ<QRg}#o!LYWrrC}mTmY--yK<^U=OS?Kp3`cAS7slxe
zj=uHCbj@S5l$Cq_&dZn_9V=b$d2LCGrk8r{B29`*!Y0YFVqV{{Uqo}D>6UtQMjX8W
zc44?K9T(<mU2UqY4m<Vi?r=r^IMpDAaz<Z}X@}|eV@uMINM4G!3!lw*i51F5$2ZLR
z?d#tSF+(VIR7jK?bK9KwPZIB6pD3RGf3D&0T*F`8&E}n_Jv&lpSJO%XnL@K5C2jEa
z;Y7&^%kJ7c7W`!#FizICWBo0x`oqOuS;|Ux!{_NA5Wz{|mB;ybKIUVpRsZhun^@d&
zU-2Kf#sAul;L5Mkaq>bl=~S|<;teINt=)=+=j^#8vA4Zq(doUO39iC<hwML$+7j*Q
zw8AUk7TQy?^RHPHL0iqHR;@cr&#J+O5hnH`*PpgFsoy=jF_Y``YrKF##jK9-t9;&#
zof{|^iqH(t8+1ED5;c4KdiT);E=uz7EP06zzT|(myp;>bnZ4I;d41KfR?>KTtHCGa
z7Us@Vi*)BZ@r-uk1cVp!d}v;dsWH-5MQa8$ugHbc`A>q?Y9FY3K0iF$3qX4ltKiuk
zWr9<gqH2+no}{pKuL~D=Tw^&swS1Z?7sKk2KXXZp9Ub0rx=NGg>&I$;P2zSkQ1H9F
z%x@E;1~bFt-AaZ525uG#9X1s6F-;0Xi9<qfhf>`woz+trDY9d=2`q%3N1}U*sS4QD
z$H|WrR%peCMB{YOwjahIX(R3vOD-=~XAH?3U`~`TYuTGW%n2z9%;^)VjdXL{8NUP`
zw$Ix_tXmOwE8(+(KgPb3MWpT94yyEp;70}wokGzWYusm#0$F~HB0tB9+Z;<EyRlKM
zlL;|yCHj}RdVeb$j}Q-oM}!$y=kD<|>nkg2y~`N1tb-Pp8sSa9vF4?uPjHik&8DSS
z#hwq8?$jcGk)mvRUdj|OIXXs?eOvPWR4L@ZsehiOTVrI&7CpTKkfL7-=t*5q2=8-S
z25JuSGn!fr3j`&_y*;0#OUZ{|y}`}BNB8QfiQm%po{}%94btu+MctxW6x>@P+)*#j
zqJL7FDKS+N7D-oBW_I)0dn2!H%!eKI($JuCrj6ZgE_T2+u4~XN6ROt6xfNZrE;NT@
zsw-4XYl%1=BYXD|f_XbQEXbn7_;XtzUpK9ehiG(mT`8A<!gedh55fRq3lUUxJW|!d
z!G4~eUV(oOM7Ui;-N@LT)APc^PxZ>-ej9#bs)0h1>9%CV@c!1*v0<GUVfbYXW0}yF
zd=+$N<y4j4hhXeAkS7#?%X~n%Sg0lsk<>n)A`OpW4u@y)2mg>au;}<HrJd^qiI3`G
zd<5*$N2~gFJ|x~w;YPQjGQ50IQo540DU4=D$mI8LFKJpt%sr3;FY-yUO<0_wD;i?^
zJGS471^H$y`x*i++x+h*H=|4wZvd^Jq#%|73awa_&#<3-VlG{6P0P`h^V$_OhF;f6
zPj|@~7zDNHqLC+%B}0=&fqY+o=Jm{Sa=-`B1jQQwsm!;JXMnk#@8$VTk2n7f9>CS4
zx@Ok$L!yNMo`wSk8csifNf=e2!T8A|b|b30TL}8QguPMd?=ttIvd-b)zw2un!v9`7
z=D(^|krWpPdi}rpeH4{}-=@5;@|dM{uWd%Cgk6d^l09zk7s|$(@1l2kAoQdNFOmku
zhyqI*qy4?twu7aH?;-{WoSeL%3KFFYx-)YFj-E6f_Rr=I7hY)i5qiL+j~A*#)SAP=
z{!c%|zC_u0Ec{wTwp+Aj1xi0fsk2|s?&|vvX+7{p&GBQx!;ZO`@(!IgRu<guF>UO;
z3oIenNcdOJEJH5bZ>VJ!%)3w<4Oqt%F3!Sw&vA^}h-_H4j_*ei0Zj?=Jf=SJiI1@{
z*F^l#L~E2*_B}?i_k4Me>*`Y_p@yYd{Q)8<Shym4-0cUe)~slYBXZHR>Vi@6C+SZ~
zUfk{6Z%IURcrcFtWLcXKCMns42e&`%GdoS_uQp;*Z(UGViGw>;p7J~33Gz<-yeMhU
zC)H5TP2HG1(#qMb@ikIlOEq)uW>t_{7}0S@BU;?28zyw@7TEg$AE?EnX?ie_=$`Fr
zQl8tX_<R<ECZA%4%~_q%NFuu{U5;^s*gRnmWn*JKm-pp*Bci!1PoAVkB>x4IEPK6T
z4Lu<pS#AMQ|8A3qy4IjNwXmdAztlTD*Hd*H4NOoCL$VC?^&}mU8R8BB!-On{TiM?t
zEg0|4OP|_5-MchYEOLg;>+LBPmiPW(?(zRVhj8;8DRZ6W53D}mYJWw?<mtSLxn5td
z5wDd*7tH=umMj`iB^3dAWQtxUKSW3>j~8s4d*M{onq3>wYnNV7rc~Efd3<iF&|EcH
zPCu!7Xu?zG0AhKoj844sQzPvU2v1udNHdZ684e~ce{N@L7)T!A>sj_0qW{e6X3D&#
zY{!dKk|EEVT<#R3$GLHd0vyhJLTE*gHrHUuwrBCFK(R}p8*C6QuXG#})+AI!6jC%d
zf_*|GXZPLz=_??Y7K0ipbjd3kb|R!lHggVaca{kfyg4@Yb#OEpMC@aZeO%|%nUnjC
zzVY)pd9ulBQpmV&8stebEto2SVtADMXs)n6*HSZ8GLnyvlf{7@6;2=H)Kd?8ryZ)5
zHxe1}J+G#DIzP$Yo~~^3?o`<kQuK!Yj2rkvp}GefwY|c;VzY-CR7y@H%O3j2X0Epd
z<PWs|n)br7YrjpoM^@6*17`R~NR{dfP-8AUwx}(>P25Z!)C|1aka+ZB8GpQd$m3HC
z>NM&JPf=gDfXCcW-$N^6Vp1(((f(Mtg+fgEq-NtG&yW5h&|z?FXDUyZrqN-5_S*zh
zO!p!NeX-9kduD_y&^?Cj$2uB1`UP4=Tz_9<v;6U<%zLlgXQiKuyxH*I5)WA9c?)V-
zt~!375Sb(@O|pIidoyD{u?Zu@a%w5dfV@yK%7t?L%?A}FWQ{Z9DJ5L9^+tu_O*f}$
z2Wi;cxY#a}k3M(KkBcUtJ01_+lkR!;<T$a=EiP2)jPO+FfpDtZWMl4bY$+&{Rq)k=
zKz+0yfn_R>Ba8dxOU+A_KcL+A74x}Hw1RP%xLuljb6-6l7x0?4X%ScnrC$mKN4Xa)
z=}92Xf|@cJ`o-dc8up#s@i!{yu)lJE+H$%RkKBuA=5#DCTR&S5=&YN;)$Coum^r!n
z(Ka}X<8z$M3elZ1^2LH_o+?OmPSrLT7MWU$Ts8W`SU<%K8dd4#aC)NY42Hd;4>K1u
zP2X&(UVbwRgkKI7hb9A8-wCMTLI0T-;r}?1>66iw>bZrT&cn6zoyy&)55`~VO<8|H
zbAI<!^nb-S{qund<%bu(&&>UfAgx{OLqRW8bkqOq!u)Rw^#9J!e+L=QmKp_9owDfv
z0sS@w(kc-_T}(I>pI)e_0<ijP5Fl1*1;i>0apk^q=EIpD9k=Bj{pLumUSO9iE+$2$
z5LM+GXe$mza2d<Adhww%?;Vyt#&dZ6=$<fQc}USfuOrd@r4_-2c<?Ug9}vr?M6Kja
zFskO{Kkl$I>79M{9_Ll?g3hvwyx!G>-+;&x%Mx;gwI_$)N3$83lDEe}Yos%?^u909
zl2!+8iXv>^x8&{Dwg43L034@T5>cut+#pVx_T}mZYpCKEi+CE}h8UaZHf8kQ)Plfr
zo-&K>V~L_JjL|TtK%yu^l-c6}{j=C|F=iNQpRm<QdH~9=<(NWPmMFasC4AyeyvU=t
zLygFuzO>b<8p4g*GeGNX3U$D|!McWZOvQ?uRZ5b9Te0`MBG&2{;d#EI@?q(lJBOw4
zd%TL3eFM1!2zY@G?(GgQIp+m~^}=TNKEw-i>L9<{1riG0edR6DsKF7bdA$}uu(~V*
z!xT?wa#?HD|JXeLUcaciwZzJojTzS^)llis{q@Y?)XVI4?NPdMnd3_Q(fHrsxvP3)
zd27caRl^iiGXh_)J!nx29i6zp;4%~a6*@y*8CzEkhH2A;L2gO~9P9bUleV2*;&si-
zpo@E5F<i@^5k;oj=C}Hvw4=rY+&)N~&s97A#=S1LQY-4uA++9wjajyCJB}4;biKox
zpY6UU0Emq*Y1jK|C+@+A)i6Ts{2ab*^GDW9G}J{J9WPvWVR7+7K(YZ`?F!ausypox
zI{RB%SXp7~yBN6l7BhM4L03?saa#mOTq7Vt&Q5Ph_4KMbf9u5A`jUO`7>gNP5?W?#
zSx%?DW>{)zoC*#NjFqW;wcYOou1YaVyvevb+1zN!{jMU(6+RmlX0uRk8ZZBe8PP+w
zZxPDD_5(@pj(s~lBg$Ln%eWHV?3|lmNuM9%$XXGJvOyRW9yb?&zF|bW<HfT`H&wlW
zw$N!?q{uq^!M{?NC^qujaF>nuYD@K1XtokYZ3xK%TV-D^^#e_ORAnV{J~qsZWNrOu
zyhUCt-gPx`hYF|jETU5i?9!^1gJ3y0zvmn8@23x*TBHkpJ)KSS^#z_WsDuaQD|#N`
z3Kh@4EggTa&q^R64|0&Ddw<|rA3L4ac>CnvX%#ePrvI*JP_Scg;T^b>21E^?#P(?m
zfT0x|-U%)C6RHQv??CMro%sip_j8gH2M~5+{lof(dx(%cbg&JU=XnifZXpV(?m%oo
zrZSJat4&Dy5pM4x3@aPUnW@<yg034ToM}19th<J@Lc2bVmMErakSXM5Al(hl>k+{Y
zK^8>kqF+wTb2hFnJIAjQKd&O}Yz|rWXJTdC3sKw(lmU|k5cDE%`SzasmhI@)YU{w3
z4Ypa5SMlyP0N~TtL;Kj;pi2<1uFH_>fiQMEI~!{6h&qL))3~!HGh1+DA@MowbeYFx
z#{zEe=gXv*?Qe>*#^VJvR>)9QbL12io#tlWuaPs-rk<22rQxoH24>M^<)@x2Sh^Nh
zHBNi8Mkj-n<}J&VEN%H_Uu|5+vUa>m>z{udmrgV{O>(3!au|hq;+kK<pfs}v-gx}=
z;11hwVZe0HKr^$j(ZjBtdfpcbtVz+~18MiBTEiwM1npB>9kr<lqt1gW>qYL1D7hs$
z#9<Aq<cvwEy;F{(AT<cRhz_s2&Ytip;=>6;8ct#u&iVtjjx*{TY}GlTgv5^?6e8BO
zCr@IK(4ayc+tBJ`A@)?Rtcp|kvV$Mi8tJJCZrGYi-mCQXJzv6x;wmO$0<()Ym0#O<
zx))p<3J*83_4x;7kOPl`4Tg*hgO_Sp!$x>YyIVg#yT5ea;me%myw-xMrkD=9)e4f7
zxZ`t|zva!yvr^tAN}R5pIkga{SvL&;OBfow^TRd7K`q`*6LaXXdu-<C9i6gg$g?_W
zr}^FPX20exZZu<Ue%VKU4UdVJmHT~lYfDQsW4J6UjXBZj^Xf;A)4_tk^zTxHA^9;;
zV64vK68%Eg0Cl2dLvpQ75-QhuFFI9_)|E;=&$B(P@gYb0`BOUnxOu!qX=lnKZs_un
zDqaho+`-3Soel7_J|IlV0$)%$?bkBwOPS&6nB{g&O|znx12Qpv@~)AX2#PmWJuv4T
zVN_EA7Yw7Xvv|K8{o<re*h_OjP)x3d5Ym}I(?`a<6)z3aTpPe?Foq}#p*#?d1@>2v
z1Z{<;X(BZICMkHf&%-N5?&FuGH$9c$7k5Pw)JI*m3WeF^QhE0`Sb<%(h1`T_f(;3K
z2HNFh)%GEfC5s!ey@^?EPkN`ksMgud>#7a*#m%%8YciJ;#Y*Izr?Zp{MPH}|Z~4zs
zH+#bRzF%9y3EGAr9V*=^J9=97H&QRy_yVzVgik$S*3A7yCPiHejI3l|+?AB%$*;mK
zRqV@K;}!tW{k-R|jr*VCCCR5dt!oi?uiQOJL%cn0H#O`6OSc{Tn3s8#B2p78Oc^rx
zGAzj51;R4q%^pe9rXGrdv9F%0Q?_UUV~EGO{)wN%Xv3cW<$ADY&Lvm#2EcWpq9#!#
zA!UlsAm8D)Bl*Ivyx$EO5TuLOTDmXY`dL4eS2an!$604^t2|)SKd^airydz5N~yoA
zW;FM-px!$eak*#tTHu??pdZbae^1KSdNNdt941=>+Y9~^kz8HPA|{9~UwofQOs|ad
zS@ocL%PK!A*1#|q2DUX-Tf-EbJuC;oThG3@bB=6i4&R)l4WC^Wwys>5l-jNw2Wi*8
zdU3dyX@<mmUphNpI$Ib9+>#IfsZ!>zvPU1U$M2e6ck3SLh5<!`??1nv0t%WSb}6@w
z%%ksqT~tHpZ85-ysqX)hKb&d-AO7d}l6Wi9V`vr+*LruVcfVC635)(y#UNqCamRyX
zMCL8FRqKsIU0Lyp4<>rJk#vhKSas}GrBHX#MvrsB0L!;~QJ;;(Pw0Rt48|Ijt}3Yr
zSNO)4fi=GyY!CZCpeJg;IE(_-Cx9<P6Xpky1Az0oX2`YBkaTMO+rgMhV1WG_B^h8l
zrv3+XmjH-~3H$Gp05#k>@$u3F7O;J+r;7gVn?XcIC$CQq4ze~WtZ03SgmU9B*1mf)
zp)pX%(x1&X6rWKM>Up&LT6ZK$XdK@frR6t-tsxlHupP4q1c!cM7Yu6mU)&$A^sl>Q
z{_S+W3KfGPx9q?a@iym5>m4D$L-q0a{_S)?yCsk-$ZZUEZEogX^~`EhsGGSK71Pl-
zsH60Z4{-hBF*tyKNwMDpV5mG5vnC=h+gO>Vemoc^{2@(GF8PsTkJx8{E%N12bQ5pp
zxtS53xTYd<oBhznl&>Uh6n*EgXqG!(PuF7o8KU6X3;e@8c>MxdJ4pl$pBC9~%17~d
zAEw8?;3ajZCIwgDexGuAo_tr!y_3M5_)aBE?DG~x_yk%<0p5ZU`Mf)cx(ugnoT$!t
zw5VcF$I(yH3*qNa0^DZi4733Qep<nGt*pdVW|gwr8n<(i4>^Qdct)4Zhq~k~c@8dn
z9hQ#vj>tBLQH<VCd(#3vis!XL)sA#8PZVua=$=pvcT1}sjRuGT7=(nUyQ80Tp={yO
zpr4;`f@dIH-wU^TE`zOm)1Gg2mWe7~$2k+WVPyJJS7j4nn0c(!903z>-hnA*e#w6l
zoeqDQ^lm_95G(&#qwM`0(ZaX+!(luTu#s%gzJ)bf#zwG!N;Ve?v=jr?_3_j5-m)QZ
zyR+5QrP_8CYt4OjHvtpwZ#G)8us{c;^d2%0`Q1f<#c}P!>1q3=?v(D!2yWiy)JLXI
z>T7i{$jWQK3J265K_|DEI-Y`^TFh>2Edbg9cl&f=XF0Dw`x>$1t%GdbZg4lK5ww+S
zA6}tL+@)iA7Q=D;cB|DcKl^y2v^G`Wk|!wQ;h1UU@E7P{3o2L^Lwse)1EfldNNCkH
zH8xwycfEKg&{QMd5$hCRbbCVJVBooi#(dCGr<GPlXl=Q*WYl)fQ4VFufnm(fdN$59
z&TV{rI%ndF*6#N66{I4aW7~1@=fQymWL9Qzar|cX9fND=fh+B|kutl5`7TSmv^Rtw
z{A2U#Z?M`q05oaD+0mSU8YRr`al+;a;_;8oL?+2TJsr1}mKM#UQ${jk!4hk>>8cBa
zwL7B1X$oo4tge^LHraC8hDJlR$jI1gHC=j-^ZZs+@I9v_%ePCYb{n1Jg$Vdv1INy(
zLG#5!xvPnKbL#huBiMzn!U)Jp(@U(A9eZil9n<y`&I-YYKOk3rNt#DJKj-_oJV-WM
z8mFr3Tq9&4xgG^UoyciUQy&7*Th|c^5`Xjn;%~7EJ_aW4e3`}COLJY8!ifo(f&7js
zG)^ep8>r6%Byhb7VV~~PleACJ!+lg%?@cwllN^aM=p28_Y(Vg}8>P_3YUG%gw~|H}
zdCznXFmH`)kv2(#*OYV}3YtjdrA^X^+6)hcu3kw*8NcfL2(3z)Mb{Wn{kVGL_=4<;
zsBT0*#H6=_Z^)_Q52&+a)q3D1z9p#+JZ?IU4$eip&v>QFTPsDqzPh6Hn5?1r7%%zX
zOd18X{nm?s3H#rqRQFV@t{VLve?atdM-OeIz?yMwUHs$G-)9E*_x?6k_!s+4`ga8L
ze}VnhnHFG7UF$KmH2&N$X*lQ7xHvGBs#?HYxe+>$LLl%5<bkQSV~Dx>v~lFA2Xu4c
z{QP0KK461&D_D@@!6t^e+W})f_vf-N0(x;c%|X&Vx*$kWx*)GeW&Hhv1T9XUw1Wrl
ziEG7GsdFOxZ^Niev;Br8UyA*v5xEyd<8ql|O-__}2qU@Cm6tEa7l)WjnuZne`axK4
zK%BaE?wq_)D>|}2>ngcDdz4bjI!>K3l(!hgm?-uXy+g~UT~6sN@3)N6_l)>MRUw{&
zR&#)#7-IC`n|^UOG}DSvfVRvNnzLf?arVkX#BRT};<;<z>3oF0jZvV<w|S`d@;!L0
zx=eBL-IpO@Rmk2(oy`}G_B&Zo>WXRHsvpl*cTuYnFoNRXJ|T1j(t}Pyjzcb=R0~V`
z<1P8&eDebqdnFZw6Z-0{Y~9#GZh0&AWR`BalJnD3?kfH~1V2q*$T>EW+k)`F%?Aj=
zw5u98m!XjLhVP5adVK)Htgjhm@d;@ezf)--W#+ETIS&%8*}gGoYpQ@ZNPd!C)lsMX
z!GV4=t!Rs>9wa!Fe_%cdU(&Oz(xk<m(34wPmQMrUQ>oWigiV@HlpExkF*DF#eHu}L
zKfO?Wqq&(tLpR<%|Arja?1>)b0)}Dla4M_}nd;~ql@tBe!-S(d2h{Dr9|=1qMB=8v
z-c?#IeW>;xyf17I){msPl{%W{RdM{K87&%FpTltO{Rd=_dB>T@93`q*Bb5|h6UrlR
z;#y=tUzTD*?DXY~@;7<HuRAo$20e+w<n;ivRCKbyxH{vG-_bRht4DZ-9tj;trsuP1
zX?nR0QEY2VFS5kR^xaW8VM52qBv0(w;JlRqDTJ`Jg&R%XPw#ZyI%e6m0BJ!G6nwZd
zQJ@-W-FI4G0ZSP_smj0hbh-0`)m>aa3?>lg1g)F=dR13w_MMvMb)=0HCM#5=WY|@S
z$RkamIed4uM=_kq0{`jfb?!c<d3VUCWe~cfVGvJ?$uM}0o27$7QNfu_)^Mt7ZsY;;
zDIs%`mMLq#w{;LF6c+`(+3Jdwld|~E*$-F<drC;;B7)d6enhUqu1GcD$JdQeO=m~C
zBm$Xr5T<G7TeK%$^GqtIid<d{rHyt@t0v6f=Z#&fHLT@38{*C0`nkNNyDZ^FzSxy2
z_55+zIv~-RPEN%F2cG}Z*uU_le|<epyh?9u!vE3&1JJMDK0|3>`Q@0?3I<A_7%U`S
z=$iYt!*1>rW2$Qs@Cff4g+x{UL@5sEtMKd6T|0qdCO_Srb%6jofk7c)F;Vx%3p>Zy
zI@yT2$V_0%9hachWAUJr<G^7VNsk1*GbJ%b!@!or3)E8WaeZMZ6FjF@@c`sB7wQPc
z;5>e$-w`Ho=GF>6U2owPmNl-0a@9<zwmTzJmZKs`YX-R#J03gu6HD!WOI(WiPTBMb
zidL1RbYh<Mi2-5?g4d{is%?d?*ml4NP%U3SC5X-4j{!aT5NQj`6Ky)$`~L=D0QL1B
z8i0Y5PdcN#2@67Ohv_G0a)5abr%A^xDxZMog<?&;x7DB#G{4T-&D+kA{#~+<mB{LM
zK2>u^iJpQe!S@A+;k!i@QWfvxx;a9#)V)v?|KTY1sBo_#U5GEny$}F5OW=|9<fq=a
zD7y~K7fwQReWe~yGBS_5ZJxlFXVQ)KDPp4UJ=e$sW=N>mFgCx^0D3?_0H_Y~E}D^i
zBVM-4DKC8Jk9n3$#f80r(*0aSU?KcCCbA(j*j1})jCRz9&5ow>zp(d~QE{~Inr{<A
zLXaTAJ;B}GN${Y-J;7<*T?4@h?u}cZ@$Sam-3g7mTX21+-#!05v;TXawa%O~vp>!L
zz$&U&EvV{M_0;p+_jUcQPzQECy!N_eF=K`{MAi=_W5>N2&S}$ZU$GdekpU2%UG>9_
zy|!-2NJ8ZI(ctAEX*iiBHGPTA?SVBlq&1dQHuf3r&U#&LWg(g1lK!$L@8#9NlHj3H
ztbSOD5%^cDDCK3GK0}vU&m6?!c!9oZykrCsamvALV1Kcg%I4g2pO~0<n*&yopt{U&
zTftV1jNJ2&Qbx<dqpqE}Vt=6vt_+Ta**UUNj&{&=<8+X|A0V2M5qB4Si7iPrEfTPS
zUWH{<GgzVv8NFIswG3JaaB_Gr;~=yigyKdESBxJMgY?`67&K1PhY>V2DhZ6#Dw0X+
zR8bLAzeUxRpk$8bIFhFCG1MDZJJ(9ZaF#g4EKs!Hljpi?mgm|sSw@k*FqB_zc*{q2
zClD>t`m1?L<^B#t!Hh0$-v~-T47Ga3u=G)t5?MEzX=5c94>ul=%aRf^G5S_^$F-p8
zG`^8T{eJwL=nEtLT%;+fpd_b@7l1*EA7GnVJDDL?smbFLep_3zvd)*TA6nl`s6|~X
zjF+giKfgIp!6fQ@z_+GF?6r?=V_|2y1Lbxy7|gjW1jz?}`(Puzy!S?9bJz%;J!Z{%
zs(RAfAkeftjRtU!Ibuq(|JWwv7`6Ll$SlL*d%9|wwY#%M*;S#VYh<0TWA~j9n>!u9
z=x0H&_b!^`6LZRJ<JOX$fAi&^fSCFVfn&p&q@uU_`+k?O#P%_`7r36qPJL|leRK_)
zP~E%4)w1GMWB6|--mPJ5cX)Gi&c#Yz;_*BV6saCShR<};zvr(i{^eLhg!g?z#tyJN
z4Dl^BvV5|`2~-9c1cZZ^?X^iXW~(6A(?k1@vFX~|P6bMO4}A51@7AB#b@FKAL{P=k
zMqiqlbUc4(%YDkO-)9jcu&x~^s}X%nG)75443{(s+%gh_XlVGtGJ-Vm3Bavv6=hf$
z{Cc0lEypZ@Zedvpm&+09L<V?5i6#LeKch%~TR7()zkl!h%{^jqAe_e331ip218F<f
zX|9Fkx&j_5Sb20;Nefo{<+_uqU2;{jp?T}^a4fFVo|swQYVj9f%s;aw^9M98HUvi!
z_k7-7S)S%fa|h8Td_*y8Lq6L$z}jH;nJiv>vre-7C}sdsKQU&tK;m%b3k2*3>Hh^d
z3$~`bxY}TUWPo5jiyI61=FLnRz#geGWFMbAqy7S*u_AQ&ag&JUG+q2(0C6M4!`v06
ziqLUhBK@x(2>AKW-SzSjU+%S5cI{a=Rx^Xcu90|ai*BPfOd2a?gZAtc^=;@nbdwA@
z10nW&IVHY(*kgRFW<&YtA1IXZ?|bmS=KuYP&S?i#yr1S(A%^RV4);>jX6o(iC`P=s
zWf|v^8|kldb`;oSL^SSe|35eGRYh2)QeVd@fFjpMoZ*5ov<j_9*_YD@(IHT#zH~T)
zT7s$JG_uO=#j5V`%O7ZKi29Y|;(Lor{4h6ps-*KqXMbb8yU)r@y6)l!4e9)neS>U^
z!1;p3FKu|UHbztED~-FD7&&k4ip`9no_1vQF&&K&X`7-Um5xHYIX2x5u$J?cW;+)r
zYY*VMXOfVt7*2_;8F@j%TUk*K0Z{~ispr-KcO4RU^q@Zs1o{ox%e#d}k>xNrF1*A5
zrH$JxoE7~Dr|5q$?jbzmT9yIhXEAY7`0UOTZPJ%jdP><xpU)hRTYAiTv+uyP9h9py
z2^oDvZQHAw2S#Q^=-s}G@Pp9!yxmr&@rDln2;rg%bZ+77uapn3m0v;{+Z*QCc}2B|
zlEK~0A5OHEqZw(ooFY#|x?^YU$5|G7J%@REq?k2J^qC<Gt;hGIKB#<-LaDJ-GxdX)
zIY&xTN=8mJ>iY@I9~q;DEUaHiKI3#fop_FWgK%2UQxeykIlb1SVw4wx(XI0ulop9F
zn*#^?I0uoD!QRW+$@xa22XKAxW=xDg^c!N&HJG{pnGae>?+Rn03=mUTdb(iNEvi;!
zq2)MCp#K~sKn!+l_~jY3?s%!0({fjMqrXsG(O%-8sP#7Il%9U^lh<6LN111H59R*#
zoV%7c>ohS-G|2YZQ|gyI845~Tuuw8}mYKV9VKOl?J+Wwc0%Y3PH1CiQzPwyiTmesy
zUe?zWTcG;wn8)31!j07}2tMXE4EfTUquf;2FwHA4BgblA(>hJ*X)2<zX?-ED9Fr|j
zbk@AsegkvRp6XS1pVDqVz4fwnf2V{GsT*X8?<ccvOiu$8%z(ODobL~=9m4-)qwVNN
z;PL?%RoKlG4vF8iMgR~=UX<B}x4lj-bUB4db--cm2D2t;%z~c9o3wti<n@TZ0Isf;
zRh@9roUj&B{N6z?9m(tFGII$tho87u0ZAB0$Horo(M~heT1oZRg&_E10Pi1<14G&4
zl7V_f{j?mkNBVCWJVHg=6|3;|lF*SlLe%x4ww3OmUX<yFhHsXlCD%eibd53WKcq@E
z&7R;2yU$b=w<>zVe1o7Rf`{3etzr&cP&TuR5--k}eu1i-4R*6TR+^p4?DopIPk5X7
z$|417db;@9DW*XNAaLP<7Ib=_1dPBEb@2myBFtlc3-<^6))IoSXl?))Zk6pLT44gS
zFB-lndWa=wZ#;NqcBj@9W5B-JAqxt;(!$w#;@>^1Vtx~$<6buHf0;244CvHe{i+e^
zWV`22Mw)tdRiFB7-Qwe^XUg#Y=I9P)+2)dQa1a~aY$u5J)~N$Iveh`xZ0wfF`PAbE
zI!^fRQ7afBTvhG(x2~vNe=5usf-H)Q#kj{fa_9T2Uv%-#otad~_mPLbw)|EYqV{0f
z=g+d5kNOsa>%-S9Z>h%*n7c+9d=xH=79Ynm#vD&7>7tthGK5%tMyk(yyd#?D)*<dN
zSc)bz2>flSQ;TE#VMLfK*c1cFUaqqb7JOp2o$|PU4ZB!aUQ+btwQi|mI;u0V?RH=)
z#m9+6F^iF7L8WKcZ)u3yz|T<eC{%orL@;+T_@M=*!J|V8^z~&Zi|lLUQ?gB8vgylA
z;c)7S6W3`(N(*ZP5Zxo{_yEnWF)c~etm`~@^^i2j*!BL)Z25mpwf~=|+NdX%k?<AW
z6B?bo2*u`_4ozg5#61+374%^JqUQN3Q?sU--y&9<n3xS4Je~XfBN75jJ+bxUgxof%
zP%-kLa6;Mf7A7x6H&Ia-ln{i9!CWG(A^l19R{`Mf4k&>2AB_%tUf^E+DBHocyL99V
zUwjmFvg5=@%Q%?Dynf;X=-ki^{hA;4bsqS}0J%Q4S3=`ByRlFH7f1-ffJ&8|l6`Eq
z!AV)ZArS~lpZwuC6zVh$@~kL7jix}YnX{O-=WR%_@_0jw+DGe@mFH_3FywDkKjrYX
zaHSvV;md8tInSav#@-*>lr7To)C08l8{8ov6;(;1Do|`4{?@CxiMmx0PdI)OBXw4m
zQ{-%0tKG+5@0I*{W<T=L&eY>J$tWk&<c|%=KXc!vRUCV}hYZG$n<$2T(7nf370<Cj
zkb+Wcx_#t^{r&>5-HY=d_!VnPe?9Y`!(H9by3@6(cw8;RpNn(CFUS1g<RDV;j=PTU
z;^`=B?crfYi=-8r<G?~V4a>%;_-<Y(l64M}Bj-L=_8|;|3yMRsGq6cMoZzFyHaDdV
zjPq7~Wry2+ZM2%DNk$TQ)~&pET@^ohnzw^#U8*SgUrZOtKPXNa#4d_zw!V`G-Xs^!
z9!GsjsbDLLhlX!_1%2PziWMj=00}=Sj81VSbi_`*HU^1y0KU7^3ywdCg+a>MF3dq-
zl--n1E{wt2Mwt<Yp+9!GPxWWN$SWux9Nc?7-k)x{&S`!~Dq$`!-`{~8&LaR|kw`CJ
zyp=qab|cS|=CW2t&Ct!FvEdr=M$%;kBe7h_wE5@Y*?gXO?7;nf7xz_Xw&zR1c{AD7
zxkfeOou3?&(S42)P9J2qnGGQaZ$sMn5xPg9cz1@=Y}<k_Rdoh!gtm)v2Um`SAo-zU
zH^OaPR3Vw~=|6MeJyJS$>sScjZu|`*L?HEcdcH9ZWzJ2WJ{$R4QZVByxGry7RYCsV
zQ#>Q=cBkOEjobE2mDb;@ALjEiIN|VW`{w1<*||?Y<S7!8r9C6YgseTwgW%EiAi)v|
zGs4MHYWat8{sL51zF3RqvF51auYpivxT?I--H*Iafnc<o&9oG=<3^>5^Hjbb%6D#d
zNkEnll&{h_t4#K>ynZ;g2Cr(jr?nI>rx(QX-kHXr1KdLa@zXAX9m~e};T4A(E`BQG
zPMRwpDt?I-U*W0gWUc>88|x;9-BJ<NbyRfdKq&Jm<3nKxf@3f&FR*22fS9>JCgz!o
z0(vfbVS0Hx<DZw!t)FLpPyi9N(v!Db49NM@6?xMYtVhSHG}u(107xD89_4>OhW|MN
zgMToTi5W@d7#m2oS`-6H_UBxTmJ;z4pQf`wfegqADgf{KkCpocTGMp3z^EwmRKT#q
z`&jAD*J0#B+V~rzull9Vq(>_V;s>p9aWLC90N-4)`{M`cMawr_D(JYN?;8&l4hvlk
z{f<vP%-SqV!pf96rZ?`MWd&KYcO#L>^~Y)u+Op|1+YDowpCQRtaM4#l<E|#EDMS-^
zz=19U@7rW%DkYV87l%+ljFXUd2*hpn$c?cO7VK%E<({AovXJa%bm>D&5OUIou85o+
z_Z36sy*+BsYHfvyK!KD~Es-;b^@v-T@8uj=+6uf=6`;TT7#ps@c%dS@J9C)A@_9fG
zk@2>rm0a=F+r7dExX5_*=7{xV-DlX5L?^k;eAEg7#OQXrs(R64cnl1PpC^dfdy!0b
zhT`0Y3k%Z+I~XQRNPBsB(8#}c-0G&lHo1OTPNr4w%rnVVcED-yqkFrdc7k@2o-;F>
z&H|P=OtVFqt-tub$wy5pQ-i6Y)o%uYWI*`VC{#0V3IfF2?;Gd(g=v=0=NiVN2>Ahf
zsorj(%e_m4U*Y=Fv~!#{K>%me&5Q$T1W;ynlyB+tu}CDEtEvpJnZA3hm`fz`VHE<N
z`4U$j$GG;)axPZlw}C0Lq<^4CmxC8(g}#``l0bK&;WUUrNZc{5H`k7Rn`1m%Jl7&w
z>gjCebPZIJ2<NsR4nxujN^lkewK6Z6L4)PjL2}=`^2U>?saVp9gjLi)w-v`g*+~d<
zx$c#ZFfbyQeu$gR2~<FidM%>8kM~~j4MKfh7N9*}eqq7>hE+d#jKa?2(}XL!Mc4r&
zIDwPA-f@7&8oKUYi8VTgB-%Vj_RQ9F{suPbn#tVEs;u?uj2m@jj-%U2-6=6-e;VRZ
zb4%I{H+lf`%flkKy|jlp$wJ~AvM7t3pQ+DgN8oipZ`wQ9ObYJ{J_&WDRy<HHPUoX2
z^VZ=y$8VCyWZuMC1#QSZUFyneiDJHuRE73lq_#i7j4Kl6`1g_wpSTo3@JY##d?$sa
zz+I4FpHn|F#8y}DHda5IuUl`%?&R2>J&&1&6LpmV%qYbfZ6D)xIA0{*)ka@Cdonlv
zMRxiM&v<2V^iRS9^%ngpM(k|BI{yzklHW6Il^}f}Bb$k$b+V2$HP_?b?{O-e*o6vm
zq3O_bHYV*_J0qn<nH=EJwcq6@IHSu)hc8q4Dy%P#7i06Y)t9m7adD;v9)B@CA)_cw
zbx(&Z)80{t%DX64=SMOZ2L5x|HHW%)Ek;T%tuTC|w)y}yodY;fGJjS69ec^fgG=h@
z*WMH^kv*AqrLQXSnOLr<9%68ePiXPh_xlB|BXUC|SA_bcTae&eX(r`o8X3us>}q;(
zYG@+-4m^IC8=_xT;woH~WL3Oa%{+@?a`s@nrGdA;{j%xi=Fyc>zxbI!asb)02U#U*
z;|GH5!hmmjI@TL22Q$n4{5kK<aTJ<$Y9y%BUd5Z5HlOS|>faxV&PPu5ZA!NZnWVe{
zZNLG;E=<)7X1>7$TzL0eZ@XXp=nlX-gwsbrta*ECQ;$jfGDiK7If2cg*05%Ka>u3E
zNIs@B4iWDCIO+duWeB~uUlGR8-tng}UgIYL1NEPia|o>iHCl*jb68iOPjkxROH?zL
zqgMe!phja{#2fq2pl0IT4%EQN*xSp-UvB(ibg}Z4)r<b`U^@4fxvF`)mHf_0ES+5B
z8|x#d!G0G*{J)(8_*$oGb#=|PkjBPH=FEAk<9v&|B6Ia4Jddt2x<FPngVXRw%e=qC
z`4BM8mXBVg#?mFdFFy%a)cP$Cz18#^FTDca!S2|%O-JDFyTv}LuNe}1%RHess?G7#
z)4pODXk(5j-Bi|O_jWN!$P;%l`^Ey}>&M(1slBXU<j-tXu)Y^d@@`MaP$*5Trfa-Q
zY(|9M?Lyqzv3*USV%Emr?$udCQ&oXrM_$s*aqeNo!c5$)D$Ug$Q}M1`SA50wwkYd$
z_PC~22sCTTN-q{P4~6Y`m`BbOA9-Ud%Zda=7FJa1X=#fHq5Hf%ciT<|XX?V?$hM_s
z7KAGAewy2!srb6$PyHmq?!fk>nlp~rp3L0PPG2`~<kOa3U?o>(9j06p?0(g^=Jy0t
zrI34{9Mq}x659_|B=Y_!R!xJPzc6vW@kT_Dfkn9Zs4%nX@Pex^r1(S&XtJ%W?eh+n
zwT7i)GlL-7Bz?h%*zJCujyuW|f%}GxYH0+|3=~422yZpg)A+EJpjdWXs@5$%N{c_A
zdtX$#y!f$X)X6za@smkxCx7K>62ft^s^E2nKl#W$aopl`j;=CgUquV4iCxjp{4V?Z
z0yErH<15JDaaG!;U}Kd3fxF*`@66!`!O5mfL(-e$+$e!aDz?|;5~0IX_6HI>Em_L8
zjZeww-mUFbe`?k@F6s|_Fhny?p2-8&{{o<sjfdHT&i0%9n*4qm@}JnV1<aIM8+_n)
zADe1Cj=seA+kGBQ2cJ4nwQz~V*@;$-lAVWj{PuYgnzcihNV?TBtDbTbzNKx5b#I?;
zbNiFAFj9kOUy&aF(KLaQEb@B%yB<NHKhAB$)+~KJOi67s_;~|`-R9xjuJxDtQ~~>b
z<RUMQQQ-7;^0d6(>U`e%^jHm#mqlTQ!rXJK_`8lrNg<=v(V|h>-mHlMs+1LT&d1*1
z$K^gu4+{EozfdqJ$6?)$T`@!#21^*$XyeF@FNprW6rWhP1NbRNb5kXI+k3`rbnbT@
z<!9;h)yW^)wW<n|drWahj*zGHnVxGI);$xwj;gfwC!1wud!Jsh`QV;gzS~m-vjk$l
z2CxHm&nvw)sH4ip!`&|tY9HsB-fmLu9K7R##mcAaeTQ56NeYTv^V|cH<hhm!oh57d
zSUgI@cYPTQWx}0!N4_wsEAo92`oHgQc>THOt9SSd;d-kF(H?0XG}(pG#QLJL0Dy|k
z?3sIJnF``cWFwb(zyxrVV5!JKmRqtrlRx1rB_PjUk2&ZWe6b&;9*D<Tsv%8;_S)v6
zYU0nyu_<E<chO$}ljVIJeN?;3pA}V<xZF5#95D4wK$yrDGQ8kSt3a$EkE)%?;g~jI
zY^$`x`h#=ynj6}p2gdbReaO%-!lB_nDK-3O;jo5l5R?N9l^OA_>!K8!+Xy1p{Ko>4
z$e&}TxO&RBnZk{<pJ1-w3A*Vqfsu8&QMH$0D<qQ${Oa&r`4T<nlw$W>P(0=<qAuKX
z+Bfdpe!iPuE)gvryWT&3%e01bAnm5{FL?j|qqH!F{M_7seUbixjlwJi4z+%vFU+mX
z$(yZ9RB;P*%i;%@DX4GjuR^jB*?+z~%R-Uz2Ek)HVw#y4%CCIplOByjw9gHX?%e~2
zuA6M^8fDWr-+f-=&|G6QLsDUl%fWYd2+zP%Uus{}=(USmDI2@lI#!zj30>|~x6p5B
zA!MdkZ3RfR^)qz*KM^e!t)yMr`QVDhGanO-Kg`>Xx?#dtfv$czt>}7(Zq0}8PeNYs
zr&(+DY$M>_P=-U~qbzrKf$pun^i00ol<tWliyG*t1FJdE(Zl68MKY}9*1m7Gvw9E4
z#pavCrn|}9>?E8C#5qtF*pEa+VEh^{-b)EyxpO@i-Etgu)fO`_<K`syx&!{45+Prg
znNmMGXt$Xj{9VR6*285IW+JeA_pPDKc^-j3Zp~<Yn%P>^o`p^s+O{g`Ii<4qA~3=4
z^aj`3iT7c1?oFV)Z`a4<OZ(U<^14gMDAlh#y!>y$$>)_Y8eApz;494z;g?>%@v)@a
zD6*oCK*jYD?YNQy_bH>r0|KpgEF1=X3#Na<82sFWU-?|@8&aN9zm4o+cI=+3>-kpt
zt0nE1jXl%Syv?CoarV_w{hp?Puo2tf<;0Gyy{~JN$vJr|q`9N^#1HT*!hgJeyQTZW
zVSq^W&6d+Fu;TWMrKwnmSe?`R2a6hN!_g)uwiUTgFP;8WzOJguW&ND_*+$UTcVUk?
zV`Al^yJ;o^(JP6UWX}`>P4c0a`6ew+;50QB>G75+@T}vr!nL&{+u~a5J!Y>Qq#DW0
zG82J+ELBQbEDn^ik@{?Wm~ZpKX@)$gx{}GI)eki{Q<#7J{InjeRCB)2w0VU;8q_=6
zISfh#lA~#PNW<D1Q=~qH%9;q^<4wyut_^rJuA!L)(tKXZ!Z@En@Vn}I;kIz4wt`|K
zg9V@#w^z#flGG5LQFOze?5(ytS_(aP>3(CIcH6NRvBt05Dmov-j3zyqI-G{Lz^HTW
zXxHCg`QUhJhe9oj2?BQ6`a>oXBMpL@FQ3yk!OqXD=atO?MPL|0>OHKx+{1lW9f;jN
zgfG7yVLIb<H;axwD8gI}$vtbrbp2HODW!Yl;=`ISx8KojOn%!h=!cBlGAT3%vrI#t
z=DF)9Ub<phad%-4*p{q#2ur=+OP)HB`=evjz?v1`E5StyLia8g&@FlS@+0lnr^NLw
zNcQ7lzeS3djN>29VVneIVYF?L*F~e{Ek+D8CRPMG9o103!hUoV+Cj>mo`6+>E8dl$
zpdg)XBJbNK&^!)vsrX~25@AvR;Y}7%L?6y}@aiAL$cs?&`#J6Y2jy;mPhQR|qc~kE
zgot#|$kguzxDH!CxP3&s^zkEU3%#?b1&s2JLTJM+>RXfTXoFM8edN6e$VR|s_<kXW
zKBse-P_pV!!#gg*z8*b?60WP{2Q)A5q`~Fwxk0ixK$EmD{0l%SLuHB~%d((xrgH6g
z-a3E%@_gLv+SdN1!XeF<S8-9JTXo7RX)<fk4L`B_X>1RT9dddJCas0C`*TS9F7!){
z>$=~{`~~2TuB#qUMeTo`yLA@So}=E-sHDEBIz__O=DIF5%qOD<$o=;I;;sCc%o}9-
zU91YB|C@bKm4qE2%(LtAf>omfAtgxfOjBQ3o9t`WsJo8SJwVa>f@y|I?PvVcP+=?g
zNFQue>MO)s@H-PiaBGC12X)r3ZmM(V&#<jm*MLs8gFm7Xx*RdT>(okQjfNN9AGgm^
z9^)d<zN2i8n-4wm#s#LG?*?n!YTX@QsbCurB`HkEmkkXvF`^`GU3SpNdV<RlMJGde
zw~JlnZOq?6Axk!OzKEcZ!#ykHs{BTWTPeiqe~))V<&jkBnJ1tN|8J#i6>h*9+~GX;
zZE>m5-o4*RS;+yvd%U7wNjhf5h?tc}<^19m8A<QIJ8jv=_gV;rFv&UnGiEU&bObOs
z@Bi-BQt$SM=_Yfjg`w6=KmAD|Q|&P6`<UMzOoR>%ecouNhbjMWf2Iq1HkS!rJiMo<
zGezm`O}<P`sg@Iy`&6nR2MUCxBjnBm&pp~1dO8QsxD%BvvghAUHW0*Ly6MZ`tW|uO
z+m2jm$XUC{u}hcu2i|?rA`}UpnJNvl4%?78yBTdlEaxeGGeXqDUC%xl&IHbhj0<)m
zE98y12&(xOX7b8%hY$J%;H9cJ)5~JM@;H<nZuY3;vaiWzWwkAi3|Ll~-DSs93HYmR
z<~a@aVJVFEICQaVC%<D?n+D0k06{r=i;D!=C_N*8YRv|=e>aW?c;B=47^8iK-WrxK
zDxuD`d>Y;X_v!J`>N5m}G=DSu`G)3Uek?($Y;R{=qh)d{Q$Dn2cbO)>o8>S}tpQt3
z;GP0Bdr3s*`<@tDMGNx?I5@iZg>jdlY9u9ZwGkX6J~(|GLVN|H0J&iyqs?yxvgssJ
zj)V?no3W66V-nZ!7Si=6((ZfmoJ6-@Ju!Y2LSBiVM_WIUN(_ahJOTEA;kN<nad@7m
zeH^R%-fs2RI0_jtOZ-kmtT28$-T~V!T#Y!>e*D9L*KK&6<%51+o2-O7)s3*WpZyNJ
zlRytdgPf^EINY#8a2;kzV@f8_5->-G2bDMU2=Ep;vbVe{QRcq=mOSrqQ*|Nc-`xJd
z+M{*<$&t0CL!Nc2nJTdEC0nnT1V6jLX`Ib{qTZQ76L$4^Sf*E*jZo`cnk^(os?V-Z
zuB{KLImT<LGdKEIT+4{?+T3bP8-=Hm?UkaUA%!3>C5~MDQ#y?q@x=#gS|mAm)OJA|
z>T->YbGL94dx%>Mscg;Ek;qs76n9lwJG4w;3nql%$E;Wd;9`(gp;7a0$D6I6fSXuE
z<1V9iubJ%i(Rkr+tLfVyo@Hr=_Zd?|)_{*hP`?|6Nj%deW*7~{*7b*0(gy`YT?^=0
zOlT%tm{RP1gR7cQ)V&xfDgMz=kSwEX%9j;?J{Gbl>b`%)6FD~Kl9qsy*1UAi)Q2Zu
zU#tO@qq(0i%K!BtpFu+{FxLcW-{81WxGq86*<Pg#G1dL*nfUzUP5YVg>s!qzER2n9
zd&uw|B&zTM<jvGe+0-Ydy7C0f%m0b!)aAaY_0=qd*5#|%y(~xBNY0pYC&p3!&SNX<
zh=5ld#!t*a@Q~8iV|3kCv8>_wpC+CvUnb|7ri6yy6*yccZOa`=;+GgyB18|k#>6Xo
zo6jOwa$B=tyntaw{7HLl@}&A2IiZB9Ar%`0E}$X~-v(T0RXdJ$mumlsZ!)%uIqSo-
z1>`Up0Thfljs6Cu<jX1e=GESG!}<*Nd)t|EB)NDfLGnyGl`1m{K7x5AFf6m=TujLb
zT0F{&O9tt={=?()pHO!$bk`s@4N?<|FCi3crk#zUTmD(ELAQfl*(V7RG~NFkb`SS@
z>7+nBE*YZJPy8cMf%n5HwA@%KTM#_WGAACHSKm5$V#|xUfnK^m{Bsj|UJ$>=$av#e
zYPAPm0e^?y2tGDTJZ80RZ(dh9S!m8WzLVWtX{gKk(!IV6^Rx3|Yi+XI0fzk$xf0nx
z6dA6TXC@3+xUK0JF|;Q}5?%?1O-LeDa}MmscjEO%DL0-Uw+QJQ8|*XE*!=AO0a<cB
zLN;4R0vva4@k^lCda}#RipZ}o9-@zaRE10pd<vGJ2IQw;WXe)QB@qMgFm#Ufk$FQv
z8RA4fnlx8@J+aWGi8mxc!zl6sFXt8qK~}lG`lW$z#br1tG4zU+2b{Zlmjg|!QaII;
zD{{1-Y`y(+JTsC!kT%t}#?JBS-QBY+s@Kn6h4GeWOUY5Jmsq$saAKm>xtTQFU(r|L
z58Wy~s$p(j?0YMqljiLbwD=XR1~rR-WNo!8yP74&jjk?!L%y(O#*kzv);*F#h4$gK
zEh)Wrq)H*O)dVTn6$H5nIIoFCRp!9lOgS0#)X@q*GPZd|T~vPP3h5h3<1ZK>a%P=$
z;*#D?i=NNp@2G};Hq=T1BNBMDTooqd77{iDp3Ti)zYGF-9vbOy8e`K(gKdxMIWaQQ
zERsbYds!qMKT?|klqHD|FpXgoB!@E3)4;(>5n1Hgl=RzRtHmU=w=b%@ax?`iZP>A_
z?hg%?KbE5Eky^GxArUV)UJ_8j{3@}OlP`aNZi;<XU!<ipL@+m62!H(2bX<3LK367K
zsR0v`Ymuz5Y4d}W>+cf^X(+K?EY+%za;$%G6zuFyp)ywpx>9)!Y%+>7cXB8*YDzZ;
zCO0N<Q8z5*Li;*)-DQ@L7x5!RGYk>*6&y^%l3HE$gM%@A^OWUfGYo^ohD}pDvh4m9
z*d^tg9GqK4T^PyY7|IQtsxbn968Mrr)S3H)*)lXwK*&eBElQucd1dV0uy6&=-1_-$
zEBnT5-iS{hI#Y4^pcutXk#&=DlgeB_cwwhrD$C^ZQzeh6)WLH4QE)v}Nm!%4sR6WC
zuxub=Iqd#*N5BXPuI&Eo$LO|-bfDM%<Fee#h+I~!2E~AK`6*9`%{T?c`yN-x1x^_H
z?X2gzDJSy1BC}i-fgp7{frguzOM;gO+1uo77BQSjO~zLCGq6|2g5kkwE7(q!ab~B^
zSghYG?{_v(DpPTm#;cN*4ybGXTP^)(aDwl`R$k1-z+L&I>ywZ`;l*|+${61p4t~4C
z=zEKX_V06gkkRC8Sfw0+lCowzYfB>W_hM6;kf-fW;-TKGZd(iHA~GM!tA53))GnpA
zP8Vot9a%<HuA~0Bdbs@UC=iWs-eLe4>$OFH-S$gQyXpJ!DOL$RTdT9vA?@&(r!la{
z;@MNV955f1e%)VRA5`Fz&1P(D9@w+WkNo{_#m5K{@@|V7cxhot&pLxf)!<Ou%Pdm+
zy=gddlWd0onTdD8YcN2#|D(qb8syeqL<@7^d`>0eXqkt!kCx+|h@Z6SZI0Y5n5XJE
z0Pi+tJ9uhiMH>c<8VW>77yBk?8U$hr!1k3ovnVK7TG+oIZGpLz$`xoh>P8TeMP6~R
z`49P)wcnZ!_D@_Vmkq=25aohM5n%_f&1TX=&H9Gf6ge}FOoqrprf%0n1&zUGz@3k-
zzex)=(M%4yt0&LlDQ?&_PZV>r{<%$oG7P6sH52IdNwOL}aEdZ5sNn)4gU23GzZKG_
zr59{Hp-9_vR*ZXM4stGhv5p^X7wznU{F8GgNX=K!?maI}!*u-u3xa7|(OwTW<5yR(
zfIY!?Bt|3>F>&s(8}GdSjO$zq{TD0YKd=%w>tqr?oh$r0Z%Q`*`cv`%)5Yjj{PFq>
zkNk3UhQSWQ4OvZ4*j|LFkQqP-g-lz;pfV5fj;^B6F^o%D)CdLBio1O(yFgUIxN(w@
zs|>tVUu*skr~^Lc_H1iR;k<TTuY(;LF>Qu6YIs3{ZX5vXi^Mx@)Xpt!^bJ<Zt|qk@
z)}!9aI&Kl@r1j?yEy)q2ktUUrn@-;dDLpsp#p~USan5t!74KU<e@pyS%i9IIM%+to
zALQ{uI?)am!=Mp)I(vuIi=RkNoJlrLBrxW&o_6hbFOdTQ0M*wytBamx_0!^!myK?%
zVtCF_K7NHn1)(ZXAd`ZMBdXeh!G)2^T0kU-Eo6g5h^@WkBVCXWwbC^n6c|x|8|I1A
z-}I@o1Af?_JL*TeZm6w4v#3UL^CMFlTiFy!_eVIczJL5w%(!teWSqB&T4KA4!DY5)
zR4k<JN1~BuT)(z4HVbKI8<}nk>DHY~>mGr>SsJ}N`O7j`=)-r4woUaTg!oNpt4a2H
zMo0wb<BlOT71bkLj)+CfHnWbZ!>-em3fn!q+d*@~P+?oa+M5}<!XQu*PNd)4jLB>n
z)VJ37nl%;`GlraA2|87g0-uzVP~_$&@FL2ptE1437^Jx>q!#abCayhuYWM^48NP`@
ztfQL)xHfhjq)xn_gx-b(=_hx4GOxG(2ziwKWs@OOR*nw5NsyUZF@GRaJ}PmR!7~ZW
zlN{WPJh4JfnQGrEzD<1Y^!9j;ZmBG8v}1l&aEK5;A}k5m8y-5a`d3@T-&^FIb8yVa
zy{%AKI!>zQR1qPxCKxF#P;-57%`3jHSOraoUlYHo*jV2t!>;J*dp=OHG{Msh5VP08
zl|>;VNp3SpOeD&ja%TNJ(mvb5J4Y_i?_weQ36j<}@B|fc&Q;~0*6F9`L8{qc)e<F@
zX>5zvh4c0}l@818hDwtU3IN_JNv<m~DbdTs3K#3L@0dDyPzkPbJ1<>PITnZ<YgR0q
zKGXZN)=Uv*D)Czsd7V7OElk%u42}PkdzwSN3;jp+^>41s|M3cJ#gqS#p`u)4U9crA
z!ORS|L}P%OI{xucDzf|Ck65~-GWi9u)iZkox^-F_Q|aP*64#V!SqK4dEH5kQ6$h8!
z5AP89X*Rp7ml+yJuUsy$6kuWnObSx@Ki?36)duh{h%H{T^=hbK3Gz!{T{#%?&h6TH
zLvmX$TQ@*8ZlbZ7qN7DwskJ@Gejq-iB{Ta)Pzf=W2Q~TO7=%<2lfp|x2bv1Eg)#4r
zn(o-@ZaV_r{)o8~tr-*?^^P(3OqHvdyX>o*MSjX^f~rMAHG&1nuB$BhIx93ul}l)}
zo-z>ODBz=e>P)OJ3&YaxUSe_JaXUXZ@Sr*HRh0LdffD{4N;5L-CSriSAy8M2s8bZv
z>!b`w`1nD{IMdF{$H9)w1KUVKGlAAAJui`(So^KSZZHz>Vvrs0BZnRYn!O$+d_mqD
zMaJ2uBhTi4Kqw8MXuK&=%G=XRUX9?jdod<xM-^V$KT5jn<{sk$Lu(IWbL#blkkp?g
z8)N|Os_ZCPzIaS&`H^bvHw$kQYs9oyo^IdA-Ri+JI%?7pD#(wHM(|zhn9cXqrVKuA
zB4!wle!}{Sb1hBnp<gT)=&%!;h1;ZUAN-E|@c}K9kHYKCf@axvuD2V~GEN5qL}a_a
zedaUwjImwqUhB-zWxUxjlpqaD;KS%_8B}1#xcWUAi$&CL^QS1RJY5;=&9j=4*?j1i
zeB9b}IkT+HqhZQOo}Antd3E^31sL!(Z@-@<fhNE@D|B;b`8%4ISOG$%f|<7uU155j
zO3}YtRIYP=NPpZvDWFeH0)70(8Hk6CdJh_n&2J+HqAU8)``N5)Y|Qjw#PfVlCt13r
z<S`3$7R21wcw}EU##OY<h>kEX8OBBW7O#INJumKVP9BaNlE8gvm}c!Gpy9go?bK=k
z2t2KGfGkdprjNSt`m`Zp!LFQ>+ZydQu&|AO-?~*zp_hv@ZEQ((vhKe5{?j~&Sgrny
zOU>)R8txZ5TAY7x3#(=iXI+cAys&#0>N%-{#Nd#0LWYy$G*xAM%WgCQQS{U6n?1Em
z?p`Hj3?|lT{8mI7lh!eC*RFT!E14$=wmK)RVMQ34knwxyhvQL+$Zjb5T3HMkUB)!o
z@dy1X7h_Uew;rtB7QZkc=5~6`&)+=Jx>RnZFZZentn8^_(Q;{hq+}ubdj3(Sh5Ck-
z*?@56QRbkD8nP_+QOWg&B51I%mpx5`S@^4z&-Tt7{A3>BrlSFl-@Y=0i=~zB+a4DI
z1rz;*f?Xx7mlJCu?+XvFN8g{nEhpbfsQw)<f%6prTEkpG@s8y*G%6{1s&uso6MTU^
z+=2{gBqlx`1S>G>IBwG`xE_o>j*7c6z=sC)HRm6D&J%XjBNy8W-S^a~P&-f6)ueqI
zY(+R`Ol3fm@_zj^JG=DsGt9&F!#=2PL_C_RG=_d48TDWDXz}&Gbc*@y9N2}M1K$EG
zZ-X|79(mWJGN)GeF~h+#&ZE?h970)cn^O&^VM6%_@EN}AId%QY)R$cwx|Le;bO~CY
zYmfy5V`{OKnVnTM{<SBB*uD@>-+;mrd?IieOx4Fu9P!>3W|+rpL!N347F6(i-XiHz
zn+!?rmR3@3xIxC6eF|@#(PyUDn@okr4s*D_zLaT=^60$Wv#PnZwkug=oW6=to>s#c
znOAL4JsOcWrCg$a?Vucpm@0g!x{Xtqc#mrXi|@{9reryNK8RIWV~Pu@I4LCb-l+%{
zmHqO2MUMSB=0(-X`dxE$9Vfs%yJ79iB^Ii+H&5TbsZXnXqt9aT1ugyWoF+jLEImY#
zG4ghT`>fxHqK5uCTJKI+5{6!B-M_Q3A^wD_J=adycltwU=)S@fp(H5sT`Yk!+3-aZ
zopVt>dTLLaU2J!28PARM<=@0#vmUwkZ@6;mA7(6(g!Z;)(qQ-6Uv~*aT5$dOG}a6Y
z*3@yMj}G~KhB6kz`lwWba4`3~nP0~+R%VlkS8u<i(){)<j-Axj5gex3_j^{2x4FEr
zjoAu1=aE8+@N=6Yf20<OiPpan5dLVwHhG%Z$IQR}o$sAzu+rzwYhZIZoevHgm;Sib
zShRVB?(abPsNi>iO2SGp*WXuY|22{Q4-;9A3U<={KQ<I3EsAzsC)jMPaNebjPr_j%
z&O~dKvf}*f`t_<Pq6E*P+Vb^nQTB`BDW93`(d4#WR$o(}l_w9~Qa-)1GyN#;q0&SL
z5Ig9mT8VtKwMm2PbHn?0dW7m6Bnp#Y!E&Zj9pC-W=9giG-TV)+x^d>jbTwjw;M=I(
z_KZ!bX{=X6xH&dSuEIN7CXpTSQ1Ps<I&vjU0G0!P+BX4o>G?Y2zYeV9I8E=UU;{6S
zEyS5NopGa@lq!hc;|+^r)ZaL+dglKTwYVn4)z5?KfWc(0p5JKG#F2MB+$s5{@*<~}
zJU@O8W1yK}wY{{Hn&s15f-f?CH|&kJEsr@TuwY3CBsSoi5Xl!ECiMGIBv$sB%#3|<
zp|NE>Ipe~xbw<X1!<pD%=g^YN30Tej`AWW{l>L<T@<9+Go6xb_FdRE_1XQ|OV{U|8
z=io?w*zbQ9y@Xk4nm=E4h5Vp@_JV4>&CO{-68#GheW|ZMXq(&U_fa+cIAK~jqOvIZ
z`htMNx7zbA$La>*k%70dHa=~qhOw}&i@coWbzt&+sNnpZc6m2=_2Snd0<^9jlpCkq
zFvG&)`?H)P$09QuX^gL%h~{nUE9OxMJDfn5ZPOU*R_0`5<^+rPsRJrPktgA-O+JPN
z0V;<ow0B2YTsqE{H>*eaho4@)f&2x)ly(u1aOG(LHfH!ljZ%2Dn$zc6MO)K#@csIJ
zA%~oWlyOv_t=z9ut2oMbg5In}^X9AL;ZH{ygyWqW;yM4L-HMs<iqr=SdoS^~!SdKo
zJxE2@h9Gge#tS+15*8I|B662rZ?QVW0tgGI7aW(W+={cX%7hT%7R^#6F&rj5>r*I;
zv<1n(Q%~BL@3I-i(Td(1?aHr{)s&{@&}8XBL8bxCjxODHjaJe^ChZ*D${UvYhD{0f
zl4l+Vruja|ASYCGTz1d|nvBFLAn1CT8!8Vd`>Xd{f0{DZTi!nv`@i>0zRI&mRVuOG
zlC~PzC%H>C!8}58=@f*wI>mDN{P+Cg|L&Q{q^_{ilhIV0sp-H29Be(h_RIOO<4JMB
zEiRi3HvJ0IE@XY}m=ey=DVePv`Vcg(H#GOVCoN<@mt`Nlvpbw@0?*S1DBDe3{*)na
znT-7)PMPoGt5r_Tc>Hsy7yNVYMgrBuzA+5vPu^=`gOi`g!8?KUXBOE`riDEBk;k*V
zZ<LPL287KV0iQ$akEG@PaFALYnPn_j8h6IRbyB;vWo=W49|$}zD*E_vo_E%Xw{nto
zp3V*bC&CcF&lC78BTkBV)GfrH_!qP-|9$)bZ$tXT{J$fL&8z)$W|~G1UnD~*14Dk}
z!>HAwXCyh7Rf%+?)Z7igg5Rm3-jdQSIHp@v#%Zc$WSl3=5Jj+e=mx%wzp``5AT&1k
zdlrbA9!21r2+9Y?CPfS}iX}mySZ{vhW-DN;?bHR#k3=TZi_)B$h`tq?=iSUE)Scro
zqo9}p^{c~@Eh1pYvi+J)2w?jqHE|!XsOV)-ATWe?xJIC<I+-LTa#?uc9-K2W7i#q-
zN?k9@u;hFFlcww8>AO95mGTM`rH0oi(6y63{C-DND)-9BUHLjY)`~n>7?DUjt2!_0
zuZF%?LKsfHRtbQ?wJ+q!@yWW1*pA$aZ&JT>trvw>@d_^&K@#`L^)Ja4#tLUPz)x->
z?(<!G+y;Ev8%i2LLdG|Y$V<>+&ycsOFHl7gSZrm{F^5~(u9W9@&~_--;*!qD^EY`G
z6Z!frJeSEpqR!27Cyi4v{N-WMnfL?kXm)%2N>g`fTp2@;;10`^kUO*!UWAEJ52yvL
zIf(wOnw8d#UFo%6GvhMV2E+;J)rtl)GC62v)N0jDXQnK+H*4LycNKn^ooZKZPabjy
zVNTn#vs~G+Z5*mtjhH9&t@UFZq`_me%2bhvh}JTeLDxD&`Op^$oIzSV%%p~FUBb*%
z<rp7PBRTNA(MmRehe{N4!sTiF1w+&<*wCqdVu54ORsEkq5i(94n=vkhDI2Bz#pQN=
zYY)2!&8gCLfo0M9zX04$Z`I^a7=hvnZTuh;20S{>xc*0GskZUg5halYB=yVFPdp;<
zpRQXQV+I9xCENCG$unxwUUxFewPQYrO7=1<(0F`g5hwimdTI{A2WU-9`}+yp_SH29
zRsi92=>g{Cv!xd&JMT~!aK2c6Ty-svc0JVaC$J*XN;EH9-n%}=BTRMJCLE-r6)<>r
zfq&pdUj`0%=c%>W!w+>aTsG{*Lp^Wdkgxt+p|KvmODx#|&K4V5RIUvh>%$L&<1dl{
zCuMVU(f<|Tho`3D)~Yr9X_{_^SH8D3OW0#T1G-eL*75S{Lm;P!UR>EB30opk2ET6a
zWt~j#XQ%$(WH=Y^qMZ<7l^7K|%r7+70=+5P=UM`EZnN`8eVcYttpj-UoE05tJELrE
z4g8P&Z>XxrKL=^I5EqJv`-;AfsE^V5Gp^g1pq-!|;3kO6k3~tvCKW4)mTM6xDxb!b
z^6f=Xf{FwavtqN)u-u8AMJ&*Z&{-}f`Rf6u6SvZaF*e5p#E@s-sX^Sf1%|LE_C5{#
z{!>&J5}##(5EXpK+-hosCTcfFb&oP;unH~RnGke3jtMTd*aJ+7sapZ+x8Myss$2I%
zx!7w#hZ7R2n%>mKhaSOi0&1OyMh3P<d@)gU$Yq;P>qe~`%gBn8EjT_7g*y81g5g)6
zfWZsdLLf-rfu2LMIrSZq`%f28R^(MRzM$2N@m!yaUcu5;{mkM9T?A|C<YTEx7V1um
zYePI)?~Z^Z!gD_vmzmuik1*<YmGa#3wzG|^P3|-X_jC*EG!sMkFw&bFP_%K)C{9Pf
z7XdyFI>DZ8wEIG#RX<KkVyIHkqxPcp13bSi-V|a&-1!{E0_Vnm9NFt@%|iT?sqsht
zWCA@SUJpSdBFhFg**xSA!=y!uyy(K7Eas9eW<PyK+-Tnrw_M==*3X*1Fv2s;G%tSq
z<2f$2`QV@TYpWg^y}4nC;;L`KGsCl$*vo)Hris4*$L-H?34b5_&-)AkXky{q;x|L9
z8>u^8kqlsEs(-Vz__y_;|E1sm1LM_Bi@h7`j({!Th!Zi#*zej%3X83cWGEw2lePp3
zje_D)fh88n4Y8=HzO^~hl7qPz#<<l}Eno5u?%v>S*B>Sx5D`RYo#E^7sTilZl~qC(
zTV*yB#W5rj<w@;QuGcuAaW(J`|MQ?{oPHu&XQrZ^AATE)*3{?3eBK5jTh*aK)~{79
zXypc|$P1!l<@c2#DK}jN=kVnY`%4Cy0eidrk?PXF0HD%bK(6JEk-!!jU}n-4^~hfD
z`P!pxcFVBVP)sV&yTWNJd_JgS>zFhOCj<WL-tQP%V2QsRJt*2z!1#eIn5h>LrmHc1
z?54=b%AS8=;%jElB>5UK+Toi>Pz9q>e*mjVQ26}PJ<tL%oK?oV@o0Oaue8MT#P)5v
zI<~|YoL``rz2rN}0!VHl<O=ZDy%{B8zTB3tA`rncHZG8wCUI|kRGlQsm5z?f%JJR|
zzn;GU3r(>gkljhT)Ajf8oU3q+!bovA!^rD4rZ7m66(z2SFl%g)17{4GIr(R8g4(w~
zK$<moA=*lP+{!kGHARdv-0B%kZRL$ytFL&*e_VU(i-A4N#lX()1F7A>SGK`OrWc9x
z9;!-8=j?sYcxR998T_ICL#d7hJ+&Rkf#92UdO^FTtt<TH1z-F#R!F^?VgY0(K3L@L
z#Egs2CxHlS01fsPq4))O;+`leuPRTw9_BYkPt|yF2v=^%9nNUyvABws)JNL6D(&A;
z&wxx-;16=e^K!8KJK9?c#WU*8cZdGeh|%PS{?rO9#q6gPMwhn))^Q)CU+$tIOxA-}
z_=jzRnX0pH+2S83!C#yHPzXOvinJLh;75e&1nQ$qdknpK#XA7+nLWLgKe<v#>=x3v
z5!^B|EDK&FPvazZ^m@p>2HPRalbCrR<bF8;9`xC6Vw^i-69vfCXn7Ks$Y7@p&UZZ;
zZuHF}k6KK{Oy%WY+|AiTY1>Vn>1Hb-y!5P=MA&+`LcUQK9DS17?plLGm&l091gX9!
z_&7h7=z}DgQ(vAYqI(2b0|;v*X}uO4wl@Cr#TOBeW73Lvie-$nzZgK15&kOvo}6p+
z>Gn(WZ8x5OQIV>1zf>QQDkY}L0x-YRI>*yWr8KREW`3Dbd2C)ZK~(H2qdg^`uhb3S
zY0eReM>ycHy5t-!ieK4^(mHc(mH?1u%t9n^4Q|WW*l6ky?6ZtkIH#;<?4qZB-UY1)
zhND6>^sNNXz#|K<ETI@n;)9IV?vZevIo87m5iD*Pmu2$O3)jj7_zL1$)*z7rCNWZl
zPNkZvLV(u*jikTN5NX`AcF1=DNaAhZHf?r+781hq@|(`npO!#nex}4JD9_?=URE*q
z_2kVWB5$Uz$0V7Wn!4t?oOfui{aod6JYW3L%a{kI#X3Q4>H6~_E5+%`;qO%Pf5>wG
z6HH~+F>eN?>GzfM^Ih}Q^sL3z%6RJ#BXQMN6vY3;8AF%qz{n_bAPe4?mqA0?n!RW4
z@7<cI(HZg_lrKTob)8(=FNsJNvd_@tC_TYz@l;F9NQk_267bxx8j8M7uznnQ&;N#z
zEfnaPO-mbyOaY;&DS{soaOoNM@8}PpHBo#gX_j_2`SXiNM11zE2kENuK8Z$^P~xsn
z(&e%crXZUBDO|#Ua}2Pr&5+-0H5rP^<T{(cos^aRFNnzZ|D#d!kGKSB#EiSV*Mr3G
zY8G4}kDrD5bLoJ~5t^vf^ZDafU5#YcF$p)(7=X>~#@6Dk#WBt#ZR3kMt|9$&R3iX2
z{mY!L8rx^$Jt!AE6Fpmf3QkO&eze}~P&fX8!{j6;E9=({If`QrRwe@G*2Al0Y!s&v
z@)^_l(81a0J>x?~nkw4k?>=P?zw)I$<e2F;qFZt0*07U#=@`q<kUXy<M<Q2Y-Ei^n
za{pJ2eAhQ5DAQDJQ<;MuNS}XR#Y%8_GD(OZzrvrM7u*0dt7aSwYn>qmG?^;vHc=RD
zieR481vUO|7+UwT-zdVGKe!W#I+8dL-zQX84e+OHs5-79{rw1QBdnXzZPc1R{caO7
z*)l@*!~~6&?MXX^uxfQkukXdDFbkS3+0zeToV+Gg4bvQ_*>2bf<ZH2XvGZ9UEPytI
znO;Yke6lBs9;YlazfDy9Q!m`eH^5ivbsxFwPiw6u_If&Z)>pKo(~hjR|K&L~zV_D-
zgT&NrXdK6LjSuaSO&~DVZ@TI_xf5Me3&RCK_5P^0CkwA$eF+m#x_!w`1zo+~V69%Z
z1(*u=%jpGUR`R|XIkt8}3Qb2i(9_%jfIgkDt*!IuH6+~tRNo8Vgabz%!^2d97fR|+
zET8#R4b1uVN8ekpIqL)LG;zLaFd(`89gkCe3&~qtzKw)47C}Jl)r#)nIBDJ6G3kRA
z!ZjcjNgV`_q{6m7+lU!cSX;?$Ua9wLZn;+fa|}s%p>ZoIpFwis?kn!S*&QNKoi3zE
z7ozqK@f4&5|0AR4#sA-J10^CK<BtMl{Nd|gfP&4+`+xUAMLA-zVHABlEWV2H;YNyQ
zU<FbBQK%PxKqv|ew*Ef+pZ6mvyW;XO#-IMcZj0{zwv>JO-wI!4CS3pV7)AK6Nk{sc
z|4dCq=q@Yr!Zm5b0nYNr8gAKo!!q@RB;QvI%!3)wbhG2kRo~F>UsXug&5C^LgqYj$
zD~vySGQUb#_YR@PY7#Pk-9T4pmP&FpRw4}dG-B8_7Z-i(cuE(Qs(v`04(c_WY!SCB
z`D|aDpm;3ZcC|f5A|c*XLdo=iH3wl`3xmH5gEOp$zQU(g{nakPr0_5Cvbzv0ED?`{
z12M`5eN3s3P3Gq8nEk$7yW0pEDDK7Jfs(M&IS-d1Ygi58wb3tc{m*L=NK}lnl+2a_
z9lKP~PWo5c>eI)(!dlQ7){TbH_Au$Ox2OY`0`&2t0KNQ11Dj`(hj#0^%b?%cH#LbT
za=2{%-|a6Aw4PJTbPu5UyULA`8@P_Tq{7Nb@a|HP=#XHB7t7xcjYy^;z|f|2i{Lv#
z8$<n}$pO%h*tf!FB=Gz|k=;%)a*~@cu>IAsvChn=7zQhgrbXgKYNni@i~|6V$|{Ak
z;vYprv~|<@?--YAhdx*ScuH|rcz#v-$c}LQedvB}QbF7fpr-#>8`-X}x?^lZTywP%
zLb6c6&RkZBYv`an=}+SsdPQ0o-j-T&6m4FZcmwl-htO<N3m{qnl>CP0uLpk0=Uc~g
z%TovZH}>8FJdR~a6KyeDmMlh#nOPQC%*<>tGfNg&vLsu~%*?WwEsL4SVrFKr)Y|g7
zckY}!JMX>Ox3k}VyK}m~?yAhn%8JOUjLM9R_@kid1!RK!<q<6|E&x6oMb5g1*Dd-8
zv!{Y$2|(<s|MYP%{kAL0K;@H`--o%Ivn=HnTPAs5^{M%<D?a4W&(nw4^A*<nEm#?O
zWIn+w>KeOJ$)~X*%e6%E3IYj5?=f65D7z&aFWHwgPqu(%@hhGiGrsCO^4Y^bMcb|U
zC|5uz-;0d0v!)}-$Y4U4um4`~IP<eRY<+Py@;J(2p4Mc=8Rvu3H#&B|t1&Td(<gZD
z+s+E!9W$V}`1LBbd`va_wnL#m=;C|i_v6P>lu{~SUH5ym{=X_95Aeo;GIPXGAi+f}
z_(C*0atLOhW^Y1T873e%{%V3Wvvs8U<Wn|I*oNgLt2|t)n-mGtKh%aiu$Qeiz<0C$
zs$N3&-0o}c!5v;hj@5kQYw@W;zP*u{F`n&nRsd}Xm*e6g@#B`7@aH-&I<02G%t2t)
zQK5QG0TrintVmAp5v{RjyUD4AGt93P=GVAgvf{hfI-tOD1?f=(%%em$3C<2<#*89K
z@rA`b&nUhq4vCe!qd+~PPo+}N6-8RQI+i82UQs(?=I`<r3xYlSg(3qhlrO$lVWw8J
z<g=}gf%V$UB(n#kjsl;^N~(y_QZ}vCgJ`Q;0DIx@UX^Nhg+WQ1%uPee6(I>zZcA0;
z`h_=z&5rz|EoDOFtTh`G=(th@fvE>{VfWtIB8IuW82uxexLjE3@7#%#*NGPR>FTP!
z4L;YE3>8RSi7Tvpzh&*Ybk?SwTLz|qx350@^E}J6XA+1Be1}f1*jKPB@u9R7R*L)@
zYR;cnx4$RCX<qm|;=0k@NvnRu-WvL%><vL>ME!StahCKb>8nu@gA1&Bj@?E>!r90y
z@`gp%Hl-otK3ul}6Gbiv5)`ysID%+vojzZrdDuXP$hf!jHevLGw#AZ#nx-n3$qV0=
ziv(F4&rd<y6ELH1dcIRm^9dTdmK|JLbKa>}FH3k^WpkUqUm_280j1j!ExT5hb>opP
zTA;!fV5sP>VW<A`qCs!V@?ick(780Q&!UZo1UqrPtHW8XVvCDa&inyi;&kB0uXbLy
zvKa`Jgo5^n8XYa2ZhL!T1Pp34?DTUu$ilw|)20o2KF!Fs^z~W(rg?A<BO6oy+5`k5
zgcH&@qU+V>wFVQnPwVEUOv9h1b#d?L5S{~3u|S@Uy(pF+RW{N#a>ngBV@ya>t*huf
zVnyC6;h{6b!;wdNyK`(ON{XFSk3Tgi0INzB_ea7P{2_t%5qn>3ioU7f#x4?akgTO(
z=Rx&zbL?WB$GAc)O{xC&Ira%b6-k5p;%kt{e_YDdJ?l5u|5IbWC13EhOBx#=UH-DR
zZewgolDh~NZt`{CC5Twr8<{B>%%0XOKt3C5IcvztndEjWAf-|NY8p<%i032xog3Vz
zbS%z#Z#ufHuaC-l`<$oa_Vkm7tO6!$XkYw8Q4zV2<7Oh0aXCM}E7oreKRdpWv8HH?
zoiy=$8!Q=0%S`v$Q*dh?m8ZiK2SQ#1h8}c()%gzZzswSoF4HHDw8qJ^x>4AXWdn(F
ztIUt{5P1R198Wts+|L_(?^JJX61c}*|GW4z%6RN9_NXGpZuVzpJ|Y^X)bq8}D2+9x
zQ3(>?2nSEC?LukA|5YU?2EzPQ>S2XY839h9nYz(6K2apiIEs~S$x8S%=7~Fosz~P>
z3fcqok*{Six3%5B*e3RYRT{9vYdam6Xz#mX{XRu{g0L!s%K%rg#fbEVqzMT}Tk6G&
zfo650&E~alR=)TT*T#%_1x!puLpys47JA7b5EynV9I_77fdt^EO9BRfm2rUY#U2oz
zZT<)EZjt?ljtrdv(&42Z-3XHI=f<xDLwnY>EQbCPBgNg*923A8v!&?iqrR4fV%B=C
zLA@-1aatG)`b@0AL^cOtr0+4dS!egS=@=B|I7q35C=grPuEZY?2rGc9mCibg1vlWQ
zPn+i%?Qa5>TlAONgh!t@;Jaw97h&1-2rDw`vq|Sxsf9qq43K+-yozu<&&``ir|cal
z?RDnctcUJMZ^YMDFQ?sZaN*7%JqcX%e!=N=>}g(LOacx<M+|j8KO?eCo1_o$Li*Zy
z5^`6ThJx1HsB*Oq{LuMCNzoOUr^^YJb(<5-jP5?f?q&L;W@E0-GZgp@%3V-B2V9>$
z<9h1J{W}4ZbmzmLOp83kr;sv~?C^N<FOvq}_j8Z)kWE!)@TkUq##~~|pqc%><#dhU
zCDf4599#bwO9SD*gI|m4;E9>Bej;u?O24$0b)TZy+|UetspTce7u^lV|4`lm`y@QY
zr{n5qUr?~v22XA;z?=uY75+xyg6a!{3xm<*Tpxlx6ZX)R>@eCQPbXD9Z+wxoZk)QQ
zdY<y<W?DM7%G~BPM2{3cAxpjkL}Ai|+(k-slgOgb{;W+5x6OB7>&iNg54J5T_9A9e
z#c>ZmN8|;r*0R1U{kLF#W$xXJQ`Xvqk@+#niHDf+;{6m(Y~gcoK}+sm_-y<R*@(eu
z#|Hp-U*!KVcpvbRheOyR6u2E$4b+`BmI+HXVji?nHPZ|;`D{Gk;B)RpG@D_)X@I>_
z#+k5TxD8Pqd%2-h3*H~-6RhyUd@gBGQ~bqpl0Id5>t}K$;PdNZ38&Am?>oyj%2u<f
z^mXFY_cEC!@l3G6rvt#io$kterK8~Il@MH5+cDQIrGG66Zfy+;pG^7*%ALYn^U#%Z
z_rU8`o}IQ!qQi~8xz?8G!FR-NeAnDt1Q2@Nq}9XJRLhE`7>4hm7TbAwh$(zM<<G%7
z_J@yEl+NBBeFWbkvTnW&kVHZ+Aks3`ONn8giL(SKh1N*Cvpwtzr7nH_r^sUv;Vswb
z9&P(9hDDJhD?>uRvUp3YwqpI5w8!p0ZM2?YXf0?iuJxOm)gn|%MU9v*4KYq%ep?wt
z=>*hpZ@RTJOYAp0E3_@F%XRNlmvucSR!A%I9h+6q-bt(|kaIdFDf4g~*Fp5HJn>9a
zxzNc`9_z{3!*s7;TS}y`N2J$9gjYYb+^nku(OTxGO~PbmPGsFuP5Sy3XUr1Z@}P}z
zAtc_OK#@bl(#_Bf?bQVc!f|~)VT3wj876D^**4qao<wZsqBOv$24I;I++?FFHfGX&
zQP=TQ)=WEXVKx;MrVE)b7jNJ4WFJ+(z3ij5MYm;M)J;xVPDCGI7C6Vzb-t|LO3j>B
zs0RYx*^Z?U$K_cyecFtoAW28gQN##BW<`B#4x4jvTF6+>ASgYN8@tz|KF^{jLAots
z!4`bAj8?BN$ZWfvCA;ZQHeGk3A#@QGG*?@ZA*!FJSz^KY0is<24kFCNfd{1Fr{x7s
zO&!a$-D>gnoSf4%|ME0B(BWFW>`hcJ(#`ulhvK;}YLohebap+$T)p9AzatVlRIwoQ
z+i+$wP|O&7_N&OyT5D5Bm+}u$9{Q*wa91TAHB23QAz*=yt@jwz!0d7Xd+n+laB4KT
z$oob53+&;ybp&RI=>Djzw+b_(fjcbB@&dArZ8JP}v$3ZR=LIyaKZ3kFdQKP*1!45-
zs%@i28lg|&h&!TI+q#vjC6DtR#-oMy4(Se^cvr^}^nqpc!OUGPmBb*mXB%&UdV7ZP
zURzAx>9QXs)_gH7e8Q;lJ^IXrtRwhzP20u<Msc0$jc#E27CBitM|So6_oJ?R&jFOC
zg63|EtlQ8$6oY7c?mU)&aB;s7ln&;1Rt{4PSkywF!}rjJj$-i)JsprVf8d6D>%<Zh
zf3MxJODN{D;;u4FU%`k{%dyi&O&Oi<lrlSunU744<K(a~FhJYC6NP;GUmE<m=^24f
zFI#&>bI}qHWvA6(RZon)rEQ{>ex6kp>TUf8cyy3Me*q=C7ba%EpY{DTIB4w^5cT8M
z9xRgg%b+jon(^NK1q4^?cS%V1YR_2AacvRI{sPKz@9wzgPkRAH?}O(rik^|a69TT7
z$7@d^VgY}Z`j?j2iTG#xV(T$mh2O?jC02k@fG?qa1K{iEX|UvslBpuQRC_D$yyw!7
z@4XjcaN>vOH_^JW_Cz!acs;miGP<#A5I$FJDLi6-1k~h#3mp%yqW-rR;@IiH;^Xn&
zTtc#z6R@_}4p<-PbE9Pm;Qk>{53I2L^V3us!4;Yk#ud!RE5##tAqXfSwx#DHv?fwZ
zP$nCQ(dhZb)baD;?zPreWV-NzZu)W@%}K{!M~J=}5rX5}5wpD?7HXQ`CQ_Rs7vtoW
zdS+&&6B)Tsct#=u9=xuAEkIX7eZ{8&1ZL_F@jK7{qk50ft3MVi=rF@F8S{X(3dM8&
zin-)FAPR2akR#q}0G7()T?oOW*|&NmoUIF@{M|80BMn$ki%FwW!wyWcG3~2O34(dC
zkKfr+PEaaCHkMo?KU^{0E}!j5)PIt<70{PXkMz}bFVlAq4N*Y8_XhNNNKs(XavSGm
z_kdI#1q9323U7qy-KxvPf0U@yIS6eltrxA8-H*1r#sl#?k$COXHnSeF_<&m)1k(>#
z^r=O`S+)d)9VPMBw<pvsMrJd{BFQ8*Nlxepy+W!XAy3wPUS*}0l-)l{x{m_N5BdF+
z0MtWMKdp<)neZ%=yc+!H79IRo7)I;65Vol!b`%Kmu@HMqNN_v1XW<LPlz&l$`R!xp
z_^r>`gT?cXGZ|h$+4@1i6Q$MhfLGY7+xq`eBn)P_PK~L?qY?bc3mc3AXkxal1O_+P
z9%1$k?l}N?5L5i^zg{H+r}d+((<*pAqt|Hq$!!-%4LF6812@}5ycdcdIz3pv<kP9A
z{SK-zxh9Um&_qqwWYFGtdpF}D;J5Q1B`9-B4^m-z^L|zoExamXUOYVRQrui4@pprQ
z0^kegBG%6^_7_h^cQZ_LBut$V$rD3Vk|Xw+3Ah#>6V|uU9e6M_85MFoEG&H)=ISZj
zt-b5jKjDd!VwssG)5iJZ2JqZbO|^Ix+$vxJGk7LpKu(vhJw-??@aepO-nRo&D_B6f
zb6_DQS%1EePqHjp8F0l}-Rj1xD@{6o_Y^HZ)=B~QwlwjFjl(O{3fDE03;SotYo;f>
z-=b+YW^)bIV_5HeHK(A{I$N86*;gs~5Pi5_>fyVJ9dCH}Uie-;7E-1;XU2w)vPr`^
zMMIIVVTuXo+`KJeD(}YUSi5nRPyK>S^_tD+qb(jSi>R3QezLRn9G<elI=J~#KmfXw
zi3U#UL54ml5aP8U;=PRS`S&QSi~@@mbm8>ch6)-_{8pA<T!23Gv6Mlh+m|~@H$-i!
z;)%=Jg<)|{iT}B0kkk&j2okeXr8U#{BDd42D&&bR@7}&ooF9FV0o@wb60(+alU&!8
zYOehL*5bPAIOAhY$#kXL0CJFQv}A#aB3m%oP8{*|aHt+}*DA}mSe@bcsj3@G(#z4_
zzB0z%gRY*2PBkaCPvae48)x5N-S261q$$q3rs1cpi!8SBey%QPg_L}dMTtgOhire?
z4TBkXt7}S}?_O;0t?oJRx)gWAeh5GpP#Sjr>00&Xo_`Akzy<iR$~eQPP<5z&`>3%{
ziEd%UGT=A)O_4n(&~7mVWKzBIWYn(nUVveWUU~Vzi(^ntjdiemxcwVTqM+$^W?`-m
zmtveunw%fZy;|Kv3XzO+sZ{j><Y#i9q*!PRxL<iwVK8IwRA$>8bDjjxeZV>8tgBXd
z?WHU9F(mO~?CByI*&irb9n<5cF|otiTq}M)iCtL96zgkScp)#UO4}+^s$zq%SjkYP
z>=>dFl0X{PRR^gdU-Yr(`EWO^Z$qB7nr10{()Yp_XOu16SyvWUq}Kfq_<Ktw2v|9b
zNK7=x6rpYnHpYqKH5u)mRQ15{txBujN-v-|mihGi)XuF5dxDnelB^jG%T0xQ>6><n
za`~w29z0D`dRI@KXWcSNmRrMlJ3+jH@`FsWS@z+uH@W**o31}i_2e~Z#uWud*scdE
zM+B&Tb}2UOi4jQDhDA9W=;{e8d|4#ZS+PVUX-u=Ns}am1mo>T~0I^)2;M|N7LF);*
zj=$mGnTz3WYI`G{sQiwd^@~xM<ua@|3EvCIo9tdrzjbOWu20*p9@?QO&Yn*LC0vTc
zkIsAs6jE|sJ`QJrt<B!TwYcqHn3VqlGK2g2)jF@;&ujft-N{!ST>DfF+y{3-!btCo
zQM1{Ox}rQaX^a2+&0zjnwfm3gGyfqIn*USIt%Td^c#5rX2LJTizd!o^&q=__wks*`
zozwW;kl<$2ZWQS`RiDAV7$1#sE&x>EQ+2%b0`j>XXL38h1)p|@+x6?ub^r#!C@&!8
zez2<GFEtE}FakY`{J5owXVOX$|1vIRm(!)zIh~GVzitt~nd%o%0xEb`;)$K>S%&yQ
z5wLGkRZ=*r??^ir_dDDLB)vcfuHXMlSqT90oNGPsS$EiPZ+?sE3iaN?{xMPT5^$GX
z1nhx=gI_=;fX@Lf@pEY?_2Y^C?$c|(vK0HL$0t)Tu)O&vN{P=W)^6zic0^u4^-5yI
zdKFJ=0jM|5z(^y@AiQHla3iPV5Ll8O3V8up<$>|=!39xI#eTP?)Oml9D+I1I?YKI+
zNO}nQGc$kYQVhe#t?|kiUT}7#5$xm3`T}D9X9}bKOnh!s<s8_)6YjAY08SaN>ND8=
zCkp?Gb_}JP#kJ9U0AWajb?xEie)y^TPZa(W>A9f-tvU}K(8PbW?q99@*R%VVWcY_r
z`%5zX@zVH9?*8>w`)kbb*O=jtH^W~evj5A+yP8Dr?uP*<JcA&nI)h`T8lNKbv+oPL
zwo9ZPD?iyXnvPaOX=Jdqr3&w^*$blAY2;Lc-m#z7Cm!wky(}P_+L<`JIGGyS{@$}U
zvO;8IM`T9)y~D!F%*@UCk8I|@XY=tPGKt&UxgY{N0s@FkiiR#OrcQSMlGIc%vNARP
z<0zAqt)aOoHzFGwaH{ejg~dEvBvf1sT}*!$XA-h;urOpsWcgjS^52szh%7AsD6Z&a
zZ>(bKf~W&rMpPV;N!8TD1@Ujy3jcj8^7pM2qTcT-{0kEtf1*~^)4}vNo#uc1JDCEs
z|Lqb?a;7GhhQjt9zy*HOz{Sdp$j;0G)WjqLa0nE1Mr7msgBm7fQ)hcuCu2Yh$j0@z
z93eY9``-n4{+5(*vUhd(gDn++P$xq>X9q*zTE?D0Wk8Ooshg#-sj`IdZz}&p=<n)(
zxAq^+YH0&BCD6P!KnsbQ8rz!y6w8|0nY&mZvT^@$8Q{#n-!6~zdbK4x0xo1%gByeg
z|6G*U+HKNa7N4->{P_U**YQtrKjGctcu&l4bFyYcD%>@!$q?|^i9F1Ak!fN>LZ<W#
zODU?%f5DYS{<^7LPLQs@{Bk;5*xT)nvtz5l-X@lDx-=c8YM+R@bh%F9XFsgw8THnE
z=Q8PpxUtHr`QZ(k7r61TJ#2JFVD+O~^wQ<6<pbe-9(;GQj)y=H$rSfzrAd+q49C%?
zxKeXXC1VnU_n5d=CMd}=MGi6}!LcAKPRZc-BWO?L@-cL>1)0{+Yz(F3X15{P_*Sbt
zJ0w_h@d#nLG5U7c$2?7?WJ?btGhTR8i>tS9GRGD(2B%*$_VD_D?H90prF6OK?<lrN
zgamuWON)qMz+gSiS=cBIg(hj!sY{3Fe%79i0--j}e6FCpMQ|iON@b3z%7Q!Kz#dv^
zlKx%@nz%tA07KRC=6z6`(Shx`0xOn?B`hqWbc}RY&HD;-`mA^<l}fgAw3W(YRD}HL
zPo7o#Bh8dVVSA5ds{3D7X%aT=7E<(#VD%c`z~&1Rkc~p3Z-+(^jY5~b-P>g!gqG+^
z!AvEN;IniO$*1uS;8c;3h!C)Faz!mDvk<LxV-4IV?JcSonS+NcZ?MseRn~beTgbEx
zwUFQTzL`b6&*eJNRP8D=s~m}M2mZ%s?ham9gtx`+4+g62E65V&nN=6w%=i7TwbO-o
zylP0-!xx+GwjnB`{SZ+Dgj~%~=&7Pap!3qd_)iYr^2b-=ype4wck3#ChZ$@{5|Ezu
zW_OklwRWcXZH&0i#7XEbtVG=UCp}w*^O8GMjLY{Ha3vS<i*1G9cBw`BS@2+>Ylm~S
zwvd+@KScQ-lU4^_A!rMOUt|pUGeQE9uO*`3R3+Mf&TQ|KC9t?lF^=U9C$(yD*^57%
zbjuz&>q=f9sx+|Cnq#w>$_figG}7^=+a6Dv2Ep(<v1%QJ<lS7ekI#0?tm=pnp00%L
zz;l+naer*acjJfW<6?-4<mu0Aj^GQb4L9J@G`*_U{eFKAW=ek(YD@Jpw0rVUE#M#-
zl#FEq+ir8acf0HQu(9Xo`}nKB##1BH9_%gpOI8%?m*~LR_l~A^58sRJ&BG<=R}c~E
z4@&DIO-$G3FAoOLEiG^V9f|n6>;3Md+#LTZ4uALh-+4NKwD`NwVgIv;RB<(O`9tpf
zAp`*-1;`U82m9YW8_~td73kO+mL@>I=Hg;QWRf(sG`Da;WasAkEqQG0om3nQje#Qn
zDm0jcEnS=yO`SySZ5{0Gev2?}Ku-K!UWkgQ{u^n*{tp@YcWLqR^JN|MT3TF690UOg
z0zm*@(904?1Oy8W0}BHU3kw4a2L}s}_!<!r0Ra)?6)N&;Yz!P6Yz!<cJVFX$JbW?&
zEUdTmZ^<aBXlQA0i5Zv~sF^9KX{di!0s#jHhX{}O1`+WMH69io_5bka<p&529%2s)
z1`2`{1c?R#g$D7`10n|Kgn{_u1N!?10ul<K7Y-f)5eX<z{~81d0R;sK4Fv-O4Gom`
z0gi*9(O}R?ScG8TC>g?$I%2SXiphZ|6Rz&WRGvI1XESmNKtRO8#=*s-proRvp=Iab
z<l^Sx6%iE^mync_R#8<`*U;3`Ha0OeGq<p`a&~cbbNBG{3j7=t9P;IBXlz`3LSj;K
zN@{LienDYTaY<=SZC!msV^ecWS9ecuU;n`1(A4zI?A-j%g~g4{t?ixNz5Rp3i_5F)
zo7=nlhsWQ1L4ctC#uo7ZH^%-AUuXbdkkHUj&~U%`f`D`feo$!8FeEIn=t4?xhK_GY
zSwF#J2*>19cOsCnDW78+IZYyBk+W}5T>NJ356=E$j0ODv;_M%c{VQLKAY>>A;O0T0
zfdoO1fa>^f0jd8_+NRJ~ccm4$iVXm`s|uA|o9ekX$Jh6<By2KH`F--NaN7N7YEy-~
z2@6U)?YqY<83`C+1B4~kM#2D-Fc^x|+0ef==Ee5VC)U(;7IW(*Kc^s7iIrjG6j#2E
z)&)%FX<c06LeQc%5lq0bZNQs1%s+|1j4n4SlSjvqXAFkF`80uQ71!^Ugk4e~1{0rD
z{anV{S7U>7xdxN=ZH%VHEUrr18at^*&$66}h%-T*3K~YSgK2dC-Rwf$vynBvI&Zwv
zp`zr77AYyN>fVmYn3r+-4F*KUhFIgYtLOEC%S?5Lhv<)9HW`BIz(^z~c&eDlo4IO4
zRxfp;q`c+I%E!twXN<c{g@r9m#eBy?C&ySR@=v376VSd^Uf_7olA}k}c*VaZaHAoe
zfz*P)mJbTZ^aW(E{Q@#VQLy<ggu4`#c4ky5Rje(>D#kEEL-#ym4iPn>f%_clw}GI=
zx%ymYA)t|bKlTDT^}8v)fOa0GtjUy}9P*nb=geta$1n{4Ogs_5qUYO%4xkx4qp}^j
z8e-B&<Uaci9NW9n>2NO;rC<iIeWr)vgq4RlQr(_kClc1_badvcMrbRJH&wi|iH6(L
z)R_G2V_~2*>c}vI$dF>h6tlBs=l3~yaF5WcFR4SaT_>&BoLP6F>(dmcQ@H<*BotW%
zg*1(Un@-Q@*b>vQ-}nu?PLJDhV&Niyfh7~LE}ji5oV<)r{vmuisYiVYH4WoJwzeOt
z=a7rW`7-kr%PESvZohM>6|ZO^T^c6k`e{@MQqZDKB*JxRgfSndyVZpP|Lpf1j7w=D
zvrLK)LPYsYI7IQY+?IYvI<JrB<mwxX?o@7gtw)s@PO(-<5<OFaTg=P@@|PfY9#w3(
zAeDoe88vh#;OtUhNi$bHY~#}QDeqXsd(u#pU~UXv$zvinWgQuM54!Y#Ew#Kod5);)
z=P#e4Pg2RE@fCNax|e#U#UM>A(?c;;cS_j2o<A2ah%CNShVe#9ejR=mXC{!&!eO@g
zNNp0pxvX!tn2l-^cMaKmgkw8a@nMl6|Mu|H_nC40x28)!Y@T<=_`UF^TL&)0GYwAh
zJre|1hu%CY$76F1w78mVxUbMXE)Dv1$D%lm)|*amnR$j*)939dHw{qDXC`2dbs(!O
zOJG*a{%Cvw>0Z30O*bcqmg+AsH(1jt`g%;RS;<$d>>87}a*lJ-FEr+0m9a^l#9OA%
z@bpI35q(Ltm*TyEvIDc!zVmfi1oi&n!DI6H8xEJ$NibH&uDx7kA4TLl9i6cD^YW$K
zMUb+`*d{-%OoY)p58IK%tLH)|VI69i`=d1iuifg8Wd_$;t}BcNe2clUF)3uw=5+PW
z0fH5*eRO5G?88UJl_+&a9s#zD7vjgro=}-#f%i(sThFej<*MI1&KE0YTRm&@rt7(x
za@~Z;?eQ^Ud9aZq_N@}ezf^2^4m7qTuC6qU^1h}1?0Oa#d5>uzA8_kED*QOvTkg(U
z*vU?wsHSU<i!%sT)6tj-x}LV|Wn?)1MB_-^=rr|M`oV>N>GGxk&vIyOiq>_zWTjOg
z)2CxJb>3_H^$2MIepoXkg68||6P1bdnE7w{aR&957230uE#3)C1P)d2B$S=r<Bai~
zsoJi%_^97%kz`cZ#c~DZe$B$yz=tOYoUW=+Z*0vHonl!3MIU^-lb_({HWD3d^wTK&
zdR$1NM#1!1=Nj%yYzJGzGv~ZQJAPuzX#TD8a-u~d`Y`Q4lf}Rx3S&%}P^nf}a;)aO
zH{}90GCVg&5Mj`0ZyWK#31N@Ew}Sg^_62UidL-xb<iRnm0g8gFVc{}oo{gIJ<@;Pr
zb0ck$K^$Txejn-t>dQvLQ;dr@d(z%IeyvqEB{}Y!NZy|2N-!gnI_V1Z7Kr^fdsKwy
zuW0V@wrK?8Y+-u0KBIF*X9uZFlgG?Y)l5lD8_gc?G-PVoQO0V1Y#OHj)DK1WDX?>l
z7R~xO?$(s`5bNqWk$cD6;`3J)rEnK+!=qjfdBJ&QJ+F-Ck8K?rFCbO>&T{QB+m8)K
zjU?eV;;<4F3OVZ+$5v;lnH>dAi4DpN`;UC+G&)J&(M#XN`q#2R|6+93^D$MXWm@5N
zxS`-Ut8jTzBK}>P2#}cx6qqp+61zoJ2NJ)tq{KjfCH}M8KwsfP`Ovxw<6urbQf*QL
z#w!@Gi8?~O8M=H&EnjgFd6AWTQm}GQ3KCS2XIIl=bakosW4fn;HRhp}Mq8C*YR~*u
zQ>=(E2sIVO!S5#>8!F-X$9<ztkoqB5AP@?8mP3Yur2k!vjKTr8JhU0)38>;qD!B{(
zt9#$)Gf|o1ZX3G|Q(f|yXa~nbRJa#Vm3Hu*@=X1^VOv%UhTPhpk(c7SgJje;#$+H!
zLEa$tTOQ-E&r^=A9SR*!DU(XNLGxeicPB`#;Wzd4_Pm|Kk=|NdwME%55i4o9qS$$U
z<T7_H`25TCw#T1)DA-P3q5*YBAp^zepmiy?<7N+RE+*zweIKy<I4&OABc3$BKXO94
zV~EgwvApL`Q)|sN*CJm{()O)2agK?V#;{-CiICMXfZwxVEa;}iyP{*=;F5QU4)Uz$
z+u|T=m`>T}1~o1f;p}oATmVThQl70>&HjxPR#kBigLzwh0Ck~=jeml;vJAT9xIAb#
zi<efjRLQO5rs{!EPK>`zrB04?C)al0IRM32-y;!+EK-w!u`=7^^Qw)Za1a?;A{o_B
zl~)DM#a3bVMY<9g=syAEL3W);nXN(}nyZ3uGH7zY%2aZ4n@*^7+e3$BR<sYOgq$hz
z)z5!m<~#I?zdEy-^S{u`u1}O=I91jxjKqE0l>{?}5l-;hCxU`q*3o6Va;059ICOWd
zH#%20h5hKpS_K^2ip^ZfigOjfG7bbxXw0MxMoLRIs%dNf#Y!GqM+>iN80|^Mk4or~
zmw|axs<ZY8j^o-dKYG?*ofgMSM&&3`i(`p&;}o#-203dz0x<)~rl&T!G1&J>A(l6p
zr#P{xs@_Z8<_wY+>8E3E0}sFfAqwW0hr4QXYey`?S;eWUI5Clk(A&LYxHG19Oa9|1
z0Q`)5fk42eCrTv<>eBcg5hD&>BYZQzr4^4|L$Kg5HK_k9BmLRi$kk;X`U{Elrs0HP
zqKp>A{-z6}?Alc{XG_c;E=rv1-7hH=xLr>RV3M)-y;SVx^rqbXDQi_5M=zjP?id>Q
zCDuuUWoyDosL-6hSkVVY>o5n+-ku9~RSlNttr>J17wElbv1(*pVfXHaC8t&!|M*6N
z7bYywmZEgJ=mBhYwbXZqHZ}~rAZf;BZ%VA`x*x+EZ{v^>#9A6tPIeaVWM~fgzq|!=
z#1&iNt!CJz22E>!S#%B8{7f-aYYP(av>~|e<>F^lse<p%U?A!^e*w*oRfg_t&$wFe
z&Q!AZH%6`wiGMXpWbHFkN*o*?diScHSKlhNj&q*ZBwA}h$}Y~crYL!2^oe`m2hsOy
z=eL^4?dbM5;I=W~7Bf5vIXY%*4`VoHNFStftD5A{O0s$#|5$lIoI3BlUW^JUXJQO}
zm=+}*3P=70H1SV|9^w3W<5>eB=n<QG=+;<cDQ6sGD?VVYVcs{gW=8E^C-hCn*Y{2(
z+$ck!-kWbRJ#ju!Jw~%(HrQoY>N0p)UL0Z!7NTG*9NheB91Q2zJ#$oCPRONWJ$T*B
z8B{-G8y*wDqX9+!=34On#9occCo<HPOi3SrPEeu$8_ZhhAD-3!nfr8O--$(QJjQ$O
zsFJj#p^gDt5C1B$D*k)L)>GGq!C{U`gPE)&9p$Mvz6Pb-j@t9NZA(wM`>IM}M()3X
zClIN#mEI%#ci;{H$b+0?GtR4gqYN>S6JAzOQOkLIMm(DYR-P?dgz288I*zMAk8ifx
z0sD&duySk56y9v?IZfibfNty3lVx}~K8XH$7k1T4vJ^v_BG<g>^XW?-89@XHK4QC+
zf=F^V6oLqR_9@Oi`}jy+5G@@lf@GY8tvllh<K&LFYNUo1gmX+Rvj={N{>@J%nOM@t
z1VVOj8+hAs!bAH^q2=m&A&1z!$<tQZ%nXJcYDAph_k4hFN^YZF{Gk4;87B+>O?IQ?
z1~lz!sX^{No}<v?;=F|%AL)dO=|_Xa5C-R*L&?W<PV~hvJxNrKf|c)N-^egQhBa`w
z{p?{mhw9kaA=0rE-Hy<T5CX^9Vzl_5#`Uu*Tve3@LT;qpzjw^OfJW10zrW7pMC+oj
z%>G5IlcyITi!TISx&_BGZZ$h`trLb+#$)D@VmKW;8L*cK$3rwbF)17%giJ^+lS;i!
zd0t*~K#G93D7D!Ud&v=v6%oktPUl?kQ&IoMa8#}F(DX?@m&5qZQVwEqL@bgqy#jw(
zd2XaAu}Z;GL8RA_Xj2NGXz4{@aUVMU-VP~$8<-;rrLgR|wnFHGt-lAurdu*I=-9B?
zf#=bOu0A&e`b}4#9Q(<$;1%2Y)Mk`Wl(c;&bR*Vw<~rkIXZ?BkUiXx?{<7%Z39D=^
z%+M|${N=lF>hYO*Juxnf;Y_^r6W5yR5c8t7@p6%3tKbE^RmxE6lVO5WGDq@H`^+>S
z8|p7~W4BmVmuO3liCFvL4)L!!8pR0mZV|M{b=Iz*>UcbkZzeafX0%cG$bK~Jh@M45
zB`yo-w_TUkc(|*8N1CVlZ$Bnpy#s9dR`yUv(__N12qUd)a+65eJS6$?ef$VVa4TG!
z@Fb6mYE$9fm(GJiz65php{C8Jt6AGZ9!XjAxO^pvm8?*oQ){9S^+y+hgy@9M`Z2E{
zCZMX)E!Mj7VBMG#SmfchN<F8uUc2U5;V?x*+xm0wQ)VE@`9SsUbp7sZ&}|M@hBGP4
z>nQ%NuA*OMjc3Nq&vX?)!&3zXf3>tf(%<7^j4N4^Di$jkwrXe`Gcjg7nW#l(QG~@W
z^z7%*QJLfrK`G2IzBQZ74l=gLRFBvpt9^|+e9SwqBS!FrA}CN!?**jC|H|Xu@5B~!
zb|g+~C12pZ49`G>B7r}vKvs1A`E6XWMT>ZvDZ%8(>&@+<-fv9@#6(R;XF$AJr;5IB
z6Uuvl$m;fs8O%aGL@FB2li>I^W#aU)yLD7^*rbppN-6!iq}~Vbarb0#m7gWPSkpX}
zZFec$I2<)?#)+;FV1}twr5-@Q4BmGxDaywy{Az52KQNtRPVX~s6#kf%491*P5@Rp7
zmQOA6c6|ZS`F;W<82kSeYS_OwqC)sFm|JW;9j1p4cK#6wXFn(h8Mh->Bgdp%H){(s
zmc^?8VbnUYZ9;&iKG?5)*|7k=$e-ZA=V2wnk79<}9}+C)nD-cao<jZheuF#)Irbd^
zbhzu_$y816TqGWP=IzqxwE-*Z1D^>ALsdtTb6!mK8|Gt#N~HD8J+Y4T^tvPoL4V>c
zy;pIryZ0Q7XpKe-Uu^ccVXMER_SSYGQF)rV31)*6z7rMIb+=?Z_~F+g%X&J-Z!D!<
zOE`*QsAd=fQWG+i8u<H@Pv0NtNx##o8p@uWQ$w&PUv!9?a7!%6-Ud!g{Mc^mB#N^x
zSswSk{fZ%bC6*{gKv>`$ZXB7wv86xiT`pltmSphuGiqHz{|Lq{x!PbGKSsm2<!xC)
zwaq5r@8*5(m~P(Ss7^V#o@$+fyN$}(onV7OGZDIVtFrXCkbF5XIxSW{udLO08&vIa
zhi@Hh=iqzUps*FFYW!JjBSQUvJZoG$lf#&e0MvtQ@=HU)y70l>Xm@j0CuLTeOsdWX
zt`Y=tj;vcd{^D12YUAFK^zI#-V@%Wb)>YB5$=nLyt%MqrG9esuaOX@>ztdJ?*TYw9
z2Ytd1yQN0YR7p0mreLX8<xZ|7*-x)76ussTobhpP(X#eI0ps!WwCF|h5Qb1E&LOO&
zibR9Xk#$w_FtmX5RVU%sI|8taH;v_R(aknNRnDjgwY36j#nOt*8wt)A5PdT+a*<z^
zb0H#n^X1h2YfxhvIFf4YJekmWj17SOtDhoi;G`fNU%;GYi*$D#wVYMX-#lYF66F@E
z(26PI@7;;$?NR=+ld2A{X$PNuf<r8nRZ`07tUw%WzjR_EA1hnNUPMLm1vAgwl#g>B
zt9odnIKEA}82ZGx6^G|kviQS<u#TKP|MHd2kW4&@2C}?6B&>6$#ZFp7>caD8Ewz@U
z?OBCCwz}b_S=@;e7CPrUlS~Qn>&-H)VOomMQyk0AgUsl9gCxuYY(LHO+}73iC+DP;
z&MM7Y;o-&NERbRXd=*(8kL2Xg+{BO@-O(3Cg(Pt*VR<3n4?-=^c+*^i8^CqgWNZ>?
zuK8<Lg_|ZVUkfb!oiHKa1kp|G5$w&?!)#iq7p^Yui?|FF+(xB9^!edYOd7>Xy-zi1
zNNF6l%eQr2YY_ML_bf}gEj$GJiRIg6mhXI!aP^irQdG~n1z6z-l$_Wa5rtCp4Y#*r
z({N6Q<iswJ-Zuk8Gq+OoB-2b}O{r4mvFz!5L7&qe(_L`*!qpSA3hMKHW%T$OmZTpj
z*^$O4prmZ``jNjSW?C9H@&r(k*?csfrh+PTRtBQJJV7|szEf@V){7uqzC64fP7Y{>
z!f(cBi^%cHI#N7xKXW8y$0pLnnrG>A`_9+D3g!3X{lMeiRNaS3(|}#At(i)`K^^*$
zFFjGR2?r-C`upnG7Enu~745n;ea+lFdy&@}JaxzAuNaC9KMJ{0G{lfMoHdA3hi+xG
zCL@FEg%5e^hL0@j9!#8_2}0F17`aNfx%dT>I7%qf2)=tspWaUORX^Z%WfQOTD}d`+
zmt-_|(U*1QoJn&ckUyh@dToK6&*mx};tTwa#?SEOY9Sc4Cp2a74k1qpB~L#-FX_0$
zRS|mP`_OsIBm}KImsQ(Sz8{bpAL{0QdS&^|5;3mpN_Sb89FDo41e)X^6IQCf(#n>1
zWy-qsYcP4H?5F+g4}SDu_L43oz-Mjl6HeXmjFOm3>hFQt|MH*n+G~o-kNBnExJM`i
zS>bLfgPYdER2~FSGW_<+i?b^I3M{4hu9Qy4Y)l@QuaZn&KxAL;d7QUBN)LagGmJK@
z^8;RJpYk>%o=3p+iBqrwvWmGiRqFQbfydl};L=1L`+IRP$-cs6xswQ9HQ}r6pMGi;
zD3EAnA4M*pN9#X34uneXdk8&Sm33v<sBKrq?mY{#4R#Mz(4)?7o={Pt&Vpe>g3h$Q
zW3F=Bw6Vx`6up4-8+@_5NY3>V1;bmxHr7Gs?UP{}RbM^~tl;)PUxTW|&XM&MKC{>J
zZ=yWJ`c)tzX7Kdd6xg@ysT1XusmHH9{puK9dWsAPr7l-c{XH!If1dvfzlY8YNKD~+
zOc7jRhX}FULV-Q?$O%;b(pFK!Dg?1q2tfut_w3PICZ7p4xzjvbacZ-bi47isFC$M*
z3qpQ%92hvAZd9SKYn7z&Sh1a&kdbgw{}4>fd#Yv;&kUdYn)91s;KZJ*n+$T*X~)qy
z&#bwv(&1gB;)1rEt1D?Qw6xwz3pJrs3EJ$W-Yd0Wp&QIy-Zm!3B9F(@UC$kBdsb?r
zD;<*$KZ3qBcMjehsM*)+>Cel~677sO6dN{N3J-j2vLz@s!vRw~G;+S;?#Dzzb<G0<
z5E85zI(AXY9c_)%$2%=;35Jbd?A!r3iXS|<gmeQyu%w2Gk20W++Qj)^{JKk>?i7O(
zE8VBQDY#qwwV`RcSxT*QuD7Y+sljqB_1VI<*f)p|A3{`>LWbYW^Yqb_a{yCjZNFr1
zd!{3mIcq`9IhSWVZUg0JO)T>TA|Z-2+#gUsHBjxHi&0<ub@8xY*6NO9<?WUj{)%Xh
z5juoRZtBmQOX?Bi`lZsfDz>OKe7o0kniBxt`9(yFiIE@Y9WgUm=kh3DWm+ad_ET=R
zl(5__q4Vi|*-htt=B?;d-4gB%#`ory*2}h^yI9peb2gHLv9NIOg($xPx{2*+#&WV5
z#D1b?Ynxad`AcYtg=V#-SXKqyX;q$tX>dms32(z>X7RiO!~8<3DmIZ;((w2@h)x?X
zlSyNDnCE;A_1N-;%kaD^am=p4{DV0`G}}+CIe02KABRg`?V(fmGh8`%IUi~H;sPEi
zbe&1x^mJ3I80Ffshosp}c$R8U!#_BOPaYd>xd1^>{08{*<VXFqiLzXsQSyalzGAV{
zW4u|8^B2fZ4c$|&ZD_Br%iJYzX(1Ouvrjo^br491*ra6IG(h?B0y@;T%qOdM4L<>!
zfHC7Xx$A}%@H~7Eh@e{&FP`o!AwEFA0&So3x2X1|x^<Wh#V_*eY4q@_$MJR-8;Bu~
zv^JniAsxQo=O5)#yr7ILDyY?6?ZetZj!uBNEAA)5-HI7+cj97eTcx{zZqY9?EtJ|8
z!zet4d-If^9~R4;&4RoAW+}8Jhcd(4eq#<V{gFq8CRZ}SpRFpHi&eTihc1(+ldw!o
zoKp^X91I#Cp1$5j-b#3JtZ@CJK9qC&YVwM2ekgnor*n^|<hoscSgn!m;0|pZ$F^Mc
zd3s+$(YJn2(TZ)^V1N41UC?TZ-qrGC>h?Y40ACHM8(Cm5g}VzCX0@fW!$<SVm3^!W
z{jLv<k&2Y?5zK3Gt<dNgmA<+0#rYkT>!qA7URhtRBN+E}*48?qdthn%PXi|!vma+t
z3!4iM9K|S}x0UGE4lkW_z5IE|R+}sAm1={|Tt-=u6i!BkAlla6viy)fS)n6-&#g31
z2&Y|@D`cDF(XhCBxr5STG0|!2NC&F=mc<5r5qBAPBBdNrc?LG#bFZG)JxVogNF#ij
z|HhEs1Qd>bIA|pFLrjvHIj+~Sud}>ETNa5eh`uH(76|z{50kxefTy3vSyW8RZmiO5
zO94lJxJTTgdzF<2H?dd1sWy{W)6vq{m?#rrwWGbmeyfEy_S)aLc;qv(c{R_8+=Pyw
z!Tb|*d*1R{UAua}TBIfWQSzxWt~R#Cm~hjfpmw0z1#Ck8So9&+L?>NDr{*R0%p<C^
zZdCV*{M0C)XwBki;m^*GIz9uMQ!F(c@bVt~g1q&GD_UCCs|<KE-$XB4Bn#a@{EhLT
zJ}-X}FlAhBeCmG3I*MwGgj~r{i&<iH{mr%#La;IJpyMHEJIX7SP=3gz-owr)hOu_L
zra?3rms?O4thT#~7knfeCfX)5jANfa9WK12M4#+0sfDXk4GNDcz%yEwSWi2eej5#d
zCm@CKpt+U6n&@VO4~Dm9h`ox0-%(1J{vs+9gDSurvimcD&VTkk=3WOD@t7_8fbre@
z`>PwM$N3zMjQbw^j;}-nbvPt&sm?cm$4<@My${vs0@pnOPh_2^U`nsg2_~3T8|UPD
zRGei5-G<x^O!5>VxPEQsShiNpuqTa8?t17~T$!{<n6%VJ=9@e$o~!m)GJZK~{zTF6
zOYk#Vbs#&iY8rwln4lf5M{GU6@u0s)_c`%H&aL+D!&3a^(eNPq&l_O;-IKayNqCNv
z?kn8h-Bpdl$5kl0qP_xmpwF?%KvU&Qru(x9*1Mwl_5;E*oBoMCx)8LZI5QAd)*C|1
z%XgH^@9UK>g0DLnU3?J_WnI9|&0X44Dmj3A7=PRKPix(|p$I>A{Sj${Gs+gMG_V~O
z<ZJoMpyR9FqO*lxb5NEPFCMsk_c=}@TgLPtuO$ivZO82c$bFbu1=d)pMX3!VNA#iy
zBnfytZ}?fuA#f`Y|E3e;3&*3*Mn3WZqEls<H%{AZrO1oq)8Y_U(t5K0;$cERmC?jI
z5I8Pm*7ZTv?w$E4YfG#ldHmG>Ef(IN^#mQ)ZL7ME%X>CV&TQXm!tyaAKu5+Q^1Myu
zp>)YH+E-CRyP>E#phEtsqbQ?;O|60<g-ShuwDyXcmW2xEq1~gvTgTniJ($x}1cyS1
zL_z6#tH5~wJ86{a90wBSr(CRl7D*jaSLiZkoGoPdvc-y>(c-T*$El}M2m}LUqEM|Y
zV}c+{ZK<CH>gZ9tv*;oPKZR^5+BnrGJE_(pj3IOmSw?xc<ZGLnLcPNzDN>o5$@-9(
zCT`0$+my2mn_|7CurBdqEN@*Lz$QgFh|7>XM}0iw()EVrvX7|;j~PinPffyyu@*$X
zzQtLF__1x`80wa|T{^Q8>lbokB*Q?GJ6GvSSC-hEF+KDJ1Cb<(XOU%|3YTg^ZRr;h
zzc7c)k)|D*{En6)Gu(_>UQ-9!q1&8f+D?MD_#Qr*<KUAdW|rwD&KckPMH}^L_#Ou8
zCdWE~xkcf?LEJNmwi}w6&jxfpHo8%wQ(KL((9;!I2=M0N!mXN-pTkuTinRK2l;>a+
zht}bLJS3fF760fp6bz;K#nJnu?JN*ycU+_E`GXT<Bbky16u3;ps|I-8hBCa7#b)WU
z+c9A!mt1lRWgSuY0Cxq|{!XqH?c{*E*+A_1BUrp*G@)W9deGS(xe8$gpBGZ`G5k8m
zrXqnvtnmvum5cOiL)7ByLu)FHIi_P<?aOyap7e7hB%X|+L=v(#f(l+!b*%~4#iwTs
zqiuyuEE{m1@@$dmSzU#rq_dJd+!fETRxMUm#Add;JQamnxzWhc63{;I<i6~~8E{f9
z8HLT$HajU}TC135REJ__y_<9iiM>^I%?!3oCTJog@od5Nt?ewAdxwszX<T1djGNk`
z6g=6}JdvIB5X5~|>eDHC6rIPsiD+X}e}?EMo?QYFAm*DUua|;?%)iwq7%EnWe3k#f
z3(*f*&^mp5_Eyub;zKItuM%=Y|3@e-_m-7S1qb$LhSTf@#VP5jFM%fJ@bK@N9#Or_
zN;bp16;OprmU`|`9I?}&aTmupPkH$L3FYWygj%i>PH!*4RhOKpQ!5p|BNL*w4JVhO
z5lz?q(mFDl^c$}iMF?14eZ>ocI>#8+sZWy&y?6n+MZJ#Sex4Awezn#!#k;7dP}Ih&
zw^S<PWD5PX=1^n2gVM*tFK$Uesao2_*}6R4JmHd-vT7Z{Ii{7qld++!`72#@+A@)C
zvEP;>qb>1b%fuFkw&~#0Vm0}NXf9IP_H@d1nkOC)Bi}kP;*wT?aWp)C=T?FB;-MvH
z0Yi#jIhj_T&9-Dn(<AYL+!aGFUfuR_$f~8b&!K3NoBDLVu6T`T`J027Ufyo`n(5iz
zh<vQhF-<WX-DgMj{gPd``cWVRos^*^J)0Os9RtQ_i>e7U&sOZaOt>8>_ad!Tc3XE#
z=uvEHlW@+pLNB#a>Q*Gu`jeo7OIrOU5r<GG=wckG`x)#<6OG_O-IK<Kcxe))AfvpU
z@o#)vGl&zpL6iXlzzjj;KV1#>57k&PS!-kBrjEyML{S*5WH;n+W(r~Pw=@|iud4yL
zC0`clpF@k<TbcbJ^A`{i$G+=cCd>;+=3@LSlY^xCWgzig6!HCjMacnf2h%KpW`|b+
zwV&4u$jRm!*I3HfVq0<GM;X*apyE%hrJvdow&v))(8h>i6KbJ!bgh~vI~uzUMI@*}
zro?EJ^E-*0^~^AljP3|5b#eE8yhr=F>G?a>DN}if8rwRpPrnhNDRcfw{iUkmcA>W<
z1%0SZgHZ;O9C(bh(hfddrE9f(n~oJK6pYv_FOVHT4V8Z0_ImL?smEcdFGe`Zt~8Vx
zbQvP8fc}k$=6odXwJqO*D!Q){jY8Z--?7@TJ%Yttqo75=qFS1R(VAuac4W%1^Zjhy
zgiG&Ka4N&=p8=YpJ?ZGq(Nbg1XYX+txjssL27G&8rEYE!-%PrhubmlRROZx1CE?zc
zYU{_D7UWfgLozY%{H!)JKJAJ1<86PB2ELm0Ba=Ae*SO@Mz<?nBV~4OOwi{~T^?>S|
zYFMrIAkAEVb13fugG2Sjlfl|Vj*jMf8l<NhoA7KS2akOP-Psa$?+9$|)|P1olV+*o
z6l3}mGBMg~Ma@_!^DFHW>I(im9)S{+$GeBd$8?Iu5Dq!YGqFs%hUUva?V%F%647Xr
z@7^2!d~@|rTyu$oFf*)2ZpwRO%h)6O$zA^0k>78oCZ$H(ha$0<<;3crJv066a}E)#
z?y%enk-V+1+iJhX1fS$MY?X8xY5FT*78$ZH-hCx$d(B^m_aTwA_QN~rP9YrVb2#6J
z%7)VZqD2WGicOuqMrD*LYF#!|=X;gC@7v`}4DtFIzCa8M9(0i{qf5-*-pGMS?jZq9
zABP`c%ruIfjf;;OYYV&~(TNpyIzz-BO+3F=n0e<7$<d@Q+P;)uWDH2|$g}iH$s{)l
zwKLh;d7jqhj=OLm;rlS2Qnk7%s;@uC?Y@8#3!LZEPx=kUiY`!t>y3*JN6kH<cdZp_
z`;l~FHz2o+8jg`Oog+J>Pxp&XwAnmpo!TFtT5oT7td~&4H~0jtov<wOl4V>5(o}7f
z7183JG@r_}FISKCkm}m9hQB)58mrNf;NIX4K88-`7A3DJNk85`y&~=Mepb+IY?)&p
z-v4Y5j<DZBWkmN_J;_R`zJIk^H*H$7w9l1E7&*9om8!Yff^*s9#PTkA@2!7-xGU!J
zq}uql@r@owV$0D{bFa0^p*`2FwB}l25<0CEA6l?ypTJ@IQ{K$Y^-b}OEtFDIO>6V?
zPAI!KaqZH=u#HStn(t=DPv~^#W4h+t*y6eFL`?aovAd^NR%7@Vc?*_Y-|B+B)gxuT
zOk0Trf#{IqGQGXjtro4^Qw6fJ$BoX@+&{}XIqt-N{RAWLBx6fp96oO^MzF)j>t#^z
zT`x*t&PD6Aqt2${dbla`P#hN<?l{D8SGoCU&5jrB+KAa&6=t*bxr`w*)7b5Lc?g5p
zFFy64lzStRhdc&NZToF2#PDloHi>r@2|-Hkdh;8_zJKZxm~cve^a=JqGL-?S`hTax
z{B;lzAODd?P_q?&oR_P&PJ7sD{3Ho0g%3h^5Y&cVls-<n%Pf1q6ZAanh$$*T&JK+B
zgiZVulf{f2>#t%IHx^+MESWF9KjehErIpFr#Q7a_)=VT=$9&Oe;0M^X^9f<rBuuz<
zii2im)C6oK*$?Vl-aF?h+y0n2T`=`)M9-qMG;XC3yfvec3`ZeIrf;y$pjO4_SI+Gi
z7QN$h`>p>#@9b+mM$P%`&9PlRJ$W8fwA8xs1!<ekMq7>6eXD$??3YTt7=_|agFQWN
zm-h6ym4iDv0D)+GS2I&q4W9ANj~~@`zMkngg7om#Ojh*sr^A(yJ>8Jbdov%>7m#Ay
z*@|vlbI2;l^=YuYDk8O0t$u2Qyn$~|X*m<ak4-;l!<O4ppJ@8nzcUmQ1$@iur`_ed
zjp5a9P&j<!=h#O3>!Y)bmGy<+ISTQrSJk$~^Ij=fJU_RFUs>?aX@9am4n+OVvy!HU
z{Ntdd_|v5Zv9u2cfPn#n0g6}p*T7-_m?uVbrD}`gLMy^zMY%Jq2W38ohfw6cUU%>^
z$Ap+E#JU{ffFC&`D_yct)<J%+&$EY_Q~2N5d(Wt*x^`_8MFp`S0#YR^D7|+CA|PEr
zdJiB-3%&OUh;$GzAT{*fdk2x;d+5E_B(wk_o;=UH_df4FW4~wYJ;ryw@6Y+Meq@cc
zl9@Tzy60W4`?}_h^due<91KxA=x+`4%DL2HN4N<j94f2F`l5mzO)yB1LZ0D-Jm}ng
z*;n+&Cu&<n!S1{UQwtx!5-zHLOk460O~2z96uUx_!YtHt0t|YS;q1UU$HegSRd-29
z260N<u#!AS4EeyK*a|Vj!lUAMn%#I<^HlQItUIcA(kNbWMLbu&1?VKiYG!8{)(v@!
zFX?&eU5RJsDZK_8x?^F9cKx5@`-R`PS|4uqcKdo9YOd8cB&g`FNn89l`lx)Hc}Jy;
zoE@4sTihIQ-M64y5fRS-+txgo-gK$Y2r?y=zRrDW_E@O5X9es%Jf=3GoO;SrZ8vv}
zw$?V3bj;LK9t_acRo$fD{E%YzDyOQI+3&n^p~s<BJL&budkb_DJ#?qKx=X+F9%y+x
zmg8kJ8!w;;#qy)&Pd=1*Zhk>tO1!u$S?UBKH9+b_I~FYsKzhoIq_lRu`z{aB4{IhF
z6Vz<c`Z8YzsMk~QBVZ+bAj6z&k*~4L0g^cx4=z-r2*k5q<wnbCOsYBZ4N-ThgB5yk
zyfK{C(i0Y3Jyr}A$wD(EsMLe>4d%n$AtK6fe%57uFkI26Zj`pbNQJWrGf?-<ErLDc
z-R2hyJGaN%&xg!gGsN=dO=G54Gc;zd-7td=Wa|iiyQ5*b6~~+q<9Ml)hUYCUdz3D_
z)ZO~J@swlVq`Kv8XNT8R)Kj#eI8C+1MmN9Yx17@lNq$3|-u9iU{EIo0BnEO-p}+5T
z9L}{{0HlVvb6aYYMi-Q5s!?|=$^DMJzI&x;3|P4`ActHTUT3IpepS2miMt-hQzm6)
z;Zt`{Kg*si`nR|~OKaF$jT*Ic`QzLscERJ4L&v<wwey$`@MW?_tsLRATy;`f3vXM7
z^_fp4d+wZf92qE2a=*)bMcwm)^-||wQQv154b9V8b?W+1GC`0h>RLo05Vyc;AItBt
z`BcAL9kqVF)Uw+%pFbpTy_9sxI$xLY6IR)*H%rc8Z)fumsnD_739_-Tdya4-$d$;G
z@Y?mZ#|O!}aNrwf`j`8sEjFGN-M4T+4LFKcl>CYwi2k(s(RD=3`9ocKjGbxPcCRYo
zYb~;NhKOgtAeGm4W>bfLEoCKVhsy)`mj$y+@EhA5y@@=l6>)RXnT2ljkwiCyuEx5+
zO11JgTLe*JjuoERJ2BupmP5BO+X-b^vG+exajE+fx&P06@|9NJa`C4+lxB(|+pu>k
zr#MdFBp>UP2ZkJv{Vd!uUjWmM4vt$TWFtU+*qf(WC=4!DBNI0?&Xz42?@x20s@uwh
z6w3<+4T7Xa16KRDUN3I?PlfD9rLq{^lQTo4eec}3iRV(O|HwMh${;JyvhMwex?fuU
zj)^<T_w3D3`k7n0*Khk3YkESu8Yw*{!<yXW-EH=;^h=#s{N|)3O^<ED{C+3OXMhR*
zjijYSfdHEvXr7|t^=F8%#yW#p1_mOf=gvEXqi!A{UJ&0knbZV6_Qao{KPxkuKJ6_N
z<#aS<VGBS1R7mCA3nJduAL{=qY<vO9tk|3kKL3#_eN^A&djW-ym=4!GS8@M!t+B-O
z`3cEEu?p&TmFqkeAMhcrrX$ps#K%KE%+ndl4I6Ga@q^Qm){Xm%n>2Ay%tAH%vf-sZ
z??+2(fDiQNtsFw_Y&RrB<Y-N;ZXVfcIpzrU9lBvZY-Hzz=ZVBjb(1Jgy~PHTud-9G
zcP}v}>rUNc%SiBM5`7ybNo>pw8q*c07^fdSeXCE2_yA6%gpk6TAtKXd;!fLf36Oz|
zQz}1-z0+gPD80VRATm|8zadWlUOD^MP^bS2{`7z197qgVXr7>3Q5zA@eBUXnZcrW=
zi-jKWZ-7{$uT|E>I^S;^SH<O3E8XbTWpKzcpQ|7z&O}o-g;%He&y!^B5o_<T4<?44
zYjjmsx*LdtV_Hkr7frR2x1JnnhzI@j|AQA5Hj8$4DaVK>y>l|=C55SuoaJL5&VL={
zIFh@}Z4kW*`Uvc<E^Y9{Y}yZDL%LzdIYHsG9QF+iZO@#SIL9$<p|v4d)*yMZ^!12s
z9Nbmn20X*vO{_4~I%do1s?RRzYU*eOV+-sNugTMyEZk$t8`C-Es+SH<mFKKJzVSKo
zInKrj#gZob3Pq8sGNW1Jv68JJWjOlYX`?8(5i@FBpb4P$t^w0mW>D0r;k?=Q-qCDQ
zEW(=enEwK|k_OwA|FL8L+b+(O=`W4<`hQ1>^ndyr0y6h$xOeVZO{wVqkje)2E8p(e
z{)6|NFRjCFE(P|Rn6xc~y==XHfid9IJM+FdFKtH<IRdUOu*6ks5MdCA?|<44Z=CFi
z*a4+XmDJWvz{^aN3Bq+6SxSzsPT`{~@GgorM6L4IE}5k1Hm3HG<j6%oXv}I5bwZ~R
ziLyg~MStS+UvFi1Y6kbc(yP!39N9+q?fvkd9n{Z29xJ)R2ww3jmMn8^$!h|W0XIZV
z`)V%v%a=bOBd4NXLeV9k=#>o_8BvNVgCmHk@p&I^<n5D|*Jk4L0se-0znMg%@68|w
zld~~1aHyfR+qs@VQx;#c-FEBKSME&N+lWiqZP3(eIHVHot`tnkZ1*MFhe)S2&9?0q
zB(YTUSPA0B4A~gLL@MCqR*79o*-C;=K!o%Z9|Cwe#_IEhyM0-@$UZW}&fu~x_x{T@
zHv?Z~PXj&&bk7(X84Al~S<GbNvkf{p;N|XLLARi02{Ci82T3q+3A4H0pPLEM$#f}d
z9^oorT$;WnXKi+mOE`8(65lz3oHb2?AZZ|30r{qgRL>fI{$!?YfOGbhJ&)#5gDEQT
z-E#xw%I?^g{ag=;^ZE8{EGxS6zp&)v-I`JVhXP6_t_AG>?C}ekR-g1NoWC35BS8{%
zc~-nPsgb_T5vXvTJgNN}yoQ6&1o<>hM%PLQvl*Cu8y3FZ_?+&*XjjYKIN(jFS?`V$
zi;1p+f`HZBA3XTaxCrPvj^S~jErb1Vu?5;R;>qVA3G>`APWOA$jDmNwuMrcW3uPn8
zZR;5Hy}K8f`2jsvp<^!d(xOAo_0gY=u=Qo)V;o&kamDkTy&Sgd?esJiuTCzxOY3nG
z2}(9eZ9_Ac7{AXfI<QZzWT`iLZX$0LnTkt90r@O8o*Xzh%7<t!W59Gv@%KXc9T9ju
zI&ERjgWxx*0B~&S89kge>C{(dy>Hx(Lx{%2Vmt4{^i0B#m1o-s_WneIw5oIPX9}Dk
z^8BeNfld|0oL^3XFx%@%I`*YPr*?RO&x=}=50hCBuktbaA@Qz(j{r`slF*(*i)Wl2
zKF57PNN_sjrR~oinfH}1e^H^q-_W1(MIGbiSZF7+-*%z>k;3wp<EDo@tz`aH#~(a_
z5oUO^Ab(G24YN`wch7m&S9*?L$)euc_3Z&drV?Wsw=_%n=2=7IbxSfmH3DeMgs-Oh
zPng+c-@0xO)`AqT>K43D5i>R-ejV(>Z=0HMDLn^V)g^uOU!jEmhA4DTy70A38Mjy^
ze(-i`k{F&|;PNVCOmQWzz(LPcrEz*<n%JIkvql}vtUH^dY>K_xOAU)XOMJDkt-IKg
z>^%`5ug>W@0r<G*t<{ijlY~3|lbgzfBeZL|$oL|T1bdSWLn%u;j`vD@6~{zPIw>47
zDrC1t#|(~xYVLDp*FUu$16AJo8I)1yans8v1XS4hKl>t-(V>UD%%)4&eqbuPwt!oX
zSl^-<aL*Yl8Iq#&P;yCg`5|{D^uR4oWpIp=c`{mH%>B9+W8-<5l6UZ2=&f)Kpbhei
zMA5lzW#Rk1U*0jqSaE9HN_?B}Tp}7rIhjTe01;26J#RI#u9Q`fo^WK;N858^q`mAr
z?qf!X_&i6T4*RFW#AhY@ALaYYK<2IbX(0WOt<DbM=^<ysPXGnMJVqtMs(pheCHi84
z^R(1^%`PRLjtRB$E{2Z;s=7mA2Sm>8oMqf(AY=R4?&;j|1W4mrTZoLpM_=t@pT`V8
z8ibkCy4vo&yHRpC$<17)s8YfL5f71kbZ^MF;+uDUr;Q3~kk6(*p}oRx{lSw(30xZo
zVP&GJ_dkuS-ZYp$a)vx~d~vprUV*s>Hd?zQqjJyMvMBadFF=y`wCuIuQ;$47#5wc<
z>D`=4NyxHj1BU!vsh7M0k=iWIcHH@cCsjqGJ~RD;zIiS7tjVZgUmUOciHCRxGuiVU
zU4Obf{;@B3?K>=Qb)L@6F}<RU;wQ?Q(Wv=FXI>_Dm9}6)`I^wC7U!nt{{@=7^)HUw
z{{g1dVhlf>tr4Tjs-CmUjC~stNP7>5Y#}|4&{`zB)o0Lx>zS#p7I9rnZAoo!Og+Lg
zs4O4~4{+`q_HxuJ<2<snu{lnVjQ<?vWESxGwq<+o<G>7Hlmj>`^NX;dz}r;CuA-uw
zC~sD|66yud6}C8DF40mC{O32|0%J<!)11sN^r(d86FyJH<4c^#B3^XA5oB;|le2B>
z?}P%gFRp<=_DAa<yu<>gbV5wd1!jm&?HX&I{r}$x{Cjc?uw`qkhJu}qpeQ8ofHy2f
zT)@k5nSWe6(4$Vn8x{&Kkdd#cXbM>1+7ZS%MCQdsDlv>(p0n{BI+oHsZt%q>3^534
z+c)7O3~|LLOMLZ~M))@!!AX8IsgEn<;jH2C<~EC#%!rnn1XeQ{3EI&|<H8L(n-CZX
z$C9k2{R_M*0QI(N5;q9Yyuz_n?rXbOfquhE{@@X#orOOcINw#c62iX4%ANjWy#KzK
zrKVH=wDR9mT=PpxUp9s)+OjB8G1$rU_O6VX7=k)3|9UP&|5|o=Y5ae>;lKB&++)BO
z#hTYI6QI9sYakOsi{Hfg))a@8a}e|eXtwdNRy5kyj@M<9UTJhIDC~3xdBB53-I|P?
zD-zT9Ma)~kV%-VCNlfM*v?#8A2QN4=qJtZ<W(ZMr{B95=j6I3Nd?`Nu))+QpNyq#m
zXr|2y@2avKYpgAeuwEWOoDFU`^KGZN;Sp~q?L&bUBYyEl-fcUcKai|cT3-_`axN@A
zKi@Rfwm9c>JLDdYsnmZ8yo6_BD2;7vytRZ;xiYj@0l;&;?NYWnA6;${2l%gYvBxwx
zje^Jf<sSN7tuMlMJgpd0=uaO;bjhwga{Y9WzdUZ_7aSP~eiWi<e()m)&_0DIr%ved
z1#OsQ`Df#8PY~jiTnwjEE!;+Hrkd6HI2a;&n`*hRFVljTn&($it1DXz@`oF&2n~A*
zJ}C;~B+sEey47n<udx;_KR`MVOY8(rR7oY&_WcrI($wG^*c~5suH=bh-d?;<xnO<5
zC~5ljI_3nhdkHVB3|1??rN$+3tg1UVKdWE-?0e50)(bV9wL*|(>BpxO%sYG43r%%O
zHn$F8kxPHQ)zN=H(rT(Yso8%2{P`WpKR*X}vVYkJ%fIZ#-({q~%|q5-hGX)t_WA$e
zjX5MtFCwt!Flih%;(r|6s59DrZ+cvqJxVNbsvW*VU0Z^aT^G(@+Piq#1925qvQ5n|
zY<^4tQrQKKsop;+O7RfY>yqwc)jyLj8^n1XRptN6_4rrk3yKULC~+LEM%_{6#f5X;
z@$#<_C4=rHcy-Ek9~Bp>Z8U>7l)QnR`cr|w<^t&hn+Yo)doog%x~V)W%|VoQa|Ir9
zy|eqc9+wged;-p8;Yg@T8^^H2k1hO@)YD!SMT)K8yRkdGG#EkG`CTlLjb(f}ia+$}
zQe6xS0u*VfwD)a<>!28f%xf$cAk`5Br~HW)MSt+D_UHh0P^mX5g#v-8tB+B>tvlr4
z)oQFtr~H_<b#g<y(Yuvapx!t?eczee&1o_iXNzvpo^I^-3w70rYOj`Uc@N<tPT7f{
ztvr*EN({fR(_;oyKjZZfF6BOgp{pnL(4D0Hnp*Cc4%pX$(4ENy%GOqdmZP3-5F0hN
z6#$`%2&(g)1h?y|%}P4RBK?)NSA=Ph?@}AXfk$kov$<o?xso3RBx8?%%ZoGIjswfF
zC!$+#nin$2Esc3OdRy*d9~4w%nDZ^s-Th^U1gV_LD5;SM8mt$_?*03MPL~2`XJuzT
zvh?)30QPpni*>Tg#+?==XEyDMRQ@4bJIwSn27<q<zzWoxdNp1=y=JVdcoz?#SGV0&
zDPTo*pNo`{CUobnaiNU5%fyslUisRjM%rL}7*i1gb8LMSqw|==n+ES?3R$c5WW(D!
zlMF~ZQo9Y|VG00FWw>zrAdPy8gGV;OmfjJ&Td<{kzGGbR<cIkhmS%aw6PGLshEVRs
zR#_azGzSBZx3A#E`)WU3ymw_a{Ac`#z+Kp<!r@)<1+X^!0*pTvy5Gv3+>0nJda=j8
zd`4Nar>bGm+uZgV(uv~nf*tV0?LtmOpN^j^($Lg@d264cAtV;K4eO2WZW(D802(9W
zlSwGuBNQ;ETlPQy;E7xwE6a1((>)|j)TF@Pd53j9yIcK<#v=<9k|DdoTJ~Ix9o4n(
z3t@0Z+z5M5#P>0@38K>+&w2mgJ^0Qgd>bhA2XDEhrrk#dtY}ZUS9|f4rRl?Knkeq?
z#G9bY8>q!i*-hR?bnT^|b|P$bB*zg*h9SbzM{>G+FDOVyEs$0#Q5~q{=bs~zRg)Sk
zjhq`MA_lT|MiTV<`Ui$|=Fp~=?9CK;tz7U2+b}c*{b`r0rnW-u^|M4PaL>_8IrRBQ
zV2)m?d|$t^O2NTcK%O#};ZvOZl>INGf`5KB|22sDKd=UwU;b0hw4ewG%~@=_FmcAE
zh?44b)0pD=5lc8G>cv_d?ruFdZYHdB)V>!HO$^#rL#z;N)<J;+35=KUG09fjakkcx
zY~8&_-~DDnfOwSfaYCmsSw};U5GKi_LoyHHJK5{v_MH98>3g_9UnS!|{qVmU(7&Hw
z$I>hE{>rgJsIa{`M}BgPtd0FCOob^bFD2+{gw_Oy@d?|T-M6=?G!XDkaS(6TnsNJa
z346c15XIIZ|Iw<+Fz2G$2}V+_ixD(K%ns07!j(&E<{jnViQQbmO%cgm(@QLf-6tI{
z;`>^Mk#>tHe^lKX>tM6v`h!1sWR`Zhqpwp)`2tMZ8JIh~)4+Q04)HgL9BeW$@I|fp
zB;Q6|Gikj>)W=&V+$nMJT<@vzGFmf$c%;ozTHU42NjVXBnOe@B1-=_MR6Sblk$U$M
z`xN_&Fm~}@TK$~tlEFV$-a>%G6{lL)fX<%=shRTW&gjVCzq4ws<%m8+nSV)j-x~^w
z1PYU*H~4gB5uLCdAkk{GPOvf(W0(FYj~;vL1wBrNrHm&fvnomt@*tYCXbA_y-#2BF
zNmFNjZ84aK&RX6no_}uLf1%!3UiX8)tNd;ce7u_WP}27vIOpwwy^GHc((7O^jqjSx
zf|ZobbdLatGhH}9@}20I{Jq-5oj?GBg8m9lVoPJ~$CqS!@^llY0Neu@Zc+)h#9bCL
zmy?K-`U`<bDXq~~OmXd7b}YZmyW-s}ufEKC=+inSOTKG?h4?RGWE@(Fru>0^Phl|f
zb&A%f^)-md*8HEAxr{6XIB_i3HahS$mQ{fs;o1)DVXy`s7yrRiI4RL@ucKB8jO!G6
zmgP1<V<d1jZNW)9M$!-vHSZOj<MuJ<zU=aBlb?}$SqA*)YCKCdv?jvkvhL!5G1Nz{
z@%S6x1EGaJrx3r<@YrAQO#n=9dtPIzjPn#e$+5Un>GGsN>~_qsn8&`3Hus{Z+H*GH
zro=$0^3{5pO7Sn$J7+XE3_DlvYh{Pprc4FZ0{`G~tU3`97ad`q)#Sx@Nibuy-A{He
zEMWtK$kY!qEXk#dKh(6^P-iF8fABm{ow!`Io)h-wX^OF!a6qlNSNK@Av6uJi4`tWP
zp%!bDr)&2Ep|Kk&EP{4oV*3M7xvu<{+4Hy}B8T%hH$7|2hydE(X~JV!y~Y200L)VS
z;Vl^sdz$4jqDQez)H)}w)f)D?UF-o#%oR0qzNewJp}tjm(QdqIcqz^FN!|(8b<A1>
zmWWuEEN91AAB|`;+$Lv1KA}%oP%m^-UACXMGZK{*_JiD0EH~N6w+$x=@i^wN*&;`7
z`#vuYDK%}hRkIHu*+ltJ6u^#UNKam9r^?#jBp0EnWiH>x$ZY(<YkA3t3lGVw)^N(T
zbKoV4Y2z9#b+9|_ow$qcBT8?d+(vF5^-k#vT&|=|s)<-=)nO`Mes*33bBmX_14|}Y
z>0zp&bnSCt^^S@F9LsyDT?-dP>;XA{>B(VF-?s56xj?s3HNt&Ox$_{Si6-&D2ZWLl
z!kVd2%&8&@XHD||QndYVH&*|@8pkK!3H$aHL1OFd79U%Xw2ie%gD!2vL)5MJJ0ny^
zu;gvU9;iKbtM##BU^U;q+%s^GO0)kr8SyWF@KUruQ()&o-5l0F#rLTR`p1Q+u^YG;
zQCLovwboT@qCLc{t7O}-U+&ix^+qd?QJ?9`Im*m(Bgy5R#>xe7yi`p=w8zlrgO#f5
zg}l+^QGTHaEsnE)tk{Afj)AE&?ecb+Cc9D=hgo)G5V_vk)%4sNAqNM2lvN)Iy}*MQ
zIJvohZdwRasW~UPEMwGX1R})eyJwo+k-LN2`VKfZJIR|wxte7;W@&htk34X_4uyGM
zEO_%)2-D5#)es$OU)6q9cC8wOnfW+1md1`6O-4atwzNMM`fyKd(Q>soUy<Cf&huTI
zu-PuSSWaR;HOHyd_H@t?;NJXeTn|Y{3(<teGx2*hlXAqB{ena)>ea@6uJci`iirm)
zZBqRM6jiA(9ciqEl=LSLQ=?%0S|DefJDuo^isl8~RGk4=iUplz3$Y{rYZtQV7?K~n
zOl%J6X?b(0AjS0?o3>6E@oZ;Le`S(@55%_@`x7(7JQ8ED+5IUiC?I)n{CY$W=O^n<
zlc~y4K7IEhX4329?J<xq(xMaY2QXyPQBaeA!y`w4e6>!$<7_yb>i+yDsAb_%BXgE6
z*)>TLly5%TG%f87Im>X^k^n{#mu*%Z{YT1K^N7>7<mg3!=Q?htbz-6(eCKg|m#nCz
zgUk0);`%&qMXo*adj8B-TsX_(+F<R8ME5deQ=fm+i0Ww2y-~y3p_f|XthWbMrd*L~
zSDc=ztfiq12pMwG$j(wAHMDauK`Q6IDWN#GwNIMtLLOz$83mOwM)oVT%hKQnP}Q%W
z6#^ggTiLthRkX(Wp2gWX={tTFEwX5vZdi`I^4C{<F3x-MmP+mqUXSbve>5WO6eoQl
z0VZ|$gZDXhNn%g4l6X^-f=<Qk!fN1X0y82~%HPBDQQs1mynvg|fxE?-WE#t&Pj7_#
zPz%2w;CXX1V86APKiBHFRr3`Qo?LpDu_Q`&3+pTG$&|=%A5qR{!w|{HKr%u26Kgyv
z$u6UGj+wi895Jq1LhTaQ#y5Ul$G+c27<X;gp+dZnZ2K}VN^zetCam`N_W?L#op{Z-
zHGEutjj43~4_@?J;qiy(efx$Z*4s6UEQF%M?&O8Gzj&RT6fK0ySOr~?WYDzlO((Xt
zH=Y2AFB<tnyGW~xBRZy=&8=wSkMNh#s~{s}7@*1{>OsVl;+tT@J}fIJ0)G2iXOxl_
z#?%jC=|&$^%B~38+n$FWGKOh>;$617q0YK{{}VSy4P#+!oqfP^0o7OAuP(2r+5LbB
zVh%)IsM)xvT%E~me{J87wDgtlzQ~d3mS|Zd_ms<!`3e-Z8k8OJIKwTCxQ%>mWHq6B
zR8-KJTccshG}hDb%6_>4=Ro1vk2gLScg{-n8_EkX5*ht+j_c0pV=x7zu}&6IX_iq6
zdyj(0<(q&FO=a|(2&hFu;}5g4`|JP<Fjio48ZDjiCd1P+e^`g`^SduDpM<wh3*sg6
zFjhZ>+moaL7jwpb^`&L2?0K`z&+mLSDP{0fxjB7@)ok}skEzD(#<dr64nwqd#Eoe{
zsD%Qz4$QJHB^B#lw<FRwI$+th>6oyLv+-^)s?W2lKk0jT42VZb4SgfCZ8IdSUVRHK
znHErAApb@F%SW@3q7f22%|)~@$N&fdU^Kndm^3t><8`@=Eas5okbF|(ziUL5bUBa8
zezi>^0pGkHbRi#Kb#GCiPBmQ@esB6>UIGvgrwr{^JN=$jPV);w-;f$+&V3<1`t-U|
zJiB~%7lb00dWv`FOlaQ#*2UC3at|bkIkCiz4}fdT=0nD%nw_`Ar23GH=;(H^X2X^~
zTZ_L|qFL31E+Nkg4z&nni-R1moFGJq;}>FCqS?*E?kQ<<$9i)|c{e#G>AQuO`ji`w
z#i+7z8<fQDMqB6KF}uqT56&`w){_=ba34PKslURLC}v)@nuHyTQ54M|VP;RJwzYYD
zzN1aZux{Fyr)-$F<I@)%OU!rO?ds&dn~D}zMNfvU((??t#b1X?zmD;xLJ*_K50>w}
zh%&lwsGQB`uFZk}c=esi4tRv`5gRb_kgY#;z_X&~nyC|Za|dp!;7W~^fi1u=w~-zK
zJ0`LFS(nwrMQf*zOu(xbU!bvsY5epRx41DygIS*JeUX$0Ddws-Yt4b6He`*aONoF*
z`z-H67_KjWU;D>^siV0jXPiyttKqCM12aD;rS-?6yMjo@yuL-Ox#uD?n?4wfbG<W8
zRlb^{d^mGtcWnXK09H_;75Al{VTvi*MB=Zaa2?3NaO}Lopx{Mj7<0t`n(efxa3Nfb
z=V-H0inQ<Yw)K=#8yN?-XC+eJ|F=TG%RhLxaWNLPnw!$kH5P9cwSrjzbByS?X%pJ%
zMH9Zr_jp`mMe4>E2%8qnAHzuT?Nr!i!!^ybk5}%V;Nvg8c-Wd>mLi&ibi_4C^6ZO8
zt`^KDBu?u6>H&BdRyf~4Z_NWjj>F+kiTGvfdXpW6%x{<Gd`5UVH1?Q;JH{h4n<w^f
z+)r>L2#T8iZaqhvw>@Dus{twRc~#lUM{iUcliRJlby7-6{QkoqyhuwB;D9*ni6L;n
zs^t9(_8Eoxp6xC{od|0qGLt&doYG`^k{zSyeFOWIjgz`F6i<Fbc^T1#n(8HJA0dc+
zK5`y?X9q<ZckZfwMhj8cDGEnRzqG&m>;Cohi6Y4#yw*N!&74;C;##!&T@D{H!HqWh
z!Djp1Xi|@>i4P~);Rm&xLLS3J!a!zBdujOUbcJ}{s%xBTobOaoGb#6;LR#K3dFras
z>2fF?Q}bT!K6xSRH{+!?zjq<*;R1T%L-dX7WY~G=LZSo#;KMXCs@3lT+lJpCsVSM&
zC6>Jb8?e85eY52ji-L6M=b|%aF1@}Lu~&?|`+C=C3&L{2asnjZ36?_}nNkxkTa}Ri
zCb>CW=Ee-Ui9bh*L(A?d37~|xBk|?FJkbWK4ry|_qN;2f*!UKyqsE~*dvkE4%%bBT
zJo06WfYP3e>_`X_X&B_NOlda1`l4;QKEf{>=j87OG{>IEntwVB%Eu%|7V1OM!sf*G
z94bR?S7-X2URe@|U^%&&&^Pac9O0YmS48tu>p(=FshY69oIdJv8S|v8)iK{8qg*Tx
z?2|i=n$k+=NL~Na+TO&5enZX03<3#_f3~>DmryeD4&hcfu9R-g8~ggZK&qSEucbB@
zn2#x{Osfp$^VV(jcahElFWcaN=e?s=8;fm#fd#6}bAsdUQmU;3aI;w958lrq&(pPC
z%~XmBEX`@#;F(j3Y;Ah-a@l|i8pt!`v*_-20eYFB7WaBy<Dvd2!HS<`Yj_icW7-0{
zM|w$gx%$BY&Gum+v9xS3Y$+UIG+4uOx~-=ARm|^D*<iQK?S>4tk+9`UnaA>oUDjs)
zFw+DhN4%@1Eq_#^+J{k@dOhC!(wV)e(m<~7DY=j^BZk+Y=eMH%5TIKx9+q!V(>XpT
z>o7Q|EWh2B>!=4IgG}%P9$87js+WRIu>H7=w@eeeXuV8j+m#)l!ZUQZ+4F8cF1nX!
z+rcS+t5N?7qe4phc5Ph%OF@=U=#ClF?iMgY#9$=6Y3-tVl-zo*Z5{)Yu$l!3^UEVq
zZuab<go@M*D(tc94S2*g@{=XTuy9Xcyb@4*X<S6oV7gAXp5wawfa59WGxWD{`s>90
zh3>b;FocQb!Dj-ZMMg;bR>zttn-R}qzx<V0+vyK4D4CWi*iEslG{Vfjj!)dfu-SH4
z<Z8NP=1N$ZtB$v3NQ5afQ33>9^ZjgxWt_3K`EA1IP<Gvk={dtklo_O{u-s?B?!{w*
zeCDkj$<*f;<T{t+owxn5y~gsuP#lyo?}3uC-TwPFicC?qqw35I!i%QU(9`nFn8z9b
zJ-scl(aicG{4O4Akl<wXVz2Eh$(QZhPTwiFkwB=MYmS0i?jb!jWr%k84*{jJdIZis
zP|#ph$&A<gf`Ezk`-Uok%~k}^jGZ-JhT&F?N{d^B!^>p~n?6RC{4nbMcFX|S8g(OZ
z2QWDWc)XWifp)uPjOcr`by?cm4y}qHPJh+-BV*)%#Z_Uc)*Ukfb<L9^XF<BD*?Q$L
zL;@n!n$WS788o?1Udd!NRXu4dAeZ_jAPAyEhuWI>IE&hER=N2U&;(C6dSC0D*+*2!
zGA+b6eeP*|BfHm;iT)~`(Ah$Fu&No$(*q|CyrNFiJTz{cTlRqrrIPO!DU#0Rt)xag
zvcn>=uRy5+s^o)FI}tie?UXp`HtM+5hp*OqMtGi&b=k5Oh+S$BAo~inudMeP?_#rP
z^Eu)^GMt>SaP4`o^S2=s`ZAH)q0fV#Rs6QhD_?geE(NpH6l#>PaIOYl>iV%`89vWg
zjXW(<F<(d+xxz%7<tkARk#?`M>}lLQ5)a$9-W$BCJ}|S=yBnX#6o1$4$D@qJ%6I2Q
zNx7+3g)>T@^WVkI4GJ{d@emfdXsG58k!)rcH-{GpYq}>ltOIG-j~S<$dGmGza;*+7
z405VHs5IN>#L5Y~oV=zBJ{Rrr8tk4|>7>yojcd$|_C;yarS4DS0$3&Vi11#mh$TR>
z6B6mU-A!mZ>f`x(qPzPMXi?!1fSUDF*^u_q*tB?-<tc6G?!M^PM!#L*LiYx$<Tus2
zPd|rwiC2f{PJD8B8=J+C^O30e`Z)N(Z$nIC<)6_;hBqChe0Kzu<w<Yo=u6-9PC;I3
zxE?ZDlN49Hm3DvpL5+CBx2UhPpqnD6C|u=8EOeE5&B~i7s;}hQO*F=SxH#=$?eGWQ
zOB?Z64j^(tyB<E$`Y06E6Yn<us8YgfK4F5&<myvvK$#-B&`7N6Y|+hCnxFdp4t{c#
zP{jmXc3b`~j^=^>#D}6N`e?oyb}=$^!<tb%LMFZKVXql}eO_6H6#^64O{ff>7Re^1
zWG(V;4UsB)-+0<)USE*1NzFTMVDb4+-C8n!7kcQONUy$1nrY7ixJTfl9YMT^R`?+u
zU!@Ixol6hGfOrz#rVZja&CZ%Kyg63s=n48gsrI|y{t)<!_Tr1EIF<qt1<O`sQDkp?
zauj&$XRI<%WW8DuPn>(tngn^9f7tDNmIt2m8T+Mnftu~dt}isvch-|S_%~9LuVt&W
z9}%S_TyyMfU>S7vK~~Q)QJeylN2>i->-<|wLh<^Ce#819TKF$?pm;q4F?FZ>N9w=G
zJ8aVUW1JpSnwe=oS}%D+b#}<%`APfHt97wNxt<+xPl;aby}Iei<Zr{`1w}XKB8A4g
zraR3*7Im)^ueb9@4U6xZUP?dzK|BtV6C$hGVJCTsV@CR)K!0$hZz85!|8TGxj-MNj
zfHQ1sVlrdbJW86o_WT!^>6h<}5=bSnMoymY+dtY9VIPkDMl614%lNJ{R1@0p;>`G+
z@cwj(N5kB<=ICj>g}#2DVcuMqV&NM%GdG5a8z%hx%mx}(k5d)uUnY6c93AJw@_Km6
zlP;fWez^78flEyNQ%FzK?`9@$LCSG5hIAI!#FroO_oL7`IR<;J&o%2}`NEcrs+F2!
zpqiq@-Hpe*H^G=9{GJ4H?XRu^bHBOCH@s3bC23KrzPbaE5ubyT;-}3Z#D`EH(md%`
z0hRB&{CA|DLP|c%f{W0STV@mN43pKmkIzDcmTw&q<d-J@wmP@PR}KbazQ5Q#V3i%j
zDKg@e4(BwJQmPy6O@&M}@+YdQGoeYRn5egUQN(l}>V63?!p^Dg#M~F+R>;fp(t1{8
zlJB9S&;;jnC3P+X{lFCwZKMf=R8PsP^OKA^v!C^kN#*PF%6&2BE!dCN3tkg}SX=9H
zK)>CViPgTki;Jnh(ZT8>8tpvMA<pBe+8F7h-I{ad#RKenqkE-3hi|o_fo{kY;)^f*
zQy$5kTH?=ZqQEDtRQhJBok5B7qeLf=KzMGCertIO$$2N~dtcrA4}l{&_UNU(H^}9$
zt0~YZW@_~q%=<5GB~A)Y!(G;Dl*)QA!C$+CHjzJ!TD-yIN6T>y-m5{WgL-~h5MO%+
zQlrJ@RR&7imP*!d$Zu8IoZTfnZ*xq^9+9c{6ZFQW{CISw?YzEB1^mWPOETZ{s@b05
zn-**JL(@w*!D=dn{Im~2Sx>Q1C%><ZTVtB@uTaznGmCt>rQF6H<Mo5dy`rAH<%aB*
zp!la34(@Ozt=3c(n<S>~(9FbVatkKVZxVEC^$?1k%3bOx*c$O;U3~Te)De672hR$C
z$pRz|x_$Mmq;#ZIcYX-s&=@$AQ1$bntONZ@fsv1EDR#SCTTtX#JYW7;O)?zSoJ&j3
zxx7Asv6^m|=O;V9BFg26f0ewgEcWTDNsN8l+iJ@eZPewKbk@~X_{-7C+YVop;z3Qh
zci1+TUtIL9W$N4ppijwSN!oW!Oi%cL_#7C<CY#_u1C4#NPG9Oczi+S|<pV6-ag?kA
zEg0=qHbAqJ<K-&?Pw$my-S22N;h&<NX*SedWu&0{Tqm&XwX|<BbL#7c3pt2dT>!uH
z?qR+Ic0snj0?~BP)gc+9w6!@wK|kF-lK1Y$(P|>vh2XJoh}Rez{Z!$Jyc=Hr^@M3H
zR)nC+B>k621r*Z(rd?$ykxK>sz!0rX#p!)neVOZOT3%Wdu2reG+?SUJQ%Q8zyM9xG
z+Z6MT-Zy-;o;Hi%5_>ImwY>`}K&+h{wh~Wl3@haRMpGkO9?yX}iT9GsW(Cvenk`2F
zeoLwmH@qY3Ab*6+1tj>WL|Hz-4(~Zme!Q@r`*f0<B)_r9ci!(AS9_ajBvh;cii?%e
zuBf-sPZc-N5Vaq)Hg$hjY+8NVY&`5`1IO>bre93?gC|XX1bkxWQ+5|j{0*?P=_FeQ
zm~MWc8H2guxl3T?7FKfLhL7nh;o`eQipM~rg2jF2VJui9TnhWz>Qo@1SnqXixIJH!
z9j9%~I^{kJf4X*md(m07HO=?-y2|4o#qm{WyBOXIY!kGexff%dq*QWB#XUmlM<5j?
zy8;e?YBLK}!Q0nOL+oHW^V@lsX`hiCSTkg`iuFuvM=un(==peg<X%Hr&5WfVZ$(3S
z6UCFc+Sfmx&&CbB?DoseM&3CtT=s}PVv7^oaEl??;l<vrXa=XxqrFuVlqw=)nWo>|
zijseQPyQ+eo*}_mFl=bJylA>r5gX^q&ArP2#}!5Ts6o%hVfwLh+zmr17j$jSHY<Pd
zc7RZQw2_Y~vNdVgfg{~g+1G7@c)T(CYkVuHps=^M^Id_B(1<cIHqbzn{RX;jspFG5
zum1Up*$D`x3>paj2r-4;;7|gE3FUbTbr)@{kT~)1GOCIxrIDU{aSS~zhZ=wI8iTLG
z&PpWD*bX>24E4>ptJ1{ofwy5q3zcY?Qp<PDu@{3W_QV)hx7={q)SMIJhtN+BgHak;
zfMdoBeauL9em-X8+z6F(0-S;L=U?DrQqrMw$m2aVTz~K42v!8V6;iz)$S_w$x<UVd
zsi)}95+uj>E|PkqYo+DGmww&bPGUO5`yi9o<wiknafdHz^N&;9UM5@-opSMPC|y|j
z;R@}tbJIV(CE8kWTG(PuN^!#zhdIOUoh6t48a|puJ()WRf=*o8L|R;s&=Cn$wB-5_
zqBS1<$#3{eiaS1Fycynep$hh+pJcZy%dM-a3b$bjZ*pnDraHo`*Q42Jph{UqIO5g=
zEfx&~(q(FsouWuvcsaN+q!t;Oea!J8)&`PghL29VNCm6cjq~l69xbrQH1xQMeJM-E
z;dSl!nj(Q8@1E~59TJ|Re%|ewG@EKs-u^h1w*PVR!;*BX-rA>G{Lx#OSJg#Yv@r#`
zi|2ZEzHTTxxTp`mbv<FT=u5W)xY-;WGYnsaVKk`Wp~tUP6Ejg!BDXg~0qLdWN3NRQ
zFY|XV;=k+nYQ2Gd86;e+_H}Ru<ssA+<5Unu%ZoDmj)e+#Zl*`F5ic;`Ak=~DpX|m@
z3j)e#oj%5jeZ=JwfNnY=!(a{g0Ql<sE$b>R&w29Hn;X{#g0HZ{wrBi`(MRt${481O
zx_fK)yxzAvjrAs8J%N-k{u-YEUzH4gsq!SckKbUAtpTBzY5GjE6scE(CZtau`fe}~
zW86xMp)8mYODqi0DVbarFJH3hj$S|=-`(F$_t@Gx{`hWAW0b!-xm(*SKL$b@jqz&n
zUI~hb@!-8y*n#Bi)jb8tsbtY|?(m}FcUN&zx)d0Z$xpI6_5e+*Pl-REx9}u|wy&4J
zmpP7?WKOsY=rfUg)k3l<qR#QjbKg`m61%&DF@N!;<F|2UvAC?I^-<*KdcqEXo3e@6
z-&oD<w2&+2w7=X5)ql7acow=lZf;43*perZnx#Uv>{=NzV`I1CXgajOeAhsZ=LscU
z$F3cDKwyKcCdPp^|L><e`Y(T@a9vF`fyXQ6VAX=gvd7=wUz+#d`~=aFa{wxz4OQ>M
z>S&AneXY!OH+;T2Zwo6{zY8i;wKJS=u3emXYqj*(Ks0(1S>+emDe~S64tVFZVzc&I
z(*qPA{1BrSFdEco{p%8S!{5wm(Y-wi*>5~4e(Bru8cx~~t}QLn1GH`a;4$F38;ZW5
zRaTRiAL{O{t3?#UwaZ@F+Wx_7qUD^}HQfIDpHD^P7iu}_(|SAvPVLCR>`wsydAOzO
z<-QWm;JbYxBh(F{b-CUEy|{n=J2^}Rtnvm{)knc&AO7z-C<yT-8~JN8{xL6K{vThO
zPVmnc=ifS2|9fh({_TtL{<q(pE*}?Ja{2L2z`u7`k}K*?m`qjA7MHpcZU8)$spNzo
ziv7Zynq$IGs~zL~+*(^d&3~uqnORMvEOESGOyptTfN|PS+9dtR$43{+wfggjxzyrr
z503Q^j)`8pGRMHceZ#wCw?eabPJS227g#5-y84Y>vY1Aj;dDzRBjREm<I<+;{susk
z;c3$&C3+E6?^`U=go4)~S5t6pvGwO~*0sZx<%kGZn&dYZ98qOCw!zl?ua>0}XsDFG
zu9Le>wVvoK=<EEpf8L3ds=xE@h{6#+eMnD@@^<zU?=a*dqjc~ZEX0)^Y$$6>G?p}?
zQm4%tOFZ<Fz7;Y;4*7^y0h^k-z6mb_PkX;Im(x0CuD|_m!-A^hIklrtB@~unot@Nd
znla|lb3@bR_pE8>;o&Xd@h#Bj>vz_6Nndv#M&RVrI*4eWDC_*?6HmAb*8sn^;$SwL
zo_4kzql)w?6)c;|Dih?r9<2-LtWK_;fd@TJO_bOJ$M3Lj(q5F-K9LGW=KILD4Ud}5
z5#90VIcuY!Hoi#PSF0s1^J3<t*NZ$TVFP!|&#JJ^D;%*}>U&_6as0FX`QHzi={D-n
zn$LM~lH9K8d)B<<n~4*p$XS1uNHjSBYL2#}Ix9+*TYNb5C_FkNiYx0<TaYD+UnQ$;
z2@2cs)JYI=@8~(?!|r3_jp(z`k(Q$BNc{KX?j(0wRTBUwgXS`T?`29Yh}>{rXW9z^
z5>Xr!$N1gucM*81kHBIv`ta;N!LwQk8DBXKKxWc8b&A2Jf@&Uxo#rJ>DxrfiOs$CD
z&q}atA({)_V%^Atw&)a4Wdmn{3LDegQAW3dcdw=oYlCtvy>heGJnhJBAIiAiF@8@t
zAh<riuaCtMrovBY4ml3|_O@PqjVkmeIThkx)AMOO4r8c5yXVt)CmCd0yTAB@SL{!S
zYQKseiS}ZuQ%fxa+wZn*U#5~5NTmwWoPnAkprGZ)9$A{m;D|R3RRIrZcH%}RItw)n
z<~9l*d#CYsi@+47knv5f1(vAY#%gYf{CQA!RLoP&AAte9+TzSJ(T`PDN62=+e~p%n
zu{|Oo0GQi6^aD&6VN`2s<35hMdV5j~w8b(>0J;^K)x^`2c5{T3RjqVgP~f};&zU*$
zm-mGP-KO9&X$faI3dTv$BICr|lEjZ#PWINX#_-{3b-D2!zkBt<X}>$!B3cGn-0@F0
z;NvV@>DtMQ9?w=VW;IAYX28t*yE(60O_<aIqa9>74LtNJf_W0aW$M#q1g!d3G8CQO
zkOLLElI6up<lXSue((F=KNGKa8Kdz#w}0!Ej8nd8pr9o*1@O|%lu4skb4xD1aB|>v
zo<FQ}<T}uZz<!+q+}de$4-q8=z^HqK;<nQGZy|*7#eedrvGA09jaWxY<My#$RE3UL
zG!21*mYe<6_29@;j~S2PUtTxGwdTWXZ$c$07IYP(5v5}6%{Q!Ct=(EwB^heIk1>Dn
z4yu=F2f!SafAD6X{A7O;ZvNY1aL&W@tY=q$PP6s+>)c_tFm^Pu3cKIkwyvEZnZqnU
z1v*=6y>RZ=d>vk<Du3eCt#`4soCsOz$~%X4SFrbgdtax>4U>ZHFfS3o^G0o4Q;Fov
zle|5%<;d?jc+y_GmwLA+@K~k2nxIU0AG;d<SVqdHEz-@8zHZ6|LcY&qC1TjMp;wcB
zE0dNXB|yFmNFD^G?8*Z#pYaduJB<d(<$2V?^b1(AZnEqv^?qaStJm68;P6>{Kw7#3
z@D$$=5^`8F(v>QB7{d^MG8fRl{sMZ!1$oHs411XAj$CjXFQxhLWxkw1$e~RTD|)EE
zOm22f9LlGUtq;?{wA~b*S*mYp?6j6cB4=wTuSFU1IAWt$2OyJhw9+#dU&+G+VrP$I
z+#|z~bfOaSG1-V5{GpjFmE)cmp*og-AM$VoCHma-*WC-C7^=ITGj!U!8SF?W)HG2k
zHY<fAl`r1+LuqC<0e>5f!YSmN8)3dc0NS|~nR+Bnx4g(H{yCi<dk0sRIoXWdjwxio
z!Ed8Y$Y4<ifAC(gPMr-&9Rltiz}$yer0!q5{02Ft#<B1pWIc=E*D^{%?XA67KFCa0
zz5G_#F0DY$a8=~@C`GsEs&f)P8vyYZ&y;E)yNZ}7j0ytIx#-_Nf$`k2xzW(vTh)W<
zQ#niXPp)FQKF}kQx|Z~R!ch#kdcyV@%}3ZBn}Nr&P~goO6R@v{c#R^=4kLL%qOV_Q
zrA5jUDw6R1_N|e3Vnr=T_MhRaqP6Hhc<QE9J=Ym3r=^9Ypgw-ga;(voNA)(Xrq@K&
zLIG!|(fz$Q6RVjZW}1@KII3Ofo948gk$kk5m<Vr^I`Ua&ITi5|2?w>*WsIQ=)K7c$
zO~rltL=MrIQ>VPEq&!5@p!L#Q?>eg5G21(;QA;jg<ADi)AX^2|xFXeqwjpdSSB4<S
z<>edz0hDn8P*-=CBeas;b0k_$L)V!p4YovWUii--lLipSzxKscr0SZH4DcB13zhTm
zn1}uv1usIv*3&7=%wLf74v~-0zR#eMm0d1rqTA1)QcR2p;|t@%b!CLyE{yu}c&gLq
z^H*SC^Dxq&^ABDru*6-nAEO$gxT2&3yR@K;+pWPNG9zfVv>v_}-su;c5QYS(B8wHH
z1iNA18Ly^bbGI4ogJVZX$z$iXn4t*)k8x#@gURE7Cz+PiU%&Uhjx6mDCJ^o@ae+NK
z6~@S~94ac}#L?DV=yboYy5A-o+0>V;O#Q5-&{vH;Nw_cln}FKhn+kZBJ+kh%Apo)r
z1$|O+8diqr9f3JJu1v<7-{x6$2277Kyf2e{w@qH4JC(q<`Fbj~8qTJM0{~UA{ZA^E
z|J`f<HBe{(DZMk%ELaF4t?R9gedpVe;#X5(z}Y?j+XAt!N#t-6<nMdIMV`ZSGR%F{
zn}7Lf<~ShUd}OsWg3@G5HnnA-N$`w(UL;sXeKdl41hM#iq8XT{>mU7Uk-le4+DcW+
z;N(YB`B%?RF>9?v6-oQ;t?Z-eQm?zBa+spHCo%KifO?RC)5>MioGK`nODYw;gSR~M
z0wl4d3?Gv2qmOKbjd9$e2oo;~yh<_(HrfR~#XvkK*%0%A2Zi9#RIMLyMaGMn)hIgg
zX?`yZkYQf<58mDPpV3mqGmrr#fpcSmT=?RRl9L~Il=GSx58xriw<BcM50-{osd3K4
z8H{-fr@&wbmi@LTr?M+FRWAriXUR?s1izYk`Z0O9QAxac25n7Nzum~pm$E%?)WUd0
zXU76Xl4;gW;4;u{muZm*wV^oqww74I$n77p!D`tyv=IO&*;P=?JIY;YPx8XXDra96
z=SPx4UaC3IziU|Ck>~A?$?RVta7cgF^C9gFr?Aw3b1u`Ts*76052YlWN#C!}L}&*L
z5QMNDi_)(e8hvPB&a>_xUCLjiEe}MYM4pI&cf7b*Gb7y<_TW4PiZK1Z+Df<ixkVkp
z=f?zKtxk)<>K~@q+u*)dT6Fk<(c{vU$P-`j-oy3hx`_^QSD#v1kGT1Z$I_%Sj0Uyi
zeD01O49D@G7LJ4T3>B?28sAKJzdI|%@XK{aTwd{c{@f#H(Fn{wIMYU1jvzr$z_(Ae
zp{u&$aAWfDhik^|@mDD8i{Nxl1l_r$@J}Tt;PI{rCdj3Y@^rHS;X8HlljMNj^P7wl
zcLao`EJODah;RHQN?(rivRnUZy0kHsX`qa!t#>;k;GBOiyJg7`Xw-?EPqp)KEfIM1
z+e&pF7I$<q-{SkcU|*}z?Taf-XqGhBWeC-mC54S!drCf+D~8WS^*KWr>(uG>X1k4F
zIB(f6`yZoX(C`coqhF*Rfd_MWp%Hr(GUfC0<t!ciD;7W(KOB&+@W<Si+vbh3K_fo`
zX;9u2d-*1L`S>-OF+=GNh1b-oxa)ic753FoL-cmfs+Kr^r+8PcN|ctY(U9{E>sSf<
zT6JyI((E%K(~tQ@qqhu<x^5`crZJqf)NJO8oeh!Ygaju272Eqst9c>YorTfTS9H)1
zq&mVMl~G{i!cH?i@hk=hVi<WgmgYMN*f#)lwVfJ~qMZ<k2!^2OHDc5vC>2ckZI0<n
z`}+sc>0J&+G$o=V_kVk3ZB;c!p6nF6;o6+D9x?3aUSV^8&S`fjknFUvD--RV_N<tV
zGXR^br$9WwS-f&!3D_f`rys4pn&`F?ieGnAtpyw*@AimuKToVzlQfuT?|y4HA9xiA
zszBbGWy6wkU=Az87KaIh)Y7qECw?(1aED{va0Q`Xzq;T-u5$uLk!@0ns{&a#EYRJ#
zBHBLdA-iP+9V~+!20>Ey48jj4J)L#C*9h1<2Ze+#?$yJHaqU4JR{7tm64h1x&1*HO
zZuKLUr4E%Q5Bb{AQZFl#9{A&QD7N@}Rco?sDAfFZ;s7HhBQgqcV_4r}`-iSpChN*^
z)#)&POtq2UAG}wgZPn53wIXVlFsu5Or%EpkIJQ=`#fH4y!)$$y39aJ?CTDxI_RH6r
zo!hTmuw0V|Hks<rf-)C;bGHn9CKk?B5AFet^e)1Gew`lg^b&yrL%O_NS7}9pC~x9M
z`*-^J8aAh1U(j#02x=0q>e^P}@{&9f0>DKr#<O`)4uW1$z>nzKC6Lrwy`>L$u>Iib
zA(nqtAo|?*wr|gN&C?FQ^cXDp8L@wfQgmRo{wFTe>JUKbD7c7*__I>Zc`9z&u2O{A
z1rG~_eN!oxmiO#%9CRBnIdbS)lTn?Ag=P)@8?f#ZVuOMbJ?5_21tmkB6WA<v_OO*|
zhKd}T8!PW1L(Cq%3yPG(!^bmLo0@`EC&L^iMPpPCa7aJ%kN=g1!~cqN|B`Tsyc_cY
zad;70d>XFE$=VmL8n(9WZF&KYb=*HK?GLM0>QInNl$O^GxrcW<K8%G(wEvnK(vwW(
z#gUcMY_X6r#Q95gTQKanF+5ez0PuM&6J3gPhnIK|GDWF{b!z%=y$JMb5Kn>V^q{_d
zS9j4Kq!Td5i}Vkk`_@tHH7=<}9}n!>Jc9(hY{ZFLG4`-pwH}CUhK9CmMCa`Q^@c0P
z(kHNQC7w4mrB}r7eCz2qjK-g<5$Eroc1r`m*8t7qHB8y2fABuceEEG!wn#pGv7T1N
zliFvW^BxC>ZI-~wq%hpTc(7Wq0hPWO5l2_@>4HU{KX|LrA8`H6!*3;Vtg^U{&wm`v
zH1Clmbze$-Osx2bU7cKWx%9dny7bw4cJRtPO99Gg-_N#4g8z%Vw*Zb~S=NMS#2zuT
zWD6{2u+U<%EU+xgVrFKvn3<WGnaN^iW@d|-<sJL@+`aF{ef!>S?8YDQk3uukHPuy_
z)m2&DUsZl7cP@PKYNvs?$tNF`2}kEN@@d3&V-K#7IvHmsBv~59p!*a>8O)pyV@D|Y
zF-8J<`%@9odUcun18RR+)9SFux?{<C=fNhe`x4LBfNwGr=1(*Q1KIObKLI{2>dirh
zQ#=BUR*hmAoCNN^uBZgYbh9MP&4OD?n7M{Uwp)W&W^MgRW`h>Vwx#!JLXRx-PDI$#
zC-Yim^mT4<*$<WF+9k)ZA{FDN&~fnquX*nG;}SbzGRhMrOqi~vV()ijG6$ehz`CRJ
zmoN~{yBj-lD^^3&kyju81UMpuPlHx+G;zhXA{<GIn0JgNGjbYZ6EAslw!TbURbRx@
zR&0I8@dndkWL~$DtSOC~*A$m_u5OZ|WB!2Q3ObW|Cn-g-sd@Go!Tv*%4CEd}@~tC0
z5AKO(fAO@>x}#_6(8+Z#JZ2(>H%GtD{+`T{6ue1B0RK+qE5buw0G0`NLDPt_xU5^o
z)>F`dojYt#?j7@%ESTKga}v_Z4%e)I+s2F6S-uTpM+3>Rt@DM}v;<Xr_UlL3r)o>_
zv8mlMZ50N>Z$jgzr*syY!9p|i2u6B*gF_G%U4?!1q^%fR@7R>2CtS+nzt>$aH#K}<
ziHX^Aa!a4}w>uM(G<&yk9X!~Obe(h}Q=G=fPxGA(+PB7DLE)w%L=3?MFI<!9^Bktq
zqeP<vueewgHE(!qi%c#n!)8M4G{!6zbZ{eDohaXFw1(W0aD_?_n(MS|_C5^Fo;&_h
z|ND1+dBDfy!zIZo-VcSuGsXLZ$9+<R7^h&SgUCLgTs-UKpcODzjJnnGUps#P4K>)m
zqYL{#O#3hW`G`~=MO0YRAj5Wf0_o_tA{dWT!Vguzefs!i<ZMb%j!_-`%|kW%vx(3q
zkvBtN3vr>5!Wf>a4DrdLpr9WVYKr}4`JIN88F5#WdCHE`vDxHXn(+um@h6kQ85yL)
z>&77On=*A#nI2y5N12VAMu?E6C7$AIfd+T#_4knA>9bq?^^CLxdz~f0Ly03_(OlJX
zclFW`dPqr-Y`8X)y2K-|kxZV*rs1|+9``9}<a4`wZ&}RT%pS2!-wRGs<nxiz;ngP*
zE5d*E@`iR9qEVT^X{isg!Vg3d&#bH17j>BlqRd+V=XSSF%J-(TXmQGQOc@@q(nA;3
zf$vU)qN1pKhxcPYtLSq~NxA@Ku8SShlhVc^F@|BZk#mBL8I{6Y_QgT@Z4`IV_|(z*
z)RAUQjR0W_9BC-59wbD`Coz_Kx+{2^UycHiX=<AmNGodJ%+GcUF>6Bg<A(JT7zRs{
z&t8H3W<b|?l%>@2HlJj&Dp9?H&Fuc4Jzo6lW5|E<xG{nYHjpf$hJdV)i6j7JHmkk|
zh(E&sfN)_Y`5#j$|H}HS`zEn~!-eRFi~~h*vsnS3L=8v&KTH()HyZqr^*<;8CfCXG
zK>K?_`1P4cYean<p=*~v!H@a9$Koe|2mFLCHV<~=-b?>sJc0pKIa2ruxC94nb`4s4
zaeB!s`S%$~4UCpTZbkrKA2HjWE{PMff1S2WoLKf*%IjjSZ(U=xb$D`~r2^8_=&>E}
z<+#r+ukxDHtgX&&cc$d@S_pl2RfSz&9NX|732w3d!ueqw)<`Rl$JsBJynPr=JP+8C
zT7)XFRsVYCC!i8MRL7X^lh*0&-~&r}SaQc$oBS8eR*l?--oBsw3Y2fdQMc|}I?GK0
zudE_V&FR#59ZG)}mn|)cy03h@yGS1LEJHeNn}PKBN66p8f^}r;H^DP?!wvs9&3f<_
zJ-8sVk%8vjBIZ2R@~gw>2$O~k(3&<lv~rqz;XlsM4+50l(7504JtV#V-F$t!#v@kB
zSJ;(z)dFd|*GUvDx<PQg)AASdPiw0d?t>m&U3%tx9&Y*t%SI)OBPo?3%4BjS#Vr@z
zd8^!4#=9-D6Yqktctzn$KMWmZ<d$aAYJE$oE+8%FMRLK*zDZ2(Kp(KM-&{MMSNY6@
zUc&8Xb~*i?rSCh-ss}IZKkM_W@zEul>Z<1wYnokJ*(po5<4jbl2F;OxazPTKtJVUi
z{8PbquN?zarJn1|URG|xnHo4&s&RXltwLmB9sYw>;7%c$Y-xUVsN%(_AE?`x$Imxg
zG7fF=`%>^tPyESTEdo&Z=MHc=?55wC9*CkouyJ^x-D*fj;!!Pz($#;zMYrJUuWS*N
z5`HA$W`IWuc~gyb+FE0}R-f89>Uy38SeUV$O*}$O097s*k6cD3v~v<Yi($I|QLvoX
z)t(p6Rm+xvv*vm#becq}N4RK7LTdSV+eP=wvBpO=$gZ1*nUpEQ4={myu{-*Y{QAHy
z2&>VpaA``&8nB4Bu)Bu8B?Ui&C)vfkr<k@&ycVL#tsSVT57pI0g_e~>Aa0T1d8YZ?
zejAVNjH}X!P^}_ER~T_^86pp6$&iI<`!h=ZE=MWLgXYg53IEeBGf5+JbY&;UJ__;f
zdLhw!TxF_dTvSJ{`w(NlPX_zg$j{Vlu*W+PCiylxChC}NYXxkj&GdJW?>*5Vl4qF2
zeco}+%^ZjySh<W`<G9+x%^H1_t~#d=OCw;x=dO1&hf(d8o*Z<u*u*(rDh1fb)iKf4
z&@e+%iXdL1M~4|}{5@DUpCq%F4w}ekj*nNmAGS-@^piMoRr_W7BMUg%x5CSe+k@0>
zy1k`lB@9iEwBr;%1(if|a#9fT_d%|DaE<-Th3-5{9xy93;Sv(R5HO%-g`TgJw;Nqf
zYv6pM$@}k(5~H~x%bTdun8-fMuW%RiJD-1uId8YH5$@Ea(fHvfnwOI%I9Y$RRvM-j
ztH9-@ge(SMEnVD)q|8jCP?&fOXO9)@+<Nwl6~)N0Da^gg)%p25Ba36A#}_meJ0%Kc
zi?s&S7IEaE`ttgZU%zasG_r|Af2g((RajnD7te=AHwQ1WxAa}X&U$eDqlutn8()C;
zNgHNmZ<9M;kfwyINQ{9B4hnCAX!U~j3dV^2Oq3U)#=mLl>1eB&S{!fF0j)d8KB9E-
zGQWa7%Rq|$)jR)dQwf{@w^ap?j=y>e*qH6S@w!0{z@l??o*H1wIj$6)ABRze*2vsW
zlQI~(!L>6}`u5Sh=Pn_bO@k4c2GSt5KIGwc1Yj5EtOJe*A;AH&D8n#-KhTSf*k=yD
zJ^#CVIZc|>JNt!h3~|>sMV_qcfq6c3(+9Z)<Hm5;!Q0P`ht?SUkFM9M7gvntCKm21
z7YE)YzuGg5L@prHwc;n-`&CW@AIsk}f=TF1&Gy+zyiW1_5K~K-p-5Lt$(rF;%@Q2+
zuzRA|mH&lFc$OmmZ9H`@+4LLQFgl!*UIJ}+5AkgZ`Un)xLyNGD1}shq!ZR|E%Kwb=
zB5Y-o_oX^yG{K6qGMo;PQT$7NZhno=uB9?TdNOE<eu>)@^XDzX8We8FZ9TVEX)81g
zkD|LW2qtwmmtz?0@c|J|qY7U=>+0iP?O8#2ra55%_uaMYU)G;S{vk`J(L1cV7m~V{
z;o6odRI}|kM+SJR#(QgsLJBe>i4nT8R4|+X(-xra<X25g=NJzm$WuK;4NNfu0Krz$
z?q99sr~P^`r;u1>vsP`sCpqbOmG`sp@gJl3cMG@|7PHDi>*$$tW&ACOdtr&0hHy<|
zOJmy{z2tl!4r=$PjyV70u%#2lT&?wk>YT%2w$VH0<xs8*mqgiSRNA<KVdK7XPS|Nr
ze!{r&yqfW);MbUOn-n%JAsL#AZc3Zw&%Y+@@ZmYsVl_UW@>(3$$u&J!wv)}k`HCQU
zvqs!~Br&4tV+|<{<U6-Dm6{}*f_81E9V4ah<G3D{?I|`5TT?-RW49iQ=Z^b7lN)#%
zPz6WcL=L<r)Zdb4Zc<rJmUNsI6+rm{RnhU-U9XXA>_~L6c`8if^d`<kX{VMst-LY-
z>TwGLSpKgqrC|84h5|esN@k@Sb5fO#v*R`<2XJb}GpY5rJQQt0F2k;X4!?&NI8$az
zMd&ewBFd`|jGr4q2&_~wceaz{4!gRl#hbKg+4pyXa~zQ0&dy6aL$EBdl@}`tZ3JEw
zuQ26(CZD#S16@?#4?gKtxt(!vW*~)2P0iAAO>*ZVT2_+uJD|sbSjOCp|6!f2lU~Ag
zjI;`jm5-M%mYbRUgd-!fUp7TEu3z*s>Qz=WK26kw+ND5E`L0YG_k3Hh#(?S58t4NX
zVvRqY{qOsxMzBNJ$yAGE;r>K(ZIlS%H0VgN8z({@eU!P8Sowz`ME#%X#7JQjT2uI2
zm~&F)e??6~x@WW$I=}V4rbZT)#8v}^(8`X*J<n+fSif}R&^y__cY3{<S37=f#;Pik
zYm8NF##73qv`#-!O;87?6`2y5^n)@3Nu2@Y3U)fcvs;UI*Vffd6J92}L{eoAv6RXG
z;CMEr{u5v*S*A)pd>i4Kd`nfS9nN_#K(<H0Nl{T27X;YN9=C%}G>ulAe$!Y}9jPZA
zMi@$3zCv#;MraAxZBqV&Jv6Erh|V!wb4w<i+Fpf?+9zQe5~RtO;hgMwFE$lXLMDWZ
z%#@brw^e_yQ7Nt!u#Vy%!PUb-Xk!;6tTJY}6W*aTmpXfyeW!gphU#|esFrMRaB{p=
z=Ca!~2#$9UF5KEYLubL(-0b9A;7(2B7(_+O9@QNsLs(S)M2ej)!^JTzYv^-)@szy>
zSDnt_W)-&3Yo%s}0ho`}4khKs#DE6aL!|z-s{uH6S1mbx9ZYppa#H%bHjOTPw|n@0
zOjZae&iZV-D2$YALfB2q?qvBc?l1(?QiWm;%*SJxf#f#V)vNzKSvisZ#Ny2(x2aS>
zq|HUa0Ivk+h=K-q;~jLVUv5F4Rqj$1qlmw0ln*EWaf&7XC}5PP5KNhMaHaBSCU~+Z
z-0HPr0q2yRg#H={=3N<FM>{TT7>%UR6v-s(eCZo~*G2>TA1BgE;f-W74}UQt7U9)6
zhg23FL@ReMpI&YmK)GlJwSgl_C%yMARopkqOO;z?^JA<Sfg<D3w7Jxc5ZFdlIJz<!
zU{hqc4lbaGT2Rsqf(s(STCW@+OR@U3`=hsG<JpN#f(^I)YALxZ5`V~iZ&2uo8gkv$
zIcfU)#3|7O;)mWJIBai_BiZkUM5y<8nc+G{kz8i4F@Uj|MpF57!}aK{SvMy#>`sEm
zQ0oA|5dZ+1`RzeoV3KbBGT6W+DOx|+oOOv!-EHH2eZY^!ps-P@s>CB<6&{%@H~2mS
zRdqKy+r(Zu_PD!#7Lo9%n5^TCWfus0hrD6kp+M){*cj^uS@!@&c3Fe9E7)*+BjzWd
zM#b~$Z7tYA6Ln!#jl3=1&VnpRouNih2hDR}QAVA!PZ=;4-}R7s#I#`Cl;eQs++eVT
zw4e{zrm3?EOKit2PKx)ra@lK2lEiVF;o#2QBd_$3;cdw4+H8KM?*n&=^(qHd%=(PE
z`$!sqc;bv#mG-(iS}FcxAVt&<3i#LJ1M-90OuYWAz*vLzJ2M_$Ej=^pE*JenX4Rr?
zT>cJniG5K4Fs1ncw$PWC$(b_kh9>b4CR(N#@#zS~^(YArf=7j&U(|va06Bv7tx`HL
z51UN3qnDaFqU7<SW*l4^rbab*wF)*pxg67aPijtC>HAnQf2A~xaD=&`G~>5w@XZvG
zl^P-jaCB%RV54G+Wa{lB?`V>Q*H^XmZ7px4jpnJ(T~X>IPVZZ-2&e0@ddF!gKaqx9
zSVc)o^l=`mfrE1li)}m$S{axX{XkWnSLW(3s5o}|;JUKMvF_mr$x)W}hlaCELw(}9
z^uxoVcsVVp*X*{cU@2r=Ka^J3iE~=)^e28Cbj8EmtR%V*Gx`fvib)U?=xMm3N8WcS
zGx}$FwmY93*A@kjH1M-L{E}DPo5Pq6)WCk;qx6C9PK66<CST(&a+6tlFk8rh+PT)<
zQO@Y?MQdjvYhrrzu@(h6&aA%vaoWR$_yh?v)gjiRRuMEMU|zWTK)UrXoOn~K0uc><
z7(n44f)h>|6hp4E!lIlt(`pyE3Z0s?w=~U<BYybdd5)OIhoWsQUXw1t#fH}^obVm2
zOoSe&UL`pfaJN@wenEh}(x>;gEb6Kz(P9o(Hn0m;co@RLQT$NR;1(Op{VId>16{yG
zr_h*b*~tDV1XXK^EE7qV+W-d&VI5(!DG9s{D_NwicAEagR&t&$?#w@lGm{yxuH(EO
zLICX83Yr|h>aPi9rx905H&;q+YDSOKIgwy<`-^IU2EIpGKfh?H$0A=t#N-uU8$!s(
z;OFr{0mwPbW)XmmtRXgw;pKsHv|_2ZSQTq^U^b;dKPlPO;dQ=9mNE8MdyCRFAsguA
z`^p^Iqt$gymJ4Uy6a<7hF%f{(g`>Mlw2G^!$uZZ)O!&gAAwdB4a|Ax_wRvr}Yxb%P
zTU;jMG|G>g^MoWB+Jqd@AGtOux)7YD50sFk!jrnyjm@p!Q_b1nv%c#FHGlaciYc$V
zj^vK6eDzlpRnUJL^8P>JCHz+;>%V&p3w-BSMt}TG#{#p#^VA%&bL1ir@P$`QTYxxJ
zBKM$>J==_~EYRJIx2Za@{A61%OezQ9(F}7qmq*i_<-t>V)hfE%IdqKYR!U!rIV`6p
z#o9Nx(Q8j>mg8*IUN$CBlZ1?V7v!X^8|IY7)JVXA>S1-a+XVW{@`CvZ{&yTx{;Rxy
z99O{Hh-g8|U=No6Uwr|iWB-EsDu{%Hv!3X>R0)q}6Wag-Ag>DPEXWgR?avD}bLR*5
z@-_j_d?3J7R>AyQ?T{cIqo4S~D3X;QByp)2RwnHve`R-qorAW@iLWNdHP1LqEM}rX
zA#Zo28#rRNO^vT<c_vwiTP<y`{0yeHb;r6rYU8~FgopiBVFvv47b)p|<%M|qf+ImH
z9S@w_2c$ON&-K%a%21(`KXelWH7vUfvUOeTo(v(?gGQoW3}=N6KjllH@xa_mpZIfZ
zrrsQ&4u2L+)9w%W5bcHE3NQq7X|+<3?Pmf*3ZMh`NXH>0ZVEJ8T@sJ2L8vsnKbV1?
zd*6}sl>yUPg(Eia7RiHFImTi#6Pi&|_B{LQmGhE<<0a~%cRNrOZ><^=!rJ0lft4b<
ztE;N7FM=pjbpt{}FDeXrd7JPOPxS(GgY<m$Wpl-~zj&kZvZNtn05e7OdYo_3R4io!
z7vDj?CZOU)Le5oeY)nzR$2#xr8@hz&M&a5bq=eYPOvK8i3VOBcD~B6Xb!=MEKE~q=
z5@&m7)wl@?#kK5ag!fEgA|(#UK>R>M@hB%iaPPxfdG82m?T57F60Y;r%pi6z>D2_5
zcxRpLHp&8cuQETDVM%%Y7-*$sFbqu#LrY*(8q883|0rsffTAzMqyy#m#cbss7yJ-V
zD56*UJPGeLE)uNs*h%oTY_PL6ew*KV^;nifsl%j_o>0ABKZs1=G7b}p8T(u`LW+}V
z5U5DiS*bG>=^4gyC|7!whr2_CMlG%*HSDI1Pw0QZkB6Zk_ye0o!n~5!_~S8#r#Hd|
zyj5hRLfTzvYj-k?cKlGU^9Ag627HZzX;MgJ?sO>V-m;%W6-|=qH4@WQQd;l9o)Mbj
zU`z)BrdOR?hD{GZC967XTB#iCtvuzUSCu*G&MhhIS)M?l<o42t4T$WssH&;9c<0Gp
zIR7uY-w~Jl%n+WlUdY~2PZf?gHr{>t&R7@cc|i;$D3h6y(wDxF;G4LXuoz&jh~7XU
z-@?Qs>zW^}Pc=bdM=x+ItY&}#{-dtki%Jh9^-1qLCNS-QEKDnAB2nIj)J6LUYD8aW
z-3b!Q6wX+yWWGA@0Ld5eHA4%Ah{J0r<WUcXPfBJE%($u8!}^UV;6PNAeHvqL{inB;
zQWek+@u6Icx}$roezhGxUW|ggLsTEIL&1hM19n*&lE?$Xy))Isg?D6{9D)`ZHbH*R
zlCuY3G@)ew5Flx(D-=#MER#&$2=*l$AWnTfy~7;2jU{h|@2fz;`-(sZ@Hh@riYa}e
z;?q(SM$Dk=>uo;jh+8oGAc&@e=9;*D(Km8w*K0LZZVVXDDp;%Tu`@iRp{|b68yghu
z<s1J3&z+n#JKXEO1~U+C-pfH|)<-(+A`5ej=~s`g(oPzCf^|G2s`t8J2%47ZAgL~@
zHuu0!LNAGh=<LIZ9%tWKnE!(;xSyoju&~~gLk?!<P=1Oj;G^P&yD4%vX{x(W>gj5x
zaVmZdbbzMV>6^O9KwPB3Guo^6!hO0;8NkO9g~WwZMD^_Z=*C7Gm~|n)JV3FC>TLjN
zw3Ip&mi|%%n8~U(FMG=cxhyO=tho|Bzg5a+o?Cl4u?0h8c-w42D=ol*`{2L|?$-Lt
zYhxw^evUc}+cgEKfw1Px$V6L78nx=rIUU<VZ3YSWPQ5H4w%}{P`h`7a#YkJ%AfUyi
zcdCDjE#dYny-&6(r=+c=){;lJ?#Y<?G_XxXr)IJw-7q!(@%{9hO;Q7C2}0+|#QaBY
z_50IECK-y*W})N0k9%vg9&GzX4pqzKD_H_NN0ABaM>n_yJy$-oy=0Fpk~@&iyN^pY
z;eTC$A5Mz5!GSuaX2RjP`o~L2Wq7+<mg*Z>F1DY1AffBLB>J~yVQMj>X`^}UCq;O&
zHZ?;kLd+mT7jO>dlJFJkA1xIcLrK3fnXNL9j7nTV;yjFlv!@p%rd^D3%)_NrS|k*5
z5M?DpKV5XeJ2CmE2KB-d09c|NZ@`08Ucq8%kA>_Nf}4B7L?x|#2&L)On2-cfrd9QD
z9Na8<jNqNMw1ZjyR-SkUA{TX9rX6`@2nk|ol&+?I8LuT0HP-hF-{E;g0#o1qZ=tyY
zgD>u(0HaS|-p_uOc_&AK@8Ao|W4~L}Ix_4qaN~)_5Ovz^Z!SRS_-qKN5Y!tl*T5)U
zSwuVGquHYffwPqfxG6lXeMR^FqW2Ml#dldoL#uD=myjkuM5%HwBXvUGq2Rws0j8AW
z@O_*{H+JCDZO{#%2~ZX>E3FkjvW8^^R*M*@s*jkT=M<xPH7AKKqjMglSl!Lse;y7g
z+f}{&>_rKjRv<dqn#xTyNRohB0vNQnM-!#R8k>o#STIope$3Wi@riICKw3BkSNuf<
zKfd7-OMH+S_0mie|9v7v!Lk%v@$lIg*(OeE?pkPO<wY1Q?9!wM7|5Tj7P3OnFp2Em
zU(m*;7Dd|VlU|Dzu5Z(o3{29Gn@6dv@j)CLwRGjOxz0dzrs0!r^HSVaXbzGfHRXoE
z833FgkMe;iA^&-I0E`HlV6KiTL{B*Hz`(O{>}(2w=xbC;S+P-^G-+oq<c*In6A{Y+
zGpOCZv7nRQ^;g?lu$c$KO%;l<TOk#cuL#bDEn$hnclgnT^4jAngf{{MP;hZF_sWH)
z7W2F&;a$@{y4X{RY@fXXTM{|0kY8;1V#CQ37!m!Y4O<Ok7>A*Pl1{NoI-0nsH|Atm
zecv?gP7EQY*)6-?-p#~ZdbS3IJkVQGT`cv{nA?%pVf2$(TBW56$ZN=^2vdk>GvW#h
zF<iPnHy%8E0^3b#2!62L?CGp?<XHJ-HvxvM;-~mkJK3XCX^ESO<R#1>$!&+d3AS%I
ziARf9Ra@R6kcQ@HA+2YmxoL8_N6XYTuq+PtWYadn>N{>V@Obm1)z;7+9VKcHc5h#+
z$3!g(F(mH3{g|+9Ehe2V(^;UTJ{lKiVO@C?3qWimBWxV9I{uK9l0TwBI&2pro(!oO
zvemFh=$HX7nXf`!0k@!!pfYT>K!{|M^o?CsP`=j(Q+qv*Y&!&fph!&KVx`yXUF<D-
z4JQbOD@2z_L;~^Z78>jzA&%}6D4}Z24;galJ(foaT=WfA9cV-l+F5j<8rv6j^UDdA
z@qDeA_zsBIEpY-XGn-M}Y&)UT5Q80Y?zJLe3QX_*WaZ9V5lQaHo&c=}*M|TP-A5W$
z1LT}44KWSH)$C@$vey<r7~tHDF}mqcG_{sMQ0(ui;`+8Qf>k|ui`KzK(nS4THVTgO
z`T;N3!O4oeA&&fu&uFA~i(g*?MtWZwCB&10tgwJECz9@fw)7^W48>&bMf521@$>FV
z<CuA^NG&XOFp9jc1CyUx9~9*D7GaZqqJ@*yb1FtP&d0KD1em>Y%~upbfR?(7B0<mh
zilQjG=e>NfqH$RJWtlkHRC2lV9=rgG@XpLf-RJ|BF+86{$Pj{cOfrYPS|Jk~R(x$c
zghIG9G5TSrF-X1-fQCA(!<Hj`hI%UleF~$&3mKiy0g?Jn{Lfo}oV^0vzDqWN^4%ad
zr>qd#fYD?XGED>6aOtaHC&x(v;z&57h^Ev%c<?pg{J|v)U0>z7DAzBOeCxO6<!Y4z
z*}fY~yCDMaXUbuzv=AoN$Qn19+$`0NGk+qw=!_!H!S_jCr!fx5<&>uLDu^L5%BqG4
zA|wegVPcr5kC2G&`Xa-la}O$F?N>J1j={QAB!JOm1mL_TAWHqgas4X)k+}l|8}t5n
z+ap&R+4TBBezv~XNLw_7hB4ZKvqQ9_uNLsZG=s&dS&?1fjhY9UvxlXT@+4M3uk0~H
zo8Rk`QETK+BcG$?+{t)Ma7_m;p1LDS!~l>7v#}O?iER@Z3IY%^m+vU-EgPOFA=;;o
zee@t0hwc+E@$HXvI7gl3z<u?@PEKf`HcsdfkTjE&V~o%U?U~H1A6^huDN(+1$QFla
zZL)Y}fO>dJe2&JXhMATB+xKQq+zj~MMXWG+N|3k%BSm3ueZ4pk^>i;vZHRa{S{|vO
zS07byQaB7{Los@aOjD<=lzMHfa@SA?g)EQd@>?Hb$kj6?#IQZq`Ct__`_AZcGfLy3
zX9_6NOiSKZ@LNU5>w$G0;&9Bg_*+!vmgpjG++lGPVmZ$C_c0p<(yPjJ4VUT~v{(p5
zqLWL0qAs$~Ia9|GjHpqdm=62bR6k&3h<!i42@wy&-W8$F=LPoNfyS_J-{?8L4j^NO
zOGmPHw&pnKKa>hP*(7g?DdIsHZr>R_vYI;J$Hteb)4Ij6Bc`e7rywIB5;f`^Tn6xb
zhsX+(5#iJrEJBo8v_^w5^hs0dtTb<+$YZ*jNqxVm65~V``U$eC3`wGcl;R=-7M>F8
zGf6QF1sSYa<MmRC!C9`?Bo0A~)-7s1{n0#;H`!)BcrB4UD^OSeJ~juf;N?(<crvzR
z!{}+UgdjqCPV*H}1_5zz$tQlyq~4Xv3+4#L9krOJK8gsJv}y9t7JUXf(7llHu{FmP
z&&B&%@EUcQY3X2l9-}Z_(|eggLw3u=;buin?l3|RifIo^;~oqk#?ARy^)M`@1C;``
zz(Y`o;!<EsyT7GbyE(VOZxO*u7La6t<dnLqG2HR<>*3o{U!}Mf;5wNAC`F^)lsuNN
z+MlSwkpsT4KI*Mqu$-#-58J!PPeobDsVw%GD|VMQHdQleyQ4`-i2#_zqeMlmqWrBd
z$G3=Qv%*Gkc9;RfccftDVau2ui!o%O4Nc89TnBJRK_0`3l)N4k09UH4PRhuaQINQ7
zRyC7m;uX{xudhm$$D2o1{b3cx6|4~-gMwbFUbx^7A0YJbHF$d@L;zpZ-p`Yk^=ckg
zoY-5$kL#YjkL8O=b4aegO}5|TZJOH8fZOupSVzg)eBCU#S1b77TCKCKhcAdy#k`H=
zv3_|sQ$z_-Y;-f+9%E{C;jfub$lTa>@WIq<_{F@d&Hl-p+rjyGl;t!Cyzni;+hTKc
z2^=IG{1O!5mX(dgzG=bwW~JHf9bt2;{T}XZ&#why)dc}7W=YEEVSd4w*l55rTuxNy
zsvvxE6b9Av*0*+hb2p1VHsc^b(V}a!^py6ONDruz(QL?!c8<dBKr%{I-E4DpX9ArE
zu;?&6;uoY9LwWWo;K28@mN;mHJ|qNXI9~bl*O<H*Kq!R>Vc9IrOft0Yl(d}ax$|81
zii8Eww~`kvTs{}hv0Z9oN(lU5!xN@mi>>fDQH^a8Hq+8MoDcx0j@c@Lk>dtaI|vYH
zwyCK6+I!G+M}{=57UG~TBT7e~{Da;~@(yn!FZB)vP~PaKT^z*X6oeVf&Gg!KJKb4=
z_0R~2MpHqJ+2**$NYnyu#wJRL#ww4YUFK?nXg_=ES2&M3n^D~OjuR7Kg1C;TM~9jA
zfjr2$;1;50PdER8*<F&M17q+yTxg6hR4EjTQE(3`dVr#oD+u6!RB<oLoBqaZTlad@
z=6-^$gaw=V?dCew_7yBi9vB7mg7W;(*A^Y61U5D)(^wC7t&Pv)F_0<6ACK~RtzY$k
z`wTUGs&T;&)QZE3m-8y@aRP9+ATP~P=t8+q=w+O&2Jlu%Q#(@vBfBGOLcC!_mzS?O
zAn$=9@BbqMYDpaX0kwF+Qbe3aYJi+g3c|V_Yu4a0Sw9KBp4lj`OnEJaEFjLZ$hV6T
zftdcNk2IfbQc}x;Hcw2HR*?xf4<X7ZKFZP#M#T%+<MbL=d*2WzkZmAYBe_~Fl~J!(
z`x;z+QDk?}<b+RGYwUFgLu#-?78oT;(<e0bZvr?*UF3w!Fera`JUvzF)5@4j>;_Rn
zP}(jjdb~ni#3(A}W|VbYNB0yox*3YXy!fjBF+?196gURn0t9>GTDNTGy0FqVY<7Qe
zTb(|ea>K~M|HZGP2Gbsv$j3YSZbAgWOQ$KRQBAAU-@B43N)@POUeu+-zL^teuhY@L
zopNTF<?$Bvbz&~$ZAhlXH6+K2e)0EI;|mMJ0q(9X7qev~n~*I|ux^%>_2{qc+1Gak
zF6$tPauBu}a~`3;uVktsF7=XW)jZnteVzmhE`F>Pwvr*-EtL`yopQaKQXyKV$S^D`
z2KHvaZGV=+kcFbkUwUhW`?~NWwl;v5e_-pZ(1*!C^yX=z@C)ZY5??zQUV3*l;e-e$
zM+%P6+-(iUXVq(o=jl4BeYI+XVbIu*((>(Xz}Who*=v7;m}GnNr2&p*Yj<Un`K2b0
zPky)wnD%n;1Ze_ete^N1Uq)-;3Mym2Kmp3SysX7wBa@t$Xer$Wi^3~)psPf&IS5@x
zFk~SVl}mHTVc@yrwPAo{6TC6#jYgQGCpfQgU>-ay!A*p*Ah73@`D=Ps^$<Vd=U_wp
zo`_&Nyxxq9_tE@~wY1n!ioq&a{m(k)!XBC3{x*nvxQCHrum{p%lNbxW+Mj|84QQ=J
zS)yDK!L@;JL8IQt#EGtUQAC4ht$>5sJW(6mA@&>mB?MRTQE(Q>mp<6^U0==Zlh>Re
znL^xNqXP>xYU)CuVgoSzbNV@0HMEJp*13MKGyLD!ef_^E1Nd_Rq-U;cV{5IaW%lcv
zg|;z>l?lWM`u&BO`5o)usVwjQr1J297(^}1Z9#v3VFocVgMX9zE14C<#QOW_{d*9D
ztd^~<p0)X}tiKKwWwed;bpAS1!c5CRj}yeo_>asYj<#Z-ZMAImewQp@YH6s&2x9u{
zcZT1GOdzITvdR4}OxD^$=d+$INCjMtuqcQ@UeD1M#PGXV!9Slue?BEZYQIkTTfbk@
z{?hN40`g9ldcWi}`2B9J2iEJaDj1~nbd9tGEgZoW{F31vGb317HgHJ{LSXH|8ErtU
zEWf2;kkhlVu(Q_D1E>6@JA;6^xy7#x?0;ntv$n9a{9WH?aFy0t<~EjE;JS32z=eTR
zg!Sx=boAuJ1b<2SPlEm`{%=7=jZDE!32tLka0?0R=~(E3CH|;qZeVK&VrBbX4fxDI
zSJE-1RaLT_uI~%G*C!U8ZYU*>2vf;=)l+|8FE2C|;n!NWIS6RTSvG;ChUsKT;!m%T
zFFxPBLKvWRCr9%};NN^yI6YCWbx5^wbyy=*3A}wapHnWLZ6;dLU>KeE{rO$lT{!t{
ztuKG)um{gXZHR4wQbzR!7x|n|MzX(9m!?bR8F@7i?S899^~v++&zXy^ojuKq>x**-
znYO1N6!!NQYwejA?mc<Rt{4+;*E>=lzbm^vOk8ljv~G@P*^pDb45Fqi_P)Iv|HcIT
zreiw;_NSZm-*1rsA*|M;NYS=OmA}mwr>)cE$v{g!A7KcGQZvao`DQ*%lwPfAY^|PR
zQ-}8fO%*XS0T0u!1Igwp?`~s2m*ohZe}daUnFLG65M~OFTo1i9x+C+g0UB{P%9bGH
z?q~HL`vur&W8f}rx3rQLj#+XKl<TC-A{yAAqyw80!i$O)8on!4jHbpz3l0+I8Q<bE
zV8-wRTB=gPU?Q9z8P1@h%zIpPW}Gc;vjwOE>iHNZp?s#WFdP}Z0$A6;@pi95N0XLI
z5Or)zRKalkdI{s|M6~GVOWaL)%|c~G{i{HeJ*Sodc=U#^LNXFmlgu*RBu`DY2m!t}
ztncGCyhb+}KGRQlgLLT!0+=&NPbo1&(t{=BT|QVE2_?4==UHm@*Wymh;BLwiTfeP+
z!AYT?y7wxzG+_kl!%K<f&PO2<MOIo8Hz2OSQ->qPpc2+vDzoPewgt`T<g5V^f*T|J
zoZsdWP<qpZc>KV?Xz{L(e+|i<fa1f1j3P8<0>#CWn<~}>qbA_SMMMBo9bCyjG_7+<
zl=-n+C_C$zr8^T2UASp(%*o$rs*6#H1Gtr^Gmz&)%sgY7DLfS<D1)cx#get|S5ima
zu=LU?q;6fauQh<h>&{%<Ie({QTFkB~c*cPv`7MW@lWA+aw?&L1lNU1~>l#sipoe0B
zlzaSJttbQv%F}RT1qN(wBAzwH7Zk?@-F(H9@hu2{{ui(EBSjyy^+J(}#Wy|GI?0;c
zROC;(ans42k<6&?We2Aq+CVe%ily18RM5T|8v{pLPB}EtY-95_tfFGUzFU^N1?VW1
zo8|CPBr%@dge-%F159+#wOtZ$-Loh_xUJmRWe}q6bWycu#$N@>YkZvLfQ<;){lXD@
zy|3&MZYr3_AhQu<@_f)(BZeZPr5mbqsaUE~Znff(v&cA_D<z~L7j*?0T&uXVVkbMK
zoL;?w<;KX}Ok`S3w87rCd+U{7=0PZg7fkuqGG7(qf<F*429k~9$C0L<^Hq>yZO8)S
zN1Z;RSX^#Am637Jy!_16au|nuduvy$uhFfRR{Q-r!x`R)pKXMo-_`@=@|HgtE>axS
zW9-U~e)?H;QJn^Aiatr04FO%b_NHcZj)uUF9Fe5K*rrQ<{rP^2rbl(326p$kGeq`N
zN{9)eP#7SpN17iE$3a{#A8|={l?pRF&nh&tERN7ynSdKfc1{LnR+C|)F6uBqx{Gkx
z_i+1$>Z86hs<}!#=PQnT>`%TpNJp&To#Pf(<Kf|F9z~U(`^M3gK!-qc9k#k^vMJem
za*3bhhmps~PvtcIa{B`CNp6<>;c0au@F^%O+FEbV==C@RW1mp)zcOI_JSFDe+4wrt
zm;SQ3_cQDT&lUe?;82%L-wuk4LqFUWZ;45&|J)GlY1_-uEipYZpUU^2XE)0!uAXWL
zEN-XI=OfGNN%$YEZEz2LOu}lv|9r^)*)m3;f?9Wu%r4_kqJoNKm{%qR-gk7@CDZ2g
z^V)UyM?~R(bJnJd6qc4}M6kL3w2ZrJx>44pd)Ps0-axH|=pHN6K{12+^RDz%$N^`b
zLn2wUj436?T|UC+Z_lY~FC%;}*Y0ZuNd;14XRXmppQ>j=81)`j)*gQrtu0f%_jU=q
zZq>#>yidZ+Q{75;zi6XdG3sP%>wZv2-+l4i_NSUV{r0kj{BkP&Cb;YXdK7l|a5>oY
zkn{7$g_jA6TS-~OmAU46bN(<`Zxg=}R+U4WAJ5eeqbR9*z%I@<ZZ_KCz#BF4r*~Dx
z=DOFU`{x@%woG@;$g7VRt$fdx_u5W(9o)!rIfD49#Ty^IkY7&b(p@jH+nUE>iZvG0
zZCbz93WVgKJ+XCNP`F>$r$3FgQcJmo9k)iAZwq_~xKG+Db~nG4p4xspmvYd1hFIM4
zu9WNE(7wk?NK?fQD>Ri$p%mW06u&4#WiAEvQgF<p*1Gt9sho4|Zn*8++mA0g=R?Tt
zX9gzyKc_CT8ICTJ*v|$}-b+{MM30!EQ-6^8ev}!Ovx!@6=k3;ed`$3woDq)@F{4d?
zLb3L9|7Q6n#5x83E$`SxYumRy1Wzt}M$N&qQm<1w2SqjGfn=Y~4r#nMn+=4l8Jv3N
zbim>fs2Y*>qEPFMc(WTr5}wLBqJ7?rcWC+{q5k&k<YJKveWoAG4+V&p%QwFo1`M<i
zon*%KpQGP-HWcT)@<hK)P@|XqbWJnclCr;}+yDpwb?rm+;F}b?RXH9;E=1)8@c7?|
z8Pcqh>nm1a(di8+zVR=j_{<#7`#o%mUSyQPOF@>ZKbL1xE@*mQX(yZ%Z@a`gr=M<P
zS8SEt(m`1CR4}VUaEZXLalSKJm2Y@4tB;LluZ$>p{CKMSLnwQ0J1K4H8KMip$EozA
zx64%2Iu5ggH1@c$w?{S;ZnG4nyw;z?Z<eJ((TVx&={@I1mDmd&bJFubTvE?htg;E&
zshyWm-#MQf291O6L(WSl6yTA?)NIbSlY+uh0%O7rPY5rhtwC4pT2_NAkJ6Uy_O&L{
z?9*>f%I&<G;iXv5Ir<y;3U{keQ$`*Ndf@97XzkEw@d6@xHlg{@<yR)AM6i@>;LS{&
z3XbU8O{!oK%P{g0Rww2iU+a7oP${rJe3RKMGCl)OybQN2LKd9BpFHqn+A1R&=9ckk
zd;T>pHMTI9br-MhMQm;L#Gd_$%-GpERVHb_r_<ZbR|>vUF`bgktqXl#m+R=b!I3JD
zEe2PtS>&Yt7uKjUwmTs7s`BU|V#7$M<$a7^6DG6gLLvmz!d7+>={E*-;dn6z6jC%w
zM3VWQ2Y$Rro5wOmN~TwDr+Be)-sr8O4yZG^C4rohejNVQP^h<Cc36h*{3oXIc$Z+F
z29<f6peY0|<buS^L$n;x<e9nRir|b3R8%sPoiJKgg3v{HkeE+oiV97kC~V#vp9byt
z=p>b+wnE@@FD6sGQ_`YXMYaaRy_~CaUNs0>tU`vuWDAD2g4Y?fv5PUa+(GB2^)2E_
zbU*OuJQst?`tsnBmnoNp-X^p-bL#aLd`$G}4%#E9yvciosG``|=90({^NnOV-^Sh9
zPv*+k0bgrecZ0k*g9V~bxQKFVRvrfk&E?I(i=gIYv`l)k9_V1v={$rg{At=~IH|$^
z7<NBty|U<&E48?;=hb-F`3HRRkA|Ttp&(b$Zbj;HlDtp-G)eE&2I*qI0tsJKReU)~
zEDSK!(V0GJ#n4`^(&5)nUf}uXva3g#Vy|QNB$E|a(Hj}Xl$<B!4q;c-b_#01au(UN
z%*TtJCGDGa23lO6RG^iS5VIOhV_H2~@{r;7c#ITDWV2JSTCfyG<QTMz4K{_tZgt2V
z`Picv52?adteM5VBRn*IznTND1ywG-`c`SHhj&eMg1R&5wyjooWLDG5M>8IR#-29Q
z3}2)<&na7Er|#niZ_63&L^Gc9Xqt<eb937GRb{Sph~PbFN2zPknKzGGY9iqq)MVs=
zQ@kpsuMu%7sx~L{-kLn;jjN_C2NAc^B-Iy=I^|Ryi7hA(@%R%4ba{OVbFRVpQm5Te
z&gk)#)gqcs_*8F6WI#bL*-&2PI<d73KNpTJhArOcENHtD<hLFq09OP7gL~XGd~#i^
zLvEEz9oZP3s<oEo<{At#fv<`URsL?QB56W+`jNFkGFx=4!hu9f2smnjwvU$A9lVz9
z;mgfiMPB)JGH$+0!lI;|#tXbDZgoMjD(ovA0F7ACCz$a|S3XJakFkkjvX(4I6_05j
zf=(EfuT@@fS}^$3N*nLBiHcp#;Ec>A5!Ts8l66fCsm9b&u*%*5q=-y7+?-vgRBh<X
z7`6>91+Ul-zIkqSGs400Y5(K~&8bRuh(qRYubYtd`d6|fptO#ZP(lXQ3;P?#p`Qjk
zRwiJ&toqE@6<gysg_U;r?3z_&vSNHcXYN<PH89~T@ev9v$_pV+r{B}t(tvl6x)Lo`
zF3}s5J=angdS@`G*qgj{h!WrF^p^9)9ci6y0{=_joRJ*S5bhHBLdV>7iQk}WMdfz3
zR^K3J4E$NpzFCn?$5$i5Sj!P*d<I`{V}dbg7$&^xWUCE`mMo`a(>E8hw)lFNlr)n7
zlZ9{6Rkz#$sCeZT&ERu)I|Nlqizk~3nH3UOwqye_W+jb@xw}@S5|2Ms49yW}=-Db=
z%FfdV<8gO=_x%<->C`|KIyASL)1QVodI(SFf60|N^m8!o!f1fAnWUCQM{nzHa?)tv
zo7LDj_YDPbvwVk+_v?q4Ed~tG$(1GccSg=!a<O2TI4XRn0eq*>bv(#YA4Y$Z3i=B~
zHm9#emJV^v2ZVyYMZId{%`g*F16Ux9<^4_!$%XsgPw|df-tqQltEQL398ur=u4V{s
zlMAOehn(e_JSm{-+8s`|GjfpAy^QZNk+{wfIbgEPR?G19phxZAv(i;+x5jN}fr5-N
zNl(KeXyJ^%r*1ZY&aRe+F)y3WikY0gkG<-hxX7JNqEjgO7P|%FGJ=<1VD8vn|C*u9
z1~K;GP|%RVKD6TqXx6@{o|;Q}#?D}IXscD8?>@ZSufH&K$Y|LSN2@`TE%=E7L1xna
zET=t=8cWvAZr1gQ;0sh*{M2l1Y42FIDF&xG$>scD9D%NluSMQxY->~BvUx1%R4gbA
z?M!C(?DD<hYK(r7?^NhsR|tkBp#*K&YZ0IAM74H3*-YxyxPuX$b&bU@%FJO8=IXez
ziHAq(s!D%4&C{J~iWK-5>?-DcaSDy<-Rq4hNkPl&hvt8^%&B}!RJB|K9S5;wMsjB&
zBose<EMQ*E?idk`oldP(YxhZ!eE-8%6$uP9ueKUcKyRnjTYT{7GFS67qx$`%g&tqt
z`4_93oBhs+RwwqOom>&lvvfsW<E?M%oC9bBHaqf$3OP)zX=wOMNjpjYbyiz;EIIR@
zQeA_9jrQhJM(eCM;|B7yTO1rYlMTMmQ|;HZ<X3@O1Ghg_Efc&_C|R8%om>08IuzJP
zG*7N|ad;*lNH1ScGHbaw!dbIiS`I~o=nH%9R$ApDj<aDW^4r5r(SD>h$;hYZ(B~0a
zr$-9VS=hN-00b7r+U@wFICXHR)^{_1trJ;=vRF1n^dw_Z;MOG+itCbncq2+mu;>M)
z*y*gHnY_B?g(q^WLNPLi(e6W)T~xAHtSPhD?|av5M@lS(Io3md4ei51A~k!hs{ckm
z;|gsq7iw#!-^F6U1q<4uRMM<9En*^tU7yQBtt5&F)VXNg0i+zlAMLkoStI?59l@B@
zVyQvLoYIY6(pS!|Y0g&pZb)~7_Z9+OMdEZPmxqhuHgo?tQ$b1TR8g{|Um-xm)^49p
zx$s+8>L=puI&xTc=~}qn)rdg>bi>O*)(blWc5ZYT*Ym5Rk?*Gq39v@8ty`JGD$TRB
z<<i;R+!%$5v%Aoe)wFsBE?3=OLmFkMRPe(_5RW7+qFB0;APHnvEq3N!HM|9UX~enU
z=xERgz|p$x=qY@X4q=pUCkq`7<5c(f(BhX%IV!uYIcDb)Q+g&vgx#PEH|dq$lV-H3
z7%CK=qy?c+-H!OV4q;yqlCnN56~nK8qi(S&V+}^8<Nd>pIXjaLIZfziErqj-P%O@!
z=oKIa0v75jYNRhixx#U{TxFmY1-@|PnoNHS8RFcouV*jJ{J2x(tS|`5DyCYa5nvlS
zXa>5uQooSjyrrUE>o!n|)vnaC&ZyJRk+z2D<fc-H_B*FV#^`8b&^x2O5=QPrK$b>C
zqPZ<3dEs=2$mvItk^=Ek#b}L=Sl{apNNa@|gTy+CGd&p#12O1|J*2DwDQ{xFeb4WO
zct7cUrwQ-PQfT1myy{_f*dZ08;<kDj&6Vb|7)mUs7>wDbt(_}5hSm6;`FKQj^<`Jh
zb8&ieR7Vee`;wWE+P4{bGdgG!Dpv>7E$^+NCqJL5KbJux#URHn+*1?m;Ns$8B_B_E
zd3LX6?kT3TT){U;3Hr5k3}4P7DuNb!pXttlhNL_4R}01;H(e^7eA6&KBpx|I7JW|0
zPU=KW?fmIvr=gIe)ogdq?xml=J?Mb6yU)Lov|vV@H)xo8x4QcJT9tEbSnusX$dTCv
zISQjT_mG8)a3NGxMa1pp*t!v5!^L{#F2`S{!}X3X>q}aTKXbrr&<;rrQWll0!~{5<
zG)rVmDvqSlC7$kLGNsbn5OgTGKVfqf0S+LAM>q0XMf62wX_#K6F9yT-ih!3)Wysnx
zxz=>RnrgpuodHkYy5Jm~xy#IL2pWg4jHSC1DGer~b#{@aaO1Nju^SmyjbZbW$pl70
z&VE<^I_gBz8ufyG+t(V*S>N&Oz5O@fgPAHbw{pG1gebw#v}}LfrB;Q3*%fuvxr`{G
z(DZD7g0jcsx_T}cp*5=+!(nnucpb|ps`)-*cv$jOYgh7A!PwWS?HD{{sW+?iY1Tib
z)jZXZc-_K?&}BF)(8|R;(8|3(ps@W;aI(af>Eov;|3n^?#V8iexpvZxIVL>Sn^u^u
zW60r_ZP^;OoUI8{bnY)GBsu5JFPSeW^lB2ELKH2{SqU!8GpkH6dnnUeGl&SIoVyas
zA{>HF9T|~40OUpGEZcI@`GE%$DyRhskv!;E%ExwjGz+VedhAx@Wj+s&3s3e#Z$TNz
z!Fu(%P<kn?FniEDxPUKH_n^=yhA!91dqIc%vI+V?5=LlbiTr$}h(^a@<{}HB+J|va
zx<heo)^0(b<wsYw_oW5Wt=Y;^V70#~G~K_0R*eo;ddd;smBgPJcqC3-gYC6;gOvf<
z7P4!MJQOXlt9k|<yY~M)BfYm}Z=*(h)+{=7Ss%Uh9ynAu+o=E}lw0nO4+HT(e>`2Z
zYS5;i{(Rwcx4M1$H>me74D}b-%Erpb`46c07k>LIQ3Z_q{tX{<{u3(u*-qQ`H-h{d
zcLu}FU}V_Z(&86J3$nGg14Fc5jdZ~XEx1q+gSeiNfuSvk_1(K)7_zB_^=C^h9dMTa
z3I8$(8rj;&>RAg}m|0qw{{o{qz=-c3<X2co{$Frkwts-<e{kQQ^FP-CC?7;6L;*ku
z000R71N>Y92mxTApkbh)U|^tOU}0h4Kqw&4t5+ZlBxD2>Yz!P6Yz!<cJVJ6}JbY3D
zEUeeGuSwrhP*GFi64No#Q8JQKQc?aY1PBWY3xWfogFxt%cvyIp|J$#h?Eq9b;0go*
zB#;CEfeM5~1^(;?5QF7}2L65l{=9$?kYIUX;a-8@!5L~%01!Y(NC+rMXlN)XaBf%d
z?*J%NXtXy>0x;;Gv|vfBFql0fGvP=DD?2ddCeFxMw5`2ffv~V~aPi3BQczM+v$C<j
z<KW~H5*85^6PNh#S^kT{S4Aad9bG+r14AQY8(TYj2S+DoZy#Sj|A4@tsOXs3xcG#`
zq^#_m+`RmP!lJ6`n%cVhhQ_AOuI`@RzW#y1$*Jj?*}3_J#f{Ca?Va7d{evIp7nfJp
zH@A2955M#R0wDiV3;h0<V*jESDp)TFC@4rM*k5`9AsoQ}kf>15Z<t`v1U|uPS)r3K
zd%|G|MrKxaydq_hI|J{No&aHyv2Ku`|5EL@X8%3Ky#9|g`-fuxQ?Eq;0wfT8@gPwF
ze1M0%pg;a&zdjo*LchP6{zh}wr#x$`6h|mHqr=4g+LDE&aQ)2jZFABk@}ka*czmGy
zaxi#r899KWQzMYetr{FWM&kQ9UqDU3wNpgmtYku_rUOx7WEgL8T;*MQu`yqb)md+9
z(W2U&W+yHbJb_1j6wao=*y@<`c{t!3*PTYm-G|PffNnSLm*E+GIsMwlk2E_eks-|6
zR?2*Ewywwm&$-98;Go9FZHtQ^Eh~dgoxfjbL;J}CJILHHfQxR^5245L-3*X@22M5>
z1U?puxw?pt6Vs3*F6G^3k{Xjdq)tv7h+Mp4N+IRZW+Yf&hrm=d`FSpLqiuCk`AbiF
z>yL~t8jGZc^;_Hy;xJZsb7fDUJ1`eEeCc&S&MfxlmvP4g%=!y^Qv|-2h0)VV4<7#>
zK7to|M`;}Lb7G$wwfCI!C1z|T?Mws_e6DI@zTZinjHa*6$TS>DrGq7!k{H-Gxs62U
z6+;@{>O4{KB7%t}k5xAH&%;BHc^Ee4w_9KO!o(UbMA!9}8a?`MF>Fr6kJV$((t8Xx
z4LVf9;f<WrZybVXkK%^=M+XP7f#lFmy#S~%8-8@R1?+lzVno|QQ*(p5h#%*Lj=GfM
z7y4VI^$<;MxQ@N<(BDvk)jYo~?Ns@`p?`<WGz}Oz46D6-*L&*c#&D+LTXKzz?pS%9
z%xQrI<uS%`Y#r87@now&)G{~aJk#b^+vcmFPH;|Nsg)nR!cLOr+9~?OKC}!HH3ju)
zAF}fs{FzC&JLVP6lgg$A?y}%*$)rl5kmWKH{`UtTfVVFp(_-CwbQ3p<JCpNRHzLR2
z&t_jgHs8O|k7$eg5GTejL5;-t_56552I<bC_XSiFEp_J5a|$DtdrDimtS)MmwxP_)
zzBi87dUhyyw&vU7z!38N_0xy5lgd&`?Laffs^f@||3Tb)M>QEo+k&A8C{2{!qEzXE
z2uMc-L_kz}3n(3=3xpbq^d=x69i)jg=`9d?k=~_~(4+(sYJ?EyyX#GP^X`4K*36n&
z^9Su)B>Bp(oOAZsdox+h2frY(?+^S=Vt5`iBj&6qftQb%J47+t*sQU8)Rq%)G|KXG
zNBu|9tZQLGe9%W)H8UarL2uXU$~RMTX)7buDE-}WaM4LpLPJ-86P7Opl^635MD3+S
zyDG93`;z;vU~TBI3~4|oCqR8$9P3}w#TBpnQ$O7}nDa5U%nj@cXkN52_>fCR#1Hh<
zosTo)bujIvpUz_A+4=~afv<!#APZJA_mbj5G+r~g4~@xGE8^s^C+aPjq!bi53SBS<
zzaR=48NTX}!o((;Am#NjhRDWrWc%AI9qihot4L*08gtOfhgGW|$xI;Y%}YZzOnDzG
zSrRhLxjX=9XaAJDF=l(^^Mx%ePSjgkr`iv6`VSOA5KQdNYk*XH7CF{I>{CqTlu4T7
zP!GE9(})i$l<x`RcGjuSN(!$uR?T-W#m*Tj(mcLQH=>V0&q=LF%1BR-EUaD=S;*Qe
z-Ijmmd8M<*$&zm5GhvndTvNNO{&w(&%(&S_wI|jm>Vv!hatZCE|5@F^fyH|#P2r1w
zO0dv68f-Lodc@d;eWfX2J#AqectE>qbs_<{l8elj*puu5_Y!70gIB`Tny%a-Y<FYK
zdqbUkZ%IvO$Hg3vCuFXE526f^=^#wDF{MigX-ka!I=%~*i;|x=zk0d9=o8%mdRG2t
z{-(Q)mlsK4*=FED8OPU;+%?r8>`p|0aS>h-6H!_XjYMCHY>55-0H1fQ!?*nDAxV(Q
zr>&7U26UZqu=N}zUBH#0^~LRHq%g_4j!w6HLJ>wN5$AiQf`j$>9hfK<zVj-8ET=N&
zIa&@W9<`EKT4rPWX)Ar3dhKDzM}Xeyx&^g4)$X~J)Cjieer<<UwtsN&wGixlXrdtU
z`GmZNEhF2KP>5?g8Jh!Jdft2ZYqIKrBPORy^4@Wh-AlzXPdhumJyEW>;9A?)fV{(_
zUfJ-yp!rLiO!H-tf=~&|I}e{-72==tc`DU2B5sVw1TjKG&w5{LI8bkn5LpJ-*10{A
z*(sKt?qgK~)@3IVZhZ`TXG!uRn$G4pS3Wf=^x-;qDp<j4qbQHQ5I&`ZG>Eu*lAzP*
zY-)94;|;6YDLG6<62!5H0R))?b`_WP`szk~^;V(06qRx7x?maqadjXr2iw%WMq9l(
z?RBH0Z8k}Nv=UBg`S4dVI=t(ge;4xD8Hu1LOe#JIgUoFN(ss=aIK!<E?ac7qie%dg
z%W*UdeIQ$$ZXZA)rH%cVIs=#UKi}u-lkbhxF?+a2VM7Z3UhRdW2Q0ZEOGbbRK@syy
zPO%ynQ}<&epa)Y1NcW!Mg$6``(L@+sydFK3LRUit|JI0odHL5G{H2N9D%d@*bwzfA
za|MIgV2TLh8kx(~S#oaRdB(lC+^up;_NUjcjXjm~e5ypw02rnzG~kU-{$3;Na#LEH
zPkX(%q@70uv&cOK+G4=_6f+w{{tuLI7_Efiq$Maojzr=ssvxHJ9ODM|U3?vm*FRlF
zN_41j&orCDU5`Y=r+w{-NXR6~Ig5V-z7wjTKx(9d_fju`ZMvb2x$1sH$0waTuL{fr
zc0b<)Cp})zt644Z50E!MUuuhuPp1n%DYjd>Xtl;d{vt(q>><ok^~FyZy(fF}F7!w&
z6oUFz<N<*?3t*NX%n+Tf1Z-h_P~!<7#bS24AvCqqhl?-1*}qRCo|2Q;j5{Lkh_C+K
zA*NHgM3`mtz!?Bpp0QEB)WmYO8hY#0H3Rk)VB{0->MYU{KJAO)$-#K<_AumJF{)j&
z(~wC~_GhBbT$2`+cva_Z+AkaK7e{9N=ND)qz??nr6XIz1A80e?H1FmzG;_bpQ**;f
zNQlF_q5xU<p`QsX0Dk0&n;?%P^e={^FQLQec^@V@(R(*{UXC{@x@zSL?F!<2)=3d`
z8+pB8OqIxiP4Ken`C9$gF7}RP7w*Qx)blCLO(Ws?adwEAe~Gu{k7lqqe?Esj$pBy>
zZNcKWN{zA2QHpGknm(h9?F>oMkIjE;^e%+Md%iG0b{1@k5e+ZXR$An3sRKMz)?GgY
z3?v5359i$#JM2&jc-=T5&)#z-q#2`gI;3(ubi`kElSsYV<N#qS#>p3FhjT|&{N87L
z)Vlb0fRbOn|0Y3rGx5z-uwqKJ63!E=q=j8=s&dHmN=4VVYDGLT32ZYv6gpnd-Dvl_
z5uk$ULFMLQh6f;zvffS~9^F7MM};nbUurav-@KY2pKi72<B-<JrBp!qR(~BUsOyAp
z`bREpNlmmr^u${=_}X>pFyX>_{b>8%Rqo9j=2?D<wGc<lY`HvY;!xZp=#K<YVc9uF
zuZ!e?Ggc9SGtJ!{OnRwe18!yCNSGbRb7Qwd)~}SJ=VZ|{pUoWe`|QgpWxR>qRPMPC
zS6i5X&Xs;2pYL5E#|nARMlSA9t8_XPi7Nljww?-jjjO{f_2zQS!THOa<{NDduH>gw
zt+?r}Ki^GECr|CuzmC_e?!MORjya}&`t-+W{oSn+A{m*>^|_$Z4dARZQAb*s#O?<b
z4YcBg$^Sra!dYdOc*KXf3KUM7uc<-Me;_=!1sUK`6F3LVEQ2+?w%=N}SQHRkDYE`y
zGSN?rZlL_L(=1J<QU8}dR8LgK!m&5<++^;ITK4e57|Z+3Y5HN(od>bcZw^_Gc8zN}
zGczA8slS?)_rgp~ICMP3c{-qCAE^CqkfYH5noqbAlnSc&5$LJRIgAy9V4p+CYG#Aj
zjMU54Ry6Kbcnl<M$}+Bm4u@U%UsMC?fuE+&!~TH^6oDZ|1blH+jc?HQiom)N6q0##
z4pMXutl^_0;@8Q@=N(!f5}qan6a6(zSP}X<ai){lx|(QL_B)Rz%k+D14U^tmz0*N}
zXaXkgc!2Ba3sRcJ%WY7aQW^{2x8iyI^v#s2ThZO-gzc8`_*{NY*6TvJkk5BVL&i)=
zI#rQD1CJ0NDGk*z7`Hi77i}cu(S#!Jeg{AHi?`rq_AB$s66y?=9`Kis98O`^MGYd4
z)Nz0Y<;pYjTBb|$hWfW=CST`t9!o14It7&eu_xKBzJVK7!8T@z08xM#Vab6$R~M1O
zWAuR}PBv_{mGuM>8pMx5#K5J!eAY*Ael%r1r1DS}`4;AhCinh5L>~HN9}*3yul+Zw
z@qhYhg=^|*g~i|%e7^0A!_%0QZ|bub$XNCyO@9^wI$Cjw0|LO1fC$ah3nfzQr{7t4
z`QE{5CdxoDpVc)ih#N1C32G;+DZt5@#a!P070;K?4pO5fYt3T=E(*mv-*@fPqj+2P
zL;tGn@wd#y*;jp_Y<TlH%Kpl50Pz<ysdQBN=pQIHp9;Yopo=l=MKD5xHuNUp>dsyc
zg6iZ8Rrz{6%}*=`dr$tT0{%fgFR}gQ$nW_$-|xJY!-#ZG@UM6t=aAIT*CU?U9x5A2
zVJ8XI>(wzGf>?vtGH908bmH$KWmdK}=Foh%f%`lx1h4b_E>J>5uzcxyQ&*)Jaue*@
z`gxC&JLlH8_rhYvW`*VX8Gj0T>SuuZmBQ~lmIY{Rmr470q%9Md>DPQ7P|+6ro8m6F
zlEAN%-|l8ikqyq$&#$ZD8a@?!jG2M?cLg%{Y@&%Cd}aF@l6lEZU{neLri%w=jX-@5
zxFO$3h7iuY0+>3rw<B9#(1`6ln7cGztFtDOHbU{<pAPn!fTv;|lddJtT=MMlESKV!
z<2XI~>)}p6@PgRJbebGgA|1}<a!eq+Tm8B|>0Nhi*q0<7HJ3*TP92lfA(Mc(ea%*c
zx!kWet~?UHQIi{6f(vpHa+?$6eXEag7DzPP#y?Ob9BeD5RCAPeSM+Zk|CkxOl+0CO
zgV!2U5Ew6tGo(r3D=u&{$wxRaJheDjs&ja<?zLhFvm1|^TkNl?T*1GXuXk-&lAshg
z<8~#DA$sz=S3suP8x{p2P2seQ#XtPL+ol@~d=6(mZ9HwXyj&IZs?$67_GDFkyqr#}
z-mwe+BSyQg;&Rb^9VNK6b+KFfi>l*M_%}}e9v}Um@ED=1<iGtQLn*=ypI}L}aj*?B
zR;UjId>b!k!}s}@!K&P__ubpb7DdZ}(r1tYELb;B0~d&**3_|PVw}4(dRHRSyz3@8
zdFTTYlm!~`34Hnhmjb8~IT0BCtP%sma(#{X4{U*zJpAlaokV?e8k+r3!FQm+2CCby
z#1ddw!tqQcQoXsJ#%dL7^wft2A(X0A{NcKMV-1h9&%2n*_y_8nARF&WybHWwjYACo
zti;GEEpuhIt}Qk;Ds%aP{!`*lE7=bSVkVa!9S|J(`Z$XNf=Mhu6?MgCM7??EC|Rh@
zmQ3y5I?pTj>7RXp&y+beu<1yHLM+&LQXl_Jq$#p;xnU(@;>iFlC%Ld+z(T(UN1qEW
ztcO5~x#&s7%)#eaVG(Ic0&ln7S@@qUGiRrdKVjdT_wqR6sIR``n)Eu=;^?*v12(b?
zO|FhB#EO}>;F5l{_Z_?ibL(V!$CvVE-SeQC?PN3L2z)^73{%Is+O3;g^mG6n7NqIY
z^OIwUMQz!xJEG9P-1nN4VC+|h+E_W|R;*pO7|AY#GIP2&omKBglXme4uMw70!ZTFq
zHf@8yJx&#K?Tk-Ca&X&<r+|P3E70rOY1=g+mu*s!3A*vT9p_m#<WM$r|B=IlSvu5B
zui8WTLsCPc>r2q?+2|!0ZH_eT&}D9^X;5j43;F{r;spW>vq1|NNqv|j?Yj5!OR;AU
z<dAwhf9DVbi4m=ly<$}Mm;F(soPyIyHc>8g>7--=Z8g+`JQ&aE$2$-PoCTJ903tKx
zMH|a$IrXu<NL@Y&EF&<eoRsaMygcyz&>v)t|1kLt*zAyui2+sbQ(iTN+KkciKBGF{
zbL>kGudgO1%v?g!^Pll}KkVkc$rC=N^*mSmqecB1m??;ZsPhESFIK-Lul^6jpHch|
zG*9slbowTrMz;?P#!FZ3|AaUps6I5X4d0pU5$P{%BT<;?2^$=L(&s#IWm55?3>?z^
zEttVjzZ2w5GE`kIG>C9q`^zOef9(Z?%9BINoEFk(J9ezRE|h^My30U)mWWD$;^B#&
zJP~%kXVEa~IVTwB>`<&(zT8KDtWsua{qyzHzcL^@8D@q<L|rvLshSEnDL_tXBHm8{
zWP?jL|B0Ck@vU$?sccUzvejTov{2<N$^{*22aID3`ma!HeduQ>G6W@GddW}5H!#|-
zO0%UMvwss?IL~S-1K6;LL`5Dm?G3b-MfdsfQHXP%WvU#HyY*kY8rz|NApgoh>TkPJ
ztb7?{c}0so4mQN$2@k#qh7c4_iTpaOuVY)G1B4DMKo+`uxAkwzx#;c&`0_8{C1{&Z
zTe81h9h*n1cy9%7XTgNy`?aV-`i8<L4H`L87M5yd@p3+qFgrCw-j$<)OxkdFcRdm4
z`Uf(4K$04*WZ&}nFy(pE6T*EWB?uA2Bu?iUu8XlMJy!~=n5Y=duFF#4{QmW^EkEU8
zw4b={MVlUi6z+>O1&2de8)pOb3zpW@9T|<PyqJ?!<r1k_YH8=%j63c_S&bml*z}0=
z)>N6<dw*c-dPFF2jm{;44L0A0Ak0=C#lUD4d7wxAcXoA9%+ByzTQ)a{3yD^xRR89L
z?4~po?Du(rX+9ni<CJu;lz16L<J=KXELzuiaZkXL`wMkFD1)1~X5x(D*FRAAF}C?1
zC{qljbF~K}sO3|eI}zxr7sk8jR{pd~UThz3S!Sv?6Fa<`diKbfoBbn*#!)8<K~b+0
zlc|~>buj#Am8-cS2735<>y@5FMKHi6Z??SlGfctTW9{Mzyg1vn7eF#*h|+%atHm@?
zdNB6`@<qRV>e+tgLA_WUM0)C@g4`?MKcrC_K|{_Qh>WYVwVJ0pU^|&HS=(SaL@29L
zuL9TD`5KC|jC%Pt9d)vRF~=7#@6S|8zsdf#?y%bd7hy{+3w%e>_R<B~xq95$YK;D7
zxO6qYn`FKdt|$g=GsZGR<iIeckSVl_4c(Bhc$PKy)xbld#9qUjK3CGXGOtnK95k?T
zQpCq7jhLS8ezy@LV!gNxNf3heUc~%)1NMv5q&k&=os7}O>mP-;Pf3d1{(&g)<oVE!
zag^72n-k9k>kElRiIG9NsO)5A`QzC6sdgBWwoAdTvqQ2C%UDyrwC606{Zono-)}4E
z!{~zWZmwP!CMa95AokM<!=B1_2xF_a)B9oMuELh{UK|XCvza=IeZSg*&}vgE?E20+
z>KK>w@5{d}@Ge+kY40h?xBVs_Z$i4*-OZa0%mG82`M3W-KY{%H&rLJMvW<2fBU}=S
zn!IO?O8$Pu>Y|yJanVnM)JY2mz#lg|DX$XbyA$=;$zO-l$e~rIcl<U4>TRAIROG^^
z%jns*HTFs|bu}=nGw;+~UISQCbqEaQ+t7a?LX_Pn7{&tp55#1a*bAlzc!~|LEE2~H
zPfP05wFF+8!`<pLn1OcC7|`iBBc625ON>nWT@keZ#4vLYMHwzTbL{K>O*p%Xggs}Y
z$uVKPONmWVfrjmg;ys+_tEqzxy|_=W>C{0?PHr#>r#}>#nj$xt`?Y?WlKk`<gya<m
z_+k>3n{e|R@wP`Onih|#&h8f<yA%fkQa<OOs)C5=?UDu$iGEk5qtGv5b$c+dq>!(l
zgfT=NPW!Ev^USUva%<L0DV{*wA|=gw9_{4dd}Fm};_uJVCO10|9~!^xl=(_O62iC=
zRpy<rp0Ua}-%!Ga+r>YSapDx5wx7`gQ>-XvKLMpQYlDY6(3MV8b*r&hQoUjV9g@ez
zCCHs9gRLF>4DyOPCw2`O(_YuP2sq#BFS<l3Z&v|~o&Th;^4}@00HW|4;|q<`eXF7~
zXAAP03gv4rZ5~$UTjnmTJ~9Ghh76QWrOkjy;?_S9*6Z||p6G<$qSpC~E>Bor6TcJL
zz;DBBSm*w(zs!w>qT6K4T&h~9V`PtX-zan5-*8=+?pYPV8WdKo?p@Y1G1dAevhyj#
zxRJBG^*7+hOC*NF{>W7l++kRTQ+?o_tN%}j4s-8L-owmC)Q>VwY4A4vY|{MbE8Y?s
zN9^A3WD*1VyK1qZ+dcK-&}-!bBhMKy2BS*;fqEX`3<+VaYdcJU+Lwju8)dNkvnxTU
ziNITxDktkgG8S=fpeke7h%0=m?bB_N_G!BQrmy39iDg?1nR&|qOXUx7W$;5-53doh
zk*ok!m0%$t2%7u{qDlqU@@HP-1W+|F3@vmfl{qOf8|PjP7@fEek8yByg^fi<F2;Ha
zHbHgs9gaYu)$e_P6JBJ1?sd+o4vUk-zN|Jrle6@ZYo0aa!`r5d#;un%hbjY&zSZvE
zf)(F`>&D~fl<o)duEc(DUdX^UO}l0!cDKSJV0CHHNNrmYE3+A!c`pjnk!XmRAbn6<
z%vLPjp*tFa{%;T1BS;t*h&*E0_p>dpG|_l`n5oj}l`$be-S(M=R<U7hPw7_25;k*w
z0I?(|A2qAkb8dFn?L3}=NVI5!<fwue2Jr?MJ3Rj?MLXtV=^v<$Fg4k<D4!?oGC+Od
zBkCFFRn-c}`VlywR)pJYWDc3+i-d*q2Y7_iuj7m3SKgZ&)n!%5|Eus(wKz@$Q%zv_
zI;Vv4ye_>i<N|g~&JLaQIPAreLSXsy_k7|OShONl9rh@kf5J;BE7r-ONP{Zv$|tlk
zX@+jGHRb`yjs?yJ3=F#oA5%PF5082PWQA`q)z{=+h%qq&S4Rw>)6|BP?#clpORD|9
zJD4OC`0&nfJ`))mA!?RVn`OsB3jbG1(|Z6XBDJ9^)_MBSDQZ%Y1q$oQw1`5>%TcB2
zRP|0S4<5_IQ{9-!6yW_b%%eW^ugUZ9OgJyVwRpV8P*(lC^gJ)e!$p3r?yt<RkT@6D
zS1r|&Se=6&yJ}pD?(9+@)9uG+J<H7DUoEq~X4}C4!<*IzB-^w&>vHfVTNMm*1BPo=
zLMB(h{<r`EN+$zwHT%2&A(_=}B7yVizBGtSVGIA+sOc_XUfd0E&s|bC5OfGTYH+XL
za^`rXmqtD1U$bGsB8autPR=h9fu}n1cNEH3?el3f*4CL4t-}tc0^ZE9P7{1HM1ecD
zrf4hl1801tU>`&|$2HfWx$D(#LVj}Jmy53N?zvkA&(8ymi+-mi;3@p~K-&M!-*2_%
zoHeGGnyp#9{JChVHZ{!6enX#y4?eAft7Ob6+NDMLbEr0GL&*OFwb*CM_|_=)X_<-t
z{>#nF%#`zZZ&)N(m&VO9N5)18%Z*K6GFYk|ZpX9^lh^M|t~ZkpXZ84_yF}hlpKMuW
z`;>`-Mn+ee!!?}1<<P-BoARoD3a{cUB=j)(LMx4;pUl^mc~pBnktvVP3|I05U04qY
zNAgZz{LQ!{2=d7eX{vrX(1dG8UbT?=1?8Yj2l&}6CtYrWGh>hh7JJ#bCKMv-?Gi5f
zK$694xLLHm@Eu!y-vsrlgWTufo{;M`KhPgr+^{6tGcX?~1ewK4e>kXh{CPv)ttbNe
z`FQW4FRGQ69<N$I4QDFCB|d-AAf%vnxVrjio1Vz}!`+Ev1)+3IYH6<$ISx#qvk!P;
zQ>Ja7tYTBfSHSKramTx^kh(MO6tn}5_skWW;KKNHjZ@(~Ot1WNUQ)lGG7Vu5#&5qh
z3YoX(q4`2|s{E}*j1I~<V1_M?gloEcdUCAB@!am?TuDT*tR&^G#Jf*91<7C$(G5{>
zy6?NKeBp)W3bD)ProPAK%lvCZex&4aVY$~h(3$^!n-ismOLb|?>LRZgPi?cFD#wsK
zkr_LT8O}WYBj@R^NJb;&f-t}4`@n#yEcc^q|M?WamOY3cYnLE79@!xQEX%=rX(c-c
z)(0)|bVc$tV{`Xkm|4?VywtICcDLgFGSNSmtoGhM>hDXs_~z3-kTo==pOrS^w7G%W
zLN}Dnp=Q&WPc2V@)UibjM`E1IhD$-_-FDP0HGycmewP{XzL=XbffrtfaK*2wq(FQy
z<=s-5fOU~~r<obV1ZOhFrXX+jxgRXgvc$|0hUUP4s@l#&rcmv;cRyCIhga^27COiv
zza{fge-7;A#^zH3;b9(fg+xDHJLO7^a0sIAc9?r>78`K7s`pN($z&HVSLM*bHFa<1
z)U^4qqJ%}`?tJsTV+#4(z6|~LOt~C5UjR71^3?5sikvaB#vPm8p3;!~#pW1J;(kER
zPYgfmmW_<5ut7`)h})25RYJ4gG|#_h+7KxH-7#xu4L+WX$rfvpBs$e*K=}<M;<Ygi
zaWFcY`niLuZ=R)Vzg0Hd#>(^fp8t8&&m1IaW`Q@Kl7FHUBj)mvviXyUJ73IC2}wHi
z;DVTed%wy?wItC&X85LTV0how^rxn#_~N8Qn>Q)=@?@Ou#z!n7vSVIQ)%APHT<(;@
zT8kmuw;}GFNwkYnyP0c3!~Xc404~f*$b-y**r4$b&!5>7bvhV%cHW|XJ1PIB5J%aM
zxLw#vGo=w&y71d*scP4S=ZZ_PKlU$GHjy$XU>0T(0axGPP#S18NZrUg__Gd3n)B9&
z&U!eP#6=uy?(AHzYRK$QWvyF8`<Ptx(cb>U<krWTdZ%TYpR#^<OKQl&bDUp+Ok9~W
zp0lpBqfII<UC>LWa&C9M>sRlHo|JpS3+`&iK3sg&D$eR@tZ_p;PhEXW)E>p_y1<Mq
zr`nAI^RD)XC2*mhTwZKbY=?-`d@e(*R`BX?Un!sYd+4URggt#@mM6<wsXt{6^X*yF
zql-JRv>_e$HLbpzX_P3;wx4AOnGE0jCDFQW8LF<L%-KR(GkQytvb>Kg!a(<P=P^a;
zd|m(vJnaN27HNWv)uiXta5axJ1iXBx|1YDe|2pE*%C$!$lO0y9Vjhbg4iG7`@Z`M&
z1u~rEMJd@|l|A;)f{{Sgj?8~H1lB@`uPiuTe$oy3qk$Ki>|hBnod|G84zE1VJ7~*!
zqG_>c*1Q5DIofGG+aXB`y#exj%y41@pz|VuBC|6D4vYw)u)wrM*U#E(xv)&m$}-z8
z1yY6t%8#5ZvjmRe4YC%g*1*;zPx?>3NiUSPa>?Jm65mf!=D21!2>>_HgB=t6tH~VQ
z?8W%HzWZJ!D0qLM%(FZ@<x4DE*q1f0Dl9Qmcen9mP8P6wLRAth`ahxi67A%1)|cmK
zA{+3Hw;(6l$qFxd2-xr@t7Ebv>`t7Eusmg<Q!8l_8qr#-Z>Qba_ed0a)>ZZQi$tpB
zt)x(j^_XpL3||<K^fckQ)4d}uRPSVPH?%kp-(G3v+8}pK=>$~Cycjx7@eij~2YSzC
zi+eA;Gq=BAW=F+MFlW>plNk(=a6k(Q^z%LAm-MG=SDXJp@gEiGF|bHHPr4AYU2y4@
zX>!Rs3T|JsjVGr=KyN_T*-=<7wN6|v$3%SmOs4Z{mb<&82jpd64$D(~UoAO*u#*m|
zx<`is$KNCCwH6_1f8bIyTY>ZqSm1ddq5N{|H#U_VQ|+0jHoY_F+~DBM?X0%S7a<g?
zXs!0dhI4>8tJ>bg1*kYSRy#JmR+TX0dPEmZzhxRK%L*EuJA!MvqAD5ZHKy*hPL$GK
z7eG%0+dIUY9Mf*pjVn8i)(@jSkvq|Fb*pc<AXj?(%!opfW5q04mWrM9v<N-^Efx|g
z_db7Tx5b^F@1kdIl@`zD&Rl6NR;|#^rLv?g_beY3mQ#27FiR4l3}t;{yb{@QiM{CJ
z9@^+rfeNn&_1|qyd{i5HI?cR1;MnE&?X0ee1X^b*?RO%x{jK}83e2V&=V8)1!uV$P
zi&3A|+nBUGB(y5NBHhquK7psL1D-yTiwy1*_H&a3fjCp^8x6`nx)>}nw7d&@pv<1A
zb(T+iEAjPw2OBPimIXI;S0OS=#46F)|HVz#kNbp*RI}s)sRG3xIsy6!wgBbn4&Ftv
zP({v>%k0Ghy0z5`(Vq*Z)=aj-WEvzO|I2m5=Gt-r1ESOj3hq!rN;x6Z2P57F6Q=#I
zUiL97>r~wU1pr=3P2C>Q!|i{dfoY3Ydx<P+CT&vzn^5KrqJWKt7Y;YU5sF_^P(TGQ
z1a5^wKk7H>&+-3(Q+oibtuC^!5*huH6+3YMmVQjm0WH$v^|ZPEO!;>kZc@6>_9UB?
zR$W0vSgSn~pKc|p>#FUsi4_hr$nszJUqup~<@W^-*6IE{%ANfqyVH-RG{yz`+LZu!
zc+8;)C;4O_JO(pVA1V3*BzUYbt^z?iIp4_UVtc_AdVi8j`G*pbzLx^uBB7hGkn~>q
zXT8KQYw+f6bqH?U4}=v1<^)y`m)=u!VucjBMQZlZsr(b^&h^Zj(<h|^m?c$gbuS|N
z#OdM7ruU{VJ{-<`p4&OVHf4aXRK9qgaqQ11a^S!k7|xhW@5CLMG#x32(!g<UG-a|s
z)q_s<TYKM0cEnh5vE~-k@~x@mN^t?yFoyokw@j}aVJjI-(;h#C$=nReaBZry@@yDH
z7qDNVGXovh#uK)PKbxX|_~b#@s~%Zs0XfoR%(M!CS9zj>r*DfV%y)acW!zeqi!Krl
zDoTd2y7r3bUXh?6l@;>V1I|d}7;Mjz)TdQ}8ux-8ADktjM2N?GZ<{RbsTnqeB1KJB
zj7T#+Z#@qKOGFUW?2*}%fRUWxVi5%PKeEnaL6aP{^)1YQm$sG4syhB3D6m%fqZpIi
zt8sUGSyf|6TibtTu5!I1+kOh-pGXNar*=cId$k?W;2&W5N{f=4YD_=H59qD#g%7kw
z@B}^}>Fyv4FvG0%BvLFxE&4vMF6=cLdiv&?aawwqmZ<E>dJeSf;hd3AIz*t=C`N?!
z)GjCIY{0NymZhk92AGX#C+_a}TcOJ9JOUj~%mn9YSLtLxx6c|;*s`7MW3|PeRHMvI
z-lE`JrPH%moY<9@0C_NVniXw}nKEXJMh_o87-sf*9jGGb;m^(ry4csB=%5P_X>6Q1
z(wAJ3qJ1zj6p=H;gCz49(b&ku*@Pc-Z~#i9n@y8mIo5DNH6ro&La>Uc(ya?IYN%7M
zMg6Oi|0v=QOv?*6-%ptOHIEwv^a9sr2jwv!wEuZE23;M2ms@wr;hJ?mZ5RBr6!qDy
z<<>ARCmtA{=STF=w_~ty!&SE1{URIFTH@cCiBc8cDm-D>M$|Nxij4Q<Jk!dEh1sqB
z)B<v>W^xh&DKp{m?y3M*H3!js1*Go2(dTy4nIG?M-WfVh9Emxh{XMUhwuam;F8fui
zRuI&uFbiS<N58|pCP(~FHlP2`bu9F?4PVvI)-UBKy$ul+KC}|oyc<_u#(WPDwISJ&
zs}4~V#ayFDENJAt+>7n!?=W4l*S_d52)wl^e$n~3)aFXoVHXMLrJtBK=k>~Fm9ID+
ztF|{D4ynFfxw)soLrC3E!PPx&%0Onl3FlE0{H3y<up*F$$$-KLp>70i0z+v{8NT}P
z;pHepVdmB3MjEWHzuM{@b$mMD#J9BYEKhLt-Y%>4Ci;yiInQZTT@Qk6y$RD%myfIN
zWsQuke0-;Z74y@{+YI?R?F0LXIReiI0V-_y*-9y}aPa@}IrRRldA|tjm$Tp<3qN@^
zrG*~-WSNiuQEp+)CeX)d@0WhClnVO{64e6-cHpW5G3W86IDggpsgM5F4L=*Slb*NJ
z+wlWel(L+nr-YOM!slyJBt8o-<gy5@az^En)6&OqFn_dEQz`qx3ywBw)-Tn4p`oOv
zsY<Vx`JYhS{~5ab|MGFLEH07o>@xA%2e$1bRSySHkNel^gf_&<<17nZ+Hi2*EN*MB
zJLbWUdqRI;H~)bKtBU~mp~&KrqB{3K9g%*7<KFXcVZ!qNahz0T*Z^z&*Ae3Xb*=9I
zjn@S1qm=&A?kSzE`~ziFEKXs;_{cNx<>5cj$eeSamLh!+%y1*U93aqt53Vl2^8@as
z9RQ>VNrL_1>VW=_N8roj>xpHDn-;x!1?8&rhH-%p|EIGNVpy?fG9TtrRlj0qkfseb
z$=I0oDm5Q38CgfiyqmUtMTa0s5KIkUi#m(-!ic6<4SNQb2#PkL^vsKI%E7+|%l|SA
z^$b5s=>z%Ao~^Wpr}k|f4Be=NI}6tix_yt47}2o=@wI?)Cac5%nud4|6k343N7jQ0
zXXO@t5*7t*=s>R${WrYE<eA)q(Xk{X@lk~ic!Wz@XbU7h^KI+5H_)^*gO@`ou=S?Z
zn&Du&^)t>Wn8;@17uj-4_B(RxF=I8@xiC+prV^dD&$)=iL2CS=+Vtl>H|24!#}f-H
zD*jFkqeV5Nu7Z&XFO~#<`Q3IJBTxcpxnY+A=hd6$n8mSGmZCHVQ^#-7MMHeSQsjUG
z_zfm&PVVW8YTjqriBk;?7I$|ueZu*$Y%iyG-Jk6o1-po5^y{(v%_jqmeHW~*F|GlD
z6${!<>;FKv{~EZNNpPH(b3XTciRfX^N}zR3ml<`yzf%-##?VH&Sk1tt#UhKs{3;Am
zSQfd|#QC%86tCRT%A8$Pv6AA08H;<&b`#Tkjey1Ly(Npw&AdVVOwiDr{IgQ~lOpMH
zw_4dFPW_77I6ICvFF0iNX>r=8N`LnQ|A9jH^9a)BBA!8au~e<Ar6^Nl%NOY{XQ(qJ
zlC@&D3J(<{w*jfX{#aBc*m#DoX1Xfp=zg3gkAw=3*7sK=?`GUyNIEJCPSx)>HMS=2
z+P*3fF8K^wd-(}G)-q1>Objo4#Ii44)80^V+theKxbvIrj|`SBZe}*jD}O`%f1sP3
zk^ev{Inw_?!~p0+qC~hGNK5crgRQsj00I7N&Z9m+QKZCTk1-vaB}BaMB^)yub&IOw
zx|1$sXjCgeqhN#ZOx9Lue@_Wp&52npwerU(4Kxk;esF0>oqJ5@!pr%-{3dZ|%lOJ0
zV23Gyb<bg#uBk8i2{%e{bNkQ~O+}V0i~3g0QBfHPO!jvq&5xUM{+y{y;Yyn?CJ_f5
zw1gOjom`*<odTUf>`wue{HMvm3Z|Ovv2UlH#VW%nT;3ahe%Q6xNtYMo=&%#BqF<UU
zGyC<PXqSrBgy-_S7-r5~8-KsBs=&d9l(-)(u-@um+~0NarN01r%J;KF0is$8eWnd>
zUfW#Smy+n{6<vDXnf+ih@0~JdtR(iS)!mm#8O&TRmeSJsXNt37-=PEQwNqZ`XJg6s
z^-|XDMjLWT-4TM)mf}4mpWVkzPQVQKXA^LJ6fMc`UG6t`OWH|G(TsPM+nzRGjpf@V
z_1Qubji-h2;@IT=qc^po=T5s?2FI_;xwk2T7mGFt^h8H<(;|IvUG<#g2kyDe+>b|A
za2=@CZ6m|(AfB(>40lvXdBGh0Hss)N&$Zk0J@Y}VlfnV&`TMO4&^b+iXF-8s7YcGQ
zwg()r=-{eb8|$I_9t#$`t-=uYhOmpsSMZs`Dqi?zKyvNib8eQa@B|&jFGNSJ+WU@-
zbY|^2vnh%&_m2hEuiOVo6X&W7qoJBlF^F)uxji3-KdL_7NO91WySW8X_kP(8`J0Gv
zDJryNPm(!{_d>>l-z4|w&Q+kRxj}HzHHomn!LpBHEI1!Xhm#1{u%WF@PlCD7HOv0q
z-9)V<Gqog?Ii)hLYy+spS3c5mP%Vge72WvMOqadk&Qd1qbq%(_Axnn~92bL%=}qW|
zxfhm;x^8CB+<fb1Pts0UtpkGL!Yh(H*KG#~r?JU8TXehUyy9#nBuHtq6?{bm<nWHC
zw?O}+L*;+<_uu(m*fDqpw%_&-^vJlO`2V!9Uw#dEfG1QBh#3I8#v3AwXE+^#Y9K$M
zoeL<as|H~IhXcMXd0k-Ll|e+b(ldjY2i44%mf!yC5SpYnz`STF$5bDq6S<Rnyknkn
z^~|JYhUetl6dHT+<u-Ah)fOo>?v(iZpH=X5eOd#~|A&PRII^0bH6pUY=oOcLDY>WW
zqiU-4V;V)9ep&Z}G+-=L92}vYPygJZyzps#E6p+-i0VD|BXIm+!bAiUSR;FOUN*7H
z-=nAuzNa4cSua6l{0X46>~Auir8`wpqq)CC``9}J&0_FcE_kGrh25Gep_kKXy#Ct1
zE0?^X1+$VCUs(xv8J5xJ+C$n|U1Svf4(RsJ&OE#EI-h95O#tZC4B$q&-he(|DG4jZ
zH7-seFRtTurK?G`$F%HUAB_0|JJVV)oB@frjhDtWEpBBQPgevC<<oAfP>pWajC{Tu
z(KXmZayef<&wzowYzHbfe=fbtT;}F~7JYk>$MV+3L)M>8nF>=KS8qWNeXUtORJ>TR
zZNyufiDY&*5C~;szb$Lk{th>1L5_nVMQe&3#4ImAxJfOs`L9#j96!yjVb6PJ)Im{8
z=$g3GV}g5Ewzj4&IdUPs_<OLHEGg=KuH`_eY>Wl_Vo4KHL`Qp)!04Ff7d~QoKL;($
zP1mT-oAzFP{Q=2u^c$P$`zkGTNRqI@8-Y%bx;j`IFu9?b`thS@BNPWH%^~=L1Z=Sr
z)ll)Ku(nB^&DctxdjeIOPb-8S%?&}y+&MDE+QoiLK786Zm$vw&TKH(*`b{-I3uh1a
z<KBg@!jQeg=^iEKdrfUA<GJ?Ry~&E8<;iI2yTJ;W8-C#UipM$pD6(|aHTZ?I$AYlM
ztG2r6B)f3UqdR@g!8)(i)YO!yVYpYQD@81FoIaz5P<SP%y{5eeAaR`eG#1?^N)Z9B
z#iM+ADA&7drUDNkMyrkz#HEF*lG<YwgZD6Mesik1iI_!T1}Cb|e*}{|V2qf9Mr>nb
za+P;mqL+QUPKjHqiFOyq3O1bW`ZC8-uA`}E=oS_i<O*N?Daw;DFA9F;M)vB4Eu1M+
zx>t<e!W{QVcMdH!+R~IeCuc|E_%7tc=IxX7d~#T~0>+9E2*3Le1Ov(k{pEN`%s?1k
zy%-vb0#n<+Rz2TG^F2BJ6M&GKxyvlq#V;J0_Lf}!eWOwn0407iN73TRe*Q;masvjY
z)js`E!FrGN!{R&moU7QohAi9D7!B!r_nE)T9NgSh=JZE_Y4I|Xk39<<E_Grbw;Ryw
z@+Kq(`iO_T*zlG3aqpZTQ$C8yVN%CD?_g-dtVPT7mM(YkRxtVHw4^OcrQCB(H6H}3
zUyMRd-LS<D;<?8wO0Orxj_TW%{<@+YG%0#FqiJ5g3_iNyM@+<ANy`GwywaZ#lSI%!
z4UJ~R#NIo3NvB23tt#}e<rFWvJ<0~zlhk2W($9S&>xa1oUpk`;V@Gsauk@%AtztG6
zr6futKia-$P;0Z);0Mt@aVo(WBoM%ui1@-$={%A6B7-Bbi<s}EiH=hpH4TWShZc)n
zUPSl4ZpX<c%eq1HX~<EjEA^L&AqJFD*6&b4o}b)aNonjt0#UBCf944sxV|zA2Uf4K
zLf60t5qnP7zVCbK=o$tGH*+J~{ZpGFPKAs&a_3d2@8>>h;YpZ#Y@?VTk_3TOK{X9I
z>2O)31}KNK@@W3r1nC<&T5rCO7yQZurSx4A_Y|7!--dNNeK&jgxu9m!%lF+aslfHz
z_utt)6Sm<y24TH-AP&yOf543Q8xuCX_J%75wUV5b1cR=^+8i!PAca^t&6z_yFS1$q
z!(+-x=kF#%flgKrV+=#ye2SqtJ!f7PB6V0ayuJ(L05J7FrN2_a5^x2Es!~*z2<4k5
zT+X*;h`R9Sp}^`9x=)sjSG6h2hONe(jcIPC70H7?zx8t(iXMRajT3n;Q|92~-D$Gs
zi0F!{N<0y&oU(zM)xyGTK-f))HtR{N2T{L_E~HqQ9Twk^cLN$^Z-f2Vs$FrR{P(SS
zcg1)U%MN*os&617{?t?`gKs*B7s@r#sC*2U{nh0;@iW`D-Ls$du(Gh{jy;5>V_tNd
z+%m?#AR1`;%1t=9MY!ekDFrzn;{{N{kOH$_IJCSI9a)!17@LsH-;o=B%>nq)`H+O{
zU?-?F1d|tqci=22hUPBm&+EQotnK^IM)yT(`?J6hdu~>O!v2&~BE}nm(i{dB-_q{7
z-6r?4(JeSu+fG!jY^B|EMgSt0dGKFY>cma{r*7Z>Kl8TN^N-_|RHmvPi@ZM+l4J8)
z;hD-7Ox)8^Cg*EWAVCd;d9A!%dQ~&aquExF<<(N3xvWjtcoB2+d`#Oq!1_uI&yx!x
ztN_?M#l?Bql}-kseC&8UY1=N&^$ZU!SE^?^hv9{U)*3%B1zE!unt?Kj)5=w4&Pnzu
zfn%jknWHr7@sa|WkcJq1w8>C>abT+|$VZ0dyb=iSV)mh{445AocjQif7`ynsZjF94
zBuK%ZyTFjTVL`VDRYLiMH_);=&bjqm=lOycxf-F<yoHNx(l0!_b^wscYean`kkM3I
zbo-`lGKU&|cj94G;u>*hC=CUR+BW>^85U@#f~#YH$f3Cb%g8B?8%STXuV0iF>Ct~X
zhXx+UBDW1O={@IaRPm^VsC%1q+d8A5z#FQ*Vli-$Z_x4$EyfP6X-h;?tf~Z;*3Db1
z-jDj6fkv@R95BG1=4Sl^1>|A#Y4DRqoWKVAAH{ph|E+lc=6^5V?*|2o<F!%FY~6DL
zz9{Oal$3_<tV81W809xkA4eAA-(u8i%1n1JEuw`*U0v9$U-u7qHsz!80V>#GfB@~H
z*AXMmRlCVs@$IrhZTh=Epypw4euaV%$~>X;yQ-Db27;<`2CmM2snE+do-gJ`q&P#g
zcWUs=p-K8uq%WeyhkaB=(B`Lx2n9qIEdCYj*4^TY)4L?c{{umR9GW~GhW7}T<M7mN
zn*8Xr^6CP%;C$a<>$k)b;F0Awb1wa6_4m?BSDqkrPH*|4_fJy0lj^(E=%69Y5~_&K
z9I|ZOBQhfeJoJ`iZ`Bvd_Z}ttZMSoRX^nA-otGTN_@<iYX+K|3=Paik<q6XmQvmEL
zkk_}`0G+A@oRez0-VA)awim0mYI68th^rqCgQMW(odl|%b7zSxrkdZK(1pJp9h@BE
z-)~C5-H9HoA$VM^1{$oi*{VA^TrBEWmY0UA`kf)$J{j=v87{rQUz61sgB3r0Ye6tT
z`FmD{GH*6qE1^A<i@6m)CZS0;ujjy(zIHv}NC@@Zq5S(Mzjw`ytY>{ipcO6o=2Y(P
zI3;f0mVDax^Jhy66uStQ6Q$`RtDlkYcP^@PT29$Hoeba`sK9L2!1Q2Y^xfgcCM?4z
zaXt+|sR}f-i6J*R^#g@E4I6>2=O6Z8d$$F{Ozh566Y+#4*xD?R_a6h9ATZ|f`z20>
zt&ihpPZ#5hztoO%q9*0gLg@KQZ4@G05j2Gtsc^gv)z!YUxS%b|@d^JcJQC&zI>m|J
zYbNcI^az=^A{*E;%3O=NKPA>N%9mPYE;X@glbgpgd9vgYXSevXgAr$_F&%K@{iV$p
z6R-aAcU1Fl7ia}C79aZ1K9y#F53e2W$()b&(tay;!wDkZJpJ)1q9O2^F4p>dU$Xon
zP4Y$dX9-2CM1ZstGTFd0`+;#!&S_YmCsFi}EJ7tw-^CG3y+0Rpe>(Hx)rov+<_p@d
zZLc=pR}Pe@R14xXt#}~fGas*=^soVn_oiOUH%c#VteNQCjT8R<vI=<y3ezKSXrS2E
zC>{MgyFbEc16z;P=A9qkF#YO1GUk3)P3<O|j>64+TI~*OHlt69X=5zviI$cgT-K~A
z{;-0K;-WI^+GMpyxn=e+*}9>r(W#8Sghx+bSZ#WZq&VQJv}+^BZ(=Wqu?<^%9`RS|
zLfT}jxISG_DVj?P9qjM&F3)jaQh<9#krvmcAK5EQ_|7x!dM|Cs(0+JfBuVDueFis}
zd>kw2Y*h4|LsP2`(YUf{{xoHv*%EC-YVEf^Tb0_0=fny*1<_ACn?9X8?Xt6S33YzD
z@;+hX!qS$D`H<c2vkX@owVlEAskWjf8gjn+YwUhnrZ4dWybkarV<Gdxl5GCI4NtV*
zESsr2vD`A1c+#Dqa5a|$-7d9)VLuBev9;57&%KR4y=v4lgN(t83fK;NOOtX<7h82G
zaX4xtfaIH`T8K-26xAaoax`E6`N@9XA^7WSa=RaU-mD67>8%au%J^(3t-?q-y;Dj^
z+I!FtfM8@5L5F)-NB0)~5V$9+4}UWniMW1C9preS{~r1yNGzpS=RxC?yj<bl98Lbv
z`PB*SXl|B#De1>2qwbv4^KkWYRrkOGD0%le+Sy&C@aGJ^i6+vCDmEw&phb!q%zrqo
z)O=CXdLn=Q);4s_annUl)We@jpdyhe;5i2I$@N|B+?kl@rT%K#gbL3wnt(N$jpE#4
zNZQ!Ak4^0Hl=$(&i^WGUJ2+^RPg!9vuWKgM+-HDE+K~ovUCm>7gK*g`z8SJCx(wFZ
z4wkdH2`zt)_5SLLm;0{j|DobdOlU=%Qg~{xjbiVu)W=KGSov1szj>|+ldh&)f8}ep
z$Q4^Sgd(P`8XK?k8+ayz^|PL9c<Cjw$s<L%Z2y5il)3g~BAot#c!Aa~Lf;?6X~B1r
ziT^&${r@Mu{SPlb5+%sA@L3?&_Q0E;O*10JPgxg{DjF1<K&fQx33?8mqKP@IEU{RE
zEZ})3Z;UoQl+Wdo@a3N+dHR&VTx~ITKY8OtM+C!)@Ml@B9Twgf#Bj0hJPN$DGjddx
z1BQ$!aQ{&x*d$TBNh+T+_z(0FJouXY8EVw0_pWAvDr${%$>euqsS9`Rn)w|`kHfzj
zZzu-GKg29xACE91Smi}{XC|M4&&}6YxWidiz@A2zN&x8OkXc!bPV5nRIk$I{VIzB`
zGoX?D$O^4qIx%0em&ut@{&lRf`1cxf*TQ+$$8=l24L5*J{ABj@nxqfRhQ2@Z;k4a$
zPK>sVH21+F9UGb?`?j)-Ql&=_Ta1kSeat!F1{y7ID){YQ=WCuk5YdET({2!W@?%D(
zv(Ss_3R|1Sapw<7;ucT!XoN=40Zf$(_KLS_{R58|a50+uVN}6UNZT(FL+4)WugQ&3
zi6p}nxMU7j9V|`Rx77jX^S2-7_-L}4JlomY-CJ#AQT_<9lOH8sWqxk4du|oUb9?c~
ziVq)lRblDO&<arScztZax8VV8(Q<~maYP47UV13pBP!WX7g*@gfP=rRu*b+_=CIZ(
z@6doM<^KTn8!#nduy1VDXfWNL$y!d6-O^j$<C<*r@uc6T-IG5;`PB;3L9CiqFxQU(
zz8kSgl#$0SkC_*xyZ&@OmjD{%6+9L%Pc$>Bg<caz;g<4kdAzm@;}>jU%ABSf(bgFC
z-mh?d|NO=_tFow%SKdvF7v3rO-$qF_sj&An>Iy%a65);k+V5y1MDRDu+X+=Blm_$8
zZ&z2?1>XM^)(|9eA%pIlvI0E{jQbXrgb7^eRA9uR+;8#1r)@S`XnASwlrB`fCUPg%
zOGI6(qYW22?pZQ8we)bZfX(<z84uY`sNV#+FS49$0{^(g;lf7^Wor5{d?%^J8$|5k
z^m(c@D!>&>>01+W9dA#xEKaC3`2r=oG6d)x*wr@j==z!yk?dA$H_&yK2RnA0K@v<s
z0C!U8Q0$T`tpzKcjDkEb`*WO;<DWXjf9C1dwzR`Fuj;m%Z^UI~f$ZdIly0@157QFk
z<!jrfxiifngfZp{v<XVX1mzKCuWu^@%FebVnyZ4ABM-xz*V{eTx(Uov&SwG@wlQRl
z^)XLaGAKxbh<0Q)FRIE_rjt3?)R@w0t{bQ3WO`&nC#5=>NtQ}zWGBdT_Q_5<*8q+I
z^`EJ~9S`U7ei`d+EuwT={ZrN`)1IJ1bOVeh4o<~Fs=xg%FqJcw#L<(4Dz|;Qo3woF
zx#!dt)+75tQLq)uly>w(hj__1`N=zWr<4XFq{pjQvUAdXXuc~`48vALy30J1tGoR^
z>*t#{z3$d*ZiK&u-2#R6wH7A^%RiPhk=HeIoR53kJuv3GmHYnTL*|-A+1ySNGutp5
zcTA%0bX9|zucWghgEr)Vc*qr&9I&I*9p7B0KsE`fqX{YQL9v|uKKRB8$5ghhu&0Ta
z4ZitJ<2ztRb;?jE`DXlXpQHoNt6Q})gO+}waxtJ2plj#OfMgI^8k1o(Ueo&5FBK|^
zfZI+J`%&2QFooHsFm$~s@0DUs<>D)BUjrjEH_c6w1TuBvHjU3ick{iU{xbCNGP~eB
zCF+4rcS`39G`lMGwYC>0=5X|SyFGKQm5vK7VvMW#8{x~>!T_LiQ4Rk<^ti0<%*2GV
zrfII)I4O}zh9cuI^0&{;sQfHX%#Cqg-bQ&iBTgxn15q?UGaF=hN&Bgr`sL2+$N|nr
znoFsAY45yTTV_4$!OPx5`84TWK`e00GT5#e%UJMZkw=5-_KGU8uwWsHLp*)%!zcX3
zz8BHLl>zswR~Dh3C^o3&O4E|<G~e{x<zqYfR+0$iUd~5xJ27a<MB?S$#nkpC+<aeC
zIc0>@h2cZVxBd@}RJi}B>SazFPAdvJn#{;@pb0si#Y>AtX;Vv~JQ_T<q#9hDaZmE8
zXvy{nbQ7*eUd}pwC;KMX2Tt@C^S33fh9OUR>_gsoXmpPAoR}i0PXiS%kSp7{VwGni
ziUj}msU^l+1{%z%o5U1jwCx}HAv5j(GM3u}lzu)S{&LkR-rbdrh(}5_&Q`Kc?H;+<
z9UD*nD*rXo^5Df71wd_0#>_VLDv)ahlJqnw-kBG!zmWR5YGyW=+)4gCSMsg&ckW<y
zN1)66lQy0g1M9!N3JGk}>!|POK(taeSm&TVpdr6Npuk6~6;R{H2x`Yw!8<rB-S&uo
zAcM5?o0a_ai<7naEO)djXn#TbK3ZUs_VP}7abX02H3U1>1{q<P@KLKk$>FDS6CuWA
zn{a=Zz&q0*r#~(K2x)HHy>zFCuUg180kWmmPqJ@5`(@nSiN1D8(}}xEOX7=Y<ivrk
z+4W5Z1rYQi3U7{;?n(2mTZ8&{uj=>B7}#?mzJ5NInjIgM8P%>d!K=<Y8!VY%d_o#1
zy`1+sW|xy6xV~n66n12;(<j1rWjJ~I{o|5%?h7v`&1i-fY*rdXwwvb+3$MxPDsinl
zJ&H6j&OvO?vFw9Zjnf}^Br>+;1^X$e)U~oLskU3dk$H|dhad4weRrE{=NVkTb$ll5
z3C%I*k_E*!2M_1DkNRnshJTE;pkIZ?$eAzp%{Wmmzc|=>4ZB6`7JNa%Qb}#4Svyxh
z951Ken6UQ?c}tTj?0!f-jS%Yoczg#3-Nc?JY*+HjTC@OCgywMCWUe0le9tGD@<GYu
z$gY>bqLIME+BzzMjm*5>Aht9GCnVnQaTd(>&&4Y+Z4%YfmC65wy7vx?YFYM%2Z;iL
zpd>*+0a0?!Fc?T84oS%%0+J-B0S1O3IcJHZfS{5@qU4N#<S3aT=NaMv!}u-t+52AI
z=YG$3zW2WOJkR}O!s_W+-K(p*x~lqD)h-DMUHD%<__ABqBrO9JEfJ}gvppPk({OWQ
z5>kw2+sieK5lm#(bxH%Rz@!%;q!?%ESA($Y$W1e6ocSKybh<7<yrA~NH{aZ`kU+Oy
z&Nld!-9xemV?2jfhcxNRMqH08&nFV&Sb4j;B-STu=C-$$a6z&TINW#mo`UIGvVPHc
zyY!6vrc&+j!O;*~nc|mZq8G7`bp6=kFwGlI^4FJt*(?9|`b!k8en0E@<Hoh1<aCmB
zjk?P6(9E~1NoJZpLTWFR0G;sC!>u@Igrd7v`N!EdWjTa*5y*Z}S75WlgvoG??81qY
z^{2V8*1f6aII+b6PtQK@QRz7rs8{!%w?RaDdm6FTG+(B3lYoT8O(Dt=CUxQ`3eL$U
zmu18~-|K(B?=3Ywqq2PO^LNN)k7nunLU<V$ypD>C{Ybg{>YNsfR3D5vxc2gO^m)IE
z?)hpP#-Lr_woOa_p8fVDB`B+cZ3d<lrkcswTt>Ls9ij2%Dg2o}6aFF6PnIZrzY_D-
zk}l{)WA(6o_V~?e+DqB?L@utrTQ*(-Y?+Hub)#Bv^b0cZ_8r%fi+zE|QMs+`$W=?D
zfamVOcA?+mte>n@`2M*n(k=ih*ZOpbXNUh#Rsq**om<i)`DJZT0(U7yI&6)|hg)t@
z6I1Z+JKTECI*WG1Zjssi)GqLG)eTu{MGhms?Q+WskXH~*`a<uE{x&JzybpO@4U-Gv
zd{7J7(U2F!tkG>xll~7dtiK}^{w-(%ov-i;rFOEZ80z}~g7xBthq{5ancH@IMqz43
z#!H_1MDIg(_Y!Z++#<%81<LFrf9W);>r6E9*`7Hoc20o_XI!zb6b&O5f7JkL|FE(8
zZM>phk-Ik8bYC$@MOzLV@6-S34W&G05LrTPd%7Ad$B2>IQ?>0m(|uQ8tw&1D;1cZg
zRsHSj#f0Ikq#j#edUVXz$p>pWwhA;sT0@9P58;-s`J=eZ!k~0X&_W1n^!HT*WSTKd
z29v(P5{m395eY5}pItDUFYr`Q?w5a9spz%c4(w;J$cb75NT)j1G;pwMy&CVERK8t4
zKC>qzIm;SBFXqci*rOe#2Z*)MCLNQ<ZH-LUzQh=(_w^MSvApdwBbxMky7o6xJtsdZ
z%5SJ#FW^_LMZ=pMLcN}(gdL`enviZ3QmuGi&v}$Vix+mgTbc8^(t5%fO?D6ZieCJq
z@~}MW+@o_O<+5?mnT-M?l;uHEDD^w^gy8sX7kL&14ZSS7compvZkNDKo${d9SK=?;
zO&k8taFM#Hg{LKU@1X^qrSeT%qXePwhV%>e%u{ilqiU`=VX3Vnd<bg#&h_?rt913G
zjvkIqp_d!m<2KR4k+Ix}geDg&v)1D*icGe~AycvVPUlVwEV*+J8+q&$&T&G59UUlt
zsd|LAbJ1?z*85A{%!N^<?+ey|?<;rOd18&LIJFpdZ@gI4(^a|d4oy(;J2$h-b!SRx
z4>UhpRH752M_=q~M5thj3g>2(1fwZ0P1e4vQxgUdpuL@>ABE=pfZ!c+IAsMT?ZjN?
zLJZYwzFXA@P1C%&{MS1|j3AHakgIrWLu<Y=V{SzkOsG^BLJ!Wx&K+Lsp6B#FXLAKP
zEaLQ8x@#|a-@}bJ4(`Cq`R%}E#lFMKQ(YDIa++ew(j}7ZP|lDWD4LK6QG+h5C{m#;
zTG@O!=E(hx`{hP)dfai5chlHTanXT65u5Ut+OmdN&wg$)%kszok8)?z7#TZ!nE~P?
zm}V+3*3(-gH+0d6X5wSA1l{K=ev;t3#(+QcVnfKFd863`U%Io(DJ5Us6jBG9s2Xz?
z0AF_*uObDZ;N%mA8;Ek%&9tP*F#$CT+4e{}F0;5K0)a46mYOzUl%sqJw3ryF_U<UN
zz$!~%sK}z;he?fQIfG3IVt3nUir8KAt>1315IoYCAVTq405o9eh3TH&y{Y2VGtPwL
zR?BGl6~8-r>rVw?Ue#%2R>(Nl1nH~vl<e_@mTcoBM7F~P9ro#MrwWH5ZAQj@df9tR
z;rl98kqlc~83i|*SfulWTF-N$lZH&N&ruJqJv5rwOrFeao8zqyO7Kh(mRt+Cv44j%
z<~5%D^~%&dJ!@OX8lQ6aO_^S&n{S$|8F$4;M!Q>4mO#R)?DV!`#H4WTqrsbgtcsGl
z)%YBWc(Q%A&VB%n>A&@obNdY-WexoW6xNW(LJ9^KpnFDxu4-t@>kQzo`~bz70D-F|
z%8dt9CNh67F}AlvDUBRE198s-quJry9dfUKIy}(u7zAlWe`s29kVm$SyO^1pj<kIh
zRo&-Uc~T`*bj6|x3rrBrrie1X0v&Hp_G(By0uJ>JmVIYJOnk17#*BZjfM^Z#h^jgf
z<y+W#gQQ=1Q1OIQ7SmG!k&Gsol1`ROF95t|TSPkLWsJD?6QGyb7sZsyFJ-*%0tI(a
zINAy?Qij)Y0O8V)P~a9`x%Tv@wJLm*9c@h%lwTX&oSjwV{B1X-w}o2OKZ|)BJsp2)
z4tkcx0Yyo{a-YAqn!SqJ36Vr747g@WJr^)9FN>yS+jyf++<i>Dc_xRo9^SPG_CT%V
zy!gN#UR&eG-uXcXuXIfTf`+tL&N2DkfSR>rQ3?0ww2P-ZIX^d-keF?vilq@AAx|*T
z+3>OmF0ecD(d-yInv>isey&F+SN%-kZVnW#I4~L<k!yYG=upSY8_#s^?k|7s@`Kp>
zOd7ZUh?o9^57Juuo%+HFO68EtszqGlQ_B^qVs@R(`n3}D>lw8!`Vs&k{_;L?#am0c
zdIWFt@X~I@!xl(G`ir+-6a#xrT7eITw|AmOXvInmGgh>Np7eR`5!ozX{l5V<1)^U=
zfz4p>djLh~fqPMAtNI(d<4^#jadK`FZCnWSGW$Y92nvA>KZTroDFBeo@Dt?U3ie&V
z0do1Zad2wi;G(M<#)1dU3c%@^c8W`Sx)5hAXc*ZxF+)=c7}&J|q6{to(8b2qAE2<}
z#WutqXau|&2<JK(s^_6#&eW|EfqGU7RbJE3&MfvqV0k6rYc!na!19GvV?mVzEAks{
z#4#3*7F|x%@ffjk$Layw%(l;efYMPWOMm-=iXB>tVdr_MwKLx_8A8G-A?D#;cv&9&
z>%(DOEhp~P9hpl6l~_HE-cq&PWeoqGTmmpnn&g`PqRju~=l{IF5nuY((QSx8b7K8O
zDNpC;x*J?e%y=;7urY6R>mVRaj8o@>^oGGp9DssglmP62(dZYhBlf5PJY#Ve0B$7J
z{GLP^#-ajXN%!*CZUCgk`yYN0_cgHn0L9{RfDX-_r1ci@Qvr5ATm$IPF1Gi@_(<!5
z((0kFq}QkHaIR3&Q<fI^9``!<aGeepz`Yv&`*rU(9LZ_cjsjNY^jf)w0<?4ZC(M^&
zmK|t;=<N@XA>)ZoU($g|7<dWqJ$#%9_hkQ_H-lv>+e+D7G;<`t1qb~ETz#nkCYKv>
zx`jBs{BhJ0K$6EM<)6Dl&Pg<rzrBYkpFReFOiAFo|J^m<U-|#PW1Z;xjb8v9D*)QO
zbRSnOzE_gTJ<%h_z#^K3bv!TyaJYHU8&6&PPcG`i$ISt}SJ2Y}DNF3DBJk#C_}ab1
zN{jnQr6E@h1=xpElK)q{?w_I4{}+D$cZfD3k6)R^hYkrj0okw|Ha8~0){Q&#P+w09
zj~7F709w`yH<SJ%a=0pfn`l?xm2t69{~>plAp`gRe}+U~_&=ymnF&++1zfIg{M$S$
z`4G|))4zdrJ_P9c<TA|x_!Y29=nTO(hxpG4bo&2Zke-UAI+UG`z$6@qT4jf$WAc8o
zuW;RO%(B)<4gZR-4$R$4*n-uEM?(F<O1+kiOtSPE3N-6kBu_Ghard4g4!?sBZan$;
z>pXkMo2rh9JIK7MVZ!Ab@E0JR2JmxG%L!X$5uzU>-Wcf{8P6F7@vw3c+(;*@<!m&0
z=k6<x=E#2q<NUCh7Klff$jfRt|8<6j_{&Smjs_Mq5#r-U!~$Txhd&j^v5t{Mfm(Q!
zwFoF5#S;UTSpkj@W;W={WTdZas6V}-U(xLuX8ls0E47IS@+ejwbfw*e`SN*=NR&Za
zat&YoTbpYH$B(HQ_~?b~&4OlP-`$n5B+#Kk^X*aM;YP%O(B&uP32Pqe+y>vSKtn@Y
zs6ji0!v1~q%!esw@|baXOwmV-$$iu{m5(+EtEQUEGT!%}y*x=21BU`$>@?8Xh4AP}
zvGCd3OR-<q{Pm^^E=wVbRQ?Hv@>8JwcV7Pvzl<d`0VjVg<lNC=*+fcb(D!%oyJdkO
zk4fwImGBY(7U5x;%fHHyf?rwWp@Gm_G~2q=?d%5abArFt=o6)*a`erv#S#jr!_#D_
zj5I}0ZL__&j9(=Mou9J0e7}ofW5;fI!xgke)hk|@pq;m!U5=4w6w@ajQ!_>ZI&yfe
ziLFj5%m(A&fhNRCyeye7!*$n+^RK+Mo8O){JD&uh<}OaJn=s+zjQdMeWhO5bUgC&G
z2q(@K_|aL(xbZl89v00_ngJ?G2#j&z9NaEP9WG0(Q&poppf4Hojb6r&l3Xw&rlZy*
z0!+wPr;41A(VO3PI3qKDazU|`FfIh|n4fE69(5Pwy_yj*4~~FAN+xDu5OnxPrC1^3
z)+ajYCLC4lTj6Pc#Hu{=?)=O{AF~#HzIX2Fe0*CASqdFQEAo$t^VD7r-;BBu#uoO3
zO@Z`d4zPVj>hs@rz5F%z{`&lPxMJ`!e-*1H3YcH{r!*NRBxfs&Sy*cU*4;;_d%tTe
zMZYabcV2dfw8iAEWrv?=9bC=^pvHv`S24jotx}d#hg5=rP{_<}vxF_>qO^TP40sO^
ziBm04?z*VldNh+g$p~x#CbWY0`vL8vksC<Q0(|~npwm~bV>vqSeCElb0B>1B^<(!(
z;JZM&CbahNmrwSKuKF0`Z7=!AE+9frIYTR;<ukJUgl+z*u&*s8_?#JthuhpMF#+H`
z^)2{jM&l`7$-B+8!mAwS4iD{}Y60Q;S@d5~5dPIV|GO0loeV61*NS7o%~IE2t6N>{
z#{xFZ5h}^GK|}!(gpdUE)pe$ysw%MuN(uMydd#^?$`6pd=s`Vf@NWf<NIBsWN)(_B
z>oNjw@`QJNJP3m_#y#S5#RlHSt1!)TMXQL)!Zyzy&cGh0KN>4M@Zp=}Cu|4BBTprB
zuE;#I7zs{r7yhn&Wmlg0@U5+sZ{xex4_4z&GZVcCKC8YbpB$YqfrgzCI4%rl^J&b4
z%>9zPwqBrHSHo3O@2*!X7FD6!T^h?Gdg+?%Xtr-&G33!I*N6wXQ_B%~o1+aqTIT$n
zY*Y$2;k2&#U&c#zmf*Kk-#pRYucJpWuxDY--hsRk!7?g2nEZ!os;!f+=#CycvWFhX
zy<*lryL`!Zyk`!tXuKInEln2zW63e>5({SayeDmcyIYIt)Nk2kF6QBB@NdqG+nf4D
z(P4Rz_Z#Dale$gfsv;qzIr*ZuQr_!tq`6h#5JHA}(;Xba+G`t%cWL&Cw`E<>Qu~n6
zXVpX7MKY9j65K8XgS*v_u<trw8<afDnXQL6*?q|0I?Jx~C+#nYB9!Z76i^>JF}bC}
zO5rpT4yr;zB8~A-V@0=83!&j84%rg%5(~+8A%l@NO)Sq{jDkZ7)=zg*h;njfT0PAK
zzPa3+N@_gCjV^%68ZGM?aa5AGFd=y=E=cY%kJt5sx5yKs^28<~u%$g){-ej$=?~E!
zQCMy}>1nH@1kX=pOxw?vDIW{9GW-C!`^lyLlnVdC3&<1nn<+Au^1B_qVT#JxKW${H
z*9DZD2ZTP93*Zx)1H|b;1Q0?*v)}%=f|V6Gfe*yvCXW65lK$=NI<xfvK&d0&{Y_&!
z<^R=^tB)*Oh}+lO?W9x$q_LM}0L`z)$P=4iw9PxJFSO;@eK-Lfy&Li755D&7??jvc
zPq4kfJy_7^D+8ESK$bv<i#n={5416Q`+%-x9M|+y%zMBI;7e~O00)62`~crXb-b75
zZv_-=i&DT2E}+!Y_*ehb+yT9(7N<fN(YVDZjtexZcSg{Z_w-sWRE3Gm2;s|ak4Bc>
zr;a5nHN*qL>RedLSg>(mN_Z_lF3Jmu6U9CsX{>|<G|+c)>@;jI_q)B!hOi$$*bt}K
zf|`^(9$t7HR01T&*1q<r65@a)v9l*|Ur``<sMihqJ~ho;fovp)-9e`>bT#_WHJ!?~
zw{POJA6Kc@`B5$q+SC2?aDIke#Ar8M_=M0L<DkpBGlFMZ8{b}e!Gpe8)^jOqb&Y$B
zySw3<tqCnZR?!p<<bM+J;aA*acy$zC08WjoaOCtQnVG86Kh*yZ-_1|$W3OZqj#KXV
z0-%h56qSNTl+6Kj3oNfxSn=L9smM0m)s~a9(oYGKquZE#5oR;)vHx;!;VGz+{z@0?
z6a2T(@VO(`h`Ymu2pl#4miA}bSsOO)M3P0P8+Sofl0fX716l`J*|^Amxhg=8I(O&`
zoNrg7ilP5G&FM{w-4hlQ9SlEesB@t+<PmAhqHay=oUuzPW5(@%1qO-34coQ`1}peA
zAY^^mdXm!LRg%{F(dT|Qmn#of-w+hFL{d!aRKU1L8`w9*JvPydt*6Eb_Mv&-3zweq
zeV6uc8*=Y_2PFIWMY+T)d4&_l?03xa)(<1md_it+t<Z+>oT)B5c3ZZ<<A`d;Q0CXn
zqsJDosWTh+SGE?G!*fntKsny-EawQHYYD}M_>owYx0@Y)56$Nbj|z$IMPBecqCpQq
ztJ)iQF~{?p2nOr2bw%kU+GI_Gx|<SROMZ*I@sbYq6YV}_CSq7%j1yjCTmY+G>jy}&
zOP)pLzc3m9mz#jUEM;q>t6*mM5@51by()Nz&gO#gob&+-kMjJ_B_7Bf`J1Njcg-P$
z3Y`gszXG_lY5FItN@UmdBbS#)-}Pnj+FSYwiNU^*t|DyqcekS;xB&6S<MYOj+O_%X
zx_9!wEIoIDE^O317B4-pquEb6>c|HK7~|X-Zf;TO*9(0hH>K)HG<<sv&UV(HV^xyT
zSSboVC7A^hgB=0DSipo7PtnobfZKe@dRD+ZCv<OOx#q>^B0twRE3=)7jAGF@Kj!Ax
zW+hFA-!8@<|A*#Ml8)oHmC7uMcB8j*<DPh~S*^Tkq0zL4SCCKP@tg}1XLx!q`~)9I
zeccila2kUnXv7Qxn-mmfKp%a8!Mb3AwRI?vTLJ4D#gwd-#DW)YjKSCV0dMELDge|4
zu<t-7Si(aV>_s>_XQRK`$JAY}A-mckP+XiYi?Awr$I~*ghn1f@*=*k{ZO1lCHECik
zqUNWJ3;rn@Y4)qOqf9;Fxfr#Vc6@vfjlb&NXYk3fIqZCR$_cC^C7BIE6ULA;C9Le1
zfFYzRG+TZz*F4+z=y5JN>FKTi^!@%M%3rVl<sLy}7xXIb0sIX5@WAF5EqVwuNFzrJ
zTLqS&T*sd#>h-y1mXq7=;KM$XbI|zE;l9%E*R7$LzB+IVFwD>Fe~z`MWrqXiY#2W6
zuxe~)oPbUTQr^xTGoFm6>kP~{`d>lrLykXS8(9IX@%=pML1Q4xW`)VI8P3kw+BgMe
zcJ5w)+k*ENq+ADRZ3MZ`^#kM;(!Xc<9#9VVJHP+2Cc>K0fjFge)s03VoIZbZg))+5
z54>RlME(vaxSHbF$dy{05;YXuGyH$*l0yjm#wElQeB2s*z_nZ8j{$%#?6@ghE#UNc
ztK(yA2MNnOz+DCUeiv|}s1pYoL(7a*yGGrl{R-GXLJ|z`8yEP-fgGlHoKC{K8h?Od
zHW8<5bKge2PAwEO8)%MMh<Vg(8-32VfGPB<)&y{Qzw2DN{mXZ5qHy01#9m3YiCz(Q
zclQMf?GD`Lu4>FTof>QVq4nf=<@U@4#pmAfgs>?SWvd^cJ(5zu{Q@leYd7nrJE+2A
zxJq}-lPo16nN_9EfH=8*`qL`HPXZdL+{Xn`QUjB>7LJou!g5q04sJtJaOYEiIkU0x
z{tbl=j(Q46ZzKauB;V~HAj~1>pOq5+s<ifo5;W=xxjbv*p(BWK(YnYJxk0ZGdvSMv
z)C8l51?K0yop*r$6!>!uFdMdYPrD56_asAt6YS=8<=lZzIJChJ_%=*VC;>ED4vwl3
z==nhH2lx^g$JY>+jW`N&xCt-)Gz<6K2U0cpvTZNS05`qyGiT_A6lZA3mWVgEB#Z-j
zE1pDC%v{wc*AK7b#kx^DP1MUro9uaRrk}2UD(XgP{R_`q?DA<DzQ9`t(Dr^?<MGZM
zKranI)Yz?_lQMGv79r4GtXIv)+xX$5FclxqJi{ra1%4{-9!6H4WDG$xCataz>d=M&
z9tX&T06b1fwpDSsMCzcL{9@a@_4710DHdsXi#QT|O6SIp4f#j<Pm(!6t6Vc0Y20J^
znf~*^paI<K>7L}T&kS_P1IUK^6^=DhvwQ;$C#&Xgpx7|b7>$;xn`Z)O(-4>)^7^Sy
z@aLC89^<=`caeWk4PerLP>uheNLzemRMG^a>HuC-NAsVbRROtLN8l|6fQfZ4Bn-Yg
z1MnDg@yBq`KaGbDCz@+j2Mq}Umu<=L7T*_7`)r^2jLaXmm5WQ-7}0_x&0H)f5MG90
z<Yf#11B|S{7mWD`UI3vT&O!WO5g<Qh!A1?YiGwh|DgOUQt=mWYl&1KrF(FwjXqMnQ
zEr$=Y7zeFnlDLsVW(~71%Je<{b7S=$f9Fv*?WZp3>9r!SuF}K-hWX!~D(9c8YbQE4
zqLOFf18<QgXU7h}Za%Ph{60C1fF!a@#&ULMZ7%w<DM5$tUvb^tPo~Pqnus0e1k~cc
z)6mEjoph&NQJUH9<>w&JnuPkf)PJz=FQjBaMFE*Wf@Xlp^#?lxiTmJ_G<A`Uzi|66
z)!iCEK4z^BUgHgPWACoKBE6yeSTJK%h*JNsn~TegOFQCKrP$kK^|zv$bT#{u5R9rl
zz*g#L&OfR9w<j$4nEi!P{-4PEU$cAS--p9kcCqmiG@*@|vv#DgPV$2i!30;Cr)e;e
zWNX~%_+S#@@=QgdoZWJp7}}C?*)am~;p406>x04pX=QQ%SG>Y+Z#)3iVTXT!!gFw!
zDQSTze_?+gg5zq)tE>*#AWR#xS_x{{>}XCrC;4CtaS#Uo6SMrzV5gtMW$Rie<o9+%
zbZSb1W%w!5eHM(|^#*5p<Ui3gOJ27iJ}3s%?%$;uz$t1o)1%znZ2y9E$QAylO27oW
zXg3E42f)Air*Qb0p{D>ri3v9dGdH2Ik(W*eop>$*KLaEC+sq#y6wz`1#?9B6xc5?c
z+@$Vg>UY@}^Iu3$a5=Xp*%{-d)nmlp<j8oz1T^btvSXGQ6%*Q{aP2KuGKQVp>1<=`
zeIfUAOFa&`kf(I`s-#o-BmWZ3x$*x+QTV4Fy(;6q$jj1%V@ZEHZcm_byUmGT=+Su`
zu`~Q}o*!U%B00l2hvj5o;9<6rooD4W(WbJ6E<&AmUVfxgcbpSgluH_fP661wz&e`Z
z>uhb;UX2~Mh$dzmsIX4XNUAH@?5l|{bd;in)f&;Ap}8p!(V~MYt`eh_MTyqmyhD6u
z_NTJAOE3n=uP`%j@3+vY);I%bkE%K!7J#yM`^_sC-ffZ#8IL>y?Z=Qp%QR5qTi-uy
zHZWG}+V@rPC$Y6L*?AJ9K6TzVj&fM&k0`s#l!GLSe>)-uE*-A!^`x2P!gZe_{iulQ
zS)1nZR>HS<u{ThOdTo1Hr6hxAJUMOau})t*tnlm5+j$jcDDF0OXu4*I)+lYC8OJvP
zk|)iQ>Q`Nxnu_xmQm_dKvL7HIH17vUp~y2PtPV0?ii&AtrbAVQCOpZSQ%g!@Nb}&L
zP_Y&a93QKJ`!|pd!(<nXxSy6HG~!p)hu;VlwGXRYTfPqqhZ+Ov!G^8=R4kD)mdLYu
z;!b9=LEfVI_&LL5q-1V_bPm-=sw!gOcn%k%dQZ-F_z5?_wLd_cE60F%4zITd&TedF
zp<{2rG!|mGpMDOWy`3LVM)v;L_b}Ex$9&OU2-^8@$Cn)%u-MW-I9Aakk)4L@n8{OK
z?i*t(Z6>Bc&Y{9okhU>lDc20>VfS-w=NyJsj0>b#pEW9WfVtLXw2%{6yE746ua+Ry
zl;K(F*M6NTLa5E?>7zH7N@!sZ8$Q>db^;gb`FNGuy+*TV*fk}UdDWxMW24<y-9f9%
zG6#LW@7}|7QJFz~6$QZhS+YLXZSm#v=V)C^-A<n8X3b5j83%=Mf19+bwjUq{n-tdi
zK7?idguL=u-0Nt0tQkvci2~ZPZI=k6qix6EravvF)1VvMf>!RdUh{pzR{G{rBMCIP
zv)z~R(^z>vueArg+oj{g<EO{O;S<H&3o==k94^VgDV7um<2^Vu-f?|qHej}7Tazdr
z^CR7ZL;;|7Q4^4j)TQXKoaPVH8<Ah*zHa5a%c~1+sCmu6I?s%ZjCC;uO(|a5ELM#H
zE*y0?$WG#kH4Dm}ogD=v-%u>JWQkz{iy-d}pgGM-_dXdgEYSrhesyfT%{1PxpOp{)
zi0k#xvPr4ZN#GBgp;ZmjS0ud==|@KG6c0TvvBuaf&V|X{Y8d0Gvs<tna%~^xjI)$7
zKRSs8UD%0@8_1GEn+O2DG7VG<@;h$|j*5TV-5o)OsCcQaBiTPQHN`YQJOt<-FmEKs
z2$mOh+_ZNdqdUqwZ_V%VtRqt3LI!o+1yu@1iDH{$O-uwzx=o*VJRGLP8RmNF;eGNh
zp1p_a=nMu)O}wwo&COqn8l&XM(HxZ@792veNGiQ&AZit1w<>kNMOEkolSrBdKa*e0
z80TQa-o+duWocWD2H>R!m*gCzkQSBk?AP&OLoBJagx7`pi$D&(<8<4UVR8%`wC=m^
z>pW%c7kt*0q4c+#WU`3wkJZ@Sa|p-D4sW~FUswU-HKo5rJRT+U4DzQ>;3aZ&i4J_{
z0<LJU|7OgNv9`<k-0mLVbG-n3!%znA;yj8%`YBx-Jp4HM2Z&Ne4RzKT<>I}_FKT96
zp!=M*)<fxLWI+BKaPycSFIG8Wk>3x-Bf1UgtfYJT!rcGqAkFJCOZsoDW`VOY5y#>w
z*ZP|cii{Wg>XQf(zBTc!@LyzK^f%0gsiOGuQGu;l6ll?yF!KaexG1i5Nill9LGA^6
zTnM=34uV=nCm;5-0Yxr0MyGF|Ni$OObSz2#Uf|Xbkbtx!1<Sy}8_FuvWXS}W5PR50
zB*{6~!xg#fP~pcY%HZb%2cE?%<<Uy9vcueRx=VW>a}J8L{J1uBVkai+%BH8L$W4tG
zT5j!pzg2hEio1bUAIp)uF^*%YOh~BH?cwU*4%pGzY`4Se3}Hn-0OtqR+2X5Ze~+n9
zE?|4xjUP$Fx|)?*l2*=(-z>CIqY9u-jdQZ0aNWfFX79T`_5sOZe0n#l?Pkusf#jPH
z&_3tw1DGlNnI6$x{pa*%LbMNv$TM>!7&hCjvD)MLsNJpAoSE+?h7&U)*Ib=??d||G
zXE|Mf;IiivhnBiIq+;27s0)xtOT><`RYyNM-6g-(PIOxHlL38uwR-PfMx<BVaFJ^R
zQI$iKZO+uj)A-JL2&KLPb-|?~Z?BsqkhAw>zF;js%D1kzK{Z1>#Z=h#WCF+UeOvD(
zODHfp7UH44lrvUd{9%osD%?kk&GqJQ<SAUC_Lc8;RI0ayNshVo6JRR&LyXx!f2kYp
zE*%ur&Ea7tTs6-hRbtql3%CS5er2$b6_y)yzpW;(DjS--va?pSlO%)w`keancDIH6
zVwNzFHWo}Fb7gUtVNH007j0nh$;yGV%nFvD@_NpG>!h_Lk6UX25+Y;kvDkQ7!3RzE
zq_zTeK2ag~FtW#0?_w9xJvt_*{TE-1#DU`|%ByoD9$|tO&m?l=-nmxQR!0ga#J6#g
zCrl3?%+bI&2X-9z4-ib4k=e)k)|x7-cU*1_;U&Ig#O3+P-hu!I292tqNqDUeyZ?C#
z3;uqwLrdcotOB@&+tZDoa<k#)m-@=;eK#^?ot~Ivbw&`LfB(ZCAeH1C$Od;|=+NOR
zv=2F~RZTIR+rYXfh7j~)RCU_(H@Y`vg<jKPX2h7HX~$;!x?4P#hUbGB_iz3HU15Mg
z>WG=k@n*1uKS1%)3;d^O$ck-4G1)vnHg4`Bd^{X3Y_ts`Y7j%q(88(Zz?)LwHt^+!
zuy^YVi{(+d%FUBHB!xdfT=5rQ#=1o6jNv#M(}Ck{KfKp(J__6BwaAk2JYVFBr;GMv
zqe1PqA+EP0i|&d-u41KBZO1O~mlqyiW)K`;7I-WR<SpoL0dqD1`ye+^odJjA<1*47
z4Ex>H=EU~S53z+ke&XbAz|k_4@TDCYhnSQ3xl{5d%Ww*;5)wf+qv|rxAI!F`6~i;#
zW9{j_0F@wiB-;V@dnRFb#`4NAC&(g)_S-Lao)0GPYAA#?IwR@zH9nc6Je<0aetfX!
zV>n@~^k<(J`yJP`tUbg#W+%yPt+KSquczF2!$fF!C81C1u(+&gay1$&eV&N~hZ{=_
zAX=(E;dVr$G<s^5C3WfYB~Kcq_9<y>^^buw$Djugiq<1A#d__Eo`p$m2Y%PiL`%s_
zgo{qYbt6M)^xo70ar-6GBd7eXnjr&s!MYoGK#Y#FxKdy%<@hI})s`atPQ&w$SgjA%
zbQ&|d(+0u{B9_aJ)PkMJOFnl^xUts;cw~6bAea<|A*#hs<rNlTMm@2l9i8llOKGS7
zfI9*jM)_oZxbMxiIm&I()B|3zjUm;kf(Z91(E&~3_>d|F&M8S^`uDfa)9V<o;vE#!
z+d@WSUr4W&T#N<3kTKh9zl*-o-bf;&<7Qto7nU}xJ<MTBxSX2CuszM}{^_1n^!(WM
z{&3hu@0Vj9fJ0G6RW$HY9!Hyf>tL>dW1ANcFzCh7WCzzC#mW{~PmUrtJfxU&_|il<
z*4^LZk^7*WvaoKFAB``fAEW>lEX*al3oes<lzfCFd-1y5rde?>A_G5}q1{Ctrj7BL
zhZE+7pgJJiMrsqC7G_s9%T$FCjcfu8t0j_a#ATcqYb47>D=}XY)EU`asGv+rTCQbc
z19j$53#b#a&_T)Meid&J>yai6zXB6X_N2a@&_-1z{YgFNx{54!DrP(%`WjPpe*^|b
zlb*J!jPGWDik=-wxL&#!ZAisR8UJcA8ls<r)-oKzu|eSr6+0jDW+ttx(gwqK#^!}2
z)N>^Wp2amc(~Ewa-k2j;R@F5{heQ^=+*;bV<Gqo!*j-_oWkw!iy|kaP=lSMROc;&~
zz3X4c=2TSDZs(zHwG=H{MJ3}MA;99@C$YJ19K+uVKr0O}E|B4a{xFXVdlxM{ckOvz
zMM+hP6*EjRIsykka*Wj7N5yDYh)p8ez@c=>ZNY+u#)itN#H<Ukk%5m=j8Qt_Fzba&
zM4cU3Y&C;bGhJ}E4;$2N>u2$UF``H4FG|d~1H7r}PBdi`P85~vwHjqHzE#1Uded8Z
zD<`zFjW=@dv6uS?9;}up5+04CvfaI8b9%9=wC;(KqCoJ=t!1YPv%?R(t}L%+Sw?ve
zmFryaMqa9TyH}5Eu68>MB6v#shq3`1!ekNbUs6){R7Ta>Gv8R%TI##f%Z~_7H3XDd
z@@M|G`uBe-#av{ys<v$pYO8`>6)6h1h)7%CGVI9Oc-_YTD(a)OXzo=sX?=}95b;<~
z*Py)rwtEct&dZ0AofVqbVmkenJN)Mz+n#0aEyX|%E4CBWi4(D8BX(FjRPT<c5B|MM
z#rjn9va+&^_TO@0?evwpS$POlB?|?nM`?tg4|ZeW>_x>0XW5hJZXuGWPn6svgJ+V~
zCf`{ojK}--8;A3KrrZzND%BioJc58x{cy+)zXZfQp2>B1cNN28wyZ2B`<4)?T_SiJ
zI9ZfW{hVLLws@<TS|r`EdkncMxe5i+`-;DTFY)k>NC}aZm(K=4O~vP62JOr8Zt^5w
z=l8ffq8i&4et<;5KR~=^`bQ7~zU&6tPe!&HxZ#m|2&vt#y0GEu`7L8&dL}P*qUAp~
zf0!lF@q3f4$dZ=Y^vzJaqQ&ZZex5$6t1lxy$dDd@F={Ztgt*Ta1|+sd!_iMzBI_<K
zG+yJ)#voK<)M<mhG0u#?*s?#%b(;ipt-u!)uwsB4Lw^bg8SDjIUIT>u0cEXj$e7Um
z$sVQw)xzCq<q4shM1spo1T6ad4$+lmSa2;`tC=i@3{%s-_$+X#su7>fe;7(!1x8&l
zxd+v1(Pw$Jy%N|u>7{pHQ0rz+nLXEArCH85AnjRB)Jg&}^QIcVNon*^^LN9xCI47w
z64n69fdS%BjE6?ZLT5XB-8j1em;%^6FBhCucA_@yq-VTdb3t*j|2U-Ht1}XIcY&Ak
zp`D2dLRIi}&x1aySr`Sa;Aq$uq4j1K-Jshx{u!Ol@SED<3tT)x_<Mc=0$u^cjxL5e
zLB50-%2ufnuXn+TdoyiQ3*y4%1y|g;@*|_$mcl_z=SeTJR$FFoX6;N*PWKe{?KSB*
zBrYxGNk3aMo2;+=e85k+?sZ}I(#=7;pyk#XNX6^jq-eb_oF5K~9)h@6V<tl$qG>uq
zv5X%vmiOyN-wj)c6WVRhJ|QnG#J5|c;9djRdX-lgsnnkNe3|Fa0q<7kyKjY6I{emB
z^hhq}yDyr+>b^;UnZ5rq1#u+OhzkvG*lw(%bEl(iue_LJb&Qu`PK6k2u)##3lKC&f
z7#%2^3uRk+3w^5ljuw=8uNBX{ZJg+H0Yb^dktH#Rg}IgjBh9g^>FQ~>i?%i8-HGoU
zr;mVyqp>=%RyZOcZp!wyTW$Zfp4?8?0Nv*XCpWr3eU)Zql<!<L-dt?FFoD@$XtC0N
zRYY+kTG^h;`FWg9aHrD<RThxddc0c`Q`U*Nv}8x7fR1X_YkHX7W6k6*zm=_aru0b!
zZy53cI<)|g5@B=*w>CrCF<X~9xVh7ABTrIX+Sy887s_egok!2srz{>vlp`)c)on`G
z(%g<p--DBE?0J)dx6ErZ%;(J_$K$X(s3!nlf@$?JAssl5+L0iC>Y}o?3mHs7^b$|{
z*$G$b0SCshAK<$THNKppT9;I0@#<u3oTN7LG4Zjp5XpRGOc4lnl8Y6?3?o%tM;V_C
zA82r$#I;x$z!UcbJ}JsCjwAGag6olUc+maUQ<Dx}?nh%=eC*#%y=5-<b9|Y8Q>SS+
zEzs`Fn3c&L4QBw(`s6*2$i;N8Z?m3HUbM@J<%;fEv1j$hH=1ky0Rqhc$COzBr`6gb
zx$E^+FMQ^xE1jpN(6)4^xw{G?1)Wx3mS=nW4v>HgzG7=0vo|o-h1RE!ZXpk{d#<vv
z)ZK2b+~17UNrx`BJHhUuq7xQaD6PHHZOaS|BBnfF=0==JY6Ks-TaXGy3#j=JD}Z3z
z$hgYY#n%VJY%C}I243Ughcn!*a`>niKVCbf&<Y=^J5Q}gNQ&O-CYHZ)<&->JgG$nT
zSws+U08n%mZG#p5;)$zP-wf}6=KVqp7K4*EVWJjl)4@cT`|Xp=?_Y{GQcSdkaVD(r
zw%J_^h^!4JUTtO@@FPGpH!>9Rs%@vVN%P)25^UVk(p8N6>iyoX{?rvXbr5CJcAZiU
zqu^b#q0fFz`_!VXa(vRKP@b|PxLKQJo0?Kq$oa9bu@>DnBXax2{hZ0~>ry_8xUJdT
z$7e3she0UHk+h>r+zY&cSb9WD%C%QRz3*Qf*~#azY?I$7p2`XYnaS+;i{Q0m5>znt
zi)-am!KmF35k^(UwL>xk+f?0eM)-u(H0)+8lJr_eA%R%C;#Q=A0~z))sy8_m{+>I6
zu~tUK&Q%-M6<MkkIDNdv-L)$xhpBBADvo;Jp0^o8ypz1AoW;P%WYJPefO|3xyA`92
zNk{fTu0iuPqJm=!E2Zp;8dI)5J~u3Vt~*cBF#GxqnXzE`NIBxltUlCZKFhygz4WTU
zoLyyTPon1B9m7aLHdJAk3}n%W@o{~sFX{T2ST->oCE=1FZj<4ed$CjaDRXI^1?8j+
zM`3HNL#id0eTP$`2woB@eh=^gEL4RQmv768OsUw>WS6UuN06*8lY4@r+(tXFOl7z}
zjL||ZMEKjD9gW8#!{%fy7l^y5(duYOMyCX7(&REXJz-NetK>!=Frs?Jp4{(Bz4FrO
zwd2W?v&FfV6PVee>UI4~ZU<e@Ds)FUzPJ+zUvCa92J$aBp}7}qpewD4RS8Co!{D-<
zJ2k^G;y084&tci=cqWz}qg4WBTV$?q^CWEV3$RP07bOd0<CT=A<f5;7zvNylj=TC3
zm7zckY?Czd10MW>THu_pMJ-f+6mo=L#=!IAgHOr`%Ve=9?28$xjQK-;B6Tjv+J1Z(
zpwa}%@LT6iSk=^ajH|a=h3b~Ks}PtG(`<K;)S<-_vmA}G)p8t}Qx8f=&)+m$Q(1&u
zU6)F{Hnko<sefYodAiop)9&YEjAsBY-jp%G>;7iL<QM=hV-7)H0J6mQx~;xt=k8@_
z_rg|RoDY?9lKCyet-IZe_(`&x6WptaK=7qQ@FggaS8TU^ye3zbJnYER%tBLnGl9+Z
zRA*r1XAlq`a*oBWWCttx9^>6QOZ;WzRzr}k4Q*)$?Ja5|*5f|nO+$E89-5*NHIH%c
zUobAP^<KWqG8uk9@~tL>X}=ujcF=njZxwv;@SMBNn6YNWKwgb`QK{OSVa#gaYYdZ>
z-shZ{`coas924LO^mnVa#w_D@GMo$UaYN0%-^%(OKel^RDlr94`%vod$WgAVSXwXM
zHg^*7FlMby@;3xAun~Ig57n9IqkX@iNO7A$vO3<wBC=lVqV3(AcQ~reGP4!zz4qh!
z-}Hjq61spjh!9%assU3?e}py(*>Ol_<W<`0VLB3jbn$*U-Z=5NpXYT-t;HB7+xzWT
zFa`^q!P{;=FUCaTkC0oT+eP?31JeQDlq87vSDENqdv%^-rjWh-8fcCY+O)@E{8P_|
zwr||vNOUaR`KH1qmnlRfoHmPTxBCF-;^tYhsD|v=UO08LPyV#QN$m7hd|Pv&B#BN)
zfBbEHM)?68Ka}}Qe>7)6MzkpJgR2AI_Oqm9dG8a8P>?rlF3O7_tphlgD7dvP4IEfl
zv8~9H>t%5uxT|uXFkZGVm)zN9j%M*`W4U+)OiTPo5n=moZND3q1C5jUmb&O%AOJdd
zF?j&E*&>-qP!?Hngx^x^$snR_f!4`Nk}o<QgN5ap?_ZjWU<H4{5Wel4TS}gQZ&j2o
zK(5+U&0WFD=0mF%wj2DtDpOdVRT~W849)BhwKb}Ump3swU&gbb>5umtgfMbvy;Dct
z+-={hq^n-8N-hG}p6h^m$MWMlsfE3{i>tGRsol?S4$o~!MFmI&NPm7278Mf{`>Rw$
z<j+zW8B%^l2YXl2zrF~O3JL+gY5t>FP=HiK{Fh5XQW1&&yc8xC6#nB%PL7mc-PG09
z!rA`kjecJ0LY~`LnEm6vDt4xp7Qk&qB>$tf0@PJW%hlA?;*W;!zI3!Q6(9v#`=jMQ
zE(J*i1%J5|BNY_;kAJH>JD6!%xRM$G%|1{h<=3`=x{~t$(agO+KkxtfsX}V>vp;{0
z#?M>+9F3oktL^D%@w4BSf4n<e0Hg3{i)t3;)~5Fypg;pZyCg0I41<6ua3}uzz*qql
zT}Va$93@Q)7Y8?IGYg>PA7jCP*WTXYX9dwey34QR?BM43M|)a8lg_60E{>)^TV|fX
z&47{z7Vg%7JW#s#vzNbg^ylsW>ZqdiOJHaLio65{?16=ugE`RSM;7*$u2!U?KPjpC
z^Phjx9hxy}q}F5C^`zmhlI2K1XhI(={rcmz%+um0RMf*N9*^YLzS2-R5O}7uzj86-
zBx++}mH67!$cn*d+K_jAv;T;RfZCBug6gIO6)dZw|9izz?WXIT+*!uTYy<moeSdAi
z*vBWE1vVug&szf#)Bf<;G`KR~;%>-l2n+M{Qig-VXVufTMfl<k+#&X|YH_>uzS$2Y
z$1k^VjxsW*#6Ny`hk&K9pa;HCOp8u53v9Q4dZ8AMN80k^Ns7Wf%`xADnSxN*E-JJC
zdP5MHk(AfdM0Ewi;jby35O$+dJ)flJj%VugZ|scE_e{HqB5#zx&eQf^X4UEn)3tFT
z^|P_jvRXjN4^#!u`rM8hT6Cd!kgrKG>&<yZGR*jSVFG*L+tN<@R_)e}t}W6P&g{<l
z^AVxa#OLV(k-9Fany5*Mheui~fmT8%6MjL4FDiX5I(2LMdlFZ=2-54<t_U>6ZYLCX
zOqRQm(*%Ibh<XN1k&lZm>E9LTpdmVeG$)DPvi_)NvBJs)<{)7+%f3aYoc~Pz$|Q!p
z=n++RI3Hc)fI(!@l}Ro7m1gxT?2b+90qFshL?7?z>nYIM96Y|rzc!ftCFp`Xfi7)G
zs@`VXQ%~mNp%(HDAq_3(#~G=sZPW)f?&P6?&LVP8-vrDqq<k5<IzR?3_S7`Jr`Vjp
z{mA!&R^Eh5@Iy$(l}G#9-vwx`6S_ADO07fReX7FICl;%pWM6qN8VYhr(o%X`t$#}<
z+wQHLI^##W2U#*+!EVaSpA5TOOgJuDG0=i~H9u^%$|SgiEj8=t`$6&B=ihFN+O$%<
zpf}~>4$Y(Exsa+>k*R-5q~{OkV!le0qx#`qccK{?Ufv^i`E0K3D{XlKS9HBT^%KT8
zX|)RI-p1R`GyA?A$>RFH{cfmM0g<eJB89yso;b8ZugPbJ#ri9of^<Qe&XZxVIu9mX
z*<|G59h7BiAFsC32Ca<yK<m_323c_ve=<GlXlDwJbIvHXRXEB4%0{j_|5`#z9XZn1
z+@TtfWOmOw_Y29vHE>?WwVY_8fEce8%7)?xxV_61a|F%1EHXL38*XW82ZdYM&Tm5C
z)=)tnKd{7LijXEr-_uMtP~>YM32Oi(@^xc8>ukPDhW9CMA*%leGPBWVA9ZjR;*r&G
zxs!FBHs0xx&<*429`^nvxqILEg$`%)=jX4RuJ><?@W0Q*UP~nvDRpu9WTXYz)wo?v
zmvx%Nx?tWTAB*>t#N{Z}Ihy;1oac6zgUrcrfhC_ID~SpX#<Y=xUXEl})_dQ}=!-zx
zTDImiHFm^Oj-rUJl>NmWY)Qi#S)*sVw>U+~C6eKo1L^)*Ok;t<(js9zD#P>9o&^mx
ztb|*%jkj}MeAu?6r`Mv5i6`bxL$1)n2cxR?61Y8<N{4CVdl5Rb1GQfm?>4OAM_%)6
zNgG;)<BrZeP&e_yW?s*$N}c$t-V%R~*&gq1^f}F(I=h@(<g1M0NK${5-1pd_6+NCM
zd-iR7iL)w&YRujKk9M8+zHiz|_-;<^;<loVkDkP-AAe?yo|>B*?Xh2*nOt|%46Quo
zcv8)|R63?8gjHF3JA3k>BUp4Ln00?(e6IcwBx~;JKc6pmhSoj{>PRV_R#5U(wJ&k0
zy?Vpw%LDXLE1AGBZ8pnV4_}q5^~*bkH$7sy$i723wD|)E>&MOeN#}<^rFA@y9OV4J
zMDPh}&`0f5fxY)f=Q5HaL+f+Vx%nK7(YxiJ*Y&!%*>X6zzkBT-&z^Qlzu+hdf93V`
z^Fp-><`}qQ^r|{y(VfuNbq!XZX4AxhH~5!K9GGiLC+Z%cDdMCb9BBKf;5#FJ<Xbw(
zrBLpCY9j1P-P*b9`&?>=vBmtY!`x?VE%+h}?6A?kc;yEA{QK)ARjzljd)k_Zc1?Sm
zyY>48z_?`ylLYH1KcHUi&E)NL_+jb2yCNCJpYnC)#uRD3&l}#-ss=!<YIhEsP?b8Q
zB9dK|3$)q;J2bj?ns1KA4aVEq={3029Cm+wziMERY!EN~GLiS<c=G)Dk$;_oN8YmD
z>&5y`%FnkBIYY#=VC%j3n|D@>-ilMs$;q6rsJWDEa6Wi=>u$`4Mvan~M3#7Gqipw(
zy3avfRV$l*Y4#UqU=TdA@2Uj5pDbHGex7`tYWIG|LiN4G5Lr(1jG3xcaXCX=?QpXC
z!69|KH+d|fVt#e?+bZGIMv*4wFprH@PUbKr=0(2m;bCnh;gOHnXFp-zA>_RGV|MAU
zJFKtrY4kXC>&h%aLen1gMbYd;JAXU8P{gS1YSDE^jpwTvq0x1bLqoNj8FfWVn_si^
z`C{(ywBP9bQk=XQfD|{{nme-i5%i%2OKvqIcl#=s!^vKqr{fJLxWQ9#Ws)O+|3lTj
z+~Xn%@%Pg<o*{mGgan9g4ln+KS3;_bnT#WLKFjddMqnPq^9_3Iaj*+jH09752z&of
z1=suJ?eNFdDlI%MOnE<ZLlt7$GE#e2a(h?yWO}aN`)p9uBW(V<;`k6dD%wrG_UvHW
z<P6F0koER{1|7+4+SS0-Vy`sFH~p^lJf_v*#@Pn+_f7GS{3k-PnxAhR#n%X;zKgg!
z(9c%YJ6SXDaX5Q?RfRg*J=&sRRFGlMz2SR5^83;@cZf{PMAXGuQ&+;~$F2MBvr9c-
z&&?E*AL&yeZydvxj4H$95u`$~pE-^dIGsbf`K=#1s^5YlSeNcQ<2P#W*Me)$`FH~d
z2m?GO2vuSJVp+9tU)ecdvPXPzwXGBEj~~Y;@RrU!+#464dyG1v{=x}&b9s&@Hyq**
zZ;-pSU$}ks#N^s7JnCm|1$WMnhi%g#ms=;EU(TwUj)m=U^ILFT9`tF+0K|;Rk1sOb
z?)4dbN&KA=1mHtyaY)Zc#0R^u87su2_d~@MQYtbI2^<mErIQWzIJc%p<i~ds(5_Vl
zj*s>BRNW?%lEr0QPm7-&PBv65%C-l!7T0ynU+A4mpL@LSD9v>?Hu-w4Y8HOp=)lLE
zrQY~x&rGjvqrv~`bHz%kL{2JfM8?yQ2Qrlpj<~SeE0RA(pdySha^R6}wqm68)3?2*
zNYAJ-(inH@Jwdfmmd|F|OXws0YyBF;^55CGB0$s>cdmTABuk)Kn2`|u$%5R@#`N&D
zi#3<O8XNN2{a3rXNL4*q>mQ%)3G?t<%Ijas>Ln3dTtc5rl0s(B%tQEJlcok(^E`Gq
zx!oR#u=R2c)iom+h-FJ?ppsuKB7YoyU7vdvk#>!t9F(v7G&{bdyXv`uWAIbzwRt^I
z)R}}bQw^x{{yPG8c^%JAe;Rpn!utZB<6qw-DSt_L`8q^^mK$_YT`247?uE;dAJtP&
zKRs{|cx`ZmRwa>>jZcKKpK)&S_($te=^n7-U(8Z)dT}+qv`;EF=-8J@Gcni0v*`jR
z-pq!m;O?`UuhE)a{+xHnhX{t(Ngd2}o3;W2AzuglNPhTz+lal(e1~@Wp4uyYnI&Cl
zPvj!UEm4ba;5?pvlJ2YAEP+p!y!_C2e-L1`MINZS61e~|m^P0eX+j|n`It}X?h&-5
zU)Oddw6{iniAiI6puBC!THecyuWdx2pXbNHTu5A|Rx@AxQR)ftS<Ewu{cuYDmwG|o
z+@JIuH3Y7as6b7X3R&Z9qohPH^Vg+U4Fm?%eK$KdT#lj#_SG1suHs&K8Is@TxF@s0
zm2KwOc`x70-HY5StK(gx+$duZ<`cJ(++;fu_9|33Ldj~uM>6XqRKmDGlZW&h!ae~n
zScIVKiok2?5-z+B?l7iKDjU_;xLinOco(7sWp!XU$te}$5q-)&65fl?PuI+k@1wam
zqezx3OUfOxciK#p^m^)^e%)aE9zGkgL&PA0n<TxV@PtYy!Z_f9Hf)hYDBQEY=c_kY
zox|j0(y*Fxog!zi(Y@l=CNxB&`eB?TR<w$AlV<BXnZ@(ELQUe<LH-JJp96fz{SxV}
z(!<6??w8FG6Z9-9JQ%oNoUb|d7HYD3mR=Va(xz#i9Ic!!eIczhT+JBqYRk=d5dSpS
z6^7i2Z!d>T%)oLIJ*o9&dns>9&<T>?APh7(aGAQCmNu8h0xf_dL#SvdK)MH?<J;wB
zq?czdl$fAH#xk0wzI7}>#`(WA*%sTp9%by#-`KvFHN)eU`tB>w$@m%cMUs+V=Bq1L
zeCCTDNv-KV>(y3V;~KBt+7sNSti87t6g))FiGRxdDZq1iP(JO9AN1k$vU}__R4&?(
z&HTk)Ok-|_$fH<%&CIVAA}N+Bmzge|nClIpNNBjAkK~N(n-abmj0kzE#_L3;)Gb*F
zxKEaoTAn{sBz-$Zd)s?<{6e9%;ad%2cukv?z}HO8D{W53YC(4h(06E__`eRHm0P@w
zmN!tkj{Yk1y=6Q6rtro<#w<QMdK~T~L8TF^!-bdg{{Ev$izKam;rHQjo<^fNN(>c9
z@>{fcHu>$No}%~+1IFK_o}hAl_OdFjsHRhGUx^E8V1-=f%cCk;&|<j%^mcYtw757y
zFv&6=k;jK&;@xoF)#~B-DVWbBK0NwBJxV9{i{xTEL|G%YvwuAAuF|WBE4NrI8Xl@?
zCw!OMC(r!^5g_*gZEKn)QNJi86rFGRG~_zG5c$^4jhy)LR)VN}tY+CZRoF!#vF)jW
z;t#CM$`yuB`_!&V)APtd+n$aA5^yC#Jd^?N2D4Ya{5O)J=bUliLXDzhvQ1{6<%l&=
zJLnDlu0RV-A8`8X(&}#S{T7>%uLi6y?55fmorfLG+Sh~}#^RHj`X^d#Y)%t=NK=@5
z%{_(`xoMfBj(E&Uy~c>`ME7`@3%*ziQn<oQ%+Ymo<h0fbXxQyHi|UY=0_F~@-36h1
zmU@->cS6J8Ozq}q6}<9Fzm(EHaIQ!eo~O>b*dyF#?a(wYL`T~2nnGvdrhA0cQY$%k
zUaLY7Q9M)^T`gnX;k@H0vQaN=Y&*&*?h{eGCiwXOVeT!XDr=fOPvB7K!QI{6-QBft
zr*JP^3wNh*cPQN5-QC^YT?&Theeb>9(>>E`R?ml-k2`ms+<9VWWbXC<t%#W9+@m*2
z6^e;zA3oRSY>HNYev#O2T+2kU1veva&xdAK-4YeYfyK~NNl6_ib1w)ug1_vIHzuVy
z&8{(;Q4L!3*8wW$oJ$84_HnESPz37ico%Of{_^pYAI6f2MLsb@UZQ*Xjc4t#j1dv1
z>@S~3SJWFno0sgY^}7sz2aBseyc}att#fAodwRPc=<F@T9$A6S#|$qficTBrT&9rx
z4+7efzNyBl^Vs6Tc4Ch~e6@2rg*2s%HyogAb{uiTt`EiCbI|o2QNmDed-T5yWf=2%
zbE_!X)c>HWeb35~qkeQeV`kq?S_N`2fk{=FCCVW76z&m%ep+WUeRrSok)(+WwQD%A
zcUyop+S1pP@-*3GAhdIG_(GpxrsLF^`)fQM<9v8c!+UW}gU@cL;x02mGFUn-GfE7y
z<1)jBgq>v#Pt3DOTZoH}z7{<#qywyJ^_B#V_sJe1i}AqAMvaK?-DgvS>(pfaI%r(3
zhMV4@$j38l8t&NMDqrOvTfro9NYxpv*PIJs;W<~wkkRJVz#Oh(g0|+|{Yh^w74DNh
z-HvNZa_CgS&Ll2zWG1`IP}dMzgMSi(gT}Hl(fYnuIMXhef@_*uWpHu)4ZY^4$v1gD
zmX?#dKQz;2*OA}~OEP=xy0dil-dzbm@ktmvF0);=nrStj@>w@BXHRfjkM?ku8E2_6
zt4VBzhQ%>5TDuD7>9KHxoyApAo|^5(xw90NjYBDiz6>{8$_6&Ob>4m$s*08FjFXQS
znDs~Zjo+5Z^T1=MGGa=OP4k?WH!%E{N%%96!?uZ=ipcRfjOx({2RPf-_Gp%Jh=<j4
zG^^exQ1=N<N95uX^5vH9@Jvren~BxNDH^kRA`vI9suYwElg7@!bsG^!i&)8<Np0OC
z?8^9lYkF0vc<ls>-{&zah3}c|_UI-FDHx4R1`4Bo9QA7E6i%i`)7Z})Ip^JJ31cj_
zH>feYf?6M?2stEZ*_nwr(FDK2{Of-E0II)j8|J2HQ`n+WLU$A9NL5QHoO{A6Gpudv
zI!2FyPWeXCcMz0Lk@DJbeY`R+iyX)0wdiV$P<;kOLtPVH+1mFoE4nF%c9fd!-Y5&c
zUfW(n5fJ)1lw;h(ajVBApqlp#8GC%=IIg^-F~F94JsFJ9`o*1Qs{q8_ixG*wR~AT6
zn?jmVzGUBga>EUX0}}LtuZh==szZ837?Efm@Ed7Lcv>)8*vgc5+hnWXEXFEl)pCyM
z7|U5{4%xpCryDJfvt7--zo5Xvb9Y3yDduugRi*^sGkxl^EO{AE2<hGR#JC*egrK!v
z+_zeYVG3^FoSCaJcl9GL_LR5Ik(Wnl_u80i7DEK^SM5bH#Aw9S?aG;(Ir3YlShYjf
zSBmg|r#~L-GO=AdNvu1qPAV-6jj?ckmzUBFxj6)s2$<4Ok2rifezWE2P<DEElcGPf
zA9Rv(y|&>^*C!q2-X}49@-lgbT6gluJod`iYSubjedl+dz!mLF*SHOj62BU34Pk3O
zx#Qk6GCC2`zC%Y;V+Cz&|JEt_bmmkrFgVroEU{fQmFcIZp+@G6HW;|cS3w-t;~{xr
zBe87LYu)4@)OGl>L#a;-7eLpZ(nxat?b+Bu3r<l*o?bw>K<JTmXS=c<S>fyl{ig}N
zIZfg7pPIUAT$@{`lAvrUqZQF#$b>!>TcWoO<lcXS1bZ^^FMF2?*bK?IW}XJXx=;_F
z?zMs52i+ovt)vG}zLJfqmy<s^Iz*z9Szaan+6e7CwFVK_V4D6Rxhfw&!$tUUZOG$B
zz;_hnQt$!1EOWo)P$^-Xe~~-E;>E5O+Z4=UkoLGEGEci2%^^|9nnu)xwcVsFQ>>hm
znM(sdYmiN(>1C#pzrCgGhRHWINk5_%ECa%*kKgqwAj8TNr`67e(C2WfRXhB_7m?rr
z<Y|**;@U~g8s$cVC%Krz*E%&0FkT>8bZ6*gHkX7E7>BC{2CZCNKTUA8ubiwY(r%1K
zKjffNj^#X)+knPE{5a6b=q)dod1JEVZXPdA;Hnsmq1YV$$z3<Tq*l%}H-Y8@8CyHO
zq&6Jxe(2&C-42G<NO-?BeD;#d%)E~h(>PGV1wcNN((gJ;BpRoiF1Ze3Gj2*}iD0=G
zT=H#T8EZw4^|<I)c<h<g`0b|kd1t~g=I`w<`8<g`#>#ux0LE%>EUhk|D)EatLZZcy
z^@<PmQW<$H?t~rb-D8$|viCyBwvOFA7JY$80X9uxb}1ZtLuWTR&kw)45+uL%R!@-A
z<nRT%8Y4DQV_thB#$slwg|C(|2}FqBui=lp{xgE<56+>3`k%98%G;x*KecuS&po7%
zmZfHx5qO5$CvdeIvJQe1LC1-}`bo{?1CxkD1_$GU2DCh&?C{)jHiKmAerRUI;EPOi
zz{m+`b70iw)Xd4%_2zMHP@xn^zXB9q?9V=T5Oav6WSso`S>#E;SoLu*CjG{@D7d?I
z-1+6hpo|TsUq=SRS%-8p2AL~I?nt66zq42v3WfT}Gh{dR!>BiY?`m6WUcq*sK!Y8d
z(`nVZH=%q$tT2SXh}D4QT!PIAdFsyl@n?(I+y@m|B}K->FuQ0cwS}XoYuoisoIjqr
z6GMFo!*H^iRd>lTbs)i#>Q4DjivYbI$V5Y92IY}s`WOmK{9Mtuph*g)Cq=_WN4erX
zD-(Hhx$>)-*>9YY1=$>^kO;+(fh&6>$dPi)j&;JwMD`4fEQ#|B0chXlFGZBr@<S`j
zG0JZW5RMQfh1EjV^S-P7x|30+C$=4j!wJzsGqx=`FpVYvD&~a|Tx2ldZ<?Qmbn?BK
zZy?By=aZLcofY>qeWUwRTsI4Lsd}{kO{Ol-@aX;cCKkn6HD7mkBgFq@f!R&h8Qmuc
z1|Ax|U;-z&7kj@*rM{<G9}36tv1g$4V_bTA{8nAg34Oc{gt`tmcF!ri6QHRAQvnxD
zuy{*6Zvo?D<VhOl%>>VNsuMe<P$L{JixnGGJKyPiZqBG7Kik@!Z@~-hd3IK}B0H6s
zNiLtLM|6zg@IaS+2~TLi7+NhZiqT11p@m;)z;Yqa5sF-9><)=O^-^Py!vvaD(q8_J
z9D{MU;L4`~#5}^1?VICkjt}*nr_WDGDNHpsjSMF5Tz1cb%>$4?m-vbz=)EukD1Qh2
zzU{CRKio$-UP?B~@<o-x-;)G76|Ev9D>)JYv*UGHCR}OwgC!S+F)wv$ZSwIe`NpXB
zT7*%Bu&m4_O6t=y^CY6`78xtNu&mW!gHsH)@+PN#1dQ<Oa}epglHCRac7xm#vk?JR
z7_A*h9{b+wSrCTkuAnsOB?NaDiWTeLikYl@@QT#vF{I{}wTyuudoP8PE$u!uk>26m
z36fA&j+I02*Y`e|L5J_tauP8R3k>pi!C+!je343PeUr5$&FJuhGQmaT+EJR$3=Ia;
z`9dQJJT`(4|DLpLUDDPR&8%Bx>pN#8x-18*%G@`ng}$U^=WI|0-h^V;AneMa-WJ9r
zB#M07sy&8$0N;jhIY6G>f^<4atOSp@Qcxf}MrEj;mB3%-&PoHN(>=y{K&y=RPY()Z
zFdG1y{%gN%4rxGb9#LL!WoR$t+)A;1W7jb2ZN$%SbDOiY;L|X0qv5s5u`oTVFb;;D
z^N76Mtw8g3(5AIZg<L_BRC_fN>I<<D5O<|o*R*Q^8RI22vM~gWp^0r-%%Dj<6tTDH
z973nHidfZN1e!M=PlRmaFSc%CZ=!c_c;l3_7;4AN=(f{&Sh@3@bsYTHBWz~0`n1(O
z=UTqO5fuH!+$glywVU!Rvob#BsYI6xGBf+i=ow;Q*ENL;bQOPqbA@1wyoV3oroSwI
zba{+?ecFUueyP3~I_7_j1jBi3{f7C-ZH~$G?*<6h$8xy)OFBypCcelS@6jg8nr$pT
zi#Fz{Z@TFaYS$O4(d!ik;AxL-vVA|7qPl;Y$@YDveKi2T+?%AVF|5+|JK0DPKkCEo
zLEIS8Q#TshH2Rj*VT&D%WDG9iMB%9$1m`&jCHu6<3Zxl?3O?qCaGWULO)0~8D4=ys
zYQ6?m`<qYi!5nO`-iaq)7)CzgR~jIe6{$c+?NkYR-<IaIJ=xAohMgEdUG7f8*Y!Hy
zu#IVXnazjC9338QSkja*S$Zy0bWUcYsa|#DCnXdH5OMBD|N0=%iBw+yzW}2Di9Xr6
znE#81{tMRqgWI&fAm4wo!hd+)e<8U4dq(<S6!c#pl@*5R-$d?TS6_UT?cdn)-<SVq
ze)>PsRaO|bf5X-<n)kopssG&l|B9dfLx2C%CjamF>AzVp!++za?EguB|IJU?{{yi8
zZ}QWBhX2or{;&8c`@fOzf6q@lbjB*lIMBq5)I|DIkO2OoJ5R<?P_eO?;95o?!08~;
zaCtCLQl9{YZNLjiaCw97_sz<muD02hiWDb~>Z5CAjZb5b{7+>Am8Lt{1oa3#qVIoi
z2W}UP)Qqj=$kGTEGJXw;yq`r36sIJ_?ZkWpurNXTxX~69Ja0`UZPDr*#aAT}d>r2-
zPkk69DSQTF!F*1TC++$xzMT~-$lb2ojyxsD+#J!cg(PzABlNc->kjlWt^HO@?KR^N
zjDi22?1f}buoP#^EPpgsIrAYk-}2er<=Cw)EU04*zGGmu;cP2&y=WE_GdZXlpD!;A
zOdQ4V_S#_SdVSelY<@R(7-L}ksv1+M?9=l8_+<LBce}^Yz4h+=vNQGZez3JcZ0U73
zVh-sgU`|M9w~F2M)uAIham)LD>MI`L<L}Jv;oU*8o!$UiLaH&dK=$|mc;nGY=gq`Z
z>d|KoO7g_%SAEbshNt4Ik0X&X(*9;O*YBhJQ%jg@R^#~R;Yf8;+ZJfIoUxd?P60En
z`_VJTJt~Yn9h-*=(ljiEnq95u!q74<R&<4jJz1R(QFdDzMJJIBmC!8mN1j!M*hU8S
z_@lutl2Crr60_q)=zCU#90c*MwhgvOm+lRIJ2JUk2lcDqwB#C?xw}}EFgc3SdOeNC
z45D)MH2Y^1-qr4GK8VXT-lxe(Y;5Juh?oJz!NH}j=VFfM2!Alv55Dr4nnd1RRSeMJ
zSkCk-E|#D0LO7{U8UGm_QoY>6lkM6>&t2DA*BZ6x;8{%`@-Pz@XStkity)=fcAHjD
zxJ!fdgHbuFn6dG0ZSM?M|K15ieM>m~_Vm!%dAISvzPTfY0u%HjK)(ZnPCS7QCI<c|
zG#^YRTi7VjOMp!1##dLDD_6b7HM#9fj^WAgHN$J0!Z2Kkrk!?Q`l}E`MVs#@bRlMW
zqI%OxVB|AS`d{?|gn4!<Y+mds_<KLfmcRqOhjsmS6Kn*fg_#VSpTkI2HKJ8un*$}g
zx-9V+{Dr>A4VMq45}<$ylB;b$$pDuhyLl#(syVKHWF&M1@di|qc-__$WrAext2{dW
zJzczPk|MA)hr;IpxbEL@G6E9C3?QVO9)t`rts?^LxQnyv?T=b}$q13II>dXdq3Utd
zVR*YWuy9Fg>*63$)=_D;iO6m0bBp~OKo5V~(EKvMwRz@}_*+m~^vurffL85+P17^T
zHhc_9N6E1sn)|3R1}zNph#V&?wcN_MvHiCOcLbS5!(TG~`3LE&FHv||0aJ7|7l-aW
zB!C!D(Wi!BM?+3Mo@$v(p1RUQ8ZhpagAlc9SxqCQ^BJij!ZXM2z?S72)Y7Dt+Xn+l
zLleRWt2ry;r$yVOk|RUaBW5mjT}2v)nG(Q9-a}lT=T<FPswScfV1>&hdhvjzHE`%Z
zM7-f5BBlTq{$8L74Tz$Fl9d<0l$q3q>Z51Q(IbIK_z_#ZydWf-RB9Ye6^=v_i$hD1
z9axkmjbvnPLbttrp<1erDba=->$i7Zz_w78#E@VBF3E&VZP3zK10yP0%oc-*iYDPc
zFgKSFDGnd1T=*<|K!gRtBEJtZCW!{E5`rCxX)(meEy(91*B1ai^ZO$l(UdUFi5p!O
z>?(tcQ@d|Lbz8)*b6=y`Hq--24ZGI>MSahG6b1=nTSyqJ&?k3*5OsH_{ip;2%%27t
znwF4N37IJ;(j&LK&Vn3S8D?Jg6DkZBZ=;%=9w-ZeLk4`@Jq?9-dcez5r+~;UA&5XS
zjBr5AT~33@T}3Jerfy!;0^w3C$B(L2m7%ek#S{I(zlpE*qIi)qc@Q8D?Xvxe+z?W?
zDxJ8_rT@+L^}XBABx3vvYi2)15ac^Sx}I`;(1PM)Dt2NnQ$rpwolv7RG3?~?Hm3}E
zS(onqv*;CW&%iBm<B%__e>bV<ZPc3}zO;9{$6l!h_1UDiGB|EmkN{h3RUF38GA>Ms
z6)M*j79-s~`Jy9_+4q4^y%+tDLL_k~RxUXGH~v7ld5NV!RjpuEr_jCii&vx$X>awG
z>u?X$u<+AdK~Wh9{@gGnWq15z9yg;GlOBmIvzn<yHufB?-P&%#xNd1QkIJ0UCKyzg
z90~<fx69TlK3Awq@GLQYDY_Qy6Bj^(qULZi3dfI7rybBXR@Pono-wa@ZD@J_$!<6Y
z&Wu2S?64dKdf`u4hu%r#>>r0%-;k2G$E%ZO&*7X+O#SSAGmxZuM-nI_k?VrXe@;x$
zh~LxROZ^NTzW_Hhz`&)sW8n+T`Dqfry^EX*aZmju<u5q`^-19aJ@QD4XD)W)W#~Uk
zBpJn)gHbc(VYO34GxIaW@Q-zf>iV+MOt#RMLZ9CQPh^v|JMt%Ex@_IdyOFp$%uNoF
zYAj>GkxB_frzFR#l63*JJ={B<fVq&fSCD~3C%e#?>}Dzm3Osx&a$ECwLXIJPY5GxD
z#8$+H@}N6q&4tl1y*}jB_#M|<&ejud3N;6=sK}23U0ePYA`7wv>*2=n9&po-Pu56+
zH!-J4adZn%D6oHq{Ht!Jjh?T`P9|d78Q!5uOL)aSH=3+R%h|pG)fr&sq<&BRFhYXZ
zE@WX_UYq5J_RSlg1>^afX#3%<M0DRG#btC+cf>r!37PHA)VboH!#bxNUQ^CEnV`3A
z6c_Xt(guHFsUKFBsgPl2rihA@v@i%#nLK`GaSF--SdDNo^6rydmyxq6x45_U7E^!r
z58ZHwYRy2ZjI#M%$K(sFJbFleXBGesc2-lNYGso^N_!%vDMk#()*c<cvUF>D#!os*
zTGJjV$$^`+Cs&;M>J9Lp)u1UQd$MF+Whg9;Z7Lq|&>Gvkab~XR?9XKKke!6Bo1vMz
zkvjgt&=FPTjR=9rgjJ_bHS2i<>h<%FRMkp#XC0f&pPHRS)-vgb&d<Aakhr0HaCE%@
zcet`{acZS$(gwj@bEuD~p&jo<Om_R&SZ98(xj1gS`=(7ZdBJoB|G4@2n)sszPE9%f
z+7yJ>C@LwPC5d1JBa3~=rC$qc%3qiOyMjIkJ$C*N>9`WvPBgPwMmKA*su*6{F{q`u
z<KrBM_hC7=2Rr64EX9z>m5W-Y;xy|G&nu>q-slT4wF>g#G0_gWP{~r$8NHl|goOVB
ziAXU@0@d=+R(^6tSTKb*pab9?X+Bs<oyGdVejjU}@Kr-lANulGk}>DnHnB8`QKBs{
z9o(4Bu;EeE{%e3|jVjec^JM!3gPpJ(0hINbI0LqlinW=p_<wqOf=7&`e8^r4Li!H`
zQ@RoX5}R^#d*%Fj2Q>bMZ9zoedkM`nh?%hYL|=m0)<*EEyBvtxNl5tov~n<H{@0Tn
z<$g-=ApbM$j%lZuEtz4o3$z`Dx%3*&-d@sn%2RLFlLlAHamV~k$<uN?nX7zB>AK6o
zmxx1w4qmC&cyrT!>6Szp-bkn}$OVbd+n|lCvQNygv|dTfge}%%Iyf?1F+YYXc48>I
zF*U)9K&M#iv8Q70Iu8RoFybQ;mf`z5v{l?C7m~=XI^c%nCXC&7vk3EqH<mo+cMZ?-
z{MaJi;ttRAw7~;}c9Jr7YfN^&ZZ}`rGWp1WGE=*4Qal)pQ4&<VHjIL>iRDRUY+dkQ
zC7}%$(W#2Rje7jHMd79UYOpeUB5m1zeyWUCXU-4=mP9aHinguSuk3ckxR7ed8Oc^9
z-}JgA+8*y~xsI(3Jf%E{P|qTWFR=x0rIhK$<J4(uSQp4S;hu^iU#HEZf^1NtUWg2%
zsiB*Qg|3%>jiPZij?+h!8X>~!Y<gX72XI_q4(ftQ+u@gqj_}!IE@4}0JW5XswlnkM
zkhz{kngl@bAT8r0pgqpgt2K@J;vH!Ba;y!U`rW#;>|X!}AY1DFZ8XX&c`=r844N9z
z)mL3w2e(b+YXTbADoTjSYCI!)esZd!yl4H{ub|bNYZw@wW=}_Rd$da*APgs@d?R%w
z4gG!}4=|3&mO2c)#bpYdzl48vb5W@0i5yjH{#}Rwi=*kXz||_=hS^0w<<v3fLP=em
z9UYRFDw82HD^aLpmz_7i=+PolBEJeAd@$&kwF1IFX*##4xdXgwV&PYtp&%svvk>Rp
zulR+va#0&&ucNFOZ4)<R!gGV$^b7PDqL`3WM18;pt?cR^YV5iCC##WStz0o~x*K0Z
zrJ^GS@+r5X&8)(lt;BjR*&3~y!8}o4p{1+hg{#k`h_SHfS|~%Bsr)<d<(hE|x#J+|
z{s_oNUf{^eUMBUBSKtRItrfWJ)^*`QB=2gyQ3zT|TS08!_@1MXgxgiNm93kwy-DYq
zt|m8wdX-IN*p$y|j>4x*>i}vv7*9w5)s<#Xaegu2jWAM_CdKZ%(wZ8AXHT(NsMsh8
zTvnFPAZw)0$`H9#l@;owc||svDTs7L_|DL-ADX}#XP6tE;YM_z!FA=j$ED>s@;T3G
zhl!&a3Z@oKs)Rh$PcrDXnnK%rJ^;*jgx_V_j0lh3Yz^wrHIfXw3r1TjbFU5fAdtoQ
zFbV!5jG7ylVB%?c*G1>Xi51W|aN1i#A0@uaIqZxYqQt8j+ZDO%LdNM^Y4wT(3u@-w
zSj&r~6Y?m(iM`|Xs40tYkwtl<m<TN?RqDA$+I&$V39c*5Po1`lS~{G~yl475>LEvi
zDhDxoY7-Y1!z6pN)UME8rzwRAX*)*s%4AaVrF%2$kCr_;g7Bw|pDDHRV!XX=CeW>+
znDXQTxsMsSA4<N|)hib`Ua*3;H_9yt2jtz_dsuE-+H^KD*K30bnb7nc)Kqt0!YlZ!
zpBNBLV8hF0OtR+M7C9z*N|uw7Sv6@YvFv@^id}#9im0B)nPud~0c+{|>0p9Zwze)g
z2tl)F>3w{^1G)Z?t%pO7)WPZqw;R$&Tx<{Af^bW}DT?dau1WWkk`5@&*ZE`Hn(g}&
zHJD=;<~O3r%rstEe_vAOQvE@kBp}_`mWOZxE_N>a+Pz3bJkP5mAHdDJ`8!usUNJln
z#m1Y6hh$z)3Vwy>Dva3{Ti8fyA!+?K3xG~}8bvv*tavPv8~HF?)5-3Xz$noW*u*j*
zX}y@REVS0pw;(xN@7qnHJ6HLQ#P0FncH}#WYr9e|LXfnywCa+GR7$>9FI|w@@362I
za<i$w+n%>SstT#-h9;+#dfh9J;Kgh2DiG8ivn&s7?0z0FA-$4v1*}Wa<&^BEMj`<w
zmSIO<WF!axmhRPdtKNdi|7_{SP!L=tP!#@5Dbq<xDCZ?bvt;8l>EIEGS6Gqn)V+<Y
z^YHK7e^PP5injS&f{G_<EtJl~QTDj$s)W(v=nY^te_*V{7|EY+KR%G^_@xbg9ekTQ
zOB?<szf4!D#Gm}4`5{o*w5(mPw0dzbkZs)uCGDU5;tV9%66p=2H%XgUu7~Zu8uTUD
z5=6RD+lOqMcKkMW005pKYGU25h7sGk-MEcIaFQ0lJZtoh%JpHZ3+yI>xy01*P$Tw0
z64A9MPCml;4E;`#nYsT4Bx_H!CADrZZim!$wc$k7oA2S0(!@R@<F~7tGxqXjDgwoG
z)IXt4peonoZGGWvZGF(J|7~P^^zlY7E=C;QJwb`7YU|`$GlG;n>0Z7mOelPQM#S^1
z+)}5n7FXy?cHV0qFN5tRJ`onK3<HSGAFj*Qrc2&}bt+l8p-vPjey%GQYP{8JnFfTe
zZox$koISwyk&0UF^3*5?jYe_!bcd!)v-4wPL2o}zHaj)suQT@=wI^`m=n)S|tXjiv
zb*7DcSxK(&%W*iMA2}x88y#t&e^<JwS|KLZC`JWT9+o88s|2JOEG3dR=aVFU{bO&M
zo)^2yksdPJNZsuw@B@w|Yp5z?f9q5ZqEk2<r+58N-$;F0mlrRp)2EO2!zG9g(^Y+j
zi>3B=j9Z${{r_36`<FiRkC4O4%E9rU(%iqap?@0xJGt&(^3i`OKK~Eoy8qvbZ0!HN
z@c92qWMlsiDe}J)+5RIc;Xi^D*#9HA<9|<N``7UQW%B<;kiu8s$^RInaN#{sX(ID;
zk&0<8pB)SW-)$Of-|D1t@-sV(3}^$ZEou8EO}F~k&28g4wz^aVhpf<z%Vg}^?@MtV
z3fYZJ(vMk6mhuLQNz{22(V%v?YNftV>U~<zThdu;r9MA8K0N$9HXb^ht^2-9|9)ll
z7N;|qJ+-Ch<KhtE*qNN9JB!iuYe?dKZ%u}_1-<xi=_Yymr`)?k$NGEF=Vx&;f!+sh
z!29`a$FHA%)dl_<yS|Kc4MIhIs_WX)k>)-o3%HxdX6t?2FVPEh|0+iExa~|D*C#V9
z=!8SblQDE?(6xNBkgEI+#1V#e9x(w6-d52Uj!Hh{4W>Cj_9{KDE|j?|WGKz=Vc{>Y
zpzY9?e)N$-^4*_B9wUQ%KjCAfr=#WS$Gi2q;d^eM=QijJUQSA47;wHn5=zz4)iwgD
ztO+J78oc5Cz|+`wp<;rpMCYgFr!CaGHq(}-#K?~Ci`)Pg9#izo1uX9IVEok6l1`p=
z)YSsM%(gPfgk8)EwiY&q7F9IV&*OrWc~cbv{CjXpW-Y^Ir11r`^mQa48%%R_S1Q4M
z;595$q~)K{geD=z88x)IA<7%-3&|fF{IVFx&=gr@tADHX`4`B<OfcYshnD&}VX;0D
zI%q3jSYsPO*n%$0Z=aDB1dGuV8bO)}3DN!>B|JA=xw;;@BZ*XVj5Kk$*v+R{PyxyQ
zehmywq%e@f8r!T{Me?du1<`?QGLUB)tPd1@Rli0bj@tB!aHopiT0lm(a~$G!_szTV
zE@gp|^A`D~k$u8*#6*rh^A_lAL#B7F@C_M6k&?-vv;ktnuOY0Gf}$0S9Teb}dxrPg
zO{^<DaoqF*9auErhvSvr6%hsW&+>*sgkq%Es9q#9n%79zmaa7f_|U2f3eF{<zs^cj
z(+WYK`D^};?SW*wWg!gjX~ixE(R3(qfcAlYoeeN&s%2aGW26)j;?e`t4;{Qn51I?2
zhO0OZ&)kd9b6{YkNVBv`R>p7kem!CpMQ!@cUw-=RTYJ<Nv<kQ$E@H;Fubh6{Yz{rC
z+W5PzirDH1qZEUOugF$K9yEyU-_DtZ03%KF@`_P{=sD}g`d@{|t3eQzrBtY%pP-^6
z{L=i4R3t;UXE+4~s|9@zjtQN%hd@R4P=yr!be@bsP3m#mhaTeyZ-O;cV1hE^p<Gid
zrLl1_e&e?SWqEj)mK9Vb?yt|$k4$N%bob9K1w_YYG7Iq?VkN`KfyvuD#BFwiL0XV_
zC6>m9vE@`V@*zSMjKC#2IU?Dh1OjbpJf1PfQc6OMicS?QwYw8Fu2OPJbC+L;ioth5
zA+Y=zLB52L2u8vAbJZx~-Va@uZTt!|uwoJLo<1s<Yf47nEE**0CWpZVKnQRISMj)g
z6~&q6J6S!fs!@sRTx>}y+NA6q;?ux7AaF{l&xjmRI?XA?ono&Q01C!H$7r3&%@ELy
z)SIv(H>BK~h79mp%>9iE1m`}E^96c;n^Wz_N)Zhfj&EEiv`#V}Ql8WoW2Pmo3x@xD
zCPlhs9!F1?FsGs}B1y>@=wDDe5>4kF^a$>+vCuBa1-4(}y6&4pR<8Y&@%#*Iq?)bo
z)f^5R4QWrXSgQ%nl%^f7N7gXc0WCN2Gb2*`-Fg*2EIKKL#~%U-{@OIs3^sTG_A^$k
z#6e5FTe&!7!O?eiHb;p!7BW<hs*iE)&b6|4)<}t$m)4#Sj`kh|@gc|sQslmsUbZR@
z-34M!|L&U8pf~51$z)m07q>n5p!$&l-#v0k+9@kI92U&AQEE=;K%_fHu^U-d@n9LA
zl~#)JN=mbm5tCke0d&<Mo5TboJXi}<3mFWv1Q}pT4W~$Ww*zIYt-(&+{31iCs_<Q+
zCvR*f-i<(jEKZS=A3OhuTn@6TVpa_xET1?C!4Z(Zj3c=+{1-6TsF7PQSr)~h@}%ng
z12Pn(0@olKALrLJPkbIp?4Lw|w8d2KY3Vvp%7CKpj5+1Mf_4K)$s3~JR@3uAAwyI7
z1LG)Qg?_^%M-rZn{f3bA7blmyGqaaZuh5QxrzVn|Hjk9LNy~LCJYod%AgypA<YIWK
zX17zkpugsUk>zFVO*P@~_pIzm0B$2~1H5Wz!k<&yo#a`_$3^|Qoz@b&SB3ck!CbvJ
z{|MG_5{e^KQnV^c(NlT(C??U%hSY%ZfCLtH13_+<{kzE^CGjO~P=J9@n@R`+&@j^7
zf8%hte6Rb}!}<tOWu=9Wop^eP1R-DTnLa`iLtdptDJYsB3ezfnR}Q|5z(eG-X+3M^
zuBFs7BC*DUJj+Y`-UMc(fmdvX$rl17=J2dSkmm_;WY_n%K_|M)>OHqw*V8bNor$=&
zMXvSdTDe~>S>N^t@cSu?8(P|oX&aYI0~~VFuIqk!*ANiRa}uUFTVcirTkBbKN?<bK
ziu(yUS94_PlY1xx5iSF&NlG-2|2q42pQL(#n~NZFfvz~bi%~a;yqMS!)(i+6R}i+}
z<*{E&61I}UH5$kL0Y-7r&tv=H1yUfeUyroD!fAy@eES<{xW9BS-qj7sR(bC->|QZ6
z`T)DZMVVZgIM^7i$A2GBbJjg=GOuI~>k8jBFsvBkx26xJeZU^TyI7V$+xsh*Bco`<
zu&{k^aK7lgG$seD#JKGlGpW`5z&qrC&9+-F{no+=M6D^VrU|qzu1#poHg6`kr@7D9
zz@7(I4QP-=o@;yt)+Q_sepE*Ux<Z+Q(gHomDU;eA5xIVV46$3`CNbR@U#}r}&R+0L
zC^y~wy*#wEx+}0HJOVmjO+OP(LdXW?_i6L*hCXmMbAG+5iDq!T;0ou1^0J(5cH38T
z&Ag_T?ls5XCp^4wL{T9vJqF+Zv{aXJ8Pr$`*f8eY)s)2xx>hz9BRZYhy>bI!sC@mV
zl>gczQ(H@+)Qj0Z?ZI8opM}V~x|EXIMroyC1`JU4T8Jf_lR1xhV?E?t2X<&bjKFvc
zWGNP8{%#YxpT9CbQrtFqzUwD-a4PoJda?&M0EbXK7PEjiw}Y(Ib2y~RoY)8HxVUH9
z-<}uB{dvjaGCgozL27~GQ6bWk!D!JSWSQ#~Gws-gK&&BbVTxo1o_pPA^W@vAb+Lwp
zrV(PEWD%V8=56nun^;g>8rH*SAXCWzEJ+C7@YSgoG!soqkthD4MWfj=&<UEw;~ndj
zDSaB4DMPej1o;<~sadGNPp&TV0m$q6dc6B{Z3yo%5^o<DJH|5_;ISM~HQ662of|{*
z=Hi?6>iye`JJ9$k3kXN{c~LIzQi2}OLy6r({>vnvItqYxh~#nlBm`b#+_=|^)w8Ip
zq1)$2kc4a+la0>^`Xq&f=U1#pAd0|4CQ-Z>il5Ozxn&|=)ve1*<ew>&1kDAakm&=}
zhLOTOoU^i=UvWq8jB{jgrbdYi{(RshRHcIOl*>@(!oW0YUt0F!hEf!ZY1<d0<}8T7
zdBL|H;=?Xm6IXg>Ycz=Zk+0nZj#5-9D5ionh2Gq2#<IdMIQ6%4Ho%weri?qCHxwe;
zsdhR6aKkTJh9W?4!~5`>0yH$~7X3R2@;a<ti1T)YegCtq=2ydA!P*v>9gjC+%j!1g
z79nJjUC$#jip%m^tJ7fRY4j1g+uB*c@_|;K4TtGHH3N_QG1?}g)T){6&+S~t)}Sww
zDGIdCX1*}hfd-lvIY+Qz3C3IuoZiV6!FyI&UoL_EW3jKgi<SudJCH3_yeV8c>YlVF
z&Lt4U%WdR5dz>KuJe*4xZ<AP^My-5<P~CmgQ<&bd%_U;JbWUO*>B!^O$aL-qh9mxF
z@R93sy)WtvWN7t><$nDtKkv+wk0`VO`Xi7qX(o|{I%sL*WU#4a?kaz_tS!zXfY1)Z
zt_`6*HS+b*7ltlgGZxF^@~J^>rAH&9qIPWkY3mt*=idBR6aJ-$K=$`aXb%BABs^l4
zofc38D4U5ZFaeBs-gMfH0%rp(?@?Z1ejtiB6mK|h%I2|h-_^2h&XJz}5ogYjY93bn
z4kyUe@67tW>bI*N7RVC33ru*oEDvu<A7U3O#3{FRZa{*(5`PLk2uaLhbR!lXr*-})
z-It>oAGc&tX6!)lS?^qQyNgfVz`Q{qNu=u8Dt6AD1S~HMqe)4eZ*!8muJPsY|9Eo|
zFRZ`dborM%IEzeA?Do70)w+$Hd=06Xte(z9tNUZ>0Lb_BM(A&Ew2CE^ZOKV;>~@73
z{fHHznMd^i@IUe)&@oEcXwPCs0N0JFVYms+HU?SyDMAG)vb&g`2<>tCp!C{+Uh!u5
z5lozFjS;Hlp%FcZa6zJxy9K6@$uG@2zA3+8dX8J4?4FO}p|M_0vkahaccS^37c;H$
zj|-1_RI=}c{B^r+>QLDW_82Vi^*0rRpI)=ow>ZZ<avoY1GMPU(=05LUd5wO2%FUjl
zbWOg!VeKz45ilbNy_^QfdwzLB_QcRh5K|V@hC!N}O0pf|!$O6b(cEGOMexzQJ%G>k
zZ8QK<Z=)j3`j#NWXg&G};!3Q(GPzPhRN*TaPB;sr*PGvj&<Am?`I3_YCp4($crc(L
zKf)O2;GZ?nQ}+~H$V~zT?65g2YD=8F{=KH{yQzHK^t^HQDD*CUw>jy1*p@v=IH3J*
z32ocL<$X-%)J84v<-z=|?Qazq)}L<9ZMakT#8nk%r%zvteUOsAN&Id7ETI2vpaR35
z#iJ5(Z5Hp^5olx1kql^`zCN_V%_;UF5JgP-vqc=bP@z$mehC_dp6nu8=%mN9MeO!9
zt8Xs#+IMPM;P+xX6cVsdRhv>K<2VPKIHY{*THPvDF)((LFAzMyRJ3=OcFhy|ViuQW
zN=}<n)9o)$AzOM|sGL|{K#fTC#p2`C*W1Ep+;Q%l-v|9?&AY6yxUCaR;e$+|e>xgp
zsvXaO+5NMp@VBjFHYVAUzy!CCH__tUyJgot*b}_2cxBGV&yqiCgtN6bu&*qDcE~F#
zY$?YjEtNuUS;Ez>FSY&kftu49Nfh&w9?SyfgU46m&EN)jl?@Bu5x|pFbpuXaXIf%j
zMVNZcMq|Ta+Kb6~r_bnTUBldxw-I(iCZvCZl>!0EYRaeME~y4fpd^W?1vIpagRXum
zXCa7Xz)fS0V@X4)0&Nq~8(=&9HfnrhQzv9PjzFO1X-{;GkqLOJVG@kf<3IP5)D{n2
z{T%N?>|xiV>j=ght($`s-$32)x@|6iQ4KG;+w1R0>&k}9RhfTWv*4vskxe_X%h231
z{kSxnmma1+_??`t5j|=+yR-_S`KEAWT_d)9Crcu~wgvsL?G!52_Vz8nU-oU$F1GP0
z;MV3>|I6*f`}7%{-)T2%ITEUk|MU#rh9%Zcb=n)>bCO*SyM=Z~HFsTrd*3|PW9e>I
zVr*d9>O}kP=_y9%I5f2VJneQYT`cE!5~&Ehp5+K>=V?ira?MpAB&H!7-i?m%H!%Xr
z+Vl7mBfyN-46(%G`9ocVA~@pH-dhg6!c*yCFhMi7S~Ioq?{}u{9gAq^AF>}i`$G)z
z<|j64Lw*_KO+6Q@Hf9r^#c%L*oiTCN$Xk~_y!Jqg#$ZBtWk~^AtPA~kKGingZE-sl
zfzYnz$KfOrdT*<@@0Ly~IWaz`2pe*O|Gb$ouQfc3{ZX7SUoZCRb2`0(;A4uruC0(I
zk9ex<J9jH)N_NSOG(8m40vjPSQ!6*7J8aXa1xOW&z3$bI{f*VF5P3Y@>2<^hVb#x>
zlgDv96Bv{`rTqTCz_!ck_0*DNtamx3iP#TZUYGStWNllqY`a)9azrXrkZ^B+-WK3K
z1MYqn{*K?_wNjt3z^a;(<sz+?d1qxmFGHb-<xVjxTF(J=w8oP>sh8!D6q$h_^^-&J
ztvw5J8e@xng57t4C7y}Noy~KTXN19~-NpWn*Jb%mG#Jk<v!nsQ5gyItG8{eHZ-J8h
zQocR@D+2BPBBJYkrEtgYbN3eV*FL?#$8*o_)!)Tru}|%;<E~G`T)Eb&HqCC9Yi?g-
z=+yd@QW}nUma2-=Z4X*Q;DY+VV$?t@Y{c|g>+}j1v1!rRTa8b3qikaUaYix&IpwR9
z2LB-i^RT^ECumxd9pvN~hcAyss-tRs*~+j$5o5(h%4fR^PwL>RO??Ks9b`w#u#e_#
z*MiIklAjH*-ANk%$t4z1hJodnThLxCbH>ApgOJD3p?SH{l725)y2bj}PPV<3qgh2z
ze+jX?4b9W7gZ@GOmM_amqKUl=h#8MPI|l=g)#o6G@2|V$<g34j`tL7YexBkUJHIY&
zC$jNrW~RdwXvKwDbD6qoj99kbpKr^$Rz9xFer^4_R`@(D8{_!p^76sK(2EOb^WJ{;
z^Q+m=(uz5l>{j@7q$2)4FhkAM(;%cOkNG+J3;x$F!sk``G*ww6SlM=l_{QKHl(vtg
zAad1mGVrLils(k4pqtAe4Qb*EzGG7H8HRSXyJGm*08IYlN*nIFPhUlogq-E}u^PK)
zQ2&Y*K-Kv))%ABT`#o$b`PU-`&%&le8m7*{WkEGQ5Y^)dkEqojK3MUp`pnl^5B;aU
zQzo`TcNneR%!_oq1`Mmfp*ih*>r}+uSN<TOxLf4#`u$o}vvO(Kql)JCCJzuj3Ii&<
z=nPxor$rR&ykTvpPNjm<=}08-!>nIDkyADhe5W$UJwL=5vCjOS1)Ur5@X6Q4s4txO
zRs;843lWnhEv45snClLnEhexAD;`MXHZ6S<=~vDW8<cEm<uA|r&%`;A_4@|vmZe(P
zhH_Lqp))nqOHYmXgw8ndcYLhWA-P-drq6&4GvTa#n?2we$M<RgYp2nmASGc|cq3YU
zEf@~2BhvuZzhbnisA?x_e8=b1DGk%3d6qgj_uN7~aFLtSxl@}xzzogfD2U~IyGi=n
zXN}*6k79;1(L7Nuz2HyCz4N`6faPfPY)P9_iF2h?FvM4~2cw!pRmh<4nI2vBX~sdx
zG~UxG^=dq0P1VPJQMK*~n;bSO&au!7WsH;ce@nJ;-%(h&rY<0z-y@cbW-%^ne@mMr
zSgm1oZ|?c(QedhTRZU))^ZK%kwF@25*mxPJnJdtA1$Kv04>3c2O`mkf<S=a^(6(Bh
zTaMR=&j8R<dZQcPE_OsfGLmVUEsd<5O|rP+nx#chjb9CYHuKCcwV87l6TiQHjv`fC
zIR&@a&>OjF(9s9sud>%h>K-vEARf;%!5>Gu;;CDPUrkSo>>Tjm3kP02=qh!Kp7|@1
z)HThUS_<ZFdlqgn^Sk66(itARAs_Y@#R!hmhf;h-x;L>D3=r*Ec5^=3`TGPlx*@Ix
z!m^;frB^cP*WwwH{8_wG9A7YWY3ttRaQ3Tj4e&qxT=;sDeh^kC!@8{*(TXnBbNOq7
z@ugGI$;`WcJVdd7l-(?Ni=r(|BIRBlbpJfdG!3A=5yQ#p<{p)yOjago)X`h>Zq4HL
zj6(T(k=llSM*0(Qx?j2E?;!qplah08lk3`;W-yOSJQENWvk{UB9<;WliDk*(6NFri
zvKHX>zE*FJ**gfr3Tt}BUtp%xojAZ6Cr7KS(%%NK&mCcv*j52yVmp}~T@%z!;MyKX
z>B7|`(r*Mxs)TAR-P8DK*6&omaS0B$NxjlII4-M(6&?3YJYAYSP{*kQgCqh=O|8~g
zN2m5@JS|f?ZCep)Xo7+SCQVF(+Z;D2M{p4!7n^n&(4B_LHh5dTjD%(?LYifUn5~M1
zp$DHck2ZJB3n~<8jlbm_d|Ih|(pMwirT~?LAfp5r)KY5|UpG8w<{Zqr?@Lb6RJ8A#
z-}AjN7MR+`n>s^kRT!qpKH#(~jyEyPLp+;zLDw_j9+MxZ$t|a^3?JuNu>vfHPox;I
z@kI2dB<HE2vlPP|#dF{jgB`~Ine=7R$e_j-Olxjx#9?%V>A-6pi`-ulJHzBuH{Du^
zf7xW_F?x2wP>&ZRERU`LHTkahID&j6#>?8bjm%>0R_}veRqJM!F5VhmHYdHEks+2L
zzn-0nw6&|t^`Zzq(h>j6RVq$n9A|)_SrDg&nO4P!XdR+^)oWm=DMJabVb_jqd<@&%
zNcCw7CZ+Lx*a1X4lGc#tVS&0#rgrd+e;?i>3u!ZV=}8DrX1$dkv<FD&gTHs_3*82~
zM$Y81YU&YU&vPMg^l+a1?X?~D{*56Km^5hceI@mB=ID49*$jIt<e@Vue#;lwGI}Zb
zg2hhGA;f_#`}ZOcdr!WfKvF@q6QMlyf$peb&-)Quv@@EA5XA?@K7IJuI{h-$!;TnF
zAN}NxVK#!S|4un*AikMX+;dQfe8_ql&ZPr3pscryDrEw0aQms~l(e)CxrPA+%13&g
zoZXk&X051G`o8^<W-gZJ*gdDMuky)I)`v<awRKD>Ztg7>z=*hJ$n)VTv4*Pv?unB6
zTuYm6tjUk-l7NkXyj%~NG`I^<h@mGi^|e_$Xd}TjHf0)Q<9qGBOo!~P5z$WIJK8=R
z%y5J(16xz=Q(w9quYuXyl!@+k<+5x+rtgEUqxzqtPXzE#QUsXws&Huv#+`4MeS6;K
z@m?`Rh7!)$S7%!n7jmY<L&=xX&*b?`rGN=durB<NuRJz$3fY}^_h$-S@Ao`cyK@3Q
zPfweFXWR5WUT5YQx{!z+EaY?D9zNRjk&aO;txXcTbQY~ub27$2zkE7YaFIh_hN^Oc
zVjIBZFy8Qp^k&_W5-V(ON0^jVRn4e<)GyfeA@KQiV7`z?V3b9<CyoBP7yp^s%wPsF
zXd(I8bvCv3%QL~E(LCTI?>7PgE!bJ+(ekIv+Zjhf@0&>Hh&>T)mh;PM#q=lW{Zw0V
z_AlohruQoTzeB}c?yqIVpC9)Eo8B1GCvOT}cMAtG^jq(bN7<dQGFMDl*DtuzP|aLJ
zl!k|3=zK4?6{AOWrqAH*@CG-uDHh!wFTi&vvfsEF9^4q?_8P4WbnSk~()SL+r3d{I
zJFZ<HRd&5Hk(`IIU4(5T)hQ`0QEd(B0v@lf3ZF+Ozxe)!6o1~|JH9`CcGnAdy_UId
zc|SdEL7?#+9-d((PW9AJFjeU$CydH8F!$#&U5zPppMjSvAsB{QNxVUGZz;CVfSkd7
z!@kyUi=#nJp|a*V-7wt?-xUMR^_r?#2DOc(<@(dzrWm0=c7OhL4APCNsLr3x_km|t
zy>D8FCi4C{{G;NNKlQQXc>&?Ahfb(fJvSO`YFv;^v?X%;0QL0&p~gH$bDJLm?GbwA
zSw_S!oy~KxDU+?xwhJSTzY`@s)`KkJK81t1oHh#*eC#>eIyw&BNaFa3$EU#lHz*Nw
z{WX#Z_B;B6I<fxT2ulfd2kTL(MIzbkBwh)txTl`hkx#wL27R3#(AXMB^3NFGZZMx2
z6o`o}7c`Z;VIWT66_t3>OqfN8Qc<5)uYnzw`G;E{D0NSCJ#zrBm6jUc3kxWg@xl8%
zmT7lj26t3TKo-Tm%eHe`pLzRKeO)Ko6*8n4w@jCo(WQKAR_`nLS4b^WqoeNkX>vtV
zI1>I^p4Fs&FOdUU2aCGd3(uYWET#xhH|818Qz<ecUl`5m3q<zFP38I_b+3I{<LF94
zbZ$o8XlPBOwHqNse(S>a%4N(7u~+v*16!8ixRLvU!_CDS#2<`*towYitO7GtetEe`
z;wHXO>sj=!xa!HvmwO}oA?WIP>l6sj{#}<x(@Md8iCz+&iY?RYBFZJT1hrOnqJS5^
z*^$_5Q^uq$XFCT*;~^UL&=&`9hc^Dii@i1?u9i2ABZD229A5|>m62>`L6F5|@Y;or
z)WF+w^h-N4YQz(LCFlFW4Jx(OFCo6Wj)|<;|0`4Kh&7lc^lE=Ky%12Mp6Z$A5#Yp(
z)FqdHnR5i)^>wx$GGW^#6do$>_Y+F1+-7xzaU4UcMffp&TM{xorRBHd5rWynTyHm0
z!!}t!^=eV%hTz3`9%WR|j)9mwWnI>p8+Y_$U@c49dCzS6$`V(DW-;!rxb*^KPQ-N5
zrfKSET#uwaelt;D<XDbZG!#qal5evekTlS2h7+h@<k4A5jeI8up!(J+g3{0Dm5(})
z<>lS?UWHuvkfnnJ=9O7a`C$Z-t1;){K3NZF)v8V$@JDcS$9HO*3P}!tM!kCKu-$Z?
z%!~DdNfYfj;q8ObXM-OaoVc05Mz00o2ZEQNr){U4whS_X^HGhteG3l0{(CguZy^qj
z=R2W^I0ZDp1Z;Ka0`S?*H}RuQe*`T}{GyFBn}X>%ew>_w@MzS4gAK#lB3rPz3%P`_
z#(8!RzLeC9nP$rF#}+U55t!nwG15;DyD#sfMX!!P5vqdm>ak=JHI2pp+0GAS?ZK{K
zQGcz*jcQnb&frz&JNA%{gNm%owI4;DV3gz2B%J_X_>#;CJY>D*%If=;!-zB<y_ota
z&*8ea+fl6a(Cqy>oK$pFcIsl=P2u-N9=UonCd8c`9v8!5Mh=;y;woW)hW3Ai&7ND`
zzvo>c0!_Eil&?u?IBK8pr?>(rJ$MqRnr(JER-4q&RpEUOVYAm32nmLDp7R)B3*5NO
zN0clKsp+UU&Wh5u)||R*nsdkv$FXwaJNkNW<QeNs9ooDmezE@Alc(tOwk5F77U*;s
zoD8bX?zi_+qIEi?=`L%a05fDQ$>SDOyNozfp@NZBuXN%~6D?FG;0cFuiIY7xG>%BQ
zYcGXH*G2!)d^|Su`$iMp2U3CUrtL_^rNPw`316`@SOabILJ($<1CmcTN`EE5+B_fO
z#QFhN<kZ(lJtkh}&lNa#Evr)fG@+d|!l>_*$}M^XRh@JSAo8eZzPAQK+~!(7G+c8o
znmF7vh5C*h4FK6!<f~8)t2ht4>$@T%TYAlxIQdMw48B4)9*b5k1k0{Q`1^W<HWBb3
z>ZSUW`i=MbwJNLnC^=C8IzLQ(IGOpOVyvG3U5er7MkCm8zmrV}$`)9_>O>fVwXifA
zBAQdcFyd4@shN;6nRcMM_?<kgd`=?HR9bG3#sKA68f@`^L0n4eCiz}EtbSv8Q6kZc
z{Y?tmQiIR9vT6>Fpj1n7cgvHrogli6$1M&}%#MtvxzO5hC`%zom=g@rkEL?BBVK1_
ze?M-49&Mr{JwNM5VdkG{QOfz>6<QSch%~-3H?<n*?ky*Y%9`5Q50#gED{i`mMEs-6
zr7O>yb}X7!9aKnIw($C8Mynde4@QcCABslG92{P<mtp|^TT2VKDUe#XJR3TIeqQh^
z0=3*KHUI~9^*cZEdP@Yj$6+xj6TgczX4ym7XLqff6Ct<980w|w&7qb5;t!C{qe&IT
zXq<>tqIV|`Afzocdtd{lZ@4yH(S*^|36|Q>`Cq|A-wwsugc?>=X((f$am@l`<%XV<
zomWYUo?|Xf2tmVK%prLWT4&Js(vDDpEk2Y!sY=vW<?m8Pve@l9?*h3!qROGJZ`3A(
z1Wo&?`xCx>gW7wGyb2S`adxJtOxANG1CeRP0$FGTlf4nkJsicgcyhLMuCAHOKTf2)
zz%xtuz{tlaa9Trgjs?^&VUxQ*0J`iYEvuN2<KFr^i)!g;=Oyu*3bu&@ZGyOhgpZk*
zykq7IMK00Ux!*fPmV<m)`9QKD@l>agk5yVRvyz^xcu{+zXA-1!tI~}B3UybWwm){(
zSI`DK&Bp59KrUEWyky}x{WSZ*!G*Pk)+s-Z$FTK(u=m!%Z3WxDrp(N2%M{BoGc!{h
zGjn2Q2AP?eV`gS%W_HZX%xouiobfsL%zaaLX6n5+Q1$*eTeY-R>Mm9Pq~7Y@-D|Dy
z6vYkv)-=?r>56{e<~%%gWV;;CpP2i!?LQmpkqimNmV&#EdQ^Ab#tP3-L1FY=t#t7G
z))sb$cX}IQ2;qorEs2{8)k}kC?fkk@-{zDhe#WrRvrV%v*?2AC2vUc~2ma3zcGcG+
z#PlIyk~;fsoS>=*eczF8n}9hRzsMr|UE)z<GY-!*An8NUfZ)KO?^uoJJPxf!3slz6
z?|Be5Uisjt&Vg(yklV+|If)8XVf51Pd}f|6o^`m=LSsVXRTu5T2_b;CBUx$Y53GH$
zcWTHXayz0FLDGcaZSSMC8kG{rkNhGNf)@Y4$Wbvrlsl4##N`WB=n<%&J^r9q$WP_z
z>Uqvo@2nO(;$N{hbed#_idQx5xL+5%XZ~{JM0S6Xo0L^vtssY$MX+4?vdbCqfg!7R
zi&rD4Wh)^?P}5L7QM}e1Oxsj2yd~%H6ww>&8tB!&MX&ZiZ-gLD!2MLQJW~(p#(|w4
zt2Hfp!26PEs<}5|&M~7r?gXo~r8O-qf2ddTQS{yWac}?IRIZ#r((boii1b5iVJaS?
zUUGqzZWj;Sh6@;bI=m9#0dnNjCg&^xalmU?z&ZaNYQ}*z;2-r^4y$j(49wP?Nt9c)
zQ5}a{_;|5vghmN`)Q0zF0!)t&e&y0qY`YG1*AqiWOBJPsd><v?<Wu|p-tpryPG)>q
zqa!Z5oAXL2stpN|0UQEj*$`DX3X;fE$VKe1p^k307vYr~r#I%uZVoKe8V8q7{&C0{
zv^ITe(DY*F@;gGV9uB57)wAKnDz{o)4gBHn$t+<1CNc@@97gcOAc5xewL%q~ZO618
zdl-~8dgn)_DOXuE(Xsrq^~}71_y8Hi@W8xJZx&ypc^~)v`0Fg@XUgEdUOr>odSdRe
z6;z^tKn6qu)`?3%MP_gX9EMRF#^T;~hpazINetlmJDhbwEkq{B8t^<OO6008XN9GP
z8T-=6+z>=*8-Yu)C~pC7-jO;jL<r%DL@60gTbzFt>1_3!RHhT_#ut|v;6+#g$YFAN
zw?wWiY!AQ9*LEcNm2O}jvdZFvlMjh^eNf}}s~P61R@V)eVT-NdAfPl@)z>V8E+BE!
z2CM6}#d=LSg^&ij?Dac>eGS-|4D$17_RA`N#Uyn!wk7pE>li>^NA7rIbf&^@NkKO2
zEn4*k<2+S~i@9O#v_sW4IjJ{0Sh10z1zA-1AU_Sz!-rp*n7A*G7}hNW_6N@K<o@t?
zP4j%@`Et5BF9iNQZM7G_#YbZNNs4~fVsb{cZidA6NKz^oQ}@X|K-UdkJl^4E-VkN9
z0ynaS7N7ni@)1Ms&)Se7^MOK7eSNfUE2+RAaE$L;R6zrxl4Uf^&bIw+uC?}0%D2xN
zM8?wE{YTpf^-Y9v8Vvda!+1y4KB5A18ei5v?wdBb5*kO@(Qv<e9y)sOHLrCXv>;6@
zss^U2F(e}CnRW4xFp0F(&|9{V5ZnSqOE_X?sBh41x^QbJq^-p_2v3XW$HwmiG216;
zb?~~fcDxRVo4@%>b=~1~I#ouTyAYE8`brR6`*K0G{cE0~I!fgeGOQ$?kDo~vD<p2a
ze8eg*UE|I#NS1z3f&6$HY;~^hg|G0#T+6!J%JVcIVKye@LEyA^hdq3I_$0rl6MOQ?
zufuW`jjcV_bXv&ama|OxOLtjpM4|mL+8PL2grAGecf<Kw5nT62O^Yp|*ag*0`0o9+
zIpg=I#e8Rwk&|A}`r)at#Y&Hns6HNyIy^LF!{6%iE5BhjQFjS|vH~Rai_P0unSS7x
zp(F8POGAkNwDLe#lucnOw;WGnE(_GU-*K~R70(uJ2$8Gwx@D+1{N1i(9fPsUzx*g6
zqr-fyPf4KF!m1?@oKjCBwNQUwKAv!zwsq2UmVFCuw`&k((KejfkJ5EfO}@NZf|*%I
z*g88Q6NQ`J*+;)*Icy5?vyIm?6qi&PrBv8<FM!o_DQBJPheqxRdp6#8(K*)*B<YZ}
zYhrL!tW3rV5mvjVg~FX;rk!_If@vD8<t9m!9G0K;T&%$EWLGj$Sf)H5EIharORen5
zt*=WDLDi~sxEag#^vgJU1;++55*3ZCI|}z!=*V({uG<gCJ=%>$f=q^NOBmf#YeqmU
zP+mV81gbVqD$YM~+^&R4G>ar!qLl}WGZw?0%F5CnA^x};xk!@tM}cLK$7_k-y>D;L
zJD7vlgk`)g!OrhTQt|8z#z5D@pxilW7a$z8O0rBAW4(U@H}|(9Qcev6t5T?i^Hvg*
zzP+ngF~a<edgA^Z*C+*56JlD|PhJU@rCJp;Jo}voy?P!Oc`AzOJ({v9&H56jkSGl<
zb8#jdeo$Oo9YrQ}UgNKvSs50sI!DeboS+`cPpa;X8|8x(c!Prmo~PNfM$q9<uOyNk
zKwOtsTlEUcix8%8N<3B4eixBJSaZ5Fq>@GzV1u+yRJQiX8r6=~PB(Y!`s%9^Ivc>c
z8P`JMOqNmh`GT!mK;?}17Mx-8gh&4NDaat`CNb#7w#YB`H3cGbG+YC>R335gMg3!a
zgyGA+6-*M8G^`OX5nTn<aPuubaj|CINOb(q$ZB*^I-an}Xb5>kWrS!P2!g(F4m89s
zfG`IJ`bd;pZM0l%!-H_MBtQ$<9Zgz5{)*m~U!V>_@EX3-z|e6~>s2^JMCFQ@BFyfa
z_L@J0dM@!O>3X{MS|;Q<)1(T`f&Qr9vWkN}M1(#?P|k!Us^)-pJ4{J!nAns(0*iQ6
zUgQXbp=M@>YH4HXiFVXrgRp*;&Lq~)n{%=5Dvx2}6WuBiR8=hmabq%MnE+oCQH)M`
zNsik)QHU>@YE$$yg|gJ<99`N!5og}$;nOTIGm~(B&edrz5<Tl?p0z8hhv}li_9sn6
z9yE5^-Vu<XpJriTclehF#{g6rX!Bh>wk?XJE9B}Z==BaSaf|4V^6J_FEO4dV0?s30
zN#;JFl*sg$=T~IHT9>h?r0<%X6@gZAPAwcJNg8vjMsyo3pNC*H0SgV>+!L(K#$efL
z5hPDq?5{(@VWN;+`ok<K(8ve)Vh*9N25wM@ig!!oIn#@%0SMyZp2)C^H>a4Vo{}9b
z(ZQdFN8+X3oD1**GRA|jbw~wpF2czM#_-4Cs-dY^7bz@78o1;8HjuTxpJo|Os9c_Y
zzkx+5Hc?+TjV0!sdH*4beAR@(Ur|M~T1?voz&@M~5BiiQLZe1%)ETp$z$on5?c;nZ
zPyU4M8sbXBK6p#OiQs9t%PRSu&wFx<Re=acs8GL%vbIdI%aYLcNM*kO6o{CqvZSwZ
zcYwnR?t_haS{e-JBN%RcIID-OhOGF(QHmd#7yj8$MqzL<yUHiwXlR86b<g-417afA
z#DZ_k>%6$u*WkWdAUkIsBs$$M&;CvgkI2u%j}cMTyJ9LF7KEBiCmf3Hry@Yk$2*={
zN%n*kj5&Jk9K^^}2>FQUk{16jp|9eQJFM}^mchYVYzXBiP~I>cO3%sirr&za^VZ(#
zV65jd(LL7KzPQSWpdBc6C0F%eFGpN<*ZZ?O9M<tAf6cx5&h;fMn4te%M{!Qz-B<6$
zQ#EQSI}KCS64P~|BR-RoEAL+Zo5HlRIG1ewMVl7x9Z<*K=D>8UVqIi~y~gvfsz|w^
z^HZX`slKFTik{5q=m-bb#8zZc=+5uaDP?mbGtIT^OiB)@yh4*mthi(rz5&F|4Q^*x
z5tE)HGa6biI2s|k^((IcS4nS8=!>-+O06N@=#Gzt8svXWH^)8}YL;0W=_4!(kX0Jz
z+K>297^Ei3*{=$lu^A+8ugUld(w3&`i!!S+@}Hle8M0Vha6fHeHRhw=x`52f$obi1
z;Z}R<$u0y$BK0WMls<~ArC%zmV&CZLSbnggkt{vXn^B2F6~EDk;LArR=N7%TvqVvv
z%g6`I<0ELx0I{=35wwT5S`2T#)a75dBbO_d;+F_wHs;G~{jh8OYz}iTD)xm!Y~q}q
z`R;qCfLO&7LOwD>1wuQAYRJ;K3%zTHiFsR7GdibJRHQamW4)_UOi7SV%%ba&*7@ix
z>pB2YDn}|JMId)4ua%7Zc2@A`=0-weQYvTQkHVs=HE7j@6#1N|clw{>Efzb(5B$5W
zP&M<$lKVEpDMdx}QCX}h#YGwA;bAGoI8pj^Rb}00xcxS9{f4!!WUVc#;|t|1pSHaS
z!nM_5lltlobG2>SEsg}P(w%_e+P|lzh+LhEb6*9Ntmai<E@s3TWf$+B7>yig;kt?~
zlX(M^%5c^<RMWJ_TFr@uSevkqB#ci;?9#N6mm)m~jAj-h%xJ*b*StRVzy4zFNB>`t
zApYru{||3{7FHHE=Kl<(_(uf5e+{MhKW6z*aWQoMCn({cc!dwD!Uq7s(cbPKC;~)h
zN0$#0frf?g2Z(@^of(ly+Qh=l-1$FVi`iM*IjY!yH~OgZ-zW!6q883hiYAU?b~g5Q
zw*O!*a3eCQ$bEORLgfD6!4v<ABoG%<{V%Ws?*GJ1{0nyQcjfO60R4-kj3fX85&(es
zcmV#c1H=HZ&@iwt(6F#DuyAm&@QCP$hzJOX*r;g8=pQLp@$s;6aS4ejNePK4fVjA1
z^kfvDsc2|v2uK;28K{{lscESH@gWd!aBzt5h**e-Sk#2Lgw+4j$KPH620Wx6q#qQ-
zCjcY{1QZ6u-$4NBM>}C4{&@iYbwEHueY6)29sv>Qqe2rp01^TU3KAL$1_m1Xqqg@)
zIRF|129umc1Qtu_JKQG+Y*zpHJa`Jxx;`A`pEn>jL&pFFL|i<40z%5qRMa%I>>Qk2
z+&sKu;u4Zl(lTFERMpfqG_|yij7?0<%q=XPoLyYq!0sM_LBS!RVc`)8iAl*RsXx-v
z^9u@#ic3n%%Ig~%o0?l%+uHjF28V`6M#skI<`)*1mRDBScK7xV4v&scPS0-d?jIhX
zo?m|b{)a9I0MviT`gr~iVgE%J#)mFQXlN*CxPRz^fOPvXC=6&Aau!%j5hb|q4p^U9
z{o%1i<MZnJ5GdG`Z*UA9e<I?7*mo&!{~_(4%KpcM1^ho!_MgK3o31qgG8Dwej|YVT
z5CZ&Cj-bwk{I~u4JNS1W_;(-pcOUql>jO>e1KP7UXI9&*Zf26MCU}OdMnqbw37#mE
z*jRo#WSFY{@%p!1>u?uUXshuDp<p~1J!~nwb<kl8q^5fSOAzfU*|GUIr_5hAM;GkX
zU;&&{Qa~r4(H<!&(^I9=hPK7irN`3TNEg+&lZZ-IZWJ;@RFU<@0E9}W2p_!AzHI(Q
zXF8p5Mw`nh8(=~yTC?<$FcA<FY9~HwpPQi9>pUZ|RBP>+Mgm(cjQU@M+5eT!bSD+I
zLdKDOBh2Kde*sFozm~e=8vTv`Bpjge+mkmkwJQ!{wkM(&m{ZXUD-E+sN)u2JZksLQ
zkd#ooGF5zF{*o1Ccx7+@0_@P$6)wr#yiAv;S?;ty-mtAxHE7rzoPATDD~Pb5hyhnq
zq^XUEql;cQbx9to_g&>amH7NrIP&_wtcfWitFQ3KV@SnHqbK!@@3onKErPl_;D5bA
zk#4>l=MA{r=}CBo(((1?9Ynf@M*2f9HM(x7mF;bWs8y+{ZFEgrV@2*GSmdTBR71I`
zeZd7U1%-8`JRn0%cdUyI6BA61U-u24X(Ij}`FBd}K8l9iJY(Y@E=@VMuhPb^?CN*$
zDI5EK(OIih)iR)jNg0mQ9z1^X-B`3Y0Zo3s!Zj_9!n{561GD(RW>P0iS*+eMDnB@3
z7_a%7UYP9Xooi@hsO@YT)dFu2wVZ&`(hKL_jO49Laa)CUJG@%~5&nKuvN_2o{w4^v
zaZX90NWMr&rZ+PyJK~q=X*rUsn@#WZt?4zSR*X+}-J%6Gv|1|wAV!Lzo-iWw<rP&l
zM)E-Q7IYvt{;9@8WZKmggA2`#X-f*HVufEG5a{qw>b%Vxuc6ML5b?Z?_dZ2J(b(G6
zc2jj2Q&M89(GXzKSy3W60!K?ResFL_fD{M8XEo|2v$Kr}Hk-8Z6<x3<mx=Dl;pl+Z
z7Rko_YHfXKh?oFRK!8(JNw?9PA3=lsf4+LU(01_#WPHe{%5p9_<}WXxMSh4J^K}L{
z`*kE4!T;iU*g1$RqQr4U(7hk0&i?`PFKF@qzh{lAH>ww=vX_xRLfTf*q!JLsAg}}F
zEVtce$S`)^Ux20v0R=?2_2<i05*Z0^mpujlEu8MwK!u<De4gfgLGuPfKBF1-zRuki
zaV%H%+`Y%uUdIN1vN$qioxO?F1Ag1YOrcD|ZnOb#G*|G{sp9W(pkmy)la*LjZrbUp
zZlwllaKZYc`c~TXH)~Gq=9{0Te<|HJngkfvLb<Yfn8CKuHeS~TM5N5Ec}|qtRFNlm
zrezsLP$xBv9_-NikAdO<I8SE1*Z#b|!3^||J-F*5?t3OK+1wMh5xsu)0644GX<49O
zugz;mT9E^nQOpa)tDx};ICLa@bh7RwLF!?}Z0vU;u24topM#o`w-#GTsj`PsMpJtS
zd|IbqC>|={75<LrJjyAQm!qvpANNl7Uw}cCYS&O+y4OWT%?Yn-i{X<;rji13mUv|R
za+FhcK@)f+(g(ugx4(lWW7RHMPnr#N5=|fX%G(oE;8NEd-@>Sw;>wu{!5fWPy9i~c
z6L&C`O)096QB?f(Tz#|*)wQMhUOOph>kV`ZO|2p+QYu172YtkoEWPj8qB3In^G0gm
ze1!odNEi8vJ1MW0eb3T>HHvip;uN#jT@-GpCa4^&tUzW&wN-w;CQ#h<&H8#Djeti3
z$Zm#@T(X=qQsgp{nC4{dG_G<u?<6F@^gzvE6zvkJ0iP$r6vMfXf5CmKlak83A=$7t
z*&w-!c$-;voQa{YVX-4SxSTNkq?`gp&zK63=A$0ljTQQG&GdMQH(*Fdkh$I{4cP~@
zo`e$ylWbZQcfo&7#ywb_`BGWs5i#0#E9Bn|d<n29SbFeA-e^49voIWLyrkkwD~zh(
zbi)(@VT~Oi-u2+VPwS(1HnyeqXHz69^q9F*gj_kNuOPEvAOp_W8to`Y0S7EKlD7xi
zYAH1+_ot4VO?z-!{PRF$d!cq#9pHY{JU<g^MFqDv>wv;srK6ZGWi3_N4x4e^yXt!p
zoQzsmYF5t&IvnDUrKML&+g(pYH{1uic&f|UY_ST7mU22lZZs}=GtST54;fvSjDXmk
z;GXx7V0{yAZMl2G*MVyp3X_%nvbT1`ygfT)b06B~SFW&!3}P8beus=OF?Nw&l*67a
zQF|U`G{CXHzGqB3ak=-*6e8XEHI~l=FU;j^#=zR;dm<5E!+-;PhXiy$1?glI<ei}5
z!R-v3Ak_!|orLeECu#rd`)a^fG%jg0ho+e8q~h8A;OWZ_cPJk2vIg4IY#j+XHyeSh
zg{79b37ARLpA*=nYWptSw7qv9OmGx2>F*NG@2EF6e*xi<Q&?3^QI7OBd}W3g(&Lf^
z*UTy%rBG4zSGrH{pI*Kf>Cju4czRpd8@WSnV7H?E>AMS}8|4c_TlOD@ht6rRP0h3X
z{ZxipRV3nDs?(pUKIKB1fhdU(qxdtiDV%jAdfcHgJ^<EZW;NuB=Ftv^m~nPhTh9{L
zhPX9u>_F^2p^qy*rMGwNV4p)}hbnX=m|v}2-|{1TY>Z)U95y;;%&oqIo1rOWfUp`d
zDwUfXc<nPuuQ4ph*RnufSG(}O2_0=@Jx&p6-9R5n7~n*Rr?wNv+IdHpUheapPvguV
zx<}RTZP)7|?h#YrU8LLljARXyS<iz!e!<p;Z3ORmT!M2V)M#5{<+NjfC{@V5lrHxc
z@_Sq1m6w(lUa?qOh+HDWTmnXZe{`*_=r;QdViyfVyK%Gy6Wqve-{3cdNf3zMB@MGo
z)x3K~x5V$j?%_6oLSs9(tZ(FNW<772(vdE95X{=?7%)LT2I89JLib$olro>z*-W0O
zkp88y`xIGx{!ZCazhuW~!+>8b*Z4^)E)ByKQXY#uc2dlU7{%#X7IE`ybAk**tK%nk
zMT+|4fN>-kkP9HwBfIGm_qW-)AR9PVO-h<@eh7W#hax7W#pk3nBsL(X%@{?oG4~n(
zCwRXmxY-By<~`4uU&YF;{4`O@&ePB)>I=vgafsaL2;I?M&9QuHm_?_o+Dhn?O<tcu
z?pgCYY18uO+AQ|Svg|FQ{2q$-s5rFaz}aMbR<*h`{h__}^^Cs&e`fD;_s_C6D)KEY
z8a#J#7T3uJA{|sX6JDR@ol(RFxg5deOP*bVOY>8>w|vwIk}1?lEXqXY_fCC4|8=st
z?C9=*=4Nh7x{{ZS0+HS8Fv9m_Gnk>Ss;2cyB?SUWaVlC^t#Dn8rtk^IrG0Mf4^}hw
zvd}KhUqDdeE2r;;0^9hjIxJhJ8Nu}CHshPk=G`&Bnx6I^%f|@&4O>Y9@c*6ZE%pp#
z8OY!I20!%RXbU7aH<U`56B31Gji*s)49~5QNwdUn_poOsxPCVZuJT0!+iBdYm$Pp|
zj$Jb$vIpZNi<X{EPKuVEuu32JFZk=1y~=KOJrxz{$^ivUU&EFplsa=YrIkJ62r~WG
z9UeK>e5QCogo43lHM$ed^_D1X_*F-rXm(Hz%f~AVVWnc!)kRTBq2s<p?Q5hXdXGCS
z4d)E_2CbnD95gO=nz$J`)eu!`cONnL50HBmk>T08;hOxC)&*!dc|2%f%BNy%Y9my|
z98RKsR{!eIWe-m^pWbEnIho<4vk6?#ZT?onsS15DgGf~Sbgh+M6a4lI`RS>7j^}tX
zMl$LZ{b$Y*9gR$vWW4LTq?WZ(W8`u}ERk@uczoFffle`+Eq7&>q17gZRLs5Je6fYT
zT2Ob)WoMl=H9~gQ3rIaWh)r8k?TQK5%$hiHge~Y_i$L5qCD-)U6oYq{rdp}c0uJ3&
z%_O~}c7^8jJeSpIjCi^tvbfTCX3>?d0R0%YXB&HO8uAjG?S%66HM866VqLpdUobTQ
zX%9}h2`;V>q<<ovfQm|N@gIRgKm84I+oDb(aE>%UA1;!Z?f_4k82uSiW_IZP1wNlE
zxy_04V!4?kP#*4Idmd!nrKoE@?Bf~v@j~gl3C#XcT<y2@;=98@+LvD3P<pD~pl7L_
zGzEIrP)RFRHQhX{AaS)lNRVaeGqpzcASVk9kl#Xu6FW6vdO;Jtjfvk2f794!kUSdS
zJ0;j}(h^UE93j_36)ooOJ1(YM=Z7==ywF67PI)oiauUx`U|jh%({|b&WK?^q(=Y$T
zmZ^UH{Zpti{>SWMM(nY&N_6;0fquYw?C{UeM(6ia?$b*h;fK>i#f{boJo}8WUI2;A
zj4hoffwj|Jv@!vXME=((X)|@Q8X!8$=!|9NX;I!>;UXhN%GJ+Wv`M8O{?jZURH+R<
z_URUWn&H6>MYD}Z;5$`qxr&tvRZ>3wl^eM&5n@60lTdH2?fI0DVNtobr>!0V<*ROE
zwM{yob<1_3p%WglPF5>Llk#Gx8fqf8@bEJ0QxxNJ+-vME(4iyoG~)gm*Xv8>#(+_Q
zrtXmiveI@T%&x`>A`OMZUw}njOn=E-r;xzrQlVYyMSF0gs9IJ_CnLldE6?lYH0OTZ
z!NRzwD12#OjmOt(1{XcPp%g5gtrZ!dr7&MFB~jhS7T+;<wT?>NElfrw^Vi?a*$xN%
z@!?5#U>@ke%k<OAs)-MZM#?Si7(mObAl!taf$64(r}wzYpidHAbAq1r-~t+xWu(OC
zMWCVvjc4}f`I(bil;wrfJIRf6eQ=I0i8dT#Ge#Xop#P#%@NdLRO1saSDX<~bdn&DU
z{lmE)u5VUsgMy&O*~U}GN4n9f1g6fbANQ#CICwl%{2H;~#9>Tuprh7kO1ib5DfI>x
zQ(oM&;HF?xu=UsS@w>kOKRfxTZ<Vpa?JuDvT9yH;$ji;W5cD^GeMBX2(F3P1>VIOR
zoCPF>9{66eeOQoMQvQJPtu?0ab)o5*4TU{W-$U2xuIy?J!$a;VY@%@-=YY5Vf2?w{
zTIy;(HHR)Clrcgi@W47`LV{;>jpDOuFXZbPRS%$|;<q|ucka&AN0b_FK^jZe(~;14
z7@4-~twDzJGQ{nkPc^z<t#?og{CJVo%S!4gl1nOB`Q>)K(S|tlw+DIUVu}b0hC}wq
zrqJ!7@Yk=&xq)SHeok?86OTEo6}^PPb8?pL&8dXBVkpTg#zqNlq#Sw;qd=fN_j!()
zk)LK9<ee-KARtq%pnI$2{ytJr=1z3TS_(S;DfL*ISwKAXDP!fA@7`lpOCZ0wvmMf(
z{OJ+-<_PYQOwG4dS3{YD6h~hYX71|GHuf6^BktvEBkoS<hz%8ucK)+KAcmgZ@Cswq
zJNX%%dvIC;=Qn98N?5jt`!Z|-RF=~(v}cEGa}V2u7NQ6PI(!E8wPCt~3((bYWavB<
z`uNK(rJ}qFlu2>i7=?KHmRRv2NC|-byc&8(c?6)_<xFm|1SoFoNQ6C}dvwxT<a+r&
zZxBnsYAB+GSK=tSVslhQCB7!hh&dI@KPc{6bO4S=m0H>qdS|J-rE1;M2R`s?;FRY;
zO|;rzWD_PX6@{xiS<ZN;rJlY{NO%*Hr?>Dh0M>*@X*mSi;ZiTee?M9fZ`<AYlo@V<
zUW`njVdTrWY5}ETQaUd&<J_50*xKPjN-B~`*~`|F4$amliZ&63)lDLd5PTONg4cni
zIv;M7dGKQ&vd}J7GXd#i|8dW*!p-94;Dw2Wb&9z6&!(h<1V?GZlH`#Z?Zw-eoRYr)
z<0-tbO!xGm4L4S<Op5p-;a+LrfpKM2EA0TXr=NJc&*N}WQ8ZdeH)ZEdOP_$R#@wXo
zE|Ycs+Al<r01gVWz+Z0FLK?|Ldoz)QL{^b<vuokFN6fLH08hEQ_zmg4LX^e8kZYZb
zS*C$3r-3z9L7nY0j4hpjk?|0AGWZrunf}r~{`4cp$|lv9&`L|Lx(!|JZ3WWRYPayv
z)ThzTCJ<I*Q0x_uSq%sg5u;wcZK}2uDso$}tDj?14xZ7E9crG_AK*K~I=wU<H^lma
znD=ec@vFbcdVoV#0m%NDw`%r<_qTU*k;iY3t+l-1=^>(&Jt?`oFuEf${>QZ{KQKw~
ztMC~f?mNRvEVMeSu9OQ*5SDakq%j&WK(dz~Ga_?84Nd^UEY#-O+BvdHK{$fXbgt6*
zd=(T%8`fgMMiW=I8!5|rOaQ8*YRkWx$Y|BkL!-U%NwzC_IpSj?I9XPJ>13O5Dw*ou
zQfb~i5cXib!+yP8S@;XUzp!@x3kYk^)RwDsO>va6bBq&b4l`+qkpwtHIc38^<pKb7
zo+IhQC1o$`a;=NIeR@#OtYPDS@<`TX2>zg5gW?@KQCiPXoNab;;9p|?0tN|F%J!ng
z9Qh=OSm<xuaqBuSREtlQISu{sOmWGeI7RSgObcHTH_`ZJyMgDwmjj!GFxN)xh=Y@C
zm}L%DDJLy*SoV|!O@vE8aR|_iN6@I8U2Gz<S#Z1W1-^#wsx80SE2mmzl2UGMbib7%
zC8_Irjb!!tbL(0OL7#c3*X*2j%9NB_Xg}O^^<4k#e9<bP;v;f2G1hP8{~bfiYSWRh
z7{eOzAQU-ec?<rcV?(D<mvSzRry@|)>Nh^@u7X?^v_G*E40pr>f`QEGp9#Hx6JFpz
zlIDP?C)wKQlw(Gw{PAbBF0L0Hm;zDPk~dmhoavtJx75rXL7iVIB7v<4@&CeL{=lhZ
zh%d8Ws{b_dj3oMTm9GUstA)>u3;{;~+=+O~Su^$>Z0LV&OT6UT4d)SHIPW{({tK|A
z_UdBlx9$z~jFxf}==0MMP}mzd{*Bv>>m=03sG?sR^dRo#l;G5O{M!d-)@O=vTmiLg
zw+)@H!q<F&wniV9OP%L0pxRTIc$+G>vS&?ybp0hzKGTMVcHA#kjV{jjI#1tWR{_te
z8!P2V0qqRU+*TDdQD-a#IKZriA3cU6ARr@=S0~}hk5kwa?4LL7Zd!Uo;%kgCCt+`G
z{0Qwfvl<>a<AQx2DRNF(#uQ!8i+?#0GwfX7#S3e?CR&@QJSWuair_rgk!n##aORE6
zTa5@d>9gLsBKuaLAyx7cD3@|{wf1z#P*Z8hs=E%14r`sDx$1n!&S}3G=^k-xpIRG<
zEX{9=GJ^I)jCGPuUy7!?NGooPi|gUu2s+LcY&!55)F7d3ZC>K%tL)DFhC-MIu}bCj
z7a%WEPP$IQ@N+`2p}4rhWY{DSj{gz4%NIkNdRT{*$o#<o%}cbtd&%x$O27a4Ynu{T
zFn(>yHw2UbUXKI9y~a&8sT<?@t&?Uv?dmQb&>5jW@@!O23d^4hbfiZC&qW<lQXR{+
z?wq3abp!1wkbl4w>kp+=kW+RE_vQ81+tg_5s&rX9G$||J(y*-PgH9cCQ7(Ejp{~?y
zY=<0eugFp-!4TYrJsZ8NB^$#Ntv(9&V6WP_*1v#nSoc`-p7sLg#V<trJ(ogQmP@b%
z?B`maq@7>Q4=hMD)aj=$6sE|b4{lh70XW0vYqXZX=Qq!nmI<SiRDN7tUj_ckl^&SD
z!>ImJ0}beOig>O;e))QG)4L|7qpd5`I?lMOYz(|W#D2>~weQ@ypRz*yVkKq7BRAsW
zWHchk(RlMY7U#WtAFC%3`-`AiB0=BxUi@S38jjkR8G);g?^Xg`jrDp{%^Rx$_o7k4
zRKNhhL1GM>e)v8qs=k%Fx_oM#_O`b4y@Y*cp{*hK4kwmpJErH4FWC$EPP9RvO!;O;
z1#VYc7+hoarvw}2ZCdvTF08(NC?a>BeF=gp^=686BDRgArq<SI?Ip!gU}i4rF8s7>
zV!&W*r#ocl^Kf|eFYD!WXT?)=?)X`G*^s}0>==jpzW`L006ye}X3q4c;HsH5_0z}5
zGHqw@N-zkbo&&!Rk^7fCMD@AIPbRbZ{P(pKt^{KtYsrB$RBpgu00RD*P!5@jlWxPT
zZf5(4y5kyCFwWKy(xhcdYID51q}&9vuCc99ABhKA&m+fi4)F0B3v8#`pwk5I6hIt7
zDXf*IfVC;{fpv7qG>+ANV8VZsnSW?yZ0tb@Gj7wHpqw)r4{x`Z+P0g;7!#nIATsdQ
z(VBDi_Mjtn2_8!zl2i1f_;Bgc|LT<+U{A!uy>qMN+!&s(vB9nog-2aC;^YVdp!A=7
z&$Jib;(_dP+}=|UciAPqv>Gk;Pf$Tzqcb_Mhk#LV>6=zis4_nHMeyR_3}%Q@8Y&(W
z*wZUnHM%EOlVYJG5zX%WX13Ov6TOt8k2TlH?fjy@t)O{0DWBWDH$WNVZZ{IM=+Sy6
z)n1gByq|+Xil;BaaafCF8^RrOw@t${;gNnYoM9T>4SyIE6OCQylbn>zI2We)4B=*v
ziYCB&J0xg;Yk^pZlzSP2$ze3J3{*EQI#08!9AuRPCulWP+Rzuk(q|)~?srRge2(Ag
zpz}7h!BfF)@3(x?_l{}608e!s_#w;yFS*ZS2Q{#6>R+XAdm?qjyXHGzaT`<g5+)9R
zHPFB~{F&t$sdgXv@;gU(E<f-~#1@?sO#7#>Jrigs|4g7GGt204lc4(I*s;udS?F#o
zir$b-@l4eOd;3uqMvyM(AfPa@NkqVZSo%Oi&(qzeSf^>|;!wpF5)*+cYRBUbcV!Ox
zOTxUwpjEx+VJs2$O`yOum}K!7Pqqp?p|JQ!%y>kXu`Z1yf(3;0GNwL_fgm_Rk>X;E
z-*D}&T<^K190_ZJFtMXoZ~iqZL#ayaQ8y!W4B3%`X0E;_PJIi(f4Sr{=)uH~w$v?`
zsGEM=yY#!Txz<9uAvIMcUDTw5ESd90d=)d!qebFM<b1^o`_{Ii3OqhNFc5P1@Z(-E
zcb;2wj#2m*+jDsDXp#KX=Gh3PiP4Wg`AJ+u0=itHamVH(B-#;oZ2?#NEoA#SUo}d-
zynWgBs+-$Du+dK0Qdi3lN1fA$@^7e8y6Kyk>JC|L(+VFWMXs`If>WH6igaPzhEwmQ
z+CU1um~$_8@yAWVOvzz{9c3v01I7GC1c=;ym=D>xxPkbE2NaW?qpc39H~bk^D0#Vn
z=KAqcV_B^o1O5tGBc4gRI!+pHHao|^vLDJAQb#BRMTSI`cq7W?{L27e4;uK6h=#(d
zi;;_#GcW2;@rhia#j>H;a>l!2^Xu>6@BmRgPTUYhnNeLXrD?YG`_^GF6|D!*rOZsR
zmwYvFz2#VD5KV7+cmC7t=bl?gtxfuCY!lmX`U6f$J!yv+cV$!rVg&4NqMjB7Byjrh
ztPF+a6Ydj&y)LUHxr8_m)X^{DnJ;%8L=&YNe@OPk<wYb1$oDhLpfyB_z}2#*Q3~Jf
zKnSs$!`+$`C#bZ#jC`@TrlD06RT4f4k?U4^jC>|hx@fFGVIyPdA0e~`o?d=Yf=*d0
zJ>Q}FD!>VIM>NW6vHDr+66<#y>Gj=chOJ}|WC65vJ?MV{HsCOQnNl$;ENa*-=`d<I
z;c9Ns?@SFND+epoG?%h5Cx{4m0v-{@1Cs$7mCOoA5&WZuWC42R_(AQ#<s6hxO`?$$
zC)8mk@kYWr+TZWl&~rT!go&rDURsno7YbfnJbn2SXa4kf63SATG}AY)OM2H^Y!M}X
zZLedo7~UiDZIH4C)wh{vZ`<^?Do5=`^!z}W5%P?32wLRl@)V5TEu~nfG}8NgboMBI
zD;;Y;ecOz)Y;P2{@GTe++v(<2zw@iD^DjW8%)%(&7v`iToob*5^CeCD`D=Es1x*P#
zcw&Q~(0nxu)fI!{7#dy8=LUpIvE$O5?0qXr#Aj~Y`m=aJbO`5;jy(?h2TZcmxQt2&
zR7_XJq6>oGi_J}>94nLyNfqK0W-SAOvd9L+{x#Zkr|fRJ!Ab33K);j;zmjzR>%~;`
z6maP&`tx3)4Fzj4?=c+368(a%H{#~@!ZGEIS=gr=XF*yUo|r(o3!TDvA~^T2^^jVU
zhjb|bWB+VPZ@PW;_B$|<<jvt#hHb+sVNknw*WA<*tArJ{L(+zln;m0N96BkzR~JiS
zjU`^_&OyqA1FhD8XYqO^wJVuaV}gb<EGwY|s?%bK$Gr{-JFm%1SmUow5gUf1tdBtj
zwgL2XBXii82ThOV_DveF4+p&y7(g@DoN+bQR2|E80~dldq<vf8wm>mYZx~$C))g-X
zuR*SQN#D^TeOnAMGnMVPXh3)(bQAefq5RWl-Ol@o$E!yW>aGQ_6XRMtP2lKS`#mx0
z1J0dq@s4+E5cbgZ$#cZNF@pzRFPOeqCsGFTN*~|GglDZYf!U#T_EsZ+!^UmU0K+9i
zh@7D@Oa8R*BjLDQxL&5X^x6=%?Ke#zPA|w`y~OQ+&fL8S=i)a>hdW+xm6ePb*4jvM
z)huR7x?14^^jCnRFp;FNB4^7q^N5Q(NxaeLvI;GWn@)!bH(udba&qhj7?@gw5&j**
z((z|3by_98o}rI_KS7cu=b@Xd#mlWk?{6&*Q?7k!;VI(W{h#5+W}_af4WxcP3fLZ2
zHQMmrE4He#va83jS7W1dq332A`{y{wu`doTMtm&BG9yyw`~7!q?PezAkrZQw*5V`*
zneXc}mf+|v@(Ofz;Uk|aF1Ze1XNkeXE|~FsX6GDFbD;lj1_`n}bW*Q!Bep9kfhBRq
zHi8=J^XqPPn@tJBhMbKfepdX*5uJ1{rWR6u#l!F-WjF<38AJbgXPqwxxF%(0Lpk^t
zu$tO@$C)(GgRWzXL>}v~{(|Za<0OcD6P%J(DdM?@r}O9+@`_T90O1`y82uUB+B*&3
z#Tp%ao@wT}ohL_PBH=MK62y*_VV_TKJsKNsW5!?iTJ+X0f+!_Yo0;u_F?H?(hnw!+
zJ>SIM+Kl@S#$(QK%YeSRYcp{Hm^pmUM2B_AXrsb2Q1qGQg?3xB3%zzBIFu7aS}$EC
z?{kZv1Xb_%qr|suhV(%l@_@j{!4E`yHnj6fJuyTT6^r+mMsaWPpT3OCC^KJZvofzL
zwv8HYQ<Yk^U)Ai{A&9Qki_Yrkr>H>Mz(kOywVhAXA-1SQN{pC(d-?T9iVHTA<HBn(
zTz}O+vdD|(0@UNszRFS?`ZcrqM&0pDxAesZ|0ce8UMAe2P;8x_qfxk)X(4cQI&3Eg
zK?5pmC1F~5@Q)5|DK|6}Pih;PN~HUZUVAcSqJUf_IF|+x&SR#$LxWR<>$=v6%mk6t
zJc0v9BLY?)*m{)@l4?{oO6Tq1=7=?RUuKzv!TN+sX{r?H`x#}=<(!xM-ZiN(TdA;;
z&SX2X&ucg>kX&L3IA88t?<DyGXK*&g@}NypwzM!M6!XNI`yr;$e0{wD;0nz3u)g+=
z5E?3_M)-Y*Q2gm@1D}9$u*;L)ShU%q=Dn;P>iMyJ%e_ryQ4IN1y&-~@2f!ou`{Pkz
zbGN%)Zhd2YvNU7E<OQS-Is~GEB*Xk6RgoJSbJs7pG)QQMhHvDt_MW%dS?~vn>AGJ?
zWGG}bB~?4c+Z3gsne4{%olRhjBci3pwvHk8vS6+n8RUQFH3eT$M5kC7!iZ=<Ck%Xq
z7aq^m@(bK7E5&gfPU6mqf%Y^n@Y!AGVaa&bCq&{{;m4>-an8rSY0sNxu~?1TkAnae
zQ4hw$a5Y9-ji68^S&-Q)@2E7J0<J3cv<x6IhVOpHvRqM4TPLD0-AxC-8+bEGD9$;*
z9^0~|lNW$cNXE}%CaB3x6mU#n_v2NqVm+wIUq>;9g5m&=2bLaFO@x52!><jr=(%Y-
zzC?p3KX~t+k-+W8myy8g0W;&U-Q=V=>ZMdJWmI8tC&8MB(7po$Fpdk%I=-_#SlXIn
zQ4dcA6;-hDOYAYo>a^MLk~V7>py!*ZVot7J$qdp(MFFwKX1<*9<GT>^T<vsQ*kUr{
zZf2%Y#PjrvBWzx2W&)W+)EY0b6zZB6F7?;e?hrU@BaA7NswMTpCs2O?($6a&UgJL!
z$fUB2(y?c$`Z^o=0jThQr&}g<(?-eXzkFjQ*i2uc43hlhW)op3+KdXX3=rrr;(s`5
zbRjxuXi(uxhW+$a80Ccw`3gu4{dg)~@dU4qBprs|-=-{zyn|LFIIvWvU>KA7>2d<p
zi%WKMVGlrx(KIT>f6Di&q;Sc*iz&M47+RB9c=mu=KT8Q4R!f-HC2pJMZ$9{~QDxza
z=v*bMI``Q4y@V!)F6?4w0;ItWGhqv=8=XdYu3rCo^QS1K3R`{Hf|KV*AJh1S@D8LD
zMV$L_44o_YRY1EX*^dKC2xZB>i%s`Op=dMt%<Otb7tA>jVRcE#nsEGv?)#G@?Ybkn
z)0ooCi7(-==cml>j*dA760b^GvO8Ib6lM3{cLEigULw2F{9?B1T8!Vo>+okHa52m*
z^Xm~eHEUM#IbUxslQdBA*{+09r2&497EN@k7Z}Zd6fz!hRvlXW04Kag=_VoCyHY;F
z#ar^WpP5?h0N;QM>EDNDY(sfU&#Y!2XI9m@GxjEJ?2YbH<{Z~=TZlZD=Y7a-D>f#V
zNQf!33??j=L5Vr-1-~DEYm9F<*!V39Qv8W7Vh+DFRXl;9byz^_@9w)<3N8VA)irC`
z8k41V#yes^(01p9?wMOE|HRxdyn5#M+$#>PI3>X$%;Z|KC=;LJ7|x>en-goytl_U6
zc8yuR9&#s%zBT>b=atNrvTBsnm>FcKVY^q-jpAu`Nldl+##1H-q+EQGAh%T;z<Bm;
zxBtjg4#n=MdxbjA1&Kf~!jUXsTh+jR&s#%qZdbLgjSE($27&WiM7727;izii1mL_5
zOjG;ZXo@#<A}Iu>{;W!mBx#8o@o+<3a}mR6NHw<H1$Q++>ej{IcHJ*{qHfZ8?pm0>
zWbC#mHT5(aena0u%K$*V>@^*9{iIc2;8$^Q;_Pu<PL!oT@H0+II0ir@$a|<GCmKgp
zOLIeY^J)Af#r6TNfD;EjQi{yn-0j?He<kqdPuR3c&LND_f`M)VbmL75!6fwa`}aHb
zcsHz}8qGY8EIH|HAqInl%d6uwSkr~m1mQxgnW()B@)?p~JCV7<P8n+x^O{cyTl!L|
zpRfhI;c--`oUo}ZjtY(1X^-)#_-BPjpRd!6cu=CgWxE%t(+kBxMX5ln+ZU2_W|AsY
zF-pUDW`B6Mh)7@F)e78>7+RbRN;*3FCIfg_5f2VN7Azm<Hv$J7rG%Z9n<NqF&O8kZ
zL0BQc{mhv61-}%EAHQBV<yp=}*|7W^0>|DgDxOgt9*Co<4SBysslZAP*uh9De197f
zL@)^+7@&`DQB;hNSuI`twVE{$7-8#_(CIk`<)m=SnP=9>Ccz3d>H<i7#D6<i(6}}J
zy}oMK=FK*$=x^jFO9bgCL$GtJ8)no1xO0ERf5`jME$J>4+62sVYG}K4M)1YW%4d^t
zoQ$xQnh4C<J+AS3z*z+IiKNQcZP<|~{GL0yx~;xQuG)*546FQvR9m`^K0qzk5oXYi
zaFay$r+$TiC~TN*8h*&R8SlASxT<QQt_+{Tfjrb+<npofuuX$cy#D874~o9|&nbG`
z77f?ucv;JHZvXt~0z{lJ`V3%<F1o#=JM4CNl^r8{c>0!<yWDhv<4-Z6<fFnn?Icmo
z9JVVqoL|D!L_82W@jshpF6LSE1gE|h;+f-3FfBvPx?D!AFM7!lKNcbsHF7$N4;9AT
zgTA1`e&mpJ5nN;~4k=V#zBWzVb8Tc|NLbQns%;j(7tc#3oTUg5>I@?#)^J7p)M1Bb
z*^=&4u}3FExnO5)QoDSBYwvfC)OEPP7vLwTHukZ>g4FrZIdvqr9V}4VQuu;RvDhsS
z^EH46Xa<gKT7;A7xFx=vS+4O%)G31lC5^6w;vmeo2=rXOJDK%qdG`;%+=JK$l#33y
z{1<@qCTnGbow)HAV4^*Mt(0f#YNKXf4hKpQ-apmgcdFDn%ci)IyGq^F5rAFUYzU{n
zoMTT5Iw@i;?TENQ83VZ&_-`!-^E3TPEIqjsEWijDQEupVV*eUytU%F91obUzpI|>m
zy4vz}K>Oi&4YagoeHSe_Rn1rwWg7z{a~yZ=+m8A(4vmToAOpy3PW~h1q%zozv%s(B
zy~DsJ&6#g@bD_*O!#fxja%ZoZ;ONk5pWC7fr7Z-hem&reRs7RUN1$)fXr9qndH_y>
z^%`-qBOpaWprOf;8%Nu>!E$ETDlA(fRjPT;IgP^nCH^?UGw!VS0TJ7g2lU%X=gGak
zO@Rb#dAkoey{~!~KY^CE7uFDEMgggMjL);5H*BZL{#3j4%%9#xG$e?1bD26|#o#8{
zx=^&x`O4=xlr=xDk-mEPEtiZRXFu^{lO|#9RoXYGy(z0EWS5JExHD7<gZ>#~+!SK<
zfDC_+9MP{6@~p(c)Tm^SkKodWNN)GMIe@_&95B7I)_FqY<r+(LpJ}6R0@KiF3%sL~
zqH?i4SQi_AcqQuka>?+qTzPesLrEUMM$rsGg~-DV$jRm4Y%4T4;q6*Vt5}z@^0j`Y
z4F4UtfG!1%E&^@*VS#!+dApw55a9l~wY#VOCz*#|wub4$lHl=9$K1nY_wnqNQ>hXD
zoN%`bkEWtX5|*)sp!6cX@d+!$HQgQa8if~y-D@NRi}c{@NSjBbMsp_qrp9j}t2Vn@
z`bwjl<S4-?caW$%t3+P?WnV6HE&C*#36BGtF44s2o4i%z!Ooi^YL{2I;_;fSaEh*p
zwaGjXwen~{pwq*(!~d;^q=!Tl5@}!~WvrKvHJffGrkM2n7=bm`vNcN-GFp<`=gzGz
z+Uc{k<9>Y-9SgTHD=T_DgvRIu?_vwUfzzFIC<R51q6IVMO>6{*5R9B>sYP?ZZV8Bo
zScYJ&n%Oapua;Q`Dvo#m?03?<l$#3~ZlbPjasqv+@?a)Y3x_%1=L;az7|_vEP3Owy
zGqI1#Sl?y(7X&WGN?W-Ktkd>`dW*1P_+rIiMDE=%;`i>R1+enk^B!)XXQ8$(h|S{N
zWF{U=kRQSsHH=F|U;@azSdaa(>l_sM%1H*HPIg6Y@04BWb{es8b5&CbmM3^5#ye<t
z6XLga8yekR#*c?5b*YCquA+@^pLZBqJ#$Gn=}u3F%`xLoWt%cGwAo8oAw$0Wh~*@|
z`(i3ufNuzE&(>W3$WtXOt3#FC_bY~tu)-)ogFmMlT<xjot|zNEXy`5--^?_T;3&GE
zdt77-Hj?8luCPO{{{9h|`%M`FBZbU8hGjmdW2uV4R(7SrqGWp$oG2eLzI5cifh``x
zy2`_EhF??KjeGhmi2su!R4HR7TMLP!DG$@#GX&PRYkZ$BJ{w`k98A~m`i`yh0~Z3G
z7Vk2l+carEzR^DSNonj_{i;bvye*rUb&D(QmPj&m!q79oqm*=0*IU9xraxzB;pn;K
zCJX1i!N$beG`@LPhP)4s`!weALI{%%OXhZDjY)m$SUw$>3Q;vc)gfVHzem_AwQcU|
z+NHu}8FkF$J5WV@uzJg}v~`>WPJk~n{mi-RGasK?#Qnv3UMpiNW1ECPxX|#gEAYG8
zjJw<#FQEmFJFyrMkAZPC67TNqr=2K_d*C0-L3{Ykh_bOG8H6#T71Dv5%9{G`TPCdm
z(iD8f30`LS$FAUER8Ig)toD5lftOsw64$&J2~vEVoirs@8wL&Vw=F;FY87ZsClPyn
z<?2mq?+;afFT+EK><FN$QInPRcg|I;qZKY`*cNcfmCiudqMkJ_|ByK}J1<1id&csn
zjDM^edAVMWVe&#V4T1ic2bBFb4^I{6b3%(|+le?dwXvM6`S^1ua)pDyMGj3xHYw*b
zhbVkx{PZDz6r_Nh3&xtM*#cP*cguHZeRr1eiT>s}v~gAslJ3PFZSTXSROSr1w)A1s
zKG@Z9<mb^DevgPtcHc<Cp`?mGMJUaMfq;gRR7O6ae}FGyy9)(zeAX9RJq3##FLlKV
z&HUla?p|U;0-oLxs%{6}_Y!w++!#<}8yL?msW*l3Fm{|Ru%+$^j$n#y;4c7^J<D)Q
zUDmUd@sr#U4K}(rz+p&vp;Js?BTd>c3^fS3#X$dYRSHD~gVaUKji-Dun80)Ty7uIe
z!Avfl&xa8woILIu?(w183;-i~>P15qHjhmhwaV^55+8C@hWfY|a3b(hP4_DA<c>2L
zOt^=$N^}V*efXH~EKBWfiW05=*ljh7aiJgA@c%3?ZKuDXHUp)c<X%#KM`@U+bT=Yt
z!<b{ooeoZ0zl6uh`k0|-8fObX;g|L6jgY1iF{Q<T_AU6$=wbj5q*;2%@Q(sh&<=_7
zb8SpcCCLmSeAtrinjfCb{4gX(-JX9c;;-JgtX$)TR%Y2n)d+|h;&X%@mT#(Jqu)Q*
z#_AB_=J|RS;}^&jq_f|DvmdC)C2t*3lyg6LN*~NdUifG<3OHhU2&t_5wSv#lC<O=b
z-7rQJ|ComiHP=B?-Y&1wXyMlwg;Ph=H{-w|!PN*sZ&=@CyO(r=J;T(LIUU{MJS|3y
z{5VIa<nLqqP2a`r_(L(oFSD7kGhaPt(`-meUb)w|M{Xe=t)xlh_+(oWJeSo#l{)f}
z{)<1NAhxqtYrr?D!^9Noi<dh(-{R!Y%EO&f6`s<VnR6Xwdhu(BUl6Jlc80o_T@2~@
z1%n10=>5VOjiC-BaCRDE<s*1N8ceqod(Q6+3rB=LIaUQ0Utgne<3HRo;KbNUVP;xH
zR^0OBWg445D=Mga{smmpvC8gvYa<JuWFsWcY}gN?CH;QjxSjTO&+h!=WT5jt>&Bw@
zf_kTEdJoak9ECsnO*0u}Ow!%oZSdh=Xr+ytWA#4O{>rVl{se>=d3h*}xqBpBC4^@q
z#NF8^^VE>o!9O5jn@xw=rtS)(J=pF3-Y3xAG&#a7-QS87d_XeNZMEcU7D>eSv7N83
ztTzIj0J2VD3Xw^dBR2EJr=NbE%8{;4sMC{Sqjm$~{BHoXKuf<xKs=+)agOIcxbzj9
ztlY_II@`q=ONk>avq-1Q1RM}}<+08<<Go(hZ|+h?&7H!)PR*MEmPXD20FW_`a1L?L
z6uN$tus{XTd8G~*2aw1kBkthm+d1{mHPLUiBb`696Og*_uAkxuYprU?Tr7>aMC9yp
zxlqMVP6uOy*A>9{x8Yxe+VDeVCDxa9E=X7$JV5dC;m-%2fwF7b^_ed1?b=H#V{pLy
z%8Ub#LZFNv@@pp3!!Sa#B!$hqvI&i$Y@)tFCq2O+93G#gJ1HyAVco|_A2VxT2sQYv
z8uv(&9Zu16!UG(<91sz@oc{oHka~_Qiq-VJOG2N?)pYxt7aU?}iUagG!Td8{Y3kQc
zXiQf2+vgE)1;~v`^TLuaTiYEgpVD+IokGPX)aFU7<Y6MDu#+>6L0JQQrBAZ->5jD?
z#WdxzFWT9qx$)vNF)VYQnCsrGf)z;4dtiFk(w;2%RpD#5WwWq*EkJ<YRh7!ch3wlL
z;OEd|KBBzmQ1~&d=6BI<qPs}nX^!A|FPw4}xmN3r4_eLBcDgiESFz?%jok+WuWbEk
z#fT%EmFf*>>s}qz^ad-d>36o796XVoq-2bS<aVsB#kd3&_4cS~qOWpb*cdDb9;5kF
zfx#SOjFZ>%sKEgbP6tE9Dv;fd(a;ahfsPr^TzU@Jr}3N)hoS45jo1PJ&U*XelrdqI
z;~fV|0FV)!6NA`LK~cwC@r=_05KjZ<^!24JpPTfd37GK%{jbwFkpBQ$-a-J*aC`p%
z_3HxI=Tyn#=OkyId9Cn92d@B==}8nWcE1BF&mE{O*F6d7J5ml9k8WsTjE??>m<tQM
zPr4U$J&F<!uO_rDwVRuJw3x?hB&ZJ8k_9b~X2wNlh8qIy<c>}`KGfG7a&yntm4fGA
z{{RVan@^hE;rlG|F4dg@kS{$-_p4qTx><5=wHr%|ki}3!Ok*CT5Hf!ZR}qfnf$5J*
zj1j!$dh&DBAM$BfE_z<QeW&R+b|UE7t2~k2f@0aaNQNU~z+{EV11A_K6zu~`(k(8u
z`5}ht-oYohnp<%)+@V>c2t;WpC;$L(;fr7gE&v11V86S!$clGp&jvX$B9Zi9eJi2U
zJZE)pHv6kfdBXH6Hjq7sO!ld8xb9ZhJS%-Zm2+jK2yR*>vtb&vaXXl;<P&UMCgZ%2
z00rA1oy<u+2BV`%E{S=j%dOkP6`s3wF^Me_F?;rFIV2Mz0yZEKmBRd^?F;?Y2Omwo
zx4G0Nn)6qUZJmpG6WjT02|OrZa7R7ss?@G+V$i3$c@|hA7+B)VjzL~jdaE+zbPPv&
z&A_E2mGOL0UPs}>Y=Ysm-wDLi`Bw<PWiN9e9%ADsB4qhS5APMe=pgU-eeJKlIo#>D
zULMn<w!G9WZJrCeDCI1R69X!4PCVQRNduk0<+_~xIxRO^wA3WiqgYn%*=%OGftWEx
zXk8SmWCFfQ4glbs<lu|C#)oTjAX^)!wM*&mu4FgUF^wL07C(_wBLVjk!9x{g2X??r
zI&RkT8j;R?DRBButq~_Fr0a4Fd)XlVm5btE0)JxoA4%~F>ekn9bkQxvsv!p4%Ndp+
z8~DCOJF*vPz#E4(E#HT)^bZW`5o#Z2V>O?jn|YRD5jQX{#&sok5P`4>;EeN-FKWNN
z_(6FvJPlh+i;jmDGk&yPsa<ys(R<@X)c3kJl|97LPJgy_bXSqf5TW40jPwINE6OX=
zz9*gj2k_k3!IxIm+pc)sZ;JC8s$UP^`HFjm6j53d6j4P06j4P06j4P06j4P06j4P0
z72SARJa}Fy0p+hITzdqB{{ULyYrF71ov8l+!Yiw4YikhF#oQ1ZhmE(Hwn{=F`=kXV
zxau<>V?YzQ8NvLzb5(8>m?Q`0%8*B1-KjMj;b$yDL@chv7GB5cQp@uk5rTNee+*Nw
z8TuRNON|Hv3_vHI{SW6?;bu+&!k(kCKT68baxG?7&k_<pA)3<12f6gdJL0Jbj{K8l
zD9+Mw+-Ie9o&~;%H7gk(8)9grIpE=36W`ERJ3byKPgNt*vb5W&AaY}4xMv5wDIiDR
zT4nc#yh`mZk9QQ3C?$|HESNaRDtYuDPL++TcplOnN$+hgo;#-{j50P<`rv;LPg;M4
zGz)uqV4q7^-YMWoo)qB`*+C4>2R^%c)hizq*k0=zmW33PCZ}UA$q8Jm^}_?6p46u)
zC3$L0Vz2I<CZ4va(WK-@3~`0>3hpj{yv^IMMeo%1tJmXCw~XD*FYd!}8W2MqaH_t%
zV;w7-lG1n_yRP>*z`@8qxbI9CE{yxzEC<Xa!6fwHVzOANp}H|=ko-gVp9Zh2-f0Hn
zOI<Dr3M^^}4p$jz2>Zv_@#*Va)vG}|@3y$}RPsoD<O=pJZ^51!*48xCba-NsR|_mZ
zAp@KY4vUkM+~9MH^L=;VRIwMh@Sd$BI<LsG<T)Wg0JcXg+mH8Ef4pc_Q{1jz#dLs+
zR%E)3fE!6U0Cza|@6wwTOo&;`n*rgml_Rb|{VS8zbl)8KT6T+6uzUDpAAL};U|-7&
zqyTWtFrf0>kTFYR<J&0%!+y6GZU)v8Wt4z0MnK5)#syWcup6^7Lnh~7>e)Sg>l0Vk
zQr6@k%(s#d78C@W_Rs$STbhaQZ~RMkmR=RLFO&}@!wriP=V@j+!YDizJP&TQ*m!Tl
zI(LPgm_{{CY%vl|DE-_`o>V4zZ<LIam0+%pz~YS%7ycinr=&+U&c1>#w#JVX1+dDQ
zIAFN@r?CX`2sk4Z*`~8%%e(Cfj)Wed*FC6O-`m?6^%CXec4m>e4EY;~IOT~MJOh)+
z?s*G_W9BOoK5hna$EAH<RFtsMZ~D~v+<I!e<vl&M%{hKkb04r7Kc!jl?!OJsh;-X~
zCFQPBOSs_V;{aET#LSG@VoB-Eb{`L%FNy6B@d;sIG0)xukIuTQsQWovvoWHj&lcZP
z>ApcEw<jES98xoIIO)$kXT4@z>-t1mgIP(b+9lW}Oh!NmIp}>4)~v|KV-eS!XO4Sj
zzDYFpK8DQsKlXurTKmUFd#ya$D7RHAPEaT(2X}LW{{YsnDQR6BF-rK{2q2!LxUZ<b
zJwqpm^h2jw#U+&Ss4jf6+skB-<Z>5`jCDVie6}pFG>iWLDpZqvO_<11QMfrE<EPgZ
zl1;1hHPL8q*m&<+iriW1FK?^q>&Mx3I0eARpk^DF{sKj7f5KbgrGiP1hwrQ|3}sd=
zKJ``>IQd3dOQ`k@k~qk&F(UH=K2WoD3(r2)F1MpzX|^!E<-Cxz;F#7yg2Np^rs9TS
z>$>gsyE@IN&A7y(IATy1I8c8IDBus~c{wDSW`U(XuY9)aAV2|TJx)8|cQsG!(gpyj
zEP4USCpg9{(lmQZj|FMgms;kERWDrPQs2E!I96V&G0r>pr^xMa=0{Dbc(PqHz`xmv
zV-%8G$|h-Bg6a=WoOU3JgIUq^pAYEz7l<T%Q6Er2bu6*qS)`H;%Mvf%X9EPB{c({+
zuZcAMLr9lPmr#mLJjiAiw-%~q3{NVpjI#d#vQ9q^E0g$-ti9#Whv1ar3mbnfIDEj#
z99xbC(f3XU2p|)HdSb9ql6&<jG)Lq6s4ndl;e}%xw+CPY$TQUYdm8M2XOy{b9oS19
zthX^oZvJk}fgj7kcIXHB6_ujsR$BWlrlBs#qm0~0>44IKj71qF08bpZAISIe_|C^m
z(bGlnHk_8xTSy4h0~U+S+w%qlW>?P{Ib8BOS9D{`A87VDr7ONgx$Ti^Lfo<;4vin2
z9!<!nCm2P?%Di{aHIJ?M?$b)JOPQ_abd^p5;fQZ=GxF#7hhEj>R{ksT6e20F?^98D
zn6mw{KQOCc3<3Zo@tht#L8?9**7X?tOKT)f<*p?GU<Y_EMn2&kGtMe%RZ@+hwFpyb
z-cLi`JTKyiHOotOCfOcRcB)ES01V}U18=ZA*F)vyf)R!zg*+4Qk4oXRpAFr@lfArR
z<)&qME+xnjoaM}GfLZg#I&=6}N2lmwCyE$+-zgJoJ>Vu;31Z*7IRp@RJ-xCkSVGaf
z-llSu-@1)c7;qJUBdH8BF<DpF@ddXD9n6qSOlIaZBq1XzLFjqoJ*#5k#7`1NWR@_5
z5)l3FFavt}^WLDd(jtOql$Mpe!0?A8h>kIp=Y!8)J+V$ayRdxS4tG!R=|dOV4&{iI
z-0B&wR~&EjJm(#A(1FET)@C*a-4ZDsr;x_7a#AM2z<#*SFa|k1QLbyL4gIx^nt8@&
zDJhH=WjH@B2O#I1<LGl%H2nyHw()nwhip-80i;5>B46))4?PLyw3J?xsj&)6;fCiw
zXQat_9PKkaY-QZ@tYun5fEWc}S7tcI1`i^zJYnE32;AfCI#h68&%zr?Jc%5DI*>3p
zJy>AZq26jD2^Jf0vXV*}N|PLHIM`TmyYb_{JXThjq&?5u9$4nKx1LhudEuP4Mp+wf
zb{^db<PIur%(<naDN4@K)t(`${0){wX*4ZRxA6$?;{Xw!HpqmA`kYsvYrX;TKZo}=
zp`+aSAe_x^JmklIR=&U0rcE_sX0>+nBoXE@^2SIwEOGLVG45*$*2d=g>fx>!B)AdD
zG-0r$1C5#K*8~i6)EbXwq`9_6p3={iYR`<syNSo%2M5xo1a0fbKz%FgpA~pZ!&;(<
z^^Gpt;_;&<AsUG1kbp8&t~u$+<C^k|zk^o#ox`Syb$MdDbDOc|MvaV=bAal5WR8BE
z)O#k?(SFe<W_ZfBN&PBd*v5M1yDf9!SBrE)PxfEiq5yvO$%MH-?(jkO#c=bi@ZB_X
zMI=(G<~bCpA5cYS%F$`2P_a$ggAzDWPh4}F-cx`-i#!oowpQ|!b9SCwa4VHy&B;0F
zzO{Hi05HHbtzq8es7Kvw0D5PUNI@Kaht{Kw%V#9>PGj=+^!K1*@JA<U>yK(_!N353
zJ$|%gGUJeOf<*(7z|Zxd2evW51bSy6nriht_sGpOusI4aJv)!BI4%wVCy|eSv;YzE
z`VZEeq^?NdAJUMM(BtqOC;;Oh#5p|kKn-FE`MJ+uZ>>vjBipceWq4n?jfgn(>rggB
z<c^%4derLcw}3N_yyO}zCe3RP6zVpI4)M;N#EXpnAXU9v#6wz|2Wy*+HQ`dD%Z+4=
zobqvyeXE+<3vzH&bf%HP1AuxH+){D4&r#EEZPwZuEMMefxJ$~GV0k{r>0GVU7k(h{
z;nN|K@6Xk|R*<Z+C^n(|vWjJsX<*;HJ3!#5l#oiUHGDQUX!bk-g&7#g2X{Q?wfqQe
zzu{DC7gDOd-M5Jr_RxaB$1HIjt}sS%yP?SEkyuUHrdrhVUmi!NoeRU45X~XgrCXtK
z2_GUtCnhEwbu4BFllMmhzZYKRrubt>);tTPPpj#z=a!b;ZljsfRYj1<0`gGu%ra59
zZ()xe@dls$k*{i6Z<uBK9n7}=VO^#6F<j#(8OKbTRGs1z+|QzlD?&nwD4+t0D4+t0
z`VYrG9nh@)1?krox-G0%E2Y_8eXcuFW;YVFMVaPNouoX&4t4@m3>|{Jf54s))O>5K
z%ctpbTEbzsd#UHTkfd=&xCM>@WAieu04FRvWQ^ffGfrK<LAbQ+bCgxhV@$l!wJG%d
zPTlS9;5c~O+++|(1Q0<4WDr3FgH-E51$W;H{vEfD#<4T%V#3!<jy7_Z=6NJ%CumgM
zqZn4n-RZ%}BLl$x64m@|;wya{LAUd6rTLxQ;y5D&Zjwg+6&W7nkN_lre!uX4!;LH9
zkB4TkwZD7KPg8T|-N?RIoKrg$Bg+K}7@nlDC!Amm>dH}raolmUc4wCOSN3GoKeXbL
z#hT5D(#%Ety((5|-H+WFk}#?}lZNSxbCK74WYhHhKf)IN9q^5wm1PyQ=_s{{mNs_T
zu$N<v&w!&Pi#9nm?HXuy(X9N@x<e2xfsS#5TwjUwTVD|*HurZQW)`@6aDp<3amgyf
z3_Xo)8OAe=X1*`L%3RJZ$D#43h;4O9E+K;c%HkW1{{SFlIb)szoP6JfO!t^ZSpi2X
zK?Gof$Tjqxr-YHyQj%Nvt*vZT-_6ogteceM2HCeJ4^YX1dvRQ?r@{XK_(-lVCe+}U
zMo{F#DlR0Lo<lq(im3Mt3G}Vy2y;nBS8H|ZOlnD_<hMK<M|JY#M_iI}2qYEbujy9h
z)E?ewlZh4ajocB>89nQ^@pr=;j|fJJFKw@GWnxt~2-(*-%Bywc;PdpaJ=AS)W4($Q
ztmlewaIv}&#OJW@_*QN%F}p>nCiFEP=%Ryh42TFIkT);pDlIA~KeVl0^l!A1L<JO(
zSqlK%_U~2R<UA4~IAWv_P6#+P)p&EmHy$I`{5z%x`!&3(kjrpaCKH0}NaH6S{M1dT
ztG$Yjr`moL)b!M}NG)#Rc%V&@z=}as2MTa-Nya^~UpZdrO|JY;@iMfAErlg42*}->
z0bRzcG+G^&r+uLtrN7hX5Qo1|5rzRID)3bF&*fA+F(#d=YZn^0w2x2JFGw@P_Kc?S
z(U6hAG*zhyK6q;uML0CAEz!~Ver;b!un>K>d}??}8Kqofux#U}V_iHt-K@%2P`26T
zWN(C$57kNFeGO7NJ@42HSjLme!*K-Q<BWmN^{kueq_Wu+-L%Oga7jb${yl33;Vlh)
z<aJQmT3yJ?XFP8p!SeTf;CITNarx688RC?#*L7dJ8ORIu702B{9l#+*=TW&%aKqel
zR_(6!pcdUVJA{a5W5@)L8SBA0$f$H$)dHG(orRoN7a#}C!h&0A1eI)KAoWv&fJO-H
zYsbDQd_L4JwIgle%Pl_nA(}ZeExtq$M;KMLX9I-<lj_9elZsy%_=Ck(*FR+*BEOGm
z81l-fln^jMP%-FvuW0Zhv>qI^f=M$nsAmL{OCDI0-;>w9X-XdQxThwThmiOWz&<Om
z(sc;hNJJM>iPGBC1d0|I1!FyaWhG8NUr^QDcuV2&ftGznH-})_5w?~iqbV35uO8|_
z;3=<50B}zv<eFDwg4x1>l5>tR)SBpUjqYTm?0KKYD_HIHeI__j5;b;E22TM%13k_M
zQ(r&XYO!i}SCPdGkvu;$hQZGyWFPUbqP{K%xY6v|D9b?<rJ6;_3zfjh>^<w|PYS~-
z_=8)G)q<GA4cugJ&lU7}WYeIM?s(Y9{`I%p^)w`WO^k4O&2)YeWBsr;w$}3Yf<1GE
z@7E@|TekxDVd@A6kAGU}{1t0+f8rRetYQ*M%rU!-qd6oWOjl(~D9OIYD_0wLJ3ohh
z8Pn`FOG*4)EV63T5|G%CO0ndYbJdR-$4{+#&Z~Ro1U7QY?a3toF{$W7gVg(W>TzCK
zs_T9owej`mnFZ#hd1B%TR(q8}69LHs89jfC>MN_+sB3rdrky$^qe3Jo(UavX4iGMI
zeOa<e{A=TBD5YsDpFvZbbXc;`bm%W$;_c?U)T9G_-0Dc=;37BO1Ds%Ws~VSvbo<pS
zd1DNjBonj-2fhgBHHG30N<B6vQz~3X81l?P*-9LY5D(os8ObLdxUF-oG!~v@i5{O}
z96?e*+kbq-;c&w)$2n1)9;EYKFi_f`PmzSBB(F8O%t7$`MAN)urrz2_8vfnQ%vSE8
z`Is2XHU|Sa=REYT7vgt>b$=Uprt?&R<+xJbOmN$%bc}!j7|1K@lbZF&?kuOZvy$Rj
zMDoYx&2Iw~eY=9OW1c|dkU1R(71TOe*jTHG{>y5B;TU1DpYHnSpIV8*!d%r>h0~~}
ztqso<@E^i!Zw@cp^+@BNQd|`z85SJyK;x6|+qH2203YtvFYL6rA-ERGreq~Tm6I4b
z$vNQk;}!IBYw$X-TXP#J#BU=Fpn9+z{sXOeC+$}%&o721^3hyJaD>Kkj&~u-p5y8=
zIvUOx$~B_ZIVS%Au7-|<N^)H2@eKv$gHcvjjf-VexyTH7`u<&Ornu6rrM#AQ4(%d^
za^J>y8R@|G70YR43;0+8!;U@cyB~A_bNv1P0G%{8Zg>I(mshy7A7{nIg~UoONC~*6
z7bmwMel?kQ;T?NMH#6GX%Qcm>LEiG)A|@Ccmucr9oMWl#D_6mG)>C+f$~{H~p3+Ui
zNYS>j7$<|+*SqNYYw0t}W0GraEXE|Tw`mN`(<O;Lk3TW#N4+U>t%Z2SIdwj6v(+wV
z#4<1MWL&F|RImpJ>;6T0SAjeiduwrPuIg)ZZmA+kZwx>z?al<4VU54+{o`KEr)gSM
z)UaLZx@C)BS>=}C#6NUc<Za~Ooac_cc&$6OwR@YJTUcUyr8~+>`xTGg+(vmFImch6
zYNDyPb$fO)l-$zg>Nb5&IJPYDOeT>F7~dO{wixHBJ-;5+#cG;$&G(8W66!x^xC*c4
zjIPxk5f>yf^VNCpT`nZKgM5&sv#f<%<yi!e*XD7?-bc(xKaE_mwMlbtC8SpyS7fsg
z14hJrz?|oy7~8=eXo^!@&g;ldPA`>Nm9&|!VpLh1?Fl&x5|Ri5X*pI>ep8I(^gLGP
z%;eyLdV+c!RIuAe1Y$UlB8&_UK9wfi_2>pO+*Qg+y#)xgwJE$PT+HZ&l}=<JWk=Vr
z?^rs%rjH`oY4gYSxA}lEiBeU^%%Fqvwhw%MT-KhWXL)%y+2ms#ixv!FU>FR1zeAo$
z<YTo-r0EvgR7)HPg@;*K4b9I|ar~;|%9Y-%m(M3;tc-md!|Q1jqUKpH1hRR8DK`X<
zp#y0rCnG%Otm_x@TfWO<6q5-7omsznk)EuoN6qya@7AT%+Vbyxlu?^ym0d*cyN1z@
zz~cvzfO0zVQRzM&hRe&EcKc1*0;?;Mc8rbyKhCP^Uj0T*n)e{I?p3zZ75AfwBenz(
z9$zt~&P#?pHk|vD?M>HpOMN2I{H62ei9kzr4Ixp`ZUZC_esSKqO@slC2pI?4u4;@L
zWwo{0xwk_cyGs15ae{Kd1Jfs*jAy+{n!V&(i%Z=(TPsaNSqpJ}9B{xg@d*?>vAN*w
zVm|IT!N@+Rw&GbuZlz$1D(7(u4=14{`qsCSIKrnL2fZ|?0A%MpaqCKQ=G#O#N0-f<
zHnZW&%}G$a$usW-Tpuk`J;3cN)bt$=N%rEdT=-i{y0;PP77*Vmv0?VO#D|l}&Nv>x
z;8#@0IQe-wH5<fFJ%tW!s|`gbbIm+S@aIOq&>u*)SFyGZCP5YmjHx66#&OScUMs46
zCDl>i`yTEq)xl+n(V>->Ck%?%+`i(zr_?mqudV!xgCfQlHX~xBk;n(sXR)d<XsZnJ
zJI?b0L5*AhA~-oK&jj}%jPb`6Hj7^N<z1&`vGI<hpz8WW-d>}p+`>pXEQEnsGTaTt
zK>>$fZ>@cc;#p^u-B?ElmnFI+!S16bJB2yOR>9+-&j&x9bGLsCv~6<F&D6B$pq51q
z7=?VfV=M;k!>6VI>EARuDK2Z+YOURmnBsELf<ejS9<*=W$0~b|O7&k6{2*IviJ;MS
zsO6p*_e%xBuw~;p+y*g^%D8Py!5$>iV-wx!vc0)b%REEORs>`aM^TP*S-MhM*tJqG
zOPFiPITZ20=b=3YDjA%^m2gqAK@2c|Ds)UnG6x>D1td!=9!D4*$67ZKa(M)Pl-U>s
z$5W5P6wq=y@$czC$769g8$dh*%}WY^dS$zMVw<=T>IX_`%N9Kd=}ZaN=2L^YhfMV+
zxTcoL;BW>9xTdCCxb(+feW_z0rru9uk6h7kJB<?ypx7`!D<CA3&}5Ejo)M5+co$Ji
zi@R9Fx{EYRB!eVv0GxLe`$Y-i$QN%*c4PIy>0V)`ArS}9SMAoYlzECy$FS;}l+jvg
zdQu_;f>=zF#!eiuCm8g?{{W41I+w!V8hE?JULe)9EecDE88u6#NnU874n(b;yV*+s
zaxyr`BRK~h-i_fqjapP|*xnQ?6pkYdS~cj8BM-VVP5|Wkfs<cNX#W6aw}<SJOxvPB
z@8*yW+<or23&(CNXwkH8%%xLXBlB|V-g`T#t*+sc3z%HTEK;dgMh6909zg_PgHc!A
z9~^8~#or5jPZhjY<+S@>w?ieuatux#-A)Mv#w1ns+;TuBz89>np2mSi6i@+06i^4Z
zc#B-Pxc#4WQGak+TZm1X1yG=*HwqC>2V{&4^*G7Nsvol=vGJy`S3fS1DI?T*u#f9n
z?WbB@d<O7y-$mv^sj9g7ivICqyJ*h@ba>F?q3Ciru0QsDnt1*y=}^NwktNJ?#VA%F
zNWM$3RvpIWQ-j?>?ObX<yQsX`t9r!G_|XbO@hevm+)Z$@2qxVt?<!sh+@L?)LfaH}
zRZ-fa_+Q`+SK=3lS5MOilWP_p?)BF(+ad0MyvGM>=OlyB24U`h@TjbQA$Y0{Y+fW*
z(1>Hdwv9}Wbm=391n*xj_e&D|x$bZX%X`0ut*!K%RMYf}OGxbP^3QE;5QV`xAo+YM
zf=NFw878|Z!O98w7*v{!tT(|v3efx&qsL*OSjP$kRhDw2&bcd+8dt_x<(T>m-~c$R
zpNcIkC&QD*a92?PoDy(X00Y~a?R>_LF!w3}Bmj|R$oA>U{VUHtHao@Pi#xVbf(=sC
zthpc#NIYlX8RMFDV|r~9346(%<QDA$#{;%Xkfihnn&3PkAk?leCYck?wwhaVP6)>1
zjyv=ntG$Z)0jHb$tAvi;Fj`6EI}iYQB%YPzz7y80>}>p1sz)L{n%zw_QjwJaw+u&I
z9Q}QbWbEBGR?0~0bvt;hNqAvM+C!NN^<puCe=12d)|&E5$Ynt$NsUzr2R%!S{KTKY
zcC0He6ltC&)0uRwL+v*ZMr4-WMcXuEZ{8yVE1v%V{;KTsS)sYKg%Mn^Ks>?$LU0KH
z=YxaL;;NpQsoPx<GX4~9t+~Yb$wk<;vU{oRVT#&G3{k+6s}M%)q?rVB$UV91SUPWj
zE^eA%K5KgmQ5ki;)5$3OXCG%`%2bcyLOzw&TuhDeCqTDx9FfTt+K}TpAPfw5HP~t}
zs>2z^2I2?P=}Lwor3^Ir9=Cs(>QapA$D6V~Xtww~HQid|SjR4%V+qLAL?t4Ty9I^G
zC$}otuA{;~4$p?XKrgi^(XTD01zd(zm3YIb@7JN=cdtv)MCo8&^HTdHa5wJAIoi1(
z4Y=ngCvPOxuM|sk+8(8O1;Yp|?OIp1DTTN>$YwoMV00C&deKmeX<kdGn%tUklWxyM
z{{UT#3;hzxY47L1ybxQ)<w}A<D~z(gQdc89bMIAjYaKq{MAR&_TWD>P>QtGfJ7i*n
z0!Rd5K?9)aob{<R4;5G}{{U*bL2W(kC?b_u5Db8^Pzd>kK<me?X+713p?@{Kl-9{5
z#9)<;cDEVJV3Wrf^yysFlzyui-(5QSmXy7#cF^K)wJVJaS9p9ieSXo!xX30ulczZ+
z?;Q57+f4C(uyn<jT+u$)Y!q&I<Id5Jq-P-e^sDcq*`#pEa}Aal2_%#*<%ENs%fKM^
z8Oa3q6`!fu-r8vL+F4(ehB-olK@NbNfZ5J-lgO>*hj!6jgljIk6I#jPjdoUTGV|;=
zY@vLoI622mbsvQ?+ex|5{L^_byh#pYmNE|=!5zO^!qfZ*b$4>1fLnN&skq&^5sZR|
z87-58&<|YkT3UyOb>z2LEp6hyfkpuPL5P9a^ZqqISDZDAAGM6PAilMaQ+Uhi!cC_t
z)5ws-4o4-4<JW*|vN!gcb?vx{M46;?jz@&<L^uFo_ZyG@0IL<|7Jd@(4dn7f)>ank
z%u$TDVTkqGFn4wL&3ZS4{1`Npx0g_zE+&YEM2$+sj0Q4Bc_Xmk1IQVzBSog1*%GLl
zv`)Vy61h1ZwdKDXwaaT?u<2JCl$u$%Lo!NHninG@5)?TA9&>^#({3k%)(4vAbcz)j
zXOQ3ycp3Gtm%nI#5W(U-Z%Iu$BFS#A34W!9;6Wp>{A#L6Y$zvtn_5kei8Q?nR=?7<
z%ME(kcnmVw>2oyZDDjgk2Eor5`B$ZR^|y$LwU#xD&2$@EDtE3ARvnIOk+*rQE|slj
zk}2clyiQcFa54^St+w&q?9fMVuh{9j+!2j{-oON)XPip7eEmtSs8@8Cy1r&uj54hC
zXFV^7rjqsE8+2zK#Cgx_*1La)z9_ke#IQ>eEVoc8+%OPAhwqj=bF^b8fGZ|lN5WB9
zdG-=tSu}17TV7iWkQAOu$c(u>^k6=<#rT)Sx0kmQi(oC`Z<I2q4=4wM{-@iZ=sjy%
znCaBKXR0%&f{ZNF)b@{x{{R&<8TA%l4(S?g&Y=+sbvvt7k;xqjf;x1;ZhZh1+I$d_
z<5%!Bx3`xU9(4Ee$vw$Xaz@Y>)w>)Ilyx=oCZ4lAfSyUo$>fvXzKQq`f2wHqQQk>)
zXKSKB(mbtt<pu~FnFsN3J9Ru)922LiS30UCC1!g|Xhuz9Yvr?sW?h9<9FZ$z^1-?h
z)Zm=<=CeFSrA?~pc0y&C;qkF#A)y)00uh2c?j1dA&pdVUPUij=u+gq3w$n~TmoM_m
za5J0?eZ=j7$?xe{+6Tlx5NWKU+gXxZU@#)O#L7o<GthRxG~D9!u__W;-1-K`L(?>f
z(fHYFOsdj0QX_+w9*3_#*0|q^H@7!-7Scx|VhfGRRyI<AugV<f?;HciZncML@rhp8
zF1MqSz>U(`$&~BKDA*+X16o$zB=EP1a}%Yz`HEGQ@`Q7oly3gxnu^LbX}Di<sq;c=
zb~$@*65rc66Qp+tpl5dtoO+M&uR8sqb(pnXJ3}zRBu^X28+jb$4hB1MUd?sj?LO&R
zJu2btr;Ke8$O#L^Mpe1|jd%~mjXLhjTeh;+E%va8N~ol+K_?8no(*{ze701pDxDW&
zzNRTo4kw@K$2V~?>5zT8*L;jYB%V)m>)Z9ND$>E0<_RN^c_qS-_$6CB3hK4}mfzV+
z(VF0He^bY7*R-`bS?+%UG`LOXwQ+N9E-oU0Jd`*EcN3f(_2U)k_sADg6Hf9$2#f|$
zHkBAZd5FOWr^-0$HubMK_z8UsdXBAbU7A^=k7!U%K4Nm-gWsilS`~4%)fjX;fFXNv
zThn}w_T1;Fx%9rqMU#mZ7@pcxnE_Y?agwkQ2r4pod~><F_N`bfRm4www&LLss3k@h
zINV1Zlj~2lf*W$*W{4*2ZX-D$eb8#rD3P<s$cm#Sn1BH4Nj-&3r`U0aav^CD&y=Pk
zw{BxQc=Z1O_0yq&E#MGBh>@mn5C8{rSr>Zw7x6=H_Hk`2B2>DNF-bB`6+-m&$s;-A
zHET%K#pS)kw}~CRa7YkbZp2cPj#Rb}Q;)AgYc6w6MY*5|>(krbno#8Nj`*tq0rdW(
z){v$-$@Mi#XgNydefspzT8c)FA@i^vha)-bfGP{?<%mrMqX)ZDovI1Pw@$d{6~SrA
zeX47+$!#Q%T0{%nOC`YvJ&1lfk4~NFbJZZ_(du;?o~LsR*5PCpYmBnb36w|=LGtn(
z938#E;MKV`0Nz|y(%Ze;u0eBz$RHf#=RVZiZ8z;U(KFnM=RfPNVR5;;4Xh6Y4mV>s
z>58GRS!p_Trqzl_?nul-?_`7bi8;sUO<d~2Jv2sfgx_6BY;C8xn&ZlrQ*2*wxbri(
z_X@p^cqHUw7_A*b>N`01H_qe&u_+sf&rmbcxQQ=rORSRI%CbZ-95GOXsK=nI9v|@n
z>K|@~=1(#>yuH%8Zkf=N@~9oX2;?3>CZe7pRh_I{=(<t4*4o`A(LP*qfFlk|p-@3R
zG1&VaYI2w-0|%{13~3xFk%ABm;F8BDl1c7!>rN_g3FFk(x9m#2wJN&p&m?!|lVBqt
zV?FB5!Jenv^P~~yCmjwCx7Le{qdP1SJd+)<#-*6xoD6zbFRR>YnyZ-fBt?QbJgJ??
zCy);-f*5n01Ch|zW)y-7@JAs304j^fjZRWDM<6LG0M9jWl8e2rMB?S5b}%%(7CQ{I
zlF4y!9LTQx2+ld!Gldwe&2L+^A84|GOLZm;a*K8`$e@l|Ho*t4Y<pKltXkY&LFL-q
zi2gzf5JuzJmIpj@$3xzt({xK4CNsfmk<R?F;QZarI~?=J6>3p_^z~%5CGNvSVQJbB
zM1k&9;t&*WRSh!Z1Iz$@4h}|n%~`(^+W@fH$tpf~GH|huFbd$4_yPxd==`&uagN0G
z_oh63#~sgJKDC>dGrKM;m02ECz6rDO1UC|Riq_WQUCc;hwh+q74nyw*XVdPA;yh9C
zXH2%){gZul3pp&Yn9QL-<dQ((d*Z#zT-5EfvXRQ*UCIfJGO<QHU@=fi=kfYhCYPp3
zsx-Gv9p#n1$uc@iBDAr-er>Ifx<KH9G1w7WxVd}tS`wtA?nUZ+$E$oZ@lBte@Y)Ob
zAdsw&Y}<;EGD8la@(wXvtntrgcHP4)58OzlPvR@?3!7tYYrfjh%<4wiqag`7<mcDF
zuj5><r=-5IaBZ(`V7g}9%x`UpiX<n1I1H{jj31nJ#bfN_EmnrS?mOyyh?8z?E;?j-
z^r?<Qf!95_ucACn@NdI1MAsJb&7>5<w2DECC!s6Y<n#u-^HTUb;wxa!rORikLIM8(
zRNy)E`AOoV*}c(x>h@=xu1U!Rsr&_5i5vz*URY<;`(V_%hLNf15){=m`<qq=X%a?y
z{#8fLEIQ*IaZv8JDKz#y3rVxNzKtwmV2wN}ZxC)U>@kziOrF)%_&eZ^xuW0wuTuLR
zz=tL^fQd42aKT#{Vb~rs*MWnR@b1@Ay47^s*es=eBHH0T(RAku2q5iJM=k4)0I#Pl
zbxT`_?j*R4;EpqvXZe+vJQQK~v)FY$nC7k!<y`G(XF1*SrgK_uiYz6CeAtpGgFKTE
z@)h82X-i{sHUQ%ufN@%P7fpD{91F74I0%fNJcm3p40@b}?cSi(^)n(Hi`H9vJABNs
z%D^mY27Jdo0l*}a_kTM1SK{x*d%qIizMtXiiS0C4)uL%5V;kOX1UBx3MnNDU>JD3+
z1<JK&TTX>jq^axF>b@}iV}eaHTJWcZ{{ViMWJ7hUM==4=HeNV_{pC0cT#^_U0Z1W_
z&$LllC1XIMiYb6o;*I8&BZ(R0aurcVOB2um+|%tXr@Xp`+R_;(xtZ2DqKQj9j!puo
z9Fj=@0bcW~{2%`SgbU&IhNZ4zZGQgXM?7)A%WD}%K2osZnEwD14mjGpWVi*rItvX~
z;GT=&_%CfH)oi}f9TnRVvx|ecV0_A=U<q7|gMvm0(EXZx4{4`rI;O9vUuf5Qgm4jS
zZyxr!ga<0}VYY=*xabREuu6Q&+%>Mfr)Z3q7Z&o6prXcr5_rZlpGwxzFYff~=ye?~
z<i$FJv6BQSAmvzh9-#4D@rzu^^)1^&-M$OkA1lS0cuQ#_w%6`A2T~bBs<#X~^U}R5
z%1c>PTf?$GT2~&J>5_T+epT~co8oPANV}g|w7C|tY7&`m9aMQzI2Z+#<YxdJ4r|}M
z5w14B;Qc>Vxp?<Y6EnI3sq(Q>ah?auoL5B&UI`f0g{0Z0_Y>RO`K5f~5#{+v85kr2
z*uea&<*yfb*7wERnoF2o6=LyPz<+lc&Us$vI2kqcp0j%;)vH=ru2$t*GEO%TROEr&
zW3O;JSHbu8!rt~@DYleypvG~~<AdqNX;K%Cy-B4deL5bu<4r>DO+dpX+^-Ww6pa^{
zN^jT(NXZ%c^Hy|=>mlGz6I#KKv`YvGB+2rDW$1IxNUsyoHCgRN!mcD%kg?uL$;Ym9
z+PVu*7TH=XsWpe4ad4s}l(!I^jIiUAT#}_F1r^fALXvH^dOyMTdmVpMyuD;gHL@_s
zz~C#n!YCb1NXNB$wTFsjv9^Ovvb9L0@}kYek(_UCppZ7_j0}!C@+;^4HvU_AzR{=L
zAaRf#4&^7@W2YVKs?>Z(tmrz-7aCpkwz5fU5h_mfZ<o4|K^*#Y;;u8~tev_U&JJ+3
z&hx~Yor`$8!L#2vMEgwe-Fa+FBbdtotN<i%4&mFH^f9PhYPonLjkMs+vRKaW<N?aQ
zFvF<G>5i4+7hWTSP`dEF^~|>t{{Uy-8=JGdeWk-hRhTvaW1M5A1_gRYh5TJ*s_L(8
zp{$8!0Ge|m0VIupq1<#)*eL7NoYmeQ%5Yn|{v<fho-d;P4Ic`$+P{Xh+wDHVQf8J@
zHNwy3m~kOfgZxdjcNoWCO0nVwGWb8m5<=c)bopIml!Yz9IVT?8ocmWH@YBW-=>7}3
zg88kZl08cD8*;>-m`X|W03Rar)RCV~wbSc2BU$hky?TIurPxYAI6V$Bdmfpr@fuR6
zewO@-r}4_&PG7-lZ$2Jq7wGZYUahO5yowZ@6S*=$$3els#bEei*7r{MtD`ok+vn8a
znd6B_AwUEGImUW$I0x3bIi$U?@V<*Bt;@kAQq0l1NI^hPUcXwK!(Jhh<KjPp@2;bm
zn+2LHx%|z|KK$+4m;evDG5DH`LC|gJ(Qlnpve@-lbuCX$e=6Y&@U(!(<|7fioP-(q
zo43u5eT8-!Wzm)dj`vTR+SGyOqN;>|V~n1_^uqEwo-3Zw{7s^GgIu&rY5vEmtC*vP
zXs~9+cn%3n@tos0;=7wYG2&<>l1+tBqpV{BPJf8x_x}Lv*L^nmZrRH<u87h?3Mf(;
za51-`7~`63sEnmqcQ2+$r5tgz3~({@>56U|LxIrnGm$}il`QOS?14xD*|@SR5<+LF
zP<jt;)mOxxAhPiFn40<XAp^^aIcGo6dz$6EZSe}vLRYoZ-7YWkL1HqI_BcJyZ$N!(
zkI+0NsQ98mu6Ukzw$q&Xg_|Nty+RJ4V~q3Y1!Fp{PnH_8qXd=Sh>Gs_#6J-=NiD4Z
z0C!^>?j?rUq8RGOo_phxYR|+SBTKgM3TT=+irV+fEZ1{J15Vk&UViT5&QCx%&3cBE
zEUm2Lv(e&?-Uu?Q5JE$?JDmK-)b$3i^&JXp>*+O3cJzlUv&x8th$zVchkslek7VO3
zHFCY8YUuc);@0;_yEfW{W*6$YIS<#Pcj;FSSQ42EdIEAqeP2I<yg8~u3R@yHgLV)U
z&mVZ97$Y9l%^!ohdDm>NQZ$~;XGWd{1~Vji$z7u$jxoj#D|b(nl{=p}-^Axfo<?1$
z$&lxx4F3QRuOh3RG|V@!!jZdiuX_0Z0A(fqqXv<q#iwc7L|a{>R4VdFGBUUr+PTIC
zIj%m#Op3uFVTmP7Vq9b?z~qkA3Rm2x<Wuk`!&}{QRo@$=00wgT0TlOh+vo;Qu;#rd
z;$MSxe-Y>wnlFYSTbV2*SuZXpA|QcO`BB8DqVi4@b?Qm2eFw+(7FuW7ue6hE6i8cr
ztBtI2$zaDhC#lJ<#?keAy#b`Ou#PM1*o#9eTq%kKBLJ`iIRUaeliszI;-hGpa>={1
z<D09kM@GJ$%JHL;SQ})B7&r$UjEd3I{7Gq$E@JZ7@qjY9_pfUo0dz@cu@9(SE!@w#
zNm0Nv4CTt9=sNN`Rwu__3)r@=ZJ>Au!*<5v)*&U^TLb1qGl3Xv^~MR#Ni~y;PR5E!
zoMpV$*Q>f0NdfMyoDXHEPO(Cz-NwPmW*h<Q^`-Ea!M_!2R&(kR#F}bA<}hywN0ERT
z3IOTPUYX;X<|AD~?)u|RGQHD9A%vuVyxif4z~i5(rEP3Gou|Wph`NopkMu1yUVEJu
zTY+x&%nOz-Ht!keS0LaXm2dWtZ?t&!C$fU#?PIkOw2+}76(@EMIu4bq@Z;f@rDv{N
zYBD%oO5L{z_J>Gv2*ii}dSj3mkzTK^_)AjMFVWc&Yi;PDBNF>_$?22tl5yI)Axi4c
zLmAbxy43kaS7oh~N;5OaE(pL3Gs1)Dan38T@UMYxd{ZnJ7q=4F*ugkexe@OU+2vGc
z=5E*=4y20q!|>xp*5vc9^qobaf=+*Wq2xKi0l);WeojStY&uPpHjvrDX>OKrAV}dv
z0T6cpcB+gOJte6we$iehAK;q^v=}6?u+rY$_lJ-^T3dzA1dS$eP6lzn9S1eu#SrP$
zdH_3$W}9JeZVKB$8VqA{jt{nb{VH8n_AMUI?Gr(DIu^n5V=h<R`U;x06M6+WG_@ad
zb8TfGnRzsEAv;%b<&QW3cRX~(V{11yH}(K(@ZZ{7h7v4_2|`CIa=G2>h8=rWMx%V1
ztJ~h__fp+n#UWTNmLnXI7Qk<u3<cZI&ItFdtKn;<U)$;z(q7!&Obw({EPIwM$2&@>
z13CKVrE|A)dsxiV>@Fg)n(|YqJSB|n5+beb-Ve*Yl<>ZaF@eGKs<&5D_={7vhzU~i
z2;N5fJ7esuLE1vh0=wgkfHs~*TGG^Oml0h~`d+a;urNs_tdc<S5^``m^!6a;y6bBs
zwnbkuS<0NN%-&<C7$6ceiW0b7$?*1(b7>4McQK9_LD_8{KqU2fTPJ&;t_5x#?ff`V
z-1R21wHwQMA(59+js>=2ZXF~5Dv!Jv_Qzl6UN_@!i6Z7%Ec`PhutXaM`bikPfDVce
z-3K|(Q%_*r_WPR~Y1@48DUnYOyg1|3b6EpLRGF4kd&H5<lF1{0Wk13ke-=7pr+gD$
z3E}UEI_`yZ)1~Bhf<P8Txdh~LMhHB2=Di<9_|2zWvaYYETv@ps$pQ0MKTHGL-mO&9
z%$HAFqpH;4w6=~p?DUCJ^pKIdF^NIXs5r;DtnF(~y0~feDQ)D#5F~iH0}F$NJdiMX
zz$UtFC&U^yw4mv_m94>Xw`TAk=v4FgVyule+9eUi5rky6P>^%#Px#Q(B^x0pB`dSZ
zEG+N!-AY>|nGKXq51ObzDURd2bJO#$MbJDsVWlE{n%^#@u#wJOk~)*?#yy8h)wI*#
zww6f(@18^RO4uw%r?BsVS2pD1uc7UVAqd0a9HiyB3dUEd<nl31Z;=Z=6%-O#jsP9W
zH926a#j}M3kOogm<h)0yo83IMv@%H?V|0)*f>`w%mpS~p9x9u5xRsl+t1bFmNMf<L
zi*Uo4PbdeV$>p)zw_3^5?V($fG?Ggca^uUFEDWj`k-;A)B!iy4xUWBJO=C{cCb^#K
zNbhCL-dG?G2Mg+OIKa<6YrODm8qB&?qw1e%h2;gVJjcX@<n;rg>Bpy9x>Yo`-N>9Z
zzUNVZz?H#X*g2+^@6A~9!k`MFK;r|aN@-J!;{f+GTxD{(>M`yqr2z-mu4>Lb_~?GL
z-G?1`{{TH{+zQ(=I&n~4K`fT+uub-NBoQXiNav6}Ju}*`6&*iXhURE(V3OkMSm1&n
zS>=#`s4>)<E(bdghiwDB-lq&QT*k$P#^OLsAC#8<5C`#9og-J$wV336D*E2+M%x%h
zc~hKc2b_EKHRqb<tE>D*)XtCLz4qEPZJFnjjpO^zkKy3qM_&Hjloomi!_N=2?yVZ|
zvd^=0_cC+}JvwkY3hb*z#wks{ce3s4{zol3iMHUq)w?&$IXn-<_Nte&TiO_f%i*PM
zsGwxA$6@sDa0PO{7WkW|YL|az)uBx;X&i`M-*ikffEmAqzeDX_f?>$y4XiPo0vKoY
z6@^+eqb^#pv9&s|s;>ugh?3GxOHqzwhUI06L^ImTpu$j+M2N?New})7MQd1SvDre9
zBYCVdnOp$P$>ZtR4sbndp^n)Tgg~Pt{Gbkd@mYG7mwkJ4<;>8@V8rDSnlcxSryzs4
z5uA^vDqOj=*$&*g?#@R33$02({zQumau{C1MIuKefFC<Z&N;_IImtCzUxMBn)FWT*
zOH^B+#F=au!Wd+nW7ilN<JT4GHa23}6{L}-x!JMjlO>#b6aIOlQND{#w^=32yL_?6
znB5`n2cY-pDrZq8ZiPZF_j{bAJ`vM=J*B}C$QCPNBZ6mUX?FLFE_RYeM^AH5+|IJP
zksN6nWJ3ga2@vjaftEeb;5et<TwLEw(#oD>>W6Qal94ZPzto<!<K8Fn2DcB!{R>KF
zy0p?B%2|>q<_x!aj$Fv<y@RIEt(+Lk3~sI(wcM4S%TuDAB^^=5e$qZN)THqZ$AqD8
zBTcnfWSpaAuASpaM(;&k!wc#+9Q>htO1n>tx9O<-PS@s&ONl~EEz3@*tQsU(*bRUU
zprHzSl?q!elU!X8_)$-AqKYbn6j5FGz^E4I;+BsDktET`mniYbp_SCzOO+t-K^X)Z
z9)Nul`#=05e+Jk`;$2oKF1$f`Z5vzL%L^lE;j&$F$NgbOP<~KX44{xsbv{1G@_1kw
zMZ}^xB9IvrDuPK<f<HWD*JM0Pa|>;_wh|{y0u=poinRKsnW;w5w4oi2(;UhGW9Sb<
zR|>JUjO7Vl=fplJA*~tH00+)E<07tDO3iMLjz&;0Ap3vytLlFhd@=Cmy#W_Gd{Icm
zkv+HwbDlUH5$#@MuY4BOY~&}yhSuWLC{(s$V|Bpml1O5D^`@z|K6H6xcULzN7;Yz)
zSk_QLW+W-c2OhQc2f+PEN$}pzAn}*CxSl2oz~kn~$oy->^e=^)?cSwv{k3B*mt`3Z
zB(k_rImQVY;O7__C$)PQhcqAfN1}sD(XEVk2um`$2uzAjPR7s5yl0#f-nFGgz4SAw
zRU^67(Jw6~jm(N9LWQF^Y<E%Yc^L0sFKRytb$w1-$uw`Y*(6exNOd$+X$DW+Wyrwy
z#e43ht6x~@^U0)(ZDM%abg?DCmF<uy$surDXVa&>WojNOmrK*pyhJQ4bqV7V#{_FE
z<zqb^!hyHxl51$tl$Dmh*JCej7`yCzuc`PuTJX$LzOiOu+~q)Aumhi)aQSig=DF*|
zGCUu^g}@HnDCem->0exUZo|a4UMZFhdswl$)1|gssGvx|6C>woR3H@tzH?Iehv8R-
zbxDNnq{VMK{M(@$RG;>f?w`n3RVea4TbjbJGQE$K;1j~-;U!&81FI2}>+etS_Nj3c
zcOGl`q`1j)N$J?vuWR20HH&s<(J$?<G7E?$#4>@NgRvi#d1j~J{cpobA=WIUv{!PW
zB*`Nj<lti%_pF>-=xC&k7x6Wvv&Lk$mP?1qgS!C_7;I;n>wG({-e}s2-RV~%JB1hy
zxMd@b3iKn6_2hc1974q~RlELptwg(IA>x#yV<4e9{{TGJPMWhzseIkfO&W#9n{Z~d
zVF%izH&et0<dQ;3%PHWVdRL|C9wLhS;eM~D#?d~lJ&nX>++`9y<-TA&26KVUeA%Mv
z(?xZ5CNDac9J3R*gVWNxj|=##PqDdqE@7G7qIgkP9G1ojImSO)=c!I!&y{LgY0B*2
zuI#n{01inWp>q*vNieLeM2OiL+t-7EpIX)M?~H9zQ@5W`vS}JN4YD@j$nBDHKRSPn
zF0OS=G^|M>fgCW225>p~hy&lPaF(#j(<y{yv%&3J@^ePgCiZ$B`|$5t+wlWLyG0S9
zyWOy!6cBoxcFlc5r`_JqF?aICyoeb?<QUivQytHI_OF({7U+H=e;4SNx@~~jZ92;%
z+z^DPP0ByJ?s1;g^cJgo9+9Zcs$a$C4L-_g!bC_?asj~a!SBztRO)*etv6(H^UHmX
zj&^p{QXe(rk8bv5#xMs=_N@^-Pi}4^nm2?D`H{F~$FT;uPXc(1_^VBeS-T2}aV^9f
z7XT`PR0Hk-`qrm_v`Y;q!Ix0!aNI|3?JgSSfoBVl8v}p{9Wk7BtSHu8@=LCz&Ke=m
z=w2AU)oyRsNQPVJ9So9~nSgW1Aao>mz~ZeuS6YnHg_~^Y{;p`UQZ+rkymabEpsW58
zK4z5o%Wav#JxMtglkq!Vx$y6WbxlIizkP3J^G0|e5I_Wv#<itg!jh=gtj?t_Y4YDg
ze%{ew4rAq*jmMyF-*j*)zNMzyYA~R<5)c6j=tyM@FmQiLx27}QX?8QY+|t1ujD1N^
zNgtggxAu#D6`8n+ZlzY7y+v4CZ5ytQwLo!)5<IxOdy$~U-L1F;cPZ|nK%rQ1r?|U&
zi@QsaKyWGW?tK6FpX@z&<{3Q4%3Ak*UFT{2HAl2^-yQk4U5)2IHQn5)Cytumv-R`r
z=Y=+rI6!=T7#9KpcBr`(f-Xs-tJ$Ck<<DCB1^Lq%h5+9~Qq#T!B=ocK+5s5>>jb-U
zp`$j}IA<%#h`TD$@|V@)hAhiZnsb=UqM@T7(8huLS7r22LHxiUlpi@WhxBf?;Tj$f
zv077*tjEFqXCVZCJ-G2yT;M+h&GzPBDbWfRAN`z=ncg`6Loldgih2&PHL!pvuGebB
z9M=JsrlS)%3p`xt;(`XTAJ^$H^QuMeF0+qS{)+S5W5nNd&eEdwVIv*l+EqLpmmQj3
z?rw&B>YC$&ii~Qh-v22K-Tr$%gz3VfE)LHlJNA+fS3Uait&<hb9b;lB)8dm_{iF*8
zZxgld?s^5-p=fOwnQXL#_z@#n2_s7`)z^WRl3CJBBj>Xtx@&{zz-45%86c>0T}cYc
z4WsN4Vv3Y5G^tDb*_v2)iKjNp`V*A#60?jJ#61aO6n^$%3>96DXieY<6!q^g>FKPW
zKw4^0{1EY1`s5bnBlLy&3aDSN{Lg@nN64P?-3A)q9Y&t$HIE}3J<DySp+}ceod`H_
z!D&{br?I>DkBev9QQXE1rmZhIjZWxhXz<DS$&6zbY<ut${fi*DCy}hF>jS=lMhs(8
zySbZs<*hht*`GkY636>Li9Gl3+B{^98d*ASHr05~M)_;7bLx9mXKqQkha>9IX2?<U
zLew2@e}38A){4^$K({Jg*Y8VNA4nY$VZlb61?C-ZTsuV7d6tq#X1LZHjeHaak$F=P
zhP`fqFT_~`DrPI57ks$c{*WGNr;_68jObB*_19sv^Hxb;Og-LqSeQGpX$e=%rITtQ
zPG}%6>|(3dw-kC3nq|LCSXM4MB>}4wwfy{Yr7~eein8CbS6nN}(qYjwKe<5y!F8)9
z%(%gZUrvyCDACNR1W)7Kg^EX?skiHQvCs_4l8*P#*8074hs3jnw;l_nY(uZN9tC^C
zQ06D^cRSC)=`uHiOM1LN%Cj8<A|N)gu~=`{IaN3VzpBNib?-&vUq26UcQDbUAd)^%
zzf7Noq&rIEyr_5^jC;fsD4uKYsre%(7E`vL8H|XnWea;`7R^BmoATgrTgXh9O<Riw
zdHsl>=UIM@^_MmJDctdQ*VWJ9pD}Qf%J&6=sI}rMUP@)kptC}~KqPGRV@ye<sOxK1
zBcF_2h|oghxLDc>(?w8)(6=mVeRk^gkHeT6%(psnBO!>!dhvl;MBU$}GMSyNi*Ue+
z!~N$~8vswTS<B|EeJT<;ijHv)?*TQ-W|_coeafDV2cc2t#r=-AvVfWmzlX#YJ`_1j
zsjtbv1H`i#(5b3&DhThfcUbRZCwV{!4;H^0ij&8j6<lz1HgJvFYj`*w7_P^<EN1l|
zLY-b7UB+4@A+{n)a-VGsu3rJmK5Dpo+TH%Mb_J1TEh*A4cm`E=yIW|gT$_=x+#-i^
zLpw8t7hjjQZ6}mF4ZaKhP>z@S`<zXk+I;^6s)`uI5r?}2b@Qc5@I3f<`XYISI@DpI
z-Li0)@eUy8^Kaofa3i^I`QyB30Y=}kw;M9xO3R3~5vlUC=lC&WD<RkmgL3=li)HNn
zXs!JZ9P-je=LzwN`~&nlsXtu?KOKSeQ6(<(fZ$UZE4Zc#Q9R_sQ`F>4%W4DHp1i30
zLcWSl6&|?U;cCsETNWI0#LDX#2cSe0M-b|_8nw_N<1yB_bDQyT8KZ*>SkxRu<G*lZ
zIuB_~M)X@i#JL<2=2VFxhATjDA?sKw!hQh<$#M@)v-G<K*rYS7@oVLb`>)O&i)5BT
z1anF_PC_jJZ_>k_&&XR_&K?D?WtYq;6r9%DadWcNWc}r5Ojk_<JsI03!t*?bjXsg}
zw|cS<NZ}yH0_1k6{zEH|G3X=Y6d*WB$%~6((-3Sj;h(ePeVpBt6XX18G46TuK72$#
zh+63bzPKM$S07j0_w0>mTET7F&XGHVp%L>fz?uHSJ6y=L*k`Y(+5T;jz9&1ioSK6!
zr(<wjn30qY#eJQWtVTR5zgfilvwClh{7Ewi*<1X*`l03sseHID_72v}dt}N-vb`Uo
z-*+>lO5$kDs}_IZAT_i%$BC4@)}~w0AN}MC-{RsKvQAr-x(JH&vyQC{R9uu15-`N7
z{?WLAd>Ycr__rxzeth4I$Vj@%nACZlMgtq43w2W?kMwrdY_6O0Gycg(5$WAmE@NfV
z>)l92orDnIV}RW}#PLt-!g*`?+u?r*D0{t2oG<ZLJp4hjaxmhkUxTh6AEMU8{L*?=
zr$>)QVYRM<`FPI!=JyiJEv+%iDL~fmqyz(P!lO&&CXc8?&%-a7{?U+D{M?~QE+CEy
zf*X7g;F*u!EVQ@Ldhg8nQ}?rafzbYSZH#9B2yvC>b&%G|h}IA|_<}g@ufo1$WD!=-
zt|f&&v4C9IPAHh%hjJ9gAG>2la{5NuWg>8B+g^{4;%MMuN|0m0J0|=_Fgn-b8Kf{|
zinj1`o}*@K58ddX1^6p44^u^i%5_SwB9~`k?|ECJZGPWGn&2?Ck0Zwu2*4My%dTw8
z(u{7Xb4YbmSblzMrX?gio>ka@Y<hB}k5Z}p)65@xp6|FHfj@r(m$>Au;-|88S+Y<q
z-4|n^NrP!~U3wfk-u~mpE_D?Or32N2Q*CK6g|loypmXv65I7uX#H{w>*-=65OZ@-p
zn<X^+<xj|S>p!)hrTCtNf~b+?U5BVh?0ZOCgB0|;4LJ0L;{+`!kK|+qxSQ~cgvjfg
zeK7CHu9Fjbm>aIl2H5Geo4lf-h7il?V+Dvn67#2mu<?FR;l3wp8L5qT?lUf`<RdIh
ze_z0rC(k|Iu$jH1(~D(=t~{fa-_|5qma))?!V9vkUC=S&dI~y!qJ^`);AlRfiHZDN
zcWF8%jLYg;aomy2MdYPHsDD4_4yo&A$9d}dMdc5~px85f?w(2Kd+Ns@_UjHwgJABy
zi=l_wM%^p={HS1l$9V_2!lsV7ov;HrwlTTxu1cbinEDuMl=64iiU>;t@ttvtt8ccc
zj`IKVtggu4lt|(v&zZgcLntzAUt75fZWoM&Ba<BkDIJ=jgA*0NQZ0OfYlXIb8a;<3
z)DK*!N~5*qRjg!O|J$}|$Ppr*ni4-Q@2N8HC+l*b5yylP*&+$+eUPG+5(YwnZI<o}
z_^JUU;lZ?zA;aT`{fsNkI<X}I2EU>YK2MDWpD|5(()_Ac3S~X$n1>CShQxY)cf-l@
z`C$I9jfjKEM`C@xv^^X?nvs%g3iSz1-oCiyuP^h>)_*fv=S$a-#+MIlwKy*h27G*S
z1TEi*)1+5((tqlEo%cwb4=)RQ)N?F;fq%EDnobCsbo#7A&?tBQLy*<1qX;XWEq1=c
z64i(v<M}x@D9g2?ut16SK;+EV`MIGkMbbY{D|3A7>vb{wVrhN4l8>zZrfed^=QH!S
zlm>7$kF^Y|?U>Z<Z4q_0g>Vg_L`ff^J|{f;>&7)@Bt(OFioKt0TIwoK)+kEuN~Rv8
zSc_YE#H=Jm-U-oQOFS3{6WM9NHt&BF&}SQLINm7Gf-oCLO4tQb2RM{-_J8hmuyPXj
zz_KIDbun(l8;KF@5K=-i9Q`M?8hUjCjJ|nnAb8ZA{l3XB@n&=7)qM%6%IVc<fxAsd
z*B(EPYPBVsEkZeJn(Y~G4kDnR3f$*&tg%JxlG4FC-CdIQ@hahD3<`L~kvADTslW1n
zL@atpvaDuM*!o;gwcMX|f_W~y+)oyG^12?XGCl?h@HEPFmZTi!#*B-jO7}hE)G%sX
zG6s)1P|*DxTYEIsk>#Jtvn{0OjS_k?PT=0L1Hjr@^9svNPC6oMy4SXi$#y?f*WQmD
z(Q-$8zkv+p`Qxa3IB`W;OSoR$@=GmekYZQlY@_;Cf!gZff84COaN*>cpb!)y<^qEI
zE^;a^Z#+yo0<go=jX!;<b(jW<c;+fN*yoAY`3m-DPaOjPxR@_er#ux7IfuyyYcZ(x
z8H1bPnN|X=N8##e%<SlByZFy7n2KM+2+O(qFd%5pAD<<al<m^*RQaI?A5>=keU-`}
z5A1W(_<@nQg4!(X{PPQjv_05~kwLSwXXcU{_>{0c6tI(mT7vz#iqgSw_$g6XE3la&
z>&keIxbCOASoZL@d-LA(7K<pxI*g5gBo_WCgVGkaeiV=QPS198J=3s<sNiLLx9r{Q
zXB|qF3a|?bHu&Ki-c4G5R~yw#qnCQv8)0vofo0rYe`^$X-)ds}0g*WB?*%1vQQCdY
z)8p6|_WC88D=|UuwNHuWwCSJHY)}fq#%4EF{zJecebYIE1WLekJIg`ue-_TPPORHx
zpiM~u-eVmxPBw+RshcUC7sD1?(k<MU3F_&uGZ`#%+(Re0j6+2{Z;{$wjZE5mzI}Nk
zYD}d~PdbRfoCs({?0XnR?)g%onai~9%~Y9|elMR<RCkg`G%wj0$Vw=;PmT$_DW~=t
z{|6lrq!ee__}pK<x)S0%$zm{Frh0#362~o5P|rw)D)dmJj_ONH!B5+<cyF?`<19~J
z6mvEIZ*;o=dZxckXw&^MF*h9!dS9@~o-Q=4{m8Zhfcc*K>*dBC+p8HqQD{H8P9)~i
zp2>C2LlvSRLbq*zb=r|Ae#~y)QE_nFwK~7!pvZmZyYMfWf`1e$j1_nX39h<*@Zbgd
z)OlfeLeLBR8cX?OceOa&=%G8$FK^2W!lY;ZgnqH%y`%kn8C7y++gQwz6=3Jg{>=vo
zO!Hp<ipJ^d>88}qvu%6DMDQHcVcNPdz3%7y>GgJLO2)k){wmjkr4`V+Dz%N5@lWVz
zx9Q{Im*rs0#hP7(497%?FGX_V`rnYBmf-@bPiJ{3zuMEcbd7eZt$~>=8-To`)Cd#F
zVJuT}#-^le<w7qmXXm{yeQ?d~a4U9kSi-@6tG}m9#q7k;<X&uj;hC95-u&S3R7Xax
zjRS|K(3qSpIfx?|wl8EF<iAW60<3@Wf{7@C44m#rM?eVsjHSLOzi&+Ve^5Otb3hN1
zgPO_{X@WHrF<N~ugsANhe4sjBqU63W+Swa%X{RDyiR%W6eu`@f!XAjn)K(H-mt|`%
zWQsc*`EmS;y|dHMXg2(LBZ1gi;_jwFg&T}Xf%J6_Jks}~5$uO)Y?zAamJ<bmN&d$G
zJ<#s7VNgilM}`W|F&7R^W_oUzpdCuG)3Y8wERMe(wpC^yJh0h}W%;;<O6}Jl+pn>G
z(R$!$W4MU#GF~L8zPWB2XjSGbX|mX)3^h}mx6N1kHM-`4h-kGB-;mzz3)NcZ?I-B{
zE}tL#$Kz1npD<e40ecTV3WIwnu?IFUT?<<EKHMnQhi}5073!^g6$>67z4Bl79nlg5
zY#O9?_FLyN=I)OsOzzXh3668i0RNKi{^pavkQMvl7|h=~b6?VT{G*-p5}PR%Ce1+#
z#Vj8a!w=BQThZTg$V^>ZF`V`CVYQ%%#OTbIDzILZS5nS$VyJdqea!h0Q@U__W;AXk
zOpuPj5Cj^PO!P72OuQ{t_%bqihcc4MMx<;NYJ`G#xzq(YT?-ICXz7U4XGqxHPgQEj
zm%&kraG&u%0PDF^PVTPfnrf$<av4@u1z+fY$2}GvI}U^YP7%FW{#hJ@pt^scIRX|Y
z<#u#T_fg=1`zWeVT~>9o=(Jc!;l?BeHWzyT3#+#}VXh@p&5Hu++HMRL+t87K?5Ma~
z2%f4y3;nS8Y!zRAyykoDMd+c7n#wOO7PwXio{fK+_IHhbkuG&?`O}<H;^^)kN<rs@
z3!b+>=D%u<gtPgtGho0=N5T-MBpJk$Q*}wh`Gqc->&GyQrau>R)8RltJXkfV?ySYO
z@HD@GI;})oN5{NNiKAa}VsT;{8#c1fhb=fPhSdnBmRKDIEPwMT&_9ln`LIta5e?Tj
zKDufxS}qi33_mn6xgSBsB7~^{S2^BiCKnM`92gczTSm&Zm_Ks&8T6I%)bye@x9NIK
zS>>1}1Z-V+;yXn3oA4YRIsywB?Sb}7ej;`abq~Sa>LpIHuJps_U**U-#CltpS^6-M
zzRxm>Ma*AS+?u#5Em<O~EwH=t@Jyz*<$H?7EwVO#fPY=1s$g&E+?-geH!hve25Bx)
z39!#A{SIt!N~qW5UU-mHnqK1TZJlV1^*OE`u#!jqf`S++wBsMqe;M}&GM?0Y|J7bB
zws4(EtIy(h>IKfp=i#!F=JdtpNz}%17V85)=auA9%DbeCsb!m=*U7P$VydsrAwFIf
zV80Jr7*=3_b<uc2C4-P8(+o+daP>M4@tQg*<{JnF_KJQt6OtYv7zcGZSim%;GWbYC
zzB2Ubk=EYL#ELpMj7G*JNhtxrF=|OqZILG9SoaSUh)<^qC#yhyV1{q~wn11&GnuOB
z2ZuWV7tdSx^jb<~Ok~}Drly&bzOIfTuhjs#&j%y`FYTm4$KeW(x;FnIg!7H{EOUg_
zZ0N^>nej}phBE|kYn5Pg)6Bc?kvM?|VEOye;Wdl~vy;O6cRsT0jp&3;Ry@1WpR)!9
zxUl6_Ikb6Q_87D+388QgZQ9wW!wls8h^!UBy?=jwuEOB4VIl;g3t^z9Xu!n8>z^&_
zwl9+NBIQygXFm4W?X4s9_|=YL@k=IUbtlK`GRJ@MAE|*dpYKY1d+t@Uyf6a<15C(H
zztC?^O6kbKJ0B{VZ(;b18eJQxSp&Sh$H7sE0>b7!5Jc<e#a#M7`wGoCR6~$jqRUJl
zAv>!lz)=V6_4s8Jb1&)upFYu;1LV1GM){_uId&>_*ahwghOy~{P>S6VP3VDpLRdJd
zi)m^6C)qD8hE7ygbF>l~Ofp&Om<8efITatKL%~h=weiYxs#B9hIShQ7WhlhjCsDR^
z8GV41x)Ef4S?9kIRz8EzT`|85UQ-XOKi3ofn<+|2&9N$DQ5-E(g4?i{)}{<%vb_So
zhA9GXmW6hZx0~f0k@WK$^bwZXeinQG?Mc}F?Ik|zUsY~GNFs1ws@^gd_HOFC)N}&O
zcmHI>7qE27vG%>C&RSL!<nDFwS}7@x&ckOFjOwW~TZVG2zOTZG%dK`5l=tPB#(4m0
zA0DpF&6qqIX8e{_X1a0eeZBGIJ&ne;bc)nfEsb$~9JbBa?D>m+$~`DbacfT|kv2ZD
z*h<o?9q4r`a$i#cy8gEol6m(Z0>VhOroZExHFxpz*9LL}q|xN8Iq^aX@O9loJDue4
zIqT0~P2nS}G|j51@Gu@EAnj6f7+;Q5k&qTUOo;M$D{q24>VVSCUwa~OjXnM=d)0=D
z9c4Q_I`v!a{rNs>91;Ya*M+0*fIzP>h3pPNHG@^~3A^Gy3e4)VgB|2*;PcZ{uB4DP
z<leTUwt!s6p=ZpIiKA=lRC$5P*!QBiioz6UD<EX?`jfdz2Y;{H3WxjU`!l{z2gv<e
zr#Mz7p4@>Mi8|9%64Cs|l7ii+w!W7yKuWp=7yK>qv*oNAB3fz}i5zUy>pEpvS@gF2
z*V!O2|56cc=-~ldxd`;LI-J=07%-S2Lg;}ZHK%fLWH$m6Wr7n9yU*ZY?D9*UxMBIS
zc95aOkGLpGjfYCn#vfPFF}GBh!;V3<vj8oufeq)amn83`P44X7y~o4daa-%C0eJ5n
zB|+N`R)Z7Yi&H0No^fNZwLa>}O_&!f#hh2^=Du9!zgr`LXgU;`KO~?^4S3h;hWLD(
zYAOfPQQs8*=w9L)0A3N}-Nzysif>hGXLUoJMk%sNI$n7rY7TJ86lfTwb4Cfe=>x#P
zrmDM~(f)a<HT^#2#<E1|Rp?k#;GmZfG)*3y<+zLHAh~AvRO`x+m~@P~eOBv}<G5U9
z{O5F`n}B55on)%*Gr=wPh0LMW$)E~Dm3xR%DB6Dr-ot8rNTKa0u=gNfLYgtuTauLD
z$k}mEw>!WJOuyKuLI=wEiHS!fp_xPY<W^Q;QVap{kLnbv=A%7^pAD?N_S9Js5*W)s
zXp48_aIc!|L>0vW`+03;kE25mZ|qAUO<p{4XP9mZgf=g2se}mSWZy&8^b=l>thRpr
zEwKss-?wQWQ(+v!{|>9xz%tA}m~oCDqdB#vhLa{wCjn^~Zx9y|{!Vm9+wivlM{~ha
zV4}wYNg$Cyw;!>{3p;@a5i$K69RI146){K<Gf|XK1vrcn*(<!_Q?_|;o*2?N@tU`p
z!ZEHR>C<f@p&+bj5UtDDZBO=L^-*R-otb*knV5cnRk0D>kV|okOgkrV$f}k{Cv<$g
z6mn{)r`kwq^WOJ|_t6>%!A<z?t|qq2s}_EZ&a<6wT)p)*N+ev<#x2Llskzrsg?I8E
z=_utv5N4hEFDAp%WB`BvfJF)y?h0SO!}>f%Vtg_e0?g_^tr>AUY0cq{R$maKvtDFH
zIX%>sVgDhF##`a42FOFmka+o8Fe$7(wwdtS-^p(kcY26`N6Y`3^1v=*;zmo(h?lh*
zn=}TplC&Z>3^ZVm$T`qa)I4kn-oj|Yf#dCGm-g~id1BU7_Ybvmz<1%dqrxw&E~CT0
zMatG{4w8k2Qf>P0_UnkQ-bY-S4L{3TG%GAvaLkGMN7-!+yHBPanVaJxBc{%$<*UM$
zN7*GmXIWiQbagm&5@LK`Es1v1)K4k$510CY5YjzPI<5;@;S0#uAEnPI1%>OE+FT??
z%WjJu=r}^L=N_vwx#T>qa*%lr>)&9<t=)dM(dDa-B2I=$sbHeTMk@lD4OS=$E8dtn
zX<$t_?-<eIiT_)b%dT;J3^?uRT5(iPc*kz(TXAu_18ZHEl7LTqqrlqo`5z|Yt93sY
zOr`h^6mcFdVOMW}cQqQ_mDVYPa(lJqFE)km5E9bAZB8$vLOXGrzpmt}6B{msYv^rh
zd@##iZ&8uYj6T<VgWgxkx|}tovf%n&fY;BKN=rU^<rt>v{>{zYz|E;B^UVEss@dF_
zq5?_1|1yFQ>wBZd4QUtE`;8r>s(r;6bMA@Ove6a*5oA;HLv7h#3Gm{N-`oCJ)6m?K
zBs&KF5wUVRfawu5yKB%x0aJM{t_a!V<fir@bH4T&-)0NIS@@?5sXl@tS*gmI%Ij2%
zTqbjVg$SlOWNES1(j|f?!Zuzd2~0D0U*As-!u$ldsRY#T8hbFtFM?2i?KKxfu{wg^
zb=d>B%XJdp6XIB`rGDQzxLL~;v3GbtS9+$Uu+wOqWB+)m(Vn!m;${LLf`_7l&sqB=
z7<}v0u6R}wd6Z+0<4z7RsF`*H8+f=vW*p02OI#`E2eWxAQFS{lBJz3+`cYf`pL+GL
zzWIB6(j6KXW#ydNVIu8^rWq{9XM;Rha??7+>2`Z0cX{TGd?YMLNk>@}C~sdC413`>
zI;pucmv)b-EbhY7a=bShV_qDGY#J;<vgjffud25Ahm)9_<vZ+?ibC1`R>@)=V;3Y~
zQ;IPk%qsR3(;9||41*d&4I6Ab`=Bp06)mZ-c&%P#ciz>lrvbJd?g^Ye^94z~7Y(YI
z7v5dv?;KD9t&bIufB;)II=Od<>uJBJGN~VgD+QMCV__jf9iH>@tvsAr0FGe$_j<r!
z6N%;#B7FXy;T2>$8wIuR{Df(7*|O<B;w36zFJpP!-J1IkDb&c+;IKZjqqb>5UC7NS
zCC}VJ&Xlvy6KHut{s8guCT>rH`IN-pbtnYK%-~!4+_W9HlA=5YjnKrcc%$yyM~8;9
z9?2{E^Kk%pyKjz%W}sr@JtAHHNZK2csm1-Q+@qftQER_5{@#%pi;xBR_P+updB@y^
zTJ#PWVd|I?g_pMTMYS1Kv}|@i%qO<6`w^qgKKA`&A_GZ0M_={V38k>Vz9(D7t-0H9
zcmb9R1N9jH+2`3A(ky^E_CRIB!%45S%zf(Yqk@Vmc(=6vr@H9+`s|)<*k-UT#!<rl
z_V#l2O>d&1ZshKN2(jJ*rhs|P334-FLvg}@sWi4SC60^GrAb}*U98iK^d1&r7YHSf
z)(?qm(Dh~vfvU`5FXT&6<KFPNrc8|UdM&uGgwn=TgJPN1PW_+EqmllV`cQykpm?eA
z_DqMR(#eN|$|x7mi_~$Q!^~?sobI?)+aQk*WwX{vZTk}AMvA<$+-|Z}{T$rR{$u1V
zI3@9j=J-%SXm+{2?%iva%TzvoU2z+IUI4SfFD~9T{4a?LESkx#Hx%7xd8&1r8>VMI
z%Op3G?q0x|Ib~L2J7HnqgT&psEbM|Q7{52+j$KBd(y!}>sCKAOigiM#3%Q4^H+;)l
zdi5W|AQVIT(aO1YL)mxjt;B7v0viPlopEwKAwRRn|DR5ctmk$^ZYq0*>L-MP>k!|;
z)a@FlGgIz^i&U`|m*cO$g!@Lt5lTKw9n+ni7<sSJL!)|2jn4eN78}(0%sSg*i+E@(
za;z~EC>Kw+o5f!SM?QKd0^A163|EV!Kgd-4%BesMB_sXJ{oA{yL=>dZ4(Kq3O&tT4
zqH?Ru>{kTzJcc92uu>DAb?ZW3=*oSUhccceAXWyzcUvIPDn8;3ulw)dvbgCh;%vSk
z%hP_BpIt_Nn8AT$%rvMdwNgU+fJHFt^&P{eT9Mjge7S;!c;Z|t=Bajf1=^|N$l<Nf
zK7Yk7>nqO|FQMV^R0Akdzc%T2{>9DnTl(Qy&h2b7=BhA&K%15FuGX=`HM(hCcqkKp
zqp5(*LhBmSLwW`k7?6DquY2*DHT`PMUjOV^CGdHoHOA=hxcw<w-S8=2ZRrk6gr_AF
z!sgtc*keuiyJD{!M|$zXtCO^>!=ekn1oxd*#PZo)8Ie2hc^#r}=ws2K+o>}`t552m
zRQ=R+q1pYVRvQSD70=WOz&>&2073WyY-$I~*J=JEL128Ux0|sx0XqCfdqK@1guK-C
zU~;u{RdQi^&2+nx^tZ;!L!NuF+h`-X#K`;i*V=%?`^ZuU?lk%)X?k_GE=GG#MtWJC
zT}BA1>D|of8>(M1!RnU$4O_VN%|5bI+e!nZ4W;nv;|@!n<FOffpj>yfMo06XX7V$V
z#7Q=euQXD=6FHG*+eD`#X2Z@Pi`5_};HRhJ_6YJ7Yde-;t&=r~MnK}G6R$Q5;4Nx!
zJ6@>sWr;8$3wy|N9AD%v!$86hD8{tUKg$?>$@WtNyNIx5m{|A_B_@wAXV$atzEx94
z7<Edbz0P#52l&@N!q3uzFd?!F{^sp7c3PZ=1Gu}tt+d~x!t{;0UGFaT;I^Tzz{{bT
zxX?-{7uz`?SS!@fIMud3@I8Ftc0_L-dgc*7?2j22OL>>h(DD69o^?qsOwSVUD=APf
z=W$<o-cymUa~lg3oLEj~`^DsI>beY|*s)XC&bcI33>;==VD?DMI_bgAX}!vE#K{9W
zwWjJ$HLJ_s$LM-p-1$%s-VH)lk77Fb6ZywCV+)u>pHglA=e>I**{oO^#IKC>0hMEP
zERUQc^EZebRAV4d>{wow^hvsZn-n2~u>iB}ILERl4nneE8%KsKXHD4L+@r|xeK+aP
zGNvF;xJQvkUh~GPzI0iwQ=p);?aC7dh)`j>fT3yC93q&k+1RYF<QJKOijssQ^l#%1
zFb`2ztOtvl<n%`0%6GBIpzRw+usMbn<mvd)EyH~hCDOIo!aGd~YX&ZHTWnb__1_YX
zQ}cfGO6wdfurJxOi=EW$==amPIw3ZrJtyR(t>~(?SHa0HMhFuIq+zb+=N@fj8!v7M
zWNYfnjB)d;l@8ZD$H(5Wb*^j&PrAN|I4t^D*Y*D)WF&}k_G+E8Y8>kC=--im$kr`G
zLt}BuP2E^$`H~48^6m9qhl|$v9<$Ah3!ETy8V?b;dbI%u_qCH#c_2)OM)D(?R(zzP
z_8CP$7<8MkJ!dP@qnuq?cc9ONMfyiT3K}A!yc^mv#i+Qd$`m`E^Z7h{uXcp^{dQb5
z=blQvpu9i}&lkEf?fb~Pp;!=h?*99kX~(B3WuU(59er+(tv7XsIFI^C(xNjY6@P7N
z@Rj!3<Z<+3HY4<vH|=pgG8^f`q(`-Abu=*8w$ZCb;O$WV<l*xmvr|+CCm+lHMOdEj
zF@JzcbH*H-u@c!=D?b3UlSiN3A?0eVjj2l+Bb{<jhJa_$<a9_X;j#}g?<Woeo2Jwu
zOJjsT^}DkE30HXqcZ5*Q-Q6{AxB6o&wlCQ8Ba+zu$%i@@rLA4QpIVVvJ>5A5xNN9j
zigN<1@)T5FMb5$j#EGpmvn<l6%V#E{22EDob2b6e?l<HK&O)ng2wMmH1@~0|tFsw<
zzuU8EMv9wTs+m-KebPvk`aUwo6K&2rDtd1ziX$(2@BKRI(13^jzELgB&5hD=8UrbB
za(Q&Xetm!cY>jsP*G;KJo=O&B)P$xXBy>ixx{yE}U~4LV<|mLXV~YH^fDUPOudr8I
zlGNBfMEEbu=E0S;)10xy*m4y(=N`d_Z(9BuOJusN!#S1n14)H=c(UQ%9lM(HVaBC~
zXH#ROL0{&FdTKHb{T)vfNJzSsW=RX*SH6X2fu9_8?$J};S1FVDJ83gKLF)e@l<Q4X
zQ3P{RXhA7I!g5FW`oGt4(gwyS>;HaG8}5xSc=9kK*&7|f_zwYB)xG%9!@K$Sl(Q>a
z`48(Zl!QF_1DW>%3Ha!ngU)8u)pS^Xc}F$3(sG2l;s1Z`WRd(R5)$0U2bu7V@XXef
zHC2Mb4pjhz$=b$TngVTX2TqMd@sA!gQG%mMup@ogOL8X_?EReBC*>Pxtk(evJ*I~r
zX4^f6T;$hqqikUgbIZ-s>O&;4J~d|Q0UoJ94B#{bPafgTI<FWq3WRv1vo2^sJ-*ct
zCzZY7Vd=ijV7y9j3Mys`w*S+Y#~uBEWX&PWqU9J~0DwLTCJ@Z3RzHb2&*WQHTC^we
zXWLs1<=~#j3F4CYng(C32!EbxKG`C>>Ww-N#v3o)FrCTn@+QeJv&QANH?`sz(L;9W
zV<6k;dr1rpHh%0DaZ&BDS(ftt3)ek-QT*S^)KRs!YwpsjYu@F84c??0haPZu9N@b3
zh4Y|O$(kna<|hU-&lv)HAQYPKuG1bS8$QSPBQBHKQWy;8g!&yzn8^{hQE5Jg?B_?_
zu`&i(_oRDAGYHfAMOe2Wi7?L~pk(MA{^CtoE?M7N-THfNqQ5C8-W8U`5G8fOfQ>y@
zhKhoBM+Act9DBQd-MkHYxjWy-WTSUweeg?d-IDJ=RC_PIv*b}+teKwNCPwaKaX;A^
zzC@B83143uRgbf-gI^rbnVxh>ojk?dO<wC_o$@|6lC*k}$GR!)i-Sg~5(61wy?bg!
zJIYx_`f&AM+oY=H+>=!>7X>-0l^fzt6f%l6vza68VZ;o>5i{0{e<aKEO_Q+mvqnw=
zZUbhyj<~_SoAiDT(}?!15pq+j#CL=A#XJG*nm!h3<g4=HG=v*y-1R1_W|A*m=R7B!
zFK{gBXw7_m0Kx+R;H4-m=)U&Gxmch=Q_#bl5C?kaC6nC^M=DQkcUSiRL$FuQ%$J&H
z-)+en;>|J{vU3r@%h_M<4ou#2{F=LS-5Z+jlIvU7&VSk9n=xfn+89)fyYHS*nS~?C
z48&EST#T-JVS_D|0C}fN2RJOL*me=|0oW$NXE{ri+z?eB;T+TQCk2pSL1XAB^SjRo
zdO{NUkv1nEYsRkld<0$LS9o?PN!^llqst5yZD#au5{h?TYyK@mVEkW{#_J-=PO?+n
zwbhO)ST*kgUL$Y(hpC$|bEVc#PbV((0JtOK_yP4;_|sl~wgx_NzV8*GMH{m5c`tk(
z;CZRb=eV#`^Y-VXVn*B%zwU@NHF8?gsyJ)Ra{D|06GBQA-1E)Xa_>tGhSAvH{#h0`
z-cWy^YH^5OtCpJ8Vwc4pc^$6r50&ieEg{OK;oT`e#3+xlH0YTLXW!Y_!Bygr`!Cje
zJ)M*sI*Q5bh>cg)e)#wg*FoL)7uic&TsbXG)31k7!%Mb1a$$o!;ded5LJEEBqo}`^
z@QW8EG{2>#Ph@*?#|JdjN6>V9<4rh@#eOe2!`gin*wFt^@&w+7{+73`B~$w~94+-K
zV&%APgmtQ^^Y4Lt{k$#6_Fbu;8NFWWOi0Yl{7r4E+42q*IyG!wj;|GOt9amWg<{{&
z5)Im4Q9)t;`XPQ}7-p}v_X8tVY_#3+aZ4|?)n+OJ=nvk?yibc<-)p`Yo_*$HulG=M
zPe9x%f=&JIuhORrdUCZuRA9VJl6qm)x=#faJ~oOPi4OCu%1DpD^S_l;DtQU04~nNq
z9&kKqmc)5XVlG^%C_{><uvvS_4;ImbykIP2N9_L#h)hsykb(Vz!zKX7%W-$f;llqU
zW2`J5nhMnX*dMNW*K2$^qu5jLnAGldouWRS_F?;-vx+F4e(?yPT)Y~P`48dU3&+!c
z2$|uPB0GWqA>{As1>^f^y->qW)$l*X4{1b@n}-MX$;*qY`Bf*!#rEEZ!16v&G!)k2
zI7#x4zfdl&ZS5=9Uze~llwlvw5Mf`1UHC7#o3(jgXa!%@|C2p!&7>ke|Jj~?5Vbt+
z8)0|2AuV(qmgif0yr(|6c=a%}{7<*Q^B)ElrEqDR{!n5k*h1#Ou3hZDj_0-L$HZej
zT{wssCV)O8FZsN9X(&-g++699nZleT?D^@PHF7xFi1^8Pn>@ZrWRcU=?CQwkZGM7}
zHwN?TX46>pn6%r6bSKIzz+PAUu=IZjyY!2#2dRDnpz+xm$CVy5<<9-4i}$~mTo5dh
z#G3Xg(-$5G)&`XyDcq>*<AZ;O@NOtsX&xpdNpB`3w-qIA=x!}Td;*$c504b+cc?J!
zv0$QFi<A>f$A-O~#IgJfa&I${>0q)q;-`4K6H_W5k~AMan$~lVg6EyPSJuCh(fGu#
z`5cR~yrtD&-<<~gJ`x>o69rRlK2jdd1?0+4oLqcwltvVVu9xeM9Y-v93GXkR%*;d5
zPL&N=$tam01NI~_zI+U>t67tCwhu&w^mt^wmzT1hQ2_jhAhHOfgZ?3*@>S9HIu<%J
z8HLKxb^2-r3yhZ%_uWkpWFH5k+Uu?zRasbt<Tw0C1I84G@9KH;u9vbJ^1EXD5eVHX
zw0~i-e$5Ru{Ayk7W1Q5!hRtmTz=*ZX=~BCD6WS<_Sn8RJJDPEg%qOV1?WD7M_bv1D
z6DQ|)A2uZ)yI&HyRR^3{k9LMv;v4tR@3XwhRS9hk@QF5bg47?q#H-Y7fW=C>9US&~
z{EJRWs}vlc@9+~K+<nuY{~^Hg8A^&L%d)6Ie%LBkW#3WN;HopnX@)pO1_<-F;+SCr
zee()b6fK<?q1j`pSv%Oivb!bm{^yonaAFNEg7d?jWTcbh$0kbBw)sDGx?2}+`hdhr
z#GSMiYcKwtmIq!Vr3Ps_1?s=2ib6H(A^4jh;%PP3AbI}&RkzUm{*E{wqU7>G&MVym
zb*z~x)HO?%_h)*my$LRK=@!W<;Awy2A6FRii?u55AVQU5Qpn#Y7ih$TLS3(l-uN5U
z)mGXO^@6kMrXCzss6{!1owrg|Rpnrq9AlTUg+azQ88tBmu_-b}oUafP=Z<TZIOuRJ
zjb4NG6VR$2$d~ll_MtM8oo%18L@szdd5BLb9%|PjBYv!vSA#FS;l;>6=x&gs$vlQY
zdbx@0hu59yZX8pA6nWp;GUdl!`lVTDjlkLy>T^5$%1^CjItco+`TSRiwHj8@pE@>|
zz*sY=?($5rpXLP8lX4%T9u+Gk^vSY4h^QH!3q&>u9VhsOM?5qj59i5vyvJ7M4)nA4
z3NBLZq%_*+-cmR`2fj>T`;q=d9|>Yr9yXlLjAqw8({N`$pRo;}BPNdv>$Ck^wUQTv
zS|i-HklEdUHasAZbhH&;WNbusF4oWH$oyrJ=^836%oOp{1^icZX*hd?SlNVoW;ms~
zmCc7&Fp%Kk$3h;e($k>k713LnzbgmFp>o)eM&AfG(y@>f4)Wav*vORXF|qb<>ZmK>
zmFfCu%C8O1&Eo=#8NWMzv6C+;8{|vJzm?gD+geS@^xP5=Em5nePW>1DOhAzE!dMgP
zgpph1{CcCiw0=H9i{~!(GG?CTZ&a9>*I5zAby4iX#`rhjZjb^wY*3OUJDsMfJVg{Q
z#F2EOsd9DL<BcJSZy)Q9bL=$6RQBs<W#PZ#RSc)+er>sA&I<=4z8nEAcjEU+5s&~)
zWAU8~)>x+p`7E!Pl)whm$<)p6C**>oe9E6L%fx5gJR3sPtr^m$yWTe^Cc2I`V2rXh
zRXz+Mh<6K4^Gc-XZv^ff_lVyvFD&0$v<6x!RU+ZR8$KFAbi!IR1h}E`KLp;moVD++
zq}4|BslUdZIo{(uWCC!mMHe6G!iTlhfvilZ94i_L_p@pPIYHB(^LxvrC#LNk;#oJ;
z;9^xQI)HV;LuKjVLE;)~0onMqc7?XZDz*aFx_C&s*p@Qiu=B{+GRyieO11AS<c}e_
z2Jp(j7pY|@YlLuI7>{IEPy12ETK#1q%Sp=7rlc3!XC@2)I8@&%;sVvh|E}WBL<vh^
zW!g=dAQj*se}XN7b0wy2I8%oGgOo#dgKJ9TeZR##@SgHNgmkxH`en9Tagj^YEA|1J
zMEz=4+MlW6jc7%1AhVQ^@y&(f$8`RNjXA<whAZqkqSAb?n#ZUkR!33mEsYr>l9Od%
z3aaK%Shyn5b@cFMoL(@0hd?%X!|*SYg#Py?SBX#7vEM}L-g(jo@#Zxv?;Q^X^irH2
z$TS%KO_6Yhet(&fqMObHkWlAf$6>$snA!?47!lxa(~u*AqZ0~4|8Eb!Cl&7L8`by8
zA_qYMn_Qr0;>@@bzMg;3GBRTniihvPa*eOve)ZT1YFyJ55b<+RmAbKVx>m-Q)s}kO
z^#>)y8N?mE7!6Qy-}CW6k0k6e);Vs~0Z-bUjs?T0uzrKYjz&j2M^R0L#-&Jzk!WQw
z2yBhBnytt)$Pz6qG(+b8tT)hnhjV@k6&z?!sGa$J+8|4O1RSLtGs5^QC@O&J&Dd?D
zQ|W%p!kV>mPp;~_OMHQnKBLSR!mM$s5K=I#DsuAi90?=L)h#i_qFp*gG(qro+IMz9
zopRH6!+3qR6t2L^3AS$KvR)rEh(VuaS{WhC*leC99rg#7pV3ukTntc?rlWit>jU0D
zFIHag9QG7<*jKF#T}k%iV4cQ{EEu17@FI<45D=K(uKDAX_#G!m5S|)p#5}r!ZmRcX
z8shz4M(t)XiGB@PCEcA9cXSWOBnj05bxg(DCH;#jAJ2o+8=dz^bKZ5gT*vNA;%(%L
znBP3<RyLVJJ_+&HU+EU@zUsmib^!t6JSVky@{cbW??jHNlTf=&I`s4p6?R+Fsc#~Z
z?(R!AGjgkC5+<=`5U6*eQOi(iqIXSA_SD1Hy!KTE5`(}NtkzGOZ_l*q#_(6p7hb(_
z;yPk=QA57K!Clb`XV(&LiMc;1aLEvbW5H6FvOD(oR5S~3J7L>#=t=h3-RxJNH-fpX
zE32-aPTdc)uB5&#K6F%EVxF{J^Fs=r+)*Y;b>U^<aJBNL=n}ZZHTI*t{kc~jQM>XF
z_<x;Z<UulIXs4DGN;!z!EIQ(`v2hj;F5k)md`cNT0@NcHkR4n*=FZVU*m<~F8tNwz
z22sh*^dFM+%(k|<@hb+w8}9lYpvmve>}&yb1L7XrpV}9Tm%jHCZKgzVl^Zkgc#QU%
zE*=JxMM<{ENnq2V<Zf8oK~$X;YUNy=CD+W^#2V0(DRZN1tp0*!t4&oZNK!Ga+)M^}
z@O`nM=dApyrR%2>&Ny0+QTXbsXM^f4+6C=WTpl=_^V`{b!4yxiRra+Lgo&E(`%H?W
z0by&+fuQnJJxa8u-}6`&fIV%^P|`6V%>DBBl3pZ-A(oZOCwQj%o;ZCL0c%j`j{lq0
zzjjWZ%S#5c*JAdr+1LkbbLWQ09;*bHhltl(^Hv}>#3z4<m2FPqm0j3U!qg~~d$hz|
zvI%+ZGz1@*F>yq;1DV0CBLmu{E-&c0!`MQGj*aAKHcq}21MFzV#_rCv`2UrMKV}_v
zm^M694Gk|iUr@d`@_aqTc0Vi^q8K0HHqGDn%Q)N7$?X$G-X@{G>xamOi~H4)&c|`a
z6|MA&sXcwG7j2_M3=*m{Uj8n4e&U#)>HKJXt@QTv{N|~x_bphOf`I1@*CC^5m!qVN
z%zFz<ldQ!&R4*_v;+2JJ?N`K}BM~O(S{MosPHiW#CO-PMjx#s3(u4i*yV!Di4E+7w
zcukU_hHyCwy2K9_I78IY<Y#io_xv;MB8P2mvrTce8|k?&>3u4c5SKMMAA9Ur-~hV3
z#`c4`3)unYF~zhSB|`RMFz*=OI;rQGO&5g55m%JJfk@ONU|%xPGan=H)AMm`7cb$p
z{LSi#=D;NB0nVnmptx@>L0@LdTA+1D_MS8VRHdG2b)BSmd|O^J?VbNgyT)qaR+Kwn
zS297MkUt>5)flbcJeuKM-;Bb6@3ddt`O7TH;5JnkdqW5v;y%4`Fm!AXTY-OT(^%PR
zS2B)ZT@hKKLX~GSG}x7chbv$?|7~`jOpN>rb()IT@KWMGgw7PaxH6rY^t_3I&l>6f
z@~}a6@RS@xP1QerbTA%+>MQXU%Yv&*(ZZ$i4}ChFFG|Ou$HH2nqrDb!%U7*oV%)nS
zUkw>bPkaP=E94>ZsmyrH=78EM&o%da)1WHlkq=b&wy=I<;+qt_q~O~KvKl+1?2X)W
zrN~w>6w7Kp{9?svf=aH9l5e4d;z7fX<GY)(DvO?f`MU+K|8T655&KTrDy}5yiTmHz
zS-n<X9x6{GD@K0ucM{mL=6;7fNu4f^s$$uat_+g%qE}GPmxS=9psKwbm4Oahy&z;1
z06>L|G*yl3i#V)iG*L{)zR+NjqH}|ooi`z7QJQV#a=xs_=rMn1_EGvpeogQGn_>8q
zrCc^Ya|&puRt<+r$;JKX@RUQ(F~$B(V9~rKW9eGGc}*!wn9f7mOI&_8!pM|-nGZ|A
zz=XY)E!zW;<IR$3RC+{Vf7<WG9C-yfZ<IE}j@~^due4gB^|Yh8>>g>nSPq_|oS_&J
z*FYQx`cOp*%6A0(<8R9&s{sMgj!scs#3esmDJy3=m*C6MjqInKD)OK7AT3<nQAmJ;
zgmVj1Sh{i=5<D4l`%cj&(*DGrLEfW2O<QlDO7*6G0hx7J1FZjrumm>)^MPoi_Qnli
zBjA_H<;W(zCEL!XrWT%5;uDTMbq=OX3WNGS=sZ72Ky@Z_2U`3wqumjV`SZB38-op7
zM&S?&Y<al`k8qo*>Z_Av%%lW;k78L*!Q8LFdXe2O@oVkBMAd(^17$*=HU2rR8-kQ$
zsZ-p?;5yMzN4p`9Ei-*}M+<y8yd18~DH>cPv~lBoF>}OFku*IbR(?z1;(YsZuF|`7
z&3$fWp!@;s06c8?x;SOPAiVG5OMUPh&YBFX&7~ji0-GAE@=Bfme6V)8(5atQE9_Xn
zUG0mLiX-a#j0(s@c$hu<0;+i+T2_r7L{ey@jkN3I7^;^DeNJ|mNo8!yJa3iIv{1iT
z<!Q(XC$)oXR;_QvZp$|h+q%|8CVqHW#FWZ%Ag~Qa<UD)6I4ZGf%YD{%LBZuwl$~c$
zS8F!IE`BkjB^On#tOElA7RM7XQz8KF^O9;TSdO~M>T+@XH=Lw48XZity2oX$TDRq1
zxfagK>xRMCe-n#gpX?AYlc3P`ZokoFF_Y3j$v?ow=IDQFKZPw^o!k5}@vX{!Tf2b!
zP`v21cSRCAKP}-lEche^+LZXxj(eHmPTd%9^sMa0<Aa#@y%&L)Ou`4DLS*9zFNs$q
zqaX8=yc+$=x#O1DYDx+`#*rxDVNZe_tmy;@suUsSC5dmQ)|G9iL{0Vd(Z=LJB`lTE
zT6$Gpy&VVv0dow~$w}bUf&Z`MfdHRc{y!bPIjY8%3P*SqZd-eP>9Z^KLiU~_Od1{N
zjv_pQt)l6MEiZh^dlM8Od4AJ-PRX*OCa`Yp{~tolu*be+1f7!EN7~nHevI#3s#W$U
z9Bju;B=`zV6tjT1a&STdy7dkKaP!-$^|fS!3Z=5*DWnM+^B+R5Akpk2(dY~3EM><5
zj=*EMy87)<joF&U7_6it^`Y*k)AOEi^j)oC@@uW+vb;UjZsXhwBk4jQd(pHHu+aom
zVmNc%=mG(KL|e&V1VYq6{4=uqtm=<y#jrS|8L#&kv?7Jy*CZR!XN*L{`fWyVq`)&M
zy=Y!p&63D}mjz`Ay&8$*=unF#+hxba(i1@sjHD-~$_$OKY5!!`O-WS_rv!e;Lg{9j
z^nL75OJDYTxJSS`O2xSbBmc~9(B(Wz12)pcK4B$QB}7?eAj8{u8f#58cavv9b;rf2
z&Ik(bHw5d5(bT%G@h+GW7z-{m-buc<lTUQ1=(-9<ejgh03c?Xl^vGfAI^9=#;p~Tt
z4DXNDpyyq8q<$Kj0=jAcrUX+v+YoYc(n{Fmc8+fA@yqI%&omsDTuw8~olDkx{d32J
z?@lH0G#pGxetQjMdaSH&sJ;JtVI{>NJ4@4%JkpkodwNevk~httC_lFhZRjFCTx>Y+
z6eM;c`Ybm5^c}8c;SUx}<<R*AkrNW)K*vTk6+SWXyuw~qJK`<Qi$YE6!I`bz>c0O`
z3C%4+KQtaeN-07<(pcVzyN0{xzf#h)^yUQ_uj>zzZb6W&L0ls5kt0R}_5R$OGPH;3
zs~;NEQWPk4T7&b{b|iCM<Z4cqRsM{bE=jf9WWJNSx9ERmwb8_X>>Yz6#FOJ(NkMj;
zsPrFFA1PVs2JK#HZ7v&yUP7Ml?ptGmDSWMlQoCB$Y#KWg$bZ;gZvebDy4CCJB(4<t
zi%n>pU$|N{x|}-$$8;4)ca=SGYE`vL^D3exJp*s{M9=CPhDqDLjp!e^2>s=rcJ|eM
z!wBM71!Cud+~I<Z102(D{~-|j5)9q*^gDYM8IM3|kW9sjMjvjPa4Lv2RT(a&ZRVSS
zpV|}No1;;`KLEU9*|Dgt6)r5xiw=>j1$O);zE~z0+Xa1)LfNnNe<Rv@kzA?`q^mG9
zDF*pIaQSJ*qN9`x5A2ut4nNTuSiP-KC#$j6i<E5EbWIcf_!W&Los%4*G@xBasco3i
zO4n@NytuVHKcR8M<eqlp{cvVlQCZ&hnj<rs5D!x#m_TMe<sJ6jj`9-hSu|;8R)!{X
z=O7RsfWu6pe)9jEBeU*O+{0-L-*FKSqkvOwCyFUE{%RX8Ou-Vc3!Fvujph5oL1LjE
zA=vPS*@BAXF6&%BhovKO9~s$}TL_yT)$Xt$9_#vqSY%*^X#*D>-Aaha_T%gxt1H1-
zwphK<L=?F!VQM>yb-OTXTmR209Tkc3W*CJoC%~Q=8_ik37MdX}n|3+uLGa}{;f?*u
zw8RcS-dW<>fSxCZLm7&9dl)M&E?hgh6Azy%VvwlCk>1d*s*y5@VPcoTPK+gEth>|!
zjxARkN^JQ$ev~vcXcy>%czNpWCF+~ymn-zu>PoP?h2?y-H#${cTEX`Uw%o^GXo1L7
zp_j%aeXnlz-V)4>p6V=b<KG$qgfvtr!9lF;Fs1rOg)1TeLT9l#i7-_Mh5B6`5e!;6
z#<}>zKgOr<S|A4>r`ztG@3=qlgF^L-Yf5W>G7>%)rBK)%RU28=nt9UYPIMSu=A@^{
z5ZdHAB^VQ43X<SW=H1B*-E7cjvnpeJFwR+K-bpl6KX=7Bv7jh$He77&bgQNx{~!sl
z{#@kmusK+<96bNAWOz2o)6xF=gmRov0A$>PW+r`ooK)Ho5+?y)+eL<5DM-&9v<HZO
zxm|8+PuBw%UhE*Ag5X^h<bP^PbdQ<VT<FSQz9-y@Ci*W$Ru9&`s5N%C7~l*1rf{cz
z`W74dqR_46f){UUQRGbNx+95(gYx!U;9155<L|r1al+F!jvBHNd0&ae{{O??TSm3j
zhH0b0rD$=dg%)?G0ZJ)ew8h<uyF0~Qi(7Gb3GNWw-GjSJ(4M?=zHg4q{5Uh~%$h&5
zSr5q~JA3atdDzb_*L_`Hx?y0L((7~i2}m@on;Jv^MKJu9m=601Hn}rf_36R<u-dip
zRy$Ldhe<}uLL{N3mImd$3h#A&T*w1_iPGRL?TdS18Tah^DR!bpzFYRm5+n*wYqnt|
z%Jo}_5@Ah0Ifp{L-=H=j4KRb1Yvov*Xn+EK1qN1n>%8{9%euke#BA0Sor0hz#-No-
zRCnS@SR+cL-v?N`?9y+KZ-Ms*UfO=WtrLb}dS<P{Ls)_w{sm~$RE9g)l&MW`>=;k)
z0w>i9o>_I4<@N;N?frb$s<<a$fowYsq&`@P@Zfaf9C|B44`VA)Q|2=Lb0|!n-uF1l
zYrooW4N#tLi$tg%92BS96YgoB>G2_{udWX!t`MFu!Nnw~yPD=RHx*iG(hca4Gxnlv
zsBOO}Sk_+DlBI5;mZruKU2bC|w_jDuU;Yx8n;XgK_Xp!rYsQ*};mGvctCM5i5KoI_
zJidNg2b9{sy(Y^u9AsG(XUAHIBvY)uJt2N$|Em>+pQ210pOu{>BSC3>?L!78cR76V
z#P<x3tTxZ>@Ur$e@-i2exlxz!4l4%&esrTRUF0`i&qwvOC{6rsXEd4i<Qmk4a6>?+
z^Mo;Rgo2wwGYo&x$h@~X$k^{%OOCIyEM?~L-lC31aYgRJ$VlTo9+k}{y}Lcv1FWt4
zWU_uPG%eK+azVH0e)St$YA!~ljdyo99ZW}m_354KOr9^ZBpu3Jo=~8L{gVy{Q~`s8
zGwU8a7UI3+p(Xilm>*!q3I?}b*r>Auo7A_>fA0_=zU`Kzg}WC+u5_Q>bCI|RVes54
z>ia|$k|r30yY3c#ioJBYc!rK88aJWSeBNz{N<osm<BJE4P`#8WcBb&SlO1V~Aa;TK
zQhZQa3Q!v22RKL{NtZs(mw8tlfdrGv9PZUXm>tr3B|-pz9RL78h7ACLL;({%tZ2*r
zA5A>{oBi*xm%2&nHwZW*A*U$cuD(KFRUkL2&LvOk{H}~|cU@s?9==<=Etc1}OCH$r
z$Kz&W*q(T=9bp_tEOpHE2a6b|7BdIDz7*H1=6$*RC?^X!i}GYnnkEZ7-C46Lui-U_
z-9>=-XRade6HoALs+@Jc?f7U$8sqOQL?ktnHh*;)KX*#Qkz$p^Kogs?^F{gVYAc=%
zC!A5eHD;ow+&C7KX^B!&6jv^k%Gca+Q;ST?Gt{J|UOH;@z3ARo;Fc)8yvysQupR2q
zfCFkJ6`0gYwUZb~Xa7d(=dA9$djQUtmen?DHVWRpqKqqrNylsiqqonBQ?oZKb{?h$
zZNV*UF=`+|+vw*{?q)qqWwNNdL3aTS^LszP2gKTWQu0^&8s~+Xd*}ZJa6VKiOl7TX
zt8zezevrjH2UG<UKdwkIh5X|N>OsZM%Hy>+#7cnElKvcI{lsD!`a57cz>ZN?o?zz+
z%a%f5{8560_42kvN9s0q``7TgK9_h-IC?4axD4ZMy3m)@ykyr<Iw@VLJWs`wQYr0+
zrU?*o^ER49;MTpIPY}qxQ2V90fK$WGl*XKhZ`H%Aaqc{=5G=dF%fFg;*<@<VPsd-C
z(P_>wT9I4GUM4gHcYwYEyR~{Fl+~<Me$8X96ZH4Q1p6^s49_xjDu%Z$L9$Vv&C8&9
zs@d|hW0lq?>y8dJakLeC@BO-XC)uG7Kb$D!9gmhH9n2NAS1s^X3Tlg8o7`32vP&r?
z83GVvIgZ5LMS5k;sG%#{(DKb_CNsiI!*Fi&V*e{1^gnh0VgUMi2e%Y<&jyZ-RdO9@
z8Cwtf6!5;4QRTN~F-vCT?DwGYB(jwV%R;x&#u@snMT|USk4k<a!SI#(OM+p2U9J35
zx4{Q>+*uDis2b*l;4(=E0o2?ynirFx8!_7PF17WQK(FtWv3~NE+Rd{!czWNZvZlIK
z<40(kv~d{G$TBA%{m?2Z;)Q)cJ(K6zo1C}7$);tJrH9GklWiSJc3cEKey9_UlaY^U
zdoV4u)?Up!le8}JPsS1H(!6|7+|%$1p~O{U)j&>;BhIcY5wSzLhR&wOCYQ!0-ZP&I
zOt5achw4S2-std;sqPIg<c7M|EC}nzIlxd9NfM!0G@qTA;~CR%n`q84DdTY3c)Fv7
zOswwLPx2^=t1)1nTWe5QK1Z3J7Fz7~Tgj(JI$%^g_Mzsb-l6NDfw_`K2(ES^0yda>
ze)S?LP*X{maFY9}X>m>3mf0nU{ev?#-T=G(1Vl0njW^CQt}{9-xTF74p|_nzyN1`6
zd_Js=|A{F`agpD;iKg>26Bwv)L8XqGC)){Xt;cQ-$dUHDMc_A@_-x+d@l<Y61XF`!
zDG|zw!%j-~bD`ybP@uVbob~y5$y|6sOL&?83(nN5d0Y@~rNR;#(<=ud3q4s~9m4(m
zYFtCy<v1q=Mv3lQz^)9q+guz_Bo80{adImWmpGqJSpZ4m#S`OAbhw-#CEOs3bw{8R
z828Q8*B%nISm5K6|IpTwT4<sS=R%t$X>k7Ixs#be+Kmxa-+o*~W*;c>NxV{$Lx~37
zv27nnSy+3g>ecUPZnO$~SH5E2iTP|&WHA%i-X4~QQz}EXwr%4{9_cvWw((UxY5Fj1
zI3*mW!zlRL;Igk*FDEG8+z@-k#~3TY)kPpFVX5;|EBifN^!i75{vCZ;;|v>sgWFC2
z&yxCGhm6LWLn<PXop2~gtPRbGA~8I%`&T29O6(r`<G%pZN29Z&*cuuD_PX(XMHPvq
zW@Q0Hh)g_vBx!p1^Cd-!TbD9`u2c6m0rHd$O*uqW!|nFOlV;ksFzBYCY<~$dB{)+r
zyoHrYEXYB9p-U1Rri6~OS8Kj92OY={WtY_bG$Zc>WgGS4v2JPM4#A@R2CtK2$a$B9
zXca}lTgWw$c@j&QBc><~PE?4B*kMxwrtj*P@FSf_zAqP4t^Lu%<7e^xkuC?FaW5|D
z&8z5(j80`np`p^{2!F)hY=5+vDAgIr54*MAY$p44H6uX0d8sD=O%rv#l=!LaNPbSj
z-!)uAeE+!6`Z^ZX0{+3=g<I+`E$~Wkt}&|?>5VIWX7o%*{VWX)ju;}6k$2l4jinTB
z*zv7Tp@ET`)-8Ami5v$ypKPF2<OOW$^?iXuIsHZk$auZ28Q_1K+xD&hg?*XaC!bMy
zfRE$ANgausZHQWN&^qfA?5Ig;a8o4>wc^UtM({`Kq9%9j8guUu0E_8HT&#=7$Yk61
zq+W@VzfAdy2%bgneS1vb{2k2pMi*EuGnJmZZiwOM5{-H!<QRU_R4DCW7)KRt=O77L
zZY$c%OXVg>n+uEveMS0~2!Qb~Kf0m|d~BB>R)#lmY;ot<laWBX0~?%bEzvrzpU6Hf
zmdD!KX1w&#A+_5d-;mFHm%H*Mzu)}{@)SVXkgFutf6ljmh@?`|BqCG=eXi*H@)=A=
zdpm*XL0a9R&7R~CMv9#p11DJ`bkrQLX+uXuSJ|5z{mCrQUZUp9pA3ec;sJ$8HIA}l
z%#!4WnITK7Q*&fd`_&tWZ}#+`IcEVLX-!lvir=P=T)xEPq6UYj4-5WY7SMKU6JsZA
zBpoo%XtD5AiB^+InAG^<qMdfY2zK+N*M?)fqvI3>M+`&rB}~;KB=E#|2FPQNx!3ve
zU|HNGj^*<QX**6ne^lJ8ZDx)j-$a|rkFCu~TSponn^H&PWoZaa4IR`IhG?%7l$4~I
zFklTz`Y<m8@c-A)o#L@PeWThqdy}5r(9vjpIh-jvfC^)XMD)jk4OAYHFra9uTe9+#
z56ERf?H!_pOerHZ%rSy59-{k)UP_uLQJjfs725;qy)A^~^HwMt^r7lmh9-@K`+-%H
zuQOWG6+MMyghZ25&Hi)iI2^&Q9>%2fB~?#o@4E)e&yw@Tl@{Tl(~1t3CGv8MciGDV
zE-}~`Mjtm{V__?$he9tE?%_Jah3ALJ+K3hPKaH)SE6nhGX0KO>pLhw?(2-GB?td5w
z<6Y8h32j7`->iK9$;@&JP6yhLkAsL10mj{3=zw=Wb}IKDqTSAYO&(}?Ul{_WiIzz!
zXw@UUP6EbN_1mS8Ch=D6ZV7tTut$RHlgggQj6Th_98qCcz5_vbFX28kMPUrw@!zu}
ze_=DSqCayf<3%x{YjE);RsRd<sb4^FkZa=?xw}U4dfCEsIF^BCmRkxETtsiNC~sMM
zrn_L3V?+%C%V-cH9f;pziB`Em)9qQ#yM}CSGAXx?WoL@w62HKoSuaIT0!U~x;KEC1
zJ3Y~pPlC`qE8qK!KaPSr5F6?<aU_ehN34mGur!Dtnys>03k(MM5svJ9XhEs4?g7Xq
zh3gWQ8~D+wLGR9Wp+5AK=&SSx(A>JYsc|wZ2=MU)++dfZ%$4YPhBiL8=WBMQ5aslI
z^E$5W4LmFk)a)C6@!dqQjH6O6&*LE6L5n5#mJs)Pdg8LUTx+cPW1-+|-$;LE6}R(|
z$w|$gUMc%`olFS8(O*F{+bK;I2_5v_WWXLw6Z6{cweiH+I6;1-u;kQ?2FtKb&hxvx
zWPT}X5!&uwz;V<1GTV?!sajhX&F7>(w}JhB06v)7*<hm3f=o8_{FJ(*u1WTZsQ{Y*
zR%)|B-3M&?3n22MQvZ{s;(3CBoy@UA?u+C^4$3FVo=;)vu00Ir{TJJWd-rE9%}zKp
zy`Wc$ZU1DUy6l@UOZEBq{KDJ$zNR833Z%*kZ{&$OZK)rCd|v<z8wWDoGF(YIo0SRY
zG!EU|?;Q5@W*T}n-C7fqg4RGX(NRx7%rr<r!cF3F+hO{Ak%N^@*4;k<XiTp|JO{~w
z->N<urjKH*{Gj9*L^#$#ZwZ%c)gJ3P%|su`KN{Kr#txI);K=*E#U^3wrAo5QY=-JU
z4p`HU6=3v%=fvJSky25|S0II6f(bK9>gt74!hM-m|GPzU{+M#(GXxJK2UAOZb`k`d
z_l-9%npbluOZ$nEYgZ}AF#<=ThfsSRrONp|`FM{kg)Q3vADV`yrfk`y6{Vnzrq5o@
zfMdV>&Fq{iUOl*@M{Od(=n7Jef)4d=ChNpt`+J22q2uEx1w4r**%f1EqA&wme?jtq
zjYZN{#zT)j-5<g05IvgVOgNfXc*&~@{F1@s@tBZXebOHNJbpmjs^gC~L5;8d(uf2C
zD8#^pdCHGa8c381c{j%Lk8<}Xu59M4wwwduluCpFD%A7(V`9l*rxABmPOlmAeXqPm
zf|gkC1E*F@h34%nnt5jgME3MlUh;U+?o${##kAKWD)&&eW{o*~IRAV=j68efSVQpa
zS2@`MbNaV7*|x;1Z_H#sC*u8!l4SX&=`AgxFEj+BZmdyrpRR-xf0x{tO-b8CXuh1K
zzWk}99nc`NI8~JIj)tq8=@Lu?2LWZ$s)JYy+3Ow98~}*Xa1?^*murfrvm1@5cPD}i
zwgzQuD>7(K&J_74?EGUUjA}8A46<4^@!IJV1V?J;XyQq`drFashzZeIiRU79k%upd
zWzy8B^0|>>ILN#)ux!Xyhr?t;S$Z~(&!aCZ(K_+_3kkISb`Oz|lzw-_JGCL~bA(TM
zn~XaMSul-SY=S6F+xWqz)|z|L#M`1iTihc-l^HPk!rAa<Tr(eK*{UZgxb5O5Z9nYx
zP5P3O&kBQj7~;7LF=lkDub#|whE}h)tILPzW3SWQ({4!tDh?rV_4$1MG#ezQFHLz}
z<{OBQF)p`q&o-T$t<bHacxEY1fE*cgvCx+$@H1V(Gli&pJ~fVGAp;|3xKWtg&F4uY
z)oD$b^Cy;Z0`(p@F^2u>6X_#ZvZk&r%Eo$EHgt%Q_S-F@zfdSxegGs==LC7f-8g?)
z`gYw64i#veM4omU`QyVm`BgHv6MsyIF0n7>GT6Z2?zhw~AD+<YmVizub@H27WGuVF
z7I&bYL7~>~Ea^%exW0U(YYBOo>%r56`4S7FntBIun<#vw5za>0;l-zM$J4IUjp?=+
z@H*X;laBn+ipp$W@Qqej$4Je(#Ncq%a6S|J07BxXza1)1rj=MytR_|>enZlJ$(ol!
ztpfDEffc54>PHm){A1E`<05vYtPXWkwJRJLt6($%ODx3c@tJSnKGVm+IV~?&AJEi<
zfsgrLRmR=Yx7yE&Ak9wRj8iwWEwsAwHo&EikukTHK|0~?YmrIBBnWmkma_@<jl8?z
zizhy8UOzK7I^s4h>yXMn#aluLf5yg&;_~Tp-Gc=HB>?z!G;xAr|8V+0@c)&g-BlG@
zW$AfQy3xB~;4&{fL=YIyO>aHTf02`HZ#ZuB^`yyALu$EU=f{s>bk$DL!g=tYXT-QX
zXhk0Wul*0KvANcR$jgfAXVeCw%<kiGU37pGpJ`dpz_K05UqGxOWeO}GH=~xQrNGkA
z_kBf{maDIOJD!(uuxkfLk~(0$zD;h6MXm2K`!2ZE?cP<3@PlD#c&H#_sb8tU|MD4F
zGmjV^kZx*VyoWssI2&%g-S!rm8H#TPZ;>0!-zj(4^aX*cY5n?|>1>E5(P5y_6{WhF
zXY*pR!+9z`*;FI8%=|psiiAlxat99DUstz>I(%KQ#4jmbz->F1de$e?y2M+l`){T9
zj7H*S+n9dZ?y^B^NgG`c(p4zsM&i2m4GAnGKfPTq+hx4CFZpfAHM`35jm)2n5yO)=
zHE1BV!2(^l+9170_q66tViOV5Z<JzYX}+(~jXXnMn9vxZoar_?$HFx|36n(YUC{D3
z^sde^V(r>8qMwGVOn6hDE8S*nA|gFFGvX7MJhuckF7LY{z;BnTC{P})63?fF7x^K9
zd9<d{5={Hqp>@5smn+?TYVrNHHu1}{%<=p`qL6k1lWhFphCa5>%NFqNl63z}MgVN;
z$6P<Es;rgtP8J_6T_>Nwf}8Pz>_?;_7$ciul_Rvk2l#2TT}{2N5tMc|&A*12)A)8~
zAmp7C5LxJPtBvN)$~ud0R*PgHm5%Cep7BmEx>5m_3kX;zMix0eg5^wI`aT@U=t4w#
zkB_tQ-MHlEy+W0>3al?e_%WgfrEXx2eEXH0_6bGKNPS;{)uSvkyQW`1{dmNSRAuW@
zc=$+3d49F(L)DqoEV3-C*)e6)MpR;U|5j5^b9Do#T%^JeLe&3P-;x`mGF(>p+_%+i
z;}I3z;A~lUa?d)5s$9F1v+XZR;gi^4yTxrAf44{o2%trw_U%%*;Zc=+<F2207ia}j
zY7ql}VG4nvC@jmM3tAWRnV8@e?ta#Zj*pU2UJbOI9KE)&QTfJ54~>mVE_q@5YSDo*
znIIt<y^}E*5I@C+pe``Q;1^im^M%Rp(zbgIPb>56UDDCOr601?;$V><jBOgjV{V90
zO8rgBuu<YFCmh(uO++SbMYFTUZ2D8h&>$*!6w&b(tUJ&G32kXS82%Bzc%`-Bw?LR&
zr>(ax?QMfHawiVgVn+gV6PXt>jvlRFQ|)(;TpYD(GZ5a#V(W9QceH{ozrOVYB~`Ws
zu@O;wCel5SwoRIo4s*-hX%zs8ca<_s3sG-x%Ju>q>DHt7dq^?fb`)#i{MHWEM?(nc
z7ApIbMQ5h|Q9Ed#JZ7S)s-$5em{eswQz$50wrFM8l~^CaOh^=gg#3}p;_Ah6(>L_=
zd0^^8^c5%kW;RPm3E2KbAZKQNMEUo^_oxfjWY=;nmV%fh3ge%Ke*w;LV7f_r-PTPi
zcyl$iX>F4D(=DYv?emA7fzRsT3(42Xojb5*au*Cwz&)aHvd~x`u8*+pel|rm?FeGV
z+Wib5`z-uoImz8>c5-uUex^%*vi-rDCYZf8m;|DY+eRrm2(EA%_-zi(vi+W>q9g6l
zZ)SrOAXkl8ZnrW3Uo7e;1fZB`&_5zg?7u#ZL-f%){h_N?g?Z*3BR@x2;A3jeT4fwf
zZ-hyW<QI;QKpXD{07%n4*z2)-{eU)mS1C9bKs}7Ca|O9M2a5^Le$mj;n&4~$Fkp>G
z_l;E;dq*A=O8*3AlG_+H>pF)%I7yu87|KT$()vpzSE&5NBxDcAi30>Nfm7nN<%<7z
zj)?!w74cvFc-kNm=5d#|8QR8Xf5%}MCvG!c&YvWeN1cn8`3JsaP!X&@Bw*Ejk)RdR
zyMgOu`7qCgopLvB{QGNYoy27FPaq&y4lJB0sWhnceYkw`%wyt|4zb#8LqQ`hE?rIn
zE}7hY2K!Kl?PS6g_$c3QL>q3+QWWf#N6+sLr}n8P>#Nd*Jo36=1{4z}h4vRfrSA65
zxnZ`vvNGw4fBhW-{b<~I53dK4?QXEl_F1FbKmpx}cZM^A?0VCLzYk;G#YAWoaz(MM
zNzvL0K1;*;JH~3pX-4Dh<Wa>h@o(-B)9!pDlWUIjP^)ZD1G7zAYwI%+Q!ogn_3fLC
zH#Z|U(;k#NLM|!B8vX)Kc9F(1Tq%_oSF{rB`WJzY1JR<)J~~G$5_UuYBm{V-nHZqy
z{DFN!ouugn=jUvUHqNFUu!DpL)lHaNCH7sO!<{b4;HHkApX0)AW2G8IuTRHi`nqSG
z&~K?C<St*yeaxnUErGccC;+tnuv8bdnMI6&egKO%aw4!XOwW1xuc@>RH>iedqv$Z?
zHne{4x>4TU16J0uG95Thb*V0#FE1y+wKg>Ou0^ma{9&A0m4*c`X;g3lZ*s}vh8V(W
z+^J2xEpwt3Avzdv%1>8`UEsFSol6HD+Fn3%X=q<Dek5D8%nFYWoLTReSx^-M_0Npi
zLReh()-~QYMM$;93m93KN3*O3D+}U$rjE9p@Bt_|Z`mTq@z#0T+dCuY(Bh8KoO!q6
zb{M)_ab-!<A!7N#t+<WD%A2SX?HevpUL6~kC(o~mU9TfWuk;aF9!C=~Pqzd*0{oNK
zu6loX+$n4$qGE!$>q;yhGus<VGOg#<8OW1OegY6xg$SBA?Z0dHJDbxbI^s%7EJMb>
zu+wE_H4OXAqP()qnn|tlz`%DLJFAYmAs1kMsChn3Q3{!C-Gf%#YlY+Uv57{hg@RVx
zaOD(M`j+gInJi5hqG=4fKT0Kv#R2u@UG`h5Mp0T5kCY1sx6|xnUFq#8+b5>2^I&eC
zC(c8`$}E3z6M9wGv>$4!Ds(PN`0%{s*Pu@e4Rg;Q9FlmiwZ;<)26o|+k)-%ZDmrS0
z6FPRDc<4%|EJSd)3j^*6ea*cLyiQvsy|&YKfnr;hCJl13YOTT3bLt4p6T8KVZ>+?R
z<nbXt-Y#yE?sB7^@QC27A0$2Y*QZs4IX5?`7hn>CQ8#NohhThuP~Qg;z;bJ{+M3U@
z?Nf3iBSwY&@LCc+N4EZajxoxk4hlfHNdUQpOn$R5s}%T$*d^aqVcyn3;q*zui6&8c
zlLUX#CWiHOD6Kw@I`!sTuBOrk_jY_W(Rbqbig5p(L+i?|QzxOv-py<yaf-&eXN~6T
z+I1Zy12D?RVO=gYj>S*hl^X$9wfQ1LLDt{$vBag8r#<n8h!fS1RfSgdohY>_LS&q7
z_LJCgi*SuKByj5Xlh&O|7UXq&rIFU3CB3r+Y-EB(Vn0Yia+$_R!M#(o=sFE9e;o_!
z99WLUtcR(s4Z`MYV~vVzC+?~n!Zu2%4aChhCrcw~>yz{>inP>k$+kReWAAi7Dt8jc
z$OWE@^8q|4laBY7H=jKF(%9<8@cVzmK-|0oD7&_?04aU0$$8uGXHoC1Y#d!n!JNpo
z)x_2Ja>e1L1S*obrNtye+c0>d=}8su`k1=cG82_NYbRZp@LOGrQ~2eI`Gk_{KmqR@
zRkzu<9+{=h{3HU@SOHltnQZT7gef-k*10}3H0A-%y59iey59)Eq%yAkxKzC`jI!^X
zl25LfYen;qq#422#N(#_DAc;tHe&xoX@_x-_k^eY=2c@Eo;RKCtnY8{g<?5N8QWWz
ziP0APs1D<mPfv*saQriL*5z7x4aqZt%*O`ojwk+HshfPT)HT>{XC#|gnjhYBd_QDl
zRHV~e??)0URlP(WRmZVS{_952_l+>^!9q3Ev1eXMXUvl~qk32-bb2l4*T~LwTLKO>
zTvRQ*l)h@soz0K>gT=Go(Vp9AA{VW~6nK9D!gt=j$B!0|AFotNd1F9~nv&0wDT3IV
z4-4DWuxxVgT5m;r+;-$&K;ekq=Z#Mk*y74N)u}DcRQ$(ETAMLBiqO<e5o~htr>|aL
zX@2clARx?~hV|QR)W@-0=Jg@ouD}3Z`8BEwJ#zGJu3JSBHvt??g3j%8e^S32I8uz7
zx7x^aMQ+no82C)3#|*I8b?_0NqIH3vTY7bBUb%E76d=I)aQe#l|I!fZKM|f`%fnLW
z#XOzC9#p|6Ea%oXEZf0M^PF(_Vd&N>#Jjx|m11!9#R#tJ1Ta<3oa~4eYO3q;^S=OT
zlPZA{>!P&zEv5)_<6yT8Y4W%lRS6WBNQghSK=F<YD^u}##e~&MK~<&GM3^v1N1Z*v
zT2?aRWXI%+4y!4nohVA&WTcwG1zZ0kICA%rVjKix_t~o_oWG=(s+dcIgy-JgkcBaS
zsg&-j$^eR2Y(OK_vwzHg)Hp9fr;Rg`>R!%K+x?91Rf>Yp;E8eqt~w+Yg9fjt&RU(A
zG+AmGK537j*A}HwVfC>}rnH&T(fZlh2Wh(Gjab%4M7AGCUli;%fWRA66+0tT*{u0^
zzUcj|!1*B{JsMdJ^XCVTn@XZ>mok%zXZd-y`quoG1_MMxV*yoTe{L_zKx9=wG!`cs
zB5CjC8Hg$jXjy5=F1g$7>CQa$E{sM$D0*!;!)7H43`5qz&~=!Wq~@~O73E?c>M+-9
zR`kE~X8Awo{_kC^{^#@mpU?k)=D>ew4xs#9LN~E7c64$uF|hvUnXRD(I<EjaJNiFQ
zfIxJ%@6Lu!?sg{VY|_>SrvE(HIGH%u*;*MmnV>s4IK%#;W^U|chR(yzj?N}!Vs2{Y
zgwDyskIp7$Yh~;3-Oj)Ww#!!&7jq*MWyvq-Y+uZs92HF*#B8nYY;8<zoX}yrewQ<F
zv_$9UhMiU!olU~r3U&(Eo5X&6H8HX^hQ0rriH#}j9Q-{0vWKuR`v1D%zl(o20XQ-e
z(h>kTcmMzn_5=940uTcrBO)OqAtECqA)}xmqoU)Wqobjr<6~iC;1J;x6BFSR5|UDU
zpduxsAtxlHW~Qe3NXNj)KtjdB&O*=rfu4c>pM$`mprD|mqT`{X<I$56lG6W&x4&Hg
zTvRxCxElnx_W*cYI0Rg{zkL8I*mWYo{mb?bOzfWx4jut^y(p+?=x<;<G~fW>;Sdnu
z5fPA(5D{Uodc$4^AmSpuea9h+jHhIP^4=bw^H*FBD$SRgZUW`03tBEi2Y)nlLLy=k
z(hnc$=ouKfd3gEw1q8*uic3gJNy~iyp`xm$uAymUZ1U68%-q7!$=Su#&D|p)Feo@A
zG%P$m0VXJyoRXTBo0nfuSX5k6T3c7&&<JX3Zt3am>mL9Q4h>Jw%+Ad(EG{iWwzhY6
z_x2ACk1nsSZ*K4Ip%0J$*aZhb_&?2p{r-3D!iCudkBEqXi1LqJaPY4G7><jG^o|4h
zt*8=;fj!=P&R?kbU*d9Vy3uI3lrIPj9j4F;X}KXEF8?v@Uo89oW|;qf%Cdho?EkWB
z8GwNR2mA66Z~-EK2j%~;8^~0A0rmr`Y=zG2;EA<0flOGFF>>j(k(XTtcNhe=0s8?5
zW~6c_4mWC`gN?d@`lEQa2(20J;xy_fqtUCp46n#e#>;V;njQOCM;(>y9+411?xbmp
z<;t8AY0@pTG?QosG8?oWzay?exN&wkx{MgPF{6+Yp}1=vf?Jiuke+tZJ?U~U9>gmG
zhS&HBhm=7ebI@-}!CzTzR~EN1k!@VLt8I@&u!0=g5;}?XsZr4I4*A<A{y`MVo;v4}
zzW|OI@|L<aD#k-W`MmPghK{(RwT)Fq5>h60O;vPMvQR~N&d(D~6)&G4FfzM0gQxlz
z1C{Z@b_;}K@EGv!u5gm_`&pTC-VAj8Ad#cZMue9VeBbYK3gIA5JK>(@+eC(SW!)`b
zNBs*K5%TGWg2yZzVbtd@LO_wffP}`sfM<u~SA5?-kw>D=E0+xzccWT6U0-^<sJYYT
zr#+=tf}d<*UqR;|X0YdXC9mJtxOsI~Icx|z`~~cUI+?K?u|1>HP555q3%~mdm~8*w
zhpYjLUL5zsB;*Hb3SLqM(G+e%vtf{8=O}M2sy<mD9G7~)U%<C>$X~$L@vsk*Wwm9?
zGv~_iH>H(8gi$QG)xIn2>6#*p0Rke>?(UVc!lgB?av~3<nGCG4djcateAY-=b1wQ5
z1BNfPqmu4n@*Pe$%WdLZ{rCN0_gv$*MkLEp`y>=X;vR3ad^7;}<4lLyA?J>!5N|<x
zn#LrN59&w>*n>mk5?m7%%r1-_l;}?8f|=7FgQzT)+hc<1tJ<7dsCt)!PLe$qg1Da|
zN;o>)PmEI25fE4cG5{#L{?)d^BwoC8Y{o6wqM&HC0aX$ckf<LDYGkRP3wf4D+NB<T
zPeSAS!0oHQ09d@nR@O2Ltqp&S`TmmOCE#e0_w^Dv&)U9?&@(X_BD1-Jq!>uPopA?r
zjO%lYxO2J`k6EUjvUPgVL|oY|+(x`IC3(==A*Q|c`FzV?c|<Omtm>k|{5+!<y%9FS
zEF^Un1EXhBz;z?)rzC$8vlJxEvBvD!;N2c(gFhP(@n{wsf$Ki9UkKkjUMf;0FdCC9
zY-`{!uONmsZX5m^EbM=xk^5hd!PI%-+9N{jR!Prlb+b{cE;qck4*DHvy-Li+IxI?T
zqKqcw#(!5q17Y)PBQU+|#9RFfu+sh7J+jJ|h@NQp88^Tmm72ie0sI*aKS9ArUFr8k
zrWeQNIS#Z?Tn9m_we8EEh`@I%nQm7Cb28K-;?1~OkMKJRygSe6$*?xlEqdxG4UpF1
zkw&V^g%=pXd~Mc>2B8Y*!UyZCVzniupzB)ZjttKw{;C+8^SKMv&lF%E^BcXyar4FH
z+Ny&G)?44`*lbNAH`WbHh%j|MW?ANPE6?ZuR?B`M7{PxqAmZD7@lAn#gxW%wk`sD$
zDI43`BqiU*-b;KGiya(Se}@R`oer2(u{PTBX>idowA4bKAc?mEy<DY=jOR8@dWo31
zoV0hu0myFAhN~!J`v;%3)#ys03ElI|5-gPzY7WfOi9o8~R_EF00;g$|bV!)*3;6EY
zt_5=f2DH*_xbybQ{sP|dVB_kn4|<)dZkdYoB1+o60wu3X(^<7yS=chN_@t>7b~@*4
zc(B8QzQ!GrI(%t@qo@vObcle)w4a}9_n${LtkfrxKIBD<W!BJtY1@bMTYG#lXV!au
z${~1V(clWAKm3j>;2W|gnHxb?NbMcH=-JvzHCLliXW_!}Wx6A;ptO?nT{NH34dAWi
zC@Wps-p{l>jgN^P*Mt2jcROj}^%}tp*0k;KJGC+#ivoSGPCGB9JBPt}a$9S{n5}HK
zA6K!yqSe{%$4r;#x-GNgXkva*bZi~Zwh`ipd|JR1S03eH(shLr%LEbCzkO|6T7Z=-
zf9{`aj{1P)UI{dh`|oYvr<*<JBP6<OT=_H;j84hz@h9IcWzWF?{|s{?k*0K^#B4dq
zBGdVDKFbGatlHglUvi|0DWC*{Q%ZVdx^3=^GRIR`S)`eKV@N+;Hf%tj19iHFd#O<n
zsPx26bqHg&TGKhh3Xi`_z(_)g6SX}quzY2%JQ(ff^29sb80c1~?bD&OThB4MH`(DH
zFIiLEN%!WH$jH2}xh-R#w&v5FRGhs9rNYRY$iRDT3qyDJu7rK=c+$j}t>~+!htu`2
zHfB#^cs*97R@%7w?U`s1nPZ2M<FX$CF<YHgv3a2b(@^7r<Gg3=+WHF5-p6Xp!Xx`K
zDhM-{a9)LFNPFN<A|e>j=i7!zPE{1kvz*mQu=-Be6G*Y?&|lz%33PED?JTQPBtJ)+
z3P2fgSqI#oF^%+HL?e(?Ag4cNufg=^DC)15#J+tceO9`u*L}~?6upbicdw0OnQ*Ds
zTLlm8(Wqo|+BPYcyRSS+AND$1RsZ$-Cv8R@11)76hJhK?TWe=j<qdTyS3408_WUP~
zO>cRoQbN@QQ9aqV_yJS0c!Aofrn~bPJE^L~zKcRSwrn2ct>?_nO|H2-J%lJtk>hJU
z`>ib2mn@z#4Z5a_%-hDYpTcIFiG6D1jl4V0Q9<3z8jj=mcGxj)0bk~TpGt&+n+@!Z
zT$+WohoZXPw*I~`8O~rI<lkIa{0D85E1M}ZFG>tlfLjf@JYpQ1FUW&deX|zPYHXOT
zAQOmoLd@xg>C}}OL=)>rUWnt@eRILRGRzz8*nd^HKwsjr-_Jjb38Sy_y##fYxd$$E
zpmub_<lXA3$X>P^1$@sF;a-M3E+U?oDuho@ZBL6Dnq$be(m11=Nl3mAZU#UXCL#8}
zYn0mgu8v|zE6{)I6qc*yhBFlp{^#mdtuQ1W6$Xz&sG4Iv=SzSTXfW+%dmUl>J-2q$
z*dSdjK!7e0GtuMb;=<XYRUC`M!9^0UNL|;$HE!9w5k%zbU~0^JnMzTO#;=IR56JFm
zckI=x+Yfg}L$FNHIH*QpgsdvC^6qe!Qsm=-Sy8+B53^lnHeuAwy<-gAotTS~cTwTB
zvVJBRk(tvSoM2|~q$vQd-+rCuvfuz~!L{S7DfIm($r&LzukyMK7h%<|ZV93Fibpo6
z<8rU@RSBg>^x)u(h^Y?c`fj?$rBMGU87i7J{7SV|v?~`s4aqhI80ffQ{uh7(M6kYd
zXtV@YpT3vgkAqRaB)jxxIPh+-kgFxhZOykgtDkPQW-dPG#Vc&edAJ4vshF0*#cm1C
zzlm3?n|ndCF1eLD89zWmF4?(yiP52uYCE}sT-)h=DPc0Ge$-H&Svj`o9V+Y&QUL4R
zFzxOjRcUXUx^c6iHh3?^yrm{V9{e4|C`#d|?(+`%%hp)98?yMV4z8Nu6#5q+`lyEM
zjht5s$}C>X4*^zg*Roae)2+}xZnfB@h?KHg+)_xt4Ebi?=2QTgj}KXh3X4>>vcr=3
z%s+GlQ6*waWL|?P*H&(*G$E(;%?;A8E2U#X+wUe)nXFYFU8wwuZ!vv)A2G^oUEQg&
zBuCNf5I3F0hbScYoNp@2dX_f=&f}S2-3vH}(QT*UM@|t4wE6=(xDQwZEgUeK9mx2M
z>{IblFG|R?oB(U~g~({L^%ld)$^3|vl+|QZc_XSJr*G%G5zroE!Crcqt{I>2Vpyl9
z2+-x~<6?GPtd@YGgnc}Ke`rAJrkPua2fv{s%=kp$WwZ(*CT9cz8a~pLHjT2xyx{Up
z@M9kG&GUyCkwG;A@&SUi!y(z>JKvZ?ha6qJh$#A|j;GF^lLy=W4oYZXw88w%sjAed
zel<veliY@XZP$b=F3bJ!RGU2XQfg|rJpLWya4#b6EUum-S(scI5t>lyW|M(E8r3;Q
z+zrp@@jAxET_>8mb${LVu0CQM!pbi7uLtz|>ZTL!jSrH8&r^`CYJ!bUqKWHS=w0|-
z43XEz*D)3c>eyvtP_~)tN1*{M5df0=+J4~K)|b25emg&e1#{rtPRx9J@~`6U3HfPV
zy}1d3dBtRwuUpUKHsNV!%bwC{WGPt;D2lxg9x)!l&7|f_X+_@u6rh9u4el43?`DjR
zSId7eY$v(>EjRGA6v1Ys&ovf@?mdJZWvmwiOW5GWak?F^oAOgj^-mp6U(QvptHsqy
z=%OhJ!|}|XGU{y=brB6GyYUANc~KNZ(i^j%D*DZgPnRcu0i(Mmfe~Jl_a<vpmQbet
z7SnKeEsbxDqzRQ+nI2D&^w(x7_lYOE?0wbqXS)0`uVZ_p@pLy2FkT?dOTh%@qqpUb
z(3`%Wyy^`^?^JxG{b+Zb){YP3CgwZhp`MpQrZZbJKtqxGn_Wfa1B#ihCP=M-^F0;&
zeI9PIV!zlj<W|S<UN=OQh_5Ozxvu>FD7qU+Qn4bwX9l{kh^<mDc$pnJ5gmLHcj#ch
z$V%TryaH<F$=bRQ8EXGtdha~2grdlY7p(@2wVatoJNXl$Jk2^@Q~<-NZxLd?XM@~_
zJoMWhw#*flS?}nTv&Lf}({OawOo*N8@qA}28XJ>t8oZ}8U>LZTv48d*xe#W%<m-CT
zTq?-!O}4Y(%~WO}mgHl(ckmJW<*%MN0d$&3vJiAWOXUwxu4}GKsl24<lOw~8=kkXe
z5PdE?kHL3ShB+d8@fsC^_1@onx0s?j8)k0HBpYV`#Ox33#vu&s3+%vRwFfnPE}2D(
zEHHkD@BEfJI&sSNRAMLI))CVI8?o2B>2>Lk_2y28RIx_A-5EQXMMWsY7=Y~<J&uJ}
zvg60^gOgg`9kUL#D-L~lzplJbZs-88@Q?J)+^|GNErS2pq$ylBZ9!+gh)5h(bL{#z
zGwR<(m#aBN@$Rd3L{E?LNv+1asZcCt^<)_CoPhB2bDIllWWvw#pgvz2ZFr=Td|YYm
ziIgTvXn>w7PrgXz9Q6_!mHQ?Gx2vU<p3%skMYNw5oE%2Kc8o=%{Y)`CWqPEEx`0JQ
zZQr+;Scs(6m#<ETi&9opJ|m@u-Jqjw(?!Ga6Won;q?>PUpe~!G(WO!pls=eE^X~nm
zt>X~RPcn*x%K{J+T%QN`cLv^~vDFjs@;UVBbGiraq9I0d&=gZ8S}K$uYt|X;ceL(o
z(z}oddDt)dsBG_fv4xE?ivK7fo{4T;P}{Gac^<o1nj=+66@>w+bc?=M=#(pdq6v;0
zLSPxH;+?a~I#xDK68*Re=uOn+wAUd31>YXmrQAHlD!8+EjyGDpl3OMi<nvA<ll%9F
zJ_mV{*k}ZfP;nKf%RZi2r|d6|_GH%<$tH<p@2~~k`eM1skC7=<TaKyOV6G0rp>#~G
zJl~dg;y{xX7fg(VR`MlZHKMsr6mBX@7a+!g0j?#uNAEw2d`}DL_d#r&s@GsUEo_Q6
zLuF~MMNbGA;2&^=k{<rHBPbX=Te;=W2_H3Mb<@x)NPfl(?wGIl#acOQZBk9C{3<(S
zgAL~qH^6DfrHv9UOuccG^QU^l)CL=i{2?FS-k)F5ZPUZ~eLghvCt6Ksj6EVTEo~$`
z=LlHWVI#KkZJSK07yF#HE68z8W7o?Bf1%a;1U88@`kZxfVL<dSF9v3+CBgiyc~+#1
zQDeUn>pm+WtGt66=1@0DmDhy=*cw|`s@zM>rp08&T92p0)7AF3sjK>xEIIEFxRHes
zZnfm7q3Wgy5BvJo3aV$S)CR%pqB`N7?9ahR{I}Rxx{Rqmq@u|4(eNYvYuOY<?+F5U
zPS>I)5{i3kZPKf0Tpn?+M0T*-y*f8H$lU_E@8ND_A87nK9$1VYAPI@%iWg|;$dF(#
zApFs&E1S@ZXS<90R1<OL7QwIa-hqiWzj3lgU|?_8M;UJ4&rZ&b;38$T-E*V82wIi=
zEHZdky_B2Ws-k!OG&UxDBQthq{zmZXfXMRK(NtF6nuE|WliEd6P`T_~u-}q4Wt~Q2
zzwLc6>cp%MPkRZJMIDVhB8Hh^wMGVPCUR2!5c`@f({K57%DaE^xK=-)_i)&iPTBla
z8{>oB?qULcjD0ynFU;($==@$=fg#KbtZ?-4UC03+i=gqS`im9tbkv|}r`XY?lZ?CI
zHFP3C)#5FM(PcertZ7|It*0}9-v_#4yelSrzzyD#2E}m1S<@!*IKBJYennHiuR@+9
z7rxnY$KWo%p~5%6&;>`6ennbX#hut<w>)NV6P3lE0~*5`8($TwHoeA~Xi8wR;L<Cg
zXN1j61<AIVFfK3*3A&%_(B5)S;ki{;c8X2#j2`YLw-MkBn2L)tcUk%U#2gTJBa-R$
zv<1_Ck}K4ENmi=KmTng!NZ2s|(?HdITYLp?D3KGL#{v`o0$Of-7j7L#A4d;AsYSKT
zgHxt7HM1hTi%g0loWx!=!NYgQhYKA{ylu<BcjdL~R86%_Ny_@yknoih|5+XXAFLy)
zSyAPyhu?bMl76KAEfgyB<4*WCRa{3fzUTw}Cr%Rr9&;9KAE@c2#8dA*vNx-*@Mzp!
zgoXod7=_d;;c1(l{kY|UHP(~F<ygd#4`HTt0}hwH2^);1v%cdmV4a*43ctK%Y3?=R
zPRe)teb$3Y=~Opr)0cQ%%OY;|Fd-dN2Dh1)4~yg4NJvt<WP-Bcs6=U0Xz8ip(~T*u
zjyB$2QMsp!@Wd3)gH@p=g^U26DKdkAF=eT5m<1@ziw1KC7VLdp?jG0+^PqBuQKEET
z@I^cMh7l^6KUT|9;S4l?2_c(sBoQg4S}5MAZ|l6+%Vn|s%(&0E9r)WLMxqLZW5h^B
zkUw;(s&|ZXoak+-&s{*>>FV}-e+ZveBRM6oM3ApqxKpzXImm=Likyh^@OnRveuG#z
zx+w86X1Lu{X}bKj)wf~k1P}Mx-fw;E!239{ZCcsEuxSnBGOCP&irZ)6W%vF_IPnTA
z)2gMkNX@jqMTBk%cH=ay6XV!Z^>F<Q2tIP#@5>HxSrA{)u9lU3P`fA1>|}V?)lI9<
z2f*O7N%vTo$YQ$a{|g9V%MafrmDO1cKU55~bBxK;r%GOF>K3u?^?LM8&xJ-$Di~2e
z<l0DJUk>>8-thFh{RMPgE*(yf5c05Lu0`6?eB@Z<E5w%AMwwigG`Q3>pK+c;vf=@%
z#@GM6vo!bZevP|aBbbGbbl+!DHM_r)w&Cu*{?Mg;LV{qq?dR}$LTsgpyurghKCMOA
zr-5WDJxKf~460qq`L7A3e=iwz)<OKTrWm<{+Ii;zv8;t^kvkmUOVfrHojBmDS`kr~
zblvhJZZ9tUg!f7bg)J&-s{Gfej*udP7md|>HWat_n4Yp)OI07g?{RY5`*B2PWLF*Q
zL>2XBVv)PYjtJZ)sfxT<R9(c+-z~_r5vg8@A;yP9jBZvBpn+}tTbE}@!b^{a8EqE0
zx*;WuN(sS@9OYgddFnw=JV7nE<6ki5Gh8P7*yD<y84cZXo5*ZcUGtMd0ZNNhJ()L!
zaRDpWMF;^4;bI8$Wk-Z@8yX7M?4yqFB)~a{D$xRY4~m%$pXY9XS@#fv#{3x5l69Fo
zmVk~ADv9cpsI;(N1*eZ~bX#h@6nfo)iRJno1qLo76b-W+xE*3J!0QsHONZmHgeC_8
zMC`f=9;DqiHQp;R&a<e2d6EH3nFdppYq_=5=>l}6UH@8P(o2N^pcq6aM0dKVA?kuq
zmy%Q7u5~tX?J5Bz&^6AXed}FNs;O%hD@!WV5}nF-w%&7svRctCPFGBQBjhXdP_@k(
zVN~e$NBfYF&B(~DU=%T`W*B?Cv|Yvhdvt&+xg8fbKPjW<ifsCu<i-wA+A@Trg&{Vt
zQbIy>$4<1E9*`SOk1*Fk>SeY7q@PzMP4_i7vpbC$(FY#TkZkd8^AA2~(V*iKkT1-v
z6J7F!w0Y(*H*#vNuhf=}STazWw30`12BfSouKojOAYbTq&iixhksWf2-!WxdRNJDB
zdC|xR5MA!gWBojw5fClz=C+zdKzDjk6<_2NGv}-8D#&2?0dt~`CmVTfY19_T2OL-Q
zEnx{u^oBb)KJnG;X;|o~iBSyI8Z1KUN&E)8549`87LN#s>%bUOzp`kNrA(S?{aMYI
z)(COCes}slufS?*8p<O$L${ku$Imkj2NTQS1lPz9vqmTf>z!hcYKiEp*N=^y!sA8q
z6Jx^J$vd7+Ui~~z8}6=JRl2)W*ly95gsRefeeMPs0k<&qV4c~TgLSs)<rT$x|1&}o
zv!9BK_b89y7dm=U^FT5eGILK}D`f2ySlT{Jcy0=6*=P8rZfSV<z{hwTJ^LC;dTVA>
z3ZWa)y*qfUQm#og0e%yzK+b&K=G(&VYKDYcW~0Jjk0<%U*>=4yLbx&Olw%KR51oBJ
zcvt(W`oB)j-w(#mt1w-g7Gke$UmQ+%Ji?U7-p%IzNc5jrsrJ1Po=e|84|!yZV)32H
zy|SG&BwGxoRWN#iocLm>EliCX=%N!Bj8Vpv{so8}J8qZh7k#mwzSpyfeBN#L*V0&j
z6KJ+87W{oVx5^5deX$42K7g!EE3_)9UWIJ8^x{8%LRh>W&VFroM=mK`HLqiKeP`F}
z(2`N+Eu58@#DsWIpp2b{ZTf1I7pg)<o0#8%Uz{5b5&ZJ+)R3??x?65y><QYEk;!JM
zSH@ax_9)<l(kJg9Zy!4$u6<gz#2R!VZK~g&B*_e#MA$MUUjyi_UzlK;&@%&6SSL;}
znI-d<m_TE9ntD*oeHgWGeIGt9W9@|&u>d(t-bcBw7Y|7c?<(0=k0!W)WHPxi=UQh%
zC){!Z!@~bf()ByvrWeGK7h=`%3U>p~w<CC*tMr?v1CW;)T``C)!PpiHh4rmQnrw=l
z%38Cn1m$bzi^tK;Q*zd{R9N4|h3_(DXOx>pFoB!`riR|*nomgGmvVb{m7L~DnMRMo
z6l>ex5cgmeDsIVVp|Xr=XX$4VPnM|1HxUdHl$@Nk46pC9Ugvm%?$3wuV%NN*R2IH`
za>rv=_AyJz61}^vitkk^k@4xV-H4uO^W>T=Q0CCCo5#NJo*IX4_t<NSe=Nu=Zl0n;
z8T%D{&LXvg<56U5b9*h>hmF)2dRlBAK5dS*8o9HQFeQD~5pn_C%r39D{vvA}FCcvQ
zK?hs(7^=oqtWlU;D(RVD8}T#YljM8435BA+fYSC+UIxA~icfj9<uqY2)#Wd{7bBes
zuMM}tD$N(5P?q{%W!eXt<*??rSY2t;_dO~#4WKv>3JnTyN0rAXVCA^lqD3hjDoV?T
zYLJHZ*(8Amqd;LDhH{mG$__NTEW1WF95WF=m&sZ_g&M@zTNl@|D<#C+0glH!CX0(|
zt`iw#(sz^gSn!oJNrLc|KEvFa|JP6j2Xc#TiM&-m{Id5+$!>>x91S%`mZR&)4hw~Z
zpM=5;!4)#mdnz^%uRU5DLGgZ;O8D{XYEDgTI42(;b(RF&e*B*o+=~c^O)^A>clq^^
zN$VVk;;C{QrtHDM56|p}GK{Q6GQtky`1k^rs_V?!_&hcL#uoFi%jb*_yi8V!;zA)U
zB=6uLUHKQF9|q4DgwBqSVdzIpWQ*|URQ`Aj<u(r_1CZz^-itNm&J*AUI1AC!P_$0t
zjWJjNxB_G+JY)p=0iURy^KXRANXFhQ;KM~#9KI=*CI|1ib;BvhODdf)1vS^sGw;$T
z^=t-Q4QmG@z`$*#7_P;GC=CF2x(FvTpvs^A0%+;bNu|786jWsmBc!H#01H`?tm)u0
z%|14%o5gWY+DVJ`Hgkr1oJ^a0T>NJ%=kMK!l-n?W!cNcpZec!NYfYlIpZZ;5Ga~6O
zPgO7_#U<u?+T&nrQ~1Q_3R*_#P#fHJ+_il@ZZP@n7{E(ISxb~<u21!DN}BtsNoqSv
zmaB#z0ApOdt7^QN2=2g`u2}x(bE=Ho9cqa<#ms=~m2Ub4{<d9JQs!|VT5pTCB#M8f
zrTI0yrk8Lx2nX(}cpN}X4!7v3h%x}<P7i?Ay#__W93~`KjqZ|Xd|{sb+3sQoght#F
z%7l~W<WQxj$_RMOVk!xGX1T<Zr?RZ8nZ>6m4O20uCky6i+HoQ;LBtWnp-0%#yn|(H
zMaXTr^_XNY9Vd#_fo*z2@7yb9_dop_igOHDup=2bPn5*GH0`Q|V)yw^nRrGC?gEdc
zm!v*8`bXOP9}n0smUONC>Rb58g(OL)urwdFu+{!1a2LfbJNHhlG5OJ>JWK8@)1KIb
zI*cGLSQI6X0flFOo%I59;P+{{n@XCc!L?A+r&LMMeex~AwL*_V7+(kcoJ&*u@z*9h
z8*8{-1qDvv1v%ClF$Sey)nXR*rE2CDCXcfS*2ah3RENM~reF$DRY1vs-RI4K$pAe8
zfgdAjIZ^k;?f8#XbT7VfhY$|O0#=Vtw>l(!Zl=0g4cH`0f<|7(_poIOLAMzagTr#g
z%++*Vb5--oW^}IWyDfrRa8ps?W`@ecJtAwB_eP`=<>%e`ZFx4f#nv8ADxV}LMeSEN
z#-7$<)g*WePS+xq)I-$*S@wcchJyw9lB~IkLqVVRLb;-&`Ki@q8TP^LE9yI%8iFg^
z0k$AVsLsl}vm1u&dp`b$9Gl_SkjWd70&jsomWFo#iaJh!;|t_i6Q*2aF^{KVfg>qY
zf1oUtVWLj@*ha}S>AiWcLvp2F&c;<YEnD)CQ+haK4*EaXd#j*0<8|G$kw73wAh;7C
zI0SbHNpN?!K+xds791Ma;O-sVCAc^4-ncuBb*5L%UT4<YXR4-V_Bj`)=3I1t^hNgt
z^{?-H<@Y>~sQPNzE}4r7Omt4RGZZ>_F$OhN=J=T4i+dQQ3!W<wTZKQ^7VjxzJO~P`
z=wepmq_Ic*G-*gvYpNX6q-SIs2tDL3uFSQ)&a_I@WY~{(tr_y$uS@^){GWNf6aU$&
zg&@Tb|59zKzevjBPDpPHM=NFk+0Vvq`7QfsoBh2UW&7M#%6ux}*C-p$Vj94Mr5-W-
z@jF`!Wxsfm1x^@2r82H;e8a}F_q48c9IplK7M&!eSL*kP2Jtx?DhHx%Nw*AZteg^r
z3JMhsIlAm;=*3{IaP)PHV$Sxq#@+6>3_^r*UaHj)S$1{{oVOoV&uXltbYQADzK6rY
zY)+JY@FQ)ZTT#Jg)ws;`Q{$Djbw8;R+QuM3uKXqQDt`h?i#^NPgrEy~*>YG2djpN_
z-LK|vAFoJQGGD}xnA{fZhllF<pRGU4yM8cj+yE|tM2p{GtL9fQ95t@4ERP%L1F!$o
z$(0T};$KOT24I*ALy#!ypOg@mRt~i^nH{znyXldV1%_!vOEOHYy{Z-8D=T%u`<%qn
z<vJ`4e|dkwd2U9yd{wY^{e6XuvuzD;&ZYt9{1I_+id+OWbpa>B6{S%%|0BtYg5;oD
z(34V21FK!-{IrxamZ~ca20)lI8xFl6&m+5&B#N3bq54T!TMbh;V{%9mi70t3ztN*J
z6>OkWftSlUS=^fI9a~va67%*hqeYQ2r*xJETXCEmYSF=e24|6u5VmUyC1XbTnR-ik
z=AC2UHSIs@+JAe2+%EQepwB|zi{ZMeld^4kR{FT;PI->xl~DfCkHb4}xw?mlMXfHX
zM@aty!Ubvhu!c#-EJor)EoX;Xz&}dCjb2)Ff@~4CASKZPpH4G$m_h44l6AC2tnVy>
zTJK%Yl}6~i*o_&&dlmt>eCGNbhJR2kvw7v6sKHWMRheqrF3!o3V_oYn3y}9xmLe_?
zo>amEq*ptuEmT*za@k{+q~#@Z1nFEK#tvTXwX$4J$3bX-5&(vYGcPr^65ujniuoIo
z=me{YZpLp8sI(ano{GIWT8@E!<1gL9W{(;BecLpj$;O(+#}}uK@Vbo<mknBu<EI<y
zPZgJ6{GFhF2WvK|<LT43Q@Lo)L_#~X&l|cspxXkQ3cWXkOsb#sVIs`qz2^8#iqpEJ
ziqWc*cU<!^t25$5L+9hv$MJ?!V?x}k)8<JS835*#OTq|tmkzf#3@*^!z+66Tq4B0&
z3?!yfvfs!Q&DEtBih`PUWd(mq4RrKn4Zb&+e;;^l+>23_oqIXh0I)g39Y~<34xoyB
zAiRr*O({ia;jGvBM)#66%4(aMGGKfnM{{)qi!q$M@-;OfYN*$97*pj&kaO+cE<MhW
zOx_mZsl4^(XSb!KH>=1h4B}%vstR)GMYah3M2W1`02{6HrjKkON*Z%HsFJS=p(9Wo
zsYqN*-Wc@lxVt>Metr*iM}$2|M+*D<!5ser8kiNywR$Nqr^Y*z$+L>0wZW<3khOrk
zEU+fOvUY+3z)`G0*nuy|WmuO#X2hDQbXW3L68O2BA{VzJe#7zxl*Zf%ZGbHKSd^Fd
zX<OZ$_;ePGiSXH;pb9yIS(MhP9Jm2mIv0>Z!JI&zxvrVmU$!3zj;2=79D-|ZOcEQ~
zEShO46eB097&L=RR18Fe6-r!u@3+`-tvXpJH|M$E#B!qXo7qwDk()X$g-Xr76{iYv
z6gDla*Fx<h(Z%7!zFEZcuT+`4eA(K#z6HbE?Kka?zMDqxzIfZSgefJ@u~&7keuxs@
zl0ou7P8J{%cA=$gIJMiH<$f|yQ}pMZKcY=1wL+9$L{Wps0Mi69?+Q?8X&4{3P3H7$
zEcteU4EKw|`eZrpenV4^TLsogo=ieL$bR^z>&?JjXbmHZ4c??_svl0mT{N#6>lN6w
zG6p!JWd3BYyu|0Eiy=Ld9Q)AteeFS0M2ZW0IU9V`s!P>K7La?Ra!lTVH8$|mMqI1d
zwUc`4q+KCz^-!?Tdo#;1XIt`Q#QUu$C;~?B!Fw({%U0jkFn*f&jdy}TLO7K8q}vbK
zbiQ*-a}b$qA??}kV$7=~tYCpUnluWb)(Mpri9+f5Rk(fe(PMOHt*VDt4l-Qg5&a-<
z!1rB~5>F|_vI>NMxHqWoHaN^k4?`Bchr)QG^feAfVx$xeurgfnr5UU9;K^(f|5}lf
zYvklu{AfI>)%%E$C7>!pJnDUIr0YX5XVwZeDmZgvf1N<Ewy+yt^Z2b(zpkNk!ERlS
zl=wU+Xqbe{5%}bJfW2$@aKWXV;s54{H`Nl?gPlCxLHuD(kJi^&dATDrR-(Bp&H}^w
z*AXXHrT;sP>Y`;O{&LQV_RVYMCCkpoq^f6&>r!AIHH<6%T&L}Fp-6%j;%03pl<^l}
zp9Itsi=kgJ`zCI_KRYkBi~wVD_=Q>~P`F6yxYoIK-RRd)S7N}s`_P3BNr5;U=X8_I
z*JLFj4L@53x1sp#U!urR4thPw{>fY)oe)By@=L2W?aOejxv2L_!(y9%IvI?w&x>_0
zc8)(@U66syvqB6kv+ot1q4TKW#eV^jbSB{EzF-J!3CDmO1Nc6Yq4>XPx(wWdVdNeK
z{iTUkBxX6^%r&0$cO(ej;Ip9Zb~8Eu<{&!EM8DZsy5Dk5X)uPbw|O$%d4b(l7u@NZ
z3_C)tzyhaJ1R(Z!GL02T`*NetmcB<?qA#~=tQ@d9(QRQJxG+Nxz~!_=8gv0K&FCj=
zg;rG_Hcr}(bkw$==+OjKzD0<>&QTPAludV87!U}#kyO`}87Q?e-HpUC=wqS(c2abn
z@CNelQ=H$0FS+#0NMw7U@U}NGzoS5L$|J&ZUR@}C7J{Z0K$qphUG}nt(mXBMG*nf)
zHV|Z9IXT98@K11ZBA^6b)b$ur%%0f&;2z+MlT=q??E{Xv;j@gknM>2>2Z8}w?#MET
zEDpKqhJliRQu_$Ka3UO_c(vM>`P;BdVcyn)r6{4aqAOMI?+yo&;<VQTmPic)R?^#X
z*TC%{r6K?o(S+BWh?a7cLOs_6S@h;BV%oXY=h@+{NRMde_pKD=y;PI0SV`4`H5xsQ
zwG3iwk_V|EV)GyznOF6iQ^-v*G_kZ>k^(#*L>Q2SbhHE&_6B-A<q^o6j}6^T9R1y$
zY7`=f0NKU>hXN##R`eSK!#yIFU7bwK11<6i3D1cv&f)^c*Q5bL7i%vzV`DVqrq+sm
zevBP*2E3Hi``0`4ZZ`;@D8guA$$gSCaiX56ZZg%W10M(4Xr=EE7rPJmtIcU~c~@UN
zt7UnA$|Wz|(8YA8EE7=nljMw<SKe0h^<?Zg>FV`5x$!IK=GZaUU?wAz0UORFu4yMs
zywyUe_7_#>01lqSxfEQ|N@VCiqH$!*(JO{Ug8~Gw$)FuRV);f!Qc1w2XeVhkH@(0R
z;^USivr8jUYcXP1p~B?+I*wJ*kLM0LQqQk6oCiC+qz1z4E;dwt;K!XbC%Iv=_B4uN
zG4Ba#B2{)?-nF@@S59_|(<a5bomanX6d7CV7TuLl`F=k04tm2GK^E6?T<=1TiZorO
zB9HjbX$Ks>yfcFarSPHl2=+}CRi2ssPSGKakRcAR2p~-%7ySX0i@ZQjS@x{5`_|l$
zB5e`T7e7pjZ)WU7gfm2Sov}UkQF%}~89mGG%9q$>Z;Q>$cWL|h%bk)a_0y>4^$fXe
zY`Yi>EIAzyrZKCU_dtgff4&ZaQX0XziotF#!^SC3r`0~6*_FUOX1qkp;RknSQ+oaZ
z&&oCrN7N-n_b-g$l=fR<Da?Bx`CB@5G@yr_I)1U&PqBG_;IS_yGp^Tv0l^R1AQK06
zmqk1O-8@nwO8C&<XYz};6;IVjSdfcl(U&!C<Jh5j?7-@=`Rm^7a$3OSjs2k>g-N6n
zSA52kc3VY3H%KYLj=r}GuU_Vdojq&OtCHX8`KC>DjU1}}IH4eJ5ZuMm(pNw#h6jT@
z${SHGjw?vbL@eW-5wBKB`V(xT>zciv!VY_Fzhnu1|25QE{^zz9pQjMh)g80_`<Ibp
zl9U59{=K}i6Qj}2CdWB5wZ}=+`e*tXRx%rcd$l9YtGui6xo9&_>%tw+K%yW|AxW;f
zj1y7hFaEC1?q&LlqT~J%7OoM>l5dmNR|DRVuOS>Jcvi9l*0pW?@Y-uG0amIj6U|Ni
zamInj-f6!-8wA8%NO!9wUL$E@R#gWVuJ)1|wCk#GuMxMGxS1oYg;LWgb2X`YZny8M
zJXx`Im85QJ)bqhO^o}CTU30LH%ng|4aqj9c2S=i{1Dv7}CX~Id^%ZkUJ%TX#l<Qj3
z>60T1og|#jjwVI|Fyb7DLmfQmQIY3zum($VFrc9uQY~3kn_B6)Za^-F$Z~iGOCi1%
za>TpeX~n(9Nwf|&FDtcBUiP11)0E!Ew6%9|PFr!dPXc^G4b&Y`5EAJ=VfEo<-TvJu
z*a7j#+lo}NV#~+6r^Usft823J1pin-D(|hf&PX1sY1MsjmmJaFNl{uGO2hEe{6ndz
zlvi11XG?v_Z5$PD_st^UqEwY5lROUvZ5Z}e!d9tZas62EC*7I;QreDIee1&qt;THC
zk0=PDsynf25_&zt-RX-^<{m;(+KZTHRqHC-JMY0D-UN{W<7!cO=3w;M`AUa#>wYMY
z61vCqz{neDb&4~6ybFyf>FH-3ZA3+>M$bwkLTz$J)<hlb&TSmpmG5FS@o^y$#Kz)a
z2PxU?iHSEGSO-_na9HB^%CNOvAy(juWjycj%(>ffq^&OB8~BPZ1K42ABh+SD)a4$Z
zb{az+<L0FE2UVzbpUn5ujY*m1U%=9RqbOcyEg^|<g3No*EIi2$^;B}__yKRP1x&|+
zfw*z5fe5>AK^l_T3JdQ<#d{ti@c;#x-&(*}Ql@MbZ&Q{nsT~Nm`X&HQix_}7+yVjN
z9cML}GO0A8y2a`$(^8uz_qGqlbXT7dWn3@{O2PEVklb-6uM@7(trCyC1Zk5N%@hgM
z&xnPXgN;h~vmS|xp)(4=?@iKYC<X4;(*;6kDI5gzr0HFqtHJ6%U}#e(qx`#^+Uvuo
z<%8lgkdw|{y^4hOKOeiOYh75K_F;a6aQB)t4G=6s7y7haVF;(NdKdC$g*PV+hVhsg
zm^9xGj&|R`b9_6UC!7rzE||AN3Nz@611sfgHgwB-(UOzD9>$fv%Uwm8TbbQ_D??9_
zysd=gAvN%x3#7fgra*x>)Ys2|#BXr)#r7d$CDUvl58>k0YyaeFGfPhM(zdvTs<UQ>
zMQj@Ph-Z<FjCX@k`&KOsGr;4OA|I0BWY-%QrBxG}Fo{N5GFPBTUm`sfP-U^~cvVZ!
zqSR`hAYNCeSd|tH&tWhGogYC8fZ+hh#T2?>#k!pHET>#-bY9h7YxRT8OJ&fjiog1U
zD%$=|!<7=ZsG*^+wwpSL=zi#0bh2EVO;KbKd!SPL2$9(mHj9|x!90VfS4t}4G0sTI
z#$QZ>f)E#kO*IYlnnZMbm}zrVKq7N3I>NF<aMrkeQ&?Y@Vw#}*E^uSH{5Z<*F3@H0
zYpVO0lD=tE34f)6-0ASvLCABUUHewb4SC&i00+HZma10vR)lzVrp3wub7oWP7r(?Z
z@?d|a^U6FGtG7LwAfqZz*FQE2pQU&7nOanv562x$3(ktIl$?zQXdAPOBpo0P&W)2y
zrC{1yo{}=7L6P(rpcV}gMRFj|@eqashSX#iR4dtn6=&)Votqa{@YAUvAH6#*(hbkz
z!9p7`>k1-g%V$MT@cU-)>#xK4;(Lf_!^*x~x>qfcHeZ@U&FLh)O{Y5^nP#W21n64U
z%248gf*L|-_uX$?`=u%jqx7WGf<E8jmqyjJ4s#Cf4O9*yd7FO7y~Mz_wLW%o>w)Z1
z?Zf>KK}rKPKWGz1w(P34e;s0v0Kh3CfXWyxgG5!10R-&@x<}(?)0vlSxGgwfN0fcY
z3~E(fmnl@wqBV0rwdn^yFyhdfhWr0({MrK64%UR_JpD+%{_lMreX*bDj!)Qlz*r+@
zW-f#mr5ekHIAlMwTLhwz;;*u^Ucxkf_If&KL6bf{0>$F+uPpw=C_T|^r-q*S<Oumr
zHm<bU32%N|%cS^q4TKJo+Z><c_|);W?sd}h6<$09C%Kh&;lKFNHzdoR^>3hz?jAo0
z(zHj#nv;gzRF|l$)*>>8U5tf2X-+G9aDMXthyeODk2;$1B*=CtMZlwL^*|};H)$*u
z&b<$#F+-86kA?AEjr)pU-WfqlPf~^Ha>3j1dBD|+7j)xZm-6oZz@yn8GWP%<b^q(b
z&0C_*`$ctqo$sspk29Z5V>5VuK!N5>*?7aVDo6u-^*%r(ted3hEPZRZiTtZow%Np~
z?RV0^r-rqsL6ZRuG-du}EYC{*c7w9jFQxvLM=S=LAGq!;SH^yM;dBLNmYO7H542)q
z>#kT+AV<z0tfV}#u3oOn<B@8ub~C&z(P`(7o^`MKw;5Vb1Ed8e9Q9qc&=eJ_?0DTN
zsOI0dbksIng!IkG37-i!Gy$GhkS!6!H~c|xxOH4%>&5NRxFuM{_p?n=)^5ku+-NV!
zz*~H(Q$r1u6S7xiZw0np&e*;<p<h*Ey%ufgD5|z!x)-p*56<c%Kz70soX;K+Zm(n`
zS+6OBoVFUQ7q;r)^d-p9e-I}*-!B_Q73ii^OqKw(%iUGTS+vilSjmnf){nJCAfu20
z$9hHgs;UZ6rZuc0jT3jBW9>xiU*k$hCP=Mje((=FR8LZE2$-90SZQIMCv9;}-)oQ=
zKLBoBKYMG#t#4D2t3AZr`H$PUwB~L#IjsdX_CWSU!~_gY>jF%FB%QBaX*r7fk^M}E
z_gZT<Gp}Z2NmyGno+>4^YVLWMa1<f9VAVPJs;8(iPc)y!sqT$St1*S}6#z4E9kd1=
zJr!i`tF?|h64jH8Zc<cn{^;OjME@H7iVLjoAn>A{63S8|q==&EsN2{{*yzp7Sk3bV
zBUQ8KQ2F!ES8RvT^-+mQBCi++2o*nb>R#=gFt)X1JGC>We1<-ngU;-s;y%i#Yws7t
z?(g#Fxrc80ep}ip^zpfEZxI(<En=Si#7Uem6~W}?-*3Li2{&zwl#vD!lSvl+uJ|BF
z=7yAD<552!#LvW#U;5ul*j853flk_~NVr`8n9#C<D8e+peO8008~s5g8pGIuzuGMl
za6%7F-d@^Dpr0pWiPVS`$K}P=f14Y8CQ#x*uRF&>Ne<N|ms0I$3v{*7!T}2n<vx^i
z1$k}eOf)Z_b-w-rr%CYYX)|b(zsPPGd;yHUtIhTfLO`tnOseDW#GmI7(W7luIg}0l
z5@~1@X%dQuyRXf+=De0}?F!~jFZ^@OYKq}YEQ$8~2P6tl+2spmtJ_cy&wPBn^A|vJ
z0DEJI){bpUur1Fi9R_;@!^RD2Wj5g)4m{Wg)U6$RU&c=BHm}Ch{B}6Ag!sfpMqkuH
zl9}@b$sbF7&g0CyK_~*7Qq?;aROR^k;9FCQvAkoQ?Qx*|_wTfvoAc&bt`*{d<oc(G
z+)U36%h)|CiX4X1Xg}AI?-l)?SQaYWp37#6M3j!7Fpg~44Wq!n)3p%`kb}6otJ2k(
z-(t&F35Ka+Lq3sJC-a>>|CS^?i@w$|q@A?AC6@ma&4=tX!by6>tfo4(6XY*AX&)<a
z^=HSIDd3wNLl(q2GfaPTc7#cG>|M=x4#qeM=R-|x_GbJz=U{JK-_u#9TyR#di9e<8
z0bRnmrBQv4q<|2X(y<Po+ql5@lx+)SQ)@EwmU#jkcj-<ygM`!fjq%3u!u>``SboWR
zy_aBTry2bg-!2Bzg%4R4g<K2<*<Z!hDB-|Kh>M_aMo&e9TgWEDa_bNAI!m8=qy`yh
zmd^z5Hme0m_I#v3Srib(Chgu~PZ~+08+k@}{MKOSY_)y(wVt)R#(`4DM;=fENI-`*
zP`TGeE?fGBA~^>4r*heHffhQTq}ypj7SIoEbGNs>Xi|;z<W+EG!TH=w?~R5(boZbV
zE1G<*;QbdcnCriVTq6K^5*NGCPu~1@@aZ2Ql-A09YdcA2ltsC2n4WjV*Jg1lgrL?l
zgaCM|-ed+esIv)2uF!*BVdjij*Ms$agVWE=+FZ5hO-QgIil>6Yw6EP?fL!*xjKW04
z19?se8fFQu=r`7`gp8Xk%b+YrL;o$P+Yx~>u;M*vGZGaxYS0v6moPmdvr8p~OH7tM
zf}(T<@=9`%h78JH%Rd-F{0ghK$7KT6Q>H4lQHhz-X|6wX`hmVeW6H-p7E)RCd}sS=
zz@PhSC}%D~LLeg^pX`a)E6~{GN56X>#S{3};!1JypL6VrM~TGsalVwH&abRob|Rln
zL>|iV3-aoF_QVmn&Y~+qh<g&az96;BbqK-UHiRmuo}bzvod)O+U&-xr;Dk4xEGnO|
zwh7Q5>gy5E))CMP44-R;?`7d(3rCT0v;)1E7{B===nM!qk)QpL;>J4q23)7ZDP;my
ziVxDpAsinkYTAOPiF=c=y5G8OzPqjHLgRLsgV9*ty#wIyBzkxt=i0`A89ao6Hy(2G
zgof{+fu8S6ZS-v1q8n;!UX`FbI9^eB;|zkn^>Bq85<iF&3%?r|JKYHy{FYOtdx?@_
z3&Vk`KDb3xpPhg4+tT<Q^6BBSC5*m|${CnEZ!Jo?atVK=2+Mcs^;;y~alaW8kKnLH
zsF`pQBAYViclIN~qvOpGod>3ImXRy*v~9((pYj>ue7MF=HZ56g6=>8%j`*Z9M2)sz
zjE#yfeltV(C(S-8k);*#6|biQnQGsU&s5lyA2OdD=1i!3RTM@&puUjj@uf#FHlnIN
zY3AnO9PzM(mG+eA%iXU`jOZ%|FW}sSkJOBwTx^fyn_wn*iN%45*r(j7I1}&&XOKSI
z3PwK1_I<Jhvq<}hwYbu;cOMml#v*y-8CW?;7v9Z}P`8|4G_6$k7ZC6|Z(BQqm8SRG
zCry*@EOsSxcKi4if1FGeF5zx;-V)8naKFgodG{#$<zsaljV9poe1Bn65YYlD;h4F=
z&d!;+z;J~hex!Ci7*~PCF0M1)seH$npt~F9>XN9k@Hk7nrw;E6sQ!79{&B5t+TwX`
zb?*aVDIgXIr`D{z-HdNk+pXCII_$*yxE|^!8%*&K*ZZ3Hsx@jadozchnd%@g=@5NH
zM#SP2kwA*7lYcDPKKqr00tXzoh0;DeW9^EKY1jvOn_SFROg4<AQ-12&X0Ew>#<A`s
zZ%rAVwzRVqUM!3WraA4cK;)+iob_7B^kMGOvpQ$di`_s=6zOHdh6QzHd8wbOA@Nsj
z(Zb}x1P>e$H%b093*=F3f^%9Bs@c*9e6nVg_U)l6yYnAen8~y8<(TDpzwy+ET^-*M
zVu2EyQ;2Bc#b)K=gqPY}pjyT!0|k>{N<mJ9GZCvR8-nn>tnf#Sc`HD)Td5(Hj9Pa;
zz{PD^${kVe4Qj-IM%ZUYvzfe>?XSpB*ZL^&Hf2_wX1IodmPBbj`6~gmnK+s5RWv-^
z6UR?AhrtWCxmdYS^U1i+>@)bf5QVxrNps8hDib;ZmCU0*|7f(&ntkTKrbEi~*5r<Q
z*Xd>_c8Y6><aDn-efsc@c%ynT)L(a?bAfH=!PZz$9d>;+r`;?;g@K+&lj1Y^N-hdV
z<e4y4>zx9vjv0nSUiiSd+8-Wc3agUr8+1St*?k3X?#`oz`f0ZHX{R_G5^&6+fOE*N
zF;m12Xw%^a)T&zGxf{O0U7D@kU^l@8|AR7{{S3f=UWJ}?;#kpZUY=#3w}ei?mZ;&A
zNqPL^S;9pufj=UGvH75l)7G;btIU!N^6QtW;TMEz!cG4$$=IzH*S4X%wT<Y(7Kh>2
zhqH)$l)r++5is2;2*&5@99^k~UTgTm5BEIkH7KWwCt{$m5g0bNo8$)yN!DsJ$_~G=
zN2gBJj!3gG`wpIq{R^nB@e?_QC|w-u3@m0`oOFx4b=t^5x~xv@8Q$&XS$T^@fd&bL
zDfp~hM)muzc<r8!2sRYeCPlFZjC9S#UgO^h7+_mzC>mk7S`6>aRe21$=L^U7r%Kvf
zVsY#Mm7MfYA53p61zmvCLstT$H7rVH+{?Rt^R7oD1xFH0)|q&OpWs?CB>3C^xi_rp
zdVL)BX|8i_7tPd#Ls}?=mJHO~4KuurkN|jTRxZ1>706XurO9kL)b%!D4|mgIk5N3|
z<9jXi=$@s!`hRz-(Mx}iMlBakT$Ajdluk(ALVSklAgFF+(Uc*nsh2{njuVsXq-0na
zIKX_+6@l}RxOkjl+p`>1#qNenV9!+%*rI;A)eR=^xD1h;54Y04=JyfXCe3-b1}+}C
zyGKN`H)+=Csp}!N7@2|(m5MpNcNVD0*9H^0Z5;VSok-Mi-`2i$dV}>ddOzbXCwO5`
ziNsQdf7PDbyEu*)OM89f;V^p3X3V8SkQ#DOKRl<)a7*yB04H>L$5!CPEf8GApwPBT
z!d)rMJ#JDcv#lVxH{Wyd&IDQ7!h9678}ajCf>aBwqru#HFy?xjiF@%MPcnMzao4gV
zrMph7=`W10B&PuYiqN(V>}CDqM~Zl!vxFM!afd@%r(6rkQR84B|0gFQk{iAY;VyGN
zLU+c!Tr5+KA%1}YtNs?|m<leq@Q=VlNwIDon7HM=rpjC~c-09OvI81xhrF7_LL;+7
z_KMd}5=7}>`&B_R$f<iUVR*Kz<3^-?Asu}W$wYtT>nrolFI;%^Q5_<arIt4Mg2r2d
zmYt5VGzcPF;K+}-1*1bd8c4OmRGMe5RL$3@7i*bnL_E<^g`XRk3RL7-t73C3;&;%^
zlGju|mzlFRNPQAPZLooc^|pqErSyaP=<FcZCLV<tLU7Oct%nPn*A_%z)X3ZOm{;t=
zq?-z|JV@hpOgk7DY1?8`6`Cj0xVl_n7mBGUdA{8DU=rPBP}=Sgx?pDJT{pb14g;FB
zg?f|Y^1YQVrqBL_vMYehbcbx37(Bd5VM9k3U;ni7DxL;-@?p;|ploD+(xSuZ`s+oD
zjCuvuK>5Pkk$)}W|6>}B{TqgJ%(yM~(@Q;vM*pzljyQqGm~fOx1*~eyAVc;&Rxx<A
zfrCEGN2T-q=P$e)ro;k9GnC0vPi!9XmCs6^TgT~LQ#?ev+NQSSPdCIuj#t&D>oPQ1
zkzC!VjnIy~2QJo;*u*mda*k*E3t>N=jTH50N3ukyHJjG)%&ifJ`CHeImsR9jpi$66
z*1#_pHdfPQB76rd=Tpt$ArM@q2qI{Lfm@vD!cPJBx;NTqNC*?o`f~>(AySHZ`BvlV
zkqJlggZS9?Rg6Dg7=g~wF8C4OD)>lcw$r{Rig<ae;%a5ymKF(+VPJa!zW4QUOfc0+
zuZcre)e8R*ml8oD0Y7SM_)j&K!uK)<a-F=Dk?4&5lGQVOvaFc^*ktG`^KpLl7q5>P
z5TyqMDpCp@0e-H!Z0+;F95haB@!@fRXVWREC$|@07>j8l!Spcq)dy6zK*Y@3O(8$O
zo_3}VBnYsKpa`;55J0U*q&nNmZ#>31K9l!qBp%G<7Ysi5H~yeHwp*0=SARBb)6BMz
zvC;Z!=S2}UG71gV^J)OUaC|nWO(v)mu9vijy#>Dx2dVPRp8c9=rK+$M!RJF5Qdyz3
zV+{`0=YQ6kJ2dc7GHpT#@yKZOW*t{>^QdCou50)Tq*ab0GquhK0st=fbz7rcHpMii
z_tQ`AJmZHcS2iS*`UJ}E9AFcJto0JBf|XH!4@X<eE+(w%mn8260*#+`GG~7Qn!X>b
z!hsaA^tMI^8c@)->&1D<_S6ZyvyyL>7XUL-`h!bmc&>7y*>|sDJ>*Fk+@nLIu7JxG
zfoI=}+RKuNnA_dEiZbx82<M%zcyZ&CSOw@P0*_t`No`zhLNykq34J?>$3|9B34bQF
zEq#>WeHqOrqY;kALdvN9H7Q)07480S0HBMYW;*3F&A#T7)H!V7P6cHmYWIx2O-y{|
zvf8VanW#E<lG@WaMaU*1TiWb9wb?Ra<IDyskipo>!$vx%kAkXh`m{(r`|NYx&IIbK
z2+?+=TTqoSPvNjh(V?ynAIC6HOj*M<8`V0w1EG*R1{uS-A<_jJO93<tV>w|gQ5?C-
z8u7vm34;_kH0IZQ2P)oeo00!D75W#TjOo+qnx>Vfp;oZGZ%C1lWC!M(>?D`Tg^nuB
z8Q#3{6(neiru9D_O_$@?IYk=pCd;fcgZ6H&rrz^C!pZ*zO_HR0^HbKnPo-}}6^Wex
z2<&)kmFwB?YT+v3{Va{XvEQbsAMH?`7?~@KiDD3j=V{*_4*(rwq7=ls*S5BAerJ;;
zKom08Fv{)XJI%k-;!24qDdzg&!>i>FEs^Weu!*1XusUIYZ--49U#rib54eash-k<-
z${$*+UUF?|S@5dAz|qqRpnVK50!A4w_|_L)i-hH|W2h}y&GM%Rm1S~V&S3n?RV6zX
z)XkUkT%&!?PC7?5;OpIim^*sRBD!}@+Rn`|&%&=2QkMj2Jpf|AmN3j^)K;-qxmJdb
zUj&`kPgSJ<4R8Mj4Dj-kuLiOV?pAx%AA6_y8*JGZmC`KUfvTTNMk!C`^&&(LPi)KC
z7JGBhNzpuO2QgseARCEl2{3369+dafm|wF=Nm13y`=+vDxAiOrQA*kC8!;f)0BaKC
z%kd3#Y;3Yu^wwMvM!A?@oJTaUQtuI>Oqjk+V&enmLYk1(eAtWhY+BbEvwS8RuTh7;
z1QpWYMDLR==v@jui77AmXt|`+N%>m2zP@fhsm!Y_#G?uBKJeBO*hIa0HY&;9fKLym
zY>h0!N{`f3y_fuCvVG<Xr}p9Vc9(>IE~ox^)tRxk<6e`Te;iR_I-1wWpkF4nDSM@e
zjf#xbaK{!_ruQrjb+su&pj<YjA@7rkT^nl`gwO`&q#-&tB;A9eZD#yXpC#ZMJ$ij_
zTUDKjK+nFRoR2|@93S;@J&25(X~~}Z)zu_t&GS!L(;G_vIOiS<4Sbz!5<3O`1Lq~|
zU8j~?R1ZU?a<H-34*Ti1^k!o*_j(}(;0hv{sWwt<{cbx<Y$tWE;O(k)7lUm>xh>_o
z<}N&_uxb6ocOhr-NU?&y_#JMjS?1HN6|AqBRsMUq+LI>wzRIKF6@Bo+bURo5I_scr
zs0`;vM|Ft_C05yMI{^&r4uI^bvJ4eiH>P;Nb6hjUSP2h-d00bNQGr*BN6%eY85y`V
z!I<Txh9DqtWCgj+MeUQOh0w1T5z}X8NJIF+_`)g)OQ#ut3<j7<AXJ@#b>Z7ZS17wH
zJ(Icm5+bjdC*zhRCnu^Z!UPh<Tpp2heuCAGbY6tqFil)}B#I2}4Zt1r%kRBMk3GRr
zd~@vZ%xM#A{a4II{!xxweliy#q}ezuL(jtIY?+ey-3&>#vlE^4h+*37!VKWQ!D2V;
zA)-h|c#4m};uUyQD6b&1$$lKb4a2D-2+iIH%aeGng5;y~uPGAMBBmMTpt)av0m#od
z`!e?1S@MH-mP;|2L>Oj{$=9USh?$Vit!w~k2fa}zr!;l+&VHsw)#oc_A?>XuiAZkc
zcqyWuQZfMG;1yS|pqK1<*%1rwG_D?-hv~7AU`H`;laOK5&=U(Cx(A8y^dYp)Ua~1x
zeA4jfF!@8gdy804XY!68@1@jT{jRPlN;;~5SOul3uNZm<WP@<HdbOjWz*CcBC&jeh
z*wy?7e~043e8MwbQ3is=JG*OQKTo}4$bksz{<!ZRAvQ*NLYW%Gn{E9EG<uYjWu)RK
zWs9$oKlGK-TWkMi_x}8Af@!go*O@^o{#cw!^l<P;$3?|Zf1h!9L`f4TGO`w(A-~Y%
zUybPugL%f3HjU7jANV-B?QykzdaqLA-jZ64BnVK>YUOCzz?}}XYJsFNG@5$f>yx8L
zSq3RZ0V~<TfpH!?rp-Ox2$LRqeW^LiO<IyR4AljMd@1YR;Zw!Q`55Wn0Ho@hX6}1!
zmzS?!#}_vSJ0Q8ImagFBJU!^ESqgr67k=k_v;mP9rI=QfoCjC$!6$>)HAE!*VdLCZ
z=(VBYho?S2F4s4V#_!B!cC@z}^q^cMuO|KiI)>>*4wu0|`nGBM&;g?Nt?`beoq4uD
zMZ5f3l%P^BXG2PJzn-nRat{kXzV3w~&!yfOQXI+HzPPg=zdLhl<%_W^n5o)stB;iX
z`KfwpW99AQ85f;e$EA5GjHa%osV-dmJzm0xj;7U}`w19Fzmxw(tW~oZ;~-pCN&igK
z>c;uSe?u~1<bY8?&)?`8yHcs;U>Z90Q}v|A+_(_oZq%<CBGz81gyGSq@_S}Xuqr*p
zk=le->tkk+bF}@be(uFx)+#TmTJucT7RgN74gDn#GfQs%_QF2wyYDx9y)3?n=kH|(
zgXS3qiG7!2w9d4b<lX+*7+&)|&@)B<Z4FPT91eUFS`j2lI5TLlVK9*G!&-tcOqKm7
zMs4)t858fy!gK%We#ek&uQObrho)En2MhAsJa%Jrzp_XtOMXP##~8e*gii(Ne?c&L
z5QxnkM2mT=b}zEi-g0c*Vpuh$k|+gl6Dt4UYku_}^J(B1*d8(@AR<~4d0w1EGfH`!
z7v=75kz}MhZtCr5<?@S-Dn37+6Kh^Ah?8F!IQL3>)^4Y3md&0Xovt~#$f1L?FEMta
zVnK%bU(eou{Ea#ZcMoam3vo3<gC^Wlohq=&gv}DY*+2Y^bJX$_WuVk|j>vJ%!%EGS
za~qGaaKOCt_^7uT*57sdz3E~ja(^P%k-X?62JQea^3#d(;qYLifAV?5`-h0<)?T^z
zQA`zvgqW$8Y1H&BU#&fx0~p22bWaJ^;F^*euNZi`yEZ6$;^TjD#46o!7pKYGS((!V
zr+*CvxV2hEu2)vS-YvYD=Od$ZJiY}PdU)wXx;i{6Rr(KIo0o4I(b<|z{RO0N6wL;}
zReHx6zfLWXf*%&>N{+v$RThScAYoxoHx{&OZdQvXZ_kzps_tgg2^KJnJ4>vQMDd$%
zLb$neflBxi<a#JYJJA_I5hU_CsTp>j{Q@+!fDUU9+hGCb;7>U334}Gm3-<XdICS4l
zlFg+=ux@%*lYfikf!`eQH9o;fe~KFfWEBbsUTe&4Xso4OgIsu(?SdG0Rm>prCRX7l
z8A5`iK3}9Lvz4yaFZ+C{mm)XLPCK`ru=vbdpSRd#Z#}FpyKp_iR4>V&)~uV@8Ci7R
zBR@DI0dc&sP+JCM=raI^!v2@Ie*yhybRo4biITW>+NtLwD7+70{QNZ3Qh@9oBz@L@
zbqE)IU6^gT6~vdIL-hVVqE1>S0B~fp;79(<X}Q-l*RDq9C#^!Oi9OrsaV=#sd3v5n
zW?a_O`5upEoYy|ASG`Xz<#iv_;NqoSis{I!wcU%>wkNv6;3EuQB+1>r+c}|g8Z$el
z_{(<_TyZP(Qy_etBp`exvy*wxJvuJ=M#v@fmGpMZXIe{uhDtX8E2xEBPCvqoQ~qg%
zj45Zj-EyXHFWHu;v6cN=G&=@ER8MYMGr?eG?SaM(pHPiw?q(FT(1KHl3?PCEnr=BK
zfL1G*`GzU{1xU?MAtxwKeuB~S#FSfW>1Ne|9eNhz8j0Otubzc!Zq5xID{T_jBWzEX
zwtt(WjzHL>H*3y34`&`07L6~|ox-1F8<P!3&3qayGBn2NhGm?ljl5|uQEJ()ZOn9j
z%<j|>ap9~!VvE0cnW#uO&Q}S}IR9$15T+(^+y(xDvyR{Ym392LBK*Ho<osua&cA=A
z7{3UHyn#BszRAJmzCIjoU_HaLw<M&pHJQyNi#7}Rh(Pq_eBse85Td|A_hI>NUH-xS
zEx(;O)v2p!F0doUhtGg7sNKE_DtJCV%_b9Y#%{%79ykoJV|xA2Y?Nkv84aPTn842X
zHG5PNK9i8&Dgx^J3&7xE<*sj4^KD&p{=F&PHMu}ZKDYZbTfKb5^cZhM9RJ7&+mHPK
zMjvm>=D)2|nu&lp7EoB&h&b?UXWw?UN#TKtyx>@2xh&a)rXV@Nh;XnXDK&XleWd>d
z&2OKa^zr=4+fRP4Ecvrhd(UVx3^m&Fu_|ONUnoLzeE67=PK@Kl#@{Ga34Q~{$}6=d
z*qfF_r)~ORlH(fyxxA&wuRemynOS$}ZoKDXVd<mS*q7CO>KCFN#dat&<7#txcKNL@
zp@^OJdk}cD1)AN>61Js`BwM$v!H)Hz!qU?cgJQD7E!1=fDG6Pqt1_1kmw(P&*3d1H
zWP6UHeB%e3YA=VzCCE{C&2)K;hFXN}9RdqhI?NQdI#~Kf-dir-IGnr|14_^*P8juM
ze!u4Q*rnVSAKcNKgRvjGi&|SX&ZposuEo}mGMN%T#Ev+FFK$HJ7v6zvmW#Wb=;ztL
zx4J&%0rB|(rz!z0-4lQb=EA5RFHie*CFj^X1OL+Uip>GL)ZUA5%9o7V6t&3MrLJ*&
zGG8=T0TSllsed><G3M{H%{o34Nuw^rDP5HtU4$KFC1X$i!xv7w9UjK~C%<3C-*TU!
zI?jVjljf%poMVP&G+1rgEaAtDb;>|2wbSd4Ga=-qI)2nIfiKpn*JLsH3w%LEs(gk_
z!AIp{ch;TjL{quVG0%s)5!wVXdq(gO8Fe#@<p!Wegulh*S7BTH+0BZkNl{{Gn3|>G
z(aIC=)C1?5LpREwK7Vf!=^+3F1katTF)c7?m`JoBQ}f4&#t7l3*=6w<`cSoY^q9P5
zd+*E(nep6tc_s0qwvw<z_2V_1lIx_zQ7o9wEZIpta?QXB+v-9QCoKz7kRaS|iwmZ<
zbFO!;6QDtA<W$lHReDU3ajuvJuKoqc{+W3e@h=_XV+q7|5~!Y$xzMO;T%wQWf<Qa%
zVGW*>J>Qcoz?x1~?5s2|K46`1Txe1W(fAAx@RJ0J?~UNGH3$!+y&B%Rq0F+;^KhE(
znJ|zuY*DdCKX)2L7b_dy#M*1}(c4xa?a}Pkw@tY$V0~5YYUjW;fM?Ni!#_*}LcNrV
z;K9aSuNufdK(=Y*|As6@bRHnHb5FZ}0l<1N*C6xFreMnSX?mJqYPNPv74Z~Iyk0qD
z^O))9gof^Z3&d<pMR@6NhQN>)VeGq;?)2&Tkq}P1vw!TakpI~a{g1lhFGAI}r6Qg=
z4;sCqQwhq;gXT}tzoF-byqQqOxKZT_%nXc#l$Mq$;uEsWO{pYCwOUNWh@hu=8w3h&
z^9GCq(hl-Ny}+ZEwPA?eN5SjJTLntJnFbGxWy1m+*Vnd{rtt<}92|6Hh<6;%n73rJ
z2d?&d4%vR#eQ0cvKS?2EIF1hv5+K86o=DLft|qagjC@L;!!S$jtM*-RH?eoXUS|20
zDl#Wwvf*JQkt($LvF7#<Wt9&E?ywoX&OQZsy}<hzR9+5Rp`oot;grQ^Q6grMfgI<2
znfAB*C6#Jklcz87TK^$VzK%nH%$6EJ1QvJ}fMlqRGuXeLHPq!QCu+4HI%N|^DjpGY
zyLchyc$_!;3&6^!J(X4x>w%(FE%|)Ez&x#0aCN0iiplKfDg3pNAiz<<F5+Rja8Y&a
zPY7i?L(YKf3gT%a$<Wy2Ns%p*P2+sSk=@H+D<COok_DyYxIih`C8u0|>jTv7!0C50
zMcz?mHe$0{a;W|z{KgdGm6GL}e>7lp;%mPAG%}cer!#GkKEc(*KY=A0TJ;Mcw!2kx
z1`o8DPbMcjV()tXV{!pDvY>3C;P%0E!}4iSsxg&%rY7VEFGYawGym~})n&XnMV~*+
z!ZR}%bQ;mv%(Rml(FU{wGZ7t6Y$%N0d6>CeibngT*1&Hp_4<-Wwt}(ejLJQOFoWJR
zelh50cBv88Qz>$T#hhJLY=pIz(bYec)k7_?Z`DVX`0dp8c2_G$Tn4QWoG;c}zcL*=
z)EzUgB%B^o2cFcE*nSo2kK^d4W`7R}b{?1{!ijdy>1j2I0_mNA_f8*v-$A{M&?9f;
zo`ESVTeqb&r-aU3wSa=h`L)=v`WO+VWJChWzI|t{5Nm(@XC?2tk&O8<HYci|<bMGM
zPp#gjRZe`56D6g6?`L^PS4w;B(1cGmDI^_~43+lv2BQ3NU!=1weDOCneMzf)#4jcy
zEQ#&6TTSmxYQHDP(uiQ8>Oc2cpb~@FF75lP)YNeG4$5A#ES);d-Q|1Z7xK;CdhFoz
zYGtVCm0OYFb0pK}Px?#`3xioEuHXr}?#?OSJZTeWXBhG;cj4Vx!2ilGvHv>@Z@!QJ
zMGJ2(evbby7T&!7j~3p1{|j1p`~GhW@BgqS|No<f_y6Q@&VLFd{`d8NZV2lC@c%E<
z8ZgVZl#qbHolk<JZ8##w&dUM`7<QG5o}_-?n99q?Ztrc+)6iq;qDC#L9~~Y14<pvu
z|3I^}PH%i=A)_A`^=pS?s&?NNQiO?coEv-ygD3H}_V;o0TH&b-^&?M@wS6(=r<SoF
zqUg+=bCO;7-I6j$Ea8>#jCYA=OQXN4Q>nttmDWD!!?2I8A^v<UxX|quIl%_njdQFY
z$QSn77XTk>$^JZQlfY4}w0f4xQ86sD*jz)wTzAiM&h)QLCH4E|_&8sb9kzA+8K#+q
zWH;b5wRdx~mg$GTK-O5XKFCsYp-a28eQP(P(Age6Z1LS$*!YwcPrjQ{KJbir^+ckf
z(p*Gz`2A;h{78}99DOVyjXuIe|B43tzHbe%@o3k~vCb|5D|CwpT@N{fw&-@<A0r3@
zbnm$yI8ZOE^o+uESErcUbUzIW0A<i<j_YwA7eG~^xsbFe)Rr>IRL4IlTQrZ#zoF9S
zLU4ukm%GIlTfA6aqYyaAkv0S_S?YQcygoI8M?bqVp4jz7<naqB!iBjsi$R#aloVNL
zzWLYQ5PnrIeZIa8%!XUgGL@$HvB_14vV5r$%>q#RSyG_#Xey6;4m-jNR-{s9h<*Q9
z>~RXmj~x&GE1mxT_1%N1LRaaz^u>Vk0@}ny4d{)6s+5L-;5o}D<i2h{+Gy;7j3{qv
z-jqF8{ApbeX8o3C>5%flwwUqvabmCFk};>JZo%v<XJq%8mG{y}1PUjg_Y;E(=$A9|
z7|tr`_(#nhZ?uX=FQ%CpXHK=Q^~K+#XogZ{=BUc~%PwE+_hu1XZA+((GXikUod;*^
zHs%}D=|(5+=$EVQ3`=5E3?C?aM{UK_T7oc<!11CA(<t$u_yu~+{B`G>FLt~z(=~YS
zjy42<{6QF*SixNs$tu0qt{*h2CLi`T<hxoTzBkphrtlsdzWXTB8mPtU!&A9>c6IZx
zV8^u=%YL;M4Z}a-;$7&D*K20hC}}bKJeaBF;&h;UCdJ$j&ZmJ2ZP}{zEEg?A@SHM|
z^t@3ml@C98^AY}ax97Z2MbSGHC!4%kA1m_(HJ*k9d=>|t;eO{jj{=p%&xukxLE5rg
zt88CH1sO#K8%%)Gu%PzHdbLEYDT)}Tj1N;?+j??hl;FGLxoqY(W)+G9ETml8>o_T5
z`e@hv2Im?Nn=e85GPZ@uVLB9=$gr>2)0OrP%~+e>9C#BYEj%4)0~vKOW95Iw4^H%e
zGhah_#7lJIasj&drh#XYGWQiz>jNjUncm-O?wTAw#TOWl{z1ku;23b~cwhPLVz^3A
z=t%^jXqtMKzBLku{<+q?m%Z2-*f4qE&ig2|qO<(VrnmI%?^Pk39a#@1$BoGa0eAXm
zx>g@TzS@&y<0nDsXdGh({#Bv<`GT4K`rzKwR)c{STW%(e*>YQkr4#=s(PXe-gZ0QX
zRKY|xi+|0|H8tZG)Mg+hrIW_@jzz|;K1rq?2k002`*zd_3+zvOu_iR|yyXGzM3vpe
zUG~`G1mg|}&^W&`CkM`ed8VP>y^hu?3DOI|51W<B3=RkfGO*+&G7%<~y}Oi~kFMo1
zSEZ|ZtX#4w8{mepaq;*BMJFL=t#&SZtE#nOt75%=@@2%Y&Ow~0YH?W1s8VgV^x6p%
z_YBqR`jP&DgI{iVcsuUKNuWn08hwq$-#LaRGby}%F~4ojX(>9{J#o$^<$>`V_d0*y
zKN{Q+tSjVkW>wJI=^)(D25?Cm&q=@Bu5w^Ky(`(*;#nbn{`~mP;E3}}=~{O#Q-ust
z^8_hP$Pd@bnX+Xi3)bSsb&WCkZ^^PbX~EHv<@KwkgtCnH)915{qv;Lw2NJ@sx$deA
zV86P{$Cd?g4c*~N#vjwnmT;W9v?0U!h~`7(Aaj7<XhA2od(YgujO+7zIW1o?0x8Vf
zXnD-4%*wTNExfv6XAcyXEPT&l0Ui@Y5cLCVZiMe*MxAw&LmlZ#cqAkjf=@A}<~PkK
zz%EqN>T?|5WU*`dN7#F7Z|astq}~3GG?Y$pl7LTuj{opT&~cFeLyPqz_5g`(N{uZ~
znaAo-3o^!oJ&*{F_dd2Q1X&X}EgC7=I5ekxVDjJ>g^0weoY=4^FzZ%oBz2((i^#42
z^2+bPQ_&BT{?E>b|1Uoy9Cx7^*SB7nS5u?A^0WO+F!AKTCzW&rQ$tU|AR$=@kv@W<
z%>}rR{?jGxHyvK>wQaON{3?l8EyGB`v)Pe)^Buad-jUhoB5InrGfj~&uUn_bQElnX
z{%QMl$&El`jk)YQeeREv4vyWXgJL0;9@8*pjuIJrfSbeC0@D7#M+J9X$%qoD|5jH2
z+@^$gZ5x_FKhVFL8N1Jr%)FxpC<9q;Waf$sju{N_6<olVm$%+#Xa9K^LWr)Zm#u#e
zmoc*F{RKGfa7YMH-p_eSg$Z*}WNm5AeNQ#3m5+Z9p^gyVd_up@!CSEwG;iWf2}g{n
zl>|I>Uop?JwSTUIx=YpA2$jCdXHO#*9A154)>j9;B4Q=ZdcCYa?G<x*R^eO-4La+Y
z-)bLnlYR@rC_>m=NU<RqInqru7&=5q3~o-~6k4cMaJ1ScH$A<_d5GR+9ZvtK9CCVk
zZb-jf#eR~pc7l*3nZUc6?U>Eb!~3#cT7G#v*-@r9Z1x+uIn<fk(DE&XhSGiDj>a22
zo0Y}WW$An@zvnTx$7>Y{hrns6(eWme_!j=V!jx?;CT<nn(df5}JMJJ^vNPWJk(2BY
z@Y@5&!>>g00|KHRW08crgJT?-(eDB?2EHUyG#t#kGj3yJN@KQi2L>BR16ZnN#uC&P
z6MG`BkB9ugE|=N43t{jDG-1oZ;CB<iUK|FAVsp^|zla2NZ1Hal4jJeS+4X%0fW<^-
zMCM*W_&pQe>wYB{ydEuL<ir!kuid7*_GRC=44S=;IO;x@DRcn$d))|@i{r^*AX{>1
zNar}|Im1-!);g+TaU(Y=LV>;vZx+i`U1m-W5X(`YGT3#i02(ggC7)q?hbtkBaDGc}
zGi^uXEs!BV#QC!0_-yG#a$T<OH?Qn1qB8fIO@dZqj>TkdzootF(>)=Ju8bguy>8GL
z=_n%$`$Gmtea?Bw#qX-u^rDU$5m`#|7@2bhvOSMPl0~no25g=5cBnWh+e@DB@-?_+
zIvQWSn!<uQmcvtemA0Pt7pq}rQv7TitH?Wmo-&(x)q`win_s_t=iRaTKE7;*Cl0Oh
z4;5ZwmbKS6&2cxGINL`Qxbo9^!M@cCv(aCg|Kc?A06q$2e6H2|0>IgAC7>a<nJrM!
z2>#`E0JqcLE~C&)c);i+3@1EcerHi;mv)P<ymE|%^)zH+bf@gETV`q_oDp-DxzLni
zW9?Se)~SaC>`bOx114K;TJt$^QAnlj>|azS;WK&*!OaGG-SiR@_8L;F;u3VR6wa#m
zXVCzq!X3m|6z1t2o~Ckl9q8}EZ8OXdI4JzHWC)7U`m^J99yi%<s*_KJ;mi8(Y)0(;
zDXdkMXH}zm1IkzkG$`%Y+gf4kXOkO!Ift6%UjrHu!p*WpB%N2HZ?`*M8(3dmk|(KP
z-vO;V`m^pxysN6EAA;_l8S-0N%H}faR`lw}%AXp`6xohP7DVmyTVu%&P^D+(?+ykA
zHd9pbUP;m>WcrzwkU0nIcX&2fjU;8#wF>3&@Rz}<Y-Y}$|4P~30VhuXTxx~14=?Gd
z)zi@d5Zb1GV}BOS4DId)p@a0HtbnFz9-;fVS1D#;R%D0;0^qLnN6n-{2<;SCEVr(Z
z9()4KTFA>;ur^TjR2V<}+Bd{2Q_$ru8#4j+gy!x^>&SpA^74e0{C`mPmO*VcV7MkN
z1qu`>?hd6$aQ7DX0>!O3Bm{RYP~4$71d6){*WwafgS&fi`8H>EcINEv*_l1RlKjui
z`##Te-`BOXr#%G?=fD%2I$sUE*}?c1M|8h6s1+<5tk~4*^Vx}>Fg&UKO~Sp7F*k;S
zu+z$ZuS$7oeZu_$#f4`ngGJ2J4{2-Tdt|~1Te7{<fOpzp9yv1K2%16qr}mp_b)`%r
z|1%>+&(Pas8ca4H$FlYd(Adp77P$$zibK)5K`(kU0F!4|M|87;#b(x}=nz`Q?xdb7
z;W7hmr{CcS(^WnWaDO$`HgB@Fi!)}0@#UbK7_T42=BA(S`Hibe|HRMoW1Zosh7P-_
zh;J6wr5r6GX$OY(4^qOkFYJpFL9F0_PQ8K**@U#Wl=2Ks2cQ(5Y$3y?eg)l&L|pfB
zv=vW5<In=mQ^ViS%g-!xJ0Imr*V+X>yz>C;7L6sg#fi=o&l&BB|3KyG!T2M$!@3-m
zT;+A;4ki)>l=T+@FJDSz!Hj>07-U^FAr!@zxQ9Bg3~*@OaJec{b3&66MKp4wH~%DO
zKFK!U#3+MCZMRW&9dJL)wL?O84nnEFCtDXw&sH1uP@uIFvl`anVs<fN(ylxo0`h4T
zA{SFX(>;qZ|K`Z)qJ!DS#TesC#X0Ls$s9ELS6J$=846@GYxCu&5Yw^YibGp8?y0fq
z(j;QWa3)&oqilB>u+9A1ITQ3ZEk-)T8DpRKgAcQ^07-E&fYg0}=cjFnbVAkzkT1UI
zdvqjH+aH6&CVg0e@bu^{s;~Sd|Ge65{ef`CjoRtrGx^8JJtcq)eJ|YW*Fy~M!P0?@
z=h?}X;G<62{o6aq1>OTYQ5pMlm*O6JbRxh~xGU1*&g}PMvJ5rT0aXd~REho<Ss{ZH
zZSBj?LMXIos1<TsIYjqi3O=*Hhi!hHMc0*!3;)b(0a&f|I1~_BKBqn;8@VI?aY`5N
ztlL}6m1aRA<uX#D;io|axGBhs+I6F)nnC3xD<KhCg(IuszPOdr)qt4g@TtXi+GZq3
zDa>$&kMN=^DjzZ}O9t+t@($V65gRlUj+FmLDQ-e}1PgF+02RXp;D4=mT_-RRh?}#U
zIO2OT-i4+X&Orws(nbF<ch19}K_J|XR<)Q{J5fKMk63W&pZU$|`=i9p!a_{9PIzT1
z<C;8ztblg!fh|PXXAFF_jgKl<c%30-nc`;t+*>jZYzpUa6QkSv%==<|roy6|d|If7
zjS=ACp&4v=tJKC*>n@5=!SWrb_YBl&CjD#NXY`dW75^Ul>ppaz8>KUIqP&KBB%LXO
z-QY#50rx3hzZO@{&_xaN)Tnm!;@ES2b}NOyTGmFqrBvZRB#t*|Pw!EHp58B2$OeYB
zUP3Ie+1Ra?4X7D0|1M)pSO&JNaHMWDq44h&T7n$O{OByJLZ)2Lt}k)l>M{m?s8jDp
zO1}Br`-k+o%~7q=Q}&N7Amn7e2{XdXtT;IMjA!wNYM?XEfkStCUjBmN{B;z2ZpQ?_
zfhdEv6yEc6-`w)PJ$Z0VLfP9@Jj(d{Oy4y4*>UQT@&Xtlopi_8RQf;aDqe$*|C=v#
z|2GV_PNk>)_`c%3sjD@-(oG^O(|}QK1l12`$n)-IsG9HMrfJ#jg?mBp`phg!;#`n=
zzJup`iqWS9^^4Q}ktszgR54O)Z%s+}8k|$W+m&%Ao<0id+cF%S%u;)mD*5GS#_;{=
z3<vX>hE*DcK#D+fHXjQoZOD}ou}0G@KpoLI#F@-d{O5Q>9#zzOdgL@8q@iJ5Zg8)!
zqy!*aq-SW-;0<M0K(11#W?B#xDO&;R=f<FO!akjO4hePN^}B06e~&#Q(Kld5EJ+@K
z+J^pe9S)v8>Us<_I|-si*}kjM+^XI?FRUqZHcA=tYZqk|>08D`?I}hYm?XQd86LRx
zB8k|lToZ^eiXUmgl5PG#!ePz(#wA^nvEcia;O70y>Wmw!Cy8)}ojR)snX%AMn$d3u
zI><L)I{#E36Y<wiFb$3FWxZ^#IGt)m7R;5II2Q7r<67N&P@V`lhg!CMPqA^osEG7=
zTu5#g>7higuCyx%{&u;08tvm7<wI}t_I8}d7{5wist`m>bS*^@pE~-P+Rz{BDXJ8;
z3mNdt(7DTV5+|QA>zJdd=?q|IG^00@{ID9TR_WHsP(Rb)NBkW+SxN8Hl3<o{Xo*c=
zf!~z19j#3`o<Mms-{bTSyZ6o<jc{>k<v^c36%34d)4_4Qd}8gNbBvAV0*5fJK2`4!
zxX+Q+-y<&a{@JFv2mX{{-{$rkHF<`q_PFbI;)QdH6|XB52elj0M$2rcm(kJby}=aM
zk^d^`zrVs}MP;^HDso`D?P=E8qP6si{s&@$NdAOLr8W@$%j~Y(`3k(X$==R2p+d|M
z%G=wC(kiAs*ZjbktCfGHn9SSJnw6Vc@8tiaQTeg>=DiF}`V*XSm(?@VzM*;2OcAnR
z!fo_Vwosy_VMnVWDOOGV+ha9S`=&PQQgK7)iLLk?39Y5y?%v^B=9dM48wrWx6a_Dv
zGlTIFh=Ixrra;>JK@%%Z|2`f;5f%1Xx_8=Wj(x+HRM36ObT5D8bZo4VG-}^h>bXa%
zO&czFhUMMV`yUb^u+Fe5#QJToKU;XLQ0Qhm<jur4IpEH-*QOXqro*QaNHTRs9&nZf
zygm@oamTKHZc7p>mr}KGo|Hei?A(yI3t?@huCDY3K>uZ2|7{eO=~_HB*NhlY$Ed>Q
znoJsIio8y9E(q)vdtuGJ=%3qCesm?Sg)ak9%(A<mdPR{ZkolG(d!OW2?PI;Qyevzn
z7CURVlvrcLujM0QS^`qsgFQd|5B|OL#@J;HtlY8L`5GIo_50?XPNNM1ho66#WA3Mq
zyED|Syv`#b2KsrKMMM@_Dz+Bu(O#G0Qd44gM_MJ?g?BiSs3fIq^m&A0)FmbQtspWV
zH$q$&te9mEAQ4Y5pF9{}_d@vFjJK;*+(hM6!3WVszc)$6SPR2?ANK7kgteL*JaLl|
zQJ!0PeF}dDN?6Ibhhj&jYI0+BI{wSS^}_nGrlLiAtCvh0jl(7~U;A;ft_;IMD$#AN
z+)s=6U+PJ*x)(zI-*W~acr&JWhR51xnBbSbJk9lcO{YOhZykzS*FOU4a%<KWjyKjQ
zDjhfwUzc2oFt<a1JSIW;{@?c9Z?$h!{WxV^CQN|)$5Y~5_g$)&VlTgh1-$?j$rF(7
zl7t+4NsTv1U<yb9gp=F%tX;2R2QHTODKF`Nq%d>;uL{%u<|lIQeSoO@8s8K|m&gs2
z9L?$uxC%Y+(vZS&TCVh=?ms0yZKVUo$Nh`qi9n)gu()|<9quG%18l=sPcdRhtnCEf
zq2ktRPB==^JVxFvSArBHEQ4;(C}RtaTp&2_v}6p~Q}$7|((`g;rlhf2`Qcw~HZYFP
z@~<mD=#q91)>gCmOo6<x)1s~FA~!Ov2e1c#Csj8B!F@z5LV5%PM`9DG(4rMf7vY4x
znAq~o#xT^TEgL(gzr%^LerWo)pZ8|M`V9Qo-^C3<fBx0oM!CI11Xx0Vs0Jd<h<PmE
z_hm<rW<EP7#tpy~<>jb69UVdG^?cmeNmazm(y;a-LeWqz8?}=@?m5EPFb~B<s>AtY
zR-0n@vE}@QwfG)TDN_itP@+S3m+x*F*lyY#EUoA;`8I>V3OI07-mWU<^3MycprT@#
z!_xt0MBl>uWre=UvZN4a<S^WQef+Dr7jfjR6G`6d&yaYg<et65xEO{ebUNRRLjYVL
z8?SY|y>PT#(Zj(I6MEIkbaBE~V)OsDAJ?wHr^;EeZ~g;6Yff`?3u*>oSCfuGX--@-
z;rhxQ`*M94S--iev7ma1cqO^LR<jj+c+UNh-$^X~tZmS@fz>4d<&|<&!`)uV()rpu
zz3V$*4ELC#igIOdmntxX!-`1(=Y=Xkn}0L4u(CGX1fM}!_X}GwCaSXrU!W~E0GT}W
zZCsa6ax=wm8xa6*l2v`%TOve2v@s6Q1>mXY`hCmbdcqPH&F7~!ARN?iXcznOt$E0o
z?$hS$IN;^3T#7+C<xv^P%1f)^A>16ZyU=Ua?+}Sv|8VCbyYUW>cT94n`{SGEveoJk
zHbR8vfjnX8S~Wl%NEYc`H=B9jg!+ggaV$k`Z#(R2VZPHNT7WQ^qF1e{h>y(fFh;tJ
z^tD&An&`<ja%SqZy+z<eF$zgKlJK))g$1F^ac2z=NH<A=`eg1orBTg0*??q%vqc37
z#iI(2Q+sx^Mrf1Q83VW^{J9BgyS~2W={;OkFoh==k78?bmnQxi8k+G$ll_R0<Uk(`
zT<i1$<E10)!jJrNNGX|{U}YeM%%`@|lAaCuC3VA>^_b`?{sPDP54-pfKj5!U&g@D&
z5nIM<1(9Co4j{!YrCt03{^a366dv6}8p5WEjiOHmhStj3(qFYEM!-C~qM@gjH$1!o
zckysej0l2?$mSDAFQzKBDiIxOwm7yphN=nr#IZ4FT}VNWKBIm?Qxc9P%H$))bsvPR
zag`p(A4*6sZunPLB4{UPq;Bs%W^<XXom<7dV1vPllSRxQoPPuJLO`G0+DcPCH<Wk7
z*5o5OwqQRc@QqMYFS_~`PDXESz(WJ;+$zhRnaKXl$KMJjSMY@+IysjAy6YX{a3_q8
z9FwBWAPF=HRrpj#W%Q1$Th-OZvhznE^Wc=CeA!>r-b=c`H*Sq4A1w?V{o&=9YUrKV
zFLXR0L3ZR?y|gy>Ek;K>d)Z?xB9R8IXhmGj*yUc+4YGijPc@ii?5lh!(|1m1JZK*i
zyes#X(3q>|huR+K?RKC3>X;hgKy9fKd8xKstNRC>cOTX0I#UCF`M<q5`Dh4A)sANo
zE`xbF4pnVfSiAf(b5!LDo*>yOXqG^871Y?e+Lmnny3F58Ab^#KzH2T^<Fr6>xAR>%
zCZ)8%H%G>;3;!ku`?!<YXX3rhdBGt>kv8J*pM>s*9JA-rMN>}^4>xneWX}Kp`H9lg
zN_%z>zYKJ%<(M^nqQM1%X$NVnWoHalV`^;RjBHhk{hI^IWVIc6zGAeXYBEWtmZn(o
zleV<D?!f0`-OaL5n|fyLV#=kFDWfqej7GUndyfkE6z?Z#CuWm$axXgLK3FJGBxUWp
z41Ia@Z6<7Yew<$aO2v|~tU1nN;Nw+AQP{4bxM5MoY>t?OXHheYSXe&gfT6OeX76%J
zMKfA0SL0HPT?_`<0)Vn=q;RG*g9H8SfzuR?m=52bdc;9vK3W`mb|*qFW9^ef_nET<
zjoh)(W^#Sc+l*=axpL3l*_6|IfrygZ+EM*`Mi1Jy4hHjm-5HAQdi>*4oz07sB+SH9
z-e+@A7xMZp()?g%oVRrvK~}8avFFCY;7R<^T*^rq+lgzGZNW@spYzaLVuaf=>+bMg
zTT|)!qZ(m(>5%d8<p8H=m0xCpp>9dZ_Xe$mnXhNUZ7B?-m^9>tA;Hy?ZiE$gU#}kF
zu4bsnZ`HPSr-ph0DN7n`0XKv(<ac<!-BfFH{bH2kzr0h!?6>Cth0yd)x9w*vu?D3S
zr?wx<-NRKpl3gH5Gv)|!6WZ=G*1F7o_b_ooXKF`Qeb4l1wcq>YVKH*<+(tx_OYHeC
zQ>sSH?pX~nv0ePE;`@DPOSpd}#YVMVGhj1sQ77LIicWhTO&<wvGUxvh_Lf37C2NiK
zw}OehkkG8xd=!>#e%pf1amGO6C3ss#%rm;*S0oEpqvvDkP-w_Xw~y9nm2<UcqkG6O
zM$_VrsjwYdr_snS+DtMuOk#O!c&Yp(DT=byy8rbzZz;b;A=5>EMQWcqsmJ@pz;5*!
z!teJfHjB`9Q}mm?mYGkw??}al4^@MhtJt@ozsl8Ee@P<%_9(!be|Vi+F6o8rwJtP2
z+<jL)%beHLn6PO3LDj)fTz7!|8Gxo`wP}c_G(PJeyhW(+k}o7Qkj>T>e7jH0P^6G{
z67aP=GD53&W{U1N6JyJ-E3R&~0AX8q!BPC1svJchEIDO#r`)X@>NA7H%-{daylA}V
zO(IX|8WPDf`G{_-pVH|()_$aYNJdcGXl6n`;kifR7c;ixSo#1ePdtdmr__+qabNmf
zJJ~NmMxG8@ujA8njg4KNzYvxl0c}ce{EV&i8b=GXbqXykqvey!AOmwQ`pNAM882D&
z*)k^&2K;obEb2^B7(d)O0rzUZ$~$97du#}klkx&2f1-g=_2#ac>&R{82w|{h&o?EU
zuP6gB3aRu(Z+FUg^TnobN}wFLd&h-a8Hul5MlOGCOB*6^UX;|mjIO;Q6^*=#!uom!
zW-v%^gy+ZqiBrDmxAJTqxz<Qw?j3ewv#tG}mHji3&_7+&XC5HHfk1LrdtGMsz%5*g
zqW&1JPT-$L6w1U3p*pqs5dGjv<Zd~5Pg&>20jE|6xf#)asc%T*WGqe_DRlINmxT!p
z3f*i&L<i+ARO`#|=tAi1-V%Lvb~(vSxJSr1$v3oH0`N$SZ78msP``WssArZ)78sq?
zPiq|<a3BY&IW>J(`fOzc(W-d=2bI&k1*PXad+FU}ENiAX|E2oz7TEDWq~+(XXDy$`
zgeQr^%Ms((jk<)GB(-LofYqNa_X|ome{<g6drup5$irpqo3AZfkOtZ}e5Y$M6P=cY
zsAgO8Cw(g(up3T%B`VgtlXMTsLdH0<>!j??DuaWA&_sh+j|wk||Hh$*j}f=(^FB;0
zN+!9lpFdzY-8HWsIjz-KzlwSijo(T)%&?#R-6qD>XV%$py{0sX%?g~Ej&;BNx@$D?
zuIAo)8}ndpV~WXW70(NgnBq?7huoIfF@9es)m%GQX|{w>UE=upk9hicDdvNb?)csy
zZuA}8S+YB@&+YGo55t?4?`g?>GoxDgAMIE1{Ao;IaG;)XG3`3#_cMJw$HFhekTXM;
zz`xSLX9K}?abt-J42dc-P0iV@B)sY}--7;ci&+*}cFZcGBwGugaH=P7FBv_ZP~JYU
zEm#XzDJ*AIH<Bq1gr?s;l%h1Qn8SWkuB)`XfHWk+`aj4bYOZ1*q9{z#-sLP%hqy|i
z8T&~8)h$zBlS7m7wxhzFrg5J3%X5_FAO3`N_aMpVzWimXGRn&xm;c0i>}CHo1QAr2
zp{S}~8yem&{nsX%QazXt)DSLPG_njwN=w7(gP?f#aV;;)nm2|Dnlm}+PJW)KCaB~W
zB%w;H+)U<x(oqR@g)(J+*#wyB5$dnfX+Aq34)1hohx$aXXe}b03tk_L_#c2K5{BD^
zOJY3)5c?anPmQq#UmV=6F17SeTrNC6^_!VAtQt0CFY%X11fo669kdJN_0+$R3?0U$
zug1#XkoG*+>Z?jp%J7Vd{d_KW3(2R<3wHx5d0_?3kFSm{>r3G$#0&+hO1#k~({LJK
zDRn>2uno`vSrQ~C5>~fZ76?6c`|}PYN%Ut_sR)STD+?*WWwy`#KgAE>07K+?PkRLm
zL~z*sY+J;JOBMrXBYo9}nctEW#6vj44IVV?`*jVYuT_RC%Ox=GgD#N4`NrIk=))R+
zaAXUDi=kSGBOJ4rP+T3*U`*>U?4s9NW2C6=7i-xXDK+jjT$S^L*?W8c6cD-fJGR^s
zc;#RGHs7|L*lrmQ%i&wnOA8*MMEs}XWv063S!_AY2fKpPtN`JD8SAGq*gw*$eZ#qi
zq8SR?3>4_^@S{<-#D+Sm+*r>+zLCx*f2B7<F=`fXWW3T!h1AT85*zFogu%;LYf>l!
z{`SlcfFS*c2)c&J?0c&0qx1{~lD44}H4PO7f)EC6Bno%2<Mg8#T<3vJ#@@c;L?J>i
z1`Ht@jC~GMI`BoQ(F=dHKOs4MRUv+ui@pj(+)^ei#8DalJX5@{RXBHQPNC5Jr2X{}
zzm3_f9O5O$^7r5<ZIxXON>eKW`iA>=IHyoMN>lIVJ#vVA1YB<d6S9A(Z8n{YjnJX|
z6Jy!Yp6tIfQ+|q`Q61m7ku%-O!CdwP^}w7eRvMb%p}l4`?8qD%E7uK9Fvp&nxBG%;
ztS;Z1E^)&51#WMfhym{n+|t!X%F2+`A!x{jKaN{nY!-;d@4kuF?F`$;wfq^h62lT|
zV)7D6A_PadJHgyX!S;oF@tfb>n5K(od5>R+u1Ib^GeENf*?d~JYf<Y?&wl?r4zUzM
z(cK|CXqT&!D_Qzt0}~tlO1K5FC*>BmxFhUfsWU#ri#W(Yt#sSMeA_B~NCXerKRf3`
zf0YZ8<Y_T@$>q60Z9!G?Fo?k$*)aSopyXDfT=*r&>8bL-M;k4SJ+HBq(};yHd5u2Z
z<Sf>?!awXE%$16(VV=EVpta2aETR+=%62+_x+{kjI7!ta4$ZdFTO~xB91PY|GDu)b
z-x(2?)BU)Q7JQ9A(_t&zceMf!<JMKp9p>GBC-hVexfgsFJCFf)5A?A{c`bBJNmRhg
zVG$z0h9qlh&Hj5}1N=MXnP>|!L{)D-Gv0QSHfS}s*|(?9K(`3pBoMVIe{;mbI`Cxm
zJEc1b@W+-Ot(Cf6LL8)K0`&s?=}e|#P9DRi*v!IdU3_%(Paang>2XYyi#c#+^%^<&
z6@Bxx1TzlZRkmUlzdUf#s@hf)fJKGxJp6n;JY)I1!_3l*bjmjdv|Ii}r)8tNvCoj@
zueEw_FG77H*WPN%aIk2zXl`?A=$KI0r1yJQbN!~08XFpQm;_yhF?2eaVju?x_AnJ%
zs@s}vdC%8hD)mCprtBo@5RvdxF^$c*tiV2F#h*B1_Y65{Kg>xc=t;!&Dtuipi~j8T
zL3{urRvvySi~P^q)oCV0BIc#zp8YB=GGy%%2PLAfeb)`I)caSJ9O%#F^L(;8kfmRK
zaM`QL%ZHrl-{#~%?9&4$4=T}1aNiY-DZ(xOip!b4J%Iqv<!|X5xf&$wxrt>1n454f
z_(PKNx*NU5m?r|tJ#!m?+Aj7-m%RF;$<h}vDXJc$*875ZRO7Fbq%?kN9R{h!_ePt;
zbkI!0AYU2_qNn0$4w?^rg>tItLnPY?s>ivND-Q#`JrKH1HkxVnRFeOY4BrV&6g^vC
zRQ1Z<vu?5Og;X&#1u>C21{Syq9!8^xUijO2TeU5(!!f_srsGRqWYzW5;4}6OBZm%e
z1Iu^JDfU~oqaoHBFL|O`f~~P5qY4d?Du0QtR(HZFPK5x_G^b%hJYn-l4w^cFhJdAY
zk@3=!749tX)g0~ean|{SgR;+px#fji51Ai=Q8Q5Vo*uw(WvJMUA><)4C#Rg${irkk
zSl!n}2291|n}~2@a5GA4Ok1wvR%4}_R1<T8K!REf(sx^%Q?~Z>K0$Oi7!tXx+?f~>
zy%-=aGMPuja(<U73*9OD9ob#I#}W4LY>vH;413!7iOq!=;}9d(SAMV<XyS8TCEows
z{c!h3zi^tTi+z28hyZrzz%*lMh5|*NLla*G2S97><eN&Ms4uJoHA}QC@qKUKx=g5M
z&7K$N3iQH=z}RT9)0nzN5k}wTr|N=~PPe_r6)07KI9Q&Ayln^rqpS@kk(~Mn{(|`2
z@no>44h!bm@yZpe(o5c4PTS<+{!~Nr0&uDKr$}_pc+L4Um#K5y4oCd+Mk#~!p^;eb
z3{=T2kpurwUF5@q2LH_cUd#DMVB;FqZ`O6aBgQ~lyPee_5qx+Hv!AIVe0|UL`}aye
z9R67vkW$2t_~!%nENz!Y9Q~G3<Bpr1JMIkyRw5c#Ldc6##v?Dnyyr5ZK1(``n#VLB
zO8?Y*U3zNA;Xne&&YtU~n)(WR4pFkTx66AZq_|YTH*HKBu7WIg8#A?h+gC_g<9YT_
zt%-Z~j7)m{m<)A<cSZ2B(ynR;h;=bkWZN*c)CJd$ZO^AIo**n9)My4SPE|mU9XA65
zbrOjv%}lKezdsTd7rU#+*fBotjsYld%a=_omPAulvmz|0y;84B0f;@wH~_q#_8-!W
z;AjBLkz6z!=K<A*j501C(}f<VKcehTT<DVb8B1SRvu?R;0Bwia<+~3@pL^tLy#76F
zUy~x47}+8I(^VXse{*@%hCzw5n~{Oc%tCX@2@g(>i{a_%%kHs#dwWZ>`I??ySy~Kn
z9>=ayO8&7!yfKshqrk6<p(pFePp$TcrZ&0(>nf2B%k6|V0d57rg%gpLmG{42F+jh?
z#138hIV_*2O<_B3QvLHOEw5vUDcH`3x6In~KO{e=Z))4sABPIfI+VUk^n%~Y#69ik
z2-@a+k*f{4#kMkTpXVc=xPO{u-(#wJNSpV`y7HdhN|O;`tT_{;xKyG4@SfsvM#?4f
z+u{+>;LSwwnu(s_FbH{=f>vLL5}yfKLQ_`&*GqM1ogtj_Xt4CQs;gHgL8cU1cpFg9
zk<WjpE8(WL8c^1VW#QSS*gOLzQtFA=Hh=fa)ynt{Ro{<=)F}Ul1ts~kAI@CUg=m#h
zS!D6}P4=G0h65?Q73f@7E)#@~T=WPNghr>dkF((Zv1V-6yvE8Dh8pku5f*O~EK<j)
z*}m_4Foj^g=QxX4FR%3;@@$|omKb^eoj14Pa-Qs^Wd`GCQf;Y$J+x}VunM3K*^aPP
zGT0gy<h*MvIGE1LHA-y%x|UqJMTt!*3_J6EkYfAGL$U1qu+JJibFAGivt_e4UAZ*{
zrl|@2()b1YU6?)EnD@p_dE(^naoNv14G;r^UtAOTA4h!1(oLA&Wejn*j*R!!uBa*u
z^X2^#4%I;QJJQ@W2kypy5s~#e&VZ*HM*0Yv&+^{e7sYZBr(FxK<rnQz;GgR>j8cl9
z|4kHF+>N}<8C9Bg`RM;g%{0L<2{{qxog=7FL4JH*I0pwr6krPxi4tR<<@JixbZDl>
zcJ#^mSI!NpVSG%35*mpmdBvCsaYQ4YiOk1_dK*r&Gk%B8i=>QGI3nC5)6x4(61jXi
zuGlBHd^X-Qj7FpCw0Q+4f;MsfI>%bAT#vKk7+F;B3$q@|_ey$1Iqz;N^lVbb_jIrE
zuzK!$s-o0npjsijA1bfkv2}ky9NUahT|y~Y-RHF+V{HQCS<&8igaE_*S%2cy!+3p@
z)g$Kjk#Nb9MF}2i^ZE2kovor4ha$h=UYf)C{w1q6t+DY!$G1s$XiN#A<14r@C;j)9
zQ|-g{fN8$?A#)Gf#n>#Z7d_N+Gv&!0i4nAmgcnvS6VJ8-FYSCkk5Xd=kCIh254TSO
zFwsysJ0w)yD@P>i5be^cP5wJgNmXV0;Vg4O!4i-r=l{prANe3)X`=5F!u$J5)#fT;
zCT@YDi)vHA<cJv^UzupY^zwtkN%Kh9Xv}*o!>@r`iP?-!nv_k%tX*ewuk)4c(m%Td
zy}dkuQ^r|!tB6R@H)LnSx7%eTI5_grq0bqH&?>pNSxNZWeqKLoIehN-7IO1YwP&r~
z^SVD$RNzTL@Jy)tu-o=(4J=-7#>z=vRHWAkntobqTz-lG#g<dV@c1jT8uX`R*irG<
zbTvm*xnikVPHLOqk%yXeFK}#&eZ2QUkZs@S46W`hHy>OIu*hv1SFntOKb^XyCUSP9
z^bgcsfa_{<^yfGX-J#I;#h2#l{~>`q73Tt`+J#))x9`s#uyHn;tMp=V2zrP18eAPN
z6_QDB<@7~e0L=rbe-2V~5430HdoS(glqM)WQ+7<DKH*7E@n($AzcKbMRYb`Ye-VFe
zSrS{lS)CznZEMbgTq(kyVd|n($;@Iv{$s6?lwOs%!20BWr8v{&sGoa6^xshdw`;kz
z@iP=PZ}O4n%lcNpv<1mZ?6^xfMx*mtJP@w}UfM&&d}sWYFO(5Glir$&!3uwh-UMSa
zQ&2cM`Z=i{2y3eG0kC(J_K=XX5}qZ^B|_*grwc_fVp>Wp0rJa5J~O)0wL6-^F7tH>
zHr1|ufw9R8M?5(A_uQ-r*CtCSO>Gkzl6@NfG=vf%&h<-1!{FPrQ+EADr@abg&Fe$`
z&W{kIPkWf7i)l6)2_W>{BN6{H$Mp~=9Yx^4#pF&cOw_G%0{?)=R-8U%z*=k6amTUy
zAN}Ix!yIpoZj)c-bEC<|nTn&~O3G@jIl0G*46|<}!)E}UZYb)OqgVfzwrFiN=Y-FW
zu_V!fvzo;%*G^FP$kO&mH6AhM4|UioV!G(~U36vTE{Z4q8Xd8oMS&T_ue3?vxsJk)
z!sLoUY>2LvSm)*Wch@(C{FNW)cYf=dMm?bIGf}*`pCgiDO)MKzm{|Q30j{D6u}DGF
zjp+7u%9w+KaBF9Ji<W`<{$1ixAfg;|OW-t*;SlBi5C5YxQR+e`gdVFUn~p6K=d#UI
z=UAnMnQ3H1$?e^BuoeZu4>kRfd6s<z7Yu_X1G;sF%qUVC*`cq()T%NX)-pqy8D%jo
zZwQW{>IJO$Rpbmc>PNOD=2<~p@p9g76#y4r$ALFq*pukppP)Bt*hl)VTztFv1F_<o
z!NK=)10E|W(MuIYA-DyLh26ADF^gi@%+@u{U!`sLKO3e-?Wvz;OojGW@h<x$Yc+c$
zoeaJgka<~2TD;|(@-$HNY?n;Y8D%-F#J5irC%hccSr$987QtrOM|nwibNP(8dxdXj
z<dvAFZ>5>v8!RrAgg0b<($L_kz2}zrhT|>HX(M5|aB`L#1jnM*Y>dd|A7mbS>UKMx
zZ~3DGcja^16)g=^zz|T^7iQyNd{#ttc2N?~VUZCwq-Q+M1Sh;d3d`5Z!4@>q2CTcX
zT3=Nv2oKp=+6>&qeE&B@$YUVf;BOcG-4(e|hW`&`a(w!8VVH;%VrNnISd<5mR__<`
zqLRjr>~d2R^Z(6Q3Rv8Ir8!jZ;nk06046BAD-y@8xuI1%K~_7CW2^1EG8VMzQee55
zAIiS{WAMg36W*V1chIcORO!r^-uawDAKb7*5gjC+8*E@^bH&F{k)BM}zIMDyXp<MY
zC-A@A*FTzXVwV$#zf#GWing8E{e~-6HV~@6R{RtJcMl^ol2`GV@GRs$<6gc!=;VoA
z^Kb%}axBSzaF0Mo<!5;_JTW3Bkd$Rrg}0k%6Pd6VCD-Ve3=Ke9x1E0LMu}lA>R*XT
zAsqK-uM}j^E_ZP>p)s8JACgQ!-S}X+<ho-{5tkA23VX;_o0!6Yo&79)HQG@t6dj?a
zN|uwYQ^UGPXfS)5&a-*GOWC$VNE!B+p3w=<n6Ks19a>-1cPn}Qb9THyu{ZdRtV+5y
zsmile753jN8n1Zm#KS7BYhWJ5V@b05mG8%0<Yh#o-FVl?MdSsKgR{PkN^vQhYM5ns
z@uu6vw0@5l-yL*Pui1{25uw2C76WS5Gap4Ew-oe?I&ymwba;Q*YviKu2iWS_cz4|K
zduu&!la5IC`Fob>d>noU`*7K=@u!!*RGT`mR5QxG#jq0BBcI?`Y{5@)=!~z}B)DB=
zi?FV(*>gh|Vx=2?%?RhI6+2W_#C0|$^e|7SU(0Ol(CPK24)OhB>&5$Mv=>((`B&mp
z==_Zftsn+5iTF(*2vmH})1Og>2n)~khw*<r9dl{frJT5Pg1HRh6~L9g0}r7GPAF>1
z6p!ES#kw%g{TU2;N|tTc05kKvjk61*t+C=n<jGIHl=X%jB{XrB-#?YH-VmfR8<v!0
zcIfh9e%_Y|VeTubuMgIqgR0>y4d?ck5Be3d=(oa6D+@FeNoVT)(RiC8w!}1hn=)k9
z!z$WG!}J2b#*Y~VM3|$c&}?kz;1Is-7U*!o4M*R3VBlHGb~|EAO2kMN8%-3O^!V9y
z8+C7PyOY=S{@H7`R2*AlJ8@IM32*<9G?aTREDoshz{wiG8Cic~e$=6*_-Z55Ken4)
z9|Jo)*7qlv_wU`Jbt<V%gkLlehqSCz&voW*yb@+_88Q9?1CL;XBeCvOeeQJ4z}`gT
zqA3q)9FDU|mSj=}7j*~9BLSC28gG;WiUpCCDIDu(+uYrH`M>c_@)nz+B33c$oJbbe
z$`Q^gDj<BN5`+Gaj2SZDkj7R0J|oYH@)gRsZB~lko;j=!6}vhO5R=@99aTYXZEpdJ
z@Nu|p6%kIuXEgtAoUz4QLh2~!@43C2*jx9SNci$F9efjypT)WV=cv8V;i(~P^?8k=
zD;CVc8@p%Yfj%}qZvNxThhmbU6CbkSZ#fP7ogqFlqacdy)}h+fkD2k|yGS3XWd}Q~
zfw&Sm-B#bkFDP_W@`oMDj_9zQT|j0dM*R&^F5CAq;A7l-$KPSSbt}C1xmW~|js*ck
zetsY?5fRb?uhq7XPTJi=Fu+`tzEL|EB1BpWKHW?E70Ny4*Imlq=ag7gQBcl2L|<F&
zJ}u64^h$rxJbliqBJ$lv#|E-zR1p(xkE9b(nYn)#N9K<>#V`8uTw*Q!5|wUh<cgZ1
zBUxJ*MT4E8s;O0eLY3ASwJlktR7KBgXdB~UvyG_`LP1jwhPi)}^S&H(@uMmkRBPfO
zjc06AhNO`K0%0nbA_hr)HN#>}A+c$U^b<ce7l#)dkqcci*sE<CZzsxE|5}G})rpml
zaw)&8E+JV#gZ8J=yF4^;Z^XnX$c@N|-kq(w(GRH|N9Jf;`a_*Qa50X^yhEzsDo_ef
zopKg@W))Be+45ng)<*n++M-7?+0}9UP|>ERYc-W|r_WLXYuMZbmKZy<S_!5b?u--%
zp+9P`=mUNUz{HB`&A=uc1ol)4?o?mvJ|Br(!&{cVSqEzW^BIldQE%$32iJEmFVNFG
zQJYJbtPsRTDMEuBnC&cQ9r|XX+_?1e2KNMLEQbf@8&B9w>n~B#W8vdhdwb?K78x%V
z@5eYj=mKA5bf#}uwd&^rHc6&$q)OHaB&?CgLRW)PuL)vZ61v5q0jkV&K(dog;uNv3
zpO$$G7p3c{+n2eLMS~B&m0le&u|_vf)7JkUwDbb>_c@cS@z_so#5OaPR9SBcgcju}
zyv|;&pYrFjUa1~jA0DBPdu|IIu+A}d&dY@K!GC91LBi?vn7BwS-P}fM=%aDhYWTt(
zcpv^KoY6zpwzzmTW$qYE)Xz_i)HSN96e#L}N&9l+|FjpPcs-_W^l;Tf3JTh>Vlf`A
znTni_C+{lsuXc%1x5n>>6_^o8ZWhJ=*E1&(y`Tvql$)@X!H<oIGbINO(Zv2Di;YBj
zoKS96Bk{zZz98UU>83c*D68kdMiSlNG<{LiFWo|duLruqv@kJWXkU9=d(TnE%^jwj
zahA6GxcV8-0)?c#bXS*?ej3#vS2HDrXdqD{Crx)4C`OW-;IG*dGknUf{%SgWP=_FN
zJ)^&XW_xDuz;mEi>ulrfV*lv=%Xbj!%dfh?*4X-&>=Kf9I`M@q3E2xjx0`4%hR`>B
zxRw4xvOfa<hx8^8=SaoqqBs=nAgbe*2P)cRr_+1qB>gqrLOr`hjQdTQCMW}?=wIzc
zhDa$*=2NQk`y0$aqj`lZna({faFwlYOgo}rU^S4uNsiT<zcx0LGg@fpY0$6#G7hz(
zn*!|3kVzu4QyDfGQxF`%e?k?S+pw=I;F*&Ku$T`CfY@ViiBI2z;J#d!5w)<?5LLn%
zsoP)ivukzh(^6i7$zUtFr$>KlN_JLXqC?ngOVe1_pDNE-koR4$KW*d)Sn)}zOUa@q
z(JMaMC+k|*s<Gf@*?4EvCtIsJ==TA?@OXKZuI;=)<}ZWf0(bh7ZW5TeXVAn~Xb@LE
za6vz2;6$Nwc_f-$I5;aQ<Fu0qn0Kx^`z+*|f-jKbz`N6l)K_2q&Dked?{Om3qJ5U3
z;}R92sRir|98~5wDtpsewPeed@$mx_5$;Mf$-1b&ttx8~xp2>v$1UzVHL)RTE8mMy
z(bu99&tlomy2u4x=tVo3T}mQ4JJraJ+Q*)EmI0wH0K7XHL~gwjswBk6ssoO21964S
zBH#U{YWc_4yv983T8Z$7U38|qy=$8C;xRHFX8>n+f8#{I`SaCxK_5{k&0X=%E{>M%
zs1!?q=H17NVBtNYBx`^sXwBkrvXLmV$aXqukK6^^g;Cm5FOJ}_0!s%D+VNpx36`^?
zKJ1&3;qukt&HDyDJ*olb=*v*UIxZ4HamZZez4mO)IF`|gbQx3aJi;rbSG4?@%=%YD
zxZ2&Bfa=oCLs{UZcJ3No?Y#T4l#9)Xxq*!~L-%Rm5!R2}LK>uIA;JCF<hnluaw1|p
z{ZyYXnj-QWpUjVLwH<du({0J#-z6n3*Kw;=x=`_4vKiA{5<+*hY1t~xV&DHsZsHC9
z>34gk%9;wJxGf2#BDg&eP#=|bkGaHtg)dd|#&F2bRAN4a5;Wmqt!C~`h~JEW$dcEp
z{qI_T<tc?B5n&MgaP6kh(u^C3zm9C4{>2xGpX3v5IsjxMeK%XRC`dDFv1?;v^M`IX
zMq2j$;5)5iYOa#SQY3H><qHU+&ZpXspcspx!`w4|s^Q*$0w^IJk?A~&EuCHBJ~cga
z%Iz9PNP=8?G7zxSh7V8re-Bllv*5{mr<{^wL$^aAIVl_Y-5t@Ae*`6qm0h?80^aWR
zeED{N6LCjTv`sdJ{?QX=-5N4CchxqL^uYC{9x$%G^d>WEwQ`tv4-yp&?BoptlVTlN
zOhI`xFE4xfuDuOh?`K~D8gd@R20;MV&?H1pmMuW0U!#y|QYb-X=OcC2DN`+tRvW$J
zG-j0i4uFUOyG)*BU#QSX-zM%6P?X~^Ag<)t=MTu3xwwnCA*ZyTKD#{vWlDqV4U&F&
z4)tQ?$Nrit!()UIR^0@;lFq2sL~bcaPb=2$v>`*ne)7y>#A(erKs~NGvMHPF8R@n5
zi-8N510mQUm8Ufh0*Y<XhD$0h2bu9aN5W*?nnvG>T`iX0$NVm5?nT_nJ9zY_|NV{y
z>Fx;_E5!VY57oWS3K2T;17%3)zh^44Rr*lCr=EL>+etjXKwLXivm(nF>|(*~9qA*R
zyD2|_s_H%en!^`by{X^|Hoj$L%~bGx5#Q5dbX-xu?LP3NUn`d@^t5^(x6C(Mo{q}N
zb}CQx+~J~x#c&d%B}FkzvQaZsDS@+^Noh8H#IU|IROLA|;IvjOAWqmw0-bWh95`7>
z{erd=R2bK{rba|Y6a_k1Q&Q}`bPh=73(3SU^Kp4LnmnnjYVZr_bx~qkbxdH>`}gSY
zwn+tOZ=7>$Is13O0EL=gNzvQ?5QBZG05-M4p4NeyUJI&kQ{lvclRvaX_mhlxYa+?&
znZI}bdP{-lqNrU|fSGZ;!?VXK>eEqrNW}uqgAk~n^pCq4qtBbx&A3s1dej4-R+C!B
zdO9mR|JmSthxf}-1_5TgNP+7sF)b1)z+i219=z|T^5umhe%kF*1Vi%L8!4jATGg=f
zje#F~XiV5FYmWo<)Nsg!Y7p$QIthZ66)Bq}o7=h^#@uA$U8V4dA&vY$SVMH_?y0RI
zmD$xxfRmF`50bo?`k0k0NKvtK=Z`mE0}u5do!RPGYKHh=6kkJYrAI{JJQMApO}ANJ
zF@Z6axw?kQ6O}P}isCAq-1FdZE@Mg)?fWPhq9G2zsF(7xk-}5)GQ88{KCCzjhrsXz
z18)O;_N^KdZGDdRhXCro#e^st80~%}rYz2|DG-ce4p9O{%l)743;)-5n|qJ%Nzw~;
ze4jm1py?JYvEN#Qui1T2NzoQF9?ScjJ{A9AT>TwIFOAa2J+Or0y(@pj6`b*a*Rg#Y
za7ofS!|p5Q?7~=N9UNQB^)QHBPjTh!@rVIOP|1Pve>=oI8{F5}AsTDcmk>y|3QO6T
z+{FYnnuNMu>wMRyNQdhFH^i#TeoHAT^qL{&>{hzUd*kysk3oiId~3}mTFCl~mH4{(
z*%7zgR@X?q?+5VC#dzyH+%0Cj$tLKCs5NSAl~`mJc|`~6S<+$v?jYTl8BNzaf5>Oy
zAUge#fk+S7Q2e7?ToKp<$#D2H9N9+6yOG<7czukrc)no$w7rEEK4u9x&##MnYK&))
z`bSzJQmLjlSMYMP_s4VprOCV6;)w%NSV}+jOlw+U+uG3w;hP6*Dz!KI_@q@q->}Ae
zQ?_4Wc`^3c5=;*g1bvrfse98KI61$Y8r&{d;yeEcIL0|2rs{cUWL~4W@UPE3oH9Og
zzbtG|^fJg#w}3B>liO}(i|dZ+vDRh7r-)rC*=LL|_$yJMbyyzC@y6)H=PLHHq<*(I
zRcvK}@%b6+7xqmE3cZ4L$)A^LgtM`}&(l&OMClUkD;Zj(1HhEFVux;PDNHuv!O%bd
zqD*BVKkA5lV4rObYQ?nn^X^;=o`TwYdIGX(6TzFCvdB=>SG_4s(?sUlwxN0`hA@};
zH@wBE<hy=mlbg<wm%&2nX-P|A$Z!`dJe2p2)UG*qibg+GkLQ$8w2emjq`@NJo)I4X
z{fcm$n@25Z{Aec-407T+-5oHHNH!M%z;qHc36f_Q@6q}NhNvj<j(8;o9km$|cB1e~
zoO_)l{p*VR;4d?^bNc%*)B8^#h-T3A?ot-x5RZ@-Y4(J>P}!QA7;C4nL{P=JgQ%L9
zuiW?AdKR3m8*-pAX5+--vrvg~y#LMaUUvWrVN(4PLHb|rkR!=w;9OC*hxgYdxS=7}
zDS`6RbBJ5;02sJ_$uh}HPP>@tAT+qOGxO=PD~gZ6GjI0n_DvFH**gsJa1=GRHtby`
zlQ*6jZdfk~yy(&AEtU~-FaLnE#_#zz8q2o;sC^#lj#j4kpR3%rj<yc(Rwwv+@ssw3
zbaTdYEoB@KVZkOsMZ7a6`qoRvvmjA)+dQe#(b6Mro>XWyINBzmX-zpPQ6zFxauE29
z+p`#DVjo^bF#9pHg=z+#3b~<2iW#td^U$hg6XNvCLIW&V>S(K2|51VWLB<CcrDrdT
z>saG`obPND8kCQyZ%?X+0LhPK#Ne){G;!sTZ0bvTYxtiaZzok;t|QR5-j-%VBu?gI
z@agx`MyZN~lz6JGBBcP}Y%DDEje6Xqc6MW604ECD&S2^G!_2Pw3T(b}fZ&^tc6L}g
zm|F!Ge&CGd0KZrI=4-FJ{U4H77-21F<3eJ4Yai_;1c3>T(8;GHr!7ld!nM`OaNF#E
zPK3AY@2HF#MDn(M=P>{t(tn=#eelKMPw~>dj;ds*X@=D6E83w!V=I3)5;?$}!Nauq
z6}mH*LUk82-U@8fU)*y88>^_Uu`1aZ_L1;><kr2d#<`!d2Bby;@Jz#e7<|1g*PmIB
zh9YI#v<T6_xfl-;+xAs_4&m_hSO@;K8E}Egr`1ff@s2lw@x#N<*j&1^eWjYWj@q)n
zImh|LDpr^Ns>=|Lc!d0~FrBVl*wEdJ{iqX;Jr4t;0oIrb$*aX5iAW+r7mI_8a`P=^
zpYe4j5j=VWTi3Q13B$&TOmjpj<&yRY%ko$w4(%S%?N(IhPxlVpBRHs&VOo!VbgMZ3
z<-J11aKXm!^6t7KpGb3nQ~VoeOmtFEuCr5$cJ~%^zu|T60`L+@efUb9T^R1cf9CHn
zinLJutE7++HY11V1P@)ae(7&$;>_uX8)ZeqO@96JG++p80dP?VZl#I(ZGnn$ZKvhz
zer;Q2Ta`JTNRER*(kYk$Vf9D)?n%XJWx9somc%`J+N(?v!?#X@Z(EM5sXSwTSLhtu
zgvB&Y7I;2~f+{stpd_cO@r8NdGc~9D`(uNIiPUOCgOts)9h*?GE6GY2=9g6Ei?yzT
z`}%J)V7qfO{I6K>VFnNMk?j11Kh+Ygb5OAAm;H6)m6j6=t8#5)oJ;In4+ERjah%Hr
zAGy87JV*D24Ebs9`9pq}=Y(tXwYCmvfe3L@eG?>$u8Zd!tDH7+Yav<j?j0?si#x3d
z51@{>c1C_R+<rkKF%bm%Tm0oBW_2vJlc}jIXpg9=rM{ub1CJi(oZ>?;jAf3Vp~VRP
zzNksGHc)g{`MuqOy}c-=g@IL0C6IwSb-Y<ulUkC;u;V<{uVm~Iob&~`>FjhWIuotP
zJ7ey98@#v4OmNvdSjhl^Tz;1G9Xx3TTr(M+Q}sVD6E;AQx+0{28L<gPv0Gb*N{Cyn
zKFfuX@~V*Gw#@)*oiI)a+rsN7DmI?xS4?tQhq>lLVhBnd+VJ#EjKbihq2c@ZR}3Dx
zMzu|qpfGnQWi9{fH#dBM%Jw^z#(DH&2l;%C=MZo9q!N?${yk5f?pDVT)%6BZ6@Hwj
zamg~`&QF&uvq_3rPS#%Z?_%fIP$JSGY2AnC8F65yJf(Bi1X3b#luMb7RjMdAya4|V
zFR5!gt$_<dSo3N*$eRe#(QAZG;g6~H>{NXG$hX6JtRLO<)$_SOfr&k4DOEi80+dSQ
z)(sPEnbpxSp%vFXG_Mlo_yv&IzUwCzu#*TH7~6PdvkiUfzRiCjmzll!MBVS^POsq~
z$&woQ?}<{a-x~}mJ4vZmXxP4wvlRb{Fw~PTiZYiT<Jmk;&1}pvq%BL@0d~TdyJU3C
z9J?vrIvL(r4zueSW%L*sQOG?rY2SkWL&6KdI3V)e5KSOmm(VVlf41FL@@cAtJgSHr
za-4zb<m=uK4NQ%Hsr(NK=KyA&XQXcncTe@$8Z}r5Jt9BhVKYB#0Lqh`0VTruC-?*N
zfe@OM>2>4AECWL+TNY9(?6PhSq-w=jpzpkVxd_lHqcARVw*j<jyl&*9K5r1mTXMIb
zTNr>k4*4ifOPt{&Nx~{whnnDW=ZuE9I3Inx-~M~+(l1Ju#FzhR_(#UPUX_Ig=g0}H
z0sn+`l()mz1|C~X8B(F+&3DK(Z0p`GYFgLQGh}+iJW!}$vI-4casxDlHu#CiPTv4P
zI?eJ>lCgwA5V*@89YqO0I@+}y&h*RGOH}0#X14T-4Oy9p!I)g4(E|O5OHOK*MV!7v
z=(7&E_&|6d+r|7{xW$udI>nUNp#!a;rI6VBbHm%NN}&F84Syj^U3VK@ECX(V`Aae-
zvwlJ57Z`yzQ-m*HuC7f+ZpYLa9pwE)GG9!4WXVgDNEV`PEL3q{#j~NpX=7qN<Hj79
zQ2LVYuEgH`mQ!MtzPd|)rzmA_^R1ebXi5GXM9_y2Z~1yUi*x!(b*Hr?4_Pyat9)zm
zRzCqe;ber7WTjfiBh3&!8--pe4YiW^%yg(z>FU!KOAAeYjp`Rr0W4v6+;U1YY||AO
z1OShJTomPP;J+<?8b`5NzUQ_>=Ia9;5m*zl7k)lxVA61~aEx+*<P|8{xmU{u_smCr
z$?!5+{GpxQ74~m2@)s1_&oEKNn$3vhwB$FCXB2O-4Jo(wA2Of+x?KD3IQD4`F~xY+
zxs91=+@~llWp74_(H|>~@DaTrI2Y@p%Grcq@ZXH6pZbi^)aQJ*Up87iukG_p?sNpJ
zR{yf>7AbpM=ZyTh-c%oE@X_X=R6o(^WiR?bg<BK-db69eE&@_qmY&IVSY49U^)PLF
znD@Jj6&12YR(L73P<P5<w@hf=4lzu+$LN_A2ORMCh(_4k-&u=GGk^!HUb>3BwekDL
z4Tk0gEvKl02_bWgbTUY;NEq&8A5tcup3u7iTapm~FT~%JAaUY>=v$Za&-FO(eK(Fs
zf5vvM2Mzer>9}wBm(`o~w&F(NdF*Nr7n@1Hxcr_FRb$D#y!P1&yC1e^XY`>c1BaGB
zBDo#8)sPcecQemP?jvv28Q}d}HAc;$YK#F4-4kNo^A!Il3v*iWL~nIm34fU3jxV#s
zrsU3gc3~Y?l%wdu-@h98bR9<<y*OCay?DG%`pk-^aleqO-!N>Aa<iTHdOG)3_B1*$
zh4$yfyVGYZ-$NOtWEcUSn2-MbZn<I4?x8TaBZ|AOA#uq1hx|r0#v6*84>%Ow4{X;;
zPNGSM@>ei=VlT=l9xfpShcjs{Kd+!o_x~wi`=5XRQwz*kxV4VSZ%9#TghyMUVzKvO
zi(4?bn#X^~?vkJiJ3wcOlf4v+c`g(0_ryv*|07E>{EQ$8-=B3hOmYwp_#-#8dp@_=
zZ!(mSy#3B-;J_3!;xz6QdGr@1>+ZvoijP@kIXR9m5ZJC#ez-8d4z7WG3epV*;|(lY
z{s>@!ncy8dcEXtc@_&%SSYTfOJeWbPF3m^)n%^c*{tx!vI;hRCTl)=#Vnte7C=LY*
zMT-->KyfSX6u02PDPE)$0t9KH5ZnpwQar(-Sn%R0?pjJu-u>-w=Ik@?IcMIz=bUf$
z%$GlsXJV5($-SQYUh7)d50inidK{F829x2bK~hyVkge;bCQt2)i}*g9=xU;<szCD^
zCWxbsaUs3fAF9VZ^Sdij9qJiUDVJK8zh8#;;N9WJM*Z$x;qRnrm#LC-jV|e!j>i5o
z0ZO0t{$qz3MbU0k9jP2Ua+8x@_l$<$Hldt$hD)OT%fJu)cu4mBlPZ!$+FclTgFn`m
z^QvRQwmbWWpIC-}7K6aL9?SELI(MU<th{1G+Rg)vQ<ua?Y&XPuW+b;gH?9gFgpSu2
zEEh}?&k`z?9uy_KKN)G=51>mC&d}SBkTR<vcr1_brJ(A1Q0Z{RaGdPNKf@BO-`YOO
z=j2kq(-&-`enl5uLpk2z8K3W$&@<B7tzYez?Nm1wr6$7Q%L0=uPgfA}NZUsJ;9qGY
zDGqXRzmk%ypJ9ts9dvSIp!K0z&30<c5Q)NI93MF>^j(S-Rk7w2i1jkc$I43-12R?`
zPDo%?IH+KzAB*Zh$Ajkz4;(|<3tSLEXQrc_kZhG&)V`onL2YAu%WruIVjBfhl#D4&
zsGom5QM54~(RWYNRA)wZ*j-fDI3pK~(VA~Tm&3Zb@5d#mondqnE+X-A{f(1KIroP{
z^992JHc6%!PulmpU+8^ueI-Zc7F!irHYUrs-o_c2T5Hcb_Ya9k+INF&*GWm{7MGU>
zP8~Fv<AteYgF0wZC<lHiO8S+Vi%&O@?z@QS%p5Y;oX~ajCCQK%M2wht0`VMge9p<Y
zcb;eyrfG{uL};G+W@aYu`d8dn+}s>WJHxG;o{JH!Jc?GC^=<%tb(Q+zd^u4Mr>?%)
z5Jd(DH}sm<%kJvcLY28Af)6&;D-=tqfTa{a={RKECL4?8k#@EmgDH8AP`xA;?<7k8
zY9M1ol7559F#NslH?8l<L7Np+%LcAWN626fEmu!I1V^8+fZDv${P+jL@A7TTi<kVa
zBPie39=?LfnlFY2nJMg~&~RDqp3Jh)AW-G!Uh25xo6ioiw{=+h@H;xME-IT?zKcQf
zZ&|MnC%}XI5SBN}gXBz$$q>#7%j2MC#$nHW@kmNI<%icr@)28t*+-ZO<CV4mnPHF{
zp_ogaV!7-$ZJKmNBa>YO{sLN~IuuZ<4NWeymo?=92ZQB#Y-*uCkW~-EVFvQ!ynF>W
zAOHByC?TqV#b@sgfN+`+JX1bg<u#clPY<)3#y%<Qp$NLqV2tI8g3NYxnwZ-f=k8wV
zXz$vix2B_>ry}n852{SA!D^9Vr$irp61R&xPjFL<)R?|^)Q4-gg{$-DKbZou72};&
zx@lc!uPw^F{^IFs6W@5_ju<gS)AIFXo1!UqG7yHP9h;7{V!t4Wg`QW@x03Z*RlhkN
znnEVm5X`c=0S1Y?3{>1H#h1ZZU><PWsP||3uZaDt^9o|Q^}`kcwMKUn6NSBx+^vdo
zkd^^$@W9XpN@$#;Y1fUKUa>>asX|}*!A8WpK`uTrxg!RZ8`y8eJxfO%%R>Dww(H0X
zOVQgLJlgXeLthli_w<unWpPUi&%_xf<GGW(n5=c6Ra`BVIV15tZ-?G(vFZS-bkfSb
zIv^1DA%c6!XJ=dmT_wfsAiP^ECwRr?BP{pyf#khQK0`vl&1vixt(202KzTF*ZM0<M
zSXVFIbL7r!jr1n$3btzrO!!RCl+J?XoNtGNtLv$I8)_K$N2W?TuQ)y96?5*igyTBr
zA6RgeXPZC*OH9B<WtYHIhn1P>xUaaTuVCHC+%gMBT!f3OjLs=>DD)^u!%!8pDgPB4
z3xlfrv4zuxJ>Lwv-e!}nGndo8k|Zpy2OEIeQ%#25E_CcE;p}l`gGlrTdCPJW;&Bk8
zRXTP6jLK66p_`QHk%`giuRHA`e*_C*j4Vs+WPX<-){t^bdLbl!&b!}j>S|Q|#(=x%
z2?G#Zo}_KfuyWsIG=9UR+;>4?i<xotl)t#c;@a9UYG}+vJUhw8Wrr;nDQA8lA+Nml
zzV13{Rkx7PFFVBUc`J8n?L$?EcO;uO8Dsa|HEk<IevIzcK<1S;Ly4EApz4a*1qiIB
zNnU_>Mo#y*5x(~Ie##&0$R+&~@-BqPyOL5r!>6rfo<q!xo0Mnzys4(ep<vTn|AJgT
zudA}W?@PXRyMfXr6QkB)U<Ts1sNF)D@_B#Y^x<mexqZeik58UfJ?QHefvw;VWp;w!
zErhP)*0J+$giapt8AJu#_F+X$zeF8W<w$~@p?|Mmh9b$A{f2u}>bl>X)UxXRuVY7p
zrndU)>=AjNL7hcdbA{6wpRcx}JbP2Com=c3!=*w^>+!m|`Ho0pl=5a=cpM4I(P7+q
z<yB9sU24Hj$oy>s4B85BlplFc6n%gNk^4mA{@{{sFS}#%!YIk2V-}r89QL6B+~j5%
z`$<B?5<|FUwOsxNcONUTr8m+%6w!8Ee!KBO(bgKbBZNMQ?VAOw+sl(~)62^;En{(p
zRLVaO1N0h`ZL$6=mxXjiIc*BBX^;tO?E~QYV!ZmXE#C@7#bLgnoc9`K!>-+$KI`>X
z$EhpN1||@s(t)gP$pmPwoFGRP<2>8#LHY=xlsbZrSi@j6Gijvt`wJ8fx|aKWM6dCO
z53TLlI>x@wXN7;X*GVzUbB&=L-ibj2una}AAK!@-*QR^ZDE`dK<F}&?*dG(Ss(AUi
z<jO9omvbM~TV&K10tP*%-^=K5bGl|)VZ?I}Z=ce+?$3|PG&VL@8g6Etn|U&@Gw2)|
zq%_{-w0-oQ&x!Og1+|yEa$7RjC?m26U>*R@K&Sd#*$tEYrr&0IL2{)hiXbR(W8$f+
zh;BB%X*^mt_=L{dgj@oj)WmFr5mwQCeh_pcH2U7@HZAut22%g7y(La~HCb&8YbWz5
zD%t3_-o*Snse)<mgV&lizrB|`YQOt@D%4$uG!IhkN{e-UzfN9jGg`nd>Ff8nhnvf9
z+DGXz-s66E&MTa;EqhdY(9}uAW%bEKy}AQxw)Dx!3J|bKfi9-J17%MK^E#c4epBT%
z+(0t<IMPV9JoMYav^Jk{aF{M~>%@v>DI!-`zLS;jY7%+U9)wZwM~DJ=X+jTBz`cy_
z&grTK($@!9O(N#zKK`e52jiwTClkSX+OgkKpfdkzp!k0XDp=>8`)BJl<$kVaB$sBW
z47b~k1L!5XSX+6)vmF3<#aY*R9ADADFsTqZIDnU0mD-NIuH4SPUe2w}zx~YR%ah6w
z|EKP~R8+vt2OiDr2k%vXy(jx1P_awkXkXT2?<vd@d*aFx`s_J?f+Y@X@El&MmnGsS
zPCN6frwD4m+Hf4yb9$A>aJx-xPEXbV6fqEanl!~7`)e}^@K6)C1+yz=xYiz;M`xQ&
zZOS9wK7YjN>CsbUc(Ko^ya7@zjpOyotCx>h`y<Tv7eHUu=WC@d>b&}qft3=It@D0U
z$!T!izh>e^X1ugy4qg1v%xKYNUHY@$`ea;^6FMCXRB)wp_Hr~Q5pHjKAS?k+CF}yj
z(6_q39i=~g*?&I&X`kz3B?0!XQyaeGN(%NbPV|A!`c;hUq)j7a?1#~JMcvm-M4Lo4
z92!72w^h!s-%q~8RN0Y@R+w{QH9a2OtlIoag|0HrcGAunFUi<m5Wcx0XIREaZOT5p
zIfj2O5_+Z53_M*Nld!Jr@<4s(+y=F!AMwx!wrs(C5j!tEN8EY&H6;Nhj)4Xf4Km(R
z5gpf^ISXoJr~?BfgO_WeF7!V|b+UVDQ9|W+wn^>Nll6zd)2)_}BG1p)2_3(J$_E?@
zc9qjg<>|(9PvrW(1WKg4R9vE^-ZCDJSN>U+teI{3{TJ{I^kv(v!Ko<@T8WCcWv3ys
zi2oefP3N~=Q&Qqmo1*;-Q!8QmkIjw$+W`E*e`xmn@ArL>{!>N*-+zLUAk524_*%)<
z(cZy}Q1Bnea&FFUo;vQ9*0zMN-`e^(TH9(X$`Zbob@T$iv-Om7b8&ZbwRQC(1QNd1
zQMUwx2!X)=S4M*9e?vw>;sZl$EGEE%Cs^1|u>SS|7ytmQhgko10sQ*~>j5^-LtH%k
ze`g6i20XyR#(sc<{qP|U4(8cGn8yJ)PacxJ;FH09s%44C<nfF@EGZYCS+=H|T>Hl{
zi-479H~}HWb4n`em#l2B*f|7+ghha&VsdZg6%>_}RdjUq^bHJ+jIC{K?d%;Koxon+
zKE8hb0TCY~qoQLz#X^%)Qq#VCP0z^7FDNW3E-5Xmt*dWnY-(<4?dk37M<53VhbE_{
zXJ%1z^9yV18=G6(=wCa#C#PrU7nfJpH@E*77Zw2fe+&zA{XYiwe;L<*dq%<*Ch@W^
z@t^fd0{q`JS^V$&|Ba;D1hU_jdpR=_j?#=~#h`BILaoF8Y;RgBvN7+eIlh0Zo0r>w
z`XKFjK$H+@^%u|$29iEK4#qfdrvvXVCHG`6hg3DW)AQ2^Wcbt{MMK_@@K;EGF;|cm
zp=jdJ-J%<+*OFJp`X|80|26lC3Hq}bZs_}3k?Scav*kR<nYrK$B8LIU(0U4tMXNvF
zC|;c;9{h9wV$?QFrL31cykH;smX#^BCK2jhm9S(liXU;Rn2h(p3!ThE3Hk_$4d@9;
z6S&gUty#$;%*4y5ahL4XxLT-KBOc3N01rpx*2q<pw&{vG%M}@IJ5<=Hti^&?x$CMj
zru*$dq|k%@0*X^{nie&WhiqG$$#aB0UrJYY_{9xP1)cr^f}g)TQNr5rq$k$b#}EYQ
z5n0`Pde)jc)%7P7S*1!pUG*jp)4!i$*jgImSS{iwXQVlBs)NEXYyW5do<s$)-AM?n
z8$%oV{M;&W8{kGpQ-Raftw7UdP`8p{#LKqO<H3mRbW*&VS?vNC;%QD{g~nKHc`@i#
zBTrwv>N;ha9?NRn6$!bk_1$Y@xrD1OKKk}D?C>!@+U!ILQVEevSH}AbsFVb;Q8bC#
zYG^H$%Rkdi{GZZ}{}s37R<mP)g-N+_U)RkhmHIdocr}a?uyc2v*q(Gdp?snETr-X7
zq%R=?4bRI(s&|s0ctXQ_ty8=5IpMGC99P4uv7wt@j-)=9lv>GQvz5G_!o|wt6F+7p
zWRv<Y&7P$KIk_*D9I;j_tgj9JRJD5sV8?ES0X!yC9_&8|@5=;;Py2pJa=ez;l04a=
z=dbylZTw4Fo-PT4++_fB3G?}*zC{IZ${mT`hgZLrKP+2UZtQ=4j1YUhX3RUU?BVWO
zWjN}IlsKoK$!Sb~=PphkocgUKBAs?5#B~a?DP<Fc)G|&JE9~eZ)cnGBr3rVCgbCCK
z+tpSHmTa*k>LI=F>!&9U<1HMzEF(;JM}vy~oNV`q-|82_3LlOuETFH|9Wt!B>-}gw
zIaU(jPSnf^HA)F?oq;AA;Yx<LDH7O=%y=v1=-I?j2dCdrzq6vUs~j^v5xlq`X_f94
zaE(m(&F^jAg-3beG}B(6F{TGudyw{SR}NQSXCj;*|B8HjKhu++Q%-sIf|yl+xT5@J
zt|-U|_2KOX6?R!BeVI%}p=!;zgjhh|{;Lu$p)5{ai!coIm1q2}rrEg%2_w^34kf;B
zFl%kdnAGH17mkk^7+0XrIcJ9CM;HMcT1H<159R*<|BGqFQ!A4*|Id(7{S2`1x-#d-
z1_X3|W|QRG@5DgNxNkz6=R4TVe0Uq<on`)0-ma<E;k7qYq>U$buQRfQ?kxoG4u|&Q
z0HMj1JjyaP@NdNi+O4m*$tJQ{7xwC6BD3;Y23jpMuA}`M?94Bi<7E}elCw(kLq+cb
zXAF}HgG%s9Syr)jH4E`W5mRb=<gGzFG&z^_MRk=tw$ouv4LT1)CDPUkuH25{rYTx8
zwX7}E?xUbW%Pk3IZ%F!n=Z3~q{Y5nQRe@`z|9AjwXw=fIhB&{<BOBRtb0_2i@1pri
zI=u6T6Iy63!XzH(nrUHOb@LY>q1P9t=zKD&mJ}*5HKE(Q5q4vct=;B4q|Gsi&zz)-
zuHT5{j_5ivUURIB?QPN=&+yt)CQ!~#&zJ~*vj@9~_b<%P8X(dRh&^O$8eaj#-3PDE
zez;7hCGoi3$T%pD(Nq9YM^k_C&G26Y^7m$U`~{%kf#TOZU#?uD?sryW8zi%FNMsIX
zYh2F@f3|Y<vNb(u%@@xo20PPFKc<0Qj4KBDTgaN_LV3P*-d<GM2NF+ivr*me>~g+6
z<oA^YXY#_;Y5J%kNl(HFn44=vStqxA`!k;;4RHAH7U;W6XT5l*p@<t*)hq~$JFF0L
zVKz$DUXUqV<`r#hPu{fK45MxC-iVVTZ8?zmp^OtHy5YA;In<h{7#!7pF!5N9C>AyO
zLB7PXrh=vLPwX+bYwb|JbXV7*Mno>ML@1@yM-&~cX_%${Y+3lX+RSBP7INNo5qrN0
zQf7E^#j<A7f_A)}p6caphm-fYJu9D~Q%U-nTVV_Wr@ix7!jR4j{;TMO|KPOy&odE9
z1J(0F7mGI(uhxZAPF0^|m30_(L~n$RN+Ob72fX2Jrb@aJ9(nPTs?07*)82NH(SHHu
zaLc`5=J*`p0H&{b&IGQDe{6~=UyxwE6_q}Cf|{)J9(7VzqRjie-v|ij?xk2!#43>P
z`<X}u#LnDI9#>g;c2F+P{$p$A@HHV{*Ml_Q*vW^@9c<QMTF@27H4y7atKl!;(oywe
z6J-0{&sK;`D)Fu&#@=?lA!GO8@B;VD)kah*f~`p0_pWs8L(%A59DJ;lY0y9BU?TYN
z;Q*oZxHiaq;U|DNhmi_^u|kw|a^SwTuX5|XL;nTL7`w|pr@T{lpM_gfDaAetYG!LN
zjh7bC(8F$!Ao1TZ|FA16!1kgIj1Voh&}l}h$e}VmD)|;+&Ioatt0aydd$VP$BCg=1
z*?fnYFv<<M8m9A`sZ<<G#Sn{<S?ap%IfXwS_W6!UAb8ljWPukPHtIq+_Of(ttCE|P
zv2yF2sm9eSk!GaPn&tw#Y0Yf9arJ_JzT##dY1ST`x~Ta$z245#eb-mmnYkmb6%zjw
zgAg^LXmVew{FTYzdcOBfqEz3k>yoL)esZWY-C<k!e4KoSYUzhS4sNo8L_}<N(@b%r
zCEdAm$imS-rqef2Oyy%i9?Af{Vh@PTm@kiF!2DFZVu&M-PaW^~>bR_GH6)*Xsp4*@
zT<QgGZTEU&4jVIIVlwbk!MS~)y>F3IN%p)iDc$^9MP-bUSO~T|%iuTwcc;5BiCUD3
zMPE@{FEt9ExrQ8F`7xZ%4}KutcQyNi<#}0ad>(OGUGg@f{TS*^Ik?vJy1|yi4C23b
z+xM%a)C*BJyQ%x*P;tTJ-t;itD%CTP%%}MmKZ$4XuOg*{XYsVL1G_4<)!jJWIQrZ|
znCRbpDE$BBj4)d<+MzgJ-o?Mdm0i)x^f&n8DrGg-Q{*WyIKW7B3JlWGYo0mO2Nl0#
zrg;%7MfUPs>uy}zU+Bl(TU;YSf;?8~^9SGjFut?|tE8v?gPSK%a9?>tXFF%!6J^t*
z{D+iFjV`Vf^R9+i*iv1F5Y46l>nII6rSlS;%2;f&lS}4|bQU5h{qeE}2dCHWihKI|
z+cCoPo>&_~n)KQ1_dEHp4cwHRf{O0)Ectea0m4+|`;_g9huFm`Tku2MCg+~bkh-~h
z@;b*dB>N*NCO30Ld)c)z(r`D9O&uQ3h_yKhbNtq15s|dZz8LBLb&g$>4U*!GO~>wm
z5Z8GeN-}MgmI&*K4|S9b-Tp#1Zfr_2ZJ+TJi<C9-FMv-)2_crD<}2w`iEYI1U$P+O
zhdwSH-x$Ti-c#pGpE7ZG=M-BXXHL){c1vAS(7?0QYJaocRBYDQAWoY#`qi7`7gZ2`
zh2#1Bi{z17AAN@2jKiV^s#UNNiXu1ywuJH)+f}H^8gp7Sgg!q#nuz$bDhiKbgLwUX
z8ui{OYIo3v#`aC`k|!s<nOLAbzmZZ`!rHj>pMYOFf@(V=Pvg#FWkXMkacj7Rpz&Mg
zx%#xO*f+C%o?J21!bHWnctXC-eU?-1o1XalL7))L6QLz}>zSv&6|fMOE_EfB$#}kR
zq}=D|_zZL6;(M7p1at5>LI|lfJp>E$B_C;m)SdLHX;;7>M!4->@H`{&Xv&9mx@T@Q
zsl>KlCw!$Cs?Cg|eH^4%=rtS6+h$1{uq#~rfViAJ*`<dFjder(GYYQ?N1wlN4h>_d
zP;cevk8^h_8O<|&G@1VzcR9IOqvk9rc}A7gR4-t#s7W-_)XNf+V`lk3s}26E$DDHN
zlUp6J%JZ`{hGWzUhas)`ZPuCY7>;szfDg2$KqTPH?H3y85*fYBT=rq<#jXePozwS*
ziX(02xsnzvD;hmfJVHFR&B>GsPpcY_oQj5|!8_R&xj<X;X4~)u;ZGu&HNzC5K&nmH
z%&>o0>)G{RK(=wqdYXOU2dJW?xc(cK*Ftd7#-!cVVvZDMQCBr<&a{|~g?tuQ^k#@T
zB2fbieNie>&Q63yUh9};^(p-g8OAWGR1Wud0q=R)Z+B^*UWR2!4#{S>#FP-ZspDdI
zp0M%Zzkm-J>Rp?`R^^Yvo1gL!9O-a!MMwwU#QHusfN#$J++9k&-}B_Oo6-*7*a}%5
z{Dn*yYspdi<x4sX!?!fl@0G2r@_ebTw2!TQc*mJhKh4^>AwKoHA|%y$;k^tvlm?Rl
z_bwlXM`m&RDoT_#f5GS8XMfYrOGd)pwTY4(=@*<-UJIBAc00)p(58H~Q6=d0>s7&+
z#zO$RGqoCh@o5g$-Z=dADaIsVu~6_#MMHc7i;eBH*qvI&%~DJGv4pjdw3E3smTsX%
zOR7+gbE4RNLzah~f_pPFMr0A`CGSi6k1m&(rx=$$u-UT{Vu~Wq=V|O52dUU3ect5I
zSp#7;o4UlLWek$(Vy^`@!n-rLI%{)j!zY3LlVQzlqO!ob7)&^BtnFh~m9`Pydv{{;
zWT5ty!yG^CBXzF7CG9*}@rZPccSSGA-=hD3ww0tD!vn626#oJ)Ts`g;?1^SzA8)WV
z+S5|<SxR946R2OyYeAT(Xhr-E!7S*B<Z?b4romNy5?lM&j}anMnStuRA}f=xM7ZgC
zwW@J<QDSdPvS0&NS5K}Y!ALx+k`ce(ovCckuAb##rWVB*uz|+EQt(^M;o2wPfoBJ4
zeA(-9cfE8216M-C{&)PtZer?gT!|Xd>|D-zDZif#R2FNVxF<ikj#@q>82D{lTQ))}
z(Ry6#>8VM4WTcYXC|Vr7_tZSLy1E~1hibK*7HM>P;~TfO&XR}|<FA99n#ia!GDZrh
zJM>`AB#i&H#1ItUra9dz(pQ`w*W(7(yAsM=`AzwUeJmfaHskQvEA%ZDGtQH<O>19K
z>^SR|Rc|S*iHbGH*LX);Z>;!vX?%U>#KOXHHQ5%Ew436g8zvx5%8gTNmw1WjBic}R
zeqKC@<Qs#BA3$--VonF%;ts1F9X!Dxwz;!E!F0CRszJpoOd?ze{;uS4HdO3}tE<|_
zH0KKmpQ;kBLwdh_|Mho9GA@}e5;lRfn_j?ve>Oztqxrc76Ogf&vMWoXoP+~!MIRX@
zk+lT)g6_;v3lXS%s_f+7+#WsGJzLDV7zmTEY;DLSQCgr$*t-uZhrtek-8U)Og|53g
zk+pIB{-2<f3@Tfd@Mi-bBEtRgHE%Af%v0gk`LD}T$?+yv*_LjWz>^j7p1cGS0s6{A
zjg%I*)SkoRl6xQ%>+jpAY9yp`I(Yh&AE<jF!9US==jDk@&^K&bs|?0YaxEW97b9<`
zS~FtUiCdW?{!IOO1$h@hos3bCjOuR@eqj)vm%%$N2Sjb&t!%*cZ7I8ZUw1k=kWvlN
zLN+?Y!~E<^ZXy}cN$+}jeR^$xhkoT4hqs6e@;B!7GprvUCSN5bnCG9s0|T2~6%UtO
zk;@X)+wLC75lQ)1lGBMnAZR5Cxsb7dsE)SS{_1M1d%uP8ZmnWuCe>5abtGtUoUZ5a
zQ$zq{y?v<Je{$IYJVe4WKiGBWXaKMv?VFN0&>T~w0}&5kPeIrT02`$k>Nk)!<6ZN(
zF)m??=&l2;_p|T!DIZq}0RjleX0|Hq$rPf@40Dh1?N?ZmC4bmGMT;^U`MS!Qi8-5B
z-6fr#M>FS0M;asWXbJJh<@BfopYyZU(`YP#A)Ur!u<^_iW@+>tXMxS~6kLvl3ZbwO
zyIULs0?P}0?wHE|lCA^tv7D{@DAMY&?21tOop9gab7uU2gn(Is$h%@^e=JyQEWp5-
zlik^=7|b+m6y?m7KNJ$2T0;34UqavP@EdKxkv25MF9hZk{-;e{RDoY^XFBAf+?(mp
zE0ew>$T3P<BUKiuAHG3|k<BDtvPGQ3U%F!9!QUZFMkTYReT9=%-Ms02)Sr@D?uARI
zdfocQ=A__X3|ke4^6XDwFCO*xz_N6!OcT|?Hn@~RG{~@|fr53|<`7?6+_`tt8C(iw
z%Vm)E!OoAs)^sBZ2Ul*4w<}PWyxVAbc?YEmE;bzod3C(})Yvq&6iB^Oai{0zB@3e1
zUa=0l{AP$u^ScK|b1rhF?_7Zg5xNU=+b}w~73hcdSFmdnuY@l}oO{#b#&b3pzZkth
z{pxLOY@O&r;~M51{P>^mnEoA^D*w-K4c@OVDq(ud)YK-s9wBgAZYbl{JRlyKFikBa
z?I}4(v$JJt%b%MC|FDfRg*YiO;BjD>oPqu$)(q&xxhAob^;>_J1|sgv=l~5-!a1~5
z1R(f*y!SnQ?F5{)<$HZYEa>y6N9{x1-B!xL^Sygd&^VVji1W8!gxSl&L1_sx=;KvS
zy>S4omo+K@E)M5s6Rq>-w)G^uaS81@2hz2AO82ziepT2;KexMg_*M7`MiCos`or7@
zgs!`py9m;GSJx1K$g|y47hTHFtJQUI*Sv>((9X7wjLSVCN^-o_vM%mgT(DbJyOs$1
zC5nU_%+xDiH7#VwiUgspx|03^_9_FmNAt&YH()D2HH)`YV9%k!ldeaH5_kIk95r6~
z^t!(f!N%dP^_E8&$PA_*>;Mde!3%Y4#YX=<yt<KG6bI#Oltxk9mYXUlj%2iNLhI5Q
zX;3mCJG@A#JGB}*6jh>B-^jVW>s`D9IZQXA3yD-rzJ^}n7AoUQY{ONH>zE}ZG0r|^
zv=q`qjZ6C)w|RG9m>Bry-95Pz)%4ZXtv*odYpMSGsw&*H-j-IV7jm+IMroheM&4tJ
z?c@%5tv6SRZSnLvwqU5mCHgAr&CyCGRLq(|?AEtL>lBwnakdagq%L5_)HY_QdBi2^
zyih7m_;+l@@KnwH=~SAJ%vtE*p2n(1kOtpetgf9tQH5TIybzVi*Kfyy#g9;1_qtcu
z`Y3%1pJkr4KPR&dxf!C#Ud~iO2}~{g9<$lB2~VTqV?|0TIp$tz8vYt7RF;I)(~__U
z+SMEgxw|*1M*O*e>)IrVAi7hoaN8GB?3EXk&?%<A^qN3Q)=>PxBPG6s<6?VY#V0}q
z39t+!;Tv&Sebhrwen0w@7VIkebNd7*ar;<+w2Is~_L*R)4LWb?)+0{m5k4;IgK%Ks
zk#ZZ`gA6NXTdJ;pnU~)K;?7VVCXZya7ApBcmPJ-e#vZ4uVGz=r+gY#K%xtc3NdYtQ
zoWYIEbKLS_mrf|ZqEvR4x7_2|t<rjr=NUFSo_J~KtS;{|5cg$9u-i)S#Q^3{VqouK
z+vf9J6r;41RvCj$L@|Q*L5<|Pjlw!=g|=mw)t8A)_OjD=(n2e9M~{KN;=`X+bfjx~
z`K=vOF-FnfNCIFX#>+}|1uqOSzhA!JNrFn1eaYf7Y0_oq6%E`B2a<wd&Gz>#GEJ{w
zOIy*Wd2hKc^K1A=bWLSZZ@;iegli3;I`c1Jc(gVd+xz#A&06rXGJv#|GnE7Xykzq;
z&Xb$zX0{gokM=D)WQ$@L9onFWgNc*bo5eNEhNyNUV&Vi<8Gs2wJ55aix(7Vje398l
zl`}TU^FPA$?=T+hKH2Lo9QQ1-_oVx6HIZi%b&Dcw;$cg_0>Eb^;@%au>iKDYJ`M7_
z9FFj<C}4p%E|r3HDy5i`^t@$az@>z)5H6-f@~?*={j_i8OGY;yEoTSMHoMSqHp%rD
z<}DlF1u{nSLdENo4%gCDmF%H&KrSBZg`t86_-Gu9TQm;+1`w5@4j&RX0=}dns_NdG
z@GWa)?es0kjb((Iq^($6E^V;T=d4;cUsk3mt<J1M&s4vW6u5SYe_;k%gwO}r3j%*y
zL%-t+>8*9Tora(W&gk6K9c1*iX(keOObce=^q$fjmqs>b@g#7<$o=a9>FE$y>gRGl
zZFbbi)TUhOSWj16AoXx6JVA=LRA%v>_OvL5C}}d6L&0OERZ>woW7f_{E2(?)iIITp
zkWaPfGgfb%$^!cXsv&6nt-j=8HkY<Q@fe9FoxB(66ZCiSX+IkrZ{tY;4{>$__qnYe
zQM^}kbQ)sX78l#C?0H5S22uM(rK+yDp3RcAoO;@5FFp>F^w8B!>I_kLaPsvTChr2*
zOq;gma1T+b92#(!!G#NsZm?XwmiLsQlGuQo#cr8kB}gVz-P||CP@b1+oARQmDD$n7
z#c&ecWd@2@>1DbrVk#*a{*g%Cn;EFo%{-^iIngc9wvE<m%TBq)%u((^xlab1^CgNn
z81JU~C#RVq9J$GyoTSUmjF&}^2e1780&HgN<MJQ0Gfcvoa57b4jz60z^tyo(3@RA}
z1z}CHTgvCZoSLyvn=hgZfscW7LBzzY6}{j9lwSPUV%S#GRkWP3irgz33z<V=Pf4JV
zP{Z`>=-2FsX?mGT>Sl6o$6wYQ?00P1z&+KUbmd|w-B@j$?ADOr=#%o*D?CWMZ<Vmu
zmimHHcR#!zh@Amo**rflFh`dbKj7qh0bab(nm(IM20p{IG5ds)m=rHx<cEc+kZ#FP
zN!_OatP_kCfI!-&1~$oO_kybcTJK`_>M)N%iQf}LBx2|rolZhW=a5LjK1C)@pN;9O
zzZm0JeUQs)xHLyQuBN1;%0IR>N~7?otT>u)5}O;+(L&#ZN~yZI=fcHM`X}MV%x7iL
zMLeCbY`C{h-??2<i90GlTYw_sN*g;-JmjM6mD>>)zG}g1`hcsuy~>uFBZvU17;d*@
z?5<nlEn&?t*=DJyYHiDzwD4Zet0f+BxEnB&1A2f~p=nwaN!w`jE9x#Yop1UQ5E*U#
zZ+STOXI@0H{#_-;(rS~&D{`LS^4vAO4>`Kas92LKoT#}fop}fmcY}{g{0fj)`4aR?
z7gv>e!+imEc_np-R<l`mRVCx)<_)4?8<vE17VuRl`9N(r2U|=8QhGM;om%=-+?6D~
zpG{~<syn5t{%&PQy3%UI9E4cW)cg~CmzrNf_~~Cj-e6xEG=8FUCXin0bTxMO{J>3R
z`nZa5@`zOFkcPKq^9~w9YJq*v1)`G4hkDWaOxMY)dxL}uU}k+TG*6OXags8>6zLRk
zb4&OzE+~oN|B9NXsJ=O4a$WQw6UjkaPI@*znVT1u<t%oY?QcyhmZ_}>?h&lXd8K$2
zGp6_<l(Z=)XeHIx>cb-Ih&E|^@s_PrG>q@(9Vh`#EMm|x6>8$BncS}QL*x|_$5XQV
z-aLXd2+3nqu5S9npW97Nu0-zBhw9<>6I71$7mPbbwNMED0QR8ur*{A!`$ST=;M7@p
z--6xC>*kPJ^8>Vh&(jDfd=ZuD`34O)Xs`P|xuC@`PBGa=lY>ng==&ESTI&8CNo-2~
z=NHVtzgU86NH2nPjj0Ys??)-LR~KUMgphBRc{YTrN<<;O54$rEs_-*cN*N^kWF=9G
zml?2LSEoo?pDM}X&h57Nb287b87oS$!$s4Pg(bWVb;?vuIn#{{;PH~}xZrykfww9B
z&aYoTgRWwr>j5cq$*8NU8&rmVt_<#swdSE;;G@&W(mq1qqO>jDMO`_h)q-Q+;5LX?
zsFwy%ptK3%G@L&4nd)O}NvTkji-?7>4<*4mN^Ki0Jfn}<Ivez**%uT@3mx;tk~OV0
zIK!Kf?_HxYNdwr04`-s{JG`?B^5DJ`edcdCHrZ$Q>eRVKUIeUb<4lQtG>1tED#Nj>
zVW=b&+i`i#SixDpc9H=@b^eEf(yLMmaHbO9k%s;fUpL*E+*>O5=3D9l{<j`+ubC$%
z(J+DYvN$T5IP}ESq`O}*A7+_jG~m<#3KD93AiR0M2iA?SarYF{i3re6u@-XV{8XOx
zvNE3-fhA>fi?Nl+G<cC@z%4{|(1mk@St)vVBHC}~=<Dw{*tN|_;)AUS1h=osd{EU(
zJWm>%u1q5I>mo+|CnF;2lRkfzt5YHf&SDpX1?Y6s`t&O^0@qW{Vr6C%VO>EEk3Sx)
z(qg)6^yrIOQx$%~*#Q^NLS;!D*ytRr8xx66{RO*RA6YbM^rXakP)SWciFFLaNi3(m
zy44ef>qP*72+lX*E5jNHU>BTO4<4(56!o@KUT(s<x~f<#f8)zsVtX!uvN(>~$6M1a
zYS4D)TWDin56n==?J;$9q47_1)rx+he6Nt@RzB*wVs>ux7trvJcwr{gpRFx^4&1|J
zRWNTP@6E{+{odo=!>pzRh8QwnZEA^KlZl-99$l!Kfo7Ys4Z9m=WBd#71xjZJq)i$5
zeH-qOOG2!Q-pM-^Xtn+*w??hx`F*AD)5(E}PI>WEexKp->*wWm6uY?pLeLoH#@|=%
zQ<uH{nYsC%MbckeV5PO3?!Ed<VINnk_iz(M6F=Z%a+k6u-u=V+OPY9(*VN5Y4UZ7R
z-DdwVik0DK(-2rX_g{k&5P=aV1AM98jB#=Qh&`3@>#EDbuMRMu%-^c>bjLeQ56xyx
znoc^gF-^S#7oro;*8BZz)D0Zh0H1ngjXajdx;Y44f{?P-q)?06%WBP#X=!T`HJ;WR
zJZaai()H%R6wvZ3Mr1L8N9JGAhM3$6cfPEboyE|H9-<sm#}7ksJVG_3j;upT@PxwT
z`HHRU(vT`MOyMS~G1|&Bn^B5dj4!Hj1rPxnQ{-<853{9j-<(;>M6`uR;IV)YvJow1
zyIk%1hZPy^5B9*MD@9KdeOHMXw5DM9Q3;+-Q<1hu+$v;-Movjg@#XG)5QVAhTNHQ2
zwG+twy@M?pt?~2yPzQ;m6jDcqH5nYO$2L61qJfS;J#4*_+>^ZjVb5r^VHYMa^k<#l
zUoxhmkcM8;^rZ^V$sH*NjNrw9_tN*~vi(?p<MUxS|FBMsWE*~w1nqqY@4<c0sAs_U
zFv)TX_E7(`$D0htM>;i+;chWog>fWV92H3s2j_5Qt5=IQHnK9^)}cxag}QuCQ8`8F
zKQ%PimG?&mt+8UXY2Cqkg<(cY%xCaq(wq`=tWk$T>muN1Ng@L7bb>{wKvxMrICcq2
zMzC>KmTXc^q9_SoX~38cEE4V<YANIYW8G51CQ7+^Q9{3>C;e&};#a)jvKe<sYcZ2W
z@Y7nK0@JLahOH09(7a|VHd9K(YlG^vkuMT&NoR}G^VJ`1Mo~JG7YV-jek55PFzqnX
zesRa4o5JAKz|zyls7xiUIZd6xp4#k6B0hC(88L8iUQ+N;SOa`07Td7-Fz$SiNV0V@
zBJ;dV2F8qJ^u8#~OSjofBskJoHN?xM8aOf*Zp}=xP)~n~YOeVHePdc1%?yz#E!7Yr
zFZeh!R<^K96ZvO~=t`%X+!{86EGK`FlDHfrRP0zT5yCyd)44(i8ij{}j03(7ebIHZ
zfdcN-Uu!&+BRUyt%XRPF(~d&pHd8y!e{G)gU6TQBbg&-w!e0S&p;-QdN4MG=9S`Ed
z-e3V~rxZtmI@sTgb8GYiSVh+%4u9AS(kSr~j4haLGPzm16V67J!{SI%zOH9j$gmK4
z2F^VCrnVX?iARM1>B71`OfQFCFvL3&R=$=g6$Fb=1is-Y4DvfLLZxvs_WhzH`ACvF
zKM1hk=agEXh>OI7b#OMqUV00~%SA$a)@Sa9MF|*|$E8=DMqv#RTPrX0$3(D@>zp~T
z0sF00$oFhC`IkVe<Ogh;7QH2v1Jjz;dMv{=N>E0JC4SiIbm+a%$T!tC0*PTop7bq6
zoeR3Xd|4HC%P2-NNlu%?ca(bLLsHf|vx&$^tm?qqsa?c3TX5O?!mPMpn<J>Fdr5vd
z-#!3?A)Y<HuPGb!a4RZMFK7Oc)GNTi&v)O~>Hh{DHFVYQEz<Y{iKElYs<*u1_chAF
z%v~kToF+=A*?U~Zux>@J(D-}OS~1y@^ss+P6|UOFTgk-WhVtV1c<CMw#I>VchcA%<
zkT8aX#1E(XU<^-!XiJ*|CAudMJj3K@$ioo-8MTpNbvvx*fX9VlI9;HjF(NLU6c6$d
zrCfL&MbqTqecWuJ)GXgUrhF56v6CoH3itHVp}VDnABIDj%^Xors$~_^v2n4Q&sQ(*
zIyePQRb8niHP|o+4c>f*zkt9K2Dqj1lB%Nz?d2)umRzdk;@z!*QPG}{@y7?;)<clh
z>bG8|xWD*sR)f~TneKkHcBXDMACK#|59{q-UPZx$UM&O?SedJ=+NQudBRv+1B85^S
zSz{3XNZKIKl&e=z*!E<l*0iu(S9gktxd+k%*`W_T_xB|zeS^>VxI0)oq?nw9E!*Ug
zSO8p_d62b^xlvIipXEK!v@GoqiG5b3HGL=aZ2ZO4CUFBc`7Wk@dt~aGUnrqA$Q5Yl
z5k)SRFQ#|Hk}97&#E%x0yrr(<@?-I>4Cm%CDZMK($Qh;$`mtxCFQ(U#A5#!Tb;{T3
z8mHOm^a&L&t+Uj%=4ACn&?^Bv&SHv<IxaiyqKpHOs#OW0{L&`JR!)WMG+DlrLP=Dz
z-JH5x8q?Sf1vT<ZmiYSJG|Hgr)WaEZne@L9$zD1SlbT9IF>Q<+`cPdKx;2HM0NvW2
zN`UvMF04ms5MK@kqyu?P$Cu7(PnEj3609;HD*C!YWuzl*<V4a4#gZa+21+NlWUvI1
ze>UB0M?dxE*)ALMqZ*%TP=Vs^A)RNP`5*qi%Qmi^1hiZptVFU#x44J?e6KZ|lPWqm
zKCP|DE_r=Xs{h9S52rk57@5+EXRvKK-#{{H%Gxe}7(@{_-*5b#$00{(LwM$suw8bU
zVfs{K@#ut43Y!<@D$I$lF=tCU8mr1Q_3Ev{96|C<3%lsZ7IRG5DkRb>jl=!t*JrC;
zSCkdIT9JB3F9cy|lV_he+~Olh-+{Fwl1x*cDnB~>6r1fdTR-yyvKYxR|9g0{eQ1uV
z*U$;#KMB$WC5Iu6--#!yD;T^RkipBx&hYW2Ugx8mO{fGGjA5PU5dArXrF>*txqP;E
zps0~jk15KjorTSQDe1ZQ;@BtzP$H{lW8cGH0G|P7H>xyMK6SHXB#W|17t(c<F4-!^
zh`6R|Y|qO=eIjY^W(qx+<f;5Mo*767`dq2Uxx{&C{Q)&SqM8m?s9)b4`mHN$a8~#%
z&ixTz*OAswO}YeV6J(;k*`=(-{o{rQT}O1l#krzPZov-9xZ`S`OBWa0tG4q=Pu6^b
z+n$N1X+Lqf!wMZ&H6QNbd7R|n{U=y>E-0nBR?Iby{-@IW3?s_5O46(BJ8=V})jwiC
za!Dy3F<aQ2z>uiU8w7}>K@WJwtD2tbl|ZWc>{U&@$J6DywmnGJU%(%|P7jdl<!r0j
z!LO)8vO^ZWWSTDsEYX|bBa7hFf$MSIming>$%8J=nYJ})&R*CpQW2<ZpYD=@%UMsA
zN@G=r;pc8&Z30lwob<kQNTwq*W^X&5t#usSWcbb+Pzc<JXzhFEMl*(!%Hppk6dJ&}
z+4N6GwB$EOvA9NE1cR*w&|3@9VMzK0?{kH=_^pQe_Ik^~Siel<IJ5KDjj~XhU3G^t
z#nN8IC)A}TA$z4^^6I{BLWO;arnwMZpsh4I8!o5o^$_D3^Dphx{(V>Xs8u0fIQ2u5
z{+dxJhu&F37#%*2J!<!%+rr+g$ndKfOI3eQVF`Sdq(pqi%{cF?+c20$tS`HAer@yQ
zR(;%P@e(Iu_sy%d)F}V%@#$c4eP!+==^sZ>;8Gm%5+pj8A>PJuVdft8PDY&4Ac0k`
zg;ztVdna2f;>hIE;MTQ@ez=Y<YmD!#X^@R->~IMk9wf?Ii1<x=;a*)@;dK{Ba31*W
z)q<HsMdLnrb8z|(C1#_xr>~G7*zs0B?KG%SVSzb`SLXIyXhA4)<%>71EGhp(@sIX7
zqcZ*viwX%9eHm_5YY6cP6^m$2*IVpW$b198X~UQwX+kqA+9bbg=AtieX%p+lz0{iE
zgIrQa4aPH-j1j6yJSQwJ2~hbhLxwf!Y*dHWb1~bk*!y39T2XlseKmhbL++cL&@ZMG
zN<C2`Q6jc4<*Oxf_Mp<FlPy~W?BLN~3EEL&DS0Kb!pRtq9Px`k8p7i$9Ub~06FaZH
zX>2|FM(B!JvcivMVE1b5c~m5`y??4PPes820<Y@k4`=F(c~J0my`jU@mSc>x$X~$w
z*oCwgqiy9(oU6<VoKW@QCXB*}nM@X1wk^MQEJiq}$gvoW+xEMPc%1y3sk{f#ZuSQr
zx!2by0S{ZEf~+=^?<>+O2gT<63OwMvX%HvXo-afej9D@z`z<GGI6%9eq-u8>hsv|q
zguanf&@@kNn3|guV&+aSe%3<eOcF3PD~k+6mQ;iZ2!y>52OC&f<+uRf8><`6C`}mQ
z(@qaFN{}Lj(l5h<-$}VSRmUd{(%$;!D(BVP!b9UC#(z06wUH<e1u3fFM0ZG<u)>x3
z3<J!(o?=~)3-^0-KN;0?Kmd1s1?W8IYt%isg>f7{9Nq8q^VrkWCjtsR^W{J~mnQ@S
zDmEX+-RmAc{02&Q$@WrHEZGOyP3c3_%S8@<76npo_eE;3FvP3iyJm4xH~Z;brxmCW
znq)x}-97R5k|tB=Ia3=tGUlVx`bzGf4#3ORwW*G4893B@C4$Mf^}EMl<+|Xp<WKpE
zS_ewFZ_o+Gz6~Dfc-XO~*(z#aB@KZ%dqINOK2o><p2S5COzg*bPA;a{u)8kqa5WSh
z(Nbi-tO%lbpC;`cn0!w@wxs#8FG^WMv)Izi&zZCA28Kv19xZ3^^}5n_O<W~y&Ce;@
z_lZmHr`-e)Sh)i>vkM(eO6$I|I3+u&@t04(5kT!t!DjXgaw;HMWD^(=ieze0^!PN*
zR~OB<8{*l=2a6rxV2*m&L&)x-o0v(p(a&i}R{-J8QJ*ot>gAWG%i=Bz#YeZvzgiBa
zQKE1|b)n4Lv>f!PxVGR<6I=7ad5P;`AN%s$RQS%?l#9zSSy|{GjB5DWw_hZ~_S^%5
ziW9}kcaGbTM84sGB;@P{Z1M|#BiV`rz?oePq?hrIF+zS$`roS4f^g-WX_umgcD*eY
z8YR5u%ZlBXFOQtxmU-^FUQhOFov`N8=UkNw*1n?G;pvOBIsUpzdX}+k5gue>P+!{!
z0TzE7Zj8q!&RKnhJ|6YB4LU>Q+TBchl6siwL2|hv#l^d6t2fo{;L3e~4=n4CwDDH5
zPm?v;gM4=sk>%_66TA~bcrB-VT=3)(kityn3#m8LQ4&N9`;HS878W)Rr|$g3psB;$
z`(4;owuv2v=P@U;F3lNCdqSVJ9?vg+AUcwix+tM2zGfvxjsQ>FcwZejUCB*eh}%I7
z^`^sfXT~<AkTpBzUK^qsD5;^?VrtMlx0qpXV}jgCaN0;>8Lp3l;yXg+^9yu|D7s3t
ziVbzg&*kkXxaY{{Pk}8b7=a$VF`@xjL`<y4`Bs@u)YC{m>h))AbE{L@x|=7^E{})=
zBHY1K$x8v2dudP1hfDp!uWUqcf7%wjZrjw|Y^x=Tm|pb+9>wnTsJQOzds^@O{4#%p
znmCDNpA;WvR%RAxBf}7dl_ix07Y-#R{tMCtY-^1Z;*0p&#n;K)tq;gVnSZy4jwz7%
zOKJuzHFQh~rQ^IXUhpTu;h87W2;K`g7TZV;%UJ(auwK|w;H1LldU@qzLaqd5VZ2c+
zxn(%1_<bNYY{)#4V7ris$H2+BLACFgVIN!6*k}?s>~NSX|A-22*c$-AeY1n{1lTii
zH!<21cJZ(<N~IyCaX+~w!>ekVnyqsOjTCES>ACgZ&aDb9a~wHwZwz`^!Oz;6(QZ|h
z?1>8tqxcj>0sz{Nru_6bbl_X+gQDl|pPpd4Bt9NKj3Ueo^d?XDE;Mqg9Tmz2ff{Zy
z-U2OQ_{?_~mHv}D`jCiR{YDB`{q4@6gU!DHxro`<g-Q9<wS9FZi!E=ko-bWVa=^Z=
zEgFeD%J<-e6cK&+zTOJ9{*%;fW^#YT_S`*wv2%q1eNu)oVHEc1amXIwx78VD!Mn{s
zn4bR`U~Y|Kih3!Qy3qRTHYB^W50v((*feI+O$v7mi6D{u3lJN2n0@0h4)@{AALWYo
zE{UJCj|pVF!a%TVDs}=qclLwFiO9lQUVb_T`~^68({=VVL0+=vUD)w=sTh=!dV8sz
z4dzIha71=r&`Cv=DnDY1B1MJc_d6#;mng8WLyIJ2q7?8e=SJaUh6Wzjam}>O3wQK4
z<(y(wOU~JDXZPT@ms_!$$q)ibbsfG|C1G4fPh8HoQ)0PVs@Afi_@Y3Zi}DBRZJuw~
zns<!KJwwA~E{Y2Z@2z`Ccr^pKoYG669tYZ+yxS#mjEhN$VrW|3aIH+D?To}>u2^um
zR8-8SU-qU%0JVdwXsL|;=Bm#+oR`&TBhgATwS@1<+1n7F3v47TJCbnx@rX;aH{(TF
z^V5m~_YJpBr!P_FqU40*&z3}pkL2DCj@Vdzr54VJ>~A7mocawn@d=1~F3sbk{AadO
z-Il5^0%U(&8ZAk>WqMIvzq?l_kSfGn$CO+MPRq!=yfzp~g7lqox)Lia*p7cK3yfNg
zJ>9c((%$g`t7PVBPG4P?1w@|v#LC`HCiVOU#LJgBdGvjAiGgZr4H$PPrGKr18nq^y
zSXR3RU#Q2kPkyiXP}@E!2&EfA!iD78Khr9iE3CaK!Vv#p9W~Rlnfgr>6aF+f24tbO
zc8o1J$2mUh9cD}w@rOwihz12iI^tR0v!>-Z-$(aCA*zr^Saf|HrW81xCqwtynoiEL
zEa@&TQ)8JIdV6hC$LNe-f*ntKaWkW{S~-qOVa-<;Y?vIPR$%Nd%I@X&FE3~Fxetbp
z(w9<Y24r?FE-x#~HI7@Ik|-<Jj4Z79X=y#~#>ppseWw9M6Ej&n$tu73y&A+>-6~h$
z`26Wy|D!?N>7UFlZ&a}wf;6SR(%MDlLW5$B%~M_S=8Asd_{{Dn)p1!=$b2R7n1(7c
zWUJil^%Ha5bIvTRZ>u($v{*kC9rRY@D2B{o7Y0^+x@UD1(<r3)oNwGP6PZt1Z-(fR
zx5wLlL%DW#h8u#>$156q)5z9pO;(t??+0-eZhUMB;nsA9wP$acPL&36f!B-GWeT~~
zuD?)TjB(~hs?5thwf2mdnz$57cg~}r!VZ}d54pXldEnoIP@*$At}u}TKM_x>f8QV%
zLfdHIX{cnv;1ECb<U01q`ToUq`EV4lidsSRt<gcE(%c4%b@sbJ2nbT!5STvs$RR_S
zc1;V5t?K4(Z$?5ochS#j@aTfd8r0PS)fYAVBJCaY7m&W5=?HH7w)!##Q<HSzxeEC3
z`O+;2hhgD6Z@Z%_6U`)EPrqxBN?7>P#wqQ2mBfi=j6KSA@MYS($*Yg2npfX`-UQq9
zuhY2(8E<uGSld+^zuH77q5$@trW<U@gTRYc6^<W@4S_tmN84AyxtQ86<9}7w`H$D{
zcy&G{H(Z@z66h)G9W|{lNKVwyAT4&A!n0DB65j*5!O7z^9x)#*^d=`=KUOSs*As&G
zHGX+A?z%1dZp$zPrr4mCQ`l1Bw5aR^$r>H4d%eJXre$EkyqJp&82%>T*uuNC1Lf{m
zJAXGs+ANe?be+W7XFPPc)97Um&R(ZOkh*C^3l)P43MO72Bu6Ql{TRv&mqb?4-Qd=F
zfP&r?E0F7LOdZ__d}?*%_RMH#Pvjjmh_j_B-V8vAdss?UvF->^WWZAfx)T#Z5FM;W
z^fbPZdj>v%<~Aa<q^Ecgh!riz*>bMj!}xn*Ktus~vSS$dtmBufale7OEPRW+b>aQ-
z|H0l{0LArw*`kfR1xRoR9$bPu1P>5g8wu|24#6D)1b26r;O?%CdvJ#iH01T~-I}TY
z)V)*hKR#3MLUq;YQ>RaNpZ?DG?Y;KeYx%2YGzKz9<+ld1Cp5vq#qIRoSBn^^wJok#
zUIiSb$_xXR4Jy#eOyt?$J@~}3T{5~&8;e^+m?F#IrT{LX-s*jI(OFnty4i7!B|rQw
zQu|u`^Q95oOEz`#n+_@y7+t>da*3OKuHHr53-EGY%U;|%U5>IX;VPBhpzn=th8pMX
z43nN_HeQ`Ci~x&+XbFCs*eSTG)Og$~NhDTd^p!9ZcfCrpGMB=HqYuPlIrvwJ5hilc
znW>SGTm7;>JFIQ<V3{9JP!uYUe%QIqM!8_D=CX?}0QTN2NLjSe9RTPd3=_7s=gRZx
zk=|b`zUgNnpGHP(YCW|I_2L)D8Rv7TEE1X7cKDGpXdUpvzgV-pV``&rz+~4bNcfJs
zHJ36Jk^UaMn@!+l){vL#xE<6zR#mZECbt&nB>hc<ar(A2MV68pR)#$1K&3MC%1WYH
zEEMoWc5jHYE=}JbO|n}^f1PN|XCPO`+}3O8BqXh4!#Rr5%cp;Lxh{GCos9T^`mSWJ
zQ#=lDZ?@bpggr@(-3dz$b9W@6LNFGJ5mKkidla>{>UwKUB#DR$c;|@e_<gmcUb8%~
z<Ko%55FJr^P=)x9XyQ^w7|*21SMqp`2iEbrG#`nGuY2DYi&>ZI=@ZyW=vnd5aX1GR
ztUr);E6LR)d@W3*?eMEqbWrMaGeBg{P+n~E#G0Urz)R%pXNQs&ot5ckrtI@NckGe-
zOT;H>Y1&iCOfnp^dDY31H!RcNRL_kdVo|Nt=x_MzfaV)}qT-_sV%KA(OLnw{X_iCs
z<&6tNvJctY4^ku}s&<9UfGZks6bZdg?#aY<W_jywb!ElLB-|jc2$mxM59F2}OJY;Y
zYl&H&bh&&rjMp{MM?V{ZWPQ6xS|FvS&At*t^i{SV*^wBpcPA^AaX21ncJ_zCvZidG
z1%LirnJECqZo|zAJhk{SCZgWRd=(2(9U*08Nam*s!;L)Xpm;Tgw$3<`w%dlIBf!<(
zzgQW*#cAS8`sqg2m)7=GA%RQ@{jgFCB+I^z6B+A4xVNw@02Q3rXKwl_zZwLMKu%m@
zguPG0Z7X+~_7T4DW0jrXmqLW{*H0d!5DHDQk8<JKXgmGo=PMz6MO}-SuiBm_jEOx^
z$I-Q6fa{>z`^l~W<$n2hjGdJ2e*p0oIy5z*XXz%eyJth%`_upcAuk<(l~fj*yL-Mi
z?4rG>XPKrYuEu_1@Pl66&KWZAyFuM+yACed=(qbBYQCGsEJPZFFrA?&J&+e90bQP1
zvR&m8d{nDZD9)ksZ=~kZ|C8SC3NKU0lkKh^s1~zR0=)urJ5H`llKsrJ-9NmlIv)pW
z<2r%}KMO6V^4G^g-1f2qP@CL~E}};*83@*oCL-!%#e_4-_9Ax~Rb`eg8js&$&g+(Q
zgj0W2%@!NB&p?VcUrvt@<5br;nO~Ue!jb>JaGo?q!Xj)aM(Vt>#5EM-Zh|sbc>8t#
zH`c9l?+B#(Jy5;4s`$i#@^jzZr3J<z`9>mVB5~~l?+KESWsBG6rD&hdF_Z(W4Z5|~
z^SQe3{0bIyl04H2r(0&8lQEf;7qYCnM6tU_=`uaTHrMG*uIL)F9~*2$5s@7;$&F5d
z!1cGOvxPiMdlN=ONE66+_FhN#2AJ!J;W5igvj^X3YWpG9*)Dup^D|4K!o_bf-^4(k
zo<{8-Nw@|p+dHb9**vN=4>YKp*<L#t<hwBkQYLA#`Ws5&2RRHArYT~v1U2=G(I$qm
z#`c2IAe92>m{6*^;Ys48J8%8`6Wus<+jH=YN{n3Q`cG=N)}0citS)z!wU&dG-7cvI
z;n3Xl72HgtPD%H->0HroJQXY-icfFZ^#yK3<od1=k~?Eo-r7yV#q^S2(%(HkEvpND
zGG+X<TNYd)PBwSM&ivD!8aww7z{NoXwWc#T=E&)=c|>}OS2$T;*S@oHJ0Um_C|BZS
z6s{zTO?899*s@g2X}=>wbys<uZ?Q(6EKDe>P&ue{ThXFgCihJAONxUtGG2CCXHq`k
z9kQZq*{)-}64WTUsGQ|E{R3T%mA0`qq8HC?`Ct&#!a-oZAgP!$&QYyc0H^-rXI=`g
z$eGy<JJ#)%Hp8;_YpoBHpGbK7eXY=n<y|<6Ip@=xHr}}MEIa7-eLR0dfwJpev->@}
zf7Z+YseN{XEQf57!47NF{~|~1@=MW3(CjDc=ROYEN2mf0k!#3BOSyE(ac$?|LRCQS
zRY5|EP?(Va(?SuWMf3rqMfgtWkxEzW+z<+jU9oN5Krl_LqF?aV{PpxKRJc$OniV0(
z#tEh-GNp$sEw?#HjXVU2e-O^RU7z<O2eT?(xn(}$^2?WwA%R%dV!L~?gLxnMo{X)B
z-^iQp`~kE8*SXWIs2LC6_Ol|{-JJ~V8zJqfR5qE=EGC_TzO&}(0VRYwbgUYrY1R~)
zV51KvehiDlmJ%8-M_#ewd!#5>zkSQff2^D^@B_<X3~);hFvNygo2R17{3_&cV5|3o
z$=0}Wb~bIV5&jzoHqYnN%y&Y*2u28RU`rjbpQpT<j2N<Tj=t7KJU71Dh;nFCQW#&3
zu6UyYdsWB7-U}(IiV5K(V!IgVG+84Oyz8x0Vo{L=hBOs#6M_l1HI;UzG1kFB2KApR
zn+Jlazr`0Ib@9IlEKZ|%=pX5|Ap}dBm0;2Gd&8_Rm*E=cu6Q~&YAlV2vPkU`JZ_u*
zh*J!z#y(s;v;3B)(wMAqmU>_EJ4yTap`9k7v7u+>=Ru-4meQV+zt~!*LpJ3#b<5lj
z+vckJ(bhyB&wVm9Sm8^+In`-4yQbdK{^BSm5i+)&OzPn}#PrAY6lZWOzdLPRg~k)r
zQhVe<Y%jE%Iq_dpy83%wgWpi#5p<*wk;~BXc0&4M-|RP{tN>r%5nbI8evBlXLY4B`
z>V_p~%of40-AOuu%A8KnmbX_hmjC`~0T-mVic!iVRYJ)vq95A&1e$X_&5({{OyOJ&
zf{`Xpdq;JV8I6qym}2Bp?W&tuRZ{`aK>a4N3z0j*aBX`888NqFOyrC7jvZ@bX?`|O
zY3CE0K<TyyBW~4qD<G=}sZ&K-8P2BU??EvEGEdPDdvo>FLA$H#7=y%tNw<DTou<5Z
z=~OGcN}xG6-{sTwothdd8JH#!i?mS`Le-xXkN8RU1+5zG?E}kU@zEa2E56oUo%6Q#
z2b+;I!19YXbYs0?E&i`fCVCR?W^Juu=h*Z}=Qwbg{*71$bG6BI2+s}qDZ=-x(W|z$
zojRL;06}a}`Ehc2M^AVy^|6tPrlcAY2kYq2&0X6eG*45pr1-X;>b}D{+pqrI+us{v
z!nKyWg#6`xTEFRKC}kzlqCk#CCM`Eso{eeoPgpsYAX}6<CX0ji(gb)8%&^5@h!c>B
zLHilogJggaD!77d$H1-dqSyIu^+32OUNc3c<3WwK87^XPdw!YZUEWctjkr>Xb$gae
z;^ExUI~qABE3`DKFey+^EW^4xN?>yD@t|I+Vsxv;s~$-_ziRQ^o=4Qcno<i`Q%O+U
zp@Q&iM8%kGeRasotXh(?_6%@e>85R)Sw<edPvkUBW#o6^iy+{}rNRX@AjLZ(OMaVw
z!W>!G^Kh6(jL*R4xCVLsn8-1HSaAb;eLqQ)yEd~J#Odjb(CSgJsV+FGh|js6qnNY5
zJd+K$I*1E(nHd{poNn<QrRX^GVtDpK{ark^N33Cr;4w;aJrA)iyV?pjZ&|L?7eKi<
zW6sKEL{4j9r&l|g=Q{$$nlzbxaF&-i_Lb1Bzgo)V%JQi2>HeiGeQVkd2qv&(hXC=&
z1de(j=DP~ggO3GY7K+qbq)da5SALuiJHF1}jtbst3OX2SHOgnSWn;*m!*<1o`MBZi
zf76;$oQ-~ivXOaI<)p1S{9}$6zInc96iUQ7t#(&dQuACnxlxz{ZH4Ee;I``qgX>B-
z36a(GFe8KFFH*$TV}on){rUjWD8Q{{P=jEatRyhX+6wp3@fMnPkM{~=w=S9DP7pDE
z5^UysV(sp>>fZK8T(_FCzt==DA!jcyRc-Xg^2=`eMb!Dyl~wq2kU*Y5G=@t2-Gt3m
z#rcUeFZ^xf65d5yq05(EZ&~LB_c$dHFpQ^X$**>YNF;f0t=_fZ+qS*;NY~{4eyue;
z%T2Oe@_nmDwuFrE<}nr7dkgn;PhTsnc;>C%**ZG)v~2^}$^`&I3{@5z(+ZtT&_Yq!
zziS8KKbNYeqg6z?nzm$X1>>6`A2_KU$PVZ2Yf2Y^6R0DYn?ly{#f$o)YmX|PuGgK1
z#TBhn@?#zuI2_%jJzb0YU5O?w8OB237z+%ylct4)k4c_zmMKeFGmuj8#=B^!-yrb{
ziIF~O@)-F#m#m|l9k7oEwe?U0uLSp2r_T?hELSF2IU+j*c%G)f2XM#*u3rdx1;*ZI
zl-PgU%EkpZnkg*BSbBEd^qDq)=lf#(Ttb%LHtDqVv`G`>k%-gRGzKeyWiUS1NqH$_
zG2xDl-T!`ZHk5dt+Cf@mM=d%;qG-W;F_;m%jbIp1164YybByx4X<$!A{XYM|anSX!
zc5!?o_<%vXxrr_chxiAO5{%?Xcy!!b+T?u?ZKC+>SaA*#?6^oO(K)Mz2oTp#7b?Eb
z>aq>*Eiir&xW^wCPH%QUdm3<}8Kq#X4<;8ohE7ey!j@KU5*!E77OgizH4pwZbdQ;x
z*}+`%oa>*NM+u>qcX_VtROd6uB+%3(fxr}qDTcpclQOz=PK^_7w<$_ReuO`vFU?)U
zXP?F#|8jV;D){Q^axyvEW@Bl9CMhPB-Qex{`=M?^5GMZI=J`oo*0znhTH0=?lK}j6
zj+t=^R?RRYxln|uD)yaFcPjqy2Ia8BuW}hAI6+MXh7*63VU1)P=C)=tD(YUP6gcD3
zOR1ccgvE&IP8$i7L|_ojbXmoC3D4#x;4*+wQ&pbip1q7kn=oN5l!}ncZ+xmL*`&qN
zIEfdLL+$lzRaFGRM66#j2Z-W%;^-AYn~wx{(9KjC7vGZ34dI3}=SR{O*GHT*LKQAS
zbU)x|g|aqPJZuuE1|<3e1vQk(f%`@lYRKpj=bGPCRklsfoMWfp<sJyZqgGqsN=C6^
zQ{mZjZ<`jItM*{+odJobXE%4e{Ms>vL_mSpwQI6Q+X5BJH=oCJi1o}-5#^it>3bpJ
zXA0J+ZjXg7I}UalWxD&_ny;T;sh4q;>SD#-8ZuGE0(#MZ?7!e)iLHArXPi8Jf6AJd
z=j{GY@FSl&IYP;3Eth03)2srhC-3S={fMcr$!8{X!q7rHEjwBZwH=iG-)slz^8@}P
z_pu&7HJwM#2y(V*IlblnstSJ)DugNE>$R*|Xw}?)-qV!0z6Rtll_MS7N6$oe?BPA#
z%F%xtNu(rYi5e?F`n)1YY#tbky3cV_i98|_caN_gt@5q8JDMXijM@~d`<ZL<n7?T%
z{b)2{;uFbW&iADCAgtUeHW`AE>S3kMdDkB|L;~Ig(S2up)U~K6P^ua~)-LIj=@|&D
zV2_$Egek3jRp{KOm_|1uOZ!G~srMdIL74Z+5xzD<HZ`D9SgGfpJnl$8%)MybYO8$=
z+k;>%=c~x{jyi$vMp>{*;FsH`>z<>!b8SVO>^LdsJ}w6p=K`pN#B1p-P<ybDl77pl
z>J|YbSyb9UBK@#y>}E_#milJ#_-X4K;d@Ia-O0};Wv5`j<Wa7&ASH%R?5(^En&}Q<
z4I0uJ(G!eIStpEcK-4F{@9?@^yKd8}K#Z`E8kY0us}+42EVOzKu@{jk>AiWdUEh?D
z-JE>su7|3Cn9Y0M-?BpNTUWx#Tlya3{Z}JjeN~vZgFahb@Cui+uPt?)w5F#%D&Ku~
zs$}MUecbe2gTxUjp~<qLpxNf+#SF2(_{$CbtWBSCi#)`|i-IsiUWPlpU0+^O@_a3t
zm$9LsOiv~cd*DxJb_&NtVZDbv;tH%?;gn_N<9cZn>!Gae7({}4lY~SR>Z58U73b^{
zE3P#wj*V<L^Awd3I-SU-Zrt&_7SBQ)YFjFv@mlnx^T>ODL=W+0(FXY{1<iBDi7$Zz
zewprqz6`@55CQvKU7Eq|TP{RB1UO0#U!j+mV;{|G*^*o`6DR%A_&QkR7E*V%`(A=+
zgWTTx_XwmW4m)gmQ6TlL{PWX8GP<Sx<`%P5dyt}FX|S>3`#M_WBLq+KUB+n|!+kz?
zPh#fxMi6bG+i3#6y|SlN;JSi4^wwc9NuJV<`@QY0_HnIkeWUL`Qv2cW=<|cADzt9#
zviyW;)`)Z%IHgH)_j;+~aT$Hseu_3JpvQ<%_Q7Q~lx_5MN>pg%6e?PTDR>d7$e^1p
zUJ$XRWa()BfepPJuKC?I+!nsv#n`l(dgv1lY42|y5p>^$JIaQS-MIRok-qEf2gIrU
z<X4-$Ad>yqEIv|?X|C!`n%RRD+Q#-3O_o*-(7J=LQNnUI7F?`HGGgO8$p=}TEtU|O
zyVES;HIv#=?~+^rZP7O+@WwL%j&lW(<QM`nL+4-Brg#oH2F&3IPahrpx`O$?ScAR_
zCKTQ>SsZ+qD@y3$C7@#BU~`aeve5tK<`wmQp$d|b=oZQt)8q0$S(}XZvkJqvNY0^&
zw(zG2G|9}_6p&vK6e<V>5+?3SjljN9guT7(24KQW@e-cU&$ApY+}k(n7CJG>;T$9}
zxg})9Z(k2_$WBj=>>&ou-&L_?@gG|3iAFe(5+EkD)SvwhRO$H8Z=6dPAk)7Dk>*<U
zwiWb^QaI2+4p8XNycn)lB86HM%=Ako9c@G`m#Hv<Ry|oypMKealLoqtJF@5CIo73M
z2|FejoX{xX)}n)u`R))~wMh>W3KP;cBFxPAsIv>xZSiL|CQRv|@Y07je@_nepK%Ot
zLHLq*B~HYbmF<M+=vS&+{5+#7{nf%Rg%`H*Ne7S;K)fOkTx@ox$y4Uxtmu66;H1hc
zQ0{E~Grl71x6kKaki-&wrx(&o{#QRL@;?`;{ZHBdf0Rb$_*Y1y@^bu*G%7d8zd{<7
zkL~|U8kO%a%~lmuVPRBf7bjCAThu=*f3^YGa#FHV02o-Ph$!?Q@MjGm0YHRGjUvD!
zB0>d6kr0tlu~AV`P*CwOvCy&K;SmtL!+ZOdh?It$h?t7x?OO^a3MyK<4-6j&$(h-h
z>Dg%LKhXbm5*Q>TBq-Af7Znwkp6D$R{lEC{PY(bG8D<LZ<NuXLMT2UmHvNy6M*Xew
zFX`R-zsKgn{{QwGv=tqDg;ojl7in$iPlTIToab2*s$rvH=Wd(C`VQJyY$9HB*ST|5
z#m2aqg;ITt;s|#ur7&j^J&`80EL_n${8haq5~fprJhx$BVEL9q`a?8m9T>;E4cE#L
z`rC6@e>k#3kaeeu|H42(`R9@{wFCiFR8yKV$UT%fg>W0)dnuuS&nCi2=5~y6(PRnz
zOJ`TAscA8&o!XwXk%ABw7VjrX0}maYV3N|jtBbn4kp3Kow5<6=^IYyUMfJYXSS`AP
z*f!L=S~a=GNvOPS|4ySj%BA#931{p0O0fl7g6^VFW1|fjy^WV-JNk-m(nOP3V`kxh
z%BuHIKWBS4Dp*QElDUc5w6ON-RsgXb@GirQhg#0>)(O$?*AZRNhancl5#qW@9bF|)
zhguymrrR#J;WuxM1Cs*yeqp#bi(uKFsmboX0GX(@-?`;j<a;LuhC9dzP}u;aWT$q9
z@qe0nvnF9i?U3?<3QEIYvUq^NoQyOQ^h9?aH~?I<qki6Y_v#;j=0b`<4la--1I~G$
zZkqk+!C?6qXpKd{xM-$m3!#ezt$7%HHnA2WlK-9GhAYioz-~Cg9==K4mk{rKn(0!-
zNRGX!ZRHI7#ZBaw<|t_P?yZIejJOyB3{oq3vhQEjhHqr(v+8cgAH3;LX?AX*1;l`y
z)Vu1<afSLig%l09hhMyFct+B{=pXJ1t_Jw1AI<v{<abwD$PO2|v<?#78rGz)FGwBS
z0uu%$xTAKXmN&SwDit?t(4+m6eGdYE(f8by+>hI0Kj@qHr)&1x6PzS6tbzSr-2L&c
ze`wzNpsrp^_t|RpZ(`WGdH>WcAldz}(<E&8%?ZWqIDQ4*ZPNE0)Xe~w^ifAD$7$)h
zmmo={E84Vbw(HFCY3v1Xp82FHvI7J*jtAy#X)&c}GLtrF1$Nqkl-dADp+;oCsg1Mq
ztG?1Mj_&J{(<&Qidqizxg>rq^wB@(%WM4Tlu_0r>!<arb;P;sBhZDUXTn?+WQ@E96
z_*8GR0{j6NZE{BkH4;{>LCwJ4-gW!~c<ai{sl3!!GzazmOGyWIR_(Ae`MLH5X@j5F
z@rmOEy-{}=OTk$}MZ<Aiq4Ndlj3(d3-<YEAB#3j1(t*D}9_w{_a=It+Yy4Gwi2kR;
zE)wwH`+55`j0Kb#Hqaj1Njm*Nn)@44$qJ%5sSTxzzK8Of1x$z>qmt@z-Kefw!uHx?
zT!oB)E=@MnhUebJr0Pnh<O3V+m|kA?-yodT5SeAF=K2`pra*PHkTrxtiTu*@GbFm2
zvSP4Ae|pY<J-(#5C6Sn201|sKW#cyo*f_fYcaeyix(=$HDxSV{Y9g})DCj>tF?=br
zu^Q)O-PF2MV0ukxt^Au%1gneOA{(V1r9_mb(<s881^^YjP!c;6(K%fSQJD~hOH{Jb
zIqIU&vhpekcC{u&*;5eT#U(Lav*>;97m6T++ibl!V)aZ1jY|x6QA515iH{rq01$`Y
zrQ+gQA8WepinMmJUpVK;-HgXYW^=cGA9;P>fv)I~@x@ORM%})P)T3|eI5)LFJ%g8b
zLgSqB4`53^;c40bYIz$f4|T$(?@^9xR6Nu>fi9iFEfNNI5vO+xIh~V>;mv&fo_41c
zz+!hPh?A#xqB!lzm8l|gz8LYv$@kZFY!gee5gw5fQ+wxKj(J1)-KI3l)>-K|c}b_;
zAd%!7X`+xAfVy%Iz^#U3k&Cc|?EUpek&g*H58Uxs3THb+Vy9`C!U@Yc_>+tooj7TD
zI9kx9Xb9uHI+afzO2G0~T_ic@XerfvFP%62C}|B5nz`N;Xe&-Shm%Fzni9DI-FzY2
zHK<_-o`GdJYd7HrJ$@4uK$^5J5o3k~`~eV4!M+zRYz*njukqnZr0;mkMI0tGxbVo+
zAaew;OJ1XXM)y;9N;;U4wXz3CX*SKc$Zx2;^yz{IOpH%s1H6-Zo|XqxtdpdDD?R2O
zEwlO3wcyCejz{SM>xCf)t$Z-n^TJGEkbQXi^aExfNB_<<rCEDNLbH_kee$%4{$|M*
z{_Rnmk5qb0&zy^Qnn8aGi$Zy$pFt+L|MO{5ir}8mJ2<!m9oF@J;Hn7m4WDk>L0fBz
zcbZAMr&dRz%wXC|W}@tVqW6M}vR){ZANB?2f6xQ5CiJ6x4z@M+3aDZmax3?ak|1m=
zp<c8v){|<!)5~==3ApgF8w>3Bfoy02O&-~;ykY;A3ISkme9I1*CakOw;uGZDxodQZ
zK7Du602E0Xr|I|vTT8luvXcRDBjl~g{{t|~fk6`>2g^0_cF)<t=+YQHQvEVG@xrpN
za#x8gz_MhXF!{a3AjG;87gQyPvr}40f%=$ebWsAAMh-y|1N!1=;uY>+OsdpE;hxaH
zQhR(UAnlMA^R~CvH}0FtS;}aJRz4)St(+?TnvdX;Yh(E<Jr!-x_pYUp-?ocgTAlks
zU0HrvR(XW7AWB<i?KyDvv-s7(4LC{n=i3YB*Rh`&mn^$0>L*$``;3Po_+ZfEfEV#`
zyK<7umHv+ad8Voq$84U2$F#Ulq)PKtnb#UE-epbQ5rY1nE=%rjY+G8QU}e9P{}3+;
zQQn9ngh~vifO7`i`48rI{6<R{u_%Y=gw;e%upTqu58~+Pj)BZWkrxy9IeATc<b;Ez
zmS2APk+!4^OMa=>^Ze$yoCNb&NEK7=cY=wen&`1>k>6%YN9Sgd-29j30~AjCpA!rJ
z><)Rdt#k&0qtqidmp>1$e&M7@Kg%5AKzi@k7Am&wwcEyw`?+n&)mwpo)Ll<+td0&o
zFlk{MH*n#4hUl)-%rq7a15Pnxdj4*ZZD8~#uFPZ_4In9Ia&4Xj^;iGgL*lZ@rvnog
z5p+RT*K4?8S<*dOnyy=CUv|OdDVgaCG7*x8nkL)aNYExPg=8$j0wrZM0>BVP535%M
z0Sgf<PSYBVq4J0eBylPsXYlWlK2h+(Cy4C0sb7VsGJ%dX=am12B<T$g<lxeM^C2y@
z8n#UTxC)!Io6u^ooOFiqF*7SZqprut1zax3iTle7J`yxh@w^%)Vx|h!NGG4K^67-m
z+{f6Y@@gVB3l~lgOLK{9qavrKe*oruJtxC!Ts6h{C!8nQ)YnW6qs6N^!Z%++K-wfb
zR0P9J>rSF@f|0l6xYo<B)Qg1+T(S}qJ(QFfWp6Owe$<c5bs=9!0wz<JN+$}WNjm?m
zuP!Rxv`Q8B%X4NPXzj5i$SR=T_CinU*-I~z#2>Kv&p^fgecuE4F6g7oeT?#cmm^u4
zNtf?DM;&JFH38#n<`p05lt(dC=$g200c<QA*T4BzLFf3ZudaqTGtQpjLoKX?{1l==
zE(Q7bH^@_ri{0j|@c#DT_*2bmbH#Zr4nz`J9(D3CRj_83mbSh}%fQ0}zimDBvI=ru
z5KW(Wa4uYZdEAKRnjhNLK}m=pk9naM>&3P~)-|;5bxU4WeG>DfWTeH6{qexrDUu#4
zJC^_dx^mD1YO?&TF&r*tUFg@Mxz;OAAs?XQV0l*kdU^2Y;x+4#cPp8AbDbVdnjy+c
zM8Hv;M8~q?Tb`^f3H~^FGV^OG_1gJ6Qq*_Eb6e-je!!`Fj`2qcDdD|x0N)YDT6gx+
zQOv!@5=6Jc3h}@$Q8yH4q7J!#sGEVbmEgDd!*mT-nAViuoK0h8CG?jN{U0@3M1HuI
zx|K^1kD-q3RmU@_69SM<0(52@*J6w{8t2c3%-iCn3WLOtDo9`*kf`@^xsKaAQb2ZD
z_B)eAd*?*9nbA<ANo2cX5ifBhYJb%IL_F_BTQZ)jlnD0{2HhC5$Ah1(iuwd~P|vfS
zhFB%$I78V%uRnkutWb=~jlo?ZFW8SGx~`2ZBFn9>lp^g|ht}=U_yo_gKSpnb)u7Fd
z4b%NwU}=}Q^9>Es_Np7da}sBG>D&kAg=a&r<$7gFC$)^swzNw1<e*6U(tq%zgwa)L
zj~!NO|M_E=p3+k9nI38{!T@%bf@UKN9g@{rV{e|OhE7#D@GxO|NBd#1HZKh{Ax?|_
z^?n4_DvV!c_uh_Qc7%w4kGZagavz$zG44lM@-wGB9qnzcDe37es}6<tvW3<60Jp&J
zz95x^@Arw)KcKDkLstL3ccLWVKlFU+QN#in&xOr(E$N3lHyZR`em29<0i1i_Ul82*
zk%IC<CEKo}Z?#r`j5AlYX|%^DBM7U;L*;_yoo^DN7o{*2M^PGE_((YwIv4FinzL+~
zCx(%1tTWLA6TQ(BM)%V1v_5X|^u-a(UBo;z9N1)E!5oMm349}+hG)6`B{O8Ls}Ops
z-R?`=OGKr;rsq>-ZzDg-5K8S?Po{;jafOIf<oyV3I|*#|5|AkKs2T6<CNOCt8N~Sm
zuznuCds^1B?2GGE^&7HN^!l{@is3`ic8xc4N=6;AJ-ZMV`*!ETzt{Kq;l8Hqd?ylw
zyxkIG9Lj|n9t<P;3s6#unoAGB1mHDIYgCk8j7O`9N77eD{%vVlkoci?(WeScaxS^8
zHLJu>2*&|xbnE+?d}}{ISk!RE8usz7GcdO!-TQadJEKG%J*nue0T|#4DHd&~=0n<|
zf1@8&6#W{bF|@nU-?Pj4i49UQ@XE0MJDc$t+nPs#8^lPHxY)v!p-G*Th-PPoMD}AC
ze^taO2slwtxyE}!pWiwO{ZRjn;|>Oy_bIy`J1sE>=~BoE`6*`5woSM)x+Z|Mq)V;G
zyMYEvCo3x1bOD(IwuY&3983VUtrM0w-w>mvFgZxqx6aic_xM@?$AHGBz`H1eZ{rpt
z&oS_Rx=GJ+O!qw>wF91JsX`%`cI?5et`6!vWFB5<?e9=WutjzBvT_t4#TjdLkWwYc
zF_ey&W@_{yKqtxE20gKKc+)shD;Yk!aOt{F;W7_1pSM$>$B(KbYYxb*i@cY}dzcRK
zO{3hDL1@|D3sQs`5>9R_@lX<*yP!w~F6gS8j3$ot;EDGR;Z1C)e<xEjF|Wb@1(NP3
zC-WHE*4tcLAF5e8QceE;s*oa*>^1$(-+Yp&r*M<1BUR;xlTjS|C!x4&@(Fcs{*SM8
zj?QwrWLP_=F&a)Fr9hXIdTqa_m4c5`94lKNeuu-XxI)Dw^pRh3YN|I_I*i;OET$)H
z4GrhW&HRF|CVjCAEI@V<7R?}qn9fW%@O#nR=S)}Od%t3>l;pAs4Aqkfe+&<6nXAe0
z##tt##wc(kR@!t0`+iQ94K#@2-mIKk`YU+-s}=qqA5^vKOo{+P+LSh|D4ppCto}~B
zdtIAiICS%_$KNpIpO3Ce@F(VQ-K0n74Oqip={8QB73@i{+-X+5Q`g=Mr5O?=va#j5
z*1TP~Bv)RjzBHBDOFT4BOJox-Goubb5p+J)&$4EH@DGBhmK~0aES(yWxYMQHW}q7r
z!nc>wb@3<YD*?4yF6pbksp{xK0hIlZe|yvYx7lX&?%Tv)@R1dW62tGTv^u9bnD=y$
zZiEX0KMyki2u0ZTI^CBvgmJFAcFe8+08qH|Il8U7qKnF3uD^%z*;KG@33BXfd_R^e
z9!ZmxcAjb!!8qkVWqnZ0a&`(y^BL5WLajbTn8L&E*oM;6G$l;8Gjz>j?q9wVEI%qP
zJy1=@7dV~%{HCcqtUCHoJ+IJktr>&P%@3?vT<mzSOcBT}h75q|>8k;t=g8fQp!!WM
zJKJOoJf-WF?XQ6_rtg?MkbYsfJflMWJi<qgzIWkyG-Y@g%W_v0gPjD%e+c%>pE#wZ
z_^t&oWB0+r5Ih3zt0wu62HQ8XnnHt(9GK33G~!q;dB1(5Rrmh8iIeQ8(CJAW2IRw)
zUjW|PudDS5k%OwO%O5#<JaAXAKP~cO2^J|OKPd;4vjK|EkB7Izon$Yj<L|bDHu;xw
zraFTJfRHp+I~ckX#J%5<XLtUqol{FoT=!&kYhpPN&$zpq0{T*q@;F<>vVw6JgFrv@
z`R1m<rm5V$&WT~dCzjdY%f1C3{?fBltA&;+ZpH+{pXCZ)WcHVe@T1G+bn6#XR-j`k
zFywEC`rmGQke>sqkzKOrBx1Te_jx!1SJjN1@0t8B(;vsc-Ftq`n>65zQs1oT__fyh
zZ<x+4!EqIDA*Us1n3h|0S<)sBWC9Du%~u*R`O^Cz=huY`_}FVxgauoN_HL4?9D7EO
zM`{GBTXsWE*1_%G9(GF?%Sy2V^wc<>9%_0x(XbAKzXfxO851kZ$J1?-@&8J4%)a~`
zG>X5&kmmm^tNbrNx4nl!zoysySmsNTf`+g!WW=Xbv{w*{<vOtyBqiMc74)Nf>snsY
zX)(V~@yrk~j({qcjP{V+!7mqDcD<X0a4fldt(R4toHlFBWBV8MZSjn99vxBb(`dql
zswn8pF6c-gChW*ddylH;r(9D_PR`nxN^z+30_Yz{`M53&FuGt(zb*(`9SL$AU-P_1
z8$rU3fQ|)3*6B6tCi@44N_4X>N_ak^Kjm#1Cik1eP%DVStEzec0Dk&yEa%w!i!MYk
zLZM|ga5|!xKWpY_<Z~f|e}-Q$s54HXwsD?muW`OAuemweh$=$76oQ~#S{CuWF*e*P
zT{roR$=2mmt+}>26tsc(miG%~TrU3CNX8#Ce=op$_)6sw=)=C<sj1EcUnj0X@(4{-
z7b3wG{kX`kHRtll*)o;*mqqLpZod(?9fpw(hjkv}Km~)8x)oR$y0Xb(FAV!|kWWVM
zt_VfKYtR>TPUXSAWd{8uW9cD%mifDUk+uZ4q%v@a=m02F>`8ug*2(v?$?qcLDK50p
zd$i|_wU%2JJ5$Rd-#mALH?lq3PD-#9vyu+P|2Xge?alCCwygoJUkLI!@1h-}7O-Sk
zz_%>(focbHF0uWLXQfc+T68Rdt1u#=J`7LQIkZ)t&KS+f@Tc%Oyqq#??l?s5dnB1K
zt*-l;C17`{B_DrZ^SobgD{PBat5<gP!foU4-Gx@}sc(iVz~18R*TWIaE(TaS%tg`u
zOv>orTf)hJ({4htf{A{~4?IDFABw>u;$aGNdjR^0`h?rDm({r6gKplfPz_m+VeM`z
zs-5nBU*etz`3J4Rp~CS9duoHU&eZ3E6+gb}%}B;X6(@JIG8!m0hEMg+u33z4<_C#{
zjv~xwY+2vfDsEDJgnmn$0MT9{&J+^Ys&-qhR_N~|1N#p_UPFg;1?U$M=|!2}v+cPt
z2TvD2%!MN0X(`5M`uQ_>9}1d=G_E=$G@!5&Dq+x>K=^Z<&vj;tPvi#1^vaK-z)4zd
z*NC0I<(ti?QDvWF&a(r&VFJM#N`vyHUtjxYDQ>imAF@r(>e@$We}tJhc?gJp#%7;Z
z1x;p3dAELr^3V#dxu$$17fY4}?JEs{67X*t4>?Hy-;@cE*%Or{2_GljjLDhQl#`i(
zQ_%dohIjq%y+Qsnj!WDmv@?%I^VrlbGK?VlVCF^#06=+6izj~os~jHwiY-@@`J=RD
zPRF#ldAJTa1X?h9iMYZYb%LlpSD2}9b1VdvJSlGTz8B|M&D!0Xz@;hfw0wQTZ;~?n
zS##FEAuJ&Ka39>SD-JdId44lG>h}6U=>(}usmOIUvV`24H6e2Y3a9dH9|i1ONrxuT
zO4{oDLSZQ+*?ti9MY^4Izf;zmOG^65%xD44RLlM$Q~lp&cukb+jKSgFSCsbl7KfHc
zq_c<3ycLp`Z5R<fO?QJ2e)F$XuXESmi9WIZ_&CyKh(%_-oik!fo@E<WGW{_;qn_1o
ztb+QLbII<&%>9`V9V&uhiFe}<C1rMbz9d$LM-6CB@S26<izp2I0dUpimDedfMt^|3
zm&DWLGt%=PjKk&m20<%5`NAvTnNMtU`#iKw?&IW-dd7Ij3d(@K#%7tRL&%=?YrO%#
z0~Vyws7FNd4`8Ok3h(z}0;ijFr;ot$+8`O~T$3kkL^b8hFa3;#WE($<WodojGmpZd
z4|Ba9)DbNkio^{^yf!smi|o>-Z3EdF&l*mg%ASStv$g&JJUicQ-4xOD@DK!f0l)ik
zLd3&*`QfCkemyOMlAGhIduK+ZbI(uwiGJ7Y3<q)<gzN0rw0~;Q+;aDV+;~!W)m34k
zcz6S$3%l$k7va{(I?=@`Ig{low%1;O2+`A4e>+*u&N(Fpk8BHcH6uXfPg+k}&(S${
z((<^e37?uO__+cW9>hrLhIhI$YE!rGZF^Pk0cQ<lQ!i$Dajh5nZ<%#E?{@ugv5(+C
zZ|1H6rJImN{sHj55Vaaa%aja1K7Kj=12Amrh$a3(rR7uTVzGRr9Dr<w?!=$@I4P)m
z7;S>rXiK7wr>utvEiC>QmM*kwYdaQbJno+5qsnmH>w5{ED&jdrNzfCfTdN0!-<{TR
z?OM$r>wH>T^LO?3$UB(w+g4Z|;yYeYRkk;wo#WMEoH4wjjd@8zU-n}T6%uRlOsUfv
zr7R{0jNpJXF}%Bsv<usb!;ti6yGAT1gDS0?kH1cb;6Ns#%{{5?IM?_FElSmV5vIwG
zU?jbS9>Y3_r&nmMky<j1UV|!oZFlG!Eo^oBRrL%gY#-|lM$pr~N{_TE2Z-*?RT){i
zy=#m(xc{Y3a7Eboq1@w;@a*G&0S6=PZx&W9c3`024U5{vS0qvn8Lq`&PqF0(Mprpu
zRm?Qcyp87bXFTK7#^k=?Uu79kgk-DN`nnMyn!7Qd^uhVEHq09>vdrU`*<xpH)Z~wK
z;H4-m0&C^O!>zvPt<Y?&4shyjf}<yP^GxMKMI~cB?;g1u^01vqnP9eGM?-Vy)Eu$3
zRto)l(S&?-gfDD>a$({bXh{;&;^E0G3AW!Fxd*O->`ckY*IK2nN)sf+&BFfILJ}b+
z>G;YFPT28Bdl#p=uxDNL2aswZ;z{d^Oe#X6nF#I1X>?p4-Fd+_Zfr^PKa2VU7}TgO
z;5&<OmU&``1V4WPZ|!9qQEuL#iEg~zTva+~WiLk>+Iqv<WwO9kG7Y(j340A<v@e&h
z`1Gvin<wdG*#0>1irjY14y6&uzv6!tA%G}1@;xiILU#x;NBMIVoW!-iYrGL2&hL_l
z+QS-95P20o;(&pg5WJP^9+k9O^_zL64G;7zwoEF0J>iF{ZO7p}sdZ34VS%Vlycmxv
zus~8&f&M$o1{$G9B6-S?)4aNuJf9E32$R)iHXEZ6+S2>0FAQX4`M-ocvPUI72Wy6M
zVAl;v4F`rBQ|989?HKj9cFlw7043p#*EyG?4ZnBu=F)#@atNR@{vZ>%ihwFnq{=|y
zMCkP;3i6N8#|SWmNSBa5(qKUv<e?oFzc#MPYHV|VX@ZJQ5rURz6WUG#d&u^$!OOi~
zn?=HPmHH<<w(Z_!>E^;`&iXaiYrC2HjHa_L@BGg^a$Fj4TFx=~9baZI7hV`gn9dJ6
zeg=WySwBwI<;NC9^xz*GS@Js`rX1qaOq|74i<ni>L+^Wx_pPq|270oN(|QiUe*j|B
zd-@gH*@SZiGZ3K?%lJLhLKIACCqxv85?6`7tE{tZgGU7;G!Xd0$vW^f*%H=>cCK-^
zi>4L*&HR#VObF_fW4-<2uGYHLl(8Xq-J%DSn`?Wd<0V_X5NUjjksMqQ#;;9f@A<SG
zqNMqX2SK7c5n}AMwJm8+9d8af@WE|*M+XOudX9HK+(@V0^PR|D3>SEi?@r}yU&60j
zv;!M$J!$&oQaMP%zn90pYa5vs^tFzw57W3ViOdZ=Ou1F<{=u3?^~T9NM-*uvL3z=o
zVv<2?uRCnq5|4i;7#6FQ+7Ex-2k9Cb-FK5ox>rLI1QpPobAF=Lk+VMxN%@|deOJwV
zTUgOz=4-GWhpz1*-QV1<kzHV8%pn_1sCRFC|Eh)GsoeWf6T5ImCUIcTshwK_>x-4#
z^_uNQ7NZ1o;i(bl-h4mLRXUHe(PtPRcbT^*@}>XvcMUc;$;K564eYL`%GtpH0`?1*
zs>}IYBPewUYuIE<lUAIQ$LJFXf4D+;X+-I|S@A7jhZ!|RqVN@?x~_?3GKx~E>zrkY
zmSF|l(0mWUp6Yf;p*UAfEFsvwuU>h5h-ojNyO=skRo3M4<#?1{xcK;@0+QEVb6;gr
zLB|(aa7W66$5A`|_E+xtUqS|9?4I#qhBiL0ZGzKuPCN^~rhm3kPNjgi)N|^TUE$j{
zCmb~P5nT9aD=?5SzDrMfPD=DK3vti#{m^Q&KiSsB^S%>;SIM`_a|q$?ifgCb7&*2U
zk|V+br(L8p5~8FHww4!}=aZ%)S*EGm>mJ`|LH*THe+>z^c#PuBTEEu^4V+#gPXHD7
zF1+<Ew(RtTb;De@xdIWFYK1k=qte!>dN}#CW0gEB2&s=#3jOLt<1$t~Pvb>GJq~Q(
zhd#a4P5$tg>t=;hRlUZWFDKfK(3WHmz?&64J>!m47AV~6lc3|^Lv{60#90)|S?Fep
zfq>fM(5;*GX=a(5Y?-qvFL-QNie&ro1<4((RoXUWHz!l_f0AU9WBQOHa(g&`=6!|0
zbZ1-3E%#-UHBx|ndFfI6PYb9S>@!+Lrt%3F)Dw~@59Aq3N|M4x!zkrPCWPQ?sxB~p
z{Q1G|p7=*qRRN(VjbXV6u7QY;82H%PU%*lrHb{JqoJk*VyiM@y$Jde^BOTQuhB$Fk
z>Nw!_@&GAPuiHVBZtn7DPSQe=k2PR7vLpQ4t;jBVkM5zqW0&Y-A|}H$9X@V^FDSIK
zu>!CT?3pfHN9ieL1s0dge*h8o#K2{uFNzr?6VjXSC+5+&V@eM6vNdxjJ*T>N6_oVe
z+gBquNzpQDg^qkZ2uBT$<zX8g?LF1i&mwIyd7irwNV{i6v5b1(wZO_1wY9~XY?wj$
zhIO5p@nzq5LyVVfxAvZujI(H+UpT77^5GU9d7{`epRqBqo~I0{MIz2?x3uy=-|0jp
zNE+yTO+J`P!~{}H9|#&U%-fSO78iXVHc?LCge0Mj4bIRH_)2Q88tq@_PVw55AZa@B
z96JPtP8*^<*R;(@O^|MgIy=N*S6dhgLb--MZI1arSoP;e)ve5>0v8V`#>=<bkoc^_
zM3&lx<abk}U7225v~Hc3Ux;uZiLK@IhrWX*?$Dg^jVtn9xQ*Fthltbl#pHUkL3a|9
z(nN0n?-UX#pv3Z(cOF+Eg;}W|8))z`B;}B}?LBHCI?DvMgOhXi>tgS$M){=8;8@zP
z<6R{r*+TI-kag`ziF<lNqY~hEEO%1qarD0Hq;_XcpRBPxS58E>ZUmJ^;--SI8aq26
znR$d)(8PqqQQtt)qE7vtvNvz`Pxl@0-h%C!jq3)QN?U8f*9fM|<i`dQ07}n(y6I8K
zeT96lCC#@QC+G0Ifl9~G9oZV1syJlONlO>a{JEeA^8kP5O?X}kqN~X|+wg~50A6Oo
z8dsrX;z@){!m{3)lJ$q!L&Ep*uG)BIkQgujvxA+aYL5rT<0S5MotL}_5<-3o$c_It
z*8q6z3V2EhLMy9bt~A!=rA>Zp4D_nALBIGqndx3r`HJiz@ruI=uRH8WwjqA|LVHA&
zOzl$vMu#S`nUeZCel}A$9dTm$k&I*f;;mbe*<3AG(jkYPPF242>>zRfnCoS-;4)|v
zFqB9d!8MMBX|YU{UBMf=gfL21K{kfu<jc5+MdneV0uI~VYUF)S*ij+x1F56+c$jwb
zFLE*Z^(^gPPw7-&7iWu}zHxt1RH+~3twy{1@MPz<|3E%)=7Gvb+h&04F{gW~Id>=H
z-_U59@B?AjJ3!O^GSl~hhqT~;I8Gmf9NSgb((e6iV;N<JQZ1e91k0dZ5rth+COTGo
zD=DIrvt9`Q{rVP@8{T_c?KLp@pxeX4crN(IC~YuRN~8&JPD{pXB)C0iSMfz!$ld<V
z^874!fqB*L?q>)V{<>fud_w3&RlJyLaJ=={sglI9s}Sl=@tnPBvm1d!3Bw+|&zKW2
zG`KyLi=|Y%`^6_Fb8nC0@jQ@?YxvPtPHTIb`^M)w2aK}qD}~`z9rrA4FcjH76lU+R
z((COR?H`M5f25B_9_LaeuFiiMx*f6KhQT$I`aYmg&{TzX?1G#fJ|Q#kQemM(Vn^vC
zl(;ik_1kmr9PO>Y1dyc&HGP!uW=eou0ShD`!wvzFUfJzUsEF|Yejd_E$*BOx-hP>5
z((eQ9Ok_*&`c``K_7D)BgX&$nvB9D;B28bHBh7Of!W*EG8By*lU*sl;Ypzj%mqlDA
zQBSX})wmT<S?*9iK01X(2l{TMTvRDG<g|WX&0GbM-dRW*3QtK{x@zi7Y2(E6c!2D(
zi5zsn#=k3FcaW0w$g&1U4R{TQU#R%nf62a{0R&FHVQ<nrP!7?@cMjl;wWe%6nN-x2
z8>-XLfMO&K^#2vBB%^hI`$bD}gZ8gfO}KOOG47GBuVWLM0pGB-l9l5*L3P%%ek6Re
z9~n3N7B!z0j-K%w4=`<|CZ~R__BbKy?NOK`rMEjeCCaF{X`1I-zS3}WS9$MlVR`7F
zMeJxZH=YW>9DQJ3vYq&3Y%#^AG{H+iS$L%sz*Q5Wb9%yRjhRs>n3iafha*)k5=29)
z^qaQv6$NbH$6uIewaKwm*>V3p{EWp8pC=phaouS>8*1*m@Rle$?!jZPwzKvI4?!|i
z4TNL};9BL6P5nt~;7r}tWCEg1wa!20PPfY;Pqnrsh~;`9>$-QVXgV*CZknL*O2yCe
z-pzs?AaAzzvLS$)oTSosPb_0(aLugdcWmi^=eM(%wOERm>uVqlO%XXFQoIIB9rFWQ
zjllKtSr2E~*mW}aN88Ts%Y*=|U2CnK6L}N)bm`eg+<sfMNk<0BH|PyN5ddC^)}w;1
z*Ylz?11V1gughH|cG0`|!sif!up<Kj>-0Z>$PN?gw#AxiJ7(i?PMJOdk6M%m<sM;(
zhH!=NP7Nk#qROlNqSp9jLF3y?3hjFt4%uEm0!YP%gM$6phxw%fx~%aXepWn>)B%0o
z+j|jggK(FhUw~1h@#4G$>aVo>=;(DL)vOxVbC#A|alvqF7*mN>)$EQAA#OWje*kJ7
zb$f>gPGb0D;J5*u)Nu2N`wzj=0H_+m4E2|?uY=0c0FxIFLOT2eZMEwCHsgE-w&qIc
z2t8u@=Y}cc90bN>lk5ueN}XlIqw~#4`?$cXfnsXaY%NGF@TP1;utiy~Ca6Q0>s<4N
zZ5lJdMsV%4G#>Yj8yq#pgx?n-C5d4D=r>T{L!Y^^ZoX;}y~wu8c2>L)hZSH50Kg>$
z2&A9%s~q~wtr9LIH%c2n3ww}&a|WqYyQ17ui)#~FFsW0^Yr4yxuymd-YJG5aGDJ{3
z?B-=_mFsCH5{(h1MLgpcpb3X=Wv^NTHsD0TT)(C<`3V!}KzxZO5+Yv&)|E+BUb535
z!1k$FEVLUdXsbrrr5mb3>z8M)jvp;Q2@a^^xhN1hXFI(kFY@W#{R6;1d1YQCde&{X
zEc_MDD>Iy5W2B?pFXuJ>>4TcQvGZ=~fP%!ZSM_gq-Q)PA2k$Q)1`ipFPz$r_I$yeP
zckn56DWvvl(Jxth2@<+%N9g-bJ*{J9d(rV$XK$BuFw@&FBUD|x&U7rFo5#Jj;o{Vz
zP2Spz14g+HyC|1fnqKTK)w-~&2FEW<L)pS}0kGw<0RX_0bCS+3L#gy?&kxC#i3t$2
zQjP(|)c$)^%G>Rc!S%L?j2Vm>t_v>SnT^dVGHNL7A;|>3%VY(m+YiH>k{?0tqKnh2
z^IQEo2S>@prxKqnsU1nYT5lF8tG9L3$D(fld+|b&3dVVpW!8?C{9LbDWd`y;$K|aX
z1s=+bgJeiyL_$2d@aIYNmJaO_g~o1ohNGCyS?sDC@1Zk1ce*9f2@@s#IPR?*VCii_
ziH_AL#B0nD%j`$ZKz4m~Ns(&#+Rj8Ff)inamWD`ASKW-V=sf);&|-3s;X!a0k|FzY
zy6z>ZMY<38YC3G-nOa&t%LuY$x_Zm_>4!mw2cIC8*KH&t-&Y3tGPz9UrW$a8&NaNo
zwbj$N7VNcLnfxA^1=y9}YA`uzZ9|@wI`oyqT?hYcZSJpfgwEXEbEoE)pkc+9#KQ}>
zH4^3M6p@|v>>ji7<qC+<>_sJn5|kZ<mzv&OIR|aD$d?12Z|m7h#YjnT!yHkW@talS
z93_9-NFH498!fbif+TNtJ#8o*xdy7Yu5TS%(09Zr=%33GJ&x$O&btxq1WB*{03>Y<
z28bpTmM(E$)TF08s7`RvGTFCtdfaN>B=z&Jb9_qW2X3@|Pap?TvLjJdqZtcHazD!`
ze5hX5UATKjsd6J^-ZY{f5MH<aH01#m$3LE8+u!d@n9Arp^F`S;05K{AeDouoJNlWF
zo3bB1<GpQ?GuL4~M2;({x;uBhb%KRoaQ&cbGfXCgOwzKe;N-4z^vz|@CBC_+@^c0{
zW;t_id{$AvISU&aCK9!mIvzN!e8rB8ykXuYu?5khBoc<{SH~_V)e%*~ib>#IwW~@D
zYX~rPoX^fK2KIyzh4o(c{XEl`?QyqfH14?_b>Z7LFg<YTeO=eCp+7Fk!>S}F`WaYj
zzK~yH%nr^ts0FQ3#3m2w1NHRRg$DO;))m1U)YZTYI5_It8JI6i>g=l7QQ`#(l$&Lx
zz?1fv!Pf$Tb>KRmCynzs`R!V6`FCZ#p}_xAH1pqxq-wZ4pLTNJ2z2tFc*~dG)>}}s
zx9?*+^e4p2K&+bZV2UbE+q)Xy6AhL5mm)hK_?GV+tY(_q?K)<n@6Bk~{u|%@-}%ZR
zRPiXaFI+5vhHyVlpr9g?V5xZE!`F3ibT}1Ihs)Ko^{Vg(2@qX&kxMPTVqeoNw0l|{
zd3#&f>yUhN7+l4_?xpxZLH1+XDr#4<<{_jhE`o|Laqn$Qn@x_;y8}P1q&C1W0D^+`
zSx&<dUB+fz@2n(#g4jQP2`G1hZ|40qR^<CoaL7Efat&(+RXEi_0P*+4VYJ@q$%MId
zO*hdmsr^I?I#>@A=`MSpiP01S+`_1-*iOm^90mX$z55zm-rP-PR$cV79p(=fkbXy0
z{m-GIf~^z|4rpX<)x0N;n;mA=RU+n$xc?7(Zxt11yJZU(fj}Sx0)*faC_->|3lQAh
z-6`DNJvae^2MdL}yIXK~hv4p#|IOEO_U_Z&7v1|G=bRq7s0(gty!Ei&XU#R&Tx;Uk
zQvnx@+L!-KFNbL@K2gfzDZJb%1>7=cYaJr!$ba23KK4pfwKtNA5V!P|%E!EW#*Myn
zr=u0$3_8BvT4!n7WN3+TbV>yaf<HH19@$|{Y4M8oN{Ax=`xNwBG^wg16wPg+S5-z%
zo3MLSNvGa{WTWWwNAtTZ1n)QXsrsU!=r9QplV?RdsB(ThHG79!#Xuhg^+AxatwMdF
zxso~j+pU%1JW_g>AHY~O)Zj7%j(ss_J#dYGBd6{9TYmp<n?x|VIi_w2r3917jyZAN
z=9xRuy41R<$mMPQJO~Q@k@0K~q;9njcix+y09N$y3Cp|Bf1@=w>M6o4i%|x1Mi99`
zB&m{O($<N?`bPND`u5@%s4w)1`R0MDsQ;S!{1?bl;Q^92zp`XK5K;Won{r`K?ntKE
zGyF4MaLb2g_UZ|?jJul<Z&s*d=`)uM;g+Cb;4*E*Lhm6H3jA~{FFI^M&FSB(GhFMX
zw?_%l7%UW7f!H$BJ^ozGf280>|Jga;(hCDs1?;G;AyD-ZGe<(UPHtm1O&?*!GsYKu
zf=Y$6B&SYAy6MYzhLgosthXmC!sO_I#89&ORo~Ib_z1RO4~{~>*UtKVuvdN+j@I|u
zBp-u*K1OtL<TDW5dU-m!?UcDXG->CJa$cwd)d~s(!)!kGTQWChEb9tB)N4Q68$G6v
zuWwUX%kIGRcg#pYtZAmYY&0@sRoImX_GO;Xnl+w0z0XLzBgg~!Hu(UJ4=m8<dgZ7z
z72H{nU-M&!S0MptXIlgOM25^mNXCYOhKq<sy-l>5mBFYhlrKd^th%*fB_2=J$$Fsn
z?u&cOp^gE$!j0ql5(^FPhCq|8b7TKKJ=XJ@4Q^r8s3y)0KHn1QX4+1<=7~HERjoz!
zADrBbZ}`3zG7jcKW+VWOkyK$N159aAM=xj87sGH%?|9q35%T0=7uNXoBl&`cbQK}%
zo6b%)ZQRyRu|f@Hb?_2gv%YAHz3JIw!NLjy8EvUZ8)kXN=9tyFHwJ1`%(vD>MP%;m
zC%DG%-fYIS>$BPAeYXvpztPAl$u4ew1So_Wb*CAK8NITr=3y9Pqc3qSIS#h`i|v;0
zS|}^Rr_aBqd9Ssvx1uen<ISb3Ws7FvohUPVe*wwNB#*zjjh~}c=H;1uU@9_8V9;Kk
z?MsM7hbs_-w!_Be9Nu@9FeUev))SvRMXkG5OL)==TO-|+O1|h}M%=3LGFmJ=<Ba84
zZ&AF-U;9~=CjLqQSU#6EsjfBsI!M8U+T!h}_P%-5EgLs{UHva>ma^pbK>&@x_>X{r
zsA4Bu-HSx83@VZlv#aVSm-ldRUWhsMK)Yo;2-%NS9{9GjbGL)t-w*Q0Ga%|qlYYVP
ze$V!S-NKQ*odZf1`83i&h+8&EiUzH9uLIf4MVe6O`Prrdh2#i6A?Hl7FygqJ33FPm
zeL!<f!oZok#+Ny6bY^*4{!WT^9DG6%^Ppzfb)(X&i0>KeF2hE3-MLp9<Re12Itk$8
zkEkG!;@wQfOd@-oSa%xY(r*b}%wN#TZ9B;l*ksw;nF5iWoowQ-x!Qr4SXRVsW_G@|
zvwMU^_JIsH(d4k!7Pp%vh;qcPe?&c6*VYOJZA9Me2{|RF4J<A9gXM~3!@+V;5D82m
zHlU9sD6B-3N!A?6j8{`r9XpB7ozC-g&Y2xS#xQ5KUqE~hCLX}(2W71Fil1>_>L8U9
zl1_Y))IEQ%8ve~h*PtrZ6S0(IrU*-7hJ}FV{rUL#wkTYq)2**+$${Yp`!J)~hDy^{
z`PodM`-}$t>!Q<W!8)laT-S&pOhYO{YLjs0da)W{#BXBX25SRGPIY1#Q@?rELt#xa
z?V+G&2^RXqXBc>tV6j7PGY?PCTYps;!69Kt4z6WKq8g*|c)4~<w!jzui6W!<F@@C2
zw~+pUXUcGF{;6k2s@2e-VSIjr4Mre=ZYvrQ*4iR9rkhP1;y?x-<_s(MG_lunxSE-s
z(9nGUQi$=5V;`I$p(`9wW+5kUD0Kh5_rZcn>c`AnU4epUHjHAh<YjxV7e$Ao*_>hX
zO(#9&CJ?gj?if`A9AlJX-+do@)v9@j4HD&5e6IFh1-F|Ays^;YVj##<>{*Gni-Bro
zb?o|je*$*Tj_%$pVI2aqT}`Q;W_MO~6VKYCh)%NNL?%4@v#RsHc9KAe=g0>xu;lyg
zZR-uQ4~Uum&qmg7rsm!ZZtb3N_H=m+pa`#`2-`3z;o2p3`1aF`a2L8MX9L!+tk-vz
zT?y9-M}!=*s{pUZ(}33PK=|QAt0zK#J|gWgJwNw$=ymdJ^eL2GIDwHdrLtEpHT+_P
zLVn_N<;%s3N4_3jv`MS2y3_YD`Lp$kw+_z2A|6BxHT@Ajsjp#(4I`)eZ%Vrv_d}oO
z7S~N&q<AnpnZ2_y?7<Z=h!}R=!AC)8f~>uAjKMoVhW((6`$@r%sgIoWCxl9_tYN|`
zqWR!Gg%5%m@h0JF<SR3dN%QepF(DqLDmfuTKrP4nVcAUngIrF`EM-=B0y(gO`5U~P
z*4G=yLXqs^$H(cUyvmrG@x2YK=SV@QTRx%)&K~&w-DX-h7@eo$$}2r24kIg1KVrNE
zrm}L`D#-dthoL2R=WVPqG^y%rVboUI`W*_+FXxMR=$#4LcF1?5+}cmE{4a~)#fFx$
zrOdGSENdPQ8{eP#cKQ1t;+r7E^fKp4%PqYE4ClSVs4}hL_xG^8Qh%xmTDqdCK4WA=
z?BnfC{*p55%&|u~ovr8ieF@KfR#E|k_s>62DYuL;?WFPP6CJ@Lwf6;NI?C73rAf&E
zY@z&#dY}{fP7J=X1<2ij|D3y<S4(ekEcsTw?_gDOgPvZ}=bz#fpZ2bkBD00q@$C-)
z7OD|bu3k(oSF)dyulV<$f~|jnx>VA~w4IrbEDZ`<Z~WIi`Nfy^yma|4j$c1XsI;!>
zOR<+l0+hiRnct#t#VtLyVVzPNSDFlRo88Af`^c$IImH4oi_Un$l&rlL?3p9Nm!TP*
zwer00n97r9H=#-<ZH9YY<#3>C+VX6zT{@z9B|=0+ZnoETF1hkB&sA+)i0{s*1|c~o
zwVz9?UUCgSkHl-H1>73OSB;#X@jCFxoyOETar^s5hN;#I&8uf~D99Mp08TSz4z~`L
zUKozqnrMxtgqD@a>!M#T^x}F25D|)P2<c89(($HWr7X5P!)A?G+aul@hqmk+6r{hP
z1m4j6Ll!C`lI4NB6}r5Y?j4PmErZBF?EE%IZnP&B<K-7k{A>G5Nb4V#FBM0=OSV}>
zDs5#UtAa{k@Hb)o!>4b;#B*F%CBf?lBji9z8DeAkJxuiOUgw7B$p=!X)52Rl;G*y(
zc-4Bs_XwI%ZuRhljJ11Eca-cno;t6$MsTy7qAHC$0MK~evn)UeYfjIzJ`nq?Pe$G?
zd7aja`Q~X$e5mvYA?oJ5mS}*}`VasXWX^!kU9I;cd1TXB9T~a3VdVPYI>Cg<=Kj1<
zP%)n98FMjFobA9W42c2gH69${Q*~wj!Ynq;<ty}`OJ<3rTPwcQD7+W)C_k7cZG>Nx
z(v}LG5Ohu4Q0Y{}3f<FGcVWr(mfLT$Zjw7OMSQbOwbf!b9|trX0+d4P+c^~P>(@L*
zK3elC%UTy1gyITgWTghmiY!aDrQ+-2t9+TsGp&`MGnXB)5{<X_1D5D-GoQwYn`O$o
z5hk7p@4e(v-riQj?l)s8K8}X|FpT7|f46F|1xE<k^F~+Ac>SO{A)HaLG+UI6CqXb2
zN2}_ZjUUaAz)>39#8bHVlXL2Op8h+?XQ#!trk&Y-FDM7x{16fLd#DyY2u=s@aR>Aa
z_-08IzFsW!CGU|vPYKD<Wb|P@SsKBN=b+Namj^UQ^rp;Of?eufHGt_Z;;TkPt7DVs
z@&+H&*pD(ouzs9Kw=x^)gK6>$N|B~ld(K$SwhKpi8xc8pIEm1uew=-Ot*G!Pj+Sa8
z^rc}sef#?*&f)hp5k6F1v8<|oY&I>aGr^Gg;-1>VC37}Evh=lD%)n<PKJ=K14j>T1
z_?OM%?T!y4K&+s5{I^*s%Bw*AhVQj`v)s!9TACs-iB`wdOwX6X!#6m3gg|a4VV1O2
zgM(U>cP=I=GF3sd{fJ~QUZBGHxZf$=7nAfq;21bs+MCZO2d6_EV<cNtk}B<K?R^9`
zA`k4lja*VQZbTj7m~gu6nFZwOH7Vv%c>S_Zg|n^KtZ{Cf_Qp+1^eo@Qcq21f4fHqu
z2<<4lt%-Ju<(QXpt0q6l#7L$}s@Mq%XB%|?wjx$Bs2nb!8W*ySz#tYefPzOLO)m`@
zD77>$Z?3CqkV<?lIwo3=0QqN3bKz+`<nSmini+58vo30+3@3(%T=)zT-;Wcw@Kku_
zUVcRSRMCWSaUCcnXyUE{bmDLIr7u7ypyx8h2A>1Rp`UXOvw<CP|1|VBe-acj|I}=4
zC_&cBxHtgQC0k0{<zw3miV2UAqWbBx*TiG+7_r9BonLdWa+_$k7CR>cXJp4#Hq76S
zM3sAj;tyX5m3p5ImffA+gNv0QPe?aND=*n-1E0a{hdYv#vwZGuoit3qPWS*%8bl`h
zOgJ0q8wlYeCsOq~UI@^mdF`Uo5!X-9B&*%-Tp&UF8eB5i`BqjDY?AS{^oNZ3#eyP5
z?&Oa4LwH|WW}S$DAn7yIO!%@Eay2!xC$6c(i~9Gm6F<~2zw7>x$Z9n7;R}tjil4ek
zfU7=zn+Hc-{KlD)k`do8Gx7yb4^_rZP7Trgoo0gr30tD1?@{EH<+;beP(OR$%eJ=l
z${wn2hVkWI8~{V5TVd|v(ghZA^O-=PHwmQng^kpsyVQJ6F{{y5T$^b*!t^%0R&~$^
z#GEt?nc7pW3nzQ#?u`lJxa;5_3jQ3Lt8g43R=dTG@Tm}zrfC-X(3bVHwSMZML5zNI
zMprDP5;a)<daL})j^*px`S_uePw^d{*w5HWVMxP4Af#;HHrSJ58q)T=t6~zegft2>
zEH~F&{l%7V<p8dQV5ppGefKf0IGGLGkrkGjufO%f1Xpwf7~ssarAwoL;OjK*?}r3F
z#mP3-HN;>HDyIu<seljR(&5E67N_I7p}TP6Im<;CJft#lYLnR$7xl%orH07L;5x~g
zQPtJBNS}<3H22&+T*%w{+63Yfg&+7OYm@N!CV6h>NGm`Fa*RS2@09@j7=)vr?#7MK
z`RNB@aZvFOWJTM1aq?AXuA-O7Mh~lB-gpQaPJ4lMcrC-C&4rvbH4cYi_<AxJ1~M$r
ze3dPls9e{i=(?hZNVHTJbE~GEM}L6|>Z9B}I{&52x(AH?PC11g2JQ8VsJZeghxL<!
zoUu{t*kNjj6vEdtP>Q+Lg?dtLM#cGY_5xnJT(SQGaqpORVB+RK)3Ci(i+7T_^4uYR
z6a=OgSNEHm00#-roktt*ElmRZ4KJ`3O=MgL_*P}{7ifg<F}b0bRLWETV0V{1ekYqs
zEd18YPc5Wx^#eI{cT$CFjp$Nk<plLHxi)5=QJg`Z9|r*+&5tS@xjtVtEOMNMg`*fv
zLG<K6UL*%lwl*qnOC;`Y_eU1FqxjfRNqNAm8&7E8?1tBz?s(nGsfq3(B`jrFD3gbj
z5OqA^RHQHK5tbJOQPe&^JPgJQ<`A}zM&bR*&az!ONY*tj#T`XG&fx5<|Ko?W82Ivi
zWjdL>N3;eC{q|JaaX8DY!!h87(82Xx3cqrRK29la0KrW8hfQJJ?Aa`ADsn2Cwx<wg
zCrABYQVN-o!GxoobS52dMxP47`nq%`yv#$H&i2%-`7hAf>%@~MfjVH@3&3Ltpx&*v
z4i%096bmBu#7#KohhjRQZ|(JN`jEMpZ{S{P&{Bcg7wsclf-w&Wl+hVJlWe7N5*2jB
zE#ftn6ACc`p=&LR^Eq1+<zE_%e%Q?Dirlg)Vpd(A=on>Y2)4eso%Ae`6(xR4Wb>-f
zr|!6a=zXRmW=)D^=5D(B?sRHpSD@Dvn{ZNv82AF`Cp`!gE8gt88G_36*AVRZ>T2b#
zL@UmXdni}!Dx;elGqmT6>$V;R2Nwwy7uAxuv4(`}ks+wjLcR-T5^y?DzHCKZ`Kdge
zh}#Ab^~cW9hIKL-R!qR0l@(E%9U<{)dR~DPqq^w4@z;fEE<BMBp?IKN)kqy;<b+|@
z-Bc9@Ici92Lr}gmk3Qe4y*M+chKT06y2=JHKbVm^NB}z@hJV=Z#jfnExm!@Q)w?he
z(Od=0?kazVfjqyGU_ajK?bi}u3=w8@Zo8iLvC-&(w$0Zf0#wZtyzf{J5REpd?DI8x
z(L}BFl{D%?lwPpefaPkV7azKIm^VJlkDC%unSWN#^UpkGc8kngbBKKT^NY;;FrSCP
z{+Mq(ZL7DQAIWjrFtayEyw^w@ckVOpKn0(8Ggzt*13QM`GMZ}ZrNen%9Eb?y<+3TY
zcnUvh<fF;u^eEZ;`XJ!ksR&WZh1X|SlE_=CrFwr3<qW{#J8Sn&Q6{i*seKZ7?LG7S
z$x_vEd-{o#Ewb<8IB@0coy+mA!7os@cBu>1ldy)&Z$vjGvgZ5{qRn*&=#GER6fPtE
z0>vauJR$r7ePeN2YxVn4;2{zNaGTpH|I)x9j5_(gO(Q?3cv9R(=s2D-#8I>PIY1|g
zU0(VE&aRzbZgE_FgeG@Vq3sZVw9Y|qN)_K<lQ7BU&MDW-9bNcLLo$w16j7P7&Bulx
zu({pyVxPzve^7#INQUAaqrc$~)LLbSowX_zMBvJU*Hd!jAPRFT6I`FOrh!AW&i|CS
z|Avw2)~I*5NF!~b6W@*lyF{QFp;tK(ix+wHlB~kllEx&tM<REYVADdhV5RFLUYQ#T
zWTY^%$klkPNNcQgP39JL9*|7_0$sprsXv}xmMC;&oDo$6leWMSz&GTw>w50jK0m3X
zY>a&T=Dk_6zw%q9m2*0iu2T2#akPmF=nKBp+0X7F`LX2c{c}e$K`O;S@qP|xc=6&`
z(<2@E<gt3I-Wy%Y-DI0Cz2@pY2dl~UyjFRt2~LR!U{#B2U$T>-0#!4kTWdw=g+Mh#
zP)eacXf+YB2j3vk$MmJWNm!h{?+o9_RU6+K<z}Ofz3~=jW6Qi2^en)PU&E2lC56@1
zRpF}Vj*(r^Fi$6&#?e<RwLZdbti+Go`ys=>C-bZUs<%kQ{bPsgXJ`|nL3Q%EVnY~3
zvBSO@c`OGR8X^j70X*?TcSu|N`=;c^V|<se0Rns%69HRp5<Qm3JFe#qG5km&O#bMb
z(W0AY^bG0n^`|VDVn5BKSpkk4kjnon(f!|K{k8ZyC8%fwdpRX>bK*qIwwWVG%aos^
zrP+w`b!DHF=r_^@4(dG?7f3)mz%EsD^RvfBb8G_zi)g9O76~~D{F-7h#&9i$c=`<z
zoINt^r1U*x<75(hlgr1pG3F3Hi9L&lD>BFPgIV)O?Pw@{nIrEKCy7N<vvSCgr0VDN
zO;;6IRWSpzUSDkGAy*`mC$>E&;mXu@FMbqWPibQ#EX>Zb5aCWrsiii1<8*&--J$)d
z6iA@JJHx7W`1LfrM!JU`7{ThO@u1dg(Ktrc>8}`64d<`>Cs^n+n99nTs+&5K>LR0N
z`BJO4sgtLbVeu2<<AEgo-bYey2b`XdB{Ry^Zvna(xsaNhn=v1b6D?kspEO!TP$?)j
zA3-V%62C-f?`g&oc-WmgZc$eolNDo!GOggp$j%)(_1ulGTSKm3&a8zdWLu+1%^b%f
zqblp6bP(P78-fpr(mnY+Y&BIAJi#ixx2B!Awoi0G1phKL&MLe3tTFKw0Z=jy`2B{3
z#06oS9+=;1Lmq@I^(Dw^8J8qsy68U)*1wZx$A$|x3_EnZznrXAGxj43n$_oWQ4$E*
zkPDCn!G0q^(43J*&tR_45TFzv=#E0UWtDI(SrKU&5f7JC+(8$YCW+!wMXuot*TtVn
z&|Z>qcjcJ^#O1EIYIq<kV-9jy-~L0b+OCw+gL@6sSHcWrEwslKb-eDS1F29_bF|TD
z3Eb5J1{RK;&0uL(k&>IK1F}=(iJudQ7rWVEqTm;U^^%Zb>}MP!a+=p&Tq$M`9BVG?
zwV|}S8efu)!V#jelx2q|H^^~zGu);ptqzVabWle0-i&3LjV%mrL-BIM<L&6BMI?zv
z6$we}8tZP1$iA?ii$Nd-WRv40=;c-sF%pDx-1f^2h3=CWOp$Ti<3(oEQQlDX`A>bZ
zn&RbD9Pjw`LF72>+l4cZCw9YEI&TM|W)p(Q$wCo5-?jz#4HahvR*6z}2y8gdwH=g}
zB9ca3DlTa+`CpYOmX}9Z9A=A{C`B^(R@H(r;zo*1Zql!2KAo6W3esI|7YVlZ4ZN$u
z>A@o<n{{Z%6S0`2&z9m8&Za(igK7uCTldO^&)bl=DvLcVqPbFE$Q`@Q7M-M!W&Ehs
z9s;_)9CBmNx8oPWR#0&^p#a|8<iDK3G1L|ZO`M-kHNvH1sgdf#bW#8+KSB|=i$i%A
z77Z#IyU|Y>Rti^N^<h4-A$i%nVW7-=7i8P%u-;VCjJNinqS69?N@-1`Ke1C=k632N
z9heQ&)!{Hbw%rbE#v5GDBv}oV%ievw=TCKfXC)|&gCn;H%ic2xPfG1m0DzPF4dD3p
zN?TWn?pYk>l~VR_({jJ)?9-BoChm2?JnSc(MBNo0-yl2<Y4!RQc~><_nLr*NH@#lS
zT$F?}RpZ4dtOJlS%<Z!|FXt3OJoW3j{wr+VSOdD)7>^YGwzh#dA9^;TVmk*pZ3Aa#
z&S$_jaD?yw0a7ZP`UTp2N4NG62uvRUNHc)w63C(|xuH+!9J>#~1a1hOGfzKGwyU9;
zpAS_6%*N<r0z$s7(7|rK3+mn>FBLz(yG#=vzZXAA3}oJ)%S>RcU^@v3eTVK$4bw-&
z2FuetWVe<*B&Ru@T_v8(Q{=27X{8oB{$k!e7?f5H9VCR|UE)k$dyp&UZ7r7a7%i@n
z3J6*vNYaZC#)L6Q&&VeapRu>~L`hnuaUEP1a`zZhTWCT+QgOOf8s?u@`q;~H-0d1@
z7M^0abs$BS3zXm`OtM*FA7JZl?4h~68EcKxfi%Zr3G*sS@LbWYAC^Ts%J4*Y(&}&u
zsdH5ekzd;g+0>{gsA=;%TC|h<2_>*n;vwe|ub#LP>`y(|>%C7~Zx&d#LvHMf6bQs|
zM6p4DJyyx|OK}bjRGK_r`5VlMQp>FYFhwu;_Wgc=Sc^C}iywp`uVQvrUbb!uoUV-b
z0+mOz_KC_vcufYt9l;btbsXQmZgRc=mZOZ7sx)E#0+G_>J)r&qeKbGp^nRYCcoRkX
z7X<~#=l;p|;NnpL1|=giW?G6Bf$w_c7f8LSquHbz*W-@ovL()$8DmHfg8T{$_r*Gz
z5D|3UD?K&me=`@a6%H8265S||X&4?pO`{t;&6WYS%u=UP{@xw=pJjXd95dlPAA(r6
zl@iEr!VA0+{~jc$xNUj-TMlf>??x?6YiR1kIy6a;F1Xq*#}LhgoG({|JfKPF^^atf
z0{_QCF@%eJUbdUot_Gd%SLP#<rzqtnW<)U+FWu)1gnppK1tNp`!A~shVjEF!MH$FL
zFK37j&CxR+lXExJoys0#CYDr})L9n_%`&aUUYDL1&cAPV&H<NyDjPCmc)YCIttZ1K
zg*cPKg_|_ns#`~Rh~;U@u+)@0jmw|~339o%M@QQR_W?$6ko>Y!<(PG`?@{X2wPV#3
zJA^_*$re>gq(^-LvDr36jKI|ArmYITrb$k88f*0@&WwPnC8rNj0s6_W)N&Lp8Px>A
zK0ZtsH7L%8@dgi?gbdoAw#YRT{m;9s-;6PcL`)Wv!uq}7_CqzlfGlXFG2ThI2Qp|1
z%(C;K>c80I@}uw~?(mSv0;(PHv$s<g4~>x1YOJB~Q~a)zA9EdS$X>gBMdjFzm?N*k
z0*<q}$AKUw{T;-AXU+Ft{k!CRZEL8Ckl>WtZlUX%sklOjiI@%>rQ5F-FeTn7;VJYl
zl>k~^ORb$R4t8pjxipI9jxu9L0~0OG!xgXFHzF@<2(+_Etj3s|aGcHZAfEvnU@4l2
z9L6EWj?7e_h*5L|d9Ill73iE!1k=Y;g2B0zoP_qGr>7N)+;@T(9KGDmmzY~qB@D|>
z?_)=)Mw_@iAIsOQNmQ0Rb50sl5^D^480WaKH$b}Zm^;<QYnED7Qsyt4nD~D<qxpHe
zV%YqK3Qi-kR7grZsd2P&+sZsl9W>8xT28hz$rBBVdWe_pL-G*l`~MYh#IDRs>3Q0k
zIHhZKH$@=l*RlQ!VEE}4Usl=T5X2AG<d**zu#riy@2!23?Q*X&>UfhBOI5lEi8Fj!
z%ap9@dg!taK_>7O1fi<$cPngHt(!<Ik9}Px0AASu`?gloB-Xv;Yl?cCvAO)!a46{y
zz0@E8O2i2=sF5vKyAs|@F~H@Dvd7BX;+jBU5_;vrVMRi#$)>84@@hl%sx^fyk)U$;
z;`CvlHhh>-$00qBPYw64niGSg^+g%%UE|x&zk1{k__1bQl2V&*-G?df^=m&wvYu^g
z4Avi&Xn34+iIM6em;VJKpr%<(6W=ahQZ;go1U(UjO;aRn_dvc{rA@*aJE5eAazEsy
z`u62@Bwn|mobqPm34;}^67BugZ1HJvqQE9N!w9_bBJH&u-of(;Uu#S}iyxee9b0d-
zklk4~rtDL%chy@ks~RSct*Q!f*8D7m$030DDFBqo9gTRns~ykh78vPj#?%iP^+Miz
z>!jY(jCt^+uxwh(I=um5OQM)>cR|2GT1-Wu8Y%Q{Qvrr@(;3HUMXMKfima@LNtC=}
zk|Kpc$kO&bR3rXXacu4c+DVk{`RW6|Ku#P=QL93>%M7)3)u-B}n1@X@6ORSL4B~;R
z@cNzpdw^s>>wCGu`=mmxIdOg$GSh3icV%u-2GdXvxrv-QT<6e@ShcmuXhFLl64)gM
zvbkdOpyvV=;c?+JUJTllqCE+by|4f{NVWPc1;E@RdP%zx+(yV#YscN+9ofELqw>C~
zrJ3rJ8uJK<-;AXRku}@F`ct|Z26ns?u`%fva(fUW!Tt2C%emqwsd+NI|CQ}$TwQ;G
zi0?=4R)2v8>NpqhPD#ux9MaK#fs}w9o*>{53dg)~_T0RpHn?a6)lxNfuXdRRDU>a<
z2XxtG#Wo}Tn)d${DOhNQ?_RfFw*LafTMOQxZc9Ef`2*?U2ix!Tz{3O_X>>qq@EK<B
z&A-;aT0x~iMnd#P-K2^-wSEX728@|rKFl{$%bdiF$gI=v&pb$Yn?QF7G2&!0hD9AT
z+|8t?wJN@EIc_4aUgN7otK^zKKYk+6=;Q5!Pjb21BDG$@jJ8JE;B)5kVTY}@*E2E?
zipOf;U;nU^(T48&_N*VX`c8ry8c@U^6YmV*M&#>K?o!Q@rEk-#lOCMcuMn<sxb(Pc
z^3za$`s=Ais~UhzfR!-Zj0+=RHnb)M;ch}U`Jy6}7sMCDS9za5E78754{!k1d?i2s
ztrK+j?*3eN+~l6GDZn4mrAj&vCK_*ASZhf^$=l%JpyR)P-uPIs+cL5P4deTIES)0#
zEcNu<c~^_I)XkAV`RFu8c7#f-T=?1M4#){M*I75aFeXA}bmQUg^7i82oK)F<a_uQj
z4y#C>2Q9!1yzKRsAbP~TbZ^%=W1RQ?T|>hc@cjq*y|DJx!&@VTb?!)DR-XA^XXSr3
z!DRA<cqkbe>#I}=-wVxouA#%-=1}(`%K3)h#q^bwsx@NW6)%mGC&c#s2#s~3b<xb=
z_Z7=ALw8XSiaQ(=gKvfs!!uF9zm$iW|A~OSg8-NM0sooV9Z!L#7FPWt^<ng)W*yvN
zgsYX$<?cj2Fs7*2kHxAdw={>-`i2DZlJAw-gxXi*x5gI(I=ps2R_F#J=`kjESlX2n
zLoQvbm+a0J>R}A)Jlj8lNPGjeLHHkF^UQ}z5C@Z`elu}8e@7Qo-*4<|=KY;U26Ejy
z-B_mclA*A!wF>nie#!l52{@^A&hvo_zIlWv@uTKnAgf=XI~fAkE!VT96dFGOp)yTT
zZzZbUIOgujF9dq>I*q5>`ffvIPfy<H7R1&AS6p)K>g;CIq?JQe6RYi>Q=Ga4z0{4e
zfY*_*D{QmU$<%4^>gt41&?mFYn#RyMQItZY%=TmdZtWXye7f~QovIPc>IQHrc!K?t
z5L$V^K^x|t{B&d<cMA_HKJXe1{)Wl_7!7f=yhCfniFM$`qc8*Z+i~rWut7f*MAc;A
z0L=p`Z}pbremYH6!vtM1bIR^ox+UlEO9L?Y3;RbGFzkcsu9gdn>*8?XXm-BNXVjp(
zNjhVrr-}O7TCwYmeulVr8$_%hVWF3$45fmn)mu}wzRVFU-+~Vkonx0n%RGkqvUuu;
zSs%JChHZyjw@gBvp}kV>fWSied3xbDYW3qz(<5E<n(R!8O|2s*&*?LCecPBonA-QF
zGNsRw^7d64ywaem^Mf_>w@SvEj`MaeF1TYZz|JKaYqcToPL9L$l5gP0k7A0B6JfuC
z*CL(D@ucy#aBgilXOz~ZNGwq`8z=JmO?8lFN!`+we0ab4-^}C%LURdKMtAb@xH20Q
zgiHvgi=9#q9WKtrqixPGLMDI(VdawspqXT?MG0p|mZ47TWD_%jGI-V0INx3cpfs+I
z6Z4lGo$cOsmGHDfoBArcdMMmB5HGVvegl;E`-vC|=}sD?;<gpQMOYt!va^=EHCAy-
z7;g<n_i8F@agY?Yg^#QqPug~PBh`N)*YZXe=z}?2U|_?=Q47m5$}-GL^9D?#c2F%q
zxs_-lzPy&4FaB~xx9ulR^?rTOkG@lPKV~MZ8KX*pG{2JyXysu3Tq9T=3zQ-lCf6$0
zqSKh9Mz`jnu>$)@)LMVV3_I$PW(wbU51o-Yr5qUO?B%S&)r=D}+oleipf@HP)2jGL
z)YS`+J55(b2Ubz?wavWbCySi1Nx733H{&aE)J1l!P81TccA~%|_u<=%8Q5C0rn%?r
z$#q?+d_L<ZNnjn1YGhpXj~R_zjpi@q9b<7Hdi!W~0G@k49+_hV7M#L%R@l{As<Pd?
zGfe&-8?GDTYY*Z|o=s1>6r5{?9daHm#ErSKr%%<?VPv<o7HS!@;x4?wkqbrpk<IV}
z9!0K!z8xV-E>+pmEjO}kOpP_e+Y&xIx18FNR#-_jU;d|Cwr;veZLVVdNo&9*MHYlc
z7*GJNfFl?+KhYXQh~Z%(twnMmIBQekepTzfZ^+t^;~8PiY8Kd8I}SAPY2xKk%jvyq
zJqT5~TvBp)B=2;S^;3A>Q|jh(gvB1Y;^LA2qLt}YHXO#VlnFkM7*Ej78-)|{0Ggv>
zgb;3Nvd^7k^`aZXFKI4(ybGn*VA@Own0!Yh?gGb}8eN;9Ytqkz&<{l?Z7@Z?;VbQ{
zI?|z=znxCl-{vgneq(@$Pmv1ZqCCHwuGBKk{y5{%jGcRsAPj4pkJ`u`7(#`Gb2fud
zv<^;Bfi!#}73e?uk+XRD({?7~3>9d^l%PHo`j?!YKk;8@{FRAq97iH<VjOBXWnKVn
zpcY_~-uqyx((!lJU->KRS3Z#HIX}jDLOm0#%UtuVXjzG<`~4Q!9F`(&e+rpu0W`t&
zZ<+uQTEfKfg|9-h!p>iH09O&J<iB5;>lOZPbLe#5BK=+7DwV)^0NelWc<i;{?~SQK
zvId?E2;=ji)eU52`Eh5Wb_1=Xx|^vm4fX0&!=C|DNkJ7JL8XbK3mR<**Eju!8m|KH
z*8}eU?eNf>LGie**pl*WHDPNtC2LC>1FmJsjS)qh;e&|wkL^47+nFajAw_h|><$rD
z5&<n?vI#0BZQb}_q9w5henA5Sa=a)I(nJD{puiMJk0tE_8AnY_Sz(f%wAMz*P5bCQ
zp$Tu*-1Zxlq9wjymRkdFbhFrn#l$6=t1rqNWH|Z@*?MK=G--=OUyw4tyC8I`&<8c2
z)>V2R5m1WsuH)8i1?6Lv7v#TnE!G@oUKlb^sF}DJbfvYn!WVfX%3<(`U?&5zgVblV
zr{h+%N<D$=CyP!N0*hmUBoDc4v_g7pGc2YG-5V`gXBU35LiBNv?G~-*xW5G=zr2!H
z;ZlU@F9>>T=k}9aj^w=EY>fuR5<#+_jcrCqy3i4CoBV_HY&NW4nCqge!B6%g%4NUt
zLH=<S?Nj<6&&y5nf);2Fd|)qCd-#nnh>>F{T3FsSNx2P#_=crHGd~VQg7A@!b2hLJ
zHb#3?+$u-@GwAUHAP^h`4c(moW1b-UZv;f+rt{&+(s|bI$hP7qHBRD)${TR_uWd()
zo%NJ<nGFCSG7xsHb0clh`cv?P?+Hoe!JO?hH^t=XgY|Q|32~j%66^dQ6Z6@f&{D&O
zQ<_u&vv!lNskZK?ry^VyB%6fLI=J^ARcW{raGI^t_gNmw8X>}!5^qHFQRe!8Z7$%x
zmptjI&CfwsGjp~RWVe6Q!&uI)dGu}=D<ZE|F6`Jri%Rqa(&;oIRCp7M<(Wc%<<v_|
zS|W0cuN(6~N}7-PHoIs~J&fA9wie@4h7+rOx%){og7y?<LYlo(DOfDT0Ir`o0Bi~Z
z$M*WR@x@yrQ|lc|#qP0X;ZP@XMx2XLN!U8u+=91~W-}(^lpbvJ`E$*5PNK}NUynF4
zpyoI9V3Se|2$ZJVxLUvr!%M%y-3g_3fM}$=dM0R_Us)x;XYTEk?;C^Q5f`nw;oGY@
zlQFFtE)csJ)GhFK3TXdm3V(0?-+)fN43c-B*UVoXBiudT_K{pScDlf?N{i0_R@l>A
z^9$7DFW(q@EPt{RbWFS1bGuWHa_j@@Cm)5mQ4-@8G2S3L3B6JCoRNXOo0dUj9k_y?
z&hL5ftnTk`YZOc4P&0q+QjlQ24H(3W@kQZZ?zR(#!N%czObZUBbttSqa?p_Cl1z39
zXJo0)detXN=86DI?4^_j-D6As(xGvmR05X8l#J9cB>-IzPRX`&-T#m-)%SF|n?KuC
zkgSv-U|jMj)G*|j^{?kqi<0lnXKo075c7cbhW1m0?JM%>Rz;aJ#By&NzpH=ggJtL6
z--}7p9Fd-g`8|8RpS*H>dvT29y>Y`l<0peM@|R5y-;&RdF(Fc=`_5P^CK{?5h_5QR
z7~8S272(b=FTttEQ|pvHXjisxNER9y0Uhgk#P4hGAA-V~3D3Ki2`5e1RLb_BZ42qp
zlP4&?2DO1VBROYM<y4SjzaOKq=hctj40dHKNaW3_yAI}>^$l9YQ6dbc4R=A0Y#8F&
z2pA#BSz$?R<W7jHz~c!bT`ZCJCX-*WhCVjtX=|A$i(|`*Y!$IFQ2Y>oe9^l^jx35Z
z>_TWHq-eZ;6fo|dOh`O+ba`lXtu$%KsHHV9UQgYHd?8l{kh380Du{|Vj8gb_!3l9u
z(P})I39+d5<ngJm_Uxq0VT@Kvj25939cCYLj9RBdO4Kih=wifl>1=4b3z;ER<ekK>
zr|*btG^>bBvwSUKrouTS)-YX<$&0feAqi&=Fbo`l1#N7N*iofsg#{fQ$touXUk*uh
z&Id0zKx(V&XUE>kzA)7DD|$if|5GG$@44}qD5{`;cLQN@)L{zN__4OoD_h;hZ|w&4
z$s~4l&u!kMuAZu+tD5ynhutl7sWX>LG+IdUCDM1IoeOtTO_0upoefZBVdwV>vPm(G
zSt^gO>k(ajPr+heB5PB6*gO2uf-_di-K?T&DKZ!X7h{G5Mh<j-tETa?7ZmBr+tXAN
zmao5k^<0b;ddl~CXKEEfz`Nwoj33fp8G3yi{_Ww61IIpAniGY615n?<?caIDm=vn*
zm1%La6%x+TgdGVBlf$uLb8zp3J8*1#$*RBI8XB5xq*6V+<niu2{=Ot)01usE6qe&Y
zrY0W2VF#aZl#ql`4Cj15CYF;hC_BmftlasrZj{Bi-V^6Y=uE^azux3!S!%i{Rpf)N
zZGRzdMhG|Wyyc`5y?KN^*qHgesm!0-a5b)NyUvX=TirH_(haej%?79=Nc?{1Zo$NE
zLfm>i=Bv9VyNZaP>1s+Ab}-~%_w{-{jFowF+~_#zNQWBHDXbAvcSmrl4d=#5Q5cn&
z@|Q#^G9em3?TVSiuN4%xF?hp#@5!d>N24KCD?|HY`_{<UW)|_oCUO}&2hj)YXLWZJ
zJ<_y4rF85ksmTD6-g(PxzHLHn(<WxGb5J&{(br6clBo|i(sqxs`obxp;tOs~5-SRu
zpbfT4s+<->_mGufPLy2Gi1a;NZ7uJ+@poY)joE5V{UOu{gSg=}Oc~!;<gdFMP~uIv
z)iKk$pT0}R<UXz<z7Zs~i0K{{!vg@1puhik({@<WdL9jof@pPtIhI>VCePLH>9FCg
z&G=ynU^=YY4L%p>8ox4EF+Os))TYQ$TETU-C}{skjLuIQS%<k@rEHV`fvc<b%{9w|
zjJFxoTtJGGV|<QOQHML?a5C1mZ9l4`;zL%JRR2;06+xblheDpIn@9-rkox?dD9a~*
zi<)j{;V}+fq#76m+Z}F$%n>ZUwRb1A4`<V@A6k2wp2Eg4^PZblXksj0px%gj0G$r*
z>e2za)9fd7qL<zyG?25;50H_cg?B^J>sPish#rD#k`H4Lmn$^y2pRWvKKS>E4COVa
zaLI{-Th!Zc0v<ZKLIxd%={eV%=EGz#6zbgB(<WTb=9h{##~(O={+bmNUOnNK@i4<#
zDoi+$=FWV5Go(wsrWPM<&$&Vh83~=e4DHP`(GDmqAHxpLc7<utmc0DZm#l<#z-kB?
zxNksXCyxi5Ugehdj(Gjg7*NWi@yy`RnHEi0W&j>paLxL5tJq7<JHqu5Gly~@J%+4X
z!hZB`e{|H}{?1aqtg3(hZEP~9sJ>0@kJ+f9$es_r@ZJh)8|!bBWj`_Npw2F61;h|;
z??wz7`5^V>Ar&=6+qjaB*HKa$Y3I}$$cnZWLvSPOy{;RYH?I?=rL~oZVaUo5J~E26
zwc!-JkyHIoC$N6sc7Hzq@0@}6ziThb^k1+SWu#|jN1_uoGBYuCKw@C0|1TMg{`NJM
zN1_u3C{!amB)U(6il2-OtPPEj=p>D-OdL#+IDS9c|6>NDfJZ6lkHP34gVBEs@cl;t
z=s(}{=l}612L8mrpBVTP1Ak)RPYnEtfj=?uCkFn+z@HfS69a!@;7<(vT?`xm_D6V6
zugh~xl&dDaR;-L4d+}_e(p<ULEgoWR8zCOqn0c$Mft=~}1kKx(j&Fl=Ww7JP(~x5u
z7|WGagW1`2npECRCEAo2ea@!Tp5t>Kd(uce*cuwNl;Ox~_SU$e0?RSocy}o`d=|lL
z6tT6MKG-xc7xB9#&uA_~MseL3e&AozvhV!y3$%c1G*o5Y7i8H8=zf|NMeF6AHdpaa
zJYOkMOHt;tH{bt!+A&5+%_<oS1vF8ce~AkJkNF|}jW6GyXZT+ph5vt^h4$pdMR{cR
zMoVQAmh$?>BhJ^aV#W&izF#nH6gTbY`QiLtX=}Y*J{lC#dV70G04OAB9WH8&SQ|Aq
zZ%0sY?79Fe>+NQRc5RHxllWM3+%DOX;!3J-7M$}NF|{=hXBsu|TycX6Xm7s6c{)^=
zHtZLdR?ZbGO$bMS-}<R~W3mddemUE|&WCnrY1A=jWNIT+5RDBOSX@ko>v|(7oNpK%
zqu-?O$fhldZY`$9+Q;pyB~RDVTm;9yQI?dqis8R3GF_|R-kV%{(!v7f3H%$4hRrF2
z$re2I?-mo#83<eA$IO<QlGzQzcCKS2@Pxotj3q@cjC5Uy{rC}}EYdHr(~+Y&l|331
z7`k*HAuX!vN^gV2t75Vp*N$QL)Ac;*)uc$WZfjz(!z_^)^9KwA+sUMz8TN<l)4?}l
zRwqODYcv98v+Q#QE*MTj+2q4`f~-gW`r*!f+ZvzoQVi-~YbTxZi&)%0tMr^bw;OyZ
zpHQ`FUeM!>&Yh<{>ZpUd?3t)mR#*A;Xkq*N+mG1!hE|dF2;1`f2N1@V7=Mi@<%tsJ
zLutCIIn57|re9YXgOEA)Ct+jyNW)H6@PFFgICs^mdsf9sSY(2O#1tTm6+ylD_~<G&
zJx+1Hqe{3(GO_M)?BLS3x<C(g{I}EIpN`Z2@H4<1zj5!_=!!LSawAwvRIGFLnnOPM
zx?UN<8vkVgaWR150FSDQ>aEs725J+A-uff1zVW0*Y4K5L`bkfeX_>1xWniE2m;T6m
zf%6&AokgviNl;Z^)e!vr2jWQjQj(};$<9J9M}0B!Q4<gdgwIk=)1vO&;5~D@YuRXe
zl_$mGYQef7HQIz_hS?H@)bCXOCE-qq&|x!OMxo510~XNt7$k7F<mQVxb5Qp_O978B
zi_3uHWJmOvU8wVt$Ai!w>=qRYTCfjPlI5z_E3B&FYb^5AN0V74{irziCR~Zb_OGO@
z4BQhgTHi9huCxLXx|U2x&d`v{N`#%G<vw)zt2@b7sltR{(!SlJBABj*ejNJ}5G$jg
zIT--Ioji;QFD)gPZZ`}nS}=m9+`X*Sh7x8cZ$Gj8sJKb*R@yKi2z!UL7M8&%7zBHi
zZtp+*g6Bm^aL3LgjVC1ZCZBJf+ZozluCVEA!!$fAYm%X9a#~`#uSNI%7f5Dut|q_H
zk%RL?R%7@-M7i^Kz~UdI2Kw`z{{X;BCEal@9V|3OQ*zN-wTDHhGDqh%+J7ZgB=O)M
zyiCur8y=R_->pS;xX^O9V7a1U>HH13%JPHhyia4~?WM6xV2Th4^@|L)WW(nY4EMet
zsis1?LGDq{JeU)etAmwJk)uqq2l1E%$aQ!P`s85{%r{M_8HMTT7lN++yzm#yoTleX
z!(?l|RUjHn<bZl#6TEdKKGL@lx52`;?5d#63-u6UnT#bV$4_0Ic~eeX+b9AoEucHU
zZ%pYxdYNqWXrNhJQSn)7ta!bu(pNy_4Ji_cz*CGzi~}4i29DEAEg3gTjrH8~Z6J~P
z8Y_jN85=-jDT0!35t63Dq#z7fxqUNif7X!eV*SkLO_cZ<-eCW_oiKl)I$sE#rI9j+
z?kfjcqXPPvy>k~ks+f93iaQmuqTTny$~e0kZgk=P0)w34$vxAKL^YaRC@|OG_XnZb
z7&ssV>>>6;*f4jP+Q@3PDDG5c>D-}gw33A=@TsKZt$n(=px*~1PQ@doh*n@TMeqF1
zcS!I}21e&bgpi@IaF<jN_G(uEQ6?NwPcv%!DV3HTXV}>>UdakBWRLTez^eDAa8Z8e
z_2RP5re@rg^Em^cD><P5Jumd<^FQ$nN-Ed3BJ;ex-7UYHUa9Q5!jvU!-_7L)^$zW_
zu00jE2~#en<AKttIIDS5@q^-*!dqVnU8STHvR4@tE-z_tD?<rC>c+hbpA}%U6!Jox
zXR6zzMXk8u>%dj<tMaaa*lH}_1nI{<v)MI<pFv9XE<%RiA^fTko>-eRX9_GeE-ob<
zGfZFK+j>iJ^nIS74VLno=OoR!W&b9vge81^;h`{O_j6yb*#TrEF5%sMt(=pmckb?W
z8k%@=BjCU|{l4|<krQG%==-jl^@8uhq_Sd3{^WMm15b&dnSJOBz-c;HVoew$k*N{=
zx^toj@r5+1oEjEuDPpJJE4S?kTN9}0SH0@yJsOB;WvsHSkN<R|fjat4jDN%IX@4<h
zkf!lB4Iu<yEtQZ%;u^a$rwyDEkDB4B)cK!g1Og13#qYlC6tjx4q4CT0ns><8o4rM=
z?B-|EUH=}HEBN7gw@Ib|9dYWpu+8oFx?bro6mUD$sstH+HPxf!6L&LlE|WVw>Zd$j
zE4ILr8Qf;U4!eL9zMxmGDq+(?r@X~G&%kVU<-@Ln80nt&$vt0mYV3Bc&sgFfhk(I?
z9|M4Pux$I!YxzI$wVXIvE`AIy*4X2lyYtH4JOXBACf}WZi=$N8mIN02;a`HLxTx|E
ztce>d<Jane6$BKo*J36&>3P5TKt{RAPR5Vchi6ny!FF@I&a%wYF+tBXA_ux0MMpGa
z5@27pFE`zUwhQ%qACYkMoVmQg6+n>@#A@?;nb9p{&zvZx_k96b%&xyVsgFwzgSh;X
z14abA3AI+Po20HHproM^3|W}#Ov|rhs>HW))`j1(K+ezwA-#FgB)I;z&YSjGdCxZz
z;V?{6C2S=n{O14yUWL&dXWg}bN6s>wKZr)g*+`q#O4s@@mmQl^REy)uT}!JiAd{<b
zp5$_<{n;Q}eQCGR?^Ty^{g7a1Tw&#>9O!Ph+n1m1g``Qt2U{hYO(q18)J8V60oAu9
z9eX{d(leondsIBDOVNX$@}bX<WJf*tz4HcIBvN6orJRP=A&qs47-bu2dBt`RGhFs}
z=F?lB!>7@=a3cn5vEKDFrX~+3OAWQHr;u)5W`Yo=E9%Wu^=pTQL>V=vlNGJ{^YWFL
zzg|+myS0_;<8_mD*+@1%;5Ac)$>uV1S~J(7$LtnfUfTV}8HF&9Q}PCi!^5PlwE=8&
zIQa^ppb{RzT#QZ#-;(a3ing<#D1j_K;ddCC)@UScfuBd%C-VB^pHGC{PVWJanN(u+
zJ=Q%mwI5u;0Jss8eN7i5kCoyyKewnKD)2}gd&)RD2m>bl{r@3T{#pN^Z2^D2=fAym
z;hBbpYsrybO?8mi(R*8bTjAWK+0^H<fEhIi(^a@|&HFV!I9k(ezByoQIMfzpCbWkD
zQH1Cy70r(VcTi>QvadLK{;5|jNRgq-z@>yVdM(<w6MjqdxUbv2HrPRK&1|@Q9TGqF
zpvJBeyZ7^RX+=D&IVrC_$)V0NN&qMTq;^v{Qz@n{7rW59J7_&R{@RYC_4$qLqNdaa
z9YNNjrq+*Zdes3R*KsEF2}vIimXlL&R7yS`NR8Qpe_bO&V7EUe#TE=K(>hkFJ~a0f
zUrVunEylZDzZ(#CYealMkrxmzAuT>VrcrL6kF8D5%rBq2$vy44G#mOESyz#c^fjZD
z?4*9I>XSBAcC3V8`Zd?9mp#!Peu&t#RE=Yo5>i5nw9_NS9*1N_V=Xoi=Z}-t7P$&|
z73&$K>RA@<LDjFqO(mfLXcH`3cddz6!4Sv!q*aBI%fXab<ngp`$~;Rq(FfX|yY^y7
z@^8h&`my^8dIWa1p>t8%@#yu`_VR;5eGM226n$W%Vi?l&DGOFb9}31JM#1?Qc#SvH
zV5k1PPqP-u)X|#dRR_1`^-C+osx<M?7w;<PV?`4<@KGq0aP)R%4?3Tj4;T>3&I^hZ
zJ`goX@EAxXXyxNdr_4n@i|7QWx2X(HU1D_@0_J!n>3y?$+!m-~fgX)&dIj1=Yjfn+
zD-XePYQ#WVuj>0P=l=8gpK%6MGWQ6|xbr{H%w}xObNwC@OvCMHg^$0ovPQJBO2c#P
zD!Ax$&ZLt}@{XA1>Ps?Dpv8xJ%H;C|dw&<bym%TqNl3HJGbK@qRQptNUgxSA9=O;B
zvcdLk!_QDiH=oMIvFlWM^j6+qa-2@%wbbskpi%g^0yV#uH*X>P3d?fYnWW{V)u@z`
z`ux^@GRgub&eM}-<E<0>#n7kgSFTKAq?^f+8!zg#tKXP@P;2hUx%*WAt$^pjwvQ2e
zz4`5R2dm24{Wf&8)Tk|Oy2mnVE9H+~h8(4mC*<M9)l^@*4+gOXQ!yr0EX)VUxx<%q
z+GY|4w?8!|j@Ls{D85-p;pjk1v#K@rc?4zNBPv?p!)ObwFWlQmYVdpKYL?^QXXz)i
zcfO&{v%!HHp>@9%1u3e;!Rd?jRvT$+CJDo^7uBaQgBu%>ZGyu}qDEMxz8-Px%YV91
zb*2;hFv~QZg&O-xkShAQa8#J`%jBy$eI^wc%oGT@V7mFKdCHrwk*kChShP##q<%K$
zqE8CFEHs+VG#Qr;L!H>U`r@`qv*$wsqt5RU5aMJaf>zDnozqgBM16&o-ViDA_|OnW
zBRnjY^e&PEmaA_T>Dy+k8;lP9OrsgxFOZQYOscC1U%ZQyUSOX26uIZPj(y^7%1o{~
zeZJ>{j$PC(FafBwgZ=OLvHV+qmOp?0@18aPmz{~($}XS5m_xJ3y`W6S;gj_pHHKCC
z!k}eqi=;<NW&Gx*y#fWaDnkov$$OMq$URqU&TQWCazHrY&W}6cCJ84=Zs6?)lr6k?
zA8L4~R1^3H9XJ=H`z{)St)B^<g6&RCKvqzNAr5K3?<Eeuz~<>el{#5jTS{%vxw`&5
zn!=IIr(d?*Hv!w5x~W?bSy2Bx60u{$Td-umn3wv%Cv2P^4GpBE1PcOj!Dz~$aYjt!
zHCP?ZdsHtuy6c=Q(}z2L?WbjaM3vT}69@sn0GW`}kUBf@^aEb4$e`!;GYoy3mGB%#
z!seQm;PU=b(G#KE$h<sPy8@;t^~28bJSq42O3L_@(X;R>m%cXWvhkwpp?2DODMIHq
ztjSrFo+fMd+J2*}jRBd+sftYHXO+-IKKsx~YJ%B#jv@IPKhy7cc14_M{~vpA71dV!
zw|fSsXmOX4;8NV7K#K%-hvF98tt~DAf)yy*;si)2#jVBN-Cc@1g+lpH&N^4KW@gQ-
zbKbjoFZSi$7s+0~{gvnWJQlup6Ev@8lM#vxKQal!bB2B!CN`D1<RrDz5%xp@Q}xel
zG`Gi>TwWumaqkMuCXHmI_f1}`^*N+bBnXW=*iKMj5cp^$r1ybp>gU47+QLPshja1;
z6}kH|w!>4~Ugpuykd~1=HIr8{60>|U57lbIMo1sf8%W#anZYtdNd(mr&#H9BW`06A
z^I`@N8U)c^1+y*kLaroD2qOo&qc-!sKoRs|@R(Y-b53~kcD0<GSI$_BdCCg}zPDIp
zPAutcvi!7kMJRX8@E`Q0EVWk7S6oCW9DifQ+G+u|#6coG$@N-@VL4DN!cXLxsjl%8
z(30EO+GckDeC1ZMmcN14`{$p3sKGaKChEWH`_64}6Lz4LtU1doLRVEg*3ml5h}|h=
zJ_v2uy(*0z4(fj~T;q7Lo)7tUZ#j3mR+@Gve&&!d$vMI-g)MZ2RH2c+3LM8apwsaF
zb&P5?S&C{}_HxR?D-WGPS$9+<Z|SPtMAxP~?0Kr%?ZK~%ciwb=Ahcij<^0KhHqvZE
zE=%;smOaWS@0GW?86o>ELNbCd@MBxKY%0=4(zP@(GeFR+)@~83#O2+Q%)r_0)<oHe
zUEj)qLgW^{`mds*{`YgV(f(h51B$srMiLF%?#zW{_j1g?x8sO^`HaxEcV%z5KP}@^
zZlOJZxyY^3R%vz9pzZl7tRF~HDN`J#5a-tI^_lzI7fS<W{T9eC(R%x?_+e4aI+-J)
zayZVw#Zab;qk(R(A^3g!;os<;t~ggudl>0&!S~|W@@dUI91_gw5t7M-&Zb&DuZh7}
z)v0TcCKasPzkg^ZG8mN%`Q>DhN@hism%$zX`b(um_pLM)7O3h2f1$!?{+@V{!>dNT
zJzhetT(UeeWlc^b4PEWEF;X-fhWo%L^8K7}0mC6_BUh&oj^%!#iv2UK3Qb$A>ps(q
zUoa|_=9NLr+X2<W3h4mKJ~Tk8`G>x|_*c>yx22G@xrw41EwZJf>gp@F-h^pG&Bo$e
z8t>y1?gIq#sxq_F+U)B>Bus52HbF>bHzbGl0}ZF~;`}+wPq!&%1MHTBm4+~i#N9av
zLIuu|)Mr0<asuAf)3GNka7euZi<sYb!tJEJ)D61EOylqp4Re9}k$E#gpvk$gU~s>X
zp}`*jmNx#-glPc~_B2i6K^Ii2m#!oIm7^4@dBe=}V~>jxhU~}S7$fZ`zf@PURwq^2
zk4%#}8Y$a3*W?e&K5}ZN5cC=&y0^q4DiP(3azscarg54{=S=^|d#Jjt&KQ(H$cVlX
zl!ux(5kVNUi$prkzVf#JPNtud)}(psIjq0Kyt$dj`0a{cu14yTxF_GVxBaiau8XJ@
z#$yAv!KNd}3lO@ooxgcXOP}9gtH2aN!?8>RNGoQSIJh(lvL4B0+`BU*8#{4hG_{;3
zDF)@u<n^9&<cJ1lN!cfy??7$=!ig)I`b{9(?S}Jc!y57?M!MMze=uzP59TS!?(>5u
zeqAD3t@5bgs@?UtdtQq@mHU4H^S{c!6wS_UPp}m=_?;8G{Kc%y8PE4~>{tT^0a+we
z>BTbt1Muqvd6&SHrRNRw*=dkYZG|VOwY~QLjy8uXS4(knXIA63;7>Ee%Z?^-ldFmb
zccq?v6u|mJ)05~0IYjyG)VW{V`H#bkY-+v-CLB9(3VzE;3-bpR3{bdbRq_3Mg_-)1
zDif9%$YEjT>n3w0(4vLto-Mo6%Ir%qbgi)&>gx(Au}_nwbX5gHmK&AIcWP3+GB4~K
zqk%&*{uNBq&0~<QyK*LIUq@+4+98!-ylwlB@ZA_{hRaN>FNNxxRkc8jeXF;O6PDh7
zQ~<l+>1bmEug{-q-U|$0MjG-4>ayot0(H@NaAw%rX@ACEAmR2~{j}q7P^zhk;OH2s
zySF@@fwD&5ckIBS-SG7H(mF3JtFy|Fv=-%2+NN#3-^&(f4V7kx%NA{`>*k`1JLW$9
zV9*5skfw>c<S6Rb(Jv)e-*>U4N_#JH3l}NrV*)g_)8hrPmBy9^`@Mxcwp5uf!L8ma
z2;Oylj5d1qH<4clD30cH64TXMJ{q#8o6oW9XihaCR%$lx&GwzCt1P}sO<DF`{_I}f
z0ngm_FN+BAH)Mp3XfaNt)UG|D%M|ZP5Jt!uQ0z1`NL*K?b6mBd{$)dz|E{V3FBy;j
zb@j3-t?Ho$<2R9@*Tv~4)vh`7!k+FJd{fL0Ol{olq~**R;;t`4l4Je@AlT^5bgMdU
zN-q5!$wv7i+e7s`LG3}bW$~y4AOhfBjj3M&AINzNZnE<!z_`fRNVqL@^k6YF?Uf#>
zYQZ+7zD^8(QV+&r(9#9)$fT>giFMI(9ZFgbv9W*Xn_m^avI;Xx4?|<-^F)(bivL(w
z>D;QWYZB-`PDkf1t73!^Mot=Bhk{uS$$;5&w&%5E_wrXjc{!V21+43)${N!D0n}vn
zub;B6Wu7DV+f&z#Y|{%GYBxDa8t$#q1XzZmca6mSJYQze<H5^OL?$;??r0i;#z5qe
zhOS}!7~5XUjaIxY!=bJ-LOjVfi$Nn0S+%8>5VR`)*f$o8oquUKV$lejKaxv;1$db%
zgc!w6#K9AN@)q84H(h22GctvgnVa$1C8dPSkte<(Kw(TRDorhb@4^EP5T13?o)ITr
zI-F%U!U?uTjW7^z3YLRQKxb%NU}aWof{Kc+!u-dp(=pBJGKpMvw!G=kZ+J;z1LSLq
zA`0{asaiPGg>0D;{6R&V>LU{rG?vZf=Y!iRd7dGYnDSDy;YyM|S_XrMdbrP)Sp3{D
zXNk2`U2-lZXLEq~w-<$ZHzH1h)IKIbHcK?{$n*{DFy2>mM;`$=EEPD5f*P-v(Z~^=
ztj&0ya{HAeIX;7CrKYuY&R@LrQ)1*@CK3(D3ku|E0Q2+t#XSt)9VKkIC2w^(@8DHY
zdP2EBL=hf<WK8WVcWDDDj&*Y^>?W(p8j#!wna`=k?9On5Bl$Tm6rY;|!>cNDIk&r$
zSMpe;rRjZ+=${>toE`{6Pbw;)^u?J&-ZwwWzZZc8FO+_RbYZc@=y>0O&CDsvo?a$R
z&!iUx9YB@&WLp8I;JzriEzycad2>5-Pc(K33DCUkQ-L_#I)BG?ce|z1{$~H7xLA^N
zhn0a9p8n|~=0X8ca@6?8ds|^@j3!oGTc2~p{>!dUJqFAZOpo1G<YJ2TXmU*Hy=+d9
zLLZ965Ij?&mpn5>`<&wGsS%=xtd(Zp^TzU}{K!sfGUDuAiwfQpU~TAy@CcGj*1O`>
zVxm%tNcueIdJIc)E&pu#>(!_RTMmrQ8nwDG5r=YCA$b)0lSK!Mm15os%f-mr!C-1q
z6w+9}09f8a_I+{Z--TGJvDRol*SqsagDR>-;uO*zv=r=ABOU;Icuvo9pIWBr8`)nA
zZeuMLNSGy*0|EYDSprI)$D*s;(v3uKi$o6FHaqfk!X!}<DE|R~j2!ChpKbHz#lnTl
z8!mQSNaH6rRJuh1{fm{E(B`hM(fbv}sj-EIK;Z}vlFTiA+cd5%>b6E(-Qol=V|K}_
zWJTW9nj0jQzQ%$EEE{?I#q9S{bH5QquQ~dR&+0-x_;D=1L6#f_*_K)Le<p9JBbGEb
zU&UT7-VK~&=z{s=kI`UY(vzizf8|52Y$HZwYaE^TtCTV68VT$f;>SaFqu)mUgTy17
z-F#>~Y;8>%XFQ};=YJB#8Wi*gz@)^HQ>I7CR^Q+x7hrEWj7F*X{o;$6-bO?1QC`v`
ze}9;onv&ocKF%^4!1@oPa^`zjGva+j<44099|V88UlDa7cg91$ifzHYdc>O*2JwmS
zhpmW=u`a0G)G%(>ICrLQ9xt^FaPDZM=3xIn00toW+|t%3BHl0!&6{`(mJ$x-wO8@H
zD;3MXzIOO$YL0OsRfdo~1N$@HA7I1NQz~mLD+;wQnArJN<W>g~Yf<m0295N{?BRUt
zmhk4Ty$q-*Ce*{e@xn3^pSwOQz+19WPXA^9x68z|e(P0R>#ZN6_xZsS105O#7C6dI
zCLf2$vut!X0yS#=!(r>1KI!?3JM`DfHQm3coEu}dHF(CM(DBAA?$$J~IxDH{7$yG*
zz=1dp{i1X8wB=mM%BS3>EnCz07H0&E5nB7nKA_w}23hDPgBS*wa_(>(;SvZEOGn_|
zu~aSSI#(65+$EK+L8uO$?Q-+3Mn4|C_P1Rme*QkhY-GaJvoaw&Fcf(HhvHGORkiU1
z?2T6f!wYZ12|<g{8kRe#xYsMo{q#a3h_^mfX0OLJqX$h`6*Yb6LVM~;U40qsHE+iL
zR~3ul7%x3tbD36&8@~63^a+R^D@@y;;Dt32bL$LB>ndDdHw`VfrDRADB*-5aaT_k@
z5)VF=<#Z8xli-(22U*J1Ogpg{a&IEK6q!*f0;}*Se=%;<(iz<J6mR7p_A2?jwz1>!
zMs|02VG`AX{|5b6_2K{h94LU>NdCFEzZ7+l;M`?B1r6OX)w=!%kc^c6CHCp*$K%q<
zwQrw%(W<eT3nyERE$hF`A&O1dr&sZIR@F5P-woodQ{-17aM?P(ZoQA@X=itK+(rah
zeKm3&a<muBZ~XH3qZvrZ7Nj#J&d%eRcMl!Uv&h)cXz+My3U+I_<9q2HO!J1|CzCQ(
zJtOeazWIvg-8?1PYch=CF=iRtv#O_1vMVd_)O~rMm}JH(l$yQ;bwGgf3UC-S9PVR#
z19I}8s%NBPKv^h>*AawoGAiHV*@g&$Cmx_%-hiSg6106X%Td*d*o!ya2V+oJ$xB}w
z#GHlD{sC@%kTSm56~jx|-@&}8k)D%g@?z+X7<_=fiJk8FqMKk!pH|SC_iiN{7bP8g
zF0>W03)Aoq$Z?x1DU<r5N}^2}Z_6>L7Cf(4K77jw7K(vNyv6FlzC%vDo%Q2z3yo<`
z9|qF-XeX#7xC7kF&CN?og6KQ!mhoTxjqZx0v`shvx3{8kQ`*uJ1T&v==wEk|uO-=a
z$lZXZV~CS?^1C1fJQW27g!f%+bzg2lsR?G3F>(}wj@9krR=4xU#yNp<nu??ZADnS>
z2zCu7iIxlTqmK=(azi#}6i9w($yD+SE>@ADbZ60CT{4`an6=&X!L&woei{d*Bz8@M
zLb{gbt!x8_P(C49T^#bh8}xKGrJWAv#U%+Ed*Nv^(*CisT^P4F)=NJ0Yp~M@&al27
zvW&nJhoahM*IE}5zoMOLvrNR5=k$lHVqA@0Usp6(|8Hm;A4%=xej8A8<ZY%wP`zVK
zpjc1b_v#61hki(nTHp>>8xF<jy>jp5fCK!MPHLh<Q?6d4jrkzX$A%t5-40l#yL2mU
zmZV?(yt|#wbbCmjC<N>HfjbI$u7CN?t0s#Mqd;6FgWPaAjdYiiy|AihTsuo>F$b<;
z;_j)vtoHhE1L#pdZFvY=dJcGOnNbqxXY+Mb4zFM!C$^uKk0*f(z0(nTVqCwLD2tqK
z*-wVea$*#I>wNZK&o1w1k9$fqGH8K?2s-hVBqmjRnFR;L@$oL<wP71#zVwu*k9=5=
zR9ZmKSYeP_kZ~2};s%?~Q<Q6MIjqBr?;*WpVA*18sug=uk7gx1e@7m*#%T<GN8U`F
zZ#Y~6#->@_GJ^YW?o%PUUE+9E3|BZwLq08uacFYnFmwr4Euc8D?vcEn(aCv9T$nL*
zE67&ukNbeSSJVB}?m923Gu$$pZJM)5wrfiy>)zVQHh^a8N-zjDgjwOGVJliK%q;u=
zROcmM4BSmB^s`R+-5H}xjQLW9`9i+>JxL&Y4<lPkP?W7wTWak2$t%Tp<w1!sH@#@X
zPK~I#w7ynD(sJF5&r=I8y31-ECwz?{$S0vo(X0=I9f+*EVNI17H;~AnHvr^{G5U5w
z*<kzy4gCUz4o$z=|H$L6{Qs(Mz*s4n*_@V^DO_HzPfRXfSrhOd+7O0thgeZDhoI%<
zr8CCTWa&i94X&Bo5p&&t(l9wIX|?uX1bKt;^eHsKTT0|19Ea0Q?F>}eaBizjKiLfO
z%|q*sg8;Yp*^%`}C9ngN<wln;Hxxq?07ooO)Z)3HN><;R{C2-3NpQ2FJLZ6$;-LG`
z{D$qecJDo@D2lS>SmBx`0U$xQ_1t9Q6cm(-Oi|XB$4NCGQ}grUU7KB?BK+x`H+UK*
z*t?rYBspvFyHA8Xdwgwe!sz}3>wNwe^#fj(7^xN`y{OTidJ6GyfYK^GJs|ic1Uc2S
z?m{w5#3cPVPe6nyb4u;4sK|T?ATdx<w`#)gSEB^og3^N6+K6#iD#wvMK#4JqnSTq?
znbpb8!Fh2B1Ioi_#OpgENn83Gp;4QUhOx<P*CO;}Gl_UT)9z`5LtZ=u`T}srbj(w2
zK~0=D84Af~If`R7PClQQ&I_CG!|n`s1rIZ8m+G)_UXQ|>0Tf)*f-k|$g+olfiWd;w
z3s^FI<A{+r=Z<c~DN{pc)6kWF{NFcpf?vMOD8tG+2-Bwh3~{)iy{vAz-M##vxv{n?
z9InJ*{BJ;SP&c*!<`uKt4WHSKh(4436!PV-a#sQSMNMDso0IqCOFWX<v84QwUMRgx
z=DOUAWIFv675Zov#laf(<SqZ7DM#824Cn5VsP@Y2NP7Sm4Yn`PyuKA9dKKlzd{d)*
zVLTK1YKuX{wOdQ(U%Qc!5k8HfgCFtt-2yWIjkghtbV<R)v1ICVyydM4+Al|;#tJI?
zEe6Wi5B_3ldf*YCi5o)NbGeK4+~Olkqvg%S`UH|e-IMpu;=4(U?5Qc9DqU5Va<-l-
z1Hz}aI`8J`Rg?jq!L##XwmP$jQ^X_~ge1|Yw@VKbS}yaGu-ffSYq=hPA=YR5*IzZJ
zzytm0;udQZ-c=L5;p(X}ExjFw!!3@erh}RSe59|z^?U~oJOda2yY$ZO$^|!8R?PB_
zhFkvN??q6q-v4&1{MWd3D5e6@r#z(foavYG?<25`oOvj>5Kn!JL4w51<S9#c1HlK7
zl_z%BXY30eF<lzNM-!E^Qe96t4Q4ksb<D8n$%XP4BMcnr=3%JtgXD<D$<tlk%*gw<
zs-E5-W03L1zkd<CrG*$!nI07nuwDy@^M<`sm0RQ&$a8;{M;5cp-(cbHX80-ZR%XoM
zD7fkfGt*PkN59bjZEH~`on_F`NR{E~)$b%Qi^>c;yi#wCwe{R~I$LBZ)f19G_w)c>
zO2hJV@hMo?d>!ZSRw5ETJJsJw@4*16x@efoSnC-%;HKXJ<~&Hp>pWnRSZGE2<tue-
zyX|}C_e1oT7h}mb+Vv_9FF+%{B#}N7<_jqh(k`Ds(<O8S*zbd1#m`4LK9gRb)lt9*
zd5n0A%wY9`$gS=7$E9ANt0V7vZOLa;<c7eQc$-E6Sa@)oXZ1o+ia<$QZsmT~TiH+{
zimmX=?xlWMtQC8@yq2ngrMCum6Ey=C6?)Z$mr60sn8Z(86#(E`j?mp%AHX?GH6J0d
zQ_9ao&7=ysx~b&<SWnJ8iH;1x3&heQKekSfG%QO}fXeBlF2d^Lb_w*W!<tMJD;S7{
z(Y(hu%T3ir$Cm)J{*}~Et44~Y&WGN^1s#KM_bywY`b>`VXRGbDM+?d2^+~EuS3i+*
z>#ev`w|OOPV#|h!<3E;q^(sqv!BEeSQ%hu`MaWUJ#<xP`hdJSbsF+`kwU&61szPU<
z_iIJHCD-#ETwZ&o1-^TuH=@2Cc%p>>&!>V&^2c-BwZ*3uF^)6tnRcl%zI3}9DT44c
zf$6%28nWe}G9EYsH+y_~MsaOZZ8Gm}5R$zS<c$j_z4OLh?+Qtr@BcovCJ+c@|IN)|
zyehUDe|c77q|eJ5L_Zx}5cSbVD5-bBWb1Jy#1Cs_{}0j>LQ_Ns72Pn`XM_~?tB{w1
z)vWt9B@1eCpl)vcX#ZRa8n(Zjr}USQD&bJ<ulw8%^~usjAnBx`Jx6e<oDU9W3}0hz
z9NT{iN<L+uaaYeh3AwoGH*Q#BdH-a(l<XYF3k!iB+AkFUT+HqqbCl3e5RGMp8D4jH
z8;v!B@2creY4@j=OsK;x*NV-$_Rzmb94oas+tU++Dzm$eHK_*}sLNv#Gh?Gc1jOU~
z&Oey-Qq6LrZ1&IXf55=h<SPjDBm7U2iVsqM7eZZ-<rrmW(*oq*&EZuqR|f$-^w0!n
z-g-y!P20DL*QzBuvz}2+N*%}sX)gZW;A>r!I#%+=wRP<?m0jQ73x-dDRc#+Bp0A#I
z3vkCZy<gxkY!5p&81Wqc(NaCgB+c*(p{q7f_0W5*cW+xd;=yz$@^99sLh5<iP|;^x
zph3UJ<J?!anclr&Q|6PZAX9C_u0XNMwMisbQ3cQFs=XW_O$C5=Gl<+xW`Mlcn9sp6
z1jXRQpuX+5o_etF0aDI8@F7!`hjHj5zQX0+zeFA0j;CXKRUk~TFO{4CKz<n}Q)T%n
zKDhq7w8JCbCY%e3i2N-#D7%xh@0Ir3gGRwjXxoMRnEdCIn|;LgisHq;j#1K*DGlrl
z5Bj*@T^W&F=(x<j@LMLPqjc422Bl-K39h~115}=%3>PbH;~!waLHY0gJ=`Z<S!D!+
z*xR`Vl^hEpwV&-tW)PW<wn4Px2-I70ShusLJmfT998?=l5aZC}IO|A}_RN|wu?~a*
zqz%6pT7rF)CKjHlM~=yj^m<Y7T(rQ-XJr*%?!{rgD|fw<&7@8%8qo;vp78X<g0R%-
z#ZcNytU2ha#)smiVWT$=1p(JMqe`;+_TvDLj;Ywt@Zaa#FS@M?1oT<w%bf-7U1pB_
zN*kj-_$LO;UR%7~dJjd|e>Pj{`9SVcZQq!$;#vX1vZ+>K$Jsj~66Du<Rq4F2tZ|cR
zipU?!*frk38r7hWPr)7jj%oMuW0cWkX7EjI^TUM<mizjV<okHxMd9<8OY#*ay_-eq
z*f&@iUzFK5lD%}=tZ5irxU{RZ4D0y{STZzNP9{G8uJON2?*4#&)(!cEV{W<Pg5ev{
zy*I65#~M4B#(<#K$#WMZ>*V1#en6$KyxJxv>N|i)Dy|`F?c}}nd|8*oD&wg*%$&z3
zz4^V-uz$3Qy7Uv0>!_o4DgSdBYsUC;vh4CT3K^d3J?u_@?uV!DRly4k8~v7{=+Lj^
z1-nhQnCLPKLbaadBMkNFeeP)^0{W{!E#A*UjA8EfG%|w>DisyWk&qAy%u-PHB1Bu>
z&3n?cH>Hb=0tQ-Zp!$a4#SZWqVxKK&__fI~kq=6mOeA(WXkfc`-;+gHB!^qSYYHvU
z60hu)HD#A!3T_ydmHp~ERdIyn4fnnK`{8udisn`LuKCTNt`fwt|B6P0O=r@Gsb+Zo
znPygW*e1Y0@u4wu1TZY)EtGm#u!MB+(#(-8+mP6w3wSrPVKnb5yjT|T;x!+z$;6$`
z)ho-YFmH29$y-y>fa~~~tRB2`Dhl2Pr->A3z@R(a_$i+9U6|;^+Hycl3=7^Rn&PRm
zC=d9=?f|_P&MS(SEEN*~t}wtI0L|iS^fpPq8WDOrbl0`$nw>{^T>`nG!a@hOb06tM
zcyTH~p%UNMZ;jYIpV?C;Du%xHe{aao{7E%i?!6b9nY>4{_fu!1Ol6`8;r?D}fl6>t
zVhHItz;kCwn$IAHpRN1SC#hWO`uvZ;{XEGu?(g8S0ux1w`B2Wrw1aK2*wNSMG7Zz~
zAD<PV-Sopo%uLx)_R92WSQMZg%5CH$dB$3@!)5e{C4@>(b#E_qX$>X_1{H)6m4B}Y
zWuhZgudr=$mpj!L35s+f%}b;dNBjqX`|aOtCuUfil5E3}u3>cc!iW#-(r@c|CD(Zb
zBXKT?#Jyw&<$;D|yPfgYKjwbU5qt|&#&2ehz?IO6TtV0!SM5W@2v&*tH~(Ji9yf89
z-QyeBcVv!lZ&BjDv)cbK-nIk!FloE48OTg=9+_c$t-EK|A$4XyS0IH7sw%Vk?@IB%
zqEfW5&&;T~zcx`@D(dyl2tQZ+9<$CGPofY8C3n+^bV<At->=Jiux$JICcyI7?q74}
zBe0Uxj~CXn?IGI<E%hHLhu4FE*QPTXaq=E`EYUn@;@T<<T0D#N-zjF^UNjAf2^_WF
zR_n39OfWXJPdT8^<k0t%A$FIMtg<e@*Bv-96(<zH7|X@*jSBwSdwFhty0<$$Y^ek~
zU}=F@ra_Z<S?b@<mrX};4#7hPWZ+Md3%o?fim}=W`%;LF6r9RNBCT%|T4f*b2Tppr
z{|dX&r%Ka)$ZwCkf3Sn%PW|;t8iX)u&Y!uN__ui-8%fK<{{wJ4eAW*GzE&p=ozl%W
zX@>jKW{3nZ@CA*StK`Lq$TU{#Z_B5uh1jx?U8Tt=+G-+`6K&c^hR4g+k2tRz!tO+@
z6mW;Ski4wE(xhDf8f&DDF?WM$tvvq4NEn})=giFrd)x8>-dP5TS4xW3VWx4W$tt_g
zw(i$Yd^vqq`G-aH?*+@;EkAh=&KkYL_ogff>1ip-V}(3V&eB=@mu|Y?GO(189RaEy
z-Vg7?>-^`8#&)%u6PL$WU+pPg@nZiAk&U2pwa@gI-pf9QI=L4SoY-KvUPkHCxjHT`
z^YwflF+yT?KiyfT0_~FjnTz4aM^hX4xyBG%3f1WjCTiBkkEaw=sbDA{=H$pbJDGyt
z9GR-l13pyX7U-lw@XF5F<-fg|5Ppz@PQL(kVL(r%1sc~<%dAtiUYg3=hu4dWSKA8l
z#5!+R3g>H(kX950{GEtrd6a+(jjzugEa<jR3rO#m#7SR;^`71$&y_EdI&RBO@4dNO
zV;J+X#(>aLWs@aF|JsaxWz+K~Liq9`KN;50ZH35JthE(BYuzKs1x_#W`SV6aJL|>y
zY3<4uo6+|oV*VlQakr0<1j;KrZT~x&<Kdmp8leQS5v%jY&8f{iUbp2d!@An5voqZx
zyb%aT!-3X7GnF6BKa{yzfCb#Dcm4CE?_9!TRkxm)YH)coK%aU<*s8WE%@9-kT)_+E
zJF*Ub-6awReV0oA604|intyZ0KMMaC344KTwQzIaTKbOK|DEIg{-G7H4`w94LqdJ-
zy#6GXGX|XHiS*^AB<HLAopVTpDTZkN`esUJFK8QnXc<y@s1vVXn%{ea-VpOjC0@r%
z;&%Y^s^skD+GujKz{Gs@nzLBu)LEJ!WgYapM{Xf9u3~gJAb#Ocmbax|4xgcUC#T@r
zycHGit)ODN+~OwN4;jkjm`#JswexNb`aW8Fc>?Tdc8z#l^x=<dY9&Yd(|=!VeI*)j
zq;6?vuBAC>unXL<jEiZCbQcJRe(if^#YK3ycB1nOEVnP8ITq-SgV{Uml|EOhWuHKF
zE6Z9~q{etu=*di`%~aeY&!zpVQu|HieDqYl`AUc^NU9t}o4iY9`os0&P#yo8-bc-i
zOvNkGG;{eQk%o`-J7*{7lRZ5>{#P>aB)YRf>{ix#ZMi;8UNQzO$J^bJzr_;GiBL@;
zC~L+azb<6ha=#?rL|ZNEkBIshKGNXq5n>Jm!To5SU7l`YHqlPr%&uXab+lsh_d$v!
z92ysxvxQS%CeMv<Z&c)bUh;wn-3TniNZnxcj3DS$l3cI*UB$XQkkNUF1W3&;y!+W;
zg;VK7H)wPA_lbm(@ElBB$${BG;<n0IvzO*pqDB%a$ZcCB4i@^PHR})s15?a6ue0SW
z75mvFmb}#8jF9xPbfauz^rWmYgW!&0*t8$bS?l@wPbayU3H_Wcow_}4JMJ)3ojHH~
z+UBaPxw#3<3Uo4$1$tUl0<7ezH=*018W#!bzh?GZE~=+j-uKa1I|4nR-sk{|FMHJ6
zN}x=vI1H=(dW46S75}|RxknJoHQ95+*a+o0rJqvu&t+-i-gVN2_SYatjdOq~<n`Yc
zlK@3_KuQ{)K^!J(H5@3;4DGI|-n_)%d5yKqld7IXUU5V%$p7kd<m^ioU^83GT1Y1&
z-a=sx1R~+vHgA$|*>6#C)iRuw6s`^Rxl*o+Ojb8ozE3Uk%IcoTtw5!ziFJSYq}H1L
z$ZBL(2M`21;eI|#VJVDy>etE!>#t)6+Mod^xN5vyDURQu*+K%J4B!L4afc3>4%q5h
zCQPGzM1iP)2;VoK8iGVZlDqE_oA&~hYlwE6GYd@>!tO)~9eT`Hz{;mlIf*WI>Y)iy
zE<>HzYvEt-Tb4&FJU;fjR-0;eXasyD(ayvgItsk2kyY{#!!*(&g5OyP*=fYcX3Qld
z?CL0q`;G9~O7#*k>7^ruV35!E5mpI3jkWbKK2QrWE#`wN*LNE;>6a$r0}?U<<8!0u
zJS(|rL6x$i(<{c)t_4F2r=q2GWb__{O@-`$q+f9p(tx06+&&pXo7Iw~z1x*1wp2Zn
z*&ZUxuGEh|T|Z6IPNaAK-9FTP&)TlXqu9P^oo$y&?)uOed5zKjZ#A`c2tcr4vPq2Z
zV*1WeXRg|G)}n0XlR#(6Hyb8_1MkG>E-N9JppdCTsbmuOEs9w4FNjP>m4Cl><uE0w
zXStOwTXv#YMawg&8X==}QX>NCo7nwLfJ&6r>o?GxV#mj4TN*K4D+GNasb-4TRR|@e
zH0+ykA)#IfPW%RQJMdT+XO*BQxE?aq;LWbl=JVE+t^Y;m%Gxj$Dj@acsb&3yE9%vc
zBKowYF8V~kw?z8%6e_%QozI*bhN#{6#%~DqIdG_I>L+%WEqlBO_`G;Sq%r4enLhQ0
z9*>F^!zceMB5#S?zM!$-g>D9r{MMM3c`A!TbM6U$v%`8gg{7SGTGs}Z^w-Zf=YD0y
z<ZXxlLL=}_epQS;e|<$CF}Hjlnk$3tY?ibk;;9P{84Yd-$kJnNid9#p8>YuNhVIuC
zE5EZl30k}P>h#N*Sa<0kgnK))T+q}xSkhfh_p9rt+;}sdgw*G8CY*nDW~ob3BWbw%
z-=BrEEVOziTQgoB;#R7rHq#u~e0Z=Cl#!9I+EevP5HzZDE(kysiq<LrEv@?BlvWuc
zg&#*kxXnfq)Z!3)fBqE&BxSHId#+F?iW1{65C;E>md5e=;O0>o`nKigl1l<sLB0<#
zmgL<%C!6N)ovm4=QnR!Tj+I|D^NCcV$IpbnaDLeoQ}L1{ZCQ{R-N$>`25n2V04IeL
z0&i|xjOVBasE1ejqI<*%N9a!p@a-}T&qYpMsND)@e9Zz8uBWjX<k|-=ufI*O!$AdL
zP+l51_Wh-F7W>IO6pmMsL_y9{SpfiiL)mlzfKC9KiKzbs9X=cv_*mZIHC;G9yZpn9
z^~d>2jh-W`hI5Omh^&=hgpxO;{@0}MaT3wo>30W@pQ!yrYHRMk14eSG^Sw`RW;}CU
zOUmoV0q8Bquz<5rT1mlv$Jg!-AH6y%L%ATwq9#4_{+6wL$F~{9zv@x}Zvr`4eimMQ
z*vfrdYYd7zsNz0=&DCvJy=ijJBDDx&<Iry0$H>DwM8qc{?B4NB#1FYgk=<5|<yT)}
z2nW3}H}cqN5q1px^`nqPlla_ga)Da4S4|3Sz4`OZ;v@nQ_;FrFRxQ^RZmGi7+>_F4
z1g>;RmgXf*13vqWiLDP+&KAw(3J&sn8L@#18Wh%g#5yd>*jV!P!Vkw3v=AKbPUt>~
zKJ&$TW4OoZtzX6_7&rk3DZXPou95{VL@)O9zR+ub!Ho49!(G}DPMSfm5ad{?3UXO_
z7sE0D<8tsGEP(baq*%Zc=Vgtn9!XayZDXn2;O-;~dz39uqO!V#4B9+>Afjm~+^?kR
zJQ%ber8|m)cn|GXrosEf<-)wgng<AzLr}yQ)966mO0WRz4W`cWbP!~|@HkfkEsJ0a
zHQQGRzLsE7Vwx8?_0Z6DRbFtgLw=mQjC{9InWvmBI3Pxv4sQkY2k0Nv=h5*Gma?LZ
z*AeZrjFVXO$kpSOffAO5=+B&4eSnFPtT(eyaGEOHNdV~ve3VcO5y}`*0~!X2-G$u1
zWL>p~r76I~Tm3WD>R5=K!3(=pO-Um^0<Prt>=E7i@?zRz^qNH$si!%WmvU8x!$v6(
zIJc8SlFqBRr<lAMp$|I-M(h;c)TT-Xnqc^6mL_hUyYw%mgeV4!W8r=NH{hpX902s7
zaPl>)#bDLV81PVRelsgB`qWsz{6&@dG@sWTaFXxV_%;j(RsnenndVT%S||UxdU=8^
ze^UdhZ_S){&5N{PO-?{EYedH*O}5JF<4e3q9vzxs=P3>piqt#IMr8KRyr<m*q?AK9
z2(z|qzqSSgU5l|`s_0NDqAVvqzUM!d5R|Ly@VF&iv;C}*VatPf<<K84Go7?JG-ek#
z(1$_n=AblnsB_=bN0(r>oLcYI7c_faUq=d-sCL%%E1eKLnoANHLgOnBvUf<?P0tBs
z#mj>x!Z`i6z|=Kh6DJrQtP=<7%VC#}Im@x+kvCVRZ16cacy{*QBFSndIM>ksJ`tN9
z+Fb11SsIDWZ<rsRw=g#6k*l{@mQnxOcuDvmJZFZMZioG{qF$;u{`-?dt3Ut-+vX+{
zf@2J5Pd=`2)rVM(keUxoJvg-BYw#h9Adi6LOE)nP%K9#mLWTGc?VSVE)!t>CxH4G2
z(=hIW+0N@gk;Bch)fTNc6dGn<ko0_-LIy|`;B+;~Ripuuj63J<u!_-aDq{`|M6Zwh
zP_Qy8erPiFlZf+gd!nl`GSG5v<cozoD8QN}59z(UUkgeT<m?=?Za*0t@zGh!yq>^8
z@B;-pvD>keO;~0F2#O<(PR~|f%J0{avSDB&%!+-x;0&;sWmKim+EBk{GWGn2Vw6h&
zz^j7MH-4tbrz6Ff>K2&g#2-XH<dBB_U<~^QNtrs&cGRxc42B*f>FGRA1R<f)Ir#+x
zlq>~#gOf82f1<lvY$SL6D?HjoHqS|fQ3SpaGYi$DF(1cQ@tvz`R^CyKnqb{vLo#*L
z36p+GP$6nmZiGftg&+zJJnR9x_~iWRIyGdjDRQ9<PHUV5`rHKxYQBj(0r(Aht+yV_
zFlk>TcmJ;EHSTO$pv}t~W9S%GuPuC+$Sp|PR!8aiVzVYR937&!;%z7GKjwH8T%Qw$
z_9cZl_^Qg9ou>cX@l#jL?0F2EPy$4u9GI@g)5(FI#*-n{8a&6j3QS!P@d>~sOgp#x
zf}Xj*mB=n}xE#kj?;P%8VfcpAQ_@g#O{2(QMuY}Yt{WBJCO+mb7Tn@{jkc;npR-vw
zkedc^rl<BQ5O`-z{*Y3(VklWd_+C1T8kBd3_{uQRq?LrWc}p=E=-{VzL)W@reP8(x
z>8|hzFC5xkVt!O~_)~@ANdl0rn+!u6^J1b9Nv#h2>6uckvskm3g?w)-x-XsjC%ZP$
z6NhF<W*~;oHd5Q@vmM@UC}c}2bFSu=P|z6pt-zV>Dtv_t+s3Q@Ywk=0_@<PT)oh*X
z#V{@X$J|doWvkM6x?f5I?VB7rC1A$OV)TEDzdr@;cO3WJWzNfDOu1E;HZ&VGn8mX<
z$(8P=AJ}`p7%BANDfrcffkDm4?Y!mYeTx6K%={%0(cWT+zxXZvLTjMqplP7{bl(=q
z5CI;tDgtANcX0D*X}_p0v7EACW8vZ7{`YbY<s5L;iO=0#4eMWe+x;;=u}l1~Tw=c^
z`s4`<VY>np(c2cfDzCdc7nk|H-tCOfMgM4-LX>bF(nj<2qMcjPUDBRd-tU;C+8WQX
z^8?D6<2sWAcADNK`5)H&EckIm1yJRkY%K}P2zaJ&ed%djAr6FXx0n4ta~=%1y!G1K
zXqwJ`E20W9o&U3+hvL|h@?Ot_tYls0SIdm8Q&dF%6#1&%8J(TugN=0*$a;cR#SoL=
zXimR)bU4vGKXtd>sK)Y%7Ay>R7iJ=T8{$Xp_$V{hwA2d~3WG5``&?ag8Kqx)P2}CD
z_m~dEAfss45;I48qe5e03h3!S6j{yCvc%bGy1L*oEO~pV9a`g4SGUewF(XQE8vnnd
zH~s(JJq=#v>t;))>*l8Bip~MQPOjTs;i5A!i@nz01I2&4Ox#fxqsGDuPaq~o6c9jp
z`MKxd{Qd2t*vU%%MnK*U<LwFKiwk7NRz9WFsVT>qUqY0L)>je~3g&kgiLsqHvwJ8;
zYJ(@5ppQXszvynj{P^<UzaswuV2n0*4OVTQW1AZ<9|o)owLWSf(uC)Oc}}L4F(lR=
zd)b{P2yAJFIzJ|6lyBz;9_23W1%Vufczn{&_5G4G-IV;TUoC661WI)d^ckU(w;P+m
z-J8p!x*pBOi=PXAEo@6>6ce(*WLD4D*2~p~aC^x5d@Z>z*y^@g)*Qn|0PLi&odt?9
zo;X2RGfSHVz8gFu$HA}zJ}z(kxdu+ruK}#@t(8FDLA=;hXs|0j*_#b<2qJMp4MQ8b
zmB3p})b|NWzGnDKIRaBOFsxv#{{VU?NL@_TOtb<X;n>s|=7jkr{#Rew3pe%7%hmk0
zeynHYefz>{y&#5$c1>i)03o_^NKGK?6Ew@rco6PhOIEGu?;K=(C=&VnB;um}s6GFd
zzUA)>EnC>f3);!u<lu=Wl=YU-sg3~Zq@I}Qt;nDE)g@zsy5fNy3h*w+Jb=b8x_6eh
zW}K_rVHA#`qviN>MzR!qJ`tb}C}-KdEd}X+XFDJVj6alsQpcP><g4r;<avzgwOQia
z+GmGkv6NXdHlfK*<H5Q#*2ay_LoZTbH<`yRwWgEZFVQ9E`o&muby%nBcY|g}{y@rS
ze-2<}W#Ls=uNu;8MR#t_dXH*h?l(pgs<X#|O$bb0c;mb^Go_4{tr1<+zkQrDdN;G8
z-JV1iHb8N@PJD6X)Od8}tui#`p<7f`zq+4judB=~%Mj#6h+2#W$Q<JvUwl}DQp$HI
ziyRfOwrYWfJU9s2cSQOob|?Z%B2=1w$$fxu8COo|JL~2PS5JuBf&?j;BM5<`ClVm&
z<j)A_(jZE<E{Q`EST!A{Z;g_`9rWNUFZJX~d^x#x@qBieByBL99hTw3OGrRZKUd|y
zs%Qjca5;_QIl-lHznj&`EQ2yH@=H`Ty4z%E$l@CrJS;F~%sR=^KAM=6Gb>5-`OM~#
z{()7n^TsZ%ui=VuF+?DiAoEvhd#fyY7xIUuVhjGJehCWEYD6-S3APUlJjdPXsi)?i
z$@Rgsv$^GNnj7yY5#{w_qFvrffk>_q&4Qy#>v&D@07YB5i;>YQH)et*6xjf$r<I)6
zplKO-_wXwuXUf2rBAbY$dgdJ?)y3Y=RLEVzH?bWFk%XPslm{O=Y9DY)rTS$-*A#_K
zo;aG^<4C5EwBEE2E*vv{dlLe4IpvHhm|58BnG&|^-$0Qnwlazw7}5*hii&Hy&)A+K
zRTI4;oDmU$rQ*+ARibPITmiznm~ZIyy?(KaNcs+u-+rGFtv^OUDUzJ~kCf!cA)kqq
znNf4k_Q0;e8quFGG}ahCU%GIO9+5Hc`oRehGi=|1bGZFl6xM#i<7VOJ-ks{lFfKxO
z7oqgTYZc>w?K&oXO;0XF|F=H=dSx`(E*^6#J%zu!O652?2m9$hq|W_%?4a2Y+PBd(
zvU5jUo|UQl+X8%LahOqwHeU`R1jb~xeYX~z85^h{=YIE#O7J<>E+1e}xU-S<+kT9)
zi3bva`{c;`m&mJh4GgjyXpyANDS;9m>}$<fGLYh#Pz+a7@%cA`%C8LMhCnwIZ#8Fg
zRx51#{FXl=+PMc_DXUZ1i!;Nbm`oo+d+<$}&~C)d6*+(Zk-#myuv>sQQg)QmO$h7=
z)Csa=tfe{FlTbVaz8VkU6Uxy#>A-gOH#y4jO{bw{PPI_#%l66xcq>cuZ(gGi4-D_O
z#=}3(jM#(bg(R>=l6u~K4Uy0r8sbjm2cQd#E6Fr<2j=W$9$N}@g&FMB5%uocQ3w)v
zHQ!2yi4OtC@7!eUp3i>m{WCuULyA60IbR<i`na5TU%eX`!DM_g68coWYBt*a&Xp+7
z2ytjAYAPG+Sh{RJ=7sgcjdc8D04U9j=9Q8b9uWXwmsh7dyIr46Ew1~)c`{$=WGcg0
zVIe{KK<-CCGr{JL1oFoLCoaGX8o!M1k;#glde-yGP~^<|;)k1PG82iRs58xZ(kg8X
zILZWcIbZS_spjzA55>nR>fpNV_{`&_Q+f&#y}KFgWtAPu{*2P7;`<ZwnIhVvUEu(u
zc*&%;f@)__wR;J)v07^WT{YsB#G$5I($LTjh5T2+{C4Q@9|t%n3Brj!$SD$Fgt-q_
z<Vdv3DGrhvf3zJcEa`fgb?t~-&@kitH*`TDDqfA=knO9}kl>klW3W-<lgt#Yir}SH
zYMR&d=aRygO+vN%sfui0WocBu-&T()T!wb5*;iFu-oJF2{wB^PFfiYKwNC>|mk=LQ
zWZQj!rZvVOqI)QLN-j0pf2EH~ZzG&3hbVG|uCzpwgZ=|x!h~g4W>!<inrwa0NpW>}
z_(13%EEb1A<WF^i^2nf9xnKfzAi`8_VPhlbAOruzv|{SyPZMR9yhFpAu1v<;z2KV&
z4NcnuF(bti^LA6=@dM1rg+p_V)xNXrWC@AV*ht;k%CyPZFZGsyOP_BbFa%R0YAyV(
znGUq;Mk7BVBR3$ysAgGHu{cl}sA?f&2jg7!ZBANK664^GSW!c3SP7p!osc)7{Dpsu
zpBreOY&s<bv`%S%EIy!dRZI-nEWmO)R^q)D3}VPgep6I)Y${t=WZ6(wg%Y&vh!cr>
zQX_Y*d-x2(>_PPOw1s9$s;ZX(?@-=Gbrc%_1z+W!{Ym;Hm8)+Ys!^kK;q+1h^5GIr
z_2bnpU=yCCwGLv~@ccvu($9%#qc!qZD(`-e)tF59E3sYvF)3mHu(29yGDNSr72XYl
zCklvr%HjVUZ>j=UT7sp^y$|ry3xrH%MJ@@J*NeTMZKYlJ;@|Xwhs2TEEf~~eKGug4
z;5m5Jr>u7n2@a%6j(>2}r0l(&uWWzQ$&&#~zxB^|&Ecu3k$m1LO!)t_WT_w>*3#Xn
z^$J9oe6JwEpE+j@(}a@1K+}V6*%y~2snc{xTt`|Wy_qodprnYB{!V0{!~>ZlX5xiF
z_kHZv`#9k#Kd<t4A{LS?sv{oB!euAuHbbtP5ejGc6XG<;OhNtATLhhj>3;y4%w1Bi
zAK6nNtg5A~k4>NS6gj{y$ppSmYpJtU@Gf0``5WQozp`%L1HE^=<$+lmF_$zZx<>B{
zD5boAuNnM&x67yy=G}tR`xLST4;85Cs8ymg!gJ@zE+G}_w8&6<i8G2P`1P}QNq7Xe
zih;(}kV(2YYvtkr%G<Fx`rihR|2rU48x!F@`=du!@cOTRRc;>ta=)&Mk9!vW3S9cP
z{&bogv%Xm~k~nVwQGo8}{#bN=ZwssX>yY}X@}=;xQH#yCVC`m#mV&bNS>PXds6^rW
z`viS8LO$ke3ck@33ZVR4b~4~&NeVU?@Ti$(U3xF2CfcaZ))GpCH1QnY(CqYQ=or^f
zba_frqOC&>vfDEIU&n?DK(?^bwjWN<Ma;KMjJy@l202snmzY8#Vb~JGYc5n&SNn#n
zKAks}fBqy%N7eGC&zH?OG+tA%P6#XH-j_EY7#?RzGG9e7N{j_;;52a5C)sR+Yp>a`
zKR{9!KtE<qF(@A{Qy>!!ugNW5%q~kLSPwE^n<*4)4(@+;|4^N!2A6-;@-BxG69q;&
zkNZe^7#y9uZab2r)oPT~uvvh2KTvsS2K*UkF27oFa8+a6d_SDE&V;=#)JE?Qyg)Dn
zDckZHdNXp}Lqfip=4Q0PRK9CcCvLYtix4soK0tg-FDXl_-5(8lKFd%^qnY>J{tj0y
z=RM*U)Ad=M=ITq*++Qb&BX^g9<g}4WQP~<2L=Um2xzH^B*wnMMH!t~?o|94oFMj|b
z4Zpn#|5J%pS7wVE<q+`qH?lbxqvV4PDNpH&P=&5P(N2sJ6^ehd7$EY0(VfsF&UJe*
zR6bhHk&?`pM_8aFe)1r)2s(x%hL&vvInR>tbeJQ#xgDJ*pp=PMMZbU(LGz~!KuwaU
zKR*^jKm9JD{!F|gZh4iKI!P(lo!_NCZTHFrc`ZMt5#~FVKA#E{Od+?M*=}-1Rq@|1
z<`Zzac_*mLztgW$dRGt(%OMgJ5-91?P5(ZwL;#yCGolK^kvRhU65JZRFG_(p9u(%B
zHa-@yu}@5XRsFDX7sh+Un$gxHYFrjQe#?N1{5}3zIP-uzs<cv>xbQt4etr65!!hmq
zq*L}L5_3k#z(JFf1DBG3x{-CKaOKvP;pi8G44Gu5OZO%>-ZtK<X!dVop7U7>be(5n
z$Y9#CX#sItou|G!1J#JK>Ieh#{G}sPwwCfWmOdU8DQ_&kwyie&Y1T#$p42C4=r!&c
z-W$xs0E$wN%GIJ%ldm}Ib-oUzfpv<8yrwF#2H!;k2pKmQ&$zy^YGSGRNT;>%1(iVA
zy*k<2UTJDrDv|E}=Fw@Nj#30Y8u@I=;BC|Bf|)@A=gZ$N_`VV}S&hoNucDSXlhrRP
zE8*`;eQX4z<Gbi4i%QQ0+i6)5W6(^w8kmp%UY!$5;Hhy4bR+Zq+Sk{K3mDt@Rco?)
zrH)d>uKVqaEgFlbx!TH7HB07Z<6}PQ&FNoN$A0_>SxV#hoHjsj*fZgW)J)|%8+xjm
zY!})(cB7m)6;llDnviW+t*qp)Z$jyVtC5W~Tc3!{e&2m^YQv-dm@yu>(x+rIX_m)w
zIpE@$7-|5zqUK$}72j^Ai>Fmad99@9^$%66TgoIe^r=8N!ec=6-n_?|UA&R`N^Gk&
zS<^54Kn!?|hN7aA_xiRS$L?(f*fvjhuuX$)Thf5{g{>SjUP$O{iSJE$FBW~TD6{!?
z{x1$iqP5Hn+Xpl@IHcLEme%n?gyqjoS(uoQrVX~-A!_#XRt4pN(z=$i$pQ2SPYZv2
zjgeDI;v(fw<nopoNI`DAD1YQKmQlB=N`h^CQ)FlsQ)ITH=EbZMJ|uD|OL$RT(QQ@{
z0N*u8CJYpr7C&Q^!ablkr2Y74>>pNLJl%ex$*pP37{f&9I0np{l_s{W==Sdi24A0(
zguZE+=}KG70zBJvWFFlHEkB#tb_6XXN}KW4Lj0{(nm6Z#1t|3DHKFxz(<|w+GfJpN
zly$6WrLy>dWrP3U%~f;Zq}jX5a#*lY?F-Qc>CB89U?wZGEfkn$45Nsn;BiYI+|E>}
z4m?x^t0}RvQ~4_1#kX(`yfGzx_B=BAl6tI#*F1)o@YQ8pAKtO;TB~QFJXE269BqU1
zO~iavU2__29sqA|n4s6AQP{jK$0N@iWR1%`5+;hu0m&yuYB+#)N{v#7{~+V~S7<mT
z2wGFPat_WwMr-L~F6;S&DoEL92NM`wN6<rLGS|<8;>e^15#GrxOxo7Tpk^FsPeX?Q
zQcJ|2!C1(fpS#zwB<bF_Da2d*0?SsDfb=`C)TwLRn75GY>2kUSp=D$ipPe2C;dK{6
zu|j?n1(bhz9$gwYt#tAULV8M26b5W~?pOG~4*bymPxZC%WgGU-w2KdW$gGn3Gz!kT
z`JXm*gp3SCxcg1S&>HK=LBYnEeknr{_^=r!Z9<D<|H6Cs1wMOA3YfqR(z601$8T&$
z{W0%A1WiH)63p2zN}j(qQajN|TJ+<9i#{y~Uit-uIxIM{+0ysvbu%|De<YQDu9Y_U
zeL9$8J6|?sWtjLE+JY(3JYY^6vp7`~@@DBq`&VxdPR=%4?w?i0+o}8bxCrst8;Vi0
zWub8~Mj_3dAN2WSpXyb3;&A8<AcUGu?l1dCab?>LatGBtu`IdD@}2DStn@zXt&%yN
zNc-7@qO`%tVweeEeYd+UN%5OOPgZII0G*uoigEbM--3`{$l-g!9)gc_bJndbl$qX(
ztBNu`@22B`f!QW^oLG$!nmFYjGp-H1w_a0m_`a{%`Ujb8%~|>%xVkcH!<&5BW1~6O
zn>E?jl6O~jO%XC(0fQ$LN??Fp>X3M4#?sf=KYu>HPJcVehiLdx#Lu&wU-;UYPTG1g
zo9fN~!QNYSwe^PYx=^gR6!+o~90CL@QoKlUFD}6eZY}P?X>oT#aEIb<4X(u<iWY18
z+gW4meX!5g=^FoaFvt7^bB_0Yp8LKouH-!_6U%|4gW3vXBCue<>i5o{hdlxK3O(^Y
zKXLD4|F~5?dh>E0neqJa#+O^2TwmYEOQ_d2rJHP`+DH)RWL}hX+XZm&y!{a*^~&g^
zwdO$Hjf&OU^a$mF9a(Q;N%d3_&d#d8Vvj1kI*bHNMhVVJ76dpNa`=vfX!%s)h@mR!
zbmW99+NI?6u|m~75qbb8(c-61v(M{pLi&rqL*+!MgLbVyt=74q+<m!HhIPA#*#t))
zEYRopG1MIkrr=ifp>fxnQfgQY!Z4kJC`{!agti0~f``SGW%0G2igE}%0VD`^{a?n)
zg56hOW2=TDHx8)nsEm?o&-Lg2Hsh^Or(Jad0k7=f4wE58Hic-`h|mBsZ4)05$`Oq`
z*^mlOix)lJwbV@3Hze++@AH=%0n>SHZEfR~HFEIOl`-Hr*m$sii?`jsMFQ0&nC-(?
z5%~Vt(0I?cE4|#*K?s0WM1mLe!WS;?JXfN=J5C}eDCbzT02!5b|EEVt^BS<A9+dN^
z?%!S1iF9_pfI`6V!+?`X;C8ZKXdTZNjJ)%q4;ua`{)r<J&%a?(0NFW7A)hvZwZYF~
z+SPm|Y7tbktW-YqJ*wBCTXkaXD(p1h(>~?J8~Qqpm;Lpp=R_v9;H3`KfA`a-t(_bt
zB28Bnc@`|JBV>pef_nlE+yC0{Y~FXIstfMYjLB>e<)vEZgPt_7zDs9-yUm}`23z6e
z1&8hnx(_~IMYNv`GH*>LzpS&$MPv2i%bHLMFC`#P+35c_t*W!GgqQDD@Gh-YaQudR
zYx65K>%Mfeg^LIhRCDbZ!d>uT9`P)3l=?g~WxSq~beCyi_cr6bN2IpVxMgTxA4@VS
z&~1>OzWW;EAq`x{C?|Oq)?pZWQUD1L{fSl2Vt%C=aT%oIc_YB@m`r@M!SEL&*zjMT
zrbRG;Q;ihYqSpmEMjR>am_Wy@`cz;(7I0QP_0S`{>rdia^u1}OUGx4zhZKiregL|&
zS>r12K8o4*HAd7s6fd&m*5$TcBWtLN+zoQ=wig@kng#-%6ksz)8b4fcc7jlG^GBCD
z`M>!om|a@y!xb71-YCwsj-%?Ig>f-wFk|*cEehka4-t2ot{02{DYm6?2h7~VqeN3C
zB^**=3j+8X3DhTEyHh0+`7V{@9Wtpx{Iqz>ApeqHm81gjIWU;__Crsg$s;w@d};-v
zCT8KU6TP{<BLw$-YZm1wi?!okika(I3v!;aRygtx{rX)zC0ftN1-{a8D3jdXH2XeA
zo{m=BsyPRNsYi;Tz2Jxu)Nnx~LFGv5#G2)cxK)`06KhI|6{SvC>gu`UJXflqe+4G0
z{~r#k`h1H7BF9j2`IKn|u1rulfD$VEhl4Jn^8@FwmD*s6anqC`WU2A+V7y$IC|6m?
znAfwoshEKuhRMJ+kEu~Z)HV|WSu4b%I}s@u$O~-_m_yHrH4oGV*ev)n<zZ_tpn^Gk
zMFMpX#jX@V<t4luoWqJYWWrzK4C^(^^xS1@v?tT_CNe=quiebKhPyFV>{HaE)>LR+
zu&&4!j$4UKZR->XEu55xVkd@il?B2u1&mMpw57h>#>Fm5?pB5vN9p1Wg=e2fP*_9D
z^nn}QS=QN0bHXb3Ce6wQ2kdEvC7`jof`MMfe`DW*3hO*I%ba&O;NG+k>Mx^he%7jH
z3?EFxOk9lecLCeuUZiXS)BYLDLypvR4a^qTaYwE}mVv@~K1tT5(gU>zKHl95VgTmi
z>zTxISsE3zf46JhKmO@6x0o&f)#6KDM(xOQHTKfXGwCCWVM3Xud!k;Eu7o{&!nq;B
z719~4Gh+jLuLpI~lRY{5S+euR;*&|=oEdYncD_<Gq(10FNe#vbz>4VRry&e{Ln;+>
zVepUEL0|E$@WF?yV|8CoY|9SAoe0XN1p`cGnr<d<%d1nhY(>|sA|oR+%n0<~z>U>G
zigX+lj}ue-gzrDN-#3sn8UTy^y0qKmsM<J=ogxRky_HOIIge+Rm*FrMSdQO1o7ir5
z??017tJ|>{3aY*ugMi4b9<RzQR;ZLy=heShx8l{{@?%0#DiDmbOu^hFh3)jXmGNpT
z+@;7cJ_lAT)6rjNFw)B%SnqPNQcWO8sM@e+=5zXsiBX@yb)b9A-i?3%h`q;AF&@tA
z|81%2d>MIGF8g^nKFxfA6=$ifR8)ElI_v?GHj61Fzrw^O9oENU&L-V|7}iL-xvQ{?
z7#l_25?bg{t)XG1{oKmJlrdE05tlevFaQw-<5TeQ%&sTbKe={-{JV?kt#l%a&}lqb
zbBxz~D;k96&0o-#GJ=OWY2Bs4Fk+GR<K!kw1y`d-yWgj8nMOy;TpuY0W`mig1yjRw
zt$N~?Rm0X+6f4`&5Z&G87FE55^iUeC894J1Zl2)b;_qo(c&}JZ=bIMTnyR8)z8~Cu
zp*c{Zw&s1iR9_vE0@q*3Y>kt0>|r`L)p3{7+<4cbc$rjZ1Qx-i$R?2y2>qh)sVVm2
zaCS{}C}96LoTc*zytWMDYRG>S9&U8w7yq$!N_&#gvVZ)rNLDvwk8^t7{6>m!m$!zL
zyv*fb=-Y+4tT%*pGBYEVy+<vuQa#|MJh`B%+U9zxhZ~5c9=M(#!US*5%)w*Mw%(JB
zW3eK=C}(>TH?Ycp2EHj5qpPAakfi6#G4Yk+;0%9guLw*p<~=yZ2Ns~~yr$Zo;}^u$
zqK(+HILXI&>jC9r)C!*lE;~$Q>$m3;N#NH8##Mgu#n-U2W1;7WV-OgC>*zLbw3o(F
zoRhx^Uu$3A5UxNYJ2t+I2KIz&oXYKXA0G6E047IOd6(=fqKv@`2?PX=qC_0@>8k{Q
zX?sUJ1WCX=mN6|P7r|#7n*B_BNY#_*MWW2wk8S_}hge`Z)vgnv_*Ym`7iK_<OpNO6
zQ8lS5U4CJqo~h33gl*~BF<Ky!>sap-TC0mc#+BOQfM7|aPD>O%_5N6bNj;{~>*$S<
z7unxhg{&m(vwREMx!4EXF~Ev6=O}z1^aB7w+w(0W-qIA2^s8;5?b%HpuSTVnj!gG`
zJ&m>%!TY`l)0_WL%4|+lB*GkgYF<Y6@2W+_j2bs?)uj3bi2}4`x(XQetBl@2jBnma
zy|Gtquy@F8aC5~jYmuduD6NK={mO9-G2Ja|rO7K5#gN3^CDO`!_U@DZ*$IA{=q;Ng
z!9@Z`PBW9$aLmkBW?iU~cjQ&xFpi_-;;(M|z+W%*(mvLx#Ho}c*z?zbsY==NZ>kl)
zkf;2%8TrO|Fz|3Eb~xBt!Loe+H^lDNKy{Q^fo#hU(Dyt4?PBc@Z^Z%)=pwH-C(p(H
zCniOoSF1+Lj>(l+9#2ZMi7))?i!f@{n?DJN-k~k>M_cJGf09IqD!JkaV6~2?>`gO1
zhfA_xP^ntFM3j3;2diEW?=PMCKb%GK#SS>uEpkSUtB$67yhmNMgkz|EC<--Oh7Qz5
z^TN2oP0hE|>Tznev6m{`8vKGPVkka!BnFO$eC+IS;J9j@>dd{_vN~~db~%i0(o<q<
z=2ms6iS|}G4ic(@y*3%zUuFAbdtx4^%5mh<Gun^pC>VfKe~67O!><&Ojm?z#(^0~N
zE*RYQm4QW?Qnxk2pgpE?M66P>VZ*8=xnwZf0-R8ZMn*dSiU?&?xKUXgM+HSEbSZsw
zE<b&x|BV#B7?%9#kp`FUzE}BIW*8%@eDhHl_+zl7&1*ZakBhq7)Ky(P8K5E*zFAcb
z;=n`|SfWT*rVVRu+rlEq#A7zVKgC+TW?|8h!A+xi!Kzi}h)EYcpKHS)_5FA5#FX_G
zt=KE%xJgV)Q@D)u0Yjt}$hPpdtBvT>`k>@{i&!Fl2APns26#7d(dm{=rx(IdW1pzn
z_k9WNpNibHe{*Pv(pX=yBVYw7mTSm`?Rn~wI34aAwhr5B$@NcHiY>)OnTF)2D;z%g
z3t#mpS@tc66KGQfewhvj-orL8n(#mlJ%p-z|M(m-f7-WQlNG1uU+$zn2-*iFh+^R;
z>|X?rO6Ix~s7RHTuu}0nXN@bIy_s_OpFJaPm1K4+-+Y9QteZyb<`38lG#eY&n067#
zaa*>t^!`Ztu$LW|rn`Ok3<xveexzR>^fhiC9WhQk$jrj;P7Spuf2w1lTqhyHsRFS>
z@PgV|?3s(N-hDB?;Jy$3Y!hJQ#&6tukm^mNj4bO?z8RCK7egUhTz<6gC-236p@&tg
zHl1Bzeg<$|_3h*5yndM}5S`7%WOmym_;K2~(Keeb!bmw1Xn>P`rm9o=6VSF3+<eya
zYu$;ava)8Xt?sk|IVbb(=_#wS3d(U9QWo@dFZlwhrsj#8<nTwa0QJ|#cA#JW;aply
z9hp4npuDT=)cu>?sOZfFq8pxx+!ywxh=0k#8tV}<{nHDiCtIMGkW*$1!vg#C>~?ka
zVDL0#?NS;{`}0=1njhqE3qTgKJs_S7<0CHx%8&ND&=g3qFi*qfh8HBP<#dZ^{@;)7
z<sPTz*aM6xenp||N8@SVd~CwC9>T$Z!yc!K9EAmY6YC$M9>&wNU*&YUeG5qL1D*cr
z9iXzc0~%uJqF;62r|3}|Frpf;JM6|DwTFCOJ5`4mEKhr$*9--JsSMAYf?@OVZJ9E;
z_f$7zba&Gi7yg`I%f|}ndhJmF&0TQqSy=EqO3)#Z5AQ0Iz@yj6CeXmwPfp$Ns@hBE
zR?sv?QDI&0tG-dz{5VYDsWPp2Zh|rw1ze9S{nKK~c%!bHY}q7FsqioiPR6r%sQvbo
ztiRy&Z7G87JyCsmV+x{flulY%@rMkRGo|;*2P`+HW@`EtV~5r_UNr0U@Z5z&NV~;u
zb$&By+Nd$I#c^Rwo_VOKg`tE|Q;&x_3|<?M+jmzmb?k7q=d8?YixS=xUt6E*^xjgE
zHxmE5*kwxWIItw4_V#5)vlT3?pK`s`S{4mfY4uzjVylfFN>zT8QDaa&yVFEJ6_1e9
zA5sl)J#4yDXFB06$~UBy&rMar>{(YzrOBgJa{2Nia1w6jT~n>LAy}fB_cEIHGf1)*
zDmd5JfyRPr3N0$1t>|5k$-=&en|)t|dr6FlPT)yNIVD}^x4G1g;5Yk$W|_;>Y4ucq
z!C^2Co;ER^0%JX9$vJC_6$_aM(vvXMn|!Bv6``-Ph(@vzE(|n}-DJ-DGFn2I1dHCN
zi>W(-;{_unhGRpoSeYwi7_xeceG|K|?7Qv2eHpGK4$qpiYiC8T+O2bZNL`zP5&thM
z8JQ(pZ5T;YmlT?A{eqVoTtai>2faJs(;#xo5T$2Qsj=&>0bo$LPHP?eMfA?C%v)rw
zH*=5Ax$u4*E~4e6GOE*xZ+>Mr1FLjgD~mc=%!t{xkJ~P6$h>?x|6Q%jj`DlhbxZVj
z>GiNJIjR(vrP)$+$(lnZKx&NM-aG)2&=WUTrLY)~{OBv!GUpsJ?;XxaMO7y;+zZIO
z+#YuQ*@czuoA5{RA+_5>rGa!CC1AN=>=$z?p^hH1U)AfFwN!&V-{R*?driCS?_n*~
zyVs7g)rw;z<+tFB_WYC4MD$R5EfA0GAGHtoTrcR_AMSRl5#nt9H1SV?BfrjYxhwD5
z)?dFnGHlRtbG0+T?t$r*8cGGDRO^T|>mye};7NdVM)A7YIN5&Xgt%|HJZ3CG{d(M!
z|2Bi_>{)#MzuK34$N~SEhBtFsu0bhSB!GK4<(m(;5?snL`!K2WZ#GM_?G`vwP)aLU
z@6JBg1@B3!(smE{6D*B&Q%ml5q&;MV3U$hEzxrK*CvB6=pCmSe??iofurT81KQx3B
zNQ<K_uvO-lg-SSxlMp5|?PW%Zaw>p;JJvt7dDKZ?kM8K|N%_H&2r^vccs8nUoN#Ur
z;vEnPp#79z^h8Z+>Y!Hy0>dt<+j#cbN6qRQqHW40Sd3mUzUC+~5Z2uCxcYck(@9~f
zzCuPs@ZnL9yuaWDvm}mx7P(|*-$UKIVdHVb{kW+x<x?rJekW5-19=5}eSL!xy3{|S
z?qR%?gIOUliB>%p{JcyD-!yB!w6!D5PydDAGc=z%FUWDJ?xmA((raU>J+E)`oSy>>
zM`fG|Al_=)jANGr*z0~*;Y;N#@cbeMn*`ts{+r9fL;w~lk{kn{bKeX=-g)g>#ZNzV
zyoxO&=EODlbunc?NY`$Mavf@vW^C#<IJCDBcgMMys1TT|Q^wIn44a3Hs#<H9<U@3F
zOf5t)qY_Dd>Poj`x^Vr>gNU`q?GzQk%9q+46O}X#hC(V;Iorphld~tL8BV&|5BkwA
zTp!b2CsT)6J6P^2@%ypDQ=Q~)GzC|X7(h_1w;aBUYH2B)iCu-+O=13U(N(fNblR;g
z%GGNeeLg8enXO(@s<t)5i!Q*oF3IdVwzp;F4Hj+oOzG*T3?A$Ri;R_DRAX)Q^lWd(
z&E3VRuX2iF4T+pqg?sd|cLJSe+XJ(Yyk{|o#r&OFbn<1UA*ykiNs#J9-C5B+T3u(q
z!&Yy6g40=P8<)_ZWZ$m%Uk2m$@~J<r>%i0n>oykr1|bNTq&=-}h<qD(7?FDXNs#qR
z<UVyH%YAhfRTA9Tea0Us(z?4*Z~7aEcPTUDUw)L|tqY<4V580~s`FmGRYnOWl0ng<
zJhQCYMQBHwk}ROE`S>_~V){3Cn))908m`RjEzC9@xbkP{69;4q?%1mRg!k9)#HjV*
zIu(rwP%;m{*b9wU4QKACO0!Zv;w6sQ4_s=^a{d^!-2bY{4PNM!>9-;ZWC9ahCySYC
z<yhSDf+;rjG|BKIo4+<jA^~+PdU#nhEKC2PL|hJ+*SKYD;94xg@JdHVfrnWfdfW+w
zs>jX0s5S@b$FUjj4_ksD6)c&K{?w>_Y~2?lCR~1SxjY=booW!PaT%w>tc+6<q0>0W
zl2<%#dG6@p#5JlA`Wo5$5`q#OiUVdS=Q2{s9DS!h-~A3}ZB;mtKho?QKvXA_CG88Q
z3OfqkwJ8gUAf){Zr(L#5`N(;wxr;Lf$2(uQvpb1nD_fvX%;jbNp_OSWXO3tJbV1UD
zKw{xgfTU<f<w8YqjcL7|9Sg;)eC!A$Jn9)OcBYYl`IN+rs9q*wCQ%e4O&X-l4nka@
zFwOHDg%&U2l3+dw<?5<1X2c{85+6GO^imBVv{>}*weezgFt}(*hOK1o!gogT$Kq52
zXHFLHns`T%!EftmYaQ!}uE#Yo-;^?NWMFhcqoVcQDuL*pBjHHy)FRt+Y_XkHhfa#>
zG0rPZ;muFRtzDf;VT2s~M`!8=x39LZ_0K~I->;R1FMV}Tz^VdTDT}PTfhuL`%>x%q
zeJH1M>F-&<3D_YmW}R^Xe>TuGvj^DZ=$2SNrn+-o{Lb*O=Nc8PJJedi0)9)3n!UEG
zoecC~#5AyDPRQnSCkOJ6r_69c+;5a62*IUgr6Jfb(uDU&5RW>l_3X`df5qAB&aZ=c
zAsdn$r(y1h%Yi3n+R(Pg80`{fDp!vMThke;dU5@qQ99GD-7&p$W3pm1f&#e)^ne|8
zFVVqaRj{DXhbwB%+o3CU7VX4F#bHBxF~;qA08HXE;edj|z8%?8d;LEzj?qcSEMG7}
z56GV%%mg^1Bf2MPQ=3NZF)u~O6jdu3?WwH4pjx5EE@&;8_);6JO#W!@+H}%wn{V#&
z?dWcIX&7lgN=Q}NMnPrCMLu5u>)mg6))}H5rM8NsV87cKInw02oUzB41p8>~PnEH#
z%p=?04N@z7AKVl%gVT+)cvBi3YP;9uJ~{oHk&)g<JH|A<QLizN`r2iERcFL$WwY}c
za{KRl&BiJ#hHpEPruhup@n*L?mI72>MMv=5S1pZCW|f&<VqGo<@~~R3StoRu2N)Cu
ziFdZvFX`>u#7^XXJ(jAOD=bnJQIgz0s5%Pacyy{d!8|narO>|?A&|bRqgOU&Uz?a1
ztYjv;11?ps&A>byZ6?ePCijXCTYv?aCjp5Wvw3zf?}MOPOnwEg8+Ll6H^%yqe2keb
zOY)=2m+PqKxH~$?&YrOmO(k#inBeg~ULej6y3M{X*|c!lk8Do1k1YsGqe(8P=79-h
z8Z*znR|`b>s%qMwE<zzU=x?OwT4oV&KVob@;YtE0zE$A4yo&WaT9V@!LpRQ<R!ED0
zu!nP$6oE_qnVs^~k>0Ep75G6V6gjLV@pP!C4%Pb#s(#Z;^C~7U!6vGbMe^|55U-}Z
zN|%&6(*t{)wju}7m-&8Fb$(QtC)r=hRs`i$lZpF!-TR9w(X%pdtCIJ~n(zvkmgIs@
zyJ3BWROKuv1pb8+Lep9*{GNdU^ZCvQV)u#CY`A+LOrJa0u>wNBuT$Sg;K{X^(WLy+
zkYb!q@dH}n*N~42JjtGoy6d4)*r59G66igxx0{#6lPi@KW8!Rs0=-ACCH<4frS>VW
z9*bp<tiAWm0z1yNQu5+Y4IGIsT3}A*sIY$(3@Mp0K%w;kB1X4ejOKk)F#)0<=Y9##
zsZVj2ER%I<1#r?{3PM{YeiHZ%^t&K%S7cD!J+d!ry%XsXn{{t(@C+mrg0862J+y<%
zwO$)oNVh~>1^rUglQc0F_Q@B&R$k=AQAh$vE;8W#bgWd}8mZfCBLJjrc2%9oD5Cj-
zmncJ&SF&_HGiFV`D*U+5ky{$4Orv$_8+Kn?j&yDQJ0s%|?d~M1x#a3hBXX&me{ZjK
z&3bT-$yqj$Uz~1fOww&0o}mn^UKnP?3lsNHM?p(d)i|7$T<j4aa5~F~!q^zSt2;aK
zvGlonFOm!#I!*a|C{{P+hxzvc{Rh8u!Y<6@5mzUY#BX*Aghqxq$%eL-!P6kl2*utK
z;J5*?+fGw?9>ddP5}+43r7T^S>f&*5pr`3s)O?nF|5qVUFK;HJCX(WZV#NLCQkzYh
z^3}iGS^EPD<^+B1DV7XaRq=r0LvM6!Mbr`E@*QH~6+mNTM(t$jH7ZNKhw)bf3hLh#
zG0WT+Cvygc4%t!_(aw>>3l<YfAsuCs@(0~*qz)ATB`Y3Wm9{x&$+J9|=%+GIdfsd9
z2aR#;weWKMcO&%dna_$)!VIi3_i6VVAvd;$GL`9D<<1OJ18(I@7Dp8+!+YVmGF@7|
zh!|`48WD0q^Nk2StDY-ygW~M4g?-1dc(r-^#qt~2LMCv_VNJTAL~gu#ND?8&;`;}D
zpH~J=tiaw$XW8~*CmVSDIz&MoQCr(rS*N0#XFrLbSVH;3bQa?IG8|u_#zGAVIf<6O
zA2)Y0@cb}K3oT1}3(hNRZkw<Dh>s9GF|XM9j56rv+9qBDXJ!OCoXi))rHryOjAtg_
z`v>H76u28v=KnppG5X0jbETGKYS3s7-l9jKK*ds8ul%NUK2bTi4x6J>(WzelsV3+2
z3U$NDzmbf@o7fht-%I#ik<+0YMc^mha-J+2)nfCMDeQ9$L2hZQ#VZDDXjY~=o#RYE
z>-jCk!`cBFB5!wCS`zB~H>4SRp5!Nd;Ihk4%O-An@3V)w%VJOzv1{=I2eP5L1jnLW
z55|W!TeY(2)QfW!dghp}Fk=mbl;USXhX--TOi{(WezAu-%>Pi{cQyI=Gg*@RiCw6a
zf|to5BQLSIe^{=~^K66iIUC4NYp6yD$<iQ2C5z-8fEwpn8h=rdKK=lM!pArLz7$<{
zpmC`l0NSuQO)&M<h0BBn#Kauu`d}ndQjIA(){l89?k2rx8ch|4|10;b&0G+ZOS#<n
z=Qk#u578uQLadqOJDC2zLXD^?h7xHEQpJ{JNwfO#0+&C+&h%TU6^4Igyw+t^49N8`
z7p{PJC#jp1Na7A}@dxTT@RKW8l@j1vK7KZE%5-F*36*-PGZ?0b)?RY0IHs4Ad0q~_
zf-AN4v?On2P-2AzT${}e3=sWJRT6@8s*V-GK3kj0t?w#){W~Y<l-v9x-(g=wbJkKP
zNVSEWqSoaT?H+wb;LaaWSVc}%dL(@bOxJzmEL#G9sp%kPda!K61Ptceb1A$TEvoCh
z`8TmN6v;)f^=eyB9bz7~yT9J9rF(y(KR<9%Ygn7C5=+R`ai9R3wifGwx+(T#n)F9(
z2rVq@Rh#v-vPs0Gm?ov~_1KumJ=64bjnMU<D&l+Qb1d?fcS?-oi1Wy6Ys#*Aixke&
z|H*@LWtNpqJ4kyZOT-<y0CU=D9yIhjLEa<n^ElI!#9_f_#Tfw&sl6j_iZGi6N)wxI
z($rq&P(a0N2Zno9Rn*!hlw)vxpsR<fAav*hWiGv=2nLoE*!G}m99MNC#Cxt~VR*vq
zL(La?8}Aye<hf)`;CIWNalTm4T5o$LkPvTcRX`x*nv2yu_Y=S_E`1+votqc;rukO0
zb>R}W&T&LH;s>N#Q%+6c5=`kw*9CnXcHP4+p_#xt=4okXv1;>p_4+IhdN``kF%?NB
zd#-LVCdh@YW?_-5?}WdC5Q_q<SeFhbaHSpNJDvpSK}+5!;c&IVJnen0oJ<C@QyRMU
zA(6*m_Q=LAV4@u)|80v%TdGnUh6aG9F4$=)NMYv@*!-fNTXV=iend6^rl;v`8ux=r
z=Q+(*MI0@$dy7|HS`Y?6WwTpY2)YI9rFRRtAc%Ib<q=l3IBAMmqzZYUPPU-ttI{ZP
z(`%z@xBAQ2qP{a#gr{S7oFnC#N+B%^sJv$|EpbRoF+i7qz_04n5Z(nNO>AA<PXHEM
zz3}~1SR4I^_e9>+39j$+qK7$zXhU9gea1ME_S!x5h*>UIuzGwao2J#SVg#Yi&0Y3}
z{TwYb#x?Oo+bbvom&_fe|Egk00JdkZpL;ZnQHq_I%Ag;7Vf-i@<=FO}y~ogzw7->g
zlKSLOchANa{d7`0ry&g$qEDt;h}OdLx?em5$RvV|Zr8s5)Fx4!s{huWHOjvtd~AFg
z-DW!hM~CWT`xS;lTnBSC|Czep5n5qoxNC^`eB-90spZ=<XnHtzx4VOtNNBdtwlelw
zd}z4$A<rNYzP=#Qs+3b{$NNk{kuSkc^lI!|?m}_aLaXuLWe5?uB}v~x$Uv=@Z?y=(
z{uegQSQi3<x%TK<5n5T}%xGwcwmSt!9^bTqR)EMFLM`mIDcZ)e0$JzkI=T|NC<~6W
z2=^?ric>QIhOTy@&3(z#TjkCE3oXoxwPaJI*B33@id?^{gz*)rcNry}qB<iL_R}E$
zZrMiH^$G$5wPOzm9#~Q5rL+k6VPPAO>qY!D{fHCw+iGaHw9Ae8!NF6ix&$xbL0E*T
zNyLP`#qCk<k~!%2r8}Z-4hbCi5yV$>b|XwJm7~dTHspm8?4<NzzW7R|K>OOmNfs@V
zqfj{Eb7!3L#%TQ*-8c$~V3krn{stl)#`0q~giD?x4j8j0w#(@+_-&7++Hw}DF2d?y
zYpgzOs+5M+egX?A;0bQdvJNWYTqNQ)SdrT7DEd*I=$_20%d)R{vmLRscOi?4wO{^c
zNv-dtls@!6!m0;rj<ZPvL{jWYeMChGg`K-XtzHj|c2^5BD(JN6p{})$0J%Cn<D8Vb
zI_KM96CZm=$kTQnB?I>)BCjs<J24YpjWbDJc=Bj*;72(NCrn}Ej<Q$kaZ9OQ{!+i{
zE%;loQ%SNVRh>#Co2uP0sN9Etk!hVa?}38RN2KOqxdUVMa={caoI6w@+)C+cqCa}_
zqBY<V)D++)+py0Z@i4usN7OCW?a+~3{&Rh9JG_6{{M}hz_rTiGo4NC6G8VTjU=86N
zEWHIZ(mA9(qH{`5PgZ@PtI~;>@vmFdOnVRMfYAT^y$K2ur8`JZ`8B?UeGKUT1KGoF
z!R=}Fl>AuqPEbS;>~EK`%}-^h=-&s74J=mtJ#!7ZH9%IjCs#!QV~R&#LRdaMx@kcj
z=gbtkc)BvlE>nUW5kOojmS$P9k=b@75d5pxg}6V<di~yavgMOCi!gq<uz)l({4S$L
zQ;ld7WO%z~V`AR)-PgA-B~U=Y_nssTQzCjfG5YksI$FrFUL`&=;Y9n(dPPTG-i%6Z
zt#B>R#r!77S2Ar_e}sdjo_=Ag#Yr{_bf!FnV=N~Hju7({`d~NA$LQ`?PVb0v{L{&M
zd;VLP;};apKpUM-RFjlA`!X?lP<g^(e1cD)R)}-xFuTr)Y60i?VH&Et%)TCIbaohQ
zYyK`^s{Li9%p*nVA@Y;$TiG*RiYT(8E`d4+)CyLJI##y-J6_ILsYpT^g(G`hhZ`!3
z4$m(4$|$hO1w{r~wV^hh)!|AzV5peo$w7NVYB|PKYYrBri2lo@Z>?9l(_WhB`%1YE
zZcB6Sp;4P<HCLZyggOI3^vv(fl(~2~lKL_NLKFDm+*fA9iLHgy_oP*nPc@6@MRWUl
z*=xG7N$)smmkcvg8@%2GY-}u-_Jrw@6V-4^XYD4MPf*>7yjXE{$d3rD<>xcbdmUq^
zdV7|92Oj<7zFq?h=J+w#`1b=x2^=NfALqmw=lj+SHEgLep}eQOsJ$su0-m&r6C_p^
zZc3lf<P-SUy1jW6-<>>a(h*iFL}Tj-@GhcJG|6{9{vJy!c9x?3bY!V5Z5+H=yHv`3
z-S}pP(yE4hZ>@7d_qWYk>`NumSA=LVv=js3Gb9|-Iu6LvFcJ*VBP07o%o<E|0njYa
zYF93lJ0C@R)rI~89wd0Z^`QifmimqX<Jj0I+@fit)4y~-)k$Y4Ko1^sfz$6E+JzT)
z1F+Wl%C&M{5eXJO6&lFrZe4`wi*hyYQA*WR6CvA;YJz||p<%z4+3<TalD*lMtqDTC
zX|FY3sC`?5lgV-8WB;`0Oy1^6R~}I<qD8^lN&lK4vxdcqepR+_lx$?Eje7AvlnjDh
z?6Vb|Dr!v__yf-}>w24|c}eN&il4RG8&mO|1h1OL;<|gA%|)MM%_2wre5(2B;Z;lv
zp=tMCo@;9`$vEu?9|BB#{cD3bUZ4t{-dKb?hDY6S0hyOWN3TC}tUu9Vp?;M2$dawE
z06I$hs92;a<)o>OxCDY)*G5dC?RAF>A1C1Kmf3m<ZEb2ebcO$+5R)BeitG*ijyzmv
zQ?k@(4A($-4YYkcZ$}GL3fS(JuT%H>MWP(k{k$xcUL$RI?sZcwa2S~C_tog%T$f$a
zTS6AQj>CRXB~^ixU&Vf?S^CwVczLMz|4QsL;CT75X4K{RTIW(XT=NY<<QW@7;~42`
zM0f1k=t@Vn>`+8$my(7)<E!~0VTesnx3frBftvVI{-~|U-^9I+gEWns36tA$$+9RR
zMCN-x(@~}jcXv-t5;o^OSb%#4je~z`n%l=8rs`A^Ae{>{%#_^=d5shg0l+WQoiSI(
zguVvSis*y~1;yH(YWp?^Y0>7zJ@V&NPCLr+YIC8h4?+XWYZj+Mk!1TzQ`f3>wYt!Z
z%Xhdy>=qtDwZPoYFDSr%{q*`@*?5;_M*0tIN%-w5j9Ggrs*SnS3s?V2So0QSl=XZe
z)6PL38lkg8Br&7-rs-(B9a3kFeCs+LqhjJfVf%*D%vS3BFRW`e1yti8IAdqbp!?Za
zKiv9Cw@Iyt%#d6L3$wdxI5N%XTW2Nc7!&Xn??M!<f(VWw!~|#ylQ~wl@Wgjh+YOwY
z2Exj|HKsr{oC<6Sq&VY=KWs1SUR~vMDRBc-xyEDW8ghIf#v;$dGx-88Z{>|nFFR%&
zu~o39ms-5iGrs+;P3vUs=*ZFQ*6*-b1-Yr-=e^TIoCoppl-QCuj{wF7OVv{PEAtQb
z#n5*fY9c-LqoV5T=DQa7YWEj|<Qo^Rrq_{q<NLCs=)3fB3m-I7*J!>K*CnLG$*Y&?
z+U<8<azY6SCWx+v3;MB{r>F<S8Msa<l3lw@9V1j_p=oNMQt23=U*kY^)o4AR{o_%k
z!pP~N9Jh$tW&e3mGrqO{(e-w`-Yq@9HzQv6fLEbJT(|VAsC?L>ms24ARHN&2f`Jfl
z+`qf!C99@wxyd~D)eyB|^SNb`@iCOZ?1Oz=EDO<jQpm;^A%%Q6YQbcxAc2R03xt9M
zFD_fcgzcNMwbs98O}wSb40F5=4?7snMBcF3+}&ZPNB;^4C>0mnl8Mg1QP(^1gXb+a
zCE8L4*K!7M!cjG@@~IO)3?q!6)FRG+icUy}_Apx+M0Yj=@$|JXEKY3{bZgF0+t&9Z
zj{OC7`nLFofWUnG>iZ^e9h=PXQfye6m)SB5Toj+j?lpBJCv@z0{;W3~-)O2hNY__e
zWq{}R<g|VihyCcDAnpm^x|MIrGty?Ex+6RNIGxe62lXQuP2PUfH_SX7KI|*{54QkQ
z?PCV*GGCxIu(ZrpTj0#>?s~4O*q-}pk<p-~r?X`=gPF%|^)aRsy+{3QZdqDM6360K
z_R_~hc_3&MQqegttga_H{FzOD&a3uzhfa#$++E2W-#TwQu{?WL!kTyGc|lTgt<i3h
z*xD5zOIamd=#o9buIdpk3mw47M!lgfqZy~#fD{;CHm~d~H?y^6d=Dx?v8&Ig|M(bR
z5!2PM7h%~!`fVJ!(Ye}OjPJGfEW8>lvrxeuaqs)5ceps9ZmwoM7y14NUbtgr%-C*)
zw-ty~iFh+itWMLOclee`jY-!NRF^Xtpu1MK#ua8DxfGI74m=ogA1dvlbqA~ptI=rU
zIZ7OTJWLtCRCgTPZQ;-DXr>a*{6{xWE*3+wm!$0!(cPK(+sB_Wb)<CB+hBojv*0b{
z3%<TDly&sl;DZ&?o@kQ0<V}}3NPCWsI<09bAwv}fx+h&2<Zv_g#IuJ2;!2;OYwjQQ
zdDMbtT~iw2lk;d~W@=bil$a%AScesR90b1x8WmevxWyL`=2<S}_%TS@76CZLin6j0
zfTFUkXUYvSaI(oxb4NqVj`%Zpc=AEaT=z!_WtkcY#)pP)eLw=*yDC{L6l=LTxv_|c
zZ5>}{$`P>MTQpA4wCqCxWnUpSlMI`YGCEYjv@_=-&A$m{3WZLJtMbWjd%o9Jj5&M`
z(cbzBGejGuT$R#ywhT|^Wl@ONV&nC*PCJk4_$}c#ofQrll%u6QN*axwBvnUB6rU>3
zdR&rv)5EVISA5~rj!{+b&NPm`YU5M%syEYul`xtt@+G3`5U{h2jM0qXK%<+z;Dj=W
zv~JjA#L8xp9-yT5WpgS;X>zQeg1)>#jV=$Mge>k39Aa@E(Dgw(=m6p=8O;F5sx<Rs
zQSa+NQu8ieCT3eKO9%zEDpElcbljepcm7fLYo*p8c19PsRA8RH&N6T2k?{iDn<i3|
z$F?i4+`WU{fm;Qc4wh26hnMdzIQQ~B8b1t%uqhiDHOB5Ee&uk@O}Bk9e5ERYBDlS8
z5!%klz=bFQj80i1Wvhk%`w4gR?>n04hMSMPNXx>ANYubM?zl7eXWu|SR<8G{UC~;h
zTIgCOZ{yux^F;=|cUU`p@Zl2h{6R0P5UBoZFzGe8mHi)au;#~>9xao<(tbyZ1G#J@
z!hp;*QAlV$zK3z!ARp<;4JtwITB?A8!Tha&)tCt?%FhwXH*F};cE<Du-IlJFu47RR
zwW499vwKeF|6D*|pg}|syDztK2z;;7T6ezig}0zw#Wls{eag7w9LMa8X{1NTI`@+)
zHt3q{Z=A;RAEZIFb6AmAV@wm@kC!L#1LA&`>}1K<8`e`ww6?N3Vj((~nC9UrJ7c4*
zD64NF|EiEPB-;2I+i<UOo-vBX@PXUCFHAUz+b~iOg@b#_9c4c|-uN101P<YNJ$)!5
z%g!1L<0E*~aAZ?q-}QtX-0#*8%mua8JotQ<S5c9F5Bc2*oceWW`hEg7hLi_21kqnT
zMe^--DG!*|SsPGohEAJA4N%sWbS)ICSbs_<_=B_EExY&l2UJxvDqy&f9D7V?d}$bo
zHU1{mHz3CxbTu38npYIHe!d)=I}u$4=UNDQTh%9TBDXA%QjnGkKm-x)N-+;n=WX1Y
z*06-5np6T$mgwo@=9Sxf!kNM3`lILuL7=xZQxiAGLC_!HHcCnW(ASn>9F*HuJ@O+D
z)H=qdvImOGQ>z5s#HL^7^rfWg)-3z5T*a5Uk8n3>6xup8mFgWgGEjB#QWfmZvWI+%
zm3cbc-KQ1dyYeos&b6=C6sca~_6|JH)o73EoX9uwp2;ja@{X*`V%Z8uY3EjF(c)0p
z>iQ%JI3sRV#m*3!>V+OMW8;U(Eu4orAF$Ar5D7uW$v2L#b(9H(b9cXt_6Q41$(RSs
zL#ElO_I1AeE|J0WEr+%UynG`grWF2yMyzMg(ql9&%P&!huE4NGRWs#YTvgQn3eJU@
zfSh1hGtofteYY^KY&!SjUS7x08$tm|_2DF8O0T;9iVi<y+ZFr{l&KV0CUeb2{Ggif
zFiC!#RcS@QGq><dle!fwgf39@a&oHN>gXLen%dZbrt;hs`-*N4icUWUKYr!w_E@Ye
zy<_gT+btvR3>{JMdS(c_H&b$|<)gI;J{%<@j1l&4R=TO<H)$Al%>(k9Y<^P}Y?%_%
z!1T~&9USqj8=SL?@Z#_U0f`v%^8m%};l?Fo`yU=4?HK!zdr;+v4(U5Fba%&Z{fA9)
zVF6@5W=-AMi$lpB`t(tqFANMDqbPAm@CPQU6d-(@w0%^#+OmY*J>h^ZF)z^Y-(veM
zJ%0qAh5lQRlvsr|TdSm0;ii*8EPf*iq5e5Q)kD`HImgq6nk~bl+N>5ycVkb*Qhj)b
zhm7}qm={$Itzc$tn1($2M0;$nNIs>5MpQ<D#+vkCwxcO1ljZE@u)CGOo7yMKhGj*f
zQn=LAEOnweO`C$szbV4Wghjenzs%b-r5D+3W*L{^kE;I&-ynM|A@AbdYo7mPha@^&
z8Ozd4ZJ>q@L#nH#&r7OG%6z9vJ;gsmO;0Z9_KlJgf(AO2osX7V!d&*4ArR<5o?H3G
zX=jZBHEok87Wm#pa8UCq>g(Z#%kA$YtR-0c4+H3Vj%r<!bzbMZ!GI5w*5Hg~+9@D*
z3HXwykdz0oKGS*Z8cIE*;Janud&h_9sB3}YXgFotOMzR1>Q^!je%{<Du-FhFP4HrL
z7!Jpsrk${{sJCH(+2;>dE&TDGK6K?KQuh;IU`=9nbT#ul=RDm)6+DZzr=MtI*mLKd
z^_K^J)0-E)%Cz072h9Fasim2$xM6W)`45G_uZ~k?8R?B#NiFUuYyS`B&10OImBp0L
z-rRj%u<n>As4_V!$O|a+hGA3Ez)V~fXKb%ZCvP*)H>#VybGrAIA1?rJfqFU2TaDc%
z<*V#mlIl3(ezFErKT45ON@&>Em~Y6F%xb}!ghR?>1^}Ar5%sPHR-D_xc&Lt)+r)zg
zr#4B$dT0iE#ffEFpEIeYv!sT-@F}7t)u^bH_uXbX5`A~37eHwr+yteIAPf3BFpXa1
zHnm!)3?}O3^$ZOy_Ddy8T~jc6Jv*_&erD<l+s1tnoOa5x`c1opi*GI44pJ#u|CtIX
zMufaI9}4O!Blw<Go&k2+@RduinpKUP+T#<hS)r|28xvUAt-|$3^GqN_^n~!yIxMTS
z-mFqE-&X0EU3FM8MoIlNUbL<tvwtHRS$?lAxhH?M`MbhBE`?uyF$V7V<HDu;ZLyuf
zM`Ta9BmO(Xijj<tW~g2ll6=WP{8;{Al+gw<oV_}%&#8&^X-O%S%D@QRO!51!Ctg><
zvRCfJHuHwNx?Ri)Q$dN;O}NM))A|cwUXp5ORrnY0!^iL-7T1emA2Z97l>?RKyqP5B
z)~{+;TiVBb<9RtfHKX2VUpp3T9r-nOh0NNLyk8u@`&NKt=PJRsUs=C3)bjsu)o@;>
z5Jvuk5=T`91H$EVt)(0xH+OIiKKW1_js3$CVzjX`_5>VHdvsKd!7iHp@a($2l5LN;
zu89Qt7X1S?{LvO-YUghUg=f=>yr>C<RMO371{-DI<`ls(ckHrBA2+II$7AubrLUeg
zt?5OxV7EB<(c&ikq1;iclMrvIRoz<>`C9@7yQ^!Rqt+7dGFOv~S{^OVzM~~LWmuhu
z*1BNTAMk!D8KtB?tSMh1IBrp@EGyeR1xfcSjT2%CCDYK90kr-Q9&U<|jL$L*(VLAK
z;`-RpN<+wnxIvPx4jST9zDk`b-<5}F?jss@dp*mPKxPH98rflu%<Nd%)8D_p7gKzS
zCX>1=BmE1=>cqP_TI#5fU~Ww0bukiN)_!+Q9X^vR;_30RL7;wExg^;0cDzTUMS}xk
z3No*Nrl)L8l@ckVEtM;yao$%Wip+b!Ewba}UfD`9%uqJyj_50XP;HOg*4neaMG5*{
zZ8A<m?qa-A{a|*do~bPaXT_VfNOf<JA0%zam}a<aPSKP2ZIIzxkKdWueHS*r0+@+I
zEARns4i)iOxUr8?KlR7VLRYU+z}V(0s_**^S2rW+UlNW(_hL@d^X9`dK7B)_BQT!3
z?^~PocIi%Ap{8j_+&b65dbl%b(+6bEkZ}$M2Z&^cI`1Wt6?`wV8{Z+e+PS#I`CehI
z<?uYEW0qE3gEgzO)*1L$e`I%XJj^!LZM*-l${_nk@($gM;^EEB%-MK%^sKf}--VW1
zxubCbA<4kS&mtIG>*7v_QlL_XNzs}=8R9gbrnNxk#q>HSFu}$;f%;glxcM!F-eC(R
z)#%-iOR_Xca+nE2luCbBr}^iuVK3^>k@srxXwo^}-)Z-N(`VYJt#6)u;etN1jMNN3
zb*BDh4+DoYFBe>;t5e}(TYniO<z>n*$?zq3K4Lt=y`;rz-0NnKcPKDB%nlGYzLWPZ
zq(sQ@>&Kg6{FQPUlLM@(>Kpbf0UXc5>tFhMc;W1!TbcZoe<0?rOcfG0QmVR7TD1a{
z6`bqzV&he-$PFKlL9Xp+nP(1)>2@1wv{e}8{_hI14KX17jHi;SJcbqJ!dT+FiPu<&
zVyc-y-Ed49PyNtiHbiOEDHn;as0P<ism(cP+F(PLnRG}aPPtF)Rfev&^~ZvCoHpSL
zq(VnWqi;aFD{3o)VM`KC?IDM~%(y8*#3*S}O_wFwWS|j}4|XJ`KwYP-M)Zyo%%ns6
zH-xe+SXYwV*96|XHA4_7|9r<KwJ%V6swD8JBI0ByOE-v6K=<XziavK0WL!nxJmh2Q
zn3H9O!K<>A2_R$<<|B5&;Y%?LOakkcWtLJ>RaxQH|K5(zM$saVj<I6n4ld5SA=Gwi
zzG9EQ43dY*S~^#7D;|#GNF0`X*3%RaNK>irK5ZVRss*AmoXMOzDVbggo8v8*@v;51
zt^c-8IsO1Ixsww7DUaYecOiYft0hL8c4qGQ@_y5ZFRYF^YyLumKfkzTa58K4T-!(5
z=ZcvaZa&6<o4Ga-JPwz7%(L{j-pjN61>0h1HJ$WF<u+6yg-+Ggs%%Jjvk=Md6Pq1{
zwHcXcvJ?zI8@Ln(DRtEA)ys>^(J))n+9zF+4aWUWukO%Rc|LhOdlE7%W1b0N@FU~#
zI{u@%8}p@Arpd@~Dm1e1lwL-2<5(``HazWS@3TF{kh;vebOD37Z2bA*>^~#QFY8VA
zo9j@41gok)O3Q2uu3^o?DZO?WjVhA+`G+0&yzHqbWFT~?R1LfQI-jE+*kQl8!%E>=
zXR!5pb<HnHu|8^6Gw)A)dUT}GN>>$*CTcoAP9ay!i;eyC*)d;&&+hULM&nzpq#6^t
zk~Nxw>vu<Fw-+wqm1S6Dzs<h0KYv@$N8a2FjQ;;%&i~i-^#3`ZkZ&yitDhR5$hys`
z+8djo1Ay?V%~Juz;(IGS>;vwEkR3a7kyc#Sew4V&US_|TpFer>%7<E7K9aD2$#gkz
z$aLM2AZ{!az4$;ix9F|c)E;Or=4T|E6Z(Ru`zY3U9TU9#(pK0T8?I}TPi2A>S>s2!
z&q&xSnYKptdd1V9>7SQ-hl5jol#>4XXBlF^nlisZ{rQk{7>o6z4XDnsE}q1JLRB}4
zs;){qVX-s;3G<z+Se6vsE#kN)Ps7<zB?V4!sOVNZYtuq*;0hpf3dU`H-j=I6355NX
z-hU`-R$}Xp!AvX#17cqf6!*L6`cY8u8tQaa(So9>YV@=77SoF^>R1%9DuEMMEu6hz
z!M3lOUC$x5Rf@(cv~?vFpBz(_=u7M&jx4c<OtWtkjXV{%U+>#0&sIujX!qo3K1Kpo
zd!QZY220vIwn{P++e9+9$NngPWu&S)M<XQxyRCsROm76=Pmdd7A@oL)A>=Wen?yJ0
zJ6Gk7l#7)u1-PND0NLb<o$qb1PyC?|qygPs$RRVLuT0lf=O&86F}zubla(dI$5`|N
z&eVZkHpr_u|Nj|u(wa}J4+X2=*WTH*|C_z-o&62x>4uBCUgTUSt{hR#fJ*l>xAlq(
z@U%6B-TP_Axf6(qQMsoyP*A*qzd}f_e*Iw%p>LID`FgRO!c57-OQ}YXPc@iA1j0E;
zC$}9f++%I3(McU1pdAV!MwHJ7ah80KH{v~LFoI^4PvW@L8<{|wuD@o)jNzwH_P>l0
zBd*zcd@DD{5EB>OnO38$v1bLwsSnx(I_=zlB~bNU{xDR5Tiv8{(a#H;7-^UMoO{d`
zTj21YH7{H6E|<$`TZ2r=%0uSPOeP!<I&Fgf-=qYfgi)$edhbv3?~xW@a$n=%(Ud^6
zehvojVFSi{vUx5a5FGO3{#PtlFWGQOX1BqADEdld+npmN9-jklH#&HS(k{$&3mf{W
zswq0<Oz|gP6@Vv5bwBab{!QE*?w(|AhSL^a>86;^?<B?L^Jo%Er+G7}J2ClNmSVXh
zGxPb!=JX#$PN437WE)b6J&}c({(7$xwy#apYmDNC)n#qQ@?BA>#%uAdhZ==3moO!;
zsH#JlmdkpROKnP-3+n<yG=bR$uT)AmAae`v?Y`#TB9f6oSp+KW-LQ}cGim#Fni6F>
zn#x$=t=c(fJEPqf)TLaV11!mTx!faR66B>W&X;ogHD%@LAc6RiaE{m*={I5yu_|(M
z%f2d}9p0x4V@-+-N~ZYG<T2g5Qk<b{W0KJhK_%4)x|(4MVzVD%w;#8k7Z3uLanV?$
zC_i^gQ`D?V6<BubhFwyo-BfX0r?S+Q^lf5dnU`9fd2Sh)N}-FgwE8`@4h@jFQz#XW
zhU2dATpUMO<r=6oMU>V)E@fQ*$uU&J)4wiK<A|l&G`RkgfNnnaaG)=e*@S0O^mkoZ
zW=1pM8b5+|30hFOvC?|XYAZcb+=K0D%pIezm09^r_^G|SzUAGjJAhYgw9L;pt`6?{
ziwdq)MHf>Suksk_4-S(kIzka+>zE}yvo`D!dOZ+`b6BM6o?m%fqb&qY=%W)rWGG2B
zD0k;OFw+5gH9qWl)+azdu(Jz`cycOJQNrGmW|ka&AidPl7@eHPszZS#;UC|giN@op
zitM|x*TZzv$+iX_n-ypPpv!lQ@6V-VrUT#g|88s6p)FFFeUZ;T?v~nd;$hd|U{?GF
z*I8;WAa+=rhE_lL5I0tsj^O)eT$^uQL8EOYg-V}R=lyQg7TqqFlr^)QH97FTq)8Dx
zuFdyhyHm{8==HUP*k{@M^~6$Xos0)r_-r-T#IUwOvL+?2D@6fQr!_urI*PD|Qn$^M
zr2yIsy1ap*>9s;c^J@8bAvMPK&H1(N%hi^5Z%+G|K^q&nSAfMG@?K)ZpYeSi>8;ZH
z;!;!cF6bNWMQ3&Q?9Wk_fmN@l)^q7w_K<r{?zQ3hgP0^SB+keWJ|uJ|%JVj*yZZ`|
z!~1$4VkQ<qV173PzMp@vV&}eR#xE{*z7C%TI~dz^maVOaVFsikb7U7}KJJ(2QI6DJ
z56d{rihj4_uX=#On*cS$&<|Cnt`X%bXQa(;2e1A=6cyz%{e1?Q|8g8Kv~sIC#Z`Is
zDty>O!?nA^x?!cbQt_7u@WS)(@mpE&acOAwAQIpLk<S~l7tVEI#*)7OsT$3qp|arV
zYsGW~H_rZln0u?BxV|XN7Yih~I|OOmf^=|#y98_8EsZqpkl@n6oepk|H3VrSNN{)e
zKx09JOG5G=rs_W2y0>cPapw6v>|N)qQ?>V6-}n8*)<8X2e{erb>QIyyZy_?Dyuab#
zJ+W82m6tFBHgl#=Kkp{rn5f@Q&8z#2FIvlti~hZ~%y+sZ?1`Jx5L@incb=S1_Q}b?
zbfF7grW-Uc70dr*Sn+T6fVj6(cDqc!6tfrY(&A$xO3PgncPdSTs)EPqA0=Um><`DB
zd()tRUrL@aP3E^dF0U32x3E*9Y?>#{UXvWHO@14!Hf5OHjMiQF$8fY3A+_f6a<!fM
zOc$OcLLaddNAw5jwTxm+b^QSd_Fij9fD_odK5~@h9?~900^RtP*)e{8A3#oyA?PSl
z)xUeVY}9oFz+~&+sC!4wd4{F50x9m`fTd$BSMNdpos+4ucKak=CERD{yQ97+T97Wi
z8*3O;O{CaMr7MUi;)&VUgX}#zEkL~YmxV8TRZUY?K9@me>g(_)akqEBkW4n#0r<~M
zLpbzFL*@&f@!D8D37tQ#e}a?-_zr}G3h+B@r$`v(n(F}eniGtF!*&uJEX}9w>bwnD
z#~Fsq)$KD^leZ3P(o{zd%EVYV^w5WqLAp?A!@%ug95%RTZ?{~G>!z}Y?e|TMX_~a`
zD0Y@`tCYUUS8r`|QPYs30YE!Px!_FZpcogvva>>jpmJY3ta_Abn4-jL?6U_Az>vlq
z!bB)nLz1RXq*f)YI$BZ_@(d6Dr6;emIjGowUnrp74k<$$rbaNF>Mzttbb4U~(as<V
zxY3H5f(<kgft-r;H+6^oza>o8V|*uS#W|2(wu0&zz8hOf42yOm1kX|nlW-xsWarHx
zPi;e{Br$jk^?pD-1~SmV->FGG13a8bLQE(PuEh?lV(?6Ic?W89aiOt)-6yg9wssYN
znV`{>*+ecQPbkRf?YY0FG014zQzT7&Z$H@z0U0>qPApB=<<`nKaAqs&6a9N!AQ(OD
z>{7}vRx}!(bUTJZ-Abgl^Ivo>@c)^{D0fWgdG$`lx%;A1?|_!>z8^yn>Xb!1S6~*o
zRBL9ce){UQ0K(j2n8W_Vk*YENr5RD*j*HBsrb4Pwzk^E!-^$ft*Qi?#5yIG?n(2Z&
zU1o6?VVJf5jm(I0#KA&GySY8(0QfuHSSSEu<5h2aYRrh^X+cXmA$@|FJ9E3q=eu=N
z41>zZZch4CpL0m7>!$X+CO;0MtEIXdnZTjT&NKYO@KJ!QM$Z3DD^5giPo0@%XXm9%
zm8U0GaH?_CbC}D7^P5fM5v=M<RSCbk-{hGew(gt=l(%nI?$_f>E)HX^;cr3+iw-(J
z53HSj`<5z3gCkzsVMS`y)evE_nUY{r-8Q;kQ;|recCEROFr1o=x1?IpKD9+Cyk5&8
zxd*>!?}UljX$t-_^^%48xKLgC14k1EB);(_J;^Z0Syky>aGxoe+s#!y+eh*YYa-OH
zxqg62tLu7R)&pDoS&Bz`%m19dAd^u;v&})Y!nDjq7})jm=2#&#?6C2Uv;dLqykNbr
z1H6Jz!SrRQxrYIMx&{efin5?=w3YV4sIHeEEH&aW;Fl)e3}Xz8^9`kx9n4!+8ILi)
z3eiz?COZw1n&Ba$9(q~aDu5{_B44~1FO{^&^_Yz}TC&Sx^`%_=(`R3$v|1zjg*Gp^
z6fP|>FURvSg@x%cDUiGXY}~`(9ISIIET}b*fceuIV~=xBj7<&$q0@2*8C;RBj#CDE
z!e%x5irRLR^vD*}$~27MqG8&$KOXR(s!cgh)dcW!00>HpC^SZ$_VA$$;mj9m$Vj7(
zC#=hu#FBL_?1~DWszMB}cIs1MOBIKmM5Q9NbJsc>q)nUp`*0|t-WhcFRmH_gaEl%@
zX{GkqW?$@@Kl-)1a}cr%5#A9<HO|WI-Ai%xW60v8mXW9TmB@F2KgeS6Ga~yxG`y8{
z3ysVqDc=)Ilif4pX^*cp4*Gde1HgjoC~}DHcQ0HF^ejNvJM!wJv~p?dar{%#UZWHo
z-Rqv+<!nARr`Q0QnhnEohWm|~5@z{#v~O%=0apU7H2y<VjobbOL96ptLK?bV-HFrG
zYh4f&EdW3060!AR56K_4)6fhr81eJN8!Gnhl$)1DY6Dw`Ej~`&Y0)V(rcb47h!Xj7
zXr-%;Rq*GX8NWZ|$YzbG=&Y`_+MN6p>K*7awoFATGAC3dYZ4ELevh_ygN9pgK@R@I
z$(cKPE%_XCW*Yau@(%H={=;P(eI5!wyEDg&kCy*Kb8bc&ME&ZzYRT0gw(w)+->`;Q
z_e8|X*zB|+Ewq3BG&NjkP^l8Coq3!{RVCx4l@+t@Y-QTb^S10j{aM!_AYGQ5k0=Ap
z0!$JqM9<JD-P&Hn?-i86b_R#n)-p<9UC-~^!U$gXMGtgeFwBRN*0XTY=l#JeyF>0r
zky@q79H-ojXs7cka4!D|ZX8DX_IlN@ijU`R6hRCPVoqdJL=_DAtwYzt#46PsZfhFY
zzYYDtLr*=?8+!Gg$P{iD%*?3aRneTsox$w|w(JoxOWO>r8}AL$mwqBm>EW6NP9LR6
z@9%k5@1<Lg?=ax1O%V5u(LjrMRcSad#p<LSKJ?L^x~cPZ6mVR^ey{63q}FITa8Kg$
z5>vgG{XtJMv~5qAkRbenhTez_1jH+B`LVG{T^cpbqp?4nU)7e5^e6QY4o}l*ufCm?
zhn1^~EGuSjBpl4Ae|Y{53n~Bii!JBB&LHXjQW-2F_?{-;X<T(L^WQQW!3Omsyu9R|
zf3AnByxkXpl6+K?9RgiHJNuS-%#QA}DUFP>?y^bOOkMvd9?=OYwC(tRr8Y0X4uZ|h
zxZURak6rxx0-VU27G2Y7h4o>1bZFLgq2mpmI?)H~?pP802*`RotCeadDOCf^ld{U9
zGm)b2$Mx)1ouad@h@6CS^wD~ofVJl~TcrNPVEQ2bQq|#z-Esh~m#XSn7H{U=AKv*N
zgI{_(-vKTT;>#YmCqaOSYm<$s<%vR}1Z!^0{4o5Ry)-Y?9#T2%QWQ^?BK~_XGo%8%
z7rWFa0=3O#H_G1iu8)%PQrkw2!p>04o@TnjMOEKmSqkYO0rM)&XuODz;5+yF+e`5r
zh}nfi&OvPADLBHo#I|8@6rcPSj}`Eax9|r}f>Cq;9HrUvZO2Wpzp^JC2fg~pcB6dE
z<{9bJk8<OFO={lgtP6)tV2maydHrL1&~{5r%Jxx=6Po?5a8o;t`()7A4I}^V&Mx2o
z>t=eXOLBmbyQTRxIIy&hOd)fvC;F+T+gn|NzN&e;0I0?NOY6&cM|8^X-AKb7d1GtZ
zUqCnKP&W&<a4gx20WTMlL}bb17sI$Sa|oE>RSUG-wy{NcV%>x1nUWdr`%3%Z@5;7-
zbNYZp!o6^}7g^(P(5ulCz06yN-gsLbXU9NP1*f6#%7XErsVsL((9HK>IC+9cz>yZ{
za4m<(P8Z26F0w5oxD|#TIU?dk^$ZReW75O2>p78ql?rtfKheus@vR^)6EeOC5ILe2
zP|#)MDt{bg5?F0JF?#CJhYhH3&6No^SUF?qNNuMTEoh{_CrdB51-N%4W%TtA5U|?o
zjp9|`AfzSU35HQD|16*=1bH+Jt(?pw-U&eh7d%D?QDsEtpz`{O&H|T(C!-y)8y$jl
z4=4aFbr`tMbv1f*!Q(2e#9?n|XyI%^??d5+bAHTY(|J9I;7%asSxVqf=GQSJZrsHY
zK^28ZPKsw^F1&v^P2mA|Q*$G*R^nhKzY-E6kmjrK*@&Bx+;$?LU)JU6ifiA?n-eA|
zDGSI|!+*(&l>h6Y^fuil7{V`GgkgqwlWc1EXN5gpMGHO2CJEft0QHkG%~}Ga`Iyi-
z3--FpDbgkns2hohFwkBb=c$14-kkUN)EiuUkMz|d51j1`9{H&PoO!^IW?9xSYz|0>
zmYoWMeQXEU4|_PxZ>Z7vm|izfw~C7)NRDQU(%Q#eCQ+Xy>zjE5<GiCM{azDE$?-SG
z;H^Y77UrZbwMsGFOJp`xR5=rK_HJ%Gqs@-}XOLGS@Rh`cdW09C;*s(otyB6uwm4vX
zz)ym$Dq_}X(k6nkGhKWByi=q0DL#KPOJ)K5HYhgU7pOIL9Ox+hB4|Rb;(=9_a9wK(
zjpo?Jpu7HHV*T!y1+l5w(LcP|dok=?_gzah)OV5%7b?iqvq2qGN*7g6vgtyldA_HT
z9&Uaxw*guSBIpi^0iLXSDcF9J^pUkI7mkcnE&VWTimWi9JNday&@4XW@@;8hw<Czs
zCz1b9H=FXJ8A=2o%sjdS!DQ0Q9IZC3xNn&-Vb7Z_yMW|C6adhE4wlaQL5V-d%Q5m_
zq+^3nRpLh3ynd2))U(MVt<0C$9sWVT$R;Kk1F)7@y!`G(<{pDmSnJGvo^wtzC{jly
zI<Gn;U*kUjk>kof`4q8C{?%)T5x!cY9HU^P1>CVY<Vn|C%{5K^wT{1dC`);z>Y+yT
zp|ehqaFuCZ^CDfZF05(e>d37u?krQiP@bFKP0F!r=k!S!6&D|mQd9fwZJzc0V(fTx
zB8!x_q2RNr{?L&2+zc#7jnAg)U~FUWrhH2y*l_(X%U$o-rtEB3&@Qy1T<*4RVVBLv
zb5vbIu+}7p6pZfH6FDdzwpoxl`(V|7abi}QwkO{oO_5htTJsVvYVZAJR2sZK^2-9$
zwf!ZZd$ZyiQ&Doy+dSo&Cf2N<$L%UUpTUq*KCYjM_jX1ov<fO=z3jQ|j;mH%D5Yxm
z(o0BUR?oAdPQoK&Go>5vV#8~bcde7Z<!}5?B_B(^C6*aPlmx>Tae^CY_o{}G<MPcc
zFP&x@0Q~k0{~h<0#+R(N%-o!3p9#JluVQ<_u<Jg(RG?iu+u68<=Dg;k--)4+@KXAT
z_S&0Q6hD<Xc^HG;j)Bqa=L@J(DW5975+Zg2eVE33(>S3KL0vZ<*cZd+pw_S|i7dM#
zy`$E*uy4Yqj0X0RYwaK)m+7#6-+0!(9-JIaZqO=C4254SUJdCN!z}lchYNiZH{G|*
zM02XDEOVg8RdamV#sE%Lo=aIlRWEOlwnfml=qzRV)A<#{r-pz%<SQ)r{zy=q-`788
z9(Eg>RrFF5te>yQkIL7ticu|3A}wzw*uJOg#y`r{o*3SF9*9)r?UgtOSSenSIOcw|
zJF&2Lez`uE%Q$L>y`_};X;q{ugTv3|z{N1r#9R1B`HL6!;<M?Ix+Dwpdnu`t!WF_x
z4USQIWClR7gu6y~HEdSwy>rd;0Ie)ntw05G=J1JE==OOcUZayKc>itb(`TQV`$-Wy
zQvdtf4nEnn#$gdxo%<T!YP@`<&8wb|5M}N(=avD6VFKgdi4Pg11m4-%SWY;wzH&C!
zAm2cL$%+Lx|4+5#!;5@Dx!5XlmSDcq&V<6LB2m2p_-)-M>&XIU##B!fo~nGbwH0vw
zr_rRZ!(q$Jv-$lJA<cN~uob|FJeDvqY)GPRN_hhgrlX!}N?qVBF<y)f%6ttiM}I|I
zZ!M@7&r`yc)9Mwd;5I5{sD{zr3-27b;L%WOMs7fWfl^<Tu+jo1Elw5q1H82pVmdl|
zTH_!b4a3gc-E0A4T0#G$WyU`nC-qbZa7c3#(L5>q(eyfk39f#i19OM+VD_4N9|sM{
z-YAn&%CwgV9^B_n>-mMi=L>N=rAv+qUd9|>QFmUIm-%x*FMcIR3`YN}8-<s=oPAzk
z?Gl~{aTOVybIS?*oEjFuc+gp)caJ~u)ZwLraEplA)P6R<F2mmMDf-PcIV#amK;%D~
z8wgT`x#<rF=`w!`IvYTJxz|m^m$1ABHm{dO7<$RLn`$YaLFyQCtnHxV_`<`^sUK}D
zz4NE`Nwv0YZA<@j3YdPaYk-fmb1dZ&leS|eEVRFfQzSI<7b_a@^PX!tv%NxzKhM$9
zS40{fp&bTyWo6hQ?_=a{DtI0CSGd()MMYaHb8dfi5EEIamTphdss%@5M4%tUWR|7#
z1{q|H($Bri<@}7RI_<4KLC5p;@lDW-2|3|GI@Yc<m;$p~B53X_82~EB@Tx>)LzN|U
z_kF-S&R^;dxP=0yWy~lBs2u$QCoZYCKJTEixxIdDHcNs0{b&^pew;Eunt=Uk+ZR<K
z*kFFXk+00fgzi8$j16le37t=$G&d1+_FPzK6@V1m8lrzo-ztH!oLyn`28z{uNE?j)
z`e-re<RTg+m?(icT7{%rieRZ+IUDq*qQbxO8i0Ln7Wuq%nOlZKQ*ZF_Zrcv!=EfK>
zc67HVm7ub9SO4xJ@w4+9B0m9uT_BswQ65^e!+<g0w?+=~tCrEt{&>0=RqbM1t5f@P
zDf=5f3^brh`;Jdp=I3At!)_wU4H3=O(IiJcz1I`sR+{JZKQzXNENNC9KhWPx98BQl
zLA(E71ZwrL&9!5MNM`XzY~@j(+UcNo(YHLaBPW*^D>?N-U0_Ist<W%V;h|oayJ1}(
zJx#l>+RT_vQuiQ1eHXyEI7;CbV`ut`h587#I`67Em^;!#Q$6ae8JTx&%Ax~!xm+i)
zl&Y0BtRYC$AchG&>IBxyd<k!56+bc$cO;Em2Exe_BY}%5gw@?9tVt~_2EOsD&TIbB
zotFHB<+dqSQ)gVAtpi?<335($v!kpJO^Xc?-sb#W7yf!JNV8<3W6Iy(ur>jTc!5Uf
z;}rOVCbEYA_y$@q@*L}9hc{h8N%@FP6EQrl6(XklngTOUi#Zz&p{V@o`nJnZ<-Tjp
zj$jM*CDhyzMpjI~1f)1aD6I^0gem#GT=nA3X7=YL7cSoV-K1b~b&;iOWdPKojAA3<
zr7JNJ(@otc&;?P{lZNCpT-_%)`?cum#Y~J4#7U5`kc*o{owM)ajd#DHcJ?4y3u&~{
zxn#jBCBH4E2M3e|?P$GH^)aRH@WCW7Tqq9Pifss!6a5umVv*2Zgr~Wdrn9oYZZP@0
z+4Joc#Pt8YFx7y5hwcw%F79`g542=`k(rfHo=7<tvpB`3;s`IOXq95y?lKybfPAk6
z|8UaKBAu=0FN0}yzHoe5grPy4oD{jgmymGt9~#yTFx2WFso5Vt7ioSa7e}|_M6Wh$
zFKjyNeu@o3Qy~TZ?Lc^Z?00IBeL4%j@1G3+`8g;PAP*o90$S<4GK6j4yFkxioxXGB
z_l#n4WA&N|d4e><uTnGXB!XKD0@>|S)Wn~UaKpwDOGTO?@^IYJ@Z@rD(a-yeBod2y
z@XoE%Z)x+HBzU!>*XY{3^z?SHvd%Y~s#XV5OG9kA`bmrOF0#Ww2Ya!{s^j&z(ZM&I
zy*L@GCq_k&KX9NKvT8@EW)hSM?huOKim`mU;+!>&Y3;KQDmqt8W-+g&A`|W?mI9Xb
zTP}X}f4S@UF!4J|$g~$vW+^k@FRhdQl%VZ~0b9;t((NsAJuTCtQ9=;z<ujS@_l?AV
zXi)pC1%XvJJIV&J>0cOW8lfne>$ig8&4j{vk5JM91B;}rM<y==U8SI5&j0%bvN~=!
zg$MucIG@@k3OijP!xzbVp<Hj%I{s(6bi+oW=3L#a*sroC)m2`%$<2N>A!X7xW9{Q4
zX(kIVXaFf_z?$u8d<~T3e`x$__RS6Nw;X0ZPvFY#$c|v`)dg<TU(c*u2t+5f`#=Qz
zRm%H5`v0_lx1s+u?R>-YSDDU5alUyaZEK1dNutKAVve5{lomS5QB@Z>1<@w{4=v`I
z_<kjtNI_jSeg5xzeP*nhw?pwNfv~I&|AyD;WP5%?#6)oVvnQV#4L#oDd_Qlmp)Ol?
zhBDYhz}@_X{5u~N0ONDmsPD6|`HM+2a6x2zUoF?4dT;b~v^zd`MO~|4mC+Z4(U4Uy
zan_%nW-zCCAb|`Sy(l4hQsCir?O*vZ7jX-K@}st>U8KP--H`LXj+W+Z@IW`yqOS%~
zV`(_eUW$jyWF0D?j5&Pd#A1D4TV>Y}K0kLQm-G7;m@nZhAh&VgGp^EM9T!zt9z>W3
zX6qD;FY{+Das&v>Rm}M0l=QLeG?_{CuO3~Vd6B*shA!!8$Xn#{U4M21+RIDWLw9}o
zlmYq?cu2YWhZwT~gM`fYf;~enx%~EzIeAN9D_zREJz<97;_9mbj0gfTW=<hzoXtGH
zny<Y{*usOtOJzKnBL~HwvJ-rZu!cp#<qNvNvSO3$n6HC~(S`!6u*|}(J)zce1ws0)
zDXNwk_*qm8L?VBW6H^VzTfnEUOtFl4U&BpZU7GXz3hl{7r_G4_!2tZL^zSX4n3Sp>
zqJ)`x+Bz65{F!>BFC1N;9em*_UR*u&246g9?DZFw#mUi0>$F%2J=)=4Pr?U{=g;g5
zG|`-Q867pt(%yE`GrOrX`~9)yNOSoaDmiFLeQ}Ucfqe}T9HqGawiZVoG$(^X+Y2|8
z;>p%0sx9;TK^y`JQR0oq$ZVCuzo+OypT@|KFvEc!Nzv{6I6Ko~a$0@uU7+Q&^K&Sx
zcF31O`NNaMMcXC8!Kjt1LM4OC{I5>Bok?+0x~{lAYkF(g{EQESKpz`T8K(|?0kWh1
z!*9PT=hmk44;hf(21bMJ>X$*Z@=y)^iD#N-%!nK9FSV4Mu&G%~2XBa5dBBet930^J
zZ+N0lK95G$*33EedQuy3=iB6ub%BaDR=Oz<NzjA(E&JKb;lO;vB1GTjDnbI3^#!42
zLz4v5BdV;OJN!W27jR!UYE?DtPpWoq3C>;rMV7ARnx0j`v@3md2CJ;OVH*_``=y1e
z2GF0y`+AtH?!N&r^j4B2&m8&fTdvI3hRRd^peWf!q0N=Hm`EU?+tH9C-FzP9_bgCn
zq<F{-bR5f$oRC{shRMD5;@%SspR_R|&~~w{LUG`fN>3X+q&xn$!()!$@D8{91P5pT
z<6IoC)84%nq(?t8cmft#xKPE@3$|uIY4WVb&v%lPB!7eW9bVSUlrhJAJg@x~Rc>Nw
zhQa@3JD)yu-b-cIQUR6!ao4ybki)x4iXSYcQa4>|F)C6wK-L4CR$p(JR-Y$|^$NKb
zs((f+NfM5Tk5*i-%qE3ajbAO7y3m^zIrh>U1zv3R>$JCl1vD^Zjs`udu3I&sw?xs)
zx`TKFt}w8~-;ICB81`qw*Mo0hP3{k3cRjkSmc};6STr|aFT*4=n*ANc!o!W|-FhK&
z@w6c;MfT1kU+t}Nd3Ry~^8z|7fv=d*1|`6q<*3hE|3lfT5>BHkU$oq&WVho^vKAFR
z$3=ujk7+*i{i5#}?HZhX$a%I5)E$z4zK3!|r5Sy0Kj3}`Eg)Q+@&x^A{<10Kmi=C}
zP}gAkb^o9rpsWrlPMhJ+XJ%<`mU5vwq9R3m+DsG|RFG%L54g5_ZX&nIMM%theZn0I
z2$=RU=b3tqC%ra4$jEpJu%&yL1$fTfQe>h8VlK>;AwGd}dct8!f#hCpHVKi(JhT63
zAL`BtKy)<u1za+6>E@Z7+Ob_Y#mhP*xLapRRXxY1ZbOA0Gn>rH`cNodJX5NvsDsT+
zq~+*kwnmGDm*r4(V}Y00L8k$I9_~^9!rkS4QqWCkLf5?ZiDmb<*fE%+{Y~wR_!L*i
zOV?$q?Rp~q?|!ymEIBk*=@Y+VWl`Z|X(LC;K1+sz;G8-LB4;%+ZDrE$Bl|*gmw@)`
zm8+NMI4_h;mTpHw80>k;RfIBoSUNxHcevE7a!9$0_tfEOkn!9|nwQ2VW}%L==eM-&
z+r7>MCY^4Mbo`FCQeSbD2fcxh)h53!_40Q$Jjm!4P6DHC&v8yllBN@^{L+ESClCcG
zqD9CKan(;#_{sUj9)q$>(~_H2(j*rX*|*lU<@r+holEi<on;3|phLz1`8;Gi#sxcT
zDu6|k6?PqOJ=F)jfqxWQqFU^prt)u<Ls}Oj6dha(GVQ+&(%=S`WfK>nMR*#PD6o=l
zESmm_K9xb6Q}v!PSk}YRs^+RY!MNNiGTPcsmB*@+c{ve9HuqKPgX1ge_&n|_7kJu^
zU4olw-}1q=n>|~=a1g8|!(y^>a0r|uLG{_!f^B*1TT126vJ0N&kk^+oV;@$5aYhq7
z&B8&ymm^88)3^ir@ol@k4CYtv$r^5z5Q8zrjDL8dY?b8?vJS>j_%y6G8=h8TM-t@+
zh1b2371Af&Gaq@k%o;0dOHgm#P$yg(w>1O#4@>Bin)@()Dx0k+AA$#*i#aG;@x_hA
zM(+@>YE1&8qpDW3i>unfc?DgLYJ{crragt)(Wp=2UOMuUMn!5bJ;wUqMZfQy-@RJL
zge{S^gxd|@(s42SU2SCE0Au~^(PHVBi%&o=0H3lkk)E*327E69ag&4|+kqRA2c|%6
zv>GBZ{17B$?iJcQF6_py&gQeVvh9iXb`i>+mT(&|L02QMlRtx&M*;1uJ3oZfNZEMd
zkiBE?^Z28Zg7&UzBSsRpsI@Q@{BbMOTcc6*p8Ip(z1<8b-uP8>%`5&iHQ51OjML#F
zjLv?Pe<JKwI}<*l)Er2tLIa$60$swu#4_=v;xEF9SVXN50cr8<DNPRX;_PXQ>3jqh
zjG_*_=uEUfebygO9e%j;C>|zM)&8aQZH_9deiK-gIglO_DVdD%?PvMjbC(n`DPG6c
zk<!^H+`gB-6va#>eXPd2HU|I`@vYTpzA?f<xPi)S5ya7w9Ss)ut(cKZ6(oVW1hL{3
z%5a)NRVs$S!N55uy%|+<ADbmapdA=*P?Y;~ia3zku~)i^U62?O3NJS^vySB&sXAqf
zo(JqS7#^q<rL??cNOtz8h$iCB!(W)J9A~7etUQB+rxOYrxl@vcF}<JQhG5%Y|1H|j
z#?F~|^G3WvLd0wPt|B9~j81MC@rEK`loh6@8@E2l!`~Yt&R()ZAH4YDGvyps${7v7
z4wn2{obgu56PpGnU7t>COnWC)?}bSZ6APmj0T~k}y?&{IiE+D>&mgwfSyL;*GK>0X
z5uXRyZL?O>@dAx#D0VXsGw(eaPu7V^xF6og8af?2^~dH*Z(8EF_RwPL*O~^E8c#*u
zbFj8tW&(fjHvGRYK4^L0;Za4rDG~+TbIcV-vE|`Utw4}d&i+HF5QyXp!$I4+azBTW
zAs*4g4dErkFbzyz0(zGm`5zh%*&wBtvqXm)L8Vw6`hB8C+OeKW23YgXfqzXUPFapn
ztoO`v{{p`IV(}Ka8Pg<~KB_s)>U&o&`tYMjV}~bmj@mu0EuajOF04+VcjCyCH!KD1
z=~z(A!2#H=QWJ1Ekap~CZmz-nvS`P9FraKLRn$!=^z_1|<kGS7=!1=Z;u9?jvEoj1
z3#VI~P|@0X1eqOt>((1o8S&ggLfEN<gxg1f>6pn)mAcUHP9!8WW$#%2H3QgBEufPr
zJgN6FN@f<=Ce}iSI5Zf=&EFIE^bXNOT`J~%soCYrhZ(9D@`9*GH}+ZQ`2z>|S5Cs!
zS-DkNsgHR!Khm0*SgH6Q45TrJrNXlQ>||yx_>1c0$7Z2<LT}#Wv?*Ku7U$X7*ZnY!
zg$Y~u+JGOUmV-rqt)Gu^;3gmJ@^a#zK1rK_f6IJNJ=hOHwu?o3Q>~M4ijOK+$+G-C
zW6?5oAjYojF6-QW?Y6&3mm+s&@>W6+*=?ftDTDqNF+OVeKt1UxXQ1Ca1+6AFs+bIY
zJxB%8D{W59v>xl(j*y_OsRe(ex-{HqrCLgK50!+Z9c(_eI`XCI7(PRq2GxKubDY$6
zgNhJCoRPqiZj8LYd$r@GNmT^5N_5XDpshcRk6`7A3obO)Yy@OYXxcN_J5y*_UumSa
zz0EC~cDn48L7^HtFlxgk;Wy|g{9b6??bu$lEw=Ynq593Zg=xUT$IGwMC-93y=w4I1
zn$)n0yx&NI91Rv@!9em*=W&kd!n})qcNTZ17GvyGv(bzt;Nnwsh-qIiXVGl^^j7f8
zp2Tj4{o)b1D10=nTn=8X!0v{N)`7JUHvr|uv2LaL7cSA31Fvw<Tl9^aXRZ|{{%)RE
za6o<X=IwuI!XH(>E$lo8zHj_L!^`=Zo5C~qGopta@ST-ibK0-JLhb_7tI3-xy_?L_
zct5Z!yx*J8t%$PDG}q*NgP!BeLW(`bnKc`+bi>pDh1LPbL1=0iUEc@pTVOJg?nPim
zSHG+gJ4LW&6o#6u+PQI>2im9@n#UU%nh)0x!E#;8zAr0U3htP)em-i=c>KA1QXgP`
zeQxiI{T0a*51}b{lpJ?@m*@pNJGLtG`}dvbdwX-}$d4L8#IwcUZqmV7@ti}-Aa$H2
z$xIx+!yyk4s~fQO*4G|q?nT9&qqF*c*aVy9<g7J0HD)oV!5J4p7!RptbXpb>tNGrM
zu(5g8fwAd4r*ePFXhzj7>TpB)^CP{@sP_?5U<y6J=r4<@RQndc$~U54AFFstvEzi8
z2tVFhCO$hHnEdK^4K-?5OEM(Vw>G<zck<0l5*kOr=spgLp^cOViO_~#M!Slj%K{>W
z>+}xQ)APanBn`4OovM1s!>V)_JlqE%y`8dYv4xj&cs111Fm%FlE_En0<RP|Ou()$8
z_OjbV>;8%A>AB3zGAq{ie?IGbgRuX1s_p-?&netBTOy7R$J*N7ZYO8NB}9K=dV%Jx
zuBU6{m{FzPyeM}5r};aTy@DGt%sR#xMGfeTil)Z8!@8>*?~}n3O=T~xb8nqrRT$`K
z>Fg=!9uGg&mZSGJ{YQHt-SS1)>LFc7g}ku6m3kmYii-Yn=In{c(@X}i$l7gdXBQDf
zm>F4lSVpk<&aP~(yUYDQG)$dkT^Mq~qZVWeHfT<8Q%o+R_`buy{qlapS(oxl<f~(<
zV;<O?bt}5XzQx|ft0Rl^SihF+lxAp}(roHCVi#ktxy00{WAQGn;fAQbWkUJ-5dXS@
z6QlX^3n{;^YGjtoQ!~oy%h@6Fm%jOFV=evGHc@emnY)w)91DEz1DEQ<d1oBZTIr90
zE)COStqr$~nH8p*SIYZ<Ya?t?%fPze!5@TfvL+&>ci@%np~>DS9@ZW!N}usBIf&a4
z$~lGb!#l(ex`3gzUk18mQylNbe2*-UE=o1j93rQIeobW-U{QpNANdHHxPFR~q*_x}
zAV_RTgAtB&CtW5J$$lQc9=iw|EV<omjyj{K|1HQIIOdPJ>_Q3v?+W3=0MgdqrZ?6u
z;Y&cu&fF~%Jp9W^{f_p)Iz}Tv6a6BWS)@jG?q*WIMI_mgF4tjF#)X`ilzzFArknVr
zMVLo6CU&v^xaTCzqzL+Qm*LFlc1TD?A&Y>np-0dG+&ucW+=H=!rx+6<&Z|S9rCC3z
z$2WSEr|0_eoDW*3!d_WGC}_0T#*tJ~@^+GQgA3iDAO{|KrN2d*ucX+|pe2~bx)WP&
zVHWl3mq~6Fx)>^qS4R-?WT2|-0gm#7fn8~_+*VC^s|f>u&Y^;eA%xC#v68AMudC{<
zFFr*Q7L)482=*QpJ&VbA>|!sbBODhI7Cmb?UJ@XWR$7aVma~Wv53S&ec3*ganM%g9
zjDMF}A9i7OQqlE2%l(%i&={=l-MBK;l_9?$*`g9uJ^b|m&eVbS!V)=Cf1U&EYOXEw
z@XMpUE!A2(y`FO&RT2jjAdx$NL2k5{{Cq1h3@VlIjeua?2)-+mF|?B~Ek`L=IDWZK
z+aQ6`k*6qU!EE`%?|%J6Bi$A!Uk2ytxPMG*>^XNWak36W!gHO@LuaQOjlPw25Jo4*
zsaI0V!aWs}Aa>B#R#770K$4fgpskYZCke;_)^1qPj1Dr07#h(iZvMsJE}kynM7Qu`
zGkq5MK@a1t$Kq<rO0Fb$Y#?DCoeexDxYX(?uLuo}jMVfKpJWo-gBs}RsE_I`XoFU=
zgfoux2ijRNzL1+R;m$_TGb(*RrL?!VQm(x-J(d#KX}|4Q*^Pgd%<3JaAHuOSp6K#k
zwKy>$)Ff=%sA=+T{&pxi_X|<upW?tl=)h262g6h~^+)$0Gc36Fg))@nZ7AFc(q2z@
z`L^8?VbR<;GU%Q1s^THtv~5X%)}+j~Y>#j;!A!~tcF;fLcD=AMhj4%xpQ7!GOM@>I
z6Vrw%Xe-wOCq+mJ1uc`g27^iSD2Ht{twlY+FAu|2Zs227?JRHmuMRri#Ri=%CY3S8
zzkiHH`#Qw~)z8}V)L)-w>#P9);>n+ona18jgYpm|&6{8GrhG?+3l4(2G|Vm&`>9uA
z^@bOS#lkqB*3af0;`DAD6vGd2g+F{x-&bclvud7<Id1D*r5>#SN#7R!mK?@Uty_${
z?(C$d#@=iB$-I7ut}=e3mN!X!y4bH;Mk;+o(Q<9!)!*l0mj;C66rZnsf<8&t4>2#;
zCW#w+&sDm-Bd7(wTnnZ3piaW}wiIg=3hR$NGg}jlztsX}BI;gS|D%*LV(m95`-SZ@
zO!lhAKmqv)=XlM;M!HFY2&LZh0VV?g>2Hu&c9e%`MHrAA-&KzV{4gEXy?|8X<gn;%
zTygIv<cU;~bOObn@GnkWOwKp>IyKMoJa|^R=>lYrdVzeJSoV)$kVOPz%?=->^j)7&
ze~RFwr={S-XZB*eb@1+Z+<jG5eEuh|mmbC1kq7Au{)5S6{N?Xf&Wx!`PoUQh)DW<#
za^`12-hsVzvn}$Oq}Iw|cUBSI0z~rMw<>uN=BjZ$NaxM#oq8fmXK$4^t^O^b$2f|g
z-<C>Cz-tP_A7rLOs=~;(BlWE&Il^i&)<@C@HvFDBBj0Nn%-*LRE!&AY??VD|S6zMn
zv;{n-9{b;mPFWr}X8g%pa`f&+WqVVyq-J&)l`Cg+H%c8%PHq_L4X@?N>V|8YhewE)
ziw|+{!Po~TzcLM*DsOvk!D<G9E0Gc0wsmiC7(3_i56i{9Tj3&T-mv9`EDj^a=34nZ
zm>vd(7Rd4XH6~E1A4>9hY(*EA=N2PaKwC&mT!9j=Zj5RBNMve0)Hi?-iONIOsvlw5
zqhIUQ;2B>g4pp@azte86{ZUjan)@XkL@5%7@w^C$O+wa*!C}Ve4`?=9BR@&I^TB~Q
zu^k$Sy{#AFHzYLKgW092Gx7F{XZasy0O_(-S2k#oh16{Qjq$F{!V<8Y))S&)C?;9M
zi1CklQIW;HQEh)$GH#e6=TAwxON8Ly$N1xqbaTFVI*sFC!oIiLoTzTYza^coOCD4?
z?z}O1;r`j1f%ROAa5iMJu8P7CLC>19637XsOP7>k)7jc{w9bg7);P&AF_M`%R-V9D
zhVgQ%zHFoeLi?e2YL)KYR67xZT`1s0Iob1n_NSi==IT@R_2RcP+nlB;7L3hJoM)P|
zs7S^lXO_q5zAQESbV2@TWI8nE&xZdb!Y&@Xp>>*Vg_(|&snIa~0Z}Z+@Rk#_zvSq4
z`EoHm*lzcV5b4^eEVe<UeiJHSGV`S1dUbTqT~|b!Aoz4-ff&<Mq5MbQm`FrpGncij
zfDDTu0|YIb1v;?Q?e*7tbuM`;zt4jr#tvAb4Y7%>?T}o((t%Y%7<OGoGz7P2>PvVV
z4K6Nh6A_%*AqgI(OW$<jY3a9KJ_NH@w|?MXcg|_~eT#TUv}W?)q~K2Md<t?9Z;fx;
zw4}R?9fTD^A)49zqi(DrUn6@czNDu&D{dwWw81RoFD8X4{lx)Gf6JRahUmirs+TA|
ztItCm^Ml2ER8K01U5C8rJhtqI9W3Wj5Qes4mg0GYW|%PUW&ldn;5o?h<8cFQ!A^62
zyB&~}$=8gY=U%eHeK#U~JcBzN8EKyQ1)%&>BUA2b!7H(-@<e~9)b)_1IK7Ic%#P$W
z+<YmI@(<O0wWsdU)i5cQ=QUy2{Mk7>>`3_|NbIh>^4vJwjuZoqb_ayBv$Wd2S4-^y
zD!ezg<3@k{gMv*9DHEPnNY2gh>J_Mthd?n6b%n|P0Rh9_4q}xlB57`794%Zcyc)R3
zf!&0q#HsZFMM3@}vo2{C4LY}#$B`2Q#Q3zh?TU0FzCv;1L~!17<?BEcqsVR$l5q|e
z<!Y>5FKsh2)Ay|<QkU|K-x@W4wiRyjIntG?-3wcRTd-CgMxR095p<XcQEP?B(~rvM
zfs<01U=1{?8N$U^Dw}gzLb7b(<h6oh<%9=6KiIXUb=rOrwkOo)Ty4cc0<FpIBZ3#l
z#h_gNyK}h?R4_HmOvZ9AHxzfR@Ke=>W_``pA*-+V#@Hgo=BU5q7xqGUJNRt^<ryqq
zuq=q9@7)U>)HI0#_7J7#+oM8yG)be?_e$Vmu;98`^&l1((!kSF>jKB>Vlg>}`Kv~p
z^`ee2>%~-P^?zuC0@Nxmn%39bejF2c%~w{8HSGO|*6i2-uI1)Nb4cs~NxO`Nh`P?2
zsWER0qUs(_-ct!P3A8nAxJVG#(uMMjPnkPmeB%&xLH~ki@BU8QpS9*WDEbE=Kc+Ta
zztnO=_wMwMT%~qLoztixq<<+lQYtZZoRKrqRe{f%l(@*Au=!7wUow}Nu6`Jwt-X|Z
zwZO=+u-PChO^ZAoPQ7WnO~A~E@LJRQub_pC%8&UjmS#CELGF=HRx+7y*S$LIr4Et7
zN<)?WA@9ijnqKkqzY#2mTAs*?wu$}w-E?sd`DdNRa3}vt!hX*%R9)}B#O^ke$}yB;
zCzO3y-af7xxB&Nlji8N<xarc-g&o{dd~t{C1YKlb#*{6OdO1n{RSGJ|+|^Kh;*k2~
z`Ry|0P}-SI8_Awq%cGaO_fPaW3R_A+y6dwo#VKK6oioadD$)pu_XBCZq2oC&OiHwC
z{&YnZS_Hedu7BY@o%S3^`$1AQ-~`0dm^x)_{n|8Z46CK(`cN7>@TOMUXaMr4;f<7V
zYOj|hfx2wQuWR7LIwW46+9iCva=<(>VnHH@^n4HNfrmt)Jn8K#g$NnCBhT@?P?yR4
zpn6B2zm_=FYi2{#6m7i>Z(+-^pas{J%1=Th>ua4cKlIYxQv2bYSP<r;Op3W_KEp#`
zhnZ@j<zBlw={ruPTU$pmtjMJCfuJDsp0F~TD}33new_UofXY#GQZXqb22_2NpQr}g
zk0^mYRsVM@{MtsPEh~F_$&ZfES|UA@LGa3Pi$n~?x?Mqj4EXAEmvrZPpfN|K6v(F-
z`|q&RKL_<DjUPr*3Kp}zeAs_$k)Op8{Ma6ig!I_lCe$7$?Z()8a=pE^$G>AWFQIDA
zOSDnM=B5+m8ZQPkc=fjT{Yx<rks~8w&nL*b5Z;R+1Y|BC=pa<+=Bn~4u;syc1P|Hm
zVba6a+Jf%NybU@U1&fG{2|v*6e<yqr1f#la561o&X>l<lgELc0jRcU{+?W#R(Y$+y
z(aIcQs$CZ~ePEOp_*`H&$>O!nD%*zR?ikqL$(bMBE|1jn89TF4R#g|?jpGtAJw^K?
zcJ-+XMZ(q_vMcGmcZSo-!T50SP1@wFlVL~00!Mr0`b;Kdhr(1DkT#52P=>!3jphX1
ztC{8!8+x`PBeo{}Z|8m7slk3u5B26|pO4&lZJ~6)M?KCI7N#3RYP4Y7UF2KAv*hnV
zjd_sV_-RWQmOHO&D)w(j^9FNJ;k@=7;Y|92^7u&36Ikh8wBrd#&*5rBcN$@W9fmpf
zs9I^kkdj!QePn2zDaRJSi*yD5h7wn@ViC5N2fv((nXzMj`NUH+Ls7>;xlM1|A~X77
zX|_{{84%LLnE6SmQA5w1b8GWN0!hW?VLs7{g-0$&?t`iaFCln;KJ#!>D;-(VEtbgo
zWoW)HV#V<<hSV6?3eC0R%5wLd?T>x!eW|Rh6sVt3_Gs6>PQ7Y={XMC*Mff3YXkNPw
z>J9!txi{1sp>5I1ztj6D&$ve_Cyqq~EP>vBn7@1fzH3Ttav@~yAEHQCiK6QNY#-qN
z?<W6$?PpIpb&*6vlKurIpioYB&TW;TUjD((2K)j!)b4kw#w{K}9mpHS$u=_dE)GrZ
z^pSzUBW=xGNobIlw5(Q$BqfG*#i%w!`l9Q!<@@SPIB+2O;9KR+E6jv@*4LUh)B2>z
z&8E@>tkcT={#qe%NXf@~GhUC<qS{t~hqq-rc&7u;;O+9;$2Pu3MbG&SgO9=w?(o&4
zS<4Upu8!|c_{yo@#Uh=nhIlpwGc~$&*bSwXy+O8ZZ3#APzBh;EGRJelq63!_p-S@F
z2Z!YxgsArE6VP(DC=u`Z+-p5=V@C4`iw^CNnLo%k;0e$eX=(eEciB^+T!5^8&Yz|_
zYb`XTYee-yzueqP8x--C7i<4Y5Eq`jOeA+=Z;;ZcdnFgK*;rb2Th1l9iYNc9+qhjw
zT*Gtgyl$i2TidV55x${N%WDc5fPq|n%Bk5ZS3ka|Cw;>ml`~497q7h*0m52bk$2-L
zxJgizT3G6}H)kZ^8xT8E3ad)f{?J>csE82fTY*~35)v3gWpRM?4de%<WiQ~_34WFF
z($&(NO*#ym)L-lFdl4E|o0n@%+t!U3F7j-={(fZ`W0dknuM_Pzl#q!os*28PQm`pM
z{Ee9x3XBBmat25G)s$kE;4?Q)%~VZ(eepGIEybvg=ko7&1LUHs{l;yFAFZDoI?z!`
z?SZ};ZN#hh`-~L4H6deyo+3IOYJ2VOR3YjElDMO=H8CnzdlJL1<OknCjAR>onP4k<
zjg#@3<!k=KK(oK4hCAkCBr5EAveMj3d7}(_{M!^Dtfd>Ue8I>;-g;0${>6Pyyg#j#
zb0xmDJ!{fC+M8DB($f5MyD!$uN7ukdOMTk#;&^>^gIjYn0dvwRz`Z{k=2!+1sJmzP
zB5$QQ1l4e<T?>DM=_W;MsSL~=Eo1Om4uaU<1>i5g+C5WH`%co5k6V^I{)T$e_Z`*k
z7p@&*S;O*a$l~aOS^u|>HBJXx$FJx<O$&J_f#tb3PRDB73z_>Ri37^84q-P|#82YE
zF6^E271wt3+w{xmY#qbQDm$^dmgN#(D{FIyxrLH;b+oxkncK-v={?sXvsl-f4b~RI
zwi61P`zO_!?Zn9^%ZQvSo8uw<v&!?6z^0@ZG$W|8Xgu0EJhKLI{6sulB!-vdEP2TG
zQgkOP3!>Sf<7LUYGEdb-Ve~ojWCa!dGVbr;pk$v6ZQJrMkXSD<55XDqPNSnsxCh3O
zj*|r$+a`Rhm!yIk{9QTso9V9#o?GFsn0vx2d3<yBM|;C_8Mym<s>%~#J}EshoSsRu
zja!c*a16D*gy)Y=%WByRH;B>W9u~{BPD_s?EJ6fVT%0~}T$R74-^D73h-Q5*&T~?G
zAGFM8)bk5EK0<A{)AqA+YvTv?ImG5aG-avnTi{|q_ReOMY2de3hwuz1EL4+-Rh*6s
zB*k2jl8yRB5OnM^Hi3OHJ_d({<O#41yFQdsEO$%Yq)>k&R?}>J&iJOcCC}c#Ocrb5
zU`>tALwWQpVTSiyqLJad0_?`7u|teD^F|R<>_}rVT1L@9s*1WC-T0QS#vnXRjw`-b
zf99Y|L;Z3e_Mv3R#R1IVx3`?$#)Lvhr9N_fwTU%7tclg<Pju3$`q}!4sI*W$R9&(e
zfBb+PyN$-jWncrfr5qpBy~S<6eEV|SSZ{wq;lcP{=H}6VXvD6|3U8ZMurv5y_4MA?
zmU1t2PX1`D*_-D7gNQ+uZ4SK%N{&KE34XE>S^LbQy_bpgcWr7`inZbdwz<LO+qg+I
zreFvBWcvBzl~4faR`a@Py&$9b3k?q5a|08;-C?Ff+zTJ{OQcIUp9VS&e#CB?wQb2h
zbGCCtk2#(HJ;)pi3Y`|`HOfmPs;aVWh3Vw7cuD(RTGm$unDsXVd@xt?NEE75narCP
zDWv#G{DFPS%#f_w&Tp%t7**0uoq6jL;@UI!@wL?^c=S`o)q|s6u#v8B-Gkq<O0Yw?
zZKvW8#(f=M2)Jskwq<F~t<~1A>XawDqb(5bpR%8`x4>=4^X`-F-*O3!jg2q*i;#LV
z*LkTp2@IEa^hx6794?0<kjHD-P1Sq?tG&lm$kY`>E7qTR?`!Y5yp<D}i*L2|P{?K^
ztLLr=_ViL%cbBtLEWjGdPtXF4KjwPH@ylC%Ob%|B#9bF7LVtl2O5m8(<U$G?9%PpF
zF&z{i>lu+c3TaZxWZJM0S2@zpy3r1Ftb{CLH8sy|`&66Kvf0!gsG$v0*keUMPw%Z2
zTVE6+Kn40d#9fkl&gcCNWRl}tdj*0ZrqAPgliICe>@?rzEXHs%^(RT!M$%>e9R{L#
zba59u4pAX=Jn^iZiV?qFJ_H;av8bsLR}D$KaE*!BOiaOu5B!uYh}5!d(?-5DZU`Vk
zSufV+PE_Zk)Vtqj9{_NBFS5d&2;q1d#A(b)JPW=bmevLs#B627^n_s-p44z7??t#u
z1`HM8+B^zxE5xrf6R(fz77R#p`!tx%dqoL-%iRt<e@7W&R1+G#9kHfpi`&9;@aKzi
zmI>o~|HHi7Ne8X=4<B~z3Jn1_RXt+8h+sFVG&}+FM^|$Do4SYnYv)7BK{-hpG;2M~
zq)g8<YO(}WP0rXYMWQC)=-h?2A#1=O<8F{6sJG%XX|2hY4wxx8&{C8E7Z!FU&4tdI
zU~o<;nTUg8M8H$h)tx?9P~X*S&q&#noTQc+5$tJ-jiS0kWObJ6%(Bdh2S|>z`1^uh
zt9L{12|9Fq^F8wf*jt}Ocb@ZO#DRq*nkl9|Y9xZau11q<0tv`aQU@1}*xe-KWxHzU
z-%DNO;82lx_trpp4<hnBCqCk?5;NFG{!4;;Xnnkp+k6o~G3u$U9(eiUWW%CbC^7Y^
zDCzclXtjFQIF^l}fnE4gyO#VmsT%!K^G|@o8QnsJNlOBs#1ba!xs7IX3wRGJ(rk8}
zmm4$m)Tb^gQ(DQ1o#ks11N4m+N$fxVOy1EhGUr_eEj8MZ&bvDCvC}QV2C&q3HudBj
z---^5?F4A}tD#TosT!gjVLa@n?1>jbPm3pXavmD?ZVXCJL&d#-o4+o4V&yG{0o2>K
z)FpSs_3l);`!DYzkJNZ^WB<OcJkbm79F7<f{k>=~P;23^76i*$VZpX-gnR)kEE~x<
zv%qn=-1npVxD&oob1YTXT*>a)e#W=qeKqO4V#Z5?7ynfny{w@TG|))WTF2EokDTZ>
zu<{JnZ!?ZL0ClwOJ;fH?)c74WU^&R?&deiF@v=q=9Sq<t1s+P}Nnnxr*VMPzba;jb
zJjuCYw}WObS9jy?ymA-?)P|uZY)!3DW%JT2oXX;G(>vp>RYRN!9`V_1@W_zxphZ~u
z%orEB)k{?Ldm>okJxKw;b^z+yn8oy#i$!@u>BUFL2lf62UK`_to2rD5;C13@gg&kg
zo@q<*8Q+?`ILl}30dGy-?X@zlU*<`0k9qY$FK^JT<StKY-a)k)n!jiIFRfMFWnmBv
zz$Th4ej9xfqGb0s{{y6+^}`4a`jD_?#|6&L>LnrkZ%viLe`uuZe!K4m`jJ7O&R%Vw
z5ZLux{Y~0>W*Bzca~64U>1R0b2+dw$XV#bxR}cC%zR5HuiG=?0{YA3jtT2&zS)dh&
z%yVPtD@_n;(7(n0hSzhj8Fn+NWa^oyh2x#SRIj;QXK+Ywu;%-<{dK2Q5a>f|7TCBX
zi?!f|)x2UV>Be79<Sa+yli>VKB52KEajZGDWdS6O<2-TcSP1{w+W2VSlzvrwX3R)b
zc-s2iHC3Ax>&k-wwEP^a{L3Dua4M5=#6c5C#;*G<W1JasP%RkRPcD)-OP9`xSQpyJ
z{(#1K0B`25b!oe3`CPF9zMS+*fM}4kw(v*}ZPET4=ki6zqbqDToyl`xqjb`vQdV?g
z&-0>7%2ehukyy;xCzuQ-Kjus3E`OUVnI;QoZJ_fG*G*`pLFD7~FaI8h=0)+#jso@a
zC~L<A-BwvKE?bH*DrH4A;ae@Y<FA_kwDZ-ayVfkw4khylV3xbidCVMD)ZU7O=zBM*
z8YYLQ5P0ye0)Lt&<}QfzKnX8|Z|ef3*s9bRZ=-g%x@{Zx+;i@#{){W2f3(x*4WR!Y
z%$-$JTkjjLaVVuoi@Q_Y-QC@_xI=M*7MI{qpg;(&Apwe8i+gZ)cc)mP{5E?Z?T_%!
zOlESp4%V!!=Y8(`x=4Rx#|9lfS!l1ZD!*`6E9AY7E1jnHwyo{7*aO*m(9yw7Y+eKq
z9;exU&HPWyl*JI9%;8H-1wt2Zo!-4~L22eKu}w{u%@6Et%H8yf`71Coemf3Q!L_6a
zVS?{fcb}BO(bY?F|1Z~Our6L*DmXi+SCd#6NIE}#@H#h5ut((^z(1*)#w|~Ruviw6
z3kqPEy5Z(q7xtDra^-*S@MHU#ZRX?dlD2qZ-_ai6u$M7l-1W;ycQoFc<|KrbHfViM
zVT*8x&)P<V=RtctHdEtEK&mpM&1V2XN?<hZZmNqlK!10whFf1vk{LbCY;=6%kV_Sk
z>cs*$v_;RIYHKz)kJN`J*wB>;@R$lZiTXl=KHm$%2kcE0hCNW-j1?AnN>$$33n67V
zQ8&T!kp}kLHZ$r2{w~^g+N@L`XGJV5eJGR+tf!{-wy;wHP0AL7*sI)UIjNCJY=GOZ
zA}8s690l8Zj#!@)g1BUAdS%=6O_N5VM+O5vA}Ox(AN?Z!=>nI*mv^8EM?g{*k3nZT
zwm{rncbCL_95bAUPN%ONY$swKRrb={3=(rFoQHdlynU+rbiJ$m8ow0CoQzJl=pq3>
z*Xr&4@3N_?+}!p$+G93Q*ZC&s<cCSDJ<v3fa}lPmHX;LRHxq*RXb>q~`-AIKbT50l
zFM)Ue1jukOS5zHJs(3~V)mf=>HDXcz+9D^1-D=bWSNqz<0?jj!@Gr8YxDO<_jBWyV
z%R^X6kK9v7$EDz2DjW@q+ahZv3S#w}zwc&mPp8@6i}O4iwfRSJlD}=Z-g>ZY34IGa
zMe(6?JjA=dp&oxJD?UmYFbmWj&NL?fe&2gD`om6=d-Bwfxe})5)n>Lb?;8)Z3y9Y`
zS<RU=$z9aTHvip}WOkA0IZ3cf$#d;8F=J{ZY-D=LwUyg<^>+Ofgva(xX?f_GHlRg&
zOeZJ)q9mo}uGu5wbLgdsk^5E>5M-O|k~8<hjt}Kr5>RYXW@Yj|*Z28CwR$q}HrQC@
zXIGM-%!laex3>#pX)8*x241k*VBEIYfCSDMe8~yu@eJKkOBwd5S^mz||JWXHp+{Ui
zHM@-S&FuWjvaIGA9wF`$J<^3YlW`(wHlP2hMD}3oOL3a#XU~vZo|eoNsAn#3rXQo2
z9;g?td@2*xIopzWxKfGoVQG#-S<I&*os6kWW{6z7@}q(hb#jxi*Vst)abnQiwN)ij
zzXlf%i-R3&boEWxr{pFhr7`7j7rNB7d1F27@9TRlCV-Q7$I7e-{b4Okz@&!sl0v9$
zl5GOrOl4Qw24E+@y9U~LyHLZhO1sOCHPZN}d^bFoBSz(x_r@fb3OU!Z`&gD4nePD!
zUelUtXk2c}e=$7IquJ!S5SD{DNpSibr^yXnNk7j(^m+negfU~<EH7U(qLT>U)V>oP
zy=uT?6VG4;=c9=66|m4Y#HIF{bAT+sCjA2;El>e*5H&!f$di44_HCcwC(M{dNx-6~
zS(I-)AQvQT_l8WxGy)~Fye5^IJGZc+mfC?H&R7@zNXBFd2v{GQf9D=lI=5)}?)ajJ
znOOcu%={Br5&ur~OENg~BDQ;jYEFArL&$2A!et`ZZTo!+_Hd2Y6nD3?cK>W%bN@ut
zZq=mmiJ^em>gaTVjbZt<0EAxp!(Lbr=>Xk9H#v~}dImbB8(1PVmp+Z1YwX~4%k8B}
zKPx{rxI5-Yyk|M9R=~)uEkF`-Dz7YWq|-5X5iEF(w5u9>_Mqet_UGc8$+!4UeVb~d
z5!9~q!3&93gaHqsA(ih+m|J&Me``3$BUdNZY7B(Le9BVD+Ah^A6k3J(=Nc9KTY0vw
zoDe5xGTZnn!|IBsZ9A|rMGy_3He(2=EHcu_1b!F-AG)_@6SdiVw9Z_u+rMHw8l3hM
z?a(J>5$qQ<N%s6A>bNE>1_FBtBzbp%_Y|7ivtsW{{^c&Zm=p9MLp^sqSqj=HCOXBj
z-xk$qMM32NBKc?W=2_1cWXh(U_Jev)h{Xth51aBZdXwOn`NR2I3#YYa4Jo+215@}y
zeNl}6A$Z@Q|I2!EFE>+}7{~UIi4>1i&q2o|Dgf=lm|1+ZQJ@4ISO*(X;WBjKV;*&%
z7J{gfT$JOj%3Son-Ch@bk}-j02lTD|p92$Z7k?gE5YIL`hBZg~KhPU&y``nln>_W0
zMvjrEDx!doDWbCygvTD|E<b1R7TE$|z}cQ$_Bzb0IH}{b+@tFZwE&w$yFDp!xW{PY
zKEy$#g5W3fK#9|J;(Mjo7Zlx9<$9|~7fQ)>{GZM%!QVn}a6^!hwTEC%$xEukDK8k`
zk`x>5jB(8XE=mO+=@WDX(ncmJeIeL?DC(csPns6{d|ib9!TZ(!Sm|0)Mp2bHk<OU%
zn9=^FWQV>m=88|2t7lRWydnNO|3fgkx-To0SRE$DxkMZY(am_&cUhNMc%{wuD5=^l
z^V1p9Oa2SG<4VmM8ZlKW+YfPB3U<1h{QMxojj6~e_O^Hla$=~d#XlLNB_{{|soJ5@
zcMNFqxG6WhRY}RFJ94^j$ygov^{!Om&Y*G?RS|!7Xr^f|;mB@$QD<-QfoFm--GL`L
z2`taPP!RyA&KCTrRMH^e9OnxDez#?txKpMRaU|)&FqZ=><vzP5uPxU=WoUJxACd`i
z7An<wvKnB`|7nLq5IP|+{XV~IOprSuI0j{2N059*EHMx?gY|b-yH0>BvZFlY81UyH
zGZ|xm+Oq@P<VGTZg+o%o%#^6rCsYWQDjV}aT0WPu#=(aq?&J;~beD}H)zfeJR(VEE
z2D-}9<;Lt-R97&D54>aV`MO@F>4KXi_}e6TVbk)KoIKZU{CT4P{8+AWY2ltstZdVI
zJ}=1g<JZ*08EFJ5iuO4of3hAe4OG6`dL_HQ&RbNA2xw2m$j5+mW`sYLXVy>t876`v
zdF+)@+jU&LD(Ypn;+TRTQOuCxIzWMRoiAl#bZX1rpeDUxNDK8&>}vZ~Ntis*1IDwQ
zmwZE#wjQ`QdWn(xy&03vUd^+o#`6`Vz!`j273^#Auf4hdArx4r^POa*Y#*D03$971
zbqU6ucoFBZKLnqdzx-Zr(>-(HQB4?z$<@PYTVO6jRhhz)zTiwTI6Hlc!DIH$sp->u
zhB^hChoHq27eT^BoeV4_-i`7(_Y3z@gDjad(fN0ULK}e(Fc72RS^nN|{{g1+6ssE|
zpmIgLuT0Gl9j(;q)9?xr`a)MG87t*iUi+Zlu4sewc_T`eCw#Yq>;_G5qxtWC_9*xC
z4oFpvY^B%cstV;0W!KK@+zA+Vrhc_3vkmDqXx7#j|4}z!r?I?YlWCN7=@l`UC8hr%
z-Pr_Y(7PVCybcHWURm^PXv($=MYGZaiW+}#Y{jN%%h805C1O4gSv=})yV);W2`D2|
zcRLP#2wuEC?G^|{0phtZXG{v4f#of`qUN&_kCYpR?Q;m_geEYAYIPdsGQP}8*IPEQ
zpl~08fY;?-aQK&5{`XLcZKj6Il1xn$LsqYZpNv{+C%#4;uKTv_x^HPfpLq<cTdm=~
z6czBZVaKAq^5w7tG6^yXMBw^sN;1Boy1>&{IwA_!=%0x)a*-rwEaRSIp3J@Jf!EqH
zg87Bs=8Spt0)9&@YS6g_-)ip$qrpKFxxRh7J)NIb$GV!#Jn8u-`0+nL*Wji|`#9@<
ziEA;vFcKmR-al20n6#Ln-1@Tb`e_;{`3*W}v0g$*y^23_2!hVvaR_jm>Cp-k7jPl}
zsU9tbH+t$cy(iU3og^7UWV)>hic{nD@WSbmumhBfHfZr)h#i1?tc*~InXVzEZf#js
zt-(#oPvYJtS%$Q%I<0-X2vbXhm-#wWEHsm9m~LI^a+NpSA1T#k-P~APa$0YP;p{sa
zOKcjb7$l|miF;_sT?Vb(k(mr8Kfc<;tXU-pi0CyZa?)*#gs)_Lq$H4Ubux0Otm#;-
z;@CIpVZaYAoY^Ea#zdp{A+X<AlEncn9jnvA1UNZnKENO1j*S;N-0g^WN^=!*Wx+AU
z)^ra=a#=APvIG~Rb2@Uyq*7~~&Z)tdlLXGA@CrXn9`0NSg40##naVn=q{Y0zCsM(B
zh)CIA<9@3zT{Eqx$Kx>5DsiW17@cwsFSu#-h4(6HGNI|w)ot!6V4d||ABKitw1t&>
zCmHq1*Lp?KxAv2+hjUX#m~LrN+<_hjRC>lyoOONSE$p$g1*S^<Aomp?sr~TSwW~NV
z(A9AzjfDuk{1~j=GB3tSu>kgC8}%x^VLiCScj1}H7(P?BnVTt|%N(?J$~yI}YEY8W
z8AxUc3DteC=;r=jou*rRp`IPK&iDcEt<~zjgYv6D>lf;wd_P@th;xNU>#jYYn~=i3
z$%S^?^^3&3%zHmC4D#Ic8~={Z0P;h|njASUEX3A%1zK0%wZYGFcz7*s1fV^{NfTpG
z1hzN0={;^=Eq|kS0^aLC^@{!(3k3uecM<}^_1@AZzho)BRC%W{c+sZ<mbSC@FL5t|
zWy_hZ(b3)7EiV2K1c$#qFH|fvy<^0ZliDVlGBBl6@oyWsE01guhH^cAb>MLMp^E2g
z1w6wUXPI*%tEAqVa~8Z^f%cF_ca!J-p|kbAH7ihWY;ElTV!WZj!Y%%lESo+`_Fj65
zQfGeusA;kviVyI$i90duCLSKmIyWjH5YuUoKAt^ai_?uj_0;<g(c4cR(if^!%mG!z
zeVwSUR`uDl1%L1*HSDXr3t{JQ<H$ajLvGyC{~8-g(J*(>371Pl^Fa3a5JZs@RpUk^
z5;FGrKLp!ZNP^EMn^D!wLGbvs>hBLHxva>Z$aNDu5HPEK?{O5Sof@YUMy&(Ss$2wx
zbXp8|_7Fe(v88WC{T_U2<NKjA;ntGtpzTC2$=50W`)0$^)wg(3dq^O4*VLY4af{}L
zY4>=|8I?z><&EOl5b+Ym2xI5cV@5yjQ)<40eo8up#60!kF9nw+c3)|VS!uSo9%9&5
z;KK5Buq0F!e`PSwC0LKr9L(c|V~~`Y%nNcL7&6E!tl9PPsT!>Ax)Uo=y8hEbq{9@y
zn|#7t;Ga*fOp;J5r-eu|L~hd@Xiyp`pAt9Fzd@OA4=@~0r^&Q63s0{A*?o5?*Wfkx
zYq@IZeVATXE?4#~Usvkxt%o0&_9JLXE21uexF>UZ+<y>@rN2<mryuN?vU{sYqm-^T
zLfLeN(OJ4#xO74UJ){qbnNn6{7L#_KP5yO!nSDhoPu6K+OAr0F_+)m-S##lP%Pc}b
zTdkOt>aft&*B?lbd0zV2mXl3OkxXOv18+6L3|>Y=KVdgL)-L~m2_SG|;&8mx@>xSl
zoV7SfQJ)>lc|cLW9<qJ+%$NvCf1lKEU|U}wKoNQmfC#o!>)MJ@*Qf>^KHDH|a+dkc
zXk;!A(3g+iC`=Du3PP>a>E12J5=@;g)}L!r3ZJ;7b+mmR4?Ot3$=lYcYGDIT^a#>R
z@UYp2@T^?2@ftdaMGRHmRmw8n>ffd*MG44|&zX9lVS5{}_26W{u~3uViFumGMmKKP
znJI5xELfzJ^Z#iZ#Pw457pSY@s;2IK(}@Ng+q$U;+9t|aI`EyLTODg}T^^Lhy*yr8
z1WldRUE-Zo^uD6aU2eDHI)B{R7>`La4Z1Qm#-Pdc=b{hKB$@Cl0G%#N2%M(l;2fKf
zvRSBQgurC<F0p|6QsP{4wO}0S;mcj$^~j{cy}!Rt?}Y1#bQ<0!_ztYMVZQKx^4ozE
ztyQ|g8Py(Pla%xB3_$V{50hxWjAm0z;TsrPd9}0xp;4NWQ}yGFHdKQOX9WB7l0<+y
zhMPCD7i&kpt5s0npeVo5i!ID_)?t{Hp8d+k-Iu|sMhn{Zt()b)2A@<EF`cyiBN%@^
zB&WN0<Iu#2C)uCSs>Wfm)=`<1P!_RR5{{;rG-sy`mxz&05AafG_=T{1%Za7-a&F4(
zgbL~F1i)rC7{3QcQvcOoW&K=Yt@7bcRXSzLRRZo#Du3AIN-~2%X_|;?0sb>`a0BJ~
zM^xr%(p*M=W*D%9gH&voK^WD(QT^8Z?~6KPr3y98O#)?f50~nA&s1~Q#VU^sSJ0ln
z?OsvB06V!8OXY*~$vjRSE!fNz2TXj^=Th-9UcAb*p50ZJT6@R_rSWolh(9{9^oqWa
z5LiKbNKo`c#wE<IrOZeT-U7H5B^hee$d|Ga2z;pnQmUQ{P<pnpNWHXXA==vabv8qR
ze%ADvFFzt8;ResLlo*xeZ{{U!G~u1pv5)y<;7mjk;!{m|9uTrQWm>T!|L;6r|H030
z)WR`ppDSpyo<dw8-*Dphm)+lU3nA$L)9l45W^dSF{=(;g-sGeXfn+cnliwwSk<h5;
ze}6^}H_=GIw9=5*%KYWd+V;6C?NGz3H4h&XPgMvR=0xT}K#$;#vS%=r!rGRQ5mX@e
zmU7vLW+f1e7CM>x6Y>}B2sYg+&vCrdo?$qYj1HKL2&En=>CI}f2}Ta<tAllQe%TI+
zM;+)x%Z3pz=9nw1HwWS$Qks)Y18i)n(l@5v&K0RMdn8S^e(||@n9EZ{u@N7pvvA_S
zs2a8exzWhfs`s{<OUyny8{4&ZVE%`2?xkE^BoDt8kAv!at%zoe;S?ReA&nI)H5)*m
z*CSjC7hj1c-`)DO2@ZY>dw^`>h+%GgTfH2Sll?wPF!k6mq~+Levce;Z-E|GzC<{<9
zh@{Q`TxsDDa}ub2P(Y(vNkQyO?`b^#J327y_ii4AjS}EP!CzUN&bP3dgV0lwuXdGi
zZ2<XQ3GoYq8ff<Z*&f855w0=uW-ojv5z9X?h)_t$yONp_;jA>cPvB?mYBZ>>i7%SR
zceFinJn$t37oyRBf!j?*BF<WK^)(t6EE^aX7dnnjQ5F1Y+Y}o5Plm?SSCSW;c^WuT
zRso<=By6TppE9%bg?n0iih<7rMUJ#IH?n#l&L;lhf3#g38rM;W-W2g47x`V1Or8!~
zzc+C2u4J3eyYsVFfR9HUgnQ17f4s6JisQ71_u<9;?)VUGi537C#sz&+YUQ5-2r9Wb
zn6<QEs#%49EAv-T;qDN&Zd*@o*)E9Cs9<p>I+1UcWWihL8r&d0FTv|A(!xSuVdt4(
zeUIT*q+T6aW?YNi<)C9IUaglYw2X<WJKrR#&ang!psl1p<j4LE=_@(D^cF@&PJssB
z?iApgo%(x;rE?{wBRM4M>6VGWrYTIO%V86j{lD?cK8l&>xM>fb-NDecuiYWR#FK#Y
zf^E3>emq)*y2Rn=Z7va>?>g|#$#R=2?zSQh^osXky+0{Cb8=VhP4CC3jPrsqi_p_8
ze9&P|*F##~Qbv{lK(PwF2yFVw;#1VFpt_=d<ZaLnzbis}U-dl_<i68>j=W<4vD7l_
zFjEA31sO6yj!a@Qm{nJuaK8nS5ahIm4`|LG>scHHnKXiH{(kAB<eT-Kd*3QA`JhQK
zmq__kn|20sXlPX~OiSx|v!Q-_blB-%WXoFE{tsa$)eA=#xYciE&TcT|NA>BPFDQS3
zi*+)T0l*@zF@MRXZLl9|jqp5wBz6Ge0?<+aUF5Ufxk%1oV6YDk7t@hu9b(B$!^Yqz
zLXWh_xK8QY)tt||Kw-sSmwJ<S=ICLw9&z1eDlq~wkK4T*EfM^8%8k*p4BeG01qj8R
zl)2v?m@rF@DUqquAvBN?0lDQY;!vnlY5x=mO6B9d046FDXNDmPQRSPUkc^aAy4pa+
z5Sw!*LQSNGcx{m4vd7c(LUsq3wBC*hDWX2DfQ#j3Wu}A;w}1&@%$Ia3UTe>}G20PC
z;d9d`=BZ{X2$-=Ms%~yA4=Iy@c3riKHk#mX>?$1C0KU>^!bS>TFR7(ix|yu^!H9Go
zntWqI{x28e$DACRYZlyEO*ZZCmsLO1gEI*_8G1OF7wY(8y?r1&!?bD!5GmKdPESU%
zt7_+Rr-o@K7~GR-lx0dQ4&hYaZZ4bqi(|J1^NndZ(yz0_x=Q*r>>!<3QO}ixFE)f1
z{gNymP6WxQq9pDjq&QS2Y^>aRTX@M%HQ}v%aY_eJ>SQ(Bb3Sl*oBa9Q-b1Cu^t#6M
zfaAts>ex@g4aqKTneiqSSF_4tM;VaF4NGSlGr2+k^;6E!uAW^Bi;{Nk3deKm<tGVM
z>rbIV6D*7}gpJEa)L25*m&C^_jjLAG(OBLKB|KZ1gU);PuIlrIId=T}TS`-DpbTUE
zni90-MHz|drJ1S5vdpO2MDK3#(~~ce{sJqS(S!?M(*3+1>7W5Ak)2Ew^Ki&|$~p``
z`WSdm)<N8O%9F)<P^cApsqz$Tz`QV9f2LhDR@LSWaI?(XCeIlAsCoQ_=q2zvWGFsZ
z?YiM2X6@YM{%ahic!)$#;p{_AI#OaH4#7^KW{jauXV$avzxB4UET&8HMTT>TD7y{3
zBx$|72dczolu7StN_3w!eWJ^r{<_7z`UjH5R!kIEIP%J|(<LTBph7vLv<oq{(35s?
z)<>Hjf|?P|T;Y2-ZTE3>b0<5)JCg<j4H+4$-KUopK%|DY_X4!sSyt^(O(IPYp8kTn
z68y8}5Y%&RNg!^OUCKW5ssxz$@*hG_A!GsfG7)sHJ-d<L-S8DfTfSY3<R44^{x7QW
zL{FWy9_kT=HRh~_U?_e`iiw)7AFmP_wwL(HTnm@HkZ1t@@V1=W_TWm9-xxi#F|3h3
zj02`NlP=;%Kn4m=13Fjff*XGd4>~v6w6cUL63~J^h3DFS;W~th+hIf@!nw^_yhG?K
ztI_6>o9Ia+KZ`EXR$a1*S4Ac_A=+5*I`~KgSN%EGh6}ZL<J13mHjtL=JO#En;eogH
z3bGe|oSD^ymwx4uzDY50`*(4$)V9=BJyGOUCs)_2h@3kp&(lVgq#mV0B`jVA+eJ>C
zZn4IblS-8)aC(=VOvj9>pjilc6G=a#umMmK_54oi<R<!U4LKoS8fUpsw%$;nYx3+m
z+vT8oNx=MP%YXvs#0*_jo?&!di?ORu+nX=+fm6SJ$^OfC^%^1<{!<C6(Gkw)+%}BM
zka}Is9e*$8PWRaScjwIyN2*L}(MQnsZ-sh7+~sl;myhr-+Z0cAuQhWcHqtJ^RYCvQ
z`yll|rL)qHbRR?J>>Deb<kyPDMYU5M(|RX7-WZcV7HUal8<<F-c}l?Lq&{SVIQFFT
z{}8ewg@tNt?CS8{zI^1ga4AY!Qb1R6HR1Cx=T4W>M++^lh*ljNS|>1#&oCK8*m%(s
z)I5-o-pTj(yp7Tx(6<?IA<k*$UW=h^YBXn2w>V%mHUH&P;d~)PQuF49BVV+-+SSau
zH3S;%aX%?~SbE6%)trnBvKN}9J8z)O`((F8oQ?_Ng7t-8Sdk{s6s$ZjdG7iD_|^J5
z6|H=bHDLDiQ1~)Voh{L{y}`b~b_X?3&2yB)T*t>UXjOp)Dor%%C|Fq)e81MFROjjo
zziCn?VeZ3PETa$*vZL&ura=y0X#WoZ;W6Y6s*GHFks2{B?=522*s`eIhrl-B8E$cI
zL-9LOjQy9|JC)lZ;hNL=pZm$XW$!z>fK<45k3JOqe5**sI^09fw^Z0iH-Jbzqa~s-
zyVaFSmzBho@-l|;{`8^5zxtQ&0l=>~<|NdZtL>5cXAGDYCvz3rDuHJ~<GB=FzhmX0
zAm+nTz=vdS;LYRR<)=sMGw6JWGKOS8_#jK>W`Br=>2CpCItvLMm)fg}q@rv55u0z0
zHSkRe)|7NDi@zfJN?o*YH>Q3qmwVAWGKy*iQmMAXmCnl@GKTz7Seie_g0LNqMH|fA
z=*UEMb%<Q)#=&}*!sW2b2TobU$`>IsuI?6DUdCbDD7WCw&Ha9ud@t2|aiP5yd1>?1
zB;9yrR9ftCrmkdF6veLZQ@BOsmJvS=<|*z8ugS2Rxs?4X7$@*(0Pf|rsteA@NZTB_
zTDTY0mt1kAr)#}5i;e4K-BD*0%;G2F#`cPA3iN9o+x>v`&BlWG0@uM&47kG<tO|YP
zUYWJfZ0ue`nm?S@Fnv2%&TI$k`_^o@JMJ@(e|tw<)6&tJA7{_l;`<!uyNMr9lQ60b
zVn#k4fnHKP+V}O`Yb)QUh&V~Hl8`4Z7I#INm^C}_9}3z|AnkmmkrCXW<Nq;vdtvcG
z<i`FxU(#Hlf$2KM5)4c3sjO%jqq6vAlp*C{@9zRfk!AmdhP?C2L}HX6%8csUYY1A~
zv;${T+Fv{%z`+lhv8AjzX^2%_l}}FSOWr~r$%ppzA56K+EsefO#8pr2o(m1oSr?ch
z!P1d-*KV)vfzYpWJCSP9B-RESxkkcfNZKve8>hpE&aqP9T<Bcm=_mJ0=kn;qp&5;}
z8CC|ctz@Zb{Uj`T3*;u9u4#!5HB3a}a!yI&XPAD$t5!0he&EhCN>|_P<Ozl*b@dWi
zrK9ON2(Ng#Ukpzl!2&q@le}<n0l#i8`rYbM+`5`ce(+GQb`t7K3S&J|<Nc<9{3r(A
zTcKi9!eUWM_bz&YpQ~~IS3zcmrdJi(A)GtdNqh!SfBG5z+}>D}oarJI53jewCL54V
z;z1kB(JR>i`F{v_V(eJgrD@95D<vgi`rpS3BXG2htlL7Op62KC7c+se{mF|vyu^1;
z7(HvKp76Hhpv91DgC)fv*Wpq-CE*kCBoD>6jL;>r$x26J4_c`LW<dETu%mbY?ECop
zdy(%8UhdJOx$CjI#zmZs0l$jd^qx!S;lg3o#5>gw3?(wJuTF?M0NOegcX~>ee`8@U
z0?vv3hqR@bhx_g#+8v%nt>xIA`WT@eO`q!dKOX|)>u~sDA~-5M;JhgH11unL;~!rG
zl0rL(9)>@^CVhA|MRnuP2nmx|Z&YDEM7H$s8(?CkRhkwd{jHAdLnV@8cykOgP?^fd
z%5$a>FE%rBro^$xUHb2IA&KiZ7T)Ac{&A;i=T_q4EhTJ4zGBJLG&R1CVPbrQBl??t
zf(?L&YRFHFv^ZC+a5H*5zS>k?^OTr7Q#gkl;b=$rE^Pswi%dY)P|KrD??SG4`=&FE
z7U#I2FXP)&<y$<F>0GaLB$gO6GSt>(gK3fTmSBDs<+vU|4EvTb=3AloURX8Po}Z->
z^072WBXB-RR5M$r3%G&$Z!alapYD17_x38;y2|V4#<{QDMii$n{3oApSV4vz0={p(
zRA|}ne8S~yl5X-vI!`B07hXm0PYQj{y}$Bim8SR@M4E<v^mwTn^7>Z;H2bxNISlyH
zln=vm4~&+-=z9lP70+MV^y;NbO(2vvCgM~=*)3*xt0%E@NtGV9krFfXE`3hN7zgGX
zr#%aDJk6)S+rm7BMnq{L!WS;>k5+bN@XDM!lJ7jJ1n;&MQ9^CP<i#m6$c)49g~~o}
zuv161+4+TV?~GKCk|og^#mtHS#e5pPF=l8>tMHm36pa^GH%<65SJceKz7~yB1-IuV
za)U2+c}@4VyPvHz*=ZY7EJib3b^2lO8~K}M+}fs@b2M$4vl`C)S}i<N=1#@`4?*Py
zY3X<vdX79GlAJP7Q(F6=ypyk@>waxrp(D_krm6e3G%PO)>ab6e?%~gApnyOY#cV2F
z1P0%yhT|}iAGAfhbHzL^K6vFNX=S=dlplG3a1W$Fl~IhzZw)Qu9FEOD_ng*cUGEuw
z*($(T2LSH~kQH5t(KB9HG?5=g4*Ly{qivgHv%ei%Kx$6~DBsU~$P7zda~niBlxP}?
z9|)54BFhH^i~l=z<!FOAZJ<ww4%sxEi+X}v`FBVcAQBaT*|mD>Az{9C2c6cri<O{k
zwsG%C=i)woVpsmIrweoE<LCM%Ptkg?)7zMLke?WaZsJHRX6Ow(^6XM%N&NG|y7&uq
ziEhjjF!~PN5gza{<icg`7rGm%d^d$ZXpw{EBu~U6UL>{x59}nfx08wusNirJbi8Y)
zWWKI2$Won~osq4>sw3DJ!~ND}zBvFN*%?9HrM`m^gkdSw+92Z>c@GT=oKO&jHztJG
z7z4@L<UFx80PqkBt5T;cBgL=y+MP6>-4ibR#N~iJ!+2obk$lkCUV}y0>_mI!>%g?^
zLs?SPFV-WMNKh!5vyb3!oJP~UKW(^CpI4jjVa*G~=T=6AT5%<X6%WU9U&+$(=HpHf
zCs^U$U;P5#G1MP!;&&?BxY#hHCfT<6QiFVIkwU#&%3Y5C1@($pG-dc>d`t}uz1so{
zPMtTh>#drYy~`l!ekHx^o&yGVX^`8JXFiiJ?9R@#e~WFowAl$#G@vnWrVKo2%Op89
zX9_z5KMW9Z5AqQ7fr1Q6OeXT$4yW65>;GK%zw{LyeD_o$a*n1T0<s?FT+&57jyX0w
zs_)SqBwkFo9A+bUwAGfpvX9bU`3?&)T%m<F-6mk!f>~$A?j7<|j%Zsb{}lOqIi?f|
zLD~fhJgYZ`TwFWKyi*Em)jL=l;L0P*_(lkh)RcvbzX4yi!P!=>Kb<W#C3sf<VjfZT
zT9CDCGP^-nDY8jmf+-b5wlIH1L`K;1E#W;v)gUuumj9CUvNuFx-@NgVOY*9UxR&Kw
zFzSvSN#R)!YwAA)tjc#LD_Jc0<^tT1C=mbJVRjiW%BK|&;OH~L1N71@*)3dSqp{52
zTVZBBV1P#v4>_09%b-}3DXZ1QRV&A%k8i2OY17}if&SDz&pQ%Wnq*U`&Y6Lyt?#zw
zq_I0(+LClZKSo{!$^OXxlfa_2=(tEt+5RTO`pOxkWS4QUM`{$Q(GA+Et)^Gf@C4Gf
z`4hxq$+e;*6DSz){%&>z8~9^(0>KOzVR&$z1d{|SZG8k}s96%7l10D-opkHGyoEpc
ze5P$WdW_YNHA~>&&+l2$)1HTBt0aD4rs)g!&WLf)7B{)U!1@opk8=JrBq)XwVC>nf
zJ(cw4DeuNbb+$2rYI&-4?Qpa2yE;5;r~M)vq$I{m3i869G~!hfw-kf9kjBN*6mD)~
zKM<xOI*CQ&nJ-`3VJ<~)pGrMKu8!B|J<7(92nR8&c%Vc4LUNyqv~KaEkwF$1W1LD1
zJ)Zu`BAcgS8V`>Xv_ONoN+Rkerv(>>A$($crl81KvvjTDiB^veRg=Jx<FJQZhySP0
z@CgfxyaopkOTMyh=JfF^)-^QoD{<ZfH8^D;s5yE^o#lQcxUGcTi?^pX$=yw@J{(L`
zrdob#0?wrUmm7eIv-Jk5KHb;pI_6y|`Y`~}ls##_YKghLfPM8<g6_#rAd@44?`~rU
z*kz{q6Y?b$dzTcJ%qWXX=Y##L&5xiMO|~Cy8iAqOcQB*?+bo%xj}vcr4fO1}`)tTh
z{@TP8_M*0r{UmiIx%nkGDqFs%8i^RX->&cR>)LXp=rR`CuUiKQ&I%Ps6TX6F(-7Up
zW@-}g!h}o7Y!KY4=z3f~?=8knD#g!L4SB1_(p10PyVhO0f6$AUshTuli&7?LDsx`R
zOefI52Tn$JmJDJ$|3Nfi-#Z_W&(<c)#ByG{sQhG`s9(}^SI(7jN#|~oFyS?hjt22u
zst{UbmhoOG!N5NxflEl=x{Ir;ySclQdp9ZSIPnotula#R^rSA&2OLibUyaacZo)_I
z-VU+{XM~HWTT{cNkqXE$yR(FlengI0E2{ixb!;8tHzYwr2*%D7E#5+@T;K*fHH4nO
zsU}RgvG86FJ*t#f^D78Qe*CHMQ0)3(#Gx>*8a%{Usz7`SjL&Sy%^?bWSwoahHM3Ce
zJ~ptFLfa9-U$tc`O&fyB*L;DN!9K;%k(8%1Gzgl_DYAg@h6u(x_e)D#b4uy!>A`nc
zjuWd=d)IQY_<ocK)296rG>x;xEKpv{dU4c{v28fzSnn%U%qX0IE?&Y~GVX!#7sXX{
zXEQcumVNlno{&(j$<^fG`{#eOuanw&-h)5lhxh-lzhJx~G$u>rTf&B@V@dAl`~<OO
zs>^}6&gpqzi704qr=?RBrWztPJHB^89~NYYv4~nu?+f?!p+9Ld{joEfNozL7NPsj8
z{c|_NcV&-$K9dB09X?}agzp;{wxP3=3=hK{H9f`e2A{Ca7MwYD<uHDl3F#g3^DnUD
z(x&{l;}=tMEphO?1!v}Yd)c~nxe=!^ax0BY3RmWbiA}xSe8(M++&`#Ez|DH93p7a1
z^Y?XJg)##ELs;jR)_n*!R+6|YBWKX%uVJpbu+niCC4|*-a(do(<k;Q&4Oa%IrJX8O
zIPK}3_#=3l`&22Ak^h7+yDLz8Eu&oP%AJv;nJ-rfx@nvH_if^gKu?(I%H5`JJWVxf
zESoU|nQR&!^|woZMx88<68W<bzlpqF^sdF)%N~|%hHq?y5H(Sr7mcr}`mc^nzTT@x
zBC>L9h+<xA-F&sTN#D%(-ahu;sDYpG6O1Nb_D~|XUbAPf9Qs8_Za>s$esaVqan^Ju
zgVPm}FV?<r&r{Edaj{!vjO0t3IZ$PK1r9~s<#YDqov4#-c2fmdR1n~MHbmw3A90xD
z2(&e}hP}R$;09(6sF$4R9%s9FIzO9vrhSn)_PeKKZeR_nAoEAg1YEfchEgBh=L&S*
zFC<0LiH5MkvS^9(dX)x!7}UKP^%gsoL!kJA8WI{m#6z2s4tW3V<~mvYs49wHjv1h*
z<h?ZQ<tnX7HrDW3GXl|%?vj0vz-C=|5xkb5v7-Rjx{zm`Aid3lKQ;m1^c%v|`M>w_
zPB&lcL9va{glZt$`hZ(H6W=n;qCdZ5nk2DCC;iLS$+1V3DOg8-u>p$Nz4e~?G_bUM
ztkxE>9(d$w@P<dxA2fLN#wA>`M%FX}YPcQ^Rf1>iZ~DC<q+kmDSfiMLwj?rdht*u@
zZoykbEYCPynIuXDQvuy-rFv~*p^o@_DtvCi{1=h8FMl#SEa*<8?#jt5;$Od3fYV}^
z^)L>~JY2?}!`o=qj5`Bi@x4ewM|~pc50$<y`?4V$0~?Q}p280(ZKxjec4XrkI0PU_
z>rNxok_JHGh%}Ms_+a>+G{T?skEyECSrL%$6>sFB<`VOGaDz(34lzY#Ip>$xw<tpb
zCuUKyL4i5*!Z78+N-<<(B11K*eVcH7$wu3x7Ic1=$kYuQx~gW`PUMZ&+7vVztL>$<
zU7nJ4Laho96xj$3&pAN^hsccKL1;5nl)RppppBwDe#cbW2`Xcs04BH>;U->#E+y{y
zl8{I6U|h|X&g(<l{ijs%G>Sc3p9bGh@Bv%Tml)0osD1AfNN(=4D_fPPe0LwsY|+&A
zK8i%t1mvDa?dph4FZDoB@wN5-zjCbB|I}}tmGOl|u8A<B_`a|}Tk>0NZDk0Ar-bPp
zv!YMX*Z#5yQ!-Pi#J5Ic)p1@|)&s>C_P3&WPtTqqm`cs?EBo;8N7*7?O|b`D$N;O#
zK=XNKFH6P?jR1nE%`8Fxr#IR?K=h{dSMuf?3&@RQ_r0z%F>OI2`A&Gm5N(H=(tK+-
zq!|=}*i)_M4f528j}s%cw!PuJ6nA2@M8}^Orq57orN)a)laFH=)&LZFDIr$`W&rVo
z2e{KQhMb`++mDdWQU`J8%Kc;~Bx+w)wF#Ej0oDbGGGVXqPShZ6K{j8q(qR+xJ-J>A
z?US_UBov88y7d4G{XI(TU#T~+_bKByKfNGZ3Gq%=p$T;jV<m5<7->!g2S#-b24A-~
zuCOp)WsHTMj%-W@HUJ7y+Dh_gM)|8n#7#l`#(dY0UjF|1pgmtux^n@R#^#nkMs8=w
zzX_P_)&l7EW%={exg3-DbNWu21W!jAGBi*39tqsv-;d8S+R@#Vk9I2=qe*<9+EZFa
zL6+_jf*sLMkig3Yj46Khr#q$PFR$zT%m@dj*njYuP0C5gf8hJ`fyG=`CuRl<>F|=W
z_gBhQORVb)X9*FIhONi{(_7R`;P}DYc=V^#K1CoGY*+3vulo4<$vcfFFm2}NAWMcp
zybp^Erw&z|1#`z-?H*8?o|{=nBeRc0WVg!+kZl-ZqaD;nVCZjUY%n$ED<bP2y=N1x
zz0ugay;F2a$1>}c74s0WpX0kE7B{~)iIBKB<y5h966o$5<X9paY6aX4B?qwc1^LeN
z>p-|jL|eOSe#gCv@(?!6G9Y@#SRI?SR#j=Hr!6W-Oc3R8{Jz@gy<=#d=FnFf!4xq}
z-!$dVUrSX^I$G5bck!3+T!g6(l#lS`oK(+$(Z9NAaL0P^^GaQ7z*hRZ@Llh?Lobj-
zzwr*pO$5|*2E0ifdhTHprl2G~4z8R55mYScWA%|i-Zb5A46$SvBPm1jX{*+<<h85=
zm^`lC2n1I_aBH^x&68{y#l*k#NY-meN&8D}P(Byb5csV33**Z5mF5?EW}|MFt49cA
z_C*=?_Fg!XtvM?bQV843u7t5^ux78t9Lkgb-#JpUKk%YptBc0fXJ6a5g^Kel6c7rn
zgjbr4i1%fuO#}!JkT#b{6nWDxVjC|V<`zOSE?mR}NH<;{u;ksp`iWv_?C|Qagn8z=
z3^gX+mG2#v`LEUw$AThnrm2v@jWsdhk!c|9%DfQNEz-M`@b(yv3#ic+u0V>eg$7Zi
z=?2!ksnVj`g{+&Dl+_8V$e*?2Mwi&CF>SNIDa2)yO|otx=Bq<uZf#}`{GV&zT?9ED
z0Tu`Uu}80o#7O7}WTcqf7)#ikf6)bWD5`&zZEXs6Ur_=1*XHn(k+{0swfwMF8bR@?
z)kM^m^aQ&L<UOVtNPbVmmJe)+3}t}jyP@XaRo5`z#7O_my%~7&(A-ryQx@9gUp0xS
zu9;BLH)rw*I*gZ~bE<bzTk**|v<eev9c2$TuQAzZ8Yl9yOEy;CTI5ni1YH}PbG%NH
zA%s5!CZ-uFawhuEtpM6o-Eb7X0bA0KIp51by!yya;a}bNI$ND8tY=z;`SEBKR|>QK
zAhk5&V4VEz2R1hkXn`#>5THe|WwINAcr2N$9J<&TWng`!?+ug)6zV~fy#?<mC@0Ss
zD+v#zQ*pG!S%xBBDVH6CI5?5k%<t9|k&n%nkPC_5(7`+PDi(VJB3Daa?Vrk8wbw9N
z3$C-{-Tr(KP~iCOM2A_rm>-m1tF9^WxC(=G2D-Ij;qIRf6JL)Uc3CWN+Rky>x97zB
z3!fS<iMG7qUcJ#3mwPX(cCDR*l#hgk=)kPgzpyo((19|OjiR-~gY7ucukU9#eM-E8
zr`I$;OELy%|A7Qf_D-^B`xdSd+sn2x$OoG-5UH)=#C|u)*?0sGo@&o9MT}~bk4qTT
zqR&}fOUA(R_ij^>3%G0}Et1L}JM^bUR{-D{8KQ6=n1cAVc}O|5_;lev1p29AXpbSW
zBs3s3n{M8mGAf&Adg+!5Gg!Cvwzz42O0_i_yClt`!4vftw8GkPekU_18DwC56%%=1
z<i);?EgHd6n;`b3!jbR;IrdMpUFX5bvX9?QAMlv@x()z12|h=SwYV0>-971o-96_<
zYahi~W%XKvo}VtrBW9X+^^9t$vxI8>qMwKa4pU4f+<TQ-dRcOL%~Sw8nUmlb9|$#j
zjns99DPP=Asf(=oEe}t9>vfMOcX>KwZ<<N!`J-vKqP@h~Y3elv-<AXf?_?Ix8}@0F
zrGfIXVmNql>yRH(V)pCD#q_!8ATbwQbykm*w#Jdp3@?JEslQydN!@6Uqx1Mp7{Yz7
z)q^vV^*p!j4<R^HMo|Icd<)E|f(ugTn)x0;b4CpbR?(r{Kelx1TfGN(6K{u$jPihq
zdKu|XlnP>g6(ai~AGmxDn<VrItt%{?uw^a%%ZP_}`2>Zir@ee}_dFbXw9`~H(3B>-
zP+nTak6JIS5a9?&q0V$~G{U4;Yi=3k=#h6lg<(#mq*_YkGak*oYiZJ~(UoJLZf0V;
z={=PY#d1}pjSyIHpfpd0;>`UBykO=U<SqN^;|pCGB+Z#(kG4N><)lvgAFFf*_NS|S
zqBLIh3^`fL#pwHDX_v+y@RS8JPiLSc*s4kZimIREKhIfHQQwjrD!`v>cU%DXuK}rD
zpn;LqDcfhg)QT)L0F+&5EBzdF<*mJG8sOH>p|=>$>@5l&HDKi{@j#R&;8Uv}JwgjP
z!6$iMBTW|?d_f+Nr5LH@*sw>~^4rq4GarQUCn)h$@Z%<oT6Ku&30mUz`ejj6ujh}W
zeZpE3gvxt*<e_*b<LK%Oz+P;1rr2C)fT-3<9sKI#0nr_l&aE`M2-n)8Emx$aD9{`R
zQ8Z`A{_CniDe<bm%34DKJ#-OHGXc{Ys`(=;c@3XP2v&<$PB6i3r<##xv#O)#^fM%M
z->nwWkJSO4>6j1Xq<I*jrD>lLxj}x_%wZi$6{0-kzsH@bH#z)n^?*u&6ri*;?cw1e
zIw;wSY-I1Og?NqM9=kYd<tFDZX75A<k=eA-yFJ}qw?4lORK}j9?{3=Q#%H@*JAJY6
zg*>K9r5;Fgxu{Ws@(3T_UxfC|9n-!<1cY-lfg+!Wk6>lWm_~j`4_h)pycx*8zQiDH
z;`6dIeH3uH+!g!o>=)uALzRmN^65wQ{ov9*Jn}A`N2V=hF=Lp*j6(0=T1=LVki`7m
zOYPT^<6@zCozJ?MU12pLC0<k0R7j5pE>MB1V~ujcxE<*e7g4!fImJnpKb$G>iW3QX
zQ^<#+5t?Btz~4pmGARSJ$-s@8l6H~;sG5R8-~ws30Se~IoXu^m0mB&iE>c-*Q@p?+
zKH8T~XZ$oe*Ee^WJ9M3qBBwn&tTX&n&$aMldo7~$-aK68nujLrP5D~h^ojXI(2ci6
z{I5a4Q{4xZm%aH=LEi!A%(TqD(1juAKi?3JuAK$g*$3*_3)13hB^q1OgEI9LJX4h@
z-?BxTNsa0}<EA0GK7cs{r0asf!Lp43PM+VuP72%xHyJcJ$M&LEmMwa}$j>7Mo~EH}
z*LD+a!J(7w@3p%V{r@g}GHVs`h5Kpg?7vw8pxo1)ULF8`E2|ZBetaZ!%YMtbahM$v
zj}lY3`Mae9PxJSI>QU{{FMiX^_BN|CUB3muXjcVdYP#1WHMP+jq=cj{Cx4Sas<|Wl
z8Ss1~c*w0xlwT`6wZvs&3d3#7&MVwwrc)YHc!k$h{;I2Lr5|{y4u500=fnUQs?=Zo
z-Q1M>*$m&$ksbg9ppfqY@2HR;PsoDw>lPG_fah4D$8UGRpn@}VpN)vRu!W-T8#>he
z<n-UWg_V84D2Qsbh2yI)yU21`9K#Dj$P|xD-dn*p9CmQ1(T1lIYN-WwDY`l+_!nL_
zo*R9Y!{sp^X!vP=?aWZ9OLeDu^(p?Vy>)@8k=r2a*j?U}Z{9H{Bh$DyDEIg7J1DGE
zF^IkH%je(3M=p%U?`7&M5isvPmH^Vs{aa9r^Zu}RT7QA}{~<)wnYxe$NqbwCzO|^?
zRg%AvUMHaXwI>Toc5om{CWRPobx8~<Pg$wHvsp3p#+8DJjk>eT&3+(Y^0?Lq39h{T
zxm&1tXZA)2Q>i>Xm|saWlw|p}I9Zc0r25o4&AI=1A7bG0{Cs|!><4imhUpG`BVr4M
zvo}R|WLg>qamYJF_Rp1`Q|R(TRX&-31yP{`@NOW+it@X`>4mcPmOM@LbI(RKQGQ=Z
ztbO1Y{D0ME7`x-pW3z|;d;lP_zoD!BEc~5Rq3=-Oc~xR#u48Wu>BZSWX_jidsw8b5
zE6XmqzUuO?i6UIkLv_UQkEHp%xoqCHV+QN_{q_;UOOxKLfxeGTQ>Ndu1lAs@_1KEY
zm~tbM1J3tkvvhTh2W1ahR&CR^!r=<+SsV!?rO52NV-UQXMXO?`D!<`%T<-zzEbUGh
zopic-Aa;T?yQTaf@m-CxM6^6<DaICN31)EvjB)uBWgEmW!xH5b%u1w_N33@Y9K@TO
z(W%!6@amsO_nJThK;DzLV5q6UBa=~$)hV}K_rQ+Je)mJp7ZFOkm80<jeU0<0E-}V>
zgZ;RHz!70K43Y<khX7X~=|z-&lUUoJ+1f~c3B3jT)kaCt7m>k<@ZFs5elM7xu&7ZO
zw)Bdin*%a5c=wC?qx~{pKI5g?T<6l++3vI4Ia#rglp>~C^oAEw<a``?I%@EUg##Ob
zvKQy+-`8gGIOWlIV;;pomeK#+qHl4SxN2V%{Hkf{J1a#WR@I0ZXzTg*3D0acjQ9ao
zvb~p8dv&YRBH^$Sy_USJ-B><+zjZeu>mcSc6u4jN+C~f$6RQ>eo9{bcLcw1A^4okc
zjC+7LRk`ZTabuM!ywkzqg`2s{&rpe4H%}$KNSlvHX?c+QiERv5`mS2Xd!bfiwE*Fe
zK>pVgoEs@jBp1wvlLvjHB~O(tg6G2O*~+ToBh(Gqj55@3Nle1iJ8a6hm(s<VEB!&3
znfRX~9Fdf^u{$Z91>?i1fi13O<bv7;4%|QYEVa;BIc89i>58g2xJ-eT3do?@14Q18
z0j$#5Iy7F*d!(!_DfBX53&L5tt{r2f+wcq{f#w4ROkw&(%?gvIcuJ?O<V@$hAQF{g
z#TLi**x1ewW%O{7F@RyBW!M|V@axW4!N(JJI^F>3o5I||-<ksEtML|v4rPXz$d<1@
z+mR1#rQ>#SvoZnn4)W`Bn4viz;X#<g16r+XAszFZ*p4kC_r+ORKn>0D&2@s)T+Kc=
zD*2XYg(hDRRzBQ(V<w-#$=!yyJ$cXbk*+VWDWWV9LeZPtM#4Y%n6bS9EzJVxnMp6z
zni;-Xm9NTE=tAPfmJQo)^)Eu%O#{^89q2f?V~|>Rb*e)z%70d9EI6bnf2HTa&mkfA
zH6Z545AzZ+l!l!YT&15@UP;w8Y$FiVR|Rv=TfObITqj8U3Eu2Vi8Da&scj$kf3xA<
ztNc~l`Fcm~ApZp7)LK`4(N(epVHL9;dJdt!x3Cj@Z#=QjD>5A?aDGlVDUIc0LWlU^
z*p5JEwJ}+UT7YQ`2LGM~lZ(It2X_8zVau5D!^e_QW3;J29F^$s6I3tVzDm^`vWbq|
z2L49&z-RfKz547iHZDM|%9TSu{cnSx*T@l6NoTA>G2C!uaY(U`jkfuP8cQp<4f@C_
z)1K}EVOO`7d5>a1PI}YvLr%9dV7)P|V<BCbDp6^P@=sZdAk;x7aqG^X5o$DMORb%X
zYSEm+gjO8Ew##2aigD%AB#<109p{Qdde-@F>#0-OtK4XGg*ABcM7$~(dHdaqVleDv
z#J1wVTH;}*i*q29uI|b&?O%Q=%fAvbjg9#}VE@f?>e_jc?D?40E7LW0!PY;zXHgZs
zXDPGbE=Zp*>v8Rc#g0EaUEuV$0RHo_G0|*4Vfw%GY9Cp+mfXLD2BpQ->|YF7sa#(;
zYH4lhb`MXMIXdR5-$Om<X3s6G-=t;X=Bv)jW5g=%!*JII`%)kYqpLhw+kXgl-WFZk
zm(d8}9QEAmbAz$KKk7`qD;n8v_0v!O4{>ja2^$(ByQ+CjRHkd*!z9t(_KC8ThUNBJ
zuPxxw*)M`q-48QQo+-5|5A$-;QCjFTpm%pLC!30?)8vmB*Q=V5Gg|=<&_thZD8?)9
z%IBxc(h13S)_KH215P6CJ3c+?c9M3q+!YOQR*Zd)VG(~>;-9jiCYs$s{sjN|Tm~!8
z<jiisbNBmNjcfy~y0t^F5dY>3uu{2a{nO_vR^DFQN6i{{YE29Zp^Aa41OsZcw!~0^
z3(!I89$4L%%}wJ#Qomy9IxZB)94p{&7{a|iG>9sS5bs>jFnw6j6@hh*S?b_>eI}Jo
zCI&|=XXzuA>@0>O6!-T-3S+xtiIL5_kI`SGHS}y=nD9r+BQVA^#XM8)lUc#~<V~*A
z^6at6@*F}VTiB(GOfbN+{7h!A22*Cxn^gIC|K`Ug3i(`7!Dlh_StxFWNb<DYM2*!o
z@65}Ww~RS9k*dG(1$P+YkxQ?bJj~q1uvUCG>u_K9g+I^JoBoC<b4;-6|1fu!Pi_2f
zxK5GcP$;3ed!V>G6fZ8pTio5fxD?l70Sdw0y|`P0ySoOb(0)(OIse4(#lFq#%w~4>
z^E~%`T~`{|jes}wxd2qZ9|2TM-E>p6v7Tbf=i-8^zB;t1c?p2~TIJauLZdC)6IWl4
z#mfO2q`N9dP@f5PQ)}zOPV*+=75ZDlM7ygyj+lp+2uL$Z#vBu3VEy-a(2U%pWTH@(
z-71!d3dhr!Unf;{VPB52q_dh*EC|N;UEQWeJNTXGVo83WZCO8kV;;TM%($CfOF3>m
zY2yj32><mXXew<TQW{`ZRA0!eu_3LwOK2(jPS!R1YM>GeHn*(s;7uW);Uf`YVJ|KK
zXN+OwXiEB>xTn!qwg1$Apn674>^&l*L#%Qhlc&HDlUs_=-2K8{$MUZ{p`f}<THkHg
z2oy@sTJFS;YvuDF>^NBL40;q$RaMpY)0LBa83b2H{A_n-C_eyK9e`wy#fpjPA1XeO
zL4$-znbM1sDs+CNjwO2J*;j)|{JuLANZ~V8>t=O5j@UUgl0^->p2Rj1+M@Uulkl!C
z?siCz5Qnn0@MuHR#+SuTZpY^cDrdDbGM@W_n)sk&jICj2ktIgcNa<+V5Nnp3^0A8F
zk_OTig!0C{j#a*nlXgq+_p8ZK6XAr>P&vKD>Y7N$`reOl74}<lb<V+Tlz_vZ8>0uL
z(|%f!vqFX6C~To}b}64LvF7vbKED%h>QsAz5pWBYer=2GQ$*2({7frj5*jU_v`djH
zi(3{6w3W^Vz8Pc6mL4R>%&0=nzq~KOm)jkID#(vP(n2cZHxm79P;%$~r7a3l<2D)T
zzI(ZY;-p?EXw{3^_G#m?#ABbTaM)2{u1qN$^1N}}5)W1)yP=3ZcU#vXp$b@*@bIkc
zlxK&4h%SvrC-7?=WNl#aD+>_?r^?1r8>0*&W-n>SKuNOljM-cyKOJbeAU)~xX}VC}
z%9S*E#b}DycyZz0>|%O}Wq7EFu0hLI+WZ*LaFmnl#cDk-ZBh_CvkjV<XsX*Z+pzw+
zCsfJfi+i9H68ka6lFOCNxf$0Te1QLKXR!}yR`0tFBf-&BWW7L=8Z91_b+y90ii7L#
z5-19t7~Hh^2Yiz6w(yP6`{r|3k~b`BnS||nrpxB|37XZxai+_=Cf^>Dh(&y=!dhvl
zG@ctv8RAAVUSY=22LyJ(keg#1{wx&on$ygN2FmiTSq?@II1&+;DC~Wm?)sx?vPoaj
zsg14SW@bCzLWT_0$YyJ&3sLGP;5Hs}*ey=^Trzab%AL<KvG`31o?x415K{1hulxOR
z@OtG!MJ2Ays!Z9MxU9cX@#e0gEoQ%U;1$uNkj5+-BG>Xh@4uv9`0i;-RSLv-e3P__
zaFK%WzWjPuA3+9rs_r(q5fPE-&Ts+%kGva1=Q>kVRZIrM8=4Z_?7s{U<*$<Fb(dMn
zfWp}}0E~6%%H+7sbH|(`X8CqqB7kEx;wrnA#mE>cHy^5j2TFqLE<}4o4+Z-MZ;$Ut
z0@&qJC&kdkO<uPuoqZGhHbA?(1>z`nW#P{#O~>XY-|PlqS)%;+M^S$a0M8yquvz$%
zrx6*SOAe`|l+DA`ixcOs%hWxbXx(4G81pVA3?7!Wgn!QY0XG~o0t<t%Wb5h$w6-@@
zxh0kjpiRm&qN%FbQ^W*ZOvEIWUZX9eR!MPt2bA|*VeickzMr?e@Wh}Wtu|m-Sh0^m
z+q3qQM)gwcs3b%Mt9Pqp=CP2sQ0DZ};G~e%-&ag}7sJNWgt{9eVV*V@7S_>daTaAl
zyz}YjAmT+WMQ3W8AC-Qw4Z%JKTjfH0Z!;Y>omQq{BBVX)P9nZY9Xo^x!VT$nv@u9M
zlEkGKxGTJIB3jpku7*S8@ggDdZh)G#oy>?W{Y4_f1a_LQBNBu5Ilp;NnjPgphMp7c
zBoCC$7mseMK2-g~d}|MpYH7H|yLB~Jm-6l<vHp#q-TW9j*!hz3+?qXp^S5)*C~v1v
z4IeSetz%3+H~B-k^A+O)M_j8sx5Dxtt8OgiC!L2peo$fyVb-t$$~)G19n64~jcg(J
zZk(|oDxY9*qde?Vm&EIl{*rIlCv4}T8X9UIJwsJ?S3TN=wX4GN{UkGFo;<aqgF<4^
zgl<m5e4%NKDZ;M}5%}N*=|F#a%XYYC9Pjl|JQ@7?bFk{m)ZC&foSdp1L`{~*r164z
zN-#x+eI$kk^=m2G6BA#Oh3H+xy*Iz)z8L!h{$}Tw+xpn3=9w}*h>+nfMEu=<-f!Zm
z_?ycXo6m)4t0Nfbwg@L_0i_!7WRvL0kiXI_(>s$=Q-JkN&B?B*n)_5d%Yq-JS;{#|
zP;-%e^_R7^AEsSd<`M%P-B@~05?;|WCC2oV5>Y~YN2J5?!9~Wr0@puQ{NB(0_9M>M
za#CuF&D2!A<&6Yei7n4-8oym_s8Lf&u&<s-xI1H>tZrXo6`4yH)QHh=OD@DM=AB>}
zszlB9Tvc-c;i4>KH@K;Z!i<Id!`e)xdP_DHMB_L_!QXYk)}>11_4SE?Oj#m)Qf=O4
z&K6upi)B?adSqny<bg0(<)gf1zI@>HCXP`QLGGONN9moX6EJ|mM`%d5IY#xexqIiu
z0^)`M^|@++WQ}YVt{2mrbq_UC=dr<`aEWtaKci_@i-;*$t6&b_UHACL{~kJ2CF9H=
z`IBFxnkx!qG2+!$E4y-_SXWysppQ}5+YHFC@GNxEKn-is8ahC4$8fHU+5C99d`$iv
zBAnY6l{e)V^T7tUUof6J0x5|L+rriCs`K*Bz{6DdU-bX3<NI>H2_dGMZYZg6Uyfpi
zmiLX0k*81_eTCmu*J7S%+6jkSl-;E5r@mHZuRjU|Q!~noq56OM<`L1<5^rH7)W_Hf
z=gZYeo>I+kN}m?l%idajq7^YjZ+>F|W6Oj|PV9%HO0!kAx}Yw<^S)Ro1hUs9=AB*O
z#dOHl)Ncp+ty(A3sfhb0nNbtW%FR&=p@sgg32cn>to?qLo!X_k0@6pUUkwNlW+lM?
z>gDI$KcbK5XdB+P8|ybFAlO3`2=Cax^bjw8BY}z8h1&3G+)i&~1wuu;Wh1=2u#a!m
z#4tqtv^>LaYD?AR`9^R+iWKRV7c9eS{)U%xH!SZ{bJbN3=$dIgg`k?q9-}n_anauh
z=iY}6iH!&mmKAUB#lFMzX8AKm80jR>=Obxk;V~rp;3X##$=n?SQs8v4V;>~<LUcc@
z*u?CL;SK!gB`9cdyFZh(Uoc33$O*n@k|X`6aTvf-6xZ?I8g6@f+{5Ao-OoV5A$H06
z4%+uk33g#ZVs=6$zJ_e7HYR?vh<$(G5CV9j@1o;Vq25OD0@iT!e%Gq5jg6`L_YL{|
zM&%H-Cb#XD#g8%?RXo27QGp%9t@kFS$yh%cC(Js7V}##k?Ofrk7)ayS{)n`qkQ1KM
ziZf7iRk-P<&_%;O6~Ht2<<8|zzre6Fb`Lchih}xSgdFPlr8MTghp^&DPAN#y5u%Tt
z7_tUVlKJPg_D}h3NiAkwM$)Fe>4bHg4;gqy#W|Y$2daMpObd9{<{|9xZz|O{XWk5I
zj^@kJ*4IWoBxW<-)nl?w9wXRF%dbMb_(SeT&sh`5+536j?ph|s6D}+1D~T`iylWuE
zd#tjHi*Gza{h|Jg^R{iZzFFFKYSNCZu*1uL#B9IgYJ5Ozn>`8FRUb&-hSydaXW{<N
zyU>TAT?e*CHuZVBgevEC{@7#ey4?lG)!dUsHO82rgQ-Kgl8u(Ldk~vB+z#~zjYDf^
z-(4!qvzsaB0CRaXryDfBy&%?>`Y^q0F^1QPuP$6u78&$kb9KIBn5-UHNaAk#?(1j{
zjOTPuvVyf>L&oiAi}|yD^O@X5N|!EJ<heS*LfS_{HOnn#+XI54vFbdq+^PoBI$Fvv
z6OR?y7J^CC40XafqwL?^Ra;x=Zw)YrrM}r)f<Vb;f<<ewm!hcK6Z!ZXBfR69Lu4tz
zv6(wZp`~yN*c5kqy;h1ENv#4rDwge)2^wr=`$qJlGw91s4VwvjtsCUX5>wb+&Ga7|
zoG&r_ZlL7&1!c!81#!&02aP#9QTi@7){ik}1^e@DOs1+1WhE%`AyEuK(jipXdsj1V
z_DhFe3B9<oLOzsDP5^Kbq8n^@+KR04OXfl6CDxDhEH{mAa?%t{V+G#_ZRhUK*ayEP
zA4kE}?$z#J@-T<H9M4D?P`wDSt<y%6fIjF_GrIH*RS6Bar#q-rbR%Y`U4&X-UgHa`
z5Uwe=g&H(Hrc{K?Qr_=Vf}Zld-EO3yX2gG-L=Wr383b(7S(8KOAFwtwhldn9J7PsW
zQErWDO5q$b4eMnyJh(ajOQBy*y}cWp+uM?7I(1|nAoeZ97!onL2v<=6^Mi6?96H{m
zgQ2t8LLSr5*~3h_<2&HN=Vu4cLc&WXgb-Ihfatt$&&tpLRexdGLKa;-$5qqt)o?yN
zYL)$`=ZuKoZddczDT}#zF2wF%(dWdP$v?FNqzgUW#Y4VM>vhkWvx_yZU&LQo;UHVm
z*_QO2^TymakT-mHR45>h4La(jJd@0Z^hCLMHCwXSF1S%}T!0OPG*5FECNC}My4mqB
z50w0r_cQ*>fV(g?kEB3t`H)#kPf0^}laRhRXKx$+a=Uo3Zs681*=9zIYhu}%iKbi7
zBew7hsqJ33-|yZzzxA7=xa`?W=YI_Lt&-vCrdoeD7p6~1r|wS=cQ0)*PO)-zC54Cy
z5617$3`a1OMCkH%PnF9QMnqzGdsTf1AIU~w$>1%d4m#oy3$y+Gd(w7uShxSqmk{rc
z(~hbDBy89GL;I*}(i7LS*`6j>g50>fnQs4{?%gR4x!+wcibZK@gEmp!u6y-39~CGg
z31Xj$9Zubh`bw18Xg4^GXqTqM85`#d=S%Z7TT=wQ=u-sw&PdUQlu5=%Dux#?a-Bzj
z>x3}R7fH#;Q^uoQtFBWXj{~oSjwBtORB^L8KILxqK}7OnP~Or#alD&n;1{9ub}UV$
zeq-OPQl;Ua%>Hgx`+dk;n<W0jL{UCZ(mY5!)CR?*54|;B5CzxXZh=L`rkOTRXu!KL
z&vWk!-li?V6n%0#%b<g}!yoXBK{w3U4*Xs^ht`Tg+l%nRV3(vB6xkFv<TR=D(GRm&
z5G8rY)6~Z8WrUKkRiaJFRKl8o9F+-}?=oqDSrlvdJ@iSI2?-j4hr?ud*(gsNZ8%)f
zxm8y2$n!j@ZcTWW^*X#pr4(327UT`oFxJxx>~1JFldHH@=}{Fz%J+0{J11u@ZVF>h
zy)PwPtU_)5PG3*1^F0fR8Ea`ZpFUJDk$gcg8R|BZB*qLjk8P8zndwRe3wV~e6d^<D
zEbdNJ=vYKze=*bLYLW;JkqD9y{<w<uqNlr5wVmAPD<*N`k>hkh<NNH5YWzGlgxlr1
z2ytU&AIgbMcQH+EMeBYeuX<O&<@n<;TPHcupk6O2uA0-@i)9qoHQUQ~U%iR+ld+13
z3mRjl%ZbXeAvIiOC2}y<eJxC3qTPoHDLPuNZyz(`P&Vl@#tZKf;o1R?0T8>rS?gxL
zK!qU%BX~$GnMHE$17R4=H!<d~gDyU$PRI#&G&B=bKi1w^<QpW|Al^$OcCy}hy}cBt
z8I?X`{qNiEsTXzZUKqSQG>T8hM`JJLB#z;3N99x62{=ErCj4M)Z%LAS;FajrdCRr=
zgJu-^?mU}CiiokIu+&TUK&xGhq3tTGht;aoZh>p&YV(YLP7KxLQ#EhrP16dy^hfgj
zR=;WE^4^yPTAbd{`MmzUg0ylnG&)!{NS;yW$$Ya>i)$1yVb*V*cZ*%(rF>6`?U)^D
zONOen55tPYEMm-}3w85b&|{OU8ld(7Qf?w5lQIzw5Lr5AGuPfJ`VdlGo>b=pn%=7`
zY0#%(dFn+c5@AxG<P88*?B~i%?-9{LrPqxJ?QR^DA#ShTV#A?$&N3{&Im%Dj{AN51
zyo%V!lk1B6>Qsj`Q9$&x5=mm-OFcK{g@pcg;_dm*-fw33?9E0dl1D41njom85mBWZ
z$W-yns;Y?okgU4MY>G2EZWA(n=m+kAt!lfiO&NPLeq71@1(%A9h>dSwL8%MPa&DvO
zbg*oNob}R5<D3|7j0#Rk*!^xa0+4%V0=>5GP4Q_pQ8<u!Ku<Wyr|1R=ryeXf#V1At
zqcXyEbN|F23>X^TeNWK)^A{BIG*n>x^hM8@)u@SCk-$8vwv#4yNd{Kb+9DgfNx1sW
z0|1_oXwt2>u1Y5T`COl$-U;z7ReU7b`NODdbkuA#e`qN^ob_|1^TSthjm@m8*GH~3
zncLApY&-*%m5|WUOT?oSV?ak~-)pvA@6XVco-g2O{kVK`p=kT|8YpiNu!L_nzWn*+
z$Lsg8GCmfWaUHx-VV%ws%|#Ac0g{nPdA||!%xQN+DSSq*wYsuIRTX9Gz7utE!$hT$
znD*sYo;im3=BLl}1<{ckS0^TG?q(0w?%w5a0!xV8v06bb<W;D8%N8~Mdj$PH++g+B
zch4!a`PEIMR16_j5SpBmH<~Vso!V|^H~)VCofJoY307KRa}vJLa{907LWE-N%R>8_
z@`t5uwbJ-rf(N`SZ0-OFpJr~y^i10^rVzw|C)2)!XS4HH#6Nt}nzGD>?N!N@5i`33
z32U;H!pS=kwa6gKL}^%#?!3;YDglcJiU=2RF*r)cWj&n}E&7-a;M%_Fse3p2f_+Y5
zPF11@Tz6M1d>s_e5q&S)7@bC849~@k#ml(2vgL&x#FXy@qkggP@ZVVDW;W4&KUPyI
zz35qsDQsw0r_5eJyy-sVeEbi6-or}Eyn=Y{CBog<vk6aBjsiUT0~ZU3R96mO6;ol+
zI*=8ky<E~xcB<kaBR&BBf@;8{;_;$t%wx`9m!rqrx-h#1BG`A+W}qq$ws@j}b5G#B
z08Ka+nQQTQ*=<Nh61Ik1zUaJC`A3EI15y87nOZwDf15=?0I?+3l)EzP*kGknb?TIA
zIawU%NVk7-5vl8ed=BgSm6ptaIB6&R?N9c*L$Wj{rdjY@4{<$YZUBC=nifMIn}b|F
z6mW6<GAPr(dbJwrn=H7z*9N@kh%7I9>hBXDs=(5hJa>(Sa|LWJ!qy7cq7Du^1h)wF
z?SpW7QZ-wD`JT5rQMdTifJaQko8h<_^?#Ft781TVQ~$La8JrS-`3xgs;WKx4q;mw2
zFQpM2FN?;WK$SOi@U^^!e_{A&s^J@MD3bR}(C-mfIm)OTWB#+pm<!Hu86*dnywZcv
zqWDA_yneRR|JeqI`BXe@oh>Z^_7z#^PIO3NRnV!~4v&n(i|Il~FRV}eNA(qKQz`Dr
zM%(H0Zy>0Kt@9+DWXUG>j(He*kV_5`Q5_7n4LNZ3a>C`N5t3IbSa(v`DJBdPjFtN%
zJ}jVju?3Rjf^nv$=AdgLtBlR$BG^kPV46)-m&Ks1wu{I!&Jj(?Q1$pNGDSEHralj;
z5_NK<tM8T7*rhnG5M^p&<R>*JmK#~KcB2|YzG876qnb|d{J7OYuPIhsj#QKpXJye>
z<+LxH3*dA0NBcoY|C#5Iasg)~qUI;8hC}9UC}SUD>a%+%r|AH-;s(25v$hoc{y^gg
zW0;Vo>=i1WyC|ObMBkBA=GqUL1#6p**G$_gwwf0`1s92J9IY{E(yD&g?Dm@BAM0$j
zo0`2lKCjvfCGL+v6f6TImwxRKU*8WGwP4VPbEIQWMWjyvK9Hbx>_-T#5<iUIf@ZQd
zAPGd-u|ibwJp#Xf?Y!@rHBEPJ7J*f^ki0RJOsOPt<GD?VKnZkFCO7pCxKhiI&j6=@
zt&_*BtPuKDO*Qw=)#ZKt{0^F#JZ%U;kVOQch9u(f`#*V6WcCxU22-8<X2iYAr!E&l
z`ry<H+3@pA;<lF``u$9L0ZT%gS#1wS9<+v+guF9@-eY-=YA#R43Ii1X0PNeJ!ed3H
zgrhf%0x#Bs(#Mz_q?bycbB0<~iqh3Fc2h6+HAB7sV9GrwQrMUEnv(DqUl0?L*BaEa
zMN#`Lpf5JItN*amP1j3ZZQT9R;jSg0>Goz@yV+H*?PD4XCM(iUqehRi1|oGl8LiGL
z+Yl8SB34C8o|Xzlj8ngb3@au&-rGnm2(trr3yL~7t8FUNLD`C)XUUHd@(=}N&jRv$
zD6ZN#%jzyEPn&tQ=O)lli?*deKpK6t%9umN_J?Q|mf<gJg*gX#V3W=IxK4_gia7o9
zF~5rK&Y2`hCZ#Dc$i%tU9{gwH%;?K!i-2o2Q~iFfPWpw`cVy0);$JJEVR6=z_f|YL
zo6#l8*tpHBuYA`9a7HK-#A|IJbn{-hkMcwCdpo&zLuOyP`n!uHVZ3U{L_8+XCSQ-d
zR8LO_b+j`%v;?K5Hq!VwaGy97L5{(MAR4N{%IwL-AX3|<2f5pUM&yx=8LD)Hrzq1x
zpV+Zl$J)#b^me0Qpzq((nEPNX!yJVYu;N=e#b;TUIZuWPzw9Y#VP1D{^@&oG3Dik{
zi<r9J1$`*D!WV!}XXO~5vHWyL5?XrX;fT`RQxD0BUq&K%w#qibG*iz${}%+)(Gje*
zX%<Y!wZ4RiN(q&-*KDp@X1rx#&8@^mBqQHFiRk_&34fTPH-DOSHQM|=L!QuHU8tM3
zFqUSia_WZ`^^fti<&EZr?k)ob@nQQfV*8On()`tMEP@9eV048ZDJQrUI79kQ^DsuW
zDZ7yfVfieAIJSQ})BH;59;R({o+C8FSC!Yohz^@;TB&(99SN8}QftDgFO}Y_bFx#U
z_igf}ZA`To^5GkmDMFkXkPq69G8nr~7Ag)3x6q|Vv`TZ-xR8FQ#wNhzZTXuWuk?8L
z6{8Uq(W)j{?nrWgJ*<D)T{n3|m!*?VlewRou`?0i!?-sHwii7$ub0N%d)59A5CuVR
zUpi9$o(}q&dqm~ejW-;`+H^gf_cycX%@OnJki60aF!ms5nk*q6%YP1!*r#Nq|Bor`
z&Qglm_!pBM9BXZ*_A=W(ii3`_snuI^!$^^Dz}ag*yXt!;3WUY<dcEhhm9aS}*wcY8
zijJ;YkzAjSF~bt&wVPQJQ5D}%b;L2oQcTreV6Ub{drWvEzHxSPL8tcp^ITzbIH0Tm
zVT`>-u*{mrj)DS0ZjRQ$9T4AI4l;qMaX%jg2C_$j^3&BgQscN*Z<XeE)@NXOzJo91
z&GMnEuzvntht5Dyi0s%31$RKj5#(ua2rT^X=lM<0cHlydUb!fYYlf*?Ok88i|BhKM
zr9sr7`FUe`SO`EW=>=CK&$l}j#n}<be}9UO@1<W9bR#YNg1Iry3AXasJ{6(9#tW|r
zkPm(&anycAY`H68&H3RO@1-Rg4mp)R%zn+jqxhiM{QI1)xglQT|LQ=>pDG85dMN5_
zFG&K<17g;*;b&%0A^)gKH5_#LO>sB4e3Y}Om>2t%YkLR&>>?|RiL2oz!_vn9ney(T
zx%Yo({V~U420!gvb+d^c?p#5fXrz?aNyrn)W8v4QQg3@8*OUky#g4s5Xm1-C-p&_}
z`t@fM(B?n1c4w^7ZXNOvJ@X=;Te5Ad=UlZ<gbJYw5PlL|PMdPNm$Um?`g^>z*Dnai
z#jf&;Q!Im7(Q5slB}cg5I|z4M5<mbuzuJ|i&NcSYCFQU<Yu9XVLL<6eV=g<$&G$@-
zc=#0kz9tL{lgIeWKp;qUfp0-YQ%5iLaCs#1p;8>_nr|lNQT2wH9qkQ#e&OofEAPTx
zsO8++g$Ca9p-V4V%nsfd>X)bOasvy*(_HLAE3_wSOIT%Y>mPep%LQi|P|;GwUiE$X
zjGWiLuWJ>*C+0n{B>p*(4pop#Wwl#iAo%^=#7&(Y=s`bG`shF+-gj!D<f{GHKULR{
z^1ZLUyWQHyLZ7w5bx_fhC-Cn~G<9oJx4qA8dyiAmYWJS@Y*XU9)yr&ROL=mIZ{WzM
zIqCeqKd`_IE4_W8n7)18@s4sz-DaVKs0TF&hs?1^XLQp95#&Ltf#D$LW#RT}@C%9B
zF4j^cf#wu0Q0h$IFY!B{qx6*H#~K5L%%$=_i|AzejIqRWP~TKTLMWM}3t8gSiH<WP
z)#=`}KWsxStX_D|;UcTYR~TH1Qq(@!HN0X-<T%qirQ*-|C0ST=WBua*DLMX$x}mhu
zrHhKzW8Qe3LBD{r6U!2q95pf4FiTQ8X0f6-k%k1Q_>S#eWBbP3V(q0~X11F{EM1qo
zc3$@GXXH636aO8<x-AFW=7MLmHo&uFh$^G&zQ{^dg;yr2tq-l54m&XoM%kr#!6aCz
z5J`I}`d$?js}e<W7OV3Iu5yg>HA$7_N$3%p{K@rF6f=CX&$}Y;$EiG39+TiBZ@d6|
zOjh*Ee6$ipf58X9-^+VTrL<lrJ9C;2M<+J7WX4?~Uf#~W(ZeFq8#UgiOzH)Gt4l7a
zQ`<?mF3(c@uo2$gpkO;TdOpp(Fi5j0eGHAK<wWw$i;gGCefi<n!M?H4-NcT!wj;NM
zFrH9VyWN*KLDRk=l>LOJ&HcO5n!Q=|0fZUpf-Y7LneuLzXRPe9M6YNfD4ifBwDaRT
zH!m3uhIeZjIJbzURzl6(SSB>D>m_tBuRB5+ML&Su$EQoW;!f=RBh|`?@zC<bTEc=b
zk@gsnwuGlGK}5^R3X3#kwd?TG6JHth9<c*`4JgVta7b(qtWZ|VkECKQj^ukoV(0G0
z-9_5yPERABA#|k^!qly09L^QVDQ^HlxkYd_=cz9*Qnez`D>m?;=;nerVbjdPStA7{
z6B8ERP@}zA$^xZHpf-n=3P&iKAKLo9o5&o})pKK<CIQ=69Ke_HhZecEV%~}nEi@TX
z-nGyNz$ya<JxZu0eC|pwHD=tU832+POey}^S(pu9<M2NZYvp&Vm=L~hutu`|<|(6t
z@=2Gi#bx`ouYFtBazkUv2EUPJlqa8Gd{~dcLuYOZpZqIGp~4Z(LD$%fU%DyAthC=^
z;ghJ2IV_k%?olIdtG~a0tIJVp3$+$a)%L0vMGE9niKqJ_E#(@FjT-u#@PVm0aOHYH
zvhI2-!f~hGX5U-=MxpIFK0u;y*_XJzgACtSq_Xo`ez5YdfbI)>^JJn`Zw>KX4QWNd
zqai8XMi1N5_KM^~#w4&lENrm{3^yran4FvwKeU>e1uO3vJKkfp>*wCMFLup<JGnQ$
zLePM79||B5FDjq<$WRcHW#Ven9E}`@Rwt$5(x<>F_iR55`sW#7O`)0eyV-?hBg0VG
zs4~T*nqN-}LvtCMxVg^7Eb(MwFHq@Hi;hy2bzadyG1&=&c^zWcvqF=aoUDBNcAQdH
z#aaAeje5$~D|)>FB0KmMxk2ho`-|P@QK1pPD^ZahLlx=YA4`(Iu|J}@YIo`Euv8Tb
zw79e``?m-hROrxdL}$+)RqxSA4XMrEg4vze{`JBq@IQ$3fG-mLYL4R{$@n&afw&}n
z(S|Ms9#iPWp2sZ55kCOjioKN0tsEZ@Sw9|3eNf0Wm^W)|)yk0IqKNQsDfG49c1DY)
zQMX!YmJe9;9tcE|z_n4UIF+QIgd)y63x^N^IQgH$O8TmiQLS);J=<MY+XfNZ1?E$8
z(MJQw&(FPMqE~Zg#uxeD0;Ec-ygU4#H7`)!47rd7?q{^R8p|f~^N;_vUl#?!X*d4~
zR^7ipP<@Mxk6>1E8C`qD&a$X-`=#A&y?@G4v`o~WgV;p9RTvH?J=RkHeSh~Kz>vLr
zT4*DE$iu7Jm2aAfOVMtCwHM5>tM=~6TxEW$`i6E~h#nhrS2y)H1rz(8p(A)eH+g;S
zbo#pSE6aYWiJ`YE-`{~5kAr=u;w72AzlJYhb);c4hq+5;hs0{PPor%cu<kAf!C_1_
z_b`IzykyovWm8|FZOqx!&pjc?Dz?IL)(kj0b(wz|`Bg1+vC)i{I(?i6Q%+mT?JJMp
z1J_z7wYOn|W*b5b6ramY(;h_$od!5X!(#1?nv5yt|5W0eJnnvpBy}o!(++!F9Ubsm
z_mohAt9|fsx*d1~0Z+8LUc<es)9v(rtgfb?GpHP!nrv<u{VdKT82vtqy;3o5gnc_?
z<Eu~)2!dBMl$pF4a_xw*Nhp&uZ0raFCn`VbyTIEFWAd%~uCn1QIqn%}Qy#(#gHsMP
zn#1D7UNyG!N7=in2P%x7edub0*oS#dW=Xl%Afy3A+~fS7<)ROLgfd+{fw{K;r&HyV
zBD3wwlB_APdIumlQ(_;kacp0HE!*BUKbv~P!Pr=KUc;NHFz1*7TSg`Kgmxs!It8lv
zLFA2p@{#NES90AVS=E<3XE}e;ZO=;Qf;4CAHHGD3-`-Ucw7aQ%BD`P%&KDJiCz`;V
z=@y#SRCp9VPYJz&zp{#CFFa*YWJbPHc4#D%p3D>JTx~ISc`N?vsQWQyNhiZXyxDB1
z+tbz4cFS>Tkp+)yuR2lB&UQ8zKp<#V^b>?1YE_;*3x4c=aA(G$-b+{*c>1E~2-cA8
zyO}?T_diTFfAF_?s2wjt>TuO@zAO@U>Fi`wNTw5uzOQ}z_ot{L;mxX#-@4o(qhb5j
zQ;}m85KU}=h&u7|>wT^KQ}rI|bxrimU?szR)I<oL^wH8Xu38OOa_-UuX-$!DrQQ24
zc3|%Hjd3Yo3y0Ki0LoqffC2!(MRk=UpD~FFs*mqXXZ{&`%=5n-KmLFB_E7u%VRvg#
zQZDG4NxZ1O7FZkjbYKho70tiKl!@Y|NN79Oi|xYgD|lk07bB}%N_4-Z)_L<+r5se^
z>yU*r#Mzo*=czt|a#u2eiI`v*mkl)(UrxG1Sdk~Nv(wk;YzXHQU5=`4k_9-5=|**R
zN$$!P`DLv(K1XvWv=i>?70wt$qI#x@ezWd2$+6Wjid$49Go-6lNbp7)iIw4folgM#
zK>4$vXtCal8(GwztnkK;dI(HChhOe&mBKvWZctuWoN<sfO6@V^?&Xc0f}{pqU0sj4
zz*i?2G=mP^y%)-fXRGRzLBi-QuR)kjOXaa2UAbjB)*U=+b*}|NVW&4D)h7HmQX7pF
zc8|j=W{@Sd$T1*$^$k)&lh6%sM)CNA=+EiThKUCXH+drzCrK<i)N?t2+XVZCa5DMa
zt3b5d*!O~kQgoqsdj=hND@0Ee3h$kpLIFo&mD*LxD%m|KaJC-e`GEVen14@b_qBQ*
zOI>uk6P~1LA(k3jqJg0PtFE$3OQNYCtrW$7bj;~<e26K3HkL;|TxCD70yiW)PG5r^
zOHLl)@wkrHl*L@zOY}3pt_Xsf(9FWcU9WUKD)EB@Q9BjtF^E~bj!}(CF(D}y(?P$F
z4X+=fd}}tL-6`Z2P5~}IyRQ@*=Uy=iGO|A_#^pjvs(s`on`U{b+4$9%jjl|TN#Va@
zgiFd@%ezQpn^=Xk#fIF>Kpi&^8p|i)VsXA%OG9woY5#UDjb?7c)QHgw6VJUsxe<+p
z&#M6@MxO#_K`1TqNV&0k+aV+FhFSytIfoAYp6h?t@EI>%VNlUG#*sPOIhB9Km||s7
zho$$L-TzF7RM@6)LKapft_nu0Dg3+}%>Fbh8)to@EGbGs8u4OXcTs33pkui+4b%K#
z^d|jT&F@%6Z>&a3n2wj*DK7h$b08;m-JgXr_7T^<%1{`0X~;KWn1^}0_{urGl~C&8
zpX`esssQo8pi59?fo31N;K)|FI9Y&1s!50PTC-2n{Sia}T<r5W%r8y?lW4eOkP$Tg
z#UWec_mpqZ&T={3p<R2W5FFq2#dfEg%Of5~eWulVRQ$q6=VD`GW7N4dX8E91>sPa7
z%C*twHRwhsBXsfOe}Lvo(PyN}Jt}s~$boV0Bgk&Gj`9Y}{`>fOg;L_Tl}&89Vc7&$
zIFb9{vgFa-4ubMMij&hKl7g=v&ox=La$Q*49n9@1+pqD{OiuCZ$+Dz?=L@&B{VF;h
zwS=D<>hNc7$d`VH2dul{(RLYGIBGO5^^f1p{-`B>x_1~*ug}kC&m?)QwXHGSm52)7
zp}l??A)Xqf3$Wg7FYnQ3bmp5PO3YGrPgK&B>g8jf=Rh48;7-fnX-=DG6WVtFB2OZx
z(WQp#vhQWBjL_g>tL(Dtf_xN+PTwT|2Y?2W6xuv=u!kBL3<I^l!WVl?fAe+zCD>Lm
z70B4=JGP(a<@i2H3#u?=aS^mQ%D#oym4n=>ao5?ETn#S$<YVs7zTllqiA?~WMBdLY
zP4}?Cfs4P&#$4U$fJ_G_y_!$I23rmO{k%~f8T$vkt3n0jEeIOXnY@k-?mA!g#SS5m
zN>N^JzEJkg5J|G22UI^rz1#B<MCoU|C;myLM6tw28jsg8<x6hj=cSZaq3g7c2Pnnh
z@q{H7k|I^WAMkH{xw^r6Ilw1k;#v_hodEQ^y0q-aAKM5gQCo?wb<DlsUEtf(OF2L|
z4bS>REmz*r%zuFQPOz6@fh#hK*fqc(F#U=N>tZ3#y0J3P4UEhDdBFu4ZgNTVkq{>8
zpnO!e99wmCqBZn>@+nfl{onXu#~0)$xue0QwGSR%F^>l$H?>}{SFxWyZbPo*T;b#s
zjNB?J4hE$^*I^038F2j`gaEGFzT-o*!3Is4sacGR3rar~r+f-4K8-NX>lqW;E-tEe
zT08Avc=2^vHy9oH#w}Dqx)sK2Y{2~)iA6+_ide$nmPwP3;==rQI5{xc8hm}2SiAP`
zANu~r@4fBBafA&?_et_|*4+JDy_xHV{n*+XeV?2@0<3u98|56_?b{~*Ihv<m-sE46
z^ouwzakPQ5uUv|K0rJo%EqO}H-vo=wVYGwX(+hhD-Sn|%yeC}?P0BiO<4ofzbyu#k
zvfnJO>Rl@eyUP&=jTL?B*p#yjj)1uBv6~qem&U=j@02R?uEHZXq0DV<_%z5Fe7fjy
zH?IS+_W{!=>{W950#u#49}n>pKhh-#&s|y&{dP<wIk~H7DYHtlX6j}i>Dl|*`q7)S
zl6&Uh4e_a+VN43@YEkx#v{g#AeVYT~x3;~j>EmftU58`|r3G&{E7#XQJZmp7cw3Ni
zW@~{={j{%#-&x1av758zBpRf($nvNBCK)$=N2O-qZRfO$D?B@u9IHz=Z%&Sj#%mD*
zxr;*C>lO{@(x}5BIrqCS$9EAbVDv@ERu&DjQkdr(Dbt|58AYLoUUCT1Po}eo_Fb*|
zbxCPyb(|Mz1_YBs4gh9lvz#lIuy0BE7(vhKb#!I`-!uq}8&6?NVPdQB`wQwH20tYH
z7F!pivZhci(z{MbEbBGcv`LR*@Lxi$dJ@_WHLT{Bp?3|uyQ^0A4Q{9|>F7$!$$AFl
zqM{Yl-1fU4lL|ylb}Sa6WM;A|4Oe%PTo|Rnfh-~=PAC0_MSZk6xVloIBBXT<NG@Tu
zrUnpp{??AkIepgRVDEz~z3=21mkl%rs<MGZl$GVEj6Tb;u5qif<uslS3Yd^*!bMq)
z+(YPmv+l2U?&(6KZ|IZ@#th&+K3L7PJZ^uet=<I%i;l9uXfWnd)9(@p^^np(V7fsa
z6wagM<2&ya%cV%}1>L^eZMyRC|M5Wti=(XSL8WrE@2<Qwx>Re&QhPwV6i!RqlXm{~
zzIa;L8!Bp%8j_&m$Yc&Au(1r~a~Iqrr}8^GVt1Kg`La>zH{UqD^uCH&QrbmD+23w)
zw1UiyvXr=%?n89vzM9N(zs7^z%{sJ|9)EWJSP8#r-aLUzi}t*aiEn=j68nK|Jv$=C
zJT_Y~>N++KIKrD2DI}@$++Jw$tdzjBn3bElj;SuM^f7e6D;MIY2_dZKqn8W@vPJXE
zD1otXBEBJ}22&pay}LzZk|RpGtLvDirgWKQbk(XAZ_&$E0K>xbak%RmZ3Gyp_RJ=(
zeHF)Xh9Qf|nP%|Ke6r*?ub+LUmN*34xU39;!+C7y8-AM1I@AgGx>(;tU$jDTdhVjq
z=(+`xIECleQM~BNOOPfd(PFdAE~WV1Q??QF4huRF8>I01QW5Vh7KOK)4!aw24b~Yt
zn@*|RGbC;BdJ%Po{8_@O+U%Y`XeAKVxgt2_pnJC4qOL-bp*hpN`vi404Jo#JPzw)6
zV}Ki}1p3qUS^e_ZyCUs-(%R0c1)kLzj*wwlQco}nBK6G7omY#B{2Z~j`cAH10=O4%
zo|;~7LQp93_rw$3cMOxEoFW3IMjoa{Z{ypHSZ4U{)Gip@OHYX$lOlJ-&%9@#K1AQ`
zdmL^6)u()pfX<-F(MeSmcaSyT{G^65W%KM=iZ5$26SokeH(5omX}cP<q|&PCiEz~D
zDn=yutA#9l7mza4bs<qigX+fk0fhM6{S9h<KPDRd<~9j6sn@8-L#kkY%g?@8;)S=B
z9g+6ht6QG6UNJR>RPwvvMHh;V-KVjRqz0AVu5?#^Co&+1kUJ~(O?+aaPb}n}5|M3a
zZP^MYG}N|c<1+G&e|0_-8_tBD2lBcolGk6Ec!gRe5_EDt@|l4=F><Y9^>p*rc+x#u
z*u$(nk$Dd2XOJqt%YE)rN!AdRN+j1Vnvz5k0B!-t-8y2Ttu0^9VBJ_d){(09W$b?^
z<<FDI;}G!F8nppGi$4$5IB~A2U9W?99iY|w%H;s8oruN=Z6z%`JS}~2j#s!hZz<X7
zwDWFjY_w^yo;aNb0tMfd*PwV;{_!x|e~hus?ShU#McPXJMX_e}-GfGbp6>q0uypSB
ze2JzIIb~BW=d&7+EYQ9vgM0mGf#NDmoO;WafK8xkZY|j7rdRtH;XMVFF8`b@Jj`XA
zXDmU!*#-Y$NGyhm-F*O!c;P6fa*&UVn>{hE{FMc+G(f8}O8AsY2oF^Qu4rOZCs=}w
z)qI}>c2qzwZ*dIt%(HhjGDfFYy%TyE@-X&W=Xmc?aW~G3086<~??*Cwi2jaq<XHtD
zWRipJ1NXMjPJc(vpQkg3CWnpHqODBlDQkn}D^-gvsXQUxWv?1bP7}z?(UjwUU@_kc
zlhYfF+7jFGJEmskJtEj;^NFG2$jXoXujW8a-WxM!VbZhmb41W2RHa)fRe>aCnoHY~
zZ6<eLtJznytR=Ba#Y&bZA+n80r12+6dc8WGy4rHxkYx-xdp^N~&i=l%xyubN?N-Ar
z!SzB9m$hA2ci*EXR8J|_tYXXwU5Fe;k_xfKqwrhIe{dIi_FEupGr+)X>mz(akYEq%
zLN-5GX*%z!pYlBjHwm0{O{nSxH?H<~c%>2s4>e&9SN25EG)(r6(Hsi`qg)OZvFi61
z)Aw^sb;N{o7XzypPfrE4{uyu@{k835wqxOLP?8~!_0Y_4D*#v7QsUIrXVAHP=e?<+
z({xYq->nZ~^f93zfKB_D;foeWuFWpaTau<~aHV(&DaR~CWlL9n#eEAR1>0KdkT;UQ
zIg|1VU}5YCMz#rFC9P27KA;gIIacw~R*Ie9H@U0w{)KyoZ*LZNiqZfuTC&_VR^q@r
zzBN*&emC%5B#B!RkP@uaTC`F{wAK=#4jPcK$tPN!vdIP(_gzt{FDb?UtKb7v)Pcs#
zq)<4indq=V6K;o@<y)%cWjDVld^#S7{E8;nQlPOt$LuR17`-Uh!nxKxJaJ20vcLvi
zma*<-1Pgiae>Lj-|L;pnzudp=o#YZ~vBrLlJClS5BCVLKJ_7W%I_GBI)YlYDhRD<C
zXj{~a0Vt;Y5u(Yn9~^u_H4bC;=AIxLAvAk_slF;><N-gYEF|NJQdx>;^2ns|dVdyC
z>%Ucj+(JVC1UhXm-k=~zfz!uIO+^~Ri!b;80V4S;$D&e0Q!=x=e-Y+yBFs7U{cvT9
zVKdeZJBYFXZ^1YF+RRM%>_>`D9Idwik0BlJJwCQizZh#cq__ty+-LZ(6TIQDJW2r#
z?%QP8PswNoK+QHQ(h70;#5;uxoeej+)zGN&y=)Vfu!EQR3M@|IGaaC-fY~RMx?aAm
zClT!y7ztxnv+eBH-S)hX3t$}TX%XGH+qcis+qmg-=O3%w)$pw?yjEuhE6>WMZR^<Z
zKXT&v9eRqHooSgpI;IFSi(*b{q$Y8)Xj5zmR?|d=^Ks@`(-{tAvk$lXWGq(ry-v#m
zz-2WdJNX!EF?@Q9hes3`V<iEEFFeZ|pCW=*+O{d%hTO!t=J>{5<>2dvljoP80tnhJ
zl!|jpNAr?ho}9ddJx9U<WL+GFQVmA8JVU>!nECAO>}R9qW<IpOxrm}6yE5z8!tgO0
z>07l%kYbOQe5P>)|LEXxXu$tf_Ne@}W!`MVMzz{v>mK>Zk(y<fNM*s`roFdBVcTQ6
z)<}-|=lw7#W3uV?$tQLBm$K_(JiBX0kYe}36$)tpBly&}m&)L*$XNBCJlpl92;q;=
zw?2g5liYZobgI?V+UIJrS08xDCtii7KDD81W1ebgg5^HK1w1&2?fxj6VYO3o{ibMO
zjf(c{taiFyH+g4t%{8lQqcuev)`rAt9s!-2ny<B6ZKNVih1D(_@K$k)8=MDGJUNLO
zFs8`rN^I~gZ#=yT`48|(CB<WHwQGIcDW^$wok8%IZ!Y2w#0Q$<{RxVUkw^av^45i0
zHebYLfXqqPg-}M{x*Ewxd%h_oVYj5-_$akD3uY=htLg|7h2}8b)P79$WT+V_`ly|#
zAx!l!6`uI;wYKRz)!N{ubIdyQMp<9tAQed4lX~r)*u`PLoow#zN@`r?P{8>zm}qca
zZHMLGt)#!#i#rJ4>=xzSKP{_Hl)xvxY0(J@cEhNZeRAAZY@SH({3V@%?jHG1RO=t<
zt3;+@253qa+raOJF!7i1O#G_`QL+PXAij>J&Z^Qipr%R=!LLd<V*kJVD%xL(U8ZkC
z%>O1Ah7&}rD%}~tm19aEav4@1k21`sL^Rscujp?Dc#B_0YE-1@pZVLU7ffyCK-mWM
z;IxBcFWQuKiAfw?N4WT`DoAP$02I}+KM+BFV-lyTJW(!+)4{1&k=a{>^!CkN=?cG`
z7|Uv`rACy=T}mS=qw@QxZ~*hl3{>7S@=9xTrJ97>5ib%Pshz@zsKu3T_9Q>~?)r2|
z6@9ANyGZ`HWO9EiDacp7^VjX_Q;%|`5M~3VycKXLW}xG{%2eG`f};L;py6T~McZL}
zKAKO@$Y4vX#-d2w+o#6O4l_<);NJMhkCXR%3=AGFL1ItAj<uJabMrC*ALwzBN#PXc
z1Aj8&dE^7_X}7n<1^MpPNlw%^_18>>%{xOFwEpfGY7QzvB6V!!N~)eI(zp+Qe2>e8
zf048Mg%cnVG^vY>3^{f+LYPC)9Hu{gxG9?<F}S0N4>N%eu@Ux6h=Q+>rI4vOh-+;U
zxAy@D_isU42Zt?e;)KV#>r;m+iC0{Q<$LAT;dNT4Gbqi?kV6fMVh-M@Cv~fCP~R5T
zrL$GSkv=1{;NPX-;qKtivv(U@k_}Cfq8>E%pD6{m!R$u%8OgIJrQva&e(4?)SdQGk
z*{h212g3lEjS0+U99NEaXI5=p$>wqHx8z{tRA;TqPfF*>axkSnI*pW(W*><m=MTXS
z#(@b_Gb?8F7T%R#-igzWm0vZ$rYEEZ1iWgwu??j4j`&t02ZVZT9o)=ZF+mw3@hJ6(
z&ZBwA<*stZ3dUEGZd6+vajLE*r>=M*0jgc|-}W$%tFV~;BaL5-GAkd5Yo(z+TDlH<
zP&xO2k>KsUqM@RJx8HdkiPh23QtvA^1+E)?QfB2T_A@SvA}BCwD6e)Bs*57qX88n?
zGn2xTHBP<|@Tm~(>pvwdO|taSMg9jkTS{f#*!*}@l9!$}ZXblV)I=isn=pkH!VvYm
z+aVFT$+w7GjhpFX(Gf9?d#N9IHrK>KXtVlCZMZIHlwju9ZU0lx(1dTQx!4|bqc5vf
zR&7hG&DUYkF~~JlyeaR3EK`>XSqG0BL=xS2#sys%h1}KJA|~1j)$I9-b6XyhTp*T{
z3lmD?@42_xr@hif)5f?)o}Yde&CB)?rjFAluEVBx=}CqIS##}frpC@pD#4<o8{rC0
zRE3od3Q4lzFT?3woi;NPLKT>`qHSkNW7*JkJ)Og(t7E&@9LJr#8kP~qF8w{hsxeDj
zBLopd=>=#(=ak-gV=uS4E=y@hQlh`wK<&mYW}BHw?rUS0(-R%ZeHb`mMwyl*EnN3=
zmF@Lhu#(A!5T=mDg^Y?um=n2~Rwc%wA*HEEcxBE$`iOn2ghp~|tMtuJGj)i3z$PyL
zGERF}v_Pn=i2PQq-K;LJAUlhTT`&5AtrDA6e|g)i8?^I~#|NE^TMV{k<y`lu0riR-
z{aM!#?;R-=vp<<ZJ5gWO`%2ADJ=QxNcs4a?MratGe7bYJrbxbKN9u9T#zDKPv|T*T
zW%MPM*O*G_*9TpN=uS83JH}24N|_HUm*HLqrS##RXdxy7{w1ep=AL5kJjX)Rw9!(W
z<G1!xX=a;IKXWsVM0S-Q=PyY<h`iahjvY4SXL<~8Z6u$6xQ&5+loN1c-JDvFy=OKp
zqKct3cKDoX3*;XoCKJX}f{4Tg!c|$dT{RuvisvpB{7jkMO_zHliH3@XWM|ANKu(QY
z2E>c+sutPF5#3?qtMF3!xj37s$&FhsU;=GxT@>GR9N!0B143S7B!yC|j+e@l^(7rA
z9R-u`FzC&7PxCvOE<kbnv6%fKoH#}&lQ%Iaop{cGsM?YA@=}mCancqSFzjmNJZS6S
z=y~QyrYh-__75KAo{+xrl&_cAOZnmbD8gHqJQ(=d-h`sC`k}jKqLTljUhzno<)3r|
z;>*Tplod+<yV?z>^4YBtLkztt=d8r^pjP$1a(Cmi@j6>EU`Kl2yT*-sDs_GdD(bLb
z<syRt1f{a*0BQ~DU`@#p=ITFjeu(m+vHBq3G^<s3Ns{GKg8>WPZd01f41wi(Kh@GB
zMdpm9h^J`Fr)|8(kkSVgNee<6f=ty5kAO7d`SGlK<tLJ$gc<UOf`7M#`&tS(xuhDD
zZ)McQqF2y|1n4P+=SSEtS>AHRxob!GhqmbZmYaOe^#+pu4D0k3Pb<b*DLx<OTF!VV
zEkzTn;GYrIbONm=VNQCRlamHir@xWoWO<7xc0!@b5*hj_$a&MFd{i^Mu<Rk|ijR~A
zQ4&@fsQ22`LB@;IV2R5>FJdeQeEKm1blar8#5iWbGF!~CJsiFqWd34uAF*pJGtNk#
zlq6!+>^bpN?dUb=I?QF_AIOy=Jru*Vn9m}TJi}#umI}T@m)$sbIYJ#pYLG^>OzvtD
z2Rhul#z06F;tunwuhq1Bg%4Z(`B*DYhW)ejWCpfrifmy${<`u*R3BtY47$|CEr)!(
z!r&my*`tJ!i&}<O={Wb6x&X&r??q<=>Hh#6Ce0CV7gJ<;-Tw(MOczYT^0U@NA@(_Q
z_xO%Ua`I3uIO<j&_qQ#tik0{qoDsTiPcd2d%4?Y6jJIor9X9d6poU+*L1o!`_taV^
zfua~Iaa3A92Vkxsy7Pk=nqR~RSAJ#mcLmAc)`c;v*=JK^x;#tPC-qwrLMxfEgX|VQ
zO*L$#P*H01mCBLQehL#W1?uv9{y?c!fAY7r=JnRH^8$HP0Av#GpdZymw=`OP5Y<}g
zwo$>7l~0xjvi=uKp>%N7gzKLpj`Zek{Nh*5K2r}l?mz8#){?sh4=_gFc5q&(5HA?K
zV<nFmGSqAN<n3Z>aEkE|57GJ$V9>}=6_1zIt?xR*w?vdvKSV#-b9c8s4J6E90^k<I
z9Qwv;<(@Ql)Gn~#<r_7QJJbbY7^S*O=;~pq^@~sMWuy8#kWaHC3A|MHA+8rD#(VKz
z&iJQOq6wcBf}|jz+NaLl{3hkU>0kRyzh9+^TEn`2c_TAr>)GKwrO4gp(;j@{9{t@$
zJbGWAIi3`77I|L)5WlA@aJ|U|dz3Sg72&!u#Vq{tSTR6Om*CFkAHyHdogd?F47zuH
z(#06F(Tz)?g>vJlR^X!fh4)tRyf^y>8{Fa?tu|ZZ%zf`ip%(E<7re{wIrmy$7ci8Q
z->Vbo-oM%sFY<qwJIk-A+c(;ef;1>8-QC?osC36LbW3-q(lHL*-3>zy4bt7+&Cs1H
z`W((WYn{L0_u_tkzxl?#uD$n%VX-<3^(Ht$<$9{BTz|VSQ@Md*015zI+Mn2e-|+GL
zx;)_22b}vzxj3lxQ76V2Tq#r*5jK14-#j0@+*%3dtpobjI^N*?*j4cp;q>^GxTcJs
zLXB}#)<k8Og4<G9|E9~noj4uz<9L`{EOaIsz=GgD@Tf|iM##<y_i_1^aR&6{5RjAp
z^yZiCk$G?EZp@(vvr1T3<)F)0$W{^)^g$^n3;R=;Qz6mU-({ZWIDn|PI^K$^;#AwJ
zF!$0LRvd`f9W;TrZ@4T_3s@xi_H){Kg@_0vWmX}tOA}Xl85AcwUMYku{4^_d&`GEd
zo^<uw==MAh^FSrswo5~qmP?7-q9a7W1`kIsZ3!*>d%a|jbfQPd=)_|D7z;eC(y4_p
z4Yxx%{*9M(^+QS2#_wy;OUR-rRIG|7*+R{?73avU^5>l<V_xuE*vKNxPFaPlfNhm?
zi4z}};Ew@gL#kd9k=M@A0U{NrH+CPN6zq|C&Y_a167Ycl!y8A~&uRf!7QEVASoYsj
zm&=-QcB2gEuP}3dPQI5fUe!awNkG=?XE6Gm;h1jNVuCrF0w-r8v9FczUf0jwHAUM;
z?t!8d5~iirt4LB@=jU|8a)xIp?)p-fE<s}>`^Q71q!TSj%_JMC*~zw!MS$#$xsO4A
z(l#!FK%I!e6cf({72$hNvU6V>=V>H+r?bG=y#V{#){!1^JF?0I004tt<46DiImSIz
ztTE%im7BM=byq}>$d@8L-lk&yIB%XL<1&`Cm$HXJy0;Rl>%U(;-ufi}t0wRNcQ38o
z7(@zfIH`hBNG0>Axeovb5k#8b2*^+L0eIIMUgw3gpPQ+uX*7RncY(#@>6!IVZ5?^Z
z2DbYzE0jEcR=EC`Q@mxeIv_4>?|8UDT>SohMjNCdc(E@<$5b(~&E!hZtHkdKXI0#*
zvRA`rT%|PasP=xg#zC1o-Zducn}PGM?ce^qzaJ3kLErQdFN)}m94i72gCV|W+7Dvd
zDT4LC{4$^H=3aC8a-pO!Eku&A@?GCQ{x{2ne*d^*zkG&_q#S^+Ah(s$gQtEjnW+QC
zmU|@{O%?)rme^0N6^qF@ZPhS6zbPaZrn#z3iU#)?P!`*wau820D_P2B(y{=S7llog
z@On$;PsV6^ojq^O4^OlWO(*}RU20+@OT2jPT0~3An`7T^Lal8km3~TRKXfN@!Zd}W
z9TscUKBXyVv+tvlh5H=^by8DD87TmK(e_uCd2S?l*M5<Z%c7v#(TJ&hnQ|K0+lhB1
zp@SqKWS#wj40hwhwXatrG~F}r_wgefaqbo^NCx>g(}+Q3Xhp{8BNcB4@^PVy%p0Sl
zUJP>&Y+Vv3oE!{3U#SMl2u~%*pBru}`)k&t9|Ko;Mrye&W50|Hf>Jlr;(e-e&=xmw
z2x|(?mb~3wq?eTpr|MP)+$@+#9;^OwzCL0}1frZ#l|?ip^DTBa_G0T*LKAqM){CmF
zlM(q9<<h`e&I)SpOEvL@;dkB#PE~o*_P@U_K805EKL@{#*fs|KZr{E(_Lc@n&ULmD
zGAvjUkDO(Lvi<`^lj_^x3TE#q#T0<tc!lq4d6(}0`fIi%>F1JQ0Y4*+{05WTj%QTq
zk%~fwjf$Q{IzN3~dI8f!Fp_|r_A;3I1Ia+Ka@YS#Cu!pze5uA-|0)gp!HP<T&G;d7
zs=V3wMtQw8D8HP)!<|TWTZROambcnPn9$sfM<#_w*M>7s*Hm8HNI2koDJcqP8-7dt
zcSOm^wbIX<<?F^i(M0p_EHp_X-81)^#<}1tD(uw!6$$q>E^yyW1g$pVy{H;`jv^bV
zwJxOyaFAfo-ZEfhdEUI;^roq$0=C|hN_71KOvOBN=JeJGZK<WOhjw0vwZ~ll5mz2x
zj%{j`{K}%|K}oh&VNlS2wlsI@eXQi{MdCfJXmN6*KUUY%CCBcEXcpHi+<G?NHS37k
zO$2Qev|m(ri5$eEGl<+XHuUZ$@2u&6jIQ3P9x4gCL;p(d2YFD7Fa{*)W{Ull;?*r<
zeSZT+&KDA?^?o+0wEO7yc92=7CGJoYm0st$GPf_S9m+kuHa2l#y^dYEwpt#`Kqh6(
zhVmakYW`}aYq7mCZx3ki>2vT<>3!SXLr22c?WN_o@kmGD`&hICYRXi~VZqIgjnU;j
zmhfdOUrR}=8)92_n3K~&++3({u{*7Mp|EYt$Jl;02&)*(Wh?j5+!K)abhE(823<(>
zcbhSkovi~7`ky|Bszw^}Y`_-208zJuYe}DDs$sP?Evsg?1##4_(B*>AVO0=;-mn2S
zrl9+h1L4h?K7PKx*8^dO19SrI&uWdzI$i(rjF9_CVq?ARq*}&FW~&s1ZzbAu)*<jr
zPUK+b^2<GO4^HwDYZ0<m)XqH55VoO-J6S6K`sg|0uBOBXfl8CS*JaXYLPQ_N(A|Na
z0vOKhvLE9xwIvH4RQO(gA}WRMD}2|He_{MhWKMP3{U^q$WTeHZ3e|w0YISh+<-Ym%
zux!#LBs#VT%A(9)pT8_PdJ<2x8%-@6kFA&)EPdm@!AbTS^qDAXyfbzyJi4a1Y+)J*
zq?Usd?moV*hjpJ@;UQ+fmx?8ciT5YxdL_@{OrHvm1@zxnoJGD3DTsvo@^2H%N*M7W
zE|MSx-Z$SK(uf`tXr2&>MH=^HHSZQ4Yr>%W0FeFonG)fqw>yEwOpCzXR>=*UNe6?>
zaBA5f_{5f7OIqx-t2;Z?zfotlcQGNk-eb@Id$a`e$(oPN{Q}<vuaFnvfieA!RS9fE
z%xGdu?}X9^7SQc~r;!5uu76n+0u@Lt!#1=mxjvRBPn068*bT&ZGFqf-YWSo;=f59D
z2~Q9G>9={E7kwqp7qCnuM)rLhOpa?Lz(w5sIWtMsKK(acpD{W7dMUkmX-p{B=nvdA
zm*@G1f3ckvrWkEK)4O8gO>n2kjhx~_ik9Z<*e<6dujALUiEG)3-$O%Zg2ATDf-s^}
zWIOW?xUyR7QM2>cPQ_am@^|M}?`PQ46YTrm`{3bdtBAeH{gzhs&pcE<;IHIL*0u+0
z0|d0Y`1!RGOW&yNep9@Xy>0SkvQa5`9!iMjJEe=4%9tha?dwGR?aLJ?(8OGSf$XOV
ze17z8eM@ooO8U^@)+M)Z@H=ksFtJa!#$k&sk(>CQ@bKfZ=Jv*@__?v1h=tLDnP|h`
zy_x+QP5$Nf5kzb1sdcIq7hQIu9TTl&M#V4P2nE6%@ml_34!@?|uQoL}=*CXxU=CLy
zq)@O+^G(dQUn21UE{b#46^JnfMul`+X&a(LdaxlcPgvkc+KbDMVkZo8+~4R=0>L=N
zdv68(%~P^w{1T?F*dvkuvijSIU~SqowRn+jm#DZ?hoh)5LEvTWQ5}{o;45cGdY+)q
z50!#~2wy&$9{z+OtH6P5(2Srd7nP#U0i$N!FMtNzU;7JGt3jc(#h8V`o$-=CS3+On
zlKF9vHAUR}p|lrcfZQsX#tm?=&`59h<1lC7q5LzywHrC9&bd(OL9mPOg^CxJJn%%Q
z(UWA7j%AvH`4Gox;0=9C24k~Z1DzAHCra1nUdfNO9&)z=RqmcnQg0S^Q#-dMg%ssL
zUhk?fo^5pWFFj|56jS3Yj&rp3w!>lkJMQ#}g6~sDp?*v6WB<|GiY|w}2KS0^=1Nij
z2<&On;%A#`JHI)NL}@KbIjfGHzF=S|L~TYxP4%H*Ntl{VB(_SL^cmR@CgfEhSlLJE
z0wJfC<%kH1io{=Up8N|i>+?iyEhUrcKM*J?eeLf(;6J#CmX*G=Gb{{O%@Y&ipT-eA
zp}oDNrcJpa2C7lm=hrnsmNqS7T+a-)kmk-kO|behBPumd1z9WTf<96XHPK%O-tqm7
z-p?Sod0pG#b5~3k0w)MS!r8N8s@!U2T^>>Foh11}QSj^1ozO=cwc0L|Igh`5{h|)-
z+tFpwUw^p95}6GFJ2HO_?>Wafzj)V<)r-|YS}x6}F|Ulp42S&_d0*73>~cA72%cIT
z{%Iva??E+2WZG#ev!#temAzB45;rwjF=R^h*9@J_Pu*Wv5z4vJz#tead)pdWnf@B4
z3YKx<#FZ=OFR?qwPiyi|v<4)VyTXV(N^qS1q7BU)z`e;;nWv5%qVvljZmf7aoUvpx
zIf~HtsVuc5>@q3SvoG9<nPLQ*E<DJru1hLwG|U76eTIh4{lHs!DW`v<AwS^qjx97B
zr%6z%m!Ntm2{#YfyhO@1X{7kWrSg3~g8L2PRRz(cTaft_V->rJl-8P9e16l3@qu2P
zb?3l+W&TqtC0tng@E|sYG@dUMI&U{fi|67xPk=i5Fe&J8g-Cw;k*P*apsz34ag}@l
zQmvf?)o}WQgE(5tVGpVYzNu7+GM5~ab5_(Q%Zuexey8+au`Y<u)D^<sW4F$yFny#0
zTXnc-%ym`U6K-jt(mxc~ly76M8I;ge-Za0SW)aVvj3vrwMafG|s1sWbyzb~-mS9@0
zxuE%EzJV1hhat8kz%&*^hcCCg+y~Se^qTg@MaOf)j3s{EoKP4TJ&R4$wT8*Lb^3$X
zNhNY@cmL92ifN-0u*IVAUD_XBt%1);bH)vwC&$RK{IrU$xO}Q|acy00jefxt+}!NV
zchd(Z)a)i^Ye<y}hNKRbQd?NprCX@@TosN-MZCi=natY+7_v3d+eY5DaB%1kjbGrG
zu3D0SfKnHrB2=$)H&wf&RwCMsXDMt2i9^lM5_w|jHx^GZR!sx-VsQc*Uld|CwD(an
zU8o<<UfbyBT~n#u_1PN5(B?k$ghIV*jjy?)_#N3~TI?%&gvAyfUWtbT3cbWtbq0wj
zm!WW>$j2XUMj)hRao-!!wf_LB2Jf+pq<#)l6Voqe$y81!I-w`mk8+F(5PX2iqVn^;
z{E@#h(subbsf(yE$TGLt!pv|Ds<u<u_tE+=BL92QI~*{wTS2F%9992zYJi!tcnK!B
zFe-NJ@GPg$zWk7WUIdL-wRCVnv0n?YDDT~w#;S=akiVo5ET>X!`VW9~?Bb)=H>|Nh
zfp<`0O>Y`{Vl1#9<EMsqirDGaKu5oa>3i2`{>7auEW#(UrIhoIze<=wSZvG_Sl7rZ
zLx3{q+*4$bha$0}R1F7zOTRgqX&}pbKNM%-Au4=|b?;9)+-y9=#a7ugTZ>SYS4OgR
zQXjIBrrATif8an$WF2*p;MNVNp(~#h>9(W}4%Ob<>VsZR8$5IEN&?eN+9J_}!>EqH
z5+cui@(!^nrqz_v&ER2aL+|izy3=n|&9SrMZ5;6~VHOV+FZTPJbSATm+KotBu0bn*
zx*v9jQsi|Il}$ilMe%02432pb3^%m>P)N4Y;hWG&Ib^f6Zz6<z`D?ntgN~32;y-l)
zVO&*Ic-1>s;`3kYTqhiFmkfm*n1sc>s`}N<ZX3Z_fhx_suyY}iEk4~A9cAdc9O1Hp
zD_Qx0Rpq2J;_b?yQ84+pA=zF+za<HG$U@?PCo8Ym99rKi-#iDxuKz`N+ejkGyyHvj
z@UE_(W7RY@wQJ^uW0<P}Kvpo;o@6wII9o0DG6e0S_b5@ub!ogCM11P1zs27EN41KL
zWh^wvP7-_V*K+w3?~l>Su6X%Nj<^&v0x6eD*3Ph`+lPvrq25?F|6YAd{fN3M(aV^R
zt^{pupoz7%@OLo}17Gt)<kUqRTtS-XH0`vzit(<K{)it~d?te>`k$Mp=rYKh>3@TB
zUu>G18*e=7^_g}1py3pMmY((eZErIcVk4Q{UCOfv5P7?QMc_sXw1A5#gB2acOWU{5
z%-5ZAB<b5Vy=a8tG?#-14Em)jv3^pOd`|T5+d(|$BJDToZ+c*o`*A<A`u|Z7HS@A=
z8MdTmL(4B$rp>nN>45gLFDp%FUbZd(5`mkmfm+=0JvBn(=_3;My@aA>^;M~$eV3iU
zbL-{&bG9jnreAKMDlQ^=yrU_0>RfN-p#HURH`9?oXUMVn|6-8yrDX{Ix8PF$|2~9e
zyMHmYZm{q4j+f#*UFw^vE2S`gEM`Ola6*$tsd41rDJrtwdP#jQvh{9Xs&Fo|^}2HR
zby<J?Y)+HVC-nf{DhR(G0C*0&^mvP6?!F{YNP%=RrP%9sYt7)-H;*V{XObgfH%u3k
zD{f+te3MiF!!C!UYP*3@cXNxqyE}oDyhe$y^4FWz(j#$eR2yNGwm_ZV1}Az4=Dzy^
z!iI#(UqPakvoRM(h{u!pGVhW?xX(;n24_XZxIdqGWatb|NaN>A;X&$m5n@`&0O8t-
zGFkq`LLc`^#1#$q#}g1No|m$<Vw5Sw{qq|r?x4Mg9N)2}p>2f#?0I-PHzm~76e%8z
zZ3GXqYamaE?Q49{GF`Tw$Q4fioed_mYf8SLEB%qRvadgZb)!Csv$)s(r-o*3Lk*w3
zUg(AfrS6iW0gb;zHb?hQRt{@Z;orTOPGa?eg~Vow<m=c_+Y|Zg475St2ktr5B~e0~
zlmsDpVzB=%#WxBf)WO1ui;W=r^u~Iit}A%JoF|CQq{8N_xTc)6=YEaB1=bR*p5-5*
z{?X-w()j9+jSl&vwlaEO5?a`apsjl#0k3cjMV;<rRm5AK#q2A>$$~6fYvAUF>lfb3
z9;{`BN*_MsxdJ`L7B2k%00aSh9a**EABPr<pTC`OE|Y~6kp0BcdFpT68(NUf`EGS#
zmo2#l{so#UcC_jGq2cU45+Jb4AvYjYi22n6@NzlcQzJ>{!_mpZ&J$SADHQ9vK>B1t
za{AjOjN|JMwOE=!<^$^2dSWisvRWere{n4(QbE1u#G-Wp{;IL2`88$`4RLlsth|da
zh94d`%a(8N2HQG6wm~21V+Kk__396{pbjM5`I|}!_Gciw;Dv92Y70@Z6U8-KsZaUf
zpONX6W>_4(Q7kKqDP1z5Ibuplfr5cdk)jM3BPhh|vJW{6gTZ2bh47mEcO6ppx-k2w
za1pZ?gSjP6oYiV%YKCAYER79QF8vu%l_p&DT1(sk|IB`TQNzy0nRedn+{i+?y`KO@
z#KnDI3x${CzJT0-Bmo{`W8G#3)5kS79i|9mQ*DRaIymhofA^qD|3(-im^<5sIq9lZ
zq*(L}^8i(_+H33lOo1KQ(leyL8VAdE9aDwu>Boi`&03Kbtcsc%jJ7+c?360z-mRoF
zc623cI}*6F-gZqFG)Y3fy>FV|3wcCB<YTyGg{$8P4H*$_>iYN%kdU|{i2HVaFHhT0
z>b(K7$$u(Av5)Yz7V9kb_-<1&vv|W<>$~@(z_VhsYj_jbQ>iiV%8+oE|LKjXS-#e>
zan07ABk+klVdbDgAC$B550xp-?kO(3PW0KB_l3yZ)flyGqhzQG`ODjm2<a>1hr+Y?
zUi)|LvdEL+UyKo*0aI?X^nSV+tSrr*S2QF*+xV1(Upq?zk43KL<B!JyaQ7f>M3bY{
z2>8#4FETjl&~aLYbMQw6hPiNr?t{SC^ZJ0!Z<NekBb9li;M|C&ha7V;ym69kSDFDk
zQA8)%p6F(bivFXV`A+@4)`@nSV9!{>bD!>(LUD{`dwjMS)&(Iv|Fm5)>fjG$1$u=0
zEBpc<N#Mw-)euU0D$cOWQcJ|4iqMW2H3(5-Y%jn86=cIH%Juqfy~VwD(r3p)FEj}6
zP?m@#B5HkxR3!R*vShk>yWMHIr`QZW-w0+@+s+%<dGRnT*x$C_WL`uF4C*fnmxXD0
zi=bZwlvo=V{?J>E!k)C@73e3vSaufzU`)3*bTr1J?|J|m*cMA5(A4Uk+}GVQJKrQv
z)MG_)U6&xbXX6vQ3y$9+Lx?7tQ&*MG81Jc@sMp3qecrg|v5e_+R__tG%YWP;K2Z|n
zlwu<%ZfTJjPnNT?^&0UG5G}u)$_831nX92aJ9@mm+ccz4!VPZBuX^%MxN`X5t~ZHQ
z+t2fIB2$3Gt_rl(%+G(~>~gkk-Py^-k<o3)?iC#k^2!afst8O;QKBg?Oi7sfm$FJ+
z>TXb9;_v>L6`2I!BadgTXKEY7RgV3ayjPH(aw3z+mov1V=}wNNWk78X&ECsao;SzQ
z&DM!XE8DPJu3KGY{8cOr@Tw#kMuCe1VQTrO%}-0|wshhZ6mli_KiLj9*7DdA5x_{b
zXNA)5R<fLBDb8rWGIaMP6~`7Nu;t(UK`BH#i!{ue>O$@P$2tF^W<!bo)^MK--$lAg
z^q{>9LY5<dcPj8_rmpvet<UpxNWXDe+ZJBG*YY0#TU^>kURU!F+<v2dUVLL6UW|<l
z=BdoJpiUOJ+M@i~ws8NDd%CbL@3Z2UnfL^ncf6FT*_^=SIgNwP`=oKu!vtj6ET&$7
zH##C1{V@F|UJqVo;hOK{&+{^I{kLe8WNnO^1g`}ighFvw;=s}qJSB0#Mnhp*V34(B
zc)$gF7L2MPm5I=UxpG<stp>cx@g+GjAeL`Zj10^atXK|US5qwEFS)H$GiF-}W3ToV
z9o<YY?3iZOK4!h>{ImtUTFP=pixwL3t$YH@DhSqYT<DANS3{ioVVqc3O&%9I7Z*#!
zPu+YF$6}0xE7xiLT7Qp=+uBWvO3s7xAcMAm9oHcicE?DaD`ohPNf98M%t0)go19{q
zN43m~;RMGn2^~|3RTWu=?BxUb9m$mLwW#)^PSW(hYFEY6Ohkf$P$4^PfOv%9!2yEv
z!%dpqr*e+HxxvxJ^^0Af(`b??o_>Ryi~DD)EaCFPWO)}mO`j8ex0S&vERME8I!fDp
z#K~Mjd<Ajw8c|`0)L!He@T5pYB85pKVJQYBYN18(d%DyhDvg`pLO{ZxrZ-XlzKEZw
zgbjvN30tNPcAw1DdpjRP@6xxf5S<?5&iO@bU2+!kAiL^1OQO#qVxa7J5k$6N6_U)b
z%gj-W$|r`ONtVdFaV7qKCte@*0Y<Er%-{&Z-H$wUM*ytFzwZZ@*TlbD%Wh)aqt>|T
z6tRd6Toh^Y$PU%-{*_bfw53h*!$Dz9^r<zTqoLi}`|5G*P03a~-)ZaURzZlEPXGR)
zMxhDFWE@qj6_xW$R|mtGnVXmM6e+%p!(V*SsCrKQTe#r#H5orVj{aczO8|xE?j{MB
z^8$Md65BbO#egyPd?(4Fv9##4H{DBqb^=J;f1l+=+TP4+0J+)Fg~!;iXzX6>6(Ahg
z-~1@!CYLX+X)q)Qd>!k6(k&6NP9#Ytes^8VcP`naP6|B~cC(S@Ut_esr?j3ZWqaY<
zTW5a5B=;(P>%LqA^d(5b`{3dtI-kcxLNMih;6b3=Z_DWlDXhj(b<G52Sda+A+%*;r
zd34qG*ch%j4}>`v1lcHt^T>pdE$^#v9jMd9A8RE)3ZcpB9)Q+WboNA0)7OK}ZH*$z
zEYU`hXXKGk8ZWqX9C#!J45%L_*#y}j)t^1`TduSdZl8)bgXe2#9xg!n<IDK@KkWQK
zQahaTh)nK&rV@TnMC#6{>?=&kBM5o4lv8n@yp7mSM8->$FEmNBgRUIlW{3QzQ!AnQ
z)@FrsaJ6o6U4Cerr$ggieF{?2Ab62ebM9?Ny>^Kk8H-Pv)|XIAm1)1dlI)R#g|(RF
z?1O{M0!qCKMVVr!V?nh*e`MU-+g6R|<@Nsn7~+JEuQ9FnWn-ncU$NQt?`xp}6y&MP
z^~NYHhZJLKHU38t5<=siKUF)mtz~-B$`to1zWH~>_)*5)@C}|6pYT>nFqygl+4ir<
zPH(rT5z{n|lk;`3#=Z9tt0e&;cN(6zpP<VrXWq)U7Zx)|g!8BcLi|nR3oSZRy#9+h
z40MYEa&297=hp%2=zoUmU~VfU>74d<OStbpFKD-J$V}QDY#E8+zqYU)v$DyDls=Ka
z*OxEgRk`zcC^eb#M%x$G(3kecw-n++h};tbqQqS168@?4+8O9s=xL8WxlhkE&5~@`
z4~)-{V|eJaaK^E#cd$NCgWI01`}}~*q1#3&`97uq1@yz{dx79xwsEDOgd_E<`3){0
zbGl$X*(T%u!|tQhlWIy=1ZSX(L+h)tViqiJl&_NS1KDGWvvlK0<dh7{Wdm*$;@Hm?
zW<jiRXxzr7qId$zPgLoh7~1Cycu-wRlE1cH8KLvNiDYP8D{0Os$e~y3gc4J^YOua+
zx@%HqW0W@4v*>M{c7EPBQZt;#8#|S%D?i}60h60izeEOWUT^Db^o|miV7P`f$h0^3
zC$P`aI=ZG*;L*1um-iCVIkKX#bnEcd?Vso?QjG~{wP8x#{N0kOz;grOpb>;KLWvAh
z$_8oWzX!m{ll<zHMjA;z&zG{=`|H6j@z`{8^@w*^v64V**b`W&$85(Yq2J#BP@7Ft
z{|O~)>o(O5>@`fe;Vo?1m`Xv_)X%kcydEFW>R}+7%@@Dmm^8ERCS7d$D(TqhY54b$
zgzz$R2@bPc>(}+M<88jqsdbS<X<jT!960%1H0bU25sw@RGL>tl$$2aGt%|VzR{JWn
zcaoQUlxcFVJukXloKy`$Nk-F*j_=1+YM-U6Z1{V*EV_zB^XSW`JoaismEw1xO8tRC
z=10H9Gln;qZLsg)^u}i2-rBcn8Jjt?I?RKt)sak@4Z4Ac;!DW42{d#N4{$6B`bhQf
zGz((|`4i1vzdv3{dJ1l3T?Ro{lFVf;0_NEYK{AT7bdE@gDxe5_=zUENWzVEb^=eOf
za+~^GTYd4WFE<htUu`j`#(^<SObVr$_RGo#FT$~xPi-G;qtTpm*7NUSAQna0r3Ue}
z-HFCVN<@1e<|j>*0GACg8}T+XQXA|)fPCm^bBriCSc}IYZPeTi+jz#a%_C5nNd`<u
zlhQHIFrkczgRNF-o3O3IKFKOapwt?=kf+FA+$N8xKUq^7h~bi-WxB0CNK#KqN$8<b
zgZt{#SEyB)D7kym*pjCn%)>0SgF^fLbUbXHc#C=7T3R%jx4SF=V-BEp+K5>Sst|si
zh1!>49o#Q&s=|z2<Nc3j9Gm?B0vEQd>)7N}Qo|1wC_3sUXR-E$T^(^M@XfYQWfMEU
zEs_k0AydVdQ|A(tC*H!6F~)*P{h5lK*}I-%Au~f;7IXuG*<&U0V#yc1BfZpjP^vVx
zlIPGpkr$;srK}3#zqx`u24%$BsI?RdXW4nmI~a&6MU94^uFDN+tjDj0c^mWpSvNmu
z+>!SYF|_w8!u2>DZxACz;gcS@sB<v*0Fht#;fpbGgu5$0kG$6?w;=%XO@oG5^VJ1^
z5V5Q897tE;lwFu)x4bei!;h_G-1gz5c}~7ykv_fRwvZj2Y`yThI#6}~6){Yz?Pndz
zk5qa*-dc|hoCreaw4@qXVFFlQsJrCnDzHx`edX6z&1@$1^Cc=DToU+qgMo>^83h^@
zzXq}iB6f@2EJdbkJZ8oZjTJppe|-Jx`LA=zL6w!Ci&(6C{{eH<>A>2HKIsgkf$4e7
zj00q~%;AH&8lP*H*5D5(Z_0VejyDB#v5Mo)%$KBbg&{+%GeO-Knr#x35H}P9f}wGb
z5^L;JmX-Sxojf;vSK6>VK4-<l*Ezpk;`YenF=I^ZXQz`3Bk|+UZ_6?hS)2$yKsS~d
z9Pp|*JtoWd{-(x|kP1|<IW`Wv$r?OMmm}c3^=$KVO)xt8!%_NKjCZu{w(5_H2*P@&
zVp!DuCL>G4>L}7$an`3;%$jm<8EB}EatKYr;HS0F4`AV^nmIQbZMT`@7p5J@&jW-1
z0UG=0akKejhOi|EzvDcZVD+>JWzn}VIo+Sz8|<dVUcHDM8N4>VEBQL}IlWUqc-1?B
zl|E@hq?S6Vnd}J$_1F>A_{PSpUGfV}f?^dj&;r;IgtxGc93w!DRKk6_#@Qr5^aj}E
z$iC(fjLL+{SPxdQ`KK2RMopnhFygLK^>2*T{)(-#jrClsKEwIhcG(Gn6VTvR+Ql7U
z6@TJLo+_Vq-ipVhR^tO*a*A}b3<hQTet;ekX!mMWRcPOU=n8@O%Gduo_8Hq33M}J8
ze7p|+yfL68z5)IR2u(iG-->O}OPabr+CDS(&VMe_oMphXP2x2@s9-|rvgkJ<<PZFc
zw>(6|N>9$-%PT2*RP)KB$fnlgtVlo$+_s?aBh*hxA3<TfwR)i?w#F;SQY{&kE8a49
zA=$uB)W^Iw5t(0^hbuv^Cu7C`6I&kH5?};mo$kLv(%m@uzTW=t>nE%r{2{go{*5&8
ze*_+Ff$8bnC@&(mdj>hOM*3WW9Ia%-?hDJ<`(2dlDmN5|B|)2b5(`L4_q8sw;{Lk^
zVoUSq`GURCQaz@m^&f*h?1B1fA2ufu1KXW%RYQO7>j#=uLi}k16YVB`^{w^Yspg7s
z)qD*mL;m=RayA&sG(wcpCXRNFELd3CF9m#u4etZ(wq@&DKrMQ2uQcvJ-=qGah4%gi
z!Y5<)8%M*r+eUvwKqVKBEDtL*RMypMbl0iD<?BZ5%S>a^3rI`t*qXP(3b;Ez{l@Lr
z=Kwgq_myXu@&h9(egxbB&5qfNH{_?2cnaQpxB2^PQ8bCRyf2HbHP<MtbDaG>uWxZr
zj`zT+eVQ=#@7#l`RVjmXJUu8dJq2<NMMkKIS-8j$w&g(&3}tp&T0M^U))mWiCmU4W
z<KC1DH*uITWN*HRl*MX&Ae<E9jFfpt>8N_vPx&rgI7b7zvhPx>bzK&==}BzWPGU(N
zKK=R3@O@Y}w@N9uirWy21vN_|P3VKbc{jlgO2VFjg+z)!ZuZNTv5Sn)Ly6d*VYph#
zxx2~7dn0-MVNcUJ1yb_S*Ah=Ii@jepP1_8+P<h#ffcxK&C$<v{_*_|<hUM)XUsqNs
z+W{4x9gne3tZa*yf$qx1FyPKOfZ5+JJDRNRmMzD%tF`&&3!agD8oR}ax?BFz-@&cW
z@0hSkI*4iqS(oo}NKM(&i@k+CK`f}4iRv7(_55@9m&ae%ofewMA$ocbB*J6u{yr#y
z!NO6Dp2DVs`eIWc-c6>M6mFcXntsp6T$<~Pre+?l9P{CzW8Lo$RcY5#ZN8L0ZNh~r
zlHRdxUW$W?4D`kI!z0!c)0LqxJL`yK>XO+^*60qtev};k$s^J9IR$_fu)%)0`reUE
z4ua{`08gDB+vXTZXCJ1BtFbctf$hc^BAhBn7t#$MInAVss-fi(Zfk{4kAWIck93WP
zQrj{rx5+rX_KY~yINvZH*U!q8c;P+|smS$zQ!TO)zgU;)RYsv4YTXp<V_c?&FJ;u2
zGI1Kj^}##ct9t2%OHcMB>kRfSm}p`+gz$~99R*oxo!-?nL5@*&N?Ko7b8E^@Mcq?#
zr!**C$XTeDne4?AMrsLSW4lOHd5mj!Vhq$5@1L3$OfKH|MBz>^ELGtPJD9Pv)4SMv
z<qhFrvoG68>`X6pMXEk~m;KE(fy@0_RdDzZ;E~z4*iAHw>D#Q8VLqjpTi8Klt7ZkI
zG+E@E>|Ug8r6)I!u05cB*Q0+1H^N#kXd!BFHm-s6<@GN+p&NKp20g(b!lzm(xe;!?
z3JwrlV@tquMbcOr5WRYI-^R)&ozPR5)keos1Uu9?<S?yoN@U*EFYN%Xs%OW*+ZQM!
zDAqgzJ^&4*if}V8l88M}D}>%|kl$Ch@MX^zH_MVJgLGoGPZHmu|48s)7kf7(g-Egq
zNC<|&8qvw@AF6BwVW<LLeBLrOT<WcJmx+ie9f<b92fyX6XVl@x_Im}#03FP0!MoXi
zDR-|a8}ACUjEe)gXvjz;Yk#@GXjFeC<jlP?f?<C4JkZsR;g;c+=hd){ev<hsZ<uJU
zq_j=wvB!e1{wq`KBkZU*k6;p>(7d#GXlb&kDE5bRC%}4-rBkl5YayF?to#v1O6<#;
znmBV_Wz6|ex!<?g6iJNt5gCzUK{EP#-op3@>bEG?Q8;-x^eTzD74(_1CJw7CY8lN3
zEyT4`U0jS6m6Y57wvzf>oN^m+Wr}5tDe<d>o4pCma`Poh*3Ka$!-`*v#nSm)SPk0x
zViFGg=hc+Z#bP^KIc}MxmnvmQeAP-sOuas>?h|t4gFfkXJ1e?|H*>BL(XA6$?w5RO
zzBMk6g+cJ^#WORtx6##oPuX~kio_{p(8ZF-IEH+`cVYzk!U|9CZMLXVZ@1p?(ONq{
zz)X3j^x@S4(&Q*4NdaG8SAm8rYg$#9bcJF2BzJs~jnARgfgKa6G6}@{<8(oMb6voY
zQ_)X`{N_TQo1ts<W)0WBry4PZ`*CE!LH5Rv7gjB|dp&W)0C1MldrdqY(KB<FF+q_q
z$D}`2we|EEH3E$^BM0hf?2-2G)0VoLF5?&r)y(HC90jto?^Lm%5?V{~P#jsC`Z%^v
zbYE3a%U&aDZ6~ro-_rDmHZi~X8FDRc(_EI}gkb_*Jc8yesp+M33D;w0Bvj=2Bxe&v
zuR7qHx~kq%%D_QU&FXFDo}&D{oPHOpH*zg@D*Yt<M}Q!CL`EY@iEv$ACvK8P6WO}(
zUT(j$6EnvZq*i*fFl7*i*tupk0IF%$r3*AoHhsr*V;#edwIe&(kEN~3LDW}`I)AsY
z<IOHkmKUfoKhp5<&k*9h*O<|9?3A!SY+p$D0^neJ4HXl8Oc=61vKJPSFpA4BBT6mV
zl$eqKgZ^T7whC|brmeDVNKWz+ra05QyyiFI;(#0p@^I;<4cV1#k!wF;w?&zSf?~CU
z*M0!%-%iIq@X5}`%6w8Frp>kTk`%OY#l)T>w$uhsWhrJ~2$*8k3212q#goB_kO=dm
zx?Kmw&g+xnSq)9e=K^}H!gzjK#zgo`f)gj*Z}$Z(-+rv+&&OT`+O*;_a}V+8r{ZUT
zk#AX3C-;$WbUco!T-S41FX^<N<!WfCD<-K?g|8GLx)+3kZ%_nxw02cqa8%S7+M;4M
zFscWJnMQ1wG;PgTd#p0SnSLWiZhb{oBE!ND#jBq~IOkYsqefhW`71_Wm!!ywMk9~K
z)q`#tv}^kD=P0Q9JDwNPFiu01F`SgD*I<H|h0aS=3i2qE_@V;?S%W}y&Z{zxiwHof
zwimqcwEaq-dUJabyXd^T9L_1OQmeoAnS>_YS$GHIk9)r#VOqq!@OjNXDCQ$V_|I^c
zdu6O<gTO4+JD>VIMeRoAB1&S9A-4CjDdAIls^8$Jl1-cm$lquaFPBYa;}7K=mNRSx
zFXvr^2|MayFe`GBbNkvVQp$4TjO|Mnh^3v@>sznieJ;{>2!>taKUrTMb;)t-4%Nx(
zwV^_`@tod(d@F0=rR-Hf_Wu2|2460KYgfX3p)>yTh&sqFvbtIKFTxa;FcAs(%9j56
z=8*mZ_KxLiW?A%|mDV^$`9uVCS>4a8G+DA=Qzhk?xy3yMZD*-Ulgm-{KfvzO504s5
z`9umC>r7jdBPbLmX5Q}a9BoW758F#po9XPG-AuNOv%6(BWq0d`{3KxI305R#Zt>4h
z!b^?R+W(1{M{xQdz?mmKo>@EUKL8r+>-8AVBpVA-Y_h4Tc^9en-)vuvLCt`v!ym*6
zKTutQu<k(HM{aLUl&z?PN^?l}vvqEu8Hr}wgv_YKr5+A@skSdoVy+`Kz8LxmB!uLb
zC44ByEX~|m<1yXvMWuq1-<~0pfj;pa9y+J?xg{Wl)y6`8kys-u>}5!fs3qxal0tJ^
zTp)Cu`aw(gPL89xROkYXaZ^!`Uo>VcyH7mAAM>{DBvfO_8=zA<&O$hk;@Y+f6>Rws
zw8O0~OSaTq{Onz`V*ib#DV8N<Dk040F4Tl~+?ORxb~5?CqG|GVew(cFRqQk8YZJTh
z1b^k4#wLYufMP84H`Sn!=-*6uWMtFxZq)Vs&6NM53M*O@1*3uhNy|pvHb2xa^Y*!$
z<7{aL*`45Ac-+-6FG}3D`m6!hpK)bcTlEbL^^^Uc4)C3ZlDP?qJ)ObwVH^1{)kw@K
z8-AL@BSF2{6ab)oBU^IQiovGs$P9}}fNao^E!$K+t?5q?<Dg&Z;Mt^%MUW8kH@tnL
zWq9($FPtOyITvpLyML{Ll!Z?CD{U94sS%Eh^=R23rxLSBRfDOke48-rheEjO#=<fw
ztE`Y*cJ3lWNfq@lZ9x@Q$3Yx7D<yovb{37=Si(Y2Um$vmR5~e_t-vPA6MzK<Dwuqh
zUr8mHGAQ%AdrxJ||GPkHRd+~O;N&Tmy2(uyXMWNrw}>V87VPjcp#maa*N}(rwi5Xt
z;_#vhZ0oNnagV)qJ$X$en95+&K~s0YT>(OK9M1fsFnwwr{5w(x&55buEW>AKJ#KXD
zMn^horz1*umIZS&vZDM$Z8^t%Jx-o$xiRf8bKZRJ9WDzKF1zj953OhtCIV5vtva|X
zR4>w(bUqmyk`#{|`+>nb*dIpeOjPr@Hl?;Fz<k9gcXnwv(ir~%Is@PN$Nne{%p7B0
z<c?w<)M+@3s=L-qS*<ASYrf$d4Ich%OmVY4g#DPoFNThKr6r`ytq2V%$8kd+Qmdzg
zpS+S&Rfxj#$6bD*6*-S}L|e>&M_at{HaAt=UH%|4*5n*4-0>5Ao&=6GBl+RSektS?
zy%JA<e!{xu&joFbZLt!`>mP?+Bl$rmkgo(_eVtkI#H6H-jn_s#<p0SD#XUqW=0JY4
zD2{C9?WdzsHM`?Zs+~#jV7#5X?I(&<TxT;nin%r&%LoB=CHXy}HJ%VzUUYSjSMNKe
z3I5b_+66~*xYHlT3~owq02L#9h>&TBZpeoZ^7Mt`tO?24<_`wRH48s_{AA0j877;&
z`POY<{TDJg;(e0A-`9q<W^meesN_CKo7oeVRHE&Ldle$hSW8YM>8H)<pFHj@D>p|h
zt#N<)OzD+BDvX?{rZq~Rdyv`ZWkr9Kd0*#anI|TP!$(1%!hhx5KNBnG_>$>opy0Bi
zkqIwbg^!M&oEae#onQbeQM)|BgRJ@-Qy3mbDtbRqQbO+_4XL;+e+rw@txNcK?Wb}X
z-Nejfd076YQg>4S);6DFAr1+FWmE1G6w)ntR4>{-@juEBbk5JaqP0paW-%1cQodO?
zG8p3JTS~vKI7Pwsc(qvaF7%Zk&rZlf#_v3ftd^=WbMg|shj92n%j`kHdHPQ*+FCKQ
z2jI{j^~RPs=mIFS#2a>p6IEEgrf;g7{-`{RNn7J9vB$tQd~0^H|6&!9HOLpGKAv#w
z>Ug^cRq`1R?o0ztUb)KxaReVGP`;@2{PthGLiN#7y_QH9s0obU;yu*p@W<HewBA$s
zJoIsIYw>-ef!&v~8sC*_rSiWi6zz@kMba|HvJX##{`OS7Kr*E;)<je%pnXpFD{h2k
zY6Z)cW#`@74mI=unrM%vpUVfgEu1?U2>5F|D&SegT1?ZLZUvlMq99>3HEqpC>A8FL
z;~(w3^P2^X&Gn=^+5T*Qa6sDDyXP3^AK^xlnn1Npk>cflBrBUzbNYa{_td7r#wvT?
z(Kc*`r=z2SsD5UDuv;tP5VY*JxvE(3soFJ$7k#-qN#rcBULX(;HpKFCR})GSS0N9&
zB{qc|i?iJD8DFonfAj5tlM|PSyu|n+e`CHbiy>g2Db1;*gs!NoEy2@T3OkBED(1)q
z#xZwAD$FGi-D)eKO^GHc5tinaOLtGnq^OztY3GVQEA6px6?e`*ZW)M-U5M<Jzvhry
zL@~uP<9SqO3ib)7RlC4kzFGblwl-Re?EgmA<u>Wye&73EV-`FoexHtiZ^+uyq`W`I
z_Jy^%rQz+0AVGgG+RH;=`d#V0;G%K9sT6Nju-xo#qVSyrueFPm35TjXUx%Ix82+AG
zT*>00KZnF;itGUFPOHu>5`Fe_D|LUQK@9PUAXzm(M1;W=laPmD{gVy^XuYEo!r0cj
z<n(><3!2L28;Y~8Hc`3Qvdq5QDbL$cnXH_$6YUr5+UM8G32rH8bIpW3-Ma{mSo_o)
zu0i6O9l>tWa2n~M7cdcBW{FN=7tW~@Px!ikTCh0Xu661WINh-BPt>q5;h_X8snJj^
zolPAY2dd23r25Z=T2B$>mZZ*Dzq`RN@5h%qn9b~D?o_ftHy;uYA;jN|3A7=6&{;|$
zcU6bCQm|Ksraoi@MQmOb%)f(9Qnn`F{G_2gMrMJs=0}=ho|1bQG4D**WDp6@FgJ@o
z#K8ueB>OFQJR9txMtb@Sp9_fjT%==n7-E;*l-zvm+vL)T+Oz><BDGK>B@6W21T-`)
zMf&ws$lh3oR4WOMeQ5LoSS8YT%$M@&D{(ZnopzEw{Y3UbS?^bnD1fEsY9Dw5{K1(o
zvP<j&j;?uX;pXzUWi~^n(cl<8H--Y^DeW|Y2}h-&T!!v>m6*%dHnjoM3Z{fB!!a6;
z@H72@cxgiEguNtTVOXZHpGVFfv?MxtF-s^ws6s7&d$?RrGR^a&ES&(?j~Dxj=a54f
zXJ>IrJPmV~)IU%xCvK1q`BT{_vO_*p`*nU%{Hr(;>q}v^)62)}PSWM*HKhsGo{j~N
z(Mn0Yos27IYb<3K5ez<cz1LT-YQxIJwX!HL>BOQl436SXmu4;gX9-lXSj9kioi$&B
zTD6h2TQfM3nLXK>2zmWJd$*?z=<bA9mp03<xacyA)YOLLlFiQdgP&SH;!@~*F{QBr
zKs|(O8J~kKhuwqT^~PV49P=6aq@b&4K~~PnnCx=`G(PX6QCP%aGRbO;!0h#|txC!c
zJ8MO8U!>gS`gEPc2j;)bMJ-oxx(?U)VfqXy`G$9G;3^8a{7XrtLuY09)M-$E<i{21
zWYr$d*y2L=EI$~Cv=fIVU94Z#WRFOgiA@<;v8&(mDV!ouxAZy|!+0dz$akWsH^jGA
z_Qah<`&FL_t=tdIoc@`zrA+5h)vO_uis^=JHeLZ65EA6x<hCu+?C<8bLvk(~BxRUj
zIiz#48h)MTl4SF+e3U5d{Ie$%O+C+{lG*&H;+y(AO-F~%R&fJ=QTuh;F}DfiFO7s`
z-yFmab$fhIzZ979X&DsFZ2`7#e~_5|5cY20g<|9Z7U;J5AAt4ocFY}|opEGdT2lCq
zE!S4M|JqfPqp28Oyn>YHMOsx-)J9Wx$5Z%iSNa%m8aSV3KH$wBgi=*Mim0u>08y#6
zNn!RgzE?}lvrLquL(xHMr7f9yUx61I{qEkLAiw-ft7mv@=T38b2m|H5^7l8rD1l--
zHe7}RD*=m9ej?B)y{3_JU4_hHWi~Fb_f;m^W)!!lPE@pnCMe?<y7`vXRMPxPSHB*p
zYKvM|;RmICBH<(jv4%n%tKXDh?L(5L!>n!gB0IEjLBzny#K3nI3>$yI<7z|sa5%37
zV%JX0($)Zhiu@qpwI>rSSf(Y{H%2DrNJiHqfUMrg!*1JrJlDM^Pg1qbj7;4_FwZd7
zKPx+-<JiMJ`A{_`|0+7KXnnbR@XuL`iaKZ%8YVk~=Ou~=Kb=xHQe8e)+#`k#=#V|C
zey-l03h~IiQNI|TaA9TQFL6us=8oD}nI<>~yb?9J;U)8Zf0PQ=T<6jy%zbK>J0XX4
zVTrP$S_6r6Z;AIZrk&tlIV@AfS(C0HWKeG^j!~Mf^RwX^`B&6BPiEzkX7H05!ANjS
z^eefqgTs8(wcc{ImA-`MYbsqN74u_RZvdF)7a@15Nb8V7L37JTfhG$bOS2Qrp^ip~
zWpm}Rcqa?eUFCX7OOFVDqOxJdxt?pNig6dKK#sxHwVg{Ir}SP0onW={4FK{dc-k&F
zQrx@vkulj7`cQl|gUkxfWu|w0DidNVk;`2vP4Z7F?@Z)d%f(S62>W-H05Rc4>lv1S
zbMWM+T)VIe0)o#}k=!l!5@mJ49CJU)FAdEP&ZA(KxN_M$zjZ9+#10QM3GSJ?6ny>z
z*f><|XoX#l6?7l(bs8GettpOMtoN&HFaAzI;pinOirvsuMmaB2lv*8P3tr8MTB!G#
zPZRgkG@K|@i$4I#(^y-CD(8?g^<zxJ2H%@Eyw!y+*pgWHLHCMu-qp$SX|m_){jy!n
zuN!`+#(&)#w3j^r<CSHpe6yorg)|Xhm8jmpxS{=ZyUZ@0QEn-TaH7I7L!oE#ix0Bo
zp@Hg8PSFM0P2$6Fnj*re^`6oo=}G%ZD->?w0*7Tl@JInxfg?W8puIj<Vpwcx)DBvk
z0P~QGU9A~5s=E_^rOP+tCT>8sHtUL=fH}vw+wFgVYM?No3C3i+t+%CDu`2o?(}y<J
zc;R6J-kSuK%~-KaI2v{^L<bvX-JqV*0t;h&=|Pg+*LJBH{^R(9!z+YW#&`2!U5SrJ
zgro{0|M}7>;QaDTr-_5->WVhvgRufJ08nk^Hko<<Jq&zpOG(}Ivomxuf(c6wZlSLu
zn=tb`Yv(Aq;JP`Se11q`llL&1y!^h33RfIVnPS0Pw0rHp7#$E;ylLwwk>diBI+-WD
zlN*>O8m+X`e9wKp;WH^iUz7hN{4+{)BC}-G%UruzYT9mij?+Bal?L#8$+*$SvUSL(
za;8y!2j`*jlPHk07ykEa#y<n$ZflE~_y4*Km#w4M$6LtE;=&1YN}3*RPNAO^o+4{R
zLKSF;s~0>mq41z-YJlsRmhqVBFM|70rGVz|v=+eA;ue&B1Z`6t>=kNw5GkfGUGs^F
zi$?fNJsjhkQ%d7*pojp4sxUf<yTYIL=u^>t`7B)&F*K~i@^RdmZvv6*ZU%<w44)cU
zdI?|u?jr89fLv;^Yh%kE4S`1*OPzW9C^^ohK5cjcQV8m~H!DY7wz2_JL+;_TLvpy9
z-49Ou>;OP!rphPOhFJa}bky(qSK@3tWs6NKmmHS_W3qc;v62|ao<(Zz2{Ufix$O=3
z3D4Tf8!l}1H$o8tK!J?1=1t<$lM$HC*5V~+Q3wO09uBV5nUVIXtOlYDTCN~QD2r_n
zo;FSmc_a~MD)Mpf)ts#Q6yr0RGfd@AxX;<E&@(LZ7G9vWww+eMna8-F(Yx;`?G`#p
zznDC|MHdSP9dPlGA#oMd%zH0<_=~ZB{uIq*YBvq_@P&6oU7lx)nX*7LYmudKTv%T|
zz6Wr$1{*#@FpAm*%S=*I#6RYrdXdKEcy)u?p}eVQ;1|W2zhw><h=1%LJ$P0dJuAJK
zpQ$!`9NpzNh4TKLLv(lf%EjdPGk!8ZouC|<D!Dq#r*Z;hsCj(dbd8@PFpkq5Vey{A
zj%EFD1C_Sa%c%Q7(OY~kkE4Zxp#oC^f!d|}<(Gt+g6*65Ba*5cDa&|H9>`ri{M#5%
zk^2;khR1sp%Z7uvl;-INOT&13-xj`UeSq;kY8K}{9Ev@NX%r^mkBTphe;eaQuO_~V
z+PSY%S8T|(bl2o7Y*_#Wy&u$zwaLDgF;&9pX?3zuP`v3tlztS|Ga~URf&Z9rA#~T%
zakv$xkoAF`eVT9nLQ#iKamF&8+!T3o&F+edgi6RS_mn|xs{NEl`%ZBx(bXCAqa@FX
z;Zhs8K5pMp#dO{>h8XqRJ6|2|@nLr(CMZ|HSz%Yu$%!5*c0tF2MI5;`{qHwMJci|w
zY&p4+fKcVQ!+zW(qo2Vq-b~?3_Bzc<S$b$zIu9^ancG5u2SKwsdt4ehWhsoG5L7WO
z+F4fNv%Pn56vdxpW@eKrSj~O-8pgZTh-Bi(^MhASlO)r#!3iwhHi?rI=ji+gpr>M`
zMW=TOtb%>`4HvRN6#}i?zmNEhy6P}FQS>x#0d+$y@%{}BnHsmWcnZ@NRerm*FtTEl
zZ~6)~biT=Zl#PmC8N*j^{e@4SLN%}*w0|n&Yq&87WaY1pBYMu+`_-vbMU1;I8kikR
z!(8+fmi=)vNS+$&Rlfp=9Bw=`j5Ks~2o>(ec4Y{(s9*Iz;D7C~J|>kIoz58!n<jLu
zuaA1uHjR?p?i)>M^N>ZUt1gcAFp-n;8wor(%CPUZH8y)IkXZg7=FW1ft%mE`NP*%|
zptuw#DHIDDytunVaS873?oOe&d$8b8+}(>6cPI`8%KhaX-$^___Sh$oG4{$@b6!_h
z?zdP#T%UaFIHvs?r|1|dU9Hc^Kw=osy;u)^4_AZL<#VCi-OZQC`hUdzLm7<97rh=L
zY(?JCOyo1|y2au1A42}-s*S;sFqPLA{YATyCAy!Pvh!>bdgIsQa}(a^Gv6!Fu(DK2
zS|{>;#MD!z2Ubd2+1Quc95<}34StHoL%^3dNmP?3SZw;>A`AKw4chx$M(!W|&X(?L
zym%G!HlU(c6B*8jz(H|Ec1v+iQS{t)QVZ;=?tJSBTwbT(tC34=N0L4CCdt^(HvQy@
z5CXJPm}kg!ndrN#Exme*1J;YkomEGLi?~xH^^KR+R9d_bK~Y`l)?rOpq8n5Rr-@PQ
zt{%@-vT~h`r;;>j2)O}N93-H4J}ZY7!4g>95qq@BTlRttG*kWab{OawNbrr?(V{M3
zKi=~+Ghbuj=aA7aHFL*E;uo%R+yAhBNZ64k8hI+0h#6AbU7_XS1D+V3uc+!u(PwM?
zTKR(miN3b{iCWwU)cmX2)aF)aBRrh2%#W(%O*pJq|F%RPWV`(<mf5%fVl{fqS7#(x
z8u=;Q?Kv!#P};dp*b8}lUB~qla_ofP<qqz$fEE(oz&1({M{Mtnf4xY<@{RK3!_>Lu
zZ$gcnZ4koWV;D*N5~E)!@x$ePc;mta)m*Q2S$H;ENI@FAHObWCbY~*VnYh<xi?3r<
z7TI16-OHvv>3kBQ^%#QqVKujqZ6tb=al~PnTV`GFjul>;biMC0`gDsp<Qj<cs*Dp2
zrEfhQUW)kj{#58}vgnVveC3HNgDSP$ru09k>p>Dm`Xpr4v>;M~LjgDKT~&Zd9=6u(
zJvs1rY9;cI){cG>ywC?Fg7P$%%|;_~e$fJ(c2%^ZxpqoL8uTHwAc4`Px6tOhJa^;d
zo;9we<IG!xfNe`4H&Kg}UA|;7ro;V}uvf8b&xhQX5zE!Y%OqSP7znVSDn($6aen(K
z`iSCdS?X)|Er=6fZLgDbbj^KIa%8*PQ^dktGJ`TTZglc<M}*QVbfB?lU1?z*2aD^2
zlu-531=x58mu$`d$DkIAnTHg35^<&hilMJRM$GZ`T=^Sd&C6FePv~%|<^IfoFNT|8
zdGb%OK(uc099ZHiM5cAi%j3k+UilMO3fgkl^9!8ac)-5Zd)0P6K;-!KS~&{tiqZFt
z7H2u+=hTR~+oaybjr21_T6?OS2YM$`S)!PcE*5pKxDga%bRN%;0noV*42!qAeT|>w
zQuSMkcYG@@?HjtJaFl=(Y)HB@^jwv?csoh=s2vr1bgDP^e74`pv9$(Ftp^n_EG6c;
zS)%a+l&R&g_eHU*RdPk4n{vl7EtPmh4|Y9xRTmd>$rVEy5tmYkEh#MHmNvX7e2*o6
z;|cK{_f?ccD+ZGtCdk~by8fiAw4Vd`&gByG%8hCaD!kg_l_?fNrMAt3to6Mji6|cI
zTivWm8BEsb-;A`8-)W2OKtG<oQKttCc^uMsM~?xdOI@M`#ee8SyOk*_nfJFBmC~$=
z0R%aqSiu=$zpsm63G<8>$qw8uf*?r5%U~=0T*6`}sidL+Udg{XO{hRN2T2l#5`z8T
zh=Ar^!NW|ji&w3;0)d&{oH@S{wzik0I!u|!36EGXsKk3uY;3Hg*)qCG*ej2QH@nF+
zY9hx40E~o04)YPYydPA>*W)cLHtm|Re;GyB73nG`65m#?l<(29H1(#xuf?Owj2}2r
z(peVH(H8kkaM)7X-&|aH5%B)UfL`FhL`6+$tNue=7XC1~2e21Z9j#Q#I1D5K<M}Sd
zPNbNxlhWXn{je(Cu+0QwcYOQ|H=X=3NEzT|;_t?J(p39JReqHz8NraK+4WuC&3jBp
zIQ_KM^SWn&Vj_7Z`&N-oye9$^0`xooMjTk``PgA=Elg?i1u>6r;ZM;)Q^HTVD`!5B
zlKs5MQY9byv4HV;`9u82YT1Dy$MF3;U?v<WVE?80#oaq(9N}g2B#+}dj!dz+n)HJV
zYJd?WU9lG1sKP4#RoQ-L3RJ(n(XoxV+~c?CPG0@8($$&N9CpC<N;h9~mYw#zbe`$j
zi8lg>e+8urE1?mce{)iD%(mW!8nWW0PCjyGrX3`z8;XR08C-YCXRE^D^1&OQ<-o9J
zt>t@PUr~>0>hCYw3uHLSsEOto4|7F9{3cr+&h7!wmo^7UvVesxOHF7*4eQ-~^UG&P
zlI@Ug2!ZO8f0^8gP>wudg$pr-W#>d}RP8W5UEbnojvOx&%}UGx@Y1uQno6E0v3lJW
z(JEdK&r8Uwx+60zu9BihB0cpf%?)(os$YrbHM3l00C6l_1Lp%J67L=OK+TYGA%#*o
z&SSrqT|-RO`mEPc>M=?ZoFzEpP<7kY=>A%8mnYGAN0<9WM)i-CD7k}(hwn;=Xwgm(
zbpmi@;%wYU*4q0i+bLu=n`F&nLz>9LQig7=3&inVZ)hE)P?MUwk+V{E@5%QW5Y1>7
zw_EcsH|`r3mM0OjIV?24Tcc|wtLM=u-R6ODe|L?(&jsOm!JwBsLA1<2H{|s&ym>Q0
zw)*gL%;oEpGg<lN3WcUg)_1M+p6p3JgJ8Mk2>kJ69bcWT6>_C@{0fak%2T>eXyt^0
zR0Bw<@3zTKVw7ETC))1MlC_ZW;oom<I!DUNW3N)?^7;j4$xr$<$y1Od1uN1q3VfXv
zYKFevGrg9k%V_D+uLb82Ut4p<eD*)50`sV(yJd^S_I;lPmYlSiU=U@KTZ1O6_t_Uj
z35cM;p)I=5{^e^4$M+e#VoA6Pnwa{*1Xjo%ULa4kmibo+q>&2jM&{mt`@=(xQ>Beg
z$~M{lFI!w-;2!tVpAXB=b7mRp;pQj$YyV>CeT%8tK|hMUJf-H!iP^^&6mZ0t1R-*V
zf0-;1uDtqc*qtj$Aq{1;ZflQ9c1})W<x+Avhp>`nDZ_z^st=-bsYAZbmBhv1huP!H
zO%mb*+g$_t5-W=5Wqm0f1fN-11q_#R;;W>&s)wrAn5ye3d_flt4W~_6YN^rc`c1kx
z9%L;xF8z>L8r_ILIo}r7lN&;nGe{1|GfAr&^*L|C<`p+G2^C&C-AXk0#;WEvI{fPR
zs;!UrLiJkh!?uT9CWEL#zVj3Au6tY$v58KYB{a8xPh&f04<e@DBg*pkuv-6+AnlWK
zDBWpaABPcaA0mUy3)<fU$|+|s)rJjJ_|9+8#%CfdrBt9PS^HOwb0sUJg?ODADWvM>
z#h9xl;S!FnqXiEM1vqruz-2;2yv(f@>{9giWrm}cN$|)=fa=X+ePcqm4N8=zRDc6E
zvq3J5i-@TdSP^H{UPY2Jj3rumScqoTV=KjEL%2leC<GA_h436AAON&eG1vi&2(B?H
zAQb-BD(Hqd%4c4jkZfLF5D+^QGmfe`rcWBgOF23jABV3#G=8h%G(wvXYsFI6Lm3He
z+ukF>L?YQ=D6#KOu;rBJIlq=b{HKwFVL6xcSbk5TE>4h*_h~dOF)I3xJSm`;%GR6M
zml-*`z??ml5uK#EPHk(W0lXU#Iu_|`+FtAOZ<IOmOc8x`dKre==E8N8@V&<1<H>UQ
ze+W9Ob)CI=gl*R!p(r_c85;vklyJ_FUsT)RVRJW+e7mTMbDnak`wHhkp)MOd;HLJa
zKOSeKKVtKnW~WS}1*N=ckL*(+#M!KhwfS_sN{MSL&Hvs*ur4gyIQsJHgzyKQLxGk<
zwcE5|G=1KEZn1PmwLsJR0-Aen`i%be>1jP(9D$`=Ue7#Kpt5Lv%>Ec?Sc{%ItDK%=
zgsTxZ6RgQYduNzgS)E84%xgbJThw5<>LRSFH{t3q)}r7n%ZObZ-Gz12V4E@&MJ_W6
zf>sS6U$Wm%nSDLnQcdTZvW~WcxgpgFL5zF#x+7w%WIZeCQ%rb@%4;n)-yevc+5&x5
zSwKcJ`4TJ|2OAF+!d$V2{JRTw94ynz&huS|yS_gOPMZvE2?E|kl@8xD#W7WblNY*e
zB%SR|Kuv}`t66V$KAHeP%pn}n%hgC}QA%<^WlLFbPZw%v^uyWNgm%n|OKNKqIM>B*
zRp1pWEe&fAPZvc*CvVc|Qs3q()?urN`-s%1MR6lrhtcS6IK8UN`nBm=xZJf&D4`g;
z^It*uZOrSq5X4IAiZUUyI^IA)&cgu#2d$E5{K@S<1e;UUb;(-+JpEaWJ7p5v2Op|v
zXM)YInV28HdjI{gs;Q=?oQ^L@#c{1ZIH0q*HN1Mbwps5#W#+}(pZb*XBvqsK{y&6e
zKI-xMhcQ>D^Qd82bW;TSxAaSDY#1x;jC8~_`d41Bf7{L>ioQgQ#|tW<d~50%B`$un
z^9MmgMEl7b`1wEo0jI#4+xow;rf+1n?CZh2KKJW0Sf{Q}5#%qFN)qVb3_YFU7bq3C
z2D|z*6u+iZKG2jr0iV#6Av3J-_T4wZIFE`yrI<Gu@O;xkU;T+TF<uR$VF``;Ru@2&
z>|(+RlLFWF-g;)O?18UJOrjE0BQhwdx4j2ej{p}oYuE`virAhhK=gb(=zB5N6sc>$
zYgrt7^DxC?P^FR90NGb#u2v%Q{XD=vCX91w%E&R}QSeyp^SXVwuSTrX2l4*Ozs3A!
z!D@X6O;nOzFaW<`(?Z;5wI#ZgomiGSLG=igea>W~_;B<%_bOs7{0$@$BwJQj#YEmd
zv}CoRPf8lMhKBI2ekMxN-dg>^d};g>Db*6&CujSk6md>P8+~yj6}^In=5O10a9m5v
zZ`!KL{Y4=(GxdRGu@aQbZV#t#SYMEunqQ2Y2Ko9xK4u4^`sI|6^j1ba1?cC#BfGqh
z?cEM{9HzMAMbHfeH70tOO<>jv6aMPt>VBNo;x-Fc%;F(0u^Rs+r1r_Tz}VLDbA}36
z^6*~o<6+y9#OH!93<)Uy7Tb!5cljtMdhT8NU!Vl6$<w&%f7PJc$)y{q<L=!Ux5~j5
zsSvSF6ZeyRxoKV?p_q!_(xnKo+lxPS@5AzURhl&Xyz<4BU@QlhqhsLQfVyk>w9B$y
z!Y_u+e)?~ju0g;JFm3@huX4zzkc(T6$2#JjvLHu>x7i$15MLbr%2s#wJO{*lvI?CN
zm`R}e)0s@Aymt7s)Smm%8wV8!x7*KgFA&ZsF!X>l&c}*6zf;4%VMA3yL&!0|Kj(A;
zuJs6b?bL8X&-JC^FWL6Iet)8%H#dn^&y%4?PIym`2aju|hm+`U2^`+l!v*#2NpMvG
z!vET%)f(RH_#^{bH{^PeS6l%9`+ee*_NLh7tI<0B#5c{(x1R*a%fyBam)fA*udH6s
zXMKR=e;(T}{6_kappVRioEr0(_|6Mwpnpwz9rpcO*HX#aP?RoRYaiAJu2I$`^dxsW
z43C47ad!>#g7o#b*0-Pd6`KYVPxe;>F96q?r_%{YFY?-nI)Wz;BCY^D#A@|Vb-yub
z8xi)LNbpp5q?I+9GRCO9<w2i6U1_^Exx&f5A?}9MXn$VTZda5f^nX$9jY_4;A$@|t
z&3PL8X&>|KV?U8%p~0B*a^x1kVeHO*w$5ZbeSqfgUpCkJQb;)dfU`ZjS|sZoJ--Ej
zj!ta{g6J?`rFpy$zE%kz3392#V~2Jse>>MgoEj&Tm1qX3(Xz>FHLs{6!eH^kaLIPe
zk7jIxgK6!GGX?b)#fbr*n9a5ZX;S3u$?U15D?loj)2CZ{x<e1Tjl=Iwe5E2R1L`hZ
z8tIb<Zlp)aQ_@@|w(?{#zN_Dib8dAXRJNW{)#X`*l+gd?Q!qoNvBT2tedsdWi<%|u
z3o;Ftikn)rX!5^TOr!WH2oqhkhBn`KTvJU%Cw|f~-#gL%Dxf`(i+r@sR&tg@Rr0)&
z2=R$1-0fDLY{%)%PnVV?S`kQa{53yEM?~b?G{3%^A8xl`nOP|1amUCG=w2DN5l3xq
zj-c_WpafznKiPxlq;An9`M{5L88bUWReBxX7&jg>KK*hz0ZgtIq(bqzz+K*mS6K*U
zSvQ5<d8fY5orvBv{Ji@ETZy>ys&>+fj+QRw(0wM-Ma+@Dr9w3|w<HiSF!!on>!laS
z%IFjmu$S$mQd!Dd$r+nCsM1-#;s^9l)48-aaPCG&nBRDU4ss5EG!(ZX_*ZO{Uihjr
z56jVcYE?Fbj^xHAR#xl%htU6z%cv0o*T1M9yqS>Ng<f1Jjejs&rZ-abO#w^!zWh}U
z%jD#6)T&^$7l}?#)Vn5*ypKmZ9;sZDCkuURqGqYeXw{+SfEp#%%Rfrz8!kD_V^+2h
zkP)018i)GPIahQjJB6E`jqbKRBxBFg<w1_~BV2@5B367*_mC5ub@l*qIc)J)ZpBO$
zXOxWd{hK_Zb!g-0l(zdkl`LySn#y*j9fHg<Va=+D2RT9ixHK<fCO%Iw6iXd6-Q0n;
z<rJG%RHRv}ywpZiq_m^ul0!%2ZXC(HsO+gZ#ecy(`k!N-KVB4t{K|<ByMumu%7j)+
zvC=aC8xyL!y0;)L{Q&55Y4{HT(cO0)_d}rNl*^62LL|lrc-e8-5arV~Y_bmw%RwXA
zCM&!u`EBgAJ1)<hwHN-=XPl2}Y5i?3rQe;EeQ;nJLn8RZD1vJPN=!K|!vwIGxw+t#
z3fWmDCA2r(Sn^ER;<4!E11Yg&QLr;*$FDY}2(DBVGIjD%&{})XG56z+7yC~7FICYw
zP0{d!ips_gWaeAHkH2SaO#q-XB{yQ?$JFs1ai1TR%7;f593=NmpEf!AE}4&jB%6j2
z%Reg&@bMQXgDM#d@f8G+Rb(B|o;#ovE-2&s_-kbe7fHL4ueRRy4ZPOxQp(kb=r+bj
zY`+lM(<f+-ncS8B#&AxblEB<3D030OSJFs-;;)vvBoe~(=PMI}U!gFr^?(n6LCY<*
zVA(VE9~Rc>GW+hrFoWL?B*=ur9m&B1reP)h;K_ChAjz<6!eL=oTkmS*nWm8z-JzKx
zpUJIzVVPzP##D+%vNG31g6t57%t)zB%zT>)dRfY8xbvsD>20%GU+Lg4T^yylqHCq&
z!>gnSu20KoVZs!@Pdl(WQtBm|n{5*Gy58PMi@Gz&zyGq30*p&b7-()lCVus;UKDHy
z!F77g%+2=VC~fl&v{^Fa7c{%AK7$kVwmNZyLhqrm%|d3XvzHn6!l%|U;HrippYn(R
zUPFEAFNUxeaX8-tchAU(30;lK%3t6*x%e7)z^vbv?K8SBKQg}-wc9hs&HBVqr>aYD
z&~JBTRl_fX(5OGV!4y0drp-#?d2lB6?MO$8I5Gv|d<HJkDKASc)-_2uigmZR$IBp=
zCL_vPna8y3ltdR20vi3wPYi>Y<6E|MA>wUVNvhZPdWEWyoV{+}U)Ut{+rei>X50EN
za3kaO3}roziUVC?UEZF4PX`d}5ywhmMRVArPpalxwLf>M8WN|*edOMj1`K(>$Jore
zhc}2zLY4lbWD2$LeFoa}?=BJ-Z0ikX8L=-gxH9<*Cy%+SLJgF@<^%Vsq8D^fnK)ir
z<!y37f8V$ZBE1_JKO&%&@GHF|`Son9XY%2en9WH0;QM`DoDiDkSwpy9Rdy$-Til~U
zb%@yh(&`dx5gG}%ByLKC_Ni@i+^vl07-jYEVk(`R;_+(r+|5wOJOv~rh!V=j*`T9@
zyW?8P+P38DPNGciKhDn0{=en6(8pE}(_+a&N1XZaQnV2QK=kZ2IyA0Z8O&ehb6jlx
z{)6{ub%tG!31lc6MUm=ktP|PUq&Ak&47+XRt!}1WRn^dkN+x&jmni<k`I%IlJU6#w
zh?&H5glNNK9>`uPN5;Vy&|)dCVZT|9C(Vg!LF})WKVb=46sUB`>c1HBejvuegD>hU
z)@Md)eN%#YKbKG1)&{lb>|9U<9;(7+&$P;1{>%v96Pl9-1$G(@36@%V-N;Ueb1EaK
zh4YP-Z=ih04LzU)u<L#|E7kXpY#`b<v;JoDSvTzhwPqAC3hGnr*zTYzttDtvX;bN}
z&1Nh`AH{Lnea7GWD(Uu^4Ur<_wP2#|cL8SS5Pt5-(O5`v7`j=FHk2oG9zC|HB81BM
zL4Jce<p$3c7&SvDMy7HuXOwNj8{dDb)NwFc95(F5nj@i2%Q9ih6aGtN!)BI>kc8W9
z)g1T*EyfxF%T2hs{C#({WlhEzn~vF4#oK823`kBei;mpW39#Tj@nL%8zyS>u8@8g-
zM3+6A*dbdHXMw7ymvDA~I09nFALrPrRIDZO9W6@fvX!%}(ce0XH1J(0gMBNX*jug~
zBUQo{wyuXw(bA?XBQsXX+U|YNuA-|yqSyS+wrb8k(+%Wqrpy;p-A_dPTdkgSWgq7<
zK&15i0E*p54*Y3rh-ztRLr)V9wp#9*G-83eQ?}U>8%%c8V>8KQA08tZ2MGZ~{0+DE
zn|RPn^r^U(_dCQKUoj0NQgc>*0BVJBrSPPU?W=&_9Htyj&WL6wIzoU`Mc>Qbg93i5
zr|@F8#bmPij~}#**mH~X%Sde?o~d#SP$a<O&1z9ax)@<8mn;!tB_|A3Wa+JhSl4Pa
z?-q*tNQb~*eS&r64x@`?YJ>SJE*onQz$)f$e^eVrKPxH9A?9i`rb*xItGQFC?FYwr
zB5ouv2j?7SF-mdBlYihRd?XsQWK0ou(XR#K=Lsy#;@s5;#!<MH55FkV{kzOjm)VO!
zdi?0vrQ}t{vcZnZ@@ss1p?{CE!tOK2V!>{Cv-$hJ>ujliyGt&eM%nSOcQRvHoPayT
z04*^7nabB6LHy;X1SKCwK;VAI24#cAB?5#He_(8T?xAbya&E;IX}PJ7RZJ;CL=v*%
zglL>%E~Z@e+X-zrrXU^y(Sv7SBC^CzJO(f}s;?*AMJGW+J2ha+h^+o+m+#r3l-FOG
z8CPRD+m0|j_Xev^n$inMZTWu~JRrV6I?Rzgnn;-i^NlAvikPR7-MlK0ztz;pxPWCh
z_3lhuzUm^Qj5#B_FBNbAG%+Kv_xab5yQJ>>?viHJew`#1)>?)Yn8`bl)5y<Tp`fIc
z4{b*Gb6!@e_QGpBw4(H>PyZ@Gt10%Td>8LwaLAroj=3i&pO6*EjJaIi=E@bMEDYmL
zVBIBoS!7=QIz~Q1H8`Z^wc5TPs@${~rdFBeU~mJp<g%%lq41cjxEKMu>i1P#T3(tk
zbY`)0%2rxjJruh{$kftv+<l3|xSv7uLcb(!>0Mz^lBbyls_QSgb+Q=CYU%t!CG|}K
z@@t%99L>y>Z|H7%6Gxf#9{Vn>vV9cE;C}ZK^ANAx$J4rn-?QW}Y!S?bshwN{NUrQ1
zBU*?sI6WS2`H^nXoxTz_EU??aR-SSCEi5&31m?pV`pPR3jj~x9CU$v+ggmm`bf1r4
zn@81c-XqqoL;|G=;I7tCyh)eBbj_Npb3Av@yr9ouqMW^lDlNQ9)}Co`=>0YtV~=kc
zAibxnHI*(_d?!oWdp>xtn*ER;8GtR|!|+!AP18K~kx{{a?^Sb%Z=`UplEPWvi+G?G
zJX*H1;>z(d6z>($UM*i^`^D4a;8%h+Q^7-B{%(29bUReu3LVbBZ4pEj%pSQ)jQHXw
z=At)6V2(u^dq?jYb7!p@4)D9#%t@!;XjeV{4*|W4En}Ir+IX<XtWJaP7#3Q)PW|y|
zu3(<-g&WTgN{fZ{d~FCTk0Doz(}iSMZU$W5zeHZwUZDP#j&*xhPV-x6k4e@6#0xeq
zx`CJX)K~m4Jqd}4scplbQTa`Q^{v-=i8X7n_8uE+oos<V-(RZ*l;58UKx5xFtCN-+
za)yhOq-_hYi`D8wl?*wTNv3YUT_UF;)p0M`&_@PnRvvA!zM!wLDW(30K;_-PS6Juc
zYs~Q|#b2?L{q?V|3yKZARGKPHPFW^}`FEx2j}(v954D@Th>Xx3A&B;ZRd-Vmd<o(G
zeeb4*b0;g*No)jkM;yJ=Hvfw3XtlFSrOJs&Cox8Wm3{C=`SfvINcd6nnxWGhPy&!$
zIWxFx@K79G)A1UklG|_r<PN@OuXi*EWJWu%x@lk{kNTA|1;LCpt{w`@#wUDjXoCWt
zNQqVebNX4*xZ`(RwS-OPF+HYRaMihFBXhmaQk#mj!+aYZ<=M=jhW#(f=3@IvN{d0v
z2IVQ;hZQzre*TJkUntMPDixOoZ5w$*_HM?5K=QnFMRL&V;<a%#58`3_L7G{e4PGaY
zO7@Sq)6KYvzA1ID-k1LBUz;Q<4*Sa~L^<Ye-1BV)b;*Tvw%aSJJL`n&hn%my*Sa4w
z^2`gUmX_C;Luk+xw1uQ+OQIKSQXSZVTzYMTA@78Q?~Om;)g8fHGFwqDNrR8Ti{h*a
zYW3Oi{W&xj27xgSGV!!0si}s9;d$cHeD`%s2FZ17s|`C|L`x)1z+~&_pDNKmJNkYC
zo(aA_wR%HHGUQ1Zx-@j=rARS~TYv+8Ksz$iqa<L9%qN)%qTRxsC0WB%ft-qs>%gc#
zuV#Kto6}ffDRdNoM7blk3!y*mB(*_*zuzXxIjFER%Lv0xL~vfgrg6WgIp@tBDN)?V
z%Nxtb<J2Eg1dXw5WXo4234u{_qJ%yCOBa4ZJ7=*kl^7#r1mVN_tG=ndkDy9d_J#%0
z1rfmh-h7Yq)9=0HTK2h`(tk@`KTk+T*#`KG6_6LHUYuuFvSB`X;Q|3?kitW~hicc_
z(^lfggem$OnRiE~531)VR&$bW^eK(BuC5Mh|JQmj4<}R={r`@G|B<&&eN)@w7ux2=
z=(4u-mZC3efipgaJi}+|Jt5=$XnCiWzbLFZb^b%h`&Yfy#k3=@jI0lv*pTO`6>5vv
zugUK`cqCE{9zkCLmq~F2f5|#QsmA_T1BGL7&`*R3VZ_??(!SLsi(FH%d0yO34y2zf
zJE-TWH#vADwfal2=s$+(KOViO*J@n@9IWhLv917u`i?w1;(om=(8#|2Fz@ne@Y-s-
zW+sDBbj=0UkvBD~yMS=^0v<klQO$_}qhG_4Pxk4>=jA0YWFg=*)Nm>{jhPvEPg~!l
zZ+)F$J1`a+qwOdcp_-h%=WwJZdXXJQknQqJ)r=S<b0&H|xOt)A=U#pR5A(gwlYFO2
zr%0-X(w3?wD~(Lerw5I;HE4lxAe^Ut*Wq;q!GAUE$y#mOT0dBj=Xv^<j*nQ+z&9sH
z;TNo3tlKQ^d}iA1=xr^Wt_BxFAv^&_wu_#w(!~?y{EVc8aa0@Ht|R>F4_5T`<FBJP
z{~%iJD~@Z2_p41egn0;1<tN=jeFTSn!yzdtX;P?Q_nZ;Sk~$nmpubaBjNL46=B35M
z6v5cBrv*qaup)EdT!c^7rv7|Ww8(g*Ol_s%tOX5ulIt`kQU4?XgV*BX>=we2V6|9<
zVXpYd6plFUe5Q>}!Y{jtFIblV-AuHE^qn4X{Q~PwhE4yEx+)>aFF!+n`_hvS;9F+o
zbb}kn;ZM@D{}9$5FKD*0f>?G;0O@MM>E0E68)GTE@88VDX5{jfuX&0~6c`rj=!2W`
z)2;%F>VL2<=hLu~Ah;T<97`={l*g4V%s%)d@0ONTTe5;pzNHL$aaGJ5ohU5}lUV1`
zwLt!$*}f+y@2dSpt)Lw>Y%$!6PT5;)Pp-0f=e@kAm<O?<i2H!}3QVZ`h`yCmGyPq|
zQTEgGe+c2AK-`V=MZ0}b+~3FmNYxc};=wGqEf+kBcybIZo(*6fawTcFjt_I~-yrQz
zT-1uFzWOb8ZP?Ir<xxoJ5MYL968DV1)=;fhY>*C<f){7IlorIUe@D8Lc>XI9J^F*>
zHKpHnT^`Ab?i`RXP=E}&Evtq9r17mYBhc-bl0pZhN<#0-^}XnZTAyyXtHb_7sLN6{
zNJK|JElUy5wCtb?-7}`rH>l|!Hz=IO@zKsc&Q>bjqja{fX=OKyOuHe}RxW!byJnb-
z{a47)-Td`+#6t-P=N(Buc^6}gD6;nyNRcVT9k!N|@mWj}Ptox!sc$6p#9mbo<ViLp
zC`zuR=6{EIDgA_QoUO&RYS+lOkG?xXsylm3tlF9odL7oq{J_7h<$`G)#ENGsp!H;n
zJ+Zd9lmn|?-;DkmLH~^`g)jF%gs{WfF?Z@KX$Adq>~NAPAA=*-mw0&_^kJ6W(Qo^^
zNn>18uj(nJ`TWyDwiNkJM65+(5q=9}t<iu_w&z|Kn$SR(HYWOIB0xp;SUQG-!)WJ2
zl!iGo(|yJApBw=0a6`uS@Lvb%Qpnn-Zb!%lZ?}~)fs&zOX?Tu1z5X&5@0SU+)?^ov
z4u6||W-IlB`gcqGg%DHMQLxsjv!etWIZnpp$aqe|aCMtt`<Ye^6GIC>)0twAViVj>
zq-^+AlPQm7b&Om}5mAhPh6ogmv?K9vW4TV2M*GXU^#wE5hE;Y)#|O?2379^}8eI_9
zJ0t4NG9Z=Hfk3d4bHS-zhplR?cAF>DWlr{$MMBjfJj>=K({@W08CWihu;Hz`5;Oe`
zUOqkLL@t$bKp<$u9{5c(T4Fc7N_n=>ujOiVJ)xBy+el6!7&W4NU{rWD(VKi$N&g%^
z8iL?ds6?`uk10$o3>7dw<w$Q-PgmpUf%+LYFEo=DB#Ncz+uXh^#Ydqw44Yp5%TctR
zZS9(YYi%Oo)m8Eqp5?~~U)S+!s`SaHnVoRBnN%VWyRRv$=WVVJw1elBsn=re<&K%6
zv5)HFYApVQJM^&!aJArHWDGduUgu+a2Upe0fmrH1+^Ui?A_=^&6hFntCNzbsrs#S>
zX_i?t22}Ev`NJy7?LQ#KFRggxYb~2DLO&NQmSv0?gpZBVwxhF>{^k^!^htp<!S@N=
zTah4dDFJDhJQtg;)HrAD@a9iJU!E6_S&75>ZSUH5J17#)CvLvyAm}e3btK|=ao%bI
zncp$f>=9*WqGNhTQ;Fk2I%b6d!dcEZZli09SOS&giQO){K&7o+0jDeNu7q3JE5hBa
zciw%J3g6rx>K4@I*Cqx&kkFxesm4GnM&zcieh(^RLu^P|bJh(W62wA8$j(P^O?8Pp
zfjE&lhh1bhE*tkI4w2Db(u4i|EFW%GTeF99%2jm&@m~F%eWomm26w*OYf`%YF=QIH
z=Uf+;@V3+<ZleYuCuVn5E4oFj!#@NQH%hLrB65eN5f6<W80qaFORM$CSp^4Dls(=(
zFAY$nE(;v(OU7lU-D<}IGBPar!8Z`bOJ`@ErI&W7BWC12xa0m`A=XWEZSc%|-I~Py
zur6G8HqWQ-%|8NO(yx3SUh87@0aqR;NVDxZvQcTh54*UlqzR+V7@3i*`9#PY=u_W&
zt<k-SRn8Xmb;dbc)*P^|V$ltl`pFc;N93?P>UgW;;)Ag_w7Vy1>$bz5QuCUSI$(q<
z@RrhQ`NzD(zt_iK()1~|&!;86Lp;KIgr?w#sJP6QI9ub4HLeu*(U-cv<41mU^4iI~
zShb$i`~<0{#XfEYl#D;_Z(Y_om{4u?`o29`SeGynN@U8bZG;P2Imsi=A0)GTOs3%|
zy8JAtjY!I|!AUTiY&1<yQgyO;b4?=rb&VSpVS64cPm;Th1|wN!Rl3xZ$#vSvTDWUg
z2F@dhPvSdKjz{(zfv<Oji24{u)_Na_-zQgt6U3{67ndJny3nhR$u#tG=STM2NilOO
z;pSuHfn@>Ic=#B>*gQH|cC5}nQod)%6f^n8e#KA(KaU!Yzeld0@=kBCmz!I?JKmX3
zC=b>jW6D5oV2yLHnYc$%PhH8r|4pG|9Y8U=J#P|izKDZ7$<K1CXu9>vk$0=4{}1(<
z^()Z?V}J=<(AxiKK7sX2Wr{G20?7ZdR%a_<zm@MYYt(zC(5)G+W)i|-RLU<UcWw3g
zq^*-f^Di9?^Fm2ACs~wl^b#UPe@;g*>%xp7!(XC={fVAOSuWQH`&1r_(GH>Ac3zRw
zQ%MXnCV$`>crZdwvBI#2OJ?h_)|IhbXg~iY&3R=b)X3-yDM0N&p#I6x_J;tA+gO3h
zfhVr2MpiaIIw>mDi*B&#Y<&4K85w}}H?;71{_Noldk)}52ja7XRI_Pm8t^trns>SP
zI{4dec8^mPP@4itW7+p$!tm_v-<9I?xdAIz@zW)9Y})H{AVB(t6W3U7z4h}P<zAxR
zaJLxu2!%GtPrMj4c_p&wh}8q|zNF1=FT`i*Wy}P&FsSPM<=V9A3(S0>fSpGD6Lq>a
zjB`WhN3`pVaj6%2JJ%8{IX$3E8+_P!7+33dEkW@YxTwLqrYqALoU@!a)-5^hDpzpN
zO@&KjvhD7m5fh*GxJQ&*V+|w2+0sZ>AMm?Q5(8`cA^9wj;BB}SoqGrXh3p4{j$%$&
z-DS+<#p}l|vTwJA)nnY$1@N2mSbn#&2_=epzl$U-Ho4zzC%4y}8<riiU$<?LL13Md
z5Ah}Nh-Y^m0@UgA?`B~|GjG3vc-Yyo6$(w$>Ubnc&*a*erG36lP-rAyXz|x<&dJ0_
z%;l(llsy@e{e+!PS(yVxj;T0n|C+*v#uQ_sgjS24NkUnHuvh!RFq--x2o>!}HD@m-
z4Y}ET{)=1~5>5YME|#e*>Lsd8*j}(UUexZ`u(f@tJtk*u4VJtW(a0HD!fr1W;H|Ur
z<6o|rLncNoq0<&|xdSQFOGU$l&)K`qK|Z&7TclU8%Whwy+U$?X)2P7t`~2|d{4lqC
z*cPKU>E@pk-CGtxIty}&?#L)MFk`{54Z=XtO-MuAQ@LmLu{`1B3w$#0vaIxEn7aEh
zMy?a5)$?8X*W0~(S!x@v>1Ah?cjvS$>lkBOXC+q32cWN}O7+;825U|1@KjvPoK6O>
z;sEcIeiEN#FZ>4A(7LuBU2B56|9gS(2fis^y0&kAsaj{I^Y%g=lc{(L&yp_nVXbL8
zj4Lf_y`q3$J<as}V`;MY*vx#k=!Mc)N*4StSOBxF5m|@VLD#z7S@VIXw#81ZcAqfK
zb&j$>hYY>i^t==1OTOHdWR&1tEl?hg`6tXH>JB>_qW=1-wX~P7=ug*wcBEG^(B;o@
zVMNL)5K<Ga<0OHl@k|`$&WhoYGHy_e#VJCwBGp4X50-TMx$g8YLY(JsLvX9`+tPxh
zfZP<xVy5s2SDBHajsinto(u!^a3pGnJ=1XJ@(q3^?gfcXe7|z{-^ZF<U!|6YwxRHS
zPj>tPmMJUvJ$<?~kSMpK!JGVD!a#dn%y%ExL_yASEt_A|U;PA^o3R7dzHu*appBaw
z5iS|W3iAsvCVk$?k$2mh_)6UmQ<HAK`V!uPU8Is9OO?Juwz)LjS}E%Zj=SOC_VLxG
zqQ;#3n>Tvqo|J8$J6-BG;Yc9MU8C=4RMr`YwhDQ+Y|FSFWBBfxIr`VD{8exktX#ek
z`(n?Jk$%E*L@jr>yo{05ahOj38I2QVlsc;12)3Cq>>R&2^~v5DOr=zb<ta0OGD-@X
zJPp8Ti%@spIcsfkDEs_cepOej(9@KQ0PD~tsNb9~T*fK3p~%!yCNIKj6hS5mW7~{3
zip1OEU-lD-z;+pJ3eu!hM(t|VTr6Dzq5ok+=al(%R9_3F^eS@1--Q0ai#A~phgQ@X
z5`!*GDwx@<+7C@3{%P`k7uhj7vVy^{EV2wyCyJ!3iz|>2h<XB-vnQ`xBFWh^g*+u}
z@4K`hg~LCH>ku_To%;p)XHqOIDf$r!1KCukJ|ejt&F|a0?F?aM`JB@B0+(__n;eYo
zJrU$QCct_OjqOCA`+tt=WFNy(N>16zED&R{@_bfuz22XA*t@g7CbWv&3??kXNA|On
zt&jvy1TVV>sBq_DKF2RbLY>mBlBrfx;_0>g!6tew7ObyGKEWrt=q$Z-?Ui{V{4Rf)
zw%Y%dwF>Ynk*lX-`9tVs))TNje99s$Cq_nKuG-lK4@YTyH3uG-dNc_KnQ@0OJBMBa
zvs9fteU^RA33gA7xML!}Ne)n@SxO(_ea!@oAwpfEWFw~xIR&yrwu~(0$3)AI?DH<e
z&87WpXzH>K>_|{sSs5DyArzN0M*Z31nrRvsg8yNil#SAx;PP-cZ<dqzoe_slib>Q%
z-KZG784GsSs?@r`UhOyk@cp#rVp7nep2T4iSMbIHv_R@x1sYKef!(nC=P2%6p>LY-
zkV`H3UxII6!7=6{#}E6hs1^0zmKa%<W<f%VZa2RSb6V|Iu7-2gGAaof<fVkIp0#K7
zSfdht2_LH<AhqKn98;S%M!K+M4eK^c`4DjG>k)i<AH^xV+cm!MkTUzH7?V|rYd1dz
zzQe_^=5K40aOP*B;G5t_&cPKM_Q8<`$2{$JBku)9k?UU{>;qDzQM2`?)GU|}CCv`G
zSWLNo0^Vb$e;q{w9o>n8%N5GqitR&Un5(%kn2Un`r=Hce#+Icn(TqGo*iY+n{HTHs
zH*bk^R8d{=N|p7iRpT@y(Zjj{Gu)VadnV<p!zAvLkIQ@xn{`y?DWZYiE*l?WT!b~z
zNP5TkplVn75f@+vlOAz~B@5%NiGN!!#Iu25tJ(KurJ7}_%1yU_>;*jGGh<9wUN~G1
zf9w+&!d-Kb;BTawRTsqHhrDlaCw7OD$n>OXYivB`E-0AS441)uFmDyA2pN_&CsBiJ
z4VaikYG)iJM-3`99YhRjJ-n>qab;h0ah2>Hx{<zV{D**J%_p-ZD&QtmT_5v{H3<b7
z9?YNAbIf4UBF8GIdt_*d(=Qk$Y^(=i#mSthW{y2TSvqr%)dFlu;+x|YD3z?4#g<Db
z1ym4(SXO6X>~zjEM5LmMGMl#G)CCX?+lEI8y%}LSUkPS5+dJu0Wlh2#N|($=*ovzo
z><DV!-xfwk%gtiGsX-)p$#ca>@5)a-u3)W~D@PXzfMdgfY%GMzBT!Mr91bxDD_FPA
zI%@3QuK78=!L~mHsPa_2OTAU3KufY`eGDnd9-`()&OW+V#wq#x32nKxRKWgaUkPW8
zf(^F&<DatUI#Y@i_+~KssKkCMIn_|Aa>tv_#Y{cOi|<TF`{UupPTKW_v1Evs7j%<K
zijl~%QjeaKPleOJdj1t<yB$OxwRK3nk)X6=kRQ6!+P1Wl;66_9yfVLLt8bHShiro3
ze2e&cVs?##F;Q`q=J<yzyX}hVdkuZW2A$bEM2&k~RJ}1fso7$ZKBBFO&yVW(ju_sO
zJ{kK<{*5w3=HGa(G{gN~OIa^{z!g`4L{FbC#Jq0su%MKXsD_@N*+1ZQ@+|v9^(56O
z>L_SA*wMCJCW4E4YwVqm_H+Qtf_cn+I-Mym9v@ViZLodu!5t*c!<hfsyU3sP3OeZe
zl;4Nz>w7TfjYsE9y04uE$^Y2(^^1f3b_VlDUS=MsfwtreudGnBKxx{kU&i0GhZ&#S
zKnm+&5h7b*eL#7R%(Lcr+DDeYbIZejxzF)Gum40r`()i&#zZ#3T3_=WI-KdxFJ-57
z7E+dh7Qfp*RvdJuCE%d=0OCPcUw7QCKK+Ma?z$92TkM5Yk4;1SgF2t(&l~qiZRyvo
zaVMZ;x!ULF3_5wYzQF9X4N+Y5DK%1HigTi#!~8#pq@uhBW3s<v&^8U-R%B<=&38=A
zg76YQvqZhd>k?}^17cy=RFrdZrN;IFkhY=Ir0tTw=0w&n#rv@|-=#r{gl17vX(K1p
z2;26urp}k!8epAh>64Sq?|?>9J{bPv;1D|YK4js@c#GF(j1q;gGX<3d1f|?HLP+S-
zr#yR~;L=~FxmFN!9Kq<skw?YFdtQLCz8Z%S@n+#IY~(y-$+{RFK8C5*96bVFDU={0
z?baOvb0rL3?UxGymTJCy4mHieDJy7F=5OO8YW-J8m2X0iKZrHSZtzg|Yw_Im=B(m=
zF+3VQ{$EsC3l#5A(0b|l2pKd@O1hCE`@FEDo!szO!(R<|E7@pGMN8qQt0!nb%kCer
z_=@L8nc^;{^?l_s3CYnRAC^CQjiA?1vwjIFV`V7A#*hqy^ofL4;%9|)`Oc=3O~>Ii
z-iW;xSku=wQ3PRC5>+MLt}lC|;Px<1`2@}BUmts%QnvN_>9FJxHx4TX{Dr#S+?(g6
znfW*3LyZC#OCAL2qNSUkT6chJk_^)!$JfmCga4%Wj1)2-AHHy|joWX^Y9rh~)Wv*>
z?xD5+bZ*(MOBmldI$(BY0KVmJ?Ckt#$<MUaI$%=es#i9sS&7=cIYBHCwt^+!K6dK5
zTurLml)*iukgBvQMwNa%ob#!OpMh~WF5^t;7E3fQAf2_lWMP~x9FzYT#pmY$Hdnus
zE-CEqw(kQU$HXfL1QAbjY%c{kNdCm|<8EAf#eY~3$*NH5oUL~HdA{2ftI?3Jw8+rh
zrj{}|Bm=sqimiOIo%#5zxWN$#mck`19yB6`A7?nam*6Fh#}Z21Zg2cyIWCuDPha|_
z<eN!dja#Bo3z2>&Nc+{}P#}Q~J3Z>LVQ;8yP45S^<!&_XtJYxq^Mfn}lr(d|*vbv`
z;}S~Bmh6L_x9+x&R-MMR(ln!zdQr3a8{nF)a9941@TIha3t=9Lgt-E<LL{_SOSe#>
zccxU#+4b<M7^%Z%$4pU=dB0lEovOI*(r8z_y8l@t<6|Fs^7Dc{&1R(S7dD<$GWXg=
zt<jP1@-OvM2O~LV`97a7rZ?w3%k=vxE(2g*SZs(@PnzK@)p%{a+jr$dqvVzJ$ux0I
zH~xUC=7l6vanU2B(w46*?RGvh1CF@5rymoYIi!<+2Hn@z8utd6*Vws|yCb*&L+kyO
zl@?ep?bG)}*-3nsx+QkCs%@-^r%}aun#}H@<kVtgw{)BR${9SIuM#X*a2Dw-`2H9;
z>ELeTE+lg~VZNi);%8B{0SS<a6B=4L$O%r>a8u-9b)fZ*B1lcaRlP8>01Mh(RO-zM
zZW0d@Joygr^2jK!Ss8v8=?BI&OC`r8PAj>dshu`(r+UZVm7i=3i=9J$_0MYjyDU$Q
z9(0u&ZS-+sAxv@dDs|wam>;6rGs?E7oAfjv{}Dx0OdSb}ZNvO^vhqP(`ZI9|u<^-k
zyQx;`3v{tGOoT`O=|6<$rIoWDHgA|}v6u5sYXm;5bcFN{DqP1lJ$lEy<48Vw{o`oa
zz9?Zrh1hw$oQ1G`O*sAdjr1udJ1~M~Aq<s&k4jBpV4w67qIYB*mfmzNl*a3fKX`>8
z^9l%m47$6pT%6dczOKLd<~r>UWYGv)uGkdoZL%so6);#hCFWUvzR2C4jLYZxGT)I)
zpfKmgoY0A$J<ceuhfW^+q@9`tmfoHS;#G9S6LD`GU6LPs<LzGF``Y1-QT$H2Kfk{z
zo|v~#sT{Dla-El7?X|15Tw@kp5SJ#i__{6)^RB(fo%+#eus%k>(udVn+s!pdOr{Yc
zPo5cd-=8M}_`UdQ4wfkCE<LD0-8OsdbqRp|mR%gEcH?JUlJZ`qze3|~n|5J`%yuDe
zr?33!S@2F<FyVLc+6sWBUz1J9wycnHf5x;h-~~I>LF*(Z(n(*)=~AVTLj>kI_jBGf
z{j57;^hy_2r&-sN8MofwSJ5LJ<@o~x?TMQ>-S(sJUdC80H*%h1T7B({&gf+;^xy6R
zKjaYT27MTzPN$78&psS9Db~H^vUM+2HuIHERhT!mw)=*EdAd0z?Gx+P*OV_e_|4!$
zd8q))z7kOa3c!nbVfm9*O_hUg%4A&LlCEZIMfH_oC4!6ySq{Bx4wlyIrC`p<x=UO~
zoX5jpCkk>M1oK6fjY_#GcZ6_;^ivC!)}^xTL5)M+nq5L<sF5&_?D*&dd-X;;*l7Z;
z{Vjc&+&Jt;J7+IV3IXF4lR`nA?arP@K)k=xl5Tobwamej(9XD91H6>j*^@MVQl2yY
z2-V<Fb;cqKB>wlbO_xkuO`Nx>IZKk$yRt)W!^NBj0^eC{kK+CY;p>t`q*cjAQE1>z
z(FeLmS9?5%I{rH|_t9+5+p(cT)z?+IDKRZF=Q}Zs73v-gba#R9oXPiRD7mgRx;Zx3
zdTtzENx3S$!6PpY5bfwFciL(q{vi|Qwrm4SkNfhHxDq@kmJ*7&P+4o#+?KMdAVg4u
zRV~^lbLw~(v(V)nk_Wg?Dq#0O+8_H=c61mp2iOC~+#WlYL<OPOR<oKXP~4xX%_qU6
z6{3jR^wQGlNDrIrU?dy<+pb!zkq0s$wjYL4xfAtL&>S+RIOdAlvG{hdX7s+cQrEn*
zsQRcv0)IJ*pbLOep_M5n534D7tqIcbbyghQ)mGDOriw2$+6~cHZPQ^@o<v1~YoI+W
zvl47Gex$%?+q2428KK9|ewnSR5+6Ro^W~_v;W>;pqW91e5v$*kzpc|jkf(+Z6cr|m
z4|P89q#935WBaiPN&r>g&IPC7`e>+;45HycdhLG*G1_?Y1<E$e>TPbIC0pLvRsEEG
zX5>WMzYDwNv3cGH2`rpw-Gs&C#GS&P*NizW9S4KX$@M*wHYY7@Eoj#@-CD;RwjX4a
zTx_V-+*&zUhNZZ)fejp)&SU=m`@OubiypPW?<l!#;od@1*2nnkdNztqq<V*9GZi%x
zWmYae`-_Z!ENQ!&z3C`0esTxXt}jOw>RdeXZdGv!%hslRl}%RibSuLX-*+z@8TYOh
zFs#W;eQ!dZ^8m6hi5o4%W<hShP&3ePY*(;f<45hz>^H{gnKEblQ-sY`r^0J{6hQA~
za#t&i`G{zEc(aPLogk79&?HFOaO2aLcTDxBAp36RtO6$;B>naE#V|wNa-Q#IW;2`4
zUd)mi#^n|$W<w|fjURP`(xW~>%D9VKE&Vp5T4aB6;Pz^Fzp`A7&Nq83xr<hFm0fo}
zX?WCO?gWPG>n);8^{3h+yNL|KI}5eDu4YKq%dD*~J2Ckkz>wx#-3ke_y8Mp1=`XuX
z(b7@wm0F~@zX}C4kOzF1lo9pCc%y6P&urp&oHn_1Ivf(&%DplkBskl9sh7K@zdk7k
zevo!qOMwed!;uSXfr{#pO_B_gmmWRrOVB&P_a*bSVWYxV$S{-RK!REa_^D0rd~@I<
zDN*y6KX=T+GrRBKwQPS=D5gpDDR(b?(jQd)I|ml)$k0M2f}b1}VNA=f{3g}9ErmNL
z0W;3=z5PzOJ4TunPZQc9nDK18JKtHD&wW;EyWf&`u<?r$4ybKYs>my$@0J)6RerX$
z4TD!$|E?H)%m@9A11uiQr3YcHryX(MN!dj$Hu)fC*FqeD#*$dl!e(KwXTOamWS%^C
ztR2{D)pj2YJ{VZhuV@;mmopHx4_5%P^Kh=g_R)0aGae*m<}CbB<GEMqvZqcJL*YjW
z#d)V%Dq+<#gWp5c?|*p(Jgl(_sMFu(-(yY#_4r^+6GBKj`gY#?b%f6IRTf#-+V_T>
zx5`ef88_m}ic3T_DD^V6)k<u{65%|tTFyj@!zq6b;@Xc<^dh+E-l4@5@1orlu8NRd
z17@=F;+b!X!n=>H`nHkvThu={Y?JLuB-8X&KddO@0+y!TC^f=@gAj>y_YzbiRCQ-<
z;d$_B+l#L2@mDHEPPx_&ZX7-Ye<0XKSa$RPQk=m#K(nN49N&F{71F=>5u>=<<5{z6
z00Avj#|PA+Bj_ZsB2C(dpv|i7vcOtnL0Er`Vm9Xa2D?Es(Cjw79c@~}orI*P{E4H=
zswzi=Bs22J>XukKxXRj^K*DvM2*CMbdPe?X4`N?Grvy(poI;S!QQk$2bi1=EWOY*|
z@)UbrS)W=+?vLst;MQvLr06TtyMAjnucX=63W)V}N90&nI{8_*unc3fSjWfm<UfV9
zgfGYKR4sTgZ_1hT8KuuZp-DleL=8FuPPvAq)pZ0c!ZIJ7hw%7a;X<g)usipb)&zw1
zH8`-Auc}fy-N6vU(^CMOQG^ZT!gpfietotp*%DbSR%T6{$`oyBKRu4h`VE*&o8;2i
zN{+tI!iJPekS})4)?l*(7mL{n<i1GR*RW1r;OHvs{Xgc;>Y)k8ecObDq{NUG7~M5s
zl!SEW=<e=Dk!EyCcf&xsySuwvx<f%f?|y&9`#sp%&X&*f-1l|46%JzrL;Tz6ulKe(
zngaOUg@5ql&j|g<gs@-uH4r3y6THuFYWr11D<ws!9rV9O)&$Jk{!!d!g|AL-{>4*N
zr#+2P99Hq99|m5&9&anpYnC&2$tUGoBN?OmKvZv2N1N-y$^7kkx7_{4z4FcE!~fkU
zCscw3!2K1LPx?akpD}GG%1$c*kTj?2%dPb1&xa<i@`NRNwlbc7zd<(KN)MC_yFSBE
zW*=TTP;II#%NT7B5jG7zb@3cjJRoP|3@j!o8!ndan@x|<XLx$j4rMeXtNd*7Jyb=6
ztHZ8MZ*B&v8iofUxikh<=CB*5uo7a@XZ^&T+8-F%*5`Upd|VUMK8rNSck$v{jqunp
zqr)yl$`LJv6Af@=R)<r(p(5EGMyXRgwkH)Oy{S<gI1$$f5OP;k2Lt-IrmJ*fLe`Vf
zXf<CDOjIjz^>UzJ^xff48zm8K#8Ul8%q^(V@~ZLuX+K>?^a0DZj~qivxish5W^6+Y
z`-FT!(kw5wKVtz#{~i%stQOZe?2^J-5J9MSKtGKp&y%fbdT0Clp>PxpIV417^Baa)
zo*wa?NX07J70F|<Nq0(+g{yqvX$Z@NE%|uw_vA~1ZrI*x@uoyvU{$>Vl0b<EWWNSr
z08)%VVVhxYSs+tf1h#6j9d%zoI(#$+GrzXjB{USfmm>_n0EV_s$5=j1|E%R*zzY5{
z3M|kFG2|dTV^NH^N*n2pR!L2euEdqrn6KCrfyFr7PZ9TC4P@R>$QZ8dMvwoSZRd&$
z0garI9#;tObhfs7Q=rl2^;hPSdNxI+9OwHzNB^VRkOGQR<a;O+UX2=;xRSC8M#MEO
z1<xUU5q&)f1ElVKdvE`hr3cTKU<i}Eb2=2`$^U%n)83DWuOlXvf1>H%Q^08-CF*6N
zkgh|M<CE^eKiefG0pOdR)#_l-J-fhp^5)8nV9wi0OM?oq4t`puFI|4j>atc#+rN{z
z8WDb~KEZ<De7sCKXR_88HxFyI0vJDD2b@4V%JeYD{+VDv3$kzZ{IExxTInT_@Ink*
z!<YES+NR*Lna}#S^cj1<@z;vD$GO@dO$r4s5z4nXW-+`xUeY9Rux44`-1&3()AXgf
z3^H}QRvwOz(Sigf?+?TpP4|1OuYmi;BQ2o`_vI8Of#mH~na;HS{mRJ8BH^FB?OV_5
z<dH9`{@Pz+#wIA6&Y5dCkCTO$l<(?!*{}A(aFcWXvapqSnf(TzXTn$`To@A7<=opr
zTB>M%_be-(lx0QI!KIxOd>a-*N2W=xQwrV~mEZgR&(dcSL!hVajaQx5L)LnJYA~V&
zjlzpRHp0dgPKpt-K3DMDE47Mw3%y|mnLyr|EF7a02%|UDrl~qz*iKnVyj`}eE_o#G
zrEq%!gf>ZvH5ib)nf1+E$@saFf_?(zQkUZP7MeUiY)fJhhlZOkfO2n;nbHCfHZyG#
z)-s%h6PmRm(V7&kx%u=#tj+$b>D(I2<)bm7yDM6(n!C?DIgDc;)#_b}z%YFqsZKLF
zp=FfLSOQcy8{QZ+%%6=o<UK-KY2%{V-&E&i?cXNBfdm_2*6BCjy61c-2PO&7j3-P=
zNfIh~vL8>g6!IvMPvZ#1_*mvl+{u-d#I*i~+=9%GFZAE)f^;-Lt!oHoW8tc@Xff$a
z=vfqwExPrR0_)Yr{3=)6#=qVc>(ZHjPu5OZ!zMLSYL7`fR3iyH(u`G%8$`%=Q&PR7
z`|2X)v5nBtG}kGG{Z!)ML>(Ul&$-wO=AJn=$lLN;`9%bElMOacl-pYtvU1a)*{EF`
zYOMqbgDdp;SBa$<Y-zwJ+qHW3?K084&n*od?_^uKPV8~}i*JsDyUCk!95ZbPj^L5|
zSBzWcX?1Vw3Un5mfZqpf1X?%8Ep)Zh;}LF(mA((4^M6RUC2?hY(ji8ka(gk=--r3*
z_3A3%1Fv{X_E7bP0zuqoe@dAJ&>^MZtzlY4dBduHu}c|-syR)~$MO_bf`H8ItDa^h
zvzygxzF`Rs(bP;wTDStEI<RdMKWauf$F^QYU~jSFVaTtMsa>sJCQG|0>w_*InD^Hu
zfb7^|k*vnxKZFm2J=Q6IkNaQ?fr=suAH6a09pXtIE1PdgjNPG$Z0^r9@;R~^K?0>P
zil~&NRjqzfx4bNd5{b=b?c6v(_&%3X>167fiiUIE=YCZCB~gMGy$#5MNv`!~?7hIq
zC;7WAX{AXd1S#)tXm8U0J}qJxjH?fg(%~wu&@<$6wu`W`#18<sK+c$J-^_f)M#$~B
z32|7CXFl4@8=OIqw&aUt%E}*W3qW~fK4!;XTK>&`VQmu)ZmT7<>&9rR*N+A-?_Y*5
zi|1vXXWpDavb?OTh@}~CIdJ>eu@{rJH(J(7zImLKGKVd4xVl-Q9b1io%J#9<6*g89
z@)BI4|IVFidOU3($(_`Ke(n97KRij=+#OtLsAp&m3d}lj&H^Y;L@;+k^Hd?z;&f7y
z)-*#o128Y?EE&unT+Y_Ceh}kbTnvTU9i{|sU1{;e+m-bSAAYgq!FH(rM&RVX+n#oo
zg#g=q7F@(%K-u}Hton31zmT}cnaDvmc1@4Ho9BQ@VaI*ipN;VYxfJ3b5h)g3stleI
ziyVKOz02EoUy5ZIU}}uDm3hi7A%!Q!iX+f!#q8G{-$X1?ex@xgEyjhs`&8nqo_Hpu
zbNAYVscg!9I6VGUYuFpY^{woTH1I!!9CP7>%^I9ThTo7`Je%oPilB`+!d$zi=@91z
zOf#5^vO<gWo1I8el+*iMt>TwIH)5=B8l`N9Xh+=47Jp?+&qPsgPN3AjZy=wvh87*2
zgUknT0EM|Df#G&rO!70ryFivPQCjxoV!OV8&%#w+grBzZ_F=Zm-m}A+iK9O8ed{d|
z8EJpEIupL?LK5t~`@Yi7IyN@K(Hf;iLmi)ORl4&09s`-mlJ^$teOfE5BX`GE%09&g
ztaxZD?tgB}g`;HDQtB|16c4hsL{y4AKiAt)Vi9%YwzlAfO|W0^iHJ5G{PD`77%ojX
z7q#qaI8v<6wrUIHyV_sg<^6~+nOpMy5K>~h^TENiK5jsxQQ@4EtF@HEjzQXkGBc%w
zB*!|u`Z17q$lemvTvp6AOpLn9g1c`V_Hh1J9`hUa2FFu&1b65m;<euC{tk{!E_p`h
zXCPTsE)j!p0VsZNB1dCD@XYvJ`|{AJmODO+q?#ZpU^q=%AXcIGE7bzQbmm~A$>D`i
ztUJWoW90d(E;#^BcE8=%|En^<e{<%tNtVO>>#&GC&L4uwE65SmsUb4;bSb!QfhZrx
z{|~UH@R9EJ!hJf)pVEn&A908|p!2a-a_Jw*_5jw3p26*o-uKkIxPAMXs}FrVQp_oE
zfsG&Zstg*Ygf}Iq9!0sYpNj&v^!Y8__gKom0u6&7OFcmD0z(<1>|U)p+1cH)^lcic
z*M{_6<2d%2Y-4Ddzu&&5>WRcK+o8jRctn((-EM0T4+;QQTYG5u>~OyuRV(tC1N`Xk
zAGPEb<GrmrVwYfu20txnsQygamOvMH1gPVWKQIY|CG#%_JnR?oAZ$Js$^L9zw8Gnf
zQ)9jL=B{{c2l;=QCx(lO3^|m!$)Ze9qbM0PFA*oylP?SYoY5mcC{Yno5f|9}W#q$-
zHYo;D7ZFwx{cxx)mv9>bZ7>gHYuszd*1ErUQekVR@2KMhYhP+YQ&06({3*uZOKmkd
zD+_R>(-UDf$4@42E*;ATr4eE6g<mbwH0LB#p4DRoTz~CIZ5l^0OstY=7sGVJ1DRrc
zd&@~!H3Z3-Xqs6cr9(}!mp>fNABJd6VjEn-K(faO1klcgqU`Yf&VS$xvLk`28#~2N
zizS<9nkfgb{AUAFNV+5m7-2<-sG1X8YGnK)`siABjIK_8|6DLC{ipVRTj5Z8X0DYr
z@2fu~JxomQsd_USYI%u{=Zy!X;-rPFe#Y+fFWRt4(3Oj%5bM3LKic9@(HHoVlz_uC
zCGJ|2*UZ?G`ona$qQ+Ld&7G!pE>H1I{WcR*nrJ@G&waVu{uZ_Ro_2atq3&AaOt14f
z?Tj`ti(;%sNIP{5_<zWT{<iFUuJrruMn_o8kR0g8Ve{-`TM_wgkGRqq%^@DK^c=*I
zhP*R}$$SGyjw3X0q+D0C_-3m^4qdrNbt8N$Y%n-{E*tkwhB}EFp~KYcqP>BZBUDeY
z9)wL9v?w;cW7&DCjc9Q1L6cb$3W$b%M-NQih@TX9vLq-2eNYf6c2rOcI{>nTB#DIi
zG7Qa-N$vZ$IzCLs3U0M90;~L1@}z855ptOqIhjL}lZ3S92JSlQ8H`xW6wL3OOk<Y9
z0OSfQ^u@HyC-8F)`i^<H`>`KpDn*ro?84#lqX6qAka=3n3OS5otU7(E#If={?JnYW
z*UH{bgxSq>1bxZ3?=GjER}`o$f{);j9O@Mdj$1z-^*cD;z35U$GS9Tw7#;3+5~y`$
z{yUSaG0ezL9{VN2;ym&d82C-w7n$IlwH?lm-m$(r#tN=@KmXYjgZet<)Qz+9!hREf
zk`kGbTmoUPCPe0dxKsLv>*gteQ?r<;_<ASO{MG){vVyM>-={6mwvYF|Rf)+v$e_VM
zkO*n(+1_#S_HoJ?a8=Lx8>YZA0=t<|-#<#0V}*>;rjAq?eJXI<>(cz(SWL&KO8OQQ
zt>3vp^1?Xs4w4ZdG0S^NX|q?~#zO*TSq)^qNsM;lmQGGhod&a8bRj4Jg}yb~N~8$q
zri#n8<WW8r_i|#-l0FovB<fOHT5T5=53k$Q0FMq#4$fFsoj`DC8(#=Y&eF`9^S&yA
z6KbIS@C}ZPU8(SfLeOmoLjmf~+OU&=bGKjGa=LlqJ~CnrH_92ll{;`~8e*u6_<mb0
zP9J|HD65v>oZ&AiLA%HnT(q`6bUBsTC$d?K4o269o_ZRS1s3(Y+C1^~Z=zsa2(7Rb
z@OlncE9FIni#QK>JvaBsM+s1Q0ZwQL$nA=*NiQB8CDz`spTI|`vSVj~FEyeHF<WS#
zJSbD~%MWm*9nmZ7Y}eNUGiPTQf5FrJlwIz}laneWyAan3J2sKTaIQtqTG3_rUM|hV
zK4(m4opB^7uvUG@4gCaWB~SdBYCqN3cE5pj^ZT=lvfZINHz)JzkVzkpRpVtwR;{0y
zQ(t+VQdu&j8puz8B=djURL8pkiu0<u%TQ}pa0$N!Z;kziex-ClAhV+5XL-X3LW?~4
zT2}$++93l2IfNHvG8t=S&hmX#TYk_A{{L7s<+MhD3rl>gW@Rrem9nIYJl`xjfh*VE
zcB-GBXY+(N9>Z?ENY+uq0<JCw_kIfFAN)$%xzHF{OX2-R-|1TK>H33SSLp1iV8FM|
zJe2;p?b5u1RYyplH<8<V3S)?^$dn*RKdH5Z0yo>ELYraR587^xKh_pMv0M=;afoHr
z^u|`wT~;N7ZoCzrF%8FpGslV>9JnauhTXhMu8M9#q6mraz(an^c}V)}sOP-d=Af*-
zS89q%IDL>2fmArK92eKe=vf2mZ*$TTEC<y8!9?~`LIS^-e^Pob_`Map%yG{kYCQ$4
zPZhF>$NgLM=88R6e={5rNO&V1?x<|<jbf3QPT0a=BM?JVr#j@_0`xGa#FGM4<o~ac
zLm(wDp9gq+2E-SNx|<pnc&B(riSE`{F>}N^p}K}+hg4XApI#4rCxo5YMce0@U*L&z
z<`*x_()KTR$&*QDmDNOw&KMH;CO9~A!_qRPn`c67z@`?Zgu!6Y#_$p{0&Xvc$Is*;
zkf*%}TueO%tv-+@pFdMfTC?%<S$Ig--bOh==W5->9$DPQQ4!WwYV;ONy@3L3OU-97
z9Ps4aUc_eN^4*QXc9o<D#N~?hAxVEDMh9J*E{9WDDfk^{*xhsK^)4iY0XSL3jhQKZ
zwfZP#6cHtI1;6ILxDhpqw=ULfUtK<TWW$$pKl|$#S6PNDBC~U=uS>*b%yj0=BN5O<
zd`ijVgwz|%!Q~T__CMS!Xe7QWS{1FU@cz1!5n*x<FR@4YE+Bj_`M96Bk?G|BRJfb)
z!Kd_lh<cTUyR5Vv?>zB#O2+Rx>3xB+umcer8`Q)hAmd}HP{N>Un~0sXP(`t6rhz$3
zz`Ti*aR!+mA(Q%hk#LMwU+f|*WWHDuDMr;rV3=vL7z-K$XDuK-6a~8~I!V3HWREbD
z;OZ@7w*zKdrN}j6m|7@I+m4Hu4;*K;h77TwL}evTLDJ|<+)$J{x)4raM9AC<jM;m$
zc#w-GGD98|j|pEL57v-3rg;SI%0`xs<;E~MnJ;55DsG0>`$Y9=Fv=Wjlx}H$oT5`B
zNtnSIY1qWfH{ckxaI#U6yIplB7Id&@-aLVvv8IwZvfp4H0zOkc)|SaY&(T>p{K5E<
z9C}*Y$lb=3?XOMv<V+sQS^G7PJ4dVFXsLf(Fh%}0ak<FK^L*NFpg`Tt4tde4egDeM
zt#QnxH4znWP5ikOo;Y0dVmr;`D;IIkjFZ93wa;y7i0GU$IbyJ28P%Z8gz=V&=gB+V
zW#A}%>0z;0iHfYfG|HlckuqZ%4%hXbK;3eeSO6ZXVxz@emsBAJrLTy}>B37{{?-Xj
zm#XF>b{8LG5`C>vWaRx&My4Fm(z-S9|Mpd?f4Oa$WWH>mc6Re$>T_~hmH9;L31S6I
zDrRRxKM*<KDA}FqS+51H%bEF7oR$2%vqaStC~-~37S&We3KDUZx3X4Y8y34(H&SLu
zXY0Th@zY>0<hzNxu-(MOGa7QFTqKJxQA_&Ro(N^<nMR@In-{!x!Zpwe?Y!eI5p~wH
z>t8LSORk`DR}JN2!ojh(w2aN)X|-4eO;%sHNi%kRKf?qYx%O5q|Ec_KWHb+3T_$gc
zRGI#&SNVL(HfY8PLCf>oj@6}4UL7tGX!M|4%Q^-V=HvL5oBm#)J%BF6?Ju78BfftX
z2j7d>uZO0139t1J3Ctd%oY@;~b2&SAD_UhZ<4bp}nn1(-^BO6tUbNcd^nf`9Gl4+<
zu^=H=MScRo16tCgZEBLu1NyuK{qHeLZY*|^dF*|bbX%Ph!US^U6QiCEq>mi$-_(~`
zQ>m8<Umbu!1L1())8&pGd~!Au`)<DG1&&-ySt65cqA6dW%Elsg=_U~@Ry)mjZV{e+
zXXyT|;_Pou;-biJA5Ly-g}D$`fnb;tE~McWkR^<+Zh;Jcb+wO0>Oa}7Anjk9v+7lR
ztROVic;_O;S}#1QqH(P@mK~!JF^=sgd%u~!M~`rjsqN;P+t}B5(`5^}R=rT@ASJ#Y
z;@j5>#fnMR;E)FW5F*OLRll5_C%kTb;2vE&$z3wP_{cFT4LsH7bL}%N6Peuo5Z!v*
zM*osN=Ap)#S}=_!oVi<--tKlJ3y=7N58Tzsn1uT}zY<q9jMBv95ASnL+1s|H`E3Oo
zu3Ml|pdWtnJMu*8-&=|YgJ4)P%M>xpvmUE)hc1Gey0mWvVwAyQU?XMQ=swZZ%?b@e
ztiO$~N%%Sk!t*Shj%~{5rQd^PMQq4%4VKR)$Hwa4ARWUi2CvJx(FJ2LV;M)Y_ue8h
zH?PaeS>_^-n|x2@7Ma=@@b28sgX3qF7w5fXZ~vx8@DD2Qnfw|oN1u7^xD#p0A3Po8
z^*V1NH*1Xx2lq|jkE~*c@Wo>u1wEUp!Ipj2aYu@i>gUiEl>)ZoYRZ3qXznLROn?Fu
zRi(3ULW1LpH{l~9g3ucVp^n@x0iB!ZS}Y~3eg(r`>!WFLz*WzC?Q{7BLc>kaoRb&V
zYmfX!&+L9@6W-sHcQdM7(33p4f;l7LT<rLR&&D(hrMYI@`hN%`er$1NfYhn+A(jK7
zc8=v{%f-tYw(Jf0dMu>s>=0vKpXC0QKjB3p^R$=LLeToeow^FvH_7r}+D4kFKD42G
zsrREL{=c*?0^fhDviTF%*xa&!zVg!YR{Y7_$Z+o(W4*i09cJgl=hAk^|BU=n#oy~^
zc^%_CT=cD5M3jD0?(;de2PMaHp{`O_2l~T=>wV(f=%rpidCkSJdv|2Xe)P#LJep{Y
zpXJEq6OV?{bw1-cgJ>)Xq!0vi0Fi0SFLmGqqo}gZo*kP@EZ4kbXZg*!e=KM1Uvub+
z>xyG08s$;3?dou{p5H&oD`-S#V0V@fo2KlBoU5g6&G;>FN|hI@53!$?IA;Wo)f761
zx7XDxL`xA+8xF<|oEyP}1Ni|nZG9S;w0{@Ea2x2pJ~#Q{Mu;-n2?i$V?ucVQwqr4-
zxP2zQ&!DlfOe8+60?_)+o0!}i8ja`DFm3k9du(N#w@@;Ei^Lx(vBDN4{G9;a&D^M4
zaONE~pKppK655avP>4jBSpn^Fb;yKE^nD+tx;JbI{|dC%<6Gp;iX{A2m7KTSX1_=N
zEuyZGg~`e9@gl7oeSUjG5nsXIb9~SjcvIuAe3R3465?q;r9I-5?>!zH!&PmJ@-n@l
zb~~`+6BbMx)yy_>Bx$%H2g43L(l4i*ryUax=37Ay&A*shP`v4IMn7Be`|>AAym^`Y
ziq*xZMt9*8=c!T0t@-dA@rKl#E8(ZR#r$FW@#0J{ED0o5)3&*@U2BZ1SA5`0tjy%#
zPWl!KQ2PxLJs@9h?*6tQJ1quCy1@1&9`S?aJOJ{;ahjNw=kih#0_~8YxORv9y!bcc
z0INff;|$k#ifb`umF~(|Yv)q46dYlX#urhOm2EBpm6R+iHBD6obaSso7+muWmo<ti
z$@jSONk@h4R6&692l@$jCI(B8sr6}l4qHgrI2N>ork>IcgI6_N#7;s?*t0q`<40x_
z_RJ)|mQ+-c1nU6<%($-8#$q5FI-{E~>>9H`s_LiRxlC7;``x@IzwY((#0<>TNMA}Q
znUW<p4nnf7qzCo=VC@RiT+k~7v(>RKE5GmEuN3KE8Uqxd7IZ|MLR1Ghhh=!%G@Eg(
zTEMfRqP7iKq`!)P8tI}+S#GZ9oWz)w%-6|#^Yl{75F%b`a3}UrFvYO&7nn-|$d6%P
zUQ@7^bj7JCQ>`YkV)h#n=G)3jY?F*OM@X6I;t=2tz<<PV6bn6d>IZru+@std-|SQV
z=62!{mHB`aW^1tw3SU<i_}xZqZAPdiYAKicvnqrh_>$#xKT*E<-^|`DUS)m_h<T!@
z8g9Iq5-`tgddM4g)SiD+P6{*QMg;9@&q*Yo6dt$#!8@~I^@$d3n%NFdx{;3V$PI1*
zkqtsA>hjWKFtViT`4Y$`60qRRPLVLHV<5MJRQM)sRQUC!hE9LJBQnBbX2|dP9~4X`
z$!1pB`X*aZYf|mmxk}bsvcwN%o0A41>s7&=Zi35W#LZ%Z?15+YKG8S%?izaQe@ms%
zVpiPuu8~0_DJ$yf>MHGseY_>S-&u0K1EQU&V!Iy=>RYU&0$f*DEN=<=BxQqHs$)>m
zPr%jDy3~Sx5=B@|bJB8E*)O5{jZEL+Qp>D1Dvc9j(MNpb&O?YgWOZL@M_mHrPEgYq
z%Qe$IFRkf~u0W~QE^%Y9)o{SyJcvc+wP|uZ#vmuIXHO>VTcgu(fmd5|<dOI<*=xN#
zqBl)l<wUa=F}@C_zbqBE(nXHDJ(#ejd^NBk6s-*ALos>n?s7N2k+b1i&AIru_;2xa
zhCg%=0dH|3T&%=2Bw3NwHPI-hEHDl%6vXON5$e#xg+|#pM55}ySSZcXShp^uHhvgd
zgE3hjF3mhpfQDM#SaaeLH@UNIo~(tDAbzcZ!WQ>PIVH6@?MYV$*rb~kI6qfubmkTb
z4S_zYgm0s_Eb*=^KK7)+y&nuDLxyb~FYa^`I>p$S73;JJ=AZSB(?Hu}6d&@BKKa~9
zWVr}oD6B5+ZsN*6d?J1U@NV(EswlQ`>zcG;aU~i#(hkiA;S6lzd=@+}(&K?}d(eF>
zc&CAQmsVlUzSdX0qAlk-dfY^{Cj+xI>R}(zWQ5+O56{Xz4t=pSb5F9pAC@2zCLMm&
z)%~dgIMhttTH8UfG|z8o-*|2<Je2Yz*+iVOq?>O6Fsvi|vKPUu%L^=Iu{H%oyBAM=
zq*n5r;K951sCbs)b{ye-F!gd-UcMkZ2DF%?Z*sF3oYn!b#HJLiZQcc;6hEL;R1~g-
zQ#aqR6vfdZIG(GX-u_lKw>i})Vzy{<8;9_&LN6}+pFpwI;}YnLyIO5msbzHWNcHUh
zA<WaWb_r@XF2$5iwy0#qDLKDL4*n1&Uoz>4%`!{uf>h{@CyC@p@t7HWc;5>v0f><N
z_{?-oiWcu-EO?;3L~GTS6Qy~T?*SMNkbjBHr3zZpl{pe46N=FOlX?HxGD^h{$YWJZ
z`Y_xyu%}5k`K79?&XmkO@SEP_OoSlIhJN)7iT01=Jo(*Dg2J&1JGHh?t+Dlk&rh}a
z9zrPLbgUSaP@VS8nN$>kt<CNzj+Cf(ZbCt><np>%$P5T>evqj=@~^;ejyt74@^{84
znldLS2Ak*qo$YoL4wuMG=R09-G>a-DVvzhLJNOSFTI0)2=rU0(9vl|BUf4Wh`iau~
z(!w+b{)W)!NM*3c_^sZi$<el)120;@zWnb*2DD)huM^QMRTKUSQI2eUfrTEi8PuCD
z9jjRED##*A40IGa0C)zMA<U`iTydu};a4<M0ty1}y!j_4VE&b#7x@W60O&?*xRdf;
z)z@Tp0Q-!%c0EI7i}>FMzr0@eBoPjcjyO)X3-dTe;4Z5jK<oj*1+B?mI;57}C`{qQ
z&)X9fZP;IL<CRLoDU_~yeZ4PH`0R_C#29F%n$_C=^=9EBYr@&q0QMhcDixcN`DcE~
zvk+5rXUdd#M+9sR8Q1Nu7Dki334$TFTpEZaJjyX+oxj>H?np6oQPGq$vh_#fVM~A~
zgG5?x)7E2yM%Ie_q{OlCVi)6<W!XJB@l>s3JPDwsC5C{d`W~4uOU_~b-XJzdPDfg_
zu`(!oft(zUol7OWK>8kYl3#pCzE~Yf{!qR_Qw$;IREGcl8IW45$qLOP|A&xDJR|Sq
zlg|$%oHbDGyjO3*9D0Yq&CC~|I?VlLY^;nPk)+r?F;k2Qp=L8P1|+hAV4h@)$FrQf
zXNu!>E8+iGK_W(6pdGD)f<~_4jg`wpd@t7m`-n)4EG@7f1dkHpWbmfrB{0?S%xa8|
zjTW?9g>q9TF!kLu-f=Txw*6$T=F$oS;_Mge)TxR}niWgd%a*^+lFuocNbjoHMIE3u
z>BV5FgDEO>qutr<wF0u;b@|)X<=-=Mt+z9fA7a?X;GHoSfn_umVrSq*;{NRK34Y6f
z$Ea{cL?f6;rNA(Xh4Cp94SD&D-2>w>h^l&8FI{Ky?)QHPUf@dhp=l-0KV=b{SElQ2
z(N!d-W;MmQdYLaPhG&90S}JDIOz%kD;0F6sWvYk1DaLn{_CmjGO*c?DnwgNFc;ATj
zq?CH?gVFooK{Mg;g72vLapN+UhOIL&5271bHllmm4B;3vHW$fPnSno~HQiscSS(!p
zpFj=oq)-h!PiXSkN%%gH`;jWkTG2J``@^2GV=#0NgMBe*u;O^MPZrEQMUBV*rHY#+
zO+}`1^NbZYVZNuU93im~hE|hGo6KY7gKQeMg6o3NN{kf5sNTOx$9~8eR}uF4yR%)+
zUijX@!t_3q!{P9I6iM}OtJEL%1W?;e8(Rh|Zn1J}SJE^mX(l>X(xZ4lbfDjSo#ty{
zG<Kr#R_9^ZsQ7yE&j=qZ4Pp^{ncn{p*0}BZKu1#*XYMf&N!a>n^U56@(}<lMFe-v#
ztJG~_tu6-?<;Xx?m?^Pc*9RbOw1BWHd(+{-1vC46W#Fk%qlWPM4+s5@WQK7;Kg~aZ
z1tba3DfYf-^AdyL-@S;fluL6&^Wc+@j+pg<zU7g>{1)8|sZW(&jU7{~EvCO&T{+l3
zi|U*F-85O@ul6Crd_8V$>beWbPGQMgZe%;=<`W<hDE4*2TSay5Z#_3T&^DNHuMe|T
z*Oo4ec!)N}Sxc4UA07AsLRtJZt-Nawin(){9Jnnes#eym{AC*WLk&^`PXXH=jEx;9
zU%JL2fQXw7{+@YwjT0wNdFqXT_9NG?kq?b*gMH(vTp>l_!ni3`C5Zrp4QRlGJ!Xz*
zxVapc<OHJD01r7Q%uJvUzCMVcjUlzI!r`g&R_P4(=WFgn2q#kxWI;XHyUJtz=h(F-
zyLwnwq9V*1adfIGLtD8?)cag3T8g6igImbfY!eWdyX4S_&E$BAktB$#ac(fRSgN}g
zd6>OW%q`C~(*&aSJOkInu;ZzFw*g!!XH9l*7}X_nnK!*AM;Hi8SAyNJy|#d<V*s5)
zS4EAGDfyfB+Yq@U^CTA8F(hvxm9Um4KkMj=8ji>h2@uy`#SfrUV?Y2~<x9BFBL$6T
z+jq_h(iTN`qj&EaY7lC&28=+<jU;Gm>}!Re?xvMBSKtm0`Qo;HZ`I1eYCq%9ZmRzf
zOwp^~WJ(&PP<Qx0!ThcwYT(|uFpGs6GlmLP-&*RQw>#mTS`KV)N>*tLE#sCKD$9jk
zFW#PZJL{sDOPB?}gMt5Y9}kq1<4yvYOZ|6N4>rPP7KAklnssito|UD1jK1IU7~DMW
zulrO^OUDG1+|Dd_v44*2rfhBC9`M1u9F^c)d#I)(@R<4xI8PI#&taQdQ<{rUp)6jB
z)NL9WG;|EsM`sK9dZ*e-{7@bs_3hii4&I2VQ%qu&NrDgZ;)-e2nclac00G`}q{7GK
zH1g~}OX|fNZ2<ZtHlGlU=6N=nSzg0REs1f>-SYnsNROI!u;pNDBer(eBqO^c+nrAX
zs%@=H^tN=)e2UF?{>zsw@y@*ADvem_FC_czXL~2ao5MM>&2E$oH{n(J(_?N~5e}Y1
z?)GHP?}K%+5wDG+Dty+JymfdCh$G!&{2`L2dt{DgHo4oJKghWgxMu7QT<o<y?&)2B
z+NAk`LO<#i^{kV}r;<@Z%H+2iZhIoB;{3_b{3q~R?{VL8ESJ8-?@=hI1fz7xF6(B6
zOK<g7y6Fa{EpL-q%kthJ`g)s2drwLAWp7QDbS-QQlN9D`UPFj?bDNfp0ysM2<?UC=
zh3&G|qAm^oE+P*KP8c#=UBFVPlS^G!{TF)n1eYBhoF20L<9Sq)4+kT%{Ylpaq6YS?
zxJyVpxYnoG;y$5?oMNfTqHCy2u{GW6>tAsxbYQnW0)AE8EbS=kPk_yVPO{d3GmS~$
zcw256wjx2-zOU4LI&sC3y^Q?I_2r(8X-9^+2*gWDZa<dWpNPg1F=aR2*zfqVWP?u-
z;t7`M^i2#2-78`{vlCum0<$gVK8nS-XInL1i6<eC$dA4DH<eiysCjRmc>e9N7XS+&
z)ywW4*Pf&OWxI1<Z}<(`HFG!<qRjamhF5nSw8necb}owmn6v}85n_n1ASGrU=c6zz
zKviAmg9k`Th=*-R1eM1Hz=ZF@O%(o~)d<d8qb6WwE(XH~(pnO<E@OQ1$NlUf3w8A4
zXq3svgjz}U>i%3ueG(%nh)txEj66upMv_W6SsSYextryqJI*7s;z&hl>1?%a#I!O(
zh2shHUsp}@6n?)HaxCbaqCx3p*F9p$_~MK!K@hpw&&v}=-%|}|d`^ZEN0Nkn+br3m
zcNLY%Iv2vwCP(fsMcIqjzU0v%F-xt(vJmUfZhW_K%=+jt^<h<Ry-7*pC-WuEJ`M-0
zFQYZ`bIp<StdDSmAv||eb`x9Qe@Hxy1_u;%p&7lTgB)2K)e+mig?DR1|6V)Kx!)bP
z4`*D$_^x*`4rBQV6rv7d9X3Vz@#Sb&@Y%hsk7@F1j7TUVG}ar~?hH_24lJ1;WG`Kc
zV}k4}(k@HGkX^WDwJl>90m^fbnMsNA{gQ&sP$n~JfzlQvnCJ%+E$~c<f#Tt)#jx+G
z8c{E`oebE>j!0eb0me_YePhD!H`LXtw3n4v5=c_?t8Tj!1uBE3^E-VP3o@R@5Ah3}
z%^a7OLvuAG|H`~_MQwA~lP*2*j)SCni$pfyl(OvhS#N=KeL;G`2y7ACGXBfmh{qau
zMT^6v$DgJ&&qe!4duMkc4m6+|t6ArTfAQKaX=sy$Gq9;xlW`)Ha61W@Lc@BNO#;`?
z6n<#Lo(+Z5w`Qo*u}-?6`0oVs>N{h+1Z*279;a>|-fon*eS81LXxU1dbLbQ0D>e`h
z6WX7Fe!0(~A2*Qsv@_%`*M5JbPvIhuaRNAS{xGwT?PObQeh9?-@KjAWKtAuXhMIzu
zzu&P(Jfw3}!EVLkO>tTg7Xbrhog8Nio)E)mQ@nV7zVvO%*riv-x!4J;(Bf%7y|n?M
zt`=jfvC?}QVtsPui@S;IKf)xI)Z@9iRWvq*Da!TFzal!~gXb~(DEnFuya7Wm{(G=D
zBU)r_RW=&Op$O`#>4QZl^K_BwT0FGiGQg7Fo7nPh9pC)sdpEAGnMsz(95_rspJyp_
zDK37*uQ7AG!EtYkg=UMdC`A~{6ZSfVsT@5(U^^#6lE&D6ko{-n{qB~#@&a{tXNTE(
zbdt0TtKY3&_q%1iSGC3U%P1apiRAePSC_iVB<mbZ0<K>28uu5iO9mz1vftfj%i%DL
zb)zXPRvd%-(`3C&P|w=snAv+LTg^NnSvM~kuKi+t9j_Wh;9U)Qvr#(-v61h}oyl7f
zeE+}682~fa9$O<_(6h5oTkl~y&LXS^Gk_$>at7Wl-j3n|5({ck)&x*n*e(IEw;?CL
z{Wi_fKD}Qa=RY{Z0DQEzsRNfJpjn%zl1MXfb%%lmT`xS|NyLdhCq}-kMZX-`D2z}Q
zm#Y3GB^x<IU$e=s<i1|q(@jM%^aU6=M6c12?5wP$87HkhBP690%p=_EmkojWxc4^m
z=<7~+A-(nOOcIYiz^v6IC5XzBH+d#V9m1w%o>f4Uc?g*jWJkcdTK|^0OAxlh*gMQ8
z9UkIU0s78}k>#r5m+&(o&()6B5xe!!wyl`T0ZDF~P&`g#+UM$Y*kM~MUOpR;98tY%
zvzB<m8n6?<GaGu*^32S=_CE7Gdy8@Nu!QK)s~crjL$U4)Bmbw2_==j$KPL{X!hM9Y
z+|&9_XztlDt~*UiR&~9o{}BIa9psS;J3O&JJ$0*NAK{}?HMWj!ACxPG#H)*@->W-r
zJ`@l{zWlBpD?b+uEJ*6tp^~GI%0E^m|K6+&_wj0zXzuPs{hBb+)#kWn2Vu6c*V5iI
zB$H(!SR*5U9}#2j(xe_EBULt-KGlIU59^VjjQRinA6<o~{C|!M(@3SNe|Xm<2}%-A
z2z;@2ENWXXgAdnONhoR+$I;2LkH#y%dYjD4wvGQ5UGV+*_}MzFhW^gn`mWHp^YVLt
zOiXg`l%MfH53;e54L`qNcTr%O&2ub4b8c9w=R1S?hPMF(e2hc#!^D<g&u#)AvlX$}
zrpvDY!NT1&Nd^Tc91Gy5b3ezK&BFt)`K<NjI<|v=PMKN6A$#f2^O@AQ&npj+723R7
zN3DPL)sYxs4ojv@QC_sJF^q7JBOt>WEBWVoaomHr(?T{xs#MQGOLj!$eAABDMwe3K
zWKglKaQrDDFn5XX$Lk3Big@YiR8K&Vb&V3KQD!;v&yyzjplJXfG*{eHXXIl6D5jMK
z(rAQNxbo(dHU=REv74u|$zEtQnJRu<qYq_#NcXaZTr0JE8chAi`M(2g$5->w#u#et
zVzOgqWk+CCy;E4IZnpa0hlI_^)d2;ZKvg#-k&n5yGU~2Sm*>KMKor8FgE-+`Z@gbb
zl?Fuwj!#+T{S>d~=@b)~3W{JD>TxQoyd7K&Imk5MPe!cq#`V*B$0mStoYF$5w=3~`
z1S!2Z*G^q-KdVvA9xFDB_vmy=ARmpF+fU7fAjsB*3FH1!c50dtl?BUPuH%!MxYOdm
z0<Qst9{<q1gmbTwN(Cm{oq}b~E~tUC>%y$d6~~AnINypb8P^C~;pLp-&9xzwFu6KT
ziNTsn%v49Kv1!H2mEm310s^><n#er%Ga*PR%j3V1k?NcqZH{Pvo8*;v6fk}{$xUU&
z<?XrI(`F+z@rQi&E>$AKYYbvpr)`!Q9nmXb4|^&)8iHSoI0cuO8tIdTwPkgU-;ru1
z42l~ZLYg)Lc#?iOwZ=R7!BJ2>h*Jf_3sU!A1YgxI+q@aphAyVvMzmv7=;njIb)wiw
zm|1R-p#g>kQz)4A{VS-ciuft23V7#|W8=DxOuP`Jbc4zj&65|GDN5_>O$<U75TJ`;
zMM>N@qhuSx^LD)o9{Dvg00=8^0K4}IWXgS;Ox+8>5U>Ucs|Hm+y{FnjTw^HFOjGFK
z=-TPg>kwJg9!&b}EUxSQCwenDKcES&ylGiaRzNrUJ7w8n#yxoZC6wl<is(NCRd!Ow
zX~J72D#ZwmF59@#Ke)?TMciv=Kf8;Zrcm9+$EBrMy#&K^pVmX0-Tr0^m>hl8u9+G7
z$6S9)7h7MN-P|yUYJhmJHN<xjm3$=qEt+nwruNG^D-xqTg7l`lt{1#aH$#~+A>_+$
zako<9(afiS!Tyn<%ipDcA-HQswCih_M^xl6yj3-?w1EG6WIimu0Kr7Ns|wthCO~Ep
z(~5nnfTz}<b;w;p2c{jg@$mP32l>cZoVUeLQMzqQG+8RkDN~ufl5F?KsK%2?c*FK6
zaFdhdQ<&ek?-#WWjoSYf-FQZ|FIc9^j7lD@3)Dlw9?WDQWnB8u?>zH)uD-;n%}Bo2
zTK_iPyz)`I#vL1dYPj1Rfg7`~vN8<0cF6|QQ+IKV%RF2sKv0olgwmts1tSBkx^Q_B
zN|+|mT^$LnYP0ocu2R@ibRx}w$_M4nMSI_|{`r!^lVjdTD2Ud(aMboo#AP*4SozzU
z#Ua6qRuU9<3*fd+^=kvZ9-6x<*k&>36N-raIoPrci%vhHvbKFLPQ`l>n9|N%vDu6O
zUn)qm45d9GkAew(ZQdhb<R>Y7?5Qhxwa9oa;=TBTx#negQ;Fs<ivT>K(xSL)Kte3O
zJN#NaSNV~y#VVSc>U98sKN`2HF{DK_-Fvw3b$l%1-R-KD6E;wd5c%F@mMv{>ymsPR
z6W<pT5xTi>0K}5fJ066@Q3}snD}TafPLiX*jrdC0T;zDt8G&|{yMz`gjO$s}A*@D#
zZsfuPZ$@TbJ|)LDfNlC-V|;4H@ApwN+ZD)K-?;-`tEK1d`~S^VFd6c!_-Lk9`w%9k
zA6lA@ieNju_z&qdhrTv$w9!z^W>-87c|^!H-2$>#_~eNK(h$6lTeDz%$II4nKI43T
zq>sP$nf8Hp(He0u1{F=ef62ET@+*$ZD??s*;h#A&i&lPX-o1h69$6x<J+PI83%!Xa
zATcG4xw^C-RbI)48~-7c=j!}TjV#Z_|7@Buf}eP`Hs6U-Y(VCVZ+{vmheqG&J*ZdQ
z9y|HtBfC!B=!{+UGdEtlFUd^c2q^lS>+xp;j80K9L)i-BEc3=2KG<HDzzknwJX_zV
zb}~1@Ka1<biRLv{SMSa3T`=Jxj2V)jsM~?36Ri1W48RpM64;q3?UPxV?w9`N=GH)Q
zB8uL|JjPFYPx|n(jVK9}!SWvCd+b1Jb#3T!rpc`V&v{%l!YB6I;cLH(Zr1g+u8aHr
zSxgm1;x%RDPvS<Ney$O%UK-^`wUP;o|ERal|FrX!a5`~T;vmJBcs_}eL=U>sprGFc
z5w6TE6A^6LMOL)71?+mB8+CZX&bA5T0P1V17+2>8^97|566G}px6TplZ$f2!aozf<
z6IYTmqD@CXxRjiRbT~!s4S9Tyl~lCvoyxFTBd|!S<~-tYbYGw|0k?%nTpfVv-F>^_
zj6J#*mxEiFy$a#kvKlL%@#ONsKi#wg!2HWXpMA-u0!4A<9{6d<x4CeCDe}yYsJe6>
z1e)?Ql>ZOGA3UnsI;9ooFxnZgWluCmJZf-4-<0YWLQeYl(_lh5g2F2I_{<>6#RcK1
zdZX`X+=UYtB$}6em+6(CmBM*xloZb*K-M78rK`CKW=QhW_NA5qv{dO`lMVB1{~W&y
ztQsDYP|b3-^7GJhm3&`{lXE(gjbU?c(9-skL&OF-)4<}7sxl4}A15)nMlY+VTCy7F
zLxtm^%?9vP4C~Ov78YZ%u+{BmTk?H(9^oB^sxNOSLMvgYSrDBZ2G&zC>!<Qk<c%f)
z#t}VlMA~MEL9Jc|trRXzEilNZOkVPP;uH(YWUs8S=Ix{mYW0X+wH$Hf%7+vI3MRXt
z2J+pwCSK<e)CRuPYh_*e#O=&vOww~|3MHV@&yZxzgI3gHR)HyqaMTfP=4pGC)_W&P
z<<e?iX$dLXw6G5#r41Hyl>xqC+vo#o-<q_)azWt&2wKJ%dVof5k9YIu-WbSK&Y3xl
zZA@F)O^ZgB(`Z1Du$Q`TCD)J#DPOpv)$yqdE{nEh6e6MwDA_W_+?WX|PRaPY7o)ji
z+)|tc5UQJJ)3=LJT%%wC!R`P_i^0Vjl1ymi^L=*n0tX109Xiu1G*FrmM0ZuAFSFgt
zySYp2r|VKP>A6Y`cz>UaSTKjyMV3k{2xfwl{>}@!E?2Vg;jm6LG+Y0M-k$3L(K*pT
z3x=nBPwi~giLKTw;Uh5jJ85KmY_ECvVUXas4RP#*Ts?mTM5RR)vp^OCU1GT~xdL*s
zO?l*gxVc^NL@$i_#Q4EN;PO;QTbp~!K!)5T=>!>W;=(?C>c+hpS!b7sl0U3_tmeW$
zdM3K~RfJO=Kb$$$6V@rp>X?OJ@1V-kcjA>Kou<tJ%o)sFxwUHH>!^}*<-yOOMl)d{
z#DYkZQVtncVbuQ$Vuyg(k3JlH0*UG8*%|gO{}EBPM=x?eYS)aw?w_qlo{>*uaZ_!+
zVoXU$UzHI6SVpPBN9*6q@eu)^MPWk4ICYim`xgR#v;)u3t&`|YhTgx63x|Haujff2
zUHmTV@O?SMpXv+d=0Y-AI5UMDzcjH0=cS>tHpVwRBg7yTyEt0~Q53e$tU{*k%)0FR
z<u+^eYmM5}!pj&@6IQ)O7+vPHI4hbxV$8CH+>x~Gxk|kD7sGneT^Rd`5}|(Pu{bzM
zGD%skir_p6GqBus$WqQ1YapC_5xc>8e65D)arXR3#hpRZIwK>VcI7iS_hU`ZICjn!
zGi)eW@X$qx!MjcNNHf815zCGFaNQM0Q`6RAj#7&H2W(o?VtG6BBn+v(+Jt>#$TL$Z
z9GzBkEEZ_280v^+@5aB{B+dAQfKb71P;5?dp3}UhT~C*5dAIsdBYo~aIq4=2DhhOY
zSyyKMZk~8;_(9LklqQf}v#BjyPQwj|BvW4dwc$1{e%}#^g^`qzL#JBkTf2x-z$*)|
zUo-G5TBf<ne^VEg`)S?9&Q8tUTT!m0?Xg3q*hiuN8K11f_nlk<H@D8p_%>+ibCaj;
zl~)igSkDPY_hxr%G{$~$SN$6hI#f&r$Ew~mZqZHAFl#F5etZL$HdmDwW4x!(KQ+4D
z`^&`&JBS1IQ^6~B1K)51q3?3Fuvvo$zR!2DIyML8w27w1`qdOSVyM=sP1e%Lpkvd<
z0OL4a+tP!IL{R010{m~$G+UMeG`!jKzWE21jl6bPx0`v@ZkrMduzX6N2N)oSlOP;-
z2j5-~8uAa2eSzH0ROIgfsu42=f`&*XN+b#_5rXy=KlGXef7Puv%gVZY&AIS+fP>YV
zKKw5PVzvGfD6}qvh%aDR61F@olP>wY9w!w~0A=*IwW4@G`X|h`X@Hww@~KKgbLQO{
zi@#2$?xABj6mIx%mZ^XVyv{lCLpFL6Y56{CoY4#u8!0p}q|hkKIUE4ajo#mQmPXhT
z6;%~ZR9XlQuUdql0V!d<;LBORtZuxUVoE^6tI`H*W^(Q1K;gIgo`apcfk&2=j28yV
z)U}X)`Hs#fo?%E?=seEd$`l8Okf*=b)s^8Hr8|l$UtD^*I)Cd|!d*?GI^R$iWqa7%
z!!dJJ%yE}r9I?+DC9Cf({;`FhboL0jS^Fh}B6_9lA*G!m-=Jg+%nk<?4XIODnr_Lu
zN<Intvl3bawRP|;_~WW}vfR31_4JV@p~X~oWIp#Jf>pGESq1TN7BFPQ4q{kXxUTb%
zkH&mB-~QIAHha({i(Y2&kqSe+%pb#d*f!K;-ho}fRO%hULy@g;rY&p!AJW7)hM%QX
z?oc!d+x$CM<=xM~1R37xoVGF~9$9JMbE#fLhTI2hLhJhyaPMQjS;0xBZ{G;uJr+!%
zHPejF0S_A6RZ$WTL&zo-<0wHBC}ZP=B3+pE2=LylUCK3DrDO*(5>wi7quMHHD8!`~
zBUK>mF37#hwD+4uFLV8c95N)LEG3gTpN+Gfg6;~wR7A}t#)A^NF>$trW<Tu5sCQu9
zDzasQm~b$sZIF5CWVz&frN?FbqyS8(Loz$`(HIA*Oni%DF&d$Y7f8W_Po>C?@Fs{>
z935Ty0pM3I!K`#{zkcMitbb;~9viFPD1F8^KbfyfYjWOzMyVqg1QPJ2iW!|~=*Mf6
zVkO!RiQJ{be?m)Cx$8QJ(vk}xjeXo$l`L8=r8|qT<IeGCwak4!D=QNz$#^cN4UO2P
zMAME$%@~VZ(WWot6_x8#8?Xa>_mKI*2vup}U5Fx4utPWT3CNDD!qj1KNWWA{Lt9%_
zGrS@Qh+3U&#%85LTNOJ3kk?-`77%j3)+43Q!5(A1%(KfHBn{xZMT<Z<A+DIU7S{dg
zW*e>!bys$%5Y26huQa-(BOvUJSL*>YrtDk@{l5ISgoVpW<z%In(4*J0SBr6GM2DZl
zN0*v_FMR=#+=E#?4>Ugu8je%prnnpkJe3x1)YFYgeHhzcy9!`$=bdGY<!b8UGPvx-
zcIDIr)T}#b$jfIlfnkoK!z@}foS2l4r>5oQ{xj~=wMKuan~9?ADG8BOG$7uU^eW<#
zdmrj9b(3Tl_)uL9Z)2y0z;+|iQFLY>1!e$tb5~{w0h1ZOY?r<Ic{hFNt9h&`h7?cT
z(Hf6d6Pw2NDRspLy{EKWmz-+M8I=()P=JFSchYiYyBuV8rV*i@Hk3@MR4wNBa@t?i
zb`uIyr)3Big`_-yABE!7LUJ09U0)WyS`iL3a>9+$8O_2;BQTI=-MKjM=YFyaGSrr;
zwd1FXFw_?8>}NZAh@tiFP6`gvl#n4QxgSURSWrHVPM^_go~TqjEMLquB^Qh$-H9Mp
z#^XMAt~O3xJ^uBEP=?%R8es?&If5Lro!!YH??tgrZ$QqdrsPRoH@j$0t^Mvse0QPP
zoq9&yw``RDy7dBYI~!FAgz5*Cx&P@!y)Kv;KEIWU4i>?=?xO@K8Ew_jAtt~-_1G%C
z$GoUhkt0GXpaC1dA-Ga@Tm{h+OZ4=YeU&lv>lc}sW^9HUmVptOb-5>zH?}>1dG2C}
z?e~9+!p%m*oeTQQxvv`Q%Bp;`Xp)A`gG!c<gTb<QPV^2A#wzlA4D)4m9g<!h#^7~7
z=>6$zV~wXWEUm0AfKRp{V!9_~1j`(V1~YwG(1Bj-dWGV0<kQq0bY;MRu@tF%L1H3O
zkgmu^@ewtnCJfxni@URZ!qf<gFUXA;F=x1QVwJRc@>*!L2j7jl1Z}TeT5H07bR;R4
z7A7A9V~*1ig&(Sj!W3_Vg_f69A!4Z$dS8=4liwKoPby#p`RO-^;B#&GDULpRZ#i>I
z)SGx(5c0zoPHQpi)V2?I?MM~*TQ!_!&M!n6CQO>b?kD-hv4}2W>$tuNTY3LdxPs0r
zRs}-^somnU<9wR8VfdFZ)YjkTYb@UvKr0feHIHCR5_K;j<B;>RjhA{RPiI#B+?aua
znxg&Av>$?x15&Jxgs#VIW#OZ>!gVgq2hM1K3}1KZA6Qc>$eGj4fW^Fyx?+}R@CF-^
zf2@=_l>2I`mwdm=ZAY!^W)iQ61RxQtH6uU$qT+2|@=}A@rC`$Jz{2zYnEUIurr-bn
zA0I6(2+|>p?rtQcyJ3VhjAk@~4?;l3XhuxBYxHOkq?H_<(j8Kwh(14ifB%WscgJ!5
zv>$iuem`&LdA(jPB+*x(*9<}H3KpPGe<U@xsFb3ruFYRm(JHDZmq~F2PMeG}OL|rg
ztKnZKD54Hi`L?!VV>=XhZ&&*kN2eG41Mk}%+E_-bPJJFEg3#vtNoqPS(t{&FUdcj_
zJKPEU`E_W`0X(ui1an`}m-me~hsozWIe#g(W#T1-r*f74RR_|z(;}MCW?Aodn@F&$
zYuz}TBIYms<>H7MsW9|XE>4-ZZVwh~A!~DekY2%?f-hF1z*GOM?$-K6L9dxq^1{=X
zUXM<~A=B{ZwdLw+QZ-eLTw4jove0dR*X8Fy;*M!43suoeIov~y`fW~y9-NSTC`>mX
zQ+wNLkV`yo;t-J$e+9MMYD0G>5@1J9+*KBWRavwn+OhnwDyE22D&hX!X+#aCemtuL
zS7dGTgGUt--G5A)2>G%44@@)gsl!E0=kr>^%F)L(V!JAMx_SI~Ad&c!5sG0)zYPi#
zSGgSIt6}RECuS7&@IXNs)t{b$>ko!6TNgVtxl<Yq-E1pte$&67{1H~W7TIm*VO@2|
zx+?xH7=MH0XHC6|I%X)uUAh5TPXCnE={c^zCid+tqt=#lL?5K!0gVLDYv?KvDr8tk
zYt8$-dsi-&X`_71yEZWxQ*TDL;%>E=SYaqN*mCMrvoXc9`G+%w-A1`RpXNLIT^EuX
z#QG2Q&)%iqdzU{RrDj!6^T{HRL{N>-;A>n<q`9!>aj^y8^|C=zYb%;c(KqDjtf*T=
zFKPFn+`USBUd&G&H$!;0cV=X5v;=uZ9#q|bLJlB<@)*WKdKfa^d|%_VR*Q1;xI2>2
z>R_}FFtXNYbAG6+4sOs3Pd^W9%`V6FmXG4)G6#CsaLG*vOa=Di{MbNj)fPGywT?oz
zj?iuSi_*75&kx<)FrE;Zj~*f0UN{FNA~5sUBL>tGf0uto)~u7bk*9oE_TJlc6(Cll
zkIWoxr5>~GY^2ODk1kXJnaglCmym^A00XtEhl|V6O?*pPf@Eqym~|uQ{175tK8nY$
z4?dMC<(QZWFh1uq{q!a=MxEz6HugjxfTg4ugGdm`s&FzfSUhU!aNqXsi6^|W%J_Gk
zl(}%L3sIVq3pSzRmhQvCOjYVtc)0*xhTi8EGE=JTqA=I?C-$AO<p!+`BgSX%oeB-m
zrM(;M0hL)MuAE6_o2M3Mc;)=Vg`L|(r}tM_TVQj}lTGdFZzPW0Ntk<1aN)}+koz3_
z26>L(DXIIfQLy#S%{R#Z0DXBOl#yfFw`InV>aOmB2HvrFTah;keAr-O8HtYS7^o-K
zwB^#uiuy}UG_)zKo*cg_{$hyCBkybkCq*r+O1Y(@539~GFmQWW8vP<AtZGE8F&umJ
z9}Yb;$G~pO#TD75f%Zys9;ZD6U5&jB+8$qbw?~K1#d2`WqpTeC#>`R>&sV*KX07Xp
z3zBY_+`HQvL|iXpv|?Vc0Zq$hr=Hx@oE{^H@hD-g*GmNcbBfxmU5V#{r42mi=~mAZ
zI8Q!kP=TQWv-^p9yXHZU<~JqN3pS83l*bX3n`gfB$eW%QnV>bbkx{tR8k?Lo?F`EH
znkDvdR)DoHlWP)CG}?UW`)&PMTBKf}ajIk`wQW1)zhB>b<BhEnr}aESrBvzRk3Fdy
zqhWhB^?dH2Ff{kr<Pr6S9SNGfsWpYEKwYc0QBcj<?b&7lbF3FzGPP+`-^t_sa&|PO
zdx`OTaD{XVMU2(PPcuU;g{A;>rDsud1Ej>%C5aL1t<aOh_0vDrMW4Va(X)TRx#zGs
znUOhMN$W*btms)dL7~VHSp0X0Txq?(BHt3j+iT9UT2UQJo5>j}QC(Nzv3!k}w-e8z
zF$e<<>=yUZcG~}c7*<TSQ>PHp52e2LJ^4EpTs4YtUzL^w<7M$PhPv@{?@J%{c%2%N
zc05-=k8^Y!0T(dvl&|>H7o*evp1b_OICmOf{#&hlmZKlQsI9bNyWjvP<h502@G*@T
zFxRgS`&(pfQ++)Dj;@g5$8_1Q!n;3w+NKDz4YV$yh#Gyqc>O@+;FzPn5+DQXCkt7q
z<IJGBTzR^ngqFpNuVvByz8)2n{Q%yC17wN$1cV0ZrO|hWT00Gb&H$YtR$O0u!U4Kh
zhLlt<COGoC>dwZxb9;)u_B2Ur!<~;zc8&uauSF`#Ll`38aSX?Oqg3FPX8ogz6^n>O
zwi-mIkOqZIW)(Mnn|f!)J4Vh#E|||@XOXr^t|e#T*RX8RY-vh~4{pz9qrx@2C-C7L
z9JYXK1c%?bSM$9ZzOW&BGX;1qQ$_BvCo5nt5B-=5%1z^yWJP1;2Uo>*255~+SEi>V
zR2W)j71@FD0hKSeT~jL4$h{1oU6OK=@8|<u%b(5k@dgamsKh?higwBe)~a@~j;^IB
zr;ll?RW*Ha%~X0*9&%Wa-ccbARhP%oQCd(Lk|$CblQ+@4JJZf*K@>*GWwSH!?0#Cy
z!q(%1ktvrSp<&DrcY^+K6Jk=IUXy5mF{O@ijK7j4q@5c`u~g<XgQDAm3dRf#?&fte
zqDj)Bv`*Ag0RJ(n(NR1;#@#e*tq}(3fCgP9K<luIISbvp$jZ=x(4{x_SLx8kbBL8W
ztRjY2@y1RGY2#Z2jr!{mn`l;{!~tas^Sry<10$L=2h}%H3w0MumAekHDOsPuzr_Wu
zqHr?NQ7@%I=BAheNfcfPh$ex4O(NU*o0R;bFY)mg&KENi3JP^C2<I5#^C5Spla)OE
zHMaapK2521ys-aLpG=Kq*y43x9DB^9_L`@+j*%3uQ15l4_H$ec)q$DX52CkjGIbuJ
zwx<kviGXbjgW?gYEz3^t=EBM@8Ap8owgAM*c?HEfSw7M62eZVil-Ij&UJ9QcGKgiU
zYcZYWb<bU1ywa*nj*%XhSn#MTczc0I4Q+ZYJic3b-SKgM35i6aY4=1LHmXOw&pBu}
zUtBDWy}+CQ;y=x2K5v{H&$zv8A{8UR_QUa1{TkTi&{@65ym-{Ky73hlYM-}f67#h@
z+UmQVIVj^DQzY_CT?{9Uyrjw?05~jPZ?Le;fw!MM)uFf|;Ss6ZMoWO7OvHcMon|wd
z&wOt^^vM73)q+!7hsz6Xzlv09uDG_;iwjFN@lR~iHh;{2elATVIulXM33X0oh{YNI
zImH*u@pZWU#~CwV$)z2<%5mu^|6I+yo3z$eVaOkt0DMGbN2;L`;SDQ2(aFQNAVRl;
z;nL^$e6uBFW?_tGwHq}|u-T}x^fLot{jRgjE0d%eHaTZT)47fEghs{q9>+`niI&nq
zF__|i^q)Oln|E^e7hpS4BMcwUEP|a+Deb7_bRz)59xXq3HX#8B!!9J-xdV?4?DLfj
z<9s5}SQ1Y{xvq<bF@c~$rYW3Abv{;;{K38HSwjeg=5vUFwmCpjvlvG1QD@`jsW>-K
zrAm<>RlL98mZ9cxd}=CI8#6A7b!D|!)Eb+1qKeR>)F^K@q=OrDRr`3^vFu#fdG02M
z80T2z^{&1m8U~Q@_5AX!-Fka+E3hrfO>6NUwLe5Bd9MK8wl520CsL6fpsRaGk4uZg
zuE|72o-J3&)fK9m2S0yKSw_Hx@cZ3;SK0qA7-`bK69{%+;`#3#Q_t6C{C}LsJdaZd
zOrM#`hly&>@5-vVnK3q2Ka6ht%JQoyq+8skouMNHT|_^R#a^;oNQlwXmG!{_nW(Ng
z)_|V_(+C?)(NFBmrD-ErY&3vu94^ESLv_;Ax4}!bca4L6j@Fx!(r#;+YB#Z)&FJ1I
zlPnsMGy4+4H)j!Q+f4kSp;xfW7*>1&c{0>3OJY5h2c@cqRZJoLr%#n<SU_bjST@^b
z5YHcRll_C~1E@w+^xtj#``?YsX3ndp>b%_7<j=;Oxjd8gT`85m_b5M|$qk!)`m@S0
zW)c-yH~)`2R7!L1<!U`Av7g3dSEG1OtfO;q!xIyS$(9=#XK*m7{C{N)VbXQA#lxl#
z^%oNTj(v5?fX!)7^iNDPRL6ul=w>B_T;XIc!(#TG>2lMqV>nOkKE+md&DXC({V^i@
z<e&)Y6w~*eGL^is8Q{t9LfUInr7yq*Y^SpZbTOwQKwTMgI%@2bHC!(a9nFsW0nlhi
z+`bpIy*<Nc``XS$7f;c%wNg4yLk9sWtZyXG^o27i#<Z|TS40jovMkjj5pF;Xu;aUN
zyn=$gNJ+Xh8389MPI}%v`bF)baiLmA2P>nbbbS`S8z!Xmj9>8Hgg^VFi=EEV0AOaG
zI)Op$$LcJ6oea=Ah^X}-)K{V{H|cB9)4oa*1yD&>RdWf(1;w%dZjLoO^k<JKLj-M<
z|EMf)i4B`L=5En3c~fMpW2p=7Iz`QqzG8=Vz2BiWvqqZ62#E|T@Um|p2?j0>q5_OI
zMb=}t>bozbFAQx)ZHb-Y&a64R8E;$#7P~uv=7HHGWCv%~90t1cK(jIJIX<X_jjsJc
zsK0VDke~vrh28X8XwTFI6*!>}*C#CyuFuo9R&#>y)*0ZYlc_5+n#Z(O;W}2TGJf#g
zw<xf{MY)-JirdEz%Ed|KGsBSq9x21c1GQox(E#WzS8RrCiIr$l2TEhX^n!wJyn6CI
zYWzftfrnFV_SzWu;T_tmf)J`rN>V7JEWgkbFI`*0qi&Hu55A{xdA1pApb%Dj#)bJ}
zkkJrl#;6c3|IaX4JLt-+BclI~XS~*=g&4a@d~ae8DU5@etsGjdHVBDCqYS8lUb4&{
zgg{ruyDC8NKD|5PrqOZ=icxaXGF{Jn{X4?1AbK}SkdR*b8sP;g*p8j{fMqtH>Bs%E
z2j3EnnYi&a12RFcRGd37siG+^$_tq(&#kd$EGj98)hB=EJ$QA->I#IgW{3Y4cO)o0
zxQJ4%JHm;H*9O^4pYO8A#)+1}t_7{;eV5)|oHBlkI^%p+`sH$^zY1|S6YmpPXO?kb
z>L;qe=WccBWYiX*<=DQ>eD{F&!#dN#=RFt$M<g1y>TIYUVK2O4GfFW4$)hds3wSSl
zP*}e^Pi&v3igsn{HJe^yP?>$(sg%cSuM=nqh=c303A!5j<{grc*doryjLa1W<y+w$
z$+^t%I5mQ6v2ZXlu~)5LtL`+zMpp~>sq36i)Q<*FKfrp)j%q>B^aaIRpUMt_2&~{^
z;=l*cf0iG_)w+$-kN*0PaMNKB6o$Wo#IPRvQh3I8CQsKBU&k3NWja3AxqYhs-G?VJ
z867`=6K?Te$Tq{mpS-6!-m@<jKleEK3sG$%BB$e_VFD@M>Ubo=o@RIN22}V-Y>Ile
zP?z!q$dSsVrS{3t4Gn)#q$|&5K(F{?ewvbLhCY}o>OGu?0gE91WXd!>O7XtCW@AdZ
zQu5LzvvfDlGeBHMSWam6z8c6PQenO(Es<>Su4JCZaWg-+QzOgS2UCT`xEB(U5-da@
ztJQW}?MoKz+sJ*aDLH(7vENJD@U`@M4{=uyU$#-Ev9IrzUX0T&Uf3O~{4<g<tM5k*
zLg9zuRQDD@qZz8F7?G{w4dogFwyvZXeVqOS<pL>f1$wMN)mV$b2Y<gF*~99<D{DK(
z4l&yXd`$__V5RiqHRgwC9sd#V*8>Z>N=xMf>m%CT(!58+fzhE;AM673<L|Vm;ETT7
zwaWfi8|g;FZ=Cq~YDH!zT04GZeVOLGEt7NJQ(QdlmQVYYc;U@I3zQrZy7WA9T^4k(
zkBTWPmN>;2N#t#r>McY^jR{f&ae_FTYVZr@v_?mZ#!}h7j1o)vZc)JXw_SVbRtjHs
z$Xhqsg(g^K-#nVU;=(ChBulPnuZu_<ReZav7}KZCw`%f`qTO)QA}f>-E@or!GjBQi
zLCkKV((0+Y$3WiMJR~777wNr|NQGyHQvteu{qaJcy+W(j_S=CP1ubvMO3_c#G`c=4
zcEvKJpXsOkhCp=XR-%Vr5yKPsb!^*?i~a3T?e|xbEoHp9W!vH_m@Uu_Emrn7e0;X5
z1L*2?O5f|mCxaSKDdi72kQ|~B9o`fw5i`R{Du6Yhc|tzZ5+knm_^wn6<@t!o$pQXv
zSD)O_XOhxuiKF$qv!2b@UpTPG{`-%_^)Sp_g8X2;KEEdOJ=sMu58gKz)tYr&gX{5I
z^7-LHp`Q6Csk+D>rM8>3Nbm)S%FKlTTT({Q8dB@*!>ezmD*8uv8RQ!;?jBfxy<rU+
zcxIF~!_Mdv#()#hj;{~c24L4#Lp|$+NZnr|1QRJ$y?uHw{-DQ|zVj7Utm7y~0fcJ-
z`+^P3VLCEgToS8M1KP;GvTj@3hNnBN$O-nM7f@4pS?AfeoKDD1Gryhy{F4FeshZ;G
zRF#kNNN_ka9ERP=j5@bKGRlV;9T`{fq7T!_GRrS;c=dv^B^{|5?HB8;F`!mJ9njD7
z=**GBXtQ;>LQC0-g!Wjb{PjB-@tUQ4KR(3aItgdC{2o-7ax=7w`85$fPWqK$OToRQ
z(&48LE(v}DHixh>cbVe5%Iv#6DjQWM?Yk=0`*Qwg6(*zZOo_A(q2;vYA&iC<0TbmS
z!+X-j+a>pvjRZ`QCjs$Q4#@y01AEHCC8;<Hu<`|SU^hat^5njsu06Z~*{hT(ZuB5L
znPO!v$`MC2J)=2fTqwroiCwwX#3DdSH0&|8!3r0)c(xxAc68uqtnK+h+yE`s!QaZ_
z$>W&UNK@y;Vg7U1GJQQwvQW-U+JpmnlMtUOMG+&O!HUj!=1vLTA3QKo@O5k<c!j`?
z30%K=V&Fe2yWkL3;rgmaS!PVU3`0s;Pif1g8<B&-WyyFjv@q6VVXz*6AVW`mYa#BV
zJQVWWK%X05od)($l|s;`sS-V+GR993psATIst=funEw@`L&}=rGOD3!+NQ_do5Wwd
zhYEgvfl3gHB0!lMR`Aixj(PiL4`6qaGyFn&Z^PN%kM*hUy{4&X6JmsrgfzZbLe=<Q
zG6XPv1_gH|<VjZ5^qpgb_JmVTTbn!K3wgu9Kjy%h!*8%#L<JR%ZYu>CIDtG<bQrv{
zl>8q+P}H+@Ub6Si(%iWlJA+Nfv(H>x5>py(k~f!R1gH?H>@BZ6pO{t&f@G(gtoLT;
zMy*=x@sNdqo(0Z~O>dHnF!o<!BSHPN*Ce3VA1?1s1orHAazz+#ZT4k7^>T13j24zG
zQ-;!B7x1=GBXrDlJy!EawoU}|vi!6pT+u5V+D&_>9t+(4?&CAaAag&fd@WpS1|Np4
zuEMw6r$K)`co@G}O}U5&>rdR(@%>DyG7WZpkns5{7BH|U(dy(C!(m_A5&r^io4@F9
z3w^m}{U$0l(}FTg;D-#*?4FfgJsDFSTU(kv_}RM-qf~`Fd(VI_&KM}c7t2TMxu34;
z7cR^N@bgPK|Ml1-m~B+1wDR7#JX)(CfiUiLa^|-V`bl;I5USujLX#1Yx11IwI^97T
zM;!UZ-jpW!r+vRQ<+FX}MS7dE^v*pA^Zx1t{o$UlX%EBbI5F1LoC*Ufj?7>`o;-2$
z%-Cq%WG(riI+2T8MK1~jV#g6c`|iGKI?l10;I)JXHxOourhpM8n~DGt9=h4%17kk#
z7JJ@RCJx$>qm-kkWf!tf`t5V^a<^R*ZzeoUncDd`HLAY1^j*{&cOLP})DZ`eJU{PH
zOO)eH;a<GU3q;32dI|z=@^@Q4`AIV_i~HSOm9#b*FLlYc#&a#zDH;HbGjJd>RV=yT
z^d~S=^LWw+S|uWaaM~RWs^!;G+BW<4i=h1|)@!K03MTtXL#`iir9QAPE`*=oJ3nDV
zViN3@f34M|oSK7f3oKCI)9cjob_vag5apW(YtfZh3uKyb^VErHn)-!kSViuArkshv
zoX0RmR6UwAjrJg?xYO_Ho(3Soe!TIwozeLwEq>&xHs6h_R!$%9)!+6nG+eb$ypx+^
zWdhY`OTF4uNi)DOUjoucyoo&MfeySapL)cK|1RV)ns+8gp!^_uPP!|((V*w!Ad$=z
zK7I4S(|8Y~LxG{{`pR*e!*-@v^{<;ER+N6fn0SlN&!r~-Lqd%7fkv%O0A~{?m8od!
z=Wo)KvtNVIChY^~W6#@XVNvuo#CdDxra(7zQdjbjHysX2aaxGmB~_yEu~|;TzePg~
z=a7;o$(y~35z!+w1*4z)aX*4W-6-tFe+;6X(p!7Ovw7@nZEN7dP%2}%sb-R4c(K(U
zVfYiW<<n%$R!>H?j|g0rtY3SiY?uutIMd;ggZM)|6xDgGw6-BU-;{Z*;AUnA#4Cu;
zB7fxV$@nBva|FZf7k?WR`7Y<1_OzN_8rgh3lJNI`&fxJuE<-=u?19_Vslq*nx2b$|
zd_9`8W>WtW<sKDIUnV2h<WUNve>FDgA-N}WV$6t>e{0yT)$k!Nw~T}bIlwxfL${lI
zmOlp^^f3z^{*ZES{LVa88cABtm{N-P?MQ4+#(x^8Lze)-N;j~A|KfudWWAJOG$s3_
zHE^c0V!N@aCz9%e953B7z+aytk#b8nw)Xqp2NWO`JRyp``B~2q*Rz6>5r8$e?jKRf
zE0Mt~kE_;-Gbl-gYB{>4l0EZAUu%Q)MWCIh1h^)W`;X=?zLdF$=GhpMZJ1T1O3)=C
z_CvK4l8o^N_o0wzXj;^BY+hjnzIY@5V3$fQ_=x%dSxoFwl&A;b*|zcJ9)4OHfq3k~
zoI?gvPx!6Ti&$*~`M}D|?^MG~V9aSvO-T!{r^GD>4xLPmmz(YO@ymB`jn@T1p!Pgj
zq4A!a1#`|%Wj4xyLjHm>Aar@Y*Vt5?#<MTsYx#os<T`LxUV&qwRC$nkO>JifC128Q
zCn^ig8C(wTkVKO>>J5>}I`)YTEp^*vzSugW5ymC%bcy%G-(S@piwW&fS7f}_D;WMU
z%50-3G9ZE4wY3VecK#g=5#DfYeb00DBQ$43PoYTCkF>c6bmWks1mNtcR@G@Gy8Na*
z<pf0ky8@<ssk0dpsE@OGuI2$U5a{ABt_z~0eruS1S-$a`-?N{GQGQvJ_NBtKr-9~N
z)dHt!BH_LCiM1W=kG)eGKsQs=zo2uBSGC?e9p|80KDgd3@c_-G#w)d$Pm>S<&|l6K
zQMg6-T<{IH&u-`Dr2J}FT3Qk}#Eu>Ttw;kfh}-@B%V2Jx6X^JdS_egR%1T|4^GBzB
z?1uC<H<XJf2-RNT;~Zwe-VO#G0Fz$S3)k?QDbf9`AFQ{OFSNS{GFs&Qsv21iNx2@(
zf(5ZIzb<>L`|uSPW?2L>&Pa?%_^jrOTL&llcA@u46V++b&2g;eb}XesR+#F~31B+i
z2mQs&L@sZqGvMQ{{yz?S0|;MoY{=lEPrn6mW-2sKZ1pH1ujNgu-8Y0QyM38zGZ)Oe
zZUy^xbUFpC%tePgXls+VZEbfbKW2pt$}giky5(O~J0|rs_}d7<+SbPnb-a1h^!;tq
zhqY~WIn?Ef6i*RmTLmII)mCKwg^QSn7=>N>uAaNiNiz7ISEK)$p{%*uSUi$uXey#(
z+;udf{`Rin(G1BFdYJDuEzg??n-?tl`f+=)+3nT0S~2cB>YREJs3-#)>PSzDk{y3_
zdUM>)SgYFfsDiQxksi9+OP~BzuXQoyqyL2XO%)wAeTO_WECM>|NKJR91w%k;6l97U
z=BEIP(hv0Ky)2GzN^Zg$)Ytzyrh@Lt3D={28q{gpJ$aKks_jOf&e_`O<oBqP!h~1+
z!s-zDJLAN&=A^5TA*z!R(7qHzQvhMCDPOqo=aUI7?{7vk&k(pJH8B4Np5<rRblaPC
z?P`K8=RN9{*5EEu(E?<q_Vnd5wLj(m15jIwhEeRLgw~u_Xt82_G=Y|chKvUnWm%ZA
zcIO*sH9B%(t>7`8Exu>|_3nJ>TY&K2^IQd43-)a!ols-?iVICX{m)I#Ij7X<o9Yvr
zUx=E1%L1yhNGrj{8mnI+L(7QD;$RSH*g4`kUGtm;5PNtVt56HO|IPLCFq6~Bg**+C
z5*&Zg;C=CLhCJ{2@0glABio;KPMNV${sUtne^h>*TCd;k6bSzK8&Cf0-}8x^Z=A{$
z?Xn+ODaDe<(z9r<Wk-3(PeFK8MyA50P;S8g?YjSt7b>K8&31wq*@6oel&o8S>`fHZ
znW&v?7%AVN)_y}sq`7~-QYE(~0|A$3V*(TR`^Hdk&#7{GsIT(1#6e+A>5140LILJK
z!cP-IDtGz<d$>P14hKth4=0Tp^UQ-^mWUHk0Dl|3lrWkzGv%#jiZTO`4PaS3sns_=
ze#EXeBPyX{D~*n-Ed~?={(m0};EjBFMmXYLw7y@YGXK6K`1|g?8z;sV)dl7g`bG3V
z!1AH2))rVw?&VS6+vZj&5@FfL1(0p5{_hLh{?rQIIL<yseKsoUvaUgu*xIXC-Re1Q
zf-k$*`OM<fccxxue<P~KMvf2pGI<_(ng=nho*7q`)+geNjJ)|hI3l8ji)DPlbz(EQ
zH7vs`rah&7s=)-V6@|Df+ixfrH;?tn^|3XewGNZjS@%iie=(hO&7k4_s?@Pu^7OFG
zaRpvo#y^ID5|K1mh6uV)3}&)`rTN}<H<}_n*1+gY+akr?4o{O%8$i%inTFvym`3Dr
zA>19k$HLW(_2h-wsa~WbirIJ;DD*}Zvko1#?#j=!n&|x?ctil&s;IUDfE$#bO;{NG
z<b(tSTxgCFK>0;V0(1t%eMY#pWGb;mj@Ukpy+?7*`s=zJG1ZXROUu)T0#iNAjG$@U
zOxzR<_5$kod&ZsPB^vD5(Kbo6K0LozVd$nIOx6iY>6v~g6||h*tb$);DY`^+2K2Fp
z)R+Zi<A&sm8;}07Jr8e1r_UE=4c_FxKs>iJr>o*-M-klDysT3u^~wO8fx3Ni*uS=D
zb~3}=-n4w@o#2JNTYgIgW_(vp^b(<xmBBm67<_7(AC6;F1$)xW&OWbU-9t%@tUa#!
zJbMb93Y|%m$P@A*vxJL3%+Yp0DnHjL{Qc(q)b(^GDh+`cfC7ztGX*fDM~V#3H(f^g
z4L`+vxhO{3=*LaE9vtgW-9)MJ%VNY@qxEIuhbQvQ`_l!t2zQ&C{5;<A<T>M1cvHCv
zq(H;42oOiUv-O`+wHLt307(zx5lW@VZr45{(vgkr>U*Bm4KHa0-ly3yzYm%?{-bJ+
zZe(~qpfo3w3)_ntzWfV}P_&u&)ta!H4cf_mU*yc>l&>8FA@fd(%MHl1m<qKFcBr=g
zcsRl2aak}4q_?#bHez93H2<O^ipmdqqX(`DnoY@Cl-{0yOwoH~l!7s{F(RX3hh;%p
z(k>I_%y(s1CKmMGRQs*0m#S|pMAtheMHNnWB1`KwdD5jE+d!8#&bk~rBbd!Hp+=_g
zUWM$}w*vhR(H2|WmllvTQvD>ydj`hZvr%4?f?}TC*8LdG6s2u?#O6_kni<on^LYb@
z*3>b`GWP~g)5#Bu&(<!vjAK$n9%_M;_71TT$vIhUz-^HyKd83K-c1*@RFx+zH$z*_
zx(u!k1(~~gYOXGj>|3x05UU?($`BApEUVHGtqDx)s#BVxj#cNOYK}0nunYZof`TvA
z96eYTLTzVB)FuJUXbsh+?uHaK2wlTLJ`P{&UW%SM@CX{h-a(Z+M5HAcT}S1F8zN2#
zIE??Y{ZQG8t!DgDoYR0UhmMIyY$?CEWuIP>k|LD(?!(I~eZY%C6r1|68v%><C%9+Y
zPrxkJj2(~WH_VZ2UG0x|i*|nqUp=GUg)3e1NMC68$($)!y`qht5)9dcO4~z3^!MDE
zxI5kDxdCQ6>oCE=rHamc^-k4HQ%CjAh(Z*P9AZ>*A*hxnQ{eaFO>Z1kBJ&~<cR_FY
zg#1#<8!1k;;4czu<P!N<t^kOhESRKT&u;!=`Bjljtsdxnj>FMY8k<#UsklGq9iHmI
zg~?kR@-D)orMflF6Rk`}^YA_mhoxp}hVP9YO+%1;^AG0Gr3`&%rMf5Jt*PoO`{E;n
zcH}d^tajW~J_J<bjnl2^vH(h@@jdTha<RhBEtjvL{B}4ZamjFFt&n<rBwKF-$IL2H
zEm*cFfwe>RXNcqf0MnhT6*mnaE&^VEXyCO-_Q$y$7mD{+9@(60gg#lv3&Ka#po6hZ
z(0raKl>{4nv1(Kr$zT~V{3X^DS#0ioVa|n#1&%*Hq9NyCN7&H|VWt!j3*_~|LDz2W
z2q7GnY|xd)2I%wDJk>?5r0fPIr|`+@v`l?Dl7MWj9z{qg_L@DkG)H0iv(-GvqYK>U
zekITgYRJ0sLPBfO=i;>nk$Yw9Hec)rsiXd#)HD21Z+FBGt*wA2+p_8Yc<M<plP_Fk
zaO2EaQ?c+gS=CgKUDozG$nqLJpIOR17P&IcyjgG)|K1B+wJn=c;|*V2v?Bx43kk;^
z>%H`Jb+2-DYl)FHRebwe2=qC?#{p8s5@*30qyC!SW?7b9fhdKM1rZmKF9GtRID;l5
zA0VW<>nn?TL2T}G{V1w53UuLIcYrb94weLLC(yn8k?N=LsjP{x%oPYoV6#9<;BQrq
zZV@+=gFE9^vzp@WRk({gb4{6XD)CJW?`%ZwmA=r8V)jrP>J#UA;*nb>mZXlFL2)VT
z&v-Zmjc5{>9U^#sJ=MsX%;N5|c%Z7<S5?VIYmb&XdKIdYN{63|oEeV>KXP_{87XnW
z72T7V@{rcr92l4mUpDZpTwgsY|HjGExYW4`@>dv45zHH*ND_mnB}-ZKS+%ciOi|u_
zVI(?M+!U{VdASQ7E9+vvsmC1V9$#<*Si~$!S1|8<OWbbc?+@X@bvDi6Np|tRF?YnI
zkRKW$q3uw8tdps5_0K<s3})|&I@+r<)rI||vm5+ES#-PF-DdBF(S<7U`^yZCtG}QN
zpFGzSC$(<2yI2=SZwpgZoX=4#$WzI!;1y_E86bKom3*B^|3D>5qc0#4%=fhxqP5$X
zu=6?L0}mstx6ojzhxc2yq&n5k%gbOzs#)VL+Lckfkmth`N@F`v9cgoExY9OJ^XxL=
z3OsI&Xb-#8b<Gdo!`Oo@|1bvj-}9{rPuB~|W_xMuUdZF_tyw4ATd^xA@P*xlzfb1q
z1S>B6c<NAll5hYmfw<fqy<3*8yAWRNH}1hvPr0FBd%Lh=XAA)5%#ME^<cXiMDTBjE
zv?u<FP8<!=oR+(``YOeH!1SL<7exhT1MPFy?GqO!t{4#@^4i4wp4(x;dD0oXPr3qq
zb;-|_!g#5>M<wOV{#Lbf!Q0jHh{QyCTFf@*C#qLdehI5ttMWIcHNhu$u0qd@>((_d
z*LdIDK)^hdE1<KzKi>U;KM6X%47E}EDl<Mty>Gt7+u4#eT#@%4H3tfXA4Rn#;6j%u
zTM1qyUvCwr5#;<qefwocdlmGNEjN?SEByjwC$sc#*>8@|hv{z}*B99}u!Y-$$BmS_
z1G<|F^mWv@vaqT?wBg-r@*&Lr$+f<{LDALpm~Z4ghwbsQ{}?CyM&{4Ni5<M=SCVBv
z+K1%lwU(D5hFpex``R-z(U--2eMb8@7DXe*3zng)4;W#Lp5l}{%#p#kHVd4h=qmQa
zzgI{HmE$kP3&3)V0471z7uj#`0+y@m3osWumK`Rh<r&SAg5dPuInOZk^F=S$=T>Zc
z1is34Av@I_HZkEuSI8sY@nC$M4x|G|Fe&^}Fr;~gaj`&@s<$geiiMBS?5uMB3hP#2
zjqsggE3)zr_4pbw$vtz{ev#mZI<b`q>K!J@sn2bKtXk9}QR<#0OJ4lG^+K1-t47)p
zMMBzd2|N&L-xCDvGak7ud`?1|#ued7*DPZQ@5*$+yfSKdo^~GKpIJ8Z4ScX{0E3ax
zEQ_kQz*$*HBgk74H`Zaq0vUY+wAnkD!xQEHEE{b{V$1C7bP4;tH#)Ja(5fzjkKW9l
zJW&*X(g__Ep8CcTewX`x$^|Sj^%T#fh^Fc4&f=5Gq2zJ%;^rz=z-aVHWtY!?@OjGz
zQty6m^G&*Rob$fpvv>pj`{{x`{H6O`nG0T+3*Nx1cu}KxgGqvd9=TV<>_?mGH{KeC
zU41<+o=JHiFi~kS|8Ry%HGrfr3Ls||&W(g(nj}&Gx2rMmSI~BDDZ1_KipG7(P$8?e
zudlpW7;!KG=v#4o|Ayy70&!7ZuJ`M{Jnbo9$G^|p5u@<Q)P#S8^FbE`>WdPQO!f6h
zdS6*zl;U6KtKUj?=^D&LVvYQevb4#9v5!G}JU6?9^l_Gpj%sRZhX0SxhNTh(zyV+x
zT>C<OBy=V!vQ>dCj6H?-6LR8{df}lY9jhJ2A<I3!$j8U0_Elh~NNE3C2##~wgkYEq
zQbEc9{3(5~>I7k}t<2V=z^4PiY40P^7ZuOp*9TE?7~N|6q*v6|KEW42>*XF;OgsX}
zVb!flfz0T)3g&gym#b%Aig;U?L-$PxIpF~dg*?v&ChAG+c^?sJT2cN+IO%#ahe^@G
z5%;?Ya`6#XXt4j3T+~melMz;#Gd%(>R<!*>Gnw?M!HzDI``{EWEU4V@(*3Bjf{qc*
zcrX6&d?S6<UrFH@_pS^_x^xNaRCzSqxRW5=hy}^&D2uSyyDyXXN0&{!);6P+UucWU
z-L9^TT?nrJb`4cpDIp0K<?$a8<D#Rwv-h78W@u|Zf`;0VxWb|}Ee&&rM;VZ>WOmb<
zt~6y7xI6JhzKd_mP$g7R6=UvA(zQm^!xVUIZlRtmIVo)<MuTT2joNjwu=&N0mALg-
zKPzF|y9nC5a>cG{$EF`$r{Kwa$8?6Zd<?q%C0#2le4g$Z6F6crcuFES6CHg@SMx%G
z_R%!D{Vz|{(RP3#^^pX-V%UWd#=Oj`l$3d8`!cSAI1x7!r!BZvRw24z7)CaS?*3zA
z&3QBcFk^H6rh?{X-<-ulcd<}~#tE<mZpIKGg`mBb?Q`P(6#3!HNoSAeIm@J7H-s0a
z@JUdl+BGMN<8Bg%vQMTVjJn`vF_0Cm9zMSW;L{u(*80iEI;MXwF&x7eP}o_qLIB)0
z_o<L#FrD{Kq=Vpaj47NxX?>^`C=t4KY#i+|uLX`*i95$=Xs0ZR9g;jQ73E~fFdBnY
zkbY$~Gt~Y)oV%ji(OU(ay1KH6rM~%?k<K8-C2JltiR0O|F}z5oNg4cQg*xMr30MHS
zwL#cL!e`upTw;B8q7Qdre2Y+KyjHk>jK2(M_E$yJ6qE62lY7g$lm(yNtC`*ST;L(L
zKs3|(%C!c$PpM)dzo@XzaWcCU+}bQCC9!_+8U$k|1HXw;BM|>04P0C~%mO(gv7*F_
zo&EKUX2cV_<RvfUl8cwhL0<NF>C1{A=DnGUTj0C4(^Tnp8c5IZ%u{2zZ$P*AfdA)B
z^bdgjrZ{!*Yp!8-4M+ZjLAziih@nD4@053c%>D<!-h68Z27dQpjYKbUHZsDt)yd|T
zp=)u$%e`Y5#eJ8NwLxBmi-s<2Ph$1Bn^OFn95xLd&Qf)#j=E60b=)h1S9-yF&x_4y
zu{*Cj8{EFVXeEs|jF^FtWXYL2sM(-mtP`o77!voWR?2S6iJ&@#G2IMZ=TAZ<6G4!#
zf~%p%o|6!{JC<E<yP+@d>9|$;&MKcVg<E8Xdd$hI35?z*>QMH>GwV-t6gih(QoDw6
zcyZ5QcOM6WBiPG-&!x>viYlKWy2bqAbIF=Dd}7%>@p|k=a@LgWejfc5)p`*lm5`~e
z*884sbxB8shC}{Oyu|N{)tUPf$OS{I*hhv9_rvKaG%Mww^GX38sA&gnkXV{@3Z8YU
zDY_bT12ftIoJxbcm71o*EbN7ggf@%<AoxVn2d7va7&caM=k&7^V}6%;KStwlqM_$x
zVq?e<nx*#a_vFz#&QdSPKP?2<=m5y5{(=v8o<0kO@tq*14G$$gWN8vnjxlks-|V5J
z83UAMa8f+q)Vm4Tjsf4i@+m_jiuVf_j=y>DX5t<xaB~iHO$?4#H{@53g~LC_5i`RJ
z&s{UwOUjd95udWXxls&<qT|_V0VMR^z3*N?KLroa7ENbnu5i?~;QT4J`dHtSsEdh7
z)d)7wTgVxFE6lR~;_NU+wcJxD0rPqp47+i@s|#s)mg$jCpP^wL$ja;~<Y^!Y(R!$w
znyQv-{xN(bxf@Cyq|Jt5{?^dsyj0qwRtXlkNkJvss8qesHpLJ$T^1^p<1n>8Du+Q5
zLV`03ff5od2fadkN(T-6UMq{t9Ello@hr1?Ew}eEX1DWl`VhXR_9gzxM74gyl&%vS
z)io-;%_-H}hTse_ZL<o2)pE!5*)wL2=kb<5Z2Z%=x(FLUhw6C)8yHOA>P6B-*96tC
z`n=KS|ET8@GLjCRO)boUiRGEZ%vyDxRW_0#!$VA=$SYDX&vTj=kfG8?v%l6BF*3cK
z1A+u>-F7^0RmmL!;GKaTAIgNJ>+kR_XfHjcyZjkj<CU=3)8tGgLwKG8?=NgkU1k_^
zr;B)8jrNC9DywVrEcfRxIlx5+C&uf;W|3!=g5yUX!#}@w4G<s${)x79AxsODMfT{J
z>M)LTAz<XGK#*_dw@$;84f_3&xuEP%pLR|m3c5lB$fuB@Z<_}!eTDF)v)YV?t%76v
ze2P(Aiqh*@0B_xNht>BqPkCngz@uPu-j*yc7~L!PY11RBk-Wj*ts@?KL?sHRJ*A?B
zix)h>^3y*1M&tFpxBBd_wQJ|H-t%s#hLeTWI%b(4`|{nDPm@#K7OIKEqV*K_NgX<a
zW|m3=aZM*X%lXb!J5;jjP277NbB|5Uo&qb!^JuFVP)1pj2VwFHuB-!>@@A#cTGgMp
zpgAw6_C)LWu-XF4DbEMw7f}OFovwNN{2%fi%U0=Y9_Y2lQ6Nw6p{+`HEAp@Ix6fFF
zr{0vj1k*`0YwfMle#u{S`?<X|io^3zdt*)TTENeI;8t#UiyGOLPs5qsso)V-oS~SH
zRPEp*fZkMT8*QAz=1IcQPB5r#{<cXPPWo0$vntj;iTTf5I}RfXx!mXxhbm0|65~%1
z5b=?Cw&lD575lYh#=_e<7rv~yAVI7}9Isb5`fgdO>ZGBg!WD;iBQ^ZdU}%fkTbX@@
z>P?woWZig#g{QaYZr!g7|AVr<*ey73MrO09=2-;0lUI9rul+=74t8fzk`#TKW=R~a
zitNP|2tkmD50?##olN?S3i<i?Juc`%_DwG~AIv3mx2-^ig0Q+sKJ>Nm!iB`g_mek%
z8!>wC`a9~BgUYzpwSN!FC{}hcoE5O^cBj2b&nAdBTIwozXY+1CIA3F)>UgeZI@c`U
zIglRczv;nScN;MB?)wM+Y(D2bMvJ%z>7?mi5)Bo;<4sD1?78b%$Bx={S3fN;&th8I
zD!eQ0B3+Xi?ISmBR)w&NQ8gaA%KS!cC5d=aUWi!gXd!-B#cxxRd_x@iS6o{-_|+ca
zk*({Ufkx>D3#fP2KmlNsW2c_e@a?H+F2C|x==hQN&kgETRb#Y@Ep=<op@Mq2d3^fL
z?{Ufv`}FbhxxkZRe~EP|uGbPlLP$`#GF9be?v(Qdr{wCFU-6F@f@%dlEw8SOK);ON
z?Q#^ldfhh^-m3jW=Uh<mOhb6z5zDPxnbAg+CajRK|M)k_mB+@{bi}pP`#->_viRnl
zwJ^b2U+gfbx@kVQYjAKR;$fHJu&+OT<*Dm;fO*;1260FZq(^fk9ui<>p|&ho9wP@m
zaqhU4#;%>IdigO*%xF4(GWW?SlKPXi{J9A&GiqW(I6K(K0F%o*&8AejfJ@g~kd$9r
z*P{LQkKM*IJLe~)OVn7!udT8KNu`6!kErq<it!xvc%2mQdMU2-qlq=~NXY7jjN%wl
zwNKv+1t0ubj4c~HSdTpewYN0*4dpMCy8*$UjtV8L{DSYKYsEIH()>tmDb!Ek_T+s=
zp268p9r@wrHC!c05ta3%K945CuGX0=etZR8Znwd1nCctk{VpR*pA{<|2XKGs&V977
z(x){$zA(uJ<HPXR$RIpg>zf&(H(p!SpvTO(V^6PV5ybxTb+@18A1x{{-7KdMl=zWn
z*}cCHoW1oGH02$tCor;WGCL17Vl`Z^b1Ve_@b2+F>bfdfUMFa`FIZ3e0++AZF@BRN
z@0IcsUuV8^wi66{atueh(eu~YwM^-}U@wmY-U7|dwymzt(80iIJrzJ1a=LMJu(C4r
z@@vF}3AIz@Pjk$0Qmw2;Wr+2Ewy5uXhXmOFQIHeiEvh9i9!xFJS9Jf)ug|6|_bCey
ztrL%(bZCodPVXXg{o3{^SXHxb+W>#<xSt&Qn))Q$&HRu1=Z~}mMPBkP{if65xA8a4
zAJ`8$l6Y;F@4I}R)5Kb7fUP1EPN#ZeHjCw5@TTF$3j0gf2q&3F9h~eh`2|)2R)@Q-
zgxZQ<$=|%<R9{o`1S5PNFkt7lzvAPk(;{0vq@n}%j3gFzLNANEjItTXj;=Iq1qT3R
zGLIIjB#NLE9)S|f4d@~dJMhI@1>>^Jg`cl*;Zf;lngwCSNEzAPR&i8<QwlGaLan0`
z(9~@WKFs!F9;K-)L0f}0UQ+y=n{n?)IT!m{{z~~M0SKR~g1a0*Z<lZ6K)97PHwxZ|
zL6wL?OL84Q<vY8Uamkx>k~z(wV?ry_3>eW5KdCyfN_3bFs18Q`zyUK%+~cGp;vz#C
zN>mi-ca`x2;?)D!TLp>k#=Wjkv1zQz%=pqF&G(Z*mGHr;_!%mSG%#Ru0j(we8Og((
zMM}Dz;tmX~z(KOw4V!M*OH;+wtV8_Qa@;C}*}0%%+G?+MbG_KfLW{{{ikZPH3SdgX
z(8H{htS^yZWWJj?mSEV3W-*0X+BOa%T+y1THeTED2x=Qsp`W!%o08@JA$OEW*3>zA
z4gTqnxeeBJ2%jDQ&9&ApZp%Hr<s7?z&da1YQk8D`cVpSD>P!2nC_bR{i_aiwx#7?a
z34kyA+O9o&X}TwhtueIB4mwB62k;z;Fl$t}?NkZ>0nTmz+RwVU^%Fw<jr+=y=!2rZ
z=3Uj7iuJ>3JuAx}{-BYSL`f|c!gS-hc)RcgnE^gMGOFhW5|xLJn=Pf3p$#5Z#52DZ
zH_h(=CK5$1x6Q#vg(4;{{&$iB%?B`|oKS+bPYhTr028fEi$K@|2N+9rM09r7KZU2h
z7i%qp^Jbr*9X!&!a=9O+Q0TuHV543JVGl_rP~huVpU&>_)6`cBODP`S(zIS!_Mx;W
z$cwYwq~N7<K5S!+b7DR$YcsU)qn0_!T<d%J$UXy~Z)$0xkUV$VYC2f6+&25xB|p?;
zvV+3K9sq#n5lKDbNk*V_t0_h|(g6wnAN5K7FO2lOlwbM1htq5Ra0Yl(05@kZE1F97
zVfz?3LJ#S#?9M3Zn;a2MOq^*R*nxXMs`DwFa<@CX@W7PB)b$u2H?TTmfg(G+i9K3_
zpYV<|!x_Rh)!$_Ae}i3cimrr*5AJt-><^f7`4DgZ#omM&trS2D{9|f5G+)#^Rbn*u
z#z(KZ9#_q)t}PI|n}z&~?{hg;=B|c-Az8fX3QY5@FpTMJ0U0PGer9ICpCZ#JM8l1K
za157r4|s=Wg#r@+$x0Z&c5|L3H=Wb0$y1f6H#Vx|Mm&kDw<jH^`fIG6b^5UtyX%)_
z{U1ML){swizyW8TJ^Wts(f90K*DveX*s~MD*2?;H_FhxX)Z6wN_Jqj{7=|wg{7BeA
zRyJ3)m(<vhUKBL*U|dKEGy;izsnRVtsu^<0+tZPrZAn(Ps@jTSxG8>m0iP)&IKrwt
zZr<4BI?78`*VEo}qFRJ`N%rWF$I3HKJX!+!KffF)7wP8-LL-Z@u?zWP7x?!?Wn!ZX
z@m$9_^RtaZLTVfeEkob?pV^HNiN;rbvTGD;q5op3xxHB3u&^yXSX0uO;&AIEK{}G_
zx{)BUQ52A(r7-c}`!;Rg_!TcCOd?-5Em*>1&F{SSC=-oJiPvXJT=6kh8muaxZ1$SL
zPamX;a;DUv+GudyjE|1r>wAqOA5{L2^a}#tz{c=n=h9accSP*G1n2bT36iEyfe1Ay
zN-n{P9iuhE_Cw6Hp@F1`?O%{&SGj$>jkb$Dfp)9sGqrC))%D1gh^v_jySE2=l}V8H
z*v05`K>gY3=tXH&UniDdEPksKzEx<o^@g_OLI&+{@;o-mkfWEb(prg4Z&Ie#BH${r
z>~fCtphRm!s~r4&t--o<xB$x+6oYGqm3pS%nT5C3cgm}!BITO?Q1La1@@=X>2|Mdj
zxM+Rh!Xh1TAqIb1>FI2w&ZN-d|It5U1T;jmacJu%smn;h>Iw78*i!;5c6<1kpN-ek
zcXb7-rB7@xK&(gg2|y7q_!_y2wCxBc#}HbUT67&R_ay;S7Ax0`g31#0R0-eL>TE?d
z_W(Hh7o^$ZNRYKTvD9QCJQL}``u%UE^e+YThHqY9d%B?|@<c<0D6Q|1x9RZCuLr3n
z7W_!(PPkJtp_8!&HZYH!t=k*h(-SiF<m}k9muQs0yD>QLo!J=ws-smS?De~?7L=Tb
zH}k!{X+DmHyiTp2uNR^3rpUm3L-?Kv%}Ynt_2?sn;fVgeX>oT}C8tV&VVhEl?0jDP
zLYfBq(_ko*=Q^yBp*7p|55))zCWY5Boj$sH&dYO1B+`K>@%PU{o>XuI$Z&RW(r~J;
z7m~{4_+oyQ|2|1n*Ecd7fR2s8jG5-FT_#a#8eYL2T+kNvZ8f7oD}`30NEO*S8cU}%
zS+tV^`0TbedJEZKAn%u_i?NH?mM`engL|}~;#C6aY5@opk%=lExsQX)#ZY5E$R=;`
z@1ImBUl~fO#U`lc)puuZU;;eUkmN*qC)%kubFjOb)&+Xq;97cbYCG0&<9avnT^(xx
zEWjXzGa!oe4II8&?z|O;zgJy7>5#x);i*_8WZdgmE6z{$Y~AJ`I=@YQVuJ390{3E?
zSHd;9PAkd?c34VL=EjaRNrs<;YBm~gS{~g{ssgptK(a`W$#jwkIKHhunZM;9?!}~T
zaoE~w7Dq?uBMG!#l`oKWX~kZHohlv=-U4Wlv1eUMc;hc=cb(%IE6lajmoxC#pX}oK
zyeD1NzXu0#OMBOtEBsXVpU&Ks{*t8*$=-FNV!zF9Bd4jq$fq`gfJH@at5q<I{Va0&
z$cD!Ex{+mpYvV?b-6va}e-y>`V+ko^cEjL*+$sMaUO_&Dgj|YZ99?Ow{{*V2lWFJ6
z?_DM)kYuC{IntHCC$*mG^R;{$ta0nP@KH@EZEfHeDDlGXB}1L@m{j*I_-ofCHBWVh
zOpCs6Qw9SwNC$S?n|%ti?hwM*)ztcAYi!i!tIJOksGG|y=6#FVH4jIsM~fLnlI|Pd
zOfGkft3A+_5;UwlzP{A^*mfRl0-sXotT-FtO$FHm*qE5RIorh&ZO>~?=|I8MICQZo
ze2DAdD$XL;3)<h!qkINdizV~LZXtA-X1KtA!wH5?^g@?^GELhyz>@ZTf0vNqigP@~
zg&&qHeraf+Qt)!(!?y!_s5*1)cT(B<7*v}OUs(qe4MjZ(6<tmEf1#Wb^u2Qlyu)DL
zqT|+FfQN?6QA8_pY;_&T^0kTbWJ{oiIbhV|lR0kQO6a>`zfnrMPOtD~y?~naF?Uy7
zW-&VlhccT9A;hU6Mui(YLSLUPIm-EdW!;FNS{(M7AvE>k0rDo{!6VW$8bkW{HBm=H
z=9bnhpJ`S;=?s8))avhPW)M51@wtxaeoS*_Ke5!Dp5${JsmxHr;X(y`)xt?+Nql<k
zDNz!r+(~q!;5xiMKE!CzXJah~D%iej6u<V#HRpNjtBhDnGUhUwipI`jywzeILQsE1
zS`ueMm9?J%XYs*+*fWd3dja9cMFmu2sYZVg6B$@UtZBYjQ6(B=1kTjs)xdSB2#CWj
zD&rO09H9S69v=>rYVEtNbc)4AjG8e9v+g?m@~rFYp5VjX`2U!DtA@6^u5BBKQlw~+
zKxuIT6xTqZ6n78q5<CemEiS>m1a}V_9Exj!;zf(QODUD>{__5c=i8XuYptER=9uFg
z$I-do*7?jXTlGuUGu24|;IX03&3!*_N~G{q2jEm5JhFE}yEnX2&nyPaL?y8A|J#$w
zr3;K2&kHY1boEzO3wi(a{O#r9KE`|=RgrI}$kx=~V1FGQ%gd*O{}ekF;#x{!oCzx}
z$n%j3A)eE<(-WXgjx~O@`jK)GO)W@(4m%ny<7w0#O!I&GTobmKhJ}|x`b(`p>@y_+
zA@kAyuo|pHg8grP`xpFNS6T3|?pkmgPd!rU47ipj-oHgWqsPKg54onOoi%p5XX!MY
z1$K2HFArUFtIG;@orF|*6HM~sCLB4_RQJ<$_4C)1oqT!EVc@*95KXZ*waKBNV~lV|
z5EICf`#)Kb@2*{m(eX79v213`!kPdp*Ld4P@kv|E=0wL<Kr|b??BHib2$Jpk9~R;O
zqVZ8HAHsfCn{YV*UL+5>eSI|FQd6{dRa@K8_d8@}D>oB=8py;M7X0p2OlWVXLApLP
zR4tt4fjA@t972e9RNDI`Acmu`Ix`wpBLN`ei6%)9kXo7B5ojzYcYbtAOd8RgScr~I
z@JK`7PlMW?N2KeWv|(*GV#Heu=doB(zm33odTMjbj6^?rUwf~=z}o0B`b$ysc2ZDx
zfOZ(CY*flPO3y=E|9hmQ&c*QjUh$jHe)x~&qy-g4^FwixKPxU-Q<oC}HyDx@A@V&_
zVKztD_%vavS`QibD*o`B3^Hy~{9bM`oOWF~YYCB2H-y&4JoZ4c%?M$b3Yjt!7bgPi
zy?+rEg8H|<$~0~#%h;Y8k!1<8j?j|3S-f1DDEkxLh(O-LOUa*=Vd*14>^I4i$RFHg
zcu8EGd5<OA0{id}PMiqKO6mhse!)p1g3o?VGN*FFD)JZ8wAj>?l9jiRvI{zqnt*AX
z#*G({JrO6QKkj_!2m4gLx4>x@EFCg#EV7K4cTo~f94SeHa>J{-jksZYn7Wy}KEeAi
zg#tRm9k8x4saj4yCSuMjkT-9?TgKYQO+#vk!o^ABw%fkbv&KabKURb`Q9K2drKjrd
zCn>Uuoi|8QN2ZWCaUvJy>OL;Lb|Q3FtN^3?Hxn8v>wQdpI?y_57dY{+)r>gXT9UZD
zinwqZA2w~=?W|D*_}ZwmIn%)%b28vakMS-?S8Ay;=L!K*sCVRszh|YLjAr6hIoy^N
zXut4UdYz+{755dNWxpYjaa8$++`i$roHMPU_oo694;5wViC@tZAMrJ1BEL8}5eGVz
zdpIMVa(#=(#>t@;S`F@=O!0q<usUdjJ-yj!7N7nY1>n!n6_7$82_W=CO&{BLQH-Vt
zJGNxtKl%2%damwzwG3}@&_GyHrpO1u8j3UnT>aWe8#C|`w5jC%c}>E$YJy%}e-aum
z=4i&ny()9&PAm5#vglzX;IfXy4~Dy$=<}Ot`3!`c_c3$otVVN>YGMX%@!25rgOlzi
zSY1q31#2l2lY)9qyXO0QIYV^@IF}WJiwVwqlfZ*}c3W9t?u!MPX1WPug4Mh~yv@MZ
z<Z5b=Os-9GrBh8T;J<BdbCP}Us`%||?$WoB(Wfkx`=>4xhgbvwwbL_1)X8+9$68GW
z?#xJ7JH15tE!&3hd|kK!76h~f3)1^yeFPM6W^6D$4Q9pNY>mRqjWzPKQt~SYroUe@
zQ|oq|_^w1$SEJcFhvqk7M54NbcBU;Q`JOBFdPy;ydw+`8`SApG(H&(w=^!zF?FY9*
zjpBXg==`TV*c?1>I!+H=C~hFDb^kL~t2P0Cqz`s49dffz7`;s$kl5|19hC+4EOU4#
z7EVag{SWKRn2JOkYW}3roMkDty;AHiEN@o(dA~<m`%x1%%^%$^;4STg4ny(F-T*u<
zO#A3>qApXb;_96oVtnc0Yu%VJA2~)5S1)7dQ$o|*6W+eT5qm<fvw{Z$Dvz&ms;sM?
zK3snlu?lPfnfn;$)ou5tK<=uMkQ#xEB7aWR20v@!svXGMDD&UnK;L|}OK~yjm13el
z<iQ8<pADHbRN6jtx)|hG+o(b{L1&N^)0XJ*R_P>XsI;+v8b@(uc|Y9-up)~yXZ5q;
zpajYu-fT)e#kpCrHYKgm#IMSUWmHzRrH?oBF*8WHRUQA2!7rgtME9u4%nUm?vA~h9
zV|hcwrH4CS8fkY7O<e6SqssvW@+|;Hy14LHc(<0DZ=|m%k?i9cMT)C};X=K~o{)kB
zChBqfu|-#U;|lCw=5L-X(?+W(@mQU9!JZ81m(9dPSSU4NTQ-y)Yve3}#%ZU%g*J;7
zF?azUM!h7m{GwLCjlJO=K4yFHX2fj)7Y{gMtB|r-9?AX`NCs>>O4|%m1wB^stH`1$
zsn$g%E^+vm_U9bUecp6;uuz-2w@Sx3o~V*&T$;p~_NCHT^0X>Wtl|ZQZ+lZu9D++(
zLhiJ)toVgg51Y&2tds%NOF24;4|Wy>3O|r@jS<eIoboe}EU`aHw-T6a*~YnM{Bnuj
zalFUx7h4vzlbrIprt9f<lE3x&iXm)Ua75osYLz7JTJ9sw0H0ediqUqj*MKkUBn`5l
z)~uqfmiSS5-#9t0Vdgy0KaiOCpC+FyZsJ#-ArfKSM6@O22)J=m@xuy-^58v+HmPaB
zEM`V}$tkMDvXpSXHAawX0jJnd_&U&_wgjQ3wjH5AB<c9{MJj(gQT{2~B`<!KkOum>
zpuCe4-?#c`zIN=nNGLLrvO!-_I%1thIQ>|SZ)1`*-Xow6t#@%|q~R&-F-8NM-?RlJ
z%xh-o2sDTLE^>xz^MojR(k+b&h8eznBUi?Ci1Z^(kohnLrz1P>_Y!gyqoaRC(5@CL
zpveB!t4x0JF6m)T^Hw_bt$(G1?Fv;5Zo*BW+S!E-df|LudF`vRp7aU@ZF8e}a14h3
z^zZ%ro-+T;hhOzhaqzhu9##76|2~YYst|rNqVBieD`&|pPp3$a&@&(XRug9s9)LQh
zQA=F=4S1LbDpf*pP=f*;Hma_a7_^v?963Snh_S+S%~etD3Qo<}KWs7swT>Wu1p{A(
z;FW9%1E(=IY?H+XV%MCcD6!Sr9cd{0zMficss4=Xh8u6)!}AYdoLAY5u3zt`UNtM#
z7$hWpu8$8|t!FZQW<uvn&<CeM{9FR0p3j$0CcdNe7yB+Ok!)wjiA!^^b`jf>lPM{>
z<{vZKuCtyIATCT|zmgZyW;V5w<~t5rD2~tPETu7}sO|*7Jo>j8a%|y~|JEj{s=Gag
zpkoW7RUTPfHwEZ(1)3RDKxP$81~0{rdaEKuBl+8IVXGZ0@~YfWw0erGmFSDaVZ|c<
zmzKKWrYc7nVa;%H_-%DRy+jq7I}6;CZ3&DQsGZVQ^0D6Ccu+JWr=Di-H_OnANzUq0
z-9wyisJ?nHY#wZC|Iyip4L;vh))B{-CEDNL@RCsMluuiMil|DOmERdBjp#&&Xbft6
z=rx_HD?v9M@+RF?e*_ky=9W{g(kwTkfz9J3S-lf>{S2VX?o$MBHAIfVtjS#H>X9s3
zr0znYr3H|ilGM9JK5@?VDM#TC&TA)lzpzq($3Mu#qv~4y9XgX(WxoZ8-u-LKYq(P$
zsF%3lbimI4^(Z<PUsfw}>G{6ZuKMcBbxW{h#aOIeLdQuY6R=>VPk3-Snvn}Y)z4yW
zoIX;C+Uxj_y2X@5gJs*8*GuHlNuw#t^bMb<Wyd0_ETft+35p!C@5sO)dr@gCDnbKn
z8~E}jhhSUV&Iy`ze7agifCntMGxI06GC8uv-CjH)-8c=r4{Dq(2k|o=)H8k07IN66
zR3M$d$JPwG3PTfJ*6ry8SOq@)WU;fJTJ9z6M~<VrKKQ;?-8Uw6c7?ZPBzwnt$SdHG
zi!x=LvAOi`3yhCgQAAq>-nk6lb88*Q`OiqyFqH4Enf4@jQQI$<HD&J6O!#j)xQpph
zra{*_mt)?8&WskFmLG(PsTu)Tn8P24j~IN_ft4mPj?x}XrpaHJfIh}uSul6+=6?&I
zHBbM+1mw7U;NF--N4;KNrepLaXCr=)R>YZl`~9QOLBY#Bj9BbA4L%{d=K7H(oDUSs
zq>77MfEF~3OIYM}d+Uki-sb>Wb*6=m6mqLDNuXGVa8B=Z?l$rx54-F2^^>)m*>ef0
z7xa9oIwN-fX|1caNQ*_Y;v%lUyl{b8ZFZ*-Cq;LWGn`&jZ8VXoIaRnO_-uH+<AJ%b
zv%RkyzSDD(Q5N-J)G?MgEOUjXhE2mKHtdb&!j%Cl#yiszQ&KyD%N~i9q9cP<mKD8L
zL;o>}rNrgg;c_&2{C<57N9M;OUI<R?_N<TH)T2^C2|atbTfLPAiH>YlJ3+=#f1SR7
z-A9`9gqbrpqvKVky9<P0KP7Ru4#HF`aYytwY>x;LFr=d#b#7-F-ZsOrh{Vm^tHDP1
z?BGyiD?85vGj3K4idr>YjF&&sDc!PmyD--4m!F2Kc)N);CtTpnl8@Vg21J#qVZT(v
zqoh|o8AOQa18)8>Yh?&_^@y}fR=a&dG4HGv9y&^LE-t+iD0nC@Hkk<UPYqR(ac!nB
zD1lE_N;gY2U^!2N26q+loDQag#B$we1qdZjenSj_W@~SFLa7ZKX#7!AgHj^xkIm;F
z=nM@>F2|Z1;17E%h&vb6#mpI`m*m?-OUX~fkT}|OsZY)uX{iUaiv74ymi-sFWaN0M
zDRQE>_1?_lH;O;vMLXYKK9+s*r89YaQeUC(pI}SVlKuxQtfVWio&$2)W6Ca**Z*ft
zAWQ?wvi^^B>BR1<7m;kAhV$bFSi^igK9vV(2F{+J!Q6V}8?<hu6*xY-xARN*A~|(`
zJ-IK)yki*c2`KgyeJVNmkpsREoznl=^CI9dTWdjG0EImLW-0#J0D56`?tL8!@M+N8
zD{RqK23*H2!t6xOUQno71{n=Qqef)u!m&!q9cYebJe1w6Q-%;)_-uLheq~IORa|<|
zfnsW$5U%knJ+AR04cIoZ4Lt~{aG{!PYK(nUfzL8tQ31cuf2(F=6Z(6ey!S$FLm!;N
zEr3IC<w7L6SN`npi9Ztr=LPOsHvJL$ZJ-w}lQWL+0zzIJcxQj}&zX*snx$h<cs_%B
zOon^dPNb9i5;sVH@kWWz%9LD=3)>8tfWZ=r6zSTeqEuxwija&f3rl_s@9{u)>Jewl
z(O7SpAVoI?yNSd6&nf`_4<~Gl)PO2RV<r8A9Q<dRkOb*G4qRZ0iyNPQ)20R0n1RTT
zu&{3yK*RxeDs*;CC)i~S<Y$WFNWHCAtc0E$wc0QhMx@@xjk;~xi|T3VSA5*I1^~FG
zBby;Nu?j{H6ZvO;@8B?JD}SP~^AKeM?i~(md>=RuX{!hr{dfeo$jqP^4Z}&mmJ_!n
z721%iA^NQ^+N%cylbPcpVuqy<VD7a*vZXy)z8g@w@E9X=Pu`M;?SoygLxU>lmJMeA
zN^N&axb1LSOjYC7i7jvG^UvnH<tRp%*Do#r44ED(SB8g-W{7w{o8|m(iM1w=%OfdH
z($L#wj&!PSF5Ts>&wo4Kj0WJ8e=P$i8Mf&dkRZmFAGjUE=ICyT#%tD+O33yT{zEGX
z*+(8BeGlJ*uB?pAqG#a9T=jQd%;>lAn7jvPXHB5AgVd7VIk}y$_#V<XU>DOxxi420
z*aUubr4w3|QKsP?7uz=ga)Ge5d|ylHZ;)jV9y4s|1RjY-?MfsVyJLWD5Py#&yVQlX
z8vo+qc4YvGQ7cnLEb`k}bFhZ6X@x}@01D>Ouum<lw?v$=5H=X;e%r~B`5)Hr_xnC|
z+sV(Jkl)@jW`gEeNIKrMsAP&EZe~-X&-8gNC28>5hW}2imFn|4_3<pFYVjyGldCBa
zO42;*oH#;!esR{RO=H{%NF?9ME@<5>`lGk!vJcnT@V!%+zLc<k+%{CNQq@PcMaWcJ
z_>lz~!HmDpQyxg}I)%l>eYTr#YfYw_pei#C;9lVPd<}F$>vSx%-=Zf#Kqm)~V!Mp7
za?d;``pycHUNx=T)G2QHTHfs!<~Xmv-1Dg2+-X8%m^27YSkboQMKXQ$W5?y*MjT|(
z&MKfpcW0e%Sj|n3Q#a^VOIhq68YpgLj(hs}UwXO`KZNM-W+hkqD|&w~alU*Xx*k*6
z8$i0@3aU`KiDp~csS<q`WGA&`%oo{69N+y;yxe7isjt}Cy5moo^~$?9AktKQvmX=#
zCuf!k$2Ewte0sIK&Jtz9@H*Bm%BSf@K$PfGQ_^!A65IpK|C8<qX(yp<rk`AA((VoI
z{zbBkYyQp>pXQ!XxdnZ-C*)wAF*huBOk*jRXg(ma1^b||3pg*5&#AfS7VfD^MU#&D
z#qZB51VQ1DjUjjHO(ybNtGVh)G8Q5VGq|um(&T*d`3VUw=AYiM0}(gz-JqMCot_*m
zh0QsdM2F{do}FEp4Dy#Yi@<a?ergI2BmJWO@}6ctXJ5zdml3w)uG$nUu2%QjW47~P
zF*Gn?@AqR1%3J!rYk<3GTp2ak<%v`#<D{&2PBz5$-_27O!<Q`O?Sblo!uiV_d#PtR
zR&34H-T)rzehsOMo8PGe(Zgf7;jZu3zANP%yIeU`SH9%|L|D^PKiL!I6onFiZ%ne&
zpAsXFd1!Ju1Y!1m`Z;DvnKI>_Fd?!ZM>^~Bhm9kys&Cfi6B2e?bDNvR*5%uU*?Y|7
zhbTszc<9a8_5<f94}EdzYjrrYdWdH>Km6eOa=JUX0z{p@1sn<lGM99zuM*3xD}k?p
z2_5qdSDYMN_9;HwjvY|{Bt?54>uSlV{4CxFFBOu2hx%BQk&dj(0di2?2<TOpBuz1&
z^RpuUvR&=YU@=)gYs@LMAFlWQgOlhq_;e`ru&uaT6>ErCgm$!K(w@aB>7h6(iAAr8
z)*Mz*$3DdTY}-IUqd>>uV<wwX{yNePUUjxyr|{+$UZ|EUm{A!|dYi<<l2Ep7G->t}
zYer+T`z&qo65p9q@ZrRGFBOo$>=LTWn$nt7PZh!qcARVk*&@G%!xSCIymc@NVcxaE
ziKu>RuEvh_#UxOAn7J?dBesKrDZ_GwTH~g9<kuA{z(Y+(IMcieIn3qXx`a+{oVj;3
zuMOCCYukzG#MVl1f>p8--><4{o~eTK>oWkE%g>4rHAFLVRZG77gfvu>+LNx!L#=hG
zM@vf^?xmr=1!!m3-}|})4$0;~DpNCcF5p%#v#XD!6T$c)o4}ab&*bPeqkOUam!Bt&
zI<C$v&Fsp07Xw^QT02ng*39y$YQOzZ0Q1EaUadM%fKg@LsVq$rIDWL$(-t_>W8$`^
zp*7YXxG*0K38|=6gtJOvpO}jeH@qa(;z$DE1R`(CwZ?+&1AeyGs6zc!Z4JD51cQSU
z;|63jo$4Ho+3st-`pd)0iP}aa%RYp)m?AA&+ZW2@sL~M#=TE-fgrdiv2y;~!7Ij^<
zSdDD%n1`0T*}3%+=hC3Lf>*)9GW8uP+#q<E!TEWGFh1rIY32Km>llAe!^U@ZIc!Si
zF>wQbT}Na&e^~_cx$`zoGZz1;?5G{u1B$y+@px~=ysF534m8o&rx)zMLhfC$-d(b#
z@MB9-FK0nGdB19lR^r4_^9vR{jK$U+al&1^GsJ|JS7WygQu~kcyzA*##tE5t$XiiT
zMil903?ez2LlNWS<%+yYiq4oYFRzs0TVeM@ENO!~iwx*Og!!yOS|5$3G@q(%f^ynm
zDhiv8Yqzu~`*84@)MD<O<f1o*>FkGLDczm$_)oImnHqJ|DLusA@V`F<M8BcyBbDt@
z@n_Q-YrK?IX|&^Gbaj?u`RA?=?)-E7v2i?!UxMblVq0$jpL)y%A5c~rIP*L5GX^VF
zo-umYzZ^6)UmVmvTRsfLb7q5zx9tdR7y-vMB7F&3-(C_q;^qBj812eXrm%TTb~%d_
zSv*1pFDtH}-6!>rJbxwH(O>Z^XsG_<`lXq@Qy$VY>K=lweb_!{I%{3zL$1nBQ``>Q
z0sK%TmYl17D$EtH$S+T!Yez9=TL1P*d$oHVR$KcVR|sj=EFti=yoKy111HX2*w6EH
zSpy?)!L&f3nmJu#-u|9Fn%c^DnOv-rfF&Y=y=07kl~G%ClO2wfE*RME4RAt(?LBk6
zBt?(K;I&b##SI1bwb|hgsboYAO5Z>lkvv-40w|u=fUM}7%r+Um6shfH%i_vsbD7cd
z72i)GZ>l$l9_m#NjR(dD8f3lm{G?wS+=ZA82!1{Pme_NDVo-XGSmpNB8~!MIMj&c4
zPXAD|uv!~!?u+un^#K;p*K1^5+9lAiu62%frIusIIovlumO+g8=k**vK0nkoZ8Q4+
z=OJ;Tw{Wc2l)96s1vJy`^}@O`UrFjwI69!15&mX$gm@jH9@Z~y1|T=Rtv7=6Mz(1|
zMqsr~?6ADMfP{c6-6)nL>f;^Wzr?*XwF0<wsKBK25=P&3#9~vkxE2;6FVyI~)qUHE
zpez5);MxYTiJm66Z|K{~b!D{P_h;pp%V>|&u9^|TRJy7A@pB;MkvaFPOzfkgH#Lem
z&jOxp1WeRcYOSR_a4z!iwl?~~?_PMh9u&rz=DIL!bh=|;q0>PPNexJ8?iXTM0ORT3
zJCs&x|5b`^zVa1gX9ZyBG%O(f^-vethtFdexRF#lH537Z%P}B%-<U-aE_Zj#=?Ms~
zRR;@S?<1$T*UC7~J#gzoaBZ$<wZW{K(W-?gWl5BAoSJzRJJr!d7=#=^>=hsOeFb_$
zKEyioyFKM4v65?w{ls2XgK79-;tUUlZYh}MCACudiwbiCJ@w`Q<F|$Ny_{$GxdTp4
z)%u9OU=U4C$9Yl2MK^7SsQ#&=R~e#y9qV>}P_V1A6V4_CN_t<zMbDPrkLA~p*2nYf
z;IAi&?b|w|rqpV1xBusZ^}KBO0`wlhg$096pMGj3Pi7d?vLZQt)MVQ1=Xlyl$G728
z&e-_G3=1H19>9|czA&FtcKL?ki#7h=j_H(yz9R7ysix+dS39TCRZ^$Ie4*&WyNJIc
zT`yz!T9+miW!-W(Nr61k!M>c%ujB|_c0W12BU1D^`W1dE=9+)uZWm_)YHFt(H^8D3
zaF4&E816KWVm&b<C#fCAt4&W5)YZ#7s4-=H@AB+N^?(AFmXOONX%B`O{+3uHA{aOV
zUoo0DV`{F}zXJ2b+pOmrC>BH)&{2fxz%jwvz@&g$tzEl3`}8CiAuT1BQP{I8FCn;6
zNeAW>4O7j0tiTX(-eiVeEa&(8vw{{nM9uPtL?uAFUVtL(`7%5*9;UxHY5@afxcl_X
znG~~XzGQ(5xtGj5ZvC-dA=R6j*f4H?TtpF|bfsP*0j|=CLE9?rb|kKa%N<LW1EY44
zLkDG}(JxtLxQj5vp~T*xg_X6;F`K<A>Sku>R_=UeGX0goX95*gM0!<~0TTMj#rMTs
zIG0t%A(E8ezX(U^C`=bO90I;egOo}hrho$l^?1xZn4r4&yLpvW6#_QNfsqjfJTOIZ
zrW33sJO*E=7O~U<be1C*+u#=RV=@XSZ)!w=E;J!%{zcFNd`44Rx=RPg8}LmgQ6fTh
zL+2$m(%B8ECt3BUfa^UQX+fsP;2er==12D8l9_7&dpfZMszp0gk+{~b+%R%8dVTfj
zd4T{AsXAC)<yvJHtzBzXkM5?FduMt}PV0JZDo+LTr)K52)ZD$IqF+q~7i<_8m`mn-
zPtQXpnZ+QjKBt91PW`8y)2LqKPKi9E9L5o7i%ge=%2({han2m<-x;<3q337QA&{>+
zci-As!kYH&^2zh{N`Qs9a@0w)NsTV?ZY!Sl!%d_Pi<&OMH-#=uwWl~-Id+nE=6U7i
zAz!sQBBQ@2zfNsuSX`L-1vR-@r-TI>tM9Cfq%>mU8$Pz$(l^6F0O-UOIFO$G>{}l@
zB%Y}_Q<=pWd3>AMi7Qc6@|3ICn>77;BVsw#9Roc#b_2C1hPbM|V~6G$t9J<qv$U`R
zbfGT&lyJnV@cZ}zDPx%i*SQhKH`blI<*G4!(}g6fqSLpd2s04W=&wVGx{Gcy)Wj0|
zhIrit$B~{e!PsQ?!p29CxnBaXG{`41C){l0gq&t98c|F?GfRKdCXZ7!4N1-cu0>h!
z&X758R8uE1I*GbS7mY!7Ynr7BTv$GS3N$_pBrThcUH^8Yu=7haFRl4e)K)r*6Uk2f
z^?<hR8Q-mt)DpChUvjM6c~t(l&S_a5nTr@cM>~-Hn*@oVkvJ=K!~nUt2fMG@wgvEs
z`f|&w8$c*)1f=wZ5sZukke7$dOC?6E)<$?KiX>vm^;}r+<x)rXnkX3fJB~EPRv{>n
zhsLh3Ua3Yv<xFEk;g3;p`zv9y7d=|FvA+$Vs=S<OP~*(FBeY<Oz*8gl?RT_cFWr4l
zl15!A9W|p*h9iG;P45@I7(^UL7Vf}1wJOw5a}d+381H93&k(7Z`U}gwRPV3pkc!VK
zu$ZBk0Z(m8_3~4SsW+DqtX?$t4H4*ip<Awl_DtB2#C^j%+Jk9Fzi&~c@ENoP?VtA@
zM$M^<WHkXaMpn$4Og&lc&`cQ7rsZtI@pNs!>83H8*H~}B+c*%V`+io?KDK_Ed;^C*
zB)=NSY*X)|4HZ^X!agwo4T;#~_P&iRi`{BA%^Q}W!SDKb?y=jOM?+ma6X3sk{{c}9
z4bvmh*LpU>LkaH=m0k%r*ld$k_2pOXubbGv1Mk+Gt2OgW>>-kfpm!98RL0DPFf$qo
z7DvF+4VS|N9gP)ZdeV|<P#VHOXGNIZqRA5_$Eb5-u&uyKc0ZyI+(WLQ<7{GuiS-aF
zE4IVBygHtvz&ExY{6rHY>QI=)%$89(I<|`J<)Ns6e94AS4>Ne;OglB2Ork7+k&VKT
z9VS1*E#^>{Q(1hXcP15SG+B8l!N$CF&zyRFIy0mi$G|SM?Sy#xGZ?r%?*n$Ef2~Ct
z^0GWwb1qkd%2I<;(W*<^^rlI5(%7jzI+>SJIqt91w+oT)d3XjX1xwrQf&zB!<$>a(
z4Ge`Z&h-D~44HYbt6W&xdHSx0f>wA9liG+av@3WH>Nl!304w@Cp9nU8#gU{84!*s@
zUT%FTjL8l(_-Omuo(aBO*lOIw&nf9zU4XmXD(<`w17_ubVjQ61WTZ;jZYbh(#FEJP
zLDNR5$CbW<?9e^RN_#2RO|ssfUr*zO{Ism$H%2FQhbpWNyAh+ljx80-=$5&G6Kx~O
z6O&uAgIW>xfnyoSBT5{*uwF!~Do59lEj@@5LMV{N3|*_X_}W;#;a^KN$*R##Gj;0c
zX#5&;7lDH+hB;(xKUTY?V%@P{OdA>K^rO|KuXJkXqnK?}%VdL+r5uPQ0M<sEiPhif
z5{$(1y4mp%rz}G}NtsJp$?zn!<%s0YYppGp<TO7Ru=I8aH_Y$=O_&F_Xe|2;NUPl#
zC?Lb8@l(zr9fnSNm4#|*^A*>?%v#;(3E#BtXAM;vTInAb#uQMXyOEUrs?Uw9&zN7#
zFQ}y2v__e{d>x*!684w#R~$jKEqaNf2SxCAWxmU@!KMKct|@ycX$MUrQ)%GW%VP_)
zoDo`lavc%F+tLJZsbVx`@xyI?6qp#Vz+d2be$YVHiS&$#<U<4fubc{Se~h!02vk47
zATy2oc7T}_N2rlRYPlZW=@w|1<Mu3_tH*FXMC|5e;1I`5=lWVN##Ozr>~?py2>+#m
zU+o5+FW_CNViUJB+6}hz8gX7dnYZkFt*3gAniwUP{W(UQ3GOBGuKxs{v;QBK{Fj2a
z7WK>7W;Y!54K&GmU1>hAwnWLg9mEPH5?AuzCd=oB&4WE(wKzmp_*hql?$kg_wB^aH
zwuzghRtay0#U5w?j83DwSkzCf6osiB4eV!~%Z7dsx@v#{bUiD5t?q+-I&M8U2h<T~
z$eyf09DPp9hNhSR85M_LvQV8^sjLMHUbo7U3qQ$C|NJB{WA;u=*ow~#@;fYV_CTEu
zaF9*2Wb$hWET&oUuTOzYK&Q=>kSxHnxE!hcx_-3rlyVH$fhLxq>lN9g>{Mf(sN*JB
zZT_Y6cm9tz0EV<V29EoN;)=x+E{*_jp|4-l%rC_Je=<tOJR{F0Q!Si^{)g2jqS4Oy
z7qwpVxb8k|cfnH@wAi-xuWGHSidbT|(~`C{kU^P-wr;KxlP$y0SVBMLd!9(0>wu?T
z`kGUiGnZH8R)2x5>i1K(-S+6hv@`=nyk@hvHnwZcvTc7BOZA{M?G8{LIOOKUtv`Cs
z5TT_Xc2c}$YSANAt8}{gM*+-p*MElI{sb2YP5_X{4_D946x`-#RJ`EnqpmYO^fzQ@
z@52ngX}&lugPXp4AqzA)lLa7`XE+fTH?9A}@?Hr$FFSmi^&ss{^4m3P%gRdqZqlf?
zK`8@#KKN7CCoWBqy=l3_HHY7m|3g~$_*my*uW`TFv}naDbpu^}<EiXICjIVZQJurE
zSSQnnX<`iZv=IUNOBRTkly<m@9<Wk1gO}4{|6P8R$Hc=#OXt4o!p4rSzvfXs!urOf
z%_Uu2B$>wCq|w-RoV?yoN<5M8&^pNrTHrcnZ_#rYTjA|SFk++kb(#0~o0VY-S%K~U
zM9XO#s4xa`<5^$R;cr;D`6aETH*DK~QA#pr2(NglqS-+8V=GCUrzK4@{cuJ{+kPw{
z#`3lEHiz(sWZkCO2-T*N{#Q3le$;L}wVCy%uTGRy^LlJbVXPQsY}@&is2n0J?K2aI
ztnD0=-0eIAA{nmBT;QYlCR8OMK;|v0?DT=!=d*$PDlUAv&#T*T#!`)Jx-)<Af07zB
z!aXypKN>R)UIwO|xaS_=&uE)=tXOf#vlvke3*r{=d`(MzHd}7av`Pxzm1T2@G;6iX
z@_5+GCJdt7bnW^T7I0+IYFC6J3ntm^@?|T1XBttj&Y@bBY??w%CQ)re@5RHr6t9t!
zmHyrN5BX2e>tUf^hMr0DtD}NH04ojPwHF6JT-;<_53ZuNWV)`ma+rF1{?Ig<3eRZQ
zJO8TO6>IXQx9t>Ub&|EBnTQ^0+nf_hGi!dA5ZHWL0PIX8l9gZW@Eh^+&6?&NFaRLq
zF4;OdoHFAj_tUq!t?(hFpfgZJ(qL~6S}8wuigT8=?m9Z{bsV-Pdi8WAE08wKuj*9G
zwgsJ7o)KP@iF=9K#fHx*DS^YbiWiE({SpKBsJDB4y`^jZ%$HMU3#5;QpX+=#J|iqH
zb~S)FXADh_j9?GJh{XPtoVuJjEpCtCmO7X0wdG3L;+l;qp8!b$ReMQJEG(H&EG$AS
zECQ?=16?y(ObZF?|9XWaUmqThz9m1lTGe#1VQ?t2@k}hSdQH+f#@I9Xr~7iV0B+e*
z?1Gg^B6lx(b2Ok$H%p!R%XjZB-5nb`rMrdmMnulOO1tkb_5@6Ie5~graPKvCA?cN6
z8~sA9_G&MkQRT&(JZ)HP9pV|WGKO?01$a5vNK9Sma(Hh=v4fL?{d3x<>tiL&H(XZH
zfw-x)#iK;k`MCnW8h_v2rS(aTq7!i1`x}5tnRs!7r+;at*D0M5f78yC>j-ab&BMWj
zR@RX>kCLnYM7$66U_av6=L@-}!`n$AOi~v|h4`JQ7cx~#CPw)Y@(K&OIG>z_oSmo_
z;TR&oe=D+)cg=k&Zkrz}fT0W{REoGB%E_p2^jJp8MPQJx+XeW-pU^Mq01+1|%BJ)k
z73rxXq==ymfRo7Ibe+p1Jh*yKl5+<*@0~=2xM`gI1ZS^`WO4Km5hwat!fyGV2jpem
zjk-KSNrgHg4?5P%Q{W7PkExZ#*~@J&$V(pP4Xx$m{VWrO?iUUwj(I?ef?I3*E1?^N
zBA2bqrHJQt33?qKDuQ`Ba{3x1K?qkdNfG=QO6)VGfC>_3Ws#2QmpGamw&6nDgj0)p
zmp_a6CCSl}xgdr(E$;q(WVAFXE0P+Dgxx~Ej|fm`_lkZd)>AGQ_%n~a{@ZZsxiFmL
zU8K*nqMiLCCAr1}s%vzPMG^N&pE^I<^gB^0wt;Q+X?Dr9SssO{RMc;i{(vJU;Mc#(
zHN8V!wP}?<kbpWTC)RhvzyEB|8o=cCA}oVKjx@O)*$^iM<f3sd4Km211G=h2MOdC&
zlKF@CX-eGPZQ-PD)6RYr1_x-#6Ep4#MFiv1LoF@FG)RqmPyPKO=g<(BqpMzQSf2R^
zH^gv(y{XH+W{t&KVDUm(kD?gsAW^w$Gu9w90OcEykN`eHnx#69O-QRfc__*d1Q~c;
z?1^G5r{$tWlnHj}#;x(A;d=)%u9N|7N7QZNoU`<x<<xNNR{r1*U3d3w^hfmpN_kND
zY<=LX`0}@v9fXKG6-S5MV^=PI6X6f{(&_<|T*R8@Nf)=0bwJhjvH1qp9pMuT&12i;
zN((2~pYb~97*Ap{4N$pC^_5&@#F+(YRwvK94B2B08^VP_<9A(wEeCX~)A528T#_AC
zC{E$D+&yhFtn=D3x}#QIp>mQM1z<R7D1-1C#!5piG8lXp59=8-qvqe4<7zq*7T2|H
zABpULt|sV>(qs#`%&JHmO^~%QbVB#@qS=gjHkf(LvjA{?S2sRehvwA$)r#u9BvKcU
z{4LR83;TPNA_2k}kltn2QO}hpWbY%IL56SMn(j4F(<E&AlFm`sB)4tqUbLc&S=eNS
zyG=`aUX?<lx7*A7{!QvE9rcv0iQIi9{?M(fL7m0`Cc1icq9FKugkR!Jp%bZrJ?cE8
zP5m`51)uoYj6`*_!)o$o623_I5R#4tx0ic{$JZ8u=m9t(tTy+fUx|uGNfzsW{V282
z8&yNyPlT=XtoEm|R9j+9dx6SQqY^nzP4JwZOpRX;#E$5wvffUQ*h!K1Lv=y^PGKT4
zsnD6P;bN}?*zW-c7YO~z`LxS&T=QCqZt%vO!q92<woK6wjy(FEVAd_w*IhBR7u!jq
zEou|}lAx5lHNm$mKpdv&r=QHz3_5Lr``I^nk0|@`V|?H|W*;>T`|!kEm8%6Q=W+Sz
zyBOvuya-(??KpPY%bjsk!}ONIO?%buCYy?JuZ%!nO|?i(dpFow3Nkg}ha~s)5Vk2*
z_Tu`=emtA+dRFEbvc!F@|0{b&86czAU7y`n$;r4%!5ZZlC*n)^i!i-`7lMhcJM`qU
zYJgQCKj9-s!;|R`O)VAF4!MZ#PmTN%6ZNm~Ptsi&rh9^(DM8cC(Un{yEtTY&s<~Y+
zhXNYB6#|8<7@N$k5_dZ1&Kc;bt7m|xnT^Q`jY*s-Z!WGDBpM3;6DbQU=`wBPtz>07
z8_p=_3@R9Qr}oF+m}V8^1l?&aSl?Z}j<5KM%Yjm_REdnyBdQIQ$!PG6reR;)w>Fxq
zSX-1_QMhP`M3UuK`dhAX?J2PfrwO@A@6ps}<&=t?k0;1)-;4yzh6e|IDgjq@=$zJm
z`zhN0*Y;N`d^fG}e^|9df>ENvWm)~Xokz&1uYTf`DPGSRioQ`jDmt}@!3$i!^}Y1B
zJR0r_uT~P^9$@XPyP7maL2u+)WJoQd%3?Zc?nkSyYnDkxuA;D?FA`r{F+$YKtwaRG
z41Dh^8A5mUTbINdDVg!zhC--|+^tEy(r9N?N3`*$DtVT={FF4Aj;;0Sr<Js}G~sQ5
zr6|x0#1rl7@LEfz#)0t}rE7b)s-ov)<BoF9Ef?>jKIy8Y=n5pzqUL0N3TUfnNf5Ni
zr_2p2Mdst6$W854yBPx)AK5j=$}Q)&5z36QyWLz1uKHPUw~)k~nO&d@(ag7w63wim
z{ej<l0p~<4&=ZR$V@Uwp)b&`aW9Fi;p}ffFZD!Y=>$g#ROW$P%*naEk)fAxy3z!xI
z^WZ%0GCZAV<)@CrUO)3+_M=Qc`@^Nl9u9xcgjGR=DcC$){YEqaKHS~v?`y10jWtFJ
zra+Z=2Fnbn>arK^{1vf&Yr_WGUdLYk(?;C^4pte)PA!$jaIU3V<?1EVV8xX;c;=R%
zN&g|{%*>iIn9G7^-UH3-zXH9U2sN9`m!YmM{-!$1Y=$E<6){dbnlz%)kpp;6sg{-E
zF+WY7`}5t6nH$Iaf?IaXp@yqxn<N?nuQ^Bf-W&%=btb*+XKWgE{W>;RJzFtm^eQ{+
z{4U>fpjf=;lodKdy{s8s=~^T#QYUe-)myr&)V}klm)NRB8@prd@~iuV=$$fR=NbRM
z;q;AVp+xY)W1Cndmw~TJXM^j{-@SKgy~1Ish*|6UM<SG|o=#dNqRFWWWDhiERlW38
z<f<o&!o9?DqVbp0FtM9<GWjw5T~FzB4x!5e*ftU};+BrXsgrBDu{atSZ_PIw;X<}l
zrbX}owy93c)gh0_?8|fOG_6%#<Y*`2k9?1nj6-`0;BEi~k(k}=EQx4(csVBFZAMNc
z;;SQ<ts$#G2OxfG={M^8*j2HAD6@KWX8P^)<=Vf-I7`)J4cckG%)B+x{y!R|^q@Oa
zn9>@KyK~4(&+Wu_!%`$lOQnRKyhEUseE*gm*@iL&wx7`WGQfXV?K>8q2H(=Hj~<Sy
z8YmsHauzpOe_5=nt3w`M`p<8WWO0UbmCwGs?8ZwA6oqeJe9%Y-=~WvM;%mF4jgAX!
zrl*_siS$M2-6;N>t_j0yru@v*>>?v1D?p}Q9wN)&KCfj~KqkeLuP%pNo3oRwPSCgr
z6~eb@YYo^pPz0@*mHcuz7`^#zusEWWlgTSmb2_88q8&hlMS=W|zCLeG&0sSw2m3p6
zWy<RomV2&21V2O&z2mt%wX4{QDb*$<x(qP<5(!4pn-QQ!wk5z0rJQG$HEn90{i7ir
z)wI}@d10+SY{r07wbE{BRvLW!0GL1JX21)szd$S1Z=(guSpt30U8Jtyww8p11jN4C
zh^)gXMb~{f?MZi0MnF67nJkmpdV`EHUINs_>N-)K3J2p!yB9aB8WPw>%%@GLyyF@}
z0TmIsex1w{tY4!N+HR~-P;ghI7T|B0aieS|BkpYka(wacJ3v_5+e2UpU0b`b_e+Jb
z!woW0MGU_JwG5JGv+vNqAAw~X-M&A9Q6T1asXj>YJ?lO=Q@MQ+K~R$=SyiAAj=kG?
zz&4p+`il1)C>xY5w4aVhGa)0;)X9IO+G@_IZ<>4I8vZq)oJw5&o1yJcgN9BTJl%Yu
zTRbuT+vI4y+(mc2USxuIEkzz6)jX}UN4>jdsgvz)zGbOd(RmFPBB*PldF*OxpNdR3
z=`?eF>4Cil;ngkkdSSmJdGqGryfrQ`+^DNc*+L5<U0|`x_@(tnH*N~4wS_GAg`gvQ
zlBU9I^1KxVw)z#06#jr}l~TfTmQLCs<JQ>Vsg8k@4*fS#dE3M%B1{rxh^u8};@2Zx
zMJD&m9u?|)oZP_4OGB6UMiQN%C2&j*hjhAyPB@}-U}k>`DO=!inMsH%Q@a{0T^S%S
zN{x*fj$z;4WSxAyZ)w&Ws95qugtZ;CLKE0CGk#W1Ih%E`6D9V{A@xnNA6AQiZW^Hm
z^4HiHrZ~I#*!I@rjaiUC>mN+NS~@|Oz!9qt+n4upBuNOo&9kH2_t)d5RZ2P9<Gh|T
z@-+L{Z7)IMEwx6uBdmiJ|5<{^Xz;wjp>T5cDa)fpQc4K|DEEKedisCQ7X!TpwQX_F
zmqq<;7w3xlvTBEp*?mTHU*6N7q%DiSdmF73tXhuSFAn{5Y}=RI7F;xD8YBL)xL3x`
z&X)AOSpWeeF*#0`=Bp8sgc7Co8DJbdN%PHwW%MiN`GbP0oB`45D^u;btPeWpq~6Qz
zP39~-gMIME#iMp>+<f$!a{;RaRv*y?@;H-NA}Y{HxMHvA>}A%Cd9g88!P3O(e=m*L
zOLSy2oitWxZhBiRNW`BD;JxVoZJZt3FCl}^aGP|L=3;8UobUl5ckU|gs2RjjSuqko
zK}MjBh6a9#VPKiYnw1eW=bI#(mnzj0lK9d6P+45<!M7zz<S@Y0VmP*SW?F4t5hot>
zjR>Q<0L+I?)7o~BTvm%M7{K+e38d$2%;SF15P6#BG!<wH?16LyB{8O18HnnbOtrLQ
zd}yw*L^XA)Cf%&a&Wxe}v+R{fShsD;K8bC_n5o=b&p=N}>fBHOQV5!=HAvGutS9hX
zP3qg<d33bEe5lm?=R0{i>S0zVk<Y9gd1TI#BSd(3zvlrAu3ix8yZ<*^bx(b6m#~0S
z(0cg~B8?atduRGy3nKSe^iYHcy5?4rD~>r*AqPAZ6_JL!$f?TsS1tKJR#P>I)X_2}
zNl+j2nL@CbrnMm+cOAsS1r_ZVygfw%*pJj;&F>#`-5QmO$e`2ORhDCTCTtFhhJ8J>
zskCgw+rjb;Pe}u2VOMJUx=Ow<hr$;w_0r9y0ArE4*2Ed;2k|$4Qw*KV3-cW=hVJ<S
ziK)sHtVI>AlBYn8F{EQZ5B1n&PTJ3+qc=4Z4jmVxKo74XYoDqNd`S;YZ~gStygAG^
ztpfWoa$oU7>vinitefHL4`NN*O;#0E(Z!0aXix>yF@&zkZrX6bvKOeg%er9{GLC0Q
zS6|vhk|4XF6)>RHvm~j7b%bnq%|hmq%9~}PZXcn6{#<vey3G)_aYSF$zB8(6%8vYf
zUd@ruL1&+oc}Vu-gp(P)?m}kYZj+v1Ozu_gD2p!08;V<U9(Rz#n)Zesr_XfYdMF1L
zZ`1WWQGLYB<dtV80jLrTXHJ}%w56J_H_obRCdsq&(tu6b6U}Jw3f5k^RZmB>ggU>t
z9U5lb&c`<-d_))qX6Ja|n*c{U8wG_Ab)qWNoo8dRd7c@(%7+t8g+(Avo^#ESIq3Nw
z;jI|3ejnA7$gQF`FIcjOR;d-I%w|hB?401}oz(28&4X`<T}aZ`E^EQ$PYms>2|<f(
z^R|{!hMLDte2F6T(~du0lN%5H-7pN1OOHSt_2y(aRDa&cGx(W93D*ske4ydw7Y|qT
zob`5j5Q&{4A+E0C7eur(I;GC1`S&bgD``4RS0jxa%y6S?VQ(eR4CckcHQo`Rgh>qH
z<{Z(g(X0TSu}T+b+>b$en2>^Mjthw7EpEN?f@~}5Uza|NKyV8w2Lhl-@vfoENb-8=
zPzV^3;J`-kaG@2?wdll2kO{^eFS)X2`r_+HmN68Oexi1CIDVpG)uVc%X@d1(-3%Gz
z(8XZQ3VNu-fsV+Sh*Og!I3W#nk;#X%grYWHP_=2w6&N_|xn}SCW0iekEa~1FBh9%K
za*qs-ONq%@1+fJn%kSkX&(DBm6<PDhSEdW??gQH9%k${)n%9f^tX?N3MRu4%JzJL`
zu9l+DSavDF@cT9@F`kfM-O1~n)Yp7pjG?iX!8J|gL~GH8<!VGvRj9%Jxo=uJUF`?T
zsLtKy`&Gde<Ynu$f||NOwpRp)H1TBp${^R^m40e#Q^9{vb{`~WF$mGi|6!5*<)aoZ
zOH1sQdza`X`=Yy9>c8nQJCB5=t2O2CZoA4aDWX^xjdLu^4oYPZx{-#dW5FiI?dZwL
zb)1`7E#Tp%vQ7?)jlH?-u>tbyV%OCKu?E&i0|bv~Df)|ik-nLx(|CtY_q09J&Jv@r
zGix8+Xll^^Ww=8}4SEzzE=+;WcU%!4dj`OnM>sjrA>_r*Le6XC`ES2M(`4}JD(U*b
zEj&6wEz_V+JFz0`^p~%tmFA&V!l%5m(ASTm_v9l#sL)@PmO-dXsrv@%o|eSMiRDh4
zmz?(A;!~Y7L?)k&7k{*j9OgPy4A$vM#y-V8G+@uQLVTX@htoXeJ{ec6`g`hJ@75(W
zV@;(@S@37rl!b}&C71U2)UADYrkt7Qw&*b)?&Dh_E3VV#`V*Ce?_D5q<5<d*tKh@&
zO~3$o`!w|ubl8YQ1ky0kR+LC-K$BdZw61501EY4r5P=2vKcasFkXNzw7yXks&qILc
z^;G@KS!?DhFFe+D4%i!=gCRa;vks|V36X(_kqp{&T;y-6J?3mz>$*rT=|-Xkn)a4h
za}USyS&^r*rEpzUbH{wj{^EmIqRLek>Oi;HMs1IWPdfhD*mNO0=#2NO67=;aa);H@
zG$k!rIz%)rmEYCMXvb@Ho}kbqMX-AQ*ukqPztI!$UdH~^3sXWY!EM7#wBcETp&%$f
z3IY*Zu-arZVWCRcE4O$u9M^^Uc6y91nPX0i=dHj_?@^<Oh6-1`ss4FB<ap#ICfjuK
z(ide|YD>tr5*I%_30tsR9@0yA;}?jjm;Lel5DH08XW%WqW$#T(@J_hk7go;Yj(kVB
zo&BxQExyw)a-Ad#2zysZRegagk!Fi&imLfJ`U`;>>NCHFOBw3od&AqFXs&YW@BIzB
zzdH9+Nb_i=%)-k9fR-{j9t2vKK`Ra6M`i_<{1nh`Hpnhv5?V+EcKw}@M&9k2BrjZT
zd7cxr+gqjdhgn_sSoUzhJQ$q`(pwjw)P$6;D@WO-a62Kn^#P9U#z}ix>UPXB??13f
zQyDz;YHXNYVBQtY+44R&#&oQs<tb6ql&86ANt<HwLGpiCl6Q9oH&Pu_KDB8ksD*xx
zDoqc&Kj>ZKftlQ9<x=9Cg5j?!0}4iNZ#h-75824JN?K_3${btky!L5uMTaEB>byrv
z&&fmYj&*<OvInrdjQn^#k+2=&I`Pg~@?7*2MV!b*nc{6)FKNJGYK_IZInhO#17SG!
znT30HG@8^w^Sgd1d>U4x8+{n}psar_#3VJjE4uhT{L>f9i9Pa|wgR?h2%mitX7(N%
zp8n8~w+uN)4N3_KF)IiDyo!;POmr`4?<zdlwn=`IXRVRGal0AR|9dvNLa4~S=HqRi
z5kYyqi{Fa?A&ak*{#;{{4V57MhGTJ4nUS7H3gNCil7y9M@t-$*cdc$DHc3Cq1Hn?}
zvs<Qsr85a-%^Bb4N|u^FQUqD^JF$C}%e4b;9*&GJ6ILqx)jzBuEIz4SHCU}Gjc=DK
zE@gvaFani+`~Yh2d(`3R#2XFw-Fj1#GAI_I3z|B3C0Vjlx@9qvQh_xVyPw8}b%2Tc
z`16IDvS^Mka6==7o7W3H>K{KmH_9N9hoLmO{+yrocu$pQj7uJM>Da{qQ{jjKQfI?+
zmOMQ8<5fEmg{GzDti5Z+X9d7HQFm-U_m5Zd<}-1Q75B|m;~*ms%?#wR@0wCMQ&bfp
zAn<4LU+bvrXQNQ_Lp0t5)@mNrwCVNFT++d0X~N~mb3Up3wse$&ucRCE=llADL^dq}
zd6ebK&>%hTu>Y*fvhai*v-akzt%|Z${!PNolbgwyz<uQ217_c4n;fA^Kd~_E>vflQ
z-y#GpE#Fp}za|v*qqw_7mucG1jF4^IjKIZtr&9byuVe)qW6tN(2)2QPKDSMq9SZ%m
zst+{j!dn=e6i@BMz(7^S=c9T#hyML#m;;;kA(=e&zO|N1Va}Bv0T0ZTW7T;+Nlvh>
zZgl@hH23-6txQ`<sc6t2BX`>TL@w3M5tp^2u#IJ{yhP}mlETl(he8s6j_0-HQYOlu
z2{dgNdQ-|p7hAU7d7imzELcm@Pc*#x_2@?e6YZiHxHz#~sx}`fI)U-LAdavC`v3Ra
z!pSUifHxFVr4+}+uz9jR-^{DCs}>3M2sUhSIn7I8$XfpT@31x@pdfO_MLIL8(<T9K
zRNwkH4-HZF=%8_+Q4(D1VvTWPyP^GF@9s>U1T0@DCJw~}krFeQ?UE$wV~FF?F8}fq
zB%j*fe7<CJMEAU{5M5f!!Yh)^EOhm7%+ytaxh@8?m*;|wS#V8Os&*I|_2U+te?AAO
z)kqP42`(X$hZIKw4i4R`8N#ysWK!jL$C|@~4C85t4TF$3Z`btA#l^DLWb;`*kNuY&
zoLZaJ9!UevnQZ%(G`~+k|72$~gu0Rv>s{TXvG@Ox^jCp1E?C_s<WOU|Cb-rxo285;
z{|mR{8aVA7n-$)~<XTXISONm6F-<3d|3B1F{~vR25!TlKhHqkpmLf$`2n0%T2v96I
z6e;cwK}vB5P~0nMX$X=4r380PDDEv5T#5yX6?fNC`Ti!en`<_+od4o1bLDK3b3V`e
zKKBhuo@#FwvouZZUW+*Z@83Dv*!(EaF3jcfkG5hB^dUYdZ&g&es?Dt4J0>{*kF)gd
z0G*KBQOuwFUfH-WXK^@Jj-X^lax4`i%4&kXw=`s|wm{$9{(D~HB@M>Cpjn*_%Q3b7
zJ<B`n9<CEHd%nCDO$*8GKszaci*h~GS01Jx1|A37gxHN~{hkji3{4e(HW7AgFU|Pt
z0A@1rcR<C$EBSM+eX=-&Nmvayt#|uJ*u};8(jgq*&V0gD0NIdxnE(~9I!4Z5Lc(bi
zzQ5TWVlT^$1bJ$l&29y5Qv?R0lViLC9|%ei#)sBtjm;&)_l4fO0rnpMMlcizF6Yh3
ze=bukr%+4^4f1XH&>N`Q0F~(9Rs-Ip$LvLzDd$|(8qIY|112_#)Aqm#bAhr)TaLs6
z)*7Xa$muq>y3`LGyBOAAk_z6yJ`&n4jjiO2st`a8|6RLlbgQDrqx{n6(e94GOP@pB
zbH?qLP>&%=TT*wN;LHQX%8?(xzsC-TxHX9lVg!-VhKzXG-6kSwqMK3*5T${K9DAde
znC`R>?&*L>r%wr|%LH*@yhqgnk?9BFV~rvPA{N`-E?LVis@6e9TlbIYn{fSN&QiV{
zQ^JA}DUWeR35R2xObH*~;^#O+om3)Eq3iCRauRhd%4@pG@YLO=r@*2<J%;OQQPqp~
zs%zdXGFNRz{+)K#hcEfTbQA8Z!6N&353+ZnJ0<OHHiSw3bhhHMvC1bI&dyt$+@1G%
zywdWlfrZ9PhNtJR6Z|K*o<A!MTfUu??5{iUjQFv5U}BZFZ`L1~ud}neBgaK!vL(%P
zp97Cz+H%Tkir#$~W&E$8@DTk`UA#%2`E|YA%;FwH4^|00xYsuB32pp9HM^;?=`(Qf
z_n!yhWTWWW$v~v!^viTne;g`RSj0J@$~d%BJ^rW?Y9xn_w$_kQm<^!DaVc$x&;pP_
zj{^q4zO5WP4MF6@+JLDC4S8C-CrmI9W#!Z5<+;%^GCzEUM9?JkFeX^s*#vPWH|z4i
zfj_lHru2i*n)$(SU7dHac98o7(|bkmBxKa0xhv48t+uF>?KRo&M`R>RVUW!y3>f@R
z>(r|M%qI@~XN}+JbAIf67~Fi3G`GiO*&EpF*!e-Vm49?RxLMjuc^7`<K4OEO8Cmkn
z!Fz3)p~h@dL#r|wstSeFbx6P;W7XuVQfKXY%mZ3xARjA!HloBUIoueJS!CT>t>$@>
zf~G7akj+^f^d8Je^ruiL5or*BP8ND%;tjeWoe(ojBux#gIFHh)(q40{68V$W=&7-t
z8a{(fZB$##BJQQEyDgTj%x!0ejt!(f^3Z(sd*(#xoTQNKw?&=(epe&JyM79Ru17d=
z*V@nJdoDlHw^hpnOJz;gidne*k4S4Q>(ElkQZLGSzW?ry%@bE$r{gI!9YJ43K2FH)
zw*n4zK2Z6)(~JBrEkv>sg`Mg!apleK-{%7NR9r@lzZ9cR=3r0%O!!SC+!2z3%_!qw
z$v6UddW~2u=ju?Olx$bQv^a=t%T$0<fev3vx8-c&Vy}{Xjq&!X1fo<$$zigyMwTwU
z3MWIO?yN+|5TFIwnWt_(gGcj4qn`FFoQE|tg!x74BQv}&4%cA44z(2D)JxUZiJ?a4
zh4$+ySD4YX?Q}4vBXRP=6b0Pp(={BMY2z=-lLgf1-&9#YC~^Bq0%~6DDu1=Ur>^<-
z8$W0ED*+%$UNZ#M-c|}0NT@hGv|`eFQDX7kdyve+r>NB{>V;62<c_-QA5b_xcQG@D
z``qeFGwW*eMyj?CF<aHai>ZalW`|@7NEIt`-|8Z=9;FB~kQ!6It=Q((S$bTUyOAm`
zW+F#tY6oLU&k<fOH2h<pGv=%4VV)8`VP@8Hf5XkN63}n5EP%3R`#G1a&x<T;+TQ4A
zc1AaJY)k%QOZr;K_;bZ;Rz^m>BA2m_eOfm+@A&MnXP+tkLf}4l`udlVyX6xp02goT
z6PifPsm6co++9N0Vi46%+mnQR0N1Qg-i)T}#m}dgNTj_&rFMq|-o)bjMG9N}s;9p=
zU6b~cB!61>Kk*VV&`X2qv89e2^uqVXte}UnOF(}4O-y)Tg^;9ddE2P*NI<>ZyVyLC
zwn*$T`^)*?mUX}2_@93SlDdtIeI*t#k>Io61UEv~qt_1d0k%xIah)9j5n=Cq&kLej
z5sX1t8=J2kZLSh$rwMHOPNsLu?;5M`JxXUMQt86C2rM0yVAq!#HSj1)mIMl^MxEL*
zx?hTTc)7`a3MNo!dpjnNylo9MZJpr1t98!*%W1c`E4_a}m<GcypFfBck2j<(>4{$P
z-cC4xWt_h$9Y|!=e8wzuh)>Ir`ZB$<yh~WgM_t;_xn4Z@BbO(?(>b<0mJ-ixX<D)B
z$ma}nvXa8@Y&edI>O0-PRD78GA|neVHtxShg@TpL9Pu>1%yIIqMzf>8h=zbRyF5pk
zU56FHQ|0O>VSqaAju+#}!})v)=q{LZq4p~a<KSB6V)^hhaHXjx7j}v6lg#|nd-iAl
z6*bRK4aqFRG&QCsO4+wq8x|}*)(zt<Ehlf{UEq(xRwgt{1I(+LznZou@%gw0%26Z>
zTWMrkF*5@(-llfb+s*z-z+ltq&dot~CT|+MgkN5M@XOh6Uu`lFT7v=Jr00ZE%EsKJ
zYW7h`=2>%bg+ry(;3=JLN}}+3U5C}x-+}=fz(Mfu@%Y^JRPH!v@XJn3MetA)thQ;T
zGs^ctW#6m2(g3-+W#b%VL#m6T;WvnLWUH}GB66tQyN9<6ZPrG&iN_xJC?v&{O25_A
zgPZ($&%Ccya0QrW$f&1ivR0WSFJ>|Barhf$N$jFD`#&NH1=q^qWC&DtR|GMlNrd<A
zKi&aR9#R)cSyv$zo%OVhhmS1{EJB_w^0kc)aeJ+?)Czad&0qrStun|se$P31jpo4d
z_BT7o+R?f(ZC4u#pL_c5ZznbhsKcjTHJxz7qq#^2%FWtX#C2Vx-_7#O*>n#$K3Q}+
zWN7DW^e=6m#+gAFzxih2sr|iD=x{lyke+ln<$=PpjY>(33HYP!`}>1ziid-^wUW(H
zOp5LUc<k!#H2Sn}k`~6DohX|8E?J2d-^sV}BnBJF<~s>O;8Xs?D*I|S!<HqVB($>^
zI-(2%zvwUt-RD#K2OfPZ9Xc`kGFnkyU&+}ocR<fqKkTYf$r-s9p$k?_Vf|w_HvdH7
zqHaJo0RD}>j+A>&OE|J@b)czn@9&RU;+Og(m8yGp2Wdf7&|Sl|e*$H#ny)+T$BTam
zcY@;p!@t;jAs=mCL$COqC<~kbYx5Nc+Rfp!1w|+|)!<6NJsn1qV_ZOkvnVBVIAy49
z#P>&OGjKI7flhxx$tLCQ<6XsrgL1~IoT~yVJ0}AsBk_u3+t)W_&Ek&{^xzpd@qDTA
zR}^Ey$wM5C^uvWqn;(>w+DvCvXeXWd#O*VQ32=FPWAe?~ol|Y8=R&BTaGF2%A&tHZ
z_l>YsN0}YB)SprX_|Q3f)5G5L!cq3<YFL@O7F_8AMy+(;Z#ij(UArt_5YV1u-ru6J
z8_9Y`%Z$y|n!^?*{^Ov-1r@6{#XX>lNe;JU-5CAst>#cgN03FF&}i>Dhkom)77|MM
zDFq(Bel&4(<gf32V5t$7$bifP%UN~eHZeB2jl6hSa9ea8MU+|6np+Q~4&#CCKgOCw
zSZ}5=OJYBd$F&(Ro5$uFi2B3wlOGK4!Bi*k>)Ax0*)Njg12a9t)sH8+CjctLB~8=J
z86M2E&^@p9=EgoT+u!K%^6x$xA3jLlS-c3@><SOguTbnNFi*WYf{hp^6vx3|bi`S;
zoP+A$BjbmkLw)0Nf3P$dZm`#JBO9OIKHg-X+m*WU)kxxg|M(WL*o+LRS{3=%r)a>B
zkEHfTrab-Vx=G#=WcuAgVPJ#%Q!w~8KzF;Mo1|U$=Ys=u*x1cDVc!1;WMMv+{i02Q
zZn1-3=b6(72B5HxVD3R^D!r)03%X3+#v||gJ}&q{S2F8zlao&+`=$xmGaiF25rF4T
zrrXWObf=4ofbBW-Ok!Kxx;Kzl0KDr*FgcY$69$O(t?k)oIxEutv>qCs?|yVRdl&aQ
zNa|uS&@NTuA9wm$F^~*#p)9+|oSd;emt6_Y%aB>v_$vI@VCD)YkC9MoXJWbdhKek_
zfFhH|wh$5l@2d=$#T=#L-evooxOKLp4=z01+Hx1QT{1=$k_UM{=V^1Jw9A(Dg~$6F
zmUS*B!AvM^<_38Nl(quOFg!W7CaD+BU-thW`uqQd9k>5>mS!0-PU$UoVE+8aiPA)k
zZCkSHnAtnZsxPib+MlnFw*cRNF+ueo_8ToPyB$pn#5+p#=KT$SM61@lZ#|btz?=0A
zYXnC;-+wEmxG*FUx3AlwfcDowaiAX40=Go>Jo(5#!C3c^y+um{0*RBPT3-%fmImSj
zB!-BvRNa1$Q9A}InANSMhU3*6<5D0It()*w>5t+lDUNRw4=_p3Em6Gpm}zb2fnYD-
zxY-+rr53&vOz>2{4y%MzgniNm21R6hc>rslfm{b0Y4O!U?~3|fT5^yBZy^gF;eYzg
z;&%`6UH8q)t)VbefxfIK8cX(?atLIK-rUFI^(@gL>M-698@W9pIV`7=U4Fa>AC7rm
zF5;j-r&H5~TI?@R+2Tvi^{(o;S;=8c_6`NnH7<NP<fAAN6<jw-X?5+<UdbEqaOH<w
zVdGA*2YZtM-`<=W17hr{{n-~n&;pu&8sa2eoq^PXpemPFtdCT3gf+By<A;631qxF2
zVZKa2UIf)nsvjPiKV2!xK0es>R2J&$ZVdm_ulV+u`MPWuZ8|j0@hB=y*_NQ#E>)m(
zXAUf#l*EG&#!Iz2A#|M09wP=Po@@&WA?4K$2o@4NXpLR~s39&lW0M!4tdt(-ORDHW
z+a<$3iy%H7my}N$7p#+v;qcR8j4S-|BnOUS6bDf{>rAL_G#`0&HVq$yRkV8PmfHyF
zJlLA6?ud&P?~fr=^CK$zDGfoEPd2E%l6s!NO;B2yVUK=gzFZiC@3exe2U<UW;{Ffv
z(xL;k5fE)CTjfVD%ZJ{|ZtE0S=*Tl9Nf+e<*y{H1#;5aBM~4lvUuXQl4C)cKrF=i|
zy@n!7xHlE%R-_i>?@%=NVE3i;N}X9CpNPXg$gWv*h!@fOis^!d{L%(>c27@%pX1gn
zbv?kKTYs0CaNsWm%B<HzKx*6H+PLR_gHYVS&iNF}#cCa!CwYg=1We&Ec(^dp30^VN
zMxW((nmj|`4WDuhgqAhy?6#F5ae;!tVgc&fOnm61jqclOTAb)G5)l9`bpncK<1W@_
zKc!;V4^0|KB=juq;$<L3^lb+}X`x~+oDwu2;1~G_ixKpf(BE`+`O%#_s~zoEByG<V
zo9lV{y?*?5Y=ddu!Zqp?{^-fOkTwNd7$yt?`mKB}<AOh#@V{r+w;MHcQyeAV95u08
zvy`nq(C3Op{7pZG8QpbO5E$7!j6<ts7}GW;_JrwH(ykCC+L`yuCs|&;s~J(H9$SAW
zlrr}0sbg!BK~&y@oS0RxntT9gwJNzq1d~VYni>#g_wr-EudP-IQGc54B+VOeI7BuB
zalk`Y%wb+()CSzwCX?mz?S>R2FrH7h=OV`iXyb_OLviXs{4WH{(LDK%bk-MjP92I7
zCP~?hjsx^o->b$}XA`7BfskN4RRnr}*H|sBj;B%H0>e-FfcJd?C@snyyJZg#t8p>e
z@vzG{$qwucti<$@?RJT;(*KW04B}haTLCgEG0SaaRx*Asp}qZgsR17Gipfu=0&O2!
zxof#R`9uHE0etx+Tq>=5C$q}uRGSs>+H+d?;isjKjnM*@Pk%|?98Rj~kv_!PJY3Mu
z=8GBUtQ^|OP$3AoLL6uWYz>W{_I`z#Sb7MdC7+AgQjRT3?JCTs>Wp-|)?w6^G=`>g
zH7Nr9ZrPc?qPF4h{g+uz6~s!1OReHEz6LCo!H+7Ki8fHW_<$%|voljflU$Y4Ggj(O
z`Q^Opmktl}u8zkDwxRcHAow+BO--0Y<e1(Skx6s_j$?~qF(E-1jx|!-Wi1{iX((7u
zy9gcklp>*9talzt-^FK&)rVL}(ba2urkGHEKa(w@7;_>i%}`U-49_d`)0fD1*;NFa
z>N_<6RGk-gAx?&wUabnGb_6Qb_eEWm+r#)tjMDh9a#{H|{V5U(h{-(VCLbE7m02Ys
zB{yT{hR%%cG&LZ(u7ZA+6l3LsBW+-Q#v;CchD1)QX}T4)j+*lA|246yV$^cpxSL+O
zW^zK&1D%;BF&bRi+|HIwkvu87ZOQyw&X;c<)N+N!Vp0WeEScoIifpu@((D=IiRFS7
zCw-1i5n6v#WsZ-$v+5s1fV^Mbf3;w3>|g<<g;d3@HFy7U9p19oSPv^*4M;4{QwMNO
zO33GDCF}c6_l%fY%I`u2<;2s^SwGT*@s$SueAp?pnAbrf9&!*)Iq*F&>^1hg;K?rJ
zDzo?W{ySIAn~vCpt;nKwza|1uQ3hyKwtXsL0Moj%;lM5!b*YEe!rzW>*uBB9xLD1g
z0`Ofa8x<FUMF&gjk(0qEKDnEzA0H^dF9mS38OXWk{?cNdFN-wGJb4$HE}7;f(Hf~8
zFHp}&(H#K~b$YfPC-cf`)VR1KA}pKKs0tbS`W->JSnhs?_kyC;E!6mUuO={pNRxZs
z%OP35&@2Wg<<}Nk;G!}v6gns==Y&AHnV+4S+JLX%rWa|rH!ADHC_6dDY63fsU{IfN
z{Ubc0(>he^c9zl~D&!Sxmy)4rdsX`c@F8E`{pRd?-9*W?r5{87=Cui;7idOBmx6Eb
zeoMDxZ!I(_o4giyRW1GG@l~*^y#K!jGsj=J*N;N+Y(H0Iu|VTWVVa2uVOsI?t_*xy
zg<|??>(jwHoPWS0;@_5<8^=C&Fk{q?0VxPEFA(@^p8&{zXIUJU=l%MpSv_-R6b*iB
zuGNRGn*%-^L`Dd;8O8l+0h6FU8%f(QVlXvWlTM5~dHs4@WaQs)^SzU)84oVViZ0+m
zp0^ih|3LO`BmF5DIU%qlPCkP);Twu|Y@aQ<k<HOk>7$y-2adqKFnO~ynk2bH4Ng*s
zt!qUOc5as*BC|4aa;=KQM>Otwkr>93#?i=fI7)`{y4onRxKyinhZ{b#*!6K6j2dYL
zu-aq-K@c0iK?9F9y2aAQkt96MovcdKu5KUQ6311_s>#;n5sbJ7z)M+IxGFb1WiFPT
zDk<2iU-q55`i(m^=1V<bg%zE3)A|?s<y_Ys4p&^<f+@3ee;lnc#R}KBu~k<lI8gSV
z{f_d=BFsN(DNDR2{j))$0t@3Dj9p-IulHxlrR=jTM7waJOwJ;7U_x#`C9gaoop{c4
zP`@;=&*1;FR5B)@V7BR3AsLutb#78}9$LKq&`a?RIDOhJBD=tq`!X4Zmjt^%zUN{j
zGwvoJT_iXR3=c}QE^3TH{@-nxpoNey<>+v;Jgyu~uRr%ezTj~qy-a-pKCE(SjS4s~
z?O$GI&*%36lMogUYM-CHL^Zh#{Q{4<0xsEUVBwoKEjEt0?v2>=xGH{_bno<BiztE4
z!?S^Tv10dJ7Klw5_>bq0nxx-XCYg;^UO$P;aa#<dNu8yK(+s@Mo83TQoX&pP93v$<
zLp>N}J7L#9gsr)V%^1SIG=6-ujetLAxqcu_hnb+@w#*1UncMi;5{1W7Ze{r&1Uo$q
z-ZG=bsxvJEm5SOPJUrn-*LnL~1dV%)q_UCzf`=(t#owb_S)N$yNHfRO1V;@*N?*Tj
zVJ`f_lOXXVd@qp6#wIRnUS_A^>Q~H2HNtrlvUl_Kaa`k<Keu8pp#uSX<S8FIRh*rv
zy2)>`Kl`TMdB42F9{?Z0FNML~?eV1o@czd>E7i0AvF}6kW2MV#0Cer3oi8`&A5UAW
z?RTVc7>l2}Gc0(U(A%h<!SK5gn@@R`%b~no<(pp{+#)#Q`7|93?$^>UO_Fpi3yWCU
zuHnqIt@60<S~r@GhqU4~Avz<^(gIv-YsV2Z867f3!z4_pjvfCadf@&SEPke;jeV&+
zv$(Sk`qvGcm$Y$-UR8Qdx!ynbhtHci$hmo{GgO_Kboy)Lzp`?|hhnR>nzAyF5}j@m
zlzX;I1A`~+>xg6i{S0`ialj;XBWfsgA*9OB-HJ?b<Vt$f(cn$CCYaXEmrSf+iL)0!
zzc&bvG<;WMck<JJ)3eQFn59DNdxklcIlwZQ+%IhyYlZO%E_HUCQU^HwpD?5Of8K*)
z$T|hQyer~0mHn`1p?O?7%EcM^aVUo4)kp4(30iZqZN`wymjbeoOGw1?_mO%*D~iXb
zWoi|Dvw`A#xBnx`d#Ci*Zz6@OGx%NpUxuo*n~y7pcej7OJyR?Cd=^$Ce?skL>r4aA
zpZ)w^y9jLDkp?v&9#DssR1MK+0(wTnxc&WdEaLJCg^GbPSez?@+v~tG)Z}qnb~7rZ
zo4jSSF@iwhsKu3PRJMJP%#ePgm8K19%I!pEc%dTZ^~>$jN&OTeW>)7c3jm}l!?-{m
zZ^WF&>mLWsA=nnpbB3ighKr5PDQN+~cMq+j7)*!>My9B3W-4#4FcdBQ;PSnpE&4?A
zA5<XSpY|(kH!uWIY4P-fD!5?kudZS>G1x`UwIy9(-YzS>;-^*K4Yze#j$=dZ)n^~G
z6BYE<l_3N7+C5**uAoot@F5B=Mc8Qn_CIaYbZJ>?o4)Z!ydp6LSkH*Cr;a?fboO1J
zPsksTDmCT5TmL1Z!uMM7+}>-S&~-AGJAg_Ie`fn3gVWFeWAF;HJe_gHrVYSutbatX
zft(Y*2*M!MbR&q7UqujW=UnYWee~m)DR}d9&W%wrI5vR=iZ#<1Du)^3P083xJ>>WS
zHPNL$b*iGEi{7OcIo*VZreSyhm8o>Vso4j=K4gs6TT_B;mGoHS$cVHrKvPv;<Ni3=
z+BAs^SC^8cs|-nDijW_CsjgmTnUE=Yh49UI%`pOrR`8A6g2;Sm_0F3-1(X=PZ?@?z
z&^V=BvSiv)q9KiAzLuEB2(ek-<!6aMmIuX*`}j!HqXsdy@pEDbQhRUcpq-qDk8hfX
zi-vN|UCme+bFEfeok{Bwy!+eC*}xZbw(%TGH8_&ejB0@_Xx#gyjn~AwnfGywl7S!k
zp!^i5t11t6JOci<Xnfbk%qDP1U$qrT7<#xQ5R8Z@KMnE7KA)3^&NS+7?c{d})tcoH
z3pXOCCRP19FAHa)bA8ac?o%>)8fs;$81#=9nVi#K2E=sDr<O1>-+<K!FV`)dg+T}-
z&LW0y7+%Xo8r1=*x8&6G`oM>=^c%*>*~Z}1QRTdt7tt>?C_^_2O?quvvYg5MwaT8L
zl{GyX$R>8z|Mtpv-yeoB4RABqeBf6yRDmaUSJ{{$NO7K#F3lH`r~s6DfTP7go%`M2
zvAR**OYaxiZ>s0ZVDw&D3Dp*riyixA)11z5s(R-w^y*aLPqABR9Zb2^sjt>XdxuP9
zLj07?;-Er_Ar-N*ku0EPeLfVzJT*DAOJ0Y_R+i~0U$oCxd?2&fy_12BqgY-!UrpZ^
zUw(SeD%=vtND%@#$YjE|$A2zz9gP}*#dLh+%<8Pe35olr=?OMYQR#>hAL>ffc+8sk
z2$rBHTGN{iU=0}!$@5O-=~8~?pVMYa#iA4lz<569Wf{zDn67`F&nibZ=+YuXhu%;J
zzLL(rQM1c&uA{e`?VW0?N3zC(0lj@SEcxSN=20lXe?@gb&=Ko#Rur1bxzQA81L$a_
z?B9gsdjmsuS|l4qWn5$+!ymDQC&lH|DzlMer^1~K-oh0;k5G!lRk!T-nqP1iFrUKf
zib69mBPHFbU`yz^T`}~|T{*zsDa~g;FEK9piOE@s@r!W^8Mf-!4#d*3xab~iMS;gf
zs?jQTg$d)E&loBB`^|h7JzLwTAAIrC(_Wojg*^?eHADUW=~x98FHfzWJwXjGA_|?G
zG;emj#$dW^AmisD?yG`&w7GwG)HKE_JK=p^28TgzCA~N;;2CMfaJBu5X1b`>s6ocM
zT|d53X6oy5(qvjm+u{1q4WTT6-32Dbf-^m?d*5g{p8LA8qfNNL=zgWB6vEe|PIEwA
zd_#q>MeFY6*TEXVVf;R<s!nrfM5(b`Z*o8j!|JXI50>&)p%?VBrD@#gmASa;h(>&=
zSz3yDy4cvp$_vhkK2R5@?-F?WdX>bJA#WqE1Yt4tq1`JZBdJKOTehYM$JcWR4OUiA
z7Oj$=ip`g))aO-CJourkHOSaA3}NdyO{wK9AxbVLNB>j<c4=05gV4l8zfC00$EC?q
z^`#P)O^3Ip2Yf?;jNZGYGHg{IR(Uow7DN%#KF5fi&;9HI(pLc6(q*J7;=HG7UNmOJ
z|BaxLfgwOh@$D<!RL^RS%$TO8sUZHXHrv5e{Wps1-&pn*OHq=R#sl5{v73O4H~sf_
zw-1dpA-FF~RQ3G-BXZto^<#eKeuq4GRhMeqm=gGFa$`uu8#U3Z?l+ed>h%<@I*8G7
z&G?3=@4g-$mzJT(am{18zc1gQ;3H<B@P*#1Zf#n_S9S-HGnKD%MX!)dh^YuCM1mlG
zz5RQYTKF9KTHfE8&yPX}1pXMv8I2-M$G~C_)&hnqp9Z^d1-&RLO%Mcaxh9QsjWx4R
zVa1ox%2g$FQE)GWp-#2JAL3oKPHvN=Y4-Hy>8`r*(8^-Hb&Hfr8Nnl!N@$=aq80!f
zo8b18%p%23h=|t8iQcbG&dj9ulm>p6q$UDJp}4RcxdE(1e8sX`#<79pgOYAVYDiFp
zWEM};X1~Tc&THwX3ioqaBK$*#HPel_kDH}IeL$I<Cg0S`wl9CIT=Ydj&v>gIyPwBQ
z=ZVOFIkYbYsa7>Aj4Vh~oP25#1EKYN6t1dj1BOVlct$t30qwFYQZ3Ko)fKJ)jJJMi
zaS-Ls6hw@vaOHrXMMg}9Fb+2L-K1&%sytD0LK7PKY45(w4n~{uT-~(|IjDM15crwh
zKyb0Q)4|znFG@r3F176sFd9giI~HIk9c%q*TVlGtA4aIKEXsw2++SNGwXzKPIHOwZ
zb^DV>6y`p3wbM@aL<E+67PNqxBa(lQ#nWZ1S*F;_v6l+mFNWKiMR_dAV9ApkUr;E_
zIA=JTj7PyE^Ep2$-t%YYpZjl|)rqj+T_TA!#QutVdXLy{HDh-%cXmGQwV+O(oJDhD
z`PWJr^cH=|EjIptL^{naO+$BDdt&&);VS`aW+mWE<gLY^>^}TTt3VWbKF<cuK5OK*
zr7wODYiM)UQu1<b&^gl23)zUMj?dA^H^|8Keyz~yB}<AGvukUJKG{1Vx`g`eH=mUS
z$NUo*&DxWkRv568a`)dtu6_v`*RXQ>(Ybjz9?q2b`uNzvFI7~g_A&lcAJ_Lt+xFb7
z&|CFZ;&dl0r-5DHvPH(zM0+E{sb{0eU~QbtVTdBU&INc$E|`8l^pNn6k3pnSk?6nT
zeZXQ|e5WjWJl*+c(3hC;$Dh_(OQ}Cjvi8xP^Mh6Qx_Z2vJP0N>)Fg1}NsezQ2F7hh
zO2)Fioq<woB)sWY3<H6XYE`*LM{4^P;`f|w9p3udcfT$0xxr~)9{g<5rK@FSPI$H0
zPA!j<Ski3zoDM(>*$kU5z$a%jkES+B;DK|RP6Fn}%QsJmA`Kg6d`6b}7y8JM(SolN
z-!XbOQHu#*eR4^?V1-=%%BH9s2R}}a9y7$ZSH3EKV3(!vB1B}_c07DX+u6-&7A?HV
z^F@>KP)65*xCisHAt7Ci8T+4Gy^P>w?g~O>yG#scQ*S8STd_4K{HFvL%uYA`_lJeX
zUut!0e~qJQL|E2LsEsb&i`WY61)f{0{-`2BntqVzEhM9C>2q(z%TjjUS%b`yp9Xc@
z|LIv#b|ZJ1Bfn^fy??AJyLJ~r`xCHf5aMH^7%9STUZs&P?akHqpHk?CE9y0^$E`(!
zN*Lqo&>?9_&nMx19WtOAA7vo3acT%AG{_b&B7(h+I80K>I(5z6%FRk-c<N|{(w>yv
z<*l6S@p!wFfim>~+b9>o1rgD3{sNN!ldgQK6sk%gk*N^`(9VDoImB@zIl@o+W$JH4
z#g8KO$iz4Ixj(sr1(>^8+t|W}$@0Rk=IhSmvnynh|LI40_Yd8nAjJN%MmF3CCm(VR
z1Bn!wqQV~W*{u|-c>MIO{+~#>Pbdz-@n&z0`=z}o+LPSA-DL9RJh2>jL;2$U9sWJ@
zs2(y0`1!%rPqG8fQ|+V>txFqXPzja@bkqZSGnHabJ6q*x^g8QjbN<=OJ;}R9g74j^
zfasoe;9Y2yls|SV#xja0z@|&Dq{bpkv`a88YQD?<^Y1yJ7GD&+VmUthVd&rC@5Ctm
zaOn?M&!vcziNoh<3wvEU5k&s_5iRjG8Nx*-Vp03{wS2-7z*V8G*PTkn{)tur`}Kt!
zmAD8={6|i9if!vm79oNzheB~YY}(&oyEj;&=;6oX2V$r;T;OkMIJ=a2ZUQgX^FQ`s
zUZJ<<qjvkXv_|^gn#>!=ipKSxHhHxrhf`zZAeO_LlWBL2X^H)p@{23W){mSfe(KFT
zt)DVo&^vuef$rzBgeI&~jhJC-3>`wJ)%%Fl9boKi@q1$GeNQ}t)3AfSaOuj)@MR{t
z)cXzr_EKCVGmALY;`rUPgGK7`LK)Q&ISbaOYSCi$KSN%#^}7&8;NhD=wN%v&lDaX+
zwo)0=9$aM*Cy5y5?t-~LT_O<{eOym`1=F6|7d4sadDD>?LLcm)SI)J*L95?iul+Gk
zSW@b(4uXj13B-N)vQy~r1E-Kf@OWw+qDgx1ZQbHTrrp&JO{m<^%ye<xm2?WdV#8Nu
zIcW&jrmGH#)Un1GM{n_N+B}sQ_>8<$LQ1#E*QW-C>$Zal*HI*?tjr~g8s5up2@v;9
zlh{;EHW(t?L|jMX1k41Tb8b!jJBTr9%4+x|iw*0@Hno^N!eEsLSP6)#_Wf}`i(4|f
zeJDON+m{$C+q<iZT*v~v-)Vq6RxY^(7zc4M$PR#&POe7!cVn#nDC+osFMJzq$p<or
zB)(R`dC;z=nS=>4F=H!~UN}7q#kC1lN8wzWw;coEdndvJGw8vN4@7eU%_26yi;-~G
z%8opho$^%bewMg|BXAkH$#(?R<!TxkiJ&_?XLhQ$ChQPeE5SR&h1keB``hH=v}jnW
z#kCC96^WIQO)aSC{3^||_&EFf49lnt^S=6#KEf4IzeQOo_$b^`|3*a499I2E^Wiu|
zY+*MCK_l=n_YQ~=@cIk_R0SLvPyjqtoZj{Q{_sPD3u!PdH~WMkQu%e``lB@N9F|?)
zZ;#JWENv?q*QeaWj_Q^TrpuOfpBUX_s((kad&Q6xm<_L4+#p#B$TlG>WT?9I?Er%b
zQu<B6TiF|g2?rTLX9C^Fb66Q2IS;NZ#{$RIT$Juq02x7k9XaQw9`zeW5#}09fQjZs
zOY@;|@uN>qpx??8c4D5#S<V(c$O$YGnQq{PW(D~Ch?)VQe_8BeJj=oG@eU)<xt#|#
z-m_Qm6DUX$KO#k~%~;3;Px?6)ImPbUQ)1I3OPC$?b5pStyRSj)K^FqUN@Wrj{Hrc6
zA+L2vJRU1t40drN?=aD_WuJNLUx{xy72;mWUT}FzWj84D>7Au4a#*PLA@ajr@E`mf
zfBM!3Oa70D?AP$~pnG@~Qs5+Wt=jB0o4B|9X`#Oi$9!Buxqvh{uSt5SCd_5_kV?NJ
z9_O1WH}-9j?2}NzCg9tq^>8~<c!FRFly-7Nte0-5V3<8kQV$6Ammeq3$rWHOPNZt#
z!2;LErjaktHFB#slBY5z#E|$-y8_WKf;huEoZ@oBtIu_V0rn-LRW>;c{h9?of=@Pz
zCizG*GC6W)9i(70a0`Wf`Hs4E=^Wy5Eu^>ua$Mi_APFT~DZ(s|Fs&0t;^ryf#=zm>
z@~ZcZgSm8ulDtR(+fYO$nF({ezh{Fz=v9E8$8xP2+Gq2|Qsg}&ySs(?6Dh&?{rdwn
z?k?$P0XqBu$(Cn|y&P+oX1tk`k>NA{jU5s3k=Lkrac#%hp_n9%n$PZc1IMjFpesgr
z^)P^Ho|0S;`nAV}Q~t*YLfDP8tv-A%>jyBjs!PKXW6J<B)?z-Dk^L(`PU;Y#%nb@D
zFG@qHzkU+vH9hkLXo?OlXBv44P{pgFep_^Y>xwz65quWDWe02)jzOGTeh%S7Pqw@h
z*>#n}7m~yu*JZp=jqp=eKqL!n8-6#5UCChy5t}6@qJ<_!tqgBA$wX62M*A9ix`X16
zxwp_^cI8p}%zVtU08UiroUM*B)Amm4lW<@At!Y{FO$D^{!)13z!&1Uys8r;A(jen}
zt~?z)#7R4a&G()JS)RJaEi5HHumZpS*;m|SB_$&>SVV5xkI)^GElZP`pnlTjx+@u;
zURmB2z|SiA%^hL>iY#_(C-0M6uuUmV-xgd%-8a^$$+RuEUNukNjNq$eCFg%6qE0y!
z^6`bPe6sjGeh*8mz6TkR6M!+XM`q2u@?}9AQuo;B{jN-vv@|srOG6kZS<UXN4&Khc
zL2u26*(TK<XzQ-JTP>kj;a#KyO*uzx6P|PdG4OND^3@MafH>%wK#l&Ar*8UbO_mE{
z`whtZ!TJ8&WgmMJFsGW`Gg^D8OExQ6FhqdGc!JqKtlIZ0Q+$p4B<Q+YOv`L-c0un@
zL9D#2xPmO7M-e=ozkc0$&Nc9!UIG`k8(YiSg0u-{?FwJbs1-;Gc}|+#m?<7ECbPVL
z{f$)H)tUfW2tKwg!Sg<rpU>C1_13hhhdrimPm7tIPY#X0py&urEHl)(`ZDKy<wnk%
zgpW7T_?muEs3BptdTuELu(!dxY;?(#O^TUjnyRcg0eP#3{fi0N{ch{C0fD%No<qx#
z(Hs8hKSuW9({JkFIW+v!M=S>}Dm}a%qlTo_)<6*b8yID4f=RIJS+4*%hf3ODGI_4+
zl`JJ~xD7#AH|zq=pfU^G$c6zC)O~2hPS4uFZ!Ska_MgyR3#Z-Bt;-we3hucj3cy9K
zm#j9GZfKRK!j?M0Rl+MJ-Z^>KanNv<UJH5ZuD!wVHw_OMAOeYmvhzqq&BQ@Ko9f=%
z?ds9LuNay(K27w(@Oh#d)UOT}xkIu>{(*U~q!a5#_MovAXT+)Z4+ODoRil#dI)>zH
ztb))`e<g>x%`wMPUu*Q6LkQoOqmO@OE7ZN8O!(?U@sLuKcxv5bUG4MEuYqn4y4llL
zIFIv=!b<W7($EQa;dxo>doEUeL)v_K5oTYX&V8DgOZHoWSHo&l?o}-ND(~BSZ@zp4
z8SQlM7m(R#jBihy9XeNP;klln`Ww^aKfPT!-N2AD&5+mS$tO=Rw;OoQ8k2MUHhY+J
z4wdo^i;b9<4<<_te*6_CShYpatVO6@c=uz!Nd(u_KHL|gR469Jgp&**HAt>VOZ6-z
z7;_P9CO=G85(q5h4}VRwIKE`4uqLZVylo+X=2f~$%V4|tAJ=P3`(-)U-yBXA-eX?*
zyn1xLU+>I|HoLCQ3^wWB4M&>ib2!Y_4}bwmb2Gmb6JH8E5402o*PrRPqPEGEuWPm|
z#TTynxsJNm0<jXd`ID_KAfgD%mwtjO&ITuQ{e~ZMQ~Y7y9_oB=+cnGmVO_KqFmB!Q
z!FNEmEXYC5;!{4c8`%{WYXdr7ZYUdU__TRw`g4NvJ+-c1J--Gm1Z7>C<{51eS`D9G
zL%DwX=zMFb7Sm8!Yjd{!J{rIsyl=Z39T-eki1gPU5BJWk(x{RTseQ&^n)SmgoYCWl
zE!^7iO9Sd)y_b_}>k6>`j<M6#JJ6%%zggGL_Ta@t5h`UYRWT`IT|;K#`48;RjZC;h
z<Ciq=kwFi3O^U2+vSV8WJMkb_URG^pP{%$**d$`uT31IcviJl+^-KjtPAs#9xWu>J
z5lpj%`XeZFuC6P7LiF#d^8cq==Kt%vZQefo<o?(26<ec(Ay0qw%BzIjX{I|fBH~HH
zLt${!D&2^p(;7rYQ`CqYHcqo`iNBV3Q)XjZC(Ol9&+uM1nfd(W0TxBRN(`|K23^mh
z4ABMd17X!RVpkPgz?&*W&9Fvh?21N7$JaA1z)3h`m4k8K+$AP=t*O(3aCAP6gS?iz
zx6`%IWP%dKupWe~zDhTR6UhbDV3bZ}s6sL7Ie^VlU$b&2nGOJ7l7S@~O#Dzg+NDP&
zuMHETKge-aLNM!km<a0(<{z{_1k)EF_ib^j=<_xnEnux<Ypf0}N!@8<!nTRjET5du
zIV8zoH`ikkgU<^t7E?L3!^doFXPCP<)+oaAXB&AFPig@ZlQ1Cz-}{3)$K{D8x1OA6
z6UD_zOYPZ5%jo%N^Q^aC&dEicv^w)ALR%yu@)Y4$ilqH@<1M>Y)v-xht1O>KXyl5U
z+Go~UQ#_PmDR_lvN#m60gQM&FJEYWUhftyqY=oGgnGUz-VbDS7h`g4(!+ic=F>Wfz
zq+r?fbMMTq@SgHylRwM1m@GBL*4u8ZK?sEh8`2LYqvw`)wPp}Lmz}NckXnOGeG_5s
zD23ibq<?xp_mR;JL&%p(EEpdH%Z4A_F!J-%>3kC#4FBfwIzKB89HkhSD&w|=UNYBm
zWF91`;ws^nsquzcJwDHIjxciJ)y8@rQZ_$9+Pl;q^zNuNCDTHyH(oyqOFqEN-eAq_
zCF|++4Z*2=P7YBV6c|Mkgk!_8k2J`&k<+1{Mv(8}<1(A1GjT!l)~Eg&g3Zc|f{jUo
zD>ZFCFyLd0_1yNHaP!aEW8GB=@7V=5jF}I|LC6HzX4ng5W`JxE$l`@1M?jvy^lH_a
z?0A5V$PQ9yMfc7^{iuzt(nsX>8F_;UFCRC$0++^XnH#UYk1jh!g>95%T?iJZCCg$L
zjf2I~ct74;SAQ8jfXNAE3|EU$_gho~#s5c?oj2$B$O;ii$X450ftVzv*%sdHR1|kh
zLNf*AEm(1oHLMyh6=BI8U?bIBKo^yRH_6gwM!N49Bo0^7#<}>s|2=O?dH4EK*n?+U
zqfKV8R8wM4p53Wx&kzQ5vyVYvykoQvW1<Fe%ztMW`Ucmvd<Z|6Phvg3J$YHkn=7m2
ztvX0KGb~MIAb6ac%{&U&=-@tkQUCST%k--a>`V7@gD)4`DKP#C0(A4BXFq@v`G!`>
z{bm?GQ`gNkU9~)*a6@!kZDIU{jXG$B+rM#q52(sAHoLX#cWQauGYC;Lw?jMt&92a<
zkLJ85BE{Iwm~ykk^HY^`TO^_H53y&|SU*#%o^nvK*YGp=W=|7Vt;E)9OfxVj*<NDB
z4aaq82?sh9fCoec;|tzKMnU1p<54k_I?W1-0ihj88pXqR-ptQKM{<FqX8u(HInxLd
zFwFS7$Wc@n7tb4Yr}k7i*XCqS`d`-7r97>#7egxxTV)44N!iIYp>8UZrZ$z;o^B&~
zyRX)l0G+7~0WD328-W)a7txo=V7}hP@`aP$wmVk%iEB&rHS(eaeNmTe5bhOhgmCoz
zZJ*(Lo~8N)r|B0IUVn7?^5KAl{b=z%{v1lT9c>tC;bl*q{68XNw<Ph{OZ&j(q99qW
z;T)Z{4j)f!J=<m-;P5~0v+J@<_ifeq0r2oM#~%`2`{*lCh_pTk@^8a?te-wWE1-ib
z#+-h=xLeWF<+JQnt+C_;6DzHEHv>HIolbbA%&AH2<jO{)K2Uo>nOqYf=|sVcWOyE)
z_(5wP&E7$uDY{g7b0(PM*N8#MluYK`u~q%+w6dKlTCR=tTq-aU8`t^5i9lM2R<!xt
zGyAm7Bm-d)vp00quwSDzDwgG}=-TH?7UXS<yslcvcU|2nSis~UrgomLbbu^WS|c|x
z>O!@7<>->^Cv}jrR&!gLCe>FLkNMCwYzg;LApHJ^jX~9B%R#P4_zSJE(HMgy)(Svv
zxd%o(hNJr$!+ce7-q<<;lXWa)a-5Tzu-%n~yyBs3U1Z$6#6<i9arzkOI~g))_|BEe
zO;r{wLs>oq>@<68g`QjK=Hxb&mh0Fa?^{|(LxDO&Ue((pR!%V%YrgyV>X(&==0$EQ
z$nKg=_N}I|B%k{@4$Av?b=K9se-d``u)FeAHEu_LGP!-baH2Y5=(4E}sj%t?51q(N
zr=I%vE6uibSLAK|b}iLaI+Ce;@$fsPB~vTBH{=z<j4*{h|Ba9COAalMqx4k=O%|lj
zzi|79R@LxV*Aq^!<!m(1^pQ6UBSQJ9FZ?SVfw{NsmY3>$+Iz5(b5Y<^l*RL%^t}Mq
zRlj7gk?v-|-D=<@hq8umc@TuQ2m?f1nmeYmiueszWX%LWsM*cakOAUIWSMu+@B?YR
zsY}%$$dko%+Q>O$QbN1?Mm!u%pJ2@y^7YQMq$OVfD7o)wZaTElu*1>929~=nHjtJR
zz1lQJF6%s)@N5{mU-Z^Muz@5zu$IQ(KXUB47yxjlubc3E^cUr4!pJ?NU&jX@U&)N1
znh1zdHd<!S5VT1ZG>11h=_N7bP^P(+L*EWiM5P(<_rz<CFPqjglMS&qUK>SR>Nd92
zRhknGf@Y%>=rf2&;j0a^C-fYNPf6KSYM8l(cNz=z9uXJTEl)*^evJCbm2cpgKGM%N
zfZ@z-JmnYbvuLdL2Mz}?U-b5sDj&9#!3w0hljYFm0j^9GfW7Gf;bdsKUQ!K>#~GJa
zw-X;ks1l_NnEEBJ30vwXEl|V-8qyciINdkCP5#h>mhJZ+%9pl}uq;>p9IH7oEr?HA
z$F<avJ(D>AgH7j!0}BNw5f!KQ;GC+Fqbo*}h0$}9B{iQAx>opQn@+>ujAsd*st}tS
zo8U2r8;A<G*jgT}g_?pXAp6l#&BriWq+Mn#WLSuY`176f71n@*&7T6|O75&cd6@P_
zkK?rMN(5OmsGu{n$sInga<4m;7@77`Zh!F_mq=3EeQdWAv-u*8#5Cq7daK$%d||&l
zsP15aqLd%Ovg;Le7&c&{&Yc3CkN!`(hXx!Ucod|e*ZlOQfoFVS8PAwkX(*%|RI$m`
zrJWk?fLAD8zU=r$t|C+ty9*)v3XGpt9DqEJ3l}O?&C9|*$3cr0p+i<txMxoOZCN}2
z@#WSGd|$8)uzwdIh8*V3*Te60yq#~M8VfzPO3vD4%<m}pr&G?2M)B*u*Q%yd$txzo
zs<0ra0<mG91D5eaL!kh?JBuR;i~0~Ciws!{@`DE7ZtEONw)rs0%j{@9HDe|Uth%u6
z{6J|yd}u{-T%xG&X{Dv-{rw!;<Db<4?$31La50f~>`bwKy5n^@8GiMW#Wu{ip0L|b
zHvidP_LGS=Hnty`6z0a*N0qhF_Qp_KY&+f0Zilg)v%ZPj!lWq9^@w`ma*B?SCG9Ca
zoc7_iJJ;y{Qj<;nWTI_YRU@48<~5m+lvGuH0U3>ijxkC+<Aoo(ef+-I(EUMX$i(nP
zvmx~KZ*Zb;cc^GU&PJ>CQwJrVrXwT!jkcXRDAI{L9N(PxC(Ls)T73MfT4;a{YTLu-
zKTsI3lgjiSY})(VqqWV_g_{ISKk%$^nR8PXa%j&$STTPegWkb8GIEV1w@Y5j<&uxT
ziZgo#c?J&}rKKVu1d=hq!mreO^Qe*siw3gpet!3rM^ypiF&S-1j85pYCyN2NhyK4q
zK6qnwh5RAgWA0P!ZaxeCDneM|&lxhT&T12(7qZ#zSH*0!lII~wuIFr5Ez~~vYM@zN
z9M6c&fV6YV2o(yYa!DgLL`mMAlf-CVQL=R6zRL%Ad_{P@H{~W+REYjhzD~ZfA8-uv
zB<8d;a60d9%M7u9R`?%LcS={dVzJ0~*kB~hG%Z~>a%c#Pq98i!e(LqaID_I0aPTRU
z)pTdy?DJ~HPm@x)C~Iik;sEnw_8fDYE;UECvN{)(ZnTZ!zKw|q=+<C{pS|huE4h$^
za(6t3Wt#Ppqw?gTeeqiMULilX!fup3{_zQ6=@}!b$Rd7DWR^o%#_@h@Npy8;#^uKu
zEkB*!y;1KoG1kMz);03w2?R=0^9{PqnVWhBQ(gU|7+SJXA}?Y0L2_mi8ZXdCX#YO9
z&&VlsXtUV(;Y>lWxcvT<P@~JSHgBOW*3E^qy(oiljY1Tk7EJ;WRCrW8B31Jn^g4S9
zkb9pf;MjJxc)b$zgg?Nf+90`NmEr5o+YcK*I2;;soGKyva<m_x=83fp7<Ppc0F9Hb
zyJHsJr|=Jkvpzy4<Wie6kR>X0A)UtCXFtj-uW*>zfZCyM^p^$B&VW99QNeXrhw`ub
z;rBiyaJCy+sMyY(NiUhHnZ)-m4#eC$v2h<hw6(8Z4{6~k+J;SgpFB41Av4`hViyOh
z0JhEgbZA#3liniE_FuUV)08~&8(06bOR$u4d@n}YZICMZg40v<#dQBnD`kkL{m2gB
zHLGjhw*J7|G-u8^LH<T?Omv_wasiNpSxr>uc%<&(B%n1p4^g4~LLFmox4{;g=|ZJ_
zO;HLxw{N%3GH=6@91z@1X?U!tSCng;2ceT^s;|khWk!aW*_46QYg6tZ81C%?t8Z?f
zOTnmJjXbxp`}avpU(^gF{o<p4-sFzs41^A~D1RJ;e&ME+yR?$wb<Ya-kSbilR|1)%
zIs^1C{XMY$5>_KDNn$K(1q$azO~cpYnxcHkb9R#>z5@P_cl1PLIndD_J!|IL+zzx5
z+tGz<Od*+Cmdn-=jYoCfH8G)r{C&OcZ?!q=qb(@GmSX<L{Sq+;e$~}=7+?_F5oL14
zdn>YFojE`On6mnTobr4_(>LZ!WcjA_S3smnmX^|7`qntT%vD^f8z6k(74Y695SvX1
z{6*=N0fVdkQxY`Yc-w!2juXXiTjli~Ru4ofd>0^WTXAZn=$$6mj<WJzXjMBiI<L&O
z-i>=sUr>Uln>(@uFDHpwc8<ZfCq1TJExb|$Yl*tm{(U|ryh4`74<3YOZ=}Qsy>8TI
z!9%Q7Z`eE{fwEe~CU2o9SO=R9Q&y_2z?wtNDtaa6xyIdwE|iolKnC|X1wj>Hk2!zY
zHwp{BEZPKFeo}wT3psG8szNrlXezodnR$RkrlQ7Gf{3#oC^b3qw^4;vX2Z^N96Qh{
zY8lJp@jpjF=4H)EPM6Y=gH3Yki(&i5TD#?*3Lm8+r7%2;6`&A|{_7AlBTbG4drZg;
zEQ9+Tec~;7Jtwm1B1@5G`#CFuXKbQM^d`CAp6P78Gs7;O(9$)>#(<0nc;^(IjzSL)
z4@z%lnVn{~&`rSQb)9%lZNOX{GtL_Hwz5QB(#4uFW{|U$?Oo4zDf@d1o6}wJ3yu-r
zPD|Ohi9?4r>xaW#RGu>y3J*=D`5GLZEe8B@9P79AyVN6G%VDqmfwnXnw17d+w~s9>
z+{qQe3#Ew>dTY6iH!@ZebKDkRGinT74?-TRETAzVW%^!!?C$RZtFm>ZsDrW4cxoMr
zx;=K8Ivd3nA`14VwpW|~<Q4_Uyt1C>hCcmV<QrPipOkZ{+SBXxcJ{Q>aD#Ww=O-+U
z{S7QT(1KuFIg}tBH6Oy(6P6d&GZd4dm{H@I-Wu@&^MHrZqJmpK4}JXwyD7tGd|fGv
zled|%lptyHS~U(r*##3sd7%lQqQBE0-e@W(zh%TI8dpAjz#f5jPIk?tD3#lJC;Gli
z&?fX99Q(JZMR4{_iOimu<pwiZi;5Op-Va_G;kTVsT&m{t0;BrdKa{+I+v|LJx-&aj
zU;2sEJHd(>DJb=#|2@SS&XQ>1@o^7z&q9Aq$t~1!mOd8`se^-gl+XBWoJW{n0T8FX
zqrudqo6*cOHe%zHtZviTNTRGSG_O?>rLQ|@K}Kh|in>4Ye^K{VL2bQZ`)(*uq&NgC
zP)d-J6pE#V0xcTcC3q=LDDKi0mk@##D8VIof;+Uh7A<bYwNSiJ`~9=`(Vl&>_u=;)
zyfbSiCz)9*Yh}I9eP5U6YDdO*Ot6G)l4SL>tbTZ}-p(h>g#pNvO<VZ+H@lAmBFc7o
zlqS%@T)APX>buR)vs7voboFLdCr>_ovtw71j;%`Y;)6d_30jETs%cul7gv`8(I@V1
zcktR;zOQErey|xe<VK4PatrJn9gGp~59)WNs&!81Bc_9W*GhT)v9mHHr$crPiMg9?
zpBq5+VgXimfq#ZmqnWztK&<$9_~gm=ui^uSwh<=Mno|7DrDjm5=0+vVXRU~t??I2a
z_Cm`(m_m4l0~vpuC(!9W@+Hvx3CY#KBS(v^>3Y<;$QDl#Er_dl7DgRjGWJrE(z?}3
z4ydZ~@COn@PA=f5MQsvNS+?bknh~>T@_KGm?y48PzJi{mj|52W#tucVNAsq<5Y@`o
z$n7wSo#gH+r_h%?f_;}QH0Oy)@1tqha8n!Q0#8XvL~_jr75s)zCJ2REcbyq)Q*M6j
z!;5PQwMI+c#iky!9wTY*<cgwbsGmu)jj{2kD7A`KpRaFz7$(H%DV74ajij?eBeQ2E
z4?Lo_zbn5LkgVF194;M|@+0|K(af;zX(b!faWdGdkio0E_|Jx-grMu<$kme4*6H;6
z?z50XHir4|2n40FCiGNF&5G}Y-Z@j)$OuD{2{2u08fq29f?jmYguf8gA1Fd*bB}2y
zS(GGuPMFn_kYKV#h7XK+bVWq_9X9oCjp?#CvC6!E8lU&)VO48V<d||Jcu{m6vn`<e
zflMkyM!Utz+-G{hQE{%5?9sclS#vlgpf*BfX=PS<A;UJOrFrRht=T{Jx%YK$5p{nG
zGrb>J%-Mf&JjF-p4SNkmr^q%fZyH4g1(=ePRI^soo$bYDnao&DA$!Cpud1^8LsC;s
z4L}@wP?vORW=vCz{Dx%5Z78?(<uyLlpwY=QY%pYAdOhxrRhdjKX^>8ARmfk7k$eyF
zLBwTElV|Im4d0JLFTe9`+fJ*va|n=?LOs;mY!WbX&yKPU6^rlrvezijIofk;4C4B5
zFwDkT5gEgIgnXx>WIAaU5FYGRtO{G}X_Kbq>X5Y?#JhZPOv{itGrd@;+r#u&Ichq*
zB`f)(K$0lA?YG;e@siW54PfzB{1v#Qh(|;k{jL!~OQ*#Y!N6hc2P-dmtM+#5o&mjm
zlH*cG{Xnk3Z`+SE+wj~6^y;J0-pyQ%dHng)qI|<lS*i`_h~um*oN6=osi(z=<uAjj
z)f6eb8q{mX&8KAliKnWtR{%6R<9>oEdi&89$?v&0h`Tf1?4L>2ZF60+Sxg5J%_LQW
zbETON&vOh}<kE=C@$+ivC$;60)M%H`sY2&cBjN+AFxg5o=f&0WCC@x@@$?v?t-?eJ
zWWuqPD>%)MZOrWk|M#0-@-qhcBZ3sO!GE^8C&_QyZf=&h;C?Nyor()@ZAzIR`YO$v
znYS0k{wsW<+bo1#>Iv5acNus@z^@T$Sz9}KzwNN5YRVjyU{=EvzSEN|D!(2_N}X3&
z{h2=ock=>XZ=D_+UzVFJ2HFzbiI%4w^Zp4ETJvSN!&Sr(cIfBxcIn@5^*M)@<En7#
zi}XWA<sG6}&Zl?qeS3r<O7nQMf(o>Rp{VRi>P)7>jJ2FDakt+v4VB_bd|K)6+LBaK
z72vHI+&<}{N+y6j$!ot~pPTJ=`TQlR(<i(5$MGpa!EpRRdL@a=AT)8KQ$n6$LvCxj
zEjmToiQPGtJVGYh+ltS$Eu~%dkzyL#KmNJn25O$*_Qj45=%;B5&+n2K@jkL4$VA{E
zZ#wZ;3@+>m1JxCl2$qDl&0R&%mL%JE@kyFcKLFhQEOnr_KWIO?$2{@-s9VJe);=p~
z`q6{l@!4USJMS!aRC0|TouBx~vOLmLW*Yu~#`6EC9zP9v@FaEfK71e`>77&Wuld5N
z@9U%oR_4X()-%W1K)sGTCZPZsE*))Jv#T6RB8e;!7j>T;mHcN;E1`Yox$>2M*Gg2$
zV?KF{$Ra;*$5gS8nwK;k*87>YGKUv<Jn^0D4@0|+M2pLcd9n3up9=7fy}qpXnC}L}
z%-G&+|K}^(Z?{doLd(eI3z+B%@`9G?NQ21<FAu84Z_fRaj-*1-1jAiTyrqlMN-`@`
zR5&n3k2?{Mvj6XUB8clM2BO$1!$OtKc!`6!bf6m(8W=>iNt3qizH0e0&g`dKuSBSi
z?Ypo;a*9%3q`BRX@&j<>AvoX)zCxhaw^ukxCD#jUp9<YR-lKk#bL4{zNxXBn>?q9Y
zbBRhIn}f2zfz@lglRM)35REjk)i}WZmQbu6y-Atkq!@(m&0t5Xv^MkylZCfsJe1!Y
zJYTsEQxsjIm4xc($Jl*=mmrcPp`BE3ii#8d@do{f`2*)b76sr3sI3HTsaR<TKKVyG
z#DB0UU6|`HjXhb{E%@{*=)@aqWYJ^zn`^A>5d6@lkN(Jl23w`Vk<b|JJvk5c-qfg!
z;;wz5Xp#Y^=GPFNzy&tmf}Z$Pc)EBu<XP$PhWy!VNn~{SJtv1(8&vO^#XCmY+ez!F
z?>u?JYvV7vTf3|2YGQxYJMqwF<!9A3$A$j0u{De*$`RAZAJ@_a^FT-y({In93Ht30
z`9UbWW#~AkGzky@opFu@>C&2YHOUhiXA4cOl$pE^dEnr<PXkp|wdK6CuSFcj5s|4G
zHfqI;w#n1jZXc2{-;V|tm;n~9D+zyra%e_9csCWVY}EQnn~)$;naku2y*g0g#yd`g
zf>Ff;VhT)O)bxUX7h0GQzU{P<XjYe)KJFDftE@l+4w!e^!Z{@iVbUYre?n*Wr+#>N
zBDdeH2o87S+k3y-p)R4>Q+l%Zdv%X}cs(GqKA8sJkCMbuKGo3Et%pWjvy0sUHHyOk
zo7NqhF`V9}lj^#iZ?*Wmjpexfpv>G{Wp#hM^}Dy?7SYWWup#a5aEWBK?73Pgg)Up*
zXj@!%MCzE;=k{mMNZiOcJT*u&dFf~nh3zPus~vG-dYdIbfKT~OQA3SQkf%BG(`Xj`
z_s{2^DzttJKrE)wC8{5T;1uc5p&P69NTL|7tJ&d4qKqk$$3{?3i}NQad6_s$RI(Kf
zl8fM@tP3&!lo%|05{#Np=-V3SZx=iCbIrbqGvgbSh67)D8elMfWSkY*b+)K8t89Wz
zJTb8Ts;r}@7vsd;416ql@=~PAUf9Ub!gj2tyoJt?@E7dfO~&sR8%nEWA#kZ3R}RWb
zF%f~rz?-<=_9H<|pzl9lBu>g0xcIXtif~-w)7et&S5V~DA1?oDAL)45q=jA*lCaS-
zK~qc`si<F=^TQ3-3h52rYuPrFpGw{b7U=~aT0FZrD>YQkgmNw^?}h4gs=c@8Tsldt
zwpC9&St}m1*s6X*^;yDo_*hr*wTGmevY&CAc%^lUva@hX3x|hnWx>4a;NsK3)xntQ
z4b_12cWJ{%R#dMu!c<@6RIU!>aM6y48@fyMEy!DZjTS8}V(cwR%!JB<H^-VrB54LW
z*vGjeF5r{D24h~gCPctmeggM`eufuoO`Fq1r15l`u|+JY@M((e2Yxg2;0px${nl=+
z39(Qbq6O<H8i|MyI<00#vXztT<y@8&LMz)0fjE;Ft{rpAEy6dPE`?veqo>+2OO*-G
z^07x!Z{V5!5AT*We$w(uaQe7Wk<%Zim=sV2iiOv}vchMEqrXw7n$Zcv0LAowR*-?o
zHu^!v&8?^m@k#XNtH;KcGr2Ao(>cK&oI@m=m2QMNTO{u<7S?klndGs47xp8S113+L
z2BJPqYDA4jEPGP4GnjYL*?o0$yYqLgusGMXG8BP~#%M19GsKg#Ew60DQtT(7jB$6p
zw47lK5?l>YM(3jX%MTi0f;JD5`ya|=8@0zawQ_yvW<cLmCOF~PrdXS67WjPK(_-<7
znx?xk6sbl&LV}I=KA=T&1AoD5Zi0L0u`SXBan70V2AdOl#L(O<SJ}VR((Sg{dR}Gy
zFUR8%LeFx__X&+ax<>>$ZA{CZKX(rhW}(BhUF8EyQ7Lv7q%^O9$#eVSM#&W=9W3$*
zzro!yGfmY6DSWl=8OPIf6<g}%pt&clSY#f9F`;+Ofsh$rhesSG%TR5Rz{^cmM)8MH
zJHv^x;EX<M;gPleyq#~&0y9Q>eO?-h;14rtnOl=jKHfkB%!ThBR@464Wb%X$NyD_>
zQrY`tZoxbF?38TvmXUhw)$$lW(Qi1`?k;Gd;}db9A-n#9)$^|kx!%(s`+S(bM-H;^
zqMccfUk@@7qG$Q2D@mSAW)9Vg?`m(V)jy!c*bA*X!D*qoBJwBBM=2|pSYG<CSP&Nl
zQ}KyN^0{Dqwj-0us9{w;`jH~YnD;_;^@W-7n`}z?o)qV2uLqui+?Y<F$z`7j&7hVH
z0AVVZ${X$lp}fj|U9cR3b+*9miLgQ$Q&D?JNw-JK1Ec}hwMPXVTQXmhtiRTN1%hc{
zqRJx=xa5E$dyOKV$NB)BdpDS@f`T#%xA&CIbbA=2#I2_RRr$~I7Fu2LLG?^2L?{Ou
z{N<Gg#x<>wUpu@?>4jTh#Za*=FldI1o8DAJ2$q#WjBKW|6xV5rqya$vB%eDJ%F&es
zlnzs#g_4?~IRMTn{PKf9!o2%w?SbYn)9uV|MLWS(nnO0Ucw{7iqSq0#^VZb@N6ho*
ze6-qO+a%cnX85`>LEWSymdeN2Tiga3-~u+KG4{Wq=e7khzvkPWC-DV^B(^!Ds9)@-
zCaJ@%BplZBH8;ct4D#EmUerM*f+uJyL*d)xAr~`mlW%Rw=peoOiI1%>EWagOzHflJ
z6<CfJW&2mlKH1(D!DB{#Wq$QnbhGE(lC01U?B$s97Pakn92O*#!kfNvXA+v?&gO!E
zH_j2;^==#(>_d`smvsF%`{9tGwX6FE*&A&RMJs`ut=o%jOe_bO^k>#0!85!mk}_X2
zWREDs4b2r)LJZI9x&9dGdNs;uH2_>#%2hk*xz7>P49W%xr&2$R>07H-#|)Dlm~TUI
z!NP^L(PFYLRzsJiL&ILui4^^xJo<8JV35Kyx4LvQ&8UyW5p(4?^sh}QLRdh^y>}88
z#X$zKCT={<MV#7xCxmd3!PCl$rtWmV{@^?UKT6r2VSKBMEP1WNeM6|Ar878Y$Ea!k
z^F&!M_Mq2&ZBTvOztSM1kYlw0a`U5KQKLp=ke@S}OeXA=tV>(i%#$xDwLP5gyJxMK
zziW;HfNgl*PIF2y`*lr?E?fl|xM<4R99bA`swd1#UvN0s_$1aLeEN8LH8MW?4kWv&
z(`ob897s|>%p01TZ2p^Rb=&h|*;f8XCYn&%Vu(^u+bvMIYm$p-sP0TWuS}4{MK;<N
z>O7YpG`swK*IAy&cyS)*#l`#;vupiDjEK;MFIXhEew9H6+}na!o`dR8%)2=s9{QDW
zR*wCX4H$nwd*kIQJibkBb#(`Z?Dg?{v3^dciw@1-(SGH1p6&aYE<}ecLI&hpG12nH
zo3tW!w9-PXHo-hO>Q+q#&9o%|_>-`u!*rM{I=?r2RjyZ>x}#cXnJmwxMnCYmr$}HW
zg+L6_VKVwD4GK6!fgcq%01A<h{#UGO+tb`y>TL>NW~L@)<s~_lt`Ssf^1<*r>Y_hj
z$2CAlH&{qtazGPKMgKuqO_mA$R_D+~-P<FG+PwV7uvaygJjtBz7O~-F+|M%oMI5%)
zIa(nP|0vsDNUg!fo3X&3+acEVm7nSm{u3ur*6vbZWlg|)0OS003C7c(F-1z+i8qm|
z6(6Jaxg}~qOa$^;LaXvZ$TU%@dt4gs3qE#JOtJqft-r$J=jGzYra|5H4;bfOdaFrs
zaA4*kXccTcUS*mJD;5WcqIImm3X3vEOm33p$){b6`rrGs4bYF!Fc|A*GOzKknPss@
z+FeeI-$L_6_exxh?}heCZMHfpeD+6%z};C$CYP*zSy;doUf#&f4i&;kyS;YorNK=0
zLrN`=w$87^5N2q<**r8-J>%!YZMOiZk|d$z*^;_<q|mZ8*Mj95)btS|&i#N|7{ozo
znTibsC7h}TD>tH@1$>r=fmRAIPt#_v8Y^1$abL=9&2s!oDAv2{z{0Y>Ta4p!3~^W|
zT~FublGdI)r;XTeKT+DS)#If?=!p7T8-q2yQ;iwktnao}p&mPj({h&a`c<esRV!!K
zysVhitfSr0{+5S`;T3-C+$+OKFao}kI8&XzW}4I9ER^ALn$%)w=sVMwf1-)O=9Wac
zWfr9o)um={$ryC3t3cCsT{)c?|E%uUF*-zy$Rda@X5UNF>lZ~#r^U@=j56)$lgT+N
z66Xe#za|=gM3huc1<9Yr&oNsxfl<r^J^kGH18z?P{<ic)t<!&16)d~Qn1wm$e*m7z
zq(8s|%=r;ypov%@*$~<ph$l)g4Lv{+WKY);TI`B_sg?*gB55y`BeQ3z!`^hnveNTH
z8#kdJ#Q|PH^CbsC;5ArFmt>Vai%sjehE9z`24BFK&oz56gXEves;?oBByVA|m9KqB
zLum;?XWdlu2!E*~PLbO{i1EKZFTew=&(tz_5aq39k|g>VM&_-hydoUE-_%b>McY$+
zMpMt6Y1f^#JBV{c{Nrhw-f%^=4&nk?;yToS;d;TXi+SVCDBepYbr@N~l|k8|=I^@D
zTycvoYg}@_`7DcFWNr+m-#IQRs`?eJP71RMwW*Z2#nbKKis`WS7Yz#>$NevzA4}pm
zQdZLL$Fp<Jwih0xy!rwpT3-2O?Au}87GV`uFyZ3tP}M?0qZKGQGVPKsP!v;~UX}Z;
zCyAA2tF`OMA~Dt{%;g2k$uHxbiFox@2~n?3F>2GMCRg1!eiFVwO8tm-S<-t&6Lv9)
znOerapgWz2ExBkD)dVJ#PrnCd_rqL0-N$|(MW(F!hto}ErC1j@CM551Wa&>G#N`i)
zn`4g0-Y;0+Q$V-t`nrR>jZXLFNy23zaPm<bL(H_w+>$oV)ekw;#W>e^PuOKAkM^eR
zr*;x#XgsI0ayCSKYabuV@N(=c8P3}<f3Boru#5rB=68Pob5N0Eg}g7TXwA>v`m4VP
zh=v1rOY-QzVg)Bw?JeFP)WNKG+C@LJhtr+(W%VUrEd`Wz209|4t<d2A0Kz=|Oc&_r
zhVNG`m%llS*TcfBa%rds4N~c5^q%z@IHsG-5_4s#s9%KVRQ#)c&v*QF7{tL9dR+mD
zSo;)D3e$tjAkQ^F7b{S$v+qNLOKR(cku(r8%@K9hd3iCuozLkv-DO{xmb7^{4wcov
zTpYazTD`4zp(;mQLMYfzrYvLhOr`=H#s$9=Q|%#FoHrVpm$I!rt$f)GJHPwQc@Wex
zZj%aXo3-wIk5$Q#Z;y{O_fjJa+1fEbAC;Rv4YWW$CL#p(NlDvuTLyt{YdoIGmTuT&
zMnAs#Q2L=tZJD(7N%fxWSvG#L>?c9p?U{pXbg7^-<HE>_N^j$aBM$stW!<m~4SlBf
zRh7M!h~HDg?DS|CVpMJ#$wi<gtyLOMTJDSiMax;4)ydm>S(eTtQ-lVt*wxiH^CxW6
z&mZZcGeMXn2HRz{xYe7A;riJGiR8r_=6{gjd~?7yZBOT(;;d^)vl7+k4T5WW$VQ4f
zTpD@c^9pEbDz<YTu~wha+3NQKlP;Odxoi|ope@f223w<HR%&b&K>~dwDb#f@#||*N
z9p0NJC!64ebVPqoFAR!rJDniV;J*hMH~9Z#j{vuFb3MPpzf^8?$^3m`6<>0YXB%au
zyiIkX@_d19KEO&t>%}l?fnf_5xYw6pBcyPpzd8y&g&~^b8aIi;S-5kH*>_z*f!V3)
z6Z~y83jt#n8n(GOD<z>S8M~QzhR051L1{4`VxU&!nDY(2K$0s$1Zzy$DNsGDTvq)o
zuG9;p|L()J+H0vaRp`FegUO<3Zi_oQL5&pwo^CAU*<9K1C-dL0r9YK2CqBD)Mysxs
zPoo2Etq5=ncDygYY+^8Q%ArdB2hxNV{xFBystikkt6Iq&X;DY-VeiOw>7mXcwbDfs
zA1o|C#-xT#=dnM)NjzaIFO+`QXig4em6BN5L;7H|SW9@;XGEW>0*wpS{OO(>mZCeR
zxh+@pCD4U~T)X3sTBW_7Ug*ad$<`V|?<Iw1@3vGL*VoCiGa0OW>2&{iVRBKkMu<AM
zw>;JcM>Lo1whHJqI`|J@<iyOw`ZcB44s?}Ne-ECP_geelgX`t%xWbDQ)c>ws_Kt3E
z0VNcHs($=>sS{=x-eIyv^87G#N!1|NQZ!zcWQk}CO9dn7J(Iry??D)km!dIpAFl>Z
zbmpq?s~wI~WgyE^tZA&E%$!zjs#5W0!<()9ZRdz8b;&N=eIJ6UmU6f8V|Vv~S<-+A
zIa}4ofIAJY*sksa-GKyP3<1Ju7I1xCNvBRb9UtDVR-D$=+pbADniRIyc=8cIfP55+
zc^Zwr7GtwW4ZEFvW}`O2R&E#KP??&HDekYi<2jc-nmm`el%@!rKs5YL7E+%VJxezK
z#5}Xz*rJoi3QgKq&r=VVq7ozHl*c2*x6`JCpBXz&vD>c%MIqCqn`yi)o}m87Ot$M#
zrm|gDRg>R*T&fdv&mhd!-}oCZ<z!Mv8*`EdWsj(?d-`k#0KbZ*+~-CX@OD;ChFEUY
z)k}8~orqe!ee2GvsVGd2f1V&<i)XJaEKczqlbd!(H)xKStF%jz+ick#GvFGV%iIk@
zhHWo-Xgg!i#UO(BmFie+u*SD<4`bcL^#}PqP1N}-`e)oTQpYszqjSI?ZEt5rR5-SO
zUYFIvVJNLhWDU;nwVUWt3H78yNpIVeuD&4vK2bevH(8F16T+z8ET$gmoobc3aYT}!
z*f#B6Anq^__r}#VOoqd^TIi;=f_HgCpu9gwyR$;Y-mY799J2R=arJ3^6_cFYYN*Zy
zen=&SMJ)QKtj_vzo4GS+8}!9>5W3<5_Py6=M27f1_oVk&M6uL-Ip#~4+^_kvC8uOF
zGnx5&lMHJ3=LW$)DVBc9XbgB_8*3E+wgc3Gb6*$<bMT2x&P#u@FX4Ab9)b=m{G~fx
zR*J}2i^lQa`*oit>v!dEI}{qOAO@7I*S*b6vkwYViCEq>tiD)15tbvClIR&w>E3OB
zNq)d(TZJl>tpqp9X1n<qggY8-$nx1nQCLahPsn??IRRCF!F*^^Wh)in@E^okcz{X|
zLqC0*udKF|(Dy~Xrt({*#1^q*aCI7YYD+bVBbV$-&iKAEsPDa#tMApT*q==lp1Y<8
zlJ&|&A0Fq^N^@tsF}Nx80%GT@Np91aj7!4)zmo3%!#*c#4q&$bgq-%bdkqfnH!NFS
z0lcMADdlkJT$Y~}vZ7m-liXVS6nJCl>iZ;S!|&yz%s$DZW<qFZYq@gyk967Co8+p!
zu&(NNm{Mb;jyI;mJY+b>2LpaIg4#ARef*S*1?#f#jd$d;$jbzafTAQ1vbm05E&iOS
zE#W<(>sKGo`tNY~;D&Kz0zj<|ZWQI7`as2(G11T<ebO;2C$tn(FY{Da#hn^b9nF~z
z8ZAN1E9_#wGg||MyrfF`g``{BE7sxSZdr&`a9rWhr;YA1Q$<HC+?kE&mwvy9<Q{*#
zMGg`Z336T%&21b+loJw+{r=B1DShx7a8%A92b|O7&{bOn@@N}<IYV%j#7ExN3D#C~
z%&9+n)^fA#-uW`1Y-B6Hc$^lRrtSw8;}noFc3lc7X`mQ?i%9E|R>gyppT#>u%F9SL
zTeY+T$NVrTOKr%9S;lH6JwJObi+(uw`b@bn3-I2KSxyTF2Tj^q=E#&i@56v2gWiYh
z4rMIsL0>mh*{(_;_vu=$#<a%)V|I_XiS+N~bfL~PQ~m?wV4UClMRd5e2Teyy4Ie1?
z4HFSm-(9Kw5=k%>GovJQOKEWEda;*ONppxn#0BiMYYR!?6lq6~sl5**%cYi}+LJ6#
zmkC4Kr4-!4sC9_ABlLP%Y~j{T6Hs#so*lyJgPZx%+np-gi=1n#tsC8MKi;l#1TrLw
z8b5yZEoYhTpOO9}j2Eq0ICSk61f6o48wo<|;GD|$9l`0~g*9mQK5Ix}=ab&tN8uuw
z_QY!~m45{->|yM6!b0|;*^I{;$+DCQN)v@X6U>Vh5uI|sW^X$zZD1PJd#{B1gMAr8
zQd%CE@y+~@`Z5vmL*0;3VoznVEdyP(VNAYHJJ*unxJe;p@=9P~K6TU|(qtMZ(eEIH
zX$!Dx7WdVgLRfLPd``~%xPCom*qFr-t_^uAvnLA<pfPJ_0+AL(9!jzMpHaLPLhkV2
zcaY>fYOY1CD8LDDqoCdX?a$|FFT4VPd5wDH@?(p1i$yiSVw)Z>scMB&_pnb>lrn@F
zjug%{c;gl+c6}61CcoAZqV0Hp5j2gBteZLKr|Kx*&2BaT9}6$P6*qs5j`uDdGB)J(
z9f$C5idCorvmvm;Hiwhc=>8ux%h<8=j#8OZ$P7=@ofUG=8#vm`Qq4uI&5r=4%@r18
zUKC?BhL*L;-b0O#nJf=z2SRhN^;V@)jL41*eO65n1|Gd^xLX#wgh)6jA`W+AyXHiv
z#kP?D0PC?d{$VavEb(J7yts2Pm6>7>Ys5}~NpZ>1APV$KXasZhug6+EBb4}6`DpJ0
zt%J~z$*Z?K%Sm$j(#S1$TvW$E`@t*$9-kfP3!6*cy4NlNfiM$yDpuY!y)_J^53g8N
zlbII?evUWvEgX@H3B<`Flk=LK4)U8d0yLV1P`fq4ZaLdhHi5g<WAAtS8#pLO&(~CV
zg<Yn5^qcmmgAxv<J*>qI6zOeLIR$x|Le_Ck@?1S)Qq>3{zJeX2JTFyU@XQa7*96<*
zyC08TUTk`GC7Q)JJ1IeVQw@{rhz^YSTT`^FRLfM?zXnkmL@_OXmR9eL-}Wiq$za9m
zvydQ@nc82w6prwFy&cBA{+6gdP0sMrQ?nTb3(Yo!!^x5w<A3Hx!`pdUv%FoInv$d5
z)NB?a#g0?wa1R$l5lfR^8N#t^P1f8!SN(zCklU@lod?#%2O!OjE##kOGb^hYx3lej
z!{g(ze8Nt-(KL0<kd-}&%Ed@|JN^b#RO^wE{zHyzB4k~*BXrb%<_8yyXsGz;61zru
zSrU=-w){H_3pZ+-9%U0YD1eptbe}2pj*-8%;refVnW_b0wO?OVw1WtE-Ww)aSmr{2
z_96L4aXJy{d9A9OXd<VOx_f?iI@;LGUdZ>Wf33Gm?N_p?F3ZLK4zU0HS=XyS5qgmO
z;IzQS!_PBOeY1mgO6XiB^6tL)E4dpt7yky!C~p+Kxq6ZMl(>hE_i%^&hJONUK6fG_
zvFF!41&!x_2pNMVD7Bz4Oab-x`JCWXAA?5`Gy-Q}tJ)(=iE+p#v34DYxb>=vsR9fl
zj^I979^LX5j!SL7??L0_xg82tGh8_O2P1Glc<v}auz(9~zK?lIZ>lDiVsb~-&1Ie=
zO5rVOKw|$B&ITKEh$8?kCJ6TW6fs-W+c-p;TPi`HUC|_HO_I-Aw&T#6vy-&*aU0X@
z7IEiO2Cbk%ivG%JZAg82{#biJzvyg)W23Lxi}>sBA+2}uhq-hZ$)9~O#7%-SZ+N~B
zq3`O$RcI)>#yG;zh`(c~BvDg36o(OvfOh*h7n!y>9ys}d^W&qHj@?3Q+i~!v98v0Y
zIf8+dgRuRYcB@sU*FIC=>zSx$GVjk9NAmTD<4T`H-ENZOT*u<b$@i-QE<=VPe}}A=
zW-|wW|8lxx5NeLWp_~>#Kc*f@gl<5JJl`!|90We{Bh}YZV;SkeAXVmy6Qy>uT9~K8
z2*G4YDSe{uGP+PQj<2Ud5n7^*j%0U}5_)$^06P373aXnWn$8a=L**y*jBVLAQ`Vkj
z@#Fg<{6|`<%xxdsAwtc4AO@8}tt1CofkAv-2T1r^m>R3p_H1nS$!5Mj458#9=mg1_
zwlHwaLpRFfpW0!{Wv2$57sy`eOjtp9oSQ`@OIOEDJPmnmS1uIpGOFbvY?wjRdi9>#
zQKMXqPSL|>$>^E&1q%bfxaf4Y_R{0nH!eFLW}R8Kxo7hOu7BvM6LHMqh}h0n@0*I}
zO3zzv{9tT&3<#-i#Y6NcTf3^3gD<FBcH5lhJ^g}7$^}9DlD?AF8>2ueP6)BZl+a0P
z5EWMkoTBKcnvT_rWxB2M30>b|#rJn<4NI9R@nM5U?2oU<mti|sz%Xz}APM`GMpmpN
z35VU>-J;U&C(4v>T~c(N)`VmyWLi8Iyp1AD3ncNF{{YGY{uzXsM1P(}vI%lPr?pVE
zeD4BvreC$ijs7q|sF)6w@KqI&2>z+$pR(_7Ve6K-YL#)VII<PLh8C4Nqy7VgY~9T#
zob%P#!Jwt-@5MP8U{8G$(_S{x*v+QGj_~C)0-8=M>+X02tOm_zY%Nac3%hAJwSXko
z;Y^>nHA6ZmW510B=%mAzTDnz?VcVa;pIyo_ZQXS4wrYthIb=;h{sYY8KdVkVd~Ty0
zPWxe%Srov-5_Yd_qS4lXZh0rpnb$KH___5fKU%@7Xs#`hHAIzIE!br62jv!8+`QT9
z9-7s{nu;pIN@y!b_87`QF|-e<q!=9w1hL0!6y>z073UOtsd=|!Y^ZiaOCLa=i%!T;
zUUPh1I4@ofN_o^pGV_chIl^EBMk;@&p`MgjX4*@&Md@>)$=ee9^<>PI<(;Y533t$G
zU-sGE)9!qdg0490+K8y$R*v==?K!$aZM_zmN!At)Ft?zsgt6`a08G%9D~h5Nb7y8i
zvL>Huc-buxNvOO4sNQXe40@^4m&llS?*?|EdtbA*uA8AQnp(P&b)HlewBsOkUwvRS
zsn2oyUVG*b;gYrvjOmG^Uy7-{*953`*g@d`+5mT9Ey6;S#n>MeR{f8n+Wh|@?9jq*
zWUI})5x?v%o-HYrsM@+kk+V_0l_yCav_M@XIyST-H)RA~so!#q@485r;f3s-N)wtv
z<=uDNSEV=8i{5aHoAo}99sVTOuTl2k87Gmf_oVlrrr+x$7iVcoT~yKTThQyrHNv)1
zTxnCzzv>-b!e2D*z92fgPTe$_6FG7Xs%S4v``{+I=Po5nyDn~(z}eu{+Zyz1zDRE*
zi%_2(@$p#UEt0yMJz10sz?;!F$_tFJP5J|I&Sk0RpQ&h}6OVd=srzy9;^wX|1}ZvC
zc#W&P9wWu%u_=7M+{O&Wn^18om7}@jnK{(lZ?!FC)yOlS1Jjkl!UCSG1{AU$-P<T3
zAkqC{$Kni~cDILYv>V5)9oR3@pWBEq=I@7dSkLiS()io7QP2lg9V^I=cu19%I~e*%
z#<w)pvQ`Xzl!dsRFPwXh>C=gDpj}8Bp}WSA*o!fRGe?|rv5dE73Qb9cPnOa^Ve5wg
z4&RCkei-7ic70aut`})wBV2G%+h3#+xSB);96=<XtR7q94ns;>En(uV?UY-Q$Do2v
z8g<WM5<{M9%Y3*LP`;alz!i|j(WtqRAc4pTOgyh|k-wxYcvygeLGbVfXqfH26ehql
zEWuz6DDP{vqPDyJL~xx*Pu|_u$!+9^xv)#8%bpn<AC<l|BegjYN=1Lz9!D@GJ!l;>
zr+gZb>%2;=lw4Nnactp;GoWHZ<?5&heIjcq{K;3O_Vi>E4_namtBS=+ckZ`$oNsb-
zInBn=%((Ts=_0TxaU3UA*AB_&TF#3#7Q}OnkrW@2-*Vq0JkNgxS8z|5^~B1c060T6
z5Q_e0USW!(F0SGyQj))dP%udy;;-HHU-Qy-u5Bgby-+|pSd1~dy_wAtL?g22Xy}^2
zD=d<pxh}@f&~{5IOp*&N6Rm?EV~=!{56~|8?O$i>bSb~2OclyPoJJLz!QZWPq>8E0
znRjypmz?jKTujHQg{#PKEPf6la#J0Ed_Jv?emDR2I!5mz82-^2PQSc5F!9sd>S{f~
zY^EzdZTJV~T=dEk$2ir~vv#(4&?LIJT#*k58#Bo?nyCc5r$ns4j?z4op~Vx8A(vAJ
zN?mguvhD#fJ65@AJD>PZ?UHJr4xj&mH?wepb7ngX3aE&HAI#(19^Z!l2hd8N9U1z#
zTc4@U0NLmC@2OpZB(qBGi&{D21GIxpGt(&KmpZ{FqX!^CeH}xuHoqdF$nMlL;DUJo
z{%!;VXSIdvY}UYk0I}p7BmH8owE1C5<SyKE<;3dt$M#)jZemL}6yBQjhTGf9wD>T3
zT9?($>^rVQ#|^Z6-&MA|iccPgypCLZ<jriV6?l#HZRaMSD|PzTxLHWk9)zvTbMT3e
zdn~ez`Mlo$R02gfsd>7K|G60|q+WRfE#vL~G-Xt%%W;h#*EUE~-%joW%HxEjwirTo
z>qpZx4fKZgpq|-<G=e8V{CTDFzHYp%WVIFSx#`z+3=6X7kSDPD-5Oo|y}^YbqcQV7
z3SWAuhqcqqrKaD!F?deZ-p)K1*9k&*X4_F>k?+Ey_Nt_2T*PHDBB4=oPbXE*;bE<6
z$5pBAXEQJ1twFPQ)5~loUP|L#HjP5KrgHv*hIkTj%C_l{(niHpyJv67-FPWK0%1^R
z-a$l-eA?Mk<Krqh&6fTbzNF>qdA3rv%U#8u5&f>L`34QidFm50Mj#TbdNqA8#Z$d>
z-MCPf=dj1#sYp`|X)b3LG-SMQuA?eZg;pgQK?L*Cb^>9{JVEZzu4QSu;*flO4z!c5
z_*~krtHO2e1I%jx#!sx%X^=xVtqYOs<aP^XI-&QHHnyC-pkc1IhNg8%^5^1TG=90a
zsL17QW-Q*?E#cHN@E7;Bo7-0sg!Ow)hH}GM8mrNK(_3m`^5*86eQiPXL#2%W?Y*La
zYqr-!SgN;UK2I^<S^5>)at8COGq!T3A|OD}bXy|z4O#;d<@|t~;~c@R*-|`FaVh<p
z+tf4Je3jJu9r0}bY=^YF=e=^?kS?z1oGr_D)GR8QOGb>qTe!@$Ud@t!ZRQ#60P_-8
zCRmaC*&7kS@vFy&{;3G|$P{%o;l8=G&y_1KZ4qIuX<5kJ-d;G3VH^FS9L{+})Zf7<
zur<)e`?L$@1)lAo<sAw2#c$G5K6v6c{hku<<Is@h$qM)hoPBKPYUlB_dvP`AW!Pme
zlV0tB=vw<g12Uiq$bsB!fNU^64)_CUuk&5NqFL}R6CYa9+f`nlK&LtF%MAr&GV=*8
zb3EfaUEf_+WXv~Nk6l;g$K?T(XF101jcU9J-{u;Mq~urW^(i$Ba#CE&QFE}O7r~pj
z!w2ntfHRBZm7R~M`Bx3zVv$Vh8RBl<y5STD+Sd1izbdT%nt3VyTKyu~Apfdt(h;2|
z_4`v}suqfg=1Q!DjHxf4`x#b;ef#P_fo?|;lLjY~*d~)$@ALv!TQk|B5y}AMQ*d&_
z9!Ov*!yPINXO~B}R6ae+rB-I$rZO5TlHy=bmu7^u@ZkH3q=1wH#8N<K5I2?K8=fx|
zx3lXn^o$<rlMh$+?&zr<vM2c7A{bVcbs*HO28Nt%)9T$W)HywS&>T;ZVeZ|MmXJMu
zLa~-O6>fJ&rnRE}>4}*0mlfifudLgbyGc)<il!oK*)Jx{kP^J>vn>X)LCA*WEMDcV
z1J!N<y>m98Y>$|YKPMLQiRhsg93$6Sq9aUe1+GeH@04bLl(c3e=e^eYd!eI=Ps@iP
ztf|gD6#UlZ8HAnJarxWFQyOKLWrS^FR<cEZS1*U*3l~9FXfdKefNA{7H-?vCFEOYF
zGisYc?Qt*QFbI?EZt@=hXkPB=m9sIM_UVkRqV7;6V<*b<I7D@QhJS<Li=a{F^(#4F
z{gqahutHQrj#qO?Rx!{LR~?(#t#cNu@)bLzf8wdh-j?6Pz6XN8qe1*_EZ|csuahsR
zXU6hI5Wh65L7#M_URI=^l7fhl)8RZpGzfF9?HbsLh&X1s_JdhI!yP8yevP7olLfD0
zltc9^)00^InogrV|H9>S0yXQfDOHR8p@P~V2=fyHQBq9;-BBGTr1e~de?fLqCX*u;
z=3AU{`Pyq5QLj*;Qiu^|uNv*Aa21Ws(fD{5fh6KacnM_p8zVyh6+(O3gP4vqI5GB*
zZ|SED4|XFP!!onmZ@O6%?fwS69LQ^r8BYATdZR>53i#9*(~H<cnsjsIrcr;1a0bq$
zs1VPDt7$Y%x?oS6vhC7L=l5OmzPf7uq!i7@T)9&_cN;y$i$F41^aahNb0iM3jGx})
zEKJ|x1aG&MWEGe;VXH0TwZ!=43AXm@yVk8s`KiO4q?$)L$rlaA5BgrlGQYTUYFtj*
zr)z;&S}lmsZnT5D3q?S5z%`KVZ4`uf7YHKt>K)g}%yE7o`N#4s<b~kb<JyCd&xKHR
zgZ7XeY>U2}xN5(meK?*4@Cab*x9i4?gcuO`j{iIIAOElKNpv=J_H=)t{JPrp#`mnC
zO6a&MM74h0;HSfn0PfP!X0I(N;&<i(Ag2MCPRx|0gr`ACD_>RctMl*w0ZP3r3|{;`
zt&VMQeXq^(-2RK0$1_s*Ol|S-=MfV@F?!8U#Gfa8+Ug9E%0GfHF&6-Lv!s>5bRHB-
zD-q#D+a52$zce=X20EV^1>i#Drj|4sh(R0>&ej(TLvH_a)VlU{6P&$Y|9Cg?KI47L
z=d?z?o{_zhUQZbkcQSX}8?#rCvf=Jx=f@|mGQZV8>Eg+)tRfSN7AqIezl5Zs-!*I)
zb@JLjD)Cd_G#c(En=4EQz~q3*_U~X*54-za6n*Nf%S*w|-(j_2HHug2F>Vl(vLwd{
zqutPL+w3`N2{V83(;$q?IiQl^p}`moF2MBxPa^+9pCF<B87>MJozW*!4(-d+GTtr&
z%^2NFkhbQfLLSzlMf;T|qXl?UCN;PCnimJ8%6Q}Nw*8K0dZ!TT!gJUkgP32cG(j6A
zwXu2|@^%RTr(T&z*~o3yoNSzb+Xe30fXbKEGW}I)0*3L9hA}C@a3jwd!mBkKU_O)2
z*~wqU(6jk;r+&H)5Bjmz2DzF*^ySddxYWf@4tR<WNlKM?flb94dZg#o5@HupM71d8
zWzKXYx<s_}(;~s>OCgZ=bW*NlxtwI}AX8bNEhZKj5;99v;QE4mLVXIk&LwTkkj>R$
zI7OfyCRO>U9(DzN9oeisK9K@2nt5pBMRX(@*+gB7pxT>Se~gAbdXXqOE}WC1@}rBy
zklAH9)2Jtl*Qxy)4~8R<hmj3ZdyF=-;kE*p8S}J&Qx)jAis%rIe0${Vz<Bk`HTUO?
zH<4%rxg(WSxkI8id)e7@ujdBgN?QDukty2X?_Lc7+j9~Iz?Y)^mKq-jFZ9LU4O2Ma
z@MH0z@*y?(s(|GuNdc95>hSVHJvr>_jHg6#lEqEaC7I#Hc8O+7Q`W!VjtoXv)fNO;
z@irO@&b7E0drWc8fZm#JVDM4iB+AkLwvG1A@Ay7Vl`e52pOC6m7ytMpNZlu`u%1gD
z_zL}xi#%S#t({<|GdyhnJ&0Aq78Gnei2deFKM2|gC2SD9-XwR72v&V&TOjMQJz5DF
z<Jt0KQ<V|HmnxoFE+*(LgiFu8H%@>D<Zw-a_P6i~G|!NY?qw=ZX@V~M1MHh>Jz%Ei
z)IRKYKZ91m%rA44Eogb&`1DVPu6DRldr}n{bMzMF`bD`VS=e!hSVpt!Nr}ER4$2D-
z(>j^?SEnhe2~9G8A>+Pz)D}xaeg*cI)y2CFmRNJPDry~A^p;l|VAi1gx!b<mst(33
zYRf&7{KaNrW=FArZ_pFeWf?BrxN8Wwg_+$7i~{j@R>}M=oY}7U;H&hk*}=34J?k)~
z<lI3Jub9M(2n|E4c?kB9JDscwBYUK3s|mlo(w8yKOkuack(CVi)?7(_N5F!c09$!b
z8qm&nIiO?<Q||Z<Rq9z;o3w(msq=L4ERogSjJ8~)HsHSX)=Nd9OG>UEg>7}S7QH4U
zV!JfABv7JjZLecf#B=zB2D{(bz0OVZqlV7bqrni3Fh=TLZn$Mp!!zUGAMWDIHZ9Sn
zli$7T=*dP@pbBcHAER*p0qB=_wJpiFeSqU~;sRrqhKPzR4)4<8^2!qKkrQB1xu$h9
zpJ=vkRjfskBh+_K?KSxCTL_08|5gAx$`D)LYvICTbCWZ8zZD1loDy)}n<ChJot(KC
z9yZ47c}xu48PGS+{oHn~fc~(<w8QiO3l}kor=rEl5agJ9CBgcnt3$>2DI!|vr(*=9
zO6lbI%Bu*;{73#Q6<@{C4Mo_8Y#?Yb<&OEMAfKv<I`P(r+7SEAl`UC_&GeWOLLr=5
zGmCRv<-0sgbd0i^F{BgXVi4!wl878Pq3E(rRTE7Y`j{kpc$z2)f>M9DZ%%z|UaJ%<
z9*StiYxs$$^B<s+=hD(LN?eRI)usCHNO%qiF5=`>vlP#aafSUm3#%IJc`%-=@|#4x
znVqrKFDdEkDLPR7-Fc_SjmD48xcMtFJHar2E=tvoFQYS<Ygy){v3$KK0<CuWklJav
z&@F9tp9>m58TSC-&tLFW^A-IMn-QTb1(fY{>sZhL35=Jrv?!oWYU6&k?L0JLi<SY#
z?LZ|Wy<2~6ZMXJH#ZmInvWxl?<_HA9!viu{-MHJH9R2TKqs_qaNLb5ex$;A`g+pJQ
zy2j#Y{kz5q1WULCH@mQKQ@Owe-o>!(u@1E3F=VB(Y$e0S`^H$B02Vi}7;R5M0OY%I
zKKrWsTLQ`YAGOyO%Rv@pJXpzlW3a7OT|BLNnhH-^*O3N$>eziEFdoo7rX3%lmruCz
z`GXw7#EfpWBvT^}v}~je<1fqoNGNHsT04yD@m-aW`@nJVePuq+n!#|<?70tmoUKqR
z)<mvPSJ*oowvF;|AkVFQd8A{adXTUOxJP9Wr<fK~z|KLB$@uazjno5Mt0y`%#(PKW
z(Q?1z=u^RYDtT@rHVZm0Ei=BF%!}+<NMaT;ZCnL-kLqkKx0BQ}CW+`sj?F#DvJ^Cz
zTjt#lq5Jmw?4f`x_=_TOvR(o4k-nX)6tq}#*)9jsIT{+t?vEigXiH*v3tlEcdS&l5
z8rhDMzOd2uKr~B^*$duRW?)Pn)9+9W9qq34^yNJltQX!mR(~FugVw$gc_+VHVawkJ
z8TIJpwVP9#>wA#i<bzQfsIY&k$tBpX3gkr^e!b^C<}jOJ!0iA=IPI{OnM6xONR_h{
zF@@EL!(F#jcxs7{WsJ&%M?|Db$aGws^0$p{)&c8Olmj(0VIV&UVr^GSM7}JAcQTw*
z65wrlH?H(HCH&}|a%6f^hX)mAd6Mb8(^n{p>46JLbH0!MBTYIM>p9~$Xf|}_5WD0l
zTm-m4&*HFFYEHwABT*d4U75g5<E#+G;xT5KRwHLIbKFnl688=w{UduF=kD_EadV!w
zy|ERH{D&1B;+B+sp-!Kd5`b@vLi&rO^E|5i$*B3=GM?%zRXcH42Kfep0)T%FHaNPu
zv{4SNm+K8Dsfy%)G36L*(SDP*q`Uo2PRuapumPC!j57rN!QA0LK$OJ$wmz@7m0u-(
z>ycR7Vn$DQQVNAtfM3bYV1&m0_#h%|26N`Hg7uz`e1m!kbZL6Qe0p`#S)qI#57Fdq
zG7qE5VECi}i>cOC10^B9i@|6I+Wys--Ncx-&o)-Jx<l`mUhrcSN4X-xx&QzGD`5dB
zuXUDmHmTEVuW88w-s!!_!K!~<vwUcbKHSH@P(-E4jknidxXHXWN{sr7oLubhKW}tk
z(o@zYWzv)TU%MXh(#dn9<(WPhXqEbqxvW>mw#`QkAt}BzIY!5Y3b2u^U+=&FQRs>J
zMcehBuHgwohsW(Fqh-zt^wV^i>pv8S9-`ygknJEZanN0Za7Y{LtgI;Izqjw+k6qNi
z|DqUm{o-%>n3;$?34Jy)e_FOOB=W;$b=Eu1Kh84^tQ%jiCVws=PB~!?^7|AZk6-_|
z(tZT7#7X2acJWU?;mNjUmhY{e)d3x?;pC49v_Q-Ekn4XqFZSB$g+ulAyZ?MkIY$0c
zd#A`Z%2~1JQTNr*-6s%j;s!JfnA<rS2ks+ryu4h`4gLHNc+kpLRD>Oo4+p-A`X`QJ
z$zuYF@LW1&g){Gd>#xfDBMZFKp(=B^Dp+BPgSq&qXdv~Bp}2X>FQZSN&Gb7Quu&+f
z@3Ud7c*Q>B7gnmk{W_R9X0Jouc~{|vvog2JErI*{gm|Xpfe9uhHvpfq%Y*MirzO10
z6TGSh7tUM?4sAcNIqLWR>G`@2Qr;fdI`-PKcLIuIGx3g#=h?z3z^j4zXMYxW@_mi?
z+frM{Hw}0SL3r?TpI-`svm<!6@UdLc-IzOA;u)KyFzrpAL8eQlkKMc3-kQW9i7S$e
z>5p_*rD0J=%3W!%tj7_8?wYpJHDI>lrQ+HyV1`VI@ugJ{#@YwtSIzNJCFGfP06uzJ
zZk^uB#q8<x#(w<WEuJ98i9Mrt+YLdC*4dP{I0xsY&c+@*-~EZxT-qJ;<Ob~sR^C}5
za;I<!pjfR{4Dx+O*dR|*CG!Cxg_5)`OT_JfP2oNoRCih@GJpW2aGO)8d<QM}2~IE_
zs#I#Tv6v|FPC<aYMc9}V)|R<FtuVV1H9K^2*L$vPn0^fAU#gu}D(;|7ap?PxV`gsp
z%uJh1+hr-_+2;MgEu}RY6<o;tbvnR10`7C{ci3Og6eC-&_gDrYq>a?ynf$f8wmDNK
zJ>z*~`r={uz1RnC1S7)E=fp;mrK*4*V}9%p&~w`rWBeRv4fE6%_i7i}qaH8^yc3-5
zk`uLHzj=$pO0%G@tF2pFk;gQisV4r$6&y)qW?KmYTKkBKSBhwJ2PMw(rl3ea7VFj@
zmV9H$$>c_VDnHK32$fmhO(Ew<9_qpxSJ`x4AVghPuHI7x<WgAc^6En-8~z%vsmdjs
z4QPeLxC@sSt=Q;@$#BJBgUF)(ydgI^;Q*y}@wZ^r#o-apuT(m$4yi#2#kQru_^QKE
zS7JAAj-WY`cl<HmZ&$Fj^U&U#42vw?<bry>xI-1_#CNkG^!~uv+NYmh9U{%OJRNf`
zrc_Z`yz}laKAxpJ!)Prq{q1@kVUzI6@aQI$yx7Xg;c&5hJEOmmy{e#x^-DMyHUj`}
zIrwC$w>$0#eM_;X4UX&LZ_66hTHLJN{hIZDgaR*R&@|9c;Z0{=9CP9btha{@+&z8I
ze)TfyGwr-V1KM<pq}c)uz?TlZx_5m1CUcS|ld7{a9cwCo*znw)GfM^`-Duw>alD=#
zVe))M|DgF?KE;p2&cL;i0YDX4X^d&RTjidy8>+zt&gq=in2LJ7c}#H56{YuRJ`s)t
zT#P9eyJRrW^Y-nLHClgLV|#EX{*HeH2IMEO>kl_;UoHFgvwcQX*kcf<S1&h0?X1#8
zJl$!=Q5(0r`QT~n$0Vc}4WjCTYmi9?;ws~5IAC$17h7#__ZWKb_m@Dvi7!rj+<sW{
zfUe3Ub2iezgxo@7@G}tL63Yo*UaX4<Gb+|EV&WBzOc5MK{dKMkM_g4A4QNqQ4*6nh
zeEI6M0}6w6Tl<~*NSr5t#+%kAWo0|B_wB`8C81m^d59V2<#BDWpzG6cWuxz6(QBEN
zdX~>s>Sg>YPO9z`Flbv?=@oLU{)tY|!`L4rsF_x_^5YCKs>}R)dgfu#l~$$$&mD?&
z0fXvs#pE7Njgb<|sY_9?xac7ER<|DIq1_TuDzvzk2qd411`)Lx_!eSs%Q`Mq)v0;C
z?~EL<`o8UuL%Vhd6L;Z&14mi*O%udj&$F9URg+`3OoE!~J<EpZhCC+#v#wT`U=dCi
zGOZSePGbR?uWy9MF%w$Jp|&%G+WlSD^HpVy;<i9V$#FqUXU{+j3FXI<Me3FD88?qo
z;JC$?X-5H|!@r|IY1OJ$wnW~!xf*^5Ri2r<Cz6g!2a(JoPzp3|5euLZp(wr06o9ga
z9jM1o@cbX{-Ycl7|6ThI9gz-^7K(tBM35FtXi}s~ClEkDdKU<x7o`YF2uN2#k={Z=
z@8A!F(3|uw0@6Wgg7yEhPxkEhJ$UAMpE9%eK3Fq3_^z3ib+GPs-Jh#G>%*PJd{3Qp
zUu$z?6ecCy#4Aaf48BKFj@%XaeqfYj6!sWcaACVqjuD!|;gd66sn)Lca7kfQL$~!K
z!Ap|T?Kz-uE%0y+#axl8eX6iYOep@N7OcDKTe;rH1g(!&$MR6ei6(t~BmKwPWVMov
zT$I7>L?J-y5#mmI8kH_e+<YLcVC&RlLBrXnWL7->adM_oniMC{_SL@8X9M>~4~5_Y
z=VdZcGnWzH#F<fpWjW4WGys@TMLFf*cxdSojUJC^G;&xqyIWxTrhT}{wPQ7Yv@f8_
zn(o8k79%*Lp81B{-WO%?i+b5eu(Jnenp}S74Y<+{d)yBIqN<z*nhvc^JjK#EPl?%}
zO<RAUkIdc1M}rCCo}>H9w8Hk?VF)H#@2NT$m|X8Y&+i_S{@N7nE{b?RMT>~<UktVN
z7J}%(9RnSyV=l;>P9X?)QpkjjnS#Z%I^8;EtUV$2cTDGxDU^bciA>>vslcY(JSCq8
zlMtqFGV_khu9wz`amYB@3d|^Ls(rZ^z5k5N3i`N-B~35iYprqY#?etr>(KIAXX5$`
zzn+|gm^4Fe=rK33g<f6&A7jKx45>7H$_9V@(0>UpNMnBc@q5VFZygemc2KZ`LC@8F
zal}7#%nz5yk(mImF^rSX9Oq7xjVLhG-Og{@74LJN-qhddU^mnq#LeDN!kW+dz4G^D
z{vfxRZoZY$+FkDGR0%SXyX2&RLqA<T(O+))0zdY8_w6Vl^dYwEs>XEka8`(ZP&0I)
z>K_;0b9;AdRY%o=pc<*GUz;887#5dzad*E`R|ds|N;+n4W-USe5XF)zuHarc3~+Kr
zuFTVCeN^)@;L)nxmCjt&D?THM`}gkxwKqnKbLmslAe&6go|j?YTf(dMncDY{%^>S(
z9Lhj{T{>z2*E#@_D%2#TfDyxUUK1k#{~a!itXRUQUF3%YgVqq|9<$h9aw#>MSgS^h
zjQ!z^wt|blEytbtSOc4%Zr%Kx=YOo_n&<NsA+<maX~oBM{=xjH$)CvvVKYp?K8KCK
z0Og)R=r@-@m76Ey4WA)VOMyM|UwV~TT~d>2_fijjGU*+czbZFhvOD<wVC<Q~cP;<&
zS$>zMHX8qk^4jv=pvhX+ldm=pqE$q9*T8X3$Xjn($q3u1G}OC{e*ri&c0=}T8@yA(
zFmon(_uc*o-SSckAX4k#9}1m9-Z*|^Hr|T#yvQ#cWTbl?W}xM~SZtxwMFYH92tb_J
zK%%h-Y;@a3+YWW2sdzLdC{k1Z<YJ>xU=ufpPgOR1kJV+11Ro@W8~+9HoAcMuKjU@e
zmptmesJ^*-1t&K2nPj$0*sN}(m27lYoha@p7N@^YLg0G3Ugu)=E;uhy$(jzfS_tkP
z?21)qemr|D{G#eifCBfAphJ?Hp!3;O$8F)+QEM@&3E)jhCP8BRk!OrKp;(Yx(?5GF
zS-e#G7`$L8<&pLfh4jCR5XX?O<MQT#EE{j%e(>`YFQYAet)|&G!u=&#xdS)SnpY;I
zBz7pipl+l%91649qQhXsU;P{S5aMJsPkdTi&o52$Y@=?sP?2npTcrWG@vS?5v-RiP
z&wgH+&iQ0DxfC7YxJ6L#HR;k$!d>dk;wERH9qlFm=Yyq21LZ-Kq63H0Md|6M2f-(m
zcLN_O&M@%Yo=|60Bj^<CA}N3djT*1fqP~Xka=8eUwajAe7G0@Kqth|2V%F8a#BHz~
zwTX$_Sb^a`t3Hq_4T<9Q3K`%1fH-uPvpO>0vSGo@yC=|)SB$ZU7IG4VgcR$`bYNqT
z*a=+p)oQ#9^aZCha{c<zOHEzFrtZ6q6U-~B<io$BuA8!XiZ;nRfEJaD?PbHrDpKRu
zo6f9|`!CI)NoLE9Iu4zgG?Z+1M+JNGQXYOKK_{S^(V*C|h?fOdWnNssw`pVtcJrT^
z5?F@lv|K1Jx7(`LC6kxX+t#wd8=}3d_stpP<ag6*x5WCrdVXtsTl(4WIG3teu|@9&
zJpcX<KTvVx|2eBk|5mz?kX8<A26O5XlPSL<ci(*J<2x1`$zuDz`gp->Ced?-P!qLw
zA7`gCzKt&AhSAIF;K5ytjxxUQ!c9JTi0$c74?*fY_sfVN1ljrMuUJ>Ys^d#eUX;xY
z=7m4Jq9je*J4-lhDmK6A`17}va=cP|rf(gaDAaR70CZ6S5Y3-C=a<(E)|0>s;f`?P
zPT#Rq`(C~}-|F%$dnGql9CJQXS?!Sh+#&Be_+ZBuJ7}dtBLv;r$aztny8P0@I`cO_
z_b$%5e}(Eh@%e`K>!*b3l2@?)DMm=g2}ATFc@{?Ly(jV!T6LkK>1bw|5TdT5<K~EP
zK$ZA=r_sPj&6=;m*%OkwRe4B(GYiSPn7RpT;>V2N5WRpLYs#`_z6QAvff*!6^@?lk
z8Oq?+mkA2FQbQ9eVd?uiy}-6Ij~3QUa7proWL(J`#TEPTd2{wjOTl;n$5-!>l`;_{
z>W%WRS);mV(zfV21I0uE;ugX|)dvGKusvIqMgLtiSfWesug`|#!8qE`n4|Pz0ri+3
z?bjdkpps>UO&&p$e%d2zi$1VL1We*uGUyO=F{YWV-*Va+36b3Xg#O(WqF*JwlpiHM
z;ptA_)Cid;SVwm@4B~y8&{p%NPPaV@R_c^K_i$D17M4(&-<GxiIh&|mjv_Fy#2JQE
zT>g0Jd2wE5AZd)6dsj|%<{vigQ712b$n^$Q)$sUe!gJ4%oNZywU_V|IsMO4w8W+Q#
zpJ}g0K~4=GY_S+%f9*+QGL;?#-fg-@<^qi5_5>}IhyFmsE&H|t@N+G22i)^peOX6j
zuTs2p8Lz9FJ+KeI6ntmTg4?+F%YixP`y&6lgZr4!?K-IV%@_{CBebIZc14{d+5pcU
z-`9FzUPJsy#(sd0O3e=?I{w`qflw(S>OA{bq}$$NPb|C-vCdKzjf3@S%3eir$dN5X
z<HCK1@AaMTaClXF(vYj-xPiikLDZS$yv!}{?Z)I7Yphe&_e%1Up{o6XU>Zzqws0`8
z*pbb{G*W!OLucTNDOu|#`xhQv>QY5|<E}p*!&;%GCTDIfrOIZa!YGYkvfVD)%6J;P
zM#0ZoOeUt3o9vk%`a&iQo513xvg!q^rh@DK9&!s)cT7kIoZW|D=JFb-gAi<}<Renz
zp>DtDq3-F{td5WmM4cIBr3}C^1Go+>oRnt3tz4DtCv!y`Z7RoLapxsz5;WJfaz&mD
zUViI#!%*u*Redv(cVEQ+F_29jJp?phz-D5ab*oP0Ln}*^W#@|Q%P|%8J`|i3UHY-^
z7Zr3VYqJh;WAKy~+9^|4ZU81yD#W>sABi4<mHV@C+H4B{1zHD_`Ag#>CibQ(3`Dk<
z!X_81o&3e~5~`}Nm&RPY5!42qfzWi<O3MgU=^esj(*h@;#oY_?cb(sKdMa9nEMJ!*
zGSCBhR-lGR@s4^%uLk<`)Df!%f(+UmClsS;lk)w@xaH<t*V`5Yn=S8HUrxc4au8yH
zbCW=uduC!<)5w|*$%JngXVE9mdU{iD6c1ihw;{61F#01|^P-rF?}xI{j|V)~P4Chj
zlkM3w^j1cQoDiOll2PVGm-n^$T?5_;=ZQhFD3dgWIk_d-$VTCaN@cIK02g487x#&q
z+dAAiX7<)~Gh!m_C~oVL4cx)nl(@diG1#D$PJ~3JI;KaP7&89kLR7?iPCac<Y3esR
z)6u;kzC-5t19{u$Rm{+=D7(@-?hBuDhby95fR41^R+7d4+HrE{%2bFDRyqF(DfhRQ
zp2h^dxoPBAMeQG2UdwhLI(_A3@MohLu8iky3gyV2)ykd<2{v5!lg9=Tn{R*lY+5+|
zbWV&~iW>6fDre(LN$7JpJ|h!pp2rOlJH5}L<l95ZoW0^N<wvdc+3t~#;o-S`^=tO4
zvyIES-#R~`b)@(=klO;aXRhmTdp{LZE^Yob`0duyeKEY;e^%1h|ITxPst0>AGKE@U
zHLll_=a_K$hUum+T2W*?wqKtPWZljY#-0`nxqsL?OSikH88AuG!=RcrekykbEdC2%
zq^gS+z4Ls2@K?Cn{9S0rlLtm^n2;W_&K7#IeiX@b45alS<8%9bZ#!R8#cnV@u+&!9
zSLP&BiDg$?V-neNrMMXp+#=z-;blpn#OfJ%f{Mb#O|9zYbJM45L^{M_NKd)T>k0Rr
zPb2t6A?}n%h;W4`Ij(eu7R`rH;Xn|U`-?+s%RkYsEjW0QAD0!6K#a@-4KqPGo5J4^
zgUk}gkITY^zcAhj9eb9ykZDCpz1K}_s-^d9UgBm(_8l5|v`XhtHd2b`?(H~el(82M
zvBVD@ry*tKJo84f1;C)YD);h~>f5$kZ)VZJYVNUCFD`0XbKd_Lg<h+zVP2ot4k_8`
za<qxkrS80dC>v?XyYIM|b>xF@nT$PYH#G7r8k&Gkb4kXVB^YXs=AKs!$BRyyCm^IZ
z2@kc%fK{&d)T#hVX3mrtbBdGlbxacqh*KzhF7vp|$ZRrfwoB_oV&l%=lV4Q|={9|*
zou?crTkoctk``GV9|`Gw$-Pz<gI(CoQ?5JAfd6<Ic?Bxtk6SWReg!;;3wp+X@~oTn
zsLwZrY{%nY0H*#{YjDOA#mZseppS`;y@o%NleK=`xJ+veP5sRA;rCaicQ~T3{>7D>
z(`iP))etl(b$AF=^JUPGT>9W#`EQ<==Ews<ZbhC%^&3LCnivJlWXv`^g?Te|E%*C|
zA!6FZPc|&$Vd%BbM)D(7ME*r+p$i2Ctn78y1bHKNF|o|yk*69AXlMxnIksB?!vml^
z>O4wx`*D|2X*xUVN1Sp`Me}FzD37cknx-LE=oFMKSm%W*^CqUwC0L>)y3oG_bYgsT
zyAG$`dSKme%VkorS+}clEwo=vxG9v^c3_uRcJ<pv^`@TD<jE5_xwc+|Z|Gf7_aKUE
zJc8fvUqT@p0W%lA+#%%?$X@3bfNN*jsm9%s7Lj)n%fo($MsxUoB&<w6RQYeanxjC&
zy?}nzVoFR3qpYF1?fZ+hYE&CbMRz}}JcS)(dQ`w<9d<4*Z!^_&<8GOi(2?Er`ny-g
zjVKMjUq*W0vTldbS#F1nZ#mMQSMNK_npbuysV8H9ksnw$WDRDyFR<W#eA+M=z4u(O
zPi@6W??WPqJLUu1xT5NSndK!?#%6fpws3yQeD>YCvrmOHC(@6!oK`h*^PBSID9`P@
zB4_NA8xy=i->xfX_E~5VoYyV<?F~oUXd%pGb1g#PXo&ExE{?Ae&!R4E4wkOO!*>!~
z<KOw<0RZ|rjs%H2cY}6lN`04g>q0;?+|`(q+*}qr3kdCx>zSv#1Zgq1EZ<I$Jw4TW
z_{Y8%_4dI?c5^=1%WG0wqz!Hppls*rEwht58RiBxm((B|doadZXXdc><?Sb5QA~=B
zlyXRwmVPcS)yQxro&22jjgJv|Gl5qRZL<||jWL=DzN1Z@A2s&41>nP3Jujj$jqz>~
z(cH*pFNoYXSh*E5<h`&0W*+0Q-?GT{7a~h1Y0H8C&`gz*ry7kqDx4sn3ikl-G^Kj`
zR@%*I$rQblrEv^u`+>@x4PB_^<n?Uq$b4^NLCAreO?Q1D1-c<AK;~IL;-$xwV_Z|n
zQao+@4o$K?Z3|<no@tz+tf%cU!yR0lrMD(u4u~I3Ro_gb0pe~_L{F9KGI*DLAhkJ*
zs+{+ycn=*+718UK*xxAmf+}(IgnP$Tzo>T-F%oPSZJ}x_s|N68rt1?h&6Bim1Q6S{
z1v{9GO2E3axnhdE)Q-w5>S3m&+X@O-EDC4;!Txdx2+D(fMfA&2Tyvec02IdkAw9qM
z?L*mLJbtw^N%s~#i86VJ^zj_EByXJhP{%{wO493$Vq&k#P8TiJXLl>rj0Y2GD-qXl
zWQrD?nPxSBW4kiNnORd>VY|Ao<N}0f?tiJlAJzcUd{u&VqG+;vNdrQgjQ8vM@>k#=
z1Ny<x!G5r5Z(D`u254cKq?u+w^<%SC`W^d>YQ#$lk;+jtE}$kAJL>^rY&=&*W@JJs
z+LlcRdzH2e0@tVYsdH;#B{tVv?qNhKF;)1{V@*8sl12)McNUDXx7j2-C>RLy-1ZNq
z_P$069Wwn3U{{tAr=Q=X?s21VxQ9|hdVIg==*+cRSJcK_oT(YYrQ6_M#FdD~=omLd
zd05_p7CZT-$*whc*OQv+tDiM7thS7#TGu@^4*?<WJ3CPj^dF8giPdyHTr?XZz#Y3q
z8YJ7c0)hMXdu_YP3gcUhzj5w93nh^DJdksKd{?%n^(e{m*`$`|eJx`hsE?TC#h%_E
zb#MUD!;slR!^Bkyvz0qTZwcbdY;@E|nJD90pf6jrszmhKXfSmYb-%%j(`UJ+66vC0
z%JqwMCR&8JY40TiFAp!!8?faGZkuKFSyQQ#|6q4)taU%Gk_~4P$z<NpmJA~&>sP>3
z$}O)ZYx;k;&Z(yoE%ns&r?=Yoy04x3whh|4yl7d+RRx)+JTq#2+W|ru7p1M^nu>tO
zMy*uvs)n||6h^J-Sh`1Iqtg|Ko;GQc%yI#W_ghnS?Q-YK+~w&oT=CMD`Jg&F{J_k-
z8#7CR=ANBF=vl+Z@|$df3yBnDnh~#09+4(CzOv~mxp7A}?><GyI=m6Re8GoZ;fswb
z*x{;ixH{U5E%Fdmo6df=TJi9M;|a}8pPtlOBc7ZTCSm)0#_1>WbJE&+*V#se!+)~P
zY_k7@&qL#~{^=EWOMG)*8rNa3+c0`?XsGA+pLktTcuVwq5%>4EPYZA^jsFNxu$Q~L
zZXV}fV<=YUhtCUAt|2aPN@RreSSk1L-|z?j)J!~)xpVVfh>(zE*e?umN=e2=cln7-
z1njD&^6FXmV+Ok?O}is66z65sTLqp9Re=1^-J8I#OEigczAQc49vqV^^yD9R7_<ML
z=4<~8@EEhERDW67QF9RZ=bj8N*D`MDx$XUy?3qPR%qIv)3O~IXOCcXdx8<T@^P=D5
z^iyq%L%y_`JWl2dyoTk8++}jxI(Oe{YpUr!>v5~Uk(qfg3U}hEb*ku8B+%YX8C?DN
z#gHhl&VO;wDm`iOqDH0q?)dOM4eIYosi{_%6u^d{m($QUN^Zj6%MHKimuSsSSic-`
z^`^(vNumbyJmo)i*@AZzZ>K5e;)*NQ2#r(?XDp}5ZBTjqb6}%z-3T905x3<d8lIq^
z21@@ywhIXh4$pq1CW6ylkQ*P@rVuR{_fw`3DK5gyME!pRlK&CvMe#)cgz8WHj1^7?
zN#T^c?kB}$()}|W8C($ZUNHr8OqsW-tUW!~*_^3sN|#2v#j->Mf*x+7cNHHG`V^a%
zIAgL4k=OhN?#WIwlw*%%;v-s+6qmyQzxDZZ#w*OUiAl5bT^jxM*A>LpexM4&XepnW
z%hC5_Elt&7EiH(vV7kEa1YZ;T-1AlZWnnSAgy<~eBUC3hL{Kv|f)>qHbD}WLuT;02
zu%mZ)K!0WnK?KtPm(T4;^^-4^uN{SVA!V$`_RH`M1^emlA;QhXdys-L3umw&jrBe@
zePL`U^~HqVvk#3|o40j&J-%qk%;XJq4bon)Pqo?^dYa^wz2&H@!nEBde`bPF9osV$
zqTno{NDis;kic}kaOK)EdravZSV<l|Gj*R{Ov7+1q`So8I|=>?M0PbvtutVa59YD2
za8|NNDs40Qs_RAl+X=H61E{(Iov<i+Rm^eU*-cIu<Rn<^KDY}b{O)b6;fd3bXirVG
z?C%=M;vFz!{t~)prBICp4((tTyLc?O+wv?TAg)!7U#S(?|D2<d3};PR$y!pVhZCJR
zPsaXE*TusD$E{#}CJ`bDE`YYuX~Tc7%OX9}<gS%=u!xsZ_QXD{<lI9F?PYD3XGrQX
zLBTBfV4>(3akB1>f}0U!sm6mLg9rK^w56it@$m+r7lHV>bYGZH7haD44ex$Pu6C@t
zy8EsmKn%*;_m3nPV`opc^yb+mXO;C0!C?V(ZeUq^Jqm07imbc4Qj%HbRJ;+>mMVP6
zLxZvW;upS=urYG6r$z%huh21gQGcvXHdMu$J~<l`bPlvuw`ya5dpq^S$YjspiCzjH
ztmw<l{I>^2unD<QX4yx32;8l{6*fI-ET5)kYpk9wC|dK7T#s4`RwdK_gkbBPpOK>`
zDrb}BJmw>PV1BI=|3clOuebUDOc3T2CR6>0`3O2Qd-(R(hep0-0hEE%^;$BNbFdi3
z33Nb$rpbZq7iP&BA|$W0a?yM$-OL^#g4&?cWhD#R@bj>KwGL0!LoV2XN!2?$@URwO
zOcWCLQV<(H`)Yt)n;F1en|Kyb**efKMXhQ5I)2?u==zix=(7521(PAuT=s3y`WB*C
zn4T_Pl}xZAjG1HLnK-u%#_7+o=ZzZ_yzbY*=!Xku_ksC{pMPjsZiUjBNp7G>l<FZm
zU8kB>v3>f{EfE}z%|#X49kWytEMjD;$o%VCxjAgGDj|`N8bA_~qL7>FqpN|ehtE}5
z)90P7RT^Gx&D85i4^^Qba2=Qk=@f}``f!eE-h-s-jo%n5@4ufSZQ1PE$OY)7$IgAh
zB^7KE5RcRWFgz-$6@*D?zju6-!+M}CT_!~Vakk=M;M&+0k$+*5G~|v8wvDoQIB-|f
z9kv3ddKr)hS?Kvyu~9)Bo>aBdcfvI8rfh9jzh6j)k<jh$i>khuG+0`YbcZqx(_NO6
zbcHA>tdQKz=vd2X!zotXsvkqjUdiS>3Y(NkzDMvI2c`p6wFA&sjh#D~WLNXlX|<}@
zr2fXw9T-P|(mYFRY!6=k(twLb1efzr!6UCE#RpJvpi`T1Fjs$mr2p;4m~Z!x%#PB$
zfs%$6TbcagaFh4)3d38Gx<y(aYOv)>Wxv;CxmliVZlHkIF}-%zqYp&gs=2;@8xEGN
zo6B<cIk_SM+<OrZN{?L}73S>HJzY`_VbDEp-js)?+G?cGtEy(3isMqF%F@zh+S_}W
zCZ&_5Wg|3N^o=j&Q@Q%5t}Ojk*YZrt6n0j>8yj!nPaN!cf2oJy?{UOS=vSO%=3jzG
zax2_t&}ZbF@b%ZNYU}gw+7?o`xYx?jgzGt1=Gk#;Tgu??H0m(1AyI%mSw4Wg;-jY3
zf9G7_-}4Hy#nlz7vF#-TVHwn!ko`9`{tB9XDm6`nsF<!E;~3fbz1~l+P7b~wxK*~3
z@I`4xWNs9AF%U&E{!r%{!FKF>sou>udm134BvVq`p$(RD350>Q1+F(b%0qYt627CH
zYF5|-$Q)ZE-pPs<=l8kQ=re{MG~(O3kQaZRci&Oti@q(nmETr&{b4kl7^UqwFXqeh
z$}E}|H)Nb%s?eRVYpV2X1JRAAMC>F(Fzt1-x*6LqQmukboZy5*XEfqok)~Gapt-SS
zdN;t|0Ij+2bD^y)^}|mKB5K@)nPh^$nounk<@=E2)F=Nj>yg^d&~&gSZ}{bJ*d<Xb
zv?O0cc+_el?6}mR%W4R&>HR1&^v+7QzdCtPnLo$B05#p)coWS)>;8X#VgI9q%uvfY
z(AlxNTp%`vK^_A*icsE6IHJ?8@bzQ*IeR{V`f>UIe4)(oq<MxgWm%$S0b+TgINPQ0
zcgL`m&3brnwOi?a9q&PNvP4Y~v0^wNqgf>ft0`k1e(hm)M1ec2VZ8b-s@me_z^i*S
z)y4E^R^sbtBu3LkNFa8uBU5Y$t+wlLDD$$<SpMMyy-Wx3Ub+?L!k+aRbWduExD{d4
zIRmSh_&|ye{9?%|twfBISOn8X;p&?!kk=~C94*Q0-bbD%flvA?Mq5QiItc20y1Dd7
z#mF+5G;=Q<^NyKuWA|>bN4Y?LlVeD}{1%IG`UG^5BQiPYP?|Gt%QV>{qrxXX1#2Hv
z<xX@ckDbD4g-!oh?cPWc7nRG3(U)JR!>vhi^0gI-C8!h;v~pBodxi#<plZANq~MwM
zoJQlcmjzYd4-sxakC@@No~Nj~j5qB8pFR6!YzBb7)pn9a8o33qen>-I+nK|VvZm`$
znZ~wH_qgZy!<+q7{*z`)+Qrt5cX(-`cj$lc;<M(87;*!N@f)^%XO?fOrl3K?tf;yH
zZj4Mj{DzZDSXfN2fW=BPxvCCmE;;sdo3AS<;+@_Z*p4SZQ@j#ioD;8<`qetCvLzRZ
zx);5b%sTio*ayOTrkgcedksk_2eMS<Z#T=zJG++JU5iwnXCXevL6d2QAqL-NeYz*2
zNpMS9gs5WMMlM;uwzc6Mn|d0h>F?_SV-~Eav%pHqZpZS>xB&<#MH9v+HYg;BEAhFG
zAVi&NZ8HlA*M-G#&vNBTHGwm;aIzMLwY5yABeDTe+|Fn@zg`{vqMZR!T3+rBU<*gM
zTgU<AdixE`Wf*4SS6jW@R%V7iJu|SuS%@==GLRIx_EcXBDevu<6Eyx&Ti}58>>2jM
zOHHO;eoa+p{&?B8XXNvC&m=Z_njMsy7B&kgS^s6MkfvbVNnF8B%2ZQ90M)t9fn`sJ
z#vUlKsGX0=9a3t^&Kg1avvhtW8(1kxl5OWOk1)?juh_q`M;YDvvD0KpCwpL8<c8fy
zV{;Lr-P5bHcWmS)OL2F<8tfMfzM0968pJb4X^Ba{GXz_v-^@j{S>AAbo$E>v7KO_V
z0)*BGHIVblo!0(1a2VnvPM@Mbw1lGKtGfCfiDW7bY18|`C9VS8(JNGNJb7cujtIWv
zqBONfIYenT$eRyNl3<p80^cD>v2{@6rku|VBvt~e^tRGbxzE9Xm4z{=jFzXl*_dZ$
z%k4UKGQ++3CV}<o$N$JB)FyY=@OoY|T5@O7RfY?dvS|p4$zsm+*k7~SDd_Y^LiTQ5
z=IAspaardC^HWtJXiYh3&=CTjk{Ii#B^*4-pd*zn>UUyjw+r$zoP#U#YO{g5EsCH(
zXiz<?rj=zH%A5{#3L$*Ej3+`pR1tzIN0?pTzx)#n@6Tyody*U-OPvu#)uAanm<I2+
zTeEp)Mrp(T^^(#gZQ8!jJ-ZpOq@gpab#dSMphb<0F8sQgyR9vJF&3aA?6e&T$-Zl-
zOT00BxEC|&0pCa}S2{1dwVlgdP_S+`6LwzaBnlKfS&HIjPbVo;Nh)Hb+{xXYrJFSa
zaJ&nml=F~r@Nu4WQa_{k4SaqKyFv_@1{=STQ#$CJaE-#<>i&uJVJ$Ws;B{X}hSS=~
znk`evVWd3k8DYeiy>oWn1*xPU^NM1g+>@lmsgNf|ln|B)eeUy{Ar?Flj2D?j*0hcm
zOVZX;b@t@vHQfH&!EO;k&i>as6-tQrEZ;`w_bVknIsiNU-Mj`PQ44^_%_wY)W<<8q
z)QXYtJgZWJ4rxu>adgyBSNKBslDN6apRnAgB9TvfC)q&JC@5y7-#l}IY(*xGQ}!Mu
z2zZSNi7gbeFT#jN{dZ8P{7?P|vehfd^$Po9^TvRM%#e30^KkLCO9qc+Aecr7gmt39
zhG98OCb*RhtFaUi@j;<F>i1}Ztzw@7F~?it@OTNPCM-GY?KUm25naA=nYOQEs-@e_
zS62CCWnuZwRsQ!6T-Ct|>$qdFZ43Ql6CNqY?n)k2Q6;BTI}Ms7=-V80p2ALybZD9N
zN^<yy&VpNVmnZV1ziLNhy7!-#FRN)z<J%5C_`f_pdM-1QrXb<g|DEOWX#0~K<%K|&
z2GT1`YL@UdHt}}{DjD5@z0Xwbg<R?^{VH-tHZvjQ;lboH*wD}=LF^()(R_v;x0d5X
z7D!gs@T$AboI(UPsFsUv(pI{J8a<xMnvobw=eq0MKfl7rq!ga4@R#4Jr1(}wvD=?O
zP;N;LnhzsJEEf15)Z+iKF8}x6_@62@;l(RI=GZtFHvKOwDC+pP&JbedT(Ay85B@mZ
zH?GsYWl~5tWtAsb_1X-h!17bCLJX%H@N}$nW-g5;dN}t~w&&;kqoR<dOQV!f{PsX<
zH>~@s9YM)kgkYxSKf#z^r;;8o9AVGsxwF_@u>`A8`SwrZ(;5dYD?cMw=$iF@r2+u;
z&Sb4AmwRE`&&wa~U{^AGvjdSDGVb|jg!Q){SfI_$leLaDVbBwYf;(7p+;TDW^ZHmG
z1yiyxSj!iN4FH=Ih@yA&kTCT)*{=pJKTx>cdyP{sPWrvTUO^gz#KAe!k8k}gE68q;
zz)WGLgj{1ahSP7J)lg@f7YwnOy0}fKDx8yYrV_RrHls&xWO_--GF5OEBn_ChFiM&A
zFe=z?@H=L?3+-2FGPN2><Hp^9ixhdke*2MAH~^C5gI<`SUMx*<f<t|v_a@P{4_=->
zfyTCuhtZ8U1sd>}mTZkay?@Pol2JgGU1_L33NWcfk6BMOUR$cHY@OK}<kh56Q%g^E
zDl|ow5GPFYRLmVtJy03TUtSZ?xPiDSXPBxsD!FN?`_~)X8+(Tdy&;lv;=(rrw-5KI
z{{^@Q8&@6B+wwWzyY0_K+e3=HSK*PWFWo{wweQ5G>Ew7v{KV*)zB<hQ+@Lu<R}7XO
zus#fYcXQ0Uudn2i<bP>VbK}QM>@mb0vF(@<&UMV_QL(OqKC-YPgH?THwpsW0DlMHH
zv%$e>^inx#M4QZpD5pv~!><|D!)+1GswAdqfiv?tqc`m5DJ)|y!yl0vJ@86Zn)l#4
zU%r7qNUD6pV|^Z_#9muAhWRskn!g6?l-&3+oqIRFB%8UX{GN5F+64P}?i}5wei+dZ
zO;S{T$vz(CnDR5$+>xj^0J<pnJ(6zXvq}9z6#MQ&BHiXI&LbUEzXvMcgID)SSTGqa
zz!{OfqP#D~s4x{b051)Y_S4zOM4Zd9>I}-cB{SS8;5N&3%>~eG%S|$VwYE9-HgWFL
zdFd6lU5;hCk7f<&mn9)Lp(0v0#vqmk99mPYN4invKuf)l?Go0g61E9X&y9w=%z*9u
zTzYc{0kEu@)<Lw<n;ewq;{?>0^(%64r=+w+@dHVe@m|JTtn^Zmt3de7`09!I7gYY+
z%BGk8^5}P-c$6q#lU%a&ROKT{%NX&JwQlt*kR<s}1PxrYNqO8r{Y#734(~o;g$Kll
zCINz#cTLqQ>C(r=Q&EHe+_TQsp&&1g3ue*_f^QIHtbq-=8wGj&YYH>tS2S~#hT7KL
ztePHAuH_ywdZCp>9tMO<dVZ!vj#y!RozMBg=1MP4YipeX*XF_mhh}7J;&r0B36?2j
z<^`(CvPh1vj293!MoX?YMDX{VlCeNP7PdRBoOtfYx|HYxyQX!1M$Qitcb$Z{xci$7
z?j{M9mHiW~q#)tVVl72T-e|{<&=xmEc1NxR99Yj8gUbPo5VpRS5qid(eu^e>g-=J_
zBwa)J`x3=Iu4XvVVAc`jC9WO!_&+5kzI<Ya+bFVM1RhlQcMmoC=ZomG&W<`km#<=G
z^j};8`wdtugldT*W1Dq+lVQfxRAQXvPE#?}a`%)F#nbH39=lYxsR5-L3m7!x3>nr`
z%<G=qZu~sI^|O_!0TxMdc?j>Dm+u1fZZ+?`I-<O&{={g_FHU=HuG!8dIDAA>QZ|a%
zt|pq+wwyWNyru{KhL%&^jFLSkKG&=@6HGs_%PCyEt3&K1Z|<Ah4ie0jsFdj!OhO>Z
zPG0xRTs>CRY24#h*1Kx-8^jKO6yuk}^cK?-;gq*%nu5c+R&Jplp-^B=N>8h;pziDZ
z(`(C@_bS<!{VHw8I9(9*BWM>Pt`n`O2FMQ;J`EKGIo9g^%JZ<?sVKtK{_h9{{!8CG
zKN%QX-WLDa`Y{)eWNa1xS7P|j<QMdOQCJMvjSA{2cNox~pY0pSv?O<S%gE^NZ$kGb
z?`xsy8tAx8y|e|DWgw;FtJTe?9~;E?GGUcO$(>f?hWEb%?iLHxa2+HY@rvmZZl=G;
z2?y>LVTz^x{|3zK^W@==DvyL&9}k+u1+{bZJ?>H*vMQ9R^4obXan8BXssQl}!DO5p
zslh5CvU{KCLwXJ8pJsl3%K`Aw=)G45oO?`LX2{95_e8*><&yj9l8yEIMUGRI{w|FV
zpIB3s-hN#yPUm!c5DeWlt1+y)Y;=>`eNZ3%da<p-=dR%+vQ#UaXrhF#iDi4O05f8X
zd!Ha0v+m|6Fgu=GTsgY=blh=+WW#JxcQ2r4oGJ`7XR@A2a<Sc8$;FJzdb}OaoRICB
zUJ}&9jHJoi6>N8j9O#?%GBzcK7e&Fii0vVXK4`r}SlRf>PO8C57;dp^nv3%@+UoTU
z3ve%RkuEhgF;R_uLFrWdORO8Fn!`gmq?B<%z|7Ccv1ka^Q>wYz17weQmqYM&|NhRi
z6=6bhv6z`1uksjM<cLr%>6#fiP0QYzukhd&h=<<s6Z_VTO?~+8o{v}UDS1DjCcnmN
z9I5Pyn6ZeJ^8&hp7$HHMddOEY_XHc{_EaXMl#>E)p{whDm$-HLcNq|zu&ufRDO*7D
zvc~69>*SDv`MaB03n}mc6Pr@(Uz;yHSB5H0#vPNqNmhasspea8wn6o?q-<dTx$K^<
zV0=G}^f>Wh8M@`C9NLW*P88}>0qSZvJ{Uw+)rSREy^$XgyZr_iAN8XJ`R#D7n#5fH
zGY}f9+@K}Z9sBi(&OSH2nU5j>MijF7mNr;z4(DYQ?=LBCUCrJ!EDS>c=ud3z2%mox
zxG6Hycq1R&X-jw|5c}1Zxss!e@m`@-0w@KgnqI0rb1gBcjL}uH$g-t;9IubINP8yb
zbsuH-+hpfr2>+re0rkFr#W!DVqtr08+ETK66Y8nh86#^w)UVfPRjh+$^i+;YH_?{d
zknvda9kV$tXK$3yu`O1HRXjUjHn1EN5+!IkQPq28uX2lM=7+HV?VZbP57>UoWGHUq
z6b+beao$KllRyC_<P>R|y2$__r`?}@wR92%<&q48n1CDmG!_sx-TfhUDU%4HrTsdU
zQ6Var&KpwBN6T5LHOk}cjT#fM*S1c3IGk=QK-LB<m=<0^WA4-M<copcg~@}?E4!jn
zbW>xbO&|U;62V7>jtMC7d7z~&7ci(bLdkC@XjFYllU(p!Dsz&PM;ZKpq@jcf<1XBh
zl_Vokok|&q5O3W{Gtxk8dCTjT1V89CZn(A6WdzY+Z#EEW_M?*9JSjCaP?WJe7dSC3
zJ3N^x#*)odlO<<NX+6dGGf}6*3hI`P^?uKursa4CV5vRh`l8q{5%u4+yi`K#bq;iQ
zpR#K!uD{c(uwgTU(-1Uj-2@wawi8&biQnOb$02A;rE`v!m)+`(fl}v5RuX^d;~0vL
zGEXl>|K3#FTZzR6&jUeH{iCDdjG1g{m^Qup_pW3OyzslNKgfPG*!?Q9z8M~14A_Jb
z!$0J+-(o4-J^KV*5@RL}?pc}``gZ_zt*jW@(?>Lt8A2zLh&LbZ^KXB(wQH+*RqT*I
z`{ljhjM99N(~(`SAi8-%`b51YH`qVY>n)9!Gt!*Unx(PUHuQN%u){I08r^nKX}2M*
z6e5J%YI;naG(>?pO!59T%dlE+ST5KGG4)vGna+EyBF)mn4z~DPSbpT2VWFQQlONx9
z94Mi8$UrBh`RGduoIM9M7ysb{*%%lL)hXC1w|@R6y?e|^>QIh*dRjt%TCAty?xCFr
z%`nQgIkEKZtl^p$UHWeHuJ>-x8Unx)Yc1|QH7ae;Y=g2DNpjm(0J$ldn;Oy`?!4(7
z<7e9Iz|`3|Ep<>DNlFw?WtUt3V5X;!^m;&AT6xC%ZLJt@#4`jec|1(i(!Fi23pg5)
zA)=yjjmN_#bzA(690^kpxk&;0>4|2m?j28xOuoJprpa*3H_xWZC##;pXKSBEr&kS0
zTdD2oe`spg8Nme4%p~XOrj+Z7^S^`}=zr$$E!P<7dZwEmSpC-2-}oGQV8?b9)8fFg
zb-K-Ii(L@Ko*YchCw#OGkVcml&$5Y$`$Ps8U*-91{>Y=f0Cq9Vn0=$INeS>}+s8c;
zUEKM^{V%`>T*U$F#Mf#6%=|!w>Et)}D{@o&Jn1g3)}OI^{{qYre+GIWKf3<{)fdcF
ze9tBTUyfkLI_f!<5Y~2G>~&=MOnS3c#qV<IS<JvbA`Ag;66kV>8+l!gobB*4>vR4(
zYO~}Ei*P09YjnDq`#54+sqEJyX^QAnE7OPOuSj98rS^mrBxXnQyfgiDqg{Od7(JYs
zY)pE|N&M9Pz3TK>IUET^Ie%>HCOoI#7aabq@f)9SVC%a!?ZN#S_o7MplTHiEvMB!_
z&-RlOoAH+$w56In1A^_Al1^{QIgt}HrD9!1j%*gUodr&%ExaX_;(rZL<E|!vH?G<6
z`J`iS+coNh_;r6pq_}bi*Uj5XmjphP>Hvx)_p{J)kb_PAcZ{}Csi&144VW|aq9lt&
zaFgP|_$}QgFT_RhSmVCn(n0>YF6}i!_l+-PAT`$ld;fM_$7{6ihhH~z@ON!rZC8!C
z@Kn;1jXga=+AyNc%M*S4WFU%i=F_k)Gqq%gR>?>$Nc0KE3(9d@1YWG06fTFkkG>W)
zcQhos2v_}a|8l6f@T1&pa;M2D16D2W=mHZ0p1U@DzS^c&rx>t4`xE{lmVQ@0b<dnT
z>BeF{5(We6A>kX%O<tl+*|BcqwPil71o-g{OUGgJHmIv&8iO(1b!Y>}xfSJZepgW_
zjHe;jm8k76kG&wexQL-~P4rv2+XRIE8;bIHV{N6G;coix)i=Xy!dig+8;l`%KU3LY
zt!6d$IXh~aP4kVn(y+>2A63~gCvcGXqt+Kr2YQUssb+#iZGupRD3D40_*M2ZAMwTR
z?(1gtiOELRx+LwMp|BG#SdxGV6)@|1i5i;E_ppr*k(>Qha$W`$HkKIhk?Zy!z}R5X
zy3y}EkvEwrgG;^b8ROH1qQa&s8Rna~rF0Bd>qye^@Qd>F)aV~m^yeap)WzgGa9Fv(
zK*Tg=%O9n``^+aJUawkhYdSk#Q~MKqBVNx_%`4g0T;%Nlj6}H(GNZ5$C@*N!J{+0|
zi_mSW^@PHe5U(r)<s@{&SiLC(Gh$RSDx_cs2I!sv>n1jNt*^=8+|v|kQ~d#;x(B@E
z5MjLNd@xs;C5#KG-)w;bg!9Aa3~(h7Rs+izHta=3q3r;5lf>si&dPSqltR0v$=x|u
zQ&~iH_2LS->{!r}a&jMKvKQCbt(R7oM-)NV!<+{%!)zctHuj;JJ?mO+=fvWkpWQ9*
z+#lTY^Ae?z^3_;)YOcz)w^q;zcVs_V!h6j3pQyg3;ma(`a!G!IS+%Ac9Mbxgn@lJf
z3FE|Kk#DX#bh2jPa8e}g_hCT+x^*Qt`}Bt+jcil6+!pY_Sg<B`EOoj`z3w{s2s8K^
z_p#)zF`FfK{tJ68aAz2qZR3e8*9ej+H~<waO|=8m5a#z>Y)_a>K?<O(rZwj=dj|Ub
z<J>Zhsl}-sIQ*R#K1}2Ug(G-@jy9!ZEk6Ez#T?LDmPgM5MlxV}Nm;(sEP;^4VisGL
zVoO73-3^o(U(LZ=J0Y>@gFnsw`OKFriB7jQds0LMXIz3;uohkn=E;^Xup^4JpY2hP
zCzTx3u@<tA&bF%;w9X7$m5};Ux$T47na_d?KklV)mC}IdzBWRn`KFNh{cYC@-bGL)
z1?<2!gVu?Y_a|Z^lEFTS`P1#c=BJkf|8Ov%`<^e#`%BkN+ot}EI@@9B+2`O<8?ap%
z6zsxpe8N8IdCz`do>jfQ`t+`R;Rh8SJY4I6Oa)D@6uq%jPff}mDNz18R{WPk36uX%
z;D-P2p8;=iyZj+lw6)Z=XRUN--O<TTsgKgzqIae?)o#5gS$Z68h{@lW+gRpzkFji+
z4g>xTq`FaF#be-eE#Q{^cSMMaIG^|}oxIeUEty;v{UY2`#R7#@rh%~hY{@6iC;9lK
z_g&HhW_wFrzCE9qs{>6yS`G};j1K77cWMV$$no<nS8b#gc;BBB#2o2G%$G+^S*QM6
z*eoyGKM<hna|2co(`%^TyMBAu$HuHvlNSr1-f@VX^b6THL@fl@*i3es`1%2K;}6$k
zLMJW`Y%BYV+NCmY+zDt@SU%8nT}OYlx_|4@IKra(ex(ZIe)h-5%5Y$gp{P=EB%{Ka
zp}zF;T-&czDG|NOv9LQN;`W}^yu4!j>nUQM)~oOCpC!IZ-sQ)xBb^Gbx})$yPJCSl
z4@{;t#DB>Cfsk+X6paYt7Keer64;ENa*qCdQ5%IMq_8OsKEtdHJ)6xhL_7a(04O4T
zKY!w|FVb5W0O2+Wu?K9#Yx4MPKHyUT%G?=CM4QX4`a@oD`WSeM>t@&|drf5CXDijI
zpazWTbk5XkM|W4$#hSi7LUBuJK2+0tn`@?!>}5IL2TP9Mt>hXrx-%@pYRF)IdI~$R
z`uR2>DsJ3MYg)FUb?>W_m7gWz<BD+NY3=WWF{rKH_RaJe>~wX62DtgL(o9KqmEl0C
z47Dkv0`lGlzqpf+DhysVvLXG&xdnDXlqEeA5V?Q5efuSQLIbRZN0&#hCq%T6$fp*g
zieG9jm=C7c-Go)|3;}cMJeZqNu{sJU!<6r3(b2e^C`JRFq!s})vcZ0F1UAgf^d>95
z-agjicKg%bT)L7-arLda)Cvd>i_JP?*zDB~$o|ac+@P)v`c(3n=bFsz?%j=?n_o>6
zg70-Xko<MGPAoQBhklxQ$UJp2*XEMTb;XllLhy~Uq!v~$QECnjUmE2-y5uJDA6d~@
z`#B5ulEJHGj8h9|<!d_{JtrcH#GxSw))@%1%L~J#IKEv!)waIRNtSOQbpMMg4d1yN
z`=NB(WqCYJi=NZ9k%4iGiP1xYMe!|!rV&jO%q`782rk51Wu+UBB0=2d(y>_XP#6di
zmE-rE(F3by<5((jO@c4uYh{nC7-f~6%1u_=GP_|PsR>BEsOpL#74)6U1&kY6CvnDr
zyN$;N!h&0K_1@4*pPpX>O36eqt0DERUlEc{kg39EXyL@@3$`O;UQ!HZs>AU8g$3v7
z=3LPiHft?i9=zw=-As~6i%|}4S8mz#myxHzB7160v31I#VEZzn&#|F#Btj62vL2^I
zarXv^j1nBrh7#I97JRXU;U!#Ael`0>@rmXlOX|EZrf?lb)!)Jb?{-MNnngsUwnNK^
zkxuLG-P4Z3ZeS+8{chs(-aEJJ5;&sR=~iULY|=3Z-#bBWq7|3@)3^;K{n)W(Tjei5
z1#_i{+NQZH`hDb@0eW++G7e2h&i=@K$SQ-Vy87!ALZTQZS<~8K85kEo!9V|7gdZ&k
z`Z<5Iau@x$fm$Q_iO!gFx`;exyHlg!;Yq_&8q5^Xg{F`dleIJM-`kjp8dLwcv)2C4
zEf1|Z$CKpW^NQDba|p6duc(qI7g*V<Sm=$QNS|xej}oDlML1INBxjs1zdbWQ{D`UQ
zH^>^QkV0Ghwc992Ng7ytBd7^KV@T332OyE3$6)c;)^RUcji$3ZJaJ)siH_8quS@-r
zc$eX%is`xS;{<o1S0JZ3qJf}hmLq`oY%0<Fhb4&2&gEo)l<@fv%`d0}CVb4A%Zc`=
z&o9MzP}P2M=)=DNH^7VIQ{^!~7mhGWJOl5A-;kb(cg+e*-VR#y<=MGJ-J_FEk4@I0
z;YsAXm@v`w{$J_B{rd>(f1!i--{xNYE##Y9vIzu{5NF<*O(A&C1t<V&hXEX%{|mq~
z!9xDM|HiB_;A36FCF;yA^`M)g#wQc_<v5nu$PgqteXr!5bNXFJ9rK&wGHv{_sc!~v
z=I6Gof(XFGVxCp^;T>Q9#}!jN*+t1A$1I?#F;4q>fFD;dU_n_+RiyxdFtH}E+}30_
z`+vPoyamT)Sj2mm%)XSm{`K<so<VvAsR^f4bN6C<<u^UgS<+k{h3_flV5_1Ir9Ryg
zmIv%J4To+4EOVKVQ%V}ZK0OU;EkG>p2V;vIKid=c&#bqY$kWvG>9%5mYIj;RGPiPF
zJH#Dv7WpNHxi0&W(Oybse4L=!{(7W7=HxY9$lB6RsgI-RtQA_a6mn`Se;rVAs9o5O
zK$u8oP4z1kzuq!gTS!(>r_~tP@XoJa^sIDq!gCtJEZBM7?=#u(ZTutde^%M6H=I8X
zKJidH^@GrD^gjw($=>K<w4@REx7t&iSK9hRv6i87GWyZHk9Q8EW%4Jz;{bk+l4uL<
z5x)L5o-T2t+G?*?cUsc@$)zWN{&5O;Gs}4|t?;h=I^OR7&(<vU!}rB&ZcZzyDYq?)
z7<C16i()9KsJg!s>E6mWX(J#a!J~QN)tx7Z!wa!8lPu6Vfp>W1G{wMgm{D?cRab^S
z6^lT+3nw*LfB;|--rZLJl?`Z~l<w`@hF<U97%b@sc1dn8=#*Smdv!fPdDA0o3m4Yc
zK4vgC4PV6?;B4Yt_tv`9H;sf~z|?SuOvN{ta#6vjPQAWz3BZJ&>VsGGPWesyVY4w6
zPA!<TRZl1q#y;Kr#iqxH2j{^neXXx4AR{UFi3+%;FwArrfH3Zq!W4!U-P^^k<S9C2
z+iw#Z(n(_e3=f5QE0=rZrfWxTNZXv5^#rNyl$rqe!c4`5lx8dIt>rh`Z2}3jk|75+
z^}0=M&>)^_sqLmj{g<}_P7H7Kdrm1N=Qg41Y%1)#=U!Z!j-5mObslq9T{Bws?Qe)q
z6=J+Mp$g2QUu~wML}cxMi(_-saShSa1g+isex7$fdaOi6ZjM36ne;M}O45zn1h&k!
zoj{yaqD^utG;%9j=&2YP=|@ld;llJm(}`sLU{-k+Ols)9_^NVDUo7CF;M)C&1dt3n
z(~B?bDfmXEweDKVNg2lN6+QPxjHs^V0q8|w;e6+Xp`1lMsC{YxUN?#w+%CSq3Le!|
z<!cn-5FXbGpM})Y<<h-3!OT9c7zCM!lg0UE(*W&gF)h$%?h|1;LiAV42Z~t+4mW~1
zuRQ~Go9Q@&a6=yn@<%Ie!1=vz^nMU=MQoRAto;Oe@r=k4mTb?oF`9$C4w~4N(l+6V
zdYJnXbB#<|Yktqw+rBlj@0Bojykzyw5M`J6ZH+ZW3w7BBt0121at}O=r1(5CA-Sr0
z2yq}TnM8#^hxY1^64d`@PI;Jg5@lcnp(2@;wx{J>KhSYUxPW%kht=xa%|!;U*n`Se
z$sN1{NsJOnppvW&(H|it;;COPoaqmPQARr7;xnt|&DEk2P15g$qEpuzT{t)Jx_pPR
zpD^y}{l6p2pB)YI-?u*ff_({IK~AbjPQOUeLA|S}VV!?E*0q^y&o{fMUYuAjU0uT_
zqd5SWHepb5NP?^f)M)CQ;(~?HaR)eW7P+a{`ZNB#1LW<>)FaQPkWiq@AThu!q2u#1
z{nO#?j_{C&##j_?;v>NVYB~~Yecb&SSxyL*eIwiU$xvSN35!=yKF_zKwen|{YTh}o
z%txe!sZ5S_DW>!NAe)iFh_<<l#4)`eEjFt<&JnEYJ4M(u_2?+-5CGlzKT8y(n#u#O
z&%bm9BUQSq)7Y1mcfikIv0Z9B9iWt752Fv2fDt6!|I1SZ|C19C>8ed)#lhWM%zkRb
z8l985^73jgL6RTypR-JV`Dkox>@-{;Eqq>76XCpB<<xdA5`Ds?+X_yq_>j~P%H}Fj
zoP5KZVdb2vozEbQD!H6}J)$>1^JLXGB$$MIAEmx%bKJsz`r!#q<qwU?&;+GhSKu@$
zpu!2Pr#%lg`4&FIw!9;Z#Dy4bsN~_5jI*uRjt2Sk2YB9Y#`z=-b?+J~Ad8otkd&Nu
zxXz(7X=$BYV`8vl_3w*={az|NMi%sbDw$LLEK&V8DvqCOO<j|ikGNoEek}_24+8xn
zy~L-ybb||pcn`X=X4|eg(qHcer;|MBvR1}O1CGSh4Y;EV<ABgwN0(4vB{*u7h7d~V
z&q93BM6RMe1jKYm;EY0~lV{*cu=3jY4^fjrIR3K+5oLG3Fr<Jac$aYW|FHKKP;ouq
zpI{@wB{+=-*Wm6DG{N27wQ&i-g1d%vaJR<Y2~KeL;2PY0`}?0cvpaM4ocZsbotgjq
zHr=P;(bRi&Z`FOTZq=>(`HcGDr)(naO7%pO<#F%Lbq^z&GnNpa0=LZ~E6ziO;>ODL
zR`Po&&ehTaDYg#u6<Hh|^G!$12}v;Q7#|f_h)J{zCxVAc3A$Bj*Hz^rYKMg6EH$XR
zhv(z%w!KIAt}1QLA;Y;M0stSakR#Wyw3GvIhbGd1W4<bYK`+yHnlPTftSRlO7$KKq
zU7bUOuXI<L6Kt(Xm#X9wSg>0r_wJ7^NAJ`w5M()2qG^mthxdKgtesC@$uPMBq3MT9
zAXtSKQ+EVMt!--toIgRZ^yxN-meCcQOFb%Vk^B7BR?@lmy6nt=WQ#k3m~56~&~{5D
zhcB<FvE>-t`DWZqKVJ*pjQh*dpVS-ZlB8tBtPK6~b<vLe`COGrD@`@H9dBw6At|Oe
zN$N&SY&X~9X<ts9)TZxSaj`SwHgjQGsTe;Up0zPr=G9#HX02@><-6tRnW&hV_EH|g
zLstnxUi1V-MWuR~crRR5AZ(y^`dg`Y)GoHvW8Ni5tMdhHVnuZ6YCjXjNoH(9?NRCp
zmjql@{KR9`h0%2yRaz51MNwM;%Nm9<LGp^ru#yE51d-!SXoz?fVivchykd+bn>Dj3
zW(Yfqr#{tYwqsqJ$wfa{VH@3k86ypjeyWJ9E-DhkaRP4PH3Jr!OEnLwFa*>uhM;u1
zs!eIj&DB%Q20q(_+OSe~Yh!F6{n%P(Z7f|Dc-LsO#<t7rO0zQ|UzQw$05dqMcJKG8
zp?*>b9LT%vzq|3Jz8YgDo7R++v9x16N;i5)5svxJ`xPvevoTQZmdBtBIso;x<Rftb
z0w~2yiF|6*{XMM(LbIgu4hidIcDYNi96RJ~eAfk{Zd;MI7jg$+YChee6ZDjoxc*#W
z`jmUh?4c{Ju99*I+6I0=x>m&9snXKeVVLua#z`&uU=PV=+iky(msdJ;otRaHZ{?h@
z8b~p1AuP+yQ-s{moB#?!SBtKTMqrvOQa#+u;By%sY%bFM5h2zsG@otFLxDHA?tvG!
zafA&U-%PjEdMvO!7)On=)2q4bAz&j`i{?+SY?pNxv03~?y0OTOg{wtCJjdikvsxn~
zw9#-G0EaU;#vU)rJxS|n;xBOTxp^Cf8S$h-sV7@msGS<R5Fq0C<2Ob6303g(L>nA<
zSN_jFpDulF-GAj5|NnWK@;_Slin5*;!MQ8%yj6FaofbxE$|jd(6)_DB$5Pm0WdWF_
zW?e=o#mgEqQS;S&pb*GzlaTyR!OJ9?sm=zY=ZDsy?aUAtb*txsG2}kan{PvGhsfOL
z>Np>rgk1Fo&lQLf<**`as`%ltCW6=63A#mbPPv-rNWFJjYSisN5+QuoW*z3IV52rp
z8mHdgLTn+dXQ7RzlM;?A1hcIh!yTzRmWM&Pn=yMj*r&O@dbEusU4oOUHj>TbzAFM<
zgQ1wt`ULFy^h;fPYmGZCE&K%pq$311B<FKAm0VNnK}_{L`@b#%vvkW?;;GN&IYICG
zI7d$08l|Zj3iS+Ebz}wBedhgLp;0W&DtA(P#ws}KxwA_D@UatO0xnV9AThJhtBPCM
zdDRW|6Chl3C0=v2uWJi5&}&t`s@?P^;>nJG!$jk;=mWd(xc3jW5Ho7FgCqUW&Q1C)
zE#)n|uGPB=ahUtqtuDNQLmx=rbmMnAvY=c-Vqpc5YV6af`W{!RT=L}GN})EvZ92S4
zkDb7Bn}rj&`N+NADfQKadV%z1Jf4gdx6)hq$Oad^snRjmgvc!}dIcH{%b_xy%Wgt$
zolw4#rv7%WSewzQG;0|4mFX}^g@SbyfS9w*Mk`TlzQ!0Ee>P%;Yh)((C^P;a*+Gb%
zFD)aIgsT|t1Rh~g^jwRL{jYR&2V>>ONKdQ}GVk;uBEtK=vol}M1ZU!qOk%I5Ve>uF
zh?BG+ClR9T<wNm#@q+3$?+_unNjNe}cx%#}no}l?5LYZk7h%RLUIQ5JTu++3Y`Fo_
zKG`WBO(88R5{=@$;q93r*oh7(n1&+;W1Gw6JY|tudgd%iu06at$sT1&sG??pqFDZ7
zbml+-I%N_iOe07YEw*k4k-tO(=8(U{tO@$yv~}i$X5bbwbgf@7>WTeQDFpCumQ#h`
zW$kT6`iKIOz!9?fQRDQe>W*1nU0jKSzC;y}=4$yZx~kw^>g$TspA@BhyES!JK)gv^
zX#hfX(g}JJD{^F+D{UWL1><xqx=M>$-7FKzE>8|WP?%FcwS>ph)!=<$5uy;vw!74J
z@u?PmXv(h+d=;9D%(nT-4)|d9eq2!B=ba5yZ;_QIQbC{jX>yE-a5HA;7;$;`Juj;I
z(8pfy9pX|&WTkaiZ*CDC9C*JldSQ`-a(j;S&zkuFp38%a;-pT2_fVNj75WOnkqXz3
z7#y;+Bjw7`QK=Kyn%(b>;DlHy$%!eLk>(1g-iBW+tw}Mn(-mSv$NJ+D6)Eo=`Grff
zD~9aP#tC$gPHH&h#&yRg%Yl37K~j!KHO~!q#c<Z#ML9N4#ml4a{1?*wioBMEVHR}=
zT?j1*gvyAvAMHT6W~j>$sbc+tjFj1#ji(=8ncngxrdYVOBp6<Rte;J{menx{JFfsT
zA^jG|a4uASQm4upu0C;M;~{uQc$Yp<>=%Q@e(5h>5c0Q21U@gd?j?tB&_{a^9HQ#Q
zprGPc0GOiz>P$O<difq`<R$IDL;?PTyUhP8a^mRfk6Ss{E-5kNRCo;Gq?jZG2l4OA
zR(?E->(g7-$!(kmG1CO_%JS5>?<AwK9ZbLl_<%1CndIFq6dubJ=$fzBLN<T+Nz4&P
z+05yA6EGfniLU#_QMP=vyDNaB*6Jsct}eE|{O<Ov*<s;%y@+w;Eic3R799}E8}Iwm
zACLJ&myg^05qA%D*NUBe-Tkm_uMz-d<UZImQIp$;^6(zvtp2tOt_#*_R6Y@z%_y{;
z)bAmw8muG^7#{8lMa)5Lg21r(L!ACRl1xSEefRWuH(SM&)jlm^%6_-m8pq7xs(w;l
z69!w#nmpQd@wiNf;VhuZvhtod&@jur5JOIX4kNEnrdALXJXgW}$7;yZdv(HM%ntu(
z#}Siz_HZr+=qQphWUvPs>~r3-b>$kD!GK_6_r@v-A0lgY*oyyNN?WhGsT4ZkEHZSl
zE!m#Ep9kl#0ypE)Jh}_Xtm!BNyLSVygTaRAwAL`voLc23m(+wu>iiG|MzI<=F;c^r
zg7P#DSMVVV*H?OkrLnWC;bAzR>x!+9G3Mm*#|4TQ0%^a}x((>y02+c2dbAC@HeV^k
zBHbeH;%;2|$bA~xIFTep#sSn(Rd8PyHJoAOlIEW(-2#!6gu%^fx21(nYwwuV){+D8
zxb=4>s>mzBV>%CK{&Lh+n)pmceQItMlFbH2Yl}VF40rp<=E2gZ*f$amc&-u*kKlUr
z{+)XlCMFwz>s+BUBZh(<5IN75DOTF{k1OK3WtC|>%p8QK3jpvgtM40j%n$UL$uwrr
z9s(WOYBVDXP3=%m%M4K##X_NjQb?Z8Y{mKa(XHsSrL!`U6l_2%nx5%$o8Lyq=c*H{
ztsD1X2j(H4XaLUM<)^&6{J0x*badbhpv8O=2%%grUXQZ2Cm@g8a!ud8*jgb2J(lkp
z^2-JWw%OMPWedF0kY)y<4ww~X-^@v+?AlhNOvlm86C9(jBDu-4YnR1~Aq%+)6MT5o
z@|X*}Oi<N6$Qvg#<kTJ|z*jzN3<;7ia>DzwhF|^2Ws7S@TE;0p9T+2~Pjvjpp)DD}
zdZ69M)xW)1WZz3cmV9r)H=t{72K)WpZp-@O8_zdCSX2fPmQsEIuS=(fy5Ti!-`L2A
zTy?QA{Bap5U~4*^i(*3*W%&?ET*(!3VIvtnlhlWgFj%?wwpUuF-CH!aenLEw1I}mO
zXtVv3xZ^gD;C%F|;zP_MJHNq-mIl3!!S@F3$#u?8z&Jy@i8?*yh{SA=wg`DO93qL9
z9xOBs`AB=_^VkMn@xh829Nv0X9YN%jOjM7is>uF=f{(Mh6(HA2l&yP38fk2VB#3G5
z<(*d$E6Sbet*RODJAp-;!z+M=#u3+yimDl~XKl9BA=c3fe!1B^Iez*T6+xs!4sf*O
zr-KU|I#zo#GYj4Gg_i?eqE`NQCA<DD_y2i2A#?<8vZzTU^JKUkkR6YrlJu`~rd;#E
zQ6Z8ZEw*8v(@twxvp8`&ebL%g6_KIhU-}Zv$9EJ90-rI0r=Uc_$(eJ~k>>lquDZ!3
zIFL@zouu1J9&qSO9Q_hZ{L#7qUEo=TST@<4%I`w#=VW%?W^rmOxK#)rfB>>>cfzCo
zFDXZ4q~~kjOZX#y-qXeVBfrs(#_2Lf-uGv`IvD1@3T;=kP4@N>Y=+>~M*f^-mPSU^
zwC8pMZ&^DEBSX-|sPx>AB!eS@HCHakv3u%7WGLG<&tC3pyef6hznc9S4;(x-{P+dL
zL{{Gu?rCN4CP%Hfiz_|2Pf%z#iC;*Ip&6~zyZm6f-8P}gcUH&jC_yeTxd$N$&r*FE
zT%lwu#*-4*mF-?IWD9TvsfoXfjtoY0=gVXlBejevxwj9fu9QD}$%POK4s02c;+Cg%
zSA@yV<p-naZyo8WWdxRG-rETb=h1Qd(BrG}Rq{;KU%4rp@3undRAk^V&^>-mNx#R;
zX-TDsHbW>~SwMTMbq>+fOQz>=QBZKsnWuu-5Lpjv$>4#EIb-Uh{0c)6UFQ8j4m$H5
z;xp@(bvF!Y&Ds|+dh+~cwUIllEV`76e3eEse~=|F=5flk*;ZNw9<}i7Mc)^%rReRC
z@o;oqP8A^1MScti^HQyW!!qlKs;8SxMUWA)(oup(denlSW^E;^ZH(69xK7q*U1STb
zfV-8MKX<tBw@5L$uA2C}xs#{X)f0w6Q#G!P{lf}S)_JoT9QC{%Dcx{vc5S)X-sK0&
zWDzC#h$;ba)X2M_NLkceefKgs9?(*a&`EPi_7CdavSf_NDNw8u_ZPvgu;4zI1Acwu
z>C7|e(3TP*&^I%y$hgx`^<!WJvEG^7!5%Bq`eV@=h7umA2*hi)!0faYk6~9lX`&aQ
z9t=MB!&GzV)}Al%5>!_{O6o2zRW$*U{mRuY4iT`zYpQ+&z?comv3*-dwTIA{>Shuz
zWm;0FG2l^p8UIE^4sfbbkc`I<!6qHP<Pp%&<S(JKSWcf+<G`qRV-N-!15M@8(Po2B
zxbU)QA=rr@)oSrZotw7jJSx4aa_$34)s7|^_q@gnKx7Q(NM5Td9cBkwDE10zBD`}%
zzLk_b)FivLZcJ!ZmU|-gn(%h5NzCa<1{GnJ1a=(JnkiPp&B~2j<qls}5W03NrRCFO
zJL+P))lt@8Snf)mc-NP|H6-A_TzC9JJmqO|RBMrf3I3ezx6x(!=^Aj!qJUk!(TV@0
z-@$VJany#X<GX!_Lb0)y^Wk`1CMww-qP2d26o^YjH}U@pXZZK{zlL}GpVl5bmeOeX
zC8XVbJdvQJsFulWVYRL=!q3O`v4x4;(;R&ygPgk_Fri-jU4vt;V{CF)<9D*Wl0k}`
z6W4eb&psc%aMaIO=~STT>dT7J!yvcDx=z3y`jhcjESTkIb(XwOHjf?eT}o7f!_>WG
znp>qZE3`9HY4=zu@{oaN>qcCw+M!OL<F+h3!HRqTRqXT1Ro>lQQ9^=B(OP-A%DaAB
z23#z#_mEj^a#-dYbfg?19Xy3;_-)ORaHP_teoS%YD`1+8iCnC$H&yp;UOzg33Pzz%
zC{F&9GMtQ|&F~$U8kChB5}JKh)kC6Xm2;P{1tYoHwoan)!+V$nis1IMEVQTjRF^dZ
zYZ12@KGxMBCbc}Vat)!wdAdF{JPzCnr3d(mM`qm553G35P>)DfkF)!j@~s4TRgy^K
zI^eV6*6zcvA?J)a*U~PkCbK-a)$Sp_vRx+M7q!YPkAb+S-%**v9Imw5=L3&3z!8{<
z>Eqs)uA1{RSVfm)c!10C`{hexHdb56Hp*57Bon`zlxaW4Ozso=0{c}Z`#Ddf+50Z^
zj@fO^qQP;A<db@#d$B?4OQjWF6u%KD0GPVaP5CsJb;5XoG$>dSo3F5X3xa0uMH6Ds
zsOY1i4iwT%sT|J7O1~|(w^$HELN3#H*vyIX0^*5GFfzk)nn!Pzk*lfwYQh%O&{TDe
zw3b9Nq4h+sXH8T8Tm<=0y4>%B;ua19TT6CKX`K}c4^dH;4(_-h<txkKcGcBjFOKWB
z+RO1>mnyT4z=2M+Oo+`1`N`_@&8_IcJU?>du?$W_9i6jJ`k4Y`fB^9PbiGo|(8X2R
zwhQ|lUEKk=M<Q=;0B>6RE(f;w_aC`Rg2p*bb7DQP*KB_H9tih2T)I=*_rWWaZkrG9
z%|LjLvLs)hm*8FM1_EBJ(&t&GENlagEfDqNY$-CBv0AwFwvUa1Lgci+>iv^p0D4UD
zZ}0_!JJWY!SJ|K0iJO`v&6M@p<```%2cBQvV|XP|kz8tPi7+Napvc{F5B)q|AyL;t
zkKPQCqqRIIjVXDO<JrWE+tbKyOTBT*qOF?zl!)dtua#r7ha$V1At#N+i0#6ArAHw~
z;a<_P2yYF*la#B!*g_=n(P;hNOUS*Wa4DGK9AN9oW^<!O@Xf{BS)3S(nvhYNN4@Ui
zMOp^U>GKMFQre7KmHjRh=8(Gogd6Uh2c#fz5#w8tJ2lKYzwDdBjp~_8q+L|8Z0kZ3
z8>Ig}KJ3Da6#%M5gx~A6-7Lq3E+!Pm|BqfJ{d@g?H{mc`YvP;8S$Lzvp8@G)X<L=t
zV4q6^-tezBel7_V+H=w<*~TzQf%?DBcEbhpCspgO2!a(D`THo-laxr%W><o!;@N{3
zG(gAlBc7MCK2tDVu#EgTqzp$3YRiC4C^@~p<Xj2Y2Uop9(pgPy7;4q3k!<8V8^}AG
zae4dHUN>BrtjJI57qn~WyiR*!Zxa+s8qQo*Qu+Xl{0J4x25siXv#<hKAIE%Vr5!2U
zTO8}otL{6=<xjZCvB<x<CdKKV?{6~-%vEF+3u)iSc&PN&O_?UPh(u1h*TuiX%rY~G
z33+lENCjP0rn@P<y*FYIl|QNT$9YfSx)rB;J)=H5*~7=>lbLJgH8eomr0``GNJ2ke
zuTAvu3mKJ8WcHhPF;m&+9`129lts3rD4|Zn1_n+NP*P+sT@v{CvjR~Ytwsf-B02ZA
zMggNst>6|74T$eSjnFJmQRt>%a9~simzjTXv+lUXg-L+CgIzbCyuh;GP%;2fH!U+5
z58kp6kRXQ?tD<4>ktDKh5Q^s;``c5z@1qS`i4%qkhK*IdiwjJj8_}0cb2wBz)V!Bd
z8dsf`22?U9SNok75>-jy>X<ZBL)(NoKYd{dDZ;jS+IT%{dGF^&cB&|<0wL*Nx~3Do
ziaXs`g#s9Sr5gP861IH^E}|$gmVS5K?s@Q6#YC7txTodIq}8NjVtN1oYR#50`O9&<
zalMQfJvMov4!eo3NiuI_7sD^`g{De_1TN*fuw@IvPTe-^S~&5N0_T2AtY4K34fgST
zfH$9Bv0-0iWGv`;aIuv`rh-U00TYc>RG4x%NIyOZXQzrS2x;Y5r+#Ljf~~G&!uq-e
z@wk~l%I<&TU0=98wgjqX{)7d9t!mRNTi$;Vo_+q!zMSL288eV=RKiCdV-q2k(2lD$
z-bwUiywp%a8)mKbheyrQbP{mv+?u=*_fDOikPv=5eM7cSde5FZ=ak!Zj2pGN^0cV6
z#pUwT&SC^z()DiHq?Bz+N<wn}9vy?@&q(@0*?%WM$G-$!&VO)SVOCj=Z1LF*WOsJr
zEu|^YI?tVjUjc*Vi!jV~#0oR!wKT}Aa3sm&l83@~kcBm-w1kZWWRq6QjV9Mv8C$%>
zYQ6X((8mc?JjRuov;h-!IUM6lc>&c1z`-b+%i4@SGX6Jyp=n>Dw|iV&@w~V*YVX$7
zJk_@R%Gsv^@rBy50j?^)5PyMFsDWDrvOq%!%}kgp!Y&DWS7|RE{{Z)7drc>`2JtWD
zw!l6s`i1-v59&;Ya!$3u5V>L>aANq)WaKyC`jlC^GQ3xxEHU6=>Ui8oUrkH|xaurU
zS?6%=ZAt-a$C?l+ep}|_zNchK>%l{G6>!Y#FEAaYobn0?U%#&4Rc!ROP|kkAThg(q
zp+;?Os+5l9anKzQ){z#)GJLsZ!xKIN`?o2$&CgNyOS9Q!f`wy;?S2r@sp^lka73qm
zrCwJPD>{=FoKEqsK!}Mj24pf`kvMymR?|+NYHki4GSP<W8Y0;Cx{$VMXgGaCNaked
zI#7)#SSKE}TM}=A(e^mu4HB5!2^l_tiJ`;NKjivlp$<m~S%9P@qiN!0ES1KlOxUQE
zL*j;Wdc<1aFCKiPdt;~bS)h=^!zyxelEpK?^|~UFKI~gGNLxUQoPBGJ`fOc0LiX(W
zu9CmA(b~$~B%0`fsaNy-4?k&H|7R1+64zuxgz&x|)8+~nVwik47#G{AULO=v5q&JZ
zeuel+G1f7pveXk#V^`&x_1Pcl%cDMA7CFB(1qcB5UZggr5&|Hl=%?Io&ZF)mp74ZY
zQq-Mn;{~G5ed3&Ny$+Prxt1y7Yu_T+IZ0Hn{Ys&0SFLW~<QuHmlBnr|$4L35TU#I7
zqCOf!G;OUaWw$CIg-l}k9e`CNWLoWhEH7y1ZJsJ6yQTVP#2Elb4PI|wTtw2}?Vy52
zPMm`4^`hY8N8U0dz&sDv!mmN8K6n9`w~_NB^}j!>o$K21vLDRhc&BQf7|N(6rz(n3
z&CpZB{RSNec@fPq_Nm*nz7Leb)c}V4jja5~qN8Q3)<nw>MWl$$o>CDby3wtWm+|6A
z$K-9g73tiA*pv-WI)w!1oG_(8Na<AUc(H~Jj)67%?D3$O9_S;Bd5c_9qiWO}kuvWz
zdUht_Jr##;%ZhYcYTTW)lFE$R2_uk_aV0W;8Wk(HDW787G$nMcZe@Lf0#tQ9W{t*+
z;vo*0D7$o_2T-4`pQ}kRkf_T5wz!(Q3Nr#Gg2a5L3&d7s@We?1`#!zLglo44`+je_
zW;9raRYX9y9Kx8gbJSe%+MZ?ldLm`Tw`@{qkwS6708$%lv%+0X2k9hBNYQU*$~4NG
zAOv8n%*;&yNz6eCvKLY|2M3`*Jm<pQKM_gQlU_cv6iXx7jSzQh^}uK?77Gexjup*>
zcBHSNqkbX;$SBISE9cd3Gjvw*-6bM$%qp0|I*l#)Ab#>sLtWhCBY#F@ciY;A#N{Ui
z&yov}4pI0^-eT$o^Q#=G^+MtKz0r<Y#5jZcE9vBmQ0e)Ow4k&_!i=O3FgWI&KrX>!
z!ZJaP+JzYch5+`VY)R9!l2OCP)}>WD>P%bf(A`4LykHf_5xcUpn{tj)y#zx)fUyrq
z3sPvEjz>*2rmBZdwa<!SYn>zR?0RazahSk}jWjUV2KRA(4ZU^Y0i>68mW&OMp^MXP
z>SO227!P;1ur$>s?{91DCGfXS3vgj@x(;g^Ba9p}?M?KZ8Bd{*@4*&|Wr&V;!IW<Z
zU<}Nx8~UOQ8g+$e^H|BJ^)qU_KtTd6j*^tZNicP<*bWx<iYJXp=mFD{iY`*r)_(jY
z%K^f69XB$>2H{34>b4;ZaBJnFCUbRlQ8-LNzqB<<hAZq8(Q75etGm%;=;m58-p^aB
z@^NS6>o`NnqnP1_<Dgmc>cz{#M9$TkPvH~mmxgrbWd=>tf3mBBckFij+2d3QyC^_$
zX^EW6h;!|BDlIYQiM}OMNSpx|I03?5+s^>HsSe}2xXQxLO}z+*?@ME}3^;ts`WU<>
zUO)gSX}V-LnZ~==?<MPO?=wTON{W^Hl!!}9=PGe0o#P&h6t0%e-oHwW^<PpCd!3`&
zfs3`ur7en!(Xi7e{k=qiy}-c8f!ri5xMJT?0og`zH}(4;@T&b9=g%h`*&dIJHv?SE
z76BI9Sn)DGJBPCwS2qFSY4&t9+U7V4)(AHujy64U5E%<U^mWt(lHPS`CBwAt)A=IZ
zjERz62p6ryQLGINUHZ8q75|Zft&+0DNq1K^jshUFo&v6b7!8`H!xb}{x~(k9unWEi
zfQ#OtyBX92#RSyL1`E333dHc*YJ8NdvAqe)0Opsf^n1cms#>sk!Lf|9okMeA|HZ;o
z%DS(~q(h+Q&q{%P>?as})F?%}Px+>K)Cr^RLiWezy(Re~I;gz5!FSCiushaNaC{XE
z3PY>kOu~v`i=vHTl!HgL;R5W~Q_XZc;XuLal=sz<jlizmlz_H`=*v${Dve~x)jZO^
zYIG(?pAw^JiJ`ntu_uh|!L$N%G5NxMA4&g+aBmeT7IP*kYDcDTMaBotH5U;0hOwmw
zuxnDS298QjSIU29`;yGx9_G?(lc^x;gt(NagQSll?UIL3l+xY@+P*4Y`ULu9MG4N%
z1R3D2TQTGlqq5OL1~4VpGDy7PB5SeD@D>$$_^kxLS_Arcl*QLI;=h`L)m+Vh5R!8G
z?&?$(AT{x~$YVD<5|}_8U4vBlbS?Khy%5x9yYWi3w9^9E*^KO1_RQSx-W2MLiU=Hb
z@(R@hP{a#SEZaG-y@>m5x~hZ<Hq9?V2Wqq{Wza9O%&!|tI4PC1KDhLX<+B2|7mmMX
zGd<5m2k=wZfHURCL`KI<%_2QSgxlgIvcng08SB{E(oir?dlw86qWg!+BTs0w68wQ`
zP_5=|b_f!mKHPLH=)^X}&BWT5hCz7y<mHIw!f2P-T~;7-IH`@w*ZbCA&}PR1QUP5r
zb|?88uKeF1T&oFT-D~KQUJ1S<PJn_`94(bjijm?$wzbR|EzG+GF^_`RiWouq^==}-
z^fg0Nrtje#a66nXAKjO)h1<^%bxE4t&Ey|&uKM_8Mqv05Ao@CT<b2GT*(B;P-bKE_
z3h;UGArygYIr@oG@-m3^Y|ebR*tBa>=oeQ9ADc|$Q&3#RdijnrZD6|cuZo<tgb!BU
z0FUIlH$woiZ4+WDr()s1D;PhJ(~G1KyB{d&o2KCyn`Ia4JA+h%c+A1!PrVPS)@Hcm
z1qwK>$0}xX`BAA|yE%c5Jl$jLn#oV!_m;|XtGXx)Mc-ps<5(2`GK0-asR5~!9gpdO
zZ5&+|3L~0rS797e8to8f5o%b>N!%deMZ^FI6&!G|%50^`LHaCS_(0RRO*zrx{y<*c
z(Q4czQ_TvoKpsY_s9_D$hbZq55_g18`Rfbroaq2WegO2KE}x#H%Pbt>6%`I+wpJ8P
zvc<)UNLWONVdteLN7xdRY7)OypdSY=A_G9te{jD$)UDX-bFZ`#U1~yDo(7=#Gz+K3
znDYBqt)CJC_3N#M-KQf;@|J=SHViD1-%$Z(N#9S~qW1)9x)XQ4V<%@>YC90I^yo$|
zRxF~=H+Qc@zuVY!s*x$uTTI)Ufk~KCX!d6~BW_%!WfMKEXov2%_i68lDO3RYbL299
zr!n<43lNs$1NhDlJ&YB(mfNbWt#up}nD(M=xVQ!$E8^lwr#Hx`vty#4b}#8Jt+M9%
zJqtafaH&Xnk~#keUvBujr1M|1K*P-17*bzSYI9?Me4b?IUlBn6y>&HS(&?;R-PMDs
z$P`+3BaqzCr1`vUv`Po>hiNOPvx*B|%m5g71*-6_Qsy<zmgh%*zm?u1!J`wEV6@4v
zdkgFv;e%0}Sa0Mb71&GPTA1EFLHBs4QqPx<dZZ*#(@Px_{BDbCe)<}>e|;94SS}wf
z%T|Lrwyudhg#so3gMs9vk8l$#%@9Cl4F~Tk?MJWQSPx4Yn<k_R<*0n`%#dz%B>RSr
zwlKg|qcak+99>lcjU7pE%%#5qG8xRe2#+O8sFuFcYQC4-gFy4h3%sg0m5=wpbBwzj
z7DrTFqqbepjW!m#mA|wk|3Fd_q9Q=)mif|jWGM<Ha#|Gd1-A8^N!1QWo9V|>xrC^S
zd)B9#(V2Piu--*ij_GO|N_+_UhSEey=Jh7>frGpGOGQB30OvPKbq=}f`4j+5TifkH
zp6S3NO}BlaMX`RV56=s$8C)rg)%kjyDO=I=?)ghrg!-n{TpxwrY__(GtVjpLMP4wD
z4rP9&GU*Mcq`rb}K6=cTm>#EA=@*UF!NZa%<9v(jn+Sl!D2i!Wi_#z3?Y#oxM3}sG
zj4*V#5}H(KPRy7tYRaUuGqX!poY}+;eIm!Oc0FVyY#IOTi7?%*O&hg*Q<@^vx!T`e
zy(uzc9@~lz5xVzt#vt6rCLoqchYrsDjDkS*GRD;1{c`A7t&;ZlM*iQEF8!{+OJC@d
zMi@xf<00D~HF>Y_`X%q_nTa+Ma1am6`%cqHgC8Lsad<Y&#Gj>T7~rK-GwAz_Y4!rg
z-{&?2yRuw<<Fxy8ZGq9Zgfxb!ph<VfT%o6)JAg#JTb^B$kQ+*73-9aIM_R3lm6?K%
z;4`sMPDgbhyH&`j56h63Ba$4{YjAkn$yXXJeZr_6fyZo_FC%hoE-immdV^vhWiLZ8
z$SHvvNs9)NnCtR@B)wf?<1ZcoZZ=52r?q9!=#v}VC|wMO1BZU#&euVc6}ctR{EC5S
zIGaJlYocj7e5v<yWG~&(MtWaHzA7Pzk3`c&R3yb`@eD)3W_YB0(n9^s!KZ$`0@<(j
zM~W&<=c=<2RB_R}nInqqQ<<RH^eMBQ12tFK2wdM408`0i`DJaO4p^h%2AZ2HTaOwY
zJ^!9EuReB3zP}^Io{E%j)KTas-x=nHy4gFbu40RCAnL3XZ|>c}lh7jWbEaO0jd9eq
z-+kNly(XIUJMr&tEdj>vrW|_Kdni5t*?UHB^GqAsOqo<0!q(PmOG`THM4u#s%D&%t
z{y#r%TE(vRXhV~1uu<aoL<NI5<7El=vJs=f8)ZH!Al)R5BjemiCbho+0+Ijj*yex8
ztfVp?-lT;wng+jef#5+=6^-I-n`L!3kXH~xxZW?nbeHoB&Md_qvb~~C{DK&1Ah8SE
zAXQU^d>z-Z97KJ9f)!I)u;k_yfTCwl`~z*_NM$QCg|iL&X9aD9WIF6<-~_fvTijSa
zPjpOu6V==|?rT)MmMOQPG6c%@Qv8_Oarv^4@W5ZLQ{`fL&R2!Z-rOEb%ow)sMbxAR
zi=kV*>S0tl`%I-mNZB>lvk;+iTI!DxRVA4+@?^}eD$AepVZg0G?6+;2E$z`@>mq8M
zb#-(E8OjEQ&Rbhf$DVp*?q=q}x9RIB@lvs~c{i?^$-7~w>6%v~<|Coem9(im6npj7
zaxkE-KCw9{DdKMgh*_#c4?7*Wl{lu2DEplS0ASl|W*dE-^YbBb(wPjw){BaR54NOa
zMND^jYJ(!k4qRIEK4Y1uuFT%y=T$}FI97lXLJimU(i___RTbAEq4{qrM<oZ-x&%+F
zRf&12>ren=&pxBGXfK`hAQ=NCWprG$?3e&E-)%E^1j0RjiuLt*hhhV9E5}=$!Rj7t
zd`q(s4LItg1+Ae>fpg{;#&g_<ufLfkZ#56<pa{k^;z#4unM%}K(I|Ugy>~pTXMR&o
z{DWeAzy{se5b*c&FVY4xwR5K|Id6Ap!{17bv{tc4!_A<1j9N@eg=W<A67-_EnAb;D
zh{Z%kyAJT*Jo}>)UZbL>Y^o5O(U=qaKg<rP$d!e03KCk@vDO)gCk=1_L^&0cG^US(
z!?H%){6Z*+Yv-9US1HWq)1yJ7pk!5*s{5GbEUZy#DT*Mz8o-L2B_jXez5pl)Q|->m
z-^TDcZ|w2Yk6Wjsi#`6wcJ||F4FSdo0b#n{+CGkgoB4=14wz7*E>K*L&^*Y*EAfq6
zf)1v%TD<oFLR(_R!BWatW^dP`<dF1^+;w68gj4e|{&bkISJ|iTyHRIdy6}ybcRF9y
z+%6Wb_uvqlw?Xrjc&!-O<@a>(nv;pC+k8f5*+`hAeGKB!L}Njx%yL3Rt)xG}htXP+
zV32tk;Q(&of+#b+%!=26W=j9kqO~g@9(6qmV}9zr&|Lo4gd`1pM?zAYmbL=vj6sN*
zy3cA21x9Z5ma<5_4-hs$u2Q7kw_UMRJvNazreq$h;sZZubP_yjf?6HTP~p_~!rm~+
zLTc(&!42z?4^vyWRkjt+PvS1zn$XREX&rkfE~BY*p4X>2p0jF$#q7j<K>T(zm=K!@
z7GWdl0xOyqQOH>)SmQ_Q;>q^+J-<<|LK`GyUj9Qxks`S4p#e3G(u3}9o!Gh!5ko0E
z7C(3BO<ec)ZvIz)nypr!v&_h2pGz$P#4H_ZFx%sPbW)S2;e-INwAGafs`v3*c9Oq(
z^BSY!G??tv#4G^Ef&0$L>yJdMICUI#E+ujVr%Y&AhEh`cwtRmu)s`WSXZ(B+qzc?3
z+w&;Vw}<$xG8wz2(J*wPmAZ>c!~#{X0Ev4UC*D^;bwz!6^tU!MMlE6SJz_D0v>Hc8
z0WCy=Smv9ORO0vrAdGr|Z}e_a7?h~kZ{JB2-spv~HbZt<EQTlcT8wWq<2M8(xrv{Q
z_~iTB|2Oh0pie_sZ<9p9cBo)!n9iMQ^anuNb%uWIgmWeqG~@jFFj94rssgN{#r0&f
z*`1fCvrtq2h@qr{Bs~6T7<?{VyMrw_L?uVX*@`_f;vy$3$0d8p977#F_U9uf`w*0|
zXWC9yTpWkL85%Ir6#F|7{NHmT__yEw_S;_@_-g}yZQ!pB{I!9<Ht^R5{@TD_8~AGj
ze{JBe4g9r%zc%pK2L9T>zpxF!ye^_xIGVe<xmcJu{Bz`FYKy|lg~EpN&w-E-3agsC
zshhX61q!R2gNfBYzZ~5xT%4WkP24O{++5tD-)PyGyIG^Kv$3(Eu*zE4SXsOM=RYK!
z?44ZHoK4K2g+5q#*qB+U%1EHFO4zu$DqFZnIypEyIa)Znq3}U#Q800}L*f6YVpSAY
zX&ZZJCD4;3)jwF6IhjMx|77841+9gj``=24h@kvukzW^H*8y+krRAgnFt7js4D=0n
zT?R-35a8b+yn#nRc!Pk5h=7Fh76k<v83h*u6YVVlE+HWSE<QdHDGfOhF%=0uJ_R!c
z6)hbDBLk3}g^h)tjfS3q{-2A$AR;27Afe!(py1FG;S<sSKYqP-0kDwZ_MvYWN&qYt
z3>+5BYcGHtD(4%Re|teO<^Jsj0}BV07ZC{=1r=JL{w)9&1`ZAu9*PJL4-YNv2mL<)
z9_tPEJ9cpd92FBpN)RqbU_uTOl|*$np6cWoHK(ad5Hbor0U?lxhL(<=fsu=whnJ6E
zK=Ol>w2Z8ryqda(rk1vju9>-orIodft*e{6ho_gfPw>}}(6I1`$i$@Nl+<r&-@&<g
z`2~eV#U-URwRQCkjZMuhKYM!n`UeJwhNq@yX6NP?7MC_Qx3+h7_x2AC&o3^ou5WJd
z?jQcq3kCr9pVWf>{J+%;n#BqO3l9$mkNA&XFtDD`4;&W!n|JI8*y1XPCLkP2jzA<_
ziG-Z$Ze%J>)iXR(mq`?SYOW2M^M6$PH_iTiiUs|@((Jz|_J8WN1VDp>fp#7o7C;nm
zulnERE@Ijz<?XwXRG4TZ&OOpCXFF8lKaW0)UmN!ZIiGiJ;?qRur?2-k-8)uB0QHp-
z$7eJvL!LxS?urZ=ChLfu>TR_I+loK;#d*xW|IPUpaXA0NS5pJ<KMhGl<$n=^$$wKX
z-tW&iXWZX<$%)@b6(1HUhD*!?C`%Ie?B4I^4H24#Ec4mJ)7b##;iLe*amQHDogcp*
zse1g+0-nD;stp;u0v3NCe)&~*e0e#Z)k^y1v*V>`P@6y`JzVxH;Onnm(X-H3z)yx}
zi0dl=={95UIf}~h&mOSf<K(`<%JK9EaJTt^J{$JG+u8qGWiX4FxgU4qv^&nP<GyBT
zbWU4TM{L*I6oS?3Bl6RgEKsWgA@4P^Zoh7mhH_EUjku|Zk-l%;9C}jN8aQW-bja=G
zTp8e=&HrR9M`@5ZqzPo?p%+_egt8Z1s;m6RN@M(+R{FO;{@TF*92@Xs!3=TYZgP0<
zE^K(RtfV)T!Sbd}iTWr1BrSo|@#f`rs-E&rp@i13!U2__{e59a?w#MZ?*36>K|}dB
zw)eM9GZQi_!-!tEX>9{+X``*(J9{A^dUxRf(y%bDuPrn7$0ro+Gn<^kBgfp2NXNv(
zCc8bv<Oyw4gtA4)g4^$>d5qlcIs-efQr<iCt&W!Ji#y?lN7!`U(wCCz<h+kw_T-n~
zP37N;oH<*`G;FkX4H#{_#9RGE^xXcDUNDKg@)cm15lF&zr<3D9zS{VLT<8Dtp+f!3
z7#Zp-AiJaS6%eTGf8KJ_O|+Flp28uC!b6C5-OsS#A!PId?CdtHsD!)%*44?M93clr
zwWnXXmhUQ#>lGAs;siCfm-MAwkaqdsSva<LcXyKn8dlH-wn+cJ9W21^QiONNy0zZH
z+UmJ+JTvs)W~uQ1=Q6h6UVx3=Mpp#$qGz<2FWiQM5ID@%I7`C9lYpeJW+w!Z%!sjZ
zi?!YUSNQY(|5ij^)Uxx<D_}woIx=>piQdinA}6kx6RwcoGMq<wj^V<Jwl(E;dGCHZ
zquLlv`Koy<pmvB|=&8T*`xEu&L~pDXR^R{%9~?hFci<}kZFar$0oCsJ9Tw&*fT+?W
zAzQkKfo{=-q4l`-1=4vM$xJmUx&dw@cm;?%_`U*Q-@O91G-jX!ZsMH{bic=p=pDKH
zD`3E`QM19bOW&$lUxiAK%E4mjMt{<{x!3<^{GA=N*tXFf=|9D+$>Bwyd}kBQ<S&RT
zuYmKVW1(f0IS$cv+<owz^wL|n!(Wli1bmfuDz5<a&V9Y8R{&f^=iM>y3$A~U(*pq&
zROO?r7eRyGG6ym^db&kdl@n;6Wh%S^KC2ivkJ|i3{tQ#3ySBW1XQpU<GW{!lg&?D=
zo4nN<2<E&bQ--p%b@lr{(f@|J3|FjlFNpg82ysI7$l36lm0Y7w`=b}3b6H#gJ}?RD
zOeh7v0`^tU23}C0p2ntK>MJ0G{A~FpWZ@NXCIHPyh@H=QPG$C+eFb#b#Mz+)^=Xlx
zOd9hoXMOzwXqwYfOX|_}YQ{*kk8X3`0mZG9A)R*(E(ec^4?#NbBtDZu+vQuR=$QuM
zD*#6qLD1!k_T>rwj~&T@lep&#`YK$}4Wu*AXOu65uYhi-sVMNiy!A&UzfTe3egy;-
zi{61}-Y(z9$jr)cdA}uZB@`8-uL2sK1>FhxkCbe5KH+u00(z(Xf1<9x0v_-_L$~Dw
zH9=3Be`Kb6(W!jCVCbL1npO4#Nd@#n{V3w@g@Gr^FT~Kg^r3apJyB#rEh0y&C+m(G
z+6)npZZl#x^`{Wl1vAmEtoYnPH1a!fA#$h=MPZ_6TL0)E`x$ZlrSmNE4(f=#iT6L}
zZkkhJ0t{yrh&~F4p7cqDxMo2s!i0)-#pLDrpUQCg|3v;z^6^9ETY$>9FIubinDC-O
zzL3Kb5CQf8hCzFRHMsT_Kv@Z`Ne3zwj?5E9$A2x|E8x%mE1;R+K-TSU#yr>94~oD0
z3iw9}@=GQ!H~$qL%oo~*_jQj<?SwW2nm36Dj1h!2iMZCVv^<rm(ktkBa3sb)>YH<9
z!(n7mijT~qD@ManFp~O{b?yFxFKg9RGfy#VTFVYoPOKih4l5X(f$8pD5T{0cdT3@!
z-h+l#L!f$MS=_BPkMouw4!OAeAgZ0eGa`Y$AO4S<gZV%=&?^8&bgGot8u9F(#t$V1
zb*uklI18x#5B~S}<cSmWmq|%30uL+})%7Z^)}m5{-gDls0L`9smt>c~8gAtCU^m3)
zOWFA;-nAB^Av>~NJ6Qk=P_X%4ja&QoLMFUwR=#&$GWxVvHxFtR;>Oedqsc2EYy8Pe
zlZ#i=m2;Cvq204^sgkz9jHEmUw^=RdgBk9<a)le^<EiOY^!0t%-4t=35b@+Izz=1w
zv!1#6xp&3=d5&?jy%iu4EA1?nm-1#*qXTuY&1ghT_gZfE&i}Urv|m8a&{IB7l>{U1
z05DBt7-1icifAgsguj?*--^&QojuQoLAVx(wHjJd><#I+Z5+*rH&mSexO`&IlQmeT
z^ZkiT9EF<s$-+xxZ>g$H&BW8&s!(@7b)K~h-FC`XFT98F7(h3gYD~&Wkg)eo|EXUr
zFBSfy*yoQf+`r)u!D}(zhzpf8A?2))6N*^<ejOt?XR6Y?vPvN)hJCxNO0VZU_pC5O
z_BpOm{~n*GxMINpn_@|X^z}L_&}FxKG*=|skB^^wjE6(`&wLX8!+@0d8EkMz5|by+
zEzxxZ{ZckDp+queEm}IgWZC+u$JueC4=_i4N5O2Zw?p(0*6l2yrz`keQg`ImQeE}v
z^bKw9q>;HsZ*|MHeIbaLrPzZ$gxvahegtM=VQ718S#H`q(w~xPidAv(c>9lb+=$hK
zRvN4f_d!x)MxpMA;2-}H|LX%tZ(N3u(&j1Ff>)GAZJc)dhtORqmCkH5(1U6I*=ZE_
zvBa{5j(gNJ7f&1)%dS6mOVaf{?<{LHPnOmBZeCy@?U0P<nzGUnc<hXPv~s}Fo8YYy
zg7C+mhoY)X4eU`dBU5_#n6YhAt*8(~Oeh-kv#s;_UiiRMf5j`{G-v!kzZNuj`r>E9
z4}_>wTKW)#2w7Cv>W;Q&^jCUlI-f_2h?qtbG*&DPiwK-k&`8&NCM-Kcr;q(-?Zb<A
zQJ<QqVMs@m#<QIjc=Z|{-?w_(%OU{RIH5P9sb~R8x|1DzO3J9m`Cdd|_nhOvOxziS
z9OG`;sO20X!@;wBwZ3jTUlA_Ac?4z~?Y4q)-J<0>cUaQN7rs<+f7Pf`0>icdX@RPF
z*1+qu@9ikH0>l6zCbDYqc%Z<cXY<$vI#dzmLp_w|im5{a?6N-&(Lniak1@Uq-u`$<
zXEe9hjETrJRq>5k!ULA>8d~36@MbILER^g~Sf<T|$?9U%ihdw<A7n5xdmb0w8KpBL
zEIQwKH#Z;kSq;)tDn0j5f8{)G<HS*%5%5dm>+Q?U;RZmkC33&*1KJW@m}70mTpWzZ
z0n;l$TArU$;~RZ&zu~*%^50wYW3~yOEj9r%Pl~K#{s*=GF|KBGnH_Zu_hD+WOj1ZU
zoYtp8YMU93^U5I*cf0LSUs*a0on@ePlJK*qCX?5AFF*OYVCO5KbM%EPljiy6+s0AB
z{*42c$ocTrJ#K~DdrYbVtgrTTc~-I=9OuYFM_R9d+vhT?z7D2&7WX0iW$liS-c*s+
zla>}RhBWptS+4rnog<<@TgdUgJd8`UoU#Pvh!pa=K_~wBS=3HdZURQ=UgJjJWahhO
zPtnfx^3Pjk^^0{h6oom6ugW{`w7)PgBHqldxgNjZWv$!)D*mmTsW6u1iV~-J@jc*a
z)-FSndW$cYYjdYqnAwLlLda(Gqu>uSr*ebv!un8SRI6Qc;^u+dS{=Gg%t(~r=UUJE
zxU*7$NAD%fu#-4yv70}BQ<_lEgVepkJB?glg-H1i?dsSVCiz{wzRa#2uZ1UikMp+G
zf!1f4EhTK5hnqYb{CW?{P|pu<0`JAQ8Vi{MB`?i@qmFkA1haW9a4#Yb6zN%-*55?$
z&bSKX8FldpPQJzUVq#xHhqkiu$9?}0TQ8%2Ly8&hH2b|dRvk+%4KhoNi!hs~oB1rO
z4g`Oc=`+aG!d;X?vr{wrh~t;QP=9%~0%B{vPOl{+(z|b>7ewvQvE|6O?+fi5_1So+
zJ5s&gjCT$g_?^aL<>1}+1&2q?i$>Rx$EZoU;S&41?2Jv(Gi;fwiXa!q4#KXd)S8)9
z&ixu%nZuN%uPSnG%wA@_OQUn;4i>YOS>ufvZ@EsKcX<|Mgk2;1obZo=`RBNC;vO9T
z@ePGoKsQEM2j37+`rL`rZ(+VsU5skXuJib0?6f+Yrfg9?&rv;S^rPHVfw{(`xVOe{
z`g8q{H#+<4|2!#_D{L6ZEvt20LQWhO^~OJkm{2C9UyTiKLV;aZ&Q4G3Ry}4g!FsIh
z&|4&r{K-w2UxHp`1$1uM4E0Z;j^-1R(|NuTuANl{#Q$!E_iheTa$IpHuo>8AME${|
z<J~!adHeyVRH+d~W}n=$V1R*6eA2j4V!4-DpYGHF)HD57x^_RgJiy5QJuRk&G2Q$;
ze($0jUGjDfd#dn--jOa?WI+ZFN;+ce8I1Y8WM%10YBc?9>-RAAmuz*u3f0t|zVqJ^
zs2laaHen9-$m}Hh$e8EL-5($A{7j!6ps9G3nFA=^Bw40RA&6+4-H=X#mz#&NeV6z4
z$J^s2NN=GHI5^`Xz0Z<k?zP-&a9#G~Kkor`%%`T>v?>f150|f_E}3~c+^oi(k|W-d
zy+qrEj#C@IxYuux43!Q+8$gt2x;yR$Ogr!*^oAEHpQf1;dcS_~AGA|}dXYs?ua_vM
z&1@453OHw{LiN%?{$%&&GD+bOv$B8}DMI@X)JMm*1IZMQB2*XW>gzH`<8Qn?)V>q;
z{X=(NQn%`_Inze4NnbQmnGasfZjJ$a(1^Kwh08=7Yx70vndRgSsk3RhcTuwc9n2K>
zOlUh0*y;5!TPX9OnBok$mBPlH6X@$7-c69-{SsJVG*D@CD*QYx-N^n8oiib3i+^vb
z)Yfw;r6SMWaeiK`hlv*Lcvex^uS_VW#!)|rpKP{lOKLp)lvbs$hh@C+^sVT1VQvMw
zwX#6{+1_!Z=<W3@pua&)rS03#FIG!M*m`RTtt0jcl+FULfN9Qq@Gd4DlwQq+_Uxt+
z(`$}6UUbzD>RU={a7ENK>$o$G-#<28?@GRK7i1qczCF^!{^-sgLl=_<#9(i;x~lMV
zW*-n{G^dfJDu(cDMA-JXKhMs#KaZe;*x2RwU8z7pGL`kdnFTQCGJlRrdT&M4&?#03
zm^x`^+eVuPAJ;TjZpNHJk!P;}ynr=|mNYcfprlv8?_TJ`aj|Sg<gK3nPnolymlC{W
zVl5xrg+^=rQ)%Of8@8>8Yontd=0)DU*8@xGWXe_Cq4pV4RT)_6G&j^%&2WvX^=GQ)
zrpOWIcy0A?k{;bi-w&dYTw55gu^2|2{qCLcGMpMMe^M#4z7;6UxnVIC)b9Q;T}^&E
z8<|+kVAGJIX)?y+_NCoy%8~MiOx^So&!o%^cU|X<y8_vo0>=){dxK52n>&naW*re@
zp!_NPJaY9$@_)0$`@d>Q8}HZ%(|pF>@rl6|uk$9IDCFCB=jp}rX{zrPEM~G5A6TgE
zNO;y9e;&3{B*Vh=c|rVOHj+E*+hPUVHDz~b=XQT9bkqhN;1g0cTZUj?m?tg?%Drog
z$iI{%9hP1RHOBl{`C)2dbVFOOM7tX5<U(gsW#dTQ6gL&O-7$OCn7}>z=*~36hiPmf
zv#rsJ-)|QUU;?>IqaRC5p28~#erg$+oYQ`HUO}ob^>}auJ~Pd{2<kaaa|xEa5XnXi
z6sw9RR1$@!BsmL3Yq_(2jk*}DFJJNt(`c<X77wzDdbx)>Dr!`O{VsMn=NHg42rYjK
z0Hj+lKt^(xvh!tJ|6<z(q}TmhjY$XPYgx&s6GVy!)5f;Xc`w*yi?hz}J@n)9!z*6_
zwVJSJFTsuNZeLi*>~(1-NEC`baGnx#`47Fpl%wnz8sX%Tmg@(}BOnd!LHK9o_7eVx
zKFq+R^#7iI1wb?>Q6)VGL_22ePinL3wU<9;sZt^NpKo*fZUnAwDpfbGwl`!hT+X{G
z1kN95e3tI;4{PIf4eZ6%Bk^G1B=bMroDo58e#DHt@(psPYLUKrVb7YXv0JUqy^HlV
zk+Gm~hO&RguA|1m>WIQG8GQtj1*uDumpiC`R<mRlk}Fx-3U{;+A28k{FEE?}@dmr^
zdyA;2&ciJrn2SDesdjWv4e+UBR@TG24>a<fDlui97cp-5mq4(-w+lqHp_?kYI{9%}
zk>XA9z+FmLe6AE0l|OLndz1;TPg9~r&TfWVz>kJb^!qAYojzNg<)XQ~v*<Zf6iMkU
zi4*Pi`LHn5*xb}8DnSK$_*Slv(*(GN97$b%#wn$v8*B|S7EY55yIxkbE6&w8`}7L1
zIR6qy1tMR{(;B}8He^kJM`s+CmX(_WLx~u4d0qhli43V@CQXqVW820uGbD2ZvD3rn
zUrN=#oaijM58N8<k>}(xP9c`dnLpnK96#XLeL3`N8=Q!H#-AN~t9}`Gd8Z|nx9Nm@
zbawH{!O2B*omm+w`_i8NiSYfybkshr==9SoKz?6H7Hvr;%u#I6jwd|pCQ*y<DN;+g
zF&l5{Q-^2ZF))I~!JpC(Uv@I=Ff=(chxGesP3m6OSbBCD#=u;1VzXfyS3u&T&?Fsb
z;QwImt>T(~!~cH}1d*74C`b$eK}A47Iwm3^A=0tYCEX!4Lg_|AQaT3`V{~_oMmnWy
z<cN*mKHtON$^Y#C`yT9INAEozyWjVHUC-C+b=}e~z3;PV^auDOqLK-)b1W@T)OG9X
z*hLm0I%o96^hRPl(nI?tRIWtw6_cyzi_LGD?F6PbV~ujRaW>McGe_m;V98eN3GPSU
ziTdlfW4g?+!x|y-vR#WT%hM%JFH;DD&bih!jQ^Lk13k#W?Z~sG{OCV&OjFfsQ%emW
zZ-GK85gd!8a(8$&I~AcxE~aycrl+UqKw)CV(1IYQ{8e*cF-@=r({hxRr~S6hUW4z1
z%Lat)yJe9U;Z(EM_ksj|9rG9|<sQ$SGZ>dUa{t-zdByF`2nx6Ra^dFvlqmSYt@NpV
zm5ZK^9BZzbQ9FDi^9LR_2y>j0C>@)1EO(14#T&_8q)dgKS>R#6Pi8Vo+GkXN<6@`%
zjF^7BkVRrnQ@ef)sg?3j<k3j3pj2%ZDtPC9H0muc%=dT7JeOr!S%bq{mp!5H(_N}w
z8F4I{S@!;8&PR>kM_Cl?O6r>P;~)Z*0wnv`jvCGEHMjhTch)=-iYn3mYrA!kzSV4v
zHZiY7J^96N^u~j-ntG?sqS}2O(fn{;hq8S{Y76#t`a6rh0)b7@;`;^KJhR?{|4J-~
zOF9aS<%ghCFU)Dd!B6qL<!SElF08va`}5$O#T5^)S|}PB4~|&;nhA1)u74M|F!A-S
zOT3~#9Da*1K4AU}l`Yr?HIEC-+mqOs|B`D^z!h1&iqq~<BJe3LZek)jwa=hgX53;M
zP|UXa$@ARCra#B{l(mZCIw*V+^&!k;oV!uQl*z9$>A%<OUK#pg%C5<{Oty~nqL>c4
zXz>O&K7|WcT2YR(F>k&)WR~pQaJsHmdw(fXCFw9;d&_aEzcjzjvex6ux~T4nqlWj*
zXx4>cP-6L5be0l%07F7(`WD)71C;x$pr$T?k2)wikuN<Cx&BF9mNbmj?fGaTbLRJF
zG6zRmin7b0J!j+P-!SLlfNoL_Y`+2GMrbK9L=(YvD)){bfPR95G0zQ@i~LSI=9E%I
z!mU=3h=I;?i}K|a@(G!>v_ac+m9GjhYGrv)y@8UZhY^!qe@1JXnE+u-Kopz%nANjK
zlh4N~e$#QAHDx?ev?Rk*O*y*_IypQQjOus~-vm)nvY={<AN##X?k1%#gU+4U5BF<)
z`DS7AAy$L2>(TF^K+bVVA!+i$@LQ!^mD;oq6X(=C30v|B^uw}kLTQb$nryYFf+*zR
zrOM!%=4RUe8c>0gUV!E#|LQd}*N73RU)VhJ{M*JV+h3c$>3+~ZkYwxH-(v$uL)q;P
z*Urp+e5HWnbzGw7=bXajsfxd{ZS!##c-5tDE|SP|_^$9;vFL2PdEf8+9xp&Y#Q(*7
zF+?tt=?#`S235ccSeGbHZvVWOKCd5iMvUvPRShK~%Tnl={!<x#SzS~-@C+m~3+>wF
z&1#T_?iaK`VtG<{u~3EmoWrt@Nrj4QM@!u~3$@VkcjzFX+K(LER&(EFwnsZ*59^}O
z^rr<HbVfH*#s>lOp5f&N+~LJNtIv7s$e%g~_+SQS2-)0qO5JgD*+h$dOn9xt4*{oN
zn=?SS?I5Fs0BmJ>^eBA{fdThKn$5Nu^0%uSsDw-1ee#o)X~qunF&SmgtM|5){vhOZ
zRNV?i3yyVo)n3Os3=uBjhgBxQCx7v8zlfx~!^;^qo|PYibnV4zY*6mo{2rS@9w)Ur
zM5YWqHG(#5@-L6;ZJE+K$_WebdNgp|8ahqfszhn`2vzee)a#T#Wqjb-xpiKW3Ba7}
zJ+aKHu{t&K?hTW}MhN7h@Rg>qj4cK}2ZC&-*h%wP+=AC#BCuO}^CxPA%H78OTK)$B
z8=?zqey9j$K&esSuUt>G9NETr>C*g+)uvs4JgNdQMZuDa`ZJz>ujXp0w{`S65Y<xM
zHGRc#A`O|ZRZ+syjG-TIbzSiCUUAdG{(4=7tKZ>SmV24=HnNgYw&!rF_HTbAR&v4}
zVyhL)R;id`;NBabDd2$|i_i%<WDDvr-k?HYq3p|r23ZGs`<NDc{snBl8Z<F24|&%~
zXn9f|(o4DtvGNdy=2=aTsFY8h^xuxoh_L$fGKX)&r-YcOj}K-%r)|`riwT|>+<<h)
z?H;s%&+>t{bozqTg!}H7Z@G7PGSm2YRPq>3?>5_~-E$`V#+C_vB4=?5z%3pAd+~{!
z1L-b%AJ75&58K=rB{;Lk(+-%POv8GYf)%~XnA&x7LD#%CnW{ZrGcv0$s03jS6C)Fa
z>x;xGpfi1?3qqqlNqeWvnxPfPw_>MiLv^g=>67-t%uJFsbA%&78cZHR?{tYJH7*}n
zN)R6|;1-a&k5F14s`jUT@GSd@{5jw!Zef;i3Q&7;s7Gen9j+w$2C)`n+^4l-`1N*^
zJYG7E4#eM+&<MhCKB=iJ@rr6i+z1>Dk-asJ&1PDO!*D8U8j5x3y&ImUvxFmm)0+{T
z#+4wuIL#5L+RA5+!T<6Ma~V6&j8$a`mq;27V0ONw=h&xmgxIe&)3wHx!?A)!PRcUO
zk$%CMoj?^BGc&`pS?*2cv`nF^rcZ7{HgSx7tk_gs{W+{7vXcPDz91Dy3UT)8Hz`tS
zvLA~X)2iQJmv|Z7Hhe@(e%+5)$Gl$p%6mBW2Z+9y>+F@dZ|!NaYUhUGTMeCO{10CA
zKox>C5jX6G9<~d#1)iuKcqsO#oAKy4D)p+`DmkLBzS4hdD$b|+I=kR&-tcO(7e#?U
z@E-86rStlex(xyHxFAT7&&28==Jx&+?u08YYGM(>9UbS?e;3#R&P5RD`T(aya<+|@
z5e+LUulK!-cm+qel>y(kThR4+G0|4o%+NFCz8#70Q1qrL=$iYFuGjjN7B=_h=;8KB
z?5AMem0P}YkhXQ#eA`N-Mz3+TVf$dKj<?et9?z4B4v9foG{#9ME~7AZ7G_93e4+Aa
z2SLbK3F+CF&=5wRmo&gD{=yX-P1}RDVz5_iP=zoqg)lgZ#Ai`!;5455?8d79+~MUb
z+~FFeNovlI7RAW-*EWVr?b9&;r_^eERImxFF=YCY@wF#<yuGe*DSpwf3qxjxCfw#t
zFEf!ts=I0*O|LDoUEge`;O35qE=E4(RcLzb2JK=PPi%ij(@%VM2D7!8&0YI@&oftD
z6UYi_EZUdmHNK|QwTWCOLNsZ#*iA+CZ6T`=E{B@;sIRiiKGe}6->ucur8Nq|Vlq}a
zyXn~H4qx$Zmq!D3OTmW3hb@CB(obwF3P@Z!JAm~iM!rm$_%hW30Z^L`RPqorQ`uIQ
zS@mxHgAP%uM?P9$#p0b_Ybbk{S!F4MJ$clp{KU`>-Sa-p^q<BIfMTzgZ2uLgaM~Yq
z{!8=Qr#x9NUSAc(JODGwVW|xtSnK(WV^WvA=Sly@ldoo{Qopo-uG|BE4fakZkVxA=
z&bnX~5y8-dy*s>5<`vxF430#c&(r^9PB`BGhR?O-DtX?qC&A}BD>EBK*oj^@+ot-%
z(#NsBQxD0C`G3&0ImLfg_OcAhKRLf~n(gG+!BwRdoM`!(8Bwi5s9UaYFn!pHi-%ZE
zvXBeBMwzqk(1XUdY%nh1B6v>6^~{&bkVB_BLHM2~ax`6?a?vw<QeVo~UYlieY=Wtt
z5UO`|&*+JC+{97~vh~UyHb3K>HHxd+u86y83wre@x!(7Mf1?I|cwe4M_Ul=aKXOG3
zPM(0<6e`M@gw(HpmphO)Zf>2FCv>cjjEc+H#H7r<*_BxT1vue?oHDos6E(1$vnzt{
z@brU?q4;wRD&zn$X%u6_xnLMyz;1j26g6&>L0B$D40CNEG-j`SQM{tB2a$?V8{;K7
zy;rUxCF3V21aAoup)D+T8aP$*BiT_=j~kJ2(XL|KzGWb*ws}&RcWt}kooM(Lx=k|@
z5ZoiGg<EvyBx{SjhV&Lc-_J7GC2W9#$;}{b#)<33!LrPe9>hDk-Ma%e(gicgI7ZMU
z0aAC6=&tr?djavf!}FXG${oI7R2$#<tcR;&Q*H`(4)irsF@>wJ{~%@z7;Vw}nNb&-
zLeoda8R??H>4bm{1D?#0s!&<i?sRm!FdHg2j&Q!vo<yCMC-kxoO{?wwZm11}LXyIq
zp>L;<l54rZL@OeTshT%CPeCSAwui}BU8Q*FG8=G54P864pUE=C)wU+~>oK&kZvCv=
zve>B2S>(3Vqt~uc_bH>_gq?$+ugAwc91ol=z&>}aA4<ICl<U;yv|M8p++vV+p+<}f
z31rIdn<NTx1{>7xX}-u0Q>t8}=c(LFo^E@@To?bA7c&i7)e9iI!vp9#CDlv@nT{$_
z5}${v`?#kysd|f^Af9te-Qku04<LA!+!-`-ycK4rV^&6~kLRnVseUa|?A3etY^fJi
z`1vCFVuqx%lcn#$xq9k2>PM;`x>PIptsv>Iho(3AVZdyf6n}f<Jw%gzKHT%r3pSiz
zQ-97*gT#uHt82wpc&4va7;yeR=EPrvi3;`%hDi?1V)uXdK;_Eb-C)SU<A>zsxpt1Z
zTft@t5<L@HI|>Rob*?Tf{zK#gbCU;Wy)+~cfb=<R`H9R0l*;-~#e-zEA9r{jPQBYQ
zrXmAznLiU+iu?*@f=>m1Rp>=4B^j8+c>a?Gp|`EOV*dF|F9#q#tvxt6fsQ}VB=c@k
z3OZ-`)7HLO<+1rrP8&t(GyJ*ZjN5OvaDG7L27C`VrTk?S>YKk;yOpa)0)3oF0X>SJ
zf_BX|;4W-EYz$?GJD>@FgkVE7d|2|~ruJU?;9(-(sZ_yUtVHck`{eUc+fCfnKymd9
zCLx2oTj5`Fv%6inl)yp)_*<SJg%s!@eMBfg0-v%Dqq~=B+SUt-a;>$l_7qYzAPL?j
zksJFS4%JT#98752O#dP%`#n(bSnB);oGCzuda<#1zh^!Zw3AbcQ@qb3OZzThNE)7$
zRGCr2urd?6%MW8f%)JD?Fp2x20?2@JjT1YE(U?m!S>p3Z4JI;UK)CDhzmE>0U3Ykg
zm2*&Oty{?!`+zl0dk^0X4uVBCocCo$AjI~7d{XUId(>3Oii<A1KF3Vx%R3>pj$P@V
zZs;RNXrinv05OheGNwR2w)W<Qmov^_ro}=|X+r*3ima7zZ~x-tx1aJky1!I>Gd&Y0
zkB{BU4TQc^=;)ENxAE>A+_VzK)a}}7X)@)rN#7#0C=DT44erkEA5kg7ufO&6h)yFS
zCnVXMVtxAuAUxwT+Q5;@pMQ2@W$e*KS8-o2#Vx?JJ-!OO5qEfIG*qu&6!Qyp7F`YM
zS$_tRun_uHrsl4!wi?KP60Qrj@$){4`U&OLlf*d{J{^aIaaAVJ1|Pha5d5!p&{+aD
zfVsRn{<ZA$_Z(oiSp{AeE)1AojaUg*6v4<XhW_pe)s~3_dc=SZD}m$12mP?=9tZa*
zJEL!NL?Mo#fETqKm|4<0yjS;)1!Y`0E?dYYYcFS+I^^&0ZZwVfP}^U@B&pa(V(?1*
z9T&o5)5#hoVyr}X&j-y;f<Ouz>CS3W&?BqrmJf0+bPksuk=R6{eA{WgjHznOw)t1&
z)F<G0o+#5IY6!BMb)Q-tZevng1vXIPcz+YGlS)uS!|HCS2DtB3_oz*iXFdySmUZKI
zhd1vvA7JOUJbR=TeGL+18{?+8U#m-6;P3Hd&1Fe<6>jfatG>gtmyq1m=j;%Tmr3LN
zR&Mt%!STv0&eV){<nu>0XCk5{ugEJ+nmpI;ZJ$J$#~P3SUjg3#`?<a($DiHm$KYb$
zCu;t#+29;tiq=Up)C-DKyl}(=!7J62e<mef?`$cFWV}Aws!oMyGRJf@9kuEC!dk=K
zgbQpQFzH%Oa+}s93By+FqZXMxX+l9Jsf<!j-rPH4=RG0Fk}mk}1-~J#MZ_9K4M6YV
zD#ZW5YlK6U=cSgEKa&&=)dai*-SAcvyjeybPt|0|hf(;>09Os9P|%JlYbG|ujmdX|
zACvAA>Mw+bamK|0Y)w<=BH@qYwleRrD64tfZXF1EyfrQV^aDqfWAGtYM?LuEHyxSJ
zlsOG14mW0M*yRi4+!Wio3clf)whAafAArloU!m9o{dw`|`k5{32w<-4^#SvPN5T^m
zkzS|ZO!BP#rPt$y4(C?RY1NCLaExj?=9WcJ_o_)Vn_zzg8b1}`K)O@;#|>o>Pxoyg
zF9fFr`A;qCD9qz}+`-)>m^swRcI7BoD{^Z}CuT=8m$k0jizDJ4*RvzTmPQ9EJ#g3t
z|CNJ-pe(BKrunqDvMhg8T(TY+eh|Y5vjB~!o4Xa0ur)9oW{BzSKA9-T50`O@u^_4u
zH+Hyy(%4WIb=i2lGQ8CN@0=)U;0V4XL;t1{i+Ba<fj7w&qTP3~VrekvHICFJ4&e41
z5C8DAUI~f?tN_<u;l@Cd(lU|7dMEZ(^~RHG-AU-oD+1tX>PB1t787<E=H=jTdn?+o
z1BXv@mzy;Of*sz>T^R*SFC-utoMvc-M2;PuNo~rO(pZ4gp#ww8GO?afJ_n?oGoZ5r
zHnOGs7pAxA+F~`=RGckwxBMKzIX}zcFJR3RIlV2+nu{7+*(={M<Yx30#DUOJf!gZ@
zS<r=Ek+P0jI8I+3`j_$Gc~b4|=N7-X)tl^o8#({1i`>LETp_P(z0-IcL<OpHbH84~
zA+lLcS>2|$KK$e}7qYo8nuJsygjIy}>Eic^c^`;-Yl`eS+t%A*p&Q@kdGIK3j3CzB
zZx0`>tu=@E@&3w3z|jeFAk*3rbI?j&bmhZ!wg`QW{ZO;zo3$eM`juxjUwih#VSlnp
zl+N`}%a|+XLiAHUYoTd7<Xp{7XyqZRC9ouXsbTU=_V^&<1Z_b~>huDU{9>U?7Ehbd
zWq0^Wbrnjr^Jz`uo!n|8DU{DVET3ATTQj;t_On=KPW7fw?W=Cc>G*J+UE4)@gaPI#
z<W|C2is!<L+4L|$1egocZ=G@#0}rNvR%zf|)IY__H$kqk-Zz@3uvx`bjXEaA39=_M
zvY=NRDf@iv&J>4OUD}Hh7yBUvPSfvN?Zw*k4HWQEp0KjXsLZEh#5aSluny{g$31nk
ztBd%)w;`b6oq7`7YbPJm^YF#w?|Mdi+k;IG37sx~Y{}G!D8<UwQZum{ilH>$N;^n#
zOy4YQy;C=k<?n_a9Y^F_P*_<oD(de|s(tW-vx#-kkcO;2rLx>m*YV=mpP8DQ+^9bb
zvilN=0ib*#NR^=8)cJ1)X|W#R{k)hRu+6%i{M&hleB9G5KYuqpgFz|L2%YL_w&+)|
zNc*tYjd~vy9o}DYIB;wh`7CsE06}}37TsjYt>o&1AI9~p%^jbzy@?~(nb;^>rjT;8
ztgyONu@Z@XweHTs8c9reaW?Fp3W$K0R*-x8M+_&wm3xe;amu0jvI1-%wxAhmjcQVu
z9jWvL-0+!RsX^w+>k3SkzY6X7I>+iPircXMFb@bd0uVawd^BL3rd@T7I1w{h#CbCt
zVxFK&^@AY4?9L<5zvI-*G*bLaw#(o0Po!@BL#c$)y1=Z>pfiJacv04c93_=hs?Dtx
zebb|7jCOC_B6MB#<w*`|d;Esb+*Pdj6QjV9>fRu6h4p`<ZhR64^S7^;zr$f_NBZG&
zz6w{}UCtc@3nEvkf?wn$oMl{)rPkz^73CummQYl-M!eDb(>pv0TbvDX4JTx$(4d)M
zbTp;DE6bFS?FPHn3*~`fyUpSSRoNcf=)%RlNV^X^^)|)GoACsUjs4s=dvVsHQu+Pq
z%P#{YCh}U^(%1XNKmRp8i}Ydy1dCHwfR{fb1jS5Kr#*GP6@AtdY-?l7N}-qv6(?EK
z?-Z5j10CEq+_aAQ?%+4Pmcedm@)*)Xn~oW8!)+mjMei;eesnh_DCp7A(LRyTh{L@8
zmN%;<XSt?AWRr}DMbbno>a|tbClWD!c}|>JPj_p>j3$O`kIr-4%%}n|sU>@4u+?U&
z9bsE#!tZV-6;0H;PRzg`Ms)mpsdXX(b|mgfhqq!Y2OkEo(k_xIv4alp0BPGUr?PEM
zSx1ytTE@o$e@8IdAEdC;xlhs4a>3<VGlmo83;-@}Q_H>;e_5zPMKL%{;=|^w{~}oh
z-TF<LRX+2kATscm%J3S1qJnl44cxZ*eA6j-x~*rc<{9%r8_p+dcDhhL{k)Bk=Zhkh
zM7Lwt<-s1<eMNa?eyVqveE+jVV%%ibunY&?R{^mL(Pd(^eaEYFdJ7bLGT)-kFbNpS
z+t)@x@ep^Tsf0_naRzbc>t&&c$C+6#eui96fkIBd`Mn*Nu4RpP3#-P=3;;0?|2X8l
zH9(R&n#RS2)Uj#VeG;Rg(`W1rt!bqYtPtqQU3)dX=2%_TZPaBvDa^bz8l+p$+ir6S
zAJ%Q|4v)d4R{JRU>`6R1cDAT`u&gtii&cR8Zv;fTmWC(nVSGChCXdRv#9s(z6oK1I
zY#hj}5o$p;kJvcvXs=>G%_0}bd<#A_jo09sE}+Jd3|mm$#O7h3-;VQ9?b|;BsIgcQ
zV6UZg-Ym)rmxRw0b7eSWthjA}(Q!!I;fHs4(%No2O{`A}S@m^nJotx-9mnbGeu7d;
zu2w<ww|jvj6kdKb@HHy)>ap^$K}8G7m?nEv%&i+$2%}eE!u*-sD3qw&)lR+BVr0C#
zCq1FxK>)t~rbEV!Fqjsvm@x3cf#Gwj)Zj*(?BAmz5!pI>jZJ(vy+3c7JP=D1E!Agk
zU&h~eC}Fd`JUf1BHO&<U@}g_IrUIOmbM)%9z>g7YSz(0%EG?sOUwhKoxQ-t4Bs%8S
zzj;)B+DMHBDJ_c6d_>ElRW(sYXOqX_FLSEi{BIy0|NVyZBV31e9JPymlcX5NWt&}9
zlk}}1bJ2LXIS1TC)&49QWaS<#n{sbfHrcA5y}7o<87*dIUXCtRIzIT<djXkgNNn!X
zYf^iy;;_-ndy->%si*DP#(X@G#mVsSnp-5NPBRs7&WG3Mk$YQMI276ESJK7Q6>XKx
zKQ7L;{PlR~>o-;}zrtIa{yV&{4}|o-3Wf7^DN=$i2XSw1v)JlcW6gYM|4r4_DZwpg
zBzoR%)06uZFV5OC;}0~F=0R)K=ocuRhpp7ArP${tq?ej8c?G3z`?x(#SUb@CdH)mp
zX)*(uB!gcRWPvnHm^DaWE>a~;GR>JkElP5+|NM2PF6PTj?nR^|a%k&Bj+p5-JbpHm
z8FjvvOM2?l6@69=2aAk&dHcbu_(ToqXp(PUA5-C6Ya|?t{5Tn4lr!B#zK{0cNS~>;
zz~R9*^*un6Jy-wUr9K3@Jprkz<Z7p(^m@vP+wH--I#GXq6CwTJW1g{B4T1q~f9IO(
zS*O^b+k21=<*W+mY4~=zj`E6)RxfUzV&5<1dsH#Osq|+pDW)!_hYdGRBV5y>+6Wt@
z(=QhIuQfr`bC{4W(Tv&$I)`Qu?|V*~c8fWQY+BE!5Ki;w<uPl4uhBDK5}m46<Q(&$
zh-Zj%0VF7Nj{fmk0It0Se>c5UlX43Bd#?|AW>oI&?<rCq)1kP@UHSFf>DiS$)Aq-#
zn-?z8dA!?Sqt|1jyP!CL2>M~a)7pHTR8PTY;_aPyONY}Yw%Z}6Tj*fod<V4p<)1zG
z*3)H`*nr)!#N>%F@~;>5S#cx$44KP@IPS#nM7aJK*u10AY5y67+|uKWbIE~YE(6^N
z#Zw%ZlbHgNWI#oFZSb_dhG<P<SG!h_bn4=9?@<l%5tzF3?^TJ!dLljOvQJ>dU)pTN
zk0y07=_aj3JjxVhU!dWWpkM)^7!d-D70-c=d{`?wM03Fl0J}1rvSA&b+|xN!H^JSy
zwWShJy{jpXW7I`WtiQ4}t3f9yV{Rg`-Z1Dz#tVBXi4pJnIt&{YWjvo%KwC?>ulY0I
z6J@3cgx8iUh(5&}1^zxqOtMMsvqj;W$1#gP=|)t<AcgsHK-Q|S^Fp-ASNj?4y`lg7
zN)J1^dMKRsREg~#dc~#R6Dber%4)71;|^g5)5uDq{zrGua`<-yzT6r)4o-NvcfaeH
z_d<-pFMmhz6UEEX<0lqbT5!<GdBMVOx?N477z~~^w-kA|t04vZNt0<lk+5#TBcW`-
z2~@AU_4~ZR!iR--YJ3dWfpTYgnYBbU@0wIk3lbgQew=;)m?D*hp5a4od^&GW^(pdy
z`Mk<goa`3pqPw^c@hi8<;v9Kj`1Cj5W`NU$gttmP9g}jGGcc!)<4VKpAg*S*;$YH9
zMm%nP7T0xr;UIjw5<Z7YJw%arb^fT=XaHV}5oBQ=jAEY`W{=SH2(KZUBtj<OeZ2Ai
z3GexA|M4AxNLc{P&QnD5yz6_Q<iz7qU}@I?D5dz9s#l6*Z9h)98fXtV>$de={D7`d
zcWa{>u)rB3u};^|dd%lK3*q+Y?vGVg9zGUZD&G^ZyH}QXc<+m+|GCm(8{2yQmn|lV
zM0PfD)`PiH(#T^@Zz;?jUWnU`=`C-!J7`J!FZ7eLi4bY80}Miv)Is3?@Yq{xIkHWX
zttA#ZXi|N)xA_u^Nv-6g5Z$=8z%>fueP^XZz-65t(28nO#FZ?k?0z4ZR+#wT`VP2-
zk;yz5VLN+O*3=C=U<+Norr7NiXG#&MU!~sMySEU7z6$)xyKBJl1$312(&2sdru{FG
znwHu+HK|}3N8fg$nx=2|wM)EHak7-<Oj0}WXw>Z<jUz3p+tm-mWRYw9ZB&2f;v@k(
z8u<$IW!go{yt7hHjmhJCP4Uw*A?nUELfOu97YKIzDSLyMAhoBodgO_5eX#02otg9<
zUe%27`k%FQL27}f7jHwluGJ9>H%i86ERhl5RN$8{N$}xU`XGkLthnB@JVab}1{);!
z!vm1Co*$ob=F7<;Bf=z$U!Vn-I=}ClJfVhW-R3xxv>{L0ss#6YXXE<1AFY)1F;kh9
z2%o0Z`D!MQ9|9lkebOSn^{z1jcGc3hUmoI|iFk)i6;D;{J#S?4{JpCZ9X7~aTH$^X
z7r@Zkh8m}ZE4}XT>P_*0#b2gFN}-OTEFb0jnOnRbz3%OZ$g1+ZkvC~0d2!Ox7+|<(
z@Xw=Q=M!pcbqVHv*{fRjr?ncP6aGyqTe+={Rru9A3}A`!jJ~=(Ov|EXDWua?RmSBR
zZZz!wKM}kCkLNII|G0H1-iA`bnoN!^GCnyxJKXxA0vh5NF>Ls7q~#RbWZ#E7ARF})
zhGzuW-|9<Y6JICR#|)ZC$JGH25liZe3Yq693EzA-nn|EVgl6=BgudNxUm31ES(bx!
zxs<-5Y}MJtlplT1gSNKXOe|H8PaqHj>0O*2&LVeSB>8gAx3pdFmbJt##oNver#t;V
ze$yz>hVzE#(gFK$y24JAqRmC4gxb8l&y6eu+NJ~8(SB;_B#<8ykE&UT^q!H1#ngCO
zc3wUYIGOgg;J_p=fj)6&CWxUiGOl9)p|*-l<=ULWWvZ?=Y-RYFR_$9TsYtq=c-8vu
zOHKVPhO8Ym(fD3w)R9upEHMj0e&ABn3}kiuq9eLCdAl<+Q0FgjniqmlIz`qGyGb%J
zd4%}L*pqN=NIT{R4JhE_x^u{kK+V;6+-;Gsr1UHM=M8z#z~8cX>PQJ*efFQ?N5p$y
z(i0vhUB34viOjkU<;<Lq%nZqQm85bI5s3KUvSoFW>C~@W6@z)I&fA?rnf~b8T0=#s
zVQb9$W(G{5a+Gdk{P*JXGn#%uX$nycXE_S*M!OT2XIpSqu0aTvdHd@^0F%>h9$~IS
zNB8=2yPxn1et<lw6-M6HkY(Kn7%N4VX;#r^Ur$~u_s$9^f`9bA9f&80-o=3hg~qi(
zH#kbL_}&H!WZ>xpeKg=-c*-I8ZHnOMBcwp<3JYlUb!FtroBiqG%#=6<=>B==O1djZ
zFH1gaUk{cs9xMJ!OXcQYHHK5RJXA$p(or)!?v&zH(57LEzg#V+P0tf6^EG9)MMpvp
z?#C2^b?aFLoB)TRPvY)0dHPdBbE3d|f*2n?Tz0bNA}gY+4Z7Z?MIj<qd8L*7<504D
zjf-!~olr<s%$Fb#nkWOCOH+1Gg|p(e{WzT4iW}PTy?HHd^zXEPRy!7$ey&mjrpE3a
z0<ZZ>(KLZ*gt8p-n{nTC9K)3QgN@O8j@xZJuhdKRb|3l$%J)fTtkWR>e!f6V&rrrQ
z(LIs5E`Na4Osqi^>)W&S_3gtt&x}0Vk3MX;?M#}~iksilL+5Hn^WVVhV#`4dpIFaW
zDiM}}P=+a4J*uhb5L{8hs5PHHY%Ii-kC%*N$z>me#kH0L7<j_pZP?yVHLR}nF7q!u
zvF`sRIMla5V@r8f4E~9wYL!k%U8=@h1_`{|wL8rI2~Zwn$(pe<&h(Wig?4^aEZnOt
zB<wdcGjKV@xf-y6&whqb^T^c+rY7d?%74w*RzEBQ;6MVfgX`9`jD?JIp{W$R=hJy+
zy=C&kobY-^9Yt-koAlHaYxwTQs(RP`KB(lG;a5YmLVMiOG^kLw`^FITS5!0$gU?BL
z+1G9F>3x}M(1^d~mNW1>dgnC|LkKq!TDmL=r#5lj0cWy{9k}ZHBY)x4`C>UUtUUa?
zCv0%)^p>MQ;oI8<6(Zm0USP3TVeW%wGBTG@hUw(s!=zq=iE<#Gj1xU#<qDK<ab`OH
zeFfEC6wfU&C^}WGvpbUnn<mMWY+YoB3;0%hf~C@9QbCflp*Z_vXAFi;8C6T)<>8!l
z<xmB^L5JgDxPU1B7Mf{Yn0@++)@5QyI%}F&7g8hC!P#(ejUUhbhMSsckIoVFjwWz$
zMgXz0qXm4t<BdFA`p1g1+&V>fUh|gC_bCbS_53BLPwcG|E{)zmWNZ2&3BngAL(*22
zS(G+<xw_~G{=8hrRY(FR6!ZkG)=RZGt3}1nb3{}4dkKQlVvH*1C#q;D!xjMw1^_IO
zDnpg)4;Y7(TzYYyUHMF@?sxpev;?e$j63k`7tIC>dV5c6w_?~maH2iVhHLBj6O-HF
zM_14AGulQ=a`#`z_F4&g$g(S$zo@N#9(O)LX>i4;WvMze&qw?-Zaqz^I5e<DLUnf8
z599LuI3J6P{j!BOs!rRm>;f)x;}~$_Udfcd6fsUt;@LtyetS;c`;PXUhyFh?UC=O%
zL6xxsOnK&@4mRM%FPJD4|5au;;yd+UiCLy!*S~_LL6n(5DYg^t@Q?zjlk1q|<=ec{
z=Mog&jJT+Y=T&X$RB^vm+2HTXsB!7*S7jfX9KXR@i5cfGHF9{LtE6UbPz`{oA3}fP
zRNgn(a5;DEd|JHU<!p(WL7r7OV6ykmyemjOy$l~M?S8Qef&|YQRt-H7UXQhpw~R4;
zY8J)7{Z=YA({Jbau?cK}VP-Vz@mb|sMSym-jNL_Asg1CJ4)j~~;7k0(Ykw!o<e>Bm
zx^8EasdItC+)C8&V^s)yw#@&M%OMTFvX{)Y1pQw8#FRk_58n?T;iy%8<e@Vs<}t{2
zUz@jH#3`Xl+^!;GZ$E=cg#9@0Y3=oJbOkjeq3F-g1w}j0i;IH|t~QIOl!Zq`7am3}
zYW9-4zhx1@FHYQU1V``_95w;ynH)nh{f;h2jS8Heus4&ei_76j@m#WL-9~v8<d4%y
z0D&oYc;}kTlJe90E#0L{^NDwO>imVQW1-l@iq%n$<D*d6ABw-(^@b(#zp?Sp($?IH
z;i!@F@V89H94nn3*x@hemrt5oYqu~QDs_<nEy^Td3CxSqBOp*;{8yl?$hNiMYpHFC
zoe`0ZNZ@~c)7xl3vulC5eXsP2Pk#y0US-hD(&-7H;-@@D(<c2_BIFT1(t7b&X>Gpy
z86>(5-#MU>?8$%Xf>x>hG=jfvB_#MmO8YJeaJ+!4pl2<0vaFXJDSa^Bz;my5nfkBn
z->yTuzuxi>fm@JS=JkB5uQTLUC3=vTy@{_u6IR3%a|zlqa<W=(v(IIBX(P3@ZDnRU
z^*{6WSGNR1yhv!0uOIfHlo7K&swLop4=*OOJtc&wKuTK3@3auKN4J)Q&)|!6fM=c-
z_T!}T($g~rp=#ka_qsj|=WkTSkw9p9-5s7{4I(|uJ<8=e2y#W(Dt!h!qTIBj@4RHj
zBhPK?t$4+cx)LtF(dNuXN(eDCd5_g)`p0y{#^;L1bkxcZH!D{##t7-($WBD0fvrxw
z;zzSV=!@M=B;(WL^0cl(<d~0`TdbnqJHk7>8Ig3rD9nY~Jf^6SyzG_4Cu1>2r}MQ2
z07H@Fi~2eUzAM!}bY6o3s#QkV!=LWw*1R^PNEG5s;j<_yFyh^FnALxud>3d24Q@;5
z#IhkkryXMc665b%`{(L&0~em{h(BDiFLtx?mzm1w(z(O48RQ0`HfV+i2hVAXz%^>3
zJkQE8YV_HW`nvOjaSK-ph3D!zq{!7H@Z8O}R6s}pb2@mC$ah>DbWI9#S(8fF=%!E_
zov^rhfq@TXnj}Je|1*@ybtmoFtl530og@VR!r9du>u~8ro$y&<wo`rLNTLHZx=`V|
z8bq?><_lsRE78i{d2Sym?u7!kkX*t0Ru;2ry17~;JbL<Y2~T1VX6oq*wBO#o-uVxt
zA^VyL=)R-1Wi_|hFZ5M)_->PGL>8H+#r{ehVJ*(!5&H+2@UUwJCX<AK+Sc8p4`T(&
zID_)-{@kc^>hu%BGYhn_1aIEo;T?!7?{_RdWTJQu&$ai0fRV)i>8g9--N_YFdQ8t6
zz&tnu7L{WhqzAkcmo*`vt%b0WP}m(;vJcb>tK2P<JA<iD4kwbF)4}%C*pKZ_C~7Zb
z`vd;+$rqlJ=x_^f6~U0?*poqhgalh9Ps~N!*y$C4I=hBy@Uk}@(u?)qA7>}|Z+W)G
zJJ+hl=R!W(VQXWDy}J9V;61vpcX;s+JwgB(zdeIz7$Q6mpYF!{<3x4q2vtdkAMd`2
zU?wjg0gVKOafoO5(+V<8J98Q9XUENg=iTFU{iDq58EnW~w<#^9Ks`9B(^8^+*cv?`
z5YqkZw*k!|)5o*9u0NOuWlD?-2{ABxbj@M?pRD4{4uUMT;y*ZKLR2owXHdYTftYBv
z+Xgm|!}nYQ4W`WhGl+4V@#x@x8UZOR9~&>0z2S(HXgbCyer)s0(?sO=>G4yh#Qcnb
z$$~f6uhi4IKa0>7$>K3M;f&L`?0?U8jdxsMY6mYmR~&l7T&jo9?<v=nbZhZ0c!S~&
z?@gM@&I^s^E-ck}9>|Ym%m0R_Zw0zOtkp#JF<CDoZe!8vk}_ad(<5ezQ?Pk?uiomW
zhdadijX)`Bd5aPX$LD-%RZa@_rgH{y$dk5<U)*#X_a~KDI=6~rX)4w~`$)grZRP5a
zaXLR`)xz3Z^{&x-(SA2tPyLIdUn@Hjb`?J{gmGC|A)T)D@cA)*?yz!j=BS)7@ZgQV
z<%v6tsmI0zFP(bi^+<xN?KxO1zx{;c6X+-jxT?9loUo(nDzO81dU`&uYF=(QS9E2Z
zG3rMcU~ryYcyZYlvBzt5v6Cj(5X|ZHG!@B5d~#7vq4QR)Zj0G86$N;5d%cmc6%m?~
zC5*kbR@qhdPToKAq3@Js@w2g+rajZrWIZ2tF`-#?(UDMz+=jK%p>4h#L&MI=iFI|7
zuKPRc!!C30Whef;rZHy~7C*u7D^oa)3jE(Ptg59H?e1oED*&~za=F8MJd)uRIPmyU
zV+w(Om!4YL(@oyaUv`(WhlO<Rb;c+8zU0T{y=s~AWoIzA)dqM?>h9%G+*Czww4%;B
zMRZ!~<g7xg<x)w9Y;08SWBhIS?g-W|jI1*~2XrFvPhck#2(3YD;ZI(fLs?|rv3Wv!
zZqxx0YL3EnwQ?h3kulqx$;TfD0pT?{U4%j;^uBa~S)-|EfS5<YF)~fSu6UWOn~i|$
z)Dv%#RMNT)^&z`@znsP$&bEGmA?2bE)0ZwE<#^>)TYj(H;k_<eI7LryMVnH3R%pyU
zmV0x+hd%*0jln$7qO&h#^d+~?_xx29gNV!d#isR7=aKIN7?O!ug=W|LDJffz+qEz*
ztWoamq(x9T-Jn7%l);_m3ApvqdEd2F`tmPSLx5`+RDCMa_l+UaJwL3)w+`ZwD+2mK
z@Xs%uso8qsPtummdhBqyoMSG?3XVumcjKbMfhQ)S3LifDTX|dLJzQh#<CPQ^ig{lm
z$>t#T5jR6Y%`TJZf8yNxWpH31H@1Imk==2DYk=U4E9jb97vY(d++x&_$RP~d@lR`W
z<fRjA2r7Wi#y$QoIt1>j%|RMWa>Xzy9o7l&%hT9=QU`s9?>SAg2Oh}Xl;d2lf+6sB
z2@0#vDiHSqd8rjY(>uH=1r5vAEhUF!W<1|LGmCSf!?3irIq&r}#hn~`Z~4&9bGdS(
znDm48@+<`+2V$E_yB9f0b1U9>`T%Ss%`gqC@UXD^V}FLY$jtLGYhcT<Rs!$M^riaz
z`2ie<BTF;!%0-4<1uYMlh$c-9^p;LYFdbEWh3E4M`nTOwt%3G3tr0b0^!NQH!<S|4
z3a?U!rnu&2RO=At?ZF?ud)WzNfA*PuEr^;4mL)5c=(hKfQUyi|d`O|}=gDl9>jaFI
zSms4UG(6inV7ebtY@>K#ASV<5R&I}8Tatv~MEFRbC<Yt1s_(@FqnC0fzA5|iUy`a_
zvwdT&I<idt<3R78K2hV%0ig5p^(U4kMfdBxNI4u+KU}yJE)P^$_GG`;lm@=kx}cKH
zgKk%UYPNqDNtqdPQkYBQ2z_lqa@3oD|Fidm{YqTxx*D*HdVwNYwHx;uL0RQM#RA@)
zw%p=$Yc`(?-UaUiF3sjtupr$fcC`yHnzr4G=d?F@(OG>D8&~iw>Zfe4F%_TdqO>J+
z)jcs^v^=WLUeBes(b*GGcugat?(jA&8`A=|_Uo>%LUBGPi!!x5>P8V*D;3XN_SoT<
z;BRl@*hu@eBAbjT&%W4bo!6&o%ThR9X)WV2%rH`CxoZt-Fh;Rw8+T@N*&fpW2(&=v
zP-8evJKdipmNynGa;N$15bm(j1jIaCmuSBKO7TPP6Qfqb%~Xu=S_8P^!Cw3_gw*Z{
zCg+q+^+&b;07<X4)QTZhEpM)V0Cqg!wl9AuWMIG@+H&mvyZPX7<)=62n{a6Sq#srN
zla`m`1<v<iL&mL(Z}2fB<!K7X7R?lCC38rVN=(Upk`~XOoSeBE8)tLC(-KNgphmEH
zydsQ+DiVM!>UhvQI;{+gQ0NsZo`)A?yV)+h<EsLqNm#G73aWgLD7Ljla0680=MYn7
z+@Mb~4xWu2LJ6K}s&(Mu=Pa3~ufHXup1)oebV^^(Qm`6jbs+1t<c8<u#V)?fZkeio
zZw84h68}dG)U#G}v|<psCI5=H{$~rvh<fz=J!CaKqu|HbsADPTY1SO5cHVoj4Bg@N
zzmkpmoy#c{mcxPlr8@x4<dkFUL;U(tqL;??`Ed3$<;B-|>^&#U>uiJNC=W?i`0>Kr
zzs2t9;-b7{G7jEeBMJilwk^-y2e*6gI#+3Mf%GV6l{`w0Q&WvXSH<vG?|qgZ7;uXO
zp1k7S@7q<`EdG2<)(?zy4eX_C?&w-tZBf4+w%_4dO|UHKbg(HMq^kum$9pFK)7H9j
zEX=B~og(D|cM57d4io+GL^1?S_CpsKqVGLSW}k{ZpuzAbwfxAgPvTgO8=yR-;8f|#
zYWXv|wQDdW+l%Qn1EP0fu1oKxTnB-Vt-n+RpY4PXAvYD@<kdN(2nykkxO8h~>DMwb
z);2~+jT3Nn#qw2&{h(J3CgAPCg>@1YG8PAI)I;YS#k3GVW@Qd0`S?nZR^s1;8Ln*G
z{H);)SgP4z9~h5J3}*f@Xy{qvZ*&Ldyz#*%nD!vmRhQ;Xj!JASK+I)AAUEOb$e7{G
zEp;qsUB>V9=*b8x@m6P&l$+-w7|x<rlt(D+h~vApT91jll59y`d+%|8?x|;E7au{R
z-lY6RojF#v{Dk@wpPixNWCiRj$gW^%kVP-loRlEGtQ?I5F3ua|9zPjWpCBrIl5Of{
z8)=eAHujjXSfocTn`TqHp|;Rv6|9@3)?~%f82^fPs4LM-7IM1F)Swce_j9Yq8H{{a
zj(8H!O!2Rt9^!!`0n-AH(;q6og0_nQqx^swxB(Q>CEY%Ak^GC+6U(P865m@sy31#p
zmVZ#_VSi1rknTVdu-WqJ_@a1K-+fPZ2Ikja47NKpK7FFx_*3+DKpw<N(0*hve50<{
z@3yYbGN|IfXH)8FuhsL;BXw=lWVE{AF>bsPtii5t%Sw~2zTzVWCP{1MvaOAks7lyR
zO++MLOwEn^B3z`&e3HAopMu={Y)|(LY=k61IsZ#8pRF)O3l*y5_$VHCC)J!pct=gl
zDsLsi0ZxS^WJY}c77n6gpC7d286#dXiRc%$M|of=Tf_b6CQ}u^=775ct++q`T@QzJ
zvnIqvvR3vB6W((c{tYOgbFXBaTx%w6b0!`mv&`cD01^l8K_p=$K^l!=!4C&Iw_WtL
zJB$4kw^i)QKwqG-1#HfS^alv^>p8o6!AphK_fm$N_dOZZ4ie=EQm>QO?&oJ9f4GIh
zsfFR8VJU6+PQge#6wbas>`5;aI2QbT=HFIhS3QQ@eJnB8<e4^rR_K>Yfl5sbNEu<`
zt5BGPs}+!y^wAISyiyP0Vo37-+#PMc9nrERR9R9iVqQ~a;HFPl<=O`4x$B;4;%;^6
z^x!&T|Ghl=aGY<v!wT~6G~NrCjROkWGOz@mA59XHE`K0krY1Yz^|Pe1D3=dk#9K+h
zz{|sb4!fLs67JI~q{ugZz;VA}E7#n9DDUw&r+IZF_E$hmKKoxz-CSf4&K{pNo!%av
zi7wB=QWdpfmP1_GdO-q>LfByyL)r!Wn+%?hF*}90PWV^=GENhxXNz2k5M<k2y8dXI
zb+sKTw;QE%5iDO$IZ4$g4Jay~P(~RPJLOnc^<D_;jmo_)({lX5+|nUGKk2}5lRC^K
zJX3XV`87p~jw!HD<5a%T-X;}9=^8N~L%Y17`*&fOyr+M%m-KBXGe^2t!WT4HdMf)_
zp7V}qX!K@}ywnYUdMjCOq5FH#v%jdqFo8It2sfMJ#ZJbh%;>?#`S@-YTEa+3c+YWR
zr~o*N^6&hjwMSL2%X5U$X(dqjC4i&S=xeyo_eIDE6A|i7mdD2yf+ZGEM=}<-_lD`5
z=Jn-bYTtv@b+tv4ew%S}9n4eqJhK2z7fB3lCH?BVw7tXA8*}+a>3Jd63~0MPZ+e#B
zbn&Om!#()L@Q~?!eKx{VoEyAqzD+bfW@-6rrO~<X2i}<JB2OmYC9a9JxIfkMMh<xq
z|21!J$i5|AbK78ILX#gOH5g*g>M}_pb5Ju15JJ7@12`e7IfFiIOVWdvpcABAGnaY(
z4YFPtGeT<bx%d~JR)|yE({0^i1x7s?5$HfMmrMKA)cIYrs8PQ>jp05ggrXm4)6kH7
zTh(+J<rdca6_yX(=2Yyy77TLvX70@sMkSCrz?i2eKi|QV+&KRNK)Bg-Ej#BZhn~jP
zEO~ryk`Tn_#pL|Wx-_F8{>SyQ@Re><BWJEn=Y=GL|Lzl%jkbry=D7T<>7RCb$BjsY
z-LG3tvHeU6sZ;A`3*RXsY^b(Qy>eHQN!NS@4Ds22zF$7<69kS$nGVx;zKd&-W~DJw
zadgu27E|c)o5~PeCMxPPd^Cu>%!b_IiOx(E9#4Et&C|NJFMZKuK_B)J;S?wsA4IEi
zZ8hxpnuK=P0j+WwZ>?1i+Ii;F?t*PQ#YG<TU%P8FSPLFpKatH}{b@qodCBd|)(RSv
zVYO-C11@?RjNS~oaN=U5kclj5)yyC`2Vn@3wYeTe$hF$2m^b>)lnSC~U)i9rWH<mz
z|0Ndhc~RU1Sj&gfSUHk&$ikzox|C4hM+2~vbU_uEi#x~2u|?q%XS>7SDc<+W^RVVN
zJW5&nxa0)sWlo&oPB8MU>`HyK+`=_^iGK>l!x6wd@tn7jo%PQTM=93v@?}pX*pPfD
z+5Ix&amBka`F=8MiZMFIW`?t~a%k^y1oY|dcB@mN)nkej(<Z+tB{+_5^Tgr|{>E{>
zL3!a&4F#>2f3PAbe&~?(xo=zt^oMqG_YzBr|MgNH^kAp=yiD*mW;$2GnPjbI<0E8G
z+`QD90~|Mv-IsG>(0<tBz49%tG@a~hV@8B)Y65c;mbJSNg;}GswrWQY@z)dy)qKYm
zLGcee7ral;b12`B)vs(?`ACr|eY*LmE`@YPRmDt(caeP-rh#@|e(2SoIE<0EXH7UU
zQrS_SK2VOX^tD+cS>n!G#3kUYI76i6dgQ!!p1yaH%)sYZ)aZepJ+uf3y9HH%<M}GP
zopUkyu^cC{lc{~wXzdSm3@MQpWhyssaCzI#FKDIYre*{!&JkLffp@9F4bq@V)sk80
z=9+0;{j4T0zLx5eo{);S&&R1oend^p=A}8KE)i)QdLEhbAD-!6jLYh&6(HF11k0tx
zo5ZgzHdj{mVuNh}!Z~6jyY^_A@2S19UXXSijkk!Zygn#XtFujanY5@tJLAMRq6~h=
z%7vaG-ykw<A_WXE>jrMLpgpnhL}B+RF|QLQmA_h}F&?|_Ld`P&el*qhqTX1CoJ(tz
zX$-C^tBR%+2CAMtpTy={<2D$O@2Vjg<lH>m#zF%7Nf9tErO_l1#&w=%c(r3P(yB9S
zhTMQbwr6tQ(ns?ulJW_gbG(-7!@Mec>w<)g77{nx*FMj+?2#{BQ{2+*Q0B<Y#Ux+#
zo|YL2UqKb-QQAoM3`YR<-!7NK(tlY~<R(RZ2XUH=syr^%-DE9KCfE1=4HEvnxWf4X
zlPY}P)ZK8z)OalVpN6(H_8@m($Aq}B={48ya3y4QGvcHp>&yse+w(^HSV!XwHbQ9C
z`t57Iv4FGaJgi)gLvR>iz#;YKK;jlzJvZ=tZ^B{Dawqa=OBmv_c*70tcRxmAnxQ*y
z;OCK5rJgbE)`dYZ`Oa<EJtV3kq17CD#l1v#hli-Zyhv&)ws*}PD9Q<c|9{*6|6hIg
zttf>^fAg}pbJ%yI&Bw!(cLfoa37e!?wDpPG+q$x?)nb8)2%RKx6r0?cNZHe5nYyue
zuY9<^aUBLHeX_A~dd=4q1~{y0D@p%H;ir1g{nhh>A!nD?ukD-UQ$nbyiD)a09;QNR
z+RiCKAa}+4Kp6ABBEG;@Xh2@VbJ#b*@Ar~iTxTv1PC9sYMF6Q4OojbxB%>{G{hw)C
z+7@(YEIE_Y$^1SbhCn+wGfpj4xx=HULH2Y}P;lmq63>bAtdTnNX}v7}>7AFYvh%#$
zl|e|jJmrEvsUhLHxEbmQ2e8W{I#-mlJp(6=5VPxbs)zC1P+5WDQonEOG^6O}O~YE=
z_Rw+LL*w33+BBS}lJw)nV~<K?aqoxEo@*I(_xQd^7UYtV99*j<?F0TP|5n=ZVK3#K
zf_bv6br}8jFuSLEoo{S(CV_=lu6)8rX{DBRnpJ({;HdG>#*mZ=Sp<KGeA~%d=!Dkt
zRrH1$&ZyT+>p(n7I}<3Bs8nowE7WKKlQTkv5O_hcjUx&9<3VQ7;UCaA;(-3ZknCvk
zWZLVy8s^DIbF7gz`vZ>U+Z$DKQ=_E#`s}r$`xRjV@_1LQ4RP8#jWH86@!+B!PH0cB
zAB=o-V_^<F(u*nhf$Pj;2q4>PzRD0ks%L*Nf)+KC2ZtJ~Yl&urUd6=Mns<0~y0D6H
zx3AhvdW)YBOh5k1Go<sMM4BLcoU_kE58u<)!x3q_djEsQ$)(Y;GaW8c?vD4rqV4zg
zy)H7`dY;$ex^=v^)ZYgax35Z;-?nf5ObUvQY_6Ecgn%cxbnuKbZ~|rv7&s0$23j98
z?1~6_Y<Fg@#tRa+mYI~Ik2r90V};_+=q=W1`KkWf{^BOSC7i)Q&LKUkx?7m;Fuq9Q
z4zJ-r^(msy8EtFwcfjrt_RpZQuUsNL7MgE`W622A=aO(qm72c2GYdAq;7b2aSL7;q
z>7D-N1;X(3)ZBq%s_A#(e{8?J5XCTPO6=i)ZMO4#rfK+Or|9-gd?@|)N;Zae8h?us
zH)=6;zyjV7yvZLDHZ^%u+=tc3tDvXg9&+oblHXna=KSE2hUf^{Y=`c-AJlc7!^~tj
zr=I})Z}dk>nM9p<c!Yt_>n*8OhoyO&q^&sa%zfep(N8$H(X%cC+W#5(CbeAAj=yRj
z|9_Z!?{~J}_y1o@tCT8A?NCZlTD51YYE!MfM=2%t-l@ICC~Bsyy=!l3#wfA(-kX>a
zlIQo~_4(!dC%k`f9Db0<apZbj*L9xf{eHU}r~nI8(*jgX+`*-FEKL=qpH>>1zDgWX
z!~L*qO5d-#P5m(^I4!O4CmFxe)PZ+$wVuvyA`2LOxZ4EatKh`IS5T;%S8I-24-U8z
zDUu=`*n?Uf+?ulTc_{B-;y>2DDhyUQ9~5T#4%R^Sdw<%Qtr-t;KJ!|9JjTXG9lGhs
zkLx3^2c>#<BL0-_NpE=y;rROMnnO(`sgh*@RE)0I`UnB%YvXJNZDfp;1I5BWsePQ$
zUy;4d|2gHCz40UGP%ln-stppO2R=t47KQ&eE3otVn-w%n<V*NwE8S0)Z0uij(9$HI
zmM_bTs4k3|J$b&S!=>&4_?Mu=TkK`njVxq5>g%B<v^t>(xH9riAlq4GoEUnY*lcM)
zj-DmC4Zj)P=sKNV+I7lxI~|e<5-s~^Bch+_-l!GsuL@<ZtEtAEk_|`p?TYN^%g!g4
z*ctd=wogThzBYcpHvL8nK0#dph!Y0!A_Q8TrxO!xDht4iij)|K5(dhfog8*i+V6om
zcSQ&7(7pC3#`%RZp?RR%Q6)FQOg;t+x3$=N!na_GjmGaM`C#2Nz?pvM!y-y}xat)~
zt#jCm$Ev_TK_1692@Q%pdfaZW_LP&SZM@kw``k>Q?kPq-SVHv<2Unb7z|>*iA7H}S
zF;YgFTxIT(;l+>me-C>FMB_bn?mL^fGhH@emS-u5T>qh@&&N7r0$~bfj6Jiq*THB_
z#4CAosJerAr<g#CimGI*f9&n8LD!~Va?rL%Wsx+)qo!5vhV9l9>F*Z$0BNkMspvz$
zNM<^FUd=PQV!XsC8cz(H2r&=rcNq>+-|+x_8Moto8bngaEES>vEc$el5IeVpcT_aG
zTdpQQ%_DOgIL4k<?BZC^8U?dxdvWU;RSkJ^dB#pE9Wo|1ymhn4<XOd@gN8N1<4nJr
z<C7^I1vEr4CmmLmzV|Rj06@K^)W5Nxi_gH%u&|nJ1=^4yeydP4pdnZx#Q{yF$V8kk
zZsh6B$*Di?0PX^BIhcw(vEf$OjYV(*<~)-BE0S-_tL4`0!n)8hS5npAbH4{_m|r)$
z%nDShZp!d3zma)w(kk(fvS;F~l--0wvpO+vMiV~Ne0t#@>FIlK)lckjQ?udEg!!AD
zggKhUiT)?N|Kt=uhbV!X*8jt+G3tHpDF3N9FBoYsaes*g3rx!ePnNo_9V*dlIxq%-
z&5z*4J8h+YvhJ&PyrN;E5B|gJZ}mj)K-SU7p@%T31vbnY_YQ8*b!DkpRy7`p22mK9
z%rby#bmtL0qGq&a!0yjn=7pB9to0=l3G4PYJ`JDUplVw%uLcI*M(d=c^CNFEQ4J~#
zZiIwaIu<6)U)W^&B-WnQHq$!tH0$Ij{JYEZ&kSZu-3}PWiZJf^2KJ#AaaLS^%OqoM
za;hJ+*o$k`2&KggRxEdN%XuA^xZD)guGa5Fdr!%%^}3_$G{1bL@KV`}{Silqs~K8e
z-(mzKy}uupJ)dsKSrp96c5uuI4V6vAU5OU^zYejz(J6jgPh6*N4qM?>0A_;0D~Qw5
zBM|BAtdXlhld|>Ip^6gOZeIQYtMaxD`Xx5Mvz4n-;;>3N1av+)4p-AKj9n%p@Sf5*
zE|Y#0K08uxFsB@4>r*WcDxm6}&#Yuf{6Js%rDh1;1!^7f1-rE`d>!VyR0MPbU%r&N
zzjK<bW4KzxueGJHt0AJ43RD<}P4eqn;km$uio|u*=f4hlN@!n(rwolqNILbgPpkkt
zFA_^UB{jXg+4wMw-;-{nYOv-e+%NgPI#|;tmB77Xh^pgyOkr-Ue5zEz(R+Q|c6v>O
z@hWe4q;7S7(C(KJ7hqQZqs6f(><QfBdBA@y`ikfEsaX%SJ;+Tjr3}cICbZKFR~-nf
z)h#IRO?1(o-7_}@znL&;fBJ5!yYc<Mx1XFN7k~V3T4EbzFg-9YObO3*@ced#10A0u
zM5s>;DlQdu|HI>;iYe5u$;1v8lcmwpy^)*<Kffrg0Ku2F2ovoJgeCtbze0si8CcI`
z^yzPjh%S%Blzt=I(C{*sY6}4m5PRd18cZje_i$N^v()2J0n_sDObt>>g;*IK@Sm;t
z=(9DdF^Ku#F)je?L{htcol^q+9tDsTP_WSorR|Xx<;Hu6>6$3|=(XM~QSea;Ax1Nc
zwT{~RBHI?POXrOoVPysWm9}>V)3?Vi22w&-=UepvQub%)p47?v5~w;vIGg7wjbHIf
z$0bBnHdJg`nFd!e`6`sRwS84mXs2~uhaAvqy1qv47#K4G0=wX5H5+Mhiib&z{`=`_
z<yK`XLQ`j~xt2+10x$Qd+dfZ}^Uzqdi+6eAb^xfDYIEcg>MzeKWF|}*z`-$g{f{1?
zec#cGy-fV^Wkt(M%OD_t+fXF?vUz9j#rD$hB)R!q5THXNF~#f})F~I_)*_nzCl8>I
z4$3$aSj(oIc<=~tvCc-EHb2i%66I4C1U?@E*s|>mF^NqX{({4E{@3kwdsBT)p=v+B
zI6^;uUve}GYNt)nXsBalU+rIImi+f6Z1;D=>RSh;*<;@&OVo!%R#WE27=vv?d|)=#
znAuP>ZeQBl9;)*pD+acsr)p!!lq_&#C~P!6|Drdo=l+mbJdF&dumrCQj~l8l<q;-8
ziwcb3sRCWz4i4^_#wYgvezm|*C+rJ4g^=361%IteW0ss1!awi+Onrr>0ZLw-cgQX=
z+k;E<hM2i+8mqGcHv@-C8;@jw!lN$%+{q9(+zKs<K2&N`t&-dhpRh;4XQ^aTDwmJl
z4o*a{dc{;;R1J4dn^}BY^a0X}RAm1y^kb5pwKL^pH~cP4==4+N+EeYPoIzvGzvBE0
zxWBhAA$E+w-z;@~&2o~j6I3dM)Q;N#&jr`t=J44C<%hhCjERKfbp6VU0<k@?nEMCL
z%CS>?-7e@px(cjfneUc_1>9!4SvBIN04FNpLi&FLr#@Mitpb`sO(Ax<&5-K@N~7R4
z?0e^c!^#5OhlxP%Eeze#vG-M4&LkptFt-b=Zf*%kj7)p)u#rucaetBwmg91YoI+VI
z6l1e-{$`=R*VX2?f|+g!CZ_`f{i|1b+d4GYlc8_?M&&`6N1QEPFh^{bgGv@{@?C$3
z&phl>?<pq8_#p~V=%l3BCSQ8YM$fw83bPGL{}m8u)7idmG{yT#POmTsYnFRE|G`h^
z!nJu$s>Vj`SY9j|Sk-aRGZsx87n=7{6=nacaLLnqc5bC~s3PBFw{FjQkgeWQ&#*kr
zf)>)C87$qAH!RAtsiPg=B76uJ_#{geVfKGSkw!QI#rrvWSXKjEg=3UPQe^6~I)?lf
zRT@sRTk8$iT_hXvWFCni27=FskB@@ALl(-rOz_Db>noa@->d0KvEnx9ZFR~L&5_P>
zRyIcT{w3a4BXqi?cpxG$oVrUV?w8*&%#_~?M3=~)l{2ETkcMi=U$Q~^t`CwA%x(s~
zrvlbbeI-~W_B{;!yl^#JKq-0Pi@dM*?<xE2Hs=LNFw<fYw?6MEyUq6TpqN^fQ8$+(
z>W@F6qcb-I@$pKEXW|{S*lSh`p#uH~mMaly)!AZ|EY1c*Sq?9G32&MK8v^C77Qopc
z^{BIQVQ(4B(jqvW%+W#=<P{)3-R!swJt&?J`iX)M&1y}7+s2kZdv4hSBkFrDHo~rW
z{#0Xo@<YdEL5^=!{QauTvB{4Jaqk5O9!u}?@7kDEsH1<xX0u`@k0PG}yc$urK8GsB
zTM#<ns)}u#WQT%=>dL{R%|u^2OS67%`vq700+m=sl>LOCW4*sO-*dYF(R@7>dizv?
z2)w{%b;kZ1WmG=hEL||i5Jc4#k5iHTRAm`@$njBHj)ZJ@N*Sdt;W>oSLZrA<E}OTW
z5nd%Kax0HJtZ;v|+wxR4`gSs0)6ySX-zfl0_~nSZUy3Edav^BGfABf#W=lUY$2*4~
zi3o8~C68sCy7lMP8d%KXEpRlIgEdeG9{V={`nI|T#GjX8x3AvvuwxY*23noPC38%^
zSTRGgOFqC|KH{4DM>gZ|$kxJpOp#$t>P*}m)Suck>|gylVnnZ?@mRa?e{IQ3|L9vg
z#h;Q>lHF~EFQzk06HP0Aqt+N~o!3j1NXfPTX;Obq5~w2A05rgaZp%Jo5|AqN0@7@a
zFDq;*$WK|LctC;rE`R$iz~ORVqCJ_UPXb^9t;h||eDuIpieeKZuPa(F);sAw7@Ls3
z!hXszZil(T_;mmRAd(=!T|?FEkDqy?N+W-g%X~S=H~px~GIi5?jb=~ZMm7O(LIE)#
zaY2dJzJFoTTzA1|iZ^?iz8-%|7uZdNJH>9eq`7J@Y5v1=SB3ZMZ}o}ppjUs3QJ*tB
zU}`8mqVzxMlx_f>jCQetTs_pV1UxP?>kMvXf#}p``n-mX<)$<c`r%7^u+ap?;)c9B
zB0w$Et5C0&4DiVZ<1;G#g8J`rCp%NW;~$=qUnWWh(OAo=oddL#CAlj#Trh+X0OB8U
zgq$#O($Y@{1>F>j`}Cv?&!Rq_mYx}ukPMpBCB~wvWPyj4_%8!f164x-T)cx$B0G`f
zk{U7X8w)-YDj`YCAerbi7qz$c^k3FP2dUND6KG^7Na9<J2{xHqm6#X^>ssBm63sDM
z0umUyc~mTY*HcPUXwFLy&?Slrx!Y67^M2hlmM=p`dSz_Oy78cJ_ae(C2)iCncCw&L
zQ;NL5avtw6b?{gf(8byEUB$moij&h%r9P?FKs?KMV%oXOt%mqi<XNX-(KD0FUna>0
zXts$fUn_gBot2i;`(Dy%0g|kg7@@mrg<5=YEZ(F`Y@I+*Yq0I2N8tA|7YKk!OqK%c
z4w^AoNn#-ma=>xvwoP`NBMiFy7XbYp`sbLee2j{ZGm8FA{TGq;dB9a5gX2=}dqP_E
zr`{0i{y(70yE92{kFLGV?womNm0CU$m?rxxY@F8YzpPN=3`)SBcY4*R-Q+M{lb=S|
zs06@J7bb#TviJ;)$zIN`JCb*IQ33=hlo-%*w%b<G&V5L<IC(-lypkO!hSdz@Rz^(j
zIjoTy3(#md4>h~rMl9$SF13v|9?|Zk%!d9l_p-Kf5^1iei~I50YF)0to9sfBb9STM
zmCu1+ILMZbgZ*K{FRA|iXu_@5KXPOZ7iF8B9hd_|sQvzweA}Cvf9hQ%kNAV*gl(Y|
z6YtSJtBx-0$!1JdO7Uwr%(L%bsG5jmQ<<Km+TAGT^|5qBg?9pK??-abcMu`W{o1Ci
zr@dd-U;M=scDq53gKgseSRYkGv>AeUZY*GbDRr7<SJJI(nwrwv$iLQFdXe<-9I@PK
zHM`V-H$T8kaB|1nkx6mMbKI}BC(B%((>ZeR<MMw5sByGQP4>wiy@x_q_gr?FE0WrN
zQ2EayI+mtWj{n26-PI8~ZuX#fu&>SE{(^V|M(YnHwuepxystQ>+v`I$1Se2$PAZ`G
zqD260q7D4O;ESK%8a@4<k9cayezk#<ixY#&NPFw5WBN1+@7iCa#%Ogb$i(x*K#!P)
zHENH?`6N8sYgSN}Cu!gw!P@3|xdys$`4Y8}A0j|oqi0*a7bEAH$r@sq8j{%+H;_0)
z*>C#M+%fLt!TtIQv8J>!ZEY!*-;vxuhX1dWv)l)gO04&PxsWsDM7PPLp(|Veo#xbs
zE<$2HAha7iKhB%z_Et(u%)O0||9&TCrSVSe4@S<2Ok`)OhyG%Rk67C#7&DQCQlC0t
zdN3JB^21PhY$O1emxuP^T~JzmiAA4YK{0z)-L-8tqi%CXKT}KDX2G*B-s0YskuBC|
z6<odk#zu3rV<cDG>JTacc3jY6ua$&`zUw@T(-D99UV+SeXNdin%XP5qr+gVf1vFY~
zM{vAjOX$YiYDaa=gWy^tvtpO?XJSGd{OZYY>gaokBfNfoc$LkA&K)*evOStIGqfbG
zbz&6lafzXBvzcFA;C<qg6Uh$<GMjWn)=du>Fk>-+2J=>G`85vKfPM=W&cce-m@|xR
z#@oL=kRm%dqP=}4kAh(tn3~je!)X;f(4s5_;EYm&yp0%ywRNmtl(ntCxw>d&XkEL+
z7)nR%wY&jdDa}}%;QTSmXUeDyUgIl#j74ZTNL&meRaOw&s><ki<rPceZ*YgG>h4=3
z4ol^0J^)87FBsxPFC(74#iaoL=%npB7g{rJSN4Q-xVMb#ItR3)bK?NHFrl(Ry&{iF
zr3L>#!0_m0xOevBz9w3rhfSe|E-GPl32@w;#<JZ5UwCh68T>&GYqjt$&)R6GD7S}d
z#(~}e?wle3POj`+92zrY5c*E~$>;zAn1eOmaahgN2ZR;cDeCuF^A-@G(aO904EMkx
zO5Q|<+c)>;niU=FXXe}(YNvrpHNKGy`#?u(Ui2^F+-Qx2;MO!irrz!5f54$=U_+Ui
zLpkiDm8smBmcDx#Z;i1#=;9VH5^&_d`z?bUk;nZsCq~_!XZPP28r*rwu*se^e!jng
zz(ot1v^$62=;a<FQl59nvO^oUfX2mejH|X3)l}Z``$=Sual}fSA~_xPy`=c0ia3#b
zPr>@RUzXt%(r&;<pBW^V*SW7q{#qL8a-iSwX?=dk$#?2Zl)he{Ha8@Il>YnHI9)g|
zq4br`Pjq6thXw=_J+f&1cy7SuWyI!ES3ZP~HG16<B90@c(S%o{VQ-@`JOiTGJH;1&
zD&VXt$m4_vUWbFX$XQz}L+=9_W<ae*V@Toz_ddGe%ii|(Z?NV@r;WOk{plv45OwUd
z##?p?govKOi4FLaWBjjXoJ%UK*B{H9G<Q^8L@3nZ!`zSyRBic%@ODgz=+(iYX+3^^
zzsE1E5f{*R4CVq|LCOu|r`h;mn-CqD)?;K+!QAwYSak98;_6~2_v{xT79z9FpcHT>
z=b&U5O$JX!jGY(3UM5P!(T^Bth(mne1xv5-=xIn9d>G}Gq~8K%6OYnehJ6M%9#`8P
zN$$sBNVK<NBxD>&C*f|?0Xd2nO)o4@*<*4<=jt3dXz0NoAi`kpje_jx8gAjhqgA&1
zffuw|iu--fGW=P%$yw(=JV`sMHhF?{x?fPSgOP2H*RQVd(&jtYR`(8qCqnfR4ov7^
z(1Hn@Oy0A)7(NWKQ$`{oO%=t`hsGZ;u1SwR98Di`!$_#&r_F4_PUY;5&f%VAeE+?w
z=r;-9EMSL4{%+~7Vtf@}b73Z~2(PQ&z(z}U^=q(8Ap$!&t&Lt3o1Ph|ifo_X@FOMl
z3x{-A<d`K$SLNu_l~M^yq6@(4T#FGaswOIvw&h>MTurPppL4VSdcej>0BbSy8DLFp
zn1NmE2@H3MNZowmwIq^d)H({*UOaJYm^?F3FOyH65>NHoeoGjyuU{LKw}AGMwL<Zx
z1<otmewkst-+9#WtzlVlTP$+Z*FxDdbo0xOBWpb&u8|qAMMqy{JxrW@c&s+6fCR=`
zR1{6Jh}GdG0IGeTsH_wbJ~%dSph)?=COUYH{_<{@75$xCML{cB*pZF*U=O(AYkbgE
zL&?!Sm8jJN4k+<yi7H^D%Re*Mqx=<WCBG6M`A71P&F3f|MsVgby7drVGVjyUWex9B
zwOQCrBN{H@U}E5xemG!9H{icsCe$!AEW$1W>#2XdctzFl=*zL)>=ygO=_N)-CSm06
z@1og6=TlFZYE(Luc!&Flb&vx$7ztNK<;3s0hw=z3RKo^UkyL5avh#1GZBMvk&9iD~
zL~O0nT2+ahzaF@OX+6W#CU{FmcOQ^8my(~@uBbJ3xf@;-XT3zpH3^4Gh<c`#t~OT;
zKIswFlc`itVB^FWaRY_881soY%e%c;HnfF<&qt_k`Rxs^Qe(%nlzk9M#j$O+XwYWp
z?@tEPHagz%U-fgbXZl^jI(7W~(@ila70lVJ>n^xHEF{^((zjOeTw=5KhGwo=#?IbZ
zYP=FKXJ<2Gb+w<gasS~UU^-h3nC(nzps|@lfrnfNN}Qa&kRux{`7sDxmKIWb8(UB(
z9a}@6d=?4N&CmkOsJ)>zyWth#ALMDfZPB(4s>Y8+64g>rGr;~n!~L|}KB;Eq{-;&$
z7X|^2sudi#G)|yG-_~6Go0*!PW9XNtUDZH<+jR8>-VJy&C5+DMK~2n2K!TAa#=!6X
zlvYK<_^K+pp@v^BL2mAWEg3(QRy5kwioo};CW2F2gn2Cu6Qq?)s<E6`^?csxLju}e
z(dk(z)91HJwPcRVuO-6?Yn)fLQ+U%S5nVua@0k97#ld~g&ukf%(xLCI=;7k!k;<NC
z@GBx?5Eu<EZJIT#WO0aCwmTE`3ZD4+S*=_{B!!ft80l4$$7GYo)Fxc7EWh6Ltz->}
zw8uX-vskj@G`~^lTBBjZuRhjn)d{z27kLEC?Lb(YBZpzZ)x+yb`MUF4zgg<Gi<emU
z_sqNf4L2XS#|2qxmL23+Pk}!y2*2Xcs`D{YI=pY_<t$*~Z3nm=ZN4_70OgkGP*>oF
z7j8eD3>X>15R0rSiYWJd2z5%fZ)Gxt;@7f+dMmaHi42UE11Y*#bDVdpMy|S+2g1)0
zZ$)AMMb43Ipts+(Tw3vDzT0`<>ERO?u1uI?m{)B_+icX0v-jjB?-F)euPxVlU=2o2
z&ElqL4munB1dc08@GLj^v8rmN&N^&ZkE_XVzNYldd>Yg&Sjw|8I*_x(CQR+pq4&#F
zSimk;0e7rF1RMvTE}qNkDe0-p*eKZb_5_r4w@!zNZH)3`Q+*a;Lj;>1J1=pS={n^$
zgjM6!z5Qc_eHHs&56YSF!>=&m*K;vt4gfogwCEM)s(JuwB7_k{tV7f~rRZU*Q>B)T
zQv%?Z6tVF}SF!yA)!*<$MI^buS@p5G7P=Pq0Fz>Ssz1a1m1IT0NIK%3kt{8D=94U%
zQFHK)6!+L2#`jMBfDQIVS=OA|@yU&NTcDBU>h9#^g?LKB<anrhzeb3&h{#^nYwkc)
z@I&j>82ts$_l@6Q9K>`1<LZXxpo?-+bYs_gVm>w>P)TIj6Jd!8zWXgYNcZS)g3#|+
z9a>g7PjUZl&q1~Br^ZhMF|=i_3;GwzQD3bn6ul#oENBRA+-TaRe%BMy8xSyYL%TSJ
zhMOf_$=GL=-KBO|;p=-JhA{IU!|-dL&Jh%0h`ED|;28|}q;quusJGXaI?{;Oe#L)@
z!<8GhYjZfqaz^K~-mSi{IOQL1R$eW%wYQ@~C=F*Tr;FI%xxOnpz`W2$hz`<LyWwa&
zfi0-n;r)k~ryb96qMyI|a_}eGei;usl2iLxQr!wLq(yEKWMsf?e!LSJcedZs#fhQ#
zQP?WaZ-BK`nCPZL$JeRc=Ab0QrfyMXSX!*0-c-sn2}X-U33gFm)epM*KQ|LfT$#%r
zP_!^JKVm2Y`V5RSGQsxTi_Zby{gTnb*G0BEpNK3O%c??a8hFBcj`Hj0#R&=4jFm%!
zyK16kL4Qfur`W0`c}sas5yb+kuyNweN^ej{2$c`MHzQ#*)q9LZZ@_zuUvmb@-S)eb
z=t{bF9S50PdjOE3i}v1dRIwJ!hW=%!2f8tVf2b7mA4ICD`{?C_ZqjCpd|fb7I468o
zb7L6@qOvK9yqg~8hT)qBzvCuNCvd-kKzl&Vt<{b5PHtZu*!^_n3ZR-cDf9}~3pDgU
zYFword|qU${svE8m#jeMgaf;ICJ7N@PhX#LxN7ocnI?*)kAv{`{`)@rr|hn_8`rw<
zM@L9L>eW#*%L*iZLVa~Qez)=vloMF#D`R)T<D*fB_nAKRqaXfbZoPm;v_po)jE$ks
z%LrgF>#YB5wV#QM$+D8U7i=B+RjTQ?8~!=fw<S)%u}(T4rRt;FAc`IA2mJjmSevpY
z+gk6IgTl4G)LYd80C9P*{d4ARz!YGtW7$H3)uT^L8v`9Bsgi~PT5V0x-<>R=SO_Ca
zH!C-QQqCOVPg#T`fUios=(F5o<nfxokI!;`)`RUL&*CmjMUV7#gB-fnT<IjXIQ~^g
z!_}jKE8p`cX}s*if_qQ}^ZHNQ+8=@N;xr?9ezcBKdcrUOKv)TO!ZfLSDmb(?)&gA&
z#j1K3Q;r-kv_*U?S?VzKczwX`<5Q3iV_9`vj_qQAZRq0!LYPsOMXZSADc(KY-Ypnk
z*AK)nc^Tc8__4aN_t|F8>|2*9@?bFfgl>pieI_hclG~@VgndkK&i%;pxyfb1d(oRH
z?FSOxIKhVHBe)L49Cns&y^KGR#*PPFGJqHdm;RHi-y0MrWLvhl)|mEf##IkVH54m^
z4z^MFW0vHbjwBN}0df!GCQfUC<YD<ebn;a5=fzuN&PQB=7LPmyT1_F&icihy&IPE+
z35eyT14s{+jT5%lMmu#c2ph|R<N@Nro9FT_nIra6eI>f{_N;xGY{=VHp}Z<0HBfFN
zv?9k+A5S=92;0#l>U1R3pGEy#D)q|-qs|G0ITo@6InLR?8)tv*=#%7j2Q8t+4&OLW
z)>ViAD{dKAQEKMa<Kr`V5iD^)Z(R5BjoqlJ<ftYRC$?G5Q5Y=aN^=uqFlH%KH#t^F
z8>yLy(tz)1_F>3;HIf?fqbCvu$tVn>9LQ}Pzu_sT-o*-M_$Qs!{k>iiZ*Sz@;vw>c
z)lPAMl6==zN7^(ap;t!`f*eehTm$%r;DJfi#59!DP&(u4X)4CyBluUD@4L%~VO_ol
zC|I{}77t1*^Bnh!>Lz|ii2SM|7*DiT@wrLdop^zSb$3zY*LW+C5!{=vjjbVTuP99n
z`z|~M?LMDSk~n9M%F)p$EfU^SLgL>^kT!nH#XZD5BuxC`_qYEOKNy{5v{yCvj4!gL
zCt2Uu+MQ>S-R-VD8!yzWX3@aawRg@^dit*YRZ+{<Urgy3da+Lcm7|!uFsqQ*oo}GX
zAe1mK2iP!wbOprC!G6>Zyvx=3oQ8KUGG`IK7MRa^TyD^2_B_}bcEr84E03OvpDNrb
zzkomdi&d-xrNK~C3JO=it{+pLw5GxQSMOjgac{y8I#cHHca+PsTzR3Rd5_YMegn{@
zEZ#tC2YX<ie5YL_R@g}bDF1A8m1;c%^25q7G-3i_vcf#&2ll?tsV~Eu{rVrORwkQ@
z`I<rV?H_w_Z|$R)Uj|U>-3n&xOudJpIgNSzO}A;SmM5*$W?g7O-y$Z_;GbE2tm(9?
z-+y@FrBDVr%5F^A{Dbv+FCC^>57<aCf$%%<OMnL-^X5|jOK*?8z@8Pdn9Iuo`1GMM
zIoc@EOQ|ra2Em8+6eJcdvw1AB9{x$>pw|eIBK!4H+F|q&S-HF`;ZyhIOOVkByBhY4
z)W(<7j3eTCmF+=Gb$zXU^Pvp(ZOIYktIXd(zSKHjwWp#~A@{PstaU5iEj;baC+M$1
z&cfMC{<-0_{;80dr`@MFL-tynEb8^MPNR)PDS-W~#`dmV`TB=Uf{H>Q*-Wch@5=><
za(A+xCiGB~=E4Oy<RJ=oZ&SV8z7DnwU(Eimy)rWL+CX<p$&SWcg?rxO<9=7hUA(+4
zlwfI}@Fo-V+fNa;+1(EfXB6)rfHLe17neHsjO5~^##VT|r?WnP<ppllZUCQ=jvKB;
z!`kxVSKoBmeL@CMuB*-r{BN2?fSjF!RY15Teu*tVI;`Yv_Mg8P%SKW@-=q5w$1D~8
zIm1_fu7Hhu8=_>>5jC8<JO{7vELNzuC+GdWgxk3VKN%QST~k;2*>*Ci9D%SW)3_vK
z1_W2*`fF1^F&$adohP2PxGx*_diFX@2``|VJt?zS_-KWXUW<3Q7w6O&m^yUZdg!)*
zF+WGzb~X7X+NVnhn@m%tY2K*t^hyB&_kZLF&eZgwWQl#_2@Y|9SSYU`$y9^7Gz_*D
zzPtidA@@F8N&S$TXsK3PcEFsEgI@`OQK1nIj#0x~uiqk!&n>A3NR~B4&XJ=TF@a+K
zuKP~`)?Uo)O8px48I2XP>3y`?rm7(jEZWSn8f88%d#@j>{x<*2Ww8JqDZ>l@Ie)hF
zWutCVlo5LNxCZj~1N*o`$zR0mJ})aKDY_o3=}}_Qg53M%<d6Dye|CmMnqjg$rWMeB
zsnmB54g5Nb|6jq@=`P-SsWgvzdulpjwVqmy9*4VH0+`-HeTCLg@=s@2Zjbh;Hsesr
z(N$49WGgyV9v93_axAVL7G~etd5etg=yambz}zR8s8-XEh^EXKlVK9qI<T22sfpTq
zBL~cx+K!Te;k;TQvQ8;Sd3d1?kcK-X$pf^{S7#&%_?V&zC{aHPN-Fu_8~kgG0d}+#
zcyPgCYN`2q$q4lR&Hn?A^$LFOIUwodN}#1-xQ?|J{K+m4C9i8qqh9XW4?7mDD8*fN
z`ZLx`zSl6Y0xu-NuN1gm(E-n+SQNWNgXQTIXaSnxAEN;+KYsJrdD1%o6kHJq3~)-w
z+g!3FTm=hPB5(t%jJ)QT=8X|^aJkJYrz};`hpfe%?ZDlrHu;S=wVN(!S+R$$90|XK
z74EJAE=j{d6tIBTt-Yr2N=anym_KMV7FUV_YH!`*DO7P(<CB<lGXOfMu5tORDOBrX
zzLFFB&Oga~WxoSNvm@TRpXkMd+uI=9o*)aW;LR+XgFZ?2{~Yc1bzL4{$9WF|N7fV|
z&yO2XfWh6iFq$>49T!}?kFm)Yo7Bq)Ru)8oNU0hHxlrcMg*%xS&z=EeYeRo&8;5Wq
zoLY=qNVFO0fI{10-4GCDCLX`#$=e;P7<d85`tHAHy^>V%N&bf)o7Av;u~Z`1`i7S$
zKR9T<S`BvNN!+pSN_bkTMq+e}f3G9GWUY^ZW9OrBsikz!F8FCq10q#UkF;yJ-K)oW
z?b1U-<)X2-blNh%ZhcC*#b%W><1hg7*h~sLVk-xxO_e&?IONlG`|~El^GMNeNVm^q
zzzQ17`?pA1XMb@yO4h#i4y-%dSRU~7Gl&s^4;>h6uD~i7EnV}NYZ>2@m-EA4A(c@Z
zk$Qm+`_MYUMh6S0o80a1?Q7(xGibK>ZO+YsdD%U8c<`9yP^3IkiW&{Xva~VoWYJ%H
zOiRse{)d<2Wo$nfF9G*(-V)~<cPlRw)T_>9T|El9ky*7<(y9)V8CT7?_r;<vjY^UI
zI{_QTu*A>6wv%2r@wdm&nOB{&dD*DXoqClurveKc|E_HpKf|~O11(@196ZSczCYJm
zxd*)Yf1;HBubj?jOW$1fDm;g1s<m4n1}VC{rYhJp(@%YrjJrQeo^8G#T5FWJCn|Ev
z^#Xst@vQuw;+Chg2oU5Ya|7gQdM)f*()X>g-ZT1+yWa#0Q$HL#%m#Ndo1tO28UZ#Z
z5Cc#15#i2hbV^;r1E=j?K$!e9^0>E$##vIT<_y+tpdlPk<HqoVO%Ly45qOYKKiNz7
zA@fu{K6*q%x3cD<YAwb~%U};(%pG1x<@XccMs*Gy%!&-jn;DUXD<pPiG1S{8t}Ek{
z?<Q2;xl*V>uCFor*EBQ6^Xtb~bUNJ>|DNoFcVO;~2C97a0gl#httgD5;qglS&0oP0
zaiV5|Ij6?CPlQZ?y0G(Tt-8`a;FMw$=@I2P%Uk0hjaPL^jI~|~6>~455EF+lp{WNO
z)0MBxr3Rj{fQkgord5s?WuB2`h&UK0Rpf!h+r9TCC`oEBrIzozf-$dkz~r6LCtS~}
zzvdmV7NIMsm*^J%)z3K>I!eVxE{y})(K==JQp*|e*Rd@;pP#px!V~BpzSGTuJ^)CR
zPV)r<ThOP0xueH)$Bl`1>~S20o^K#@ChiINSIKCzANXBLw>g}d!u|9t2gf9KJzmMm
z79G>cIfoM%){%%NE45AP6~3WQeN=AmbbTP?G}cHa;9oKMkR1NqLi;Gd;?wHj8zDrB
zK%12*w2AozppXx64i#k*qOthQw=MsKJCCENet9|T8!()G%U(CR{~z8~OHdr&&8JG`
zTV3;J1Hr`&clPl^dz5Mh!HT`_fNd7MIVKSRN9FRAiCnz4=ym96G@<>hTg~0Pg&Z>@
z+)a(X{15MQLo#>~Go@NY?y{Uoye9gUy}s7`;G~`rIwz2|T=QOv<X_#?q$eO^Os5Z~
zIqVQ}!u%{Dgwgf`@c_h`rYOtr{~SYC$Xlb`0cJv9n_S?@S6zml{fyXP2D)67uG;5c
zpcku+jFgv)G^l$OJ)g`P@Ub&@L8D4rOCs$E!KUT4O=FWe6fWM}vHqMZ1hE?!@iTT4
z$PIICU|3_&2<Q`?yRr<Lde~d^r_A1n@>P()6!NvvAUX3HNyQ&f_BaqiV`%`T`+B&w
z0SSqzgod<gU<CP9Z}n$_;Xjt!C7yCg5)Or(yO#KH;s)GEJA{}x9_6D5pc#{PMgm&c
zy?7h#L5QDZ(>lN+6}}-@tpPSZzZJ%3_NBmZeFiBFXsC>e)WRKk+G1+HHOq~qYQzEx
z>DO2q4W2f?<>F(pc0ZCIjDSx{ZIik}|GFpdfjybodG1Gij~slCog+0w+d9M|I<;oa
ztf@;!0}t%aT93rK%0f3G4}t$=Tz8`&F(*lV)I7-*?YHI*14dY~CHM%3q43f>Evico
zZZL=$j9(s6DWbu1Mjj_2YnDZGj=xxrcHi1hyU280c-9butv6LWDL9XUR@zLtcbRtb
zBW@*2@mNkbQ)3hq>0;(Ku4azEHD0t25Z{bQu7I!N34T$|QxQP!V01ffOA~BcLPOrw
zBVMor!6Q?P;Il6rK{%heIpg2EJu9#MwE3BVLN^{l|JBX~?$Gj9q@80=W=(=Z?kk?R
zb|Gzg76<*>$RQy&FZ?m`IwTut)7~?4$ylwcAzSiPR{F8_T1~Rn@973mK~EA%ZpTjE
zA4J}d!7)cNO_3|#ms}M7g!xnAbW*Wd`c>G(Y;vDBR;bg70shTYmA3-uD}26~V~`a`
zz%O+pbL+Eu+Pe7KK8=+Vf^EkRHiyK6i2<wYyUt4-`6LVN0>SZoG{$!us-rZFlD?J?
zk>GcJ<lZS*?Dq+vGm~hM5y!KMEtH#xtGVMZ3h99p==#3KFkOlsyNr(wFNe}1ZKAC_
zsF+EI-S;9VXj@cawD+W*w>bSx4gL@B<1Qc_)C%qd;1Xe71Do=>MjmNBuMrEvvNv%$
zQvF0%MTz)UD%i`=ngS8*Oz5@?cJekx*k22>QaUy5>-Fp3hbM-=`7Rv31IEMRm4r5w
zK)}q~tR5}eWoknaP{aqR8fw^=0-p2ci&_tLfe&Ru?+uceFPJ7Ms#G7%8e-BBM8A<M
zA_vXVKNZVzQv6kO|GX@`C}d3*X-0r{J5$Js9=($&m^XcW3i|&=ww!^(>ke|!>;OeG
zNC~C^SE{caXAM}<qkZ=;RL-b>?m^T)>@w|JWs=W;V0!C6yi^X{QrpF1b1LAJ+R%UT
zJMRBVa~ovjX~#3xssBcAan3}VF`7Io-I86DxTi>=m%#Z!C!RFH;|I@L@K?s09PC$+
zi*J|W5$EMX$12JW%Y)Q2HMFnFN=t8|%0=~_*QDx(*1DQEs2DO6g18Ft?s7LA3$&Vq
zvl@@Ga_qo&REg|erTA*DwZqB{+)nL`zWeNp;IvLGZlp#6hJcRGv)2CcXB0-??Gw5*
zaoLzDL|VrEMU1DeDT0;zuGnKoAL9K^sZb65^uv3IZwE86s+p&Sz>#*VV>U$HI2{;K
zhg=^K?V-r7tS%t&LD(sP_RF0W|IH!2t<+WC`FY#<wt$u3@HR7Y1x{{2vSAjw;j&vv
z0L}?**k8vZDhq38R)zXO#us!AWntP6hQO!|D)njVe8I%AUq=d05>G9z(`cM}@%P@k
z<7b7nn7sP{>)>Le>xO@l$`m4OwEGT(oekzMZF@=<|2(GTL|MY=;R)^#7ntIceBc61
zkuA@njrXQ@l+2jRynYF~hZ*0$`S5#hr7rZaQn4<}M;-cj*<Y@HP-vs1h8~i`Eb->$
zx9egODA#^z*es61#>t~<{B!+T&)EwATp27k>u+zvGKuYX(D3Ma90jJb87>FL=){<N
zFBNc~D~w!vB_UA6d&OcIw-Ni2(tKpuXDyCX?J`$k3D9IMP^y>O>WytdRNu|6knt%c
zka!p4W4SJ)&8}ZXx`k_+X&)K|VH3Jw!;$^CS2jzij;pkqn!j5I+Co))mwYb(FS!ka
z-)i}<L5A22f2v=<7HVS4&0SkeGoJ&^XA9VIk--OVf6W5-`n@!JF<qTq8+6fxt*>&C
ze)&Vv@dCnYmLUKPmzm6g_A8KUv2%Nn$JD>Q4G3rnV^g5v#>?2bAI$a0GISCQC!wmm
zLVfBAqtItqo{kvzK|F)LoA_Q1!BCf01ljR-x-bk}X50O}4oaIu{Zq=~9`9cU@IYMN
zcF-UG(cDDSPUEM;lSk3%Zj<RQ(NQr{gvdh86D01N%~Y5C%<Bl^d_3*8z+7Ely<A%U
zjXtq=xF0UJ4g$`-Az4*Bme5U39hPi2NBN4?GNs)PHG`0Us`t9$D#Wwxq8}VSBIS2~
zBw7lmc~^lh*3w$h-&i-f)Lr)v*5+Ld%dpCQu}jKG7?NrkrdPvgHMY(rsqzKrbIg#M
z;@1K8D1$5_@#arfWY(8+@q3#rYS^?t5yXzp4|45n#kXDm!+WeVG%hf=*ajIZT?an&
z17Jhe=;YblnZ*|0^_af;20CJk&%hb%Zbit$mjRp0f``H(&kxwemw8c)qUH^a#Gu98
zxv=)>99Fpt;D%`vS?>UPU=1QN5kgQ5_~+S;_1)zRt#BS*-bd3so8K=U1aF;`+DGrt
z6#Dxf5$(KjJISvPik+8RJ9jS;A_T2+SB&0>ml>h$4<}p=PK9TGr9C!f79M!k#%AiK
z6z(g55~WR1J|QeQ?Pday*IZB57->JeT#t{8b3z&?Rjs{B@AA;WKU^Sa0G3Ez5pYUZ
z(M<sN3A){v^a~m?wFslj-Y)-#X`_=j;M_ld(m$c((($gj<U(n_q<iOSuzmxFP1SIS
zoPH&Kgm{yUJeIi?(hyxx03GSs!YraBbCmISHde?`1s`B}z-eIU_5=pSJO0C)_FgFQ
z#%}aK$gYpejZjSo(cVc<JYB0Jl$r=4X(g*neI9Y%RA|mJ9>Bo-*z>$(PKSqw{NKX+
z;USa=OMGqonTR0y4q|M_2pL`jel)x10jPU6(l&AdCG5|+4{J@|ibOW6$RbNV1D829
zlI@+?tgi_g!0*CmMO&t;8bOz>k6J!lT>j~USpk`?HZ@74&4~=Mluh1Tn@y@foNe@E
z<8On`JiQ;KD%*c_yYQ*p_Ub94Dg1v|a-gQd7aj@v{Fu6~Ag2MvJ&{wVjO3d0v@&c!
z%v48RB1H`VS_$!vgz^fh^PXWty#ZtVK&8=1fBZK+s_?7ubqZ;W4!v91Zi=n{SfO#h
z_)%v1Ra)IDV<{xt@D5Dup95=CaV6zB%RTY_m9LrKv#65Q?((#3=H|?{)c!Q_SqLR&
zizdy<^XhlSOadBvM&2=<5S?x@+bK%II`VFU(fg-Qeyx8K<2%yxX9QUvmq#3sJ!gqL
zaGA~txb>|1C^ueH=Ucla_@*Y`LX1CIo-yvn#_UV5*l$=(oI{c|0$D0Gv3dp9YC&d%
z_VCjA>j5_gQ`{XzEQG8Jh@Y{TI_Gxu*DbU71bd4B<yu~rveHMisJ(5Pa22Vhr~e@#
z{G=knGC+OxP@eo?cB$j-)<2HZk~Xw*GCwYA<=`&Jz54V4FzJXWqTU)j_S?nB{XXHq
z+?OXjmn~6Q+0DK;o;<YInI$;EK2^fPKD4-KJt{<f;RIYi7&Wb0J}-K<b=e8T50u*A
z1!{(5#yR@k=cXQVVBe)pJd)c5`kSJ~S)3uJDE3@B6ew#0I&ayFeUP&pcqu>5#5gVp
zL58jFz59&WpH=pYj~z=7pw;Yyridd^PJ7)h;74wKc2eRtah_31v64`&cpkIV$AuB9
zzZ&WzazCn@KTv)l!u^*5?_sZr+OpeG`f?`6=72%-A9(u!uqmTv$ik&Sb8~yt-b3ln
z7t^g=tE}C7$?fPSmQ+GlCEKIylTWOBxgrlX6On3fepkn=9>VVaj^rZ#KhY}(x&l&h
zXn|yRW9r7yRqIE;?7T;Z{xQ59Q3^NBdX4&}yYQ5mp^iQlA5ZdCXXTaHLE;wv;75Pp
zvUt8X*!s9MVB}DL;hghGH7Ou@)5q(*4)O0V{R&+H8wqxSBzJi{c%9qD=REifyVi<C
z9C|m?$oJ^NyCx5CBPK}rj>!vOg&G4jy1my2cl<|>{_Z0@@>~4O3T`GV6k71P{e6M_
z)w;EqwwY!(@o#upG`Yx?YFrT{FQ_^k?n3!@YcNrxYCS4bYDE-x^6Cdzv*f;{{6@Fk
zjYPaox3^8(!<UQ7=A&-`PvEvz*c(98RY`p8vMW_Ho|OY+HtiLBTVr#C5-%RBbbzRK
zcv#K!H^|!-EZcFG4JQvd=l)*iPxDKAko0y5*q7zcGfYS-Mpm(pKZE!bhktOPtYq@0
z>Mb%nle|6K9j~N#C*0u)ii=u*85xd1ze*T{-gqL*y$c2wIFh>usaHzfAlxC#om>i{
zxIN%>KZ@oVMRwDbJnYCF|7LzGh|A+<`=ZbhpExGivi7g9taJ*}1n@Ku_5T+HD&ron
z-3%??`&GXD>7ty(vlS6t3%^K0VBa_{^=6%KZTLLmZbK{hE>ZSb&Tx8JOExey#i1}d
zFVpUqON8*84eWR!`s@d90`jT9|Hw&o=u+PD^yu`Uecp-`Yy!C^g#)#Zq4wQ^qs6BG
z@X+s@WqekY#rd<Bo_E*GS90|+wO7hYXJkAo#7x{dzBK-XOAxpQq}usW(}|!`Lym`(
zB1&6qLDp+mQ!=Zctwx$fU7xsE4pV?z7=V+dvT|Z%xq|G*-!rlEk9omUOPQ+|;Gr6;
z5drPv?#2al(fFLcQT-`TDU(d=dqM|$uxppUpnCDc?XKSk=14|w@<5xHjA)4|vkMaf
znaguO=WW>4hBbpZV6!&ADU_O84p-~TgXpk9kp|T&04e<$%%+h@`umNh?*eOQis<vK
z-Y&If=Xy|Hze!kIGm2851e!N%Xy6Z6mw}Vvb0cR>Iaz+FT{+JUAIS*9<#}6@o7c-g
ziK0KOKeslKquIw>F)Ki(i)r2QVTcvIVGoSW{h!gtKLo{mYz&lxUj}&%3>r#n8n#MG
z9+6Rv+Wb-US}DD&``g2F(#Jfc@5%&dEQ}=Om!jLW#%g@_lnwmejL#w2Od9`$lh;I^
zw@VfxSC1YeSM<uC>NZ7sI#6)v{*V(AqY%OKkhvP$N~~h<V_3)!6)Y~Zt4_ZpY@DkF
zOK5-hzl$Qj${Ay#+P8{l1))(?@owdNPxY>~3;kXI0hR8eScsHjPJFw&rBsQFzE8*S
z*((Z9U~j%yTve5q3r^S7RujTVgy~MG;bpA>8HOGFxgAa(tEHR|b}QIMfd_^=a%hq)
zb!FlH&TGCWwg2AY*y7s2$F%p%`0YiJROIS^7PlaI(kn(B>b1?l#Ub#*>u1sztspfn
zBJ~FwKfJv^mAndeUC=(HPq(wTUQL?FK7AI=iDZ6E#JX7j*+Ym3SmjW-iS;++tZASx
zCOL!%t5|5AU)qxuW=CDMGO{e31||g*3Mu`+xzi^_-mr+D{B-nf_NPkB^+bL!QW~+l
zdG&j)YmC|b#prAG`8eGyC%r{FfNFB=5NSvD+&u6=2itcy@k+Gp(?jl12J&76RSH+b
zZ!5nN&prLI8s!0H*)conMXNA!-7d0zrE})2iBu=l!*2e($tm6m$!A<aCm*?BF#y4p
ze187L>W=!>&gL^<C|)%Ql6>Q&MZ;dkK5J!=v)5RbZ(VAzU?c3(d!hP_mfgHxOcViL
zAT!MF9r6&TP?K0sn>jW?u0CMdy9nP1VrsRp2OQhFJX86CpCY3uy~zl+vZRt43M?HS
z>^R5jKTKU762q?u+ePZWSW=n9R`7cYVfcVV^U#lkG}=1q(Dy}<!WR<sDdUGc^3Qhr
zH(z?!eFv(e<(k2S8H|qfa^K`qx0p%-9_zIdx8FlNKs3+su?}Leb1-kV8b2H~U5Gd<
zge(#)#JqZn|9l~H3X=W;w5$CZ=#VhU=yHq&oRtL`FnNTz5;Y#gLY)03-!1h^>)vzD
zpA2EVKU1~5)}&9p74Jqci9WZA8TZeH(4eL_%h5JYkn)|xy1U{(W?BOpuw0DlGo^y!
z1C~RdQ-LAaUjWIFrXO+`>3hkz=YDgwNHMyOzZtmtm45nhELeRabe`lcx8=ZP7TNgY
z6SJm3WAXbGoLKkai2yn&JU~%dpr56>neOtKsdOV5gg%MffQAP}E*_KY*{$&~PRG+5
z$<xCxXahmRX^8RVYo<aE`+n(29T?ND0`7ZO0^Rf&>f1sw8}|Lh@sL{K*Esl;V7UB1
zZ?_%bUY-3A;+Caa{C4Sxtqgodt<*&tE3PGPCaJnawrR(0RJ)v9P5El#xy((}B<=FW
z-_o}GF|)`Spf9;fw1O!7`s2>kYJ~}HU$>_0uqXp%fPoa(fbpE#xT>}N)#XVCd_wiJ
z(=_qyB-rQo*E+^7^|`v6`*LO&g=)cq_<eZQ#3c4UW<Dd`r`qfcP$o<Yj<;q$N<{^A
zJR2VHb8ss(>Zf@;vh#+Xb|c|Ya0Exf%9ib){v1=@adnBQ3!mn>BAW{@M7n(fU=M1$
z7CSGdmt@2V>8iOui(FltI-s_pRzF=_kY}^s2(tTFJL^82`&K++Xy58zIlXGShBxTm
zt!?iokoJ!Ef8giNA^6@o?J9~XJJ)8`sd17ca(8p{y7$N8?BHe(TjarfK=luo3_dch
zn7>s4ds?ghcau-1x@X;rww<6~W&MX|du377BX7t(%orTvNWj)_5~ioko%P@D!EFKG
zyH;)DffRjRV&Q9+o3}vTtSD;iUE6q#9q-nMiiSoWdvkLVm1(XSS^zm=T(iP)dc#l5
z<VXwFFovS?b}@6E`kEKQ9@I;%e2N<i8txmtLl1^tL&YXjx>ODzS!TaH`MYkDHI%a#
zenra0t3*}ZGmz{(E0u)))sNbnjgIfj@3g&qBVi{vZ+$}DD>CG*Lw_;XXPA0e#)ecM
z<<~~UkUv!q{2Kqs-i|q)7>|~Z7y1!Wm#o8@3cw#trrvdW@`_a2H!H4ezumou`~gJ`
zTW5FTn8I*U&3X^l3hJuk0o;A$ruTV|<bQaWbIMTWv$?cf)wr$cGcw9o!4^%mjjfGS
zw0SjQR!Mdg5qAsTE>|3CUhJjyJ<WO;j@wh7EF&wK`t%cg2`KIKf0c)(ceFCq<9}By
z{c&BAj=;rG4RW%2pg+-lWtbJ`Ks^c|yYWGPn5h_^H|pcq=F?AGin0h(9y$Cue0I0$
zZGS+iL??|rcQv(n+<me&W9Rj(=Cy{+M*74p&qsZY>2~jQul6hDqQPhQs$&XI(p7dP
z=+_Pun?L2sa!t2Go_DZCI9M}4xnC1zSU5uHdyF|y&+Ee7#AyXv<Of1GbtkmlKjN7O
zeDiiK(@;zAZ4LbLnOLkIQ6O3dUtO0niLIf1%4B%WLE!NS(7<VYT>c)}GMOXhp6lhe
zqDKC_d!egR_5$+FBCY~Y!CX=eD+o$*uH<t{P?S1vSw=4Q70s+Y+fvJXdntP=zsG16
zA4@2h^YopCoR1YK$zdCDz(h555UUt2?cR3$ln*|t53o4YI_hqi2w=st7C};(B8bBO
zy;3tdg<{`juA;sBRllUud0u?jTI~2wN57(ouiLIGTb}%S(SF-jwe=XXOtRgMKW63(
zMFRue_5|LM3&&Mne;~EZt9Ftz^4Fgl`)=YU@1D$vuqW(>UT2bZ5rB@9cPV+@=l?W<
z6g9!;dD~Wl$4lX*n1fjQXrGc_fRC)ibJ#(Zc%AGVW5KZ2Xb;@)w(l09C9YCZCNtvQ
z%$-2vMYM!CiNIXn=LQ-C-|nl~e1K!UiPlCF{{SIyhKavEZFxSe5SoQ;Y~I%N#qfE>
zgUH2U<gA2f`P?}tgD?c?<`{MsH%ZB4^Gt{j#%v|nw#u?)Ed^=-dzH*mOSKx75#q!v
z8@9~qb)-E3q4K?*GO@WuHA?f^vzV}5rrbjTW3*rDt8;FNwF7Uvf2Q8IqJWP&+;ya5
zu>M9+nDAXPdTaW6JzfHN2@-HWV9xFwHv@qC-A#@F-))Q`P}TzXY;1T6rMUDc!jb=a
zL5dIV`U-R+t@}LelR;V#?F}gB-}KVGt_$3?zdWe8#T0}PbevWh9eyR%S!R7{l|zYO
zVf54n?vAza&p@1-XcuK4h$*rQs`NYCX`|SuC#tDSm_Jq)V5cLo0x^cT5}Sm};D5}o
z#elJ1C?Y){Qj2EwOFjnAC(&aBKNlcrN{<LR?d+H(d4DG_p<KU!3aQj%gYyd`YzOJH
z%Vbyx{ABIWCu}BEyXwq$*b|ZXGk={hf@X1=Y1<N}1VEBnM!ZXY2f&b|AbW9n9vfQH
zE=gQ}dP6PUW9LvwcKeJ+Ykl*#KOf#+0|*FB_F^TD^8vX1000;*7^p+A1&SfUXT>`t
zpdhvL9F#%FZo2(_D$eWI<{7zlZmzpkr!<SAd1J7BsRW(U{f*;m;y96(O+pNJFkd{Y
zy%8ap^xpXYn0w2&D8D!A8$?7z1f&~D73oG`K%@nv8w4arx^o1S5<x(^q(K<EyHlix
z&Y^qg_TGG-H_yBK-F^K20LBBH>)QKV=USgt`VTF(N^cBSNeLDlbWoyj4-ty#1G|A@
zNxbXpZnl~;P_P0bGhZK*tZ5{}?c5&s*_*l;pJ4G7ph%wKg`K#n94hiC)!go+3EohY
zaz+2ebT-0=c!+&>=9K!IVB2vSqXrzfLoZn}srb#vBT^Ror7@TR`*OX+`3(SBbadgJ
zYtH}l-pAQiF^!*|Uj+H&=b#C(P;xr?z36w^Cv!e=0FCD*>GYqYBcd;%P|qhqqp_0i
zc1<fH?G%_O)rYHU=zd7->KSrTHb^)LF4^+yM`Zm6TF_wYFhQ;#6PK+hE}nE>*UkS}
zkTV7H*RXWy!_A(7Pn&mKiCVm~r<4&_YvQ$c9{r?;d(O=mMFY(pl(I8lYQtrfZw_Pu
zUCiU$FJnWD{-D6>vZ^{~qweSFNUM#D=TpTJbAhx^N_~{~h?p+BKevQw{b@q0zrqVU
zhDL|6jeUroB$)<Rvdv~12^)vSO=NvZRU?j||1$^P$SlWMtSV_^8XWfRABEfxrCn8Z
z)M*~ekBuZ87!axG2mY@VzF-xC`jFDe^Sb3VT=`QkR;(bix$JTYTapptin7|8tHTR+
z#*c|i(+(V%ArD2TS49d!Od)N5nj?$DSa(Wn4WBcPQLGj-1`07llN{_=W&6m#bzl=z
z$@SfP17O5M2^$bR@PYa=sjB+7){wT^!EdgqZhjoWRMWGCX%fwLht{L#4jlXY#)BG~
zw1F}w1-^n+q%>40%qE^BH*c@qo*OAEEGt4b6YrY#<YStX=4FX>%T($bv?D0vW1kVt
z?z>{o-73j&pMvz1rqM+`{vPJ(%eP`}0Kzhk>uGbssYi7fIi#j-@u)-P+WWTo##5%3
zj0!JX=fTcG(*fNcA~8bQis2s`SwXU`I^MRylhAj!#3;5}hyz`1_f;7tBrB&js+(+A
zg+xE@y)93emPEFn!(yW=X4i&Ub#2Qr=Fl-nxcS#!J0yp0T+?J&y3ClM^H@bCdv*1)
z97-yAJz?R_T&EU<tRw2}LVnwlwgY|o=qURQ*=3oT@*!~t1UE_sY0w;kR(}p%f)>H=
zgI+Y{ac$o)FHNU8u5NSFbMzQ*qZ}CqW9H}{yR(mdw8I5YG%RN`?bUxwo#yji<(4;B
z)kwEX(aYBCX!z0gRWw-Ln?5hl{0bR|k0m*bS~&q#tKw!!G>rdK@)K64mT(4CU@W{%
z@p-k0rwuRzWNMPmU;Q$HTRGjty|1d(-w#y3L+jlBoOT>y$XQYA8t&U@UsF}T0ku$6
zgnO(OUHr?Vow|hzZQt_ckylw!z`ac>`u8O=KcRWiyE+8EJ403{XVXm1;0)fGgZ>&N
z3*U`~_7eN`M)!gqPzJAT-ypCq)$Y3SXz{mPw_5_&)KA+=i6NG`rKN?m749tJH8_ER
z3g6!N_~~GQx1mBSccB=^NTL!0^yl|_`);cnvhjGlX)&6)VkS7>!xdy%FQq?>S9g6e
zAw7XP;x*D{F~T%bjW{zz?{!%HmsWrTd+0uyiDz$bE#jR^h1d@_)xOsGeF58ANy$;p
zOu6$pQ>A(4HDy>X9Jm^8zX$(CsUW9sDk|Tlk2iq%A==MhW?fGVC&3t{8PjmPyQeAu
zy10VXKo?g*&-ccTlA3nuoi9F5aOG!RSxd>!b`2gRzMaQIWTLH+!*glHK?y)0YjX6n
z@@`<u=I3sQ>#U3UrZJ%JQ@(2M<56Q)m3B>VMAUsP>~EK(Z}J)UyNxMF(a+gj+Z6u(
zz%a|(!!>nleBJ5va?&>d15q~^9G`e4-?;CQqt~D8@{AwQBP4wfMqcOwIE>bo5EQy$
z*8R)*2jRt+LOML;2^{$H%?%(OB<qld()r9eCIH?$#vc#WvJx!tug8A<upm0kb3;V-
zajY<P?>1Agv{*Lv5Db|PMR(uIsosB>)F%9K?j0#li|-c(&`eoTnUE0N=+R4@zjT#d
zG2wjW4;Y|evIfg<GpZA+P;ZNL@&SV{20#_;1=UTF0gn%5K#VpDl5Mq37T4x^zafpS
zh;8s16J+hltU1WT&I7FiAtNNOBl6wb)5gCG<Fg#FA?y{ik8QI~pE3koc2z!|;wtL!
zC1_umYn@*1a_-J2*rWaZsLdf2v_Szj0paGS^TX*Sf}<P6Yvm0^bHg__wrgKM&r$xg
z%j0Eh39<#t&~o4VO;1N@liQs{^j*oMY4iCaYG^zWjR`#N$|_1Z^K0Zyp?w=LgNnH?
z3Bl5MV;XRZ^&QX7?=4jA!g64dPrIo>g;JdLaR`r3_wzESykf7;(?h%0=|JzWLFT91
z^z6ZQYbqr;W>VQ4EW3dt0c({>6Xh{iB<C=_C1?vHXV3&q2UZR)2Wv~7Nd|JX8;sw<
zT79Ebg-t$umE)1$vvD>Vy>Hm|qC?n_)07XXweV(4PGw@N(&{-7`z;4(IdsWOiq05a
zAp<1|{eU!UdTI<TA#%RzWr;OC%Lyvq!%iY#rc_?ZD8;f(_C%~MU(6GZuJ*8D{uv_N
z_^Q&qWtb;Trz+{(0*B%F9v<$E9oLqpaBXSeM2us8tbRnK8TTbyRzx{R<jcd`q0kFR
z8+gvJvpQ09Z0hfD3HIv#Tw6lKC%3t;&Qb{*>q@Gx)cc8af4a7zv+8?DnICG%3R)bV
zvZBeyK1P4Zx`Gp&IKL+QQI+v~0vSz%gORrPYds@;cfxm7V}yUpn@afO2=-VTIZYjY
zNRVUJV)6Bd>gpq6!!Aablgp>vqdNj`yH&54!wy=rTRl9eSK%=oBZVlk#kLIb)1jUW
z>LSud@EIBb!$FkmU&=YCV(l2ByPazbHgzVPsbh!}&;F;M+0LXYLWqDkMLWo5=10WI
z*Q74i&y)W%k@_7)zK_C+DIMQGs_rO=s7%hWjgg>u2g~LdjeZ8l5qLL0KRgh;*YvtL
z{~FsNXE1jQGDWB-TDCyy_jEHi@wJveOSPQaYhp_zD>}yNgL|1wI>A_(?vIQ(3~`dN
z>5Z==j*I$LKPx)$vYlB37+*U=;2wacmwo6h@o}nUp#lgwfe^T-bO!(IOwF0m3M?C_
z9_M=(IxH?O?W_a=Cu`NbIY$kYMID^)xb<dl(G%{POpLl?(@at3@P}kLPAq7q{@v7#
zxN?h#qiCH<k&8>`NgCAdPugqyiJZCRCK(Z!^oQtVKSZXfKc`^#s=|xuStKg2T0peB
z@l%Mf@&k0fzuD$m%-hN};*e=|ZoIqp<t-k6d!Ox$gU9J2#@YKVTFGzbnzZ^NFSrU>
z;~SDf7#xD6+Z|@9D86O|{zEI?UV9_Bo$Lh=B@bv1VszTBs^<19#L^n2mACcR>B5|}
zoL}dZAqv_3gaVg^fO2bAe)FQ&ke|xg^XIB+8F%%4DlNN@m=kT#^P^~syl##m;h0;K
z+BD*so9IsA%92g$*`8+cbs*+v9Z&*PP!m_F&@94XwzxD@TzR9bJZa?Ck8;QU`(gD7
z$kgwjCH@hR5GU1iJz8=5qX6V0r@!2DAkVu298<d(?E)A={AJ?Gb@Jyxp4YL4=NU<+
zJdy|32MWjh>l;PhfbCI4B4s4VGchXeIU5Qxomkom-{ka7>!+@?{Yo3qtzElB9sn!P
zcW?!wsuNYrYynDm69k3OT|0{IKFr{d;M%ZntM+y}at~Ap|K{>o0CIN7XL=c}Eq;`m
zCZTuBN@EidRK%@xBl1iP)w6jWV+q4Ybj*`>Tw;anIw5*lRBp!{b8q`}Yr})8e75t>
zeZ2?Fy+m7XivBL6;kjDshu^l<`q#3!^1N?iC9*y5=Qh+f2qOmX0(;NHJO&U8;&ZxK
z58bG2UU1iIA2nq%O`Q?je&KK_%bFtg^DWIv>?p4Q*SiL?DQz!&CtWdq3B1rsGr*N`
zJj_kkv;pU^4%WpLVj--_Ye3BD9~uXRPkA)ZGr!zgS_xR;e)_<(PTN=QjU9v%O=cTG
z`ZPhdvux84wTF1p$kdl>5zf=T#b(Yyxc4`o{|Cg)(X!0aQpLjxFt7{7n--y7f)=iH
z6P<n^{EubEiq}a3H3k*0Qx8a369~Y29C_SnQ)KH)$}hz4nTM>=0YCw=X5GO3ysH=y
zf<Odf!R^|+RkTS|p{oyqT4tqM;o8;m=CZHyeKyKYW^7U$GMQ#Up0iCdU{PSCXZnB~
z;PdA|g47Q8&wQuxnKE&uIViBVwwkBRW4gS@s0!n*3?(}2v^%%^6k9i*zdlfEfpL>J
zM|;7b`5ixD5Q){~W7Q`ok{B5`dZFeJ=AhAU;_*F=5RZF7st!xcCNuz`Os0^x@)i4d
zzE_ec>e4Nn%oLe?xj4xAb|vXu<#{YJ8n*-Gd!Hd<EK!8`2&!oJm)*ve?lLw61(qe4
zh0|w7aT}_h@ti%wN>Ln-!yct|(^q<1`a_7U&Fo3!{^Z|oU*Fx1=46p5cr$Upt2&#%
z9%;&cbs$gSoq3tf%vbt3Oky3N1KmSDxy-n<a%(3L!79Q5q-JP5xRl3d-ZwdMON2Db
zng^=l;Yw=vc(@;jyQKpSRkxCCTJVUbrFv+UKQgL2n;8;(OFWkA*YLL8xehv0?BuwK
zPkS~@1o=WkhdE#SOYiY9bm<xGmk+}O_~kqeZ$$cWpCBQ={id{MjLu*P6)!L(V}{|K
zXN(H{Lwl=`eiAMPGFe?!>=lhf?ye)O3-}E1%8r0P6%|q9Zohy0DlwGMyxv;(TRzCx
z=APEmhYC0v>JHdSN>RybWHO$yh&b$r4)khgrR;fhX6@Q|V0OF>p|=NKkU9xCE%^+*
zI@CoLxy(`Vx;tD<S_sgO;WxQUNm}$X?T&vXwmrN%d}YyqV%VWFHQUOR^ELfz>NL5g
z9DLfm|M?)hvh-stYE10<@R`idQm^cPMUR4gyh`?F-PirVeKwnlnN2fNE(HpBeU<bC
zZa{=fdV@pJ^BEf_+(h7iL`)0HY@pv*Bchk7O;r^&DF-w!9TD6yc(3_KzKBUHQ$4%J
z75MXL;)Tp248MASIq`H07P>6;1+QrN#pV+BFBd4>;!WjCM;>pg6)!sG+FElDY;GZQ
z(a9)l&=&i8)T;C~b#t(@4Y5l>{dbuT0vX0b@-WS+C^>L#6hx~+C!=qyUfk^ra915+
zV_#cd#<9u@@<s*Eu&iDEN)@8sURQn^$zU}hPOv`pW+4=V;Kr11+o&AAA#4k`mi^<@
z$q$(af5r{^5;$p(zER_rvA1p6h^=!zyh35HVsg_VCx$An{NjgIENbqhK5>ZJA31th
z>06^U5Bj*z=N852DCM9^<wx7qy8MmMQ$_h1yCl5$GMm}-i8WP;3vC)a&r2R;R-CXv
z5Z~l6<EWNWgsRz?^CbSeQTTY(l83WothCNbbpJeB&lkU|ioa*ORtN10X>Xdr!IcKg
z;tkDJMTqF#`b09*l_rMC+N**ii!|M%gi_Sa|D}!m|C#O32fAbtIMTN+-B2Ahp<5B&
zdxnE@faXoZGbE_zexb|6wxMZ%Wh8n3NA^(~lNQ+i;q4xGBV4f6NQ}&?YD!0rku?ft
zSf^hOZ&HtZ9h`m5-)ge-he{i_n4r&1$*s(Tq2kjIffb2jt#P4Ha;$?INE$7oA!rlP
z__2AK_n|rUJ6T}E=L500cBEAC)U}K6o9ptI3Zvs_kUYMiMN*7Teig2^S&}M<96|Ku
z1Qc~UV_TmydrYWjDweH(1*>2kIDQ>%0iu~t9`kgw+#I%FvyKEcDzAKKqW`%R(<gu_
zci&T;A#&nD)wP~=RVw2+-7fK1o|qq~Y;0$I{0PCmwFWiuVvVhAtWHs)ctIj1w&ipK
zKv$e>#osEmk!UQ_AHgfZCH}4-(m0UHdB9mr_+|}m=hC8=L}^vNze*ns9McT%Z|R!`
zPi~xr+B{)u((+ZXo*cq}!&K3HbgXRthnpgvIPPEO!sB8QXGY)J08Vr~_aHgMTgu5q
zh_s5Q^@ItV_7d03z4XhpU65^w(ha1S<tA?>5)wNNYljY&oNvEPsiC#LV^%L-UM6-H
zbc{fV!(Gj$R|Ir7)_~jl^Q#$9=lwJtbfy&owX6@tmR~keiSveQWmW|C*#zqlPE7`2
zZOab@naSDqd=7A=fp%7){6;`VbaXl(d?AII+kHFrg=^|b8BcAqtH}O69l>oI*sD)I
z_k+W*ZUx8x#*i}*k8J*CK8UTwQ=_UnW0=AG0iL{8{R{mA;bGz-%CRtq`8rB44MyCz
zay)@T`-AcFG~YU0#uoXMaMd3ch4!D#KOAQuW5%iXxb^!I3{(A?1<!k7DY594U5Rpy
z;HmCm&%_-x5f=s6`Z+@ki{JAzob3`k9Wr%b+>^B3eLURLAY5XL=b)E{|AQmU<pt@D
zL5Kg6Pe<sTGx@2085@+~x7hHa3>M?$78>#<ArpcixR?<1*kH{ZYW7+xCYVWm7>e^*
z6!AXy_~(SM7S++orW{w~-m}t9+w%aPbG!C4jHt)~>-kltc~EO+%E&Fh_%>`MH540?
z?MiY>jyU0X(1}|V<Mpa!f#)kezI@N;r-D@GTo<7s6}o~hi`0|ZlHm=HCqAU%UMv0L
z>kQQ?hL8VIF+DKHI?fgF|L_IY(cY1Wn}1A-`{Mcsh5m*skBD8|MB<`zoj+w5SafTH
zaAha3*MH@4TB0SIN|l$uU5-$U`V1=U^o0M$EV-7CFgBqW|I$|;62p(rjQJ;g)k~?-
zF><XN7oC>K_A7B-)9xnqvVUS{V0|9W^nuVrWz668iIPXRZV(%m>7PvV`>vw3ML}KG
zlpR`H7=F&Bvq%7qak?zc2Ne<CudzFezp4c9yZF3H%UINGDqnW3s2nNc-DQ>iY@oY8
zi}?0JQ|lug=^%z>CzO249GTwvHYxrk1J|)i;+FTb%&mdntnATwB2T4Wz1z0!K-=iu
zydC--fh;EAjtNlZ?|}u*Gk$>~e`zQ{o^A~kOz9g~yOm$4F~&!^8h@obW}z;S5#m-?
z$q^we#vJJUsTt5bZEO1N=&{7ji`=#X(re%COX3o0@md~&b2`3n%d%qqMO*yqj8abY
z>>e8(c&j=s(Sy1|ITP1ttDzQN4-zu)@a9`Ng1>g)D^eX&LRn0*0wpR+(fqY7HePZ(
zF*sLNoT#|?bvs=X$)X5niJ|b>`55jfDlKK~4m|^kcd^GOofc5?t$c&2Tl#+Y!&EEP
z`h0H8PPcQV@QvzzyQgNR3zQUi3}wySk6b)E%;d1XVvHgRjn0$$hk3UP3`pO~o+;Rd
zo_48`j1+&?PYzhK$W?{nb-Rl_Z;lb~Y-ek^lnuRWahGmxJop$;JhlHb!j22?4%&mw
zYVdPDI|qem{9a-pWhu&LlNpTH^C)nllcHieCMz*K-^bxzUl^*_zJvJwM}p)J6JkQ!
zvYv~FFE3P?cZMgPDgfLILd(LE#r^P)l55&+rFn@6lDHBnA`r}y#BlSBJ`J+pRj9ny
zRnohT_*!zA#1A-RsRj6}>8X?v8B0UAg+H6HYDj$9N7yO9=+&HATxGXF(s|u=yoU?*
z06qeWElZP4Zg%IA{n)Wf)K4E(l!fopn(1@DUwE!SXIl$VDCB=v@eW#Ps^Pas;zQ=^
zj#974!JR`BY`H7#mfu=8u{9;Qhc9OLU4`6Lyqo`S@yTud3=HF_!4Y*@1jEHp+Ituw
z=eQT@0<jRF16!gm|5~RXR{@dJh=!b>n5<i#6j0c7PgUZ`bw4226o<{x0pLwl(N`Z^
zjY#==*2nnvQk*WdfH9VV4qawbBEJ91jr;ed&8)+vNts@v0Xu&se<ftz9V-39sdNwg
zY?HPi(EJ1Io2M=}azl#YlzyV=be=IUVUc`o;v)MG=U!YPCL9D$pRxvAW*`<?`v=Re
zB}RG$pO(LcEy}iEESKdqwipb`pC3_i>lrluA(bZQ?XhK|wUK?+7&vcr|HnFAR-T<n
z3=TH&oQmtynos-xzo^1q6O)y2Y;&fzRTT|Y1%hqLR%&!mxYM73`5{m3#~H>=jHltv
zTjI8OR2;j5|IoOVZ<=AdjUJA(n_?Onp)dXy7WHUaHQujLM6SAx#itEibCS->!?sb<
zIw!2X=1m0F^3=qu-`_^HtcFXUfEz`@(#f``YpGSHw_MpcpUrF4w0G4d<)t-YN}t4Q
z%PXpmBER^(g%d?Sz+ZI}?(FS(jJ`*_c}oGSIM>D8dTR!G6?*i7^kZSr?^2_liS%no
zoNoxD#W@qhQESc@kK*nb*lVd__HOkkSzyg^e?fbRUQGB#qYEN`$$-QyPFW;30&9az
zp9k__t9>!&hdUa2{2XH6r7OFDI;HKvwdW?;d&us-XUJp%OL5$(mup+RoX}WKU$bhW
zuKDXW84NzP$WgZW@}cfp9q?oSI%ZZ-tyv7ezSNRie$RBU5NIp+x@mx|mSvpT1R|rm
zJ|({5TokxSnTDpz*~;(vCI9$o*B9T?MB53>gXCt1C}l*<)n0x^WvXV!`@R*_mp4$u
z(Ka!<`qs)}7gANRvmcATAJHXUpT3JdBXq}k2MVh8_vpp?dMWW%PQK^r^Hm;`;+&=1
zBe$MNdE&<TyTlxPKZ!Z!M>taE+0tKW{Ba0>DrGBoX4F?Y(OS~tl;@r%@j0L`yEPu1
zIln+8r&sZlm5nV+XRszMjdhav6l>OY_|>pJ3?iSsIQ!0}Kyq-Jcj`cN^eNuWy?R)%
zrXji2angX6MzdRzaxll_uHV!9lmceK+ts6$rstYQ52<}e5PwH?t!&9=Ld<GqZ_l4g
zkCV5~${>|^&M^C}^u~@B(U80+Xh=pa^;`O3n~$u}C2B$LC>|$~vb26W-=7H7z>eV6
zlcbC(WO`^Dx6E=&;*{dCw0>~$($~2MrPdm~wWZGDc}fO4`lcB9Q+_8|6#%4Y`wwl*
zvU<g{;$7y^2TWUcnXY;ICX{p<)T!VdTM^?S1#buR=w9Y$tT*kn68bKC#rbnWq;+3s
zJM7;^6J8H62?<%<_)0oRAGu@ct0ZNYmQ&x3dOf1;cZJE14ma>nH>MUq9hPxPZ94Oh
z-l~dp@yW>H7;9mn<B{(h`s#^PIn5?+G&~j=@MSebs}F^Kz;j|$3OF&A*B`hi_nJ|g
z!sv?)h!mVhoh}7I4Maaf-u!{YIMZ;{9Dsws%y3S3Tj0BcF=<?gDqY{_4xZL$O-c@i
z(3d5j_%WSzL7X0MsXzRn*U7S*=Ick=OU|)Ajz4+jUhRo{{u9+CiOOG>!{y-Fk0;!s
z`WrQHc3*M|O=6W6=Ag!Yq#fhpNmPg?d>Ze$)=&I%Aekk`KH~kC!Ru>CQ@ATAj5D5X
z8yaL(Y-b=cK3<OUUn>!!{@9Fv{k}(2R0AG2GX3AltzrSU_N)pi!r7HS^hggBLRzGR
zkVUHd{pFOrbS+XOLW1&iS&ul+uO;id{De7oLLB<Vuk=>NN4oLcO~|-c9cQ-IBFUx~
zV_#f1a5)`XmJ5Ee+Zn7OTRokSNzmF1yUdq@HyXd~f}$Ua*kqD`qz3(eJuR6O=J6u?
zSWp5-08jvLKXh<5416`)Ji3X!oObE4%$6}S0bWCS{b~sxTLJZeox1Pi<rwj1mNSzD
z_^=r3h1;vvOUcxd*;$Ff^oPh3^L#M|$yN6S?P;tywsxhacv!OMsde}tkNL-AnTwT`
zvxE^J?iBo=8GC9wCg=;i0Taz|W{>qq>AiD!kwiUGqTV2O(YZd5GF8-&=}r~1mbIQj
zJv;iuOBr6j^M-IQN*JukS@H9!PO=Hg-CBcS!Mmm`-#(wNz$Rp;AaK)Ey`gdV)9oGM
z#+Wt8*t;knS3tPRn%I?215lY?4!9k`kOzV{&vm)D&%VhdkbHMbzPR-Mkfuh?1!E*8
z2}-C?^qf4=e!2>qm(ze9lT#F0*Ce%GzWSBi&U-p=+*bo+jOhY*#cFE-{+qp5d-NDL
z#ji?$Ru}^n4c#%JLWMW$3IkL;b&0*;AY1^ot@&U-nDlSy(B2>$Q(EjlH0>2<+F$Z*
z4!!XHuA>HqT+WqNH(tdZG7vMty+klLJ`sNZWgr3*eB_s?E|Mj79k|}j6uKmU=x9pj
z>yUxD>p{+_#T9$Hjc~+?YGJ_bJ*S(O>miFIO<)8ws*6+odT9qFG8~6QL&1(AOM!qi
zh+-JmKQwFZ;k02XwPCEJrCnc|diuaci<^Wu|Il9G8X-sr51s^ZXja$OREf3hI)Hzx
zQsn?Pn5RFT8prQOfE){+3c3~frbgWe`9s@bOc;KXXS6QqkeZhA(9z+>y5oB>DcWT+
zPk1#+)e+YTGt+%w36?0h|75w^W%a1y`;!&eV0}yXO%{kV`EP2wpKQOGH17%)nPbrZ
zoLpL^^V9QZBoCmS$Ns)0ZMeb<KJG8RKsrXzw)*i|w2}K*(TUt-kpBYSzhpen*!Q)s
zC)>?lVmU+pjNtU7w1dzF!X3+Sc;C13FfH^rX|q8q&+3+5j{R6vctUfe!b>kdSF3`A
z!rM{GKJQT;H(03JYn%y9KbXFBYpXW08F^(Z{Oy}|_Vq;Cx}j*XyO#orv>Wo+-9o*j
zwsFXC?N*_;s7UWmZ6j26%~?}xwp506G7=5vbC&lcb3<(bPdd+Cp7GcJ42pm9v|8B*
zYUjl;BYUR8)as?-fMfT5N_<gJRT(|dA?(Otp*^HYZ_?*c32hoUqHC(IB&sXC`bGKw
zO8arqBs`BA{_&WhMdrH9MZ<+!LmQ)~C~j$IhA#pCIEvvC-zuHLmv2;0{Qyz>AuRNe
zeU+Pk{678#%V>DzB34^fNvS|8^H2uHxhZ(~&bJ~jCq||#o2M0b^EX8>A^X{^Mznt(
zm1<tKECv|FyEu=SJC#}Zcvvl!E)_i7JNed|QIV=ns5?dVw3X6aKU^C78cO;1;2o{&
zgi)iN4pS%{j81v`{dC&vmg!{oe!Y1Kh^Xs-1?>9uT+~kIh~c0&`jx_`6USr_WPh7$
zxEJ5tpQzgp_^e9Zomz@ZyCzU-fw$#)nt?_yS?QLlxfDA}Mf{OivlD5orvA`h2eHgS
zdS#G9RIaQ#t#%IxG(Jf3mn8~eLY;-g+XSh{&U)%)NMqd`VjUHF4H7^}zuXjSHYb(h
z+3#MOmnW+|O1^wli8&O<?CeVdftH~jbALXh7VP<QD9ISSvR*s~(ue%ATdWxe*qSIR
zSNIQ(XNeQHx6*e#=1HuTJt7~LqclxzPhZ1G2wV=X+DK)Xmah~G($4e+k9WrVEaTYB
z3bp4r9*`r!=HDKc?c(=+qD{xEGBzg{a5W>=D%-JME*{{%<1bYm(c){+vSt%eEYSO%
zEak$f@7!V<F;a%TJ)|XxY-nn*_5aKcU#uO>ch?93*Yk4yeP0J%sSUFg{Sn*m;rUk1
zxoiIFak*#Ou&??kvy3VCB#mmLdg`%snJOe;|NMNQoL>~wZ6pAqiXU%s=CRK_ftwt>
z1k084rv9EGb3Mln<`yPhZn%*Z0$j4n%5^Pit2*Cn>^;uX1?~HPNU6tu={(^$4_w&s
zT+6hnrjhzn3R_^8Ife^r?HWDVC$(Z8R0(~DtO)M&^2`_&u^S9ww@^8pE7UT8tQT4X
zYn2)pnD(EXXH15zA%t2)j;Qi?ZxDRRcd^I{SD_>;U7YxArN^JB2qwd&KDkd52X)p}
zwcO+Dm;D8EX)?Yf&|aZ&7;Ln2?;y8(wO4oZyK5fA7%ED?Kz{RSO|zsA+A_pEsPZOd
ziCZ3c5f4sF2D^7$(*T|jPRc^em&r@Y^$s2sa+ZHgx1z!4gU(g`{z8EJ?JSYGbk82{
z+rC;B5kQLirR}Zp`@&m#v>_y7uNpK<5C`>=@5@;iaWKHzelrE=R*Hn|FbbY<#ry!@
zv{GVmW8jZw3UH4_+!H5#c{=CS69#TL+L^12+>2)eI9|AoPokG864;NEnv|z2`Yl+-
zetTGeqE2tVtA1S13ABV)Zh6~(92sC6&k7_v3Qmh3oLleTudotL7fbp$i?vEuxPXZ}
z|ID9ef@{E5rszCH=7>1Fe`u)Pc!K!{zZXiCifcusTC`j@1GhhI!JWVLva)eym~ev}
z)Dm$nz>UL&1mXR}3yU|ZTnL<amhRFgUqEN<{hOB=$5=H7(n_2>n|i*yl$96kkoDy|
zT2V(4sQ1An!_x=my<nIRC{tl6n2L`-`{P&_F~mk|h4bqQSRN^E9HMP}9)H^**9Scv
zl``#wIIyRis@1c4d1wFG>8*kFPc}&og<EWJDrOyVni)xZVO!)V@ZzOx?c*#?vE_28
z<~Ke4B$dz8^8>c$b420aPgG%Tzq;>LHJI0+_|xhCp%tVmSL9xm`GH|{sM9#LMnp|n
ze9LAt^Y1}bDLLbX>WuO+IiPt^AUJ-(n;-jLxIp=7w|C4SVP<Bum#=PJzNRWSVoxt3
z0*=C=(9Q+^Y#V#X>hfP~xf9c;0hfV=5{Ji-7@KXI^^HX0mi13h^|(L}olf&H`O_rN
z(9Ug))8e4Z22sWASwiFxrwhwbr<uF7OBG5wjxql5cF1qgrf>$BBCO6O&o1493kStq
zQ$M0zc5MJd9K{;Jsi1K?htL^O<~YXmN*rPz>LT*=F)uff@m^NI_3u2gPG=fH4I?7!
zSAsfOM-w*_?GZzWhem@V1wPU?wcO|Y{45ZQCgbC$^pXG2G6p_0V~Kje=NNgXA5_{Z
zxfTjYZWWhb$V0I*Qn_E6Tw;EkCI*l0H`YQ}UJ7G($p=N5LfxAn?Z!$`x`bt{DLLAa
z-w(RwCsF=;6KnC#HL^tyUSC8O{6pjCO&TNV9;L<F7aL#nA#UxJrNO&e{R<Ii%|%H!
z&6ABD`xw7^m0kT!Exi4GeQl%(ziZqR3|XpFv>!9ERQ{yNrj8f6J7*s2?(zz*EG~^G
zS}8NK8z*&ebs137zNMDT)>Cj~Og(*FiwrS>>Sg>ieTHGF!a8H$9c$Lj5Fz}#ytKiW
za0M`TO3D5Q%=LG=0s3)V>zuTYX`ADM0V9-tR_5dV4}N7h3YI?)m6_fX?x&`(jx{{v
zh*@TpOnzXlJOJ%%x<B>1eOYguUxnPF%Gd(RAj>v9B1gE!6v#PaZ;&F-Y5#B?QIYSR
zqBNqEWTti*YAKVqfLmR{xtHZD!*?hXw(Hxutf(~mg2v!aFq&vJm2b=mB9GH%W*Bu5
zdJzpK^hhLJ**c}HOkVVi4loq!4hH8-Q>4cJ93=2;dft@Yii&1o%nK3xL;GR9mZhpw
zI+5S$?2B%4d0uIYIYv0+w1wgXhB1HS{pi+xgGk+k-VF^Fa;k`<T?4%KQ>-o${MZXy
zoEh4zJTS<YYhvWJV&z!Rhq#=w*|u%EbI!_uRf5FrPd;Y?&xD=AqCN>MLF0Y7vye{c
zdE1!wd8S6C%Gb~>4VBG6<Z)r3NH|28aOkJ?x$cUNdzyT$&^^ld*<{xzJQ^ogMkU*I
z-}A{1**``^+}Thyh=W~N$39#k_B)ucI^D`KTWSvXWSSEwnr{bG=d+z}n~MUQ1DZ#?
zagmfFPAd|Qjl$h5kW8AB4$h03zhW`7-Y@6GvhybwK|0&2ngH+2pM>@juhPB{<}Qw`
z^2ujoGRYoJp$#2V%szKr1POGHcc8;t4(o76e_w3!tSIW>V*dUpqX>9u9-yXlOdYOM
zYj-Sub%Js#y^x_WlmT7{UK04xm9X;3_;4T7SSi}`y}tD>&npljf?e%{9yn9x`NL&q
zu|JWVH<IIJntAKt!i3`bXpYZ&x@3t)TAVwzBZtl__Jbs9w%4sn!>+paX&{Wm0__X)
z+iv_8_dz>YXPAqa9w+VjMxKl0`Z<RbfTZZ_>%m%lWiXCh^BOSitD1O*vp;#5Z1LHh
z>6F}Ml@2U*&%;!?J08s=CjK5Q1Qk6H1I42(b000b!I1%1nw+v0(EQ739D`(-1F52_
z2h0a_ClzCOi)Ae5?HV=-IHt)MYrAjk+lzHQ-YYq!`c|OVwxK5S3kd3w=xatgv#vFz
z)zM;0#LBlKIkkrc;U~k;&@y)~@tQ4FA)64If)_xyWKFZF?fGl{f&b*y#u>zTe5WWb
z;PECiZ0-XrTL;BdHtqgRt@`~v;I88s;_BYi36*vyZbUw-*Spe!_Pew5Y#B1KfIQWl
zR3+`3C0fgK8#*%PQ8lc{AvqFAvgAmKh^X@`zFo21rX5m(dLLpxzQ(1nS$CsOk_I!j
z<$9y@`=P-72aUYyI7)-b_f1!5Da4%=XqF&2c6n|y+`iGl0Qcr)h&eS(P48CV^|gc(
zC++qKYgqX0N9&c_Ptb?_4!YgylEdY808k)NIFtHz+B=8_Rn~v~V?u0&CZ=(5gtEi6
zBoz~JrN4gbnH~XD*+P~#g&O5QJXP{8=`ci0s_n2+7I#G_(#j163BBxOCw<emu|3a-
zhpY<L-6eH{(nF!p@Dwz5kOD?-OB%e5-@kV~eK=#gyoL=&rDiX?U=-&Q4@3tH(o~i%
zB}J6F2PxKw1ly_%4v8shg0pkdWk7oDu?J5t03UW`$d9nIZ`3dQt>L~z(r#Crdz>i_
z!*+#1Yu8s>YoVkzU6E@Nf1O=Nug8S}Cy@ncJ~G5FVu$M&yVRDyJ)H4-o#b>JDG%E@
z32iALwk4y&xAqZUg4@~b5d?F|0;qH{kPPaVYotJrv7qTPmlN}lC^jREOX`HUf;*%a
zUUhR8KnPsuH|0Bwz=e>hZGeu!SDkr#C63q~eD;(z1}xrs@Ij+0B@PAclkk1wX}xMz
z$EX=v7&kwF`V<+8Yf5%KQGzP8$C<b5kM3ib_M|YfOlcFUo>#R@o~Nl-Xn^en9ojv|
zT0yYm$SYJ>Zs@C1T-<gre&U;d1$=rL+o@QHx~Ym31+9a<@K|A+m7|%8VNO}<lCJ?A
zf?e2dw0;>JL8%PSDV955jTUX!2QQQTL-WJ8a>~v$E$6vryXyb8ZFjM6CVV5G?f}?T
zbWfD2w}*H+aB`9grxje5sc{)~?p?_7{4sL7PyH+0QARhDJ$i{1J1hLia14;fU-m*x
z@a^rT*X=gtM4c&gsZ{i-T;PNFc>L{>HKHHOC+Alg&A@Z4JAMTVU<)~{5S70O@=97F
zgB%diA}W|r)XBay;roD17KtO}_@Sfk44o*?;rq&=toIEjZoR+k7R=)HK-sot0{Ilx
zBCJmNJoIFr+})6abW$Nh!I)@x>%D>%(<Ys$KXO1$yvKsZ*?x^vdJlU^(S5y*gTh)j
zB8+}?Z+e`KB~(fqzMC2R@o~TpbWuFtlkIu2>c*x6ngW}g&!e+Cy*Pe2@79>#lm#PI
zar#S|I(slr{ly0yw3Jp`H@q>Vh_r<MXJ+FDZz95ZsP1)?fpj&0Y`qJga7c}h{AN+|
zw_oTlTZtRW79)@DVISdo{xZqp+(tA+EK$!+2voUItnL=*3=kRWA1F}#tP989E!^Fc
zB&f!ha4Mmj?b7a#o&DuG$II-wioBRscfvcRqU~#fonL$!cF&o1Q3-*ouaD(3j81CR
zZR~?;XNkYc(Ggecps>tP>Plh;t8$n_9m9|Dox|-WEuxNdZ{)4|xiafP%*2$pLiQ}z
zGHZ=aGZr~Wcsfo_Z<8WAJpz|ygTd-N_%=p*DuG#3t>**m<%Wo74NCF4zr*bnyE?Ms
zcNuJFe4!%DaAD$PXkCbWX5lC&$L+yd*mdK<>*27-=uSg_#mtQJF9PnV%S(<@WAF9X
zC%j*FpD@>k;VWZovF4+Uxi{x&>ROofFuzAM*lu2bF8XBC#mTd;M*M4LLYe#3hs&ce
zFiongb!Qkp1|m~1;q91N1|;KAt9LT`xt0X{MN+Hh{f^c2*tN+kG?nh#z;SL(Q{^|^
zZQn|v$VTdjIjifc<96>{(9c%nrB%(Jm@-%X#3Tl}egoj3Y89-}W(89Q&t9jeFmB!;
z25hdCt4LBs5E({ww&bm+p9Bu+Gk1TU(v1$LE!yac!EL<kAj3M0l9w@sxb4kq23TKE
zd_loBvWyD3yr1vVHS34C`fHrZWH+p`k<X@jkBdUv3Ef$A!jj`{;kjfxc!^+|VNIQW
zxP4p{)Q&YUDk2G;*Tdt)b6*9{=pjk99~pn`n#l&xyc;>iey)*GM;zsp9{*<CU^^XH
z)H?woo+f{Nki6fdPa9V)vB|b%XNbg}4<q;eg;)<n2jdG77K=-8j7*&ZrN!;Voc<oC
z`yh3v{Cwxmo(qJ4fUwK6K$?rH>|%SfN}LKNY#S8Pz_E<uefSM?#P9Y`65j3id=bYc
zv#w~5iCtZn+S%7Xjb7d6tGEjW)s4YFFWZQ@bms$m<~SzPfhRWH_b3fR#5XXeE<7#f
z#a~LYO+^NVR0zdH`h#0t7)Fi||HKN7ut#YaSd_G^T$)rL(}C4WFddzDK4uTiHZ!Ql
zD<tWmE*;5vu_G``>}gi2*ThI;9`{TC@ehPF31}xQKBO-hBkb+zwA06X-Kwdiq&t5{
z62*G^0m27EB;7w|J|Nxaqr6gTwjSLxnb~qB0Wso7t2(~EL|O`qFA#X-mOCpC=T}Wl
zZ~Lk5z5;wfzuzE0-EjRqiWk%m&-4RyDy`y3ovqyCJrJJM>!<;fJkUYzd@IZP*m;p+
zuDN3#Z-j{|p52yhW|Eez`^dBXJ)W=i;xSP*`$oA>oMu_=Uy+0nFxA(|oU6~%S6wkT
z=g)+p<Nhg)$SCdP?v`t6c=oBVXr1NO<IUjpS67O&fXW*+ji^I5c6ZZ6!4=n<8MLEE
z?ALn?=SPaYEVcZuLyHeFiuvl70*_1(ukP~5ZErHEk;WW{VTkB+W^Lt5-`b@s4l51}
zpxu7{#h1P`K-qp;*I8lOdCw~$0X}Y1nDR5>L7M;<1{rU*swfs&{g%Carykw0(7>m2
z6wk6(Ld%71?CW2!?W{YAL)X{MpG`Y>$7Op>4dIdDCwKXr<pd6U>i$h8a1hvv4hFsq
zh^CH1YYoNy1uWZ;bX1?H(scWr95?hC`fGdiKnGE^CDC4WWB5B**~XUgTK)yXC-r;2
zVb!aOtJ>bpRq?xDJCP&IZjWv(v$T4Y7ZEs~BVl1iv67Fq#`shmGh)oV#7+dd%=$~y
z#`?<mmMGzeuY%vDdN#A3bw|}LI*K=dEnDH9%bdODGvHJt(DP+DNSxh*S=UcgyjEdU
zAtx@XF0l`Vw_&8kQ!M4wrLOFyTAA5tIV!I~jdWfgi#{@&<{~QL!l>&R0K-D4chna9
zM}1+AuQqxDsZ5EBmpYT>790A0x`~hH3B$L%Y=pZt8)LmZ2%1KPrHg)N_n=GAr35tV
zYdz>rreRfX<9Q|ae3UwzboV)44uTG3({1B_p75KZq@(S?&S3wMm8Da=zDRW18rG(s
zm?)~M+5(<wH7aR=IbK2f(xh6-M3;|cy$g9{OAQ^|ONT;xmp%oCOH0!rL+4S!gc~%Z
z^?Npq)u6B;9PMtWt=@;toiU$R$`W!ipw{L#=u%)L$19+M-(~UyA=9%x`gOTxJyA|O
zK_}%#Cxqn)Ui<{_wbF!*XI#aRI(Q)!&|bUwe6UE?kfPVC72&RMVho*p*#Z(pX<?CS
z9d!YBZv&6s&C1(5xoZ2YRuJAyf_rEc#~Q`{${6@3UF2yIJi0DVrAc;@Q(2vq#M}b;
zf`gb@{1@>uxe5QFMUs@nIO2KE9dz$M$+m{AHil(l)QU5LOoojm!EEKh$o`I@$S@Pj
zBikr`u|KY9H;<a?%gm%gl9x>57?H!}*9FT4Vz9D>8T}W}G9&eA?SXx3mr@9`GqWtY
z@U!p@nHCANaGczpuZxP|z;8>F(QePcG@62&3WR`W*9aHw^sDSEK6v+3q3zFC#(M_F
zf%y5!`|*xbx~Rk@{{IyYk0@=cr&6^AlA7ipnttjj8|grm9$cDSb9wGV_<HXbg_lj8
zK?9YKaQM-}xC0;kx_Ky#jg==@{GD~Ds<x`puF~oVduI>gb-!MI|9hbN;%8|IDuP7I
zcgJb>de_}uOj*SA>Ta>pw)JVd>WyBvAPyss^ycUWf6+y(VY+~-kJUM-7xpcdX7>cc
zrKVd)zly`+cWZi{RnDJYHfE51J~+!hA)k91*K?a2i10ir?N1$Bx7G2aqtB=_?CPDS
z<gVrh+NI`vRR-*#r2t0k*F77#Q_cV4SQ`TQ;oFzDb;)@QLM+kpo>y0DeaW_uWT|~#
za&@`WrdY}iZ?Oy>@JDiZLF>Oc`ox3%6Px}5ii)POAg5FX^7-Vg=|JNOA>R4Zo}iN%
z{dpq12DuCYLQntaTM#NO@w81b^ac$K{%Vxm@l)w7n7Zz|0$%rg9o~~jj-YD=+o{1R
zlVprk`FCl<i6Nf^x15Hb7IFg?<)pXf&0eFKck|&@?u?Rhb1V@syYY2DsTt&(I$tLh
zBRFt5yI+|VTL|0!83fwR{=%NV6wYLAVQcP)oIWP~p$HvxV*HeOLSG`xHJ5z0Rw2US
z{Hj4A+rTw&>xIzfR~MEGbwm0pe%;edYsbf=+)@!|KpRl>7Qc##bo-b$2)A=b^GKx+
zoryk;x2Rrm;lRlQVS;1xYnbljLCWAH_^3Gn!01z25O0TMtH%t*uDw2#=9c2gRXc`L
zoBx@zu8wU!YO??rusg;^c}uGhpMt8&&^ggXB66B!aC+C4?Y2JS0|d2OIrwrVO?T?x
z)ADG?rAGTb)6gw`?|bf#c`nW2pty&+*w9d^&NtFW<jtGBZ5*^dz<7MXrRJU^@S72Z
zcGN(+1P$l*Ujuz+Wp=b#F<LEu^OtwIw3j|6i~mF0>pi3$nlPMygb4cFS$V99h}K(3
zP}eu;@KZse?FqFV1{AM$8ta_<_A58|FQ0W>zT<wo)YiJD<e1B_S2RCg$(8J(`yzM1
zDK?SC--E$kl7UF9gF-y_emI0;w?WEoNtSQ!jY7e$p&X4HjGk5foB6Vy?V9QK1hIsR
z9Znn8R0G7xQAWC<*)Hio9Fn4&ny4RiuR5SR!O6#3ymLHkGs5M+GCf{<MV{S2fghJI
zV<9oF^AspvyJcK4M7P|C^J=PDaNiG)GCI?WA0vd@n>umxyeNFPuP#`X8YYkQ=v&aK
zXzMWLf7Vt|8uYo&6QD3BAK+4)7oR0EzlSU;`WawW2eL06jGx42y5#7{+CEFUf99})
zsioO-KW$kTS#<KczuUaNu{I?_?NuirkiwN8#kg0-KO9WT?URAbvfc$h<uz;K*!mH|
zB$1|WkIxLBm$MNT>{j~AMPP~AW7+A>pehV;OHpDO6S0>As~u6~Q>Kv&5$hLSPjF1r
z<d62g1IHHrnW9J5ybGzWO?~uUX1@sdUa-E5j2WOq=ELm@H&~Z$q!l6UoWzx}%mnlL
zy+DflS&HTt`IYv&X&S9HK2UgHD-VA{+pyVT=((FPmABQeg%S!~W_bD)O$=bWNm)Ul
zaz?tyrj_cpHk+(qi~ow6Z6RDl&NaylVfT}EDO8fI`x@(BTqh}yfmI#xY`OfJf+S@*
zm(a(U%gdB()&weo)RSg`{RU$5j*qQAFMTk&$pP0I3Khj}`~&IAEvfO+J7*_uvivBA
zex{0doF_hLZEfM!sP=XifikO`K95rm<h&1cToS+CJCxaw(jHSzS^Uob?#RZ27f7_y
z)HiM;?(JuZ6>g$MHa6>n1!N#x<jyDeq1p04shE^;X13K~A$|UCS0H5Lm|3gUYT?>Q
zUAyT*R5f`P#e4_p{lFg`nYO9b01+&oIGzb)d|1TbdWqGWg@AugE%o^{`~RsHD=>Nb
zX;Uv^BEQiSc;Ur79yvLGb@yQ`*Ntf*Ul$%<ZDxK_`}ADR?fuYInX5apX{Do&oL+py
z@y&~29_ej*`+on2J2JdqJe_0(jk}3jGof7%NjrrDim^pfJ#QG%yEmi^$FQcGsC6Nl
zrDN21WqqMC+vLBSUeJ83GZ@-*Fb4f{z$&i_w`|{~!A7w)$#LBzZeYwne*#=XTDApS
zk-8g?H;E*)bSCY>BNXcGS)TbBpdeXss{%oPP9pViDTq0h-exQdK`=iJ7ti=a=rvbT
zd8pOl{Q_3vToPs#EEa~)xpA44B^wgk9G29{v=17fMbo;C`sjMw6>s63{{$8~eJDia
z$y#t1rY+Hn$Jlp)7i0C1cGP*>I#7*xJeJ+P!+aO2dMw@&v;FMCi8ogZpe)EgyHC5R
zc#1zENmNXEj~rXyEA;YeX?K05fhAK(_SGrZ1F@}p0Mm1r`^`k#TQR>YbLC2*?1sDy
z<c2pQ`~=dh57>fP*8Ht(25-MW;)_11HrVR(M*i7o#;@29G@@uwu`1NlZ(V|`YDe0w
zMCmY8L<#D8XyCJw%<&<Xe~YWJI|LZoT<N+8sgL=-GTNA^HZ)Jlx`3Gk^{cFUl)O3g
zZZRusp^Z;=?F2N2Zd@GYi3YABToIq3jzsQu59)>KjIu!OeY~kGxsR?IHoX`x<^sNc
zm!OLQLrvmv&HsqtkES&-%{DQ^>m@{Sb|tNiBpEdf@gA>@C0vzz*`x&cO$pkEt$uWb
zp%)LDT1Wb&a%QxZc%$8nDI`SdM4;3^cY4ZSm3&1r&P?SuA(n7FC+m`+Zf;L--4alN
z`Eo9t0f$aemA9JBX$k-(VX!e3Ah+HlPl)@^Y3x`#G#67DHI1&FBd-e@n%>)$c#3FW
z1EJBd=#`?g81IkR9~RZ0CS=keEl++s+PE-&^2BEN0MqXLu#L}Gl<k7v!`0V2SlWFI
zUjRX+b}{;DTZj8v3|nQ-Sthaq8x4figb)RnCqf=i+}nMbGg&5t#By>Rl24F{+Uber
zI7CXoTc>JWBrnkLQe>C4!xcWh^Y)iTgJb4DG`8`9(sfJy#JvX0r2(sx7dTd01$Lr^
z2MIJJQvGlHgu28~#BvST1uO$T%t;@bk54?Fg8c(}FC<$&Q86Rg6^2-UmS&hbes{>$
zH4daYvhUa$x9)kz8DHiVw6_b3Hd6$J9xuuqOiMAYZziMb(og`jSK`f=*f`y$bXR5#
z@nM<!X7Rfh;c_#BVq@8&yf3-jL{1L19XeentnGXWwYgU+Q*#*&bD#J%Cnkok>l~b>
zxV++@Cz45Id9Jv+66M|Bx@6Cqf3WbaDCdABgmGl&_=ew$-`^d9Ko8@wF>y*xHpx)6
zozIkWOts0`@T}YkMF3542X8){)NX=!@;tNUaxH%uXYLIvfsKvhvdx5J799zCymto;
zSz2H1)ju@y^Qf!UIz({-td8j=gdJ;B)qO;VMVM`@>~+QEC#i2#t3Mmwrop1%UDgKJ
z4WIOA9*54tItDuusjKtk8kQmV?^D>1T+>?j*?P;tT(__JU8NrQd;?#F?^F@C#}?F(
zXIed%r7swU8<f44^r+33ig>+l<hMS=vAvq`=Yw%+v`z;^G>(S$(r}hm8{Z@>`A|$o
zEJsqf(te9p7ty(z@p-fjgyLgOu^fK)<|sC&Fy9Yo*IVkuevL|<xAg82P&W9X&M%}5
zyum)=4;oC@q661RC8<Np#Nf^DV)VyN@|cp}8%1d3T@SWaG)gA<hTQwvr$vWWlyl$6
z0r8pk=3YT8m*=Cs&a@}hX-mq)GlWMEKh&b7ZaxR9$^tjVs?%ReQE2V~-hL(9n?WH`
zPoEC=L6`sdHN0C`4{~>jhbiazC{Gl;iY7p~GYZmR@*aj-wQiLhobMi~zLvV0BW;hv
z>ESQNM%Dpy>QHElO5m~BS~5RTT!T(|{Pb+6h{qgdklO8L&#eX=X{iai?|MEz9O$nz
zy()ABuffOsT(^A9NUbA29BAaoTHpM8pX+R3%!*)8gW=avoe!ECVEI$Jg}ho6Vf(uc
zcHUKYX4div(NuTjLBS={;N*$k>mN$S2~2m>BkU`GQHWlo@UFK2R(erH$3L`9G2DZ>
z?)zP~Y}!DzSPI%?GCNPjD|7#*UQO%Dn*W~mR1zOhqZ4SY&g}%q`8`9ce6qp<fcE@b
z%*=5q=PMqj?@<T;&<W`are?_Th=9aprBm7SIbC7meX!4^O#g@WiY46WYW3*mMH53M
ziSTKrWg}f}6xT7H-=zvcW7sU-A@tWMR>~5a$rCszxDfXNX%-#K52jd`Yjt=y#z+L4
zQ#60t3yiU@x6Qq{dQ4<GXsAvOZ$Cv*<#W}5$m4=q=J|#u^KZYD|N0Iv3Z2P;--Csi
z<x5b~lSXLkQN<=D?XGk$OKt`Q^8*;>n+_){?``m$$MP|p1dn>-_y0q~7R_Qiv#r*p
zh4DQC+l3^<B?r&srQQ$H(f}%sDmmiYEFu-GlihRLXSD7HfE{jDN!EhL1R$OH?dhbY
zn@k#ik93D;*IqpM3u{<wy{V5U>jpP|nWu(xGp99WH4(J3Q{7t`rTk~tP@}eTrsfdd
zZqut~QG%QC_!l?W1<*HYW8ELPy+SE-ti2|u=MSN-?<rWG&z`A){bH{mGHi5+g8zhL
z{#;Eej;fRK^!oB1VAz>z>|@XhBh^aj2wZaY>1eXw_dt%(H`UYUAOUuS1$u^3%vfeF
zVC%1ue@pwP#JyeK>d}RraK|hR=Q=kny>Rv5yXBr^5ZVERVipxQSk%}x{4Fm7xO1HE
za0HPsTg1euUP-$Y!!w$%N~}g8AUVp5<9Dqo%?#OP4CeyehUMVznGe(Q;By#fb>{V0
zjFrD4LB#ZZ+O?a@hZWE}b)mT*AZFwFT&QzQO%MP7P<Nj3Z2$ke*V1aMrHYyrHEZuZ
zf_|+kY817LS}|(JOi_DN)Jzpc?Gk&h*ju9Zs=Z>5B;WJt?|*KbTj%Ea|Idxw;*m!Z
z@qWL?bv-ZGT;!L)0*9H#JfeesLQ2kFmEBkK6vN_PWQ!b_pX7+uj@ILWU3{S9H~;Gt
zjqo#Fv#uLSvxD(7X`Q7VXR9>O;X~lxwb{=QFi3@;N(YVfWK6+51O6o#P%z!x!}wHp
zXJn^4^YMxojbgYT2F5_>22OFr)Q60rn7QtZxX=~9tr}Dm=TnsIE6FHl=tkWX&u44G
z<HVa)Ri;hCC7HVaLx=APs_`?c>%hG)Z5=)bX!72h&I^BN^N?wA;yyX%W?~12QGWpV
zChRH+whtVmPP>Dtn`*~pl-jDdqh5UbZ-2DrAKiP}7=VYn6l6<lQ713XbTRMc(EIRl
zguc&K9nFZfyW$!7IM8q<Uy-`I>-1Dyh;0Dkg~ph?%V(ypfo{$@KT&Epkpj=&0ZL30
z@JQLml2oosf~`|p|7?fe*ULUX$yQx)5Fj5nI@<Pv`zi)lyd6tq4yMp}>JuM}?q($4
ztqFU(-J*(x;t|?U<a{x$@hcE>Du;0GDFjHe(4LM2^0w3Y3eyllTv4E~GB^4tzfQkV
zGdaNR#OPJo`CMhtxLyMR^O<yj@1&e~$GOY1Q4R$e@;+I-Y1>3Y8v#&}Pz8P|m4C-!
zsC83u3?Gm6?lBV=HlC?n6s)UT(>m%6CCgKz(CotBum+|)TzV{{I9R)Q`7W1%H=mOL
zr18x_)Q9%(LW3#KA_N`sW<6y;YC`ZIci|u7p1U_o<lAK><_l)>&Q?!&j;rr#%m)j{
z8}&|?WuWz%>m0+vY=Jl2ZWvWelw;D*oTC>^wr0Ha*uXYMR9`zZ)m$b3DC+T{dP()-
z(D}{u7BWf&o`g|`fteQ_Q#T>1u!m!Y)>cKQREipf?(RqotC_%bt(Dct2W|WycI}k8
zR*p9Cnv7zGRHHXVxaiE9tLutx2=jZX$Z!GZ_X29t&$#Jwac@xJowO<bF7_042M0RF
zUbJhEXia>5^|e-bd7XCR)Kn@05iO<s*~_>GYYbg%J>>x@sS5uR<N@7XF7U=@-sjnv
zFn$Y(nh(dZtl&D2jplSzuK%kvbK&r#;f-_5@eTA?NuIaKn4uvooXCzLePl>~-Eh(j
z`u_Uc25q@hob<!IAmAR#*d&vM<N;x7K`sf$DD+t0ty2$A4xoE{wMif;H%-11W%+QE
zkfuD@XlRjqj6>EE60IXY`e2X=bVZ4lAokDL(!Br>626%l3ZNOD#7c0fWu$!(suL>(
zFm-C<+nyVFMmFH7ue7$NqXS5cO*IIQ$D24f5`g{4&sedQGEsWS7giA=mXL#H;A=Q_
z8Tw!jI%gCsx6)v1@*mlqKv8NE-Sm^be_DwUR{gb8tXkjuqJU{epG~E=dyKoWuiy!m
zrF<@ANJznh;8bTEj-x|_HOI*p-hE;;Z;}N0hMM}Ds5kHSs*Cq8LOBx%gZf0k5vO`q
z9`7<ML;h51*1Qs|W~GZ=1!s#lvN^i@yW%O21iH`&$>a>}P#HI3hwqP;=#pkTO<|)8
zWi4HP)r$GRLVfP%X4r3M8P3&c-ToUH11{OMFNA;~x#_JIMZC277+-CSXyWI@og~0g
z&y28I*`-DJmB@WR=v{s2clEmKO#5BG*&XDn#7g#b-CF3<s#-a*`q$Nl5n;HHh}Csf
z={uncz?@Jv`Xul~>j>B1FJ$<c1K;qM?O@N`C`?Erxdrj=AO)|ysEp10lO5aSjvmqh
zx_-q{0iSLC(~=O|;#pHb_n8Dh<N@lClgXF8fdjF=xAjcRQ7`*<jas>Y%^2G>FFG`C
zN51Xga2an{TFP+j>o*yPrZCE!H9Ya>Eq~c-b?gkg;|4sha@62>c`LGHW<FRU%sK&d
zp$RK+fNC`NBe-=ZRy$qeJ+%Y^i?|7C-q$Q|M0?QjLmQX&T3<|;Ayv!&XyXs?;MZ>l
zLpGt@npP;1{#A}KA?2<sSs+SBuIU*{_`J#3FXUkONfPX^Y??6*$RvS0uESPkEH3*2
z)J1$)O0X}BL5UEd#S>Tx4_`l*&?eVhc&%j7eHOyHK+Zljj-dDgC%^QWIZV=Lj9C7_
zJ+%+Q6*m<pWVn0!&$s(`jaxZ!D--2f>;ZBVaGg)xuv63b9umc`UEICp<!sW*=Qi2O
zh`#yd7ir<8Gx~p}mmPe|cBA7Uy$3M!ikGX~%)@TG)d{LQtK49O;y1XTYYGvYjJE~_
zJc32MDQk-r4We6N^hytmKOq|reJOa-OabB0bqZjn*kV<(0E@szDxg>&w2|r2i1X<d
z16-%%4}6*{EE%|aNOo(lHrRs?kMsrMI2tflM9bX^fe^j`4Ldt;$on$Gg`5P<B>2Zt
zaA&prFc|LWQC8+@Nz%9vNHdytUxut}VsMI8x2p|LX6u@5Pj)A?rsjJdZq7Hq+B{>g
zRK7nKr}ZuW>*C&=_QoZb_SD=`F=MCd3``=_2}|8{!{4nT@U(NZmDKM*H|T1$7z$CH
zs_-Z?ntdd9{9Z;CLmBkdCz^RJ%j%#S1rNn?m)grQPaIY#6-3lE#JxPvEJ|2@tU8zd
z8_UfpG8r-P8?FqkJvNo@xbV%V7$n)YYYZY6)D@bmPsyE^x=&;y<kRln<pG9IUxSLa
zQP(5kMcW1yTt;R}Y&B)%w>qU(qLS{7-0xMW7=3WU)-XY-t)%+@%zFQSLjd@pyPg+;
zqyIEcWvbRqpV2Gd7-g24201lyeoI~WwYvIFpFYf{gIV$(2VY(X1PEz!g~G|5T>N=`
zO4P_^l`<DbA}I}wII>-=oE1}a))TZ_&1kj5XbnG+*;l+pB=0lQ1Z%d{>yI|BVYvrN
zCS{lxVWD|3#|FNEg;<A#csg8e8Eh4jZyFQC)}*XeYyh0jHWggsfS;oP;yPlPV!eg~
zZ11QFr^^dRwj)%cmjSzEh7fEK=z;c9R^<JcH(DM@_4az#RBSk2PR#8sa-yD-d{%FG
z0CWt7Ko;$Ls*dyhe+hQWOOQ&|XqE<s%o26`e*B4u8hlFBoz(4ed)HXWlvb{bm}b<x
z%tKC+(X%(%L-Iy5({ayr>gN@pCpNi~t-gG)<uC6KWNTcy1?IA3j7Q2o=rajS(q^*}
zJ<1vc1%k^sh#9|F5f*(5rY;_qj@kBCero;@YPnWyXj^L;prf;Pn&?m%%!lt<9cEt6
z;_=pgqV?mzp?lo~D_6@6G(yxSe(H4a&HLrPC@ntd`j&PO&02vC!raH;;&995auvNN
zCx9yRC2IU~E9RjytFKqFzl{GrVYk<BA`-&`f(tc0*cKn;<!YmCukHe$pbwEamn+)C
z0>1kWe^<`A&<BVyvcC`{yJ)U`4_u5d%9wG3=>>;|n}*f|KHrX@+q<fP7aVPxQ*pk2
zj41{EDoQJdOItZCwQKCd93aCDK#S`hn_{*U>tS~9`I&LFJAk=)Y9Q#BWNAr^JH6xn
zA)4{BSabNx`9n-UpcVkaH4Y<rPyQv~8y_Kd)A>LQ+_~;1o0=&TP$pW0bfz3y-#}pb
z!iDoIY;B-M-9klzY&dHT1F&;JhX@FF*XZmX?~hS4|8L>I$KOVfWo_9Ar^Ew0g2kte
z#PDhjN2Kh8zQisLO+~S|7B^J9ylQ$D9SDQ{7!BI3b_6CYN+?>JhXG)txueJCm#<DQ
z&2grK^!gW1xK)4#6eaU>kel0<%QeRPyOe+>06MHP<%{SwCxHe(k170pAQ*qprwhJ%
z+TbZ;3o7$4BXtoAP#kZdeo9ROR9CM4<JY}hIo)|o*}nnY;BW)1_$>cXvX(OKsI0?k
z`AhK%%Kqg{-uX<wZQUcgv7oCw9q8Q^Cx5HFfu)Zo-)muwe-UMcGw_;A6~l1C3ku@}
z{$(@a>qZn+K0te5=+DMfzTZ<A)@VV62PiwBeoX2$)df}#j3*xC$8Q@M0G-^CP3p3{
zi>C}ozJnpKU<cj(RUbs}Fcfm(_KMvM9EyhG?)|KV0l!uTlFn_Y%kr~U1#US-qY?g>
zDlIXTL|NyBdutWMXGK#v!TH1z>-t4Q^O&zoB}i9**q!iNt61QN*2W`?N{QVVeSBl9
zSL`>FBehy6%}su6{P;wrrt9u2@T0I{*xi9DXx?kmuE8YF(5pSbIt2g~qQAz7KT%vG
zjSVBNBF^wE9d+@fEK;@hbUkB06~?@Od|CMRZM&}9@r!e-`oNeMH!rueRzKN{`%8KU
zdmD*10E8#NsLp8=(m7-kZ&-6E2j?{Riire&vH4NY=>4fI)7c2Eo#+mL@RvQ#Vt=*;
zXEMH+oNj!*aravF0SHH0`P-L{-O}@!<n>q~&9EtA!jq)`o#WntGnpbwES&g=s){=3
z>{xu%nr98%<0GXA5Ro343+?nH&bfDB+l(~hg@+WQcJp3Ds^C+5Y{|no_=@Se(VZ+g
zx}-^6^y$oNZ*@*cz{M@MnEWRpw9?9wdk_huOXV>_w)2uAa;%_y0{=!gd?G2SHpH%T
zoUgSDaHuc>*IeL(_6$=8^q$l-E_d|67K*IbQF6?NbfK0on=4-u!<CzxleEUYq9!rK
z(FpEm?^=<J*^ZM+lz2yd*FzUUs$;|8-?Y8%v(ba!j1_D1@*SkmpPMDwv#s1cS>*ys
z?tQmmA|@3MLSA=W>17ayc<zGt@3d4$P4hYaiHMH=`kf^&j0@>?w_WSmtzzfqmnFN5
z1Z{pTuXf&*RjjV}sq`}o%psiyB({g$<;c=pqH2~zTi+EvR#h7v<oKIk8bJ4XA!^cX
z<p`DL3|oD_nk`D^SsSMwa`lP&>|4hQ$@>!%h*2_WU!*hHs=BCq+P!ftR+laoDwp=v
z@4InO{M+wZ#e7K5pF6&y<=F*`Mo`~Ho1CXgkljd|7c6c;0{3(X2u=^*<@Gj}n)BtP
z(g7py$$~6Z6)ee}Hlt#9pqRM(PUzUlg*~<<^&e&PX~rs+<(QLUi5^3Gh*jyh=&-T=
z^l)o#(ZW1Qrq2oqYfsolY%nG(V9$WN`H+S~a>M~2<i;zyAh(`%uiPqGZr}<$P_p|t
zAYQ+vR>ntI2KpcQ*q0==$R_yvOPiDZS*7ezbGcbst?4v4s(EQGE^(#e2~_-*SRHuQ
z``WAEUc>!b4NGHkPqvaS(mzY=zw>7bj%mu(r5Wlpj-pQX1Bu7slAI*%OK;u42^C;m
zE@E3mlIJWe-loE(d`2vravYrO?)1TVlJ@?ZM9$e*Lf3P7LayHCfv5>7X8#f;N`0&U
zDUtxWvF6CKgU!&OM+~8=EC~ud-f+?a0FT?Vz&5%JoTo<3=hA(Md+(d;roW?fpyMNX
z43>g!J<6Liaw{BOx|f=Ir{$w7&Gii}(KmfD;M*!^KR#PwEf6Pokg4l1VgNizY<ui*
z)kgD$6vlPkgsg3II4X=-A!JoNegXVhUcz2oX`me&)}ju(z#aqYy5BKE=^pW<rq&<!
zX7BC~0jVl^4>n#U9-6-0U_W{a=kSAU=Z#k9JA&U#4+@LzrC#eF`BJbI1xfbza_1r8
zN7y9E+Nr9n(<eQ6K?7m98`-OE58#GZ?-rZ45e?o4Hf4_BYq883bpZeTZP`}VUiDc!
z^Ot3Bte=i}5$)*hpM5F{-vML)5_zZ3@$Bq6nMS$Q-`rafQU->o?Pj`Ghg~si+kGj=
zdB0ww5a2FC3zZ~~D$M8^8&m$C!@k7f(^jN0z!u;%KQhj*cck#N$LjLwd*bL*8!!4t
z11zBPcfs(nj5*Z#f<NEU9+DOT*ibp@N6>_4<x(Ryb<JTPMlQ2WVT2hU4Pt|}7VFaz
zMW~Y%=V|71*Jvb*)JDtw09b79V`#O(+ZDz?1@gr7h6kYQ$E8%)7M|M%)Keq9o59X^
z>Y_b-Xo6@PmE2&BL$`pFyG(hZ%%z-n!6!-uh^vMl{V*OHn^$3mryEMa6-gnsNV_U%
zn?84^n%hJ<7-;+?a5OqMN&#Qou_4Bbcj^sg%=4PR&Y%VJV2#6n6Z1%+NLD}H{Xc;4
zFIDKD#7a-O&mOsZW2m*m_kPCx%dX*(ziF&;bwf-k_s=WB&XGxuXX2VIPk{i(=|_5)
zQwVj8XFPwzdcBXq*5*eX&D&uDTwyz&y>?Vk6fqlrVUmknVf!Z=J%8V@W4v4=wd{jO
zsX~}Xn&dVD=n36>QkOnplq+sm^i$3MZ1y6Z!3n;jk@3Aozg)B7FXJ5tV=f>rAGJzE
zRJHK38TJm3w%$KPZ3cbij~3~%ir7f&bIJddi=(SFICPKkecQxoggRJU6?&<}<jGQ{
za}WR4$(@;^nmGj+hOUw37ZX=eGOaDvHh;L?v07#%aYV7tXE6D&CwxoEYI&U6RhBfo
zvz+mn*<8$EVW0ek;xC|j4Xcb_T>G2)w|FP`U9*}^BuV2dBVw-n6>I&M@b)Pb{yv6i
zx51<2YaSlE!)!iW$)&fNlZO}w#ixzHRa%L`4wLU$uYZy80D2KBmCpLqIpb=8X6Xk!
zcMCl$ykEm>b~9Ap{K2LFjua}{5>+BYI?R~{ZeF~-N6bpRZtY2xxzZxu^#&q#j@eDS
zFc7ET5C6SSMc&-QrNHNo{m1rhwa!FeEkfo@Z#_<BMT?LSzG<rNVD_}y>fD^nWI+JW
zz1tOYQ);0D)MfUpgm|_LzEG>J@mcPAU~MnSj%bD}Iz}+p)=xEa+dA1g$@UD1yCpJc
zS7(<;juQTOgZH@fCt0PX@Naaj(K<A3YzGQSC5PF|YLh7}xUBTLpwCW+c1#&>NTB-o
z6Ez_*6dUTQJ1R2T=)<TC?jAD4+a&3nQrK;celFW@n8K=kpSvy<q7TC+kYA(V5xg?|
z&w3E3ydsCRUs_J|MTj6v1En{g4lGqU-j6<m1ow~nE}*osSB4)fyI0vDTrN@-fj@?F
z6oU+q{-g3^C+8X9H+MG-L(2Ok&GdNbA8)l{#nX}~Npo!FeTFUPE+<w|dQQ^n6FgLg
z&&G_Ne-!==m${jCxmS_NR|3g#_P81&(<#{iD7Ef>ny#a3I^Qa641}f0XfDIe!j0Ri
zoNTVjR<g&bKD>B9*wNm8TCSs(quZ))<KA!iTk;x(jOh<B;?DZu?BujDS`6fC7CCfo
zA|!tE-m3lGwz45?pK(^)v0zvI;v()J0F9%Lq7WZEI|tyqVmQcN{)wlHETFmcS@SeU
zJH6kOG=oV&K5mKl{Y${Lh#t)@v@<YC^?OMHI?wYq#}V*ac&^o<>YQN#%X8Gk?5JbI
z_+O2A{P^J0##~m@qrMyEkX1jKfL+mg?L*3+P%Mc7zpY?x18@p$Wt)IpgTX1DV6t8y
zq$uFa8g=UAoYhpbBk^u+1BZ#=!W4s^=pog!SS?ybCX8lLL|YRi9E!p9vW8rd8?I%M
z!sxbSOj<vTz$L)Dr#IgJJJm8M&Nr$kwnbx~`=XT!{eDOLTYWEZNPYg7U|qp58dWF5
zcGK@kFXLaQFZ|H&8<3DeQwmxIXhuazXP_kd=MDQttpZnw?Q+T(Q{=Nz#$UY*_<WRd
zfV3|P83FTwe4l^lf6kSDq2hsD&pRocQrq%_?Ok|pKsD99c3q(Du*RJ>wCMIl#X2;;
z!&?AbJqU9zl=d7Vv*+3Sx;>OSCgzL%IzmFY0<Uh__>CxeiR&vQ#G#n}B@i@23hk2n
zYaWFzW`Ee+=B2`=VCTF8vQ!fXX_ql+btLt{lE^!$%>$U4^cL~ls}ta!zZ3d@>(Bom
z{tRS#>BdRjm0@z>``IWgH^5nxyI=e5gJE}kl6HzFWxRxIuL3c_WA5sshplF<6f$b`
z{C`4l+yi*3{v!TxXD82+!MUatAKrPL1=eLPh!`qvRV+opZavY~!ZpeJ$t{^{{?LtM
z&l`5YPZk6|EC-i~u(YBqPFfdk(Z1V{BHwLzm2r8n^4jfJEwr!WtfIQ&lktq<Dc1mu
z(EK^Haq6$>8bQeTb}I6$D*^m!uS<v>A>x5L!IG3Bvk)!AHM^JLiok}m+$6dF++n+!
zCB0^e+=%g){e}`FrV)I6w;_#|qq6*Kp5&uvKAZ4Y+cFd<!=<w)k*7^TA@lzUqTe|7
zIzN{zk8XeR^Ri1L_DIKGsmZpn?{8yKyz{xPYD8>4#xhxAi!?ArbihZbpPZqD>iV&(
z_DA0n{a4;93P-pLXp=@{+>@1@h1Mh%fPE*mvGA%&zun@a!mdG$aq2G=kMoz9E+JJZ
zV7Etn{T5C=iwp0eYx(t}+uQBVwX+0{OK#j?@(@QF+>I+);VY*0lhvffY?X(S?cDiz
zb*G*wkZSglycN9yr=H0=v8ZDrySDuc2Fx{}YGRFT#@Q?Uu90+(i%0qdD0TuXE0G&}
zA?d`&FM+22dHDyalOR+6i11k%-j&SUV13#$!!v^Xf=|G}Ik=%f{|wneo*-IuG$S|N
zw)R@xv(WV6#-?VSo0eNKFw=YFj{LJ5gM(BwOu8Tz$mH=um5ogq^gd1tR-u{B>^8I#
z$mhV6ThnOgslEhi7k!qiPKcD7o*@fgWKvr2b8#swEc-L1od90o@ZQ!kf3S7lyc5VX
zITcrIOPNM|(r%85gIt9I4K@S*Lg!cG4qwfUePDr=-d{ei)-u_WdfD&uhDko+>Eyp;
zpvFf!;0GPww=Tp%v$Hj-NplLZscZM<BAiJ))8ZY{Iv82TEiszePK8j13G`^%-o`sy
zpZr@LX6yWt9jgT=ZrfwN=GQwuzZ53~RHv#L2ZXd%OnZx0Ox+Et#%!x5oY%qckMrf;
zy$SvBQOKCUweINWg_#_NNNDg*DQec2g_7GA!T?3m^wHw%Gs+7BilNH0*9YeZenEb$
zI>G};E-S@6qO~I5rdPQ87xK_2*97#sQzEf4u*dZ+ie32I4WdkASYb$f?PYqo)&-B_
zLiJ?>;c2;ynBh9k{#`r`lFC1cee2YPd=YBNJ#(-*0sJpIGsP(hoATHVRuZVb(bQb@
z+07VY<gKkGyb<nd6s?sKNfg<?YG672Nq2Qp10tO#a6h+a;+V=Gf}K948qJZ~#E9e(
zp>jDPxj+rH;HF-ma+pK^!ISq{V<|zovN9#<v{sLcD=0!#+UMX$`um1N%6=9xJwc@I
zcGM>IAus^5_TE+dD0!oVXudk*{X5Psop4o)6}Q~6*<ESrJQFjD5+DB%8-5aFAepy7
zFKg7hWkJKCCj2*RlKaO|+qFt4Ac~5qssq$$IQK+17>6jbUbf+9;Z(Y_5r((28bey>
zocAZ}&lrI;F;ielPV*UiU9&UcZkdOaslubt=^RlGz|zQGDG!RZr}lKCs}}cX_8-hv
z9{!~?9NQU`v-3mYx|jQYChNnP0El}>64zzLtA);fiOBeB|H4y;o|K1fHI4#rQjn8T
zDS?)a<gPi>&EX?Qx}-mr-ss3S&j71CI;zlJ95+mX(JQE8u9kGhvQhgW=_fGR(0KCu
zkuyiI^)XiWhcgrRP?cB!{U4TN_Fw$W0`vX!4}}C@UNY#V3X8U^3v(<+PG5Ti@-l!G
z{mB?wr>D0nR_{Yi7+dNMgj%HKhqaP>PM<V`S8n3+6-1jTc9N<<mwVBMJejVhgvsFG
zgflVkb<hn21S;h?DfhXOlpx%F#WZ+Lv^r=u=`0-2zQIZMEG0;kvD%Rbk$DrC^ZNL|
zRK0p%5(3S>ZEhRqh}>#c5FN$hS-oMptnWupMDSzd!SfFv%uSr|ha&1v24tI;eVuF+
zVaH6R7C@K~Iy5|!z0gKkX*ebiqqP{1l43)2I16`rD<Zoy-cB;`hzmBkZ*_rxH~^Wx
zMqS->*%b@G`(^}4(Ok_MH6?rsx*2nqQ9u24-QDs?d>FjtudfpGKvNkbFmi3KU5<T5
z+OcvKcCgfR{7uCM8SdG&KH1A*4|2dNBMf{`A!jb%QpG?c&kZFxDqMVv2oD@Dx%A8_
z?KAtx2ZcJ3xU?&>t=?Z8q2Du97e4Ov7&106&>0)peTY+%u(ntZnRho@6p6LO=oeSt
z7Rz4O&KYt8D^sFk48}TT7?q__e}11dKet34cKC?Ej-CRR9D#oc$}GhI?`O8-OdwFd
zUN=88qP1xJ8+x(Jg#DS55&6uv-LH)UDL7ZnU^3VLR92O~tsp@55iUC}&C|VTC(&N)
zUjo}%^n@CN<?ZelP7}A&=at28-*4~OHV0uvfxMl#ns;>;Bwt>hI+JZppTfH#8s^%U
zwyX3YQqX0(x-E}Gka$foN_ASXiU)J}mcW)r@|ntAHoxAf#qf?V+Dfh&|0DJTK>Yzy
z_J7{cREt1~Xei>(|5*6hTd0?)F>?wjFnE7Fc%Ri7IQ(?N_YN0<=vJy5jSEwPry614
zKXe#CVZlSJoB2;=E!bv?S7tDxuyM9li}Iu|((YNbj4}HkQge6d%?I7re?(Z&h}V`2
zNG)Md(A`$k%QmNTEznLq4TaPoGGO4otgKo^A)OZZB_gx@EeM<n*#vI0^F@Q`{U0RV
z=Mldz^j!fnUY7JlWDb)5=wAZJWiY*aQk|fdqx>1vR36(`Zlg&?b6N%`Ho?VrH<}I#
z%srcT)UqIqnbvR^-uEool`r(rZH5xUza*aRn-0wP^1HO13JccFBpTHCwD$jeXTsS5
z>;<iAQJ@urQW^fT9fo(?;*%Vf&mCb)hR9uGZGZ5zWtW4vlubqpY~o;C6?=>0G%rI|
z!R$gA6jRny5p@RDJt&yZ4b030xct<_i!I_kMh4;RD8?IY4AUbKS7{YnhvO%UM#1e_
z51-s8UaSIQf&4&c`ckd=i`4^_oLEYV>j~X4NjfiycG3gxd`wTl@L{BN#>9Oa@sAy@
z5o<h}mkBvJ>(eJ|-1H_e>q~RxT9$+6zR9)?<n`ObCs1^^eZkg=(auE2vp*%$1&yrl
z-+l0CpS{)oK!T%1{YxfyiXq~tqSNTqw`HYy;-GBrV2=Y~&#oA<`7*vG<l<Ag50-+e
zB(VgVtW@36@z0l$wIg|zT^%T)X{!t4miyA8$q3^%ixq1@7|ot+AR>GfVqSF_u7}uq
z-;^Xnc5V{C{g1_b=?w*kRfQk_!>$#>?(5dP;&(=i0whij%*<+UC{6@9?8&b^OM^-;
z%_hN?N0nLeYpu=Rqf>muI}SMs4;P<ch#tEC$%G`1YLxfEPVLG)mUEEX!zT7f3pXju
zTGOrt_?M$cwuqP5xt;Neg;6;GNHv;nrr<&Q7R>+ZD&i6*X5nOgEzc5ELo>>_QSX@b
zkmAskG)x9Co<O5!PJX>`M(2dG>4C3Brt6jNtL?c@2n&Dsn&g+^e5k8%6*(7jsq31!
zZD1X_<em?>ECsrxOV23aA5y{i$#+tw9o5r&&M9&4vssB{r>k+?1~28jLuFJ*_r4hW
z0aeeJ=QuXe(Ox$K*+xCSBFAY=%g<RT(lGQRrP(WkEtAA+a{beeO~8N|64T-C;znG{
z8Ur7m$j03F-tG5j06}W%>if>@(!fO`qxS=k(Pnk)=^mR*FtoTDI4R>ZZtnU~dAMwR
z=EnXkd@gSBbgZElmPWZMma|dIw54{^Oy<0>@3L;*sX7TNwW%~*2ViwBTbG%g8GA2F
z`S0{y-+uEKvTR67>h~aG``gT-3P++TS;Q^4+7S*-gvbqwlSXpK<A}=K+m|tmjgrXh
z<&vk!>*#H((Z54IJ%@A;2ColG;e|sej_N*UKncKOReYQdP}1(Wl}j-q#-OBIMweY`
zi4pDfN|L8mHTbY!qM2URQ|0@H1n<)UfD;fo@c44?iIGXe>iZ4***oo<0ja&<19j##
z{1u7eGw9k$dGOZN;)5z@5@RzB>M^0-wJTBg11ScKk&30769)wHwVdJ)^s9tirl!hq
z8JJEn0b2N0^@v5BZ#ypY-7oOzbHn8mylCB;%plC(Ly}rd?3i#zp9$EEFuqi4gW9z(
z#G3=5f5d^u_=BaE;glf<S>pj4(9bgW{7uQS_<NeX%~}QO9P`wIVMq_w+hofc?59Ks
zVak=JK+kdL+(lh2^*;oBj!sJ~4SF*$J<*^53Zo?xd6i+xn9s1r8Sp?IVozg5i*)`%
zDQ66RVGhNy7Q5&qjX6gUwbG$iWVM+Z2+@xJNzxms9MSYe{Ywy{iBminZ!j+5j_5mM
z7IOv8J!TZi8b^YimND@^BDe4D8t1TSv&DsbNIo(ANdaGtQ_;c^@mie91g12&`5)dj
ztaU?OR4Z$JvsNVDDAQ<BV7Y&F%78)#&+tcy{BgTI$e)CqRj9<r8eU#-Af#q(f;S`+
z62^a3N^YsJT)jaBYj#EqId5U5j#MTZL9|7g8b=Fb>w|^&zTWh(6dsf4Vc$It?~(f6
zEAYeH^I0X5<tnPpUv3gOgtY+0P1?!JQ__gFGcs-VoC2gD?KP?Ogy^p0I{n+Mhp;EF
z08z{m&vfuh+i%#CZ$~~$r7b1m*nqiF09<+7?kgEEx^N~)k;$4gj{e5H9CHDTH>k<P
z0;CQRJzvP+p4zm4(&z<|ukEC0T^X5lmlOl`S&nDbITx@j_=3<<V9Anv2A2AL)Ukvs
zaq1T~91c483N%XArQYjSpaO?W+0M%}Eqxj_>&N0Zzix-0TK!X7pO|g?5rzIZ0{7)G
zAeQautEhR7_=P&XiI$$h;^gpPKI?e{e;sxj>&ME<KE$FJ>xl7z@k;5G2$yy=8b<2!
zX!COo<dd6qO$^0B8~;hUiOvp0UBznIfqSM^#Q2?^e(N*S2O~FXQzE7YZzq$Ky;ThJ
z8q_oOV^TS8@pTce#JMNk&cMu`3<v*D(CPuNfz0yKXO$$DyXTtm^W#OMZuUvEChA_;
z+UxpMiNHx#$966o>yL@S?>>2QRj?b+LWV>R9~)m9_xKj61J-ZjS#^<*4(QYg)3RxF
zwhXGyz=iJipsT&R>pg3}?!coL4?+W!rjXnvp88y{2Y^ekjjU}}=K13t9cK7NzeI)f
z<uGY5%LG5-bSk^H*_AC_o=jOf`nKQsvtjQ*g5=>b8^Co&R0_T=j2G?j_pCi>Cbt4(
z6g)~Ug&xD+a2uJE3(cI+V3k(ps7KOPp!pVV6#;I?S=T8h56~FfSkYK<lZN0idsOM%
zhZCp0aoUS-AJxS)17Sud)+;xz!ybVWxIKW9!HO%?{FHnU{Ra*ZX-%jFA8jeXR%2as
zSj{2S6Tx!3nlspH04Dc3ZaCFat9U06@gQI&X5G8Eo-hjrpQzPVw`53fS*=*KUu0}B
zi!Y1-#JC8CUmVA`8-B>drQ;w!TJE~sws-sZnmV})E<Z?5hW2!S4V0Hg+NQUDvFjLc
z$QY;<lY!f3Wxm0Xi0N*k&1wK%s*aY>RM=?b=3jzR=*6sO`pvL`lnsDJ|JS6Q+BVKx
z(4)9@xM=Qm%lkwVzsCx|ZoTw2h|!@u?@x|WmMspUkN;7BdV|B5B769k%<RP5H}^AS
zYd&As>l9u+@Y6aZE)BFX{|xgN%@oqKowS(?T9kPOK7Ft$>$}#f;bBe&4C7oTzq49;
zLHt2#k8=S5`R=W*+XlG|fuicGY<tQf#33QOrl1h8pInL4<mjZcE@Of25a71mq&!>5
z(g!Tz>-X0lu^H2|XFJWwiuE7E*hT(SuC}bf9lc}%>>l3V(@=A#4fBo-A}!U6@nxWk
ztxAsj^4w&rnf7KkTY1!3X$1bU{sOT00|`u$S>ixavMKQ=Q-hvso&HXBfuKlm=W;Hv
z*5G{m-7B^i^)e)J{-cBbn%^_===khBsPneZl7*!W0Mn9u21_)mSk_m@@FLnIfDFK@
zxMSrvfu&r2=fYU&N!Fe7v=jM&5N3cuq%R&`-r7}Rf1wi3{)d$VyZ}%K6;WUxEw>8p
z=R}WHC=0^PQ_C;o(0gXjr}kA;oj=6NKTC<AQcxpWV_mJ$Qlygt6Jz&(&RGFTdIDJ8
zC-J!3mBtk;qSedF$S9A?d<nI6vHepZ-td~rdLWE5UF+>~2r9|9(k^06_O6QPn7!4=
zQ7Yp8E@kZn_nr_?1X+}_lf=JTJSy=?ggkBf<t%dbDjwRG_Ah~bMtaNL)E`P&v5)3;
zI6IW}8M_&x7A_NMqI-QaUv#_mZ<b5nr<A~Z4wu|sj<K3(gfo&!-!PsK0blme$cs0?
zO6v~ytOdH!#xP#IldfA*GI(`yJwRX!W?-~=!8iX=rJ+0oz(T|u)q#)aG!mBMeh4MO
zSVcz!khBsdTH3}6+F{W4!}jtJ6FKj28Cl6qYxlWi{9Y(>`$f6mn8$h99xksP>-nn<
z#}<!$pWC89Llnq3&D-4idXV|!n=m5A)m)Ao!7JS_>*uRsy@?HLc2m&8H&DzkAB_RB
zbJp7m*8;^CKKNUn44Ja>jM6;C@#co13aib++v0?HWBa3%gHOGH6wdJI>I5sgs_vLo
zN^Vj#dcpR<?^;@4W6NA$@5rgMV>O#|eO1^kV*PaXuPmdqWCmFD*nQ|r;&{;xe+kg!
zBo>lBc&;RdSo`TC<0$!~Ma5ndrCM>V{T1MiMV0)H<jy0LJQr>HktiPO86j1p)8Qex
z1)yb73WhS9ZF18sD{nr~wbTmOO#VSmivj+Jn&C&0ys!E4>LwC3=~Ak)9^yT|N?eGT
zc!@Xb_z&)KR|=nJzF>gs>m85cWnv9HLeAktklLjlqVo$2tGZzTY(LhcGi@+@bRHtG
z{(aaHw#?rK`trRFd*_?OMb+*bl|oaR@|taJR=Ylpoq^r{H4YnMRBk`3Xu|+B5LN{Z
z(X4lV${n%L8g%T?if}*~_3T%Fe4h<$KUx9*Ze#qV0zZ>9!s(^zr2M|CSHZsoZ2e_q
zPqr87qYW|u+J3oBef^xYQsL~n{{W4EH<NqT>7j;(iGS&`p7Yt-6l%;mtpiOiT#<ff
zM=Itdk~|3aMn7U2%V`4}^Otq^>dISMWB~nSB0MW|0`;KD?0@oQ|JXKi1i)$E#ZZy;
zLXEZ?l3<TE-$G_R#}Q$zqmAlfajg1j({9i%1CPpPjQ(^*uqcH7tFtFbHuoz*p~lR?
z9z_B73%yhvH@^->uA%sYiznoF^34w&%0Sw7Y{?Uyq3-G@TJET@{GQx-h!H4k58+og
z?YU{sno@8h2X`>Hvq~UrAi%`An#~=>ooLh_rDPd_XYu_`tO@+HQR(+t+a&grCt6)F
zs=TgNA0;Vf+ON*Ig2;BlT43iM%_He0MpZz@w~SB_{(KpBddpBh`eTzww82;jCZt=x
zq;TFY^_qHa^=LGzOqA2HGflmS4UuzT@hAGs)y??NY>`3mt%?k+?#jMyXX8F9w!#RP
ztW!I;(Y3*o>HWg<3Yh8W6NfCeT%1>B?@!F$|CaXQvPSIWcESBx@f?T5>~>(BuBbvI
zDT6U}`TsB$DDmM%n%DV-R9R8=6i1X~Id5}qe1FQ6Fgxnc$021h76x?h*;#xD0=&OO
z_M_I~Mq=9ekiWU?2HSGsR=Y4mi+sIo6C^w(M?cte3O*1&0j<1)Q|$+iFY`JP^apk4
z#eI?h_hqE5tT%}kvv5Q{cNwzymmt;&+6ho&I3jpmlX*)+RT^H#Pw6LkSwa@%{$U{%
zo@fm4_sMy3G{5#U;Kv;JpuagV$v|vJW?{)A-e|ivx`IG}g?;o5aiIbiXqU=Y%VWqF
zW;#B^*@1lRtMk;-HzrC)EHOvGcYHjY5FV)E)Q}w)*PR)E%OTM{({GCdOKbh|dcXWb
z{V8)Jj3kIXc2(W^K7{-QXrHyJ7Iv707Fd~z+1z>b+M59mcsU3l)<J0St1T>#4356L
z7QR^ZWKDK0o&H|}g#{CgqzNMc(7i`iuI7T?*H06$!u^QETnA|ylS*ZcEyotZ3%un7
zLH0+W&-{1qt8Ua<;dj@``p{$}KG$d$PHOXe%+3`bN)nN8)tCVzYmJsihd(bvd9;_K
zryqSe*j-8;dBX$lEW~^$s=|nsIK}W7=rCOqO90#SJ7EVBvOr3aoYNwU-zWF;ue=8U
zc8(HYC}sv8B~1dX1%@jY+SStSv`3I)qj^4sFuerwnG!-ASFUWO#yvlq@FL!4!*JTp
z+EyOab2Caa^}4!&zkRTwe~2k{+?UqsN8^r}nbP+C&juCK0S|0Yxwl*c)>kLGS)oJ-
zmFad~heE&TrpbQ?rUG_vuO=|vx6wV<-P!@82vq~n0*@>3R6oB740|xjT%FaIH<FY{
z+t+Whc76i{?(GvWa^vp-tkG}+NJ8-ay2iRj!kO?Gd^uvMSd!qj<nn4Gj0hyP)U6+$
zD3;FsNejAQ4f-zX))msfCd&D{($8eu-#ZQSu#U-gU;Cw7fH3Q;zy7Ni0tzxWp5-Au
zEJKw?xQS2y%=+d5Yu3cct6L^pGHZ!Dcl5jzQ}>#H9EI{c$j9(U4@=ks9wfjD?Ebf;
z{JD93olYprq$|s5k7Zc@T7gHPsGM`jBQ)W@ekGvHvqOU~k3_%`QVb_TpS&$VzH>)n
zWKlf8H~aTD$pcnJII7YdGyHD6g09P;x>*<KZBOz6B>EE0f#YYTiW^0W^VRk!O?kD6
z94r_sF3=%JyZ`mt>EqwsH(d`#_UAijvTmIjkSs{0Qt1wmjjM0nsB}fA^bO~HkCRJc
zA={)mE6qgxVarWhK8dF^?EL-P!)UxUDNhB^RT@Zh?R)8>bI;4vN#cJw=zGg2SfsO!
zfE$4$>XmI&S!@5Qlm2|b%t3+DX?q}`nP1Xz%FU|p*a_H${ewFUYgW4Jqq_Vzz#6cs
zhc&E?(qM&+7avJi9P%2|JC{0Jg5SifohkhDbz-WM)$*%g&NP?eaqCRV!l?XDHQ)w@
za&)IHi?+u5{K@g|%Q0F*^9HF6bi8j&Kf!W;pTCt%GH<krn_vZ9i%j8fyNDas|B~hB
zab`jmAO8;D`QAu%<kT%kpM*A;7Ky%>+ep!bD;cr7;Oi`S!>CCdI0ZFBcU*%bJhpr5
zU_~aZI|N~qgYm3uNl33nzgzDbOzqyLZ~VS0$;DV^MtYPWh!E4CIpUfUU)!F=)t)`m
z?V1(E^|YjgzE84awHr#i(BfF&05h+^vW;6XIS8`wQofr0<;gW4wogcV=fsHfeT!Qi
z7We$mb~Bn@T|ABWb2@tWGF(Ug+*fuz@oaH?-~48~64<I7hLnqB+sp=-YfqGREYNp4
z|MN@W1D77Nb<#^l?xZP1i@J^z`T}jhQE|w|e{EA@Xo4sM0z5jRl#=7mjlmO{pW)gZ
zlpdo6P`UmY(_Mq>&!3hHvI|p%w;TVq5)&{-U>Fw-dRTLaySeFwVLjzRBftE$?jbOY
zg%2Jw&#P54hW@q0Grzu>e6u6Ynw=zj8%(pKzS5ML&B^02UE2`*RN7dNhO{DezP<J^
z;o(LJRI9u3NA4<4NLEX`v0km<u~0uZdE~8^NKJf7$TzsOGTN!X|3=8<#Th5FEg&5B
z{wbx`J9|B`A|WvFi*QSC9mW+-Wouck-=ZIOV3#R9{#$Z0!PO{`)kSLXpGNa5h)q=$
zXfgJ;;1w6%<B-uf+MH&Wyy(`WskjFG?vt)l=A><4GO~S4T4_2AjFDK#&;c)E53L?Q
zns@)3I!(;CZ*2?&4-HYs%MSjt1F*<%kxo#qWlREtu-~GCBspWF^zd)*Gse^Rtm|*h
z_+3xATr?mzjWW)@{X$igAs52D;~CqtU|hq=Io+$J#&p-^AC5Mn#fgxc#sJeBh!C4S
z09FTsWjV}KylTKi2k;!7as3A6igv2p9NyE4(<s{kWAExQ;j1b(joXO%@PinVSF%I}
zE8rtm3*hB&MIG6>+9I%8VYHsSx7T#TI7QO4d2LU=$k>Y4iu17&GbuCGG<exuDfW7k
zC+2XUZvwCn4*XKv`C=1)EUNYSlpKxvhZP8%eRXGJablHeg>HkB^_b`tGN@4{UXtrU
z7}0V9bm{*{3_31onE0zn)FJpD_2R$%QBkdPK8x?uvgP<%;o~Rgm3VAo(lXDHh<#(y
zdATFLyb?sX#&vzzl_5HkS!i}|KQCS-*wx;~x>mqcvB+8}%G#1vT{+RzEi$b+@zYf-
zfhQwbT0e#gF7ePS(1&V^8pD$oOHY<+_zE->ziVbypuWE2<>v95EBSPudkVpyy73$7
zUvY*{aix$GpUQ>!ZRa`$$MiurSwf6wsSo`*S0#MEsPf4J0aS0o{~oK+tGpF6So_kR
zx(9rw?Vx>z_)VQl>I<|{N~T+#l;^;$gCc97Ek2VQ9)X@8OQs7UiB`WF5VmMAuS9Nq
zx4QDRL8uOGVehAlRy(>!HyKB}^!yi2XGEi>h?aE|?(qA_vmJraPvj1mYKqCab|Jv0
zm*VvA)=U8hX9&?DE$9F!P#>tT(qB63?g^e=>(_<w$@Q-;Fnd}4OjE1htolf{rD2U}
zlEB(KEe+Hwo7~lZ1Xp~dmogp9H?n?RR#iQ9u%B5fECajfXSp^oUisvVXT1D1bUaSt
zhhQAI<Tz#qP}7+*?|-T`kcce$uKi%8N8-bcK@YXE#o8==Zp@NDX1Ze`VW4;_3KaDz
z!_!&`jpmb}s4c9X%szitn$Ly?cz~lpa9|r7jFx>)I||PBkov)XBo_UmL+rvpKyZiP
zJ$=wsYW@YMKZj_0--!EC*$c+7nB`^b>o;Wn?gtJB>>fFs=F+N13n&Q)1qt~s!vxuS
zXG86dkZ+*q_`<3Sf&Gx1*(@Gfy+zC7dR>AR&5^=6FrQYgBM4@;6Tn<sSnZpAvMzC1
zbt9RFT0j3|h~E^FK!QdZA&KYk@N=Oj_iLuuB4RwAD1Qd<^kHX2H54mNoEWFFCQ#}=
zTMhVpLg-VVO~W?Tg!0Ra#5e~aUhkl_W7U*vi{T#M_k{Ix10q0xWlr63&QIxZo=qg~
z_C2Uq-iz?G00tEoaakHU(u{vDDPU^SaeBwf^}4Fun>B8xZ1=IV3`sGvUksgk!WTem
zdLMgkAk);kvmP=VG0+9kd9zF^waEm0l8Q#A)Lm$T>>tD5tnd@B*Fed<?x^!>O}xqD
zLDuw}qJsE!?&gqAz~#QYD*>x63{&N2vv3A`$khFF^=oEXh%sR211oF!M;?V8u#s4>
zJksoJhU`w4o%`RFPYqHp&fS#>`<VPXN(N3egW+97{FK;#XzxOcHB7~EHB{8*+5p-O
z`oI%2@drYDPT$}h4R#4|EHq>4$V12M(!0A>yLV(`QTp?P{46B%DV7G6TC&P3ht`}Z
zFO!ihe3c|`6?tg7X>B+kTPj4EgCisIeOo~coiu1g(e<+iPtcbAh?Cf7QVniP?NMzf
ze*Wpu5W!~*>|)aqM=B8&c?(aI-5DH(TV4N<l^au4t-|gj#fn@+%e+-5jSMZl<3~>N
zS(U#fJbtXelsM|UUU3Gw*|75SasQ|#nW_)laL}S4<V#z*$&Jq#>h6a5O6JpGqo&!|
zxmjKtLD{=EOw|ph)<In^x8=hzmReifD)MNo_|v-gE+1C>Tp6nKU1a|Z4t2Z>QzazH
zqL@MFa5FAXu2?ZdZOvF)sL1x%t#}qQ^zEI27@@%vs}N&J-kRyiA;(&;e#U#tCo%CO
z4J9~;-c+<GKG)Mt%UsOMWh|p%?eklVP0`?|q#+x?fV+a+nhsNzj=AVDu`Kf=%xq{{
zsaV`@#5HXGrD)!$F^j=?r=#hG8h_!I-P;e11Mf?p_0(DQOi>tn9Q<XJ8})E`TY<9g
z-yhgo!mR$htk6yp?bPgCah-g^)pqt{4oEKYh5$A?<+T|pDfskL`05xtozf;2yM1($
zgV_)UAi>+MAl!LMh0&23;@y-Vl8XZHgr*gMLLVKtcl*!Ko_%u@fMs)g?r=)G>c0~A
zH*+tVGa*luEog4j{qso+clx7}#`#&5apUaOENO_F+q?HkzvCNKyJ2g;cr6);sWM*7
z9yuILuZI-XBkDg9&eyoaPd(^~t=a)U7(1Fq&tR2)%-3;K4M@As2=rmA-#7qMM9b+4
zCqs9l3V`C=4SSV};FWy@k6;;^^0?_3ojtv=kHnwc>jYBG^(M*SE3!6>KRBHZsAv4Q
zV5g!biyS~<dK4daNHEB(VS~gW7m5F{*+TWM0O~r;T|e3fIIC{>&Fd)@%NTPl7vH3(
zS0`ES86m}|J+HzcQRv)EWpwN(CokiaWmA=BNE}wl3J_w^bud|N>_Boc0zgI+zyi1t
z_#A)!Y!Y<QXVlIT=O*~}SwiO2^jLec8rtcSb&jW<>}?_}PgH5exC4mwmfBjs=gi^-
zR;De+a)hA*N0XF>C_3VG#w$UW=d(R3Bup%YsAK~TlA-IH-uOS46x}?Vo;6Q@4Z4$Q
z)foT0O6q9(=@UUGyOy$4?{){uzfbs{I1Faj1SW?TYNq~6(3Ljo<o!pH_)v#cby2v*
zOYqJu>x1%dzYh8?cJDD^z@KwQj@5L~Z!5`%FbU6eR0pbb6lgmn`b5_oarnp*f8wg>
z&i=Zdk6W{jr6^P%`;_=qhDl<AUUL)SFr)l(^9SP$%zEia{;8b7_b4u9z~@Nt-~FIE
z1mCL}j5amfK4XhguNT=3Kp*-V4x|apsoOhNwUSyz(Z&yu60m&dlzU{>bJS)O-VJ-q
zQ-LT^t=aYChGZHOTG50}a7X6XXFm_<4kc3iSoJe2sp=CcO#+z%G32&XNXA)aA%*?9
zJLwGwe{GI$@p)09HEBM2lv1+E#!QI6lE9~E&#R2W>3RL(&lc*<Q|(rhcaI5RZy;nV
zyL*_xuVtNs{0Ye4Q-7!EC3TlLr#h2K=d>WU+9ANkxP<dPk!4)|?Vyha>UQg7U|oHG
z^t3`Vtwpn!TMaT_EaOC3M*mPMi3X(oW}mk2(708s&KN)%92Ir4&4(QE{%xs4KRLSN
zMaQW<-JdDm71W}yxML{5GNq61zGH|rFK*;N*hm{Co>CQ$$33VtTuwd?F(r;Y;T=iw
zg8kXlsFP&;nez^3RSbKKA067f)!&ZSJGi3#QM`tYawWQf8I6;SZTUNj4;PqPY;3-+
zv($3?j|+IS(_RsJqOL3vXE`RGOBxDGr!oNYH&u@+!Z~*TAVsSgJh*P!u?0WnC>zDh
z*eA+`RMOn(t*`I)m(DiJ9k1eUuF{P@^Sb!Su)0&mefA4hayFy@NQ}^#tU0qe%{<(n
zL^6E8#$~vplZ<QG%RX)I=O(^_eYi*9&XUb-M%Eev3f_nmh25`zV*9Zn`kDp?oZKZ0
zO&@*m9($VvFs`H*tf}&eEYh~O-g;A98mJUPLEUKsjF0HHlor+GBjwL{x*s^(d)~1T
z*1Wsce%&o&L(=4z<wwp8!rg~ta*t}>@zoDszS`SAGd5LuH@+X*lSdrOF0A$>FF&;Q
z8_TEgn2S=c+M~CTa?S-M4y97jQ2hmZjHU5uk*=0yhT|#_^$5hr+jW}&Jo_p$+mrpx
zNP>RLf~il$9O0uY2H+L;F+knFPO&1b(RI)dlb#2aFH)bD!N{O%MlBlpv$VW>pQ=(-
z^#>N1X1Bxpm~0P9JUPn5{cfv>|L3hhGaj*Tvw*}ixvpM;pE3m^rY|=;y~<YA4iToX
z*ONT}_Af0p<Ml5-)we_z*)x&^XBBd-(+H9a-T*&$x2s*A(xoBPMQlG@<EUl1<B5GS
z1xS}N4&KL0Dpa3c>a?YOsgD}fuMS?*L&?lJO+>7zf0&~$InYsajPdmtwgyqyp<XK|
zuNV__;f>5yFF1CC74a!A+ihWy@9V%`8^BV%;Xk~)a?d_u0LEP3DUQ~DWg6EC13@-~
zpOwvfk^f8JHbC@=?8g|{u0~yB!*sJ~ne5pRT3kRzxMYw;k|gP~b#kvM?72xs7Uwz)
zaHo>G2tdR(6U8$5i9BEEo8t=gSHIUhNw%Soqd!`Uig$e<mveeWAbEN{<)_L~pq)NG
zA9&Lt<yYK~XwDHkKY1bqKBdk-QbPZhG05*j-m4Q_zj;c44@*|N>p~2vT9ea5O~y$P
z{8fpSW~$Li<|V2<ENhZm{f^e>E*mr&uA4c_+|?0WAHn?HZL6G?h+7RGDW&f?o!w8~
zdd32HZ@-D}8U!+PRRFQl2DkVaOp4D=sQ!~l>m>p2^qrUN4}<s>T;Ik3j(Nlv&#AiH
z;W%kRE#0f}kR{3UTou_}>zLndt7A5q8h`}{o-Iesfy>w8!B?S(-E+8eQGZE!xBYRW
za=+V_`54Fsj5fm`3Sx^pww{P!#s7;YxbnUsa%QvALhG#PEYqcGm%6r8;C+s2+aW+1
ze{0y!5l1#r=kIa?japqMjQ$e08UOCFBsi1KYsz3O`7IDs;K3QR!N~_urthl!O@=gk
z#CDeFOpNvK5Fw1)r?>@lv`)pmf02mFK*_*YS2=Lkm)JmeX<DbcS<=l(M&ZZ21vyo>
zGYmkub4$MyF}Cq5rwJyt7es>MMPVk08^$spr%y8JIpCZ1L>xDm22f>AerwDOzgQ$;
zIDrJZ@3F<lqgV`i8vZ3X)5k~OED)N9dwHo)wSx}&D8OIBDh-q8aSoOV2h9F4_jV+y
z>ei@;yX$oM@4G$O4oqT#;W8@2OF*bP|JUBeTi(RP!<BEenw|UO`|tcy$0hv~^S_vT
z%eScBFK!zJ1w=tnItB$nDd~m*kp_|OkcOeVhful^B!@160i+wL0ZHlZ9%^U?7@zI;
zd2=7f{RiB?7rY(jn0@ViU3;z1I?s#PkkhvewT1Z=2nR0utSL?%7{0NHT2U{8fCnaN
zIVS!owjZg`^<?|XrH3?s`;JsNiMHUi%57$8Dgak__p&K!bu~`5U4tI<`=>nm#Z7#}
zJbj6wr15rD;o+}!lG3#s*IE=`$qUI#6A!cXD+M$EFPgd)$|D61K&bU~<EVc9oCt;0
zL4RFK0{4i;2l{hOxZk`3JxOyxmT)J!r=6jTflM0+GLQo2?Hz!gG9tEgwia&HzKSfU
zny$Gi?42o!o(C`DSe_O0>S<O@9v)B~NpSa!|FfH`<H9DZ*BKYrSi%7dq^dCR5!14N
zfWohpPqeKc%W=qmlZzQysh_QsC-no-_YC+E(QhEj4_eghnNIj-(ii9XE&E^DHT2yq
z87^E5J32+2I?Ns(E3L}CWJ-s0He8sIV``7mSUDsLdXp;=kIgfG_XbM1I~!CAC%+Cq
zlw&IQ;!VnTl~`ih+<c*;^Wy*Y;o#r@C)r&hM-gU0;B(MUaduzP(p{m-RQQYELl-7f
z7bn_WabsU2Uc|w-1vES_60R#aa|6T%jWr@**(=kzo@_vhg`mYxp1bHAQ@eF+q_^iN
zRjgB13h|6|d732d7{mXhgP1#rI|$Nt<;0Fun1ME}wsQgmUc8kyk$HSq1Ja||q$Pl8
zpaH&lTk#_5z#Vzi<A;w5nHX9Tq@teJFSQ&stH2DhY}an0X1u2hLj5<RUZbcmV#4Pr
z=Z6o5YHQZ_{;)$)`_t@uRJCp}W+P#R<BfHO*4S@O{eW2vSR}#_p{}l`-h7Fw@pp`%
zC2d07Tf8X$+7^b~u!M<jYJS`dr-+^N&C?d9)mc=sgp(~|(F_pNGp`;iZIIh(eHyD-
z0hExH`p^z7w%bx&2=s~6s^>w4o8J6Pc?HGgjP9zWY=G@R{Pe)Eqqq8Ro4u|mDomMI
z2S{<ej+^EOq1+BG(=oifw&L;3_6@j8*&X@koS@F3JJ;C127x*(Ax;`w9k1y=xDfuJ
z3Z^E#v$>w1^;_FGW1sQ#(4O>tLe1A?KG08?v-O5E>6(@^dBE7193i&$qbSI}oIz`{
zR*7B-A&|Ty9D8-&Y#XVfXVVnYx(bkJ`3n3z+*}-})q2fS(`~}<^9lA6qOKopsAt~7
z{A`{lHnH`x7$MI^UDiY^zO18IjP^WqlLn{bq#UbsrNg2g1yK1=udKj=Daw`~+bq$f
zYwC$|cRkIMd-2P>xzQ^%qIWR6f*?r!K8N>|Wi0L-4-vi*t;g=xeWxWsfIsnyh3pp@
z0c7pql?5GLa~LQ6l>!#v7kW+5(LATgQ*`xp4eKkb{mbz+`omd01`$8;#p|@KqjSiC
z)aCNh!a{x7&+izE)Dk`3<Qx~<zgXTBw0sxLvY4b#s8Q1i&8jFB>cO3shZ-#^5c@^;
zWIbC#jG1llb;Nd72wm`5Ip~Q2fC?2dpO$zssQP^V(Z3qJLpYm%SH+%YYj$G-xIYZ^
z`%CMJgQUQTut^gUR_4;%n!vF8n`U)DC4)}_owgmm9;j<b+i*kLTD15Wvj#v~kCK6z
z6*+@PtU0wwmC!F|XYgvZzgTitPPsz~x>FZhGp93OoNni;e3fljedT`WIf|5)s6cTA
z%3I&I{W)INjtsugoA(JkGj|oebDwC7A|32L?peNohSd!8u1LC2RiVX{cRxWcpr5CX
z_J_G2boGqGr+{5aRRa7L(Lgflxqpb_UATj5vSa|JA*;VwLqk^6EmB9%GxcMevo;Ng
z0#iUQw8ep@MDNTUgCqzuqJIqLJH(v($Tsq&)h3OubP355-INiX6;1&|=1E(sKS^xO
z9Aye*=II5>vq*I#jfnT^kiQWg%q15~fW5t{GqKlm7=P&5<ns-Ot54x3Q?|n{PDOp*
z=T^UegU@uzcvb^eG`9ntfHS#96hi=`Wj*-f4+Z$byL*FHn$U~9STA}%rl_|=o=2e?
z5L*MJavkn}EqvzCuZR@4bo(~{%(t|gctBvoj5iOcJ{Net6K}*$VSr7>W<RDTy7fhC
zIt0gvXcT=|U^tu_I*ZpK!i4IuMbnmTdoBPNtQB?Ff+Y98y@h9S(r-gC53V))pSp5B
z2M00f1AApuTc>OvxD29yO6!U7EI+^tuK_*PTS;JBZ`4QU7Z;tmmtjwwfP2GoIQ!?t
zfRJV$vF=X2FNp7#M(mABGvYQL0;2}$?z{sC04s~^%IO@7`XBrPpH<!|Op4+(Kle1g
zMk|NeUM*a_H>WKWd=?8mJcK*)by9c-PXkvA?+9?T@5_;W8nO!>{T?0wfW>FI@JEnp
z69vb4(B2LHFt|P0p#e@KNbcFcGZ5VO7~<1CZ#W>?@D~eK_bC4+uLat#*?57_kGfGI
z%jPX<UAdJjUYK)ls)n&zmOQJj04%)PUgY*kC9C*T%RQ9pKdEIdz7Z;8TmRD?47YwQ
zuVAeA4S(tWUUXswsJ`iOH9dQNx1hO*x{(P!n^o3>lw^xQ3I4^Yrk?eQE$c2+-Ccfh
z6KG0dr^_HRp~1hMWoF>fzw-9@CltdN*}~a6L}$9Yi3T5SZuWiOVxo9e?@QuX2V?zn
zNFG3X_-biS8ymP}VRq5URZyFmhZHaoS~29aJ7$yCHCS=;I?<BRoI%NJ`?8fd{!+Y2
zpovSXrmgqW``*<Qrp|YS;L3Z&ElSz;qi|U|>ROQ{OJhVIqmj?|GJT2k<!})$dAf4S
zy*;&m6Ht|UQE1KW;CaiiGLMiGGbpp-TLGEhoM<~!O}pFYYXk-CJpIO@V5EJDc*^<0
zhT2x$nhfhuea_KT9l-uP0Dow~yk)&D1b`bmU{psf5cI$+h%UPQdaF?Q!3Sa4w2R4l
zLjWA+G`}3I>NybU$yeE=wP;=vJqkClOHz2?8<$;2NGP~(qkr>6D${a*+gsDmX0)<j
zyGSMLFo6j3g=OO1VZ!p-QfR@RkgrFw7(>vTwK#n)(V97z0eA9ZqZHCKR^P6}j35Cq
zmE+*<sd3L<Hn9=u@tQ09&w#?IapSd?<Aa$585)+E+UbV+iJBXvk|sj2t#Q19Ct64^
z*U{nd!#mvLpX+xd=yPH9hinn2D1s%vkSVcyxe+WGmH!K^3gA0n@9SX;TPK4dFul^R
z^|BjH@sW2Wf8O)#Y=4h=-~4A}NlSB`ch*<%yM2)h#SY5y<THl1bH_V#t0-?CYW0Lq
zvkElZ?^BS+mbuq?|GF|Lj4wE4_*b>7t=47-jb#wyNsE*{cfcMHEQ;AitG(yHHMg|$
zSZ#G*x*B8)O4aYY=gSU?LS=n#^}U^|4`EHe!xe`eAW$}BI-twWd$-74C6na?>`(Q`
z?fFXVy?m`cEeajHBUos;$LEBEs&9)inC%|#ge%>-(~nBR$}z&JY~7j{r8n6s)KB$T
zxjZakosCbFyLG2>-Is0Zt78vq24z;bW5;UBfP{Fo4lW}>sTbhP+=Hst4kVoqxk~dr
zPv7Bpmm6U~U%+Ff8KHPr5%;-FZbbWzfQkOUSbvg+5~qvw??ZBrArud*EhiRs$Bm&i
z0RWEWQHgGMPkYBU_00tNR)K}x%to4(p)zk_)E8G;yiX?(zI9OhI6E0_!BbhVc8|+1
zfBQx>P$2BOCh;{bl%6@+{=R>3_|rG^%;r}^bWZA;LrawUoeT+q^Ag~MnmBL+pH+Nq
zVhv8Tgo?I<4!%0wrZwzj4Wu$ihG;HcMeOrf+-P-)dQ+Rt8O-ay`HSV_{2U#zP8PCG
zKBAlQZjj-;v3Y$b2rvMe_vu)0zqxRv_K#wLi3;HIj(g7f&X;rTQ%9DIJp^j=*-@Bc
zNSeqSaI(!>&GV%$>CKlR5(fsju@C=ZJzp5=AY-8!Mcna3Qv*jg>Be&rRBSfMAJ5tk
zb!d`hrjhYH06ENW)qWwBQ_9g6%3rgcgH{`T+7W}d;j$Ey$syDF2+v-~BAsODh=%<y
z7O|4!i-V>Js;pkw$&o!J{bQBWn)Vkuplj>G>)-g8HybkNm>rw)wXU|2u4(Kner0v0
zJA^Anp4lNJzdj<b*0g8ixgO|>S`il+F@(IIyv;04j`^Y`wN|k_yTczqv~0Z>%2fK{
z2y`L^_tqewXUC#jpK4;04HqHH?Gxk}al>{R^*`viUHk#tNvay!-rk*_%m0`i=XG9u
zvvGzV561Gmb<qqL0!mV;r7~^}pxU|lVFbAQ&s!!8ddQ_?JqPV%Ko;&kl<(=i>9uUS
z30Sq9o7PX>>aUKp*Yo65E^U@G9+bH$2<P97Dkh*1i@;e4aP5_<n6DXV&f*@fHO8yE
z&$j>ycr$kO6D+Z!T31>gySd#)8uo*ghVy<a^{iVTHzpMB?7O+x8eid-k8*Vruj1~_
z$WaBObJ2jU&E-N=dh9@A@Ogd<^rr+SY4qyDUD10KTR0B31v?q|Y*>8+Bc$8t^}^Pi
z#!083JhC;<84<|_h)3;I7o|ysOEg^W77@VQ538RvOE&7)av8$$qtZ|TFh*(d)dhIO
zJ}d(z$xvLZ)r52_NIQ6P*iTy4BQGL_!zzUn34j_%Eb|mTZoTqnUCfKdn|I-7B`KMu
zF0?32zcJ9aQ<*5AoBq^LXKV46mOD#>>6SS;N{9r%%lHr;)E$0H^P>k4df6S~irymx
z+L7;dx6|w8cSJaFrqa%fdo8LgRrdb;Y{vu@hI7g|7lk-z0>gcFQ>$V2rqI4qB@{{S
z400~ILgGPpd~9wV3oqe#@A?tYZSrnzQ4m=dwl|H~02y)dnxYd`F|U%!q&$5ARFCzr
z7X;F{BCvihNZ`(68r)CvM;id9+-bhv%x(ny;*~E)vj)pQcM%M{iFy5w-s!7qH|G8~
z+rR^-uz76~oTtu&K2y`t-`+*=KGeU*19L>nVgq%_a-A#sZY?WD13s(I$gKqv2J~iM
zdAX1HxS@|;v|4vE=^)$Z7}*uA26wYhU*Lc0L3G=qE~*<9g?Vx{Ug!z|#(ELHoYg5i
zRCnD!oH~|U;`PgNZl+*cta-cAy`O~KtdT%B>jfzSu+MfaG0V9Pu+Xr`j-7Qk#z}1D
zi`lmGV{bcq_EW6K$Ez{9s_G)|{17a8R!wzzJa&cFm){?Ux|@Vm;`jtc?BBYq43xB}
z0B;|D1-o(j9O-vlJM`w?o}aMmmCzSBr+trbL!OwnOxn)^BY$zZetc0xW96RbX=}?}
z=n%OZ>5Pa$ul}eS%QFepiHZ`H>d^_z@bNw^l~qM;bL5SWUiLoEjqlSFI0r@FwQMY0
zDB?HeQ7EhOt^6%d{bTTEVTt1ykZ}sHg@8ZYT?AK11joP7A{e<e*8n&*Q>1)n$n(Oa
z%ZFz|M_0<V`SGMZ<ux-BI0#eQxG2I|Y;d`y=i1upty&3dJ+~4FHUdh0=@1{YiKxRX
zW54@qe^uo%QnX;2y3aQ3z3~HJ<=iVL-Za^=6!WpDtNFEcr3a`I5wBZ2F0KK(WfVzN
z7cL!;_N^cQaqPK&A!cVSz}`y%1m8`zDXj|NCx<<;F|Kmq9XImyAPZsT(~8`-*K-n1
ztK~vIH#6ltH=?QwhSv@FY&C~diFtzb0}okB@cr|sjaNel_@48&p11t&=8}c~V_9Cn
zGRx+y>(ut9Prdk_zQ1&ltErpmHcwf({}F5FAtdre^xLdV9$>PP@_&Z7pybOrarDl$
z6sdE>R#9_9kxV0mvZb7YlxnCwcCP=8{Z`NJhn(dD8tvoS9m>aTAL~t-#D5n0e_2OQ
zr{8k7#Bc*LSiF`m@oVY(Wn((cvt5=B7m*&1fcrXG4pjQ|B@>NNb9hUm3PQtpIf;|D
z)|=0$b9w1K_!YRfO$H@eG;=FatQQ!|zV-nN{g6&;>hhqGb<^<6`2~v+m#=Q^&AV7$
zbAo^|)&SGkRFYQFA@^0oI_~0#HWC)T?-g^;yOYJNXi<H!x4~LGyBVmlCI>9|ftTIs
zUn~%ZvO}yY>Sydk#4i`LJIOpr$+uK-IN<|eaA4$CW6oBobL3^cEn2n!c%9Kk<n(W+
zWl1;k>DFe>#iuaJab_I?nK)uCO=^#-ROV~dB-{G}ytDxH=Cht5XYCCr{2XH5p?z4O
z0op$jxMO*yUgy^gd!zX6Fw$FTK-Z?ugCGOJCHvotUMY<0tDUbwSw|k;_XL0h=?YB9
z_m~kSmHu-*LjEjb4^3v)B7lTp<DCm&MYeCRK<1Pj-`?fPpp?QvNZ0XKfMDJ2^KGon
zh7h&O_*m2O7iR~Qst*5RYY@a)RN=!6=6xf@L+apZk@3*(>1<`wToln!3(IPA4BiLW
zycqJW!{!^f{z`^_3Ouvj@Aw*T7^(E(bmwO`xJ+ZvlnKoFBZ5&c5Nibsk~ay3u4F#4
zKpa{&){Aw$SwDBtKje;+K^l;>qm=`WwCt4%a~`JxdZ`smaZSMjX}#c2WzeWfa-YEM
zu8y*()$q|r(Y<~lQCYvdUz8$)_kidG-@YFgkawuoFnYL103x-z6wPf4ABHYblxnuO
z9kb`QDz%;wM-c|bPhfH&FqxUXJxBGBkyeZE&A+Yv9Cq|kq7^f~G9`0a*PmS&JVE<a
zpgxV8=i8oCYSH10Q|KiX*!+|_xY%f{=qjTWcnMD0M_$@%3MZlEDC;Y3H1xWdhQ~zY
zAoZ{Jlg(*SzX7@J*hGaJRJ^Vbmtr5k$db<Vtk4x#Bv$^t(7D)T!QgP(X3Nq2nW~$q
z%W;`QYy=h2q;BKb!p#&W37G482>Ij@<l~bq+U7X|fOCgY^F`StoaQ_t#Il0OT?4{4
zO#`N`OA3bC)UUBk^0)p{kaS!D<jAT4b<xPNQe=k399kO__=lWmh%(V6Vzl}Ax*qa#
zZXE+=V`n>7cK=!h?6nWzPNxZk(!wUSB4o~NzB+lsGkD*f?17b2iF-DrHFcl_tA*Nl
zaws!+{s)aq0$H_vSz-`#4_`&*_1~~`AnuAce4*=QNh9}eWzKp3=*QN23XQ#{Dy(n&
zW=ow350jyB`etLm|4Zyuy95KJ((j(>q0|p@=L5zXz49!ouN#A(|CEgqsu;>r)EtS9
z*Xr?(g!2u(gS8>)2*J|j%2yxk%Agy(Yix{zKuk?Qd!c<JnBo?qU}!|36G@Q%s{~2J
z`@_pzey&%An`~&Z`lijwMQhX-J_mE{-q;4z3LVMys>nY)r1fguy9``jD%>j~wxQXV
zrR~Sx=XC%U$n&l=rDU=Fgq+4We|FiCRTZX~TM6FtntI)W0m&D|7}aOgo|@F3#mUzT
z-^#0670|e0+F$Oju$jCd`jJk<EY{fCBqi_{%aM4wz~L&St4l@4YMK&O<>dYs%T(Ka
z_u`uP+FtGDLQD#Fk?kc(*Hz)dERZ^_Q<d*=c~v6XVG6`foj2})CG3JqhcxCQXXDBJ
zbN1X4bz}Y*LZ{=$cADzKsfE4>F^1sZu>3wK9vt^7{vyT)C%cmLCohxp^(f!x)E;`6
zNu-p_!9eXNz5wM`Zz2ARg;JdpUtk;ckp@f@#Xzfmw#T^gO*h{?Lk^n>Ex!Cy>zPJB
zsF%;ngo{0&P$t3T_uJ>Z1tnShopaQsQ-bVl{bzIibigZ0VdZI@*Da@>JFuwiPCRN`
zBcy19J~%?v<x3d8r2C|lHw44Lj}nzK=Jqt}vEn`_G2kxB0s*X0kAV?+3+Y47>#^kQ
zMBWw^+*x0lAL4mohxr<Ru{^vGyAfkkoG!;Vk|~)(c5Y5~Sr#)uF!#N8!8&%cdeF*w
zV|9H>mL?}0NK!m882^hk)&_!bob%OdUOo~{5duxynKKm(nbdOM(t6k=>cKSE#yrE$
z#ndYA)HSJMpy<hxRlWRL6niR9`(E;v=rv}Q9-PCg@Tnf6fQ;06$Pgk)LA$4Xr4|P3
zapW8k^<(kTx$p4A>N{>QS*8_qg`EMEU;8yirrZI@DLzn&@gMS!zLKK=4RfmZ32ycJ
zwbfRy^s21+iBjD&PwWTF-BZ3xt7_U7eV|}1Sl1L{-e<L_|J3`bG;>NzuTYIMSDl1f
zkSM2-&K0NKIbgleo?rgJRM$G5yyRI=vec|-&xJ=XC=#4@9oiF@FUB}A#(N)JBM1ax
zr~!xunrOvtc~0bsS!#cfoUz!#KfWEHU~1wG?J-?TW0?@6U)a<Aixnv%VZkE|`C8vJ
zkz3R1z)LBx($LV7Wqpcc`^&<vqm-tZ1DiVQT?Nm~o7@Pj|AoKvcOgw8q=r1lY~4>-
z<VvjTJrZ&0zPkDJ1?Uq#oKZi8$z5PCLAv}Y3?zPd4v5!%H;g`Vi`3pf`f?G(Q>&*#
z?_)*pw?`}YAmeRji&uc}{zuUP+M3Z=)%wKY<H@K+SzsY5VjDh3ElvMM*=k|k+n%R?
zzNa348&F|;+;xp1BACc_y>kX<dO;Ca>WEx}7!TH}#IrdWsEdJsrFFd8s>nd6mXR5X
zG1U=qU$_{kJ9s#b?535M{kkyFJ(=0?Qf+}MmC2m_m?~2>{;m9&5aNQU`ie3vL|$6N
zeQa2NB}E9%^jKcvf=H&BCPsM_zWg;0SaSuxu|o@FveHG?YPq!<|6E<!qaJ_9399Ei
z);B}fyirD`ZSe(h8}LU${qjBCkJq`huN9TcoB@o|4xJV|{$hZ$AE*3VZ3mA%-fEbT
zkCxQ>gVUOkCyQTK&rk#)&&@a}TW!!iri|FJrYDMic^yJ#8Hsj&PPn2;34EYpo7CPx
z>zg`Ed%3I_?IIP3(rTIl>-B^$(EE+;n-F_jOKQk4$rgY}bbE#Q=%kaJP{WO2CZ-`L
zK~(j@E7pE8dm`05uVP$iI^!2)!<KJ&-@tXyIjts|fAF(94e9C^2cee0a5rQhP_PZg
zBX5zp$9i7%lz^w~fYNoHb`NHJ_eo0tu`M!*knaAAC5|>Wg|p-xk9*DGhT9GA-z5u9
z_~iHBkxvVdiE<l&0zV$;ZVj4}Y4UTrEL<zfU_?sgee~%YN1kP&3SGqza|IU28vi7a
zDmTpL50lht@Yb&Xt6CF(ACLfGZ;oz1dpbD`$D)2bEwSP&S3#wJ>S5<(H(lbHDYGZ#
zvQh~iAtCU2F`R`67$6IUkBIrFK1#$)nDs(GkSKQ;%T@Sg;Y6lG!Z>3JavZ^^eT@T8
zFAVnaV#h`o+fWWz8t4jBlvO+&w)54>|0uyiGhtpeGSFffTL^i5JU>xUV^U?eU`d|$
zs;TH06vo)v81sa2Me+qa$eL^*>cE7%v9e*U5P<LTElnIwiOA&XKARFKfTZHqJ$;sC
zJHGv1eiMWT;(OvgEeHs7@Muv#6>j6EZ~{UEa7lIy$(0|?LY{V+pzBI}glZd>i04R8
z$v%^BR!WFvN?C#<4)zz|v8%1GMq?6&o;7|)erK@UscFnS1F_UKQ4eS4+32R@jGx_<
zCZ9zxI!rt|DD!<;Jbz_^8PQ5cC|KLSOyl-){^9sz&$*FRz-g{=QK8q6u00ANR^t8=
zs939jzhzziUQvgUKx?0vEa^9o6#bqR$?Vho1ZCjK;?^?NFN}t#uV(U@CERp#8!ARo
zGiKS!_6gn`ir+nPr4^j?6)yBlJ4h5Kt5-{EJheXr4KPX(b+QX=H&(n;OkNj+7p>h-
zO%!jTPLF1Os$43q2)rRGBrZ+pPw7%6i*Zbtjh+{d=T(n0)XSPj&5BngsorQ?0;yBV
zQ`ltZo_AYLiL4>!VrwJo8aS4YP8EG=_u?xu`-^pQS~ScFD<B&JmAMUb^t!~<*3iFD
zNUvO6STQAO|H0XC>>mx*4DyN86pMHy3)Xq!a>c}igCS|R7g@$JqU-0o9BrT-PIwEx
z+EYu|V;J^?EsRSbK7pUB^6?$4Gv-pC{n`o%aqwKZPMgUvCF2`ahP41UH2~f;V7*>?
zGW8jkkzyr_7GRB_8}hm%82*R|J3AYc(_){?8G&--ML;(@=cUs9r)QUdiQ=EAQhTXy
z+=XAR@rJR~(wR`C<Ug-9P?|CAAzd~@k(Ss$#L?nn#8m_al~}kl*8hzgM{}~5(+o@S
z^VOXu9**Yxt1dw%Msh}?V!S}n4xZ3Uv}UWVphb<2hM%G{J*b~x3V$~?x$c(K1JaN6
z7wdZ%Q++SEovQdwHdlgXP*tE;S}cj8PsB3T#!KX!iTAmg3u0UDX9EBE`nFZmgDGxI
z)WyO1KjYI5dy>nq(2?<5Im=(%)<bl(g-kjCvLhehEqW^B%<mC$A23+SAfJ^Q5kATy
z*O||-YnEgC=<R>P_fG|x)#V&NV9$I_jzf*ogYoHK!O$8v)$K6O-B+O?G>yq{v$<`M
znCXF@KhrDO8VFoL=`*?M5f%Agtb|8acI3WqR??P6^@jh{BK>9g`UOUQ$Yuc16!!C=
z!E7iY#NpSV*`!&mK+j^$F`)qKpStB+&qsyt7k;t91lGb(9fxo84@?MURzKn-0!e|=
z=X|#sHv<C-aQB5d38u*)9Pp1?@5_CpSF^&z0f7_EpmQK>kOO-5%uuon#4j<rMV%y9
z-j8sLs{^0V!EY}7n%=HGk)No#ulIh1c2nE*I<50(i|C`s%b1b1@^szZdSVIQGcA?9
z?QTZ{)<^U)o;;<AFKmVyWF=?v1enEi)IElLi&ol+_r!=$(peQ&L&VEEf@Z{pXU6KK
zEJW|iI@WPvcmlj<+XplZRaZu8D%4u|E`^B{UXLw?h|z<;)gOpiC&6YuN9;c(#$S-Q
ze$~?J3SgH0N7P6|Nx2DHKGwNu4^2#ynFwQw1k6AG!g(q|f=cpBq*>rU?(%Xdl`1Rf
zmU}s28YRuH9h-VV)F3zf53#)dqI*RA%7-bnz)&3e^)%K3bZ4{f&)Z>sY!EfGMG%*d
zHsin;YbhKr=^GfnS5|)vehl0aYF8zYZBJ}%aeRmusW{elI2mvt{O4E(Kr(*<{C%dS
z);YKO^B3&^4q#yTIrC#nU~__-JHOtDj}b){O#^N;=s)`m>&5KZ+zn#)wYQRusUNrk
zSu)VTa6&|zp$<mO5H_5b5@Kz}coxf2qrEjFCAqUF+x=FQNHvCyn;QdT3s<Rt&`^#R
zy99_IS|Pu8cDn6JrV({wcf_`ZJ)8Ui44>Od-yC*)+XFQU+c>{ze??*;AaW0hG+>1J
zkFOY*Jd2uNoYxOrxX&Pou7rEU1T`t+6Y+I*Yvwqcjq6IG5wE}}n!rsvZ2k~WENRYH
z%1Bg1*dK5_Bt2!COneKBIYq3^d=A0t<DI*T^2=MD{&FakLc2FR@@KN+Hf2I#&1m|4
zeR$G}v=quc8UC=p@J1Ng3^+wIKQDBDPF**VcrWQE(W5<X2{DkK+90NUtMUu955#Ml
z*z~%DVC8FepLWvhhBm7gf14%<40jg%6x@w^roNGTcwzSL%f|Zz8BnIZC#6Pk4_a7E
zq}qkD{-(?w06<SWU>oS(yQ}?SEu<PFo4g{sj=@S5ER?ZZx#R6l*h9lgxSsy9T_Hs_
zIEz{KBM;<;cysbi#xe1~7w2nRCq}EfdiSG5fBnL!*SYg+C48x_O<P5qFj#_<JPaA9
zT{FoHnqw7@7o!rJ@pbpE(^eN6h?*%LaW{){YJ0#$P$YxW3=_0tkBw!lBJX2lAH066
zV8*Th^xP}@CXefbeI<$@LiPo2rX=4!eN2QFevGq!<Sb2oxC>j{BRG0uMQMJ}2@zvZ
z<`bkaoa<aHFf*2Amg@{6qCv*`lx(LciBvG8SGP&C0y9@xG;m)nD3@bBYrVqJ)*IkS
zV_7i3#0DkWjXo(@2IfdJquWYX8$<}a?lSX6ilxlGqofNMAMQSdAC$z1iSuoo!|iVU
zN~N258eH#~xqDgdREX{_oR`ZbS5>yHXy4W{B-pNJ5P5DH?QAtBh||SPd?Q&rCxqAl
zn9NI$tm6cOF1CZkZVH)bi_|Q<oiYG-&5|a)JL)qnvCgXK3R!S+DSEFBbME`M{H3PF
zvOQMZs5RaT;cN`OBLY$uM&tI?fls=fE$^mq(W;&i)BE0lY#Sja)g6x--?W9w=gKtp
zl^;<@V_qg~oCCd>1V6?2(&yJzh0`r8J1))Aasu$s4l^LR&~?lIpgeX=3RsiXnhzf?
zWqX^zt?H%6)oU8`gCFnGfe(RYm8eDR9am)@pGeN^2t+!OmIt)=j_*b!aV|-}V3_~C
zF!DyPMLPVvO4q3S#3$qOiYVJ9cC3y~X3n3=NSaWoFz-eCVQKFk@R(LbbLeT094kCP
zX{MBk6MuYVx(8x*x#Imi7!|WKi$jce_NoZTv^mf<#5#H!m>K;5_73?`RP9gQt5S_{
ztY?v_6rvp6m3MgM?q;r>0`sv*y(OwwcJI1L5jebYNir?YFGuc9n=19%oC16_w}WC1
z9OntYYfh8SoLhdKfUeIJFy*K$Y*W$238`WSd5<r+B*Fxcvf}HtSkd#nH!^|ydL=b&
z$=sOzFkt3}Nac!9(X()vv_mg*s%V$_8>W^qMdSz%S#=qG0GAo%mR80{kwoX~^A?s{
zJLmuZKNwI)G`XnCH8rPVFgM4F5j@aqdnx7~n{DupZmx!jw(9pSbeT0tp{J5SnRqYm
z9X`!OL^kxlckwEEiWZ`Kdv-?~`Zuy+GDs@T7zL--<xzZsyJ^kY26v$b<A*U$54xQ>
z&L6F$4KXpr)U0@Ij5}nPn_M(QE@&(+#$y+h8H~{fz!J!bQC7BDLRAc{Q54d!)5mPn
zW74GIP)*(dWx?SGN{4VQH4mA)%MiDD_q`y30(5E02qyZD`Fp6t$E=Fo%V0Xa1sNuz
zf0rNbsdibt$JgpV{#hv2UHug6c2tv+n)>-zwRe);lURz`ND#?h-4Bi`{l3zy3Q*x&
z^!K9{`n*9wE5?R8hoU}Ufk=8cqd;7q0S0jK=DPZZk>(FTmJ(5~!NSFO>|Ov84BEpF
z6~$)BxpV*Y<&vXnoVRGT^lJ@@G}UqFi$cmw)`f=)TGLRDrbHvve|LMDW^ZmZ$W9a6
z`p4pYB~}*;BKCcmlqNN-;g$u`8`<3b-KChkan|Lk59sffn-JP0?(x}`ShoQE8NTU`
z*!(bwI}?)8TZ-lz{@5B+2J1X9==fRy^t<uync^H{qrJ>4@<Xz{ga_a&WUbPQd-8Hm
z+6R>Mp-FS}Mear%xn<zhl*<&`efJ48_S(<oMJu#>QjspyN}+;#$70N+7w0sWl|A)+
z{SZNC3>B_TxDYXg=U=S<W4iI|T{xxql!%~t(SmZdQo43!5PI3de;RwSyO6CTD5I%v
zb9)2fV(4?@@)v6mcsMyM-#8em*9$2pS>;BE|4#%M&kv)yGDU3*Cf~U!DJv!@fz=vX
z;`3d+s4BnV8WYH5ybyIK!F`MedZ{((kL@WFDoYtt@4?nHh>mhZa>yojL3qlHO%6`v
zwrsr=q}>nQkNUCB-rXD6MDAprj`4%0|Mk%$%l#*FkrxXfuGv1?8+=ePT&9con({94
zjMi8UAa(&gi993ea{rx${3_#El|JxrO-NL7jTpa(ywhBhrW$|1j2r1(LRP12<DDrS
z`YABG6-J7r`U$ct0<a@APra5%P&iBsxm_;7n89?p+x!Zh+TW?eNyCPpmL?WJA2ZOJ
z(Xdp%;{MH<*@cD1omWxqCnW8l0JriWC7FF)Goz)}2JOCEE^UnZ!dm@n#*2x9RhMlm
z41Fy*qr%HKK=C;mNMDD*&8MC21S%8&msAeG$cZtqtEDPgO(v?|Jtn3W;s6WB35-y?
zk;J)WJ(@}2IU?-$0!n_#X<vUC`&}^NBHzQ>4%??wKN6MnARZ?)$o^S8z0`14USVlH
zCi-$-JFx_b=7ac9loy4_!Lh=nuTo`}5YEis+Q5@*%I_3!7{61H&zsv<q0WCfOjYx=
zI$t2Wo9udvyhO(e2JJCEM>r30Hi)H&(iDoe1bX>-h=R*lGoW@?>56sqW$qmd{b!v(
zaC5SU>Fa?%^~X^OukyJWqf(O8wxQF$BHYdXdBimDmf_3V8^ZcxohZzf7ya(t6ygk?
z*on1p^}JV;i6O<fQDVW%`9x*~BG@yZdQC{I_v+>PEE^#Y8%S;}RQylJ>qHFN_f+}n
zYlY49+&4C{9M@5OT?wvU2IGJl`HxuZM-~kkNq|SP-g{R>;pPC;^<CWWhW;7&K!!WY
zU$N#*{_idKab?L2L5qI$=~RFh^?1XfcwrRGYox%=R5%^OCFa(f?#>0^o3OX<x=%)s
z6mTy&kk7*=QAe*f;^U3G3H^B|%wQk_6AkyEKELCXr_!cfD<z)Y69uO0Lyw+IH3+`4
z<D-?ip~?j$pl-vlh-)p$GHAXh_<bXNidjPq1NyBFE+&d+DQHLT_{uA7;UZ9)egBZ|
zR#7SNx)^Q{GW`oXrnY@WA>Lt~jncArvMGwcaI6bB`=<Vw1H{*EHY*_^7E!Toz~By>
z&#K=OKg&zZ)8qZytTzjKAUilP!#%E#*{6l%26KBp+*H18+T+Xu0JgZm@u1wrvsa=B
z>${WiF_gA;%(Fo8g7U%4`e5a=s&lIiS0MVQt|cTC1C`%>hsauqW)#QgFi<A+!?txo
zf6pluj$q&B9fn4xIa|8pA{FXs8b?&Es6i<h$pYaA!;!sZ<?zV3cGRWa0|d>bbUvoB
zbm=+RdQ?QkdZIRB;SG%oHPD3lnf!y6zH2w_LFY#3PtNCu2@Qz5(}?Ed)!?fjg^#%>
zV{6N_1$nkaqnZvYXCSqtmvyj|v+@cm`|qmtO@>lKNiB`%VyY#;mhf##p;sf_gL<7d
zsRF*GOyucpU+_6?A<Hc(9rP_yb15H=5RJ-O1Hz^w7vQJ69yqHeP2uxmfz!O1`%0qj
zC7PO8+dLcaKrRFOi8-6gscx6YN2K6IXK;ZkOYq2M#7>J_2#Rg7^KQQNJ0uou6UlVy
zy-me7&6Bvt?~}en{L0|~B3g9E*l7%2iX{f9#9O_RDD<?<ib-CNt_|P)A*Q(Hi}5$m
zGv;6MkK}(3giuq*%J&}*NFT-Erj{YxVy|v$>$AiTC@s$)rsl;8cg`I&BA*2v_}op;
zK;@W~i7PU5J>7R@^fUu9pu~zmZ9h5p`1=u{j_em~7~jV7$-T}4uIZTa`=%74iHLg#
z@?8w)BaMY;qF)X6>3zBpL*q46iTyq=si=WT6&VR2g!N+zmx3vV#ee@A^JF|LVQSjt
zy)3BncMRCzJh0{hB>&}%iqDsVF1AO=;_%tFZ2I`)e`oyx7-PuR2ir~ZoDmbkw{`|O
z4G~r+lzfClIk>OtZe@xT-bI|_9nd9+pVq{eS!u^196M+S-wM;s0B+)oSi&pa;}hMX
z71JZ?VO)$*XYrM>*HqeK$@Wl{CH4}(46x`l+J%nF+GwvL^^T=8ZJK=MM;yGkA2i-g
z5lek^^y=LZZJw4|tq7{G<EF}#RR2nm=Q$_v>RpogoU|TI$^}yAMz+VM_uQKnuh?tv
zfp*<b*cK1~>t~Jf)Sh+%0~Eh}-`B^m^bpwOkv^1U@N4Ks1E|35g3sGO9h6w8-F2Uk
z?-y})NitLAH>wjcJ7}mO1B$@<RCl)mUr#nS2@ZCD_U#2VKhsyWjw1v1$Yavgh`Op$
z2Ggs&x>zrOOqCAmn{HwL?ZNc}?q}V}2Szg7J}^TL?L=Pq4dY5(sjd1^JMf(>%KJ-O
zZ!$T<8Z|oO_odwD+`pR_Np8;QO4!i~Nl_Mq<4TzZ46{MyQoI`~F$NN6Ll&EF?Ny^x
z64yK>tu7PT%7=h9B`>+1T?|7*@?x^*8i>VjJ6tQ^BR+!nMEO7xfMJbyFJB=4V&zw9
z%{*E=v3?bAso?cAPd4Tc2L<+~+skj~zi^&SP+pT=1WeY@*dsf&gdSJPP#aQLePy-V
zB71AY&1q%!-F=n8E80<ui6OJ$UUl*&t%B4G^#B#A7g+zV|Fp*22)<c=ANTaXlpeQz
zw_a_;=tBi%lv@QHM71vNI599Ux5aM@c&6V4K8cxB<YEX7l{Q6_Hfx&7nv%ZE-3pb;
zYI;6SL_GLCShgWxZKno#T>q&1$^KL9KWq#fi;{2FO+#*DAXB`A>~{LD#sgW!pjAVu
zxmJyW(;7dqbwTh;rafSUSp7rnebm?b;Ik3pJxH-wg_p;6a}CE2DN14wQ>OviR_V7(
z6eyDPAuqdZD?U=oeHTHW=xH{l<mQWvxYkeZB7r(k%5wja^_z=coB?WB<|k})Fi?pj
zD#Tw~<l@_8%-TPIrNjZz6%ub1`A<hV3H$98E%hay%iUzMrj*~N0DkF+u<!eJ#W&P`
zkc@;qxr`e4u(GBFtMa;>W1C{dbH`5y;J_Zq1aFV>F$FV=O~&YUyv6dOh?>$M@o08a
zw%z)FO_9OLgE@pobFDdjUnbxuX_Etu<pidhYdr~SaOkbWy!=rS#Vf6Em#hM`F*-V&
z(4xF3{DV8F0ilJoN%wg{cwN)abw?4C5E0aJEvK}$qf3^2{+HB0x8nL&@Dp=#y`-3J
z3`V*lYpPa^G#0EmadzVDP&1zraQ>1201H-&Scg9hcg26@$495!Vx9*^W0e{`I!vBM
zpt%#fls4lr$IQT!b68=a%IWH0%b8Hj1gg7p=mZX6rQWEm%i+<!@Ld0lE}i15w!P3T
zUo0^?=c=(h1~|R8yJicXAiXa!c87LwKh$Z?t(cQ)os>h)uxrOw;B@^s&ll_ozqeTZ
z8!JTeQyaPn*~X@0f=dXSl=4480Ok+L@XwnJZx~Dds7(5*5wTuy0)5a1;YL}rGA5dL
zSb(4(<0|n;QK>-$`)Uep;()bKOu;u7WfwD(z>kA*DmOmtdjOm!T*avG+YxjpBU*Fy
zvHVokfsU?0$p|Ez`mQGW@t>v*E)JF}U;^L&Rd4CKlE(U~dE$t^>pUGH(Z=NP^V%yK
zWIn3%dfb|<1ypN2nu%zX*n}PkCAY48+>JV3Viy6g>2W74TSn}9VK#mf?HuUu?ud8v
zxcWcrvY7_X!>6aFE~L0Fo1ECE8gTFT3K_u>#iblRkD1+15F}&PT?e#}CQXNR=k}Hy
ziHrwcfhG!EvbF)6<O?x#SgQ?(V)ElX(e-$0OoX+<2fXdR?Zj(UV_4&eF8STzM=Pu>
zOsg8hj=fCgN+c=pA!w_{eRzB&D6Lia7uo&so-~nt0fpjAZ&OcDUmDNy@|Cdm7vmZ-
z(o5{S<xKqBMF{Pbrre+DpeQP!wTjeKGGrt1Q+ne4r>wRaX+hoPh+4m!dR3GG<U|x=
zTP=$@9BynPWRUpfL}9<5_mYjhBM{X4DwZ<|aBwVsP#PVzaIcYT;S>jL5M7!9yR9Am
zBGV3Ob=A<B;94S$%f}I#)7z2;CYa4E<55Itszc7gIq~ie_YqZ#_HCS&XdtW$Y4GIg
zw1uWX){8@b#9nS6PX<)lYJ4z4f7+wy&XzDUJT*Oa+Uq#l;D-1SCv#GY;jGt#zSygx
zyZ2x)D&>q-_71PCBOm7MvhZj}L<8r$cWuiki!5MA+Uz`0@UkMpZj&fZtY&5n`DAg-
z*8FS;p7Y8Q(<GhmUsbDl?BeCmJkC$eni!UTHx0<Tdz%3(7Lnm(i*SifIzHR&>`NGF
zgBm$&b6~H`rG8dtlO6U-(gYdD!k%|7efQof+xmht9(^*RsK9uy_cfcl2;bU5k4RY8
z<NOkU@^D}aXV2F@SWULZUp0L%cl*Fk&GNXpi(^s2O*FhQO^#Cfxu7wDrGQFcj8CwE
zeOCUgH41Ovw)`Lu)b+w9_>2S)s{1C0*#OU+uH|PoVl=JQc7g|)hcDCU-ELYA2#bP8
zq-jbE{<J+<;2STssmc~PsC&PSK?`6sj&j+3{MDPW_8?5U$|l#sFqgdB*T-#{K^GNX
zbQqTJ%V;dzU4!1N&k&PzJG)%T0IskXE2h{*##rb_P3{pf3MuO#?l<TuyGDDBGI{K0
z9rtrNs`(5hV<l9m3LVZ>nqyTuZuck-8B}g&Uw-lC?9b=g#lxio_RrT7Dug;Rm1RDe
z^1W1g1EtM13J^Z^#<Vrppf@@}Nm>?kZ(oiEIAtRDm<y8giuc@wqNf6L^cQ|XSUJ1s
zW+|8RlDOn-$GAe(rCG^WsiWwhdf?1GYnuM}7i%xq{gNL0{Kv_HfUsE_`N*Zj0+e~x
z?ZH)MncfeXRhH-{#8ygO>_yfdBBR%lTX=+;Jm1(I8KgBIw3(TI!g#DNezGy78rR*C
zD%@i$Ypjc4X&#W^9lX!j*buUID4Q_(Df#QORVZ5*&hQqUGsVGlT6Aq|Tx-grg84RY
z%lDV$T?B89w=`95YTrju%-E?CuCd%}@mbxeNv(Z%!1AG{M%t%>W$WG-T8G)y2E^=E
zL%+l(YvxRl`^v55y7Cj7f31m}Y$OZNnh?<96a!ilTtBnkm*rdH!o&qh!sYq{&paY9
zuRRNwjl$W^+n*Ga$$791wcJbdu}ZpaQJ`7*BHH<MF#e6EbEDauIG2qYl5!-JomG*H
zGBzAYA=TK8@8|BltG=#7y0EqG|0#nwxzm58Q*iwhzPZ{<qT+9tn}7d*gdTmr)koZ?
z;A&v?JO&{<mY*Ofp<`=S8CKKg1*3~{Hj9yCtcyBhdkmRt32FV^)ve~~y*38Mmvgx=
zVAiS+tf=WPRIU!UY^ZNZP11-rt8Q-V(=h$X=a~JIN1V3WFg{mq`-%^Hq8AU?T7lhN
z{<LHi!4u|P`s|uo%WK8rv_;en*8tuHI%0?RmKMj--DTU!Uj=_`G)&a}I?~i^dG@Mh
z`9o^Cn}R}MMvoA{jR$yWt&!^!V)o&=25!tpwEqodvU#R)EH^;2dRv7^9XTDAuG0;<
z>q(cGr|47w&$Rpc=)XXrF^t?pU`0!Lee0CBy8#<yQ&ZP4ax<C(zPf-U#XUa9ZWD!Q
zvpwD@yTd&k=7$O`q1ulM#~jEChSTpcoSxEgf~JJF2{?a=U?||RdSV`5d<7i|<^6JJ
z){B9@3a}|E-E{7_$ag0;Gh7}h%g)BUaP-c&C^X%|MNfVMGyWN`Bry@9G35RJtLZTU
zLZ07P$LfQn(E)_HqP5X%h#9v?;ew76COO=du3MJRR0m@B8&wH!4Bj*0j>=JCqqE^=
zk7e->J|#zUrPstnu0<EuqP7~J-n3h>x1d7qh3-re1#1n~q8?N`GmIM?`<c2Xf)jWl
zzFJ1YI^#zTf3cLt%eR;sh554X9{y|t#Vs+_)-e&dC(Hr$;&JWY|4j8NSN2xM&-!sG
zkg}3)CGsyU7Bgq>Z1|ZPcz<ef3xRN=FVnu}P>>1v{WiX2p@{P@W=Us)b0XFOrt|9$
zsE}`<u+7ZRCO)CRL8DWT_eOsoH@qB85}R2W*9A9xyr4&vfWNvL;xj6J+?vMtm)U>*
zb-1MWUvz$2NGyQJd+}I(05_5+)Yq2GiVD^f0M6l&v(A=6nm#`18lTZpu2^$;aAo0?
zpmxCbWj!mYD|SqGyJCf}ewuV2&&tf~^C1vvfroHkRD`<R=bF+@;5Uq9<^Y$Oe7jJj
zJ2MAkFAzY<tWG$)p*GRv@x8tOg83GEd|P7}A9v)7atd?_;;c{)oajUyA?s$hzDGpT
zyxte&*`;N^YL+pW?F}9VOBY?VNn9ur-iIYMuISf?tpxnV8W?oZGo2ocPP~rS4v3GH
zZ(p6Ss6;mTE$!pko5tOd1cD2QC#@7cxHnar1FzGJ1%^4VG~2^$F<s@$x>?tzBJr_T
z1X;&r9VxpoVHFyQ9S2X9$gc8v*oQgS@+gn!1fz|R%F(A?B#kRDUpZ?6OY`9y6DTs5
z2YSP6Aqinfz*~#XMB9Cm<9#yw4Hhc3Zgx5@(F!CT=3HOKmc+VRo~dZ~GB;PeE9dMP
z`m!74q0SCgCz*@IK{ibXpOLRrxxp5<qo+*hJGmdKy2NlPSIEyFPj|9OPhAiUEXprE
zjJ=|d>T^^tp;&Qcth%U*a$_E9hLKesia4ptV9T!(^Lc<>vE*(`cm0@F$wF-F(o-zk
z;ylvc<KCS#z{h3(xE`?Dj_;S3f5)Uszrgs}ypA+7qnB28**YNmW%z2+SCH)+rBWwn
zQ;g@5G5se#uKFdq%Z~w5n9O6%gZFJ!KO}91zJ+kVL`<weg)S&6cyXsKYNS5fr>m31
z7D^H;K$l76$7Lr9y@pOdn{9X{*wZ^dl@^Uz5-lY&RGd^jbf%OExP4yqJKSyCP@no|
zICb2-deya7OaM&D8#g3pOmk2!e-|~Md+><(wOUYfh|@X7?frD8X61q;&or@cw{}4G
zo0oy)qRP^|&E_QVbo_|f_c9q7RSa3ZKfhIM=?3YMvCS5Q2vRbAO)<+erJou9UGWzS
zUUFB~OvGk@i9~G6o($fz<b2=0<X-ZoL0jGVV_2ibC($8`+6hM4XGIB?Fv%AR<Q?&y
z)g=1IA15t3L|?#q8>x=Mba}Jpmhhq~XLMQ*bA;>|yB~jvu-i{(ivJ}QDtt+ls_vrZ
z8gLjr>ToW5bf!-<oSSB?;vxS>ysd1OcU{P+r#Vv-^5$HSryT!~DXrJj-hQ&6vOz{N
zJ%s^cq1{r&KN#~Di*Ir@q&KE(O(yglcpy!>3EPROe%IAqNVI#>^0Qf@ik39t($$P1
zd!h0qiKe69HaLYyYr@Tk<;~@yK2Wh8j?ca>xEJpjIXS#b|A~yDIyXQ8%L^D;I8(86
zVbPzrz9*C9z+O#V7wH5}`9uD#>7kh3k8mCJu&yBQr(!QEG_J^i&}A2f33^-$-3^@q
zuOl&OURitKgRG@n;jt}apR8~(#u+JB*Ne%QRmpd3c6Lj9YdmSctrg0<6M86|DC(E*
zaeg%EmkTfr)P}unYpsb@JH9COE0Of@KGs&e)J#~I?^945?TE(FtTu5E@yuKgG2Z!v
zyN<od%q;%DkS6@UzeBST?kyXtD9V=drfcrO&`{h>J+Y7kbw=eirSzvO=8l75ylsjX
z_j*)}<adBdA}sd;K6ezcZ+j>iS2a7=`uj!4FV-OnT)}ng9l>qvs`LxXV;o5)Eff%c
zst*HS4Pogt)J?E%+=$ilXi?@{m3r_<;xjZ*%}V1w2&WG`qhYDMa(Kso47(xs&jz;a
zK2&!pIIJiWm-r2GpYx7+q-)n55|xSF-Gw3tkB-0R!f@+ew_zoS<MU0+D_6b-=A<o1
zP6xe+PrSDy(6MX0MRUHOH5R8^{H^thMdszv>49e1?-bx@Zvjg;)3+6#ySJKc?y0NI
zIT>PE8)hC>8*V@`Oct&wi!nh2UTYcnr20N6?9WK|nO#K!EYQH~5V%IKEUt%3puw~K
z5A~Q<Sv+df1eW~BJEqnB4(I?p|BEI3b$IA$m=^ClT$(nZ!s~H~Aw#`xyy<_zPj_$H
zEJu0w<&WgBq^e<K$9p{jS&C!c>#<1rmW_aiqI+LW^N*L0eEHX8xf3rux3L!)RkCh2
z(;6!|06y(flfym0eb`dNV6xY{#R^iP_>3-wdzjj<i%_Q2q|6BuQC7^gfL3mP^^=ax
zb6&=%1zvN&ExWjRv%*~GbK*A^dKjULzQE7AcliClh=6srQYkqfg<drj?K)T6)whw`
z<lCfswp10nH$)rNy5^&14Zr~Muq54BeUCZdGG}E)`cDuJV@*ULz9V8Kp>?wO9-!w1
zHPHf>@D82GU8iH$%P&#py=CF@!JnH#6MX5j$|uH-J<N#R)b$sv(}R*ho)z->{g5_N
zD(eY7C5g+R&GZ9EXbr?RQ<uJ=+Sz%f43Co}WsJxZjoR0(gnITsD4Dk``Y~#N!gxnQ
zRbYd9R9e}PQ<jYUTG_Dn<Et&cTdzkIk+u91CrX@|AHBoHoNo6<LbQgD>%$LZRB-s2
z+Yc3gKvA<#_<LEl^mo6DJ2@52xA{$qRHJ)s970F?#i~5a0yCDh7e0`94R|SbK$qoN
z1bO@KT&Z2-2kp8DA3}0bX{m){@XD?OO1I|vMvaq^y^xAsFp;lZNfL*(OD=7!z)3Hd
z8q}v%&~===hv|}!)M$$!tNxnviiBN9F{%rOOBHP{G%?=j6#Zu<_m!0LgR*K_(l?7U
zXBs$(S6X9p%AL?B+Up}BkSQ9)6Q{pezVHX`y6%xhyT!zvy>m0rae+zY?TB9O+6(#U
zxBAzoI>+zAcn|y`&7xu|G@Xcdsq9bfttR46UE+EIFG;HNZlAZfKl!ousk7)uXTivp
zBg@kJD3t&f-0;k1vVAoV+Z7(7uQ1RUQwWsZCp~P|fL4w(L@iES-}P1V6JeRk@o$k-
z!aly|C!=p~KXPkD-cxD$omXqJ`PTR2R>ZTI?m#Kr`#*R`neYfeQWV*>UH9FYiL?Yt
z-qdJ6G950R2s|%qZXQs8coj9bX@uZdo15KK<whl&_F-YkF;?<AP+2t@wxP*&n5KyZ
zwjek%uyxa>p!akpJsK^Y!P_Sjm8x%=#NF&XT2`^aH`(z@rh*28CB*1vP5M~!r3GN@
zF>mPqWA81X;tIBO;l?#sa8GE0hu{#TAvgqgCjo-Hy9Jj<f`lN!3D&{g-GjTkyG#C)
zJ9B65+&6b--dq1#|Ga-qvx?JwIHyl-s%l&9Z|^*DOJeJ{H)Nil8%<~&ZuK3?6E|Mz
zN%DP6p0ipoOR1ftNnv><dylcRmXOslNk}xF7e&&Ji~nAWR4ht2%=msARS`$t@KyTO
z6z^cX9!I7Vlnt8X`BPPI;cT!?cm(YCc1lc$uA)xpQ>^iIqSETtM6gf~Ce88CRpLt`
z)u$KaLEU7V{5n*8ZZ+@fPF;gbFMH*>Gwq$PT!`KplZMRNYzyP*6!jg&@w;V3GOvn#
z5c9D?Lk<4fjP#%jWc}25tO0Ph3Wo-VtTa#h4^Y;DbI6R<_TW{w;GS-Bv1d})6Ekh3
z#xt8IFQvxwc|GC6MD3tPOr`Z`^EvWC9oxHDUPT`zI%<bG+i)&H*^W7KkLpIFCfP)%
zR1uc6uFFmbuqVrQFn_IW<}!mQsYGry6OP2eLx=c_lrjtLt^5y0t2;0*rhyl4?q8*p
zH^zo(#t77wORVYDW5)GNl^10Bq0|3&Y_L)vOfUG8#wFykDFIWItEQtOOpREH_yK&E
z(YHrxWF)d|m>ADnc|mqsenJv3trO_MBM{Ai+g%~_l@MyRGhDt`PAvVR`jE|Uj6oo_
zPMF$MAo4Nn`;Bi0CBcjr|M%T`uOFy2=PNa8U$co<bGo;Ne@TCorlETUTd;`3d$)}b
zcW(3To_?|FvqF(u^VHnM_F(v2SALW`Z%0L@fZ^k4VC*ov$8Qkk(@;9jXx@0~rL~UI
zB&+o&t(<pdw3YV;b`oI;!($*!p49VkUdl|ti(+?+T-tfcobjK}#so-K46wS)>J@@6
zLN_XX*-194welsO)$*j=dIkPET1OymEg49&hc3RV>q*@%5gsQ6O@C946OHR3P&$gB
z)SU87F~>~5Kpi;c;lYIzX8aoWV&I8gBO}})>Gxe0hVIKx`<P|hO3<7Gv46uqlX{!0
zlkVe~e8dz{vi7Hz&E(`4qF=LU+3!icY?erq>Ggo;1Csg9T(1*d9nOw^c}h5w3_DC5
z*KeujLuLwj$F|d{VM8+ebtJPWFWzy*TAh4jUQcJi2gz9Uq05nDJ#g4E?<A!-1;};b
z2X0Ou!!CB9`3<7B{A%1&Mj_|?PCYg?Y2!`nAleFxlMqUT_f#&3Tz7XGEpVZb2uOF_
zruBw9qaFgd^RU_TBRHF8&Nh<8mL>nV=Spq%g~R!Z;XUsZakdf8DHws+xej}<vDawX
zJJ60Key8rmol~ZitdVQ0i6Ib@cV;?p|Bl9+_z>8@O>jl4N!K(6aa#2*E4n|au~cT5
zxP6MuU?b)g`b-YpRDW>Gq9WWY48g5DeCfZ_<Mv3b`k46`Zy;)0<t2D3_><2JT+^Un
z#is20s+7Fc-6;B|bbPh2a=Vk84zl}JwM*nunB13fBMyz$F1&b9o;$jV%_Uwme$Voz
z%4@&?djTe7lNt&@z!rg-`Af|bL{B%Nk*#wB(VuSQ$kox=jSoBAOt$&rZdq3ShPoOO
z;q64q)4C{QB~(-(Vuh_1<<)U}0!ibY`b>}`mbGyNCD%M@G$J|HqpYEttMtW^2C++7
z=lBKPhM6RsK#r5Nuf1tjQG%^xs^*5gsrR>p{#ZtjmQ~}N6g=-0>s>Nz;iKVH)p+ls
zE&0}Ie4S_{<Se`@a=aj?uYXj|?ebudIl23~ptJzq#D$$@1ZRfu=Awc&t27z0+>!0p
zC+Fi07cht)DTmf`BjYN{NI*~eFf+%DwmCmz#*6vnLTRq2z&l%!d-T>m%)pO_u$zdY
zZ$G_i#yo{GDK~GCU%tAExLcV^<tEkiylC@;x0TXQh4j5M*C4R(W|2uyFsUT#uV!4Y
z#=F3=!^i2r75}Kq0##q}jgl76YE_|BLnu*B6pJdecO_+eLcE3EJS8N~T_tSkgbs|5
zPjz1(zE_xCubCTs6(@||LxyBsyeVpJowG9PggmbI>afsZDWWguncXcDuF_r)!AAUp
zS=GHrFt9*X`%nXz2Hf-N>dq#=2O!p%58Ot!y$@2u->_jh)1X*Wh`392wX}A$&)ZSa
z(W%WioQIj#z81zx97UG(41K5p!WLFY;Olr72wLw5aw2<ikJL8kD0P|Ypque`>Oy6(
z+1)Y&VrE+|rUsTQOMa=Lp?(e;0gF=!l6X6nV7sF6*p%CbP6J#Z8J-3F)VSjKTz4Op
zSopbWEN#<xUMx@}jYP+d6{ql_c<a>wlW|=u3@z7AXnx9vdFQ9Nv$b_WGAv=xzPtMU
zK_(dyUL)iC(NKK;a+z2n+_cZoWXEYA{^%<?nWJ^33U3Cz1GJ~<@TH;mjI?Q4wT#mm
z>~GB0k;$AuQZ9IHCNR?9py0rp3?L|s=SfN%0Lj%uR=+>d0h4zK2q7nId9X=n-Km0*
z?7!U(Ee1_{3D|zGs;fxcTGBDwkTs`;dJ%nEeOcLr9=R8Wi#n8qLY{&8-vmnazZyUP
z7UIRU_(b6|TE87)bs<Qk^RukwSFw_H+FE4pa$L5>A%6f~wi&2kfe0}`R^u~J1vfh#
zck05I!p-KHV~4Adb8!n3&5AT;AX#>-Z&0vg86u7p_1D)W;K<Y;T|Tzczgn<>8eG;E
z{TFTPHvry{b9$kBZ4Pz4F6<|_AM(ts12!VU`SaQp23LfguU`TjRdWa&+kNOyTB0lO
zJ)u|@iQ~Gm*y&R&j1kGII3-)+sinmJ=^@ksB8YQM<HiwuD&e3uuL(&m56x&hado#-
zVS?M7A0+0VKl&4JsV$m$hjNAKTu0PTiT7Bve#cfzQFz-US4-82zx}vs!116_#of$5
zSqrDHL=X0LGrf&BkT6$vU&5`3{{aOeeE$@JYLr~hg(a;MZy``R7eXciG=76jN{czJ
z!&2(`pdlj-ooH4)5w)MH+m4%GDLr%<wk(;nA~Z8;v^#u*;F-Hhf+U^sKi?xGPG~np
z%<X#w6{yrRY()CD0$WNYdae_}mF&im_zNK@b7}bsw7G|keKAJPKIzGSqNa)3Nv{e!
z4z$(gvwg`V)O_J*2o}vD$j-8UWJ>kbRR%|;#vg9&@5Y?7Df$$2Qh6d@L<y)BcKcb~
zi`D`N<prP|1<}EQ)C{%&h>z<c_C_aDcMtwt$ugoY(mosh9zQ|2u5~-DZhxu1gtfy%
z;!E}csdXjTjzrP)=}uq@qNSuw(8rX)zDtQYeQ5$c015^(j0_Ky*<V_rU+@FSB-gv8
zT!PKR140W!e+sqtkrW@*cz52yU>;Y$0vq5iw)_gQ`MBa?ua3)P(i3^HQN7qkANbso
z%(=RT#)|TGi5X-1RUfja>FP=wWPVjHvb@`^_ip-0{)x9eW2D5K5Mvx+_dPq@GFSYU
z90Nwt#5ei00U0*tI<|HS6O-<*l_UpSz2)B707%_QiQ^+8gmcbf_M^vajMl4y!N9sg
z4yhdufnPe%t8a8?rM{h%tS8GM15vh`0ch$7j++YX?Z?C;^q+&R5~z_drHM&6D-jCf
z_Bihc;Vy<GUd1U~DmHkgqwMQ56#D#nBCfm_HFrrOdLz!v_H|8_tmCXpT~Z5c68nL8
z0iRHDZ!%%cH!S^C<M>hD_>2yiC(POzN8F$SsTL<@8gr(`lsbXOr3}<?SN^Q$4dpdw
z3Dtv_ZU>epLYyyp+mx5u_g#n?(Y4jqoS9)gvy_hdw@0OK2-h-;>B2;@BQKksPPfAZ
z-V5*-iLpA@eyWLH(y~#v<PO$ci<^_mQ+P?M89`PHMkd*^|E$q}7~@7E*Lt6%dy_<w
zmX{zDnBV74a9+fC`)OGE12x6efD;XmGQ~hOZ$d>3nqFVSu$Sa%W2o{f>C{&1(s!LS
z9u=(9(vcJfYtsM*THS!I7%^1F05!wzX2Yxq|ATTbk>&|b-wL-tg+v{1o?f-!^}`{^
zmDj+_Z(;8_+Aw}bn`JNc2Y=ulFigFf{BKex<Nq`P7A(K{xz8A$to`G+Q?51cE;Oim
z@Ir`2A8#UWH!5`y621`v^+q{hZh(B^IxNkLchytUljy#gx})ogydG;<cgD;|gl9)x
ziJTJL{2WuZP<7H0AmF&BfUu~$;HIM**Dm`7cMu*NMvX#4zfvm6%iG%rI&-{$bY#q_
zci&o7j)Zc*n@q$j-^VeTl15o%fzQ*h0}!eWH);y~M<_o8d?pd{m`XFGgU`m8hPcg2
zS@Ol>7(Uwdy?oRA&v=<YXHzgZ3<p{Q&z{Efg0fNLjRe|=lAdQC)0alQBxTrpw(nTy
zZ6(_``feUyTzb~vidiY$&~1tJ%#+ykM6IYpyEiAwsAD4mSPJ}}r1toY<EtIm3gkct
zf=RWjr=KD@JE@>__M~PXul?O)$NdU=;we^X5_h+@cP7r)EoPbVo#fH7rt%kO^6T8X
zK)GrnyfW9Mex$Eq+sy7IR(=e*36l5=sWo`v<TMDSqd?8KLXJL2uGn~CfIQ07cb-D|
z3EGjY$cdS(wN(#8WzOcjg2woRh2ApO>s&)5Q~kYa^$gSdPv0Z1!V>3jP(_$a(#ndS
z2O9+jq0r&O)qwW`6G5ISev847dUeOA-rk4(P~T8(wB*+*;upRavXb?I*QY2Z&#L*@
zX;R*^KW)*u%loKWk-LA&JiS&-q&FVBIDC7?2aX%8bd49qd|vT!aWhWprCL;g)V=FQ
zK_A;8b!w|OHn_ZCks%!MGU3FRG1K{nW~;)SE!s<x*JukgBKU6SVCK$eMRg9dtqUAe
z&2n`&*)UzVuhv|87M!H^mLxWn(u7>KL9X6;M||nx8fmd?IE)(XCInPAUix_}-a`dm
zswWFXMBH<NTi<+ri4r5oIo!9TO`N1g;Wq}-Zf$8z7;(>dtkqYlGNMSMmVR(2m<WBP
z=<52y{YwOCB8fxNo5OkuYK>neQ?|j~Ds8BN;<J;qX+d90IqtYFXsJ4x9mb^zv(`ub
z&NIGTl~#2S%ih$fm=sKAUq{=)GNJq|o5Z`fWNqTV2{i2g<^9}eEvRn!+9y8c^|0Ve
zG-lfX&QD_KZL#%5Oz_2T$#L94m!RniFUVsKm#1Zi?I|*Du{o?Rs;jEeeo<_OOc=q+
zstzRp?lx?}4*%g1U;`1d)_KcwbNXg?X;F(M`;{(ZqIS_0^});qA{{umeF(fWOTo2z
zK6A2q@~VmKksijL8lBD;7+w<L-GXm58?_LBFv`ShEohM(>WeZr7^Bvv(2H_Z$bn0o
z8D@^r5KR`;1qW6S8l1z7=pKzB1=Q0T&(=B|1<1loVon;<-C;~8HIWzZy9(#~Px--T
zBDm2Xo~=oM9Bl<gJIP<KkpGnXX8fts%(!G8LT<VA;%NffE<`v1^BHoprrfD&s+Y)i
zsHk-4g>5kbF|U%=k&4+Il3Vn7DG0y3_JfrNa8;i!KEr9<C6<`xYsq^4*t65oeg_w)
z>rV<VOycrFLK<OD+-r6X8cNA{Y8%CQ&x&P1YOKw2(}^=9XYX=$OEVZh$R@#Rv>>8S
z17+mxKXP1sqCLfet$8b5QsG$eybW64aF1_3EYz%?q#zJ63Q`1(fRqNiy<>|Xj7}uJ
zy3*F~;pj_abiZ=j#LF?;luSlXD@R(W)BKw1;F4AnZK`s!WLv3X|9xS{g?*6^Dj%WJ
z%r>~`Vsri>h~fjLEaO+xNc+Z^I#?V%U_=B>dRdn4vlIa--xv-mi&%f|an}&OLB<L0
zWni|)@Y4$aiL;>Fi9xW~gLeLZyCnNRm4N?q-~abjzW!$n{$~vSXAb<EIe_qc7Tv_g
z*wM+s<b(B}ceWob(0RDf-=P0_BOrjzs^a|7$=%KbomJZUgXy1xjgyIkovqaeClhoh
z2WQ}nhPknm89F-~FFLD~iMgqn6FTP`Hgr}|TPs@!6}t~cz$IcPF6Kri%98KUS>KsE
zIVzesh}v4)+1i-cIH3c#smOhBv_$9Q1|F-7&MIMU1v~<{NmNzL#K_hdxc|M0jVbU9
zKAyi^AtZ$U&mI0f^Lqt^BO@U#0fK`Ef#852(C>MWC<qx52^k3y85s!~1qB%u9S0p9
z4GkS13mX%M2%ngk2%nIUl!BIul#GU)kdT_0n&uT910w?o70VkI`Zu)n4D^4#1P%oS
z1sxUrIXe1tdQw7C`v2|M?^X~lDqJjR4gu~Z2p$&>0T=FfCx{B@ClcIWUZ8(|!NDT{
z{Y61VL&pFvsKNok!yzERBO)LnAtC}-djo$5A>tz8y<ihTey;QZ<)uA7yMJsZD$TpH
zHUj0*6EMd|hX6EmLLy=kQrcH^^bCxgT--dod~Zd?#3dx9q-9i8)zmdKwX}_lO+J~L
znOitIIlH*JxqAeD4hjwl4GWKp|B{fHl>9X%D?2AQFTdbNVR=Pm6@cTct8ee<?CS36
z?du;KpO~DQo|&CnU0dJS+}hsR-8(%yzqq`*zPY{oLl+zf;h)F?e*Y6;e@7QCKo>kB
zA_5}HAG+Y+U4e#xi-`1s4H-{F3FU+R^Ox-YsQB+<Gt1i0XgHKl2tGQDq7#BSS7}fG
zkoFhK{%eE<{2x*FFNFOoU2`Bz1UO*u5O6^d(5><xt-11nCtLR>P`6^NI0c-(c@>fn
zDn>lOfrHixiuY3>hj#;z*FvC)2j#2jCHX}-o5qNSgfxO*^y+qn4)ftZL5DPSGwVAn
z9O7e~dVSx`Pi8ue*a+1g_cIMQ^@g>ASFphs1|pvqBO+~!cz=Tsym-bq(|Dd3`7u}|
zHN%gG1J?M!ZjC>2K08@4J?nqKr#@=yU9q;PHx2oiO7Z~7wYAA2Lsi8R1i{xUCesKu
zF+Eoe-n=viN6+SpM13z+eaQM*!a%=Bkt}1EAS-K05|w|W8A*jbi=F#Ll@=QGCGgQd
zf5q3MpY^1KuC@VPWXy1+5kJEs2_zJY21I1o>pmQ}thn6Mw^ZC@6|1KcY9W;R=la%P
z;lw@^M(3~kBJH`3I19xhIyCdJ)V-lY2enJINs6Rm$xHWvr&{KEPIs031gY_tE87)@
z^87D?9MukU>Yt1Sn5kxcJ=j)Hc>J-S<!1b-2jVg!iU^;OZalt4-pTR`g6fl?4`JHR
z>`mjp(NSIXndf=)|ENy&o#z6Q(fBOsO|L0TtUka_7#DAdR?C-nuGR14+NuJygqAIA
za=JRL$%1-DYT5fX(@7+FOa;(a8l6x2j;o3eMcW7yukM&`eNBG4FAo!|X>9gUxp6o=
zLKrXXx#J}7zJ2#Fd<i7Bu<b(cB4rjuML{6m*H-?)AUGMxhW|mHL2G&NmPc=lwUR>F
znqTd+h&!tCX^2MmCMKV<qy$Qd>GWiMeu$Hvyw*4MvErkL!z^=Bf%h}r3sP@7zLVp&
z_Q*4B{RWZm_T}94XjTNzA5@<%@&!<AUcKvaG6Ki>ylavcYMg%O%4<SKtg0l={_fv1
z-0E#Z-eS0gbX^g`tgj;IbF_{TY*DGz$pYCOGHZo_Tn<XHsZ-B_a_)j2tJ1P;>uO^^
zgkc~p3<@LA`S+2h+-bB55k+*Q6IWE!1}xu;#X7p}$Ua?T;TT_w#pIJ4H=|)nf8{4a
zbrf{rschm`7-Jra4l-k|eC(P6bsiZ_lz|fkoWUoc9VET^nmE3EiIz@}@fsTx0@@n;
z+yMBYU+7zh;O2(cqszqo=}}DB0|ZSzikiKz97)NIVJIbrB~5-{+KHm$M)Yl%XHLet
zQ44bRz^kd|B)YRI0RS`jVEr3p{U;ok+rrQn7W$}H@lZ%(iENj2AUOCXZ^l{fy$=Uz
zpTV7}Y)#S=yg-@)%F9>Rw^3x5%)UL9ESD<pb<AZ<oJ}YLM{G~>$#lNo$eBRMf`Ldb
zpX-dJFt2n2M}nLQf?z9Z+j~>Mt$pL*R0~Y?Qcg0<C;MUm>gJFAgbze6?a_cOM!6xo
zt0Ncr$L>$?*N}#rgp{SNtFt#(mhjh1l%wNKPR&bxPQ`MBYkQvUl&($+jTmunNf$s*
z1SN=dx=AWYBn*xPvROOgFE^g|2vuz?lRgNVJVw2$ur&6qjOz3?uRAAuRB!jQrlasG
zYaOA|zFgyN+vf6LixL91bY9g=#O9Xsd-ZlCES|&jA-cj>+sviLLOIIL(g<K{hmd>L
z&bfrF`NtIS*A)61oB8Kny&Q2qyZSj9`j#&%+5WvfdO={XFVI;~R;A*UM)NiWDQX-%
z4ez8v-tQm3xj?>}&e2M9#&w*y9~p+)ci&x`5je%M>w{P$>Ps+`{)0oWuyv#gYf`zi
zxad4MGSE*F0Wp&FfYqR1Zn#Zx-O;Jb$g{7xM;XeDcl-lfQ+<kuxr05G6E1E7)QY<#
z@LwxYkqMC&Q?22#?tZDZB)>Y|B2%}jX$lpqB>H^Y!e-sMeN66r)ulE#_tPy-f=z^Q
z%6fJYT59pxaRxO3T=}KOfyUspXfEoYM?G$CiFk81(nc4kH1}Q$<^WmKvr%|-DCL`-
zu!gXddQ7NhO0ZducnZoy+2@`<McJV|IvSkjedY8@?Q#+dZCO`O@obxxsi7P1&EX*;
zKN<rj-Er%W@jHo>+uxuSF|tY{Kf(i`Ud@Af%PAclv>Mxi=)t0|-jIFnJ>)Y20dd_n
zYp!HXGc|tY*?sckG2{UaQ*|u)S@|OC1oSk&_^m6MO+LwQkd^Yc2FDKbj4w=TN1K(2
z6hF0k<F16X{io-?nKSL)gfZ}Zn!C;Rl&r1^AdFj#xJ{F8+p#z`nz2{oEci^SR*zd1
zyyknHWfsi;D1u==1mDR&C`EUMQp+`qWR~MjkhcA5@sh=MJ$zug)%w*w&3zhVi2$kO
zp+hxEp<#v&O68c()X*Zx@C1$#&02`_F{%LhHqw8)*4)Y46MwyP4vF+I4cRzR|5`FX
zzaYM5{`w)J&a2%hT@Y580A4AGe#0F^%#xalyH0Sl^!99|qeNF0-{B2T@+^=m!)voo
z*=M(nhNg_B$xZGp`&IxQ0hUY&HBdZ3CH3$3&hB(pod>7W5r3J~*QS^oMN0)rZH9`w
zs46O$D1s>bKpG}s24*4MUMR^P>X03f2UZp4$H~px0bn=pxc2Lyyu&_9`??cpw@q5}
zq3RpJYUa=o84qfgqs_sq-7yZ+p^|4($%+HDQZTUF+22iC%h=M%)!KDwTKCwjRoV1!
zu|<6O;`vp<h@m0Q?Gi)ParAQz&wCH$$HWKR8g(e-5<t(as#=Y8cKeK-qx=RLMmiTU
zVWrM=b*}HV*S?&n((@Xzuu#0#X=<r||8via>X3M3>J!inCFJ~(I}4sE0MLd0S!a%_
z!Sgj_KbLVXk9R^7+g(n-Wt_w1DN9O4wGCb>*|)LhP8oWr_JsOveyis!591ZHi$(3l
z<83Z?64<N0-~Z5Vc~y>X`#NsHtL21{->0C-+7NPrpcwV;(591JTe~R!SI@}%i5BC=
z-tO`c$i<&tE0m3YB0AMw&=+^C;Oh*UIgzxNAGZc}V*Odh!fn*&vpm1CzZL<lM=#54
zmwueGj_JxDB#>O}_(^^~%#=A&LiRJ~^iWSu_nd}~BHFP-n`JS#^ZKrF-`-b<U2Pz!
z2Z1bDk~q(;dfhkPB6}O+M%5a=vzhQBC^u$R)xk2h>RF-1bG=@9cJ9E7o{QolL43l4
z{dUPEXWH_IAwBrHIZ3JG5^EUC{IQ55ULV<I_vVMdzyQHk*f#-tayGZ=PTYBM{5P*M
z?aF%ag2a?)4C%>1C?W>RX6n}5KWuFY5rhs*{oCUWSZ)^A;=4WW=LeH;xHIiWhsZ*-
z@Ox(rI|^u0r@ka4M0?3@B@D{YXI1e9{GHUq&J!ZmdHcY6axl7C!+ao_e<v34$W)3c
zLJVPmy?IP~P|6k0?_1?tZG2nuxKPpYGAsFA=$F;x>J?v?Mf^*G-Lvki^G3W#xNF}u
z2VbnB=COwn$(sp+nve~_a*?ec7B$k=@XTe*S@MJ50|SrMW8#>2bgOG?YoYxlQE#!l
z8Ta|<h4cnb%03t7@))b~C}P@-2SfJ5$H=~6$!hVA<jD5yt5jGBW6pKjKegqYJHt)O
z`G@?7;2MBkKxG$qZ68oeKaJfCRj#;pT0U{6`^0o2JX?M|0l1jZsOQA4I<P@pil1Rw
z_pGim!pp-Q9=dP%)clf_L%j8t6=hW8!HiCF9e#&()VDkTUS&P)B~|-^GFj)7AcOrf
z4huhwwN^bT;|UR{`pP=+iqCZEtugepNQm@(M40q?RNX@%39HqwH91}&M7NZY=~Gu$
zTt6Rms8~rlchK>nh77~--W>6oDgBte`Tj!c$`dEm(TXxFGso0VFG*PL7j_*ToNGD~
z`(6rc6uw<Oj+B6{*fyCjdjoM8$~8cE+U@vZ7)$qA6F;s7r>Fh19Q#$*$juNR=~7>r
zs*gpEY^Dik^6ME&dV<+jZB}raWAbtnNd~?9oweiP*;wChD^hQ&D33!@I*_QSKgR=_
zLpIe^vklDnW_eAIeOq1uyNhCF(%L3F{gd0oJJs$^YwP*24wxFnW5v4j<n!Tg4S<;Z
z3MY=Q__qy35?ENB*ZR1pYKcEA?FAHzJ~v4Dy|Q%Z@G?<Ap|($t#1BA4^j7&$pmWpE
z!Cn9KmAq_zq`~m(yMFFE(X^cCLeC3W<o*tHwx;{eNgc=S-HpX_3k@DeX)Bo`5qy0`
z?>d&)b8rZped36t)?{9xWI`IT#c<?A?0ivzA?;G_2u-eWtfQ+pgKQtm`ns7pdURTu
zUSdnm049{Ho=JG-R%-YyR`O-3ize;P)F`GiE#z);V-lwP?46};=N&q+HivvJPs@sm
zrR65?(=?**bceD#X-q3=z3+-B5MZduwzASj>AUb<C(`!^Rlo$Zt|z1^#aqUAuz5pt
zWAB6S1`Qy)sz;vi@h9=0U)6r2Xq<wK6%+s3wsP=+Px%=Pp__xd;4;vGnqJ3WlDHb!
z6UVC}1U~m+Ham9~u*av{Ln|`37<^Z>2=9HW@HAB0`qDD<!ZEyd&9?lLL)*NML2X}S
z_|w75K13Oj`~DpD@ji-T#^RmOz|_-Q<ps0r*iH(YS3*lh8dN3TKbCEFQ$5(g>JhjH
z^No7Tj&y;}V^H=@y|Bv>Jey}o!54G^kJv_S$aVKj?lz@714(qH?nC-jWBOw3EgNqy
zONNBHJ|JL3dMcsHSJvhK+*8dB3JhWy;C_R8IDx}^^}{%pW!x)B%xJnv8t*uUnwRd3
zz(BnQs(ey2cZm4?Hco;E)3}E(s@|oa+|wx6HM={$x%fmO(!dn>Pev4e6L$_Reiq{5
zSldQo6erz%u;PRO7{myXF#DTaYsw!dOHB8I+`YOwx;Zr(mWbw%q@+-r_~V}oz1$mD
z>li&D>JdiiGJ}A?{P@3UY;jBO)}=4g=QM)dk_8+jy0nPN15h_`JSUtKQD!ngjcWD)
zDjXiSNSC%dGq3MTD@7VXn$eJW!vtg$St>6}JQF9)HLs`H`cTd~ZUzf}U?`DYUB=r@
zX@r-s<Qr3t?Kfhlhp^jFAiP$+TuFcC`3O5i${eyLTQ>J7CXy5~Ry;@`N`KS!C7tbo
zCS$lf^|iB7$w2Ob$N26Ws^pg&_vqn*Y-+u3-GWIa?tTChT7})7O#zD3puvMf6L#wo
zOVuef_%+uMJ6SDII!AkQYE{^~O(_h7#}-D^Qet|LWR$({FrVD;m_YpToqu$z>dCGm
z4tv;f>yW7V8V1vkCF0M`4n}qW42^W0gI*97fG54nrEFtXO;2JP$%iGrHz&6LwNCJH
z4*yJJDE!UhNux?st1<$@ND2QC?|t@Jk&@KVq_tLATx*aNI@`rsU7CUX=jzMg7Z*xT
z1mm)ARB8PY=E_*N)vdotvy6w!A(~jL@O`C@W;-kN<A+o1B2%E3`pL0yK@htRBR10~
zn6NIs)TuMA{fZeUn*Tjf_QS(V;lb~Odm!+79Ed3c^>ienl<Uw@#S^3G#>p~7i6SR1
zrZ^m=+>53tt=Q=p;F0>NM6BCUc5v5+`DVf(V&vJpRv-NA5`N0cKp>l3>kq}ZHXFtn
z^;mGbzn(_YUyeg6xL7fkY$KHFVoQscKW!u*>Yc{%DHCA8J7CiUARl9u9K-36v67jo
zJi-plSU+mfvAbKuRs?wu&AKF_2pFcGYFK01%nQcrj@evN@Ti_F=8SgGjz&tDd@Oq?
zE+=215}hw`6Dl%!^{r4}bMUmWx<UYJG)^tN3^72McYUlm`}8RNPNKYq#{8_Tw&&N8
zBBaEvryGK4k*HmF`rN#o1zX8DdT9&i8>M)ZXfVdLW_jJM-)m7GffOZ1v-1@Ctb#u?
z``^us%>=uVEELIpko;8&LwvcI$31*5^D_DcBd5L*8zSi2b;h+vbao6-E3@P#bG4u(
zzcxhCPcU|NyE`|gWsxb>sF{CyaEZQxkn-gO%h>Y4DD&W`c!Nvt{FX?Z^nH#q`0iYP
z^@MU=e&UJJ!b5zk$jq7EW<Y268t>^e%S2*OMuHf=oDE|<PPmsY`X+XD-f8^!*d@z?
z`<QHqIeMc%1Ql132EtA$ys97=c`)E}R=4>@NnGjQh>6h_40Q^lRoY4=NxD1CxHgWr
zewgXD$=osW60^_afm-dYbSP^A({o83tmRcBM@|D@>f-2J+6Fi+E1gD;9fx^G)(5@N
zn<sKkhcmJ}d|gt2RJvv<mf~MOvlG;~Ec9Zb-J*bfQ7>Q$6O}^(H^G(^pB4es=V>#+
zr}qbn9SPLXWQ4XK9vtF@W#{5RVc1@4>j#zMj{J7&^5`q$0P3!43GyJ_IO*2bKJfjN
zno{zAkRAlCZl%e?7t1ZW|B2~aEz6YV(?oSSfq5n#6Q{8;GK$%)bQ`rs)86#e+o>dz
zwWhaSCgYzL>&LDZ$%V-JZ`W_XtOiR+cf;))aB5UO5T3F`b%%Ss@JNbZ)>U9m%qgs7
zlfdEAP3+wyUwO?wdt}b3s`qtEpQqv;JN%N@ziMvmw!b>tN~#>Rif?FSW>|{=3P2$U
z(XTkg>Qe|hDtQ{omlXOY;3(~2s8*Y%nSil{v@ml{6krE`kA7zHyf&w}J)Axdus#0b
z@J5jB@QB-adO3E<N6mv~;!H5`j><F{x5IidFmj!wttS(f39I5*YeCj_OI#Y9mD#L*
z2WzpRJsTMWc23g+OT0$(_fO~ys+vv?kAsfs9NkIc_GV4(H<QmPKSJsFYlz~_h+ADQ
zb0+&ED)_J?ga~RY%o-IiX3{v6V<gI2JEif%{ixWa5MHazGwL)S;K7}zTq}^Vl-;<N
z%q&Y7XUL!BRP!ghI|%HbJCi)l*R~PgHVJdBI?;WX)&gqFypQ>3IzWGaEU`tiXqoY$
z8@qgYp5ro&22L00sC2)baNtN-cq5Nx=T@9TkFXQ<?yg5IV4#cJg{?1l!Di9g(<Yh<
zrT;cQf%ik~NG1@Qwf>DJ|E5OebA%zKfuQoNOLqh{9wGt)nJ7{#F(M8-AI$PbH(T%K
zEz8hPmHY*1D>DAZc0H5D@ksaN9*C>p39m2JE@7OTh0e^u*Q#VXiKcq?vQA0*Y;!AT
zHY{Yfiy@iO6hXBS)~s;GNMK;T!~bdZBSA#Vv&*<nBwiW(gSCWh9MH?}UFjit59`fr
zJ=z<4I_6tdb>VAMS}$tDI%5aO2#gIKh;e(V&r?8mp4tJ=AYJ=c_d4#yr9diSQAhMX
zGHYm5e+Nn`Zu*MG@Doq9r2^4D?l%>);63S=A^m3oo!d?(8VKl0Un1=T*t$GF#U<VK
zv`5jXH`k{hU4)V3r%M2-Q_YM4v2BO^_JUyBm%vF-LRzJZ<$2oc<Nm61y=+BVF?w8l
zK8J=6_gxw&G{m6Fk|El{y6r!l;6GeUyBToKB-7nj9?sqMR-F0IWv1eF--<digcg2R
zN??CpLspjd9ihQYDBIU0Z`X&_t!iJyHEXf^bg?7y82KgsC3!HT$gl_~S{Rn*#a8$_
zY)y|&%}r>mn#XRD*wy+Rp4Ymrt=m3w<?)#}U6BDSy79T?8j~mX!MStot-k5k3gZT$
z8>Q5P3krJ`ur8J8)-i!O;B$m3l?U+G9)A4VJaSbz&-BhcYz9lnm~obze8W!ML?hEn
z?$<GGke7zwVQS*EgSc7Z>dXjbZ~wE_(qFY9k!&k4%5+aTylX&DNe=kuQN_*%vaJpv
zHs5HJen~`ebA~qww0j-iha<r>gGUVS@x{ui6w-5b?RdkuHgL#DJ@!gADO%F@n`Z(X
zGF$3Ex_v7|wC4fb9H?*;ktOE@W@{_~owd?Ag^vE%i00uPsrI;l8BJg430-%d?|N(`
zy)pL)rF5Jl&>+KMU-?OM%y@~MyK`htp$7eCRzw<=J!3(n?ocj}cvktoS6W#$Mry={
zvFSe?Dv$;sWe0udmeIK)BpaVgn|ry;S0tLf{6K<2)n2^xi64)w*>cO`zz5p`MegR?
z>g;DB`@|jX!^KGV)~<%k-4@>CNc*XHQWt)O(CVoZGtvnnv%z1)+Jne1lm<$-x`pqH
z*E9ETrlT|_GM;nR7FXF;jaXw|^+lcZ5j%PLA*)7`KTr1zzn$(@hs-X~O|YEX2CSLj
zV7_Gb<5hga=GTgY42MEOJ_h}mSD#$@HxdXL8p4G?`XHLSr`&dxd~lRiYvy_Y%#4o>
zKkZYEczG|lF0e`pq4;j{Jza0K$!K2v1}%i~9CoG~EVYijzo4+(n!Dp)<&UylIjOqm
z6)_U1?mBN6<nNrXw}1MH>3Hq93~y4VxNvF^8Z+0nPIgiDE+&>NMw-thN^1ms`LXBp
zaICKW(l$&kAL7s1_13%Il1=|j+^G=;O}FSnX-Cq1*}5IA%c>pP$d_^X9cA?o;`k~!
z|40C-R@Xe&*6nb#<c!gMw<fh26<+^_4>Jcyn?fBP9uB&TZ?{_nvSuM)SUyUu>CFEi
zG-95{GLAiU*kkVjuYiR7G?KiOe*Q{opYuLYzh=A1IDEz5#}kiV7BlY#II_eLKv?pQ
zZKc^)cBew$9+L{(gieja@Af`5R>qUXeZ+O`wi8k&6l_h$9%M&_gNAz04ozrB1x4lX
z@VG7+#FgR`_Y;7NxZzU~hTRdPFIgqbsw4xH)L9Q-{cNtSXb?^!JmX|9Fr3$tMl?32
zlvL`{DCGDTZT=EAd*8)#^>(9~D2h5sehSU~edgCyvuxKv-BsBSqIg*EpfYFLyFR3S
zb{RO0+{_z^d^r=;pNVGzL~AAV-v$r|@CQhGz)?n>3ZWi2E#rzZv+>4=Y!C{+H}x_u
z-#$t;Hg*BKa;+s?Dnu8rRZJfq!K_(I4<)>M=|ZKTXMXHChAS)Qy9S&$Y1zJbdqapy
z9nbX!mFXuKvyOQcQ9xM91Z=Op2m1kK&F}98&fk1S$h>iPV-|2<-A}B)2TS{+CK}Nt
z60)xdZ5=eoBBZ~OcZ20M)9u2{9cd?P;nn6h%k87_$&F57u}phZLDJTRUeCwJrbL*h
z6gW9b+Xd<{H`_O&eI!L=W6zBWsNcuhnGQFz1jqtCWa5kfLpfx$r1_T5odut4y!T%=
z1+H<$_pQuk1<I9im|vsWJA1@*SKM03fW{2@pN)O*RuJhXf>PzBjk5oni3WFJ@R@Vn
z{zOs&aB!<D*X}{aQpukr8ZFmeRNCUpUs?XFH2W0wL30#52R9$!YK-);lVM?yt$TgX
zpyH_{Pi|GuNH}GS*I7Yeu>-TwI}<%CmgH!lvP>TfOG4PnF$3>F$xC1WISseAs#fdu
z>uf*w0CwVMN60Rlu@Y{>qq`~<tZwOQ;`nMf_&}lff7A#LeJgmv@~WmTu`z}=1fz>^
zzakF3+Sv*v95jTlGe&VatV3<#R%LR_wYX7G3XwXMkNTkphT58XKI@DiM*6DMfx|95
zj8X!Ey4-}U-Z#|2IKT0&R#}U^>;n%D5I(o`>k@&qv$bs#oL~L;bmx-qY66b!y&4x_
zKE+c4bp0RH<mC2U-qNLegiEX^Rn09q;GbRYwViZ|<*$2Y94k}3$A4YG(uJsZ%eD5$
z79~v_kuzLeML0v-=nRXt5{x=N^bKPpu16;@c@oh&J0=5SKlHEDpC9|P>(rfVr!}5s
z*^97EGn7O){v3%Y1+aZxw|B*Ku15`&Q&2@QUTyS3Q|vk=t2=@!`A6*wY19E6NT5La
z<f;(W1f-nnkVl!#y?uC#3CilScu&l|u(HnEZD+a5Vx(U=WnC<wmKl+3z3lttm3XvB
z;3j!t8A6P2c%I%sh|v~P@~f)4#HBrk7wL3tedOV4vHoq!*wlgDjEsw?gFJROE$VLr
z2x`+^>iG;ii(491VieTuyd~VXeinv#{wekMS6K)DS54+`j@SjwXub8*Z3!X0Gk4a5
z)tMC;9It5?$Dx-E_9KfUUf2-83&8nA7B|zMt`24FBkk{bVNA{5(?epaPUGjY9fxH6
z06%5R@<hF>t+O|-y~~5m7B_n&Bf=bvf{Jcx$!6$hY@GJp1*Ul_5tW-CIw>G-aZM_g
zae9ew)jM(qpBj)KJm(Rez$)n|)lfvmGOFFoD9ihxRQxIdEl@$HFQ`&1PMLc9<3^l3
zG79)n&P0vmU#b^+W1MuWPBr7?7F3@tE2PUhzH;39B=Y(w)&A82!2i?jggjuTj~N2$
zhI+E?8f@(+dnkwMXMA&`y+!9iomQIVg(t&>@Z9Y3B<xuS!?J5a{zbQAH;G#_&t7e5
z9%iKuey%|6_pfj{@Y${F=Dj9ppDy!K3%-1S*qdS}UwL?Uy5cc-F<Z12P(Od%MG;AN
z+}G!SHv|5QDlheqBn5CDE_XFe&dC7JT)U{<hOqmHDIV23SU8%@=78Lkco<9YnKxg-
zUSJO;O4TVM_q)!eU?J(GL56a@3{SIR7t?$%jef36gEkhK`>thlTjYFCq=~!teMa~q
zO8OWk(Ju&BzT;t$BU{B+p4m$$5Pfo!?35$CwKbg<|MJFM122cI(JGvz-SEM08=M_y
z-?!al?|f*0$Nb#@YyXX2pIyK}f8sFj45GQ#sQilL;>;Q48&{)h%Pun=#DqU8W8YsE
z#{LuTo~X<XG*g$WtnU03ch;ME_phYXi`a{-4HT!5ksA&KES2Zl3tje>%rOgMf02mg
zfJ6kmKkh>yZ<h5E<ZI;#o5~?}Pkx;!2?#^VsUt2N9DnfCHo_)vfAttDHST$0L*78v
zeoAzbJu`=#kt1zI9|B?2Eb$LUDH3H#6ol|Q73Ha;2f0;2{w|eo#4uB+XBrncoRh!W
zTJbmN4Go!290qb5b%2liX;bQy5Yt3fT`V|Z^L&7TE({c7DtOW%bi1$IK*Un|VN{$z
z45))4{12N;3o>iw_!Hd@-a<}v-21719C+9MC_G99;o+QnQxX9U0_AxHu986w!t%an
zo$}yl&6y$^gqYT75tP(lD3e03E2_u6L^1Dza;p|owugev)K$Imkkx{*&`>gDZhLyB
z95inRG@^Ah4-qTAC4Ud477I66k^m_rNc0$daoY8d)EMO+frLE~>?B<$5ngN9nni$r
zg$xkS&<*R_u%3BsXIgjSp>nPJ;yYn<M|r6U9)3x@E|;`O>_0Mv8hawIXqXX402*+#
zAgvi-0SN4c)Bmf47y5j|Kt2a;AGj&SEN??P?;(6B?`|;iE=muyr=u)Z@HqDkZ6<FF
z0-us!tHW#^-|7^<m>EQU$1XzLb2Q?!eo}P;QJYBWuD5|wX1k@R9ty<G79YHbeF(n&
z%2AmS>rQhc`Mu;gBE>0RegYR9&1*#){xP!C1`~c&f-SW#eE~sbqN-Sd>~GobU)k^9
z9|e0>u){8DE5CZtaq?IfS`axX;D?8QKz*qa%wJ=AZ9S@B+a^S-qa(Vy=z`H3kxcli
zY_1b^lU=gzCo0N@ISTdT(O1BAd=l^*bkDP95VDEmzNG^#|GZd(Y{G`T<6%3@zfSH9
z^FHm0eCrxYlYTTcwKocx61B%0Aln3ys1x&oDLuoJvg>l3)rFL^YP=jxSVAJIH1n#W
z$Gx`PRwC(DqZNRW(+AD$`_JbS7c*wR`DY~r0RUoq011%E&3GV|_oOTb@3bC9n88+U
z297Sux&DU%j$PhF>(FPr8qMGkg;Q{iqPeTqy;!x0x>6OwYYcdy6aDNw%T1ZP=k1BP
z%@{lJpOGd%F$!-Z@3uWvvA?E(B2FAED@>Fg<hX5kn(Gs~^)YryBS!k!_vEUVW~`~I
zE8g^9I!(;NMI(QxP3`|6%H*J+g^?le2C~=fQo{U4ey+csPn>fvvH4hAl_+KN(jM&4
z{l}XdjOc(Wu+^M=GD!4xx^0N^Ub!y)=*T!>$ui{iaYT|*A|G8)&#D2NMuX4D6T_I%
zudS2MC;Hqa1^Tk~<PoIF@XS)n9E6J*ix6=^Nue-+TiGq+Rq~JAlGw0X=LVmN)kt}D
zbCh<@@xZ@9rdf|~qY6RNpFCwBo}<9ljXvbz6q40C1S2}^)~-iB6tA}!bT_Jp9^m~&
zg#!QSIMYssUy8@F7yYz8-v@W<3A99tStoU=fHM8onAYbLMIIW%lS^LD{7Z%Cc5w^(
zW*ug(blf$c0^&&*c7zzsg(xCg?>=Q)+j0ug@dPu~A%5=RG?oVTmRG-k4Xx4ntTtAr
zW2bAqRLiR)WKL1$);^x1l8z(##Sukv7|}pzc#p4Ja91xRKMYv_y3@ZO4)a%GTn`Jn
zcAZ)h`jt6ub7Y-zcDFR8gc+G`WzB9vM&&Mz!03R5<WQ-IGD(GVF=KUUoW3_V=c#&s
zDh-%n1qh51|HMiLx)T9b0#gmPG_G1?`}#t-@CSLuTM&^SclqgjzQxsVP{^tFUIwz&
z%bFNzmLge-_CuNhUx8ZP*pc2|2X-MVXGCoFoA~dGkvDOk16tG#2`p0-2d2se8qBEO
z5Z65qXuEo3okgjg>R(McZ6D$mfcV$(1-eX?+)4KGdwztB(Zv37e65$o{qzWX8I&_S
zNpnq&HF5Knq?ohk#y>N>99D(N^iYS%LGF8~u&>VdmY#yHN>yd%+GAv2X@YXQ&%!$y
ztn5?aQtkEcS8X{|Z+LRw+afIv;#R(Y-)z)L=ukxF%oN)GK|!1;noXbWlvIlLG-zMD
zJ*FFvV6Naf^9$iY;dO9;^qw^MOipH@&g$!s(tpO|0sc=paDvfw442df%@^g={xaf_
zr1SHnysOTinBO0lo`NmTeHdw(d`E*cAw54|Yesk3;78Pf^&yQpd9`XCYGdjPpPtC{
zSs43`**G-Rhg3(}I9$t__{Aa_j+8q*`{^+1N7N%Uf{TzSy!8%!x|&HAW3%*SNMmRM
zgdJ&*?Qt(@VeD-Y6|Is^Gv7E6!}Fl^LkA8dO8u1(?z32|Son8CBe+(Y@6_uwDeeEt
zz6D_`wqcdE7krHj0vaJ|O$~8tM5-#NN_gaKEVWdNHNetZm0in8WOHL28#KQPE0pvi
zwd|@EVUDPNhu;^qVF*Kke(^xx1Uv-4K{LNWI8NPhvI#ZyM&^vdzEkdjsKxAXN_2^x
zR7V?_{`&r>7Q}~~C2n$vHsh!QaXV<CA(4r?k7E)NlAmbmet4#^D6KmEC+?-cq<PjD
zUB+Ionrueb6t&uCo{D02#rO$jc{p2jkc7~@=<U5No4^sWhgshst%Jj-pKt<m(F~O9
zQ}z$Lt=tXY<=YJ9L-rK-LzZ@X7!G(F*r8o|kdE^kAm8rc;dVsli2H_K-_~>T(KX?m
zA9P4!_WqUhZNPGcQo}r_A0XaEI{QKt<5t-X6Le?IJs4JGn(Vy?xxMHvAsa@3wR-aH
zA1U1o;ybF7X}twm;aPw5>1PV)%N@CH8Ilt=QxY|mjlpYbk?>uBK?6r^icm*zA(2~T
zzC>L$?j>#cvBEs=He=`dgeJI+?P2$v;Wk*3u590cZTeRRHYtVC%4SnleQ)`!EEuoC
z56+17+gWTncYU<|u&2W(@wPoT*RVOB)7Qnn#L3yX7P?+Wy(@fu9t5%j?fPpaOg>0e
z)+yjhd)+x|Yv~0Mo`I2h^XS7%71uFcz1JY2sb`j73dNe*fgX$e-DdIM?g+r?VRy`T
z7_FDUuO9~V5#ABRInpKmAmi0oSWGfE^fXMJ78D10o2)muKM1Zhc*~=(RcZ}%O9^xn
z%}+Jk-h^0k!J?e~?KvG~Ikz_I*{E;7OTmG$gzd0v1wE$A9{6!BAt)>#{lVDzvdnl%
z2$)+29Gl$^+`Ucq!#-8L4@%<~bSE}ni`tMn^=aaEI$ZAiqBT!e<;UbvQT+_z`i9-O
zm?X?D!!`kC`cF<VjcPBHQ+Xi!iTf&3kxs@T(|l50b!{Y*gm5IGMjw*hOE7K&ZCOya
zLfEvyN!-&j{<YT;T>T9+y;tjoDBFqLQPO?nHuf1-CmxF3HT;lp<g@*@-TY8xO((5~
zV^05i`VBDo^I?p7W2{<~YRewW9b0lYkA0Q;79cv(`tX|~DrS5Ivzr|3oB*gYh@H7j
zu#(ag0aOD${9G>1oLJF_`4<BfaO7cO@vf+L{y0+oFDW?#E36StGfpIpFIcL^_mY5k
znl8qy<ODG(DLNOC$8jf=f(P1D$|%PoElX1F3{#59hbN6$8gIW$b&Ze3ok;wm4%pPO
zOSRYmchgsNoq8;bM~Flw2RTv-cOzUf-#^5lhhbVdj+;^AA$cl<S(iFBxjU0N#d@XZ
z!l5K!JX+9Z{?TsCCJt;kn`DmKFA-f`Dg>TW+pX$p7Cq~i5(w-Ct7$Kv9u{BuuuaAt
zj&8*{+I6APTxT>=c&-L}pKB6)0=#94aN0uT6Dm@tSV=!*QRa*)>cdwvmn#NQSHq9~
z;{09zHRX&CcM0sESVJ_%R5~dsTs_g0NHAj$V$m3jb6j53AOuK~<GqnxIe~UqCL3ia
zjT)z1sbLFbSR~uVL{=C|q0rI!F%2}bo}x(nJfUa~Dwth*%tE$rCXkedi+7^~<G9lh
z3&M@?Qn2LJt@4$;NK_!1pXbl25Md??S_7L}TKknsiUQAgK9w~%DXn?pL7!FJ`&WhM
zA03x(e1C&zwt<k$16m;LE?d3%=jm_IgQxD}^V<@9)!qUdua;BGC&@>J#~H|ljK&Lb
z{HgXohWPuxE<Kcg7s&7jQSiSFWMJp|7a#-spZEX!KnC9b6v)8$e;<$mv<h1NA0WeD
z02=>40W$nmP5zrBw#<#?%7C84u%LmOdaS_shOm8E`-!Y8jf>m*(RqyJ)G-CjDyyOq
zVpb7ORUv81IzlS`MM(R{%4?&@Lj)3Wz@^yl#r7K%OC<+H3$*}&nm=Hk*fQuT<4%q;
z^4n0i^HzgdJMPS^FmR=A<*%}ZQOs?cN#XT$363}ps35Fhf5gjuh3ZgxS#ea%ez98H
zO!H7no+CjpIh}81n~!`u{&~Q?>eJe)O16MUxK~*td!ur;<V!Yn31UV`MM<Ogus1XR
zh{^n;^VhIo$QjLU%hmL6kVKO+*TCNskd^tsdq<O~^Am_;RU*%iY$P#RL(NSm(D7D5
zuzFZM{l$C4Z%RT;A>8E_otwY7n<Qsjpwnmj=7~tx*f=t90dW5lTnv4@De9O?rx}lG
z`ZddF-0?QD()v;4i2qTTCgS;LHNl;o-yrr?ezTFZf)W^ko5yiS3Q(+pY|Sd!6aj+~
zsKCb`z5EWX3r4AA@8X$;wg6BQ^Y@ngKl&`VzY2W_y|aC+0?N_A^yD0tF?}~A$9)fB
zPf;FwmOBN$SVEzji3e*w%u9=!Hx6?;OkWRkcr0>PV=`%sPGjf&)x4gqZ%mqm$WOL+
zc&IWeq%t4wNS>6f&!n!Cqx*K--U9yW{Zroy6c`B%f~)Ujxx`P}&8Q@loz)0!O@~;%
zpLGj%2iNeK9c8@U@i?@}^*`{4PJ8Pys0<zj|E%vLD==~9!^D1vZLfD>DN)||K9`81
zmy1PcT&2p=``r?MsKQD8HVUFKWe?&R9}M?2DUj6*!d%f=VxN0NX1dOh?%!iH&)e3!
zBhR$N5Z4_qcKSX7Y?G@+Z2U%0grZB%OTd!FmE3sEt3}*{2r7W|n1o<KN*^aHJ|Krd
zF@!VhAgGGPw_(Ib!+Sn=$~cz5;Ly7xC#VP*ILUt$ygzE`zimvi9ZES%G-Fu_gi=dK
zw8kG|T5Ef0YV#5n{q`OpC)0`(EZWvGz6S>@J!Fzw{O}xcJkOeH1ulCjmP;SlTgoad
zql9*C`x#6_C6s#Ck0R50VB}8g;I*dc@T=x**~CT9)Tc2GA>FJd$2C^}r`fH&dS-)N
z-O8&S$kbgq^w<MPhHKEY;k+@G&B(qPTWOpV5Kdnl{$CyGm1Yj#UYI5D9T7kUGeNf@
zPo94}h;$SWDi*$|8hR@uWO_HACdC6+QJl@%9M|h8d^3*GjVmYi^WbS3amRNKdAC`Y
zEIAjZ<1R#rcR{Hd>JG(IXQdm?JCYZIWpl+EBa}GPwihhge4Ll&p9k?|Kg0o*nGJo3
z1gLygVthhiw$DP<);%qv-Fv<;{U@vcS3!xzSd`{juXI(Rkiq}M-dl#X)o$y;p-`ZB
zX|bX$P~0szEyYTK;tnnD?k)w21qcO-wm1|k?k>UI9RdV*x1QOx&pLap{l06jwa@qc
zIs4i_awVC`HLqko^BLnF<G#lj@qEGRVMb<al8oK$52d%!cg^F*yxvB>II7AieUT9_
z`CJn9orTObROZ$)u_P_Uod!O=CBMA_491E0kG6nOTQ=01HNCdlI`;L>3tpsl<Y+s$
z9YsaS7Vk$Zl=!o5f$~A{Bo4197w1>)OjtJ09pvX@0*4frUR3XF$YS<IiX1Z)@N1EN
zPIeGDL%WW$IXfi^@&Y7l!eAY(RA>&$Fh`%{(l`aIc^pr;kd<lnrflhiAAzH*SgvP(
zL<Gp$tWKPD3E57IwLG0Dcf2*FE*hnLOBPQ(m~x8fC!&}EPSwe)R>A|(p^to5J}}{=
z(L7pfzBlY!bY@Jsct(ET?Ag83S|q7r+((_ksU+3-AB<SB_TQTT&kE5H$~TUEE_V7P
z&1>p_VJPVY8gx-Km^3EC`EJ9`o6jzruaT!BreY!Y43(mv824kc7q>40rsS&45scbq
zR3J1ZnPuFPJo4>>ATMFpRpB?<T9GlVSYt79p}zUTA->;fJbi&r%vT1$+Ov_zO;}?;
z+ohL=aoVfLp{CeDai*>rWQgAPhx&ngLc$i%w=we;QXB5Qh>xwL%EG9RNVYxCk@GXc
z&ePFb9Xib%tGzYU*uombf1ht&m;AWt4LieM&WETT_cL=F>mp2}sB~L(+vlM^&O$2x
zxlBF;2}B`t7Osz3)oRN3ELbEhdb^UFlBe4N0+EA|{Y28TE{b*JS(Gjeo7Z%nduvz<
z#C4VA&+9J|aP`kvXM#ZNAPPT_C`Psf0i1WPUI4HFSxA2t>Zv<LDqTo75NTPrzXB`O
z`=Q`@1mL20dn4_s<mDvGZ{mJ$c)a@N=w&S8i$?LPb!=BrG!FQKz@BjVrWAO<iRXkj
zIZt;hLDn7+)&OpU#>&Wu?D4!24lcod6WWoG9_?6Sue*A*wI&?2*E2|>klqT<gAIQ(
z#SByR?y<c}ISHzilKI!~BS&AHqTGr@mv7kPoUb^qk~3r8{_KyCe05$74P#8Fkj^`Q
z;_3=!i&#2lngw(<fS_~}R|jC;p17`(Cn)pHoDN@_<1R&GAwF~o9L2T_c|Fz}C^9=2
znE0W+ZRdVi5c=T2xE&<vfW9lI6UH4(6ZTXCE`gDki6piO+GUD&lTa!Vs$!Av?G9@j
zTv8|xn;fJKUZkD<+z7hQZStH5V}N!?cO3WckeOvCPA}7w%LoTKZ^j`1h6eD1-P$FE
zk#`Qd#cJkXZ8RVpLFCgE?#qV6LU7zwG)PzG6QJQ~1oMKgw+Kd}<1L8d_4W1X*3@9Z
zKnL8XQ?z07>2>LG_sQGi-aQ&fXX5l)sj!Uj0B0CeAMZc%p8x0g@bH;s;}b>5d7B(G
z7llG~s_y4L?k|vz15)8NL(W(o^3pB&YM%mr%PP-}@S0a+Jukdkh%*HXk_ZpHd@`!u
zKdXBRq&{suEvA#ua2ld<^T5;rVCvzdi>OC#W$hg?;OYhJc?+y)X-TPfaiSfya3N3s
z7`;Ivf<1NSi`zl>w%N>d0E1KjoP75Y-DfKyL6hodfmOOyu%{o09G5^bE&IOt1f0;Y
z`f2=HpL>A8E05nkRs}BZ{Qd%PajOKULN5EdT$`xkHC~uhk6vK^v`>J&M${feEPrsO
z=1E;G!CL?%L415tMzS$j7!IW+XLPj(rywk?qa$#&@<MR<3EwA{0^o|&ME<=${Ez<e
zukRT<gHpTF-3f|P<aj!YDj$2q-k~*H;5U6n)za>Bb;ho&J4iCs7;!+=NI{B)X<gtV
zyYaGNUnOuUoQGe%r{)ZJOcbDka|_8Gw&U;DLpgk>M>()?B4wXX7G%^Top6`p-$O1h
z9O8BEy!(+oCGGZtJ>?(+_<i;LZM6p^ZhA`{=k`*}MGrfe-zg*2fb44sy1T)Y(HCgx
z898>!I%U&Os`9SN0WIvQoTMz%<@wu`0Dg77{@fbTJHzf5<vUyCu5W%$G0!f&_ctPy
zmI0B%>BtIPgm8=byGt;Rq=Id4h24(kyGFHbI$RlZ4H00H-FeD{xtfgz9eIM02@A+)
zg|F?vnneTP@$V|{{~+Yc2#cSb^{k!5)G$gj8JvbI_1kgUp;eOlO=r4iOJ@MWv=2YR
zI5pDza5fs-SC)csLkibw8fRxCdn1=YZ)B%F2oIImpykLmQMhT}KfdG7Zjc_#7G>@0
zi3E4JZ;czl^Uqp%rqoM6wK-@xE*<~dbt<M?MT;1F9a>m%uE`^%r=SQD9xCv_?KtxD
zWK@X+pGbd7c9F7{_~7>BeeHx0lcBpeTe9QJyMqc=yInL8(lEwS?jr^X8RsWz!zG@c
zmWFuo=Np)2eb%_#{zxK;!k0V-HUGhm4EZ;BU8}s`nyoP}416ea67TPgeoss0>7Qci
zuXEBVN#LDQwXYRuv3V{~;%jP~r`c!ei9cY=xaVZ^$yfYfHaqN15=}gjCbctGaqe^f
z%~$&jXJeUfC@A60D19rpy3-X2&&*p)yof@ZXIsdg48y0-he-6_%RZBP(#gpjQy2Fe
zssZU2g7q|^LzDu+rArU&BM~ial@@yYl<)hv7gAKG%ggQ>DWp-&3N~HC`Q9WOKw{p#
zEB((b|Gyo({Jlcyf4f3{=zm<aomP=2)rSjd8*{vwjH~8;%eeb&8NWaxxjzYRahG@G
za3+CS0W8<0?;0SE>x9Vk-|@j)X}M{3_PWlV#P8V3FA&XZANiNwJXO?D=)fh(33{Sw
zzFTGiX-LZed45wnr3{6G&Q<cC*>A)=;@u7WM+@tvrb%J0r>UD2GhHr77EhN?SDW#N
zBRT3pdJP3{4-7Ln6#qGvaQZJ|iES?uIA$}hE{#J2uvk}m4`!x0<=2M9q4EM0cc0H2
zan&j&Pd5*&XqKMXy;_N>FTm;WJ%gb<yDF}{<y*xB(t>(CU1{6m#WOFW@gagn5BSNW
zPU+aN!<`yuECTGB@~%0<x(-V|TMJ3$VkRq>sk9`a@|(?F2TosH2cQmkK88X!AYIrR
zD?*OTvfgS8B~D*~KI)}0U&xpdHNtWAhzO|T6g7+$@RF(D>w=|U>exUe7~83-sczKA
zCi*Xz+Fb5w%IE7pjvMID_e-Jp+Bd3SIg_`pb}WzIUD}vGnv--RATYQegex?}PoBRF
zUVS;cx$x>f6Yy>xN3&HCzoWN5DByucm(9oAX1_pZSGf1VOpIanF6M#1BdGfJU!bQ1
zESfw!?lg&Z_}WI4V3?pkHJZ>7Oc<5lrT$2guH5WYR&#P?JW61h{&5=n>i}1ZMtg|B
zX^G>`ms<B?M^Ap8nM;2-_i%<Ki*UT0;#BOo7_Q^?V&IX`2TFo?sU-Dyb#odQ=0O;3
z=(fzh*&mLW$E{73FpkzwFLEdXIXAV36laI9`#0Wv_W(rLoGQ+#wf*}j`c&ojP2upb
z15Emi>RYB2Yw-@{sIuGyvtoSh_?!GLH*yX5&oh!PN1f8}<n^%es=ZqMw)nc##d@nc
z5~D`7#WG}n;{AT#`a#@c`@j_Sk+|e^v-oG^Npo9=%!X#T&yl@8na0~7Vo!&N39|JT
z2?H}p`3m?EtR}!V@{Me;wO!e`VX3fm&Wr1LJ*`m&X4&>2Z?K=YPu*6D<QaJRR&Fzj
z=Q0(@PIhGjAieoiNu5P$VP4kNnP;HgHp$eS{3qbLV*O!SVND)cwOQ-)+i!bYfe_=L
zlE43Q+Mzt)a^M%}MPtdG58J)p8JuT#>F*$WnGp8j+3mD5E}mqQ-tf^(wUVcM;LlB$
ziy?3;+F-{>oYrkA&!;bj`60^+D1EC~3rpPb*Jj;n@6h6!XS#)u$KlhiunG;$xvg`1
zt(iAJ=Q`>YiM~^g-&_<tRrkgcGArWSH)Y^|__W7J+Q8k!8N#j9ziamtCo8S3!4XCw
z@=f(d@>@0~le}$Qb}Rln{-F_t98NJr{?i@xNCI~Z4hP-_clc#I>d(W|n{}_kYME#}
zQ)2P?ZwEM_t)A}VS|j&tcM}(=ltKTlgGO3b+D4*;n{&b2@&?G~PN@%o?|cD-w*Mjg
z{^NUGk4r<~Dv2Zm1%JM$mQ%_))$Np5k589wfG9UpuP*7Dk+MB1gWvdfd0!=-Dz>9q
z#R&Hno9)^R{vl{RwVn|I)DWKyfs(RUzdg}#^B7pGjWMe2GOSV~1!@@KWrsetHVDwA
zEigwxT)$59jG=nB8^S}X#4c}#cE&G+6&tqJv6?BPY0>wIKa!Hvtr*^skgV<`;3RkR
zRR%b9)nd_Y9nRVbx1t{N#>Q24ZJpW(AdXS`tCrzU0Kwk@2IR#iVqo}IR1Pp{UjOdd
z+4xk_Ez^+%bSrwZx~z~-mO<Mq|AAOX71x-H3>lpNJ*VZEP&K%Xj}94<(-epe?)_qQ
zO*W=xXc=`>9l3Wav}9ZrX;X<`ORtSdDD|*WLA)9w2;mBW4^ejf<OvDMU1C}{u6ySf
z2yUYQe!ZI=n!LPJTp#rSQy*6aRFKfr5ZZA@bHURW+I4(Waj~z%u%ssI>uwL|5S-na
z<m{PjTy3&`fnM#+7K})^vn;7u0SwbWlso>}X9TBc?Fv^!Y@)k~7E9OmHGs*yy8kD4
z0`8yE0KeM?{a0xKF7AKtXY`lX|79A0gPr}K@c<k^qom(GkN)54XrzOr^FKtue-k3W
zVt>Q4FTc3tWxQwNLRP${PI>pPgJ$R&RE8!g_@72Be`lcnnF0H6`1#VvEp^fM+_TxX
zH$he31Z)>_CO6xKe!@gqeHB%Sd*w&epSaAoWHgFOU#hJKT0RR1!g3_f>!Bti-v#sU
zRh(YH^M79YuIxyJJ16V(klLKk#e^EB9A{!kSsCsmZ3m+kRu3mAQn&8Bo|2qkUDhme
znwwd%+Jk~gzAP^<`)@OCCX);Fw);+7?G;r6-5Bt5cAW;%gcT5K1sVLVC(<G6-G};@
zVqO3lBerxKMf3|qpzUGX)_0Z8mZ$&9V*Qnh1ZTAL8Xpyw{h07C5T$-b732ZbV*$D?
zebnPaxIOm^WbbNZNcDIlUTtgG5B)YY$G5ErsOLrO$o~R0M*$`A>g9@Z%jPb)=G3qk
zm)ZrkcXtcX5f2o;XeQ^1p(CHX$ng!T4q(90XNdNm-~bUL$X)FOPd7bG!_H<I<1xat
zeGD99x7}2y+J_#u3rdk^xuSD~QYSvBCa=cxt|fSV(|S);HiIx%XK4l>izVb1_rps(
zuJOZq)=#f_)hkW=`P5Ek<%e~}X`Zn1Nxg{s7!woi9Vwx&I4J>4A*j$k`=V<eA2C{m
zh%rQ8L-5bnSRs~@x-=bcI2ly;qf$0YOeRE#&50;1HHI8bsSOPf{gED~fhS}qx4H@|
zI#v0H?dsJhT3w!&-BYAQB05oHLX=+&zpZYHVj$9R3O)3Pvz3^a^9t(H;(W9F*0*_M
z=SodfIiDka-l;hKI2MzZk+04rC&=0Mk5Y$!2rA9Yu0_%d2S1Ln(A3ypghenOO3%am
zQ^<@?^io%Vzr_3g4b&1^InZKQN3T<;v59I&oOacHx;J?G^Q7P~!<d$Qh-2i`TU;}x
zJx5E%4t_vDthyXi8-)x8_iWVPQLkvnV;5RrJmu(j$)t&}bN#uDs2Uqvic+Yo4j6qH
zFiE@|<X8nBXN*WmL4qkOO=Zg>q2GFx(<wGaL{hhVh(x!Z-ie@RVQEOea@C0-<1+Gx
z%$%JSdC(VkcS>k7ku0tNr49e-(D@!inGCla2`HaZVFV{J#dpYREsN{Qet3SlEQ<9<
ze&s-0zfa4cw@xiEi7p49%4tPK0sFinT06O-DBL65_5pp_{&>r~Oe@haf{wskm9;av
z95)hhv53YZi5^2tW(;uwH5LJN9(8F+9usK?1<7dTT~XegP2&5EcM+=Nl({+-V*KRZ
za(1eHW0T1|k$Q;13U$v_h2YtskVFyaFOW?YiHN?8ii3xf4FFK-f{F?McxHiYhA|f?
zkDPGue?k%Ywlxus3rT=)7~NgMR%mN&>wp}`1Vj*5F~yWe@h{<w+?*p0{i3-NeGCwe
zGXgWO=)NP@mb^QxZs*)ipm^>QvHuGcCH>VD6k%hhfR=`qw?@HKbGQ_AI)uwaivD$Q
zrxFoYEr^An@N)w01g;ddb&m>mMuG8(uf5slFaCT<M<hH*|6TF_TcS-6<GZR$*lNtD
zm6}l@R|(fduHo<EE!O5gU;Sz8L%T_M{OQxe0)x&$Ff+(o#35HS#G_X=ALjl%ugaxD
zJ+ANQW54{1kqIM4mvWtb&^e7Y3B?Qn0K_q6wSR%W=?dQ8HU9z;X*4(!jF*^F&*YV0
zH(o}rl7@<R+GGC+>gxWe^yuvBg6v-SNAoS+A}zp3CESYv#8haWdk|~CPfyyJgqx5)
zo|iN<v+}z8N6Qy8>ULc5AT-L?OtSZc@zp>QrOx&4#`m5z2{!88xjVBvt{%Gu1kL**
zs^eA$H&<+^?t0)^1-%BuVNtkfn1D`v=l-6}^EfGv97_8kQU%aa&!8}>rN(N$>>fUx
zcK8&7DXr`%H>8A?qy5M0LLwIvY&_UR3kf3IT1!t`PijL;M_k}>>InGbI3#nPvU_qQ
z#rUv3w7^E;Z*P8e;Z@&9=1I3o+{1-@h0QGEhFG}7EO#p{#KPqf&c(rDiLbfTpfz;X
zQJ^FBz%w>nes|?PLQ@)@j$Dg~W!w9$HBZM@p((yU%U&TU*e-1nuxXb<dOMjoTq_+v
z2{}bYeL<AM)4pS=C+I(bA1F_C&+-VS$w~a%&QScDospxS@>@Oo?{HjsHF6{FMd&jb
z@_--oJq8{i!KAYTq)W6LR;O{Ebg~4?;9vs5c<PAtC>Jycn0QcucsBBpT3p7vtPICR
z)I-eeQt`a)_4G1k5~{9e&S!L&Do6X0_7H53v!VvVXlCA@FchZL(ynwBqqSvRkNB|j
z&EZG_vy|i5Xkh>R{I~dyDdtEWa=P%S|1oa09@Yjp<>6}_bQc6#2{9eSKH7p#iF;yg
z_Yq&|lp0Ry>fRHX#cIBzhQ1ni_WPp?HdXLVu8`OC9kx4aGu+!!>vKEvj<t=trGym*
z+BVR8kSZ{M3zDMFrRS~Fp3QTS^h0+@dQyZzx35X~<)EO`)fZWg#mjp_&<6%`J6GJD
zE{nA16K4wC`WAegu$O$D%~qzwux|E7|E;N{-i#VLy=;ZhB>L>1z^{)1(jkA>Dh5fN
zxl-`vDU-3MvsKpGXJaFjd$ig75jox}<ib%Q-;%9fy!oQFkJ6Y<_1!cGL4PcT@ibA4
zz0;`BYvVqY@uJ)^0~i8rK#Zf61~fB7jN$1+!7pK}K%_=0cpbf*csiJzr)A+%;Fvov
zW&a2ui<Xzk9#1bra9<Ru_w!bB&B~Y04glWJrH7Q@V+_z&sbKh4_()^}OQN{-JP&Z)
z4OGm5`Ri`V)ArRM*WzoSN<yZ9q&HccqFTcE(pPWn>_+XIT(VF9BkGTpa2it-AFl`q
z&ZABXbuXi=;)rt~eE#~osDtbx+>7qxs&w?cP4G6)3w}5<m7`z#Wr7eKa!LKNK~#6d
z_EfN|dYsB^a1~z+rw0UMT!2w;r2!RM&(e#{d6O1XY2$7^S8ZOAaq^icPe<LCF30G&
zrO;U1jEp2aI{wBpqMgQYxHlDY@Q%wwT46rHW_T%BUJ(9m9FKjcD}`3>xJNU&>+Rc3
zAej~u^i*|$aDuHe8B-=49Z>^$$!I5L0)j6knd?sDDqbqA#F(4#Bu|ge>#$vejh|=8
zzq0YH9?SLp8g{B>q?pA)^F9Oij9yiO7z0fV?W00TMz)+%Kp4N#{ywlz%&2}R?+a}o
zUna;M-jW_{^yiXV!&~G0>7r}N?A*a*9!EN^;rBGO^)luwhh@Emiu)<XXynS@z9MSj
zkWXY&U;Yv|GyQGcjF^Jadsdv8#N>Kwj=9Cco;6iBvGMK3TgL#Jn;Hl9fr%P0wV(ZH
ztp$AvqvMx_wS6n7_W#ZoY*j=dTVBUvY4Q|$h9$B#yC5NpI^A}-bfaBONa80~sCLY1
zrwkBmU)#3j5m{Pze2Mz9&NBRR3VxZ)Pwt7^p6xVA@$m30_RUUi;izQIf?#<txRq9B
zR$=9|)43g4O?y*3FX}<Tc^z-Q>w_W7oW%i5Q>&Pk{#-OP6kJ7p35~5uHPZWbQ)}yH
z(%Y|be1<u8{M)_)mD(`YdvpBlD@q|vHwFEMFEE@~m*2)yf!=WY5-^^+z@!_rj^<Nr
zAdhk6d!%}xqFPw@O|5fJbGiA@?=s=uzxj%S?Vd4D*G*fuDm6V;rjfO#2SWYgbO@^!
z?U3hG?x|4SH_7(d@{QyLCdJavvYsDZtx2rYH-e&{Y(WJME#kbTR7#wR1g;fX_JXqe
z{ar$m2prIIq_=ts*Asl1gMVB|4REX1=zH-U-VF}D6ik+@9g5`;Y^uL-I)`bk^N0o|
z9CkL#HwA3@8T7m$4uy#|M9U!Z$(wQ9mw&*r?=V$g3<+dZRC?noj}k||?Q(m{uDkB=
zDJB{j_e+Wg1#Gn3GA@_ML<6Ym@{6C`@RXVK)XWMn9-N^zDCA_fldANP3i6@tg-{*g
zolt`@9q~aev4dx1j{|S1g`D_HI5R4<wVYB{J66*WW0Tc*x-Gz7COfPG_A;t6&?61J
z&8T$+Yrj5E|E|k@Z8gWYEJKRjLxl#WzK)=fM<4LC{nVfd?8y}EePB<bO4CqN*+X-I
zJ!uM=L4MKbCBn+%<iYjmRmY}TM%WJ3?=1A-)M>J}>ASSiZT6MnApTjE!&hk4R1|jt
z&kiZ^H^(*w8YYS8+~09ZKlOi+_Q~{EWEnDX>g_(&d55mEwN=>BTc(u<dGDC;x`kEH
zh)`4~&Fw)=>A3sKV6}dX(?V+0b0C4&Dexe>q9%THn>5*FhMTpF`U4p|KN=dOlHjQo
z+W2GX*f-FQ9U7bTxbZc1VRYe6k%sD(smML+J)(D$*~cy)KctpdKtO8u`@$ZE{H<%(
zaoz-sr3DmbDa9-{PZc$M=#N-JLUw2NO_UwPj+b?~svMB!VvY~pm+d1qij@@AV;^Vd
zTM#B07wA|JJ)Ub54V@za(}7&UX#N9kxe>S40Iz-ivjpI^uQXr)uWjf)C~)Er@Y=|l
zdJIR{h|iU{6}qXVId9nWuMG8Vl|0jca0=8_Lir@zS$KNyD!Gkt0??xBNcu|<EL=*h
z?Coc>r53`3BcqjrR*W6HThR9XBi0~pFrDyRc~$a^Pr&Z<NzPr^c9pfxo$ImZxPMC0
z(oI75orF5J)AgFDZ6}n(XmUTExHoWZE_Dcs^U8o79lTX9bZ0qQ;Z3P9vdm!~A2XMJ
z(<!N0OJif$(<RU8R&chh)FLS`q-Mw%xof=HL^)cai+EQCLA6@HGNpn?_RGMKBUUQ`
zW)x09U=(p+ml4L`_h%KAe}U)Oe+$oRfC7eFp;4Z9JtoaFQ*@W<I$a*l@@QfnhOx0p
zyPJ8b;Bf%Pj9D5Yn(;1W)rTD};&1jsZX3i;U~~D~4bl9_bUBs}nlg(8buYa$w{1qX
zyO?RIPC#w@U1)t5_S+zoYltI4wQuosCZk~faF$8-ANvm8hRGD&#HtmAFsWdbcsfA*
z1JHmEr8i&gntxG3p1%E0WNN1vR}PItt)h5oopNc-G#7Y;cMCmN3!LuQX__7>$5Qfc
zu>9bzyQF6Kh^;fJ5=GTrHkLC?aB*R_X3@HC_s($Crl(=0Mv08zc0@qKFVO0JS$rL%
zxp`%7!-qkEFOkyxJJGU85O%wX>7As?oX}huPv4i_34UnIdowDobU>>-H<YQNrsos;
zJOf&uJ2_VMkDn2CM{>2{pdoJ!(d8F2TRWpWu*^8YT^)JD=u3z<0axpXG5T}LSy$LV
zR#<YMc-0!H7Ir~Sxm)~XTE$;D%aAjfhXdW|x~H!7&xlotQ7nypMq@oC#OWusY?+)9
z=8%$mBp6Cl1)M1BBcM`Yy-;r;th26H;8&V^1p)~`6+qtJVh8G8Oe;IhkGEgUj$4J=
znWP4*@!V&fli&Nr?CX&po`r;1%`PcO_El}sMh6^hK|#wdl;cS|?H`S`)iYi=u5$uo
zNRt(Ct?Ck+M)IGwOZ%)DAp}u{aX8(<dr+ogK*IA;o_mT}ad6H9V8Iz%{*C-fWDdnr
zU>+>(3e!x5Jn$cnoqmtJS?qDql}1tiMT$2clS6mr6L%)13W_NtZb;Wld2|w$w~DV!
zu4^LJf&q~dEe}2~H2$1Tz80LZBtD#1!sZ*+_sM9qhvp-k6OJY<4o~Cg8aV^f<!wL(
zP9EF6obNdSE{TM9NxucYH?C4fL-jo&?CzECF+dRfEFjb;DAH46bE-{`vc<;Ac&(6w
zt|xGkM93L_qyN>DpCV4eK3)`GNYt@;5V|pD!-04$e~>e<Abd1gC&#Bb<}944&{S39
zkY>^mO@s-f1sYZ56&b2MxztF}nr{XOvw*)WCa|E4+gjc^xfYYxK@F~W-&ULlanQSk
zA&=G^^*G>c$hv0kwG}T{I}mhKb%x^~Od)P$9}qbTH6t2o?QLZj)%!ej<WULqB`Qa-
z_H_=qJTnfz<pj?+ly1(n!mUHS>>Mp?j_b~=YJX7$j*u`g0ftHQsYY32UFnxTV@KhN
zAeV&T*Po)^LFO?Q!(l!&VKkA>yo_N_3B!276j{YG7d-tV>d&B2ZM!dH=Sw|3oxSM+
zPTw=}!5%JmP&Y-Qa4nBs7$a#D{ICD#|2$6|4u*>~7m9zhak1?a3X(-1cc!C^-s(Z7
z=84lQKh$a^Y=1v4KStflGPSn;+7E`k>53ydLm7POp*NWkKAkAYl)4y_HEWjS<f8U?
zH`JZxcyM7R%E9-#-S44(M%cxuj3ybttSJL|#O#9YcrA&<y76K{bmWKguV`Y2LHu-E
zn+g_kS;Z~&8ncMd(?|lE8|yV62m3Wi*SGSVs3T+4wZO$0a8C#oq1h(7Ssqp1<%LoA
z?=ay=>4mqF^P|{JwEdCaKup52vxVgh6>67uzCAg^41o&2K;L^V#0<qgKJ@qnax(g0
zh(>mzqn7()X&ZW#6ghu^MUwaiBCX`HNB-1l+3@=h74=l5ifylV6A~;yq*ECDw~?3a
zrVs0+lLmElS^Y1Ngw)bnxBr(DD5s>Dh#w^DjAv<6|H*DKiNPdG(m++j014-FFh7l<
zLj)XTvorK=DtbhFtYbX4d^iDRD7VOls@~tUGKv3phL9KQH(0YDSE)QPi7K>s#=T+9
zxi9M~>c-Gpje_0l2JY#SBG_KUzYI0cx2~G>s%I*%xvHJRMCx8k$?x(wg6Tvvjb%m#
z$<bzV#PL=M&H|1@`Y%g;QWBc>ST<R+(h@~A3B5lS<Q|O-m6r#T+@kWsDZ(Wr-dbeo
z7-32|uJ<zOch;GW3d!VYQYn%-#6HWXVPv1rq)YJ=1KRg>m!y2r(N;*GtOQOQ{X3%g
z!^7jE)iTSQ^nC?VLw7Msp?w#*81cmw?v|do_C3}SRulOoKAclH^R^l<ol@W=aL7(x
zN*+%AvbtSGWt%}57%N$NN=u;EcD(eyJZyVVHEB_G9@2<@A5tZ#8g?<(l(&IFUm|c+
z-9b}oTe^w=%AQ|;Q70<(3AJC%N^+Asa<0%S<3uFw!1JuduBnIyQ{$D(>;OXTNI>;X
zw!$@ByDJFi=O;%RaBHe9(B1KfNT@!xjk^Td<u%4heGt7yK;@MFghyXh@8~U`GR$CC
z1paqzF9v;adHW*DBu`L)<FnbBx9J_nG0@swppQWJAkx{IYTIA&d@8~2tbRN8i=|%6
zt$kY>odcaK`)VCKk&h73@Vr~5oS%o2;U7vdbvZ}0Ud}_gKhBdO1d~}(ZjN;A`nE+w
zr$baJ1tmxa7$q>cp@I)p6rmlbAXgrM)JES2)SqJBK%a9Y{adEZZ6@ag)-t-;D@s;H
zeZ>jPB2wA<)ZDr;tK7uWIvFZ8Lw|p$)b~7h$1S!NpQ-Mv;;;+MgW!A0+L<+&qj@#|
zu?d~)l+S+J^o|as<godDm7h$GF3bylAlbLhrx;mFL$S67N!@w0{G&bl4g<i`!Wo5n
zGrAhRFB+@TW?$C_$dSC3D#o?JRxg$;s{IHA*Jy?-xa9hq*5r*dmW_gT56PfMdBkn_
zZsa1$Ffv1$sS5MDAi$zlKLgrF;C)+_9K=CtC5NCdpXhU`O#v!g*Oh@cI<u)qyePv@
zg5rGB$)jx3sm@nQA>ZnS6;oEc6;I^|LRM@6(l=~?rYgp;b}o@6G5EBL(|*C7lCRk?
zMmug-^6lHB>DGdWPt_TYkUJl(+;L=7#ram!>CfjZ%%QqF2;$TXDNp;E%Uh)AWIfWI
zJ{Bci%E?`Ae7jBFq?uq4=iM3r^7lU#biAA-f2uy%D=*h`CIGGS|1&Z2zxl^7(D2Av
zq_|{CUyg2%4dUP-zuK~YtpXYexO=tEk}Xv0u0ev9H{qSO;6^wKu0nJkY-O<~iAh>D
zg**Ibit_yY_^oE~w!OQ$$CnKu&M#4qgV6$r=}AMTgzqeI!WfMiWESP&Zvlg<;-@aN
zqK~$%_uTG?Zf3XZQEi<3BuVSc9lZ4%4h0v70BL7`)J*(sfi){YSm}uR77$h%L0(^b
zoNY}_u0}o&eGx<m9(nzPzU93DND$+ceVR_xBd1F_-}-UjN)(U*Ls6_?FPuvEvCK!+
zNOMrX$%L{CIuB`Wnq@R<w6Uv&m2ueI0DejZ>2ESADC%m5x-G*C;z0NVB=&=q1A)YT
zr#mdH>DlX^^C;YA=&QcD-u}J_U!+#6qhSO;oVfM0mx=MqM^!Cp3ppz<n76t8M^~1j
zH3jSrDVzv)sjIU*rcK|cmlm)NUIp?FvjlB>g5Ep;Ng)eQ#l~Ii+F7>W%6!+m^f~&_
z81X6ECQN=%6bD|jcS`k*@^MfcxvS(+Qhcxk0Q9q?{(?S<{sw(o)(nf#T6lQr$paUP
z<Hw3-vQgl75-TzYt|C-HYlXguVIq~!P4H3Hg<z!Ps(gtLRKh4``t`htXp)X0imeEO
zAM_Z;(<%EO`E~AI2KmBm!Jc`1*$)7ALj7Cc@sC~;0Hq{24Y=n+OsbQBz)WK0d$s+2
z^~hIW*J0Od?|o{q()+Q=U8}I}9--c-^{B5eeGI_DsPf(gTj-h62GZ#g5bpOs!q}hU
z_~EqGAF2>YB3NQlWwhUj0HE~4|3+^ab+rMbsA=0~%R%;aGQ<E~fEBxMHvPz~SnB}R
zL{@zgGIu*eJ<r?uq-s@=$<TbrFvWAyN&gAAIjYM5-aIO;ay|J_FZwA==wz%(Z!vYR
zzv<At$jVhk{RvS=(WByc66`hxvZ3`2cKdG^bw?MLzS2i8qY8e?iM|hz!6bMLRUAZ>
zC-^B1^YXY>j<j%aQ4(MGOgjB*uI9(Hjac)dtx-*VSkue3$L-WE#=@U}fp#b!5%`43
zy)10Gf_2PtU!#`t1hw1F1j{^#!)Mr(^rfDPmXv2=Y|LG~PhxH0P5437U-kvRBW2g&
zsh_};)R1rDmzR}p#7TO+nPJmgpK9aU0Dq407q|Eus{acQJ|SGEb05}G<IfBxH5#8k
zc2Ta0LWrk^&yLqUe}VjNUpGA;!I!~dqv}ux#XzTTF3FJ{rybDul1`7WL-mq5e$=JX
zK2_99k5;CQ0eUATPJ%~dxk`bJ2ld1#08mj9fQp*q3_g?B(inXc6HIwv$G_Sj+vUSv
ze}p{-d(vZ@6BWnOZs^u6_>Ej%47@4mO84#Y=SYI$bxEQA?OWv|c530~kQgIUU--T%
zxCc$}y?-}6cGHbI>BL(0ef{`;65@Rgbk*=y-q9awhbG3UfE<=D;WlA8Sa6Y87X|_B
zi5l&1M^4Tc)L@!_>8*sGXu~XSG}kw56yQ>=D(o#qvpiMerrs&w`+1qt*q3$hy-?M_
zMQn<l2m6ryHdlbXzVO&;%t{<>=q&%^K&JdwB>_CoXWQxFsVo$Ep|7~MF_?z_Hq7fK
zpc^D~Ii<eTINFuBhdlIn=*hj^Rp_4aVN46q)-b&y%k3n2EcC>uc)N&NGVf8V;RZv?
z85rdrwSl63DNKYRP$P{+P~Mkwbf&K%^P!Q~2kQgBM+h+gIm)5x3fzJ*&U-OLg2xEh
zZ4QM0Xv_WCaRP(3V?Y21AP+S_00<xtKma(`sGjj@?+0@I&&$*zu~OP`wS>1tC-u*z
z?9&pJE6D6qn^Sd~E(<(vMA~!a#3K$)QnQD0II79-EC=a}gTe~qYD3qe48=7jd9Y3F
zd2?N9+oS4;SJeG*CdjasO_7s^GQwJ`7G_>a{2mxwcYt$=rat*0Z2gl<Jk;9QJ*vN3
zf%%7UuzQySyZwL*p+3gx>F4l;*ZbytcEdpthGQsv!tMi3;+Sd{TlgC>YuxI2OI}Pb
zNbXznP!oI%o?x*K?N=eK`MNm+y#j|SBPrjH<l=3+K(%XcvV&D?Q1(8yc1hZ~<rjqH
z%dWm6VX!hCkst_trRy5v<z28jEMe6pSTBA4BddKw1uagE0!D@)CMI63ea5(=q_VL3
zJK#8@yws*Vd-w~~Q*z%{TY`VNqdN7%(oSt~yxau*=;8QL<(w#cmp9Uo{MWV3BD$~w
z9@FRa62SeY@$}D@;9osPutkY+%S3RISYTl%#gn)2l)d*;hz;lMq1YNu10r2f&sP84
zmJ7Ril5=C+kG)_N^ahYZJ{V+_CbKV7JdaJQ<TaF@Dx;}UDe+Xj;sb%W&Zsp{qX3{M
zzv!3`02|r#=ay358MeMC8Ij4F_)5v=79w3Ud}h9D6IT}T&PM&gn;{&2A<7amNJhEk
zL=%^}r1WkjIFlsuoieY&Lifzxcy+UI3%u8|r9<glmCS>jJ%JN2Hb3eAiWL68JTq+z
z0C|y}mBDh<qLl(OIO)r>H&rp14}4TXe8uSGHv#-zmLq*RUsCjy84F}n<pAqb`uTUu
zEyOPnN!FXgvy4XsCZ2u|_S-oh(j3j3ns^`W>GA7+>lC)VQSOkld^}JY{E^H#_Hszf
z!><w67c*JYduZ?cbi1mK98V3nQ`I>>{*B*9`oDdx^^Bs(HN%2qaayKKWjV07?m~^c
z6)^b_F`jP{+_SD?o?ZU%0V37U?o*hCc0?@XeGkdYE3Y5N!o*v_#lcI8Wwol7o_+4B
z!75olT287XDD^}tPk1z{8tW>Rs;0Qwa-r1G#lDQE<{Q}NJdPwv_sW~z3i_i?-JcR>
zgBry0oON#!zoa~PY7~>U>>?7kanE)6`NDUz4k?~ka`}Reao5Akj{;RN&3zMnz<nGt
zDm_HaRgd4_?;s=GlQXGmKb96VLh#HS$Y@H~Kl^P$|L5_qT?5KL75)7#!vC*|{<s0j
z-d~3pa{XToG2~$9{O6)SuKx!`e=JDR|0DYQZzB5p%NWCdqNIKB4?kz}Y)gAqcSL@y
zJ;%#c6Z4G3sO<~dntuI7*R$83<zLwc`e8k5{+PMVca#+$?<n&W`W0WSM(PXe0W-&P
zE%GNyj%APx!M+~B<x8q)nPS-ox!qf^WbpIpyRn-rcpp|FopNwHR@fOOmYb~DVb{s`
zEjz95s|AjJD4u=XV#iNCw7wK0(<1StXL4znD+d9ygSn&)$Jq^n0fol}9T@8leWZCY
zpD8{}?@$U#o1jcpx;d`whh~|xYwEtR!1|G)beP346a;dQ`TpQNI&+iBxsuF6nq_VS
zWdBvT_U9G4$N`FDQALe3sxc}#{LSq&s^+RlKQ?;=^IH%C7*vjy>k&UkN#A#XYo<8M
z^X*(NW~A6v%H9&?HBV2M5t9807Mrjn5;;?w2=gs}ta!cW9es9ZO7gc0#s_u&HD!4q
zCM0M#i1^{K6;AXWwsG#(POf=Dx&)02R|`!oer=cZ)mzs^fp{>n@D{7noY|@yYbNKk
zT(zgo^YoA1&eSMmeh%o2V$|fHcCmFXlfq7$BhpX+T2*V0?K^CG->8lACAC+8ICiE5
z1;0G1yZj^RhS3W7wIHBX%0FJwKdR~f)9+T^a%2n@SxgQ~J+^dYEF4WZhVrxv+C&#T
zyuueB{`O^=%%F^E;r_v;R-32iz}p-7FM~0i&w89P*Q3j&--+ibKhaL@Fxs~wd-7Jk
z8z;AQ3G=jw+#u;({ADJYS>YrbON~0lEBoiRe9R>Nt#3X^8lqsiRw=gTY84elHW0?g
z#8wegqlcy`AcH(c-3qiJi>rg%ZduUP-7*=*YEUtI4UG8}jU$u@Imt<ZykCZfnVk3m
z`aTnpPfm<<RZ&{XxZi4~3VKX1?gp;{^_B83Q0jB2O-rHj${fR)$+&HQ^;qx%hECPy
zGN69sh`32fn!Hxpn@1OQicqe>ZfLA756!Nx342PeC50i%rJ;P;ENj_WR&Lr{YhT}2
zrF5fSYdDPCm2FM=dSn%PzfFwyhEI54E|Em)W>B6Xjr541^Sqh-J}S%q!)L`x%<LHi
zfZip#Hr~4ritVVpWX+mXPcoX7FR&)qk9GO>qTGlPajEbDM|d2bi`t}dgb3hKK+~^q
zZ8a))5E*bnSG3C&`hnmlZpU$fa{3svoE4U7n#a7I8VjV^ALaKlo~he=HSCF`r+74b
zq2!CYHCdJ9b+mbY+~+X1sFgtVQ)2?D6`g}Arh#ptH?`%#s<?>j@1W`bFYH0ceZzl-
zd1J}MeZp#EtYPrZzjoRWRRI|)Fg3pPh&g*q2s;PnK%QG0#71GTyVA}|jqEB{%53T1
zG6&1QDrig6Nvg{GAZt{kluX*6+@}!{@f`A6iiR25Wrs8<%%yK;_RNV7+tw^B8ivov
ztmyaSJC?QLG?pEc0JMw|V|Qqr#h{@wesW)wcTq9;z5OZGIdz_JB<r_qsgD_2JP|`Y
z9sD=;i2<kxkq<p>@UiB}`l|+x2XpxmWRMBi&h-bvDc<7)ZO>1~3z;i^-BeMpF#?1;
z4RYs47v5Am$Ks>TXW6}i?<hzPq45iIx{C%mEaFG02d~~QWbpA$n$gCq5I=kbHm3CN
z1yVA&R_gDnAH#@d)$E_T^~Ac2L=|cB)v~Zn*6Qka&02?1KJVDOTb)xr+4col4xN3Y
zSX|<gA}tm7FXejX8}38n%@8!CJW(0RLnv$BrUzdCu8QxpKeOz^Gh`vc%;^<w7hTM+
zL5!bymyg~8FAF>?;jr8ZjlRoJGJG$sO00TKUsUvRR9MX|Zm+vM)a3`-49&p8T=B?Q
zm^yOv;lSCaDUkUIP4zye3^+37`|08uzGdX(nRXyiqzNAzGrneJxI2`wpd#ya#N209
zq-5HfSx(CwUbQ5`aCdhsS(KPAZH{`Qm|;SpH2X1v{u#H|)}HMnubA1<5m0lZwB-lX
zB8oxmH9ewDPzl)4Yb2%`&hUPv5i>8K^}sge?DctezPp~n9IH{y@rBJyW4Ixhq|0OV
z`wjWfw9nkRc@u2IUBst-{p#!BzyhCPigTy8U^+0sZ6W*-YvK2XM4h_yh(d<ASur&e
z2XxTNLJL*g9F(a%9GE5J#1u)Y7-_8-E@$a_G2N{aj9r7@?=aK-VI_s#y8qc-#-;*O
z>5(wO!mZ393oN+AC~1LUSHt~VJ#CyyG;%skEC~&c4861(9sRLgT+ZshlIHp2ck-!2
zvt%^iBH<rc4?c~F2BWM)q?e80bl+(}QW7qU&n_K{c6<n?&ep1>t(<CvCe1gFzutzk
zzTTttkBIP|KTvuE3OkKNZmD~jd|2ISU1a`q-l9Lj*Q6FdfrIBqoB^rD9;%892uCH)
zz+R>v1K~HKy~sXH`FeufK=Yeil8ju+F*OqN+chRMMuOvdQU_x@cv>4Srsj}mVOxC6
zVkOXmLTS>7DGRn96iz|lwek5$%oN1_ovT1|a5Dx#5RhHD5)vwt;&+f}5NA@c4;^Sq
zx01Hd(>zbuc#i}01!^{7>Um*kbtKNHMbx`UB$;gaFoGc*JlHmBWVDa@>;dnc=*oh?
z(wh<PJ<bsft(iF(iiHfVstSnHU6@HfFJFGeaJd=fk`eyus5!P^y6qRpIBr9;n2hOr
zByWQWo;=NhJ@Q(LS8`0MwBf$qlV;5lQ>CRHjNMqFOyqGNBOjhAFSilJTLEXcmv}>%
zKe~f{zC`o)UkEuK%61P4T1lHEjwq9&$wU}`KES}G!WX;_YiryU!1o#H%v?IP7T;sH
zszEYQJn`VGDICI^gV~ezSVcWojGq;_iSk8g2uS8l1%RLT*4$)y+)SB4{Xd|5#UY|m
z=Qdg^91LYub6e;rGA`(Jw6wE6`DD5skz2g7bpVJ^-7Y$(%5=0ftG`sUzkb*evmE%G
zCi<yYfuGp23&7zv4pheFq|<0H|Jco(KfRMKNw!JuuZcNo5jy&2v6=3p`;JLYZ-l$h
z<VJ3mWxj)n9h;i6PH>_RZi&4tOVYndM0+U3FUn@MY#7tJQCcx)8NL%#T@}&uoTN((
z<N=ijU6i~(oNC{|fLdIjyTCbKdw6T#GRe@;^9~wx&3dM|V|0lR({D5)w`pPD{ag}a
zBBrKIt-ZG1xmvA@6qT&{`I#j`@l7fwJ-=w^+C&Zf@v)EX==X8#3TtA`FVdVilO&XJ
zG#Te|eP}bQ<OE;isk}LqC8%OhCpuX*Jq`T05TmRn6>+AMFJDg^-c+i9oGEH<eJVY!
z`xKP1s}dd07er*8V{{zX`K&}=doDW_Q)|SV+hzr-Ip)b>kOY0d8z{?z^}pixvftCb
zm$*-L!Z*3`TGSE<*CeoBReNtgjb*x6Pbm-}SKyU!wtcS-PAGS@rt`UO-Wl=QHLnil
zjv_Qu7kM@{#?|{Se(V9!224e?1zs#bmWIxZ+jGx<=#sr6EWe7m<IBpOnAsBBe|)U{
z!DO~}KGW_4$clX>Zo;QHX_W^`YQFwhmmlj#*1E#`S9@n!M@5YZVHG3B#oEjspDaf1
zN`sYDz&G3Iz0iW12k6f=2tE|194SGH%mzc~`&LXloz&&vOPC5Pa^^)ZSBRmX_c8M*
z8nF8|mqG1iKb_=FD*xdSj6Vu=oSG;Oee#Ph9knN!tqzQ<$M9rmVmi{^g9yC`2eYgd
zQy5FvOi57u994bgM{RjXwRgg0-Lu06MS0aAM0T0Nz4@3eCVhD9k%M-)MQ*YyX;IFH
znH|@QWl5j3DjSq~%xDxz#4)^<i{Vj=kMQ=_f>0j5tjFdQ)JO9oI{Fy5+cNPXX~r~Q
z%rxoqH&g#IOnjPI+JzJo11X)v4chJ#g-5p>395&<VLS_x8<>1!MU$&D{O&XzFRbib
z_RQ84?Cc!s-!^BNsS#2<xs-vsY0Y+tRu)ZU=+xuwe~g$z(51U8Nj`$2CHf~#A4$gi
zFsH<2D_X6ps;Hf!t4UG-2c)yw@Y=-0f{h@mJw3>#YRF%GXeF}e+>|9po(F5j?-OfD
zq#lnF#OW@~*vZNS)&@Uf)h=S`bij6KyLfY{>}sB6t~je>sX(1w&_VT_HFx@R`#RDD
zt;9|c6GW`w8=h4ma})8V7WqK`Nu<)oV6QtoQgv4Hix8A7_JkK^;A2(pm=denM6WmC
zo9E{EHgQ(6I!GsYEnopCK9w528K<DHi-)hiOg6S~h)=gx`H6yRJiBI^-u_sMfkofY
zaaBFIl8yXT#!N;+RalqX%Np4zrXCaM!ualcucb5VV>0BZhFtT)DD+$IszXTrT~<s(
zbsv2+6RL)oCf|=A_-@1sO@rbueo{qD)m+LW<mIrnX17T)BNr&%++P|-d+$i>7amA`
z!KkZ->p30WMi!Wb<_DB$vTDU2%bs}Nbp?kM&04wyuMW!1$<N>gVDO~_n$dyRf^*?q
zgo!Tkv9TRdM2Y^Js8R?$?H@4Fpvu#6?y|S+ce^x4FA#B}!{;UMhAYEa6l8T@FMd2X
z;Aggbe}TOz;XDRSlCy$I*2g++6oL1f^~K{aQ?r<ExyM=9==cOa`3vP|89b`#o>d=f
zLR--ncGCwsx(itU0_|sgPW{pUx@&<ih}@UrR=xCA=7_c=bftQXJ4(dt#n*-@QcY@<
z2OQmf&cfh}65b=+kX<AF%7q1%#$$#VcFG-GgTBFC2#&y=r38T`OT@N(LD2v?B)LuC
ztm0YV+cNiXq9xD=95?&>L0{@i^;fI7L=pmzO`od^#ZzMl`wCp`C{D2!vaU3hf1nBH
z==ZbZ+Sx`22KP>dt9UCd4F<oH^iit4DVm~u8ziB#6XY(>=b0*BUm$LuVL^oN*EUbW
z`5j*;UyM^qygoM%t<r7bX1){S%C|O5v5oGvutJH)p4XcL^X1J|d5U8MjmHni+m_p%
zxMWM19}avxR@IV=W>ijRR|J3S=N-gz=j*4u6Gr0cWdSx?2SI%MOZ7Yj=O-4`9JAUo
z1ZC_tB1WphkHE_m6WwkG&vVVH;%`wO)rQor9bHaI<ZeT?C7j8)m|wf~a!|2%uNk=_
zMBl~AbIKnj^m+4+x2jm^jNHc8Z(UySWyI1WQKz8-?U`u0H~3e=Y+15i2aTZw3EQWo
zCGMzN;jb>XjaugVcec5Qm$uGr7wrqe!<t?RW>IJ^Oo;K{awyXuSCu$6;UmK0iX199
zSc)1HUrH<bX+tgSUTuohem{@^x=Hu^{G`bh5z|UV0ZUP}B;E)Z<*xfS@bwOXjLaRz
zWRYaVmn;jztC2TIT-C(#6>Ix^im9nWx@E(LE?CN)YX-1k#ShJlp7ddzc3A{BTN`^C
zu^en9K4*O-oked1jF^H*pA#tN)9>!S+3M2AuYDPww~4pYMyd<emwsWE!_I0D={sxS
z5-cp3=KZ6;bYoGpq93oLbHx7_NPX*sqK3?Is;2N$oi>x(9`}uz6_ws&T|23o2*=A5
zwd@GqNH7;+T`jW1)m~e~89I1JUg^tH!@>4DhAxZ|84ojex;>6nZEUqZ@iB>p2iNF}
z=Byt-8A$d5JGA8o0kiBws<Iz}U#!!R^yR(8C#WYY6!2!Z?Oxd%qJXP$%S0Jh77T+X
zdUU^YAZW1b>y0QA_p#)Jf)^;jviP6($>SVbm_aD;CbVHyaZBWRNEm&=f9@faxZhF9
zgvvqs{m>qkf#{f0{7<m(+1<PB>^ILvAC(mQkTr*WQ?67z@2r4K(sCudbPjP@qocMr
z;6>|3CK-CzhDcI3&Gh1%I*WQ>LBUcELC(=AcMscFl2iqi=TSeD5<>j=NkR=MQ1rqx
zHk*-3XaeObA#jzNP<YLFw(g?#JZ^a(2Wf%@)0^EIrVD>cj=}g^L2WPg@-bF8-r^1)
z@7Vm@0GBo)bah#1@`{o(YEc>&tMw@Y{4!^4eqD&^a85d8xv9~+M0;MQ_#pK|BrAz3
ztD$KyeHD{+%x%k@JpT!A#KqR_#%L3cg-a4ky~5p3nySjEfmS!Vgq|uB7sTf@JY<Il
zL4x)jX+mS%k#ucIY{AyNI_65@)+4fYFWn|p%yGMGSX;<aN|@z6Nko_|PGkx;)tK<5
zIHXe}WGhhVsN%N9*F4yj*u|b}tu4ZDeY53o+b^AJ*@|{^$0zx7p}mquOU&C-55@8N
zn}v$1g&+*yo*r0BgoIRlwX!w{(=f!fDUG5Hh*o?H|NdN>9A_9uooeLhrV<fR(fCrh
z(;CGNJ^=yeT&DP1c*#LPud0HLtMz;~#kg)Gxj&`u${xKmshQ+vdBMxfk{-b>y5xW(
zs#OA)xF5NUu{1ueAS@#IakL;dw39SYJBfd?N|rE%d6QjdZh#;i5x~uB`627bc3xP$
zzczTxokH=7<`*bZNvuMqTw8Ixs8Tf4QD;xo1aiPA*29sD8FjN!I+#uKY&R*cBi#mT
z;6;Sd8iLG+M~0x-OTuuyl_3ZP$`L_U{@9P}D#-{aW3yq~r*KiJ41X8~)sr;AC}n+m
z+mV(kk4;23r@ZmLsqi!^XlX`yE2*>iXYpi$QrC(`S@aH+T+>d~e^&efIu)K9!Hk<=
zTN>)2^=?Al!}?bH7rRzEeN@!nR+uHFz~CXeG&%RBz)Z;C!_p`_S35jDefDS!t|wjY
zt!Ko=OA0ZXF*>OY4&H)@d39_nQSRjW@~z>Ojt$kr@^yPPK=6=bv$&1zp3egNlKmt|
zO6O?X_ifnqOI|K*P2D@_=*sPk>LWTARE-!&&6*m~XCF4RCbGubQctNcOmh_G4QV72
zDjW7hluq|S7qY0Y#?mkMs;UiFu?bnE<mk_*7~gUmB88CGldV18M&HK9Yfy?}iHUy^
zXYtrAfqO~YS1V1IEtDsfe4o2#+I^(k*PUu{S}1~I`3!Bb+y<)}-6&~!p729Q`3H8i
zG!K8>gwP6E&z(0>u5tE+UZLboI?mIuGN_wylrWc`>&B3^P*qu1j{tr$jh<?VV$^}U
zmF{364vWD@pGJuZmXBtcbz_i8P(U#!yGQ;R*_~(Dn%sDuYL8j<=W4ue1@VaGo11HO
zU2|J^XE!SUXO^KFKD%B6-;}q`XcQe+v~L=1dKWEUC9(=7*j+`AXk)qJ)Jub5jkvW_
z43aGFNj@CMDO-fb6AvrDyDW9-cEP{Ng9^#9Gn$T`s@cCOvHD)#C9{Tf5#>{JTabAf
zn5{9dv#m6@y|H?%l)+)qT!-?%00%+%z8rGL2N(yRT5o}DVAJg{CP>svCL&xeK3=Rz
zJxTd$FJyB%kc~?>ul4sETZ~KrY=!ixBb4WpRVQ#*?K#agBp~;!&Eq8YIvqM|X=bvH
z{{YPvvC2y{O|^<1qw~SfUcR-^!G8zarnG`d35}USW!gvwA5ZhrxQL_&?vKn@N1<y1
zC~u*-NTfFrt8bA3JEI(Pk<m8+lh+lpmons+%Uu?wHOVh&4L_SrU6!9cj*VrFRIG|Q
z`>n|}op-247)1y&OVp}zf52BU;;$5GnoY~vBhRQ@fC-5kWJ~Fj_m3Dj;~Bx}T%Mug
zd&|pl12RKx)I$pGPsnwwnzrXkmo}*GZ*`b0w|%Z~4`{8(cl=+V{4#5uy72_lJN<zY
z(TKo&mXPt?`u<q1OkA_E`Lk9cmMG&7GXR5wxZr&ctt*blNo}X<lZd6aypkn-$L#_T
zRJTosJRUhblg~=*nO{w^yVS0wSuTyT!Zs$=TxX#7W1q{?xXl9Q{`%}%>1!NDHRfs5
zkrMv^vlz#I#ES0kG<k3I=q#tYZHt2>g+}+su)rMCLOg56c9%E)99V4{)vje}E(B7>
zuOy5y3~?^wfX=d9GJp#)hvejO!fO8j4g5`}>DL;IY0^!m!n@kx0YkKPK2(8a0CSw6
z;1l<GudOt#A5O4nWVW=2?J+<t#ls*n`FYOW-Ep3A(>1JHaQTjYwQ1OnSGn*d73{wh
zJ`oKR$$R17I$K#~CMX#0+niz$ah=)D!b#tqyf{%Wja8>{1r$+C0*WZ00*WZ00*WZ0
z0*WZ00*dH$uLx^8MxCQxUD#Z#I<2eSz)GnOiZ`<^)+cC;qY}Y!lgG=G>mE4xS)+Js
z!G0aQvAJR52*lD}yox4<R*v3T@v(*q?uTgLe5d9NX<SXDc?@0|)Tgo1F0G)FWYp*T
zG#H9RUo&>qQzNL1mLTJ69AM`duR@dI6cBth(Y!}@twjaZ_074RTZpZ#W-6i1K+6s2
z#F7RwJ7oH|jv<+}KL~g)MYx~skW68*+j1e8FteE!LdsO(Nk(!z9AM-rJYlEB4yWPo
z3`=b^dTq3<j~d9kL<w&2v?bV<CA{Tdmo2w*0tn4b**wpok0iQwmGG0ox?lEmSCi{^
z_BS#`1++@j$t<ZeBM+4}kgR|n00=q^jSmuAYPvs%d@12)o;z6*YZz{&JyoGYHt6>Z
zZvDm=a*%U^26&ssx~Z4q2A64JAC`$Qlp$hRF^%HjgMc>3=j)De2syqdp5s{fnPq6s
z&auvsyA~`<WCQr{C`g;H)V<@#w5xlc59u0gm-hCSl3TsJDsWszK2&l^J3|C+a!$^~
zh79<hsNUW9=Si?Kvr7WTg_nY)jCS^7K7{(!TacQs#am@L`#g7I6~|48+_&gz1k`Qs
zJ|;G<?ph&tB;zAF3Q1q&Dv~NYU6%Z58tOk2thC5UF<VI;pe%ZkjmP}@Q#H%Dbzh5u
z?nzawW4a15*c&4l<Jj%}YnF#tk}nn;tEMkC)RRpaE4YR^&*AfNPk;ouX%wB#Ny+V=
zw9*rjg4D9w^GV~j)b9comg-B0cOLwZzlRvAitaTAxGlNe*@+{$>-_1^=~p-U&9&5M
ze$NDMxNuPJY;pk}mD5@HeGr+ZXO)LUBm^GA*YTq19)2S-rAb*kzaxyA(&Fz~vYOol
z*3m1sn3&tV;0o#VeF3JB$#--kP<~WU2jWlv0IItUIw)qgTT8f7IJ3Gp{{Ws%_;pj?
z=nYFOZD{gawX+W>;ei}y*XVs}TYDqK#O76Mu4v1aJ8iG^=8U}~Oj`t2fJYcc1Q>|<
zdCqwHS5Fk=PdiBRExfWck+hRH?j$++!l?z^7S4KeoYs62BIF2Uk9P-P>spX$i7aH#
zu@M(1&HKtTjz>^A?~0du>W*wJT9N)6yZ*QG{<<TZlR}O?X@0~lQ%s4`Ba>$5aG`Qp
zOA<*rW9yUBwy#?HNoTz&=Og^i;ysu+1AsaK?d@A|S=rb|S`-a3wpkcu_&+xoz~iCm
zRCR9<X_|XGPjJtI0NlWlfsB^v$m%{}?MF4v+Um9<Hmf^6%liEc$tJhE`!eb_@J^9B
z%>kM<V-$lRI_IGtqo!(oM)@F(<dxM`ak+`FKi2$Z1g2E5fNd;FV<Au;!#tY9d9{6L
zFP!oVY;N4(q)IXX?aw3tIVU3&oD+97!)3Udi<Yah>Hh!>bei{xZMQN+#%BW`CNL`w
z3#(m!P`Cckk{dgiup*p>D<Y1GAspm?3lH~CY-8$nUt>t*N#mL~XOAcd!yy}n57cw-
zS&shzm0DI>9?cvDDi?70t-170iG8E!UKq53#==Xxn3v0WWnHnXjmf|qvG32fHO)LJ
zaIN;3w!o^!6>>tMJn`Ec`~7Q=@OO#iFg~4d;4`n5tVT;IJddwWt_61Y0j97i1g|WZ
z0ZSYWqmBV2fuHcC^xW`q@~-D<y%ySi{o4Di&Uz@Vtc1RK!xA>MXdeTdjCRQ&=boK0
zRiS9+OxwiKqknlqZzG0a2LKb=w~e@HLo7lkBanLM>sZ%NjVdVSWhU9*X5`88+@HF`
zw?Id+`qtEGM!cM5D|Wwgj)pDKib^;1B9;P3=ng8Yrp6=lt!5u6af~qP4nX#*vckk?
z9M?4ADspg|vq!r_5p<f>GQ3PW@w?Z(7xya_o0jO=2b^FITl5(GXfZmrFmQX<IpYbW
zR1qM^+pwP5VhR5M$3Xn*=%(eOy^lgw7cQ?xQ;Sitwb3QRt7=yuvlU#hB=je+#%lxZ
za<<UUN`Zhg&{gdt!<vS%F3mbACt!IhxJCN0{A<ztIq<sP+@$*T$(}*a+3m?xA6M#s
z3|5t@N_LE`?yG72Z`@QU^4?ItyzcM)ZP?+o8(XbP;6rBwv&uSzQgNSOPsY6uL-=@$
zeGUGy>ST+Qf;KIN^(UrBY-YQAJ8OFjVQ;6~#ccro2-j#oUsLs|iyUNfE1lUL={B_@
zvaz+(;xXA<#|o2{+BswDPg7RZ;BqOMR!~#*<j{@BZ2f3VZ5ENbRfRQ43FB}zVm8MV
z#5(2}uC3&^xQ!-)RVeYup_SB(5JBLB>0dMaaqtZKE~_4?Vg8Y6cer6=k*3_L&g~;$
zsltqwBr^b5h9TrXO@mP1S;2p3_SbRwkUj|jl^}zVz>F1OKp}wy5C|aCPQq&E!PHl(
z{9O2NHiLU5?wc8VN8Kh70)_w*%&It6020Um7zNM--jMlKXr0IkD597J6jtwpd^vmK
ze-Kz{);6y&p5Y;KAInw9W+1r)DcX*D6Y`t`j8Fy@Tc1t7x70?Tab<HA`DH<D@iNP~
zv9xU?IXM^@=OVp1eiL139~5o;JF3PnY`p7y&L&t^MPSk}Axk$Y1;Pvw^93Y<fPF*7
zejC!P{x4Zr_+HCS)8cz;7r2TD31w88Y1zP53ITg~5t)?Z%w9)EO^WA->mLoZ-wx}R
z8g9E`aMIse`LK&Z7%Y$bxY6B!L5W%*+~5ZoJc{*iiT(l5>@NH(ZK6S$<gjZyneQYs
zH_auzvPf4SJ1Dp%MpGDE5U8nMgRALsc*Ekv7HxDbthDVm-cYT{E%ug|0Assa#ga|{
zQUc}oD)?pMx%kH|*tj!!I&)h!vt^@<7G{x%BLI-FfK>ETk<zDDOJ;w>8w;-*c%#Ff
z9E$wdT8n$HIzr3O5yrp*jmeJUL>!E7-OkVrZC={XQuw9e*)LivlcqhvNDC{cnV3T5
zc{s<Iz>IQ$=dp{zS1GD|TGTIgM~EV2GHe+LnIUu7Wr_FWIl#tWfM#32h<CcJ$zyM8
z47UsqqNzWbr($1ILi*`7Pl}eduv*)+&`kbZxFzEajmo~9D)Wr>8NndZvOn8j7Old%
zv=BK2o|s&cPvmNcf^UpIDZJNYD&i|?t^?;ec3dy&YLABQ&9&v_+Go#_+2aqKVVjKp
zrk#e-r=wj(fAJx8H&FJeD_jh7`?Sde`BfbYQ3u5*Rc!g2rI-=@^OC)N&0y)5FK4Vv
zX%1Oh+`DaKg(TpQ$E{hk3oOPsh-c*OLy`xjGAdMsD7i~w8!bxXPS?OjklaeLNtHiv
zo*SQhnwHgAOSMiUCm~ei;;!kw8=71H0Jco+9K{5FTJoTE>x|~RFAw-xLl(8S1)P%7
zk@%iyZpV{bID>qYRo~!ocAg!&xYeV-cJh@Gqw?fjvB}Os2h)n{^dAWMw}9E(PjPfk
zbCSh#*N)Zbz7z1hg~W&Lq|Z4U;DH>*vVqs;#&SJ4uB!6l*GaT7TuEuCT98#?Mfsc)
z-3KMH$34wwdzkW8#K+oJouk=*R{PFZOYj=P@&5p8+^j6ixgdw;clO=)M^Ad{ZEUPG
z>t&HFZ7sCsT+1!r-;oOP2|VXMoL4!ic;?>3$7yJW91>$|gfiS5_1hBi2iF3*{U^kc
zc!K4mzM4rK<pRx>!)NZW&lw+1+=?|R`z$O}sl$G+Z@>JNnR;PiE~h+tGa2GT^5HPp
z{{TJfO4`(1#1dClkr*m$Il$-TW7D@CaZHtLtRdTli4H+rZCrI2U%XCo4s(&zjMYf5
zmTQulWDO+JouLBbKFXQKKBUw*>vPYKEje0tyXe0}T!zjFEv1sr5EjqxH+LKmSpGdR
z+LBAy)*&7iQX6@~?Ook64l~o!9Z#)do4M{1DI`gQy6)LHD#$WM3iVz`PfChee66Ng
znOTko(ZHpx$*Eu2K2)u5>(H&@uk8oWF77O^QC8e2@&GsrPBV_+ao476#&vt9xS0#R
z%SfmMo_mJ*`<1{LUYHf^IZI1}BuewK&)peN4`b>(W6;+T<8KXspKsHmDQ?FNA5#k-
z;3v@YwEi7MYZKARF|cphO<G@n<N6$3yv7;hmuf!74Yom*Y#xMn72o)8R?WTstF_ul
z)tAeZtlJLV%27xKut(h|fHUb{a&itB5Jw+M(9$)Fy(ZvGWhq7nBrwQ45y<)yGB8GX
zHBDUlBzG4QTV72R7YSf(WU@CKWm1zwKrGB5QUE6%6pVwM*9EUzM`x)|4Y_87ZD{ul
zHr4@#M^JgK*nCT<ykV`Z!%GR@=b0pFG5ylzvRD0_<Lg}Kn)er`X~SI0EQOpBa_moh
zdzwjD3a})PG6+L7x!@?t&$W7|h4sXm$_q_GJl;gRlWF0>;J6_D?#F}DxEs5%Zzq#w
z0k>$5Ji-dda7hG=@J2|_r9~CZ$DXqpq-j*-Gd6L}Hm-8wu&WUZZ2B|SXK%Hr-r*2(
z6-H0%{Y^n4%#pfIzGbw7WP#W34&OpLgV_4i9ud8ZP_((0=#;sRFd|i5zc;AIZlA4a
zT}d~V!Hbn6o$I(C#-{es9~oN@JUqX7znAO%Y;$}60J3KgPau}YP&|o_1_w>8=)m#*
zAl8I|PBvhUpyRDkzKtYTj_iqTrQy*>E05w__aDoOrxepzNY-*lvTp(H<vgs*o}l{n
z{{ZWX?Mv%vLHuiH-^uy*`;MG7e`R;mua}?s{r&HyC=ra4P-)slkBEG5mYR&BD?2!m
zT!_IBGXg@tPnV{9@lXlXrjO6zGnNOi11I#Q@TO(5p7F=;Z)bVip2Xot;01a1aBV#q
z?<(HTm$X{!dIp;I{{Ut&Sr|N+U7;%g+KTFM!x$JK`ii;N>s+4enC?!erbK4E3KsUz
z9DTMi{A>RJO^|=zYsX%_6@~S^{iIh`QmoeUjmYcY*CVk9f)60jdbDdsv=pLU0b62`
zjCCWu5=N*&0Q2k3FfgkM!O%uSGajGeQq_&_M8M^rA1_m%{<R<lfgq?0+LRVdXQ9nB
zjD0cGQbT0$@}YBrImxL}h~qU-b-(}+bLmqnf^vGE^y9dhY#idA4>esI)}~XMqDZw1
z7&R+NE$-v<B5V=^6=fjhSy*zc2m}y81Of;mzGL{c@ZNm}?n~V|J@&7;$V3Vl07+#~
zFsuM2kN_|Xpa>ly`g(hat)h8nl_QOLXLbq~>Q73|yD{r_jRM;=mT!V)khDv|1T<&w
z76byUy$A<zBQ(>oGF?xH=%R|$kgsX|nsmwJ@m00tlj6lp_X!eXEi?#;mdN|NFB=#<
zp1lTqmrBv~4O&gQb)44&%#IdyUy&L{+JT$yuIAumiuZqoHufGEy4I$G5GDHvUp>as
z#YrD1B$W&ZEH^ML0T=)Po}y=^cxKMu#C|pLFNo#7ib%AZxZ$-(&}|Hs;~|+(B~0_E
z80zi2b`xcf0_ssWi9C0z#$;|%EzZS)#EPmA0(ODF&u%}zljt-2C3$gW@OM|%E~I&G
zuPzFyk+NH&fs^P5=~x~XnRK6oULw73_1D*FZ~oRZmOqiCkddkIyH%E5OU63n?9B`|
z?<%iATZISfwG?O24?$U93+_J4ZR1Z6N@OnulVIm0Gaf3AiK@q@{6E)i;`#1%8;GM^
z4v~+T{&kmWsr`?``i+E>CA!{88%Vf0A#!=gZ>?2;x#2st)3pBp5?^l)(%N}Z5Ztkl
zjGxFFrJ~-OTWw54ijR2@lem+RGn0zL@b&N7CDkLhaBUV<2sZL~=Z~&ye@@bF?$wG$
z(Jufzi<AEVe3PC%=+Ne`il;$0H~o4TnpDo3o}+6CPazQtG2;w*Aal~Rbol4KaF&Sj
zV0^8xg&x_imdC?dZIq2WuIZeO&RYTTz{u&JrFGhFjd^#qV1<%C0m|b8wsX_*sdGGf
z`LwD&N-_Su4jWJKoKamp<>ZI$E&@1={G<+po|V+;dO^y^r`d&L(4u_D-={U(Tlj9u
z!r05HoWB4NPYu{{>N((a<Q}4`>YgaHvVoz};#gyk0L)kpSCGtj0QKs7o+=w`<Ech-
zeE6Ab+jr?=Ek8iDwU#E<w<64jNd91|*gS%Lans)(v|MU-R`W)d!c_TpENC*wbI1U7
zQaX;+!s~uHh(;lbMz{z|BE#}Vr1km8$?4HXJ?n|pd_jMHjU1AQpeLB28x;L}xBLj2
zYMXnVv@kU#@W+*Rd;b7maq3#{jG;@0OLr?WFkqJF&6jW(1h6|(-;#ZET#fd>e>+Pg
zlm7r`s}5Zoe9xcyXn&I6R~rTN*6_ShFbdsxsIx7^omxo`;%ij|k5-lroj1+9?*9O*
z7Oiy~n;X${XK?8{lZip(=dN?tKJ_h@v2|^zJ=;p|^0sBk&iwVyy(OlW((Y*_KoF41
zt&_)5?brF$JGkRX50NS|6%GdN#DBAq!9UaTs?gq~BT_CCS~JtEbvC?-W<s+DAA2O9
z#<cCO869PXnIuz@gMy~K%SF^%Nt7^iC8UQA2<Ux4HRv{Tr11wrFh)i@ic+<Yh{oV5
zV5?}`i`oAG!R~Db^I(!#)B>@nl##fh-S@{r2e&lo3Ny(T_~Z&ou~U%4)MuPlY*HB9
zGV_k!qtdjaZ!#FMD300Xk-{p88aCU|jPBZa87Cd<2}C0<b?5zjlJEUnK4|5Lc~<f$
zPRO~*`qgOI#*7>+sUnq;8}7QE$J3`?$C1*kETyHIY!J$aXwGrR^r})Ic@xto@*IDS
zYX#Aq6(-?nM*d%Yjw8l?9yXE-t1a?d$O%G6KIq@=57c0a#TM3)#UGMd{^8I1wFCeN
z_U9w{{vy3ps!0^q_XuRRmjTpu$mqk-hhy~}39mo#HkEs#+_G87WQJn0qsG5~2ZmAD
z_9L;N`#h^MSeWun`^bVgX0(bkcRJfZHwgT^7E!_Lp7|XC{3|$KLu+{Q>7nq$1Ubs}
z{K(*StNKrc^&L`u)9zFJMULkDbHMyfcG^dU^vy74Z{N#~3}-m{x&Hv!N8?ED#AB%8
z)#^y$?6h4^R-GB6a?OPVuOxQDj!kvicY|&0$ZbMjpZ<BK9sd9<?O()`?Oh~N$RqnY
zszQf9DhzM`0C@Fp#F}h`M-v=i07?8m!}aS<$IoIj>D2dVt1j%ozSNgYMYpuHQ4n&#
zxh%|af=hSD91IU?Xz>Ur(i?e}9oP=I;Nzudc!E-Ah9EQLL<zv?&UYOCU{#x211_0v
z9ri9n+~ACoK;!5SrA?F6^{8d^=SniIteU%JskLo7?lLaEM?c>}39K7~V{r_Y)4B2(
zpDsn~3x9ZHpG=SH1vgodnnhNZc;&!Sa5L<BbnQ=?z}wi`Zw0*gO~D)unItIuKnL-n
z+@=_;zMUxhNIg+UQ)wi&hTm|K?m}T^R_Za!4{m>*c3K{o(byxQ3X6pRpKp5NY#C&~
zi5uo<$T%Ov_}8&mT0thC6bivxZsIe|Yl*DuH7PBBKQgdXAJw^9>!<t!1xby;8CFw}
zLBR*Ht*;Mgkzd?u7dma(gHV}PR<I#NHxiG$<NJ=o0D-|HC)&2Br#-U*R{-}N4QE9x
zmbVJX?2I`KJA2n9>}f;VP^o5)f*A`aERKh|xWNa|ikvlb_mkY|cT(#Y6TQZXdoKH?
zVp!PB$C*8RmN>}%0(j!L0UTh0JweWDk7+xrmQ;oW5xLF+oYP3y_-tf#!N~sr3XKj3
zK9wcJ>434Ss*ZT6XuF7Vj1OVY(v!^!Mo7<m)Yg_4+K%5XHbOY_ABD&Dt(#32&dU!u
z7c%?((fEJ*>7*vi>kE5})=_U6U`PS6fuHMHZE>mUB(9HYuv>;?H`k<jZ-y(nDAbm9
z;NX&=`qxi;Gu|s(Au-y0*@}`2kM1cP<NL?(9FjzA0O3GY000zV05|{v&;iCOi7{;a
zKWh}paepMbrQ&k3-GEUK`w<V3ez+&zu>LXXqfhWAq8!X*z8_=EaG9H90%afqIaroQ
z86bR|n(Ude?O#0p()#Rk>Q=fcNd$)0AtZ_BzTqT?Anjk2GAwxci92WDcMWR9^hb?p
zT0WzzdB54#b6hM~-pIcylbxzhP0U6Wda=L&k_CFlhQ0=BI)<HbE~xX`J1_1eRsJB|
zOhg7{WFzkw-B=LG#%tX^2K+d)@Xmo~*LF~iW#Zp?IYH(E_&!$bpOjz@4i4Pl6JE4h
z+SqL+6WY0}V-+`KV53tJ7wnyveg5VBdLKDkct=n0-iVgaEYmazBE;8BW_Y)5EE7CO
zo!D)PHw<piTIC@OQxc&@{{U9Yo>cl*)Y_(-WvRsJEJ*&1j1l<Pg81)4eIoX6C~pzA
zeqJ{Z@x@jf6&lw|bIX)#Wwkl0%bF5)zf}JKMd_ewy0nY%*F?~*mvN5bNo8zx894rC
zxr^;$)*THjE@$~8n9O5~7~O%MdUp4v(=<O5_~0~JOkp(GB=TDBciRwdr9d398Lv*!
z{tReZJ3`vzvTJ&e3`G9`EDC?wjCKD2ffMwutJw9=67a-+BJl;B*4hn?-0>Nli2{X+
zAWuUfz#MiJ>N*F&@RsRy;{8qMnbZ+yWJ*Q{`%-=8`~dpbv1%eKG`6$1jUl&*Kv?5Y
zs-xHr1vgxrd69%U0YIg2D5i&`Xu1q~UYVxa+u6GQ_BhZD=l!G9pL5N5?zf{pk9{Jv
zxwLFFCBE~H>-8P_e!O}O)zO((C!AF)*pluKDq)e-AMTORiVhrp3OJ}*-tySuZRJ~Q
z#ksaJ0|P5W&Vz8l7|7}Gj+_x)dw81W^Cl3M`B01#laFG1a((b|Sel)^wT19`-L4~+
z7Dta8PU0}GdgKGh@4={SP{zy}aAf`@jD`w8923(AJyetO`_g*G=gZo7X*em``>m|{
zTi46Z`xkGnaOh;rp`UZ3F~fn_p0(%S5OnFj(kFsRC9^p&0(by*8%F_w>yEu^vbvPK
z&Of{IkAL!WR0Bmhx`yK|Xy9%u%PAZyulqyw1d6J0b|Vd$EG=~@Z1nkmk>o_@tuVF^
zwR9dU(IwLFWH?fX3>kjwDd@}We@f>KYMsxugyT{wQF=1PowMD{QZj*nE%P=81zxt6
zTV{&cRx)2Z7>o>)kC+jYf-#D-1;kL=BU?clG>Bwwy^c92j0_XcQb!)SH`iW#>d0Sg
zU@9|x>;u6#?@Myc2b(4dZvvEmoQ5QAVUdl!Pfn+(J$b6PT8Ww!iDN)9h9yQ%IsH3-
z_03aNmU#{XNavDzpT@N8^jT%)`sV=`l24@@8Pux^QRbVnC|b-@bbCvy@Kg@ImDhMN
zZ}-V><%1AYBF0<h9-&8m=N`tcT6lg795wur+9><Ujq)D&$8X0KwWmicKsJ?Xw(I;i
z7Xva5dZ_3+b{Y4ml#%4(F>4f^8c^oH^|$%hnkhGd&svm{QPo(D!x;yqKG#oJhF#iO
z4?CNu;3_-lCyqd3g`F5@0Ce`KQcUu3IYuIlKWNqbmg3pmG&XX4s?OWd!CZoe865iX
zDJ7fj7xGUshIc!iRA3T$Y<qR6UBcitR~X(H=N-*D+TpFtj1>uVb#Tj{mAE6@HL6`!
z=ZWnfy9u|-zpcJ$gUPu<;4fZ-8OC$`=u)OXE^B!1VJCX4k~T5^B_M<C@AwM0_VhP1
z&2eiKk0gsD0rHIC{Gfk#C#SF#TG&EnB6e_?WgACQ6z%*sV>DX(qe#h9lzo)-+iP2=
zp6~7~+`Kztg-ndTNN+4*5g(pF0|k5f^cmph6;%WhNdV{k{sN`D*%9*Ka`B)ASd11V
z0#CO!2H-w}`G5L{>r$SD*1V_hJCmpxP(JYK?Z8p`pVFe#m&~!96N2Mn=g|KE^?>~8
zRhY5IEIB^Bb^TlPsQl32Bl0~n$3Q=z$K^%Iv$mZ~zwCWR;$1<s>#eDE`>B>D`D7d&
zxIE)HA5tqiTOD!;*C~|%1uY&9003a)(TC<eYp%11UP}}=P7)wMSyeDpa5Is~AOZPR
zjW<lbl3(0j$pw&*qB9a(+bhUi?HK<6ciN@NBkHhOoqR)4RPX0>zYTQxo@0Fl_0{My
zz{@18s4@3PKtBrVb^AD`yts}bm|_cTyySq26d%(y)@wR8%bO=>4+;>cb_UXT$;LR~
z4tip_i`lK=nW45&HjS!-EKbpnbIH%O5t5OfZ&tMVXs9&qyzl=20Oq_qrbVXQO&#J%
zi-H+94xw}RJ-Oz(HMx!{7GyIb5>*@j0I$%RvEr=<`$s^s)x6@m)QVl8U%U}|NIm*w
z4l$FCwR%~jmqF4rTe+FqAZA$NRou+n1D|u6hLd}p7<tr`zkb?rOMf#$9ZXH8@12CI
zKZm&dE0)wQ<MUWXzz&@C6zzK6T@rb1uAysr5CT-TPaqNe>y(dEifgPZ23+!L6k9u7
z<z8I2*zWY5PB@Wce=X60SrNuVp%@^J;DgAknr@MGrM&Rzi1&UUiZe89TQXS;^Al&5
zL7$Y2kO2p!aau&JcYgQ-3(~y<!50@(>uVHpGAIPOUO4GTD~r(YgVR%1!%Mlm<r8Xm
zcHma+rjuo9hL9VHheFueK7z4y>pv1{+SGPwac`;V623h9nLN4RP&f>5e9pjkJ;<(~
z2#1gzf&41Rdx<Qp%Z_pV)fGw7SAU-o#ycxzkK@pO89z$8?$5zE9)qPu<OQTMs{o?_
z3;}=u#yy2V{Bu)CK|ED=ECz9d>p;j|_MOd)4tcMOz94IoYyKm<ylEye%`03YJjm(;
z<7O2&R`Qk=VUlu(Cp-_QJ}&C1ruY|8S!Gy_^8Ji60CKDelV~iUu#IFY3k<LWl0ZKr
zY8R907xy=}kLFz5%F{~t19Pz?oDK&h^s9;@Tc4tOE~RYNu-@Ct6qYwpD@QD6a&+K=
zI)m$6{{WAC1#9DvDnqX7`gYSBAF$j2j!>3Ef({5LIb3Amob6q{5Bop-NP^J^hjn|o
zq>}#O*hzIMY)biU%Ey4Mj1~La$RmH4M1HZaM|Gxt_SQxbF+V<et{CCx?QET&N8KJ?
zJ1|*nIi(J0d31l|`hUY6j)P-q;J*$>V{xkAY6c?5&%T$;o$^a#AamCP*a2MR+Oo|w
z_afOEX`DEA#v@VCk8zKuHH)X+8@O0pMAFHgBz%B<IR`oY2o(vPZYT2mpn^6e;g8G!
z1E<ty@vW)hy_}nF?D2C9;o@n+RNbT7Tc@_J*3<4cG|v;;Xm|R3jQ1XWjq!5qsxt(;
zv$%je<mVlQby~f|pKUFXlZMFXN2vC%I9qF3E@6`TAv{pZCRoYF7<UA8Kjha*rrz$m
zZ6;P$K&vL5bDx$(J!5Y|8z2tH*w;n5U76RD=F!DM*W3F0pW*0iUflhnUEpJn%Ak@$
z;BGl0qRx8c5y1ptgGXAU=tl$TOHCA%0P+JPqX1QusRyC<KGn>aUfd~Y8UXp)8yO%P
z=(Fok&8G|I^BB&t!V5~#u0{v<k8D&<H$1${1NDgW$Kppda+^<>y$Q)4hN;O2Ds~O3
z%n7X>Vc$$vjeuz%?i_H+d*jlpOBswQ>Wnf!!~FjMja4}`kBqNHUB*jq!sItr@oF}I
zW4Q_sCJ7s)Y;p3R_6~XUz&^S1-Fr%#OTCgQqbaqDvbR(|hP_b!wFaT5+v^s^ZW=YY
zi7^{VfU+q55>Ij4J-GC$PRFs8<_?4QbJc%e*YuAjw}Rr~c0?G*oSd94f0b=%ejSqL
zK$~QiUb`bx{&DZcb+)>7g}bPfzNK(FMF1%n`o1~*0Q%Ot+TG6=l`F?>YJcV4++ZK6
z@A&44RP1{z6Ntp=LN;CB^=0_KBcHX?EwtPu<Qdzf5CH5y;9qoprnYUZZzKcARny}=
zNcrVHxjlcE(zPtK_-)25p;bM|<e#alqBKF5Jo+tW=2a}Cnq2sqIX_?5{H(l;%MB{p
z*B(@5r03>;nX606$1)H-yV99R7(f(zRDDiOM(3?glqpA+3d_iT<WKc$&#9>0i*+>Y
zQHm^RWa>6PV>HOhsuh{lhC#s39_NAh)Hhe{e9B!TQ|3DzgByz+u|KEK3fUsCwF@t^
zN#@0$CAcFWbpHT_X$P*S%V&9fqX$-k(fmvG8X1{MUI-<L#y~hY{zk6c!)v-RXEQ!r
zj53f_aJVPjoyXW>qO!esBiNo^!o=jRaCQ{VeQ-~%Gf8T>l;eUjK>Yyzb)=iM&zOUP
zN()x^y4u~H`u_l4MZ}=U&D)YbpXU_7!#F)Uf1kto)on-jM3rI3TpX1?^qO3sX)nW_
znCaW<e>{F7v*t=SI_Ti)VrnXI-IsSXDkL8;Y=-p&^N;YVH#2_sa`bL}x&Ht>*503Q
zCDWLrh&s2+w;!cL29oyPE3mV_Um`EGA#pFu$6OruI0N4`oN6guqtvgI)WXg*>T0Fe
z%vFu!+^(-1XXjTusT^}#i({);#TKO$B3(S?F8*w(2h<L8(~;7w`14F*Fx27=<jQeA
zKY_Es`W~NLdeq(m@haK4(zPI_(p;jJ94SA--p09<?C#I7sfC28sM1`nJ6rne)Xu-x
zZEW>Kv;i+7m|>^$Rzjfh&;q%~etv_caid4GeO_yUbY}#Fby87I4mTfcbB|i-z9aZ%
ze+^t4?Jz0QE*pm1lM55~N%ZtTg?Z+Y;sJfCMJSVPq%KU0fC<KNpRIMJ{HKWHi>+7R
zX<N5%)b903pu6!sorF@Vy0DHUjF44EGmLZ?%}KB6HZu6`%55$Dzq4$&k{!n?aqHcA
z=g^O#tPh7Uz5f7>Z#6r%QjsIbaClLIdH(=_txe&J;SK)1uT0yS14xR*5xw|cKOfSX
zR@1T5QwF)6MD=f*?$IKbi1phoQu_8;9hh%uK|MiU27SBzE6PmL=~|qNB7%&5ppQ^%
zuJIP1<*MqMYKMi$^P<lvPj8{;Ykmij%_wZ4)nG{W<(vIkBam~@(@NT-&7q8NpTD#G
z{LOz3&$`}8Aye}Yy<V~K#?7MB?(d`@G>x$d^#1@kt{2088@rC$D|U~{eBhR^U(@ZE
zPSUMy5MV0g`_yw?p5-d4qtLq#%31rU<LYV_U^>w(n_*Q4m-)XA)l5hlO`C@8rMW$Y
z1F2dR{w7#ybN5Fz426KpkOyql`#V;W(9YnjW2Xe?>FZT)mg?}lFhLcqpgVlod6Y0b
z;B*JmG#piNRT}qIzd!f}J^rn4XOA!)#AgGoaX%6~e%=|dw76S0iVL0V_L(7Rb~2R0
z2*FUrgE1SVOax*wM$_8Ah1%lmNhar;X;UF$#re+edLM3;<Da!X-L<WTm!PDmCW{x6
zpa8z|N=82L`F4qkAT|o1INS*q_Bn8Pj8#hfviN_mFGIw<VdBgG02Mu}>P+%W0-VV5
zvln6%G1xI046gwZc*f$yZanQ2R>!nhu)Lna=`L+wWT~7I0|E%aQV$HI5(<z(1cC@P
z^!LG!8{7Do!&X`jxqlqG$VU-8k^>~64sbyL?g~`*+&SFDI8T;qU&7kt{vOt0)Ge1T
zoE%^{9;n0}t;bvtc?=m#DbA!h*O`@iF|7wqYU!U`UPUdv%SOxdF9dq~ih)2A$W*Wm
z)E?%h@Sd@6<G%`8TsFw{L2nyQi;k>0D}r*Rg8|9GQl|{8qFqMGY-DdN$o9nHC1oqP
zfHFRyoKmAMZ61vuo@W?pxH!o*b>GSV09Ji9^F$7y9AqC}DfS}WZV%eW?%WjfI+*j$
zN8$#53T^f3PQPfHU-ZUs9d_Uq3IK1eM?YNEW}OOr+>_~BNv9up@~{-K6tPiQROfz+
zs`J-RJ#_AG_-k4I+|$|R+5M+$l)6N1!S?lG>cC@nw>^$^K^Wunu2#<U#iq)-bZZ``
z19|qWst1@x2|{?u+71c&bgq|8y0z5cj^-&NwMi3vk+>(zZZa1gLEH!(xg7;#8K!=t
zLUkayE3Q}Tf0g{d5?s}*I}4lK7*Ghw$C)A8pMgDp4AY{P1j(_s^Kt(GFIRZjK8w@;
z075j$CJis0bu5=NV*t4!7x3zTK|`7|tB<D-hf_LDV^4!p`vsgcYL~mVF$z{BImU6+
z{Ye6}HBUZ!X(PF~V!=pQVH;yi@!O7>=sy}uORGC$b#oLiHRH1W<~0hgH~<WEAd|;@
z)jeNA*Y&H2=JJx%6v9KiBOG&p3C@23P`RZmbUATYuWLt|jpZ)O`nUD5gQz^Wa$7-k
z+tS@Iqi7pP`Tlg1GBlo1>PB%@VST0ZH_WGL$jej3*eB&>KTtoVTZ{XTmUR^U=JjL}
z#?g|vBoE>Pih-dQg<~@;D(n!<M&O>Lfyu>dM9=m{yJ&yW)%>#ivB~!9O^;EM+Ttde
zgw~}zl?8F-FCLus8OJ0HW~wr8pw%eCQFR@c>EF}PmQ5GzalO5T-0}G=QRIz)EOVTk
zjzPwK!4)WtBT!wpH9+&*-3cr_!7{S!O}mw(PwsW#f__7s_U<bKM7y}tbpfJkvpmI@
zexG*#0P^)1>WqKqqVyxF6^guHERVXu;^|kWrB6#}*Kha-O42dlVOP*oF+joOQt?)H
ziHcPi>q|yCpasCB+n%(vPy;q%k&#(QU<e}w8oOa*b*M|_SwSSv-)P`{PeEOVmEcuX
z6KgjB0m+IZfIhAM6w<ja+cU{8ZJy3hVhbWM`FC@VV^K{cvIS=uW#|`xKPvS903W7{
zE`oIJAtM(t$Q=wrjNpO`dy4Z^EvGsKnmLt+B2SgLJwo*ZpvlM6rgV$x)cAbkFZLB2
zsivUy@<T4{XBJUBw&F7{D%inc>VG=x{ulUhZu~K<G=wW&Pq7=W(1R*}@234Kji|J_
zmE*mObdG?)%P`<z<Gu!Z^V6Xj;<fx044xgoxmRn6WuI@C0)nW@4>A&ZV>s#C9mQuq
zdMxP5Q=^H8Rj*y2{2g{V{r7q%rmV`za|DBf*pA=l>s{upr`Y^J@cK^yXz!vNg*akH
zenZ>nduFHcMu~6YT{1mON+GT`WezdtFZWNl=LhiVUVWfy_ZkMMCyQ}R?Upmf;13{<
z#8)NVHhr|=3`8v@b8|)U2u(&^A5?%ur!k~XcaXUYvP1pibN>MA6_es!4Cz-2@a~e%
zQ~RfGNI%>s)OJ0`xURd#IxV-0G?=xGBnfUK#HJ8&<}!>1JbmT;dR9+`wOF+~8FX!B
z)^`i#`HTWB#sJG8;N%n69eMgxl53e6)2QJtSr@z)uUqPtGH4p|tkBGcB{CizPw<oL
z=zqez1L9wUbq|JqCRT*J`ZdWW+Tn)`z2krOhwIdL$EfSNRQf)lv6-1q&lJOr;CKH3
zcz68kuhQ-`-yQgF<HLR>K_fbRul!jZ9ZzN-=Zw)xrz5l2(ycya%@fEx9eyOzFHM#a
zZqv(Y3BgXxxa*pHe`m6c<yn_-1(^v2y@#*oTj#-(_-T_!x^~_l5X_)4x?aqv2VC{Z
z7{)p4UDk`>5G~QBm+bN%n3Wsc9{ipG`VYj{RO&{avUa)Q)W*(LB}WZS&BuO;eg6R0
zW6osK?(J?znE@>7cf|aORP_hgj(F#x?Of&ll-ecicd#t2rp)9O>d4-Q{h&WF`g_&?
z0E3B$`4brm@&jZxdtmcimCm0k$vjs`C5?v3;gNQ+ABXV{pyH+#qdkwGt%t9Mn{`w7
zo&3MAPf+ksTd9@2(K74}8|08d#dKP>y=iE-QBP?ygad8Nm<Vy%26Eo#80}n!gJXA~
z8<x`EAF)rJl1y+AoaBL=hV@(?d8S2RCwU#Cp8DfFw28F`(R=<sl?oiKv$7edv81WO
zI=}1Z^3a<90L1q?gUb4Ko!PdEGquEEZy<~+jP=G(T=CMkuI*tq)-u}OLmk{;OCVLt
zAtUaSl1T&;?Nex4ef*K9nG&O`Wmse780qcbfq~6i)UPxT3oJuaxJ9~{v5M9R+F7L|
zmf0Et?TqB$a5+3wN^wrzOQ7o3yp&UKtG=I(<^4Y9_T{6@Y#1oaXON@}WFLR>Ye!I)
z%SW(nLtnnM(`^+-`DT$(c{m)L0iFeX_wg_GfqNl$r+7JFf>qp$ca*rv;|#k_z@#?i
zY_ZCfXvTA15#oOxYyKeDV%2VSOZB^hc!FQFx0r#6?z>e^(iH4e4Ywp@l5Pr5Sst|<
zERy}~ul;{t<b6BwE91VEqFUVB_(`p#y9!62a*oBx0I!!A##Dv}%q*+4hEFhpqvV})
zSiaXa2fo#3`$go0mz1K0e3E$}4E4azKmv>a0MDYeO2=ekqoN8ZqM1QO6i^3O@Y}_*
zcrV09REcDAU}%ai+&CmQ*3V<K41x$GH_QP>`quV;_(*&^2BD|4(Z?Y3B)4z_#Qhmq
z4B^y*tUC}#QC|<&t9%ytiF4uYapBf4v!k`P$4Lkn*^R6YK4w(N!621Tqj6Z!<5DjC
z@!ftW7C#3ZT_*;5mE;q7nDZMr&QEjcTY7$y<H2!i&aUikS}6ej=pY02&PU=Z{=KF{
zaST_QbEMW+Djqk5fl?13f;hp?2D=XdvfTJ}w5>`67NLwwCU&cqC9(eYeLtls&)PvW
zcv%fUVT+YH#?2@CerV==7jvf#K_S$lji8q+lb@SB44&iKx=$2ZTljtBXsn_Z^AM>p
z82|zIcKy&tuX^FUW1-w=TBC*~qCYfp0f0xS^!FaV*skBfI^DO4G>LRAYYh7^q@GCZ
zN1+vjWy_=3`mAmn>kw`_OSz2tx;Z91$o-CU$MpOwP8$$yV!GBYUI^zIhTaSrWnW%S
z0QWV>_=``U!`hqK-xA69qhZ3xy^sF@Th^{v_?}O&uAivdM}K0x#*XZcoMYu9oPBt%
zn8T^@Zlq~caIe4Ne>-Y-IusC*b~IaApuK2WVVX&!l~j(oBRfgyS$A43=AGhOE4$}w
zTMK7G*K*5}?m#WbC76?t2Ll4Mbjv$^E!$GCw|i|qT|3QtyqTm{egtv$$T;oKdXGjz
z+D4%M8Jh9+kCeM!Ff7TQcJfyz9qQGSJqc3hgkvSD*G{(8Sy^81({1!Qj}+;5a%vY^
zlrXKug~ZJwOKg1989njP`sTU$qmTtGj2Hc-Q~nj|dR&^g@crD{{nKg70|$oa1<vk-
z6<!#0{OgqQ#8AhqLvaC9ZFK@pvP3vz(XcyY{{T9C?H*<`FNZ6y7S}emdOd#~{{Z3H
z&Ar{n*w)e9i*#+unJa_%{Y_P6Srl#!^#ec3t`d$uL<t)8V%Yt9R0{A*xq$?Z#C7@_
zah3WWT}n?&%KeD#W^{r}c%8hb`@jK{+o|Y3`qeI>Yj3Y<lUrXqB%!?1Jbb)PKJ4g!
zyg!Hzqo40n2#oWB4_{t>l;jczR)n3%averC)2Rr}8elQiuyquo?z?ZNVm}XRw-V1j
zm#iYitXcu)Z2ObP+GIY5xa@0qRu-wIHmhq5=AVmQPRa9aDfvP%>kE3s{k;z!nX#d3
z5$d*WCzjUNFu#*?Z71J?LDf&Uq3$c0H+wzL(D2xZSEi~%;d_6Pt(pg~6|JLqZ&TGu
zv@n>UKl0X5w0;AruEx{D8a9a#xYcG^<X&?x3O<Yf0PCwt=R;=^rD+%XqXA`Z&Yk3M
zl?UVg71?Rt46?F8ajjg5c8rwH$j9|H9;xGK<4-3@fM9SWafKg2T!r=h=A|y{sh(Es
z4?*}-(F;~~_uehj^!Sawk8ZEGfK+Wk{x!(zdfuU`J}xJ1hoou3{$1*fapiZrD#kjo
zY%k~E@Xa<`t9xKoi4Bk9Q_s;lpZF01vXxuAM^<N2tvWI0sO-GQ+rlK?S+=5m<BkW^
zo(Jb#kBzjeX)bN9XSyZ=2zZgot1!k19av+H-qp1=#nz!bFj;`pGX;zuShjfDKI;Ah
zKJ?vZO`lAEvTK$h9id{fBW0P0ATfONgN%&gt`L{SC-Odj8JqiGc8pz<`1&up{X3kd
zpQ~x`U8)HiZg%bf>>pO`^{+(J?=5u;DJ}2M`bzxKTpVWuj2w_L>+4=6b!l;9IEpyT
zrN7mM1n%`r4#&5luIoU8{tGzP{xE^LiA(QwUN~=lN7Q1jer6NF(!)_z@bbEQ->v@u
zQ_?&)t(!Zik*AIA82<pIo!=_p1wj&n>`CL1^s62`@XFps+OC>`pBtt{{xOffzTkBo
z$GEODN<(dMW`Kb>A&_8TeKY!3W8pn^D=#M1xU!M9A`%)zZ<xG~*e-i^`c^ZFdLz@y
zb2m~dH8f`{;SUkbpkIuV_Hq&CAm`}A{PeDq#@-x;_SkFsB)bR!-Q!Z`HOM8SQO7;_
z{${KA^TNvmNvUb-7TLae5P!=yJ;(beJo+Ab8lm9t6265q!E&tD57kNK5BbetrO5n`
zdaX5DH(Q!|RrR-uH0gBhNj}eg797XB_mO8i9B?s_&OPvY*DZ5tb)xD@k|;}<$aIl<
zF#huUextohd3SF5)R$fzNnqH<NMc{TE09LkIs2TRI|JLTdIpVgW#StX736U|u(sDg
za$=Jl;GTVOd()It)of)(w3Fniqx}60Rq=yg#cK=cqVDe4`KCqcfN)6s57M@E-x6I~
z_-%D93czY-Ib<>v5ugN;!Bw1|FclG)k~qdl%>Mv{Kg!ouIcHLrAcXSH(#hO9k4`!s
zYDd&1(Jm*7#t7~#(n6tQIAPm4102>frzte;dlQJSM-I8ArTZdZ0Qj=+#L={u8eR6D
z$-}M0EULpKZbo1U1gYVIzA#FF%a{1m%3Vs+VEy!{z~FTNjA!#Ty`^5wd2X%tR)piD
zn&v!d<4+BEW!d$6*rvY<8|={)X9`#<laq+hu?xM*rbq;eRG{NF()n(2V_L>gP^Yc!
zt*zJkLu|Y`9m=Cg8Am*{p1#<pYTAc~{3By5+NHq#)NMOQ8Z?q@QlXz>f_ARu$;JkG
zubjMn`$B7)mEF~jk82*AV;dO3ir_qw;qZ4zpTNtX^=ud%6_Xu&TT<0-wFxFNw#em>
z%F&@XX58!x5=%P|F~Dam*f`C0s&bdbp^Y52l|5S2_uq&gv@P_$b)SY~TLc@EdK8vG
zeqqb}(Tp;K@`(eZ@W{fvE5v&B*1vWqyp9xQ>97`az#lZOT1V(Hy_+2d2NjV;Zx|@-
zcc`fB6j4P{K}8f$0Ywy00Ywy00Ywy02htw`{vj@>6xtrRk)^t%X%hmW12JX5928P^
z1sEzBwt}IejCzIrt;L<w!1EN1hsinISra^z!N6>H{{RzT5y3RDId~*^+^ZpEVhL6S
zSaH~bK^?&&zP$KP<BLCt8dSPe_ZxL<NY-fDO`*s+1QEa_5y?@shEs(t<)#ylBj#H_
z>gSb@!b(=JN8(?K?fzY#sp-)Oyi=pTo2jUaQH?yv%Vf6P;aKt1jBXzP08DvB?XBj4
ztCazwxP|!kKjHkvb+Ao!V|1x+8;j`NvPT#re1vhmvOY{_@UEj;(xCB<k}fUwCZP#2
zxXA#p>bd&z55Ly3lzN_q0~;JfF2Aq%J;-2^&*B$`zRfX6wP+V~ZP2TIdhI<8c}vAL
zwcW*?(irZba*rQukLURItM`^#o`H7F8JY=z!xcDT`BQaGGDWj{xb7L10FX^8d1cA!
z0-i|sHB_ow-DeJUmPWiiyf<6<qtLt~tXk?Tr&-<KM{Xjw`z6Jkzv`!6cCwz&)AHh{
z7Vupy)`4TCYFa$=NH<(E8BxOY4B7jq@~<a=hXI(5KfT-Vu8%|2b!&~b);BluM4S>O
zZHf5j0=IHV@o3^IR7#woe@)u8t>yA-(CzfSBGS^*`$oQ7>FruUEzQ|qCKz_}@{`H*
zC%@rbmbreqz0gfI+1l35KPui88QO!KpL5ot*Y2(-MzXxUnnF5$@UZLDel?}0Pc`hb
zY4-37d2RT6bWpog^d}v2Q+{m@${2X!uS(piK3e);viX_TnshVTqu*R4$lx%FAL079
zuhOwEMYfQ}CrONt^COO!^%c_T)>fKti;bYT6I)!P%X1W9m9&&#f?J^83Hg0SXw_nE
zbrmLoB3Rj^wY82S&g-4K-SdE_91qWtihRl_ymnJcbnQkf+AX~MnCWz9wP%Vr+F^ph
zhf(YNskf6X17+(zAEUy+uhe7z0I%QDs%jdAlno4CY-u*{EC9e@=cngU+*^y4jo8Z2
z$Hox-+~@Sk&O34`sHU!b<tfvrK3ef@d4FGdau-noO$3g}2~!-I0mpE0+x+&cHjoQ%
z6zSd|uq<9TRJ&XQ_N#vC!@QB_Aom|y&XAapDzFHrDoN|!tk`Zv$&(Q?0?4Nh2<XH8
zq5AR<29)61zf-F%%vKh+F0K!M^F1qA@zjsHEiD9SI1;}k`+?fI8=J}RWinh!^EY;5
z!2W`skwYjZV67)n<?cK4(UnJ0*Ez-xM{2Jv>`?AYO`=p#LCUiNdUN+v@C5N#ds$0F
zwLZ?SCXE<-Nl9Dp{=WiI6DS5!5H}0B5xeL*x8eEICcK6M!B=xGKKRM}6dkMo00JcY
zR5lj(de!>cTJ34wPx0-@9ZNCf{Xa_I(tI}rFL0L@S6YUp2QOy0iUb^mCBKLsNXK7F
zuVm%%v&pHMR<7-ZjhA=&f55vr;&1Nmq7b14*dUiYf_ehSh58H%=&gJ$rfFA}ad?{d
z6Wq7S3_yhI{7?1ck6P2vb!}1OxqlJaS!uchM}-n%Ag9m{t)Kq5=D7a=68Pc^y)NTO
zNSf*-l#5I0A7gA7!NxL39C{Iq*3n$5$l;YbN<QASoTT>VPx9>h?cD9IZ!L6vVf0O3
zPqentu2&ZGM5GM*vmSHr*nn%5@t=z{>%A&nCQ|yH><|8peGvc=>UiY#APgL4vh4KV
z5%|K=-2l0`iZ7LAxNWhfJA>bkOq%Lf;f>X{m;Q}^8sA0({^$|ChIrh1WN<k3qUTi@
zRmDZdD$sq`PS)E_osT@Qvea0X0U=f+=8$~gbs!vP*y9}I@X?b?Rkj$okVuRjryy@C
zGm+_nPIHX*>BVW=E6p>hU4aH4f8JIH1xV|WR>zYUAAOG;@CP+FJvtd}3P~of>P022
z5@~VCZmhB@XMS?zu;Y$$dx4B+uNkNzviljkOMAn2Y!C@yED~8$19m_JFFm=%Q@Ypp
zY4crMz$b<xW4gC|q>7{OjlbT<Aa@-*RS9CdwA3xHwEaP*(<G05sMxy!JoWX#>4A~g
zH7-qACAr6o%c;{+tfk79s>@sLZ8|+P*U<Fe2J0@!Y;RgQU|?ApG3CId;bA0!o;n}G
znc`msLhwAAMY5MIxZCc>*Jr2D@${~4CWh|R?^z><?7ekZTkW1U8VDu0mKN6_#a)Ay
z;zf&lad#_TXlaWRq&O6JcPLU^iWiDYaCd_C%e!UvyJzn+Gv|}@&CGfK$hFqB$jZff
zlIN%Q@4mf`R*b5|M1Z~M+rI9*EX|X3KciATt5`mnM0^BRS;j?RWg1)*x~L0uTB6G)
zmed%IC{W=JQ3hLj3do?In!Lk89+sesYCM!b(6|$D<=v|s(=BSWMAqe26prGDWgSg4
zf3&Y)uhrMrzYHVJiXR+7UARFOc8MFEXk5nkQ$KckSI}4=x^LT@-uxs*&@!6oaZE=|
zb&-h-q*C#`qmM7mv-(G@QJ%e$g?iK{wz-GQZ6EOH8<&c_gW5=<QqFx%j}H3_uzz5J
zixKrn`@1_jx*qy(M!S-iwJ!Z3W|a%T{{5<6xgqR*fkz^)GAsx-cyd3V9~a4%4Yi>}
z)#6N1&nzPa%|_16V{7UZG8b2PO6Z)sdMh{>TVq7K4(D4;nJ{95d&06K9vKezSp!_X
z%MutK*l^y5Zu<Q&<~f^3=p3B%^(_<Z5y~`c9PeB*-dp4~bK$(lJFtnGS-`oVM|SAd
zObw-!EVR{52|xVW_(tB0W)#qbLDEnD)FiyAxrzjwVVh1=i>NHfs>>tj1T+wG5KIX5
zuz!4&1!BX))s7Eln<h3-*H=T|V60G-i_aOP`2-KTmJYfyW#KmPD*24|&S`knTXMZ2
zeFo+8@0?mkef2hhULOPqF3n|OVcxTz%dHo18L}f(;$lI6uMOx$UqQOl6;)AyBa+4F
zh$BC$Qr<*-aGCo_4)`<WOM9TZ=`s_s*%>*JpwRqR<2~`(9uFtVioBQKNW^qKgG(cD
zaAZ|GBDgaoiRoyY^wvLf$TlEAXKSWAL+IkAui(Z#4}n`(=T>jl-kPz8h!wG#3^-sy
z)PbQ|JHh@uQ`(qiJj-xgmC)`_<&Ncs%T|mVAi&k#Zd;QZtxe#pvE!$G4w9E6NHjQ-
zuqF!h9y7f?s5NPgjZZOKS(?eFbKc@x5*gx-P8d1i{B+uDFSqi1+Hz)`G&=L?@_S$O
z)$g=RbJHx5&!4e7{j`92cDtk<a|$u;=@GDPrXt8_lg{;%pNj>&s81e6K`89?MVm$I
zm8?3rc!>N0)JZ<g3}{-!tS1_U+}yYvEj84oZeK)-efJ>v%&$7a5W5;~|6D?OJajc)
zKyNZ-PP9)U*Ji@irA8kiC|;o6#rFPdPYO8naBa`sY_KoUjLPo`1V5^)sF#JjH<7d`
z>C+(rrh5pNffbFs!|2!}3Un}xd|D;kBRri_hpz3tBf1u$EYdtu1PqOsJZ{;`7RH``
zLixp??Q3f^*dEK4wI6TaX%!1WT?(3c9B*(TpdP=J%2;68d^dv76YRP1Xlk~0Bv~iC
z?qN$hXf~A)Nv$8xkU(ly-wB|3m~ZfBd?^K7Oy4lPynbPxfF(qI(T8YYH?C&u>L$N>
z)xzeA`XhAF3vcORk!y_ng1A^6L9wxu7&kvp-!Qu%h@VCnjKecibz@l(SHJ1OS(RoQ
zXP2<(RkP@WzYJHtx$T*G;xashEZ0+B;aY@&6JYPP1tbPhlza_atku@nhtA;3Wj3de
z6~zI`f*=<Mica1)pFgZm+iS@=My|~-@`hPNNo)yGXE<|8i1xf`*=gP^T4PDJY|7YO
zBbg=LuL4qEpq$^RJ$VD4<LaJtDWfNm)ws*_*s8h1Rp3DS^vTQSEHYiP=n0;~c-aP~
zfcl3hv9>zOX#1mh8QBb;#Mmf0441T%DOXv#iA;YlOGkcrI^I~Z3A*j&Xcwi?rD`#=
zUAIUgBYjaZ>joR2J=f_|@u4Z^s@{E9m&ubdCmh>3iK&CoGQ5m|aI7{L!a(mR*xp2y
zrDkO7PYqNcYYqYgN2hy0(Q`4)mSdU(;6h=d%)NKJ)-V)svlp+6n9$qX%iqfNPNWd&
zIMZL&`T2EfvIau%UEpw4EC@#j)>K-ivPRw@Gwq8hiBm=J##Nb&=^9eLv=<v2*I90~
z)Jv9@d_>;_rCNN~iOh)$u-ci-$5oar6I=^>V)j_Ar*)&AiR7-RiAquBk&(k`yA^0$
zXA7d{Texfhxk+D`aqR{rEhIemMH+MVMX0O<K57*~ZDg-g(j!V?G9+LcU5xEubc<f2
zCL*7F{r<<oNY?Xy&71%Mt8)LUKA2%&*Swt}=1YA{nMFI6+7r12*KP~k=3}uW-n5B@
zr6{c;tu5u<x#jj<_eondiKUnF&;n~sa(`6jp5R5{k_C=Ld2qy;Hqld>%SiZMlx<W=
z>Cc@QMf$02EW4%{{1z&eUT8==Z}Lu4FH6;im`JtnDABGn+#<}V4-dLyhV;qLyz$in
zaudbbp25aQs)yHW%GMUKdDAb3)UGdA+fJGB6RCQlazJHLtD>@6Dr9!e>zw`LDm1R&
zCusWwudZbkcKxIS3-pZjZJ8(M!aJE4h_%-v<B{c#KKFmS*<whjvmT6MAcDH=s*fMi
zh3@d7(SFK<igWm8ImKUfuEdV;OfuH#*Nta4yqjBk>tyBLw|}e{xgO(ECo#e^wZfsM
z@k(>bDQ(VMO7R(;+0*KnQ(Ob8=Jufei{b#*6NeAqwsRlG?R<|Oe>Zp3A8G2{AYlG@
z3gon8mAjS`Ap-;Cz~yCjsY0&14Z;=Ja3%LD`XB3E+>U3c`!Zf0l=oGWd2V8?@PSoh
z^s-Vd{O^US=|hNuKxQ>TBg%Ca#R>tp8IBAt$;#a%EHg}u_QZU~W!dNxt6^9VUigqC
zC0b{=8@tNjGM8yYRt`r1!^7pCYO`<2ZE|_JdGEDlOiMi~s{Hyf;O?1BXriyD;6uez
z0d=2&3#&Z%6-=ys?X&f?R`BpCTL&_y*sD+@zfqXXl7euIUmf2TX-3|gV&xj+1;|MF
zMizwC8l47T7A=GkBMa##MuD_rc6MphJLqo{{@?x|nfrgo^ZwOtrLWsJ5M#&#wZX-W
zzHCUQ9Bdi;98gsx4Ol6L(ZOS|@XRn7p;L)xiVhIB`Ti3nLXbRuST!didF`jZDvH<m
zk(5V7Z|T3cdXMf1k#xHKIXC5)0F-Tf8x@oh<fE0@!vXxcr-vfLDjVoH$o6SPP9D*7
z5BS;w-1+VuxPNx?ELXB%_q2;VRyljw3X?P@>~Xo6rX?7QBCApYk2s+%BoMFvDw^^O
zAan#p0GpF6hW0FOS=7fzi+4VJBV&t=UIi<GC~qkhVOld?)-wnv4mo&R!odx8EJ>Kd
zR~X$S{6%w7Z7nTZ5tgm>x7`o4jm`Srka?|`NBA!UK#XaHTi~mXO$2mBH{(@7NZvfA
zuVU6q*My&Vf?z-zd5j8U!PE@qmrly?K<7<y+B3)HT6V8$tT@tR307xdU~Ku76@|S6
zvrd9Sse?bqbwK-%!2t45f5jJ54i_KS?Gir@LlGg7BM$O=Fw%(N%{128E-9-@{w{-c
zHqcj!5(#Am=A~Ld5lxg@0k6;wH)!>!GUOTXuX%oLijm><WF6`+j&XFSn6Ff5LmH4*
zB5_$w=JD=Ld6Op{nB09-EiN`pe)cA1a_d{?t#r0Of8CXT6kx!GS5l2&<j27Cz91hf
z#&%VeEwx{O>|TX=nVA{~Ax~myF+_$z3F9lth5Nv?+N~{;=xdosa?|UBz5)QQeLL6F
z4YT&{*p$19;oe6TWW(1D4~O7`_ppotQI#_5&BPBcs~*FM*e$FY%mlvO1Z3G$9&J91
zEOGA_3@+ZUxbp18>d)1;KT3>cB?OEaN-zY;gt*r46UfMj?Oc>A^!3Kt;`ikl70=lm
zJ`tQvYknaTm*H~0W6+v{lgIe+@cbj7x#is%D_gwz{(OtGEJdW{{niorDAulK{KQ7H
z!u@SUOS6c~iK0VuJtvtROa4MEYnrnp(gzh6_>5G6-e@tVufE0Yi_ZjXt%SYvX4<3b
z-4;Q>G!tB(@5eK5HRfpT;)q)3A4(~{(fSaEL?9@5>}ueec`AAE4F|>sygmZRd^*xn
zBa$u|<eBBpE|UWt#<icJ+^NjK{m{BkVCWs$>l~fga)hX!Q{#JuqWFLV^!4{fcUShA
zdG-qondLhZvoFKxTX$98t-Reu+m<!cI%1`nGCkem1_(bk75<UR!s5&HgvC0THUeks
ztmtZ?_UGlZi97}JO4$hb2j!?f)zp{oUma-0JYylbE~oAzFnjR9BENZiUi{48{&mbx
z`$Rd7Cy{a-!L4qwGsmN^mZ~9UWs7|$wwIe0&yZin%=ZhP&I&&Inkqgt-E8P2S;Hf{
z#wIp7_$hRL-edL4f~#Dg24n0`%6O556u#A0a$lo7MHL(rMlipNN5pOF55HB6iuiC_
zD$aUwLDtN&;O(Rqd})R?$6tt2J%7|)Ify&N&UKo&?ceuR%U@We%wuyL>6ULI^p^C{
z^HWgYlBnBMRBvrAzn)#VsEk*}76J&de``uIgwzWgqjFTKV=;E~O*hIZ+nr1A>M>QH
zn-tPD6S6WkxS)hZNo)8M{FKqCm@CJTbQN$A%lY}>4mHxZ5msM@C)!ak%yA_|fB#9V
z)qydrGTaSg%$FnD5M#X0=9QaXTkb+(?yJQtI!GVdqT0>AmNJX+YW41wc}QSax)aWj
zHXthz7(Q&hXc#h^CX}z9IByx?Q|zv-GUsq<`o=IO#Fo)v#W>O0-jhjqhl!e3u;XBI
zHSMAx_L{bDiiu1hhEqzWbD`7%lgL$O@@(eQ13mn6w_JE&p&}iNG<5=kB$XB*MWd-k
zg54S%#7||%1K{e>{1&G-knYa88=;{swR~rHa$~p1y`_BIs=i%cMiNFp`K|X>SI{c?
zEp@Q7*$WU$LQ+&4NwKYfa9&5o^@RMl0~-|EGDdKsYt~a&`JsB9D~6(Ry*#rlgwmJE
ze^k}%ukX{DJk02Qm^-9NrcSU>Yx<l(9i<UUAsmeRh3MkyTLl?o_?-}a-Q-(0u=;b9
z9^L$CYb`JbS$zFu1UZp^Ay~5_3IW`@S)6`frn97PsDdo%Mt(>)0CJRNBJuJog^`e8
zb<r`@l&GY?iB%`x?OQS;dSAv$uk_mJfYCDC&7wYQ8}u4(mgh#vJ^m;@PltyVFgDEX
z)vGLYMS=U9@m`@K)%R|Yu)Ak|)%;BFS*%-EA<3N1GiFH?a;#u(q<&JLjs3aE_hH=>
zbf1XZt}#iXWCbs&w?tW(-Qs)>{WirCI83&Gw8U#gmmI-&@9vcq5Yuz|HU1Dqw&8A(
z+LD+B_c>qp{xTueMgQit=itVm@Ki3EL1fN0^#bL0=Ub=64|MP^tL<op-wXVs*4BJ2
z+<3#Pdbx`uIv}NAewKcGPGh;1wN@@wy3+=p6tAoO3}7i>j--?_i6{bu)Fr&_=%+rX
z%}F1UXSB4f^o}5>q><-OnDcq?;cvK$W`bvUD2bhV?;GvTzsxY>RpZ`&-OH1aBkFQ~
zS-gaCLf;)TK(;esWUE#^^f<cPF}YKhr-R~b=5%Y^&x=>MJf?moHZYe#Aqhqt<5NQ!
zh_qt}>P#1Z*>K!Ft<CRJF@MTv@3%nk*e3`?w`YjW5LrnarkS@tr&Q)-fl&8lc!PUK
zlR}@qG4iFtsME>Ljf-=(vynMb+?{ZQ+XpB8y-!AL{($rGtj$<&7CXK+S{UHa$1~qf
zPh?wfZgweq5bsG%qs8ura$K{YYw7rIG4Eh)I3Sq1?*IxLeO;VR@Hc!BW!1F1t*EaZ
zeUu3W))PiO6s>OlnW{mDwaGVDbX@JX*b%<u_!Bi@#Z*a$uYXcL%NtE@7w30NA#H<I
z?c%|suzBQyl?=^8cV)OriHB-%vH~N`ZH>TFj$e|W_Z7@n#}Gp;C{6)%<UX*IQtvt*
zf9uq5;oDO^k4JJV>V4CEaFl)5N_Xb8@<i(wCD)#kjo!T5vO2!OUUVBX2^*M#+NQ|j
zF!QN<2tl>=*p}U*TPEx;`m^gkUDdK}phu(*2e}S<Q*n-xyTdYA$|lY1Fng=27x|hc
z3N73R<r<l#TxPy>!ftj9I&<La0~TNL<_9;DX(I)cc;2(lYs%=>7YV9mV0$}72U;s?
z)Md<k+dhHrK9MN?4mP();#cVPtWE$6VU<>p!ah^kWJ9M0-#=1NcaN)?yS+Oo2!u1b
ze6cZNn>v_RdCm8=)~<eSSAvE+LwWOpnA&0IK$o;4+z<cw!qFo14McVgO*7$r>zCKT
zN>IECu4|%p&o1ksb?5vxpQ$!h?-JE<)MU4!mzSGTbTZ$QenNAhjYG&UQe%f?KXgcA
zG_G2u=q^A`AyGuCJXK)kpkkqY005^0Nx#rb<ZvXj=RxSlor?G8r*4DQXaoXIoHaae
zEWjoz3k1mXvHV5E{b0)`1*Q^(j)dU<NQn7wya#7*RVAXrkF7$l&xyWND^3}^Gv48h
z5alsj47c~3!KywyK~HH}Uw2v3#pXVzK(2RUg(z7@wFFsmfvXWu5}|EQ9gIYD?C<-u
zqvE3r+|}A$_rRRLfhRE;w$8+?sN9_y&!kEQ_rzX)CUeGB0t)axx=zy>X6}|!BAvZ_
zs1J~Bv~3nk_9zq`RvWAlM3#4Oq_4H9<ZPK^P+!4$8X!l3%TNaqS)DaP4IO0EQT*%$
zm5EJnBuigN^aKFV836!JKvB8-mab-*Y%(wd?E&i-K;c~9J>=zN5D>3BdFQ+9kBY(1
z><y4KoG0bX>IFthG9o4S)2Bkoeq1h>M3H{cT>8T}vNUfW$-(MzSL|52<LW;L<}a4T
z>S~f5u!?Mi%Jmr_r8E@ysf^Xh)aknf&@?|=A9X2E!QyBk6ZhUG+yp<`f=ZBpwN=(I
z<&Ms6x|66{*wG&dP$f&XXl)G=o<v+)glIfd@b)Te-mSe?h?6o~J3wcPC~2%nwh<H3
z+PU_u;G^|bEZVQo9%_DDFV{ZhOIbIiZ%9Eosd(xr-IF|6?_7<=w2hmC52v)tfTzRm
zN&5`zLzTD{zsoyFp1mS*=woWU=o6xb2?80Tn%PwrGxjPx9;`HMrE_OA1NZuMa-fDS
zPeWI@wgb{fS5t<k?<8}q8>80t4g{L0=OtQx`nz=8sjTV<=jRm<A*-ylB(;j?$rB3J
zkwp&oa~hP|B^x{%(OF?ykH9!H^jgc0bMkn@7+lMf-%@p2Uhv{g5VNxe#Q^1GEgn&L
zM0)?i%yTJMtK9s&*QjMr!~N_$?xXX+?a@a@jOf|OeTySE^bD2+bC8^GR^M6N$}Y)z
z@fCy~WY^Up#SfxEUA^8@b29K!Blr@xo(;NO1zq3j%{X18CU1UijJ?~!*)>dcc~pOB
zNuO5esXC$?e3GVRNdBp%n$648os!|ivuce^=Hc+>bXDutDc$iiLG6oYgXI*d8(4}+
zX~@a|a&2*GB8&fBqDqhCop|df`$Su#ACGgo#}b#&0b?Y|gK>SL!T>jMm!9xX*ca&)
zA3WZy*%esHIlm<)Z+V9y`13JEo`mLn<$FYR@l$<Lsm)`UD-5Y)CEDk1I@rcxE6VN-
z<+B`<9a=6eEyVspsP4}E`~?67uq^Fe-2}w?n^UmY!u-jPn9lIPy~xq;G1lWb8Xp0j
z4O`6-8Y6~hvR3zo1V1u)4KputL@6NHE9XA~Yd?HAk8XIA?IJKs=p84toaVoOmT6=c
z@IdHqd(7~{sf!C1EvZrA@vg2m(W6$22?^*a93v{ax3L`7{^U-&6waa0Uf-0dP&e&&
zL_7D*m@Nyhzj(<!iH+fK9#U!^(pFs{^UCXPAkKq!WhuJqppEt<Gq{!B*@68qyJad%
zU2h4Gya$@~Ci2R3K^JugBRa_yM7K3cb!V!d?sEz2;;*l4jchoGDfy6qx)5*@+>G23
zUyNd5g3;d<cFLx$-Sz|W#aC?m%V+|Mbye3Bmlktd<a}rJIaC$KlrM&3`8g$18il>k
zTD31lyEA$bHMOI44DrJ!MZa~kNj}l1e@I&4Nwg=otl7@4<NHTZp#PX=^l$fx|5J@i
zq5lbuOKwhH!G96C<l^Gx#^8{0vUhTQ<^0;r0)yj)g{O^~g}Ur>436hE?ry3Uu2N18
z&Q6XNj_w$U`(7!%cC*9a;^h7JRWAAd>#1C#c%lLRP`Ug=<uVKT-w0m*_}lO5i2rPz
z+P2}EHrUZ!Dp-=X?`ehocpMh=H)H+!AQ^}IE@M_<aHF<UxIcLe9Mq-uG7>RhpwB{w
zMMO)Fg8y?2G$2mC?|_(A2z#Ij9ua3}NMK-r2E3t@CqLUA?xU#barT(JQ_j$j{<y^W
zX5)>4tu`9T&nk>+?!v7~06+xr$n7!UA4QY?xc1+FO%TN<RNiM0$rF|r4Vr-rOD=DC
z&{}&m!neA7P-$K<wnQPw>=bVmbn+9{DsXLL6nPUbg^9kFD)Bfvd^{~)KOX^^fa?4m
z;7I$z81TKz$kvR#wUMI7r%$7%nP}dbV1G2#rhB;Ygxt*hOfLkkQ_WFzc6Cwm+wIvf
zBo66v8-{*%R5zVXKot(s)gb`kfan#eSSzaQ6b-3h9N*5Ni?Ca%zRhn0reXu$cz02r
z>p}XUjSXe(;uQGq?vkBivcq9E6!W7&A6WgFmJ9+F0SU$>=0zg<LkIl-e>&*?z+3RF
z{y-r-@jB=G6qh85Q{!=zVUk$^1Ml6}?|%2j<`1JOnAXNvrKA?IR#S!*i@FIxIDqGk
z+gP?AK#bt?ZGe~;{GRodpTP-GlJ^z0wQ8+0F{%z7Rue@h!pa8Y(zcBgo#1}r9X+Us
zXwLt<^+w!rW~2Vh^KiCprF`Gqie!YF<-m7u$U%5;?eZqDW=>ybQi=cDgC5fm|M)-$
z%8IKsaJ^!7tMADJ;mONs;Z*&ueA{`t#9b|xbz#(>Zj&~w8e0H!@*o^v4n!AFE<+`P
zRb4AlTi;*ei4{4uPA-sG6?q?ANx~JxEiW!I^HUtn&$OMem8eJu9wwOg^`n2{wV8T2
z#Pu1*F8~vg;_FTfZ<g3vJOHR~N?RIsgt6q!(|zS5dcsXyd7_M0{GH^s9O+K7lNzs!
zk!WP>_t?%q&i@|k`rmOq9;FKp!qlhO?Co>T9LxVIGn~Wt7AmWE|ENBgOy9fgAUlef
zR+8MM_lxFZtVaN60J&+K+<mH_z<t9BI!D2$xl#F#3yGXg5rY9bQ}xbe(2;_;+nl#k
z(dFAfL~YoX(02Jrt)a{|b;g-N@R~%>d#tk(a;thJ|Mw?U5As`K;`>AhMy_nVHbwYT
z3#URq?c;L+n>N0LEg;zMr1z8tHlCoeI!bgQ&~qTe#<3dx$&sCCmU7@ANP?%?c=6eK
z6q2(_z0Y|T?gzU(xbNESGKzN!wo&I3lgB*}9A}1)FqVwIAjy4+l_*?3X@I}S$xtUI
zY!pLp_Xhmnaqy1A#lDIosUemVOVcx05icvB8y#%6*?;|{E&4tQ;(R8{_>PZ+789BG
z#$~QhZb46Opr6$hA;Jm^PzC@IlPfDseq?Kc74{4tcjj8YvuX{d>Mh0>nF9bVVlE97
zsFLK!9hAEN3O4=U@u&1(`<aN^SE)dIOB@-SR5&|F-k1I0_#?R=NP;9*)aI8Y1AsIW
za)61Nv8)YMjXNe=%^oE!RPGW8c~akrbK3eYHtCqGNm*jM2{!2`dR)_)LQxcojXH9W
ztSZlTXS%UaNar;gle->Q$pmrf=m2%cYi}E++c@OwN!#VmcUjrt(F!_@$$Ug-l~DW5
ztg9<&{5Yqe)3ct}nJDE$4Hv=w(X8-F)TNQ!3OPtze7m9+B75xHskbJl3~l!BDlSY_
zaRO(7Ak_CuD%8+|kiB3?m;Qa~Vb_x}KS>8_8)XD?D+j-CgnOsO4F|M9vVJlVBo>fe
z>v2H%>i8l1lJrN!rM7$~RI_&loh<&`qF?ZJj7w+fE&$Oq`}3>3y+a)5P7?MBEX>zx
zV?$`4c)EJ|BC@uAAxM!jjY)8!sY9s3?f7bc@5`(qiN{x?GmS{FY!p+@lfpstg=*Jf
zDQ7V)b)l^o3D8ij_JWT}mkO$l=l4eqp|vwIuIr1>+4Tj1p>Zz2sN_E5SB6RnWnUwU
z^>sRl>Z+Nf!ycoB<zxX|qHO_pXW4D{Kkh`b?Rau;dZP=BM?P(oe%2abVO~$qssv-z
zko&~#8BjJIb9CyJ4SuJnJ52Jb>8~d|AaJBUcV3m)LXrTA3Y!37yDSTSDz_qgTKq1G
zs|U*1rmo%cPGHj?AE=Q_M>H->y@+~Ic`_i%o9JbZ^bJj6a#o*)U1ez#%uSp%Li(vs
z!T@3aEQ9-3*KqUN&A$p;*E-?t+7GN77)aZPp)Zi~S(?glMJP0GRqZS<^F;ZxWWWPg
zs}R3G8y~6^2IvGgeXPD~ZA4F6QHO{Zj~O+&8RW+(k*)gn($i@^MfWKA{nE{*Ncxdp
z^XDD>XoCG)C{!*IRCEucfv4K%xVPTF026Omwxj28ALLQne*qkS0dCYNyesyrP`K}8
zTHd^llKr5Rux6?H(qU7k<@4BqB?(1R)CB@W*_&%0@btSQEdloPLo(C(s*RQ8-<W=j
zdqvOYg2be<!<dluZ8qx~!`9|>X)+iIWWn~Dv2XiLWT`_&?Dps7-2)@UvE&ocv=7v(
z_g%quWO*ncGC3i2FC3YT*Ri3rZEO{<;6T_<gu#4PT8CyT>{))?!#3bwW<RLI0+ln&
z6k5!X=mZ551HXHau|x`}HdlR(9&D~p_>#blGovnr6@`N)%3SA9f2-y#sAOihmM%Q9
zNQrDZm9NDDMsV9Q(B(J?8QdQw%ToKb^Zyad{3rH0pjtm<xN!lz4Kv-%*hMVWiAOIF
z%9A6{&_kadil$0#@@#-E4Jq^{11+Z^n29=)HuSMhPUK_eY^HC;Z#w`000p3e;y&@h
zn!^v|RUnInZ?H2X`<?5>-~?-qD<pC}DZzvIfq2TS=~55CR4&lFOwh`;GR<W>)2lxw
zV_({l=q&bXaQ)G02=<06PsGe8_=n5zY4(E`dQYP5@&^ZZ&y=1uy^i6JC(}R{Gdn{C
z(Y+0c!7V7P_~;QBX2k#F9qnGX*Z8%5{e8mwdbfzf)8NBxt~6Mh2OmSiiE$sPVU482
z8cV}(rj6Nv-x-8WTlHttCPC$(W-Q?Cdl}WD9SM>CBFW5~<2Ow}JSf{M7kTCQdf;{!
z7Z_D{@PKv_6$vxsR$N3~AFNE!UGrc8V|CFO1fZCk6O;uzTLWL|P1y5&XNM{OC^KuW
zPWK#m9D<<IMW`&Ibt3qE{ANy`t}x`}_BuhRz&CY;1HSUe_t|`yX~CS}0qhQ>CRL!T
z>=Z&^Ys-P?@@db}yZQhTk12b`s4gSbLaP|U$J?lYIG_*}6At(D2$Q>(0Q=*oL429S
z-cTimIZ)k`@8LUJ5pQjgs6#=Z07)c4aL5?41V|*u#;bX$$RU46Yr@cIL99Ppxil~a
zU=H;L5I8^b7d?ipXr->+_Dn(K`P%B-HURY%pc{y??691v->8Hfz||$q;oJ%2E%5x<
zA#M)tGt{rkpPc8#!P=vZlpek2%$ZeVf;A&0frg3-QqW@=exSQE9rL4LoMj7|=6jA~
zQlISkLh68pC1T%^Y@-w63ZRa`eVN^+cOrg(TVdQiZcXZuA5%se!Wwy*tl4E=4J885
zVTQ^ax<R=*Y%>X3t%?>t9r`I2<-ErXw~1_qWv)isZe=un2lx+2`#I(M*`JK0(>Ej+
z%lf0B5e_sr$lxF!kR?mF`j8(E(1Fv^ZnQ#fWq%IT@!g|tVpm2CSuhW^8OM{;9n2MM
z(ruawlAlf?9sLM_QK4@yaZD`r8Pv#swqtz-K&d2*P7&zU*wFsDf{eCSVXZfvT4A%}
zpJS}QG}lN4VJEX;CbPpS{`opVkPh-z?=jMGMYl2PvNu_Gbe=7NEO#~f!B#|sBEBV3
z*m{DH)+3eYg8iM4uRiSu93`{6?F4=;B#`Aw-98(hA}wQ1o+b>9v=zC>TPU0+vgFs&
zfWHD>{@Ib}>x$B&Ruvcpos4EIbaz$Dm@Prql!`Y3(<SC@bU-?;LTAOBd+7OQT(|H;
zJ|i>R0l`!^X!*=Iz%64*<)vH3&voEV%BC3Of|SGYR`-z$^NSBkjS)PRs=7HAYH<ry
z0G#!=hN5p~4nV&E;1J_qfQG<(rl=r@@1<IOdaGOUA}cpvt&f|`={tJ-Ii0~GQ6w7j
zx63x?e9I3%GEY@_k8Uw!5&45<x!0vM@PWCemOyME6j2B@?7KcMS+2{^W7VVja9$Th
z_vm|f1M51)YPM=INU)QT-+L5@;ueFO^4BQm=61y@QhZhP`2BQx$?SClslA$>p*({{
z)B%OAW~vLg2F0Ocov?r9z&J&W7S4a$u|yvyKLw65QB`t+SbfR{2hF=B2&rRaydyU^
zNqV4ySD$qnG1X7ot14}TM(KNcN~iD>GtaAxhq?lpp*UQ|nuuu=!w=o<sPl_ITgw6|
zs#+%UUsYM0;p@<`93UB>tglpnvY0!lNdEg5A^*!3nvtxO+gc`_=vpSr3u>FAMHqsm
z$jT)_SVANy(Y-CAvTH|Cb(lg9ju0u~9tHtony{xUAzj&_6e9Ssv12o!zwJFD`qtBV
z18LFP3ak@O@Ab%kK@1meXW`~N5czpRPcN6{Pg-77tI%ltkm-+kLT5V|^hk3(5(e;V
zA|BEnW7?x->FtaSm3r1sH>JJh?=#b>5;h4JTN9<ybrblIAM-jDJo`kPrw{;5gR0`R
zRtRAsUGxx9w2m8eKE6Ed<0Z&~3elMi?#f6Z3sMK8(dK3$SKrC6VKa6Kzn<dT+ukn?
zDGjg-wXbnU(s*LlDF{eI_5tcr;kUZvdq0&DnEQ0*2p*i9qkFyO^3#W@f5@|cR}KU-
zCiX7TKJlzz&na8vo!}uPmxz7La{qHioN2{3BR4Kif}*dxJ>sS>g3Y9Q^7Ut_O0+!}
z@~1D4Ty=<O79QO%O-3el4iTsfJ{>IlTi=(%hO{j&$3R{zy3j~Rh4u{s4s$@rZBCI}
zgc4CGcmbSf!Ca1@gtXQ|msIdoNX57>Po%Lzu!tSpRfqa1&|q|5Xd6lYai9qi<Nn>C
zQ$?k?l?qn<+v7{JmZWhfKC4?ZiXhI9LA2@}>0Q=K!e+yCBqITGllJ9&Y%<fmgW~+V
zyBfid7oNIRA<3u!!BKTL=r&H+d8Pc*Rk>Qn*?r{JoP}8?0FVSA3*Bx|+$LSVG~nrw
zV^v8cBIdR<b*V(Q=)c&c7AL*%If<UDd5}L$AHD0L`vn;1Q3Z+I(*6Pr&mdy@%v-(a
zxxEJqm0LuBKF1r--+sm)IA8EEopagz3y`exu=ERX842(^_-hPkEEzCl#Cdvn*vb;<
z;kp^PY*V?vNJ^yrCiJi*28eVOpamg3^SgbeXE18zf&C+GqSFmn8mmZ{;Jv6U^^80i
z4Fz9<vhG$EP6H8HGoP;APIf=gO<pHqrE459up&mPX~ep~4FV9sE-ni`@KI2$9d*5;
zxEVBU)NE*vqJC{%{+LA|QQi^gU?I-gN%mn$4}N4k!NE&md!{(G#$`CyZx$;@C%7%+
zQ$$RCg+h6bl=;{H{Ey?`jokldth0cM?&#nx{woQFJg=e*r6k!gx~Z-bo9tVpGth+0
zDq}F+5{3wONk1HrtZwhGBe)NK6f_ghl0O(Qy&)M2brl>v&g?4lYmx>yc(-@YWrlmq
zULYu7`8QP(G`;0w++R?{TkX2agQ3c7|L;q(ppt;^ZB(SA-PRSB(H`XqgoYHyM^ZG1
zD!B?qN0sv%q3CF}iw*DS{fgDSbdhh(QFYE8(j^KdC}yDbcg;urj3kyW!ARFU{jZG{
zB_8=5+!_WB7a?%$fr$C|PZjCyb`{qN;s*$hZR;`A=>6pUH%62*bt(elHqDAoEKZB3
zai05IY1cn{1?QI`77sJr-4@5SEWB*oWs|iuow1LvC3rYgb4vie2~G+-ffnM|j49Fg
z?-9f~<D4_;zXdp|=SR1X5CKk3eiknA@5~c$8+VpRXST?0j-~cs^V{cGb~jRc5po!W
zYne*2-$(_yS$xi^Q+<yVLdj4yWU%9$R8EJKoPj<2$R&pVi6;by<dZlPXzLf?Ljc0M
zyi@FL)~X--lv5XTT___TIhAujLdB^CHiuDL(b2XYxa;CWrLiJ72W2EFLxaRcw##8_
z%RyVmPd|zEgP|~`rdMp~UC$nU7G&xJJT>Bp>QP4B$Ds`RUqSBtaqr)}-G9!tsE~rA
ze-Udsk&;_8W>j%HKsS0uL;}gip!A96>_r0#G8U*JUCg}awQdz%E#r|38G2^n81q@K
z+f)X)>7Vn(a)?p|eCjh@hS=1`A^|hffopL{@s+o_%*2ksD?zYFpOJrbo<E^6bHKma
z2gdhl`v(UBgf?#a-E`1H-Ocn6!cD=17y(A$#tUL%av!KlM8K3+;*2=K>#!v?aDB6%
z>PU;+=|W4Rk*qk&m;U}O3Q6ERLY!*!8cYhhZw=gek#N><fc^_WANc1Cgb|T}?Eb!-
z*R~3mU(-4<4&p77c|&xB5+FSd##yqZ$gKx-A_|J+APS$%4<*~9h)rpR)1Iv;Y_An{
zipF1PAEPca!YzxBqYSb)Uk6S;u)<NPsNf#<)7A)~E3Y#Lc5{Q`dQP?eN5KLlea;0S
zVsQfP?F7G`TNOAzHjhTl345voIseuE>sI^-pvw?C?)M)vLLES^_4TSOT#VmYgue@1
z{<!}4f!u$^^{B}G1u$PEW=O8Eb7gBG$yXFib+k|l|Jv*Fts$98YCu_{WAuB%)#o6H
z=q~_TK?rX;?&#Uv2)RfoYrc%>QEkGj8ee{Hq+Xs8Yhc!I3s3<Sw>gl(T>ccigv12>
z*30rHJP65EPpttITQ9wbpt*Y<&`=Q(Xw8!uKKBc7Ux}zBdv61Go!(y_&)o?gcYB_I
z<=nTy%q2m(F+5a7rt+c#6>)6>ww$(sM1InumGLrh;clBuAV0Y(f#==}A3%-05)kd_
zUjQ8O^$c(0hfb~b8+tn!)kg%;tLhzM!tS+V#Xb2H(#W{<-x5G=n`5tT@#9E8>G31;
z&qH-kH3wHcr)Q8RG4&B22X(2HlXwc@DE2VGJwdTgTe4Z{P6KH`nH|w$<hT7q5}r^h
zwO|B&G76pqbuf>n-?K8QHF0d4l%B>&^;49jY&kG~6&1H5@qpG~28jBYMK4GUcw+R{
ze>D(qX?w1?mxE1*C285UlA60x?7bXh<*Xk>TWz;TH7C$f&@DzOe36=MWIcT<(o17F
zgMav3GN!Uant+qo9x4GyxfcGz;UOTm|7n~R%Q9QL70XVoPC0l6iY<T89Xg@-vRFY|
zOgGjX0z{D7mScNU{6q1JsBSe7(=LFy)y@fbr)H@?(?13fyG|g`^sU^po?FJ{?RS6l
z6^_}5A;spftDc5fTet4p#EAubM>$5aaKMPzPVdtg$px1AgRIc$B^F=noKUoQ@SnTq
z0Kf_Wl}mz(-+H+wG*2|+-pshJrje~%>vGfiDX`>;vRiBr+KQ`NUtr!H@K`fp3i_KQ
zCE+v8(8KLVMv{w33Fv~vdr>MBTzkB#p!C3RiN~OOfcU8^>=z(PL)#d|55!knC7Uzg
zc$oL1%IKvo`U6eV$Nno6U+p|K3Cc%^Q255L0b@?~qvJu=9Fk&*M|!yVdZ>C3mRW=+
z<g72jdvcX39KvYtSZ)t%tJYkk?+GE%Vkb`T2<iYdu{ButZ$Y%@{!%qYR3P6sgCcWm
z%4u(LN(S`z%vJY2SI|+#y>l?P0}N0}_)hz}osevoP<}j_e}z9_Cn7NGnDe^c!>~!j
zErHG%h4LPqd<;Y<O;om;iL=|r^y8`Wn0?0SagKbIoNBRfq9rxcHn-gR+o>?XKv@MQ
z+*toaX|-;Qcjw5$xJ?xhdn~uGh0!$U0_BOovD+R6+yN(Q?cTSZNO$`Tuc|?R%BZ8|
zg4i<LsQUqq0Q|I~{=QoME~2_tRsG&rNdh!j6dwj66=wnl0RTvd?_@{3CLo8chQDHs
zOi}mhwffv*fqEl(qG^)QD6zP)^73;y(kdA)+XZ9$5AbPlfA#l`7se6Q?~p!FuRIY1
zwd-BnFabx}R~5a14?$GdLI@V|J|^);tw_<=0NBGayEuHqhwU-a%1!(JYVOcRpxNHc
zW#ecvLbnO#_0r67*b70D`qHh#duT=F)44pQ5-~%QX`#UY8vbyjsvOr7aM~e&#?)nu
z;E}(RG$6op+}Ovv{hN<KxO<a*T?<qGGKt(4TAMow^<iW`y|RWcLRb$Sv>_gb(9o-B
zqw2JJbGdy%A-sB*DJZ+a>$(z?=ju&OfF>Fx0i&jL`dx|*(mihIB7isaky@tIZ~977
zr<{p=D{GE1cH>})Jq_s_9^~dRcGDg)t~QD<b6cY@QnV4smbSxM=Ts-IkqfC3XMJ%+
zLcudSUi&9FsrI)_!h%HDn!u-}H%8i|3ExmXS)Z3i{B?lJ*kh)XQn0mt%Fk{Ma~{3*
zRwVuTnzhB8whwQFW~Brjbx1H$7H%7HqNxtF4=O+KJs=RC`igYs6Q7~xYyLfdFSfCF
zZD+(@Yz>~ME@@UkvEa5}fV=Mjp8wGN15F_Wn0s4i9&p;n^KD4ZTY|<nG?;tXb(rX&
zUZuHPw_O=sb9)<^v&P1XxKC|KS$pY~)Bz_|TI>@&jqg#Mk!0f2qF0IOzTBh)VZdRq
ziXewO>@|J2-0S6^H}4!+F<FpJJp{eqj_6>0K?!nR@#|5fs@h9|e^|xjAosRZqEbuI
zc{;4Sn!^54y^vaLA!vaIi?H7eA+!U4D}*Kf)@Qb8XbzKeq;(^YmCMsbaQ#uAqCrfv
z|A18gJ_`T8bdIZYpXNu~Mt73da5a57BdnE-&(q^Vpa5+R>;I@0eS6e`f*kUNdM0k>
zM_@G~rT(mNtTfWZ+LEaqN2A#&_r*#w?QQ6S`6$@TNh;-9JxKgT6XU|nmP0_8Oy0Vt
z8dMH|akuyP-*mH6C<8q_ay3L)q~J245sCcS;wJkf6c?}(yMWBi6FWREL6xncJsd!B
zpM9YyDnvbfuEWO?|1JDuId+pXfW%_1qe@7KnEbrdnDWl;1oxvBnmdO`*Ysff*IT~c
z9drL#EP9O6AOPx9svf8$0O0==7EJ~B?WE<Kal$ZEB2>aIRr?Ip1d$_k44@!)BTH_D
zMAJ>R+kkPsQ>;RhKX2*Vl(QfE?psCBT+&P31TF4uDKG&M+PJIPe)_)v5(k(McS;Bw
zXnPrZD{H4_AT-S@Dtw5X^rFtI!Q>iYS63p;&47hMFwnQcEZkDa)03mFxyAmv8MgJY
zEw6d90mf9Ic_B#*Kw~|l`0=9w#~*w3GkA;o(k^zaZu)~?V2S)#<+<i~vMBgV?U0hf
zV^9<yLf5+5XuE=twa_eO&iOl54#>s?O-S7pjXFy9xg_AW_)BYD!`HgRxl^=qwmkJ}
zX=YSy%6F7#<t(dK-RV4Qk8;<R=q!r$gU@tYj#wyHP{MwaeU3rz=oF+&U~I|4&8%~p
z{Wj;XC(qlCCz_wOnrxal^W8g2+xBot0GKQ!NM{?J3XXOjt2N}2n4IX7scNXMmq6_|
z!)$zy+4ONE6@$AE41?OqAW${sZoNx9<B+EXY)dU38*ftI;bkX6E!ChzvMb!qS+P)V
zmW}0)%fuH)#4qd*`YvVST}hYbv^bbpYD=SgH#QLduXCLoC_yC$hpich`jIuWsb7t>
zQJrqsqQv1g2fU6U48;<_k4>{|Em6DAjbe{eI-U{dY)Dx<d$_iWU>r-pKFGK@t9y*J
z{|j(DF2?o?kmdRQ7a)M)7XVggrgEPHk)~L1DBK}^d6^>u3z8>n01>+mg9IN4@9nw~
zv|fd+T(>W*KVLcEwC5Yxa6$Q1$TMvuJ4f!AE4Kk1_FHMDU-JhK=N_g-N-$G>TXcCg
zMxB@k$X3IkrMV%&Xe$?}?V>CyT{nkCtBaCOwIa9SWLW?X%!H*cAr7y{KQreR^$U_b
zM!LFxvvq({8h{HA3X(%!Nb{t!4r?78x{Pbq*Xj8M2xZ%7-WvAx?G58OBX`h}r2_&J
zA;G>YZ?1Y&!bqdLajWOQ+Yp7O+acy4@COeK!wQGr#gxjB*<hgIbft}fGXK_Db2r9?
zi2MSeTSfAw6Xl-5nm=EalG)%FvfnD>ey`IfAs*q8pnC21?6?Ik-qGxs;2K+Y{EBT>
zS}oaNJy;{AM~2W-`8k%$TSJe()F_S9>u$h8eAkE_QO0R!L^n}epVZMX<DyUU+==Uh
zb4&gDZ)jnjT_)f;a=VD#xg2u$qv!kH7{U#8|HOZxHoUuNY86^@;L)i+!<-#~#z#q!
z#7bVrId7A=7KC&{C=;$W0z7Ay#Bn_;;Bu|F*|ue_>;;W=Qjku5$0Y3PleZCquRHn>
zt;sQv6vE+yM#Sqt!B7(F6U$U5E}PVWsU$875Jr_4*XcR4vP*iJIW)kxVk}*uclp(1
zd8tzlqEeA<Z5fT=&PBnG?O(}|<vZ?+Ze{UW8GUTHJyW)Mt>ayQrfC@&s@Wm_Q4oxZ
z#qA<Ne((nj|NkxwUvFZcoli-5Ql%<F-ph+y65|O5$!u`p05y)>dJJ=!ugZSI>SQ5&
zWY2(SUx|{HnFVj;j3sN7n59xaLvp|<hZpH+iLbh0GJt4rnqTc&tG=178!vxtUd_ZL
zhcPY)qzB(y?Gwkl<H(S`%&T~a(z`i>iRHRyzF(qi#79@0OLfSriWdA>19uv2W7)uc
zr{~^W(7lYUKVNIR<4e)WE=Oi6W`~2cWs4_zGFb-jkAw{+@899Bv6Kkq1#e;tZ_4F;
z8f<l};=;;Bm~lL5KO$pyKh4&LD!9X%jT1foi#flsP-bPL7fj(DqPp=`S)*XA6u8m9
zn}pKWXXxvHM0f!x$(r-Y02z_Fi7OgijN}&IMPMgKIMs1d=DxqXBx)U&L?5-ie*;-V
zrNL_*KyJ{RAv^#IE)>y}9cMmW4$pkb+KLBLn*0*2Iz!>bD}6#yNyj{4230|!?xcgt
zXp3`Zl6zN1P(8Lo5C~PiYroTUt3~qC`{7jgRclNAhojNv&BoOb%Z1rFIRF)a$VGqv
zP3C`NPOL2yfwidP@ebEY9KR~=L5RL%Jq5YRg&>NPv_7$?=cD3~nT0?M2<sBgF?)KR
z0ocyJ_PeJl2anJIN)b(11jCB*bKqncU~l^`*v_1CTdwUJhA%}U)x26-rv}Y^kv(dP
zcs#w%EUQN!s1S7;4n&<s-}s)q?$W9|N{rGw=b_Wf_~u#3dUUX!yKq5|3eNljPceOG
z(<3yHyWB+KIwdAGXkJu!3^YT9{|kVq{2=boHol=RS-H8bSo1rc_Y*u3Sx_XGbD#g%
zB?7?Ywa|QXs1qbAPjsC3kLfr9%CVnUrsTC+W+t0DY(BXqZ|WISsTnWOUvfvyYrjCL
zm?4sx#Ihi6!KO3s-J&&-q39lVIi>)t#5sM@g^>)otCo`kq_O)TyrtT2_Fnt*o&PcT
zf#-Nwo1b9NgM!8)1=B)(ZH3ct8-Q{orgzY%&M7Notcn;O7O}2SLqNRcS}E4N5BI?;
z`-{4HDa6Pqw<5@xy#Rnc*^DFC+g`ze)8Aob|B9LY<M=oH@c-epVA%_tt?0tchGW^r
z$<i+E;coGtThP+en-Mdj;OTY&xWN<>sBN0#?mKn<mR(A9=DJ7hbPW;xa;hVpl3-x3
zN?t&az9e>8t=8o@nDcqCAT08EF%vNcU>g8?jD+Zs)zSc0alXdQ?8AQnIzH}g1<sy5
zC_KDHv;nDZROo#L4s;RNr88y34lfP7VX!^pnDrT4I$G0+Q=!~p-KWnWY>X_|rDKe0
zXN?lNxO|LsfcQwNJ1BPG!{RT%dA2Zou&wDn|Kgc_0P)vWweEpJBPj<OXV+o@#e`1s
zO?vWmlMJ3<F`2*55dJ4~A)M&dtq*~#tS9+#*}NGVUg{4QR}Qp%>PNLJck`N6u@Nwc
z_Tt4^^#12O76bSP?ZhR+?O44oq5kKH1V87`2|i`rxyQfkRA*y~3U<~2LU^dYJeDi3
z+BZ4C1~>t~Ppo)Yob<Z=5`j>Fwr2&-_dUc77)u0<H`HIYqhAPG#hHJ0?Zm>YO+Td9
zri;pC78>Y)O@*Bt%^DHs!o$5!dmcwWNv7)^c^l!d`JyF0v)Or=TZD@OJqy?7J_})2
zV(btY2SnpF4}Ydt^OEs^!q>^}I7dCyYo30gQWC9GBu%awzfUERA9CZf)+X|gi`Ojv
zL2u@cZb^9TLZ<PSm(!3jll}YcYqNSIPWfw+4?wZBwWdKtc%~3mkYkItdm|l{XAORG
z6(j40m+-t%R<+9+k?G4wFz(uJ{An@V9)yp-evW|fc;)OONyIybnx;k&M7PjJM9EH>
z6YvDvtvV<S!d^}}mU5V#mX}$0GbnY|H$zLgxpB}SQ7q>St-#BiW3TkTAe;4;xolst
zI6$RM!wK=n>(j~uu7-1B#8h!p|B6`q<M@~Pg#W|#<@f7+IXY`5srU;(Y)d-)jbDj<
zfz_l1q-!x43UHR`i6=+sin%QKD;c>Q6Mn1oc3Qo72Qyo?t;)OTE*X)E=nXmmVZ1XZ
zUk#6uqy0)51fjaDnYydM*%mgAi*s|o5_3Fi*<e^~>=QbxNjqt1^M<usFr~q7U&YfA
z&%E@o>H{R3b}&w@JjgWT{to`LJWK5Nz$_L#6}Y_%*a@_)6F)Amz3iOh(|Ich6MMP5
zVz(iD!}xn-kl(@ohOkuo_3`H}e0WP=v*l;^>QsX7eB&=zA+?V_nxf4S2c_0@x=gL$
z;g*XLd)soL!>JS|p8&DP-dnU_sU<CNqQ0z-;Kv=r6=yCS=(Q{U-8cAW+|y<{BJ9vX
zSjU$?wgRg&@8U&eA3D_ox3}#o@5}g}nT|t5^NL@XG&Lq}q=mHdDiBF*5z|_Z$aoXe
zrA^+)8omo)lL(OEx0ex)-GW`G0Jg<#M-ku(ulx6Azk#W=2NMv1#erF2=hJuRhJ5cb
zZ5qD{pgoUFHH%EBc8hUiHZj@CkU<SF`A4&Xu)DZb;#Q&tw(Xdurk3fOlN-<xnfNV1
zk*Q|`*UyESb|TD(k-rMJ`P|2DC6wK%IZiaaC!Krov1+dLo9Zw~LQWIqYEG188v#v6
zJT|jP5^Zxs;?gG5X0Qg=0C^aRp&UXa6a~K*TV5LA$8#cr(3N}I!;!1x?3m5j2N6K!
zqDm>{R37`@fJ5;{NW^VHo6*?D&+-_>NaT10pC`Y}q<Y9)8#HX%+AV34C8R+Xz1Ztx
zP8DwbM}zoZq5J;7XbP7FqFYycM|a;CMH9+}Uar#E(0v><dmdml9~)DW2#G>k_b3g!
zQkj*N4n68l8L4_E1O2v0^NEzRn>Vj|clq1%-l2|lp>;37jek<j6H`S(sEWD`qRS@c
zd0!rV7ZyVIV1x)t+W!Or<ogBq4FgzOG1sS_X#ChZ#Y`42bnbh(W{1dZu4^u(OAw8L
zONKu9B+_{H>4W9ytvdodI0XopF@!Mw1=8eMksWB4^9w+W@URu__c_KQ|Lf>8W4VWc
z6#gM>U;S7bG4oFrgueho(sKg+!p;SL{?{z~EStNxTb)Z(^~VjNya!ME6GJDc-}h7Z
zuWu|rN+nCGF#}_*I5Pn)e;4rJ{t0*$kJ!P#A+N@7X)jKU@0$Y;Y{l)$+a7N{1pEen
zq^jmXh#6n*AZXJI0r%zYo39Yy@;^P3_PBW6%-vw%<rN|jv)i)$r;+L<)vT|kKF7y6
zogv=hl=rE<vCl+|G-x{M@}ILNF-}EYTtp(uK|>l2WNS}9RA_CAXej=i(9LBgGWDEg
zP;^G^b@cUsmHE&7&C>dn+{$~C&UDTFX#1M)pVR+iGojp!>811cE_1QKXm-zxRDE*i
zc1<nquv!)sLT>~!gY;DEXtj|H{;<8~TPzYC-%w3^O2Kt}2`VHtJu#Z`!*guMD}||?
z)58OLF2PO!EC(w{AvPG-S@QSOd%v@-zxQN+od55Q9#{^H-#$<vuyjtV^$93rtlFOy
zoY<Z9StnduLj0%kuWcm&7Ai*a*MyxJRE;MpVZ4h^#_Q$1n4ZHyLlWp-opd4^JZ2CW
zFy(gbPvr|S)%&8YFsF~xpB`7WbmjMu7nh>ToPixmMJP%OKvkfxJ}Uc#-FL!MPZ_O$
zSWtV8#^J&-5Y7`9k(&Hv?oWlnw_v|7f5_~($B`b&pm;k_Zic3;CiAm$7MRwpLW1y>
z>i}Ht`;u}iCvqFDGTt%=%Cu^*^nkQyqQq~W>cwxK>XCQ4&((pHzmwMqv!IFVgzisi
zlr9tp*HLQ9UjWuH?~4kWf9fTXf45=(y>nbyM0<5|4fm6eFUeifd8@6x6p<%a^FC(h
zmM?=_bUZ(fi?PMbhljxjs>aIWw!E?ha@k^qB4iWS*r)2(pcWo1Jh9C;DB6vGXRbiQ
zfpv*RylwPjwTV$QPIi_va;wUx6K&HdTg1pjeH4lw{e6<R^g9zhIo=;$Sw(cZxDZtr
zGCEuTNd5#Prq%2djaKIA4VXIX5$Lvi5vH^5?fx?-LGvwFLo%I%lT=+iY%FByE8Qi+
zut5I@dv6^V)!P0G4>@#-G(!y1-Q6V;BHa=KBHhv;DUFChNhpXgf;31-x0Fb?NH+}W
zyU^`^)Xk3Peb4!P&igz2ubEjR&YFAHy6!8!;g$OZ^if0Yln@)_Qdims*}95F5nDR{
z1vK^KaP;k){lZFs&61;E(*M+YcOjmZ{VGdIF{-IBqBJ!_ZQo~>rq35{&#*pzjaR_E
zj{`Uw>nvLOwr<|P9;OMmoXNlM7Jr>J;bRzxvJaOj7I~`@o$BLKe}M4O4-gDdiTy{L
zBFjgjehdS{0(b8iuxDX(^*2;gM_FLsD-y*`dX%^w;AaHu<1>3js)U6j1xD6sO22#p
z76_=h%KAa4VxUmH+eU;5xzO=?45yK2j|h<<`D>8i-5);V{}{N(|KM{H4?0cc^$<AP
zuUK*pkEf4vD92Z-3~sAzWv!+a1P9E~#hWPVkZ;~^RCt#L>fb$#*Vr0ZBQ~MF@u{v$
z#xx~~<l16f@QbUfx#!my(#+KT(I}t|yFoB+2(@0iyI(JlMs9Z6pQbc_5BYfU#nmJ4
zeIMY8mik(>KTtAZfS-95)_BYct>wg6(+?IJe`SeSnxWAJp)JzZw!yEPJG?mI-R$BI
z*WiC0>5R^>7%v;+wRg)L{vO;pRl;zRbo#B;ktV$Ja#fsTSz{RxEm3w7b&_B5{ORNO
z+XX>RhQ7Zy7cQct{oOGlwi1E~LpcY#ONnYM_hJMG--r+ffG85wNOJQ>ByOo;$P~b<
z7WHblM9H|bvf0{gvd8gXYeq5Z2({6a;ip+6E!&BAjH$jZD}H@X%EpeY5lb=w|I$r)
zCFnFlJ9OxmsD=vw<|GbTjsU=1HDE^~>b5cU#yu4!`CUGFIN1&Q-5tYg6hTN~T-Y^O
z*hMhIoiuOUlv<u;b8UFetVqbccLbkD*Es5~5aD0$0UJFn8WU`9Q5%4~Sp?ccNN1B0
zyO~!(Td>hmT_5QIB@HB->v3vMiz>z(#`lk<{o73dGRWH07m(5%O!(p$Tw8Jam`{o0
zjFjzF1VLe{7h8!XPvwJI!!o5s*C@gIdI~G(Nvw(N8NeX<Eq%<u&9wd@Wnc+~R|6eT
zubK2>x@@wfH>9sVSt8rFU~siae+8_jR)}?9LO2|g^G;tAntoJLpgq-e<f=?r_KYTS
z?GkfHMT6<7vvNSww41b2r%vck@%jHmGQ<Cvb23tBbih!XlOWMu!e<Sdc-mc^gm5~D
zc`znOqckH$NB&r9#qg~!{_z#-nw8P{vM->Wo(^;%A+BFAs{8^fWPtkO>VuA$f4kgq
zdq$6k>)i)N;E=|$^0-b17t~ZcilVC_R06sWh)lhZ@uW~|F<^bH<}pBofkZHOZV@*#
zPlu8fyr<p+_uT&U`Trv_@EB>|ZL`tSe`Z&}gE44F`=+O&);KLQ@>N~J3cJJBYhL$E
zDHa#fQ9b?UnvEF;N(^|)3@Y7|=MJn9tb7P~N@Xal7)U6d950-gQF^h^!~|=EUsGVX
z%<R=9`2E==Q?1Z^S76J92<5M;g<RG?@^3W3YP5bzXN&fN&PhTv66(^M&qLwfOQF+9
zbP(1Ud&rPR477i>U}q8fphNTh@E~hHwiOOuZuvwgfoxAUI&r()c;&JH3s%f@%+RNy
zT|n4r5BEO5IMW+~w$b6>J(ePyOOBT81ry=A0oM`**7<|Lg6ht?uMbBro@E_yjEJbG
zNnEzozrA+M*BoBq6XVfJ`*QloOy`uP(YC+NO7BJN?59`?f~$GlhR~PyX5LG$g(Bsm
zXjQIf>}TK>|N7mZ6)y4Xug7~lza7WA@4;vuPvR$g7tax(l%v)XY-tC3&&1*xe;&;Q
zAhL!mhjx{^c%-@z>1--TuX&_q-$P@OV|h<Jcv$12$s0H2393;A&nD%nS+)*U!`Gwu
zvQenyLeyAKK!@VLgwMZA4F7%qFQ$QiwU)ITaJLMBkQ&@9>tYenve$k)Y!&E~_bYA$
zZg04^ma)v6+@k`<bN2>X`S1F4VBe!#)2ZX<!N5;Cu0QG05;vA#`&iGnzxH(}CNjBR
zQ$A2~{B&&O-sQ4B-u@2F*U^^<x&zPw4k$>iRJYJ$R^lYF_mb6F;Q6F47is$Flz`za
z07&>8ocgl${jGD(&<~r+uNU7xd3}VruiUR}0uR=6t2AL}T+O`Mq=9O;jnv92S`lk3
z;4DOPBn<?vuro?=!p&QW&v?(gN19~X$eojKu^%ge*2cS|0-U0Dj8J|_E>ye-pf*qu
zb4k5e3WVVTke|o!XP@hG$V%8XoMVk-_Y_Sf<6E)<US<VkID&7Qq!As_zu#>w1^IZ)
z)KMD1UFPg_VETsWuC^1>Ggsnh$k(zTymrJ`Cpm<WAg{HO@)5Ukgl)lzoA}pW@bD+*
z=6Bk^lD}!`@PwmAFDO)+Brx^kd>$VV5r)I;>}q*^Ad&BuZC$tc6J*id0HksYe>Gn7
zep>*lnUHA{(<md-C;f{O-6^;~ulAYf=J+r{D;C$XcF*?J8T?CEv)^z{gM^@)EQsfL
zc_8`wwa7r4bBOT+h1E~el?&U%mqbfZ=_18HdTj71oZ_Kr#xpF*W8mx<y7Sk2!;P_D
zZ}o;jlm@dCumqoAhPUXGf~fh&0~(QovZI0rDeyO&y9o8il^t9z#q|<CnvaoVZmXZp
z1II}LL$rVO7_a}Q5A?qY6a!K6Yp>$(7BT)XuS?#Y#5#NDmgYx+iXOomwc=q3H8Ci@
z2)bu@o2Rgl8lD%{Wo)(Nf<a!7=(?PhJQ~=dyYz|@P#pz{ioTtvlLT3*5P;)IqpK)a
zOr0ECZBj%hzhxN_i|kC)PFV~Ho9WmYTOP|#j*Xr$4AE44o#r8bo#yGGO*?I8r2(F&
z^%=Oye&k#x;kB17p`1f@iqzA=i)_B>Td07sf;jy{V(WPo?uGcl={$TcWU7{0F}T$8
z&X*^un-ev-WWvVu?c7#CVX}gQFn^EQy`7ZWS-c!x;0x3md|SN34#oVhpMcyGciNuw
zQrvyRcw&t-6M50S@lTKKIs}SiiL-CjV7nnCDh(95xa)DpNFCA&X}oa3(VSz3#Uugn
zkl5Ak8NFQ&u;K0Dd{!N@PG}xs5EmlSLKzyE?d_Nlb)K~F6VN`{uOGU2PP1$m-BLIW
zDy-X8){!#|Yo3s&<d{hY1np!)s5+FL7IMw2t}k$C2#(J&yl!v!EGbR_<Wugj-nW=4
z$$B4lPuV9Gv!3kFidc9lp}ktYbh(~^RCJnf%_PGjfV&msCjJ27aKgCtn8&k_jj;KE
zOzdL>^#^I%u2z&=D$T@D0D;;WMWCBOvM4U3F{Z{>(4=#@za48!5Fq`V0iKyMh(gFz
zE|OHe$0~4sN^;}!Eux?fnxSkb=lf{*a@-*e<09=l{AfK|J*tki3??qi4@Y&HU||Ug
z4p&yNwLgk-^J7Y%YQENPnRn!_uFBK6JKQ9kl+^MxcS6^=b-_r#WAob6U^_Q@T?-2e
zJg-X#`WNh8xbN-A)q{2VR^3>*n8%EzD4V3UFlH!au<HpB8b})?Zs@SY!ew%sU;1!u
z4mDvcM_4>;5(KT^Ke*;8hAyp8CaiPwkGGl6#_<if0&Q!vHvb~s>E+XSc`l%Dm3@cZ
zrIY5C!{K~ZjxYZ8UMvB;8UfB`Q357C+9af`yyaIffJUk{(oRd{=NkVR<vJ92=8Al+
zgFt6vv!HZ7?;Y+}fO2Mwq-i4qX`%bYN!qU$!N0Hn->uUwN1!-S`Ic1^xh}^^Sy6G+
zl-l_a!8GdG4HR8GqeMr+j`ev8owVUWNO4Ro+l!FWXnlpG8|syc30I<CCf$QfvRHlU
zyt*<F6qc9(0#|;Aed<J=Q%k>U$h4ko$iS>%>0dy$wkzSg8`!$gN2O_ci}Cz1Mu^NQ
zb99IbbApR$K>?zjU%Ml}LmFiL-urJW0>$&O2SAt$UupaTvOLE0?u~E|U2aikLASaW
z93^BCmAJCqHniejvYy44+(_p@(4uj+Pi~`(sHje62ov*=%}Uu+`w$?maKR@1>!$r@
zuaT4+pRjF&myWS9Tnlga@Su)H?Uz1a{fHc*j!75;Vkq@J#^N$)q~L$wjEtYFI2(aT
z%Q(%PI}H*9IkJ56A5m+ZT{IqYTbk?8lVzLcz)^V2z}j*8Sj$mzkzjvgcjA}CNe)D`
zXz~+|WmkV|WAx!CPjLzZ1?2u#%9gB4F3enrvgmYnroz!31;G<itBgpCkY8|R<xv~!
zymjD}s*tE4k!of1#gL9rj3sjJ6i(`GFfzUgr4K1!A63f;cb@9rE;GVR9rLhiM>VQw
zTX{pema@}dTLX_h2jDbA_AvnYi#|3<2pFIgBJ3WlKFc4UfIArU=iqGG9N>2nzDc-r
zjhqoI$wO){{P1?~=}S?@&;ivgzK|$eTA}hmhA936WR3?t;LgBMqgL=Ixy2|iwT4*2
zx)47an`9NJjg9MU$7<VhByD^EYnRk0QBa*jbyR?gZ-FS6p$zm}{7{J0#EE$k^h5kO
zqxMwYXfS4~>VsJjdfhZ;36TfHfJm_rAX<WLSg#NSyImgqD!-1fud}+vt8qftr@>_I
z5%EHah=MD+=D_Y1ctX%pP;@%@edKQBR_ut{nbId<V0TkVV)q)~>h7=q&G~DDg(=7h
zwnUT<2lmjt;#3($y<4Fpny*uJ+4n$L8#KiB!tqhgXz-&t+5CA4K%blc?9!H@PL+lG
zrp?`4tH@DmP3g~<6hY9F?AJG=5Gry(jBVftzye?NS^pmUU$8DZQ)!p_GB*!GOS)-s
zS#wgWq>TlCpv~7Lwy&5lpY^1X-fx27WmZ<}iFanV?oZ++*~lP}Jw&z>qHi@kv@l1W
zTgCW&w8^sQa1I%f_^KGgx2tk4Wnq5Cq-L@Uj6@|#Op2pR*5;zMmrRoivId?oJYxD7
z)8C?{^cfv(9_Lu?8BFr@<xp&6fmncud_Eq-`$Hb{L$XB)3r!6l?RlTZ)c}b3qJO|Q
z`I#Gkke~U1VfN4ZYeb*FfDlE=0YJV-47F{wd$QtrK6Z71BzDg!C7)@$F-dSd5-xNJ
zVUMBF0kd%i7uBZfn$yd1sG0I}6eX{ZmOay`)3_bzi??&zn_YJ=NWMKy0Q5&Qafqu5
z*Fzbx<`u&%5PwKC#%r;i$2t%h<E3*+0+SskV5B~E)|Y`Ra+(HU&S0M*`&(Z?+1omO
zbr6OpQ!@<VRFitN&T-Ey%(C-U$cnc<=26E?#~TwJb9|KY*kW5uRZ8e+(VL+u3S*5=
z@b%LpkM+NOfIEr{+05lT`2rfKJA0rY`Ay<WXR;P$_(sztZa?2W&x!Sd_?+#eByDvr
z+JNyHL+*p62D-#eEnkjfdXrxEh*>tlOy4J?v*aO;IBVPaOvt+}fIOg>H^||v&lnum
zBz`H`uoT73i0Vq>f+nIhH)cLz@OE@hP5LZ?l22@c?XG++3%qmMYE$CAMG$@}^Nw3{
zVu%l|y-@hW9z8*DVuOaG0SGDRm)!{I^VA5H*ORg4%WJHmXp^I|QC~qVO*jE@FVQzj
z?qVEWu5~|+_x}W7^UBpu3ruAHz{LCd`|DEu29@*5Hp%qcQwr5KYC)G2v7iW!Q@a)w
z6?5;yDbQ11%hNNosfr$oUiH%&dR2hc9_L<_Kw{zOD7B=Ozl1v))*x?SEvomzK)O~E
zZ<(Ehg_B;Jp>@kNHG8kYxH0zW#Ur&}zS5s<rvD!QW4GY9HA$ExwYR4Ynq+wBr3+A-
za~^+80fFWdyw$-20L!vGY@Jn<BhU6m8QqYjW+11KqH@srgf<F~>y2m-%h>Y6i02Ji
zpFap&W+{HyccibmC5=fWhk=O)>H!NP7XIggF=0I$8s;gF;my~6qFolNsz*ROpDChD
zeG4fAN{i^dMio^192WltWYaCrG8NJ7K+s0@u7li58H8Y7We5|EE`}L8<9-Mb{sKBj
zyVQL{yZmrdXYI=YT3K(-CM5PtMfR&TXg3pGf*imL^ZtNx*3y3+vcB_vbp5(&iJr=C
zy0yUEp~}&gA7rD8`QJSa;zt9s>U}K`MTWa33HmIyAQ8K7sR)^$j@=8%j-g|UMn6oq
zmzOTo-4+DLf2iI6Q~mV-`irh%7=W0wEldLv<F6nWS)Fc^(!yuRRjpyJLj<SKC(-RG
zlF0cLJMx255+9}0ku0^h*Q2Vfz5ql|aIXWsYt8f{VX|GdbJ4LMz;|6|ZJSL4@aMN8
z>A2a7S#zY^w7C;9=BNo?DuTh*y;3n@`-K%DKG-=1yt(YqL2cQn^v6kNaa>66iPill
zsY(#GyU*JlcOmr-cwa#8#I`uDv7!g7ON?xXsH<(Dje6061f|uUd-5$lPzQfba!e<w
z!G^^6FwobSu;*D-&9)DzC&w|J_OZ$n!I9@d(nUSvRMoPBH$U*&Vyli=D00}%RYqHY
zICa$P@z6;d_VP>4XHj>7u^7Yju?Y^ma7=Sx`{7aBLmN69Orlg>QZ$ko)m>_fo$8Ew
z81+vxGu%vn3zNeq0Anj%RbpcgP@drdfJ>RpFwbBmPJ7#Y>-BqMTd!rCudV_3%)lN`
zK+(yU>yPE;Z`~dIaVetin%9QS6z{L*Kx5<pwxVesI0$VHwU!qCW_klIbz<X^BLgk|
zSj^U({l;#xkKb>9V35<Y2i1MO9vR~}wB}$=E#OA0I9c;+hqb48+j@9#97XahA;CsF
ziWJiTm#83wE#Lo5y`=wTmV5tyJioiWt0OZHKh*eCJt)f3vq4|1-NnIrh0(&PhD_N*
z4n`Gk3N}_T(L3u(qZC#P$R1n_(OA(=>40!l)Tc9}-l#vUX+g%3iAt;oQPuqzModW0
zOGTZ%-%3T#mDN%Bjai=^!xII75Yq`Q<YNhMRBR5{ihEh8W}0zs%LMX8IA)R}fD>v~
z=w=bN=kYpFU$0Cui+Y(j7@!wUSq{;kk+{9`c&t@eD_@1_JV<H)L9+VCAo*5g-(rCN
zHQY3ryPfdLGcUfbo9OhKW~}@QVApG&y~r*pf%EC5L~C!SnsRTJC;F7#^-)*lk1y&J
z4R9G=h{vU>Z3z$!x}aHu_z#ZZKC82sz)>r)O`~>VZozkjhdUK*%O)TS&)eMx2kub4
zt&MtRf@+QDY4Wb>*8STu^eHr?EspD69u3g*j$|57V6)xDBja;fsIW73DxhFD1-Mna
zcZT+ie7ueorp70IbOuc;<3zR98yxKU1B<ZCq`AQoqA||SUagWSAP<vsTwwY)T;Mq@
zQ1e^FR9L<L1;k_Z8;tNjvTop>!Rz02I(=^*bF6gc!ZD2KN4dn496Ru}0=Kj2haRP&
zvweyYMj@r_Ez;=%S`crDUPP2e)0(j9pG{ne9+k{_LhC1IGD~l9Yah*bYxflN8&$vu
zpbAWdTxVYYjVeG*;Vc&326eqsOHdhPYY<_#ZU*qv07Zbd|0n{~$=Cv!d~8FCfoIh_
z@fBM?e6`az4`!TVr&+rvIl;j6arB4Z1=s2nKuOL&Tb9_zNc;j)kTKC3?np0w#4t;h
z6*H>&7=VtxA0Bf3tEvrQyL^pp`l&A%(5fYKs<bYR$nnl`V~y`^B!Eb?R`v|M&o`Y5
z*}8p-xP=pM3$yk((#{B6bD*&{VSc4U7iv@=(BW7=7lg280`|PGP_ubf>6^W*RJ`7Q
zgK$&wj;m!GGNAc57bmqLN&0=E{|@2t@B7~_$iG_$y^DoORYC1^i6$AsZb`LIUyObn
zQCQF)ZF((3H9LkciNUSJ0K!q~_IZ2E26tT+=cyXLcBXH=b@RGzsK;X?FiC@Y=Cy5{
zt9zudm)1Y!$gqGDgWSefp80x%Yua)_`}?+!K1d>=c(5XX;!~)ahNqGa$0Q-Q&U(|g
z6?wn;6hyEr`u~hq^p)Fu-ZR-c0}C}P36~?+mElrX>TG*9QOS_c15xz^nd-EC0TGvy
zx~WA>(pOaI4)yN=PB4;V_}dS*)#%j;H_}oWk>V~&kN)l$%=Gl}3DarmoWO^igpXs^
z)kYZ)CAhK^<l<=5<x%@{%H5FJ!ERee#{$zj!F4nEn|yVnGuwMcGQ>It$vBT8P%CB<
zJL8uwp;oQ>pxq0Hbm#3~_=~xmwYOhD&9QjhHVlu+I^rIV%2NsU3s4+!zupy`i#*n^
z#XWCl(c=Q`ETZ#vR<|V83II|pZqD=!)3ge2Z~;Jy84RA*58e>AaLRVZxHPm;+=^Xu
z8+ZqxwtA-^2cN1qer^jjo_!FG>W9N*2Xq-m)>fn6QTU8y$K_j%;j>GSfi^pS>q`rp
zgdTm~9FEyl(O0@GNL_JVr1;?&p-%z@j?%~O{@OKI&*&*=^FuCQ9nR9-+$dQNJG08|
zM*ESsNOnD6^;dF0Hd;nHYNbQ2V+9iG_f%|L$mLiq;wu#!NGW1-=e1rkB2CAV!TtO(
z;IJEg?1pXoE|>JsFf3#`#1RC?a|}oYdvIxsSe6|C>B{02GL*XTJNQ^f8m}wm!XMLz
zMDA3$+!GQM1@$;{^>*@pk68#y>2FdOn#-G`*%_fsl!G@KIqOB<%l3fFyCOYzVMY0K
z96!<Ze4qYl&h|Cy@r11jOdpn}<BZwvGvPl~)H#-ZCG=2N7bX(WgBSGi{NsgsOEvIF
z@apkAsSh%6dzM)$;FZ%tJ}9%-Zxy#YJs*Geq~Bc{-EcaK!nA5D#huwvz|`@=&fNF!
z@bBY))ipEf<6SC^zSVfG%=&}(Som6&4LSztM@DFXDz`5-$k*mr*wd~A66R<)-byyH
zT<rTgolPb@9FdO|ot0A{;O<wb(BN$mPnxpwNX*|9y5zt5Td50za6oxKkICnESI)&8
zP-fYbTpe(i?`FNTG9cHpzb3U$ib!Ku{n{zTTu^YA@9<a>;^`xJ4h5d^KSt620{WZ;
zi~2hDlL5wlA?$U#E;<vRt2G%xAg*RVkBifqAM?cvo`bD6W8Yb|7z-5*WJ`YFf|N{J
z%pEYxD<DH2C0&b=U)_h5ueA8zGC?=CHYTb1;Ly|fDm*(BH99E)I#t>(czk?-<y3Cd
zJ`uP&_@~#L&f;Wsp7N`eyP<iG@vUNOP08F)$$Q#>a?^ZbR2sL^0qp(NleG+7nE$P4
zPF)}N@(MyyoM&!)?HW&gY9K83&K~|RdpwUnwvvk9IM()Wml>#AC5D{EJbC-{CtRs9
z=JD0r8dE+us>>e=4)Gp)+GR1~=v_Umypz~td9wu-G$#Z_>iiB3VOdEZN!Jg)4!6CW
z7DzCsoTg}D!pp;5O-j@;O$7F4>~U64*@w{SyoVI4tkv9&jksfc%}DJMVap>4ZW_l{
z!B$k+jj4~*NK4E>v?J2ZN7ax)ic?Uxo!N+-#CTdi$(pW4<yz$vpls#DNSeU&aW1;U
z`Neam6p);6gR$2ZtX`&7oOsNNYR$Qo!%Y7s8JAgg-<#I1{06~Bl*53DINYf3XS!=L
zvhf2w*!L-r_XC^Wf6RGSM}P0ie*c?aALnYB;8bI+#>7t=LQ3=>_=_ctceJ+oL`A_w
zbg^Fq34v{xS!R|`31E*TY^G3Ta&AAIyfSc8v7i*pW%Lr1VQBi=uO=DcO<>eBXu=@E
z%!A)D*uP5{{(b+i6Dy*1iDFpT8tg<RZ^Z-W+Nh>toI>!ya~#Zh{J!hS$ao%$L76qe
zwcT)(nf=X!Mln$(CNDn1)9em%=32AD_ktvcL_EVOJ5lQ3%wOgw2t6kX=b>XZ_87&;
z|MNpw@XG4c&mK-bmVo4w*5Q~*rc5rd760uu^y@Xn;?h7xnckenGQg{>vpu<PRKU>T
zQ&G>l5!69`8`Z87c@8Oo1*bOhG;tS&slYSTda!JvDDZ#+hA>aE)MM7L&x^22S%Nn@
zb`Gs}9BVq~$-Do?lP76b{)-51E{c${6?w7-t2?>=QYF*VRtIpc301z2DO8xH6v)^W
zu8Rr^lA=qK^8u9joK9#4p7o!RdfuL#$hPo?R$P%rpWxWgbp(^A%#BgneuDgxGHPwk
z0Y-v=deJH|(00z$t`&f%ik1Vm1gbk7+ZBU_csxaBL>89Udrd(gcMt~X)Axm80Z@{@
zN+p14@~FP=OA${F0t1_CQ7<VjvF0U?w-rs}DAiLs`g|y~9=$gzUu2%Ae^21DORE!!
zQxa<wiN#$Dpkc-LTYm#WbM`(BwR|%<Vy1TB8vasMQG#NDxyJK}fm>TKPn8_yg)O2$
z2;w(PJUtKIJv8Rs?Cy!q6$-JWnXS-mEFoZ;8H6<9$6b9$O4{wi;Dl8+Owiy&*erTY
zLvdaMz-FKUVsK))h{8bV5+nYZQGaW=#RNc$C!Kypi>F;Z=KuQ{`-}Xghr&Hion9<|
zC^Gsu&fb1AQSjz)8JbW70OJJ(p>-Pq1VgkfSlHqwEOJkbU?D2jic2mo04qMe5(0{=
zevog@K-w^`O%H6f@^Bg-nVB1fdemnF{rK5t{II7ELk&=iq?U!n<7q@)op#qh-D!Z?
z<iGFzvo$~{m{GaxfbW@nt)K0r{va70-8HJsT*J?5R5--2Xx<U9ragf@^0%bCOkPK@
zLRM32AQn<3L%@48+(zkesP0}!baG&uOWVfo-XEs;UTSL`d8ffMuKQ<dk58YuVVA9a
z+}^xaT@>R#WKQ9`y5DdZR*xs=GFOKq<#NeIiaqB}f&y)*&JE_EY$`OmD6%7g{a5F)
z>xKVEZHZGtKA;TQ%<Py`hbPTEvZLF98o;gS91Wp&pf2sJFIy>9Ik~NoR$)|t)x@+v
zzL8!xD>0|dFt;4*HLW?fh;U0lh6fZRtka-%VAV8Y7B({+G3u2Wg7erhFxxTXjeLU+
zLnRa>oFGZ@1g`q`*ZOa@&3Bp-Ls3cE+0kTA4-Z>+)BQ`=V_vN~f{qecHqvpd_iG{V
z@9;iF#<a7-XsTmGc`alffci<u%sWBFXXTjHQ_sPz^9zW;NP$yD6pc+OI*7OMg%@rd
zx@J8~@L35JC(rJ}9~Sq=9n}RwxK2|BcbfHLr&o+yD#s6X2VJ)A$X%>715vgE>Nmbm
zkEH;V81-+gj;nOAs9dC7;YpH$g4v)+!P!uHbPA`;%$I=yh=o8bqre&3e9@F-d5&0j
z{EAo?liGPwyRmG$Q})xshyy=JOO|-iOe#dPI!3UN<JGh3csgX-lKA|%j0C40rv%S+
zTh*Eu`__YJQ=3(o4h)@Vy;V=f+*c1D(;9tjg{(Nm_^o?S-!1+6{fKr1*3@QXY+sGQ
zpN|s~Z5kM4syZ>V<86<8;sa!Hy!;AGu6=L_-}P3*v(_0^&3w9MKWm*HaCI?@T?!$v
z0Zf613wSvKp}NFJE^7krZ&=&!c4@@ThD8>RjM^%1c+O$P5ke;G$-tHSW$Zdqy6wOE
z#sPT>e?9vN)Qft+GU2i*y21{fVXRE)BVTmbtDkfCKdbs-(c*%hD5BW2x;<&+$K>kR
z^to2!=FIZ&qxq2W3Whfb2~vFfMlL3JK9o1-(s7isZ)+%nCa(m|itCd~enq`vN!=JE
zY!jqLnqg)(cyy(-0-*3S0k(+e6n?-K5uor>2e&XY|JS?p_s!|w$8&ma`3X`+Iw8DQ
zp>O|cpOGPR_kwU%xI#A_)13fmRJ!1SXG@Y0;}i1DE<Yl;ch2a&c>6+g;&MMTZq6ri
z$axy77}0rSB0K>~g+NpEr*0K+VIcj4h*<RhaTf*VV87ez@U{7M-F4NeBYZfk9VZs@
zU>HAy4khN}>v7jH7S~p4Uo>##+0PKLIp(9e{glC+BDmRyE$E%(gV$qMbtzs(_b)i!
zU5`)@noiF>{BPYcV1Nec2{oWW`eHw|PsTFyL4|dX^LFZ_`g9aXv)sQ50htVRbYrGB
z<k_Y}@a`!Ub*Sfn?_gf+WY>7L)$IhHcL_YDnp8;xe^Uu~=>VGnTiCm?`|kJJ+%R+P
zg27`8aXu3t8z#<j3k8oy05xP9ouTwn-5*3orXg1x&ffY|J|8i>tsh+w{lL$1XfPj3
zse*mc3^6JVRf*CXX%~7fcpBkH`fKWXB(kqqnOfkZc6;EeU6!|(20>G1H98U}B?1i|
z;gt0*(JsAD!!g5hG&r&}mGzal*2I%>hdUcngaJfeEoey*Bn%6boGw69{d=hOj9rtO
z5s5aCEE+C3c4Do%=~{{ZE~g7SxTbuPImB-rN3_KrWaei8dq4Jw=3?m$mRYs?;y3_1
z0@9K!tjVp+c0Y4mUzvYmgV1WjPE0G9-I1r<9Yn1Twmk+ABJDDR{;R|cXEC9*`LHAj
zz{Q2}ZtQ6gAm88jcg^)5(;tMLIv}hf`Zdp1Gs=T5Cyx<Q)fz^JELL4M{{j*n)afZb
zf_#IS;hn=&mA=AMr}LSng9NGfVD|u!nZ`zgA5(Q7%%o@g^=1!VW;Z!jKFA->DUO7*
zy~P?S<<FwwzsLU&9DWTJAQ&*oD&V>{Njqdw>bv}Uw9(lErGd4d`i#I&H)2@<(7f*D
zJAk}%z^c1fgOszBjNg)6jWuj=UGuTwI!!o(le)Bhdz;i42;{bV!7b>saBQeTt~O&W
z+eaF2Z<L9H`LZY+m1PjAG=L$vWbWB32++~JN(BJ@O!FjmU3q`DL@7+%mt(NHuSr<)
zlv}~!&_R+CcTF4jgypU1T<qF65uNQ+U&3?mB4FJA)w{_3r_nd!4<n-spVv;q6=rTs
zZy+okS+p1L?YMa&5gsqLC`{5ZKO<xbaJQ<2Jr+mt6!olb)dpY)_u6x8;8j%}3kKl%
zsD-Pk-BEchS|;Gge^8v93!D5d)nUv9)OJ@P=d~RZP}^lae4GBGjFFeXJ8XU<omr32
zwY5oJ*Ba#n3n+Gx-(DDKTMLb9-gQM1a(hKTN?1PDKhFpq`)vw=p(34nm)51CdMKi!
zFoAexop}BRZaCmap(YAoAWZXNrvyWrKhuvr>JS~+R{dDvcMU3Kua^`{ljI3`(Yne_
zQ@!dCL-nd}hn3pytjG@D>f3t?KoZQoRtxC>NCI-6g=swno>TnC$WxU6EOt%n++yHV
z3l#zJWr^)e{lVkX)p}9w<%<#0UqFO*8iJy^6!ur%3P*wtUG@#Pt|VpKRy|M7yY|{>
zIZb+0BxAJe=?>M&g0h1l*3Ix1ml8<s%3OM^ADS8%Ufo-y&RcN9w+VwtQ}(#lGk}uF
zgNXu%1V`~o?PIvX9LiR2aKT<MqQQ6s8K5?Fa7Rf8IfShTqnMxDsRB_6`90X+f`;RT
za6Mzat>bzPcx$86<kC8zA#?YtGOIeX{joG2CN;>)zm0#cR$i!WPnZ#Drz~>MVU)b#
z@+9HbHGwL9gNB^tXK5_D4`ONFGsc-F@Fz5ca-z<H5afNH|CF+R&)5Hb{CnQ4aBoN&
zxdV~sj?#ciMcP1*Ug6OFkZrtm$F7t@$x$4IbJ6}M$4_d#PZLU74NUNFCm1L!v~7;b
zI7%m@$nb{aP9l8@PYc)@c7RA<*p&tY==hSfEWU$g<uR{^oDVN=j>&4`U41~XP&vPz
z6lM=P8g@FS-QD^&Jl`>iO>B1Ba%jSJV0F&$j4S3eCA}G~=PVM6jQ=r+rT-jd^HgFD
zz>3+bBmC&6_Dy`KHw1j@3*dLi{*3ziOGWqX3MpKio(jIvGRYVEZdNy;V?=z!HMW|&
zsW79Z+9{|xphq564GNMJkAj1zJvROCMK^DL0YyB|Ul_kut#?hSd_E%BpJ3h0lcI=X
z4fQSmACtvj_k*v=qsNJcMIPo^a%k&~<CNHiL%_1_r$%q)X}-k#v!$th3}B$ApaK95
zZcz#Y{yTNnk2;`5#SdpG?|}@H!q=zg?c%G<Q(Qg<0Ah(PYtlwMGdkff0?n;FQ7UoJ
z$t~T^X;(-IVq3#GKFTJy&fWtf)c+6;=6)_RSa!vko>fF#DSN^+9S4rlO%WDOlVJe_
zMB)_mPc~sy;zW}MCO-U|T_2nyGL6JZlu=m1q7j9+!SdRqpPl04gC!}oen9O|#5Sv;
z;Zk_=FDmM3kY}to*+N6gpq+7;pu0p?hSPISf>4aZ{AqCX+-B_k?$X1S$N66F{gtkA
zp(<0*SKTKpl?{gh2=`q|koGBks*ly-s#8~o@9?eh56a+VQnJ_NwyBA!dKC2_371Qv
z`jpu#nV;*l8e47>wqnl$zD8ce+o(e&-DNuoJ>AT9hxBHR`8NaSQ}P(d17IruiK~CJ
zfnniNz|A_F&&X=}`H*7?@;E!%D;n5wMu_8_(f3G6!GJiU5g^W}a-le**ts?%@qWgp
zWz8tBILqsD#SON3U5623RNbc-F|8h2ro<u82vk)(b#T{3oBQ{~^xwxn>#iHsHNY^-
z?~7C0ltqQ_yLWN0H|AP$(Et^kybPD-M)XJn2#^yt!95Z7VVLe_kg+*AcoQDx*!-ZH
z%VR7KXQJz48<?b5s4(>68y9Kj>mL8jbIJhloEq9?Sj|CJo;K2$F^f_?N|fJ5A%CpR
z2)IitqC5&5bJ~MFc6%#tWUf~?xUS8cwm+-<_%f$-s5`4<I|C`;dX)!oe8yPrn}im3
zJ5jZ*Z!DxC#d&0CMx_b+^i?bl3|vC^R9AYZzdV+=O<#fY`IDHUhay@}^bn}sq0Eb)
z#aNncKYjt-_R310<;zrHwePbjf=0%WWO*f&ksxiSa0&_vQt#5%IREn<@n~`1Wz%VM
zF<3s|i8b`VKylGCW}-;8y5<$0sxr$ubZ!G7Kr?Zt{2dGo2vT>9DJ3Y~e1kSHp@OH;
zP8KsFrc7kG1FUij%Q~&I^WFboaQ`AB0JlR*_OnnnntI>V(-Y|GHal>+fr#mI$Q@PX
zM~D++Tv|9)dVk7V`FhSH*AMu&%F~2bcJo6%3V!vcFVSuW@gznk@VxPMi(o`5JI#gJ
zv-y!VV-ehmSwCZBAeWj9G?o-v+K~^7Rl7Fa?zU(0i|j67tnpK}a17qJA2fXn*D`lN
zi&MHO`eDaG9l`mNNpfO*nb!PV%2tb7>(K7h>eIXkAA!OpV<l`m_v9-^hgkF~)$Vgq
zUeHAbkt!@_g!LcqX`<9wO4?zQ_ZuYzQb_uf((mg!envUz1J+DUlaQgk*n4&O?17O&
z_N)_Y?9WU)lJPAd4~jz(UKbX`uBYHBO58S3!yYODNSN90uLdd3M+dXykz%1u2MKk1
zdaS9;NR)jp^J6R@w;I?VHN@JQ=OHNQbSjf?0YMKd1u<`&bxyKW47p;SqMn`CxC&+5
z*Q&d)<6m=3GDp>UGf<hqK#bH>Q-ART{*>BXH*5e-rtIK4^urEKjN-gHU;~X2cQ;57
z80>(2gtl%pY)r?J8revtu6{&cosWO;=3P_BM3hf`=#Bbz4M|YsJj)txG!;T@t2k+M
z1%OvY@nThUd^tboYL~`2CfVMC1{Q3SApS>J)=ww)Prtzb)PHB9eAZ!1l{Tz2w6~IP
zp}V0+U6M3ME1hf5#jJQ75*dTbMhae!Jj|>;-1G=rt6`Z*6_G14+Z>g9(?y*Z-%dY;
zoMLa*9TmqDSf7FY<igx38;X$lULCyX2K1lB&il{rCD!J?fUZJeQTgi}_k>;bO&U3{
z4eI;3#S#n?=B-@o-rj6AH4Iz>s+9Zt!9eT34hHaK>dq2djopl3Exy-oPhF}}aDM$r
z+KAjJ=fJA{`sLMWw~-Y09&V?^<_lBIKmO)K11AETuO_*-LPFz7+yckCD$n(6SUSrb
zB?S+^>DNd?l+Jo;vBb$XJ%{Wq;wD#|S{?f+b7;fuxlDtc^-P?4xGLBYG}K;cfG&YD
z0GgwF&Ogc+aPOTlsIYzk0VBkLwr#<|bv$A-MXmTG1+f4S!bb#vV|{MKJu+}+1W*S&
zO(OS5N@Fjrkfl~t$#{G5b+81GuvD7jaPtHkFa2oQ9YB9t$ZlnzhNb_i|Go{?CxvjK
zk3E^3uXLVKiv)Pvi$AY*I+x%49eO(4^D{^Tkgfa=bTxnR_CehUhZf#S8g;*TZ)IUY
zW)<N^O9LU%SUJV|PD799$do9^m*bcF0$GPs#?6lH?cnup2WFD_$lq}3xpYxFO;zhp
z^L<$1kr5Qtg}a9uv!jlM5l*D@PH|UXcW{CsUe0%i$MzQdOCW*kCpTxjy$cu(d-Im$
z=7W0Zu^00n;DA;tkde)yYb-&E_26f4Z{3nD)G+gW8(3}sI(-ti6ieF6k5E)FbyNzT
z!tFlTV+qSTVoWyUjdut3$O0pkC2dRGu$~&+SvfE?K(q!&zxL@r`nA3`ENZn*b3}3N
zW=?NU84sZJ#^-ml7|}6V&!&gA0plnt-8C`(G8{pZm-zxs`fSPJB_iE)S_<AQ6(^O5
zcqATJ*+EE%2*|-fVAKE!iO&TPeCq>0$go36svN(O{?$Hl1cai#WNLzJ)8H5>)Hk`m
zRs;XOzButZUl*kJXGm}xALT8ohAXCQC0nP@m=}}ri`TBlNp%)mQ210=_OPrTZ9zuN
z8;8j}Lfk0rX98lileE!VaNE({rs7n&yXKG)`K{vKy{-Crga01PTDDS8Tau?wJ=BZh
z6g+Hhif&e_HyD}Ux)F*@B{?0$a;s7;vb^kE!--JEiy@iZW=9gI-+7xU8Vs~>c*aDx
zBq3NjlaQZWN&x{I+z@2-R<ZyhO-7^)!~k)^Ur?Eb3%@abe!0W`5Xnq*&$?=flVvxJ
zTJqgKwTi!?Z7brUk>y&)FYC_;QdV?Hz$nI#aoH(vG{IDwgODzbO24YR<*~z_9UDx6
z*_k?~%S5-JAuqrk{Gs-<tZv`+OU#V*S|p&m2$DF!`u>A!PyFq9C#E*;G=YslnS;=%
z#KJ(CzD9}RmMg(!NPz3f%BQ0v*aa$<fJScmca7X5@P1iMxvxy4HVf_3T(dMAx<<?E
z9VkLALR@t+X+lU*C#OH-D(|+gw&y9BZ;7!@kUlx<v9)07Q*5df{}>*dM>N0p8G^u0
zQwlGiIXs_*))a-h1n50;yS~RNNj0wy9@V_4M{2i~+>qcSzV+&cb&IVX_w@Z#VXa4x
zX)VVpWlZt3!s+rbbUrcg?MVdq=vd7GQFetN?WUeG^x+z9+k3?qC?v7<Q2|$z1WB83
z`RHwG)kUAsyWFA;KGq=O)*V;GG4l!1#8bdQ9Y~3hYG4MC$s;Q*`)7n(nq~S=8*q|e
zhQ!!D)`i7=Chs)6YeyfMGL2oIfS3~C>-~4X{}1njBhLo>aMSfS*UIY5ibzXB{7YyX
zA6uS7Td`))*n;b^7U@z>U?!Qjn{~MpNGJe*K)x-776;_IAfKDOc+_NCGq(3>Umjn_
zgiKgQbTT02L5Ud1izF#1f2i31ujcOj?K<e>`t_WV0HdAYS)#W?P1pAIHBO6qK8$@r
z3Qu<Y?BO#_mB~*+$BVF+9JcE%h9q0uU((j)?jDbph0Hz|^J+{IC8C`H37R-r@;&_g
z`nUu88Mk$p%?o!;#@oqu^8=%4;vEl<Eh)iKoL!7<gkH5Lyh0?RcL^mS^uwQ%&gHU_
zA<Zcs0D}Bv?VsJ+tKyg7g7CQ(?NQAHW$Y(eYHqAj%24H{#K9u1UcreJJhTklXA-x*
zfKZiZrZAN9r*es_>SL^jEOapK%3XcISYwak6I<#fsU!E6war%bB3M<G7@+<CEJxGa
zi<ZZxQ>-0?U6wC>6Sz*V`+(<x9BYFVHDQ1!)K|{1&}CNPH(juE&!AkS84RFOH6O49
zCZpv9N`yJ5^TS;C7#Oqe=-vtJF*9$GM_Uv^n!kN4@Doy0l8WaiAZd-+TZ8@N!P<!}
zd2fFf0IN_M`W35yYBT}hZw;bc2E;Z+f9WTGuB8B=sGD`CA#DD;&ch<wCDkj@95+e^
zSq*_bgIf(V35#ebn5p6GmI1ha&|cJ0s?|GvUPJ7VY3n{oGw|>xP66Hh+$Kr6OC6Vj
zNIc>$i>L`H2noGARna};d~dp?5K<~eu+|~xjhkF!v1%$qH;rFy`?8EDxEwV=C^onb
zk7jEzOt}N9V%%&VbEqeYGf#1~T2h@NpE3ixCgu@C9qhh1IlN9CZa$~{Xv6H$7&`Xz
z9E${`gedu$p8n4srbm}a5h7qEfo*LWDF5toVFVSj%(ez*Yz>FZ7bBAF3Hp0ky3nRi
z)RAf^i0EQby^TS?ZdCAH&r@W&!u758a8uPC{ARmcq0lvT6vVlQxKVp<*eO_+=nQPe
zq(8^}zrFh|Amabu@Hf6U05*+R$p-4At%lG<{xw9#JAo8(4=BuoE85`*CTs>$Y(q`z
z26E7Wjt06IKGvS5X%HBiI9eyU`xK40fVo$#M5F9OTsA(Uv-Halii2r&l&W9D&iB__
zxTCfElM<*)mpQJmKd;-Fi?un7r~8h8jtQfh`X+6_?Eg*KfN+ztMj%aSbFFkxiLGWd
zy2M$2n#heimpXV5&vvbjY_j(`T)?>QjbpNQ8DTFWHyC4uoIBwanrI+!uk3BbzRMTd
zsD;9BvFLUsus_3ULPRAHz*$U})0PPF_20U>OfC_6#*i>87fr63M&0FzDSQdo<?H=;
z5jIQz$xrX=axCO2aE9Lt#@3%z!d@?n@9D#<HVe1kek~=$T2PS~TZ0Oecs+F(H56xp
zThX--`jv=)IOxIZ?EzH|a5@i!UmJ+S;}-Mtd;h$msDQ*AxQv`!*}^I-CYiUM3y+_m
z(v*ip7D1vthCZ2;*sZ;Vz4KKikKkAGV8yGiR+^mEii;8U$z5a^06eSV%e9kmuIH&N
zGag}VU71GvnTw8w=G|9}>OxPfYFTE<jvHrMf!K%%$c8fmfG^nskWb#Pn!bf~v-?^6
zd0PTa<;0j|RmN{$qXAOQ;u>j6i?^}PrJCpekp7+f6-i2w8i(bu{f>zEvGEM(erUi&
z?yFtaZCtYTFY@0Q55wG(?($!Jgji)V@}_0j5BlETRYiIAlP?*G23Y##w!w5p2TnEr
z%VbKALN6f)(~2PSM^u<V3W$!N^Hu65*HRSE7u$ykXx9Tq-Y8p!WyB`d<rQU#-KABa
z7E8%ii@rEjp7NsUAmLz1h({k_RAN56Ys{p!3L|K@vdWhsLtFHcH9Nd-cc>YFw4Kh#
z-~<f-)$jj2*Z3<yR93-~w*IF?x97_bmz*q}pF*Qsk=^Ou15Ts!cxdxF?<V;+PbP`B
zj9+9LR>r^j#8^!96X{4qXL4@=0y%@EUxvH6u`y5Dl&%T+yJ6w8@C{mqe(sg0_p$_~
zc`$02P$SJ>{eGkU`*?9V2CR#i?Y`}1r>(J=k*a3&s}k3p6k(Roq(I#k^fu~s$9f8q
zR%t0%AxnGRttrgsVbjpTc_r;*T?cU~=$#NV4ZvbC1yA0PA5}KB9`)_5Km8Pp!?FD;
z$Tm~j)RO<Pd~F2mNu8~cJgJ*M&eBWzW4RhaLm_5<yZ9s>uuzZLovqVJRaKCn|Ig$M
z{9h55*r$(NKRftcIn6X@OnBE}@TiOvRK!Bu9p}v7Hjd>IoPvm3<kvs?=r!EH#r`HY
zrSvknX~X`Zg}~El5|O$gyH<#|&>S+-JoDdP9)&y8Q-M>hRBSPmH>25m?V4AJ?r@_*
zs*ugGP6FHNvE<#S1AGZLaT^HWBJZ%-bI|YW3_iB1kk{6U0G*Cs%iiovW(bgS#&M6_
z9sMsvVr$HQN9$^wqjkN-JQ>z(@{}(}%&c)~@L+d0m9s92G|E1cq?kj#Hqyor7$npN
z?j|}SdNCsP{G);HNYm?4fG^ri_K*hPiz1k*fpD_ZZ<wT&9?`?iM+3z1{!l3E4{@x!
zsi<zK*Tw-Zq&&SmAsD0+_qpl;qUkh<x!@0R3K;*+q$=&fu$P3hbLkR}`dJ=II$x?n
zrIU!Z85a2+?oad;?q79rm|$t~w~;^^_Y9T}HX4wt8|4kp@eW}oS_lq>O87q24Uw3<
z<I?EOM?*@&3&<v#$obI0XRBFxIY<*LZb648Rmbn>g^Fjir?0O=yjHquc|2)O2xkv(
zhJgAVlnwQWbVkE<&sJQlSW}SN1({U^%qo~cr}z|6k^1oC8HVQ04Wt+QZYLbM)^}#^
zNo~;=F?_P#X#hi41(CNg79x%Y<cC;G3)sgr`U^Eabu0)pGrQg#SVp4`!ledkz6{Kg
z3+mq=qxkpdJ`P*G^>}ddCilf_+>~_c@(&SckefQDL?!3nprD|cfhSw(mBejL+)t!8
z-NIr-g{~y#DX}7XK0%*dc=iAh$*v8Hvx!KsjUmoa;oSkJimemd+b#_mQC0H<p-cI6
zNC3iH3LK@5toaYm=lgm6-}FdirBYlmSW0d{&UiAGpQlZ7gWBGmnz4P_BK||Z&KtkZ
zTFSHjt%8=4ZM*x5_ZQS1^_8^ZEX<Qeq3byAd!!k-FK<S&c$$ZfGR_3?p;KI^mX$+7
z(2@s%96{4JKK}*$<M77UJ2?!%-Lp%aQu6ugn2`JR5q5JlzqO=)sGz8UHmhwW&5;lt
zvP=Fr2JEbM7c}{c9Ds4ed0{0AF!Wd;XAw^-H%2a{rm=!jfo5zk0K-r^HZ<%hOCu@O
z%emYy))kBAQj{utQ#a;bz&gTO#Sx(A-EvWx^y9JG5xB&(=LzNv;~G6esd8pHaiNv~
zYl!4_Fq25U5Yi{=gf6aXq(zB<G*mSb&ysNycGm(9i=8}-cRFm_vK>?J#&pxr-o-bV
z+OB>xO#7=m;K%oV6FgJ<UGQw<*a%1Tino7G>?u%i3!fL<o@0${U0V$f<ej{)2n6Re
zx>i*|AZI19{9Tci^mpe5uos9{AHSHf9Mnn2uHm7txlhZUjwPGdh82z<Hpm?h*STTr
zb}a7y!w5z0Pcu#&+&PZG;Z`dAgh>=6tv6R@+XK|~HeK*<wGhE6CEGMS4RxCNj_6J3
z{QA<c)v!I^x+yC}>Dj74S1{HmF6EbZ^|-_}A7D|<n}WCz=7)w(gtuDqri~m;YzjUZ
zw1-rcxW7{kF511B7`n`TH%Mv$@U5#7r+|;CY)uC6VGD5e;%ioynkSdX1qb+QPOsTd
zQ{CgF)bjJO5l;FPpWER7+_2Nu3&}o4_bJwk7xPl*x@IO?KJ4&;7oLTm#02zXC|NWe
zm>Ch0QXS}-$M#PG6gr|<xEMS^35-a?7cJb6zs~t{mPNJE#D;49;pQ^DqH(#>v%WaN
zCT9v9;XBau!%rYs=CaUi<SZ#oMWoQP_^YDM8Ln=0D0*th_zhqnk4)p$kprew7)EfO
zX5zbiD_*tQRHW}N>CK7e2l(STDq@jX%vS#QEV*A#@_*`UmQ~2ea3k&vpqT!C!U$@%
zq3v|{M@NPFIjWl^V7~3x&|QNmeA^Gg@{dUq*4M9-`Mi>jSs#<4(L`*T3qW5p@jbWB
zt<l~uQozEejuD(we;J927$6K1Yz6_Gz&~#!nGl@V4Vn#!GkZqPPFQFv2i}nh!1)|+
zX5JubFB5ymb;-m|rvaG39m2x^QX~dIiu{xT$eG07_53E;1^JJKoAnQpbIQj?xXJIV
zCN}_MIKbt;<S#ca<K|;-xHhFr3o+T-X@y{U%>=>r`JVYzGc+L#qF!|wWIECJ;P(<3
zKD45Q)A=g&^Lp&}OPdFt*%k1ZQXt+%(KL**vUf!18}9ovWXr|JiFR-S^}$Y#NI-os
zfeX7d(J()1osBMudM65jU=Bp33d{l2blL&uI=-eGJ_@CZIWY>sDv?4&x`gCj3H%>+
zMf6m~(8N9?^`8CI)tX2ql(TbSJs?oHgwNy!jUOV?#7fYs0O2eKPS!%;N-w(ee6DQ{
zULNyls*Ram7X)fab3YOFGroP|CjUc*G{$oei{Z0~+aUNwMh&=c{H=Nqp=99G8viBP
zq|c=QX=1wd9WL(iDS%7{=Ebsq8tf2X`#8)zg%Eq%?<ftLMKtA3UW>_oL_aEhwSsy<
zsfU}J8y7ip67bv>Ei`@dVb;L=QFf?jN-NZvNn0L_q9_`K3%K`uRvS%zN6yY#bN$6g
zmux^oZr3BmY&(1&EDOSi8cp%r8Pjtfy<h2u2&;8i;)2GWItpP5A66}fSf9mfqkpg~
z9&7ANM8=zT)Fh~ww<32xmC0ImzxyG{HqXWb-NoEB&4T-dJSklrb<jEEl6o84&u3U}
z8b-3>hc&1&8RBlX!+-d`V&c;B3mPMTuJ|AXL7-E75JFUc!U<2!f-ko*dX}788fMw_
zcVPm?H(LqdN7b5%fk_Q*NH+FIe_qJ^Rx5}O%q<4xY{dpYR7RP2X>;d*e;MhGVu-&N
z!OQfTG4&Yq4iG0g-&V6<gif1D2}5AUW^5$w+W}cFn<r(5v}Ms(4{@G)<Wlk{)JK_<
z(w)n+CjCpXypUpwu%2EV8cR7G;g)Kw#uOc0EJIdv^Rd1*!`-6eY}Pw9&NA^S7LXVD
zJ+%n%JDwghwQ2fN(4$9WQTHeUKQXUfuNS4h7UO64QLy>$#ch`F2{6&&qKAvv!r-t@
zqOw@mdcQJjq29c^5Np%65;Q@@FH~pI4&<wR%s3{U1|G71NKZ^~n~ksy%$k46Qu7#b
z)qh&PqHeTNy(+nRl>f>0r;f>{aXG5K?RIEXp-WUsc-C|Zc8#0RE@Z^H-`gQ{pi}ft
z{KRd7ZcNCWWc)L_Gvp`<j2*~mrgaWH`c`}=1z@R7pqM)YSZZG#)5WcF>~M5+tly;#
z5Vij?XZz(jx?RST<yjVQ>+C09h6)r;dAHmdK!B}88kdPXobcVgAI@fTTD)1VPtF8y
z1OMX%x=(R?^T&w+pwB3t{;N4N70)Y&P82*GY8uLV`sF`%ypms1M82$z)QJ#CArj;4
zv>Wn=3h?{#{n;bYR`MD;Ad=&60*H6{pEAVMcEiHNId1dZPABwHc5*Dr&siA*1q7DS
zEildRjRuP!0^WFhbwKoDIr<vCM3Z(8n%BMy@L!f!DE2m`1Eu!IGN~~<Uqn8(D)5;*
z=3RPzJe%~k{sHyC+O0~Ka*=J(SKj^wy)(vJzqAc9aHDcBN)^HTc7xRC5Hw`O>-14O
z2HiCv%w%q#3I@76_lGGKV-^Q(Th0kX3{PTDLo5Ko5a;llzr;wP_{#TCDyUW$Rcq`I
ztG}&zNm4lP#@t99#Enj&^NtGWbDe$ba}~v}0(~w#gamE@x@iJp=cGFpbAqCg$CEWW
z`%gAqM~B1M_Ku0dd$U<ipIxTtWM$P!t+zsxx<duB5~7$#TDbeYe{o<E_5}plaP2hk
z#=Wdpo8^FkO#E8lND0Y<on$TUw7Exfn!tn5m`D!f7os~kdi!#o%ZmwviP1`$E9FU+
z(XSN+EumCW6jVcIwV0d!_xaM%mLt5MO)6ocY9|mhH4BoGTU?t7C4JlCj3zofn2zno
z^?8z~Dy?UoaaVbBt}SSG$;e8ZMpA*s`8b@MD{;^&HG}HeUnLg0;sTq^$@fqAys~ej
zlM+1pBi8qBB<N&+@Kqu2g#2>Lz6A5~2b~~`adO){notEWGF1|QJUPv&K|0NP!4T<c
z%kRD7@bJ|1{uM>U#6<y#h7v?a)er5|^giwX4nKbF;NO7@NTxSaF%GyIXfx5zH(&<f
zK1?;*RO}hT`q<XPr8~4SRjhK4BOe~C!Nyq;G)ZoWQBR{p`nVj+BIVtqMM_UmQ=}zM
zPEKKszsabWnXI&~KV$%ziw*;}m@``tKmsCCVwK1ZpcMlOS{c8jDgd<({8P9{gUh{;
zdhWvwBttDS<Rc1>J}t=W54@t^;|K`VuX437`(20k=0zLKCWo(U6M~czZA)rT9%;%N
z2tvGXt)2tfo`7aAy5-O71r~+IDzT|>zD`O8Rh0uB=T}M%G%iC=L2(%ti7}un{||X@
z0Tt!CwgC?eGJu32-7x|(f=WpYWe_4DNQlIsG)Q-sfFPZMgc8yqE!|zxokJr?GxY!B
z-tM#aKAyAp`M!Vs>;JxQE!TRT8Di$)eeUPJulu^Mt1xR-WYnoXno`-rEe}!482yAb
zs$MeM-ow()=eSNIc(S%9DyNlA6q3I}sT&mdaeU=SCR;g*cddX`yPMc%)l#Y(I6N-S
z5A~nKoWCkqV6y~%^m&a4VxLP-jY>s5Z+)K`znIG02P^=7H)O`MT2s`Vx=-ibKYl2z
zzwbT3J6@{YQOCK_%zqA23a~gR9EbFrgLJBdDR>gEtja8&CQVJjtQ+v&>FDXTHcNF%
zdxf5;QwIQll4AXn@Gil#`g}kXDJC7f@G}fuIO{t$kzgdUPXb64-fz(C(Y*bAyb=zK
zSHf7%{Cuhs{(TDd@^t|d)SrU<O1roiZNw@oc#h70>QedUO}~`F>lVz>w{L3OvAHup
zLRVq(Y?p+5ST+aa%&mRR3lat;wzyK4QX-;H^Pe+Gy@a|XDQSUQ!tQ49-6cPG%!vkd
zHvYqAr+v4%h9s?-L3zj5o(=akqt{u%Ag?ctk+LiqolZx13TuMec=jOfm4+$yOHxti
zpnGBJchA%}AAQh$6}LWt#)OMT?<rPCBL<9*$M!8c38tH7FGgK{OQYleG%l-o)sjMT
z{tD2P2c6<3RU2%ItmC=8tS6utbE#$u-|yg-T!bvbTk7vzBMW>BN_;!~#g%q=H;-_o
z!{x(tos*I5<@*yE&E~b+X&C0B@GqFDf8M6QJ|_H?^m|)^o9M%@q+cxhO);9RIkz{o
zmp*T@_{|rhFKV!vCA4qo;4rIS*KOsy;a!s8o2-S2UOky7g6f(fcea{MUWidq?(dU&
z`B2OE!grqjd3*X~VuZV+&J}_;2LFYd^sjE>|H-ez*7Lk*$!URs^^apxS6iGcYhG3m
z!I-es!Nrlm?Min)P`gYZp~HaCA%U}ivno;u_FxD8c_a07ZKIAbGukB$vN)C#5TH+y
zSNTufzdw_~z;94p8E!f!99uLkk&EAodB^QcTH@}jmD9f42|~5d7z2ICJKrh1V!u#$
zBP0+Mk0E~|!y#{8j7a`&eB$6iV3Bf^?fy`2iupat7D`5MrN_5GVE0=BDocZtod?lR
zG&E&y9B@@g-6$y24;`5=yxImtEN(Qse{m<$h&0qdG*QULd_!I$2`ntV1iSfrSLjKb
zEn9AYz!^+@6ige&1`Nd|{!<q)DU`5<+K5D6wDvIsgw_n}7Dhuc10#^|4ma8^HAR?(
zK*(w@Jz}!4U2aM}9}bSDUozlXiTM4n_22$Kkf6KzfjUJ+r4vA4_$dsK))4kP4V9z4
zLASR8M7GR>AI%eX?bi)f7VI7T5I~!e6&$DK_YSTPG*7zd{-i(tqw^l0{*#^Ydm^6l
zg`G6epJ};J>4xrHsB~v19x+qyJN~7t1Pp-2#vrwuD2XQd$(4G(-6|F5PqlAK+iaS5
z!N+A<;<p1wS~|k_FIiO!Z^lOlI&)bi8xe8C7zjw}>1{n9EYHwZ)lpDj1OzO)3lk)L
ztSCw7UNu&0)%9G27%ccJvTc>e{c8L9;g3as_R7JqqshFTqs_p6wEU9J7fEfKR{B|A
zCi+m+pb;y0IS=jZ%X_G80#D(K+Dl~nM*PRgoDvBlfo~Xg(FBJp3@8_4=J5D$7O5@Y
zG*JUP%fzRF)}IfmVd%<Y^)S|mtUYNcKg*h}lDfGIJN#-I4XTuJUnS=q)(k3By7u&n
zMJrH|?~&}7y%I5a_m;_Lx+(T?+2w{Q)hoH8n%J*TQs3Z9>QZm=)g3`Zhl-}Jtc0!#
zu+QHqF}3w$<ZsX-$`;51wLgp_3=I{f<o*eG<Xm{+kA+92S+a$nko##hyTgJ~l$2Fh
zN&QMkvkui;PtJ!GI`hcJwOvS~fY8U9B!uC!fal*8P%iXv(W1@iITOTMFu-HgSGH&a
z?Pk|)kEI5lm<-0{T%EZ>MMGhU#@2vAjq8aA()*J}*x$Zq{}&ehXuEg5Mt)>?*XWpC
zlDEj#V0@`<f()Zj(hDVZ_?#t!+PX(XTm`mS(_mq*Qd=$?Te5gL@tR%*UQvF0EvIe-
zXheh+ev+9Ccy(p|`y2u&d*J`*kp7})l!1_O9deA0oIM3gZx?Wwrj+g6ahbl(iv+yX
zY^@S_kGFQ%L9VZZB7sKYg+kjOQib2>n2u((a^SoGxZ3`kL5NgeyPSCn3|l=hj4@|W
z&G>2^xdPt}Jcp*#qJ!wiW1|f~^ek^7mS+H>=M0-i8#Dw&azNK0hpmQ!)sx1`lxg2?
zJTTSa$TM$G5?A-|J`@Fmy(!w-=xJpBMTq_Fef*2pslWXZ0z?S|1eUH08kSkR*Bcmj
zHTFM_8@|-;W@MlCIYC|!SU`YsheS!d30%(lOFMgtlR=+?ueN~SWmX|<v@fCK=6fV$
z>((OkPek?(fbn7Dq(7y1>fhF_2~HIB@x1o)<17G2Hb*+dSt-DRS^r6K2N`rLNCa|7
ziL?3wx8=9S05|tPDw}_hvLT&r#bjPX4a!AZ55g{ao}4Cp#RtW4C;>XVM4o))w3>iN
z^{e4!g4abC;zf49i5G#0%9cAqM77K>b}j<TK3KeBbHB<hWtEL|wOiS*6_@0bz3#-n
z-?@q<{awZuBuzyHKz|h)Bsl`~S3_!p#2|44ijN_m?bY^uhpdk=y&5TX1R5J?HR>O-
zCsMqybN5yQ1fM>Sch6aA9?qPDXzZ<;hPJBxGU}jT%Z#P)+mH-OZ^?V0c(tVJxnd0f
z3SfQVq(HJ2>><p7O02&NvnivDdh5<wRC%q0b?i3P>3n@IXhB?R%y=A5w)L%HY_esv
zxE1<k$!?sgjpZF!CmqxZVzZP}!a<)eH3IFkvGFnc&tavNhF<egRAmY!=PbW<=_%ob
zR@?@j)IaX^Uxjn?z6<A4d>78W!5{Wd!nuT@UVT7kEj{-DDdI_0Cwwaw>k8h5|4gWo
zOS*UPMnU63xW_;kPPpetF3w->)jv%9{eUd~w_Vq&iS6~zh^A=`9d+`#qcrv7Z9yj0
z51l*7b8&oXAI)oh&K0kYI1T4^yZLaqI89A&=c6>=J5#;j7vC)6%ySkcYT*&{=B(i9
zpCufBPNgqMHGnV5uO?3Rc@3x+pSPBLW<UF1{}8TFA`t|*n|)OJ(TCF<{64|Ib{2iH
z$6Kqfj!YPd5S?)0#X>@F&c%7wxk`>mE<uC*11tuRV5kS60FLTALP~GiR=DZR30A0G
zxV>RsPzryzy@6FG5yTw7(@E=Zrszh~yPGMT`WieCiop2^K1Px^D?%`BpVr9h$Q!|U
zC;HLd7<EQg9M!jpqM5RoQq3S1ba$cPeU;6OvZ0&KPt4QW^YM(0#F}+&PG@H;#K+CW
zAYFUUj$UN^q~IQ;ahea4{iWcR;`t9|a{qJ}!q@g+0i$wad2Ya@+(nwLGB{m)Ka8az
z>zahFDi2>|EgvpCLzW=D6|#ECIa!qMnQO<83TYyqZtR>;=oF#@4lx(}!X_?9BWy6C
zwbSx}WDx<>)e%C1XLUekxV(}zdVz2L)}5IHetN#t7G>9q*z2_HoX}ADy4$5O*T-tD
z`Pj@I8o*!tL0dl~kqQ@`MrY@;3sbgnFK5v#oD|mI%Q6+spn!rycf=bYkbqtKM9n;b
z(?o0$EN<L{L<73R+t>aA1^)r#lFZf=EqUq>7F8gKR&2L>Y|=jXuWKu`e4Qwb3D~@{
z(T&DuDTQV{kqHBonMwdfHP%H>#S29>3JpnsZHmQI403gl*SOOt2NVl*jRh-rwxJCM
zvDp0{-1kGMXcXtKh%JlNF=6a*|GQiX%}#2tn1*&Xm;23e1@<VsBy32}&wrjKB?CeM
zLXM~u*du^YTy#u&5sE1rYlAsvuaWiy<O|l`O}hxim%HaI;ebTTv0(i)`3c1wX(XAv
zfX-_v>`ar=iDbH4CQbZ3lam!*&6vhtj)s?POi(IK&!)X^K3i)z3K&xO)ZpC!jk|J(
z2|dTXg#v;xueBpe=hTb1g>u_}GsMo`>9`ndm|mX5CXMlN)DMi?(||4qS-^q7ty(hd
z^^s;?JZnqE$4bpn)7xFe+)ou`u|)(5*=7jln4s=}vSL4LdX6bWMT!61(9^}z$a^g}
zUIMGvN*{zpzn5VE6oh#*PHr^z&(v;+(WVi6yOFD-;GBkpg?0~t4cA6yfP(`M=r47O
z6n*oY?c0+E{!pJJNQ#f&nht{G_k*4abF~5NZxH9J@Tm6$m;Wy7{D1S;<yBUq&F*cM
zdRfPln{Ym>$4DhFC`wxl@f79bP@~4bjbJ>X*le)Rn!|r*)J8Qreyg&Ah^_o>vev^$
zs16s2>^aDZkDl__=x?2M!Y@v<ZTNM!gnd&B#OX^4jUz1L7g8;=3HWNS<nr~fK(~TK
z{@_olHeD=q(L*khObwjE<7J&!(t3C&hUs|~K7}m73j)W~V{XG5Q&jS$mUj#1ApNl}
zt5Q?vP7l(FrQp4?9uYg5ZIBT1PY40|@Ni;LbIMCsvMy6bA~yq#hL>u#@XD(k-`w_|
zwp2T*w0>{G{$UTQ44i`sZ+czpEy6x|;F`|CqbP40NJ#VmCu%-?w0o!)iQ~({M+@83
zt|LI2ku~A2iWFp*OlU@{j57k9$aW;|Nzi+D@_@*?<HzQ=1RkURH)<oaS-0Y#WL!;>
zUhW}P;a&^JVXRub588LLvAeBeRH$u*1Wy_e_s;<Pzh5f#y!dqR`Z>tUQLE3D3}rg<
zNRPmvRL~y)QXW-Ug!j90O;gl%Lpp1USO6Jbx3fvWjV3|hC~LO1rQtihn**SCKVWwb
z-71y$RYYaX!QR+}%5z-G#|H@}JpiO#HdV1{M}Ynm-)}va-yI#oU8jj6^C1S`jR#YS
zRFZxXnfZr>M(<yOKtDhsaHp^kitt2x_PLEtosH0SodoDu*AnwYr6`9ive<UhfqaHY
zq9qcb9ML+vZQggivSnWOiM*f3jB^o+6`IXydN`+qnAK>NXn&81!&MZ9w)i8i|JC(b
zzs==Ij(x!{&W*Y5jazjrrIE=t7$khU^Z}k?`^;5TqNoL=1~UWkuyT2vF=eyo5lz$G
z0DVgmJ(jW;Qfot%)&8I(HR;n7>lM?dM%6SG#ie5ptBTvZ7Yg{;+P!ETdS+Kvj#OU5
znYQR;2f5d-Ck?%1!iu(l6E&yY7Ie^kk{A*qLGNzQm*<m}igKDep2o0`#nY@K)go?!
z<C`<TM#2(W+{M0%&IDm$(DH6pC(jaGnJ^T{<_LOK#2H!NLn^6ybx@Yz3&79xuglA+
z7Ph~7b`^oIW=u;b@06*^y!_z3l<+wCig`A_Gj4%a+=4sCr@SzOA1nWV^$K3885NPL
zD*D1RsbF(mKV62{936|}1womQIL@NXdrt>t>K9d01(oc{O#l%IZ^iLGt-Kn{`c<U`
zR$~A$rc3e%?I@v()N8T$Z>=R5d2{S4puJyn4l+Fl9m&yHBY?6oLP+AQPQh(?+1M9V
zk=~K%EVFgv;9{Jj%@iFSb0jz-EzE%d?V?3oh1eJOVUBL%;+Bu;HIdh4y_}iIUEtF!
zdQCAjjwV?M6C{B6lR@5gste6uup|$g{}kHu%mJ?%obu}IGu8oOo`iRIqD?5U>ZSJQ
zqae_ixY>LZFR(<e6QixuVZpJ<Jm4JcI=b(klt1U0uM<7Y_n-`IQ(B@BlBT_*WvBSx
z8>piDZgR?I(Q|}2>&=VLn!X^=W80YF8~Q_!WdH(w8U4%aOl-OMR&kAoGq&^d$XY<j
zlS-n0eK(%5MK+&{N}7*o>MB3x-Pa#fY;WDs!bJuQH@FdASWcmm&+4NQNBmje(5>3|
z5AuLk5z(slvn|@J%xvaM)fG|m_Yn@kPEq3(V7_iHk3=z1ilU$3Z7!voa<b9VD3#f9
zhm;_3Co4-_otYcCed+V~qUHoIy*wp&#)tVgr_ZFOy-_VE57*sx6^14LQI-A+wBt84
z#8QL=P7k-3>BwQwl{EFrY03^G9SP?Uy@9r@6mR7f*f<jc%LRBzf(CiU!0;axY2X}{
z+m)wGZ(LO0sxvlXSUmdRFoDU5WcO-gTVjFRr~XG=1{V@QSNe15xHF3rYb~CgcGcnf
zqWJq#k!hUdGsoL`!l;EA@)JO%I4F+pnC`K1*oYwJ?Sjy1;W7rh>lpi5oRZ9y8)FVR
zri`CUq9pbG8bjNtNOZI;$q8HOcVdsPhl`{7H@i5y^rBhJ(fSNurrnjG*A_wvN;54j
zOx!}-@+M*Ly!vcH+RTbLr043}`Je}Et+g{5kPtB>3CVx-LH_Cl_@DGT$#NnZ9O!Xk
zlQrh>!QV0T*UV`%<5N_YXuLNU>xgJYE=+b?Xxbs<UE9YlHTeQlo<>%$_oPA@9^os{
zAYH8{<A*VDU-kg*#2bJ2V>^=}SLVvMhF@>6r%Jt#RwxVOXVPk4)qR1*<cYNb8w1*`
zzlr9lbPw*z{m!foB=UR7kilJvbxZMYIQTOfbf;Glf`6!%G4s5OsHU%?JUb-%1}V2!
z+SA^SD~Vo;@!Q40=4(T`%aI)D`&t`|5G>n1lZ}1H&dx~4EP5#)XkDW>&WC%1N#(Jf
zzN@@!F*`|Q;`D?R@LnC9^;-`W)%QogjIM4yT_z>pZ?qKWy>IlF4T?X*4u5|9J90bQ
z1-ae6$x(lu!cM5CDPH;df_~5tAA`5tCWD{42jCQKD-!4s4+6@Ti)PIQrRrzv?lS$`
z<j5~Z5#<7@Nrsy%0z5wNjC6SSZMVjob+o#QiCNn~fI6tVu;=g0Xn%r9{=gJ}Trurl
z7rilY5*y%tw}5BjaQW_`(u*?cTew&gX}I`&^t4IUmxrt?Cdm}b`irIYOR7p;!WvHj
zO+ZGhIt+6$40GdMQb1)ceY5DG+%$epO;Y=L+J}<LkaoM*F)fkaEadn-aaJ*q$HI>Z
zVwQi>IQsJf{&)=QtG<LfBLLe6%@}#!OEJRAm+f_bB%3xL5kRViX0Axspda?0jt6jj
z@ITF{q>C)r(g>i}CXJqYrY-cyvV?5aJEmqS%>QtxIu6CNCDJe!>}68PKGy+MnX?|*
z2bv_(PVZcDJZjLMVDVm=cDn4@^qP*>=(bv2y2d?StNn_n3p)PDj@yUn*f_^>uuw0r
zer~j9e`1)S|6h4rBL)ogTIVpg$P^oDPPI=78pP`1E)d?$odaRa;JXt%M_h9SeBA-v
z`MW-=3p6?05y#INs0<^nFe=mrrrC81EOjtp=vCMLvE}x!RxhYXk?f%4$R@C9Z+GfJ
zYLN+d-%R}L_faodp)=_A7)OBSQ>u%^F{`Rt%S@N%Ayd=9@Y$m<QxQ(6fuc6wOzUZ3
zj}WG?dR`VFclTQN&1~0r2UU`E#>1_`>uAFrewISwN<J=PH0j`;8l&Tk>E<z+WJ#H#
zXXcSt3o2S?gXaiE*tRJ5Z;r*zQB*UHr6?p<QofXL&#Zkr-Wgg_`eCfyVp;5)rr<vg
zYsWivBEHBLSB7`%VdT42a0#AfGQ0R_a$mq8yuH8~$v3_M>&f|-Y(#5kp-t~-j}so+
z;53;VYm3}Fax9pJPeDDU(3?2#(Y~MoI38%l;6K<rKQ_^yuNO9cUnzb6;o^7IQ`jCU
zIbkWt`RRnOH5=gz2PUq56&vXLZte4(#XbqJ*fY*ZR3{M5Qk$K;p)pX6yA=MOm_)q4
zj!c7GdP4a1upr7pRckxt)q7hDo%^nkEt0{MzB((+cq^zv;{xrSr*C}}_%W_vF;?UJ
z^iCk?WweyyZ`)h@8)555`1*d8*BEcGGv)zC!FeiMwZraEs3_bLqp2fdCq~<J3$BFO
z&GZm!EDv`r9zL~C!&1@<*v>^e5v!xW^*r2v$$0JC7(wlU>#fbIs_ux=JCq3#nvyT)
z9#1(|*U^J>X9y*mrRvm)#D&Fv`lkQS1c86GUH|EMwxQ_f7MVu2u`U5Gq$|q8upWPU
z+}%kcE(NlbxPa0hpLJAIpLK0&beC+KhChv7c<|CYh}oKgocu-eqiu2CUH&}%%p;fh
zlKAH)y4qNtePcX6<X)s${vf3`XdJ-cjm`hZ-urinvQ;7>3gs{ta1Q#yu?Bz{Jk~aK
zC)QP;`_HbTe2k^wWt33&IB-PR{lFIC%uW$n{`Um_#$Ts_QClf|;CwctJCeWVtcx%^
zq3jnaa0P|{rn`4a$KJ$`+akM}H9ohk)KGj2*y?i^);)a>)DC&T@7M<hI8wHT<5l#x
zq7}}DP|0)BUSyF4%i|`K6~dB)rrm;Hy9M>BhkqzgsK{-u)eTSaZ{2W|O@x}e`xyJp
zui%QhtC{{rA)yBYs++orkdxACSdBaN;!sQHqXSGSGT7HEoQa3aAFE%d=a|eEmH3Pe
zL4Br(pCSV>Nr-VTfj@!J6#kG#{b9@e2U`rXG*y<~k!}3UCk=4c;{lxYI70Pb6z0Dm
zgU0D>g~^rWPX7VB)3nh{KIUEN*E~@y`0O2W&AW1#(}(5SL-Nna+!dAnfG>~%Izpv)
zfQ22pr`*2MXzlJcf@kwW#!u`*#t(p<)~A8Fj0+o?pCAyun~U#Gi|1%=O7A!)mTEjO
zSzMnibOJ;j1Cad90GrqSZ$WH|#U?7Uy)#mKPRG(%G$l8ppWJw;7ViGkBY}Xnxhx(r
z7wl=B$g-{p{S@BSJzbDr)_fZ<tuU#w@8;?jpagwg&SM@t6Sn7Qp5t3b$Pa{uJ46kQ
z8+~Y_l8b%3<Zh3l6=W5{FP%6hOHvkT;(QYtHQO3EUyapSHWNu0f-k6p8~`SCB2>D7
z4_g#DKK8KO&F8)6vd2Q3&}<~}21WZT1^d?HhA;xYx<wmA@Dx{7F`=59o?#z^U`b7l
z)DpyG3e{Jq_Ueb@JI;gG9AR_p+H;A4d%E7Hl@c!GuksNEBqc1iT%Q}s?8E|=sF4)>
z^LtdsU9#KKRS#F^HZ~ra#m?PhDgl9S0LHm!yToWm5C=OmZIf$V3ysP{TY)_{atRe3
z!|X{m4;m*49({3Ev%>Vs7%>u1oL(Va*S{0XAg<T=$kJ7}Ss*SjEnvnn;_+YKUL@?r
zmBT8x)yA5j!&mu&_>wOs7t!4>DEXp<@*1|$o8!%nk;9>8vpMo~hA$^-P5Qy78N9hJ
zg|REU!R}MM)tsl9Q!O&1fi*_uc#HZ%@SM}z(=_5--5_|T|G_$J-?S#G_nq<<O-|0x
zHim6UjsS6O-9)D^e-D)tzC&&4IS6;~9P~v0?1|g4$wkZFML*58r<$O+BFNaU*myvF
z!_&!I(e-wBqcSoNS3pHB<%D%pINH2l&EB?8LTBVbzfe1pezSlJWWS2(2n>><qWn)m
zecUum;+*Fo?G<HGT2pvW!FY<=R-C>8MYG(Z@k4iE60g~V0Os<bN#~n6DY<jE7e}Qi
zJ!OUUw9tbUB*9fS&*W+osS&bUld7XD=^3A;ZLG7iEiro+zVXi|h>}C%X6QZvLy&K+
z6GvOrqvmt-a#l)8jxA|NHSH!tn}@J&2ka!u@*`EwD6-Bz)|{ld?T;PgsHpbsx)sJF
zo_y*bn)&3N$Du&Tpl&+$)ZL=YY9&-tWzK92Tz_Oq(#udWq|Zk2FvIi4(j{rW2`uW(
zSC*KLGw4;NUsq<mOJA$6#twwPLYD}V3{}l<!+9Knz07H`>evrAPH|>K87QwV-7Wn*
z*m?6>ZX&dxXG#Bhl*$eNGM2^XC(v9~3w21Ku<+W^VA?1*?CCC_25$$O)RJuD1_mqy
z9i76FV@8F+$3m0m?}hV!7wZ2fyyisqwPW_FO%1tRw#M67JPL*T-agWu$DX`cOqYv;
zEU`>p>BrfxyO<sGpmYqX!IW{m<(g{*OT2r!jMuJdle1t@7y5v7Bn8}A!9&Y`GaH0;
z))=gfJ0V^j#c{P2NSA4O5_;Nw4%J}_O1$yXp+!zz<>PR`g)N61_qSsl34n&K_nsgU
z_Km=o4ltLvd0{SrI3+6Hba8#1eQP}3r;j{m9eK#;10d_^Gi>QIfI6x5dxBTOOhDxR
zhhMCq!bA_xAfW!j*~YzH25`P#02^JJ$N`#QCI3sDKo~kxZsO8nZjS8W=44H$SWc5M
zVb$6Di9(-WzBNJ6Y3Zm%Ky?}eCygzsxansWZj<}=n7ubyS&D_tfxl<s(o=K%MFoP6
zo`L@wJ@TKZW-V486TPaMHwJWjPuR0pZC9wnRaIpy{g`bF8A(Cw^hl<B$i!nvt<u+X
z&>yhbX4sU7P8W~v7JgMGg@18zwrxF44E{Bjrc(U?2YPMljn&(&kdJ4*r6v0{*n51Y
z(9vrXpYDOiWDkh4Us?1oNWiyRa$(3!fI#`fjqba?g>%L~ZwhNSK<x1Y3UO9nQgg&_
z9G54G!Zsu6X{sSeZIo~KSO|fo1D*x8PkPL2uQ*)+EQM3QpYpm!XN<kv#;<3Fcmf6L
z9j<mtZsaO3>$Fk1zrdzY;94a}wX{P}z%QA=KUG%;Y~_pJ9)Gkd$u}E`^?U;x(_IMD
ze@iWR3|7B}@p1amP=Z!~wn`9G*_r13r;wSe?y~q0J|P(Rj8f$+RqiAmNP#jzN6h|*
zZ&Xf`i!)3Ki(Cj~i`|)NIN~?ROXL_L-h-*cZ#iHr#o;3!qmamotTtw^C!X!R&Gepq
zjDF309N80l^9e<0`|RX-uWaOK?6VY&3ti^emG4*FT)N8<|3d3<qWUSr-MG*q(Cy~i
z>XX2czk0M7o_vEn+sKyp^6lpo<)0<JBAaI_UU%Q&u;^zRDvMW}EA`mT=%dObRBhcz
z(Bl1&t3tsP_4*dXtB$`J|JDO%sRtkzgw^p~)Lkk+?V$c=@r3Q!`E}$fpwroMQFF&_
zv_15)M3f=oC<34q15=}8fRHV~OtC?XiJz&7mdp8?nB>}d>Xelke))(mKB&mw%|AJ^
z)h%&7^TcMWX}!I}#K|y?UgjfAO;MMHWl>mfC&6MEm>FN{FnEuj_ZamC2|I4%NZaDg
z4y)#5-*|>W4l;jzHz?khCE;UPRz=J=j*sP)v8o&TwqdHemOV`QZF(#hvlK>@tUt+-
zE}rY_<7QWTwo{Y8TXA}?ttDn(%`RHcDsWt^+1w)W9)Mb_*rho$Z4G@eh`wU)ILqWb
zqb@~FP}joxmE4uF+{tWot!YQC2^#Hq1Amz!Da_%rxa4u#OC25Snb2h!ko`KzuH<QK
z5dW4Y!Kqixv5BD}U7=4fQP*i<?kd^Khlk=r(9+Apw(C=RUr#<a-}V}YgPhwQxOk*G
z<7^5=R!CUs+NGCS)~mfsQwD<<Xf^ACxccD<jw-5VGjv!0td!=%tq_{je0fy->s@zD
zRS)PEK*e@|hKtf+4|d&@t{KdgsgBgPaWN+@^B*IP^bEkA72}(?`i6MVJG6OW_G)}#
z_WFUzp9d%Xy%q=p(n9l(au;Uk6DG4CSKe{$n5{saWSbr<ym`6A*AlB@Cu<RBk&skg
zK`?sIe23RU4nFoEE*IO_VS~KV9%?C1;Q*o~-;{9n*o!Ad+liwqR1Y*G{JixLx<K6O
zr=_a2c?Z-iDhc7^qgeCk%K<3Xg(fL>7A47Zs!PQb)6}FdSm4ypJ3dh(QF3WC#><qf
z;PxUn_cQEIs@{WD`yX{+MUxtwhxXmJhiU@z`T)6@d`U<+a&x#YRwJXdWOL~4Ry3#H
zBBA*qJwXlgVhb2Zxh&dxG#-FdJ{6YqXD1c*uYV{me8b2`FB<w$O52+nH%yMEEsKPt
z6IhK73#%LEbwm`<FmYftbn;o;K}$Tf_Jv3?uSz~fx-llD*hja5AHjqN1%0GVvG@@c
z6?XJU2shetgi7~V^!hbmluqiSz43AVl<}LI+#&mV7wpGV$##x2d*`6QGv2|{>^ol!
zLn_6YgPK8Q-IjIJR#{qm%H*|7kXX<$X+d!?p+PLP4ZkqkaOf)B)u_eBGL(y1asqrs
zvOP3(f)XX73{YEM%$o8z9akLo!i&RJ^&&mz<KO4AP(YCrgKVJV%Sxz~8Dp3{d-2{-
zGJ|=wOmSA0yO>~&J)!w6i261k;AQ1@EcNW##G5pfk;A$;uawY?-*}Ma2XcI?6Nw|0
zu7SspYNMK>pbzW?9HF!0(rWI9`sHPY1GxlfiVP6GC6*QS?!2v~=HV%oQT<Q-w)%FX
zCifg-nz<IESAs@XtrBi8a6g9VXPwAzmE<hAWHs7t9jcD+E0d0Pb0xBJY{cpFEz!tW
zmV56_r8-=jO12T29C$m;y-h*$2}GgYHiL#zGWu70^?&8_==<IuI{-g+*Jv}Se2<d_
zO_AAk29kJB&k+nHOB}jO*0*D6dlUBOCB=S>rQW1`NHOmRU_huG1Y77C)fQ7b2T>r5
zi8472ZI87NU+YGxr_<wOjTCq#%C}hT{am2nXZShE4p2{;I9brf&t?&alNL(Dx0xZG
z%U7=VXkr8(9^)LLSAX~J0wC?unp1$lCaAI;bNFrz5g&PUoxIauNb)^F_jktG^yW>U
zn{dRO6FXzmwZ?AT9Y(WbI6v9~eaNl%yHK4Oe93H_W5^7|Lx0oGd!f803bBr-@gl)k
zPaz5Pp@acL-=2u~D-r`qt>f;<5&rS%@|a0=V#-*Pp|)uSqbI#>`iUhVVtNtPrJ%88
ze`&Cbx9zFsjw$Oz00_)vn@Bea)AfC$?N=DK&Jrxb(WH9QinPH6<7NO{1+0Dg!RN?e
z?5n}3hum~6k9`5}==b>k{yTXn4PnqZ2mmk6q$b?9%6+~e-P~tNqMjBTnraY7`oN^_
z@$XVaaJZ)6fOgAa%_6f&&Oj^>UAH?sxpxj~F^bAMmM{oa%jmO~dARB_qEl||ad&2$
zLORSU=r-!e-6@r1r}Tt7@ARSDAwc$9S9EK5xCOKh(nR)wX6w2l+O7=APX1}C3;g;y
zD3b1M@TrPh5yCHaL$9c>$ROuUzCXW$D$Nr(rq(LCM?eUs3*;f_DAxZ_cxm5z%Xw(K
zh2~=*xST{)+w*R#WbO0vyPN{sSbLbCYG$obz-RJ02OYAQ0p3K*;ICt_ITz`<>7ZgN
z@zT#*B<<po(D4>(f|g^8%ugq4OlMaUfxgg}-rRH0Oug9|o4fG0q#BVu7blgWD3T!_
zwNo*z8!yOI2v`G3?wCx-aur(zeWs0k2Uwf)ry|~_Yf4{vk3YXlaySm;5dbFuyXRHS
zvcZ>{&F2K?AQJVZMg+CJ(#fSc))!l};oSWrav1V;)?pPD%}Sz5&~3>javE6(&sHQc
z=vT4)xN}fX+Sw4$+wK)6bbfda@^(1Q0Xor%>vW}ui0z&EucI}mKHYZ5K=S<zpjMG5
zZI<|b<ZRXdTxA@gh504_gEFMriVeAJyhyo=cvC}EGy5E9#+`#2(~bqd(wd!A9!}|<
zCVu6(T{xZNF!)c6ClY<R>WY3dri%XDw4(B0L1xc;RJmdhTz(3S;N~oOQ7XH$8(Xx=
z`s^P+<gFekhl8L#PNOu`=;XT6S~Kph@0G9pD+v{n0kO^F=BpYKrqyIaeJU2@J1<iL
z#aQULZlOtJK+&e$`5j>cMR^{=d{qgO8!y+n=M^WQW#!_^{9uFagSc%udR%a~Il+Te
z*KUFN(rY#*W{*lr$3ynBpkLLP0<*7ZQ!EMjQg5QoS_4bD*@f8SIR`BWo`Xt;_P$rN
zC4QzhGDgzw?vh(=L@-`{hDSOc38Q>_+-TcPB>UCxHiK)+ZB{kZP_~ovqP6Ue1+sCT
z_zL2>a9U12KBf>n>oEymYZ=Npsa+R3*-x?ex2L4lbo^pC@%t3f#TBU?JpgN0H07cA
zS;Uo9<<QBMG5j1mV`f{KOL1XLS|R4OTH9Dh{>O8G(q?_j%y7^*qRD2TFHN_U@pu{~
zAM^6-vVYcw2k2Ng+viq1I*qFoyY|&M)0k4JDyI9;<fJWyn)*4#W9m5Y4lcSJFbw1a
zcv+19uJ9l1bJM3GVkI{^no70d{hBqFB>KVPOBMvW1fO?-O#(0icOi;lhL8P)zXqdP
z^n<!swKA`=Jwa6!5z$LFLkR?%U6BK1ysk98@5?-fBtQDMU$dW-RRYf9E28|=L+ivK
zBB?fL?C*$PzcJa_U|Fx(*;7AP#PYGvDQru_E-A_ngxQ0qDt(*X=-@(06E5%Wm4>Uw
zs}aG?=IcM-z`|FI;s+<KGZau2gPdq|P+pDCM0`yuPpzI5<=@R+W)6W#5~GikWrc>;
zdpgh-Z%4m5<3*Jsi0&C$#tOZ=`YOM@RmE0?Gw~f0h^Rtri3vioNQ}0};$LH6a#gnK
zDO@B?Cc6>RW8O!lGmp;ebGIc-tUV9bEY{`V<}b{Ts!`ox%um2$9Q4W^zu)Pt_EG0$
zNUa-@$x`AY2MuC0V}*g6Jkp~#c?2uobd;g{Cd?^^j(~`D--elkz#}+We;J>N|3D=C
zr;79clkay*``T~DskU~&j_V1rXOemtpWRMf;PoYhLW-u8Kwh0c=*}vigG%wb$xY+Q
z@y_M?=VygV3RQV$65hQCbHLjpuw`Jl^Be@kp53K$5Hk?8<@ApsX9=!!n{vL(d7tml
zJrPH)8UXUu=b)9IGZ~;V^4%vmg`bGbBoh4gBYMvO=&e8T<Q*`1Nbr^J$N}Y6Crp=A
zJu~4VLlvBnd<q2VG?BwQfV&jkh{)~^;Bx2bEb_pGXKTB0>O?5YjmvB#_r>RCt{P}d
zu-RVB32gD%(T%Lzs(}PAlRI*9oX*~q%_Gf&v7d~Vx^MtlfTINcPZwM*;qvCfuz%$}
zv(&LW(KR=3G+n*{n5kQ!(BjY~DJb$jvCjpKO|i1~zVNw*75aWG^P+SRg&1uXzTBp;
zPQFB|w>LF(Lc5ge(V_e1P2|_;NB~Zp6M${twG8wE%5vKxLjZxx>KqjAwhsVt|F11X
z9q_Y(rIt7XfN@#3ZL_lhkxy<bOTbBkfpYb)$_1V_T8j-zUN}S;e-1--OjhXavj@!R
zQ>^(XBXmi}WU{!H#-v68`j8_1Ka-k=H-r3czCMvlUEYjQ$}=S*wNK(KGLY+G{vv)i
z_vtnt1Zo4w{kiEQaPRn@(cQDNe0`Hg59sicnZI@iI=t}>X59kXolKx5;Z&JGQocc^
z$La4c0h6`6X@3J0{`H_heCKps-#rIK16dg2{%{wdRqT^GchmnFrnfdsBu0ytH6`SA
zvR;_Xx1i}8#$lL}V#6TCZi`pyDPKd7WX#DlqsRoDg3^IX-S;C?EsJB5h&qgn&$;u4
z#J5`Kb*}bR&uj&Kut`Bls1Fn!I=>qiq}ZSjH!ul<zHA2uDKPM{7|UEBk4nE3y%Q3Y
zyTrb(P55EvYEZU0XhK$sZ$8XeDpy~ZAvMHnfRtw&v1TJ!GbzGucfx%lXLpR_=yVS9
z*qkIezyvk}a8v94?uNhlW52|^>F0sRQH4!h2qR-N-k6lHVQQ+1r3o8US}ii~GqmHp
z+_C86T<l%WikmmSZ@r)G8vz=GT3?Yo;Si4?4g8_1_8k>$((TU^m~&i#9dXvJd)ePm
zvKL9(J#lY<{EOv=%Iu0HG8ns#3^Ir#v0r$+JhOQZFkcq%s>}1!_fd10_nEunZ!nVF
zys8v=p^g2Dc5q$iuw_3{q^zUEw6yBmd<Cto2x!x}dhgqU_Ie;<F3)54-Rs%%Et<HX
zWhmwVPrFALzkwIX9)2~!mz*)(t$t+_atf*0mPG=^;c&B}N|D3T&>goT7O$D|Sk|24
zcW;rl4`N}~*z^#z2ri$xRZg^}5VoA2bus{Oj?5{lGLovlN-0GxnLRQ?iZ4m=%`5mG
z;)c8^-TiY=1CR?1r2UdCN_@{O6TfGcN;}2GXuI;Ksp9x>7U1QZKrVTdwoa8NWmEC6
z*Sf>_CBfuG42$!DV8r{D5?F%)Aj)<Q^6}p?I|Ucf9d7}lhXzQZk<mf9-)N0p9!@ng
z<6Nq$O3@_)p^JrZS&GX(-Il#|3-Y#Cls2G-vYH+fmuEJ_sw=XLE;?F$>4Zg?{T%cm
zS>qg3_iFk?$tvP8=1}rn-j!8bGs6tyvEs?>x6`->VUmGfp^;E8Pqgf3|4#e%NNwLO
zKdPq|-A)JQWCL9(it{E9h6I%b0-m{f4}ts3If2Wcl(KR;Q)R)nhNtG<#D{Q!BBXrx
zu*&!u_U7qt_aP98eiyoB+<q4{j=e1QxPb^CyjODuq?_~8r|E85K$Pxj`2G`|G-@bw
z%hFfTZ$dRDr1*ku*WZnlaCyY(=U$S}D|lmiy;#rrSV{=!erI0!X{c4<uDbbnaO00C
zO;8#Rb_-LY<0^Ns_Z077<#Ykc^h^XsRXvb2&fm>@m}+Ou-)zwgDBa90=OI3wCOT_d
z=@ajCrKq;gM3pAYzG?B4xJDQqf;JnBVb@9n|MxJAyRbu2b?B$lcP2y|yaRA)_<ph=
z(zEmadJFlBuMobotEa}<eZpWAbDbWU^1)cBWva|zFXAReD*~pk9<U^0tqn*D&9lKa
zfN9cb&)xI{K?L4PckZ}fdGI=maI;J!!Sf~?Wm4NQn+Rn`mm=O03v__@RxciNEr{5h
zQwna!>@FhAJ{z@YKT{gG5UY&+I}xhEAwxRcO2f<vDZD(NJ@Uybtug~{dg?m3n9&9-
zp|$+07VgFyY^>mUcBYv-fq7%{HfGu%UxG5qFB)I{?bH3!G{zZyZhC8nCKSbPgkxiq
zX7m!qM*SZi;nH-rTE%UZep-qnNCh&!_?p?+n$?%*pmyMtHObAA1y+^D*p7IZXmvO}
zW)kB7C;db_{&mi`2K>mi-Nz7uROersUgP$*y^|py$Zj0K0=(*5JJFE2T*CvyGARZE
z;sLq>!jaFlbZbM##-YD-yH?$}o+<t;;16rP?sP<pl}X8Mj@-SMp8IHW;%cIR-0^bn
zens%%I?L&<@%%YxXiQ{h{dD<2<Wr`bfIvGe{8*#qWIz1uh}$I>dFCW_4sxLs`Spwb
z>1%kj<q{msUOeG`r62NiD8l|@q)})ZrRjQV`Rap5QPy*di$wx}dP{Z6*4^Le3e8)0
z{C4FokF{9M(a28KQ{Z3i?BJSlw@vcw3han~KSLdRINh9BM4OY|#FOW9BV5}14QqMi
ztHQ|EG12CMi@CDBnXOpR5mVzCYcHH#uT+zM;C+E#^^B!-n<v_c*Nu^hvRXa}i~pt>
z*;((Ms|`Xm-rRWwQL{JAo^rXXgfY^wYPEQ(`aqcC2r$YLjI;bqIdsDe7p$ORl1(uq
zaZ%81DfnX2dpsH^wSg0{^s4=07oqij{iT?lBAxh50k-)#)>?`gWt)FhYW@H8d4!BJ
z#;0Sth7tW8yVH_6wZICCLP$r8rrY2W+@|H_aA)zp#4GDzpbwL>vLi-Qxxb&^!fmlm
zFI8l=U=J;slkApaVd2@HP*ID<!$APa=_TM_@>uK2R8iWft6mkcJObn*`n#Bf7Bd&f
zUu=fA8tZ(QiG46TRATY;%YvkWy%0XW(~D}ZywbI~t{3$(FqLXRBz8Wk&#u%iAS^)M
zKdcOd4C1`xl7}_WmvaZWM+MJ(d-Quz*Vc}Rfd<?$*OKRNchiq>4zsFDpf1}|d2Lcu
zA-;XmSyV`TgE7EHJGfOJ6ox5o#HJX?DiCfft*l7Dbd7wY#}oygjoHn?K|ZY<%gcCm
zt67_&kB8k;>TKWgb~Ach+}3K*NH1fccAyfWs1jhGh420(Yx|KY+tc>#JfZ2`8t}%l
zd?1cdgss>EVwLOZKR&jS%iRsC%a`AEq>Y-HU6p3iiqCu>X3h`C$ybkVdUMGA&DU}M
zOC}c_9i5tpx3!)ZPS}bsdC;O6Swb6Kk^?Mj-|=X?>al=jqR!~H39zL3bm%`t*M6r+
zh`1KpJjxJAOW&CTyIS@1w2zcmlb@k=CB&JddISZVje)~9zsVF<mK^hb5MIkF5^Qh?
zvd7IiP<_l82?8nZ@k7Do|D2ru2^)=p=Z}wf2sQc<6EaCbgX)wB#Z~>_AP_X6zAW(G
z9E(@>jg<1l#xdy@TFy@zH@YoFXRkyFIe|ScydsqzI7EHeYN;(L36sH0vv6WWUJ)~-
zw`&7?&Z-1ehV~EpFXaIOtUdVGB68AJC@T-N2sro~EtseS78>%Ybx!+R!2$CiCz~Ir
z)~~t8yDZn<qsAP%eR1!!F^~AURh2}$N7|;Hc6&X=AeTGpn)zt}T88c2o%PBvwwvm9
z1XT#EbqQ}6Z;?ad7@SAGZ3YI6=6ZtRa%Q+(BP)(JiQn?@az4(o%|FKusV1NC@T@e2
zBT3eRzHX?t0ZvCe+i>|9*8Zb7+T5-q+fx@IIVa|Ne(5!$QIl1`1U%1MIOGTO55Q6b
z9XVHMMJf$EZ`^4weVy4DqQ<b3urSySA!kYx+oQ1`UT4w15v%N%jw#2Co#GJ@{<+AX
zoN$~xuyBvgx2D0~SAvFoH_Uhs5k2P+Q+3nO$8wEE?oyIJY&U!!IR5`5QXD~EHSN=u
zG<&MMrT)yXUBdV&$m4u1s*V5_OjnE1vH=SVOAZNY@>x*!g8as~o5K+X;|CIw0sv$v
zWMwN!b0CfXI5{;DMqlE+7~&CLEXERaf>ZeP>~_D62BLl}A@O|!@$j&`1DdW@CSj|}
z3n?0sw`Vj252r6b7|y|w&XVjde((_AEJ>IzsjB4{cx9C%E!$9e-`Dm6UWqfec%>_9
zX-?323mcAvXn#jmdQLt9P0g{>SE#E?MzEDr*uKS=xf0#MVt`45bYR=>pvEBsgT7-d
zOP`Se3AqHGuIT<)$u1;|)(?~;zp>ykfY4j;G3B1PV*;iFtYG9b*f(hrh`nC>;^lWD
z_{*E><K=C{y`$o}0cmV?-=UVZ*ePguTNlXH&5)8dC&!^?<VfS}!#uL{n7yK-kiXg1
zD`4hKygWy6mM*CH^8L?V4a3+}OXzcwGp_jj5?T#gB>PpwXxrYUU-#w?bLPUNt4JZ%
zxV=(v?_{V;e+eh2fVt!@bGg!KY<F)(lNRla;V4kK7w;+&qs>xEe4S0XU+DJIc=+Ja
zFO57L{>cj4)6qkV0BuOF{fadJ&p`@G4K`kG?2)lw5LQ;(ZwbpUd?iN;arHdg1Jah5
z(oKR_^qzcA8Yr(z_G(}HnrzD;3cgVrW<MV$1rL+TjgN_WTS)YDKFqQ2zc37>G?1tp
z&~h5*YGYJbJUp%&{OuM=Q;gF7(}#s;YXauxOL<s_$??EFx_xis`-xv<4V`pJ+{oaG
zR}-d@+w0kt*UXiW9z(8hbf1H4(@1rNA8}82eB(_|@;`lqdY|OKeGc*yq2NYfPSok^
z6B#>tSh9Fd%`?_!N-|8qo^RhSq#%bP18ZpmGZ3RIwhB{5DvzH%dl0xIJ4<M3&M8M7
z20?0~Arr?aye6L6^EP2oh1y*HBr8sCDp_S!98o58t8J{(xcQ8G7;c;{VUwrfcb_2&
zOItLwK6{iw(G_gbaU~O*kEH7h#=&s(odZh^gu0BC6+=fCSG1jQYA`eK4*%P;3O{1R
zzr3b35Qn#iicz(};xk`k-*5rZ7)zWHt{b1Z9|fO*MNmqtZCNR>WDfrUz?jbI8PG@&
zPCf^@_nZ;C)eGggeW3#||5~8T!r{L*!Vypod-8{GR$CX|Z_ppl-e50XGK;^;{MDve
zLg)cLyQ$|g0In$p{L8oXAAEG!`q3fXY<xg$aPThqa~);1l(=XpUjEsZuk7b1!Okkf
zB%2c&N&*oXdr~#k)AKIO4=_LQ9~c5N7qh@|+Dg0m<2=2%s&t4@a(ksXiw)p3GI{Q@
z&m;Iu#?Ovzpst%zbuFKoVXH=)h%wn_zC8`16SAE&A4zf|-t|B)TwHzr(88WH<gWT{
z)&3S%H%{ZdQvw)&T9@zQ*Wp829^h9kx3v8>+x3IX<U(~Uf^z&OwK+MIYQ3PMe7n+|
zgg#TE5=IToUOO<2Lx8!hME8?Bcl;}5j6XI-zDner6E#<$7oX#U?|8H*a3K&CT!mcu
zdfH)9ZOqjY{`n^nLqsCRD$6Cu(+i7Eqa0+hnp0}*uYi3rE0^*cl6!&fZqtq3Jz_l(
zOc~*<i5D7;mjoL;{gTnc->su=v4%R@vo~93XQQYTx)R34nA5-sx#TYV6eHIXt*(v<
z0-?bd3h=~n@a8_5o`|W7m5#nF61`|231kuJbmTwFB24V>G#t=g-x7b9G#Xzp*?y%O
zZTk!QuL7Jse6@?!2VgKb6%ety)$@L3Y_Tw7%`qp^yVJbI>?OyBwzoQ9(Mi=h?_j`5
zfEMKFzc-#2IEC&rCZ#<D{cNpJ&zil6J5Nx4hm}Hjp1={bn+a>;a5JdEWv|RJNnKNr
zz4EqCa_)g%3+R)jXpb|sBV`=`4FJeq#*=dpFvXJzNT(%Lo7SAB<R*0M_Mh-zkm(Sx
zNqxgjuMF4_^;ZiBBDWM<B8NBUY#lU553SMU_ggRFl6M%Jl)cqDN$b=HTKQbHOF1AH
z3xH^nd7=y$9-u$4niFhPGN~Q&E_sQhE_yCSy~{$<2@qL;Xpb1DOa-F-Qpd4ULq{QB
z_noT&Gu9UzO|Ys!o*%am?XsHDSa*!Jxgwwc>MCDc#<F=MwYkH7p8N89f|6o{{~4rj
zL-}$d;WNPqe7u6HdL-0kdC(nh-R*W;eLrVwr_Pou#Wp9yNV4rS@GgrL=L6HaSgmT|
z=(i;JTj`hps6}#>t|&6aE{r37He;!nd=z@{g2fcm(&KwKeRD+#u)0ZgI0uEw1s`L(
z?Png2`GfW|Y7Fv-W7Hcy8u(GLyeLx02Y+Jeq!32YJzUzTzJuB}F8laK#ebCc?iz-&
zc|^d~kgPK4D*||pi3-MD01M_d3fc5Z3ze+Va{3AYn&+~B`2D*WS7kLr@CrFl%wK%G
z+%P`!IcQQ<43C#n?F=0!v_%<%I>%BwKcwz)q{HqB;=Y+rLkFS!li(*quGA=TIta>z
zUBv3zNsZ8Cqt@A0SuMs+u~_ZO#0-&fW|IF&Lb2g+`s#q4nbpSi{y^4rF;xI0g)!Fu
zNNzqkJ0zFX%&e<D^3yR)bAKC3ech1Q_dy%-QlwaqDKf`QUgcp*hAa<Lx#4MJH;#q5
z6W1ILOs&b0`iu%ViNmeyQc9d57|zS0I;PmoiW$w8Twbj_;fVYvaYheh@mE%Z-6Pc1
z-b?}!K=~)|Y}6QbZtjcHVt=XJYZlZN;;BG!cnR?PfWL5OOsc?RnoSJkQS)Oc-keIN
zN^*EL`CwnSS+v&B*3*F+9H)Z>4a=oCU)st!>NNfEsUL>~ha>kM1y@|;w%2ZLx5a_a
z1$#CLV9&DrP4+C}><Pg4`Gr0E{8$(zFt)*;_D-cT(CRJAXVKsm7XV7Aqk*OMxf0vc
zNq;uXsT4G1DtO7bk}zu#Vy}Ancih?IbCA>*ZWroy>p&K{Pn^h3-jX)b6Mc#?OpEZt
zp?Hw<bx6ZGh+M`xYHilVM8}TsY`a}@P>Sy`#vMmUiXMLt08!AL&D<=YcFIwXMr>q6
zlNvBsoJWy^TDJpB2;_o0n+NQPx7>N79qLgF(aJ-+<7zHt1V(v+q^(F}4Dx1&9@Dt3
zsx;T`EyLmc(o$h2>2#A+)s#{fK9fjA&&P}R>cBJvnvuJBih~H<S7`$;%C@W&mu1b8
z+(L7(b_N5SiY#~KAGiv;EMFWE%00eMPOVOfm3ge65t$V99K4M^_-q<o)Y1e*60^<H
zRfm|$L-Q`X0&W8!(O^9U{bjxLx15q$LD>jGk)w#C{G7}so8d{P;Ei;WnXPLGefO|4
zy=bJ{m)-5xRxh5c+v>|dAUVv~15UTcXd0xi-n}e5U1TmBTeTh-)yCRWKeO4LfXTfh
zyS^X1q}|fJWP~F$YLvd_SRCY=I$<PGJYZY$m}BLdRqZ}FgXKLK;D>iOOQIr^?D4UN
zPTFkJI|IIq){5`An|DhcUioynBD{@34MN9cKivFmI$)2aayYlLpLQ0P^#hZ)RQI4f
z3O6nvq!Wj8igozpi!iIRN!6Be40CwWv#!*ql6}x^3NI-u!sbDG)@>BT92X$k1Z-^m
zC#GRPHt>J(ir+KK{-JCuK*4u>-#{lKz~yV;TY&YjgHriC9Cbo)`5bgLNjso)<JJQ4
zXS&K(ya0FmRtN;lU)z$QlJ6Cm!7{O!c{&4xlJrhkhbsUvcaoiryR8fCv2EoA#J*9t
z_n&Gr)v-5Wz^GR(kzfMWVk;~O9y$!7jk843WbjP%g&hO|B~~8w${!BrpS55A#&bgV
z_8t3&)|&e@I>6<lV}dDOf(qgc;*!W~kKRHi_Vbe08b$Pi4`W2u$ANazaOv=3rIdUR
z9c#7U&3fQ4+&jEaY@Tln;K_on9ze?C>G=FRy_BAQ3Bq0Uz1gV}?AoVHtLK+&M5_mX
z<6FADfBNmVojyO3R^^f1{?dqXBq~kI=B97?S9H0XCS{3y-OfqS7GxpqXx_c+d3(;f
z0tvQ<LUfCk$P6cS`0T==k#i*Qo7Nx=-anF}?^hN1&FT8-&1n0Ncmh&T|6cizWnn_8
zQ9QdCdpDG<y6@;?pu^Y(KirMW9I%zrh?XVFxQ4aSV}v4@^(&IY>&Vb_E?livPxtV+
zjD_(5ZZ13Lm;g*2k*pNa8sxQEyv>+fdsum(KlwPBl6a8stEWF}uJ+^K@6^1QYN6@V
z!a3qE4o<>NW+c_?qtl^_`s1g1A~;8S)qGn%@5@X5_nej&9cB|&CHy72A2|heSGtpd
z@M~XGr+KsPywI0FjYI)mQM3dOyC+cr&nM5sg@6Rf)%o-9Q_law|Iw0X*J-~YhH|W{
z_#aP9@D5ImD}u10iK1x2l@_tb;Jbb6MKZMgGWi-M`@OG+>Cs14TR^zsVY2+t;W%fE
z&6INSH@t<8`3_@Y3?8=5TaBDn6{nS69?c|jnvl%lC3T4y7o(a_UI))n)it)$ZdPlY
zade;3)|snTT(N+h{jgyOhc$hJ*?$b1<#Q;b&oz#1{`yQ{2>UDO18mtn9FD9anXiFV
zs-LlJ+4*gl$wgXNQ4^TGq<AZVs~h1iM@^;x$i>mywB)EL-@%5{sEB`Dx!J^mda3Q3
zM}1!?#ddfH*bHSdz+dG(0q8Wj=&ea{6-?1DLfYwS6WfjFmfA31_QbcL^qLZA5SI5_
zM@PsO5dtlghZ*2ZQlnK?Y-_)?9Z++fTxYyY0(!j%7|t}lEO{Eo{W{8QJ<#!N#Sg(c
z));jxAy{fUT_M78J3wo%hwkI%o{9?E<tn9NWZJAYvhbPn+YGhbw9W{X5lXq*Jn%?u
z@5HFaDu<eR)auG$gqCx1$H?twNB!`ghbz0^d^Pd=*NMgma93_p>SNB0>bpw8D?D5B
ztkyM0m*{Yn07B~kk5jl=>eESt`X!DRCElr8$r<&Y7OhKDHKHatvlj}&L*%ob*MJs6
zx)MN>1Mz`DxQaz+Tlk@y70v$-dG8(7bhoVw2LTa8v48?nR6vlRNE46}Pyqn}sR3y!
zO+dQz5(EXMccey9q!a0#NbkLb-XZkf6XIR*J^S5zpYxqFzH#sU;~V4qgP|jkUzuyJ
zS)TdKxkgG7_6^S)Hq9G3k3{L3i8hM&R+KZ%ip)yLI6AQwYy?@qnMrmn3>0Nz9^4t@
zbJ=_{m%_gd5$Br<IU-$oz(tA`fti*uPO!lOR5`hRJXSo_niKl@H2*0nQOK0B!#@bE
znfi?*{-4Z}`^`LTbv`C;HPTm*bi&^MhCDw$9RS(ZhfZDfS<Pis49{5RQhyz=Fvsm1
zzC&~888*nVi8JK$@>`^z0ab5`%UY#y+LM1Pqv!|Ik{Hx>VwCd(x>Sn&20Jf2wv~Fv
z_B5i2N`!$OnIZJ*zwv|F9iIEcnZF^fS;~3h504^fcgfLR^9GWh@ZlHSlE<E_8*Mkb
z0({m`V@5r|^SSQ-v03_HN&wGG)>Z6IuHLC9q!}|6WY0ckJ|GD=CR|E&E8=#N2WL5M
zHu)xZcE1;^_zf|1Sq8;}xuc)|Y6SjI{-4fX=p)C=uF&olsota0pGuWEa5H|VKfUvr
zb6}qC>J{`(0~d}Qh2K&rkTKfh5ys;}$ATsE;75}at&=Z`enXOP%MIN@U;{McA3pTa
z_NHJ@?)OwY_ZuQPdvN`@!4QjZho1Og2rj8E*oKXu%|i?KB#Jsp=FTie`uPfW`Zf0E
zYY(UVZ3V)6lu5?@R69IgANGjHIxHHTEte^h+8kd#Lx;!vq}~+w{>FLW8)2*A%|8j#
zDqK`c%@Ijm%znJwiMaeGX2CT#m!q^SMm{aNJwl%CirFiB?Z_7Po%nzNsM@LjO|SdE
z^F12FL#PFCJ6B(n#NGMz$<L*hi;d+sMDzsOW0`#DZn5u0-J24XVH(tWf445r?r{3U
zTcP#t&^sdEBCNN8N@#um;IT0qSW>m+l*98*`s%q0qkWXyG)+{{#egI0QofBR-z=b7
zwZIkM8~eY3OB@4NoEI_rYe!G<f=bbNWjLCwoJ(`9i#qonBFD|s0Y<(0st-@{rH)jL
z?K%5g8QFT6Yj9t&-s~u|<quSg1NX$}RW(oGroBA}FEK^kxJsmU=y4LO9wb-<m1E<8
zBa%_dMELfV^gcNUtn0hkH!0l6^~~BYFJ{R|yrDhNUuaYCbza@Uw;NDN&vHH2gzAl$
zQM(`qq;Rgw=tfgDCMWsjAnP?Q8FLexGOx7ry6}<dS<Y(oXAnWoCDo{o)zA%879U*9
z4r~3uOmEB|4kmt_$>91bX7Mfyc|ld5B6N4Zx6(3ag#Oa_m1Wrw_FtO8A#=Z&NQz=Z
z#-T{m@NEsvmyF@V-w8WAM>Vy|ykEeDzux#0Qh?ypPysXwR4jTiSSidWtUbv5UTq*v
zd7(u)sri+P#IIl1F(2__n-wl44HwKCCd5qCh1x#_w=m9%blEGQJghs<oUSfIh0bIn
zc&=Qc@ia`6Iat}&?{ep;olveUe~kv-96H_g2lAk!OB#4~#Z&~G>Y8gdy`D|DzS-~A
zpYmjaV9vh%TxsQu7GGu>De0RRNG%?hP6`g3l#3t0Wae`dEIz<B`Pn1=u4mq=ZRW!`
zZPG~a^L4QVr!1{}U)*Q3e`=;H!d7xAYDn+qhw&0lhDN){fQ=Z|;TN-7y8Ui$a)_!T
zY+76kV|Cw!sp0_4z}lggNh?=M>3O1=IVBc1TU-+3I&S30es_J9PE)FdJ=vFTi^J1$
z3veKC!qe*&09COmxsL<0@#7!6F1p!tip?@Pq9U@^U1TFQGW*wiak2Qz3p>MUB9HQI
zHUOpp9A|aq=0hZznu?%p&9xSupo<qtc-q0~k&d_G^x?ImG;6#cAJBr}%%mA9=78j4
z;5%GxDz@a_(_~ajC$!qE3#QVTi_|zeNn9h)3ZFbh9I^d|jB){fDzH83tb`{3DR13B
zhVIzx`SbmTAd&A8&Bq(7*__*6y!fsQ|NeKd=|_nECNNwSc9LIJ9RM3-Y9e@f0b=lV
zLTfF86P(N4zD0BRY;q4=X)g3P<V`MoMz{`k_(<@H5bK&v@lnZHoB5N3wnoha(FsIF
zAM?sm{Fcgy){IH<=1G3r^^$OG_zbm^0GCv@+(Ri-$UY!WxQQy;g)|u5kWE!gs}4-D
z$!iMz^)h{WUhU$5Yc(P518@=tY3+YUn~v!7;tZT1y-tvRyKg5=5#RSwd|<p3k{0e`
zU+;jwRmOclGyIKU3d1=O@$&^Nef(!VrWG}(h@xsMwgM7ap}dP}638P8JeSQe$Q`!j
z025UeAfnd@KVbN9K&Ojd+a;bCm@OKL$K%-ua(xJsm$1k!#Da_e|MVSI!p{ZR&dz4&
z5yigN<s;Ztg4stztse-}fuPtCI1^jeOCHx~d^WOIF`78f`mH#9$<9~X7!mcPdZw^R
zrRtgLT-4`ku}OL7txL-cbf<>vXfH-na3~zbiSM<)w+n%wEN^u1m5#wVbS7@!-&JfY
ziNl(@@JO=w3$mGxmmn5g*Fd=X+5;e@j`z_tfT!U~m+4}tBX1n`SbRnFrsgZV9RWzD
zKz|;@`KGt11+?#tB!$cR^0tUs-}Qpvf;eo&#}vC{Cjnsz5en3-zGNg$WW|0gfBASK
z!P2JW#+sV^P_f)K?dy#Ko$lvFn<1O!&_(2-X)a=pNM&#aREC^U!{NR<sMV$M<?{9t
z5~=VRmvEhmuvGeYYmr1gZ-*1?Y~@YD-L0FCc-zuOUs?X(9x`b@8Dje;%$7dI#{dA^
zYc{^gr%K8KT<|akm$3(*?wW?nQ?PM&KB9SbMq+u?+)XylfqOAt|AS948PcTWNoB1-
z&>E>o3t&ZtCL1N6rJBELE^&2lE(Bk4ZZBX-C}ki7SeEUbRp2VVoJz=b;U8_NW{y?q
zU(a1zOEWRM(m;AoJ&e-i4YjvR&1^0uosCL~urN2WZlF54Kb;Cf3b7^kG^3smD4gKV
z>=ko6IP&uH_fMQ<Vq3kw=YEW+5wW4c-`y<nn-I%ktbL7|^=%bCy{=|*B*lSos*B*4
z9Wx6%eVQ}3vrOy|pVgvXyc)1LGsb^1af6rh2-V+qGiOW93%wu>lBx#eLn0Kb)0eu9
zx@kRJgSX7g<u4x<^;psVz79v`c%mp@31;|vWo;wA?v$<FG17Fq3@r4%S=ZmY<L{hI
zU4MYK;HM_D{Pz)sRdd6~4+2`s2QTs$uT=hqxa?+^ZRFnSJUT=1a|-@0Xy)lH=Iy#k
zFI^B~%{%nh&C@MswT&Af=H5n()m=SqQC0cjn%R{(f|4~ordn7;okm@GWr7#sI6!Yp
zh#0?xHvw#r)U_yGZan1C5!K5<Od;8cE}%JSN5N@JBk#E@@kacHuzfY5*Q`Wb0jgq+
z=tC1=fM4<r=RipM4cP*X0Yyft|J*=yC(-W-DgdB~D>x|w^vd55&^rKP+R(MGW1wch
zKphVR%doDTH~I~M!Or}Kg#BZS{_EAVaky{Ju(%Q%`bG!M^xQXER)Gz5!-Gkf6vGIi
zZ|}Z7)Z3jkTP8*jA}hcQd-G`D!VSSszF21E+B{amEF;P(b0g4F(+YZ}Ix3ZD_R!c)
ztXr!@7!dg$MF8D%0(LdbHNn{-$c)Z3U;N==2<;v_!H`hCv!nO)XQ@K;m(||Bfknp`
z>6rtwly4dl|IKR~lKyQtSV0E*f8oXdU957)b->JZb=AV=SckP$=J3S%U!%xf;C+B$
z+Dj*l0j4hkk035s|3BB@A4bfyYae?e_8T($8**X+D}gNmVk_%!$cmN_E#e<0Qu_bT
zkDbamv|;m?EVHfvm&x;AT;>?#i1P>k?*5EyU6vG?;{a@W&dd7J!wvQmwG$pQ9wha?
zl1JwcF`T*NY9<Yu&iI0?baU?gRKFSR^RL2VhghJ!bz5&Di`)>-N3b1H?m6JCV%2b+
z<pGTagZvN2f)K^9^qjXQj?~}jB+j5RYfR}q-nyo@67=ECTYU7-OU*0-@%}(-M;!iP
zCobwgz5Z^VO-$A<(KH|Z&qdYDvDzQ{N!U77)_S;py<<z{sY0rMQgl&|gyVYLE`!0T
zV7I%DMxO2kX8*EtS^ud_S&RXj=)Z#ow%)&^hT(tFGCh?B{VO|7&y{i$Y_b$nb+QV^
z>hq4W91fgFTf=DmL|Vwg?4nPXy#99bvK@iNPP1;){3BdR61UonBwP%op0EHx4#EN_
z*){GNX}Z>#g>h|~=u#e-cLY=G=+XlbltV-88%!85YQy5mCD{OHGo}j+-$W!f-R*X&
zJbyg;g!)vA(|epd>eO@R{*rZxq_aS(La>*DLJMy_$R_qf#i2dbOn3oMMeTZwd`1|=
zT?m-Y!J`XY<7%_a#F`G!3On(~1ylQ<M-1yaIBxlfn3c+wd45pdT-BiuAN#6Y83eHl
zg8L(9mtXvB)i5y^wnj>HDMITWUDRnzDSt8rsx|)%wL<?jq(a%GR15$8>XN=VC?y^l
z_!}Zn|F6;6fBs77KchQX{!e7fA$mvr(f<?>f(TLDf%WL<P!9k9?OX8APKjrc`AybS
zve(Ezc7GVqF?8j;t;D8Rbh`zT!b8WH?f&NQ<a*~uf%55gBh=@sx$b6Zz18t4MXB{e
zhhnV?1{q#40?8_VF)b)Lg0m!d|J#*ue!J7DW)5b2`ZHo5<L^UPd`Oxowlj<N=Qf+{
z$il{CBkFEOxr{%8-lo6qTSMlAf^H#es>C#ta`7;Ja|b#nOZyLB!&{o0U=>VLQx{I(
z`^JPDlH~rTxjn<yf(54@2puMyvax57yQw6!nR;x<yj~f(^=<k@I@>W&uBeQP)$)S0
zdbbb%nPq;OXL1&ufMzx;k|8rL&=93($P-OW=pGVX(*OQXmYZhUzF&r!8M+PkxaB<F
z%zA-TWMeQM-c6Irvo=#$=rb~|P)Eh{nzECYngsbJ<8?~)`&n?mcMM+Kr8r(cN1e(I
zj+hap2<wqYbT@20?PVpl423bJc-;z|u<!Rk(~Tk}CO{CL+UP=$HO(3@8)!X%$Log#
zC`y5N>tp}_c}`x=>OW$%!g9aoP0X2fx?I)yfQMh7vy07juG2K<G<o^5&lF^-s=d!t
zG)}+;ymy^TDMuOt!5t1C|3SXB;DNli`oQQ2gXb;tW4gl~JSyH!<zKmNUBurF7Fm8c
z9A`J*?9<X=4`zHs^~H=z?<n2&%bp0?l!Ld5lw}&Zl4ia7k7HmDnl8i46x3JarV(fM
zV5_K)&&7lK&ZNbz=H?-*7EWc-uwCa<^NL$0_tZDMJT$Ik<Zk0^LC|lg4CJx#cFIrm
z^=(o$d;{;@vZ7<`Up`O*Oa^RtxJH#|T>&0g0Ur>5giCa%1OUj7X5^}huHm&u&a`&}
zT`fYknbursqeVD_K3trmF`B5XuIk#4@q0w$|Knobr{{0YPbHr6$S09Zvou=tgw{d#
zm;$mgynjqudUkx96%et1^`jc$23EAn!TYbpC`b4kT$Q}L^_bB?tigirM`?ukl_!`!
z&I}H?_^gwyosL!x745v%w|s@w^0)J93Kz$dCpQJ^&V4=9TNbD|Nz>B!+-O(CcCE6~
zNR<8l>>eq^7by>lwUJjpCEqQ~>T-o0nruI3b$l4~T3ut7ND(XRco@H)_f0$~J%G~G
z$Q!b*^q?|p_TW=m?^`axK#9!b&vt@751HB2${;iw#y%?a)b|{kw9cO8F>&ek+c-wN
zi*{@MAgra!*5sI@w$U^p8X(^~T7};lsr?Z6{fstuD29{1g?-Ajx&#$VpjbkT7+%Pp
zGyXJ_AH1Gq%&>SrgOvGEIcuFn)-u&WY09$?&$TTqS}y{zPqDkY@<)ArkUybvj3<VG
zu@Yg#C1^vucAvGGYSVqPeoA6s#4pgcJv=i{+?k}ZV6VYr-e4N12y$Q$liI*=3YC&*
z#p!YjQ4hxDQM}bL>y3ntHrl==lVieH5Y3mnzB9<fJunZpo5?zn{t`S@P&CB;sw_mF
z-s+e5cGmS~rneHZ9?4a8`>#Qu8%h{Q@8`HO?2hpt=SnJWm@^+4YvessIqu#+=1M`|
zm24-jAry-o;Xju5fTs<+)_f@`IL}6Z#5`VNR{ca{c4@`%5xm8a76q7l)i*2)j=T)o
zd~Hgc9Og+_+?<CKox0qP4X%9a3UVNT#%g9*`?f%4VyTzG27$7*M~3d0Vf&qo6Y{(l
zv&DoYp_|ZD`qOt+(lBm6&9U=jXtYQd=btME&ydCmH4koG3#Cm_R(<+0=32Ba>pf~?
zGH-j5>qJ!gFMfaDZ;0vW<BH%SnoC_0>79pD1s6qUgZP|C6A_ezqP`^<r1GkfZLeOi
zqUysBkKw{MG?+p^yIS~*8|8|MgZ|m@l_l2U^+rV-Qbju+1*Bz#E1MVPTN3pWasJYp
zgFTcoabyIi{N=NT=Z56Lu(ADAVUb3=l8!qi8J&E|0^J%VSG3&TB8~g3tU#7D{jwxT
zHZWP4))v%LI<}sU*~;I|H_TX>3pn({BNt`BT4Buwh@lbHmpq80IQ+pRsW_({YRqCJ
z&_Wnx2YBXI?9(?)J&;qHwj^&t6MlBeN-w{;?70dhbPEk&MmMABTGUV}Cy3^w_WiV~
zGaj9+3Wuswo_D9yiZ|E3Ros4fS7-ey1I35%&!kOyW~hwZ*#D`<PPfnL{ZC4clGB;g
z&(l&Zf(i2aKJXseJxf%<Xjs}o=&${QT#IZ&y=w`6VJ8y-66A1H+fH`F?ACeJL#;qO
z!ED6jP$f%E9<O2x405xWPXPCRq}6_4n6{}PAWnY(gp97sT7oYtOdT^DgP7&t1Y6x4
zUEQzw?6q|SQy%aNfbJ#UWubr0_w8Kx=0Ij^k(`?D&s>CIs8uh_%&;FWtrNfNzD9Z=
zixPv?;XJ6<Djjj?DZQ1}Wt{j^k6lrs+TN3F{-d@CsaVH?Minl^BW=2`U)%BzY|Q9U
zMmOp`4Vh2x#~=~-YfKDDyq10upepe8Ehyf9@p$p?g*LT*RLsD=QvPJ$zOh02AQ^EX
zVXdru*{BTV!v5>IL%7kQwaW|hT{6ro$rTkbO9gBmRZ(y0sPhGL4P<$mG6YBPvqGI&
zMsqV&LjV^NSox{rD9&Fo2)cuaPq?Kb^_PkKS9;4o|39?3?Xd&<LW(D7mgvM&SrwQP
zb{P9m{q~FoZ6r$0m<_W=QwMB=(th9iU-lM?#7sJlpboUkspj|KlL+3t1`iDFz+6rG
zfhE4nki-A}jkbJl;H-|O_W;)Y|J0)K-+u-#Y+EP}gGRjM3}4#Nc%8F36#w~oKn|yA
z(2DAZ*CI-<JDb6YuX8NBMG0TWT#Fm;!vsCN=u!={rnXcYx`SQz3^%cLGhF3#97?<3
zam#}q0%U|5aRJ>z<rXpU>G|`W^-4{`azF>F4b)^Ytg7I(v?Tj@{BK=3Ta9)BPd&$6
z10I^<BcYFK)Z>1Ga<8@28(Wq2d{`_N!~u~wDMLBu*&S+&>Fl*vJ`aa#jLM&ezIj5?
z&$wf8qR94r>BViCee}fWiArF5T30~A4!)2mHlz2@HD;<h9Q1MD?uI}Ij-%3vU^-s0
z&!sn;XvPekO}f>nq^?=;^If=UdE9kb`-gs}RFuCs86>0kQ#}l?Y7l5Ium6TXz0$hp
z_zvfnj=_#LyyAK0-}UI<T7XG9U9h!UEWAA(Nt@f)r$tq*L6y8G8e7pDt5R%p<LWBq
zy+xF(j%QfTmR>UsM?XWPub-I;k@3tjV8F>OW=5Jn@4q+OK5l7uosBFsUh)B!#Y{2)
zIGa*4zUT*&8VLs`C6S=x?<o1Mjc?FW`HCZeG3r=2fx($%CHBPr*CzjER<fJ#+p?c_
zXOv1`VlR7>nKU0oJxi9EEDhtTVG!Lu-s|#-Nf4}3*zxihj$!`1l;@C$+c<%yok3|{
zRG*gM6f}(p*jH9{kTvJ}Lf*mfJ;nPf@gvA{0WeQVtNLetKZl>v!_L9AY5nkok6KEB
zrNup^EW!dzZ(Agbnm|@XUFe?5sp7iIJ^~>L`joi+#3;h9iCWA{Vt_6&<00Y_qm|gV
zdPlV1@pw?C;822Q@DTS|<6CO-5E|YHc~0+&a)*E!%VmXGyv<Ys;v#HhZBAGJ@!hl0
ztsU=v**xmD#)dQn*=f}{rX5_9MLE<iW?kKPX7rpZE(sSDzIY!ayG*mka<W|I+Mz4^
zhA1MsLHwNpOEkmCy<h_|M^~hi$h9XFD`hcd+`DKWt-PxJ3@62-JlSwAiut+-Wlw_i
z@!+8*ZYUD=A-Mnuy4aqah>6|(TO2^sytyaM2Os!#l?;#St#)=j;P5P42?}{YRnw2B
zm<AI=g{o`sq(-t<7Qafc3kf`sBV~0ilW@&V35Zh<B5>IK7;K8LKv1oJEpioHlNF15
z$Nq@j%RrWfBwyCyT_=TvjO+Y(;l4ACjWczaGSW?yHtW1VHxAx6kbrt!{9rzE)Zzl$
zyu$Yc*~3pw-0mzC7<y5<HaIzh<vG?VbH*HNk5L)R!!+sA&Gqa-_|piJ$KlOM%#_!e
zoWw7NTF;Wr!K3;D3myoA7YQSGLZ8XGG~2KOEg-cbZT;fRN!c}p-OlB%dNk#8J5oC=
zGgg(#ujxAT5d)rL4*KmZ9e3W-PZcuBS@A$0+~v5+z6nM>JGBr57~f}!A3^SL&^{wq
zT)SIKkcl{M99)pOrupN8-n*p;XjDIeaS^Wis>3WV>~@{p4O{s|?fdo=Uv5@daC0gP
z97eaQSsFF$ftp5qGV*FdnnHPyMVX`K_8hZ(ZG`iAiboMD3R5e~3fM}+X))GIwSM;9
z<Mn4krYWvFZ2w#@6K$H4Rd!jPiX4plZgC*#ky0qsackpozi~b~)HtJ=E!uIl)!i3>
zhT=X@$;!caC(~&eS~Um=+8`*|L&}%?T_2xyExf_eRhC?H!g@)CGQ0eS=p^od8bqh%
zD9rTpD|7rKF<C!j?TdP$ahgHzy*(*4ySm-r(Mbbuf6^IO=x#WjD36sh9e(B&I~hsF
z0_B<aANhlrxNNL(Am$h2?<422U8U}!0?y;x7;C;sNgG2Ow|#EV8$V*mx~1#}2F-%{
z0rx)tnG93fz8(B!5dnFTX)_z%4wf5+uUt6Q2t%78p<aET=Hmwic)X4HN&Khm4t%K&
z*Q+B=kVPuRF3j2E(~~dlw=!=Z)e3hq__-H|P=r>jS}u#^`b%CBf)68r2z-qiTe!Ce
zqgXYMSQ3cQ3$~xA<SY(b>vd~L8dGHZ@ILfo?)|k+d?d?*Ekc1P_J<gzePG}D6HjV?
zrC8>WZazCkE8<ts+z0aR^iI(xp{-!g14<0Gt}_zHy91Wctlcc?$fD5`GY9sdr|Qg~
zP2_oJQ=k_6XcN631q`jlK=duXM5_?Kind09h)342XZOyCZmIaOFtKoL1t%pov$V49
z2Yyi|`Shf9^B2B8b6#0?bsv@U0Mlfr1&e`FoG(W!2X0{IDv}9`A1aev-}ZPB<K}u+
zS>nFGFQ+|g&TjJfnNC~?IJjA8>mXQM&H?oAj#<Q7&TrJpoUw1aMB@Do_DSRyd*r+L
z{jSi7+mVVrFMD`~$wngblIq`!+no~mwTflq41!WKZ2{b8^6U$VB;kPg!RNfnXm@;N
zSA1ulUatmQAHo3XyzH*BI$(Zw(h?KoJto7%$2PZ_tM{`>S%G(c59Ng7I!O|oFWF4p
z!$~a(jrT~i8B?;!T(cYU?zrB(5k697Q0)NASmWDcTrxReM+*$L-DvsXb40iS-YCSG
zs70)Tctmx`M$-cQK%LG=6WIsv|L}{j3zi*Oh^FH}i)x|4_4Xy(P{*51+(wqNX%;U+
z&WvPrc@@1g%r)uv47rjd+{0Tvf;=0Tu?AK490ewz;=C;?6>WxNuo8#d3J=Sf?~iPx
zP5f}psOF&E3=;(J5CS{0?nL4(nrty9kn~rZ`L&j7So`KWhdCDMv5qF|=xsb`+dIpM
zX#Wl20OsFaheOh$(=&GAEm#FFufN*%;PsImcj~v5?AY1_gY@T|c-rgdB2?5=+;E)r
zCHYIqOanG+wSt4i5uNWEHS)i{3||Td#}ba(1~F%L^>~?eVtWTK?wy<hc~-up$1&%=
z49Iv;gmD<?pS)}+<kj*#iqDeeW*-B)0H|TN-fQg66M&LVvbUEWGahUGg@VkX4BIQ>
zs<bhh&?7rB<TM$E#Z^>jt5P36o~k&2ln#HS)71mi)bNt$1!Bz|@i&B@CoYZ@?^-+s
zil42;E4v{KsV(o+2&R)u$E<9LDhZb`#%N-4bxhhu^bLQ0nlRRz<mD_XcL;Q;&JRYV
zdWEfh`!Tnnh4}(yZG0`L*crXHA+_To;SEIu5E=!(%aXI!T^?ut1`RtTeGPJA{INGM
zO(at6-lyerzbO~vgz~@QurbGj%AYJ3+D%_>bE-J#lY4fZoyUi{l;s!%_GKL*g_B;D
zeNUJB0W2FFlYB<wYWPucewuw6>+|G*fT)2dB8sNj8tl^?9Nn{A85>61x%0|3A(GML
zUSe7aslt@jNuky6qh`LB19f}$OnoY>f&a;ajMH&48phKcT<h<9BMQVgZbaRiyBMyh
zu^T5oN`C^M$7jxaq5ZP6dV)3gBg|^Fek^H3{n>%mro?SXtE%LrA!{n~j9=+iFWgAs
z_~uz$YN2=Dd>563lEbCu-sY|wZ7e@htII62e6Z`gs*BuJUS>%P`AviKfd_0Q$hdt5
zC(4%@6NZ;3@jgHSF6=)1!$OIm{~ovhI5lCU$g0qqq!e*T1x6D%Pi?m=3lSEC^^ZNV
z_t_ZaXz+3<>mNeg8Acz-kQU1~e-;O>*MC1Q5i-%>s`aKQ@+4=ul>QqMsLCsY*cQ)>
zTfJIy_P7EO*K*c1^ocQS^RnW;&Tj}d2zk(wTO6>g$EKJAKVV~B8wMk<aGi>)1)ws*
z0NaR^8wO1=$^3}PTje8Q@KvS;8as;%Lzh?}Zi*b;h~SH3bEGJv|Do0O5qYBEsXZv<
z@x$!BAI)X%3(g9Y(OnJ{2HFAK-=lMZ$ZVOxo_G9m{+ohQ%tad2_>!j|#7o0r<zLiS
z_L=VR8p+b)*wLg@mMS9}QMh981#45frcQ!!FAPwVmvblEilQq%2(`c)>>TyY)%Fm8
zFtC`<WiEPr9i(xyG+&4cN_)!fl)01efy(@I0<*FyA|+r1mEKnBuu|%RaTK-jyyI28
z?lM$4xxA;(ac#7VK+^QaW*ylY9DLGu1UHg#Mr2+DyJ7N(7k@bc=L%$iZu-xE!@B$)
zfjuAqxPuH<g2dzSh$$wgM#2(4qiFaNgngH;sd;qHR6;w_;I3Vi+?{8IM~SH3QQeLM
z38vE$v!Yd_y6vDz)qr7<X!{@xOUgr&<FIJGo=C@IL_TG1Om*PxW<()Zd8bGDs3jqN
zJ8u{{VBs!wZE0+_nD}C{#Cv7srBtcxJ%sJx{un18JA@7F=m12~zeIY^ET8$F+xazS
zkkSkP#B)nWW11m#T@#&IvfLKpeht@6eBfxhoD6dxuJ+=i5y|c3fk;E4;9rBk`u8<s
z(7qBulDCp?G3^e4gr?D&sOzs^+vFeenyNv+<?22aLHn=hD|z|W7BT&d2wdVkVw*20
z9Vz$h27kVb4Wd<j;zCQ(ZV_5dP+zpuyuAa9gQCF#ns`Zk%38}(PIH=^@!X?#e_-ct
z4AegR+^K-ulvI@L5Yd(|G+`cy^!pjJR@SSXv1c&$JoaD7p9_hpliA7+7`X4{g4BCo
zL1TbRHql9*w-irsaEOdt1`qgJe#C>h52Jb*_?`Wycz11w?Wn_huJ7M2J%CI<*h)Nq
zh{{~~MTA~RZWUxNOPZe}FW3FJZ+tI2(9FrDDN3ZKa~<H+^Ii`1dsRP#BahS!QOlmD
zN-D859pmV2pjXvz_rSA)_R%9i8VRqCQMs_h=+1rSMUgPoFXo2t_TO3TLdWlltRrZy
zqcVPNwlz%8>i5qtEP?ggvJ<WSs-@A-YXdu^7~O@})4~mpzy5}(ptlVPLv=WJLJ|SC
zNmH_j`p7+)ls>T(8MiyymLMOn%CFnnlV?!c%oaj1ub_8*E!7H92b9iI5<Z9oMMnru
zE8s}w@nPId)%DCDSsY_G@QopxuA`--<Ox{Pkazyemcs-_kEgy37?re1-8!T6?-tD|
zYPECT&e3EZrN6}Nl_^&W<G1<7U;#BX{Z3JE&Axd8Tx@eVm1<4S^jM$=nCs21$G`(X
zpdp79KM)ok5`%1yKcxEb*#~oVcJcVVN~1XU^B&%=JAT!Yrpa)d-Nm0!gJC_sos~u*
zOf4fS_ZG8Y@-ZM9WVL2ZQNU|fdk|gF9~Amu|AnJHgbOTrPn)-~%QHn}Jsq`+p{~!m
z^dPCiZKvA_MS@BbT+z(yTeD&_H7@ydQ*HdoGf3CG{^6MkWm!#w7#^T`ONqcY3>!ar
z<$B98M36jgY>JCnp7YBWqx9^q!zY4<$J9&6!>g=^J)pVyG$<NLCkcR4jer;#k>=-T
z=RJcTKm`bw&Rr$=J}@JYHxUGpo8hmKyYzjC&D*fX5SIhGxC|L-Ggm9ms|hA{=jwGv
zt2xgLEQPBN5Q)TpdVl6U5YyUtnY2&WHI!r_Pi;yT!XS1m_7L*CmQK+<p{b%h4!{8$
zXOw{H2keh=H+iJSQP79m(od1pkgKT4k6Cs#_Gs+~F4!pOpT7hgg5VGo<3;uSP46DG
z<7nrHwv*A1hE9i#1+V12In539x$NLr-?y7vJofF3PK}aQ_0dM5`vAh>Ua67Y;~nbE
zI#5mqSJ7Me<G7)`giCiW6MPwM2;`i9q;TaEkV3F9kU}Kh!gY4c$uyNN7D(q`KL-Hp
z`@qMbS+X$!3=NVe2s$*C>cmHB+%M5O2+JOfY!FxKnXzp}TvXR2F6tjq%t~^<Mvf#i
z3#(F(4Vk{|(%#w$`SO;e0vSu1<KpNk!*0%F#nhZHJC(&2lttQqaSYy8G(Y<#Dykxh
zHaP}7Y^l=2s>rF1&;E4>&Q_OsVy|9%lsMfZ)hPDj(k$C#Z>4qhhfTV)p-Sdd8MN2p
z<KafhBi_(DCm7Z0uf{(w-aQE%!l3A1I~GK5?|ng7^`$coyn-F@rL3D_uhF{<eXz~D
zu&s>!uyr_e)x1Xs`L7>;m%PzKg4G7A&kfu9mMl>h9UrBs%lxqI*(Fb(?GbESBbYFz
z=~=dv$Rgl-q?!4B<IiZBKLTjk;`D#}8*=ISo#GUOJ867lkKZL<atoup=ASud#w=aK
z`ap#?Oo?59jXf_<PK%yfy5@BCR}}YQ&v&wjHn`tC@vdFhAv%T^{Qk`Hzg{N0XfoL)
zGg;Bju3cFij4H}o00z(1Op3UF;61DbsXo%vVk-;pA}q7=lP!&1!&8DwyXdKVsY8w^
z(pbeXgXpt7umUfZ#b*rS9s4u0Vs@c|aeRk1P1A-#4MJu2EY7Y89o#`Q@AE(R7#OQy
z15IYoox0^e!mGAA`LaG;wl!z>5SKjCDUwRhW_iWA3EjHvvWNPfHHQiSq!UnDC>qA2
zpe8jXqZLjbU)Z{&F{XB-BG?>HVXEGRhE~s%-;gWlsbooKv1h95omy2T`{prx!XIDq
zUymCcALOrd;MyU%?s)x*Uh*(YN~J>8wJDCHg2NBgrz8M#sw9Sby|JA}K=L<adFv1}
zh<%%+N3NZV!2y2EquRE#mQTK(YX^&-0w6T}M_TFu&(d!DVG$d1l{#1`yNfi6J;UTx
z8bcEU9RS42wklLCX+D<wx>8aLD>B#X-Xrz-BJkoZ$G}dqe9K1sap&cnHiJ~&1vn0g
zzg*XKdm_<nn1I-9q5yZ8VCAP()eo(mq!bSHP-5ao;T3c2B!+MNY(8@`A$w0Z?U^lo
z&@5fB+h$!~^z)DwMzvJ#f@glK2fV(7^O3d5%x2Z}{TusA{Lyb;$J(@Ah8j_qz1b9H
zw}%K#0Q)Hasb1x>mS(1e&Ve9TW3Z627%{dXefC2|&}ma%aGU*EW9o$5i_FZ^^6Z-s
z=B2%PR#p%7yU{6iDZ}}cMI1H~gK8`y@0eaVdC97fou(I^%_4mt!(aLO5o#W@$yblj
zc2oXd&cZpXa&g=xtNtou>d^MV^v(C8CINgsvWQD|-twHJLjIuWG5)|Vm0X#s<#p(X
z#Id>gJHvZTbx`_U;C5c$tL<zZ%n;=bT8}(<@5$f9GSJuUDjwlg2%jCuEFa+bGY#RO
zaOx{LIWh0hiJ@hQg2T2*pXu|~JQyE+y2(FME_c%mq*@@2lOAj9vMx&Hw$7ea7AuaO
zc)IZQDrfi6DPXyVX}W5OPPcjzG}OK`Wb+U#O5T{E@bATZGO7&mSZ^dVb7wl9R`PT(
zq-hwqoS}d;o}9GVmW;gV`z#SxSiNyb#P?^rT!;pGXENlVXT;+{g`bQ)CQ^pXMC#Xz
z2{ZBCdaIRA=mPhF&4|{raelWI-Ifhcq{7m>w(C-95-#T_lU$U%!s`Uf?twWYqbIOO
za}J+&UOiupI6*uE7hj~|*;5(LQnO?Y&>CD}EbYJZqu7-58pKeT4fEL>Z@IFJCu~ln
zodnL@;nmpo_zn3vF5@t7J&HE+8%<;~qwhTD<=ssJAY*bR)qU-!p0d!`Tz>=4;+KfZ
z+OlQ*PC(|45v>@<alvxFw*B;2#ZPe0h0qto7g`jg9X0JZSrAIo6f7Kmd0~$s%kj7q
zt~mT+=~0W<10+o_Qu3z#&P$-QuC2r%4$RYY{Ff3*HlN7Hml+C0O5r(-YB@mD3V3zO
zcd*<2gf*DDPQR*Q<jj_O!(g;U0(!Y=?BCjp(qx0#13vP%+uklJ`1*V<!Jnn=M9JA?
z=(dsF#c#|2w8-cRtmhHpRK-^*DQaJtAPaUsuac3Go`Qy_DGSbgB{wdVWKna7j4A<7
zrx`(fIEUk1ck2P%142px^b6+OxCLtb+OAL+W<gxqe_v#2)ZFp_j4LbK*U>jL_X~}A
z2i_{cjVQR&UH+*H+M$Tg2*V{^&9)``BX|!>{TeLTk?vTSdPX9bCVb<nO$@dLD_F+I
z)V4<4Pm7`Ke}WoTgR+q<>$J!=PpHo4n=wY-r<LrT)fup^G+QhZA3P>68zr-zTYa^M
zoX6lp4LR%FpHKAa%I(|)m)I#F^5edo%GP;a)jxXKThw%y?vzjasi4STbp1oRXLTJ_
zX2kOjP?qeipy~*92XPxPm26$@c4*DCb-aqr4y%<7bD{f9z4O>IqGS~RLo%VEQHi5b
zNkjxAJ1pg|P7=~2jG^N`NR+f3b^4K>yG<wAUYgI*?CqKEdipvCk@&9i+D8%Z+2(ve
z_ZQn2ZcD+PyVHhRbmt8IkyK=#<F)*hrcz-T7jnxZ%H(cK(j5Q@pjb~6Wv@DDX!Rbs
z_5v=XTYbYr`Vzvm;0STNLWLHcajQI>Fr1h7LTBui35wcc)+djMNWufRuf#IPqp!C{
zc|bqQryTCAAGg}*<ub85S(?X#I*P+DZ$HANAHFd@TIn=+1BAW)#~V`}Y~**Eg5kcH
z+xoYPac}4mF7NclJt*h~78+!kV;8#8o2M=KW1YZLdE~8uJ4rE4usrR69&@oGLGD>%
z$y>J+2)Ee~vVbogk@K2(r(vA|*HThg5Gl!R@Em->pauH@eC<ptgTl{dw$r5t`nhe3
zcKX3~JBb}P_Kff=vo7V(n8+2>qUY&{;|o<V)hKW;`CVz^9?ZFCN?<+6%E+~p)yFKY
zf?N!c9G{F*-gb^%42|jHa9eWq$_6iU?Au6{mN_9~ZiySd$nxsdCmrv*IQd_DB3dHM
zQON_28WrTv6fb*Is9DyD^UmN<EFSWMylZp5IMOHYR#yi|Pe&=<L<-JJAH8R&Y3wO9
z68kjO!N&@()krT<+;U^fB3B&2ych2z02|m6TKXq^!%DL0*O*L6c<IIt1)H%;O(Em@
zQ$i$kymLb;G5g-t5q-ZTAHSrU&~GA3@V_Bt&M&bYcxYN-zico{r_4Np@AS|+Nuq3P
zK?;Fb`FMEq&-zt(b!ZiE#8f%81iBjgv3rE*kjBuj{Bp#vj97Mgk!d%WZ!Y(~9&R&G
z;@LjUM&j%0Vb^yNg%U+QM78c@f&!S9ffKIqgr>OdYm1-HHhL0_bfTM2dPmfaRzrI0
zFBOO3IW3l4F+y)Y{v><ZD<sGCt|ux~S){op_kNB=N$;{->io$snfPV1q*`h&(^pL_
z!$Ml<m$kk7f-e<87G^Jby6_}bUZsMlLSsZM3c@`R>3KIUQ)hBCQ*f|=eUa%>YP2u)
zY_W_+N>s}Ccz3=ZedUtG_;1U1_X2VMWW$&d&EYewI0`+);*XrxIRe!1e$wWSUeZOq
zLKfL;y|Nc04=Fe|bAy=lwrFQcth`J$M>OUpO+Dg(ky)jvA*$hj{<-pYMGoD6$BNAa
zUK;&M%i22+a`_0;=Qw3}&Waoxw7a<_7+(L}^p}W!rb1qmN`lR7z`@9#EuUWS(PvG!
zA@Cw=d{pz2Tn1-VP8;yX_sH9}P+2wKi6M_=%X>ENZZ}b0zGD*{`zGEg&Xmqc5!$L-
z$^{_>{8Ct0c2<RY<Xx(5xd<TaX=bA0lIX+yJS?+b+o$iuulHGeElC>oNheGbE{8}+
zgpfPXYRcOCR%*wqI4q*64*mM--E7N>#5kT(eld#qgie<TMZ7w5O$ZS0sQ3JPD^+bS
zn&Kpuu55F)%pt>OMVj9@3|&FFpv=x`4)_a<EhM^XgBzET=-D)Q@~#o+TxXT~bVNQ|
zg*wnK)=5a!P$S0haweLNy3&Z$37y#OhI-!fCl$r(Y63w)dwb~_=Uqw<xbJpi+Y41?
zTqv~Rea`_O%PSV}vD$Isx6k8^oCZimz|h=r$$<^jTFwn__GHaZicAn~Z-KQAPf>#q
z5|5{iB~oC8d+t%C=8UzNq%2>3=569LA+K)R+?v4#i`LJD%{27t9`es{Qa@kNo_Ttn
z<Qy9L=Eey(w_?nB85#YdO)w<Cl9afYA<+CyM94;=L=46qCAd~MZxs8<E;KB8sHxRu
zHpn=B_H|a8n#QCc5TC54yv(!Bllqe9rxWaKM;GEpZZqcv<w?oomrvYV#`WgFPW|jt
zZG<kigsvpOBN(1jGP1E>qGWsZJt*rugR%&l4|J*Z$hvYBF?>Yu+jRq$%E0a?yk9j%
zhOy}qyWJP6^uQvG^WG%g@Q&vknTD44uS8zCIHo6enNHlhoummZv|Ht-P5vGEHP{+#
zGWeGlbV)OcjeU4n`gjv}9go&}PlXZ5rqkY3(h&W+OAh0#<el-8gqm%c0_Tw*Axzk7
zw$9keb)&8Hth?Hxbac)}b?G3*|I@=moV|Jeut2L@At$LR&YFbPEa48T=%PS)OBb2(
zUdIbnO$L#Qh9M<GheegsE-91s`|66cykwjAbY5}V>S4{#y-S?JZF+uMgkoWoE4*J;
z21{DC>vM`t3}=Hj>lhd$8kNCxItGL4D+O81&T`_jt-ycgM&8RtUVRS2{11+nBJD@<
zWBBm<)E~|`s)+?RSGqfi4;IlTYD6d3$+f)&W_oJ~I0gva{wk=uS~6XfqkVGfyWRE2
zQV+;gf06zKg>aQ~+6@_pfeJrM&9tp^XWq45pofa62l;l=q<SV8UT)Y?*7&w^j0oS=
zp?;fK1tUgqvnqdZL#o3xwaNt5eruHV6M?bTohMSic<LiT>%{QEf$h@%RpD6P{E3NM
z@p3g{n$ql3_AYc=5}s*i<PLjFwh8D>8e~`Mcea&da)WNbGRiLkeq|d!nXe~jH@^;o
zz0=?vn?%P3)s*U1RrSEYVWfCMAkj)?naBQIcC$)7`57kdNTtI1`Kzua*UK<U$kZ;`
ziA9H(AgE`;q?F|Kf&F>%(tr-9F!C!lo_wT{ygjeua!X{43>Wbf*@|6;qp~jggXh~S
zBLYvavM}})(doo1Dn>Gl@CQWj@{HN-+=SRubcD=Q1^J|;eO9;Ha6CvmPGtBlx>-=7
zgt&|a+X4Md@*Z@V)z|AH;_Tt;HW$A1<!iU%Y+H@=(d=(%w(jbRpVtntJ?Db>EBARC
z*7h!KWX3(E=I0{4*XqR}0f#YS>O---eAvm|G|a=!nuwM;K56PUF4ZkDP;B{A!fIfB
zOk6@aJ3*~YdE#I^z6|H^A#zPp_6Ro!bdHAMFa+CRaHDMCE~ahgUS2Ize!ce#uC9f@
z@{%<KD_-?hTuM!f4oG(BjKnDKZPkCbdpF!Et3s~@k{xUSuKLO^_Xjp~LfM4|NnQs>
zu1KMzSFS(OWfn{JsFn$IODh@phuv!v>KAkfJ*Br+kEB{k7?_=mBnlFlUTjCNAPbTs
z?s~{%ScF_R&i8(tITcHDL&Rj3lq!U>8Fp_aGSpcJwR+Fd!WCAvh`!?L^1y4bl5N40
zm>SMu$H0b`B6lrWBXPfz=1t9)Nn2SFKzWul?2BNc`vTvgY1OUDNBaO{iE|)KAoio(
zhM76wtO~qUgt^H@J5zPr+K${o+^)DJaQywD0Yt|y!8t`9<m?5z{G^kyb5MSkO7<*s
z-W2ZDqr;i%7!=J(JcT41Y;O(BDz_Yi?ig@nVnd@0hvmJlo~WQ&uYdcX<XCY6BO1#Z
ziF?2sk^&Ue9J+O@;G6k`>N)a?F$Uqed*ME_)*?;OiE~(I=@1Y53YDPeKFhF+j?Mwj
z@$@=Y7$@5gw9s^lFXvg)7(jkJv$FRlCG=;FntwFm1ff2|w<qxfBpQEFRoKFy8?62W
zb^y9m)RY^PzPups%)l?3Riq{JDin+Yt%%NxQ07avoLWAX+gHZWWeatjesrqPK4(|T
ztlje$dmQ!}+}M)>F3K4M@gxPl?KI~{L+l3$5{sssb9M)Y7f%LG6|8JmuA_>YG-H#h
z*Jz6V3O?|AKwOmtg<L5=@>TfP>God270!R}zY2e4cK1n{q`xMWtKCh6qf}atj8_YN
zdMaJ_;ptK5mol{Ke-KH`ivXPvTIxu>qP?23QgfQ|#c$nO$rX;?ce=M-Z8ozN4)5M-
zugX!$>;t`!hKH<iyGN3jBUmPMtEymAVA&11+`+Y;krj6r)h{vb8DV<MOTTG<(~$n4
z`cAJXr)^a9b?rJE1DlW~&Hy_A<39EX<*%9FjLMu$+SixdX=?xJ5~LCFp$xw8Rs$|}
zf^t|!Mzf9_NM;<ts|bZt=&A!mjW~K$PbGHZKmUR1KYma1|K`_LlX43q3ceZYp*i-B
zU;nz%GfwvSqeR@jx>+n$l+D|CXG2i)WiY*xdxbw(QRfrTZErW=Z=OLY$u9Q8^{qIQ
zY?zP}&n&}pjb>;XC^pG+lP)bidS;n-cTkw+Sy1knv6WaE!a8|xkLgapzDumkNzq{r
z0-Ai^Q7$<ky}E1Vgl#Y#6~1Q}S}j;rqP-T9kS1c=sB8JEU6!WRqtPzJfp}IZHfq3&
z!=+2T?DE)QthyZ4<tu&H9Em8tL{_rftk5yZcGH+6-9Y{QnBFmcMW!p88Lk}BKABw0
z+R2aup`)V=i>vXeD-#yZ&R1jY$!R3&gV}yUxZ3#GryvwR>9o8hw-6VX7;_TazF8Ds
zT`dK}+%D;RV;M%21$;5R1(xk-vo+pT0}4xwwnrPzKU`m~E6+<R+ip0znJF}34D$oC
zpeG&R67(ka$zruGfpcj7twap7WIpDYm?9b6_*34YHxStJU^&x+F2WY$bU$fv<s3xq
zFkyp7mG6BGWh)lLfL7FV(BBX>BtZj>({w--Chgi=lyi8)FV&Dm7O<9U$x=ZM+Le&$
zC`MGTiw(`HEw{cgz#$azUEv+exTlKxg<uaZh8~(f>cXq}juLKx8DL>vy}^ap+Ak%q
zgwDfuH9fXu+_5p97tn>@>?&%%9M6I_nKg}X`_X%wf87=wE(-Cy{2xz}M$kauG+8%$
z(R-lYHxJ5OMexr4XB0g!;z!(wdC(SGq=ocDynf<{xL|(l*yYb&9I|fW+Yz#<p!s>)
zOD!-wLZFM3GueOP!G`3Sr4Gc_WfjCt(XWL%cR3~t-;*eS^R{jb^My!bi{&KmmJBQ^
zqqcu^yjI^YVmrUaswQ^T$*4cE7ocHMqt>gq{+urW>hy-{*0sdVBi7UZWP<sY^)Pe9
zQ7mi?3k(`OFHA=9-ghK&DnUd*cJPXotJmw}fPh1O8b+5N6BAt5w{DftUPx(RGDmP{
z-VEaQz6OCnNPp7x)NI8zb&u9jxx8zA9LN}3^lr%eo-p4-?Z3`%i$9S%tXrdk&f#oE
zt~P9rHZaA+^Q?cQOO2o;6(x-kGbZIkL1?6)sVXC?J`e((+93nmvtOKO7EOq|*+*7k
zzO(~4EXkxhwqW_5w4<}tzT&4>vJsQ*H1m9<&{A7ldx41ne1c$Z9({TA&Gm%7KBIM8
zjU?_1zT-rY!h4D88Rhl!KO)k8DjkHOa8iR&=H*3f<O8V(k!pJ3_N$Jn=}!jaWFYDQ
zJus5zF!msI{@b3Bgw9;8w@u671fwDM206@EHp<uFxGbIMBQH<*$n3J@h-WiSJfG>a
zwkxrI=7I&}MOu=+CCdC-UN4JzIqPKoN^@XpzoUlkMO6i#QD2R~)A*oZ=2~j&#Ij(w
zG0~0ln+;z^A85qSuA~pJn!IlU1E<^$mG5M^^)Kx!ooo<DcFSn*C_4a34DTN(ZZ7mK
zG2$NB+%|PJ#AStc{e}$a4n$AyHWY@QEHuqOFFJOn>D_ms@^VH1#Ds0uL4Ic@bsnt0
z1MEVjN!sDHx_pa~D0`LIi_$i%=LElBy6SXB)mz@Eo3uuRVnlqW6>V<Ans7~e`pzx$
zOY75Gic2Zcwm-w_ny;I@v!>rh-=%10noT~5&oNcJ<F*!gWxIv?$q`dN1rHy_d*uk@
zulHY10+s(W*}6LJ@Uqdlw7LY*ulzRPY{U7nU%@r)2wu=@Z&}kN3Z|DMXDq6_PR-&w
zcrm*YPm`I3qHv)3Q>A~G5rkI4lBIuAjek?x5=`f0p?*(n<Nf<>_Ur*?Id0KK+I||I
z6xG9LYuvz+1*iRhj!&10nqII>vDviT6K|hT5Yf52k6(9H0uCn?d7V~OO`5voa?`m=
z8=l^KkArCo1TK3+nB^tXtw(-JwrmbWm7DnsW}Wr%v($a^#onJ==h^L=-R2x_E>xo#
zr>LmJ@G-SofIKi)YWFf9EPOqQPO)J86xewsW?RqIy?A3NHSZ5d$-QTbyyi&v^UyJ!
zD``4@>03#lskFWJ6}^xKx}D@R%^LxWH9h-#(~3v&hM%I{k~^c)h6Uz{G35)%zpG<V
zhhKvTo2_L3H&%qcYZDC%kJVj_&!3%h*8dVY3R(EM(o;<`<O${!sUKBHHdx(h950&;
zV{0;i4FZ(5$s^>cr;X8v4E20OjNhTQyFz!UQ|OP^fKT!f_mi0B0~%7w9$m?1QgA@$
zR)^zT`o^+TPkNMBXMIQo%_ypAtR)O8<@P_TU9Pk8EldbIFT(C>I0MBrzexM6rc!~h
zx7igD5EYp=#q4EF_XFFL@}GIuf2x)wORVH~gqP!^7x1q4vc>N2O$>K>R-!Q@RrZyb
zsibc|keT{1hIe(;u9F<Slal8g#j=K@6i}9Da^#r?B#GPlOFOis`o2Ef<dT!Oa00Cg
z^pZ$j*l7vEqhokB#uu+zW!c355P|##>kMjlyALGNCe7>gB?j(JxliBZD2#WQ^SaC}
zf|0N1y@_uPen_^SY_>+!t}%VAiSD1uU_K)e?D@!$SLRv=w+xkFgcvy5D58EB;w-dx
z&P{}-Xqzvm8|dQh(^COl>|E@LB%taZ11@;fSGYvD_WaIdu;6?Q8@pYBf?eWmO%CnZ
zo?_fv=9Njy7D>tx=<@R<?B_?1sA}0p>nPq}!LTgtSte|;=wA8WrfQMcfoP^!YYm7O
zbUwr5@K&YKR&Ntb-aKM!VY^Gg^HoZ8rDt>p^%QmMaMUFfkve=PQIT3jK*5l^rWr!s
zMCNM7$tmVf%Cz%pJVQVMad9CESf-{Y#6p*<%=6wH$;pi2VgDiPTTh&4#hmXkG<g;F
zR(pHiu^|JefJ<A^2b_swe@!W-K}{0b@@p>xRP8@NnTS!@&FZgCF^rxaV_)ONT;jFP
z_J1Htbl)=M!*owb#=F~)TV5V*Sg?A}{yyWz#c?C{*|f>2<M3TnvSoWy>$d8H+joeR
zWLw6h&{}tR=~hx@y2hPCHHD*PY5hd^`KA>EtbzKb?8L3IfprD}adTRWVR7gc9=^Va
ztRr|9JkJM=-7V|T#1ZA9`WgP&!x}(C;xC6}8?}tP$bvt!y9FWJF=?1Eyk)ubpy0~G
zOtyfr)*Ro`*jMM>jpkV6a^L6{-7*Jw@&d>U=>Iuh?KtfI6ut98wJs_H0(tQkCC7_1
z<n8|(8v)saq%P1nta3L{6Vh%1=}?>V)|KAZabSP~&$cx<<^J=g#LjiRfT1${J)y%X
ztZKi?r6u8`kss}wWV*H(`lS{beAal@j@PZMHNJIND=2!XujISfPe-nU5JZZ2?XG7)
znIQ9Cw+%sHhL^yYZR0!k7bdM&jXG|M@2;UmHiGO7IpDpBLXNS00%-`B;Tvb+yaujc
zVo}gimP!8Gv%S@CP~D|kv3D=2Z*U$0&KTK|-nw({H{z5S!>2CTenT>$8|fb6d5?JV
z6-~EwpBS^xo-32${3$CX!51<xfe9pZI6Fv$RGD@qxP151czT|p&QEluSq5L#;V$E)
znb@OYH}Iljas#s`Im(-{cCR}&x_S+0KkD8p6?pI=gt><V=EaV9Rm{Sy6KMI)y!q5i
zj4ydOH#3_4+i5k;cg@_k()&5DHQ!puW;+L}tl!L*_|C+tX*7MzmD@CJ^FE=W`c?>~
ztRU`<%G)Pz_)oJ|kQtGeG0TyB?Bp}doq^WTC~I1Xv3qcE+h+-Z*>1Ln!qZnb(SAV~
zU&fGc`Q~uT+n=29;bDl6)~{Tc@|dO=H-JlLZ+OKSki|V9Y&Nc%%6RXuwy~drRK~qc
zWc*6v|B*U#r+{f?;t&cqPgl974O+$2*FRquEBjc<>voyM(lAMd+z+t@JWn4wzw<83
zH7_}WP>dH=jvVpSc0z+Jkr{XW16=y*V-28N=NdDds{a>dZy6S4xAzSX0)mK?pfu=!
zbO}g<7^HwG-6cp#cPU6W2uOz@&46^HAl=>FFu;&Q&GoMFy7s>Je(vXZ-{bu-2cH;D
z&b8Km{o@yUR}8NM*-P7nnFp2?xo-jfSSffC?HonEjQpRP9K;9Z$tfv0^>}AKQw770
zWfLV+Jl5<{ZIRJE^!BYZt_02L;|&j+vXP9r#euEGLQVaHeU8IA^7Xcy@=?WpgQP0$
zf>4|$B|iYONyBahw*_p|-Azo~N-n_!fDTjVz>25PX`xdKvZD_8{k+PKkRtYbu4z>A
zy6gOST0%4ti){|wMP^tBLYT4XnLA(rt-kRF>0i=se0Zvp477C6<L8xf@hMo&l7%R;
zL;3m(>MVE7p|iihereRBJPz#HW8O8e`Wb}T5@vn;a8Y88)l#W&FUNiAZ|3IE*F+`}
zPYHe)(7mzqi`_cux#B9-6<Ip<zaeCM+9NL0@!0g4#0}&XTOJTL5^kEgujXyDH|32p
zXRviCOcWUfQlnpv*rcj70EYqS8l(JlTxhyR0<9jr{*=Ya4A3<!zM=h}CX<!b%{nNH
zkL%L%-F$3`6r6bbmu`~s@)$>2B^ACTyJR=YiqWP^ubQd<(^agagCMguem1fG7%zUP
z*^5;a#T%!o{0Toh(m2Wu^3m1~aOX1!hj8aiUb;>`=El~b_9b+8a?RcCT48ZYC!BS4
zzh2?pV*Wli{l+Bz9!L8~KM`Cf0%Af=zA>%q3+36oY5pXp9t)P)V?o$-3Pv>VLtt`k
z<s|O0Npe@tl}eUxRO!?f=Dn^3?Iop4!M_=8s9s?*=bgUmYY}eg>c$I<GsiHGK(?u#
z6FYobv#os8JO|sfH{R$9NItwe7I+UdL^Y6qF0H%|8`|$FrQn0^NlCSHraJ@aJ#Q~7
zR<<pB`gyTGw${ReHyeExX=?D<+QyVOtC{8C>|uNMz4qo6%KGtgiVD^B;$sYP;9Zmc
zL*M)#J`y?@{pW`*6xsTXvwZQ6tZkZ8(sk7nXL^<}k~!g+<QAN;=#e})ODCMFF!RBe
zRU$h-ZNr@&LN$Kl2HoDBx2lHB;(18-kTle=<?WqNk&44Tj@9=$uly>%EQUo8LMtWp
zOTQ=8iQg)G|0{&~J9O9P=H!!vB{AA=8It+;)(<s}pF&8isV;0~tztZ46s$nof&a~i
z?Af*Y(d!$;uR}sM!8Vta1h*3opeFABi<+pX_TSXRexVYz>@@QaOfi<hw3^vQ`_M8|
zQ((O69^*0UbV-9J7tTDQ|Bmqty2v^(t<ZPk0(MI!{l8uT+f=h@J+sN^NzeLYuPkz-
zPY}au%W_^5W1(Kl2x)HuS47eoZ0bk5#&PinU|^rP9)S%>{rT-pTe_7DKo}!j13VMG
z6kL8>sc*VdsJN9WpQEII3;}Xh@G1JqG4zGJ2hV!!R<tcOHaM%Q-ot2Df>upUMV%St
zyvdJY-z--ngU{gko=+#t997ut2O+t6k!J>|2N+kDTQzEt;v56#Z?6DUhPSi-`?tWg
zy?#9qmIouh;4zn^FU5t`1p*~>0~2-mihq>Q>s)?Odn}h1t19QRMgnqkXfDnhi`#`|
zCqIRRz{y6G?}N3-xKSo*xh!<WxD*Pv7{=YGsZu>$iAv2$^u1x%h3Rb9ZWk6&S*@pi
z`C^XTlg#{v4(_za=pCY{n{hXUBslH6sSL$F&CG`EcjsTedI!V++`K7MYPJpy*RMjx
zn=4XwfQAoJPw2yqPtf0<%9>?ec*aIJRZ8P^9Bik-2eSv-pdd9*D$eOik%OuvF{6wy
z?$l}qa4U5azQ$-*>fux0VQNjcF{dMKxLZi^5*D;;e2A!rzp^e*IX-%}w>2YpWeKZF
zqbhVQ;mC=2&-fJ4MRimC&0}2P)+BVZSrmQBS=p9SF_*bQk0JM8A+QhIN`pvP(g(tc
zj4|Fk?XH=I(BHTz{p_VXou9ZUvS^#qJ3UWBW9N~kXqv>(_r%#KKiBK&r4RtlmYhr-
z1?0(aFc9|`)Azc{9b7JWo9)051|JK4l&l}QY;kEZl0R2{R=)qfb!sF`gaPbXgZE?{
z1#SsEOobTAs&fwn7CPXux`M)b6U2(?&I!x!g3=jT<bRkcfNW=H<KM$Gin=3s`R(g<
zvH`V@e>L=AeS#6NijFSlKkdrWZo@AB(0%mm*Ht<jeFr#B3tN{)E<7q3Rm)$Sd65=^
zEw2w--11--6ZVSH|8(FQd^Gl@zUqM>g&5mPdc?eV6`~{9x;=Is44BOk6|eaUNV|9K
z4?l(F3BJZ)Si<-f&nlLD8iDAzg3eQ-ewDowj)2|G4rG0$_7}t{`0c<zOvXw%k>rgg
z#gbSeSh**!rC4A<MX1OC5?NIqa7*0kV;5yU<ibv$O1qV#4e`^43Sj<;p)c9{+dxZ+
zA$Gb6Xt^(MZOPHX4#oW*gf#p^wfh@)4^i(*Cv(CcMLpPw&6c8%y-qjxn&JT-y|%);
z{UT-*f_+|Q`b6pz2jL9cV})Z3O@Bd<#y<y4M;{Qto9j{3;7nh}uK%io`Nz`%$W;Zi
z=m6KdmYTV0p~FwHG}5|X2dp;I;<_h_y!(?pl$Pr+*Q;e8R8}xESly+LX#K$3$*3k7
zJp*kPrO2@{^edELI%~YY>|_8o`3um%CIrj1+A#}quBX_p8*oPNq0I}<G-5d=(b$AN
zd<#;-jy{Pfm@y3dI(z?Htm+WoK@p=b1(PY%m%$)|&}WXWSG}@zaHE%Ht8xKM65kH=
zG4=STHZ=3L=Yha4h(xEL=xPN5v${?)49-R1!zn4E4PHk5n{jmI@0#j$_fo_>-Si-J
zFO#t$y2s5?)x`E`Ji}|!5?6YjC=(Yf=apZ}!XXr%BRlVq3y0D<UpkV>?oR`4_w7+o
zv%UBFh%Oe?`y}Z0zttno1Nd#noy%I*>h1}}LT5+_+bA!znw}y*<y92|h%r1@-rq7;
zW=)~~KOn~IP2bRpw>fXm)t48pgjUR)gx=@5_(TtYs0TWZAcy~7^i!PrE4JzoI&94b
z*~$$!hN#ulzJ?O78dYj{b#0YnOX<>~U8^+{bB@J`M=Yt?1s`Sl2?Pt{_D3SwNd#x=
zYrtJ<gm<2-T8|nW<KlYa=JP&reJTY$+qNQhF)@57k44-t;lR;YVbD;{Z3I>BG9o2;
zN_}wa_-2zXOoSFiY9o!Fx^GbZSvs(MRHz#jmo{OJdDXi!+{uCiv)BkEykkZG*+jG_
zX*r2SUHF#a<ySTOuR9GJLh$hPVt2SZl6gAyGUY_C3fvxby}o4)??jzZcgN;Ualenh
zzycxgOF?8?6q{*{QW#~-G}4;=lm6q=*H5Ax%5aS&Hwl~xJnkaR)Z~b)<G@VuH(2ol
z#qx3STiV@Kb(KAw529DXwW0B^+rqqPe1wm?S5SASbDI4))}H+?c^9KT@btOW$_%cA
z)-Ky@t91Mq<sJbyFsooQy3ufZSz)sg5ufqKES_1e<x}u4>(>-d#cskEf|(jU;GP|M
zx?(5SeX~DbB#=}T-Opf`6+B(9;W<20QOM``pboyH7flBIh_@qtU$b%{Y<H$x*0@?d
zNn!HA(>G+L9sz7&_QIznij5+RaYcj<g}SA&a2^J`2Lv~)jDG*9=@NSJv$I2#I?OsS
zl3ymv6n@XW5_EQ#I?=(&t)soZF-b4ktX$lx@5$BiWKFx+)xgMnLr9~@ic_0{L-tIe
zAD=lxSdAzf8Dt}uQTy;h{p&<{s7pbAfe$WNvR=)dW^9fp=I)@Ga9++X!ZTvDA#`>m
zA$RQl^8lZB#+6OlcUhm;ig5)a7%u`&k0}NqkkHYjd6)|!t(KiM``jwH?TTga&d-+b
z4C}cLsK(R(R8uCN73yYwj(n%!g{{x6J1g(v#Q(e1Cdurvhyi|?5EJJ7zh00w8prg{
z3j!~R-TV~h<zsD5tQxZn2JVj7L73vR6C-g;3wV43)yM*&In3v#0miigEFVI6Cs+6A
z_9kj3@;`-Vt<C-_97h+oc0q4V97CSOsLQN8)lBWg%Wz^y^G(%RXahauU2xrOb5im!
zbgi=1Ue5Fn<K$0kpvZU=*mdgfu+`H^fb(^<VSw&J?k|*E2PR}$3I`^pi!X6pH8#8S
z=uY*!4J41yG$KzaSG)-|x(p9Cq$6D8S>8#dEc(^zPDKaP7O2lU!gb@km6OL$k<;Zz
z)pNO<UhOxNasxkmHj6z2nT6msdN+vvJ%Y3OGlFyV@}Pq==H22Czpr>GW9i{i^LW40
z5Q;rhO>NxGB=q-0tXXLZS+jNwc#Bhr#BXnYE5NwW4k&tEE$+>`J9(AOp<G3jjxrzM
z^0+e;F)s|OaY~+51Y%YxeGm_VMWJXc(kJHyhio)6WyY6`qt^vrNT1ULceaxS4=4)3
zU~EV8ESb9qi>ym|gqF9Ocp+ncpCph#0gDSu6hmjsn5+81!Vczoq7xk2-I#EW$GA<~
z+35|+gN|yL+idfwJFc<~JWJpBC)+dgc9T?FS;GG=C*K7x0_De#mb~qH*!p)pRY%Mk
z%G*QOUFPKPL3w4uTG+U;;zhpg_$tf1d4kwhJ)Wwvh95ZE9(ZK09Zq>|{{^vIS+o`X
z8WLw(^<hB*Nrw(JM@*&Y?f=*<tJ+t#gh3`VT)qJ~o2lT($ZkUR_34lUZ7zDO2y9SJ
ziZ&uOG6^(|B>x~w!(tR~TF!WjBMTJRUWC4=IP9HH5=dEo#t_2zZW99~uFm9(iBJ1&
z!{UFBaCrgy>wBK`yJqwQoa6?OoqmrtrcKPA(s<T8q}37y<>`8$!pxK_s@@??7I<1x
zox6oHi#x3kf?xI3SJ@cUwoBQiCBiB!myvb32N~%u=h`RYfe#`(xRlUpJjn7*usZ<G
z6q=^Vlq8!Qy&5mYxwjhsC(n-6H+HSNP~iPl_xqTnh<9dMo<XsNi2A|I&&8t%LM<e?
z^go+dQkL((JJY`!NFB&2Lc;(+A#37^RDNlJR2;tj7ld?kJi&ZjTSu>zG(SdwO%Th(
zUQn#Sj32kQ$zMve@1>J?dv$=wdywJ{3mU%;3d#iU69QR;h^Tx~)(@+8IR0~Wmhi6J
z%)T&dZPZ;#6Esb|HzfdPY%NuPO_k5Ap9{qbGlrJK9$kMc$xy;GuPSD~|9C$5jaV*w
zC{=(^yCA1uY<hCo;>uvRIqT%~Yl{n5>)Tj5@mHb?2^*P5ec*wM=!noOi~cy$Vj&dH
z{2CO@3(XH-VSTu_OujnF`C#^TTbnPp-Kd{0CPow+eA3C1M!R(<-&{a>ZgN&ii{)EC
zwHXZou23iaM@cLqT-e9Lc?na?uHS*d>{k;{F5#=h@gk~0Q6xA|WmLQNE8Nx7lfZC|
zMlQ0l$>t@pybxP<42E0s7bHHn9E5{&p)(Bhb*qh{d!<$H<JKH!pstkts0X+4&~i&q
zFF{-&`TQ-2h+X};J%QEEIv|=IKL;U^rQ|1RIW;rIqgZpcQb5Z~D|R}y^klhSIS^~y
zNh-WQadUksTf!wPQc`v2@M?$0_3HT-Z!&;Umq<KK^uD`28sl>pEu4Hvun5lHpEv*i
z@e^}BGE$4zyh+I8x7wxnH<I3L>B{Gy%D&KsdB5(sMw|dPv?g+YsRkJ^e*3!kI>qY6
zXP<9w^QPC$@DiT#g<=V%>+~xMbMNx*i^^TL`fJ+twP#NxF(2_st<WDx)0;sbHoxiI
z5uU`ekKfYXbJqWaa7z*5d8>PJc_J>G)igeWB0`e<+7tOIDuyYO*pg;$`aC*9c`|=z
z)&uydARS%|ZNykZrADkwqeZJ@#>XC-zVfSx!-TTt(q_1;7ukO0d%K}qF7vIN_+o?&
zktiKk(-gSLGN%JxLbSgyKj(JA<F-XSYw`Ps>(ZzlOjYdr3^}Da9wHw+k8(XBh`70|
zKHF*Cu+LEjH8qSKwai7$#ae(W?F<ZyvG}+y!T1NzY+$dN06lFfnQA6fzL-ldVtHOF
zMCH&>L{kyBGlAx%Bp5&5UE;dHv1~qDrbCJ7{{YpsgoJsnsoUgrYJ--~`h!fuOB?hz
zWuW@!Ip~gv1|zSl0hl6OJ<F%{1yUaMX?p(}8Tc0@0&sl({;r+Bzw4EBs!ywkYc<N3
z^8PiD2n4_LHulsBVJwLAW>AH0nOEV{`Aa?UoB#C$z_MBCbMqz**pLfBK1evkb>ND{
z1}HoZ0w5j}2T0G?=nirkeExzwCA><h211Z=`;-zL=~xTFO=EUm->upgDyQR*cvIkq
z)yEw|9m-)x;dDq{aR}g|`~^YD&iWwgAm{Bni~Err#W`t8gq>ZK35GOnk9jbMRC{<%
zAxWp{eo1_FOdofb>VMSyXiAbbtqE~7@tW!ORjs9an41f8-;!8zL}H@+{(_t{0cuP8
zj^*n_v-+49LT`btLJvasMQNG;iTzdVUl2YIO=|687Ht!BT6A=@edABWqleWwPTpIF
z8%L1@GJLetxgPk*g`r@>Znru7bkAQ+WB(ER=dce{DPa-c=p$cS?zzf^eN)U)FE{s^
z09E_?(R6S>(KZY%-a$vDtp9cv)t^Rg>83WJGH#rbPuviBx1dUp@!1V24->OdHNq=i
z^=pOnb44(It~}ZB^@QtvyA(6;aaz&bTm3Z04%du%O)$A?L~0W8SfvZ75WqVO^St}2
z?WX0XeS!_rHZj&Z#1ezaSIyXIf>!J<bE9xPBO;e<T8s5tpem@zn$i@#b3Oej6X*86
z^Zqsc{Ybr&)s0FTQEYYE@ylub{JHqw@?;>LEoA%CYK%{Rj}CTZOQ88uOL4HcCqC?R
ztm@(KIf6i4h&0oEHCDf4W=Tq*P0sG{NV<xFE{K2Mc8p2X)1;~UAAg)t+hXx5(8Y8E
ziJ^WD9hk_0@0;*^R2KRg8JgKDWE;wpLP}3FR4CIZ{VH#u%H63%s?qQCLs^Uxk;R2?
z7kS8S)oK%=*;f(d#O>Uo-%?Tzxd{c2jx6R|vDLiQE|0Gji|$C62Ym+A0S+Y}uyltG
zdw-Vh$JNUfF_D&W<!$$h`wo)qS#xSrs$Y4q%L5E}{Kc->-ZUtk#;2+JwH~lXJaA5(
z=I*fMCiZ7=|JdiZ=VdwGnK=-d-LQZ5sGqtUsJJ%oI7}Zmhv?ysF~)I-${RK5GnTk$
z-w+GSbU><`3PB<QnneoQ(>+{rbvs;gX9p~uXq^?X0t9rzsJT~dWv(nwpvwb;1#Byk
zgq~K2k_cjk=D;_fpoilkn|>Fbzb7oqF3NWFqKz+QHDx_ReU_3#JsvA=J!sI(R`v^H
zd4ZEc@U8X~)R9>=`h-^+2YS^+@115WWpA)GsCVqH-9k|}kp=BnB<<y4rcBT|A?W5_
zvxyg>JC(+$Au_#YXfNxfj;bsg319!KH74wDBs{NeZcFC(aE*_*Ar7yK7Vgd|87~#<
z9S)i<PxqUTu+`j%F25n2OP0gv_S-GXbU4&{QlHe*_`obMiNX5Cw!ILA0z3Pf%EmfJ
z4HNlRy=VkapPN+qrL@HnZa{dZ#?+#~*AF=!;d4CIA9{_`Y6oa|20kn6|Da1xntz12
zSG*jqTuI}8D&O<NmwWeyzw(gkQw-_1X!nEcaRt!zQ$46^y_8?R=MRbPnX+f<pWW!b
zi5@(_lP<=aT!E&-cnv}ol`+_UFs-#q@LOIQS~^of>!uoI;z)gWK;rqtM#@|5bn<-I
zkA(S?t0FHwc>*1gzoGL(JN}>$BuDX#Qpp{BFY}^C%=BSr!$>2mZz$xN%`e7GLR=UK
zP7uGncoASYzw1M2>esVyIulfU_MyG^?jv^x6pVbO#6!Jz?Cgp~I^m9RBwXUBPiy(w
zQFqGNH-a9ts|nhl`oARFT)n&m4(|Q5LeXmX|46(8Z>z?ZGwz{3_i%_!KQY*dYz(uD
zU9{s+Rl;Cyt{A?uxuE^7gv0*EE7m7>+no`dpJY0nKj-Igqa7{@Lp|JP+sGcAE^<cf
zvOa@k{8)7%7)UuJkhW4EbwW7T`&<_mZ&L;)ta+6z%SUqk?fKqrmsWY=$t0cBuzjj_
zxp0NqHo&U&1sK-oAFP2veADqcI-mY?r^AYy?r-gUzY-tJ(0r8%k6*D<sCm5ptfp(L
znPNX|(F}7n>C&`+noUH8qc}<$i@B^lbO>Z+5*YdqevfJ8$fY|k%mK)(#}w(^l#MCI
zGY|vOn$rgz!yx+uylz1n%VoTavt`C(cb892Gr=Z2gg;~{>oy+DTD>y9{!V=giz?g`
zluB0F9^IVQcLL&hKqF1In|K>`;e(zdoZ@^$zm5O=kZ}|@RI9(9nJGE{Zb!-av<L7`
z&hiSgkRFya0Cb+0!%k-MI6N1JIj3VOj^ec7vs?DJS%oQ`3p`LtWC;EOA)mlw`Ob=_
ztAI)jw|^QJ6Jd&B=X2yzFrD1_VWZ!Q>Zoj%hSrn6Ai~;_{I)me^0KK@PI^iNPqr31
zcDmZTPdFyGvWw7Me!C>}e~C@1{>_v9AiN|mb~~w;w}JR^s7xuA!xP1IdpFh^%=hGs
zwKiW0b%j4<*BU+AEg5)vAQgQ5X=%nonrXmiL6LV@3KQxp4Z-f*2|Fv^W`?=*DC^{{
zen1OUy^_=uLd3q&PPL!@$^A0Lr1mG4$l}VZHJ<AU|L*;}jFlA=cS%ZHspO&9Ocr^J
z5jdg{1<wu_JC3>034uFJ=Be4vEfhxfia3pS#uoOi(N6r?vEH9ml$AmRl2k$%%%VG0
zUsA9uJ;ia*Qy%nU%bFGo2sbomgUZ_2P`~Q>)2A5_TrL3`FC=Pee_q{7>o*7H7w_h_
zB75&0G|UKC&sEBzalP*9y>a^sBsK~Oeoi-HitJzABkLEp?!|-<det{xo&xqV7ad#I
zi}{ct090W6j0XQh*v6Y~P1k8yB$&Vw*z-vu&Y#K-RQF409crCL`i~op{EW9=<FnV{
z?Y%5NB5A`MFv|2vcSrMjZT|3je}MJ;o7XGKyZn1(*0q0`3Gd!CGeEk_ur;T9)?V@G
zIO&e>#awDO*9UP&EHBHdaR0>k8lCQK5$8(A*e3w}!3qZTWR`Ljm)`$N3pIzW{z1Cz
z)@i=6A?OE~M$9t?%R2!}T=6TFV`cs4W$j=C++eeC3C-QAc8R2jvtDuwGpvfoyY&a=
z{1cYQHZRURR}AyxBJCdPvhBk6a5y4qiSD>$UFd0a6?1bv*OL<q-z-KWiGKajvI3k+
zn^s^oAQ1#h(hl#+o%xYSW&ZGO)GLEkW2g``mo}?}$ceFsrVVJe9~1ghk|wDIomJ!9
zwZLG&B_}HTDCfB6a(CjpF!hAZ(?z@CkTXMU+`N)Ns0(@?k|(LBivU?%xPYRp6v0j~
zbOu;iJx{;fzglioAO&0<&EOV@Nv!@8*I4yf-SHA93S*71Y$JXKe+cBJk|%-JQOlN2
zO?L?2x!&$@OhY4nH$a*?WHV>M-aFGx*UhKr28(`kv7>2DtahH;y$?p-qup{WUAuv#
ztGkh9$A#n-jhy|z=29~&{pp{r-eWBwy&J*%NexU^DZiwo&TnkqVkq(rVa^6kFJ{a&
zkiRCpo%NJy4l$dJA8I9i4zYeq*(8QCGae|mB`aL+$>X|GEt;E_Mc0!+y46>JO^AN+
zP*7}#wOOxa_*Brs@sErK;_hkOJ8?KTO1e@H^gl@Qxe!V7kua2YW)90tKK>CMB}q*r
z?T(CSszPe}T<08|JxlLCtkS;iRbOq^{Ydnf#@URfJi>jV)6VJ9)|>pPN_2#yJ$)&n
zXuB7C*}T;M9c;pY|8eg|Z)=v=9%`ble`u<*<g92bEm4S=f_OvZsXu}=URW$G*qm9D
zD>!DwGW-`~J8761{@kJX67}kY9?mVawrQk(PkzLs2HWE~Sw~U*c5!F}La|Xi$8+Gw
zv$Rd8G=N)HMc**S6_X)$G^q`AmMu~RhkZYj#Y`eK`}!5_=fJ<KCc6n(s>f@M$WPS!
zoUO*zjK50y<_!fSKR9$;^i6H-tx&Ie@c^MZzSg@6%M?j`ybouxYL#nM5^q6HAaObo
zNZPnPr}Ju(F^7(BuHEeB+o;?LlY_NZrn%~iKW=h=qhWDUt~{GB=~|~U4$rQumf5^!
z%F402(o#Tv*)F(~Hg?4C(E(?16E?pf3#qv`BG2AmFD0MxI#;l>B^rr?BYI4J;C>Aa
zFt;}#1v}@$JFs)(?s{A06yx72se`l{>Xru<<QvF@tn8ue5K487Q6dT>=eGm4Pw7wT
zDVGatkN}{`C?ExFIu<S-$u0NlmO5#nG`(MK{_>%vEj$v>Mdypp_rTuDxY1yF8e0~l
z!1bb8?T>Z(Cnh^{Qf}xBag}#gV|<yX;Zlzh*?R#>)uRgeN0dTim=&DD+&Bm<6BClh
zyh-~#Jo2|f{LQV>nj)nfjNjKCGb(%l)!aZtUg30qY~K6oKC^;p1#{clb4HyH6j1xL
zuv#1}6KXpZ%M;gbUY#Kq>DG#6w9~{Nnmk0k*}JcbRxh~7Lfq8z@-y0eZ-E1t?`??N
zyt1oah{S*upa{(Say^BI)ig*ba@A_QYI*{Vl!Iwx6;j<G7&Bx?DazVYi?tGoITxtF
z;@G$AZ4S;#R}sTtQ}#y|q5FJzJMh?^>Trp=40SfEw0CW?+b!yVJ^G8UIaGbf+vS=t
zZNTi{`54$SXloEP@p>o!dz)^e)kw9t*&Q29nYlW`w>sHB`2Js&jWjRKt?33(kZAyR
zlMv7N6WgU_e%x2=V;0v!obadW3tUMf%Zn^g-m%%UUV$$nWR<nXQW@&Q0|w?}q*TH?
zOd+jH)ds}-wx{~krjJg@R%rBLFRz_NdnZT_j;(RPDE_;LM4Nu_{JjIufc|OTA`3r}
zjH(o@pnz#LS)u7!fo=>5E_xHnLpE51*5z#Xc%5?`DRx&lgC<R!Lkl~#$x72rFKjn{
zva`qC+;8T;c(1IFix5>MUk(7VTmPkHrE>(Rm-k1Tuk0g{db9w!pH4%Ex&}Sl4z}*i
zJk)OhxgN-tfa5D2m5)g*xw^)pJRN;5Pe3J3{S9?LFj!)vL;5dB^BZ7S(S2CQ{Le4Y
zO_Qf@m=*Z^IzTX8A;F0}+tx=3NnddhlK2cnME(Ww&OukqYfgokt}dDg%(~4aRX}5i
z?~LJZVBevzg3q@YI{0;UJl~Q&<-|dG(W3_2fSaQTD7*jrA;E<9zyFKME8a^{q%Vqx
zv(d*q8~WfOBi;KrjVBO;>_@m=oeq=6v5|5I%`NCA8GF+7K(THuR`;PO?pKa8Vsc~p
zusx1$L|F8H{ZUbm|MUOc<Kr+}?k{&7>{wzG;f}~>NH{&5VKs?P5&c+7E;N0MHYMz`
zKQ_nw;$^w^*1dc2Pj=UzlNGU%!~+Y%*Eek;1Eod!B*@EO^OVk!n&Z2Rsnk*jP>OfY
zq@*?n?_tt(c0fm!uR}k9wUCjh;F0L>y|na_n(m+D&#BbD{@8OWZ5ouW%8v1K$5(JG
zHY}0terr0>u?^krfT7|OT)m$632?hCUpf(IxbwiA)do%7=`?JB*NV@!ru$3g4|mTo
zFrnK%;Lp(}r0DTEMB@REB0zG&d_$%rw|s%4$ejHrLFe2lTZ-*%h%N5|4sAfg4WDVM
z-@`LKl$x7S_1_+LN6BbCmcqpEl#*7Cl9Hy6V4L4r`3pk3*#oL+^6fe+LoDvzS8_!f
z>{gf=T^kQHF!$4xv@R7%+N$B)@N-xfDsaH;i+a5(7t@9J_q}fjmkure<Qb)9s?Xtw
zSQ}DX2^>*jX2X%PjT{H}gb@DgH$%lvVh*Z6dh%Al@}4YF^dQ{mrST9rx`@-?{<8w7
zPbT7FP4mnANl$)K#eGEIi2P!<>Dc`7<DwX*jGQAH<(l<mc(||ejA?uy<EPmZ>gCqM
zIuI(fv=y7pKc>Y`{Z-XcEI9MP%h=#Y#}9EU<k8Z=ZX{W_;-k;n7WLU0L(X5KZv+mM
z$lgg?i~O#XI5DO7Xpj#meQez|pDq$NA?z+)TKUkQTaN!1gxmfW*^yFY6YX{radPj2
z{fb|i{;SGF1@<?o9ZFZjOcqxSHt4<mqRdElh9f8oE5<|n9II2Cd(W*#FoYePG8!k4
z)Vd%vDZ2h^=7?R)+ODglQeIlk{0PXrKHI>f_{!WbVlpvZdFb;?UJ!<YzK@!{$^4_D
z)x4vRk{5;&&1x!zeO{ifE>;8pt9c;qO{Wn3Y;;Y0Z^7kC5F}rR(lzM%!Y=)ur+OYz
z;#bz0RBTsMnp0JTb-}#aa~=^*86iCBs@;f}u4~op3$(3vq>)A0n_(1LG5tg(7?-&g
zn0_O^gqdVx-oqnurLOMS(QTX~^-|<;(;M8kXo0H6WxCcu_cc>MKC=OoYuy_4<eD(L
zpQ$g{@`wD%wUSlEb=K9Z>erR?ao^;vXkL}I#kB7wuCm=X$PQbK6Fe4Ub3sw6N1l@c
z*`?A1psWZ>&4YO!4rEvCPs{bocTT)HnETzB*?-Ql*VZp6_>1(ZTgzoDW|}*l)QIR?
zvz0sddQ?Y@YD30#FV&V*^#fS#Nu$TSESKFcc9x1$)MzmV4L=fvn^Si%N$~l3co$i&
zyMC|F{j4%E?c+OfRJObN<x630Q|OVf76|WR;vnS%sr!JZ@&Sntv8(T;S{*{Ii!+=3
z?xiSA$W5}x3>3dU@<!Mt9rIfkkvj{mH+%z6kIIp_$_KXNmz>18_gTxgi<&_HYt<9w
z!Sr7Gdvm6LiFZHhVP(u(MYz1;D94Jz&@BN;zT6LT@K$D#A2;=JeC<*QsML|VE7lBc
zoDBj#Ov$Ou@01<FjA382ZS;@>f}55LjyBVTzg%LpU*>6VYdO@JYMKO_gglywdHlH^
z|A3(1wUc_KY}oq|l1nvswG#0tB_zBeG+(^e0chFEoKdUK&<T4=JK6B(^o~!w?!s>4
zG>%~*EreqF77+rIhnrcjA*MGasz32_v4}hQ{fb>hTHR+89&gv(OLnreuV+k!PxKpB
z+W^mQEPRM$XG@111jz{$`OO1f`nB=$eR$yf>E5$kOKuVpj1#H^=&buhjwKz&)m`t>
zP<anHce_SeWu55}Z`g+;m*b!9JZBLO?e~Au;sOd8j$E=lY6vxWWF{bP6TN24T3Ah$
zd|BJ?G2z!1yVfG>V(u+)O{l~ij*vZVUUlRH7yt_|*FPA50npU*zwBD3VNzltkGTC-
z&@L6|bm5AwK%{C~aAIRzI|j)PZGMMtp3ns)tqv9zWdFKBj=vZF!sPmKAnn+33YYY>
zvCv<TIDxaRi}FAC!E=vhBoiYTbZ!QAW238I8{|EY&MWorlE!%p=Ie*cY?`J&Qd*hf
z_cA`V9*C}*;I+V>BMFT;7TUCBvrKNA;g@&Sq{Oirx19C*9rW3+SbE@#$u-9Me5#^N
zuPh{Yd4FLGl!9a4162Fx%N7uiAuw?y+zZV+m^3B1-w@CIa1sN<FIfD8E0ytw#0@&-
zO@81!SCKQ@Wt=fpxIC}<C~*Wc{^=)0_XC<{2}8Z_^77Lw`O^J=L7ba2e}5f_y(6$@
z)BOAw*vHqeks07GV9x%xjdHU0!0F>@SBL`ifqYLbQy7a7-i?ldCS!>JwqeV|-ot{z
z$U?^X1$+5p@d*yUfP1%2|6%>pWTK&L!KlCE0NH=W0h(JF$#idb^eFV|FQpem(-?+#
zag|u-M|*MUo^06Ticf~yo$#-!UIa+u;5Q|C+w5B*XNPqr^JjVvCBfS+bz9OmL{bjy
z(&7)o!<(m4*_V$VvXmD2OL|6h*fE^-Tds6pdN+xLejjCdUT?EkeV&GTN!4wCeEke0
zgF)h9=u;cAw>{rJZdpI|;z=n~p50#_>m`Np$6JDsW2}j`%9DiOp<4il7O1s4SisBo
z@CG%tb#(j_QR05;l?57i^{&b@9jM%Bfhw>mj01P)dim6R_Jb+?eK6$!S4C6JfiF78
z2A?~01R5O$u7UEUsi{VFbs;z=?TbZAvK0G$Ua9&#p0~<k_Ln)bhrZkbo1v5ZP$fSy
z(z6al0n4>qbp28N<RNKuoc_Mg0r3e1jmVoXm(88v;m_Yrqwgcp|I&Go#{Z-9Ab8fz
zwUl&T06K9XJ|_NasO=rss`7=KIObBJxqTt?kfLF>OhG&zsM>*W@6quU9rXY6Lk4IK
z?5~o(=XkBZxQDAo$G+jlX-{q!M#%0LL)eS%NV}it`|{L;YJB;IJC&tsFUVlii8E^A
zZB)lyaH32me$U+t%)^KN=*+lDx6cG6?aNl(x!fF<rLc8XW5pO4qdJ5=hGm_=@ZVpI
z4bN^ndwX{Ka?e|qkdoN>(>pyX2gL;BVBi{4;!w2tO4aS8G&Wy=VW`1^p~#hy47`z#
zu4brD>F2ciDAw<l2hxEYrX(FXZM`CL`wzi<hF#{GjsIi1S|D8c=;ZzT3-QdNS#rl7
zO-^dB<p$ORC3aUD!nb{1#P4#<#~)Y3Ke-n_{20!K&-yv?)u)k9=c?T`ixNrCoa&){
zS7HZE^Ya?H<9llRs|Ke-0V??R7z<Ht7=D8e+c@Ikq~`dtq@WoXLZ&Qr<I^C<<lDTG
zX~#?jE#}`{jp&9(hHnU43ZgmW;X!{&<l6Z}?4Aac9?oFQ4w%q(qZ`{V`YmoJJ(s(H
zMj%_4u^ngwt@>)o<sEIM4U`?yqzG0z&TL)z*G?FY<n2Ubbz~0vp!eNqLV0<FK*<|B
z{|!a}yry+}cf#CMeXFmq%}*D|&6RDYstljlrPthELCi$9m$D6d<4^I;)7RI(k6W&;
zo@rS8;tVC<kHI_?>u`63_9;J*o#LI`%nCVEe3}JfK)*Qu+~?tn840dO=1JC<byhmY
zv?#N!eZ7}@35cp~fu><N#O4X}yc&aDAU(dvRp2p<4@PxwUo}+)MFeWhujt$n0{dQ3
zC~24jC>lrD4J<(O!NvMDZ&-@s2`t(1QoX6Usv@YM%Z{}zr|w1@MvC)#QwmHP(!{iB
ztPKcWWSd{HpJ<Yhr^%)ohhvyJ3*zCtk=<k&^IPd@E_0PoP3SoicxKqXYwUI_z17(Z
z@m9$GcUg{$@kSCjexAE{JKp!E0Kx}O^$)@a2@pP*fM%Fz7a^@TRU+5Ow3w6OrSzs@
z!H<;f-mDXvw^QX^*+eNiW)z%Up}FG-4u%;$8h^6hOvRbX&R75Reowr5T!c_J<fd4Y
z!-aax#4zRhr|*_c(x=7M>8pEyTIbpmJ~=Q49aK}lqNk+*b3HSZG&qJKC3r~9(d3x-
z(`2Nokyu%c`zRtpkP{B_f^l`vUy$E#mk*c%vf>zYdE}utF>;~<r1Lm@#lnqGC{u^@
z#%M9s*o#VFIXoION)Gh8zaNCvVt%(3v6m3Ocrx>HxY$g#xT1&LR8dU^KBVdW8LwH3
z9mnm~_@QVrXrbNSV{lB+snsw7dN4Q+X@uBy_|%SbY3@!imCEXX;W_%s;0OLU$%vm~
zZnA2z)x|LnN3y@lVdD4|!dwVck;)oWm)VpE%-h#D_u~#9e5B?JzlN+ZRgZpD$<8Wi
zk2@A>4xJvY^A5-MFaHf7itgQNhU*VG=b!jRQ3-Y}erz#Ias92)+)y*h#aQ1M_r2!J
zp38^aD;z6lGQ9@56J5<C8s$h<G=Mx<Qg`5|Hl`PX>J<khiOr7T@SWtX&mtPv)ZYn9
z*aBci*U46*eKwk-qO)%Iwrtkmm-EIS`aO)hw-&_5);Gu+BW@No6obn-HPKTD!L8>L
zpW8G9Py@23e<#djiOZo~$NTu(XX78Bbyej_t|@s2C3zauM3SonxW85CHyFw4NppJc
zb9S_Y#rN*@_C$w7vg7-^3tsqXlw($;vZq0uZF@3Q&UM&2)Eh$K<sG?9OmyNCKTv%M
zLmdS>&e-~WY2+JfbdI=_`8W$_euw<ac4Xq7P2OrgA=iY`tO=Z~;x1Q_?%<3ZL3f}1
zb4T0&KX3krpxfM>Z$TafLu?Dg1r{Otwpd}Ai)dlH8frP)sqsj1@|(ZTM_zx38TAT3
zJiS7yX*`J|E%?J$-Fa9wgqt1u49~Zw6MxpP<Kl<VdXqP-amk9XJR9+5UW@A`3aFtO
z3%4DOs;CVuOrUVk;onR1k7hZY3~C_ByyD<RLd;9bMtD!13}kjF4;Mqs)$kEcEpU=4
zqQfvR%trFQ{6X}UhC?|!EJh|eU}Fb0B5+*1eHF_CgCkT~U2OKYkaRBoxx0DoceJ{^
z&{u8=)HVwQl?|W_D0QlixEE{C?MrTrzuiL9*14wW)-K^#vr>B{>RY!EdVk1*j@YRy
zQ(aZ_GnOC(WM5X^iEksV)EV`Q-tl<_;C&H|y##eaV28@-*WjLkKc(t1!RwOPrN-SV
zTCqXXj|Jtr9k&?F)}nT8uAIUh9Mzoi3o6zWc1QHx9KUb%DLA?SosEJm_0YU6XZ4}%
z=nfYw7u+BC-0H7eB|ec^G*g@Zo=W#jve*O{?Q`@s3#|!Y`^w<E%ok5V`mN((fEtc3
zt|+liQ|`geFRd?K9PNP?VZo)hy~cOKVmrg~m}0v&$Y~%YKSHMC9~R$te`9xSP5kBy
ztEZjP7_CR%72QGjECzjLZJEK(h8~Xqb}2$S@g+3D-Kl5+sf?lmB|h93h5C&i-j6Yt
zbgm;e3t3_N&Fc<57y+^MzM?P`sZRh<YQEF}O_nl%8IV|#M%ti!DkCp1@Bam%f~jPs
zpN@;5yvuydmYSn!)zNMAR-dEmBA<oHX5^f^S}edy<xEXJ?H`=}6$KT-4k_@bXcuZJ
zR8bdaq6zxVP^i!a1^!Pex?Anw=%_!aK}SIc8HF>%rOAYn1})v|53^^tt}VTrUo5$M
z)^L6ReVXXQ#L@krY7^j{6M@Fp*ps3VNZR?6y=6P1);B;j4%+ukPW5|!hx5A~0X<KY
z7TsL#wxuxWM|$e9y4DRBzje9RxC|jRewLI=gC2MFT7a2P+WX=~Ky)BsHh!}Ytr~mz
zM;1h6Fz)!N+eC*xNmr(;sug{Nl7u?RQ^uC*=#m9)hta4-pO)ZGdb9PASwwo!o~P<E
zRq7kKXEX0@>IXfzQMROJM}O<!x57pbJ)5`5-zn<f9lHQZ$uo#;Pc;d$lY)NvcUfTR
z8{Y;omxTV*yEA@emRI@R&wTyd<JFM}Rs@;xN6pA(+sAE~A8jocJgER^L5-xtZaH~<
zOuL7o;xiu)TO9q`&-q0XT&UR`pprbL<2SGK+ROK#NlP@hb913LiqdWy7J=NRX7yEs
zFkE8lH81H;9kpqFN<oHf-yy!s8dCou+Zo%|HiDD|yLMJleQ$BSDPzQn!?98PHjVH!
zo3<cn(d%EC${2vLxh=~y8sjmMf}B{<_xBX^Ocsi$bRH@%m=tc1^Z6{A*wTgCTjsVG
zHo4K^+eCnT+p6YTTN<d@<TS(4cV+a{q51(-NR>jz&$rc%Do79vM&6EETXAGJjB!1v
zs(vQgwf7D;H1<=xafB>@4Rg9SpMFFT6p}p8&}z++{<JPbt|Qm6-ihB$rsCURJr~!%
zORXMdalhI<d^N${fAq}djj`uQr-^e*OAoCQgz(o#@iIhYhyLyNQFZV4F4hj5pHovr
zFtWCgyfgI0<?#LVb7qprve#4L^0})oiuazMA?VpX^n=n>bQe)E<Qv?@GBC*8A9&@O
zLyA$nOh;@<3$449s?FEcm!X+^F-%exFJurpgoEi1u@zkY@g69qJU{gszY`gjJ(8N<
zHEQq<uK@Rm=>8j}*EfQ3XeRAuz3B8QTy0bno=+6<3kt+nCca~hA?3`t>Z)<Xf1C@$
zI)Rm2E(*d3cM&{AO~Y5}SGVbuV^r6(wwiwch}agoUCizQ>XO$OdbclSHD1ydW^LmQ
zY$)MJJw{aEP7+Bs?-O|YHg4AtMrf%3l-;G@hk<04n3Hd+{Rf$G^$34wtE0h-iQ?#G
zGJGc?vE=H7+;uxsK3yHYtT@o3u{*p5e<7ca)O}(XUi|#sG8LTF0CStC@Ws_3Vo$^_
zV!PK~=CWoV;JMqP6c`&2eOQsCL#2+6Mny#gl30%P6BA8%2!({uikG8BBr>+`LIzQ5
zS+*E#^$_l#SVT7gT>B|fk)=gYRimbu@!O%LO{2G-*@#I^4zmYN-OS)TxT{tpZ9z2r
zL!@dQ2Rxc<n||T6XfwWYgNAtxS#9!;{rh(&2^s~rbiB@f+T5O<6D{q^*Mb@owF-aH
z<7q!J-GDKiz+Pq5Gn<kZ;EfjWH9B5KxPR5+cS^Y{s_63(!FNdILsa(+*dUkVch@eG
zpqtb<gKz)S#uJ#V@98}M3OjcLKAaIg|MEHg|8L8F1Phb^xz`f@_{OM2Wz)?1Ol5Pz
zsSOv!JF5*h)cz|M*h|p<w9_c4sY@F#Z)lP~6y6;4$31+jhAuvZ0OXVu;|L&@pk54V
z^uv6I(LouN=40(HccF3gM`47_#+afhvF-m{XWMkd{C}>qHmoPSb^OG!$KBK(|9zYJ
zBpx8Q(?*De+)#f63qN&}onbJ<D823T^jf?lR;fg}8SgvCNnEmG{?Hb$!oo#daxpv;
zEVzMsE5hl;h8)csoBir@I_YT1ynbCc(x(-@C22jDz?Qs880jRj>vPjmpvR7}qHIR^
zH{Xi@Sq<xFxT`e3-QeR*;=mH){p~GaiD4N2x_E8YRz`!`pDMfatk?LU&vQgS!#0Oj
zhrPfl_UiueKz#qUgSzsrFQ}sPL=8$}TbqOs5`p6Vbx&%&Z16GKoY$W-+^!e89(gAb
zl$LTgtzkmoCB%I^4sq5VuLh^-8gaVMsUh!VUHP%)Tspp!r`_EwcHos49%qS-afru`
zQ)Qj&XwQvK2I40|x~%~}J3ALoU_or~3nYrOkP%O1ys!F9Yav-|H{@2g!*($mWCpq}
z`UGC+EFH2L)%7sz#0UbrgIH*ZBx#vQDoM_J4wG9dc@%EQJu43tVuyx(xYJJMdyC;?
zE~a>20YG6V>FyP-f?lGLuY5Y2^V}tA6|Y~|O358t%0T!7gF0dH#7v#466rp&-q2Im
zenOEid$t6Ezf8=c_3eJ~t?X{A>^Mdy515{3(gybNfmG@fTKeZH_W$^!B-Vro8cKC7
z>C_rVq<qouZqNb<0PE7jV+CX7Bi@Z!#^!|Ty>rWYp#h;IcjGV*#Ihaf`QwYE{dY*%
z;4#qeGy1j$q?iFzrTMXV8~PBkZR}4!yO0%?&e0%Bdv!0siQaQ2wNvP{%`!3{mSMTN
zA1W{ecHMs^QPzX#ZD-UJ>%V!l^6ws27n%e6r-udo)5GdQKRca)E2feH(B)+;czU{9
z72Ocs<iZ{%ATGH|(>v?D_1gyU76sJ46$+`u!>iBIGoG;$E9-&;wx}DOD~T&0%e`nb
z5%+bH$edKaK7Ia?U~^QeW9y6H>2G^gvFq81vx)l&HtRY%GQ-_SOb4DWL23de3*Tm=
z*8h-rEc&;^<7Dp^ib7M~2Z1RWaPy^Oz3gFIWIXS>fFkmFq^BdSgl&UsYD3{tKWvZ7
zq$)<Hs8}Pr<;molJ?RZ;3YK*P+8U;6I;n|`2376!dl^mLS9;BHkp*23dL(<$EZQcM
zQ}E;&gb%N?xiTYLwN(9Xi4TcQrQ#}ATRc$f>UT)IPwjrl&3gp*(1)|x-PS>RPno>6
zqf~<CI;k;}q8O<_ejj&XM$j6|<+tyGEMGY?ooAIju3iOcwMSqQx_m%?Jk)o`EHUSH
z&a8<9co=vX5`|QZ)&h7V<Q}Y=t*uZ9ooONVr>a_ehWNv!dk4~O<57AG^=l=&8=@P1
zTM_eD9(TMA+wN}kvTB~{`(7*k=>FE@A2@)<Ts0UE{(0?A*I9eLO*}uUw4)hbYqD?`
z)qhs(KkxQCEPEZ8Lh>Z-D~z=Sw){P#E}>1#-YKY!WM%hKey=MCx5o^#q<5vtE;cOf
zO|xeA<|Q=^v)FDkjZ#3n%4ysN*AwvkE-63Jx7&Yy^i~dHMt0{3BXlpD#`t25$!Gk^
zY5#&aNQ47HcgCe;Uc;riCu3O}CJ}R3L6D`>@Hr7cWht4(w|R0&q3TYlqWsc57YrQ!
zxAH&GRnTKYhMRwvKec}FusPX$jyd-1y@%r^3JKkrxGU6-cW5lzNIZ-zY`d36J)$r+
zHOIDQ@R=@2?f4WE%2ZuTPj?eRQ0udN=Q-Rx1<vL_MQO6@|5)Y)O#(xT3qx#-EI-#i
zC;#oP5Bu-TOBk*D;iKuBV)d%-2n2bc<~a?wZxBd6`!&?_uZVCchkkbKN%`#89d@75
zeU1l2G*A2exzqgY1oHM-ny+V<iGZ7l1yj2Y+m>+L-OLI(={G=^I={qO^!OLT_C`Bl
zG<Df5)zo(~qEBY~t_ouc-HR81*|3{iIWQX@c+$J^VV#L$f4o55PtEhlUgTj>5qROI
z+~_a)PZZZXfZ|HYN}vl+F`I7kg*`yBS?m{W-#1L?37LH%EyOrU95H!LxXw0FIPp_z
zbbofE;Cd0<+eMvh11MfSc0Ia^N|GNvVlCEw62h!08&w!AKTnTgPho7xg@+V;u73H^
zFM8FX^fW+wf|{=LLS39?I+ioNEs_g-$!}rbM$5(2!kmD7XSs9x?r7#cyc>#MO?DR(
zF%u0}T;=!D@XKvjvSOCf%;r+c*q>Dq8fCiMMR-i;;RzIaw>#<AIXQy$-r)YfueZG(
z3t~PoQ$+Hf4NS^`RPjdU9bcN-pF8chfSDmbZ;Aoz5nuA;!uW}{?%h{0e?eZ`M?JWG
z7#44w!Wyx<h<X7Uwx5u>ZR%;zQSl+?8KYN025%4B2y^oR4HWeeLtSUA<fKtbe&$@D
zdln+7qSyVcl<wN0>rwemSDTTp?!BPR&q7XyAOf<0wi6%=HhTBPKbFqfaoO!!9pJNN
z#@f3>87~A60|aQgj-Qs>628Ljlb*sO3tg_Jb>=|9DoP`swb*Ym>pRa+>N8l{vitnM
zb$@h{(w{IT|F8kD-9t1Gfv^~TT=5pgh2|t}4i;XAm_O-qVBmSdt+-CYwi1!f%Cj-D
zrF-pq_QyrdT|9No41S->ZvDe$lNP+4r{8nFcEzTdHcjC_+V~w`mHuhtx4Z{!d=+FA
z*gcSviN*DdI+r$G#+({g!_=g?(+vV$nV0lV*r!g5M1)ooWNPf38zcM0Fb=w&+UjW2
z-~)n*H@JeLv`=?5jPfqsd2_D1V2zZ@`MU*DUP)%t$Dk!5>UHq1HGInyFZdwFeDx3C
zCx%<~pVDk(r_<+sBoY7jP_xXIuBP*bsTKnbsn6Efc2N|yIM8cNG_nWt7Q5*~KIp`O
zt`8=@f>U4)Yh>oKH_Lb~;(m}#rFL|ce4+r>;_hqi!l;|J8TczHrau5SO8YZZk(EeI
z{)H!B_WCRkod7_tsC<s4_+{6{>hQHBDctC+cvB-=V1dR|DXj}8pyW=3LDSR%kDi9|
zDvDNtZUW`YZ9=LqW}{}&<7I8CDlCeHmn_Y-I(4s4V_)m)Mxy0kuN*HA(C;rRB&XN{
zQ+5b;axbX23g{n^`&n}m%Ukyo@P?V;Y?`-oDoBZx$>tT7ugLGz!uCtJI2U?rYNB)E
z4sNa+$Jh!|r;T9)x!^8_qR4^dCiGVufTIoZ@Yy|D{)jyh$Yt809V!MYXRr3h-eIJK
z`>}dUfbKikOd!rNW09tpx@;QIjestn%(B0YPTA|f@q}jqYlD1AsSR;cUb%01lP$Ln
zzOk`!t-X0z)XvK4uWo4t3=qci0Doy@;m<ZhZ?*r+M^yhbyrHf_oWfE*agmLEgeBxz
zO|)oZ3D4DYCY-#k;sFS1P;KNoqN81H!SvndU?-Virx?kUd%@~#(LZO>lS^^dz>vxO
z&NEq0$?UD)P-5*FzU>u}9+?>#Fim?=vm%<-VBE=eg6~T};l+0aydDO^`xyH|(t8di
zo*SpJSR2=dsKm_6jH|?vKd$5MG?2z3lEiYlS)07$=U_WbS3e}30b{&QZ;){LhIHP4
zTN@qiWWy12rzl&>|Fqn!1l|@QY_O3gCfB4NbfjOTa#1W1z@;w$FkYwjDffRwR;BG9
z=pQ@-=k0H+Y6y(>I<rBJqoUr1P`i4+1R*w1A?K~!xz{R$12q%ncW=+}G0U0k^T?m=
zur$M+V;DBW6LzFvIECDhUA$qr;^m-HJ6;*uD0g11qtj_(Me=MTD=fzO)5n{x5WEXL
z${ti%(CHD<5ZROtR6guhHppS`<fo+Fy!8*{_|z8suh>dl3$`*2P>FW#olm0&jRd>!
zrOpIZJJs4{`nh@arCf0qX=A_XFm43z-PKHa_;?1lTaxsn@6^WQurU0Oxcw>{k%I$q
zqR<w7f~)5%0dW=DuJQf%iF;h^9(6{C#ADX;tRN-Z*ZLpd@gf5bi;IDQSA4@dmd|Ls
zkE@I<zdrd*0%w)}q8S%FtEesb3yvqrG%WhOWNZ4)=cI^wpF26FOpp7Kvy&W^(rQMe
zOH#5OHyVI>PX$Ah6Fk9hH;cIN>+)#HEu)=^@GW9Y^M1TNrcd36PazjnuN$j>RK*`D
z*9A<^;Xa<#>4v_X{V8c?1nHtTNy}FEcTG4AE3K-n@oSyttL_A3ulmG>xFd0c;x&K9
z*u6A4o-R5rt@90?@e>92Gr0SBrjwWLeWS)U|8CCZ8FdLK`(9h_n+j&HZ=QvU>Xsnu
z)^A-s&+BqMV3GNx`tqrwBH2?4QIi!W%t5s~|3`wNZ{qq~Q;7&^ra1Pt=jJ-mFuS2|
zkzb&4Jrjl>f$Y}k2`qePGjeJ{Lm=&b!|<w^*~rFh;%hSFSO$nR!=C1?fxL~8b-}_r
zaPG3AYQHPm^wdZ*hQc1*pVv7^*j5@0To)T1qkoe9Co(HZ0uin&@l4oyLPWwfV$WF?
z{bnhhNHNui(n)llb2J=E+EM-Hvr=AhV(n~M^d)>oXc1B09Pa*j6D85e!^$quT^&@=
z7Nz~*C~a-5ABP;eDJXXxcw5(q`B#Pa@GB(iXew*W_Y3ZlgcfhkrUUP?)1Fs7HuN)g
z7Wx*w4J)G5M2eE_(qh3lNm(V8<m!I8%DQ4*K%_c57soWRk}p+mKz(GXY2*X6rZVw4
zLy*0A;9$h!A>qy9iOw`EgwvVdNp?d;Z&m-Z+3EP{@(eLvzX0l`QoFRpDDRL1t~MIF
z-$OweK0hp=0p+Oy>mv5A%#baujz3oz2-uFoMjjS_`e1vOe+J({dC+P5_U13EvsWb8
z9EyOVr2#tp|FHMgadB<gwr~+NXmEE88r(ft2oT&Q5P}r$1gQXl1h)Xe6C_x0cX#(t
zg==tk$=l?d?sK|d-|y>t`}KW)yi0zi*;TdI-gB=tWy~@D(G2w4d*AkPj1|9nxN9_5
zYgiT9ny2Eo0)%uWL!4bQ8Z^I>@mU$k7Tx^k&I=0$^M=id&W^N7EQ=Te9luSlMu7O2
zMvRu+#^8b$FttAU6E$w31(@|Pu<I|>xPHcp+V6b_Q37wCu4#J^Eb<A0E)#$0yv~A;
z?fwBrZu5ryJqYRm>p5@_I>dq+-<c2J%fCT2mrl2uE0hk?y9nH@9OxpTqY59Mh#7<p
zD9f2@$oc|~HXwFQBw&6LyR$G46XWKIiDw4rC*^_fIUNF46(;!Hi<hQXksahnM6<N?
zW5cnVl=~<*QrLi!&FOK%&Y>y02-w+`4smK~aE1=*NEX(Ynbwg9X%~w-vGw)p)T}+U
zrtC{tDZZrCj%k$x^vD1sH0FA<1i0tO={K$oA=68PJ6r&uhxJ9bU-~BjU&tcU<T0Yx
z^e&?h>l>qBlP>_RON<+xH!M?A70{ZVxnXGqpZF5}A@xX~GMtQS*UK?|&!F4%?#TbX
zOwm+uA(#Wu<ZmnJn#jLS)mu7SVJ8okrE{g{bKL-8P9A0Z6lCjkW^cN=5$x<@e0z-W
zS_%zc6O|i4HXGA-R@PdMX9L6`92bnW(dvx~DrLaBuoS8Rka$y{{0c9O3BZI$)^&|%
zU%2GRs+}A5qBpD)OgqqH9EXYNuBTy1-YlZ4mMhFEG}R}meBH9;U_+WdXxn5;&j_@m
zl-dczDg{(URMTG?+qY?u1U?%sjJdQ1+T6U?y;KFIk~ZDEA7)#<2`YB7JxL}l*nXQm
zpfytQ4bN5Jg|Z;o^;Gi>)jZI`_r=)oC#cnX;YP`)v%nha7WrVXU;(NlF@XK5F40u&
zJ0qwR9?+S!?iCX}hyv>CnNq;!?~HFWeS#M$fr4Kf#`3}y{^`OE;owhD$JDU@4cfBG
zg<{3)rh~H_d+P+pUe*LHCpjV+lYxik-Bj2C6NkpSz{i}ISRp;5Um%NZly}T2-YQ?L
zqXzA>w)M<Uy9T?2!MSTDwV;&8jARi$+X>|27D0I|&{0Tq6Hr4VOu89>0_g#2v7LKc
zWfAUhAN=a!rO_NN-B|doJU{JSJ^}nmA<2?2@0PUkg?nybZOpt^M*JvI|AXsKgwG?o
zo-A(oa|tikIk@;VdZ_J<-8?UtIMc{hFSF<e&d=`>ZE%36QZ51H`NLMyPwXK3yIz5w
zke$;U-eUjP_3;R@4R!7cviu4pZ!_tf-?lx6-}5@&!oRfhQq}05jM=xZrN5%IikECh
zyYIHE2TayTVfNk~^6ouczbv|=F=*?_XI%_Iq`mMn=4L#Mifn7xt86fIMcfZLEhrFt
zIyF8&%&G>GaIqo^@P{Kta0N{%`PTbo?mPjgMHP?4aB;PvQy=e{A6dS&+#iSg+g0)6
zdK%Qdy^!AAk2=W}{2mro<3>*uJ@Ij7It3(bTK_CBOQ-v*6`$6lavrS`IuwJ|C;*Ee
z=G>`Y++C{K*yuS4h@Z|6H)X2)BD(=DgnM;D7RoN604p)vDUQrkwsrq0xe&Q7gk<HR
z1{{45{6rM<X6r=KJNGxZf=n{KCt?D?E}f|#|L#=&ZToO>9?M1~ydLjH=*g$(xMxFU
zYmK-Yv`6a3($hI_LsgybnhT$^h^hgXVf}zq$gfxq#akR~Syrat=s@(j2QviI83q?Z
zMsabHn<s8T$leJ^8JwW9tkto+zm~pkj=X_4Hd_Z&3cRajD4~>dfY2jy>9JUL{&{u$
z)RW+1JL;+rRV~K?GK}Ml&B#Z^pK>#|e}d+2q`zOLOKgep9h~~HFl6HumwV_tm=7Cq
z)xPlfAzx&ydQoVXW0(B3pX%}X9vQ>b#)YhtkURNZ<?4i%TDOLmF2u;3S$^RVE7aA;
z%gM-Kr%L>2A5%?iPEKnTzE?n$QwLAgASO1po{i<c*@ODmGU`LRgfhl~x`~Fv{J0|c
zgQ{Q5=h#!a*o)~Q4XqOvFM_$Erz-=$4aF5=32{IC33@9B3??hr-j24sJZ*icsvVUl
z!ZC%3nD-b1@7E?+X1}!2?yFe8@)yY8ym6}IY<a;k$g#BDB&qH6A2~%_$%Kwa&VGQ$
z?+;s5JoikibiyH5oS21Ix|*sn+o;}OevRY)P#V!5zS(3KF*22CEi4>koE4y3yEto)
zoT^D;A-O09Q|RmDs;}KQnbcxDXi6F@6fZxi7v^M4Jo8W^zjmy*_DgXC<fRJqJ?-|s
zR971wKVRlC@QY^zy}F(rKmD;t*f9Wh0Y2S`3#=9EO|<j8=>fb15i$yNn(r(qpS*^9
zdk)o$byEswsV8T{Kbpe_s;a*q4BH*=;XJ0|_#c_SoqEujn8idKz=ur`#dEGMhwwOj
zOukjaIYQx_rpYAZedOK#GDY{m70Gp%7-iYahIQ3ov%rx;a!yf;<8-4_^#cC4sGRRE
z{lR`i`$96I6rZ|w?&4NmwA8vLye!qS@mxvHBX}EM)1sFbR@P$_;+HT{`eQ09K9X!D
zZe0mk`;k#=E~qrGyp|OY9DR+jzg&|nJ3m2KI#mgut>SUy%R~#my&yCS(|oY%MW)?_
zryZHRrot6QJKUG)o6x)*DGe8)!_V07cC+KtEaNRH;{n-ve=GJA)C;*b8@&UHBRLSj
z#CNY)mQexJw}$xUFBMi8^4a;VFktJH_R~QC4)y8yg)d?>dQUlkL$%X1BSMJyOkNnU
z<HOSNqiDANy;$~#2wJGo^w`v#e*K>F^0EClHJ4g8i1-B@;N^{{{UvPycP1WCi8SfW
zn7N=JWS}IPrNSB<M$8v}D}cZ!N&bPR3fK#lm3)VokF#<5jN=J+5BIx8tse^*1E&ad
z?Hh989};;geU}bdZN4ovhAo`z-<$An1Ec)wxJ>>SR()_rb#=Ta5Ml=_*4MV(_s;Bq
ziX*&#2LxDG)7m6(**$FiGaw*N#*0{1fvid`ouB)SEtsQm|B8(0rgM2L{98h58xRsX
z9829V=Z&F27Fw6L(BcI*z9rk(tW5R(L!wffjWACMGi2eqFz1yDZ3=PJLl4gvYHRD;
z;8Xr~Ee+=UaHH<u6iWfnN<QTY(8&+*bM8ih|14U{lzICCI5U7`?oW^n<saiTVC<Tc
zwDBbax;PuS4SC!SZHEjJ0DYU!OvNb&vU1+q{VrM;cK8}BQUwLRTB)^O-ZQB-yAwG~
zOnO^DgI3GEGg9$aT-^g;6qv<rVq()bY*nIS`-A0_N1IOQ(GWt(DD8O0HCjgE!8ZU}
z2|AZ8GwGsW8fiaBU$HEuKSRVpdB85Z-DX+LjUT&s=;WM-;Z;bv)I6~J<&!BBP@hm9
zR^MvmScbfFMfT^J9DA7k0>*CU0i>juhh$siR2u!?;C8yy0TOjvku+9Gad9hM{6esy
z7<_Urw^%=8!cik$BOIWg|GjFlzW9;w=0+u9H{LA(3g_OvyV$?CV&^{}yKqQ#^X3A8
zl>gmC#3!+?e13v}Jl9$4ZR1Z6fDNYnT_#rbE*CPse*@r&s<3wVuiSwGNDF{vs3{Jp
z6Z&xn8kf|-HR6ELo101#wi-2J4!-s4lDtZrYLdf##*^QdVmM}N4E}y@r8I<UtG6VB
zr^Vn02&9tJgl9$j)A$bzH~>V^pDp^t3HD!3h|z*$^&dW9ZG&HDLUyq%t(Nkb&7sI7
z!~6(zceY&=bWWYce!A<n6Pt93tUr%tVPfKolHF~wpasQFm>ebGDmshA&dMJRvk=B8
z5S0t#0$pD*DsLj14Rx&KP)knM`X<y=ysW_K$h#T^Lb2LP^WCu3)fi=fyMijCN&ipw
z<Mq#6DF4y*PceBd2lm@@8AN?3jpA2dBg5Rnd1;1BRsh$qxbj|oNJjqxa`50>qq1s3
zMAzfWwW5biSE6~7ihNe^Wfk{1DUq4KBvi(WvTY#<Y7F#d2Y>~eCyJcP7DRk?EziwW
zwHd7svcgiLV?18aUBn$y${t`;(5m9hZV_^p!)98;2S8NZF}_b(`Sw;%TWqtia{CV)
zTVJk7v7c?v9+v9756<6G%$t<POwF(=Dv`1Hx;eFV6c>(zVrrzD43C<bCyMAX+(8*R
zB_y-kmA<4eP^tKd(#+`jWhEW{P|JI+$Cp9UOg#t$_{-@yzO-O5;YM*gN2CP2LAJsW
zGaIV6Nb4X%8_b+q8$^VV<${t8p2}Ni^+U{zbLiY@=kE9``^4i40wCy@F(_>dgG)nv
zJ^HsG(0l*v{)WE|DNoBggWzllfh(93;+JJ+9d_v~0*yQ`4SR`(`_sA_VnSBCUutn<
zF=N0!EnpZfZFS}U_-$tMuKq*Y_^kO~vUSmIpkpomzGF=-?J2GT`~zRxF(&iwDq8!o
z27(Zl&9Yh2mZcTR{-o)tskw!E5pN@EQ|r2_N?_V6TKROp0PQzW9;z50tRg{Wm6Rv5
zWMLjd!z2-?T{D-GL|a7Y=$N%9qNFSF366qF`iixsQhfySS-80fNBV(Om_kU5X`;Tq
z84W4Qa{e9FkJ|=M^&l-bm{)@F4Dlh_MsI*XK&*P)m&!w3RSxXq*86~rvO+ux0>>~0
zLEX%VrVo0Y;p&ks6T`0_=SoZMw}(O%@B_Te%+giR#sj;Z(`wZG3F_I8@Zvp`6i>eq
zJiEm|M8r?{<LEX2>6!;FlfSMdB@lba_`NFmuTS7X{+O2o{+Vg{en$F-%g@!KufT$w
z#liX=e_UqFmi*^X;>%<YQ-RGRKv&YeI3c(2pn)}4D^OeOrcl`F?6O>_7MAx=QfeBA
zpcWB<pj6L8@;)dXNiPq~dc0(-e5g){Gw-Q<DUweUN3_}Mc5@fE?Fx+X==&atN8M4;
z7AzUiM$FrNSswZF8P5bCP-Opod35^Ipu&HG{uwLMJbVT)?kX;0){7^s?bbXob8}vU
zqkxbD6&rx__v#8Sj>IvmDnxNlge2CLVg2epCee$!H+Qf1J3#*%H{)$RWLNL(3Rt!;
z!@A##)qjYmg+kB9rf2Bq+(c6t>`&i3OP~ibu)e=9iG+WgsvmzW;{V~?)P60$aGA6o
znRDrJ#Fhl%cAq~cwd0JK*WTVW5(QYT1kh<(0c#e96)$_#B<*8sPFha`OJLo={mO@d
zg|)d|0EXJ791{^7t+O~YDXqbm7{Z*m!#0R1^{&O5>@VC8EIKII-x|$fXKubLnkmY#
z=Q4jaOTlz8Tf=gU^Lg)5(ZuhBzr8rH4%y#K_jBYfG_MuB{ZVbpZI_1g2GwakXT8<T
z&xpc4R;2HR?|7W-El2YpMFc!WiM7%0K9C@3h<d(7OcU+5hd18TFMe|vdw0oe-!;!U
z>P`5y+q2l<Q@rgqf_&g=>c?04ey8w^AOeHvXd}cGEGVH?Q~2%;he?v&{>!txo+K^9
zb}Llb2?1oP{q0tw-eW?Pv8qbrS+|BWAF8Hf*lPGn_ouMhyMs=yrpFWZMW-yi?5Cu8
zdwW@3mpM^AyKh1L6v`m@gZ#;q8cE~1!ki1p;>Yq0TdR8=^>0m&J(9ND(y(fp$Jy_C
z^F*TCZ5iX~E<+!*qoZ7h+(Ob=)^?2zCM%0suFW)>Cqz;%A=WjXZWhE{%Z@2nJzB2#
zCxTiAWn1i#{JeAfV7Jp9PmfvSsVy%>eMP{`jiS5o_bAKdZU)lNfEc+F-2S78wHx_#
zR;1)+s<Cq6b$WtX=0oGHQ%!xNh1K6D#qK|B<?Nqx08Ur#rC_2rh3MaEJQ)^=Eq~;W
z6fX5vu#1z$BBDJ<@ZcFsIb6Hq!w=!^>d6V&h2s<L_{nuAsq|>ZKsPE-(mX{Dxwmc~
z=YydxfG36o{YiOQW4^Ltl=7yy$6TFxglOqhoi$+X7gw`PTN80|`dY9Hub&`TccY5%
znZpZ>vvJ7pj)>MDZn){6uf{}?QT=wh@xEwjk_1n3KzV01Mnystye#yOob&q`0%)`S
zOFc>J{ri){Ulu*~N$cLCss3cq#HZh`m|rJ{s=AqJsi^<*_gPjTe|SpWBmcx4xIN@6
zx^Nr0v@_!Abq90AZ*n(#{V*1YCbkYEA=Z~kAwSw2>e{CREwpZm&MK=e6Sap@^_;$b
z0T<W<-WjlbT(!3Y7vTR^QV|{wh&P4cDmfgKvo+S^$0DQbNRXZM8s1Pso}GmpEdWiM
z$0UHyMtQB)_^dI7@gRCo9f(&l>YleX)UUi(BD@2<+g+hkl0(YSX$8mSV;m$5Tf1nn
zH#kl=UN5^>lGeI})xfpc;vbeRGeQoBewFt!ewC>HHk<HIzIR_(woXXn9?SSxqWQ6p
zFU={$z?WF{LVHAWRUDCx{4`wlfXmaNg_>%^k-f!Vv`P9h<aFz_<d>YoR{bwIhnG>>
zDc(TyO!j7#7x%{Var<GV&@i)wfm_k-(d|AlzFFDnH%cY;3$iit?d13&e)sJjMc(R_
z42I$#j+ueHu=;&l<*y{o|DDGye_}hv2vU!E-7J$}lE(mrHV7mX<Mm>$(nQWsyS*4?
z)}y%t8w$szBX>MEOB1kGEI=$`XZl3wT!4z?hY0aOsP42`jIB;@roPR9tfhM|tz8$o
z*T>uzM#kHe2bgjr6h!xppcq!zR!|KwgU9`xYpZrU8@1w#NT3HzVE$!P9S<QLPiGZd
zJ|p*;X7=kd(J&-!p)&RSLdt<jAZ7Fy#r2xVu)1-}G*Hv4u=)kc5*GZv;!lP3B4OSk
z7w6qXgMhT7amA~o6lmv1wN3XZD>ubb4!Uad2;En3AGEK(J;*<7?SVWyJrW`9G^0s6
zH!HY=0Fp?oawT6Fs^8Fd0|s^b^rGcYmIFWf<)VK@pn(g@wS~R=oknq(746dsDxq~v
z%MUStTUuc*#cas(@2&!tNs)&KiXCZmM|Q6Ccb(((vaU(4SS&t^oS4$+C6r$FeeM{u
z@Ow=N7s5;F4-MEh5*YFzYh5C+NjaT42gQz0mk(b?$8<`7_|+uD_%fQH7ybD^&cv}?
z`)#eaCMov%G^+ef(UjPc27@P})-WY5Js61wy%hnvnS06^;D$f#A-pslB4SY5pSc-B
z%3#tAPWkW!RI1h*IS&d*_50BMe7P}F@-~GHx8Db1lxEYx-)@c)`6|T%hi|t}kkSFS
zbtN0*J*WQ$E0Fgm=n<=Z#*gXql7@MSBqk!j1&_<>nrty=q%(P>jObIkw1Dj4-fs11
zlm|?zK%*s-Xo|t9MHgjmQ}5&z+XDX?-%D$nCzZ7K?)xMwU<AT6;+3;>`iEgFj>KKE
zz5q%}V@wR*1Nsv*c&$M|VmDxWtvO=PEx5Ucycuz^#hK>#UGkc@XXL4!h*~hG3>UKw
zfu=V`3uhD#Tn~a@S`9f%)f7PF&CuR=&3b;7cC&ZQR%*;a)V0r(V{kSso#L1#wQ&|3
zXh*MakJd{E*Au?lgfdXO7>6B&Dg0_>VgvzlFbFvXhPfsTOiLq>*TpLMzrO$+pFgRO
z{Z;cz4p`S-Akm-iY%V{oi?eaHr2(5j+>Uvog|S>wS|AIuHR0MzDiJ(2IQr?BM)Kca
z5|u1YGhLoK{f`8;WLf4a7NCS}2^?1BYiWhAk9KskETfm-rPv8-&GzMp1op!3ZG`Mp
zM23hxoD6F=Kcx5f)R{Z`$~QCg#`BB2%WjJMwge^4Y%6c!K-Iab0!D}OU)oW#C?t`?
zG&HYB9ntx<##$Z8oF%!4R>LQ_>Z1L#C;*0ZmY_rNHgP2IL5U9qx!6iScGi^x!5YYR
z=6f?OZp=e-M&$1%@XK{9<9Dn#4CyT-nn4*!>1T139fS5Po@iJfuidG-&e&=m3c|x%
z_Fe{h2L4T#++PBuf9X+Mda)T9?8`NwH!fMh?dkP=To6XatPJ;BJh-KoiVQyFinK)>
zjwhAEzVaf&@-%P2Qf-!24xQ@(8f9Z5G7;%p1l%}5QV9|G77FAk5!ZY`{x<7bDYa*j
z1#3yi6Sp8L+<00LNMZE^Au>md)SG<dhLp3h&U}hjLZjQ!5k=!|fgJ|Pt6iJG%Q6)*
zGe)uZtWzX>NrfU+Np7h&c|=x*FN5%xG+r%fxWIq@!P0W$c`cQDY%79qQBNJUF#q+5
zuj?EcP#ALz5U+Xl8O!1@J@mvFc{AwTut7&si&LthUy$fh)hkV6STZ^WnfJIjyh&_Z
zZ~jyK8;rz}#8A)U?3N@swHnkM)158lrDF>_)WwZ%c8jE~W&O~^S4o}*y>v00uiY5w
zgMkc!U~cYx3GKh*1`lg`q}OY|M9HO8Z^urd(YgathT!qSwD<$qma7iZqRG%IG0Nm+
z6)r#7nGNUBO$~ZYnDr}h(8eg=Q|##B;2)=l?gQ(7CrNf|A|U0t6+?}Hr(WqGhhPhz
zc6#!1QM=!DV`V;Cc0vnC#%L$m{YzE^cy@2PTUk7{#<gnAJ8(oC3tl<(5tVcsMF0{k
zja)Uu@2dP^t)tH<9cz;m<h$ouXCiL^w4R&m-piH#XH09!4W9rXu@ugT_|SBBPsH32
zHxSJh&ykwA7t#HAKLP0Wo!wp!x8CHaOunuOV09<NdG@95?STAnGjDrD+~>?$Xw1~w
z{lZ@E@ZWWUW}9DIm>c8dm!c|_Qc=_#Lpr9b_wDy7hZ@GuAf<r*`2#Cd{D!(1kFzwX
za6lq;o$rRzDAqXMA`aic2arv>jxqjnmS`jRq(o(Uf5PqT?(pWv{KC9=DqqNvO~eum
zcHMoP=>_q)bAd9I!To=~RK%T#Rgl4J`NNq>6e(>*k5!?OLAN%X`~Exe5%L>02WIPe
z>d^*XGQuXB`fIl2XEa!AB8lEONO-uTO0G?mhe*-OEb5M5wzR4bnKQ+ssa}VA&`TF<
zFd_$m4m=j8yNq!~!2DsS?>@?!j2Bk3ePau6Av6C3v>q-xj+kJ2GDZ}Sm$5eKkn!eo
zywPhO^==kUCrvbsXQ*5`D8xQz3=<>wFzzht6)Vr~njQ#i1_y?z`D-wlYJ{&z7}mGL
zg_#i}Z=_S)piMUjT5|AMMbz7Tc^Zs>$S9>iCW~fgT;C(OdH`Z5xWHX`A1uO`v7jLi
zs}dZ7<)Nes*bx}1&<D9AElH4qf9yZ-mOj{zAkZAyGbdE#NTkmm@HOa34hf>d$#S{=
z_I<XtRiN1NcsS@sapfKD&6AM^N906jqS8sca<<b7YdR+lCY;0TPEu`uNum~7Mlr+{
zV?SSp5#6t&ZQJqG?u6BbvF!NHpMvR*bT9&g(PEGsB`6eS6r2&Ns&QJK@uG%t@nQsj
zkrtqc_yd58-~IMHTif;e+K~CF$BZ?J9gdwO@fM~IcyPURhkg>+szw1zkarZ^hX|Q=
zAFpgk6ZL!)pCD4Z`?T>#d4K|G8FO1{o5ulRD_AY-imhBniKL5jlK>lfPeaPf{yY)0
z3%MLoOZbf|=s|bjX*1qDsV%%xO=Gn0rR2Lvs_4cceCLW4ItwEF)9#?AM;;uKPhnYd
zxysnlUnj8A3<!pvQAT06ATS9~Y={ot?iQt6vCV&RMlAg1!KEVN&-1(l;3WgSDj_?k
zc`N2N0_??gSs&m;d|+Ea;~yk{$3_(+#{J%>Ugt<q3K=;qZkGc6fbo3;Imi%KB|_NW
zkFG9uBT1Q1(0K&sbDROYCrBG^ITDK1{>BYgvZ8Lve74ps*|I9i`S=N2&7%gJZpO4H
z-r(+^Ai@U4<@K~VMj@k^>yNt7QpAxxqUft8&8q0O6!?l4$P-OmhYRn$DQ)SJrZQ0t
zm=JB2P0q2RIvt5t;VZ(s(NbQ8g&Y{;`i=@so~Af@cs&o0OQ-8~r1Rgb%Oll{V*1gt
zhY{t`#pNv&0*YVvv@4>osf}02iR<sB3)4*v?xjmpU`(0NxcBlln=zU&x6`<*2#<iI
zL0k><up=ok1ERtliDRuK6b&a65bQ#sl)DkXuv*$jgu-}JQvjcu3dfq8{gvBg*$bSf
zW|-P&VPQzDvhv8o6b~+Fm&I{e-Sy&mlz6+IRzIw>pycE0jC$jD9&*qUKDplnx=>#l
zM$yAM(Ww-bXmF}rTV>jd2ncvYdu}Eu0t9&iL?eg$9V%EJ<k+ssi4;dN3*@PF_Holx
z7Q}FJjPbO>%3QK6Eh1LHMkI69GcLj|Ba1FD+HS^VVH_edK@d|bIiUkf)Lbt7W+SA7
zMEw13$JKg{g-Ia!`0z&-`A6pdkJoy7mLvtK;9^)hc^9B!y=Y$pJ{u^L;8uZW;@M)3
z!!q_}GuOmD6;>Umnw;uu(~h>l1-;p6>+V+c@!G6M!esHLo^&w^3|~HDj(1YxHW)4&
z^KzUfe<(B_P`9=8{%|I)LG57Z*gd2lcHBEm__vU3I181g`f+>O`thQiin>T)27hVN
zB7l`akQgDdtC72Hfn3Be)6>y-5UJF<p3oL*DiJ!3!~W1zJox+w?sPa#Re~b;&|*1o
zp#%Hn!!i=r@UI(31a7edQHQk=phX9Pp4r)BzYUk)z4*U)^Z)E4zT5S)30Ag3JC1Mc
zyM=qxJ`LqkJ>~3heK=3r(HkOFw>AFcE>!J^&@YS1_K^;XOHA$+G9Yw|5U2@>Jyfss
zUtIJT*u!wqqD1j__p!jAprA-K`-oE@GAgx#0MKT09bvuTdh+IxCA@z|V^jZ`^C7NL
zzVSB6Q>|L+?6>_aE&|lLgn|NFa>xfokt(;zwzLi5m6SNcqPasCi{+2%9UOz$Tbv`8
z#L`aSj%|&`cmNIMG<hB$v7<YW@d1xr6DwVHDm!XPD)YC)c@&jr%I^<iTS)}Nmqu*&
zUhBM5qTd9EU%<1f_DXbwt!cPYnK&9|mFa(<X^3ginku1oe@%_U1MuICfB>?<=7+w+
z^VE|#x+0RUn88E{vdJ<7MGNc?QCp>=^iya0R_rjrlipYd;_YJOFtOZpSi*|9=!A(>
zvxj%dk<gRt&e|8U(8}fgaIr@tR5kjFO9czvf%;w?i9{b+A13VC4#6?&_%FCDuJnrh
zO@kg4lD4=NK&qvn*1~|&(keZ>5&ae`=hRRNrd(Px;i{OsyGu>FUXys1zxtL-C65YA
zO=8~&1Avi28Rm&Cst?i<&QcrbcenASq@A8huQO{nC_dhZ?!p?n3csDt@uZ*6b`_nQ
z__V-tL`+@+A~sbJ0AYR3pMa}ehTwzK9@pyLNaoEhaN(FKkYabqzi^{!D{?Dx^GiXW
zV*5K};Gf$V{teHOC$eG`M3v|P#Kjx&-yj!6*Oc5_&j54*)7{A3{(Y%WG&1o7=vgtV
zIQUw~TBNE}-i3m2Gr(7@;>5D?jH$>*#$C6N&2$O#1&|0xDft&2D)>!t3}|KK`wEy9
ztxi_RJg*DUeM1JoNC=i~($8qb2ao{wJJmho`5WLt?(F?Jgz^IJ9#0@<yb>cYUEjC$
zA#*bE11hqUJbWWCH2lF29bRB7Fd>Q);OrW#0e61{<NwCzzq*qQ@4J&STK++IlKzRR
zark8J){rKBz5Dg>2sJ)H`UzAywakBI3I2Y^@RJL->x|wbCl@Thbn~>#aca<)-s~EE
z^CSbQ&@@yVU94Fkc8vT;(nxT8XRa8$cJ#5CTL1OK$LA{a3d8_%b+2u$=9|TV33R{g
zdj37Hw>g>kA-(;;sUcW<{6vwUVX|ncq6(RGRiL+30KR|>zNL4$$@(Jw@PRS$pglU@
zu2qgcH<#=y`fRfncXBxR&l{x4u}Nz;(nVWFG!x-><t{+~9D!)3ri3ODi1{sOzXiyr
z(j^TP*Y-J~dJyDKdXL`_=0LR1Y1a>DvJP2dP)Bcc05AT8@#B3g;bk8HU_;pS<;Q4C
zr+F%-DDX5wws#qbbso%c#e5@M%tb&HXIEZUD1Lpg(7BJeJ^FRfRQO>ZPdHNMUBn9{
znE%H4t27kUj>YRoVyqc&#h*?lqP(J)Z$)stm}YYYaK>$fK+Me;#AB|2m&d7_WdnC&
z4hq;q;XNpHk?s~_g@^AX*%RNP27uZ45|lu3t1bQj`4%L8<OEn-gk~Z45~H8X_V>NQ
z8&SKX&s1z3G0N|$0zO73svw6&V4|$T8}p@yi;4eEjt}HW59@LYymbzT@~o@Q#c1lD
zYGY#LXP2)&5VV}siBKW#R*{sTG}gILX;1Q*b=M+6iUvCaq~wSnEw`fs{0V9OW$c(N
z9PkK$4uREJV|Z%{mP3MU3;M5_#aq*EF=pP}^9nR#D74JVm?+3wECg@G=BLD%E*KTC
zeF{3<xIAlNXR`bPT|$?VRi`Tg_bgk3mG)3+m5?QE`GeEB0a7>)SBH`(Hfemh4zip>
zJ|3r+`5~awbbN33L%S05(C1(ulF_hyK%}G3%<(OW?C?Nl=4a^`Am;Ad`;WujUmQXY
zLbgS)53W0Wd9)LxO0lf)deN)ZdP=*A?eqFgoTP%Nu)Ar+ZWs68l2C-^^Uha$UoBIs
zBXHQS%AyGN=ejMxfR;vSi?>**H~5Q#_FYM#P)oiv`?!i>?h^SWEdj(&cZ~3?5(3Cb
zO(_@P12fr!z;<J6E{5{F_ZaA9E!b>_{-|FV*N26JSKvWTDp^W=>6upf<AWACR#Sb^
zL2*+=FOBeJmGR{ygfRUZkh_~Js2TLd5%o-*nxTYNcLxKGKLJ7>v}^y5aJxpFhrXdp
z7@YgO{T-oeY<Q@WNlu(cU5UMdRBzCaB-Wek4y(J1AAzeD%txsVQIS;F74W_)d_PW6
z2!slfBQ46!w|08UX6G7hC6pOiySo!6I3Z$*b`;W<fSCF@=>XZa5`3-yEk*y2()RzU
z_a+W1Z<`X9eP~}ahG$n+Gz58?X(E)d1ew4s#=vdsy1YQ1zk-B{2<I7gf^)X7lqM${
z=$;tK?#)^RA~U`P+Z@Q-p_~>EL7CuB6mu#;u_MzPws>$?bjXhK^5pWxLt9Mn`>BeZ
zVw7Y1bQKe)bIe0~PqG(l8Y1{#NW6?QMd_i6G-W~4z9?AqVO|!nYmj@r_k#{;g165v
zM$j?<<ROBaVzPpu-2v>#B!Ca85D%ofR@2kjI#-h=lWL=rUwfI_kT9FCEXWdtH8+eu
zFns+?e(D%Sgf&=D7Q22SUeks=`=czt?I@4%$}xJX$rEUsr|oDa@wO_W?Wps&ir>pG
zq)1Cs?Gfy8dj2*It{u)V%*lBpfxF+;k*#x}Oi853NP*6DU`JWumpppL-zA9uLD}R#
zb^QNd`+WJ=xyqnSut#(!i+*3shc#kZX32KU#g(K&8HSH>pT-^C_0#eIZlCs!^y8IG
z;PT3Y+>4Jih$#F7i3y3{UI9iBp&d7BWbunDmA3d=8uw=BROSDVDz%{~M7-2N{CE@j
zEQs-PW-I;gzEbt?f78<t4`R9q*%-t6ck#ix{0;BvKgCg-c})lp9ET`~r70veEjG{l
z^`Yi0bNqT+XMi1-err4}xwwap*}*V5IB`nEe%aQfrg^HEn1UO(8~0MRE@c((`QssZ
zL9&nyrov70?|MSxUt>?SuLm|li`5mBZtt^oRzrW2t<&~8$XRM!=wL}+vd`834$~#N
zId`#$-N33g4TJA90eXF-)8b}~?}mJ76nhC(CQpKQB}wU0dU31C)}%_vHZH<J9)b8f
z+t)%DB_+tJBNBAziR&v1x0=q)e=8{S5pF|6JL7&SJ^Ts!wU#d2ucfK{i}n#k`#7ZG
zeDhrl=t`ZPv*v`L=xE~Ct6}JmSHl)xy~X0pXiV`1baH_8G$`;V2(kvS?P^x%+znQ9
znB!VgFa)8MVI|@b$ZDv^h6%bdhEdi%Q6O8PgWrI%{D9fdl+o7&7d5ETMIj+Qjp(4|
z+K3|Rkr3Dqh?F+;jXof4<)g5Ner}$qUa^N3J-hT6a$G~$PIFERAljg!q@Gq-N{7El
z=vdO19xd8?X(FGJ8$lb9Ibg%?Q=W9~E;q_kh|OR~`n+^}%J!=&_<_v2?a&-dVu+uQ
zdz^79aT)8;CIxvVA<23+*bJAY%<~A*iVvhibLzw;@Ir+)0)UYNq{x6U%#ps}q_={V
zy#pP!*3?Xn)F&d_fgUI2J-!q8GzU@VR=|3_8JBe4e?RHj+j|$vRNt(bWNuEEr~dX)
z*iR6O!6I%9ToHdqa|OqH8?^2(I`h_J1-Zwhw-f|YSusTZm&ovlNS=a=7X1yzhvS`k
zGaeP)p)%zr{Z-%X;`~6)wCMg%99}%$XvTv(HLCx%*+e-`H^H0yo%P#z0A1l*eJk61
zq4GzCfy9i+py~G>^=Bc~!RyrrUq9NR5b5_%F((I*MdKW4<Py<;Ts;!l*ifub+-Lt<
z*N~*UXW<s3Ywk2mTiW}YF-Czd#+n2)eJK9n)E;juM{T;8;^-iwi!47^Q}r#r1|odk
zBA~vu8ms&F4)6cG{%?s={$a53Z#ec8;Rm71Iu{;wO)desm6z|4cg5r*`xoxoErf4N
zBQ95_T#BLmQt=a2g&A9J)51O2FdpZx1L))fFE)g0VBejb->OOwiZ5k&10Y_BUH7{i
zX@KJ!JjKJNOb(VFKh@WaX4^N>|1c#1kN7eQ1tIKs3n=_@Xj30jE+fS)qVUwZCVOp8
zt8#q^%%H_TY9pAdO}Kl*&Y2bjbUA$hm@tD65^muu7p@PneuBuq`6!-6mqi@OjEnF)
zI$DBe*gBzYtBV#)`HLp2Sf5rw9z$?4Al16ttaY#_!F1bUx1bvKY7=|@cc60V|4T4R
zoBEsgo5RYVpx86r9iG9&xidwR`PYu&^H#o}R*1Ho0jRbF8A0Q6s(S}wb5*6+_Jq~*
zd5v+-aD$Dw=etH(AW(|{nHKMVZ$bd>-;iYZuY4!+&lyy6yI0OGPUbId@1NP5TB8a)
zL4AUH|3pLtl|$Xt)Wy@m9F;@C_NB%BgPn`HlY_m@OBZug7bjQX9c`;uE|#c#JWo(L
z<jt)tEM0zkE^TjP@1*YV(hS(-skxh#nYo&r6e@?5m5cKWb0=wgTL*hPb2}GQ0pK^3
zUOIzOIiK(WzpIAIA!}s={08tTX^p4mX7;auFL-WlX94^O=M(;4n}~^_{=UmUzyDkW
zJ$fdqAPa(f00O}Q|3E)sAZZX10wNM30umA;5;8Ip3hE<N)Q1mI@i4K_9}(ga5fS1M
z5Rj15Q<9L<k`WM4u~N}8Fg|8}Oiao4gpKJ5J=0^R`!9h*Mn*<OLB&Ny#bqKPAYuAX
z|NU$MVWT{F``|4+91Z9JHXJ-Q+|LdWC9t1}aKHXQzyHBKfCu&$8Ra1=8n8j-BhUjl
zc=!hh@Q8>A2*B1p!2g2~un}>nIVF*BRbL|0IO1{nMSnq|l`3t;R~tQ`<2H5je~3yz
zNJLCR&%ns^n3;!{k6%DgNcyRatem{UGj$D3Eo~iLJ+oKluPrRCtest4-P}Dq-vqo1
z40`_|I3y<aV_bZ~r^KX;%&hFMIk|cHW#tu>Rn;}Mb#3h(on75My?tZj6O&WZ-)Epp
z%PXsE>l;5dw+@evPfpLyFD|d{#{~z1|7}>n{ci*NyK!Ly<9dLA0FQutKQ6cj?!XNm
z8v&7;6A4FB75SwjE)AC-3Z7K-m(tdUwA^Y3_@+*ys04I8OZ12LL;E$de{Nv@|D}=r
zbzpyt3kpJqhXYO?JT^!ibg6dVC-FbG|2YQ#V*~$9Ho&4HF|vOOo2VLJVv9#Ts>bfX
z^tG@H5fC?Uj8$Toi%M27O#G-_+Io<zr05y5qFEom5=~axRr+})>`Sl6>8j)AR1GDu
z2LS18JL(#5aOYDi)hRL^;(B<gLs|EoxO-I@!&V(bD``E3GbcD(^{8{pSwmIE<X=W!
z{7ozfWM2Q(*Z92I73T?Ph*>zp!W%Y@)UO4I1>n=(PCG7f1VJP6sFHPYt*XorkW}V-
zk4@g@>>XgS?Y?yeC?s!bl}9RuOE;(TNKIItaW+YD_g5dfintKBEY}~*_&kF)Vz+<j
z9?#5jwMYjlo2E~-HacRuIiZk|FV3yZoVBgQRIzbJi{9Ut8yV0%*gosnEJn=FIadix
z(1fL=A<wNQ#c9M}`ko&Yg7rPz&NSxRn5rRYP0;hlFLRfs-iPXAYt>KmS5(JuxdtK3
z(P}jg2W5v$Inu%g`0(Qi-~t{KQ3Xtx#<|QX%GT<41{(3)(b@KE7kw+NtV!Bdj5S}l
zsSHlu*PKY;|B^z;k#{^Cc1NOUhd3RirvItQjIH32A!qEzy>>F&wK~^f3Ugzveq3o5
zx-T(Le}XJ73W5)({cOFZf*rro5$NTbH6B(89yuwR`0T{E!wpM+kEF#<&|k<b-G1qe
zb{*#~LK9M+J7cg}J+8YTH8R@<GbGIwpKwQTkmJ>B2$)g^!u%I-S{1iq$7(6<IeG?$
z1B8z9v{pozNDj!#avMOC!@E1e`FSA&j}N_OulwYKxWq<gK*b1;0@9p^5lk$2clfN3
zQo$HSiKzN|63Mi|SaTFvr$8}VBnJGw_0?&q*h%Ar=l7JpRC3w^G0lu7ze8g`o^%|A
zv$v4);vq#9bdzuIsuZFHdaq~wu|zf=G&pyP;Z1sTJC?tACxUDT%XJ#5rAqx$BDi?q
z;Bm5E>*(oY!*V{AI#_bir+E@OT^ax+DjrV#tH$_W`n={YsY26KvCP**yJ_5Ac8y0M
z)rlAf(79OVRHJ^|0@`9(8cV9vtGakTbhc55bCk;bFuT}h7ibGp#$Fmjt-b;~&_+p!
z`Pd@u!oC$c{Xu)Mta1hn&~0*iN1y+AQ_U>bhlypNUF{*>dL<rYieb}iIYEjrHxy#1
zJo_kpRz3by<VYFO_Gu{ILp<wX5;ziO(1TncISf*t1iI}fGx@IzjLt||1KBJJL`0Nd
z3eE4hNbJ_hvfXI1x+P%NX9j5*@7q|99b~;w%wOKO?<*|T-z!%y<{f-Sx`}Ub6h|DV
zDrR1^XW^@p@<x9iSGp-^Y#pV@mc}@FJuYFruo;&peWv^}q?y}J+h|*L^PJC@I&`Oc
z<eT;veY1?+!B_o0o|&_~=3@OHVlOE703OkD9axf)`9hp0^83ofZ$)PQvd1QIaj4aU
z)$Zrk_PA1Y%Ee^yjJ>Z7VOj-6<u;M)`c_eN3-hn%s&e}su7W<7%@3Z>XeM75-0d2d
zpV!u*B`e}?)ukj=$2B47PWrx<xlH>!&ibXU&eG1}TG;l|onzj5lZ_4cX+sQwPw5=v
zo?VL1)ZOmWK8Exip`B-R_NUs4H=67@GaoL+KP@#lFEO3^h-^YXO47-)**kqE2>!4G
zsdM1UDH48!a=<}wq5tAw@+8`@W8bzOd-feQrC^KroE@gd5$CM4u@3$5kMnfXiSgYh
zPu)4r6K<g!yv_ufqAj)lk9WV?c0JC-B!Z73qI5LSJmBoO9vw}s;4BIP>g5gx34y1S
zcnhLcNu~K+^=oObS;)+)RswqO0gYD=<SH+WTZQBTi|!_^=&Ie*UZ{xqG*fpGb$#}(
zJ*V^Q@)X?cFOVj4plOT#tQqtKUsIw571@L(X`)iwN>4!i{l2yvJX_{_qp6%mT2@)1
zBI={|x!_v13Co%2X;<mnFSg@8&ZLPyK~uuq8sXOc6xw^!xrfNCmZ@BGZ2&uSC2Jd6
zKUyg1_sqJoTEp0<D?ul;BLO|MQQ%1PIIFYiacP>Hfr)3?LZhpn;sm7(Mg@k6yr0yM
zkM4U5nNP3=wTxibtvy^!&41FL;v{%kXM$^FZ>(%p7c*Fy=~Kq$e8+L&lj9McRbTdM
z+*Ox2b+wgKxx>Yr(j^9Y0I0(<G(pH?cpAS_?upv4TR@zuHvC4lc@4SF<r~0;&!+UP
zro~x9!@{DY-e5<05+ma)H@SXIP26EfyGP#tBDVhbXW)wp+R~6Gy=6!YIznx8%CXN9
zA)yFJ-!tQB8AlvsCG*3`<}!jme#BoLG9}6aR5<ah=-p611keWqO7}@85VRYPnuh9#
zeS_3OfcX?AEAH)t$&cHXUgsDj0Ko81iZMKl<ql?5ZWGYcEgehu%uS9;dIe74bLQX$
zh=*8=@poT36<kk7(&8rGCdn8IwGBV7Q1lU+C$&tVq*IKLfOp&*1keb)Z<xZ0N;|^F
z_~$gQ2bFAWFRkV2U0gW{bn%-Eo4s7UIK!;E;~AqL3-%q+gPrX?$=q{C+1F+Zk8Ua_
z7R0jcOHVA#z~lwheKN1DOA!=uH-R*{J?o3U1y<$3%Iycs3ol04Gh+lPd$eZB^;h4l
zuW#_Itub4VEZo++u6nVXU&g6rRE7{0Raq;FC{(XQn|W;%^Ea!tN9Sh?#|*wsLDRYR
z^7T4rq3fAVD5PtK`31-PH>j0iS+_H^k7eva`C=`v%=>0xDvr)vKAkgFWqWJ2ll$38
z0yE!lV7TkhN~a;{RIkXc!LzZwOST!`^K1S5{STTpX<geYnpH6xv;Ek4VIN;v?)N#f
z908M2qkajvlvwi=4Ta&=bwp@o{I`zyH)|bMZiQw(H*$NyU_hf<(N@-jW^SzmrtNCw
zF>(IN;v27=;aRAX>5wITquktaM%m7*B2x^#vr+Gw4efAWO>M)z=JQF5v%(J*!o6yb
z3*TuoU+cT5)XH5?l10Do(B}E7T~Sp#WoHqikg#fa1atznYcG~1tJqh~@DPsJUQXNX
z_TTN=SUZwx=wDMlE_!L0@I>aAh2vULcghLolV?}a-%<A3ejYZ<H({Q;v2G+&bM*1^
zIH6X8Z&EKVxAzFQckkW)c|r2@2~i**jZ5HS`)#Y4rP3v7ZQ#i^hFBcKV19k7c;k&e
zn8wq{N_WlYh}-V<-6<IVG45c0Y4_}mXu~JlNkV9%nBF#fhGOnbZPWgFbFdYZBj}qU
zzu`bxIj=?z>a!!>z;!?$s|a3G*QgO!?|_-k$h_)QZ^>1Z4@}J0Lu$9*_>^U=;DDqr
zWu?}rYx7HeSb?@PuAPkaQbhsaKGAC4Q6?5tSeaEvx<up`7+&bwIch~V0DN6SZuKT-
zb(M946l0~mZ|UBpkoU|*NSq0@B4~$uj4!Q!`4VjJvI`B0tu3W9sffxYEob&?>GFNq
z-9N;I=zcZ*A$2CRLRkBH(yU!?5~}<mdp5v-xyG>uRiIHTM(E&s{&!dRgLLsxqv1o^
zr5pDVh_#1ZukD_h%7RYYCtVG!W|D~Th<u?_vfF*4;+T%5{FgbssuZ{APg&a2fQ*#3
zV9j5ex&F^TiV<a{y}F+tqWv?d`Z+~Fpe;+dxYDI!Olu>$dJmTxcvk)A<HCp$_>9D_
z#d}^IIAF5WAEdWk0yD!Q=h29nZ5G#qj-XXxOi;^@9C3ctkW(+PhwT@gLX(hR9<CWm
zUTkayW=gD48X;S%{hK$mLmlf+a`xJ_9Ph|3Y%_n13D19=+(Yx-{TgaYvl!<2DoRCE
zUla+n<)zij7#4A}n&ea1Fs**c*E80$;HnAMz2Wx4*;}v~^H~ozzl?9p*RXoo_&tqR
zZxXys6Q7thZ_RcWPVs$uU-%}!lJ_pa%N)>BjT3LiwbL6JDO##2Nl>Vd?bEjH**>~i
zn9IfAzY%pUQyPYMojce62@19@wh}WH)C{?LrT0wV^D1ng#T#a8dZ~YhsG((sv5{_B
zh&eTzob1fzB6J#FIsd7yFtVq)E8X4wC&=8O_{~^c_CBs~x3p0wW+7{}P~dvc_<lJ*
z<LzWY_0^H0*%=y<?#gxj+GS$%B5weIVr8}Nq|v(LztjZ3?pA21Zi=u>qs8$abZF+X
z%}X(xpdHW}uW+BBiCd1Ldv%9=saLqU&ya{enEJ!ZWBs~3|0aJjFE7LDeAK!G-|KOL
z%|J6Sf#q7q3}+2BNq?K-W<MxCF21fL+cS4MLM)7XSCr?I#|H3w#M8^#$K_5Mk(yx?
z<&g!+Lnc+wZrAd;tQ}<-Q*&T!6-D2Q7Ca$~yyW3oN!bHIx_8U=?)FLfPp;Jn`Ja+>
z9$QaGfBIt5SFdh;vwL^SH#CM|MK?Kc$n4!u&^5<#gIdKyD*q)-VP|h@ok1z0FWFEW
z3VRwYySuiP)ZtDLvcO#64a?oQ=A`7%eRL5s)$7vF(oZCk&TqYY-OOep!#cI!NWN@;
z=FYyg>56S{YekWs$GU5KzPk}>KX<o3sQczDll%xqhjRUr)V*nLScZ|~o%;M*s(43?
zH2ZZfP0eh*ZqrKj_27+WpfF26bvU2wV6FCb#pIy=ct!6iX*$CU_s#RcqkLde);sD-
zZ?G7AY^hOj_D1w}|0>ktC&;r20M>LDXem?-V!P?lEEpBf$K5Sgn$Lsz&xIRcIXbX4
za{$mMGM?UM%p7d%%?7k;u-VxFz&rEoFE{*odK{^s2y^4h)syw{6Bvsn-K3FcPL1I;
zl{j<p!9+rQ^UHE273qeAp1EW8z3@9oqmE#o(e9v`nY!|!&B*4M)i{)S_*@^-uR}qt
zFTAa(fbBhe2DVoZ618aC&XdJwS9RyVLEhI!&M%ytE1=KHPY`b#J}Q8es|K~JZ*1@t
zd`PW*4%@C5MPiWmuLw7=%g!GLig^vMVYg75_=Izk0R2JS%Pp9$q3^ECm0h6iSILb9
zd{6OuqZH44%PP)u>V44xLt4rDrpvRP$lLrATeRo;OqoGU=ltgdDYh;-1f#opX&72(
z+6%<y=Eh5fA77#*Dyt<<DJR<Y0d&!63<v88%gK&NrO5k_m=tq0wLDtrb}<6t)@lUF
zHi|IJdkg1jH+*-S=k+SBmLL2CvHob@XOodvE5>~0ACM<&FfojA2<Uu^qbciciolSg
zx)Gs1GXlf3`BlP{(qVo{>)`DVcDsAFdQ>#=f{(gs1kj7JO#HE4$ar#u-w`s#iJk}I
zACn;23Mae<kq?sM#_zbLy;(fbyG*fD72;22GxhrPypLD3FG>FBo=?wg;{UkU#^Tl1
zgge=w;-Ib+@F>^xoXfwI0kl|xoF)g)n63=|-axy^#?d~GmSA5!A7-26@m7Pn3>`c)
z-gcxQ;utn9gU<GBe@;%+TT=*a-Xi(JeW|KEFD~X5Gtp)a{fBq^gd-(_lX$4TLD+QZ
zg;zV&{r$I_RCa8VS}jkaz3A`g=E1uYD{r|x3Y7--YnzTWlgY)lU(B895KsCZL$Gd7
zjqXU{p1p5m8^&o8%7(bn%l2!O!3^3$j#`;z`;W?L*%Vkga4Vb&WQ1(BwC+fDUN+TE
zxCm?ns#%%Nmcg12rwz88ycy|U4jz&%1i7M|%t@vhcJV8P^#g%Oeyy1Q_%PjBLi||E
zU~OtPbRwjVA-fvflq&2qx8UrmIq9O9D(byS@YuwDCAdI1PchN5`=C%MXS^a+cJRv>
zxz-;2T>bjS?f$+NTUE8EWtvPMeaADHn{s{C#BfolmrT{zXMJ<nalQA@WP%wUKmRlK
z4NJ|Y;}!QoO=Z&K5VcL5`J8XVxisx%OeV&OronE7{Ox(xR~cx#^?X&6_Hnw+(A-Kx
zE?Xg21z%VDy6tnlJli|UTfq4<>+i=E_exFzNG$vh?R5B~SxINyY%Yl*GX>L93}XqJ
zqmeUN(%0XkoAg>sYJ%p{cljI*3OEiq4b%4~j<#?OJF2uszCGc#)rno7olME|f)WzP
zPj@);Cc_NcaWe}z=I%K5wG2r2HmWMEO6sc^euC<f3-lJ+r^Rf1!87H1mxWN<ZwmmO
zQ=@w0*F^jY$9b5Fnb7To`y4K$C3oYUFHWtoYTfH(#H#!=y^k#1LU)^Yw%;b{2%=$I
z=vSI!tobmbsg>2apP&bK%wrR_8%?Fx&mCB`2@0DS<>m{4w*h_6lFI9PL#g?(BboxY
z{wm9=o3^sBY(b1JPMJhi(+1toke&X8<q-Qg$~(k!>!wmK1fdS~nM<6W;40%-CvGi`
z^J;E=R@|X|9G^)@QUS+UbvVa5jryIMSATu-^fCLYmHuAwwfF($QvRTxo@|_R{%{!r
zG=D*)@Lc;RsH|xF*|>`+gU;fyNz!SP;aJs%_#QAVPIh!9)MK}O{OZ|&@;aU;+?~5D
ze_FNZSrU2J8}nfEc+EN1=FV#1^EulE6sgPG;B=0DzeIiXddN&>hnLGRww#v;g^QQC
z>n$+&cHO?53dhHC(L`Ero)>MM_lj12xgNWG4ucGz7vxN=myNQ;3xj!mHjk>~Y7Lv`
zzwJ`27}Tc;$45103fpnj?Z9pnH7gC(6qS_M*+|wpzxrw#C%Qw*6^@78OlnPw6pQts
zP|@&fy}P|7chLeq=-`B_MSYdNuq6((SKp~4otqodc%!MOYgb8{QX9VxP}utM{{)%o
zpC$QJ`G<NI?07ZSf2mYS217gxWHXh#pgsIB)1eGVnKw0JGO+jz^q>3i^Q{*>P5|7J
zf~(XMX!vUE&~;*yrsj2i^IU$4R)y73_dJdBx|!*V!RrpKpCIr>d`V?!eWSQ~ICReZ
zz1_rYeO&W3^PC>vds$s<Bk^Ue>&mRG-QGt56-ADr=tHm>V$A}`^QR#*>34dzh2&av
zI<(i=$7ZnFY5Rfnohh>NGMS_5`8yKo{Y)$QY?r>V%BS_3bz{Tm3qBb>&GY$_*?~?I
z+QVR{LQ?O_@84%hKg3%mgE`K@LmTRK^;i#;X!W=r&sG)^Z}*vNi4-K!W075Os~noQ
z%?&;-oA5^&9FRweC29qdaiB*iR3}3c4;mCZe2FF-gxTkwO~&KE)Rx37(__P)tT0*$
z2ng&NKf7r@nqK>+a2ksC)eG&DSxvR6NYARoCIhCd<T?I^*-;3u&(<6H?Y7tWR$gUO
zjDs40-fsI+VgzH;K|9Y#etBbN)dtx~*vdMQDAwT7sVTU>U=6&q^>VFORp<Q2RG{Ut
zBmlbBA^F#l*V>RJ<DlxR6b0A(+LEeSh*O{U87S-~XAgep;mHpmY<9}MG%b3%LB!IV
zqMT~(oM+T-VTLy7%xx<_ohLrxJ}hZeu*4BKB1Z@nd4BgQ2a(M*76s18y=3hJV@8VO
z#Cjt@qkS?+vd}xWvs5KL!N__O!(V!tOf1m5Tnuou@B&eKMdMa?Wbgp&+zLU`EZj7V
zRh8zQjKl*PzqcSVI6o!LxpQCZsga8IyngEFn`Fxbmtw7{mG)8ogtPy}*_%ftxkvA#
zHlONL$I8kft<22%<XCCi<eZuVkfKt~LP$AaD#|%^wBwwXlA2o1f@lsvh(ae#b3k)I
z6GYOIN(G#e5YF#Czx&5;t-J2J>wfQ_vQ&6Kyzk!6e)hAUy*Cwvou%3I^A=UsE|j}*
zGu+IFaqXv49tYvr8Nc^p(VPNY>=b9yj8uof6(+7s+$!^aACUywD+b<L#WC8UlH}*y
zAqM2ID+|~*8kQy>mm0V`*LWksRbbe1zq0xXsIXK_&~Y-;N=lwr3SgU+roQ^b`~I`c
zXbK2^n-F=QS9C$uqP(Tiul%$Jc^oXs!%6#G(r+}k<X#Z2g{f#Ed&vSSN6HY6U>xhQ
zaJ;<|<>^6e0zV3{2pu}MVts4#G&QlB3hi{ivcJ}7q5@(sk%Iwd@60!jx(v^x@Bvzn
zWfH+_!}rnT+n{5yDh9wl5{^Ynj4C$TyDS7S<4#&bX)nwKYsA~OUu3ov^_&Q$#PQQ(
zNF7E!v<>{}2U=8wK|H4iC#-yjc`PetRT==60T~3NCvpfAWkB0}BrE*()Vt(t{@xD;
zBF*$!&>O%0(nZ~Gz9XEdxXA90L(&_q#|PJw%2lRr$z~<k$FfrSnZ`BF8{wLA5E<~^
z<AALFTE3=<p=~)&^c)COMluNAuM#YL(Kx3O@=&;4%7HR97Inw0T4WAm{wZeOBZe-S
zn@25`Hp^)U?7^}ApTT6}Hoq`pDk#=DjJbk+i#Ygm7@-5c@Qz?iK!UlH7=%h=t+1eX
z|HUj^40m<K`ya!xkQk7pKrgOdo4VNE3;+IM$XHh5?TKi{#{L(*Lw1)a$967c%Dy6r
z9)7;eD5C<aLH*24S7~8Yv~R`vfes=n0%`RR(()ZqoCg(o?Q@Z<93jo7ZfhrCFE6f+
zb3$k`W_66Tp10}5ayj7MG%`{6&CR*M5@<0!$MRqXVa~Oa8!2c?0s*=gB{WG~`&S`h
zgRqCCy-7B!K33?0iTEb(S^OF2-q5>J%>|%(2p(>}&er(bRANvCd1501aj;U$Lh>QE
zL>s3t)1zrnoOHNZCR!(CwGNp<vFE-v=M{-ejF`T!ouJL(lXKRmp{2URckjeDQ8srY
zN*c$H--cdt+CguUpb7uI`=1cMnF^K1f91z;-<;~B2!(R7oauj$*FoVEe{almi2RT?
ze7~64PS<#DAtI@wL!>|n5>Al)xfk0f;}|WHN1eLlDyXFhj-PtBv@7W&2iIwQ?da1g
z=#{|zTv|@7g>3Csu9M$Hh5oX|REVUYR!5~J^L%%JmW4q_6jC}W$eh(@0ACEOeI)|e
zGF+@?`_=2_z~C|-FGRAc<H~y~JCNot6$>V?L$Qf~1~I(W>Hgn##yPItH>h-P^<ndK
z)&0wq-beBspbJvcWElNSGu3Wn?feNc8I@<AI9Rj+RKIEXi~lMlpKeL5kLHd*jTR#$
zI2li55Y??HiX1i1GcekgBh92Ht@(_2x`unBkSuTdJYL35#$U=C{?dOvxHtO9MJL<C
z?*xz@6b)o{U=N#X*LN3G!J(o@;}b_DE~-xHdt?F;MJ}nGZGAKHH7IjLwubEUkN$m4
z)<D%{%pb1Y=XSAexPI&hag#hrq{KwLHz220+2ytpkP=243)*RYChN$ZL;B5>Db#em
z3V-g)O)B?fXb36~G4AO_*~s#@hkWFWwOzZkg3MS*P7<;oU1_1UQoT?3(V*ycLcCE*
z@j9~xlOq%4jT*c!u1nC20fFQyt<lAP@IyK^39rvIKL!XzP6eufpxsrX)Ut%E)4Mk_
zwSFL9ukvy~;6B^eHTyMZ;L6V@s58}fxf4K@d?!LMz$-;bS)};Gh>nRHy~R!~)q+!)
z`5D-Lc#>MHLyUv@Zi{1;o>VP`FS^)Q|0pYOGs}i~_;(;{Zn=fVs`&c!C###QX<%Zu
z|MrXKlgkY!mmYU`w{Y&nz3egDw0zj!c%%Q(Hoj`o#z4G+y_&j%L@mkP^MJ@xT$ZqL
zqf4oM;)f>S9+I{+_@5#6{}2C{`f#6MArVampeMzo1l>h_`$1Xzb&p!f&M+tGHuPjQ
zG)ZN#t9nLf{noX=Q(}Fca}GW+$^3M|Dr={k^^5UW8_?;*CfnoPf1eJo)IG+z{>k=(
z)ls!ZHT7SVcjf90zuLWB?^g%H!4sG93R^C}RoJiaKK{X7a!lfn@7WfL&)=0iVZCTb
zY1>u)-9sV`YHQoFr|-On;^Wh0fe&4Ok96qvr_Lv#Hk8Z&5JmITA{X4L{_zB^@+Lpz
zc@m$ciju9e7Ty(GnI?WJxj}HHi3<h*$Ec7>G9`Bols2K_tt!OV&+*9AkA~wPs3Y=s
zOmRr+1Q1=@Jzzd?b@hX8Rg-b#DBXrad|jW6%LCA3e9Jm7gk2DsSXSXNwGrWcr{ruw
z{i#X!qFDK(P0-UFZ6o@bhYjaS69R-B2jTLE!IPmm@)cS{NbOxzL>)J?ZW(wJvc(iJ
z@aVCX#Bv?Ss5n*n{*-0CA7?<(EgUi!n}^W2RbUtcrM?6$7f<BjHW=)(6)y%I3@s{{
z&ECKPURxlnBZ;hXLrjEIMk;8S{DD!J2<g-PIU>@G&lf8~Zwyt@VV4RF1WM$#;Z1_;
zl6tXvam=18ntg|B+r8(Vq%Kl)w%R(`lhfNkS)kF~)(b#%fhD*FcPpQrV3FQ?-77i{
zq+-BGK#OSZDs-{gs@h9pVBTF}xr{wL?(vTi`;rB`vv$R}*|-^dg#A!YwWn<56sdTI
zLyIgo9uI=s;|lGJQ-3|=5+VJZGxJpXffGK6GBxgAe;(|@GbRx9Y@`g4*Il3yjS~Wg
zN(Nk86z7f<UAs7WouOO7vyd(G;^6QojMvAjys$AUMJ4Dy{7633K+6SZ4kU5X@yxdM
zCRuZbhpg(8ObSL7V<&>kZ;Y9CmwXc#-M>q5CWG=Q)c~sYZ6C)e^)rHUrVMzRGH#!5
zPPLA-`g-NDxy)=u3AixB6KXV}9n90!6fPIZxA_iGXN<)jR&?JH8CQxXg2xR{r!Wg`
z3hfhVjI`PxtpOb>Z3H@4$|2y3tvz>p@zq+pDs6hULp5PIu_GmRb5HS^M&ecCxAImQ
zuS6?YN<#GlD66+Rg3Hqbzj*jf*L!}kkEHFADUJpFS`Yc8{ez2aBF}Y?ny$V9qy3t&
ziAjL>>vC_l)(e1bN(wHYKJfP>SH8|Z3o8h#It2|6qF_3O|D{+O0zUHoVsR_JW&R$c
zv#Cn78UGr%cS-i#n!K}pGuJX^j~B3fH>eGFwMo<_(26I##SJiAkEr)c^05}ECV?wm
zGr~7d>gJYqsztn_i^W(j@b#LHl^vMoLJXo4uL>+U-o1eCJt2biALj-A=VFirC6{?o
zpAc~vZww5oOJUzO@Kxn?bEr7;`P%7E3xtDYmRpf<+zRjHIa?L3a^Ic*1bU{i%+WL*
zsc%3**gR#Rq(r~{rNmDNG~@Qz&_T2WB%h;58C*EAY-2b~Ie_IUP(-qWVRV9g7#L)O
zEgg7FY!DQR9XWjCW`P?`7nn-}^;}4pB!Sun{<e3E^3)Y~fZ33OsM;IL6MC4x(^qVy
z`aEuRxcpo~LWAKg#k)!0uS=J(Bmii(4DNsM>}qKsYod~jtjXx3K9%Lmmq+C%7v;EM
z8(@noIdwepZEYJx+Cm@Ky1DY_tGbQIL1-#!mGE~?aV+-8_`eD>h}6-A+^(1u%jbrw
z5&SUv9LZ8@H+%O;PtY<k5AajQC5c3!9Wdc0iFNhabXx|T>3pXSKRV{MT#@DlNghX>
z5s*w0dFu>r4NvJ~&^`9!WW(g~pL-=^1H3r;Piz}QYKHnzs8yf6&E?E^0fZ0ShD8g4
zb|}J#%kgTv5{+#PLc7!nD6@p}o}H7KzOy#b-86dP9IUNRV-Y{J<Jm~W@(7wW$-$;H
z&2XWust&!q{qw3AqMUVO&SfrKC0xbF;&B8jHV)eXG9y}laVzbmDsjJC^i=Anx5H++
zzS`+AwWLc|il5%azT+hMeESPem8dLtJgeO?!f9#=m2YKHL*sGoBDXvS%{L<p((YL4
z_Z+1eBju0<^`AiD(k|oVaZ~#Z+S@|x-%3J*tGDK$#|SUCXaz(`-|o_G=)dso#pgXs
ziHPf?EskRb9s|%2RO_u^*dIw?H4FC_>L#!oH>5oDd#47#w6=z=>f$=4N3-i$p7s61
zLG#`v&}%o%!q44bKi0Jq4V39e&lMY?t7;_iX~Ipv#kqeK9MTY6qeOYJifL}~OUJE`
zHm_}@{9^g|)oBI2zZ#wq?V^Kw+`UU=7aIxcVU{m}nP1Jz|AU#|ZP<S<DlDnLA?Mx*
z`17|u9e14WFUR~jsVAb|&JSJ_wHg)#miaiMD%iHjLw{(58l2g!X&84m=*uO&!KAHM
zwUANY&dz^Dp8qf?x+sNI4Ib*yyidZ3&Iow_wdxDkn|h<EakJDfd?jsW-$%57!(dlO
z@=TO!Ac*=|8v_R-6}#>uc2l`V-ekomx+Y{^WcPZM*fJ)O3;-*7J*Z9`<Jjv583u4Z
zO>MVFgs)%R%x)x?iV;<Rmbxus7U$0XQwhEmfNfvFHvg-T4KYIy;759z*z41WqyX)$
z%OdR6A%&Fig-f}6W4H#Lv?7#LPtJ;BWzeU(UgtuU6R>RJhqenAPpanldT{`x1npfz
ziEG#6gY!BY(~m=BTF}V4p}SxX*o=8GfmT&=8bvB=D2iaNR7)LY!0)3|!L+7dMn(!U
z7FS0mxPz5`Wu3#DG$1orERI4Aa_78^-70x{$Pl+R7a-UZ!>;H0|6t0fs?a!_ITY+`
z3`!`F>%L>57%l!fDr!!tja+QDj7a*;cUi4e*F1u>y``i_R8d?_Nktpf_4WWEgS2^-
zD!cl5?qUW`-J>qI2@hN;&rHpI`<qNd&`f55x7?3Nrih}C9RXzxh=Vd$P7QEC3@%m#
zT7H*bHWuu*VgKBT%*3MBxp-bEauVCzN=AJyoLe4NMSN>4K7`7l;?TSqm<Z%zr__FH
z1hnr?jdpKyt9%Y7F09D+My~D-9Gy)KO_y60ANQ8SX8cHxo>ll{1O(PUH5;f--0m6I
z1QmvaN@B+@!6)ZilUdEzv<8I}=wdv6P`(02{m1Dis$<Dfqq$N|9q(FRhu@Bp?AwKy
zSf9Kv$PmAtUH>UpYHGoz?-ajX(5tylcQzJ&;^09pq>;HPHANrd7|z6(W6np>s1RAH
z2x3~hOuPuvH2O>Xs3OrZ4TqANa;v4J#^<aFpkr|eySWz$PU9wVzhMX@G>cnm(a#C*
zEfo?&&*uNiFx1iULY5<cS7lnF<d^K&sw*hj&OeTCdPT?u7PBznSW2Ejp*i#FuCQX9
zxY43NebZS!@8#s%$X5&OUjUPDVK(Grez&<R3osz*`uQY2@*Yuj8{Rdc<w*<tR{?Nw
zT3{v3cl<PaUpC1u)wPftS<LR0&DCoEbts@GxJJ)`VJrkn5J8_WNbg;e*z>{gi(iZP
z|8zS5A2yiOSHj(`-E?A1!9<X2_1}L-xF<54qE`xHF~sFQxmfH|BrA%kwHu3Xv;20Y
zRj&ph?|7g`2KkLIr;IsqGzMeWK(<`GI2skzS7<nFI(rYC`?0&NrLY%f$Ul;1ivj@4
z0*i&Qp_QC&w*#J_!!R@0hC3r22`YUb{{s4|l}uTI@FgP=yp4Uq@QcjZWz$H9#w+5s
z8r*GS6&{pXk@4)+t_Mw(tS;GA=jW;cEr8?4;wEb!vlDly$5c4nE2UUc`bVExEI}ap
zH{vSH=z@co7622mR9jEUm&gsW)zP<TQIRYUKRg+M%rS(@3K6IRMrt6cm9Sz0&Z{a^
zjCG?Ruv;zU$=<GY0f;@WwyMtBZ*q!6*f@?5Ac2(J#!T06ZipCUKd+NFMeO2G;G1|x
z4E)&w(U8eAZs67}HpL*|NFUu7rWZuJ9(agvwdS5DQa+TvV@<*3iqwxSYc5yM{}oxD
zIL2K8+g2{DyGT?0jn;F>q!_S8ZJn(Kr{16MCBeo6l&kNXjQ}0D0*ton5ifjq|IDdj
z3tN7jg|$DILnd=cm4Q{Z_p6D;Y)#;cZ4l?T6C*0H`)(|8uD?1IU})_}`XU~C3LT(h
zJl|_#hD;23Qhu8xaL!BY`utA$wu~j4l+#VzOD%?t|0*1$ERO9=KforPAK&og!`HF}
zh~$y4&GhBMqp0E{(YWT0y!N`49)*7ue0cHgZM$0P+gI-eP){!AHt!qN&6nbtU<0Io
zhy*e#UxVB4xr_(?ClA)inrC&|;acwj95kdUgJb6qsfBVSt+;h&UgS6~(Fx%}G=nkQ
z98ZNEQ)#o8fw6)Bh1IR}m%*wO$RI;4x<KD5c%3(8Mt`-{DJxL-)wAtEyUG<?4*hs@
ze|~wQvmKu?7-jgdV$#hDNJeij-Tt3sqfgk-_k-(_RjG}9w88&DS*xw1H5f)C(SsU(
z+1O8O3yie+(Zg5`ido%SKi1&6Yf(MIAc4PQmcSVt;mb9I42fJ|tbMRS?9-|f;O(C4
z#Z|?AA!Wt|Ejh}Yqb&LxC=sG{s0_bW3y~UI;a9Ck?Ha~oR4Gwn_%Ef=MbO#YYCu4N
z9*=gtqPu!@<XT`9yb_b1;x`YVx=xZ^DP<O}b*yhj@l|NWl<#}Bk8x0M`pOMFu+Sh8
z;Aal{6G#<$HtbLeti(%7W3&Q&i0p{E9iaJS0{h}ycJa$LHkl(&<i*N&csrG}E!6b6
zdR-Qnbr0&fne%3lOfqHl{_*@|bHZVr`{;&dzG}Xfd<{e!Z?OH!2%%p8Qv+^$a5EY5
zufkO#(OQ7IYl!-sc~Hp3VoLu3@<I$jr3rVY>vbBP9}oY1e$Q)!uM=;sJ|`&{s7i=~
z!Fu19!^IgT$W{q?Bt>!@3$(~55ZZ!xSCNVITt;a^Z#XsvL^=-s<{o?~?-q;hfSbKu
zKGEwjbjyDv4}NjnyPcByDh;`4EbD;)55gB#QA>ohg%)ezJ+csis$3?X3`NbLrhz2U
z8h6KS>US|-2|GcA?f*VlH`x?NI2<nKh%7dDwi0dLfx(Lw>yP4wDT_ij!K<i4To}9>
z>*H0F7mLY?1G=~0@^xI7(l2UWc{gC2{o97e*tiq(8R}a#6KKgm^bk>cr@Z}&9yfbZ
zXVOKGGWL{Y9Y0*I+bSEEKxOP;#(K!J{)NV?!(={p6EwJI*nKv?YNVp5&DDqFITB5<
zYz!Kibo`w&>qNWn+l)oGhpad^jUC#DJj~$6z-aP$h<4or|G6&n+#&X@Jnyzzw2&hg
zFM*%wy|b<WRSaAS<G9LIoL2X{6E{t1;k@`FQuq^9Ec;b>-!kBVX%Q<<@=?%pvOL`K
zXkhddmrBO#VVBHGkAQ7;(M@Cli}yn%rF2HsrV*}K=1LHo3q1cT4@kbB3UjN!N8e0)
zdd^f9=$M=rJPZ;Wj-m4CFfk%Anz#*03XcXh>^NA1m+4@bIG;*HbmWE;EoD_k&Dz{h
zWIb;|P)AU$t&1oxnV2{YmS8vX>yB%ASglrs4@?_+7sa(NwtwNcK12Y`f4VmS&IO(#
z)6PO}!=|Olv2oGc%$9O&6Nxr+lstyfA5TLgVP>(|y;$@c?l!Qzr!6-zOZqh8J(2*l
z*J`WdbNH~|z6mX(HPo94KDu&wOg5U^RNc#4*zAJ@FNIW%G57RrcNT+ktbrR4-MHrB
zI`4_=Z+)6HCh-&kn59$%a-+4jmfIPND-UTPw8{btGV0$K0FlikaV}tJnW9|PvrNG7
zL}1?T=X?qFv)7oEDp$#l*N0Aw$BNOTs{SE<eU#Y$gm?ccY^l_-)3P&uvR;7cx1-@i
z5wPi6Vl?m*cSt4zBnuyLQdY!>o0o6zQQ3PG4al8%xrpW)qql<5_R~EcbZti~ln{rF
zqpw)>Gd-|0SMKr%;@RAWT{DK%i70&9G2?wQd-f9^xOmL?eSau{<}x!+&Jcm}=qNFw
zd6%L0b4a$SYoFWb%p1Sl;wF$tD1d)aD!@(=5yu^$e$As8EslSTTv5Nnx>7rL<onS3
zgvcDg`qGa)8lOVIVup(PYD0qk2<>!%N1D5?C_@OYJ+eEP+o(EQcPaU-bl@x_+$iO%
zOFq!pY+&DN)@>tDWQCN_FtVVX9>-wAXkc#&pj#*;>*2V6w(Hwiw4bt8LO1lbjMXZ`
zZQA`YmHn}if3v>ATF&P}jSe_8Qd6|w*ger<E0cfQ{UdkFmrp+-^_0F%5WiG?lJe+o
z*Q62W%ePU92js{F|8$EE8p!_7AzP)D?)v|Usyp88Er|O?m4P^FBRP2S=Pu*}jfG8<
zFRCj)svWS)r(;B=@BK^mPFrn4IxoO4fR3Zh$HCG*;QZYuIhCF0KVwhlub9^HcwoOe
z#>U+ET~|lti<!CaSKd=!N;!-)BQawFKh(=<)Pb$Tq^yx9fdn^O2NhTZG<O!2%g+J~
z6F_v$AnNmyU@<T9!V+tqAdx&110xMF3k*J|o5EhAaDxe!v4()Kk;G9}!<5Mn8}+wD
zZ~z6fU2wYcs}!&ayRw(E*lY~YZRmR6InIL5zyMp%In=V)lMg&de}Z9$1x$C{`_I~E
zo=u{6aA<tXFuDF&LMynyyjt({ua8ju{XldElUIupkf-Dq3?mFevVwxsyijj=!qL%&
zV|jZ#a&TqdP~SPk{+IF_cWHUh*(n~k{^$9CrpJBcOm~~d@Ub&5%lyc#Gbd7u#1`Sp
zo2;y#DX*sIyT~iKGfI*?=o26-1lQ|CfkSV^g&()B5<lUX+<MpSCKvyA{e&}v?|&t(
zC%W#klh*zCZ@C;0fYSGlc~N1_A9y?|kf^p25j0g7JFSCVxrD?KF=J`2Z+bXvd}i#|
z6m|mQyO=%DunE({u##&YcyayWh!2=ldLqvR$UDup;^fmL^qY|gvT-KIkFgH#p)C1V
zMr5i=JSbeqodJ=okn~ruLHIdW=kVg>mh~jHkuNYCVBP>E4?)-4cUtSTj#BKmgb|B?
zf-0PFa9N0;vJnLUrMbbN-85%^uT0K>nNof)jx|D`c*BtkG!2ETrHd+&KoC)idA?J~
zd+)+siK+ZP(E;(B-c~)Qcq#wY{vV35CpqH$W}@dr_w##?t?EJ^#M+a`H1m(-3=5!<
zn><6F2r1X~vw!z9IjvcO4NFa0dB1`L_C}0f0p|Jpeu&fKDttv@MY3x#fJh4@3k0_|
zrs>su34JW=&)@-^(Obgc&rV5uN5dz39M5VzlVw2cVEcAQ{RYlGGfATh=N8t#PiaX7
z>j;r_ngPV(_G|Af)|Zo}bHlLhv<RM<fIt7YW8~;$m)DD!)T?{{UUTlBhdixT4T#~8
zY(Cp?2^4izO7kr~jTPV=3d_s0Ffo$aOx2^k!YYA}6+j+ij}{f@fQrctTt6PVb_g4C
zy$jnPf$-^ss9<~&Gwza~2>b@cg^d>2qf##}aky9}Dr~9Vu_Neu#aFX%bbhccte{qj
zkqo~u>kuTNm|*t^30v)gB@_@C7oCw-#F&y2+>!Y+Hvnq%H6xxxtjjqhra@x?1E+ma
z1FfkoXPs=Fo$d3j>j*S7u#*uuys;NI>!4sI*!l#0#lS{LypSZgKM<KSu?K!~(-c@w
ze(UDwvzuFu0PulsD|JJ)z+=T47EC?h-01|Cc4GdBhEUT&Zs{LfVLJ;23VXBI&vyn*
z)UH!+`&R;gQ$+b!LA|m8vy#pZ8kSX=W=EM=a2u||^0iX0;u{vnHK+HwnG5QJV0qR6
zB8#VK(ER<)iQjq-HSBd3IJmXjnGcD>>sW8m`$B;1GDPE7ZT9ob6fAmIuwxc|{s`$+
z-ai`2(Zur=rQwB(1N90VvZ?Ns3j<N7zGQVTt!YUR?-*f;R~=)x+HRa<52q%o!3shH
z%_mU<=cJ_W<IH<sX5j|MkA+Q@Srq~svlP~@{tqSq_m6-6x^iu4m+P(IT(bhLtjl$m
zW0pS&tjkZR#s3L&5;PPfDQ0Y59k!Rn{HrkJ26NHFkbZnl+O2l1A$9*Z<b`m8xRyg+
z@vA;7YNLg5mPcZ-N*9vg+k@x8(21%)k47ba1+jr=eFE$iWu*}-gDn{?8N}$5iW7r!
z$!n5ej+oId?}OOtw$Xnu!H>_C@<q}XJ&<3+-q-BjK5=f9J;V>dx?Afv`icS{y3cBZ
z<+?s_26H^d(AN8);SZmTpV0!XMt=yR+^Cl|3M{xv?o<z+9wD+Qs6X#W2pLtIL@|Bs
zj>lgi;d|=Okj83_@}fe+ICXyX>oJob7z<;5d*v*py1-)%(W#CfoZ745l)?l)8@*T7
zCCS6*9d>#VytF;|?B<!Oh6evRL=)sz*}n=U?ihmi-B}#M#8^-zKg`w{$+SVA)aix&
z=I&vav3xhvdxAcP7jmH%>S`q;PPyxXLIWDQ6KFGk_Nw$bw~>~iMmC9_S1tO1hHCdR
zOlTN9Lu3|Xt=96<L)4egw@hbDhx!p{vcmpsFT2GGvQyu$KV*XvIE`RE?#OsUPD=<I
z1BI|@s(e2Z(;AMWHMU&1y*fI&1Wt|$kGeGcCVwZY03tdC^mSzHx6RbtvAGK`&*!M3
z=T=oOd01M831X<Xy(=Z?Q!<u(9(?p~jQ;wE@j~q2uBqj5Ac56Z!WO)A?@8|&%uzfq
z)v56FG_`vP#ztHX5r9*gmi$OFM0x{~R5Ux4PW5TVs78Gq)FOTB3pO^7t!Ht)*}V0;
zCJV!bXf_W+2SV&0qjtH^sJjFznM^MB`taS)D=Pd4-t=HwB!}_&5@Dy*zn$9b9P%{i
z3MdKI#uJ%^44O94tm+4t;)0?Wiwy$4L_?Ah>?r{lgD))+$CKa|*gZffwhZl~5+ZlX
zm2~T@uUTdFX)kUv49=lEH1d+fvb7bEOZL59K(<#T)Rpnp2|8Z0hQISaMK?!qzb3Mz
z{i9OE(L72sP%}>?0jh);_~wzDog7@00H~x=swH5mE+q2PkLqi6f6pYJ%)SdyD^0aO
zEE3r$DI=abki&~>EX^-2%ubfJ{8Z4f@C>WiMqe|y&OjI6*yFQG2j>9sX|*T+O~Uoy
zR0Lru5FZ9Gh7=M4mp*F?#FchT>%|Ld4{EoLrqL#@$^@g6;QU7@`fL@7c2u71UsqAC
z`U225S?*I&YH7~Wm;p%`Q-r#XnA?|DYz?`*4)E=ENhA}vN0xMLdwsjhcc1Nk_KE8*
z<SsXGYrY`osd%T(QFB3A+EISZ*>Jh8g!iTRQ)zcDG|nIP30X!lpjj?kF}dgeRq)P;
z8kwSJL`#6PXTr2M*2C+qkPVmmo19P33oI;;oQLS{bi1vv?c)~zkU*QrbC$p7h+ky<
zr|*39@qeQ4wAA>^YV-Oqpd)d?t~!qo=a6UpIF!V(hP=(av6pZe(cwr~P!-T}-6HW_
zxHDK2V59OgL@zT9&r1-J;%_NEXddXYbUjn{TCRegtI5rVZR~Rdk{m6|KLCU(tneej
zVwtYsDz*2?aD)-lT?m-)C3+RrC_DXRMQE~l`sreCY|85j`!v7YeN93s@7)^93{0aq
zmIplnx6DNz165Srd4CqY3NMP%WhKzS$?G)i8$frX=b7uV>9|aa9jWb)TdD5tQ>|tB
z6(N9Bo&$}XA)QW|v+z_VZ?+h0|Ad}9Dyu3Nj>LNYwq7-ilGOGRWnY1`5MH|_pldxr
zJKR76*o+a2lo09{#c5Uoay&uETdo5lWHaP&uX*jtOC*mQA29}NV;BU2Gjvr)ivApb
z@bn!sf*4bcSxn@oZ{UDi8BsD!y0F?;YP?O}XS7JVyMgLlzNJKI56K_dfNtcIt**Ta
zr|ex{r9xfisdQK#AdBy>KAR-0Z7EllE?#K2cV)EGS3WnRowHvc6X$_*0t>RLFqf)L
zkB-}f6(@b&y>b^AQjLlHQ8PIaxA=+cbi&|2#z9%Rp!p;bq@JkNSXgREh`M%bOnY=z
z_Jeaw`Zps+&nQOA1|TFAGXkgq!A1{kQi^D^KU_h_ljcSvC$BQ*C}tNNG!MFbNTUZL
z@y)#ppR(cIfEd-|`cr3Z?tn--i@3V?dU`mjn9(ldi4i3+64$?P@=uVPLi~nz`ti&~
zGlZq<Ifk0Hz=?(wJNtUn>KwmceeB_oxR&wWRj!-+C*9{r?$bhrn8PgYwFvIzZ5Dkl
zWlzzpmpj0cBzPnxKICVFDF2V&H~l#afwpq(x*bRkh>m0!gl&v1yd#%DF&wd32-IaC
zTfVSRw2{L|m$BD>Ka>H{JHMoO1~kb*1P-`Z?{I5B!)1Eu&sazB!Lo5Cxv*xKXH+sb
zY=Ws_n8muf<65KaCF$$q&e2RgJxt5QnF3BUR=0smAdgj}`srQ>FT+_*ls0ae7&ZRa
z$wrdS1!35apU-kIO=Fu!ck6Ce0h`aEDTMpZ`ZiWbpuk7J302apGQMxQk9BJ7NHM|Q
zs7DhC=ceZ2A~#t~>#$-)F<EzheC0>HdU*}UUM-jH!@OAcN1lF-!@w`+zl_l>8!F`%
z{<erk{`v)vtKz2}D8-w<AG3HK8#VGveCP`ZQ)&9kY<&JDeO<93P;1>ke)9j54UEzy
zBJn+^$>)l`kU-5pt$%s#yx_yjU-Y1Mi|dtjcEb}_ilSpOzX3yXZq)g#YGs?}_36%w
z(cp#Lc~6w)zV$HG@ApKUHz$%}SbkGhvsaU|wr>ecRRDpu0j9Ibh&_-==BV7mW?R@r
z|D1-27sRy=hh4>{f$%#`duj&`xVrr(=&oq#?f*a^<rVQ8EQd9ESx61OBp6)(PjTBA
zM<&W|w>s$bLmh2E9tmmk!|tD>DZOhN+qurA!kH}{k;^RZ*%ysD^lb6f(GQ%$<`d83
z1%w(Y!B~=RNe_Mnovoq7%2o1nuH_eRnyHHlUl5l+ZujhLD&KuHl5~g5wla`?2c$iW
zRKzP(VR_EAdX@SY67P&3D{6COz6=1TF?f&%$!s<!724-AgpCD6b*!*iHZ4||E#)9S
zR)ZX7YTceS1MaV;X7;XN2_o<}u1m<oiUqf<261CPP#Z^!!Vv6#r{0j+-^%;8d>0pm
zje{Sni>OyMVN&EfS{r_h=^zd^Y__1<03LdWkES}Zmp}Wd@2M@!XqJXDk@50tKKx86
z<mt5lRBRK^AX=ZKmJ=bcKM^I?95yp;2MD5mMh6sv8@C`96%?$?c*1c_18URgokF8L
zZ*mhcT4$BxzTQ5)5-!ZHU|Oc32XRpmAiSdb^s=A~^4p4L1WGs>$*o_wd^E;ZiN-wh
zUn>0w5B4}`crH>^f7sV}lXFy9&zm8b=R<MPX&)FHD*!iz-us~J?lc9Puz~lPsrBm%
ztS{d0*Xd>Jt1IxyEwGI$%C7WrI=jUtEg5bzTWS8s(HJdl_}MM<<mXKH<_Nj21?Ud}
zr%1*|SS*=Y#P$`lwl|Q%6!olG($O9*U?kBi|Fh8&Xm1g>Z@Ccjsy|?(D>zQ@SjxOL
zB%2MEzz5#Qfi~0v(JPB~HlfPw(wDks8g{{NfmVUSVWno-$ac~%z4>6S7{8f48~&TE
zd|<A!QYYcVJTc<VM*)k0re%rpUsv0Qdjr!SEXr2lgRz#Ro}*&D{7QfCgl^mOQJU$&
z!GQMx;tqWt;u2e>*~NkI>-N$#Bi3*vyB9C2{L7yQuV^AkwPhQ5Wt`)E7!r<X{vrSM
z=>UdFBHQCxTwH}>I$wP43m{Ry_W<pXbp>eu1vY3jz*yCf{f2Cs8kF;uu*TZ{jpw&-
z%lfkY;idV067z`2_Dz=M>x?GDjoA#L{qe;_`>QrTSt}1J<Fg#re-}-<hadq5<gWj1
z7x4f3jKjk(?yn_upDs*%)@*ysvSRvXpjyOvWyxdZL9?l_!ZQUg&DsHnIv18ETMi&2
ze5yp6&Qn$^`J$=h{wTk*7jF52p8c8WB=m?m_I1PncQ4#f^CU&#{4e+1+y&z$=lohU
zf=7r+-4$0~a~Ae$F46B9M+$hk558M^HW>10#g!#?`F7HNrfp{4`_*|=_@O=%84E-#
z-|wm8B+ZkD5dBoIwzEpbipa+smDoIRyU{zwp0?*l-IuNtesx~a*VqKzMLgkfe+Ysr
zvzzQnV?(Flk-10yRoMO3w$kSZfjneA63Ive5HdhcjNV}K&BC0j9W#luvi{8FW^5AP
zO;O6?J<NHZ@f}c{yB(d9;P=sLfsr+(sryI2;849R^xnTBV!;S(^NQz8FsLt4Bpm9s
z4vf>1KuT%gA;SLM55<JnzB>UGh*p<fx|t!|V4kuO>sdesm{*UmOEo^}8xVfA-p6eP
z*CN1meSODiC5kH+K;I2qtPvO9<*Gm6?s1_q>QEvt51WjSx&5z#xqww37uK}dM+%a!
z1vOdi8$m<>vwC|#Uo=yQ+6M<lWbCX5U@uAS5PePJQz2zhQ~i{@!#Qv}H{poR%AwwK
zwZzs6X`dat{!Zi*Qyo1F6HqGC4mH&))z<vYFrUlxrQId_F=cb9k+_3)Se>HSK5a3Y
zm5^UBaSixnG_ZQl=6i{lGKEG>6VAP>9h?f0GJRJX`WB0Sd&OK*0-6M{DIkOp{XihU
z#^iF-5UQ4r!$L;j;S04o$~7T%U57nmJ!|xR+=^nEcHuOJ2>**3bHy_j=@TIs9YZoi
zH@6juZURyZdj?;EKl9AsR;u5efs|UKRfzAqPl+{^TzlTE)y10kil`st4zP)ry7>5m
zgJL@TO=qe@NkYmRKKtHa3lf(9GE@RL#~7SDEK>HD@};!!Mhws3njWe((3681CPsUl
zu_LVr(oE%ZL$3gR&H#MxH*Ra)cN!#W+&3sFX3Rjk27nB5-q@R3Q9d_{Ci28ipSbQ<
z$MlbRAno?ki7cj_=XhUi@7#K67+LRwJ-AudD4Y9$m~RIQEunzjSRNTqjOycVWYP`N
zEynLV>sdXH6@y>8?Vo3JP>rwi?#NdR+3Onn9~^aBtjbd_uS<T@9>ZPP<Y2izNM34H
z(buNbfXpOOpMR33@_GR3+JW_KGx7#vW=A$ZMGGbV-nIy)hKE}nExg~_^juLl^q%IZ
zdiM#nY^PNRGpGb=U}ChnlcFCp|H1ou+EXJb>02V)!t&CyIt;G<!6A<pbfWog(J5tv
z-`sfiE4R0n=g(bG-`w+MUc^ejwzNGVA^@5|lGZcy^sw#zN0-v4FIJZ(-r4iM#-zZC
zbv|o8>&kJ(jSrd%xl!XMmuu_8wicy4wMLf}pGF<dR;%ebb+E4P_bbP*9A@{A{y%Fc
zTm3Zu`I$LcExn@QLh<8Nyvay8z2)t-hw<4FZA)nid_v2R)$!L*?tFIBnGRWw3IF`J
z6q|oIyj_j;PhFcDhmLp+mnAM6cE7>x)BN?D`XA9h#<x~2hhhr?0Jv-5(^VR!<F()%
zlQg&$dO3$Pp?N%iQ6Y_b!RkPK70>LFfbSZVIWC)p2j4yWiL;3QYwE=KiPtOnTG+NV
zq4>#0!gNIO0bJOKKZBcxL-QL-^!cT3C3;2S%4ggPyb)Z?$r*uBw-01pJ5}k3D1wES
z8;Qf#PK6|u&*+fGyep_cA8;#$OWdbEfV3S}4GMj>%JDs#v8hx0K+k<DnLkoMx0egz
zE&j<wD~mqSbcN~Rb=3!78Fn2_dsR3!=VIYa_R3T8h5}uMb;P!X`Po&u%Bn^hE<e`#
z#2@&$VcR2b3F6Fq`-}~RyaiJ1ortW9%lwTrk50m-*&YG6Fc+FBNcO24IqkeG;QBvv
zRX!5C{t7BCdOj97iD9~CeL>m8*V#2uBtC@~V$E4~Z-h4O%S0n~QN-b)UbSx99q)wQ
zOQ2Fy48tr+@x~PVUj;ygzn)?%U%USD{D)88*BYj3aeRK$?V?z&O?*QausN!=%-t*l
zz)e1IirA-oD!fk|Yv7P-Gld@?n>WQ8O~G1u+}c<S^;OBAn|1~)#)P_g7AUc=wIU6K
zU583ZNzsmwUkT)<;N-F#vWzzk7rcTkeE3SZCb-^Ala6AQAb(EKy{*@7aVR1TX)JO-
zC`3w2@=5XbF!U*~;+bm#%(&-mN*pv+ZpC_mKZ{d|xb`_DKV}8XBKbY!_1f7<X%wW-
z-TT|6z-YgVIRDKzu*bz8!|oc6_KW<qx05<8b4UdsK)GMu=Kk~=w%H{_5~d)<x0raU
ziafp7fj~V0NQ|;v7;&|AUr_SCn^pu8quuA1yiysyW|=~?KTRtldQsm<fWlwte5Xf_
zNuQT?0mV}*uN~f!4LO$6ub&kQ3WrHs9R5`>vjsk{(ye_VlG?h}F(gaX?0SW9m0;up
zPXLmc0Su$mtW*^vph;Qr@5vvSG8S>#DEhQdD{sZ7kAh~CsyFjlxgsk5C;fvGqRd!)
zgX%y^$eg-Whr`iS{9NzwF<nhs&lytEY`}dh`hx4v!xt#}eKEA;24C5W)d#}0gm%08
zj1RE<Hg6~b@+OJNuDdw}`}Co=$(5Fe=qq--u`rwAn%x!u*U$Qf)93VB!Z@HK1%cBp
zu3tib+B~bST1m^E$#1|vFnP<)YMky%0FNGAw2!iyJI3k!T$8g!Q(vt+>sZtWO|xaY
z#s>J$kAER966G&X4n8v!s>6)V4{$rboLBCCS+84Ee0bfO{xR_NSWtrB0q>zT)s|~|
zwn%jD@0Ty@U%q5~dGHPK$Pj7ojg}{~5W>j;z3I8h#p-l3-fn-=_~RJMbY-aMuM-t7
zezSPhOWtN~yx%0}(XHOX5M1b|J>?Oz5^qF;Q=vgb7gEmyxZQx<u5=H!7lRF4GPk7J
zHL9TgCf+&JqjtRo@{2jap<2UGnLa(R?bjpUj)&wNx>oPKLlVLz<(H-1D^B*zcaVr?
zAddtPD4m@57o>OB(|Zs0@4EbjS0!xQ->%nVrn;AC{_R71av3h{uA17Tj}OnAtyXtG
z$g#RbO9BT;2#-cgE5<{!#%A8au9dbXf&H&o-io}qNASW3e=dXg>Prg*w50jY_<>2M
z-tCpRA(yR_?;JY*3g|$rPwvU--u0;K-UXkxpZ-rk1;p5ebHOQWoilmOBu$V0d&c*6
zkrZrw;*UH|toOA7EACYM+^6~4E8|c`qfKAKt}MN(;Wp*tt#z%d8D}Q#Kh2yd`9&%`
zudwp=TlJ~d@Q7xWj$iL{I1PH+_bBc<y{i6|)wM5o_S36Z-+dzfy7NXCW#;gDDiBM^
z{6A>#dy>+kD{+RJ#EBQ6f|%55Ky%HlwN`v!Yvn>T9dEnkvk8>2BsnuaiCVX}*1Ds*
z;pv?NAMlL#5DOJ|Y9VI0u^_x`Bk+2#GeU`8Y`wa?$-z$+wh-iH!(+fIURqQ0w;)^C
zx!NJiNh2X~HVi=AwZ6s#u-(vK0ZvmVvW2klv1WVO7^nvKuH?|tb&ohlS!oh4Hnh*X
zFfZdh#niZ3dLz?Y?;Crdt`djh5?@{DOtm%H)|CX9z35KR+{}A8v&Ghe$on_eo9h}a
zH8mr^K0gs1u|p3iS4yw5wzec&+oRfHmJiD9aaYId7tZXHR<jwx@w<t$QHJDDpqITQ
zDE+$*`x@g>!@&hu0?#!(ymUVabzpwQ`p>AXKPY>}JdqY=IV&JIi~~?pRBTG?ce&<9
zYV_c1gL!>Rv{0_Q{Yzi%LTf&4I(wU5T!XBfV8aWM6#c8v*q}aYc3#+Urc_9vS+l=<
zD}<){IQo_RhmFCYi9AH}-X*o?6$?n`n*He@m5`7=l?tLOxWP$#H`15nsEQ?lz!g~q
z#`;|Xpk-aF8Nk{q6SaGG@`S8|FtQ}bk7ovV=$)tfG|nJtbkq!?k<oM07*rGp&a8OP
zNEeR5rk(;~r$7wJIJLrs2}m4A8E<*qIu0UpKGk~7&z`F>RhQ1!%2rK++W|!|Si+d7
z>Yetcn4Qexap5iX#AQKM3rk(b1fR@AF=UW_;8ldP=>i_l)9w?)V*ughlIKe_8p(^N
zWO_$F?|l}R@=tgQPY)Q#2?2<))|M#p3p@?6+wlYY-0Z%V|6a~+7l*Sn_m7U1rEo6q
z>nV@XKo^cGm?^7<>!|$ktFWpW33uUjxRW4fADbYNti63=07tpR0__=s>)Pduj=&JW
z_9nbcKy>fZ9m6zj_A`O#d@3#kkW}Cg7(%1W%y^Nqxj#!uVW;e3I5#bYuS%t?y%yq{
zE&VLjOJ;>-A$5|JONBW_v#9m3)L-lHq!6Lvz89ra9B(Jzs+KSPL2r9`u~HU#1U;c_
zH}|cqU^>6`_^I{74;@bj1AGoX>x>cCkhn{+QO`s+MzAny4y(_8r@m{v&BfA>4UID|
zeYd<xV{nPmVh#I6Oq9#aZVx^%h^l*?5ffIM`OvrVl<DcO58khcit!}qsPN#In<ZgS
zgCeAPSQ<#Lr`9k$O8r^lr{!ei1DH?g)v*)pWE)eL6`*x`a7=e3j}FhxuB$WB-@H>U
zW4JAc<~n4=f+PRv(am}Im-;WK+5+GItFTQ!#_zi0XU=@$scV3G#mwSf<LBf3z)?jd
zOB}57FLdp=Kc%*$UO6otv~elUVWeV{37?{2X{})5_In#?Jz!MpFwiYsU>$lGkWqQ)
z8xb~*$}%l__Hh2)&x%~DfXm1`7J9(QVHoAVeGnxjWi>W`Z2CVkns!OFuN|q<kQyW=
zSI@=&Is}X%+Fxp-EXI){92bDvsbZrFFz8tp)m<tmBSgKEt8Shi!|2T*wf&ba{S0S>
z1peOC^oAEL+`s*<m(njC7dq5x^}1ZG9}b^{o+<Tb4L+suucM~xc5k{(`)Tu=Lg);+
z#us>+11bBcvsz)9tgt63_)l!QY_8_LeWaGQ=0nyhN2I=iPpDz#_CVn@?7{KMjnIyG
zRLWiTaFt`=)5b3P^}y_BZfA*tLa5o%zhl~u{*$C$bdzx(i8`>wYwO5`?|-*{`YiqR
zpo2or^0!W2nhGxKWlFEJgMRdz;6oK>G2NjYiqXlg`?$AT?3n}i_J#1j`UV7Tx-2Dj
zXSPA3@Gi?7BccA6v%ht3Z9J>GeU^IqMTukgv2D-F(w+iKm;SE}qYafUu*c}1u^q*F
zppOQh;1Kff%qYvo(0g-gH4EkZE(K+UQ0+oV6&()@L!O+NpVDYvq*tC{hIDD@DxSPa
zxoO1R{fBkX%`N^Fh6|-d`wnSE$7Ou~K72Z@?-Zq<=x&f;-|4nh*3i!wW`U6mW1}TV
zwrl30xEn>MVeNj3dHwQ3T)E2Kk)(rgTw~QlDVmROHK6&0(;wuXN0z5EOZXvs)f{#@
zAB<PfHTv^sGP&|4yhN26v!Vt51QdLM8zUVTOBkOKjGf-TGMsO7afAn#(+B<jOwG>q
z@&G#LMP_fi^<r1ug(p{*KYYdbEmgY=8y(^O12+Fz^)};YR=MiJlP9sd?*SDL?0L?I
zh;xtpgNc}%OZ83pKN4p2W^Y;CJ<<t{>57`&!TlIBaG~4Nx4!&NT$R6Lc&*Q*k6(A@
z;-p<*%!lp4z*dppl2Qm>s>iERmz=xUx&!(cd(68;ntT-et?GWZsrgiOl}T6pp0xwN
zVvr+d(kjvtzZh91n(V3h@m(7DRuxnxDSBbizx!)Vmoeg7>so2D#$JtE!Q)nU0H~w-
z7=b^3t_S1r>#K_z`VV*CA63&CaC(Tg&RZluJ(D>@3k#Yp?(t)A8w@stHFO)AVxBa;
zwY|9`Q<KC?BUMT-wc6RXp}LMrSt~XfF(?5;kq7Km_;t7$DDsBfu9dh=oh!g04MjNN
zun8Cd#mLpZ>_eYyiFD2xEC5xTuVQyUu)MWo+uL3JcFJwZb)IzO<+!QNs*7F11y1x6
z@>p;~9Vy$yZn4}Z`R+8X@5Xx->~9SPp{y)QVw9}Him)EC0%ElL9rJ$iAiX(Hu8To{
zV=T2PPb0JQYp+WYLmAX8<?9SJP-u??hhoatY!N`@Q3}8OfeGn%)7gHce=Wq)g}8zt
z1^Z-jiee0J&nnOEK;`E<g0-Zq9jtfNd%aG-G1!FSzbLBYFk368+LP9T^s6Im(kdOL
zn7$j2;JeW>9u4yH4I8iWTC)}TMoMsXP65|EbIQniEZ73!+n@<O_xYrdZgWvP_%o8H
zJ3MR3*OpFt=7j;hw{E<x8~pM<arhY5rx4I<U*r%xrKi^n8n|UI80aGJ!mUHheRi`F
z>dT!JuFqLG!c1Y`rYUb7oPwOR=yRlk|4?UA&~vFphsRKx3H%ziUyFhzX0$7cRNG|J
z4hBS4G@pZdt*i^PfEcFC(FK(ED3*|F)#<@V1O~tBMBL1Slz!IUOJOHs_ln`i`)=gO
zeKMa%NZ<-lm+Y7hOqbcB*-D-L=MJ=c{sRYudNfZTHo-7R0?z;WQ}tE>2oM};8+zUv
z;hzCJgV+ocv)l02r>2=lpfO(5(W*k<ZYr3DeGJ?ZF{Q^`DaM-6PbQd=R+&hQ$f|^X
z&uWd9#Dpr9hg-C=R?%$C0aMYYE=e@CZR1jSxleuN3^j0)Ve^c+3`|%l`JpyFV7ptA
zVNbYC0PqsBrfn4IXW?|c;xY&#;lOk%G-B@C2K^AsbI2-Y3C(jMKXqDc)fGrEEWosK
zckLV`KJP2eqPb<5vSj8JYT#(!QD%fAD2t0sJ;}o#&pks{4;w(v?)Pcl32$P(Q7oEu
zr{aUQ&&?*y8v_>(_1T|ZGY`=_-bClkpt&SO)gq*$kLcD%8$HxZ2Bx${W(kG`I{_`z
z2c-Z?8u!;+r?0v|EOrDew+0Z(ZnyxdS60+NQ@cn*Gb^(k13;S6B-h^b9%<X3`y+oS
zog3XjJ>l`|y{DN~0sHND-E;3z2o1Z97);W|+zan-4gIr{gE(!eHCmv2x~J><iO*F#
zuLPLn-p|-+z2lbSN`!A<Af&V81k1{~mi(&T{}Ok?Hp5ckl~*+ACSW1@c}tIWty!M!
z;q?D|m(-fM;kRVrxHMI8*urQ>KAmxTOlyh%TZQPcwtj`q=}5?~3&#SFc4};~#|x;#
z?jCFOWf?1eV~S4O&|C80b&*pm=Cjq*PbZ&0zXw;d%dq_Ay`A3n(!Q>%!)TLdZpM&N
zj7fbWpVCf26(Jy`AL?foMcL8PghYU@ZeDAV1iXReQLybGtGLh4W3+OAen8S-1t3ON
zo2yU<SzqCJs3!-?2UO4mRJy0dr=N#FA2HYSbJ*~Bbl!}>?DWAhw}ZV`6#n>hJMJG%
z>$OfU#%8f%++;9eaaew#5}lL3H#KLA_IVIwi~UQ5E$o*Y$nY=FG4E)pWFeX)6+`wd
z1M#4_wH*|*x7}_k0k&`BAC#GM%&fXrM<M3#tk^@vA2DWTEo0f!*$UyUH^@Vh`~J-B
z2;+S;M?<?AhtmfgwY4uH;>9k*n>LxAT|eJ(C+$p*H@!Gvv(ON~G^n_FWhsq27+eEC
z_|IvV#$g+rQl~%6m)pnZGWCZ64S&p@BYFiNRy9&#hYT@b#_bljrtr(Mf5atiQ!X^R
z=kiE6ye}i}I>$9LjpP;>cxjbzyyfl!4`6d39h6qo&rbz(KPD+jV0fn_bFqBpMXP3a
z)qKS855aPIGiC?^Te>#=p7OT<JAHDoqijmRTTYxnd^<A8ZMd=lS-L2Chf5EwF>$G&
zA%juvN2M)@qs&7Wx}SHAtnFycb>4Tyitr3s1ZWGLJw{vzLRjI&_3Sk40fRQ^?Gnw!
zgjcPa38%1qFnMoV?2S?7uSiQUIBnJ%43Qw3G7&F8It4>iFrm>e5UG-1GPWEHupgoI
zvv2_rl%vWXPQyfIK9hAcLh+yL__2(m34mwh!qDRD@8A*;7qrPMsx(H+q$<g565nLj
zu&(86BGXF~$qF!Mk4jQ!4fPJ-M4)6;VU69t3VL3>s|UmFINo%hVR9ZqS%ZI@6|x&G
ztUQZTR&9K<V(kO)Ano4we7)$gO!waKe(xMc9QXvbP4}TW--m$|*RE>UBEzaJ<d@uq
zb(y;&<ZFPC85AbhMFI1MmjPy^W?&9sF5qBA_`v@y`vadG;Lt%eVn7IoWdo|z!a)*t
zsz$3I>2?eCa@0lqCKEIT%O^M*NqHhK7hT~z=vbPEej8~U5GCOcz0qRA>0AiD!Qk91
zeqgmzzu~4sc%8Ji4j8d$O?3z`!HkaGcR{|#Gl>Kz9=iEiT82YlD*vvXp55MCf^iHl
zzF4m#SY6Q9T4P;(AV<?xsemqG0&Qv{=+Fa?NX^kTWBe3^TUX=<M6O$-<>ZzWXu+(s
zrqnFfdhbSJ-2?Uy|6hDYZg5vzfsXr2pcrW%wnY81sr7M!Qq3VJev?!_8CP;5evj_b
zwN$I__+RY32{hDy{4YF3kw{V`TR%$@QiMWOvWKi=pRzN?WEp#=C|RN?gizKjL)M95
zrm|%(JA<)T7-onW&6w_||Gnpb&wb8w|L6JN|Gm#W&v~xSFq!T98S{OA-pgx2MvrDW
z@~z;{2YK@^+a8XL|BE0ti-Vo?y<{M4M9GqRnpoQhYf4)dKdN<ZRZP|co2=LH9yV*1
zfeLHAh-|SV?j}i!x$4-DRMjVTokty-@y?@XmS4?A@z6@^x|f!utfvi)2*IfjfhvpD
zegy@IG0)k7{iM~wPWco~)oeWDUodkeuecR>b%8tNsPI`kB0U?~UB8~oMGtc?tO!w0
zv8#-t_0epaNW4F6w8Y;V+<ACi1fu@J*_>*&pqE$F>R&>4_S)FC(LEd@WT$|kv89%1
zYdlQ8SjXQbb)quNs?j|D2VR4ko-})3Kn`Q7Z<V>DgM{#0>U>JJxb~4lDitz|IxYS}
z>vSl1PpKH<{U$RR6T@5SI~Vu9eE29eE9i^n+xCSVk$XjGX&UxhY#KiA+0^(#cscjR
z`Z$EU8n}Nm&$YNs_gTCLGLNzUJs|OYC`EDJ*I9B<;g^EP9H~w9-Hon$v)SVv2B#M?
ztY>3VuT8($axI~jJW{A{lx(Ssw+YR(%Rqv(%L9KAo9h6ND``lZ%RR#@l2UD>$8kFP
z3cJ|$Hu}@E_#KvVy@{f&+mp7hCBpYg!`}p~sB=KvU!t2Ye{pyk_tJEzqv`4&$kQMb
zEkz!muaovS6H+H|yD&9|wazCk(OOD9@qAoTRcNALXIhj497)S6qCy|J;x{+)Jq^c}
zk+M6x<$I$Q7)j?*O~ZLPaW3z4!?!>ERafKQGTNaVktDKB*N;FW^_N=mboEx9uSDzN
z4e6$_jS>=rkgmAXP(_1x!hhr?c)xL2<(sDG)5sSlC5nnOd`QZ`nQwa@f04?|lv1Pi
zok+vyA&%|(>-gcU6j=bQcd%EK2xOBgV?O`p^1-_e_Lp+0j>6`Bz60q7m;N2No-138
zvX#O34u;L7y5^aHVYPXbCvi&!=@V>r-*d@M2k#AaRioK7K8s~Z4sP?P!>>Ao<o4o%
z8>UCd&LVa1>mJ)k?R}qdBDK{&xs>0UX{^&HAI1HX;IXyQOiQ&QVuPnKdrMU(=rOZ>
z`k(Dz=mb37NhUSrAps)*L>`#ib^kE`$nH@F;>q;=5omi8Pb>~F;+%+5D=X-O+vQL9
z$huv{PrCm=xbRZWq3T=RIZUzw5#H8ELr>aoqvM?S4dPFG%grku`jYsLJpB?VJQCKh
z4C}3^a@QRN)Adn(;-b;dM#6;8ik46)<2J>k1kbiSt`YTnI(v!um#pd2kkPc8?|!!Q
zkZY+i_olb~l*w_b>Of8~b9macv&*-0OW%18a0L!|p-(hxHhq6`#$fyOYY;#9(Wuqd
z*`}sJr1UqY?qMBG6YO{U)dI)m(pzs&F-Z{!SiCAiyVYdax4D=k{=0!uQEzdWB->!T
zrSB9u)v0}UwSI3s&|0XJ1~niv>UVt_Rz7^mweTYO{GC3o3uokvnA;aSmN7@npBEjQ
ztT(ON9FY!xfu{M)U%xNDylUCDohQs3@lexN@H+U&H^dcXmxQ$e$V;1fG~+wU^Yo?s
zUAr*GNYq3&ph3-5jEgVZw;X>PV)aYhQV%qNu$I<%Bfq`!^j)~*4LxM$6Uy){l7jwn
z71iq2A4q65W5h+8gk$Z#i<~YWTYe|zv0KKGo_99hJtKIfViT<2QYvGn9LKENH58Sz
z)(<Z3l4YI4NRGq>_L$ezAAfecHgb5M)U(^Tb;fW<IQ(K!FWYFQM7pmc)vDnOnW<53
z=4(^ETSIm#w=>d9iFY3C^x1e$E}P87oG4yQgd6USR7^vi!ZP#gcA<=sS_*BBRlOjp
ztJUY%<5oh$@_vS%FxpEl3&LgE>$Xiks+m;Do*uY|bFpG{kF1Ly(c<bv9=FeXnscup
zd~$sky0=q_Gy4`PO35&S<MN+Hw(hw`4mSR>COgYfW#(rv^9`wkU+dEW9_l7C^ABXE
zQeQ^$%`Z|MOz;<pm#CUHcX>YStM5$trVOKgtGES2S`Fz7DRXRT!!U1wt!M(EAf?55
zKWjOI!M&xtS&OkT^U_N|!^`L?Cc`$&nU|~|Oetc_JiS$>R(a|W@<}vnc*N%@p5bQQ
z^Q&H&3Tb#C9XHlUhkZ^L6H2(0OzO+Q|H5pkc*<@*><ks3d+9G9GRcrro3SN4hPRAu
z=g57|vImR+>Et}&xVEQ<-Jj`N3(1GS-uIRND^!DOJfEI6C+v_2`bJTwIq@cOT?W|w
zI^C@gAm6<-lA&)jp7e-GQO{S;I~08wQ#rID8a3azPjZ&6{@{tgI!}nFkjkTC?~}PP
zRLKRcqWK89963WQtADU~S1N#5DRV1V=m}Sa>XKeK--l@3FqPvrdJq3itOBq;uppYL
zV0xhfHC^1)%c)l+T`Ha)(b*58aG<&QHF5JuZhAr3{AyPa?AWcO^0G@`r+HHLimrFv
zC}0cakn~!*{zW+8zD!%V!eZHEY?3k&R;DCRjjZS<wZgcdgL&*)3ix6LrpA24YabEm
zqNyh=Ega{f_SVpQ<ou5)Kl=qazO%1O;uMf%6`_I=wfg>z%p8Di|5(~|CjK2fqujg5
zz9;a?S_~k+w!p534ty5COAgWc%ehx+(y+M-MTigI&n6TpW+NvEK7m!h7ab#eX98WG
zZ+(H{k3J!f&@DfXo}ZD)MBPUWE!I3@rl>JYoGs<bd;YPyUD4YO8igCjLnExeF^$h>
zzLV?;?`sT>B%j}C8mR=ajp>{&?u(Fm)Uji-+M>^>1D>g)SYGZjS491q7KEO{=J=_|
zC-qB0A0u-bzW{yObUY>XT6Z_m&VlY-)*7(R5}$wf`brWnR-rg+ep1z2?QiaP3D$la
zC@s3njDOG6Y-fDQLut?WP+^bon#mn2m+Rw~E{5p}e&0pUROt?_%QJO7%Q)ZYKQ7vG
zwsCd<{3)<+HvXPSA5f(4A?JQ#W=DbytdW)Ch*nTJf_XDy4!sW^b#|}{`OC{COT#Q}
zC~C}u$dq$_F<-@FT;x;TQhUGhTgGy9@D%97OU{`@SWu7&QjJ5#Qphb6zm*wFMH;+P
zwnIiuWzmhPMYXA(1rjOiwH{{K?(NM46akO{d~n){Vk#6;(&?DB-)`@L;vb+Gf@wF(
zpGKJRX``BA_UeJwrRK%MxIBD{{v+65=C8ZsBIXo!Lt59JL25T+d|K4d9iExduAO1+
zh|h&*Sk%C_zpDNK;%TjRG=KT(y?h=bI&leLF>3K}h3Yk%XCb}4q*jN)$^|N)Iv4Da
z`8!xveZ6o{_THHxcn4{^%<$N*(H{sn`WmHW=;cP#QVKLHyq>>-gflPa0;r92@YYS1
z^09p0VJtdE{8Ns_qwGSgR#@964gry*h>)35>vCt8!_^H-t2Qp^@HfvIilIP=X=mk*
z??i(W++JE33xt=1Ld?WA<^h86$@6l;@-z*-<Kx6u>YumdQ!ZK6W18;N3`pHZ4oS@o
zlW}PhhVC%>39EE;*4r?wwVlT<-aayaStfnXr`FML!#a~uuOpd6Qh=RJ#AvNNTxN-k
zz*O@+-yCwwSZ0hIe`a1g>^t1}AW&;1J~wN?H0hL0$MlG1>(T+IZNJH$2tU@T+5=@$
z5sRQNjw-)lYtcQb(PEc7_-%}4jHT700X(POM!75>e#*~*&u+4LFf7;{=?=@mBCKE=
zfSOq;KW0xDC!b;1uTSDF_Lf;IW6-zWpgMSVo=~fK#bdO|Wsk;qC&=grPsAce*gTsf
za4`QF)FPGlW~djd9g-5x$!35F<<`n*0L}D+rTOK7STs9#ihe2m<6hQy<SHBo7pF}&
z!9*h+zcFP?fGiGO^`w}aQ^F5IQzB6Js#2nEw72NDhah~5*6Pr^b9}qRy<(ruU0Bf5
zGCLsW=hKt1o0OkfR0W@m#l15OD+O`AmlT!_q5;khv1Re?)(1wx*^)t51ca-OjPpMG
z<^b!I-(<i#hQJ*PH>V!>{-We_Z#iuV`5|vZ<+ReB$IB@eQl2S)IR+k8HWahZogZwG
z^|Z|bMh^!S{jt1}V)ig-gZo-7a8V#C_Q_STqU)ja$Tonuc>fvuZfm;t=~ugJt$~mu
zLS2kFTUX884;&mq-R^oaP70$h=3373E3{w=Py3}q`P#({*yKYOpUZt0Pap_+j9z<B
zc|B(H{NNe*>@AC)*jfFUm!|s$xC5gh>}m%VfN`SF%%$O_tR4O6j~6c3>Mgc&3PBd=
zdF)GHy1IT`;E=Ixbo_P`%r8@;{~at9-a;*&NH>SX>-nMhU5Un|iwED{W7weB){QzJ
z%m%sAn#8lyw-t|hU4VzfJ1<2!{@l`={tD_Vyl7P*U6|_St$>`{INpEcwZAB4v1ISs
z56S0$AOqSu%&WXTG(V;4V@U%BbpLyJA!_|3J!=U+hT=`}j!^6`BT*D_PSe<UdH2x=
z)FT*yG>o?=tumFhyez(V@GTYkcx`)6)!@r*9QOQ7wMrQ5(WM@3UZ!zPV*6dOE@R(x
z>#4_thgl7S`Wo?y&w@mu?P8KGqs%LBoN~?~w*x9JZ$-f}cgC`M_}k@l&nX#T>eKKx
zHdPU0W^G-XVM{+NyWIImhtCYx@d4y&3H5Nh7~fF6?0H08IgdjdMxd+2dfN9H(}Xo-
z&F=2nrE*o+<}1DzB`24yn;Fu+Tsht2{Fvg|euy_tp+YgIIX>G1$mYb>X$ma}iwk(Y
z2!(e%Z~np`q~?|V6upL}p(iROwr;Z8haJ|EhkOw|AeGWEm^|h==nRfv`phAzhT7=)
z+rb(&>*DKGv@Cq+7@wGNc8<}~C{iUm@cuNI`c^fE1j36kwSG24EOG{%(GSr)_cEYZ
z^)x`F&9v59*(29qSYF{zID;Q$^GoOo)+5PjQ&l{#qqurb<_d&{L=qhUOU<Y5$Glng
z9*k1MEVt0Dcd|>fL&rPN%k8)>s%&5^WEYc#oYI7SjYv~vTE=xa!DaADc%NPxF|%;|
zeL0#-b(shNo0#v$D8{RiGzS2)^T<E#FtncZwB`^Dg{2~P(=pS;f^$>$s&u=M$oiZU
zN%Qh4s^e++&2FOiB?h*7H-EPP*}|_jjd^FiM7wovaG91b7rDA+bxckH(Z#L)$V9rN
zONlukNQ28}z<r<Jp9KAthAUxVK`Bo5#h~eqFYQC_jlLTRuD5c#m3XeTiuKqM?3-#-
zYh9m6#FkA;%FBG1eYlFXUin33zg-6eTu3O(9!_pdLN}2V{5Gb_x1eez4aE9|rD=y6
z{CENDloWf08W(1BG^l3%-BNa-wVhMeYZqCAbp2@-`Pu+(nRPDd)i&!?JPCEXvvz&D
zDc?hZmX+1lP>@n~EfBzfVCnfD0A2iUqSQ#|si9Drb~BJ{@O2GD2iGAgtf7(LS!{Mj
zx*gIH#?Z7T1Q27vWhXi*@vM=Q(Y)YqwDNlm^mA}^lY@#qtnLvQHy!RkO)hJgbgG@|
zCfz448D#7gvra9S!*)%}g4AnrW=aC@2jpM<g2P+G=Bo;RDRQl%k49cC1b$~B2%e;*
zjQ%1hqWv?OrMRwOM;Uk+DN89ga&m1OyWqHDbU9^g$%eINxCifHonhV`W}3R!4%$@&
zz1SpMZuPLXpxk9f#U=Vu!B+)4@=jdhW%KUTp;%*@U$kAsUu3)kgL4m`T@q|eg(rM(
z1LaWiA%}sxKiL;NMQS%R&d6}tjfm?r);-=K>5>lSXNAZXeabhc)kk|PJrAeyrn*Z`
zVq3ON4iP8q?X)LYr*;SjBh_oZ-C_7ul=}x0P{Qlw7B36<MD(MhM4aKme)T+~qcHjw
zwBFv%dq!xm85hVc@bzt~zC3X8>5|HYu(f#7U$p<$e;jn?!|0iW1LJ)nnnLc9Y`)&F
ztGmQnuSgw%FA?JMj;X+e%$Artr*2=%@0K-|dmU}B^RRhwztV*Z7nD=OzRP8G$P`8z
z&=-V1?U)_tl63StP=Dy|KJ$A=B=v=)UPs$<-<cJO*5sP^_Vbg@ork7}**2#dv}caL
z2L8&a5yL??h^en2_+I<(wL$)^-$#^u+(^_h+SJsT&!m=6(nD&*>9k+TI)5OVd&2Z^
z@r-o_tE9v`i}ix1uSO@3|DnW%JM9mJxC`%H7j2Ieawam=LTfg!-lO~N7{_12CK$eT
zw;;Jb4{!*MvhveMzpA|W;e~lx+)Kak!Yu8?`W%T3y%?DJaihV>3AHaYS*9^=FK>N}
zZ*F5h31(F5!&pO{z%NAB5E$i5Ag~m^^EMdE|9Qqj<0dgBGq_=6Ba#sO9z_lx(6!@P
zt-zvN_cu%vHn4z4`op@gq%Z%>g{7&}HSdSy$9fu~M?aI60gZbakWrMOit~&X!wTl=
zS?PwFU_@$D8Aw6G2;=tcRNb9Yl!)N(l02ll9J+v+9YSUh1%aX<OeJs<j}56%`;D4n
z-Kgp&MC?u8erS>M;{LfX%%bQY2pLO7<8D1H43$c8@vz#p101^<jM<?d@s%sbbmduA
z=I3{;8U28bm;p@NO;Um)<aA?)d}>umnX4{G0yvJ~q=eJTdee<kWi4ttndg8OUT*dr
z1J^j#t$V)*x5Ox`$L(di`=rzwq)yeYO=Cm$HtUbQS`ZR>YLDE|>`Bk~0#er~pA}!S
zM8daRb_0aqh7tKMua$MCJgax~R0QykI^}4_yZ~6c8bFjRxTSR3xt{=cHyA;q_D7Zh
z>a(QG>6a#ke)5{5ySYx~TS}EnFj`shn;pUTX3DBPAMnVO;0>_lmU^kDV4IVqV`Y6a
z)7))fbNTDjA!bYY6%jk@fEWJen`oP^OTXf2#-(f-Ph#VQwf4krxr2`n{2!;%5J8gl
zZW>|IzCC$5$FA@kn4{e%?AWJIj2`qRi)J7xH2^x%Bs;vA^77|az9)%)EhV^K=M1UE
z;jl^r1|hlE^({mReZq5k(!`H+!DnrG`N|a|2fR-TY`MS#gf3c{c&2@&l7zWp2T8&1
z*-{x_7M350ag`Lhi7UnvUxB(DQ~oo!5N_M>rh=LVb}#EaU7`;YB<we%YmNGD<A&_Y
z&LCTC*fML)*NfMSHLL<5PiKC0gbS6H6=mgHD87WNt^n-GmU`JpHe5U-k`ThEKUh-X
zFroOuOU;lqKp9mo?e;zyDCmR<8pn38fVp?zsoZM+NTS5lb8HXT$N|ln9^yd7Hz)-C
zaQpCb@4Kdy@!s;)@*ig0k(Vjh)~jj^Wc%2?>6vz*%*BkGiOcD`XI<5c8Y)crE`FGG
zctuN+54O7Oq+zW2xMQMN95lj$BE||sOXg)BvxL2q@<X*IXClTsMs4wn`iy>38@!)&
zCemwodpoOB=a~1T=d=e;gB^655ZnCtHMSST{(46yq1VSZG`p=SFCHb(GU`{<n1)}e
zjVxt#S5Zb4DPIZgeG2AiPS9Wdc(xF5fYTowOY!clznb)N3=6<yHwQt7?OYk=;?Z+s
zfwO4HOlS<Ey?-@AffSap0fo;h#=f6)KzoO#N~i1YrcXz?!~T+j$-z-FRDqPaJ)!gU
zLN*=koKKb6dc+dS_FY-I$8pW<nvb;Q``xfayx7+|!jYeOo<k#QYE+qC08rXrb%|a;
z4d`jbD8xSf>Z87Bu^Uhjdx5yXzAh=8{ravMyU24r-mFL+`lolRYWs<w2dBN&ZLb~P
ze{A07i&VNrFhmbx`K8~mpW`J|vnbHEqkRu)JB;d~wTx_>!8Q6OZ8iiyeNnHk>-ggF
zNj6Qcx4I_|{EzFJLrbIjb59ONnlJox9ec~rEqeTdB+sqa<>Yi+?#RM-8PP)!k*Cr7
zT<1bQ$Jgh*Uv-uivx(bHL7Ye!2q+LnPbJkv`7S>ExTq3Q`J&kSx5~qYL5xC$yi4m9
z>&X}hPycktog-$wBO^Y)?dL}q%o6OJ7o;5Y0<okpMmdYd<UoaWCWG#}=clB^#<$di
zxWkYp_loR0SdBQu+P>SZ-m4j1B4@8a`b_jKyc7yk)l`E&8DCv|BcH8r(Kx5ia00TI
zdXzIc?@kYwq%GS?*df}K4jnw{X54(wkmGXIE6uwLRY&Pf>vpK58#;$63U~LW&fyXd
zjH}P)9(MmABy(acQjlJv9pg7-I^vdU!lk!s%hTu8w%M)mR<njB`8w8n+|06!9+SUf
ze`3mJEM${p8`+1H(@?4egmVBnN{%E~1-In3wuc8ywaSMC3nt=KpWZVI;JAH#7P#9T
zY}C+>)pE;v*fNYCICXQtr7U}LiGXwB%LwFuNzs1HG_IVkAB&Y=O2d%6^8(5af>2*R
zqg{Qe5B>>Lyc+Ik?o%C!Jyuc1vIMsXMeVG>Vpq?^%&sDomKA1<m7CfKt4@HexWVdZ
z+&D_lQV>|y$Ds^~EW2~-X@nUfPz9}6(n3D+FPg%H6*S}_8oGtOFcMP<y??9GF<RD#
z`<@QQLDPk;$NI~9c4D1?NE|djR8K=uxJTvjK$=+bLf<P~<&S*U3LtX}kigK7HjjO*
z7%3e(I_8z+F6USGAwJ3mwvPR4vveb$Z<(I>lGWAaV3azb{H0Hx7;>o+oWtRzX7K7P
zTiPXGk{UyM!*Y$h9&D)gl4UxLn+P7l6r)}&0l6svQ3Vma?pf0{qM>`N?Tlg?5CX~w
z>9djkfFKZdiF8Z4P33iO52A%yP$Oz@aBs;2g!JUmq-T#m_uzLMfTrnlpuP#Yqsue;
zrkfN7U2m8!XRQna`hRMxVD@rZ7jC_3#%E1fKNTj^vxy;REO~%{r%^T)eif%T*pZ?R
zsxl}r66BHX(!Z;>5!gR5BTTqr*`2W=CqcHs>}lA<(r9WCHXf`q42*UCiRgJ*Xt!0C
zz*H~c9Ek6>fdzl-D8%2{^}PLPjxqn`K;g;UtWh#vaT}GhSu<D0N-0MY5%;&ys6P;T
zS+>PcaMY&s9uXSk-s|73S!~3t_c*v)CO$t&3V+>bGwq<KcPze|W9Au>R%T+RE!z$q
zTGF3PRSwH0%w8fx_o9@Wnj|H2&1ng}#4^!gWy=$IA8Cn3{rYP}ETUXPC>=BLvx1}v
z!XLS!NMhkwoj{ep%zDQpz6(+E2_Irjq-B;hfc?R{tn}!#8l~(nUM{WRr~Saw?a;Mf
zAEa?OMBkEPcN}5H17y~vPB(u%KH|aybx2>)OCAc)p@pFNp#{u~bh*;d#O`4g^6%jE
zs5^ws$-Csekt!1al_2pjl?I6pRNcNh8nr~ZTg#xuMtYq@zQ3|%7OyR&!h1BV;S_In
ziMMC;?%uB+@QH-(rBxoXN;66RFl0XdOZ#}_O-g60i86!tQ$spUuyn+7&q91dgXXil
z)y|R~X@<V5U#|@s(x%8v--P|uSmL>>Tw5;<xae=SW7AWhD23af6WotOe#^dGdUF6+
z*8KR2D?1CM8m*xlD&g4ZsFTgro#=TJN+&IKB+3R&%cgr9Ill3a;-@5+&ck!kFCyZj
zm>V>~zm1k~N?xqIrnGC#<XJ#&BxqEDvj}W(IOz90!>_-TxW7)=pHcg=CXt}|n)^kk
z#Q|W=MCDz$nPJ{j5~`_rROyl#`W!i9!}Y>b=7V>P&gI=ES)mH|+aKDtdE>?TgElzr
zISXYY$^{|gx)-<$An7Tw!Q6aLpT2&|?e^?d^WAx}Yx`JNAjWYwTH!ON`3-%p>MpJV
ziqI9QeW~~4_9t}VvZR6doGkZ$#b^KfMZ@I+KjF`gXo^>TD*q88W-<(uljAOY7haIO
z;{SU;=V`ttx{&Z^ari6rG221Op*y%3!v+guQ5Abx@wC%O`QA4O*0DzRm=tFx-Qy5*
zduQ>l+loh5Bs%r#BFa;Xx=SJFl8atFhx|}7v*56h`zgLJQu!P6BAgxjT<6_t;+A2+
zLcom)cFs?;Cr;mun+nrpd$8{zMY7d?88k#fDlUx%E5Ft$=@Xi9;}G+=?7qjzR*up<
zATutMGiq3bKEuw~#Gy&rpgaV=NQQoP0)ihJO{@JTtI_yBkWZ|YbtDbWHqV>LRGh_G
zKXVu!WH>lJuBp3ie>6B(qF?gly^oDHcXR6k54I!u>6LKyXgN7=mj*^ne{bn|(mZjm
z{jZX8C)2pX-mKJ2^@XsMFDcw+1{f_yEGMwU#+udL8f=jY=NGy%2L$<Oj@vhmT<3VM
z#}jIn%sl`5#IHenzYG)4T~WM;*$xPo379)K7yHq-Myf95=p81jFWVyj(HOitEIwal
zH>l|o=|S)uNdU81>dl@_0>h|&p6J7RjlHmP^!_W;jC0*z%902nlp2ihm!+$M^Cya{
z-4vv7HSqg~h+ZG8cAW@-?ov@i`RydHL{tZ2AUHpeAN#ZrSjR+RwiGLSbX*-Hblu$~
zLmS0xXYG)hFnb%!;6|d;nW0<JR}|fC35~~?#0*BcZMS;|_xE2;2NX_w=j+-D1@GcQ
zfFtnUB+lDw;LM0gA8^?KA=bJj&<TsJ_rRrL>b8l0M`)m>(@a{g0@5~!GWzIu+jO|G
zE<-xH0HMp+U~Qp8_VV_)@-+u#H`_>K%}%a`JyNR10wv)|*a+1h=7dQW(5GrMtn#5v
zz77eTG1~N-u8y(-O<HrGN0b641!2RIVu{mvu7R!<7}`x<xVa^4pQ#uYKp(H@+r<7A
zro-9g8kO|@Gf8M|$ocNKJ|KxcVFvdpmq!LR!2XJzV;RG&V^RO4DCRWgKgMc=8Q?;c
zfjVBr&r?H0?1W+>!e+bzfHPP<He*lD|AQ9%sd%dF`iV7*va-Dqn;Ft?o^V?Gvsi(s
z3pHA2DDa!KK$$FxZc+xEhE**1Tj$*_?f&vQEI)LwKR1JG@Me!)(&55vvC{DsLG@dk
zb|lG?mqby~;3hR7-e~fbbgd#8M|gq=u`KPq*PkbAG;&JT8jO5vjo&r=oXps>Jcp%~
z$rXEh0>FCTCLjq0cB`jlD{KxojMj9M&Vhtqdb&xEXo?>}1dU%HXeQCj9hQ--Gc`G;
z77IsQ243(KIxM252+GQ8J+`L^aZibF>tLYYhi08A7`n6<*b!bf@v|Xy>Ps&HkhX3T
zX3*=Hh(C}R7GG${C!52Sp);F@6BE&Sv=RZTI1Qato{R~s%sKC5_c8Jc*Z}A+_1~?g
zqCJ0ZY$;NW0dHbLpJDxzb(;DFSX+75cx#E&#4cDOTiEqA%xFbu;61Mxj~1>%U3y_c
z$pag}A4mup7VHhwZPyi9SDoe8oibn5DyuI4C3q49+mI)-XD(2qs^(jCE9(<GUajv+
zI3JT{tt5~1*Yg<LTohc|E%ko6<TU)z{%rmOF4@b|7ME^ScaUkYbuwZYGG(*zh^bgg
zPv7bqob^o724dakWEg!;W)GuIIl=i9She^e;G2VG*%JUpoj`_Ge{K*H`D$_a3UJa$
z;!d8}CwW`R?iIyAw9iv^hfU+N82eDOtP3{v239>0-4g;d6j#9B<H5X1e^N*{?bH30
z>%Mi<ExKEB%dmf6Kd1EoRb1zRLHj-Nqj)uaj>)=>BOaSeY&R8O#~k;3mdT;zN#%ac
z{UGYD^S=9Gf#@Kb+8Dp%6ke@IIV1Sv$1crWi1=eyS;x_f>PS)0=b<Kb5GNvYRIdOa
ziuu0)Q5MdRvm{r>KVGghN;r4;|BCnfkNjV&ldeNqA83sdY{W*}d>HkVRaj~Zh<tkd
zIiDb-JY9&<mKr*Hq-I<GlEN7i{Wi6qZ-1tw#?H?*H!hwQkUh379Q|T5nw$)&%G4C6
zlG?>i43g!2D}KQrH#~AE#0qRIpB!6{HXjz@K9bYe)uqXisA*O~$JySuYzx_h!IU_e
zo%?RQ`%zZ5|J~wi$Q7w=slju<ZMS(7@<h%@>J$$EkpoWqhLpKRKJy+PtTMOgO4~)Q
zC#R1p*(xf;$~i0O9`DjX$7*RcQT*PxW;(Cxez@bOaDB<lOi7a>!u#pLr#1b-Q`hUM
zM_zaaBA0rKSIqb4dUIS^!9-uX6TmsZeu}=y>GmP_@|~omEIrP+1iQ?5V02NKJF>0z
zDUWAmhL2Leo!+QYoxEw)n81FmW4Zy-W|(Zte6w&))s6p!iN>LhWshn~!zQuKAMIjt
z?9*~N;=^v%L<VU1&@&kID;cT6t8~Tl7BdT02F=gvr2f$YvB|n5lMmYGVF1GCOc<J8
z_Hh)6T*vrXbju`6N|O{{;wIA2@eKe`Ym=S*d^gNky#tGIZFH3j1mZULL8eYMvD4yd
z8f-RRP#M}*xcfE>Hs`UsjNDzUqFL^Z0D*+^ZWN5qFnCbcm*Dx3WfQ!cGq$$@-pdDL
zS6b3C;0SjHh6XqIn0ag4ELrRbfwEIMmUw?>`uyC4iw$Fkh<-=_LeoCYt!BIDS;(et
zQgDmpXE9}U&>?ZBry|u2q1}c{yUnDzaS|CYfS8_?Av?+l4j%78E|A@2A#+avO&T-~
z+V{0zUBp89W*^OgfdRrYWmAd#%(c8`WE#lke^}S=$eG+2=&fON0~%;*tz4K%BQy}r
z1M&I!yi3ktbaY}Im$L(ukICq@dJ%5gv9*Q-yW*Q3)@IpDu*^&XXq?rI7<*^h#UNP%
zuxuYN@Padj&F=4n1)f^Z#M`(t2L3?C2Ze%({n?g}kCz#2mLXZ|8yTpO-+I`2?HDZ?
zgp8%Q?>BcXkB?D?mJF)+9C8QV7gUPkfm$Z_cXX|9I0fq*KMZqNX%dYsq0G+=bizFm
zBC1{A)wKoI3u5*CepTvtDlfnec%hF+st7dBmCmyU$7ifRE%a%(AIB$wExBf_Z#^p`
zwq9thUd|gaBNW`nU)7t$8ek{@-ObUB2a(9I*(4jgx-R@Tw~hF>X?D7wBLPPnIX~^Z
zJ+FP_hxkcNX@Sy$-uP09sFm5hU&!4hpqa-Sadi7xZKT=xQ1={6qK97&bk;^BDr{CI
zyRFecP;Ya<g0fx`;(dAZJelP7P1}`)PQZ9)1=lW!x(M@}AE}h~Z@i<oYmRR21MSTr
zs7u>s+tQB6;6EcMl3IYhXmwS0KS?1(n;Xx&!jetbn0D(a@mAPErfJ_-W4t9i0p6km
zY>{U{yEFO{iJW)J1Q{4|v<pP}g&ERSU>>E$fYJH_K$4)PIyHSLXoDkO9#|Q`E)yl6
z?FiBZ_o`YPYs$|(x#_)`^F6Nl?wt6eNzWadL~r)22hQ@Cfj%5#kg%(=^(?8`vw}`A
zXV}yR^_QVhey?>wPy(AKR9h}1C0F0m1JT<{%*@^^dt9ogS(NOdQCcyq)?3c%Q@DNL
zc=y?Tzsz+Z@<te1>EIdCTyZ&2l>IEuyA9*3fCkEp*Nq~#H#Tbl2Mm;zW*0<q(~6ya
zu!-Kq#H($6%yWd0y%ieo!AQ-aW(@?-dS&AMGPVA4Y=8_y4pi4r>w@vW&G>eFBDZ<x
zw<7V2fk09h`U>=Y`aFw2D*QU6P_Lj9+O;&Bbnl4WL*cIe3ngr?b1wwEtc1$W(6>6X
zpihFv3x}l~?yPiIOKf<LbI(BucV9eEQqqGj!^D^dBTR>7hhx6Ku;cdMgoAfr^C2G<
zy817R98pqsOvk*NUiqEW&MLY`6AWzFm5Ks$kJB92I3SP%Ru$PQMxS(#Tb%r#?>v1R
z0u7^lpG&V@Fnsh@`u$*ofZ*U~JGax%1^(%L6|(=xk%LD}@9}cL-i$V^Y8V#XNYP7w
zE`e!2CuzITaS$>Kft)<fBllW7hACM{S2l%<im7JVxsl{+j;=3y3Xku5zV9?db$i`V
z<LeFDvC^bLZ>=q@>F#n?H>mwtF%H@js-wY{PCkQ$0+i@=={tN@+!-%(IoYt&u$}UD
zt<%h?p$Y`glUAbt)gC`Pl<+&V^fJqsQ>uqAyM*0?$kA*?;_AD{SMX=)SObbmGtawS
z?5UzDUzb{a9?5rKc>fvrf{WGo{+cZ&5ylfG@x%Gt(4fXYI|w7r<_S#v?(?84m-mfb
z?JQf|?++7o98ei)!wM>OUD|9+HI#DcT{AV50w%D_RiSYEX3Bb_ce!^(^vVSG{PtAg
z(d!mhIi>t#2H3@X7T&&28$i*E<_Z~ZO&v+T<-UNe-Da*hh1>x3ZE*9q3~=78jchm{
zq8`jyaMEVz7@?w<^oZHs4re&7J}VOuQA4|Mo`fCKI(4;z-)Bbj$&&6g%8j5purtKy
zVf6*+-S5Tocg@D*ZSHQ?M|}URo%lQqBzYZvRlYq-4l_Ml5X|N-c#T@71`x<-|H|Aq
zHy|8(+-!E@`;#^s156k)fRW{jU4P6d!!SXV+UG;vol6~EHaPDRS`wcrD(zH}#5C$L
zn`fJfl4Gi7f8N3q=Db3@Na1kXMpY8Isto-@Wmy?hzoj22WNqU#P><hWSpPsD#4Cu3
zcYkfRl+#KjNw-W9E`m+q?jGoTUB`$g{DE*t!{b$|*b7V!v?8<368Ea+6X{0aFpacl
z1Ui$a@+a3{EP7=#NT~8R6q#rg`UL4l!|giNeu7qkrpb~-6{Uoh4G;oVW)#Iwi3(!h
zP*riz3u+T%eGFkdF%-R8juvP9J*Ru<@zkoIfS=9>_j<W-2N*ZYh-lpY9oSA*5{qw3
z6tM(?8jHuf2Z1>3w5n9Oa4ZcTPnZm59RR%~_$Ow_LW^fd$c$g9YR^r?*NHY#QzDD)
z@01*RQFF*dvnrr}tG3o?vsPLAubywLzOK`k?tv{yHL8MBJfI<EHEFYj609j6b=cpQ
zRef!v>m;eJy-}cPONf16w<_Fcx{C-R+O4mX3I%@jlW5&zo^VP*hq6R-lbelCYshaz
z@9kRj#}L1_FC!4k@pI@T^;`D!uQ$BkT~pNp(3mqU=`{3HbZ`k_L{k`4Evenz+S*oW
zAtxmfL%pP#e_4h^^OKwOz=b`rrOHU{OJY%~IPb|UWirqS7n)Bx3>!qALGyXjcDA}1
zxekv!pvV>)YZV}NE++j>b)*g?qw<8DGgTbY8R~eKy2Lo3ZxZx(`{_}=?*%lbee!RQ
z7L|1JcUOEX0A7V2EV9<%AiOd19e*JD$EB`+ilJsQF{lHHkqJHEvsIx%)>`g1scq}V
z(CngCEt;>DniX57zdKOsOZI4KOr9B($qGS~#o;o`izy)ww~@z<YC45=fR9QO3TUIZ
zv(C{>1Y4V+k9_aO4w8b(aPB!HAp~F{uDw1QkmpjspF)xOOuVXf7A1b7iytI1qzwr*
zR{zLkXs!KV5RMnfT7dmf{N<&p=*9iSYb&7~oJyv0G4w>LtMNC)x@&Eg-1J@j44!5;
za@=CHo8;rk>)mX)H?tzovQT8W`PfF^dKF0LHEtZd1F;r`Kp-6NMGdc-xXKEi%-Lw;
zO|*X!N3IMaEAhVfu8pj0uf0_I;*;cKi+@EQCLOmD__xNQ|Iyn{tP;4jRAF@0emN&&
zlT*X0t2M(doiC~XoIL9Q_cQO{@XNWtkz#&Lw5rW4K3AH$r7PBmI%V4`lg*P<6Lzm-
z=|*~o@x|HAwuL}f$oz-0vv2kTWDO6Ri~hu%g0DYVTG+ERAkK~HHp=<diMssz*Xihe
z;xIZ}XOm1aCZF{MCy@2%Ud+`;1xgOJqJ^a&k7RaE{}2i|{u<h@5@<MFbt%aRfaOd+
zL_~ZL4hoRD9e$rv@^s86_Lxt_IgdsL$~B$loOG@aL))VczgYYIQn>I#{ojW4JPI}s
z8U&SW^G}}2YkJ-<Ub*Kj(Q08EOw!uxQdXSaMNfbh1dge)CVp7c6S+`z_|rR&83og+
zFzEZwhF&l!IY?ORzUN`<N=8}BTGC7v1`sW4-ANQEWE6d<pTV7h&AWlmd@a+u&dvR7
zt_YbifU6Dxs-ES}Zz%)wtkO9iEfcL}BE$3(RJB?Y$Ad$oOi7KbfxRtfm;@QQ1KKlk
z79Z;^o?W=Pg8wIU!-1MJk1zL6yt$iS`y|c<obK6s#g)bzY5)vAQPNK&h4ipihAvNU
zj&NK!HwIKz=$^<5@5A$Ef{rcEp12AZ#HkGg5Z3bMY#8O(W#k-d`%a`7C5ukz7)=j+
zIu6=RMNa6tgq}_G$84Xmcab_&&JmQILWL95aA=WnwVChy$V{G`DyR+c(60)fS8V;C
zT|7Rc5Mevh`nf6cl)x*(X=B?F5C6UI;mdwD@ZznaDMr+mhBC;hA6k<&Zspz1@R7_Z
z|DqGE4dB=qoi;InAq2vHt4-bRSS)9HW@C!~v+c(ru2n*-{pvPn9#M@bWG~Tw+;`KU
z0i&#E3psEj2_bjmRmFMihrJb09z@W6T85*JJ0M@Q=blumLJhm_66}k#lER<s`&UcV
zrdTh0h;K_+X+3A1Q7tma=4ww51l!b4<rT4m)<dY5yWfYV2|-|^tOD<!`(IEe?|pB7
zSCk57O%WM*xW<^ja#Ro2jB)-p*OQG=hQ_X%?MhD-Fv^I8$Ak&wJcf5txV7PT@xv1O
zn3;95S*mc|MA8cBTrIk;LUnZbI~tW~q*?M%Z{u)zTX4<ZXyw?)a*r<Yf$GeL-aaNb
z2}PK${3m0%T>bu9y4mtaJ1N#CI2a(3cczN+$jsA8f|`CfF~jREkSC@=k-#piapPpG
zZ_`x<v;0`q`d@&kC+mP?Ta<E(fq-@`QI&*ibnpShqYy-i_bJafP1HMibLD2?vB;`T
zVk_vjplfO6YBE<lPZkDHZ@8zpB#GJOG~`RHdmz`xs_5c#ItBXZ`Db!HPM96ooEeSC
zAgy77@%)rCDRYYF5vfy7<lPM!C(K`v1IC4^PtPj|bxRC8)Yx?EQO(1SZH<7#d9xgH
z1D3BJ-17=NVp%(eDi`PR=6CATyk}3;kEZW)g<azic@2R8%1l)@OCr(*KjN7+)SA50
z@HW$g#H`CS=(r{+I}Er3C30V?w5Z60ZS;v5On+_Q@@~YVi)V=<*Iqw=6U8PY^#BA|
zuA0XD>;J1#)PE!G-B&v&erzR*e{^mn$c|Ya$Fi{zGQ7R5FFL$X@?MgCzg9avWC5Yw
zffrBS=?uv{w10jq*rWbsGVqzviK)lU{yP1T%H#B{-guhds$n>&JW~OQAVpe~SZjZY
zR^rq=YH;P?LzTc4LL7-_Zd5wk;%h^3AxYySA>jL76|KB==^=T>phV9wB~#R4Lr!s~
z%7Si8^`+;s#&pKyKMv<=$;3PiSUIHdKs%VBXL{L%cX}3TMirj>9hwYl__=YSp`xcT
z2X9+B#^~D{!@QNea+4xpy&K%H;%*YiJqq02r`jk3{Juf%lV3)7{H||k*St4ak2Lq+
ztXSnX!mtMVfl~{cV?$=S?Re;^1&0x-IB7yQ0~<i_&dJGib=)5?-G5m~=An(Yr$VR~
zUOjnq#cRH9<gS-sAa9m6q6;KricGGuNOMZW&)@ixIgLgPxdNpTQ|c{v4CkA0>$x@M
zUL$*{lt?7TaZBalqSi(F<I2#o$-~AavHhQ=CK2-1`3aUERKE*pWd9TXnx_B~n0uo>
z(s+&xZB@@4+9t}%ukXme6^Rx)>8A8vif`CW>`n5UQEN9_8^RM!!-`P9pCw<n53Nnp
zQ93VQL?2wdV)N0X<9bJEMMCO~ke{DK^o$GuB}w^r6ai2Y1Oh-ww>gIJ`$zMs#c?Vc
z4nbI4tb6RvsM-OG8%k2<uj5F$Eu4}vLY2U9D1$7%zu7k9uANKRh}!*W;z$O-ulQ^d
z9@*=?oz>=mtH+k|35Mr?zWZJXSk^SKt+Wy3My%YnKK>F<ROaPi3RP43daHZNRy=7H
zd8ll3wj3JQ7>%(~lkn_E;7}@7wP(#6GaJgPs4Bknh}Nc(c+|nVK?HN+M2OKE(L$QF
zrA8UUg|f{pr_F`gY*?ipZn5<E<-y{m0SM3xG7I~%(O~Ja*%S1k4HfUX#xe5u*r6p9
zmQlINBBJ+$!ke@{R(++8vR4|*S%HyPIEwAwUubmDP>KRMF~BsXzb&HQ=*suzB^Jgt
zt0ths6fbjJ{zvfYfTJ3>p4`$#y!cTRudvfisW?0DuMb@7^k)t)9GHHurX~YAcN`X`
z$1*PF>!YbU3yw`MEq=0uQg)Ocp!PL#vWxbddd_+E;MRcSzE)_gxvn8Nt#9x9-*jP5
z-|9j5AKw{lwru;fkg9s_%g4o|`ln-N@U3(^s)ix8@`Y&qT=bBwPQ0%gS?L1%?sK-D
z^T$)0Q@&DTwMDENhI-)sC)(?3bTm!H{xi$tI(q=8=JErrF8Y(%vympAJK4Gh^^alG
zW{uVW^iym~m|>A4w?dFAX;Tej_nMX4h+;BM6&UBAfVta|v(T7rI)ZVj9%T>X<LGw0
zt7k9&>+~Y|%0FQT-j4(EzFFHybB~VwDL$OI{3h7058?B(zku|wKwa+UZmCl=AQ)}=
zO%cL?qRcPeC(VYSg_n>knAkd_l&c{cK79?_;>k7Gpjuw8Mn#7SZ$P7cRMpho7t=FJ
zmrV2SYvXPM!vX7V&CgeB+oHs&YO!_8-<Z&X&UwNSc4<F}M_oJjPQ1j@QXY7G5>=*^
z$K-uRA6AKNOb6wN&DV7?O<i9%JBi0Tv&T*f-pw_bo_e5va)^@A!FwV!`0OmhVnsFX
zguvmE>3Z}8YM1cq+-mj$?_-ocZ&fJQsCV{8H{KGc!s65HYwyXbhLNjU39+M-R-Tqr
z(*plU<rcE@*#$pS)lwVDrzn}%dvawIRQh9NP$`A*dCWe!RKzFgU9TbEdyAqh=)4j!
zIe6dLxXl1lp7g}4PhM-^vjJkqkAKW>y;u-WKy?)iGR5CcOc+4(6|)xhDue%82!@q~
zarC0>&%6+SK=z=9v?27SxAkr`q(7gn&|cHs`;Igp{6LSqSQ%+C2Am!wsFDpiCEYj$
z%r`>Bk|HG^3&027lTCy}^s^P^7<zHYm`V|X<kJ-Fh4}+X^pU&2v9&o;B|zUWqD1A0
zj@F)Y5Moa}&bNQFufyOZlf#|;X-bM^U(fpmelz{*p*mqUc(Fspy-H4*Mv$5E`A|0E
z2|}rd<1vx4Qfg3BN3-y5JHaw$%j@s2H*>UhLg!f0k#-}^4pI&22Y!)7ln)q;R}8%s
z_LpOezL@vif9uZrN0sH52~r<`VAEpmyned(N!*t;(7pzM(8Anp(f@rX;eT`T!>pMn
z=!Kg0U%i^jcEf+`4Tcq#wFU`_9=y&QZFu|QW0wn;#m@l>l@A?EaCcbJG5pWYkfErS
zjuD$_rqT9RLrKX%u@C>mOxrgzeuO(fVt1C0L>*+BKe7Er)TgQziSI1ROJdU(7s&pv
z&y~7Fg|Uh7eY$gfH+jKnELl_1bG}9E(qvZz7ddtT*^Aj5Wo?eW&y#(bA30Fnz#PUw
z5#A&(^`!Lola39k_3L|OaTP=`Sp-f*+h**{a|uEMt8I@xGJ^>dmg~AK2B>q(?Tzwp
zJT(>ml*=*PtoL<FslGV34@>5yWrJ!|k%lMVXPd(u)~AeS?nFp!zS(tZU=An)RRB8S
z*C~(2s-Mo{-->ZBy0LY!S2r%jc(Z*yyTDF?bjdt~T>;~zp?515eV%ifQgsbe-D8B!
zQFpm#FZmeNT~`>Sprx=APm2N;_(!4?n9jA79^(>X)#SFz;{_~iJ9w$O?#uNrmo*-U
zJU<v5%@bKv?gP!j7x|-09j~@8lJSPHQtdC03lI?qM8sPCf9??JKQe&&*T??0oQ1YO
z8ouc)LUn3Qy8b>rq;g`5!Aa8Y{DFS<b{CBJ`+{zBkcK9oVHLioCP~OiY6GwlbRSi4
zJ~?gfZ0<-Q!(><Luz^sBEb%#vkr2@Q-0TWub}Yt`=}vvg5{l7N`;o6Qjy%CT>E_56
z8vw-1cOUR<#^A2V^n0D@)L-Bgf@{e)ZmBq={^NvGaFKui7LxSI@QR;VZ$Maw|3k;6
z<F{}B8@VOq|J(*JA%Afp|G&RPaIDcN(c1A?+L(Ir+Z_{u)<a4TMtR<;dK_L{*T<Xr
zTVjuJRhrH}5YyI0(23X3heL6;Ukg7Z{H$Y?DlmUc7(AE#=qq=@LQknt+SF>3$K}6C
zsW|>jaJl=r1qKDU-$nerhIH}ax_puA0@vRwnwngSmME8?uzT)YiiU{0o_~M%1-S>@
zL;Btga_0&PK!M*tz1@PmxKu7(;8HXIa>8Cg|M|KO(ia(EdGD?(xXVrVU~gA<3;i2h
ziZ{H20&lwq=pYgIkbdrdL0p%?Yna>(gmYcIa2dR=1(%|pH>f)Tz@v1mZo0c7-M|yv
za`*EDFLLq1m4CU5mKN84Ipja%e`X;^jr0ulAp7<MLr(Ay@`nh~fgEH%aPR>8!Gi}5
za&R2v<T}d5b?6Y+@guz4M+J|cJSliwK;V?9wD>7uNf7~o)AFY!&&bH0lNAzIxS(+M
zg7jJ0vwxpt9|s2q7bh1#7Z?B8Qv#>X{=2{ae1!0E?iblF!nRKWvY&4s8{fV^Z4hyA
zoCo&(%NJ<#{ma+B{cPZPIXDk-9R_!(KML8ukBx0VJKKQ+?Cjv)_rdKDcD@70{<(Pl
zAiw!t4hjF`N)J=sa!TH){&d3P8%0XlB_R3`mw@0&p;OXlWX{T-yQHG3cKM3B&P`oC
zeFH-yODk&|sI8s7tDC!rr<b=+U=S)eBs45M=F#KWCvou!sV`oprDwd#%*rn)EGjN}
zS6Wt6TUXzJ{m|I-xwWmmqw`Bw_u$a*$mrPk#N^!k!s62M_a8r3sGD2Aws&as-QR!L
zwGYDfpO*!`|KF~Q53FlHJ3AXY$KQ4B+aCfhY<%no{<(PY*mZM`yZ-zVN)I`Y-$;2|
z{ppaTvIXUYOTafS0jW!K($v38`<IpdKU-Mz|Io_*bz%Q?U6T-Qwte7_$HoWIhU{AW
zJJ^7K`<wsg^8dB>K$fbv*`3n%bn^;VS%Gx?56JeLgXYdjf}hJ*GZAkaMuN7}uQOT$
z?9YCk4e}L9Zho!~<tX!}+1nKOyS}?dar(F<mDE%!{#NYKJ$;F~QoSISiYwRUEbBjz
zCvs_C`3b#K{}I&XfAq0(gIYpA1}6kZ*7L_V^&5!ygt)@-oL|1oiknQwRqA|hGWPjh
zXI>*vug9YtOx&AVM0H$^*r~Ef89jdU={bp~5)U5~oP_Y+f|jPwHGU_1)@b^Y1lQ))
z?otiDG0a6*WbX|5EqV?Itvd8kU&Uu#u$AR_D^jW4F_ShP8u;m=)6d&ZJ}_^F_17)e
zXr+T+7|Q;%Z0y{s-S4sJjf&~TL3f6)YlXb(E$vx=XXNe1t$2J;PZK@VVs<JQnoxAY
zIaM>ULyH4jUE9z^S<J|A^&`GIv#$_3Fk|w@&pGDg7aB+Mk(;4~UQ0HHN7LNzMsu!k
zR^3xJM#||23U@4&U7l>E<nNHoM#x2p=C#p*^3Jxe-tg<jJU3_D+0hi!5C4uy*NfUd
z7=AKxCTOqsR+MM#H>Z|?)|^`oGiI*-@SujD%bWog-ul7~XD%2l&Wc@I$dyY>SBr%v
zSa~h#o%_;yz+i=Q4gRInC@816BBBmHRMA+9dkXxXmH$-$GylH`Vg9fFS*kD>5x)?7
zVp{$wpPqlJDdgSiH_Ze2i5hpy`mg7@$#Mh9t<uZWsp=`OU8`xBcjl<#H%~9BEIcXx
zE*YphwD2wH71{O5^Q6u9h)=H{rfNUmIWa_+(LIIFr)9kBG^uXw)&5=(oJieZ^}}-y
zOHU8me0|y@S9W^a<EL{i0xtSEE%#Y5i)y(fh3@gr24IUPjMLCycv3R#$<Dp$wa~CA
zG215A=-Z)CpWhC+)qJY#K(AZ>RQUPH7wt5god#I~a#Dn~F@{9bd7Nso*l(ALw{mXi
zsrAW}hx~!8Let^uZA~4;G==8`6#usfg~;Pmg_SJHHN~zYmgULw+D9Gk$5^~K(Y^S=
zGoF912;Hn5+b9bEC>T6s6l8a6MGINet7@t}%@Snt&N=7I-B)BNnp*nTIT@&ZL4yIz
zoQ*unM9#q`c{H>#SnM`sVGl!yU>$Hy=TL5&Qw?!S*3@&-Io3iR$Zeh=FMEB5>g&`M
zRB~33;jO>@8UuF{KS?;gMy8)>y&%@ep>3i3aTy;CnAn)@548cg5vM1Uk957*8(Sx=
zWo_m_Kc9O1D(u%X>ubH)t5+QpN6~e8OjG#k`(3=CsF+ccw(>Idim4>~?hnF;O*B9K
z6hd_nzNfn6x8{1qYaEfK(zRFxGN5#^7D(m!7Q9?TQaAoON1jiN-C!NruOrm6Ay%XG
zq>@uUuZqD*A?>ygvoXI#PN8ag7{g9It>2IEzBr2aO#J558mTfW*8h9C8?KS!Q+$1Y
zBfrsuO>=`!rvt8CO;&ci8fGoqpItZd%rDIcm7$^*1cr*&-~GRnrH3OwJ!3!L7>=5@
zxh(z7*Zu6B7t3nOh%Y8@_P(XLm~lLed6DqcF(*YiD|*@U#9Wf}wv(yKMP>VrPbGdI
zgDnCsm|k2R-l;Ol9Feq&x8}QS?F>2j5fTo?INq#fOM3iFzOt<Q4}`*htCr%NQ(^Ed
z41S`iah7<|WbFzOyT0(#xn5A@xJXgstc&O^)Xf5*F7U7}1>rMUKN!Wj+b}FXYq~+-
zBlWk)e750W-QefVVcF`xVbK;?;bT{;BtMteDL#*~I;;AioT)XA$>XIrbRlNzhQ-$g
z^Uoa;Ul(mgk?CXY^Hk*y7m@FqT2DCiE{DE5Njj$T2cnJ|B#SRTU4NZS-Xpa#e-+Hl
zJlTmS)cNt#Zs)v@WvTt8M*&jJZ>R|-)Yy1bn9Qk}_+<C#SJ&^;dvi1s$KefMrplWQ
zD|7ZkH7EZQZEqPBRU5W{qo|05fRe(Xqzo-xBPd;h<WMTol0(->OP7GOiZla~LnB?%
zCC!i$Lk-LT6Ze1L&szU?t@r)<-0z3|ab`{I>)O|Op2zV!fIiw%IswkKvFQk_pG}<`
z4N#pW_1F?KfT7V2ZNdsQfs(k=2S_O@EPpXQ+l4ln3BO0y@gA(M^UoQyj}95fV25Ew
zK(^$pksdtn{3a=N9~y`#ia3>v-K~0_wFM9hn7v&vXdTqlC(=p4(#-%%L>yPwJ85Dm
zJPqPvSRv6hVYalQ<l+$I?rl3sEZz1TwlFu<Pdjkx&>3QayUFnT!Gk>@`>hhA4a)TC
z<gn0b`f6Y#27D%juFZ<j;V9Sx?32(b<S2BJK7h^oC>{l54*{bsYj_`~5`0V*e(0gb
zvc~V}ApdTMk&5XbviiKP%LHuMq(BgxsY1Di3l=7p%o5@=%Gq3<&}7*3iFMStDte23
z>*e}Jl6#mRnj}!S{{|MIOp6%ri5U_)ujC5YarDyP7R&QT#nBr!(3th`i9ECZQU9i#
z2+Iy>y*$HJnjeEAPNnK7(OXgL>CEB7_2dyQhm}i^^TU~jy~7)ObW!|0-vz!o<O%z`
zWc)gNzuSIE)f#9B66>@|=K$nwTV>V_*$)~^Ai(-&^%0P}&fYd5Xz>r3Mq*;m`W%1N
zqE~t7xBkB0lHBa^&w6H&UEc9U+1nMWVp*j=mdevlnBSN_4MCeYeI%EZTx_M{fOV`R
zv;q(Wee?0jh!OsScl5tcc)|YqN4Zr+J$$1MHuVY2g&z;eH-Y{CBOsT(((`6Em8YRu
zjdhV%`TJIA6VOfh@$>)3M-;h6m!E#-R(sJ-68&pWX@L15!Z4MWfsOyBY<#-vRawfv
zUOOp@my^&mv&Ra5dLyGxPhKAP@ya`QH6ZK>B~N>9arbuD*zSaE`}}43wL}J|h(C!2
zKHQwYD7cHr$+L0N0W_AD1-0zku-aP(T`!VgHN!olIe5u5k3XyjJGwrWEjn)ifX=eH
z9>)b*S0(MvD-4bTK<bohsr&Hp5#r=6g$pk%T$=N+hCgS#W08E!lLxbOB4w37wC!dt
z^XuXZpRS)+NF|xy+&-@{8!7v-QHyQ)CI2pG5`f_s^%UnOlRSgKwGh|YIMaK}+kvwB
zydQqcv71eu`U+b^4rIExG~u{Wmo6uzH924aV3I6Y|Cti>GWNa%+@H9+&^GzKVTrRr
zbz4s5x#JCg6E-ike4h2H3PwzqvPZ9TpW{)NN;I>?)QWwsqAui*?kwq=meDx^I5wqU
zqjce!j2z|o<$N6v_On`UM9_CL#m9kftEeEk-69kkK*TR%eyow}{DKAx*ZTI6*PKqa
z*(r#VIGy$SoW_|*>!)2QpVxvO{Z-LzCyg~}&ds;?Qyl|SyYBe*R8P?TGhjLH3I2r2
z3kpPXHz_T(FS|5f%qo<anb<)!hBki)DNRU@ap~an{WFiX6c5%7rZ^iL7IC!g&m{sM
z!c#R!y3McSzMCD5Byb^1d+f5pUTkG55Gel@LzX*c#vvm`b%d#Pt#o*A2AWn+!*AL}
zeFf4K+7_@;^8S&d<iu=1C`7eq;j~6{-Meg-)n2g*-3ar$M6Qz_$af_itb0MngJ#Qj
zhZwx<tpg9Xe;!Ql3fa#jE$}MFv5tOLjie%B0Z_9K=mlwDGGHjIXMf!zV>h%K9_Q93
zcx>K%IUmP`LLreduX^#`x#)x1?~Mxn(I?U%>T}j1y(RXSB?6MU(^u7+iM4+Ld)}T=
z#vUvEw5U(6Qwhu_GUMBB-eHje$p9@+)7;uN{;pxFlcPFd;HTBoxi9{BBgk6ZJJIPh
z@M}z`xaxYN3yJ`q>$EjE@`}wF?}!=v`_4%G_lb;S@0|i>$N1IN?TOOeWze{1pg7pD
zDx!0ZW=p0_HRKtMq!A0F`;~naNoU7N=YXfy6$`Du#gpeX{vne?r)=<(rr-qSmGg&g
zneCBv=5(N19j0O1oVEZ8_fXQT2f=aI&PGzR2Wpxp^_o29SDT+HD;SPywHQ=0)L`6D
z{oFs%89v4~Vw^PQmh09B?W^>vnX+Ic@7zxqQLmSjQxJ<RJBO%GCuBI^$Z_>qy0!Ie
z%soe%e5{hYz}6C+Ig?hr*R?Gig!UX9<^0~{<lVuv6<4HDylBcX|G}Nl$@^OH*t0ty
zRhC&Z*zO!J+GbSp>biN^)=~C49DDye&gc2x7CQgm*MsZNO;D1uI%SJ$CG<?zvF}Vm
zgl-seQ?kMm?=f?bcP4eP%}|9Aq)L3spfQ@`s~G1;&Nj|894zLe){J`xWCLuV{1#4B
ze{I=qEebVw?E{+?`Co00xz&$?UP!T#Ju@9E8s+zr+MC{p%Ws_Z0lIO}^QFZQr?t0<
z@ThRF+02KZdn#r)HNq}Jiv}0U(#P1RPj7D_Gx@QV&D#`l3qBXkhT<(^{u=G*8+^(A
z-ppS{6iyAC0U0JkW-fL^*J313G^t<>ufbCrMr-=5J#jynof&pcl~$EM_BCQ2YzqV-
z9_3VCeQd3R^*-fah_=ZqGm}TUl<ZQB+Knnw05d3SN0ZYs$5sVM)qzIOW6<7>TdeJc
z^Bb==pxF<1`CbycVN4OJ{67w9BjWXCdx@nX{aADagTq09Wx?_bQo5U0jcgtlF_eu6
zPS3u><Fl-p({e8lt<UwteWq|n`?qz$k(c>s1VX1)!HW*OfuXNDfGmlH!`}FH!pRK`
z)!xXNn8+CF<uiWp(CgJ^-gR`a0HsOJ`-4u4+m6Wsc1VB*{8q;andZ7wMX2TsEBy#o
zdHBPiC>rK6Ke>+sVV33pAv?Tx)?rF9bi^9Y_mcO6Yp!X3DQD6k_j8@A$bjp2tByqi
zE1fr#?Idz<V*$O9mDf{G#H~YZt#cEEj@tS~I_dh(`3&DqSnsn;)C?_d<jcs&cEx$R
zR^zm&?><_9Zr(&*&-nergLYsixOe0<T=8?3sa8G8!63gYgd=E}^mlKx&iZc~cv>{|
z)giXo?H@9}E!kkw5D|5LP|+ITTOgOE5fd!==(&{?{~5lnAZ;h7s*G~)3Du`%Hq!7<
z{PnW6-PM2%_|?D_Jg{}dxmi$*wb!4?{$}2H3&4OZl?d?O8UZNAd?r)*u2@fZmSSa@
z2hcjOX-!a?L=dFD`)cmSFo=u_AHbv9M+-O?b%`5<Pc4>+!pH)fC+&7A8y~HT@RkP&
zN0lODPPWr^`t^z{QcE0>)i{UBHFFzt7X$yuJG2Lid5bz2j8Tyf=sA;k>X!K(3vG#E
zQYTiYGhI-;+zB(%+k!M?V$F;|&D=J|eqBYLTma+biUh7veWk|QBvYSxuJB7h#BoU4
zsT4e}KoV<8_QL_U2m;3kM<cx|(oq%Zd~O=Wg9k~f;>sUaA!QP$1c!WZyGOv{XzIfN
ztyM>GggwdhsSW`dEdPQ;FmGSI76=}#3#8B=SIO|afwycDcq_9GITBbo;xj_{l<EH-
zdP{i`IsBNUL4@<hXy>Y4=ykE%pMpuVc(EOnWON%%K*}_$#WUWnHBfWDY+C2pn(MKY
zA;lxBvl~@sg5-9YOOu1u;wj+LuZ}*!;i~K$eH{a!CCO3AJ&UMgZpE4j)TB!}Tl8E-
zYzznRv;jLU^jj?HsBa?7jxAwIdVLeG9bp?_^)?fO-aE(qFoh`((<rMpq#F|?joX0h
z={*tgdLehIvorF{p~}KKbCEv;v156lkJ<+y?ECJ&Uu3m9>3!Zo5^0c2khK!S@cS75
zmhPI`h-o}C3F0*_wU}_L0nS{F+N=NFq3eM3;9S|s+ayM>rJn!WpFt*XSMkC1)K6D$
zzSEYt6S%m|$mpi6-LID%-7GU27DS)bHLu}FU&+us?esC6-CffV9dYr~Exq%2fb3pa
zqTCQ_QQY2MuJ23X-<%(yRp{VRZ`$SZ*IDmhU#P3Q9to4so|o`&k8@AKXEX(6`Fx2X
zu0WxnSW%j+UvlzDf1S4m8(Sb4C5n%UtW7g{`-$*f)0xVoX;7nLuqo(sw9^~rMptqq
zUQDGY)1V*;iI;lo_SisZTWrd%9NQFFY?m@Tx3f@xh}kjYoivij6U{1gr5C52*V)jb
z<!B2t3PkOhY6Ob0+tH%`E#c!N;B}{E?p;ovvaefiw?S6%U+dg6Q(H-K-g28szBH=`
zne?&%x}}@=wDMVI{9U~~p%rEwf%B{87vrF;_fc_qsjz4T%P+;3v+7O51!p-MMsyQD
zNTwp>u~g}#%RPhBPxq<{_)~l8swI|?SqG1Bi_@|Z#@Ud%;yTfEm0INZgGG}e(dxo=
z_ei2j(U6Hm?t^E>f!}*Qrk;>*vpKn)8wORDI54qv*}D%8$mYBbLLm!xSH{d&wCqHe
zl=uarjC_Hx*Y8iUhuXrLrC;7>7RKKSlr22ui0m6w_S4rjQ*-{~)Ws6#RWAYcD)5xc
zEpmF;+HH+nhQ{9(JQl(i*3^OSnSD+()&n<-;*+0yv$UfHmmf$jz(PDYweSUj;BJ})
z<PevL_$uMobjh2EI-BJI?9<WXPGCg>BE)d_nt3&l@I%j25^pqk=dt97T;|U*MOx+0
zRVfiEVq$Xlwy1IxM*+HPTH;1930Gh(>oXq>w&^nwP9?6h2RiK6m|B8mXZ~_RP9}t|
z{0mv5tQ4rAN=M1@8lVj9-t5rB|6Habc2%}~1se*zHbl^}M5b09^;yvbYE!YMCK*+E
zf0JLpEz}mYLy$1aHrr8Fwz?DZ#18}%na7axGpi*94j8Y9h|ooQlM<|_!Cur$uXNQf
z92tDtY;MD^xZ<Nag1RF0++PCMP-;mnHfasixgX9O8bB@V=d}NjRg%Pp?MWgtAD$Q!
z{!~nPNU$}6K0QuYZ~D2Nysg{r9}_ZZu1##N`F9H*vr9#MYp*vPYexk#o;j(5tryuq
zvLiB7B%aw4N275&KgBOeFUX#R2v07MuJQ`r{(JlvDnH=myWv|ia0npLRe+QVGv}Hh
z&sLLyp}<^7GBuib*jwnn5$w2V#9pP6temFTvv|OP6C2+-{?5K=ruuWCJNED~5Xu9s
z*>}P<6&>L!Y}dS6>x{b6RG4r2&#;W@(xU)sMcrvdY(Cj>>a0~LeU$!F3~)S-s=EkK
ztB_l`5kDimY1-LGG<#9B=9dREY7s2ZD04`JD)nM8ZSre4vC+AnY^MEy*K0oV^gb-%
zwc`m4yY^XjbJyaW!&duOv&n9t8%InZ-Dd_BXuEcdZL0LWE|B$Nx6BwIO)T@`#fFPQ
zMD1B`GxN-7Y$!fYQ|?lZ74A3aa#aPwWM3JDP9dKSd&2m8rmD5vz!@BA%6uc;8&%xN
zYTIHD1G=}i1#ALSdDTBZVE>o*75e-?+WW39rxuy-&d1U*IW;euk1Vi9Q2<5ubLnIs
zG8)HSs(U*k_VWT+s9|vv7j_^|&+JO;T#O8v^qrL8ls=dR>_|t+k(oKpcQc8zMWrr6
ztap+Q)tC^FW_G3T#Vk8W$%jfk8Z21<EPqrmfY@Q~k-xu=Ht91Anh6?&hzQ<VS)4Pj
z&z;f6=_*hBc;g;qQ=V|H;b|^S?CJ2OCJ|t^3AjLT%cQ54{F;4G5A4C@_XpsRqP+BW
z%gzRK_f<#I;~34_TRYBP&6l|ZpwuyXw6*<e#%-hMphmGzI~Q-@q@s88ukz}ZMaUfV
zZ+lb@=}dh7CMu3ClBgd@)RJo~_-lXN`tZ((vRgDqcao5Yk&d4iY+>`XSfJubU5Lq+
zWC(Qw9%)^YJ!LTW!(cAG{O*$p<F+NbQHXn_PFpB&`;-|Ors;NB`xh<q-J~51=8%OP
z(^)E4fL{rgIyzxnfdFA&pd3u&Y413{*LL=TMANK+FxpRtzBdvFxwG_Hb;c0XR}j)h
z^+kMj#ptRaOjq???ZDT@I;l(VkXopgUY9i&tjcmlN>5WoLV=wj*30md%S(sE552F6
zTPzNdU0V`6zTTySqlL*s*F+vAFSJLb=uUiXZ^JkZEm$bu>T~iSV<#e3mVrjFVcK;$
z0rMk)s7G|K7cIi59xp{+wCP|=!wV+hothyNhV>z8(;^ug-evU9{srOp6hc+RH<*Q4
z{ouaElic-VYk0XuC+;t?32cvwD(1~K%U-;U3Q){^pEgO1R5pIMJ<#-AUj}D$R>5le
zn9WjD05uhjK7-RM5W_A#f2i(e>2h@3F(MX_&R)lKBI$CONsFdwYNU&V;)|^4$h+Dm
zC}Pccw%BlN6|s9cA5*B{^=945ZN6D~hSsbWUS}Vhem`fzqBs1bC3eb?^DMO`MT8?p
zIzCyMN{lu^*<Jf{iA;ATT|Tv@NWcoTHl_FY?a)I==VHQO)j>I{_;0hKBEQm<0mi-}
zg!|~7f~s*1hV|nt#9M3mH4eL#StJo-ZW|oH?4Atxa2KEG&}^9Q%QWH(jtON6W7J~i
z>bLE!jo)!^yL%DZ0Y*u!<4m2LTMHzAjW#ZSFhqWN(eKuJ&cnM<xolCCF09Z!S9UrY
zv>y{VxV@G42k!OL<NWHAV~oLq#zF>;xkMJd?S}d2)_ja;mI3>s>=%`sYPLqSg$br<
zjTWq)+e25k4G*@sTFbe^Yw21pv<OAkrL2d5Kl!zL9<Is);>>Eoq^2PouOZXUkzy(@
z)!aHItMzQ9`)#yv^^EN1OY<+Rkq{qzrgubblxLvc^2ka=;z=NVW93+N>?5JiR4Ko!
zL=dl&xy_GO6qPgT5UPE2S?})@Y`!T=6fsWubxUeE;P4pSqjx^k3yt`RpIKHpLBIPz
z+I@(kXJmU6&`loqyW6u8KqRhPACZz}ucIywo_u+7S6%-?xz~JI+byL*B#oUMBq;NR
zDi<8d5`~?dw3;0ff*VDOBHt=KFrwVO{y_Kne{y+2?h#mEYZ@zcTCBrNGYZ%!OEy)%
z3yl!UcXCu@+heS-my-gX2#ZPWDn*=x$j!-+=c9&_*H-T&yZyR0JAQd1$puBESyB55
zmzVUG8T$D&W7J3z{l}Jr?1p22oS;2WtyYP(W_v8|62M;tN=`oG<@2uY8+@{&V7M9j
z^J-HddzVC-hQBis&$ktZnyth);2z|%&Wi3?Qa#&0Aq_s%gs*t*Tud{&fc6`G>cAdz
zbE_<nWeNmCX0=l%hpzrkkG3uI8c`hcqA_X$rIV4zKeigzzK_LEyY0J(qUefHb4ttE
z;u<0xANxTryz3Q<Oy4Rj)yf@2mVO7l26}PVKb%`k+0E!6hGA8OtOn%}Z(q_Gtdmf0
z3qtC3`^UUMj0LFVJE)gDoS!oXU04aP=3$}r+bZEzyh5XH{bHRyHC^JDpM^o<3}R0t
z2E@vNjra46MH1pXy|bFLwRc!Wjr;IXB48q3(}t{y#e}U_?e{vE=ElKzBDmn`-t7)2
zR7~evK4<>^ffDu_CbAPcUY5-Oxa~&0tnGTU4B~0ZOJsBK2IN^kwW70SC1jZd%4~^0
zSzQ##Ln+ki-fV2{FB#yp%VEu0H&>k5+(><r`_$INMn&7w<!BpU2iKi)B50NU@Vl3e
zRkOW#{~VUI+#ohUcseAkRiMof@GGH(sVUysoG;<cm}pr_Ve5v({r)s^+vMcCN0rO`
z(H(8a54RA-Zv`HeTMfqbaeKO@HP!vTU+XBla8s5-@*>@S{a|LZFu%aw&pN42-gA|>
zKazc)m}-RoUgPTB80Yl3Kf!O@s<~<+SxX%*@5V4f!S1B%<55ZdvbxFl*|zhM*CPP8
z0qmIwGnMcl_Jryox@M;QJ0ColjS~(<a0D=N5;b{<e%D;x7}MY7Ya_Ax4A3>MK()6u
z-!*=KWzL4X@N+t5DW-7vxVRZw&GL%@E}_?$x6aQvKmyFff<tJ!QD0}1-alk^X00<P
zf0AEdfNpE!f+GvtA0;>bA<Bc1?LW$omw=4Jp%=-uQu0^L6<Ars18IOCdL`(5B&yj@
z@CaFSv{mY3)P;$0#5Y#RB16Pau1Y?6fkR5*#R}vK3d+IxJDG8{>GXI*|HO+ElqHIw
z<(^qlVw=A^`NuwaQOlP8Kr<}f^xMu!YSEycvp!ZjPH4^{lk59scnZ|aq!8ngfJgF=
z14(X!jdv9%)^<SqhRGv47^w)61$tt+k#qgi^1tGjL0Noi(p2L9Qhn(h;q5VbsMDhJ
z7n)NQe9+mK-jg%qLxby5xt0et_kQV1?z*by$xhf|_EdWi_0Bh#ne*gI^5!Q;{<0eR
zuwPgydcSr2`FV%L+uS;F#v?!M>ByLRcKa2ba81SW%2B1fmiWms>RQ!c^t!u?Vxu96
zcf{55!*&ku=UFlK#v?)qar(Z{S<(5r5ncVtoL7AF#y?~hD%Sh$>)P=LRCmsOIp1a#
z$)vC!{>w0t&g*Ot&(tVG=DzFMkjVy$_iW^~#*2}1CEv~vy~UZ@lZtYt`AhL!GH>p3
z>-H#U)AS^o1PXx65L7rm;e<_}DPolWEUxgW8u)g&e{1sGm7WGg&NI%4=?HfP#@|J7
zH+w<10H6Z=fsQ?0ItpyX;kKxZ#A#AqeR*ey#&t2atm>NQO@-CjvRFia<CC}PZv)F)
z5jsg2^WPYAGYvNwUy2TJa!mf8lVh?DN6Lr;FHhy8OS1pytO&f%4uJv{69+f06Pf?*
zQIL+qT$8!CNXxpP@MTl^O8-*s)P&RAEj?W$+kyZP(51p^hj~W5j4F2E)eU+lZu;I;
zKX@o9(U;jR_Wf+zIrnqmSO3tgvoa|ETt&gGEh&G=(Pr&s0I$_Hq#NFBI;K+A_h#O@
zJ6A*9kZ0+{z1i15Y!0fPD*tlimT)RGcS2)qF_8E7GmS!}`@WC(;=k}H0-YA(VMf_#
zixW%IG@*>)p*Xza=@=6Kqyjnz@a9YF(<+WyS`{UGR}KM4vH;=fgOPRhc8!wB!_IXp
zzzY`WI9ijk4W^YE%nDHv{I*kByz)c!FI()vm&@xF3&y!!`jd1^PSdN%&Mp!8MTk>f
zc+rx46gI|jfiszsWRgTu1Z)FYFmIQ)FyM|!URykk(8)RkSl=ZYTK8l@d@O}Zg%0z%
zImLnT>pDP70Fu+OiU!hC;CF3(Ld|Ey66ia)GUJ^1f}h;yep+XAfF#Ko5nhz5i+;M^
zqUGea<t*5qGtK8$YT{#KZUjiI&R#U}*gTS{ydd$qwzjU1XSa20QhhS=dlR!i<Xoi3
zV3f>y|FV7_^ZQorCF<aS)kNE5_<1Aut*4nCG7e()bBqp-Zc4fe!~=VY25S#K25*)U
z`=MyEMt&SN^>V0O4ZKOi&S97F(lUM1g1*3UhpD2(zDbK~&G-X)CA9ssCANL80!Bte
z>CBB7xrowQO<R!GyA$VkanyV>_4s$HC$#=Zz;hfhQwOZ9qu8Aao8W-irLaWTgXzsA
zN0EQX-YXPI>bl&Ccm;?bfcnhT5S9anP9o0um8~4i--&2%lsl}vCZTO5&Ht(gj#r_E
z1<c<b3OG5VQ7y5~s*e&aiKX!)yYm`<3Z}}}{EM^2<^QI*9M$vcJTUI~YQb5Tx*;8+
z8XVdgq~{H%zi?QoQInM_YRSy`p|AuANMJ>g4)Ie9o1D5Nz1dIPIuG`|lqXh(OxRxv
zBqVSU9nzyb%xyc2z{HGF)n3$19X`~E557Hzm6qEe(-#%9KTfeoy|KsvSz1^|h}T?o
z+{1nm5b(6CPWySd#0Xzq%8kCOBRs74%oL#w@5nS?lxJ_4sFQ-uY4<hMbJ*Be=*p3>
z=yvF-lVT^}`c%(7!3~_`-x*)v@Q**N#I>bvFF!tV&S$}x54)%92(PeL-c2L%!MzED
zy4_q_m<!4{X9F`YaT3h!CIjy(us)damKGXM6-9~q7)7}pxK#c_Hj(c$L0v7{yA-22
z!Ef8v5;8x|q-G;?-{=QHCq;+JkE6cdWm_f@r$F3oK1%6=*w&K%H0dl4-g?el4fj6=
zs(Ht`eBIXtu#i@eqiGTgLyGo!;ObD!(AL$N-W$1I*T~te4k}cyM|B1R86$_5w|ttr
zjY!~Q7A&%?*2&)sl{aKw`jxEotKW4pSV|v9cIMg2eCQgV1^Wzb7n5xUmY)knnr7#@
zY8pQH=Bmh5>t0v{pU-21gm9y4yHd?HQw3VD4S_j_KGT14R0NKk^tEyV+tBI#(}f31
zFi*BPNsc>bRv)ziJHR6{$6XeB9pr>)poB_&MmQo?$<RPgGuAg*Nl#m(JKHvPHWLU0
zYOIRHd+UZ6<f3lPEBCj&bjwioy>>#OE#i9z{I~M<d63}G7MvSTn#cTo-~{v!+1Xyj
zX9G#R+9QL7GC^yagS_IMdCN#@H0bxsD~cYrUd2z2S@QzxO(X5LLw~#nAU$H{1Q{oL
zkNQEVqwf`G9iEj<$Mi`)C#o3kTGKpfu-jImbo(&UW!nsvoINjrE8(<i#0MCDN*Rn!
zS!C%sPL9&sg{FomY&AyP!#A_X8%7R^w=v~f?h_l&7BvRf-9R4SiI8Rs@8ablcu?BR
zHckl}>s_8N;m>Ti5iSoKvzkV<s64_#!#@`q!#B4?=xy=6Ei;$98sPNkClf;O#l}jd
z5S-3Lt(u2#c=uBeh_4TA#V&>jQ}Mr+=95$L;fjIA=Zkze7C>TWtWPCKV+7$Y^OlNH
zYq#wxjNwCeBb{ypelyG1v&nLc4=<?~I>nVk>kOu>yR5c$`ebhnI0xZG4?Iz8Xx}?~
z%ZQg*)aG9OOT<zh_LYXst3{Q5IY6)eiI5fH+5rXWy22j?nW%z`kO(<=<Xug>#XCQp
zdAl9%m#0%^pU$gTVk2?()rqm4+`o0=d9Jp9fIpOon}+RQ81Ta7BeJZn<gQ-}$VXg#
z@<+uczv!;%0?pe<hEJ?=d*WNyeBt9S+AF^j?6yEp&D{uM&VLezkP&C4#|n=#tlmb5
zHT>*O;<frZe^=%cThk4@xY;ACq#bkT#z29ZLX+NfmnT%&ec7l>Dr^(bk^9Y_Q7^;v
zHvk-zxcCESP3q1Ae<kP4!na>Ol((>w@-On_n*oZowcKvV!KA&SI0{dyi(Ez9+`bDn
zT~dGg-ut?4-*4Tl^D5{ObYZX3(YA20Hq)I}toK!k4z7Lv6yfCm@@M>#^V@2FW3ojS
z3JT&T+AL+f?yVSaeX>7Gvi;2bXvE~c2-gK|)NyEY+u>TJaC6l$MOXzC%NQ`^9^~Ce
zK}4Cmgb`jB>3pcCtK1l*#Q#IaBcG)OBS}wNPuKC(#?VZ1xYVu^asP_Soav~t-nl(|
z@YX*y0Al66Zb@^2E5f~S9Ekr2_jI&fKTKFZ;triuov``jn10Og?qyP%hMnr0$-6Bf
zH#<+{ot3?WDhdbXAb`Iv#Q9843)|y#TgP?o%7!F9pW|vbimZQt&AT#M)_X1MkO4@s
zGoG?gw1I7Ojy9O~BpZrJl9RDEFiLSJJ8CK!a1XI0F+c^tx&AeIfP(PL{{Q1}`4?UH
zzq$5Fk9-8SyJy=Sb0LB+YZC(tZTo3h+w@jLjN=<1JW{6=c}Fu*zH4$`qiT~cZFV=K
zOOmjqA1V2CzLMo`$6t{(nq&oym)B-7-=)wILbPbonf&_0olfpi#E~1+a_7n~MDgUd
zt^5;YO?+0SIFrYTV$C0DF%tPIy0qDVjDbw>&2=yO%#nOI)MoO`@>_748rRF-;r4+z
zXC*8@t>*I+KChjV(AdqAS!qP#1l`tCJq@2Bp*}C*xwfdkwpZWyE?hA=vX#qssVLf$
zn$|=zYBOa+?T6%35=P%IFZ4jPWdFC`hp1ywT<A6?4<D_fRQx_<-F(_QmHpj__uK1^
zy#WfSGb2;qpuS}(+5nrHFhioYvv1>qhtY9wNh$oTuU92cHKYj>1^kb5hUIzW=g?E+
zm-XKb!iTB@{}P0cE%#^D0Vr55S2R_fd0W<o+E!~x3J#DIRXT*gPw_+eJgQ~HL{jYw
z+|Buh1!NO(*F98PYSL~))^km2AVxKcWM>J(gAQg4iz=*CLsi47q4RMEDkcRkYXn|L
zG>3hYK4!Om2fL78PZso=31>q}?Oj$)R>ymL?qz-fgBeG0sW;3<FazmQeS?stLN*Eq
zfu-(AUe$W1E~+nt=9-CG>2+2;r3;YNLuF9ko|Ya*hIi^o$^!Z6cXvI`IQ8u4yaAte
zV@w*phn5kP;CDk@w@S8W-e@HWsG`4qlCnv$(GSuexasR29CDnJu%p+@5y#N;<N-_R
zb7xEq58f=NK^v?+PtH=KauUhy2<X%XjNBx?WQ%*>xtHqZya~^FH*{q_IDOH@a+y%&
z7dTJjL)D+mT@SuxvXMb@?<oNQ9^ZdCIM7n0552%iC+UjkKT$lk@=L0f8d1U587SP&
zo@8*D=M9seSk@>>z8Qf_L|<(l%3)nzQ4D6&962btM<LL<a4e&;sZU_cr%=gVt#x?q
zKS1nnKhFnLcc!R7J#d^M*4H+g^(wTFTRmzh)$XnMj|-09PSSU+x{z=le;c>j2xg$)
zxnJ1osN4XU^IzzoZ%(_5H{CmX-QDyd9m=a_zcuXH*H1-3BF8DYNyDQm2@uGfm?Jp!
zzRbtO6FIMAUFC;d`$M&^ds<Pl{@-@|^o4caLz$!E$8UK&LAE_OhdIC<Ex3Poec*+^
zHrq;agsmq$^sTu;_w_*jQ%*X-87hU;t|WXL7gaj4iQ<DeHYX58d)O)JBR9dIN7fx3
z*NDH|8(ba7vpnoiJf$8#{8TnN&T5N)K~Q6THan|6DQ`}zo;uB8;(fa@XeWJ>Q~gMh
zRhuzB$SJ?S_<MuSzad6s|IO73LJ0={Lx!{l*rRr{%0IK8#-eQ+Kfew0*A6nHZb<5v
zWKp{(?C$k)ME%zOKEMNg|5qA>t^3tmRMLa5PTo*)_``Nza&g19<QMt3{z~gf*(U;`
zKho@(WV$d{{@hzA%c^aeD=9!vDcj+k-`uz&w&0k{r2)RlS*;|}Pfl280~?u}NDHYw
zdf)_ghH*{@NO8_&*(CU&etA-U?0^tGw`S$75naEkU0!(|`H0Qxtb0s3>CI6)RTMsX
zvJv+QK`<#ZlD0^dt5zPR+w)k&u^or+H8ngQ^_rVBQ2b%^IL0a{^G1}w_l1B7MmCCb
zpz#s)aKQL{$Y`=+Uc<j0{*3tEo#sW2=Y>OMbe+eP%a<4UX5)w<4>{m(jFxlEY|FU@
zW_P*+ht6**J}T`~@kJ~wF9~0SRY=^|+16EXJ<_aR=pXw@5<ba<hl=upO^?pdLlzR)
zxxmEd_a^cV1wBRKoe-`pUx&>7wwHPk*|XcTF54Pk)+^Nz?`-yFXC+iIORDd!P7XQh
zV2e3Rdout7lRUq+%=*2DOB&DP#Jii0!yGmB4RvYT>WwF+n=6jomgl$iB=YUp#j@s8
zm2U*vGpNQ7h=_>YafnY`9dAK*W>>aKoZBPLzEaXC=6UeTtGqxCDl<MhkaOSzrR5e;
z5cAZ@+(S$^KoWJvNgML|ZZz@odU;+s4m(VeIr9=Su8Pi*MWY+Oe6FqZZ@IU{*q=;^
z)9Gyn5CYE6N=qT?;`C_kjz_Q9cK;x9=+*J&gR=QJRj<UNL!>nzb|^M|j?tibDbW&X
z_i*J;*Nw;m&Y|ncW+JA5YV#kmUNmVCOW@&h-&8uUy>O|Rd|3+zf?PMA3o*hY%J*{b
zF=_on_PKg95iI-OJs8Mhcy*-R&J`ClDu&G4>St9UNuTlu&1eOYcDI=8HB83!-wFYH
zw)dV{>Z1a&L9LsUCCvSesJ-T=vJyasm<G(7In{%-wE|c{*Ozq9w3PXIm&KC02<OaE
zK|>~)*hm=4<a=)4E7uAiGE|S}3gzh)(aLg5E`r3t00{?_#?>Uxz45|tAUpTj(k)`F
zVPQ_sOwLga>TJ2BM3(DKL8>`6E91yZIqa&t>RxDYvd@h+j#)8(qQ6nov{+1uz~Mn&
zK#i)e72zW}*_B^pS3ZI#+U+bqRjxxGwB;3!a%1mhq8~X_gH_yw_?X;~AvYy0bcXtS
zPrw6ZX)u_#tu?PhW;Jjy`1<cK?LS%cnIrS2Lk;{+DFK-Ns@_I&nD8$~Sx>Rk!(hVG
zd+FDtxl-AGmy_O4wqIZT$atK6<s%vS&ja5|*>ec0s3vwVJxSVZFx-iH%r%T^`OXRD
z#=UIY;wP<rI!B~3N36`bd5Z5Mit4drb*zCTW+*7~x^Gj;M*NcY@?C)u7BPM%QM@E`
zkh_orzr*dD9#a~hp5SGv(H+1e8QSPVUszHcyHJ#I?Pe*vc5_ylPz8n2F<qJGyQY9y
znijP`fJiY|Vi^+WduCZTv4ufAlJ$I{x4f-Cy=a>7xm^=e-9$y*j`d2+H25yR^GeHg
z^^wzl-qb98p(E|N&4u8Tm$|P`T3nW7W(`ni4V@Xm15S;hPo!~-nxik<2Y3U}$vOG!
zhT`pX|A2a*@w=Q6f;BUeDIML?s-hUAIyzl4AB}T*t<r8x$L$$7l-`MI2eSTbz8+JA
z^Ygo`)sAzgp(n2SN2OdRM-HDzOgiZZFBxKS$^k;{q^_x4tfO@!lDbB1>Vf6q(_&d2
z#AwB?-m<wg)_8q%QG5FCOg?8@jzIb?QJxcuJcv*AsU=Ry%C_!mevpn&owui(+nrY$
zZcn3GmZ7u_cbDL)9^)@i0|d|mYVCotlL`9R!xbRpCAC81(RfNTuNwdrq)@6&(Tlh%
z^Qx9KncDd?Ak62TbKF2Vi+^WG->|>hympYPCG%)$B|>kUpipd2FR}<7O-~h9YoS<f
zKLmXVdN{vBVjHj1dV;|la{3R){_I@M%fs&m9X`mi3fY9_8a#dqR^fAD#;Gvd^-4K|
z>yA#-m~w%ngj&5~7SfdV9ho5K);%VSN*r$B$6&fH)hev66IfBLJBg)*Z%^#!uuCsL
z_M(~dDOf%gmN3KTOT`4|%_yULT%-4P{S8c>V@z$AMjuQU@r<Cq#mkjGr+*B~^l&@$
zTy)b~iKmUdG~5n9Jw!7fE=S<`p35Hg=^RwzRSpt*i!CW@Q0A;JHZ{VjBxM`_Av2=#
zCInem9CmoIcgu6&P4iA=jP5V=%E0SPB*byF{Y?g675qJ-C(%3CG{)uHBTDD~URDH`
zd{yJD|IErl1v(NWHO)M<X(PXh84SRV?FBfoW>}Xlt2rk@<_6!s-m(RVtoj70^&u&?
z6S14i(_?OnAktt{KVr4{uD2(XTz9wB;~Vm5-_f}6)ZXf}%fKeej`@SoLnO`(`i3Vk
zipdJ>E?^g9dv_&HR=)(}%eW2tl?um(9Z&esb{Z~&#yI^0p%=IMIB0n5%GICSQypLJ
z;{9=j@bbRCZ3(hzLY~2gOUu$CeSq)l&qqVx>@^OSKdX2$N)9qr00Jh@JuPclsZ+KG
zyFiK@l{Qk++(F&<(oH!~<49KHE~7SpxHGf!iE*|2%FRUq1Fxqu|68!!|9$<#1%l9#
z-+9Wb<ZV5*bd@^Br1W6X?00N)>+H$Os^s+w6}DZMax?Aa^E;V7FJP`cM!(;bl3hy%
zN|HPa$$`orKoi%qx~_J-9OU=Xq#*B&-hL3KUdD@Yfb2@<e5_Q?W>vUfcJvVJ>ruB?
zjbrqDSm^DDD+$X_ngjj2v6&p>O1z>6LGSK||7k_OT4t=dcwZOAo+ex?#oWGXkY4O#
zGjeGflZDKL<m9ZtDKI2z4SI7q)o;qLLirt-NMABPT!zOUYw@-7Fm6N8f_1)5YwRPK
z`ibo=!9Ar@VHNNf>yt5-Z=;L=PsHK#+LqH#N%OFi^>5IPF#7HUcKS~_{wm*}RZJ}C
zN*cZY9FQ;fckJ|bbE^f|M`dMKfy6YEJi#4q_5R}dJlLfp4H{nD((rP)eK5FxLjvb$
z4ZeM|aqIIP&;vVNtx^T+qCJ}3bn2W!I@yr+u2F;H3eT7<Et);;)*4gON-1OMyOHjM
z=Jur?jkP@@psF;D=5hKSZ(KdO^q39M`5C~V75M@Mo?C+^KOfTiZag^!D09UY$NS26
z^?B6Y(MzrN%_V>{W<m2W6@E8|Ai6ZQAJ;DSiURs@gizwt)p}cd>m&by1C4@{?5$4$
zlMRh~y2=*hZQO5vI$iS?qbIXT;XoFsjY?ByQo$c~@<9<z1HrYbp}3Dg?C^5IGy&{w
zbw>}_E`R*^R2hu><($W_SC!1s60PyEhjyZAh01(qR@g!#kevm(t5wyn#-P>y?CIz-
ziHQ>oj*jJ~xA8q0!1y{dGO)fP{CNFi-EP?LUMs3QT_^ojLrh@P{ap9^Kv%ZSf98(G
z!}cU5fAiTHTaxJujI;z^?H{t)0!9pbkkg0X8Vv7~mEt*UeeZRXISZHq2yR31L?0LB
z6&^L&l*WEQ{xHiNw2Q>4{I2zp=~S}<VZ)~qTgR?jb*yaW9-@OAV27re0-t3KO3O84
zh*^}@2~y^0f)*fO<d#?ZtvQ+3NR!uf7p8-p&eYPH6SV#E40uo1OF^XAn9sjnB!iZz
zyXE%eY62_5c@W$%EOREI=&yImXe8Z{%wvjXAbYoLLRO*BVh7D3aT{ONI8M?7=Vr^*
zU_VXV9Z%pGx$6Qv0`DADHvtv}ncEnkUp=dK)ZB&e_VCQwSd3n28a<Y%L>Z@znfVO$
z*fXWwC!ei;G6}a^VH6CL1yP09zIfmb{p|7})S)qc_PW_>c8R-JXowK#+WotJn7r!n
zrkc?rDknW6^@e3FcenC!dNfF9()ROTX~!@5x=(7oX|Hw^G5fH^)2E!A2)9I^`0-Sb
zPyDai7XPo7M+F8I8S=V2!L!7{=H&#Ri9xDCaO3CGDATWJR@onwr8h*ga}o<UA9{IN
zQnrYRM;3`!dX2{*)X5$zz0-7+7)}X|MGm@6k;$pD_N?Zpp`F`CAE@t%FOj}C_%GmS
zGt5?Ns509AUTqqdcpt=M8Yf#fWO21p*3R{lbSa>d=mY4kXS3EeKTkbn`?aRa+z+Dy
zti95Qh#9;;ZsK1joaLc`0VG}3TB8`hnA3z<_zKaDB9w%7OPOC<S$P>ldziTYlB8jp
z85ve5Ck_#xic?%+uFe3sk3bBcQR*lq=SY8vtd?VwKV$h{jY4MEK4+?RT}jTdvT7dL
zj}&6pyzS6cp&a?8pww{n1=%f6!TyEVX;#t3?`ZzJhm>-m4zVs8Dw`1}zeD4QNO%qO
zc*#K?G*JiQC~GNl*Zksf(LU;jnpo%gkzeQ!fmX>QU<Es9KE0oqVAZjc+uk4ioq;t{
zrn>9BTG|$*nx8N=j!Mn<{{7<s5Z~1i=Zk=Z%kB8w&li-*nrBv1lP$x+DZo#{RI?l(
zW(l|Z+gB+%!?=Xjesxp#VyxeNWr@X(Cn|+m<F#S=ac+)%n*{*J!L=Q)7mz6-=W|<O
z+PXD|uNN3D<d47J_`scqDwMb$`Wh!c!(zXv)=;(coLYFuYId{a9YqjxHt@+DzRz`H
zpiBn4CN5O0CYRLnAH`2C?+4~-HB271%&~bauxcy9e>vt)R{l7u4?$kqY^NPhv#OHb
zYqbk3tt_M3pqR!D8qJe^eZ8Q+72nuXlqU+R?WVb#|KP4A9Gn_lI=fU(I)NyMKB<9o
zI9H-7&lZ$xB9>$)AU<zjq>zTyR&z{^Co137MtQ%yw-opBwYPauoqd2rU5$pAPmxMf
z>YNS39bnM#3x2C{9U-A#yCk2&tl93n@oSj^7dU%V&gt7`5t^@~B(rO8_SZ0-S~T5$
zTXy2vXIR7C6}*^l`zMbDCmAC^lfjNG_3ZiZ=X?#t$BAr1y3}8(dvv!2xC86psO503
z{1Wl9fY>*2xU2raI2YQ=Cq^G>HfqIZU~Rf+n!YhrE>9mI)iCSHa1E)g{71G&jWa2p
zMo4E(`^sa3_<O>ZEa%8>iDlmZ8EuH#oS?fT<HSopUM(#?y+y`2u%4`~<(*d>8O_`c
zp*eJVo2^!45BclL8)<M4GLwwxMdLpwl0Bxc5DBPm+?|4@jx^~{OU?m94U^3OYO+CB
zJ9HcI`c+7uPVj+1kyBD{Xfpikf!gXltw0$pa~!1WQafwo3t}HJ!BF3`NofiaZD9Gc
zk+On#7jXTEvoPmJ-h;iP$0@ftOy2x@`OE2*%rke>iu>4shlj!goE;|4e@4<@xYi_5
zk5g>^B6o68!wUvx*QM9ts8P~!`HNg2H(hAko#Q+L`|XF}OZi!X8QzinaVx^>1aQ@H
zZq$e5nm>gCRKJh7p98rBB(9d(SK;@LPmYPZdpO}&o05;XBhrO;=w|7dNCjJe58rdo
zHPXv?=Vcu}-2tG*r6;@6eUZArpIN&VY|i{9_8@Mh&iBK$d95wQefey|rIlDu<`@lQ
zG0OQh9*w{w5y-0fe1pSgOZ1U+iOnsGy)knM_2${S!ezIX+8Rxjo6U_j2sy_tzlu2g
zD1XI%Rf8JC1{JnUqeFb#SfebC)i|!(?H{t@tj$sUN~+n^8Na1^b=op^4q=-i&Mieg
zoql2TXj-+ptw`C`dunYp0llag1XuKZSW@BRPQos6M^k{AuHC$O0Sth=j~7=Cnesa3
zWmXmkPX>P~frht0hZ0HzM}%$TL>I^S;fs?E*7og9gm1E!PzP!W6x0`GwlG8vFay4v
zJv3Lw>1Mx24^$e@u>YKX!I-2$bxsNFIPJX+M4c`w#uYp7ZLj-;BGLsy!0(oW|D)-R
ztIJMNy!{Qkyqs<)2WY*aYl-Te`c7R{#ct8JI8hfQCL!In*O?BnFdf}32wwD#GWmHs
z)L8~$><>@hT0-vVN<RRg%UFuTSJ$++9b$!?Ppu%{;SYpC61d`CaWuXa^ZaW2aJFr9
zdUnNRW7N{ggz^>VRJihF(X<QA{32>)OAr@weRudd^YX39#OB@f4kbj<Wh?Ptfy_T-
z-`*ili5%zAzRm|6C;Y$UP2?zsYlA{FzpdT=^vzhbRaB@B$$azQsucbU*1X&_dUY=i
zkNz+}m(;-%dqV-R0Ae$1a+Z^%KCeq>m-mhB^NS+hEt@vyoqD9WCX2kF+d<+xTg4Cc
z;{qnhFVfndxuBzakCCC@rz6ht20nX{hmy{G3&sF@q3r|{CP3wuqWr4k2RV>^!5IrQ
zIs|7J@i|H`R@Sg;zPC6G-OoY|k1G3m-nTY>wD5~s=|_uN$>Q4bZz02ZzuIQC4PIQw
zl?;)aV$G;Hf!U5_hKA`ndg{SMvEi;%{!QhtX{+zE0rPZU-h%*J*m@=XlEW;BzlpRq
zA{VUb3Ko9;hnpWm<13pIFLdKPx`cEf^F(MW@7T6kiuYfO!>|8Jx>2ceF1&hsl);hT
z=fhUIX4T_`o3}=J*gpC0B@MZ{0#4Ywu9@-~{^h$~mqF>yIEnPT)siVCkk`M+-v28F
zcD)|Bp1+fLZmT>&5d4lz+@mQ|C%gNAz3dU0L?bXcP1ceutL6r?OOr+{fBt!KjYh}X
zxlki9CWCJEOpxBZz3XH~Id3h4-#X{)TC`Gc{}R>WMb@VE<*et2^u&?lMb+6Mrl5lW
zr!PV5i1+6h)ik-M2Wyj?nWue7v=C_d3i6;Sz6@GlaFC(0B$dI9*|euaalkOH>)a%A
z?OD-Qky$0v9PK%qh6Xff<#CWzEglZV5Si7cEhJiy(MHh{#H|~uB!Rr8ij^)(SmmyI
zIxPRIR%Ppj0)S*-8288%8!j*~FsoJ(6b#Rw`esjnxM5R4L6kR5fHtmIBlDgKTgF-j
zBg?%BDqV|}l6m`ixxwAEW5J}N!i}>`!+&=u7C7&*xx?-OPPd`CL1r^&ZV}k5rgu@h
zjm|!QnuK(g7M)Z5<#V|3zD(j+M2<!;4mYvT=ama%o6Fty)C=vBZkgxCW*hEf8+RLr
zl~ATJauVjzfrd}b*)JkwK!;+y%Ol?bb>BmtcHh5#eUY^q>6337(#Avb@`|3+)S>nC
z!^@N8&GAv}u|N>m3aQR3Q{@v|bNKt}+^30m7pXgE)Alk~r&<hTp#lDDfu&ai=Bz7u
z_4BNz+zrKQ5xg3Bn>;inYmjkAkWMAM*~BlkU^$Do&y)V3bwq&x(4LF(eZ1EC)G!D9
zRrso02o{P-cwj!@`VX0vc_&ZQZV=wk;?m}I{zKrKcINHR7K9a7`!`<cE1WqzpE1Bi
zZd}jpzZjHv%Jb|aP!Pa~nxhRQ9i`y>JB>c(WO?~Rr|IP5rJWi+qpBvJrT94D5I)`O
zKqz!eg=%CvzDPLv?Gkxc$M$&x6wQgOpR%$PeG0$W>HUX{)cR)E0+hQbnwTg3nDE>k
zvJ4&j8@4XyVKrz@U4PV;`+4YXlUX||)8lL0x8A2gTCGM-*W=T!uy58Q6gK;_BB5zd
zANf~)E3wYF_QA-L4O}?_|HOmcF+Yn#64?E2%cPRVn=jh;GO?Bzf=PMa)g3k2gi>>W
ziijv#%sAM?0B0-@XUlUs$UK7UXY299MWk!tyI4Y~s1y%ElUHp>H3uFNAVXb)S6X!B
zz)?0Fvd{yylL^yiAK^(;xiZ)q;~hDd9r6$v#Monb#Fu{LAY^K;y|&`lecZ6qjBiU_
z_6d=bM==U~kA6w+CLqmkd$U9yrcWF$cQ=w3t8JRtZi)7yXZgyW2=s!j%MT;{n0K49
zn-E8~sw=Le$N!#n8i$;u<&3%oU4C>ATnUodw>&h&^;Od4T?vp!PMn%#E*MNvB7;$!
z77VjDR4A_5UN<Uc4_bAv+Zk346J5%_ztycj``-5ut#EwJ(h_uYhhBKV)_I5%-^KoB
z@JBEuc?f-kT+oMmx0o)l(cq7#A^#cA2|Nd}O(0jQba1J(q%{8^K+X3?nM})F-s!i(
zBAswuRlK{@YRE)ei1Xlf5oxrIBBtX=prDK+d1d)m@*=gf*WBZaG;WR?hEjKys!Jh}
z+*4l{3U+Z4my1E3h{*#jMbNTxXmtbWAt?1#jRsNi7)^i_i&aCNZL{wQaFMvINrweu
zp16sF0E7c%e<AWBX!@3OT^8{aO*(Vwua|0Ez{L;g+&3L)VtnlL10c8_=TeQADZS`p
zrBm^ea>;GE4LxRSIF>8-(>KH(UK?zT*Ib}q!p)95&eS@+cs-eC)AVY-e}Bg-j6o4=
zc^KsRkf#Bhu8x#><~g+ID5sn2=o@j|j1~_51=#G&+N0i1vfh}YAMgh8B-8$EB<%?j
z&&+3|lIQU+e<CLfFt*-*!k;C#0=4YrEN8KgA?09?z4M6zO~By|is7a9COFfudjELu
zc23>&XciyIUnTGJB?#+AobR;_K9kJ7V0;2=#B#}7VwJp_D#H1Ho~-fi%1FPBtQ<B&
zoW(}5AEG{O%Q>J75T9}wMq%>=;Zpm{_|H{4cylYQFDzyKZM<?-vn|a&Y2wc%+Qhf2
z_|5>6^}XHPpcrql+OO#TzedEbL9frJux#fEdJRmeT`K-hZSMuG=N+u$rxDDsWzA9Q
z;enwCZ;h9h=9>f4){J2%$?+;D75Gl5R$t_MtrzB#*_^-3Q`TJ*HWwwR{L(ve0prT%
zOg^G_ZRS_P;&v40etU#tZ5oT~!ceIOyxN3hW%ud<<(#9#v|;}c6{WLBnmqSO?QApN
z>@_rO(KN21k|E?^-SU|HHbVwsFQk)<QaEm9`=qRmw`pP|%LAutzT=nF+y7YRTb}o^
z6Pn~VZ5eTSkO!<IPuf1&gl05*0nA@?e0=1<>oO;NxFGwxsYI~KZ-$&7@Y)r$(UnR|
zvt8s~6PFVH8)Wp@sMyhh4H?;qOQ+X)_?w3P1KTz?l5ne~=2uCv!~De1_2y9*+8TMF
z&!73qyAf79%PyYP<=%ITn6}04n)mE$P$UtxV{*LvY|cy+8s-d=tzuXwl+J8N9n{^X
zq)|cIy;Hec!|W;nUxDn;-sVeh>iZ;w55R}kBz??kGhaCfe)VIGxMc-Rj@C||`fEGB
zUuV}2tK-JEeuN0(;D@E_p2IZT8mYglgg#o)!mlh%ZdJ_SyVBE+`7UMmxYGzlApfG%
z@@5yhPh9@|+FYJjlGfcC@CPK&p+V>O+z#oQe1bJbN|nlHo_8k6imRry!`dOk7M`83
zdK*JWDBX_oXubEB@6x7-E{Ct6?Si;`h)qAF>Tvuq_JR9|6j?}&c|VJcYO{?a{1OK|
z&VUw5<>(Z_8jiP9vye_XkFY!4vlESZ>B1{&;KfK{jb5?Lf}n*fCOa(WFkKG}Ps)=x
zcnfJ~z43}=P#<^hiA}YX-%YN+-y7rPq1C5XivId7UcK~WW~p9}<yzT0nc)pMOzR5c
zRltY<;95v&!S3RYY1s3CkF@Oov;Ax|s_u3ie=YtKq4}d%OLiofH0`Gn<=M~Yfo)Zx
zdCL5TaVc{>fbyG0g@a46MVe5bfEuLt|FHMgQEh$gzaTAbp|n6LR-6JYE$*(xttswS
z+@0VlUfc>4hf>^Kg1fsE4H{g6hlKRz`~H6S&fGP3-I+D>uDSEati^(}&e_>HB>U|B
z?C1H&8c6Y~dP-Gg+&b34U~LYq@w6DWRevrQ%1iU=DD*3V#BB9QIIX+pFh(8a2eO@b
z;l&~2S0dWLZ2-~Q5r4@Jyjdp~&(Jj5x%4?wp$ntNEHG317izkbU<0OA@+>qDK)Fm6
z?BuQbh|mCcMAw+{L#Z=%7efs^Y}Sa~VBS_J_V_SgK`ka;RfagN`rjlt^r&eAf@kDa
z*2mXs7%6`ChO9tyl{SjrJtpxPhUn06*P)ER+Xi@?WK=dsYWnQ;fEO(SH>BxB4L0f{
zSMKA}e{@J9p<<MNJaZycoBA2vrv^tpohggXGM92r<fqG_;ac!md4Xf@nDJS_`OvCF
zr|H}ld#swZq8aMxxaU+TFSSkGMBiNb-ssc31ur9C(P#6=9$<o^HE-YiX73k++`jzE
zSCx!gw~;4Rjw!uz9*7T^WA5Ssl}q~_0#mF;lgBCdl|Ot|gd-lIcVhx{%`Tf%=&Xu9
zf^;eL$Av|Y0hIHoM&am06I*=`+WfiT^JnQO5Z;xjEDF}3B1(sA3B(uVX9#Uxfom7&
z9(^?Pzp-mxlxuaVmtvf>;zSqO#KX$GwEM_q!@r`a=Z`_PydTuVQ&jf*JB}Q0%k<Vd
za<)!fnMJvvR<q@6dgnzS5CJB6=xI8y{BV54rvmq*q%66kEo~q#QP3j5&QNVjbP11|
zL%0^yFz&JJ`EwyY5Nuw~*-Ue=-Uc4<xk@D+FWSHNZ&=HU40wQe3ID}tA)tDr`M}&y
zUQXh|#XQ+kM_h5VW#XTck4~#Jrg!(IQE|qfk?0nL9@i-F|2(@SVa&-u%nuxD<;_PT
z4+HGYkjVKb9gLB76-o%xcR~^GREZu2wf2BBt$#6|?2`%&CICGMy>+$s@{Dh7ivS6P
zIGM*6<3?}tQ=u_Ydqr!Lhz6(4o8<TT6$PVm$zg!Cy#2Gk7z;;6IWY0=OUOxkq_Ef5
zXjg*AN$5!VaXA&<HIkG#D>a#TZJMIUTMWR!|5p2<N-y0)d0CyLWov$V^W%<=-;Vg`
z-q@PHQ-d+Ad{M{%FV%&kf!^h(|Fmp@O~GLdao^Cr#nFjI&NsK)##1c#A~)=X225Iv
zpncYZ2Vt)sUjlsMEwEZ~X_kAUsMfqqtsc0LCp3<_UHu+x3&QI|Bkdnb`@yrntwvlU
zE^;YdRAw4<Pd2Upz#{{+N0Ge`>H7|Om*|ndRn+8T+A{h%^*vP*mOIvB`c)2wSLCeH
z?9AFm%4k-h-)r=C+-~;HE;E_37IvxSUg%QVO<ZndX62SgDPG!y5Nj|%j*OwHTKO}m
zk6ww`BGl80tb5shECK^^2;+OwJtLd*dlas|j*`+!N?kLWQ4FNtGi$xlLV8|bRYvah
z=vhT<{jk=?w<s<ef5>t73|hNEv(=2;%B_8}1O29rRz@Azgrlt<7Aok&ig>MBejI(q
z+rP$jh4gh$%2)AX)wTzYmUByZt&a9Ip+fIGD=B*Q+#q)eDhmgsxGen$CbT&WY(;0X
z;;>qWfxw`p36EyjZQ$^<gK|}-T*fEHn<S^WSu<`-IKJs0ZmvhQ#|Pw-(zzPXy?yJ$
z0338UuE09D)YjX=5bYe`G<#l|sywqhb2UUK5sqfceV~oT`-_3p{NjuM`oK*wRpBKB
zOw-XA5CJ|jL#&l9B)E7wh%`ngOH~V={=-xBY_aLkA5bp6$|GZZ+A?=1rPd4vr>xug
z$3ENIE<)#2HT{e?%2?G7cD2o$U7CloG9FeJ+3mJ9rg>#zzFux&z~dlp9u~;Q3vu85
z?5yvFahW{%36bHn!EaFPcf>wK#d9<AB@5AJBTIwJ2im0MBi82z-Xn?jPb}hn(5XpR
zn4dU)8v%9bCZe<MNIRGA&F>W!Rr9lqyaAVL%HTxB%)CMUjd4Cm4~ndH(c_z$N5m<k
z<&&RzU-Sjgek}mX#UXJ*5ncWm5u4&8F0!X>al6ZX@Q1k<J#1VO0`Tux6lvd&^tYHG
zYqC0e;uo-ML0j}*A8+H|wbw86QAs-VDaZ;@lcP*kXTZ5gBv9h`qVw(ZGw+Rg#e2f;
z0L<WCnimd!hD_zlrzL$3Z`B$(ID{2VGQlxLjPVqXk8m@Jump9<v`R}PhqI_AqZ%@p
zeerR;)Q%ONWjGKgt;=CQ`}&=zli|cj)Yg{(_L|>!lof5EC{Yd@PL)DU(#Ih^n>t=v
zr?~AWt*z>p&$g}ZP?I+J*bY<uI*#NC#gh1rMLe%pRp*zWPwC|&woE+(a2s_$qd7?L
z?>Puy4%+)P|7e*pNbbAU18f$y+OS8>1iSri*4Z{&KS^*1)RG)i1#bvfo>IhRFe1>l
zsU3F3cW}0Br;P-9Rd-WMHsMoy2lNIFlx68hH=SQ^-6mPmSM`x);rsR}2tNaLYkJpo
zYnM`Cp2{_KR3HOUPnc`t+*08sRi9%yRnvxNwm=w>FUkTuX1%z#<_E*wDJqzc3Ahzf
zVh_15gCKp|XpIDM#r*)TyEDt|biPDQb_M|7mh#3gPc;4AdNEkmf)Tm~KBJnCA)ifw
z&i;<e^JA|%fC~Hit&SI_uDzSUnm_;@ED>Pz=$i3$BD8CIcIX-CeBNzoez7i)4D{|?
z^K=5Go>zUiGu--6|FMB6LnHMwLgQmKoX&c+@+?JTkREz+sda25e2yy3){bxo)OL72
z6e%HcZV&DQa1B|F)p<_xW_0ef)>RyjZdF9vT<QyYe~j>*M6bunO(Koi1S&^+jF{(m
zHg631wh?MG1oeMbx0s71P<yxg=hXT6Ml1fo3iA$CZM_{<>2mt{2Q4(vWsb5tO#m@k
z)2k@T;mV)uslsjf?D`Y*wkPUg0nxdmN^)kCxRp{2i8D;?OAp<>^1OZiEC(x<D)Spw
zqSG12O{JSkbF~s!KP__7{eq{~J4<f-R@Y9wkD9H%X)%3b7T{Z7Pr=X@q>@OFb|nY+
znPoN@B`zw#p0J8Q+EOWke_IOwSbIRr!NkRF{ZhsL;o+U6)2vR|M<Q|@E&^&RLSd>|
zlQboa3fHx9yaz_$O$8Wlp(!TXIecY8wlm9mY34dR7LeUU&nk*EyXN!VYg8wXo^%s7
ztAgWpigAWxzzrm&`i6}SI#QchGhs_jbAB7u@ceVKbED9hm5s6k9;j+l*Z4gAE?6<>
zLcd8`->viQod@b-(QeBaL(k?mdgzQT&qtG1#{ProN|95$UN-F_3y%Zc`UL#lyhxw9
zy8wLJ3y3zK#6Mp^RNy(<i2}04H<{yY6~suSvEqHiZ-LtFNE!!W;~92p3MV#n3e@AR
z`<nsrklRWzP<S>G%%jf8OY!7{U2e?e1ibHq29w-b^>f|{O|a7REq^@-#QRfKu{{Pr
z-H1p2$e(IfDt^%J(zk$c;OWjc#kD6)2bK@-dA9+aHhouQ7FjJ;`xKJi)uJbVZ`3RN
zi!;N<_U#z4-cN~8W^}An)A&s5i9AH{vfWLs?R-6$<vtLy7307!f5>^`1zJLvy2aN@
z3$R=?(*?vy_V1;s-?lYQo7<G<zjNIo06(PA^rjD~;4bq80-qv^s8GhJkyc!O#WvC#
zXBEs(i`JDH-3DQ(cmKFc%vqg>*x-mZ8}0`JD5)A&ghtZkFE_((lI(Z<sLI#w0!SJ=
zg7nK=J;SY7R0FaWTB$5=*3Wt`Mhj&VCS=EGmp?s--UoQFkn4sytq($)4^Z>Mnqh0K
zX>>7~HT8>x1)s~|6ZN~FNfLIrd!UwVu6?KP!GJInjZjK)D)2cf+!2VTZ&HA8&HI0k
z`j-_Hbj-3$4%XhHGtK7Od3R+7HFu^P^!{`#>tArH!?AB)C-nsRU;JlX$Z)=h{7dcX
zcJEBGPpU8dFvu1_EuS#BaUvvtqgW=E*HeS@hDX&(Q2pYJ9%I`Q?>QE9xvm6aVC$2-
z_HdQ$ur^mEGUM=~<xh%P;5ROX4HwO_5z%k|uC)N&4`%1x$BlkiXEZ}iqWnCogVA|;
zREs&&NFG3xYvXo;GuCeZ$d|jwOJD80DMHs?W-R0Q^tZvvUKIpIt=(DS2P}lF+W>3U
zZJK~2K$ku9n~OJVuGj)5l4MWf@~ZUDfrAwwK<wgYnDiIBba|6Hk!ds@0q*<h8^v3l
zXvfjVIy)p}L;LxflDe5*ncQXX7;Z$ld-V!y&S$@v&zJ8eDg8KAc-xzYwtfLf<(!@x
z!}dL@qL!be6y(;oUINx)C@?^87pF@)NIItdR7~o;D75R{c;5TQ;9Z5k8N&T}OBx*{
zF>>z8Ay1pR@{g!!>JV=nu5G+6x7b{L%x%vJs&|KNc|WzT>`Z<~vEk`Zb~s)fd!P8L
zwkDT)K9XH(3H)=vKQc~dG#Th%YqYO*yf8F>)N3DX_JZhDT&nMl4B9vjU9atsaZ-Ak
zT;}a#QP2=md_evZA3Vx=hOQ(yeeYUyvf_6+tB%`gip%!}gX%$7l-d#6xAUyHah5R$
zy^z&Q<`Y?c#PF$OfeqU`mQz&uJcF9$yO#kCAkFi^KbQvkt4`lQnAbGhx+&FzZWbQz
zb;%iJx=<YR^KUMGS<s;}%-l-XB^}HNRa}HaVhBstj9N;NWd7{EtU#Ai#^wCD@t+BZ
zALtuJK+c)0dYtgYlE0$YQirxyz^XZ@ETS{&Vf!ye?t^X90ElAL1INo}9hAsLeTG%$
z3Fs|BGN%`4Gmc`)_l%}x8`~8d*Z@(EIbJ<F#;yuv+pcIQVBW)yr+4jcMb>)F3o187
zrG(I~OEEJXT`Bin3`XFcc8m<3tlP!HVps#X6VH|zXhP?0_)?8wI$VmvLyKy0SMQ`i
zERiGAmm0BoM&PBSI;Re3Xj8HoUN>_!WJE`NQj0lyOC8f^*D8vK&>MyN{UD;IS3}~i
z#GMPB!b)P$d!}pROWCRtx#B}sHyaCwqCM!vN!_=#C08#bUxoWR;ayz0watxh2?^r!
zz+%uI9tQ*+c!r8n_sl!`@CWl0)xhj;U$-AeIpL?9H~JSr9m(nrpPhs+fHUm$MKw{7
z!il6+TIj{llX#kYyXUB6tZ!|Gd0r8xv^BC}H=D?%&G^hAeMGs>wD+dM>_Cd!LAFC;
zs*P1EmJN1icN}<JTe#!*1+%qY(B|NZ<29=)du1ZY<x84?b>c&?ub?<PVAsIcM)l}5
zUtS4Sjy+D}dC_W&5O$L<Zo`aSHtW=EA5irn$Yh#0;#$}!@7A@veKGC^JjcIm*#6LT
z6Z5--L4uiLRAZGNXoC)H&a#sYU!Iio-=$c0EIv!v9K85C8(=K<{Bddv=%(YQi=XqJ
z9Q^ApqYqP6Nkxxm;i_dv-av%jYc=EE)BYK<!zp98lDm)JGiQZ``h(_n06U9<)bZ%i
z9daIm{D=^2>F>W^TLYEW1K6?bn07NBIuqP-06qq_K}=jBH~c(j&%G?yFZ|sAN@*Pf
z<W9#MT!%-<cYtw&)bNU3m{kNX{wuGLZKXOfk8V*hql8C>kVqs`s}IPYb*(=(A8aea
zJ{If4CcJ>v$Et|hR<1r@YqNB4lwf0@85cvG+#LF*FGO_=Xy$(nO^w+C5v|&4FT1Wu
zJICX56#WR!rLtRe7X?Z$I?PwljQF{RJoKI!VPOTgNj(wsA4qnM6xtP5r)~AsC6UjX
z(YY7ch+Ova0&G~m>YGR%@TYMr9ApXNmtjEmzJa!#ZE@61zqR5{aQ}<JBo%jbUD`o@
z7a{sXK0TdvWB@;9V>29W>NuAoM$x>0R3fP<AFBFs*)b-^xp(S_6kNF~x0!Y?@;-LZ
zsx5n=z6#z@c~t)(atIs+tG18{q8=?e__e?;w<y=SVVrgKX=t(2dMKxC>EZO`2L`gR
z_1xgl9oW#o7V}c4bxs7#%jt7QZ#wZxWs4BTq+=I_zyzMc@o^glhlFsgm?4CIQB*JX
zcjZJRQSyJl1~UF#uz~;D54v!xV&g{KUtTNa@&XO$`<Im)2YtNc9$iPxo%Xh&TfY$|
z_gzSYli1vTD&4Cvoh~d-3>@eFR3;3#za%5H^O2XO6Y*Ul1Q50RE#PMNHuNJlEvG?n
z%Fd(iooHB+vAS(jBQ^fH|M*@~6cyi++6N#X1qOr5X}3sLKBK^dikTi@Q>N$R;oxC5
z&74P;ki5NN@=weUuS?~pK`x&;o>wu=)wcsA5;a0Z;$<#H>wC?I#IpWktgApmz1hF}
zsh1tC(+RDetVRV?R=oJs|Fl^>nP6l0Q?{Jng#ttRDN+;`3EvFr9at!<{3F*uvK;~r
zm7R`%puymTx4dhyT@KOYwKUaLbV_?|w_Hz3&HxTja21o1>jAv%{LZ_WVtspnhT4n3
z5tR=~_bB2;w3W6^fY2=UUyL4Yj>C`7HM3vjer*k=rxoL<%uh&)mlt3SHj3MPV4Li1
zCDPhIp#1V4{<}*;|8A}GEL|s}m>pRB1)6l5AT=N~yHCzgt3L=eYG!uArxC6aM!%6q
z!0qmlG0&(k%PpQIkPDpZ`k=(GWqWO?ZP2vH3wKJF-4w}i7iSx~1!1FLh{1n27)pJd
z{lG#+$9!Fp`qfyukEkR6lZH?xwijtxgrx<ieV6;cKjiSQ5m#--F!_VjgL+m?cMtb|
zoBGs&YM)xzs534*=KgTHq+fY6a7;CS3c>T^e2Do4Z+adhd(5m%QEsy&UV_eb9O!B0
z(6zjZ;}){(#Jv;m&3@MG{S{ExO?^=4$CHGvI1vG4s?w?|H=5g$Pb!e#xqF-#iP!wJ
zU;^Ma)L^ZLov@&|*9MFM?Trbi5*OOo_;cJpIEHstAwzr<m173%+ByXg+nA|<!)7ig
z)?Qxv_jwq^K#miek#_sIvIx~Xj}5Gr=4L}cA9=<40VDd+a(xH-iR=WLU^WW!UJASS
zpvhH~+H!?npgwB)TD$rny9}LYed(WE(7Bbz{-R|i^9r`6Ln~rM=kuZMH-RtfbpJeS
z6)p^VOeKYeQVVNmAr+r*vKoRmsUlB@p){f+q|z>H%!52muk5l3=1=yT5_NW)5DDX%
z4yaSe=>xM>ulOt8$rIhL?b%d{BlixoOSVtEEz(*n#Jf@F71qBYT$Ub=$uSVjm4iJE
z-z<|=x<`n#K00%`zZed}6+R62qTuC8H|w`Ee;!7UUNJPfp_U)^k801?!wc9_UuyB)
zj5~Z>|1$LM4`6+`QYBFsK$9W<a!s_NjVx6y2Xy+F-S`Jezey{5HY*K*hD_=<gBR+B
z*-s|P)>zP3dYN!QLumJFMGfQ$YF=D>VKNZ;4joDVUZ<Ux%i=lB>4R`O^?E*DOhbNx
zks=ua=$c!?z3Kpo82+Spjfm^2PeH<<@7cHwVT?K+{yg^B&X~x~`xkx<O*OlU_RyQv
z85_#+xIU-Xa?W+*zI&CxH*2pRcYfPyWv9^7J?bE?hsow(2f4a92j_{3=UkS*Fb+d8
zq<BOs@q~i*^2az)w=_r<PoHDe?gASW?#!O972N1B09%HJbL|0QT(r=TQ`fp9IGdGI
zFBtcDzvmFpxGFuP--S@)5?@qU0<BT0co-8QwXp(4aDgSOVn@RiBaITFZ7X3~A1I!f
z2B;|vZGIN)5*EU3XfJ3L!cB30KlJDjRS7vEG^RoN!B*}j2NL@om=y94V$XGxae&!R
z5*?qMz8v9ji^=nPk_p=?b*rnxluKmHw$*MT&(8M%`7&kzJ(wqXeqy@Sunb}bCIS@E
zLwCsMzw_bycNlW2Nxp0%9K>yNVwvHPjv=b!Cj5qhHajmBx~ckR^fK(g9L82;Z%&|4
z+igGvUOZC>;&65*+Sv%(rX}D`3<8sDdx|n{0z>4&M1*Z@9r97L&3&m3fz3nSIP#2d
zA1!k@dy9^H-41pVXX*FF<>_YH+$&d5aHUYYKTxH8#u}0Ou#FgG;HS=m)eXdLisQ=_
z9bB~OL4SvvR}bY?{Ce^X^hG~ejT4QS*Um|`BUc6QS&Uyv$`H>X`Ofpb2K%+{O@Xm<
zAJd`ouoij)_eod9DnG{w>}O4mBgbPm_)B$i?bTBrDr)`_RwX=NF(_Di=xM*onWoSJ
zH(=3(^Io?DMz3Zmt+Q#{n%SLU5u5dDdT)kDzzJQLK^hj-k~nUL9@q2X;aALMh&-x}
z)I$AJ&OTzS5ssQ%hL_pIva$+~JJ?{)s(@8Tz}CuK#A)TOjd9|qy<e3I!V+DWA{bBI
zX5&O!mVO_ne!OZ}3}^9^EMzMx7{+TVYQ*T6^{g0^d(=2eBWLo)N?6A#eXC)dQL|~*
zF|n_*%q}K$<I^PBab=DduNNw~;xK?_jszjokv($Y%-?gj%0*#^7u}+oEQm!JdC%Ro
z{$UEmrn9c+l`<jB{#sAk;?jXQ*)qzR;zy!4#W$wD>nDUmM(ge<`lO{1@kfKm_vZ$;
zKC`yz^%k^s0ra9q7W)-fh(WZXifuddz%uy2Gs4RJZqA9H#T+!sgA&v~m_kc<RvZa4
ztKiG&Y*DZ}n6iH3r(_?~f7mwCuP{1vTLak}E|o1AK3!tKd-p1KXbcVEW^@`)-~QoW
zkBlu~ld*C1ZY;~Q<>RU`-9z(+MDzDh_f)0KZ_Lx3*jU#c`O#SmAhb#vq2ab7+;bT4
zIXfA;kop?ef_jyE^zDc5LMcwEwu_$(3jGG9HnQ-x4HihAt;RE+Inp2^ZUc;O;?{_-
zw2=%XK8)dMsNt8+`ni$VUeauk55|*KTk~UgjJ*-RY)UNij1J8@ys==N7HCifD6Yc0
zs2@aJSWwcKX7=8m^~DEzl%5h2fI2&mL$#v?S$`il@+&19>><s7Zon=5#gtowq;#eV
z&3zrXavpUeRp9M>NK$J!2$iH9x@5eab=?IKv=%Q7BL;5wMeQ6X1nI4*9>Z(JhkSO>
zNf7G!6~J0ebo=&-2$hWmbv|{`2Cn9wo&WgzQ2)0IeA(DkaTnVa?$z%)WBd>=n$wq2
z)AMJ)8v(2G4}6>xTf?)LNHND|Z!@qr@fu^StRehuup`Rj1oBKoZgW&gp#H$TxuG-u
zG@(fRh^Au}z0RPSz*kJFyKy1_u4LcIL@5!~^P5XKR?*6%3@$HcL7Fpd&PUC&l_c^;
z`gS4v`-%j2i?bA%U9~GCNfH4DvB{IRDBM}z=3QW;jsb{L#AI6T%_5ki&*aC$zO~oI
zU6NrdwfbRGKR|Ua+it3jF;B_NGGU0*!xM8%ewVOVW&J^~R^;Pmlsk-fwTfxY=H553
z^9`ZO66wRb9cZwFt@@ljtm@idCSYDrSPNs5T=&i97s9)w==eM|99DnJPLf$-v&VGr
z<9fab_$K`>)X6NrD3nLxmoK>fFNU($j>*kA@;4);#enN`M9WZburcfWxS4v}f`@RH
zoJO;6#%MT%p=vH?2TgOw!@$6Ms$TW}^XXpan~O4ZNGhNEZ%lz;{L@!eVH^K8<hhsG
zW^Awv<+;MU(8gzJPJC7^ttLv|fwiib@Q_5bz-!A$Bs?WDO-9M3=<8`+snL;7!9+pn
z>ad5eD`GeKz6K?M=I(7^U~FhIeJFjUy-4#6iGw1Tdb~Oy+u$3))|KQFZT0n~%SG58
z*-o~6zjxg6(MHvY;F*ZJzipDv!38$!?Kg?$&8Te=;-@YN(H)W_i)DV6Fe~I+YMdX^
zmr@mn)9vjkQ@vlKpEImtFKg<U1ZVYo(Nen2`<*3_5?hRU)0_})d(2-aY-X`u796<d
zi2Q6!V_S4>e7<KJq@6p=I_JQ<?XIdnz{E84t*THA`wq8Fu&A=4q+dj@{a8ltqnI%r
zU03Kpz@@3qUP4zF?cNx=4L|C&IKhht+1ZKda#!Oq<w2fixS2@wws4&4w?}VGjc&I)
zNtW*TdoOMIxr$b@bXgpRRxN+xJ^vy%^!#b89Hj>>WvSv>0=cAzl`u?wEB;(8k0iA~
zSJJ!eSa&DUhMTH|F_fw3U1X56;s#f?TV%;*=l69ySm;_`YTuodu2}=c#A_*Mu)@Q3
zZ7HP*vg(^_GeahRCNIU(HPxrX`wIZqAyg|}dzsX&=3OinW}=U#&oVW1Ks_>hZ#G-#
zTxT{n#fJ5i_4fdz@y}of)?W-C_I3*Y7p&%Ju9QazA;_MiIc@5s$vd8wb!}eEF^2;e
zd{OCi;}1J+D7cFq?Tv9}<6%zDq_FwHpW;b6!mqjOW92k9NG4d7TR&=CuRKPtDS1f*
z_~B1d+o!3u6FDE5%$Kz?)dy1_HQj`IeUH_zS`BB6&$>a^r{Ypqa&GJfu0c3@#)>n`
zsX=PKxM&1Vm)*3V>E?;nwko0RZLQ9DB3<&&_H4)|&WJehE_Qy@_RFCU!%%vE9RuJ}
zPRI|2F1~u}_@T4f+5r5a(Cbh>moGNcdh3#uGn~pNez*;FxrZssq>(JVDvC>mLHsXG
z;&wlXhda&M&NB<JA!SP2!*b9_&O{PxRdk6sRDGeGePh9*ZZ6l$$;>~DbU?ClRg`G=
zjPkn7mHv;(U0MOfXoTO#jUC^mCXpohU~ks>>TgX)TDdS_xQLqA;C2j|`%&*j!Au_d
zUkUU_>$vM31&|)J0>j<^l;<^RwfDd;ty1I5Xb{lWIAR;m`}N4_wPhK8VE~K(wQ$I&
zmubu->(V=+lvWoK)Z0%@5Pp(P*>317`4K#7MbQJQT^oG3zN+ZF)5&o<UoDc2E|@Ep
z3O{<`FT6;6-ns?CMat%U^4>)dA>w5LWGl^l;_Z=tW<-SC*-7n^*5w;pRWiV-o;Zaf
zjyu^Hn)K<1F-*WVgdrtinbvAOVktcvFLt(<`c2y+QpT0lA)nekj@j?KkmpVf0|pjD
z{4<5B6ci^?CTENEyOu}r@v>&&PF?6XNZ7!ht9V3X)jv=CB+CMd7pVw_t%Kh+lxJ&)
zvlN(GIEHK)m_N^<eck8&#4mTlRi`O^5s$8}j5)iI6tB3O7A;4DS^V!J8UK&^xs40y
ze1jC+sCtacbSvGFp&C5~X}&;a6q>b=%Q6tthfFMVeep)*4~y7rWoZu>(KaveuEYr)
z8WC%UL_89Zrut!yNc@Mh*z+qfQZIH>>#9QNOl!`hde+1@s%6FArAQ5wi^-7Gg^|>+
zQRV)S(Z)$M4BFBUlT8s6>$Q7jI6+};Wy0Cr`{4<7XgAeIMT63f<h3}RbK`JyS_Rwd
zE32TTX3!G3UDWWW!RBl4H&+;V&lGx!$ppsz24Ug@ZeFu}iH2{pS=k=#F6oVQ!4(ER
zV^RE!&TbErS2fB&NZcJx9aL;mG0CJKjcLsl#@Wece3r)8PJHu`fglL%J^E-vlW5b)
z`&1)G;#cGqP4M~)5TRYr#RVg3xYp#f|B=G)Cj<nOs<HaPgIE-SWj}ssE`2oob8Q?P
zfGtKj)3N4#X`3EmYpCqScW@ix7t`JH6m0$|E|qblgAOS-@A04pg{X99FG{PN%MrK5
zylIx|_QrbJguh9T;S&4%9yExioCj|XU6l#GGCnLGrhThZ(8w`JHj>JSv2jlGhE{w0
zI_6D_xD6fj<TSti&J8AIc&;3Tt?PmNwz{fljhn|7d`n0p4mL~Kd5m`)|L4s;MKAeY
zh@XoMgVC$`ueF`2?^OuZV?HU|#%i&*4r1%yS_MXL7x;P0cnml)iX6!L=BSQzFq~`d
zVCeT3EirUw>UI&l$5~pQc(y(G)fNzw&Pn~g7A-MFlV$_N5lj;VaDv(bGVCS;sF3b+
z^*W>~Fpm-#Ug9xulslzW)A9*&Og{cmbErLKJU<3TmCKYP533#@C_I3nwnbrn$NxPj
ziwx62c*9;kSYQvc_?mbP=RCQ*e0q1jXRgTKF=xZw2xGop#aCG=%KP=A>PY!?B7ds!
z4d}-9;5x=m{`@rCYTk+V4LpQ4$N<6a1A8#*N&lQLHW1M!SehO2c06+&)q7L4f@H6$
zSz-L%recACST}HL%PB<DF>+__+xg(Xhwo2xDm7AzAs7dp=kZ=>l39P#^qb=f=-Lwy
zB<YS&{5Ymz2sL9&5KW-6$;xE2fKsDTZ;snhr(lz&kIw4;k%;{U?!DUO1Ly<2{(}^~
z^S&A9db38iVpG)3R86S7G}?icYbnY_O7<l3?$?&LqvN}5sCK%yPFtdUf7+kSM1`G1
z-vyn>CQmsdyqHvOdh|mcfA;Sq?EOzPi`J(_47YG!D7MYI`|BN!Oq?tzsF5rK**{gx
z<72%3ZH|E_QBMBhpLpl-O+=x=kx+YKmU&BaOT28$lhA)uZ$mK|GMyjsqDzb6JXFj*
z)KrPW9tg2iGs4wXWl1ZOveblXt}%&YVT@-O#Fvn+HBc{#3WmE2`F>i|0Ktyr*Rc9j
z(Cz#wXr)7Q(5XFp-ff$vZ+pwi0l#;W!H6RC!XT*1uj~9&C<H56{aR#$jhO!9XlkB|
zU+Es^)|xBmwO7)Y`BQDPHAMqPtWn9H_Y!11p=5&s<L0U|juQXi)ifHL2=xs5UF=xm
zS3hmZ@5V&datOY}-g)IcR9u{k?{tne7`4I^rwqHUS>$mJl|GERX&(AQnkeCNk$DP_
z_^L!{f(VQFeaEdGZ>RUH#f&e*fqZqfxLK`nNTZs|{50;{5^l7~US8Gr4;3YgS)ys9
z`dErheR0xvyW3uE4%@o#XDt%ym3R@N@g~E~9^QOO-IizH6idw?Gf(XQs&%~2;#6cB
zLeIof|F3-E{~eR_e=;!s|91b+guebi`uU0f4}HhE{wKcU|KT#u_rG%)|JU*V(PdoD
z)zlm3e`quQUroe0IsSW}aoK;&%>UDA{C{&6_sTq36E8oOB_4z+Nc`AWaR1WA^!l;P
zFF68M>=5g0HR&(3`}@`(<BLChi%k)KO8oliYny`uI&vHa^bdnX6)hboY}FTd;&x27
zV&*#m`vU<a?A6_@c}>9k!Rze`pZ>!k`+w1I4U%>MhBk@#mOoxI+XWVY3B*7!pn)8s
zi5@<pVehXl+?K;IjY4)O4N<~_1<?(5@Uw?#L=wck=s@SvsEr6@Hz7Qj@jos+>-_r(
zWfJ+{PPsT^ZuxLEQ&#?~>BmS?6ETdC8m~p-b*qpU5s#}nIY@{rLDfXuZIdq+<40+p
zhXnc|v1v;)B5B}K4m<d<9m=SU_b5lMfE|3z2Q#67C$ES_|C+D`6h2}&UA*XpUy0tW
zGV>Mn?%t?ncN&m%VnJ%Y)55`t5Ox40ALL)?`D_^CAp&aR2mlz(jpdHen2OYeo*~sx
zH}@#AW6)7GC<K|cNV7P2Hq0;9xV^Mm$2SIv1-+mghBOVFbqnXL9|<+ng3Mteil@F-
ze*US1tyT^{#o5BFu8<FFTellY!kLLf#;M@qGa1i2@CLTgae9Yb&YI6>3pjlgZrQ6&
ztej<cwDww*!ONBFOCgx=`TTVgeFV}26!~y#Hf&sm(qj+654eDN6usjHPA;1Gda=a5
zB^ld>gAUO*09<6FGrs_?aEdfCFCZVPNqK9@oQ{3BGp?6s2vhs5IfGAj@YxImn8;oR
z+;8xUms7Q^>sPUfTvmP=Rj{7~$z$6^bnl^E?ob~yu0{bYA}|ZMdZ=G^mQTdjrRgF(
z)Dm?X)0O3LL^$&3Y@Ze`ePMHZ$O2XQ9N>PH!`EjWwfLH5<aZpA@0{e@1f^@`+CSjo
zAsvqUl|X!ucO!(qV|Se#Svq!fDgN5>g0V?c>7`Iy^@o73lum6;=XZJm2*u47_94i5
z!%y~uF`{v?5YjOI4qYeENm1M$>M+P`p1e05Swi(^@pFXpdFUj&Xd;qo;pPp`yRjXB
zV;MDEdGB}(8bD+UMM+T?v@-Zw3jHFiqd=I3yn};@O92OuDSqNU<Z9r5;sW_8G*t=Q
zVZmoK2tUz*T*GZMPNqJa&kZvtiGF!#=2s+wlPteHWstt4dz6V_ktHe(EzNr3EV#s;
zPsabrgMk60z<i<Crb&d$O?9?89J|`oTf7mR=I|B5F?&FrV?XRKoYsjjGbGdmj=x{}
zsh^L&P&eF&PN8(^PyZ$G;xtm`i9?R7ojl)hs`I6ve_-cw2YzA#mF`oJ&-Cw>G>#0$
zzqT|6X}%>-XJZ3+CL&qCq;$fX+;;$kS#uEcuLBk8>gexgzXBE=r|h1HByRCwqG|a#
zLgVy|cUqz2FDoGwJrJlL>O@ab9tA$qD4czyjOuDrQD*@?XvZn3U{SomnE!8&d))ot
z7Y3GAlnN9;oSNs$KrNlHbd>Xl(>9>A6?;Cvd;3H3IAlM#o5Qx1iB0Oty4h#6J1gRF
zt>VK&$_`h~*icx(O`d_ykIsXP1bNgD1n<*DVo{_LNC{|c{k3}`U#Ot^1Bjb_fYH-<
z->Z8dSg3>}M_lvez>Ma6@WxKZRI#@5z2{7W7SW;lC&QP6Gnyp2=g!8(MjWt}@#A;w
zmbWjh++}YYVo0J5iygz@i^iHSE!|~n<sRt&L^<vwkE)oiqF>7(?n#F5Oxa5UJe~Hb
zqgJF$+vLVS=u$5D=e@uWdG}B#N8F2SfPZC4X+?hdgL4T_3Lg#}hM$mU`oGj_xzo|X
zvGV5@Fxb5aHvR1Xm=h^LcSyR;VMy8M><_?a6MFO6G5_a;ai%|~SO{#Swu%0Idw<&s
z$NNj*iibE|h^Y%$AI4{t=4HPn@0C6dIVn!7I>39?wb?2ws6>Me3PzTET^b*Hbiv>J
zcZlW39o2$^z<39lLGu7kRxkCZtw>UfEs}P!Xh%~P9r{@2gih6SN6?iUe%i=PZGS>%
zu#$PjWO6`xj&EyqgT2d6)pNrX$Nm#ZRn~j+fvFjblNCmd#Aejf3oNsHJ0XHLt;;6g
z@GnUL4>A74VQ?isE59~mo{Z8(5za-p;Q><gAsN}Nai1i4fki*u_YU$hQC#C!tt`qU
z_J{_VAl^(5a^{6+a6WnU{$CR}rNlY%+Uf%6jh<g0qfH3A5aI%KAZPbU40v$(h7X(`
zl)9H8{@BaoUo$;kAVv=<JeYawUo-#l_HE>Cq6_T}{L+Xswol04;DMHG@Jwm_sK4fC
zVO$i=GnTKU+f`1W$LR`4v5S8EOwvfH+7X)gujk<63Ff|pP-77k>=8V;?DhqFkP8g9
z&Md{O$Zi`Ii;TJaH5F;advQy;CzD6Ueme=dyv<w;2`e8rzG3X#Yoq1a9khTeIWRjR
z*sx;YQo5+GU-j?n_VlK*dyXK=DAY*{5l`{Pvpbkqji}JZ(qDtrpc|x{H&SE2&vFkQ
z-eD){t0?xD0_yati?s5EWRwwm1jHS6xB9doa)v*v)3}B02`f`HL<4287)bKa#1lXW
zcQeG+)3{l1;sRA3No0&{r@|jk0LiRpBCjkuFkl8x$s3r^D-%M8v{M=-LK>)55e*Rl
zNwhS;=s|zF5APDh?VH5V4Kf_Q=ZxiCGEEh;!qA->p<nkg;Nt$)e=jswW@U@<;&#US
zt@SiD%-1Wu>OAU3$28~e(a|gP5*u(XjodIh`iu6qLr&L!xqz^#+@;(;o~o}txxd9c
zyOf(ft;%KIzNJSWt~kQ=$vS~;0Gf)G#7<y4fO>o-Ui?g5Znkx!-vhpV7>?UBfb`B0
zUtV~6rWG%)a~K3f1YdQ}6e2}0MS(mgHzSDp7A8<-QC#Cw*o2cIs^b8RQO{yOPV?7+
z)ZTeC-sgc8$0Qo5M6IK;W4(KguM_vLl|D{#;Z)|}r0R@rsyw&zs9lt30oiH!?bGdX
z^o90_H<k5_sECl9-G$s^RhCq`$Jm%HuPUNw2+-C#K?{3vPrjD0exwijQ>urOr%fq-
zBk}sXF7Krr24|5i3Y!)h|4*Rdtig-^7~TFgd<9C$#V^9i(1Z7IAP#A&wu}Cll}o5P
zTaW}(N@diYX<n=mA3m1_AX9eYu#J95A}xP42owv@B;BcCmC=?8kmcVI|8wQLCh|SE
zrYFzDb}@`TDAk0tlNg?XddoA(=EuCve;I6@u5wP&XFWRkOOvET$<ms#Br#_|Py=8f
zCb=y^EcPf}TiA*4k>c-?<L6Utr3x7eU+9!90N)noqy8i!qun%+MAkYDUaU%!0@BRc
zPfkh+$`kirzOKLbp8C~JubG)4`K?iec)3nLMJrr(!0Iw7?<4rPwVAnWhJMbgia#P}
zR9kd>w*ol<7Dg)lYQoWICXg?x=K+KdUC|p`v07f)2Q67ciU#sdgpS9VG85fEoHh_$
zC#~(wOyTI~!f`%zij2Ff7Usv|2Nk7RKY(SNYF1N&yK7F?>)y^AYp(8X`5S%U6R)i-
zOu6-n!Gdj4`CQ>MjJwP1t^#lTzpvWDoekHM#PQA)3=(d~;`)8bQ@2IWw_({s1zz}w
zpJ?S6vh`pwrn44<klUa5qrM!A8=|}0tqp_TVvKvDJD5lJ+akZXFSB6@Xr2c3jJF`*
z?$14*AmE@r6U)!pFe<aiU2h#zthrLI*3_s@=<Obi+Gvqsp0mm(EB4HpVhX6xIObrq
zw<Wa1cjcd`;+FBJq#3V~z(3!7@t$NEaKdA-w;b7_UhBZAn;WwIMSrG25v{fUg2<WD
zM!nT&c%a`raF>#CIi*s+){RrwgmW^YvA{0X-f)a4jL<%PPl96hTIq%jiqlKRH|CN#
zen4KB&KUKRC4QH0l*EHdeQlJaFxWn6kzr-7LAill|L5mg86!7)%|)L1F8j9#d+w=5
z0hJm<!$l3OIvHh>W>}i(Xlr8$i6y#^^FFH(m81JYpP#H>YrE)ko;RxSRYJ6=l4X>M
z8DI&$SIb30iw<Skg^ib~W23d%tAfSr9vP)2B@P$-=3*^w@#9DQn%e3sJ5F5zu6w!Z
zi%z4Br6iN5&F@$8vcB79v)p%-QjgNLY)1m=!!Ct*=f^6)7^cX$4n7r6tD&CNMf-(?
z+Sajb`MErWx(P9_O?1Tjr>MkT_CM7D9JINM%e?g*svLxGA)~F_ZA)`%!4Hl0z6Kf^
z*`3^@FoSRVMfOgetO)8CQG~S_V^8-TM^HB_wXm9M0h;`7gG77hPF7)>7g2RJIm5|A
zBxRnrp_I}FYIEbkyer-YpOs}kli0p0kU_9mxww>WJ~U=Zv#{t{iHE#UXFY4$Ww|n`
z^)21&`3}dfRB3EG>!b|JR`!gO<YCdd{d;IWxr=dcvp+pV*Isl0CYW8P7crNyACP`?
zZEv2iK6{}}@98l3lU&lccyoyE{VfmD)_&FL<<Q%!6<eW888DptlrL=ORiE^Z*OvXX
zJxW<W=80hFPqw*gXjGV^?D2ARCN4jHh4IS@y=aTMFZZ8f>^iLJL5*4cuWdPg#nVUC
z_2*q$Edze25{?j|5w_(mzZ`RMbQ)jV^)2xSGhYCIJW2N;@cqJl^nzD~cg4>o1cMxi
zuU}Ggy<(ef+X_cBbLvj18`aDRLn({NojT4Za~zJUu>_mYx8QdfdVBWq4IeHzAz0l^
zdC%4cb&P4fz^OsMCy-jEx|tz<q-6@SjsGPNwbf{bPByC-ORA_5sjj{+k|MbPE5G5#
z@fcD)Y>9Q_Wpagc5B;);`=WYkX|9j5#hR)V=SUhhMvZSsqe`DmHM3VwE25%T9y6yQ
zLsz3<wa61HnbFv;MDoh)>wDyZVIRIX??uz)+IL;{4J8#{N<qy(hJVY!80_fwa~YC#
z$fZV%Sdty5{%dx7oc!JUO%}X$R1D;0<tXGHBb}8B%Pj<{TSbPol_P#cye&Tie{l;)
zJ&Riy&4Ky2u%J7EgEu1#pQ1;nQa?cpbkaFXphNVsiQyacMPJ^5vc_c2^@X!D6Oq3(
zHR?}dr!q-}c6k2i4nVW)BK2kNX3tdE0VHWDzEcBZTr2dw%R_LH;-dJqy~JlBP$?~_
z_<c@iOPu8pO`|%&ThRHB2}mI@ctJ^`_X4i};5g;;+*;>7$d(i?#d|PR5`@glK3@B-
zs3}R#3ZO1Z1U=vy4h_-RDj5I0ul4oH?3|0kkU_621;(Ijv5Rn@TH_e^cktkd2&Bq7
zE;y6rGh<TcD@{q%7df_ny>}>bQvlt(#JZ&K=|%YA3|wh7ra6;pf-Om0GeKN~`@s&e
zgYSuMVR1qForcBya?j&aa|%*!_FJGTdO6GdXHox;ee+#6F&y)M(WamD9CW=>c8+7=
zXzu3jYGLZ|&ymwtTO0xI|IEDb3h)VV{kO9`|EKvFUJec%c6kdMD{FTgE?xl~_WxV?
z7|#ET`IxMu<ZarQp+zj@3U5C$#Mr<6XilCMW9ED8WltZ${I>dZQq=eTPkcj(wvLWZ
zd0##d;e?|94AsrV{MG<x=6xM6K8ph}h@MJzXcpie?%m=mKqhG+>3roS#eg9!-zG)u
z1>YU|Ls2Hy>bK>$OP#}5URa8Rj>LaJ!&rAC>0U?M>yKzwPc#E>vF<h;%QfPF&Q*E*
z=cR2{Dyx{_N{%i_J6GXS8)|Nwdai-TbCXWvQW=ekGpwx%z3R*%I2KY&WJ7Y7)#}Q_
z4Lw@^GQWfatFb)GpDFFZEG+;|aa+##ap93m;YwNxGdTtPl9<?Wav!GyQ!67XQvb*d
zx1W1`+s_u8Of}_(3Pw!sP*WSf|N5O7DkZbj(Y+nqDjz|#m7iq`?R~Nu+$znW-ZUCq
zqmC(=#T;1zc;u*EGsXb=viHI1u;KMun=}5QhDAgM)?K0B%VWu`TtEKPx3KOZoQ_D}
zGJT!B5zp;__nlYD)3@R@?>tK~ON5nN6GX*6`A<VRR8yK6H}Z?AY4SRnekF`M_*U@Q
zZVf4<YRFx#n_G%qdRG~q(?7j7W8G6`IGX!Q35<~R*Dkrr9KPIa>3D5Z6f^iXBIOl=
z1aiIG+~Zi^ote>6Soy}6+Vy%DUQIi`!A@{ISDNbv^!@S8^8EDTrL}29)i8MHGxuFb
zP12FX*qUyGs?<Z#O67xAt3#%m!$eQk<@kfgNi^Tzzy#jBOVU#or=zj$cO7D%hngdV
ztcVBgkEp!cx)!w~N~Lw&VNqEttHLlZv5TxZ20P2Mk4Asi(u;bOlBw-?z(<yCX11|g
zPiLSjGY`Y4jeK6B1tJKb4Lgk6LEWnHVr=l@wXji;A(w;APoc@B=QJY)r}Tf`9Yk2(
zs=8!m{i#n=FrevXQ<U;qd*#k1i?IAjmeCq)LRwg`{K6xw?sAz2*gYV1_CZk`<hxE(
z&m30g#^1s#|L__$LDmIZar2$4+BnO6l-bwY?4gt6Gl|Onv*<X?$DuT{q*?OfVU7Q)
z&-f)pr&42Dayz1s&m*l<IJ6^xqT6+`)r26Q%|kU{;O*6x=+V0(^*;f+X+AVlPT#?v
zyNtwlE6hh~q$h7(o>A2;RqW*7wVP`m{*ocpCiFnzz$-^$sV~fm4*RqlfkS{|2+Ad@
z^RJ4<;M5buo?Y1I?JS}1-Y~N5#+Mxq`yZgYri(wi`EjZGDPMU8b*qX7JCO-R3(_6y
z;arF1VW#~JP=D>@VDoWqC960XYJ23=DvHzC$U}5k8*%?-K?8m+3KVub%{Y}(A#y+c
z^`(kPG^o{AbL!_|rJ!+mI^vawStiLB(oFi|owLMNL_loGX*wUiWd};YM%{4$5+zd0
z5u-`R3w>%l|GkqmHuUgmE8S&K)$5Q}e_|3X!<?}fuWN%0%DvIfrEbUOC+aeWB)%W4
z)=T)0PBw;@iv}bBTo<T^_VPm}Bmc5tzn?K3h50=;8GR6yywo%V*tL|w%AGxw{PdYm
zK$KzX*;(O~aZIhb{*u>pqPMMNy|4C#_a_o0YhvTnXbyz$Y+=^$q_#8WH_IJ3FXM0)
zWS@pl&ph7YM-S78JUSbgirNzm>u+zD)sh_$8!1=krx{At{AFlk{4Oh1YK$SPvJStI
z_vu=B^|E&JsU1jGsB^`AmG+O7jzeDRb-b2EMKBVO3+h;L_nc(Eea5W5ufkCk;&<)u
z%V+{PgL}Mef9|xXT$5wRaqI5+*t40-x)V?2(_YRTBmvj0muy+KccDZM`sA2^6*Ohs
z8~tmxEnoSkw%bjP#nIeer+;>cSja?MkgPuqjwRXh*OG$lx-%P}{LRLI5Y%@Px4TNC
zv^P+a_IT*~=Z#?v1!U)mZDPOsYd>6%Jh@Joy-$bYWH3VYSqNv%^gS^}lkwM6T*Zop
zOZ8l+IRCz|`08UnDza~Dc&~D2z)~k<((lphcSa#s$XKm2)zIo*U|Ow5QNgdiVw*ao
z)0RXs>GM>H(RD7Yo5_KwW(a?lEq*#|LZ>FTOgeU5@Kxv*-Rbupg`v!+hVNXjTIJf<
z=f?()ty8fA1&=Jfae+?XTdM5G0+TEdmo+m7Q^dz=PV!HzPOYx^Y#65)(_5UZBnH9Y
zugAG*zArA@MO~MEk3q%N0-jLsN7fngxQP>98asS0DYC!tc;MC8KbJuFCu~Q<BVL4n
zRWp6$8J^k<T*q?*Er{7p@UagoZ|P*LhE4x-Dtw`X{qQPs_4{-n^;q{;`(Q?}u)tKX
zphjC+c=0J7-jzu#A!1y*7Hn3=^;7DKdI$!QEoc>9SY0tabuHz?Ux5(v1wJAa$FVzA
z;Q)Md_~TV!J<9(5U8^upKqj~GM3jJ@6jf-8Uhw|u7dPOj!M#{^@|UPg9$<Jn_$&Lz
zfZ_?klO~g+WoaN*I@t1)y2jW}_RWXPrI}SK>(dEGRb`-dM$YFa(ZY%IkH-y@1i?Rp
zNXtrxSM6NHi_`Z_NYt-1+*sc-0)9)JCBW}7AOe>jYmei{6av@ZUhWn)L6Wj75uVnG
zA+Ps`B=eJe(!>$%XXfNs%|cz(1V04dO}PXMu#fFMANADEtD`!Js*Za8Ln8d)7a`P5
zN?c_B;PXvcMmuNDG8`re0QPVd{q(gOD*~)fTHS{@c79nUyR0FS`)Hr~V(%uy2W%d|
zL(%fstw+vtn9{8(J>eMtz~Fn!Z2rreaF|JF@nOa*C|g$hK%V~gQ{NLG!GlSEA@JkN
z^6g&%s=&X_@aDC{2&#@_c8&c+xbc3hwl+*VU}vnI8>)2Zk?e5W*7M6vH+Gy|$Q0F5
z>IrT!R=|bs78nTCL1tI81OHlcOnU6Ma{`4$#DDY<8>Qj33q!NR?Z9d#*@4qEm-#AH
z(70j(;<4NQ)gE4ZM`MreO9F|UeBe_kx+yLciF;bMIFf>y!&X;CuI-u)vZff5>CZHN
zXMpF|+GgK{R&b6@%OF)NG^x}ZGZDjXTonANRM3rde}yGHn=2x6nA$Rdcy1-ItRr@o
z)-tgzU}d~44_xPT!?nYQMu|*Jj;A$oh4juvkE+B&$4s*n2**VAz@nFYo<jLJ<YS<8
z!HDS6v=^M>)Ga)&+Zd&mmAy#wotdF=y5dBm@D>>$^;o}}X@LDn%qkvMS=uOvc+HKh
zV_?Yqn8nWw9k8dzSIPq}K{7(S#fr}Zn9_T#@~86y%bi3J!aY$5cO&_5sAKC1ahr3Q
z$A{yyqZ(JkkQSLwmMH@SulJQs7EK%z<Ke{ALPT(xpBcIcq?^vZ&JL-mqs_@)C!?D1
zq;I5!*EkxpBh2H5KwOMjc!kD){+Z7_kLnO{TQVeGkp0<oB@5Q@9B+-`kc-=7>ss~v
zbyHxPWwMVa>|SS=<x#%o|9QYH+;O3px7_exLDc+oKEFl3!6uYr(YGJ3d0;DEkfeV&
z*YGW*$lC?qo^{?dJl4ZtR1)l|xusXqghxdlQ0V4%oo)|}C)WM~6%7@vc5F)%_AL3s
zF@_sdr0s^q)s$7#(6^e}LXSDcM>YG}%@~Te=IAH@u#0M8cN_Fiad}qB3axy+_UohF
zyJd<}N<d(2uPGHYh7-sW*}GYdcRBD=m<zaJ-{+2TJ5TN=4#j&RIopt|`Yic7OKXM%
ze{-mM5qDFGRDN51$+sx%0R*+fGa1<<K;fr;lc!craV>F!X(pW3XUD8uz|GSSw8WY1
z3Q)XNs;7Mc>3pct0NiWfuct&%kN6A@xm)FVOe!KM?|{=@=TT)Oi6)*qQ9|$Jl#HV~
z$kPh0{QLCSN9qQidd>WN-M(yMQKC`PVo2<7eE_TO`d}_wJWPwcv)y7NiCoU9w8a-|
z2-i=|MoF7$-;h@OR-quS_z4wvTWJiEd2L0Ys!=tW%@A>+N53<hw5|9!TWKw&^;0U|
zCpCw!9Sdi(v(6tUgpSt?!Q4&K>&4M|`K=`qMs(`?xk}uzRae+M3}ms}UpfN3x}|7~
zh8-yvhuhk)$XdWY+SEg2T!FEzf0^RVe&bW6XyNR9u#pNkbOnmYsgG)UGHdR0Q2!V9
z-ZCtXrdt#xfj}UWKtdq61h*iAJ0Z9RcSwN2A-FREf)j$fyF<|67M#Idg9mqqncMU3
zv-i2@Is4wd&-dJ)_fL0M)v8rXt7>&sSDQI<*6NwIjr&J5O|Wg58!?ClwZ6vJ=hI^3
zd5wC+@_Yl!Ph9GiNP`$(<eR4+76(_j4d`AfHKGR8i_RP3!RymsM+Wfv<N}VbG`|_w
zyQkhLQLt)Ko=5RGrSulvpgDZo7{znjUVi^{g8);~0oCTo@?0mHL##PfL)2NbjH=m!
zK|ZxF3B7Eg2>E;pr=!v$nnU5!ta828op>s;XBOtB;txgc$Bw)#U*LB?Bl9!$3frpR
z@s}&Q)iZnPOEoBGY(tEWU$3q1>AanSA61fm_2I?(;FiMXrLS5uLs?+4@Xg>oRPYK2
zLK6@z$Ihng@%r(EckdCoPfCZc6t)Fq8ZwWaQA5rg?pTbvl3sY;POR?XGkU|Xs-HaN
ztw5-uHAJ0GnBs~V2EW*hRS0`>LY8;c>4|ey;(<^8d#@<8+t^h#@Ve@S%f9VEq`Y|L
zf>F>>KB(W+_rYeTH~|unIR0C>ViC>GRi&f6<~_0B&UextebaiUrxhOz&|s@CmRT6a
zG~1NEU>t45CNiz=Rpa<JeabsnyC%Oc$x|<@#>pa*ZSth5)1~)wDVSfjC(9JiQvR!l
zcyyKP6ZW43nq2=Qq~rjD*}(r1XmbA_1)5-9_J1+ZL~bxp!D5xPuy!(a0Pg>f3;zcV
zRs1*stNI#5KXI^rzI^r*huEGeL(Knibic_~10rK@fAC^h_Gu;*`hOnEW3EnO<sn{3
zn@`vdCrsa{-HwPUE}6Sp7}{M;9}MN{PR_WA%!|*rSgGEQbop*+w*@XW>6^Pg>kKU|
z7`3=c_GUhjsPX)+5qEu>IdQ0tDPkfNpx88H#69O(O*VE|Y%`x;M&>lHuczgRMdV^V
zq7kInG#KJ%Jx=bqvL-ck{TTSey?H)`p~$6sn3-HtS7sQWe)bP<Ew!%nuzf@Jzbb1(
z<XJpVI>`{**6SvmGjrQMEI60fA_Yqlsqair6|$GAi4@g1B@~;s+4P)Ay|W!&&p(K=
zYU<Bd0nJPGxx2Us&Ocyqn3?tFEV<$c2@HO9S;;QPH+<hzp==e#nzbZS*wURadU$jx
z1ku8te~=jUNOho?_on3xL^AMmE={T0{3`Lski}JE3~-U=T`+`Ym|ykX|HN-HzY0lk
zC|II17)W#Z;l|)P@4W^Aq!N-LR<MNOgP!I>-azOy@4aCTWcvP-X*+CceifDBU^XgM
zY`{DeCPvPyGd9<AAy_Mrb#)Kom%D8r%dF1DCUAn1=;wg{3MnO3f8TQ(NOd{l)fqXe
z@f@6JeHhNH*Hgbs6N8?{^DXc~lW-fmhP1~?A;Zy!Y>rp{|907v&R_Q;-u}B<7`*3l
zMR@aY=r-CSdFUqL>M~7sqI*bowJ%h^skjBdhNarN<~^*|SI@A!#=BoJK@%LS*IZK$
z9HQMx>b8IBPJ`+8U0p`zn`$uczIRY1`BdE@pYkj-W_T@Ff3j~+Ueh{PY*&xb?#EfO
zxJr7q?Q)paKs7#Yg<p#8YLD2xk-WpX*k5oJuHn5$VMb_4UZ~w|NhPfry7*W=Z87FJ
zqdz!teQT%5aWoZk6DmalX}cmuF#a{Za-}^L6H0;-o!?-)D_KZM9Z?Gx)1Ph7zB8yX
zYr9$y!s;6Hd@qz>S#glAQ&Z4?38x>zaBdl8tMSxArfCmpoF$g)J<Zn*=pC{RCha_S
zLz@Lct%i@(6&EvxTz<_AytM<9!T<gm2=Npv<lApBTOPWk8?&Avb17(9c)w^7rdgrB
zaEJG@<1#|npzh$?(j3XnzV!4)3%>ZE%Y17J%X-15-Kh_bgO`4INzmrG&+AhkQU))h
zmHZo>s`DO>%DHXpa<S9C%VFQHCF8fvs5t+L=doC6wq5HSPv-VCui9$%#&aJhxcv<4
zw$Mziop`HcDUO|cFmNy~C>(L+X@x(2*=!AUYHD592Y+b_F!dxQuGghMotod)uI~|Q
z-OOAy#FS_qJA=>X|H-zxUc)$geM6>eTi0yZmEhU$`*y`{6BfUL8&hxPn?OQ;n&C};
zcFezcwe#43<76O1T6IHptLSX@Z7<iBoz0-m-^+k^35pAYWj5M&p1(F=@fM8%<N1A#
zp@+Ezfx69u4fn4`>pi8_%%OTz8Qh<?r<M%mmTg{ozNLLQC8@GFs-QWllm5<=!f8MD
zz_r@M;=TM^f2h2PrHxu~IY3BBg~l!>V9w9)v2AC4pCYwE^0^X;=B2`O+J5-4Md4uz
z5%VjUAm@4G<7_+9>2nF)c+3|bLMtKGsedxTTROqd`Hjm1XQzma%Y&4gz+1_EH3CUi
zZ#n-uHPLb~c}N&~AAXhJify8OFW?FsOPeL<gs%Ux=%4GmG16C-u0S$NY}-KrcX;i7
zm3f#FeTh74j|*KNH_63pR6WW90KiQ`0^mi76)dVp&GmddEDo*_@GlROZUX-;X8Zes
z{VzP&di|H)ghcidgR3d^e44{dfS7Br*p<|0;@(Uqs<A^*Bgf-|;mu@@$Nq{9R#a?%
zW1BcYjpCq2k;gMu`)f7*D~GX7{5K0g&A@+Z(jmAb^i%ogkU4aBnW~4oCWd2#PR^$l
ze?g7>bDB;r_O~0h081JB0LHx-PYJWpi~d$;v(c$ly&lSUGxz=JeE#K%@NH89CmT1(
zfsFek)x-Ix%}tUGOjMD4o8_RR!dt4d3yyE)m@A;2AJSVjO|<u)gGBDzvqj#wRrF;t
zy^RAf1dckudo%YaYf=&R1O-8AwW^1fed+?6<()uy6ZV~N(_o(JaBy=mbt6C3fz>?t
zj+*Eick^9^LX-R=3%b5atV_}_0Z?Oj(STh3(x*{JCjCuJkjFdyS)D+Eo=qL}k1>0)
zP2vsYvY%q;ln*h+Y83AL#1Pt~U8KgNSE>%(ErkB9Qe_rb1m_BjO2AN1p+3faK#cy7
za_yCOStF1-$Q+ikD80xsAk?pn!~nib7W8!>7doq(*}#mwv;JihB=qHhyK%~9o<~^I
z3AdN2sX=$l#%@5<z9xId^$qhI?9IcbffYh>r((hG-AvWZ!J&h-b79xwz$}L=kB*kK
z5J$r41DjogG41-RLT8EXSJrJ<noh;{np|-L>OSH8=xK~1v4>*YegYV^O}v||9@Fxl
zwn`V0c63JPV#AcHGQo>}q1gN>4(?Ad(imBDhcXlHR6g8eVtYWl6&6ip^vk<77k}$(
zz#Ys~%N2W&SG9bxjO7O^8}AonPOeArslSC{8B6F?c1te^oOtZ)bx$TTmF_q@%lpg4
zwnGAoZAhKc&Do3|G96WHyF<lXPnKlMy-1vj7js7iKex2L5U94%ar-@=+B@k!F%dSJ
z%KE0fJr$GA_RD|ynm-5r2$91>`kzdbc>aBw#L3Oe_8-$E-v4r%#QlGJAJ2(={+Hgz
zBUc0dThk={_*{CNz|~eWo_Apf4gBu}T~^!jA)(o#zwh*hoJO3|%Bx!a*hKHIu>V`r
zBrM}Ht|Ac(Y2)2G8>{GmLPm0?A10LP3>x9u!98jRDmJRn_c$HgHgZ)saqP}_A#*ra
zvn^WekX8IMc8qA|MGYH_66b+k#tXXOSKh<E<amPp@98~xpF}h3)q0Zu%AwTeJ<6%M
zjb@gs`ZAnwC)&fT=j>DYR-1Rv+CriVhr;@W9(5T1v)=NaP?Oc!JiaeU%w3_J!e}*b
zA}XgI>GEu~n^vhn3Ht_%;!;%mKM!^Og;>;f(h`A+S1c&CpW+qNyw%nU;RQ$meU8`I
zGf`JNwoK~Fo1)b&Y7?Y>Rn{U}#pY@GBDHc#EbA!~5A`$MlZ9v0&nmh@O^Qx?NPfxV
zD_}fNw`L`w4trv8V~~oP(Eph`_F%OfuU}>7XIu(6@p+y{TaC`D9(Pi7tOm7QW31z!
zZwj2_CNE3k+2!Ij@zIn%1LyC0ThzX<GLfFD<)4f!J*7F&A^j}Y_$8!CBgnkt4NLX7
zWrzZ2_kiPz)W}i}Q?ioyxk~AVcnv1&5k`fcyeX`HM%hcpKj9{LRETlQ?~)cTL+Q(=
zr8O>FTi&x74+SPMS-(iNf2GhP%TyL`9t$aH2N0TU77hJ_mvDZ;N?mW9pxU8YR|hYF
z2|xF&s_A<R1FHthvvEEKfcj5E1L7_Vvqx*;IV7(aYx#d$C+a9FJ?;5D_&g?>s3cy2
zlR>?T@sfoo&my>Fw%)vhPWhDo%$<7A)K9L2YqyjK(<;!X%lev#%U}Hm{=Hn?Pew;}
zHZ)yX!()3YdSSp=>~L0$W=#pJ(@mYWLfQ8$bQ~qB$nsp8E$38j>AM>~i`|M9BeQY@
zHL3R~cO9pytgq1=rfzk`qw%y?M~0-j67dqs)wfw^cX6Vei`vroveNJ{yQhf0j}vfS
z&HrE{Ud}gG^<+DIepEzX_5w(@lemSO9aUu4+(w+ef0tEr8)6awj@6*6q#zCEJI+lu
zNt3d``^vt@EL$R4Q$4JF>EsBi`2#i99KxgC6Ob(#G>`S^AaNrN6ObyLJ<9sn7&gAk
z9sgY9qfWPI6?Y=)y3yR104)jeXFl)2oQ!p57xZPHjfZY~Nv?w>J)fnQPl-G6$nNL}
zNu5+t=1t|)(1vLVDQsFxTU<PL?qBPeNT8RSc6mh&`SCH1Ike=8-m;^b?_A$f=XhgR
zU#E^gvZQ`T8o$9K!%vdoLY?SzuT)s8=8XZZPl<mPI63fsF4D1P0tYJ1psw+DJjRqU
zIxg^dZj_*>^g}KyF%emx%m=TWSW2dsJI}`D14DwL0(>!_-mdYCX#s%e+geE=)tBka
zhoG3KR%_`>6$_IDZ7!?8qCT6B6llH+8WUkh|Lq`NzpV6MznY?8bsZJryrtl{+qGg^
zE^YChW$M=EP)r5<JL#C1hF_}BT?0Vc{ZDN=7CtEinb1&ywIQh>84V7OdVZYJ^A8c)
z#z!p{!5SQIb&u6yiE(;Vl~3%f6H4<<`($O76HVc}SD!fKz3sVh`H1I>5Q=rtQL}y(
zT66th+fCGglUJ-0W7|y#drC?A<l=V*OX0(jUuXanBG0vdGg5|x37iRIWXDCc`^Od7
z;&;f({Ha>49Pu^EqdDfAwy+2?&!YxlQ*k<rKk1x8x;|k%FOrov5GWC${MOILW#6x}
zuS%=UfGHQB^yYaI&cv(u(gp?DXTt2-{kKiT?6!=5WHjE7^B?=9bo~klG|5{_)|mXt
zl}O%1r_FHREo)M~)$4LBylp%+T?9Tx0}IvpCvcUw?S8L(Y-N(4kGkqH=JYcU?+{nK
zYI#QfBB;;(OM6m1Yl<<=z4wM{6+x9jWpG?OUG@yK@w9Gocg43hwf1VXJ-k6-ryL5+
zuo)h9VquHMMmPz>^9GJ{nT+i%ts5hTzPMhK>q-WVhqmsz3gOv!mudgHH|h%I_jPUY
zVtbV2A|<t4I@zYBWir#KTUL$pibZDcIDJYu`a}1x{RV6sE7TT=B`*&g_;+lsXbzuK
zS^DV7`6`K#C(pS2;%c_Ats*y&r90L-q{1`Sc)guY`9(H4H{F@b?rGEBZ}X{`i^Unu
zFmLED2)oY1{mEoB^8~3fzp!;*;e{YeKj6xNaw5SVM0x93)(Na}DsL*{dR*{-NM*P_
z$nr_BxM5w3*88AXaUC!lySYmQH@%TjeFi7TCQip&eQc5ZoN2ISmC)Yj@b!0X2vIdb
zRfI$ncW88X)hg>p=-N4_>;vjJww@?^^4T7@nY3`%r>-ygT|a|Gte3bn)LIaG85Qjj
zv&O%&SBo`m$SNqz4BSe6^mz2U)PvHyg0Arj8cznQQ*59c);Q4>M{g8N%eA=lEP9|m
zJ-er(`H-wHIU@J*5na|tI(j}&{PUNzhy!)I;?nLx3t^oxd1i)PWLVb$X$dc$|HNto
z4sSXT=!y9=cDT9wxzI`I*17%5haID|lKdSgbo2MK&77%Vd@nN*jW@tvOs=(#wC@t7
ze(ad<l+9Sei!3YDo`w>GnivO4#U>*Brvj*O2+QgcK>}w+&ZhX(8Ul%+H~w*Z*kUi5
z-p1~G4!J!0E__CEeWzSoHvg&wHEybrY{}_)>8Drw6=Ht_z7(~2@`3p?o?77-S@t@*
z%|}{KX{;)?Qp7dBXdY2ZC}z-@Fm5hLNVVdkYcwn<MHMlzWY@Yta2b*NmoV2(*=0zX
z$zaXXz6(=knMOq&$x&@#-4bk@pd7ej6VG@yG^q6)F~=ov2YF$^AHB+*_2gc$be>N=
zVOYxE!yo}S;5SFf+`X;h6fZ_&yR+D~7A}a&-f`NaM(6(Wv?)L>4M7lAson*n{&ju9
z_M|bgsu&@frsTA=37qNImNLhS_1$rugy6cC|Fd&iDWz3!wgI-!dEivap2;GiEz{)~
zr<V7961kV*vOS$!TJW|@glvg><*5LHBF5mw&unrJ)t&l4a`0l!l-qsdVgSp*BGxiw
zxABjdRofRGMPHlaB6801w+!_=UkFNE$g<uKe<nC2)3%Dp9kqcr#TbcbTp0dv)c<kr
zRC@b^Qe*6O1E1CQ#*>*w1%L0^QJ)^Rp^tjqYI={_crdt21{ja0)E?-2A(yiQ^Tl4X
zyQyt~kr;M?cT!R!oUPHrdvH>w?d`U+pO$x8>^ef(u|{bGWqwWj5n4h8j9J6{)jQP|
zdXAS&ggipL>npt9=m^NmbXP8VN#oZB{WH5Fa1Ln2WG{m@y|wy|v}%3#xX;W3q)Y_~
zxr1W<T+ZG`)<SyI{s>gHa0xP()!h+2{yfEj*-AH|-i2$g-R87T5}&-Hx?B9IkDP4!
z<(%EcTg(M`E743r(d^14pULKJXzVJ>%%_03J@P0DjSAgM8OQIF4l-;;3Zu^zTt3Hr
z)o!6?9x+jvm>XRIU5iR}rz>tbPkYE5pPTIlN>SgkvY*gsFmBsGOI)SCk>F1#_@xrW
zXvEni)yfJA%*n-UCQgMH++(|A%@ObN&QoFEv~1QB){_R2r7t1uKgWd(O}lJqJ@Lsj
zrt{P|<u7mgq27+llXi0Bar;cWzhH-r^n%=j*3;17Wy#`3ROwAOH6=M0mogt4t;pO^
zU`IyxFY3OZ`|bl-Y0f(vqdv{q#K~nK+vg8E&)#tBj@1pM$Yhk#noEp2rb?%@fd)!x
zb7}bH{fbzLeFluUL94;)4AyI|JOQ<3ZYr&>dxon&*$R+y6O@H=w0OT;(Nb7a{;VE-
z&&|JooI&YblAXw)rTs#C!n|A6FMyqPs;({ayVvhxX+EXE2%+9hop(~(Jd`R`304g?
zG3r%%FlsFhRn~!0ujuY*qm!yVzR|i@*{7@ySVG_<8SDD!j*XL^yA#JhM%a9%y3Lv#
z`lYwV5vqou->P$R3*U^_lOXQ$1CD<R#zJiiIcfdV2IT!X$}S--o{rKsG}=`z8dvoy
zy8WiRXgq;SC2oAP;+(o|h{Xuv1&x~Wjnk%TgOuk53SO}qM9sIfbO@f8Or%34-&K}}
z^McB_uL6Jkwsw2qarH}XuEF#vEGwLwaw|ydMn`wHewdA{ooyE_uPG|VFzn`^)X0@B
z>K$Ni+#l#xnm%4ry(D4Ml(IGBtJCecLMe8`Yj!lYkyyZL-N7m2+0BoGn9q>oI|yhm
zmB^F)aQyVS_^vt&aOOTHYBu(*OAU-(^8nH-eAmS<WGp{Br!VmD*`AFXwwDj+7yYra
zIv6!J`_-8~5ICdVs%uJuC(z37>#T8Lyy==X4(jHiEgU}eylNa~%)|3xpSldr$w_ri
zDTPZiy>R=D+2hqZU{R5K<U)ja7z-W8Do7mZPV3T&VnnN4z{p+NDr>4sVQ+Z;A=Ag+
zOz$=&o2zGFyXf;OdIx-$S@(`>N901Q4cl1b0KuwCQO*wSzZq28G_>bE<T$+ieN8N8
zi)ycwkTFm<;ii7~D~j<qd#c7f&->?lzQJ9rXXg!Tg#^D%<b_-azq;Mx#)sgMi9#P?
zQ>X(m)zwGUNB>D^^_BSnV^}+I`9Fy)`Tjk!War}J`}fF_5BWtLawC|aAQr2t^Jgdb
zFQ!<mGB%&gfZM-)dB@A~KX-a@a&!EPktK3R*?%XpOxydkM*)&N(lVg-H;H@~EygeX
zroU{RmOU{Dt&{dTHKV>ovi5>9WV`KOcme;v3T!lar;3f#=4m?}n|`@reLw|M@uNPr
z2du5T?bhS72WP%{im&NO;zM$5VV14IoG71stP-7r-A}!R=Gnf&6XoCyfpbp-MN$8p
z5Kwr=-cz;+{`xqE(u^LH@TjU#Zxr-3CoWZo-u%y`yiS?&XnRPKi8et$VS8JGLFl9(
z<d2hltw%#lN=H)Sd&gKy0@Sb7Y&U~OSd?7;jz)O|oT%IFitOg-!(a10kAhOah9PgD
z5vLYyMs!&FUjhumd^01bcRgZ(JA?$pXU+SHmgwTf=?Pgt>JCWpp;AqJ;D`mYy|bYf
zPxSp{K}FaJ0?ASJ<3Nnmh-3oUP;<s*Ild7R#A-xS4z*`;#(+Md_vEITXgx*|_cK9J
z12Vcn;r-`RvK+6$Y_u~+036t#GAr?svM*3fL5P9}+l5l2`i~dGr8wB=%i<AGC?z35
zv}DrU$iYA}C|o9GD7+aIm^XF_faQ!+gL7hieJ!GrJ`S|E*Ypkb4H_Bgm_Ve_f&DSa
zqO6}IL-eLb=KEmqDF?vP5U9U>R?7?$%fZGwokW-i3XiadNE)E$7^fxy?U1e`0gh)O
z0EWO`?jZ_70`dtqe-k4wYYY_LNW#EgUhujogn*0#jDnZ{3BA7^lkGVeU`03|6$N=S
zfuQjB4WX#b1`=|B3CIW8#3AT(?M^6Phd@2OE>BPZaUgF~AP}|{_>mfc-7qzm|0?@(
zs*EK-0|`VLX5<#GWcHTJf9$7lTF4{_z4vxeUIk1*x`zvsff;=nI!YD;vvF^^!jy;G
z|0J$(iSwZv8$+K_6cK_H{Fz{5pm2HM#$X2UT)|n8>YHT|nG}`W(N_}*N(LmQJd{aD
zkc{39B%&;$li01%*T*F}Kq(!SoY9~n!f@G?TXI<YubLvn7@*mbp>RqRf>=oOr>7`L
zJp$xO6UhR$5?m7tV0dJ~NEnD>B$zB42!KWG%&T$aLfD8BDvt7_0V)Y>&Nw(xyT%MS
zK#$s`Yu=ec2p)g+H8&U-icIcc+ka^?3JULXTB7O$SfSs~BN!kg_@<AQ^aNn{YZ?|I
zC#rv?p$<2|Ao;M<oH~0f_;~d`Fma(g6fox>kd<5ztUajOQ>9K6fEairGxvBC<n<OK
zAQ2-Ma%?~3$4C1+lki&f1wIJKe?75j-m%DF_Q%l;EivbbBORCjNM;zy8Ah`2viA9S
zh!MS6rk&5`c$@(Qc+!M-%4vEe0qv0OFq1lpf=3C3@{O&45;_ls-f87wQMz+71B1w9
zF$}NwZtlL2KSmzqm*M~)S?5(ml8-h)B)zM9F<}&3{{GkU9RRyxUd2X-xsWet<jjcz
zMTGk!pSBGMd?7}f5rS8p=mUhaF-q9%;8<`ac~GjW#R~wUn;=vST=^!4KF|T(<#X>{
zFA*RK&&s_A<L>}nm!Oz<A%L#rpRa*z7-2!Ac4n$?UAS5wGeDIby4)aOOPMq|d8Xi8
z$Y|uCxy2lyUQXj?*{w&(z8c|)2}=xSnS}o6gad@;-I-!rfUAEesJe!VTB5TMaI-eW
zB#Ytpzy<-DNB!*2ssL?Fho>SdwWnvDRS9f@62UG8E_7U|R)Gls=2?zrz&hIFPiVv~
z(c?kFMweeFL7=2^W9&pB3NBRf@)aq8^B0lHzNB=8ribR}Aif|#{fYLk`q|J>G~^8n
zB0=IPMm-F>2tYcC_R&Ki*jK!QC{Xev;$fAc#W4_pef;OG2uOP%ZU8_FZ7Mxr$d!Kt
zQBhnuQSnn5z~W$|jwB8+Cn|a>Bal!YX+S0}QklTU-)Yqx>)5&sPzpD#KLu`p82RQ<
z+5z(=Qltk^aix|gCW(QSJ8nXg1W?VCy9mKx^x;fDM_B+gl&=IJ^R<Iczw)Rk;dUJ8
z$@ACtpZg<I#V`xvLH&e<d|fbk2I*nZUMJFf#xp@`GYYfDOoC`|B!|Aw6Gw4&YO}~q
zP3D9k1DqjpG@{wczKzpYgU?$^DM#BoHwHHXwcg^GD~@bnK1njU{`7Z$NM5NH=-)+F
z8sB_1R~)Qyv=C{6B#X!10YgWNUMr{WUmO@i(j~EgkEN*#jPnR&FGaHg{4t<nq4>M`
zaBoe55u`=1_AP;JGWV{9^`>3q&6&><2mc30j!T_KXH1FOtP<kYF-+-_m+&V^7&>Em
zgbu>k3Hq<ApXM)D<Oh!1=LD#5Ry=)@Q$5&e!qibZWJ^IR(xKu)D{q_rO~`M^n7a78
zh_<YmZcO2AOom-mwQ6No;7@J#vb6s9{2d$y%X!M9soyT6=fv4rE%75IC0oC(Q>lT?
zvKmZW)Q7@k_-Jk_Ir+6xHDNhARDG#_m(hI8h7F6c`T6)dv}P6iK|Gm;IvKJ)Cau{*
zLj2$@JZ+709`P_EMR8*oiS}zN1ZM{)eB&V0tsE}KR*-FK>tg+}^f|bbg>7%iwR1{@
zjQ~b#7E$zISl9)sj-tpLd;2wKn=$rN;FI{wEQvzCd5qdmfw2C}PA}s2lL^mxWdAHn
zJCPS5wQah~=IEsMZN!8SM@1<egXH*_BIgCz1fo2oR*|&sA1*u;nIy(=k@H9hjnF0$
z7`9YEl4+h#Id(&IIKcEKu@nHRJ2v@9pv0Siwl6ZNLs*S<O3=-D4vPak>%YtLs3q4F
z(Klp7UbDC5-MdG_a@RYTP>JpQDL<oTpWKYOOR>;(xZ=sg%-qZ3;1H9{*v~Ld!JP__
z0%TfM5;H?G3(_b%KvqaSF;e-&i;U(%-cDvNeC>#$Pn2|iCrJ_e{M8%qgM{=oFXtc%
zKVG=r4Lv$@q>Y`A-p)*c(eG$6b|Z-`Zdid{qtKX~#!w~!+om&PyRJY*Se$44AgT<z
z|L6Af{-&b~=bsKo<?$m!9wa;dzKOyg7?rA`cWiI*{wQ;FgDBD4sXh*UnS0V6Zw{#&
zqM;-}N%#Vh{Q4;PCu|6Q?q`JZ-t7~53yMi%In=Ro5RKX6QQwJPTcvz^_8XK(xR(Ff
z{PI6$P+uYP)@JCDXS{s=zzMUtdSpEEu%JPQB<4vr!plZ|GvOnuWT@?3$d-GzbaZij
zyrtOvpPlM=@A=|)ENAxME*lTaB0q%%&bF;s!3BE??JGi>5|T8!IO#6DLUxO5a2(7T
zJ1|Cai$gD&UWns|vn%HU4c7X<aiq(u^?BRww7Ob~Q!v3ZP4<x#(gv)L?fcsrFE~9-
z>yzz&m@l)8_HpK%d~trpNBXON8Uc5y$f$g?#bdi6ie0g<0Zz9%FfEV;D`9IsAr^Zk
zGi6<lH^*xKpiE}BNINPRP0kr(t&vZpUiq>%QW<us6Seee27B|QN5LaLukAg!AJSbF
zRU$e2o_QN<(V%v_a*eL4**+}Ybf=>6AV*jhOf(g&`&5q7se*n^J9;yYusOF4Uc4}K
za8b}=C20^osQWa8)=TECFKx$J9B|mD8FcDk&xL<dxEF>dY%ulykMAmC=|F1Vcblo?
zGE4KH(k)Kc>eGW5s3Y5>Rw_+tL^4C)hziTK(y|YPGiU2!z!DW!^5*EunY_wn>ma7B
zNaLI7E8$!c8J~E|)!R)Wm$Rg?@Z=e$5)kK+V)Ob;OX=96>-6D4OvoFsP+awtg28e>
z{#M-LaCja938_w}j%U8y{eGmvvq8dfW{UDHj9LE8NQY^5e=VE7U5VLk1|h6ao2HA)
z7oyJOBrw~|cF+uL15HY@C`nE=KV{LgJ((&pmxS%cP4V7Y$`>zmY#A$C(&i?Io1?Lm
zN~}M;GKN`Nr!KjlG#_zU!qC)W;2hET8rdgJl3Sc{yu$`$=BX$@Ak(kSdsxLd3?(N!
zbqQO^v;=Z~+h3k8ckh(Aty+b0u0vD_>F{eSZ%5&FKP6RzbRWgHGS!#72U}rrt=n0?
z?5E^Pet>@f3g3tZl_ZTPY+kCFLllZ2&G*bF7A7pzw5YR=`JKcT%+ELtq$ErXRZ9t3
zMZ((DwVxHOe737bR|1>*_Q(Yfl2!2w=D|}4$+K0Abps&LXN>ds<89r9L=N}271WZ}
zr=Q9k<tu13OT@J-X|+~fD6^zkE?9D|d!_#^_&EwP;|gJCKya_W<KNa2T!a;hlP<sB
z*?EAvzIuLi-Zl%?nY*k|0cWr0S#zSkuX{#!?h6rUt+=80t$nMs?UeI-?=|a)AprhN
zXJ+E_h`H%PS30AizM0uiC4Y#EX$hfs=G=>;K@r(WrZ*#cQXvUN%M&e7*KMw5!yiI9
zaW=yv177Ntim0%CStH+c?oqV-s629-ow%@+W>4EB2zRtSi9!}3?m}ut+|BOog`}{;
zg%;TSsktPv`QyR3Z&ghj&8MyD%s3VhCc^Fd&E%gyVK>@Y6<eqZ2dT7$Zb!U#40?m)
zI`~Y{X>GZTyGhUtt?Z=lCe0#}#e_@%R=nHY+b2O8nR)_U%uvz_#r?a>Wni0HK}juC
zBspDvJW7Q0ED9BqvwEuHs{SdLF(hRIVu5JI;#@tHZ;*^(*k;rqj;=6ey?FSRv7ive
zZb#Mm;Ewj&C1;HaW59CjZf{Tt_d#8U12#LiRij;;q^^W>I2`NwNE%kGMUGy1>LZb<
z&2;cq<du=Gt5@5**jf1y=GKg<p^>XS5up*olQ)VXoW|xrqd%+5A1fTc^uw=eL}eJx
z0@L{R;3Z%GB^+TP-^Oh-LrW-fg~rpABu%ZuZ5`+2*=0G6EmEuuiy#i0o~;2pObIK#
zueWs*(1<k6#$PQg5Wf<{SRvlir!nAzQ4gcx5|~>8(Do{^JFqI2(mimeJWV<F4(fM0
z@T#^2+@&};Od!2MwwWXO<pJkQo79SWSZ#$CIElSN{@ISPnP|wK_^s%Ak-UpWGPp5r
zvGgU`se+YcT@HKt@5K47dCk%!d53u66=ug~Li!Ud9GlD&iTt$4;fyjOq6;LTqc9}n
zr%k!{CaT5`-@W;>g|qS5zlLGZ%RKJUYa(35atlR;7f#zUu%}AqAvExwx`xZRJF8p5
zql`wg5!;c?4;)k0!U69_t*P@<=_9>6H?jwztq_MewQ*s`1-(0FPTbo&jm-$ho(A{_
z#lET{5hq_r4qHbO?1|agT}0Bje9wLjWZ%Z|pn6pPFE)so2;^r1nvHO@c&s35bc30E
z5h}hzcTNJ%OA4Q|fXyxdEFD(uh@m7wc!|2cl|4hk8P0WVU3k?j21NJHmkQCEIjMl3
zTRR?<{N0N2N8x~Zfj>jU+5<LxX{jsrjT~KCKIIpMLmWorE%SW=&he6Egg+D$UfvSp
zNaq1Sx#jzO&jSY2Q$h4uN%zTV*Q|Awu-YRn7(J_U5Jg9{K9RZK+Q3ck?%wWJ&J3Zl
z9$4Ejq3oIJ^Z@3<;x<`Hl7LwPA<jL{xG3(V#<0j5hK-rDb@TXNw!EaZ=d?)*pGYkN
zeZN|EP6Z9Qc8(8#xGQ)T=tcCsgzg87(R6XL+qCQO-Wmfofsy>Fy&?LTK4HlH?SL#c
zcR|5c^lvHM@0=6Axvx6(%_Uv%I6nltMN*Ic{sw%lRL*xxeGBCxUcybb_zYC{gnhGB
z{b9`#@b)bkH6|y!J`F|+(|E?W8S}><^uRXOgYeN`0i!m%DGS5>BaFc`DmS9I7i>HA
zQ+8{?@v=l2;a2(IZFKIkCkq|s2LeeS1$=08Y90ArT>R+=vFfi{2(wKIv}%LWuLbr7
zrtgnK121;;rF~Z%m>hEBiJcq;yCW$`x=HvwlP{KfT{8S6`B#3l_P|~nULLv)*F+C@
znfFJKB;h~BA6n91a5BiyRK;FFnFc_~mibXY!=GovA<rrl{CPv{SDi9t7#L4RWw$Mg
zlO*d11?N2_)t^;aO;9NAypPV!eAV#`Mqp0cvd!EkdBH;TSm9Ao2ieD4JdcBrqaX-~
zGiG@q)kf?~%Jbhc70+X0f&X)3!(LnEA1@}c+{mF*h}|mm#zm2li-N~8;sh*UHxROh
z>I_PWErs6PD8eAgf6Io*q~!<1-P4;-QYQp<*G45B$(wkY=c|Ehx4D8cB*b!PThRC}
zv#Rzim+M7ue&D5UP*?Hf6Z&F5-7@2!lz(VJ=`f__Q;oSD27huknX!|F$Sw?7V5Ku^
zVT`V(=65`RvkWD{mQ`j^0UJ?<tqct2^QCEHyhDn0d?HL2A7ea+AGd`=YBs8)B85*E
z(2}1&HksjCFz=bHyQLGrE^JT&A9Hf%d^paofBbTP$TBbK9-g$$IpKnkud|c_3sAa^
z=>|Nl6QWDkt;ONE)gy-0{A9TkAM0|==`x4VQDZi<zU)W;qn4pt{ipROq}bZZo$TwM
z!uOojxY4V$hE&<csjsM%cT80+PR-0GE%H0-^0$YdD*l!LP&;sGQdc?BzIwzA&PaRz
zMI$B-GFg|mRH+Cq87j^FHc9l1;low5R5^!|OLw-P<WkbJVYJc-d0=qimh)1pam#Q<
zxuZzEHt65jYvJL(sZ%wq+?lI(PG+dLIhg55j<R`W+%hNpbOks&qnY&_fBDREE=g{f
zw_;Mh$Y$7-s4n@Xtt3SMOjvrQ+LPvEdGDaG`&5#ZaMIs*-(_L3^IOf7sxZB8K?d|X
zk+D)ZVz=p<G&z~QDKZdm(}d<<Z;orn<xv4zYLo40Vy;I{@n;wG{GGhxJijOOWknB?
z%DuzIT`tfrNkXsVv)Scb*UvTJ-CYv`$4I_^bz=F)#(}o=E2}r8niuudbU_|`2|yJ$
zPYQKbcujVHdSH=(O$G-hn{oR}`Xp%`&+UclY<!qVD42&Nj~OneR>Le*frC!^OiH67
zw)OZ{O3}N?m_$bVSaAm-qOW?-`4{t(wXd*g0i>Z^VEvYDh;>x$A5vkt#Ifw_NQ2Ce
zdZ*E_uV_~o?icTMVZY8Okwk`af?)}UZn8uDnpKO_0voAk$rrC*?5wCKG=E4x;Dv0#
zGr#KAO@`OnD5lI|c{eaiLUrZKW9FB|{7tavQ~9TD8WYa9`VSYC_7<#qX1NPsf4<8O
zFUk7K^;5&sY$>V5Lz5n>>AKJON*>pp>3-Df4cBi!$h{~reX78<E;*$GNYkGOSl&I3
z0fMvl(t)qRPlAJz&1z!2Z_4Oxb-<om-FL8lg*~X}eMO&i#!pE8UVR!s3{CK1>tvlM
zMB|%V;oO6bw(=Wl9|M--1rc~7<o;FP4O8#^k`{Quei>_Fu|7-6rMIg5NqHuVxO-~C
z=?qQxc>Y(HiO_bfJ%i+*H85{to!sRzOW%^=XJf;Jf~en_U*Zc1aqh-Cr6n3#zRy=S
zgw!?IiA&YQ7hC!^m%c88r29&8FTYJS#^v9tHV(heV?>uVj*hZfUKpj&49|aZTIDe5
zI3Z{Dj>PVzu(v>1`u)JmHs*!dl(bW}pD?iUP|mk#Gv#r7PJT4<Ddn@F@swvl7kS%c
zHq*gq!e;_^%iv*xxh=SSkDh={(5?woeXD^!A02@7=Nk<Uy6D~}GZmbWp>ZiS8?tuv
zp*`MR5NBoVkk+9erM#A(X=A6b9|0q<?cd#dc)@RC+DeTdveF{hA=O)UV-HIgKtD0~
zGu-?QuS;FPW75vR9lLTdI4#{KYgmSejfS{T+W6fHdkPmc?DVL-&gP+-WYZwc>QPI0
zZw+&ugJ+MTu+vCgM^O_0A)#m8^Zy9x{*?zKc{pm%WPbGjzTUux{I(mpvcSQ|{XaMS
z^ZnN+{c*5y0-uxrk59|ldD;He6$j)82mg%~hy5iCr`J<tz4m5x`B&e*eS7uF<A{RP
z;w|Y1hR{$g<;twbx8{C@Utd4LQ)YOp@+6l*A@qD%9GfNXyvoLH4h{G}9A!K09Lz^#
zyV)_lcW!Bjx2a8_{{Bc+>Hjr;{#S(k|JV8dSORQvIEQx_IdAWDQBXv)a6WwOgCjT^
z-e*OIaRSPtpRPJH#KC(}Zs0@XC8SRh>kvf?5YRodWace)_*cCS62ony%T@kyc%>`k
zpOQ3+;>AJk{gcC42GzFP`!r!vA`Prl2aN%90G+ZICI?2_ZrU=!cB;Hf3fmfC1+S;V
zaJJH+>FW|x#6>~*`dKzo0E7E4kIxN!kUd1^gned&bh*)Mx^O0=<jwwGwn`ttQxufU
z>z5nvOp~7{!>{HN)zUhQMlDouv)_>~T=s5Ud2p5J4D`ZeY^+g7k+1|WH_A<QTka+<
z<uG;podo=;cbs=ZqP8!~lP_-emUJe|)TUP^w97Jy0oHU~kKBc+;QkrzM+r-sF-}Q4
zP=OLmqtX1|2EtXQ{X-{R=q;mJ_Hh)fbX%y8QH=Hu%kNZw#ao?qG`H|XJN|}3aN9HG
z!hZa6@*2sHYf~iUJ8rn8Y#nCQ0g%5&%^s(!IS4wtT9TexAx9)BptNwa>}Z&{&1S*E
zXrCX9{d$k7$z=+Ns?y$XsH0%OF@t##3a-B%*?lr<HKDp@7x+-`H6PTHqKSF_#po@7
zvrb;^S8VBm=XtdF%c4NN34{T$Xbg$B&r$J_RP$m!gaI3)L2DAqhl1iJpFIGs+00~s
zrUlCmGQq2pQRZV4<uCvVgDbsZqC7Onj?g-q!jbu7&R}nwbsJ6syz+X)@=@+GmPnn&
za^fSF_d@EN08k~3D?Z$G`hHKqr~6Y(2x3bYrLpFEuNMJd^^b@Xj2i+tXb&{mY@={x
znb^OufM$GGnAv7}027`kUmv%$d5^!F)z+BY2EfRo3Z1Ymz$TZMgCX<xLia0sXrl#^
zB#8o*@dbXsKO|7B!wN6U?-%KwUFs{bSMRe{2!EYq+6&}i>Hr~2Ln&ODKQ>*>Zc0&+
z^B;-u%omax)-V*&A|9bsQf7D7I>pSiE`6cp7CD0}?0j~GPEiKmV*tbj%l<gE2^wCu
z=UaUl1n&oyQmx~FhUVR`vmba=P8;?|I1$D!-gDfMNN{wMvO8STd&^6r>U(pwc`D|+
zrVMU}y~OE9LkLuqc6@>}L#N}41=qD?RrVh|=XTT<<#q(ilRuDkB~5-q{S)ZyKw%St
zF83?(<L}BybXHOxe?>u=MNi6s`fC>0G~!fv-(R=cNb@y)F;c+hyTL~J`W(kZk%qX1
z+juWes_f=U6i!EmD6%uv+(iI(hl&;;x0CM=fqT;I*wewy#(K$9m#JcJ5dcz@kDD)V
zha%^iI%CK^*AQv<ZMCi{1yzdjNK%st-@uVxNTeTxs5_Dz!0kcU=<h>uGguC!;ixD^
zFpg8h$R;!{kDZdK-W+o19HQm^#~fdlHv`5gISR@iE#uN)Es>zr-VL4hRRR^FHwI`@
zOW@;<cF}t8vr7Zd&LrrD2nq_fxSG4>p0MRyOzb@kQW-4S^97J2%o3$;oy;Q<CWLDw
zvLesN1I?zRnY|I6&wn$J(xUAnx!=3UxWBr&rYlBr4IPU><_|o*l0AFou-zV5A;08A
z+3^aDINU<C884tmA@L-5p0F}54sb))n^@l9vb;gmJC7~&)KDT@Rs>wBN#*Wp%eu|F
z|GKR#Y@WZ^nF1+du2&nwG<)Z_E7>iYELHm=0thNN;oMtM1*9arKji7o<yR=)?zx$S
zE=Qk0bsfEzDhnReI=c{PKxg*rL!4Paow(1U3+1~dqp|CR@h$|3%8ITSva-#GTBWJs
zt~ZA*@zy_`p{{2l2W!zhmhOFFx1dKTqWSyIP(TSfEj`Qvuc9pHS`nbYSjV;&l__<N
zSUM~el*5J;gx}Cun{5W`Olr7Hy)vvV^(Mm$Vt|l+hZL`dM5Mrz$s+{pwz{5K{qzcc
zFY+Llfi;XQo2I6M%W-?TpZ2hYsoz5>5K1ubpUt>~fSfAd5}uIH{*ALk@R3)r1YeH~
zA>O=48h>eU<`;$~lRxLM_|j{H5q#ty$<bzy3*}z?(OzKIIYGehmH7Dzc#v|N!ZGPF
zMUW#J_hfy$p&IZYq%L3A3OqxE<01C0Za&Xt5%)jANA%ohJb3X*0fzJStqUC-&$a`$
zlGu9UB%j<}0$)r(h+MoyD(FS_c=hKy?5)G*RAq`ixWg7y32AG<(RD2)E~GbiaKHV#
zwitxSB?#%(^d5jdD<Bm=nIa_ecb{=Q{6l{rh3k36+1fX*0<7#ck$+dN@AF&lmP>hG
zwR@g^M25#tI6(YcN7to{&OEjCM=?C9-<cAl+pxC~*1G@)%1%|MhH8y*HvC_9dn!AF
z5kt2ktnp?D5fqfrXo_M%aorX^<B5j%AyDH7M8=(l6VkBh`2lk3WrMOrtoaOiPcotq
zW?L<KzzgL`x)&&4A6~s4rm?yrfbT`fJ*io$z+|{s%$~9G_(x!PA6GTDb`pA6m!Mof
zBi9ghu`c#Ie>|44vI<8?QBdxv`_$4mGYAEZyF&V6{a9`jR6VYXuZVAo`k(+segMZM
z%bV+lu6p5etbekht}=vWpo7|4axNC64JvDWBPn9)OGDi~C#&B0bCKKWah(7{ml-!O
z<S8v`O9s3uGjgL3Dz^G+vJ&wd@OG7FU+P!%P7NKMVHn?c5J36Ur&u%NN^Kk#OFM~9
z;#tohi0=@2=YvekMcZZ6Najua3Y}ON&TAQnhnL4+f4(>4exx#j5UvaiN=4%Tg2_><
zX+9{X%9H+`Y5$sM8gZ9rNV5ynRPIA-Pz_-`Sb2bFRO-%mMj#dfzfplbs}O+Z1LSbx
z%Ec}`y!c%gZaSg2ZQi=%O=c>+<1di*{p4M5Gc;))oO|;XQ|{70W)$D!cBQrK`z(KB
zt;htDDz~dOjYz(0HCx1?E3x7S>OHKY4Lil?tzAQM?$fM$R-gr`NWS>Ov5N_J0oG+%
z)*4g9)h2X4pxfWF5&Qrc$$P3k(g!OMk=q}rGgxI?EB=7<S=z4roAU(#&X-U+V|G7~
z^O8a0^f;p<(#=Hj%0V6}vdE{|fN^!fac5G46`6{GPCa-9@%$gMm;qriEo{WeSSj_s
zhK&M_(|bU+!Yz&LZj=eofNp#I^m`HU@N19$mAg~K^e}swT-7~5&0{CKuC^g(C~4sE
zyi>XKI--u!<qn}!bq_d}pA!$_NrS5B0U7WE`CkNvxkwX4_)PyJe;fkWJDdCQZ<`nu
zG<XuoK7_p5#srLXNIyDypeOgRx(%EdE0W+jJF<n_k^W;h$7p#{0hdQ3a|V;%2<@A;
z0Hh}WU@}(7l8U6aZCif4dLZ7(;lZ}s8o343ffY+p++5;Bc5>%S%pjq5dgXh+a&Dpe
zPa71ADc7v3cWQf=bL2s9L%sfr#JqD@uk7(*L^}9jQwpNz0d9FoQhP3)>--yGbMU?P
zi0k+x2jHioVlTr7;d|#~P50&|W9s*9KXMyxxBoO6U?DL-{=9fhS17h}!t_HzTLw9*
zva%AYb%`q?Mac$;66siNI^KeeWqmUbOO$zOh=aId+kebQJhDh|fXmZn+>kD(j23Q3
ztkSvFqBbWXiL8r*mXxE^ZMJ;xvQ(7lR1$&+zZW@^TM7NA=6hw{yBRmzzgNT~zjZ#|
zn{6O=G7OoIfCv!9NXB*gAw;%*{CPULu<JsD?(}P9_jmUg*%g_ZZnaT39=}^zo5F<d
zw^~1;K{z6NK6;Am#i9?j5#o?iArGpLR`k1lZP-8s(GIrq+lqy=iH!Py?pz)5encwL
z<*~jMI<YJj9wn|^>B&@<w?e6m;cZ&JHwa(=jQ_{9HZcdW4V3EYf)ESZXNbFhhFG8k
z+xBvIrX*syCiK9E{P!(@idjj`{ac-v_i6I_O9l;<6NFFC{gGyW9CE0Aby#|*>Zxvi
zwl!HxmtAVow1Q!}1vN!#EbQe*M5}r_>Fq;cj7Ig!ia*CGVg|0hh@_7BgW4~&=^gma
zVwst7DHj}khM+;#k&7x4@=s~zJp3V)uvS{UapcW$*2ahwiv&UaUCHF-L6OyuCHbnV
zWGEk@isA$UC<zF5phG05i6pli=#@@gJ`fW|D?JR|ivX>>SL4N)KDe0cTw2A{xJUY)
z)91^uQsms`@rMAbqCoGSd;4}qEBK~~v>->draQ7{KmN_J25j1euP2Z<TBJ!p9Y%W(
zQpWRAaRD;gabMxtnx=pff1L)$P2Ug7yg57iRhLKd0cmG+Z;J&7Y6*BPE`B~ODZPf0
z%Xk_;&?!8q{|0DLdLPN>rfDhQ*3*a^rJ-}mL&xwiaN6PAf`_ygB~dlrgwm;lbw1sZ
zo>@_(jSjPV<s~;EJ@d~=i0oCB!tD>;=4}VPM)iujrmjc_kKr&pZ8)HUbzBq6BUzi3
z^t#Jgm`T}G{5`Bc(#t_(1jp<Y(U1A~%}bR1ftD2@2-C`zocZKfr{fN5BLVgIw(j8%
zor;9Ll!#YB`I`3Y4FW46^OiN@#(N|V?K{gkQjigfdn(gW_w^t#gDmxtcLsV2D3#=$
zX{OMUh{eiFKnVoV5nc-+_w_jJ=95)RW=aaSwD=c>k5TBUkt5we^%3INjeHHu&|TYL
zq>~%gjUDCZzx!(I5(;yd+0BIrd}JVLqWH);9kG%vq`5X>^LcHBH1LBl91OR6x#=S_
z+*o`oWYds|VuX#>;HaFF(5hp~d}GEWj!5c*4%!pHalER^hcW3-LZ2i19ft%J1$4zF
zH`-}h{D<wxD8x!M0-sWCDZ9y4KSx9b?_vcNa3sFzhlW_&%O2Mh*56h(%<%7Lh<s;S
z1dEuLFtg_$savkhLIfF#=p*F3s*~kc_d+$iCDz>W#7+;v)55d|0Fn^KtamE9GVZov
zpeR><$dkIM6W`wd6>TCg2tQ<}CP%aiTp*amQsbk&^)J>NvQd<qLteB_HG&K)x09cj
z-Ht${g>Q_Hu*&xlXB(3%w5EnLvsYoaBacvCQ;QwG)@ob%7AIw!KRa5Cunvr^ZfjM8
z`9DB2Qtz<&(h;mJLwHZVewJ7M6>oF1<%&rCt}yXNKUm}u!^2v1J#p+8Ba}ZO0j1**
z!x{gB(0`DUeB9K|>XK@MyLO|S!GRx~%*_1Q$Jx#LJd;dEU9+6vjV*1(`1&8|uw@Sv
zSk8<fc%7)a@q^&ie~n#6+-hYigOV9glqCOpa^KOi-50(?a&Ba={S1MYBp#wO0zKId
zDdZ&fzUJYePSfYBGpxq)DYxWnn%?*ksjDh;|3}gVUf@l|bl!%AqCCn0g-ZljA+@RP
zdK(Y3zDyyO!L>I!xfUbc3y95p5~<X18O!Sv6PbqiNG`&R059OYop^`RKHWEIfS2xm
z*96;Mw|4%Ecp-jTi(1l3ej?k8j`w(xbYlqBO`Z%KQ+<Z8J__1sqlm%Wm1S*t{Xygr
z%Iqt#t-ppPcgOBc<<#ajE`LSBa^+gxEqhOs5S}?!F$2D25m-7Xz)`+B5!;BgTJrIj
zw;nZ!{RNSVKvsf3-J9qrDW4XP3Qh(MAKW+c74RP#GIEu|ntUKv$$abRSJnnxeKGi=
z@XcQ;Vj{GV6)YwpvS`GBEg}y>=5FC*hOQ5UcLdMi^<JJ^Ta~j;Da^NLDE*moa>2ay
zR}~HGD+fze9t^B>G%R25ab5#^tYaSO*eJBQN;sdzV(-jU)NUOb_y!8${hCEF!bJ=4
zytyQYHwp-jP2a(fqRx|l2UoUOK_9ldd~7V^F6>nX9MU!-to;g=`52BK)|s}e1`*T>
zA2%M9D?Eg@mdj#pp8&H)qa|eb?WX2sdwqmqQ?ph<7%eQcy4B#H0#6k75)EqH^wOUM
z-s6apnG9b@-JirGmZ~tTvSzB7M3)IpBSRjRamSCA1jaw*1FvJ82Zy@CuPY`u&rEx>
zft}*?z-USLIG?WPTgGgwQ%|s_0C%DC_=HTiB}#Q{+Kgey#D^ny@iga<#olg{3RJ%3
zUCJ4jzd<BtlAXk(K(wy`OGNmMS3As%F)8)rE?ic%=}AW$q!76tTu;-ic*7-sXw-^7
zERiNYOBA?}E8xI5zTjCN*nL!ZEO&V>Vi9&FZeU>R6VaLzmc{%S4aJI%QK-a;ynenX
z44z0s=)}OD5Mis!ca^g0?@?1|FhBUQLmox7vzqR3quwbeUWFE`DqffCsyy2^@1C-v
zqLE(!k%x<nnY4Js)ZEn%Zn~4f_T3O*x<~EL&A@*@)B)8TN#QJoHt}}|zq1SoH~4zT
z=bh+v<wxjJ_wHzaU+~z{C3EF=>l5iM7x&+zTJnp9$#VqiS9M&I2%lPm>(h$rZXQ5p
zW{)jZagFU#MVfD}EV>MLW-C<~4C{xAP--3>VkSm;qyEKZJu(oyIoh9t-mWi^U*1MO
znfH8-0y{zy$0fF^Qam;oGac0ZX8W3F7?tgB?T*Y?!i$HqyKuyFpP%9}M3j%xhY1x>
z9Cjl@2OSMq6&#9%dqw^)j;_L?iMNlBPy_^26hvAiL;;nO9EgH6l1dGwq`PCp4;4vC
z0SW04kZy*cbV>Js(KT{oEbcwuKj7}3yXSen@rmblF%y2h0};ni{>1>2c4kg+5(#en
z7OcI&)^$rX+}5c{XAlKVyth5h$TPw@S8q>>cH?ZH$}`A3CQG9wzfJw96u}ecklOy2
zzvp|CSB60Ld}`Yph0dscmBzx;PKd(F6AaM^E&XmKt4y^Xb}R{tHXzIE9O1yZpvGol
z@C$!zO5HQ^R?`U@rc3f?`eoxAXfmaR&Tq^D4IP;CM|T4*-h1K#&9qmBAy+dWL3F-?
z3Be+q1gnr{N;CdeN?IGr8PDfi{M;C5kKDNB(SC7W=Pcxq%5d!Mr85`An1iA_8Gw4O
zpxlFExE35}D2efAq)qSt9D;=lx276ZJYZ>VH`U&5GIK&`zT~(HjXRE>!iN{fZq}4S
z{hka{g0SH#I9#@wR!59c_SHR{22rgbXpwC%z#wO4H)Uy0eB3PXe#7*YCryL{>CgSF
z9t+Qz^>K{}{X3ios<If(O0Jdrise5y9T*@Hs`||zWkDb-b|BJw44bXl|DIw?tc3dS
zN)gt@95;|OvJ_ku)YV_mnrYyU*W~VzWE_$Q)aUfHH;=(Erc)JGbGPPo{OIYkSd`B?
z%5SL>*?%5wdB%+Jl9W*1Z^K`L&_os=|Co6@(<(Rp`Ij>yu4{(Q!jarm#%B+47S+y5
zJfL;j`H<vlFz>_}g59#J!MVIduG?PFD891Z8nezbY3chD{SmjBSQ9r5oW{42KcNhE
zli%$gSEj%AmEsB{Lh0J%l7V!bfHNyeHg`}wwD0H@ICy7M!s2FlvslFzy0m(nNg-|4
z&IU~xG)6PN0}oTlHjt!iV8jmYtqC$NsBFBK+gb{KPof>FL`u!Xw~p6XXi-BBA&P~V
z@};1Ou{?~}iHK2}7ui@sZe`YN%Rwr2c#AmwnMc(~vqJLp_MrK_puKzJ%%94!Hk!9b
z*)nbw3$)zrp%p9Vm;*$1J<%w!X;?jCfDRJDkCy~{yp-ZI!pyCnyzxC*lBnusB^$e(
zE><{hbx4cunR=sC>6-U6tq%GVZUs(^k<^G~PI4(&l;g6~QrP#9GLL5xfX_^N1frJy
zUi3oQXg0oqRhxC(Pnxh!-r`^+by*CacpZ2H#sc1pRT9D`E*Q)yrPk`cPgye{FYuf{
zbf|@#)7zNu5!a{qM6Lz#+i+e7Jf_*YfQCFaPGjQ8X4zgt9P+@NYm*Yvt9Z>Ii(3c=
zcrR|hZZXDUA0?P4-n?EPaQ5v8eFm?1Gc=lzrKKigPxfhF+|M-qr#l0ONN<_&fZOxc
zrf+RjRQf(N7hgs87{x^Jhe?@QmwetqLNvk_`Vh*S47M(EoGJvQ_E-V`f^3UV7aAFd
z->Ty%w@*FsdNr#_+i_%YG6}!8?{*g6L;E@9BU*-U6Z)_z5umZ<uS@$9vYb5ou_&-e
zU?!0QayyD7OB_2dz*q9kDgFUe?y(F|sF+JP`HX*t@iD;5^}3FOg}uk9xXv{m!DU{~
z?Srpw(6&0%Zt+8~41ld1a2XX(G?^-KpQ86h)H!qy`L95{HLoRetk1Wf5TUkTaj9j4
zxsb@m(;{q(q|H4y7cVE%rAD?6`a<&0)~Rb>fOMpWIhO~!Bk58bdY-7QFH^e4aFz0t
z0mDK-Q*DvUuPipmjLg4)eQ<iz3RK)1#kwd@DgWwolkCJ)0@ehX#q5gP;336VO(%eT
zny)|RNU{~Ga{`IXy-LB4fw1F#{HnQ*Ow-dvC_R^p|H=WKK!MA?PKPZO1fv;W5>)C<
z3_SXkaUb*ML<AAN9y-pLC(JhU2q^pBW@0F^zyG7%XtUinVUlhH<)7~<=@;7iOTMPZ
zf&G@$G3;8_4KwusBod<I6W5A8=xf=zMW7}RAvQG}i13igya42r&!n|*D^vPwUfYL-
zNIr&LWQ92{!CaWWe|7%ywY8YRxD6y|QA}@rw!}BLcO>bqm2vZTbQGV*u^U2^@zJig
zC-Kny2y*|()#7a?KV&9R2A6#c$V*|5QsXC`@Z?>JXY;^qr9cbe7%-c938ox-`RG2d
z{!=ZH!{uUAe}UYe|1eN^a&pUT2(gU(wg{x*fTUv2;aM`Sq_5dQzN`1G-+tqP%<wC2
zSUkkF?7bFy0Y83FbIEmm2Jv7c@T@Oqb6&jS`kkb|mvwG+mG4k`HMAB2E}~}LXzAYs
zuMBsX5s-;Vc>l1(w?RnoL)Ngotesv}OBTdJoU+L>GF?ttNajwmGGP;DL(4^|byHlP
z_=|2E%hT+#|3%`6{p0*9XZhkguB9_xe%zC2zI|yU4lX}Ez|*_tJ`z86;QorwNc`oH
zygUy7&Rd+U!~cr=W{C7i95;zGEq}W3x5|f)?6Y-m`?QhKfkm*Q!pVX2r_41>A<LqR
z1gG!X!Lw_Z-c5$v#A#P1?ABesMH<n3eSTuZv$V6ZGbY+|MD22`%z+v*rF899MZp~m
z?%kiqtH58?%b9#a_l1v-w<+eQ2ofhzSbSZ%-c*Zk9pt}|^$j$w**gPpb=~>>RZd=F
zdOy(GS*Ts=8z0MQ^Nb!k_55DXQ6yc|-(*V2gS(#uvF@5w8m3;~&f&7%mqODg{`<Pi
ztbKsDJvv<xX(-E_Bo~nQWnf>FCMucoBKA=^sqDbY`yzYA%DDws;t-1yIXd8;?pgav
z@{#E-n=w^}{G{=jCPoU59G6pRl6Ieq9RcT0cF7C)z#46#>S5lc(RQt$l~HQuriJ8}
zvmbkm=_->rA4!>>vbbQRw@HSJK0hp4ud_=#4gGz~^#V3>^x1Tt7825va^@-6JF%2J
z*CuM&Wmk_6dX`p4riZG?Txj2G`BEu2{qtE!i{<0{bhrIQrx_(c2BfBU&GoTW;%rnt
zjyH8NkP!R?zFYoy+Z+OseGIaNMr|i5P$%jrUXqZ)lPz6TMb=!MJ*KfCK%&xcuI%;R
zjfYc_14PGyXo5EId(HRFS(J@Pyv>h=HQ(>waNA*H&r`s{>JPR1W`b7$;IdK?<%o5-
z&mt6Zp0UZ`Z2D+BFL-|^>BOy?7zX*Qb!6j0f4{A*@921^Z=+I+bKIWn-PygGRJ|Rm
zxqky<d9`g`-}e9p_?;W)P7z24zG4ZA*;#Ci!H)A|XnEFiQ{uZ(a#vrOVMh|{nEF??
z%J*+cu0aOl4&V1I+V|7UyX!02A+Nd9=E~l+_}Ds0vnKY(LYa73YD?Uvwb2(RMSm-y
zMj|uws&B_5LNodAeQkrD{?+2^X(5adB2-14gk{%d2MNio`kmgDtdQ5dV27wvhW~_X
zskD+MFajwyqXmDEPg?@c;_}P`>YabaW#p;7t-(_?jcAMdq$eEYY!d=25rZ5Rh;2*v
z#^t)1J?o??|GBLf6p-C}p9JHU3o8T9Hos)_$r6}94Kj6Xvk%xr`>r>2Pd+1$$)K3o
z_^g07yD%Mj<bea8CF1;^MXEQkKV)H;cE&#P3*cT3!$qA(czpkM7jhGxMjQ?6oJA-X
zF~H~CCHP{9B%05PsdoZ!y@h{7l^NJa^Mb~W*VX->-gl~GRyahY?+U#$CAo~Y^8_6F
zR%w)`<$)MmQQAh+Yh_E!jh*JlL{7*<9v&cu0pK1o$GPJ|%QOfNz(yePw%frn_&b^4
zbm;?>q<>w7+3?7u;(cZ(dx?;T&l3X}AEP48vyG?MG;WTpdHdRsb}cWyZZx%i!9Dn@
zJLK5}{=)qTL_Ev>TF-m~K`33na}k|{e2|X43iVlCuF!k{&wN6t(~1#H#hkfT70g1y
za%*st@CyN0B6BhSX0T&7P`kMU-f`9Xg!xd{kF`k+VnL*AQZMNi(Khwll4bxdX+PN-
z(@VVJ{K8z$$9MiSXHWadvleA>!6dpvZ!h1m)sQf*Piap`+GK_KTZd`5@o`SE*<lse
zCp9JtmxnOAg`7F*79?Ur5=doqJb4~r(lmu0oMU4e=!L(Hzt?9mx?5|f`q)StO>$Uj
z$folv@F|+26HN6_SPfzME0XviNzm(ZvRX+z^J||lE{}8<(%LD!F}<~ew{!0(-MZ-^
zpjRmhKWje$sfmue&%u_GzH0;Bl>WO5&fWk1(rrnqMz@1egagw^+GDr1`L^tmvtm3Y
z=v5eqUZY74uW3nzDOl*}=vXLFb28X^kr}YuSgVj3%uWeTLWPUOCy%Aend8g0j}b+t
z73m1)N@<XNv!H&aOz>fAKi8q;0V1@(?{mYl0wx>eiLMtv;iKC{)_cF<v`seUTR<Pc
zOQ~*WV<%&^hJ}SIoU`P~tOfNek+ohe^ds`~?V1DKbq_B4N!_Q-y%hh~Le_<pRGX>U
zf6^b2hM;U_;p@7jO|5v}CT_Y`AA~k7Kxk;xRz+CuPG)x({Ce*K?^E9U@*CYaCE#KD
z6R>G(<|c7y2}YRmF{1lE<7MJ5+<79NmAJbe9a0P2Vl%GNO)eGR5wo8?!WkinR;T|}
zwv#RfM3jS`G-|gr|GK1W_gde7tsSquLCtFfKcu+yN8^OK<1nqy^_O1f_(m%5VnXtb
z*%gTI)m)_#TlqKsvdT&X=Iba=NSm<S{fpIK2sqyR+#xf=P=tAT|6pfrYil`Y_|CA=
z{baS|xnJi$&>IH_E8FYq`$pA{f6`-&efBVcND_s4P|zV2Pmgv6zGqHI#s@uH6R=qy
z^I#)70M*oNEz5o@#oSmxkm$8BvSI&e`v^an-S$1Ze~se5h9Lw%vj5jHhAp)Gl0mTZ
zkfPG_wY8&LU43_}Ioo}K0^#yI6U8@m>pe?yIyw@_NW26>U{H`cWs)GPZoBT}ow}Wg
za%7HMjYKAl?R?1=7A)g|898BkXk6{Sn6jucY##ZkJ(*kLVq+bZu^AIo=M<9@%@i`2
zJ3#i_8a${OY$kDpCtg2rs52prRDfE25E*l#Rs-@B4;5Sm=7TPliakG&qD+-(I~utx
zM!J!<K~k%W(-)YXi-nr~`Fgv>QtOjKZAs^ae4Hq|G&ZmbC<|Zm_u0a8US)mkzZ#vL
z`eVL+bMz?DcKE+cgy)%!r>SnbVbMswW)#BPYX65ezP|L;T+g4z>d|*XkXL6}xWq?;
zkJCo@MN$K*mNo9vX+Ra+<^ugf8%%G5Kr8JvGl$lbP3vw_d8nJPg7LGp^+bF_xmmsI
z!H;ddcAR}Dvt>{8Mc~?@HkADc;Re&rl)_I(M5PJ?9+NwWDc}U1#baBs5FM$lp{A;;
zsi{7_b^2j1DC1s`{a}-sdONWgj=y{>y!D%bySm)ds8aB!XyGLG#6{p{`0>+ihdRwA
z*kRP;48U%r52P`D-NP2jw!daR-uP(ps`#F2rK;wqm`3mIg>6O^2KE_*4;BvW&ou?j
zPnFMm?@76?otM;X3Y#|H;NS>8n~UlF+L%8vI6CqvsPEnr-f)SPi=%S&c243!l+$i9
z*2m-LsJYUUNxl>Q96RT+L7j*FsA#PIleYW2g&A@LUC|F<$RMYTfX(0k$mmCC;OL$W
zG1l}qR#S7=efRF!v%tVW(}nVxnHiI#$UYW^3p=}Q7O^`qhCaxXU}u*C^)|2l(<OMy
zAlsQCw$OlFj!o$CRjywBqM_h?QsMSV>*{L`IO^H>F?<zLgUze`0^;%()L~DSXVKb)
zk1kxS^B;a_dGhg8H2b(_ebcFWhxVJyPdC!<?;{OA%)5JDTfPpgo(&1p2pZU<+QAqE
z9{T?MMX>)h-_YZq5g77xaj$6`L6?u`gdC6Tq1$o<XSY9&m#o3vtWAxJRb$%%*U&f^
zd=#MscHqQ?%t^IBjE+wQdfA3znN^#u3pi!X4aWn0Nc;1|2|mu885_*L9x~^G6CxWX
zdkp<~5@*{BtZF1&om<<Aq5|F!h%?`bGUAnHRi4x$KFl9`7F~7XjUEGUE+Y9xPO2FO
zjexdt_*6a=cKF0ZSfP0;as>|gNvU{i!b<`NTTu1a)ICks!%I}2`yKZ-;Jxi9e}bMW
zGV{2Gm7L-&OH#O}NQUglK=6PA4rY=FRVZe&Ie1S*(6NxHLV9?tCKKE6+B;)%!Sw1p
zK$Hy1Tq&|jQY3Q$j~$arRAC4xgE!dju%=#;KmHINrh%)&#i=^l9(y0R`Duv6ynmYx
z>^rB+7@w$LSp*=5An{n??&|5Ov$V)&==pHk_SdCSV1^8p)iqa}KeM|ThbH<EtNlc~
z>HVrS_bswjoXD=YPpZ{$zH1zvSQ}ap*>nqFcd(cPpki|if43O}Ie`r-NDJ>L8h&kH
z?3Z;oAv&Y$4mR~mi+-@vtN|U)h4Wq?2<zNi`rI6h+xuQVU=u9=)3VJyZif8Y8a>ru
zJA#yL&nNQ!W?IjF-H+Bjm4U+F88Xsm6p3vSWDthLqptlog*GR#W-<*fhBCGJMK#7H
zo`-gaE66WNKow8Iubgqaaots(Va}Pu-SY<NNs-On+<v$j<kiYGXH1)ys9JjKve(HZ
z!5K*!9AERuWa3Ygkq(B80}w8lJE8HjT58CSlR3$^GwD9#2gKhp17*gJp0elb&U%<0
zJyOro?Wn7Ey3P@t^R2F{%fc~&=Pm02f;q*mV)#Je0=mZ~B>Y69>@ji_=IkCg>r}Eq
z&w%bbg+hAc_C880>Ib9*T>R0tt(a*JKo8R)M$QRCStDYl)A>ENWx|h%Bf>0E6n|jQ
zrhTj`S`L|Od|#v}kdER??vtlO3nq7R1JdPlM4}%f+coyB?`-XBeJy8p%@GHAthnbO
z<!xw(#U$Md=yd-5TNy?>4~(p$yMqX%Ll>jW=sY}9%eoda#^{nYTeph;Qt4Toig+6m
zO+df%mP2^fXR0d55CaARNyx4D(nR=#SB>NvO({U$!E@azme<}3I880Ly~{XW=by>9
zK6U2t(Z|sgKe9yYX50+yr~b<`&93iJt<)|)POq0nUhu+Snkgt2vb}95!1nNbC|sRZ
z{#V2=jJO2u(K?#iCJvYjCs2i`aP_iN?6g1i-VQCJ-uAb&g>Q%*o`21l=6R>*c}kiW
z@5|AQZ1HxV&#gr6PZftDTJoNZIFXAU1I#C9fu1VT(z1tPB%_lpn6Z^K5oudCyK-s2
zNDU<Kj<w^ZE=g=b-Oi4BZw6s7hnL&5$|iS?7Zm8df8}UvxBA(GH(lDF{b9@klcb8k
zF)4Hp)piktcnbD^R1OC2w@H3Yi0@&Sm_q$xxUs__Ip6vzC<7cafpJY(F@{RR94^h5
z`BSChUK`)aMPGRoU(gINtDGDzo0+_UxqQt^{;l7_iv$c|Ph!};=^6Kk{pC;a&7*UX
zw!BAufMjLHJ_$Om2U6||^3=JV<r?FmpiH8zfSdF-HeY+>J((kn)YZr>QeUn&JpCp)
zfL0+sx&19kvwBHjr(ubgZGz_2HS6PeOTWPP#}4j^1X#Qy<`A))A;t`zjnXH4DDqFK
z<?GQ6-CX?yUwbiD^am;H<9d>SR%!cN@TxdlU740ERYu+LJ|8DKnXu{bt73Rq`1|<k
z@zaN`M#Jl2Y1kiK(lN7L2p>s1VNj9eAqj}CBJ&8M;Rs})u(>*c#|3PQaZ_hCc*#NF
zIMX>z2r^z0680l;_85wdLOwkz%Ckv5ww;?6w59DjfAuUa)8-=}4wF5$c>%E~qD<?r
z3C!@Zagx#|@Nh=oA_EaYwnZ^`r%5L3e-};C0?&^^P3((jk6Ys$-&iMZyr{_oFSnGp
zI0t9;MSMw{U_I+`*A(q<=&=eImnTe&=*u(YcFu-l9#Hv7A(7Nvy|!P?va!XdiE^B+
z)_){Bhn9+qvQt65T08?tWEQ#OzeAnHr_Q-aU$ntCa;^9$U`Tqjk;yzaRi-o6^|;3#
zqF6Phdv=%3O^M?NNu(G42ugHOmum*dxHzN5;bq=|KvDT-+QmneyW8Wa%FKm2@0HV6
z;n^+*dC_q-YFU$%*PizTF_kjkw`1^m(qwBkoyJZ|W%8{8la%bYf4W7mBlf7j4*2RP
zfbEpe$!eq=E3+nXtpIcOj3}2GLwiB_>edaL?<0@$AC|mxA2*zNTkrKftrS$=EPn^(
zGYaL-*#rXm(kf@%@KeS|yxh`+-<SeXW%|9jR_{M!!3V>`9Ngh|g-)q28Y^WroagC#
z1~=e)FAD*(5UJT+(oNyeGyj-#ubw}?;4PFAuKGLKFHE8UVPJbedueaFZfN}MPAz-0
z{NyuqWs8)CojV2Gb;yyFjqce2i<K*ig~wNdo6%blEyCbS1a=RFzU$K7Uu^aNyTAgA
zV?X=zWB<B8?V|Qv8T!74^8$;i4Km0mhy(n7E+B4Mc`O><Ze9<S4L$Ekd{hrv&8skz
z4p=>GUksrC?~mO>FX(osW+4DwuX^rquunIz;0JEK)+@PVb^413oWpaj1e=7}Y&|ac
zy>P9Jtn`GWYn;s4@it8x`78Y<d?&a&dt&p%?29&4hhMs|+jF-dpD$Vd%^uyL=oXsu
z<Cd7z4XXR;l3?}d_Njk3uS{ZonM)Zb+h0!CzYA0^B|qHKz#_OlJ$ZHWJtgF)SJ=Ye
zO5>jI<AAig+?RIv>&HU~k#j+`1KAZz#vyjcr?YijH;h4{v~Y!RtYAbm69kgMCtw=3
zgE+(y_TN61C3H30SvIs9KPwnqn2<z~nZ}pF!O^+Qy!p=6F6_>qU7hTp|A2E1wWGiY
z2@&eQSnu~uccXQda2+e<nf`iCRmQ)qryXqE|B9Q@nkHGdpn{M(t3<b}!AvWUYfxS>
zZdRP0zKobe=#B4K6BnX2Ap>w4kay-Tds;S@7dX!ibzWKFlzQ2~8@}|+AV5g#bEe_a
zAI1Hxy`AynO@W$^cEJsSPiWnz<83c%o7eiUhiwA^Wwrz9)<N#`$G0IrKwWpMpck8j
z3pV*V2LFp4-1%}++<bz3k2PIJ?Ys<Uu8oqG>h&Ycp_#)Dmf!zVWs0*_+_<rT$%8dy
zx833Je!pA&CJ(u@l&_ZK*1!X*p&iwf2?0h2Vu622yC6ux6P2$SOAl>v8SlU4K$5%8
z;fC6&>!pl2TjXdKJz|hrz2H*+Sk2{e)gDI*BTnBK2i4F#A{?{LRu@Ggb!F^(oBdBg
z`Sx89vNC9nHVqUAYlknqeHkZL<MlU*0q?al>b2YmOCewe2+1-dFN*RV&LpOkJU8sr
zMF7T0-aGA&ZP7#eW`+f*^G_c5>0x%PH+BOA51ViM$W$Lvkt>Aueu5+I7v%xeqocT%
zdro^RNaa&!wmsCws$s7EZmg3@?SZ^!H;hW_qY7`~ye_T6-0s_zr%Xxa;ul&(ti9UQ
zG;bbtj%s9+yXU~__Wxz?b+rwmDDYE+{?lC7^b{AU+#Ub)Z`krJzAwuxj8MaEpk&P3
z!`uBxaJ&)8j~q0s0o1~Vy$@~@l?$x1LE%@xA7Ru~miA!#l?25MCOFSt2NXVd?r2eT
z`8%)aq{d}Ri+zw&Q&?QGOkt0ywFotwkzOnZ+5;<c@tK>ixf2C^PU%V}n}M&^{Hu;d
zWbx9|)i{w}v#|MKLeJ3*p2mt*hAaW)Z2q)$yTRoH#=hH10b=;jVG&X6Dm0mcK2KK3
z^Sw}!Fq=rZE~G9c8*dS&@!gxw@pPkeTy?5}sUzBiQ{Z7*SJ+^a{>d*7?2<;nA&r&h
zrA9xS%`rPptc#w^OsW=03~T(;T^=9*Ht6|xKl+QWnU-@Y!H<CKe$xl5dO$ecb%`3e
ziOFuhfJ<^@iW|3Qe3yOZEAH)j;2(i)(&sDlZT^_A4b9@^H`dmFB>bg>SVU01+U8gw
z)VWN3<083nDy>FJ5zCt78V6#J3cpAtZ<BT-z&|d*@-0)ok@!E+lg?mS$5@=N2L)F*
zlfpy+PX@C#D@m>A!!7kE^pFl378Eoe6wf<oD>DL(pcV~>Hp&b))0nQNcJJwkg?`hl
z`@*V>nCuA~0do5rw2+n4nN0<c;TQj>w|N|qA1)<AgG++i+}nrME<nLnGN>l9+-cVP
z4dt+U+1Bi(i=GR07Mu-|S)j@7&+Ck$6)BkSWarr)(<AL~SytiTVV!0EXc0jARw9<>
zrRtbNf{U3<ix06iQpsPQeP{oxIuzXTw@?gz$^>l_FsCwqn8?60Mf-lYD@e#1w)fkR
z$A$@frlG2gug|N0v1#Bo?Z2gGsWpsdd|y%--Pz{e;8w=L1Slsc+B%YdTdI3^LAAI`
zDLoEK3dEz2IOleT>{zvWt^vIf`H?L@9r{j3%;6R0KN~X2YVs0W8X900xXW$Im2Kbb
zc}@Vj^!!~D=nvC5r0O**?WfGz@hvH6G5ht%z~6{3R-;AyFJLn*j;jMP<e3kpsINmf
zv<+P<H1-X?4=uB>j$8x4!!VhAh<m?;5SoE40cAz369LU;SozA<v%ml0WCjO=8`Kiy
z*E=uP%i!$LA1WpMJ0F>?hS#N|UuPlDM=l)A)K0h05-+BX4adkJIlZ9%?w_5aM(H0?
z>!A0?6zs0UCFFPy<|5%n1j1s2o~@AS85Sc)rDYabSH)+ke06u+QiRQ1XJr4VXq7tG
zQl~7A^pq*jFF!H0*3Fhg_+iGvukP{;0*O;flEF>yVEPuEHeKZADp~eoKx*V=OkAt~
z%0k2g$z0TpM7?n*kEr*mm6~%)NRzWhI*8&r@;vj>$2`uuwug4PnBhI6$(Vog2nBE#
z*iHECp<6_H7y(}alvVwyXN+=@<jaKpC6NT-gPD({xHojKb$loN*L&LHs#HI4-`|V#
z+3|Z*OT!J3rAK)qZW%MAw_fzd+$)dKKs|d^v%ZW_AN$Sjk3?66y^e1&+!4ni9pb89
z6ea~bb$u!fW?G840^vyG@)3MRY+?vr2$bMM^$cR*6QP8J)5sok_uy|_OzZ=mx9bjc
zk5P^Z-=mh!tnmuBa11%`BWb2{{M(d;&*R$RGwiCIh>AH&Pspd8kU})z*6%opl-*{G
z9o%8x83YycFVyt?k{m9M&kLw3cxQ*1DncS&rtk8wajd8khK17vv!yFZwNUA}QiR{5
zeDl{5`JoICAY?a_qqCnVZY=9HEzau!(i~r&5xVGEbPeU7$u0jF>j~?uu}7<#RHi%P
zGN1_(?we~_w>;)Gs39~FT>Y8k_CCPrX8GI4aq=-N0`$5-$v1#&_%po8;eF9xhhbj%
z1E21APv=S7{eh-2Pyqh?d4WTTG7<5*87iyT)e4^}nqc4ObRrMo@(^6S$otdtt}brg
zDy6onCzx|ecp^Lo93S<+FcUaB;l+P<8~<@pZRx1+gs0$VF~;Sz`&-cU?Kq^3M7|2U
z@u^)=X>jaut1;wRAwMyTqJsj|m~DxI=&$<$(=GU0gf5Ad<y3&>L2;`CCbL>xc3o9@
z@T%Pxm6Vv>`NnSzd1HgZ&%*=~9~cN0+(jYBFGDO8LE-$f7VIV{oL3m)oT;iMqU`1S
z$w75<fwSe*H%;Gac~K?*!EJ<X@MyW>r|dH0w`1hJSKtwIvx_~I|5c`z<q3|MlS6!q
zzr|h8?XOv_;T)Rps)o);?jMO{Y+Bx3%H*MJa(Ic4gF}zMssrG`TGT6eqhP#wrHw&Y
z>$e!{Y#~vC9L2Lz$@gRVugcX5h^Fi}pMcq&BZJEZ`r_07HN$UyqNSC9pDrI9M2$;0
z?o{~94Tml8HlB^bFbgk(R<%S`Q}1}Z9qDJuZl9<ye;@KOQH?v5rSFznUCl@M%W@_&
zs;ev#j$0i|`*-wdPTikKg870WnFn}L=aa0JO{xdF8R_1U*K2>yGE^rXif9`yaz>cA
zmigGC8;@Um!8PUIWZdwu1Lm@O5c4fw<?f^`=V2`nfv(_?2haZ!+m&`bPx5;(U1`!}
z(Oul&Utj!cYT97v5y*jgHUO}HP4(`RcYi}ON(KqxZBbeJi;v+*&b0o#z!vPrUgNj-
zY38D!=Bv%??00N3G?sm#%%H9G*0Zp1r3aJmXPWUH+C>jvBe18*tdbSqW*grAlH@!?
z>mZ(~GSnnqBIANmrh%;JA{0-wpgdxDuK6RqlEAzM_S>GU?XEtJ>l=eFF9-SSo~~QY
zrwrY}lXi*z*qyUyz%-Im+-c<^$hHEhrZsIpp7^da&c#H+<8)rmWJ&;qN|(~h$$^9P
zjdpHllU3VNUMgEF?sh;b`5(=RY4PJk04$_EQK@_+zcric7n|Ty%s}|_50A{0klEqD
zH!0`{?09;L!nV@-Kg1H3^`rNCDCcjBh@%D<D9dP-Vgy8+UtIHF_|tDpah~v5s8;$7
zjpz1vKl>O5uuAsR1lb&7GiY-4>mQ>S-#ME~ae8kI&U&O)yy)gF+C4ZMvc_Eh4KkE<
zJ4ID4XO6FGOhZ0;C^LqHg178`eOkF4B4WfA$wdmi>Q<8>OTfWEJCUFBOyxhJUjg~~
zl9lYnZtb>R$^H8!C3bhpNui-l(U+frZxBJjx)CJmsF1o*_e|YiT9ow~h+iaga0{8^
zFGljfG2UOP46R_m&0Tp?=W=$CEh6um2bmsFn{~&h`fIwMuIJ6C0H^CJmEKOT9{fgz
z^M*n=c9!0MuVSoO-%T`R1QeLIr<%VX_`!WB)52jx=9WfmF@pV-G5^?SGX|MPKipm<
zXWLkTUELFTVNY^MuZcGy;6r_|<?)W?^&fbuCoC1Dxq0q5bgV@*aHG!upUiTrHrMPC
z4~yrvYSnZXy`wn>b&kELEoa?94<{%<aQ}*L*^`YV@!wEaqYKiPI%~gR7f{iRp=C78
zj=p~pQ+-d>#q_%G{$8kNR8d@D`N_C}+Bh|2`7LGIT#@d4LlMa<dKkV;f8X2L79oq$
z)5lK+9}S2X{oo?SL~DlB=6@|K@-ELJ{*h^$pLoEzTru2p`7&fL<)6g_vlq{@8_NiE
zn0@dFFDpJ#(|)yYauPx9p!LUCg}|!%W|wRjjcl~&Kb&q6FK1gW4g62&D%lLP<z%+>
zqWr}XTJH-u>{Mr;9!La^z#M&q3?S_2Roy9zg!7>ML-M~4^!WTBt(Rf_<=9tCa>*cE
zM!93<8mRWX4S<zNi9mtPuY7;tAP-zh>o4j)nPUD|qGa4)c01ZiK_Y@{%y>n3l^~Gn
zbyF<!*zuX_0}L!yeVX|U&14~`yWxGseb9-Nebi$4O;m4O4Fz~__(L?+7V1!N;P6+?
zt%bFS^8xaXxy2zk=wYi`j0X?ziGDd|j6&bm(bt7@zU~=$<vbRU)pP*U$JxjcO-5z_
zifEH7-C2MSCZ0*rUKwPQUxHc`e@s`?yvTxD5t_62z7t-u%^}ruz>ChTo4Lqeq%7zH
zF_069_-Snn*gN}GzN57G7+o+R6Z8b`<C{D68U80EH%AJX{x5h)kjnq5pf$r@DZhYh
zDX4ASnGh<A1)?v9NE{6IYp3JxM{QAE4yjA{e^?4!S#n5OtiLHhU+Y#hJ#=0?B3c&)
z#^8gp0{-5`2c8^l{r%abn5%Zz0nKgQbg;ybqJE+RfZ@iZ7VS@VU`jqCsLB}NJPitF
zStsi3Cdb;HW7V3zPSSA+E<BTtHVq!TKmi!1pw2!R-pCd7ELbuAv&@}woPm+3?<$d^
z@Sf)C&`%=khV~ta<))&tOZb4NWw+d4C6&o3%?Gufe@)gW4rFkjtsXbnHzoiOcMXD%
z(BgT)(Ez=9(JD0lfogWvO^@~8!v-Gw!D2b;Cv)o*ZDyI@76@hX*rVL8SM}Eb@C3Wv
z-H(%4i%VP(?gzl7H{GHd1B!`8oNawGP>Wcr(ZX&O)2GcrlOxDL>0+ad%LYnHW#YS{
z7ja5oUbLcM!P~j@G5uw+*C7F*S8_cz*dQwi{SmIkyj{N@GMRYQUsEmc_a94{sfS-5
zW7>@Hrz}qcH=6Gv4<(VOZuoXPnC=S_#iJX^6`@`Mv8F$F-?0slLO=G}lRr0?uY>QF
zzCaKzdb-0?QH~ZnFeatdBToOzGEc}L9eUkP1EAH!&#&`XX}SbQwf3<p%h`Cfy!Y_L
zcG$f2daAulxXp*8pAi&-O}$$X2ndA+3f2WV%r)!%Jtb1$c&%&6YPZ1{XLqN~N(RPu
zf4@H)J%Nc&1VR=WZw`~yHPdIboh=B(d@qJ)Kr-%H-`|0vUcF4uV1?T4bx|sG9Q<<`
zXk%Ghd_n!c&=JGUfab0JJd+d)28)hhY99%qvx*7t!`iwY7rxz3@SOAUo_%6z5Em_I
zK1*)0D;cbMKIEKDYDN*t#XgY80xVuW6|2*;qXO{_jK)6$Vu0I1b$GWQ@Pb%InezxV
z4vg$^41%^dImUn9)mFj~XtB{ddqK>g%yE5rzsMF#?`1>AWq|;5ULR=Wob^rd144-L
zx+A2y%Db2TJ@q<3MhDBh7{NVV<^0L1JBLGF)^`KR>;T?gc6AAVuen0nhj@y;$fRJu
zZC3GxK6r-~H4W$xFwd@%;vuDB8D_4ldN>W?&)Nhalr#LGr)q9z|BZ<V-;CCxJA{eL
zjz<E%)R|2Vj`4;SDBqWX6Lu>eME-_a*m_n4@c9U$6i5^pm45~=qz~b^OEMu6-m!H1
zM%>7@QC}K(+2Zw^p!K|6ejhDbH9?@*i{qAZJj$qBuzEpMr_70`rfG05N8;@8);1(E
zOmBRkGp@z!-!O--sKt$Xa}ugIjcI~_5cY&xH~wH&{jOvZyrcb-;0S20deaCf)9}K{
zWbQ87q1Bt$%47=9XuPaQoH~T{^Q<UAbg3B>kJ5QAs03dBC4ca8h}9_HqHOJX-UjG@
z*;B+|P4)5mXek?9Rk4^o`1pIGfan;M7t{ai7VNZmtN##cq5ZthC1$gyQl2GIi$LM6
zoN$_+zoq_BQt0+{Lq%mm54<Dz3d<3!4ErBK3wf7B*21%`d$)^ZayH)hYjKD2=@UG|
zPtJb^%&92G>FPxhi;wrr-krBwCw{;L7dn4xplAap^xB#h$?GDx?!b`^PbBkJ8RLh|
zKHlsS_6jF1u-%j;Qh=w=HeMDFv>Us41WvQkhgw!(h-2Z&j8eJ9CafbC1o_%bPo|4V
z>`W?~PzyMSwtR^|*FD_ttVe{%T{{RKzw~O|plV-6R5E+y6MTwD;oTD-=(Z1J32olx
z2N$ZVBoH%CG~6Zp{RS85b^xc4^m1-X4tZ9xIy?@wFp3rh?6DVtEAUjtPw);7)sj@h
zpo!mc>F^LUaC#N#@S3lKw~Q0Czz-l}^-}tAk@h89Ln0aGxlZFHNlq~@Vqfu1HE^Bu
z#k(HP)ANGJ<X&X)sQ}WuH*S8o#}2%w7RwEK4f|c~Az04LK-EgzSk0IR=LnKLtC)vK
z7GV8S7Nb;ojsF4&eW!H|EdhC6V3b^uEhO*D6LC(pmzw1N78jt6m${kP3_rDm*nILi
z0Sh35eF^*7zrFew;HdcQ?gANq5%ra&uf-sg$DEIp8c)uy87vvJ#JzEol?LrRA!efY
zvS5<mjl?Tgbs-9kdBp&IhjgSG+Fq`^LiReCSiQBzerLTtLTG&#{$oiK!lftuRI2or
z`xhpNg&=AhVLakire*UR{tCcA1m1n9?Ny@vAaN$b<N&$UR0B&JbuS<+uqTU=g-~6|
zoon&06fw;FyuQsD0>T;fLH6j+f4);F#J60AE*4-<GEJuF=?-0W``?p8X8&I|{ab@x
zQFL&Kl^EnS(l(`idUPIR3%T-SbGaU^nI>x6-S|CdezNk~@=Ec|G#ZE%I5DATcrC)N
z*bxI)Vp4F>z>Ea%B%h+4gXlJ;m&L%_DC{>`@UW>lT%tV3p(F8_RAGN96Y|r+r@bpo
zW1nR#aJhkX_yzzu82xjQw$K!fqELriN_)1yRctudIoy$ka1HBhS<0Y|Rp#gA?>1+U
zImG6=fS8R_c{O-|Lm_!bto1q~#}!k#wB40mZ}tgXXba!tpki$SQbl-B`gv<uzTnxj
zfs2+hYs2iUZrD@B4c#j2>Ef$x|8T`3)tI=aa90!|5{+>*<Q*M<Wk=kE++<VKZ%z$r
zMm9n*W||WTB*?*|dmOlSqphF}2+cq5EJ`cr!rR4Q2>F+<@G{L#hXgQxEi0wzhiby<
z+(aX*tv7({+N6+~Vh~y>Eo6jv51a>8%y=K3p7HbOmEdTXIh0nb-n0!M8z2h$ctf<<
z+HUrS2ENwE3|dF0Pj&OAxz`e5-ztoB@Wxt<Oswy*QLOVDF<dyavEhUD?cyBpj;jCf
zfCxt;GQ!<e2Mh}IAM!1sn35z>;6<`_Ocr3$xPMp$q{Qx<_YGZ^hFEEF%e50l)Dlmo
zHUCM0c!t4halANmWby$>!{%Os;1iqnDtk5&=$4e<UC<El2S)rG?WRL=0lC>Zr$6Q_
z2dkB)ok6auc6m{`eF~xYGw0Za)R(Sa!oVb+cy%sm=FrlFNz=d5Xk3l#fc`2)$1r%n
z0%%u?d*gl12Zo!*Y;N3OnBrL=dgz4lrt__qXyah9Cojs>sgZ{WiO@m^it=bKpGx`V
z%{;dzLOY8L*^RrM-hh<He{NDCAaCQW9(5<Q#|t!xTSm^c^^`yD4u(TGtQIKGyQY2}
z2)+TUwFr}~8lDu67`1Wr1POcmfAorm*+8ykS}e@DB`s?gonf^{`KihC9PI~dpU-=<
zuE3B&(LulP2FvdOn$$a)AH=aDMk0vg<Q@I0+tVb{@t@1qZJGM+X&M!nhsc%jKPsTv
zX3R;IxyIp{Oc|WSd{dt8qcE-dSccq-aA9#$cN$<wwD?ASZFMs@SK`rLD3{OG;(1#_
zHYkMuilbUqWZ_1@mkyc1M$n{ld}v7Yr*i7`w4-cXWo|>9^Q+Fe9>7}omOmT;<r|3@
zN*f>pTSq)<o&om$mH22^=sH9I1JX-<7sPhcpu6djVAb~aWqYI3uiw}UANyAb!}1UN
zune%dp2+k%o$J-i7OTdzkx?eYqrU7`=F6>7{nLPfqG^uTk^vJA>^qeB+cIRIFSMy>
z;<<e29nZ(69kjrG=+0}05@uhh^~B`A>iR%WJl&0$?|g^eqZhWTsASijUu<@Ou<`?K
z#{);cHEn>@@WfMkSK`{#3mC)pY`$(t%UtuwRo@%ni3Sr}>#Do|ut^B`r(3=rQz$$T
zz`&<mW~xOV-raWAZcgH8ch?a&+C8{G;&Gh4-E>Dx6+8guN4mJX!hE`7g<3O2M}q~0
zI0}hAkK-kgedS?M-{Ak#qx|Bza!=8FG|~8F2{SW8@tWf#PDCJx718kUp%iBv;A1sK
z`Lx+@CDo<2e9d~_gEge*?kAdtF-`N#>XobDTI@}{$8y!bO$!9@W}!@=>+j?u$)|dU
zklJK;fb9yMQ4w?kxkE;tPHz&%Z~AkEgwDb>U&=T0Z$Ar;j83@>okIh#>>LJl2X2Ht
zIibv(&(Li?*K|IIyfmt^=py(2QOxz}F2);#t;h<nO9AM%R0S^Te5|~e%Ynu-KL3hK
zPejw&j_^%zHqlKfBj2pSi+!K{x+Nb*R501Xjiy6xg?@S5c!x1bZIMUhD}K|Y9LsO=
z4%j|K0(e@rl-B(5DCD-j*2+iLP!s*9^y3YtiNP+~^L|p{=Txo_oYxTIUL%`w$pJ)U
z`zUpDwNGoiz+F7(Ud+6ww|Y>CHxL&%bD>H~%AqS>uo+dMWkUr64g3-iLV4JEs^;Ue
z4-Fz^YesADEW&$8+dBY^c&prws)wPtaHfbg=RZm_owL}Hz?us&aI{I$Lc0^SJ*)z_
zbA&~4;D|~_1&g{as&^_$4t83qL5!P^&S9wVz^XG!!ZbFQp&>WE3{lT_dsY5eCVw;f
zq2Awa374=(k|FsYv8wn8SFSD6El)*Wj9y^dAA4;k|449*A`59Fj5Iw$M{ID@$aC>u
zO!_ak5c_ydHmp#|yj^qujgenzxE1r=F)x_M<^Yl2wFC`G_#$*4-@Xr9G%6_qXe&ra
z+`&#UAtBQ>!F`w@-FO`fxSISu{~*~05dA))+#}%--h1n2Z;lM{kIEaEYY~Oij)&(-
zj4V?LM4}_hM??#v{+);<c|+my5~8~y@PrC#>iLj6?wm?Tck0v<3N;i_h{U~qI%j%X
zGO^z^<R&?Lj)nK7teJ5l^$dO$v4)te-Nw#e{MAm$dfDG_9e}94l=$PsG2fQp9@j%V
z7r&uoll5SB1<{FuqZbVno8Zu8rpV?Td-iOc|Kzq6&k;k;@BD>NIFUM<R|gnGccpUn
zh!0<ydgEwcp+gz+J!|3ecua?oTP<P#s6T(``im18vYdO4X)5r*#tL^>T+|2meVEy`
zFD7HjS`x}4K~-;9*5#3qhUX~OrF@__4WBDI^cxCcey!&nRJyi=XkJ#1BmIQ_(H%o%
zJ4PFe<$u2$CkbiL7`-sEKkIEQ;J+b-qv{Y(`A;)X`hJ5<Y&Sx=l3_ae^Z<DlMt~ja
zo52c5#1Iqi_Y`H`zB{{ho3nVTWkL0YW}mr_56;dS-xrS_O*Yv+QTIJZH=~H~)39H4
zH(L;71jg^@snZ<5q>LQ&?MZ=#KZ(pWnK!trS7zXTEs44ImuB`i&z#>MfeM*ps6B~M
z{3(fHQg9fq$gE#B{~*!lxpfVep~E^QpFMlQWD%Cu1%D3Q36fvBsdu~xR|&{dui+>u
z#bS_@u4%>KsvKb*$8@i`?lXk!{$Npo`<H4KD1;m8FYts|2q0I^E^St;wd3Jt_4(`>
zqb;&Mz<2*#?%LqW6;Vvj*fDd6%u6Ze)VQF0rMAz%g8d_$$gj*jq2naJg;zgl0a6A(
zt-CbP7UH4$TBGMF4rB1&d*N<=`T%4>QQ{BhSN!$>1Bhgm1;)qaN{~HAmM*GPM)rGH
zV?kL+sauePD}hsx-=6rOp6#js!3wAY2+5eK&SNOg5Dz{*!TQ+iivQLw`l<<0WS(;G
zt+lk{{f5_57+yF#3b{~p1e6w^n<*sMhj$A<eMX>gWt~mP^jtqBoq2S}1(w=I?Yt$?
z_|b8_C%4DqeNhHR^nh8aNBvc&+dn4eV>*VedxcKUL67=YEvdm(f&JpN(fVUz<^*q~
z%_39lvunH(dbxa=`1@v%pf{TYUjKuGZRWAh)d~fIQt~(CvscXe#Ni@&n7?eO9~`ov
zmf~orr=>PgMTZDJ4MfQ77+%FpI<%f&Sw1(4Y91|&Bl!gU_**Ao>z9FMxJUYKpWChx
z(~<?M&m*6g!XXFz^AG*({;EuCvSP<5GSepnjJgNnAagm=K}#@i`SCwxT5qBb)()Wh
zLmYs(j2wRQb0RqCk$7Hp^Zs=uha&hHW;_V(xZ_JX>bHMg;k0~gdlE^{+dQ*w`We?u
z<^$x|<jOZ1ZgL}k+#`|s#yX1H@+))9w-cr-mxAhnOwH0{y3@aY>&iJfBJ(>X)bn{B
zW~N8(K5ehR?8A${zQ0lufIR`sJfy$)03hO2pYA@kDv~`{V}Fs_mAyAv5xlMgZ!4VO
zB%^fFAyUbkF@9NDO=6U?*OdfxNi`G)JnsX$STSr8Zp2wDaF%WRB%<y^A4u&?#PULe
zPW!tSjs5e4;<rrJ4}6$2wY<E#OU_1VCuc|>?Wv7{&q4<QK698)`e2CYKw0(K^bLH9
zd)gR`Ie#@m*I4s*{Tj@y#F2dAsT0>$r!ifox4>V4rpC222~X@9A^VPN8FCR%3;M7k
z<Cxi^hs9dX1+GFQRjcpRB<5+O-^dZm8aQ_UR@*cwgl}d;{$r)h=F7o^h}4^V5gYY3
z^tAv*ug}M@iR6;m^`;{SZT<~oYjDa6Uev!i7ER36I(SV$eFgQHV#PQ2cDJV?lE<(|
zN$B&7T-rCn+EN3vhrYLqfE?Xi;YO`EBYu~*BxiRoo~sb&NR*sHuyWw<P;o>MsXK4c
zWa7%nbZVywL{YEs7Z0Q99lQ@}g!9CY${$cHc&_x47=Zj%FC#thNAD*@hrHTK+=f?~
zV-XYq;+62V<z~ViCk@~Z>-UL!&62jeL#r+2_2;MHZ|H>T>HYbiBQl~G*pQna=T(T>
z^ZGP*-O4N^!e*|K`2zW>Aut~GFo$Yd4%}s{+u007&8DX_clqTy)}h6T-IA?+Azy0f
ze{X;_Q|k-wZ<M`S?e13l6LIFC`K^1hQ_hcDXY}&awxn}Vt-2*Z^OYfJEaewMher_w
ztNPP{-Q)n<Sl{G5U&>z1=0^Br?FjPDLW3o$lw+6X9w_IQLCE(^R>A3;%03v_;5h~F
zZ4n+c_^ox}KBC^^XglWjv>}CqjkHvfLKo{%E8%D-g9oysDh_Z;S8O2U@3p0!ZBFd(
zmO0$!h1d2m)~u1hAl`K3<Zg;bpsM1S*||w%0-+DzoQNjA6J}d%KP_VTfN?Ua)P0|m
z{c9*Fl+w(#D>U1s@f+$QqUh8wE<%^2r0M({0q)M&aHxs<!>n_voU0gqh)1xNvFY#j
zThO?mqtJ?S)~O$+Q*BD*;v{kZSY!X;$#%e-W!Jnij~DnZoy(o?oyrXpf__mTQ0QEJ
zlfuSKjv7I~dAwhSH4i=}1xSmPaB$@KOf&vJ1ShBUB$zpS+pEu?zjJ_Vo9jVj6-UoM
zh;JQ@`IKotK41>%e7Z!D-;)Jx4LT#(A!7n|OXT-=QvO|EuaT#MK(eQzcMcFq9>?<s
z>t{)T4vQknsND|H5WEx^3r43Tm6V6LHzh}ZnYB3=s@FE%M3B?%&QcAsWS``dTVjlF
zrJ;5@`AzhEV(d88(9q)Oe<jn!%HtZ0sg@*|$8Ww&`N5R<Smc4Y#Omk;OLm*=a;)?^
zIbDUsrE6fex(vAgJ{yKsOTAs(9SZj)GI(A0RGgHNKf_g9R?RYP5Xp1|-~2y59w%F}
z+6G=6hhWYGFXOkxDxOzt>6PpTIOHCin&9>r7^;u@!-{rsEvFyJ)MA!p&tYY|w8%<m
zYUdIZQjqAhu`nTkXY8=;;@BJe@geWNf~o`=%`{X~CtQV(!@Y`-%8L(I9iHvO8i=|Q
z7<P2d@gjGg?O=Spj_Z4`rj8)ULpJ*oh}2vc=NnBZ75Vu}rSN|4VCkb2ZStE0hUZE+
z`bv@Jt<?q2zAT_Vnj+gvsFEM}eizJ#iXuI&2*-b~LiMJ4t>B;d_v}<;$@laCl<8bf
zde5jZN;%1Lh{O0MIz(kZlraZf{9C-PRQ~_!A8)f8iqI|Htx(9$TR8b6o1)*}=9;!X
zVzUkw>&**v;5~0UOa@>vE(P==n$Wbj9>h4y*6PFA520(&2_>;4ry1;G8ou)JAyr6e
zZ^BSQHVgbMvLDvncKi|xdMrOs-u7&$rscZbnZa=JPA_`b1E^4+E#imjbfu!;I&@&w
z$OFb)=~+%Pjak)HdY5l_;uiB|Z>Kj!y6-!NVAMA~xnnN3BDVC?S(k$5#xQ~IK7Qdn
z$~P$vc;5%^9|6PBK}NF#svNcIp`^qc9^UBmG$06#qiU(EFnK(K-Ke0Xnd^{lTT1hL
zw6x`q1AlvKg!ub;8qlGA#jH~`8*+Ud+ik@NK=jq>(@ts<a<%r&<#zE5=Ken&#_ivd
zE)c=wuCWYL=LY-7a}#n#9%gW`9_g0@<}JO*!4$B1%RKNel@Y>n^s5xUa%1$2D#Rb0
z#_L=>k9YP$V@~*6u@i0O4#~6^19(W-YhM-ZM@bGcYd!m~obSVblmtL`Ux7(X0H#R5
z|2K)oEEuWBb+5k$%i&VPNBmD^z(w7$1M8NbMu4l~S35kINk@R7KYCfxe=CZPS#<Fg
zsTcQZ;6vRNFglfTUHm7xElFVR>EM(A$cnQqwSL~0T<`zlg$TmT@t9>8(p5pp2z{$Y
zx5w@Pcd)Gu=NjoUb6I^;r#w(ua6UGmIuu~gIwgT|@zbzall0jQNRna-ZxoSwc_syi
zjAL79vrD#s?ZZ4NuLTKu`r6HXf1W7g4J{ySO`<&o${ws+vk6fD)u}%U;(REb60dT^
zuq>fF!*WPyzm>QYuzJ9kJaA6f2D1qB++G#n9Oc$C3k|?!ds~h1coFUc-^uS}|5PR}
zWx!?oUV_(RbVpepZI87VFfRGks-pzI2gBW26j)yuA!m}ApDgM^r1}9L^wsGA%g0pC
zkvV5{E)$!XX&)IET=#E5Zg#tIa>=X^Dk6|=c;7fC@h%FwbZGnKYs6B|Acup<n>A5K
zBFqG|6H5<2L#YamftQg+xSggsL~V$w^<;j@K{&ScG9)6wsXKZGG=FK{5zR-ldp#f=
zN$0#5n6}vx!84lf;~%KUvg^;@Y}h6aub;7zK8D>|L*$6)5n~n6BMXd~PF^F-bdZ}W
z)ptZ0?=n>4_iNr#pzZagers1=k08IJ^gi(;V%A?Av@79Y@qq3yE^S1NKA-ThlNyZE
zTGQOHhtj^ueh7%OWwoQ|W?}cY1?m5>^xT0|e(%3RT3m&cbyHappKKYIBxM&RyJ2RJ
zY_3$4k&MV*k&%?WZ;>66Y}tEV*Sy^E{?6O?_wRY%_nhZE=h@@D_|d7Tr}pL-6n+^N
zm-p?5^yB5NtzK|)z_Porm1f7dnBUzidQ{b6x?X`#-|L$K?|WT+77s&C?j@E_>kbc<
zdr#-tkUVV-vL6k<6}M`<B(*H%-+k0eiy}nynzb<6HC|yZsx<VPbUw;4;ii4Sm|jD9
zl+@dwDhBB(kyw=DAK%#c(=*QDZ?X5LC|Sn7fB(Bz;Ar{-kG@m3owCwPQzL=E`0ZUK
zSY+-~F4(MA$1J@`GlVkyWBTLXc`voa^Yt~5EdL~n;fNitoY_}#^YO{>pd5wa9dm$i
z88EeX8{Uf?rb5I)!S^Tq*QWEI%gYoQRag$!)GwTJ`@3_<phHe(Yq&*)!&wafZQ^7=
zV=|*ZwwwCiVH*7n_u8TKjC<*C{ZrGQTTCN0+oh{l=<^(Ijc-}u3(BaWC3c;ER^%Ve
zQwx7!g0N?e;`!RG%kTf>FKu3~X!%%T8DUPnF{;Ns3hRk~|9GdB9XoQexgG<-I&Qo&
zR7{ywdeWw?8L+vAufrph77@AF`6sQK;OeB|q?)}_9yYKGt3Em@j_v*sVL7L(JI5f{
zvqZ>q&BQVI-=jFYgIO<=$F>J3Xq|V?JY~xu;0CNbOsAb_4JyY^X;W!~{D#Ee1WrVa
z<Md=zI7c=U@iJe*tzS-$ZVhcxQ^DWE(H(PVNQGivty?TIYV*H{>_HmsZ(#S$-SqjI
z6m<2Z+znWzcXhw`XkPD3SH66fJLsKyV&MIJA}%2|H8JsBYOGC(x1Ut06?gJ~8A+%)
zOq>>TKu0ClHX$qf=#6ohR*!c$KKV5JQ^KF`e@82wM!zn6>+Lg)*{YXs{S#AV<)K~y
zXW9n0e00cGYWlcd71KOq0bROiBB4{9w!0SUe1e<&Beth*W7)(xYTt=)viP2)8+C49
zm4p5Z1;uyjn4Jf8j&nkOH8gUePb&_H-J2a(Hzx$H%H*3X)tT-edsi@!XH@7E?q{C-
zRJ_@*>1WQT85UXaX~{yvz~tiv&ifTNR;b0=_r0W>7b_YDAw6G9_dmt;h4f2OS?9ty
ziduARjuebo{fLPr44ZS<I^7z%T0;vCl;`#e3#)m)@y>F;{eW{oPwWMOVodUCJ%bhG
z@+<{AO$nhUVJwTzJ)wPqB0lI|*UTRmbhMnAd#TDv|BH+|cER?<_jjD-`0-lj^zi@&
zB}H<0qDeO}Knygb)3|Q$!OrE!4>sm$$5YA(*OKyC4J#W9L+|Vo&<BQABsBP((jl{Y
z)pp1a{f4sf9EIVASHkMq>xoGxAk)VU3Jq)NV`c1RG;Ewtu@9#!7RT<aIPz=K*D}V>
zIzC<(Dcos1gd$6k471!;o;9`h7}vPXZRThiIt{sB;{SUcSaQPlBL^P~NYr*CzuOBI
z6;72h^J!WV2?LtYFhMLP@^*Nd^Uo!$V0Z@Or-7;VsD(9!v#v|iFWo_tTtj@4$rB4k
z$VGnGdubuCpA65IrJl3(zqZUo^xvBEcr3I=BYRq3i1gzJso*OGr3OqWsdbLcu7cRF
zOLB5@!$wBK)%)hoarDsVw<S^9-d}FN?@3RqWO>SaIW4hj|4wespL<s|e^=}c0~UOB
zATA}3f&U(C3HjVhwse0R_v;cTWcr{>_DaD01mo`qn9J4l0sEdk6gS!OG9HL)6jrsP
z(yE=@`CeYzAp7v~bq+By&Df1kM(l$DgzKXkfk~KvL(Bn%dz@I2(l~RPo5LRixxRtD
zz6NoxzO}j6$>)D-*KIJk$VYF2k~_a*izdB#qD{5%nF2)xfr2>EL&o}E0p5m2-213z
z<}#}%UVi(nUF>~wc!o*o3nnGmUb=pzHuZYw$n45}_!IWggB90SHw~+~Sna`k^}j_H
zd%Vs=&cBF;_{~#@(z=)^0qPd_ALzA?SWy^_yU^)0bQ1^8YwefbS%15;{_<?pAYo<)
z!>TH2U@K$U$PeV!+O2qz>RSsHT?ez(ekKOTpDNJGPS77o3d+5JiqoN*^r0g0`pu!_
z&_}k<ITg2?YmR`A96Jd|-n#8icAzKDde}Vg$fQxK2~MEN8u<9A2Q4=H?gq6pw@N#E
z{nAHZC$eVg_Sa6Bd0%}8;*%z^pIRcSw&WKADD%L#8#spAzCt9@8{$aM*V+eu-=};?
z*>X>}=V>Hh1Vi|%mSS1<`2L$?|K_M0|7m~e>%v}9+HQL|MZUtJcQ-9_Vl6@@USr?+
z);MV`XoTh`_2r!-2ggz;%mRf%{a}d7X4(Ger%t3?`O~RCw{Rk3uDo5QmkQJ4ynOaI
z-mn3ayqP(`o{4C!duPcXTmXF1vQS7sidR}xuCS~o?S5YrSvF7QYzJ2GWyaAwc=nI}
zFc2G5GvH~LYUK1Um`a<Qk<1gqfM;<+g=NTcF(o|5?SKuU7C9sed{i11e6@)V<FyS=
zYWOl)5)FEv6mCejI-eaa%6bMKOy$ApCN4Q~H5Rnra4~W2fxB;W>nNeY0QEOi=k>w0
z3JY!VarG9v`5mKJ!B>hfr-EVvxTLTrI`WDzi2B{YqXl1O5Q<5&t2dFkGatCVE9ub+
z_+$=c!x<N|EK*x-%t39)H`>|Y-9rO^>eKf={oKW{s%;lZ*&e7NpD4$#q98;|Y<Ok@
z&3XI!L=uX^5v>c90fQ{ZiCfhtOVgar<Pmm#QRK8meabT-c5tWU2CGTS6#l?)4+xjA
z^9Kgp|LvRdfL6CO-sBmX$ePlWG+<SR+2)OTO(&Wn%cyolzLzh%#SBE@>Dv~W3&dDC
z&<^b#BDFS&B^f?OMATvvp1OJS^cEKScEPf*UkYC))(O}sBI9`NR(8NyX=kh|1ju_X
zg|gOuIE5Pe`^X4LNUq&1-#i2=eZI#xz=h^_fld7TNYb~{&W>7Tpc8%aX#9`M*;hkW
z+OdL>XMPdq-VOdl)(vuaW3qL_J_%OwxsLPg5vjUH`vBUY8|JEA?vLl4#jv(sfhH@r
zB%wo)?%OWH%J>t*cnVhV&7^)g{9?uwqJyHoTy#c{)`y`N;7rNjhHHC0yC2<Ym=Qo+
zw_8;rRqf#8IVU|Ha^G;)oIi99@(zw;uij3rEo89ufr3f^?4Yh%ck<s82c40<8Hu$^
z`*z+?P!<56U#uu%4tew<&d=ws4XRQQ-wFN<tj0{?RI1!YuIS|9HTkV0#<Qhd>ZSlG
z-(KCHm`r?m<sV8dwG_m?wrRVBH;zFXk9yz(-L5Eca2vqn*%CRzuaqmO@`BkOS}0ES
z7u_E}H}K~g=ulAW&1wO5|83jR4ltV>*FH>)(A-C6d$Y6L(UVq}9flc%GFf-Y#anF#
z91v}g`mOxh2A`S$t8PeHh%VBih$N8qGn3{&$U7#*%k8(mqws+^DD~w%Fj(8^|9;}%
zC++(m`4z|OL{ft?nS(R^6HpZbMs<`fC}=b#1?xhl>;#{or?X-%%XA#S|1|P2xHICR
zTT8qbzQFbYE!1)Du(YqIC}^SkHsipK^ZjBD2|yVqvYfj@`O~K%fUBew^62r)&&$Wn
zcb^>!Zn#tI%;XAz1JTy8Ao`B#ZK985GUCa->js6DICjXTHg?*&{?DZs<j`xj*G3}8
zV!&mwL7|CE0eiMh%A$}m?+@|I6Q=2H^vckNh+JUrE1tUnaxm&8Gi`Ex4SyQKh2nTB
zo~29mDWI2YCmhI|1+oaK3tJ6vnic+r&V=zEmh^q7CW0InA2-GSL6f)^^x}~%8977_
zWb{0{$Nf%=jYp(o9`JKFTk;B~mRK-6I)Q?!%z!1Ive6V|3@);Ni9Av&KR0q6q0)2v
z(=XB<a#5cL+mfGPlt?Af02Wk?m@YPA9M(J4TiK%8CkifWf+khmMhdR5(Jx~KLl^aP
z;2*KWClG=b=RPP8r((cKU!e<l$z#ED^D)4acMMnMRM+MY3?Phm_4Yrdku$S7+ta-`
zHM7Qt7R+UIqRcNBnu5Fiqhci9L=|=)1~kMnM6BLV*aT+YhM@iLj&Usj?5n`1JjtH?
zp|nBJ<ZZX{*C%Pl%{OTTdOscnV7NMGk+X`I+WolvZ}huf_23}GZ)5@yA;;S$O#g$*
zDSh=;xi2Z42CB@@+PdpDFtQG?tokcqMZweN*gpo4-@^D&>i>;~dL2BF2ZL$1Q{c10
zS7U%M_5(Q|YK0|oAdQLe0MYIp5CI_>!lSN#1}-9_8r^czDTjmfnEa@f=&wQu5~IY`
z$YZyW-MXCec<2~fto!8`LP2eAcIz1hKsw6NncXZjG&Gk0y^51^752g*cL$<jJth^C
z+~KX`#b=ORoDp)|${R7BMr&jpb@<P_#Rm{_kY78luy9j1U?OQ5-Esb4Fwpk**MCeQ
z-ySpT4}ED7sqG0R0_&uqpA=XgdRQ5nyyxah)@&a&NA2!DLXlCudQ0n9IA>&`BS6U7
zpeebZ7uTA3i0EL^I!bb9_P_Cm5$}if@oVKgL~I$bebQN?J81y*(g_8wtjziBqvm?)
zr2XBNmmHA&^TL0kih$FroP|vd4OB=2m2^Q2ZMR0#8FR^@hh7It9ge{KM2MemC5PV8
zW88f48HV@Z-r82zcMs(IbNI!<e(?SEtW39_o;`%#Xxye-)SuVYchh2TNE)o}64oWb
zn`1qv31*znD+hfhdtM#5r78_YUju8A=J5XIAuXdT3L7?bX7@?aCNThgF7k4&cP2{e
zsG;YNA|mpW<`-|0$swo`-8n8ZO7!zfWT1ky<&(|nO?zu+tR^&B0WRcNHdI?#v*IDT
zXJP9<&YM{S8m%%J56RRHsIPCM#j0!<?Qi^XM}A8oQ<}y-SS=C@XBY%$KEWMrEkQ8n
z#K%YWw9qz&Rlm{&H1nk6wE^uVgH_q&{5s#>2n3$>qoXw&I*%(Zx&VS0YxnncSUKkj
zXPO3!uD+QnEKWjZS-&9Av&f@CR{c)r=+c?MZqY3O(|il~sUC7Kdkf8~4a|eKlvfI%
zWjBbE^|bySa%GW!U40!bR&%=;o^?jFN~PdWY+ncuZwlpk$?L#!28#bx(ANxAz78lj
z90_N*1nWjV!=#-9(>iMPB_9Tk_7t7!yTA$VPDIOVe{eSwwr#@-reqX*;|D_}5QL)S
zNL^2Sr_o^_g}wF`82$|nSB11-^=KW3b!K*L5H)$aqO)Fgkxa|>E5wuRA_iE=iFd(Y
z|78NKN2}e&jmPUCTjBmRYJBz;Ht$)kR`Q-Fs2QDPawEr@Ql4M64K}W?RqUEy!=Hf0
z4qNsWmjiNpiipZ;Ipmh|!C|Jo=~axuwQc9^j+*O00!u;}fo=zjh~aefd*%4AIoH$9
zSbIo$$FeVM*VkEW`J47B|0hac&$Wp7k^E?(WxmcgYJc23Z3SyV@Jz*GC-ZFd4M1HQ
zpi(*~;wU2^(7tEMe2bSDiF4PKzy>~lU0?3`i^&VkDEwtVou~lbH9gN4RrrCh8^bgv
zsbcuKm8g#xAywD9E!;xCj|yLP*`hP^u5^w<xck(~FnjPYB{Xbk1$LU?>O^h@qOXW+
z->D)oNS)lCtHmPzvhZx(<p3mf#2?%+tq3cAr-J#ud0JgRlL}{C3f7$)pGXHy!5Oo&
zKYb$0#?8B*nVdi9uYy08R)dw}-p|cG{z-XOb7UkVM7O){Cb(i>@QU2iYixkDM6-1F
z<;_ia9)pw3_@G6q)u*bOT@SbkuH|39X-yS_;^J843(h0!Ai<i-LF=^cm^#W14b(4w
z*?DbdZH}wzR`7G%BSnL2&9CJjorM`7K0X1(yJ?lMUU(xBRfz5BoG6ZJvjknw8XcRO
z?&DNdH7>%$#<(H&z8`-xFchJ<xBlyCZoniB8=Ar0#>)hbxJb*T6B&X|#cYiiHH~5N
zUfCXT9I_$C6|vvhbgZL*CnZJI7he3u=7r{=?1%PJCp^`1lk=!x53}1Ucgtom2CBb8
zrB_Mo5%s-^btHzMm{M)0C+Db{9KlK-9!{Jr1<4ptS`6tu+H7yg{DCo0VLmpE3rs&*
z%4FL4b#oa2oAqEPPC~tZ(8te+!RgHgT7})Ta!_6ZW!ec!L^7_=2G8}?6!<aEVg6kE
zMc=<pnBNZg0nUZr_x|0_RMpFLW{JjsK_SS(rDSl>F)8Wzjji1zrm>5+(WbRX7Wsw^
zh{#SJvm4BC;eb{70Mh^RH1Rv*V${gUkr!sKNbI35@h+>b?D<pJ{m3S-0H3K*$8@X&
z;Y|NG;J>9r=U=2EyV@+|L8Sj?;-;~4F=zlSUBG3pSfqR9;$L@H{N81NOk?)lCD7|s
z6-GKgvdkiB{U-&vgxv5JiASghq%>82g-R|;JR0~u#C4cT6BPdWjeQ58>0sbmPT0(*
zsJi+f8*8iEP1693M5|&G1)p?}`mr!vM=1w{5bpii^_(*ZY-T;4?P;r4KeYwY_R!}J
zV!oNxVOW{|x~gpxHG3X?flBl3>F?L$JG5W}4sZOhAokY95LiXL9utimcI;eZHMTu_
z)ZoDeidBc1t_Yh`5ru8o)H+5$L84XBa6F?T$H8r?>JpvV18{48i*wamYmnReX0=(q
zaP{uo1}07ioW$bh^oO+siOUGg-3o-Xdn)7RqtCDpqTqk$A<v%-B88Jo>Udn?=~Ot=
zWtUj|cP7$euX+CW4g)mCOIcgLe9fDLvJ!p;S6XvLWUl~2skP3WyTEl1eT-jr8mG19
zH=g7ps02t9s;rVEu7`|KLSv31`0~S#mZAgzVNLS1i1|*O?4H63ChGm#^7=7$;q{Gi
z3J88VocUAwdVF+6e#47P5lf0p!bap`p-IuB&O1xSFaLt~ZI9SXPEuY9fZAiog=Ig1
zp{9IeXZL`K92rbRmo8oe=x}mh+)r~9-q=NV@VyGz;NQc3nKcks#L|2-+f-WV%M5u2
zT%-65aG~Mu<WSB>eS}1k`JP`Lm|922X@W`tXF{7mXU_+aQ=F7e2%Rtz)6@TDPOo<k
zB(A=8&7>DAsRJq`-Ov3yD)@p3^b!Z$;dO%gWbLI#>5uw<V0}C8cxmw{R`4AXZ6OR3
zI7O}BTTKH^%;)GonADI$3B7Z)CL<};;(ZmLcsPjfPAbJSK2M70rDhs{RJdp5!&ooV
z_7VgFCBv4oVyzhq!FNEAOl(Ek)n>aR5ND6QtmmWy8No!ZK`Q57fK5w-y_^=A29k-<
zsUH(JU0J)!L!_N*aWzm`G0fbj&0gS%=mOmNE%lDT(}MY?VXR>Ex#i%33O|prtZc$R
zGLE(CdA>tCL<v0wV!vN%%tHL@H!UA2Avk>}oBOotpRFK3=ct@BA7GJQM(_^<#0gc3
z7gc|(5Cd9)N99*S{xIPy%6h#aMWqh|xroVm+J?J<uw~eVS0TTA70t<>`@KUBHB=}l
z`7CzHAT=MS_m-0Zrtbv-#lR-)u$yRNEEbw{a{Cd)uY#Du%xY7ZmxPIJYH#VDn$`Ou
z5(DHVf%{u=9<2AakzCn|^)3a)K;E*_p$P8feKbiNt5nt7TqO8S8nz2fwj~f=C>T=@
z1&y}nqXq~UsF{-V1o&4KpFm924sZb;B(@D<1mD^oao+s}>S|&l>JET4U*)2!#t5RL
zEhk}AVA(7}S3J>st}H+=$Yy0a^gVmboeTpu@(!vibhZMcl3Bc;+G)|EN-C|u2920K
zxpoL>C03aODiGXAK4f|k4OJyO*ubdKtiT-)bMwt-FfYe7&Rul<q%1PM+f={j9B`jO
zgzVSh0QGM9B#@yEvYFLhzZ+VO)jO?%9{GZQB^L@Pe<Mz@r~KG}w_i0wpe`bz<R9&3
z%JKuOhF%Ql&%OjCj-bpmd=5;TcD~3zi!Bt+JR-wHl?QTsBHA4&gKzGl5zF@?H_;mB
zUcKCRj)Hyb)ql!y>4FtMp0Q!Hy&D1^>B(+X{zsii4G>Jr28VKm!J?+H0I;W$p0Z#B
z`~VQNg2)`niSc<A2{q?ZN5V@yl13!DN=4E0k$b;NL1;(Nfh3Uthy)c=9I<vM`8!sR
zNxg3(FngXma}5P~>y4LCyPg9r|L9f7mm9P<#4?t|fFtB_(BFL*_>r5>IO!sFy<<r&
zA_{5m#Xz)m@+iGKES|d!c$GEd3qC4?aCyRiGBg}q1Oc|HxqHyz`(Wd5c{PcFUa)HK
z<4*CPgXpN!={Lm@Ug9nBp!jaK){llD!r>gKjjF(ImRbqq1AJtQ*fV$*YA;v_KF>H_
zFzmBfY2STO9|$G&=7y0%voiptM}k2g_IeZO1Lo}lA=e;*;oMzZEohiS@qKB<rlvVl
zz+az2j5c>=Xdx$OoAlLTaRXIq6NyfR{SI#L)i6Wx+<hTrDTl`g9-p!<P^a#`+@t=#
zpp!(3*&x)Y3wH3pgZeT-PLz5a5Lz}#>Arsq!V<1$d-iPG|6&A#E>M#dHhMQD^7+jH
zd><*l@ozNh$f0|~Gnl%i=jdXEgzk0>v{7|jcg(0$ncTF(bs0{^ke3R!mQEvQ)<rfd
zwtn^lQwPeT?%B#Mmi8}50FkmG>qF}Ey7$}LZ;1f}6q==@u+_WQLSFt`TnNo*yRN&B
za%L%`xjTZPtQ~|SN+ekX#=Yw=d1SkH2?#ZIwi9HwZ564jiZV#;7$WersUUq3jm8Z9
zPS`}7TlQd89v{gc4H%jQH~TFf06f`5VOP+)_vSA9l(Rd-Q&zzP#s0B@c&!P}SZ#n~
zhPH}2krg~vX{W0+4&D$4rA=#Z)G@{`vZ4rCf!L7ULMgVgG57M>rxrfr)TU&*US{LU
z(c?3NDLNe=7XUTAxGZCBa))rrUS1*azA)Ok7$zFJmysREoQZ$9qnEbH^q^L$OGse8
z_4ER^acrty2%gdoUevExqJ2EiT@&B+9pL7~a1vYf!+@GCo4&N(fP$5JZjhm>xq>eS
z2)`^B-Bx9RgyhV}s6wqj)i51bSPt&x5HNK&Tz+8h&oH!HmQQ_Ti3hm9F8wjhxTJ)*
zgQXsX7B0VpHz3H_m5X98JK1Dqb0={RA!C!$Vu!SniAA#9d|xiG?q%#wJY*!{aEl%s
zh@iM|mIc*wKVi0xnqIl((@p&z&Si#8`U_JVWAnMlAT09L+T67Ce9OJ<Y!Al+3Uyou
zB8R^|$S7FjA$c#gvm!L0-Vrr{38?Me-^F<CC8U;*zk$g1M>*1e)p%jxiE<l+C7xf@
zY}sckWJwh++Syz+<OCTUv6E$iY)OpXe#^UU9*D|b0OvELC{d9Z)`1mrBB<A21DP&7
z^V4T{M==CKqpIN&IAorSqgwek@uFc*?-|>%SonNNOCyIGzB-sRHZvy%{!RR#aFq&<
zx;_4r@Mz#@oJrZhNUoIK{myhE^442lMGM%fb?yX0?drpu)2N>0^vODsSH-g^R4P2l
zouyQ!lI~@_`mgd7@{V)Rk+1aa2wZq#fA+~QySmgv#Dr5GygQ^fDFL!+KuK);XQH#+
zotRvjTDVrAS07&rZyW;w1Sfp7d(_3*QR=$aX=qY>IL_Z;c;3K<EHJLNk8E6}93SA-
z{Sd)kd-Q&Z6lt?%n9wXxq_i<;2b?WuW)GEe-xKNDh*IIx1h!>+oVV?|%EDOsO0E4$
zIiTLdz`p(1YEp{G-_nbI)XsrV;r7<Ka-G;t)dpjrZtA|d67b`dHrzUrZg>==a4X&l
zq{m$zj9e+*Dz$r8#?gWGR{7qH^Fr)ny<@9$*dHDFXS?ZT8Vb#`r#3Je>55d&T|ejb
zlK@JMXO<BYd-@TjTRl4{a0hD7E=D8u0+j@Mc_M&KdFPyoM9<~FcNBK_Ed4+OoES6X
z!$^h*bD(sT?Oc9RMtAgIl#*rYPu(Op9lxGl5{dW2P7y95+t-cP5)xP_))X^#%h_jq
zg^lC*zF(UQ461`~XOM+oiX=*iI;NajFm=mD_nw3W71eMK9JtNPJY2OzIzYlXD$+J;
z_(Y?zgI3~Gx!dR9+ar>JY$m7!%i(-bf(Jl%=z6VK;_~oQX+OC8W0jh{ZATU^518J1
z_fcO92%fk@LYSpL%RVP_vzlNbJUufk_>=>Om|?zM)dt86&mFp}%B<F->$1{wq_hEy
zS0k}=ySmugb$^73avI|~{T}Qd7%XJ@S-naltK0Pv4VN}niHs+gtdTwH#IJ$ho>kus
zKc8v{N0wd!D{$j#i3=9xGjH)SW<USy#O@tG4!JN4cPIHh-TSHN(|vbO3zbXFjAI48
zFpPP=3%`ygU-)Nhd#5Q<`Sd&Tn}w%S{XU<yIMAnNdkoLuM$CHPFQBU_=*}ZC*gdO4
zRAGsWB#bWB+>iRrw-{XD<vZ2tXjlSdvmjrL(Ed=$yQOX`8J{DmuwKn|;6s^NQ0@E-
zq>=6XFsE9KS8d1SEZU5ApX<QJUAm3FQ`u^dTMg^30J=|4!&3iuv|M2r3eG79!4M5#
zPTCLo5sUpExgqmkF5z4GUE_1Iy9HN~5A3xZP?<NlO}$;ZXMwnM+e3iueww7OnR@FB
z160s=`@tL&$BKB))^6N16-6MpA)S+ARDH3!ii|FpTEl2GMOsKirazwU35$L0BaIwM
zxI<UOnE1+<El{LPOA`mkB6tAjMzU!z^HS=!B_&VjgE-wSA6JI?pSRp9sO_tta>(lW
zCxODb%0vm=%JBdOj<Qh9Wjh-~9n2aK00CjRcmS%}pTh=g#4(hKn2j;A7qyD9_uTr}
zK_dJ}f_o055uSIvAaKx~#SR#DIa=a5DfhpeZ!+>Vnqc}9HqJy3yvGCa@|rqXS9xR~
znicb=!wOTzgmrk}z_+MUm8P;bi!nDi7u&?&x5W-=Bsxg&b0?OUdGBE;Um?JeBaz`S
zD8r)GJL~+_?y-Ob%}Ol0tE$$wI-3VS=k`wmWV{C0{<W~S<o7=qz!IY}j;gNvXxCyf
z0AVO#+a1m;D-T4pVJIW+R_?5Rr**C@3cfYdvDAi*I|j_-Seop4o;TS`Xeds6IO(a+
zXw(AMi&$K5{t={ra+J4^I{U(;ttkH4zHJl&q>fU<1N}E!3n_!N9<vyY=ZpHEhrglN
zxplLEQjEK5V!mC0zYsn+QN81_OWyMopR`b(F==R4easH5rQgUL;j5EGUCo1~m+~bk
zViv^;pDSB2_1LK^YI{@<ns=iL2ZY~9p>G_A->#--Nj5p^uhf2A{vz&+mPp~uHd-P7
zKUggwahW^);L%*ZC31NAuJbqt9mP`1a`*N0x)srB0Qd~cz2edEiDLN#4Ip{)FO31u
zQXT)^bIf%6VTUccD5MMP{XS!-_}3?RRKMa1o*k;YCeF`oQ6>4=_GpDjVLmT)$}USZ
zZ-hH4GPM%J|IeLbtoYQ{CBY<T0-K%n&puc<38h^C)pi~M>!WuCSZo0ynDZvbMu`r+
zH#P{K(>|Vi5c=_T$d{0MbJ$1odO>t9Fu2(6IQ^ODV=s~kjOiJ_MQ(C;8Y68Tb-w!G
z2NF23-UUKj*iv)kb+dfwn$&%jv+;5R>P@{^?}(Y{^#7Tq3|maCSAZO^YmVnEwOXQA
zU%<9%IE)&mZlcrpY{{3(d@aYOXI`HGUYm2YR(or_Lzm#li!P22Ipk0qJMyIppVd;f
zk1>%TtqhIxnv{qZS@4)`?^+l$=k@AQn_?vc-;F2{=9Wt(DKrp1dUIy?^2kgbDPho5
zbsrVw_5+?Q9!%3kVhi>F(8QeMEUC}o8%w~xxy^wKTRV&`RXPtwph>Bc%QC*BjqbTw
zo3QbbIgEnFjLFxvN#{Xz%U@dn{;UV<#g-Zhb(Z!u?tJU{yztc7m$a~?65EIZfe``j
zy!<@%*8Fy<@PehB7i_p618=+yMx3+4)&^6*XTVYubDhOGbTyPX?piIdeHxoLW-NxM
z<UoimJ}R(c*^~nhpfs^Gir-{m>Pk$#z)p6d)T}i@jL+dox!q;lT!yY;$`p_y-mwlk
zn99w{o8dEOGO~}a<R1XVdM?uW<v>(m4cP;UhnQb9aew5gB_E5=BWqhP`R+cz0xo^i
zQv7J8^>{7ShvbEZs9hh(FS6b5%?=MfYIi6x$2C;ND^jJ5d4Pv;?cpHq?nlJUx-^{P
z>9jK&+>ME8cBtj~JNO_9*!jdz237>O11XQU&`_O5g|)h4dRg--(dJf3`+)PMs|8pK
z^d@@!t~a5F2iE<)4M<i;oS!GLRI<1F41VPUh(djzXdShCHX6NX^0kY_qNo;e^}O2S
zBaYkOYcUB6?DnsX$R_Xg+SjGBRx!R-nlr&r=SGfi1M5yKcJt95*{$U)JeVNm`UCf7
z6uSZSel+b=$K7`a6~W+z%S$%#pLCykQfoKMqAtMY<4niK-ds=Lm`7nX1~JfvlF4{K
zx29-fcwk&$;cOL2eFf_s^v?lq6-L@XCmmyicK!r&H$R4%_Wq1C0XvLAb{hWf+S&7O
zGhJ8qY&w_2bF<R7T1cZa=`9$S!p3K~m;JDtFO@cEu)U&=*i_0i$5uy4SgVk_NS*Se
zM|@1Meq$RN(gT)}uTy`R{mYfFid2?~fm86t5kGR}ne8PFP`LPwWU1--=S_ZcX&4hc
zI`Hz!E&~rQ2l&<C_I`mokT>4xap~S3Qzdy>wXoYPq(g1GASts>aR>3`I^7COb5qPh
zRem112kuJviUU8`0a9)5vBl?l1jUDL?z=LacIXrd!!E@EH3(?XDN8g%V^p9a3-LUo
zO*1CbMb0h^e!BIAjUwZd4a_zdOfR!(Y2RA{=Xs!AHqxfa37enSjNE=!lf>{M>g1++
zx+x4&5!I9iZfTMd2OVI58Le)`a3zW*>gyJdy`3_R**Xl;0#(TwJB7cdsnHU<H*AcM
z$#NSHEGn$chD-j-@?M`ffeUVdXE9?pf6*J*?G3etzxlCXJcrxQp@ZU131O(eri*;K
zrQ|YitB~!hsSJDn>TrDLllwo$ZaM<Y2nIRa!c;!-E!*0d*qN#cCJx?#n;hu^TvDCH
zw8vPZZwvzD9~Q!R?xm>icPBYm><8CkJ>X{~5OFxDA5Q`9E585?GOrFs3x;dmuAe(9
z0&9ZF3q<tT4apZ$>+tw0?Vy`CFmR9YCbR5yX<ZWS$bG?<LJ^=$B~4HczYZzUMiU=Q
zeSM(-IF<EU#hj^e`CiL9PNY-F@hNa*I9V~*!jz`EcsMFo4N9VcEv|QD*jh{WKfc|T
zDU2T#$2L1e-m`WBbvFlb_S6j|4Ck_mg5s{lBMyW}m*;v1kAv0%x+?bZq;8=)FlvG0
zrN`7B<7(Fzb#fppJyMq_zQ^u#aq-Zl$^ddH8-kTr4qb1?rR*z9w~8f8PtO7T{-GbN
z+Da@oECp$bW9LUVr<r=p(x)6KEd3TeLl#w0i!AqWt(_PL1zlvX=M(Sf6u;+LiNMa-
zyez`jrE=(%PP@awE&t#2ceWh?;z;WxdN}5(&&sOAem82*tN#wQNh)}Y{pK&?UEBR%
z@2eR;TY~^b26M^9_JO)8)lwOo(<v0MpEO$NyEj0XK&>&-;+)Eg?EYT+@0p(@T4?Ue
z0<P=5n`eJrTVpBw=E}Df<0rBd2ATgaVDB%GXh&Y7kLJ^yf5+_}HG6e%esLk-6}IX%
zs6Z|3be|b?1-N6q(Gi6a$2z*sV7FEaR;f+ebOAR3LFfX40QVdOmE4!OFd!EBpFCEn
z-%xWOwFhDu^?v55b(h7T1J^%8q(q4Di(KDa3meUJGQ%z?5X~rF;KYIdKiYu?24$lU
zDV-~WEvJjSLz7OyF1HBvShFvR)Q{_79UuU${Ls?9qu0n}D|HUrxZ=wJH}R?Mi!DB1
z`AeEF``c@Dnh6MuM$nDwd_S;xc)zDYF=7+#^e_sp*=yJtO?%Jv8905vha!%KT7SB{
zPG<LtnpwsWPzkSrTUZ~WJD~}7u-P`hy;aC=<{1yq`&^wyub<;+<k<EB5m8X)2?<64
z|9^11Ke3zs;E5yh^dQc03_A-*8E~K;&v1&{qxP&bn!P>oCqWcN{*}^{HXbd3cL7lo
z8s%r7<Pv1M<PFCT7QFu>pkzR?q!iY6HS6(FpE4kfUq;WZ#0V|5k>}*P*{)V5#1qwD
zAMN(RHO!ePkO?KRw~&ZzPW0NR;pi1>i;An5Wc$f^jE0V2(%y>U*ZvIMgmj%NK;mY|
zg8E*5u9VV>Dsq&Q);=oX=txk<S{l)RE|E2M4IfBD11x~VzMkSF?lloOC;IR-`tvD|
zXZ=@|C_BrgKfy21=!M3k-d!H<mCxlCS|`_*hTOB<Lw`Q$VfDl_aJ_bC0q8S5W+Txs
zzu_cKFYopF>1wQ86cG@qS}^GT*)!yKtd8rh1BA?M6z`-!Gqib1_cM{N!8@8-9uwaL
zqQ%qCum^8JSE!Vu7b^=EQogl1hch5T=MwMqIKTh$v5Jfvi>!nN&t@*NxAMS@2XEf1
zfe^6X`(Sbcmu9Jy{F8+;?WJahGK`=mIolF+E&ZaGS(JG)9_@{UgG*TFaTFS5X+Ca~
zDv^9yYGq~bS5j0=wJY8Na4TNMcZzU58;QF8ZlhO+a>nv5gAUML3NCH04l{=_J-@8F
zO292%7YF)ZgU_T-r+YL_pZxtpfpH7<JAE)Pzhxi%obJm9)pk%^N4(e5(Y=LmPB?9e
z&us@S$}Figm&C|byL|$Dj#SvnJFCZ={$XlU&=5NU9F;2|^q&b%%P>t_B9;ne7?el}
zyY<E0Y@Nad^Ehr6@Q-(+@{$y(h>KcS{twmvnFNkKldCP|p2Icw=3L&FdV-C6;SP-K
zce}a)wNrNvBP;PG_jQX{c(=O}En-A&6#Dr3h_xOuDEJSiFT%cK>WP?Oy@jCgzu|b6
za>w1wl;BkCu=P)QnO~z<4oR^{Qt!$$?K`<!o(5in^7o66r=xv1`<x`H376X^4t(TQ
zG9G~h&hLk9dk7mOgRltBTII#odb*>9rnA5igHI2(U?V@WO$m^K8uPYf+@xNEdy$TB
zcsMNh6{J%(De;}imq`v<vL!BRgdvNSdrWZV50C&Tmk-q$a!UkJ;f(wA?pVj+gn=GR
z{DSExmIFWeYZ=#ML?gm#zAdMwrB|&T1E!tw*V*7|Z2WAKW(8XmMXG0GKb?=8s1DTj
z>x0P=FC4jVHxCqWL#&18;GDX=NX<uKt<>B<Tb^;sMRY|L!y$?m=_SHRK(q42as$8o
zb<XH!D%vR2orvN)|0*P-poquYc^+gy{_Rv`uGztibw+{gMR}4@`Iv6`BIxj2@e0`8
z;!~g5a`^X-rH)*KrM3>i?e8!^=2O5+cSjU9x@WZ)Vj__jQXa2Qv?QK9y})2HOi@3|
z%0*rw|Fj8bx^9!ihXAT0-hzH#D$-R=NjD6YfUEfEkt_zYF>c|@>lM(4=e7o3(yg#g
zF_EK`xL+?M=ZufK9(sC`u9Y?jczfGCN{;H5HLnpB2+Xl^vpy7Os<5Y}b_aGWCYbE?
z13Temvl`xB(uM$&2ArmHZ}S@W=5B0v0=c#5Yb!1Tl|MmBO(a!=NYnCz&d8Cg7ix$b
z69>!Z_oGbs{z=%~2+APRTCGRh4uV;`xzn}SqqP3u8r@4E+~pZ16ZjX&WL<5G|Eal>
zYwi&bZ$`Znf?W&g93OPmTBMf91K$hMV=!4Suh-wTl4D<EF=I5PwrUIe-z#gymg|U7
z%AP;NKpBU3bBv|=Qtwxt@AKK2kgfRyk_R#?E#EMX%KdLtu|pk*exx;uv9cd%W^@-b
zN=+}aF9IcpGMa*`r0kvI-&4bQX?5#fkYhAZj=$Lc{tI@#VR{oY^-}rrC_pWs;xXzH
z>{Rvs7J!$dt;C@-?EY7!%qnuakxA<=#_4tTfit{axpMwDvReitX#wv09_J^j9nyIg
zRRKEgu)^%Wy8tHhUR)M%+iAJDu#VfW)k_7@gUWBN+r<<K_%C7}`rgd_psJ5LlZwGR
z6lViGyO@$|-P^o4#Sj_oFOypeaCN*ezIiB2Nr&@s26zK#%N?B_-65_-6)?dj8*p%e
zwIOGv?%CUTxhP+4KPuV4o1n{XP}&)eaf+Os1waIe$n!v!_TA;rw+vfk<zaIl<6@Aa
zb$W9FrgzjUss&-4QMPrU_&8V*rzujt#^bxu<K7O(6z*$aH|G{R{;W%{E^vELXdyOG
z)U5kC#pfHaM$^{|0MK3TKd^g)xvN<VV5wJ@fa@Q&?0PIr;Z}?N!Rc;+3WJ%Qd@V99
zboZ;Z`dUh<=<r#%g2LzlRHsbgIqJmwicr94Qqd8wTTget7I7jc?*xNlSs6{{?eDup
z_$mG_U;u;bz-}Gc7#;UtVEEm!dG#th!_PWKV%g!{@ohkkspDqLi|1SMIkKFvxi0<&
zz{719yzY#C#qIP;n^jyqqPfG`27bPh>g!Gn$LveL1xwsQjHN3s+bPe#BBvE*8G-rF
z>#-+cBp|aQts7S*2O>syMq8DP{6&;{ZXh!Zb;8FB`PD|lFg_72aMi6h&#>HS6wj_i
zq-P&0I6nt|XZ}?J=S?s_)zOI^<5J-?$ld}c0e*=cgXn)2zkO_A^Ut#BX8Bs++O>8u
zUkCQ`da?Fj?pViY>b%zpC_`a)6N`^4jh{v-9hqK5JB6GBdAsdEzn1S+rXUQUtafaH
zYL#MgRWZBDSKcH&0Vb*kgQ5t~+P~e<3u4OiAX=MozGNn{D9+1qaQ1lf9L~ojNM~lv
z<=OPnYv1c}p)I0HX_kn&q|LQ2h7^_>r_Gt-=9<f8$)U+0Js(!Y5Kuz)2#ZE6GSOXP
z<=k~=(wwF1N;;9+-~i90gJ|NN<W?mMAL;%dAo-)mIUJwvZP`7-YD2N6)|9+i!;&wk
ztXNe4jkWl!l>CGrEahmKd}VHR*=R7#1m;@KvLT`2yo{BezKKtY>DJaDSz(|qo?|v9
zzV)SjU*%vlQ<B<>DFJLR9~v>i{LgeeXdC#Hr?@q6ksVDn8BQU#P6(eNvg_6NZLvt3
zb({lhy!=2WW@{$gV8c@_d|GfWd+F*B`DL&lOw(UmCuwJInG3?7&`xyGS@r=jS))3V
zbJ{%+9f6gZ%XW!atIapUMhG25I{-Ss+7SBT6?M{?S6DKw3g`X$6=4wF>_DQM88<3c
z!&e4c*(b(34)|Y`!bFB(={)Pfhx(qav!LQ2LjxFT8^0d|BX)4F;_)6DtIND?_2jAF
z)8#b8M$C%^OgmPULtKS-enba)P@5+D&Rkm_-#RF(H#`d<ykylGCI4mFlrW67(*(sq
zgi0=2m}BRxQUKOLv>#0HR>UHq%g)B@I`#8Y`)$=#>WuD@Zi{2L+3#2Pf9owpfjlyR
zvLqFlL3_N92{ySe1LI&K3$TSjpT&wt;4-+`W@c-M4EV036=$h&wL)mq3vK3bYd;Fd
zYfBN9Tp^91K!5ifLP|Qjo0yf~xtEQa(`N%d0hYI50ZpyzXC$p#x;5?iUju;O#Y7Mo
z47r2@Nn+@to8+0|*EQnhS5f;<mZI&AK-=q~AmjFdpU0CuKd@upZXKzGiS|f#)2Uc%
z%tcx#3L!J|JAq^0%?LP?wuF6s>P)fSp(mbxYYS@$zav(GZ1QcN-*#vCOmX6rX?Rx;
zB8V-@U+K~{yy_)=THk3&fXe?2^Eb8F*3Tn>d+njV9ayrIwo6}Yt8>Fo&}*tEWfIu9
zB)EcClD+?~5?MX-PGz)acWxpg!LJOboIVL+;g2nTZ=pdq8vq}av>rGanks?(a)xz9
z%KPKhGE}1q<GB@yP8OKR`ADxXQ$oku1q1>9Xo>Twe_$(`&HbdXWNd>5r!`2YeKUD5
z;rje-;BAD-F~QBJQz;TT{G4-F9{#{kLoygwWZl;8vdn>#Ovom{{aFcce8jA&kM8mM
zcp`#cD|sAFD6I)B{-{JsLUga?n&_O>Y-g?wtv5I!P&!}h|Ah}JVcm&w^trX9hIcKJ
zYgyTJE`N<BU-qMV@suWlhitK0c1P7};gV)Iv#|AI0V<)A&TLpGTZaEFnAy05Px$XN
zS*1bLCh7z~m9Phj%3Ws<kecQ{8WnRnvy?!#%FE6jy%<3M>;u%b{;wV|EmR)!bLlJ&
zPx4cIc%&ageVuXKk<=1ah$xykhpt=gFoj`2h^;R5vYwI(=kMire7$2ZLLk~piMaFw
zFUpv*v-)uZ<zMl3yJK~oNJ*c8di?PYSaJrB`FZerVzl=V8?&TJWLnb6e_aV9Z7~-u
z5+at2u(neT#YL5|^iRM&7R#8cJO4Tm3TCQSY}z&URrk|3;#)@B4@rGl!2S&tNbk0y
zq5z{fbZTpmD94=44BJP)AG!-3rZNbmcJKmcE5Ne-Jy$Y`q?>ivWd|(->f`(UEH~|t
z{j0}o*%7cq-@4$gp3&+<PnkV<L2tKb+8)5$)m@@4E}j~?BVUkN`I!C^2o_axRxBO^
z&y=5DbibjsivCPpVEVX)b_xSMB)#sd^WFzAP0&bN{HOP?Fm+^HpwPF`uZP|-Gfowy
zQRnW5tceBILXd`4XSh5YC3LxKtYtJGJod0!-r=lN3faX#8PX+kYh$<i&`QSNhp}U<
zDx7-dot#_UmiOBM{hk%VFN3RH{bN{G*X}>NdIY3O97D<e|GlmR;7XTB&5)}xb#?D7
zc04~RgX%Whnb3w2&&w8|&`{axqJHDc2#mj5QXyO=6fB+L8?_g2(eV|LAJP?{-jgx@
zZ%1DOj=}7%AJQwhgq<X&`3YDs@I^V%ocutiqIP1noObn*W3&0!75s9Ir*PQOnu`02
z1@~`;dR!p98q}8|_M|c#J5raF=#KxnH}ko6TA#nW8aI(Yk<ZpVYKz-SORtc-21JPZ
zmF#QHoSy!^QC-p8_a;yDPGOTDdij67baTl9a*4Mk4hHj$q+_`$_$;0i@NHr6y!g0z
znpw*#29nj1q^^u&>WW}L+8nH&@W2NAO1^=dS`UJYtbX1PuzwS$Fi+G7Qsa1Xf=$95
z;DMwRZ#v*szZ|k*ULSkYI;Ke2V{QTkJq<Efk9?<tp75I{US_b^Z*jId0YZfP_tKa3
zU%`3w{SzLzQXV+E0}H)9#v^=(tr7EtUxD5)-KEE-vrraP3w7_UWICxua~n<4eO{GT
zb@sL~Kf4DU&Mmd|pVq{v5j}rx-*k8^j?n<f2G)&-USI~bE+?7Q-5$fk?<ow>f^b8J
zHc{R2i0*f#ru4KLqr&RDG?0T1dQ^*-nl1gJ@)j=IStQSrh=RIh_UNqP+wzTr4&UD4
zMHs(;PR}=n`<C$<MD?Qk1bCC6`3hjbyCsTrg{*%0sPl{xd&7YV{T3Ls&8@bYx$Hny
zbv)`7SlP!zc|C)LCLQME+ddjlRoC*39GPnOpR2L4!VHj&iC2jRS-t3}#f-U)qLQ8V
zTQ&%CDftx+-ZZN!8R2qU<CKt5vy?G|lxaULwr`-H@+#2()v2>-yrTiCpP$<e`WXOM
zPSgOqMZ>Nr<3qa#9}05Uc5Vc3UKsO9eN#=D$uWgaKul#%SEVC1qH6AtyBOa1`&bL9
zg9Z@SpUXtdfG%0x?5LN@o<2Is;3tzZ<dXM*p%JsJ)8&MnT|8RYSTZUGYK%V<^1{x`
zzyIbM7ZJ~3w#AeH)>rKkdqj-#{US=kA?L}1j9hrByA4pHctkf=X#po&o5Bcs7p~7F
zOOVwAj_78a+hAl$BLIe($~*-N;XL*!(Zws|r6n#<vds`SHW)XBS?1$__vB{U?S25N
z$q=F)dx8CPoPdV73THbMLf|~~R5u=6r+|i17V85{!9!h1s+auQ>wM(>6srs3S)lyP
zm9CpL9FAgvX}-Ch*R2HfaS+x5fBvW-{Sqv$v$gVHu_hlmJMe|PGd`BOWq%Y|;DRT?
zVo8x6@BsGnShs)zd5eD<u)qxwDt5TDYXiOWao$6Aw*en6HC%KS(qk|DyaBdFn`h*R
z!mV|dpB%mnMj2X2e${3Gtn`@P>2J63#YbFe{)1%O>K<2yVDCVGqBf+~{0R2P3lIY0
zdd5z1It}+SH|kgQoYn0Sl(CethLjx>C48&$$<ISv=RB{je@~bG3i_eAvR9p=!Z)Hq
zZkLX5T|Fp#>Hu)|@fXgyV-~}qL6AXvbcGf+I)Kvr(EC_cdARpM<LC!`TV=vwaJ${)
zi34}hMhu6R_c6b;y-N(>?1fHOyycdAd+bH+gY=VP)O+pV>SULY<5mnzALypKS3D0S
zN-rTW9%1n>p=G!e>@xRMZlADZH3pW|VIH&a98-S6{5j=KD`tDk`WQHRma&C+Zke|n
zFN6!%PI~!kBl86}a}SZCh<aqT=br<;jDlz(=mFNo$5Nf~!?7v5KU<${auZ6x<{a?P
z&kw863aM7Pji72N;S>3w4ZxFK&h#C(<lC#P*wR4u$iz;zAn1XY7h4<C*_*tLv7<{>
zqz03oqY(6^vY!D2KL{88M9k9`dxr{x?Tv3IyIHEA_`o_PwCH)zCm~2f2USS#JqUqc
z2~2f3$*->CWo)$o*a0t%DC#Lf)Om)814}jm@M%l#iMy7e$3L6_5R#^4*y&}#Rx0lL
z>c8nAW2QB#wrW%N$3%3XLqU#-EC*F*;0p~elKQ5q7_eh)N0p&3h3^u)%}&54Z8UBa
z^2%UqVpss&`q6`<RjkvPX)W*M?P`~w4#@Y~T~`OXmNC;hRi91;u^2K8gM~Z|c5m_&
z!Z)GjK?gYcv9&|k7tofs`<VLY`4r}qN|pOnF1dqjwK)f{A(9a`G75}dBS<g1wluLM
z7?yx5hF5RE1#iLV^)A~6_@!<Dt|sg<z`H~t%H4ezb@aUHaM59SraFB<kDeJ?<s;W5
zfR}GnxsRNvp3Z4skp(}ps3>t03xRK*o9cGNE=oQA$QF7FAV#TCrs^#9Li7uP;=X8^
z$mA{|u-j;hfD>@^{jkc66@r(4)mweASx&a+W}<gJ{guP?1GIh92)}-?ae+-F|Cg?R
z_ZWQP`-`O8l9O3BSabGA0A7cO4>cPxr*x}IMw#k&BaM<JPk}Ri)`l4iJ4d}R^+EuP
zpBVz5OJB+S3Itnw1~F-yg9_$kJ#-k_m*$z{C0`JFku>~hQcYLe_-;-q*nnGN6stHX
z>f-BunmY1JwBg+^faYhDN^zRZaP-B-*g?XVLQu10WOq|W%MF6w^10n*YQkQOn!dc~
zF~p`DAm{98caHU|8x#W`PG&n@LLR>2hqzJIi*QSTj6Gp_IwnkcNaK*D7cF#CCOOoP
zZ5k6Jm;}w1b9*o6Ve2IW8@=@BMU3h*MVNaZvCwGIL&_xz=B$jc2z2iCi|KZu5u3Jl
zc2kK1IPJ_<_X4KdsK&|N$LidfW9pK*hoEz3=h4}huJKYYfF^Y7hlTYdF3Hs&ClexS
zwt5XQ2c8`%^x+Ag@7FuITfGNA_IT?OJt~nkl|GHTDW2&ozL~^YzE*;#hH}YFZ}y@T
zNy{eq2AIG;p>1NSWd}hwCEcf~VOe=&<nRwHVVyHQKZR^Z3Lf{UsHgdk=NMXG`xgDs
zXSbHNCxn=eKu0U4o)}7!{a(Rum0#J;xcgCt>HW&rM(kk~21agA@`f;)3-gXdLv!wH
zS>=fFRQfXREq@YSo~X06j>?R+A6xnI(AKXlG|?sSEDM13X1ID@?*{(qR}$*f>-$WT
z1mAk<Y74;a_Aq+zrIi;Wbkpi?&wOFn=*lA^YWTWTzu^$&LoLSK)UIuv3wm4gb4m5j
z;+IZsVyL6w*~_Sg&38-5Qp5GM(4E0~d4+*#oCbJu#Oq<t6bf5<^#>q`i?67T40l~g
zLnM?ukf4mUcI2^BPT-z-IwOqfUDL!sYxto+<7gS)CyL_CrxpaAyK;WUjjcanjgQ=P
z@6RezlaqIV@f9g>g*orQ?mbq+5Q}$|DhAICZ_d4|6lxTETnQl2qZt#9j?^uXkMhj6
zuHf)**Pkdl_64xnw6o9DKqKxV^o4z@d(Hn(q;vNe0@jaIpSUbRAetR+5~P<D$(gT(
z-vgmkMe1OSgu_-D6u%t5*7d}1=&5tJ=p49|{8i}#VPUd*EA<5Y5YyOKwO6f6{-X2~
zEdAr1Yq7v-%2D_WpH%JE1fJ^Q69jafYxx5)FuNA;bbTo%?$w9SK+~68a-%j-oGfYl
zB#TY*EaORju&cnIs4&5U<MJ$@>v(LG$UDpDfKHrV*i%(}fgMUp8lD;&#oRY-2LkRD
zCuJ%Z3?^@spK;q6N<=VE58Y|~L&@Jq)w;_pyN|QP4!9ixyUuxJpwxsNN=@pUd*P>K
z27cTE{pj=~RlS10$Tv@HzFiqlGHXNzTbJD>s<%+P3wC3BKrm#{or8XaQayxatl)>(
zCr-eQBD>M^K{V$?bGg^74$w>)mSyr!w*8KG2+<sYT=kw>yh&cd$_8ynV>Sv5Ke{7}
zPi+PK70rdG=+<x4_xNpwmh%DxW_%AT-usUnDv>vArc>i}NC2YAn2PW^c9z=2%Ze>j
zEylVJ@UH{e9AfO9lstvuy5`NXrwG4xHl#-mCgi9B{xK2Ns#hw{?KO&Bh(~mYvg(;W
z-&#2m820Z%o!Q^s!?_>*50bpuZd;jL3cH+`>R9n@<i_`iWrHJ^45B`js7y|VC%M9K
z&Ce3*|ErcgUyFx=VjUG;c41vuflcIk@Z6&45zq$9J>GwN<}tG2F~iinUbM*PX)wbd
z6YxLfNy)~+M{Q4?dqAj<RyiQitJ>@*waMs3<#0x!d2-ibWhk$*TFvR@2Fm7SS}v^^
z_NlcHIML->u)H5UDckth`<qoUGiZq#rzUr{V`X(Dsd((aH;NoEyVUPKj|kWk$OkI}
zT-NZE0x+*^-|nZ%?xPsag9TM>KU#~ELuri&u=p-at4w*1_IR*`PH7u~vHL?t;O)Gq
z9d&OI)z-PFpncd}g@Oh?d0Ug(33%#eFA@9gZgCGUm`71d{*?)KN~^JNJE(91*@|M^
zn+||to01mT5ci#of&QctZi|8P*vuET?Lop8$wt?}ZxU;a13yQVVqFBML|6Bs5<WWp
zvGlqCxg>3D6&-<HL<|Faw$k_Q%!cCrMnm5o1}dh2MNFS`kJ~70?sNq4)?T0qDs^ZO
zNZvp#+z}t)_S$O=N6Z~P_W6WVE6lfNhndIcL&r9DKXn0<DyZhZ&q)Dz%69z*<wnDX
z1Sg;)(Xu@^D@?<)!?)dQQwjKDL&VO~^E=Ma8R$#PctL!GCxFCoydxhNWaX#5-!x)e
zWTzaZ7ds4dSxb>IE9$`Y-6l?3K|}MXDezNsAH?>^i0>$lp)4Ne&}z4J{}Jh|HNpG{
zu*Z|;l-c-y!&RJX|Hs~2|3&>o|D&&^Lj(ztMgi$iT4GT|Q7NSx>5wkTT@?{Q(l?@X
zNh2k>!Xn*>ba%JZ0?Y0lKKJwZKJFiIf4Psx<rj8eJFl5DXJ*cvIp=xK_#P{#i3&u-
zfO+TqA1mK^CsoUvxbc-gg=W~7l0fy*Vp)lx$0-ZY?7ZFKosn{BBdLN2l!S$xG_a4K
zYGDJ8;Hw$^*W;fP(Lj#brW%;X;aU}w>>kUM@C%J=oKW7tXl)B3o9t3=T439~(CfOK
zap_(+-s5BM(jyMuFv1l+0;MbO&Avg^)?+Ce>8AL>Q;ZzkK<g2M1vExywG*s^Q=zyv
zQ-8H)tF?2JpMVGoupoJC+ZAj<xSze^Be#uLG&cf=L2&&_KE7HZ2_N$!1U;NFik9`{
zQh{I=)t`>qpPw@Fx0#NeV|mfWZ0Tg2&{ov`u5CHTh*EOCAsasUq@A+c5RA;Um_BRg
z7W_rzo&<btVl>zFQ^$@uWTAhyU0a?utTdH>S}*cC^irWP_5`{MG5<F<P26Zgx4<|U
z1Qb2Edl~z9<J!#i$De``?2<^BMMBRmNg-eWr*GC9{d%cL<I87KCd;>QTnzlR3VnW#
zv_NK9=pXvZ<^6|K5dgC%%?%%-k_-_cO${VWbZ>xy<eCG2lG=JF9s+TRi73de_;&F)
z+(U8$u^s_0S-i>#jeV1K=4?h}3rPB=Rj^<9+g!?Okhi6xYmX!UY3GJV7h#%kF<5Ag
zQJ<a&1Hx?p;W*Ii%Y$d>XUTRNTx=b<Uyl*2P@n5eY4<@dUX<TUdEKAeZGb05vK2c&
z!#t+Yt~gO#Zs^x@BLteB66#|YLe<96WmJ0yZ^?7{W@%S5Xiu$o$AcD}T}$ce(FIz7
z@oJr~5JSSdJ%U+~81%~SZKfFZu>f5|=5PG#opwnW;3lTI?Lia#MKUV={9|=wTA5<{
zrPeikm}L5PFM24)`sWR|<BMH&bM5?C2vX`<x-6XHw)~UL>sY}RUtXRJN((Kw*L}pR
z`T=ds7C-31bTGK_^b1f_yRRQCx0R>$DAAJnYDAc|o8Vfq7dXL`du2EUHeCynxcfDC
zlYH2{7AmcRsn<gt;(!L`G$DN2gX2;l8%{GH%CPFcmZqz6Xive3I)EV`n)@)mC4$!P
z^SL0t%r0(-I|lR7N0nZIID_KNzTU??o}g(G@cy3Xr<`V@ZFVi}M!6g(r1~$=={+V|
zg07c9URdL7?SyLi=5-j9o!iP=3#=1=qi7r-wRZ;_RF(-m0NNVW`pGISE;cGeYpBPJ
zy4Os*jUGZu9B#ux5ZU?mBy(Nz$BPU}gv?CfskWaWSWHzR@h}P0Vs#wo8uHLG$_Ws{
zTyY&XMT#gFp;w1GASgRJKEZ8M^sli5%+0SPMX%sF6`9f*S^XRrmaErL8*(hPThUdy
zEJ*ITk^#EEZOHIO=VX2{ftbe*x?LFtaX(%s?7<Nliz6Q;Ag)i6aF!_3;$hq$aHhsh
z@V)AdcTjkBdp-KU_ue1RA;VxOhQ5^%T!5idaTk)rudOC@BohFctQy*ZVhTabQS047
z`Y;BUKbd*16vauP8Y)RDh9#}yrRT}ob@qH)mwg3HV@~qJa}bd=7F$X7XDLiy>fsgs
z2#ACQf^pAS3gBUgoAj;I^Pkd|)L;htY5WlM(I&NVj{{RUR*9U()!uKCQqmr+2GUKn
zlsvczUP@VJ37rPr4*8r4-MH2}Wm!%RDc#cbxrHS}+1fxqY*&laeF!W<nr|n87DnE=
zEWk_UMs6W<7X@RN+APIsf8K`TPK^mvrJp5U!@Ze~h$sBVrXUyh%bqn7Ys6<+fpINl
zBut<GnFS8*7MhlmQ234!gT}<$Uk)4dr7shX5Sy)Ii}6qx$3g3(a*iL!ZNT>*_gzb<
zc-Q&TYg@w}7GYdJlsf4Yo0n(4sBV4+qk(sy-#H_71k^FDB6L}w{Qa&JYI~tk6^0kI
zL!2CGJ`+@hkpI1q6wp8RWN-@^yQQ=#hY%Qyi-mnPUPMzBKq4Hc|KK8Zep9YC%;Zqa
zy+hHu&fo$9jcdk4H!v+z>0dAzr4Ad3-ls8G4EpfFZgB0mIyJ)WUmN!hk|@TYtzcep
zykDnLw&+SDqOGv7*(g(#IP4M50GrSN?M=3twHk39`qX<gG5f#>_?yV&2Ok|1GPuQ!
z88&7X!iC9s_iX3J(4!Jw3RN)9@teNwvu+#X<4=#S-}Ek_Gc%x%@nEDyz8=hB%YPc2
zOrT-KK)8lj9qMwkJb``HBjCJ=+udVHgr_Fvz6w};s#nqtH%u#{qk(8UglY@5Ry^t5
zxSc4{=f-jqNNK;ouy<gbey~RD%C6re)irRA-knI3CjE?HAwXj8qBlf$nJ8rRB?$L^
zD(nubzi}gQB`J!+-+esUX4mZDlX#Q9_T7$wj#1|$rN;4*$ba2_{sbCeI-*wLc6vly
z{#bG31|q}Z(IUEss1dW4F0@>-`)mKcXo)bT+jSZ@vBmmh+SDXq$OxZUOV=MEX(CsJ
zEPI^kAoA1dQMG{FXhcHm?}y!1w~GX+fFO&i+*1R{#v@x{0tuEo-~T4U!Vp3dHtqO1
zmVf|XeU_o=v!5j+y6YZhH;|ze^~s-ya(QALGntU+ql)ik_k!Ga(}&5GByinNpaL_8
zvfPN@^1_dC<@`cunQKV@uYD`<^p{1B(9G|HVoN1=s=u~JcYfIuSlsXsffX@pr*ECw
z(o_x?dv=c#Lo!;O3RCBV5;{fPd-XgYYw~%S@l?tQba+AYuDsLJ^sR%fE=~Z%AG`sV
zdeYQ<P1Wzga}%}(p^v*lLEbQ=0d|z<;aGWYU?nsA>(HQ5sW@x`X*#S&l8g4jfavc#
zN#dBGzM?J+2O(g0C)&sNpgF+kY<9kWH5tE65)Ol|S`y(l)wjg2sj`$wBBL}#qGnac
zic(==&d^Y=@Dnr00Fi5S-g>`mG!j4A_ypLSKJ7KZ$OBmk9NM~|yHOWjrpb$5-dN3J
z9G+ox<R;d5xBkKu9$x|Sml28oTK^rQK>kJoh(Y?wqodD-3nNdg5arjQ!zC9;g7K5r
zsJm0C8&#l(t&E@OHKqFZPj55utnia%7aEYb?IFIjcnZk-;50Q={W7L;U&Q;yy$8?=
z=+orSGnf=p2)XUR)2;ce@qk*@RgWY_a-p~!<2`JTjdq5q%@83^5Aweq-Mdj#Rlm_4
z&Rwqx9c3r{2>#8u`<Mf1K=Eh4oS({!5-&cH)X9cVnq^PZovq`<1^cR7U4u$1yCl(v
z;hW;rjZzPuf0+3x>ry{lN1y}<nKvCk%a;dd;T=zv@%8@&A(27rNngx1!)F(-HXes)
zm1_j@D59VqFfv7SNcYo|VWo3>RpA2M_ImxU_tLYZF%oD@*M6GRIS)(8{fWjARk0$$
zeZ}R%t~jwt4?7x1i|=j3;HZ93Wd2mdX@jjQ;BPl$+FVq-^3}#4hNA?>wZ+-LQ-;Iw
zISlxthyD1+2cQ0&G1j#%cFsBaw*6{pFo2FMA4$Ong|4QsHtvwmcfqYqls90B!@iIa
zC1fNszyhf$ytsFgdi`nO%&+R{Vz7yCwUY@cYDH>_l9tLn;M;k7tzwg-vU&txb{o3&
zQh0tI(QCK5(&B0;R?#gZKtSk|r8_gt=TZ;qH(*j4L`ZIND;<#_RUbaHCq~+1%oT7Q
zH7*o-cS$c=6qOqFdOF^|d4(g4yO{{9ISXQQ)MAyeI>3`h;&ZN@22I7tz^{iSdT;el
zQId^)$R{o7|L6(_bd1y^M}^4rOO{5n&_>euZ=u(txJ!v*976P?;W9f}Z`X`n52Kml
z|09I9eh)RHuYB_T-?!A;e@IwrpB}B1t&Ctw)@|S3g$Bul11eoDXMRnb^^NQHz#u6L
z=2$Am0NTHUu&t+Cdg&Q-(l^Sq%&HCSopIF*=nR!2BF_8!@S3&#db;DC;fqwmKbPl!
zcMInEuIjqm1-XP{#4l~285UmMww-^4%6y-q&b>F&!nUEX5U!8;Fbk3ug{eDljNj7l
zJ}>E|9$5||41<fmkUUvx@%DmHmSD^4)9f87B1%7w)e@a#4O`O#0>Yo~#wYGuVa&Ro
zyPGt*R(O=(NjN@a6=B9PC(p^L>4ibB&*yyHT8DgE6A3zGcZwxLpMSWb1oFT*XjKGH
zN&M7Gzxx$=3$k6_LQU}2v4_#%Zu%n7Qa!8?=MyiQYp21gZv*ZjP0Q{gNA!aY4L|Th
z;wEO-%D+HG7>;~_k}K^&1dT<B-T_U`2({n))at9i$n`<;L(R^0^SgETkmxX5XeRii
zZ=h%$J3+NXr9N1_1O2Hi`1db{eHP>Ts2N|p9j8O3<Lo{0l|c;#(Hc~T5yLgcq|717
zkG4=`RG@d3;pS&(SdOGH8X^(sB8;uMny#MZI0B!%?X`^{oe{xfeueNuoa05b3-iQw
z&rhji_!41WtT-#{XT{M3ZNVaEAAS%Eb{8%%<JIdOkKvQtqS(haCl{+;R|yF^Z8qjD
z+zuj$JGV9=+ygS#l7Uw5uduuZ(vCk(WmM39;BBH{RHg2VX2jt%<5hnz74F}@Oax=8
z`NV|+yeH3G%t`n3AJ8A3{uz6LB5IuSp-gvihOV@V;*$K`X5bNVthlV9oaULyJngHH
zDl?Y}gMs)&%3<GC3%dt=DvyN=weKhu5?Q3*r9tl_B(VMHva<h<lzc11bKleYCc%(w
z59I=EhO^u5-jhS7kk31K>RW711gocvellgZc6<|#DaI!~vd0a}mRAw_B~IzJF+(w|
zIeH92>|jr6WG|{fo(Jnk2*P^Cc%U-c#@}5^zxwds9=#q|Hv70cJB)Rvg*f?p+&Ja$
zJZTSv4RzFA7d!tIZ*&AhD;!O4z}2*=b=!)=8?G6iQFrzede3Fc?ASu3a{e+VbtO|f
zS1kg-=3<)4A9bUyVKO49M|d(5A%P<$oR^8j_wF@O#-R^f?Y`M*2(D^CoWIqCS^e(&
zxRRDCI8iiu_b?{?%u_JkuC6qRxqj7gpGhn!!_aQb@=j@I{O6GufL(lCw1%;~s1m}l
zH{QbOMsABG%l;CuvF4#*Z*27O0_F-3eEsd?)_1hFya#eyiwK~PbZoLjxSJ@j*uKTX
z`07(lZb%(YI}_%a;j0B;j~B$T(uECdE3p@C_;fE2?j^(SO4<11A?a1R?ZJ7FTDc4A
zdmZq(>^ulrW*%h<qmRb8>IJ*!6{nIg@uKVBNJ5<VKdJ817z>@iFqE5m>4;#q@o7UP
z&+ZWdD3txfWodbxmEUMnEu$&1J41WEBo>UH_N)xc&t;I)U_J+NnEaY_f>q<FxUS~n
zd%CDY$AqwtXB#F?esENhprs+iOJ>iLml*1?uQW`#Xam~91E;NILY)NiPtO49Gw=?d
zdHB;B>bmWOId<v$1bK3USImHis#JR3F=#yDreN3ZFFFe+MGI!CS)BP1?u`#{YBeGD
z*76y2_kYdNARRQ;I8mO2c^^B*c1QdGH~$>5g`OGXU0D|pbMM|rQQ@E8+MSyW9;e}k
zK?^MtGCxnRoFDr^lVs1`_UJZ?BZJRGY@4#s6O9-SYz?~D2e+%n&x&mf1oKF-$Xj_a
z|JL{gvywB}s2Kt;PooY=Y>Vc?ve09t7>?8OlHz8>e-lf)X}Z9=?oKl)@oSGSY3PhV
zi}2<z6@8HrZ(-IMKZ?db%z8rRNfM2`=i9?QlV``e+>lbU3J2$-y_Hwvrl5B6`CZHd
zB}(GAv21iu*2`tYVJGR*z4;q49b0E+r7!yxAY-*=iAvG4uAM*7#)H=+{a1Cr=)d<J
zBOWW=My&kT5V>T2sxR0i_Zp@Rs(zTp?!T|fyM%>s+#w!|yGhRkd{m)Np=x**ZU0J-
zKljpQ?1HSRrEd}By>WPTr%AN*l-iB?=FkkhcwFoHga}NGMeKG|;9zm_^a*ae<6^D=
zob0sBLti?2YJQ%Mh7F~-c>^bVCC_g-??vQUJ3id^UgfdOt6N$>*(>DLNT8vJjBjl#
zq}X!Q9i%^v;|Jaxkx3d17c9>gD=jTQT~%g$e4Z~i3gal6(}U6#z0|3L#I<}lNVG&B
zI0SVwqKk{Cd^XSxoAYh|P{!8x?6(nevUb5$U-+T)J~h*bq8cL~QW7oA2M#`co7(#E
zj|-G76c*8ns|B{~AGWY~%7K50yWI<?K>vH|ux3*toiL4n4JBy(i}ttt`!{amnfnGK
zuCjAg;ssmPAzEQzH`O7dMv>{we|CvEin|8mDU3=N<UCG)F3fvoZxo!=*TiyY^!j>W
zs>5%xUX(0@{noKx0Be5A3a~%Cbm8dLUXC7-AFc#6xSbXgyAOCi9y^S-5CJfaZPYpR
z?DC=(3G8VyUf(m{?@LxU3ep3jq`G}oK!X}TK%^vm4{=5E&6|lk-pzTxn)8!_p;tU1
zg~L3%!c)t|H31srYV`{TS>@UbH#v1Qa}Ri>w$8XXO>cx|^gG@}jS|?4Wk|7{s&|UK
zO{@K&0vjB9H~3>(dhqle{zmI^?^e*bd>;XUWVr~AJoP53pCF7dLxQ>T*1yp)J7$zR
z)T3%YlNa<)+XCE@q&3y>sR`yw&wKovJe$BX;?yd1OOcY3JtPicY{5tgp{D85iLaXt
z|GrjzF_O5^+tueHwf0`=0Y|bDg;=${skN^Gw14yAvHHu3Dh8<MPo`j!UAE3)^ow7z
z#HZtt)EBqn#_V|K0<B&YpA)V>Bg418nP7v7RoX~Pc;;H1Fow5pzA(jQ@p=l=lm_G&
zrt+Yw3Bp)z{^E5VYh_2K1T^SXzV?b;)Wq&a(Uid>O^gnBVcCM(a5<i+3ux@=>kqwG
zckXO4y@~WRlPiAG^#~6?<uL9QfJ&d`oNB+>VyEEz5weOD74S`h?0F&(fm<{QiFb{0
zC#n+X*5CDJ1+O7>emV#Jnfe89MsT*0>F@4;M^X4aT8=YUtp6T48PEQE_7*T{G{n7C
zYUHS5CzYz?rLghUg!XU$$1dtT#t#!CEJR@T@?R?Y-c!M&4Lh}F49$y{%{bF1syr;(
zu<Ye>yhsdP<^f^^%XHAQch<S9=<dLxDS^rDY{93|YuZjer;{!tf?9NZi7PhR<i~^P
zlnBTMR-$Z-b5FZge;uSfCtWEBzZIfdG3WYRoRT77cHipzke!HyV9vgu^tb|@l4V$q
zet+~DLwAEeW`)k!FbgN~2|FAjhqj5Z{cz!AYj7;iSW4+RO;)m%O3wNGU!ULl@4~*d
zwE6N!xN`GPz<8Y(l$-g5SH9t`GlXm%N_FKznG>k8A|~Y}pXR4xW@EQTzvwi@PiA^o
zygkmXe<5&QOF8!D&ZcS~4#vMz5(`hf%C~dH)&D5CH7Pzm{@cLvA$j5!uPA4Vp`UBR
zmLfUlxFtU_*P_Hk_gL_Wz@{l`ihZ`hPTl4jwBCpLRlUVdu0%24CG_fxEjdz!uYebI
zGF)g44}#T7nXJZ6Gr>BpMZWu1`%PqARGFZ4QSio|j2$et?^AVB_f8nNc=Ca}o%Q#Z
z1e`i0@QQ&9I*AIOYHq@OyYbWY$_vuQsF02BqwG;x=-HvOowe;ss-khl0@_gh_~3?W
zW{055_%sbt=fS>Ymrw3XlJuIOU~?Q*cabbK_{V#i6Q;!c&E4Yc$RCm`rA7L@Z#Yb%
zpf8wQJYrC&6nNE&P#^pTQ##9gEp$;Qk4$+;hio%FaoBl=9zbd-D5jO11QZ@^5FweM
z>^f&k)3)rD_0f6QR!<^q?7Z>#n}ZCymWfEhq~}yiW#~%-L5Letb)H<nw>kYSMG;~s
zGhS259dCY3`Jx$Opq}21p0IzU4K2X`zB_)x+;;*SBfcr`SB$Fee$q`e=c-4b^ZI<0
zK@ZCdQ@Us1X;63U4aw2%^xWPy%5?^rsqxe7xQs3fQt0oS<JV`y7ewI5b7U*+5Eok&
zO`Ks(?PvYyD-q;i;m%@<hhguN4S$YZ*Bw0monDi~e$sO{k_gJz$oj{DWFyPS6VZLL
zNYprayd*6h3vqt`)@Elm9z=z_FkmF?4yO9cClXyf8HRsfkQVof<e|Xb-oL@+0nE_Y
zC#~t3o|yz8ajSu}X{4&kinGJ(WkzW0o0bW?d2kx)?TFQ1!10YcjMbl~d!feAkW7Do
zi;5hr{t7sA|EzNgAgNH?I@RFzd8Qmm!bWx|`)i4D*Nz2bVf?`ToKnNUCh--)!*Ftr
zm<E<WSi0@VFjC!RBJYyOuXvYRC|4M=n7noS$UDfz6!ezg`V>|ka2*;;@xJj#ZfUwQ
zRv0vN?e{Zr>k~n!6kf<4b5caU={2tD%qj9o)W35_2bv>#;2!YnTb80|z6e>1Je2Hw
z<Uo%jMH-dmK!NJJX$DM!BuWGjFD2ZN8>I|GY8x=X6lPqg@$^z107<1yoiLpOH9je#
z=RAmMUvVTMhRs`iueR&l0ZA;y9vn$1?ytw!{rC)Pd{gvMaPc6><^(u~Se>q>5AT(+
zNT}OggEXv+3^%);UBYy|dFh8IPm8FZHR+LXp8H)LdY{2!+~g|xdHMs?m=UtE>$9Kz
zRNamQ(y%mA_vw3CeohU^Bxre}W^1@DwE(ax^Fyz&P4t=d2|MH_mQh2AlGpvQIYo6P
zSL|(~1NQGDpII1WM<=5BvRzX-@rT0}5t8t0M!LffREQG-mi{u69LbBq54myEUPQME
z0XQ19y>U}oLHRiqB$KLT>Y~}Vcd9$@2JF>qz<De#Y|Shf(6u88P;&Ic%O27k^)<Ix
zDM*x=wV_f`ZSkH)u5#2BD4QgMuV7<iUrmUR>@(EZpw>LJy4<~U2Z|90i6^MJ8sOw7
zW+@Ddff|3PRs6d(J`LQrVWlsSJ)Up_x{TXmTRqrt5HdoeKX66K+2?|hM~5gRQkR_%
zl?5qv0sZwy&`u&fCk*L)G0KHXf|LZpZ6W2IZwxoV<iI}9tUGkOjCu&sGQrVtn7MQW
zO%ckK3h1=se6O4UF!@`ugz9yseivI3=(x-oi(Ydp*}}mf{%7t1*liI^Uf0yqe_0%3
zw*yVB1b}BT(}3qqz3jQk{<AR&s&|F3mn<b!c1Ii#?IXUC6e#s=&?C_SFG?opRR-op
z!d4#)%2#W-3ss{^Cl^@&l4LAI_MWECD1@Z9vw<8XNINFaF9ZY$Ev`WxuV!~_*;^Li
zNH3lt$MCo{-j_w3rI~fu3tP}6)iLbBTjy1r(EKw4ENM(b$VR8jM3vL3UZnW+$39p{
zUIXLWCx)9oum|DW3+R3S4=q)`P^sii9ameIm!Ipyjp$#~!r9ATK$0gj46xe}XER4}
zpMi%_ld&8$mZW9k5<Qv_8=sJIJNW+4Q)nv1%#i&S3@QJpHOP?MbrS%cCa<q5G=zu}
zV2jV>(-CW=f;9|K`HczR%OyN%;D8h)XHwddx4?ywJJsHxdGYmZV)JrBPgY2+^YFsl
zs+o?w$tR(kZ?0io&mT&AK#d|gc2K=*8Y?$Usr=hn=6rboa2(`sWFdE6o(TVW0>zj-
zYK^EZmjh2r#^{ws@~P>?iILWKD-GXSO9ulNOWBq5xuVr)prl03bB_c8)H<P(e*^<C
z&dQx%a56!0Ekn6gU#9n9oZGEA(A_#SdBe|a*JG~t2-}YPl^ZKS7Mo9yQ>oIzk-D~a
zqQD^RXtq)^Ue2Nb&AFCcX<R<0KRoNd?I}3^oPb|or0Q*ub@gjVN$rRpS)GoTix2%h
z+^8C2kQ827<eLY2>Qg33*dcG}p*mX2dSjn4=`@-OKV1&kJE!?SwVC|l&Th{EeiRzJ
zoXX~w8XX^PQs`BGU7%`Y4%9%ZPXsm|f|j^0S@v;ZHmH>AxhdV)@X}H1eIFR-Own~4
zy<<%*F_<{_Xv>~J3DqY7&ziWQFmWf+Mkm>F7FpnAED%Q~(<vH$kA-mt7fk;Bt8s~G
z%_-7_RD|oc4lIGGF)YDAo5EZZWcw&B8M}-8yS;*sze9|a`6!t!I@#?q2`*`m$bo*q
zsx_`Mw;)>X3t?RqhXqllKv(`9w8nP8WewTa7@Vf98g;o0K*)*CdmA{*cUK@Pn^ye$
z589`U02erLM^q;UN}oRrp!gs7AluJ-JBwnI(16w~^?%cGFvxqs(Ram5*oOx)gm5~A
zBYTfm41(X8`zV7WM{M<?uHfNVv632*g<yqL_XC8)jf10+a^pMT&=68GsGKC(JZA>I
z(k=|jKu9DotX{@iC#%++{W8yAH=znEb{xH0g^R&mc?`Oq-$MRbkn5iAo9DjT)Unh4
zFz9Ht&i|2v!JsU4SY5vVL!Uun0E=iN6o2{vcs4egFgcN1p_Gt)dRxC5Kh-8Tlvls7
zX;W<kDZTrcD%zK4K>?iSerZ4!#ZX`$N1qCJh(KGNKE+nc&&!R0iAj;-1G<5`<B`(V
zOqx0uCS+@c0t#asIBTlbCy}8<GJm6-=yoZFkeKHu4NF;)@fl&dbYYpuvEn_|adieD
z;ASp<r2Z_sOCM#=tn%isZlpQt)HHM}6x33Y4D;;~&A(#A4{bsYof3{`AC(Z}#q<yj
zB9at-65yaK#`=<klkHob-k_!yV9JX)KIVV--3>YEU-DWo-)){}4$iE3zjd7gQoT~y
z+6i|q;Do6v=jc6e#>~pU1Hzxvrq<Y0vP3Aaj3CBVt-jz_Xi1<E-FPG&6r<#r%R54%
z3jO`WG{HJ?pt)B6ek+F@m_n8tHJ{$%hSpn#y0|2<9Tkz*)!^cqOuzm#lbq+|e9m9}
zRlYT>au^P3`v9y7_x;6lTip$7X#Mw4;fVhBY2j7#SRT|90w^wX^Vxy24xxtouzATf
z6STj6As!KYx>9}K;SvoYtz|u??jFN(B*eeWew$bCmf9}Br0uug`9sB<UvA6=aXOeV
z{;DwJg{hjBVO$-T3rBa#kNY|HXJ6MAZ&i^&syT02;38SqwH(C>S~uUJuyTm(V9yVo
zE@2RI=>=*EryfSc`TkpM9Mx|HMDy?Se>T<103LTrG6h%WB2+c>UtVE8#<`x_BE}<W
zfVBlTA1z$6?_wbHnMtIuXuf;;b;@HOIwGipGm+!MmR}p<e^OGAm+=qWRl_n)1>X4h
zcV~Atv=e#}%_LB=J~8_~x6>sEg8Zh~9t#1gC2g~dibBWndtX_{ov9(t&n44G@k4}a
z!jFdAOgS#j2bb8(S=b?^yNChLoA1Jr{M;{$o;Oz;`orV#5VWI_7UG=}t^|B%dLw(f
z%(G|K)v^$ht%f8>|5^^8o8uoxK5T_ecOsp&v<!q)w@$_lu84U;{Eb770-H3!+CEN%
z(AeX}&74=4yLz9l0z!LG+MYS07Nm_UP0^s%5FGqU;3hCQcHpajA+0X{I$|r71VG1Z
z@VR!Rm%mi_?Bnf9wtT=tmJ@fY>nh+OU&YEeUf8&x=9m%MW4v`T<?duir24X?%f%9c
zSZE6hr}M~@07r)FG|H21T<V4k9(G&!{#`)>Vz+doKpSaoFpGg1Gf$*C*J7=Hu&a5C
z$ScfwR$G`trdK3xx(VPyxxq`d^}W%7*1;-aR~pHyw$DpcFwz>n-7XdY;7J=^P&d_}
z*WU2!*R5AyhiTcGwGhVCxZPvpiJgRY>Ce-3pbnl8T6LHXV)HZHjAJM(>seN4*WDN=
zr+IWDIxD=H2}cMWD;dZl0e-qEpW&MFs6=Eu#8PNFKbwbGAs-i}ge*Lp7DSorrRXVi
zbcrQtp@72HlY>d9=`x%n#7&Z;!ohR@Og%m}@kjhS9m#gY#Vc^kf*hZaRgSU@+Vz-g
zv%e&19G}Sn$&u2JLl)p`vmENChHY1nS;cU5pJxP+Ot{w2FRN5+FflpuvkI<6$wwJH
zd<MMm)pbi~$|n%(tBv{cq-#*41JK{P(X-Q^rQ#qN-F0=5@nSM)PG+PMC?;HKDU94O
zH}1uXAe-u&5R%YP9AbBkIA|;8g1KetCUm&mhoHv=8c?8V$v2u9wr(xESa+ZZLqi|N
z5+UnDmWy|{<&ra^RycT37Z8-p@53Jx4`B{MXW+&@^2)+ka4Y8WpyK#8DKw`xoIub<
zi~N+i*!C)pX-rFSasln2u_=H$1uu3b;-kxHA;e7S?sBNqP}2y;m6@d^X8JV*_3_Xr
zOzJ8S#=tG>m&QUT?s8>(JOwyhsPQ-GnP3%Z<Lrgt4?-V``d5bL<HDdN`v=d9UNok*
zRsYDi8l$Zv%+_0p2DrHJ+fc)Ox`hAkz~-*3wCRrnHQ8P!gMQ}U?D}SN3*xcZ$RT}s
z(iMo4n9O^&Fzwt&g@F=^N{{9N@v95JCl^1FDjMqC$NGjW90Tl_l03$U!~FnL`@L?f
zBh=`R%kqRdcu3~^`Hg;5O6|92P_l)icqkqqCAAI$%&~ues<$9W`4n2YP_+>BA|!5d
z@z-kZD{kCm+NmSmWjTyiIV$a7sst1>koh_cnn>mwpY99xxw}7GRi$eyrd<63!vWEV
zwjh$u7iZ9-{$ijDVF~tF_^ROwe!EX%G;K3sS`UKqo5S(_>M!x=`fs7Q2TtSa#8AwG
zA`Bio)H{SPlN|gSbOji=pnbYX{Hh|nI0WNr7kaHuTGQtlK#$N0;?QDQpU&`7wi_$b
z=a-u)&Ev9DJkxRu;{2|p^I~PeRwx0a%Ky}7v?9$4>uQ&igBZK-BM08S&Qo!)u8B2z
zfUOo)Hg+%DvIPb2G|jHm;FEs7xj-C$*N+sAnFfGF{ztEm?_pLn^&j^nF48Rh0jVTV
z@qjN;iL;xTWt0Rhh{*{o=O~T<T2QzCDZ65hE`>E#9j5VPL6_ma_tOLwt-%AS$QJ-@
zgsjoV7DopJ>JigH$MnG!`A>oF)smv+d4lq9nh>J{VDasl+3y!7m*Yl2rWvuA`nBO3
z10?tNhX*PT1m36;#SUEj^IdVh%47{y9R$7UZr$U6VrXs^_QT;R)frF4JE2#$r2zQ^
z#qc$a&d2SG>m|IW5+vlLERAfR5<uZ$(8nz6lYlvt3JZb11fkdy=#{0_GXQM_JEG)j
zX_<JiC^b+Xd|oE616&A1tKP}3=)T^T-bRm9_=*>#4*`@de8jTk{II2Hyj^hS0YcGY
zSfA#CWF&<JsRS`>_`k`)b|UlOsZax<d7?3G)HdONY_P#Z+2{ZS1U=#Yrx9fL<hv~m
z{(FJ^s3?jDg8oL>doSBL0hRDY(3FagIMA9|<~Q8WvtOiOMEeszo0J>FAkGUi{2xUB
zyoQp)r(9#VV`?ZS@Ifzp`Mo4J6elF}r3(%)!y#Ix#r=q^2R@u?niE#NH-G@NrU~CT
z_Nv7U#%vjUjk0Ag20%^dMGIKqid={h>&MMMwU0^yfxuIu6@=}bd61gGM`PG%27B;l
z9=jZnQsUSZ<ml{cyqx}xEh4qlBk9+~APNa7F+kL4V*{y^$Ty^3;WYdd9Ug{*pl>0x
z-4HNc5zg@O5UNJ;*a5pX#F<cf7imv1cWit0LgXPq4ABJ2?6N(nm*1h`3dpW6>z2hr
zFH0kckZHUc5>IIG8A@eI(2Ip}>kVroxWFiESvryY!DPITw}!~A)tvgk@LF(`c|!@4
zgQw$u*3d`oV`{K6p@5IhBwjXGgM&4`zl<Z~e!Kr2gfu{nE|vkX_++lMH0|%6tYR=J
zYJdcXN^f49ykhWrf$~706I$4H2NX3{W%4TxFo_CNu5&~Cl`%k9gaWiD(&Sv;we>3P
zTPJs4HthRjhcSrBf`T(jvF|n@?v>{20P{QVi8x)lNVUPbpCh_eh<AQAMskDq#D*5^
z7Ezr4HQkTC{uyd%p4tIEXh`P0o8&#OKv^cGcMhvsAoJWD>w_A~D7?9W560`)zVjGZ
zJ8rZ$O=MSl2fh;8hy8m=0pi|}6=WGp(?2EDNVHs62qW>gK?n%cXqd^QH1MvQ(1cP)
z(~~+%SMSS(Bmtx)4YrNxb|I=)&%m15xb<3DY5-8Csz)NW*30v|_y|&4A#m))&cX^Z
zJ8%RrfTsn(GC6nbg2hoUk{hb5THg>#xLihaIs;eI_mbTs3M9e_M&96pHA|8%`NB)*
z*iAWOWb%8tv9kKmByCg$#0SbG7Y=q*fB7#KHuPfdy`Ca<AsCd^gB{Ox(n0}#avheH
zA+F0g`Qo8%niIJFDFzyPb#PIuD1EtHXhS;SbGT)0Nb+vOb{~is<kTh0;0s{GJ|!ks
zq8j<svnLM3s4ByQyn@2vGCIj|*vQN+4$1CAaUevpuK+_>Ldo<v`VMg^so>SFj$;5P
zgR-w?)X1~@+U8D<bX_e!X7E?!6$G&_5NAAD>vsQPfOs8Ri(js9V)$>4p<%(+E`ZO~
z&=&B@!9@pG<@OGsLI_3EAi*`+eMwF$*>J+BSIJv7G@`{iiU9lm^qpvP`{ggoz}EQo
zi?i`VapbS(gM!xW#z}XicUJfL7F>Y{g<eEzT|`cJZ%^HV56*7QufxV~j%s{rY-VS?
z>~~xdQF>5xYD&_o?U~#!F)lv2jjrQ%fiNcA_j~~|5SB>){fuH_XA<q(o-@w$?VVYo
z`u%iA|9v-*CkcA-b)nO_wjcKH#A%do(tPhk|2lKIatYgwH>3Z^fxy+dJ!RN?%r0}7
zo?1*<j_v&rZTf`7;?Z^1wJ#U-AbdjW!4YHCuJqyF?`h)|o3qI@yw85x2bj7z8#T!W
zL)N7R^&%Anm}~?${<(Q^PqMqSW6kIH2ODF;3<u^%XWyYm_6v$bAn8Q5;(QmM{dA=!
z`l9aVtN)g}xBLe15A--CiZQO)#uOHz2)Lm3u`~e?Gi0qPv7<%0lRm}95}o~rHYdNV
zpL%yx(?X`wfB9j51lXN_UousJtabUwZh3`){`!jD`PBHdND@cn`N-VtQ|K=rp;$o!
zd(UODATkyAS_LzNZO&|#fFautT=6ZMkxv^cNUx80Tl;}irgAjEd&a4esd(3#6x<3y
z_o|DJe9?J-v|)-|kA>DYIr!o(*g(|6yS(FSbnQeG&igd<UyN-IaE}Tq%7wK8fnTSM
znwEC>J@KzJ_4Yoze2F4$tDhBuPUQ*NPkrV?1r&sV4g0KXrX21DprtoA^FTb3X~uVD
ztn_u$><(NF3@ZKjXf?`Mi+MyFPDs`OJn0aG`-5xiAJK8h50;FnJv0GeFldi=V71{%
zk}|&{F^xYecB`KWf{d?$7<2JTdCP1!5(^QQOWB9qCeOH@e0Vq|AZ#NJiSIqi*wO?g
zQP1gp3$K-kP(6I{^G0den%1RA+*0Fnd^AegR&v!o|20pkAr4_So+buj!?@}7HTt_7
zrsy?lRiMG4oS&aB_6Z;h%@N7p>SxiZY^r7c$efIXPZr0Z!D*TT(cFtayb;=tB#jbW
z8NTJ#h@TKNrY`~GvmZXkXmXXm^TB=%y>2wAd`wCSAyZW7kWEzz)U_5y1^*FBP;s%=
zq%~cV^HHn*)H#4!cH_(UaxUNGuh*QNt;W*?071Dm6-mBqZhNJqh*6vNo!4TwCRBBg
z?I<q0JDi|DRBN}(m1@XT(Ems&AcdVw<@Rzn?ja0vgEDFYWh0Hf*F3gZy5D(UUCDWw
zyGR)OXXT~HI0qj<+HukY^Z97eh2m;(P2CSW*eeEnq}Cb}1)dPn0+#Ai$_cMs&uPZZ
z%^Q8&5_pb}J-huY2!NE=<eR}tDV(#v?jKz)Z+;!bWYikzR}Oy+)L@nUrOHjYn*JD4
zG*x%h(oxoCn(ya}n*`7t*ca0;kj*6CtY>o)yzC?rN5iWa8$>7s$wb9NSL8kHt1}ll
z%nTOG8zM(83ctm!PIlmkKsVA22;2^@DV#XE|J8PK46BmcJ(sRdsNq9@(3d!{zdUtl
zQHS$ZZzH)r9685M?))5mdVIq<a$AH-EDQ17Ay##a_M?4WESA2p=vTGUaXTr56zAVb
z9;v5>XPR$LZS^(7e@tEMH*Axfj(iW$UFKnl7%izN5}h$Hy7p<UvlmkHv_#xIA0)iA
zRSSBS?7X`=Rqa;=&+V3-C2<tkrDHpLT<~;6I1PR<nuhp#7&Jr;SN~RTKin4Xc2^u4
zH1UnpJhlU^dgeDYNd@@Y$E_cnc}zxQ6z$blc5lZ$eurlNG4azMS3)<7SZvKrdwmGU
zpY~^I${+ljObdj2j)xYg{@Y=YI`Rb^nFA4@cUx1wC2f17rrAqG14^!m6J(ecgXEZS
z+5!PnbYLHK+NYqyzRgFea@a#{P1&QL^Q)%82Za6g=iAA{-!rn+VK*ZBbAWmVQQf51
zz4pMn^)B)gHo~rC*1(AAQ_F3Fs_-_Ph0S`XWOwkn_W~jfjTowJr(U15+SOo_^IH4q
z+yCZqvd?--f6!rfT;y+S9%#PoTR9xWZM}FC538ACj~<=GguB`bo9UXoFk=`iD9H3`
z-e~m<zVK<16NP(Be$Qq9TNrfEG*zVb%*Sj|&y+O9Yq;4Jflil6=iz~g*|CY7F9N`~
z3Ykjf3#ht%a;2-9S0nXwvWe%}mo_0YvGY+^INQlztCJb8^>2@<$51Nwb4H5=?i6%y
z_dCyQms0Mso%gzK3Vx1*bmT9C>>>ACAq@RlvdHdHn<XnNfRm~}fn(;H^G;^{7QeUe
zqL=?w;Dhb)F3w3y7?W_C$qVg*lJsVfkz97AP}WH>E(ThId(UqHrnz$om2q=sZSp6W
z`Y!fXPyOr9OLDF8UmE9S4{mH=GnVM<bSt!6-79?kZ-QM6JF*H-s;!gQCxuCW^0)?M
zSy)N2EE4UV_M4Pib}1%9nVQMtPh*3^y-LT#wB?Goc#*dyx~h42{!#e;?<F3V!dsHM
z*X+Ok3GfpD(F90LggQ};XVTX2FTdx{4_0~;=~rw|<wt%3zfp;s4a3pBm2!N*Vv=m3
z6e;aj*w^`W(mDfh+~stquWn~qbk9dcU)*VmAF$rNX*YY;a}Mu0ujkI=$-5E5WaK}7
zjG_jS1O#Euj@bLdNwYb-`w7$Mf7{`rCi<ygEtLlL@VkL;0W*&?YAO=FW!HWda<HDC
z{<L8!{D~1I`1(f0s_s!U97tTK>ZXplSvR}#<0;G-W;fVa`}*I-K+)3YcTQTB>48QG
z9cR{HiJi|_Jv&WBgYVg_lWe|dl(B_k7oJ43?(hQb(Lx$HOr^Fx=GL=t7bBzM2@Lun
zKhY*UI+~9x*3U<&I$|$KV8Gx`)|xb0K3aO<8sveM9!w|_th`Ftc9Zar^u<{Z)Aq$D
zknXpXw>5sCrWw~B{p;dmbpys`ra(R3osX2p@L=3onHgn`22;1xIGh({xca8u^z{MS
z{1o$HRxe)S&`e4E*DLI@!d-rlJ`%vfhLfg?tY%-@MV^fcreS|sm>QPeKZlwk%+WO!
z3AG5Y$!X-J7CmzIXA3?)qDCK&mr&}v3Q>nhP8T`R(wv|E$t+{^`PUH)WF_$XJqKGs
z{f89K#paS=?8PCm;Haxe;T58zx>kfBRy25fp%0v@pyc~}sXdRj{W<O|BnG4fFJ`$0
ze*;V5yWohUcM@!j*6iN#txJ~nUF(J>4&|4YB3x@$2Ugpo0(P@R8;q|N3^F6D{`FD<
zcpLf}h+QHbxWbv0zC3erRpDhztG=0UHygFQqRV|1wjGkcdeNwu0Z^F+7kvUe*S-7d
zbO5!C+gdDdiu6V;$Cm`6rbN96p~fpEfvZg#pMdanW6#KQF$eybMO&3(IiNB14D=)Z
zE%x|Dd@1IqVhOm4|NY(7^iS+%rG4C)U<GdPpH)yAAKmaci?3F|_H<jd2i>#LwV?hC
z*;@Q&S@q=vqd#YT>#4WhQuUV9Ufy6Ii{JRN{?zG2|K<Z!{?%8Hr274rw|rd2OPE2Z
z-`7eu&T5Awk@MsAQ8a#T{-j>cM)wJb@nx7WE6se3(~nM_iUY@3fIu&3PfO7^7|VP9
zvKwYMd+@J@nm6!tIKezva(~mc;q>_Y$(LRHNvmA6slSD`3rI)FX=8wbne6Z-px0;K
zMJX=#RP;sNJDED@lfySf2r;Jmp3N&Hc`kxglm8@drYQN>FRU{~!SX7`^wycL4O$+o
zg#Z8V|GON(A_ClimmKK8YxqqcBA|@@KmJM?@6>gSQ`opzdwO};ymY?&<Z9_iAuCQH
zMsfM!u9Sqhr1<}NEb+gO<>e_vwY@F9{M>9PM4vdnv;+V29jv|VDej1giBX8E+Bn$R
zd;RYhW!G1(9@=g%tw5oNHa-qkHjh1C`cVKdnwO`Rjfb+Uvzx1njf)qB427tgjf>r7
zEqA0qOD`xyA3418vhe`_U%m9Qd1zzhYHdTIs7Ud@)V@yMo>qvO?3f6hCx8(Ua1m4S
z{Wqw=>Hwoat2P=ciQaemQ*_^Hj`oIH50#GD08zYNOA8U%npNxz-}tk~Dk$d-=h@M3
zi%bFX3hXE6UKjfOAkD!4`P)$e_;dw&aQ_g5H9K9TlO=7alDtXUP#5X9fu8QY=!W)K
zgrkGnA{M96S0J?Z3c7O@rwd_%LVx@DoSL;6uwm-@o`~ul;4Ulhd;TYYwBd^o>VgY;
zIO#I-bEa|h3roHEKro@XLBmX}=UjyG&eOB)Mn?Tt$31m0bJM<ivj2w`@S!1ldIWJ^
zPU_PALw~M&Twz(|xF!&XOLQ)2938BlHLUM`x9gwHhIw(Ox@$grQ@p)|sL}Oj$~hx6
zC*57%o*a<$MpQ`fbp#Caj{<(3cjNzA_y0Se#dI@tM(~=;0-_#x-aw)5e^dD2Bdl-2
zdwk)qF~u{qK)5=7HPhgSbkerZXg5c7;nCor|3QtBNJ8O}<3&xtz5n9#k0;xEcN_w$
zX4um74ENXY--7Tbg$43EzDe!4)h+7wMfb9SvvqgZ>5O~D*Jm3d(O+Z{T%1o=7N_+;
z;e8ZtPwTt+9QVNw9}5U|o8u%$(Wy3fu=$!J_I}4}ROFjSr{lXPnlt-*KQ{?|g!(tc
zoj-Z^8F|_|<EK;cRSwB0EN0zngLxC-F_<D!SCwD5_!)n)RTaId%VBAHvcGi%o5q+w
zDjP56NK0j}PHI2$uU}W5<@K$eP19I;Ez!@hz7&eMzn6i+y_3tDJfNn6S1P0ot(1<_
zCnVE(sfoAAnIp_1W~2jyaAp?)eeC^##v|26(Fw_lDW|r@MO_y>(Zl1*yJ`10?vKi^
z9u-9wRo*u<``K6NiY=8VwF_^x3;MF>+tIIH({)bapPcV;Ugea7sCZ}`FKQNaLF95n
zd?!Cmw4rJ{^oOl9Hs3j^?Zp2)=cq`*DHC2<yvt5~u~cyzLwe>~XNy6pdtSJ=?Rbt#
z>4#F!;KgwXo=2Mp@F0w?k3Pcnc1iFx+{v~C?zpl9@pn%j2e-`q@~P*JdWN3p`(sL3
zglWt4jkQfyA1f79#lh$Yy9Cy%=KgR+v!#F9CHUaIi~jTITCSsYouix5o}*OR?xHF>
z$@nRWep#x2XS8h%zkgv{yQw7;)&*yUlAdu*nUyUbegQvWsiSM*)uXFp<`V~-(FYCt
z%?*JnGI(ikWh;>Izi9A)I^sOsZL8go<=)QMOs&lXioX@ZBDb~te7V=YW@B3V?%~3I
zQJ=X;`pzqTt?j-}ccgwAjIw=3m(#H#VyyOapM~v<*VG*qcT}mHe(G6HV6Bk-pID*p
zA&&8^f1CI?cT4O)_mJLLM1k^;@@2>6cYXKn#r2w2S5r~C1-m;Nh@JO{sx4CBy9=gJ
z@ZG3}(*JNe529nZOmB0pqWenz%E={bGxZe>8A)GI`x-@~7DZQe+tRCd%F}|!B=E<f
zrxiQV2=Y?L-#8z&7ag6aHt=rIEhoPn3NQ75Q;V!_#gt7%=C-2!(rR3+r`nfUks`Ty
zjb1R9Ta^!cPiG*`Sa^w)@3>_qn{4~T+Vo@AEM5`Z?}rG}KD3fAIvHipsWB_o<6Tb_
z9JfE{_AOKQae0G+9a2QC;)bHTfYq)b?P<WX)gOQpdrbX0WyvUiP8AV{msD9FaG$Gs
zbbrt5aA(en{0YVk*+fTQ`4bx!jFPwNi$_bziDHF!ioP$BNOg5oL@T~~7P?;Z+ZX$9
zamqWwAquCxI=MIhXTtW`2^&W@Q#xh#2hsj<w<{k-<X#-|RMeRo*6^m7%k&R**CdxN
zhRWM1C(A_lr`4<3L{Bnsc?I$z6y|ZnQb>fKCYUWDO#XqM3BtGk(YY%p^({YF{m;f^
zTS$ExF{8(7^;_cdCl5yhftzcp%T6|OzSEY8E~>Bl{3NrP1#EZfS|2Jm9W0lIU7h-Z
z7uJ_U@U!5*ZBBZw%*TWtn`FLYKDkTlncaDYcPB7Sytg{Sr#2_8)4F{+t?&#41l?(W
z=vQ{-S=fae!OtaDy5x4>&DzcDbj#tXayb^Og%6$ZhFq(vL%D(97}Z*yRHUHXIJ-_W
zeq7G9_@66ZEe-S|COvHzb~xyEzH%N=ogMW)FDjZwM<rX;m4<AYR7QABE8`7~g;svB
zbkKg$64&3he7hT-Y$ZUl_7|%OhWz?44dLPW<GwqlQ>mX1&VAS54uB37$riE;obD3q
zpo-*@ZGmaFr=LdOo##`o(&ED+e=Dh%ShZDTU2mk%qJ7T)y7KO-dXYU1o3AC3^N8wf
zBB_7bW{O;V*3c>Y_o3X>WYp~ooP$SHez<*83h3upa<WzCTPpXzpu?Bd8{OOS-JO@6
zoo(nfx);M`rsVr`?PT{R@9I|pf7V)_l@r&Jz~~f3x!dH=@@#JJfW(AvldTF$Lzu6R
z?4%*AB9pD+FugkM&%d1O^ItYkYss#Gd<44Y?H%_Xc6M<NC?CF4l>X(L3{2{haJHkJ
zAve^)^du<bd2}4-DY1H@`5Ca{>YvHb<XJc%wcK9Wq&-vy7E0#?xM98DWYjJ{b>Y+@
zn?w05&x!2+uGG-rzUknACput>^)tgu;!5@Qt0$;x77q=uz_n4OZ;dp{$=o<szlsRm
zJnkgZN`bpSWOKOt{mZ^O9jgId`VBaEv2(<|@0$x6A(eKylmeHXx;ux?N4Hl*n8`dV
zf7ffu9=M(Cy6=>~ksoMETpZAW9ea*mS;}vwxV1_vL$dZYPv$+_$xcht#QzXC@j+Jl
zQ$Nq1tho^VrlaaY?tE&dw6-SeeMV%m6@|IzCWbr0s<7w6I5JJ%BkJMl@ZdA`W-!nx
zjDI?1X_rU!<*L*E=@F*jXA7)vU8SRM=6K0B`9yAEZK1z8##2oTlV5Yo@sBWz`L1~q
zwRWBov$^o?#4z#Zz2wr_%F8*I{?<S-A$_vP^e#<nHAQW>lYP!aE74>vC21xmxt&)V
z6$PeDF8JC+KdOKKpWZu2sOaU}R|ZPv9~fF9OK9yqqCSSFTonjoG3S}H7Rc#Rm!I!z
z7(E}o?x|1JBHJn}-P1B%|0Df=yUsvTex!}V_KtUOQ%XQe?9Q1$M_VkIz*=C4F;^`N
z?yD>J?WQ3<zfa~$L44*ZN)MIRCN8b*0%O>bR*?QSam0P<a7PjhFGKrUcuimV+u)Nr
zh6^9H&kFB(|Hwt9KP%-~{c2B_X5iV=JdNh{h|*cKAwIPVRAH56OuxOPD!C$WT-;3I
zSkq(*iF>XqrQQNJ$$L<ZKAJ|`?qt4^G5i^0+gS^l!tdEd%iZR$zEAwkR=(q(RSw0Y
z@E=-J#2+0piM=L2^~z=)2CP&8I@p?$<$grbrt`0gFo#uKEeUg)2raz5W9D@E-P3!y
zP+{0JUi3w!CnHr$XIA9h6sKO3;RtK+b!q$|!;+Av+ex&pq}tI>O2Llx6GzIEcVL}3
zODOTK(iZ(smEk07QKvqz*8${o%bV?`Z&`T_iT=F${9EEwJCK3<V4FY&u>UIf;ivaj
z7zzO@&hA|NoIk>JZ|5YM+*eI|>G}Dzgjx;do{aCfQu1vRC0C>4`Wf_&nD2m6;;%@J
zBJV`){FCUyEHU*T8k_0JiKuFN;<XhKmN4y0PBEuiU$X$LkvP3MgPFK<jTZt^i@RSp
zaJg{4fE=cGxp99yu1+iR{8i?IuL47Ey)K8$b$jSye6~$cS{mwb798NUym`97cYAs_
zF%|WSQ!Vwez8vcFN^$6UyKc<a+x=N|Yuot_Kr+>Tp>z6rtADYO6Lp;J(7$V@PvfOl
zVfuk#NrT7g;Jn(JnC<iB!nRtkqP!gGTiV@uNF%`i#><BE3MhG}P&qFHgYiEXoUOAD
z24zE&BL;!Qn2T7Bc~3m#rkqUFoE!DTH+!N@Q_@SA&Yf0h^#_Y;+^OJH7Qsf5)vX<z
zbDQRj<sDz*`=KVqnY<$!E^9TPkIs+(qgL?sh~ie66)I{X_`CfYN_l=}I=Cp$D*HII
z!K{g7`sc4mAtcx8*Ot*|21>=>`O%2&8+)y9v$<4e-OWG9x*B)u#+;M{+)xAp#Nliu
zkPiL5qbU)Z#*m#^-v8@9DdvO<ud0zgoa7m!A`}4&{k_p6s@G|rw-;OzgI;;ED*7$4
zJ_*dCNi*2=)OZ(+cf^l(cgWH*40xTdTbn!%5J7gO>JO{ld-3pSk#)P4=yF3i8kG8y
zl}{kg=MhDIw=$X{Z&*HuuaQf(T_PzDd2c!naFlmdRmwzn?}olskY#Sq#UPMwp@TFk
zCijO;3Y%^JFV@~Os;MrD78N@pSZLBaC{;S4iin^z0qF#!OD~~Ah=n4(Ne@MO@4YHP
zLJb`h0tf*@ksu{>l6&~>9rxG0<Gu05;}=Oza!&T1YtFgW-dQILR-qmP=P+8EnX0_G
zzPho$_>#Ljy8;+_?nsDP#z?lS-7CUGML&qUKdbw6quz>L^8+~u$!X*X`C6l~f5PMw
zSnC4ll!n++<$QCH=Jbwn06?zXt!$O<F?{AXMgcYHA#<FTP>)^gN`_md^Ka&vOi(b`
z{1SjH_JO!(L-AH(4^jXk%q<RjJ%fUo-*GuTbOxyPsh6QbuQ)mR>BZb=lvTPcFYA`C
znBE6KC3A~EM6GJjkfgUn-W>1QZjr~rUtV+$gT>>x&7M_NF!W-@Hjko%WD5K9C>^1w
zG*{YpuSSKn4Ha4~uw~aBJ!0%jtAjiT85|$}#a7a*Qf5ArjQ+ML_)Oeq>RCE))@aet
zptB1I0QBJgDv1F@4b+WP0MtWzD1f}U`YuJ=BXeJW<ZVl;rMS=hv-I~n8P1?|-XAWq
z@dGVy^LY`cHJNMHrB_sdQ!T?K$(eje)D`}u11{n9L9*q{B}g@eDZ}h@%kt<|P&eKK
zG|)#$69<7mOUaSy3MS3JvlYf*V{HhiU&2oiuz5zY3kGO-c=xGr<I?TcD+PNy#-em#
zVx2nOr@J65wBf9%A5>@*il1QA1XSg_R`Y~A^7<~dI~Ryn5eN>-XyjI+O`za+k)sap
z!wz<%deN6nE2f|3|CInXCJE^(<nHzLcGwa`1r^V$5c)si<$sKhhj7j*-&pzefJZR{
zOE>7Cx}s*oMEwTy>oJF77DSAivWLO^B1yz4umk2Sd^r%0X9`960WFE)TYma+r&+~S
zd_D2<g6CTJZY3OmMsk_lr~2KzzFtB8&nJX(+cF1HhTQ0#?5s8qR`mxBSg$e@;GwxB
zKxOHVvD11?z~HS_(tk-XUu}0^E%C2vbW@-@vyQ_}X{NnyLIlfvJ~(S+UsJ`FaXE}e
z+lM6zD6Bm(=bTM|<nK=<gy1ozx}63l%`B_vq-*xMaLH+5dD`zD3XFx}G@}d%jW~Ae
z_Pj5zDm_r-?(8c7SYO~L?v0YRUbz8MDg8S|jU!x_X0W+#m;h0yn%1&0zPa8tF9dty
z%%=lP$JJ5*5I3G)GJp7{3Pc%xUEt`MWo~tl>2Uws2LQV73>H<0^Ep1`2jmSnV#f3V
z&kq2=>BT|n8UcboTyUiy#m0DJ%LEJ*?|i3rPkqlc9b571K9AymQ1lH8n6G8iyn_79
zpZb`Wbt3R2vBZ3tCOWL8?B@6jd|t+Gg*EfLR@eWCAa7*f4ZRb%$P7UGHf8jP)@<sx
zCw2yCs8u)9#L5`Q`s^g!`aw=60Ax)du=LfN)h_iRRaXAv!dn5p^`j~iD#ryyB$dTQ
zY9TlFA%88GPp4%>b)az(cJ{&1qAbz)n|?%vNGfM3ixs1z!&Rr2ZYJH8Qi`pj#zRT<
z=DO{*Iwk;x;rgSFMW7n)4*-R5X1O(K)>U(p0ED6Zb-$7g%RU5_xX;7S(p9bBbvY}D
zO^~y+4)|ye^hvPW0oVGG-yLOAmcfQKCos0UnLY@6vS%t6g17QS1h-v*8zQKnsJxqC
z2FVrpeAQ8OQ_9nRFVqNwP2UN0D>Vc`<tGcozq^w;C974K47V=__OBZ)D_~h!+x)L}
zG>|vFB(2sv$u;~(c=!-3kkb^}l*0LoufZ@5k{==2nPm)~aHY-BchEoyE7rfmT~5)n
zJP!>ZCfcOa95QVK1wRg?W8sND=r}O>s778(C-_qcFF=ib-Fr0}^CvN~nMX2B`fAF+
zJ9G!D15I@)cyxdBL$Fz2*|DlV;!9>SNDFb27&5@Lq-B4JJYAm#xuoBJ#s@q`NNli|
zXZNNrags3|$rQZ}>OX37t)qDme0#8H%C@qJ{;4t%p9bd`bE9YH&n|3aGEgD?my^80
z7#^{e$lvJAbj_1Qq8^}nwEq3%*y)(EJWi=B87qexR&29?nPHg*CI~U7cI<>-eNE>P
zLuFL|qobzv{5-nKso=shdZ!*DLA{adC+X;*^W<6EdVu8$;|Ab^w(f#b-qrkC1rQdz
zY6V{{Bqe2Le(e$Cx!eDCUJ79=MZ!!gbGn_%&d)M0mQL<|mGM!wRl@r9R(lf-B>2ia
zY`G7l1I`4z&hvV*1~x#>%UPU#uYs=@NPEOQ>E7FbpcH9HnfE9`0ParS&sTpE{9z1S
zAMnyxii)oLV%B-MIB+_PlSdVxe)f;HFquNqLF8;YT<y<gNDUN~FaY_6`5X|Qlrynw
zp;8Zi-3trv-m_Oj2DV*~bPX%GgM;310S2+ceni=jpMoqY5yD9}ShUkrr~UF%^z2D$
zA|xLO(;C@+_U9E51YLjv`T1F}cVlzZMjto)o4EymBV4nvRbPf?n)6L5J2v&tlj1CS
ztm%?qx25~urDK1qh;L3Lkn>Cj1)i$(w2lBtSv>z{a|+--*vp|+asbEDBx`A)Y<&0j
z-GG7Z-V=_VAPg8(LOUS-f&Nc2+I(4G8p`9&^{+)b`cyI~_yE(IyX)u3D5>!!XHq)5
z&68F2AbGjp5Q#D%y;DGz4#}Sb=EE8B0)CyrYk*on`k{@%HO~osNRlA8uMUs6lgF*`
z;8oqUWXWmH$5Sq2w=%uNFTW)>R>ZKu5*WnWgUHn0+G1|S?0;M!mD=~+^M-Z`#Mfy=
z`3nxqZxr=F$dohBVXRB9BQ7UE%qUO<zjBvnRM}7t$T%J*$6^Xe=?;Oz{`ix0aAVoO
zI*c4M_U}nydA6H%UVcJlt8-yhX_K_J={0LrpP_`6z44rp_Wdo_p}l?qr2TsaAeNi!
zN20H>K`oL{1Hh7qBq_&N4jtR_em;;nQov`zIrIwOK1kMr0t@Ni8e|Mg65v(<8AUb9
zrt>Q1Ndsv-f0uuvGJ|(#M2;pfT%l!Q-J4J5tgt+2g%i(GIl8q8d0ijr(h2m`HO1wS
zhEjpKk?hY_CAj_Viz)4Ax%`_=GtT0&pHPo37Pe`CFT&n_Iwo-{X?ik1dN6WnXgsHa
z#giK#qys;7HIYo==jx`0^1XB~Cmz;EhHwMp!_PAD-UGnEj~9&NQ6sw{Q&uK&hjVG+
zZIB3H$6gz*$-wl4x91u_eHM7bt-B1%oPeHl4xFF1%!aID{yu%?Qywzkat#Afck@y<
zb?hbe@d&~mbPt22<GA><lglz~++<TD-UiVNc6HuKfJaup!J}8NY3J^hFp;gZKYbAP
z;`g!2Tlof2G&ctcnWL)Su|h7~Almz{Tgtl`Y+$CaD$@DqXigZ<w5Qd2bL1NV&7a3c
zLu&%;=#Cok+YAT2t)bykq*2o12s_v5JD;fh0t=$N)te(ni>ID2+%)?h*6Y{oYoRgM
zshnNrE&Rh0{)GeEyo6qj<X*0yS}_f#zRVKJneEC#;cC_TMd~$t6!w*p&23hLSHPd<
zyRmQ=8J#3Wd}?K5J@(<>uppU<ZB^>dnrZKJ$x-Fe0Re0!<CllYT4fm{U9)suKXRqU
z(ycyK`vYm*a)vauI)cq8FhquDI`}xq%rH+|CB52TeVE)`<T#NZ+oAakII>&<u1>v_
znynwq*q<8|kf)*XSx~X!l$%MFMzGu{&*&NLH*F--oHc-y*%JpK{MWnW>vpO8BOYVP
zLA2}&T0JCBmJi#7lS9NGOrJclQ)3(tnZh^#zL4F?fCn$-v+*p(jTtw20J3A(`~(dG
zep`MEos0#)k*n~!JE~m0`S$Fq5Rd`iw>Au0ooIIdpozU$I8gy|b{%C(_X<dQP}^-N
zY99``YeTse(>qDodxS_akV=H?!ij&-H720EVgaPs{HoF}gH@X4bk40uugQF@+odDm
z9Q}HzE&27KAFtjVVIbmb@O(^RSrL6y1znEXpSRnKW`Ld~loeI`N0s%p+$K{12v(Jb
zO3SAo^!XrQ2DWgi3zghxK1aW6;9z3O#3w%~&errVz^@?&3?2}Q1TPL-)NWrjZNQ2H
zqy5w=5D3-;tTrlo3U8Ve`2^kV`jri<>e<0oNl*A>bR;uVyv=dpoxd9(K%t1Q$H5`q
zgXk7iwjn@l%OkQO<o+}3d-LPna(@3}a{!F@?{76x^|#zzv>%Db@nVsH%vv9_fK*z`
z;3+YQB_fP8;vkjubNtIRKr-0ZZza`LhH?gV${8C@G@g?4=)wRR4GvhB!L2YpF<V8a
zMF8&s5*%y4%0tE7dT4<B-BD1D_f8*Z{8Gd#r-8}v^_8Xujt&J9(W~<tyPRYU%eeU^
zPk&CVYCJhHwzR0x^u`mVfLdT^UwJ3(zh+P}5e#8pRn;-oXlAHr+0%<+!_tjBSxycL
z&I%#3cdqbDRQ_b)CN6;mK2_i1A`U_){og1HqYyuRnjME<(L9+(6bWUwMX`S0YD$sn
zXIB<?`H<Qc>~<7NPpXFeonFSO{Ey=R-Gn`ub65ISNjo}dyZH233OkGZ=kLf~UQ)gy
z@32skRw~cgc+2%Y8;jNVCeq%`YTx#T7A1sz=$26AlsIh^1K8x|y3PvVDcmQ1ZAH?I
zHmqsT2ulS00iHnkl}hku%CD`MM$Ezv0j0GzAX~>5@#pvyQIhR;Wm*QtWC%u9S*#kG
zfHVtV|4~p2`WX!8&@hy1^+=L&hfK~h=qq%=_FXMdV1+m~ewGRijoyM|f&hS~gGX;;
zoHyOWWRRmbjt`-LjZmd}t2vQu`|B|RXF$>kGY4kmg~dj*1Nx697JOwt^O~b7byvTR
zq*EX@CO{FeK;`h+U;f8rH`lKQng9+WynCRe0_S@J9Pu;aD~FyT=vJNp#7zV!H*Nr0
z=UmT*)j4MoRw<QbjA&|=K#Q@3n4!S3aTsCV%!o49Rl^am%ze&sc<b`;TaZ2^g`%gg
z%BLA}6?~VXj7^W(^{cRc9i3)Gi{q_NJ+4or2TdX@|Jm{;C>snII=5M<Fh;jt`5UTK
z`xsjxY=vU`{xL*6Kcec(R@?T9X%v@MEvu0s$XF8i{|4W>DviEofnTX2MT0drMG0`(
z;$)5<Zi{^5AxTyZtDKRKfW$Q+Bx!=q@%NJ84G{9W;_CZ6B%IQlG&M}AHOI|Z*QC;$
z<};il8W#AZ91f(XhLoROWG>$hc%Qh-)F(Iz!;5%HCoEWHa!nGL`{n_Ch@L>9<!70P
zHZ$8T0>2+~gk%9#c~wJDWxa}r;LTe`aXl;+6jkYNXT2V)Wsllgwr+h2PJ+1kr@GmZ
zfIsa3Ba+`tpOeyP%dUBsW;FhB0KS(VL<?L6*bvlfOf&k^Hx=*^DxRxlqT~$AJ?|{Y
zU!8}RzRy!Havmo26ke-jx&2Te)u5FfYdHj#zR%v(xu?glV3?>x9pQ*}H}TGdSQ$M_
zQKC*6VgL87EJPf0@N`KN#pQd#cvX@LKyR6mAtgc*8_f7Bm-J}%J<W7aHDN+!+&!@>
zzMAC7Kv85#@Fh+GHq^6}tWK@{8CPyw6vcRQ47%>}WSP%A(*+pIP-&s)t1NU9J<6b}
z)0i_So5=9fuR^FbK`wMhwTFXMU(2Hlo>(}CHZWI-5YV0)3M<HV`@VimB@io?e=mub
z!A3nBQu&1v0V4pD6dW=!nJ%fj`Y&7FBPKTUNJjuMFqTg01L_?CY9vUJB-$C*@+m+@
ztk8D><HueOS3+czcog3NR0F{80G&i<L=9F@m6ME5g#nmTYs3?p{5xbtEZG3?f|o42
zh7)pttC4G*OrEpu@$Cc3wIMP#=^Q}Ds12B!?g7vOp28=~Ii_SPBLDKT3o6sxXqDui
zVq#v5Q5+5Eub9S!H4OYZiQu$Ydao8B*oOcZO50EhwZ|FB8hJ~zmKAtVArVUIBTNM(
zq)<apiVV8N<@r^>b@~BCSO&*WfIsD3hRfVs_b8?Y4ypDScquARs|1v6bV8CarzFx)
zZ($msBDE*W&v<6yLD(sRy|@dI1u(`9(?boBK&bM|w&>V{6CwYd!!0ae5k8~d6aEb#
z*p;!X{y@#c;({@J8J>L?L~E^vihqo10g4HI@t48|Dr~$CrobgCmTukf^bibNJh_9O
zmb|^x;V3}1o&a21f7PN+Ig$xS9M)}4eKF>$^3eRT#cFCq2KP!1aJglqM;`67Y1L|@
zLtxqa7+$PO0MeitGl2eijcu<CF5@BC54aw-N{9>J*6r3ukd%A*%?rn`QCw-4YgUz$
z+>aT-MhI$m0JCy&%MKR9)9q8Nx3>U2GxtKvI6ItfTQUOB?)w7?YCv>wVm*ey3ip@&
zyE_Eb4*U9qeNLWzS@lB2s$jJm-O`nVTLy25SQ9d;-C{H$A#IG2VZ&&y>!g9Bh$gCr
zG4<xbZ!~kaxaZw<*NC_86qPkpUYOtaCZ%y`<6Wy{`{IUA&J`{o)@2pB3HML@%CdvZ
z+~>T_hh0zqCI?uEt0_RL@p!q2UbDdY{lIFUB%jOY9%p45Z2NdReDK>Tkcpt5qLzX~
z@&+CHK#`8@$Jg$FF1*oy_&D!rl{0Bf)$Hp<ZTG_N*pKbjeB=7Epd)63NKbz>mt@II
z5&o%r!_%HFC$eVn;#VXbqx9R5!(w$kAzTXN&1;u^*Ts(y+W=&+y=H(;Ho;{Afr!;W
ztroxi!O56l3cg|QxVF?&?EnG><kMgO&uw1Ru1_My)?_<_tu0o6VU7=Vjx_C;vi^3K
z1=ggt1+gl<k;;66<U`v}a!CaNK7bma%sGn>03ke$G>wPklk#ET8*?wO7?uMi%#aXB
zeN4272S4*=fQ0DM(M(@Aa{BKDD||d3dKFL?nk;qaEhWSTM7R?Q=nqwA$4Ysnkqj*c
z=I{y?&pqU4C&sY6GFo~mMEWtp?H>hi163e?enw|?IfF4vk)Ovv&eRkyq*eP=mG&c$
zK755ZI{>Sc0KESSKW4Pz>&1G=#sRtC9poX1<@B$4D~4c`Ow}oRFYE=dXi+hZ(2ZzM
z<3)S|1d>Lme8d0OeWaW_`{g^xkdxj3%VxCQ?g3)DyCz8nrB|Q&mqAe_7dXF3IznAM
za^o_hfKD#24ItD4+`!^i{Nu%2ArqHq>>~o-)MnQtVm7%hNr3y*4!8V~>Ng%`pjkLD
zHu_%>89Po-_Pp=ERFyo?M*#8#*A%<Eg=al1HDX%S0HP1mSD&x0=0*Z9JlXTTG5=Oz
zf7|2VRq62?Ay$KxD-L$T5x{Xe)_(AP-TvUVM~?KK`A?QJtMpmIc28mZRDy+<@uK3H
zpuAPHsEJZeZSw}SMJlNTrqp$T#KKg4oxUp8R=d4+G<=qVvB1rKydR=tQO#$!IkLE<
z89>Mg%x(*0eevMlXvGvYkM7T3D6l-B#*8LY+1dLn3h&2Yksi45k9S*$9OaC<gituf
z=l$8pG#Y>HNd%x3b+D>RHy>%(=MU1bYk{1zkFEa30|fBM-}*awC)*d7ufl~uIUnSq
zH=4|$xX2tV=Vc|vGrjT{pzz}$^EXn)CbJMwBQJn6Dk@DAN0*p{JZA4_S4aV+DfLwE
z>A&PKez?b?+f{IkX~kM4v+5tDkHwOcR@gU8P-=mbaQwg>dQZ+~|56K>bf>#zG_=g8
zL<S3QkwVj~wmUh<y}i$AxC#OxHIzb}K6TeLj0Ky97VZQAE0=S<cSs$IWM-GP3z92a
zuiN&4+#<F74M9mu&en>ChDxRHN#>_9)b41EV0S9S>^V{ebq&~6Fk4FRfno&;9myAV
z@o)?W!mpuO&NUXJOCB|%+&A@dEDMudKH^tjy|%e~#|OwGb>w(GVoXBy(wyH&O-E_f
zj=IuX0A30Vqz4OF6A1NAV8h|Bcz59gx7yUp&yzLHQYKqp>w855lwvi<ce855N0t*y
zE_E^VQruJo8MqPMAPK<t_Qkn)#N4x~a*2`NZj%eJUbzf68cjXA%9sR1$&GzCRZ7ij
zgW2jI;QRO-5uiFWnB(GL0+Pmg03}-hl-Iqiz(2dwS)nMPas>$0uYqy*6u?**8A^!*
zBwq}aN^=3|7yzecrovp7OUjvM2ae``uLvR>q+psTcN1ob^_MgJIfL%Lz_}rrkOiHu
zdDhu?A1Z^I8Y*qejMY~Gc?0Ub;1c_h8-R3{ba#WMLtjaOE>#a;<Jsz6y_j2o=vgc=
zdI7xUyTVAO129Q?LI!v6`ng`*-$ca(Q@NWBR($hMpV3-1{V}uS?4JTO+!!LF7qbb%
zo($Op%cPXCmotJ*yf29yF!q%T)+N30iNZm*exPQv`>hPl;)o>m1dK(OT-&aFuQ^T{
z+sX#;MrkhVvT7VsQezUR@~lW5f{F%XuDheiK`A{YHt`cV9Ewz)&Qc!*zvwz_-@?9N
zlI*#5&^zhhSo%|JzGNGcWdlG<z<|;{J+Z{nlh8BEI|3Nh+dey|(c;4zlnJuO;ZlWY
zceNn#2Sv_5x#>WiW%8@)Etq6eYIhWaW;v<HIs`|&;?jrN^)smjrfCY6Y5O6@WUmv$
zoTWa+1Y8CdtpdeKcW3TXKb+Lq5+if`#7{61=!9mpePMlWD5dY{k{)NZJCXqB_&F8a
zHVwqg?)DkLb;<z#rMuDwYQ%w!KGFYq50$(yCS26GvJ?f#j)Y0lbQqCI;SK*{)f9Dm
zxJg+N<*u8(@5DldTBt#Q6MkBrY%`FpH?y_T=j<>5YHe8qEZ=~9sF!eHFZ9-Hz$e{b
zMPl#WgBU!(nRr7jE2f;j#;<&YV;cWXy@0b}69NIY_k>PdhirQ=0`g#Eu{7xgq*owd
z-L2H>jZ|ypZ!(_Smncwd!iGy}*7ZF@#TS0zUWPN#j&8IMK3##&#P8NDg?@VfVd3eL
zV83yNK3eo+MkVbuePv*hb(y{zVEt^Ws=OPi4La|5yz%SIS&T6`zXrBgO08WkBn9yU
z$WsqVbZNCD0VfbBRZ;P*y2@`PLlgOPfdzq*PpviLJi1(L*yarpZHCF{GB1z`pf^B1
z3SiL@c?BF34Xj>|2Z!iRCo|zZ{^|i_#LdqLrUTrNwpwF9tHxU?psbQRjXsJH(^8zT
z2k?6XNUv#VC_uC}yK$7B`J`k;m3=L&eA82Ly!?zBC@v#DpoYxZdS|bgTxE3CS10z;
z_uM8cS}7!b<?u6rUzLhFW}28$_FmYisM+pncz5?$>)Q2J*4Gtlf-JXd?ripExyCFH
z7|_u;hyscpD(i1G{1wp&ToNKZTq-}@Bgg}N{mHA6Up$}1mZC+1uzUuJ150ay%wHY|
z<jio9t$#|*O$7*FiFp-0S)QZz9FVhtmI=6e5+@ca&N+MCYa#)n4Y2bKuL;0nCHynv
z9bY+_iji`Od1#GnrB7IyaeY#|t9M@xID6E4cHG-0r_jW_%R;B}1M?+d#Z^tj2mdTW
zmTaq#9h-aU-K>D273MF0ReO1m${R_2$ZFYR$P9(`KQd8^OYIv3#Ds3I4A}Z%nhYdA
z9>HD{M{`DswAO%FQJr|9=yC?fP++<H9L9!qHV6&MPk*UYbb+blMU!B8v9^51>Wu)>
zw0mUC=LV+h0Ff>`b2sP}z%>^LCBFY)W`z6n)f#vDk!qLXDE-j%YfITJcB;)%xf!6m
zCE`P(7;N#Lb~<`u)s!nT``@0?b@_)vIZb$r!ib+Ej~c~*)u!8<g{7BK_Cg?eb5D>=
zbmv(0jf8RCt{xS>+TR7J3dukG8Z8Q}iE?Rg;RksV;25S(vF_HfVfV^}pIUG3IW9+M
zR04hV{)-{o9X=QTB#5ra1D-x$1rL3=2^33Y(8}5jS&B%F8IWWH<~7|b8k1gZ^UoC3
zdfh@NK5jIZUk;#PRUVbjmk<J+OSo3;S4_BgWzvK0t`O4v+gr9XZk8GkJz}m0RapZC
z<;H?VK~mQojvr5--P^Loz8~T818N3h+NgV>8F`%cmj*4-MGs)8+~QThg+KXJTeGH$
z1ScpfJU2f8951@7+C^O%#ie}@1X4+;cB!}R20v`LRPA6dU85|+MC+>eBk|nj8K3I_
z=)4e?2da2ZG1Ju>dJhXc0G*l3adOa&hrIgA3%upJjn#0xq%M~>9q?IhDy9=(ff@iQ
z;N+>c1D#*bLS6xk9p2sQzG6yM07M_B#k}F^cJ9-~m>1ez^Irkv>;c5UJ<uXR4rE^-
z;M)Tz#qbVa0Y97`iRXQsq3;N69?1nNV^8*qF=mcHK_piK*zO@_G5;ReUZ4!*OXI;_
zR(H2sI5z?N_)2!k1t9ciGg&DLEWnvxEyEoLgU{yuJJwG6Ovr)i8~BZ+W-PgM+4|AC
zm${=B5U;T}*P|;HxUftepR|sqUF`wiy26Vsv<*80J1m@Q4<9qW+VlNjmV~%_uMHhy
zSS*{-7R;(-DCs39#<*g7yWrBIkZu(c`uWhXz}Hi`8?&z<9A!ZLP%+3WM8>r|+yf|Q
zjm3^2(wbVOQTlbTw%&Vbvy~a+IVOv)cEK@oxrzL1vJb)(N{9k1=6$K>S37K&fdWSN
zn79m@_?37H&pNjaVZ%_Wtl0tIXiv8Djt-0bw@>lK6GgKfEjPHwfJp{*x7JL_n27vi
zP^XXVaxU=Dqk^Q|$IW{Mn02(+B`KcSonj4)|MfM#BVl^7cl?shK;m!U#r%Sn-%Nh&
zxFn*qm{(*Lh=xHFQ~!zU^sSbYsYA4x?PBr;QM7Q`?X&9xeMOR%JgYzg(rY-_X1~!F
zRItXd7ZoGp66w>^pdwi>ez#A-01{r)^+CvCc+UH|d52yk-hbn$*BX1HL2uF3fD_nU
zXuch|x>>xK--3JW<vd40)H=Tsdr{<w;gIv3JR_dD`w0ipe2i@$XqiSNRn=p&H>CS3
zw*$Y=9iUD>8<*4EvnmcN&Q^e>xsK6&!-S%V4`{xw6^1KVMETAZpNHRM=n_P=l!R4G
z*JHb4T?cfJTGp%?voQ`N9gSk^U5hH_D%tzQ6$4})T;T8VUBBboYT5hQZ4S$>lKGG*
z*O^Y^47fM?z|&ZPpLy~rR74Ex6#S!#uJP@S8`IN3E>WbNJ=8(BiZj}~WgH8|JHcHB
zQ}P+RhEm=dS~u8|KwHbAvb(T$lSRtso<QSnL!i*SkJS_VL%U+&TAP|+Kwk)QmAWnY
zkiwjcrwL<&3)ndMSA3F2&)&IE>k(=W7_5Lt4hII2M4?gmK?$T{<OH;gXbwzOWw{z;
zbx-}^sD5CklW8Z9xhF8bWXRRRE`%|gmA^SpCeVYqlmAF0d>8HH<K8&YX;$kQy6D)h
z{ItA9385D!sRvb(ub)q0d7mw_K3{#K&@t07;d!UdPj4LWcLT{a*+4b-Mg5^4&>Z|=
zjM7)Fpi^h`cWG&u-LVli`@C0yrQF&HIimPYAGmc1fku%DmysP<wp8_Rv45mZuV^4T
z%^O-b-<VSEGhZRFCDi03Upj>nip7?vFC8(I@t40SYuUrgDV>>;+iwS~UL4B~`N=jd
z1da0fzdb2@gO#iB)8@xkkOV@N!b2ErG;N(mHriq3&YGFdp|<Vz>9HBRg2%(?vY!ac
zCCbjfd7aFMZL8OrV9#i1R!@59X9fbx|1#j$L^z3mB>9Gpy^rTn7x}94H_@=VtbN_s
zuIKVDHFwD--YQKc?0@vTID3;xZ>6zl?iyIt@k&m)^9>?I3loYTe4QREV>kZq%!UB7
zklP%nRqIs<@$|QoA8(mHt!(X@+0L6gFnhV~g3}Tq_$%><@Q(xqqJEuEo}b|sH|KVG
zt72gXZB&6J=arqV%xeUGjBCmnH<Ur&SNEa;ddT8DL#*0~gvD7nx}Z_?=fn8rC5vw~
zyF15zi_-s)re;&*TlI2;?d_I{9mc_ns=B61GZ>*`E_1)b*HG4}dlBLhqaeU?Ykl_x
zdeO&n+XJ~>ZPidy>35M-DNLI3-885-b*ufT8D(B+!V(WTx5o~4<&pT85G#YuVp)Ph
zoQ?<GC*?G2!E`K-VP_omg1<I9nIu`Fw`>uv9?Z8g;Z}kcQ}QicwwSFh%;}Qb(Ps6F
zHCXi)guu972-?`q*=S?ol+9U_EXx*(=o3k*Vh-DWiarZYv#~<TmCu2F9t|9cUi0cY
zhZV|1KX47BYpkrn%Iu|2>{{n$pO74lHch4+p$viK{7%58vppdpDjO^q@~El$bQ%qE
z{2NAQSA^{(d@sr<V|Cj}R=k+qjMjK(u6lfBeAT5$;*S+!$uXgjj9GnuMxxe>`uTO6
za(qfh_l1bLME<e#;u71Q&m6E!^Jl{*h_Et}GpZ8yNb!l|z8=pq+TQT>`|=iR07#El
zHM%hcDcRMqEG_f#ETz!uxb2j|7Mb6NlUYNfTDuxvPahpA?)17YcJVBq4kNm=8O(()
zn#8d8IXd_7j&l7X^`qXV=Pnw0N9MhyQmdWLL^nQ1$}FMz<D|M2uHC?vp?>KXUtH6l
znsZ@?L0Q1QP#Fm;wIKRVavj1h@}D!*Agim6zAEIgpb*tP+81#iw}G8Ar)B8-*tQL;
z=3)DpQ^ZQp&ryfDj+JvnYSU7`t{gM9`Avft#qSpxMhgF+R+qvX8Y>ry{oGMU4VeL}
zLDz=%hvxP(>~=<4y%09TBWKHvLTt8+y!iu&vP_xZ+b6LsV|6N+w#OLf^6lzdwyBmo
z3xP9Yf3m6&08Yce5D$uyy`t)#h8C~WJxy}x0rurNeA_MaT!fqW=Rt`4nRk&;7fFN8
zmJOjexeO~00)>egCEHyPBW)&iQ)HgaG{*Yd#mw7?pOdrP?F0XYr(-pq56WZ8@cxhD
z?x~FSE{b|kC<b=!=RQs@!`sq!HN2flF>+u-OI0n%?&!9m4qKSITCL<naPckWStlA#
zjr0$Qx+x#3nxS;v#}e&Y#}4@B`R%eT7k@o+=k%y8ZUUM2#v!Po_m}&1Li^0N><i*?
zZP7cmHrUG_MDCNRI;R%i^U$VTB2&g$;!X9ZjhI2a_ffrq{%Q0ac&jxKZ*^3{B++$u
zZc19=r>zqPJ2fwboxZ+(e8!Tu(IqxH!e&k}d}LW;Y_`BHXm+{*=LoxRrG(4a)yeR2
zaho>o>o%5@)pSB~<U3<_+!!e`GO^R<Yx4_d*bMG=4hKjJSk7F~^0mNB{rY`&hF(l;
zTai+ULaGj|HYr#>fL0*$hRO8YVW8`afUH2+J_}1sjy!B+$JQo;?8RWOeN*l~h)X9M
z@z~kLdFLpinT6O`)GOqyQuI3GOSTq6`aUibQveNHm|QzK`qQsqo4Sjl3myy&$K!3!
zJd2~+=Jk&_rbh-=v3v9G;LX9`yK5TIst&(>K_oWTqcoeihC4r|veRb$UBI-XvJ&>X
zDENFut2R~mp3fSxi<qo;QZM5<AHc?vvG4QTOdMhGL5;6VHx^3PX-XZ78IFd)DnFEj
z`rbqAc2;#VsjT$3R4CAQjO0xdCy6prU~(eejPuFA+$E{q!-f1g_eI#Yf6EE#G!aAK
zowj)zt~t)8l5CTL-^F8Wv7%-SGOI4g*4DfX*32p5loxco2vg#s={!%wwvVNoYZkR%
z2#31P?MrmEYBeq1%G<;He)s$-9uv2Uju8seN2|2&ly~j6_aU85780++46)@CNG1D&
z8exJ?D)4h2=MF#d{ll?4epVF$Sw>=5vUk0vc8JC%^~{mPM6WMTfgg|j<>*w<Z(u%*
zR-a*B44^t5Io(}Um{ZbAE-=S#)t6=Q>f&MxTMp*TU0ef!+wefYf6jb{7~3UeOo6rt
z3~P(5g9TNczqjupPg4Z#B=AEJw~9($s|s_LN6ZYap1+Bb8=b_;09#YBEm(Vi!b)^x
zV_$h#*6Hu%DfvgwK3Irud8~$E0u<<pCAQ}wX?`CFJ6*(cUHnI8%_tMAz>J01XZ3W)
zOxw<oERO)u)eGA2Mn6CN!H=W<$Uir2Jt*vJ-)%U(C(5(swx&A<E*R#OS^b7p&<i?m
zp3Up|$(}Z%jpumUSsaf9_cvYV>u_CH;plzM>;_|bv!J}Six(scu74|zGQAWkDit>R
zIl-tJ?KNa9G3a=H<1l+k8_~Nd|EHsLr+khOR_;!_L;jk6o_K&&8DN?6dz|HdA@X8h
z;N({vv8VmCO&uSGU79TwTWf}nul>45M{nf`X1;e;x*4$5sMV?90^Bfi$amj%;G*7t
zH0}2(#s=#NLEWvj36j}*v^N3=)p<eBc%ZpEL}L?XURa9SOi}A*QYVuSiUN$6Kk8I=
zMQ%T>>dI=k7}>9LN!f|*lC)Bg6B6-qLD^5T=`J7x4K__&12k6&L;aKTZPSy`d@cN8
zzh`vi=4SKaPWEY)$xDWr)};-diZEMrwlHif%6_rS=hW|3b{8o(Z0NM=1K|j3qmH`i
z-IpZ9;&XPI30YC7(n7l$8lLUoyVk1bn6_G_kLeCNCo0Z@{Qda1bdEYaiK7{G=^MQr
zKISiGV9KTDIK-|!Mb>kFO%Pq!dm{zuMZLp`*!XmJ!7a&(T;f*1g2rM3OW2YRv19sc
z*aczqXvVS2-xi5$W$3gI4Vb=g@H^kKhwqG-bKmts9eM`p8ENxNp6yMT^EY9Vs=7F^
z(cT1syxz1@#{Iu%xFEBR@^kq|UC&&4S4Abw>TrJ<_O~>^$y2LgdOzMWbc%F&cP`+{
zv~aC$o09517sbxv{DhO=`%9iii=dq_?CO0FBE}zmbAtFAi*8!0Dx%#U%bGnsmi<_*
z=YUP2MYgejsNxmU&w$#<i*8h&lao2l_a9&TS5X4TH`Pkuq&VC8p`tF=e(?Iqwk;fo
zT<o2#(l(hD|2*COxGPDx3AJjRm7U7|<>!;sagmsCakLn#8z9Zhw-`7Bh2V;&W5bHJ
zM-7f3TS`imc&??)Y<pNk=%0b5*E9P^jY3<?7_&#HSWMY|SoNvI#YDnF-~w$l@${EB
zbn@(@p8*|=EBG*R6N$0tVnJe{3Kz0R-exSW=X6O@Yng&-&O%+Kov}fkY4`#zo|WU%
z(}<Co45f=#XX7T@@~a#dki8kfj8fOgEyRysjZ=DHV9xh_1ErueHs{eQx=uFun)Y-5
zbjVp|EW+Kp0^_>;xib(Qq(6SvxNo4)13R_eoFL@4)w-0!s7e+Lrj|;|DUh!-cH=hU
z+<lA`1E4ehc46Ga^9~1)d}40zt#~tbX4t*s@pDnWGp!AeEpzEK>B?mCi(PlK;q+Od
zxU-1@!gW7!{;v!s3|NC-aAH@sQ7kdjMXK%a9B*5q4<Qn+9(`AUo*usq>YhBST5YFm
zEXx|nJOCX*HlaNir^mk9J-^J4jzCjE6S!u78gLUX(1+Mk7t}Y&u`TWvzdC4vJQK>F
zoKTqITMzUxZJSMXUvlaT05efwdRm!mr|{JQ^Fs0F)5yH7>5Mhc(Zl98v6ZkEnA%5~
zuhh_Sm>1k^CXr@3=z!=`S>`ZNPuN@CU7#(xU~T7(ooaa^DRjPDCp-uKcRp4!eew7_
zAONJ&#XyLp36j->Py`3=K<i`(Iy>N*M3?mAB4SEIgL7B_vpUgkF1Gwg%Sr+Iw`>OE
zGqlg0D!)dEpZH_&I~k=HHfU8bx0LzSg2WmAF8id3x>+(P60M6TYZ}bYR`()a93iq|
zpegO1UJ5j>ZPR+#;c~0mhDsD<t8)t%D#JLp#nW#Bk(HHm{p5}%Mqyp4T(e244xCRN
z&OG7MXB25x-CCRUR;Db!K5tVl7|z8Go>c}kEbhbxZ4BK-j)b1zg_lwcBCBZn=Hyq-
zFsqR|XHU;*qcY}0*JK0iCrMuHt@^jk5&uTV9J=ini4h35w%S&UiW0XVLFJo>i66(K
z_XaUmeaPXb*wtNwxp$@t&)rt{Q}VpdvvW|iFIF&)VOPwy0(ROEBjAl@XZd4nuif3b
z%8|<bjEM_*J&dcTOtv8Y!n<o}*wyyvNF-zM{A^0&fyTr=WOkJ;6n@r3cE8`81!!V0
zxpBaAv=G|dyU}Tc+XtUyEN}a|W-N~DP=t+~8wQ%nP4uS8??D6P7I<KI#+C(zZT#R|
zK|~hlUt(>pFPaI)zEQAC>28ooIJD+<q@S0ZQmVhO8B9^p@r0VmF?1=^FEuEH%}O3#
zu#D~2RZbzTpeON|e|%t(iJRy3<%X_@1zG3Gxq?-&^)8}A7tnJCg+(i<{B3GH)i*US
zaggKBK4~PJ=G8+nL6eHTEHqe+t$OTtt^ELti)hgakA)aA$CM?{ExV!98t-{V7L9qy
zky)Y4?F;#)*Cr4%*4V}$V%z`j{frE#z{{QNR;eYB2c{2YTkp%Pa67|=t-59#i&%Kh
z0R24F@SQp4={ZB4{fp>6si0Dr@&0{t--9}e!Gjq;rSY3cnc}>^Ci^+-?Brl~LsX)j
zq>GzHvo=Xr0`+T&sk;@YS-IKj9+n|9)i^P0KJ3r92tK?uc1i;_Z)^oK^SM+~q^1{b
z6a22ieyt?iERhv5o0xnwU)Cz3jh!nJfr`(k)dV>6VP9Kq&WcYTAM6~qGBWEFmwCuS
zZIL(jcC&7GdC*kFF?7htnoBm}y4FmC^p^0O2Y)_l{b4Z;L>I(P47;sWY{M0}<y`_w
zE+*&P#B9(F^41-PlGWLi3mpzf2Hg(+I7krV@qDclJbuC+;VCCOHQG2W6q|`$6#TWW
zpOmzCWP4yUyL}2pOi#5b;rHZ)H6;GoSu58pFeN6K{a(^M?u}}C{$g`!mgmB|Qw8Tc
znNo>xUoR6qy-A4M9ol5G0Ck8UE;a-Qj!xch_|E%JbVl`Ag<b55ur8MUTs|?E$HGAW
z40fGQ4-YGSio)O~qUAB>nhE!?DD;V5{zUbJ90A$dtDlnRG8XEEGq^>_U#cja-<=LN
z1vO$((I5p^8>Stb?Q^v|+fTAQx5^b>1f`9Qgyq?utdifj0!uZwG1(r7ojX9dZ7D4Z
zcSVhi_&haN`1aIc6Ie>YJ2ltsu9AoBi-7EJ5sKaApg!l1H_n!ZCmWr!Aud8fPfTyj
zx172)d)||HeG<u@oDw9xansgQe&EmrH8}11bwjhU1SMl61Do5M`p{m&3kJ*gp^2}q
zR7Sh<vMkQA8%TD_?VM^iiMurKm$U>GG*=uV2XkljcVn))71dhqYi76%m$AUY{bn*}
z5s1~wKH#47=GWi7gl2TYAh?dk5d%@P227>!+3-o(_uY2ctVFLrG5Gl-B!(eib^#vi
z>g9(v?*!VE|3;<0xrH;!qRl{*x%(GXW%wB|4Gz)<V|?)*L4Kdx4aak?9XT1=ny^$_
zR^&C&n?eJb`&>ht!Y>p+3subJN!OZ9I`vQn8ILy#gXF~*rp}a}))11Tim$QrPg%w7
zW86d<KwpPfub*HN*rZq&JPH~|fbApRYbQoZmCn~YLu(oq%oCi;_Wjd;lS7=;>q*SJ
zo1Z6#Ar27FsXb>tRw1(a8K#k_SBv*19P=5EpYOTPwy$@UpzZh3+AMSXpHkvK2(gh7
zYyT<j{p>bB@0s8HJ|o(m|L1cSb>!d;*Ydb)|NnF+_<#NsRp6e1-Z=dKp&f?!|LS`o
z{8U^@MDl;P!?<ixaoHu~|K1KmL>Opl@xQuZh&>g)BlQ2N8HOZqp8prkFjg~RFUod^
zNUVgYXj(sK8b~DZRl=(T##h`b37oGIFscchpcvH{4&Yy@1V)tvj{f)+RgpCHgtS+-
z+-d*)wR9bM%^#uK_A!vsEr0M4bQgMjzI)QHumi^WXU?}(&EQXW12;U0BM*j>!wcM`
zW5dlVDk{n~Umy6I$Z8hNTQtyLuV_;J@J<ZmXd<25$lhXEV#vQ{*)%to-Nj!eC@`!U
zO@Tl34v;a<$e?GK7YtU)Z5?o^G2|WMChagYe*WB1l<;XcBw#yHh$<5MnmzaH2$IY4
zXzab12j!g`pTCt24nF%1t8U|}X>XTO08LLVENt#J&$}2DC|8N54cS%<ACqzW?E9D-
z2Yxj@=-pA+Wdd%~WSqtFcVh$h*U9BjOiypqYwb>?vZH8_QuW(Rb1ZYyX7<YNRqUd_
zoN>lJi$p-ik%+pZ(F28_Y>Pv2dA;Q`v)pN8X_z<0Cw^lIYAVkMMRBhyoV#y}ZfV~y
z8wfN%dTa0eRnx9=QTCR&+S0p<pWh0=H+9vB1TL~cl=sUvjhDkQl2ES-q5H7zGQvqd
zrQ{FkFm1lUs0N&8VPE&ts3KH;yv6*4wyi!JN)l|G%JtT;NTD~)m<H`U-py0;{(W>W
znYzH>jhprVRLUzd)rX(I;5I9D{q-l13LQ7T;}W$ZSLT%bPGkgXd&YoR*~z2v0;|^5
zW#L`#>JDIM8T2}8)6mX;hZ8pJ4fgTt>lDwOPG6;bKGyDtNcPe~KQ}z&Ou#ZpOx>kC
zPobOQ=UW(}D7H-%%+z1n*5+;%D@m}Jg0M`9s^z8*l~|?rH`EuE+E@xY*Oj^#wgd$7
zGLChLjN0q{s9j@=lO)uouIn!0ADgP^1qM9kgbs~}b^N5!+wUlTBkO3f{l!rF)*Zjp
z=H<HE<Taf|zi)C+NvbWciEjm@pGlR3+x#vQZ4CWA3pLW<=L4ET4431zO0c9vTjONs
zw_d*TrSUeo?<H#L`O|D^#i3DSX0}BQ@5H!tH?wVQY>}l#Mz)^KdpF2YA|V~rJbZ)d
zmE6Na2~t+Hq&`Eg4)$q}{#qspl!N6)Cu`rZlnD)A$d#7Z)HGd`^IL5i$q^hPgrY@j
z)Z7kBVVLufzb7P=gPze!7SRH2QkGUmi)}Ij+q~gF&jPqZNfBzs#-V#!Eq8%KGH%V9
z4ioCsskEo)fG!=I%I(Ayn;3^{*9H^rmT_dg&Wlv04(WZlv=gNP{nDFkk<MUbsPAvg
z9{Z#M&(F{2;F@}z@CucFZ!k5`jxlw5p^yEx*?HbwW$5fL*=WW<yWyw>)>)G^cTv!Y
zRCQFePtuK2<Dzfr;VOaD6SK9JKfZH5*lDw{`aNMF@U%2*^e~7!-cE0;xwWjure*X7
z!(iy5N<#zxiF0PO&F4CLWaTmgpA$di(9y}LI7M5emqNGVmHKXJTXM8bXfI28=W`vq
z;d0|w=v&$Xa^=UbI5-fVdI-_<G%jIcx{<`pv`k@v4dum<$iH4%7Xg8?Dx2xZ!m9G|
zaS@659g)tmzvk%%Z&?woIENk1f@qtKM1jWS=#JPDS88^ViNVRIKguj!e+mVM&ZZg{
zQqmuapNxB8hcq`tDo1#X4fUmts$I$}na6tXwK&+#2ixK)>@AIol|s1d-vsLmeEzV$
z{5W7RW&|d&uORj7QMS8}W8Gf?hSUqXEZvdXs95a_lu~-=^GzAHlRuz<LC?bty(xjj
zYU5NshqvS!*eTwe$F>tT0+Gft5M}bbjzc5yKVl;;hvP@{JO;noaTbEZ9H~S7)>)Qq
zBdptJox9*5+L74OvD`VamuqwilFqFS>!YCdnd7d-zop-(brhaWKR78b0}E4|!;7c&
zIu5L6Sb<h}>;lIOYqQ}6$SBsDb6Oo_+hb&j&(89F7s1ihcdluuY0>8$`^YalK|Qc!
z$H7>l&-xS@HGkp)hYYeO;g!~@d<sv}ac+a!VK-$&!H^NUnIlk9erbmLqL=&DS04*y
zHClq*1_tcKU+2T9+{Yhqwd8ZOL&jeBs0p8qBc-qx|3u5t^CA97*CFE3Ez(ct_l#Cc
zh|kQ8lB_2gKm^Bp6T?NdKQL5b?q97z{v-nHxj=ntbnq#x?YWQ(8bfrgR%3$Fc68bS
zEov*cs_f33lg&Bix2-%nz4kM~)PtVV*fPjJr=<(OuCpTr<P=|k;jKZ6B>pqM=_~QE
z+eEnm@R0^#{HlgSKeN7=&-}t_<fB<%*pmzjM!~L&t!xZh7C}Ve)f$4o9#BvBuewR6
zX%_8=JSU-3buu~}nAt3;IN8e9m3wkl(&Rd;SF7GF!>r1kFdnV(@t4Skpsg@5Hf&fz
zmd8Y5J}=7#_6FxEz>PcfnKpQ8^5YmPOHWMl%nke;ZC-`Cs0%PRxA;M{BrLxXmm&15
zyK(7^E2Z5#Ggusn(t4#Xgkxqomm;_adY*q^LGsuUA|s!%x*dBt9A{VE>}a`)RN7<f
zJ-tDE@ig7-=5CO4>7lZQ9(lL6fw}okFVRo+^NYL}nRRRNohBUwF;=F`pQfntOy2UI
zn|q-jV3cP?dlefn0*&4ebg1UE?0X)#k7-Ot)L}7C?;%g&n(l@g-wK;osdQ5D_}|-g
z5h*;Zlbwq%+t#-}OqA3%4t_$}ISw6=Wj!CByfgdL@mVJCw<jM2$eiqRSI!^|wkPML
zSJqO>cy<?)eYf=nmxv6X#-c{*w=|oDDjZ%MDn0*9{?73s>+Ly}@igxvW<dk{QrDl!
z^Hu5}Dqi&rcrQ2k-sHO3Mro3a{$!FEbyMN+j4kB={Hn-{?MERkVIzlLpEQ8lR4RzU
z&-v$DQ>A(6i)c7QCjF;G%QR!fJJ&+m?-+H%EEu}=ga>uqgf_nU91Gu{Z!q4#SzYg7
zBq6W=FtunnyP`T$<U>)+6@EY1u$DE`zUuqt-(i6wsr=R^RIw+qzZ{2F!;Wk&=1E+?
zjY?v&Hd+o#Zykrt^$q!(O2Zlre(0C`HId>P;>Z3VmfWj1ZLKOyVL>vLKVEz^ciX|J
z>D4i;b6FOb{G1;dYx?|@?4j<yEs0U12<C&4*3<Ndr2P%An4P-$Rin12uGcyRkm4GB
zX;b*sGE3iB96mahp!`cB>U<J;uq;HQyp25stK3n|Xk>EeC^@PP)h*yP{zJ43(v_Y_
z2zcj3f`@v9Ee>*5s65mR`og{{R$biCpnF(7nd!P~K(DF$o<~z=)Va4MoX=b={r5p!
zt23kK*1s!qaze>R?m2cvnp-}qdPJ$&{+S!MhWr~pKB+gu!HpKNx;2e{W14{s&x8mb
zH%}hoykBVEvH9YHO#hfn>7gon?Co;<z1$r^*S&-)$(dXA@DEzVUlDi2&tru<AFALZ
zWZrCLo)*kFpGIA~R|ew_75)2WYnw%lS^v;Dnx23xmboc6A&qo>F&e-E(mYZBoPNAY
zcW3#r^Jle*b;eu=PnyLEZi`y~wKYmp>YvpC=OvHrMh_pp87jfacpuYwpDSEDN8G;3
zrRd0=GUjoMZ<9)c$Y47102fAD^h8{ahrx?=aBQh<C}MeDL>;HrUog)k?m+OE+@KhZ
z@+}TbPf!~?mgPMF%Z3_&KIcr6<poX5g;Nyc`|RnGM_7wb;Dq~o%2?39h+zS{U-x#e
zg5@O+6IHKmQTADSioyTLzE*e>h8{3jv0>SM53NZqPMdp{tbEVH?7X4lUjsP!ZHHM8
zUG9W_T+T!!PHiJB*-mz9{Z%S@xUbgo{dMc)v@r;~TuedkS;(4M&9_;Sbhc8N*L{A>
z71!jxD0v#&joeerVmUK82bQ4g@WO6Cbp(9{pE25tC$hxZls%K=knWXNO^MYJbPScM
z5MYA-;v@8Z?%K&r-U2<7#t$>gh7tB63zOg?pGMaaH%<p9V6Fwe3l6LFuTyn{Jw)*y
z`Pi+1+k;VS{ORBQ=C^aqqv&UD;?UtNGuLEeKHZOEt@70$j7boQNm4o?{j|~8Ef*;)
z{?&=O04;j0K4XUL@$-P~FvG})Vq^C%ByclptjSwxk*ZkCuy~L0*V`|3W#d(tjF9&S
zL1s60Pu~AwwauBBU!>0GdF)AAlUx8s8SPsb8TI!VU8`o|$~_%N{D?0!L4R%Ql)In!
zWwWu$E%S$(cwvdc%R~`2m)v`-4u5=`NYaFI5S5dV4`_Kt(dN9B!Q5nWE`^f$f8XZw
zp;x9-A`IZyBP!nHPC`}$jW-aGLg{-k6>vY_W<!H}S{S6TtSXUKAa$r%vBS6j_4c{Z
zFSCAn`Dc1mhW5O_j>4ut-u$|wSHclzd=35k&Tpd^F$+$bb_HGQQ7qQ-*c7FWfs|h#
z%Y=%a30?0_*fAW)XVuRzNkPXQ{3Pu$K6sbpoD(%6Rhb>UtF*Dfm~wId%chz^_A)gj
z?qYIdGs$!|!_5EQ*3U9BM)6wxfA5SzDUG+@FuXfB|Go)jE_S&ky=k-22>D|8?d&OP
zL}RUJdQ<#^ME!VDCnC(iRPIo-@ovtRNeTIH6OYlI$gBw4zj>eELg=^L%y152VWla=
zTnLMqZk0{>55JZ^W?D%)(nT*#DzXP3zNE9xP~Vz*BL};qLWr_9l6?*9zH|D*cu(mw
z*lm0GZQz1ht{7y@B~QVkrm3)$X1dF8KH19fK6SH{8speovMmz5*ZFpS351^t2NDsu
zfVnGkS95B?({u}0*H3X-Up~wqt&g=G)u0^ivf_d<XCc;%?@aDXHPxVadwQrC7ll@*
z#<ihQ13x4^^6m1&{VR-Hc!srqA~aswZPWKe#KxBhZZ?<&_CTB-X+8{~2p!;+{m4p4
z3Q8}468LJJaw1!95)(%mJX+X?=2~rCn2c_gR4Ip4?{kn-ZfGx`g>5mu?RY2Axs*c!
zb*_21s4%17^_Rpd;`FW;Pu#;rtxN~rJ^YoOx7Ycl!<Nr@)hPpb$!WQY7jGR#ob;Kp
z(g&djh51i22x~qYk_^oDB)_Pyi|_mceZAou5jy57(JFPbn(sE%|KRMcqvCp&MPVd(
zkOX&v`{3>bcXxMZa33@f2oNAxa1RjN-Q9w_ySvMLlixY_y|>nP*Scrj`D?1HtGl|Y
zy1I7t-raQoM1u_GnT(HmsdKF#_4}2#LnCi^jARUfT%+OzAH|$%%nUM~V`thXJ<cr*
zM<u#3mV-r{BKlBrQ-q4zISGDFsQ!XSG1X$}&Gk+xl0IyKoGXj5D~(<kT>Wv~$?jL+
zA|9vHyxBvohq~HY85XgI6Cogp6IFk6bS*pi%CTSvdCj(@_vL%ZI8=;@Lag#!2m`T%
zoLPEkq<gSxxCCj>$55{lT0_t_m8(iQ<Z>75TvQyCgLhwvu3QpCG4bOp!bX^nj4v%{
z8E{_4^h3QV84a7zP(*T2=g-B>BZB@AUNEjbBwH*c?#-DBSo6PquIP9#mqgV8$}zBU
z`xH!F>KdOAhcVux^Zn7%UE1~R?HZ=H(D-6ARsZH1lF*}XZ-cL*!3d3$@NV^U72J&_
z9dn{zkus@=>nc5zmbrVRHPaqv>d=;6J8qKJC!^;NSztSA_9gPC#i4Kd#oWU&Jjr{6
zocFWp-kKO~CU=+z$5Vt{Fp`fHp(N3QsD>w*+)(B15B<-jKWsgQBv0lnbLFDEU>Tk1
zoCZjd-E`~9q#HKV16^*#;UB_3Y|AM6>hI`(D7!KHx=Xf<A4(|7X8{wMzDM+4=cb^j
zdFDB074(hbquZ)j2%Y8}66zdfDyVlDwfYT7brW2ll@ev-)xDoTcU9vKcfK23`ctcO
zQ@BZZNX)Nf^a1(HD#Jh}4(;vh(UVv%o?Zs@5)RZCpC+_p`w-?R$EybyQx_1dHDm^O
zIup;`a#{F`^vGz+lbrR~BZtZsY%?z?c#iTV-4$$8pw==VG7`fsY@(x2!o9cK6QT$M
zpt)5J;~6$qS$L8jxQs0zFk#!-c_H!V9v(l~e5;sN7*}D#C75u0igx;iR{Fj0IU14L
zRnujr5P`RtxyO&clSH%MIQuag@7u3fH<R?Vv~RsP^zkvY*r)1zSiu-gBT)!;0td#4
z_^AolQW-z!y*9O>6(>mF`IoBpC~>1IYCk7!n9$F{-bA}tZ6`}0%<_?bhab{lPy$E|
zkdJ?qY@gm`;xBSknTteV3SqmmA?l%5rnl!nUA<8M5b?`-gxIs|6MY@L04aYH=R`D!
z%At5Jtd7Ewx|L%jMfWAXV<J2$DA<^zfGyqzshJ=k=WRoC^qpc(JsfO_Uv~MX)MDWa
z69791IYd^FXO?_6&()<iBG2e&xi52xdWuTudxthNYt&P#e8K$NTh#VKmD!85bX03p
z#oG7gp?lmp<nD#ilR|r+M?@qsen_Jmpmwa7wQ=>R?TPI#^<rCErEze+_<V|EjL<_t
z%T@?d=4=mz#9LgdZ41h`?`d@5Ert!^gQ!bzm%YhoB<Te0jFpKfLXb&trK~maf5rln
zn!aO870jEtd8b>Zwl5+&apNDhd3ezI+t~1-mzt2#Ms9LvD7OSdd+P5p|FR6+a*WqA
ztbITHZ8TYsF>;<_N?C!#CD%f^&=)zj4u@C+Ym)cg5HFVjE=iXPyf`hndEX>N9My*f
z(1l0dU2M!VMDD2Ya3{^R{D@b8c5EKi?O9vvw)xARQ;8ct<8_sK9OS4n+FxdEJ-~~9
zT2wC3yA*5pP!ka8jR3EQs+(7lkT->KD08IB)`B(tj5Vw32;l{BflZb;fTJRrlnE9N
zdV;DI{5cW)d9jfFl*SF*PeLG(c?Ztc-Ih}Q2Hq%yl{Rqzh?aqxKb3XGB?Wy`o^z|n
zjrh$O>zv&5-TB^Nn;DX+c@eP1L%htl$Tq$sG7Zm?)EijxQQ43l$(CQ`Cd%+#l?xzA
z{prV>ZvoZFfcWFhy5y@WkL!nbX%DEOQ>4U81sB8ydI78;S2zfIG!w1Qld>Z}$NNX0
zyzB-YRo*myhOA|>7*(y03-szFPmMebga4#;I9`eKUbotS8Z_J%S5ncjBgaCC%G&aB
zcT|#S>R3oVttB(v6Z6d%^FqpT=R6B#OE@}v<-N4?c!|p%9<4=cB&i0X!yJ{b5-K_|
zwePV?_{~rKesXs<kkaK_bS^GW{&5bpd$6(O83Q$Aq9ilvkACnC+~S`abtV8~B<R;#
zt{Fbdq6$ZQMD+NMB|=QP;1!!0q391<@loU8*SMyDK?i7Kw?=0TvM`T`_D$c<-<;aR
zS8$+qQ|CCAJ{?detn5mSY|zYql0C&3xN1-7*oKH}w98u(D*<80Kr1E;6~abV2Sl4u
zp4`1C>USNYy6~0(e1TY!ILg^HS)U9$mpDIX;9Cao7M$>ZRI1iu!zHr8r%lnbSg(q@
ziJ`(9`_*j!<FATy9BBd>efcGQ20n&9tINC$#wLm47YUT573RHLoqU*L>!fuGWR&pi
zev=`v44`GiE?XU}{@C|2p)|EBuzl^E7&)KwpoThigVRGnGDY>Y=h(MpL8IjEir8h|
z?~mJn>5wniN+hvZ=!mdU9@vR(dHKpTHIb$VL&aL%83)k@>I^tlXp!QzwfK;cX|2LF
z-$EJw-T-T8zYFnfl?>$W`Z3sZ>q~iFZ_^=eO+bl{j3mbc&{ND8b2Ex`*ZiTBS$u|c
z`)xuiBh=7g_E^F#f%Ot6ZTe6@>oPxW7GG?Ag3<G3UiH?7J;&n|<J5k?E#%~y+7mV$
z!eIgegMVU#Z~m@O>Y<7(r<Ird8O~1lPKC6;l&FY7l3Xo)<i&vkb{KiaIo`M3K8kY4
z{Ge^8u(1jX%=IO6_309wHQ}h)-k&?`jqmu{z!KZLwb!=8{}ge2K9F?oJ<X<kklvbz
zw(J%USp_Lf4ymU{G{k?t*VM?nAYN^o&-D_2gEtLV1_et+y88?ozI?&S?`~y9Z)HN%
z_vNYKpOM((KS~>~F*UuXxF{!c_FIrl^7oPQqHd}O^p4K*o)n67E}3Dq=eb^|3p2rf
z>tdd8Cch<ic-=nOw#4+5BKWx(`huZ4W-3P$Gr077W!2oxN1U1=6^F!*=Be>gg1G!=
z&TNPk%n|&jvsHDs<Hjkr2c&YA5kpLd=Ug9|afspX3CXq_#k{;GiSXi2c`~T+QB$s0
z{TPY2oK}L>VQn1HTP4bc7?>{gNmgMWZD+m{{0woCwaa*j_DEpv)=%QdbDkw}P5yaK
z;!O^kJXc23^~+_p#j=j}EGY=XQz|a?l5+?LCn$N>&Ujv07<dqZ1+hJ84tQDpJ#%Ht
z`AmQ`$(#m_j`WOweE!!0md`AB@ixeiFnK_{Dy0#24I2X~pI>Sz+8%tNFsfDp!yYp1
zS?hDD@Fh=%7oGMw=5s(qT^_ns8m*7i;v^qIe>;UrTW%GORT>XOIh{{@`L~g>23L4F
z=sh^1sV{OzCOJoJXOP8W#bv#3S*2QkL8G=aCkeWrHC96<1`)ibGW#B+3y=5AaYy`W
zH2Air)!yGn1i}tN%=_rsN?q!IOw<9L8aWJQRwo$C)-o^n*+`e6Bn<`KH6@{|onneH
zCf@y$$56(T;|(HQto68Gcc>GPSI|a8pr2#ly1$zG+2Ye0uUBE9V2+)-xfEMulRd|T
zi4}x(ay&1iM)2C%|I+f4%3YSer4&Mctd%c%h`FZ3>>IruQ}^exSMeLLi07kEs3Gy6
zTOLkJg8tI)i6xJHP=n&s2$?3dKq<C$mCj+uQcMBMG&kxdtK=E*HG-?a-4NOPS!Qod
zf>f}lS0+vkuE3nJOkwJk_fUPyE>gS_=;0%7RC+NB7@;JSs*LOBGuFOxV%aGD9kCix
z{KVZv|A9|!YIUIBfGM>FnX~wkiiC-2Y|&5(`oU*jyDII<<xHoar@Pocg+`0D^v87)
zXczGWpbuqYTo*25fuuw26hmL5&aBA`p1An2)`50$oosGW3Dzz^?|k01?eyDIp{|i-
zW-YAt!#&paSf}qFznTR<#T*S;yimqo;H}SV)OuO01G5hovp9X7oiG!*DEUVf096*0
z8W_|K2>u+kMiXX{e~gn~Ut5$Wv}UH$m}m*ob}I%5a+0y%_dTGA3O1~L7f*&0I`(#x
zr7B91`QWE6;>n?F0Q3mWljfr|B2Sg@_em|7!?r@0^TZlzChG7@78+T7hYq*7%H>fR
zL2gg#c}VZMxOJ4=wx#46V+E?Wz~i@ayMCX#c@*c_&~Wn-1u~m3p-q){=5jBPmuMk^
zQz8;v_vDy&LnkKo-@Uo}%3txvcU@_N|L2i_@A3%gh9{iZs+J#NP6}h6LBcnfpWABm
z*nP{3&}9uU-^x50)5a{=8%onHt-eAsFlwpxY@jyDmE8xBbk!G>|7H*H?<U;e%|2E(
zcF0EFe;t(1^FMC^vT^>OEkL%v|NmE8fPee>54HeLGfsguEEu7u<tvC`jTi(u7|1yv
z3_}cI@K$kIvsb-nI@nT0mE3f{yV0yV(i{eKte;s4p7;r7y03HGUIX35(Nr}W4A$=r
z^t80NcM%0M#{#(_$LsQ6UfR<LjVt=qzp5IDOFsN+$^2Pq`;__98AaNX6JLb6bO>5C
z%!cH9gfi65ryo!@za`(9R}tWUr<CUuK^DXQ9;A#wSxEqkv2M#K^1xCD-GxLPxDZMr
zVqFS^CfAEb$Ka7~3#<%v6j2uwCi^w}4vMvm8U_)+Fx7ps-lm0!n0gcbf^(|Gn;$;Q
z8FoQvV4XfxTeAjQUhoDq!Xg)8!3neBGLOM8PbESj4@9&O`6veWy~mbA1i4fN8vnN>
z0wrDq4w*m>QiLNX7g^&h4^&lIKP;jkhJRpZsG^8|=_O3JZZsjrtnEu+-}_!E&S73g
z@<0m=O?UR;)F5IQ#!lP4pe>?D*3OYK%Z#j(uRqDM9XW3|{Ts)X?l2^wXIY4oiDGAb
z1FAz<(0*Z%tc9go*tQ6F2O@7yYBp0q`=V#ddkJOBKn`kc!`YM-iE<{*u08aC%NC7T
z4}t&mf>(=JrSGOzWQN%fo#>RhEo_kwE|bTDpJ|s=N>P!{GxGDmx;Vm5z{=m6&a3%4
zVijuo4rv0s;dhabUvU8ai1QgrPA3tGR{=`7Dmg(bgFG}qgh^n+ko!Hx)4T-0C`M-(
zT>mgQeD@fY`_=$=v=+LMeZSWTC08|3&>Bk8Svrq=?efvb!z-#9SE@xbv|}Z&!)>DP
zcGeO)iRa~{pGnseDv9?6=ae1Ey;C)OoiRaqLW6-vfJP^@r3Mvclf7ffyfgRI;?s7i
zLk}3UC2V<wan~V^f$RZkb?Ve2>7{-!F;G4Z<wIt|k3C28d4(SXxa9B3{JvtC&M`~m
zs+$0Yh3222On`SyNjLrI7m3UMA-&u}Nb7)*+JjB*L)_3X^bVP&t(GpWfcxkvOT_nn
z4gMyPy$#_QQ2=>FlPtS1M9~x1vOg;@WzUjL9ZMpQD@G2#{KmP3vfD;oS}#9AcpI^C
z?s1J*jF_<UI^4vDp^+ARACV1v==<IOeS8b;v+ws;xi4>eKm576gh<V^CTl8&Dl1Cj
zDx#_@>}$>yD$kj#&e5mNFRITcYpirC_lGL2_^S3x;;aa(_oJ$<UZ(c#Yphml<`pWn
z+P}{;S7~Kc&7)Uq1y;{rRBM^k%uh~dg?0uc!9Ckhp6m~O&qC}CD8zg&*1y>=sml5`
z5K#Z=_3+2de$?9-rs?9ugN1NG>T9~gUBcAjcym!lS>Rhc(i@@p!MPuPnux#ML^OD<
zAREeQJo3=@esO}-&<W6T(*|;WV(+~mx@m*Gfwu$5towQaPpJ+k*2AL5t)Rq~<>E6-
z;T-@n5S@)QBvZm+1Uy8?L-Rg-7J>1V`3Qx7LS+MMJ+F|xAg5}{N>q6zp<>AoTje2>
z<im&oZG?z1Y8Vd_XnhyIgYfSCgs7v4vJf{JeHJFhlwrJnU<#xhIuvz66ivih2!V_%
z3klI4AOlZU-9~vBxUtDA4M(}5295uKCE^9?4EpkvN(Lq$aYB^;YN4u@B9>Tgk;4hi
zS7x}-+jT*1Du%;}(V--0@PP{(#?8-3=a2jyn@ttwpar0&q}j&k=%L$nD$l1~9rMfn
z@8{$FfHyNRG{Z*Q+JED?dH?OAIeEGM&rK$fYfAn{$IZ_1f8X8s=l}o8asTc8KXTm5
zaYrl|pPjU2Lq!lnKO=^UNSg!t1EZ_Tyk#kxCgwF&P(0@U#22Vs-$SnI`Hz3rX>LB>
zxr`QlKI}*rUGF|^xCp(nw6nD%dJpBxv@gG&cfESNn)q4x0jEglo#NZ+uPBUSWS&(l
zXkYr|HLCN|=sS+^J_=jRmNu&nD1Aj|xRBCh&;U`9yc0@qA5xoh3W_Z_=V@_Cx($3P
zTs$cuLip2Q-&KCRT+mu9+4Xj`oYndvl=x77ji)=tjlzk;L@M)&tK2b?_GIvN&gBw~
zico!lX3R%i9-uvy%l+;ym@0&uBi}Ld6i$x7Wv%}Qv2`y2f%@H0o|jTx-ExtJ1;W{U
z=QxJ{cp^n5d-~5*0((r?sqf?Sb7B4;l~$AdJ!BZ&eN{ckVw&6N_%X~R=klsyWASxP
zrvz_{PmKJ{4lG<M6&1`5X3?li@WnekSX2h^p6WxsBKJFo=K8BF;6>t`I&OQVqR?tL
zze(`VyWV$-<7Y%AmfKB^^C#TLu;w?7qr0DTYkeL0QNG@LJRLpi@Ib;P1lZqfCc<V`
zZWi)j8KQ4_<9JyY-x4+HkaXLh5=>nV(wyU^Yw~z%Nh)ueZjTMuF}hMSepczKa&vg?
zY@2^@tICpGsSw)Ied;PT_LmC3@$a14>lXCu`h$*q-?->e$omkSN~&%{!jU+?g!}s?
z+weFsr?s%%cn6`*mtk~=^9Bx6IAT)Te)h?17X>E(;}`05A?JdmKCF$M(=ihZogwTr
zXXTRdun?;@P&KW5$<{8`C{6oU=@ncV>AUJhqnjh!UJY5o$@lG$&yih#byIWaPeZxH
zbD{UYi26+3N<aKrEjr+G&(rqePswZ5s0aLd$)>Xa+emSiHxk(Bsd<PLoV|888HCj`
z(er1k+<RF1jY}{)z$S#C?t~BwV2^VbSC`47&3!<(bp!Ur{BfR)iI7XCFQ55909g89
zbNF$9J(Z#{#-!$~;+2avB=%#BP5!04W<8n*3liVCuD+d9?W=hz>vv==_4<0>ESpaU
zwx7n9q|3y^B>F{^MO5oO6dC03GsBRV5gF+Wg6R;4=laoS=z0pjHoP>cu3<e`*s0Wd
z02?j8=J**6;+!20x8XZXw!77xEV4}|pQ0?XhL@JPV7SUT)E&g{Jc*5Cdo3Nkbn<5^
ztU7kzhRJ7C)y_VMrmpZ8w8|T?%xIn=P{G2vw>&T!4IYSQ(G0$3du3-^GGtLWme2jV
z)+;8RL26dT0<5~#u<Pg2A--mt!WVk6ezk9w#MDo%O@zhmJ(}|S1U8nO)HJXApn9Hv
z6yG}rpv8b^|2iv))Qeprhml-8m_j`IE&zkhU!u@4;By{h%)Y!RnL{NRN?dc(hv-_a
zOjfw|TIgx5&qrrZFe*4v_bCj7rPfB$Bs6!SIrSj>4g}v|4E06muI=9XhRNlm`n3>2
zQAEpHxl!4$YX`$R>9^l=LJnO7L49R(J-*2neMs%1&;yl5?^bI@zVdbKP5HsfZM+0!
z+@ZXM{FyiW>iofa$!izv%P{;lM6xk0kKZ@k@(W1yfLAY4uTQTgsqn&jlIGF;E)A~-
zhhu7WDT%bzCf7~xIt1PDgREuk0fJNTvshZd1$8Ze;~2qd>q+c-svmn^bScN|4BxS3
zD&af<mte{*TB@oT`vp?ql4R~f-k_lW&8qoJ-U6f9gN~TZa~GS!$7Lj<G29cEbIN_3
zwNhElsxLXcb#a=w%(nCMq_X;HZd@TN{H5}nJX=QvoTyj=_>JN}4ugdbhIxuvGj7VP
zSPN0$MYYfvMxWklpxUz&<}O3)nw_ef8*|u0ezbVB5)nL?YUNk_khYyE9vRB1l1gt^
zJ((ZiJkn&+2QDTNeZfAOW7Ic+ykFk*u~e_hIqbtH?2o<r399<Wq`DRPCxK?Fktnk+
zjGw)z3L2GZ2E>4ELNavBKPIY_jaXaU>{4OWmJvrtU#7~;kw=N5mL&L1)44Z2Qd^0l
zjv)WjxHsX%mk|Rlf;5^p>rl54oOlWd4VGCT1+5&qc9|mS>tC)yxYdEBf;aJ*Bf*bd
zgt>>B&;4;OjNOl2DDj7LdP-#0c2uYQ@8_>Hk=m7=h#8$4ZEdE>4ZLhy*p+z!j(q@w
zy{+1~;Dka_r}QNWCYUhSEzQ-LMdC56JiMGHyCZUUIsM=KnkP-cH^bUFWlI8cs~^hF
zgw73P!WhNm|C|(0d+wth-O<<^{v5U4&5+D%uQsn6ql`JK8JLyBl!z!!`xdGPEG0~2
z&7=k~I~=6Mz2IfEGwCcfHn^au1dQ1xnSC0~RitJb0$qKX2Doq2@?WGzMfPJYi-_7_
z4alvgbkL@oyLyLz!_e6*@N^GV(~O+JH_mD1j2BqB;BO=`%dQA_GFL9<n)&V}1v5w;
zBB)F`K;GG-0f)S+O{B77YJwtqfBZt5YUf&sB)+MiM)4?id6BsNAQq;dmiHi*F_<m>
zAXdgv2pgdXI4JQ2+F3@pGdr$&)tC2`W%$ikHP#iJYOg#^!5{2jd<w3eeg5vJ{5e#6
zs(@jTLd^c~4|ed6Q=`~&i~@UpMtzILcCjzGAmqa_Ak~LYq;$fcdW=AkaA#v!=1c9W
zdjEjKzV7_&a568l<y0zDW^efbHH^LrjAqk#+VgsVLsL?xP2#qbJ&BH<B_?@G>2H7o
zZzh@bxp~QQa{ad|`3D9sqUBS0y%M@X?iT!dUwH>k1%jI?!TkDRI1$ssySoz+{Lz~+
zK<(7&X=*Y{N-Bqg3KutD%{#G80tdvMzSFUfZx$%?_7zli&8s?M<<6)LRcwXJCW~hv
zJqJ(35r0)YE`zRC{y9EY3ZcVRY#5WZSz;ci?ynj&H#UdN4=O4TNZA)r^bbss5B>%7
zr`ZO&Pdz%+@MC~)>d9tZ&-qFuhFVpK__9>klsyrm{|ZnTWh%UFyY**(ctTzzemwHy
z?d-8*-5blkUp`%X&XwcUjAt=}^RFLyV&k6SG<NkZJP$jAIXQz|;wh>YTt>_lQA#s^
z@DA8VR1N<1{>Rz?8sYayk;Cn9hKTG8;UETSG7@3Y&8r-ewBYTloXnrWbd@<-cOi7n
zIa#V<bk3VEWIV{p2>anDn~efIH1jHr0?G{mEVX^c{h>Kbj6q1Xx3Ei3&<?N00{q55
zJ44$u18rakU3@SYgHU+|5tBN<lt5~sPdcmAf3$9TqSgD5FX;B84Dlv_CpeQz%4N%x
zU#hFT@xXDeih^13hxMZTt?1;D&WL${<UyV_s`R>WV%)0(Oy?#((A7U<HKg(`-Ox($
z({EU$RH6SkfP+$w1tb5Vcm4kdwycme#J^J#EG+E2|CN$pWnudtLtBpj=aRm^*^K{H
zPJ-=k2>l<0wu{lf`7pkC13#LJk`qJI$s@jUd^GvqIRs6auec@Tjz)2diJDxEipOGk
z4L?J(x;r|0==c(A5H+$(CbCBs`nrF6{18G$CYdLBGdg|IP(B^l_$Gkpz2iQD2?s>{
z=KtU~4?`QlZoH9KOA-{!1N~bPZ{LiQz!a;OFFp(z4hScYdX>VcE{KlR%X|eXs6wyV
zWJl3Z3Jul{WKusW4hminv*{UVRl&&no`|9Wkd6q(3t?7A;Ua>o>MIPhB||iYTtH%u
z%8Q(v_V{~{Uevj33b}4`8J8Zb_Z?wyw6`kOXLNpt2X%~jbQk>kcZ9SNHe2%Hc(f7J
zVg|M|jV4}19|bs$R0hhk_FrD6i=~L00@7<R?Gj<RozZireK^d2^?%^di+zfAAqsw{
zROU02qA4I<t`!Ti7DCHe^qYYkdc()rJSJr(5+8mX&c{l*Q1_S*k5Y~H{dk^2T+jpa
zFd25@kce#b_BiNxHh={1>SK&pO}M(o9Oz5tJ9&NzlcKy5b!U!bk>ZT5l8(CbwCjZg
zPzp9$VO<GCy6zh2c$`1xCIhT=8${z@L$5J2?LU>R$FAQo46;@JJP4N`X;S{4h=(Xd
z#zV6mZ;xe;O+6~b$S~9otIoh;E|l+H<Yj1u&%S2{k7W)AKN>EJ@p<g`<1cx{-~n+;
zj7yN-H7oJka40$LAfA|Y2=|(^l8Ml_1C^q8*dMY@2y(!cz|B2zwmZw4PWe_SLG{d8
zB$@2|1Y34)`@~Nu!Te3+CQ}*BL#Eoz%?ILKqN4{vO?^qU_}}Chf1>j}7;Uz!FX462
zBL3DG^3o?Ke+M~tCFI+3L3IS<g(@jVx;#e0iads@v?47NB^ndK_a~v??}6tLG<gWr
zQBv8A5~1mORKC~6T6C<W36rGg9V!VfD5AMos=qeVc$In(426t@G<wPA*U(I2ajM*r
zkAO5vEtcy;<z!kD?bEKXbbw#v_SHA*dMu=g7fy2eJkN^cPo+sU8{A<oV2|nxQf&@W
ztWqC+?nOB^TR^9yz)#^eQJnI~3yL=&uc+6o&S)Xb=jBiQ<Coc~dPnAywK?MkI?)LS
zF8)N?t#Q@vM?=V*Ipfs%cl?$HdI~=ntv~5`HBW!25xF0OS;JCwce|;X8?r6@(qOA!
zjNE?hw3$vK9~Q9~Es3uEQ}rp!^O^~>@A#*e(Qi}?gY2~x$M4yw{Kf--LZAG&SjpCH
zF+#N+(Jz<%QNGHfj-B>4$6i9Do)qn!?pv{;Ol`b1guDht#uh$s!r-oiHx|M-y2pfM
z!^n?P$;$cHPH-(<FUwEspcfSz-zrrv4?TWDLf$5%PZ^*zww6nB=;+p_RppCYwKz2?
zGD^U~`-wg;*pF(_jKWc|X9Z;YZr+cr(qA6+aGW|@y<T4$ZZ<N<zq6N2URoYwjYfQj
z3qbGVn?(a@TnaqRJ2pF`(v-!R6}x7_1bJU>8Ayp~Tz|lOD>3f``|=2nH|b0Gw^zpY
z6oce`plE0$Ml0d>k;$GGkkGh#dB1U4`3NkMC}wq(9mCbAT=K=NFHJmNstUIkeQ#(~
zjLZFEQ+>2zq;Vzbkhv6_kQfusL1VBYC9OD5ceD<_Sq)lN*3|eQyoE=3GugqXa}!tT
zeQC_(Aetm~yk73RR()M25+khE)0~{Zq?K>!BcL;&$g(j4d<cw3QVlx2P>Pvm)S@gL
zd1E=t<HskQpaFA|%q4GToc{7wnL<L7r~1A9F7{cw9plZQqx<w8<K<NY^rnEiA>p<4
z>8j-uX2UuQ;A%Xb9b_w^yCd+&l`PaSVaKLGMtX_80)uwfEd!>Z<S}nxdE<8cXF|Ah
zQ)Y5-?{D%@#~yeGUhMp7La=5}7@hr}m&G*XzL8sjQF94Se#_LF+E3j37pX?N<rSMr
zt7$Ce3p>5sqVRVuI=V8lOquPLeQh6wo^*x0J3cWeZ2;jXl&aiitvZrl9{md4E$Sj6
zpY$Vsv^4M*>u3{wEjA*y3{k7x37wl#8EYJGzrHz5&`^wTAHC??7RoqtK=x<bAO;B<
zRM;BDU>D}T?mddZ`WN$sq}qXO92&8AWZE1(gdmo=z=s_Q|D<XG#FKv}cnWJ#v#%A{
zoGhC5ZbHn!751sHIvHv$Co5YeVc5CL6|A337GKB59YEH}pzK|LZOsOLDbe3y-kH0f
z+2%uPe5E$v%P2p}kp$n>YRg$%$_p<<eec7c85^_VQQU_sf!^V2_`J}H*y1gEt;R5d
zc@|utu9+?+pa8eLDUhK!@hO~P*y%hpF^}(eNi-=s4aZ5uL;d>Ct7SbCp+pIH+6}PF
zorl;@<Wyr-j5T7${b+EQ12y~UG$5#H#Z=qeR5vu$l@DMTR3-BAa)2A!K~iCBwoGtZ
zOw9*)%UM)5w*FE(+aSOM<J&Je)i5vaTAeI#h^DMJdw0@c1Y%{XMs5qH#0Y4(4%Vb=
z_0ru5dOPK-MeH`pMePY&6%JTJpC&Jzq?RT$a<hpGZs&6?b@uoz8A3M1kKD}c;Gi2?
z;Dj{(t&C_T>*yy<?Ivj{Tkp-OV+_(%fka~);`5pDpwJ!iM|YdJ_9jG!<`A1WvlC28
z%f)V!2PyYII<p>9^|L&PEdg<VMuWpZ9Pgz#(W=`H^5=uXL9I_XV~sfVh*yDzIR1@Y
zB@zea>i~e_fb%xX`7Fe*wgfmh(QC$k9dh$$<id3VT*y6D#@^xOv=C932s(|s+L&Ij
z=kQJkHEH~|dxh;mePx_Y@4Y#BKbv#@q2H~ugbSAO;8Sx$p0oIbiLm*gxP!o!kMjFh
zbE{uAjX{Tcu&s%2%q`cUEe%cqi!zZq;;z4v8TQuV>%(DOoj}0(38LX$`fTK#l`>f!
zRA$rf1sAZopEyZ?Df7nTlWm*|?JR<gdJ;+?i4+Cym}Z<(hg%tUFEia<fur3L$bY@i
zUF*K+no9k;G9lLoo%h_MHQIbXx%Y^oB<!owA-C$V)=JEbV0V-tRrPnf)Rp71=AzuX
zgbleZL)hRTtXE;y>b)&$A&%UQ#2D4kvErIVOLVdxDa+$=*|>+xpEnO^>i*ROSG|j@
zNiSd0V$!TH>Z-4921iZsteC{0-a}XX8MSun43AMOdX<b-qbE%c+OgldiM+Nt(t!79
zLIRcB^iS%y&M)?KcyvzXwvDJ;E)r@K6v@!oRl~+j!{(N-a8+Lq41x|*_-5Yp0j>zW
zyCtb41t(UmZDn0}<C)s}<++mxhX4}y%b_z!#lF|%!-BI_LE&HFoV{vwublWA1Rol?
z^F9myjz@<aRJc07{JNZyiaFDRe0VVEtx|utJ<@@h`*9A6^NYi+NkHwU)W<LrEOuUH
ztm{8btV?&&$EsV0t176+XJ_V)%62LmY@!&~(hPXr{cW$txvOxC>d{{iV!2DWWIMKX
zHTZSN&EbS7y)-qlST1j;=H=Mbwi4EK--VBKeIqde+KH}w0!UMes^^5jX=l=h`T2+}
zr#vfuKR+S;#_rn*g~qk6^&xIG_{9OtP_QL{HKdGgd{1`r5cT!wMd2Ylc%eYsIyxwr
z$oSdiR_7!-$mhiB`j3B-9%&IaeRaavG=&au`L4~rxjSL$%-n&f!G3jhKaLP{YcE;k
zwmc1P@eXmw98*?Em~7S#<gC97UyEFw$%sbPqRbvFa84NkV@66FHPk%RHROg=U9eV5
z??f(5z6j9DV_<v<7)f)q8-o>^9ZoDUs&ZSrf!q}s{bq;H(811<ZSmo}xoo6a!BZe=
zv_tTl<%jUD{;(3<9nF@oLej)y(Yq2+>`BXMZhz<F^TwC<?V;;p9Psc#pB^XLYTF_8
z?D2L!5hA(f=d#DjL=w&vq{(M}vz^lV*vOl2<BUuJ+9myFHBwaA<`O0Iy&I1-(%`R!
zQiJ*7!%H3W?~Qe&k3~J>e0aDN7dYRmM_=*=i;Ez<64F(l+&a=0!Ep+GZEq4q@;sR!
z9ayaB%q5$`Ok#^$SXm(XS_+-ke)B;=-PjKM^L*4-Q~#)7lInDCSmmSZ_p#0DY@(S~
zMwRr5T^TPICFfHHZ7h!O;=n0%oV3Nclq1>d&4xafqxG$)J9f@yjI}DsZT02OW=Z{p
z4DT)ld|Ona>nItoyCxz~&Q0`Dql*onfAn*yw*#>xh8{{Y2y~+#K4WYHoAG7kk}8%N
zti^$5u6fwKLwBb+lfQqMT#qNKgIZAgP)kMe^L+;JiNNxM>d_8MjuWL_59$P%6eyv?
zD=oaDcLj7YgqH<0w*J;{j|VH+IgO~Sf&GP~{*rR)eBU1IN6C?IKag*_DCFb_jhju^
zHL2?v_E!@?u0e6M?_1(&+#}MTO*^B-n+zNdO{qCd3s7Jx@;GQotSasugvqHMU8+;y
z-q>Jn%ez$8M*><-YqgfLa_(upYp{K{Qn>s^r5^^5;Q10Mx88si2|%3cJ$$=Oo7~z^
zG;)6!=&IKzjpYAgo@n|!6s^#(qk8LP%E?+S@=&B*rO%^NZ$O_T+0{lcQ>b@uw!k9Y
zVf&i*hak+RLfk44Nd-?SZ8@x;c;(Qo=((~O;yuxN4}}nOrwigi2ZsQtQB<>*t(H$Z
zr!R##uW03=T{pi*=V*yOz0|N0V1}-19qZ7Wkk0Y*k}<l`NAPpLq!EgkiR~fB-c@(0
zc;xr@XmP^$xDCf4J@Nsa{gK}GK80b5{<fNE-k1=sVWoWe;dAWqTKW|uSoqw={%K%D
zzC!Y8W8%6AS~;zKpUyuW;bV!=1Ah<!bj_jb<bzDVA4!Siro{y}I^A&U>#~AR%Dv%p
zY>mtQ{5ixTE@FkU6JXT|7v_X_w?U1pJ@ztl{V`M&ZU7IXOYCH!rSLGqn0ph?t&&k6
z*mVWPfq^vt1^@4z$C6P-#v?|7cl=g}Z+pP$tzN`G>ElHi9scR}2QwHTPi`(?j^iAz
zG6heVf>Gaixr0!(y;y7Pyb|8aSe_6c)z+y%<hVmGLi!_*+lY(YGv?;6v^t^cg<FiH
z-4(7^TU%vCLL5sgbg11xg?qsXIsAa(liFf>&Z3&bEUW&Xzl@w6q4p!EKVikLrhl!2
zt2tZ)=rAhug>;NWc2!!6d4xZQ_%B42b~WpOiGL62a?h*_#;3b$`2j`?Czdc2cz>Ta
zl*2<luXcU--Lmyu^`QuKY%qUZ?XTVAu-qy>Ww;VW-p@WyO9Wf*<gY9eibLRIl<gSt
zXYz2_dt5c!@tx;D&hCQ;-y&aa+e0qda*6Yu_-y4W?I_>?cn}*B^7PRw=xHp6TfI>T
z9aVk)7ap(tFJu&7dD4;3oOq10EgN?MWBb7g%LJDn?CPCpEXJR1Wt?4{H4R`bQ%cWX
zPV<;*m=*YRBQ0Zo^+Qc9xrI!Bu9}Ts<=|ygYVk*bPW7H|ScNy+qG@qDX=5o<0OK8V
z@OrOS=W-$+?2MB!44E47Hb!2WqsT|1gERuXD8}vASe)7NrHb0qS55zr_=LzHSoM{*
z%+L~<=*Gjf_{zVJM(Wd>r6n>}jo09k#j^RS8Ge)UHnx1)b7oF}Q*F<n(|+kHgV|-(
zqS7}A{4$VZqYWjFt0{FwVX9R9es-aI<3JtzDvm<5)+ibpsa$;-Z{Y^35FuM8mU>Qv
zlZ&<b(19jWyIR-b;8hWln;j3*j{4@{bN9^*F)#K28u!)WK<(7RJt`qFxRwc3CEEYD
zAX=MdJv#OKSQcNmlKj=(l6HraX32p@h5!uj<!aH5Hyf+Lt@uRaMj+l$z?0W>CHCjG
z)Q9>2q&*G%MK|C=$E%yo9H&Nw_{!3s{z^)@db2@FRqX(EaZ<Zjaq+O=mjPweviC8H
zL(!jg*psyi5lV6hFFg*rBmy$zS3PNP-p#Uf^C*G~fmnSur0(*!xwhF@mUxLexPIx|
zHdwTN(1QAEmFnk3glEB(J1rcLdqkZJ*boKzZck&6uwJx;EkP$`0-oVEM)c}EM9$)2
zJh<&cd8}l8=DL5fWLU!NNDSla^iBOY6{QWk9GZ18e&bca$=xP7$3c~B!fq(A(wX}b
zw{D{_tKZ=*xUmXYxo*b@N)m}j+7=R^%{q(GHV|jSm#Z^JP<}!v+5FB@CTY8IDHqOh
zy`gdw`2+8zsSy8#RuP%ZTfZ6g?86&^R)t^Ff0x=~|91|HjhBs$?f<5>IR3}f78}d|
zvu(@D%E9)(Om6+nt^Ehdt&>$xKP(ACgbRJ2pg&><#D~Gi<YX`va2TIO@)2=9i+)hH
zr!|FE`2dF{@wrQ^ArMO<5)oNCj-1SZkMf5IGSZ>v^PZ)XC!lG$jfuS_dF1?gVnp7<
zDwB78LddhFhFuhrNyS*OuQSxY^}Sav?fIKG#N=G<2kQ6xYlcHZpgp9lOs((WrjB79
zVnhg>LVachIjFUK&B2`v0vi83>WF&*6@<(NL7+gJBS-Q_@YI+l0t^H!v}w)Q0r&d+
z7j%g}1m36D{Z~7Mx1#Z2C8_^{UV-sobRA*@2wBR0c?~7lsh$rF0<b7G$Wej;4gUtt
z)#JhY+W)Fn1fm`SCzQqfJ;7o0`WK`tR?UIGJQpGbMCOCekV;|yLU;CDSHd}fi^q=S
zzD)=mh%}r`1IB!V&jO!U@(@8vSVR;0cR=Lp`_~|bsGfglx_vJQ-y|kBuEEJ%QLujp
zvo{>$AokX9!|nIh;e*}|DS>*|On`C}4`#ZC%>ti}lxP!ufD~5FS-5Llb?gRgUJEC)
zG0tp#hZF`@*)Tjjg0Z=puY~Ubj{gwXZ-fYcP5`ODq)~$3BMkWCnF5s|h)#9?X91yQ
zEg|VEFm5;x^D%Q&$UnlAToT>~tK4!7fdMzo{Xo4^T|z8KeU@9hHG~)85}L~q@Ib&A
zaM1}~j}ZGW0t+PcjQVE8StI=hV)^w7B5D9@GX8A}qw-9yUFauR%O7C~?1>=JnlQE~
z996}|48a*&i77VQ^{gkojDQ;8;bzxHfI|kqqfsEJl&=Qe1$WzEZ<;JHAw1lo57x_h
zm$V(lU-@e~u8dKwkASbC<KJrRc)@Ldx`0k*f8`O_IYaSP&UONP4Gg%?IvNLY^K=7o
z`L*%!Ajry(T>aw)_FZ6K$gr%2(!iS&R?d%6+hy-jAy_=%*<<pc6Bw5xa|hg$D3i12
z6C+0)Apt=_!6?sS5_y)BgU@4S-quf_CWXnuw%@wx10gu*Um+RWiY?SnAcZS%Ax}G2
zRp2%eW+fs96qLw@_q_MOdg4xU{7Xl3`mxfjqO1PZX_5pygzoo?+V{(b=C@b=A+X#q
zBFJ}P9Jp-Cg!~?Y(=OiAzq+^5GT|NqyUL+}7+Y4l3`nE@#mi{I_&4DR4IafSusm=T
zq&Htf)bLClCH7Y`l7kfBSp6^tO0d$`k6_)WX?^DV9&5XQa9mr8{Os*^&+FOx@nD+I
z(jX`2m~B-(y^jPCLYArB687!b4HVXwJ7F`iRWvW^*zI}=Z$VrLGLmYUa1qjJAV6dH
z8jN_)3GUY9?f77fO!jw-wAXpAPr~!50M1W`>z7_R;*Nqnz@lYs3_=KL<zzZ&y8_$D
zRtlLH9h;BRPhZF?%cy^32!c~)yrql<^UmK1-^X{?35CVlRL^!%-F69yK#<VnC!8+N
zSqvk%q~u}w&&Z@$0*o2k0j2f<ZV+sz*djLN_I`8Wy`X~Z{yCk`3;-_t8>=7>1ZSMP
z1owv9QTl*PmvN$fQwfhx<XKicRP}eN5eh!wzQr^~CP*Jv?wf<Pu6Z1ZHKE@@K_Ma<
zT|F8tyg5<RowoFCH%1cjGW%=)k`javVe#i!J-&dWN?X7G@bFnXL_Y+@x!OCJI{u3j
zyMQ}k?s<*3upjj+8{Xz80{qF`LfzMY-)vDHmEV}|XnbAAQGIGFOcr0x+;7asv4sEY
zco;*STz5ex&mFM&wM)yTZ}r?nME9=WQaAtd39A5Tyy~!f?)a0CU)!4A5HjMp*Z8tO
z`u=aLczE$=!{Bl_u-W5bps*KcvO<AiAj8qp)C+<XF&dO_VF0((gG*g9f9&~!CIC-)
ze#~IGe<q{y?^*40S#b9q=oWM6uA{~xro#d-kkLZ=3<c>H%ZgaBajK(D$Y^pax8?`9
zYV>l`jE#4oVpk#RZ^yrCP{-YO!SCl$K&SD8mLliF87g<@!5u;lntuOuJ!;i`3PzcI
z_~~2DC%0HJlsUy3wXJHGhDicJvtV?{4T1;s0WbHmz@&19)}8yDjO}&?2gQGg*A-I5
z-qwjH=HJV^CQW7i5H6ZqCraj8uv85E+x9Ao*wg;oug>}RRL9Wyf|MY|!413g?bxTn
z-oMhkalp6+Pe5dnN#prW)rUS^-6l0;gc#FO_8)3JiOW0T2HK<wAHijvW}k*B8v_7v
z1$Y7rQN6MND%P~{eVCnImds9AXMVkGQ5Z<wc~JG7;T^<*1!n0{?t<x5{AOt$$EW)C
zBKH$tW4Ev1YhocH5kb(i*8XfBREbfz`Yt@)uv<K8IsM_PsNe;x$z#Mlu*pa@rzUjW
z&KSe55$+!fVN`cvc&4q+HESS?^nM(H)bHZVZUQY}BU97ev>2dAYFMBXP68X=A<&+k
ze828zqYXZ5;EuF<wg@S798!G)1$AVQ)(8F=*U}WKx#51)AD3dK?u9Is*{Z2`N=jgx
z>8@V4mXy^Kn|<_`D)S{whl4Ubv(n|`TW>p$jMjLjyRE@iKl|qrUVvw*Y#DCh+IZX*
zSov*FqL@_X@OSLQ(A*~NKt_8}<LU)u=z$t<IdEVqiyhasodP2vfg&r)FvH-qZ>#Ys
z@uwGaQ4|c1FU^y6ufp6(M$B*-{DT?|@mNZa&0jyf8KUh!RK35(gP4_Hm4sG1NTy_d
z^qhJ3*q0vv5e-AXa7eD@q}^v|^+tYm>g|;{d$&Wi@zDRFnchzN(kP2Yi+>d85vCCg
z5!t9p*}jyNA2o>F>AuBa%YAPz0!KVqUu8Cm0=U-0{cvdxwH#=tS}C*oIJ`tC1B^PK
zezpLv3@yo1K-7EDHFr_B&g|Vrd@jgM^V_d5KE|<|&%c>w!1Frz+Zg6gl`J=Dxt(Xn
zxXhNQ3j4}LEYPLD&%!+1z*ycT3minpMUe@L=EX`QJA@+rlU5u`@b=9IvYGXc)d0rU
zxV}KTh~*ueebDLSFySLAG;Rq`#~O$zc_rB<0>b;1*j83s2@^w0JIu+cj%d&8<DjHk
z`SBsOujRJ0N636d(6jZML!TDp-iuLnV8DXwBGJ7bY9TAc@CJ*8%oFYp-{{++?fvrO
zhrOXT8`^wTtpF=S^G-KCeJ)u*bf6V`d-bY{YI=TQP_x~se!ulUCXEx}|I)zG=G`Q6
z6-%t)u67$O4(~Ix{;2ETpB3V9yh5?EwKUOy*+IF%U`tSWE4SN7fvVFFF{2HQ4AOG%
zvBr|c3i;BFmb4gt4n+Vhy<JPkX|fjAvS9md`8kcjM;Tya33WFvFx`x#=dXraORl1-
zYEO0^itK7lX>#g>ZXcUFoRXdHDrTYJu_MotBmGWaU*wS!0e4#M>dy86Facy;dDp&i
z*njO3^n*?Ti|;EzWg29LHyYH*KkKVk`Ww+UQk8ptA{iy?^VO(l<4D-Po3+HIfEcA#
z8M`&5WsIx+Ar-$w#}N&Z8{d%6Y*qlR7PCMaFvpGnvcRd@7gZ--$?-Bj3;yHx3ZK3y
zS~5StIA3a{QqFB=>FZ|vo~qfxU=WO76?YxovvW|o*e#^jt6KGq*;aHj#-W0AM6)au
z_AN6Z>4&o=IIE-l#bP9A8cAl}k8yclTeoLK*1sUDIonV7?RF<>Kjuuk!DaVL#=wMu
z?2x*bdgVR!wJ<qvy(fx)*-%=)R=B`Oa%r&xjf*77fIsmFy*$J=luU{&*c{dlg>hRs
zD-9Gjx&7tK?$A44SCg(IkKeucW(_a}E={vzD>~<&fgh(oto}rdLJaF)pSkV>%n>E|
z(gJJCzGg+EV{76dGg-kH5pyL0l2uoguk(nKFQM{i|0)Ji=!BCgE0h1Xn!&{KqYC$m
z;8pnNFt-3xugwJeQ%#1KpA*Y>0qaRXlKb~!r7K(q+iixP<PQy0EwN&ydgzdbuc_Mk
zwun_nH9Bm99IU&v(X}kFs3Fq9jS@`w?SE~?DF-?B_dDCI)Z4Ll%*K-WJ!VJ?(RU^A
zkn58Aw;!n!R#7n>#|Qv!=zt0t-<PLbK<f`+znY)>j8wjtgt**?Qe?%HQzbP*XehEj
zx3n(e!slDD4bQrh>vR4N)hCicawU=LP~^|lL&S;hPsB#WD<0cgxYa0GiQKcGdYErd
zmCp7yu#ZowM)6xnOb(n)gFvm8t$!j&>XUgfq`QlvhEg3X;k~!>9mB&Bqt&Uze1>+q
zhApFUF88QME|QMCKSV9t0dCL2j&hr<RQDUlX1MWNBuowxii2B343`iW0yXM7?btwc
zr@~+Ne3E#0mpB>|<eld9NlHB~?Q#FX*W4^I?J<<g`!U6Bt1kR?e;=egebb%SJoU8#
z(2|bDZEgE|QZq)*e;D192L>uo1bf9X`Pi`iwP<hh=v;JJ)_o0-u&%`00o5A-IpcAH
z4zt8Y+Rdb{D8E@z{^V2%>1vU@r+KHDTP1TH%R05NKRAp2feWa8%Mb$Lt-r4WbR=s#
z+!wuCTR1=10Pq13vuuu6Hd3wCfNvc<t^LLw>>ky&W@k$G_qZ=h5q3Io@fX72{rp#q
z@*m3T=g8-A)34(yzW$B$I1<nQ?7!`OSeigNym)nweShv|-D_KM`}k})Q}ah*wH)1}
zcw1{x_?PNrIN^S2<6CFNFAf7UUnT%h-^1$21md<TmA!ktE4~V?9{YltgzJ%hWHrWO
z6EEw`2McS&By26~68aTyU@jYmc%(o&ln>?7V|b=FR^hEkysjX<g#S&;*SKBY^mX=O
zH^yjY$+!TOC|OWQxt#<WN~AL?%UeO?Zen$L?MV5scni2}mV6B0d{Ej(Dq~tAY3v3f
zEWI1WrG$iYZYmR*s&Q{MxE#pYD|3LlgNM21H&vQgEYg`3^ROoGbpNC$hrbc?Z|oI|
zgb6Ds9j8*=%c2y-N7{-5DBPB}nQwr#ytc`?eO~4Q!dV{3T*5<kyi4om5>`xp_Bx|h
z|E8h0&)Pkq53-%W)w6Trc(@I|j_FrMg*+w&7Bo^dk>IPC3jbM*)jZ3~?vaUQMaFz<
zx$gVIr;F;!+{ZJNg~JOGmNE{zpo9?E&hUC*B1|B0o3(%607Up%mbdPv*4OIefWg^k
zfFgv;IoXZ?3Fg;|=AokvT87u?eKJz_*He5|**VVTPd>UN$zXq~$T&!YEI91r&jG?Q
zq%bynq$;~9`z+_KuMUiK8Pg4^Mk8%R$#>Gmf(+15fl#;t)T``FE=}tQ`cLRb2fOa!
z9_1Yh)CClY?wt0%oKf5LW~5|LP_&Bn6Z#j@QFn0ADPuynSAtS07u-=lJO+;Knx=4K
zTw6o_hWX0rpTD(gbG%N>-HR_&gk{{tgBhCN8dH97^&Q$jL-P+5c;sW#K_r7uK7f-6
zyOC0K?OAEmvO01K3cpw)>A2iHa^YKU@A1BiVXGB`EV?Y>gW-#gGOQpSg;H2klgQ*O
zaB(+jL;RL%8@|BIBO=u`)jum;pX|a8$07G6z(=#|(wEh@Z3mptZG;}T)jH*)m$fJ0
zf6nCgPkS<{m)(3&-q*+4#P2ar6IyrvhThrlRA2P(+1ed4xRqUsB&NSY9%VZzCk4S&
zbQh!SK3PG}O<L9eu6mr$LnZ5Ue951_U$m-7qX`-H^t%So?Y5^+zb-L6MM1y?<jjjx
zaQDMjC}P`~lp=Wzis!)_48(GvZt51cnZPK^;J(W~)+f))L-)j57PNn2?uS^R;<YRA
z=Xs;!>%I?9$rm=Y(Y4NKN)Rfj7s;I#!?m~l#>sNw21=@d?I(W3GzU*E6C>p$*;Yse
zWBoAU)&dalxr1MZZvPXkpnywsEwD~F2^#W*d4Z`g-MaU8m<ZB`x}>mzGcHVk)*R$$
zF9=JWjaF@ie+dU<4u}0C9cXL(2e?zYV<i7+b|q`=8bmRlC6%DsEhyQ1aB9omh9CA1
zU8U@!;WVhea<a=yRlvp?p<~cos}%Gj7lReT58iF<eHK_|)&K;Kz>2M9of(?%Mh)E5
z{_8_KeY%cY_aWNRZ*!6cW>vlVHZMGC5-<PbU^{(KKSGfHiTVgHpCkFx2#yMlRJ3Zm
z&m{?B@gc<D@Z-+}!A@UYi7SHuYsSBlRcpdLDpt$|EFnl1$}PF`X>g-aSR0yW!q%6c
zkz)@Z1$fk~z1(fKRUnf*@B{bDuHdVy@Q+RO%GUv_)8YQ7rql0#Dqki3jbCLR*#TGR
zI~_@6eCosA{jq#maKcu#%g*#I{BLgHDJ(is2D~yb`SJm{|F8_r3hzsh%v75W=EV7{
z-b&R+PM1fJ={wM8rnlEXILY<p4hk9jCqKYHHfo$h7{7Z3#?$I{a+%a|8Rc418#OFG
zb;tfz|2GlvG{pF(wP6E^>GX!)1--<gdfo=jc&thHltJ1KG^}6Wo$7d1ng5hg&J)#i
zPH=Y2)iUFwOWZT|7p*v318MrUy<EIGf#%&}1^yYsj&Q?X@(<RPzt3C;>|%F!;Mr$`
z@EbWQBZN%$wZ(A9F(X1#_BFD<XyawtG%zM#ON@8=Z}jxH{L8f!QYaoSPL_Y6|2zcS
zzX>mPxsMJW?*zSyY`1AFozDflH9BuIL7YvXM-Q9%H8^Lk+{|#u1xL+?;GD@)G6#Uy
z&xQ4OWd7tG^}b4PaCaP@#5W!>HD0%l+pBQ@A4^{y5Y_j*y(UVklz@PWbbaUs1!<|J
zL0G!Gdoe)i?h;(OyLXikB&C~`md+)1+1=me`@Vng&b{}{nKLub%yZ6>30Ug<LaCrn
z0XzXjPwSGThF_cxuliK9DHf&d%zie5jt?aBrzpCqH-+j+C3b9u6q7W*Cm4Qt@qkBI
z-$^-#kdx5cy@(-97|_7$q$81MCs+6xmFqVzJeBzp6snp!lh&5y54`@L@|#X}*C%9}
zhZ<jNO!~t7;Dj*@?Uc*Tf1ULIml>MXp|=UIptS(j<{!M&p;!Ih=TS_ATDdIciqX4y
zey0}Ub{^&zYC<xEl0BC&e|+O(SI#Vfmi<lHYqHK6tc1VHYl$tZ%}plzvwiyE<x+N~
zYOx9Mqh_&ssw|HB0#lC2NN)bKUH?ucA%yDfxcyBrN{6NrNI7<OXSCFO;!ikKa&S7Z
zyyRQSv^R>QludTQd(tqy|FYDPmQ1a+gGwl<eipfVQyT&WikRvQ;Aa@T>3!%BHpq7>
zozvWH>wi$xwPZleDb!xU<YEZza<LKEPP*&%F&SAr>DUU1I`^u0Tv!AQ=ttVWFv2K&
z>;8r3g+Dk%x0Vmpg=CvgvgG^!KT`!JkIVR83D3AM@g|+P8DY;k(Dy-osGt8UcNNv3
zG_;5C)R`@$d&7((@p^rxaNlP=FK@oA=xb(KI<ECIZPguuqw>36#Z&HkPvYPnEQ(_e
z^uX^FJ%`{Cylq&@72{g*!$tLS%Z02thMb%|rE+iJXU#w25HWln;YJ)0!$?{dc(-*>
zcXW9(C4X8H__aT?ARE^jT(u?(Ssk1zMLqLftZyC)nal*>|2OV3^FHbBTxjt1!l8yA
zYOXJ!p;Fm@JM)OvxlM{6IGa6bnFc?dt`+CyY9f&ALQqhXBz=NccmZp^^k5GN<~<o-
z8gn?Czj+i(%fY9^3iM%D%H-M5UUv3kcE#>YA}{MR6CvC(p_e#Y;6+w>9P@j1xQ|r%
zx2tR?_$PcwaI-D5I6cLQOm7;Vh|8V+De4ycrgo6LYiKhL-YXFbAS+1M;MC6XmHphi
zj85mS{bL1|nlGu96BqSR4=V|`z2IuODSofRyF(`lxYoI<JC@Q+z2y`bo?Wq9@oS0g
zYd0C~W!zr}6H~m{7*LVf%V9jXr>ZQ+{%OmBywCi*JJW*g@g4R3=Jow&X%`>l3Sw~B
zeAW!}OEg8kd9&Mjwsje{Onj5^Sa!Jv2b&Zu=~sEFEL;tTJ{{gyM52!KcILM{G%AAX
zb)OcxqmJHxuKvnb#WZ-W6p7c|N%tGsB@q2M{TGlYet6h?oY)*VwLCY0^Os$4bSli9
z_hHuX#ym?4Hs3JOxo?B{W819JM(VvkQ?FGk6_e=~Jnc>)0?7UdFh9O?;m|+avBs+#
zqd6C%lSEc!=aRQ3>>WqMC)wnHxY|>k#Z`CZ!CDsG@?2JZ1NS|`k3Rr*`}B#&DbYf3
zMf}=Qtv+3;vSs06X2A4}9Q3eGnAG{Hlbe@s?(v)&>r8%?_icpGtmO+nh~GYc+B|JH
z@Zz?~j28V6X?Wd`v#ZYWRFGHmy<(I#w77zs7rpmJ>z^G`gWko9-uUW2_7IDb?w23)
z22k@`NFn=kz)O8o>-qC3pdO)pzH)0odyckRNl#=;Lw$2vA||?e2#hp&uzRc{r5Z^d
zbGG$n6DKz!QIRSEB>JJ+ZKI1D^r+52;6~U5k*6vn_v+xKoR~+?8|HU26c%`E8Zzc1
z?&mr{PUbq~4E}r*M;PIw+9Xbk4p<I5863Xc6ntM(8qeGXD$(T1m7VB3D@~<Qg7E&u
zg6i`#21^9i<XN$4^pwP}pYSXM&#P6VYobRQ9Kt2KJu}NPcl!3mbud7#7fOkO3#4SX
ze9#L#9-KrR7r(-OS?FB6{ot_qfHq~52&OhA0SU=D{5ATpPk4Qc{cLJ3CEB(+@K6{P
z(uM^-;ageDQijO0$&kE|ijA-!<||vq6T6NRThnv+6u08mH_r0(#ph0VYA;R*T=9Zn
zN4Nb|MhO0U%P8QG?$!)kt2D)FI#ktGrQxiC-q-$#3P^DF)pY9k5#eWI`K++O-n}!g
z{mR4fQ=a2vEyWG-+>h*`Akgzc7HQThpAWDY44cq(eq2X-NC3Vm#&M>~<f0ErKpr%_
zHfTKcX29kr32PC0q&?%|7hh*1$e*8RwRTcgD-Oh~bYacWN8Q3`(oe=5&#=!SE=nu)
z-Xe-sYp{0q3m_-C1=C|%fe4K&&)X@Mt{^BqR>P+9Vh=EgR1!!1QgESBPEn-<*;4`A
zFRQ*F%un+!`p`cIbe)JZ9_6|7Db+jT$mt4~n2)3mlaA9xr=iq{Sy&AidJq^8K6_md
zCz}0vAOA7;Rd2SDj<ks~WG>DrqP7u8C!WWXP@O_eLRkDQ#rMN=69-kdY?k!v-+Lv{
z_~sXKEFTR)R0Qsi%eZwGiJ<FF8t{V<uX5d5ov|!rKA$@Y16JK-Jammn%JLbrz(rO3
z@2)Z4L<|1?#;d{KA$Bti0&Q(C0JWEWb=`T0?+ANE;(*W~3s6;_8Rhv0JF*D)B!W{;
zQ9Ed@=UDjov7A?@zcKdAvi<-Zutz_JNqg&hL31KA&exTGI9Vad228480>!BA)L2r1
zbDhay#hZ3s0A4*3!Le6S1XBN|(YM1&=j<lL?%AeEFZ}7t^08)2hrV-JH5(~VFgL-)
z=jo+;`i;dq3=9+83lj`BpR$hY$l-h6_rO)Ju{`0@;U_E14^|hOOQ9Bj7|8De7<{Nm
z(=ElG=-;Cn5^B2__A>>_=Usg!17)JsI+$jS-`7<mNWo*7tGq?v6mD(>HM6FHPB^<b
z^uPRw^IP-xOO2NQ-CFU(5skS7yVA1R@!~~a4gXpFb<>ElkWLDTBV}S=L#iZak{WBX
zQ8FWpC5$!_8xlxt2c#xaAzJ^CZzxlm3EhATnD@%NS_30v83*_TbgiJVyKK)80G98y
zKU6ks)IP~M<WOt}T-t-Xx^a6IY}XjdM7}0n9dXmB`+Yr(MX~G5YC@HY$ki=k?sl{_
zBfX)5vD;5yXH{yAQDlMb*jm{a-Ch<zyJrOKRXo+-IptLXA6dgc-mLf^6WDVk=L3B1
zJN{p;lPB8!OIhz_){^ujzX|<JrH8Acs6!XAYu=I#U;WV<Gg6@qhmMXiQfwvVWlIDn
zI}iHsas#SDAzH`W*WO_o4iL`&<v|Ro9)rEMCy@BhweN-n0=#82JL<$@)<(E#zpdrU
zx<!#ym#E_PWt<9k6<ypqA3IiiEN<lGl@xF)j_6aGM2ZsNU$KvVNAPMehE2tvNNWkP
z0*+B7`I4(S=!^+_O~IgFZr@#2i?+#E^p=3J{H$`!4;)<mb0U-}SY@h?<URrKG%<>E
zE@vvSY>aMit)=2Q&Y=6GJ6HhMyNhJ5Nt2(B1tjv?pvMk-(Ytj)R{Dyoj#^arE^5lo
zM(H1IYR_L%Qy2e<6A4KHgWA2IQh<L2QC?B^sXfUXI()HhQI}ilR*{_Proh)~gB_Pg
z!Jq@Olu1=q?MHh|sk|CrzcHvBdG%JNF85Hp24HPZtM8rx--q0nbE`3KoJ<@X1*0;A
zNek+dTb`|qHnhwogZSOgSII(GCr|G~404t9BmYX~0+aLlg{zI{qLTX?xL_i;0><Fm
zsMU*MYw9`Ay&bcuIQ;EyU2a^ryUfE=cGvYmrl(xLXHF8qch3(?5FS8%wb$^v`kt~^
zjV9p+)J|sG^)O1;AZ<;k(i-=E;^OzvTW-y(fYtZr($;}E)xkC5j}ek(Pi0R)Tz7!X
zFHyaiu+9#euamGIx%fs;VO@98)>Qbw`x$g<Jc5w>9GJgFVso^KFL;Qi|0V5cCl%pU
z(s}MDAhC)L>x?%(TBs@3bb1Yz4`Ae!JK=Hp*eBh7?!3g+adEgP@@8oP>T=3SkgzJm
zl6UxhfN#CCw?G@vQ|^G6Z4Il><49+vGNrcBfq1L82(aLH?9`8Wd&052vUm9L>w(8G
zzp&q1##4RWU!zmG0`7rAElTrGS@)FP12Y4ai$tN#DKCE0>i*mEnSN4E&0bQ_u&(~%
z`)6JbOJ%-%fh4~mXZa&)tS-SV(6{uL54SZP^ZSu`(g%6GQS#DhY|Qn8Nfwo{TQ036
zgi#)nJVV9n&HAEKTD2yfK})gyPp!Ato&a!{@dZIngt>-i{tzJRSDwQ6n-i;(7(e(V
z9E_AztgqH7g7P?qx(#rFrN_gSB|C$AYwKGN6@c*ms^yatq`C2fW=PI@#1bx(wQIp;
z1FBh#_>Io1(=uIFI^t<ea~tu6bsSQ$+?qP4)Lah4HB>PHjoM$rS?ggWtEy)cO8$;=
zoS(oH=LmMrRJFDxM!ov|YGJG=bvxl!#R~L`h~*Q_MH|QmScAnlfR!l(bT9Yq^m~aY
zkw-`Z2SXYizQ=X%y>T*2%A)pk?5?dJl;83R1S`~$Y6Gpg=WKS*5sQalca9}Ou&K%1
zz_-W<x{>k`yy83|>v0y1t69CBdA~rUF-U9<Vm>YaJfG9N{`VTxCBJ29lm%?6r?<`Z
zJe=d8S-XEZ%Vg_wjs+T9mbFR+>M<171{zu4MD061t>5i?RvQlej+H<!Ob}#$ZRME3
z@z#8=-G%YnD*MZe3G<a2#EIgwz)k=l2({>*PRsi*S4OSG9V?BcGVZ;cbV}Pf8^s#-
zd4q*;89&LQ^>`vNbG}>=!PkziiU3eIIa9pWn9Y7Dt0s1WnZ#wJXi<_ih1l<$;^)h%
z>S^CU-?$fT3VD!w;CUO=R~ctHAqEVDI)(Iz=EbReev!h*`fQ20fs)8C|F(AkOjppc
zTaoqqPC%cNo)*dA5&gU6(~1BBQ0VH4%MAJ6nYpYQ`3Xi4<IVY<gJH573;7#pjzOMV
zVY{xkD+(O4);W`J(>N_l-vuNr@;P6?A_ga#;CoyUMrUiCUO8$?-+6h@FvSCtDscdK
z*G87@xeKju)rV|b0gzuksEm{Gl`nPKLE9=<v5dL3L2vhMl5M24wrIIXhFgYItf4{K
z^eYv{@T(jUh<R39R$A#vGiF!$MB4$%+08*UPy)TmTRZ8wq99A6j~19)g7|BxNyc)=
zqyyzI5ROOZJvR<al<)E=W0Gfy3`8R*1cNqTQD`Jx`ESc*^iCP+zP@t(jBz0Z=m`^*
zX<=UR2KpsyrxPipdcSm^eXgEK#8=C(W?xto)n^OG8=58TEUQRH1&0D&yQ0=mR#=o3
z{uuY<w?<lxLIqj#`^iN7#FqzKoeBF~#b;L3bN9VpRCWQ$O6U^~m#}o=k+%<0);zN}
zi2U9Rec>~#%b1Fqgm?KLZix@-ADUCoE$qk+Kr>BlT1cbws@0M7PdJM=#Rj*^4W8<|
zYi_b~Z|Ako>xv$0*CD}R37>p#tya#TbNBZwfU)8!#X0nc?q&7P^D3Q-MsZstH%b+-
z<5`yu#7BW6^@DhuG@X{>jehS~3}7n++n)mw(ly0|W#i+9to6SjuypK9H)WV)P9-}Y
z;&dR+7xb8&b=sENcoD+!NqlDb7Z0GJBYhMYrgPM&Nps4?ept(2WAXf4LTx)wm7)pH
z+4(uyP#VIHDjfLstU~w&0KlQ=9mX7&uS+Uw5|d|)X$<%@F&~?*dEpSP56HX=C$9Ec
zS%va!&=0Zu^-(|=yw>^W(){kIOw-t#o*i#zZPgoE)C(odrdqBpX-iGk;G4&#{mWQo
zq8$_K*t`YOTwUCR2gkHLGg*>Rz9Qme;=C^$I9gms`cPwj_xjBMfx-P5^tYWBc$5VV
zpwP>Fngjp8xAL2gNx>n=f&OdAnq<rso_A#^e1R~{u;jRXrv=Pt^S{65d9W^>zE;df
zZ+5~Ye+~S(MoQ2E3k57%FNUAArX2kDQgH8GOReyr5}?GxGc|9GJ8EG&!e5j#md*t~
zd>fLkyuur=OzIIR`9GexycBw-`}^4^>(E;umBgdbMMk{m>aHEVM#9M_y<eLbZDsGx
z75UXfQRkMhYq5#T`y~svzlttL+q2!kU0Mp$R|@ZO2-TPDNPBB1+{k(UbRT|EbY&5r
z^I}8!-JOo@M0EeN!Qf^9b${rZ#*_s<QKH7X$>1l>ZHO#S1BIqWtH~vqvKLa2!biG=
z=Oj_m+f3QAXbZ~MfK@Vic;r*Ksa(q;c3}lg-uYJuo`;#IQ0U5H?(Z-JSxqfi)#*zu
zpuX1;kMSD$6g9@z-AvaFq5M?8HV?ZXqZg?Plo1Qq^9=-q#ENcJl)HB0U5q&$VDXnR
zv0>V?M)}g0_TZ6jZgYQ1VFz{md)1ZoFIS~^mgd6!ih-+V&6)^6ua%E=SBPs2O2~pE
zl9MW;hmlL^g;Mw#pB%@)MBZjwI*W>?hmk~sbtJ$Luisw5x*nQ^AAR}y5Ee8!@b`MD
zeSQLQDapJp1|LEfN;nfySn-8C1E6k*g<Hbi|K426P3nM`U98<gcutbf&+_Q@#KneC
zR`C04&!=2&?Rj)itpSXWAB?lY6s<TJ&g<Sr-|K2Ug{`fCk|mRwVdj<f{)@}V@#s&J
zZ89s@W=QATK&mxU@DKgpDi%2_59|0d@bB9A2)w_YC&86XFO`#gYFNCG>f?N?=&UDN
z1Hg^8f$a7D8;J6wVh@?56XL=N)h4<I#Pwm*5~NfN7L?+hJSC{GZ7__E0ML{{)%AEm
zbB!w{Zatvcxgcfbs`>GZ_xeqddA1i8l<1wDiPY*4=7{zNnxAI1O^T5?bUE*J>8d*T
zxC8ii<2Z8H@0!;cub&FZIAokQPaPKpY9FyPR`le+(>eVNToN3iZGNZC{P-!enlRw`
z(*)iys67Tjcs+fK&hQHjx^A<Y9rC%36j<_Hx|^7SG+d8E7qTpumGZ)vCQpWlrpWS`
zF*eXd6tU_9wn1!}B8V&bHqWgXfMTOT>2fb1z?2e(nELA*i|8J>yw2FY>eO5Hkx4mE
zI(fhO!Dq7J-t$_5D8OmmZLpPeAvpvx|4Ly5?`v(&wNu+hp4|cb>N!+bJ^sXN^Mmkw
zl~{lF#Sx&J=b`spPg_p#rf)7SJprrYeM7_KRe1C14%eO3=ZE^qkbJ2Drv3jJ?BBLA
z&x?8MRU9w9vRG?d$}M#59|UUSMv<A<mRD)%inNm2YlN@wJ%iMnrUDSVLZJ7wOGcyP
z;DTkNUbm9?Pux<OGeqh`XYQZZCeoZTzom8JgmQJ1c88^TfY7C|$2Yo*i+;LNEvIy4
z#>~ldW|_CGf_FL8Z~DuLt|M#ojf{P*k#fBB9}s<2r8?KcloPrjke3_ulqp7Rt*h$W
zgZObw3jJl|$eyM1!Ex#rT1HEN3-;QK5HmZ-y;r+BUwyrNzB_14Q-BX(Q-k1SIN%U}
z8OT^>a78Wa+1r3Z&LYrl&|O$tR>ymkV&uZu@T-jt>y%8k+L!R7Z1K{8D!=>)#mh(q
zmbdMu8nAQgbo4FIqxd#ff73JiPrWjyg9}_=8+l&KOj~_{pN%?GAgiCr4~W@xK(?)O
ziwSAuWZ!)SR`NTl<JdIEkfIhzwLeB+K2C-Fh$n;7`dj-@moPt>4R5fzux0(y2eie~
zrx?J;-PV+M9qeKT?)W`DY=%CyHvbyJX%jwjHp)$LSRAA@ur<{3d)dIYM%xW2qdh<J
zI%*15v!Fgc>{ISFUZD#A*IX9h?+MNs?ZvQPH+77M5D|y%b{HqPbPYZP44%K5w<d4z
zIS$KF>UYcaga4Q!CNh9$97_?h+q-nEg8j4FI#Mql$Z_ccG}Izf*m&#lq6hJp;zs|;
z{0x3-di&JMxKtp|V=-$L5DDqs6cxBV-D>bS4J8i8-2&ZBzh%mM8JI}~<y9Q;Co`t`
zjwq|Nd}ER}w#wukg6^f&p4NX_B(jLDJjRlNo`1VreG<@#oPRC)je*@((#|>_w<FZK
zoxGMyak~8&Z0az;-|l=Co+WbU5DM6OGE0PM^#x*vg49laKtI5M29_6z)^`=(@F0k&
zJc>FQ5wOnd%na}WJ?B3VWReCly}|mKPSXSZh>5X-7aN}glWE!W+kmYmYORiBUn`GB
zA4!XBTzFs0v@tDzx#=I?f(>1eR_kL5S9iCu%2#g*3iVWq{;;>U)o*Vc$Z|fuhK8~i
zRa9%9vo1aMB<~Jt22$4Ex4WN~dC!S@x3@KtPF|2V6|=kS;7VmOaywP+3ZFoZeLmB?
zP*j^@^srzRcnK^*fx9xfYbc|`bZ!RzRGsUIt}ZsL4jHx?-)h-RR4KU5Y09@T<9+l1
z`(gpn_Y(N34=;T_TsQ_V3m(UlDfJ2qG!=827M$%Dbz_<f|GaaA%g(zdloCv!`m)hA
zVmFi>Pwx?b#N^hyM`Rgt9Jmr^llYLbfe>tI^1_^sU3ea3+ix-ZVpk%E|IwMv4Jv>1
zJlro2+h+}DW2j5ksVKEDPsWwn<|gPELF|fn*|&%VS^wFz6W`5|8OweS6!IF?`1R3e
z`KvGJlzSsRs1&yI^q%&^7G0;pY;xCSj-)s5npnpqlvFqKv8n(jSDrgG3LIDx>NjKx
zJ`QdOGe;LXpdmQUqo|fed=$)S8m+RzPcE&4=A8Bgy8nMKmJ`}XSfi?e8w_7jde+_v
zdhAN00#j9axc~0e#@%|K*&L_!(tEzaf;U|+Hrzn}h?#1eoG8nAMZFV#aX=KSH5aUK
z!q)tH=zCuLNog!guT&Q%AkJaG^*0RYpoiuJCT;MXru7U4HJ*-mEEDMc+KxL&!tPDF
z1+fbYrs+JhcLXm=5%&&nXb4;9$O0o^yOf&?{2AdL_KDWiEwvumz^^GofwqSy2xf}t
zIz{9uv>Z|;-F6KbQ(AnM7ErGI0hk2NM&W+bjnRmS2_qAaQ~^j0ATw!Jp3jvjVCu9@
z2Cl8oQ2vl6VaeteyI?k;&<li6^%<f%>Z^%WhclqbHt2GANA{L6;}YHW6PI1iqeJ~`
z?@xvacxOPsv%>}q0|XR$jD6;!uHPK9;lzCB<*4rOd?}Dg2n1Gtw7INm6FJO6j=Nqq
z&z9}z_STL6|7H-izy*y#axn-!A2w7M-bS6R7R*1k6w^UVQ+6ZcASQDae;|BRVtsR4
zH$>*p)xD;7SB}>n$0hkz-RYb;6;Tt6D53MyJXN@c9eZvE<Yy(DtKL7UXnE7WvJkHO
zKvo&8rrpv5oMwiSyh?Q|O$qye&TqW0{g3k48!sLKTmAC1Ubfoyzq8wPYr}+80GX3W
zJK*uVfF=B}lkJtP91#;rhJ?5hYy3CyvJE1Dlj;7bS#Lr1`@g3WeH)!ldNn{MWx`v?
zdCj?M&KNIrdqltfKQR6@cZ@ibP5lC~Usu1EZfSZH7=3@#orYwH2(YITLc=nz4^XhA
z3yZ(<UoPN=@lv;byW3K{>KE-v9gqx}rH+5pbR_T}qqC$>0OarBroN3{HWuaj49Puz
zWfRo8o#Y@0&3(*xaq*n!;X2&b^lUBWKIFNjUyc7Qzy-^9Q!?K1eMB0C%T2y8qA5c>
z%wk5keN@5Eeg1WM!CBvzL5-7B_{95ncD|<r@b96y|KuZGYa+_WQrFUok#^P<xT4>r
z-B+iswY9AMn3Rm~!$gR}pT5)&F`pkGr2qkBtGv%HL^ep$#F~Viw~=2@#*)tL5@3=l
zIPDwOF;-{na?bqM<W)O(HN7bhlxQ06$`rMbbjV%1>t`WzfAwr{hwyF^t<8BR%+Akp
z*@`)T^FP)XH<QHOc4QhR0vg+F?AXTDMr@{^*>`8y>YcDAl}rcQ7}imZ-s$BRst;jj
z{Jgl6@|Zrzb7->v3t-I5Lh78R3mOpwO_yJEq8tCyg9?0>J;{FFbgl)j4?;1VuJQ_f
z=>idE_W@O|Pz&48lfvLMKQl+1?nN<o^wj8Qm*RMdJn}3|;?OTu2is*(mwgAw;JGgg
zRT%I!F4OFg`I$%ppTEt;`>y5{Aw?z(VT)H^{}{0$=no62Hc6iQm8{HA`#+Sbxk;^$
z!GnEh)HuLZd7=~+(OisOdQV$gpY<oxF*vLT%@X_fgCMQkU(r5}irWuBnjIYnYXdxL
z8trjh8iVE-nKzZEf?!*^{8o=a<*Oh{@-J>%G_-PTfBm{PZz`)tbcH^cmYO(fvfy|w
zjqa&N9s`-v=;QrU!mpSuomJMgtTu$K>P91@ppui7#Vp`0CQbB%-_I24x8Fb3Xm|fU
zQ@D5`s5iQ{`uW@er#?`unjsn<kY!K&!QjbSyTlDaqUj>o86u-3>BYvrz&AEnxWq?m
zKf&WttOF$~6@BWsN*&q)v5Wqo6gbpTa|`t2+YaKYt-|*)DM|2$<Z2_DDw&5gDH=@9
zMPEsTu~|CTl=>4L)dnj>fJk#`uD$skQ0SYB%j_<nayPrnELhOufEy6p8g=S6AJ+af
zK2L~*I6DtyiA37#z<VAUR$Bmkn^23F*FumqX#1tG(c~A{s%zo7N}};Zsg>IHsgvht
z9WKJM@r4epj%;~riXLTheITC$F>zcU>}KYgYKsbQdV*{9N;?y+#B*Tm&iI+*SEZMd
z{lbeKzFZ7N4WQ5@%fkPC)(a8zH7ZS0O;k7)s?#w$;D=RWhw!SGtk=TFG4~*iHlMSE
zqJcArY3{o||DUs`T0ZrcmjN4!HgO>&hu?9op_nwlDj9%(WKJO5!l}pwq^AJ8_rD2}
zuG+~ZbpaTf>81KrM*-eMOSI)W0DN4Patjmpz=(H5bpelRRp7{FzqF0<EzcB;t)uYy
zFLnK0_f5p@{m}`huDR;`=;qc-4_jsCymQV-pTt)94#<?h)G3E~{tP=B`}8h=;7?Q9
zxTv4)p)jixkZt^En!UIeY-qUhPlZ6a_Yo)4Io(g`88xu#B97PYKfH5A`zg{HQDHT%
zq^C*yWzg4v;RyhLr@-!qzNYpo|H`h%Sm0TkeLL50IL&>iGl>~~>NogOS=f+>*uP?&
zpnbrLd5kmx3eJtWn#cDs#K#|8P*&ivv4OAHU)TnqQ|}zcBG-3BDUt|oz9W(@kho<}
z(zEgE{L5|7k*AiY?jA&d9W2^G1?_8ZO?iQdDzVpT!nr@O9a4Pvm-F%-^-E!1VcYw!
zd5!Ko4q{ww2g<HBno&|5RhyRGpS!c-Jwlv`fDuiRP7I_PuA)`6v@dCA?xex>+cHl`
z|Ee`8yj0r$bkjJvHaz;~2#7KDLh|>O#Tvs?_%KoM$q*c*il<@Q2*Njt`k;7S|7tlp
zKe>K_HZsc6Sq<3<jLX`>rnDt}fgq~y;yLBkPypXj_0@Y}!$xx5&%&ysOq9Q6uf_(+
zGLG;5P_U<$Q%0W_Rhk0pe_mHCf7K{=4kC%;1G~4>$tE$&*GoG5_NcyOLhOOT?qD|k
zrDpiYi-T?ODTPv2QsdB9Alp0JuG|FYE^14L2$sfA-{ER?qCjRWJY#Jz3Lz=IRAf`^
z$iTyBzF$Qwo85(kWj+=Kh$;mRD``C=tH-WMkt9XeEGXBh$we`(ZGHF7Y|#+;6`3BF
zdA#qhXx44*Z4!m}i_nMez~bX+)NzJD>puB)6~ip74a0<0zq0BEd+h{46zqg@5swk?
z_gH-3SXJ^6rMLo-r(-fVM5P~)PS}oYNKK>PZ3OnPz<|i|oUD*qI}1DN?y2%{SWjAo
zV^f(PrP}G#<$=DKpo?bn^+-RA1>D2!m3AGIeqYr=Y{g4TNGjN_!OAZ1vqe!h6|<l*
zO0x9w?GBqw-kQXDv$0FQDD7A+>Hprx>#f-wx(^}g5ok(?EY%{6Nqvw%Ix&y#+unbW
zzeLLpvnVjuXKINe<A)N|=&|&!Jb32mp7#I%{&OtrC2g^Ip5fPPP?Y*tO}oaoY<Rli
zw^xampAl4eNKY_ygK%qUlb{Z)+smUlUwC0n4>;C;n%0eNgO?okByEH8C%Vesj>5x|
zR}GgK_+tp)WM{SV`-AR^K5|6Xrr+CQJ}nB+53(hHg(cmf(iUtrce4_lqZAIyU_LF}
z_gFX*3JVbtQCfL2AixmkxO8hry8EWRf*?QlfVV|m%DS`97)V2;9IR(?-&FXAUuC=~
z#P9^E*<OrTP`fV*{_+>}xix%Cxyt7zUV)(B&qeYqoBT+s<vFU-F8kVewbc^!1HO`6
zY&p7k9&%ldIli|bh<jQRiTk?q_3b(3RIo28z&mkB&Oe|9D$$Z*NY?WmES17OnFX#e
z^A-8QV`GM2GlCqGCTsNB!M7Gl&&=0KVwF6wrH_g}02X57TGsJ-E1FuPHA&}{PpWIf
z+kYvtLW;R9a!whD+IVBX!|eFD(-tDB^kt=HlJ70qS}!m)0L>;88X;P7LYRA1;HS<A
zcCY&$W{&yLKdP&qt@+zIxYt)%UL~fBe%U{4EyMytY6hhu0zH}lOcL~?`dVY37w)y~
z+>j4jJ#r=-P6Z9KBe=Gj;H$)7ceuj}>33nbMbww{*iwvjn`NSvmnAK*0PF<y_wPvp
zsXQq(FyK&)D%@FW;k%)iz`CA&aPJjt)o$aZ2`O8NWUtrQMl9=g?C)XeJt`8=U&XR)
z?Le%0YRC_@my`>1#!s737KrcJ&qb7WIdShe&U>i0`G>9;ccoHA#*N2v#{co`4nIM>
zrvQaA`k!Ua@A`rRk70(e)lqS(U(TH@4X!D8jzWwY%);~im^6~Dr1Qr~t?Jr-GQq~?
zYq}dk)nDG1TeDN9aNfp8qv#Jh6_sUw-2Q4~mOnelq&!|&*5H`-<GPqRBkbE4HgCyv
z8AjU2sU*q}VdQUvE~APhbRlr^!aU4%l?bO{wZiU97rEV5pZvIw%5~(BjQ=Y%zl=Cu
z&dXY)jF8hlZeSSIK6?)^0HaxSVJSQyFX=$xlpG2DTKk{JAPFp&0g>twcZ%2DOyili
zKO!HAxkX*ue(O<dI=W`@*~wF&a$@ijO^%{IoLC*5_`3$P2vN=*rEJah@fgbE5oYM(
z<@#^%lt@o?E9t|K=}@>eCUNTa>z-FP$n7sRN4d#$@sBsh72x&rhBYFhJI(I{cX$W3
z;7r1%snr>@8)MEx@3(?tg7>Iy1<0hGw=A0c0P0vE#2>kCLZ7UjdX7Bb)YBq^r!7-X
zNu^uAEA)G&9Z!W^75#j!zn%t@^xd_&6PR&Qa6fD=%?yA9An4JjaK{Ue;|jVbIo8cs
zkV<YF6g(P3Gy1i%`LCntu}5>qOaF6^gt>854VX4#dV7Q7M?-l)J7v0h*c0f7>YfP~
z_&QhnK7r=yEJKT|l#prQTPHXZL}1*w>XpRV=CBot!^E{Mkk)@T@}^HvAp#yu!Q44+
zkVwqlh%V-eUbNs7_@|MinqY%k(%^U|*HM`^@mbPO)RXLcqnG$N-a`9pFn?AH(9!LT
zcQ&e8wCp);W0n}S|HMVSWHB}JXEa*Bu+=>-F*5tZavQ1X?sb+W&v*UpObAS-PL_Y6
z_Te*t7w7oho)nX`>W>BIY$WGWg}c<Q5I<S7w#Oi~U@tr4X5g4aO1k<(D}lPq$uuDj
z2iEQlBH)ep7Ix>1suntX$-l&lS?E8t{$}yqgYi>`-<x^$ZEvu9;g^|_@{@92C)-m}
zvpvK6a-8evsFimwfy!*kDs=knQTr#qRnHkfv&eGh;ove6wLj1E+h%bT;Dp&Z$1T3R
zB!u`cej1}AK0wq7qRNs0xDOTDivU-ST+!G?krqvhW_)9%bpq9>$^w3fg|b-O|1cPY
zk6g|uGQ~Sh>QPy8zJfXkCiMd!n-Xu^h>fh|%KcsaI8C#=>o50ICVC#KUM$-~dTC7)
z+kjfe#$2Bh`3t->Bz6&ts-^T%voQlQ+;ETirht0YsIlSakY^*Qlm74X$vq9MdON{n
zyGp$w8JP7k$SGtIx7)Ky|AW^sy7H?UGYT&b^pn16)fGAVWcpbgiNIEMl$QnzM;M90
zFZ-}OsG3hYdrmCmKg>erSTIghQ6M!d{+6z1u6#zFfY}Anec#UvR*~d8kpLf8ht(QK
zjy>_0QIUG~f)cv)oc#6F=`{@vJx#O=Mbb~ogg@bL)&aPy(2tnsnUm-h802B1gc?2V
zNU^ZtQ~G)jwolQm0fg{6)r}F)oVt{s#GyDR1^x73a~fm<@G>H2!78(MJ<0lU2XO8C
z{NvYpaX$gQB=s;1<S|h?atwwY$*drj*w7ba616lYkEsbhUy|Mf$YGbVYm|Wrem0dP
zuvJH*PtD_YXjMEpZ<LhI*34gHEmNM)U*)PiV}<giJ6M1hP8Rv?+)N<h@w_R(uh!_*
zraP+ss?qpg08v=>w>;tq)*c>O)8~{jzxwYVx9w&xmQJ#o{}P}zeSGDV$_uzT#``e)
z4zoCF4d)RARC=WCZ{=iG2+z9m0)9#MTz`|Qf9qU<rYb46p%{DjdGy$ROhMiHvI{W6
z@Rv3ljvc0PPewaYpwg%2=9kkE268f#CoojX6*h(5bNxFTV#GUfP2ei)u6V6~`_GB$
zx;P+ehh`{bHsQPzg}*zGy1qV*4_h(b@?mkrizy?%95QnXtZSsj0efaw^wBA#CyLvi
z*;AmX{-+V_p+J0`z>x-0A1}6FZf~1#6C?SXez#7N=c`iICP`aCHx@4_R$DGUy3MDW
z4ahD2bO@DqwynRR-1SFgmR&h4sYtd;;K^Iwy5RMp0{dKSZc2wIGAh#-gL;`}D^2%T
z9t{Y9Lac?l3iik|oXmhRo^UuW|5!GKNM79vxiV~>+P-b*2DQ=X6M&h9C(Q+Ce5btq
z5UZ1oaECE0@r~FD$&y9P5&#K}m5C6tS3S)KL)Y&L)&ALaSqXL^MZIDZ<wTu;S+07%
zaLAAI>WcDVmL3$|5yGU;J(8-3E1(6M#FzY|7mcl7KRa}_Hobs#X+5!Zor1rWxEHzD
zgs0Ph1G`9)<Cxe=Rt=Ab<eIhU*XV}A|GmK9E4#4)GHd=INLG~SOCANflV_z$jUFJq
zu@>7zDwhR(aQaq-(l#@rqGo=zn|28<nqkBxnt?~KnC9lC|LI^-(1(#-zgMnTJ&TjY
zA87L7wSY_3Qk9m58YDQYmcKt$rQV)Y)$yI!?E~aa;62i>Z%#Q_D8Z_9ng%U0UP+hE
zI&VDS>hf@v1R%~|S0#C{M6W?XApvNSHnSXr9CnLmcoH}s5)4EDtHzEJtZZjRg`3Zi
zEzF`5I5u9PpJiZfG^YUz>9GL2mxg%=P852cGUkg8=n)fa|E#@V4%FGxd(Tx;&xueS
z<6YZ@TZxg370*5jiJRnSV;2E??d4&nj6hM!vbzQ5dY#mkohcY1VI&~G*p;*9{{S3U
zJ-|ERo|F5SJKOY}6?_~9roP1<L|EU57rofWuZFy!+$v}50Y49^_VSp{I$OR~k@4Ft
zIhRMchzd{<TN^e#cJS<#d!_KqvcRFS*j-h@Wp$BLN|xdC>T|kM(OpZ2_h-b-^%u=x
zX@gHY%3NQz?G4!-@_~8z7{B5V=N(}96{$V6+LRc{rx*K^ut~9MLM<pv8FM*_P14CG
zMN!5rSY}@<Pfm|l24rshCuKq>%jp47Ucfe`x#edM+;e>jp~_*aJ6<13hRAd#Otr?(
zp)r>jVuIj%UJK^U6V;1Kj@c=s{Pe}e!_4l?_8`!y&}99m%HSHmkQ8lLQJgnZ&97no
zQk%|~9*$A;jk9tNO=!ZBRh5hTA;iUkBaubUpnr*2@uhpw00bzvMZNznfQi~_&m}|J
zuRP-V>0@%ezGI=-d?ND$ilWp!>Uq|D-vg~hYa2%Lj$o&EJBuw02+@SNG0zBfI7AY`
zf}d@LnbZ#!p)bEii!pWnoXLe)yVZ`yAE^1bu9#Wpv6g@jY>V!oY)F=G-36IdwN`O@
zS=iQo2#0l<&UEn^tWah?9G&=}Vxi%C%!wI3p#jg4A8=d66xK6o@A*0@?hIRA0uJm)
zCVXL*6}G+Ytkl~`OBj6jTMJh3G^f~k6-W5y;v|c>%<t#PuB_VLajn@m72*rgR21V)
zCBUp=)f}mB$xGTuW&BTp1BMM%4S!>QBk4UZ-qHzH8g_(#+R-bC$Zjs}xbswM$vDVq
zL;Zi{bSJ5AhkWM@_TQ)9z*gA`i-&vP4&DA$zRHuLhuQAq{UOrjtCJ80QEvGY|4WmJ
zwU)kAf2;k^1AsZc{&}Q-#yc2S{$aL<4P48)+@+OXy`+^nHxlLAi>3U?u!1Ki0Y9F;
z?ur?@sI`jcSaIcJDAQNHN!3BBB2Htz{<zMf*`6%eY8)Y9=iTfYzJTd>ldIb9(0dF2
z!8fHT-BC@{4zCarVYT7#A-@vS4N3JE!1n(53GFQ^pK@3phA|;BZ_rSbaH4fu(&nGk
z@m%mfqM%`Vj@2@MxEtpJyJX5khTj1dra9-eOD}+c^ymsc(l@JW*((fZri`+rY<nnb
zVu-)?U4Xo}CV?vqe}r2{Ic=m1{kn|uYGO5rn`+Oqlf2n{Q@!fD-66_LF`@kkv9q_A
zC}=KmNgZIX{!0n?SaY0-TH)9CU8dY8!7hsAYu|&@uhQtN!I*oPSfJtMwO!&#5ZLEb
z8Z!*r{LZ$kVBSV0E+dRuJlFq<`&@lei{-6WOxO|=TZ^tPM9L(g>^eOvs+~oFksckW
z=FDt%l!EE5ch1OF$8)(MV}l<2b@#vKq^#<re(N`8Lh5tmX~oU2@4t5arApub+b?07
z3ZPGE8oY}fQS}`0D@}L{7AU$aRq5;(YYN=|I<C4`Idl;eQ})LK&O08z=Gfic$s2Ly
z)+wPqKAn6YXc936R1anFes!L`+=u3}i;+1xTh1aMA^zy@jWps%*u8(o4DyU8e*bis
zl<ci;CjFkqQ}s_8(AgjltDFurS7+o9exk;)7iTC+nxtzY$NlrS_>}UE=z*#C&n53h
zJ8k1t;@Asl@m$<YdyrA!Q^2dVZ&II`rca=wVsw}&Gq9BChyN|{f>qt>NShzGm$!VH
zye{Qw@xW6$b6CQD8VfWB3fgC4Z*Y3(2Wl^5pZWodum=-lY@*9OofB>OOBFA%->JM;
zJ$?&ZFKg|08YR3jYvD#0x<FdXSRK8{o(>c~Uz_YbS(@2^om+6yD}^nb?!4ANeO0+v
zWERL&izvI^zwqbi-rXA0TUIrPYiR#TJl5+|iN%jz-u|C*>4J^%;wH&WsfY3$i@Ev)
zZ7U5PS&1?`U$MGd#Ykuwe@6>(+%Hn0qu|VsRDnZJYoqU#rAh&Ygpv)X%;BgqElAE~
zV5L-?HxhlKEuZNj5~N01+nqV1JS^dG2RJB<ukW24lMA|;hAA~c`iE~QkiE(8Szz@y
zJjb&=LVPnjMT`MKl)%ciOdoezlXh93?`7RQC=cbt-JX;1Si}lGmymeM>|m)3%**7o
z6ee#?U9}vm_KH$)I)j(0OGJCXaR8o{stwPmrYU=*^Fqy2GHc<9rCC2pID_9x3__cA
zlV-{j3%IFCvk9Hjl+NmaQyq3!k3*!$kt&CK-m8u}2ttT`o~`G$oNgt<o=GK15wW5A
z3HE==O&IPsSyBT_L@D*QIZVg&yh{*Jn<E~@WlS>5{7l>}5Pmxoaw|*}_utXW;6`s7
zV#8Ey8ZFuqpotY^(kNRE!h9}!k3x7}XxO_htFo3}#be-;8)onw;l>x?(MSApFEEB!
z)onfWR5IV-KoIR9=nm+Qz+6AGf9xbFLVPK%u!1fkLN?bNe#)C5rM`121}{qp(vkN<
zHA%1hG-@L-F)w7dO!aMPI+z9MjbG~sqTeU5M(xkWCPv<4woKIXA5Gg$Z^2beZW+T^
z^n-COb=}5E+Fmm9yr)TGpHfBc0J$H?Zacwg{iCFU6YEZN{oZAr)zDZQMm*>9=3rxA
zp>%O#CIyP@rz+*rophy%PFcAjvQ1*6WfVie%`m$@%J2)u?JL*jUwQ&vH$kF4i-HZW
zlMIbgGL_&Ed4~~wUB(SRURRLE;xDC~PqBhEns=EooZHcW<0ULV{gS`y&Rd(`7BS*6
zau<-zRq)}M8)`0hsmG=zW`0kZ`ZCAVYn(O1Fwsh8HY=N?z|9+I@!Jo67xW|hr<9Y#
zR}vvs66-QkptDAltHzvB8o%CTh717Lvzi8HPmKmRpIywO!|C})E6fKaCabI@&2EFt
zxGV~4A$4lKsV=PT6IPPWD`xK|CId~a|E|V>t0k0&H$|^nA_>o>Rr!KHk1&oQ(}kS;
zuj*BQ5wQS!1$7r~_B^<jqBm!{+s|vlKJg7ZqD9_~v(+|D?(%`_i#ozzLynhsK5)P_
zP@AgSO_G|a{?%|`c7B*RT9(g>b@isAVd9+N0Cq1bHlTCBoK)&Q;w)A;2-_^KqkY+F
z$YPEtJY+$?t1psb6MIt5=>r0}T}0G6x@S&~|8*RREcZ1Qp{k!nzt2zT(-Gqi{#kdN
zbhVW>{m8-Y<Asg3@ju$Dv!IFlRe!tPkie$h(1P^0mT9X=U~Q(~bjN861|m=ElQZR*
zqDt4A0In@WKy`vNB+6>uq|}k|M`_WX|6c&S1y}&cRV0|iG}2c^EoRt5@4XWT((qeJ
z+S?Zqr45EVO&kybAr)zU4LR$1HTn|U^~0?Cf3;+>d4e4`TT)H$;+>Ab9SRP+CW&-U
z&Z>DJPVZpx-IGQyycg1|{Uu~oE7aEc&yA!og6d~&x$)cMj3PA=d;k~Vo{*p)CeN6y
z5%thtI7oeP?`)M_eKSLx9I1qDT5&WTJ3BCCZe5}u58pOW!E;Y62WmEbZ#oCm`<j2?
zAIEuKq}m+(rS`A}0dBE^n(ftpQ$<QxpAAO^2lPH2r^u~PjB%et=w|0d$&hrfZw0`#
zC_nR6KyHPoI&pr~5G0^%BO<OPh}q&rnI?%d0O!GsQ8=d$5rUqj;WH2GqXL8mE8H>h
zQ>KAOfT$g+dTjTIt+vu2#C4XNinQ<9r*UFiUXsOB?Vw1Vb-V1Ai%_SQnO%DZ%v0!Z
z{9=_y<|ja}X@6gYi`1qhYF%@HYsb5e(+h@PYR~-GW<_1|mnuOurG;IM29Z?;6<72>
z()fpIn|U)VZ{yzp<sHt#Em}CSYWu|0-<h5)#}&VK?tSjvjG0s}gY2EE993t3s9dMK
z>zs@2t~nl4oOK}Ap)OF)%AY`FQf)j9ukPaR{pB(%%OPFoCTa5k+P%o^=9=1;`-bC*
z5KjpCNukq^*c95PCoH)FLET?7uj9T8-3O=;JaM$}2MdLY{lk|_+sh4rXh~h)(U+o#
z1rI_ZrQT9?TBZ;^X<JC3pn<V*IFdS_ZH+XB5eRBWPQQF>TlM6eDmOyF0xJ34umAhA
zPVcsO-gXtH^US%NZ&jTzi_)pAtg_OU{~c`;E%Y7^3=H#~prCYy#2cfxRrCl6=TKKX
zUDLvmZIN=*0@>Lx%m%7@^{=DM%?N(gLEYGhYLMB0_Pq_xdU_j_>_r|8`ADWp7Jn!y
z=g?*-`kefX|7r^_-weN^<7&^eC!RYmm&N>^5^5A0$~%!s^K1VV2c)ZnZ?z5jHV-2$
zJTFXN3K<=$Q}eFSMMG^epCzJ6rR5!P4&Q|SxvS7~{b|TNO4_y|HsZ$kS~rGJ0sB5C
zH_DDVkI;k`o}JptYH~!1Jq$6U@5r0?@hW-DLUe+zHIvGvpVl!Af~XeA2K3<M^-YEE
zn{K}qVPGpyQb;Jt-?VVDe>sNVrAGyD8TPA9Sco;wc~~ejZJ)RDY#bgOk?IR#Y_}Py
znVK&^-2=jQiG9$yOy4j!caumuQswo;{`zWB;R-6T(PIHu&4AEfBiyfFZstVAqvOK?
zQB?hP9^=32tlOYJGgJSj5$bu7jy0d7UsBFgJbU7pKbnC(&CB9IEnmMZz0x`@=zOD1
z*=_)wbRL7)fbz7rZfe{CeX}BhcK@4(svpV|?uW%NQ`%NMBX^{1*1YU*pkYNV3r9@a
zWz{I2>FvG5+atLjT=U>P5xPh8LLiV5$F=g>4yG(U`X!QyGO!Ym>#Va6vdL`O*lhp3
zDA)IFpSKhFExU1aT5Bm0zk%N!wE*Z|p;RK;zpa^iZ2QLY;v-4)Vj~)d1*Q3&0m!|Z
zv0BleS0#1e#~4KwT#n`p!*4)cSa0@E*d4!!ajeGj)pm{}<1-7XNFy3!0jZc9pq{>2
z(Vqj8I-0#2$a&wX>Z}@)j;Bw08Qce?wmf5mQC($e>{v<eQ>M}k=auxQL=g2grip%M
z3?hGh39~oTsK_9!=U?>&+b){IePxc@;<=%Uf=~zFJ+{^05T}|&2k_~KFiVRHtTjho
z28#=Z^L`9V;Gwm2HPcy$bn1TVqW*?NC@vk}D${^?3{Wa8ux~d8cAKb!pUH@XQ~;8k
z>y{G$fu;dr@kf;3k|{Vnc6I?@yclEII3RzI;kfVGmGS!;(=8BNhQov(K<`%fdSo1p
zRCN&SP}Lh+v^yDreqO*uzBx=l(N5go{@S_B!iW`R(3**dY(fvZ)WoI90cvZ+xU>s_
zaTK?nn7RX+-OH#VOuDiml7~}qak@Dt_pm~FyO8NJy%$auD5^W`%lQVEi9dz^x~VLb
zC1+~b(k(2Fx9d+`PHi95y6L=2fhcZ}PuLaTeDkx!?rNXZIIZPC>5G8${2ieH{1ARI
zj6kr$oEW6}5!h@z;yvTcJD+LgLpw9xrNuYJ{$)h5X!vk^$H$yVNiDHz?f`zV-#V+T
zCJ`crk6U}TTYF;(giT-Amj-VjmQC=<?xYs7%e<DN<KqZx(HP<OFCSw3#|>ta(Y6J2
zknhjhmgq>I`xslG?DlwGU;ZwL&0l3W-)qW*c_|m3qGL6w^RG$NQQo}Xik_+`@^SJO
z;=`-uZ>-mZ@U%dsy~<SvG`Y0ttA=;uF#*z4fVPU}l~weY3dhe8Im*5FyeIl2bN<RF
zOY_A@r<poecZ5%7SC_GdEHJ_`=+^8*pK!DzZc8uqoL&l`?}~(u?8(F$v+c`^gz8-D
z_jZ}{O(u?D5;KFJS2`Oz-YFF;-xTg-r5u#nI=@&N()L=WGk=a{H_0Ocge@>B<3ckl
zP4kCt;CjVw)01AM{`S-%+**rBSMO8WYk3FtupQbrGL$(v=UA#GH^eahz*Fm{NHA}h
z%+u<xU8vBPkg4WCoycoS>r!|YVJ~D9z*#-V1NPKJKG?Z50{yVB8$G0As;Z~2zBT8n
z@DF1LkoTi&8+cm9)(RDh<1=+Ra$iu(y!ccZu!sFDSlJ0U@p|2@N0X92l#Z@kR@m^v
z_{BLrv@|U!H1VYcV<o4{CK0$Cl8||blFB*vwALR-_XrNqu-zLwe^6>v=}GJmZia74
zj?+`XxZ}2_SLgwoV)ix7_x`EI$k909%667geHYBtI9!B^uunb@rFdJc4Rfd+;p@mR
zLVP}u2LB_{<N8=JpJZ_F5$LsPzr^HbU196+(=Et<7}5E*4}9bu$<qWyQ-v;I3X@BT
z%X%-;f~Yc5=o#O=BWA=1o;7p(+6@@vM+e7J6W64}l*|oAjt=s#o;5D@T-!OF+K~kW
z&;^^ikvEfSx)bKVJ`Gex=L>l!M=a9ZK(yD>OIsy?+`Q`WNhO??1?gUky3<JZuH4dv
z{DfhB>p8s0^U?866R$MG_t^mh;Dw7}E|Ft*K*?6-mXjS1i$;2>!0kakv^1d_X2zKJ
z5_uU|mj!l`b^YfI`JNQDQB&SxZ;lav>GXy_YueMC-?|No*TRVe=r8n$Thu>ZHx3J~
z@xEipd@bjgit|Ocmp%=5et_@XH_z$*nqE>hc(<4S8M4Wa{#Bz#-sIIWkW6)Cu^s&N
zQ8(Hz<}dB1HCyR_YTuN!3}~n*z~bqP@0Vp5FVb$|R~ou${`D4=M*gF1hq61_&al(d
zTfiAN9MJn^9!5qvO?;(F`_?P{vk&~|yYe~^$_wmaodfzy`M%GWbftfZLgQqa7)vlu
z%=0PH(~9>2N%Mv#oTrCz)VUAX{n+#>H>$J+$sS^6gyoVNp*lc{%t*vf6X^PgYpmS=
z(GX-~S@_D?45a?%7U;hNhRm6HHE{byLZkq`-o+}~tNA42B5vG6MQh@+EHi)rtk_HS
z<862sQ@93J8ZRL{okYe6`nGQL`qZfXox_C|*u5dgo5_;N@6IqVGgsrod+EHF97{x8
zX=p9y>h=v+P>{OgmYq*k+`}{yK(eRIJAAXyCwB6v9%g~(o+gQjX|D|WyMHN5_$n2@
zX)_b-yKr7Rk35KVuZtNfx;SAIuyw!bw05si*y5>;qFf|P-2x%p|9!@)oSu$zxJFVa
z&soDb<nac%x}Cln1$)q6t_CD2Me-k79#DcpUyLC&JE0N^4*ue$v+t2@wR~?}t6xcZ
zEGNEXN5tynOv|LY{C2<$W8d0P{)qP<`lXT({O#f&utlPZZi@SM`7}9r@Km|ib*hq%
zjz~*@I~X|(wBcJ2N>irTPxfAKy!%)W&)_#uNl&g2xRC`d!weh=Wwo341|_~=?0}{Q
zAFImm-tUtwzoR3=Te*0lAB$8i!%fPhe<d%IXo7A8Gvz3yL_IL(`ah1YG9bz(2%iB+
z2_hj#NFOcTA>G~G9n#$*-Ec@tcXxMpH;8oi(cJg?{lB^0eRp@_nP+BQ@&2)>8^e<&
zZn=)?vBy*utH>&$ddS{W%L{AMfQwstNmQh1pwCe<dz-e@WrcjWL0maM)Y7`q0U)zk
z#YB0Y$u=ac-XY4gD5V=ZiLR5+t+kS;^nHqSvC3o2U(;M!oZ6O-xc$l{LSF3bHQr=?
z1bQ&J`&~{fNg9rPC`dOMNb7u9VjcWDcUsZ-j8qXTTFl4#HH{Ci*`@VQSx{r<5=ugI
zgcypKEWq#$zN}ymzRpkyavTqPil)QI_pWbq;%6A6U!#Rn3eOC^i}JsiotwTb`l+i~
z*qSoLfh+#5G8qi?G*!-RO|VIsbt-#nCNeGzd>TK<#)vdobDQi^LWRdtr(3`b%XRu~
zY?2x09F;BM*y4i!4Hya38L~&EXDBBr!``xAI_S~Y+%=_kC^wv$WV)A!K>O|FuGm0S
zv{puHPmJ3Qc#6I*whO!@en6l;kquB(!dGSQF<O)?TTqv@*|u<xM8)(bF#pM#W#^eU
zU#L7sM3~n@#;?p0FU^0in_~AEcfVNCkrH8n1V9#<!ho!(<zq(4c$ihRCOg+*_MT?@
z!kDiuzX8$TlIBmi(~c<~a<{9aMOpdW@8*Z`a1VD#fjx1z-m0O}Gr*CIyrt+!RPq>c
z)jO``7roz_whh+e=(#Uu6aDFwRDTK!0WS;8q+cTpjZSfi^3edL8VaEgs%)9!k^F*C
ztmfsV=FKVWi~1X_wF;N;J(c$2s#wN3m9{tNc5YMfnomN$F~?s1|8l%QLkpS5hr@dA
zF=k_f&D{EV)ad$@gayfIBY!QPv-p(NWzl|RjjdnradgChHpB2a#uPL$wqmb9`&bV=
zHv>zgdGiCtoHX?7=4*H6o<o-fupryYw--|E1@m8-@-MCGZZaPYV#W3w2n@eUy1Z9q
zytDww>OUQ>U8{Y?Exk!JG{02UoAl(A&AJ~FCAn;^z19>45D8|MLIzg&?}dY?>Ck}#
zw79G^*Z*m>xX%qss~J#VVM0h|c#W-BLYwsS%(Ov*mcY|OLr!8O3iUB-<f}#gDEiq>
z*!Uz7nUvURCkcR2{*BD>b+)0Z<6GG*<@ji^cDG;b6Z0~VxAvtW<b{OQ^KWFtFtl(U
z6_vh@VOC&I_#x1k3U<`F9D@N8;QkDZdVJG6--8{OLi*~;>PRD!d1t9{fiC+^u4zpb
zH|-j|1*(Bj7A$wof`Pb8Q`NNzh*^IBXbgO*yGdceDZ9o{tQqTmrKlpZCCn*m>xdkh
z8C_Z5nq`0RtAl;;8Cjr0d0EK#<SpB4c)z$YDAu!-RR9YP-6@V@&2aaJY0RhJzE9(A
zU3B?QidXSfPO5s34{gDgE$JH*47TCsOsGI7DS=Sc=eN%^M+O%3DOP%oa7Z68DXXpy
zd^J6kV+4`5^u*GLtjzUyAXZVto&j2~338oZ{BG!-S+7H1fiN8dYptJ)r{7zI-*}{o
zk5T>;rYoO<)jCxMixaE-DKP~c8ufGh;9W4ZA#R+g^x3I|Q}vUF39w2x<jgUB*3_Hn
zntcl2_!LC!_pu}^+7Cn!LbWx+;sG_8NG7)03(l0B?_OV^xKAuQA5w_D#Y3in`f>Eh
zlw<wx2F{+?-Xna9S7|{)x%>UF8rP&v1#KOWU(ILIQ}lOT>F{)?wT+2_Rfc_8%D?4v
z;WUxx<bPv=W$mr(U8%-{TcpI_DUkHWuSKs)EON)pH8It2o=sfUa_^<ly1JT`lPT;&
z;0X0ORXz&FZ*a#A@VvnomD>`DOoOesyj^;|bf<@C!3!9S9YyDSMmx_$TN~%}7O)|~
z0IXO|$s9s{z6DEpmsN$qUTcMA^o@|)(dAV=kytICC{x)^6;L<yYwTVQZ^CBp2>Nq`
zPpgn%0B@)WS2RllvKUT&6N>&I`M2#DO;<BU%wypgwqnmT^`I_cOHu}8ntrRp*-d{^
z^_@F`E-2m&mJU>j8XlVto5VeG(U!Ce7H0MmKw4>+J8xy7<$=ZZ4)>PE86|u_TYz|Y
zz8EVp=eWvqir_~N9QF6o*k6)K7Azweciu;K@?>Sfy?>RHXeG#iFceRqfqyiUAN)pQ
zi%d2Z1Of#u3z#TBD?USC>jdFC&R0$kzoZ&duT^)-scXi|lV#P+UebEfXcxsjcO<n6
zR`R*n&ND3n>#S5<S9Y-(InHSjv@>weV#SATx&9Qbp}k~<%v)oILU?)%<3y5;pW>bi
zR9LerV-ngU+^3;3z=$Szq9)QZhnLXTmYYZwob%$+V)xeefkZIM<Bg~6pxMi2Er{gZ
ziWv6{);&;P6+7DxaIY^pGJZ4ViZ=Lq!aXvAFVl=-b2+9Ksk#Kqs#@!R561T^9+g-c
z&>uNcc)nF<3H0N(t^qOwgEW?+^0*2@sU2+rTMS@_bU@50acV;ADeJ}nvq??N(z_g6
z7Eb1#>=Ewx=dh8Zv7?OA=VN4m3Y0~pScp;xASrDDSNNEmT~*?OX)j`VY7nYGa+ePx
z<!VXVn@Y&>O{b~Pub0etsboI!06^L{D__e#N@0U#d)tpACd{S&DoMfS!F|8ST$1Ki
zWi<JH!<cO(;Q6|-{j{>+2SpC4FupMghM_j#z=>F#$Bg@V6iu&4xmgRwc5tdn{9J&?
zU3)=8n<R(GEjH{)<32Z~nwRGtJe>s|t9@S)D;0*2crM{u16*@;+?EO|8#7nUTaE2H
z1QAnv+W3g*fP?E{5;WvPj4Ssj!GSPIdi%z_gIwuRjrIF1CNoePop~jI;pv<3G$`T8
zM!#)u`x#x?{YNay1Y`55Aj0Rxs$zS=M3oFP2r318XJu>8M@(L$C&(J894c)h4O!&@
zG--??B<;>LjJFv}<vxhjpoaq@A#9;xV+YHups%?UH05s1TQI-Zo%G!s1-)w&D;CY4
zE|xeY1gzVDYpv)EUGtXjbI?TKDgFqVA$FOrhA|qOLD|pBpI3TnL#*)XF9eiyW_<-c
z;?&%dimts2`d0sPm4y{kc+v|8Q7}X|f08)%f~`_%%zv^uE%bH$f|gb%H)eL(PZ&|`
zT<MM@1!U=TdFE31i2o|*-9>FQ<!V`_oNy2^DSph&X8t6h&7Y-4rt9-LZull=&oYvS
zlgz6&Ln1+1ttZU8&00jA+^pQEZwCzPQTUS0nvic)^DOn70XJp(>5yzQFsatVBzZ};
zd6iG-5yN<NF0-wu`qr{?G}&RP;;#clKGxbIpBvX2Nb0IbKB1YT<`u;|seNEe9Jnn}
z_!4Zv#J%!jc0BpezW-io*=~AdbiHJWiE0bKT5mV!t)NOZ*3_iFBQUn*<jMrSMeZpz
zQP#V5y~x*aLnr#F3X4653{yW^FkjQq&c(?Fwr18G1bPrBlW1@wBD{J7x_sLrGK*bH
zi885^&m6|1c>O}{qNlJ-Ib;~9(tO-5Hy+mN{X#FYK!(U^fxXizJv8uR*qFwV#~&L&
zp^p=Jg>1e=o)ou?e!*-?(eov_++%2<T*l?CI`$ErpwLAlkvEr;NX0jvAMwF`JllbK
z53y_#VeA9x&cU=|BbGXQ7I^M-AC#~(#p}aEUC3Fu(7@5Sx(oA6ji7zzM{w=9j)Vol
z$WlOIz-s%~WC|nlGyrF-^pWkbDvZpDy>VVhjv{$X;Hl)=_&raBEK=7qtre27)p{uY
zdm3qvJnzQC9BPEv@?m)OEx0v2MF0nYl;<z?^4KHVX9-|tHE%^;ZvLnh83*orD^<&j
zGwZk<s(>-qw0&PuAaj7J=*B|ROfq!U#1n?r?TKFN00E<hmGA{eDo&sC!aa_NYU9C#
z@F|bo)KNkZA=_l$UhRh<lB0u)PUCWz<Ot2pN}4mGjY+-!v@)qO{AWOV7-&cN<pKW@
z%lVVYF4t9wGRfSRdpffY4WXpW0aZ*S$|~=4%c@?xAa(~^P~rRsaC~6l@Y`j8IL)*x
zWCzVueVqN~N^Br?uXlAIC$ful0$DrpJ<0o`<8vP*<Jl8(TzOa1n|YGL$yuR%kL%CH
zxp*Xz9Sxw`TF>TDS?pEFyx(H&r_l;Fh38`DiH9)K=yRkhE58Sm=c0#NlAo<*rq%oy
zx5wy1kj88yl>A>(tzOI`DvPp`1~C=I$E1WEE7?&`szwQ$E5N2e`;s3MiGr!;QfbIj
zFk{etT1lkaAb=;GPA)qZ7*r{-$Krj~iW5#XP895*V9`RQ&gAY&uLWU6wy3qz^b9eU
zn--NMFCQBw0>$8JA&Mhk7!o=(-r*|&%vFx4)YAT3p-D6HeYSw4t52TfHQJb{hGlpQ
zeHV4NVvCk=F&(MJn@-x49`b6vlCOPO`7A-RUl;$mZcJxo%6qjk3pzz8NWHO(X+OhL
zs<j8|2~+houGo;$i51J$Dz{hTg7->aJxO0$UD)HZ0fD)CS@Uh-``;T!<;uu#-C9Qz
zBJ;=fN;U~WEF)C|RH%g6i+m(E#kNutr<(fXB`1&<Lv0j)2EbU+m~bbYRxH0XOVtVb
z|H*#}OU$*$oD<am8@-489hgwCCQS}NLl?KR9B+uni_4@qzi5o>0=m=s8M=$F?vDME
zb4oh&e|;-qEj!>plI_%-UM+pdpdM95DsLUTPBL2kL%^fLVIIWwOy3X~FCAYmKeVC(
zp#MI7=C&_a@b%m$-!U5%()Fqo<$Yugi?$inqX>e?J!fvP4Io4k+pb^DJOsy5$#kRI
zl58+rbOG)g%6;7BxyCnFs?DqIzX-s5JMF8V>R(1kmUHq`D@Sd4lH)vM2N}x6paTUb
z${MnnEVc#N6D9B<5U=%w0wFK*emU!BIN1+NX^<vGG%)+HpgnID+2gy%V{eK4ZBeqz
z8T`?u%);8Iaakq_u45pfT`8(Ev;RILdGW9o3+zB9@5{zSF_Q^fRwHoYEDnBGmGLn0
zRg94Yu^(+*<IP==w3fNFI9wo5ehv~zk#Rqc=qs;#BXa(Hn2_VQJ@%a{v>T$d=uO$X
z99y&$HTq+qgtNg9Kk9=!FBHo0=@`g1fMXC&T9%`$!Vyzv?3@=;BfW}XxvP}nBKq93
zoYI(vsMk1#*ax3M#9Iy&lXGE|R{^DcH$VP)9`n2LY6-#PFaw+xf084DCKaou-{`~M
z)#~b;I*|K(WJX1)dAT?V#%4q4Q4_uVE}p;%qRF@hVAtD@_oj7c+KE~g<4gT^?cnGO
z9DY%(G#wGYYG%=S!7vm-Oq4ln?4gtGJ}SZ+bVSWlkl0GN%LAH1UXSoGK(gza!`-u2
zhHxG46Rj9=Gxa`4@XFe2QT6g5CO*?-;p=%ro&(<3faTcp$ZKh{Ab|emsZH|gEn!?N
z@YXk1{bEDi;Xr4?E(p<r5l7oNyL-Gtz%-5X(BzF!j`Mu3(W_ehsK_w1$S)kF4D4j`
z_cTH8)wJ9eP50V2UY8s`H=4!g<cHqXizc*k6}(`~k_L2U=P!xI)*WfAexz8<@Ly|i
zit>R`QSNkp^Vz;%&?%!>PUEw0eDT`0Y>X%<Bj~@p=8O`Y5TAP{uA-gTE`8<1FLTVg
z)U1=CtOlI+j^=ASD_1~_ii@A2ouR>jZU;lMO$PFaAjJZM$?xM8b%%fO)XZe0-edht
z8Sf!eKMngq<p%;CRfW7%E@`{gy*Dp2u%-lND$1JSlS<owJ~9hqLwXh~zVu7#osO7T
zf?KpPp{T+!Ih0_Aqt^z;)OP>M5l6s%e0J4XD&U0d1E-b$OWO4X=PArYa~~J!giOW#
zRe%_@Y)JQw`OGz96Cg^&py&<Uk#UbnB4%c(Lwfc*XH~Ll!j1sCY(mN-?)eRaB5YAP
z_1Y4N#8b}z?TjhTJ<P^&wSBzKUcTH1ppAf6(fes4=B=t8A5n4>5na_?wJMR}wCoKE
z#P&`_Iub9XWU*qWiL&j>S?h`9*PnX-)PKZcct&*rJj#S@lBR+dk08uxoiobX;Pr5f
zC+hkiCw^oPHgO>Cmx=t^%EqY0_sHcV?<k5_g!RhBsPO9W#{Vg=AUlkM=wGgtnbI|r
zmVtXnz^~81&-4=hnK$umx^^r@%Z}q8zigS0dv<N%4JDa?>zV(zrLQwmKRuyvpB1$H
zF?4D(lYLN%%dw@pZXtv7VS64BG)FI5J`s%{WjQ%YTX_D_#V&`(@)#a#Ne5&Cm9E$V
zKU`Jb0zB%nZ?Oo&nj$8y;op*SJ2NF*F$8rauqqDau4xRN#uY>|QpMY8g@*K2aIHT9
zx6`kgKb-WW{xB-r9x$Whj-^YlpFgokAVqFH4#jC1ECn5--E=szP1#)p>>pKM73OyN
z0Gs)`vBHQ^x7@+g^IK**xOziC_A(xZ6izP@<7dV#7&1qp>T~oidq@=M@u?HNbIB_|
zRJrs0Jpd~ogfTA7x@26fAY*g+ksNW(TelNeXgEo{p3;T!BQrX1&#`+*vn-9uaK`f=
zeO31q6uC5m{|sD`OLo5@l2W~^wl;lx1Louoj(O|)?#G>W<rAcgQ+!NG8qw01L-s+_
z&sQ4IW3-iIW4&MLEg~olfU|8Z`%Dx+<xqO+VsY;XzC<3#9?Lt#9?6x$!0)=!@fWP}
ze>h~+YI6KBvzA#y*h}~8oTes@i+~MKBw$T<HZ=W?S-M~44p<_h4z$bKy4=5j&+~N0
zpK1ff#QR-AScAnW$gy_)ij!eYYkh_Kz_lW_`d`JZ-(rPy|FE?6$hD@c{66wC=a8&c
z6aVvqCC=tOk`~q)WrIxFneFsF-%t~0EH8nwJCj<|$0NXsecf{i9#T(U6mcCoZZgh1
zr&-pfo_6h^LO;3j#0@HsSuvQ}A^MBRF!6Fz`aqU;XH^qh`n%yP@L)iRGfI3GQ*+yC
z+*lCn2I@VQO}VYK2iX{y$6)g_P#$VXAYbt%<GXUs@d9);M&hY&$?f$&*AsKZ7CV($
zT`2Xae2EV)DBw=ThN1%*kc`~751ZV4v;IKMw2_IM`*B=7DPEU3Zyhu_?#!~t0&wgq
z3<nlb5~3^h9y1X=hhkIHL|63h`JZu!U<KH_PKKWJl2GP*8Im4ulL<s;b@8V<+)!(&
z@*coRR;Cf<Z?m17)u~B3SDM!FRlURjKi0uCfRKIl$E0S!)l54%zm#4L%^tKVQ<44E
z^f9e?c^@Dc(<2uFKP;8FuB*iRRz#5lVuS7Mx>WHzq4+_nsS;iDSg;(~duym5?H=lt
zO)R+v$6+5s*F*>eZQShzpCaQ6q&nL2*T9(WT~*dKZXfg>M1?dJXm`Q{t=YOhLipW9
zhz}4rkukl|l-!&t=#xkmjDV=C;C;!}LiB!pwj(B6LB|jv3Eql$*zZ;!zWK4p@Ybw=
zH7Yyy=J*&FRL@)3%JU{As1gx4@1ZaHtkS1YPfwWw4X{I;(bBHGp6MK^L<V-ZgDq)q
zKL$^BIZ|RMiNQ^^-nv;T#;*D{MP5@^J8;KnIhnY<y=zYI^cKj$)$vAayZe2`BGap2
zznxW~5O0z5B_{>y0%6ngA$Pr6wL?_UiL*ls?LQ|dlj$?r!l6%CGr$*2d>UpGdu8(U
zw2;xoAM`UjCZDKFYlhG%>HyIqsRsT#LE?hhmxBSXpIQKQqB>`J+%jU8cFG&m9qF-c
zVpF~GKv|F4;G_eZ-saPvEw70d5LwwKM{Y9)N#jKt{-MwWded-(e$4!@>XGfo9C|XJ
zl&cES=J%A)r$aWODIp|x`nIJvBOZ82<W3Yzp*2pIvL^|S{&ol2e(j?{<z)YQ_FSVH
zL08zE<4%j0S`K{rDr{$pJQdZUvVBPGv^EC(ZTl`{THlV|ZX<ApK2rUO$y+7&6|SBF
zGDhhu9;O{O@uG+HM+|8kcbpyFGJ7@AD#5ua;dTY!(Mq?e0Am`+<nU9{u|`<E9@sE5
zZ&jPjbrNt)zsf&z)x2Ud@H?#z%E*zo@(D^UXTI05qe>2|xY-C7l=~cS-B(e|gjSyD
z9puN0<UW7du2G5n1tjoIxh+09GP+8~X#o|}XLoK_t!Zd>;g_>`G2@*kYzFL9K|iD$
zk(=n=Uwy2FQ(PX__UgQvYDg70emb@^i;>ZcWljrp6vsEZ5WO9Wqk(cEMem~i%l05a
z_Tu<s5hBYXgoZ&~e8Yy|WmfQv^#$<~5Jdkj-dA$jGBWmFbEe4>clh9wm^uujZh0?}
zu!JzOa*7zHgF><t;c^|Pm+2^Lpwegi8gp(S%D4tNM)?^inf3q2STpZLNRW>vq$!m3
zXbks!$%<$oZctrbv*DOyQ5}z=0oTE%L17P^tYbmYkSQ=-8QN%VPX%q)wJ7kV`U^q<
z4u5gly*VR6WiK+~BNsl6X!U0kDpOx}GlaHoHLz|_@#uy)8&Dz&rcN39?&KB4ONd2S
ztjF-1pVeLdR$*}7SEKv9&L=O(h~Pc?bJ&g$^D~jd_$&O<UvM~Qk|p1&SAZ==o6#zh
z!*{|V3?eBo@wE&)BZd&f?MoQZULDswxOg1VjA7K{V$S&LvOZGxC01|zeS8W0=PQQ&
z8NQZ1k~tn$QrHGfp;6*_RB91Ytr2)}nzV^yJ|-R4*Rt&G=8a8^tE{O}eWq`xw7`^p
z1>~>4)tEz!wh)hpk>!oUgV$%byEX|&;3b^%kRTq8n|3YZx_0)E-^<Z|qH8MtdPVG-
z6gDf)>BE4jV$aUZsK1ZYs*<u3h*h!maEynWdk1-rJ+|hgy^X4nx8_`mO3Tvh+~7P5
zK9p=eA<0hOv99z7qA`S^CB9YNFr5cb*l5zdx`ws_KdjI3nLm02$z+s#C00inImDOS
z{{pRV928<LUB3m4_U%eOpLC1m7$7wH&Riah$-F=IQJ$Zee11{C44mu^V(F%tR-G>U
zBRG!gr^tSw8<Nd@3eOFMt52Lyoenpds@!-j&^MU({>MEQ)6^Me%S1!<o(4nF0^$3L
zK4dF#8csBm+pS{9?GkyO<Q`1EBr5<B|I7Fuc*Vbp-^IqjVVS*}k8$i&D}RPGcV+*F
z2|qD8O#(}RwOqdvJu%Cka0nA6*5lhRum73NL2c)Ltrh*2nWgM4UzTT;r($;cbEcIS
z@p=sY7c;zv%S#XRr3{pOZNX(C&OOk3rOAFNLtLvr_y8TDRmO;io^4WR85vH|^PFb=
zZH|Sli_o`SFP=wt@MGh|5Hy$hgoKc7xIJzHaXBfQB0IJ8%<2{Bl4oTvBDn9e*(yoE
z|4!~+#V)O4dOYjn#En*zVFg#5jil1Dh%x>6Qe`3G$`TdXkguK;NFZZA<)$#i1_~oa
z60Y4;Yg0JnSHBf2-o8+Ocz+~M+swICuAHMQV%U~uMW?p-j57+>;9q<V+O|K8j2P&Z
zwtj?}f-j#)eRe*p+`w(Uh(qqMAnivTU~COJJAZ5{8DG`)s<h7_5f^F~Q~_z$Y8yby
z21xQ4@lf;|;+%z%pdC7vtb+?Uky4*3=K62@E^n7Y4L4P;vCNZ6uA_HH@H4#WRGQMm
z+TMJD#RHz6`$Fg2exbjl$A5+7w|9eAi`k2z1pOzm^z|PhzQhK>eU;P3D~cR(J_ON@
z4yst3A}~uQG9Q`xGvEkC%;3!*l`!b55e1VZ1vDnwMQma2(DCE&9x=F}^a&!xo=6eH
zyGBm?_&(+iKE@~#y-KSPuLm;S0+LwyVldOCU>$Gxur&IfGA|=)9)mT)1Cm31xCAWO
zLqrO%?rfM1e9&sqt;<8&S%5k`PVN_*u-04Pk%VoH!;H}eHH~l`AKWl}y6!R`qurX*
z_pccEJCWWs|1gw8JgYpu<%bV49(A13IUjI?SIhlU8|BXigq-Z<Qoqnb?j)SF<c;lK
zwcXo8{j1-<eE5OgM}2n=AGSuZ`YCgZmO8Y@WzzXUJJdIv{YB}>jufDDD%}xZU3@2T
zxi<n=N1l&a7#=q;oxOiGalyIge3rAQ(Vc#=+>@Ii6t&2j%BQd^E1=hf1Ndwx&W8ML
zHXJVQ2A5s%O?)Ia*ki5SZ+W`d)GIA6G5eq&Pa_8Sr6s4Xd&(_VwrfciUh$PkHr@l@
zsM8kOW8k_rXG4@Vh?M*yaH&}~IFXv_hDz5XZ~bv|zOl?$SxVwK`>+`3bBGRU7cReT
z0QOTI6l|ihc*t`5r&M5<#|QOmp$7Qz6#bk?SIBb{yWg<8%>F)HhOVe1ENb%NMag}H
zv2Hm8T8a7<Bw*XV_Z3fdL8o0_TvfnJH`1$-eruB8b^Vrz7e(pWuWya)_oiQ|cSU8U
zoYN_&><Rwp@^_yA=Py*7zLE%;xstotWNPdn;o^aLyQrKb^Tn!e<buQ_Kj+f{Hn+5)
zvULBMY&LQWib<Ou>#KwRZJ#NgJ;yQ|y}ax5;ikri<kQ&V^}cpa;nChOc~o@6o*Re-
zZi_-`F=7dMd$rKWNGZLH?5BU2Lrl^TJ|Qgl?SA>jCvTYeU4R|}ih0sFAR5sVR{1O%
zaznC;e<N?Y)7s+nP37TBjn&7R3C4wgCx8g<*6|af-Qy94`R917(B}v}<ZH*4!7NT;
zl>XvMA_f3>u$8lOvAWps^n7cpxM~5q@HT1ghXcj1v+i7gZ+O^ninX*=$?~x}u=n#!
zedtLT@AmSxl!@nKoP3+}zLxB1{%OIv&BW?CKKzlEaE6NmsGxxtPeRv5G=r8I#LTK#
z)Vmvj3PXg%#%UCbu*6Lsu@DuCwM^OLc0zJFx3lxt1?_0RbTT4xi8g^&VFGNeO*~?2
zhead$!iuV7tw<e&`#Gm0PugUL=Pu3kScW1us+L($6kmTmZ{Ih(E&U6NI+-DrNVzZo
zl+-Um3gzkVQn77D0o2+cgXG1LKi|FF`93P{okiH`QP8h~bxFF}L-LjY7A41}FU?Q5
zL1PoEhvz;Y0Kd3TPWxw<`*<^o>2G45UOnHa)@!B3VB~SEk{(9{B$LI%vROeQelvB2
z?{(Tt;KpOD9?aaC>p&e4pgi>__C8R*XxS2{2)~Sq_{OE(@&29uOrm%mje8~p#+GUo
ziX^NlwUDx{+2a+he0oo^Mz9D>_zN1*Me-juRrX}5HY5?k;WO7M7Wy(`QWS>XGn6o1
z()Fz7TlM*bb;bsKeD0q$(t^d;_YS;!7@(MjLe&dgxZneyVNM&t*l_%on3gaDFAt#~
z`*$6$7Zi@UF0khshiVJ8n$CXf?JDBUu;jYW3;Jw00a*e0%>wQI&QZQ*%+~sx$!|U~
zgXuHY<le=tQch2LU1DbgA%zY>777v@9S!j4RJFnq+^?)J#_IrMs9!9{lSKTrDx4n9
z*8uiy+H6Kj^@t51caw0vFbMq0?+AB`rvA#ub!eEkdUZ}v^jj$<4jvuG4QPfYe6`Az
zPAr@?-6WwZBXDhu9*)Bf3vZy5)w>S_FdVS;OwCWXc*#stEtLm359oxw^<{t!g`zMf
z$xATcpfG!PT6jKA?l$8OXNY9!-8&Pj?Ib*1>y<ncROJ0SS25+gpfK@uHKMF7ZC92g
zR2$z)k*NgElOJ<p<qe-_bY=QJ4Kig@)b7I1)xxBU0~D&e3tzTxg4Wa*^l)D{cpOwt
znL+E|s+gJ7C9f)-f2I_qH-5#5>epboA6Mv(9ApfYug!9BeGvfyENi@XRcE2DR4~GM
zXYz)*)QAcFJf1g`__W`i<N*7<dv4b3_1Te1JW2SCfx|<=({c=Quu&S9kfd2_ii@Ci
zWxFLEq|GHTZ$#IlrmDmz!<`Evfm?LT1_bJrlVJ;YuFbXdp{B&(*&lkJ*9#8uMoL(J
zc>PG4Q3`P;U#DE~O~!$6ba&GC_cc^=$Ee2*F!7uKbgZOGqP7}>{`Zb{pMwN@C-M`!
zeOnACp2sM-WG<wL=i}Tm@fT_;j$5-xue}Pu#>>0Z9Pd7XIu$?-h)OM0k*i$D;WJ_T
z6Y-qR3t-)JVlts?zk38?^<b|Y4r`)hp7lwwf}Vn5H~5(4z&j$q!Ig%xHcZ(uyF8uk
zbrXA*KU^7)hu_z-P5*s;;bHpj8<N=s!{+zQZ4E{t+@e6}#nMc-wCm1w5DqA2U=eur
z;;w8?##a$lIF^OeCTv}IN(*L;_`!y;=2PEvc-+}64`F6qI7+6`F`F79@~ausE(+in
z=pG7R;ytoRIcY3L3TGufJ)9Gw)dQ_WzYh>Gh;tZFvB~RoK~fXPvl=l;9YyBa%E5n-
zR|E4M9)^)YgHp;Lo5m7lGmE5p3`mgHHWxx}y$Y^}d^JztrX<|E5s|ZAZELYcj^um7
z?(xQl>-+gHH&DJhrgPtS0BZl&?@n7=A-zK~9X#3Yo`abuyo>U`(M_yBf06RJiFCgo
zxqZG-v2My#a#v2`SQXc#uE^ZsNBoi(9!m`z!zj@wzTG&{!|CrDA%ZRUtbYkyI=<ga
zlUlV<>P{12w!~$6)%g5zL_1Kn$VsjPJT)`WMC58euw?4v_MMA;)fhh;=utg<&|s#F
zS&`*J<4sT+tF4<vcY9+2*lRUHc2`mN(mW@AZ?^7bGd>j;dz%yn<cL5<t#@lL3;l+!
ze7p@=liEJ%=p$yR{IEJ??ei22g=0VVdt2}L!Gd;f^2j|^^MqAb`;dnpPkMlEil8Ex
zuv-nc$Q$W-L`Qlat@vozCv*o4dvM1fC1$|4#U|G#qGb&(Fp6Wz_tJAJbPSbq$)7&X
z`brMK))Ak2>{r7}3r2e67K8qL2F6uj*j>bN@aa8^-or7pq8epC%j_)bjKJ%Uuc@MH
z_Mdr1{7C+utu+ytbj;rOz^%&L>Nxt?*X#;~>>a8hvx(0_M)6*OzU2wnhT%Hbsy0=+
ztEVIcv%c@Y^lv@3v|_Lf%`t7mfJ34$@11d!ql-C1t_T352mJHtR10tLR|KQ-`P&;t
zg9X3Wf4uj(;HG3W_${%rSNQof?n)JuLjDhL@T<z>5o_C9JiP9n0xQe;7SrA+cF$M!
z=eZ1oKd8TZ5!@VXimGr+EacSecJr_+eDaOIqDxPh--ZEPEq#F(GaiJtg60#LO&AjY
z1UOB`=oPGuXGKs}TdcKsT=08oTYEL#0>w|QNUEL_Y3b@6BOfW9$YvG4Cp`eCy*?Vh
zaXpoxjYk5<Np4!>T`fU3p^lK!?^6}SFM{VZNRDGEB3Cq*#fVlQIFlF1nPlg-#Q!>u
zc%V<4U5wj5PmxF@8`<#)uK)JaL^=9(DU~kddv{zte~{Q%B!^F>rRlG<d^uR~(<RH_
za%n<uz;OM%e2RJ*tA>-xBM9T6%Vk&l2|swpSEX?}*EjNj+c(WuFj>X*0l!4L*xCUo
zCwBQRJ^On!uN?CQz{_H2R48p{>SOcN>AmH*^YJqRJT&^|`8CSbdX7>84H46+YD+yh
zCYaEYtFpV?6&t0aouzF>H_-sq(d3Xa=GvS3bLWySEbV3{m6o}l`OYQiH*)qt0*wM~
zGjC7^T-&yWskU6*K@nH&62r_2w;C9K6tF=})SZr3ne3uQP12&VLYUBecD1rSuNJ{c
z-|Qm$6@_CFWF%f1oc<c=F@M8dGOg<Y9G;pvyZ8V6DE(Zxy&Q!{gQiiT4|tw4sZ<*z
zOGKZnssppVccQZvXZkTyRKw0FE#urD_qf<NXhzIHoBya+or9X=TRI4|IGcAHbG9Dw
zCc<;uANI=8YiAG`PME?%_ugVCMqDu*N|}~_9_olY8%<iZa2fn_fdl%&aK6=G5&oMG
zGD?W4Az)zVan(qhup=il@)X#hL|5wFqL41QfE4Ud?v$O3SkjUayLms(_$<9P0<1Lm
zQ?F+uO*FY9yhy&|#@oDduZ9rD4ZNqVUX8`03q$mv^7|`YrVl0$cmn>--A=ft7hVe3
zk9t7!lJp0%vnhIhNaT0EmA43O2TawOj&kC|+CS8GDMzh%lpul&UQH9pt9H=xe%Z*g
zbJ+*p<PN1fAW-h)=G$&IeMCj&Ge#cr8u5g8q8#TXrq;Q(h<lEBQD;Q5xkB01E@rC_
zzhA-g822S_2<F9g20sCBSP2NTLT=s7tJK*nH!Vsnf}5tdfVaZsLL@)%VpV`kr}*V#
z1UFV2eP67gn%|FBn+EKg=%5@_!2|%<J3r>ieYU|DU1_~4|6_Q))>J-Pe0%j{cAV&+
zzBx?jK2`<dm)_7L&N%U75c2MLk)&M0k}gPsCCUug9_?p@*5GDjbv6-&|7F3hDRyG-
zq(1rKEC~Nvx?_m6**(d0pudTP?XYL;J>q}P*nH+yKgNr^!3Cfpqet>v?##zZr{dq@
z##*+|gNC;<czci-tOcx!^0LZRM}o+Wq+&`h8j<#z<IUK|+Cu5|A|n=Gj*l<E_wozb
zQ(b?P?m`EVRl-EvY<Z;_dX&a3s4i{Q+FWklmTJnGNQLddp~haE7Bs}ZL|?Gxm(5S{
zkOUx0t_e}wyyF(I-sum!Yy8%oWkeeJLkF&3Ud3j+K&1x5Oh)sjn^#(`#;T{Ls<&0(
zf*pK6{p39R2DJk&5Xr_R;ZCn-JzzeySetIPBEwW!@6RI7somW5vM#56a;96X08xy!
zsp;#JaQeL$j$^tp%s5|Q#ppF{qn-&fmL0v9xRE4DH1<{@k&#>U<Ii7CgZA(E4cg3x
z-%^h~5}j$ru3^i(5<d3afQ(gjeyBryF#&eDv>C<L*|q2L9#y39SjLP*1&5ROEydra
z{jGDH+CIT)aq2bhkrq|5=7t~7Im2V|T_o^iM(GSq9Y87}WNeGKzs+9`s`Z0pAk4uk
zL}oLc=}uC3o|&?>b7}wm?NOI<vul8BSwK8w15{ZxwD7b+whs4>gnzFMjRGKs+z%SG
zyRgz`$$+aTGPT5JdAB$l0$V+^i(bN~xNaLWl$Tw90n$K)H)hr)A#MCj=6LtFPJmU<
zHS$N-)fAC7D-c|}7Oy3SG`NjJD`9r=+D0vBktTd^5VtnTv53<UNung@eAi9G8i6J1
zN^}tfvfBBo2VaxE^|~tJhxaWz*MUrOeHPRHI}6YA*XcjBXs5=CYV9cZ6gM8U{vuA_
zdk{(O==6N9VjX<a`S-D|sn)kvJ`*p>vDQ_-c;uz1iG_XV?}P-fx&>vd$kSHyCBE3~
zX&-7S*pR7a)8DLpTo-Az59wzFaNSA1l-qM?zs<2h2Qn8w#TA1sfkuDJXO__}8rm<b
z*=QA#dA?d4Ne>Xy@a?86XrAghAD&W)3_hY9;5BUTr1pC{jW`gdZfz6AVM(Npmykx9
zFr9^$O1OoJMEzD*$E8Mn0+!5G(JavsYP_+@b!!KLA(Nb&0S370b&?yJt;T!zBPQw~
zSp%8-SS6uWRjth#-!c~tU8ACSFgAujULfo{J(i>VFkUDAJ>~k}Rs#747N2+n5J>fi
zlymg^v~3^7qZ;Z&7@5yV0a3AwL2K$a5wzC9FdTW>U*j0zk!ezWx$lV;V!TiIx9;XY
zs74C|Rkwce13jmSw#^ZEzh^=)9<C08_pmie?@7wZb&cmrz|e&Liw-unBhI9-aIio&
zNut!vv)2)al~^`FI-0ak?D`91-!<4vYY;V?37;r2D~Pmq@u8He{aHE>cv(UPK~@||
z)YZQx5el|qxGi{&K6Tk}qJTOjZ+1EJ52X8Kt+1f$(Xq`gBTVaR?hOHPif)OhL|Ka(
z-a0X+SbK^h*?bf#st3ugoa=Z<<)%DB02H2n^38`7&z9DOQj;T<ub4RLr}UpSM9tQ7
z>eMW9?BzF39*qHZd4{-0q3M}h^1eefw$8Z>S4<hifKORkEltsa+H-2_6F8oaws+}S
zp!oGnRz8lZ*?SdUrfSkQd!~0M%?d00P~7^Wb-0eIqXw0f-~S(EyIm+cycJV3x~{Is
zpKBb{E$O%)yroU!{ZJ8!J$GO9HQk#rot}P2`-s~mewA15xo-_q)*1gx6$FTN-|D9B
zFfQ>{Awy<aSSF}*zdX7W;_?2Q^=UZL3BA|PvEMWOeQ8$SVw!eaRH?Em$9qR!FH^=5
zWEu#dFVQ95Nh9LWjD4uO;uUj^V3(~&O@6;~mWu6j{7zcoWP3N|BAU~3V~k_jnTI&E
zBv<H$$}0n-tyH-7Jy02wPuS}$5ie`btfN?r1-|~(<57@u;k6<#rQ0fd^OcxGTaPsN
zKHRS8OiQ3qVBj#d>8XeFk2w!e3jQ@HSlh+Yb5<Zpxg8bkl<duo|K8E|jY#$u>{t}J
zOV{avBN~tkCu{f2C?0BZgUY?afbaYlH!w+#7(+Xt6!qMZ!Qa_VK0r_Q>7s|wl}G!K
zou4G$)h{d{TD)v)9X>Lt#_DnJO}oOZc7xKW#9Dy~ud^iFgYpN+kG*P+Yb;<U>ydE_
zoUZ;9Qy0Fn9mwA#wP;6owJhnoxnlIV3+S2tSW|3q#rY2ZFPq_%adDovU}0UQ7n=jF
z{o%}P?Hk)CA)eqBlyq1v@J=;<W+>T9YAnd~b7Xv!HL}l5nmzF*k$mABP|R(D8IRk6
zD~EiNO7aYtCDNJQa`n&Z+hXAXSd+=wq*jD1rP(<hD?4uHBvsv@-lnzL>(if9e!!C`
z+sv|O&>0gfC&ZxsueLvDP)c+jlSG`JG6zhF#rN*?a9>^)EbTsUB7DV3+*>ud#}r_G
z>jI$p;=A7An~f%mrq)%kV0Hy_^ex-jm=SGpF3Z1l9w$Oo(pp?)X?;!e+GDw_&g)I%
z+vq=?SA+i@#<;pY*Iz>|^M(VkSsdt}#|V3N7f0JyI(SpI!|kvvef&JtVY`=&&kUAI
z#q<6BRo4M;O@UkRJzMo1aGolkmDoJjtj>pgh!7o%`3zSg%hR+3Gz>qqE<SaWLd+68
z?h*D39TS_ngA|+W3N23}O>ge@-L2dJfGZ}y7g6*L#QuP}s&!fT_otODSeW+K>g!=$
z_&;+G$SZt$1+&r`0J}4AWpb5gpnfT=AY%8GHKlvT2f#ZUeo0FVObAui%|uE)$2M9*
zeheJ~hF*Fzg?$$UXm?5~XUF%z&;?7|-->koJ!hJ%Uqr~!@--1aorj#Vu@kng5~P*A
z9`8oZ58lt87256qu~m|Y*#Lb1??1MZYYA&Fz5xj?35R2w+K@3Gze19JM?k-}J&jj?
zDwd9))JsY#CPFf)Ts_d1-3Z#}AZ|9(R_1tdrOR^}zP{4)oJdscvMaJYjxhdOva9z$
zWb~~K^I<EY$gpMqvicc5h(rUL%{2n2t$mDb<EN+k?nR_1-SK|DctcncnUJx#8Tm{h
z6Y<l+oByd5wtOewhEaeFnmgx{pWyAMdcn3J$LDLC?*qu?RBwIrX5~2B>Vz}A#fuEn
zq|!rc+2<$msrr5cfl=Zxj);2%6M_$)Rl5b)DawF>Z_D8qw~~}_LwhQ6*BRA~Qhg>2
zS1OGvk@oK=j=0MvP*KitWC5_)rnote+oZ(|)A8<t0bQ4}^Y{tAkl9fT8@#Jz^jy|x
z;BA>Yyz^@#QL8=V7yLBgnwUS;)`tLvl&B@0MU2w14V*th`)HlwJgT|*HR@2D4vnAl
z4>=lUz#7=u>D7iNs>X>ek2h0T6tAQsV<*?Y#u$~-LGocn@k<$=M@(1fg#8m{^I_CU
zoN5!@t}bpvIYIhT-gL3z{h2U(8}Qr{-^$-L_I?E#vO1g^LBJQ?ITE%cjfcxHlw)o~
z`#p)Nn*RN1sd(afgiYLO!!r!MRH!Hq`F`GV67?tAxC&t%TkbUV_BRQaAi(nuIik?)
zi4(CkEV|DS&5AA6RCs~g`>P>-Mpew|>8}eXNvG4>pxz@|rNgCW;mwi0lxN}luQj3{
zoaJgR6NSbh2Sn5V2z(8fBfD6!rOo{jF<nHYLbU7JFu|kwmt!3~FLJhW9ia<rL1rFP
z*R}#P2hcoBpUv6V-Nv;8YozRt5$0iMAr`^T9HJ!2N>~^+g>OH+;^6_t_#9pWTku~_
zzou%21-mn=%b-cV2_R@qT%C_0ipuSbhSA}N3ZgDKbq_4Fzu^4vqAk|sxMyS$kW<Qy
zyV>i2+LKC}92Gz<YeSzl{fcVm?SR#)D`<=Xs-$4E36X!0Uw``D3ZuLJ$;M~2qwwMO
zuz<hJuMjoIn>0zWmH6SmuqQ73j9Itm?u`}$OrOY+l-rj$OBP6KCA+sKBSqx92co@U
z+$IenWvCKnYn+~(TCQdvAgk*wTx8p0O(V;LCs7|qF5Axl(2E+4jDv}X9t@i1L}S%z
zGi1WIQ)zRAV$7St8P`xGIJtX8%Og!-$&M*Q^qpr)SO>Lf`}He~nU_>Ral5+7Cwv7<
zY_DoPD@;WC-s}%Mx(@VdiAs4F)pOl7`v6_zfn-V)kdD7c&FhX-Y=Qg|{@zw(N)%r)
z1aP=6kefb)pgbL1?|~gwGQSZWzieu=Gm8mlek2t9o=Tb5Zo8{hYTw0kJAU!mof$F<
zQ5xzwj?hB~fgBn~Y{xy_X<I7fw|T;gWYRCY$9)G06}ZEZy6S47-5dRNsvmP-#t#tv
zI!|Uy7T%p8yZwK0e`T4VBv%FFdyy=^#pL`e)PW{))!h#ZptE(`O#Jbs&i%aQ4%;f=
z@g`F3TfE~OG53}PX7>H(e_YUC(yU6h(J<CKnb9S1ZQy*H1;I@&4-*h8I0I%A?_JkY
zt!ebxmR2bu(_YQ`+kKsSU1vxvM<8h(?;da&kQA@M{szH?YHl7h3L(pF7U_8G97$tQ
zrpbkuE`rxMnx6-W{%Vy`VOS~@ui>|E=!C{Ty$c(X#s&E~o0GS^u_N3(I1$Janf1-&
zoET-6gVo{shDe@K2@gzjA)S3%FqCnOIYRNnKP|)26^~IBzcl`*<n-|d0J<kh;yzEt
zh6LtA`onKkhBU`HlssAN#Fsqu=VgeZ6>LkZOo9nsfqGpUise}mQ%^Jb4BrYQ`@ugd
zo<#TB+<dx+e#GNn@5qHbaO`DkND|T&KO+z?XU@-7F?*G;j`jRaC}vMuF5CXKf;WOZ
z^t3W|Cjtb({rS{ciDGZd`mR1^$VTM0mTR!aIF3oT5t2~*z$4{*%a%0Za3op9&FWe3
zzEt`N^`J6f&^^D8nNM+j0LndnNjPDW8@`8RNOHuOq3@W;n4H>|Cl_&Ch&>x(daWg^
zIwn??U#i+@(52HbK4rFG(~maE9(|z%`Kj1@$hu&X8<0RUnIEtc*5hq)F2`avbkM_e
zLvccF1iQ>FX$FiNI+V+&VKIG}0t6GwJ+7MdtOMGMK*h1XHUgp?o(1mD9UMQBYoAmk
zJf3ZBCM^XS;W;9Ku1f6MX3ucPCJGOgbk#SsCPy03l_Tt@H<9K;+>Ri>r=o@!A~Eu#
zpX8r@kSLrKx^y`s?uFqZ!{n7;I5EAJh2>nyl!j{(d21<?HM{Gfmz4IV^fGhDxy}j9
zK&e0iN*;59<TQ#@C2`mfwu0p#?5Z>xQ(Ea(sV4%=R=p%uPa=Ez1?3doTCOjVz6&NW
zW;@qEi{Ji1EBd`L3km&-RK*5}J^>`rpQo(@Qb{NZKVp(_$t-PBA+6uZ>-mx?@@{IC
z9oS;#%)Ty4qjpJgUrM8*Rtvk7#RYwFq(3sgyW_8U3)#d0JEa~%OZkUw5y*xEL}+?>
z0~O8{(et3od^_6ZLyA7CN{9YVvT%4XEE5OvWXFgO63`d95{iMMCHuS0Yf^=MNs};{
zLU0RejD;uJ!!Km?j92Md&Q7IU%;P&LrzywzpfC>Sb!>dAWo<v{aZ0?`06A_=EUEz}
z;#%PQEvsf{pS8;-YjvDI_cX5Xl}V5Mxf`P-stf9_cKHEQ{)pF=m&#^2vg|JwvprgC
zz<K%F>5O~wY7Qg&<LGYAq`gOKO|d5R-d1RWQ1*M}kFtCm^5SyAxtGfFfkHdpZ@z>J
zh3;-aMLw62xwl3@ncsp2Wr;P`lX=gA^BUg=L1!Krw=SYl3IycqC1(8}y4{(%y}{0l
zazC}C59)#yKZaD_QuF_HN{N-Uo!?HU015OrGvX?aIS+o8vL`}1IiJ@GR6e;}T?2wV
z|H3zPK}7MXI#kY$`tSA}#-{xham1D2P`DmQ)+deq+-E07;Xz=CC4Y^=9KIHB6@E~g
z1)IW33TuZTTLGzMSRq^{QVUUOPTix-2hLN*tc667q|NW&ZWBSUw#gPZ@}H;q02Dz^
zlicf|&$=XO?VKXH$ZgA7mUA%2#Pbr;ekRPj9|VO=(H1yA$w-KlRfrQ-<d!+&OV;1H
zta<b1X<z<LCj<$U`{;93rdZQMjW!U+<Oj9IOW<U5FUujp?b(DVBH;o|yHkhuO<&h<
zQg$%L>hducn;w0i1_D=4Uz_J&jiUn0{`+z!A}txFIfbO0udcMuu99@;t1%1pFW-78
zpS^=^-{i^U%o?SlCEO6uTv3W`u?|HxPxmS@d|dZt7V8E=3qNgER&Q>`{C<7pB+1{N
z15_Vx)QE#@Zr`o<IVi}@28B{-R3#ufc~~1Mv8K7U?Ye6QsZtg?pd8*VtgmE?dEkD2
zih%h7NmH@s66uLnqMs+SYKYG+(s&XDa6SVZNy8HE3OM;WSm?F?{zAz@ubOSx6-U2k
z_TI`R(*u3w^Os_rvQU6PMo!}uv+>SK+|-VC$iv*mqg#NB?o&F#!ix#jm&0x^r<J=K
zbS~cds-n+BEdU3xE^7`69=~nmS{Em!rl1e55%AR9^q7-vN8%RYq^jW_7(XtgOCm^;
zotGz~MVjYjTEZdq-{wwlvEvP2bH@8D?Ax$+{nWX)yG0N)<6THDob?1Y)Z=(y$mvka
ziJNw09GHW&79PR(mEjg;*}oz--?gIyD!8Wi?IF<-cB(YYp`?km@Lyf2J50AGI_|X=
zHq(K2aV}m_=Y%FV?`(dWEa8;NL|aPdylMOEmNY!1r0{vQ{<pppG9K^vw4yygxxd1)
zU=1wd%F;Yx{1*whi2>yj-&CW;P%CMJDNTdA`Ew`z;>51j`(dvyE_~Zt<YU$~tLhok
zj#%}Uqmi`V-0=-$GSy1tn4cWI1<4mvwGOCz+s<`X;|I6r{ZQaYSwBt1Tu;0t;ro}{
zM8MNc^ooYdZ2hZU0hf`OJ%^f4oiPWt<tGJ!Y-G{g(W)M_QM#wo!elv-vnnY)@3~u%
zcSOCO^e(o*pHzST6YX;-U%-$mGu%w`kPl$<&i{A@FhHxP1?$;6<P!U*pFR?N$3B*A
z^_g>6cfKU$d#PB}z(mP&Ih8>pAFmP5W+Moon$Xd-aU)&V09d&uq-U>GD|-CZQ%0s1
z5-7KQBkB?lcExBzqG2UoxNw2IH%^k(d>3g)b%Su18=UUo^z(eooeEPRWcmo+U|w=H
z`UoNTQD?CbvT)`a=$Ob8>iSS({}C>8`N$&C_!+BdtovwlzRKaH#i<PHS>pB!c!@P9
z(`#URZ1JMww0pUBD|f{86T?JK^wK`fp-3A7*e%#8dIJxd;@Ae^lrfm5Lf}KFU5-g<
ztpONKKSzKEGhVLxHIIV}HwZD8C7WN+DjezKXn>uOnffrY?3nBMH2==TXF>8|z01w!
zvfzb9IkjEz;4`3PLyDY2Z}*FnOc^0&e+)3SWE;KqIC0ZTwk3h@OS9>={`|wUlv%Z$
zTjtY6F1QX-xn0d8^mz^OAD8M&vF&Bsb0*(MsoGg8%*XWa&#Z|Yr0Ho$*``kDkUhKU
z8JYtMYUi9F{xTzYfjKkHlg-!tK*m}?_fK`q?PRguurTcu+DowE))3^(C&Df?EicS>
z!R4D4tz}Zo38Uy@&o}?LLtF+~#P*>{)2Q9_w;%yRq_sWX+QTH4*HX33UuAs3OP69J
zu9t6+6@o<8_NjP~lfTsu{7MevHMuXusmrh2ZdNOaEbZq;23V_J)LUqsKVH<cor4&t
zbwXA3c5wGFI6W27&wg6|Mt}A<kG6Nj;$9*#_*$3$RfSW#g!gp|=rw2^<$lE-trWi3
zrHg4SBXvE^_+~sD^U+<n-+8J=f5k3nUyaO@wpzSiO9sz5`)yr$<u(W7$(Sqd|L&F&
zN9=8*rGT^)?TqRsSoHFa-#Jx(9P83$8RsmxCt9!;r;9MWQ1yG6YFzJ!Sr-w*;%<vb
zs5aadi~!WR>^<PA&Ps-n=`^Rn!Ie+e^_RDS>UIx|`zR9Lb@fakymDmqOWDQh4ni|j
z_P2JqJK@Cdt<CVZSL+Nwy*Fjp=!4m{_C~{wC};^tIZ;dG2-olQ&MOes(e|1I6PAe?
z@7d1j)G)?qHEj$=EGkq#!vUP@m_62zZQf!$3{4cNI);a`42kaqF8*KF;T&!oXx7me
zjsww)yg3?QMjEs&rc1YlYK%)&TQ*`{fu30Hv;0FI{E)rHHH(|?m|+xZtyhxcJ42nB
z<8ETBHF5#8qUA$|87shar*tj%NUB+xR7&dNNFzZY2z6u9ZH(pQN9+E?XAVpc@$$O~
zLyjcMH%h|%Z`xdt6fC9Iyj?Ho)Uxjw%vpbyJw2{J2^9|m`wCK%*=~D!hKCeyDPuMZ
zltK*=t{%2K*!x3vYaj8ybxB+PN7P$}wZSxPprMpfyhw{fafjj#MGD2;-HW>hcc;bO
z-Q6KL6n7^ScXvxpp7%S~Ir*KPY<6d7<{qu+e|>PQ)*zVJGH&GSPb_~!u^qy~1;Z+(
zdFl!2F5-H2G^<yf=g>b@yjg1rKO35+9x~T%^5R5OEbKhs2o1F9N5qG%D4n3mOh&Oc
z=Gkt+G8nGEv7|wX)&lpApSh83zp4SB)-t0Kg2uu5**Kq?HPNa6TgpGwqW_oqOTi*x
zak=2UmHQI`^a2Kg>1mT6Jgo41(PP5Cxq8Fp%_enXqwz}ViObPF;{C8cJW6vZl6PX(
zEFY(v_v%ly3YW;Zrn-RTPru6k6U-#IB22cv?}{u7mcGb5NP$>HU|!s+Xf7LHQRb0=
zV1jKDLFS%s#3M=iU#mey471fM2p*tG(*f+1RH2YC`um*i%|a>C+mR`g5Qe)whZET;
zF|%Rnl^J!)o|$A5m&BM^^Qc_00S9CK-x{3%1d|EoFl4x(pK*?BS_qtZ<O2TsX^}*^
zKQqu}BDBT+jB{4mqdy2NiaN0)p4-2EORS7JL4ehR|CW5405WnG!zbJHhSA>A{TU@(
zKhRB+U9YCHlKD*bjQfY=pm>O>`wlC2MI%@nm`V?nh86#(|Hnqm@3OB+WMazVEMBle
z2og%yVFfz}qo&)D9+GQAqPH4Yf|F``43FTX<xM{HDYb{VrQ%rEe_62M(P7zFongu*
zqed%VFwyC$>k)tqsjoCVI_mQ&=%OyD5hMrYSJ>5i@s2|N+J33^n*|F(EEfMeAmWlD
z{7y+_lWUWsWC`IF_Me%($9@U!Mox~h0`Q$JpNM61huf^b^tI@dbL^Deg;nL^YM)WV
zJR;voRIlD$1k9((dONQY(Bk0Ib~$vkWuC;x`9Sg~y_v*2q%P`6s`{Q5WhBIZSfLqP
zYqoPuNXNnyRO$}<$|l4wq-2dKL=;(yrBm(wLHn*r#^d*n2+_u*TauHRUcOk}RZHRy
zz}n;aj1_6}b{1?3I;X`G6!}Zm-O}ff^XHR_VN>6=J)c838Nxw#KMSN8zIb4z!ohpk
z(O#DqxK_e7S`rt_<sd4+bcHqYs2|;;r@$r|?X9qInd=&w_h1_%z80B2v`aNy{r9R#
zSG&$|GfH|ELRnKd-9w1w>M)ZbHmt}cwfU%1QmNp6`zcm3&qPT1gxM+0S&c28S7DuS
zD?H@ZSQ%KUVb7rD{#0J`-)|y$6)xCZaX>cV0F{5K!6v1S)|cLXl6hJ2!{xl{*O=m>
ztNaXa82P^#19+3$RM7tEeq*($+&vXoFs$NgLi~^2Wj(2GNJL{Yf@nHXLl!$^Dm$7_
zaRu2D1?1O>jDC!uSe>ldg0^+P@fyq>W15s_{h=e1|4$><-cnt_&A-RK3~tGv#?r7f
z!xfllqt=olVm^;`Aeo1^!e}{@aAr=;bg)k2x=^&(#scm@@nIn_9{R1XZZl82!-~I>
z8*}L0OcEZGDOs+32F@_m4-6)9fH#HCsUvNMfs2|GlWp|4V3=8^SzZ;)d8v05U6VIG
zH7jpW<rw5Fb&d5hX(`=z`Z_nCZF}&N<lOuIM^nK96)YzD^R58vi!o=v3c5s|QoNhK
z;~!`?qU?_-KARm%aSSh+qdGEqzssr=$_Y1yG?>3_MCaA*ibP0G2~9z3nb$nLuxYf)
z=m_*v+*S$r8gj^Gb<(T*<+>`Rv~;S<6zwYvbXh)zKO9;HMq_CX#r~S>js`22-**jl
zP^Nj(fk(PCKk3o9#)RnGF|;PjEVKS+n<^5m)g;y;%eySbU9NFlvD2AN1;zLcibjP$
ztH^{)>zU-`yhwE4#U}{`tLMPX@-I_aox}1f0>e|!baA3HXG|>G3j*oRBK6p(RL6=a
zWY36Ad;hZ6U<|Km3a1?dvmd2L8MYHHxqKHD1aZ7(*01wX&iu2W;4AUY%Z{i|S>(1c
zA#mUq*n(AZt1Q^}`6RALc;uYWg-=SDkOeJG9VhO^c6gR3gt-Tp2x!HJmDbRQ9)w|A
z`a-sK0?QA%bVzvUvBa9;YXsA}lr)3Wqmep?+lcV_$n2Ev&%F&)GM2KTSesr_W3L+5
zj;b(MgfbI&r`WRD!;sf6MpUChQ@i2JcyeK6M%^*4_~Q&@9=+uO)Ze1NozJIo0xP~$
zto47WwM<X4)0|9DJoNUIv9?PYZNbyhraqq$z>$4fpCutwJH$T-j95Fd=(K`~KNRRo
zr=;B6xa&}Sc91BI^kLO#ZF~wZE`<#HfSh(vU=6>{^AKCP0}gDB%#lJB%<lZIyQB#&
zD7Gx#Zm7^GnC=zzs$d)O^&&VhHnogymFX*2q_bv>p*8j?Vd?URu^wQs)}ZjWtAoj<
z=V4#yAU_kKt(sg??Isxze$bXLAkc`3(a#=VsSlakFrDE@92w>kC|%bAixo$NZUNtN
zB=Y>2_{--_h!2!a%M)7V`tC;*GBhDzwtTh&FH2Z<f7O3s*2LpEJlGP;0pQ!FL>*`H
z+w$`^=Yh7V^sAIT!#ZV~!O}H%3MLxwl8o4pmDMm6?Dmx8**`mBbHPGjO*?ayzs>7@
zP`!Y5^`d0eu$um=@fbf1g(ZX9qJNFG>C=<*_Yiys_>(^x><JpC)3y^QH%;ACDn2vH
z(7WkQb>Ori<J^^f|A?%Q9DjY!R*HDwb+r5e7Ow(CUOMt!T+NE-P1IIKg_?&b`_<<f
zy1FkvYG7R1L}IZhUdn3G*|P+NI#j2`CZ5j|6w}gM9Z0|dMl=V3tsD#eA2b(9b9El2
z3K(fyZ<Rs>E)AKbym$D1ddNC;rY5$eh?wx;%KjDf+bPoF4C`4vdy#uYkr#u-tk!ot
z<C2Tpwcuqs+{D!n?+kBH-0<M}p+}hX=ZVuMXK*MFn%{bBGEs{6Fsz6Zc*Bh45MSG`
z`sSv?HIR_}dSG#xku?C=r06g6_EcU*9(L3Y<8pel=*J6D)03<ns1TNX2>6FRUd~jT
zp*A_AaI&=LY38~QGEViP<!vB5MuMwgIAk!%9R@doh|q5csU}>?Ig;InHMH_H_U+{k
zI%C|4ukR+W{LYl(nld(=E-2wDcyVPV&DZCU(C59V3F&E|Y@9-n#;Fl4LUe;T&x17W
z(K3>G`Irx|zH@TCGF#|74RgS};V(*Z6U>h?MY8U@|6u#7Kai>}c+hIja_%iGdY`jV
z|LZzeL73Tofz<atfO8csv(<2?dyYG2c(2{_upy!-29}oKU&H#h?d>M1Xyb9ls(%_?
z2$OT7iu;i6g3Z*XtyKdaOVI_PYwvXUaZyIz>N0HsyM2L9dt|DAP|3E_Aw=0z{ph;?
z8Xlv8<f7zolT*Oihe~pX<pbc~n2ZRhhihjFTe9GS$!MPhdeSZs<c`mF-_feINokJ2
zejwwMaO580KB!zsGx(z$wY%GPG5mh-X66LbUMue54F$33#cOghqu3@R?MrtV@<k>b
zfV#BecY$9+<={n`yhOsI82p`jGQ%3PQD?>PhPrLL7=^#c#c~O+%yTDX7m-YPQjs3s
zPlt=28zkJUHG9Xr9-f^q>9os?*0KxCtN5MxhXyG6IFw3?7bf7HNddL*n#GbDzQ}hj
zUD(|63oXxedZD}ycOYv44<12fhta!<NXnaL&p$4!mjx_)aow1oJbx{5p)q`RYyo5V
z@<ZvFUSeOIHzo^GNF~!;<?qk5h-I|w4FI*wBpH@yNxMZ;1MCKY`-H-rH;*}G4iB5Z
z-D9B{LG4K#%EukD!bRRM^PTPWmeQboDwHSBcI~SjAHtODGmuW>i#d$vz3bbcsvKl8
z>CgPVCBgt{CGz-D2dN)0gy#6tMC&%!>13UDXF`49d62tVbjY7f1!PPcNptTFHKiPu
z3=3NackG5Ss~uMP@5-MY9`9+CswQ+}tLMZt*Q!}wZE09=htT-}Xh$`~C1u;=B@81v
zkhz&5>=mp2bD1)~J4W-}VAa9BkJ<0RzuFka+raBZgF+o{#!KyOCcvgr^`2zytIicq
z+=}&F+qk@hlnWtTn<w0z#)AV$7UTz~1$Ykt7%zAx?KMhhh5@{Nm_x!QjCX-gUU^bm
zl6f{N>Ur-KBeMHBaX^PjgVcffkvL6>JJvRpv;KfauKdeG6IjZ|D$Yr+!~1TnoOqa7
zI5P42y#%(a<6EK-X^L}D1_VH>z)2;D9(NXKM&j^sP(4+}RuG}e^&h!<XL_GCVx&aN
z*DLigHTX#cP?865c-&s-Dc1px)SZUCB#|~kM=|Wr&HXwmdQ_xb;yo?n+e+ROyb$X6
z#remaHvsJ%X>h0lwXwEwS_%&J^%PfuCdMF<%gC7Xm54CpMUkUk=+A?;-KsMq7dzFK
zn)qQ*!U@eox!$yw@PH~hb9OgE6!$T|=UJKqHtyA)d_pn~DK_Tw?&&e9P=(DPHaTE~
z(EH*Kfvi?|Wmu8^*1O2JUlL7%SiHDjfh~i>i(hyn^S9I@I#-<LG9;7Im&mvkh?g53
z`ur8F5VddgAUznz&BuJd`ufgFNQ!@2YHH6Hj19Y0>v8O@=`&fs*S;GX0_+m^;qysf
z!D^^#RylEAW^avU1oksQuUQY+uCPQM95e>8{f*=(`_$wT&$rXl<ThdS!}Usuqrge^
zmjr`7{bHr18ow9d$rg0OFRhXljQfTb)#hV55sfLh##O31Pbl;NS4-V|lX&}RK&Xu~
z)-|bzb7JIF=Z3s`<e$<H&QJFFI*yKp_Vv~mxTz40ECclZH5hES(BO99?pC{s;Y;}9
zF9C0E!}o?N2u``~tyw4*0`nFrOprr_?4Bw;gx&)@HOdl#Lp8XvcXH%oLQK51)3htv
z?F9~QKO1Iva1UB7Db247ewp|drq7h#SlBv(J5_C$!CKq&nRKY6-u?daibc8N1!F8u
zN^>A(u5tcx<oB5MkdHF@;x)YCf+{gi<I@zO!lhDYQEi+blS&j5Fw*&6x>j4Dg5iZ^
zOvP(zq-=ad7QMs$=rFkm6mz<mTgcxu@2SH3lvF)axr1wRU?=1|oM_@1Jv|`E2eKI4
z?Y^t>V5S6omF(Uu+#okS<IDC&G&&9}i!075?wR%5fjD7uR?T4Jbcr3KJ#=S@&naMZ
zG&=vS>2GhU)F}(^xU-u*`J~z5142UKJ{NLjr<9+Kh7eiCJup4)&xL-z*10g31OWcL
z;z~smpAroxT%-pZcT+EFZ_H-N-6UFWtJq|O<sb5jUbN_b;)|i9*nKUg^Ev*4F>-N~
zKIJ9+XnV7C&gnT(SCWTWgQXnqeF?&Jx4Xg>LFm%`S3v6DSx8bw7W{|F<GM@fngE;h
zl&^ooPbC_+rNI^_lH}`sEN}{K%z5HxY@8Rqll4W;rfb=@G>aJc|J8-7mh*vc7$e|5
z=@=hR=e-{3%Ul@EU#v4*!QE7v=f_60IM&)lZV8X()i?%Ge(&9|ie({U=S&ahn|l!m
zQpFNNZEnUeC}INStkUeU%2BHz>Wb2^oy~jrKdngimV18p2IYF4ZDKoJ!T3(HS617w
z)C4m6yXF%osvyg7SD-jq#t>AT^SIL(R?Gd0C8(D)NwHjcn_qpQ!)`rrU`wFJbZ*ua
zHG2wg-AKr@RddHLuM7MlW)xueT;*!gKF<UPd;Ggbf`2iXTw?m--Cq$xnA23tHot@j
z9{r;%>S(n$__($Cx9b3m`N>#WKdr9CZJcPm-e&6^*iL@&B~yD(t7r^k3_}1lCY<cS
z14>-?BKhI7LkoECHvpirOp?pqH+_SU+?C+q1QU$(#NQ1)RrNouDa~`=Igr^*l8o)s
z5f*c&j3)-ChEF3(ra<N^nrjxodsDuh2Hgv}bQ#r@)30k*%EsBmuXQBe*YE%v8~W}-
z-u3Bek}<F=K62Xaul8}Z$q0r)nJYW#dz0Wx4a!Y7@`b)l1#&^I-Tkr+!hMCqrFx0n
z&zpM>jLQF?Ze&QmKckZyPny8i`TS3h9q^r6f>MdZCA>cl>bMy$8YM@o+9j&BMs#^o
z8ByvOn-Jn)pMSxx+fVy?edQi&pUq#aFl^2#{lcr%L2chGBqG-yli6gxHZvAiKxw~h
z@opk$!bG@i+pOzB5dbj1Uao|VVsp}b*6&dIm5!8TK4lCqu~ETbl{v>qwjOXuh_S@?
zLGSC`6~vQ5r~>EkVrR?7zAHyXf1x8<&*|{|CPm3n>L?mgh`;1ptu+mQ{tOTJ)?~*{
z5HQk<QE~%oX9CN<Y23x`)?ygpyb=L1M+G}j)L#h5-Uu?#+*h91ck$ns66<xnA}3kR
zy7wJ7D1~My=$iLMC76t9Uo6o9{6lOI>Fk8pQC~G=Au_aF)4%daP_))fn$Qmz!nF^&
zB|d79y@JP3PCFyj?53NCr~i(*=Op+t#yzoRlj!s0cHYUuaGB<$kKhZdRKA7>1oEI*
z*-*!~kaerTig>}JBs$MORVCWWv-OazrUFc~zC6+ZRjoRnUKjk7SIFit$^h9A{pv!Y
zf&;|Ar?-P;bHQc%^`PLqjA&+c(|qQh2*?Qv5%0R0)F(Us@z`ZiL=@G62W#XUHPuIM
zg6#=*mIg0Wr6PJi!UJycM;!g@r#%Ir-;JzS%b$<OiXmyvvyt_4I`aYsThs5+)_*M0
zoLu=rL<diNA#bxgd2Guj^z4u)u+SoKmlfdu{!R)kmh^PLjgTl#SYV#ap?ol0dlP4b
z|Mv>B_rYFY(A^taZA&pY4BZ0-LJ~Y??S&X}-L6<PItDHJeYM(8{HFF`=^J;0dp?nU
z-ogNXBN1d>?3NEKx%9|`hy=_HBM6hcV~P^%H*2^Gq|2`lIdgs_oV6A$3Od|XFGfk%
zgDB5loz6I!P@h}j_X)l?bZMhSrde)c)GSbo%@uy58nas)y0`m4W>U?IYFHhVaq$&N
zHRCr#mRvgIu8-d|i{3a8d?(0Q=yq4j#0a6!W~Um0+Viw(9JRmwd=2a|xDUKz-9Gp+
zefU^Hz47(Zx8dDAT+D~@WtZopsBn!M6|>vkxPdBLz3C8lSb3K8Kd+Prf3pB24}>hm
z!)#C<z1l>MlYAP!oVk~@vZ%L>%kCI%UT<9WtGnS_XATH|xk~FU9)Zc%n-nif|0S^q
z3fe9^%@Xu}jha6e@?EL3aB3TaX3t;t3vPXboleB+&?QMD<2Tfr@2MaUIv9PQW{1gC
zYB}lCF^jl!U0&e!NH&vo%480&<3JBMOK1KmSKJ>l@69C=iPW>>Z)bXZY38f+(yzs<
zs5)nEQV_)n9c&!$i(fhX+6x>&){Hx2;l6;<bx`J!Bqa6)kN$>#(ALpZ(QEuBY)SrX
zqtWRqW9m7ttHa%9q0y*n)GP{dzr-cmI;66~Tw*-;dYf(UlV*Y0|F5Jzus@^8@UkE6
zh%R;j$zjpG?O{(0-Q-6+7LnAR+O_G~Ta0a98pb4Qq21mPA8XtRh|#YU^Se=8Cf!m)
zI0F_8Zd@8f{x3nkF~GHAmm2Nmpx&a#29{Nio_Vx`>`;jT%EA#y5UG@=?$XqZhZ)Re
zGbiDh0sXb9bppZ*;UdsHIjxSSicLGBi>TQ#_#qh_79s$2I6KW=a4wD|TyL{%a!M9%
zMJ%p!c6y*w<SFe>VRv6wU$#t5tJ4_j_v{7$oOvOXEk|R;BcH17pooLXZO1IvFXEF(
zCx6mz>Dg{)s$?t_NLHIX-y#v_{9es}=ERaNm8m!XW>_CJ6Wu%1>$FNh?~<Hcb$IlO
zeg|cx)Yp41qq$&y2f!J5K)tvc!>Y?~f`loZV!WYbTW@Y>*2r7AEC-Fz+}j$w>^Jz%
z*Mjx<8!f@L=0#3L$S>`EXFAQND1OUs|AIk_7d(z<TCyK5xI;s>x$bL_?TG;XR92&I
zbO~frKQiV}hM{ly?szT+6F2yFUb`FY9bAk#tZs&J=yzjZn1~d=f#On1I%I^nFwT2{
zs@ZDo(FU~-0f8hJCz!l7<frEtup&HNuvqF3yQsxyVUfCvJ0bE5ai0(|b8YGClSd6!
zr7afGz?^lVCX<a>%gu+2<$60UVGjoul;)@P&Ktx;d(K~@#SGFpDD=~m>p8l??mBRQ
z(Y-IDK)i+#Ug6G<M%L*@&%Sago}xkl(TTw$2N-txU6-4^8*AJULFkf{N$CCQbiLAo
zGQ#>ljjqgP;Fq%bTHCl9U!5-KtV|Jj&(C0g$L|?PSOaS<d3!VtBx)EJ@jh&jY;j<J
zIi#C$W&a~%PTkq+essE3Rk05hG8_M`zro+~*6JHm{#hF5`pzZLS>1G``ukq8&k&^T
z|CAEWQ=*LU!~!W{pVT-2Amw&V@|UpzA?NZmN>obkE|G_$w=b$Nbc4^?^k#c=$ZxGf
z?u_k6)cePShnssBXE&$Du$)JyedX>qcjx8}RHV3Ah30I7SH5)qAb27VZhSzlgIS+P
zoLREgRw!<OC@ZlOOWo`b_?m*h<3HuRh)D?(n$#dSG~DvU&lX#We}aI`<yw4zW+jbJ
zO$8Mx26@VI&+?i+T#*yN-wETb4DkP|kO03=Wwb6VsyB7L-&cl+8ZkLnO+UrCQ$vde
zCEp8o1Mk)&C|;VY3?NIVIg)7Sb4_Y*qg3!+us#LX%k2oNl}qg>zyH%xD9!a9uWg>~
zc^wcRW|-ei_59>>>!wsP-J>=rnfA8Ov6`wmYBU_h(`9EoV4@<q`>7IIuMnr8<2PR_
zzi>?ziF4@?jQ9{)bYK0b6n9}>z3Oz?_vUcIw=Tjm@kS?SI7<rf55};+B$;94_#nJn
z%#XZLm0%qaGWG?HQMJ}TrzI?-B7vf^wdGyxpbje3r+@I@f9hOXpkvgyPDQ3)UATw7
z><t;KckfXKm#wYio4n43Mj0q0w7hO8?nmAlldN^UpU{w=xwP%%iyUv<AGQBOTnlfn
zFGa&ST04nCJIX;8kNEaDfXH3<QzT3@p51ef2-)*2{DZUR$cJ3>ylC)BOwQv!xiw=&
zM$Y+0>dkY*3GTP3v>V?spP}H&QoYx)1-lu~f59PZ3WBP~Eo$$SCl$&*K2-ZJ(2E=f
zCo2&-vEa&5KWInaFpJXK?_&vLBbT~Q1wx-Rth?c+do$$|53;J@=v&y(+P&Y_Hle5d
zK$_Dg(UP*?@orW>e=JL4Y1YMkd{bHJA$tIgpem%<4YB-CwJ$=im^o8~*!k(yd%j?j
z4%wO?NwO3CVVsJ?>43qd;%dG(Mn*O+R=KhZ#r!@H^T&)=_=<a`JU<5aWeh7bBqn~Z
z0UrAWBR0<l+*#Dmmw$e62k*!b97V<3vK3&ac+$KikAheFhe1D^rX<GKpkFaI_on1l
zZ}4m9NNe53klvg<l`>uTV^5HZx?>!-i<FV5CfCI{#`+&3&7kfELq6ss_wD#Tnt%D%
zxJh5-eT%F)P96uB+cM%d>s)dqD%{-FsXWdxD!~Y%Q2qRjhRN5RpQ2?7=9!NQ!Pn*&
z<}uty6@CquQ1EE$6zXSG)&h*ptMPfVT8S}V>@RlfKF8)iGxMkZ715b`5nE?hz4QMr
zXGPJz)Q@Lz-WfQ5c!$3>kY$H8n$Z;{Vt;LKa|9kl8r6C*uWsM>#x;Y;;n&?&Y@C!7
zN#+Fqr!{&IL1dOX<^3hXBPh}d&)f+@8E4nb3z7;S&9b%rSZ;Go6u|x;xNMe-E1QrJ
za`~&jc?R_^oV^Q$j!M&vN&t+3dVIMzPTVp+@=al`vwNB3{57aE54+Bf8(P0XvgS!r
zMmL%V2b(aIRlUA3i-Fr*cZO+n1?>*DEYKpzG4{eee^F78{C^dM&oHFzXrRj@b<94r
zaZXH&1@WDKiqrsPE7S14;X~PLyy|v|cN#TG>GBFx`^?UO5VVsFy>MSob4w?_GiE=J
zAS!H2=*;q4Fz*_g)N9!pXtH4SbnX|DB8jHQkb!*9u1i}6W%4(rQFo_nZd<ST(l>dC
zFgou;T$}J|j1C?~LS^|UVh`Nd+iQbIW7v``l9+dJPklaNkr3yglD;NOX(|Se3GD+M
zjDQ)-psd4tM(i31yAN|X#TG!G*YAvu_lwI($!rE3o*ZNH?5f9w_<DGfrxZh6IT`K{
z|H!JaDX=f`mn*4cmugIbM?_DlEk$Ff7hBl3*WsPcAWblSP%5P0;g16}lY7EAE-M}a
zy{lBvHZDxYHz-g6%H+^mUuYF7_csf6Kil3xWLUO_g)r%GB|Nb_7y!9McT!b(ekLFK
zIoZ#Q!;6UL0`ykxy?<KuQXw8Sbcd(hzB^#}cE-tGHIa(_RG$=#vhw_%^N7o7G2K>@
zML1UZTtFE=GW8kmzm3T%SnjlqsJj{DY%C>oyg_q?8X6m9X_9$>bk@)Wt`vb;J`F&*
zR|YHHyR$q~p&F~47%i8}{{tOZ#fJX6mTsyJ<gdkm@AuTHb#{MK2@y2Ss;qvT*M;2c
z@~T@}IC{u4J127-NnNp$Efqp`iA<8_Du~8;--d5p*{mcrSU{ph1THzX&y|5RF{1`U
zZvp5Wo1}n|_%r1|!hkO3L3-OIv)%f|^Lvvdw`8vO>=xv23pW`D==KJzCaRl@K9qi*
zMjmnDWE#%sGt0+Dw|6!h@8}n;H(W<{_d2E!`t^KQ^%=`1-7eSwro9>K9PQkN0?QmS
zwt@VImg=<vt%`RnZR1C?onDuli&P+VXlK79=jiAAaWAfN@Yg3bF=TcdE_NYF*^BS{
z@8IX;7Qmm=?;p<})O67GTS?Imu2}!nS7hCt%b@wg6)F6AO}VA0Xq?cpwUwoxoAZ+%
zh1`Rvw|XIF!f3yg*=loZO00#v<yA3`gnw|_YPn@31;)WBU#IFC^yPU(ZGr4t@lfL)
z@MRuhZdKU(D!bQ<hbC%fU8v{mh880ke1lC*pzJqWO)HCVRALc3&(VdxTs9~9+{K25
zoMX2xlP7PO4`#w=nRM*G8qg!+Dr^Q0TDcN*-9EBw4h;X;PAeDK<N;jHC;z(^uDZw1
zV3|D+`$<i_5G*zOE@gp@&x475Ywt~F_@NSNeZ91i{{D$DBkh1AX+U?TWRYj4ya^vI
zywt4Ve}Lx4K>$on3EzD>zrIQE1V%TV|3vdwDrX4?Ta6d`)k-B-iz~1Jl`^Gf1L-xS
zitWk@B@Z4d(*^gVCYeqUK0mO#E`@qM{M6M^Nw5lf!n2lu*Oz;CeG-0|1S0{N3Tgs9
zRaWa)Wm_QczpE2b|9L|kG<}yl^(FrxP0+NJT<*>j>+k$T((~?a=w?_W8ol!L)Y!yd
zaAyan-Pm7m{WsCF7J(}E0$(|0g3MtW6b1fX5x=i2&N?FZ1~^ej{^bgc!hT%b9eBH$
z{jPK~^D(o9G&BR^ogQwU2Z2|5C!doVr?)6zy~S7>bnSXaIN7S;P^r#or(SH~0UAQX
zBan>Mp|2JXcc#veB#}wpcck$XdNqmRl1uWW%k?fp4{zFwwDQIl?3)b1%0R7%?_AgM
zaVL7jhHw)b7nM#l$N*W5L%J0|HFx~eycLdQn@PdLl2>(&)j03D{%YbUi}SdkjuuPJ
zDp@jjryJG<&>v}5qpx*^yX4`j_5g|q>*IbYzpph6avnvFn)uJWq|_Pp_wdhjpr$Z~
zb9*y!U2vPB%ToIwJo2Ll5C3n{HG;4|(wxp^3xa?{k#cVTm`8g7qY2@Wn^kOx`)4tz
zM~Yjpio97X36uZ&5|f;SbYI0t?Y}iibvfec&Ua^Ove|?q8*Mz3PQ3^}+~n=R2*`*{
zL;^SHbzr~;<?4m~H!$4y558YtSs1Q#R`G#3)S1_utN144TGYh~61taXC{T-w&YgnN
z_HUgXN8d%i=258@$=FNRD61;cy~~ltE~GWaRl>m(`7SOZPWSGeGD4a1`$T%=Szt{b
zC7kG2pNF+uxq9}SZg+EcmHnsToOIrY^$ry~-UC4$jmZ}`Q|Lju`l3Ua0eVX|!H}-L
z-5yR3ap+8kW{6i+&c)k(;S-1yeaYm>8E?M=J4?MpR+5IlL377~!MD5sB<aIZsgXJG
z4w2tRtlP(mD2AuW`tFpq-%D`w`D$4Dh2I^cYa~Y-ttDx>m$zxM9eA~>&@JFSnt#V1
zr`ug&ad9Av?zY$fadE-ot-k9=nCDXYG0j)Cq;tQpOe`9uh>1v=xyp8v;A_i}OiyxX
z&@;xFGr5&M6!EIsLzSf%Faugdq3Aa7+drPD4X4#B<3=>m|B|R;k;BKgx?SXHIg|C7
z=(x5{r*)A;cuz6RmNlkVbsO85bRDI`^X_$Xj0V-G+t+{YHKACvuvpA@oR{qnz2nV2
zlPX86^a<D`ndnn`>yat{IN3$MRSF+pTb6dZuwe-y|GbeO6AF|H^DH<z1SgPdw8PjJ
z&uPCWwkfJOj(GLv@9JQ~6x*P}9Qn)_8C@}rho4`jdL*q{4sU0t9i10XL3u3q&X`C#
z{Jcu1Dv~t7Ihh-p)AJj2*GGI?+<f)PB!|-e=Eh{&H|yBWM(9JE0oui8mrp|aUKEdr
zXh8q6#z|__l<o%AODlq^{mRan6w0EFum_oJO>f3YE7a9fW7C+AZzU`uUD$YkiMY*%
z^K4;#OE|L`bbckWA70m50ZfS|U2U^V%gqn5<n=vJa_m@S#YNQHC>r0bm_5p}S0`z6
zqPPW%z4hnFw1K%n6&LKpSvCV7&PeO+uX(2p5DzQIowOOXx8%M!pZ14~^FsOweeod5
zV@|v#EVDa;69wXoE8pRIcGY@7KNX*f1tlS!2kraB^MCCINUc-!XqNf-s(W6d@8ech
zMPqMT4neCgFLiUfevwT2Y$s#xF9LIyN|N$_8cW*Yt-heT8u_gwCzZ|I9%TnfPU*HC
z)ZeQRX4yzRX4W%z9=N#FlkO4Mp7S2HF5B&Vnoxi;)pcbx(_S(rv(PYqmnBHikv2|X
zkm%E_b()(L8=iQxJ%Kc|)T*Lp>GmZVq07rIItoZ^29EBwt{X31nWo-jXh-j00mf_=
z^{vl}Z)TxRw1Px+;@#RqWj>dTOXqhHQTKYtZ9WeH-P=<^x^@S9^Mvxln2Bv4UgyX3
z&der_dVCNCtfqKJb>?KW!}4@^A*}`L6IAcBW__obk~>&<R_zNcAb|l?qe9@lt~5XW
z*@VYy4%UuL{*8G@)Co-dScU({Y@tZPX8E}%wgey_-H4ug%qyMmqkDIUyY-anY<D|p
zricHn*)@q-1${Hzy)|2#lHl$0%*q_BvXA09HlK5(?)rmZXrTd2Gr7z>2w$Z-A>Old
zm+TzZc;+A7SQjw~V}w?@N5J=qUkk3*?&Qui_-?#TmHiI$(jv(+71dwJxmxd~{rZch
zJF=o{oE1msB7FF)IH=QAcpqSa?aRSCvaud;VS}jF##?5Fp#Jc0{|%Jda<YA=<4$gJ
zivfyd(jeH2=FlOgTK9dIea0YC?Z!T=s0QTB5|`#3S`&%A<g^Ml$(&$n9D2}gZ73{F
znKuLA30^-T;IQbG%n_<^XU@1kxl)F2sH<nthz#$&uZHuzJPY`b%=B%h7zyw2d%y=$
z$KaX=$iXKIXOw`Ktv{$be`8*k0@;Qoa>zd)w;a#AKPLXrk>?@zRinYZGE64fOt3C(
zBzzq7Ta4l_5b#?fn_9<{e6;d<$fNM?%Iad6X~mo4@%TEyPT)uZ%E&GOCi!f)iR8Ss
zdYr*Rw0(EszQktaV5Z~n1JPkB4nDNk-GV!Dg->(ehl!H-C;_#vZefpJ3!V#pPG2X)
z{sjmu&1PXIM3$p=Y^m=?q)1Mzdu?fNUv&p<W4btzkr8K6pO@`;@WDB8BGv4Q$8e_n
zi>WzhOh&}`C*1YV|DBs1JdyJdP!$83Fyx2%S{IXZZmT(h_I6Tl+wt=Fg;~Ac>m|UT
ziq9?XO$}CakrQa5aIE0Y+_y}+e2a2&XvOV}>KhdvcJxo=QNdny4!mSMex0+tsF~kY
z(e|MwyXBu_r|Od7q1daqI@gN*LYG6^>O_w3)0xzbpD<DN@byW!F?dnc0C}IfQvx3J
zd?fL|JKVK@HImkRBz$dgC;9|fjtgf7iHjq9SHg&flCNDl6789PQ{BqHB4<Ycv?4C~
zJSWAKOd8xR<)O6P5p?n$hi7R0<&2Ao4Z3{8e_U}t0r5#+qP<#1lJI_xZH@F&aMtKz
z`B$wiM57*)#o^BR@Qn!iF-MBAT`9P7a#^s5xWKOpSHc?v8DGfQdMLQt@gZgke=4tK
z$RQ>^LlVFDUwYrVIzc4ny3Owix*&7_eDA~1ChfrA92RUk#ryesML_^ekD`sk)rmez
z_YeudAL!B1BGPShy<n9=|C$fx<3q*Vxn*-`i^&}u1$B5fcT{YQv))o>m(;ou_iYL5
z7v0UjU{YRDgoJYqSR7XSw*1@*BYo8LmBG?<CG0y}9bTV?F)mSG6YO|`DtENY-&ypq
z7U;rWbN~_*q*Nu44Q@hII16+jlzI<kp?f5S40klSa^M=BM&at99%XiJ&7mvc&d)d!
zm9+C!wkO7p9iqNoV|M*dv@l(X>(TA{zJu&IPc*tV(qoq5t@4s8Qj#Z;{zpUUisjK|
zq_frVniG9CVR0spXHgpZdLSx<;QKtiUwzLuY}olzKshWXl<Jan^P;@0;2h@dbh#<d
zzl*T@dysozBmnNmX0~gRYa4OLXT9a)L+|yjFOwl9CPsu!#oaMr*s)@9Mh(G3S};Hh
zeYgbq%FLPE{qws_rqJg?rEXskl@WHvUYOhtdQ@4hdE>3S%P-jZxZSegv=>yc^X>Q7
zTI}|J6w=uHWds)A8V8_W+P+N0#L~eLwh!FneNevq%w*qva#_&7AP+&yPcaA#+-CyZ
z1Rz<-VYmUNIiAO#G#S51pHN@-VY@&d=UbVbGQ8|pY2da>gN>T`O;_8<ju&wWG8yE!
zW#^s=`mN(tVl`~ESt;bryL-Put5>5iTr|MKR22o;lh1YDnEIcX1@5;=3n=%)1E#Ds
z)rNyhg^KG34L`O=LZ8}2OK~r-<i|DE_UL7aHn^YWxl)pHRXkoC+l}Mon<?!CTpBWn
z@`a6JJApT|D->aFm1z%WBX9}}bl9o`!l1DGI4f`-3)?A6>*`o0d{L>vx>v9F<CF>M
z+~mZlc<Of7mk(m>+l~-)p_0@v!lure<}ta5e)pS<)nPth+|0w3tCPT=puCQ*LY2&j
z_C|}nMhtx$4I0gy_u;Jg`1|z#UFbjefL35XwlG`&CFlZ{WfD1zM_zo2D;%`-Su_Nq
z$0L6Qu$!M1vCYZp2;#o)fnx^`4O|;Y(qv%83WgJB9x9LD^=It+yxLfHF_TS^_B=`)
zB`_pfjn_SQ4=@ny_z5eqb6aB$KXK=95}+DvOD-u1DzU7m9rshIxvkvN*A@A;C5<lD
zZ}ZD+&My6Z3O0-qk<iga8J}^lKEu-z(;(Tq6vBu;^Mmd6;1ad^z*<j}Mqh~y74pKQ
z?Rj)Xl3nymAM;n2TzLM_QnvU;X&_-!a0S|TSf+5JTW&Fo@@!<<>EWTN3bWxK*2lWy
zWLN|8d<p+<?ZL9(@Tf`WrWD?=JO@Eih8!w=B~y&ohdk|#6*Kf5dGLu*SMKeX*FZ5>
zMQ;6`7;T91nuRd=(_}rY{8{XSK$L3frmyf!XRN%N8H3AMhOS$Or0r9#mIzZ0SXT~c
zdiPWf(|o+L#*sChi5>{5e!L;b1fEZ1b)VlPxBFEuKKk~mYcg7)+Ra~QtqS3;$Tc==
zW{A>c_j0a15I(*2HSxzClSBC00`2qoL5H80Jn{VOj-aocp1#h)LBE{}ZIjLpDYwK<
z6Lc8Suvo5M--B|)xb(l6q0?#8=wHpty#|^&JVNRFVgjuAiDkV5cBsp2#;ZoKS>n>$
z?)sWCj9|jg*)MBd%<mBHm%~_+Q2NE0xB4D-rX(KXfa{Nwy>+EPZfy6XpjoM<&hW5p
zYiz);=THYH+wIRo-5#CaUvcI!9uis!_a&@=Z+KVuzTXmC>~BX7a1}dM@9yD2+ODT0
z;N)0&`Fyxrj!uWA1z$VcLR<#*0c)XLCN~MOjWk_(Ir3_-Q@h73r^5Cu-||WZR#Wws
zP$-Ss+vW2+(Dv3^DXG~<;q$WU?=$fB<4z?MCM*A^WX|7ucL)8lJ4>wZj&{wB>l*GJ
z^hnPL*wmL8)$<2F7=GopEaT7Uuyjpp6=^}B)Kh`aVb5G5uN}0;A`|0Z;=YOxl(}L!
z7l`AV4V=c|E7Vp=P3_aPQw@`C{|u~L80!bUc`g`)F|V7y6LxWNqP57Q>E~f0B=Q<O
zKh7(GA5}RsFeI|TacIim4YiYfguVk6T1P_B4ICSqKL{-fM|R*{%POzxDM>H`?&}oZ
z+qotk`)4nBm?V$+UN=WWn)LCm-k#Yt?1Lr5SrJHGU7WZW^1>!C%IHr#M2BewMm)3j
ze?CJ$3g%%A#C*DG(4_XD(c2Y51haQn1TbbD&^&%=^7Oo3RKVXBcwy_*;fS36`l?<<
z0>W&YQ(3Vb_Rnas&&%&k(s>|h*!^DGJyw&zjgKa1y9aS;%K1AWPnUn)^{3+qm9f_t
zc+`~h{aVCov<y{dCY2QFq)#$V@xsJYH1yssW!G98vuia9%yixm5iz1;<$nE|X7=o|
z#vu5Pq->*eM+RmNYc)Va|NDWGBV<9_agqWtsni-i2U^^ndjbbpXR)Shuk2nwDo1OH
zH<rC}lFQ>&0hzaeMNQ+g_FnEM0*P^FuH&Eo2-Xkb7m6?lF!gFFQ+QYrRIOHFxa39y
z>U!y&3fWqksT<G;%5J`2kvQ*r&B*Sej(B))_&#pI{l5#ymlerq^i<OmX!FfFKC4s~
zCnJ?fNQ_GUwA2~lr5y2Tw{2G27KDhUS1X`ZG&haJ5T}dO=5vwvA6=<Et8cfBUE;xb
z{Hd)^&zSx=2q|#zk10X{qI7bJsSTMnsZMGlonJ15tz-Zl6Vw8)oO|RHO1w+&{K^Qk
zhGIxci|RK+FT$BMZ()W6G4K>soP;Y5L+`8vjg{21!pC!0J@V@ol);75ERiPl<@%yg
zRJ*kmGMG#+X!G;qQ%JGA;=AyMo8awIhOEmz$z);GlPhQlcX2_1Ne+VIcOM8Tj1*H#
zw$jV>NLAu{RRZkd6SE|x58qn$LOHaGt}Zz-)aU^R84@-YQ}Pop-tmVEuD5oq_cZ38
zqZUG;FKk;-K0ZFTr*#z1Rb+eE?c?+4OYf~wv?wDkA4Wg-Ea>kO6@PO#^NPXGM+d(g
zJFyaC1J5=13ni{GXuO*6T?ef>>^RP?o9JlcHoiXR!uAyx3^yI5nK{Dh^dahws#4Dj
z&ct28_0Sb;MChnMU8vCrd@pRTUNX4*Ms=R!>A2d4fkhRMtjjx`Qu+z<4~?@+eiy%Z
z_fKqWtYBYVJ>Q;g4J0Gr(&84!4JiA5=zMYKe`W?b`Vx~8X|X{V?$|0p?oe;JM`7Nc
z{A$6uYxJQy>3m8LaWG5Pz{{y#=QXx1AN0L7<Kf}qPltBa+i_OJ(8;exZQ1aK7~*fx
za;v>N0kLn`+$1v$Z=$>IKli176CkF2edM$>^Byx8u3_u{n=c|Ba!JVfo-d<Db|W@O
zVoLY+B^z7g!VI3*i8w2BlBBY5a;^HFot^s@4FLR#u#A3WK|_0%s>4<(_Z(vKuL8@e
z{Icd+Y+caVD{BgU0PIOiWTle!5vnq~GZhYWxbe*y-*CNJo#6k&>P4Ru8>?O!G7Cj@
z);qH>9~a)$xaXU~^hezgg`q8HkCZklvGPKLM<QP>d&h_M2zuY-A4f}FA~>9@1~_-c
zC|l!pR3;K}-o9{yG7CqyL-S}B;aafMM344FFBWc}T8K5@GUvVRN(}oI5WVj3AI;R^
z^*<>#rl0Azb1Lb!&zs1P&%n}~!`yOY>c?Y7b>T{_N@EyoZr5s-m!>Jc{Uwa6PJw^8
z=4WQeBA!sa8U-7+f_QLzSoX+5$>ARw|HE^5WtJC08Q5jp!&_r+NF4{<8IQ4RrzuKJ
z0-)<ZS6|`BkSc2aE|)btJTAOEUv<aE_P1@~dNne%tt#*z4liq^MWE_h{s%5Uc8;(A
zj<T)3H9#=<LZ=H?N`?9A*Jk^CTKFoTuOYUf=>C!Fos0@TzuZTD7$<KB8($Y}=$@4j
zV~LA~t6?th<J<n)th79nltIMBxMlfQWQJFON!Nq5ru4T9ohf~xTq)1yDAzb3#QVnc
z*MU);TRNIy!s=c;;`CgAWA5D*hmg#W=&F#x){+rIYkl85wfy5C^}pDeBT!rtqMS?E
z3=T7+NvV*XB<zE*G$uO5m3O))ASALWt34wn^B40bh>*suI-S$1=SGg<+4>gk22_|A
zlsv*9>0X^B>?(d?L7+i*UKZllMZs}*F%+Q(ns{x5-pJAOmF9}HbVLht9r=BjGkmqC
zB>-q<jBKL-NB8><!t*6?b#l+Y<(x4%g<5?Ib#ZYS;6*Bf5~R`}%A3SJ&mQ3<cJs>i
zZ8UUf$ot$m8lVYO{vBE983@aUygcxdx-w&2yqCGMjD}xl-xTby-kT3V+j6$bd?@X?
zp|N2(3t#HPL<5*QIjJv4$F7|WY&}DcOZneEx-X95m;c0@oteS3K)d|~{5K;jznh*g
zw(R9|URyn|337dXSuC$05E@gh*!w2A+0}e-(_YR+zwYa#dG02<TcxtuH1CCcN&Gn^
zS!CqG@%7IN#l9}QD1arec_L)IEx?R|QDH!nn8l)0_MVQjx*(zA>77@j3`ISg`~f<(
zUL}5XciYGPF>Gsu(((`N(IY2ccKTY|Lqb~g-YxPhcSP-2M*>qm8&J!Gv68n|o&5T6
z_5bjrrVKa}Z>{OBF`!gYRqKY^e$svls(sGS%u}8(i-J83TFtu|bMfrDn{X#5a{dB)
z=AXC8E!m$81_)^QxBbbnAGpz~Xf!*T$g#3ZV@u`wRZ$J8N4GZ}WcJOxAyk(kEd)Os
zSx{7<`=MvoIpuqwx#8|;HhI^rM2UH2dRLs9@(L1OJW#!wftCa<MV}|DO-Nl9kg_6q
zpH%o~H2JqP3PM{c<}y&S;5nQmF#o1v3pc6w{EnCHqLA&sVbitF#0%5+P=IyW6WI!R
z)SY_O`%pD5EzVRkLRKo4B<4`TEi<Y`KS_yoe0Ugs{Rybz8!u>WTjip--11&6v$nlC
z-T|m3S7&mstdqH&>-xa~m>vFXEO}r<LA4Gk%AbBTD<;M?w6BXE_qgi$dE1w&fZ%N{
z!x+!fIO!lPsNh2XN=JvtHb;Wt(RiA~1XkmCiHJEq+?7BVjcd02g4y!9&Yh;GT1=9;
z9IU#m{>6vaQdFY}(zi~ip}ULMu_#jF`KxU{EZZCZg;#E#>3A%jU;wW3ryP)-xCnE#
zQ~0L)OKJ#z@;6}<J0$%KS`#^V&kwyf#8GAur(G(k5tP#~W-}AI{e`P9m-^cE>3Qgz
z$A^Urq3r_`GWYlJz7M@^Qt3U185MgD!U4}iw&Cw8%Old4`~`fkp2t1GRHr9Vn_*ZU
z-aU=Ksxz*R;~y<&La`d{6+Ts*t=Y2cM=en|Yfj>R7krNQ2nQu@xG}ayJ1D{)bK*mu
zWXCph-|mBro=}TZR=1{)ys7=0s#raptK!T*D<qvB1v@XE7WvgYXm8z?)T8o(%RE-I
zVwI37<VY6i&i<Fa1Bz(yOnO%4h_JO1A8nw6O@UR1b~j=z)Ghgogq+`*5m2Uia(Gx;
z2!CtCZMxkI#$EQ{{J=%(nYl^SJu9)&7@C<!tSa`JWLM~SZqL6U67@9nonD94p+jXu
zh6ftY*PGurF1q5B?@>JF7s%2D6WLV}gKoOTc$@XnAK@$IR0HuUfmvp9o^dopFlmiR
z*(`8tBP=#x`vZ#MV`4hcKt$6VKf+X^UO#qm8gGgrbYDU=&OP`SU7O_Ih#DZG%1Mm&
z(Qi#*g~2j1$CO|#lQ#<1w`LZP3$6#qu(cd5i|cOW#R+gNTLrbw+)S9twSoFQN(%}o
zhO`d<%`C?)XMz^hS90GAmRT{Vp9`|ACj-!aUd&_jR^jXzl2OZwQD7L5Ieo6+(OY7A
zCR`C`M<5|1Uu8`8Ohd?wc-f;+zB@t?B|FgGcP^}xt;w!k>n2V&=!t<)<ha_Lo@I&?
z5@&Tzkp8|-#l?PfYpt#qK@xb5zrMrhKxv`sVaRmW{?t&8x@E{puct>S+P)>?FAGkS
z7^o>7fKHb+=BE>6@D?)(lf<y5FhCStc)LHFWoK$tT4K+XdGP!#VE;351Kcl&mlY^M
z0URIlWNRt9)Uc@h5|@+DhH}`2;BBaMGG*Jh)-41F>kYimO+-;mABQdmzP$`Qooj6`
z3DRGx(A-cj%${fkqFr*_X9Xmh5ZmwAWm*4`k|Bp8<f|MgrpVS{Dk0o_ZsynKeaZbP
zNyBoD*$5=O#5Hol&-`W@=CzLWJ=(A`0B;g&>F@WxcBk4eir5-Fzp{}JfUT5OW1Zqg
zb#xOp#l-wTCE-5Y&D>ZzWJq8~(l?r$YtTMgz6OI*jyLr`36o)Zyb9-V2PGI|hqvk@
zV;HlEh^svXUrcj{>b2r@Xku=uD&hG!qeWyGpx!yu$`D2S2YoAZ;G6gc#mPNQ*Mk_P
zw}F|*?%*9rPuP8%DDOS(nnt}{HO!rTIF7Ls8c3hY16lLk;$vgw33S7s<z&|rBG$Yf
z(VvHEWw=M7w3S|exV}B_Yh%5^6A;~ZSre^ekm%!vJI453%?;KA*2{Jhcj7Eq6><Ft
zlDfm2TUikwwZ<OMXy&0zEV=TZ$@-xEiK4-88d%IQAxD|egVaMbj2tH@ncBIA;A65(
z_4~Nzt-73G=a<5~&Rn9VDhc>%59!R9B(hCoiSt}*DT5UG2%uU>u#&|&{kzm8g;!D`
z)?%wqbP-4+L-u}7b~{%Hjse5Gh!QjYQ@(0ez%1d?%#4&d1ujnqaa0U}RB9(32_$C#
z4%UcZs?0h%aE5y+`7%~9y6dkRb|Smxtu`rcn?;@O@mFPqGWLa`=gMIYxJRyg-}S0@
zK*y4Cl?GjXQ>K|R>)uk0rU;gM&%t~XQi~}s6IdW6O+_qqnIy`Ls+grA@tbE_l<8z2
z`4Cjc!I2Hk@OGkUu(N`G+t5<u33mpUpr=M}FK4hmX;$gymP&bqLA~$%N8+`xw1Qho
z)_by8s%q0NM-r2K0=HfTXO_NW>L1pE7nu7n^Po~3^~fpg=_Q!7cKr-Hc*4gx$$IWF
z^QfnYu~#m(-#Xyrp0a?3EGMi)Z%@DP-J!ovL&a-@<~9hkm8nc~{?Wdkz`+j#L;~hQ
z(T53CBy690-OX$AnTimH-2w5wV~xl~f?8=qK0eQEOJ92dLx|9^*x?LwkIm48hyflJ
zsu`cdY{Z=(jK?M-ej#~0=8diMt0Fo~y>yPfHcaMb=lMCzITi=d0+Slscj71r0KZP9
zWv>*tC#?P<?0;tcz<fC%K-~4Y3W2BLcTudooncLl5gS#eCq}|lS^u&sF2w%Ztr-Eo
zzx7mUF+uhIHUJ%-5P+h$zY&z(bKRaFbxjk`E1DydG*IwRx!#Zxxw`$%TM%Yag@25R
z%Sm&6nmU!z#M1vUNE|b62nQtQM{<T)lgTHXs6tU?40c9i2jJ)lnqJ&coQ<?0H+97o
z0=NSEb3iCVcf>~Nw3ID=4c?5|w?+zBg2Pn*gH(i%7&dwShA~o8i<ru1jD;6OS*2eJ
zjGOkWbPXzoA7;ufEoOR=DY4>A03qM@c|;^74<-q-LzVp$Q*=Yhp?K7o)Dt3ygkpi!
zvWUK6MUL}xg9zL0T$w841N8fSf^%};i6a7-$8vsd=UDAxK-lhr)+Q`bbm0yB5LD=H
z*MB^6EXB54^l<g{q){IlHhrzket+7Qs~Q|DKS|}Acc-HnrSp!&DJ<Jo!fyA2KH89w
zEK!{q5)o$=0k_2FI^0043c(7EE*`rp{0KJTLH%n4rE!>%JCJ~)jHprOUiG(}aNpSW
zS`1l<zVYJ9eIyW(wP65MksCA^e8z}y`kCVN=y2DQnOdm4s;wPADpztXW2S2(vin=1
zN7Aox0Wq_BxPZ6{cghDd=AHC3lIroa@)90@k{i84eR8OAhhEul0uJCAfhWe|YSdv6
z&z{1^oeY})2lYS-zuB`;gXz`UBIs!0nT{6ANW>tMbEKn_$B9Z(!Xe^~6Bz+L+Em=u
zx9AH)inoZyVo+f`4S@8`?``@;ibcy;tX{Wm@6q$2gnFATQ9~5guZXUz`NlOlLT-mf
zij`jPr#OJce+SGwSSdMxi<hrhvp#761&hNcaK)kuucE9kuxsQwI9NaS3&1DSVB!qr
zf?bt8Muf>c2aTC9?k3DaqFvt+26c4uHnCqNu7usVf~A&@(6il^iQ9Swd|^oPCDGV@
z<*$xrK>Fqf>w8M!?OQOQXql?@nmyBZ<gD%C0*473<j>em(}Atw(4KAOX!mr-ZoOY0
zGk04E>)!;$0elP@z$2xk2e5!&K+&>Q>oxD#=abnxMD{w+5W8e5FemL6%P00b4eN24
z7XTrYWj5o#OZ-^72AS__3|#%E5FsiM3mq!x0RTEWC>xT(?(%)hT~!u(wqIr9wz3vM
zA(=-s7N$1YfB@1r{{xYkGkO*XEZ5}+MusJc=qF^&7F+??*jH59KQ}MmfRfF|ou;M$
z%M{HvN7Db-6aojZOqUr~*f~mkYruFK4Y_KC_ETwzv$M_0C4fyY-Nzj|*~qSqJw%`I
z`E{+ExYbKgh;Ug>$y`S#?{cwy(m}XCw`F-3i`5%T#BGI_M&B4xFu{f)aCnk>Y9kIU
zCgKtEJ-zw{7ZE34S^1IefQjV=VgI~3GK=hg6zz3JtW6;X(C4XTH@N{^$b^eLL#6*o
z<+S4o0Dy*403osyKi#f$j|VfE4~6A5@pBG~<u9llGnJ>Hqmze;8JC>sQ;diXva$<$
zw5hnQ|A6(SJjaOEF4&8?b`ZS*f8xI8Y}Wkh5EBd#A}hvP9~n72da%-XytEtszMfMu
zW*UMl*WadM^xf)AI>KxMTrPv#Huk0BG!i5>E<S}VgtSxisS8m+ImG_*zXsE(>yMzL
z^(Ilaa~@PK+M78D)X~YqY)y%5F2n7a{Qy1MP~283E3kq>(s(ctjN4Q;#(;$XKX`*Q
z>Ro3dQ}0-|+HnWqsM-8Fbp&pz@f-RP3|H*xc)-fT9*lcdyy{IPR-RaleKMY(;&!cs
zNNg?OH5p?2DD6(<W3qc^*bm+7$8_oxtp58A5tBIzvTE!}oOS4E%e{ktZ`-_X`BE#t
z%(3#*^l4VUo$%FE>p!L^{+D@)|8Lp4b?dk7_~+oUvzKm$M!Gh=HxH9ma<?&eBKjKi
zXjApVzGl{!_IQNpz!a5@F>D0<xzmX@>(hovbXq89>1E*gi|E36XDoFDbS+lNRKX>H
zl`CyH|E%PD{xs;Kb&>ufKK=2X1Dj1`hlH7;xCzDY;$R~8|DnWI$M;O9)}VuxANg@p
zNa%;1!Ze`DFX(7U^thr$0ty!@n24XRl>+$_$>;5pFY%v=|HU`ye-<iKC?K#%vEn6y
zf=iYzQ?_dDMlCva?f=%uNi%*~zvIA#P`!$?6G(rc267kLQ3tg{Gp20I8`S#J4(*u^
z3{cq^0i<t!qlSRx8r$L5`bC-OIFAv4feS5I@0x&H&SoV;MGz_6gSA=ztkgOPPkXoG
z2LR;x^K2<QmtYf0wf2hQ6CI0roP8U{znM-+7|BZMEx6H8EbGV+xSDZQM?<b_R#wF)
zSf2ton1rQiF<o5FY$O(|2gPlrn(U_bhM_VT<pbh1r3mtkxrj&C*-&!_+F!YR2T0d_
zAFF|DFf0IlQ=0gdL?XnuAo&wns0a_>`R1_EATB>+xRf2di11!{u^qR!iKDS|_N4!;
z6rnVtVZnsj2XUjPz?z-L&xmLT9SPziZ=5~!4|$ZbT&;*}I@KK0EuAz@H%r@3`-{5p
zC?uY58cZB2Ttdp!%JL)8fmpS{1_Uh;hjxm|5!OOKH4opFHc}W#oY=rg;3d)!o505^
zb-fO<%OR-eTo(-*jeZ&ag(`7hpUzTtkZqY{!sI7E<^Lpd|3^!R2{fdV8sOPto2$6d
zU3O)O?9ke!^`de(@gYaHEuH@PuwLCdG_Bp5h>=MI+@V3}>6q^6r1J2?v`5_(N?o}Y
z$+gDfwo=(IvH_j}Ms!6n=3GPGKpdJbX#81llg#{+ba;G;Gk}4Gb_&8MP;@`!T9}fZ
zmjEO2lf@=bZhg_fSG=BmC(vRFk~jX7unDtl1pv4HM5O33DH)DlOiiO0_-^SA%N$!Q
ztD*EiEBQ|mzUri4zO!%Xmjhar4=xr^Fuzywu3Qf;F6<VdM1?YzX!qW$qkr0T!nI}A
zavVF-_nb>{Kl69cVhf7fN@WvJ21dR${J7L&`AubG43NG#7Eqa$0yDs0PG)=`0p<{K
z;{|-fl-(~V*+Hg}58mYcOQO(HZ~#}rTSgyY22%)^6z?gG@4d=qj}%4Z9a4y!D)r_5
zoY~blgpQT_+qhBlY<P2-S$X7b;ve3<b?xk*vq$u(A7Ez+&1kAwnTGyA0J#2z#j-u=
z3ZsAZ_5(hfz3Is1>$k%1M+u63=N0bRl!bkYyYyWs*BXl3O63=|Gsl{Qj+o_hm5mV?
zA=$L1qUPIz$Fc`%N}50dCnE>*u6YcHJX8EuAX%h$;BxbsLG@=2!v&)kV+K<=B5AiM
zp0qbl&YzbFIf82qB#e0d%q$UP(@kv2Hx)M;ZC@za9yRogGDXbyE*;psbn;uB>jg{h
z)_8D*!DCv$zmOuHjEH8&d56*Wk@`>f`|#WOE4S`H6{3d`+9moen-P1Tx-`nZVrgce
zxUCf8zEXR?Jj<L^sSY;8f%MH2<OTX=D7+ZU0k|x!VEZm`d3bx?HDfR6!y}ddmIm?;
zx+y)qQJ}zP#7XOP8BPFTbg1NNGZb738#yZDjvrGGZ<^H1KA2J0w0wY$RUu-P7tsr~
zYA|sX81fpim$%RVa!}`1wMr_;pw;5`g%81VWM#@-CmJ4P*Mx_EnHr7S_Z;-e4=c8x
zW7Jae0>1^?j1*U3^(rQwUz^x~c_6w0p2jdD#yOr3W)}w1H@_@ijkq7SOZ>3Aqy=P;
zPe?DhE9BZ*1uFr_1n06){zMWz5GSq6r6!;~Z*J}Rlcc7d_ZP5{xB}AtyidHtBP9j)
znK*rm<tcEi48>5D2rHpj)^QR{E%3a@ib{cg-pFCfdz{@LHB?n?$%LfI#=n?63-|{H
zJ<|Ap-@qlcaz7W_*?e-0j64{mH=f9ggvs!yRoyIBCKI!bYiffH2%bmwCDw`Ce-sR$
zeogXuM}GVZBH{JVK##C|Z32U#IbvjwfO{$A1G7~7g7#`*=2H1wGOp0r7r&+LOZFyG
z@&fLQ`7=o~?U+*Du@X6iSt&!rY+WNNgp@=?H}WjUii5+*oWWZx34^rD{xkF?G7lrL
z<liP|$#KfP#7?$-?G)vXdA4E?A`^sj<1uA>viLB;hPwil4Qd6XZ~mpYed9W;&!0(s
zXS|TQE?Y%hdkQ)LdP~8|>xhvVBL1bY5NW_-83mf_g_%piJVg4P*#SR5lMDcK|A+{%
zKV44BjIlQp{&x;e7HvXUJ#Jr@*e;N!MV=)N6jCV22)M!f!Wg588xD-kVM<Nqa`tDa
z&(Yu(b@5Vcn`b>?@;p@8Lxxg+5UnZcrD+MIZ~mf+2B7>xi{%HYAFV2K^*17(VRi77
zl#d}@hoK_=rGVrYTA2fyL&`m*Bd2>+_b_ZmG61j&QMEVj6Un^@uBO2jG*Qnmn6SDM
zHEPAwLx0!HFd7@h$GPvqZd9KEz<myJY_$r?%`pumRIqb5u^Dw5UZAS~#D9yOR$nG;
z{>9%R8L7pbPvW`Us)6*)&BD=ZRvKV^UM6)y-W|ERzldj@5E&M;($3Fr#J?6I{-sa_
z+h*Sgnj<RhTIAPECGk1!5s6&{_o2ix>PS6FSNu>h$0TOSgd=2RI$>4%aKa81^$0*2
z!2C>R58lcmwIy6^D6*Dl7_0s5%_s`wZZd`Wen9LIS}YHhc5IU=%*?iw4uKVELmXk4
z2Z)E;u|WFfH`T-=cw-4Jze{O0jX|!KN(+<a1tcUhOfvsH8DC@?nV{xCr^GpA1T6nz
z);uw5sT{2@ZORM(=w6dJ0S)>WcO`DJbXqT!%WL@<mjBsFSe30|nHkfUdJ3Qnk_SB*
z_<|b4=#QBnNP)`4zLn)IC?DPL7jlqtEhjU+bB)uejgdRgL%(2C#^yl&4#`M&BEKVC
zI9Z$riknu@Z&%<D)ae~kpU73f#jzp>CdR(VZKb3oT>}Z)y(-{d8ilb8z_XaO@=V^6
z#j>-4jIA;7`!`fVK6?o9WM7d9>n+VF>MGYGPQ{HeTM0Cp%;S2nw+v9ZaW613CWX7y
z1Wkd)h$v|aGPzB*1VTHBDcn19?jD!?m~*&0C}SjzA6{uBk(*elwbvM%U_go_jE<P)
z44TTN0g%4=V)5)XE7(rie?{$I?SZ6+pAqrP?JdMF$$g0wAYF$IBL1ZUt_wmjYfp08
z^K0d%e!b!7`1|$?S{AuLxH4I$5K~j;U3d#l|0_e7z0V!md9ENl&U0)+BK1px(ikZS
z)i9Of*>Jq!E7IB~wgfXX^PR1lb$;XPl?U(SzDYpBs!UnF<+$oUmm&3k!w-bXc(wI-
z@=YOH`@6Er)(9Yd^DkA2AI^q4Ew#=ri)2cz5b+DE|1e!4m=w}=m?+|3D*3U>_V+Ps
z1GqEO1#&^{jo_L)aTDwsfX;SOxGT32GmPoeaj6;tS$Kx9x(_v)I(UrBd5x=Off205
zrG*RS2uon>Pi$Nrz={r6V|KZhT07(B<6pFNz21{H-^^8$fUvfiw&&^}rLO-Q+udV!
zTh6OJkoRXwe#@@8v<2FiFb`IhH#-jM^a+Wa-xf%cJ{5YEiXXIn_`ZBrml4u+cv-~1
zR6w1bXv`XSW*Rq1&Q=jTgw}5T!}3HHe8LDhPkv@PwF6H7|B$eX=3k_-k?}c?arXsa
z09!E;+!o7v_6L%|i<!Cpfu;XLfzBz!XGnN5m44>KMMtmRj>r{trGLo$v2D+2dsr;9
zpwWinwo+LInUtXzo+@QA&xOK8Gy&R|xQ7K)NP&qrpO(nU?t|<x3!Ur*Yy&JuE2KW=
zL)7#W>WcW6iU;-;ipPx2qt*%!-<C6G#OKgk?Z^{*jv=(qPsoaTP@2ZS!Mk~j2&=Lq
zWsfHjVT(LU+$5R9o>VaX&NPG;2@+8GCX2C+2V73mZapzmi6(tUFWh+GY7Q?ba5A&T
zr|~6jS~Cn9Z76Oll`)V>8OjnFj4@#Ls}?}|=I01uQ#&B~{nFq6QNWKMC#22<#noSL
zCvODOb-1OFLm&@WrwIH07h_Z}tW&=pvev$X4cW^hsEHL|P9pXrxtM)_<_(eXBk*lW
z!i0scCesEqng&x_AkXo;vIL-MFqbc{B;>&mNF;`!wZEAy;ycgTx8YTyW}6p3p0ne6
zj+GL4m_={|eE+4<3L5QBi~t7~z$rr$CXlF~+SYI&ee-|Ri63I$|6}%#cinyhM(&DG
ze&VCZN8_-<(j7X3{8!b14tW1RfQ(iB2Qrq*ZTZ5FePBbkvI=N>yh|KK9Fz^}rE+<q
zWls`pDNZEqMm?fzFC(TG^@8w{oK%juChAWl0iXH+1QRD$53mKP;R4Z@n{puqp1y&>
zwO*R|7gM1i+psXp=3IVAVJ#hrK=MqyLDb_hSI2%qX$BGghhh^LO@Q>xe^*yF3oFub
z(EiUBh%AzJ3Z>UWMWwful{W(EI!J08L4f=J;gGRrT>AfY`L9|v*igbNSr$R1h_Ig6
ziLz^UD3c?Vd;fz*%E}XjzT7EPv)*O^Hs-3hElr7fNpaEaJD0K;L&!5LQk7U=gSEeX
znI-!r<Os{N^8dd2^Wx3B(K+Zgvr`AQFc&Bjg8hPD6II8rtFFg0jp%^FJ6BVXg_HSb
zST4mb*z)xs`)lM%h|b1*A-&`e5Vw{q2tRj6rjZj=36FVxgg9!s1{r&vlG3!Cmp{7n
zz^#qVl0(82^}ZyZyG5!0-Igv!l!+c->7_(A3Y5rxRgVCW<ZH!erqJ({!IS*&BTYA=
zVKDEI$_Ih#i5Uym={j=$A4hHxpF0;4`%Tt#tKz396PuuM@j>FYQrWG#9?y27wNuVh
z|1}H&{D~c_t_`ft(l+~=?2S(Y*Gku@lLHC=kN-|S^}+ouU~X-eu5F0m4JJ?^woHS#
zgTY-2_VD|9Y34nUl1#euc-awjC!%XDmaA~}pW%e=s7P(uKt@C^kD>g|ElPxsSXsmW
zKGKXP8oq?>{taY0!_^b>E>-X8S4K16AXjm|YF6(bA*A!H$Yw01L1>p-EWfC&$75nd
zSCk6QYYC!ne*aZ<ZTtlFdbRx>EkvU~K};_h3GRCMuDp$W-vUM=x`?=!2AKc96R`!(
zCDKqzYWo_tbRhHj4l;77gvl4|DMMA$m8wOM1><yLvNT*|d$~R1citkZiqhZ(ap`|w
z3;aHktRx!Vg}t5dSXv9HkC*|Y*GOu(T*FX1&*qbyi9XP9P}&h+sM5c&Qkpq|8K<%_
z1|*C%Ol8?jEX;X<-8q)=72p*dE)?18f#k_3X@>eE>cr=pi};rYrc+?~4YI{#v{_LK
zm3tAkbT3l^V09w@CgDAKFWOL=hD(rvN~9nm(HHv?YBdADF^=agURN5sGTgdwh|mut
z!C9i=A2E}Z$XyEopSf@em+-H>C?7^T*J3eC7YVbaH8FWK4^*{(YXC#dQh~#h)Z>n*
zScb?+zytgZ_4<3e`=?&WM%(GeB5pykYd00{CP>%e-)bWMrBMhIP@aw0DuVqOX~<On
zO`<v;!k;m!)%z<V`2UDP{^Vfl933tL^C+=n8qyxMnt|F}HHN%|;yG?j&Yn6ElZ^N=
zr|F6lnIsBaAWSA;G42`Rj!RrYxZNDuIh2hsP;7|^|CdU(#Gx`6RVN$ZltKJCtFmk+
zmPBR$4BvM?aOoZ)z2yHPUR_Z*g)EH(z-@pJob3XBvmw=pV6y6rQsL(k=V4PB*YJ#{
zXUqo*0jOV5!A)>=tp<dukX)Ta8GOd)jJPZp5UCUZ(3-QSWl@#KnTE05zsHy-^Qyps
zr)RbgHZ}iXw=VZS%E&%wYUK7Nu_J$0J_#CtDOB}P?O_8!N5mntu)GBMu|w3Mb`!h;
zcL0~J6$;OUs%`I6c+eUnx6uN1`4iwdr~L{$nW({q|CyD7+6r%gZ7sIF&TAwho1DUa
zg;_{}rBtV|+Ok$U+{BIk1zXKXZBD~JFQFv5!sz8%(XyyYf2Lvi*p*bCCJG7()f21C
z4VMcz-OS$G){R)HTUic8TS9SLsq9q@MNz<r6xmJXu*$|5Mj#G-rLK({P_JX{>+A*r
zn+N7OsGeH}ps<9w3PuoJhuAMg+)L*XY^S^}Vhh^zNJp`5aXvh1>5T2eU6wdNjUBJ>
z`*QWcBH+Wkmx&{aUj;*ijUN&@26>AG3UhBHcPX7HS^a1d=Ia60{(g=5%!$+!dx07*
z=aX=MirsZmCC<!5Xtx@Q+e&4f$Z3l$#gHPqsVr347y}dy)>~a0U7%iv*^l9S4A>rx
z5fb+HJc+pVj)E2B^A|Zt#J_Y}B92<(A(2LC(<7a&O7`4_!TV_Ow(FqJ2`A1g_3Uw^
zM06Uvk#S1I1JhkdBH??{3SlJ(CE2{iIfaGu$CR}jsx@3}*h)0~J7#hsa}d-^z-Q)>
zb2^bHHq97ff0@llEm#+W_V<x9Q;bmdHqTY79Q8P%BW4+{vM~Zo-@J~xMzGiii5dgQ
z<RPMuh+E~L$Sb8qHL~&yQz#*z1eO?#)fgZp=aoa3JL3{LHUWSY;ljaIK37_>ccjAq
z!EkJYp}<VsXw>_t)hsmARe<dirtt7_sjL?>mz7aL0Y*gAe&y@Tc>h9}G>g;|%f6{5
z5xXXKdpt<$yUj=~SS<IkQgBe*Rthnn3ygLKx)VBLmZ#LVh6CxF$Eghe!*1+-_G9En
z0hflh5OJ#&q>il=xrcmtLMn;)mky>KxgXl3x&+xuLuvcNU}$m%Hf9q5IGga{Mj-_k
zOarN)1}q%gO5x48QK(+6g!|k&Ht!JqiTuD#rmUS;7lfOEDojCIEHN~A6Jhc;7UP})
zH%dh>-f2Yyqc#qz94PmRVWbwU)4UeYXf$H#@w~#1c1AuR&iG=rEK{KXq;C%C%1PsX
z9P0LF`^(o~flIHK74fSdQam(N!AL2jYv)x?ps<QPs}M!-f}|3-vamvhU9hqAyn9Ah
zKS5FI#AhParxw6CB~b#O+E{KiK&@saaC;8YXLlwm<YOuj?Xq;V{Qf^h#Oj&lD)ppO
z<3FM=5?bl9a2i=_{9Apv;d1B$$CeR{2|fH-1%-n%cj|D@vJcCiW5gCivz8>_Fn&)A
z<2eoQQzamM^QG$AcofTUmZ*`9sQ;c6QvV%|RR2>t|AurO{t$65oqSl{&QzqxcoWD}
z8u7})1%yV<vDEOM{L_fD&I5}3w*J%#;eJ_QoRTO{=*wJHQ6kIq91|XthxkuE?*r2n
zO(pUBZ}QCN>mOjHgq7g3R?1gQp<Lp>l@3b$A0@1R;G5seUApBVL@FIv`@1ExGnYk6
z8=yH=4KPvi-B`5c(CO<BGkFOVceagbrkoj7nwqy*He#PoMr`r=qx@)RfYA}NY{Ak+
zGy#e|hUHT1(*e4F;wIRg2Kpf%>D3}`xz9lsUEeBLfl3HX7V$5g`bZlV^P5QA%V5Y>
z8n>0-U8X5;B41ivt47GIE`{i~6@zbz5mEw@b*Ammj<9+}C<P@2--%A!ZOu{Kk(cb@
z^z81=m^N$P!X?XBuC}sa<Hn7fw^`Y_JDFX7CjQ&jjfrfq{=xEPix$k8IqmBSV?KTV
z-PZ^8>D8@Mn<jNCmkG?D_(L<I4d7b6E0disQctWm6=u>i<tkIrI?ukl;24nzgYt03
zbLC{FSZOrlsu(ZC7K2R2&}p^xcphO|n{8JE!66ubK=vhIxfJ`n3FWm&oUuUPzAr@F
zDgue>DV_X4b?5qt_?OOWNE?>Bkh~dINgxf0n#>u%>u9IOLHdj*w!{8WPHQMfWzelt
z3MWVdt6QDSO4O)bic|HA@(kurWtWFc5Q)`Td;)vSVor#Ui;0PP_#iSO;_jWW+c!h5
zUAc7e=-+=Zg$I^EYjw9b80SRliG7MJrP8q7_;dFwR^^ptH#9z^+6v}l^rGf1apN(o
zOvLaydaN^1pU@Gre5_6^h5_1_h*KB6<_66%EVu2ebM-^6?IGe<WkgiZ{Diy_BP8A;
zrVN(`rX6((DQasZOMoHYN^E~8k;vDQuP9IK=*5gte$_oq^=TShr*9r%Ri(s3Lp=w;
z9_yv=Kcl-hxBu@d#zS&$K6oK5izT8ne}}ovX1?DsSwBKvPmK8Ea(I+xvw#`kI`<Q5
zZ!B^!WV9q>Q{}U5eMJ(|j&Z$36Nz~see+A|@@Bxe)=TzRnox)@l=z+*C~p0ZLY!?;
zB!42-SH!<G{IJb(NPo`vB4jI#nZPqz9#*iAo1A=WPa!-w3(P)0q5AYLvgw$_zl7Dk
zs8I=C(<cCSxcNxdk#a9wx@v<~oqE6XC9|q>83{w6wYooZM0`P@o>%~t`FqH&4O38u
z;q$hfr8W{I8G$9$yUn6z9N`@xs~s4dVwJtpG4>)x?3NSL{~&$yKh?z}G=yY!EIaH!
zC0l??#q^S&MV75uYSv}~(sej3;$Aw9u~hjb$g;K?ss29-*o*SSPv4g%&4g+askfGq
zz-*Y2^0Gw1)wSH1q+PWk!Uds|q&$a>1h6TvdaLfQe>QFYsx5nuT?)@BWfKxMjr-u$
zuFb0#mw%LsGU5Ls^~5UeX1ty+X~(N{(_WMQQa@Xb>4mLx16EUJLolh{_ZgctAd}K~
zKq|W_9DiJ8YXp$K`CN6&SFp~~B)b>;Ak}3KinwL$j~q*^P{^t4j(p0Ni};rgcD^3_
zCGt3R<YIZvuOdd5!1lH$F6WGlSpQW-RhJ47z6KYwF2k5rD=zQ-CDU4-VL{^9n1Y)3
zpRn@ql^db=9>h2{A<Y3K#75n}8+zmF#lstBj_TjOn*G;lsXK(p4aNBztPz#||ACw-
zqfbED|NVSj-ATX=Y@u$bNX=U;7m+L|g8`{3mrAVK@V^2xh}L#EFa6)x3kmB))_~G@
zjlsHY|3s@YqO<X{<NW$sA<h=kbr>b$Um70Rxm^UL2s)H2rE$LtV)R|u-pRyp3QTt?
znRrAwxj5CQL$I196aH@&NXW{7A0z*kcep!v(yHScB}YV_`ft~k)k_yF`1$*3)4uz9
z?AWoNfB3-%AG|SW(2#dNNMvjx<EKuWHf{RP3s-IUYxlvE7cO49a^>3fkQ=vdg@)ga
zh<q3w8?SN(l5qRKHPb)p)4EEj;sFKod8W*;u_T`q76^QiIE_r;<LpuM&5hUY32(z3
z0|hf0Qu7weHpnOzx0S*X%u#6yGty4K!QsiOf%YZh`>BdY2-pVoI?8?pzxK#_^*y_n
zD&U7i)tQIMXLXsTA@2f#U>zIEBLxtx(`jf+kgJnxxdQEKW911FNv!eUH=8K@_b;;0
zfofQ$v9%1+r$m@s$w;+9JAvFXM~4U0;m?Ryfx<<~JW{24{f4cdexdiEcRv2&n;#Yu
zwX38_2tV=Xl5am6(6w#D$4V6(KwK$OPt5oV^XNxcgp9hE?>Tw>aY7}-hV6DjJM7Vs
zOaD_!*iNPhR+2uMUoc0dDM6$=C;TXo+93#}Zyx%Lsy1pODti{oPWx96LXu*^jiihO
zBC>Un-Q<n<A?k#2Lg9&NJdH`^?MIdbK2W)*bdEqW<AvZiOZ*^{q2&d<{itC`j1VFb
zoz5~iy><d&^%`naieNa3Qb&+mTD@7RSUn}ok=IZD^T!J2_+O-+nAc~FQ)gifI#aR7
zdrtg|iIhoU1-4^m>_;pYtn`PhHel-Ue29*P6y=Hh<meG<Tf>3$%}+K|)y7Dy+Y-J0
z5;&lU5mILgMh=ZHwURdi)t$YfDu2T3Q|y=xs?l7M5VTKZJ2teKz;hxKeezEswom_t
zf_bRG=J+Y_N}Y*QID;CMqFRnS*LE%D`zJP$1#Qe~W!zFJy5BK<LJ4or`|SHO)50HA
z%(qWqrB_ywQ-FjYu;<W=o84Qm=(!h|5M*@=U;}rMcn=OwRu80az6;w5lE4l7HpJGp
zd$lJL6phbSZK;a9Zx!@M4fT=G_wDwNHb4UZ1e&nE+w99HWTGas%CNE;dkx^hG%Nip
z6EpAVQOG;Oo2kWSdH6Qer9}1+X6@%o5p-udktZ?7K1d9sJOA&>DZ{!v9%Nn2mu4jM
zEa=)$nNq}-bll0~m#^OpyB8VFtz+d7sV5dlDSyo3HRuX;na?BzM1fUqeHjrB>+~KA
zR)3#Zk;he_$08GWfRx2@8<BC*2xwmd{02zS6kEOSv!7>IVgqpP=E5S5K}DrED@ate
zN7CtjR+T@|5PQd6fr2z!an=9K^RN`%VX(!cB^b??(@-dERi+l3<qjN;;l|7>{za`y
z0fxyshq%ZHhagx@CO-W9fo;Fd88@_R^D0Gb)Ei15*+Dj}*60AB9ufH-*4F4-s%ES1
zgFl%v|F_M1j-0>sP_=^2Iat9eoghZCP*8(zInlyBP_!+8k<PU)1|g$Z+*S(e>qaqC
zn5!CAsa68nmoU##BW&&l-V)!~&)TSlD6k+JHCcg*N-vTR|2Mvj=sJv6l|BM$oKAy`
zb>kLHaaiSYqNvb=mlzK|gtiEuWiqEMH{tOA!c2_NVbrP=l!k$0xjOl!Ze1P1Fd`5t
zm5bAd_j$H?t+M`E-$O;19U3cFRIlWc=|i*`lD>WF?jKyKUh`+V5BPA>ytRAI-V>e&
zY!UFe3Zvj3E2crm=rP?=P*zPPh+DE?GTczyRw`Rn*W+P!T@S<RWa>fm&6R3!%TpIy
zn?-cDf4?=q09^bLwn)tcQZg=1;ZWV<L%>Kve>I`u!C1mx0<`__HjI1aJQ#*KSsLFD
zW!CB!v5DO~RQ&N3c(>>gCL&Mu`9HaobsV=oe*{aR7J$@pNn&qJ$>+Nu6QN-xa)>tF
zm_)RBKC3vH(Zk2LP?4b0HJ%wd>DT{4`8^SldScHr4crvcpz~&?7-+rBN?gX$XvioO
zx0T9IYU}a1Gv!H^DBIHvBqSu_WfcvWpc=at%RY(ZwJyMkQXG`{o&_X@=fUgpHuC=n
z7)i`|6UO)j(1MlyK%E|g!3R=PPUmh{%*!H3DFvE%tZWihTbtRauZ4(Xr4j<0wU2N1
z2>*+{HOry$BVY4};MdzpTJs)H+FGM36ekTPiguHtHJ>VN2TY)Jxlhb^vt`-hg?&AV
zl?A1deH_fq&qyt%iNm1p&oM?V7VM2xk0}`XiQ0NRRhSN_EVfH=5b)=AQxy$V*a`JH
zVUGO+Ez=NSy?Rq9{m&1XR)#+<Z=~=>z{qJe0UhPAOk*=v57Zyo^soVqMd4zLQT9M{
z8bcv&=X^HSB`b|E-Q{HBRj!#Eabx2c;!jS25<UfSFV%P!FCCxorsR&OX)rl!y4FdH
z2mlkaF=SuYG>b{5)I<_dr?<@gtbeCQl>)I1<7JF-Fz+W5FEdS`N%dT9k2p*ixjnHB
z8P`Xxw8slf4^$T0W$;4wmai#Pz>&j!2zJ^VAyHt#XCiR1*j)7q#IG9)nft|&<ILSE
z$|t&y#I}xZc7pEFqR52LhHIcyjwhJpN%3F^_F}8d9Rk0Jb;-c#6k05p?6@QYsZKbC
zt794p1eSs1t2<!EmeV3qF~3MlKtD%?epu(pGPZDvGqa99kjX$QIxmg*u+w|i&iis;
z+scY1P$(6>l?t-w_F?ogEMWLQH*c|A!)gk@#MI+aSOh9Vh4zA~NLuh1;?D^c;eSQ<
zVST<Ju`O2+`SHc(s*v2)C54lpa)>agnmxzr;IaVJw4*e}t(-@9zFyQwq16^N@3a|}
z{zug5d5Wr)04XI)GnMLuBX}^cl29Ej0Aq=6v(DbUFL=Zu6My|Ut~`-UlsYZWWLh&V
zVjC)TnX{%$m}4WuLe6cO+`pmBCZG><j4r4_ha_vIfqqr7>T#*;gkH8#+*T?lz(7T5
zm<`GZHPQAYP|EQNar?%hV5cWa7$}N-{>0|0Pzl=Y3P#!jHq1YX|Dqo6V^3}DSZs?5
z+VrsDPt?&TuacIPiT()OcI%1>Or~H4!;TE>;_^G#u3a#d2Zv#f*xuR^x}!#~LZ#YH
zIH;~xUrR~zrT$=TT`8%)Q*RRO#bM_{T^KzYNn(#J{`lD{K>-CkvOGKW7&}oyig%uj
zDzX{eTJ+{_odwYT4ivYQ%1*TbG49M1W{=9o7@&QL&&2K508d%&NsVwx-~=||2ch@Y
zR>U!-q`G$i8!@9q+)Jhwm@XAkAG613j3+V!b+iVlD+F+&9M-hkTa?)w_+j4j)c60O
zssMlj7pPun&HW9%9I^KIuhnJrx@)Q<8^4xpz;h0rL$^--1OQCQP2wbGlFMO{CHCUh
znIFE~zFw&ey8(R}6Zd+G3`=<?EFv6S71iZBKL*ORhT^tTQC*Lx3{#%;N0p5+K*>1b
z`<jJ+2mAb!l!dy$t3zzAS^(NKR+8DC3)qP0E#hAi-l(wcQZNG&+VrsDebm$9=ueG<
z%Jk)*Mw#7=c8UG|hv5ecc6baCl5!YP-<DDv<CFzsV23YO9=NMo>&D7y=^6fe^mjAn
zdwd5-qGx-F=9Xb5r!sjF(<d$3eo6k-7<1#umPM0ZZ(AWXhURO+zU8)%<a-;Yz~Bzh
zC?mCCT@1boEe4Ad!4L^E)b7Z)VB&}rGS0Nb9a>!qN3R*tXY+x5?O!XsfU8j*sf<*C
zwk8@YSV3gKLtBXWm&E(%O99ioHW;>n_ELEc_0)}DhbeFlT~1TAHRaZlS>V3^@l(|Z
zcRWqS8feXFfpYTl1iiBQQn<Zz@DPEG?u6=+?KJ0#!zB_mU6mfE^^Rj=^)U4mUna^e
zp_-3hU{K{w!+$;?AHW^=Anf|d<s+U-RFtC%e_Rz(yc@tA#C;DMWuz7?mT)Y3z8q7J
z=OdA^u%!<pi`-moYdB?*{hEiOvmav%@Yut=Nb=0)E8uceM=B#wY*&Ipg(`Psf`i7;
zXTj7G%|Ba<T4ah|C4v_&9I0^tV4OroNLEM<*uHR=*l+ULmMYfJuVFGzjv-!+#77pq
z0xI<1n6*3R=<usMKB?>Woq&VVTYLos1O+XNOQ;HUsLjOcJr9{IyNxhuQ%}sZT&Ith
z9=&!uB3gF-9lB)-buS+k8lN$Y{Lf&}C^x%5qqJg6=1Icjy%$Bs!j@4)vcUt<uY~~6
zzJ#!@d4(-tm&3YA-fc)gsn}c<N=&?{V5BnAy%U1!5yo1(z%_M*bbM4sg2+XBEPkZj
zL!bbt9C*#7$C$T{#Y`lNa`}H2%Wo>m%S}`lA*YT%gakD0lCR3MpKs0jY{lK!yZGa$
zl6Dz73plu4+QAtj9p2Xkt37KUW?v|_DrB<m5yJZ&nVt=gQcYhTIcvrCqaj+|M2kg+
z#bX}xdV%yx4F(^iLR~t0DnnM^CQRPOrWDe+&nCv@nC3fi(m?wXl4tV@_^$-Re$4Bn
z3mzbW69<L1T_+%q%4!88U6KB+5^>K;k>%*qycB(zF=Z$dxrlqKCV$BekptmhwI^jb
zv^3tQhK&A?mALho_=p|67jjK$N|+jjFI!C2hs^ss>!3yc^TUu1Ra2D(9wl>76S*$^
zT5l=RWApVHDs+zCCSndQW7S;RGNE&J>xr2PK3czhpHF_;a!!MtIH4`?V(W<(?v=%i
zR-|fsS=JVTtj-}!Ud0pzqzPooldn@7Y)Am@OS~m!yU+^s>^kCQ$!*gj$P{9ch<jep
z`*y5?6{v*J7!m)hUxXFty7u<-=)N;khBA?jxVwH_l@28cO$X$RC>=~EIhpEgOrH7t
ztAbJVLEJW{woKPV^v76g*v^p1EKls+W&Nra&2Mvv7>G%NW*|aZ;@g8$e@G?n=J&#B
zT~mlyJ#ZiEe~c`mbUiVnr*A+|<!3)#c|l#R;f^B1Qk4mdJOTz`wq;@pE#|q{vH_H(
zN#dB=@V`pCiPok$PJk;jSj<)%5!1%tMeq%{TY8fjn%j>MaWDu<08z?<fz))ni}+_O
z1{X>(FNe!hah0^Wly>yA2O{bNykRbJ{#Rn-H<-!WNhaZ+&PDSH9G=!dB1s*@dG#Sj
zCf`youFo7(Wqx@3^z6=A-e+XKMiTMUq+i0HiT3->%z6PLl{xb>v3m2MSVQ;s36oGg
zF~4R*XYIQddY_kDP6SN7%}7%w{eLyM&V7|CSQ>*RtGhEsu>=ko8ZjX%?>VpfAG9y=
zKuC_T`a<|nHc}>S>J7wz&|I}TG6RgSDR0CB5+4)Mg>|d70zS$Mg9pIGOnVantN$fI
zX@4ql4Bw^q;DYqNg6bqBlaH#&l7jir)Lu<1_>rN2Ek&BrhS={^mNzp7G#s$tYNoY>
z`PSa~Z#J~I8)6zHa7w*dI%&VAxN=U+U!%G<D9TRP%0SW~DSQUaF!Fy-n1t(znSz`4
z8U6EyeV5oA$-6=yq34(%VhR{qG?t3)xsOHnR$^?96d4O!IuTnKQU6oh8V;nJeo7!7
z!L93FeEVst%;N{e_6P+`wm{yuAqpoyrIGdF1A!%mvGZR1w*LwKq7`8^#+f3ZRE-NI
zh$L7j1~U!wP+~XFC@5<5@Z8Sj-;L<|RHJHT0(|pBv2|UkWsas?lgz%w2C4cxzn;u|
zw}!9#sACnWH#~LLox-_hk`DMYrQ9=PjySe%@+&RNGBLV!4&nCWUx6lqg_xsruAZ1j
z@#?L*zcZIQ%G$*=kcw#_qx1AOHpTG#nF?7B#Ui1hxUE#+9B2uQ{fV=fYi(7wM$j19
zm)HnbOHU(k0ueWLN^YwOsVaL<C{+d0jNPLUOwtUA4?n;=7chkgkqX7rAL^0me+i8A
zLpjd2EGLOY`iqq1`(Q!iWR{3`At5><>{iIN%a<-*I1g}3YxxA6(Q0zx{9pXz#=}g$
zN343eY$2HsDs@hrLhLJ&UYh!-l+KI0AA0S?>Mw_OYf=H)tbdX?77E2S=ZZ6B3<T<l
zxz|6yjK~jk16I7p5iL9fMO#Q+vFq5u1$AVkwjPfc6eX6z;W{c?BY^fLejwu!jDAlt
zyUbBTW#)kek@f0Mk*=FwL!6V=B}k?hl0Pwzbj?_><00Z>5JRX7b|rU8Z!nRsMlx7l
zhBzi<g3>j!TtrhPlMp^y&Ouxh-u-tkRBu|QWu-at`no<!A=rM)1>F2z`aSfRz<ffA
z_=xaJ=Z+qh<sz}3JB6*)%QET@BK5?YQz9873VQKU7JiF}7OsL}Wsm*C_-#3ZC9<v{
zOh&4$ib2&z2kW?L0k$tOoJtKgmFm2hIj~7sEmvH)7LrpYG*|V3g2u-x1ap6aWZJw(
zIp$WT^I~Q>ldz14XJfTenOJ#)K|2NDKZzHd@h`4R(n@l6p!NxKCQ-1?QYMPDcxPkA
zh(Gh~-E#(30A82enQk)wN#Bbe<HUm8oWX9ah9#54X#PpybiOks&v9<q=oed7AVndH
zFlD$8f`?AcIB~BvkWr6ggvr0TQOHW*4x+VXDr0d7pnZwxmxzg=snQ3VL#d6-TW#gc
zL-p5&i1fW6vII#ODE}^Vn}zhXJ>ys9;eT*z^izc9obfv{DF}_xP3CjXxHJ*35NGs-
zxxl%NSUPqJrCqlx?=05A$s@Lys=l`>Q;J#K?k}FJh<!4;3ur|}$>i%lc15GX(4N)U
z@IrykDTve)GYw&DFhyP3@g`JCFO6U(Q-6!xy3Yn~-lCYWolGevuV*GT2zCe}?#}or
znwQ~_#CJa6P)Ix2p3ieDuMx7!Nqi(bm3<RguL^0G6h+dl?kYrn1RyDT(Rd=eU)MF)
z$rXCkC&VP(m)&>e&VHUFtxK}4EYT_%)9?!wjcLlh9~O-W>n8BRacjBcdd5S4^Ti4E
zig=@@Ds!4H$;f1cnkH&A8k&RF{+>zLjOYUnvkl(k1)L9ifx0)UGgFKuSoptbFgF9o
z$`&?bjw;_^#=stxiB;Fbcht6q1MN#3t*30r<Xy0Mt-;Iq2xjwE*{8$!4KQ-|2|c%T
zN+FSZXBDOv6%k#BGeCHrn{@zd5BXIfkLgclie8p2F+Y-0E`C&_3IGq$!hcEhq!tKq
z6B*kE!%}U!lx;Ep%AO?~^Oqj*UxqimIr8e_4%D>DjR>GmW2el=C_o^iz$rw3ij4>p
z!5~skte{XNE2j&^=y1k=gW2@{lJgkT--P0}QlSEd?9qj2>`rI3t>HlX5`W4BR2sbs
zm8?*!WtSmeE;}J`qGz!jmM<@p54mZN3KjFLhfFK?DrD|ALW)Rkmdl^;E)-m`R?Duh
zeYxzE&=KY-ygpB2rx}fL3#c=a4i&>J!y!s<6N<q|Ba%EVqKc;HK;TsJ6ig+b{q8~r
z3l9!0eDx7FM2am#ok*<QZP8C<3V@@K(Ji#agPHn^)DtVhh0&!jlRAtZOIUvJCT5eI
zw>-quH<@=vq}uR*!ziKyH=P*%{}>{}aeBfiyL>TW%CuRFe%rk3;Kc~hL(=On$_KKP
zMkM9d3h5<7@AdTx;cp$0O@t%k><{4B3Exheoj8C8F5MR$z+0U3Q9E*#bPp?CmWux>
z!ER(?0Mn=kS9ds^Q8chpN#m+U*^PyGfhQ}*Y9DRBongFh&+l7@GLekXQBgk`gV0f&
z3ka2#EwJTL#->O;v65`z&qVI`r<89QmHRtjQhgCFwc{XU6pPzR;kfF0Jd8ZWWua&s
zF`#{kgc$q8#>FS7433JKsPN{feGsrRRp9jlCXM|pKRq$_Lk_&+9XEi{A9B({FOqu<
zT&^6LQ=!OVs#9csa0n^J7@(=Dakk?jQ?Ssj{(_A0Jqd?~mGu+Kj`A0&QzutP%h)k{
zo&a3KPA8vdY>LzqtIfP>qQ<_x^kRY~dJ?y^Vghk**1~L(^OpILQEIZNz8(*w{`-&f
z!vCm!2?t=_tdzOd<|<(39U-a8&4A@tg~B~vF3t{*{{^dcm5Rp)WCLi9P70j<mlUzw
zrUR*)e}Po9@EoB<pRy|n;OVp#_rmQq+D7A;ABHS$B_f`mjL3HMRk@Xz_qRePkdEdQ
z_ICP&u_;nd>?Njwt4}6L2b0GP1(_+vC4bClO>T+wK4i4wF2bbhdOZ1<q$|;4yCSHO
z&D4Ou6{VVb0Ec=}ppH~VOvq~Cet&r*zHBuejoC%6W%Exb8<30rum_`aEs1QrL{{2x
z5&C~}J>s<9oP<F6TnP?Ji|S{@qvmUyGkjk|*1gY*(AmI9#ierRSvia4+1eIP;WunJ
zn1Vt=^~9*+9EXGsp&K(z>;a8Z^A?Mx17x%z61SC#>Uuo&nGOgR+ZBS@m(ZSl^_Bc{
ze;b(mCC*iOiX*GKFa?RKKu&o^YmT!8%nNTITUbSIeLb#00N~x;)S094MK0-J3fCj+
zow81SpEPFNZyF_9JQ#*0kNULv{y*C$WA}|}UqYQK+LHqA#*UTU9Br+|>{Dw-L!;q-
zl(8vNPmDSx+bWb&HHc|q256K^Ta2y%8HM7uQi%GW+8y~<m>vif+Z7|fx(d-MxzIuJ
z1(I(nVCRrf@sievi`NwnM}ydEI+}8&0o&=~C&?z}l7+9!vH68|*uuSgJU`;hzsmK<
zI>C60QD$`tb&7nfjZc4Jq0LR#gl2eE{PA3Ife5sWl%~qjq_9dhILh==Har3728~8A
za?qJd6e-J>1k-?JsnC`;Rn>VYXq20MpM^@H82dW49?xW^2bAEdI;edKtqBEE%L*X@
zrR4V_g*Oo&&ng^mR&wP8>UuYN0alL8k%}EhHjrOMxttUppf83LeCKlZpCG$rFqGj0
zNF7g{kHOI9qy~z&$XJ^Swf@canwaYg0YMOD3L^nHnK>fgbpG!|q6!^LWoR@SGkP=v
z^~4N?7@y<mO|m4mGi|iMY#O;G)*n#xycZMrc9`8|&B7l<Yq!)kMnLULXiOMVg|!%x
zt}ZrLosBs8yMhraXjfxGhhUkmwm_R6HasAT@Fw$>>KE{TWVTHp6Ut+q(tu${w!Ejd
zPa1O~(W#POT~IAeyh~B~$5f%udYi2V^X)%I)m3{Onv9Q#VqZje`9(v8)!A(V5Q%M+
zyvSskvh~CgY0fzPQ0Nfa_X5#G0=UjC%thbMg7gZgxUFq!>+$3}N3^zCWn&EAP(!OJ
zw+13_kurcvQ~Wm~$1_GKt8{{b6)I>~TOtM$1#(k?Ha%?MwWtQFE@Dp<GfX0w+ebdf
z_Q*;hBn#DvEKTw%f7_KRCjfCu%HGB@?{Bx=GP*Oj3mPw|h_R1I48u5uNpB4yl^X}L
z9~+I2nZbBhV7OmroW8?l;G|HEc@nRJZ|!D`-xkY9&~z(+iQ8JPwjNI<M(cXA%ElO6
zm)RWJA4(i*3cTRN=BkCEZKanLtWZI_niA1N<O~qn^swR9<7^A9h`<`V{KICHHQ*Kq
zU^sS0+OS0}9LvYaUKtAw5K+-jXMw^NoZrW1Y`^}uCsp*-Fgdy9B>|VWD(vqXt7bD5
zfVt3Em}W3jIlLfCIzKW_-xLa|dM2D`VgqOts?wfDTyN+G4I*y6_^E2|`Swg$s+`1?
z#`s*I##TeZ-o*A02Lram=Bl-ky26&43Rc)~I;}9@=q<Df%Px+t(W|{uRG3j#Vo5bx
zGU(W1`JA<%NP!tHjg-wydKO&y1<X4)6Su3%_1V4D+qTch!*e55%b;bX!cGC7BNXL|
zYM#ngdJR}5i$aWWW(*_Ql!6f{RFcMJE(14(*O{19v<k-$jNg`<n7C&};*>~zJ)S|t
zo~T(dCr&$rYH(@6#X;cL3rSZ;b)+)V8IjwLRuC2};HskI7hd7d{;ha0MK2OLO-FgV
z{im*H>uIg6SzH4zu=bOvwKp4;0gkmv|MGf%gQz}n?0A_IB=@Rs+LZV)hi!TXtk#N?
zf1${j_Ej=#YJDI(O#raqacVAv)Dz20L29#Quh5d0iv7W=A{dO^B=I=5VabS3-|ZqY
z7PfpzWTk{_{+LPAUd7r$4f~%)1J{us|FV!e<J(9i{4oV1b=8i9AV)ihZ2nu{GHgQv
z!6-ke>RI^9WWu4raDZwczB=C}D{kFf^sLz9Qjo1{LH)Li#k?JnUTPT2jofSV(z?H>
zTS*6~l8zJ!09dJL*1dT)iUD|79vX@#P7pRpeXJyEQc*Iq_y!CHpI?X;%%H$f!3&Jv
zmL1sE$VkHEO|{|wUh|20?tUkx|1tX#+F{<)0R8+M5uLNYh2Bh4kPY2M3P$><9SbqG
zR}p*}cV=7qo^OLYuglCPs_<VT-rOF{HM)UhJk|9}Q~u0&2JTk$4JLUkm6&molgRuZ
zpR);gh@4lmphGmtJBi2`Mk;6fm`Y}!k`1S^LzAbOUy!TGm&~)&SP$bHFc^ZFgwER;
z*ST&*>v!(=_L%Q~UcTDOve}bAd8^-Z&1(dE*WjXiS7O;cOik}ALT4d1lwd^HeicYh
z5@ozA)H0$s;OP`)5Q9Q<)%;N8-UtONPzfQeiC$h-q{oST%C;pCTG>EN-y#P&x;^EL
zHz~$uoBFbIeKY%3<VRi(=)A<r)L6K?O}<im*t&*}Do9dBC{_e1cv<L|?DAu6g1#Qc
zKFk)*2!Y+dVbl%Mif_PRsKFfl{hL_0#OPhHXvrrAeEa+H`x1W^f0sJTG5?6&tITc-
zn7|=THAa?tl0a6MAYKcYq1A{hW3#-xq<IFh_=ZT|%WOqVE4^wqsT&I+u74r?1>?&-
zJj1t<PtBY6U#^@{B15<q7W(mBN~XXU*+pG;RF<d=Q#V>n&n&UV3+k~peeEBA>c=+f
zRDR_!amo!T%tTBFjL0TM8-9euNj#ZE;@DpNgv>aZnP4OoqZ_c&iU~1T>R+UK+kWF$
z9z^1>V4{>(Y{}$j4xZ+SjD;=DFW`-t5mg+Gp!OxSAz^nHCUEUT#3omvHibHe0L!ro
z^-c1fQ8^qu3A>&X7hdHw#uKS1(2ANOEIs+=$asS>;sxsp4;PKJ)0Vh?S>FEv{7iJW
z-HDLji)(E<dHIV*YD=HV@`XtEPbk$4O~R)m74YsbK7`ilzRX>G11oWpfqaV@r>_gm
z`MNR3$vbDR*?(R0q?&u!3#1NXQ*}L_&P3Gp{jO?T!>R84a#;&XQ_~wLpoCvC8o-)v
z7Zl=bDP0Fmh?!AN#d549yC#YgnQL$fI~mx?w`b&}dCUV;Y-W2?3C<29H0!R+n{)(V
zwB0S<Dl6}$$12^OT3#s21gDiy_nSkujltukHkF-7>`Rcd0ow?h$LO*j216-Eg4VK$
zZ@^%18^)w_#5p8K<90*H)!vLvwe@&RuMy*NQD`+Q2D2}r1+gc|vXv%ek$zpM?>!Mg
zmu(7KBW<0$Asln=f2uZPo3deIXGB`*FWx@^U6Ua03^`o3fUF|b{>lbIKqs@j<jT;S
zsAfCoAfDwWqz44Whb~hRzfh02ND-qbtirp&;NI<oMpY8UxzQeSwFFaPVmnr|DFd~r
zY4TTm0|tW+RprJpT*WdYzamVU1(Gc@jtir6y}yRa)(E<=+2HE9IJpwJ_9~9N+c%1I
z-Ths}<2eeU3hK3P84}KYrBaCcW%dVOC(=qi;a$B|0<o{nIlaL%O+>nsPVrG^MSG_i
zyE3236kx)clezj-mS?g2JIB)&D&|YGn>i}#&lZt5ee)tX{5^Q|Ar}_}Jc`M=RAMG7
zE1(0AjI_DJc+E<1C*i-692;BW?_N2!Z|9cvE0-@{zHIUGH5<3>+JE%Sm0RR=`!Ke>
zypb?@Q|)t5kP(U97^G}aBivqhrld*uoEG#^;uE(3!$Nb_{7|LJPZYMJ$2s%ma_{@*
zYR{~_1yEd1^C*gIa19z90t8>2O>hmGpn>2H!7V@t?jGFT-QC^YgS)%mLw@po|5vx}
zlX_d!nd#nX@3Wkl?VZut{l0H0tcHji+=z5YSK2U^vas<;SkO%!>@YDmoCGq|x7!M{
z&bODwJhfqU7eZ>Tr{Mo~-nK~N-9bs$J3iF+aE@=b(sblF(+}x+8O@7Hjg^heN4*r6
zt5G56+LNA$E=Hhz@1AsFk+QwOp8Gk?mc?C5Yvn-z7D_5APo>E%a$45CZE0Q-aiQ;q
z*-G90<=zr`qEfr>YNN3LAxy1cQd*enk{^JhNqR$>*p(T*u%kncDZrQKi6!<b-_n&Q
z<%#|E<NH3|`1rA7o#cEa<@7tK4Br0OJcA?>sMlI^>l`y3%Qn(~@#L<D%pcye#Fc@l
zTV%I;o?9y;YeaX>)PqGX6}BM#IY4&KDqb`;@*!X-Llm7l!{>bc;0c#)G)<7eHp`L2
z*DC|utWcsi_EX?U;d%jC12iTUmV=Y17Meq8wMXEaPi_iP#gyh#J1TSNJzV4q-2m3H
znbPTjXt8|xLiXl3-xrPoba9PKkm-$Wz}_9{sE`>4#n$EQ^o--t-H0b|9=mNK-!NUY
zUd=os1DOu)+X=pBeu{Dt6-Dmq$vid|CO#xfCU0w>)Rr*hihj0WcpmZ=$IIiSk?x^Z
z06r8#gVH4_SFpSHT>*uo(8U&$OnJL)<&-S!Tmo54%D#39<<>GzT{@azU2A5J21vaE
zrUHrg&mWDcvOk-~qjviFAWcy)`W~z%e-~Wt)g6A_3jZu^ktTs^4+~mSqkA3`AUO_f
zGQ0NMF^l%GB^vj8%{ZP>=vW<BFJ+!4Bu~zYlU3O67e{F`2MX&{X>@l^G#~UpOQL;m
za-zk^3PnH56&~TKoMa;bnUjmg3?J92(M(OlJ3Igj_3D+6vLEgmC!ZEUS=_ODw`E`!
z(Z+6pG(U;Q*swTL`}4QL@8Q(U_n7IFi4SRp9AlfpZ8-0dpOKo1<0*!Z3*T5~zQ(Gg
z7hgQx<tLpm;=h7XFFMJO{cPb7o@)`PnmZ`U|8e|xv%wSxKfM6hsYUANfCcB!Z@+M+
z+A!wX>GuOTyM#3}0wtS#j~Mit86u*;37Wv>ugpMZ!C1=<adm-3Q?9YhH3d*>d|jw)
zn(kDYAFffxpz_amN6b}ybQ@fB{kK7{;&Xc2h$>dXihA=H?TDLb44T<1zW6_^(fEg&
z!4s$gi+8TXr|!}1S4xJy18o}dWADVfAPm-CU%}QYACxwBiG(*>V9irH6Ch&9&?t$|
zP6~8??;;4gow<E&5NDu2a>haXTzUHwJIS8cJciM}Is@yeB1l^nqe{Hu2SZj{liV$y
zyPbVoq`FGJn@sl>na5D8!eqgoT^jeB3M@Q0gF9Ry*4BwR*w>d|*Q%csn~1w92{o*9
z7e9-}x*|r@_Kpsy3*=K&9|DhG8)0tgqZ*fDt>sSH51s}D2epVw8XJf7>OM1*wu}Y`
z9TpxxyVzM3?MmK<9`29PUgeR_<m^M`O`M^^G~KMb&vZ~E;iG<|?eHq4E!s7zTcJPf
z9)7+^t4!cB(Gp|)Nx?;cEMfHYW?sW1hx!rEdOK}m4_d2jdXI?(<c_i9K#>i}g2J;d
zlkSgxqF2U_*KkXrSBZ~RBa*_Q-`$%j^q2?y-o)4IxyM`U#`2s=3&jXC)opGbvNmH-
z$L5nTA^V-K6XEjur_f)-Ivwv0Rw|9wesl|d3f??<h`QY5Et@lHCGc<yOyYKqL@LiA
z!kFLEEPf304+I_Y+pT-BwGVF1RUcl`F^cPHCJ?Z$e>OFluV+3w5gV4`{|H~u5gsS?
z)=hLGL$>Ae(Q+YF!%9^8H>6q7$0i8@?464@*}ygqFlx+EUwzJrZVZfjZ_LXY;a<B2
z(V;z70Yw}hgL*dkz-$Kay3-(<P)YKW!+E*t`pWL5Ss+2%ycs!x7MwkZ!s}!3Qkd~3
zKkV-CPbnod4T5lO<&Vb;jb>Y3HCXV>y=0KHux@^oPO@guJ?49^)mgm*U%Um09^JO$
zRmmpFU{X@wqVP73K0ls<pUSsJn#5$anw|E69R)5?M&xR8j#@U}i;4PNNXNy)H`aj<
zlZaWHlh^kidVh0xwkQ|oGW1zoxL0Z>Sd_SN86WMv6pPkc(JOT#LX_GMmITR!qnAlY
zL-Q6OR(>@y)?NLuby!-P8zfT*AAF_%5E5jTZ#E{mp5fI;W^(;CfteUx!UGd_E(XD+
zE)Gg|GXK-z7;Dx~DQuJzrr$-IaOo`KdFJ#e-T`b4kiQZ*6qvuj%xwuw;k|AZi-0fv
z3P}oo)EW;p5awsniv4z|T1oWVu+iIo4hl^kjE<e7FRdkVU&ny0IHZ2Hi)k~TKaPCM
zJWz}v+F{j~%pQD4`X!Der>?>Oyg$Ssli9sQWvo*@!#C72?MHf-r{pgNsx=sh8~eB2
zv)E1wP_b|U$TIimSzn%KbJAX4K^+a6D}WTSjJ}4Gt~<oBs@$R<e{H8M<e>9Ln}DPt
zd4_*;93MCw4ml7WC5+lwjUZvXv%x5eneyx#Z-)B%5iUEcwOh+|Chx;DPaXbsd(v~&
z?H$cx3v+W}f$Mmgkkp30C#=#IaK0NnuT&ye#zbEp15NX@yYX16%evM$>Wttv=v&`(
z%g3XRqVa+R^X8{5sR1pki(d&L_?B;&5_W;TY6(4I4!dRTBf|1OqITbNoj#HleDJ(o
z;r;cCvn(fJ6eB+5BQD9KUX6^8{)0!TdS1-JwAHIH$pWlR1REmp(IZdoetX+9o=^Dv
z)?_kU(ud}f1NAM}BBcUCQ)6E3$B7l6I=G(IBo6pAdtmXe-!Ks}q_SF;li;`T?)4At
zZy@qusSa~?vA;HF21zVf_;E9QjujH4!Lsn?C6#WG8oIu^vTu&{LJa{c0OuIDPFWae
z1;vEd*vTk2<V7B`usCNDDjiSfOc}DK02?|YKii%0bt|}5&nMn%sownzOY{wy$n_R3
z(Hg&oqe2vp+J2Y!DRjK=5nKBrqFIiy7^9YLPGRx*@ZwRGnDJz{sm}m;fBM4y&XlR)
zoJgU_DGAsuwwqmSdAi{eF)9Qz_~UBI^F32;bH;<aOgT0$tK7={%ov1X2AE<T@43vz
z)Ks}#xJSOx8+-X?d`i<mHx*NmE$VP*!)nn7ljBuLu2OS_&K|B#wea(TIP{F2ZR6Wv
z>6viJTK<;w0^)H<W;f49TTR=lggN|7udq!!Wf#Cm#MvPCC&m_I^zij1yQdP0f!vym
zjCEDh$*GHm^YM|xM2+_fVnGjnj;?}?$_;VBbKZ@`2@Ug7NoKM=@cq~FZ^u$h$_<Yd
z<yP)y#(w;`ev*p0YdKd`pE9ZA8BV*v{cUcOky)PBDET3`w<#H%mhr<sPZW24eClX#
zCsW7y%5P}V&W=LsaS@y&cb|G8MIGE!?;J_VVF3Z{I5efXr{^H8beOVU{B~j;DTw4Y
z!h{Ysnju=eFLg}>`q9;u@1iNt%tLI7dly!X^yu)niMuVryhgOsKxVm0$rFVH4W;{<
z!;7Iyc_@bzS*+btM?8ov)|d14hv2mZ5kh-n9v2GoJkVa#eh%7^8n5N}3FMcB$r3r?
zm>4U%?0nM1j}45v_RWgzQ>eSl7eCscFTbKn_>kpPV`&^_eFV|$#0+MQZ~FB?w@s0J
z;%VVDzfBP<7K^76Z6k8J+!?O20lR0}aW`3{1tJjD(*OrqeSb)jyi1l2X@4aCZLUjF
z_?#ahEqX?yX<rq?Ge<ar7Utwg@N9Y93>{y8#r31bD>a;~oD(4z=L32TxrInkwSsz<
z-MyOAnx<?~u3hN$VnMZCs_Q(@sL7}NO1mi!7X@@!J$gb+D9Tmsm5D_!;o&C4I?j{F
zhoTs*Bbnj4?ZlPi#2udI)_zN@Csz%F=GYCrq5kr<#0#<TNZzkl6p#B3GN<;`n(O+5
z_I&R{`#%39RnbOR(6(02AVsi9<@<5S>@fjD5g_4Q&#BijhpK`?vHz4%17pmq*vnaF
z4BGmNn$&PADlxc5GW-i=|E2)Lm;GY-zWO`{PwS`?V3|PG_bX$hzJi$Ap{^T!u~j)Y
z<%a_^v9fqUj>}+^$Y<SSCY}C#A0$Nr6Dy45FELi?CF8W7h1B<hXBbJur39()qL5ON
zEB4R&c+~Nw#OR}j&tbpCaP~XwV;84<GTq2=FR@bNHe*VR?5xi|B@Xl$H?7@0hkS3E
zk2vKh^eueiZoc?Js`1u2=~=mB38O3N3wV*Z0-`E#yXmfYtujBSB0<-G7QGG^qmt9`
za1J%H;Vu(%v9*H>2ARElPFXP~drbsfE%dqjd@k~KtMxi(DfWxdtf{PI^4&VxW?fCj
z^av3fWp7W%BgY8ngJ;jXS+}(-dYN5F9N0WVYL&e!A*fH0I3w5`?p^A9Wha)gKgH)0
zpnD6)j9}#Nz}wxXtr&b2%l?!tACPWYib9{J$dc=h9ipa?sn^|g3#JFK@@Z~ka13%Z
zX75A{gPBJ7_CqLQNP?wC=oGHk<eb0PV!>rqwat<RDR5|huVS*ONJFAAvg}tbBc^hA
zJw$0-N~8M$bFzHrnQ^GiU0)x=H(%nWm{df;25+2Zf&_8?D*jo$O4Z$}-P?0O^d`KJ
z?mVd>_>0p{P0!TzYFHP!mBcm76PqQyNpfdQb8CCc>b%70GB!{QE_uW{Cq4cZO_x{t
zH>EF&n1Y|=VpOM7Iq@|i-!Uu;ca+Edz!J2~?w7V+!(my8w>Xt&g%$Kd4WO)Oaa!Ab
zF5Btkg#1XWGRM>DGPoqrQaG)}Hz?dElzE(=SJXA&1$k@b$P@&N-!_R)&{O!=i_vnK
z#-<4l;e5gIJKew+EjMl}Sqkt+Ye|q>7sYRONTbO<H^ZJ~7I`if;^SZ-3?9Y@^T&!b
zCBO3Kte-kH!qrd7U(6a-Apq%pj~Fs#OL)o1xfPmP4^G!PR4n{84%P|A^KRVF)gdI0
zPfih<eJKF}>d0!UWph_Zh0em!@=$N3R#rb8BMIh=)kM*NDY>oop{w#pzYo<;^s6(8
zJi8;JYp+``v6LUUC7xMR4TYHbzeVoY5*?qWoX)8bHL_-UQ|mE?YUYdhDo*TRs^}3c
zn$(h{@%cO^TXao};;!_Q@_gyxB>tWuZBzZA?=&CtNcBp7k0ix&c@7Ol{cd&^2As6O
zH#V&&XEB~64Yd4NyVyHqs!t;Ewe$#q^gb5M5<)g1hqT-bVR}$_msoHEEdCpK?U=^>
zBR1-#%rF&1SBI|s1mCh~?~WOFliGD3yZqU+%AN~4R+r3d@zY1QGp5FJ3|42&iH*;U
zHz-WvMX&Bi@No#5nIz)l+$)Hwd>=i3KSk?e>y*Y%a7X*XW{q&x?cM(3V)!oi{;*+l
z47zA%^M~q3XNAH_$>(ntipWW5)ZU+e<x0+=jNtftPl`R61mi_K?f>+oG#^x{&e$k5
zhq*4H3_7Is$Rnc!qw`1T>u*HA9pR3)FiWdBqzW>xKUU_+&1HCm7^-0O`p6bRix(Ei
z=1!1%7!RH#NcQi5mzVTajLJ64jN64I(ibjwGS^qH?${`mg1Khmj0O18r6aQPJFjhD
zJv}_SXDVtzZuAxK?C8?{GQ?rOCbwH|VLe_O2VGD<5yBQrW^0n2Ur6iW*(iH{PD@yi
zZvFw=GGf_puaruGY8=f$pQAdio^oP?Xz_K+1qh=wF}Y*2Gv(ufom~4?+eBzfX0{Gk
zMSkA}3IS?Mm|rn}awPE8WonG;SE36UKK&0OxGe@hC=`0@`g>{2j!`z>Mk|M>$;cmT
z8QQu@jBa%Tx2$hnMCLOUnPT@>{ukbr=R*P2@{tCs4s=@0<t}6waBJ)wB&3mf8hI&A
zSHKqgUm#bGd(8HbJ2RLa4g!Zh@y(R3ut`NF*YY{Z+t@S~Pm!fja`gJng+z3~g|pAI
zn28}ub11o!qeyMkL?KDQ@`vcrt<kR>DM{^G2;MilM28|4^tv#2ge;3VQZI)`RY9vh
zm3WRtf5Tdt%)Z@N`Bbe}+}p&{9dy|HzGkcCymIJSz0*F52o#z*x7=zU)fxrvJD*CJ
zMEeA{C`vrNr10RC;?=OzEX83;Tz*u1rY_ePZ0@=9(U{|vhAj8G%AM_sT)aB$Pd9`n
zXZPkuACs0a8+~0%Y?c|0hY|@8DQUlbEYTIeL<PUcOOlLHjwovhBNw2x27NaKJKm!O
z42Mh}dexV%4|>)p+1E<0T&vR8-`+j6maJp5J(t5{EXfIUf8e{<v>|6|lH(3ZQ*bss
z9NnVLDs*88!K&m@&?_<Sq{vS(8nKUUo#ctwE@0}J9Bu)XYMp=(KWRFa)f|mOs4+Fg
z6_xY4>#r5!Uc~(1Z|=*ypfjE*HRgloIBMScZXL3BUR*f%Og5|Omla>%8=2|M*yVr7
zTsIJs=_VMU&*o|8^ZRzs|G+2vwN3JfRo7YLhMuxiQ6OY6BN4RnLmuXj#+$A*$cxAp
z*y`2YfIxA~7#%6Mj~KCPJe5Svn<1Iy1gaADgD_@kDu#C7rALo6TJhdze5Aa@I(-Q!
zA{Ih&iCb@plWE9=*_vG!rt93U1f&`R^hqJKK%)Ci++P3J)1_nZb>_<b`6BglrpCsZ
zAn1x7uFBEi-IJ@J;gMg6ats{xK<&d4`1@()Ua7|%49bWA<(?7y&y9<ej29tJ`sjRG
zO<^mCx5M(T1)EWMx#RcY>v7S>$gbco*Aq>AQxadD){5nyq?hRkg86e|<HIx)Ho7Qj
zM>&$CEl+Mlc+pZ?BHtD((XZbuLTajH=Pigvnpr&IfVL-%NF*LRF{?9RvhO0yjx+J%
znoMFR@$9+8Znw|UqjFh3UkDVI?jKMf#(7UIz?`0HzcY}A`}sf;gN##xX{>EuRWI`4
zk)pIF^O`jO?hz6T_mIbqiHfa8Je}@V{mxOyJ%(ERreHq^50jm*95EJZ+^fbj(`}8S
zx&tO#fT{TQbkCD71NlQ`hlPI>+)+dzMp9Ctw27k?GiLk(R~13oX?;BG@BV=HDBToQ
z<_0IInyP@^va<~ib}g|~xQE{~XOeRR;F9EkMSKi_qsTUXo?DQejn(IGR(7WI<4mRZ
zzUziXvu@0HqB{QZV$xJNo7BW;9Y;@>o^v%YGP1*8flsXBZh08a(sp0qaVrl;p98GL
zAGVA@jx^&ofBQZ9IUcvdwcF3_P@OBjpcxK7Zr-W#h=5P0e-B!De5$!eGIH4R&TID<
z)c5PYfCKWm6vBs6^TLqZf`r6;+J2|o&mR!`ZZ?J{hU;ydd!jU}@sFnPK5rv7<DODd
zggW=1leeKri#&Rzu`Y|1H`x?LChrT!j*Zw5x|KSY$i+YHgziv;FMMW9WOEwNJUKbp
zJ;yDXCvm#D@Lo8Ln?i1W5<B~PoSFPCh}V2IR}0%zm#GFu2c)|FdH0Br+UaVbyVT>U
z`i@HkskZ%;u1$G86xYnR?+dZGy>E*i@EF$`Mhxtm9Wu7#;}q<QXG$v>9xc^L<&F_8
z*}uZg$`BB@)aS8v^d$LxSOND**0vQ<r|PTc$7YT3sK^1qMj%qmV8s>3JoQsWJIn!l
z0+e3zT912quy(H6(rC5aR5G7C_tLMq?+=!$<OXbb))F7KmM$Nw?)wSqT(eY+aF>wA
z_H<GuYT`eiubjpXh`=&Uq;wr5j*Xz6KVD8jL|FDa^v+FramMR8IlkVbdG$$-d>!|*
za%NfDtNc<JbHk_Yt%CTHV&UX-T7&2G(59-#wuXnt?uDf%y|RkKszxFs)<XkP53gyL
z<Vt3W)uZSNvFqZ5Co4SV%7e=Vjh~i5dMv=hPRuD(M9Si}V;e|GNTS*y_fysi46|95
zjH}OJP@|Ya%H7P0Ke)kZJnZV-Jkvx1Dwx9AWiE=Us4P>%6sEb2EahV?Ntr>9$NDzY
zk|TOdVjR7~e4~~^L_$(Lw!`&VTt@?Ei3YRXV(IVq&jzRlvHQL)kLKVH9dhjPhqQGA
zW_WEVgT(DXG|<68hZik0&{c8%c(DsE-i09_UAI%h3^Z;GKD*0`0Y4XMao~DBl%WS>
z{-`UN?`AW3!*0IVIp00p*4EcG)s!a|jr(MtUwQG(!NJbT-nz1;telw>gCJu89^wu8
zq_z(Sba^3T2+u8%43GQWW^qahO|$qwZ?7{W1^=bU!&IcpFJF|4nN5oal!T&Bnb^_Y
z!N4($5D>5A)`iTjo{ZsL_8c1xO!n7S6}uLe+RDQ%m>%O(m&&&-d!EMOG3@J~u^=EI
zsz$B|T$bFIXFOl+C-OC4*WU*ed7g9D^h|;wAn>WTrKg>r&5Q8OYez`#IYw}3&_5>{
z2L`x9Krky6sY*OY;&wAx>ECBew6mGl{j`?*Ny#$kbr=RP#z)pqyJqrxwCCzLx1ZJF
zH=@x`&%F5M(bNRINvocBJPba5I73fS>m4i*;oJ6?e;pNiqF2mR{salpnwm6jxWeR8
z?V!YFDkK$eqy9@yT9v9#^LOvp8bN>_b(Ly2ZQ<FJ=4#SZU5taXR=c8=#|Uia-gY*)
zq-h46(+QEvh-{^Lh>nA^sh`6i+TgmmSjKOf?ORy|Y7Cxp{FRi`<ww`#zI*6i#n~7N
z35@SQs8C~lSPun%Z_x_<=r)vC$*mhBB3hJ9^jPteC)mm^o-`y97?|7PB_x{}BWFsX
zUq)6vpF#u(gIMfjD?6?@%u;|85*a=w#aEjr2e4sls&)hwk8X7e$4miBvrE5O@c;%t
zUac6PoMFlKM-||eUxk`^{{&q9qu&3Re_dKKS#nz|u5mV}Ogl*d-~d5+Lp}Y@vxcT$
z>6#He>j~W~wh9?QpS*+0xgzzltcz6#3gJ&XNOP(>^8q&Rzf5E<(VW{qpD~x*g?NvP
zX@#1GuDb$K_i%MntO#`!%8@0fh}{#*nnE*PQv<$+;ObVH{c$zP*W%${msMml;4x7n
z3XaL&y(;JxE=e{+7MwwYfN16aS$sbIE}rKqlFStvx{*KekU@sfM0{+Uv%J*Cd<$zd
zYh^TiHIS2-%Z67<XhbWEZ@2v@@5|ujy(*yY59#CDnY=qzD+{&u$9=rvBmt`%u#1C*
zMx9<?gkPP_)?gf~`S4<w)UT2+4f@;7Lh?Df?|PO4W$9^WW{;n#p3k;U`4iHINdZ;`
zZl5@9m>8KN#VOa`l837>ghzc+5-<34kw?>9s`Dcu7_tB1#Vl!=b^!_ndAI3v#q)X{
zLm*`#jubhca`G7NPrEYIv(c_BI<I_zkr3prDW+rRfytVD7ssj;E5|$9-B;TH9>Q7_
zav<Yf&vqXD(o7-yZhyGUGtpdDUPiD81>^$h3u!Ei{lz{O52Maf^>KzyF~79i>6(aI
zbkNNBxPn$DB@KU_+tuhW$9abj{QX>NE}(zv5esWgrTz8Ag~?L!7hW)vEU%Q}#yRw)
z%`<Eya7rtZzJ;ERt+l?k`Ag4I#{`LmnFEO#=}(W9gN2>#KX}mJcs@QPCPh0PTc>aO
zNK6vu+J-=*Y^-N%gal$|Mq(1zH#Rh~{i`ozX=Z7y_)S|E7$U51Z>*~?X07dn#3X2J
zYa^#`Eo5o_&C){O!WM}OiAh@D!VuuW!paKBQ9xo6H8!)=w+31>ZCia|;PF#WA4xy}
z>2GZv6AzcPzG+Okwpz7ZWyvP(vbUunLNinf%dAV+a6PDlI{i)2t7`)JVWKL7d5b4R
z5!gHPsI$^ur!I;5%?eu47Q?@;kUwEhrA(@&(#sb7u>RH$9Q+2+fBAlNSIA%-_ftc}
z)ykv8(GmZ3;yLfi2(;6v+STIY<~4823itIgG4D&r{(pbj(rP$-X}f5FOnw_BMxCAA
zT_F7C6>ad)U`b&K(-4M7uU1}lZL_hlMWNoE7IX`Ce&oPDV;~0<`YoMO&-UkOUItkO
z&+tgm3&tV`^)xsNJnb<t6w!~8x@j*hDri2W>trVbPN?Sn!Uq&lw{$5c4*dGAU(0Q#
z-?TYB0>%Ba98w7uXC;#LPW=$%*<ylBPPRUtkyjC>VdJ`aPX0bj(z`SCl2gCA{Nl;$
z5Fz2Qlh%B)Us*`>gRrh@eWv7FEOL^<uVs6PeEssT7MomTYIn3vhtj_qW06OSh-icr
z-Lq<_tT6E7)K%fgmj<bnzN3T;6xp^n6Y||*w&yk+BYdTqGkvTk?$@4dcA@;~43A<A
zXT%%To-0QZr}^<Ak^zc8T8=;w?)SwPA&(U>TTA={jVg>YUB|{u<=x_`LP|@Dz$`EH
zu!f-B)NiG}XzZOB>H6g`2(#_7&gKkwx={*MyCz6=C+WOngy#%&rhRX%n66!lXbLPz
zSFzurtp2ATvcFi4?s?yN3%G+L@o#;O;-_OC;6zYxi{+9Wi$nWkN$1hqYzH;UMUkQ;
zCkCl(D#^%=6YBIrK*A(NY%zuMp59j4t25ppVNBph0?2f7uW}?U3F+iuwqKx8*Wy8q
z_HZcT?cePs0H`1G?x8*m>dWTQA5f+^W*MZA>OvW{jH{5U>lL*O3ZbkO{<v$tN`^R$
z{>fP#;XS7xebWNMdprb&mu9~YXny60^}o_NpsK#GP)|x(4IitvzR&b{OY+*Bt_``x
z;=pG%=d>2*@2==6OQ=pMp$^uZj3uqbXr=E~4&t0Yff*uN<O=mXI<jBNP1hS(g6*L}
zDk8d3T1%-Hwcjw^hiGQL7ZP_%5ci<IS#-G2!B65Hxep;pL>`P*c4?BFMd=H-bZL64
z0<+~^O+ggcs=;jIFNiW7x`C&wAChsa#$qGUI`%#Ip|(Ny{eh2>;6+{<f@xc$>T3}$
zn@Zw5Ij@SYK`N^3vDf6cmmb)$7zXbi$zTmUifi06TRp}uQGa4{;R8vyCN21^a-;ua
z8}=%2Ji&kJ_I1EF=cwfaIj@QI3xj|Lq4Bf}gP_PfIyvWx9!gQ1EM+vGF-c(YCJZW4
z-r0^Ewmaj(L=-8gO~R9i87Zi}oe57`N3iT<0J(++7HF_)Xf9JPwt_x=g_pE^Qh}}h
zW}1K~tpf^wkk-a;^4u_txTXv9-67a=K-wUy?{-RrQoT`an~`{h43=`__9wfY0}kip
zvR^n@n{y*-FrPln#mK&x?~M_S9XF*XCD8uJr7rD8G1xw0(r(I(4Bkhy5K_6RdvAu6
zdBG#7M<}>!*RvK|i7CBn*RL^U+o~5hzW*!BN*=LPDdVDEKiiDQfK>^f;(^G<AZ0hT
zPtK|PVpCZ1G63k0_BQSg_(xH8X=(o)p5cgC3q9K>kvOe64%#j7uLRIp7I!A(MaW{(
zVlwuA;Oj!^-q-K3+)**ve^5UWv4eGZ%vgmUxQ#B`$R?~Jan?pea<1b;5(?4X-$k%_
zkUeP#KeSP<p;7nwgRfRJC~2O!+<%jE^L|Tgu?|lquBE_}){@SoF@z6+>lCrJfCLCA
zb6&20lVP|s``>s<bdpMwKYhhKg^!E{cTirfd<{!Ihwn`B+(>L8f1!AM^A`p8A=BwL
z`Jd~X4=??Hukb)$;<N{4=O`T8eeuT;VB>!QAJz>C(BTmYz*z1_;p}eIPm2`B57G~H
zVoLYGj(Y!ftrPtWVE)I|=P&&tINSiWDNG*(AGk$lZ@h18f>L8rI5FHUFh0BagKNa;
zTRKzJy$;>b-9s=yj}%Wt6lQl~z*x2WHk6%@7&C6)pz9Sot4IOmu&oZ^Ia7H>H10n@
zue|`L+n7#&uExG-1b$!#1O|W^FXb<-J1vLagr`GVCBx4$TAyhnI3MYQhgjU~eJXG0
zm1yu}v=nnAaooN4xcWxu($_3AF5bm8r;3Ywe8B0an26Gx@$+vPpB>~gFR}3&)H32F
zqSAdD9PCoH`83hSR;v)av7H~?7qNTtdQ|lA3&<5`tY$NQ0<yPv#O@vZSBg9QTW$-d
z@;xK0_EuG|=sFg7#W&D~+_*~xZLboktcu{+zTtKk5e&AflK7f1LmT>QyzXTFhT9)3
z@}^3e0Up<bog|%6EeQ&FGaNA@#faW!eOmM@uw&bWM2(&)M)v-tS9BzPy{7x@41&#I
zKYcYvJCW^a@F$Mg=oI(DITYi>3Z2buQeLQUx~o0h^x!%49}EwC27C~6X6Fg35F42u
z$3du2yUyAc=)G?61cR@j=8jKV=LMTIwN#{TqWnePn3vcF&lUuKej7ce)<i<;bISy!
zdh1_J?9#Or^QBNJUK^j-<MtguhHg=`9MFW?Rf{lah0*J}Szg3ANuFG%PE;fY_f?Z4
z*1zH#VINc2o!Z+mI_4OgTid2J#-MK4_Zmo(Ztqfj^PJx7dR#~EKuk6w>1_e$fIq}w
z|InS61a4(;;Z%Bzdx9ul`g3J=4Xlk;2^bUWs};L5s?8oQ@oJB26N#$S_f7dS+&IXp
z4X{0LV+7HU@Z*x1vZwXLKuaC5A1Lzl?@^ACwAZ%Nb{NC5dr`UW9jI7rP8Btff?l;`
zody*!vEf;oXSR<0e(lw*9lJvuHfJ_Lnl)o;ihTJV0awg493E2H08KysiMDBZ;Z<Ap
zEZYyoI1+H`MS7YOjJx`x{DX8LQx;wxgTC5#x+Zaog$nm5&CH11IYUXN@xF^Esh8$#
zlr9TzSI=o*KYzSoDVAoL1g)+7J8`h{uK5ySi=7J}%TA8;F|RWJW(^0nrTHLs0*g4p
z9nC<q@@16PO|vbFy(t{I{=6em{3o?rk(2@d1~%+7z5BtKv#9=+*Y59FwzeF_BTvsk
zS4r|WyphBDkx)(Hmq}aU4pFw^%}i8R({g^{kLS}7=UVOjkO@ld_{9?^g#~BQ<68A$
zj#_-D+wjD)PIN&u!O4+<$EbTH@a+8il{_&g*ZG}VWunhyiN)K}xZRlcU`$eE%zF*E
z-qd46(=4?IU`@m(d@WfD8nIHqkk9y;GY^vNULs~wJEjyO$UQ-QT<G=eW0=gd6fV+K
z+${V;&w+dCC0WweMvbwaz|{)+sT|zL7QdJYLIcd6Q8M3Wu16Xz3(ITq`1V40G%(ip
zwash$j7+*gT#Kg@@nTDdb=8KQU*`*qb&&W;*6vO0Xz$+#UOAX}i~Yui^h;c(!>2xF
zf5jK}>@rl7H>mwaBYOl#Qo;%qy3X2?58-{~2G0cr#291D1e^q9FTto{cjSrzM0X0j
zm(teVvPGlQs1)`6GD#Lwi_V?N8$$!2zZq8}t%bJH*XyGm<b^ec-Zkr^o|(q<)O#WF
zL6af29_E05=(Qqvmc<T{>*f{Y4zzmqJ4krhp5<snj6xHahQr5xkqKpZ=eg-C`v&a@
zmQ=l~swVz^niY1};MCwM`j%?f9Cwquw;!+quNKl#z?W<jGl*&`i;lMQ?!O?gd&kqX
z{Gbip%<go^OhHGE!gYs~Ic0ifE_;~YCh(rRE^vhG3sdT0UOnzs9CS&nwoX$0Zt@)-
z^X~oKIZ3tC%Ha7PktnVn24w=SVI(O}YP3kU9B-Q|Ci~q7ijnwcH+-*wzLM2F-VrOU
z(uT#4ZYYa*2k&Np#}*RQby_@MH*JLXG~B#)h;Ja4)@SW4`JhHwj?AySDIk)_^*3ik
zA$Wv``%8i$Y`uf>q#%Hwj$DfkV<5bTN04!ofl0mG;2=ptct0Rv#>a#41BAt4joRZv
zP)KFIK@@V$u41C!@42(k=ENYyDDz83OjJ_^M$Ite${EWICe=<)_RCL%_XXmBZ5ThU
z!W!2x{2?m6Evp=mA&ualO^$J)MxivPml<JFt#m@w=*S?3&bV(mFn&<qCOyO>yw`1%
zebIm{`QsNTg!dGUN%b(_-Y~mQE~6453=&q=NTu<JKy3NVFBI@eKx}n+y6}zD+fee5
zx-G7UlbC;dr*bPoC;#(OcN4FO$M9|;JS18xu^k3cj^?u)Vu%LwBaTFOKNI3<PI$&K
z+Ta*)-lB}Vg!PysW$i;qNwdkF6lUPzGEB@b@HNVEWFGRi^!j1rQF5F+=OdNB$eGj$
zZ%VRr-$e{1o~z~0P`;Bd6D#3g*-1`|>*+@w3N>rr(<GwU^I=AXfUoUGIMfpbto7nM
z5MF=nq3ApDPk!&Rdmz33T$bq52SMLLd7u0sF@vM-w3fUuFk~tUff^L86~UjgyjQQY
za@U@mv;d}nfbW>3lHVPh;Vqdh$Pu_*NCHzqz_<2tk8z|tYj5MYthR+V7wm5@#>{a>
zr2Gth6k1pKa<4T+e|4uQ2A;i#JQ_H_>XYqiGX%YxI^zvSzM4LFw_9-WO!+N>^7!U9
zZ|?cx3g`Z5W!Y8c#!v+&yL(b(tV(OS@oNd+Y1~TS1A1U<RBV0jywlD;;f(3!gVvFg
z>|hQs@WY|ZYB{e-MGh(7_fHQwNbaXH6D#>_Mtll&nOuzyw5N(QV1qkTJD5J%z>aMh
z_cDt&x5gik3%xdS;8%0J@&ZY`QZTdMsg**ed(9WXSAeM|H5ow>q%NdLxlKIS`RkNm
z*hTHkF45gDdv)XVi@12L#G=kHp~Q{MY;ERNP59jVW4v~^o1E04pd%?Af(id><<RB4
z0Ycejo1P=7crZD{f|1MRPEtL?(^AjMHGL5&<_~oMgU_?vba6j@b2Lnf^+RS-^Gkh7
z`+WvmN@M-~Hq39HU|)fnlt-r?yQgKLd;2T5pA@&0U~`|8JL7wvmb;CVL!{fF;{|H~
zXTiU8`aaeYd~zx!1m3*7XO(cf({Ow4nznOux>Gz3eMoINmL$J5w(Z)kVLCUJT~T&c
zzJN#8bt{IHa8rBSBXu=A=NSQ)KA+9X-rZIUiVnvwIi>?AhEa>9OC95q(lb*SF1>3w
z7k*sS%^-cc?3BH`t`;=0M19v#X8rr_I`8{<O-+})%i)^p18`M{zuIMfo0E9BHWO@>
zXk8to#rv)Bf#G~C@9M&7wE~WU0<V#K{;l%z_k&5(L(6T$Ehq|7c9PF?b_b_;yu-8)
zDRr&Au))4xEN<2Ui;lOFF10|<4y&Dg+tOXWn(QR@b+*qLOoc5Icg{~WrzxDt_)VwT
z7~u_80FT?Dgl>c9bv*Z#pqA(5r;w*hDVKM12!nfUXShEL9}3I&XZyM?pC3fd3ye2g
z&&9x_539qTvX7K!fwq|R;D&?Sgk#v|49*cEi>B(W>fy-yVcku`82aOf`TgSu*^!uw
zN3p9f<4?UO2f(2bl6Y4AbMIyz`oORi3p39TLSIPpCsBk0P!lW52Zv={c~7Vwzn-DF
zXuiHq20s}>w?**JYc80z<QH_*xi~zF9{0GJuHithMsQp$6x!U+B_Hp2`=WXgD>OOH
zKav2c=^9^RV%~6bGlur0wgcaglKlHk_B+tt5kvEBT>>=P=B)k6Vtn3cAA}+vZ<Q8K
zWAoFQZb~irRtEe?T>_*rAH!vu*fQXT;U$O123@eriLtW7n#!%}{#8YS{$+y}(jjmC
z0r*_E!($T9#|^~G)i5@v$#=So=5<Z{#o}?EFx!)k-=6OP^l);pe!YT^f9pMe?q@3N
zOLnVjIdd|kobPru?~=kvET0$l;8k~ar0Rg{K?!!UM@@N1+pSd)KEukpIFZVxkb>=#
z&0hhN@RgbnN2F-9@ZJ$mtVaLXpqZZ%^X!2$Z+A=hrtI3i<y%>{LcM(dJU@?>H>pXw
zX#F<ho2q*53?3`rg2?)+w^V3TED^E<L76gPk&>wCr3^GYd5^Sf*?t-)d`PqC0S;kH
zp~_q(hM%X`n;vQYGx%q&QIAQ{3moW{%36${u42G5sWR#-YfASb5=>W_E;ov>`vty<
z>+pwQJFOzjN0-2iO97~`yg&!kMAwFrlY-FC<Pj^sB=;cn_SQ0*LpDmLbgfr@RYLYo
zcFEQZH^%ck;fmt8S>;1e-a745pgpVipQsmf%`7u!AosU~Z)}&X8K%g5^8A!<d44^O
zjrFE)#8R2a`C=3MG)Kvm5I_ilkAWj6&MoPCQgrSVUH1UQLG8nd^1J-*6zeC&0I-jn
zQSIu}HcpIbz@e|?L(%X^>4ne)j>E`X0dhGGNb2HeTwtYv;jvWz2C*u~h8EN+0sVen
z)AoLLy`)Q2Iv+wB32flDV|UZ2@X(d$Y7A`P7(x28xc(YG0J0X{;eqNF;uRa%i%urL
znV%m7`xz4zg4OmzZT{IlYey)UladN-!jz8PJxPi_+xVEl2@^T8qUeHAq@?~CwRMYS
zXRLpVQCy_!J~X$<Pcc8sS=eM9bx;)DV#y=Ub{)P74^dLrCSOKe3_X9zO88JDUC@qI
z1m&aWJTgumu19}vlU$|%yi$)3Vbmu>wh(~`QUzL~_#t-ah=(xAY#9W!DnXMt4l=$;
zq(^aX{}91l5%;@TVP8tHB-5Qz?ne~-A7+kU(f78?+B-r~&|Z-bIWe@O#SvyAYB%6P
z?>8W(oxjJuGZWn53k!DxdFD0sO5P29HDO|nvS*8BMAIu^Z<0Lo<aUXM4%>i7xf-S|
z0zMH(g^cM#HsEEDbp4sksBS-`bS9yT4v*4lzv}3H9p9DMmvbf9(hHG!`ktg6pz}@i
zf_>A6R)+`!T%Gn1-$#(1O}+lXHxE%~3i~D$^aD{HQhe9@b@0L(Z4+}gJ4j;Jo7;Oy
z7+4AZfAP|zJ=wE}RTQxIgYcru>ccZE$bQB+nHoLayo~lIn|OY8W74GEx^nugFaE>+
zf473n`S(gOI}0}#`+pXYx&Ch#kU9Qq0r^k=|I-38+yB!A<U>`~K3v#Q#6V#LulLek
z?_YHa6Kx7X=2=|uV^1Yixh?PC3}*CHIM_j+ue_}2|DRsyU#m3v@3cHvia-l7L-XHH
zCbljg5A7OURl#>!USowdmd7c})jpnVJ!8y78Y)dhV(T_slc>$EQNflb@GBo@y06bl
zd23Y&wFWwlerNh=9-wxd9uQ<`bKR(dDp9YBqk=1@%UFm<^5bZ=)=zbu_;UP(xxbJE
z^kBtHMop|~b0rU>n65June<fDnVUC~n)oiC3U3AM+}hR}IFYx!Mj1O(vS1`M9O&3{
zMB<DIKA+O&I(y`i59uIN9)Bd0N9|bcjX09^w@wTxa{2YuT{^1bP@9MRkz0N^TZmES
z0?pr=m3WxJ<B3DQ*{9>tHU6hC_p6@mK=&ZAhzMcs*Jxvy8MN}vJwnIg^85tJ(cQH4
zggG5$E}!!q8NTSxaV3Qm%{VYD@lSWp{GcTXv`?wh=7O5U8w*?=m5kX-_Ae(zb@(P_
zHzRzTj4JkPv+jPLOWGHpkoB!P<se0^47A=RcV+=JKpwYaf7PQ?IK3~kGWIR?i{Isd
z{r$WX`*+74@(b=1jU-f>Uu~DXDH?=m6D*~}R2TiWMp>TDCq|8?Ssl(Qb6muzMYiIh
z41_C{<B<FU@*x)?Z9!qQS`R&{KCGhYM7NWr9zl_`T10By%u4A*yTn2&mZba$%5~|)
ztt#g02^vndkPF=&%FzO|Vdm?-;hSlqGEq$Fz)lQ6^X`OH7c%42f`>$Br`)RF)|T`8
z+>HUxo!a31?CD)dGHxZv{(H6t=YSfa%g0Jr26OX+9b$e4U^C%J`uPU+J)_2Zq5~Io
zow=JeksgPt-f}C!^2MR_neJq~=f%G9nQoe@^>?@$!m^II_VAGY)+bjwHj|R#QP5c#
zpGDIT;(`?<GPFUGBEde*@^mKb%UYbFPfl=s-025?QG%Y$9jBqfl3A(i1wC6;<>Vp@
zxlvUhN=Y(bY=Uypj(OUsPoTnJNqPN_`CRN@w8JHK<(OSYN&%AC8S-?d<~wQ8<<mYS
zYP9)&l2MYPo<6x_a-g^RmvZ_U3e(8W0Oc?(yAdJqS1C*tP$f@CFJBlesG6Z|j@|#3
za9T90P>eA7m$HJeajyv>W|rLNg)rLa^cM;JYJ~m3+f`|1*a2_TF|!mVjl`oQRrQ6^
zl>+{v6h2L}^lldw%A7<bL<v`*De!F$j1pAkSIWc=P$wkM3aa`bq=r!i>hBEpsgkEE
zHd7(gAMf{pHjAqj#-RIjhAEP%)F*{)nj!u*-H4Eb5{VJh8_v`d*VGeEBnr-7Fi<$H
zZ9cVYK9$VUoHqT_+O*GDZiIu|Cy+@Y$SNbvY*NKsb6r#@ebR5A05eN+8ABvpsZSlS
zLj0wR9Zp**j!ghH<0DLmSqpeHxUq^%K7XSK#b1H)_~EU5fH<}qB@zlC(_c_ZBOO2Z
zt&@Mc88)Icwtj}6a2nY=`5@6~;DAn0{zkA*xjbd5uVfUtGcC&h81*52G>j9FF8*~c
zj8<f=-$yv_kFfCCKf-Y2{S}1MM=@h)r$wV1h08zzFw_C$Y5?kuyiwR61pyU2GRWjj
z03pJ35i>$mlF^q}V=evG)1u*xbETmC&Ll0IvA0e#O6k~rgnyI|BbU$bj0U<?-^|6M
z$fw~@0%%b@{L}q#{iT4kpkk7b3ML0&Gr$Mzom2s1xtN>;{h~Pfp1As+fVD!)Kq$#Q
zfKX!l10~T}0m5m39pv&x2pTWmTbvK0{d5+P3#jwQv}Gd|LXk7)+?N>ozD@u1e|2eR
z5egvm=)r_NABZ%G8da&;PMSy*3c*XnXt8QQQNeGmM3m-Uw0LpDnBxq{r1MfPT!FgS
zHz4Y*hrf>bBmxnNX@=-mz~F$5N9AZf%%XI^addn-%q%}3jee7L&F6;4(gqlz_zQXh
z!Leeel=N>cCzB6=`2{#a=#N7IYk`RWl}CSuiTpt`6R_i>5J0))j?rSy3K7ejP!^+z
zMG<&d>Q(^4M1Z@3@+9nE71oTnT7Dt$WdI&>;s<;VFa@ZiP}Bf}{-g`;UmAP^Gzjhl
zG%%rj(SZD$IX>WYQ=z$B3>D$%U;<3<zXvh{cN`E6K!CV3wn(M$Z@~Ek{($o*5x#3x
zR>=!vWPMmj1uQBI#thF`eNZDi4I&4)4!<O>qd1T=8~lqec`)Qdu15V%ky0|cmZDHN
zFTz2(49LwYz;BXj3v$8(omDR>VFBm`q%A-IWE5c9@lC$pX9?bP@hDb6yL9X_kdd6Q
zG2m{IN>NQ9X+NC-NlO<|1Kc6ewFyrC3e*-rH*U({o*??|v}n?l^EoCv@w8~s)E1S#
z6K(pYz%Q|GEM|Xew0$qVaN6rKwWqx>T89cv$3tcUhsp!Cz_HqjO={rUlJ!eLEDH5k
z9S@QGoyzY4S4v5y0T+2+;az>JnhMOUgsdSS;oa>pI?Iv;eLj>(+9jg;odx>}&CUsC
z|M8(!j!a*XCIWY!!eEOl|Ffjk4B+3+*pPty@ZQqsM4F#{g>2LS=}qednSA{mP5%h#
zP3}vVo3g)(^d=UMaaxqgmrZgVUf{P#AV9YoG=ArS<}jA-XK%9^WPSP!cE%rm9c+Ob
zHx_a-W*{`Tvw8Erl6ci~$fta4XcKxYC8Xl?il^P_bGj{?tLPlJ^vM2zfmaSOpm-cx
zzx&E3y9$C;)mY(OgK9rbfsgJdw&GD1TY)<xJ-cX0sDJ^CA{X217d`x9F|<pA{Ff%5
zr{J4rBmiz&p!iRhECoX87uG^^v9ZbU8f_8)=|K0!g)Qj|<&bQXXkFtA8Tc|DIjK43
z8W6hAgu%~-$Mc10l~NMipmnf;_8nwf4`j*iwhf*1Gvlz&FpHwI#;9bJo4u6wnWfcL
z+wAF=hz8_&-WFfLh>JM*NcTWa%KlT7%7O;>u%fY@U0u)<qx|s7`}>tIDH(*p#h()n
z2POf&@@@k6wF|Jo5VNY}w+@^%{avt!{Mj8wL7OxF)(<QDroLnN1EiRn`=pGT#G<+k
zoQ?WfkL*qMcKE?%gPO}Vn4765n8QY|4DRkOeVAw)yx0gl>zvHlTT&0wyQuoV8fcxf
z-NSyWSjE(5<`kH(J^T{!Y&%3QFIw^3HB8-qu-_#Bw+?LKL;C6MKe$EuFfh3D>Rjr{
zEi;-nW3I^Ce=OF$X?D}$W*tZv*2JaF$Ig<h%kZDuT2`kLS?;RDnEG6#Exmb!^ZudO
ze76Aut9Knhu0pF7(O4L5W9f79fuFYAU4`i7aScK8SNiMyD-XwjkqpD%(+_;M?+zXe
zc%p){>Mn!E<C79{gyvKd7lvsg!)+$QMba6Dwao{cq^$2kpMFsU3aci9`Q~eN1XL*d
z*9J?1_qS(KR*ZN6=xp#y<zfUad}JFrAm%7tzu7O@t>UVIlIqV}M8#T`k3+?3GuPAI
zXWt+8v~re_I9rt69<XMzJLXkVLsvEo_GYdEg}EP-@qny<H*Ru<cIV)K_9(-YEtI}7
zw^I4A$?0OB9!=}CmEtPR#XY7*=(I%|_wiN@xNDQ$)d*9j8+wQXj8fgz2~z|}9i-jW
zUIns0N2I9#>DhMl%${X#fxCYh+6@$d93@l2b=YeSww6BfRrERVzSOw<A76@3@aC|C
zZ~k|44(`7v7i=sb&i~9gSeXBrim<W#7nbFp!5qw-|ISZXUJ6fM3SU@RKrH{kzRV_G
zux#wytpCBX|BVGP|F^V%N@qAYIM_M<Gx(p%85R&X*MIT&XPN|Hx&JfxpIH(ME7yOD
zZ&>~@kClV_Ka5%bwGQ-Og*vSNSjWZ8!u%f=f9h&p4B_Bl`7i9h<}ow>>mblScD$7O
zh*|>mIsbH6f%+W4@|W@)0L_L3aQYWwM*>{@0s&PzOmf<`K=qEr3*if>BCBJfulpCD
zKP5vf97v!SO94)Q!5}2ii;e%noJgE6*8K}}A#uLg^)Jkg#QC=-f9L^MaQ>~!UoZ<2
z5Sagr2dw9OvFaasRyHKgm$3W`vm<f7#N%I>1Bvs$^<xDgasIb{tei+(|E(V@7ZTTB
z`n{Md;%F<TXbaRW{c+p}vu{S)%s^$;U;O`oAS9N*#s2|WkXZghEoW`1tEg{_qz<@I
zSQLp#N#D`-Z#N14-3tBPN+5lC@$WyiTde=2<x9Mj{uF4*{i)BA)3$yov-;bEGWvSP
z+JcsjfP@#FI05Ie17%-dkeGykr~(6RfH42<Ed_lWOFL^_{TI|f8e3Rc{u%POgT$;Y
z?Y{l7R1uJBt!-iR?M0j}Q0OHDVE!unQV<h-(e%HS{U2HOzp3{6Pf6HckpXD`t^OMN
zA~QnO^T|!DbPpv2TOT8wf!u5^WU=@-lp+21tPhNw4!Z(O+?#YOO#1prE;7tpNCwpt
zEET<QSY#%ZADx(24DX>3GtI(Pes;q7Z*xz%-Yd;Ct@pVeyTane@s8Lg+3Zc;=I`b2
zk;>SEu%2Bq9ucV5Msh~7No5Q`-P20xh-aNo$BusPd<owJxL+H)%|5M34|;%6CytmN
zR?xC7rNI!9q%xLITdN&t&F0z1kBD5@Pwt>HY&_vgQukwWYEtPHS664WXA~lnQczB>
z7TpiUFLPX$KNDo$DHekU+oE1o4^zc#$71g!qS)Eb$#$ufN*P;&^wAl#--4#NmDn8v
z;B6#qiWCE;hufeLs0RgP##Uub$*kU5gbb60=R_6_cXMx}RLtG7#&A(7ei#vCV@Y6j
zfme04uR!yDV0a={=wziLB^E<Qqu$?&qIpo=+8EapV%{l}M^~$Vg@}^5oXqyFyUvR_
zi{M<NF;FoNG}IT9_ukIt9f^z-o%Zk;<bd7BJSfO>sG=yM2cn-{p$dkIAKq*ul(8*P
z_4Ign|19qOp+&OC5cX=YU!#qATWO0(+|)byBORsD1RX=C9P=CP{N~v?K}Z40+;@W8
zxNqOt^hV1hg@z4%P=h6<#zTVR{@{-j?+wS&OD0&hRGLy6niGSs7P6c(7uDx1RRj;u
zJ5c(Xmi{fXub*}azBw9i92<n9Hsem@wZPyzx#!o_uy&sDi~_@bCv}O7X6h>}A92HK
zs)kjCj7*Ssw7*Z<bpND*8=L=O#n>l%lLLbWu@T{bZ}QsH<m){4%s8gZ&$w2ILO)X!
zqpxAvQ4~A41#j48;HJL@x((wIAkeCB|3+uli2XWT0k51A7^i4tM(j5D>OJ~|0^V8X
zC9|p^<oZudN<3}&xpNi-B!f=`@bFqJlUCOD_Gg*i<Bf)<@t?X=sRMU@Vw@lenPR;O
z^Q5z&b%rNh^(?i<XQ{-oDPAi8i9VFJ_2cVbAR&F)(f(<^?(iOu4DWS&IlAcCtGXzh
zplR#ysX8StX9R&|JVnD4iVpRk>qE?V-aPr1!_jhA=(uu)&BIgYEP4=Jd5(&bHx6il
z=ON)97LmCKhGVmBADG{_rgMJdnO*luvpN~25lV3$?<n6!dd+9l(HE#&i6itw_8y`x
zBBqz%RS;Atj&HJ>0F~%_dA>z<k9S;fsFF(f@dUjHD-uXmJ2@$A<cJJyH>zuJaI+HZ
z?TX=$aSG5PK6xQ;ys|m;_J$lQQNFQOcI~Wczta6mbQYcl7GHoV=ybgQAs*a13_nLj
zi-!LlVHg4d6o_l#i9h$6Km@U8JKf{5*AY&IM*|&1^xZpH5UR6o1H&5GC6Q6j?_>}~
zWN?6kxtdjpy#5Vk{U9?+=y*0W!H~%GwyxbbfewVg<W{=4@$ju+${7j-glcw*vQOQO
z2(T_(vXpTFX~Li^7{|i@#ok*$N3twgf?{T7OmT^snVF>$Gcz-lm`coCVlI`KnVFfH
zRbpJd*ZqF?{QlFYx2Jn|_UuF+&y#5p;SuKU;o)xAuNes?HUJ8#BwIkFO~_Kp5c^0(
zL?GV0nZz2yr(fZum<JvsJ55LQwO%Ejc1%J!{MW5QAu$gc3W)&Iyhv{{8>y#|K$K-B
zG9EDY0Dc{@dH9(cEq4cR$l6}oSH&-VU0cGd;bZ4my(2^ifO-@enJOTsbVW_5J+d|R
z>mh+rXmr+4@W4kcKr_g$y&#7>O%F#MO^t%4!Tb@@uWzN8xM8?`MYje&Y~C`5hkjw9
zMZ&<UO@c*o014U{ZU9H7rv#KPGxu7i-ldE72cU&~kEJ7R1Ys({Ij}v0#BCm1h-Xg@
zj{psHY>@aNJQN!AKw0CDmN>jB5K0AQO3ONm9MbIp?IHksQ&)URGQ~hmB-I0qFPtwd
zPX+>bY&&Ia5H&UOpOq)c{Tjl>g&`e-(szHY%!2|v_-uMq`<dl@a$0%7loFX?Z@Piv
z4+vF^uOA_`v|^NFDDw>z!u4=2ERan=b$ATD5z+h__>#G#LsKJ!q629xsfEix>4LLg
zutbvmM7M${AS_N{^VypPA)3;7!T|E9fiz?Y*u(>)NNf^#(PB8aMwD{WxQ!?9LV>8_
zModKmP9kGT9FPdP5<2*TUv+D2Ep(AqqIaE~u{N=L%$X+Zc$F0-xt5^z0@_m1Jzn9|
z4CO4uu&BU{j<{$98${jhq4!&|%ZO^Qpax*7Ad(dXrIhAgr@lz1Mi_%T0e#C8K=jv;
z5mbl=jfVkX1`8rj;0zE~E0}}q$0o+%hDmu}b1>u?&7f+VEJMQvaD;_A)%h8Fe5)34
zFci?taU4xTDWCSk)agx)Hswp!V1vNMLc|XTT^bQeoQI1@_b<_<k~0M!oI7_CMM5K|
zAzv_70JgXynr^QGEFOeQWl<rVA>FGRYr|Wy7Wu3gx)@USE@fsi7O^em_1Gh&Uoks*
zGZGT7eCet`Q|pQkmqBEUAhmbK#{{SZc^f?$>)$0p5fgUd<$cB^s0Ilv6dynigBLf3
z1jO#rqd3w8>Lo%0iZsl>kcOS`NaCsh>~+c@W*H|HLI(CCYs6}Vu77odaBGTn62Ums
zAmwz4ouq%&z|^3KW-iD7s$0tE^s3DY(OozqVf1y7n$ThRM=+xywh`J&erB&7qwzQK
z!DISNTBmeD-16lx`g~slRy>tM2Bigi!<80m>{ujhETi%zMkbf|xJLA}MorLzmD|Y!
z2!^`>Y$seS+)CV*%5hd|5-c+;dpJ2Wg9wBHrM}}OuFuj(omg7>=5Gf$3SanUj7OH5
z8*!Vtj}ml)(ah_dQTi2*$P^dlaZ5I=NmB+{hq&FpBLW@ONJTFKURazK#)L!8f*1=4
zLMvL`$wCbz(AFkv`Sc5AMRWq6DTbYvp29iy^DT6Sk8Ypv=Jy(=-b}4tydN6*IWi1L
zzZuI>LaXo`q$x_GHY;4%&~*L52+3{>B!-5_M5lH**B`j;bD!JhvkKIe8hR*Y!wn3b
zw`;;Af5+R8dSLJ74uyL+_9cMx(o=v~6dt$+A~@4)g$B|VWETSh)}qH|%S4I&0W|?6
z*(pN-M>hKNkz?A0R=mekywjuKgcU>mM>?#Iks=kf!i%Y{r9}O)0aVRhR><C7&Of~J
z{D%u?nDQ}@fH%*FL0LH)&FU$K5IRiAqhp-u@pMJV!e^uUY6w!v1~H-MB);hgBBUEJ
zlBA`Il6Zd=V{(dU2Nlo9EURXcfS*a*>e1!uLu~4n`wqe!9bdu9fzs}5&w0KJrzH)^
zFW$GCS%8Y@bXAx-l@C~Gir?gN&h;vNHb#!wqlL#2d{09l6<2|XXQm|YCb=6aQzeIl
z7$d+x(xoIa9kXdxfYm5-khW+V4$Tu;*)7Nd)bK%z@Ny`$EAWgZ!bQgD@}PO?T4K`b
z3N>>;1*QomqRj+=P9I7>fRrNeEje1}oK`^BUmrWJ2j&Y1=uDv8=2B*g>3vyk|MV^>
znWYt73<w^y$JsEOhd(#wQsRi#l~s~4zG2FkiqH3D8BG+Bv_uhN396mw!e-U_eU5;C
zyipe@Kvyfxp^PpPAc`|QRp!q@Va{ea*`5hHKk5xd3QAhm3TDo`Nqv5kLlrh^lJeoW
zFV(mn<du&JlL8BKm}SrKytAS$BpKRV30>f<xp95g%{vcU7|Hp>wm!9E(s72>C+#f^
z*r*~4kBOWxi2bbes918<*%PcRpzU;nG{aIbbH;WJOM;{mhKGpC*ORG$i(nk%nk3Gq
zctl_ICWhJYlyZ3ssuDIq1~+({=mO9O5qdN^UHpsSQEXB**B+Cq2ZSC`xyAb)coBLR
zt*TQ=^aAA^$xMl7oeSp7=2o3!|DKfrWc*{@la_`9L4l~~x*&fnu>>(i6g{_49UG^>
zi^2_>OR*a{fexLu1UGNy<NakhG}9l+f-GD!?RIKx5*S8mY;nKeb>8enUS3=OC{}u!
zL;og1PeJw+MaL?Aim8=XfIBU5Gh3SF?*&;YJK;SP$H4)u!zQ%lLR~wdZaY2KBZ)iT
zU{K1CJuQ-D7|0>){J5j0{WoSuvCtY)<`B7wfD_U8T}J5uuV>#AI7w=qW@#ND-js#s
zH8>E6*^*z7kYy?1W|p~5Em`iVJ&oXIwAtG<XIVrce7u(;e1f+^$3G9lzUgwIA#|S&
zgVxhEd_DlB6{EE{pL%n&ObloA)4g=pJtoiIHe;8BOHV8@Wl`+2<dd$$f{P$4ivimV
z*`iHdwI`hZW`<yX!kFU*7H`2sV4ShlR!d_Cmc8qk=t!Bg2VHHOO%x<y9L+!vj!~hX
z*Q4r)+nm|NkWje@R8n?v%6XmI=tVmrzzfqY<GJmqEVDR<%U3TKOLE6rqpa5FR(zbH
zl|)`I0R6nIjD@DU@{Iu>!C5vJY1L=}02;?y^M~+*@nzas)8whhPvM~<Cp|7a!7QJ~
z`{L<SvVBXTGj-wgM!dykcEMP4irKgxi(5-pIoY+{<6gO$E_N3Oijr|tO;ly&2b?Be
zidKBC`1ZpdP`!29IGK4wvHPaGQwTHg@lokT-Kl`HU^?R`p{5g6h!M!fyU{4+eE~R`
z)%7J4?qm*|{EF$gi(souaA8&$C}^9Eg;F<~q*dj6J77!bs*8PY(R-mMrP_u{;A1!b
z;0&~foBh49HZ7l$;raWrHc-g?6okv`%E}2pZx`+dE5z*T%HK*4B`TrDdxt(V1f{wq
zZRuk-AaaprWmd{9a(um&@FowA{`4%?<*a}7CVBotDlYUyV(dm^u6qH`4fK_mWU3vm
z8?YQR?e_lgzmu~^KK%<1-zV^a=9jUfFx`qYFM!Cqy}*6;BXb@)Vcf@EOd|)4@8eRe
zj8QWN`TE9Eh1~&1h1pi;@r%ElIUnbg{4o&wQ<BWMB_Fx;dW=J3oG&v{XxU>|eb0f-
ztzZ0Hk8K5C;M)Fd>GYVkTCgwp;2E7qjbCV1I^{K~GR3OZPQRh-E%iCj_y25X#T+ij
z^;9S^v7zFoMT`if<>Ve-3r%p&p|BYHH3Gm*O80QYCHuxwi0Nc>BjbwE@SL~X=AU&$
z(a%ZyEb8@5d|V;&=XG{m&FrFNo;>ySkDkvsehKLGzyK%Q@0n6CNyR#7u1gG-l5EEj
zXwth0xt2b0`e_*t5)j{vwNUPon+r68Lg7`kW@0Mk4O*^6<AYCDn35;g1Q!6X(2QE2
z`_6n!EPPSs#_8k79k}GUj%>b~IMFR4@K|qgxynWrK1nLDcZxK8Z#r+REK{#Sh@b(x
z^_EnFb)V9QvuRz-v+~1PhtdXQ%MZ|LN`{*~LCl`*uPV@vh;6fY$^$oMlk`d7tsdKf
zC%q@z_|jhEujYuc26&ywM>bkWjW*`DQ_=*_9z{Ywf^chj91Z-6n7!(XNlE`M9dNGW
z63~vBytt;XeU!??te1nH=;XCrKZZ@nKG@nLs*YjvlQD}M4ZrNRo~T+(YP6VQ8uWo=
zG%mN{l4IBu`w}0q>F)cXkl+bb3=y;tbYV)U8NtdzdBGfoibE%Uf<i&KjeM0$E#2{w
zmU^;|6U}EOG4q)HI&vkmN0~dnBrA$sSZzp!W=!4*5vN+!)k94<`?;?%8dBeo<l~V@
zdDIXsmo#W&%wJx|gGe-Q7{S9WKGtmV?BBxqJ2h;nD-4E$00t#J_{E?g0scZ;X^2;C
zYT!Zwfrv`1gU&8vE(S%kV>hKRQuam=_u&`Fp|CES2*gE|t89C?@_tPKBskqJe!A!4
zeX*iwE~*pyTtx1T-s+ZxF`*$H5BV2}G|QPOgP<({&np{#%sJcMP}G^X=46^(=ic|H
zXUuo#(8#1>0nkmiK%K9M`F?E}{P$^_AC=+vD8>9)YqzTQukU>|TyGn<<92DsZ^xB`
zU4$R*p1;=#-?u0j@E}-U_0kCZ8u>{luTb1&(hW(Lcx?x_2s`=PpKU#ER`li`I$m?C
zWn(`DzaN7EkVa0%XF0uC;rat}3|ac#4>X-{gQ2skThkeV6-*MZ%bm`fPthOE;o13_
z&wEd=0jDFEMq@V~2q<3;v8Jz%c=a08Tgq7-%d#oFV~+$2cpNgZ5)mW(L6XciBD&di
zQ(!UO#{y5&o2jf{PQy(V`ZM%A?$0lM1_zGM2?^?5<yaT;p9M<fcvh^L^2t)@X%B>X
zc#qIM70gA$lInyZMFj$+SQ`y%N(L|p&O-Sxw7A~yMCuAGwcUw7r)N&Asfc@Hn3ihE
z@9w(nu3Lfu$&jo2?_oif)rytrxQrT=<QmIBbP>?~pDxdvVx!sm+rE$I>Ie#kEGvug
z62o3h{)pL<#l-!53`fT%tr(V4jI5%m>(@eF%g}ZoPo~)`MXLO_?e>l9WN8nA=i-&=
z#+vQ>l+5jGoU%Jkx`RNFnbohBz8YZuFd77{Jy+NqV|J&{j&9Y6-ujkyg;b<T#?cHf
zO7S!0g3ska9J3hQEgk*xT)-z@%=be0!Da6(5<B}egLCj|`mk!9Q|3F#?#58Lw~F8W
z-uy?q>!EwtCEVcY!vsV#b`S-^!x-Q1d(8LK6Q9vLyjF4g&0M!OS28Yc$Bd7GcDM5h
zg9z`C)p?tExkEP@z7IRQc0W+PT^(A|y3^RCHSr$qBnVx*_Qdz?x=ZbKG{#u2-YbZZ
zp}8bDrl+p6a|(IBhx<Dt37)}Ah^$B+LBlA*wD#*tw~xCMp9J0sisf~ZKzllU8LYJV
zocU^P{%?s+XI0t4$4(c(sc5bALcWd<2kSI$cDn6wwNqJZb`6K_88z-9%kV-4yDsJu
z>7dmaV6iw8wXK3Kst18mRWWV0C|qrvgE9MqHf2VmLOF}VQ8JnYeh2I2kjQ2ejBTQE
zs$^;DZ&yC;$+&2PO3_hkwi+=}V{81O^1ADXubQsv8Y)i2H$UmpR&K%+yy|VUj%$K?
zl&)bL>ep-Ze1DF5fwvEfRn>1t)_QMSKX8h1B(BTrz8%5(Jq+--zehH9s`&Z_;dNy&
z%hj|CqW5I<^zjUYkLh*Zz0be&Tm6))YZctwvZz$SPkq{K?<iP4nf$!@&Ak!)<TB7Y
z_6{{)$Gfh}aZcAp=ocf|*QBT6`N$!C`I=|)7w3omMe;%NpEdn_zE+;E^H%rq51Hf(
zLc;2ukFoN)FG1y66!fv&<Ch<9Zy$K1*bzuCk*}Bgmv&0nJR*!87!aV<lON{^i`hvz
z8@72nz@Ck?DpBB1i!*mGuG+=!VIBC3R1l_m&rT29yt*_w<E;C5y{8W`!CG2eSgGxI
zgm<TlldRi+G!eZV%`A^vPn<N~G3$Z%2QB(_KqY(y0atajPrHL*>oC|LME0%@1#{;6
z&E1#Fm9x(l&6&lx=IE?2j{Z0*@5oclJ8qk`EAoJ3ce~O20wi|R-zvZPHbLt5Fj64T
z_uN+?zxKAhUR+JU#~a&ly$Zey`1JKt-IiFbJ9%R>jU9uiGFg<<@oKhznDas-Ltw`=
z?N}_enjuF7Y092vj8E|$ak_CA%+dSJK1gzbEx_BqBkRkIN&MZjI6GA?q^X2hPRmQZ
z)kCD&hU^xkB1FiOdNto{sae{37tWJxTA;V1;hIo$cZ4g~;DzAEK99`P-GN=_`>Ec$
z(FZ-dMlVe<=SEl3Wc5{*=D~B3-EWU7_L{fMlqn9!*5MJPOK85qD=~U5YajncU>i$@
znwEhKAaxHsJmr}Nlj))L2x5nV>~LIn1^uL#)@W;69yayd4Mca;o74B{MCDZY10-3+
z!Om>+hI7c<H{Y&z0SZJitn5k2a|MJ!+InT~j&_c1-gBN>CDcmpp<rO1gPeU-0vf0=
zw|6IY>m5in68TGr-ULw$r0Q`C!UgDoYgj6GI&R$v0#=nr6DHfK&GefK9fE!X<w5Bn
zl%|D|jJGoLX@}{QP3^#h0-{<`0&O~)1N@sbvuY4|>yddOn!Z>UP8rv|+gq5C+c0sN
zDBCZK=;Jqv^j7<;M)(I&376PB=ZYQ{#@vB?H`40OyKRQ@+{Eg)Q+EeTx_2unUk=6C
z?ubA$6jr+93P>u$)vC5InYqg{3AMMI$yW`+9~iE=?aP|ABain^JQ3LVfruC;lRO#y
zzjg1Xw9AOWZFTo|?ISN2wFogq<ONf|Y3p*@?YWPH9n|iQWzek_w6S=`h|0B*_7&g5
z1MTjSAI}&h-w$5$mmVZ<`a8&q)6l1)zb`Krx%yUyEhO(5$1I`SJ=fJUzkG%dxvZHO
zY{l&aM>j3Ro7j2c&1p6t_q2_&?Ts(X<Z!)dM&-(-gmYbmV_I;<gEvaYfB2;PV-OUT
z>8uWozGZOUjEXi#n={-PK-J<CL?@qOn0tCmXlBFRh=Qk6@^c9y2gx%b;gXjfus*65
z%(-lhOLtfi3hj$WSv!%XI-N6Um1nF%HnLb2tUcvZr6cVx0LH!gvt1plj`B{YYu^?e
zND0klq(q@4U(?lf`9PXVP^V$z!5ODj&!HSsZ&z}^k1?`)!eKL>;wUpLBwq)m#9o6X
zd~#{)BnS02x$u4wb6xIR8EWz$3LCW`|Go)tnPChbQLYnyl(dBW0Fnw2RwV`o99Kc$
zpT`iCrvLV|<ebdKnidk?YV1ZJQTQdjwuMQcgV9`&Nv?p==@#Ynl;)D8*FO4HZ?Y*P
z`=R=zZ2<n>B4yG4Ix4x8t5$Pk7H7HG$WVETv9`29%QT3k`-~Y^fD;Z+#dJ3)Z_?WT
z(Sg4>9t#?WhOm7uZT#leB4@dR_7z3t7j>P5^{6#|i!qz5{kTl}@8soQ-?dC<+m~1D
z+I5*%iwLro*<@WyZIqvrS6EzSY+Bk!81SyzMs0pY&K<JhD6Ac_(Xj9Tny8-i=oKKz
ziC8<jj$%NOTQXtiRAMn@cbBbcJu9kZZ9P8Fa#bEv@hs4`zej7lHPu2con573Z!X?k
z?(?ORojHFLETrqcCMaH`;1IBwPMok;Tc{IN)`~gpVjXn>YhZ!An2xoWxT)iEZz<y$
zL}|RZ!K)dI)qpOio!0#97gx!+HsW+$!zV@*clo9*tfigtTL4_L4zeog56MSdf{il8
zFV2A6=Z>NlSy`@ms;n~Y;yJ%DR~)V1S+?!_1lV2xp7MA!S-=B!EJ*F4Vn)$EMcQMY
z@mr>W%QCVs(y|#3XJDhoLGn%R!O=aHe9&NG@v0rCol&6^fkL*koajD}!~}iNNv2zm
zX7))6)1~YO<gy4b&>vvm-??n~1S9_mqh{k|;P@9X@Gm4;>l4}g8$$RO7X25Z``-`k
zeu9$!KD7Gx(Cy!#*-yal|2-)6FU0+S9ZF^XXW;i=L8;9DjKm85GnC5w&)D^U5=#B^
z3V&exf7a^12c<Iq6KMXgq11Nm(JESY<mkSNPzf1qQ~;MRe~7=t4+%Jb8b%<9BN0io
zb1;<eH@My)ghS#rYM+Lsi~DxYW&9~w#|KS|6!nx-lh*qu&)Ra$$3x6>VFqNsPVZ*#
z_SAVSE#+|XA=Ja1Yow27$7`wsW8=qykF8Ibl#pQb81nt$_kQfCdg|WkevlsD`}>pL
z_{}mugYb6ea-WhmlI5oN{Tv{NKIh&03IE-@@}Pz(^ff?3J-^(Y!!%=tTKVw|;%GYW
zB%U7Re3#2nX5iR+nRSIfoa=$`(G9^}8Y(O@nh4LjvUS1+dgJ-*dU`ok%5hFIEKlhv
zKlak|;DM0VHhQ!%Qj2fko8FgXsi*Us;?C6lgne~8|IR1Vr>)*jpF8=+Fq}<qt`*=-
zL>!6HjD`U_K26_ygQwpwA7z~{cYYgs8{W0A2jk^UhD=T}2ZssGsa^Lx>t6iNe7|1_
zop*j}z6Br1f4nI^<)QCbX^g9qzOZZ>SX9?~e5Vn!<_juP9oiKzbe@LC*o@=Gh@F?~
z27B-f;y<n!b2i1_YgJf_U;ipy>cLP%*!hrvTh5X*4b-1F3*EW+6&{&^1JOp9*Z3R5
z5vhl%a%6zc_e{iL?#8c;P)}_uU0a1ynT}s=Krm3hL@8Xusevm{l2z-k)?((9r=Z{5
zCGah^;qXJ9E%DurhT&k@;e!oqmF5|o;CoHuy#$?ryLl|S`C=EmJ}m4c!PlD`Qd%uI
z6M(jqA2O=$8&N-8BNT1gL@C(PGF&=-y^OivuiZ$Cn~viCbzybyf=_Tezt?sknA<bw
zY2~byLswnBqnbny+W-E;v)iY=`qJC2J=)EE`WqAR@|OCgXymkU<j;a2ZJ}5uGueD5
z&_j7i1s;8Mb-5$ev-SN8&)HF*Ts{iIN6A#fIT(7_=J-s0%~QH9KOrgztNnQ!HsY80
ze$x;1C(tC>2#DB$I?y+PMC~5OYR?P$O{VD3k`wa@HqKCUoiEen{%(wA?u$`p!SYnO
z0+n7aCyE^czrn5aoqh;%GdWB%0jQ^1y8`2q5hZKTejw;K9H{2T^PJ<;?QH2~<NU}A
zMt35<7mR5OgrDdhAz=vm((;_k0N2pp&7L(Y|Fy|UXB*{v*n@6?J{#EA7+G)v{R+4k
z<m2U`AZXhN^edzUwv{R6?iC=X=7uDGh8VWj%mUvT6=iSStR@%@-smL#T^!?Ee~dX?
z+dc*FihZ#8k%z;r_!<X;mhKlL&UiA@8n8IP^{~Vb;9jibX8hfwRHs={KL#SEDK6`~
ztA;?&3Zn@XSk~b&1afTS15h9HIkg~O$(?7jKAe@bhVb(1Hkz^ac^G^(4h>DtGmW8m
z0+>0&<}45$DQG$&=|DfS@V+j*Ge&3(1N8nNaLam}6P#R&Be>y3Eq&lfQnt{rNoZtF
zgHJb&x`KGt+JgFy&)pi18$ww3-wj;Suw>!|dkp0v88wSyIEyI7q6BPfGQCmKEvZGr
zYLn{ygBq0!bq(;&9R(m_dJ`5@I=^<v1R@jlo0s_SuMAKlA!jY{7%HgX?W4=f%QN9{
z5=kZPFeil?1C4RSfqo%X1<2rAG8q2A?>z##dt`-2Bo|SBrV&aFFrPWrV1RCOI@q#?
zS62=|1b>b<+HN5}5!JAO3X;{1KBS@%(e{UghMs#4#t2df3;ms4fCB|p1pw6ePl-tO
z`7@magG?5sNk~vBFu#!k9G#te)0-F=(vV0Yyc}FaAX}ahrpr--6y{?4!)p3D!W67!
zgA~rgltW}LT{S~OWYiCwG^k6z!D$yr2?m0Y+H6Df#bdQ2h8bPss197@me<djJ}O|2
z;4n;K?WE?_c1D>y$`JXN#mdrC4fj}5zQ{z6Or?HR#E|k&`kI#dPLJ3^9k4zx^kG-F
z$$$_txMZ`jEBVFNqNRH6kvNSSjsOl5T{=LI{LB)I3gI?S@rTV1q!NrYEYTpOlLq_R
zG`Hmq8fs7tL`O2~yyrg3oeX5DEu}5tB>^92S&2du3DHoFiSsJL>GC<ZB-rW_@wk!_
z0vM5B##^ZASY%0u0UbdU$$A*xdmb1s+L}h7Wn^@)a466fDtU)6W!~ii29TaN#vzAQ
zFDp)=TXI{PdkJ&#<#D#`3b0AR-kc7?ArhDbHPXVQcr|rn6wOInfFrmyq|jbTj;?QO
z&W4KAjYt${U#=xhvlWpXpeNw0sKz%G)J-v<K9PYqKqgOk4<)135cT3(o1w_0P!1q;
zXiW|Y!nM1WiGNlYidvl<nvO2cLZI3)2N0GRb>+8{^4)rJCO|E50+XB)KX6V1)D!uo
zq7lQk1%);gyJ*B!qCXlR{S8~h$%75&3~A<oD!XC?x_!iF!HfnZBWw{Y?&p{$PYMcn
zS1`=Tp_DRySNRgf6R~mxDcmhn&z&Zh8p?-um_Y917*uxf#@cPZJG{*%>mJ)&h!R3n
zvkfG3qoh{}-@xSb;$Fkzl??ETz9o*kVeS48yDbm@bVWjbaX+H$rGh@!9|ay<r+eDI
zTj6L3AGseV)}w|jqeaF;W9qf+k>GneW?!FXBEdr&al75FqAntI3;8_20@*3Yqg5B2
zs`7IujSfIM{lgZu--jHQp8M9P(cI&n0quRXuW9&F^WMn_iGy$yj-~d5-aQi}IX~1C
zD8sE~X@3)4f4a&TNfX^BE_I@~`f?*_$<W)dJxw*qIhdu0qns_A&33Mtw1yYEt8ovv
zrFu4dXuBNlEKBeH?Pr2>E{`@hs$lXk3K6S2@-u+b+GCZ^RzH-(N`A%zAw0T}rz|`-
z>fxs<{#5yr8E*s0iKAW7@2ua$p3Ar=-k~NHHiX4a8Ie3KPQ?J;xR(kL_*i4PyTHh>
z2(#;{T&Ha*vfp2pvb!Tc%UiVpY6-PH>g(H=EJd~h*tqnSDmSo6q00mI9Ach9WnW=6
z3(?usEd-T)Z8C$HcZIY^dw5xv{f2cscY<7UXSkfeYGTc{OkXlh>!74WKpQqttVY59
zLDatZO>pseEq<-qKwa)ss8~5{2{@ph8rn%k@-q|&HU+~tm8xPWxu<{nbmrTwYz}96
zOg28mP0#T4RBM(h1saR&YYd-QVv1u&*hu0xPEUy@Nu-mz^A>64<>@&6yP>J$K4X~s
z>xUx~tNd-rO@T`RLeliw@(2pqc6eUE8sJEHLOqb13k8m{P0OT=Y;2lto4i{?R-=*^
zd2Kq5h;M-=iF1W)4WQvpax@9%<_yq)w>)*dtp@yYBtf?!QxQKZ&s2bZE%AuXkib5z
zd5V1kkvyZC-%euyDX*S_vyGx=bWTC5f5sWfWRec&^y+k6&e~V))PK5?cEZ|p%%9md
zrP;-4Nv0O)^sGXs&)g3@Hj!~0wAUQ+sv(ej(!21S@cwuQxXG22uDR|bat~5qfK{on
zU0=6dxF=IaG!Ur^a6%IB)N7$A?~%|iu2qpR;)r&e4h#=f&W)mp9vjH4Pmc2-(klG)
z+*LMrn}dPvANCav&-70WYY}tJgCw@A3A!e|4rjC7D8f4C`A#02Sj)XMH@bkou+9BA
zrGE#Zm8^u*5}Q+?)5V*<L_XZF#Mow=91j9xm<$!K1tTwHVtHKky)NWUQE=T=WU}(D
zL6^_AD57*v4OV(rxHTsrK!w5T)CGdjk{D)F!M5e<na!>k4^j;!GsUU|T(?WS_5SuJ
z=aIF(m!u~#+G!-o1&+Xtq!R5|ocfnqmU(gx_=jT1=PC2(U>nrvCt`ybYUoB1!K)>|
z5p>RmF}lc7LnK)34e!gXAog>t0UZ!2JA!hNVP1QzMI1|wd#NdbHYOfiGPl#HPs$57
z@)B+W`uz-@TH~lc{=QZZ`)dD5z>RD3-Z@-9Wb>~;8;y!89?T_N{l*3i^%d8afh`lc
z+MtHj$`TT?TCd1%M-CO#*X&R7&==j=`u?FQwhVOld%KK&q6i|&7l0ceO!YP%)F?Jb
z^5EMI9^<#U3xsEPSNUJuQ6p+iiG_%;xSFo>oGoIlSe<l}&h4|Vl+?vJF`@Zs(wV|D
z;)U9FIr(!7p3TA~aw}jV`vXqd%Rqb+rn3v0+i<@dnfcVFDTn}N^KmYH3Kj#7d1wva
zucECOY?C%(Bl1F8^?vBmM>8TTi}->JSlQLx)!K9RP1GQNw{pY0?rL}rlZ=V%FQD9v
zF|!JHu@ddRU~RB!0`Wq7hL)<17pggxB*Dg}ZKe!uq6+M|m2JW+<cfo&E#sGqI>(if
zxk&CNuOtXkT>as?Q`d<Pk+Spkg+jne$_irZ+W!odG{UZ`wS3Kl^+hVrbS0$;*t>i@
z)23oZa|9uEN*lD6o#B`iw5H1JAub>mtN})n(xlvDM@mye;Pl~pHX06U0;iSbBhV_~
zQ3)cix~ftgkY8kzm5M}5OyC0T_O1z6>jHDFJ=A~!r+-zo=6PW`hH}Pz(r)6UhKlu-
zCQV!p%8?AZwYJc<fEN@-6)~|~ivjW8hqYcEx>kaIXWnpgdG<Mr00^>}045<&m_c*>
z0z@o5|ElQBD5>(3vZl2;_+H|_l*`7TAwsgEu~nJ3CTNtgnf^<Ga9+*43w!C)UL=Q_
zNa7Q(OHEmPgCfF1JA{dYmPoadxu+u#5rp`t#^S<dKfAWkQrBU=qq_pSFQmR3slO~`
zbt(cdkS~9L@i9juMoQK-sh%erQzYA#TXC{(-w=vDWb{s~j2Z0cXfTCk`-U}5E`;xl
zmF1~2_5FuiD+B@X%(_ovbr1)%gXS|hK1T9*dOWv#%>h}TtU|;XkHB{~Ncm>iAT40y
zvw1A?UzIFVOx2XEW`IeJaVm)n1N;)bd52jvZ__j~ih_W1*&A8lTvm2=?x|3r<Gb-~
z0;wLnc@*3JpuJ^qI^qq6lz!JMLk}SQLLW*}`bHZvLzH+!$`egN_(o>O?(bh&qGuFW
zBMQw|*&E8NO7W<fkVgs0R&}OBodZc+$$j)sk&rD3=!ymLaqLDENGK>pd%_z!zGop@
zRs%xMvK~aR+2M(6e^^S}dQ1YtqTPw18B<Z-<|zz#?rG@ZwtRMfUwc;53;}GXl4rT+
zE8CU;i?0G(aa9(JfpP3Fj!%1KaoigvpSMm%Mpky32N+YN-A)#w8R_fOPN+Ndz4E#-
zt}dja9h{g_?D42NL=gM=yAn~|DckbE#?En{@sC$z(3&J|Zplts6f)@e670y6v^XKC
zrALk3ijP1FgLvz=VkijC5-5s5#?+}~MbxvBqM6T^LIzl5(j|7(D|Jr;%N)WhS6Lb!
zNYNIr>*uTMr-kBK1nMpqZM6`39GyPQhB4-HtfAc5*8LqoJ0N|4(Hmw%dvQI`#Lskv
zO6(yZh7SUb^{chp<<}m(a}-;T0SWtufH-||)+9QEm<>SF^3{;tr$A4fH9@!wt!>b@
zaXVmr8x)i~n3_cAQ!s2>w-dL107lvjI>!>Tt$cOR;tIQgXf8f^G}wUCpG<t^g<J6H
zLWXX;$jm%&9g?Lx#*$j62d`c7s>Wcv`o;fXQE_|^i2?kw_LQw+iHcC+46Q888Cdy>
zytOxiwY3+T<zI3pz!+=r=48O-*%c6<tg%k{X-1fuFV(|4i3LT#$AEN}omcAoDRG0o
zVB@*s_SWB8<P~P-%+!b2Fm_w2F<tZ#s8i0)3v;GO4RBjNSL3N!&C(}wa}OzU;OK^H
z8?OARRgo6$pwS?Pkm1mnWp;LCB;XUE$!e#Da$ufvh1UIT{O}$hS+qvOZe_Zad`VHZ
zP&&1M9r~Vq{I$V}20F3IRmBP^sa7F6sOq33*<Lv)U4Jo&ys3aR=~H7Ln(n9Ss^M-j
z+bEr_MzDSLMQf;Pqd@C4cH$Fw8|PQOO`(CoNSzLii04ZF>Zd}%>a=@A=@(Y|4{)jK
z_QZc+#rxAV^M?_Kh2@j#@Rz~vPs`9B(tmBm`_p{%H+#>2fS~b*CGCGs$@q`i+5W~+
zp#L8k41ebRpQbD@|JP9#nEx$hf%)$!3(Ws(l!ZU9@V9dRckOKdma@>EJ{n^zjvNxV
zl!cB6#0?uj=6K_)8Q29S{Y8M*BS1sL#(K1@0XwKq`YQE{J6N)}-`u{jYm!$84x+6`
z%X9VE&`{GWa@t|rM&R!ZUtfpU?>^fPyR-M6zb9T8Ea~}H!w&tJB|5VkRHVx{iU{xd
z^XX|%dkwtqL*L&VUyNVUMRo0}eLWseQ*xfqBRgw_7C**QHjLQjJKlDxL_5~_KI~sW
z`PFHn@Px`mb1Y2@9dyZ6H@zHdt(zP6bbg8Yl&$Z>CXO8Sw$2H1S)m6x63|&oM5a~G
z+*2|no(&|!iaE8j<t7`sxQtSXUs{4tIRF+%5G+ioYg=2QBKf3#(;lKEoPK5bp_n;$
zMTzBATiWq*@N=M^K-<`oK!(jnnJ~--z2XH)CxhtVfGNb4BX*Pu-KHZkUOPKZjjS6Z
zt43D`&n5)t<QW}%iHId5&C`Modfd9%4PGYhjR??qw47RrL$iA0(!;X48-Xrsu?4!8
z<|X-R>k%4(NZgEOZ7XU#Kf>*qI<;nGS%sLpG%}5S2-Fl2KiC>b3y!zzxC-JrC{{?h
zrZn_r%#k}ip3nq|Ee|5Ltbw9~QbfC?mVJ%qSMeSrDl+DhsB84AWUU!&yuYl2KBmen
z*3DWBBm0gITU(5=!8!ep5Iq`YrM{slVIf`>7h=c^JkRnX=X*}>O$U+NBn^r)kOufF
zeHB+cA&N8Cuwg+pVuk|;aL%fqju*hhd6OFFl^i?W<d;VZFx0qa6`1UXS+%>C<0!Po
z9nPZ3m82Yo3K~*<@ur6Z2<^9$(OB1?Ds%6opvwllo^o)oh{{s>1d8=Y3^q~pYq9KR
zcK5=uQG(i}M$y#{7b>%8502{qV_A(_P%ddjTl48BP~`EMESe=|0*OSbEi+t`inR2I
zSF(>0aB~3}`lU3ae^+2+GgyMgR4V)i%mVS<P-)p+jD-=7!{AGATWYu6d>xY|>~J2^
zyjHJhSR)yu;OI`P6jV!KdJm6c(HtGRu;`B@2yAZ0R}c%^@tqN-SegJ;2l0MC+pS3a
zleo4Ls--ztiA-*xQKGhP0?(h-D{v<6ASAy^6{J<Y@4kn%|4_~AwjMysF#$K*gVhri
z;4T_gjOyh(h--p^Inp9*ZtC%MrF0MchBRzy(qm$thR-WQNri`}M)rXV1`IrjY>!Vv
z51tjuS8DAHP02FH4B*@0hXJ!J{lV>?1a&=slrluK#H3-+<PW*zq0*yIsjT0YXUuE;
zgO+oJ(gRE5DQcA&xzrMlb^BEArZk?c);NP`-{uN*G#R=dp*?V?1)7YG`&v8rx;dPM
z6r4kA2Dyw=U=#yM=38rOQ2JDjHkwgh0*o%H1xdP?7!*^N#EKkQNMG7mNTc8?Qd#Cg
zU?SO$u0n4P9hd`5uZD9EfrDxAnR2E$K|}Hua|LgJrVMJ(9I;Y<xn|YG!0B{vq%+Qt
z*F|bZmI`kRXY9o+QF6GgM}uO3U~EUMqf;Y{QetO9aRS>+is+FCj)?l6Pi9ybM3IUV
zj@#Jx4q~hbMJp^`Jq&}`+`L^czPh*x39|ZXLrU2Yj`&`qw3e)6`FIAyxSRexxKbAr
z8~}^CVuXuzG74O;ERL8m2?~3bPhk9)G^a2{;QUnFU;!Iv&4v|5a~#%gj|doTF+p-4
zd;6~1VuEi6LsAz+Xch5*^k!pxG%Wn6x^(HfgP-WIrW*K4XtOCO)hN)kTI*q?D8bWh
z8(ym7IL9DEiELgvJUew*@|H$6`<_u!&m3QxN-)JoHJR~kn0(?F+*RnNG^d5+>Of7>
zsg}Q3!I#aeoJlFBjt!mdT-QxvIAKR9Z%=A4MliNlyHjq#;zg9VK%Y%D(_@?}wio1x
z-qW?$HS5OQBH3RpNTHC7d;q*yr!7tzpk!SXeA$=7(hI*c7hN>&+>vF&GH{Ov4AEu}
zM}u)VWY>Gt*2WnIph{wT-vC_2o!OkS1h7g}Jtwm(DHOU~S;0$Y){bc0X@3{~o**ME
z)Wl?#)@u?S&WM#d$YmlY6*Ey~B}<b4lG}2lN~6*F8abKR7Voi`_r*1ECfX>5O14F_
z#t|-f`ShC<cLdEsJo#BQf$9bRVk0T$#a8{?%S4n&g6DZ{8GGPEGGe4Bz^}H$cIF#F
z#t6(?<sbX!3ZU}_v0W5n7g!6GU6%W2!+X)m=0p?r<`e0r;L{$O8&tzK7L6_-=6OBX
zwyTT|as*tcvNpPK)rCZnyxA#cw6r$ca~G8^XJbY*;}S5>Ic{>AEf=d0(?K`YdCft8
zRxzpVR|RhzE>5ZbnyJ9eLfStSsWe-*Cq5)OO(dV^SSw4>acNEVFzY$N2{0A7i>Pa)
z9-fuKGn>L&vUvJQG9060I-b`-rB%DujVpA?f>(PP@8Xx>Dm*W5HloSn!l$26W8Ooh
zdf1EJlI)S=_(RPl*}v5`^FhUKl^Wl39FO@qU))lbX%t3x*juuZU7ckG*^;IGQE3|I
z!(pS+N_4ebigavvLc4jgGrB`m)+@3{x=zdp34>J<nd=7u2CJF9x_P!A?wju1SglK~
zs?OY(aMUn5I#X5$y7kg5o_nT@$mtu6ZmYb@1tNuL=T?-%cmIu9u4)d<$4dpK#r#Cy
zqCKayhkcpi*rF6_tKb4*DOXZf%qBIWChbL~)n!InJ>Ac<-7E$za?575k_xn^9tX@;
z;+mHC3!hE-SFR16fUAu+inYE-M2UH}I%Zm|JXzbvWed-;7EE7OiO(nwgo3vc|K@8{
zqId4ogTV_0l?y1K1OJTQxwe7@IEl!ws5(j-dSSuk`dq7pG4C02vQmc4O5+HnS3iV?
zj=z?zx@VR5@WkTG(Xm&^I7GsrzC)6Effqx?TD9`&+z`Qy+mrTAZnj&}HHmStae*VM
zsHp*>R9vT^urM(?@IzSlbhUnrn-<fOM{n_LBzl62if+b%So}8<Ca+@&pgt>y;_T~z
z&j{J$(~|T>i-``ylF3Uxp4qlz+r-kHM5dL_IgKmX4L+>x14~kEVPSl|Zj8FD6LG7)
zvO$*VrdVf=V`THvY5r~|L5irU{i0dAFY2pqgw51`wUu=csAjmR8=*YSO4|ykL0_hZ
zusHh)4}ArOWoMPg9TstxEp$P4uj)E}14;z%{B~4Qrkq3NQL`d4%h8|<BV3WRcdI1~
zo??)6gX46Php5yJ9P|Sr<4-2|_1&&MjB`wxI+{byC1dR6kmrP-5<l2$D9A@w(70h7
zaO;va<)M$3i`tEOnc?!PGY*ituX~c4Qz=k=f00y<xoUSM3=`&b4_{EI=e3lmyvvTF
z!b^%CI7}yu<G22@;Fm-MQPOdh^HPzIlxLf9l2pe~zL_Qn8583-ijDNTk88!91flSg
zr@0JpP;`LF8C5G1$YA3Q-CO2yI?5h*CmqsjvG9ugRT}nf%2b+X{nzBSX$b)abmO#6
zPwRJunnyKG9TaaN*o>bU+kwrTGxWnw!qR7QcL7U2sp2P`<F(kUWO7Sr$IK_he7s_5
z0A0hQ5LyCET6)q$-fXgsrH9t%ObK$*<Uv@l&Wkp$tQ`6;B98f(3N6erG<=mu^>c2{
zkH!td+uUDCX_l>Mx;yBpmYi%q!&~L_Z)tYDD3l&2cT%`$@QUJZ&}yRK2WQ8#%aKaT
zPj7~bF(UH*RB+B*^nH#oF`T=zTm+5?vOOw;3DpA0ws2mcN|n1e!o*qk@-nR^SleKc
za+$;CIz!rz&>hL4OIF|enVKy9_G&o)KD<%J^^v!k=`}hv+gAa5o14qq?r~=t)b21w
z=r@XkW&bjW(HN_FT}~^py=mw7T(`-$>U#(Desz9-QefBd-kPnXxKKt=!SCJCfmYO$
zAr0@jEJ1M}y6dHfm}A5La+JgWrugCT_AuEPTHUb8)0VVTaY}z$gt;*PdtR=&x%L9l
z_p!6$@q;-@*T|B0(JFcslK*KD^23APmHH}6S4C>EJbTegSfwM8kVQpIt{LI6gm6<C
zMl!bgE_nf*SH>I*ur+0Jv(4l;Q1r{2e~15RN|!E*72S@W88131vW5D+Ejt)p_wC|%
zmi`@O@cz_J4q|rF4>*+SMdBaL0{>de!OXz<FEsr>=Pmzc7Wl81DExgy4#`g<x1+t?
zAHg$VoE=^M7Ndiag_ZShK{_}-S>K<W@4pYy@dsD?AI9kTD<+4Cu*yG2<oFv$`_psV
zAME*mSy=F~^sxnmBqb&(1_TTO1O)u~0s2@45(a_*1BU<ygMa{sfP{pAf<c0Tfrf@b
zLqLQ>!bHQu!bHQsz`-XY#K9%S!@wZ=LPSbVK}Ai4O-Rc?OUXb+Nk#cbCcu!8kT6g%
zs4y_7lsFhTl>fK4k1il&C{Qx+YEWPjAP{6=P-NhbKA=xOdBEVne{O&Ip#TN}{k&gD
zC}<ei&jad_fIxsjK|#Pk!NI{kL-7FneC`JVLk347W)y@#RWyJkaX@1Vh|7Z_6{_t<
zSDL;8FdI4sLc?HSVqxQukyB7oQM0hJv2$>835$q|iAzXIDXXZescUF{H8M6aH8Z!c
zbaHlab#wRd4Eh!v5*ijB5ucEll$?^9mY!emqp+yBq_pg3-LLwF#-`?$p5DIxfx)5S
zk(t@K`Gv)$<(2K7-M#&T!=vMq>zm)VclQsEPtSko1q=lGPilRB|C45arx)_4ULas#
zpkR=H=miYo_L)GD!N7?bAy5PrAq^Z*Ntgnl(1hahYP+FHnU${44IQUpFaRvuWY>SF
z_NQk5F~tJ^Q=0uvv47EP1qcol__Ojrk%9Puo{J(Vb3y*6soKpAziN_!aXr(9AW84#
zE8>Op6XJC)JPZy0Uw;bz`tg6H|EF|58^=Fx52dtsSjA~ZqTiW417Z&aFe&pRfd2oS
zh8H{cLtkN^)nu)#Hg9_0!QW`e{b4Bc|NB#8q2J)EUhEC4QsuGU^#>5<?(3&(cNRra
zAhiE2lZLW;qj;pY4RIB@RiAT&Fn&cfoDv@!Ab~n{dO{s$40^52yO#*}m!f7i?n33O
z;E$p_(*ywRm#N@Hpye2`=oS>lM2^EEN>I57nw)FQC>B3NU9zG=vg0OmoI{hU90zAL
zG7h>8CAKMOyi5g1K~Z577x24GOjjpy-iqsrT4`JeP2>>O0DM6(ytz3bMNw0CudfY@
zHnzpTB;#l=>Aqx20g-Jd6&NzegOv_?8wJexvmE_5wC?{ev>5a~LIOUPl~?8$z6=wi
zx4i209@7|3XbJtO3)Q#@KI@j8I0*oaNy`3YrOsNnnHB5&-n5_%2uu7ZO|ZnYm^35L
zXE414J@{AhnGc|C`&Yl_dDf)ylq|Yh2O9_aOc|*Y(x5LtxB{n%!GLR!7`t+zog=Gb
zI#G6U8WMbVpl#y7tXSJeET$ybIi3U<e|$sgii>9e=A{vSN8(?>efQ&$`~V8Z@w<M0
zQHlV1tp0l`|2F7bUgzQOzMMzJ;twFg>Uzpt#E8#3`5(mve}CRT&aJe>J!sdhN4`$)
zG2~L|1$}L#Y0ef^Aw*23F<Hwg^#R0PO{fcxFopE|IpSgkc2u*{jyS^0V!9xiN`Xlt
zia|ACD-aqC2k3Wo5Fw_sU-$xQq<d#weYy3oXXp5EEb&Ze<Qn#BB2<5sOyt1AcIpn?
zX5}mX`vi~$NgHQk=WoB_Mr$i52Cn`43z7Hy9hcn&2gGPDr2Zf6c4<cI3ml5wSF~cG
zS04l6b#LC+?auaU-Dd4ba8(bP(HRGN=maIvBgM)_1|#lpC_(#f&(UKFioQ)%?_9TW
zU9Ql(czoFdkyfO^<hL3ajLs#-AR5G0{AI&2F~?HAcvY2DWJ!RJDl%Ti;kAyltE8G#
zwKNb2W`bNtW2?Eg1?O+yx7aZ)Kp?(_h%oN6!;7kT&6mWp$hLttBQ)v<OGtOE>v(v8
zg-S)5)7Ba*JII|4nB@_4xu)LmfjGhE<*zjf{(Qm-_JNs+VVdHAe0RB9d}eh6M1j0t
zuEl%ZaBLIE!}H7?C!8yBuzp1j&e*czh67|jfKE)Jles0)%Ho$s<J<7dXzcp=(5*5$
z!&<tgO`GO-JL_^Jn{KdwC?zj+@;0CFnGi>~tcFaiA)4j;^RO#S(H}epl*pDc)_2<I
z(nR8m^02#jajgbni%1V`jz%znl9EyaVSa(K8Jy<BUeR7Y#`&qUIu6>=Tq+ewjs7Lp
zjfMv94h%`~ND!jsgc2w};=eqBQs{mFB@<rJA8WE!R{M=2K4RWhr2jij>*uR#8C&>v
zmbyv|YtmVzaT9WFmtmP4^eYuxd@GK+t5_lWfH%$cd}AyR2Yo!Tl@F?io7#`PzI8!@
zGI63e9~$!A9o8{jjO&I9mPhGF-)Cuw-QNi0FzWFRgB!*4t`A4mZ$3M*?N%<XyyOw(
zg*v$FbQ9-^r1CIQDxVldQ0zj}CETk}WBV0d;f{?ZptioYDVqYS|Ay42fM9RSXl|O`
z<<~RFL%db#`n0YIVnheg2?nX!tT&;4x)Xf{e&zhNR<m*m2W-70ezc^|wGiZ$ZuAa3
z_1F--3)Ziv%0rt<&^mN`hc)EK*}C@5N@w)j=3^E`T^+*cHiNRq*ghP;kXPQqb**D|
z)A_=tc1C7AV?3L}h2CSQIrA#Lo|Jc*rtHIaluA;$*~)2lvHL|+r9qxRC@ic`QekHd
zkL-@eVM<pzc;+(?6N^>Ji8?u;*@T1dYY7E5q5BkMk)pO)V4D?reYx(@*Mrn&{;-Pg
zl4Ru)07)YrXi|rV6#itZlKG4AkR&hHGW^PI51|Bq*HVr*D#@Gj_5hkzl6CZb0=(;#
zK6<1hSI>rw?N3PQB4I45BY$LRf)m&MST{0%ZL=X9elU!v@n<{CIFEyL2gjAX7{|~6
zyt3Mw<ff5S#I`TKw?O2;%4C>+T|J}5@g&OXMBhb|I{fdg7~s{o6R5Ixz++C)@jJr|
z4`*TU9KCII{KD~60)C017<MS`BR_rZI9;h5p&#i~Nku1$)w5a1uToZg+Z%2zm0hQ7
z%~tA|ioq!-jZU~WeQ%q*4NE^mE0&0RE#vU__xS->gz-tzdRVR1Twa8hh?`jW$IU@L
zil5mpqE`n|_YP~)ww0_e1t`%$1G74afo&EZ<)>U#!PUov%U=(&aK^3yJLdb*EnEzs
zHxI8#x1D1Ip*Er(gu!i2yPIg{(<d$b!MAQdlh%=jOPCl}`sKtn6?Fr)xhs87M%1tQ
zvdj#e0eucDYuHH%pz-z$PTABIh_dh_l=<Jm(G&&#VbYrE+<m7Xe8MSJyRClw0E)bR
z7xU-B`3GY_PQ6IN8)+Vs4<LQ5%{QdG-yc9{j2}SEjc-jKK<E8Fz}H6al4enzXRux$
zK=}k6es3ZC2d*DLjf8Jaxrk*Y`OUG&?gN`*a};%vGIMv5l{UVs9{1=`krI;n6))?K
zTE?j=Yl8;6MFL!&G-<Qm23BRKHx@0T(dV}eKje8|WuXEInfMu*a0H1*k~mcie!Fb#
z^7rN-TeGf46OkuXXs%dpcl3I=p;@3^l;{)yaoR7bcbmYhLM!!x`Mb`kBUhhh6E|IB
zloz>cAKQNb883;uaqD#h26iN6vb7~^XZ1nIN3%A)4cs})cr40v5kV~3*peB|J4oWu
z9B8=LsNz>NYk*eD8%IDnZB}DpV+431KBugIyqaz7o~S+5-vSIjfTn*ht|VRSomYMU
zk;zMa0M&fad*<_eQTp#4Qa=UV=ROwh5`wvZ0LjmKGgkP7jOZ|NhsK`OjHbc;Eah~j
z$gjp8M8AFWR)4Yb8&;nAtR~F&*ld3$ziqo$%MYNOb?FZvu&EEA>vaBqBe{j41fBdG
zf&8B%|92^+La*!9o$+t^H0Q2f7E%|`Y-zUNVzsea?5$?4`h8jbhUTq4fOJ0xnt8(l
zg!zg8MRO|S)4yhk_4Sue1|L8m?@0;&xL^6Bzj4w-<=@M4&v@@{Bz&eVFD&D_NJFU4
z-?T`PB@y%h?Isly(69J`0u5%CBb8Q6`70vmSAtn&uLXZl8~-*xq4_oQYBbZzrglS=
zUuBSC043pu{Qi0RSd4o;f3O}Voi)B$ppBA8f%6`d@A*%D1gi~}N`ghXtGBACfa0Hx
z4O$B1y_f>6zSckp;<_}j-JOWHpLjt_c0zH*@8joh)n97XYV1KNm4bl0o3IWkHp+_I
z4sA<U4`xYnT5>m~_4d-)cxYH0AC)E2u&`D}FyIiemS_$KBP9LIv{n<<yacOQ$C}<b
zL<cF3bM|#pJE1D`8mwUH(cOz?MXh7c9;?NZ%RKYrn_<t>FTU{b7HYUVu;5xzhQ!yT
z@=f$QCh`hSYVYm6%qFyDE_?u8DZhbGPb>H>MEe#6S4?Yv?d5GP?<Rp1Q|?w`g1Ybj
ze6ss({G|Uc_TD=#if7Ln9t6Zd5G7|Ni9^mA6v+aTGlK$>1SDq$K|qND0+NxOhcsju
z$w_ija?WAM0}R8{-rsxohP}Jb?z_8h*k}LX15EXFRaaM6o$ooPzI{L*cx;<`-$8VW
z{=VUK<*nX`t#vovoAR~YCEt)S6Vz|Y$`8~+Irw$DF@vGUo;G=fY)|yKs%<R|QO=n*
ze#B+Sm7Du2qdRXD7X*26qm7*d>jIr)6eXPHwYdb&XE^e>V$qSkjeM=5QlA94Xndrh
zgs2=Bg;<^T=u}ZL829eN>c_5;h7zvD?VmO}HI|)zJoWb!Dm=+W0~$3<*KJ|(ym__#
zI`t?+YZiFHmYXEYfodXWmPl<Hn0hRf7nq*d(|;r>d!PH|`*N&fEE4(ENDNT&?VoL$
z8L3vsJHC9ft!UwRVOJi4jBQ|w%6*KYceHgx!rBmKPjtYJB%z|kp$hMOkJ1OKeApIm
zB2SKMIF{6iw^|j@2(V^@ewNA88IXGLGUYK#1+1C!=QYTB7Gg!!312+7pZ`%8rBZvF
zq}Z!mP6OLJT-_ToFduXc`oZDt=~sOXVtmkENsc<pY)&SwtuGrcwP=WZ#H+R5_smz>
zjPiuEP+Ys%R@9{2E*~YMIlMsSvws?vNSyGHs4qyQXK>RHLx{AGTa>N$CaN+rnJx1!
zny!0MIUuj{1N!-U$?UUnu3}C*W_HFj!B3$lSnu)Z&||%l>rZyBLDYz`d;~PP-;WGv
zLkEV$1KL>wAv|U~Mo_oCGCw^J{Z-|$$`hU@lz?+(tGhG-cYa&X73@knmRnXIu2=-o
z*KbHPGr_lcAf{X<vL1BO@5L450(QVhd3DK^d1k{aqxvFp8R{rmV?eZ5V4bSu#?tD#
zdpZXDX6?-+sC4D@rG(Jkowu-s;LDw&w-Ij+ij`?_UL8uRrdYyk=1^G{wid-6_w=V_
zKnd;9%B)}B1Kv~SNYNPYN!x6c{h;yzA-s6H=iQ`1`Nx6M@0sVea5sM}8rL3vkEk{`
zud9J5iIs#~7sg9-t&dExMFT)@1EUAu(tD+^9@Z=XD^BvjH7G6u+yFLg!)mAwcE$<N
zYaAme{|@XwmkIDZE5%-LN55|bmM1gZear{&@b&}XmD82Te)uujeItd0gqXSRH>L`n
zx0vv;x@g?bzFAElUg@3_>^evdUxN~t>F-v})2J=X$}P7hVbX1HA?goz_SggC->pkE
z4pLs|sw0(z1?YGCy)~Na8xC9|PE}Mm&Gh;UUMva7E^tu}`uN&5AsvF*8(Fh^@-|0i
zl<y8Qw^;wuuMz2?0r8-;J$$J1rcop7?Gv%ahI6yh40XYR>i7#TZ#3#=gja}1x8oe#
z=5)@dFP?c-qxVtQpcjWx0T*~-`_1&f1~XCP{6%C*zVUgAp}t?^Dvv5}I5|P7P95;|
zw(9*7SGK3VPjCsvUn;;2p$Qc`8uE1Tc5B2fJC_D^+gy*fP93+xAAR^#0gu>NSwZq!
zDz2CZ$Yl?=yC0JcC*Teufez!GI6uD9k_1tZy5k}GlgHF$75*U({5@a)KZXU1-XA2i
z75RF%Bc>hYGy0sFE2jGC;8_uJ;*5NZa^megH3N%v4}<5hjM6UZ_NhD?RFS@MB@=};
zL^Ma9($e2TLB;!w=HZVD%gv@|fIRJ-P+T?VrBr&Yq-BKw0<dWfnSp-5%A?M{l|=N2
zc#M8j{5^bAx1R4P!$n#%4Dmjm%F^9K4wsJ+9nC2dEVq|aqqDBI6WVa~nXsO*tvcxi
zsAbwr&BbLUI~HxZ3Eo^q*W!-1%C6O%={izJF}~OHB9A=w9=ziL)t_*1xgtGDc1gPH
z-O#R~3{qmVYv`U4C0w5HXPiW{6&P(NT*L>K$mBNXyouK>5J;F3!r`h=i29mLbKA&#
zU-J;%=&YuPRL$*KOok9`UAU#^qI|PrMyMkM_Gs#5m>8XlH}33wMv~BkuftuYLO$_x
z2<~#Y(%QbLs*i40#6MH-+*!Fn!Y0DBV(J~5mE$ojJua?NxItDQQ80GAc9&h!$NTGU
zpWVxj$hnBm+)qichI1FPJaNl=utDiL9A=wykB0=rL`simos}A^f+j>*Y8oP+%e}r)
z#LaX=5rjSYsC3gHHMrc2b}!c3*4L8dnVQ{`K5Em2#V?=VJ*5u<`Plspo@^e2{c}A0
z1>h@5{>y%JJD}Ay=r{>5=6gAG<9vHp2?aX^7Sx!$9OzFnt}A*85G$IU9v?cS24M2l
zYtWJvz`q49MqS*#2CXzA&?*4@Z58=;4H}{bNR#hc*PuI6i!{K*v_X)24O(~t4FXv}
zTU(G_S2)+8LlX#wB?_e{NpTIzNXIDmU4z;uU}(l9`YWuec{HvXG7Cf8PlWNGa=_fk
zL%qDI`#*L6pWNrRKO`U9l2Oee9Gr6o*ITQLDDA>)P4^swLC24pV*h%m=tiTBE8t}Z
z%vCyqLx#`oNJC{Pq*c$>u@N`?rR4v!WUBu^5cp0AGO3k#k3P)z8pOrJ?e%NWPcw|A
z!=>XjXgc%)d#MW@Ge`+M+h^CH=Mp~Gpi6w{kKJpKz0{?nG`+TNnnz`uB*OuHIBODR
z)wIN;c@=Mp=2@%B*KR48s{p3q-PUZ|_yMP%6x$mvFY%&L-iik%34)1^B`D~ny~pt<
z7sWd>(s(^mJ>Y%liKZNJI&}&OD9ce#2t$1E#Sd$=>aMTks<MYQ|1a4vz133g#jLs*
zpPCpf<7PDxYmrO%zSc{;j}YsNxQU|WCc4qKK#hhm{sys|wS3Qt>^o;*`^sf@{;BgU
zM{(jVtnPZqT(~oRq>B~9m#$LlVR?rFN=9POPY$aTE7akEj<nCX+i2Fm9e0=5E!L$i
zJ$|J8>GZs!5Hw;(Vcb>leZewEMVgMwbK%O+VA$2!J<lUjMQ&+gWUyy^{>8mUws#dI
z>UREa5!WCeLW=j3q`M$o&|?rGpt4ERlVYak54DbAmp3}DL0RiCICu#$ZHQ4yivuVg
zJ;brk$!X4isT@c84|tMh@D&`fQm_d*#SOa#$q!1?YLfy30GYC#e$2cDNd^dtdZ|T`
zNvRFxF@(@HXxRm8gG4tSn8BS(p+gA;eh$~5&W&r(hjk+$_~p_-&tHQghVU}fO`zAH
z+XHpipl2pI=Li6FXJH<sI%7UGDIY;GLeg~aWj(J!XjakntJ_`)YrvoOQ7Bc{!HfGR
zT>aM|)GWvg_rF&|bVGmhKGB7fn8w&^kW5TH>~F5ubHANKXIpRLTW#|w>nO9KYq*S{
z(|11Fnf&D#QMU}D5r9_wPa(B<UH^$nFqk?+mtBM2LzQ~|6+6hkW)=B&mi<M1)++MS
zMMFCPc+MzIOYjfaQW{uC)H!n+5W$vl>|;K9onM1a0Su5hjhTU-E;ak3%CA98m7T!2
zZ30+8B8U{Gjs8dsIvs_Xd5Jf!^>+-+-_daY--J!BS~_ZICNKJ{n=bR{J8B16nEMh$
zm_Shn3@$5b=q8*L7&o`+LasqiQ-LS(Ml2ctRv)5d0AMr#Jg4s!G5lC1vgW{}DgPT>
zS^frB+1DT{sYS-$;EL}zxYB?|fNa(ErI67Z&|}I`D3VR8GYX|}EOmjui9nI0FH2L6
z{WocZ3HYE0BUc2uI8?hLR60@n>#H=8KXChvS=-}Be$KQw->cH*!hio=Y(6{^9SXXl
z`A^c$u*LKO^c&OJ?wW~oE$Sm)0h3`GhoR6}y7{j|huJh#=aanC@4#oQn2T%B_Dfv)
zvYBhpAX(OqkknB};n`o6sb7^zt$(@(H6t#@u;l+#UQl76Mn&fF_3@Ui%%v%G@WD06
z7kW|<Ym>8Nu2-gK##|{)>GJ2NU{zy>^eMX+mP&zLF1KpMV;q>7^nKspb&Lm`{*Pwq
zBC7GwNU5{QYmh<I?)z(yxZ2gpHE1H^j?^Cq$p5s5u7_#w|5aJmU+T@j5%s5X^;7Ef
z^QCd`zbe7}q(5rE2F*jRY(QCmDjxfzW|O}vkpgNz_@j3J$5;QXVgFarKWx}bQC=Qh
zTs_yDaOhtyp|Uhj=t0#7th84Dhkw4C1<O@w&+(&qG>67W^Bf8(zCE|9v7_jI`w|!O
z@9FsbOM*f4flbq2-4f_qqVpx_J`4i~ssB+b+2#y%p#khKCG^wS7?1SJ?Q2kpG>P9I
z#ZiCMTQvWdGWox{>;L8vku1<y=5G<6FVQcnyAQ{9z85ZEWyzW{e&?UG*_g*^Z>Fi@
zCC9n`belAO&L+#5)x5LM5-vjgrSkvuhW#;A3kOoI#dV__I<@7Tpx7GMpnvKvW!r+g
zpC-7#_B%%n68YHA{(&WtQ1@TMpAZF)d8Kp{qzNKhzfsXS-};O!nm_x4Zj9hdJ%3eR
zxpxFUMVAjy0e88`ZKp_<m|`{Iksjur&*D9l-w0@)ebU#j6~8rz7Xy-P&kS7_CqE!p
zJa8-E2u^l@k_@+6vMdtoT3Hyq>q;pra1J+6*>g}P&?#otAg+(xFaI@cgx3KLt*39}
z+Cl7Y8!Ihe%J&~OcTh>rbG_M}PIWx%<Vic3M0slmnhf#xoAfg)+dZ2A*T%oZE>w8$
zZ+e@ug|bCJ?q(2aq9ojoFqd7Qg*RTS8{6KHVt-%l;AY9qplr4L*=!h&m^-^PnTTl?
zC4(ztlf|<t9=>;(d!v;nJI}Y|h@E3A43kK7go1ozte1=>mHTe3M>2hBecp@J4LW6w
z`l{3KqIy4%l@iSVMEjM_op<gp{ytv!Er2}m8?Qio!iY{;B|X32liy-%n~URA$ebi+
zeUFWm;*ksGTj#Wy^lBS|8~@-I{il8Q_h1xa^LJ#!2A0$!#KR2pKK-1B>l#EVj|T4p
zL<8S7h=my-8j6ZC{YBJJx^utD0!z#bfWz!i2k3>%Hu_`yYf#T8D5`L4BZE*ALwXi0
zwLy6eioFj2TrFs8Gr%@rOC7$3V4l?1KgRw7Fc!W5V{sF@(vCoD(<5PxJl7!ULG;&z
zYfxxuX((v*zjZ^j*XT+3y$K#bYN|&T4j<ZTe=a?JTkcNTci#)k<m7KxR?rp6pJ&+r
z;O~FrFM&y*Dw)wz1dXyRG3Mk&RzU3OLA1m;Z*OD4saGvr`X+kFz^2}J^+)w-!fEV`
zET-adu8#SIzZ08W&g-{xJ0{cAT4Dwc0&Z*r+=jw52PW!^$_~L3hp30g-)!o~qN6I{
z@2|FN5{}L<MHoxn4^l2CKdW(OE$#;=eRJSles)0G4gk%`k}-E0Kf<u{5<{H?u9MoV
zLbXv~b!6OTgQxP|PGW<DAFpZ#M2QB|zZdXpgm%o44f#AhV0=1qGuoWRDzc=&=%a3b
z+`XWPyRL0Q5DS<o2<!cK5*NhDmC2Io5+AO{59yb@io04nCw77tY}plK?0bwMS7x%j
zwQ6S{#r*_Y(a;zdlsji<+}o)=+-9r8Th*LG$GfAF<59j2$cu@imuh!8vb`FtbeT94
zG1+ZpM=XO0?k~vJkMr$&nkUhu*C1G;wQ<fodiTmFN(VDkdB~8y>xOx;L&hfFG5t{D
zM#@6$u9AbD>_(*!w{LOjBHmY_=<S+P@M<cRvHY_UAM6Z>XY6KDWX`KX>(R967^v^<
z3%;9lop2w4cXnuV0S=u>g+@edhm!$`-FE(S!-qz~uP)&<Z=Yy|W2l@iCyr`X5JD)*
z`B?-I?FyYUZYDj>%+B}^4j53OTT*Gdr!z-W&Q<mqF|;_8EiO?qgC=wx!`=fWYI7h~
z%udAJnv!gzpTkCdJey8h@?o<>PR&7ZB)@Rz8pQCN>Xb<}xgBDlQkG1v0~o$^FR~Ie
zg8CZtS%UNmdKa3wwX9Jt=-|d>7XdhEgpwLa)+snr2t6{_waVa$uj`uO!8)K1F%~)u
z#|ug4ES|3PL_YlEcRdrR$Ul}cM`4=mvuc--E|7lPI#dL1NkXXW;Qc=5#aRPGuJUIt
zVSP?VLEkClnC#4I%f8#seUUc=f?^14=Ke5z8zr^9C;73^QhT&BgPq_iqgnhaeE`CT
zIUlgmpVBmA{9gODQ;7|8Domg1bG1<0cw?Th80KTRLQgDkE~N2IYKq?GC=xV%IjD+f
zLsn6fw|wPi+_p1wfy>2VyhqIW%ChDfWRxlW!pCy$czGge^3>MsbfTe#%!6P(5icQd
z-pw)eeAFmGeMsEl0K5HE(tOIr{qCy*Lqe!C)7@(Iy@;sq>0Wh95i};4{(5F~Le0l`
zoqKWcNR@Jh-A4oiQeoJ_v?7_J9a3st7cw<XecLE~dg)n{sVQ+~S7#g!uwA$!gU0%h
zWkCrC7$dcWhDO6uFg!UyT@m710*hGpJj{NK`k;L(&O_Fsq`DfgBW-8>XeHW{$o$Wy
zo5v>9DcxP?SMk^9`Q`QIFJ@sw8pG2Uzof?Y{t<HrFfCDZ6cdu9K1MYM%>k3V`X+O!
z&%{1q-AZ8J88H-jc3X#XVRt6H@5s&!Vxy(&He_PZZ|jM#IjtH&Q?B$r=J~6DVj`S-
z3JgPdp(vTtIHY7z7Dv}dd*&h6dpl8Y4wRj^MR|K@JQxCJZroy|Xb~4`MNn**+&UoW
z%vti@FZ-ozGqK4U%T)Kdo|{6JHM2&zi}cr4dc~PP%we^*I@xe^$;Ym`x?V1V8??|J
zIkPNYzLH{U3UF)Gi<r0rMxA7ZNlvbe>R@cQk~bTr#`;<}^!3aLy}fjqp-ZFZ>B_Ot
zZUprvVEt*kD)M7MnRP*tVbE5#f-A%h#O6}|LcIL#{L1d-R^347W?CG8LW%rDd_+gY
zu@_5(ULFv|dRyii8V=I`ECq~J_lxj9b_+8c5`tR+IhQEN06;h>d1#qE92~VvU*(Cg
zi>7x-ShbsmlhgaGi|m@DFGT$+YMD9<I3_ST(m1$bv_<9HG*d)^1b~>pYZ8i2or;}`
zrIl+@azMb^^=zyQ&Fm&LXYZfBN#MHDT^q^CBz7lw*~~FK#WAVtz_OF;hDTA`nSo$n
z=@m?)?$@f!smSsyyshR(H|Sg|P0gm<773(r9<I_sN|baQZSpcsQJTB(?Ibe~JPYbR
zB9w%v!uz)AD}hDahd57Vi5C2FVy&sND?Wkm`EcsW!*0EnjV^?dZWM5N`{Ri1{jGOq
z*PvN2G#C;q;B)stxn=Iw2+OFC8er==)$ebWKh@9qVWIuB_aUuz?SMzF$I)pbGBP1c
z!H1c>ey-#ZcaTbB^wS3ifo$)J<(U?-21afh1?pYkwWtyLC{+4FjGD$5>H=h}iY(b}
zf=F)S1V=<Vts`<==_s#~(72g4<@2gZ@vzl}oaQW1{)d4#C<-6#ZAO&DF{A`SloO#%
zYGZ?}*C5B74Nu*jmIVpTjx^!qCDu@eBlZ|;d((I=ZF2YGF5V}0ony=ci#3Gg_HJeL
zkTIS3A^oW~TTA?xhSFg)>d)V6@T>b5;{D#yqy=yHdL>Kp66?R}2lBt=I*+kpuYs2r
z0wJ+XZqB*XHHZc<Slc;cLR6Fwp%{_hZd+g~L^DjSUlArHtN?#HMWLR;2QO#^xOxD7
zaMcT!1nW0Z8EBh+ENTM*&UVl%wRjUCDqY49KzA+2ZIHagO9$8x0)VL8Ebs%=sIJGr
z_@n+!RE}z(fucy=40UNb=zrse9L;|;(4L4Yk#X=X7%b?W*k(w2yZZDEwWnDZ&dEOH
z>EDx*{!+64X#V`SeO8+urhB+~L6$UZJZ~T`m}iGSqJNXm^KCo#%Zzg29V~%ns=#*b
z2<C<dZYrl@HsG!|lkf<tX`{wrdx5^xhwMuVmXjQ*`0h?G7;$kvmiCg?(1e>4X&QH?
zFZS(%HOlM4+LI!BV|4bY&+eCWYAs|e_nE%)GvSF2-6~1AB=zhE?`F+1P5Gu3t*;h5
zasRoM4--r_oUDp~bRKQFzclg<QHZ>lm?C-f7&^J&-1nf|$>aF@jS`fTij2~MWQ3V(
z;hc@SO}%*npKnfFwF+ez`&Vq6=!eu^?|78-T{4r`42>ON4L>k|z6PS%*}ZZB+?dUo
zp-0ysIv*1x^u6nc5%g0izkC0^<i60^m8tB{w;9Y*=)i;QTmNL=YTNb`LUxAuO^9|j
z<V_jp;}7+5<6}`$(pG?z#-UbGAvJWmarq{+bpvl#=+efI<U8o^S*LNJB8s*yWcVjE
znXsr7deh^%^8)t>yeM@{j@XU3%M-W+PL5SDA5?v!*CfA=`sgBSUNpy_sf>y9S$lH&
z^epHNPfIv`f0HuDgMzSpowD6Bp|TV6JF@Ac|6(Xs^R|;OHf6cQ=hxEU?ag|wphl5`
zUyv@SV75KZns9fdU{v3^F2jAf!`qwDT?I>T&E(=2cuU1wdF7QZWLrkQY<7~yYC1vg
z>Z~>$BV5c*;@<4|<|6J%(s7(O8+$(^&*iyYOPKa5oaV#qq`haC(l);_L~WA&{-r`=
z!0B+0c04(Lc3=Q6c!i$aL;l$)n%S&mqsBcZ`%J|q^AI;|_u)&j_=l6G4hd;j+tsLt
z2ZpW9L`dNgctg?0(upm7!7lp&!5E%y7^7ehw6fq?VZo2=sb56`&1+w_oR1~H#PcVy
zMr!FswCLzi;uF1;wb)Ff8al2meLc!=CpaSZS;sZt*F7boHy|gG4ckG)BGlt92D%5#
zEX2Uv5ru-x-2mL0mk2Zt6bZXEcI-aPU%;`G;mg~RQDNb&*I!RsV{w^tlRMjukpf^?
zO*iSM>8Iv@xk*iZ?V1)3Iw}wMMO)_4+7A4yXU_UTq?_58;p2xSmO8iwxk+HU0sp7T
zw^#1CR}oFCDFKGIA1AC*ZU`~r2M*>x@@LJggMAW;{pmrkTVIu=#~R6?qY(82!A;{m
z$w5}+o(B<F3zPcjP&Mr>mbfoh<iKQghsErcxvX7BFgGtx(lPfhmjjZfVu()jO4=oO
zuCIZ)cc3dz-RMnpwvE%~)SF@-dC$}H=b8h|rV|4t0mC0rcevl(TF+z2^^SNg^|5;5
zjQr&_$Wq1Z9dcSO8^5R>Ta2#chz|6fuCBm?e`Wc0p832<I@fl$lDqCPTD3ZK1x@W(
z*i-5eId9MqxunMu^13z0>?8lv>U{CDEw7X19M`zPkC_{4(G44EY1UF>*?T1Fvah-S
z4FLjnKRo?GA5o~lwsJbz<^{W(+(QSP1G#<%tGG`s50hiOw43OSCw&x7$<!5+o-eD0
zo}Q{PdhdNM(~`9(@d@t|5r4mLESa2H5?@nn!=nChj44z)h-Y;toP{sVIsCM6sx!os
zvyu*$3F)wau3V+5i{G@$4X5p;lwrfU|L*CY?exV2nc_1Z#rz`09NWX9*~hcnzUS~t
z1IpSy=r;6_=R`uyWK=aScT4D$Y-G;3kNh+}p(R4o3H@PLpE{RU9w)Mv3WGP1ZZu-g
zl%!`FGqGhTmqz>{+00a!Qn;Jpq_D!{^;Ok8$BEV6K2x0#Uvi&1M`InuuT}eVEmPv)
z0XbDCTf;U3(TybQ>LZ^`^SJe-m&w=-G%1fSvof&DZdA07wJ8N<*?S-BZ0(&+o5x|4
z4R4D9amM6HU6B!C!9mD(FOw{1GjCX?v7y4SQjr~Bkm)-)?OVc<!3|q$To`(k{L99q
zy|Xqitw}x}PbOQ7nH{g#E~bmg7%S&_WCMm4kQ>^ikc7*C_BWxLe89JOGtrl0FWEJB
z%0xMx*Mq-69hiSw*(U)D>z&aSsbjD;JqjPOXe4lQ)<S*v*DhxXS~B6D!mvX6Ycu%!
z7RtMkRahe%e(WggB@UrWF15xX<_gQ%Q_4j>?R1guP+6mtqZHS*`ss8ctAzS5RH*}T
zd4tefblRiSSqlCxZD!(buv?RFn{RCOD$TdOVgq)q#LHO$Pn3Tg_(H2*sMT15gO@;e
z5!w!hm!*&ev2d2x;zTMTJ#kF)Y(N)x_SUGy^h@nm73>yem}0tHv`O$|6gNOH2?tU%
zyPc6uNxp~qmg$OdTvY#HDcVx<WG#(*Op<3~?!m;{M%h=diZ=Q5`|;1pf;ea_Zdsn+
zNy8dY(*5EifxHU&*!VPeb1LH4z_)Sd<4Bc7Vi@Vme2^3mD*`*lOBWssAe|}uto7BG
zy1x)Dl-h*_C2EC(k<HYF^U(J7HWZ+BMHQ1sSuN8`(M!=dr?Js@UV{iAN>qkh7+O2-
z$4{+%DsO>S2)=e=VZ(jiFVl+Ba;c9OXPn1OtS;!73f+TMJ%~i>Oa{34GU|-`^%YSs
z8R6E{l=+KK-j4@89=zMa$~w}7I1yEHimD#r32!E^N{Jb{5`o@l{<u2pDw$t*pw<>e
zyhX-iyd_CD1|yTM&V+Kx=`w-H-z~&OjWp3K0WCx!=vQnPuDm+iTIugi;M5x?b8u-z
z3Ec{0|HQzw;7-99xzrqAc9ns~BA9VfgnE!zN^Ll79>Y@mE9Q5mdK090t(8uzF>>Vz
zf|!t|VH4d9A8#aKLy5k%j%ZwWLt~uj2Sw{gMPf9M2ZVbVbPILA>ZuzMbr?V0$wmH<
zJJYPJszX@qQLE@vy-~*r2Wjb;9X(0I+BBN7x!7%t)wiCkAF&pVyUK}3#gy1<EU~;>
zdmZo`UvBJW&g4E%r|oD~+yI<eTM@invfEU%KQaCDlZx#2_LXl}xw?^DPTstSNt;%4
z)dBnN+j^hD)h*ciPNJNSw*5DG*A~2Rta-l0+@kzJSiglYOF4~No{aN~Ey#0_?KSQ4
z_sf)gM)CW?lxvdT`jxc5F^!yHs_?`duIw<DIqI^c>+!&>_a_ek=@DWF@K`Xy_pbuy
zuR(IMkmtI9Z?m!n9XW|OC4yd2k~-;PIHVGf>x9r@2hGudS0mE>6hOp@teAPk=^UVt
z0*IHXvITL9TLCDfw*iF|ke7~_fCJAk)00E=zwKD@9zvM!)sTya;NtVl(mbHT80e%G
zB4#`)6mj^_CjGPzs5?h@3^>$D?P8bw(4hQ47xSD$6Y~qYF$SX#0)(9+=;Zv^Lf18@
zUgsKwk6<xJ-ve}RjeQIPat)I0G6^#AM#^Ahl@S+L&?|CUFH&Dl3(Sd>rg-{QXF>*W
z)&K7YBcOC-nGX*jtV*F10EYKd7KV%nAc%o5BIXbXECh;x5MeC@V1Vs}u0dFu=-+XK
z^Kao*5D;Gd3os;D0IPKu51^SJ05r2F6a{SRFh!YR0-)zy08jnE0D+9Of*#)l1Xofi
z0945HOI=`FBT#qJ7o{m7|5Nw>$$bvvMtv*Rv-P@a8c2{zzcW>AQO&y;Sl3B`JrsJX
z_SZw@w`$!x(bgV6tT+ACj<`yP4gVFE*nA2h`p$nqv@V`?m#dkG>99}JB1>>Ikzf7H
zdywMqL_~)es45!3a6ajCUwq75RzH@Jpy9}zS``|_O?H@Kkt&aa-A5QV9+11GqaI%8
z?tZLtVtYhV6?QC^3h*!E$9*MIFF&eSJ5xqJXQkBK|9LraGj*Xo@MU@Zm}{z`4jB$S
zMHfb?pcl~4{9I!Pi-DXe{Nl)nc08>l>*p2$F8mr4QYE2!(b~hY+HfD($H($3N27E}
zq9xA5z7c6#Uyhvnw0Py$UsaShTFUt-hUX0{dx8gO?@9Y=Lg`{)PfzKlhKG$kcah7!
zEfc1<xu8KzOblXY{1L%d37I^O(D#wD5X>tu8DNTo-+f+@#=`h2Liw0tK<(?V^^pRU
zck4T=$sV_hAj~&@!FjW4p|>I3Aq+dlg>?hteS(TpBBkD~Q@-n`36aOZUb<7o#KoJa
zIQcNwTBeN7F>G<dpL?EpK2lZh8)ZFx7sqR(+8&J=7WIKE<_4%)%<<JgJ`LBPk7*0o
zN-pcSRJ@h5vqt4zic3!n#K7RH)SdSY+xCdbRcQ2vc3ct4L1rRX5uQr^VvJdK3g&7{
zQ=BzKhIa#Q+lyiIu^*D8*&f;ytxhd6no$I$NK`4V?lSpfy`dDRi(8?hPMUw;$V?ww
z**bM+-OVwtRYK|)EK*XqEpOu*L?+N+2=-v#jpI0N!+Cn|!JSzDEZQTJUj=?+CJ*Wl
zPpvLCrc+iQ?MGc$o8TT`cL=8O9jq0VS|bN>;jPaKWBqCD!r2CH)5@24qqz%}`Lhf7
zb4p8$eYkQa*DOqCBG)X=LYseOSbIHhepx-5X8p)QZmv@!r-o+Xss&glOJ3`nJSC~9
zObKLJxFyVpguOhV3;U*s+!{0*+F1`+6N6XP5;(6_<D2iry%Qv}5PP;ly4~;DnM~d1
zDDGHb=~-R)9>8VbW7(7XxQ)ZH(5k#ss>(|HYfz*2+-1ptl<U(5hxPRh*EAtij5q|h
z(8St6HhKC<7fH4Hi{kQp203i8$0pAHcmli7N@$1+Eo8BNW=m8s(cAH~=S!cXRg5Gr
zH*cHpTI1Q0P}>SJD!@f7p}GMx?w$B*jK$^E{pxm$=Yu!|KZM+${9Mq6eUPF&mcmBK
zTvBV4jpfxECR%XW=j-BoY<<VX9g4r0Df>e6Cg*MsShl3Zcb$V?B{E5Dcjy9)xtD$i
z0MM0yX=eckf>xnNen9DBf>Mb9n&A<kYTEV!p<oW016Y0{95ARbVAE(8h6>U;e|!tD
zu<U<Cpz2Xs8Gym%nGYDS+YJEgls_@_fFIiWU=eab<|2g#0pIxq0}6u^kTq8~1Q3@?
zTo}$Mlr^Am3^5u4zLMYdY+#Se2Q)q*ln<_whHkfVVOVOSwTZP!p5%WAnPQnxNLf4F
zy^nXQ3g`wtvVgKWS#4e8xJBh!vI2h8;duW=*rQ!jiW^w8Q4)`DG$V4JmRg;O+D-R<
zHhQdM^%0-@=`us)T%4D}h+dKii75AzUb&}u`2u}tO*gfWi_wR6tq&tY@b<Z6j2f(k
zxQ&!Ovp150gI*Ct4Aoz%j0jELj#|OGFTX<PPUGbc(<BHyJtoP~OwhH+J&j88+Ne@n
zQMp=)9(}qHW;HQ2rJ|;pu2>yy9-<omoV!3X4rh0+HyfYrwJ>RuU;=*qY-xT!Lv2lf
z0`XI7rMhQ|6a#)wBYkZL<PvN%J^0${*J9TVw~F7&*d=z?9Z`}Fe@USUX3fJf*ZDH#
zqqa0{<zl_J=c?!6H<~}s|3l-Js@mtDVyaK?+#|&M;W&0Yo+TR5KkjDKi>{ttYOb!V
zpVXO#C-Z3-)zmnk@GLEI+AIrfgogQp4cFv8^H4v1en;?NLu?H;Eb9@IlDp4(#X(#K
zpdyApL&3lQZH}t2wnIy~GdD(&1X>Y>;8^%C9~D+GUC0&W7Mje=7|!+%DbnoF1eSm0
zO)>YKp)awuspi?zxj*&d@R4G8mHAByhJ(-Y4oW4q+3dQ}vqr|Vb1D>%_(Y6Yygrjk
z4+!_WjTGG)Sxq>rsy<Vicb2$ATF@HBo_=I)w-;k@F5y#8>hf!UQhz+=P&T<Qn2j;?
zVbF_2VahGl;eIXT%p{M|v}_TrEElVPnf{7gM0e*7?h0{Q2po7WEnDqN*I%!ezShe&
zI)J;I0fA#UCeEZyUfJ+#Zp_x&=C|+;q7<!j8^;t={4_jPmXgWbWoC;)W6>NtQ3u3%
zlJA?a@KHr$&ZJqnDVKTgy~cjg$C-^sed7BaHH$u;r(*pw#x<2xHcHW(j(rb#DUI&8
z^1pqDXV69!Ts1i*TUx^PNxa};V+?<lae^Avj{uf9Ic~SuG_mj_lZ^TocVRt6Aql%&
zZ>w{h1mEhs!J`;(>T1%M6c?_~EwIh+C;&$LY@^zZrf*?u@=p{V4mad)hMwiWAz|#p
zqrE?S>{DWG;aW85EF#+gU%h~~2wTB-<s67MKf~wp*rN*j?bwMKjHO%Ohi1J4y*eZl
z_h~v`uR!_wI_G=XF*PMA+TZuge8t_KPxg$IiGp6(2z!5fA}gvT{&Nd)4Pxxk7-OyX
zH)s>po9Hnx8LrYjEv$&z1v82g-@6Kda+MwoG1f_n2A*%e1{`*GvG@Dqt$>Qle-;ZE
zaPr5c?!)U5t^J;xg~K<(RG`NFREKsB%kzQ9zOT<zYE{(Ns}dKYvudc_*;+dF=rT@W
z`h}XCqOR>F9G&Ub>?LQZi#n`Z3NVVHLkE=AATD%}7EnxnQ}|(}VvD$?pO(y)zzy)k
zB<p?q60@H-JuLCp#myq|j@LIFb|hFa@7?H8gz1YAR;y;7kT%f?1j&shHfR+W<JEZc
zDsclTcr=nwqG+OLm15F8firS&P-do^mEyHUzoc@<uies+66HlZCJ&Vq!<y5Nqc`(T
zBj&kycMeaNM-fJoPcOy#Nz!le<3v7pkFX#t{2nLioI<a3kbo*k#ov^)JNxNaWBE(Y
zZQX75=WLDmvT(l%${J}h*`9V|7%iKF3e+4v@ecZ2*%d6UBd6{!ShgsCpsVVst`;+@
zF<~h7%h~~DR{7~k!J$EBT7{R`FG)i$ueVX2z}xviOrssp(>wJ*bfp3z-k{prxCl;#
zV#(E3#)}M_YiL#6lNRoxq=WBCawF$E5CkYS{YVJ0p>5Lb%0&C;Kd96R+nOqt-JY#y
zQ5~jZm43NMt+$QuT>7<qr*QJ-t?>bnHO-A@go<4f;IV~O{oaPmku&YlD1k|fefc9v
zA<{mJAI@`+CdhT`5DlO6)ArsZ#*qZ!_t!2<)SZ+@eQ%bOBxtT{EUzqUNb?|QwqO4I
zb-eksH9SX=#!`X}L0aYQi`{-Pm-srCBl`i?t*^naLvU5)Up~d5TPB4gi(1w@<{sX5
zq;0d-Nw#Pd+|cihzmuQg{@O9EjTP=|bXAq3lcQ9&;<8z@C!y(FQByU)UNUmhX~!{9
z<LkA#;;fStmj++9<G^&;;s{ZNQ<pr9XpGa?y5rvwDe+0dc6XMqg^t8~W4w{)Tbanh
z<^f&TRT65jV@PI^{^RJk>NKzlpDtlJw-`D*0UR;wlwq1y2Xm>o$`c3U_9{$C);?SJ
zkM@F2DxvJ3oJLWSYbfb{cspXNV%L~+p6U`8Yhu~_6D8Ir>O14ELq|JYVs9p*_^tdC
zEm6K{9mzh`*64-_W#gFLebzMEWSy5vDfI;dw<K=wn`kdeP06=nm=9QzGpDRYSKP@*
zi-{XLsGn5Q+?X~>@k)6o0(*`sx&}QWD*%jah+`Ywz@X4n4>?0Y1RuN0sv3cYqnix}
ztoE=(cj;zPfen?)%IPVXGg-{&88OXGGio^*i#iJDQJSTwdw}^_WAeDOqPeO}i@ky=
zn*9@#23v2vAco@Jt^BGE0HH4a`~!GHzA9SUJ<9rln<(5T8hHyZo)+xoO`xgrCWr%0
zM1=Cz8!IjjDo%L68lid(5(s20i~8}1|NGk$@dpr-#gM>=%veL4dd1z6{f4PI%Ynsr
zwKK956Bm8Dx>Hx^Yf$%6WE0e7lB-lnpnwJL&FnoK^@O!^Awa_a!Tb0YaY7qR*fNKu
z>bO*uy`_rki5;eorsfl-kUc>AxwkwMerycTC(jNdf>RfKsdbx?yEFB^N7k`lcQow!
z*o^#8j1P`j{E%HH&ibd^)iL#R>8`IhB044lIeOW>!e+a8^V|57$B4N(c>zFB(4jU_
zpp(5$;SGCUWel?zh6bN)n;F!(34WnTW7{m9OY;j+MvivW%ss}8V1_~`q$)kV#e-g@
zP9LR|V>U|X8q*hq&|OlyA(%0k9xU-kL1#S6%YX_UboAy5JP(3<CysWy86gO)sqfMN
z?tujK_pFL9F+>bAFn=fp<huDOaSb{)*Y1I!sxX!#EAxk3ofq=J#ut(K>2!>F`lTPh
zrFdOnFG>L$WNre7ll1{RWSBjmyLDMMLS90_uC|7X7Nb>XwUJxql=l*SqUjdLZoCXX
z9>5ZLl`eoh+XXMv;z^J4he-&v?c3!|byz=8#_9OQD4kJ$|9uKp3YM{DKfRs}^iYKL
z$}Q}iL+@_~UhD?+o`A9CVoI8DeNDNFftX=fIf>O00W#qhw_Y_-Jl~PmF-&+AVMRph
zF?T3MWK-|=i6Cyxr>i<x`}14e&btco+O+j=8vV$xL4G9wAq>?Fq{nO;qIuDY$7(G^
z=cJr~FZl%M10&ZB?Ssye16VthU{6<JXs7DaZr)S3eovC{#h-Buq|tKRfi)!>0KhCd
z=(@Vm2(TpnfGl>fbz#(ZwdI%VDRmjaC9|sp_%Kj52pZ@RxDARTk^+P?0Lj9-=#TFp
z=P|!iUUU_GJRXEU{=KPju@LPDKwcOD0E@)|{nx8G9mTiQuuqK^7)Hw!cGwZ@uBWas
zS5$NgzS!WVh#i*qtIHsq_^<LO{_nks*oB#m*Py>vvE~0pzxJ27@mnkW8x@=WZ}e->
z@f|SG34g6(e}VpuevLi!7zT9P--y`if2Ut(5J~@cYRCa30&*x|0GRM%pc_uQ+JASo
zfI%=Q$Jpv(Oz><f<szlTzT$T7fEL-Snt1VdY9_~67yAEqO%7W7RefUH4b;i`K0U=2
ze1_Faf+BLy-VqY@{ty{7sFT$)U)m=(1>3lh)#rRT75zXwW1!l=6#DdYYekjRtxYP9
z{b}~4+L#^rmEuWVr<p3pb+LQh{csN&d|hy%%^^xi@8AW5Kl1{2tm@~_b=Nl1pe1^J
ze0logp$Wf)#k-W^)(%;=&y-gyhZtV>^F@qOuFj!}dqiLcX=LwmShnCdVR^=+$Mpur
z08I%R&@k4SUn@DEIi{W`wAL-RIhZlzV=4Z|<@RIC0?Q5S^Hazdv(*mSML>bs^uozi
z;oIH5L_B7{i0Ej2a`0WB_KOS6`=rB@8uE*@gbawXqi6P%N7B*&m!RbvtN8wvTZ1Xp
zT})2Shfzv9K0-E0MD5DE50qmZb_)2%ngsX33e|__Ig-ZharieKN5M&jD4Q<@wca{=
zbtNT9s=XKc=2bOu9j?AQ^Xm>j_BJWCn-2p|NZ_kdq>^mglD8+njUEqTZA~5Dmu41v
z$H(r;6p{7TA%>eT#g#@k)W&`4*!nUm8X8tJ(#&v`!F&(>deT2sj+&!+X&s}N<4u@z
zaMWHy2h7+(USo#N6Z)Q;z_x#Ii#QZ`4`_OqS80)Nj#{?Si_gJTUt>0_xwDuG)1(Jg
zPxg_Gmf|BZd7QeX)reod_(f>K6|em$_^$Vh5VdjE+N23V-6@V}Dmm?`;++ighaR|}
z1p0o>Qe-E_vmKhx+<`FyzDkptWeA}a8Rm910@-V546myW#T<(DP>$$+jLBt@&LATQ
zD4usudDB>_qQ<*qjzchN#)5d3r<%PrbgH?k8=n%bbLP!D?mo6+_t>~J7?_8{;1Mzk
zfy&Kwh}!Z1om9qX_g6nbs(X3<!mQXenh<5bzG-umQFh*=3uvQ6hbOcHfop9-Ir@G0
z+kJt!sb4cQC5zEvUjyGWS%BokqpPALiTL+FKpvbx?|8^x^0u{zMpoXK>0_PBh;EHh
z1Gm2rzL@NDd~sDu7NpmEU~k}*e>$mpnLMOpN3ZQ^ebs@^KODUbJJ$_@wjLdjUp)Y}
z^kaH}U4H-x9<;v1b-^Oqb#(=V0^z!CsjT(q|DJEW#QWp;g7HQ0L0`M9KX6JjAX^N3
zI{I}}gG#M;zv#r8p(jUn5>s?W!hX8~PLX%`!qsD}`qFgU!p$RnNXOdL5AMy{QaR_b
zd)``;-15$L9F5!cY%jA)6?&rsgi9@#VnuzVCX#qt+8L=;iRNgxh2%yCQXDulk-eLI
z^0p5n7f-Mr?R9~|krIP1bhG3M21B%sc8e6Po3ctP)Czw|d}_*$5v&@#Y2{_tQ8jTo
z+Awtu$|om}RV{aX4>xzaBfZR^Zn4l$)q6Z^z<jKc7}171X79%TVI?N*&1mcxap+>z
z)lF|(?V-|L#+vc{<B6CF%p6Alh+X#f90iDQDG%JGezM`xq}`}ryg@*>5->2iduBz*
zBld<r{OZ=1<#AcJ$()Z-{NtX&zh>uitEW^q8*)n5tUITnkWsNhApU(|`Y-F`w%yTR
z2)A+u#&MQehtzE&z&mEB?&!saANTpn-Z`Reweu=N6ee8KcXkiL5)Ig15q226@!7XX
zJjG7;nrf)29xHhRPru*V^)|Fr?p90Z({2f{<kYm>XerLN_-m&e9mTyQIc#x%<46&j
z<&lPs3H6+vljeFud6$^xCJx^yWg_EeQ56%I(@$1=F}jmEu*$<HzZ9n2%1c$eT{&92
z?C^gmT@5FCXw!;ntKr)`J8E~2VE!4SznkTFKcyJThYs8jTsdQ!l<VxB(rxm56p^PT
z16K5Janiz1aku}n?E;Tq+_(G16g~Xfn)vKSp(1vvXgPYbkC^;+4Y?;1Y}0}3VWSoe
z%PJo5Pv$uD$n4~^eiAJrZ<{o?%dg};49bb1!=BBCQOT3<nR8w7p6g)@q1#J*vd)?F
zwmhYA)a*JVnVxp*3PQ9a4C{H6#WLA8ip5sdRB3UXnSTA={BHLl3oVpMQXB>^&>dRK
z1>3tOFy@?as&8Yfw`o_(OY)LNi0j<%=VJ*EDDEb8kFhrjEvd-eW@=P~WynSHS>`vY
zl6=<l+iYQ6rS%2Rx2;7!;aT-56l^Y;kAtl#a(L+{s*)r6jsa=zQ<-7iaWb{{w4I#y
zT?vgf@U9@+i;Cxhd!gdNKk^&CAiX1nOA(7DV`o$xTdI}WZj(nXH&icEAL*QHN2)3e
zh^Cm)7MPESv*8e1oA@?Wl?}X+PUxp??QO%Y37M}A42<nA4S6xT>(cOem;E)dVOMHV
zjH+S}Q<@@EjN(eHzS%+5*2p_`>l#;Aiw5`Et^G57<Efo+1L$O;O`~NygqCp_K79pb
zYSjNS^<wD!>lD3p=K{BfgnTvlS3d0C7%~cF<$>5xoq+BGTxa_vGcwX!1!8EM`fS3?
z+P$zJJRQXTozI-@ZchuN@Op`_B82)EDqvrE;-tkcXG>GmW|EhEqVG)Yt9RrFZ(ZPZ
zJlyS)mbM+Gh;PR<LK-9o8tZP22K5Mt%!J<~>(gp8rL<WNv!t!D#y*?kax%hRO6@w(
z`wN|}oqgEmeIMSTs`hdA$gDfP6$a<qYX!V@lrPr5kuH0Mgr7(}vrM~`pX6kH70A?U
z9JQq43L%ih_keUl@cE53kP!VX=j>+l(<9%diuwQ`OE73NbZgK?PHUq@Y1i4s*KTHK
z$)G%rU7VyY#S@lg2%qJsmMB_^LdU9+0%5|FZ9o?l@G)F;AlZ_nN#CVXOQwk;ie>P2
zjTd>j{G@xKh!AVV4Q6=|0+@(BG+VuX)N@60a#raTui1uyGq>;`5}v5XYbdQ(U`W>x
z`0U5j{d!TPY9yjQIu4KT_Z}3-fNrpv>%8h21f_}Uy5H(lS)%fKTvVzJ-i9Y0=!IEt
zInA+7a=C6NH|(mHvNYD3j;K7sitWk+nSww|c_Z-4U6xf&{>kR*IDJE&0N$tF-5Y+v
za7i|6#^;kKVkGd$5vIc_;jCJ|(oSs))0G<lXCN&;DGy|gN;0Xwm|d$KzKT+=dT{PE
zFx0s-kS|nU#H}9Vryk=7F>T6zGFGrFF>k3ROVN<WmR;iQCpgxsQ=#Gt4Dk4}2~IeS
z&RTcsQ*Hd-vQ~h;MKoxpQ#}oj-hZk2d?ZV)rsI&yZ?3cX!GUp>hv5=d@La3WPaE|{
zoivB9Kd^6V6XJ<bv~)Rkc&8?GLGQ~tMI!FP^BAQb$E$i=gGxz}DLP4=vUSd^x2B(0
zO-ykR){9ALZkC1SJ(QMgt>X$KEC7tf+Loq;;>9uVq$YAa*FX3Pd4w1ra3<%>`tVG$
zn>HlA_RievyTyw8lS0dmR*f-qPf`fl!##o6jlx7lHnNjn_Ddab{YX&}&<WpcE`T-B
z$u6D?{4#|nKMUAeq6X)tv2pC8$0N<?Iz>P$J8w-d)@iq$b(;<*%JWpr3Vv>plf~kT
zJLKZiIT6itGx$HH2>@fagjS%Gr2`D_mMGo!k>`#Xn39$MdY65feM^{uPS2&Z^WR7Y
zK(sql1halrH^H*&ZN2x7b&l$ekUfQ(q3Z1_O!bmUDFexQ9z|;231O<^>oH42l?rF^
zBgQ;ojh<h4?qa%^676i4eCZ}G)GBOx@Z)pmJnb_)1r7b3-ml=j1}T1LAZl&W)Esgd
zBq%vRUM-Bm_FT4uLOb@V+xYS+zJ##iDpJ0Rq)s_7Y9zC4o04qGvY|2;y!e2jtF2W|
z_CB}Q(SAO)*!CV?(d%@RP%Y;bjeB)iiuS%8Ri(B4?7SMML$qek6K2bg>2qiVUo_Ib
z2sZ6oi6NE|Z>R>$!f$FGEbrS5_Bx^=kk)$0E+DYYA9ZP7gIcTrJFqML4ggyCSg#tO
zy9Q@Z7JoRFWqpbhQsRZfZH+&_?9RJm!`-gJ+4IZK^5Zqg0WAk?%oR<?+y&x&>a0uX
zk`Vd;a6upqq)@ZouB07Td1@FR`8`2Q2LRZf@?FlKrxE)u&C~vT&WwmToO(1Z({K9m
z_ICJ}?G|*=cr*Q$kU`Cdw_L8beWnwA`uD3i9T~B{gIsRZ?MDDfZk_;h=oWON4s5un
zi~eW;xq<_nBFy0Rs%q&Sfh=6|emnA5p1wt0qC{mP(Tb#(%_YtG+u${>Ksts|agn94
zqNX?NI}`hF4#4Mc&tGpyw+48z!SZZ>Sfbb#6Io-P*Nwl@dELsNcqfB3qxZr4J;gIv
za=T_q4yDYu3r^*T)|Xi(!5meE%r$X9cDA1Y2rF0^ya0C0trX9rW$BS{aZ2DK)6sE&
z+u>ue6iP#q`gaCP2nN&jNA`yx#zn;W)i|I=?Lg7?34*K@0;eKGXmkMzddQpzSe{I5
z7>%my=5vbJa~(KBdcV%NMK?s`)!5`MBj{0<hRB@L^jsSg-<4@W`4y$Q_Ry~Qm!jBn
zsX(j;k57XxQU@ExmpjZ*(thcwR@Ga<w_Fom9;xs#M%Fw>u7{MK7*dxgDTnzc>sa6W
zHnWw-z#u_!2IC8+g}}xtARUvyW_fXZbKd;|Gm%wrj-(2Fcsf~4c}E%9*V#;uTnm)Q
zt%RQ1hSXVWizm`Q(FTcVGZrRoBNlBu_%MM|=U{-&AU4AD$Ix0!a*nVd#!9)Cl0<%h
z4C|ll-YH4bI*J#_SyBtUxS6=PtAV-Oubm5r$GZ@*TPQyv11;iFk{;_97Zn?;YLz%=
z1?O9kI_-$ts@m9rrzV=Nh!l{Mp;ZnKeDf~vAMHXcr`Ir>qxL(?`&jAqUS2x09tk@@
zxAM{dY1p1lt$tG<%gye04yWN3?pfTd9<yt{$VNA$Vg1eu#SUZ{6(GlaOsj|ea>gjA
z1w(g%l}0J2RQFH$ne>7DOg3Cs#1gKMigonobm0C@Ph#Sf4e4HORsDIVxVjN6!tWtU
zvxV;Efn<%H8G9|;O)CA+)SnI<Sat|7!Ou=Pz9bOftWI=AOpPi9Z<5O(OHNkHr45w(
zva8>ni(qM+<CxLx(W=pyBN51PKViTnqZ<r7Ido8rgfzX4I)oJP)p}maKnK%5Ng-3z
zFg)^T*7PbN^f?L$B5t<>&ngMlX%3LA<ez;E{oC*T&)NQS`;8ykjvxSlS&_-8%fuKk
zuT7*XwJO*X?kBou)?*!(b&@y+4r=_qH-~fYFAbze3}lz+@AT1l^Ef-3xzHrs9e?CX
zL$+hSKvx2&soxRQJ_O5bCA)839m;Jqk?{rrp1fpp#9Bf;l{^eVI!uA1f&N5F|5D`g
z5AvG*^E|)52O>a+1r-5!a<DW9pfN}Pq>hu7hFpUr>l3an)i9iY=G_eH>CqQkkh5JW
z6p+%!W&?V(T>zc0`jhhg2d(x$=lK`=2mE(gZjE)(9L7W#UstZn({!{kkiCZMo&hS>
zAo#FTWcd@v#3PoMgfcukYV_Ryfz&mRWlF4_XOr~=z-*lF!7JHY5XSr|LhFm*g1pU6
zo_vVG6eZz3HQuh;OY<X>yBzR#$-50>xz$5{Ee^$lVoDjM8P810+a1Ckm`uGQ!9!>v
z>zsLyJOB<;u&<9TH%yW3l7{Mg0)82SVWI(5;Q?opHAZlrtjLjI+$bF8GI9ki+DsQ~
zLX;v_T)i*}nR88%IVDVZmx5|lPsJ;~=p{!gcH_Jg7NG>4+^B#@P`6HPNBHgSKPd}y
z_O>nTbD#|8d8jP=sNnqT$q7sX*=jJel|};}7gSz+>Rv$b*vMz7yYEq$;~);sk(*^1
z#jdeyP$aO#-j&xVAGIqnREvEfKUOkK(#k15KTBqk+`D)7oo-yCO&NcuQ0YKrGgCRK
z-ysX?dVEAKu%Bmv!a$J9MVTnDc176;2WyqpPPX-KR{59#8*#VkV7(BbBK|L?l$A9&
znk~o5z(t7H!=vMI;xz~=TxXl$h7IBm|ItPF;UMWqgnwJvAtX(_wyLrw*y=>N`$ze6
z(h+(d8Gq?+>briVKdp2o+#nCQGKRkeP_qp0&Y9P|EI|Blq-1c6NkoHkK4o!P@)!2x
z_|i=|0b<~h_4*chjS6C*%UPCm6+(j6KVX!Z{8oe14J<i{;K?AI<m`w_jE$S3bbKG#
z<ZMD*F#qSg#{gS7byNSrGF?-}eIS`&4Pd!^q0tnmfeJdvRO8yEC*ol2bPV$If{rR7
z)#$fGCkmFEH1^vsoUH4MiXR!8<K4nB<<ju-Co%!JzIJ9!{u~O$j_pD?hJ024MXBo+
z_-InxeM!YxIYe!2#k$1o$xq_W2*xM7nv73^oyh(5Qgk_N`3sMB-zRe_wru!<$I;H7
zZ<=onJ@UOPUoj59=U`wcjQ=)%;ft(@Sxkq1RGGmMt%&lV==&H82Hg#QB;445CeBEg
z|3Y&k$<9FVf3f$TQBAdNn=lHBNK=sBlqy|7dQ+qb2uKm6qjX~Ey+uLkMY@21^iBj4
zLJu9K6H4g4hu&M_x9@l6nR)JK-kJ4&Gqb)Q-^@RD)?)9hy?3tjypHoI=)RRTllqFt
zI^+^L<9R{{pps06vJE;B6XILhnFj3u&z1P6nQ+H<gW*4TRm;@pMh%J3OLr``)90)!
zmVA@mDKtAlbz}!zP(3QwDH*~Uozr)>P3%3y->vo{m_^eev`vu8UjZe<c4~gtTZdHl
z6^-!ETIWeVEw)f5xuipXb$g2qz0X;^uERy8;Ok;XckSUUeQmS*K;7NzV!6BrhU}#P
z^%odA_#K4eJ~NnKt^TF8^EVvwYoc0Y+0VRw2Z-lxqj492Mh__4NLt9ob2z{s0+_xr
zuL&E5%_y2>&s*NwwooGz$g#y{vjx9h#4<qq+c)QSmXy=(O@DTL##gr&9G8Y?11*@^
zy8LiT|5@2s75yQMDTQq-@BTS`>&R0GX?Ibt6UdLhe@Hn--5zdVA*b`CHOGh6UAEKc
z;Al=|p~?Pu{)uU%!DGv-_87IRWr?#2Et3Srk*CpQ7`5T!h74gz@YLKILnTSi>X>rN
zy%bFHMToMSS<T%fqr|#*k^(j;)k(8nKNx&i;4~mCU0t_g2*%H#UYi^s?bb_y{SHgf
zlKga=Jh@?Fn~7{VW^Oc@tv!t-g~Hh6?UY>ZqlT~W7VM_e5}ho$tOUk{v_a#?7BklY
zfzrHYicaRVPMFoUMroC^{3PECNR``E{=R5=^mu+QsWP#Bt~v4KS1u(BIj@t7o?1Fr
z&2qJ>#1GKf3t3<Jw!TpIjQFiTcu$eKV{zk(2FfH+!nBM*+@RR=53K57M`=>zq|laY
zd2;(9LEA3Tv|Ye?H`RneczEtMPrX+Y5{g8omYKFiJTANaue71Rj;XrN6K5QZ@(w1a
zW;8#rGV6Be5;?zg)?8!4GfTbdYT&VY-F@Hff!&vBzn$0O;>9PT!y(XZjzLg!7P=r*
zpOW&#{z|dp5@MF3!iFv5e}y=WJlv}3W#<NbrrC%PTV8_LLkEzo*!YNfO?3uq(xZ`Q
zeI;bZeXDi5np(?72(*-3=6<_t&BjKT-SS%mm87IIp2SLKAS^}Y#VC7~U+uO)+6ooI
z$I@Uv<|RQasv)4dCeHrp$?^2A`jKt!NyykT(PP*N!rBfyj5Qo!cNXmvQmm}`CR(OY
zdrN3VY(d&GaBsZkgC!!gbA<DIWgh1c!<R6;91XxA<k_;s?D?A}C79ig6#^MCG(EL#
z6TV1Nxy#N?9CIDRJ;gEpb#do7wps<TW|tG&D{orMl0gOPai6I(Eq4+)b3&S%Dj8Gq
zBz_;|02%idl%HWRwytZrK4e+%+<e@pA0ndj<C>_HwGN@oBmBGUbze@J1TF{2DZBa0
zua9W2tNFfU&QzfJ?gqWKA{*OI(H}B1{_W&NqTBj#>Yyh(DKwifSfin)rtTxh%DvvZ
zPrmXM(diZca`X!lCjX#k;nGV?L&Z?%cx4RoDXeJHk&#sD1vC>9EaYZdOQ!0I@TN5l
zGS1{{PjLsM2Q25?vFF8Qv^!60aU>I_Dx^6eR(6o2ww|V=_;vcri*PRd&9prj^!~Y-
zsm9`nW7+uD>8q3&*`U>yZt{;zKcy+WbCpLL*;CL7c9)*9RI8suB<JSFpT^U4y<~sP
z7I7?x;1M4Go|6z2kFez}T$w3HYmkik^7}%}(Qd%fI9%aDPA?zEzs>$UkRaAI!V@}~
zJ;?O~V~iwCTf8RCg-^!iJ-IH>YP9@4q3O3hZCIbb{xSNPrarnNj(>HA+cTl*W4ub#
zeueQn*@jC4(?YW;2Qh6^`=d@5(8C^8%G)|}Idv{$wmjSts$9MGRr=9oO}>|`IVob;
zKX^>)qRVou=PAqm@}|h@%5#?hH+zD9M%|*gjuJBbpb{0fOeveDw1|U#@;gB92tA;|
zg@*tQWZ)Xm3i2kOKiw<xj+gYf!-|Lxuu<g<TJSIGJbWFz;l17z@Z6l?c|e)*R{h~y
zJB%0kY5wq$9IANmo9h$M<gb<7F#Gwp@Ej)ydjKJ6zX}!mUYQk4Q_Gw^T{d_r{{5b2
zTuwY)=Fmml3~Sj!s0GO<XGz*_CLwKqg7Ytn>RO>`0+9g~K(2;<FY9lrUfPeG2Jb>X
za4*D!G*+HC-Tykdzjcf`U4g2cYwaW3<oM1tvQ05kiZ+*eDIR^oPhA;bEl}uv^u{j|
z9m`Ua8;F*e*90#uPlGZVH6E9|_0>i;^fy{F?I47K4dqBP`ylCH+uj3!l;);5^=8;0
zI+z<f;?CMEw2usjL&ydM+><8uh(exi#Isj^w>D&?vT&AQgZnwf$lYpPM3RDh3q$<X
zON^f1`aYsz&ppGXq+m$QZFYyimDH!OO;KEqd!#I|wP228Ds1J-pHna7iMY(io050S
zK#0%9J&?El{TvKUth<dD2`U{+rtzqCj->#Q4%*Ri@5D*ixcHYn=X+@jGQz(g$%Qw6
z@W{M#4fj`9Ql!+r<t2-dL~O+8g*mHLN$|9P8ucu^em2Sn*D%&=M3uc8*=A2UqaG&V
zdH9gL<5R+}hG!PxQ>@h1o^j(ifB7oBs)~Y$>r(|ar@i*`L%pC2f|y2I*;359LOxFt
zlUjULp_b-bk3>{-9XNNp{$!|4!#@Ay=uiSfYW{lM-!E@|E6C7sSM()&ya5~E-1|#s
z`J{lef28Z}qhmkJKReI%0O!5UQME7ShQSO3>d5X2cuUCm9Yvg$3Wl-JQLNIlgpOA%
zOE8#c%472VxgK<unXrh&J4YI*+MSwhy~N~Ko7s*ewfh5%$@q8WkZBey3zIY8hC1K5
z^P;03T!2_0HZ~QuPZDsXN+r=wIFeJ3YgwmVr-iyeZ+_9T))D3Rdx~3Dt|;>lUxd(`
zd3%me5rY_rv#MsBwkb@A#8r4zRuc~EgTz)Wg3+6%WYB|P!||t^WgfCzFKS`m-Yt7u
zx2`|@gID&S@yE&Q09IoRj;J;xS%OmE%GUBDvGJ=CqBC~#uDUG7FgQ7-cg?KRPC1(t
zRrz<c$j#w4l!@wLjpVA<7VlQ^`^QVxcjF674VtDAP2i_T%^7`+CQ_%@+dgtx%b3VV
z9?>kX>On=MFsL6#{|K$tbu}q_pTZT%-4D#NjfkpI@WM#h3v(lQVnQ!R-(ep6{YrXO
zV>>$b8(n_%C+bbYo61c&Q^uRZ4o0u^>pL^XGi>;)d8(7bN2ymnTaX1}Z~=nB&_@Th
z5rQ%rj$WImr^6Ey2{W~ZHcowAS^M}#`kf<D9J<LEuRU2$m#e+})9MigN#_1Pc%~3y
zkro-^<qWM>h$F5yXuur44gB1rCMFwbr`oT&>XGMWfgAu5#>9fV2B<&Xyc=7*ze>{<
zw|)<}Q#uXeZj|J+m*x2{11<ev2l8kcpbXBZLe5tMZv5C{nVMqGD7r8+nA*v$Jv?)q
zY<giSLD%KG)aY~y>;Y1paC4B;BwxfQ`4yFYKm-PC$B%VJmzR~jjXXAAq@*HS9!@1h
zdP!zQ|1*9V1mM>lvc?Liha=_u+h%vX!1mg`jFpz(pD?NJ0P}IBccFdUBRNH*g?$Ol
z04PJwOOrTO9`2ncTF0Od%r%Rb<o9bl<}Z#%<o9NPeI3i+jsV~jVh)&Q3`t!9q#OVf
zw6;WU@B@F!?`r`)<d^CSU>jZlY$*Z(8ROE%fAa}ux+oWOZhlE<4!Op|^>jmqi~)~I
z$U>If;4)SR{K{Ok>1(2J^G&&#3ZZK=0B*hK|6&Y2%NiiHJJ<Oz-El3P@k#q_+TQ!4
zWMiAYS=TYDz(dNxshj5e80xzOB{>Yl+<)HXxR>skc}3UzxJxf8n@_iT_zJnNC42q|
z;OynkV*`=6$e4NvBS3pgSR%h7oPliAl-GA03|@!J0k8befNor*!w8-6^neFHDC<Sy
zJ6!3u-Q0CK=tu@}>Hs{LSlle~wA>H;FUZ_t8{`(mRO`o*(*+%X*dZXtiQa^N#S*bs
zs{yASHNRx_-9lOqUObWmZX5!N<w>qH2kd`UZIb@ry(>Z<E1oQx-NgQod9x5pG;!{y
zHgc?5R(3tezxysJPkO~xlJ_Cg+tba6O&Q9){{WAw2>(CAwkpC$AstwvQp~6ZKR5CV
zCY8=8Fdtq@-p0I~mQZZ%>1qG|ol0M)@u&4tGb66ww>#Vuly&b!I-RPqzkMoO(2q@S
z=~cx-*fd~t$@u;2v{56-<or_!MxJ8%pmVG#!eMyUcs49o<(|{$htGpLfBIKurK9tG
zL$5{6W8^oe7LnI~8Fa+HCPdZKv_eDExUx<Ki8iY)ro95-8goM5!AFtcEjI++vSdre
z7HW!E`YrgwVg#|>eanc)UwM=xo=`no0PIZep11!iiwxAt0)s|*?9toNE3Kt39@mVD
z68otdJ?11UW{=1#7LNN)85R7D#Z=oQHnu__4bz?`+q5!%&*5wb?B<65;j8jbb?#`E
z5|M8$GjbN<;MP_~ns6t2!Mo?_%Ba-?$M68Axx^UsRLT@bxPSmkcE67^u4|R#ZVH~u
zN8w4l(|X?alPqcnw3KbwVr^3z+6d*(U##NC)R=$Mw6prd#*GUvZi+`+RNb<m(w{Zy
z?ae&<FeA_0;u#~*eYKQi1R6E_QHPDSFPc~65$WegFLfKOtnT6+8~q0?fF+=m{=EC*
z;r{KV=aw2iR^Mh+W$t4$?b#)N+p|seXLNj3B{=lC*$C>+s;bFwV@zQt9Luk&6Bs;|
zRcie8<n23sCDV-uj#q68fv;b#php06?Jndk9FKS8A|fg@DDYu=*7m%Vw6LHJ1FWm9
zM7V*`hrx5j*3LwVIUCpW@1S=7ej35Q82kNuDFXl34)=ejC-2`)`~JVM!^I~PymRiz
z|6=FB+fPM(XU!bOpQxa*vhKN4H{jF%cHCb&2ji;5S)FHpwnuYWQ;$$p!xH01jONr_
zcA8lWczLXKTIn{Swgr!m-UV2KT;4x3ukNL2^k%w^66$<CtQC5kejy{DtMbm;gHd6#
ztUUKEPFZ69Bc4o@O%0}}@p-PP`L*i!2|sNKCe8Fq;^~(d0;Fh*w=p(_(T|aNY$Uj#
zw0NXgEGOw2>Yj8BAB!;J&GSTom>EZoOECqRU31+#Ixn0RZjsCFRODH%ySkDSWckLn
zx_Q4>H%{75)W4@#6^P@tBOs|zVHm*+j!9+W?QIk-d8Qe;1Xkt-!`_}WX|Ic9vslIJ
zD1sm282x(_TKLT}7H6H5&@#`9`m;NkhGS@#)8BmLRpRcwfA4F+VcqYpXR{d7Z+(>Q
zZK`f^yO*5#AbGil6C;mDntSV)8KMsilKgd@BH7GBaa2q8q<KF0URj8~BVo4;Y-N<?
zT;mH}<bTeXHfW!RQEJKwVdivr{gY?4utHk6CO@*gKX@>jUECOR_`IV`mXj|4n`Pb0
zVs;4aV!crg4js6+Ga1VV?wXU^<(*rMaICObyQ?YQT!KC~cSkQ+n@*9e??O-1kz6~k
zMlOWHERQ(&D+!fMj`6uZb!x-?z8-By6V16L455dBjOm<er_d)R{dOPL;tyvwYxcko
z0$<&pUw=7Edr_Q`hbRW5hHv%*cNw(8r0i>d)-+Shcit^;;dl*;5MQ_-f7|7I)KLuY
zE>vo+2j-xqA}h!o*BqN9$d!u$?YfHhGE9OmzfEO@$-F3O1>Y|A^Y9`4IZfh4!_V3!
z`+%~0(OfIA_sd}0*c_g`V^;PV3tBY#$CR;HYS~T=Jb-UYs%3mO_r+>Sce;PPaIV*E
zmt+OoBBj4BGtkIHa6Dbk#TJ-0LsA+71D%@s{gIUYY7dt3ITQTgXp~Sj3hQovB4yWw
zzG`0H>bbZaTvmxVp*33TZokx;Or6#3s|%PQQIYX`1Jr+J$a*HwqkV;R)sly#=o;GT
zi$Agy>E<gBeTHf1bL<Z8_ns8HohjB>JUYpF1#%DIB3~V?W_(rrrYX^Qc-k0hw(bQv
z0Ck-T^`YhHQLj6`Op<nds*E~jLp6oA8jYMswizi`vhxz8)clrKE_|fQ_%Q%L>-kK(
z1Ij?+PX-w`IjXXR#Yku`?vk^`)Rh6lP(+vZ!VU}W{xK>h;neC%Fm=`O@Sw}pEv;-C
zU!90vryy<3!0Uo0(;DWioy((I;XPZhXImJ*8^EpPt%mH*XcyX;I6Fjk0TjI}gHsRa
zX;_%qh5Gu1<m8%#<8-FW_oYV5^{%b7FBK{8M0c}=TkY@e#w%~+j*h=Fatit2A+0{~
z6f3}hS!X2<+ZmE6hgG)Uzz%7;y=i`2<aEPftA*<EkKp-rqm^C$ieoKWZ>RP}lg*`F
zP_&rauNV=h$96#9XAu{B`tlfRdF%5VJ4t1*c)!Q2GB?iY&GgWKWB2>HNBfQ9DfIUB
zRjORyx}|`LzULw0mT4uda^aq)mRf_?V)V`ZXM#^<1s0yuMhJ?b#1Dtu-~3u2f8OcB
z%z}pTOSdFXF_$uW(U(2uuXq}iU6>Xyvn0~%=#=iI>6Ugpc9k3DGJ>k=(#@oRG_1vx
zn>Ou?8BNJ&mELIvcNw=*!H7s3RUbSS%TdmLqw)hkUsZ`}4H01YLy!6_`Ha#;iKOJv
z_@|+shk~+CF(xX84(xOiU^Z;H5_AynjV}ASt?=y3Ecbv3lS{53T9@D%AnWL{=zIX}
zORrYfGS0Wf1`?_YRKBAsqY-q?)LRz1M<h7^QBpqXZB+xJ`J;wCPw#zpN3#wO!l5ez
zrp4(ncOX2}uSr2EWJ*JbHNu|kzKPgd${~uoCzzW00Q#-*eN!z<vWYbFlh$X31Gi0l
zV<z_^rYXNfKe*8K#Eb+q1wz<z>4KsO{_W7Syyg#{d|a;51A`lD|C(;ah@56a!A)&<
zQtla<nAEE}$^ODl|9EzDolW9V?SRi&S$^=9jj0$nO5#Po`>?tbgEG+#wVogGZVhQW
zP)8s`)-Mu4MB>fYVMXRZ%w*Pv(~lTmWqvLG;9;pHn((_pp%$e?_mlz|_L5h57HQsh
z%5BL-D+L26k&ccL!>c<R+w*HK1_o|YAaGGp$kOefs=pUi4P*P{C)o%ODn3E^J<RWK
zy4ojjwA4_*4m-SficN0uN&No6=%>GB`s|GIS$uZdy>iyzp4$T=7xW?BdR0hIb@jxg
zM8}6-%(<g}F^`MG-84$ThW<%Qxzjxu^F|&^#-){FQR{i7ek!K&niQiG%=oIs`5|f-
zpq`}lSA3_d$glBG(ha(H&7Fyg?Lrg*qz+U1xFUpxeC@%Y@c8u`TQ6|F@p&Ma`RK#f
z$0+L>uR0a7#xMHJX03y~T~m2A)tf2IoPZ>W;n)6_!9DYqU`{`9i7TO}f;zc&trzs!
z*tJHk9l8yz-SE~iQ%IndL5Ms4#s#3b9gSYnpmV>HUM`x(#vf`EP=xd}#6Q#C`x^KS
z>PTCk_#;V5Fxm8E&3O7{=}t4&m)9y@%K(lf{)3k>D7o*5$ls`s3Fm|s8BMZh(pKx)
zuMpMl1>W{WoA2-V|MF;<u(Si@?*R4US&xCcwH^)LF-hw;-*s6G$OsMVzo+0~{A;Ii
zN%7q$j!HBhxr@Pv-RvfK#M)TLSGDZnmMwDM^{)4`c2b%B6@I)3k3ujtQhbz+%$Rov
zr_TwcJD{#R$YJut$uhJ{$xJ!CYMXk&N^!8h$|b`6n|2U?)2v^~=XT*|NZa#+dE6Hb
z2HaIFu$w@W?(eSa#w>05P(2zOD3tVgO{cFjVR7RZ8+**j$rpbYFt*vl)ZN}v{RzZj
z7Si3F+Tiug?aaH=&xc^tMRV&?Hfb<tF}%o<X=&9PZUvpr-ZH<xH-|Ax9!@oNKe-b8
zc3<xo=4@httURloDr;Y5>Fl$+`OQr!vT8rk=+z<*+vMAJ6R@aulDh5oBC1Z)>GOfH
zD6iLcL(MZgaW=ZKCil&t`=C}F^8rokAUTtp(#RgW)i<9i1(`k{lqLCDDD%lkR*&33
z6l<EQ>=?9ivg0tes(s|Mk+#k(AcG()+PrpJ;%6{Dw_HLD!;Kjhu}SV)lj{a-fZ-c{
z+&Q|-*BV#&-ZHIqYEGN(IlE3GINw<rhy{Nb`@&r5TK$}AQJS0>BQ+4^w9QooOIv-U
z+W6~R4)v7R%?XL_IjGb*HG9I_rV!MWz2M5oH)E|^jb0SSPadn6X(}H@K^YgrPb!)p
zME=3E%aV@e)9>fSjBgqFHy<qtk<Bz0rkKnAhP$xa6?eUK@*N#M$#7F{pfOVF8yA;W
zyQmp~frCe_UrJPDE$8|A%gG$vwI`;SBGO$A!^=Lc*vDJ&zp7<4P+jbeWXSsL`=#-e
z`X@(o>3goa*RQH?3n%k+>;v1qClXx6(DIeUQmL4{sqft8i%t358`xR!)HLF-&1^Rr
zfH8vV*3(G)PtZ{?Rj9lVU)p!FLzyqB6Tiq*WsWfBKaBnnJ!1aE-w9Fo#oZ=o3Pq~t
z9icc}qa4QE=M$*9T;kY8bRu^$JSpG32P=$Yj$U(%x{%8<0`ziWJXarHIhZzdI*x3O
zZ*n-rO=^mT0}=L%&G#WO^ZW6e$o)8#Y>4GW?`gB;U{Y4PV|&KLfV3^$QWKE$`GT#(
zi~e!QRC|ZKrMD=Z6703<L-#ZVVH$#aT1;ES#4MznLF>;efeA3%lYksQi3L67=y20M
zp&&Ap<Z*@9Qf3^eV#|zT#3`6oKyXb*Z!r;@{GLwBhTtZ75mm<=sTaT{Opfy+iLIFO
z_LWv~r=|I*&PJ$pHgvq*5i_>?&Y7qD&Qz|!SViRAs@5vH=Chi<pXasV299#Pk&ba$
zeZM2kqv4eyir3CR?|V!>+0Eaduqbb;k%_lc_T#-yg;T8{$Go2rciJAauY4zyWY6lV
zorchO>l!3HuN<K!)xiwBAkDj5&Ji>A@HcDb`@6!Dt?T%rvj${h6rY<`IRZvAE6@g$
zfu?O_i$DP(vJJtFK#l+qX?hTcg6i*cU5EYUC-&0=iHk5g%mQNFtdUnfz#RC^)*J!g
zE5y={JS9T_^f-01E-swXXn^@zU+%TCqmDEWo5;^M+VQF_H<L@Y<`3@zVyp^5fPIt(
z7)r!bq-~^&lJ79ETwDXi3t5VL3b6x-ZiA}`EY|#>f>!}05BCS)xeGJ>`Gwi<>odOk
z&}&xtV*u#-ioD{v=#vAbF4>pBer|UD!SnI;u;Nxdmiq6X4}!bTav1<%Oy<}mmVKc8
z7}>)q05!POslo;T@<@>T9JqHrp4?`?61?lh!^ejDsp&MIUo`=i+m0gu!e(0^;#A{!
zIBU+VFB1ISqaq&m+j$~F0CsSH)h%hq{p|PyYuXGiWw-nx`*|>~_3W>_U&l%rHvr?(
z3X|VvaRDO1r<&@n`L=+QF*BF`D|qEUvLD%X=@blsBVh}TDLaAsgVi}TVon2IPjLHC
zMF6>*1sHvY0Fbpe3b}Tz-5=ZRir4YY(#l$u=u>{DQ_chKoHoDmU`+WRLtKr6r(X^{
zLOWt_P1@5lioZ5#E#jCKT`I{|icxw<Wh2=eGY5z7+b%IDEX0P?%ZI{^{WhT=uJ?p?
z;^;-1ZC!%;$d#Gu*ASQef@?C6ZN7G#fAxkhZ!cug%i9U(4~JZxu>6~MER7eyF<b97
z0G_S(UskYk)#?|)SHw>Mbe8Xg=l|tDT%0YLUuSA$VMAb9*qd|BK**xM*|Om|mN16j
zHSLw}m*~j|O|Hqi9gG&%uKv}r=_C08L;%R!&<;6TEd}19qQ9o*EQa~lt=KQ$AcM)i
zNmQ%I{f57Ek#a^z>?KgAV%{|IF5muCyp`;E&v2_$boBR4nusUasX;-`>rrW-`>LCL
z+*aP_g<PtWOkH)k6QFv(Nr#$V7sn0>f+Q;o*NUh+Ru(=adG~w>^!1qU484QZBS4_^
zFZF3eYw=r`e&MFs&IdNCOj!<9K{OJWZZ4_JM`IR4?xb1<jjCqTTJYrEH(@uo<FemB
zpt$W!CamPfa^L?&*@oApg8jR9KQpC68ydm%7@d2GlRqDPO03u!{Jp$d9{YG=w2|q@
zmQhST#HX-ycFV}m-piGU=~Yd)q{0n+nXGUAv$wq;>=3s3Du;TaJ%vnFJ%@d6`t?rk
zuDm?T2pf@pp!1Bw0Pm~FcM|K(IevVDOoppcBG@>JZLD0d{L`B>(O(%q4Vz!TdiBKj
z<qa-6X|wyy&0{hm1@l`!IpC|KywWW{Vjqk56}f6XdP$i1<9PEK{qcVxFa9U*w102%
z{nuyz^C3|G0kn$i?@<)M8}QEw5*|SE9WW&STM~u*-=Zu`O&{Fo`CAZ0?B9bd3=EX;
zT(kb3M3MXVAd5F+!_OEC|Nr|%8rzpbV&CO}PEV&ym=*aQs;K7rlLeL~-)lYNoh$tp
zhT8vP4m(wtj8*{)jeJO&jfS2vF+4g1KbzgZu#R>GVCDKWBNrpfZM)KT#;SgU{BGqZ
zPJxdeO(5=!thx;a(ejcjUmDnuCGk|KRadF2th+bwcpN@}g302SyL?}X2})kQiawou
zdcL#txv~1y=MX(@^ln1t?c16>gQ5OPwq+V__77<E4Qf8Us_}C1ab>OXtdYE>N&Yad
z6)Lj7Lf@HVFUK)@EPdYJTv{wUo9GNnP^?B!u--_)i?Vk6I!Omr**~olKopzF(3_6c
zq%zu7n$EWEt4gmV6EhTnKUxA~duM61jmRy{&(^=7AdH9AXt|TD=wA7$A~#SSE7qU?
zC!!YrfuIpOyLMkbvixbZkj0&GRJQJ#)hdGE!;0kyEtGL+@8lm@atDOn=et(t{S_QF
zsJ`SD0V1w5?vL{HCs_3sa|X*p-0%Uumj61f&2k}D7|NOkx#z92EP@O>;Z@(U;pXo^
zmql!p^whp<dPczAwe1phg+{dhbnCM(n!}wA3@!%fcZtsPiw%%WU~cWQJ;^xzanWP>
zq3uTNjL_l2celBs&HcH47k2$tGlLYnXL-q%6F1DJaGW1|4~$yOCWslj>N00rqeMs2
z^QPgKwbSu<>=p?ogl!tu$AZjnP4kk6vYTThIWr!F<q9->qh8b$Ir1bxZ&2BdCK<Ul
z?n0dcFuUe{_S3~Zt9D}V3Q{VbitBKch45O|EPfWOVU?Eb?mb73LaNpd_TgS%wWbTZ
z2y1b56)&DO`T5CHIXHW#sCj^TSAL@MM;AY_^v^(LKK>LCTXr}~2yVd)`m^qLcYqDr
z<n8xUBEatbd^0^ca|*7EEZ_D+q2tY#5z{U~;0E!=^o<4_L?Bdy3Y4X9&^br^^FTk_
z+Q}(LHZt5M?tOS%WI|K*$h`a)U-b3Ec{=2V|4)FJ1&k7-4XF0NSX|xyR-be=(ZZ3a
z;YRzuN4&-bh=?lGJXv13w+@vxf*GT*Xs~(qiHVTb)O%Z-u^)3O&6pbKP~U-A^fH)d
zZjJQK@r3H9?;p#P707vfnXl2q^MoS6l2+Yz(G}RrqLuGs+i}&a4*zD4c&+vBR>BL%
zuXz!y&lv7{eN=ag55UN`G~YWf^;y_qUROLw$|y+XuM%w}GZxBb<i<|oY~X|M9+&7O
zc-ikk(3XK5g^x=p(!sDZCyjd9*!;&(B6Iv}YZCHnu4I;U7HmF1EbDfo&HynTV_ZDr
zc>0AahS@%fKVhnJbupLmFD642Pj5_Fq0iE<!)kUXgncY>V~eR?yg869kNGkFWNLnk
zCM-zxeN}Lu5ckI0l^fp~Nmef3K*CN(X3s^mgHUv~sf|sQ9bdjJDRJSsp{f_^ok+YB
zOcP#LA=A)0sR9;taCrQ397T3?&`rIdR61JedUWBJcHLr?j0$^D{ux4WuoNQ5shIu>
zDIVos=~QT9)am7m9%R>6aU!!K`Iw@w8<c0U!lI^fP?Js-lkMVi>zZQXBG9AkCsjIy
z*yuxB0?MxE+n~7M_RFMQXuhc`b8bQYZn2N=D?B28OFPekqmVcJ2zKV37`VC7Fq~MH
zrBjUNwL{vMYbc1%C|>!nsk6Q>@8Q%PvMjMTD)N3*8{LAflFE!|$61f_3-hG-o$?cS
z*n0B14^4#S6VpMre1}tKqn0yrj?P-8sa$q4ABi2UVSlwW*ifF4emQ|_!Aa)Q47+!i
zisYV2!&3u#&IYixc%+~J=SZPqtaf$A>x|GF>dLt;8@F9SIs2ZWoT=|@`KDruMbh>3
z5%q}=q84n4VfU1UOuVDyn3K3wOVx9{cCd~*31H*PiA`Q9@cRL(Mtj3VqhFO0Q>wNW
zckU9hXSBgU@%7d9G-$Lcm@o2nA=9rYLE#@?^pXZmtg=d$YMo)(+Hi5KDRT%}v=quA
z7oJk6hpd=R7rX3lM8POuxPS%PS-V}BQCm_;+b)~q*})y2C>1B(X|r}G$=3<0WRz=N
zGha1D;x5M2HyI3@tNqkL`4OY)Y`uK^)T+^mtRZ*_$-kEw_1&f3j8(+uXo;AcPIr7w
zkE9;Z{S@>7PjkGx$F1eGqIR(eR(I@_e>$&aV2yNZrhO%?K4muxYc5?H8Jjf1_Af(~
zZ8If4K-UkgghZ6c44k(_(%dgswCB`6B&SsO-qXS983*ms(XIV_`25yx{%H!@LePt?
zs0Q&hm%HoEqdQoTGLx8kKSZ}yWPYjxL)K1r*nV9otD=3W%_mDMwgOYbdW=ERCv@8u
zH)ns_C0%aqu^_!FhZS*FFRu*6A4|Wrh&q)!-ok6aXJ4+%X)N#_47dq6Wjy~kZv-kY
zwGhc&I&0IO2j6X(I`Ld_Pc541nrt3Eo=}x-_9#J%kEhij@*vjzOuf@Rhw6MPu6cg6
z_g*f?8^k*7h;Hm`^C=E@bRxdAeNSjzPKanjj9Ml#9jKGZuNRO(_ToV`(JJ)%+D%Y&
zy*h}={Q$OsT202J?{FNj*UWBPZ=Q~y8tuZqPRH_Y4@u`#EUl!veLvxvE4BA}GIO3b
zXUy=q{!=-fKkPNq(xmvV%LuzAVH^TudZ#JW$K)#>p{Io091>S=C4L|+Vdec%h8lnE
zjF#)9<aES;KpPB8S#+FF$sLl16*t?f7EGxxnU)9Qe2uH?1$3?BSWO3<MPia@rWSBO
zM5aU2@j>rBy$>0a8=&L|c~ct9)+UN<x0gn2`Adv26y94JDk}9=@EWj`v}fAZWFbkL
z0XSP<5fJJ9{#D_mvtN;if+uPlZ&7C|bwFKQBx^{$oI7A)5i!aw5`-*%#cTDL9amKE
zYju3<5;N0px7zu?vpy>_Or#tvNwdOn4?RR}@2zC6zN@Pf%YJ1g<9hQ2p^k92v#Xy0
zQn`jRMUY)EM_u#x<SYn&IUPXe=zDlpRxjUv9r1M&J@sqYNz@pF<<*5(d0UG$>*BLf
z&3N6L^~7)4aMsc`r3rCzVo<2Y&GOWL)2RmI69hez7f@j%#2?Qdhi<zUTYN&Du5DS{
zs{6gY?tWZ5GqHVJg{uxvcPVXrw+(gJr5r!ED$`*@%g$&SBrF$FTdF!<P?u|mC`fn8
z2|&zU`3R}y`>Lnr7hdDLytF2fx*umIy2Q`5{3>ndYNPqlaLx$5jo9#o_NwJz57|ce
zfKaBEEM{Wo58kK>ZUd)xd1zEEd#539@D8r){0ImI5dcOefdKt`nX31izE%nnhH|>s
z%b-qH$=#4hp3+BtB#!6OkePIh_4jyJ2trTo!kOcWl<p-M)JC&DA>><Akh)4cIaI+7
zbJ*-r!{C6|Wo-6hH*W0lA;SB&JqUx=kK3BRzZzm+rZ&rtW~HHIH&9+>yO^k8Oc-U1
z%M_W;cSYU_6tfGY-giv;ff=WdVzD(K_MjkCA!QSD`Kn^#l9?1;?rqtXCKE|kSp3|H
zt=OXcLm^wCrCIkruV(dV^WAe#QZ>}nAw`0X<dT8;$)Tqt)mWzHaZx9ib$@A11K4I@
zfIUl;QAW=Q;PFoz!{O=Emv!Wkf$ZKdI<m-QG^i7xhN>={DXzr?QSalz!)x!HvtxNz
z8l=G*+x?yO!2~=FD|+uKWk@@mMa*@s_0Cln;QN71rG^`umI3zGqJ3b89r|5GKH=2q
zs93cFpj3N@aRG+h_9Ff7Gfk3prj4su8+X>?0j|!2Z#Pu@$<=lid0dm!V)(I1d1=Ev
z=n+2_x-d`mHJ^%NFvQ8O-18G#5<z$(Z<E`{-pt&GN81kW@X@&`_0LLnY>&*IMZHlS
zxFLH(LO#h8NiUiWH9mJer~nt%((`dk1Y5lQuE9O=##`rxc?v#W#Mm%=*=0ZB^|0Ai
z8&S?^IsG{0YFB^4BOeBt8lu;4R{+wV0a`a(zD!M1x2d>ruSrlU($66YI^sFtXx-Bc
zNg5DT894z7Qh9&a(m#AwH9rkA`|v8g`&%vBL#qJZz5ahhN+rti%VMUzja7dhaAuXw
zF=^O>HAL_1vh28mS$H0CN~GX3y1Kdy8Q5Ddm`7{5Mv}+EPQI=aRJ(LzU7;VBxFweo
z(;YFTPNjR$Upsl_l$$-g?fz^F&?rx4juA)rJkUPcySyrQyIJhUXL0@OMwF`x-LEb;
zvsE*q?8qgj`_tb3ZzCf?y~R+QC(lXq%q*)3Y-OxGbsUlq(XiqV9-zq2ja3QiQ5qgj
z9yen26o_<a&VwyJ1^LjH$lrh3u%o5FAF+94X7mkC=p(T6-oTD#`!KrOx9X!RaWYFM
zCZg?tD|inH<L852_4Z!v=qyQ|kZS3CR;OqOA9YjmDTv<42zg+U_3g;4i-q({hJ>H0
zA>6BUlPfS8!Q+YXvr|mh(!#jaRUJ?#xGZ*{al=f_>Fj|Zbvd>PLIN@0d#*y5PCaH3
zR95??BlJ#vCX;HAVfzD)g48gs8-Wp85_n`FhL%g4+yaNRwaAKA(%I5JQFY_6aytIA
zmmT$wZNOz!0^5#U>%YpTNwswM5p6p+C7yydPYkfXw0`!BPr4clzYNRYC$tb&#gBO@
zm#@^{mDPBW1fSy<pUzLhVNBGtps8~k^kW5ewj7;VX(8N3L^)}~@k*>G`np4hvOk|w
z<(qW3Pw>AR$`hNP5`0?Sh|t}ljyG19=?@yL9DB)x*V2N|R9Xm?ro1y!`nc^>t61C1
zKt}w(PqITN{tpnzV;A{Dfn0#0FQy0y>+dNoh5X_<!qp;iK@MYY#*iyi090uLs3D$<
zF1&{X%d1?_%f>)j<_`fJ5$_M)WNAr-!9O2CMM5DfrdsQN@bZOT04^T9Q;#3#R27U}
z7w5(P8W`uzz&ZyewZ`^8sdLvm&|TF6Gh8PKJXqCznXCV=XkQi<Kt(kH;OP%=A)_Kp
zO4d|8XLjL5AiywO3GN%%Ngu6n>2k?Tg>sr0Cc@CbM(?*ZfKX<<^`&~GFC0HCdXXu;
z|Dp|mBat=8nr+<JDTJ*Diz%3$vkBa!yUK;;`=(s;Aa6s47yvqb0l@IXFf2ktk&8sQ
zVL)bj<uxsXys%yUFxfD(E{#+J)^^|$oAZD00E7->AWO#id+ceUw)r(cKVH#tljvS5
zS>}@AFm#nRLfL<S=A(@>@vmNcyQ%G~e00aEw^JkEHKpjr%&r_Un{>TT3Tuy-DmjWe
zFePl!x^2hIbFP&Qk~#^UI^oTd?@u3ymz}naqgmC*^DiO9hdcR$_6x81=I>5z%zwc3
z9SZ6k4IDP^OzS94BY0zx-`5dpW9P;NkT#+P4UzUhuW4N8+8?|;@F8L^Y2~W!gJqyp
zW)k#rFdi}pz`Y*<ZfBg#VELN)(JADd@(-Ty-rw)T1_1UL0E%gR$ja#awW$*X3;@1J
zoIIeQ%)N5LWdMLAU<?Ll!N>uFYk3+Rz93Ff4v`8OoCLU&TGxFn=WhZ5HSP~_oQ4Kq
ztP9-DyU^CG<J-U!DhAwr=Wx@1@CqT<5Fk5P<#Zk^4V1+{cvuJdasLEdpy2gw^Xsqx
zC*ZbbRReU&tc$FN=ZngzSL)N=IvqYn_*=dn4My1QZk{$Ph5_S@odH*oF5WHjzh4ub
z>YcJEemdXv*53~cU-9v(Ny&P5C9r*QQwY&FCwG>DcB0#GF+>0DC5t`DVh64Y%z|#D
z0LU|oaUXJh8(@`k;cUqNeuuXFSVEd9e>Nc+U?~5FNFVCA^E<*BWrYtHn#tLkK!5Q5
z>m4g>FTJQ%VTp_GqmjO}!tyM3q&{8ArH|OVssdgdB|iQ4BRZwLkZ^#Csovd8G16$e
zSh~ZjT?6ysL?rY2h3_O=g4nXPdGLo*Bo~6awO`MkyPj#mL(nZ~BbCr{Dl2j)Y&=I;
zwIu~lZZ|xH+_Ysqu2bcJ0`nI3b0q5}=)7EGsv=u1!!d>Cb<3Nd2VFgj%@9G)`|0-Y
zA7p;V)?^o*N16|pxo6SLab^ibptC+y)zpx>JWP5mQdTK966E!mIE28$okh(@X~%Cd
zKRJ7Gp4@IcrP^rP{xQGdtRmFS?st`)$%>`-U3IcA&$}J=N_%Y&#KTVHiKaG_X*^Gx
z`D#aZ-8&m1@GODw1s~$R`@e4(TH+H*2wQlH&Yr6n#dZYJj);1v^wK!<Mblvzme*hG
zmfg*A`L9T*v+tX^((+BCzJ&7-4NeB8_lI2d5wzm@jaFY?qj*_Awet0J;~h$k%Y`qI
z-^X~GQ4G)Fj2UJ%=XOs6G{Cu(aF}pTM=wLMqL2Q|)T++{Z*LJqH{Gt>Kkd~)t^G7L
zcmoRptDdMTa#B<L>Zs{9WV5zwmAw0W<)+&w13~{sr_&(ndbEevSecbq&6vt0YU#<s
z?N@vXoH}>}Pi=q5K6`j`rntxsM>VR^Rm_>~;Y5N`^57H7`*v4t@6JsMa_5pe-At;>
zPn)#NhmQwuV`%D61}eejvhb!=_zLxgrTq|<x6$LFXy}-6px!}{uwR2IL+`M_Q%sY>
z<@F428Nz@s6XZy{z*8bXh{yA(%Ozg5b6AGhsql9`!>pzL*dj`g_>SPKo6?>{KPB!f
zrcVew6KtSkxA;CpC|}^OP)D6fAN;$<-a{#=d8}-U*deM{BKo~b3~7~`+t*Ke3tlT@
zS5Ov*dnOKUvE;dSQ#N_^9%Ja~XDMq|%<q+|*YNvHTdFc^XAK18Sd99A7;l(QOI6v0
z<#Se<S0~l!K5}J>QtEPxjZ0iEAQw%|_a^ge(ltvrY#hxV+4acvuXlIt0PiL#+K59E
zYcCR#NPg@vd}4a`u<`&r5Sfb+H!z?k2QnqDdiBx`$CNS})hav-zxAyDkba|gEQ?oa
z<kZO^dHn4}8Y5q2*qigav}4JI>)ZSH)g8689ICMdl(iBI@8JS6w`^=<wz~C3kFPfN
z9G!Hw$T>2MASYo2arIycmiAgpsL2utNwy@GNjMCf*ew`=WxSj*G3l2Ocu36lZ9d!i
z(8uB<Iez8^-Z8%bC^ADB<v0D#-h=P)k#Xq!s^n`!aSK~QHVL}!=lXUzAMgGXb5)KP
z3rDULZ<?Rp0#*){!T%=Z86boHm*Db$PM!nYBLTv+S|&i4ws?y?_CGnz{})LAqc8+6
z2N1o7h=Fw!84OHWhOxy5<hYMUPS|UfYtN>e5qQAvVn-_sa(r_HvbO-Nq%eqs{|jL8
zrA`N=u!Mko2>LANqs$+?E8Qg)EFNtB>RkSOhh-}39<V{YRR9ckS^=g%Xz1||a(Ue7
zIiNFt#xIV;k>jLQP76EaFK^f*&-Nh)Q^$87|7B?Tf5g`T)Zg4E>Cp}}2UK~~Deq?$
z^4Ra`x>;b?)}<Rxp+EjNBJ)(?%cLHS(z)f^p3y$MGcUl5ybm=7*&`y4m<joK9qY`)
zrTBrQwGF-x%kj$Mr}3(*{j0)V3Axg@e?9y{u<zE*h*qX}x@vY8+U^0-YSBUQR}3D~
zSuYc@j&Y6vZqTZEn#r!_Y^f-_xyQfAyaW}*$?ojwoa=UprR{|Zc-SwbXi=B7t<g2x
zhTS3~>MjvREWZtWyicN4D4H40v~1$ws$w5dWHQ&(@zcn0X7N>DH=&*B4`yR_7lWtd
zWLx!w(QEZIDN+UL#Z$nf&V>L>GHjvj*;RDsvD!Y-g|atP*?nI(XPwaAF==W#uu5&~
zw4n)AbIN+Cb$NV!axAcECaj^`?v>UQlTg(2uHNtE4#C?rWwLt|g$%bfHTUX;wbTFu
zFdulh2ZM3CcolMF^=-u?VWJ1r&$ixl6WnVbidFlC;ydZ5Q5>H`wMp)Aj1|^L%&uy$
zKRXOQtZ}BTaH)-P`K}wtY=@>d#ns99eyEpA@M3oYzk6D;Tk#;AUD`0oi>dLpyqAnk
zb*Vb}?>B8z@?OSG<LReJ4UaLSzDDQ~1bU4R&xtsMMnFhJ|KQPKhPLQcV&SGYXCK~Y
z0J4ASEL7*jetrLb^wpOP)bmst>xX*_X+h@uYa9$}HI3rLG1O^ZsT_T6V{8!;XCeuA
z@$jIAqs;{8HROVj&S*!|$u7(En5^TuMmHTm3LbFa>Mh{^!pG0WaU2(zGo7pwo}`X{
zBw}gbt@~B}?&-N_7QD~C6XIuso(!<GJ)=cCKAl#kiv1*G01?Zl%E<3S*`uC{KWEcj
ztzYLwuQ?^|3wxK55~_`QfM30}5BzYJps|{#-CdUv?I-@_`o$s!66On#Km<<4LdH&b
zQ*#mVD1)OPUy*x{tXDZ(@u-PE&iY0iK|`f5cFf{IIELTbJGTyr!yjbKseH@-H2s^F
z@zZ$oX$`#=<(<P`o3Yh5pkLDluFWy?<bEQlJwxEYFAV0y7_@;=Qd7M;`_u<lbx$gq
zGoDZq)d307WAt`Ctv|nMe*;!3aBitqi|l-_O+OjOTUAg0S$+x(VNZFo44z1E4u7Io
zwLlrQaI+(GqUT&?f5hZK>oWuf8)S5l;;*br7P7xt_xky2v!R~bF*JRt$Mv&CK9Q2S
zroEcMu=!F#O;f$mx)KA(cJ#8US#aMh80t_Xc3>~nQ3)G)Svj2#<e;1mvY$zcV&wPp
z{NDh|B6UMx$#n%<-OI&5s_wg+^!{Ec@kSjSNoK3}D$O%OoXND1Cs4M~&6027g#oN{
z(G{f^MovSQ%{006wZ+BeFU51?w~$E%*t=%z`-t%4Z;n4kPkw8U-&_-eJ#SLW{LCCW
zYA}o>yum^&BbbnNeCH2dl8;j-@s;$so8?nCA1SW{wzjA^$JaB;<v}#G+mijZ-ZX%j
z_(?3G-DPxPhlYOJ+}b3E`dgI3&mg&tjuwl6TlQJHt9p66>6&Li|GB9#F&$p)%0ppa
zFw!)W<+KLQ-BjakGgwH82*wAd`|5_v!yG`tIN6y3Hvn9inh_IKH$EXguuPV(4&JTU
zI?OqGkcCJ8fV!xjGq}jXRS}h+M=lhtNqmd03&bo>IoBFc_@c}XYE63GtSFM-^NQe$
zI$n!K)EAi}1AjM5w-Rq@qsq$I{`y*2{Nn^?(>}eA!p?-tZ}Hpkl@F+6OEyly?vYoK
zMO@#1y(5uFD_dE@Vm{;lk|9Bteh#75GlwIj*ATyXJyb!n(%XtNDec$~ro)X|rCa+d
z9@dMfaV_45Nzm7fyh&V+A`=IS&4P6z=IYkjGjsMe;-p}i1GNIv9_Q8fTP*?4B^Kz{
z{Dl@T+-nzT=151^nj@A}<;JLvACXzx=o7EUbhse)i{V&G?fQmMdU-Nc=K9@vt8sTs
z9wL_Rf?m5(i08>2p2=<|@4aM(TRW>%y}cuIre`=V$9l+@<Mf_+^aUgpH3%3XYB*_+
z9G8>KMN-oL<~1!d6!_G2gE=G@4Sa1ojNPHP_pcO+7kI2Ew<oP0f;WdKqtNmJi<^K)
zGS9f<i6F^5h{$b)wu0YrDO__R$(U#4(G`Hl$C{5+oG_8Uh#6>mNk4aqvPHxz@;|U!
z`2Mwn0&iP007InPrr>@YslkguCyB%Mnl2wUrUk}c;!=k;t4(GMyE#svlLBO3FV={}
zj=K9KL=`lQcA$IwWyj0T{DyC`2K9dPFnm;L`d}dBw%A%^4$?94`3c(%nbS**i7Wd3
z+S!LNND?YezHQAdRij>jMW^|h7jG=&Dj%L+8EY9=gqLmx=6}0ZI8***KQ1V3(lWB+
zL*RGwrw+N9tAk&L(b5#Li|8ks6pC*-A79l<=uGktIg>ZN*C?3j6-(ux3p-?|hT^w_
zg&(TS)UvI!aNpIGy(mRcSIMQ2aA)tq47Jj2Wx`PRW0)9x=m<xHk1Oi5+Y1?tp>Ni)
zdzum0;dv=qz2%<dUEJaB4phES39@FKT!`ij8lD47>D3u7BMu{@%S=Azn`bkQh3$!Q
z#^_wWHh6tka7u4ia`U@OxBM5k5qt3}`|56{q`^tjQ3@q%{x(=dL`ySm&22x@*#?^$
z7%lajkD{+qf0*^^YAT}`xh7MrZv<>ZflRyFYi|>~XNGHfS*}ic*YUM#!`Y$vJTjoJ
z$u|bzGnOkGif`f+g?=4~qz1oBT!^w9ui+JW22VpVbk=HwsMqD2J@2WeAZH#cH1Uqn
zvKte%Ud4(8(`;i)_2Sig_KrRPJ!8w-zjd6$fDB=I=MUbDe4oCDDgo-*Y7V$eStM%c
z);ta5mzezJwtRvC6J2tE0<rhQM8!H#c*dPqmLEgwel!2DI4keB*|pz!V;#`L$Y?><
zRca@`=#j2YT&k~^1xet36tD20(!_(n4P8O%Iqa&J9?^itu?)=b`!XKe^VFsmGJ}+m
z=W?D#IBC|n==jSEs|ZUF0XO@HFm-9Bt3=;8xHoh2iSF}S@eAVyzXl(3zDjsm*!=*y
zNoV8D*zR&K8u5F<eCi-tHXd5bn8{7U=>Sa9ntPpz*<~P$Kto0(`SaF7RnuwXQ}c@L
z{L?!~fbaGVKn^0-`dIPrd44#?7#Rm_K5MP;`c_n0Y_jHkN7ZOtg6P;(?Wh|p+O(US
z-}1C}XwZqoO4<j-^!Znm@C`zI!n9t<ZL?Vi^r^l;rTzFg$~YA+ZJSz=Uwg5Zq*g_;
z?66|xflph3G&lf+<Y6&!1$JvVYq)Wt6Rhm{n~X#<6`67y(`!W-90i7Q{H&vB>Ptpb
zucmk)6JI9%rn_Z;x8m^&>KG#UG(M^bWt0z+m<KZ$Z$TX$cRP997k3eGBteV~vGgYN
zX)lt}7?UHx$39{UBKR)d&zQxRRe#Y_f87$BBI{=WT0Dm<?>EPbdZfZ{(Cm3d0gx4h
zS}4nZ3`zk)_$oD+8gD{ARK>9IRbxvelAlQ81RC8s?KZqnTSgk?E2r^>zh&OPAjqSB
zbxg=~U^3CyO~u0l+vH$4j`y5bgnBeLhv~GB6xBUIVEJ*1`!^p&-4A-;a&8a<2;sUr
z7_gqWJ+1R_H?XZtKl>AMA%d5h3hy)}7;T$H%m#eZ)E2c;O<;9zVu334#rQxF7h#IV
zo(Z0#>GqrQP#)sqXL*D6rRr<5-}>r20!=EO%S4?(OG=mDKJ}aKH#dt191-9zN@k!b
z^g$wP%n<t1LoUHGIPH;{AOe$pZ1Qxa609s>5UH<!xR<?UCeb*uJJmP&8|>m)DLz#J
zF24?2ecw?*ga5UbU^#6ykQNZr%FrzY@bv2MCtXkRso^y9Z!6Ra3&|STx3UK;qKdqO
zTYPa}p1yXFd)TO&|H<~w1B#N#7P-)vq@Ap4;71fGzBuG_ixUIrZC5J3pE~MoROqKP
z*-Uv&BTgnTONMni?fKL>b!F3$O;giJ(^@HUJ%9m&O0bN^0{MNzX>$!wfJ?!Q3RTl6
zNm-wz1>U=)0Zl1%|0(_LN{=6drN(958gQY!>I=*FBF?1=qgY;yd1NNxekVFeMyXgm
z`z`U6AJKZulEi06Cd>DENv#rW&7k!xGVfH~MbCyG^IMcQT2%}T@97fXE8E`%Tmxl-
zf74aW-T$#QT5L7n4$Eg^ESs+%+lHf+>JGd^tzwKj1MeS@hr%WtJ$j8J{rqB2Y+kmI
zcuPpgFy3=^wvY3M7$zvD8$1^pd6Z<~7t2RL*7CJ(*Lw%m5F0L45fVrb&>1~{iW=8K
zqfx(^U|+?Pdu|+^Iiq&*ZW6V{z-Adbspt1A1l?sF4wu}GuT=TBTb)jLtc15ErV0h;
zi)9bYbwk_Lyu%T6b3<2ebgMIz0;~hdwr7)}P5Z7e%cGr%HFq$v{?Bn4j-q+KVrxiI
z=czp%9tAk*#r^pp&|bhl<{NQ1&hvByfJLx?A-xS&=)%b=w#79ISyNW=+?sm82sW*i
zq?KG*YnT@N)XbZ_dOwf{^HMYL9b=;l@F+2h-qEV>(K05cHDE-8x}n%9BE_;Ky3XBp
zB+($$TV(+e;Vw_HS)Z}q$>fNe8@EnYS600_@M9&{F*StzMe9;iS0lb|=7Cd~?a&J9
zNA*bh>xNNB(nf8f&(H2NNOFY9ejT?s7^;DzAvI6ywmnEWY1jRnMA<3%QtxkjEF@d=
z1`&!1#`??3hl#R~l<;>?@;haMQu%j{=3b8cihE8{R(_VM(&IK*0OB&)r}gU>>sF-k
zOpc!=-cix<i-isJ-@*1!O1jQV5)x1`_}Mf?$vn~g&StRWuyYE_ygZ4hGC?#L#c}a&
zVjbN*nfa?~_Y-}O5BdpIxH)QHuopjmAM*dO_uf%W^liH+ih@cLl-^WOl&bU|5osbI
zNN*A8#1J6#7K#E=r7KmWNewM@2)!5Sy;p%i=%FOfnde*Y{?7A0XTRTf_CDWU>#V)@
zA1pGH$z<l2nYr)Zbzk>&@#WvNn!mL_UbZLuK;HmIve0%oHMhJ@m&7Cd;vlt#lZE^-
zkwt7%o-}>NRvPPsNUy<0+8;!!^_GpH2e2pl>Qgis+GOEN`nSJ3d5tl6%j63*8%123
zUeSe0+FWCMf3U+$?CN^TvT=8eg(=TEe?4mYf={aW+}0JS2Sf?ETKn8Ni{|i;=%JLY
z*ovHbWz<&qwC6iDPCI_3p_61*XOIF9Ko09hK*xAGz<McK)HtKQ1n}Q?+X(!h^7$1D
zm%WG+0Me)^7^}YtV6dQI#11PAVE-mGcxzmS{X9qaN3$;rIsG#u8l~d`JG*X*n4kx+
z5;b>*^u@s;f?||;I#%owkOgQ0o!D&^#Q$}nZ)xF-{_Po%CBJ?%`4}mP8_5IPE=(>=
zomPo9TBoAB;$vM!&BdjUL8)-jB&9a8US)geu8UZJg#iZ)b6YUWf`xui-ZXCepu1h6
zjt%;ud!&f_S<dQ&`RsOjm4Xj6epK)q`@QhU<8{y^J2hgXGWQRnKmf|=<j(RGh*X<;
znfT^HQF-~2IPG%pd}7erIWx2%2yQ1`u0Du?{@9($W|=P3E(%VYOFv`VI59$;Ez#q#
zJnS6+<7SD%$%guUk`&_{ryMH&;|IBG&i77{0)(bNz4T;Ipi4$7f`pEX34N!7ty|2N
z))q;JxJfbbLhxG#EhC=#RdZ?cq~q*Y5$U^ngsbST$Lq(LS^|@5TNUM_BlvU}KMIW5
z!$^HYN+Zj6E?x$yeLED2nCfr<aUTOJUNZp6{04f@A1vn1HfT8N3oPFVR8KP<tnf*5
zB!So2JL$<VPq0V0{Oz=PxbNC@B$>8@VgO;}I`M&R-41nxPKp4`B`0afxyqyq1ZjA2
zDu;vS%-OiPF+qE`h7^aVdVba24|=a1e{ba;i`T8+2<w~cV+3+{&kLOd)$J+Yp><>9
z(gdaUzVDXFoQp)VetO@$-&BqsL9foQEHkS<ikVPld2s+n<)&zMwOpN)l0S^nOanv@
z`~a0i8av-RrS({&xkvt7-%czmYv}gFm7Dh&EoTmcb_AWg#^(p3E^%NS@c8BEBa9UR
zRA=i`q0Oj&9|5H)V3M`*5q#Q&r2pr!S2`hW1D|2?fNDq=V!uZwmHiCR4y7f?;R}oi
z-h;c=6+Q_I1a}3%c<`2NFK~5BKLDt0*WJ<o{5epGEU<nMs__RA34rKDYVH7qnZZxM
z;Uf>IFop|<>j=1X)iQkust!EeGNFtb7h!Nt7^~>&k8@Kmx$7M0dG-#|JnQsqK%>aV
z<=?NN)d(jDGwieDZ_lQ1+~}N9M-->81p$8T0O1oL6v#%oE57=^0dzsUEO2=OXjWh?
zK)5xwe;<o`|2`Dce>rsSndgPKT5ofFc|pn3j{e(m>tM)U?(Z1Rr$0QZ{am3MGX3t{
z&#dI>Tr@g5d|zF7bKw=wE_hWN{;JH@ixJ;<)bI5wSv!)d+-^EDUYK8B&0=WH{~E1j
zG%JJKn$wNNNcbSY2b~`<x>@1lW-!9f$Crf?Y=W-Zw#9f953aYZz-9I0iJTmWmXY2{
z!$v09taA%MG4}1O>g_NLhqF*wHSB@HH9DnRnsF>&G)#jBbbVyE_LQ(=<I%Q1Y@b2)
zEb}J~dK)`D8hh7UnZDfhuzzjQp(!uU-IO5JaA!oS6g$zfJMGXg@_rP$!?zYd<|C)O
zE+W{)nV`i&W9dqi$R*>W?pn{cG{a7AdoXExYe*l}Rz*F7rCI2E-xuviGCHgO2@@On
zl$5c+R+2w#MT6L2lWsi0k>dSQHVW0!c_&qJCCmI{S924w#31K-1OGq4&3}cS|Ni=a
zEfl>ZF#+0C9Yq7I{}pFM3%nTdD>2U(xO_Xd{|!C{e0(;H0X;ndtxKRv8Ud93ZVuD{
z4xXmjXJ|lm`X4wn;Z7=?@UcPl5J3<FB=;mY@HagZ*8xK$`+uO>ICYo7bDCp;exUX{
z$Bs?ePCt6M1x^N#nA(4U(El4Bh^f~;nNIDv$WMELiteLs-8u8y{V65noo?LXtC6V%
zo813wAM}QFGyAUQ^S?K({=Zr_b8iJBsPql{ug8KlT-<0=-h6)P;Xz5FkG*a`!L`pW
zU$ak=nr%44Sy;N2Ffw44((;?8bhc+P;0F5~(7BbuV%t-%0}DC_s`I|@6I(D-@q>|S
zVOtKkV3p+8wPmG}ei{;w41SQ>PWN6Kl{{5)H1y;OEfS$3Yec!QB&ghs=KqdJU5sWZ
zxPMDRg5@1NdfRv~q>;UocU&|{aK0_k?Z$azuFO>Jw+F!jEbj&elm($H*WD#(^Ojgi
zwXvt6E*}%tS2TxFcU4>6#NxseIaXaB`z!TjP`)^R8yjo-$xi=?=0*;N594K1Ve72|
z)+>N1<YbwuoB^V4nFk`$BFkYWuvRAs>~1Apbp6)y_NvV|m*vA?EPmK=I(2c7x^+2~
z^_bbqwkVUHrisQZ_>84k83Qm13zDm_LAhQ_LOE)#!c!nrG0ep9VX9U5tjYr(qSiGD
z#SX7`kv}RLnQf*!!p!m&iq&JfMKj^jUgp|872z{D^V2d)$;kM$2a$BbTdz_Q1rtK|
zmL_@z$AJm2sh;ZK<v?R7Pfz2MOPV2B4#=;q>72X*!$B6nincz)yoqy_<ZWR0faFA+
zjobO@B|wVyN4&x%uOuYH^SvF$`FM4gjlO-#SGp@*UiyiMNUv}UT(%d)=iQJrU+HEo
z@yxaJf_5b-GAW(hmtVsyYfCSB#t_wb5%fXX+(p;H)xYB=3uQb8y9R=M9f?5h+aeF@
zpm~w^t4E*=N#NE6>aD7z_?&c0AL(=FMz!J3+8!D)qA}`1@%Cx)gPWdw>qYsjAPv>L
zJ<If-$j6ZeGnc2x4_H8h;D{ZkT(9{kvp^s5-V_4!d6+#PH<COlrV_<h@=BK3??rT-
zRPclPiKX3IVRlx9pN4a4X67fyhu;`hjm|>*a#^DNyI3K6c1y_6k3R7gP;a}v=sJ@I
z7tH3|fIUPGi0B2;1~{@du`hN)hEsNe?YVWGPCZQ@E&gPM*!bPNXB`Ov;^&l$>m?uf
zTO=%Z%ctE@5*8uN<CtkDTAOt;ukD$T0blF3+T$CA=N<I%)1Shs`Biv2eSehtQhPHD
z)jKY+V^ZZcN1+>#Z||qBs8zr1)Opkh3H`ou!!-R7vJvey(U@#HlX@3glsZ_zvpjgq
z-3M9mHA_uT?^Bw=T?LpU3cmhy(L9gfvYn3YXJZD+bmQe`oq)y_z-bS{JIjF7>n<cs
ze3Dcuvp)K#?p*2GmBcG}NQ2b0+tkG8hdiN0L&qt6iXx70wW376PwQ1yDZuD)B!{iN
zj<BB)$-y+f`W43d*{6E<jn*#PeQshM%$KY`opIr>%A#K#AU{h2yrU1+WhgI4x|I7q
zyZQ;*omv{i-(@sBGZ(>rl2jqyteIP<hQ$SUPb<5HvaDqCl{W=z+HKQ@Pwc`RE0Wv@
z#r^IH!DSJoj}N+Y5hl_L>;ERAK<JlcCZ{?XFYnA$`txk6Y%4#T<r)I5zS6GyyxhZ;
z8}Ggo>7PnFK{le|d38V3_Lr25@<X+}S}g`yzRYwO%0GzIRDyS%6ce`rYD+<fTEjU*
zN&1;Fs#Y%b&k~5@yY4&Hbegw2v9avCR0Xd$R+kKCiHY5j4jBRWKIkZlipyJyV)qJE
zkK`il<<f<HGwhj`J@ui2I;>ki&U+C*LO6207}QMffLfA#cj4oPc!gcLRz>|ezNM9i
z_E3y!cj+_R+%{Nuf@9>EnOUSNVcjS$;r)H)P$j0-N>VP)d_TzqBuik2u7jOnVacXH
zuZR?!cI<2ILyIr5-vspnv{x98GUfKyI=(%tsji?;{A@`ZE?8fEBQHjUVYT#Lnv$H!
z+YZa9`LLPnY`|6&l{&w>)%)fTB3-x<fW!mzqbOi1qALTF-@jXRo_pd$_$Hg~Jl?V^
z9HZbfv^#TXzFWd+!QQtxA!kYpUFj;4R(DC3x%d3AWoZ6o6&F3<7o7pU0JNBW1jYpD
z7M6AcLa$;0U*d_|ly^1x%q9M;^>K%2)ShpAFPQdIo~Dn<ZbH)Dgckv}R@PG~_jT!a
zPm!H#=(al{9FzaV{(Y#;gXn$EwnB5#^?Njk=XQqeW6~fPB5%f|=F5lo7FVrJTFo@W
zSt#dtUOmfwVwhQ0K7*DY%wW=r&##P6>p7p%*e0;VYK=2>7?4f99xsWb(fC3%`}|Dq
zVzO%hWSFp^^BJ?Z_U$$3ef01fb%(pwZol$K_Y2Xtr{?B46H0%tE2`!6{I(=|G085p
zx^XWYOQ|5GH*B9fM&vJVV4BajZ9(o~%@KJK+~bHbiO!a5;a20?o}TwY`A+|~CwzQt
zmVF~nIC<N5+-JTBtR_;XT0gQq+-$?2Jz`IH?bD-gy;n-a%+l+Xymc|~`G=LYjVc&)
zc|;R8)3Eawfq1UdWKQb9fEy%L8G8EW21d^Q&#gKHy^>n$Z4VSR%k1&6={az^c``MV
z>40E>O5JAa(J-(AmbS9_BXmtX;4hYqw~`XifrQ=boT)#Qr#Dqq!!qJKs?0Tca9)V#
zuH}{It5jb%#D5za{<p0%u3w&1jVGK^E1jtR=qCT!=~R8avgEY&UDPW~X8+E@g9&i2
zk#{&Y<qsmG^apAO4M1MyF};3BBgYw|!I{)QthFWNbyBwB(pzDa?zW5TkXUqCF4A!N
zGAT3apCBCG)f9f4Xi&qjdqhOF2H;<!0~p#@AGv#1auz>}|8Uw$sg!|~x~`~|EoO-x
zRCC5_C;}0RX3fx75|Z0(2VFfMr-&?vgTj$ViOP-r*B&Umqdag(Rd>8pLfKCwY@-j}
z{s1iG3Sg`8LEJpi5699Tf$s21=86LxGjO1k3Aja+skjQC2Y1X<0!@w2KvAm+TiVa;
zz00yvO1B&_+Wg*Ea)lImVFDF6t#MV2M^sP7Vif1@%YLv|eb!+lA)ae@-dN_XJFOU*
zWLM~_;(A~T+klrX0uwRUlKcCBc&(!)lxV1M&C&T$(yrCha(V8~i%NzrsWPG8rt9pa
z-wu?f#)lr}zAT&`84{}1xt9z@7_xp$V?-slo-oO@_s@=32Hi=t<a-((P;h@HfRe<4
z#L?*c`}(tbw|he$a^jsYyy}v_6}252Q`=VZ?tYcMVku1|mC)fe7GbTKtc`=i-5e@s
zW`9yao+doG`-;ffY%<cpgO$R;yzJ6alHX<H2dom0pv5tcw!MfD6YsS6gNQie7mCq^
zIM1V(37>SL>O6U)r}(M5hAE`iTLCL`904FJnrwpO8T4<3=k?}qR&Ury1rvW?$>Bla
z3;=)x---7TBlyLSsO9N5b0~>mDx3s#JhZ8Ccl6&tN7TN(+p4WF*D@+^18Pj^?1W$+
zYXb17+1U=oS>MCX9XDG551<{qy7N_g>6RkD&V_qS=Ux|JH6Sv5O2-2ps{6<o;dF9C
zND`s=z%EhOmcPg$=w(WwU8C7q<ds3z?fI^hg!>1b$#b5j)9i0s?N#ad^$$(?w@ya#
ze*20|6uJE7wM12Txdn|XJaOYSDATwW`$cH<0N(GkK<*9OCv72+3={eR;tD2;BEP08
zY4%wh^6O05o64s%wcqmzTsR2yhp{}vI7&5S!%sb8L-6U_=pZdYD)wlShU60u2Assw
z0NTkMU^D_i?t$9Kk2om1=k!A9L|cq~B<o|R&iTqJ%-kc7(-4BR4bxtrv|JY0_B<gm
z-*{5PKDx($q|c^{tePcK!-aP7gpFm?zJl@C#=KtArMNB0Ve+NblHT?X&kj0l+BDq<
zd)O8`KRG?CMw0Bvsik_WPO(Mweq8hyxs3;nX4t*Y@v?N=wG{Zvn#7%;j?o}XhUlah
zppR^F5*-lq$H)07Zm*ODDxZ|X`P9VTy#22LZVPLdy)_{X%4q$$HJ<2tlF00xlb~?_
zl%mxSK9Xj~P%rkg_lH_RmRqh`sE+@xn3;T~L+0rIOg8X<rw7WF`q+>s2=n}H7@WBi
z4$Vmx3z}8D+bO^<WKYa4v`AUMTwr6$7fBVI=&7FJ!8_dg(@?|OY9=(~SJyCf#qOY0
zX25G=)U0IoczsRD=xyz3LgZVuf;!B6uOepQ=BpvY)5~yiY4#!<yv>)sdi=v)(fis_
zzRS#KEU8-#N><IJq@+m~f675d;n3`>kX2-uAu`C@+9$g?XSP{nJi92^mJiBA8Z>Vb
zR%X&f8Yk)tOOC`f6>s&Pm}5szpD;r_e^I2#g^l2QaI*I`wx2l#b2#c579;CEY-ih>
zuny)vMp9s-b{3Wf$#IEl<3%n-_9{D821Df0`K52aFyEpanRR2)tI_*t1E1&HCqHLN
z(x&r-+tGVQG*^Y*e;RU?!<w^{w2Y~>4(Bftr&nTXBh*@Gqz0j%?C+udVl3M=Wx-;8
zZ{wahtygCwTY4K)RFDqc%1%Pnph#cBDIbi}c2)U%kgo1UU*?*`#)wEXFjqHHTJk75
zV&&g>Q=N7`y!_juUO=Wri93e8T-N=K0~wXwNl9t5`0yv4Jyo}v`K_}U)4jyhzKwpQ
z0Ic(^+v|N>vD!~*4LRLea|Y946MY4e!ki_uj1pbk?i{k;eje>Hb^gTJ?deqvqZrBc
zpw_IpiJ!9^macF+me4r4ncECNxSBk#52P*w^mvn7E6;~>%BfXgaM#%S!{F=2*W7N=
zx=}R@?51dAo0nyXTiNbGIbL0u7CGh{t3hriJe98D?E13Sv<R>GqM`mcPo8XGh0Jsx
z0QB9A>O2~)Ehq0JuAC#jp_lr7j*aFNTTWV3DHNMJH(pp6+${*uj1M+mJSGa)#W;bf
zcsI%`>MvYl^9;di_Y&6k-Xz@Qtoss9haV|<LqsG%M1EzycKWb1`Xi6{$c$R*`1Fik
z_Q^Q@n41EXw}k!=kly;-|A5Ty`wx+fuBd&+nty_Q4fAWOE(4IDZ2$$`d{j@afwczm
zeGaA4K^!vyj96s95OLAz`OE8dhrP?Nyh}j8BIof34^U^+nLi-gfxzdQep+HbqZJ09
z9|QwLkRp%0fBBZ@Q-XA(QarF(^e33Y8HZsB6tpV2a13A{MKE28+{<7iLM`YRnX(K%
z4X4NZM6E}CZ@m;c5-a#mv@RO+5oBCsm+qd(zJrCS0)iFj0tf`tC=6;DT&{Q7hd99i
zWIV_Wgq#bjcRYHGOC~6~ATSH~hiq5=KX@mZa0Pf4{R2>77xx9=zZ(MHYMin>*wnZx
z!wQ@GjTQd48Gk5P-Jz714!j~7(bxKp2)Yr6)45P@jLwwL#vSxrXhEEL=(6p44!cN1
z3q#iAZ;M%}O^F)^ICXC4FL`@l)0-P5VpJpCl)^3)hGH?}eP$^%8S-?dEI)N->Yp-n
zJXO9&gR@@F^{-c5i{NNGhxBr`%!_ly?i{Mz@3`9eX#B%2(d`>t{#_!|6TmbXAB$Mo
z0{kHoFVNPg(eLLZ3xbHIkT%~yeEu3@DZP;!r-TQ!GDVcncV7fE$!47#dRVVZSW^eo
z=&U$Obh20w`NZe_J~1o`uQbd~ZNQ{d)5yVTx|tUP1PgCS`yp->(Fa%PS11ns7#3a~
zn!No%cj_9zI*k%w_K-f>2D2ktNdI(y+5p_2GBpSwz$6<1xIYoxV}ateFaVVuT{*5u
zqrlcDX&YLkF%N;&Lgjf~Bh0Bku^hikcA(-)u|he|kje0O@bC!^&kqdT4_T}VS7IXH
zxbmFHNzL09_zl=G6adja4IrntM1XL3cC0_)*TUi1vc~1(5#Z_ji*z~;kaYOlTHqS|
z`v-}9@)W%F{-5jr&kq0f7~T?E2E2gLtB_GqpICwn&;^3Bsu}o$s9|kK5OYzGf*E9W
zY$6>4V6Z6fhfBZtm&fZ>vJ7UYbH9mHB-(ELoT>KRWL^CtM|4$P@k$r+HZI~q%hr_{
z<4tOg&vWcNci9qlUD-`fkmd9x%NyvsePfm<9Xq&_>`gFE<J#w|V76jj9QkhR*52XB
zftl`HXLs~lJREL7G=r~5Uta<PjKnf@r9EfYp^IN4vo_}J1(Z5cPpWcvHGFZ|Pnu^D
z-GZj}R@wiuU)4qp$0u(nxvTAPxaLgiDrlQUaoEqMKzTmOjpj~i{|gxLZ<ORe#bbc>
z2G|+5rykz_Js@0k_=`m2pUjg0gFR=^+3_fPZyK@hvU&H-pQ^|$V?fz`V?qlc)d5%Z
zpFJUDdO%Sl-9(ju&jqp>Q-1{_4*&)Js|(Zr+0lPKM*o3R)qgEhxgWP}*f=D7K{C8j
z8MAe8&iwE~9TT?BVlU;fT>EOh-fIbsdj%L1^sk^2=2>5mC5IF%YAHvT^@g*=NU`zc
zlJ4N^eUPm_3Id;I%AeYMJO12EG;B{m!*cswY;(gl4O<ksSJ4Tjf+aoW&y3*%8rk;l
zu(t9AoYnftc{@-M-m#3C-W~WwZzd@E)bIEj)GV!!N6HX~$Tf}-ZB;HU9j>sfrPtej
zPf<~R_wCyCXMXNZ%o5k23<bVS*uqBEeZ_3JnImVddd4m3JQo+<L$bJsZY16@*-t5r
zA~Hjdc%;cU=WmTHpfK50u8qahN25_5Ac1WH`<@VcXQHOJRC=43t81lRnCJNWc@MN3
zGg<77`ITQz$}54Po6@v}8b!ZjOf=lGOs?El@DbFFCL!vAHr<}W92L%hsO-+&g4o9U
zkA4eGyiGcza{xT7cG;ePs$64+P<<s15brm}CPevI=RrIx3oA?JwqiQgr^os}({%Wg
z4(O;p+fpYro6e*@wtkgct|Ds<^)xXs@-o~#J@5=}aKQtU0YB%lZ~3@jg`st26cnsp
z8b9HbJ=XKGPv-f1K_2z`)6NCb%lj)0mLev;150}e_o=>7v?|reab6{50j$PUGTe;z
zb3dhbPc55Jm)41+L(UN>Fvq3Vuu%t~MkS&Oqx>+Mwghd1K_5FW(~_$a`;kb<l$!44
z69&?$F!f08flK=VxNGNdqx*hNVvalM^4eHJ;)X)5K|^6Od2&jgjw>TqT5jk`wP%Xm
z`rRerq|>S~aQyW4Xh)r0vQ3~8&d4KwYdYu~Wk!}f!V=C`(Cp~5R#)LM+jFB^GjOo9
z7~UdF-LMY|VOAc#2T9I+@?57;;f;eya#=W_-Unm&ovF1ypYfr*Xuk5GDE14wHq_v>
zi+z1D?#zAgt#NvQh)o6TuA$wXx-+`dp?>ZT#SI0Q_e7k;BQ?nSBL57`(nU4jPL1wm
z;)IFLk*RIUfRm={hq(%zQND@67Cm*c=7~!2J!;gzMCx~w;j?#mOlBI;Ja!?vJ<S%6
zor3Ni`$!HWDqnZ-gk>pqJSQcGNAiRXHF9n0dg`KJoNhe={CmZ0QydYQ4F(e*AUt$)
zYy)V1xSs5d%g5NNaPQk9P&=}3{L@?dy-E&mpx4a(kCES&JvBd?**OLkkE?(u&bQ}(
zJ8Nzu5jau+^Jy_(N<U|)fL&4oxo#*jUX}&N)Y?w0;rH$3X(AQdaeSr!I&}*1<gJrE
zob}!nplY0bO1O^lplW5+>Qou|V7inMeJ{!67pnPl$oxVZrCg`yffM(eJX1SckjwPR
z{MJnR+g5Gc@iy&<m+93QFB$uy#*d9+I9Qeq$@;aJ0|T15tiA$XP8JplWcMbeC){)l
zo7~REUXHU}s`DxW^cUQBGW8;jy2j#GzQ{?izdB@R!To5}8}Y8Q4kCj{J*xV|wyM19
z-N`#^v3jn%(25T5rI?VW$N)5UQ7a~M(^+NlHI~;yHi%J>G|f*BRpU8#_8`7V%#IIl
zIqT3eWb;T(&z;Z6Pm+d93#yZbRJ_-~gA{<UqB~t;NuEW^aWC+Tf`>Rhy`F^X(i6;n
z;bnKsL#8Zz0ett%15DA1{`=RlsJlcY8YQ%g?ELNt5!X?j?K3}-KZ1<Ry<ANmz3Fn`
zln(6tF!9|Z?M|%PIRE0Xb0rfjg;TdOZ2e%uk%RHfXS*L`U&!0|ctNA^!v#@&ok3uS
zg%)$4F)h(5&GX+T3Tc^(KKz5aObT=1^i@H+kyaxNAyxh#I|km|7B4)Q2wY7ZXU*=<
zg}Bt57~ol4UR9Vf2|BJu?4;J7Y?o3*W?RepyX8l4w9rFrS>S^(O9l^)@GszdNXuEd
z%~umTZngl_)*_c}TPevF{j?@j_1mgw-bJ-G(T$Y?p~q}Z6VGyRxk_~tk=aO7TP(M}
zh+n|C#41hDJA<!Z6N%TFjDb5}b<qd$;#dD@Qd$jd-;CDq)bP#78U4exz&LiXzP1x2
zm|D7aIL_m($sG+B=y+73*V*LR<`NvSns=&tzT3F+3$U{Nh2A8~K`injmP|FUN(99^
z^!Wh-&&cXYf5{61pzU980jIk)pt}~*>r1yS%ETVR&+npg8NxP}Nl}{2YeM<-dz#<G
zz*s8CmXt2)N3X-=!q4R;Lz+6xGTXU5FYuAfNxrF_=n33NLCEj0dkx7ESW&4VP5uPW
z({zlU*5v~kqRXnVozvedt78~82)~}J=a*hN`C3*(ERIRqI2M>@>U>jMmA2A+yCPbp
zAq>pJNHT7c_0<!e-lUhSG*#of|9cI`&ZQ_kiZT5S*+$^tn?`t#mGQKWn-!Zayxy}t
z+I6DpBr>IEW1Au-$o!&BeL~C3XVzt&8l$tQpU5O6P+zL7Egj_}{RG%SXHn+}keHi%
zcMY)z>@A|S@fixoeNI$lUw?I!3<STK+jvm@PH2tX*=!+5WXfAOCTwKyU}7V`3c-Pr
z<{W*0G@^%$ZJcw_oiMGG%^Y4&TT!n{+7b!1y)6Z3t{;Y?{>=DVfzrWf2GB47B8->_
zv_?gNuu1NN>c2osEEn|CmxBxVy1uD0QAFKZ_=dgYY4J^|%Hh)Wfmd2k9<~LAyIP!o
zZ9~h;L;M7vqB9C{g@9X8;d*L@5s#wn10Bw~n(I!p@2(^)T1)%z$OD<%8}uGR-e9_@
zzr8XVa-wogs~3J(swb$)<7#Z+aq%?E0Qa-GI-hlSS?fs0PsoQ*Pq4hz$@SXOw7Kq^
zyjFrr84QI`G4)3J1g$N0Ycfk>dG@%q@Q;}5k<VvZjyCevD^NGrN{0BkfK>YPq96LT
zM|eS6V2*NO1iN<pvGRxYhN^}`j9Qa>9DmCVhQ&0>U7<nR?!=DVlAlWu6N2H)+QM4i
z_Q)r&C71g61lromyY3Pt$#lqPH|>Ute57n)qqQ|#;jg08k|7~ejeKSMLy`O7LCKE(
zt&P3=`g^;UD!Ot~H^m7o4~k_7y9g$1c}k18Aq%$Lwus-GAVzf@(jhjruv?>{jqUhW
zfNMsny<bpmET?+{WpTSz1`t53xURh;f4ZmRE%&_~;%PD;W&YjRVA@a>dZJq6on^8U
ze(O_2C$omxcqt0=L7@m@Xzm`X^s7JS2Zu@fy4n->)4k^wnjMQo)3cFh?I7iv@p{#V
z5phB}QDT$#8yXXLE>^G4`b8J8@V}7gCFxk|P=qYxz6~*B&`A}4JU!i`8|pYz2XiL0
z&z+W*$M5|~v_mh_@z(RWyss477yUB*sp#_bvqjn6%7};0gM^`3c?=Y(4JwOPg{HP;
zw)4be%W0}^b+t8+&d{kUPOofT?)t0Gi8&YD#A)phMs!Pm74M>0<zH9C45cYm(;+#X
zUR;qlxNPU16Q7-v!DTZqbT2*O92<VTXMu8aj<|LGx{79iI_0pSphv%lM5Rme+gA8;
z2Bm>&tm4epSgn!Uf)1SJHSCq9&)ZA%ViG$UXcb%yR1bjT{zX$`0$-&6D3WS*s#Tq?
z7wJ`#=0PX*X{IJpUGU>ESAz@qpSCVua6fEurH?h7$HgiKtkXT=)Nu8W4t}HP&M{o~
z7(qc|MA)X12O8;8{&fBZ87>g6Dg8-X>G!_Ln)X@dxcp_6Zh~jZzK39U-~*nOYvFKz
zpf`sdTY5<kXt(GBLDv5>LF5n=d?}QHOEw%`uc2Gx7cugy(h%Z(FLeKYSuR6!zYoca
z^-{iOuHA+iaHv|kNh|-44l%VyXQr4U;jLJNKVa1g4%DZ!z4qt^-~Fe#$)IEoiuOk9
zra@B@aoRv^&))KQ)FPDsuvIjH2^~CTl7ag22-o?wIau5L&|b!<NNE`qWXd*7H=z7p
zwE$B6`d1f|wm7+7JYRIzC1et9{e`r7kn#$?JBpwbQw!hVx+NB>I*&^B(b;oO+pxYP
zQR^&lH*?RhzcK%GJ=}2g5Jc~7heq6jNOFaFv;X`}Usd_muv6eZSuHIo<kLNi6Ryw$
zR;i|>h=o9_{U?6ySuH~yR?$6Y;r&&stW7c+a$xhzw*dbmjhp-m`;;43^z6&A1A*Xr
z6^P}cjF)1yZPLmcx-_|KcjcJNpGrtD&UIW_uf?f<k{siPcL-Jqv>`L&QyZ1q^`H;m
zqr<(gfP%fn=t|Cm;yobJ^Dm*+?vEb&U9V>I3qQB;99CFlRk?iRtq3&`Zk06Z*j*Lw
zYm55gMwEB$XmBO4^BkX6lx=h3X%izQBiSN_;D1ftXXIQ=#8q%-(D;g>q(CTd;U#UJ
z%_)TU(Aac(R#A*fpf{{<Hfw`J3fBZM)wBJ-m(nzdi`m%rRKk;dKBN{-1*X*K;(ad=
zX@Pt7H$4{7w{fo9Ite3Pl35NaoMQLeXgD&Q;g`G_{xS{QJ8D85rVK`#z3x#8#A#|r
zros69GsH3|yaLQVkMnvRh#4tNs(wH5tdqJbKr8ITd9u@ify=S^1Zh@+PxB@gnN~bW
zyikXSRURP&27j!CL@fR|(;3z^LjT&%wKrkhNs#5mV(_D`<C26}IQ)K#0>!HRj*p*&
z2+CA*2}u9hh<~}%vFi48VCSY@m$$B)NIiCu&{FcgP2t(#9u&;HPud}fdv*8{U}IgV
z#gCTx6irAieWr&illn9$ACY8^*E<RK&Y988@h_oJ<q4y}h9YfMG?EWCzF*5f+*B#@
zaeJApx&O%DH|GxIoxSu?tb`+{7ZEXo^zndrG5^d`#9SRNbRJ+Pl%_(}zbNyb1l?rQ
z)@2<s@nhM5vAl1n7i{W@^Qnwc0sFu}{YrZpwG$F>X9Bu7*C>0=J%>+sn$@mTEn#5E
z$a$RRsc0X`a|eJO$(9@>f$4W1>$NR)uiVouPt=#RN;m(&&`TS>CuLH~z_`G)BbTyh
z5ko4zJvxyZs-og8Ry8%_cF<7g>&AT_&|`k0^k1aMtYczCkkd;)24<p1cXacMi~b<G
zS1@=EU_<9Ok;Hc{8P7poLpyK+$sa_C3pi3jzln}h<6jm$Qlx-t-4+6be-g^frm??5
zc!xLvXmYj_8SY911vPp?JrK}`AOHdEU%nL%iV}!kGXrEJ%#4P7mB$O2HO?rj@Xm;B
zqp?5$Rk;r^h>D}|kPY!f{K|EpcxQf=x%u=DB62*%*54e#W(qY}{%RS9%ujFWZu#$O
zEC0<Hto7z4E#5`O_Yr`3r-Cnl$)}2vpYQa-fvPa_f&xgwe{dBSoB%w)m^(}97eHs}
za2_Q7&kp$nTkr`J@F;z$VWPKF0~m>MwSrCnN^!Q<gvw%C!M{nj-F<WAzxqFzmH-@_
z_7U>pD)8H7ZXi*A@4G*`5{pj+y6OXKVfYL7OS`BYG|*4a3iQ)Y0`RR)0RUBzwz41H
z0pv?O5V$1J(mR|vApmhEAOOe~JZA(?A#MW|2Pq(KEtCRL<tL%{&o+9wIWYo0iXdW$
z#+G<L1C~LTiHUy@ea<A%Q3ZiEfg~s90N^wVUy1+!?Uz?UR-&lpy0pd*3{oiC%~9V%
z*s5>70cIV|*iQU4z^Bg?On4L)(VmrTD8zFi0O$*lIxk$DfN*2%e;bnmy}z9`;-B{6
z|G)7d{*PWh1%tl#<qBuE-{giAFV@wGZs{x$5hW)R?;<7UW*R)vm%Qxch+i82ZBo@I
z`xrvUG>?YCvj;a?Dhn8);nnYU9fOFD9{7P&{+j3i54|o7!>dEQsy@>R7KB@{9G#D{
z&xo<lh8=)bz(OI*vvpLu+E#PR)1EHsoi80woUuw=___kSB%N`9>3dT&c?mCs5uBM)
zf|FZvPVV^i>^7~1#(wG`&HHID?e%jKhkPxTZkE`3V4H9VR<&7vS(RYGdMzKAz~8pK
zrSY!mL?kz7l0tO&e0<#YdQsnjF(?1eZTnqSvBY?3d(Nfu@TA-yIM3EsA7A88JVjXL
zBn-`(#V_f)t`bQ|&B)X`@QfRKwGvJRp&t?-rlzO6%q@WVmKF;@+x@;D#Y{OTU@niH
zFZf<ai6*y+F*$rSD*R-o3ctr7eJ6UnmYvGZ5S1IcTQ5~?BJbPM4=XBO3GRNM+#@I%
zpeWaT&HUcca!o&3OJ$O<q_^vYUKumb2Kw{5i!1*SLuKhq&nIcOuGOU3@{k!^z@CAJ
z>GFxY)}%-E%w0QG==1L`TwD?|GCa~6Y!+(bZySm(6TAW8S)cmWEtfRp;UOYpdV*&;
zJ;e78Hv8PbJ=mnYw9c94h6QKku<|uON=Y_URko>$+xl5(p#8H7wlko_)Vi<NioEGw
zh8L(;$S?$({J7CJ_+>_}>so-&=y7ohrD%feN5{LqjHU}*uwS2>TZ{|WT%y7eR5=IU
z$h-QLLMfyte-K$UTJDb(1-F4CJVSo{>GE59`+8l12EWMFhq@Bt-Pg>CW87(vI!dwD
zOFOa}@k?GJ1MnaO?4)1~{kd{lFVOcHSUzjI9cpQHQvR^Elvs+ot9w9DV;ii}x<%9X
zBtN05Vc&3p47HcDPP@0Wz`xedwRB@t;Fw1P!=wB#P&-k%g6d8>%2<)%i({&v|L8`M
zqwF0lJ}56A444ytYD~P|cw+ld(UtSI=mScF&oVL*Zu3mII=W9q+vkO%aGzYwMlW29
zjKVOd74HjWf5!(A^P%d`Qdso3uruw`upns-c%fbG`>nFI>FZ)w1^Bhx<186yBs!E#
zz4WHWwRImz59N$iRF#h%)Sba#VZ{ZdgGe6K9zq65P%?sJwIEgvK~TjmlgxpHHy^#{
z&NO+EgIMoEahU^|?MeV<@>tTK@CMN_4U|GG-TBwycY+3PGDuU&8JnQnd&zA0=_t5$
zt5x_dOVU;}1?wpsZ>zixes?HwJ$SBJX1g4petBgHbjKUS6jYu$V>-`V^QC8Js)>U*
za1*kDi+HG>_N8H=wHqis9nJVwRVIjKP7tWNj?g$jVhrHhC-ok{u*h`ZyY3t+`w-jl
zLnB4gEn7FW0QE5|Y4WHgQ=UyKoHpB4U{kvh!a0J#-ROyfF88ui7)<ul;tR!e%awa#
zSi<S;Zyentpw=y-KNhH|FOXG<6#4Mg9L-8GIUzN**U%im3a<itsQX0|8~YHQW%)>!
zHbh>KF*JsfIg^9dtW)y{V;Y7<FIxu+rw2E(m!KzhFuRzYp@*LXE%hnonvi1qQBlGT
zb{%pjMY1=RP&W6fs<`Z;z5)rH3g;<O5od<&Z1${bU7%W6*c7dzccZiAEGw5a2w6>G
znvsrpod1fYs=T2HH@Oh9qR1VZ+v_EDFw>Y=Iz|<iM$E;IjnxO@^}><~s(#;ird_7~
zGq2!J_f`3LO8^g?r8XAF$uHi61J%#5bo>!eYSM9|`=tPZ(l%7s-le`5DgMh$=Xn#6
zE0La`ck}wZI9Bnqc`if}-&Pye^FuY3M%hoOl=E?qgP^1F@q!=k(ZWtOiv9Mal8;b_
z6)Hi;ul8B1hr(yh$XS*Z7QND~bDzed>^a-heADT5(a`6Vls7s_ON$LxS`3Rb$mt9l
zYpxHZlXXlP5hV&<d)LGCV%0@6=C*ZO{M5&c00;b*%G~_#x&m7$yU~Ju(#cVp+t&{6
zr};-pDYm|hBk66PmFam6v%0;~zibb)La#;91lcU`oR-KjbUc@h+oQzs^EvHl1V~L(
z9Uj?;Ffx7t?QvRNqg14ig72B8yDU!fA4R<H@k*HUaX%e;{TYSHx(DSMeE8~kMdCr;
zl)IGn@cPKwut=T0>CEe3HMop_Vjp#kTllLwcv{MYQFeR}&Dtx$A)cJ^FrPHMPSwOu
z=~JP`_;hf;Z!q7IKya;nHd{7Hwxhd%^F<XZ{=18I>=gt3t6AX%l!6|EA`$yMEv~Zk
zgaN`}!n#JqS@Pw{+lV^H@W+IG<a_LVxUi8#^e)@h*1A<qO|{D{%jnWr|0W_Lq8%cn
zEN<@)qNkt>7*G(}Ztna2#`xezA$kc3<L|6$ovIY0j>>(7Qd~Z(@Quja*!!qU=b78-
zr7EL7Jby5(n%s{yRxIOq|3taxi(E4iUcraYWpRPr#7^v2^LKaqmhpDI{%;l44CR6V
zJJ;{K`5`j?l498iM0#ne=Jqyp*+|tWx#+ij{(u{2$kUs|1(bN6DSH6?V<+>eHENJt
zFb+@|<sIs`B>#z9Wbs%GjFdcVcU_#NIlZv;(bM1>##2!xr8tUsVCqm~V|$zD;LOn-
zAkHk|pgT+xt!#JEaK{JA&<Y%bDpQ92(_F}+^B}kgq>BZ5u3b%4bKN1WLDbgQu;>$G
z(!}Vv^tw$_+U6;5SF8`Jy#fPUzWGo!xaJE!<~n6RTOZM*v*!%Q`6HKhSaaE*Knt}T
zjcNXMd0R4GP6>F_0_9E4mB^fi$D_@MJTn@6c#Nm(j9PJh<m6ZrykJJXa_C~Zz~~3C
zs*VF7fh^s?o+Rh#w|gw@QJMfG;9$_yZ4Si?Rmw2H#RtTV1qCHwr+r6<XQta(M6p|*
zagOawpS0h^`hBM)A`ZW`dmsPZTj(LaVLX?v#sPZpK9Yyw{hKy($G#nvW{!R218h~K
z@Eq65hxunU0s9r5jrBFuilJ6Bf<1TNl^92?fW(l7hx;^PkOV+imWOX4=C^%tVrU%a
zO3#SvShl5CV}c3auZz&oeJY$Sm=u7I#M;<Tm)QXct4m>IAds6g1J20%RDc#%F+A?%
zoM)hs<<jJrw@=Yv_U1`ame}nXRIkXWW_~<*{&Vgfcp_^9WXOi-N9f}}|E}g_6EYC<
zgrL0nN!iS7IToQp8YRKk#ohIm><-r~JUz$yRq-zXJ^-G=+OA5BZdw63#YwHo*Y{?R
zoB7J>Ep@8#y2o%4HYIB~FH>?S(h9@JcZz&#(aEEK=A`yH+{;jZ0@fc@e`P>ogJoPd
zJ`<I_F>U|Qe@(wn`Ceepo153ahNqNH*I($yVfY%q?$ubOiGS`jlP_VtAWv$-c9hCy
zxW4!LSS|md{MkW$CUflRbC8G6*>3=(a-h!N)QMwDoH(yc_uuZIP34Zsnc!Z~z%lvK
zPo}hQYzZpW*>Bi8rW-;r=&9_Rb*_369o$~9GjjIRh4b;0@shsgY_&cT$!Ku;QknZY
zgJ)SzV#S6XrlA7ki;udmxVdpO3Ee?8m}~MMu)a{vx?xV-JH_zYT6%*Kqk{_bupBoZ
zJ5n98M6BY|G-c4KcZULN<R81-3sAoy({JvM)QlYL08b6$0(xJR)7^9^a=3jKY2k8@
zo}(=Cx)nS1RwC2GjFF|F<rC4G+60}5c>52FA4qh#)&woC9El@qvJ>`&Yaoh60v-?Z
zT~QScOFc)Xo-=uTD0iS4d?3<<3u8!rLVupx-#4LW3x^B66fM!yefGot?Dj{p@U*Oy
zF*MDqa{Voud-q>ch5tcRV^BMg%i2+tYh-&Kk@L+G{%&I1LvruXgF#`o=^b(PX@{gs
zcC4nF-crCebz7;1<E@}c730JklY{01vZ&Sd8g-A*))x2f=4RETZsC!Mi#)p@M@B{&
zkq>lpxu(Q$;A8$vUSQVjyF&QW$Kd&^!7*719F_KHF>KHI-h`f@a9P>hYyYn)u_)s!
zv70>dOV*cRr|ic^3+GpLSl_PD`yDkXu6LY*U)EMe|A^O}w!YQ07}4{Qg<amXh-&G3
zFJjJY6R5U)V#Mwd{DAv_*dA!zbWaR8rXXvr%|32eLP2=cv>bR>YpD|=z_)57#24WM
zkQw0qcK@>pI|G=tau$PdbMD|zg~Ev2rdwhfv|-II`Rd(pN0R3e>Gvb`T%W?jtr`RG
zzjaT@xJ06V=N(@P=Ilqjt!g=KoOT`G&|9Hmw(&gq4!d7dS@}NsmCX4oBG#*mk9CN{
zb=_LoDK9m`nrcmvi%9Aj*>u6WN2yLzH$OAn&KUjKeGRKuWV#<5D9lQ)BU+iD>vsF=
zgLq4bw${uqQO8KhiJ!iM&#3|%SvpSv=wawUPu-_~=O?t+8Ult&ZMp0V#$*P~Bn&1@
z%*@T7r&+F0g|Jf>)^imC5@T4sUHiiIO33!}<_EK%+)7Qh98->I*QS;H3@@78OgY8q
z?7m1pD=PUSTn6(=4k2A-BxT$Vj50hwT#mYo)u8=@Xp(yyU;>JGJ7&25ppa@|8VG-{
zLYaH=-ck^HP@lsWQN1D2sTt+@dr5yd{#DvY;?AXU9o%bt{ow3!Fcj&<<B^1*Ze#{#
z&RiMYKCH*6%>eB0(-)8Dq{I9&LL(O3-{F^jYyD=Y#JC_R)DUL*25LWBiE3k-HM^Dj
z0-iEy)Uw3f0KbY|)@wuU>wUyj7};<I%`+w}5r(`cUK>Ate!JxQ8}byI&a`@+FpZET
zzFdF4BQiBMeg2g%#ws3c-|uROOX$Ub1bFGocAL%*!Ey?3PX^P3&x)wdP9bpZhI1(7
zV7oF${X`dS`Ula(@d5L)z?J4j6QdWSmZMO6%)4>A;REHNIHUeM9Ll*M_jkvv4(`aD
zqrEV~mB<4z#GT3f@YPg8@N}cyJ}9zK+A(i4>AkJ3Ed*Y~2kb2Hagwb8ZP%INXp=O2
z^bo9KyFe;^g>Th{z*uf6(KSl|@KW6DnGsDzsH@)ETIJrEbIq9gY%QyL^uBphZDTex
z_xJpxlB9#RHi!1=JXe{!7FS|_Q6A4skY#yuV%ehdX6%^Uf<9!_S32?vdiQAt-}mDT
z59})5s@EETbxgOfCsTg2&N}1J8si@yV0@(2P2V#xpiNzOE5biIHnhnHqB$&pViw!i
zjV|b=jXU_t-V?ezZ=u#3^6RokQRUiI0KhKJZ8yBNJ^tpwY`3)sL~_n>PB9}~u=u&S
z^wWD^<hE`W`+~3A8K!R5PaG$!<c7|>-=i}`OpP*{KQ=ko9dPix`lG@7;cLOHc*TU%
z+B#TvYFfI;gp<ixA`~R^+JvLCHhb{n2MTQHLff;sNd@N&#VNDuXrg%1Odjf;rpPh7
zp40Z)`1BAFRSNql-)4jxxu}o<kK#7j7uuBDt@q3U6k6T@=K=c(^cO-8n>~Ioy9i|=
z_7CsAj#w+($gt35NzI)|dXEz@4&^iLnP{s#IXBIAk!cG_f}Ov(`87c&u1A~AfpV~=
zcFvnjZDcLX{=B^+{=`s5vUmd3x160Tmbi`hwJj}?|EOvSFQ)yO+|~=q+VsLn&nYl!
zyuz+A*^(qVcY1OvHxUY@X{AB9XuqTC(h0?Ki`P_9AagUaU_CWe|I<3v$Nvj;s?ECz
z(uh7P0`MTjNFE8?0C3T~AHZD@2Ri424Ep}-_lAP^*AAo$L6_k?o&w!W|AfJM{)Gwb
zy+QK_QT;pg_6|bWhlG78J)=QCO#+AnTy5+pR6xyZ2x{c=c_saf##;{1!nlaS(~TX!
z#Tkf$S6at>trH0S;6ngGoT(y=A)!bbd=h#cXn3fC;R{S>^vys40E&)mTR0E`pe7(4
z{rwnA1?Y;ZSjGQAWcCw%^zwMjw>SOZg}2ZjL@@BV4xbacvg$Ghkd$xLL~MTE&c`Q$
zRzKpb3G?Wqe8b<;cgAdfg#LF0OaDUzsnDq34g#Z@w2gQ-uP~3TQsee}1wf+liYhGc
zHefPB1`}+&36H942?K94jTU@@jA9)>6T@y8D^*=5PVw2ns&lg{7Y+P;x2--~;Np_M
zg<0?_sydLY<w-2tx1K?PcD7aTJe;2EB`;XNER|=D6M8n&p?qJjW<~s3<c}1K?9x;_
z+Q$|7JWqdwa)-b8OApr7zrF@6w}P8BD7}>@FvmVlr+NYFWI7c(<q0A$LU)_K43!QT
zpB^DK0KrsZ0^{2z0PCmS=OSDKew7ZJKZt^~u^{|)Zxx^%cpI^wbb9`nxCyirFAZdt
za$p+7;!E~Rt0<hM1~4iArPr2@qXuFyBNFjny*F8{{nHj8;3rOkO6*ZQQ5bfi{)-PG
z7v2qZt{8>R1&IMKJ%vm{zbWNJMKYi1q1OIY<E`5dXAACPKk7xx-~QgFE~qZ32J;<8
zAMzvq&8Jce&_?+z%MSQd`k)D6hO4=ReNgmK_1+oHl8@zCc?Xap{O6}xJD3ELy#xc(
zl~+TJAh|^^qp*!(i&0)Ed6^{R$?H;jiCgp>ed1?6k`uqs*q$_CbiN}2*7O4^f{>{W
zAS$KtXpqoqs6p_Df$iRq`XO4m-Ps8NjR5VrDFlS;XaD<WfRIe&PI@Vr>ks7kJOCT|
z29WHB1JqLTyhX(MEnF<%4So-R1Vr|Z{;PNQKU=0Cp;)*K)+5w%9TjbDxX>S<Tw@uh
zdnS*YXdxH>x3an~B5p&Rw~jVEh}*kpG`<2>u=8z3H*QOjk|(3@QfHK{2S(lobCHr#
zO+JZSsu+vTvAnI^bX~y;B$&6z7T*Q5jH4i#TSc}W%Wr=$V`O;@c9(5nEcJEP`lsAA
zTDSbGUASmBB@2wU41;1lq_qlbKVTehs1T8Nh=vFC96a5~k!V*~jtg${)GtddE^_Us
zZBc_hxJkX@u%)<aHcI(@VrI$x@If}yn|Re3uMTj(PYuk=)(evzX}h>BHRXKi^3<Ed
z(FL(g0e%UUZ*#4Tuw)tH&-+-XH!m-(78uv@3!ZXkM#QbjVQ!YcE-w}QwqaPmp(xHR
zCU};EQ+kTXXZ;$L<)H7wp(EUm$P*NE^4#0EqnuTu1&$uV9-)Hrx5HTMGC8lR-(1v<
z3>`lg3odf@dTenaQ*rg0E$8(RV#W_dH)S+lt@Yt%9u@=_sYe*qa5mmFf*RUC*&3cu
z&kUl;kEtDAPY*_{tq_Rukc9m`pg45Ho!&r=r;Wb6(|hP<eRa{iTD}TV42eYZa&0>0
zA4I*Km!#*TN$6l<H7kom{h_0oGfmfmIm4{N%wKe*SL+GDQ$AV&Ae#X<K(sz`8NHpc
zGL6LC!JcpQ93YYEvm2uJGCWPvn)&XKP6XYtiONQU<m>&H4{jUTr`ggy)MU!rR3*2V
zn5bO{kbaz|K1gl@NuBCQzYTy@R*ky*3n4`WmP^-hn6L?tDhY#`^1GP1kD7F!1ba&3
zTb(=x;q#3f9C=Lco3Ee`ZS9A_WR*yTylw+A3KHW>;h}pI(r+zXT;{TE4@{aryl3;O
zZC=0YeYK$EvS>hMQ$`$g)iy~nyKq*nFd5Aob3dr(3g<|dG8xl`f6B3J+A*APXNavl
zZ%fow(kIi7&S^@O{8{f>epj+dB0OPkfipU7OmAr+Vxie^Y&_T6*4)MMLA|p5O7usw
z+Oi!>ZlLei^A6YzOdF*01P!?<<rXjzpX*wo=i8_xz+1Re3yj<*7+d5mC=zwsmM7n&
z*Dbej_}lQ5beR6|)7HTc$Gor1G_H9qSIXY-*2N+N>nVkc?3R~#P_+p!N@vO=vcjEY
z<J-8}KSn8_ht07Y!CD<BFj@U^X8%J>lf<D%=Nn2z6_IUpxm)lNpV3m;>=u)3vWMeI
zcU-TdO^m4EQ^8j8^+xz-$ct=AJE8C-9~Q8J+b+g!<ZyI86m=wuSVG{)2nZMmOTFFE
z$ZTLMCTSVpeiBXcJw}z^oSQbQw?wn<+PSaJpTOe%G=Mge0Rw8GO*hcEq%(o$w5KD&
zGO|;KtF10DsjlxY`tF{6N-Skd(fjsgAkLBIr2k>hsq6T5-m$ch*2iaW&s$Z*Q3YiU
z6X1i<J>Q2mY^){Kji_N~FC#eAzFX|7#=>=}${0!F&ZVRooXdVea}vA1vy8x-x?0sb
z)t8|<Mpo|_C>^{elD17HhXpWub9-#6$)CQ&u9nR9QB_JNou+@Br^RCSTEP^vCN`3<
z54$ayrOT!|`uZbP9y+N((t5(QGhe;ZRmVu3h%Flc++(IYT4ipw3npSusG<m0xd<R6
zDSC>nL9u0*?1I^=SLIs51a;w%_%(Y)M$+^*3Kmo(?#3)p6r10HJSrS~sb>Ep|FQNJ
z9YrEyqFZN&YvBk+yE2<Jx-pT*)TR&{#$RG;b0j`x9>wNwW|n4BMU4jUY%SQkh4+oL
za*mJiJk>RR@F9wG$w7|ArFiRLoOwp2$bQ8Dx-QQWU8Sh?RIb?8oAwT;=!EA$sasCV
z=Kho#_XlQWZZbgU?)HuAQR;BhoLdby<P$P0i_afTSAI5;K@Ckw?Pc6i+j(c}`(U)t
zTfX>Fp2M)MnAoAAK@VbW+VYLAAfmQufA`sZ26n1(pW-B%V!ky0MQ-a!)dy(qq^YhI
zd4F@aIPH|il8NMs>e$hRKX2uE%ATX>I-}ADr;n6RwW%jaesTreukzv=L8ThDV?LOV
zv_Ah8vwxq{et{X@z52dRw(e7$W$$kHl<Blh)po(u?~Sq8$31{>`#SnXXMlkHMwo6X
zx*AgB+&hjkN+1%>Lz$?W6FX1^JZEfoM6&`6FCd6Q{~$U^^_2aTWn@$Nf3f$TQB8L3
zx+n^Y3W`eaDkw@-={1Vd1qA6WNRbjC^bS!GkS<+nq}LFsp-1Vx_uhL6p#=zWKYnX{
zYrnqVS!b^^*4X3xSw9@Y2uYrKKXcyCoY#Hb*9Cf4_OyQ0$}CQMmc8Ujr#Q>fXtFm@
zqyNf!jsp6}T=vHc=ij7ij3j!vt`D3|rX5J|A`%9G%_RCDfh--*h+)ag(6OeSpiOdf
zfimqY9JP-+l?0f+pCgZQXVP-V@z2qh+rE;D;HHV=3@PDC7^~u{EItX6xJkqki13W~
zgkI9<hi!JSp3{__P2abu5!O1^7INcGW1i#M|1fB8{Jcfw2EYE>`y>dd0(_mPp^Zb;
zoA7)2dBZj0Micl`Lz`m>J=iCsYf<6?17*GCuk5m9_uo~9R_D{+`p*5>;lmeFHKkl{
z9t?TEQE$##);$_~#rM;yF|M((rSY3BkA1ktZJos-9=6N693CbKtGv6>Y$Z1LD-RA@
z6$2I<wfL2C+YkcEzPb0YW5(2?9UpI8m4x)`05*KJu2^ul8!T?tVVp^eEWt>Ow?gl1
zVpe9*RsxZ?G72ZDC3~B{?sxV;VS6Xbl0}qvWp3*o`L*w$M!!P@5~qd+9uRB5*|~iZ
zP7pP$EBaDwB<JGb=H?+_{JCq{K4IgTCb7t(V2%OxGHpjjzx6g`qnH2ILn+PcdU|CD
zAMlz768~^E5O%-^TiWggSoawODrh76lopM3T?NFyw6oN7m|ELrOZf0HDN2N&Pl2yn
zgKQ?AFdhMUCMr4)HueB~&V1d+=|9wfs0H~B$q2^>f+|Np51Bcy%%>PfiAI^bDla}f
zd(Xx;I8tN{-k?3-U9(nV#T}})o{YYFw?3#IzMec}tr*9jDxO7<Hk|M&Rfy}^KBiB5
zBEJ__)%Np_+2VS%hK)ey=iP<sy6SL?07?>*hu*~>pWm-HjmAbi-`3~Y8RQBi)pN*s
zn3DlL#Y&2raLS0}WMB>5P|(OQV7lJ*Bb))ULF0vxe`1Z@?%tw!2J~Y5Qusp~v+LBb
z`A6}(RxhBXN~-KR%0=BZuCR%gCzA-ZN{nk#?j~v?t_ljtE9+#kmvgWy<XL>}tCqaV
ztrOk)cA{F3Ya=5BLF(SoGcs6$I-y!fXqK6q>{J#T>F9h@27zeDyr5owpTZ_<+g=7G
z^>ie*AaTvBmC2UL@D__!MZI(1UJN2e&zP?8>YPPK<3_;-#}NSMMhz%!SHMo6SU>sN
zF}$uQ$dXtWHEQU5Xu<pR(c29{JQB-Kpn<ia9RT8uGO)G1uaCx1d_wL%sHwxuL<@Fx
z87Z&~lZmrrCOfJkH2!Gb9~)(+m``_{J=XDLipO(-FTwf{8Gw2mC(PfwJ!ex)%HIdE
zzTeB77Wk%0BhZv6nCbmxQWdVP;C(~6h2zFEW!a694SacbErP1X=DxRB@~tn)Sgyez
zrq;&!XL?q`5NogTcc$9Bi0wS~X#}8W-ztdy>?wtG<mKf<43AKKy0U2hIGD<%SA-fm
z4{xNPnsH}T9L3*X<U;UzWw{AK>rC2Qjq>I1EK1~U8o>cVOw#-)o`52d0Vli#u0C(k
z!ga!(ejY((hPOg+`^={KYi1Xp&%Kwu!iGUOoP@oy{$xQF1BHMQHE1@2UZH}ovdPxZ
zWu%V)<G&i82sr+&&t8NKCbiUjfsq-cGw`l7k$%_Ynx06<%^smxi5rgUm8@j$FP@J`
zP{4A1ind+27=@}6x~oHUJ{#YDVA}4s9nrQA*1)R)E5T|3eRjzZww8^I+^T2ykh&Py
zP-4X(5$6!#z%L`5vhuz4tNfQo#v&wnKd3kDo2{KUR8ti}H+Hy`Hus?Gz}W%M*<Rtd
z!1t+amI9~!3_VzW<&bp9G&U>hVMj}0)TIWqi*oE{hpkLn*<o|L6xP01(8DxGJK~#k
zG>{;pahZH^d1_<QUH(|{%EgmWMkFrn5KO-ADgODTnB|ve9ijBK?Zg!eDio5BFF6<N
z399;S;YEdl(v{7vl`<o!7NnP!YD}JGMZ8+fA*MbA>ov+za%uYETxx|@bI%!<9jdj;
z2eIys9i4LL?3TFb#u*k&6ASg;gLoIu5l3s|TW)s6wf!&KUhU<szFjijk2KnSdnWCE
zk+E{gYqKu{03BY!6i?3d_cn0H%~H&Ua&rB1&h-_c<%Lhf`Y&H&<J{@|PBBlUJ(_6o
z(VKI$KLFDc@VxhO1K$fmx3>yRUGT}H7KQcxY?P;wm^dHK%tc)*D1IIwY^Porb*bUu
zY*nkKb&D#z8N|b^nG#NA!DRM@YZ!8)wSk3UaA&dlJLV_?;zZw}d_6{f!{^1Nwj5l(
zmGR)BrJ4I!$7Qw8B0rHdPgYz7L}9^VetHloT2vIEi&I)$l{jYrGtZ3R+796qYAI~8
z=+l0bx8XTmA1fU1w(urHp-}gy1$V!I_CQOA_wehELT!-=9Sel3+WJJ;Nk!e2eF>S+
z+hu;vW_UzdbY$cghmowR{zFI_?L@jqZ5~PSNmPN2Lw|rOiL2oD{GM}e!%YX3$!&c1
zv=v%u*6x$y^;z&n3#)%oxvlhZlb&E|LBSaH$E!Ty<yRoNDE_NvuR@<16J6!Fp8DkH
zB<50ga|;5&lbz;~=kCkK<ciW(VXAF(OIfbJV8(i<m(6vKQ#_3Lbyb{#o$bp3rK>2n
z$l;JC6~)`CT&dF!qkuk)!Ubt_RK+Vf2032pXG}yF=8Uymim5hQ)Pju;YpfuKvtBj6
ze3cLN^QP5w39OOJ19v<OQ+l>anWFa@`j9M&J<Wg(J&=RCfM-4wbf#FR{{xO?!?_WD
z0t~^^N01Jf75XF&fV+Svi<NePJ0;;I40wKxiOm8>Y93D<{DfBR5SH}xe|qfyFZbC0
zmxTKM(T}eM`wWGZ9*A$Iam4L4O)}cqulg^ZFK}82Ua9IdGZYbvdL6#|g3F+I#LinL
zYi3;EYS-3e;PHOZG>h_j8Rnkx6Zjjrb%t<2`6IU4fzI(?L}rE?mrqvr=~SrN?mzi7
ziMrn+Y`5lVrp4FT?TS_Q+KNZH3E!HM{YerIhEODla<ILhmPAu17jZMYn?5?zSw|k?
zbPgTtDlR&tZ>MW{9@~O6c9$FyE&O-O5L&h>4G^=cs`^Bw+|I{JA#RSHHR0^9l9}At
zL?m2YR%UOyY<7Zg%3OwfaZAq#@_v?QZ0`llEJ8`y4w26Xk@tqUjcZV%!Di&5^enB+
ztuJ;S%@=EIXr|CXDY;!ZcTyx|3_Z|Uu(%mLTa#ugHN)1gRBAFr|J8r)@!MR0B+=@5
zEwBbS5BZ2;ZP7pyJ0k@k;I(oj&v_PX1z@oLL!&rr4hrD1px?MG?3|{&UG;nc#<uP-
zi@o1)+PVL38u)UHZdPi%(l4Uu_EG>r8v$UaZ~CJXv3uYq^oc|g=<K=`==4&ZPu_p*
z%>L`Q{r|Zsn~wIqP$e<Zb7vA3{Iylz2Q_-uEL2MRN}ZqJubtyY8q~<6k>ktaj)s>n
zT&Q|GP%Vx=xq&=)R$bTAo-j{2oDS<Ak}?~4nt+&eU}Va;D?&=T{ElfA;f=nUf2(DY
zQ|n`FzN(AQNfcfsS;;$6;XneeSuw&rkFJcn{z7J;Tzp%qLu3a@vOk$2uVtm_R~cb%
zt`;!2|Fh_@O!;XecrZ~?dVw+MZXDg#N|lxRDiQOfL2}8WD4hgW8EWlHQ=RqcNbJ+C
zDLs`M_TcAV8cNDQSJoMLb|<+PDx<dKmI_C;9jD41R>g0&b(gy{k!w#V&vOnQ=jC=9
zQfa0JaaHUN_I7kF9Y<HghJl8W%4KhU<Goq;S=Hggf&?w$&pzcHvbM)R$mm*xS}uq(
zIm~h-#y37uu-F3t8s*vmcUyf`xzb=rcD3#>JLjOCiK1}Vd!%obWDRZK!KkfTW|;!0
z?1%o3rIN0THbfuorHn+HwfkzHWUa;DHqdDnt#ogavTg1{-6#&1=92Hyl>7E09j2aa
z;c1Ok(2o<URx%VCcJ;J<N0B(9dRm2KQfr3u3cNa;AnFGET|i+Iw2djA%p6*SE|8?4
zJCs2@i>iDik?(Z_RGAhh>a;#y*x)yK{K>e=xG>o63@*3<E~oXktF22EsuWrk)u~xL
zuf{Tl0g{g&_FT`@BV>k<b9Lb&+hqq1Oi_x({;#*LHkjR(7j5=IAvp<)AMl3tv3uy|
z2x{xpTe!^yvh%AGjHOVL`-EPmSuW`WI(s=u{s_Gz?A0>~Z}yawtYKuyX#u+C4QB`D
zU26P%#HDH6FCul!!Rt=3dYY?RXJk|#xog#!OtklJ3{Ss*Cb$Z^esBiar7{?sv7${Z
z#EQ3GN`C60pVh0&nE#D2h;49C&~9=89?WA=ojBtfv_o%LTPJl%!@lN4`lkk=8R3Vd
zGv8|&7n#8giD8F3L2S)Vjtq~O5gADjn{H={MfQjS4Z1;52-RcMK*x?3wru+3jrO3e
z(J9juDx^d*YH;2++LgdP#LZS$H<0#mUf{#!b>eO&<5F6+jskoLpkU?A(1w%QgTKTG
ze}Wa4^MKS-=k3g6YOnd*w|?j(HlV}#FWj%Itq$JVq32z&ysu*{zxc4TY(emX#uu?%
z(t0PbjBjTXsA2iOJYYu(-=%N>i#H2eh&c~!>>tf4-`<EjKdq?~5>B(V35DXUU;sCl
zRS!^eHu>!*`UUsM;&LfVq^)BKqt$9m<qJQQSE}mUR*pfz!w16$tg+rH^OOq_Wb6v8
z{u1h_ic<MbZU#s-cFUdP<73}|T7#(Cha*YJRZyB}pM&B9ym(MfAX5EJqW|0gw8pws
ze^2;T*`Nt@>yQlUkaIGw@G3Iy?uW6~D3RSBCk^kbduPA5hprKshE|@1(c}8;ynBUS
zIv<A2e>Pj-qP6yfYRJ(LOhj<viwhqgS3eKCWp95mmxw&Ip>B2FHmn7XS#6AqAK8Vv
zT#tdUtMiV?wn~e$T91l1Nta}12tJ6eD;HjnFqC*{nXB=}0l<n54SNMx%TNJViO*Q|
z@VEI0ymct$8s!%%<+c81@;mo*W6cZ;iHV-E6|ZKgmU&Wi#MM%+T=VSyXq~9M99q~G
ze@j3nX0Ax~sbs6(g21-yY7<+dp2k+Ei_NxFF4bHB%Jze5sZzl4HAvs4RIBXZmJ8Rp
z^uV}jZ9S(QJGshv2JuIG5c#{B?_;?GIS<<ncUd0{!{?FtFFS-MPYqQc`n%}IVFuS}
zRZtk^0#ye7l<1gB)*6^eCbHuBwqfA=!>{GDw{QVR<C$0^an)(iWsZsYFX3HR?woU_
zmtY79=7NP4Ba`eE{B#jtTcOF5nHwJM^s6~G8r8mGIqRdR{@Y<CjZVIs_dD}IwdQoB
z^glqaEb3erN;#?5d#>?r1I<ajiM`7x3*YdiT!9@+?U=tpGaHA?tbavxyl41ue5V^e
zwB$fRvM2r===;tr?W?^Hw2@?o{30>}i1=&e`J*VVOh}1APm`XZeyOkocjQI)(`?vo
zV(C2JUnGq5hq!rM=%TpBKIMk9zgD1o+qY*}soO%ciqk74)Tvz6`1C|jGN)luWd@y5
zD*A!yXg7;7z`?=c`gBtxM}YbDh(-}SmlRn|2<V2cj$z04Dw*!~JC3+F?B;!N&E9jY
zPner9jn*;09C!atl%V;WsK<0~t34Oek`#(ldqzg|?fdj%EH#QxuK7$ct<=$(u8%vl
zB4%f1;68P{u5Y^5z3K-f-*`DYTF-hK#bf!@WT=-}?x@L7UBC)&0b{+-p$<G)U!hOM
z7*1E}WzQpFOPL$sqpR_N-{K3fLEk^CF_)D8NyRe7eIQBX35BLa8T|;o(4x_Cfx7tL
z`&@GqTV`Jmntt4-&md>Ab(N+QdVWcsEpaPN?TuQ}I6pVDrV>lOlDP#geZ3-N3uHcd
z7Qxp!arLaSg?}{5iNH|&euEZu)Uh`i0I}5WdPhz*50CQve#eWi&e=is`(&n7jrBvd
zst_g$bq~;+*W(k77B*k>AGAe_7(@>(VST#o=L#y-^QdN!1lCp5f~V@u`Kv#LclCER
z_b2!GdC*IbVY5I(kKkW%5+rdT$WI&Zh>u)tH0}1*CD8`oO5{qRInxbu&K)<Yh^6d=
ziaoE~i6oU2>2|8lu(sFJw{%nApg9(TNaax3vya*m(}K(c<U)m>odmVF5;++)37lyT
zgVk@rvTFfGL*+i5$q!SJ4ONlu`$Z`bD=!Z>5`8;9dObI81;>JN&r~Aj0Mb>kkCJeh
zNDHs9n&M2JK4L%%YVP(ei>#tobfo-|gtn01g9NkF&q>O08_JSJ%GI(>`GMSGCEv||
zdy+rVi#A9?e-hf4Y(hO{wA5UVc{|>iYlHP@lkB!@pWD9m1G}C5!LR+nnOEN1w<|)c
zjIkdkRK-0l%C+~xQtIJz`bkO;qZlo<*uw?ru91W^JFJLQQ$Mb63AW;zI4|G#8EN;J
zeUU^<ldAze0WSk~6bMWyLFO#t^b~r2fh%N>cKg!&G=(90U`GI9zEYa-&GlBxw^$MO
zi*t*EY+0`GKN?DFZeQ5A<Us`r@Z<SK<Pw-R55f!(=zx8lR5|cOX$Be<Mwv0+^l|aJ
z-2J^rhH~0*(jj5<%=-s`BHn3|^(jS1{j&jYRVn|4>n2L#*L8R94Hua!AZ(BG;g632
zhtOlJSa9k+<r=S|nVb>Kw5AgEgXMRN>~Oepgu>oRym@x7*{O9dstWa#lBz`~gw$M|
zX)e`Ibj`^C-2i}ri4>n|uVz`gP1xlLcBfam`J0Zp$#*@8Bh9!moKlD*>}xxFZL{h_
zd4y#1atbZ|*ylLsZYW4{O`t8lG0yD<DuCyba(@wJW3{z>G*wdQ_6>_5yUVscGY<-L
zlqgv2tayL_s;4cn*a9kJ4Rq<f3enT7h%b<nJWL*G!*Y9Rrd<1If6^-0gwvMk<C9{T
z-Jm_9wO4}Jj14VSPDD7%W4{H17CW%htwxu**3rS7pm{wU5-8K&DJYsfXfIeI<NKU?
z2ZhOGVF`ccoSR`L9}Xv`rZ^6+QvQ*ANGdqkP;Mv|T~_7Gg0M`gZ=da7KVhXcv<~b2
zoXGo0ifR3H=Yxf0jpU@B3c_iXx*-oNU~KaxrRhS;tY=>zUNU_HOkro&li+pzG`|s$
znr@LA^&BAjE<-D87|4Ejxe`u?+cn&iii-1WZW{Q>7zA3JW}Cqgd&Lsf7@Ino4bShf
zHi0qW&(k~t&z_PzX=Xk0X3QX2+KzsQaq4;ATj!%Gp%M20TsP9^R(qtLyX~uAH&Cje
z-`5yF9iGzDxFGzAr=G=XhHPkJ;&A6}J%{?&3=$7EXWQacV!D|N1fI+T<ja!t9B-aW
z9r6=W71FEki#=gzBg$-Cf%fnr?Am&DSohMAYhtpxbTs+)yGS>up;Ync@G)e~K^7R*
z{9|`=Y_!RNX_Z@V6)s+JdTa|_I;Uw>W^`OD^a%U}oay<<-Q%08?Lr`#kjN>p%6Hjq
zDx3T+doo)`hYg1xD|Ol}tXT38LJh_Fr2=~*u?srBkAD$;F#{it!Pa<;?(>B)B$I|l
zawPpY+FwU`7T#8NtM3_+k&V7p%vAbqZokvDFw9AAsIV*@nK?aarCq%oHNG}V`x9<A
zz<z0X?2c1J%##-WnHozz?%{*+B5sLIghbm2_N3XBmPDA??`NxM4({W=>fWUo*Xp7a
z_AjlRJ*k>YUrMSEjN1c9EJo@k=uXs*?3a(V01p64PhPVcNXE25(2GQ%dAqG0BOn~-
z%f5HxOWeM@uR>vZ>Og<anVD5*fl6jFan!dQR%aF`h55=AzlQ1<T3R>Ss24?svKE!L
zJ-B!DB0um%7t5S!2g)Apa155U%QVevDeUl>SH{Lzkkw0fe~4~zcsWY*u?OPC#aGHb
zs_J%kUuh?@L}!1H{b->C`B~GPi-(oZF1WV<7P52yGSGj*Y!QH7A_GwEivaB-%xd&*
z_U11llalb+t;r*cmHj8lQJ$tV6#_nxGuh>|Gf;dv*{ZMChxJ_}WkvOx*fIf$=>HeF
z!x+LKY#+!$zgZgjViYaCTPYMOgXnqIecyIlW^}^Qbj{I2gT+pf9<g_Is85KX&b55S
zBPhyksxd(}qw3(2<}iAR+T$0I0T>{u2rdAA9%#^pK2WCs9Nb6M_3<`@kyJ@>!mVFK
zT-!E0_}+@0@!IVkiQ;67Y)D7*GF@9=lKt9g(M*<?j+-Rqk6A1L+!FyZ>IL~oreO&m
zplA*Pct*EpQ9h+0>}<z)DeG2+6M8ZW*q!*F04Il8f+|p+s@}taxtm5i)-`e%bGnCN
z{QFeavYg#XU>4B-u3*uAg8fJJsC*wCA@u;(pnb%Oi#d<ps<*(`o+P1wC>xtH!t~ah
zBf?q7CzNC3@oX~|<KN`n&QXjNx%92^t%^r?BNt<J6$blHkozJJn_KDC3vhZ`XOX+*
zf9;V4ifr?~ups~-1CHzGMY%G2$WF8{XpFv--}Vez<aOeExUic1B+;bct%Ypt(1WDo
zjC5s40Y1Vc{9dv~v{%L&!{1tJu@N{h{1CWTOTT~sLGtxhTV}TnDPIo)-^7ZoABD2B
zSWLRv%w#!5a9hx?C!St4s~kyO!fT&I2R6O&*XdAwIl5xy`v=!6mcW324)|(toXHXH
z!|l#2fE^DXi&l3MdR(+;cc2FP$5$49A7>Gx8ZuV}YZ5FnQWr6}S{KD3bN3qEaYU4%
zn$i(~{zd6#!N#ol&TmP&fJ;{KU*N#*a&nXqt7Ig%hXi;&m{M;pNCwOTpd5J6=6S4o
z%(!mn-Lsu6cR1cpK3dm9llgMM8m`VM^EblAS)pgNNrcEFIG68<k!nqGaTspHQ)_l?
zZ1(rCQdKJgoz^?J8exBp^q*16IAdhQ!-IjIj-$REuUP7N^k3(v9G<WD6u>F5FhK0G
z|2!;=pxO-k>SgIB*%6GH{bTGI1lrYeCD;i7)J&`qT7Z#oETFq2%fwTcW!#~Ed=5~)
z*e7J6@o)hAafX?i!lL)UD=ZVty^iU%!hijkKc_ILxES4zL+(@9-dL?tGh+PnV;b<k
zi1MJow*oMdA?v?KAP@+^R4(%R-#+M%aBSH?vA$gR#>p2|I~v*n07v+bPx>PqM?%6U
zAZo(f?X;<5&i_VSwacJko4K=D1(uiZ&27K+sQJR*+a^w|tKI1!;;D|%5(<3-)i}`K
z>dYM0&9|Rki!e*CJtokoo=c;#z|1HHdYJ#?XJjg2>?e?y=YUhnA*|TpA2E`=7Q8=;
z(*+$~12PSq&=T?2pSMF<_X!kuzcbo@yY>8i1rfM3=eHQVJ$rDrN6b@)xYt)fkz{R0
zhX@$iW<TVJ@2T8UC*yY1z4^}vpce;Be(MI{W=No|ddHYQcJWgig?H&q*ujO<p%tC4
zwN&|U+|>KMJ3Akj=&TLq7A_W?FwF-j^GY&m_&cq<Q>$H8YQ0PMW0mgeNve-z$%N&O
z?LsQeG*vD$BV8NYoqdCdureqv!#E7&!J8ZucxyS~*|pi{c)9c0mXtZew-leuJvyHZ
zHtt?H7JVjsgF@wL#`$b#(glj#1?H<Z3-E3p*qegK@KMZO(+l@@WVEMmAT6Smw{($N
z@$nPh6X`;09aK!9CGpS}@doVLT0Jd<b+asQc0}hXY&VM@^qC0eK1|^smu+ahvebfL
zdc5e-+R-KZWcHgKtR-#lQf(^r-Y4yf;)Q8=PuQ~`Kj#OtN!3MqE>N$&Jz2|LJQWo`
z1+C+Im2R~gcJgkdBR0@;`pZtkYeilJN=ae@u#m9iaJ(`rCSi?r|97JLV)k2`X}!J%
zn0oNYvwrNXS`#1`R^`*RX8E@_$vG^-Z%j5|J9BR_kQdWnlPSLG(eU3m&}2JKE4=(@
zEl+6&w&Yx<O$jWGH$UMA^uW#6MdN}&^VaVC1V7LTm+&v5TY6{Ku&(-j)vZD|{0W=@
zJT=?4bBj0#G&z2tHGUvNmBRL@U=2eUi}TActQM4TFTz&!Bz}f<Txa)WAB4XIaD^t-
z3;@kZ)yuFxU^?D^2aMn$u*UM{dQX9Lwp2KamtmQJ@AK7yN{WBmWZ}pFA>fMiN;pn0
z75Ia1y#&Q>z@`Ey7yfabfOpyo*d1nWieBvkG9fKN&Q`_&gem_m8uJ{Ek4*w>vVp1p
z*X#89Jr)e1qZQVh02FNb@Zl4|3$Q=NEBChx{cWn1;4^<78x8~<81E1833E9$5c5BV
z{I@IpZ6@~gtnrKsKnSFOF~3J+#jUx5{x)bpF!PUVoqR(uKMp+75(iwzei2=OEx8W;
zA8w9ZMGn4mm*T&3Z<_vdUg;iR7=g3DR{1>SJjmk+S$aZ%?xYCqVE2yS_f7+C(Uaal
zs=TKf2uRYi0=YDOq-tG3v33G0S=bS?wuH0P2nkWq6SSxiT1yY!lG4E;7r^*bW%zkO
z8T|a>%x`H@0sxP+FO37WEQkWI9pl;DR{Z}?W&Tg-&p&H`)v^H)nqCrOyYL2@ak~w#
zmEOAKJ?G6_P!hMIW-;bj7U>iVzd{<v%$5C@KejN8kkbYDFxL9+Mm?tY%c6UiFMY{)
z)Ov?CHpwsXWam0!%VDg20^o?JPR~9C4-Bm}b2V_aVK)mT_2r6(7|0;Mh$t*QQx5&3
z^gCVI<EHhLOBJ&Wo4ouuG1DG%qb{cNb(D>#=Sf!DsyPM*GVCT@D!ROw3sagwoqUFk
zq|wp(Ze&^Rf%2(W^+sP0W~)c}+pjfNwgIs&u6>k_GnqM3>b@}#Em}~$({<`MBk?GC
zOMPdOl=-rl_OwQ;SlM!~d!1cW|60_F?QD+ziEgrYg&TMTJv!wy!IH)Spwk{6g|pKe
zFw>|REw|V7A<~)m9?r|k6S?kqCL%HM`i64Nz8v~thJ3pm`jC&s#ZOwX%<XibhRpo4
z!(F2w3#*(-Yq8kw?=m%&W{?tg_T|@?+BlX^<jS9C!AuqMW{s?(CzZXNZ%zrk+2y|Z
z*751HACm90B+Nwz^OKpE(vj)qRi64X8J?2PeWFH*hk^ya-ILTtC8&`va@LJ54wvKD
z-z(Z}Pmerq`tsT~?1YZKo!L`6zu!nSZC@p8Z?l<}1)%QuGfe3_g?95vg4Snh!xuGy
zeb?Z^^5G0>-d4e`Xfa%*%sHko>|rRUok_kllO6ko)>W__WER^<xOC372n~^XI3mHZ
zH`+vdO3bZo3nh6V8!Rd%>;LrehMc6B1rp&!PckjxeV=)oZ-t<Z&+FXLep-mUY-d$}
z8}n+0eWYxSy}Y(YSm<cNCuZVPWZsvSSGgtWLUXLw$cS!;ou0rOyM<<Uo8uE*jw0Oh
z4FGGHOQDn=#vK&+GT$_!DFv3)guLx~4)^Mbg$;;@>2IjLLQg-xAb<NtFy$58qT_p?
zO^Tm0e52kxd0?Y8n|sxj*Qtv3<b*Uob7#sIivH;KnKqD-AN6yLb{*I#!pFhh3e-_T
zT}M?Q95nIkv!`2L2D3NtoFihNCKMQ=4GpIC$L^w^l$<;cxOeYn(2a$uVxs&|M+ose
zZPPTQq5c-3Yq0iK?&fQrt`eX8t4xpBv9&K7BM=V7_*Z*24l|i=xFN31nYSi?e4xv2
z=$|KzQw+WRwb%2M?8wk$mQ33bI9I5^(MB@ftCSiAoX*3#Ro2IE3_*2tMU&8)shP0y
z5`3sC&PWPa^67?!fcnZf4A;zxsr6O@SPnJ1zlhK!fWS)dvFF|uDRD!?0;RWelX=^y
zl1#W=n458AGWBAXcM7K<mz17^?Fm;(jHM=$S5M8+R}px?fC;n_L9n%W2<Z3-On3rp
zL|K92Q9thpY<CNdH!1AiYgG&2h*Kq=CXwN8J(HFq+QbWPN>Pqv?9m34b(_%XQPrUo
znrs~3*!S?yr07vwj%$R3ofX`uU?{&FYbi2Y4cV9Q@D;(ud}qZJl&AXK2X^+MfNv6t
z!YxN{suK!iiI*h;x6g4wM6pnZWY#R5Y=bBA?B*iInGqe|lZWoDoYEy9H^rG@C_dBE
zNBYN9nv1Y4OI~*bO=!ot5tuMXc@hyYtGuTES1Q-1^MVbFeB{|6Uhlm|H47@y15lpB
z2iM=Sn{!OL@(%v&Bsbm9x2a$_+zuP~%4b(L`c%K2^0H+R9f76ERYIGWH1u&~Beug|
zK^E(#rY97oH#@S~bCz+nGYQJi^{oHk9NNHx+|+jZnb*0}%Yy?J@zbIyJ`qjj%9h9W
zPRXMg&pI%&Z3L5&kE~~n%#cs8>sE>W-Q7P>QEKdytHF<!Zc2RHufK2WUpmS)ih$~G
zI2m}PPq@T)h?`*>DjL@u21;A^j96+`!o(_+YeWiUq(Wvq`J%8)<`%_$f1>E?42Dgm
zC-o4!$xwSzga^76_D@y+*TwcN#^-ec13t(7W2aJdZe8o3J=i+;0pC^FUmAY2O8y41
zBi;aj37z*ttOK|eUVv{1Hc?`VyvpWm+1BPFO5$S~V3`x)eVaXK(D5<bKDFyR34}8%
zps{%K{}OziKPq(OCZ_lx{ipE_R)?6@fa_n}E?yBmE}Ecx{W^N>lzwi5)8k{(x-Dw@
z_NJpy%6!2%cgqN>-1O!q%6jj_q!=$1FsKns|IOWKVW=(BAmQa#uBf?i))l7EaMdj5
z$W}6)OobqxuD7x)vsDgL$*bY32n#DMPxIQXk=xu+TjO0T>Ot`8rz*p}Zw)FL`ZYM8
z=eW+U*P~allAlLItyGefQKQ)UI+p4j>{Re1;RWgWF`>Kzhkdx?4Nd>)kY!}um&6!%
zCRi5y>9PCwRi|%@>@K?l)dl}f1spyRIMWrBccBdt{?dfWOp3VDtVC|X6l*kH&@zWt
zY?LjR!w-Umsj3BfnYo&go6a6mX<61ndzK?8Pcy8(!RGC{iddc<JrUoYG1)IqSlww_
z<e9nBF&ea=aM223MFP45I;o6KcdE|>?BE{sL8K1aB5OItyM4Iq$!GNt9hc4Aw5ZGb
zX+ZLUSW$h^w&(1azDi~F-QBCvfnR@WQs3u$5IKt0e8!ucxL%g~2Zb*`*jD?o%XfTj
zM8b&>vfFE8!V|hPedt<Q#lr<OBEz~C1-=|hF<`>uT^t;E5C8zc+$j*~-4Wn=txHst
zlYcX~WH|$45p1J5y<O-+2}qrAYf1JCO{L0T`pnYET!19}=-+YHu}KdRdUUtaKRu<9
zEsm#-ozz~`v`unvpu}6j-1O}nS*7zgw7E$M>1}#)|15Q#D)wTIst1*&<hEi%oU)HL
zCd<o)Q9j3|6_Y$Y-e$1zRRZnF6RAH4iw;KjaE%Mh9ERxcC>*rV@P#e^%lM0OY7a>-
z{J8o3=f-2z%QawsIF@e;HaZAfyJ{HbKJ>pK@_)^|^HQwVw^ezT@o`sImGe{|l~$_%
z)J+nnvsby=Y8QJL>+Jw3*l-nVspc*V+L7Ks@jeJQ{tA7(cgRwHAbLrDuvwU=@JN}U
z2M0G&zg41}+O?o5Q$E^Ck_0V~O+NT;gRt4=N$hz-zA`RU7zMOiwWtzdq+&bqk8#K%
zoZF8?tyuFpW>rlTO8cq@c@#<fQ+|6AZV~qIoGjxhT!=x+avY4pu$}u;Y0Xp~x2n3T
zlhOW}M3nChcPBPh_SsV@#f{!o(rb^y4(iv7ru)a6sqb>Sdjk3ec}5#bC$I!Q9BCr1
zb&>Y7AQ-^MeOen+v^p3IM8A0@-2YO@+4kJ&>$4v{p5ZBw5KK|XHzRLB^bp?`@AgW0
zg^jhNfvsFMyT@x87AbEe&y>rYNqsUd3+TTdY=#|O1KJ__mBFmK-p}_0SSbA(_sV!O
z<rwe19Esb~0L|R(fRd~hIqm9W5V~*jq_jpGQ9|vTm=>_pAXbXAWLU@rpreR?({+Ce
zOuuXQ%ZJO}G(((xsF$LI6HUoAGt7uCy4}?L>JZM^8t5(l&DxhZZeyimr(?+`fJX%q
z%6)A6@FLy9THDQ~)C}rI_r_M1dwaZ56`n&aO72tg4osGYKdv!%<noTuO^pjW<6rEF
zyW25e3gu7=;HOe!RC4Uk6BP%)!zirYS*cGCzgOsR+hCwB&CNQ#BvzKtQnNJ>F=f2C
zgM^!w;qvBFgnyzYlve`_ueS{zet@vaxet^Lv=%pr#W1ql`R**QGRt^gif;u|Hamu+
zuN~&FfgUCr0sZ|&)C+zsGj{<=a6JFzDt;v@v6R|i5{K;LnGB~`Vy~M-Q{xgY$f`0V
zKwk*iBgodXeZH@@V7hHK6{CevaDjD2<9Yfv0GA;OUQB#T?`=rx{XyqWr2px1DD9g<
zRcEuvIBJedV*;Fy#Zu*{xA$LAZO~W_$dHP-ki3J-xXT8n;FV>{h9n-wRnTf*mHM{M
zgYYYSs)DwN*=~2HBe}dBsJQI?JZIxbODz0bwQE|=_%wL^`-G0c#)VbW)eC&P)RUds
z<OT1igCrp%E@KBSNvd@tSt$Rlm8bd&5`@>f*PbRjUO3UM6wR+bb@yswAiJ)<GhxWB
z7y&pqm}t5fYXsf;Kyp)z;RsXti^!ZoZK+mkrx)ybY8`Jro7I*K_3?xyG~*mcwref&
z*N?TFEC;5nLhfhM(y~rmjdesk=9X6{`!?R<E~u|M2sOj`Ajc*QeRAFy8bL(tkh~=7
z)cZp>*@*!X5s_MpJ*oAM1aMGr?XlWDprw5ypH9!4c&gMoal;krW^&o%hoBh__Of=6
z59od=ZRN@8?(DS>;i6onA=kGT)gr$z7s~QA=MC$nH}kG46wu{a*V*<?@Lk7>dRSH{
z9|^lszV)e4MpomEw0C!76YQ31!e4$78bI)M<#7H8btSFS#lY~NmVtZD0q9rijbU~o
zvevoW&g1kH%;V1=SlO{GXxl#tbTgSEC#P&S#eoRYj=(7mKq1n297gjPqLS0RbfN1=
z?a{8>?6{m4d26Td5X&%Ys}Z+)EpK$$j}n_6{;(g5BCN3hBJk-&Blv)K4JbTZq6PH*
z^kcM{ta~^+RCk#pfph7VzyS1`VLyNlT;n4=_*RcW1|qiX9-#Wla<jvQoFlmxwX}%u
zd?Y1dIqV<)t7N3kLV<>}#jYeAd{-b`u2D=Xp};5S?2Srk9k${GX7#~rJb9Jz!*7@M
zseic!jo-&&K7dVro>-lat#mA0j2lo?MS^#qJm+HJ*~^h05ZK*<Zk=;BjCSp#PH5JW
zic9H#tmff2t1)PQ331^7=b(3e&I$LuM0BUO7Vif=Q{Z4qT(1AmJDUds?jb9pR(!-t
zyBcd2H+kd0QFs64vUK9=X)tGySAo(4!BB^?@z(J3V#7M)30Rv8dJ~|p>zxqTnnwfJ
zE@ucK)xg@*EQeQ`TRfcs1mn*r7URw5!4&$q7Y2#fNfm-Ew=DiGj<<?QZi?JFE*dD7
zaQY1kd<Jc?Iskk9iTYHR4J_K@d}-b!#qvQlvTJX5{8)BS@V9Thq*%v($C*@b*|QRx
z-h^a3Qu-hGf-%tiP0Z*ySv81oK?VSRM&tj0*$eHz1{X!u!e`D>k+<J`;^!<5R<Hut
z78$FciCx9P1J-~E+mXPxR@qba2r65iWG=E2x_9>#Uf+0nq4j%F{E>a1a~OE8H4s^D
z$k}ju1TOQ4rxjY~jtEJ3*7^7!zVuq4Z3K|qe|x2U9|E7=^V~q2_nzF90)QnH@|-iS
zTCz@c1?Dk7&fJT?$HD;2TsJuY8F~nGkNxe^N0zC)JmFmgObJl2`*T#lto$>usD~Mo
zLj;Rs|9_pi5xAEUg1~Cpi2$%9HQ1hDl?=;F&OWG?I~4S{mjqx9cju9(w9YX6#SlQi
z64CMS=n#}}K5zCGz^wjwDT8o};ySFa=6CM`)$gt^H91rszIT_5jpA>wuwp*DLkRxU
ztUxs>{Wk#V82pbAxa-ov{`QjPzf3&+SXIrTt%CxWR05Rqf&GVyxK)zH_deHO74v^w
ziJ36Ul1@rm4z2;PwLb$iLK`l@Gk*ppo9Tq6S*a=3Jl>m-EtGO$y7}l79)TEn3(c5l
z_u#_kFHx(vGTK*8O{FF~FCt#>!WW>Fvc(%=G)X4X#bMg<8_&6-JQwdoPKE~WLsr7e
zIOHfEDJlzQZ6Q~SH{N1TUMF*z@X%$a*3@{|y}{YeBd+aBrz+LazDj-W*ukK$Gxnj}
zy`AN7<ZqG9^L~>4z%M&VBO!<9Ze()Nj6Cs&$@k)kqeX>Gn}carG@`5ZHXIhsRkH6n
z<zP_1^;-VC;hBC7r<ZEtQGExw$)Pk#@<WS*AM~lTU*@Yo;*`sr<fh&90hDsgQ}z7f
z77W7-YKYj9<RE--1>tVM=k=(xLEm%m1v`RAhp>e671$9=G@w#b!-^+W#bmdCv$`$Y
zHevpS{L1~eni8ispGu{d<z|ej6Eu%WQTg?QXX8tWl1ueB_cV@1NnPsqsG6cKNI%zo
z%-=>TviecZGjWen2N!25^M-Xo)6kshap?6$rd9D9QW+ve5er%oN8LQo`B%M=V~nU}
zuaO@IDg2qRwkW24NO|EZhx_=ao5k9z*P7mg9_#z<u7jVbe_A(T`{>!2py25uH#~?`
zDPnOy%sepw7sXlRPBk)j*M5IhlOB6bY?YqGIGn4+W_Ptu1(j2*#V<S3Mbxo#y(}5y
zyYB538EG^O^q!0TnA~i4CH8Pr^NW(3F?dAevX0tEz7WrOI2h&*WtLJ^-5lC?<cy3}
zc)MCweu97@U%1UHSM$buIg)uqy<%glpnlGJN`KCkwnq`Tb+|UK-^lq@;o;t6($tJE
za&ITg<>m_9$}trwO#TW_5~RR#_XF2tY)9=VuT$hp#|#h0jxL@gi*&srREZ5uC))K6
zs<tfxh6+}o{XL+>>XQRJh~)5G-5dm8KJ;$c@AXoW4nKNFOYlj9S(^aHN{b@1IPFAL
zJRS_21yWbjkT&ePb4ZfaT}Yh_jm(5%wFN0sLvXTRy3;;y`ppa7q9@|{q1aiRx)e~y
zf=`19gjPV~0C?*8v(2MV&WC>y?QX&Fc6Exuvl~O`n8`CYAl<+LFS`H2JERawColfz
z4gZI@{{I}M%|UM4yWdMtWo4?oGc$t00`1~JcW(O<Mto>Uvmxd#rhuuku#qxEK|3kR
zup#&%;s*Z$ItYgK5P}^s48RV^JkQkYxo`k##Sv`*2#p{(fLwt>mj6RD?Vs9d|DFGd
zFYgjw6aeRE%2RF8J@rS~!`^gpBSP`}%qq$iqmCX9pi_Zaj|wSC-}NP5!TxEWjN}5_
zOou6srH;%j=-f}ek`*@{(y;R()aJRmMrt5QXn50TkG+peV9TPlAZ$i;Zv~v!AEXUP
zVl1(+VGeg<bF33n3!phxiFR3DIgLK%*);-BCfUD6P6t0wx_sgDYoTx_z%mC@mlIr;
zRT@m@W1_FCHM^yRdTe~#fP+zvQOO}Sc_co_Wt&kZ;Njuq=Y{ZHXDh~*0gp=hw`Ihs
zT&#_>zE_G-5ajjNOg;AFN0!@GcEwL(BRWDae!SXCbUHe#bW5*}#Y0xf8Q~?KMeVi>
z72nQYWmEudj-DQfc8jY9%7KI8`eqfbZG|NsVP#_q1arH>Jvc~K!@tg5(DuG+H^aIo
zAa<jhVfp?*^MK*{k@R%GX6!|D*JNzz7lqyq&rvIZQ<>~6!CJI=Fm{KgGKPw%lgUe?
zG})2Joasm~elD-}{+${yX=}DjN7<$Y(dX}?6HP=<bCOw792DKFhBAa7RwQZ<DrIK4
z9_!`Uoe>B3!}Ne^3)o|DGzPB$bUdU`7zND!l%l8@K4^I_ZqU{okq{j_!R+uMys8H>
zoQtIDJIPT8xa;|<eA}!PHW@7r{=S~DK|SoGu7u2jYACAJ08^e^jmM-X(YN1x{`tMG
zf!VUA?84PnEV8V8_XOB;TqMNqS+vxd>hwzqZ61qJZ+FN3445Xb7`;vw`#7yd!!I-(
zpfHC9sEFW13Tl+hX7+q&&<?TY?)=#Si_c2;ID%IL8xtja{Ic~Cok<~b*V&uZ1?5Y|
z<tNm2E>d(R?xR0dL~o?>)CLU76c6Qmk?%lxoJr=+B_z9P($AfS=TLv}S)jNDt{a@4
zot`T1dv5=(+Kr#&tOo0A<JzlOFhA{N(9c_x)3;kx$nhm6N=ZM^|8tLPROW3F>f_<;
zdG$m!IKMK4{=mQH!Sv2FN~@|Hl8tUV<(+LzrKv9-xgHQ^7vdv{)hX;#s8;11*P(KR
z^$$s{FqT%{6e;4Lrw#VKyDoL>jPDbk3z~2BaYc*v2IKvpCHuvkf!YmKT3m(vu4%N+
zkRcyzab537nq!d_1QI5?;YF@JfG(ML!j!wcr<lxH^JzWo_U@&8)RH17%u#@giC4h_
z`%?^GdDKjZ-WX7j{ItJFdwxX-cH9Zz=pA!X^ix*^xafCmGvGEQr7!N@)j0|K`Ll<A
z7p$+{Y(xcb0*^b$WUp7CZqb`v(Nm`na*B*7f^^Ss1gAbwQ7G>?Qa&_{K+Nm)XN4q1
z*@~2>+wRmr_9fpe9L;WbTc+P5wh6Q*zwnjzTVd}-T<1b;ykD7@E$z=ZRHBVmTih`@
z<I_7#PtNBEnk}2^?iDiwSjK6Vk&E|iH?TK5gi>4TV{xKzoMtL*8}a!?DY#<ose?nt
zm7E<wmb!krTO={loJryyyoS**8;Nr2iEo9`g^=Se_hNw=Rn9eG9JOFeBMSXSa}2d(
zuzX>6s|uX(eAh2Bu|{ng)><~Z!@3OS3nGx8vo3ifkm({I<|Vx3-W8%J*l52#{6e1f
zk!L`}Q(Tk}m)t;43Y1gk2K-T!QkD6ITXZLuLOX2X9<7SA!wfUb_jYWRIte{8mtg{z
zUs;5P<A?Q`!76*#8^#-*sE5{Gu9Hta=5%+_Zha9hr--eDN;Mf{JDl_8In-}C)<)S1
zav2(0RfHd-UeL?@#J206B*%R{4Gh>S_u=1S@Q+Chk7UQx{R}Nb6}NbgfO#h4F6k#T
z<rM`gqKeD*E`O?Kw{In{ra}lu5#4y-yj*IU*X~WZ0Ws;2cNutB?v7LrYm{ZRHzoh}
z_Pgo}U?H`n^>5km6uCSsbLXB<d_d;T6MJ)q?T*w;4k;+i^Xm>LQZGzXf?B@4dEat7
zf4Qc9L<`b86ib^99+_RT(rdLptMAe=Wvr;+>XqV`vxkoX<V0?#Rokg?!m?*T@Rj{i
zLhm6`{I9C6OW4qA3Q}?l31m_Hu^R;9TLV{Uq?+PaR8;Jp0qg{HN8C*q7v~Y|Y0+=X
z0_mceY*-Gh_loXdGpam51FRh~(={G<l8wEHwIzVc&|kRn2>K`hcx`7{bL`l<{3cu;
z@Bq?cl9YxfYFa}kl<*OpwQPq$`(QUz*Rq8>_gq|y@x2dhH!!vhB=07Zom)Il-3o+W
zml#Y<j^`?vP7HFJ@v%EZiEt2~XmwW=56vr8#xZ_gk`B51%rO&Nd(^h%rEbM#T+t<v
z`Qgruj+cNjGqK;`x_)n<rDNH~FdFQkNATT^Cd8GCG)pV&JGs=4?w`RA%5#>iSxR8D
zy@Waz*|bfLbAS!BInqttO(+7u33w@RDvUp2^8VaDU>>=nBN5*CR)jrup}c@m7HGoF
z{zYW}i|C2Ipn<Tc>c!-g>9H54OVDvzf}#q5EgC1l4x9ynH6M0%52%tW457Cu`3T_w
z^;Jmk?|{<jA8Mz?hlg7I2ZvuCz3{Q46PA|fAF24KoPgH$7F++&Mkm=s98qCjodQoQ
zo#ZBpg4akk_Hex_^_m_1$0+5ANoe(0P40GxTorcu?#mAq^->xa+(nrEod_(S*Av4K
zpK18nD|}75p`>vgRJkYND$jdKhZxpvYvYPP>2roSF`QTzlwE2iy3xp-pPE9G1a)${
zoI+jpCVTK{!w2~u`5q9%;*a6w4E5{6z%GHuvjFx((sE=eN6c0j#uo+6FNH}4SIlDR
zK)dKeL}E(?P`m#LY^4EXW}DF-%qqqj;8BC4Byw#$R?tuvhrOqor3230$^nryTBoKA
zIlGxlzS~$BXM^gESt}#9{;iju+@seaKK5^`WQF<yQ-#LqTI~5h{Ma?}E7+X499Hll
zx0_rn`p1oVGJyb|R-#yS*Ht%`s={eEEsRPU^QY6cfkTo6W`vQxngjMDvFWnN&mWSa
z$UcChC#@Eo#jDL|nN*`@y{YfwrQem%EIxg7enVBEwkoi()N)VPP(U?rsu?B}OQ}R<
z^=0eJHvQ|#hKN@nd(NXUv2Ki17rS~38!A{r-rp(ENY*pLbBpH?eZwl16;)GSRZ`JE
zUR(L<8ja*Q=%FSPlV6KCL(d*{Pl^lXX!!ulu|-zQb~C%_HM`pT$4?AAQXdUBY8bUQ
ziy9GJV|Q1JMh9Ajc!ko0VWoHfrChKFZ-z*^5@wY!l9@-hUUiaWg(R?%F53hWNBZ@d
ziWH6hMZ#3u)Cf>HNLxnld_Rz2BT)8+f)DNhdxu%RUqr23@wlg*9t$sFH(yXaFf`Gs
z@+T}*dB=)w*MvjXPjM3yKHd<9El(r3tplYs>JDu*xlWrqah=yVJ0PE<a@vfbo}Kft
zxS=dZ&Hh`yUb)=2ngzWlMbB1U9JkmNz97%)&3})(cz*2qBoWE2w#6KT1BhJ0aF1UZ
z^B~r0zW0j0HNz|G1+w_-2^S)R))q5vi@6qxkM70hO}eG)OLtXW)V&r3VmJosCLm0X
zglMvb*}oMCENE3i*?dG%%B~Zu7PmD*vI27$*Sl*CfW&nqG1?*}fGcpD=dqsE!e}Cj
zQh1Wvox}>>0lEfVAa_sl)Yxu!m5y#-N<(V~R3L(8NWYyKF)!zpR8aV_Fw>_kgGtzQ
zFbc9Z8w|oKOK1a2xBz)hHN58!55{X={+wu7kIc=EU#26pp-Q-ADAc|)SBi?#?HWpO
zJ>mp}YVmwB54PaPFheO<i<S|6A(vl7G`w4*KNG1@M=X(V3yfY0(k~UiZ!LKs5-g>&
zdWROId4TAqP%4X_4>7RzWiAV|qk5h*_0ZJC&1ofUV0SH&b6Lf`x6b{j)F*f5XU*%#
zm9e1PWl`~*A@B3~`!2jEwH^o4xEETnDKXTi3v{P~$E7AYqETlx{GnbZ^~K7CN}+6$
z-)3vX@tUlNas{vw$Eap6)CGJxd5Wjd#C2zkt?i~6x$7&H>DMSbY#qsvH6~DYn)&;&
z&djYIXVCXrZx+`2>?QE3rQu-jcKAP(pDYrpwLgwQCXUJ%;N(T+Fc;6b<D<<hl~q>W
z#VdS(dzrnM_Dr=l9@Y#L0@%P;n{FjLJPDn&mGM@{soBjNRmfrfT>%L9eGJCME0>Sp
zFIYgby2Y}(Hk!%RqW47}NQ(e^?u*QuQ@QE2{4aXzIb{SUkbbu(S_TNf!?R*yN0k>i
z`p72j3bnQ(rzIj<s(=t!ydFI0JeOVRl_`!^A1bR{9NgB;tWb~sP%o_}Of&80&-8H9
zC}Y7^`$fNh*hoD_w!wtQNIo>Q#Kvap2Rn036?3VsXGBmfW1+k6hOOeNYW+ZZEL$qq
zXYanECY$Swk3>1>+K^tPAxIUfsz)elvkB$dnYwu8?NuLM3y~bJdiaWy5p8iI-)Dw;
zxVyk4SJL!dUH#`!o?BYdS;@B|ADA)f_pvIz`ye?QfWKAr{G0CdRF7ayf#oa9QHm>1
zjXN6SY%@5f7A2hw-9B1iLPK0w{pJUGI;e$j=}vN!^QUCRJd~<r_Z;3d1V67B*gYiE
zPkLx`H&wN)mxY=n?fX*XFv>-;TiM27YU;i++D{hYT2Vdf8v<^k(%M9?Lvb8z80C3o
z@g^EqjP<QdvBK{9qX*hPKb<O5kzbTNEoLgb0c7y5C~Om;xb?+V)QZD0HiSkg*HrEL
z%epME(WV}m<naa<=|WxTTexU}#EzwmCse}EuR`LfHHQn-?RbQ3S(cyc0{K2+v|omL
zC5BoXXeRigxq9vZJ0}^=FDQVuaqbf;(S(l>a#f540Dat*42S)d;9jKt*WZx*fv_b*
z)m6Z-=*f%!kqrGWN``W#7G&#gRBT?tOW7#SH|%irT<In8Osvv9-9gZVnI6@Awus}I
zSB**wUae}UW3JECa!ICQ%)=a3Wl^hjbAoA==xL2E_j81DzwWeq-h<0xheMOt4)WE#
zrHW-J%zeBrb$n@OqqfatS|uVr4el6{x;G{8b#N<P{-;Eb5)E@DiRr$e3}3mjqm^Cj
zXC8qgn|D*w3fGW!7Z#H(K6)M@;RT;Nb9nVMPT+BH*VcaZ#+BC*f_mXxy)$RWLUx6R
z2!^?4+Td-{uOB|w$6Vg<ygc1nxrx)#sOKFKnEc47UOZHfjnxSsz7y_9?KDfr?i=gc
z*kHusEhALN+_ZyxPST(4)MvcIzEY#aL-wjP{8DhsSo@XNC1pyrk^MofM*NA@?gq->
z`OZjKQ0HN>po5McxH&=`IOT=`?9}94e+i|+jp|R2+_H0vV}y9`1r2MwhkcHsU}JrQ
z)7C@9Av{MQPFHI*_8Ev4-3=BUj4F@wHUj}JuM7&8Y*JA(m>#FZ5&km#rTSn(Jm)is
zs#cX+ZKNz^+9ihQ6}RbB)6gf;F?o$~9Y=cGQyX)`Wt$-<+_r~g3Q&`tGv@@om#qf5
zqRdu%8$#+Krp(KwA%!Q5=5JPw&9+uoevs@LIn1BjsT`D`&z=xtwr<&Kce|FXWS3?}
zNl&Ut-bE@hrQ?z@@1V~y7+xsc>tji)TuHbT=8GqSkuA}3;67}lsMQK5mC$(N^dj9W
z(vHeAl49r}@SxHuc<7MfVR|(MUHA&!j_vaQV(&epnrip0Z&VZ&1QBV{RH{_z9c*+V
z0@9m`)DS}N5CkbAMY?p6UP7dV4w2qLYJgBf?}T1LeAoS+z4x>4z4s~Od^yi}#`(a|
zj1UG{Tv_W{^Z%Q323P=qwkBGlla<)<^+5zpi}F6K9FETrXCS!QEda*F0{BgCCJD($
z6(zNYe6N!~2iOm|{^E{=XX~#IwkHSG_OeQ9$7Fl$U6&8}aZog(oyscO!|uYR@hVY-
zDdWrd;KK;>PdcnmsQ-wl`*t}^f!c_w8X$Ox{u^JH{wesu>|ew~#Qk@E^uKz|r9gM!
z+yyAMC7&*MynfgN0JIe9a8N!6s@JuPK5rK%H1_OUX|T?RWd6iIQ#+Nhn9CXB=Y#B!
zp}pVNe8_zw6PQ|98{2WN6SP2a%WVAVt;4b6m<_3tnmqgJfDt7|X$D(JL{fQp?7m>1
zm(nNKA}EFR@Va}Ca1*5h&&_QogJ!NPC|;hMpin83GLtmb0iEIODrC&Ag1fC|PNWR<
zQ9oUHq;NX;z=wmCs!M$^&!a;<ezu`+@<`7RGJ=iMuJwhPkkfW}DOQRW^?)O^Oib5d
zw`?y{({xc$q%-E<7)f5QmoCr;XWWMDxR8e0+d&S@I6Uv)|1PbX3mBgs-&}!ercadA
zX^z1~_H#+2gb5ttq>yW)1O1)7!mE#SzaeoPv5r`q15&k*iCV!|9EFrR!|h3fWmA?J
zT|4Gg^}CVQT(#Z`>lM0QVnezI7*nhx$Y=*TjE_j(%LvQZt%Ox&0@ApLNMN?-759wt
z-hCnGw2RVk^O*+2Fq}Fl*_HMDso&1lbA_EMW)RX79a6EwWQ$@zl0u&Hl6;CNyZAoW
zT-E_$Ngzosl$g3(BABl3`xyc2p*W#EKzx#uo}4xH0gufMX9>Stv!fAt);n9R;qT;)
zMtqsw_*K>zvj!_W6GI#)>FNc_X0!~pxMCyhdHQZb#0CYvOMQ%;c;a&oEr-Z?@RD)2
z(u-dTuav^pv&;+Ga<;o~&11A(R^PL;>d(M99j4wI2$6kV^VbmWFkDRN(BIGd@D4aL
z_wl|HoBH7Su7&YZr1Mab4NY>|(&Cr3!HQ${fv!8krLwz3eZIW~wW9OeD!FhgYRJP;
zf~?=6MP~o3h#{d$4qi80{4UYZ2n>;|2&o-0GPKTo`An`Cez|nThD_tJV?Co@lFvi=
zyTC+_5@;-Evzh%v2uOrxEN#zbr0h7G>M<vl$cPJdKv<vKJ4zSx>#`CiI#?onRnGZI
zSV;9ei7#sX0;gcc=zbhKr)s=JBjhZ*)>CBzk?@JtmjC#az`@}sa|VnGPp<(uL?Efd
z*qL%9fl10)q^34LURNOPm@!?-iunXluz}sVx<+^ebVgSVvXwgW4)JPA2|Bq~dU>zx
zB7`4guzRjfV~<o04L5$BmCzS#;zUL4cfl{xkcJhT#a?-BH6P(@jsv&a8X7(X&}%JO
zxxZpqcGFVCsz_`K8Zcj#r-#jx1C!W!mV0JLpou@6Yw>kG9rOc|C7{+?`3RS4{;fk5
zkyWEkON;RduGf2cnF|fREW6I~yG1ersaBhm2WPr9i^CCg*+VKjXq@Ggil(XvD_up5
zR~@*rurJ*uZ=ruaI?H^v3t?M%u6HD2HYulv@#~iXlz3^GK9tzhe)tNtQ_;Fm@jc((
zk{kM1%locBiP61S?Rff}34&7Z@Cmx0&Er^p7lFLUzP1-j93H+yO%Vnc{d}Eu>`+#9
zXq_;~JgW|j2CT0bgF;72Z5Y!VuF2Y7l$1gobJxXxDu2;`VVUSaKY4|jh*RcKzRQIl
zX<ZQ)2NG2#o(HK&bX&TkJE_n0Hag}Kt3*Ff`~2pxXwTl6hnGIB)?+8gv~BvvJj5DV
zK7QaB$JJk+x^8e(1x-qumsZ=kd6LlGqFG*vEF0ycnRrR7E_VJ^Z%2^ptJTZ16$`M3
zYBTyJTE@)g?d7NTQP(I*oQc>nv_Nd>>iUDOq$cmqH7m;EM8@uTI&BkQc2azOOs`9S
zsI8u;T@j_%FihO6)+4R$E_9#M*30UA8n>$8ZeG4QOL=o-C9#|TRYk+fv?xdNmIZ3S
zh)%ot?E>4VPS)1mwhhKewtXu|amorvJGsY~K6}pMsa@CKE<Z=TYDzWwV5D($k@xe`
zX8$gU@fnLPRt~s&|20njw7!TfM~RfoL>Z}LhDb5;Vo`~EXSr{!buI-YwezLHf;QP<
zWNW<ikH@}5$H1y(3)>bg$H4k#6nwquhTN`mcT@)6Ts7KF#D^sdTzEeJ!xVvJbB&;%
z3eq8t@xFPG)qLtREAxFCe^%ZO|2i7snO9gRd8p+I`tf)|@N>V`tZSl#gj`nmg@Rl&
zM?<7us6T7`ymZ6sFEDcMrIIQO$85Rmk}kWX=?3Muf#K#QUT?g^Vp_C<k8B=L_L1T8
zEyLbVVl*6DMjT+=lRixTDuiuS%*OG-!NF;yNBv84p60Q^Q#n*#UT=YD+?Q69r0dKd
zN2j@B?VP*>JJz&p<#8*V^Y}J}Y~Uup9M%Z?g5V)d9PHWus+H+2A&yD`ZpyghbIfio
z$!=>8q88RrQ}VsKedgA)xC20QUFNZDV5S39Ez{z?2c`d|FbMRoguli>y&eIGyYty!
zW8$F}$}UFqmafV}XV)yv{lBRSsle0znicU>6mRI3ba$9HlD^fpv}BpL&mS1ZK(1lG
z4K>!$&n+%|<)n7cO*>R5>RR$;Um2$6XSY6nx_=81-87KrwT$OvJUZLXA*(D?Y^O6c
zU{-iHu)pWvm70+&xMreKtx$UY67xM=X<7X1<5%XK@~Sy`wm-~N-@QnG<aXm(AN{jV
zug6Ch;Mhx&ib48ZCgLav3X!zYo;|Oa%}Sb!^ja%Cb>T6Bb-n>YWquQlRf6yRm8mT^
zlWfUoDk4bwDet{4ZMJo^EyIJpTBF@`%Wg6AZMoVF2gs~RU3F=~Z={WE#x|!v8e+|8
ztvs_EHZmO$J#1CJqr#TVVe#5L=!jmH=a*;(mC>44wxRntlC-Dhf%ql92m6mdR4(pG
zC+E&c48IhMfI{-8)Ez|<u#-H_%h}Q4wPi7npCEoYoP?`t+Q!c<*e9REO)4`|%6}zs
z)#aZ1g;3=Hqa4}P<n(gcv|6zHosOcGdmT)}cjfEZoAjGzy06o*d$cP+L@&lNcV}NG
zY|ocq)v~CO7%pwco86gg5=4x9LPR9=J0{n0eo5>f61(e#eX}+#yWpJ}eV97S7Q#SZ
z`qvdv?bh0yO2nMnd5Y}(^J0yd2TBoRI%LHZ&#spk4<S{*dhQQ_^@=J}8bpj{8|wI{
z#w!{=9<B*=Mf@p*v&|zEZ%dd)5!&yGA6cc&0<JQ>3;}t5cjr`dxzqnZ%93aH6@lRc
zjoq7*N+5?((yzhq8=~~1SA<ISKYo8=#QwB-`v6hMv!MJAjnPH-Cpo_XEUlAOGB3l8
z<lYWwj2_V6g@3Z`o8hzeh2Bz2q(Sq<W5-f9pwGt$4+p4Q$AnTs7g5&6Qyo_^#%=U~
zANO6~h|?1pJ(k^{coSesLkmo8KEATa7*8?VoN-S?F`L`>d!A#87_^3Dpn0ciz8p!U
z>bH}wC{A!q-}27e+|M}CPG{^FE`wgMu)D030|5}(n>AIZkfQNTtN{=JaXmL?c@$%W
ztV94|Bk%k~0L+II4ueDh9j}|tz6jug);;bH&>QrH={JWDQ(ys!QbEgK5|c$L%i182
zTZJ(z4t%a6A@Mf?Xj4<Y$j~+a5X>3McW_})QR>Y|W|w%~YVYg!^q-Z2$+JPj@haIV
zC#GTN@;F8GP7N-;Rv3e_mf$04Irm(y6swA{eKL;eg52f1mH9~}g3RtkbTB4lRpo4O
zo<S{%aCerY4h*FUdk|@4l*On>^*LyU6w%L5(M!a+9htV#jO2kR%F1%qzBE#mcU!tn
z5g1sJPEL_ycz&()BAp+fa89$;=pHv?x}!ec4qjW;isMmD<gIuGyIEUNC`&7rhHxKS
zZ8pq7IAaLnn5pJk;inLrYlSij53Mn*FK$`NpxAaL)yJFU@@8tKS#jrEj}~t+^sdnF
z`SPq>uz*I3>viVK3yiuh_rUB2Jxhh4%<tyHKSUoOP$GY0RC(k>%3Is-tx?xj=?(4d
zPp#+fQ1#Ta`ANf?)c|e3`GttUCQQ~3O+d)$`a$X>r^6R!>9GynVLUA&67rvHyg6!s
zz5Pm6!0x(}r<3tBiwM}DW&dlT*mhW`o;Z%=dF_x0xX;;OY%4O$Gv6lvSQB&oer4pN
zChgL+@`zp)OMH;mK^dE-Ow14cUo@7oL`>@MJiObybQ|VRMT;bprLR|=!lh0vAJ@nH
zJfLgwy)L>j?}#i=yz^0j&Onx?aX&_{9C;2dy%UxYRamt`u(~yO3gpf^7AbKcp;&LV
z2(IURhZXPG{BKZf3)4@kK`l3`AqPe2)UnFH>N!goFkHWh${?<oAj<4ZLqr^x%%D&5
z9VWKIkKh;(v(4~;)v|%@SfzUmuP(YuELeiw@;s0;etP@|edl3OvRSxGgodmuoWsqR
z#^6DHcnQ6#6&v~7+}v>!ylA9kr%xsSyusUMkS#+!zClGrt^uY7GYyg7?S@L5;<VfH
zm5Q6#b~{D&f07D&dcS-Q?R2|ps&_uMpFH#@{M3aY`6C!RG&!s>3VmN)7I~rDkMZj?
z{*qHOx9gGnC-~I)UCrW>mg7>b?kSI_pNbnlO=Z-XSDNo#O;dxXI<C;utEMnC0Ga+$
zH!Q5J!UrJaHvqtHmE#96d%fltwMR9+g8w`6bLsCf(0vJag2D&^cBXw-OeSNY1OF3n
zv!e*Zh-bS|f45htKmK>0YM_HLo3VDc0N_M()pvX}Twg3>j|qAPC}Cq&Mc0N2&jDo7
zgyjs~?<jEIPD*I(*jM`XmOy{TF!~Q&HC6xEW@Dx!9~2uzkdf6}_JnQ%x2D1@7j>{L
z!=p)@z(f(jQvTcxI0GWLkik?ZJZI}(cy(YKAcZ>GA;d%x{U=@FJm+9o7w-^iQ<Rnv
znqG^Ta3&~&f?-=5K<h$INo<p>?%(&l{KNlmy5G~ya28f`d~3rCA6*PGh_Y9qPAalC
zWuolh$OKzJ=%jV3Jc(j4_rni%c8m^JP&7csIyI274m(oa-zU+CxS`{qRpq+uCFxXP
zMtM)wUc7OjOc+_?!^D(iA~ormXCHAlGQ~kj>y$AZXhOzIjouQ_7~|K;-JNa(BI179
zn>*2Z5+B&zmsoV~STK#92Qw&(K;*Ct`mE_{`p2Eo{(bSpi;*DFa%0WzhH@Q_5tqqF
z0v+15o~R!haSxYD_929Oj2$5&e5TFoJQ2^066W51OjxW4^?lsy7b0;~k{-r`&U_}q
z+I6cQ14~-aLrCqdq!UyGI)U<@@z(#a!ROzxz5c7${0};B8}!9tdrW3$s~JOim19F@
zcTHDgeh#W%t#{XywEL9x?sfDUGLd9m7Q9sbE;Y}L5nEZnK{#^3GG$RbXT>(ek7dn)
zdyKBHcqb-ftUriXx3#|iK_^SZ`9+Cwj3uI;R@lSLv>`)l^zcI8#+_#DlaSIL)byFs
zU2p>An-%fs5pJukZ#u0pDznQ69cz+JJXQR3Xgc2TiSnu%qp$D`qGdr@ex7y|39h5x
z${l9+_WrDBVY#13r|?D@(iV4R$Lzc2*)q-T@OKsQXJ)$bbvYiGJWIzJ88o3{WaZH8
z2FN1cLvDFy-vqUXlmNmB_?fM-AP(aiW1ngXdb#Qylgn#;B(3B2kj-AVh@6+quRmY6
zuvxIXb4{F)YTcGJ>Yj=C$9L$1Y0B++{hXLRnp*wziSL~*k|d5-^&QuCjF|6^A`a7J
z?RO3kn~TwRl$9oF%pd;f_qf7T$TQNK?>wre*5T@FwC26Gw*2z7mWpfD+%^Oq@AG;W
z(F%u}1}`)*3m}I?+Wc9KRC7Q{u?bU@<<U_u-!<rl;rak2M1Tly7u9pF)XG3FoccB;
zGUK4TKF3Z*Eyu@X1TKoAoM3{y0ZDDEW!WWinUi$gnX}_X@oUV&ec^xALq7WnTYKfA
za0A9=gXS^d+%S^yFbU1eF)9*7WK^-H?N9lQeV7p0bub=+WkSmOAVBuOO!|woaO&Sr
zFddpt3v9M5@>k14Qd}U7Z*A{Bi*<Eixc>&<dZh~?c=8IZf|V|}D3}~?Wbm4rVNj@1
z?|%8vY>qE7J2K6d6c#cgP@VBAfJqLQ`$O7ZyPGJp$<FmO@|uHibl*D<vzEz@P*M8L
ziq{F)B{gYou6ZS0wl73$V~u;+3mQ2R%_)Nh8=!37l!~p&T4ZkTlI_~`;r`y9Ttw~2
z7t<4j{tujetSe)zMy28V<haL*1H4Zy;+yVw7Io)0O+Aq}Wu2!DB0OB5p*#nDtk;I*
z+E^~@(CpE4zVVcKuyKeGk7_o35Ob_uq0jF(oZG%{s`!rR=cnV(R`~SMgO1HwdOw<y
z<!M5iJk-%lyme$+>NOUNMsSSjp0Him4>g>n-8I>M2Wuw9#S%g=0_SU}lTioM%`y4S
z2w4FH^O(GtCVQ*3abEw_+?(i(p~g}~n2$itI{KcJicLvFF^7ua?Ml6NrVoqhD;e$e
z{mgM$pAvbE>P^SCk)zqZR-_t^Z38j<>TPgIXf1li24=*ZhkFLJ{4$RBG0teDEq3l^
zu^GjQQx?4mYL_N=Hki4(3u{xGC9yu15(wYo6X}9P!{^>jL|mT-Z4d01Xt$cu;=~dm
zj?6hFFT)|dxttYG3~nyE$h`LxJ#cUOsnk3`y0~(2S$@gTYCu(U$%bvqEe!yeX!<;o
z4PS)?s&Im<>(){6$WvyQ#;YftbSx(zJCxWTdDy|r4B5NIKTNv$5em^N?_Xe+yUMQy
zL?%f}9K#LY|0Y^z`%UEXn~3{#tfbhdP5u)zIL}}z@1u+XDW<nv{oUGKi|aNFJzw4`
zId`sY=yDFO{McQ}&2!FQuWdNWuxBs-;S$QNp>2yVZ7+7LV-b{~7e&EMOA^1W8>WU1
zvB&WVMtJZOanf%Ml~WnlRW+0c8Vp&K8vVr1=%lghx;{JCc&w<SK`yPAm&kpP&ovb0
zsNR_9WgCBp@ph5Mx%}9!+TpaC9O!H-9dw-~onB46JvBZ<SgKg_8vx(G-)LeHw*&d9
zHsb%7DMBIF=H7A|!kBMLOq)0P1=c&?R7qI1S4EQhlGFI9w}6JfZhI6~Eu~^GuW`tt
zylga#uLAo%arr%OX55=_f6o<aSwv`pclC|(B$1wiMPy|IZ*|Oz=_cc)*KuzseB3%q
z&JIgs!soSaR3<|~a{Xw-wZ;@{=Vy_3)<;=1qVV<Me4H(Y!8yxY3RQc!-$X2zV%?mF
zqimN6tgG%)0!QwX>9qUxeT@d3bePmd3d18KqbOGQo;o*aY&~WH(vflTd2b7|;y!@i
zM?@fkgQPUnoY(iDcI8|)+hD+>ff}j$?jioFcCeVAHTf4?C9X3wsqE4#&r@4)28rz}
z8Pc!sg&KQ1sz1)9^}6j!TqwBuQ8!G?M=<%+WBVzOQRCDFM?fYzfUriv4vTC(RCU#}
zx=L`i6&IMI#*UPAKe~}(iayF}W&;Pv;9?i?t$G1d=e4Glu>OX!gkH|%vRkL^C-0;3
z&ew&}mEbYI+22Gj0a|W{fOKe-9x+_UPELBeRn_<l3qi>rV;r8cJl8QIRe8H4(V+u@
zE+@2U#p}k|K3{P?WlAfrNN1?<q)(c>{#lqYMwv0W^lzd`;h5PT&jbuzVb*2a4^a8c
zeS}lOvwFZj(z%y-;eBBM?Ea>$2m*VLR{tiPlmaO>XV7Dced=-}hmP}rL#xDFQPHUP
zW~Yy&5-$QQ0FU7>G+Ojui7Fre2?r`ew!t>RoRN<#_7D%E6S#URN59;0xWxIvur~25
z=r@t~*}VdHKbI|jdMzsH`l6fPAT^c%C)i$REf&Y9Gu^vuul88u=8n3Y^-zqPlxKAS
zZFIQz5C;Q&q|n{KUq>rBZ)~J<ag2!$N*?zUrancC*fkn$U)2;Ra_o6eE~Sf){aUf_
zDD$#7ddFjU<^G45Yf{MrKStTo4<Yu&i^wFba65gA#Z#gcrt6&xvv9{b$t=}8Ua!W+
z4Bx6>hj07nKr!M&n1h22$N|PZle!8YOmV(*0k$lK|0Qoz=Wxq!y~VI>=wOR?c514L
zz2odKlsoIbO!NRhPxHK&FkGYfElQ>~r_97OB$4(#Mp(3g^A+kO2r8PhMM%53W*^}S
zxob!2S?EUfP-um50YM#sg;FSFnR>vwe7*D)`bOKPw^E^^P0<TioIR}_V?Q*1_+S)!
zGJk(iz&>Y~Uoi{p#%uUfD$z!n?DCJfh&(snOK@O;Q|TL=*z;K@SyraA$J`Aft*=XT
zctzslcO?})HCz<_eXd4iOv=cF#RQsNQf2aS1UPw>Br`^ZaMTV#T;05xoFEUkcdynZ
z)6y2+;}r?d^l83w^_Aln*&v~rF>g?a)RdEwQ$p@x`e@0o;=LC`4`%P*7sIyIysZwm
zto8KK8u%j%Y;DM7*4Awntmer5O}V+?U9ZRbx@=cr`oqx&V}4A1FuRiI-h4NS7S<cD
zg)$tTlB^j|MA(+K^mWr{?QbR<y1RL;rdKNQ^9dC74`jgt0YdGcK%!k}n|Fg7VL=tw
zkV<o>w+~9G6)e$ps&`rV*Be*Kb};f!Qq4H}^YasHPw08EEXDOd6p#hZ3yMm!<6#)C
z5Zg#EwN{0`g(VhWp4HCSdO$9-qPw^!MYFPIrmNTC<@XtG>ve==jxAEVl&D)1abL~i
zOS$Jq$Jm+1z=yGs?2~-w2+Kt5Bz~Y|zMvXA{e8)!Az5P*?1o<UN^CW;Y%!|&QB#_*
zY@j=+<(5HzE5`Acb5|FmOPdn_6tUyPH36W=eI7+Sxpww4Y?;)G@9WR#5B;pN`c&u!
z3tPe+oNlaqbpFQh(?{y_hW+wMAcv<-jQ5TyCKf4oom-M5PdR`OCeUu|wFQ7hG~a9B
z?zFyjVy-wI)dXhBz;Hd$66{Xp6nxVY5$?l)GaYU=9Bqd$s7b@6cqG%8ukt0aURUF~
z7+)8X3TxUG-I*Xz+YZ`F9Y&4k4ZjbbncYG)Rwa5s1vXc9JU?Ekzw%+qiDwo14}4L4
z;zt<;$N7w{alR7rn9se~$4`j-LB?Nh5T%-nqDWDGj!V#aOuTJ+#@(!<JycFqIK19q
z#OF1-y>9n6QPUP*Th`1|>RzWNdrFz0{opn(l>5>ZMrU;Lx{sj8AfA5&j_`S&=cy-F
zz!ax=;`v3H|H^g4>1v|Xnpj2(Y`cOdC=AbvWudV7F}0CUMRRn_vfdj?WZu-&G&dI*
z7^n?MAuL$=6D3%c-+=Q4a6Xim)5k<$oWoZbs`~}gdDa)Wy6eIpNqa|tL4IB_D&9xa
z6~&mrX*#19JEupcN_jqp-V=QFeA(k3v7j+1gSG)iTm6}I$hmQfQg^6IB>T?}#?(|7
z>PZ6+iiPJ>-&+>Wshv~r^mVWtcGpuV{z8IpnKv6o?5QT`orRlOMt`})G4WcE>4c;4
zcnGyX5a>9)cjEUTF!+%|kpaxT4%NI^HH01pvlhnIg8<klKu%EKBT>B;E#qzOn$srL
z(0endw={77{x!i7$JB5u*`i5To^yy$w_4qrOpyn!<|v_E`HKIIbp?YGE1>4`lVQ{a
z0D=yFHsxjQW2YS{Xw<KCHlvg=dRus6xS}=){aKB&sEn};!V&X2vPS!B(6SP(BrgbT
zGj!r~lSO6a!0J|@tIR|FMjqd*!-=nJCSk}wJbl~I(=QDV3aUu92)u~gJ0hH2Y-R>C
z#04pi`%J}jdtbZYUMm~qlbeMU>2J8zHk3d4WX{woloBZTmM$XTLziy9V>s1NV-)EY
zm$qhh3BoUN8a&gLvoy8jT)?A(Ir~i{8zFG#WK6A3T)lP>x?^V__>*JUaFQfK>1)o!
zbX+>Eo0$09HfMMAZNs(6%Dn8CD2&#OS^HR<fx=emp5QAZIx=w*<LJnz?cn@Dp9fIK
z!rw$z8~030^IqcUzsK{Nr_&Pozpni@*}@tixv9Z(&ztGm`ao-p^+3Ml5L>Wlvek3O
zB@A)?%^RAX{hl2;+&Vc5PR-oieUp76(=iZPor4*Imo-9*dna!-DQ8~Yo=Mv5M?F~9
zaCuUm!f;$B!OP|NW_f$B!HpO9Z(l!Jt`i^uuD=>)XIR()dm-w&{GwqEP)AS+2s(G*
z9)Isb_8hP6E{{bf51(ziXqqlv$n!A${~}Pn&fi;vbqh-X#pQm{z!?_Uk=!U2lyAz&
z!hbxH1e)AoJv;a-Kqg~JVU5|}J*e+z0>Wxs<ueFzZMUL0Pk;^9WBGF+I;&#iS3T>W
z=x2oNfB38-OGjeo-VXqzdJJDhv4M4O<>5n&2(|Ku@bxCZarR{chE^gV_fypfxB%c?
zmf{Bw=wQKq!H4fWRtPULZo|gq769r52^r&zge|JzNG<}m<qwSXMnUuM=V4J4I;ZJI
z=c2IQ4xprX_FT82vR>^7U~rS70LlFb?hSeSk#Lhxn~tJ_b@n4J>i)3b{*;G6PuY|8
zE`q-UtDOoR<UxAmkJAf~;WVG$;sFhEl$GzxRMiCQe%XmmT`cx@HOJ)gOvC>CBAs)7
zSl5l+fr|#%+H2&H2Pe=gt8=nI`0z)9<4;e(=Y7bsJL)F^#KQfNzPQT_BgmTBYCd5B
zRG<I-#y<{^xyR?DPdNLABUq))<Q-3j%F|abh3n}1E#v|kx4xGbsZzh27j@}-q?1Pf
zXxPpAB%$Z%I}V<fN;7EV$0*oxuRRC8(na*f>Ud^U94~4XDZdKDeBwzmfGxM)WSmZR
zOxc4fPB$L_Z@s0r5OsFd16aS80M2e<<e&ahz6A<`|NDpe-*x-HpVognM`ifk!_gGs
zNRB@4Zr6F*P>$Fm!H?L(x;e)SD8p%p67Ca+m$KmkJgCoZ{P$S4{}ed$2NHwmE1*<s
z9iXUgRAl=bes@=uK>nd>0__V2XAIN6$;DqAuMzAg`+&~xn{na6NeGW=gaxuKM7AS=
z-5dK^)^MJNsMYm86aA)o9Dkz63`5w$)7iJ*CwuHFmvJ8wJ)Y2&<=>A;+DRML0#V*A
zCG-tr(>s(+R9xvG3rX)iDob9x%~mA#%<4UjJ2P+a77xn=MqL*i?JZ4bmcXp5{?k2A
zhgRBmP_~#nq~$H67Kf+#9R(*+V;J4?bOzWD_WC;&JC84ZMTC$@$U25IqF3WeC6b;A
z1wicMhtEMq;`qMvvD5J-=O#Fld>fz`u=ZCB+yhx;ousJ8NS0v7d^+xcxJiOlSSPpk
z6bpZ*id{xXZlt0$v+<^cfuYS!AT?KJpuG9Z&bg^L<dtwls!Pdtj$ugpn&<#glO@iu
zVajrHj3*~voBoN8BHQ9y<rNvKK;xAN&f%yKq}n6=Bgpsl?~^>8^mk}DSfyBfI)#eG
ziIh;p`}(8W2tN-KXqHJ#ZTVP_H)LcebvGs^igonZ*ANJI@S^pv2LYo9%P7&~aYENp
z|C@>B)1>Bteh2x6Gd(68Xx^`GLEVe#xeD&6=-X4q%d9r`C4(_Hq}wN`V$+={p7xoX
z07IyUK`R$9pc_82;bFb)pk_WcT=4d*BCZbe<utW9`LMaYW4zwj(sZijBagM;L?G%#
z+R4i&U~EYakUQBXq`KS2z@)f6qoQRg7_7haq!&Z(meJ4w1yvpX&C==K4!H(6*X0=x
zd-ynbK5Zv+F|xh9cK1nk42XzGD*4dEOG7e9oMp#VZL_gt10)=SOl9gX9B7lHk*7r9
zpPZdUPODxEHj+%TVpdjR9*;El2`H$(RR}P?T)S5QPyBAQsqA)cvfWJp=^CvAkrmTX
zGIpnK$)3o3Xj6H+yU==kJQ<W$l9u1l7sx%;Zt}X-h}}8Wl_)x_Wp^MLDRA4?okr@V
zxE`&tL6W({<D${8=|sn($FUmmUOq(@&`9zw1x!vt<gq*IdC~^0^DITH8F9)0_0PQ5
zk+NDm2?<*iw0476UlSEr5N%JA6HO1;0Vy@t3G^F&+`Can2`LM{N(xorBy*ZCtntLm
zMxS0gAC!=@gfy}z%c?94BcIhe3z=9&@x@sLQ)rQ}k>UD$>CgE~W`l|VEc4(3RE<c+
zdI{!eBnMR1o_8CuLn?;}*Mbj>+zAaYK_{97V6^%@>yMPg8raE&V+KhHM5KpFY(YC{
zdoI90Md3cpo2>xn4r4~WQ5{^KKb~C-1+}_bQdHO?+t<<>-QryK*r!=I+;JUtZ?BAI
z)N{gY+I?)&#8s{+`2841PL^xu4!okau4XNR`q1dsd(p8BzSh2r<O1P=<EoE~%-28#
zt02|xU4dqS+Z%G^gNF>D&}8^WTCpx}!w$xvx5U1KpZtHG-CVBMo(mqFua3a0<WEOm
zQ8|xzqMAn0?a(+ad&`${*TH<=D(I9G@OPqAhh=Lc==LVqw%~o$3Al*sPLq$MZPUim
zqNL0Mn7N2qP7I|6n4^0D?r3AgUNps*Z0(GFG11)}O6+)%6A$_d>Z*xUVhhk9@md4-
z5IDMbJ<|KFBPUp^l(fU=LY#Q|dVmP$(IcnLfscKHWj_aXvIY^gXK4bTco#=yc#3Vl
zP#f&<rPEDx-Mm5Uq^KczkiR7(ojpnE@X1?t@7Z7*-_jzQ*>tIClFf-$?wb{LDVCmf
z=-`$rflCLFQDa<n&4anK{bAh8e1{FH{VUI<MjPXfCW}Hx3{~zYJTw=mE^>WEOTr{<
zIIqk7+S9swux{w6F^o{lx(e27*6<s01hC)WePNf3Yq^P5^Hrq**IkWBLbmkO93PPT
zzk5}vNIoCkFPJ(OR2kyR{5f;2WY=!^kfg@u3S-5a&R3VB>fKAc$(YsE%?rWF328LQ
zJR32sHK#ATlS!$@J(LpU4BMBLdhZ@Bh-Ug0i7@jI9k>iF(V#h=vQLGO#)nqFrte{v
zlqJysX%vo@mdA!qLY&15AqLWiYrUJ5TO;j4O-k0CZdr&4Yd<qgX0n;Iv<y<WT`+Yq
zO4AgKQ!^_=%a_ZwkPUju0mQPPj&s`A_8SMHzZ5l)3#ECsu*UK*?ED@1I{zzg-UH~<
z^_|HwzsJ^<_mqx6N3N*Y<x|Wb;J2kz>^iuw@9}}dxQ0sJ);*04$Zw*a&JyZgN6ARo
zy^*whPIfDtiMDS^)&BUJjQj%R;qcR8$WleE&4bEFF`j$3m0yv|*$$dGQBYlao5kK%
z(KebBSD3~2WGP7lB-sq?v>Gcsz|Ds210f;>%VpENmC@2w$qQ`X*mg&I@e(zW13IXh
zR4kWW+W7gk=O!nH`nGXQs+2y1YJQu$Jm&i{9FXg;<KE{<8t@#z_%~2VGbxJYmInM5
zHCEEc%6HAf-&`d!kJ4DKj-s6u5$}>3@3J7Ci)M^0Hhg-Va#NYUJF*^Ir!0D@;92>p
zI$5A#7ZqdNo7UT~j0IyvI8q<!0kQbNWFBVo{VFQ_5<Qu0sOSRrqS#tT-3`=Z#wW$%
z%mTd|ml#)H2gw7;vzC_ucZ;Sygof_~HC>mClOyQyz#g?>4?)3O;Oyx0DWAa*Y+(X5
zE8nTt10pEJp*CjM2l##y)ehjz7XLM#S2-Vbe06<*pMizduM@SW<tlJa41DIYG7%-<
zf3}|b-gv8U_thVDP5-B=$#Q+y7?f@38*?pPx#auT_Toa-V*gZ{`!3ALoWE2y6;=Uj
zeWF%i@`d6%`d9ZMHN5jm@)2&YoKzXZwwLvlM58p4>xO#zH-7y}wh2xiR<P@HT-r8r
z>L%ax9deGWw~{C}BkyoODzF!oW{7Kum-Afo=;k5`{lybQA|Is%_TzA?QjC|W;wI&A
zt~jROF{sr=kmotOGu0~JnaZD8e=Rqs@kF+IW2X9tP)wGNA~$+;BX`DkKvUH=b>s~^
zXQmd6+(BMI_wEBX|9`caT6%=EL=~TOysS;x(i}IM05SAH+>SQctU?Qy=md#*STtlE
z4c-3cP{md2QOd|l4d-R8#GDT)B~iN!OB7`gQx@9HPKZNuZI1jP?I&N=WvT>%_?LAY
zW;y0#R8}gvSAy}f-r0cRY|x@663aKtms;%5EKYyv=c`L(eaDJ|Q8^&EN5I~&S%}K8
zODxRcsC_MJlIDIPoq*#2o386@)Pu@heAQ0wRLZ#hWVhPwZewNt^11MU%a<pZ6nt}V
zqigMAS{h@M=angA7p4exrR{dTErQuF@0uxd{g1}ot@d;GbMk~q-{x&rzR=G13(;}1
zj!k$T`By`^gN^jY2GbP~2gaTUp)qyo3!X$@$ggd>P&dFzI=}z4KJ%H3oq1uUs6^RX
z>Q8PkK$O;UrC?>K40)l;1f3r_3#wJQr&e({mLWRfRWZ55T!2Ig<9i%ci^_=U2L58h
ztZ>H6J-X+!roLAKLGKjy#fKMI-hK;&Mt~}PqKd6o*oC!vmDIstP#mj1GI-fCp08Q?
z#go*Jbn%KLPyPSNo(iFu|JDPWe!J?Sga<B{cVUB?K;G{Z3h!5K7Lrh8Av>CLlqnP{
zDv3=vd{v$*M)tMe$uYg=3_T`_BSg=8B6lclaYnXYY4t<v$AY{LCfA4M-YzaWZi82a
z=v5^Wu!!x(0-r;<x?n4=cbG6#?O6^4iGDuh<LYbSd6B{t-|9{Qu~`JNatB+!^gdB|
zbA4{VgQEr-%yQFp=k^Je>ZqNMZ^4=_`sNbvyvj|5PxKms+>y$h-!@(&XG75UBtr&p
z*We=B?eD{^1zNKFl_jLTZ!35!ZSDyI(sF9-o;sRP*JUEP;nyFAOl*K?H=@Tkum<uL
zAyIrW%jLE1qh?^k4j|KV?l`mp1!P(V4YWdZk4TLq^So_XzwmbFt2|E%ZEBZdZs3XD
z)hNnb%b-BMt{-!sp0(KlAF-4xbB3um#rDMcq-(Yt-w_UfvkPAPXKgu9v@VJaX5VJx
z=aOTLZ2mDxbpH;C$+s`U;WyXk)oSBeA*WtB@B_m<R6<@GdRq9$No?V&)jT{QIuCqB
zr!MSdnl~Dwa>di`8;iXAE&e&8`>9+ThRighc*$H3D$PLc(e$ky_z>rh$Qk8rbJwq8
zZHaMvssYLa+QVV{J9kfbjCTnk<XJ_ACYVWM$X>F+-H<79@=F66o&_WUhXW@{igiaO
z&(DDoa8LU@P%E>-<X9KJK#y%KjDb>0<hYEmblfr%RRT{=Hiiv6rzmIPIhLiuLO)dq
zFxWJb|M+D&!V6s(dHIN8fkspM;Wv}ar|q=%<Q|fek|jqyb7o-{H80G<l82}=zA6YX
z!q8s3t1>L`6X#Yx+Uha89r(N25k7pDAY<CPgOX(v3D78Z{zq<H)Cr1Z5j<ZVoN9xO
zds7V0tIw%}x-Pp8K{~X1>e+X-ThCZNxlC*9U?Z!1p<t;V_9C_qR<E2iKfi1t$(+NP
zCgC^<FW^dq2>>x`D@iT~kPH~ax=IR`w&;n0c~-eSZmNCn<%RyFp5G@vRZ!HH?Qs-s
z0Vx=_emrf;S5I@+T188i2xLvhvx*gG#s?PdwNfO`R)TZTF22{gn@JI5v-&-SMrJMf
z;**E+Vru1dJf%6&<5BVBWT{t-XT$4dt>&et@9`;Vf5EH^i||Qdd@AQI?N<#PJ1K(f
zD{KkOWkXQcP^hS+n@#1|@zpHk)G&S0ASEqqhS#6sILMcn-Bk5Xpicu$rQcy1+Qg)8
zYu$<8rFdazHsdr+eI*oHuT4D~V={SS1&SHX^4#W!FIC&nMOCxL1--gL7IS0j@ik%N
z-UMNrFCN({a2t0w=N2pKVz-_<p6Ldfdxdq>H!sn3$a-tLpsuYu*;bBuwZZ$-t5n<R
zV??W;ynbICWV9%;Ho|Bw375ZfLUK;4P%|Q5Q4iQIpxgL}nx3m0)n{kAPR03zWtl>u
z%1@l5;J%`1BVU;SjqLB+kty>e_|JOshexw#mvs>TW#u?tjypu1<-;F(v9aZc|Ahws
z2cW^r{{RvG-}d<Cy_wRtnd2#ax=VapEyPnlV^mg&=-Dnvo`7suQ1ccZYJ`B<Q$BH^
zdqp2W2Vje@fZ-A10Fcz3bSXagF<1kmnIJn?>7KNwoEd&gVJ~iq)p51IO80j!sdXth
zm-C89t60@MG9AkD#yt01=$N7R)qh!=@NOng?nT2jVZ7)viWaY)4ff-#svhRYpJY|&
zC)HOOiycdx`foPZ*$`+}qt~BJnb=B`axZo!t*~r*qZ3b3T4;1LXtY~OdmQYt>yZ9+
zLZ>P3^^X}B=uaahN|>oyEMnW<5sD-$b2xc0O1_ZXHY~V<JX1=l0lDc#5rMavzXfYG
zrGssK&NR1SZ!zwH9HqF2i@e~czl`GRV2PsEGse+=u&b!^tQX8r5@k?V<Wv3}?aDe`
zb~(q;fI5Yp&R^xH#42~<XFsa(iIcz=LoU)qv7&hQJ0gkY{G*h_bC4*&a4}SxxvLRJ
zv!njS6olv~;7Gb&RSzmx-J(sYFa69-?QT!U$;z~`m9PD6ZP;an|22Sp)ufl1AY9ju
z(?wE|wPr(rR#Y0h5LB__=m@qx8aq0Q>;b#fB(KjcyeoR}{srUG*Tt0_Cn1l0l~EsY
zcu6Kr7NFKp;~nYww>4!dZ*czzW><uSW;qfaHnGKkO(_D)4O3PTTL^(1HFKblR@||T
zF~*8n`vw)a7t;hQ{i=t|a?xCaJm^=wI_IS6^0_k2$^f$3fUie|W9(DoljjJ>46JsC
zs>|9NMq{p$$-I*FX($-!O-L5i%4W-(m^zH|zmq+4tKPc*3CeMpkkp~$_Xtn<i@*y0
zwLV#rS7c<YK;*9keMol{pz*{)LMC+q&QczN4?UheqJ&*gQ+tuav3#^jNe@R4Bcz)3
zOu7^GRHz;wUJC6*Bz81uw`!1PNtx*BoU7OmWFQ45oSVlQP5Zz`(&ecYCZ&WnkBj3V
zm#Axa-H{5hvG*0FRbgUkDb-}1n}Z<}+}}vva*`0?#?k1r*@${>g2n)qH6&u94X-qO
zQFzLVO-O<+2t-JY5A7TrS3PcdROgM<r`EkXr4|?|7*3XohEmihJ<gp+HPls2_(BA_
zzK)d#)?kzt<jJN^67>^S^h+W4yi;sSw(Jjb)1W#J#tBdFe?4X6df-4Y!^G1ibN$Q)
zCyGy$3is0a5j{gufoW*ve}1{Nx2Wrx)UFq~^cXy<SzU2Mziue`Sh;G1FT*Cldl&w2
zlcIsdWzsnVk>iw3vs(wQg)gP*i8)*sFCTDrc=$<EL%8~IG2EPOxe+^@XPTVXQ?);<
zp%_bG(HYJ2jgNG<qRCiVS@%B5TG+X^9&IZ)W!yT}<>@M^_F3H1{^Jksz$<fKL!)7#
z1*9L+zt^yQG`o6W#^|ARZlyWm%HTP<tY7&=+x{+YRHekEkrHgf{M|Bg?2+AKvH<(G
zzh|#9Gl&;Pb2ktJ_h#9|AXdFVEf$p{q7hR4u*#S1JfE`_+ZD;_Rv7jAa7^rg_p*Jg
zZqjF3zJ=+01CxoQnI^oK-|b_j2L@>Ez=_3I0TA)@sCL7aWw~2krmOI4ad9LH*uPf2
zc0_L+ZiUC0DFNeqi}|QCx&t#j`DefmiimGy^tjW}rebk3<XnAZi2pZ{WPm??&BCC9
zXU*N5d&4#yH746zIiqL7>mIgRkq@)N)SaZKF=|D1fS>UjUU}@z7$2z-vbTMvEz`T`
z3vqdL^|l?=#)qys9hS>JmjEUq)Q2f+{n#+K=<ac4mvFYFY@zb1P)(aNLFB|aYxUtW
z*UYjdP5UdezE5#;yPf!>vo~m@4+jnuQcSpaVn4HCGW0E7nrn0+VNcXTV)3>S>zd(8
ziEehPmaf|vAgq<5?$kK_(s;xpZBRAp9u7HXOeO$_gqUS30vx3XyvI;DDpdDV-ugXA
zDu}fM`t~mOQ02;-9DiQ#bV<=!3c8awsT7o}tr=&2e;kn9liH!71;ym0t*xavZsNFa
zmO#3{Txv#ty^olb#0{Aj@gv&5PE!4hc>9x^n~h7<Z7(#WO>hH8C7<#ErE_9NZ*prf
zuy_C1ZYsw)B1>Z6<(OX(eASCr@ZxiGt&jM_2UJrErA#MHiyWS3Xob8M3#++lGc8}K
zZY=mkvc;X|JZW>XYmURBx-)B=+b+UzYXYM;M5oo3?_p~x6}@kpzSB2;a-eZC97X$_
z_Tx&HN`76Pv#2*uW9_N~c5f4N%V0R+fjG-HLV)#(22LY0_e5R9h(<r1a_OmSc)jD5
zpG|W=OvPPx!hVg&SRM75DK(zoFxxziKB6yQhKA>v)SFALf;HN9T=}H<z#6;#pZF6W
zQQRsBCrx_Cd8x(x4VzCB$X;0CC=*I{jE=Ux_jHg~K&#u$+CS+NH~k2t{ciOfV8L@V
zfe*zio#*tyFP6M}6sx9ZdUB7}oiFr6)Gp?Y@I3hNsO!cTRUJ4JyNQ(^kviwJy7+$K
zlaUNysQ$NFN{IE?ujdQT9t3bT_dPbrzjlow=N%r9Bfhd+Q~@RiS6of74M;eTI}VG@
z+TK_Ml8-YSn@&ZIGal!t7LTN!=D6nKzz4FV&1QSt)~LfJ3c_c@y@6}v0|mD2L$rcz
zY@TWDLixq;pE8U;G=Ci;wEyJwte>5~z}lPzXS(0-ZhOD=VKj2_Cmuw-^L{VR;m}yT
z0<uxCPhX!$wnDa6)RV4zSX(;F9x~3J;@X;cM}q*a5BnDD-*ETRppq>XuWjya!FlEq
zhBf+RDw|KsYG>|Fydcpo+ptku(U?GZXrHBDl4%)iJ+jDi1v4H%@rT4Du!sulT1;<$
zldEuTwC4@JW;#8ssJp$kFhYmN1vQ(4f=5-G&OCZ#RE}8!d%3K-{Yy|0pkO)?0B~qJ
z2xBjj0^z;I&sR=wo~rx}UtE$uHUM(^@nK%#cwh1Jkkhb<Vh964F6E*H-)1*9B}kZS
zFj#8&uZ5Xq^8VGbQ1BQ1sCdhA#v4I?>K09(d#8Q=3Xwi<VMol9RSK`czgR>^nVubi
znK-7mbj6Yl7C!j&ZZXW-Yseun&y$=apw2QZQoRr78xtBaS(Y4DRZ1R{Viv?%w^cKq
zhevgn+d*<a8;-2Fv}#|kuk2j0{bD;hJy<%#UR!tb<?SRk$^$mCRLgvu+6c_75;(tw
z3@XB69p2hHclpYr0mmB89b-B=(8P$Np%{AFD(|p#jq9~zN`S8ItTPCt=Gy}K&nm&6
zn|~Rr7db;k^6l`;O)!1*a(=!%IU`%=8T{l~245g$cm}AwKt9ky?tYcJm|6s<>hQdK
zuzt9+%ziKEYu|DR=S`v>vb2umnYyv<#MU9}qXf4-Ap<x@O|&cgZCaxJW$|O@46l{k
zlTdB7$Yoicfodw_V%&4*8Z8F5)|jHL(~g&9WU-N>#}&+Sn&CD@MQrh-NcEY%$t^S2
zs;@ac?l6I018OWZHups27%PT%N<_x3V&tnZAp7zL#8v9&wL#FY1$GX!A39mxO@sId
z3|(Y~F3Im5v#l#*goG7|!-&}FKOC-m?e~GfUW>^-H{9=vMdV(j<$Cv|G?CeQjAt#q
zQ?n`&>~L~4Xk>4Mfabdzz1=IpU*E*FaLz<IKbZ7ODv@b#FdVm%Y+}QVx_Zs5@0i6@
zshOGD8L9@U$pfmWz{c70e}WP(GGt^+z*T2C?eJnYbgans_ZM$+B9)0t9M{rEC-Hw$
zn<naji^b;l`>Hy$OFn1#md8?kgaIg%cu_AFKox~%kM+HnpZ+Ey8=TKLBLiBcM$GUE
z4zuK&6&L*2_3o3YuG~pm=jP?dWZ|LX3*WlheA$6rU}CWRs`(&nS4x1u-KaN+7s&I7
zG91kz>GO`zoo9`<cYC1yplLeQJRNyJPnz7?sNmjxhQXBs0+WeCxL+T~sp<AKvLR#9
zOE2P3jY;=NQlzrRNdNm@R)DpxXpoY^tKtc!E}0l`%E{YZfoC}A2NAf_x%S9>b)B97
zBZq9DU3k5P%If!mldSpl=uBI__uI$BFJexk`_DC&Zgt2+dL1KPolsy+u7FO|zZuSK
zc$pxZ+3K*#+aj(URx$xjQp>f@XaS37YwT7KsBe8Vy0yeUl1U<mL3PX>)q<*{ioiu}
zp3ZMkG#ic;K?~Q1)Xl9#yV-(ei#vn-C5#us7VuPst6o+uTRH-wX~*u9-jf$0n`Jk!
zu@3L|mRLCB921Gd7wBZ}9nXG}<JsLBXc?e-3PG$1gZPu2J~6sSmrK))6A?+Wo#}O-
zfm+V{l$zo2CiWBsMh<uX=}Quy^m$au%Ys=EOD2qby(^kLM$<FK4K8|1iL3a5a73+@
z5zgCeP&Dd#K;n^9N#(I%y}Q_?O}Pi8_3cY1+`ibH;670N)z6Loi0mU#*p)r09Ss^C
z9T7x~%k@1RU@Q=-))e4+d;gB2CubgY%Sp#isuTAXP4KOJ8}WqlzD30`y?}T6L`G3>
z6n%wcZH=HIiB)p+5c_F3d(bP@u{9U64f@y~a_zG11vG~G;J{n}!fm6JFhZC{YNaLa
z9-zOgj?L=6+3H5DTtF}E++j3GGqRKZbG1N?ngB3d&4_%+a8iWgR(&1q`y77?E<60J
zI1}!J$!Owc+x(|(EwM4zZwxZQpNB8Halp3YvZ)78D>GBws73i6c>$wP*R4)R;?PwS
zMj(iY>kSC%bx!dTmlu?9CN#r7NJPIl+qMduM1&5^Wrl{ES8*eA`bH0zq844XA?=$B
zKJ4dWC*T%S_F>l|6D#8wY`bf^hz+ZbrS=yF+bdC;K&i^M&L?y1?5){pC5Sop*2CrH
z=O4ou#;3>6h!{93H(Es`&8SzMz|5?>`(3t)_v{|730#T)sq$d_67k|9uFYZBgQ8W9
zGZdcfu^dVKgV0f%{KN+b5$^uPFG>9V!8^&h{XRFA+dk$39}yy;1A&SO6E)7sY3D||
zXm=5Rcg#rC6I)qu2kXm*F-pkLHiMCoB;*BX-&oC&^*g^8kt#y&WAgD2q~NcdtE!LM
za-eY+?#pfm=e>*Hw{tFFCTg|zMOayoZn=sGy~yY5EusrE>USd^v{OIao35KnuyYWM
z^nkTyoZdmQoLd3&5Sj@7jW$8s%3mA0Qg)T@H!-<CqCZr=5xNp`K6fxBIACvm5(`Y(
zb%C2dyWd0y@6Z`K?1nU&YM`KL=rRU{SbXGjM_BGQtP|-B#4Q6;u5avyfAXak?FJGQ
ziZag5p%<69(Sbk;5U0Qe5R!doWaOlfJnCm;V;EP7@RL6oP2qpy5B1-{0_BxXZ)`df
zfI)oX><I~>&qT+m@$VjZrb+|9<T_0L;!zj_GYGdpcmq2EEDtv5Ob;c3f;ugs9tg@A
z1e<#Q`%i_-M+rnPy#;>3w?>10%45Y0pi}ay3m4di(dgedbgxJxUMyS%-mLj)*6L&6
z)Om4h{U0i~F~uNYadyUHDb7izV5^mg!i?rFU}(q8Tm*oDf5Hnr6942wZMlJ`zHpWG
z;{YZGX=dlZeojTn-*0kuPfY}IehavT`OaBVbYu*)(NfK4oO=N}Kmj=Z0*P8ourWKj
z2YgswfK2o@Yk*D<&KCKjLm(7R3#~GjUi6pg)*lnDfBT}&fNyx|2HGYXF6Wu&Vx&XI
zjCwu>(RZ?O@jmIlByl8iDO14-wOfj(_)YXYF&MxUYyfSLS_#h!y8?iuO8_Z%54di$
zy&}>1f9CtFR+DGq5rz$8AqC^>x}D2n3H|dN3J#aJRbzw$$YtBC|8ng9dJO+(|0PMm
zdjhNE*#H4G3;?cOMl9D+i|ID<N9f-~O0wqv(UYz{7ZYA-fCA)VidwcY0ha2&MbrZ~
zr1Y?^77WnEq1Xa+3kNqe|DUk?0TlJ7#i*Q+>DtleXVIy#AFPrOo{MPabJ8zx)C*9=
zcx*O_LxFOqp2(9&_$U{g)ki+O8rJ0Ij&{Y5hGAaw8Ux67tl#n%j^?`o<YMX78;T9{
zT&Qx9(cKD~dyuh2Hvv9Y{TB|x5DSYpf&SgSLf4c?l5w*qn(4rnBV&t&@S8~OFI^Dy
zShG_C5N5P<fWq51jy=w!zFw?V;ifyRiy6AGCn#|WyVrxvjLhiGWS9EdW>RvL`NDM*
zDmT%Zr!^$K(Mh)#!mnQOZ(U5)yM<$UHu7c{6(-uJiqZJt{n^L}S~jjc#2aL<6JF9r
z#n(^5NKQx{z;g}U0otdJqJ9&>asUL>1=bvn6Ttr_vi?nUd}c-vH`4U*($Wz9o{*wA
z$&rSD@mKkNN)(Atmd==HA-wS3Ilqn~goPnxe0KwznWe_Gb#PbXTV{Emu?R5)M>z#3
z6JLoG@+``@;q%CM?l%#+@!DBx<xn3xM&sUeQliZZV<!?xZ4<bML6GuDYrliLddgG7
zN5ajnW)tZ7i>mk~1G8Hb{ZPg;y$>g`O1tO}1c7x!=gKT_&SVE^6MK1aOv|GP6Elhy
z|BmfNU+`9+H$flv6P4pIIs2hruw)i_gviu4HGO<@SnW3N6FPc%RZln3IY-J?c5gE^
zj0<|5Dn!N;l;pa@yn5_~_>5$@Zf{;c3VB#wmDGHVb&;xzgPc0`(Y%w~JD$%cFj)55
z*(O@5t?mC~?>z&W>biANuz>{-l&+!zqS6GUDG(bVARr>WM5WhIq?d&alqw*iv<L`D
zjr2~WHv#DaO6a|Wo<OoZ)3@T=_IJL0@4ow-yMIttR<bhJTyu`{jAx8N&Z!%pU*NlD
zi*KSnJI+DrM-><{jYI;R1%pSB_iZA{#KVt<Q4i{%k;o3>Bw5*O|48QDX1ONBAiOAO
zi^DkbT$xU8I~qPR={tDTT-FLgF^=^LE0|~3G(r<q*^hW_KN_DCT;3s>>`6~h8%DAa
zj#&10mw$}3apLnxEHY-l%rc~v3;q6ej2-4Ba<TEBxr0MYc1I*IRGq$gc5GR-r!25p
z#8+78@tI}4)^8Lk#PvQ-ZP|Kfw-k~H;HrT}CaoL55a}<A9_D#^9N%3L>l{`&q1z(3
z@b<--vjz{2B_3bHq&Z#OG7wZLs_5dm&d>j;kq^^;+evgx_asSRX-_UqJpNT~afN17
z_hMe%1Az}?dB%9x$$Uo>!uX@qGZHJOqO2MLv-?<<&MU~QD?*;u<aANKhxxo?@Dk4d
zKKb5<%+l&zOa-dD6gN(4aZXt0+Q(_HXSVr4yQSE(T-mR7i|*GeC@sxXFyVD*+E3p~
zW!agd`Z%(JKDx$v@Mw+)wJlSR22<ikh5frJvY>vdX#=07Uf=V|x`MQN_4d0oJL>OF
zTs6m;Jk;dilKt?3%gDd;Ts_$(?Cg=U3YWpQHIlN3e&_7W-m4K;$a-IAv5AtyTL{7d
z4#G+~VtsvW(CX!L3z$L7Ih5$!vs8QF`reCbiawI-I|?m>3oW?UUyJ5(Yv646AE9O8
zm^Ks;5V+67vd~EiKEl-{ba<RU9QnG%!dZC6o2ti}zmLi4ZPYG->o;3ic1pAz=|TII
zaVG+}gB*Rm^G(^or%6%!oitIAG%FOeG{#UBHw02RY@o$t(0>MO$HyQj3A^_LMw#;W
zmRjh?AF~Pi!c}zvIV*tEx$|@F@HyA0*1{eJY$S=E?>=;Rx<tyI7A+HdG*H5y=6b`R
zr`@9u%LR-AR1^#Kto4>ki~DE7#1fOM*8SwWP+{vjadL;`gafAz3b5O&&<+RH2TQt;
zPHKIlSn277H&O5@(8CG?R!k;_yow_!yK~IaN-Mp-o9|BAs2ISFkEcswbMVfEJz8JC
zQS3U8B_2h>r7ff=ptFO)HGpyjT#YT20?&*4^$2mN^&hsEJ-t5tJcE~g6#H8-4Q4@`
z;j;yqi-=E~e8NhS)o&LUuubyuAfmF()<F(=Nz6py`ueZD96<=*$<TPM@xq6C%Ebop
z#NF>PcI<XLG~2{MX3GCS;suJtcN8wy1Ik`;D<;h$<w@r0g)p+}$K15Ar0C&Eny$&s
zqt)71?{a4B(Ogk|HP4sHdC2ENHcx{8XqlshL&;<D-qc;U^aWpXJ_+zSbmZl6<JkJb
zOT49B*j~&QwyRfYNgTe5{jQsgG0cp*hIKAI>)1hTBZtwx74O!~Vjh>?L^6H*Ujj0j
zCcwBW2l=G3q?Z|>Iqn>85k1B`F$p3VO~|#yH8b{a6i#RYwjm`Es_%q~pjV)<`tL=%
zY^pgH_IJnWi^<55L!q&^GsyM5kw8aYMe6r9;Bo{>FJhJ8N?{Owp0b*a+GGG-W!`*`
zrR|IQHH9=jRp*Q0v{<v*IBP;tupRfkG-sJP<DJ2A5zwt~6gRPp(A8TYgjJvBjc6^2
z7gwQ=nrd}tJj#cXa#14r;&cn*6P2wT3&e|j>b7Wyk|L>gJ%};;r0E@N;@Kal<sRAB
z{ig8T@h8o;T&ZS~J2~##w|QIHk^4>ThGrGdk27{-Bjz1DU7uYM*l$Ka%A+*mgMguZ
z;t{+Bn%VVbSpCwWwx`8aUy{Uz9gQ3dX0dkEO?i~pf~=|6?4Gv~e6Gu%qxVHG;{mm^
z%}~tRSKt`wJ{<k9&a9i)tF9!aS=DF5KX08B)_o$7K?icKw!7!}Q0PNej{oN8(Ip`T
zIU5}vH$j2H(vS#o$LMw`N&6HF=Mt0JRq=kCGMXLL((kN;aHU)?CHt{w*6Lg{=8Y6D
za8z?9i&hqkwb#X27!;F7R#_!>zG0QxH*XaO(t$|+;@>FN+dzeCe#en)4a?4`Xq;Ap
z?rc_E#zdVgpR^JLU{DbM`@O5HwtM}D#a)&qnS=3;M)wPuZ{>Bkxd<FCJ(9gs$~eqk
z54|5ThAaXRL?8z~F_f~6$CJ*h=)tpeR~xazXcDkqWn8cXrtVQ0wyiy3qE@@&PA3+0
z*`B->cDd+m#U95w-r4BcB0j#!(z1vX1rH8{U7w^pd?3uK;d~#=Oo&AKN|y1DeX$H)
z)-%9aWFF9J>3a1AuP{3xIx}80`5<%Nh`m&|{*#GLcr!2gu6(py=@GwYQpzS7hWu@@
zHnan-@dK0TX7_fty3Pi6V;>`_q&P=Ve(o~a>3Rmz^GyxL#ziJn3>Si_-ZOscugAZf
zt=dd3r}DFoYP%8LP^_90BE)W|wmcc%Mm1|->@9(h^u-M0$I}!nP`1;yhWj;{3OW>;
z>K68N8^yp<J;lBzYvU^Wj-*|*@|v@WHU)?<eabNvS(RCjby9}ipd{hMP&r4X`+Aaz
zm2;t{vq&4g)yv}->a>kr#<X4#<ZES)wwLWr)yA%a)*XqaJuABJpAK9cW0}A`pHbf`
zl9ZmEvnn-5@tYQuK08(T`hbJn=-C-LYR;mQ#exJ47)*9N5?E{4lbEwDh}@WHKVj!t
zo7gRpsu;;AuaM9(2-7#yuNh*N{ERcVGlR2mdF;c-+Cs&l9q!puYabZ92rji1Z0#g^
zuarFZpzg1$mW52Wh>)pp#)HSr$4^x56Dp(%bHgMK0OO&d5?>KXxayDm;d{&dYPH@?
zOigv&pMXqnMJ(E8As?W-R~5IQ56JkHjT#iIc?F^zzy6wPAVo*it~Sdkm=m=tiFs~1
zJ9wOh$G&nMbMHMlu571hzudZ3t%@W35{~HTBT3+GBEE==Rj_w*7Cos6E%GtZKJrky
zG7I+`6=u?&P&ATurs_y4ukOYIsWe*ld`2tJCBn`j5DUugw$2b}`5MzKC1Wy><EI`W
z(I#=6ZO#33*2zE`mut~#OQ#-qCm*u9V=J{9E@{u@L9vrXYOPfwOJHC)=xZs#e~@2J
zG&|Nt<@t5Kb>F?mZfhQGH}E+!i8^wxT*ZGO@l|i)vFp-&kzWN&2rwJNP~0Rx2v84{
z>$V!)nU3-bdT+$1DN;7?Tyw|F(<*z9;{%Y-Kbj5$PEkX|yKfW&2r^54r<TZeN=`;O
zCNG`YIMb%w8$8hEQ<k5+ea))qh)h|~>^ydLSGpl^5ue9k*J^+SRnqYO2P~ij&3Gvh
z&xuL!=MDUH_J^#(bdBwG(0f?WLv8Kw6%XJ>KfsP}z?7hYtCog7X4`?G87&xf2^z={
z#e2T>;Uw4JgCA3d^gyGj1AiHF8d}xujr*sQiFBjQV{Y0IkwtSA878`|#8l7P_O79=
zzz=b)gnB>2=9>o))rhNLtpd<vTLaL7*+cb+WiG-axN?JIlRteX1)pPwt@leKwegdq
zuoFh0ttN_`Za84b{X@#(`zmNRWT1+Ch8;80f`MJop*F-(P)G`E;f1T!ps8oGY2?Ul
zmCeWhqg=wY_HAi3n%>xq>A_>|S!*_y3%t@7x}_SEpW_qX3^^!pQS1Rfdr#)^j?(ob
zYNIeUm}k!LZhU!O;Z2K3Wz><IxsM#30<X8S@7v|-bU==RL2N$r1LbH)u%R#^0yE(1
zG2C6g9<jUm)jj|I%j>1#SUczEMopBr85rO1A-6VnAZg%_hJw8lVZd`^YXJ?=TZzVB
zl;;~?V0F$_sx0W)g@$l)a*a+SpK#FLhkRjn193&<g#~@-`IUDJ`VCa-<ZjlB>Jk)j
zZ*!0J_{eAgYPsAuid5jCo<WdHLI}pF%~<SmI9R#qGij%Hjw83d0@m~PH&>)3{5QNn
z?gGf3T|DZlIb(&RbS>ZspUYq!d1)Xsq8{@q(!%8U{0$~2*4aSQiV`q-4}#0mkcHMw
zSNV||t$r8(Hzgh((Zs}OHpGjGW@qw_SMFmub4#pZPKa|#aT(b!I9whXBt`#jhAGNe
z>)7e{`TQmq7FYK1`nme3u04Kdmv*@t!O|$oJU6+d2Q%^bj^+2579bC4+e=w2=htXc
z=<oiplWYD?F@=x!&6zyP*;O@JieGD({(t$`4O@>U9tL5KSu$c(KO!3+04q#@HDCj+
zI`$y`{#>s<_G@J7SHTV0S=cn<xAZT%rAShYG?x6>8nMb^^+n*fLglVdAa-nc{u{*{
zCx8XtR2x!JKozEl5%h$^sP{gIb86;vLiyEm2|u?eqRf#!@@j=1c~tzs$m?};#AG0H
z<3p<X8|sP{D$-H_OgQWnMMngk%kXD)Pwx=S1?ZX7Jy1M#H;3sX*tPZ>h3CGP{uIOB
zBCfiVwHyc5T6pAq1?TrBXg+Z@7(a@%^)RzVu+`#m{)<lYdJ3JHKt1co(v*@bX4Uhy
zF7&^@w4>^}%w3*fp*kA(q{Eqs29>MJF!t(bG};&D?v!Dlaw!oDdFK}O_8BT;8fyxP
zvRw>YQXL=V9A{Ukzd~1TLny2+nS<y>S+x{;^lp0D_K&ojEabTn_4U#*>lAj+4<cbI
zL-zigS)nh4BkoX3UrtkLg<VMK>5ZM;2m}E!;qXH9W4~f<_~Gco>zoo`_vNs|9&}q1
z&slG4V%D!hZD0~T+sV&yE1x0UdCCY`kY;TxPFm;KXyNFi0Y01`dF9eEvm_wZXTDLa
z4Wh=n+qOrvJEzub;p2^{(p~y0;zpkk1Wo4o{iZgE_rk-4UWo-4+?-Yj92>gW5h#A0
zph`S)7h4IOsfL9=wA;#}8b*==#W~hyaGPveDFhKk3n`9xMAV*HYFe>x6rG|N34*k>
zZJDyegMyKkV0-ka;?|8qaw|3gxI+L9AhLY|9BkkymHdTolZ7<|1wo%aDKtIj80aF}
z;;EM_hVIj`8z>w6Je^Y}rG-bYb!~1!%afBtcBa27o`Xi+QLl8?I(FxHf0grSmmr}V
zL#xf6&TM~N|GJz|Tvgd#Fh4&R*8y<vPj1gPU&qYV^z&C_0~q;9$G{E7PUx2j{@n)>
z`jZdTh|8|cE+NFGzOgB4AD66y#`750#eaQZpl-2=nlAR&2PFUN>!0>$FsA?dFn|3T
z3dhY~eWtK_SXzAvb}~c07b`HIxYYOjfYH$)<;3aaQ59dc;|6`B$0iD)D#Mf`&>%X6
zNY7Dv{b|R!+q++_?#QUOHk_T?dhZ}N=MHVATlVx^G^sI~Sg23MT-=Lq?v8t+++H`e
zL`P8E<?v1-?9$~iJGN5Q-#3&4n;9us6%>g~f|U)D+>ZR>6a}8hX6}3QjUrA6!tDt8
z{q0J!UVDv^ziq;CnKPFeTo0)m`-|QkcR0Kg&gXrfr8<HkJ=IMi=YS|es!lh7d#cqM
zwN<W)$2Qav&K$VqsyWrjCbVT0nDdB4-}~m*ozDA^Z~|BeNjS3iPdSSFlKt@QaX&dF
zA%yhd)G{UfBC_Lr(TLt`x~8`4{+BE#90w%oNA*)4k<{K<ip#LIpTN^5S+2KJukpsp
zbvF2R-n03ra+!fao@EB1s+UlpD?W(=k%bB8axENTfD{rU3i-)!XA>+p<NOkF(JgXr
zbNL41bC`)nmJ-1Ov&Y1Z?;IFict0OC4RaH&-l|xl#l#alRF`&fYL(>{hssn1nQ+pS
zPHf3*S3PJtrbId5zv<x5xiHWSQ_Wz=$0N&K1_9@rM1x4aQt<xlgRwe0q1cC!bDy9#
z7VP4KTkV&uWq*}@iQ8VK|8+*r+@cPB#HE%_JA6r$`}Z~$Kbo9bQN`$Ih-Gd|#Lph0
zg*+j2?b>YuNBrx*izam=A9F18gTP4d05r8%vy5X~o1T)ho*KL5hvbp6hqYMW{199E
zpV}7xL2Zj4%TzSM{~U^Xi&xc1@UJOb(hM+j;x4aU&S;O#ViLFJxZxvfb}RFO;u=?E
zdUnzU(X*xM0jNg(frR2k!i`lr;x`H))r6rX(A3@R4FpVj_%cxF&oU}XeF69%y47CT
zWsg`{KssJv<BbCtU)v?{GC&a?@%+?+`jk5rz~X`8W<?O90L|d1&wTQdKLniq@eLvG
z<Fhz?0D;4>r$@>7WnGg_{FXwE&1v=V_%SobdHo%GxhNYkuMqdp`@JwVQN7O=?tauf
z7;w=v40qP#`FJ0fG^?8PbIF=7&*@~!mq0vYNvq1sMedWymSK|PnA^>Hp@jh{Tbu|5
zRnyyL4=u!&;CsBhj}wh}&E%YT&WwXT7c}e0>d#GeCbU~GaMJ%z0~DG1i@Vah;5A<n
zZ+5ghCeE0_%*uvSg6kNa^yT!Fr%4*iol&U9WHWUd-LQ$&J&{r7*|J8iA$o9axV&mE
z5!cVW^m)=7C+JXWJLMP@D>2(sG>h=JZ!sG+Lo1jIlwCYJUvn_OPL{;9$Ys)9KtfB&
zUaz+Kk`e<-v96}^MwBdRbRFaQbiO*VD6iY)UAe~-igOQ=s*X3_5j&`4UCGH_T(5Cy
z_hGd^|9CQI%rGOVvF7uN9tz%#Ca6?m_~n$-{p%vaO?Rj-A=j)EQ53=t>6+LoRxwWz
z*0C}@%_CzX1F|`K^TO-_zF$;`I~!S~;$*IWx^u@q?rjvsmiK=Xnme8N_c8$|pP<Q5
z3LFqtAVUu|N_9Z<7&zFy{_juCMsDS-T}*<f%At=PrNC1LwoUIfIARzEh-0{4;Wvu+
zL4NQf8jmM`V~~CrqTBdbPf{nf>Z2-E$GnaLDfZ6vU$wv8OrLzC;FdvdZWhC;+Soh{
zsTsWv?jtYV>I#S=qXo%cKxp!0Ap5moleR4oQS8_FOEYRsa3|CdJ`AvFD&T!h<zx81
zt2Ryp9N7&42L_j`f~I6#1PHEN2StMTt(s-1p@v=;z^wy{IFS>R*9?7`-4yI1RU?3B
zo=LZ)x++aoi(O_2fs5%Ty4yUhfcGv=2H1DM(<ee9d_@gR(+N_4@nR6PvIp34xGj|*
z&8MRmphoFz;Nf3{#v-gLamxoH;ZhFrZp*a4e%<N=niO&d>cw`y!v4(a3k=x}HE8}^
zCn>9=2)q60_xw>txE8T|dkwj@qZ!=E5GJ2@1p7G!R*XvreGhe@RZqtCq~G&L_wWQ@
z$JjZ@&K!+tZGMO`8We~d0YEZHbIFDD2mk<C)kIMp{3Pi?CZJ>@H|aBR_{h|Hj*XOQ
z_!`r1S(iWd1&w`7Fqvt)k~}rkG0*3zDq0io&($$@dNQ_pvuBaSt%+D^nuLkSrSzOB
z_xl}XVS3|V1B3>@gcCXu!yKK6N$|i<iW7Pt_%-L=;E^&{Ig(>D>y71%J;U#h#YX_-
zx{VjTH4fE<5EL_@$%r=cGImrGyX~Xx-zx&V2Er6aq{r5kNWXL;;Ym<~_mUROkj_CI
zcLbI_h5+gmJ6#uTJ1}U`6L3;htR?d_rQA{N$z5?i>siq-Jy`_y!Y*?{L5_on_XQoE
zoRCLK?YMsJ_?%a5_UpsP_HxFHik>mk&sup>0gV|w>j)&S=VFrraei87hBFyFE)I1l
zZqS@Nw|q`R-qUe8Y6coU3!Z<R7Gk668%2;K$Nu9X`gn3}>$?ii>HF=zjrymrNmLCv
zohs!Z$gj2$!NP0^f<@1#nn?w`v@2{QJ+18f6p~A@Nox9cW+87~2e(qa1olA6;8_sT
z)Bq1xDhpbS_(s8o_+ezA+{I()2GB_;(o@{1Jc)DDjI;%f0U(3z*O`<C_T}%-F>(8>
zc4M}U9_U9zGSpTGUqdY=_L)I#boHc1|MT@fOn&{6GX|C6>b_9b&8?8sm)Ag{=BGKi
zYn`!u+vH^+*ryAk%$_XT&fQzi;_S=cV5&2?JQQ}}ke13zx7N%HF2E)U6`2@!5%Hw*
z;_zF2mWg5<l#gjTaEbn5+Qrd08s#@LH>Wp3_?kJ-1ZExF;rQIkD-}yKf4Aqn<bo*I
zO0wR|KrzMPE2(vRE{3ZUZ0iP>iKE3K?$phcMZpfzGWmH^lfAJs>MJ<#J&YHZvkZdJ
z+qR$lw&jqH#D`3yR{#(Z%1-(o;rx9u=?^wvgk8Ns<f9B=V~^A7VK*SoalEkT?u}>G
zlQ~6CIE!ewtbHO_8d=sdx9@}PD=9UO<3fzS{;=6BeA$B45Qy8zUszTe*`4#&;^Z(v
zL2q%-n#rRV(C+z$aT<@~==SboWV1oq<l96rn*7^sCtbgn`fscT8}t9JQvYQSL4tr*
zeXph#&B<E+E~3zL_MrN}N7IH_L!Ef2Q8f~-$b!OqgQ8_s?i=yPgwBtx*gbKRcVfB^
zx?i0~6A2Xn80rKDa3ak39oa%K<2L%CCDA@L1E}v6lDHm>n7@G}k-kSh_pJcFIyzu+
zYaZCXh+#tu#LAKv$ahHrma##^VaW6@G}%x0^V<VGP21;5^!Q%wCE6FuEgoiLL<@(j
zaxNdA0!Oz!#Jea1**8s96S8}7W^>|B@uQm_vU-S!eSG%sxx_|eiWjF1%;x34lgnyw
z>$8Adrl!Ta1)z{dzHVqvR1kjpFl6qdAZhC|IW+)`DR31>(27zek&qD1;(II}c>nDd
zy7$F2=Q(AW?2L~Wa>dzEW$Gv7Cq9b5qTe+VE}R*JF_g+T?ms7`lc;ZX$Xw8R>Gb=q
z(elWTTqcZ1uj}t@)pn})wtBpTsODEy$7`mW7`d6DFbZC2%2pSdgxEpjW!z!3fSu9v
zLq2v>ezEzpx3v_S?7UC5lT^i@N{KoqX-{?Pnt$xDE$%XT0vhpNlk0v^HR^r&i(~M^
z(x#sSzkf=ktl<4lu}hssuI~o-CEtd$)T)I5J|7{?3xCLlrifEJ=M_&U`0V>n|D?HR
z#nZ;3CX|}v=qblT2p*qyH}SUFEH1pM(3>zbH6=b9k{IQk?&MJ6EzK_VUH@uYXdOR8
zry=7v=mTQ$KlMug-Y@-s_h)AdECqI9ycys%P6L+VSZ2s$<g)5{^p+Jcdg8MG@odRB
zJXfwV4V4HYSI%esJ$yP0%)wt9LROPZfZ0h0tfRZ^bmTp3c!{0l6``MiHIYbmygHFX
zUQL#9hV{u`c^QB4+Oci>sz-31_Zx-qB)JUq9y#0p2|Je34DL${(KySz4%G8&M|cog
zkMM-4$UPVWddjQf5G>Dv!b9^p(n|kq#;W7RNzY^exbWT!06HLH<{`(jC<xf}f=xQr
zFgp(j^%vlPHN-jK!j4&8C8?9?E-#@-j}w96ca@m$h+_j-4Zu2Wu<Nn+W%z+R@B&(E
zfW)#qMv<gS?0g~UltRZy;vqZ9RG>-4L|9%0y{u{t&9>r*fLIGmNN#YYdce)oP5ZkO
zc%EO05vGFV9%uv{aaJOi8GmU+oR=lI{V21@h+ONQ+w5Ck3uUW<C9MU204UcKfp=b!
zfLT8SoP?A#KnP?)k~wyJr6R9r|I&Jt^4Z8DaSs@Zf#0%a?r<A%ryeLvgI(p+C^G=%
zLO%m|{ynU$=_v^gtRMn2{MgEc#64qQPoCa{LU;eU*0rAK<Xst7_uNmZC14|!1Xg`_
z{E89&*yR(J=ymV}<&vCU^d$tF$DIi^e%6(q80bs&kb2>)*)j8?4PlIGe`kcuG^Pw6
zvdeV^ruRCfCpd@8cME@ANZb;NPz$s{d?j1O14=<9pll#W(E!%x{e&H6`-Gj^p9~H0
zLBqf@(`6=8-ftuA4k7VIollq5xxSn_l--pOzb}=04BN1RBj|Ii?F0f33s;3~`@eiY
zOrN<Q_9-!gchtj&p(@dM=o2$A`91*Sx+*;kyW+i@j09w1bn^mo%x#e*K)3k-tPr64
z@5*mKFa+Kjbr1M;$v^~Dn*=81KEw}0<c20lJ7<V~BpB%c9&8&lYzKAGeWN%995e9N
zZ3nA@1i3uH%^lNd!hQ~d+Mli~3HFHi5Qo-B#N_f;B=MLBpwmBs-#|n_%=ir6{`-Me
z{2y*8<cBLaB8gav&5FA~O+|kBw<jrB@f$@8fvS6jj!3E)hvfmvQ#JIB;vEO942U9N
zN`F6KoI>J*%#o|RI}vy$1U~VHxp&ZlQ6FS5ub{T^4Z&rp4VamV48WpgAZgwwZa=^P
z|M&5CC-{v3@N9gt!OGzH;j-VK8s(a2H4F(BL!pycd=X-X3i#|0`H9)=Hwp$s;p*#E
z+#DvCxCObb2W>gOw~dxhzR;WchuJCy-36wil+lkdlX;zdcVeZ=b7XD(tA$TX95;&>
z&7{`UFmiLcJSWtw)2-~(4uw_`ko9PM!1S^XWJ*r|_@V{d))(j_6qK@s&AiWi48-am
z8|+@}lj)w|;4yoh%Q`7p2`|oSRxnMo*?gn$Ti~wfoLewqz7aq1ME^lHt+2d`>ZBIw
zqLBsUzJ%1RbUYaNULlc|vVpa7v5_>J^VY0I3wbpmLQ0-1QyM-BLLeew?ziod(?1;j
z<DO|9!;o+f+WvadIJQloJM;Fv2EO4BPvQs=)6sak^a+j?qE|C1MEZv@{Ocn+{e3__
zUcYTU*N_k?uu%6RKSQ6q8`qH{u%26VA(%E}BX&r4eUTa{!PEpG&tD)m`OW_{EX%8h
z?P@}=1RS{@uXgax=_3?WcU2<J$f?|NDbAv!(u~m2%oH#?@k6?R`+FP2*ah5L`!|YA
zPaMNHin2S{**WOEhwFcFmE!+>Bp1WCU3GTNHlG(Ho>>Ny)7`f0zO<q`aue(VGM(93
zn2D1_w<fJpwlRVTMwN-C>*-jm_h2gMBnRzUVzMbHsO!Yg`jZ8ct7n%ug1}}J?T329
zps7aQnVht9nNQW;Wo5JlwPiD&BgkJ+X`Mn0ThC%wrjsFDF@jL?<I(yIuPSC3nmP(>
zT>JqjCmXlQ1peb7@U+TEFF64qfW+f9Jg>>FZH<w_3e88nyqqIz|L~){#?cbfT$p)Q
zoP%a{e-P)@>nR0s(^-8ON;BF9|4V0Y8&O|$?|ln*LCaS>fylANZfY<(V1Y^uYte$M
zZvmC~^z<go3_s`vQkw$t`xl=IA@Rq$z+UIuwl;w3Wj0J1%GC98sTOk&>c1A=f_12&
zR`WAqY2<lxbk^2?vS!4*+mHW(KBgQ1Ku2HkG4ar;HRZdA+GL{Q=0?3a0gtfl5l~Lj
zRB*t{GDi(JPaz=sp6Whxz94|L$LJXBP~l(PRk&lX^kW}4d2&2+DkgEk#%3Y#)C6_%
zxd!g14G+o+DSVpa{B|u%D{Dr}bxd?FSfA>&ew$tF66WFZ;D$r4*o3M6-Dmd{cv2^d
zRBx=H>8DCmvNJ5iN@N3tT`^v<U+dmcTAUwnZ7LM(-sK+{aPYX0%ROpZt8OcFmnY+}
zfeLvsUy#N;G7?khR9pM_*7bo)JNa&h`%oPFpmq5-RQL#{mIlaICA>_$(_4e+i$kC4
zkA4W!udgt^;{5)st5KI0XQpefPWbSAhL}haCZI2+pw#J^wqAK!xZ`QLQH#$z@bZg^
zQvRz*2J;^Hc>6>r>e%gvnnBIiE?Fn02O86N%iBf-5AJMl#bRdnuRkg4$@Fft_hVO6
zeBvBvG;X^0*l4R~-e~Y8p}R}1?>F_Dlc%yR&6GRely)V*T$%gWihrhf<)IkufE&?Y
z@MEI1y=G^9RE+nDC28`Q7-pCsp;XY-9p+$mJx&tskn%!YWR4=$j+x@2gRIRLl61~<
zDd#BAiV`LLR#WT!fC7tNL!v=ISq?*H?pa;opg_kDwWT4uEW&5R!-<i5O+4;I*-S*0
z%Cy<<+sh~tA@FuDiwUcTnZ%m|21@n)Sx;=-VNU!iQ@B8gQ+mJro;Rip<XDZjzE|!c
z`QiIhN4+<s96uA>S8ifEZ_VD$_N`J-Aq)pkww)BFG?=vXAwAb{p$ukCk4Dh(E$|82
z<a-(EbnAMF*_=AFFvua?v-dXNL+Q|Wd;{tN!_i|$*4oTa43)d=PjDOE^oc9ld6;4o
z*m^zRZM`JuGm{{hLmHTRjNhX@w^uP+J8FRwF!_cq|JMZO|IA<G6?xSDW|7B1a!PC?
zfa*k&efN#Rft#c$3crQ1muo|q4R35*`IP)wot9RH$cgC;Lm)ojlZe67d^JMzkz5TT
zMbG!LuFv~ZOfB4>b;}zy<-8pza42w2I;5A_E12@-%arc3!jh3acgq~)5Ea<T0gOsV
z5kKlS+l#(~C(p)kLdT@(BsSLH&@QnWTs?6hLzr4}*R5WWp@CFwCCesVF81n`<!}-r
zgl8oy>fd(hq;R8cB!4Do4MuMYD1Ii$0<ZbIqh5gBl$_=GhjUrTh32k>$gPAmpokTJ
zPrvaaG{Y*#aB!6v$L0ai1?FFy&6OeQkjr-Kz(%5f4{+wYn4LZdoCwE~>WZX2b~hq)
z)d{q9jDPiu(f(I;lefP{IUdDKdO?I{XC{f#_uvlfiU2gw26tov>sHYdySC;?ipz#9
zki<yD{3OV)(`p-nzFGpH0yOR#MvU3}exsm*2ROURXucEU{D2ta0ESmWPg(AeA1TNM
zS_6d$Hia*&A^tI#P|?Z%jlvN#g;ifU078Lsd5BuXr&SIh=Nl9en`4M*E$Jl;d<VBa
z@IA%v>IjawSN<D?zTb-FWQ8bba?K78K=T*yOUNpySA7=vv(0Gq*nRMqYrP&Wn+MAr
zRJwv1gpr$b&?;kE>ffBe?0}Y~l0XRK8-?b*Um6(+OECf`RtK7W1}6Jusp1If$KwHC
z#24mtsUmAnt)Gw)b%2cQ7lcC|R&-(fzfs&n6VJM1$PY{aj{vXLAF;~)tAooD2Z%?{
zt)aEg(5ZBpBjA5gENTBYiYuaewYX)P5V(|XtlO*_y}Sp6j2=K!a@)ug2miVcv!U~$
z;mCC9ebH|K;qu+be|6LHzWzhXr?P(A_KeZIMAG%mgtMM>pFR>UgU8(6M)oR%eLxHb
zX!b)tdzqG)zh#ITFv^^L_!|p!`=EG#Z|?ac^HPTUH|FJZHA!SuJpD(WrR^Vym=$Tz
zexCg#S9i?EW!w*)Jx7qaTBMKAI#>kxRs&WCc<@?lU2BABSk4KW$C0^@QT}5ePpzMX
zqz(|0mV#t@X(wdPB<VRCEYg8qI6}#Q=b?M%4-q%Rlpg@UkSK`3j}STKA*qGW<`{xf
zXPib5?BAgR(8>Y>Ec^B_twOD*B(P^fvpV52fGWr-APvI4QIreHc_M)IScJXp;bcTe
zuhBGQ?SOIbh{+<ypD}QMX|3nk$wliEcYS*Hfga<;AL?moMa!LaR5R<i`7l*YcCM9o
zR6HmT$4(OMk&;fj>_#&`89rX#bhb|HMzDj%v#FFqeNCRZwGnnzUwD6chiJoO+=SQV
zh3<?l;a%pVH}~F4k-R$4@pdUI)F>Hljf~^TdDPU)*;g>>AtvISjeZ`BwF~XUWh!h5
zPW2oU$J55Ay2jBJ8rG&Z+J>RbvswI4?WDdm)6y!^a$jj?$(CQ5wwSERU~e(y4t!w_
z;LNstkF9wpf_$FY0{lca3NzKS85^beT(#7)iQ;a)f6P#5*ReHVB<<_1Lay!w{`hMw
zp=A1ekZ`AbXF_&o!m`c1)|xMRtXy%x#1V~<SHOHtag57-GrIM5al+I!SEs0b;?u3Z
zlXs!idK1A{d#i*mG8A#fyqk?9Y3-z{nb*812zH=(zjm!ta&4OaRBIY+@X<L;ft|~z
zP#`1pWxt%}WuJ3a?Nagykc~njwqFW8w?$aY&UJa6Z{WPf(h8TYPV0v}tzf>I=_+!o
zo%Y@Oh70pX;U{E0RSRl8@<oZw*OfEDW`WDXw5}3$R1y`OOTL-Ov%1zyz3{P@R>d}&
z{0Di<$u$nb&$w@Ku`@!hZgK|MVcNz|RxL+7<%h^x2Kmtn#l8I4;bX7k%?fQUIyF%@
z9nEf;*v)GE^<~g2CJ8Bli<T6>ZLcikh;5=rlIz*cMWqrerCL{do@?@FfF*XxPD{e5
zi)}JL(?b(~DtQSvBSLssWh1Z-3+BH)*LI|!Axr)K^)$6^Y;go<Diy`f4s*=KiY4db
z{T3pPiLVv}<`!+|SEmF+Yi5tAm09qzIOH(Y++}%(s2RdXVQZx?G=0Dg3}n{&bn;_9
zE=oMpSTLp^s2dABjf#E!jJRWx>OAFCp4KZ}PYu0NrHGuIPEmeE_E|mtDASBWv9@(k
zc0zR=b0vdS@u5(hgUB=!zr(s+KIvTb{oAZYzUpUrUG|ONe!p>6<^`oR5V@cSuR7?#
zyPp{ji31Y%Il^Y1vvEnwHy@2~>7RR>yX<Ua7Phrv+a|fP6lh<V+D5^F+|HH$7uDo;
zmHE^ETI|U{ISm5ZVn1@MyHATAWzUH5=Z<n7U~3Uj*<0sA+eJCh%RYo7?o$GqN)>*b
zUrxq?&$P9{S5f#3jy>Sxw|)*qzoBjVPf#BI>u3sG1oRLcqooX@q~|_6QtXW9>w8hW
zFM>vmWsxH$Cm!5*C@nA9z=8On{#dB^VN6)rSpJ%%eQME_uc3?QwOSGQ01^m{qJxZp
z$pG|R{daF0InqlaS#b~~knlyM9ywAKhN>68Q9N|?&?04QUhpT@!}L%9a%Cw48XATO
z^BjM=2;7_kaH!!8(C&*4*d-BYc{QX2fRY54tYB}^5YiFBZxlxXV)VmR`tE~#J(3J)
zDsy5Uxtu#S!#l}AkcIi7wmJX{J$eEXe)FI|Tw+TAO#)~O@CA2Cr^A|nmf<-HFg9#0
zhDhi^;O(#^=a4^L!=w}3F@6g;et!8-Q(NLYObj&4OvndAW~+y3nL!R9zzKf5$Xp4u
z0&_s5gX<Wg&Z-mRN(kxXHwq@~<S4)vE2}_L$9~Y*_s47eK6A&qzfthY1SeG3|6zLN
z|9q7kU?H^;zWdcz`?2F@?Op%EQ<7gdK!8Xo9TukkFMUR(+o6f=sJ<IHIbbxhH)^oo
z;F4v6{H{y_U6Gkf3-<F$oFyHbg*ShvcRc`r0wY5vP+Q{tsNHo!pu}uTaQZYFaBEF&
zzkhW$$M@u+4UBo|LQnLnO!e7X#R`<)MDnP4K89d|iC=AdfE`o7f1@Bj0!9Q#E_vyB
z@VmNRgv-!CUCZldMGm(;TbX_tHXS~bP<35xzREJqpY!a#Vb973f%XslCrP|Xt|c2c
z!w|Fz?uGYGw%#o}82g%a(r%R76_ftqPW%ym+4+0Ku-U>?ykv{0x=@PPeDfLe4fo8D
z1d<-GK2HN^{W)x-zfp%JK7s~N<P;t6L+_WEVp9~D0}RI(`)^Iz3S65X2UTqMSRe2m
zMYI-`W(wAp*y0E`jLRSqgz1*@P*I)C`Y*R#;lb`3Xx^RIIbPVhm=eEsc$`FY0nxC&
z3Jhfrussc(frbUOJFsJ{f@EjJ=DyxwS4X*}nhUY{3-SC!{P6B>L(+L~z3<qNOW9Ib
z5zA=st8~ND?Pd1wX6T!T&!9Rg?@^Bok}g%4Dj?1{HC7thlhSKm?xTBZ-npKgo8*C$
z&B$9j=Lp@7E(D3YoS({mG^&@744+*C)UtyG_ewV*Gah^y`0|v!xsqyvub7p$4vKJu
z{wN2m5+C8uVP2*-Wf-Nmm#dypPO>`Y_$Pz>sW<c6{#L9#3Xjio&*{$#ix%7BB%b(m
zq<A2-D1~)ZVx;`)kD|is_w~Nl@V|CzZ6KJT1~J6u93or;O$#-!;o#jM&5msex6gb~
zqBEbBd&#<R@lN~U%l6(pNRi_qFD~905|@CT^lC29)m;2~Z)CJO+)^n?2FG<Zl{)+h
z<@?e)nLA(0r@iE8wgj!%Q6AG%4sxhjnt}Mam%kB_R*o80*QmShyT~uSApf+sjQV5b
z36qt>DX+I$s$=#vwn?qExB(vKA0^Vt^2Y<bS8TciZBFHTN5ws{$m@xv`&YzWImfT^
z?vUXB$Zv{=|F_ETe^1B$=!ljff83nH22>+Q!`MUUTT;bdpl2WVKaY?cb|`K2zE@s8
zoly|OA)Lu<8~No~mo2~cTFBq?#mgLyve&cuzxL$j-_$<y`6t0;roJ4hAHz7w(NuzC
z)CR(+b2Okz)gf~Bw2Ror$vw;X%ftWyImIRP_%(dC1AKA=OQ+TzSzJ(`)BYdYAA-Lw
zd4}@;{+7h=WswXy{$Q%4)&s>?H<zHAMo#3iPkSf1*!Fr2LnS%9$>RUnLWx!7NVxK;
z-tx3|tK$5#%l?r?U)xu^|Int<)$C8QBt4DbIO54>Fjn$nGdnw&*~(`#t>jfzSReA-
zn30rG)P_mKEelM>)$fMlS;iR4Iz|4z#PlEXEs<QV9EwZciR(DRHLh}1L9>3DHrL~=
zE;g+?j_u|4gkJSO+)7UM_~CeE*?Y%fD^e?ImQ_kc%*jOMrft7yTDu?tz!3v_u!3m>
z2;aWLu3lT~_HIUlumK3!qL7;!{H}$yG~%^vVh>REOEe2(9lFy-PYn(B=dJilvRrC;
zl!uU5W1Yy8+MVb+s*aBhntV8pRo<a0GS_V5%|FT#`e;OWws4Z>v+>wQCiZuuOjYo^
zRo30T9ip=Xfx;inXsaEavP;dgEhrm-H==5s4>d_tUqnhLaC2^LqLZUJilSx;Ww#mM
z#${TK<x3ygBXB!j<E+gfzeQ&Ykwdfh572}DUx@Z`PYqzcG~WzH&^NmGnjUX3Ejx7d
zwZx?T=!qiCn`XO%iO5)uz`Q<@36Ur(df)qFM8+PB(X9Up6oObjtpmbGo6uA-Z|ffo
z-yWWTJk?{Lr?Z<!ES#8fg`ZrOd2<RWLKD0*&W=55Eb*m!V5i0iY*u)sG)R`4sWp5A
zL5dPf{JAb!xg`p4aurMgZg4jhTD`_N+20d8q6hh@Tk7V1<)9M432~Ls(QOVTo?GC8
zS2(JB(e5r)Wblw$AK2UDmlj4lG^Z0^=zQIOZROz!$t%s_c_|XBtRu<EI?63r)X}YQ
z&D<AbMBQ#Q@-O@ej1|GfDqY9*qH5t1`;GoIw>bMKlqfOOe>}%=Ibv~M-!<d#>C1|u
zM*Pk<)S|=lg9f70J=Cd-<4)h`piW?rKngW*ot;emAVqgo<6iIi*Eae4pXMtu7j}Lf
zEsL-{n3;RLIm1ulN@5tT&|op{DKPn0KuBnd4xn!d<CvpMyUY5i9!j~4u%G@qmwz$H
zMXCFwY%9wb{Q!?Z+L`(B!Y$z)u8Ko^n<qDJcg|^cV=$REFF{GjLXjKqPDNDAoKpQ*
zPetKiIqr%GY0Yt>5&lM@j-N;o&3~DibU7(cME8|HIeCvu^^GG+oRln0KJi-5SzA2H
ztaU|A<*r=f)?-B)1)rugPw@W<ZfIK4^rL!qo;UXFj7NZL%4yF5hlFdVXNH2Bs?&ns
z^zg;)$}bI3yU?1RX4xD0Qh2&*VLD#x;odz*jkHIvcZEOHPBnV6>p2DJEI=7Ncr4FG
zNw!>Abz=Hl<AI%a{Y^7zF7}O8AeC&Ep?bLPnNj@A=50aOJ6*OFeG}*3G+NJ8CLE0M
zOlQ?NO)XI`+1O?#OX0{<6=aV>F=b*b`(GE9`)=|S>D@oO6!V1Kb$VZTFQ?37EoG1{
zt<{7rM35R0>tuk^udQi#rf)d{EIAzPY1|g-5{Je=U;~s|8UV00m?Yan<Xye=Nz;xq
zhN$Q5n8?6IE~mCP>sh$%=cR}DCKf(Yi*jQ)ZKUB6`uS{{PfeKWB`SAH-l?a+mji*p
zxB?vL8V(2v0RU5I(?e}dW2^GNQ49;<apVJR^6+=wO|8alZIXsW*~96&NXz;;ai)&l
zrbWBk$EjkQ631_PYkrK5coF|@(m?crCX>}*T8x%6mToo)cO{Ypw9`t@04P@Tojc)y
zBYy8r<t0wge3Igy_nA|ye<3OP^GpvRc!rfn`-9h;g-i9^)F)o7RaRE-*b^L^WpN>9
zo;Es7+wewuSv|@w?416Cm>sT-N47fE17>dEyYD)W%n$av<Fea;)9mrRI1l!FaUMWV
z*>-Erw>4Ofp#E+sS|+j-_So%r51i>mXfm@96xA69v_{Ih?@s;SU;HK&I}qvRi=?#z
zK&6Z(0iWry;RftJ0O6Ej#y+)6|F3=b{R<VjW^c=L482mEnh!s{YQ<Okil)ZX-_CAt
z<s4mnn!0P$jt6`hPC5$)5u6I=XJ4s19;7rg$ES&exqYCbh&xbRYuhsHn|?ltrBtS%
zbMbR!h`fd9Uh7-SEm<Q5Ei9%DN1)uUJ-6g<9^G3v-h$aSFS_W@w=Sm)l;<^UcJXn0
z)bFNgj;%2FG}||PWpsji2O~%6C2A=R6E6COb@wj5CYHKQ<wj$!`x1eHA@}6V1*|-E
znfVYhd4jws*gGUX@*gI!W11}~3uC>(bjpaKq5Tja9sQS-1Lua0(aLwxcd?b;j&e_o
zyZM4WFd|9<w{3s`bog!QWi|O5$NV3-0Q7n*PPX$281`>zciLnfVo!*grtjtCJRTEF
zEvl)?I4xYJxv3I=_ub5)f(HIKC31Y9xn6Q!yiK7XAw^5cbtY0GD|x9}GpyuMp@+q+
z_n;|q+noHc9W^>_czlPH74`gzo}4i4)*oZlrciFUrLxbbPqx0{66<n14ThjpCJs`O
z_k@C&5P+(dZWs3&>~pm!x8ULa%0q@eYz1!LH}a35u`@qc-|SUOu@uvdp%IIAvvJ#3
zP|aPIe$w}YL<3I@eSNtDOasK(+h0n0XvVHfjx#e`@QUOBX6eB{h(XGUKg1d|>#GEb
zJW;A-Ag|in07ms=XOADw8aRBTa5hZ2kNwJwAx3Ha8q+LH-}77GQ*+Hzo(3v2f@bHi
zVkS=scc(z=lh@sk|C0dq|HlL<5YLzq`Il+d6W$=C_P2#?GJ#HDka_2i-nshkRj}=q
zRrP=Kjzm2>1*)K(|6x?yTGN+ni=mf~qBf_#QS?-(K7$6&A=lOsQ5Wp~4=Ek{LjW_i
z_oX><S$!NtE7Q?qYoinBns}Id^H{3}iBF!uG2<TV8Ui#kk!>C^+lW{-j+pQMQ-HJA
z7`v#{j;5=@E(mrX`)Y_<nuKNdBQ`;MUNSScyX+szdrS_43jBwr@#wl|m7XBXA1>Dg
z&7<MSOywU_58??SfCd}%?x!k7g1XT^QI~bn0GZViNv7Yej2cnu4t)yql_MuS$cNQ*
zUjJnR>#x-EAFV&6#t+uvD&?BSuW$V0Uq?f+rR2z=DSqQ_rU|)XQ|-~hOCPU1C|bVs
zp=qN{`od@uhJl;}O#s)b5KT_f9yvAL=@2}b8a8}p)c$?E*09S!qxdFUA(qYaqIAp>
z_sa~n>wT0$@`0ft#A%%iJhiH{{grMsWZ!rx@qP4(%SI+9mAlRfHXL8gY&kUC_Qckc
z{_Z=~q=nK*m0*|fd4|B^r$Q1m!Q~~lWsVY{VTGZJmm7+1n!9NpzcjVJ`>ZP6B;+Us
zPe-=W!S00+O~;1mmg>H)66a~yl<D=7yk=N^O=Q2**T+$sj~kYBW|(sJH#cafp3dFt
zzsTNm&bgQ?-qx@bbJ(?GQE@3E=t&;a;@eA~1TrtCGe7=P9E`h5wUf5k`q6Su+=X88
zAy5Szd953jA04#E(arHfn|YWyv#`>gG_kadj6j!zl-5V~@COEJX4Y35u-9xtPX$o<
z(uxya4mt)&z6&G$5<cvla)mlOM6S_arY+`6IqucouBhd&JmdOmQ$IiDbnUyZ06p%0
zvcwVSv~_o+MO`688Lr1yKQ1neV|H8I2grCimxk}vIGol`9DmTd+X?2-Dz|V7c=y$~
zm`nHVBN`ekyWB<QelAJM3KPxN$`C|%nJAZ$X2+?e11o)&({$@!oHw~P7!*!F;e1ig
zXRUdN%lx$*t(GL!1Y?(Z|9nB@(Uw;Q6<ddIG3C-(e~Nfkyu99U&?mE4Yp1!g55rZX
zvxKPI%+fksfukyRNoPc@2DAnm$v8pY*kf2Pa&)4hL7=U_u)4JPF=oUw#*eNj?Gh9v
z&OmCp(GfLqw(-Q5%O8%9O-g*lP3!azmeK{--v4^GN-{B6VMEd65-r92Lk}h%e8#+{
zadtqhn8a<1g~ZS3`}2b>A6BP{y&=!)2h-D)x1Nc9FN1k4#Ed4gKP*YjV?JfM1etE8
zHl%Daj&J$W+gV=o(t57Xro(!m$O%{#lxS7UfZ^m!M`-t|cy3vT-0aD`VC~@?YSuZS
z%^t?&mR+uB6=#UBdWD6ym=Y9>H|EIH!5?w3@IL9kSB_z`(ezT0^rhoyl^~*jpv<X+
z)GG`SP3Km>)>e=Zi=|40Tdk+2RYzl~*W}xFed7vom#Dib<{RSAIbSd&9ubrAw~!BT
zx+N?n=qcX~;&c9M*u3{&xe176DQK=tReN9p`*H3a22G+_>eOChu4gS{cS-2$pUxC*
z$uJfnC!9GUcdxbHcUN7tZ8xXg*!;x`pRBG<E&2V*7eU>gGfzilxCk?dU6pr~9}TuR
zw=!N!5Y@OTtWY`0SH!Y5W)#N^Gh@k0XreU8OP<=cZ4G)Kc?!PKcfEQw%8O3%r3K#|
zm(Y1mQ&XW-t}scijjS_@88b}>Bf?~If{v8ZM5+POXK|BFCcB>agdG+S9K0E@{~H(K
zUU`xrv>Az52A)j*cjh?fFm{u9HH5SS2s4oVMb7~&u}|2y(9mIsq^y-&10ja)uFXZl
z50LOK;GHg!k)!eh^P%dOmu*jmnm$Aom^C{|ax8y5`qo5y$6n35p;6hxNRF8c-Se^C
zn5X@tw~Bjeb6rs;r9{mepUo~B9XcJf7ZQrL_`HX9h_`sj`N8m(Ip2IDe*C>&>cbY%
z<QFF932K1B-W`9uVAq|8)VLzA{@mg8Agb#3jTT17Qg<;&CTkp;4zFcX5b-&9h#@WO
zI>oUVM-8PoVebwtp^q||PvhxQZ`yaSp;YTJYpKCfdZ~0zm3Y7G#wX&$e6nBM@XC;%
z*js4iBEWXQjNNBcs;j@EFl!oOIMF$9)7L|3i`mKwl}kPH0B%2ExzNY=aaRaBR--}V
zX2xY<M3w4ZnWuc%+ysNGc9B~qcLTPrw$e?w4LY}BOXFV62iogwIP0q9j!=7E+MEn9
z4NB-cEM&pca8BfHw8oPxlI^uS!yAD+GA{HiTkz^H;a8I+&zvsiw(8SgH4vzi7FT`P
z!Q`SHxkrIokkiTR-i2HS?YOb<?-0ypM!$3D0nMB;^)CuRQv=#(m+dY$OrnOAWs?cn
z!<`9mXF-X@T}>U6Fu_v_&J4Ta)F}&HDc56+oF(g25HV7EnKR;{awGjcwH@5X!~o&v
z!jw{D*&LS*#dw4g4FR-~<c5pv#C|C~mds3bi}9=Vl?|hGFPv(5l=t}_fdqVVv~<RD
zHFxjJmXk*_gQBzRRqQ)EQkH1*PZDVNH<;NwI)uJ?c_;|eU3^q#miA&Vw{2?X0Krj7
z&Y=D6ctOl_B?ijX1~p=5*f6S$Ct*6E^rO{!;LZ=yKnV}1ZT23j>xzyE?@&{4?+5Nh
zN66(n7M1D&x^*_?7YsGQ3#ym#UMn*)M{?pc`2{+Hm5jsQ28Perqw5N+eDRtICGvi2
z+KYu|s<DrD*L$C%b1dTcsKvU38a<T?a4Ty0REv@wUI`<^$9?tc9H|>jxqJ>6Xi!s}
zn~k%7G&?Nx{Qh(mYS3!Ab4AM9bf0CWLZ!zu*d0?D*C*@1L0zVU2=+c|K6tXMz`ti=
z>4?(d8;Vp4Y{FVnK8g&Kts;Rj#%pU+apu4HDU{<SA$7{)%1fsblLswa&}Mm|!-r~S
zS{G8N#v~{m*kfz(5|fW$W*1+;0ch6xMuAlWepJ&+Igesa4=j$f*o=|!is^r{K-dtT
zJZ40D`%xF|+8hTyjl>GFbWo(IXkeaX?Q_K3THv?!dMQp5K4c)F^_Uo=-ad^<UtX1r
z77Sq9HOQ0aaUC@uUv`%U7nl9kBluJJp|YWO?5a0XcZH9?OCJP9$es!cl$|;Ce)HOT
z#YyHJ68!vcef8AYL>9S|>`&fx4$rr1jVpRLhL3!59%9zXFL;)E<t0mz$W@e^M40s>
zw$z(V8g8c3t(D;`nYwsYzg6Y^SG;(yTzlWU!2j0AvSTVtx2)sfN0vy973!@4@v$d7
zfehjaV_9kEU5QB-4&98Sjd@{{4*B*@Pv!?y99l{m%pTbqV1LCw+F{FN+Hp$u&dPo_
z&(|AacHRydMLWl(m!jGNMvl(6g=ned<`qQC7U#!kBR-xgE%JB0XGRky^<V;fLSbNk
zQPU7T%s5qI5cfp%Wy-t0So%kKy}D0o+F8U7$BIdno*aBqVY1Vr^2h;AeHmJOc~*Hc
zQX3J#KYxGgRDNOpxfw_5Xirsk!PmuCQeFtL-g-RG<(W|MB1|vNWZ$ir@NpZb94LN9
zSK4pgE3BR?&Z~2HL15odn*fCwClBj~4^wY;vw##?9DUH$ONCX~Q0_{hjL-^}cgMrt
z9tjR0uywsBgr=OQuXkar{+dR~J5aal27%~rYct^3dHjfxsC?@&{+>1VhD3WCt9#Q7
zIi9tzud`CbIcSHx!3eVZKTh4+Cy09)7m&UcqDuAnUAmXi!Sc_uV>sE3|C)^&wUmEq
zl56$FEyIE!Kt@Px*JiW3J<^jMjZ%q>z^;aW^5pQ`4DsVji3m{2OAPDdO6BC*j4@lv
zj2bRue3unEOxC<O-`6>Lr_vr5xbw>b)e7Sz`e+3o=n-DA=iy>?k8-ks{?~fyvWQ*r
zH`B2Vtj=R|JGqYS{m@FihJV#?;r_7rqA1aV7$+vOTU7JyP<ai2`?QAIJQIqL4+c+l
zdEUiiF88b@KU-se9D2&N^N!;Y42v}_<q1lO4~-HOcW7tI54HU2IsHG)nbusp^A-4i
zKle5m#5^6wYy_gnUXc?YvpEh(@9;m3$&h^bFH)`Oe#nK{PB^jI?hplRDFUqw^d$<h
zrC0&&glDx#s;e?Mz)|E36el3o`;H|Ip@<Bg2v9s^3j)Qr$I-hGV^*cWq2d8}Noa2>
zfgQevrUPz^3=Xt)$aFKSq$9F{Dv`5|-~k&ut-nTX#X_>1=vQXn6KUe%GqB&AzbTkf
z@^_SJKY#cTT!Kcb!uo*3#F?T><S9U`O`=F)nXVV%%V8i$19%^AGBy70gzF(dc^Mbn
z+}O-zhG!8=P-y57hPbc!7j9d>7V{5>n!j~Q`*ZD-zaUEg-YKo-Z>pxG4gMWlx)f$u
zlNg0p$%uxB1MpQU@&=rrtKIWEq2WFHK)KG;?XST7GmyLcTSJuppqa;yk>?W2KR^pf
z93%4G^y)+Zc4^$H)TP^uzx7kzKB{f-0l>vN;j5V-<(6Z!w{b~ut8PDBQNJRu!ZD1F
zFV~Kf1P_I$hGU(s2rMNVJ*Q`*pwW*fh!Wk|3L!Ifuc;GsB#@)k-QH#|;TGigbnAga
zxEo^wJksseX|?Yn9%8dnFg3Vk5fD(b{YEi;8c+9+5l;u~Ka{JTmO9jJ^+WR5+J)to
z-xCVTJUa<55H;AVeNEUWPeF}-vZ^|Uo&c6Vr$GwYjRy`4D=#UNAB9Lk&giu<^ro=l
z=3FFs+FfLr5J|4xOdLr6WBNMgI_Af6O=Tp+(mgMkLxgq-LGTsJ=KUe$TwuwprD6dm
zpF0Xe_DuqlcJMZW9?-Gdf9{TyG^_3nivK8yBDZLiK&<U}Y9>j+Jx7S6HZq;m1_4&R
z$Z-IP{%x{7CIYgBh+)wD7RdOXok=5VtxtmVa~>FnT_5z3N&CCc{(untR4sU$R4LAe
zKoMf~!C^F!wF7_%*wz2V-h0P2wWe*Os3>B?hKK@DK~WG<dXJTk2ud$eX(CNTdRZcZ
zN)-{18WjbkMT8KfMS7LctMpz1p@oDL&x3nrZ(x5jZ=3VYyywgx{>VaB)_U6A@9T<i
zQvk-xaEv8HWDWqnoxjBs=r5SbH>tpW<LL%3|5+8W!gEswoLfOGfrS>0c~%m_%}RA$
z!PZUkZyPrnU-1!(ySMDrj`y~GcE1>2_nrShTxKq%?9rW<8BIre-^b{jh`X-RV<hJ*
zz*S0-t2TM1E;m6~X50F}B9cKkG%T?H_M;n{0~xkDaEXHGaT;Q&3>pXci}qe?E)npu
znvQJ+jp3G(y_!97A6-KNvX^28cc)!{`mymT_Is;CHcdi*anesk#nqNOUd6@Og`~v3
z$!vw|eW9W4fvFoeJdap7F|jQv2V2@k%QO!LWtFC1d61gJ|NL?Uqeop*D4BJN#y1=M
z-jjXNJ^xaUB0j!3>}7&^V=%c?T&{F();0}qTXQt^p2g{heph#6CgS6^3bcMK>`KnV
z_}@-?_+qaZOY--Jw`w^)YHNhYrnQHorO%kBT=>W?Kgpal8t>=)G<)FV_@U3Nn>C9}
z-x%)yj*}bmCTSNQ)cK?w{c-E|>1>%4^hs^o4;b6Aa%eYvc-{^^Et(3AvjLna4;?}?
zUH#Moy;L7V_qIpe*NR&0|KK{gR&5k+#2{GPZ}Z7zy?S_f6SPJkt5yu1sV^QBeW7+@
z06du9!X?%C!!yTTu@5QT300P{eHZ>ZaPOtb?RfR~kFR$nL<Bd{$IQLm!eo6xtIhN?
z`+Q%ggYvkov9o$o!}6V4`!l4XPk#!uw$aY|WFtWLMAQwTVdSID^nAd;kbh*|1-Z_L
zM8d9+elmzX0;sr%0fjdtCUsq^nOoXZ&p<`CQA&Eg-B9uU^gFj3sqzMr2bej#YhL6(
zK5wMXRjfW?oUr?2fv}Q@7@_iPY<>y@Zb^1xYg}@^_~kBGcBqe7F*Z?d**LtD<KyYe
zY$P)%(yo~ERXs<_bth7SokHK7MbuP;gLnW+#N8o>^YY-CxDejMJd4viFH}-ae1&z(
ziv$eFg>oo=I%2gqB_)u7@j(BM<t$5ETi<HT^B>;XDxdAPG|O5QV{Pn!5YVCdy$3?z
zK)d+?rX|<wI#}W6YCF5atN`}FmAX4e4Z^KPiP#^Z8>&4(%g08_t(11llD{S>JZ6E<
zLzXxiLfMXh#)aA&Sr@QA;JEhN!l#dW0xesMxT<rC1$64jMZN&onhNy7%7r^xjz<sA
z_TLJPm)uuSl^FPVPJ(fprb9jR;bTvj8TTrRC1>Phc>FLOoC$Vf#kP3_sOfiCWBh~!
zTXrcph#$T>9Pu=$&LQxLzXPR(ll7pcaz!}b!gN|bglJ96<B}#g(B<7xD+_kC-TYYu
zkKnEkl(=A0fSCHt+=rfIc$__w2|jF*2aFOi5PoRNXW8~gd3uI5jPQM~ulzi9OH!Jb
zP@(o^xeA`03!ZH~n7Mwm_UF&{=-dLaFP;YDN3QmKJA5uF<aW{`O2e<Im;FQZQ5Tbl
z>qe~%7Ax_KPwHEYV&2)XbSW0c-0o|JxucZ(gEe0t-$@n1)?)gD$rgLGc%?lwFbT7y
zth%LI$(Zu?XxXpbd*0a}tgj3U-0$YJ_0141)G!2}aO4^RsTh3nR*>j(EiHM5&CG<Y
z?w#2f@yo;AWwsZ)PIicUPsF49`_^fxEM}jTf+YUFsEJ_=rnj>^u)@>)d{BA~dchqr
zqd18*!;z260WS}OqVYu(Y8PxIUTd|=9{9KI`fuB{dTo>6zirnwmh``E*MD8x)jIj)
zi=n&4hO8%bKNT->zw|6OH?>g8&`p`7@L0lt!5Na=y8X0A=IJdGjNxW791gmBNpsM^
zVPqLw5og=<qvZ6aX%$KI-8nJ2+xyLr@x@g-NicmHOt$3OV#IW7?p&&^Aex=mPOPTh
z(|q#ko1JEX9|jdn@9Li4T8iK5c6*aSN&JE5F7N5{-6g35LEDB@#l)rTDN;K-cMdBy
zcIO}45%c<jbjTZdh8v1ZHm>PiT~pD<ueJ4T(Towg)XzIU*gw|mj%Pa?P~m!K=GtyV
zxqau9z=w%0?T=}b8f96y-H)H|e02A6q^s%Gt<NQl%AYe1akR0Nvan3)dzOE%e9_?f
zzJ{@Jnn#E~D*dkciH8dEVf-&$X&wE}=9wSvyE(roxFq8y|1NcWWwMw*?i9^>2A}vs
zOKe7{%t<IEHg!z;^(WA}_R({0r%E$geRs!wZMV4Cm3~MN_xLp0%v3GQ<H!E_6Pxp2
zM;w+o79|Sj?9`K8)UfOdANih`bSP~2+lk$0o36gfXqxB4clDb+ACqy;P*Ed@C8dP0
zbi1VVj=HN)d&)O0jpZLuJD_I2v*cr~Fq@Wo!A^#osLKwE*xfD_IQ6`|Hj%a#N0B*E
z^aO>c!7u;G(R=TOlby9RM|N8C>{a4CugH|-;$HUIiVYL(k>i|ao_g;SPn&qklS@a(
zO#Q3sf|GU$r9HUB#JJA@T}kq)yosIrIQGI(R(3Jjt0dYJ9XqeUGtCI9*!;vyHC}B_
zHt*kWAG@byeOvrGx27ls6%4$c@7k^fmIL_Xua4VTC84{{Gr78&n%%x`|M-}y{g0&~
z2H4%z_^h^IfbFTA=6&hI_c}lBP>$ue9glsSp7L!DMSTJ+v5Zmxbaj8h;f3;HzKnDA
zWwj=U+IByj+#1bnYb;jJ(sd!0!&y|YL*@#Nf}}FTs9JU;1pT6RA3>0|y*23msEV49
z>$_u$Zy6Npg)ZWzj5%fELt5JS()Fk^_1~THbG)xdN^2Noy`eBYhp-MH*~R^n!9QV|
z>o}c;qceuk`Cf6})Q?lS+*I{;=*)I*_~TD<JtzQHFa)5PDgnHnv53`eQxwd$y=vCg
zur1hX7T^d8uem+sv&%EeGMuy@PD+8g(LWhx455CBRhl}A6P8vRLS=$c)!>#-@CX7M
z(G(j8tU<yyPoFY)ABZ4*3k4;98blV*T;v73#?1<VepP+Vec-V_8NS+sM}pURk<fKJ
zUx&JdB7~?f0(r76a>awN*&m?MOc6XTHDazTBG0)4J0Q57ZVsq)XzygGCbrYJ#iUS)
z(2l9~qcX$<pU7(QDhFLsu2<)mX-GWFu!Xd<$ySF(PkU0!txrB9PFi%Q%y#cuHcUu%
zOb&MEa?V6j->|iA_oU{%h=neZ1XU|XmnXGok5^w08xq8Z0yQn2RswtNhz`mZf+#0D
zr-FxMCso*&wlAu<2rxcVHE>k)ul(xqGWW3cLjW|`Wa-dXI{K5rf_aZU*3_M5-!W9E
z|H&r@WB|9sC+d=W64OVQ$m528bKQ_cJVc3vk@l>@fv;OKh3sM{6lotVN^lGTQ8yuP
z&#^4eKm;CWPU~RwsZ0mHn5X74=g22_dy~WbGymq-C~JOG)7QvokMsHKj5C>Bv+rBK
zBzTaGUOopWZ~)}SMZ}aW3wZ%}Ynu?G2%^VNhG;lM-IDn}cNSyyli>%5*n9(PS=PAb
zk?=M**urQMeKWQWo;5~o1W|;3&LGxG&wK=Zq>{cR1aJ+mznPxZ02&NM;RIIt9U2lo
z8UkV{3}lCaBx=0c7|joDN83CI+G3H}van+9zWu|kBCgizL29jK!J&QZybEvOag?}W
zi*2ew1pvLo?b*65`;$R$9KuB-NjrWroTuZE3ks{--AP1;bImJnnCunY6}m?Y7@7|G
z+3#caS(8UK-VhD_<}%1Ht1yiqM7~xRggWUBba@BRo~I+r)(#7@o6wQ^aKtE9|9+jd
ziSMBw9}HS54sI>IJ#4};7G1)ja82tqEnE%C!`2ZqMS4_o{Mcphj-V8rh!)O&cWtn1
zUNc_s_xJq2u{NS>-0DFa0rbu|^IrEDSB$HF9iFSvJLI<14t$D>ea*u%ZF@^)o77ah
z<heHGeTCB?ZjDNkA)px6lRq1SZoTyg29Kpsoep$Gbw3C{1(>ovqO?$a>&T>*^ndRX
zC-<#FI6M%C5%&Ti(qM*q&p!q+fkgGUA5h0-u>CGY6g|&Sg_R0wdkTU`5?2V#J!G^5
z5O`;ef){$r!bt)lNN(A7nk$Cx7vA9_PQSbwO9p@XP5|ugzvEOI!U*+s&U4p6>vKjz
zApbY`dWRg_zJUe%?Vdk-V>KH+w%^s%`piNxL9i?ic9D=C9OY`0EJLvS(J1eGea!rD
ztxrR6>tr<XS&|je(kj(}_MY*ja%y4Nu1)MUFWnC4!U^dfp!ee<k{T7Wn)S=oN}490
zit4$JhM9h9QFkAI7)I4><Z1E!hHi1%rd=E)TmkPUro%~waxic%0kk3wNb&NfA1+L#
zXHvK8sFfMCnBXGcRY3kgISlBNROsGtvM>nQu^I1CyU8DJt=^g-LhcjAr)A9AIEkg6
z6-}s%uYhkvNf-y{Xr-V`ioDPY&9*>PBWtJxO^Boc{1S6J`neF2cF}$iXi%rCeg}_l
zFZ}K|UFZ5a4!N`%0v>n(P}@BKzWEY(N47sBFqqI;QBSesU=72Bp}9xvzB$-h+?=E1
zI&Ovh2B@yw)vSgbfHzqQ0kZ?Z_E?^QoGMQ1FF94m%ng7I@O2|r5IdT+$C}rI=1~W2
zn6O5GM)(Za0t;g)0Ngkk=(oHMFl4I%!4*&hF<jS2HG-{QnuM6$ozKJ$WYGa%)BkL?
z8o^|h#xQpR08wGs#vy^(7$ATi8S*4{c@j=Pm$P9=RDJ|A)W8es(ty?-93L%py7T?%
zGzhCiff?F3B!J$yb|nlp4r%>5INZrUKU(4hwbxZ{Tzvqvw{9iUH*5efo$G)zBtQ4O
zakwK5pIRlTTR$KGa=C8nwpDHz(uQT==&-Gm{MX%CIN@dwyTmS1`I6<a0<j89)2`%v
z!a!!lv@_=v{}3z?-~b$gOd*Raj%=MCc)DB4m{Xm}E-23`p~-_k!O#W2IAOi47x1D%
zVKjH(%54kDY3VkFO7-2Aa-8%sdSx~RjvON+3!Hl}wUxcRFqcKt9--peoi`^NUoGb?
zH__BnzdcNAdV(yk!FRPq(B0z@eqMazZq9y-sb}zxry{zVP8)u>cPsqj9wC}UhVTH+
z-?~6F9p?(M)`iOEUuNX{F#IKc*nU2GF@%{aM<}25ePopyC+xA%dF5;n@rC@TDP!!m
z%A1BPC0Le;=-KDC0%!v}IYzW4t4D?5`A5H`7(&DQfy@2a7(K*X2g$HEQ9pCB^<FhD
z+As%=`Z)UuWK2txEC!K_J#x~|2Sb*5uD=yikbN;U%39+xRUrih$d%IKcDEqR`mi`H
z!<p{DJ0Z(zPLV5Iac@-x9>qXe-=;>t%v#iP2}kfOZvGnb!uUv&hcqpY7Gg<+;B^ad
zm)U&VAD)Bu%OT2h_O{3`aRuqi@ry=+J)Lr(RpW`JWxQ<DY<2*grF83ffv)EM>41?@
zQO1RQ3G#J`R1MOy3gHVa;Kmc8k|~XF{zQ23Q2rjTo0=UYg)7;F)`(0ylPpaumyg1(
z8D17!?7Iv&W@PhQ(}hc<xUgG{?zh43#T~8DUNAcUc1s}trj}?z;sj);+1TCbB_7K5
zZu(>b5X1-0vFz6)>3yGh$5|GtDD(2z4Fld^vyS}J`N#8KX+~2b(5>n8#?8mWb=*%K
z-YXn_Z1EHtyH2<nJV<!|WvM=H1}C_OFbONTPFJWyWVNPJ#pgcGpfXtFyF6v_tk!gk
zJx%i8UUti$e}?_&x%1C5f;>b-#H$}A0SMb>kL!K5UjkHL4RC)8*w1|T#=|$V?78)l
zsH6?51fc>%SbgxnwrJ%53p=O2atOI~`e7wy(Bj%o?@DtSDnQxQlaliWh1#{XHkZbH
zW<@mK-OL~TO;bZR2*J<ZUdHIFg>;TN%|{iqdwgOX+EwPb8EMfEu~;3d_Dr6jJGOl7
zrF#U#a_rf%sbNQc<8Wuk!doD;jlwMF=c%)AC#XsmCW$P2)i{f@%=Dh{g$VDzy+=5Z
zS}N0q*r+<D9J6JmW(23*13Xvmd+&Yb&Jr#+{$r0zmozbX{el}iZEe(ulyc8%P~U@n
zj-+n+AL@>&e4x=n{;h}pVnY2d*F*oda8_;2|GtG|Mv57{9)cQomNJXWc^ihqSg9P@
zdQ|s9J;y57Ox8L}$uVF^a0|&@fzUHTj7uVmYgl*CJ%R%Be2VW%9nex6AV=~!3!%;m
zW`Uns=cz}BdIU?lOmp;~vVBqEsknXn8b9Fs_&hcunp?z^MaZPsu4)A(${$+cBZ0E2
zT@utBQ*~+YALZT)FKAaittC<NnNum<Mj9vxa#y=HhH`a#(ftgf>iJ_9e3!=6ti;u$
z_2I%t_C)fCctM2i8?3+onjQWbSe6!u|G(P1=9lJFu7+reZ)?}+(2LnDf&)&dU2h(C
zz1!1v4g1(bXeHA(`$u`9pA6Y;*AOZ7Tm5}A`*gpRx>J2pBk1h#R#Zks%SXTLuQxl?
zH=4fAFXYaQM<bu1RkjN_o{XMs)7@Ke@1XGU8`nAJ!i?0{8^%+D<q!*1_|Aam-I-?9
z`5A%f(FpN{5ox^}FCQ2%h4vP9s_eFSRDN04&Wh{mtfR?y`aYMG%3^F+UzfdMEfLFa
z(b;NnRD4YOIh}yIy3xXafMt|{C%VK?tSGkKc!b5g460Yirf1Y*CKQ<`wW0$G$=CRQ
zS*5ki)9ojm=mquEi4uv<H0`V=Vz-&yw>hYbtxOELUxv->!##W4*1984jIxYR-#VRH
z^<neJ;D<w)bQ>!BTuw}Xh+iK38CqBHRAJUaL1oUhd-deFik;_W4?9go*U^$itXLRb
znABSeE--c2nY9dIT*b4$2A1>hd&c9aHO4-e$MQIywXr~pfV|x1I0Z*f>c~Mc;?Z+6
z-7?Ryd@q@5-ae4l{sDZ4dGaskL29Gl(ax4g>Qh6{1xz+wa<K_)szz%#50sh&b<9Y&
zC$1Z8E+=nEo@ixo-}MNb<D1+#MlY-2gJRnp;!6u%J0|)MPPpsVP;1(9=x*`Bo0=Y^
zPKROm3n{LyapHec_Vq>FE{U~ec|X`9_8C_0H%Q}AP1$qh!n8W<Jj!T;<Kt>kt`1CY
zw&ynZ>{PoGOlUoJj|%HdXZG6tZkrI7B66hwc4L$Fq(_Cr&9lMm1*)b)j%XA)uJ2Dz
zeMO1_BB)$y*CBlmw#-`2nmX0-cMn*9Swn?v>qOgnXFT`aO_psR!epOom6RweNu#E|
zhWF#S>HArps3*9BU@E=wOF`B`j@>-9B3#_2s$MwO)S|6m3sIuI`QqG6{(zBouYna_
z?clL+J)={Yg`HQcF+S)IJeh~*=c-Q><u_Z~JgPlxJ$+nJ;GNN@Ba2&B;)mmvhTE%<
z*_hHog<@lofI*h01L0>)^HjQDcrSQWdyd-nYI&DgcPrKp<c3RZJviSIDH0ob)BnTQ
z(c!$TX=VO8xouQ~=Au*g%6azbk%C({6?|dx<6sdxJ8!}hEXk+HB&ltuo_vfiA}Mtu
zPbZR=l&sfD{@O`=5g|*eu+I$~;$BEa4<gpE+VQn=N=PO&)_m5e92|HS_9c92QH}l#
zeM!W5uY$;ap3hb9ny%iisgb|L=*Z}t*z=><!b-Gtxbc$BW|3F5{Jx5f@+uc(7#MiM
z^yEOzLntqZIuKbfpeV%ZmfTsW`s`dJ&D#!IywVoxtQ4#DZhBIAXTrVKh606mBp)2T
zxb0DodR6x*&41$5{IZ2D{=<-j1kUhCE2sp!6GD!|;(@bn%RiZ7{-?r2#BLIO*u#YO
zp}+a8dBl{GRr2C^JlhLJbbx?#1vQmrY5t5P&%VlQC^OmzFA-gm^W{9ktgk3syev}B
z-yq=3EwIAL))MCIWl6i<$+JH+;JZBYiE@l88Fsnh<6LlZzMZ4XRc(7#$9w4*(<}=H
zvaiN7rV*{<MGqO68gBt+Z&vRi1bOSVRXz{;lUA(muPUxv2!KaBE?{izNFUH?h_cov
zV5yJOv8%*&NiH$;i;-{wjJExzhae#N;I|_Ik`K$?Q=t0mB#z1iuxnXyg5(46l_h|v
zaC88A!E#G$9fgT=z|taN^tB+@wp@#sSDzof$MeKhrvElqC8jN=ACQZvfR_oOKSBG<
zh0w1BAXcad+NQ}bFC<1@chPSqrrnye6|{;%642O5&?OUwpaHyuKR#P~$TnuzVwolu
zj4a!3s`i>s@ObM5^V}9vT+9fe@52Km_an~qExaV1M<&J^nxlPHyk}*2hN>}9B~VEl
zV4e`Ct3j*86Tg3EUG<G+L0+nX`#OkeoBo0{;A(`%_a#C7LXfXc77A3;ddoHMrXpXg
z{SwwP59K!OfEc|Vum@3CI;gmz1?SoB=?g*FboWRqcb6b-v&bxUn>qmnqrFYHSwv04
zrmIe5EqFCzr^mVbLIl~n1BZAQ((L!9e8QYD;>u7Sx_NZ_K>OLHtlloUc)y64Ii_jj
zBj_e5OPqY@h1Do6;b_iVqmJ%M)gh5+-ZGYHtTg>(yj>KAZh)^4rdKaz<d?39MGBVE
z#0HJTs%Ky-!Sdm6HR~#lsT>F#lNpWar@>TnDF|eeo(jfX{9AfR;UvFeNn!X$5|^jj
zYgWB8muF@_tp>3S=x_VTqJN<b`Tau28T5G&13;`aNE)O(!hYc|xP#60Rz4174XWv^
z#`V|*`ZnV~&DDQp!nszzV-x;-Uo|O~mnvYl0{YuQQVdY4{PEeSZ|(eoj;cQvUSk?W
z#Nqv1|1$3|kMqlhO{)iHxh&)5peT1|S0YT%R%Y&4_oykYPdKC3zQMc@ML&e0UBb>=
zftpSf1IgXl!I7eCWXYy;K<z_D`lpJsA09R^UPay|Ta0|`I)9;p>7%FP#>F6l-yjJr
zmVR{gvH|#j71VMR#3-?=3^IRwo&j-$HM<)|2)Tz{+}?~Ou)|A2ED&UnS|Yx&8>Xu7
zCWWU%B{sA;dI%AgNk&$V&h}wCRtYsGAHhMfZKwVzBnV2FxnfN*!7Re~qt4SezE(5`
z4kcP~6Q7_lP1w&+)-iwFcZxj7O}-8Bk}0sT6%It!7jhTpoeH-f*uBScv6kKZRRxnP
zR}Xts;C&^YU?th9_<gB()7NO(wChne%s73Un%bO<m8GxsYmV%HWj8%?2Ra%@;u6d*
zg?I-6veF;2WUX9rhSp64Ng*4t!f4q?+JziY_$2@yyQ_-Nd+~yj|NrjcIQZL}F#QX^
z2rwur3a`))+4<T$vg4-+R~4$@q@CmP?<>YQ4cIR)#1bcrmp5!XexOXPa_=^H9ks;h
zb66(+C`vzQBM|-E=w;~zKIQ(QV;t@~WaFSQ>XxoM*swVP4}m#2^;kS(vy3<qj-dsB
z<b~pbM>=K1Rc_|!;lALckB-oqMY5pRA3EfQEe>Hp+|P+vZvR3{sLTBtsKPxsdPAs=
zS%QJ(E$hVk#apwBuOC=*t`gRK2Ed+cWyXdvo&LujCFG(zc6#=?kPFfxs%X%a{yo;D
zZqEg5H)QA#+&Ye3Guj8ntU<h_A=#%@UvvYe$_~v4AJ)=y3Q7vxwQElY>+HJI`js%3
z(mWgvPRi`Eqh*?U0hu*V&&u?_v&D^m$y}y@e~i!_h5enBU^GspdD=`!Pq)jUO1^3C
za<bxL6{iGi9cgV=(eiT4M=ou%=P4<;D9-SM8U}~Ax-j8Eiv&*=C}H~Cf>=4>w!E^T
zdtq_Yf1-r9Vbhu}jBUIB%FdiVS)30HoJo+@1T4;l2;Ne}?BTu@is1J+i4Z?7Z%}^S
z#!<ZH*0o==@iWspG=+7|Lpj-N$ac!tq|6a;5Ds-rrSq=9?4AM>wc;ohMzIdj+`vo+
z_i1m7;5zj+f<C$PUQo<w*ALs7d!Mn(lHlQPV;c}`nZ=7qbs2ZsqE4K3;_tRS=EOM5
zE=PhXQ_g0f4>x|go}FG7sj>_g9^{Za<x-_xdL^nvvuVP%-QivPY`Wm=euJIK=kD(F
z72M_hO_G<LlMIV<fY?O&ITa|p6ggtsRPBN@d4DRtzRrRv_}P4_QxVWMPmP7mh*-4i
zv--Y~=?a$$At-;P{p27>5(6WPm#Drti>9SQ)XaGzzMI}y@9Y&mHe}gw>;62>>fuCD
z-U=6OM{Xh^wgvBa&c=&VWa%rwh%br}e3E88*mAaaTK`+();QIuO%KJ!Bo9ljXrcDp
zU$OBGD2I~ux|L1O?ze1ZKD<SOH;HLJLs*dj>#$CjxkURoYWu=`UM3JqGc<9U=`NJk
ziYfrF!+d3DA71ba*`&I2*sfl(-kD|AD|}Enf{k`Nf$e4wQ9s|YAX{Pt!AV1ED!&>V
zYc#r_-L@>|alzB_4#b05zF~0nE+3cW=FJcH2)Pp=z6tEWNx(WM3RvfEK|_XHNOtu7
z-b6t(EwYwI1pOIa_7xXGX|qjHz`%s)2}tr8phMfJ#}$}m&{C}&M!gZxu&YF%yj(2#
z!Q!oi-U+WHA9~eGwYOBImJD>&hh`h3QiN#4oa*U%^QXRBKMOy;E*rFJ1TdfT1v&h5
zVNgw!0LX{QD*cH-FYgpD*U=XbqeTtt$&SV4*Y}`@)bbzXQpol0k5ItM@C8|24IK3~
zAoG}-ltV=VB{{YXpFh9SYXj^%U_xz1i~>F{o;)_%wrm`AN60UZ+Q`em*lPnr@YVpF
zOn~wZ3}Pi18U_!vP*``-IuA0}RQeeG(o#V;pjV<ZV(S2Tozf%0mED#|5-W@Z5|$fY
z9We3T1YqkNpf*9BULUgVB6S30ipew_)o02TL)(I)GDA`ABp;n-yXjZ_yD!&|Y8<=!
zvOeQtG5a@JNm!g(f>pFye9SI3w~v7b5}g$UO89rZlD{N5e$Ad(v}JXpUU8>=B%;o{
zO3MVj!AaH+(fZn6L4KflYCb24mI|_3bUhl<s|PD+RN5?inkb>}+u{*7y^PO<>sEep
zNa62t%IhwiakB5zzvg6jGS6Fp`7Ey`LkQEmo@OR)m_FuDqZ^%}iWBk79&jR7(Ats(
zIWk5w-s3b@)MxyQ^x*eB(H<AkSfYG@h(6*`-zA&fZi3}}URk1X>+~mn{>gBp4Gyfq
z)Ab7hBfJ_%EFJ;Od3^9Wl<d0IT`eP6v(}9(MF?OYBS95e)!_f8#Rl|%YX%9(w2gMs
zee^BpTNUV{fW{B(z)48}ZH=VG!PZ^q)Piz_1qzbP)V5%^!h|4!q6uL@5xM5DDy-e+
zR)Bp`{U<|<!%v2jaEcUs?ZqGGge85nZ*dQnaFT8TcobCtF{IThF(jyB0DS9fHhFtI
z5PV4BcaG7OAtDIv{PEcn0sLzuZU!2L8GOf%b3*+p)c?`ij;~o-IZO=H04(2ck>q$F
z9yS~__}bAMyRVf<t7QbgZ^gzX4=f#me+8=1(@qQ=eIRbU1s7y@uAP064dX9ZrXK`2
z>I(3AaG0|a)?G}JAu1gLQ+w=x@7BwJD!WF*TnG3`0-`GHW00V=y&?C7GXLuglH<D_
z*6l=#sXh?H_$(5&1ji$?U5`S}M9&z^dE@+$47Zy>yLMQXq}nBhQ2jFXV&hV7D9a**
z8XbXmwbRj4th97_A7b*5Q&UXh?Xc^~iXA?`^jbR0o<4nD<APuM$7HSk87L6!hm({=
z$bwLIQSC_0omI8QAXz^EbWYyR5bz!)H=fkuA+vd09JaPE);`b_a$ii6a`CdUz?LWW
zjXG+k2Mm9@Z>92ZvT(NYO5XoK%1nCwu23ZZy%T@ecx@*$3KKH2>m6-mPAy9Z)tF#C
z+Apj<Z*3lkoz&U|8yYH5_}pxkn?=q~hWiAE*h6ZXIqZWM&IzbVP||yPEOY!?GQXB+
zj+6>uqoAnCb&@d+Vz*imt$Zq4b-Oj24BYESicKTHy|!jx;8K!J4PU1YCWF5cFcki)
zEut*=5b^1VdG!%mq%F<gfW6l~*0J0jASM%?(|{Jg{4Vf&t8VT<m@~o>in>DdEXr=e
zVzAjWZ$Uf@mxbTIeR-&^Ufe{YiaG^?HS6TdZbEx0f)E4U1Ki@YXVYE?Y8D8T^~|gW
z%A7!j*&5Mp_N>&bCR!t-3m7n<<`64YITn5)D}sA_g6z4kVL1Wm6pl!|v!fl#L#)~6
zk>p@Y#!YR1dH?Ta^~uNI96J8c{?#_m@<-S#zoa`KJPs3<f>S-MOx)SJWNO``w9gz6
z7YYr(yS?fdZF>f6$QbnH?Wiru$-{NQv#FF8KqKQS?aULB?_>aXI9%z4P9<Q9v4l9%
z0o6I)ZhA4XPn-s;UU0GwAEI<eN_NKkq}%*1A45lIYXu}`t$-9A?K=1A4y;V?oM{o-
zz{KG}ua)Y%^H=)EB*spFv9Hz6;hzZ>UDWGcpuo^3La|_$7ydw8+S$2#s<(jZbb#;m
zgwz|q=vSD$CC?lH^DHeL$d{sft2qE$kZrUqo3-wtLw$$s(gmq%HUhpaY!`NlY7(kA
zwiMP2NzcQj`qn*lgN4vlBD3dEQnr=>8Q?MPDv?Z-3dsy-j3fa~k_r4E98#Z^wI`b`
zB1^yb%0Xgtg2GwNx2B<oZ>Mf4X57DBRN&yId8Trxvt5^fU*#F!&GR)M6KwJz;=%=k
zm}3cUZ;(!ArCT1$+0Sn(7)d<@>*61D_TxdS&h7pfxZ*G2d?X{jL4B{8=D`o<=eNn-
z3CDeJKU~=@aszxPq18(QC?OqSr4hIwx~yv0V8+)uaaea-9-!WKUO{EbPvqB8x-rrg
zGpk_2c(*yhE*-iVj^YZCp0vIP(09`F;+FxjS5<u^t?(zqhph5;V)$I}lLW=AW)C@H
z7qr5ocJ=_9X~@Xd=dXA5@9N+2ZV=X`Qz1q4{xrcBZTGCH`vy9qN!y><Cq>a$Nz;s5
zf|q?;QT2K^?cJOSUCAO4FctyT`kre|Q#MIwK%v~oVIY#2MBJSbV^2#MamCsM_1Q&Y
zZF@3uDPxkj`-?23`&bUBfxi?YvA{t+ZbmBcFlaFErvHG5gGDJR=jHf+GWey=Rnj)E
z;)Fh40MIs*@PQPnJ+RzSK+yNgfa*oJqL%lM|8M=}CwO^C0I0D_bcgM#bYN7d@iT2m
zj}{Gzs@8F>HV=>}mTrBJBx8%~UcA9nhh>7y--t{IEJ4rB`BQUyPCirdE&YZ)rx+W$
z@UqM!#fcglx$EM}{lE0!r?DIX3&tl1I5HLwrLU}SBbi@7E$=9LT6?!0SUJO6f$y>z
zMDl~A0m=a*Fk2o2g4fG20}y$W0kq0uetk}y>U|FChp+6-aD}R(fWMETeeT;yRdjog
z`hyCkjimxkJ|qB5%|VMy>9c>Z3Z}sVq4~4=;5OjXj<d*X0j9hZXh3R&PF@gQ?JBJb
zO$084I_=0(bNdAXj(#;roZbbEw`ar``ol{@-mmg=?>9~Zh?fmj{AJiRoQpZ_FT8$d
zX3Vfg5D-f(%efYG`A1m%EbU}`=m3^{stZATau?*SPDJ%1$(~?*&~ytpV!&Y%YXY9!
z0XF)JgE&w<TRTeyPL6r{03o5O9OCjqElByFexLjeJoopy@YT;G)W$9XfBF%qdbk(r
zu+jz-c@FT!|GHt_L7Ft)wmyqyZ1DG5-CrRoWpst6A?&b<?^5LG_dLJ@kBk1*W6K|%
zKez0YHj{`hn6r4+|JA!o@@}N2ud(>eCuuuP_g-Q=(%rPg&uLu3kLM$Ht<)Hjoewpo
zWfn0r?fT&JWc!NG#Y4$|8PY$xx?Ikg08wLiSJIveVi(!1#{K^fb@X9OgxXf5N*N%!
z0<O355cxAek4Pf}X2#PD8REs*`Gda^Ct7`3dv$NiD&#K1Keoz$bv4(;uyn=$0Nx!Y
zS<!|-cm`oc&Pv)xC~W|Ly;AyS^`8ICzxg0Om-Hf@?*e6+<@<XK&4zEMNZ414`cSU+
z>4V;c5;##h`J9+%f^+yW&#&{Dv7Wn~-9jGAbtfAcL6*}CBbH8N_U_!Uz?o$fKM6O0
zB`IJt0ZIqGag5wIk2CMdm#ueeuh&fSFRgeq!eXB@>qz%f=rMDA@FuV%Nb%Nk6FLo$
zel205rsH?CiBuJEzO6i$VEXFh(;YR<$;Y0z9}8@2Cys`JD2NJ-x?Oz^B}Kr3#}A~R
znxd#%AT4+0dj#TtJRXuRoKmN=VrbW(d4rz}Uoz0oD?gfDGiZgP2JfElbVwEFt6%nn
zLBPL$K9fEx_)0}-F#f_}%|?mad(_!s`lIyoh}H3$(t;;<2E{wg@?E4jWU*H^v;~YK
zJ9wwD_f}IKy)&Iz>_dmE7c+D!d%>JPb)SY$K=&4?II=~SZBNmdtd;dO<(b#6@2sf$
z`0lom6c@+ZTIueAW-oe#G)eR*y9|qo4d+OfVSplAjoz)Ii-v&~GPhfiyY7pLIqg?)
zcC}&j(=0X%zZL3T&rHlPP$NWkiWtb6;PaO+aTKYChZH3Qb?4hI;<eMMCus$KQ+TXJ
zhevvmHgza=?7<Q$_LB}P4aLl76%%&N5#5^~&@mtz7LZJ~OU-H|cH|Ejq`J$>E1etj
z-(Gj^it@lENe)vQe+vCa6EuFt1o(f<bkSn{d&uslqlj!z<n0A#>tD`<TPrBd>04q2
zvdE5JlU-$Xci^dVkmyP0bWkBJzEy!qN(ZG?VU*T4?lDU_VY!^gQWmE?Wtf%wm%!Hi
zDPQ)whL>+YgU-~Uj`ns$H$a=-dKMxahgTHcC7l_>lJtuB@*0cE{}R(0C3oi(SYmA1
zV2~uvHXIKT(y^03yuRwAg}cM`>Y%Y2N;^3Yp<N4&QGh3mAah2p-6aVW2PI%ld<>y8
z@{-!YO6};TzsHgVKv+&=-NjODCEWv62)*$%0RM@c1*uPH*lF$ih2X#Q(w{`YNqdn)
zhIUkbyA^++jX(&<Okv$cn*)qIU$jKOvt*5-Ls;roAV$9qs>xT(mvd(q<iuY(b~jTw
z?PBp51En?SfL1d;JNIrbHrrpT=k+TyZP*2wCsuF5N)R3VL{ttf!F4`|Y;YmoA+EA1
zT;>2R<2{9PrFsGKsqP81Z-20uLDnv(X(-(^T<)5(aV*3M9ee<F?GH#HOFC!uPO0cl
z+|9!TlYUgos95X8e7D$i-oYn6b{J^1wS$@N;_X_TOQ0o~x9S$)qbP62Y~ArovwFY+
z`(w6U8`1;(UVr*@E-#&8>)e#!6K#vuVQZFOoXzZnY%Sr72f=aw2Ey7$;206)$_`y%
zqFjc8?6GUU1N24wzIr-;ohNhTzxd+)w}uD%>)w3U`lXLd2UE#LS1_Y}{QwlMW+kv-
z4p8r{J8l&~#sW_;8AVrth_|3MpFJ%ufE~#{ix`Fdd!~S3`v2fejd>lL%=5%O6&wWa
zc7*mkA+#>7a@pU7p$%FqTlD145Y&nCK8~KWcVn&wUh2HI55GD7@U-$c$IUTy>G~_>
z$(3}}q{)lYk;%Xx{9@D7Y0H>*sf1LG%q+rEnX_|5gQ9KJlUlw{+;<(Gc&04-Wu#Bf
z4!@dlc^g=9OC;mqfzS%|rmupGBo&Iga>S}q>AVnN7mk(C0x_m3gB#<>?m8Q<Mxv+B
z_nxd@$&M-GaQ!#I_lbUOBkj<<<UP&OhnfY;r0i~L{m@$3+qiD)TLl5<)CMFc5Yz}@
z(t?QUnyb``m3p9q<aByLHbE{O`~hwmSi#tNX~8v8OJS{;&k$du@)Op6o{|iqk`Zp8
z@pUB!*aPrBI`AE;rm<^f6l{$a%I#aD;6V4)@5(MDZ4|yR;yFbvo$Ry&#X=BiCkS4A
zS$l>>*2}>mXutq!(E%Z5EQJrg=CfSZ8!)EuWz+&osu^~H1|+2*HMn-|bb%;RYSOvv
zdOQ4PJBQr5+}S?S(6#zX+ryY?LGU|<=y$#@zaT`F*n>CT<Dgln++p$j8UM}eQoS=%
z>fCO+9))Kfwz)e&!)|PA=L^J-?sqx<iXXKIoQzgsZ{$`Ak9t$_jbYPpSXbuS7f;A=
zVf#z)2=-g>hzzPgG&|~t0*5mAdm^~cXBD!7p`7wNDyVgLNDt%K2oxTUj{8#i5we3U
zt0KJYI*Fcd$?kKb7DqE<O}!ka*G_nW!9aQ>^;BOMykNDy3OleGHd?F@qocdmN<^&)
z*uIckO+h^Eppj6xp+0$l&&1;FH3jwwM|1r9Dci~|6r<4JB1S@@{I6TzhrZ9EEu?HW
z-}>Az*3=tmZzMQ9;Ar=kfRT*0c&2AU9p<b3!51-6iZwaE#fwaa^r4b3g!GIoBpxoe
zbe4)-`V}m4{*L?_XoA&mB^kU2FXh~?CR~QRM`7yr=v(xRxBdRA0CMM#oyJ{i%lTvL
z&KIrOy0Xq|SGPUR#jy$T!iGl`b@ay%p)avdwtMWgT5GnZv#^kODcm}kB6`C@L3$r=
z7)DZ4YDNz2t7~E}YMJ+XI)P^yG5Sa|o@u9YN|F}lG&&1E?gXj<-N$h2;PG7|@xWdZ
z8lx2er4Rh8bxz*@DO%D}up2nM>d(NrgxP`6Mq9E6(B-f6h6E{_dx1mzES0{&Gu%*L
zNg!zq-^GT&b;w9Ky%e?}4Rwdmf9SMo&7-D)CKJZca>1*VdurXf{a2)|jX(bh6^+Ft
zpp{RQqi9}&^v6quf2)Xbyaqe0rB3BF#P-RVCzZm<`$hUFmOmL1jPu+^HwFhX6-f4r
z3MV1JUjV@3^x3!mmlvZ+1_Xcpk0^l1zY!{EEs#6tdKfi?Yo%LgTr<H925s(jJ&rVN
zdLJ!zdam%t{hDw6Pni3Cy51qn-BgNCOi20qB_*@UU5i6E3D=PZ<b}QC(*sWfh}USz
zp&y41Wl>mW#L618XSav$s!G8hzVr3gt4-Vu;npyd3H3DfX&Bj^qE5ZOLd&<HU+F|H
z$rgZ(hK>VZvO+M{i3{&Sv|7%JbdPtwva$;Jpe@fB7}Rm{y7-x6X3DX<1|vm_1em5d
z08{g<fhRm2o){6?`#!UOPTt#I=0S0WrRH~TM#ZKXG4s0*7#QZ2@CK|(Ntv%FuE&R|
zxq%r~eGGi;ErVD;<h-jml6a&QySUSzqFKaG0xQBB<_Zc5(}B>xn2SRHf_mJtE*P^B
zkk8d_?MYb@+yYgFf!1tr%)zclXDCCn2gsn>5=ggmY;A}bvGMl>SBMFuSo#h^-n~50
zvd^Sv+E>2ZJE`Tac!i;9U+v~Tp)(AR9v(i(J|%bW(_9kKueso;qw{+g<HKn6z1?{q
znv{htZ67)(u-?WU`?gh{L7>)5x!u3ZMSO^@Ley_TJD!{!6RD?Za~;ak-+Y41qj>NU
z-#4aUA!ZX?ujn`|i?>)nYDhk3?pdJqV4+o+$(<y_(l<@Qp`%r4=SQCLoxgQvcQv;~
z%j-?^zDd)e()uOs@k0Lmul&t|1w^X+NyGf?w>~pToRs%uQXX5vc2*8DJzWxMkvZ_G
zJh}Sl(<fHaJ|<4yFa7SaKS`b}P*h^HudeI_vAv3-?X-6Vi2l^YM!6G~7^$Z>td-=N
z*)dpeMb!hjEW*RJcfOgQW%kf%*WZ?v<nl~DyEWS&7bP<FVc~eRaOs|BK2^t_Y?lE4
z7>|q=@lz!m={znr**#hwF}YueI#qA0ZH{v)EWhrzRqcN)wKq*pi*#X-W&*JI$}OoU
z2c<)JuSG0&Au3N@)u{5)ow-relj3#RkkA<0|1y_>;<XA33~J-sR%O;lsN=pMZJ(?=
z?N6me4F3s~xO;!a2i@{#Fa=Z`6$Uoh7JIPCcFxka>93sldL9A*wTlJnR5$q23_J!z
zzgA;l{BikKG<~9;NDT4>r<|JqVQQqqX5Zptu$SjZFUX&#EAQQlls;m#=oW$8`h#!$
zONQ!01}?Gjs&9|Xj(y^M&W%<M?+Hq}R>G$~Hqt$NEoI2#D4>#7f~G)jqah-nZ~b+0
z*>o}p`TV0JWvh|A^R~d@mBKDH!av$+uPLh{%Yopn3oy&uJH4zY$~?|5g1;{MJo+p8
z2k!e1f3DL>`1Nf8F>F*enxpIth`WZy2~ymDGALPWJh?V)yzA?t+Is9*e7WTLNefF*
zRJ99+epv&&-EnHy*V!Ow0jRH>KFamKg|XZwff|5MeHsUu?MOJhYNDC0gb$&)0x7_g
zYP<)e$xX3K9Y7@TYu)@?|6>fov%{_`^g?=C`A>#C92GHa>cUUI`~|$lfmKKir|@#p
z`fJQCC|6M1^+5*-^^5-|3D`LuhY&Q_R?km}?e~yd=@-Vu)g9kWICt69z6<)8)!Ogd
z$;|kP|FlFE6W6M{IIxBG4m-9`h9qf#j1vs??kq*qpM;|Cg?AmLLoy%^;(G*|TY+!*
zySFUp(<l(i*zoIwjrTFEjFtDz?+&5ovkbRdlp^Q1f!K#PG%jCcPtq7b`A3UC&p0P{
z9G6=C0iCL_x1cowFEcnUzgMwC`pQCxM!c2uAna+8(4^P-7C{*{hx9~m-bkWZPFq{=
zh374D+(H?BvEp~a!g?`KiE$DK)Qe0a!&D8Rs@s4C5D+lsSd~-NKDgA3_18%mhnytL
zC4b2d>XmNfpg(*=o$a&RBC+3eW-R`?6$sRB7z#?78H8}-ebpL?A6e%R)MHS#IF;@K
zVu?FMeliR#LM2R;D-dq%1)PwePKO)GTXenF0huUodPCm=c~G5tx*1@q0kd{H3=eE0
zcsvg<0)yZr8iVJjYaYPB-}rmjhFcq${{4mjfH@4Wqk>Hw$`8(R4zzN?Y6M2Q_><wD
z9ho}EOFsxye&r<HcR(-@V5Myx3p(eBY2fZ5hJS5q8x#&dE_^r~<1ymS!NJw~JLLDX
zM&x$*u>My7>jBPB!~S#^IQ{a&zn)Q#p+URd9=F=;hH^=+awx7>ncGJW0kV1CSZ3bS
zriO7JB`e?JSo=J*n`F$=NN&A-1H+MxleLe&C|l27OCTTT;P~oT_2XvX3WvQBs~q2x
z1Oj*8_<!c44T;FLye|S)`%@O8-)i~LerP}*N%acZINb3qcx8SNGu<!?AlJL$&d2|S
zFI+=_Hm|<%tSn9U@_^ww5WF}A6<(2CTJ*Z)XF11%AxTv)=UI$*EVGca1CCd8-a~~x
z_XNyqCbhBo8OdVY-Ejk5v<C<QY&<twtseX4W_F*OH&UK0ldq64%Gg5k<y5_+WQ~e_
zcp?76cTdCcX8A`aYqf=xiT9RaovCzlIK>I%ebIO{fz6vLFlVPh0nC(aM`~Q%<v^U`
z&h1sIXfwk_J3}u~kVRX6()I2P0;*`~IC9$w-B|0%nmxO_74iT}G;a#Mt8ZRK1V!0>
z4R}DjAUSIY%!va7ND7D~G<~uf+if?XP|4}mD&SZp>Z#nxp_plG6{_mrzxVLAH-Y`3
zNC(XcXqT6a<)MAL6ITo}zXZq`73LHk)JRm~-I2v0qy*QrGO3m8`{%9lKYZJ))8RuK
zC1AV2P{>XX&@c$pA+u-2m*24L5_I+Eg7Pz87;x$|!+lMj`^SkNns$picS6_Nny+Gy
z4dPmUBZ|cPV`D0Ey~EjF?WXfYP8RpEvo^7Z^jx=khiI<)-uI^illgrY{I*@FkVy8p
z(vJ<!$=jA>pJC+Uo&Cnf>=i);_2K!Q?J6_s5;I2~LVe=jq@PH8CBa`Co%W$MqqE2B
z?|QDL8$H&)UjN&3{jKQYiyHS}uaCvRQGs&?YN|i3+>NNK<#1QoUh--Wb%?tuW}q)X
z|4<AuM6UU!ov^JKh~pr2meb?@E)U*K4*|kdNqgUYigx6vbvK4~LL+cY_GnjDp#353
zd($W#ZsM1*B+X^#ZfaSB7w@=E{F!|n*C0mmY2)c1W$(C6LpI;2sk_*HBz3dc<1J=R
zITKV6)!1t(Uc{e|_B=LW3==C)Kb7+m=frdE?u*l}`M&m`6(Tx$_AG6SOCW7gowHJ5
z%+rqVQtejEE&9>){WC0Y=HjiM_M;dSVVb<O7{p(^TqNBhip?QGT5W<{yy!u8-kkZt
z9UeK=b^`(xfORd~j9*kN!<C$VMCi4dZ_-IFEibcW=Ly>cs>YB?A%BIo*r5i4qR=fD
z^Rj2sj1N2<mG*qfu}f;?3rh_E@zLu&N%9s=@<$6u?d-PUD^<Q{l3$S5I5TS^c!HnW
zbhVme2W#`FljK>K8(+m75x#D=SxnFCQOWmj8chjRb64-im+h0!zg$wJtdvPb-x~4$
zA@9PmE6(mBMoH90Tw|_2)Q&6D#%>R0YuV|nx~csY^H)_%tA*qb-ic7Xz0V*gVk~rr
zLo$A=^RROpVonOHb_tkIB~6#D#TMVZ?y|sX<~m>F++Is9ewoo@Pt@-XH*tKFC-yN3
z(S6-xHtW)(Gy=Tl@Z+!KqY<*(AF6-Hju<&qh+UXqJHwck_afwex!+c$q2rG$8OBhy
zt>Ma_-zl{wPh-W0AJx2`x_gK#+WAWp?%LRbTVdWbywv!3%&j@G)cf^`T^HW4*<DPs
zl&tjd`7T__bv(bNKqE!3zQ!iZ-uLq3Tl`z6`T+Z$Tt^xwS081IQDfYEq5;#Z+eur4
zIX^=T36p5#fNnI-uwiNEGah4=6Mm91^Rbi>tcEe;1$0<q;?k%`Z*X7ag&FlNmr{av
zDzMg0qA)1ILB}>P?q~!TF3~lA`m@Qk?c3V5K+E{jE`Aj17$!7fj?apFG}}h$Wo=*v
zGtQQxBswlN>z|E3G+{GSF!m;6F!Qvug7vWf^f!~plS(?_>E{aLEBD-a?6Ej>S-ijz
z<A|Mb7)EXkZJZ=&JcxwQ)0hj}_I*#i|LU}D?u8%wko84fs5>I9jYA^MS-{<T6S9`6
zawAmZ2zE`|^`F9hU(ftxC{Q2vJSR=Rnv2l$vhGGbmr>h=JczwtEs_d!=w&t4PSJwp
zJv!5EUl+8L12g6h1~OC}xn8JW)VFHh09Fn@043*b25MLcfYCsq>osUnUKNn63ru+Q
zK!A2rwjgVQb)k}9Bws&LOiU+~#c=mW({Uk>di9#Eo^WF=3NZ1indii5d4R#>)~!wH
zgrntfLZru;21jP|1-rY?rk%|)WF}-fiY_;a8`W>F_NnK1=oU{0em{8oSATGay3-g~
z`(f*_<NKyIKomAGX;IEW)yxDOtq_{Hg`Px@Aij)IUm`&bS$8`<T*Wx`;$K6mFbS83
zGhL-a<vrh*%Ea0xl8t8~EVc)Po@VFuuHIbOOy55XJcNc~K>KG6QMEkqr+k3I6E82k
zsYp@p^lD5tqA#1%@>PSHx#7;7?(HDJx`UgZ2&aaEkZAa5L!53>_0d$MYwVpbD_I}U
z8d)$uRJa<`Z1hOIZc)vyjEk!!J0M@8;AUc%iinx!Am=64LA!z5TE+eSL)@|~+rEb2
z(~l^MI5y*D6jBlQH*1M?+2+j-7hF>H$DJ&@Z=ZYHXJOaAV#b99>Ym_U=2OVBiGvqD
zIfqV{q$IQRgz+-$SrYf9ADwIy=i<oCZdp2d^3=?r`x|YZS3RbRW%usBQGECOX8sOE
z8B<@z#Y-)(e=@ips3^Z#e20+UKes<Duj#uR5jcel(pQFTSgw+s&C<K{`--Cdb3S)o
z<FeIy`TAZ?)~;-KnDh6a3}?F;=b}VA1gITLoWj@Uwxx+O@Vbh`-7rYno|0Cxyl+?d
z&L?kaz3vuV%f)VK`fc831MOK^joAjS8HYTTw-r*<ew2s5xOCR0fM2=1x>%TFOMO?D
zlh0r+!uR{Ywh-|X;}aJq&*#Y>xXw$LV^w+e@$O01hq^*ORpiu<<+4X)wzqv^mXuc$
zFG}ny<$u0ZYw2;t5=g(qo@0JZeHw+XwR~ZDc1sz#CXdgn*LZuEHWvuWIAL^j4scv!
z&B}i%{CNAR94c>stfYv}Ev3cep`4P_*Iu3XF@2tJSaZ|iiY@%fyte8rY3U=c)y#&a
z)ZM)5-@T;v35{8fyMCK(`#Pm{>vYZg2{MtgC>1U_Xn!F|ybwJP+z_WE`wyfi{Ie`7
zsY*L9hcXEszFj%8C}RQlRT+pg6YUYkTkiAqdDFSmwwPmSWnWjWfopK&0P?`ZyO+<;
zG2YX?6XRgRi(1w>fgF(J&2I2eF?+CmzJGzy)Wk~YyyWr##5X@-E-E=u0oBY-qChe%
zt0^_&CeiUE%c%Auu%(AXJ6#OQ_DvC+t3q7`58zKD?29?Ld{FRkm%a_{dHAA3%6D4@
zZDQaB-eyBdjL@88F}=%KdzR3whEW={Y}R|8eW%!r>nb(0J(oI_f3B>ih)Xz`hSwMy
z)zuxC+wUtnGhSc1!MJX<`V$;zK2BzB4b%TyHBkSxV!aIjxEN#00reNg2R;*uLM)wA
zU7ZgRAC#Z)jJ}BuXW%}5-jy>|hkhu@2R<$gBvckO$NC^$J>0!^Rx(r4Tudvmm0f>!
zx`^(JJOq|R8NM<MkI|8xL(y;d5kch1vb7t#*D{{_rO|jh+!AwXM3`*-=1%qD+br^|
zwI1?w+ChVM(;#D`f<t>E>lUC#6Bwr-p8dkh>gvikR*5`yqxv@ksS2G7mog0c6h0EM
zR^)h~TGXwfsro+hN&R);4#U$jRs$3qi{7|XJ7wt_CYYNg>=^mw?oxZB0vlP1Rw~O8
z5>)y!M$H^Nv3*bP{iHDN5p{-<Tfr$-V`G}I?nga~L@1SeQuo>ATdk4~;*Zj1ZHf3%
z1A-3K7ifhHUZ6zu@%-Pj`@onu;xd+EkXZ(KWM#U6obJnuB~RSW0OVEucp!h@;^@ji
zR+MS~5Y^oG?L(J-R&D8Rd(i=$a_oov4_(wfUH*g6z<n2Cx(}Sp4{{~@0D^$}HmJb@
zq+P-54f2o6qT!<m*G5`6h}<K=+^^OMp;<wcsHBBpLE8q+YunLJgsgv@2L2PsnNdn9
z{G1>W4ZdqN`+T4O1qh*i>c_2s7aLCNqh5m%&@vz{c?n4kj{)^$3Eem8X3Nir+R}6n
z+^+&68&W>~QYHu}+@VINksRn3+dv@*fH-eI<2r<3Aq5||OhC{Q2Uw!3hpXOb6ib?I
zN!{Uy384zVzntfl^vRX&<(P-p)%3u)(r`_weZ6^{itbzaQw<m1d6yMff8u*MI#QT6
zYa^O7cFhKagnj6gpA7n)8A{YkiF)0;AC8WhM|@L0HQzx+EnjaCcgS^`)xxfuEMuo5
zAGq0^FtS^{%i7w)C6xq3)TTP{$r-%sw(3D>?Of$~uFj|nD6Y%wTNwQ<51#Wr7r9{y
zL3RJlV&o#2pK3iU$^X|fxIktm*s;3bs$p!d*~2$X;QFV!--qgo2=tmt2p9ERj{HAb
z?bAeHpG0{M{8JX&sYU0&hC##E&9*{L618@gWjf87N=E*wL--G7I>bhu9N7!&)SV?S
zz<(8zb!!-^uixOOH|$BSF64q>0sNn^HeZo1;PWT%!--(;%L{-*vv$*D79fUxGVGf2
z;>>Se{H}s4h%v9CzR;0yG^st!xoK8kBUP=%U(+BXQEUE(>6seM1fEyU9w=&%-BZ}S
z00_RccSGaM+65rxa$NE+nUAmVO)l-FbdJW+>^3|4_Xi76S~5{EKCO$ATHGno?O*1$
zMGaJ|^=3H`t(*~O5VZi=^p|YONC^uORdYK3&NpLV=Os$_y`{z3dD;E{ksx{Y>vYE<
z|Cg-BXB+siRNqqLPlj|*OtW?=;yr+PNFt7Wum3K9bz3JM5NFE5kIfzC7o{rF@3qA<
z9Z(VlOs#JGi5Zl0V-_1}3U!g|k8c`^m8whtsbAlv02MWZy4>8X=+n*9O+j^47unBv
zSI;7DO0|#?1x0fMU+S!_F69ZK+dDmJdz^{)!Kn?Q_h5<X?lvB?ge&Fx;(kyLHfL6@
zmKefaLu)R=7nysFOHfKt>28th4*)-hfUf*2HPl3W(%$|HT3JWJl9V;CcO~Z(u@3)-
zN7CrG<1z>R6VA(ju;Ko>vaEF-HW$eBtW$ihb`^lr;$H75dO5wUfTGh${mCG{d_Bh5
z)rIoSVkSO59Os|PtZ6Aq6Yd(A-o_Vfa^3Na@)?BAp~w<yh|S;aq(N<<QN2L|3X~_S
z0zuqb2s}y_qZ=fRh1}l?9Dt<xTuH6(BLdliVO`SlNTuw8>hJ)m3r?{|XlWh(tKasg
zpSNAw>6bL1_B+7FK-;zbKkR)6SX0}!E><ikHWWk&3W!of1f&Q=ML<MAqy%XZQIRga
zvs6T+iGYC8q9P()YNSTGfPi#qhTeM#2}zc3;=V@{_u1#1d+vGnoqON*`}kZd$y{sB
zF~=Np%u)Wq7zhor?4vp&R<@!dVxae0i%0bK77G1!Y^*(a5c>5IL=tZRuDtzDzPQ27
zc3`^)=RR+{TKIeeTm(%$B%=G}T3OtI{=iucO@JYM)_&(H4BBOwgBX2(@LCybx{9sW
zC}5oiUvGzT`#{Ko>&bKyiv~D5whJvcJWr&{GRX^i2+ebw;t0(^&=%P*O{&8OJa$&2
zi6Kiy@_V!&o;9SeN|;-yOaLi?&+Xu^5FyO&I>2fMN?1Zs8FF4E9sn*vV*-n-xubtQ
zza#;G94O^RfKsH-aElk-IP=12s24#Nqw%n|Xc=6olu=fTZMtQD6}9%lM`m^h)D_p0
zPgpt1*L9|<Yqowe=H2@mt9Y7<wIkpsRi1#il02>MxCik{kQMc(8aND{tOia)E_(ZK
z2Dmyzc9qumihQgev~qG3n6$YU@=29}!Q?I@i<w^-yIGx?))oB>Z37P|HQ2WwfQ?nH
zBA?Bh-SUk$U6#^6*{!3i%x_g&y(J6r?6J}w09OiqJcR_AMWI@l?a;^l_}}L3t4+Y$
zcpeWm+2|oA4I9U1%43cGLWYj9g}a`Lw}}UA!F+Z=F`9E5{5zbv&gEfuZJv65<Lka>
z%Yjw0m{W};luMFnZe;4a`|wWDvtHia3Y!`v*SkhKe8reMB}DN*^6GrD=go!Q9g1AB
zrG*zsc8OO~&$kzb7$(DP2zfaX&BUfR&CBf8KtPve)gNy5cRwk<Nnfg)`r0OXVQ6lw
z3VAOTzfQqHuSd<Gz}HD18L@-+w5Bl^C=;@&A!E!y%2Zn^9=esnaMhB3Xj*1-^@!xe
z%#|-!yT%B?T~{j)-xJ9>%gZJ??(*uP{#eU{DD42Pb{GB$;=A<cNl%mHd0mt`2>w~v
z-k^YDw!26R|92Z1+8nHqy`b1->hFqOqEeju05A$8P4-gyudpR}nk>BEB@gKXQ^8l>
zdD#fC9uDgZrQl9kwwLesz*G2eotZ-iQ&a8RS~`yz-?z@{sxo(Yc&3|SuULpUpTcM3
z-r4=YtQ3v3Q1fY?kP?gV&yF%RDQMnN;+}E8YO?TMDEs@J85Vs?<qtyEt{R&f7g64x
zb$B*G_nYy$L~DbH>N&CKLpz6_U<nUy<J?7dU3$Uvo|iZLfYs*dY=+fRMyPs3Zh~)b
z&g|pRzPHEY^(H1>I*F=ZU^q4Rkm16bdZvJQ+f7G~$Y`Rl#EFU(<UNYGO)ByJKy|kN
z(0P3}-X~tU679riy>p)#lsMNaR(bBrZiQ|m0!K7kErwKf@hTl3KsoufwXW&d*k5z@
zNh0F-_7SHo44e!e2(qxV8@v-lKj{iZnG@WK6g^)eXT(XdM%1n)&Rd7}tz(@QiCohC
zw+U$B8xP;R@&+RlI9|}DTEMLt94Amzsp;kQIbi-I^TsS(AL~1C#tKA#W7xP1QEYQZ
z(<1gP-6j!H$tt#`DnduDeKFhm`mEr?)YH>hT07K^=qkT|my~`lWZvr91E!EJRmNwp
z;<7(S!Xj=dDv9!LcD@{6w<+9?!;;R-w<z?f3fDrrt)$m7d?{$265_>1j;{|<cI;sn
zH+}-`4AU+duuU9);jfwJHfc6@AUQHN#0@vU)C2E7P}CN-@s*xx%*eb*7W7Q_l91Z-
zOr>61TNNYc({dS7U!J)Pz1*l%Cc$}a022`#*BtK<{vSoBQ>-@viG2mV(hn{2r0r+b
z71K+U=y`)`o6zu2*en`5BHTY=8c~6j^2peFkdkq#$u*;Qmz%BLLZY-=fy&&r*+=f!
zwztfdFHSD5kf6jgyvFRH)7QgUt(W??z1Oc88gaRDL9*eX$7xMZ{@HR*&hR!l39R#3
zZKJ*Yy#wnc4@xeLo7bm?x86zqm}8sY{s!kbNw|IMspjZH(H@IMx3Oi)(czgd&Q3a?
z)8A<BOp6%`iSr4*JXa+h635$CXiNxe+Kce&)K0a@OHW&RdcBHkQ23IoQ#D&dkq4qb
zeft~SwoEp-{@Qi9P0Kep;@(!BH54bCls};yY3vU$+O6ZQ>AGfpFUktB?&$RcuZvn!
zJakdyRARJ5fV;`Vfa}!d*G0P>(WhZXy}xHbHB20&-GW(Z^42!az;ekzg703@UUJ85
zg9?qIiAmfk`+iwgSI`EnV@KQaZ(iGem6%nC8W75WOdDMGb%;-rPbZCdc8}O%rv1im
zCqC5-i_gf}vUFmJMOU@SKur*6HC!N!lG^%>VP+DdSOpQU$g%?t?m@#a*i<SfTHdA<
zrz(@w<j77Zz~`S9F1QQc>|;5#-vWEG?9f8>`<u7AJ@xM}va0K20w_D*5XC2<j?k~l
zgd#HhdHhQUmbEjETv^0lft%kI1m`giw>G$g?f;oL6&U(D9b%6}YYFbH(yeUA9Da(y
zd0L;gw2cj$olt6CoKV{(XXDvkw?)<1NseP|&qmg*(e70TR<zy_9bOaPQ*l?`<NR)a
zW4N=S;8j}Vf=QV4P@n^_eRC74;6k7Pg=nS!%xF!=#IQn^&4Jm#D#J@w-t#uUCT>`@
zn&c=E+-EMd4|-vCrMrR&!fosc)4M~m`6z7^C`37i04hPlbUFxi2a3snL(wmF;l&kp
ze@NhIjlIPzTG5wCmJ&OFGOmUCE&z1_a)8KWa8zRlz#u^n0W`}p3RIE-I?!DH5+DE9
zl^mfVDIC_0nM7&$N9G`Iyao3Z`Op1c*uSqWv~REYie&{Q>w@(C;|JLsF;UV-NBE9$
zgJ^E&!1`nlheSmio8@q}9h_bB0c#&Ds(&p|`|CQxn7z^D9?STKlWcDUjfV_0-KS6C
z!rFYq?E1_F<rFyBBlW^EG%u`wRKwlHu_Zb<fD$L|+Q$1kQg(OIgf-QdH9lw_Hc&ek
zYwBOdyI*U+8fv0@9{&p~f|w3^UM;%lH@Zqlq5ojbf2f5lVCKK@@}CV>m-t_!>;E(=
zO`I-AZ?#w3etUU;YG7MDPepN0vgo7B)7KI>Ib~Rv(~Z+iKoFa+ZV)vK9H9JlKbJLY
z9c~&A$Y5)eia%EBpr;~A-7h^-3T@BE>@#gbkE8a@sT_F2AlSp=c$Zx|aYVq}Rc-54
z=l337SHg#n8dHg<CX>2+Y9F5+U@}MbF;e_d$Rz@PWi607V7pZPkL@!5=|CMyWm)pJ
z@!Xa@Q{vO^vW7mAz~7}<1}%_*#K(gmN@5RU_O-h>2&&7+QK>-yZ>&90-4JR`gpT2<
z1<#;{VHfLPmybPE8a#`qz~i7s9{~xA8^+5cwBso+|6l#yAsOkNlC$lEvz4ipc7@ip
zU0g>)Eu8sm6-4F(<|YiLu605m9dHwIz&1-V<cizWe?m!cTya6ZO0=TAFiF$0N^6iD
zjs6El>493M3!*E}hXR{~1EUTd82~ifFA{rPQ+>${UGrxH8fN)VQ_0Y2&Z%U-wHK5L
zW$_k9OnHJJ=xnLnQx=t{-okU~@yWC~1=_5Udj^!=r>Yrq)@6Xi_87h#cK>1wVM0dv
z1Ad+x6bUOK05Cm4GoOke5>M<&V7?HXfgiczdaX&jRx5v9BSX}^Idc6~l#m8C=*!;a
zZw%*U9Oe2HKmC80QIk8JqkQ_Rd*aAePBzYC5)|+2?jpcM!leS@KQSv}<7w%;>iV^P
ztGCSTk9H{8!rxPRR`r-{)$^cazAILzvDTmPaCb9q1lWcSSkHn?a8;nf1yO8prO8mK
zm<h;GIgXrp2?OWG&l{GUL?;vRQ~a3%z=mXsUzq#G@K~IP3a40Syq^;%2obm;Gf*mQ
zm{M|TdVX#>1C#ISih2!}BF!U4pnVR<3fZZl)Mpu>9)vj5xyHhxBfyf2T$xd>xP7eH
zandzUV1aeu+H8h@Y;Mt17S6EB_!U~O%lUAbTC57z#<cOn+!XKj!&?*-54tVBA?gyo
zR!yPJLTm9@>l#&?=*5+0`@mD|4Vya5LbC7ooA1fHdF9kY;fI_|CTz0V`0ZnjX6V}s
zo$~X90i$(k9*Urfm_kimtcS~WYD!*HQO`Gq<QR|-7z4yEf;a$qgM2(E3I!Sngjw|9
zoykbjn9Vl^59V2bx&8AdDd+fPZ4^t#UI;5XLn4A`TXxD(8UiQbX9KSSjZry>JPIC3
zd$Tvb#|O~#7%}Kdc46j)sraw`XUZ+P0ubsmy2T*-=ZP4OvK9CQ#pvFiYOd@&B^a_P
zD`VqERh8XOB_*%#F>NKJ#VcDV12Y%nHE?)eGlwoyBS}X!khhuPS2k3DSa}wTD1el&
zE(B|<EftvA^iiEpSI_xt=q#GQ3wtTV(%8scBk1!9+If)6zLcQ&D(GXx)(N4yD0_8z
z2aKqD@?1K>DnGyVR$K7_Ig7(lBT*Mj*XwZ$tU0mUdyB139LrWOET^}jc`1~w7+A>6
z9Vz};^tr=T!Ouq@lO5s*(R>!$D^&Ziyu${c&^$pG$+B5XMY}Jyr(S8-Zx(RizhQH@
z!o@1|@cZ=}*W6<(;gTJ`D}B6~kUDDza(O_!{o%Z$Z*=<o*mj~1cpD!MXBb)kw&BH?
zeuE!mE<{}MFOA&~&vZ=Z9D}{FrI=YxVcwSjFQy0uvn}-bP`4sUNCz;B{4Zu3N^$F)
z&1<C;ABwhwOL~{vH6S{VJU$!15~A|yedi{IyUbi6x7Q6B?CYDUKm<k*I<dYp$FDWj
z?>}94!Nul*5r;}q{=Jy$oO@cDwh2O!E5ONGyrYrA+*jbSyNm#<yhe)@T&tFTu&wC=
zzPxH(>|F-%Pio8eoUDH_M9N<QaQS`iPTC(ALS-_yCNUwF@hffO0FwTg5Y+~`va78Q
zOL@plo}rqv)8M^CtY#HNYWA#x7aJ%T{ZhTPXf+rKxO;ylAu%}o8dd}Xo#+COezQld
z+N4(b)yoMuyTH*j&6mpWn(46Zq@MqqaPdp0BrF1K{L-m`HdG=`1ZJ6a*3Em2@-3e?
zGLV<d<8?E2vI>|ANw^|hn0munT?hH49f9{>K=vsT#HyD2DGfvv(3F5b_49h%tPtGN
z@TD2HbM-5ME8oKuH28cAG9wL%+cylA22FK0z;}68vpfhdCr!UGNEXS1Yz$+4$WsXT
zaJ>;fA3Y7k>6u+%-f`s11hD?1zrK10{dmr#dC*J+2?J!X6A<7pHbcE=>RY${Q2k%+
zpE_;#WCD>R;%`$BKOeDwfIR1E0z^*_=)>q*G;trm&*P}XEJU?vGyi3b>VF~69>{7K
zT3jQvDqnJ#jnznX<NS=|AJ6zXXsjJ_g&|_qG~DTvkw6(<V)6R<jGsg9%EM3@l)ocT
zP09WHlkVsr<UV1SSWfLu(QyBSa;pAVc>x5uRqUH{ww}aWp+cwFb4i>BEGz9okcIqw
zq^~#mETy-i2|yJwbKR-rCgWICSf>dX+YOin3>|^nfUlhfRm<7;ap2zg;6bJR7xxk0
zeW}WISxOiSPk;NNsZ>i#&kErcy{>D*@KTn(-KRdi@u27Dx(mCKi>$3b*OkhasuxG#
z7x{k4jH(>75aWONkU1>ODTKmw17Kse{AAW<?z)V{6G?mCJvN&$H1`bX3*4gQ4&D0$
zMm59{XgKvs(Z8Cxs{SC}qfH^sl;^=#fr_ijmZa^fchnXW1+q!jf>)fMua&*S8a-<>
zHl<rg79}{s4ZrbV^u#vBt~@st%N$&9gdlG41cZks^u%i8ql0X(Z4e&}7<tUs{ugdX
z9b}q0>F4+Xo4x=M67<J3+&=x)^#`^?8a5C9b4h=fV*fr%8YKb}na-yw!W}@eRV4qA
zubN`-^%R?iaruY({H^*B0=6a2^`|5AT?n_|M1J@WVWbqZMO9D|-hlk$fQeVL-CpH;
zg&a(t267AU6k_CD*ClPsry>g7R&A7<e`nC)x$z|9QfhoTTe4j-S`flv;fs9s$Bw>E
z@?<pn>ylp|PfI=J|7W7V)eCG-hro857DT=MQ#xcMjD>Xd2xLkb*_95C1fVc}$<KzL
zMT^U_G+&Mkbt;ZPjRqc0Yz|1}@7dp?F7MG-z8a?dM}I7I8f2F_?a2>yN{A@5GVaz5
zHaIRRAT8mLhF?5nzaU2bJwLZzS)XFCA1qBp54(dbbXvbQss=~r_Ex|9A3DRT-az-K
zP2<?srqVgRU0mA9-sp2TGt5gt>G-v|za?|V^jnkG>Vu6OT0ErkS4&2rq;Z3nzA;R+
z!(XhuVQv|9R0)2bDFQA)P&b$}4j?H0dvQxd+{(JPWtwe)7Hlz&51it(kh3u$)y|z1
zxf*9Zc%d1ZN`M1heJ+FVQjrtc=xQ@-S~s`cTj*mOW~ozXFlVN>m}S(34O6k|yMEq;
z?-t8m^LcGWMx6;{rbY!;B`#RZ92`Z0w7~Nrt}A1hxq*EHl)5`=u@3rN{I?yFkM_Ls
zA%J6BPtZJaKp*>9TGI5p*PvP&eFL90Il1pNVdV5Zcr^W7I&C2R)&66uqFqnZf;4y%
zq=;WM;*Tqxo+!%pjP;4r!DNhvujuP{m09K1)GhmYcW#yuxi_W+{Oje|x_Mb^5jK3o
zr4<iT7&sV0EWyWLjtEhA9gE!zvW)RWMz~H_Ay6Tr_zucU>_%+bB#xShTsEcz5gY$<
z(N@P|SegJTFX=Z<8vhum=#MM0EP0OA@7L6EREqx?oZ^owJyG>ZJ_y-+;J@75x!7km
zPOh<-r+UC&uSjXh^my9wPgj)KyxdF50@iQ4H+;bTYm9j_P`G&ENho-=Ucv5PASmO$
zXu{A3$+$0-a0`Z<0V@JDtpB($zvU<6tp-ZTM9Kuo%vJdaO5Y?1O-b_lPeu_uV(zc{
zbM7E}Sa9)|I&Vdo7%^<ymU3+Ez9GLP@AU%*dQp+^4}i^IUDPAqlKGi_;YAH5yDz@B
z?PR%mx*|_kCdb3Q>IV_&$Z7Ak1p}%IiHo|i;yXh@WH$06Fi;|XURpFNzDuNl=ukVw
zjKIIl6U~I}`ThXLe{FkP#2#s0<2kM~*e0=Rt82OU$E;dYI<#t&r0y#7GZ{5lUtIM2
zwQ9;=`oR&{D|i?bd{nI}>(r<f3&T7gDyrUg2+t*1eVI{PCjWXq^OVvzh62PORQVp+
zVFzDOdk9TUd}Fv6pRV<f%~^o;k0%8ExXQi#qw#`_cuA)xW?<hOw}^q*f{MVf_)X#I
zCnt>V=2d;NX^3}(e$v<3#|wytUMu9}ArEkFs70Sg$#O&wVgynXCr9j)E+?yKVNTys
zvCnK*E%?JJGWfnK7z6+QvM~B08F~dJQM;EHA$L`F8?Z~f#w~$B;ZbFSFq>l9dtLST
z$xu|@$q13td`Dm9a`XR^QqqoVzw1etLi%F+uQ{ZDCCvTrBPIL;XbO@-dw~)D_Yvgn
za{YMHX2ov|`aTP0BgJCh7(TJXUC@-&NCgChkb#;ZhLT5u6;=NzEIjGw7dK5K>ndZ`
z$!|GdQ&(_&v*d?^K{@Ve#*gFg)s3~KVza0^iRxh%(s2h#xQ{xb2Dcam*Q>Gbynp2;
zBjR2nT+)x2=>`G47eIV=B8UZk3h*`?_#u#T1?nnX6oN*=aMXGHfZ-+c8?)Mhy1wqX
zk3(=xDpeSBZH{?)8k*&X<}^LL%8~dyuu%c|QlSBI{*M-YV~EuTK7m>&5JCIQ<OxYN
z3Y<)J_agIQ7c1!+suP%Zd}Ht&0S7uj85T8=IsIxGcF_ag2|-vCDphy;#vl#U=9zFH
z#bmQU6idT6uKgo2Ga0&M@<m#XO2$w&BPd!3nw|l##?L`0Qh4^^7HaS?$$Bo1t|K)O
zxt%G(8(VaZcUo+lpJ6Y4F1tw9Q@N$XG8t)OWrwxsQ#5pLNHY~$iV9TNxu<$pQtspn
z&XM45a`WWUL^8iU)=%Q%kvlpE=IthC45u!BVV-=X)Pl(x!A}`BsN_l$d(EUR5*>zc
zgL=-^`<eN`>D=<edY>|@gPs;tw^rz#vk!S0N!*1bCS|tIm+kA)x?FR{Vu$14(##Cl
zgz1OAkP-H7=Tna&rHT%{2&}?l_o8gvmE4T67Y#Izk^KiJRv)@r1C1=9Ck7E6TDUhN
zlN^U&Y6HAJ2<8i-c^pJbI(U~qo-||)HgqhpaVa_hhP2?~v(zxX6=S;Bz9ln0f^c>~
znc@1z;Fs|0IFR&g@@GH(qzBy+|3~>FqtM7SrJ}D3TVz`IzN5gt&j+t>gVEO>q2bvS
zH0wk=s+heH8!mB9_EQ+6v=jzyHdSlGW?ZSRIiYDg9GIRno$7H)1Vs3FODZj@B`SV6
z)tS;MU6&wQdg%1JOam{+)~Vnr-L@THRfG*B-akFATJ^<|YAcg0)JMp&Nx0p-DuLUX
zI_@adw*nDtHr75r)|~w=N#x{I*?onR%*In_MZ-6{qYk>%D%-hO&yE_)Z57`Hxm{oW
z&&sa!pp|+cWsylBc$F*p-%61F+eq|3JM!xu_a{aEHbqe3?lxZPUgUk`3pI8lllUW`
zp4v$4$id`R9GzfxK~>3Iu~a7SZqRA3U6^~fv%Pjnwzc^|YQ)7%O}-Y}(fHgR`$;$V
z(-Ez4&zhriQ2?dn>Q~~GS_5e7?WuL$E(-O#p1o(V{32Xw=2KoE=pcK5n3&)ebktP*
z=E9v#U4yyKb*9d0<xY2;Q3}3XcT*fMzvWTAvx8ap<(x>llO083PG9Z7nj1}4El(08
zPP|`A^mfnc;+aaaLl3#FSh(n<<fi9D7vj+(<w)a?Vr)PiI}X>K4Dbl`tUd)bSU9oG
zpfAuVUZ{FxMt$O`C=lW9^dtlOoFF~3esO`yT;u`v?alHtlzA+`ebS?tr=LoVP~0bG
zm?|%LJTAA^^7Mh0`IVek2?wA3GpdK7b(<}QL`AKT_Wh|l{5R=RahQwkyl1jfnvP1Y
z8Ch>KCx)ciBteb0pNd^mnER`X^*P$Obk0?MUnK7H)a$IK7x%BN_uI^QV1PT?GiM)d
zwgqrT(W|NV$%gqwIc_e-54Z++&NeX07PpRHm+%o<dHOCpig-Y)JuJBBKyfxNn@p$z
z{tv8EK-*_bJ{~@FZ%sV+E~$Vu)NR+?fv4kVX2#NdyhR#@cp-v3@~MSr0s`6<02^B(
z7tLFwd?<mY;4JkDR@R`8RX8XID`W%nWFy3r4sDoCm;3k$255Gax+xP_21T8t1S-FQ
zsshkK3u1e-Ks}gbm<TJxHzNlsg{nxA{XyiiMJfCTm+i@KoxRlOys3|4Am^LnC#&|T
zceA$e?fx*hrW8i%j!<l@-;UuyhR1`#n%^*XUa28jy9!tZA19AtO7k%Qzph$00xq7$
zJq=T&^>{mXE0>k^__+!;rpeuVjAY-h@$^-cYl6uu>rVpqxV_b{^cqZgdYkw67;<9o
zp{n_Vy?Z`%Jr-7qAM+H5s)Or8W{ueihU=HA=9re#l|Xz}sHG5GA`FcNUz$~;00g%W
zNP?MqMfGbEs@oP-TFG*gg*VP*C)IbLfi&?J>iq!C*+bWz7hu<M1n~rdV&F<;LF+}#
zr@yZnpD2*_BJZxkEVP4zNy%MsY#fEl=SC<?Ey&qxNMiod%F&f>T$o46l0#4I*}wJ3
zJswu*n&RG-{OJZxx<?>0q+LKnhyyc)l^H%><mo4i6&ga{@i1^Qc|zAM#FtoUaL~;6
zfteUVYKb9E9`U`GvS|fbLkG9dDCQ9(jzq+za8<q<?-zIO6K)te3Y}j5@&li)`5Ob>
zy9)V#wT(^K!dlCWt?iC3j0D~w<VYHD+k1g@l!`{$p*c(}sxRe1d}J>`A6cilisHBg
z4}W;q0zWAVZXozdQ;e-9ujNXmzk#;ko3b&i-vN@UT?KA<@9*XrmERe*;Z8y2cX%X_
zUyde4Ag4ya1?pFDMZ2<tyxNzCbX}klP_G-M8mlL_D}ledR(Uk#YfTl1A)%eL-&4o_
zJH-bo{x6aIBmKk$O{#G~4F+-`17Y1a2LE*QtDw|cz;OtaLC4@Pol~SIZhLy8V%rcU
zd73#nZE~KO{y}MS{STaUPu;V&nPV!9R5lQ>*;+-`b*VTIz}e%Kjg(ko8!mqQYq6J~
zkCWbDl4|C;JEL$`Pc?FVtVu_Br;Rmhc>rQ(NP*{_o`<SxuA}q=N%gG7%%5A8A=c;>
zEkW1RpIr8TX~-n3iqe}o{|=qK9EW#bO!?S#V}Ze1WI5XIZinPZY+hOe{R*52pQSII
zGg3AXFWTjY$5M88*3aiVU(6n0tNyxqe5Pno*W&MSGU_*4Nu&P??c;uVar<c8j}_t^
zp0Uq=(e38@mUOXAMkYHSlC35))(@-+x@MkAG!h7X5Tbp2c;kj34WD%@z-J9Y1qOA2
zrz1TF#6NH(xdTUpCT0ov5f-l{B_DU?Q!%&E2;xDpFM@R7qiG_q|Hs+&nu-cOrxQH#
z1g9NMtYfTkR;~m5RcA@sS}&(K`-869DTpSpV$CP-=%UMU?@YrTp$=J-j=l?6Y65%i
zTeix2DXny(E`AAQy;P^eV7uTi#VzzDK)t|7)_;4xkRPBS?016KFvCYOG$&FezcH*6
zXBBr+f_Vi&=DQyJ0#5>V#V_i#Hz<uEXB6x%Izw5Dpr~-5yrGdY5Q+EU5b%sN|5k&2
z`$cGB=%0N?<0P<81GfgS&5hJjRP|^Iz|$3jPpFwqrw~o?#PvvGq;&cgV9I+4q}N>_
zD}3WR+E?8X$G~S1#Aqx<(0T<#|Fi>WUjQfZ<Jv$itPf3^ZN|-Rg62eB3|T-t;kMJ?
z7#Ms&RW!w{^i@xQEjT1&gytk4%%xMfeLyw{h`8z?_rQ*nfdJ#%@bVZidhS4Gu#SQ3
z!dNKu8-t*1BUX}>Zz)@xlaqYJFSo`%+5AGnS8-A8ei1BVK(9@-X1={A!d#;MrRhzc
z_S2op*Ct&gsypo}`GEm^$v!V9Z@5%=WicYlaj461G~KSBIm2|FKKT^&V+e`kmMpwc
z+&FhewH3rx|C}I{>OM7Ii`mjnr`w$ZZ}5HWHq8lE$G+0dO?%8a7G3wu+=Q2`6*DTh
z!XaFrIn=`bjo}E6yah>fJ?{PsF=+{n|4vx|p8daVf~{%R2|y3|ht^Dx37Q1hWwnyF
zEV|zoKbwOa2X2K>G!?{4{=9aOrJIOGy7g0!11>&LI@=vr{?E;bObi5^Yatj43G%Il
zO4~rq8F5$zB7iv9AJ;4`q+ht3mh;`Dz&ar^@*qj`fboH4+#Bf3m#rz001oCT-5q}-
zoy-WL6DR-nYyWC27x5ky8>bIc`i@w|80<3Uc2B?wt0={URHs<FIcnP%I54|HG+Z1b
zgsb<sN9{j-EkM?xetY9%5#7(;H?_sXBMhWJnU`|ZXuoa?%Bv+RR^ny@$1<;in(EX9
z_eulU@zaf?m8US%a8CYLPN2VAcw|lDP4VQ^*jt}WqDL6XxKxq8{M)H7>mBsWl}yOW
zmZp~FK31&*64EAO32|w$?E+#tM&a9h%xd>N6Te{>z+n?PnYcf?)nRe|#7owBjb#LB
zh3%hVIhU`iJjZDLzka^|Sy}(5DEN~#{y+_&WsSm-e&CV<rZHZ)8U(wOg*pmnNai@l
zsn{}v(^9%Mov17f9q2Swrg~F@t*y7agQ_Xj4-_#=&JF8iCJvnEOR}s%DQ1<;-T!o~
zGfHnFeLm~OEFNfd&Q2Gz;OYh02Gc!yaC2bSWu^g>gM2>aYQB&)5$ZQbPGW?n_8YW-
zFJlT`8AV%+q&j-;2r5%7bv=}q`OXwBV|-S3n>BpCojay5x|P{?j(FQ$Y|bb*^Bs^>
zna3%)dS_mXhY&fZdWUl!@LzT7bmcJQ+d;^pHuo&cx==&EqoG$(c+jJ0GXQu94W-o;
zxX&14idImcA(}1D*=O=bqy|)KL`}E0J|$Z<MEdM24C5qv2XZ`wY4<z*KCPO$u;5yS
z6L(aats6A{+1<v>V|Clx=JGF8@o4AvPYvMTPXkCnuoBzhT`DK}k(1vTvMin{<LdFz
z{7m1~aKj*4E~7t{wA2Ke@=JQI^9w+Tnx3XqQot$vXVwvoB`@_^PT+CY5Q%urKn5-O
zz`K{F7=%BhdCrfsNuR?WCEZnGw<;MGj+G*$%P~D=i5hj$8D~k#Ia)$Nb&z6?XZ_C1
z_o-#c{MZXEKg&<-NE;vHsVh1YdxdphDao>$a2dN&`F-Wdj#KfEvFFlx^3dHb4L;Cd
zDhU5XJE3bX#?e;i%@H*>wJbhVo%kurLgmx^W?SZ(5<;}Y2v?3K5pQe<umaJO7vNR`
zgsdaox9k}jm@!7$FD|B~G~m5orui?(Y~Po_$M%3%%Qm?d^@@nL!~KCl&*yv*Hg{J3
zAx1jNs=qnz-ax17f%AI;9!o8csm$gK?nRoBHDe8_1<t$@^{yUfhi2pacPqS3R(V@s
zu()t~3%@u`R#wt@Bt>{^Ax5%Euc^T3>dst7>9swwmsM3IKS-?a)skU~dzgGAf}b2%
z!_QG$zBjXrs|S(Q@X?ucXOqOoYmyoP_s>XhaUQrQPLtWR*4ZqvD~wthw&x?yW9M)k
z9chb`n-V_XXw3#lIhQ&A-<A*Z19gGE!&)X~n(Yl9->FkLinUD}3RvR8w0K`<yt4CS
zeOpD+aq)fZ238;@b?x^$D!+twEzK;^<J*p|OQJ>~2Okhk;IFvFB;6(5`Sf1`xn8VY
zt&s!%m}7od!>0JxipYZ{l#@#)O>@Y(QGmks9<~5IUhQ{^a#sPlcG>H^v&Q5u=IrNH
z)gpVkIa!CC9gI2a@lP2@*Yc%qF1iLrcArbTn^pO-*Gf@=Z`>yMNsYo;&Vl=iVth&k
z`|AT<vhaf1)*k8OIg-r&AP!Yf4{GlOAy>>=vMf-N+6ve*S59c*{_rc*4O~xqVmU5=
z%6uNwWqvxk<zGplzYyx5`JZV@@xp!BA>1TP=Q#e!UEvT9nelWAmm{>$Gytz4`t<BC
zTOUx-Nj`S_I#eodLX(d8^M(a0ziy?+dRQ3Q#}33rYy@KY^J<0;-CftKyZ_z4k(6<|
zaKE&X$9w43@qHtl0oO2UW>HFwg6X2fgs|c5q>opGOSqalQ~xL(Vuq;P(iiB8(YGtk
z1>w4q0><G3lNR-d*QcFj`!GgHs-mHj(qVm`!4UZa&%c)Mc%DF7@p+9|o&l(KhVuJs
zLQE6#Mw4>(mGOgP^aHB~*i|3G%Td4~^ykg7ubwZ*c&TI%vaCKb&JhCPad3|1()(`=
z{A8ci*hUFFQ2}faBk@(#MPz9Z?M=*&1{^;h@>^3c01XX_+Xi-kv+$3U$DcQ+8(L(z
z0q6xpHIt^wHK~!8K@FR@2^$!-%!o~=3_x^KNI#)Yn76J<ASw;8ev8YG@hY|rP|~NF
zt<j`P;P(2-BjDUlb2Edyych~ozcDPmU07mPLeAhp+IdiF6$#zV@fEiaNK2W&PbP$3
z&^+$FOc68!>^_@%FqB0=wqhS5F!0gbX%zk(;m={qVi7~o9XHo+4E5sh&H~z`(w{d8
zG~=TgwTBh52JR&+fkZNE8dgxGxmKka-p?_wbVFg(l7Ev~{V+G|YiZJ_Jl5~xpAd1k
z-1zw(SGRV#A3Sx<nV?rW8#DV18SY*<Bn)hU`#N)8`UWIbT%E>=@U<pO*{T|_Ma`C7
zxW8J&ZdH=#XHp)l34G)sGog4U<1swf|2#%hL2r=rz##L4rtH3I`^XI+u-i4JRHBc#
ze2Hy^%4SX)=3$x8wUVVH0e+K-T6S8Eqc_jl4L&Te9JHq69J-so%0`7V-}%Vl|K~aV
zbEPt*D*mrqsq@U8TUC72;1Bb<3JbE0F@qej=oicBMn7dtAw+l((g$+NWt&)yr`Vm2
zBS&J4AC(_#wo!`3Z*NT&sEmA?2E0m5S4Y2Yo290F-SK(Il$VKcLb#0SMrA_NTX%Kv
zDUzwsfUjEeMw1Zh&4(us*^TMSZi^&3%gJrx{vyCx$<@H2OV(oc(?BC08Xn)y{l(tx
z)3CJ7ATGz8>5@g*^P%g>+Jr3q9`vxY;-uD_vbRv_%@I-mA!-o&rh~vppgx6GrCr7>
z3%rvWJf+}QglkpE>peMkK+BjI!~c+%Nh6OgNAO=7PS8#<zFqV2KP79EJXZz0jpv`c
z%5RFp|88A@fBSfiL{3hYw%ty9{SXnafNu;^Uw<x-tT$Ua?}q4mq}x8(T++ZgFrS>@
zf8T1(deB%mmnXjVN@u9qewLg<zR`tUdIy3>JrW778&cXpNg4^`*Z>*NFoDYXn_KxV
z)NJ=0M#h_&)>ND9f6rGYz4P&KR=ieA(sE8<yl+a}9EWkdp_0>pPvh$?g4!;xnBqoC
zH&)4r%s+0`>z_^l8T$aFWv`@X`|u3;j9_4taNujmxv>vV;=cmUE<Nq@A#Z<X2c><g
zUA|l>+URNGv`s6P|KJt?=%5!KL=lWgaX0N<ZWJ6UXdMjFFn2ID(&6dMvK&(U=-d<B
zKKHtbV&1n|8b5XLYJcS^i~Dl1dGNX^t?Zx&k=sTdSmY>KEeYF*`RQk-1Wz#;Go4`<
z3Bc%D`*`je)s5(sCKsu=7rpP`Hcs=<=zJe1psdH$o-F-JB*ejt*QpEG8Ms?0mVKj#
zi!F}~nuR2Bb)7dzb=oz?reG2<NFkS8_PqSz9#+sqy=}Oev(+*^+up#oroWU2>wl%k
zn$MtiNCCFFd!mf7TN>9lAenLy-8US@NJx!+=CCC3m|=M@R{rMANJ+M^7yi?CAFQj_
znPzuP7B@(9R=(6m;ez6c*IRiC!wL1%(=s;Gay<eXT$W)YsHbrP7Je6Q_TKyK*BLO_
zjx&!nG!ZfpolVmZ*Uf34##$3?U$zxKEzZho@@?;JF>2<@!Qyu5)e2;6)+AN(@Ud*&
z`^kk}b={3y2FD5J<htvnZishg`?-Tt=c#d1JCTtuU(KVh?+!ctEc5>R%I1PQ_3vlH
zhW&ZFrl#xz4-Z*SrKi{*6i~A<yL5C+z^C@XNs*K;WdV83*EgnlS!Df=PtGhAkPDPv
zh3ZGt<zcZIc{{GU7&)E@zYw?n6pzVu#!nO8A8v^st2~{B*({)<#G7mw=`!w$cz_#Z
z=cPIztIc<ptPHMzvPw5xVp2PlOP|*yC2wG5>wThN)0Sx^tzl{U(r}DGew`o1DZx;=
zj)7TnB7h*>AI6E^HX*eqYlFT{o-O{Ukk56IiSTvv>0B&<s)aI9%h#zhQCLz;?S^=i
zx?3|&s2ZfXgowKHrgrxbt2D6rdB$63=3hDXUCd=rho@Z~Dph#G3q&zH6LJ>fPg&`9
zE6jLnYYpCO4%Z;TEDg@L*1Q=vJczqqZm7)dzCC)fs(HBHgPJ69FjUJQ9dzW&xWxld
z{$TyXN@g;5dkoV}E!6`JTKqT_#JHmxBS;M4Yb*<cd`|(?;4eqh%njx)H|K~LnHz~M
zj@}#GiOGvLejyvTz#{LCPLil`zP{x1RsbSgTuyjq)W^#xhzf;5WL?=D58G&{H<IE>
zSwl0wuS}#S((T!vsUo1l6k^sHmu=a)`EhR;QZ<aw>UbnFUn0`9!yD9WR{TdnWIv6e
z8JDPP%2~Mk3m0{)UMhW-&fK`AhIQQo>E8C(k)x;x0qYDxM(O49L860U=9|#)@#SSq
zq-^M`Vy9KKynZzjwFx;hiTMrK5uC;_JzVgr?Y(jWZH<CGU|tM0Fakt^n1OHvh-};=
zt^BroOzJ$gE%#mbBUzURS<mjDmt7d--<@rD_v9Ig>JQS`NA50medGbt#4*Bs2P|37
z-$m&7`8$Jw(~Y_(v}$5?9)}G{C6rJhmFAIx$c2jzzP4PCuWtR=!?I`3(6c8moIo+L
zPSfHYb21UWhcmKUuVVw8Jx?p8^JKU^YayjE-N^_(b8UMc&Us|oyL3y!mDhtUVK`tt
zbYy0H@RChEaepedNf~QuPgV7sDUaRTB!IcpI%6et%UoxPy{p!o-B&#<D|c+j_v&@F
zM`4y9IL~I^joYQt-&G`{{jSl9r!ie<=0JS1N3J?|l3cds;nz$VS%-zI59!2Bjom9D
zCX^+|n@6UFZfNiqu(#`rk~!X!ohmr9;bYL$7GozJgz1**#yBL>@PWB=|2Szeea+Rc
zV=M7*5>0KkwGx{aYm?tvGJY8eykB_Hc3plN%ko{@O??liWrB{dkYbXqzFEPm<>Olm
zxSA+3Z@b4G+jsSJmRVhYAF^TI<mBt9?QNW4S5EY`uZOlPoZXlKbB$-2cAgj3t(jA^
zIU*isc`doRgpn%-cTaQz+FfFDJGlCdvdO{xJ-4+SCp&^4T-m5`SMy2UmF<idKP>q8
zI}|C*AMMuD{gQt^1tWax%EmLi(cxU9{0*PXF763q#d*59IzTp~*WSwaA2e0??9*WA
zpRS=+8ClU{xTo19CsyZ1{(Q%4xtxqFM~Sg|DOXMSP}^(tni3bL>El*cM0b_i<g8%1
z5_*iPTnAHI#R{P9rnhVJMWb_@LpEPOBl~;{Qp#3eaQVTafv}THpl9P<XGR>FY=+dG
zH$3&adoVV{Pr0oT2S0T+U#GeyTDMKaa;#|{3x~Ked(B|fXNR87XP7!ZwbkPe<Gz8>
z2!O=~kaSh78Vgz8rUmy=wNFoVG>=>>vB3wd>z-y@U;zfRoQOwn+C2A<1s6xiq@X)9
zE@bBM=q-y}V}9y7GMkRx9N?9py4!OB9gcZEV0=PD%S?4^x7tFhC(~lXFP6e|zF%yK
zi)x~ODa1ocP-?ZvRts$Je3&2}Y_k2OTd_*YmxgC?-s_jRa@-hyLFum)%vQGENx9i#
zpF9$I+AZ+hg59|@HrXG`*58+UJ7ox#;V-~|F4+ffV6rZ@%PvSHgkQ9eJ$2>EU{IO4
z9-6mpXv(}_+-phjq`3}7UM#t|DYIfj=@Yq)3}KhMR8O4Yd~#vELrPei;1Y83C`H8D
z4zfw4zLt1DCpJ}h=h><0K}O@44*^LruXk;<Q7s}$_UZAPyw7V9v-cGa9ad1{?qyi-
zBA~>uCPazhMr6==qP(^FTho0Hl|Sw}m2dte^1(a(4epzENN;e_V)SI+;9Fu8U@zBM
z0~KDZ3iNaF5a4&_3mq<wXrdCZ5pJg4Up^O_SuIi#YP0nZGtJtCyOqUKTl*gKt20#|
zi&QEtkQBMGc28D_&OoRZ#UoYzh4XbwYmLU~W`i4%a&Nwj&zELxQjb(pt~|rXb!q0t
zwjjX^>%CLma9a&-=ch%yB_8im)y&THkW!HvSGdpn;GM(GVD*~(cQRU7M#&O}Hncxw
zU9xlBrB>@BZSl=ZT~kLaMJC%)cXzD!7(8Tp$n=ErQ70Ae`}Y}2?=|&DX7nng4DcSU
zezVeDF;|qYk|5_{EJn=mGqS3-@er%2JEl?*;kIMF^ReLS>%I4~VrINk60K4O`5tj|
zhu&p;uJcv+z9nO+l!=d!mEmAl;jMb7t@%1v1XEa(-gXCk@MsLXL9WBGEE*_J%CdzS
zL5sd|<_??6?sSuQ58B*SP_&gXo6vrY*wAo15LP=!4ZEZ*cGlcJWx2Tk!dT{W`1T=p
z9<<^o-8>)289G>n78qfFs3y%JFJ2ORI0CKLEGk_7`F-aOOn%1)$#G|C_<o+HDALDj
zsY_-^I6=VYF21NU4!PWn9l12i`23CeP2M~Hb~kQm3Ep+-X3qP7yo7NjbxMra*uPX?
z3W>nqa0`34$3Uw2O}>29bb%CZyK``kfwe}4&GwJ1&-P2ljIyr}jpj&hZYzwS$9b}k
zT@#!tt$btNJ)<Y?#dXKW6u0@fARB$3sra{@O0&zV?;bmtzh82G?Oes97<yuGaav-c
z&hh3mtYMHCDs^fl{X<{f9W!rFU1eq76=cQ1^vOJc>&sh)T(yVAUujQj5BoJZ)Ya$d
zAAwf<D?Y#O{IiTv;+WJ>PAq26uGbaKl6)H_xmU>TO48~LyX8;%1U}p(CP!vo#o2=>
z9=J+uKwoVwS4jN+;^s~bbE|l3qLKwLw8m6X=aC@Qm*yq~gxZba7l2(i2;_HCeG;Gs
z94w0;kRNlrK2+f(|4+3vs`Z=p!_S7ST4hfMkq1}vf@yB9!esy*5ZFf%AW4U&*ZxhD
zWf3d@VW5v^)#mPmSpEo-f01-|SwFj|NZ<frgt8#(mkb5&i|_C`&Y#Z@l_~>^zVtM5
zCU`ZC_~(t73C){=CS^{;9sm}Z0A3)ZoV8saWv>k^wBZe~OE-k)qTHsvF>9cG6XJ`j
z69pKx2c}?A!-!i4-lvU%D6Gwb7|Oz`jaHG^NO#wYp?w$f-Qo-hSfs1ED7TA_f0DE@
zXw-vu=^;rYHXy?`Xbxm${Jcp<(!2_ynI>0*XSV$Xudo#ETxg+w045;@6lt!tA)2?)
z(E8P4!HNIrb1HUkpw6~)p)}(2`A|kkXv5vAUB{LPX|!yVH}hz}Rv7ky_0au;nL-g>
zc|nwH_3qYY`@GiB?kkTEH#|>fLohiw3y5xg^hW7wV6FJaHLPE}+B>uD*+)}^IIf0u
zT)OFbW^?^nI839@Fv`@WZ^HNZ^{@S7PY;&cWXLcV8P4{+7LRCBw2k_#pu-egub9x5
z8|5SVjbYblQelwR&^Lzl;6(YK<tDK@SA*x$f3nl6y!cZ@{I3uZ&Y-yJhD5oy0AH81
z^)Ly#T|di+7Wzy^fsCx5@~k}&Zrpo{fSwJaM#@CNjRnKJ67xl#In|HtsSolriZRa@
zrTLOm+9FPCFXI-&T@haHXU&-(h)Tpt*75{wxf92>^X*a+Vh{LKyi91{`QUoCMgIym
z^?+yku5Gyci{_i%55835W^;OX&-ZJ0=zel5vtOjx12mH~n){AXvtr>jC+zw&@KPhA
za`0_}w7aGaLMJw<yJ10kD}le|Wizht<U$)TPge!r<%oq6m(vsI_aqXAz@33D0xP~@
zN_eJ&AczxYZNQ8zroW{T#HJO^*ut1kW_;6z1KR)0HkI5o`SE|c^!{^42K)Zs+mSP3
zhlHf%ndUZbT2Q>(<NN^*Yoyuyn|qrCu7%xv+|8)*M0vLtG14YcReb1@Z)5tE8q2FE
zse9D*M_dLu4g!-`ju6$O2Rg<VG{p~!YK~9~!D{3y`U9(MLKMV2h!bh+Ly*`smLdR(
z+J!#|J&G!A%*JhBd^Eu3)bvt|<8>)N-!|T>*q%Y|V5^DDYk8Ew^Rj#H{05sHQ*?7;
zZ|LzU#Y-xkPlcZx{<wBb;eu~<udQkuyjE#&uXYKU`4RFvYzRmj^NX95<@}CF!VL38
zp+p{ZA8h<Q)^<{0%H!=xrMFU(q|L|H?qZJMu&F#F@MXiJ^}QRk8q>sS8U?*0daZ)1
z>;T{@yWS;;i#s}Ml~Pb%ju<0Z*};_O4Ju_wvY-y#OW&qt2VS2RIzBGR8zkAqT~j9e
z{z%^3Gbp7ojDOnxS_VQpeSdC|pC@l~0LPjp!}W(!3-b<QncmD*H;~KilQK+ec}qv0
z9{YMkd>v!rws#}Q$&rM3^Saj)A|I|j=MLG$AYAw%aa{sih3M^-_c`Pfz7@HrNawUV
zf-ae`R7j^@v{D)!s9oqBu@||j5b3X*xZsY(e$^qmF=5Yv5Q2g&CWTMD4|$G1ezCht
z+L#(_;B9l+)U~HjdC%J0uh99v5|?G~?uWj(pIwE-*#sbQoci99w_My;FfqIm>&b`1
zCXMUXzM9NO9REE&bJ%QE88Mxmkdp5QP--mTww97ZvmIMyT^ibobLfbaT5p&6>OG!@
zys~Be%-_+3&VUr9x9c8I<Dp@FfOCnV#{XLPydQI*x8)FA4mX}WKq8A*<6xJOyehL9
z3a?3;xOeugduh^fH#c8WWvDE9Eb{w`Rjx8Dl~kW{#CO!8dmtTCoq*T@ea8-B1lU0a
zCUplD;u5Z!-4T!qi^&<}>neBJDd5Mx-ef(;9W~h{a7fs+S`1|r-GrRof`pG`(s!M1
zoQXDS_U2obuBC1kEmFCF(9F0m!zU3t>~Q%B`jhgZ04D2aBS+*1_>gV8Ht}sG-H>Je
z%(D4?lg057M^m2ndAWguVPC>;8DkT<qnXxxW?*26pzEq4%`_dCZ^8OS5)p#Sxd6k@
zLXjsv$LCRBZU**YXU~x!i_0(0>-R>l`7ju2kmEAhXedbZyAGzP`^7GjMYM4=m0ymA
z?eop15OSNvd7bindJoDN&xMU=?j#6vqNApBr*J_Vl5)Jg6zAA11}||tS@Rv4W+-ux
zcH4lAw=Rn_o2}#iTs~LJdwhcLA(Yr4>LuUm-I2co+j*fRs?LBayqpyq)~k5z;tp?^
z4L#H~tC%CuSMz$r+V9jNI6&>aJ`rvw?w>B|W|w>LT>r6{AYNAP#mTM0Rpi5Yh%N<D
z|32B^0~Ztbo9{?U3Sd~jyLZcCXq?&bsQ$C)?t9tF!)dcJBGK&ua9dmFYvgv(wwC=G
zJ6q${xfeWie_n8d+<t2}<C2Ri3MbNBZEanY<<Azd^2vx@FU)+Hfa?w(L;g}P-f$~f
zO4ocBg?)CRBfE4RA+X@q7UV#`{v1ZX{j~=z51~v;9W_zxe>go1fBRb(HLqV0(muuR
z_nRv|sj`O$?jUr%yWoE6OsMq8gkdw?JM^C+9~!2t81lk0h?QkTUChm?_#A3h7h12(
z&WhNx=i@<kMlQ}-7lt+z<?w1zq?gbIU?o2aj=7N^=~$IkSmsA-^dOL1T8|~41LeMM
zdjJ6WyyBYAbz*^^qU?#O?KXh~lgVC3bXbSZ6Tg!Q*Ix}^a2LPn{BWTB)T#XsUvi0v
zhMvoO)Doi2Eg(A{uzl^|{qnVynK0cFr+azgpn(d<5oMjR<LSw8{<3Rirn6jG`tDbw
zk@jaFZk1bG{-xe?{;r~$?r<URE7MRj3yx}G)&=7=_`yRDPtQxv#D=}3BMZu1<c;A~
zbT!YX(>uyF4}MqxzRI^T5~_S6O7V%2=~_y4N<Cw46INA%bLT`hW-&Dit7Yp=J`rMn
z*F$yl)GU_H0WkjuUtPPg*ZOwVfgSry2S$er0`1P_wB5*d%YCkrwO38>ZoSPDTjm!D
z6DwlHdAGvbt@#u(H?Mhg*LKapk|nVLRIQ1)uKHJP8<JVWt%s(Y_;!Xj=0`Nh6AuWs
zpgUqYW@BGX>YjGNN~{|`)aA)A_IYP}Q=t<fEXTBXcb7Tpf@iZw`k^asyrD?dfoOnZ
zcDVR?izvU|)Ly}p+F_Rcnp#K89QRzam3MZU3NmL2DxvObV>qvFHv4KMZT;@0<<!w@
zJgWIo#4Biz5K8bvt`mV5w{PvY1aNKQ)(a-a^nm3#L%)MGr!VyNH_LVHQ9twF^1U5?
zhv0DjY#`;-yK2$8p{WZkSqCm8+?7dw`6}t;P)LN4lHHM@U5!I?o<SCEE0(b@nFNN<
z;jZ_Db21GkPHwO?G%#xm-Ym-UJk7VW^r(At7LHZ=#&+|T3GdI=ubO9mJE`BfyF1#8
z%AYG%6p!Zv`5F>ehWrET&B@jPwxD(uwg4PL`j5h00JdNrz!n%HiGGVnq7pECjf4Sv
z7;e>c(grQm05b}DF1{Xo+{ybzne==F)8#1*%uu>M@Ybr;`sM^YfCLDC35s~mfecy{
zxF}UwwKb(7XTrYQsgA5#tx$;N8UR*#U<UShLD&V~av7m-r%uHJ;DsRoyif>A(T_s2
zp;v*Gj6aAx1g%=;Xu5S8So3bnJitAVb)jvu2eKqCz%FJ8q7Z^2?~0)5J+K~`BS}N6
zrlfRY<M*L38wm}Y#L_iE(2vW|2iU8`FqHXK>lNy|<tq}H!9YAGKP+m8BN4p*q{g4r
z_|Nc${=N$39@ho35WH*8dxKc(&=I{y`I9|CPfcE=zd-iUE)y5Vsdb5Ezqb!?7#*3N
z*Y~v~#o_y0RVCwjKj8sb!0XHzpCxF&{EM-SjtX~6?M|LYsgI1_advrS1qaw^%5s{)
zq7ffFxgXE-_nCEC*3{^hAN_LOvg5P_YlGOB?Dn~BuQ_&n?spy$JQ%R$f_lKC7FS>j
zkUf-*>BIQHx-hcsNU-CJFxG1Cs#N=P)*b0RsX<&U^3?0r&!>T48OC&6Up545`~e2u
zIrtt(=9>$JQ8q$qr>#6S9=|D?pcgs()wt_Lss~TQyM<(KSc^<Le_1m&vVw74v7=k1
zsw(ow&wsk9RE>Wg*MQ8WxB!Wg!%W#11RoBX!U0STL69fEVc;9XqjYfb;OEkW=%i0G
z&~h8H)!s!ci2N6xB8jJv&rb4CJ}orRzdP=iv4LQCx_Ly<im}Ha3PAR=+h#~adV#*(
zKPrafzK@2Z6#c0|noe@l6R3!pj+FFrYy?`EV*HaHKjiwqCp}7}Jk!Cv73C1(j9fUD
z!<BA^^aMMd6z9FWQ7H+ToldF65Eek;ujCepj^SMJ6+KdDHs}U`c@VYn2(7~t?xRi<
zjM>k^V`<XvX6;_t4$TWP^#@|4Ib>rlW@c+m<B7U5`{=5HnOo%vZJXG;V&aosu(?S)
zvaRjtffpN;`8IIhczlvyk&d~xh^Swz+IaY)Rsv6!^@8}(lt0uVk_Z};*R9lb{>Ijx
ziMjT-o)Fie_Ky9j_8)KUlL=q8)$so<?gxEf{0I_!kc0Eq$VsteXcW|!j(0EWWA@R_
z4V+tn4jAa`$c7$y>EU=du)87i=2Om+%Xu8v8tNw6ioNLsjoUH8I$OUoy3go^kIYl@
znjt*xWEE}$=v-<*vzSC!e`9#nRyff=9U~Ng17U*uC5o#-nBZCd7_xBSi*F3}?IwLi
z*YTHT2@yt87n^lEE7m<_NW6LGbwF^Xyqz4gy7tp(dq<f`!y`}UQ)F0czxs!@o98-Y
z|1o*m)iN>0CI3|dGu0`=3N61Ohou$2kH}YU*jXlh_P%suuejj}WV~amL)cT)6QD@z
zFra<`olb{-g(Nz25cT)H$v+ApxX<(gKtc)jAo3<OG<veVk!1nr_3L@_2y<UVvTTGe
zaNR1xMO6zRu@2PXJ`2+8*8Jt~UtJoBuEfEwB@g~P@3l<`d!xWEgJ1Rinl`E^r9NZB
ze9^V0kfBw-EM#PgTbTOp({77lF>EsU@Chz$hDLx_?z_)<s|wJqtyewe*`slt%J2WM
z?H)HJr*$IapT7^96cmR&aNixr&98z?kN4i9d08XX`wiHKv8x_*U3>K@o^GZFng+;s
z*?1CgIRo#nxvHPc>w<gFX&NZf4M{OO;*JPSgWEI%NR>KD2$|kUO9RA@!HXrxbNssu
zc&?%IaA{}lYN_?isw}8e+`W8+0|h)Nj%gzOYWIxiviCCJi=MUx4C$Qb*4AFf8SvOP
z*$ZR1-Fc*Zq2+adOoJX*#g$Uy#I}?v7B@<>0n^N8wDVbM{y4#}$?=M|xtD#_XTq+c
zYuVOY^^QnuG5bb*-2pv>`Sny#7ej`!qcV2!%x8&^gzj#fR<)@B2DH*g-xv~uKv)Mv
zzG>vV(2FCW?iI?vg{)n0H=5IU=iw@>=f~$6m=gmM6Mpq#8OM&!kBz&s2Aon8=L;?`
zC@8Qkf(IT^1E)nVAp3;ip2Do$9s-hoYTsHx{KP^)a4bH?gO~cUH+_Z46u{}B;p4?B
z)Mtg8!5#<P^|(1<GV>R>?i+)EbPt(=Cp;9!E~VRnph-X>4Fr7Q8v~&xudQ6ZbE}$0
z1fzE?pL#$BOSeg@E!NVlD+7c~+;--Nz4j}@O#1-JS{zxf1ii=#%$nD56oWg6*;mMM
zV}KxqfIAc^M}t<LfxJ#dP_t3f!<dDF^KD)_5CPxEz-s|aJqY;7mS*|Ja5j(&K(=lD
zj&VoZ>-Wq=b;Ob|kU4-@7NDH8BJ~nP0>AA#x>Ctcf_AJtRtBxrzA>zU27$iU$*~0#
z3aAVQfO#9f!vubwMNv1322ogr0Q#3cBW-uoLC6^w{02z@zn*&fy>E{^6nQ}V1OViO
zn+FHqDdr8(XJbH)lKUV^!ycj=cG^1H?$8rYHp34_m&?Y5fap>UU^hdP4g#9`+{cXy
zzlM5CAYwl9mvOhRq3aGr%OMDz3P`9Qp<WG*9s`CLA<AP=5QdiKh+oD%ahJY3$iDMX
zOBL|NAgP%_Dc5lkbIflCaf^EZ`2Idv5u#(1Ao@W&e4y_N?c}xzqicyiEw<>DEf5h*
z9v2R#qqid6h<oXJK{u}xtm#7(xp7G$>INhQOkD6k%VO$F0jPQS(En5pa{#qN-IdG}
zR`to!|HIyQKt;7Iiw>e985Kl=ppqp=$)h4!9T5S^O3pc_L6DqtlmS7JI3hVq7L=Sp
z$vH@d0fzB6o^w3vx&OWU-oJnS``<dSVD{eAyF+z#byanRE7_{G33Es3E1Map=JxWA
z6?@A&7&6ZPEegl*Uz?hzd6)<IR4@C-3o}k8-8t9Li*{BHF6yNpm#eO4qm<#q#x_f8
zHPM_I#R2))W7%Bcsq8VIxNK9nn~Z*0)&CKCztkp;DTmXd7|++uyp4)%EQWviSFD$?
zzmf7cV*Ottd(M8|9&{!uwMAmhe%YoDE%oxR#~ZV!NW<DB<C_k<u$q;)9Bo@P2D`_9
zr4rM`r=8>vrFZ?y)>}s1suM%dw8oo-2zCRZ;mVqhglXU__7nZhyQbX8SWbp9WF#hx
z?F&v}tPH9wt@u1B{omdal;Ph<oBh!bboVN%a!OuP<d6w-mheG4y7T%ftzisPvw(Sr
zqi&9i;d*{&gA3Bf5HRW-FLM@e9mqdQoDf?|$HhA_tl5AgG)=7n_J<!R`%m=iR!-0Z
zo02228=PFpg3+bWkdm1Sj*rbaI<93({5Q#0&bO`TeAvG~{c@qEEcJezpda+8yCLg6
z;}H?@R6iVZZViY@U3Fk%GJ~U)K*IGO_UxZG$>(PBW6+;ANiq3fUZ-7;bF#$v5`sCv
z)&*N|&IkC9o6nDA|K%z-ZR=0_M_=tE$NKmY0pKi7gYBwG#Sb&+^4zz2ee`Z|*P6LK
zYjppMh!=%12KF}z-WA}<Hp@`#kyZaV+cEP%2acu!k3Q6wRCEGPy9j;QSGehhV6vEr
z*t7UFd>G#>vXefd1C9D=6U^}Fpqz`!aJ#s^6PlC#XlSfyH;iX&Zt`jbuPqCO^5tMJ
z;;z7LBuc*O`d5g=X}~i)EdV@$(gYmeg9={nIB}P^5iwHx_|P&56Six4-Jn$qT3v4Y
zJYhk2Q0d1WM!VjT-t_o!i`wD*wbqC5dd<n&gNuN1Aq0$1Ad>w**w2mqF|eOl4VssL
z&2v0HYJLoOG65(^tMY3DO0%^;Zsb4B_+MrPyY9TS^~M+3)CdM&`Q<^`v)-&Msxp^D
zQ$u&Q^_|0>)|_vd3_Clz)MK*d(8cOMt!_>7sZE9ci&^mb7V7B~E_dM^eB4`{&rOE?
zNOTr-a_S~$+b=e;4(BC(0oKWODQA8Z+5Xis?7zbP`QM=qvUaz-B`I5zr9tdwld-M|
z+eu|pf%I&fBDW^4J#D2AhmiGj-=KXC#}mJ{j3B5jhQ2Yk8x32fWo<t+vp96C29bm8
zTgHVtTvbxx4N9nK%u_9}O5OoIFKWj<OA>M%xr<O`I_%(-lO^D$!7`fe`@7)Z;Q60}
z6dvXaa1wq^sws^W!Q#>acQyH(ph8mrIl?U*BCd-9IPun7F7`-pRO_3w(Q<U+n9h3w
zUV3Bc@IfF1g~U)ITWGiO*2gi}oj`Z;`tNf85H2}ksI(1aBm5j6zB`@9+n&q6B`BPV
z(5Og%eX=N++fS^Tb^9EEDCaxvBAmdgvy&pU#KvkK0l%dq{K!+}=N3HApog79^O;){
z2hFb?3SA(ZtVQD>fF@04B>Fy16MVhjLl6k+Dqxdar-5U{r2j7VGe9)pO~fG{bf}0_
z^+n3r*oad_<nj)AhNOYB{g-YqWIPELT3ysm1+e^!FVPQr+duTTe}Dd|%l;R`0_W>6
zp1y^it(}ej6Z7LMOC1wDZaywNF1&A7LPA1ZT;HGb3jF?DR1}X>%F@CP?~e-}JZ>KF
z-GkpA^Wt&ye!CMF$K$;J#LiCN#^Si>@$Dm+j)}hRZ*R()KQYwj5dx)!z89BtvXfS{
zdt#^mt?rv<Rz^>_@VJjV1S<b_D}cv++>bwQx$(HUzrTIo#!^>N-wsb5w0m0$kMp6v
zlN}!Cw{~v*{weYMr!1c4afiN-`M8qfF&_`<p|h3#anB9E{kPEvBmJ!n&b#`0#!qfp
zI)N6B`*fX$3y+VBA5_ID0pI}&+5+(X4vGi*wwCrby86eDeuD?+O$!UlZ$<dOb(vGz
z#?s#ETa${QRhuUkwpLF-bGpu;KJetWzJsx@{sZY-$36YAv&Sv`(OD^DGXP)!c{2dD
z+xohedZ5>L^eqhSj6lPD-x>n%{yxV}$<>J;LiME2`bG>rCnJW4;6G*Pajs>%`S=;b
zh1A%p8*I4(yYI70D7+ix*W=loPR6>y`)2hVVqAR_xh<S44v-)H-<L_JY`NffSRU**
zZAk3;jEBKSm)k|w8eUhU%ve*twqHGR8F|2-=Q8Rs^wqznD3{o8br{(B_3tk3^54<2
zq&?bPA5=l?uYRblOI!XrC%?v>WHj#KOdh2&N=|D5pO_D9cz>lxZ9B_AFoZYhq5E2E
z)7#mRNXPE@gNKzL$eClh{T#Er?VQNGZD=^m?gu3xdv=+*qF0(@@#So*1yW;m?d?CX
zNUxckV6mnjY$Gx@yjD<IksBl~x5++#E^1kavWNMej?>BD>LKNEcU#qEHDZpp{KNuD
zRawOEOYjEV{qygVxY|-kFeMMpMh6mU%gJ(d%H+Iwe1|Dlg<Lu*&9}@$^0e@oc86D5
ziSoC2rN3z6E6#|Lw6ePp8EELvKB~DF@8Ei;-~|hznWvB~XTUi7+Wn0y^l@IRdEvQJ
zRq1}X?P9Oy4j_Sf)FIXmo~)eCRUd{QyyN01Wlwdqdl>kM-G@MTXw^v0Bl_v+GfL4H
zBMGP%6V_?XV_aKZ36auwoirv$hxw<Nno`<jPY5@8YTm!A``$*RdCY%DXuaZGv#_=d
zVWo0OhJU0iG42LQzYn#U?LuB+*YNy`TMJ3Iirb}9`~`tBuLnZbXD*eFUJ<}CKGhOG
zNVZUhH~$Iy_ANxgh`Ke(+kC7$jpQL;$0JUQMqyoPi}n-jdNp>EiFtH_ZucL_p&}jT
zn{lgWWC>|E?CXm}bmGYFK1D5G6y$Th%k1tYbxT&dmZ?#lZ#KEEfk5EF>7F+fsyb1!
zOqON4NtM)G1F^l~g{722Za0`<x7^$EJDIt${7Lg{9;2oG^%!W2$L_nXyodN>G)GLl
zZb=T8J!#QA6Lao#*Tox~vXavj-OXI@adlPaVkpqcV##OKWr$88$0!-SstRtOVrLy!
z(&!><B%Ryf@o~svzIH2*FS3BHnKOKMAXh_m&Ys~NneD@s`O_ssX*2;riC*T_o~ZJM
zVuE_g<TR$k?DqSNu<$eHtXVJHYF%VdTIW=H9t-GSL+A?`&fsgucskrkO6MV(k5|#T
z`ryX+!TTn%jzWpLY5Fo50rqJQ2{VUnuC!-XRz@)>OZqeC)>p6wYc?Z$oqL#KLO8IV
z`nvcwO0P&iy}=e^C#}^a;a0pIG*4znk;|p=4tv=7;it#U58gXT)VU0uQP(L_*u4K{
zilWd^^g(}o-?KcCx=gv)Xok^~EEe9hMkRNcT^7hld+#!P3~$U|3+}ut%lp8y@YJRJ
zL~P?>YOjzPj@`?Q#*Y{S3%X=aA!GQ?-esl3<q40lOAaJvF?^d;ML6Pnzp3crgV=S~
zn}n_vB+-hGPWR%vHpa*3A*QM}-xS{#ml!=CA7iW&F6bm@$N!;kc++KjMpBq?LG1d+
z_Iueh?a9)6#uFc$O4&wVze|-Kl};#EKgAL_-r6IJvxtA*B}M85>sxWDXOFQJnHlm#
zq-4e~-w9MOy(p%A;YnC(ny#z3ZFq;=sbXZ?{gFFUGDJc8OAfD~vi0kdZRAP3vU#jM
zGPk@hynNJRaHWptV}?E-gWMEjAuNL)e~wxw+WY;yRGk8qW~{Y{@ZEGqL72joIE8Rr
zS^{dWl`Nbzp|_DDR;P040}MD+aZX9$Oy|z^<d&N?d0kTWn`zp9iOP|QjLoxXJiAeE
zq`X$0O&4N^bz3eeFJE-3kSC>4YBX@?BH6ZeysZLfXkwv(@QA?y{f5&+wl3A~TlXrl
z^%L2L`AiA3`yX!0Da7}^|1woj*g0pLK$=;P=+=4Iyj`P{=E=^*{Ax++O;m?Fw|3al
zrK3A<9b2EbZ}Vg@Vc}Tj(Q~{&!Fp5_h3|fj?|O*S<QNtDTGdAAL*G$sZB6w2iG=5K
zH(J?KqNuQ}+MEaGnwoD03f-gEc+(p7RwSb^Yx!j4Q?-|SE5j})gv?YFJ(=4>YP<&d
zv=bdUHkey0cnW72N|~Lu6y8%mY|dzW{W_bGp33?iE}G+t?Mr#njf8L&zBS4=ofekQ
zg3a;u8A+#Eb(s^Y@4e1QFMGi*Tfe`gFf+#OE;3htsp^%>_(%WiS%Wk=PIOL|8*luj
z*U6Wc8D$p=vT`$O$-wsrC%!A&g6SMn-4(CwvN=SYg{^HQaqT1Mo%vtl+j-BqzcP=x
zy|&El;JuW>mc%v4y$MULh`whz!LAY+D6{@KSjN)aea}lvu^J|P&CutbR)+2jbUs_N
zLfnYRO?x(#@O?$wBcDn}7lfvSO1E60ncb~uq@syfFC#e*xoRd~K(kejmP5>H;@oqr
z9MhADSpBR9mP(PCLe|MQc^_xae%Pd^s=SjV;jUPsQ|^7;e=JMTZJc2l!?@_1jWB3S
z5VaRiO?o3!ADz8#<&$qb#zdW_^!(HW2h~=}lDT?Tloqe9l=h5FUVwpW9cv<I>+W2j
zl*p}+SLE8))TW_xpDUD$F6Hvo-*GT#bN_0-&2BQHPO6p2PwD-}U)I0t%FY{qA@9l?
zTbR)W*R#AW12K6^R}EzET&^gKZ)z;F%M@^4(H9_>|Dbyc8Bn9{eS^PeRWA7u+Xc2<
zHKj38EAd_<=+;3(c&G6gIq!4vM6K*xvQQ$H;gCL!3AHPAvlX!;9RbGsn|NC1tL24X
zJ<YynNfv5zbD9bvD?MQl7q^sjWYiMWeyZw)Gs3Lk2De(zsE_U|<N4u<TVj5%Or_*&
zE2(AEgNgASz)Tsu)G}(+#-nb)Qk-}#|1_tXpj6;=K*d$g999>}P4QOWxq`^it7@GY
z6(w>~?STZ7Iiv|MUev9sO4fksxhuic5?94{S{3(WOc_b02vbWmrOM*M2xr6RP%yiS
z_A~UAZSl+MrUdCM`FS^&6b6lqS@hE%e+?fzaJaj5uib~TbCAE%D!qZJ$w!z`kB`_o
zg3eFw{wP}X$spg_d5#D~SoI8t`oJk~%@WRfZv41u`(_SloqYRZ<Pce_BU{<$-iOVx
zv2p`0LR$RoJ}X{#ee6fvsobHn7woMEB%6gqIqn!(#TkxxoOk1F5?I(A<PWX8p{&#W
zxurKy0J(ePqIhO*T6c&*Cw`942+~wbOiCtGz5eyQm6D@h-ZLGTeSAS=FX>=l3KiK+
zZx0RfhQ}3+r8%$O`BQ4}bV#bqkzEU*i2MX^^l#&{3zJ|Ju&jMNqM0!Np7BGQKp!I7
z=W6v+F>X~5znHnv{Nn=yF@{vbq>jj)k6h1cXcDh@ZPX8G^hH@i)gqJ)#5g8oXTv%t
z^!B1y6*M1S!!YhTNj!*f)|i>GYT+;!hV^)RK8%a%rRhJvB`fX1vDo%PPJE;xTy@cK
z#hSab#^(BT!i3&hz}A<G<Y$@o%Bl5jiWa*H<x~23E5E3QTu(;7Oe!folY}RGZX`D#
zGwDF+lU;wqtx16jMW;A=(vP)D_u?RkuKKhUgR)c$sRITl3z>kiEOB}V+PN5)d$wlH
z4uR(doDYIs&LL>h?~rne+ewgz1x3fjY*BQQS|%TAnuju-Kl@?&RI;|?SanAydF*W)
zInGo&!(dkNyaoP#M?O?WN$Z4&8eQ^Aam?fKIMNlN>zC9*JKfgrOdOJAEymU|**_AK
zBwV||77%(1)=JeY)1$b(Ch;QPk4E*qNJkZ-#`|t?h1M!%>P0&V6(zw>SJ&^nD7;gr
z_m;M@Yhi4Z*L7!N_mx6+dPmn2KW3Hf2N=78s;lG%I&pxB%|42%R<g%P)F!xo=<03E
z#oxZ1DOT;gW8hP5-A)U~CnhaB(hVAAvO=5SpF{19A}}kZou%4ho=~?+_w9}A+Fvzc
zS<I$N!~?W7kF@a=C);11t~SdEIGRL_4K~b=c8X)>Veme<#@C~*)ybUI>%^7}f^J7X
zmM%|`DM*L5cETDcYVvFS#@Ebi)y;h_`Ge<5i9I%v#F(w>g{<(k?H3O!=3M6XP9xn|
z#M>4_La3#;TTo}Xmrti_zG-+CA(&LH{W#1%%+=5guXPW0&`Z4fvi_0OW0Zl5*tM*#
z-l4>0&16jaxS0FytajwM$5Fei!ofbLvE=^ke<c1L%M8cT1uvJN;GY80vB+}#R2@h=
z-=(G>B|=4e9lLLW(>Hkwh*>}&vazx}7EAE#Z0vzlqGGIfER=9_@!@gG=o=dv+2INB
zb05o2W|lUJR!?+6nLlM7&RfQIw)gdIBrMIXEG>?OFhL;Y{4VX>mU#FVS?BsMvd-6`
zuM-dwIVo8w2-XP*1PlB^zK%j9Ag52BI(_Qo>C>l9<KUb=gGYjghl`6xN<>URLQZ<|
zB01@W3zU}_Xep`as4rZ&%yyZMk%{FR3k5AZ7dtZ-12YTraV1zdI5>D`@Xq7mooA-J
zK*{`H{`vY2a`w!Lpp*Bpv93Z+oW;UEi}ke;LJRtN3hUbs<o6$}6WE}?IA?J2@IirM
z637WGZ0r*!u}_^kc@mU%2j4?Zo;`K$3ir*^=M|pdT(u_Uc^Z*+hVE8D9od8Kb$VVM
z8!ueE3*;9mC>a=;m|3pz@e5oR6cU!WEh!}}BP*x)P)S+kk*b=mp1y&hk+F%boxOvj
zle3HWGap|+|A4^AsOXs3xcG#`7wH)<UuC||%6?l|R9sS8R$fux(Ad=6^1ijLr?;<v
zU~p)7WO8bHW_E6VVR30=b8CBNcMr9Ha6B$72=;Ho0{?#-*e~Nc3&wTg<Voz4ILG6{
zI^hWZu+N@6b%p!%xtj_&Ppr>h<#~FB^j1V#K^-m~?}K$R9h+{v3-o-G3>(Ko`!=$F
zZeU*jt&x2n*q`GXfe>J0fyu)@3xProUi}`}{=XBi{qJ{vOA7G+6b@;X<z5{Fra7(C
zUL&N&`mxG*5if#c4MZUj`lz0A?Z6t*-kM8JQXoQBpz2VW*T|SS!4`?!s}+)TyvBkB
ztanThbcmt;hV-siO{`)0=Zu>IxUsOS^~38c*{^vtJ<TgU9kJr9>rQ)$hi<@EPpyB2
zG}!R5WVPmMq-XP~J=A%Or8)ZSS*{rlWYy-TU<(e7W46aYEVs5?qRO*;3o~EQatq5?
zT&kzZFVdfONRJ6YXn3D?Ice`|touISHMU<~l~*kbb4;Syu(af`A)nQ#m^j;WPo`6%
zr20IFBL<q2Dspv&;ToTl>d<4{#B$ibOhlvk5eM7Tx^J4k3#UUExvD;uz&Y#AdaIi~
zHxz_nxn20aieR?Ci#j=l^f8H0^IaIqq?Q`q#o7Qz5ko-=5#(FDYJnD+H-Rm3Z%Yc^
z28nA{7s-<vN6OZ}hUi5)eYvZiN*oCMB(l-gAc{B=9Q98Ce=@X7*st{zgM<)&7yQ2m
zo?<)BkroZVPR!W)K$7e88kM0;SIy^+7N6%VIxjYJdk>1b!&QaX{P>_G&a|T=0!dl>
zR8`25k(TRml~g5Pa41H2L(6EQu_i{CR<$RG^HhsFiA@F^Mb-<3s~njXu}>CWd@s~_
zQ4B|P!X?uO!;T_u+%p)J-r$e=6erWe8ZywyT7E^DKbplxrkPw!`gI39zyrrkbOR^8
z7iBZjW{c~?&>N(-?`}0o@{A4NkS$XXGDDye<y5<S-?O;~CDO=49~gLHROv?DxZ}q=
z1y7627eq^D?CU15m*iNdEOF3s8{>6wQZ*F3<^DJ<y*Z#3R%RbF{VY4Xx~lxL53c9a
z607CS5>=0m9(#OqZTZ5!qD8l5*7pyla0Oz<sb1>~UOpRsvkuaAs)G52=eJ}h{~v#f
zVo!yw0?XDjOrbkaB6vL~Ft{#o)?Ngrn#xBT^a#f`GhGkil$bVn0|-~p7xfhqqmAj+
z@M|(P;)I$G<ylMyx*8Xoa|r3gNM!hTk9y^1dYz#saT)9fM_&1&#2|y1<?-p43J%D@
zc!L&Df*<Pv=V6^kve12Cd9upCje}+l!v-ckN#GQXtPXgMb_0Wy>31OQEh7pX_Mfr>
z=}fV}QRfdY@%_{-?Hlm=vUTVYZVj**sM7#>TxtJJ`#^@aMU{h8r?A8G7<$C8_HYdx
zUA>PnOqd0++sj(w){=Ld9JTO{UR_>CJ}U~r8>~|(a=4I%6)AS(HiMP8v4H<Qe1SR9
zlt(jB?ed5EPPP(&Xrr&v4hah+y#m$%W?LRjrqtpF<8&6QsfJXcyuC~V)wPpxo>jEY
z>*Mut*FDa!qxX1?1tR6yD(sHUGoBT4YedS@M-6z2#$hPuF&PMSHn0Uwgihwemt?;}
z+K?dY_OU~vh7&F3+4wPi&IkE*!%!+TU~1E@13J&@4RX|`p2^&Js_i2`P5QQ>CcGk2
zE#W$(oy5w=lUmPH{gP0NN!m-T&x<u2z1yEnn}nZ_r90$PcHE`=@YZqj<1_V-1q9}J
zR+OqlT{l12h~V1g;My7XP<CLwEG{n=$bPE3DYrUAYDI2&@lp=9{Q5%&wO7v_t@BNV
zgIz2D;6}AX?}T4?kT6ydK>bW7wX#$rImHOO6HPchPNL<ccr!?&k}ywGV{z}q%&kC<
z+%I~N$s6ykjZO<fJkJ)!wrgWXHW-k8_G@JM)wVW?21wWQ#)|4UXJpOEdYcMVbyX#v
zL3}x+CV0*;R)nFH5158T=}hOePOpDx9<cS(=I)2=(~DSv99JZeS<+ygAh_Q^!KXWg
zroz=7F&t@(uMRZwAf>#buPo#m>GjWDs*?}5!a8Yv<5KZI>0wSQ<}otR1#K{=T%7d(
z)RIGQ%yM5-DJ}Y~?-CaCv(Q87)cl5Buu3D(Pa+OMLX(~>)0m^;+L>5m?On>CuaMg?
z&0pMVx^S|)B}xBn{8WB4u=+1tV{L#m(fguF&_jYn=)tLK_bhEPG_bdiYApmv(E(^y
zs`}taG*-kElw>i5x-fKEwOn9b_Hux_uJ|J_YoC+br^|u6TMZE?2#n?4sn((r>yKX4
z&M3SAIk;!OLb`2KMAi={9U`V+xT+?lagH0ELg74(3#8@_3c<kj-liiDX54zRWXYZA
zJm<S3S)C1=$f~@TwePoyQEFqy)fU1h*v5~^QE?R@O*akxXa(5I(WSyWF<D<BaA1l!
z#r&5CHFR%@4I|-Vum*Gp=;Rn!c>j*Ih0z>k7mL7XfI&DX*iDLR%@4^(s?b?MV5m%%
z<Jdw&pT$@QYiQjh*J~msI0=m_d^2>a3wzn~=EGJtONP%eC{y5jdlAzGZq$x&N|mC3
zQRW#ye|SIG9;NSw@viC#jB~a%e@=tXr*&$1RrA(q;})5_)>RN8?VVp|9QZsVx1qOq
zs+1A(=xH<)1yeP7ql3h*DnpGBhIYpBSGa?`&`u&4uXbQMQwZPS_W}Ei^bO$Tbfk#E
zNP~?>;rj!X-ygV1>v8@*4PkeB*Dm+5nXj?aek@Jlj}@q+it)W!H)ADfo5H#glOHkx
z%sEMha<50IeL9MG)=Op7=ryBWGk?v&$9>rBtk3)Rmj|kAg3O8i(z>6;LG=Sql@e30
zl2$&15TV-MrU++|eRR^TSHYa?T7wrPYc9PV`*f$kgz{xy>?%PV>}qg<d!(}k&m=Bq
zq@!L`PgN%(rX0c16mq@U24<P2p>gvi%s5-CI&Nh9`JJ)4^JY4J@YsY;@9%Hav9@+n
zC5jjE-&I#D4*Zl$X|`x)$c`zIpsa*&cT1#p+>@mXwr#ET+M!w_LdAcs4tZ6XGscmA
zVw6|(f+I<;&S@eg)s6*);Sw)-lGCSQu!(9K_wx;1>e`|<Cg()su3J(ts5xt9L>XT`
zmlp3SgJVQZ6y0d?oxo^Re<{pDkdJ|&C(8O!vg$*W?(dwNrEgFNqY=!4*kaE4F4|Nk
z2bVY4OOTg*vz%YG>Jt`~aEle$wA<C4BUg6DBV)LjjEIyJ?7UAb`{E56N*iz`rp4c4
zJE&|JOS+&q@>BCsUrsCIx~ss$U^}7dsJKQg_6SjhEaTM|?Yb|<<j?fZ6vr@@h4M+8
z-D9|xD?#nC5bR0B8;-R|s&Z2N%5Z8`*|4=emg$+5)wI$_vk_mSNj2A)Z{3sDW+O__
z4XlMvD;heRW&#`+$%kcsQY)SxN_#{xEoq)tjvi;Dj%eOW-iT^~*!QVmze0Un(xN+*
z4AS_t@ODALgk)6OGC@r$Ven$}>JXL;6T~~&#$**4#x}N~Hg24llH|ZS)jR7ubNdb_
zo9mQ=(TqOx{29DRN0Kv_jIaw{yxkTv8CSz}2?Q{Qc5KQsM!dtPYw?`rx_3jT&DJ~G
zg4@fU8S*0V`yci@sJZ1nL!!!&?+ZY`&JQa66cMEjGcvv@&xbrDlmz~!O!+xKZyQF~
z{YEbWA%BF>{{Qt8g`Cnxr`$yx`Pw0lPK?#`Ap<cCz~O6V_$y?{5b!iz?8~cikWIu0
zD@Kxv_y7YtB4@C41MWtVrWr?oaCLV+f)=Tu0|jVz(1-&LxiJ**YoZ^NJphCwJ*8ab
zuwh%=HxnIj1thnGN;#4xFy@ik@R->=jObF1STIfYrB71ge$VrAlx_=2<<E`E<t*?e
zd&$x^lEQvbO2uZu2yWH@0vOC3fiT0X@$mU%L?#OO&<;BwwmyQ8I8tFNm9YIe_*%LK
zrokURKMQR^2UZh(^gcA8-JfS#1fHAU-_OK+C<5_R3^50MaQzW@C+}B?JEfQ(3GlCM
zgNN;(T5vG*_vo&{?iXhS=qq*<AQn@)>o_7hULwM=#tR5*HUNsUZL&StVhyfsDvI|;
z4~Oqzh<N>2k91IsK`8$NDJz-xg73*@;KkZOJDtD{>>Hua+Z*y2-9<vVr8$mL?v2-E
zUL5-@W(o-X<$m<3$vpY{A4^LU^@|%f-9Pt;%6+urIxQ=T6=)GgqCTC8`U(lx@-r|4
z?CL)U23dtE;{AQ%7PQy42oKWVo;8P-z(hDUPG@f~T&-2~LeSnTtBhwCTU$k~qZTz_
zXhzB+%!Pugo*e{{Nz~X<>@N41x|;m#Ert;aJ<s-XJ&kP+V!A6b^Ie>InNfEVLEQht
zOLf7yy!$#Z_R4daYs3l>5h*uktjRsF`qt<x`j`e*q$<T$UydVa;y+lNDsf;5>R@a9
zVpb3(I0AvF^eH~LuW`5|^c<OHGu{+eA=cv0R;9XoJxTVB=3R@G?iZm`r^mQw3x%W!
zsW`3+*qm9qQMtaS*=L`}F~><#XKtQ9bkBV4Nhtx{10}s%X#s*PS8Y?$s#!S|P;l|m
zQyYUjv1Ju~`o-$aMNjj>M{mpyobikAylB9tS{f@7%Ed*l(vU(}y1o{`xg#d9yOUa5
z8p!I;@kPJFAX32mEv~-9lg;u6)q;x6L}o<UzpEgL43*YbXAWjD$X6yo`tIU!M+p4l
zH_<mHha1b-uyq|ji(0pev6A0gC!1KW9`MOoDzUxE%3iOjsw#WxeTC{tugRH6W5=2u
z<r$**#U__iq*wu|s>=hLmCGYdG3!GY_zK?$<fN>Oz6_7*y?6~rl!m(lHt}4)qt+0|
z-#l;I++<1i3tiYfsEK5RlIA&GmYd;apLFT<rjyT(E8L*IgE?cQqI#FZoZY;bw8VR*
zA~bo>ik_=k@d=Fox?!m7^d(}oc|O1?m{u?aY@3SVKX|0vc{}lRb$RcIsg2sC`iF<-
zSZ<`EgQ`}QAYZWgm-+7FJeOZ@<9_);-!!L_vL-Z9c`wYCTlG!|-K6iVO(PFs`AJVH
zr<T4N+EPC^{At5tc~vCmq<oO+U2?fYK5LB|<<DBq6-LTubGI^GPJZes<`4*JT6YMw
zBgS8>Fuk6@M-nD{59-XapWz`=7;D*F^7>~TfhhLRQP}N&j!dP2T+IU{rce$ru6^1E
zS6!BB^*i^kh*N-2fykq4v7Tbe{{wW##Q%s6|Akto60`iwge&jW!S)#|U;~y%)H~jX
zlJNKGPXOg@1zXrm-kKL;^R68tcl<zTIR;(@l~^!=zmKHd+1fU=a-p0Dk)mb*O~kfb
z*2G;fO#y;IIFJi#^W65%!D(?pE#z}f+u{^1mk6C<O~hoT!c6{;OL{p){V9j_SZCAq
zgSa|mnBE|jki;mU*`U*}J#x;(`0i}S`}T2!5%VXf`B@NkEI=nOqkN9qf$Z@u1`UWX
zMeMKrsjv219If4LY@K!C2NN!Mh{s<c3E^*-5L*Y@&YOs)t0QZ>hG;hJsMalymfgBt
zjW5Hs76M-u5|%@S4O2>Q42bF*r!JO^T+_aEjml`ch+8$_eCwGL=H`A@qrue4JFWTN
zyYVP{rcg8yhh0-gVY+ji@&eiC%wXi&6(#K{^Vcd~Hcy=h?mCSFWlCtT(>2~nm_OH8
zaY%ZQtE)E!@6e=I(Sx*xi-XC!Y?X4J4Op<_4u%~Hz>hn)1YZw#yM>v1`Fkucz#QY^
zG;)41(f%!_mdZ0x`$@}-QhAfr7R?wbsqlAUCH9i$FB2IXUUvvxwx>xK6TnH$T%q0K
z!n9|7g+O2KB~;LT?o3q`o7Aguwc{bbbM}ftGV<blDcD^`g=@XgLOCrtC0WG5bUkxr
z<m4*t&QILlFHz1h7+hud=?`|*fyf4P-Ip%@KzWy{<r-`AL=GK+FOJulFRX|jH?q`4
zn-BB?Q5vG*RJSbi=c-0=mnoe)MoBheG_aqBTX9z?iwWk?hbp$X(4llEO9Sl1I5h`H
z4%ivpd)u=<a3(N*47g!%mGR^`(Nym_x{DBESpGez-x#$ze$IuW%EXST;oOhsm&ng$
zSiON{+|0Oo#S^Es)D!24Iwg&t@r&FXLyq*z(O%<beH<L`TlVgBG`Z|H8%LY`a{{e%
zXP7t-imA@}ed$4!W9j=<iZ{IphRMQjl$9Yq!NJ=O8moe>7gLF-{zEdN&5tT<8sj`l
zbJNdUa1jd|W}|D2c$E7x%^QMKmU1^;@Y4+ur<2#bK03NbOb`>Op?K>?V16s=ZpvK#
zALHrT!y|iSz3yEX;nk%ln6NqpvEx&a{2p%O-@(o3ztaadl?_e|jIk5bAPmDiwbV9I
zX@Y||t}~l}0a@YA0Dfo}c6MJvoMFfM(5oSSM{p)gP-JNh9=w&m$D<IwFrQ2NzvmP+
za*iesXeAUex5I(b0Ff@@-8Cp?_!V*mfue$|Ex;r+b`WS^_=Ne9>3mrj3I#hr)$+Ea
zt$*lRxa$OOuHC0%2dRJCq1)GyR{WE|I}r5DtQ1rQwzsaanlLgnZ(RrUGsb9l`!Hzx
zWd^LQR!(g}O!AEi0xgM>o+PHVOj7Nw3XugGjPq1iua-gW+*(dT+n!3T4^cD=52h;I
z=!~dRIAk^{_<VZ3)Zfg4{rRVTmq=00b9!b};exioGn2wrLht5RMaeb}8wTFA8;xBK
z9la~*ls7d%mq12Gapn!KjMWKG5|++8)KfLXFFeIrL6n=VU0)zLLjfQs1rTVRFcb`G
zWVycuKz%*{q_ARLm1D-9s{Q3DP;>nFq9Ay&rthy69zXxP!hZn_SJy_!8^<@8H{E23
zN1(HryC%k{(JeS~C`o*6&(~v3sP3DSOakT%`pHJfCu^tdImysrinOFh{WU#-viFrv
z@CD<(6N892i(##yFCAVp9w>Dv6=xgF=%ah69NXMM%RrFu;9=XNLg~FYA1R@eWOQWP
z{eTyoq{TO?A?l8kTOUAN3JI)~pG`AhTkTJXkJatci}HjlK=La74bF4F^Hi)<kAU|M
z*y*g`ysFAsE7R>ynly)or$Sk&4td~f())<@^gk|gtBYYXtg&M4Da=y^wS`QWZFmCE
z8$rKciGlBl9_<M@r3W@+J|YggF@|X7?-#rM&~PE$Pye{?^wEcy8?#}yhJk{)mMg7a
zA=R{V@cOVnugn$qvHx!R9|K(cHYyHi9U}nsee#?MoF<ndiv^M7gW{}4F4r4hqtDu#
zW(njmv{$Fb3Qlva#a~e@D>EbJw%yznJY5a_V|xFX0<U8x^!|5Eu<}}+_8&~>b_!qr
z#CmKJ*_W5pZ=2ZaNiIW5<f0Jqp<J2UIUeNYu(J!wBQFDs9JaoU6k0Wyk_lncy%t+O
z^}wV5L!3HI)l&Ox!HelHTiQt-of7#>f%7Zhxm4vp(I}IWg2T;+&O@ekvB{a@qpn&$
zjgmHNaIcnS!TbZ|2c^0hND|cG4@~J2P$2-Nw+r+m&?ei|FmJFUe0NS3)`U*UYF%OG
z%8u}o`64Y!xog^=oMuQxqxD4UxtwSr;#$`>X><2>ruC!rJMqC^!nUB3@<$2Ky>xUZ
zO1WkvbMsOg_ZPDbX|j+%o+^C5Sj~oCwrMFZY@$}az6+v)j2*u%{pVFl7W(N2nz>F=
z>qp~%_Ko(>OBzr=4x4L|s6vx2+yHj8076J&NdLTYH9@?mF8H6`JfDh~z1i-lTYaX3
zb<u(HYysog)qAq{WubBvO35=*{kcq3te;{7ne$rzea@XzxA`Cm>2xDCA{!i)(+Cnb
z<$)r1e6{|>S>%_?CB<Ibqp31MkFm-hK2by}1}8^##G$VssG##TARvNw6Y$^eM?m#l
z#)sutg!%)`wUyoVBUT?Bw4mKN554yj_v0`mogs*=agdd?ZtB?0bqDT4X&7jSB>Gf0
zZCL3po1ZX!T}5ZID$oD)Mc&62gw5_wbLATksswmb@c80*vd9-Y)!(NF?q5HysP?yt
zMvg0jP7<Ji(o1Xy>}cR{lP2Hi`f%J)67l{KZPmetKtW^_{Ff5xKlJ5W6++_%w8MZj
zAi57bbIbl{<oDkG!$#7d?>_mvjlW^_6XyL#c-7%LrGie8L}c#%aggbz@=o}3O1b$4
zjTonjtM@dottBO29M;@cJX6%+Y9qE+yhzz}M5q|=KfqS#$`HJB;b=Y|)6Ilo`9tSz
zfd&%Kcb&I3uTx6{;ymA~IE$N-!0Q2X=0}+BtlST^#&l1w)V;HSH|L=Y>p?1sH9K|J
zFyi)HLhe21TbERIZu(w%Q}eh*X!Q}(;XEhZV9Etfwh$tF3)k^ioiGsPQ%ZOc`duR0
zFa4o=-xhWb?K2El((?f8Jm+D$5PjPe^nR_{rfsmOHJR0BbhNWxO0`?WT+fGz=vvoH
zl?W|8mqC9wQxJvg?Kq~Y7eqU8*=m>=|A|)2qG74%TW@PaIZ4{H_=o*@_D3Sy9Q3Bc
z=dp#R`Bzljx=UIT!de%V)7v&k)a}KGHOy({v{+}xQ4-<;@J@HfuMnJ|-@NFb@lG3}
z_Xca%9cs}o#q;h7BX55L<$#7llUowdK^iu9?yn)?6RU944(+<H8xSi~4)!oaU~3Lj
z=r{z*4?i>}Y|LH1iCU$#_SXWxR6xB}Nc{U;{oTOtF#LZBBGpb8wSC@+vC1g~N~6Lc
zEPq+8Xzbx2mxfxW%jT=?z&l>o$poK#;lU!?dHzuUW9S`&vy%p?pT8i};_`O<HZU<R
zy%@2yW4Yp5`fm?BzyqMZ1P|sj(Z&~{KIgh6$@*@5QxnN1Kd{tRxIy$HUQb&=Mqi;X
ztizN3#S5M=a6|LLlkr9BmL!eU4k?xx8BVg8(UxBx1SWZNo>)y=&?OL(80gnQ)8||d
z%B5}jy?(jn1Cf{Hk|7ikN<H-=@Mg-C=Y{VA&%a3cij1u?-Sz9=VP{^T9d_}VjZ4}M
z`3f;iNFNX5q!^L1j@nNg$M<te%#PN~zw@#!-<6#LnaIY+8F+nHU@taKtuc1*Y;HmA
z?i;EY&&w075#iEmAZ)m05bf4D5XkB(z<%BK#aZt{XpzUJSo%t529y#?xnKKh5$NOv
z6wrT&?S!GJz?M!8WHs8Y16n6n>0yM72cKWsT#Xe_J*ZE$p!Wu#>lU?Wn=q7Q4I5bM
zz~12WGFa-&-<GN07{9`<;q~>e5X`+m_#xgB^nhSz=cOBW>LVvF%fNHP#%ngBw>k3f
zzt!-G`iO<@9J9a{B#cUNUQXPBqa-mu)@T}s?-ioNxFjXuuDWb^u4r*_S7pha_D>#X
z{ntLQc6rb~a`L;^Z4lHHX0z9B_0e}~=H8fAKlU7f6%SSL!NGuPEFPcH*0qS(90TVf
zgHI)5;$h7-mfyzK`M(_-Yq|cL(v9@Jgx}%e!M_DZUmd>ym@xn~Z+pOuMZ@daH*_(s
z%e1KL+880&p}>y-{Lf#I-Zg{HZ;P+*h82p3qm9s}b0BihFA)B92ENfb_sLaS1NSSa
zZqy(+U0n}y1M{A8(1IZZ<TDhgoX?ath3&89!Y4k%QM11>U0sI_BjO(qBsS7FkbnUH
zI`@A;jzX~9plN%4MeYgPe$&#^+SkD$=8vP5{tGY+8ZdB)HDaSf-bLc(?-2gav4^I6
z*RY2+gf_$tgoymP>%R`|8#hQ?^<Tp3|C331QKPnTskRYDI4td$XF}OjT>1X0GNzX^
z_HsB^K1>oC<BF^|ms(Roxn^iC@m4o|VDs;(WvkQErx5EPwQ&}M@yD`478I2p_C+~#
zStEFhL+b;Xk)mD4Rsw%H!}-5_;*OJ+@6w5p0MWxR#a$`B<;&200$^G-dN9~&O}nv<
z*xB$f43n6QOY2GmOF0C-DWLupGMETou+*9`ZNTt@(5}N^(P$Y13&v`98dj8{cQU*Z
z-MzZFN4_X8gRu69F79#(dJHTpF8*iw`};1G%wmKPx3~%7ePJP>Qf7S(RLZ=A12LQ0
zp3s?vd2pncpAM|II<?i5?RGsfbCTTb00P!3a;h&APaj=7%0#;~U?wn162IJsK&NH4
zwCe+aO~%q?mPi>ATbL-`j5w1_w-a$=k5oq(O`Jp9LL*NE{)Cs%Nt$RvN=n~C0)m?n
zJYr|irb1QHB$`dlV?v!Yp9Y&s&ZGR4D??jgwSAdo;pl?AhU9~kdyp?Mx#601!?3)f
zy~>z1JzoYM;g?_b?w^)@XNE{^-AyIV4GSQ7b4FH220}1TI*yY0Kz+tgRPXG0N|end
zL!~RXOdN-F&NQxuA=Q+t`)6*mXK9%|X(;|+jx9LPlu1f(=#0KwT<>h-Wm`llI*pvY
zE6y~6r5}BQhv%8$;<C1=n{K~OMM<1|&wS5J1*XrEYpCe7@}tI<kCqIilZ`_o@@9v^
zGle3Qn<3&KRQl|5E^#m>SRnJy4bbwv4f#?hEmkgia35zhXG*6L!J)ig;#rU)7FG@N
zERZSIuqc*&rl5A&LaDR>k?bk|8sQRDZ-aj)G=@8v$9YR;>dw5+W_Mxe{6z{1q036+
zzQPwGa-7x|6Tjq~>SH}$bhbGv{>ylqZb*Y}s&<tPmWaSs$_>K-_<A&9#<OrwhxLrD
z#XB@C%1V!^bL_6bpmO`?r@={3s#9c7C#=YeT2+#v;r1hGwp?{~%F0TgY0Hl{--|+|
z%uzT}h5dG`l&zv7ua+vBb6$_#emk!5=~hGw0f``XoAuG2(B<R_#j`sR8?0U@nz-qw
zu?U&a^eeKBHZz1RGyI#GA=^isH;T$iE4$nn2oL>2JX+y!k>+=+OlzbBL^7YOTW(>I
z&9!xVIX0cYl<D<OH`p+A8aXLzA_l7l`2pxX&u+Tv_-^oKTNoK)7ce^`W6`WnCRfc`
zEQt~(p4z_Q^P1Xv5R7ailKosNBsh`c^yM075C*?!{qw63dzvJ}Ct^$QwW#D1n4ZR*
z)Dup4C>*I*_uvs>wT%qk!4P}jL533|*({pG+UwcF)~UOV1cC=y*jxPT!na<^d!`$;
zPSbB<9m(Ve)zy&ni7MGG>qIn}pFLrkAikt`4sz+yMwhEzaB#opp$+l5M*4<Yk57o6
z((TV``0e#L?4{l@tYIJVP}7f4H(!sawu;Bu)1+>&7(Q#76@Xx<3vd?0t$Ufg7ZGnO
z&ARQ4{2TIm!?{PzoY7J^^RoU2lIm9N?8>EPua|qPRa5W$s|}oh(~EJ<u?_mS^nSBi
zREKwWK)lGR<BXEqZ^QQ9yM2W)8mdehW;@|yZo`S;L*ihYkjyjH(i|ODuiCSfKFJ!=
zBUATKZ$b}I|JDr$oJT?ZYF91+TJ>U}JPfc_n`}UJF$m<Q1!9f9MOQQF!s`5w+)iOR
z_hTL+_3RPr(MHg1ir(6F2555>=3EF4h=UEsoXkWGMxzubTL-tP%;gX7-<-EN8Xw-%
zB~ZzqTuh0{1M2IiwF?5!b@H!}!u;V$E32sB>`Ek~GvCI3%p;a&ufjn)7h*JnFfoW$
zy@tkx9jD+9Ik|CEm<gYdgNHcpp;>?fLFy17!rGXQFqGmduyzH!g=g*2b6Ed6bZh76
zW4F$h2ngNhzKrgqS!Z9(g%;&C%?xreWbUS<Vq9fTkSLp78g3D~xYO<~367ejyg?Nq
z;EfZCXww;OJSW@LacagckN(*y%qA`LLx%%frikshC6WT^1oWLZ#<!_xkE1*f4{}_H
zrIgd^d0D*T`st>BbA29zR2<KYrpwat5GcVA0Qo&0L-ru~ZlZTUF300?f5MlORueR3
z6FV~=_Kn2P2tnJ$zYV4o4V^5UbY*&bUE5@fp4W17SNAf3F4JLco_>6HeRIg-!^(<9
z-H-34xO;O<wxd;CpOgOvD7!xZ_564e9KTHh0$z`>JRl4^jv~DRbe%rpe|FoZVZt1(
zvd0@S^&L((0n3yL{-rj9R4-3ij&rpurh;=p-Fu*K(crLfYwagc)2?TZV!Q!Miv>Rv
zhO2;6|IWcZZg)#?mWaS#)1Ldw9R71%>)vrAMjyd#iSy<VTa(8V_<z(fapY6bALN%O
zJ5{|HH_mE!!UA+XdI7q9@i)8;L&@3Eg2?dWsB?&EEq8#N?%$CU#8^LscbUN_IDwcU
z{X1rfmnOnHefE%BVmO#{e-5b|V9~uFv8c0l5>|S2y5%^w`>x$jQ*ls(gYl>>_Z!%P
z?XTDDU<?76e}Of0lBEm2!2M5PJniq0=Q<bz9ELdgSnbDc+8+lc{o_(XivNTMpw~Z+
zcL_zie}I{zRd0vR*B=h<r+@+dG%BNCaD;z;{6{Q+{y1cJZEU~_Ykz83c1EC4+AcuZ
z-Ua`0ShPRRL)GC=!2WrO=S;xomk;Cr0dD=axU$UoR~dIF*;n~lS?1kVLxuX|C-f$;
z7jTh+&@&g|AAg@hjXh6u@wyH1kzRPhuJe452Y023V26lZ_9Hfa8M%kqnoZie*Au3V
zl``?RqaP-!KL_EK0ad&kcJ%B#Af2u1h?DS{_=WM^(XS9`u_qV+y-j*RhK6oJw>4ra
z*QGJCp@3|f*KXVPAkabS7--j?%7(bKEl2|rZE|c*@ITZ%0I;nD|LOiFMo3EI>nSe3
zj)Q(q4b}u%AAFl)d0B3s^BwJ`oh<;PiUJ@vhR8ftVOOYPe|wEEd{R5>ch$z9nvAqx
zRU6HSjSOex<n1B_NqdshWov=b820fXoTFQufI}|f)bzFksVyQp8#>7##KL#Sp}S2B
z6ce>4%~y51>`m(*jyW%r-wc0x^I(T*EB`o|fQb~{lW>@a%V0a^!UlhfACfVG^ux)v
z3q}p*?7`DGDbKbSJW|j0Xt~`gl93o;nCYeVSTc$sfxq*PwBDY-B#A8q3%t-Zf;v<U
z?3a7Dnfs1rPNu(esfFxIEy0d-+{DgO_2`wL`-N{p1;R_-kBs$^1a+M@aJcN15%*r`
zGJ4qEUTg<l>d2v&qRi2P6A8N^LiEmoTB(1-H}BODgHLQ4n}YuclO&z#Y@wHH@HHZ*
zeR66n36&f6G}Nwl@zvC;uQ^?=e9E+$FxbhxT9gphHj&R;?A%EoY=ygA!#OTzPwRKx
z;{u_zEtR}jJXhqJRb(S6$)f~ZZe(8ycQ}rZy4F#I<M0$!FuG96q3i*LstuPjVJGt5
zPG%}9Wg0fPZGLZ4){<PlB6NvaO-D#t<r?mLjTq{QBVsur7oYa$j*T>QeW`(?jd8si
zXObgG13g>%knJA~*%@z6FS(eZI6l-nsu5N2OGgyX6jUS*Q@I)8H3&$pb3MA2{&?My
zY`N(^DrrMtx#b{iWbH~|J6#}20nWL{S?*2hMvrl$ld*>k9k8@co4!uGlP>#aI={;{
z)D`%I%qW<CAup(%yo-J4GPQYePTkrPXM|^zlxr-&v*Ug0oTO+(S7;edKZaTjoY|t*
z>JQxW8XHy;^IyL(zOwmAr}<L>vu&unwRgB+C&h*)Ya_Xu{G9<y@--FH+%5^>h~%)C
zuHYH_W>aJrhG|UwGyaDU_7wv?GoRGP)7fCyd<u>4E-O-<D7aiF5$d{0rG|G9jW&l9
zWlrG-T-A5JAbU<F#F{#9t`g^-%}s*zaAFD}`oxCdV7CS)9O~(dbH#27Q~Om)P(;ox
z3(E@vp+Z5|_)H^P{JSL{M|zlT!t!hhK4w@rtCZkJ92v<t3L^=|MvW6AHSa_wToAah
z5+Ti^8t~wmFV5^mp?9BqDJXEdJcP$I+B2MFIi>=r8+ccP-BQnzj7IW2G8YMR93R5l
z>O6yb<xY7pyj{)MJb%Bffl8L@lSskkU^;HiCa-OcUF!4CVSq=gcbqzs63Nq*8=yC$
z8$OrBC>dfK)iEY38foKV>&aDaU#2lj@{H)nM(Dm1lxt%8lS(<7uCmm-PQa9=jwRM0
z{`EXO-WuVaB)k>usuD_!=ky%ku;HK;aBVc9(hIe6qwB}<^%)%_dmBcgZZe*H({8pv
zOHtPf@ot^5UrWs4);KVfstQ_7`*2EfHedmg4L!j=bqEi#Sgm_R`>^ab#mUh76VqW|
zAxh2!BYvSs_K?`5$q=alSuAA-MY@QEGNn57S4f_V<w||zsFV7`(uz=-FFJiML%MzO
z&Qjm-MtQds%ilS>7JF3Klee3FAukzzt*ZJIqzOpmB!892ane$WB${YR_-F|`%y;nP
zTnmC5PFOtISrN0kXNrv>hxyjd`(}QHcmUW1A`v^P8D;&J1_>V{TSbFcoY@>{WYIM-
z56|7hfrhw7Z?;*mv@SU*@d^jtl{9h(M<n=}4cc1`ieDkMfWK@46!GT=DjnsbR#H;V
zz<fl^1my5p*wcd>53Gc}fKS??OfgO-@V!YmDjWLK-To+gCmjJpyTtA4)2u*?mUqR0
z-IP!7ByxW;3pfGz0Ix8hNcj0d&b--SSV!<g@Sfl@?2seOfp*0HkZu8i(iEozYBNg2
z5lZ_wocd3<H4d%wq8{Sg2?yOranhCKyU#7&AF%!cl=NTjk<V>+vhr5v$^@U{Cr=}B
z78OKmiSKIJ6j*=cKIafvzD<kfKoY_`31JvCV8zJf{{j>*O=I$s)(Tfg$>s7gvKuq!
zE|N&!x8Yt@gyHz)WH4EGUJCGQqN0_A*DtOQqSyPrLe{|H(guhv|I@wFR=)cJ&Je~v
z=L2(|`tN|P{Rx!60CrG(ydxMuj&r5$(h%HuaOIzyLh)$B(&;AJ;Ud>Jm|o=2KLa88
z&gwtQGyMX=ze2QJyeNSWZqWUu;qYFq?gH}XY5H~6?B~aV5fak7=D%Y{;IGK=53oaH
z<CAV6uk?3}`pY{xA2B?r-n$#lJ<zw)6|lDe3%Bw2N^~zW9lk1~PM%nY@sqWzWB7-k
zzI*Uei#Mnr9`RDtUhVBnWY=CTK3aVplQ3C*t$FIw?RHaRQjP~?*HrIgdsn`aG;lhc
zIvq9Dehr_UN2D=P=-EeuVCE4rzxyzuCt3o2Gg>0bzJMIi-W~ixJ9o`!g5_34qQ#yd
zFPpvUlljv{Vt#eNe6a{dgmM{_uL<1Gf6Q6dbnfl*kB=UIx#Yj94qdNs16n&#e(2$P
zEn3OxbS9!ywr&;eqtv?1ALCXLoh^5FY1rvbeG&657NbaX*o&W01oj84Grz46uq3wm
z%K77tfxD<0<GS)_JuV=(=$nzWuYK}R@zKhp5>}L15VIC<FuFnXV6f|#9=IjwSWh{K
z0vZ;z&u>pZK?K(}nR+*oH4vPPP#m9P(^unXVMe~GRs40DOZY6$524=nBa0fJUkUk0
zz<49C4DuOE^ofsK6`XQ++>3VenkEqO!I{KD*)rSUse2(rM%5N!yjUSQYDl)&*y}%|
z`_Fg#qX?Hf2nnsg4@RR7)>UoQyW)Srfq#HE7RJ0QKvDsy*>setU9hc!=0N<gxTSx-
z)fSF4V!~z&TWJ&f=P<dmbSoVcANemV$BaZCk6Jlsq0!!xf2v0_2b8?4=mkuB`e(o0
z=N>KH+CO6q?a#Mv%bkZ0^$sZi`3AOj4iusmjDBk%#-pW|lCud;Xi~Z{!WO6e_I=&`
zPff+LVsCL<rUTcu7PZeOQ)9Q>BZj_om9B>d5agZqnZmW9!Zo#9jY@e+y|-)GQEsgY
zr*~d739aII(#auL!TSm5c{e*BN-cQAOpaXu2lLHeAv=fm=nSN_h2NsqrAf<uHcQ~K
zP^#S~x5KmMRf<xbn1?ns00lP{q6m%-5P<HI9J{hvpwEK0b<^Ra#|{%dhtfdZ9i<Bx
ztdqws&A^b2cAruB`ccWTquV|BCPx?w9HI|vH|}3*Csoi=cn$W~f7Z2n_CN5GdjmH@
z?vt89m-mlFvFde2jBI|?PSUZQW`o@GTW}|Y?Vppt)OZAcA^yQiI!%nwb^yLf0Tdn}
z>s!hcbb1oHJOy+{ehr)wX@515u6{S@hc^Au9N<7yWxW$e@GHb|KYg_K3ujMkg!t4E
zi)rf4g*p%)o9hRE$sc_uzh48(CZN=Z`~x9qrWOKk?d}Ai)C54inF2x=FRmQHR0L3q
zfI54;(kdOGZ8=angrRo)j_T0azCYjRP{Nxd=4yXG@eSr-jX}j&R!)NG32$wv?v|gj
z9^~f26!#C%hLW^S92w(mjL6j{CPGlBUKrXI%M+zO?K>Zg(NoE6U%%eC@rj{Q!x*1i
zW92$~a>}?Z1={rW#)Wdr>vbSBuL+D*B4g27l+(sXp-;U$<Z9a+9lR2>;L)eHTO_>2
zPb|%C)74Nfq?Af}^N~9zt<ME8lw2paqNs5nf^7I)Bo3x2N-{Fq@A)8KURfMD)lY_^
zy0`8}z=KC3O_zK?Z9h*{VLl#Ux9~}=&h)}8UOQ#35D*^;^lvV?ge@naX)jVTlq&i>
z#<!;xf$uEmk*GcATqT^B77+|(WD^iNNiJAthV{wuvh91C&(!p!=iOn~@;ThvIsB*?
z3#WGJaW9d2aWQDc@98cpwB|bX0fKd>{Jzk|h%;-;T2C{En%u88M<xYO4C9SPRFhmo
zaML}e(USMd#;UicP<(jBZ<V=5sXb-)!N<39SB6}kB;L=7gi*=ciHR()u$UR{WM`6&
zlm<T~;LOKe67mQ75EDC>`B0rxX?;vmbOaK&aF@0GEYl^eb2QXNJx53BTY~&!m08Z0
zjg&LIy+NTwM<M>IP^*6U4&LDXmbn+u_~mjHmN=rU@<Bo$?Pxz7$F^(kJ{;Z$?GoX_
zzygFfY?aEpb1w~Ob<Q`Yh>@647Ej%7h=_kjN4-s}_JuD`p!0r(ruc}gnzK?{$NwVl
zEu-Sv)-K^f0wfR!Bv{ZOAy|S3FG7M81PC77gH&*L0>K>u1SdGb-QC?O+zQvi3#-%n
z-21-$-g9nukN!sY_{KNJ_oIF=#%Axep0(EAYt84Gb7tfG$hRXk(CK>Ox5a3qb#&L%
z%a>|a!G;5a*nLG!wH=uCuy-Nhm>VS980H{@z+r{i$>t=2qA9nmP&xNrisa|1b7Tw;
z9QP*?yYEi0BY*HY3JuXHrRNb(=`3hT5aDb_E!t2$=d698T0v2&X3`_DkjDKjRS0LQ
zo)+)w0Ps>BvqwJ4@z0$;knK^?q|BLs&IgoQdlt$H*E-#Gobo@equL{-E{;gcL-g0Q
zMrhTiiLGkue~dm<^`P`s$8_AzQ%q}u*_*P(4ARL_26ft_z0_*OB(e{qo+WNG=i^wG
zbvtyYWG5IUk{0;6fe=_-rP0mW*X)RUF3%OSIFkyQ-jX}8>diGj`0mQ)3Hgk?+VuRb
zcMvLMTSi|<{J1yXj$qt#f6|N4Jc)SmEvz;OHt(M{rS;Z-h(+6%(ODbK$F{#$q{4m)
z36q=TZGNdG8#?Ih9>=|~qOHyI5K22pmH&>P$!wvAzn3`2!;3oH`b&X!kip&v<%pB8
zR7Z`CT(KtIpe^~LH0Oa54*4Fbh=eEht!Um)6nn(lU5}^5mURIgm%>`(MQQrovkp10
zQMT|ijxUjMhG>|j@(;<Wr_V_bkl+aq`PtDsxz}O>yQl5ZcZF=19E#sFitSFXUYj!u
z&0g~O^4u0ic1>mI>nlol%<TdGxMKhI!~T`&H#UZcthqvgt-SXOfgOQljqr;#tv^5{
zx}%nP!jBMATS9VC9P%I##)xMj^*^tx{PVizH<#Y^zK^|?pMH$Kj?aJUj#d}g-{S_G
zgr)qFs5>_HXeMKxk<rpgZT0n{a<OgV%^P*k%bD)(VrA`TC6eX9^g#nXTB0EkW(Ml0
zwe;@1@1V-<+oI1Va0G^nJR+|oEFg3e6hcw?S&Weed(iFQYRR!yA8#J1Fz4qC+W!RJ
zhOTSC?x>FlcIJHoaBP4-xzmx+^FXP=3S8Scq=j?g^HRTM=6q;HB9<%JcculJkxGZi
za4RcfM^D}lBFosqUSI0LRZ33VcM1^W3vJhHo^ufb6!Eq{c;}({buDtr{*E6}RMuo9
zSu5U25miRNXs?4GT`+F}uzk(X9u{xVuwvYJS|EC)W*UrwlCORwb_xp<ufvTtTc5hT
zy!|k-qC)ikWr~&V5(mWb(ZO#mVdKL??eveZ>O1*H9}m7;Rymq^{H&Msi*Ie&0{Qp&
zOP^ZV>q&eoV2NsqOzEBs7no;E#&v3J3c<vzOwo5NE$|>%qW}~x#%Y78&-2e-_Q>0g
zxuM;_hN(#!WEGxhjB<1^e2b(E<KVqGuwy7M>}ikop^f-XeX+4+Z&l0c_W6RVPbxM!
zKX#$p7FWXdxhw@9v2Bz$hMu5@A>z9(%@kcj`Gc=V7{q!<(P3d1B2v0tH|i52`@OAZ
ztbG#x{uy6K<D*L4FnqwGw&%RP;!6IX>zt+3SO`<!4!KCx7Tf8*m@2U>H6|R`Fa=>m
z%#~Dm6WD4;lp5F;?5CSl$(>d@ih$<1Af?Wn$>BURfzb()T=~~=<LM@aE6a;TPq-_I
z>~BY&;TfM7Ca5Pkt&5pPRZ!Y2(o9tGyg}33sV#P8?5^sgH<?fVwt??TR+K8k7q8_X
z?p#^_2-{A9c<t8wB37i-K+ZvevviqM<?#zUF%VeEO|7bO<z2aH;*9vOkRt)|JLZ{I
ze8-o~wN22%51mB;^o{gn{Hum}CzM|sV(ER!m9bm*rE1d8I4(I3!pI$O^V9K;BbB!A
zSY;?u-xbB|nN#!FpFZA*5!}v`@m*+3iZ3^(nt(j6pgh#@BkF{G(|X>M{yHvac5ac_
zG#DLQH~bqcZOR?k{Bjc*;rBe=s&=$yWsXq-jW|c&v-Bi;db`CAFgOMfo^jZ@-WAlK
zh+9r@wLO!+D!#xT{z1ukzFuS5^wx20g<!GMmO&ZYZfzaYz6y^rL<BfZBnFlT8j+l-
zG}bBxn;3d8fY;<E9kuSoHw|h{ztA&Wr=abbkMBA^Z(ekovB2eEXrzggDxj-r0<VTH
zp|3*=N-Vd;lbw3V2>S#!9J1y|uYbCeIZ3LH{BlI+Jj=GsBYWI_wX0$Tvo`+uA#6+X
zg{sHMHlpBY&2><M$TddjP?c%~Dyx8WF3{Smxth?PM;%GTWp<j<*M9V>TKbPJ_XW6z
z4jK}fZ=8V^JH5%z?=5-*j<=ejzl1nXFX2og_9$YKmYg@a;y5N^IJ9YE7loqKh@QHr
z`-*ujX(C6AfqFHDZ)0~&+p*U$HEhxYXpbXB?H!s-nB`HiwAE&d|6F$T_;V>7jPwQq
z>>P6>$&Gus+ZMUT90|JQ)~HazokeRfdrl4CxDGKl%W4@J=BhWh>K$Y5zMQ8B>WAgJ
zm<&msBr~l@-F7~9m_ug7n}jF7A&uIbJ*)RE)GDiS^RJOHvd4!@@1mE5%xXXjL6|>u
z!J6CFyzY&5J`nn+ux<Jqb>-qY3zB({(>=TQJg0+ARkZ#z4uFXm2qfYOjSrP*fW7e=
zhE|z)nSZ{^7m+j4BV?ZXk-3!2)3IhG6UN-nnjHv8b^OX7-Rv0kdCTpZ2=Y?7ZI;|4
z3uUV)U-}lfii#`GKnk99_B)DncQ^Izpb-X8*ser>=GKyP8E>~Hcct=C#VBnyIn28o
z+5sjm7jwyTiTDR!>g=O1^fxZHPfF4yT)T&d0F81-3^1RV2!B4$3I>!!J!+J9v$2z$
zp$o%mgPJ?iTeCXP#4)tZOE-lkzxZ^UQ8|7qanr@nfV}%_3?s}Wh82B0CcBKB3Od*N
zCAr}B9d5pGSG<nA1ZE0?F7yuC-6Zh`h_(}jL`gOitXc=@b)X)%)-;zpxt37xO$D~u
zDXK$H;>h2ffmU2jdRYaPVmE`^;~0JojZ#N!f8tYA;E4!jTB7LZzxb{0HoeqT)MA{C
zzxB~uW@)DCx~h?aLL-DUm@h#${4^3#6l(oQ&n39zaibKTbmvu!Ux2kdE3umQkRvdO
zsq$9#NaIfzACl__>6h8rxxn+9xz1D@e3*#_Amq2(krOqBh$UEHlaTF$p|T-rx%Ny<
zqa%df10#tXZK%5Kf`<R%KzC~7fZx=5Bow@5a9}WNm0SSal#YzNzh_I-6r^(X+<%I*
z@nJSCHP%sU4%Cbqrx|evBjsLP7|9iBG{Pg$-j1FqGY!!4q4j?&b4098<@%p%>;oaR
zwqmIK!^i~Zqrxp`-a?UX0KZyxed~|uv*<9IqmXweI92TU*_wK9_P}O~qcr8lp?Ck&
zzRaMvO%aFGCu|SHKU-yV$$?Ta1_!;4TFdqV5>t~j6V)W}PqJn?buk~fPJh$X7UX9l
z-3#`dPIO#nX4+vaF<4C2rJ$L-pkk8>zB0M+zGR5@S{XmxpLZiI4?NAn+Sh9ERnz0r
zCeYx#XPNdtyk9Cxcqt`KTobS?4^MGZwrryJUVpWbgcX9L_OWo_;j-;y2rTwp-Iy?c
z4U9|b6+zUAUxb!OH}#D75Ooh#nAVc!-U@|DTmbh~AL>WLmz;cyr&TtUhpLN541J2%
zZWEoqmY^`K<*`@j;54<{d;<H3R)0&gH2fySIccS~0_MOD7JXk2cmD`?l1R}Xpr0aP
zLS$E(aZ{g;H5iOi^aW@pelP4h!??3K5?r-cU;UU0n1QamUY_SV?Q27e0P_1RGZS9a
z7J^QNRPd$wy71sv7#Mx@RGbP6a*hN>^2487vmmyY$@x|c&aX&mV{AMH)jB-SFZHEh
zB2ao+Obh2#zu6SE288+^IMsbtK;V=5feTq(KCD7&-uCHciM+f3FQXK}P4>;Bm=@b3
zPX;H#2AUifXaClX^45E=C2wZdMXg^q>VYm=C|L>scsYcf#xx5zt`?(6Tr@^cfVxq*
z<o4f^j;()5I(q#tl8%%Ak#xNL|7_AR_WvR$`Ts2G$o;pZW6}QqLDG>oRmBcU-xbr%
z7wC;6l(^=I>o-bV`05(^R7q}U|670(zwj9M>MI<UFiG18{t?mYOH+S``jRFJXLIY^
zo*8Zn(wSg9E;^jG+m9zttMbuQRY7RM^bwpP$lHzvhntqdTum+4N2i1@VqDQb1o<>p
zmao22G4%Yl3Y*fKublN7#{N`x^0L65$M|6St^$Vl_-MkZar+nRpu=6h#hU#{mG^fP
z=Y&Ic2wW=mO6xkpEG4=*=!I%<KPEM{cSlBxr8q06rEA``OwbD=k+fc&M56%Kl)DlI
z;k8jEs8)wJVUuibb5kW$U9h?quVarRK$T(RiJeM><U3k8ZCSgh|H=Hs@^VL~R;5b7
zsjE@=CeB+9z2z4IN95187l;p)3YCPTk~9xoiOoB-Cqk#KTx<NYkU=}J=Q9akDdcM2
zFwK*R9pchnC%*L^ki=%;juQG7R;cy(9j4?=+uM||5XPDa6BCMeLdHtis@oX(2d-Cd
zaQ04@?_NzGm;8$O6l#l#7#d0zzaJ`R!cM!t#d~z(;&}WjFl}bu#!ykP@7MQRVpUmI
zbPhfYAHkIEjOP;tf-!Lui#<8~?Gm{c3;`=T?mcsuP+Mmk%g7s%)}IxS25##0oUA_l
zx(8zIJpx&ph|!>`#Py1)14gwU*bzLh7CP2Q8SP`<`h#L5SFyEKP-IhTSKZW<?=3Oy
zUgkZ;3bZSEu0MosYPR{qw1f~Fq;7kXr&KrTVGU(?713%KAXkB|sw<E>T}PjbFC|V;
z_Chc=Top4u^HW&H)^cwgZ}$-2ID^$LWi)5-Jg+HXrC^y9y<34b$CF2X3Ggj}c~s{K
zrYK&lT0E;6PYkir;j}QEoRP2a71x8_0sA{98t0JqH0L^5haWFa={XC3AF|;^z8JN_
ztrf$j_tV{Vcd<mF%?)h^44N4YNGq06zI^}YMfr%E>3m7kqQKYqqF3z-Nyo-6A5W^v
zD5}%Q;X;IWxwJjvho1)8sKpVsexm|?h0mD+9WC9IlH^luog;FLuCb|RR|&dcwyQ$)
zaH_AGBW*qF<|TJ!tCC?SF&SlK{Ss)BHW16j2PIkSOkEEUS&{fiaSHb@H98e?WyGP8
z4H*apJ9$@lF|&G7LWOVRoiC5k;Ni=INCBEh9vV;z9!>o2UQz9Fq7|R7sJOG~O@CD6
z@8+}ub4L@K;<I*J3dtoGM)}8{gw`iQJ%mfxsM#-j3&z2Z(vbAl?+-)HRzhe<z-vZk
zf+96JS?$)vvx}VWbqaka(cu}Cas3-%(WibZq4E_e#2<<`9M+nXl{Q+33f3Z@?4gLK
zdkQnIAJa=3)>o%|5&Ax2)0RRRfdkKIA7QPkuSN#KTOU?wg8jWKtJIWC8{=RjiC6>=
zW=XX1(S2H#hd&`@o!2ax6sLH-Nje=pc|?_VXE=WuI}7=l*arwRgKnc9QhKtkdOux8
z)^<Lh-dqZqr4#DJluh}5I^_%Lk%#PHTd{DH{8CTjn0EA(;}|)qj6TitRiuL*DDlo0
zbVTZB+d+50bN#8sO&WEvwK@#|oaxgYxv3|FB*OO7sf;k+NJ)H1@M1eU%sXB4hV{}}
zE*e=aMSp9xR(bI`@}d|x#QUbja}A=H_w8qQGDEIor~il4PlERnK=PCP#PawpO!SPO
zMyIEtH9+)f?TJ&N>x0dqF)3@DSk4EG!TfvgKws*$j;yV~`@p@qb!yvJh<4MSPakj1
zyrw2&s#OV};acVR3ipxo6s1p|71bI2`OEri>Ecx>HmK#<1TkcuoxaBnZnm!-*(;)}
z^R`1A*V!0auSPf6j)NuV*z(u_D0okcSn2q>4xIZNSR;}9xsZGp3#?!Whg_OSw?`T~
zq({3kT`S@A_Otz0j}6XmJtEEdz{^2`tX(LO-tTZ!MjOxF`LgsU%qnliY$mYOYgDtU
z|F^C=+gz<n(}wOqTNo;!dGRE&4d#a$ZTQ-$-Ow8SsE5{=oXSp}CXIF3lXa)e`O;h(
zIW*S|OL%emCJg&d)ola<pm1|O+x*v~$fUmFNHXuf=^~(5Q64~|-}6Q;x2*d&CzT_J
zlP@FSQE~bzQBnfLd!m@gJkd~ds)#(&dG;s+{B?4v^7cD`mNqn=)cMpefPQ@pMi88e
z?O1+1pWfq+a~ND!9-T+Od6x2E^bVT=7UmME-3YtDZfJ?lb{3#S`vbJMULl5&@hmQ$
z;&q;+_Tf?ztXKYbO`mT1y~P%<Vy)s2UzHTk2`K{|UW#{CV%sff_t4yGVpT@^v~Ue2
zD{1)8KJaFh9|}|IBKLcz)nh-HpKfH9i@oX$JV}mT!99Pi&F&|N(zMwm4#T%j)ZhDN
zdZ<jLWW83frCya`MLF`NxSdHX>IMw|XuLS*wCH(Va@5fQ|5T^tPGSD~rIAnh3;UZ#
zUWK{ZyP9D$ZxKO9zh3Bq<I1E*6{E#F6s;5TJ*|pM$JWsF`Qs2+AR=n!qMQhgxyY|6
zu#ERvE5kX11ri3Vv*J$81K-N!CGBjFz=By-`W`<=<pohc*r=GzzMsS?HS(|WMaD~g
zl6Nr_xZB0wx}B&*xA)zEIT{$)=PyY?4WNv}orv<TdZv{;jOAjB8?3x6oRQ)@?YUs?
zvH>5g%h8YUYNqd*smW70p}(hRdQ<aRJ_nQA-_P`(=9#o^7o}g#m9#6r{#_VvR0R@@
z9djrcj_V77$mO(!@Ga2)OtyHNMX66?G_2gNtQAvUP2KzGDK?8ty6V0Hmi(m53WCnN
z*oi{L8;5*1>cM9n(cPvn4eht{;Hh;IQETsn$YjJYjZ$_kL5Yg#!_89&6H|%nFh3~<
zx;gfJl?YhyASbAkK6{*O<9&dXP7%Q`Ovm-8d<_1}Lpgo(W{HcvWNo;HEMaqEq!?u6
z6<Pv?iEX4LU8A{WPT(N7RzF$v`yQP~N6IN2eH*sQ=JSrrIX1MDMY#<>!-Cc$ZSP#x
zb5;u&oy+yK3*9Lx3Oul!3{p-v#xhE5>CqL0w8-xY$9P3v{sEHtAyF_pYIeYt`T6qb
zhKTcKnjg;9S3pGSM9Y%j&opb4j%vomh7@MpY^ogCwsQUfimxytYqyi&c**hp3Gn6P
zU0&XW#j_N98rgrP@aGm&2FtanDrFEf-r$?}K9JGOi03NON$lko<=(2*%?U<T7p_%x
zot5p0Z8Oa@^qq?+&SsjcU(aoM_g3Do9D6RurGcoPp>q)!wcn^Jbt;EVMr^2dP5sb}
z?{R8+YmVH(eblDZc{EH*#o2^Pf$6us#Ye*~f7TPi@x4l#G}kHYOI2}zztk|@D?<}G
zyRHo~Ycf-&8p!CyFUgfg`d7k;*$ppVm@6mV77wQ5wWNh=#be4C_Hwhy2a8g1pXAY)
zC`~Vl(jFyEO&eKILN^n(qGwI{+2rWZn^?;PP$cw`9gXhcEbeAXTB)LDhOtKw_Ie4c
zJ0cE+iOhg;(?r97Md1jW-{l*z2P|s%vD1&?ER?RVy*CTt_h)jS+h_w=-mUr#J2Pj?
z&-_^(FQmo%B3H}l70&*d5wUuIX!?>w?=7AG_v}mTu>2}h23*Q78u-{({o7#8@Ms7V
zJyQXbK*{n%cd5?A#MGkT<DqhiCjSdsQ;hwOb(Oa~;Z(!r0TQ?U3|gOQ#BoN<J`2jt
z0WDy(k647Gw4|{(eYWq+$(;%7`$g+Vz?z5j<y_2WhZ>VMI)fyV$448^m-~kj-N7|+
z>vc6|#=3>TeY~(D3nrR@<;d<8NG7Uy+BX26`$~y&2#==`&S@!uR{OS>;NGWA=gbX$
z4XRlw!KS%)gE(A<EDLN@8T%^KzxeKNtxc()5;2#x=TNHuc_3VSy=~#jm=(2ebp70x
zO%ks}>X*HaSpe`I`2B7nj+nto_p4q1<AP{9oe8e)D8H#y8|HhNB%+=v{%)~4mJPzO
zfDPrVw|5t@llKP0j+vOIIAw*L{AlV7DR7LbTeX~R|7uyGcaF}POPyBUn^_A{SZ<~f
zqItwz9g3P<@mz&&lnH?<!LM;fX^mr#ppIUr_flv1)2fn$#O?^esn9DJa5QuhfAs92
zkuo+pRkme&9yrzg*2{q?cA^Tr;ut+*7jN<pzW-a6^@`-*bFs>=k*wbSY1H<2+F;~(
z{r@t#`dROPnwCA^2C7(hfG^XzNZg%5^di6k-F)s3WC3XY2NKqC|0Z-TMy>oe9lVu)
z(ZR#L1d{&I;+?40*gtDzwbgx5thE6iZ_TsA$+WM5L$3Q}YI3cBRWd$jiu$wPlBrG`
zH#8dWG4v>6ds1<h3Rd#0xp%V0{)M%DMuXHHj=UxfL}3ACq79>gaC#|MpbG{VXCw=k
zt$LnuYuh$1zw6AErX|f=-^WK1d?8elPnQQu#k~RPJlKD!l$^IBnv+rfK+^MD>wQUG
z<a6XUipWw;Xfn_9XEq&sn%CXh&ut;8t5%uI6S5FH|5)LaL4SLhbJrKLS|#Pc&Sg*K
z)^Ar<msV7WgN&M*1_^X$9tfoW!OHoYH~(xNY~P_Vbw7}s=K2cRdpByG+4LSoTIoI3
z)cQZV+FL7U<&5CM9(WO^dxv=sUEZ*Ef!EyM-s2AbvyqWN-vK{^Q$YG2$iG9gfV-m%
zP$gf$XU8Xz*J&#fE`fJ%z5rA*S8v4IKS0$09DqC5x}&Ri_ZVP)ICxqmcn^W6hk8+-
zDBu~~3p=Gx{@UKZKCO7-_&V^W9>}4Lw)TLx+&zicY5ozjO`zz11qGA(>%%S@fN~Lz
zKS1jLo81+ym2KUk+1mmN0!04+kpU?6;kkN{cgLmm4QT?Pl<0k{^Vi4C>^k3d-fIte
zZ?C{<&O};5P6+-MkiP`?X6ZG60(loEM&8}t8KF#T$8}%)H6VX^)|=vqBk+Ya7Z7~C
ze+2*i7z{|t{%dov;gv=xiT{`}=`#h+|1wx-rGL-Jmj(-SuV>}n86|XO4oPdC?!gaG
zR^XY3Sa0>umta(d01E%-*aBq}e|A--RGy-;k}B4SlPfd_caGsgt2A-Hp-D-a?p0Bn
zDL;9yOi{%Ooxf_-D>9l!K&VYU?yqh8XQ=+8ZDlFDGV(G`0_p@?%vy6^e-8F^)9oK1
z2>2M_`Dn&5wJ!48kBa}K8E68k!~SbR?v8mlDDxP4g0dxioMfAau<g*^#U4gqJYyCI
zM9K9}@j6(J64qOXE+90YS-`dyHe9YE-hx9v_bLdtq%6MI2*pM$k<F}J4hM|Mb-+vC
zqlm?~)g}kgD^oMhf>NSa!q}b67f;x3Y2FrZcO>%MCPQ&=Wz9?IXcs%P2Vx(b`cj2&
z`aHx<LG$fOA)4N$CPXwKvo7sx#(1F9Ds`@yZ@CM4rkYLrK^T2Xf{#uQDb|Kj{zh4Q
zNp=sb7o@GMs7b1wsqNq022I6r#!}V`1-G|t6VLX<%%l3;8TD8s2I7>%TTeK4I2Wkn
zKGjMxKVPOnijahiYrDj1RNp?s;G#qSHpR)$)}?R9-CIgutb#0shf<mRsv2*vi<tP-
zp8e^?k3T@99#N8?d_gS7FnVh6n(}k=9v<v|)mP-fUzCcxh2hklRG^Yz{}e^;zNpcF
zpd!KmH5M*orEV$A*Mb{Fk5(UD6?|$k5@@^>wwV69iBm|uu*O=*TKfH_oP$TxFsI9%
zPDP6I@H+VsdZ56UbIjW>O))Ea5m?m;horVc(GY5+s&7}9M0oUd4&<8RHj7an=MyVT
zm?cRAsZc0k!Vo>{YG1hcj4_z`j9(nG8r$pHasl76WcO$;{z91bDS4I6GU)RaDHhWi
zL?1bFfbL3;o<(3~zT`;de%h<+>!RjRcM{;&-JWo($Y{>^Q$T;>*LB30Mg^A^y=dGH
znA|ab^3K#OmM8ox&xLU~c`W`HhSa@*PEk$#Y&?e&QiZ7^wu{GnE}B!Fmia}u;W0%h
z&4DiTfegz>&k(XiT{a-%y;d@wM%UE}nC1+{PyI)XQDTfQA1|b$wfC&Lc%etht20a%
zn$3hl#m#efAxs794LTPoZ=b(tsd)QDLlQAmq&lJ9R3a*=jgFVt&tSt3PlvV`r?0xn
znww+vQsQzg4B!t3zg)-XfXwHmZI?hh^=q_{4uv{g<eO7XH6fp4D37eUBp){l7*+qE
zNdTdZl2OmW8+pdO@aK0)Pg!JxjJ`Z<R_(MF#<z_Q^Kpw{UjJc@SzBjNYOV*xZd+j0
zQiJKvkc$tTDBwkWC!iD4AcQbbHEp*jh?K9Q=%cq!u=3ct5@Pn$7;ekynw8f`vT~5t
zUCb7*jg6-#ap_;vGeU6YOq95m4OdH5vH9uBy*ON`Zy~VP7h0^YFDFVga^H|GZIt)x
zFZ&75o^Rk!?Lfqv>eKe$sfDHz4^G-$CL{7b)|b~bSd-0V4HF3{6Qwo=*rLh^dZ`MB
zT3+5gtwehMdS9Th&Ns!_kYLilnD-;w|F!)Y-@8w)eLX_wzfT^%j9~~TPYsw>C1;A^
zz=lPzPPRgMSpi>`khTC)GaO<4Yj$--)o>Z}kt@&W8X`s8xGbZ1B%zU!>pGR<%D`Je
z$AF8c9~j7&{S(pXp-)ubJ6>)RpQpub<^~sJb6=Og`APg8N-|!V`wT7JgCJv7y(f(v
z=4g$-Ea#a)ri9Xxsx;!!n(FDI79k^qMbCz*k9(u@hAU_zT}vQE@2ssE?3)M~8+;1M
z{5iO%;3EC}-KI$fzkiPuBIU}e_16Y!MO_hWg|@}!vFH%b?ARVH${XilPr_T_(xW@I
zwkU9oDV)kn+7;z^2J=f8JR$a(RebM{LDq%=QXiwK45BeT(Xtc}+?+oWDWij5(8M`z
zuRH+1Pk-%oe&8<hOi_==?H5p=h4%N~yB#y2Bnv~7y#?4W4VIc~1CV@AGsbF(U+#X=
zQ5JQvS%P9adIejGkF4d0sBazak@ai)Wp$c@lGwH5FoN&Atc~gA_eI(t=vlWgY5k%{
za7y#Km<9O)E=6^}XFcy9gr-X(`Heb~#C@K5#sIhk)_6#3zDB2~DPwhqRd}yx{egs$
z3)Ur2ywE=Xp(chQh<%*Gd}Ia#lhO#2<`ZjXFAPC^X0KT_nv)A-sT2lx>*1{&vNL?@
z+gS{zC0`nKq}-}>unw??*kvp%4m>+$R0<KT@AiCvq=AKqlzD4zy2w~A_qq*nJ`xVm
zBwHpOTN^9-K)9CkmDGd`dyK$hj!Fu)FQvPZ!(~pyVE$4+-;eR<D%#>!ZJ1@I)U!?Z
z8kfMXQi9!R<Vzhx3h7uy!SBA1Sl`tF_}0aa2x}i}%SmYj{dARp1FO&{OL$X^LiIxo
z>`w>pR52o(_q7SUEpEQznLhWrKI5MgR~2c?3}G$X_y^iFjVR)~5@npwZ<KI%waU^U
zZs3XsMX<6|3$uG-C9mtSTprUcFRwBFD6xCS!EgejPTd!*y|h{iXI@CvzO*KoL#j)i
z_@4{v^psk=6mW}FvgYJ}!eKgE&2OK#KOc7CUXAAr3yY_4dD*<jZ+UR1=n1Dde)f6U
zY#29F{JVh50)vE)?Y9Wd7}wES-#)vc0gjxXVYc7Wz(4N_N86yxLgzx|4X=u8MS~FP
zK~*Z_Y+tK_O6h<-uS)zWOu_WKTrIZ!126||n#*>v%XU|SMw4wJalLG{x!9RX>G0{d
zJ9<ide9mFF;`l;K^E{;8a%cDDb4>}8he^E$g`7X4aEaaxY)2oaB%PK9>zM*XyW`Kd
zgzvvj8b8xlk9$x)dp1giFJbacuhr5uX?^90wC@;24t=hci1-6EG^6|8;tk`OftFe-
z85bVbJWlWXQ7_hLWNPj%38|*TjbO`dcZ_@ZI1iZ93hdOmLFMMAZiHz3G+x|<RR*oS
zwAJE0@csN+;0z5^B58*uCO}UEqk!v7k-qP&eX=a&6tmDzH`IhpaqEr;N8~^jp23`+
zs&~F&P(uR0tA_io*yi$3`D-h~&>^!PuhTHf=-m+5N%h5#bbQkq!Hca@hlKJ9kpnDd
zb&&uSBF^-YN>OZW#+vfNe%=EoTlSw^ePRqAODbvD>yMqh$$1$Y5g$8Nlxtmv5X2ua
zJc2rD%SG!JIk4r=)h!KUyxw<aBZhC%6cGFB6=O|$M)`Xhw`}jG%9Iwkva#AWPN6N6
zqAyFb*k<N8^5Z$pPqXt4X?7=KeZ;^07&!BF8Fp>;)02+uaw=ZuZ(3p_)p)n$FC<Se
zII8VXvfYVdMR+#%WY)M5?c!hBzoY7}cg2X|AhqHj!G2lWt-KX?t@VY>B7$YHpMKD?
zFG4!ZN061-TC$z|t_QlXg-px^hh#=*pkTi~mdid11uR2;IFk2{5MbVzQidRqGOS(3
zIy>afFBOK+HcW3|1?f+aSe;!pnVp@544nNGxW`q}ncVG62K&Bl&fU6Pl$YAYH{@%%
zaCZoO;7Rc!X&UFu>tYiEOqddn9X<wLglq9F_!-h&4lxpkjx<tenHndzN?POd^Yee<
zBNTkBeHCU++j8=y+|m3^qBZYemDNLXB~Jo{K6R<Qy=A;g#7O*0#MNbP{&-y@`nq(8
zB`ub4v@gDA!SEX+-0pITS~dCIXDy7-_~-XC(V~fj!3O2hX)nlepQ3xI_K{<VNMTib
zk?qer2E-QbCTJG!I44+DNO)2jT>4<CGf>*6%M2rv3wJe#w?bcr<g>3$PVo8LefU7+
zQ6asJ0r>0GwvbhiSM!}<B{{OL?p~UC^eWRuSNpKoaQ1KDSK~9UO_(PP&Cn<9tRMqR
zcPCxs7a*aU$z7zOb}!#nh?5Rz>z5ohrO(v22Do*ng|54lR5L#()5H!oB|PR3LJRD{
zcXLx~4Q_g$p?4=5(J5W=TxViW6ske4sn*khdj$6BEp}b&5ddBGo)>m1DP^xt$|@SN
zXl5pvS1vSZz}dN=Zw`cR>v<`@Ol%st^8N}NwvFE8@)4wbOKX(J3vUqVQq!ysAD(cH
zYUi=0L%W*(OeAnY4kS3JE{c}|{j;j-Lw5BiRW&*TZ00EZ@Ml-??~>r$l27ro@PBWt
z7Y^8K(R={5_}*(*)@&|mj&!!JjR!yPXT0GnN2q4c{dULOKF7z-pPH&8jY&y~WS_&y
zl)Ao!WPOY9E6v-7Tx`UKB~23e`IBstupsNzWVpn`i1=3#&`BN|@&&W>$A^{~f}Tt3
z%aCmiogOWZ59O3jVCRBT?t8DQL;;i(eO|M<+ILol#5k6U>;);v`jVc+bY@k8^tfc4
zT~W`bk&R*OFA6Cu`&re}!1<YkT)F(u(DBwwtIX)4n4WqQW6uHG2r&l0*ouW&SeQ~I
ztp;$C7WK-j0Nf8Fg55Lr;^Q^5EF#?yKlKS8$cp8$y??@;Lfv$x>xwv2sv5sD%3ZPG
zx^{}HB(=dcdevsb<rb}dtf#yio4zX{C(K|zX`>*i^YP<vIk{p5$IxC);+o>TIW3EI
zoyY8^q_)ik)J7@98zpvj%Zuv%_@XBLpfF0)h|H+f3lQpAcI=4#sJDy*$9U#~{MDn`
zU{we&lzMxuH2CJjWf-iiGk3Wi*Y8QFhqCRdzYSNG$UCyDQo0k}Lh9Oeo%brfOu?^>
z&oHg*+Ki|QnHE;gvl-wRux1v1>4|h<X9M-8EKwUV<J75Z$3amp&K;U^Ip4i3hv*#Z
zYfsDTg9l{mB9;?x*2_`!(3$ze+Q4ktxTdL0AQd8)NI#b#<U*g(zI1(2!n!{U!rw?k
zrHoTj8Y!oWNU(ie6kz|g<Mr^wLzD`kn?sy4<aE=q#C8(s)3EgNnXB>Tj%!~*3!O`r
zG^~jxJ2zf*)TWl5A>I_+z^KK47`A~DDIE4B7);W}Z!^u4(NhitSGCmE%M!m<Fg40T
zyw1wnb!$3<-gr3I6k{-$ow$C7q?A(M3)<>DN5Z5NI&Kc5#}3ZjLl-2T@Mah?ZNscU
zSG&i$o@T06Yv#1K;;e<jw9!pAG8=YWLYF1C>og&37fTpYzVjWEBeJ&4F|+CC3W+~@
z#K_t~Hnx#Hna%tSA^YB3J1Q}`2bTir=zBFuZ$cdor9MS^7IBf-JmXs|K=Zl4^h2r_
z5fJapJHW24ba~P>YZ576|J474??%wr!%x0yRP3VUtD%CfodV)#xbb?~{H7~jmjX=S
zkbbZvv$eI(mzd#is3;^9rD5`kA9utXzdDWU2P1#I<5&|TM3P8Rc(SY)7Lktnt#Z46
zK{FEN(HUVMAvKx9;(2isxvlF5ksK`VNVaP{^2{T+$+=O9qXh3I>?*1EHjkD>^!-1f
zNUZ(8NRhxnjR~sUTpcnO?2<%2*WM#l<BR6W{!YN~B%e);iJYDvdsj;jF^~pO6EaEz
z0JSSRZxpu}_5EL=yn+@Y7wCs6QJUR^xASuT!<~uFvg{4qe2n^B(xYMzJR0FNKDw^}
zM_=Njy!@RC2|$0CJvZ(rQIY+bB$lZ1GN96UX@6oJ%%kP0)~ht8H1D~f=DLN?SFRjI
z_ooaozVxluiWc?gOraEe_^a;xGrgpH%ks;22<w1ypgN4|4Im#u50tBSRU>MA=1Y3U
z9VU`zE&2K*?#uN6n5L5jxq|ZjQ{|*B7|{3{R#liw?%~qD#{KQ$?IpeCTHbqKaasC?
zw{xOEDKu4A7Q)k-JZK*f|FS}<(pr8SfC3Q#04vf*P!EMJg(BXdA>|1dQaE96;uG}D
zsgj)jT=eNTx^t^AeiOk!Qyz+3y$3J?B}S~EFckn@dFaoRw}7k#k&D$m+i~f6Lfkr$
zA7({dJA-qWeS4`=HU9vg8?_f-vy{w8VPxvu<toBCpbz^NTV@-T`e&!WYmWg%7LY^h
z9cJVm>&CBJ7UW`BxH{lsNeKP}M4p8rSMH_xm&fUTz7&k7D?I}@-M~;!{<Oaw!<GfQ
zE)9GmB9ZSs0K8A^zentv^>6=f_6I0H<)rui!JpTCdkWASlRU}~z(uMk)2nn%;1(2X
ztv8@uZ{$N7q#}?%{nIja2O|dn8W{kdJ)?Igiwpc;V@>n-$s@()jy=Ny;7qrp#oqtg
zwO7Dq74YUfN1FiRO$0`i#<Z@*3EKjs6+NI2tH3Aj?n@-nL;<jB{;$r*i}>vmdnev+
z&j2!&NbCO`qi5d#+D`TUf1AQmcU*Z9;2l=LzZEC_4^Y_nAa(miNb3;lY+vv1G5Xs8
zl>WU9e~;j1r2b8}-j=uPMd{s(KWAMAK7dmCL<0yaAh!8mjU+x*|9dL{MoIxZ^5)T>
zCbH;Ez@d@HuD8t7@c-gq3K-3bmaAW<FM9$6q`!`y)Zbg{0U(EeZ_mFCFlG6{n}5y@
zjaI)VKH{J;hnDoST^gkN_dEQ_uhj~qi-7LYJ7=6qXTo7JM{GBHU(PfI(XBfATUM7v
zbos*n90C~C8i8NKAD~c2smb$&LoR`sr<`xOqzipij5fvX&+w=HWo+$3O^d(vtiSLt
zCCg)&Xl(6l-SPy0?!Wfq&)34qzrGfb*6ZHwdW3iUW9%26c30AA^U$~|)yjBDn}dk9
zsPX)sCs*g|Rl*Mt7~P_Lh}6I!hvN4i0tU{8PA9g^)!tP|zK<%8o+hyGVf9j-J#G0%
z_?%j>C%=|}&B@QNi`h5IpQqm7I)#y4{vQ5TOV-xbcKA&XSo^>v1nLX>{`>N4p(#U<
z6coD@+z~@XVk`=IYH~HGx`fv7K5sC8rD20_o{z8soQVL{lh%J-fFnurH`HlR&1_SA
z4X{7W|BY3sY1do6^*@_fsRZBeL@@i=1Yah_WMQdmsXUMtz@)T+ZUD<q?;p!g@1O6U
zLN|qjdbqoe+6esC`$OevuGFnu(OKfJPK;*k_<DmWkHJ35h$_31j>`+Zd2iQCT#bdd
z?AEw64p;??bDBlLp`QhTlmYMVwW{}l0I2see4FZS7mWP<b^c>t7AcHrpA~R=<Hf%Z
z(#`92W8V%kg#qEL5>_bH+*Ou!E9G&nkY2E);~M&%(}w+Jj6m!&VGPc5o4ZfuDB#7_
zfh(F;`i6Foz^0c!eVAM>`-Y%-^0ZKMJM50#s7N7C$K~CU<;$kp<%aBS>l8e0PBIh^
z27f<QeJOXV*2C(zjpe5Y8F(L^23h&_42K}#a1{}>o74n<6<j)U@xF(PXiPB>CXrtH
zbIMiIqMFLuI{&T;S#uVtrw^IH^w!4YJ=|g39PMBh(-tY_HGz0JQERrN>w$7ODD3<K
zj?L8KuAdgMJhJ7os`>+id5DA4V=!hwe3e*@QM#Qr#TgEkg`oBXXA!J#mIr0iqE~^$
z2Mx}wY}TT=(%{!xXMq@3@rvH(0bj%Gz8namOOtQ&mI65ouK5p%8Hf$G@&)$UH}nRR
zgRf^<pMun(1&d+>DNjd)O^UKZ#umfF(Yv=<F`^`Q+R1xA8GnqlT?wgv`CaFjPUA4A
zsXD4>%-^%?x`VC2WMPmiEo1dw!hnta<$|@+3|%IK&YK+R3w{c<%<s+13HdpVXSQ$_
zvEd`IBj{9ojO`&meJ5aCWB(z^Kg<Xxrd&PDjTH|ef+JG?P5YuJm`<m-Vib2IhK;L>
z&cQ74n+by;x{ALc&H<MV&amlt$(j?XORWn2WV~`vO&@(P=t!s!gm=;3w$(ssHt>i*
zML$Q4YfCE)z}BD3^uDM>96b3bwE_+A6kVldIx7{O_E7aKhFZFo^j&et1U%IL$WruS
z<2zLlEr-B}it$C!elZ_ZgVHK|jS%;HGz6F7tC&(f=z^af<V!%QWFDHQ{drl+i!s7R
zc!$B?S%@VvRVD@tH0b6-k;b87Hj!JO84{;i=@iSdr*6MTYB&1o1Ex=Yx)Tp2%d3Om
z9H7e^nDbhC==@PQy5`D<q~ZoV=AUst2;}a2r=A|qmq`NEIdN5LG1W6!zYn3df|#fJ
z8&x^)=u>R$Y`7yN^!NS%8QnT9u?f^jsA$j#<<J)eig3AsKt22;7WL*c+Qm9gQg%g+
zM>X}r^XtuoIWg^`uTazJ_qpIykNp$w_4FXG7mMxqWtIjNH9wm8X2#<_Erxf+K=|P$
zBK{7)18on}X4jhn@I3Pa<OU!#?wFJab2eT<rLZh2`9)syDWxsbDi223VUtj?ZlW+Z
zY0w+q_mmvsvx`ObePW6Y8>Shn#^<GaQz%xsHCf)L$Ok;PkkJvfO`|X(5Jfo&mz!yx
zJakwTmrhe*ol0%%6$cxt)9T|u1xZxCkg|YLz*jtvSz1cJ$WQ5A-g9nW3fxVd*v|)X
zO@Z>ITXAx7Uw_rU_GR_0_Vy9Cl+!I@^LuDQ%pV{=2ZOaYCSFF-b;#%(WMtpOp)kEs
zPCrB6zU{LRnI~;2XwNSw9glTj2YbKSJwB@#p_ppHzdy)%9IiGtCf~a&G&T#BF#QxN
z`&7TUWW!IXf3mM9;Wg40YE5#=_Xo&I+cxc%uDCMf+0I06K_OE?JeFN5<g8iofCr$t
zUGM%I#qCep+kdCI-ToKNEn}2d<m%1~Kzd>7z?Ligot_?nKMf5yDA&?7LW<8B#y4KR
zs3brx>FGkBBwYL+<wv@5g;GGVlqg;7BHgF%bqTac3Wv?@B4hKt$8@hyfc+;R-Jx`?
z8Q{I~29Ol<-T?G9ejnkxd0*^;i)qyJW=pM=uS0a@e*s%0_hTSw2W%LK-_I}i<-DAJ
zL;aG>gsUFY?THq#TTH_A?zy<*o}(e1zl36+7^wFvp4YP~Zy8n<!wUd4{rTV-C5Er0
zZLjb}R*GruL;{ypr+G%P^+Ro~d6z6mU9*18_+rllw;lS1or|zx1q2i&O$I053Okv-
zwH^L&{iWWzUNJVHX7(mvS?dMY{KG1U+Llz(d3b089!C&bn!@77NvB)LwXc3A1U(H)
z3?q%p7I~T9r_v_$X@k119iCn+A}>k$?Ql%}H7Q<x&0?v2-qT=5!-Utp;|=T=v1WV;
zZmKh3R`VnL>?EJ^`(J}yv@Z^TBZ=v9llyv;Q?$#K>Mgn?tzqPC1z-HDoS<IHG_Txx
z_TO$9^dfvG=Rgv4{Pdd-|A^KjPL#;2Uw)UW0!M;%t>*Z$)YFJ~OTNMOoQsF&KVPJw
zJ|7M5vs_1i?U^3cwQYx!7tw^X8P|_9*49_XjL15l5{-+6KjXt9a~$>ZTWHn>1PWL1
z7I$p-fN%2LMx%Rfz^kJpz8)EPYI8qzeZH5FBx1#EoV~ibxk^!n_6eWl(j6rTeZwf%
z4fc$ud&yaF)7gJ22Vrs6-#Wuye579k(B1ens@s;R5%S=B)#*FAhI+rX*@_di%E(Xb
z=vtl6eANeNlEj_Dtf+iIZb=B#&mE^zd@iYpcqz7pY{Om}*GRB}+hKv<Wn6QnDFdg+
zkCf*az?97HafP4eTpq(Nc;XiJY+GqXJiV%nQdTK%E;B=%iT!nPdfZm^)uD(87yT3B
zjacbq$#eliq5P+59EnzeK%rL15rOSH0qVMo!}FrO&UuMm!`;CcNEPh{$d!H*o}PbW
ztLa5<Ld`f4R>{WlI+Oj)707l}SnZ4bt`r%47-5KjHNN8V#Fij9s3gW^MZ;zKgQbnk
zciO_oSzDNH7bW&*cY@={i~inRv%8%<eChm<?D`xBO8ZHMjkFEa4@G1WtM~)4k-Z>X
zp(n&D#xd?_%f(B(2{VevO%)Bk!uQt(Cb})z?voBV^`7$MU!Cs@N0bT0(U#J1z?wJU
zu29d%y+OG%*+DMGyWfl;8uF%{Ry_igMtcgx-ND^5VKJJE2c2ti#)}O!f~oY%Bq-a-
z(hpkB#~l0=p7vpesYaO=2|xj+S;eHa)e9yoWX2ceb6Ue@x6i`bqK_qiZKKB2UT=FC
z_~&+hyEck!*0Bo4gOT2_kA%A!A~rPLaMpd8gI7`lsor6H5jjiRN;6=r*t4d@GiluM
zfLrHSyd`{Sd4Ah(B=8~zn|2kRPd#<(Nvc}!|D|@)+T{B-0VUpmjg5_1sVO3bnt>Yc
zgl_k#0v%7@Ewv=)FO%hkpBNoyX#{!1Z#x%`2`#9fG)Wg5f1jVLZZ1rWs=9hK9Ah7z
zCnTvrd6L8!k<?f*MuLwI;kyui$Kwg<>UP+lc@o3GYSn81BErX}eByfev3k<FWQ|*M
zPDkzu18D?_38o`C2Jv~IU)~hXl%t#lGaHRk>jzmbj}tOg!jvaiZ;6G^cQr_;DNjhk
zb6f@nW$|CcD{w<p<M<apmyv^Cb7707r~tuh<QbO*r6!q<zK@O`3!At&zuW(Hk{6JJ
zsJ=+e8A2JK%@>_AKN7BC@J+<VexM+7CXaMBxAcU2QqP~i_?Fu*xxopF0zVBoZ?14y
zlBkeMKR8r;cg3YHGo`z#mE#XrD1&SUX*o@xVUzV?^LQIud~piA<+~bDUF^Sf?xW5&
z`gW{aunJ9;JcH|&(^pz5^El)74upvJV7Z~4qIjpxso7*B$!1+F@iQj1viluvT{nZt
zYc>d?EJf?db_6$Im?smV72)UgOL)(WQ#UOY(EK1%C5C70=lgR;3_iP7Ll3FMXjNEE
zoMuktYbJlvTb9y>*ZewX%0R_k;3vC2ZX2iQ{4JTt-gWqT@xlD>)r$k;UWH<PWaaHE
zB)u}9jr_b#6SoCt*P3?h3$EV&J$!5$fAOKbVbiA&lM}^;#IwA2X%^6A^FxNyBZC-b
z8#4L=rFZ1m(PMt?CCS>&2#5Kvy^slBAxp?W(B1BpWJ-kFSub(%`lf7a05$QHRhi=h
zSN6DtqNoD>hazqBt*K5;vR4k(BaDHX`|iXocvZ~sK_ffE&)=V7ap`;GY^Pfsy(zh)
zdHbzNMVRK&tS{_(2<^eOHZhy4d>uxl#k$v{%+|=_>1#kABbgi&WgEc_$eNv~Mg}Iq
zx+e#D&Y+poZ;KC@3B&L#nf<9#E44q5!WRG=<)=u}$$~8}Oj?&oaRJ=WzREhM(f7J*
z=Ju=GC$AeCo@>5rGKgA~rUy55q%KhKkJ!ct!dtk6S=-~s^pKU3H4PF;4@<Hjs`Ype
zM{v%;#hwrC^XB{;>&nW<U(ApQtZ_-UhkSVZpu^{(AqYr#M#nCFAyK8b>TF}`JGLDC
z8Nu1NJr?0jxs{Uc>6LXoDK`6znx7m_4wkX|Cze+`drhskaGh@c&ssZxiuEU+cS>Nt
zZ&dNWL&f^|Pb!w{{|~5G|78zZ)r|lB@3JOW7`ikkr6|ck@0&A)`^Wn`CwiU2l<@nN
ztw`&CxI%uo1q>of{HC=2+-7zBFRUK0`ccI#0WFUAX@EqZb3I@-NeXDeM8n4IybG;=
zm8ODCTd%2(y!X2S<jvS|Pzzaho&G+~yUy^Q{<`A$-<^tAu3u0C1c!e(71!%6XrUlq
z0I<U#zxDjX#kAL8>#4Xf_a7i@y&F|_M;c*Q?7z#RtM_|>{s6^hrK36;B2j)Kp5_{p
zb2n)vmM4<{WOpwP7+(>*`cur3MW7yIB0E=_s|pQ4)Aj1Rm(U4a*qS42oSyY^wY^f*
z!<~maXj{#J(un5P;1+&l(&Q)cOSP-3+NV;fjZ+`Rv@hD(>U+PQ=^j4`Ssv{Rc{M@Y
z5i~CLsl^A)M<ib%WAsVOXEjzbc<q=$nvkmOw@fZqyoH|uFCZ-4kBm96=|%7{4y&2h
zLzYDCF9BoqhspXzDWW5itMc#2w#l*5;i=pZgyU^<otBn}#Juz`6+=45g{D`ayH<y9
zV^(c#AbbsBsay^rE64@43Q*rS23_uyPtN|4bUR8)DDO31mz9<LDaqYcKbjura$M5{
zOD5ao(Z#4vXj-ZWbEWRk>7M<oFy0+&?ngGiay9UmT{gwGg=uu5siO3gDjSPWy!Vp<
zh>@rFgfFSxd*a)|%0R40!(FSwK*JjeM?E)=jo&xmy4_;O#9|Y3gX&5RU2Bn_tQYfp
zg@eYg@Ml303Ic6tuXzXS4>GIk2#242;;kKRwEtxTx5cC^_<%vSCbnTrZG<9{dqc}R
z28iL=d7pr{pS2=lcQGH_LMS)VU(2^%jZVbv96MeGGU|>V2~wo0mSC_&i7O9Cqd#tA
zuu$>Wg=~~S1elnThC;sheux3Tv5Srxkf}Q&bH*gX5q=_ltkK&gC_qm76MQkCfO=VK
z_C>_a{U?v2$iXFoA|V9V)i^4{L0lC*rkCr@ySDxv=HEXO=Ji}sS&9!(aEs%vH?L9_
z=A|AC4|#p4qzFtH40DwJ5hj^^xlPW0QAA{u_YK8!XtlK<KD9OJsO}C$@?A#@bD=l>
z;GitcBC!4#_I%jVS^7&~BRy)a9Q8vy=hY$O)%OC`_}zpGkd>{EG!=Bzcsv(E6~z{v
zh)*T0@46e^?etz_k`LoD<{f`uaOIQ}I8yTfh4TTHxv1NnBbv^aIY<uulC*0~VBToc
zGf7C4t%3Q&d@xG&b77i+jGz2suOtnDx|W&i=<K#uP>Ft$7POASLAj$_!?UjaE|PLO
z^xCmllb)ouaA~PS%f7%qQ7f{gH+~0OpbdlvVoiOjEh(lI93c2)gF0PL<|_SLgEpTo
zwT?mhXmbl&rsPKV^KwP9(T{O#()-bAzPYZ`4@FI-^psV7ONmXC72c0Fu|8!AV$<<?
zR8b%jCkBoJskeF!+jWY@t_NGD$l@g(PG*PL73CPx`mKmSGd{0PWyMdNzOaSbl81aw
zj@pyNxhtf<beznXI9DLj)ToDk<{kWL#1u17_yn-3)b%n+^mLB1JDpv5`2D7N!MT3_
zhoXe5l-XZ293{=su$w{b|8W?Mtp<&Tmew}`@1+s|h57Z|w*lIU<?>@$n|RETC|8{}
z2-3%}{!8@Hi6}k~l`KE}3ajNe@oskWhDXtkiuD?YkyP9?ozhX)166W11u^V`Qe#AI
zdsX~2(+SmL`2hUo{9+hWCFh>EOb60>EnN2FiD&U;ZRVchf>vQ)-a*ldC`S{>&0FRQ
zt)%@M${&CbSMgf!<XmU(jDhcDS_Jk(lKS6SBf{?xhC}m>JL<59{Fp&U96Q^S{Fv&Y
zdnD@59nWW+$H__zJY$%CUEW;sUVMYGpZJ*+davT812@9%9)5JC4YMq*5}{E}@DMV6
zIX)JX=WB;;r0Cltrx2etR%Asa+%z@5QI&XE5{i1#3IK3p*h;{X!^&ttqz74AF1x2b
zRg8E>Zpy*;%<a5XYyVj?GJ50oQTl+PqLjW%J9%aeSG8}9<b0TY7`nMR<GKKN$$G=$
z%Q*{0q9_4kq!2D*dw$4Js2!BH7FO|t;vGh*)n_lSX{7<&@VB}#9olSTvW!h3*_O-M
zzG%mN-KJVP%d>-9<_T9M+;H>whva(J;#@fVh0m2CFY_q+4o*40I2*+rykkh&*ycUs
z$$4W|G@4t0bNlvJ-WmbEMGN;#M0)l!Xnc6?OLLi5pqtg38&#;wYlmSkEnL4~gSfS5
z)o&CD0`0xRA;UF|%@sf7a+ViAFB(yMHU;p3!k$PA?5gqfGsLQdKvHuO`@c8|B`)AW
z7|v$mm=)&VC{BO(OrD)UBm_F@kwf9~6JeH4Cr!O0QJMZq+#>{~GQJdAsZ3pVyD+J*
z2${>%%re$`2sRnzDJ$3V-sylMU$U!6YR7pzma%7ZJ8eYue`D`0qvB}LZqX(X2ogww
zYZE+Z2(C>851v49f=h7M#)E5s1Z#o@55b)PK?9AuyF;T5G@Vm<&&)UPyz|Yhb=SG~
z$G6V?(TldK?kc*f_OqY8_hX{q3DyYTh+j{d<v!?4dG`Qt`V<z(IGq<A77Ao#uogTo
zkx;=beYj?H{77X15_^(cUeNOX=OvyTQ(~`p`bpvqyLV(`+Q-tBOi#0zd4=|}&Jv?@
zz0;!0ynV%Fq2~8LuS4hur3RnKp5$#ry|x*9IX6_L%Ox|O--N)<$ggv1QED@ubMGnT
zK}x&CUeWT~UvKEFwbBr^Cpw%#fDVhnSC{<7&fyYkX`awcK>mHF4CseE&yW5E^63SJ
z*)+)B5T**<oNzhm1!VfN^<L!dS)dL9Q4&LQ2_)W+RrjBlPy`;<{9^@rF)Gb0d#853
zklvi>S7>)6G|pQN$^fL|pzrH5qTef#qc0PH(MA9GX3jCWv8CL;@Jp2C`D;i98oWj~
z0`6%ApNKC0<82C%WzrGImdkMK;U|uS-isX8g;+C<%f)5%)BU%oNW{N;uTA{?AsQ;G
z>LlFTt*5qE1QkO;dJHCj^%Iv!l8%VRQd!pHFs>z}qbWu*+<I4SA5PYBJcMuR#Y*PK
z=0n+2WbCzs3JNaoYDP4uEl#2aJJ9z_A4h>{taQEZU(Z2BeY|c5yA5FZiH}UM>_nL2
zLGe~aE>K^3;TmufUjvnWKf^VFun0q<4cGqV3@)i-lx<FV*6T#N`A1qEqIyv0t{ExJ
zI8Y+xfkzpHH9^RNa=Z6RRmH%0cTW9{r)$bOuzf3N_=f9h2h|(=Sn6#s4<mzNDG!QK
z)S@5Yn7Wd>ub)glOm|Ljge!=M8zJ^pcHoz-JjdV(a(g&xunK9SVBZRCR?K5XT$PhT
zt|qYpT|H@u))@Y<{OFEuhFt$*%s87EtjtfSLQJC=U!d!Aw%tI=)ep}B$eM@jL(OB*
z@}|?fP?d^F0c`>5a!Sklb3GB?C>WBS$B78{?k-fyhEzq*0+W;khHKp)GWVWsij*m4
zHm#iwP}-lz`iYKp-(@R)1nEEpz6tA{?>+(gjb(I{qacvSqWtML+n_gM|MzdGE2XL&
z#nK=-nqJ1#E#c)l;CLyC8b*7m?J>6s{oW0$BM{hShUHONeC#DHzrhV-VzZ4+ji%R6
zH`O_hQK`^{5e$2*dp{VmxgRU@_0yegwr=Jzi@Z%QnOn$&t>HC9@6!U;giSO1<z~SJ
zdr=}<t9yNX@1x|1Bs{SrWAAR)^6^j736JC@A?oK8e)^Tz#K0$ya|eWEv|9OE`%wX!
z(WU(bz%Ffp;BU+I0Y4R5ZRMx0;z%XJB*%C{`9H2%X>`r7%Q>gu(~F;N)YHH;WPIV9
z5q80uW%ft64LB@Qbq><3@)aLwTc3NS3Uk8WQDD&@5qfNIYZv}uGJ3eSW&zPtFW|02
zAMH4zrESb}%n!_5)?G?`3&?>8idTWz!5bu!MeJ&Z^cRxf#2!-rOY+2zzot`+^|#<H
zE?c}$2Ndu`Xnwo@lr}Lz{-1&>M1byD17!7v$P7xn<_<8jo-)7nwm3ha4}d!0_#H5k
zf-e_nK$D%F=lx46zADZK^swPE+Z1&27`j!@;k{IVO4MiF6+*{&eg8cwS?w!OM*yrU
zkT7}iUFGkilF#~D7r>uS1t4qkL|2zre06_LcPtA&6@Y64-^v1wy*Sb04fsA{gMqa~
zo``#a3I0DVfv^&9bbasoY+p+NAAjf!oKksyfpQqjvw<zpTzqaQ>Ia7&i_HOKUnH<c
zdUlg*5pPc<-vh07haXq6CuWQPvC463t*J#N3~-=3)Sz48yG1uC(6wL>3-m(kX_3y3
zq{lJQzqnQsP#6H`EDN~_aRuLCdtHrG7F3=|=*_Mcph>R)W0($|>Tk@XDr1@LFUeJp
zAZVdLwyxY&VB`&V^&U%QJM!t|YmvdFT*HitI_(+o7D$Ojfn5u@Mh&H@Nay-SWhhk~
zNI&VtqqkV22yKS!(R3cNs&$zwhaEHCaEE=SZ+8MK8)+&ZJa&@r6_D~_ITCd85wn)t
zOab;y<*TYIg3ISC-BAn(`>@)n+{iqgAlfoSsL!f%`pF<RUy%P3jGi(<LDQEe>vo<3
z7xYMtB?phA`Pdb}U!?QFhxbS|iWSAEW2NeZ5h*MnABKEWhu)?=wq_Aw#YAAY96|_u
z?gJL9nna+rzpEfgiDVU#Bp;DKvoT{mE84(Z>N4<klzZh;-jcFB83gJ^F{A=-_v&Iq
z{a{6Ll;4grY4;)mpDqJsEV1lk@U1=8U6tBYZz$j1Xg_X}c)fTHN3%Qj%+!t$dpg~d
ztg~A!NHAd&86k9;c<A^4{yr4JpR+s}=)c-72?kW&K87eInl_(1*XwarQE)~&MVbUF
zO1$(WM$!wQyRbCE3!LpT{c&nC?w}O`dpX|8_X03NeoGQ|Oa%N~!n2or@X4gw482+{
ziVUXN6vc`^lJE&KB*oq8uZYDd)GL(ersX)uMS3p%0FKFEji+35H85a<rma<wQa<1)
zX#1lqqWp|Iz%y3P7)O-mB9N?ogXp8$m0QR+@@9o?7ozXVH@Jxg@ad?*dznp`LrZ4i
zV4YZyhq%j8S;#Js;{JP!5KAh!Z0$&s7pmAGGF}2-Ndq>!C6D)EXkJUV33Z-O)%m$9
zi+ANTVP87wJ_p9}1;wdkVSWLYHk%E%LlKwg=?N!Txq4<y5tyY4hYMc_EOswJ?#R-6
zpg6LMW8CkG-h)b1m*#GZx<$X6xRQifytNxNwJd%6=0gRD?4cB88>VD?ew$%-#3TPd
z!F`OBGP$kz+s2p{!YKBZxXuAK&b8aLe$|4lBSc8@(=YtcGeEOa2gv~0nEnEJ3@6^K
z%1eW|b+5Yu8n3%ga<lyjoxh96sPH%a0(lnR<|6a`aZHT9%Gvk>8R;Y^lAP~A;#!3Y
zQNKV}W9e70>zxQ4p&g#MPm=kmzd%pooMc3B>P`z>bH!Ij`IDolhLEdjua#u>RYAq#
z{<hoEUB$0URnX70U}rNbH+RN$t^q_K`OG_nsdXn8IQ#)CqoN$(=U;5aL9Bc@zhf7p
z(B5^ZR{z-Qyp~+UUnK?0meI&nSQSt#l;w`Z=Zxpb-ZoXA{SZY;PqVow;NEV)G2TR8
zBv|;l1pBCSVvkj6w>pe9D#j_N`Kg7oWKOxfyOY*F`2&g0Mi~-5JEnl`1e=Y*c7tI{
zUjca@^E380Z{~N%746^JNQ|w^-|wJwYwH%q6fSfbvpkbakY?Y~e)IUdI!2FVXqkt`
z53kxFSB)Y|D~zV8VcQHL?uoT1Q+K**5~0K$Kl+68L#xactyKLSOy^tj-39y_QO((I
zwA#R@JbE*&Z%xi&`}<SY$nHO<7P}{!j*;#)HuKJ&tdvS2gh`gYuY;hVPBNIPcG;f9
zx`l88Qtk4>e}SE!>1Eo7(5{0gVgU;|fybM#5i}_mjXFC!?saKKZQRpb0ehA?<ojA*
zisijo%b({$R#DrJtT=W=!Q3Rp{REqI^Hyw3?t@}WE1~=@LJP!Al}CAHEhp2x77jfD
z3~`mkk68(LqfW0hxss}CQyg@4zgXqFMq>!C$K3YP(@_dQnqSEy1cS~C8g)_B{vbon
zTOSAAO|@Vib{iaq_pDOL2_8_CF<RL5VY-&Fzs_TWH+a$V<x%uWnv}UHPH{7b$Kx}S
zK$;E+*?IHy6R_`@24pNvs(BV`N6R1*JWORiP0`Lr605cp+OmwF7~{~J3N>3%C9WyY
z1Qih4=xw+vQl1Vx^XABVok?5`1U!B!f=y0V+j&eJ;Qs=V><9@a;Bu|S*%}cN_2GDR
z9_}ewJyU))nlRR7C8MbeqU@%1jNxcJnruJ3ZxdH?5I;3r*VjBO7IrShce&EY6X<s*
zWIqQ%S9&j59#=4I^`VsTllYs}*_j3~9ZId@XuW^R>L~I?hA$lCBYXeUScG-T<uKx;
z*u+}dU@&m()N*P0&b0#kd6IoVEdytFS;xle!A&AQtn3$PTMrtJrt*k<8nT&y)m*KX
zoID+wM3<++cnr~*H;gu*e{diu>iiJmz!5tM8EGbO17=0TNfc__@81NezwK21o}h9;
z9R)MSI4_ykGXwj1Wsh?*+q;SKZA4*araLNND}&C(ElBql$<cJOYXjw$s{09$%#8(s
z9>%5!30Vixs4*B0nojz53DrjHt)}C<=QYQK3>rP=IK^}eK?@C;CMwg{%FQwMdsmsG
ziJ#j&ES6zmXH%N40i30<B<~vbH{SG=s2{FDORke2@NI@J>#p-h86iM<G}1^!>!UL2
zBOo@d-F<!|?RU%pioZIrw||=M{=;({Ilh9O;xuhF%Xe|B^#p!eW;xcSd6APXYNmoK
zJD*(AjSvDR6WrT!XxhbcKi_!*w@EgV7&^Jc)Z><DjDy0<t9_Z5c*4&mnbY4abez*l
zS61Mgi#Sf}P6DGT4WnCdA{NLHWJwP?N&OqcvB_})=xJjdh$gB(N2got6_>u;HCkr#
zRv>!*<I1A->#jo4&*j%n*EIlVFh$_nySjU+7V}v45-8qkx#%Ro3NaV&hz;k9!=6qv
zbbw`zC6DD3@Mu;+lb=PL_Ukvggczyr*SsGbx6A%IN14E?K59n8@leX?&Y;Ym1&Jcy
z7uvW}ty_<G*?6bA?VU;gVb|VCW=4h5P*oc2f%V9DnjJeGp*l}HC&fKVruae6lK2E(
z6l?9<MEJIL7gvk6gc9|)1|4ddQ7K|uea)lpjmLM-C5zVssgu!Yt;{)uQVjf=d6@i{
z`J&d8`j+nWTdhruuw`M)G2)5r+Tnt<j#{t2{(FHl9{USV2v-KN@0^2HN!{#mcho$d
zEp}QnCbVngeaqiRIB9Wh;Zm%Qy{aW`YKl-W?9+^ye9jiCq=2BwHS3;2Z<}AXZDthr
zoP92>dP)uL?7MJ~5f-fLUGyiC!1L*hc^}iHDdX6)4OclqYQn<#wNa2_#R7eKl7y~s
zMsX4RQ0h>=E%uVc%6K8~Tt%+3V61#D<^34uM`=JervDJ7w>e63$=}SbL0>V+fa!_H
zy=?g*D~i|H$&;&I>M&{?i2`#~M``)dk8|-`Zt4$9J5X-8qA!wj=wFG(25&?vrKk;`
z;Y;XrNiru4#UU`e^zZc0Axp;Pgv?m4sGJlgD<TW6E_7_Wrw>0r{t0r*4GN*Z-?K^~
zvU_8lwU%xa`&L(!8KwTB!60|@T2PjmA{1IFH--IL^{GifjIu}(RZ{u{`RL5N3<6I4
zHmUokSX7K-`er$4llfskBc-(NCsJNTY0|=vAM*g({H6M^G=@=D3=!xmR_BqdwURs4
zu|)AQxHC}aE>S0O?18SnNS8O3$>MY?CR|{@{<J&-Te7v(+pyg*T;!Nv<^Ibj4mFeN
zg3enpzP?0Do*PXs-7r%wKAcOG5CW=?#=`pj=nIvRCb9O#<2Q@wR=d^@Ne5V{f^7rv
zpF``@|LEkr{r?M@=U)Hs^>Y5F7BYWAgrNTi_c0R7PlM36Z`kjGZ(Ldrh&DBLZ|DJS
zHB=!;_7_N>=Q`+e2)pz*ll+$(o(Q94wTg0sP;w-%RO2V$=y%k@Q9C0|0=)Z|x24h7
zzf-e=AAwn{p~u9{0Ct1_rk;y6t09-T3qToY@mq%Uy8P?=_SiUBXPf$nT574Cymkqf
zb|gQW{9$SWwXV0@Jc&ZVOkVF<-j{R7<~_rzq+0gskm7o0JhHO^`MV|e9t^)ITBs|m
z&pAeIy~@tmqdD2>`}RhsXKw(Hj8$Yn6km>B>~r|5tB49Dy2^3?a;Px(AkMkJ7*D})
za$8<g`lG5}!4bc@zb`II0wMJfI23WR&{a*>nYkyaj~$0%4IU9K`TELU{@{M~dKTn-
zX;LbDvJe+E2kwh57#cRVqwzAKQ7=j{lNRO)f#-XVLcgq@=55yMsPtG*j$KXaX84FK
zdDoXrT7LZ|soLdO4NzYkn@}PT*4GGuv>m}oH%y-r>V3X%jY8@wIFpx?LleYLR{(MK
zX9DrkXFqdRGfMhHapq`Z+go%d`O}(-)nUqGjMI*oZ@)dJpn3Zq;(``fS>o}O7Lz;Y
zov1P$Up1)&blhrXQ1}7BT?QxtX$KQpVE{VzFz*$hJlNCYj0k(T$whC{!?;edJ*LGx
zdU%^+=LtsXT_TyLNr5*m`=Xf4ow*?1b{=zkDIAe<`L5j8J1Rg|L%o32+F|TUY#9;(
z`(Z%Mf{<^nW}ut}bEcaLt%%0zU5!d|dz7i*BYhwAJXu&ECQ&Yqr@-W#-i{L`G6ce6
zYpCo4#OWD5vD|9nKUsW?BDdQ=WA&E|Ok3gNQAR8V3(7Jyk>6pdNrz&d;auI{jyJgF
zaNcx&Vds4gt5|PsHrasUTUL6&I`3IksL(j;9k6IWX<H&=%FIo7-5v0bDL85ui@i0y
zt$O!~gfT;?;$fu|k}1>gLgc`vUBFjJb;#A~UHJn!9(v(RWn7x*wwSI4CB^R11rIuS
zM>|gV{wInB->d`M+)Nn^T3?%qPW3`fH5UU|{My?cjr`oAQe{KcTA1{N9X&v=jJzvg
zXO4~iM2N}b*WOYXFxi=j6@HL|Wle^W;ei%Dxv^Pq#*u59tp3Q!nY6HBv5rW$NZ8*K
z5zibyBMRf@LOoj2o)(Vi8<M_vMt}P$GF?+7Qg0{%8GU>@X1)-1$^U4v`YZ0Gr!c0t
z*F|YLMW10OarY-Y-EP_@>*JDO_Uw>;wi)kZk&TMyq?mUzgCqvAIV^tk(V;okZ`&Rk
z$>$iycQ<0%+$(PPf8{UC(oBw!Zt4D5<CnkKZg@$x4u5Lm07dkz1T6ddmo+Xcjom{|
z%!n1dir9H%>%MtVSw`Z=n&<2l9n$s5S0LlmmgJ~5d8Y%1F?#Wt*oi!Uao<gRj?zek
z{`8oY2k>iCEF<or%BbjG;&9`#xhDQDiRT@L9yWo@K5PmSS0ommN5)Y2a?r_9D<IW}
z7mB5wi+1k!5-1DSrcm9WT)#7pHnWDqQMx?XfqW<PM@|@*S6ZA2=_OaaXqoLgnceK0
zmtZo>)~Qrj5<#G^q$%<A9NVQ?@LJFrCg}Rgyctt-)Ofr_ct&TAp-GHBe)v5B87&f$
z<Sa?~c154EiPs6)96saAZ7xiWNDe;7Xk)^RksYb^(Jn3vKxE&2wp8UP_0_ZE`in7M
zH(lFEdfq_Kg?tRJUem7m@OO{cS1|2~Ls$G1?i0B;cEU6D!fKQLyqB7=j>bzDK=Zu)
z8Q1cFSywy$^1+KuEU=yhqX1Eq3vQK!fhl{p%BTLBxquJJg6j?)fewxltw)Cnp4DFj
zyxWc}uWTYe9q22MRwhY#CpfnCo|mq(+Y^~hb+Km`yS?>D_`$z;Z%32YXLwex_kpP!
zp#y}ye#JwfBS-&Ugk6c+6qEOpwh#SIioEy<-OZ}wJWS)&#l_9AmZpr{DT-T^v%+*4
zQl$1jIB3Xg&egiYCfv3O(u|IE{p5{0SeeMWWU<SHd@_2H)90hC*|6w>9S>!dR~j^A
zFr;a{Xs+F}mRuPn9OL7qhqOaT92e;dW<K0cr$af8xuL%A%lF=fJ+o1iFWb1U``ME^
z1mr5PpzXtgApP+*KI{IP9me!4*gN8QBv4%WXM%(F_-yz(^KH?3FMv6#ZCtVWQs8KB
zI*!c>;hm90H8<JD&^C=VWgCq(l?NV%uZ~a)208Dx&nU6H0)-)=HUvgTB5>uKy7F?A
zTDI<PgTRlZzCdmH=!%5ssfbI4bD~N^MKU~FW5IJ;1QKtz&4g7`IZ0nx&yA4ZR@4iu
z?!(iVdEG`O@MA2RX#kgC&q<jgAo288)8?O$)uPWsV7!lgHgu8&xF*fif$^ceCeW*!
z2DJLCrSay5V{^~6rmyAKJ##lX0Iw@w0SurI{7u=qFU6t~X{ph((5=l9o*4-GMH=|}
z4l6n`q1F%JntFMMTlZ@LIv22Y{coPw_5T*07^tq!BazFlOS(vu*s|q*?t}qYaAQYL
zt|lPhPLV$_<!kE~NVtvK!)VS^pggqIlFN&+up1I#tXtrTCtr;Jgm4u$R~4peAxtgR
z^_VvTbZs7iEJxpi%uu7D;)=johYE_gf-Ga+d~V%5>1;)+6#%o)vWTkL%7LV=zdW7u
z*X2Oh>i^B!;1esz-J|ni@#iJhlJub?IQOe6trdMAkl&U;UNo$x-|F}O;n_=qaluTw
z0mGDhq=QmAnycgon@zkEWWH$#S`U4<@6n4Uo0%g{0zxrD?G>|b{Y^9UKOa-FNCR?$
zv=EkMDZ=cuCbcG2%rE(eB=#hrokxv7sNa`@L?i4FGRwPvysUme0;*Cs^%@xhqDRdA
z|D3b>#1$O}ZEMYY3LHsgDZogl9bafJ_=sm))e_J_14caus3>SWJA&=MhDZJFK8CCs
z;A{Pcf&kX3kFAT)n>!O(JCfPoPC+tB_vnL~k&r{xV0gmWKcUNF9T+P35c)fybxWpb
za!LcKc1(=?s3uMNB7`zKW()&XxFgf|LORytZ6+Y01t2RNX!b2ypdMv10j-md&|TPB
ziPuqua8cEca6!ev^4AXqN(u@WK#f+ri1wXCUqhB<|Fjs#gNTmZ>ei2oJN%Fjv*-or
z<+<VY*2H*Iwxvm&1Eq7s3gWb^RT)?{KJ;n>QtH0MOI*y7J4oY4mqAfLTAx#Z@BBp<
ze>Boiz-JVW8()WjznrWzeB&b-D;;{e?N%|PFE3Cf#NsKq{@myc&ZHH#IY)p<1om86
zhbr=YvB8#wLMmKNS2HRb7;t~TDyi#La+{r3#MY0I^h-Vc(oK^TeD%jp>ROky^DRkB
z(~@+65lJ<ZJU&o5mR|01z7Z=>S#UFBp4UJ&OZT~F+4lJ;K?f%y$7pGP9=?q#t}u*1
z)4vf<svhx)zpn~2dno8D<h!tt4z^z2J7lhG2|d4;ZE33gffQu=z-@K+hJ&4dM_OL~
zuqHog6W8guv{p279<OId$cpBniTs-M?eOI{D_On|CU}#>NNH>7Jd4P^ZhlVkDGbY$
zGFHYt!C^|k$(LY%SUP7%U>voync(=to<d2Q<&5{k=YauR9AsDDU7^ma=!~Kdfsa71
zdxiUgP`hApQ|Hs-)RxbJ#f5r?dTiSHwm*v=lVgIs9ba90Y1X+iEAu8cKK?Sv=Sw7w
z)L1=4N^jcGzO1w&uGwEQZ9}bp6%Fe0-mLaEFVFUH?`rUQGS_`~Pg*6(kr>rSq$irb
zI-BP+y$r##Hej!-kCcB?t6NlA75$Za)gJ@=Toc7=vckKfT@{UYtSIs9$<|Kg2PxI%
zP?@Kw;=#`4!aloK>*leFcf(TyqvaMj&%PgNb*!kaoM_-df)#?!@L>}Tr95&+hXGZE
zxwSF)6ri7#eT#g)Z;t(v)*8^I2<jIjR9CB7F)Kd^yHm%r;~ri-<eR*l@GD=6rP#&B
zb)|i_aK7>4fh^W!y*ZY}y5^D}>A+r|7<;wEXwK|2^7B_`50N>m7YL>H=_&F^`H&7a
zdhDb|5xSr+;Ar`y;uYMZs>SJ<&x<*IvjH^KjdTUHV`mcAlRV&10ol<r@7mxO4Z64M
z<v+exSD~Od`?7R&bGkq$I@6?R$}OG0nRvHuX_NLnLo=()`)}v^5DobG__&JI*p<bb
zVR4C7U(rY0jG@O2e59R9Cp^RNA@3E|alYFV0h#EjpQR)Z(_7(oHUT3|<SPSInBIB2
zWP)+^vm4KSZZ&$j;Hl8EcZx1{a+KduD(fgd95rU9j5j%XOl|e<-5}rLXzEE4Wru<*
z|C!iL3A>GYX2I8OFUWhJ`}vAY_h+Ztu+8d{z73#HG67ZvvQi#P6mgIMSK&;3akrlD
zdq%|typ|PoV?(Vz>LXtwo1<@_BAInn@zy%jX_MW-Poq6x5mBtu+A-j)G`iUYt(fD)
z^g+zRn^(>_C7O$UB&b~S3pBONDI&(%WfMNUi|;0+jv@4lm>fPR&8-$S&*~>3qEEn&
z0flP#Q!Y~S`twz}m&Dq4M_@y4T!BehyBa^E>h*^|7g~|0dTOOoQemqxx!=K+eI};`
zKT43L{9ft}p+hFjV1-J&>bVCBwN$sDaSUur_cpI^8PK^_a(Ks`7vf%$CTzw@_$rAJ
z2kVrP)XGQt%bh^u;m|h!>JrmsL#TeUyI<0WLJ=Rem*dKd_!TOe<K?d29qxtty{-<g
zd`5)my@;e7JTOnPS2Y^yDyqL_u4fKTRfIl~A*q1l6vA6e^%FZ&j&nZi($ku0)QpG|
z@zx3o?@4uMZAbXDu(ZbK8Ye$Z@98Fs{{`xoo|$hjGF8oCD#?yZPn<t6krvbKNqn&(
zV)B;Z@jFt+IOnrss+vOAB7<JfFY^LF`fqD+e#F6#<BMr?J;O{Lrehn^d>yae_SKPo
zAl;)U)?C!3+g?W+!F7dohl?ngK~*W&C+wtF+<hKi`ntf+h9d$|%QYV|?4w({^_ALI
zNX=uZmj(B==~K8-+bT?1IOjD2yME<ayutjOevwfLTjM>K?^8kcOslLS=lQJRJV_5E
zYCP~FAj2k0oFU!z21H--;VTlFmQhga`!CQ&rU7K)B~g^$XRx2rJI>ayOJpnxvDfRJ
zkET6a6GV8}>ewJiuD%_}mCWHjAR~B<I@@z_3US_@sNZn2;QpzYSXV(`A>pK=arivp
zr}k7OU5T<Ya>V_-)C9ZQUPDCQ$~I>C^qPOT>ekoxXfD{tJ*mqy?^~W%uVhuKC9-~j
zT5yn)A~zMj=QbWxM(Xnlvd5=-iLqm&%Eg|sE%jHLB-=_d0~dlBZwz19dnAv{fC;Sl
zI!LTI=6*J|eK&ipj)B^39O86oCVz3{f}i!YFvDYI$5X>wy3tA^hPMv5;ITG)3Y-^v
zdYj$N9i&<yvykq__y|(j)}<nfX?ptEs;m2D3+_8y-jaCEP;sD%H#Wi7G48Sl)3i~p
z7T~BJI#&_{+Pv5NHEP>l-g+~OinQgKxF-%maoxpl-^3IE(<ozUkg3T>9*eJQE2~0h
zC}@peMEbjZxoj!muW6A$2sCHwbQeJqm{0sH$3ND7YRZ`E?LCv67cQYyQLP_$eRO!3
zp|i1!>b*lj{T17B_9!p3W4u6!J!Z=zO8U`vnbb;&+9j5H{Ow7qmk9w+YSSoKZ`XA|
zx9HIVdpI*KykA=~+n2eyOkI*hdW0DfI09Q<&@NiHiE-m3qm1{m2|)L_{<af@U@|Sd
zZ9I53ut9=AP%<qrDkD{5u~VmsiY3<B*QpQ7(ydUu(G7FQW=-)Db-iuIsVu)ab~OPH
zM;R6&V^n8CI=<a<NWTr15(cXcIIq%}Aj;-iaYSv$zmzzcARJ3ApPTGJf+5FBr-oN+
zi&xZIn13d757GC4l0j$~x|;~yvem=+$2=AG$1#WZw|-V~9ks6fA52aeQ$b4)11NdR
zyB`T-1k9oweFDFsnIs1i2moMB1PHme8LUA3LT!09$4YBB^w?7ndQLe4J;nFBR`(Y#
z_#*^Y=I<f6x<J(2TIx1LyY<w0f@q%<=%+-#zk&Wy{j}ggdj&@PDuKGF>^1u6hUjx4
z@Uk3q5<Z;qeaj{jz+-W6)ZNxn7uL^ZUU2kt$dMqr`eaTP<->a8WB6%x2x+$E!qNm;
zHAF=x1M;g4*cJ6;9TlLsi-sNx>H_p(Ds;=<P&NWhxwHvB_yywk_VWF4r9Q$sXPC$3
zLYF<oA=W8cLPZu(xN~8}F>7`HZN9Gpq?c>?2ADXcjL{``H4zPv7yE`^bf$fX$Cv6;
zOlwDVXJ^Ys+<REG?<_eU%WSe@M!C}8vk3D0X+Q-9qqN4vl~za-wp}*SqY0+2Q35CZ
z4Nv;&m`vr6s@STS-)H=$%WvOAyI6ch>brh{Tal<+>jWoA3*#ABs=daR+r*eK!q`rb
z`rdm{1p2ML|3iOI-Dt_fWnSGBD6*d~6Y(ZbwU^=XcTJ7&fOuQN+L{e>xfS>4FVJnM
z)g%5&S7IxeH5qX)e^Jg};+~5Y?T6cJRIJ7z%4bh727G%B8PKy=ukP)l$;QXmg@iOm
zbwm>cZ-<Y62#8wyv?zW~L+E^Z5h$R2c8G0B)x08;A{q*_cW3XsBkjqk`S2-IK!Rg}
zUlm6E-_ina$^YSLaQPqSX<*CF{?u2Pb<0YVx3|dtiwq&YaT9nYwo5{>BlF3ai*QxH
zXIAxb1yA~`79?=3YVaasJSxL8j7iPk;K>CX8qioUavxLjtF02wZS)8D{+n3D(qu2>
zs7XM^M=}K$M;te77YT)V$s*@{`Y?u#SZNRRoRNMc1Xq*SnvX^N9zm+J(MRQ2N04Zo
zaF^ibu~aTL>h4;`aLnvW=1<z2&ySg64xW8|A!EKrJ<#1XVA7{PWBZX==E+DPk#qFo
z=1c(CD8t~M)O>=MV=Az&yBFO8hz^wP1mKkHjt<zph-wu=L%RK7(IS!pHtHmDRr?Zo
z#-tABCW)h%Ki5vSUs_DH&J07n;&zULE`IpTmm!0?sknnAOTDop!PB-&4RuvE-qjun
z#<z;e+7GdozBoO_`La=ONPtp9a5oosn_vu;MoM$S1xAz^!WqKX%#F)b=ARGIjorE0
zy*B1K#Dmm4+*@feRH56^b@0(%V(?rm%i;rOedBFbt3-OO=j~0@>@Q!BMfr1csc-iC
zVF+{Y%+c`$j7G&MP@dnJc)Q6B5yh?~y6Ez&K6Z;mi0O<a%cQ+Nib-vYV*V*q?^C8M
zh(qHdBGR)RMKxhhfeha}U>S8a#IjD*?HZx>pgIuICVB9)n1kN72>%`~{Vm5I81<)1
z6AY|}Bhdy7en;g|@4HkUn5<WiI1xg}2VnW)Gx2_W$hf<$W+Ruo$1fr0rD7Q8#?}=N
zB;RW7A0&0-l=`^ZAXK`wlArBN%G4%Ld!A%hWF*EEI2aRc>b4TLa3UkM5uqvh`pj8@
zZVoS=sVd+5y8DnOPRu2@)7QL&!cj3I$KnzF#YJ)3nkxOD%2!NQ!)+WC{?#ig$kjG<
z4m?;edG!<^_|ea@fOGMrB6<n!f>HdBfX=!stn3sLWB&&cdg`heSL#L>ZJ3#3`ElvD
zR4~gdpT#2v0ixrf*y7b5AjY|0RBiKWRihD(15Yf!?g9$j=gS7~dsJ55N|U^PK;o9A
zHscTIp&mfH#~^3$s|jfvWFlJfGf;U$C%*9+3Phv%WAncM0%1RtrpyuOa|v<1az}am
zKD+YX*u?$0Q1$v`*ahd~L*BO|k7tps#rjD>g5jj-w%Vd%eP!P{ECGM-`evYYmfKL7
zfPcLfBj_umhcU)Gx-2K&9VrO!tv>gM>`SN;(ZVyjv!Vs2iJ2v3*JxR|s+y?~;hRSy
z9O-KWF@cSa9-f-(j@~pBdM_+bSZXDX@ni1^b;vZL`)lbK?vat9Rp(wk-n6*rJE;|h
zuN&Ylhjk!xUdEVV3Cv&{OfLv;)~IZ&6OkZ;+)?kVrHC9|S;1u<C1H69A_<oB6J|y`
z%P~uBn<63-USq=@%IRkA2*MT?0h)I;bB6*XVLK_;NAKZr7~L1qnx?@dymiJDj^7XU
za(0Bu4h~%(y4en7Zls-Ge|<_^PrsQu!_V56<NI>n(s^Nq3N0xe*+rFW89*XONMdAR
zxvz)3B8Dp@Z>%U5zt3EeP1X|oG<U4@Oh)$I*_wHE4mqA<<UGYd0m~I#_Yy6i+E=7A
z?ZO8m-RqmDtS0>JkB!2wiDU8rf@}J{qAoZFG4~_r_D$McF=l+D-Nbhk2Fj-MOyBrK
zqpG61Io@EQi;uSH?X6&qs2Cj9fB|b=k5T=a6r}`?x(+J@KiS?}z3h9~xQy`uivpYd
zIInyAuIEk}BlEL!Y)jlEAKFl>gt#9gpNZ(IG&OR3kr+$M3lHUOyL5~bfjcU$BJH`w
z?Ux@GFy-%Q&%U$#-iNwmiXWxeoM}3T8;rfHYJRQ~=y)!Mhzv`8{JpvBY4>u(EHn)L
zNU->w0EGK-;A3?rb<lR`Y^r2|I`?qpoC-NEM=Rq<litysj*nanoUos^>`YmCsh$;F
zFh;e)&<VvfUARNMvubhu21Em0WIZm^c!r=W{%qLqov+`Z*LUYb-2(I4&5|EtP}%E5
zeHYC>A+T*btKN7*HeV}ECG#cB<FY0OcXy(QLMN_Db5iAiq=J9lQ=qiOWs+_2DCZse
zC3xS-Z+SIz6Fkvik7@IG+mNtIpmCNZ16rtP=7fvGw%p~hcLyBen6vUe;ymEyGvPv`
z-vF5AbWnohQ;K#=+Ve=+1fv-r^{RdfwYYBagYNo$*>QFy;r{0Dz~IP7+!KHVR(^#1
z*@QT4{?DF6EULg~-NimVuVQ_h(5{<+(s8xE2EiJZH+Fx5<l6@W%BPgJ)0>dkO+CN7
zl^bWZG^K<c)F=L9rKYgYl+OOjQt+pX6D7NnVhFOzf;5i(=YspOye8o$PoPb*Iv<yI
zaz|@gH(nuJW>svU@%>-g2^@smPAR%~r60BBmcO?BywUtSMIqpi{w)~Y!1f0#iP`-3
zb}mkt_pqYWeI;>Ke=}D-KxrjF&DT>Gc_i?DMQ|P(l<sK~tFVZS1}5?1Ddls8Hrtl?
zmXRf>F!3C`F$oG4r@8pP(iAZrTsY9hVKSMM(&eC@IA=6w3)x(O41TZ{48}MQ-ps7-
zS*2w4$5wGhdQZNE1eX{iZHdBLYi$?K<)du#eew_+B!lh%+1p@3nsT0@+*Qo^Ugl*?
z+2{DA4>5PPRlr`~d_<u`Z|EG>@Fu`s&0c)Yfr;V~UtjGAm%Sf@-GQ#9ZNbiZTTcbc
zF#kmCZ-IZmV)?&cDTf@@qLPIGHS}!xI<w~+B?Mj6&d*vvh!jo@`?q5y&O-j<KngX;
zCAlmL`uUJ&#V2MXf~}lw>^H1KmaiD1GL>LAp)RnSTMI2?<q>FR0Nt-m{{l@}00P$`
zuHAhF&@pU=11(KWbcI&AA!oMtApzPDHn}(EfaV+i22!PkiVy^!p<q|s3Jb_bzd%fr
z@>f8dR8D5S)^*3JWM}~@9B5n^LS)=={)D230FBfx<dOi$RGYn;ggb%}N3b)5pGEBR
z<&@7useggc21_;_XaS%<F>MdXcCCOGeX}ne2ht)a9omQ*-rv3;-&T}^Ir@F59`cGb
zDhJ(Ex2`2y8J<%`{sO&FF#wjqxVC}za*nj_36P`1G6OQS_UeJJ%Gv=rKl=sBQ=crF
zO!Di89Y6B{5W*jhRj*PIiJJ6(-F%9#oq=@UMBvrdYkNZ}AD{$D&|X@+zBLWq3N8oC
zId;&?1nB<7FOco-7Ev%T_ES-u`WMJZm*?i*2aNH*YaJ5)JFD%f9&BfJ%Vtw$`VcMa
z4ZA`>Z-C)e6KGCJi=lPH1BzBT^t;A?+JJ`gX?L`oY$$Xe(CsSZm1&(%{Qf?9&?#%4
zoBI;3hTjfRak0SOot;D{DeB9@>7FhTU5Wyi**%Ug0L{!dIgxa1_*X-&rpvisL2;T7
z&@*grRRv0~=Y4;$;^od4lGVn=^WYCd{666bSs7pV)q~=E8EvJ`iQYI7{PQ>AUA_V3
z(jzF|tZhepkJDY*d)-z2ObUa@9qlltji$ww<Zm<N-K83;kwNwnmAqYkhTqx=ah#(r
z(5_RmD~w;tXR4-VHdryjgDC~qEO0P`&Oq0Apc8m>Ch2HZP4&d7hx)?I#&diA`^zR;
z_(^P8KJ|Fh`*B3h+E5%Hfjnemr+l7u`|1tDQ~Nu$NsJuVg?ScYNwpYjA#L4@@ORWu
zGI2G+g15GLvq_&4?5pJZI`_;7KKtT|rAY=8X+(iTTbK>+AOpEf`aM~`VXr&}J^Yv>
z9g0I^Z0sR&>3d8VBnnt|qzjP-`}`0*!;e)a{86FHj8@ufl8R9uzfV15>mpB({fU==
z^tlZL+(O3A>Oyl(M_oRP_4J2$2iY-E;HS%`D9aPL(}C1w!7Gc@DrFvFD*15c57@F|
z1!8M=nG*QOjHKF5-rNE$jcJ1KnN<(FatYXGth9`3sW>wIeC^g5{~o`V#?#2(%c9&%
z)5w(y9P1-sb9AV5G(Qn8ewBV-ktsE#w1K~(t}a2!Y3@nUy}31u8Vu6Dnc8q4lP}s<
zj|vw7FL6nH$>hsr@Wa>jkVpL(nIiOFS{hdQD2RRVmHB6=Uj;I^F2dV`H9Wmo?^|(|
zopa~&ERJFMHly(kUW2)rA{ASvqi>JZ5%tgRJoF!wl~G+(C9<Q!9Fk;4mUqTK2QC|K
z%{OU2T<XKoJ&WR@Pag>0{Oq(73$ss2|0*)5BDPG+fF3+wS-I-km|0MQsD_v&lS#dq
zekn&ulTlwH;jRNS9FInS8{j`?QtMgn+ISUh(#ssq`7BVLl__zdnQZk(19q#=L-GeR
z`ua-V4IAEX_KluO<POI^esNeI)PO#Uo?>MhtqH6jN6zZijiRZM28++#D?hnVFx5>{
zy?2#Vu+vgY>RR!jkNt?~I=u5yqI2+qSdnwkX+&=JBh1N3$qN?CgOVslT1bz^e0G~D
zi#1M;d!k}D!MW={C~5x~8-I&Xj)~BDT}WM=Slp;Xa5(k}tC()gBG2+{-b*#5R2{pV
zBFhDvZJmtqWSI-WV-f->;U3KR-qk!`Qri{W196;{Xd&IERDA{7CuXJ|V<Z|thS&r<
zHmxj>9xI+v4;I)iNqHj2QeRy~e>dOcAx`ZPqf0r^jR{U{r=vuA7j4au4(1dtTHk+y
z<B`myC4v!g&=;cVW0amEPMDS8i^12=d^=-ageyT70O1A=hwnwX@@rS6V~`v(ZRPGv
zoI)J?MxTk^nT^Hw(3{XqlCd&^9%7-IwZ^=Efii6@I&@C9bVe4R2{B^Qd=agBC$l8#
z+{T!hWf3(Vc9l6M^Ds)LDB>d?5Y>h0kCV@<R}j%8W>bKAd6Zv}-$6s<V}23{%JC|^
ztn0$XVY-Ss8!*{65F1$wv9OgHXJqswV$-4_#Cw3tSO9cO6FVe%4arcZN5`}Dg30}&
zZG&~JkL#H><Aj&IVS2b;zz5E|@lt#z&C1~59tR#c>Nxt&V8jBY%e}vyQ85NRD%EN$
z5(ezjjC;U$1Em=4krRGtD@qKwH2q!?cmaL2$k#-X5O;;EepGVP1q?bEpmz>NDpaXl
z{sO67ueSn$o_~7K<PF|rh=Qg^+;*OVE^`b+HqnsZZ%RZzXeJh>3O3CY1s|0IZV?G9
zjT>WN;#7XM8-7*nbNfh198GrDU5BUifw7s8CI0s-ivivGev9A(;7Zy#*<H(e!(!*v
zGv7KRc}4*-Y@5uXA<?PdXnL1uc`e$#;vQ_jdHl}RwLT4NFO-t@tLPC~IdB@b09s^l
zn~Jk<X}>^W<?$`F$Y2kXALpVUx^F1VA6-Hmzu}??A?#NT3mY719-Flv6|o{)L@;kr
zsyx>_+bUA-evNlf)W`+6B{K*vOwe=r;A<}RR%GI`gh-C=jp{64;43Ap!aBlL4)qlF
zyiZ?qm=YYYC2lx245M0DB0K#!f24=%Dzc%16Ws|r*QdNqF%&{bH8r<H&obEN?R){}
z4Zcm={Mj}1dKpNCO)Z8Zg1)P24{+-Ibmxwc3uST|^u?C-y2NLl2vio`+_5P&GVvXx
zG%2u+8Qgd-(OLQUd;E0IRRv_s?=>xt{mBkM2M1QEi(A#K%>tL6FL8N4n7J@^oY71;
z`@A$zY=}<RO2h2+okL3eWc73h>+*9Z$jNYVS9w68NKLFUV22Nk6d7b&X@Km>K{s>M
zZo-LBr`FxqqJ_2RNs`@SLt1YOh)(exxBOpYWJ{@VBTL`Jn?$Sm?H~r+mX0cOSk?x`
z&ACal6UYFRBu{5U*mC+O5C9&HfGDtKVg3dN*nbb&h^hKl)!{#>5ZQL+7118q%inkf
z8gVx>%tG*Q`O|o7z7%DexDIwp;Pw<Zx_%7^&FAE}+p*arvZ5Ser8)@15CJ%DbHeUd
zd}mL}WUfSx15C=n5y$9`@-O9>#G(en3#_f7AzDfTj6BzZyO13wu$mezl_MmREA6K^
zHsjSR1Dn`Y#`y8D(rq7}vZu=wsFy?g!?}t5+D(X7x0UpA!zSJ#O`20pgwR^)h;%94
z^!~eZxyPLc^ykH^hnnUg9Q~#~U7S6grV}5p#}9`p^XpwS#qloAWA?66mWfb_w#4Xq
zA#~{YCYlU@9$f(adF_hIEtf(97XhYOKt@vr==wfadjcwmf6Uze*=`?pY9V9RLXMLA
zKh~*u{$HR|@xb{@?#jj05z#-H5KjqqTFu~>4<#x87RA!6*;IV42mDWnmtoglfDW+G
zX58}6LIuoq!&w;G6n5<k;6tw~%w-5F0geq|ezJZ5E;IZ50{thfn?+dkKU^>JN+Y|<
zHa?SYBJaxqWUO~kQUks$1tv!M>9>-(PEd6CrpHKdt$;_GwzKCb(=ZuN%5%kEFJ(Xg
z!)%iVOIAwk8jzaDWFS4JxkF`U+Rq>1{L?avhbbK--&VZzC{4C%@{|jEjD*}Px8~5%
z@>q#cxB6?0P#4}h)4K!AyD{m3Y2T>kF2_Ijwyz;zMxa3`hNf+4RWH-=;X#@4omI(K
zQpHhG8Qn?rrY3JODRI)lYRE(`prnef`s7M&xl&K1ps@3h4J*=_8&?B9Zze3ckfbpA
zJoG^GP07BF-YI)zB63OVb7(s-aJM-|0a<Rr{UU~4kq8@LV7kf~OrjK;&@A^+MLd-r
zPxTTScD-)bh0(#z1{)KzW(4Mv2h51|Wd=(rUNF0@RcsG|Iy2L$xU2B-wWKpArZuGq
zY^(9)a+gTyjiLgDS>t3?9mmh^xQn2hu4(SSZ!b9bvBH^dLHu+Q^9Hsn2Ta+J$5+T?
z<bkDKe07G?`!x9p%)yAJ!>BZ@z#nw`vASU1pjBE~EU4tz$+980T*|fRgX6H8kN~DR
zv)ef|78^#mc%H)I>K+u_Srr4P!X`ukaD1Ey$I(ywt;kfy_iZau21F!Dzd+{R4$xD)
zy;2u^n|yngiJx8m<Zg1SZ@Q%V#okKwVkSJ1qg7@%L`vg)a;$wB{E>v;KdftvKI5|I
zHeR6n&74W5G+5)k<BjXNa0(qBK_i!s!aWBez3+)<Hw&WZB*s{*GE8k`qA;e@-1jXp
zVCwZ05kW<=rIwNjr=cH&jSS~@1GJ%J&J8OD+d5}E8I!q`o|QErD?R`X<>@WKqWfuR
zXyf9TnvFCoSwnZf*V8TW3El8euweZ13Ja0BTCHNsl46smEzJ^X=I)0pbXUAGh#{F-
zAt~t@D$ir~Fdd=Kne65CRi-L9F`3!1&ZP&F=GehWmVT0BRm{Y`aF$a}QT(Y>arD{)
z9L$)HG+uahOOHy;zOhr(D}Bk)PabjS!U=VGiz}i!qM#7d!LWom`*p{ImM!#7f`e?R
ziza3vm&nzTUB$?!WiIYtAhl2LY;9SSk-TblIfN>h6yk`*s8w;gr2YFo9M!dzHr}(7
z32TzQ2Mi2swz~dL27}WdC_1+RSt1QnKCOf)Rn60>#Sv-Ng5ShHG1V9=B6Vd5aHwBo
zKo5U`CK?a1XS7*knsE7bI7LlQ(tf1v4R$JI(|rDJ{=MUIn*>Mj1gGgpb#b$#CxfT$
zBK5LuF9XfKtHgKA8mP`G^e%unf`i%`l_zGMUdNVC$J|wh+zt&TpH<V1yc<@s>n-|z
zL^BG6<yLCr9KTSsZCP&jV_bfIEMSWrsVWMROgfP*b+pWm!1{Y}?|JwG)|lsO2F{*@
zO@2cbbPU^^ALaZU>Lq><gMHBK^hAOKfL<XEt*4|ABq5NijOBSox&=8ZBS!}U_!^@d
zC=6v$93enLc_Bb%I0A8_syHy!AVMN~%x!}pz$Ls4-C~Cx(LfQeU`J&j`e@Z7fJvZR
zg`vDsiFLqWeT1u|M`x4-By8-p@fB;#`MO){gF2>1l$Wu9i8^cQ7w7~y_74*cpJne?
zoD39)r#o-YG!PLYyA6-l%q3XW6DZ{22~+WWr@%<t`r{H2QwIsTHj+8Sm3lf)j<j^u
z!KblZv;@#Iv75LGEnuCV4I*J@&^ViU0wvb#l6@Pyy)WmP#X+;LDY<0+!6@e_D?Jy@
zLQ<d8553&@1-j@hU{V+Juc%<XNnjswe^_l&Iw+ML=YRvC)1rujm~P@Zokwi>4=n+Q
zE?I;E8^+)7)Zt4r{}$M(N&R<sSS$w~lSRB7PL<*!`IN(t`N#cx_|m}h<oLh;WZlkA
z<TnRa3A_iS^N3Hz5?J#9W!CLH8aj{sji^+8*`ZAzX=2|JUaUeX5ee(NDsLuSL!+w)
zbWYSCm-YCKKC)+{F(qsUG|9sguDJ9WZzJt)9WbXb`LchQtUY=XzRH_SsefeKb4Ix%
zsud6(4YoX(K3rbcoi1jwhzgpW#5y}KjxM&rd8z-XTDNO>=s*$7f2lCdDhA}9z)Hb0
zDZ<x1ko}K^clVD%%-MVr+``499!h@NhIM^i|GZ&4pr4w0i{vYFz-^fLZwMtT-(b_I
zbbOnjv}!e?L3DEH?WJ$(x;P$cVfe&dGXF2I$${?AsHzN5i~b36wRz~G6#;T-a)0tT
zq3I_JGFHaLTz47T84dsU^4|9UAPfEiLq+DGAww4_2uWFIX%eju*1wOBe@TPT`tLF$
zK%Of9wy$0S{`cIWUh&QH75KRZ`b8W-cfxYSf`%p~EP%cd3`q^u+4^0;z)+#kCEFXD
z&ANYN<Q?@7Z7F#`yIL=)xd2Jw0OVAt+(7`SKBxfI^SfGLRr~;RxzG|zisJh|2$@G)
zo}d0s$jkjBEN@Ff`m2_|-^}8%B7gbyU1>mo$XX8lD`O}%_%8^`rthyP>z@>(lCN*-
ze}OiDQm=OLrnWpwk{BRTIgjjb0^YTrKGT8&&qGkXkl!lInzK`!cIYK@=3PLc&6R=<
zQvmIJ`CF%59x`4#G&u;XTtvlOK+XV@&D9gpD{hrD+f#v)f<1s;WNe1tc(kIUV(M+6
zWMIB6r}7H|!(6DK{y%e``dWL901jvTFM^ZfKk|n;o3ZpqIH(L7KoLzk20f+R-Bq~c
zX#*d-0OzVHEj3_|T9lV^h<Zab#s^wNfhiSV0D0=?^*;(7Stsc5`Y#Z`8nSyk4^6o4
zKKXpJj5&8?iMf6l?e}m@Tmr#x&L!~~&=BmeWl|bHkbV5>lb~oVL7rLMJ&!fIEED@B
zve+-X7Y(uD2R#kC#gR!#!H(z+x8u1wP2v8--gd+~p(n-aFOZe0#>xv;kcDzc<s@21
z0q2->8(eud-UT~i?VP-_u1Xmi@D!J)3S2O5O9N4euv(wtBn}OY5B)Tx^Wj1$!8;@O
zbrnZ`Ug_1uGnpzqcxQBv1h<jiOuLSvpRT^lYhv`8`+QlzrS4l(FvbH#`??(PD!beo
zMwdtL{NNn5;37$rJ4>aNK&NQ(CtDh7O1o9=6hc~gRu^jw`gng~T8U=w73t=JFdxhU
zn?sv-+=1<vz;HpvI9hjXy@2!>6=iHCua64f3hw+UrQ9^ODjevQP+O;?K0?=)$n$L#
zy1T!%+{;UrYg7FmddMy_GmW+G9r!BKSv$3Kr}wd_Ugd1TbTHrkP5az~Hx<X@eMNC?
zq=TaA1WVpRZP0H}BO8{fesrr1&dw{$ii)YEF3;=Pub{Sarm$^w-ChUHg-2#lV(qhY
z&+vLmDy~}AW%N!7pU4r|6p?xs$qQ8Uit2rhRB^(Oem3)}MvcGZfw@z+T#Zt36-d0=
z>6`Od1s0LPH67n*^<A<J@P096>F1_UiVqa~Cv1S|vYq3}kBpAn&R-ocdP!+uQwY5u
z=b9tmOx%w*YmFk4mBN|)TlVg5vXh2kIlQqwEsr(tVsr5<ACZ^SUX2iji`erxpLF*H
zgl!&vSc+P)kkpBf(4Au>v{cZV=?*XLti`9YCf9P({Xr2!&wTQNo|GQToKlZ_?p9ro
z_$tnq_i|%CPqX^nIL%|9SIMa^1W*f;AsUh`fBGLYn}l%6+*+>}h%U}xqfV-tqM7|F
z6AkV^xjn>DE56y=!{jdlWS8wO-mNMBKA`e5uG3%dAl}gGX>DR74wma6A^R>ofnDB}
zl)_m)|B8;*-4|<`>_^*kEV(Bn-(-nCya~w2^(Pc*Gk)UOn`cE8Q{lK~rRh$tL16kK
zttM983*+pxto(b!E3bvxf+-#AlqbzId@sMvaegtmL%0#0g2Pou(#wbuuqB&~T>X)3
zNXW@`N`$Z7R-1=eVfVra$Te{{7e4Tn2oce8u+9+hd>qYfx+!ED%M4or2Cguf#chL%
zq6+zB^qnvKFR#zmsE*+gWK_vPE8fy$oClnna^u5hQDqACB9s)20XrO%DxHVq;aIR)
zrx+m0!lZk>mNWnnyHe?q_Pum@-d--`j0>TsyC~~VOyKTQ!1Mt72@!qf$F-DNwTls}
zbHR=VWxrK-+55}-in>kXTs)`MO-<t_8D{r&4*6b^7zI=&e((JSa%(A3A+jMS+h@+G
zUQdcT->|5zb7ZPeOcuM9+)?B3{DCk%-N*7z==-Q=^+?~`oyzUhS6UYrjSSIqu(^;q
z`8G=WHOKfN*V0*VjDcjNs$wtJ1sgS&JwtX^$93JEJ1CKhyr}lUsucEb^6rxdvM<=#
z3=ZAQkTVzhV?J6A4JdNAY&cnR^2OszI|iIG5GW`h5Sz&Qz=vK9rGIoqjzgH@*#+60
zLY!?h9?r0gOllrs$Ch1+aVNj&BfbcBddN()LjJ$ld+V?$_q}g)2nj)u2Bj2`?#>aF
zZjf$}mhK!vK#)#p5RmT95or*RmXI2{n*oMd=XUL9?PsmM_p{G?u6JM8Ip@0GKlGlN
zoB7>2_wO5@IK8UG?23e}3cy{~{qh_!n-IR|cdUBJbQ)~qdZT^ZA9Ol=@^=o%@oNc1
zo6bpmig(aRi|&rLSuXtMcK=fT`J;pRWZTAC`~hez@+kJke#~(RI8%9#LcqpDg&p9X
zS@6X)pt?$@3RveDK1d#mPi!-1jJ68R_ggK?XlY1UdO@!d^Gz6|)yKKt`3CJ(Zh_E9
zzj;zHc9DGz9nmDciMEslsG&)xYuMd<*VYeT(f=NCo)Y_4cglJ)U=vX}J}P~&eWgR|
zhB0G$yh??oD6Y~rOu6?)D1fkyjL$M55@ax*4n%MN>f>J#7_e4x!ZMI5omUA6!Z58W
zD3I<}@(ub2$}{5|53vh%5Pj+|5}sqCEw$mpwdUVP=ieH(bfSkgoDQ(%U8elZG^YoM
z>Hs@mqXJ7*ws|6Hdd;cm+PzTBD%NNJf)li;qq_+3ZEf`BEF39gtO#m1#xLJ?39p|3
zUv$+qqCW0eswip544fm5w%}w#U)2c=M~}gl=z!jrucxnaZdF(Q*0t?(jwm4x`F^%7
zg4CP>hs=w<II|__<u#HsC025LMr~n|>#&`BI11}0zo@X+`0_sDO^PSs;~?A-Q8A98
z5z0Lx5(BiLHc#4h+~9jEGbUhD-r$2A<<6z$LJkop*PW$SxpuDaHcj6amh23b-s*l8
zR>fP<|BS_!doi%$SvG5gn!dC%UNycFP4Ah^_VXj3%ln~n6T&%qqL?XvGpg<%Bbin!
z-aAKf@iF-owzhir4pQ>n->42$8&s4TaQJm>g<eD7rT@(7!l#-#c_0I})P3Zqqb#s*
zVL-b_%TSkm&aYfgrmiV0Skn*5(c{%>5Y?=k;$YAJs9Yn_#h5Y}-_M{QpLx|QS8Agz
zqTkbGxtPXV|I(Q<JjzN`2Ug{$S<)MCsSfzR*W)>d<P^HkI|gk|iSh8icO+sb8cJFF
z`J-_HficSC*LbkppqsjSe%a)7SGmK`a9WVyA1`r!I!BVPX}F%*jD|)>v7>uunLW$@
z`q_odLt&w#$(`q0arlf;+IHn|g4_?<t-%LRgJ*1d9)2rmE0;--y)6jo$E3CDaP1_U
zOw>Agkd+jKD0!o4k{8iWj$TDewA`duJo7I9TZCJ>hb0gMRv~UD+=Rf$(jEJDI%k0h
zcRvoX784?~9}Atb;ST#vlHDOkx=W;!E7J|PIFEx|Oq(HW8Gd9+J)nNtC|u-gmhZM#
zKd1z<(o)9^DBZVhTzG_OK31k1<4JM^`4=z9In^yJi9_e;gVLr^9j=F>n2!>JrmXmL
zv#|txX2Knd2N|Y2^Mr$6hw3qgR`WJ*v~f8s-j6MRZX1=|PZYn48DI@C!;TE8QbXrq
za?q(q$ND(T6pWEN<m96m02H#_i_&@2E*+hV97ap+6Kgv`LdPDFEcl>zgg8m_P-@h*
zhb3Ui1y2B_-}q}oyEAOWyr0wLX1XxBraJo5JH4_8LmummI%lU*=2U=KxsHSU^>A|)
z1?6j+IW5T92=pl5Na<~-Mn-~Fl?<0^aCD40rdSEBJ34{kt0mDH#$!qeTwi_3LMg_N
zjPpybR2#?MeLT*Y>JSTE$Qa#kAb+*HWZ)c&Eu5I^me(5U7F`zj62QG6dAuGR&U%4o
zYW<I1lE*Nx1ZT6(<m1UQ)eV*Lt2@Zv<o}OJNZZjnno}h=m4AU4K0VG@6Q>wYa|BXk
zLP0Qa-mVGXLiTBY0S11;fxV&cmj;63<s0EWoJ%0(jepjU{E7|4<?9v8!QfLxH^*E1
zUvPp?kW-FWIG}gAWZZL2HA1Xrqz1&G#3(1mJ<w~h4Dc=P4*2F?hkuDN2?C(rB@WgB
z;q_=DkeBPv&L^R4{2Qb~HN?8=n)oev?;3n=klb;sft0IEya3XE8F3)I4&U~FpmI(4
z64@CL1%Sl=J1fciv#4EF_8J(r3f@~oj8TVobH2>`=ai)5%Rg#+--u}+k6{Y^2J*bl
zUzj}PoJfh6Si57k%e^4&`Ul8D2eKXQuT6e5k*YaYq^!yxAb={(Dwexc@cKLWe<{vg
z==~kR`wQ-It$n%m8z_wtxeU2n>I{Ud0H?mL3wn947C>@f8-tOHK&b&Blr0<~7iPcH
z0GD7r#Y+(RrP2822@_iB9}G9(FaDKM-ge91QWr?wDq7#HFmOzg{{qF(@o%#bjms%o
z1lz>1B!G7LW(eMU_e(~+Jby(yOp=!7ys`+HU09jFwGR}i86zO8`0$N#yHAq`kT=tg
zQ0Gl=-zL6@t7_-yxt;kAI^-h@=(Yw8oEtz-YaZOhhKli*8p(MUZ|h0@T>QAqcNyQ-
z2ts3%RtBMM-_rtWN@QKj=WN?xI0`-xbm^Wp)QLyHs;6K3S3H}SbMP8N@co*v6(KAA
zzkwQnbm##O<nO}+AjjiixF|9-3-dP+=qcbZ1Ki~QJs?oAB9baxj4d~TYz^Pe!Dx;r
z8IhsDj)l-5r)B;!ur_ede#Kcix*>I=L4W}8N<_iG7)hcg=r>Rf=aD5~;TJ(F!FLSX
zRe5{kSEKk{0jDMo6+~MG;^FEpMyHJVlC@A_G?0m1+vEH`6Tp5zxA^mmY<xVjtW#S3
zqbnLpt=_1<D*lil_XUkg4y<m&QSk)5wfiBh(+k|#iJXqbvr>6Hr7m3>u%F&BI#S>y
zv@+i!fW0EL+@qGP!K&|(6`O<w{d!;XifP0cx%gI~7`RyJxXS4G+a5_RdBJ3P&Jb4N
zqZxi463R2?_?SaE#zs~kdjyVAc1bK|xw|#H$ifaI;<80+W>d%PF|`N%J6Z>mcX&J=
zum<-fjAm~MkXPYh1Jw)U?X83j$D4LDdC?#Jv{HlgpqRj|goQD`)W;WZL@6X5!LcRc
z=^8647Z@@~Y|vS{J@9<vQ2L(JQ#uIkO8x{Ki*0T`XV|Rf;B~uuTA|kft#&C7CeQ)O
zdto#Oxi6IXA5CUQsi{D=qL=U9b9`U8qD)c$66JRNdaH{3(0M+?WYT1ylv?spR$Hwc
zt>EP1n;W!+A6?^{!I{|$bi=*V8>uY%+0)0=<Qm=c-QB{;xC>Ol#}wM=AzidlLMtXh
zlyOSl;LBIiqiee~60htu+zHUv_<pP(xl5}LZ4ZVtIU8}e#p=QdtdF-v+C-(l%0)&O
z9VRapP&!Y&G06<Z_tTCW{KUr{@g_@;jD^-Mibl{!v_vdAAL~nI0y$R~D7}^Qs&2L>
z`SnjBYmSD3E_<&UeYO*tXVN@M?$mP>+QDg>PcX1>y<D$+Tz8jgRvWF)b&vF%Deauz
z*Ra%h>pc77B8e8<6X>NbL~k`j_NwU&B||l7fpG7#`5-}Om{}F|ASnUc4K2_`1})Q9
zrf1|qJ0QkNqdM_Mqn;GK#4$yR>iM}-+F`!)7CA?KLW#2Wq?-B%w=Lp^?<fA+N)2JB
zNTxz59d`5+@5E5tC7)dM*3Z~cDL7M^CYhmC=Eu^R;|TJWFwx{?cYFF^mFA}$S=fWO
zE$b(fLRF-(QqAeQggql3d$tbhPaOPade%tQBjw0NGlYdfRur_p(mAGrVG<8itRQx5
zSE<gjpT>#n>g3|ctbu?kMg+8!WR~tMCw~)0p{LYfkBc8X|EAGMpf$eg!F)sgiL4|f
zL1+E_!-dvNK}@K)vjMpGvm;#DU5>nsueN%)@3m=waT3s-{etF+_9XoHtmC-faOxcJ
z42^Ki{ie+lZ+LW%UMYS>V&?7o3NIz)N_@;b^l>|ZFGmUEd$$bF*09yri)=4l>6q@5
zqfE=96}`Yddc`mp(Z00JNNr0RE^X#zx7wIfX)TZ*+8=qqPVKh%oljoTFFx3>YiGxx
zsjn*dbSHr3LywlozE6a9*fjgh55}~P%U~LBDjmSsw`H0IjVSO7uInM|j{q+38Au&}
zUU#>cf~B;imNX%Uco&IIs#b>4-J~x`@OmQrEl_I=KOY|WmQv;Tp}COYTG=^;4YbvK
zbcnLm;m^9d9HRFszM}BVwn><+c2so%H>SWv-klue+Al79Y#h2oJ%ey9>9+qYOs1w-
zC+Gf5{uKsE)|k5N7?oVVvh0oLnpH3Kffvi#p2DqZqMiwTx~Nz8$3ZldP79RCKur3e
zU>U_3)AtpJ8X-FsF_C<^8_fJut56$bqF!fzn^k>&6gB~aMM5Fmp;xvNADXkl?|o+k
zLp&j0HIJ`?5kCoYflAXdU=(b#M&$$Rm0+53-;3w*FYc#Q;KUvObfE1dgdXF(z}Wb}
zM<zrUy2=fA%eQ803TOXrhAQfB_o)MHmBL`}V2bT(j$c$C3%?K|zlP?PH7LjpHVhsv
zf7hJ9PMrQ7@dgl%{<6e>DTSGrOK~E;12{(mg}%Qj)Q9u)A0Yx3A%8O~d)e#nCLl8~
z>@-3lQSU56@+!=Fgi_V((@J{?pIRJK;pZ-s!Te`YQEEp&CUG#7DEORZh(T}06J>~<
zpZ_nuomdATI?VVG2ivQ#W$6sVh7X1v`u0LKXY1M<(i6UKPNhX&zb<)Xd&)t)p*BZc
zw|LB*EzOK6268p3Z2S#`S#!Eqiz+RY_6w?UT6TR7zrcB4!KtpmAD<vh5hibi(sGH`
z;5yl-k>USf*OcYOPwB*SWPN@!DBHQ8f7eOh@99ICExU<S5XQF&RAo%CM>Cj0Fzle=
zQzylg)M(~-7>4xd>=s=njq+4pbdlh&9o}a=CxeB>eq7BE<}S)Iyv6C9rX}7woU&ke
z-;r<xDDKB7q#e!Qd(RO1?i1YMhN``jZYEn?u8FU>wzbr+A8kV&pS*mGx+>^kr5=K9
z+qY)6VIfCPZ{O#7hO$(&=eEV6;MaHTPKWo#mDAU0T+H5CFllb+IvkUcF$z`%HnJIn
zxFzz9{~WDN`eC5B(1;t|7BnhemJ1IMBXem|Sv%0)@AW9hAudP5CG0uCEFx)Gvkstm
z7U6b-*L+m+G%WOymi;#@*uCdF+2>-0Oe)Fj{ge#ac$Sw!R#T2|-uJT~O!g>W%A{2*
zyU3x(DSM9@OlD|KF~l1-JZ_4YRNY)X<>8Wcal$$;LD1gZ>uW>xN>tM~<h7%qk3Jco
z#EptiJTMBo1YmPI57W=n`Y}gcWBu%lG{}_kQ)WrT*ySqiew@85S+4zvTy}4KVHgB#
z=+K3Ckdg9MJz5L?E#brM_|x?=|GW^6ebO!Q-A{`;{>{>}5toi!%!%J9nA@s0j7otk
zk0lW3KBuDAbBYRK`1JW%mZ+}5lh88J&->nXD!ejJ`C@kWsitb4e6+%q+;z@Y5u4gl
z?>M7NuBwcR4=zT!hG~jF7p=vdC^|9U=CYe5fJ0REqXjp(+nT=N31bS0+tnU_1LNwy
ztoL^`@Va;w<-Ka@RJs&$UrKnbM4CmbIWM$~S!nTW=S_mPjfF>oG(%L30x4q)BYk=l
zDC9ngb~UBH=&Tw*a(`*R-r$I}3$?*-SB_Z^-KmfM;=Wn#h3iGQHoB`qX4{92_)_y!
zzI&tJ2nFeeY*I+gUVg&Ht{m_(UFpT8Pzw3sp;?4e9;w!Sk!%cSgwpjSw1IPOLZxZx
z`aP7@KX3S%Bs!|TSQIY6R{8;N<qSL7c9mPrdOKJGpxx|Qxt!zhRYfgZp!b@>9NeQj
znWm%~Giz#wB(UE`p=v)XG-DQOSx_$wE2D5(%)7kpm&+IQyvHb<?6=tyJ{=B`kD2$b
z*dWv&VN*BR$Tus(3`U`<=8imHD06)0qAwq}cZw~~rLiUZLudtN?;VgOk@YO!A@!<8
z%6g(W`}wlF>mYfN0*SKCj_K=e%@5k1YyyRT16@ZPLxat=X&IY8qqZ_>AbOGWYj)o6
zQYPhy%f{Et%6Sikdws&=j{~a^;TC{b#3?QeiDqQAMp6HszpVM(ZYoDb7k_R&K1@Ci
zYt(spN)6aTz(KjlN4>b2tH+mnxpnvr-$(=AXwVTngFwedmd{FJ%8J|H2Q2#-f~RX*
zTx3A*gS0E=kw<R6kWf1LhDR}-zk%Lzb7n<kIjuif?*6gaqCyS%%4qNJ2;68XpE>Na
z@G~}L`|Z#UF&%7V$mCr%8rr|==+(sXUoi``c-$yWhwyPem@4C&kR!KA3tAx?mBmaS
zHGAGqdxh=^G)xcL@v=cVa^7OP<sYlkwNQoDO;DX<Td@jGzWPao%W5B2R$ETJ8g3P4
zFuQNEb%Zh*sX(U8yP=>A^O8>p=k>{dzxDlgVr!`hfwe@`3T>9)m?mACrlZ!8!&;m>
zd@f#AF`Wm0&9{(Wv{#!^L&1&0o7pHtSt%^0`MU2b;fDNrKeq78k7sPi=l(W7g!{#v
zwZud@Vg>4~sOySl98JDG=!xuRX%_C|J+D$EUB-;XsT|C)$-Dssv!xU*MC@4&KALQ)
ziNEz$cD?exaov$tDJf~Nsh<M0IVU+Ld>NA8;pwL+9z$5(nZV))DkEK^Qlk3YHt-`b
zR4SMl`7+hAZRaqjjj;gU>K}9g%s<fumi++mVS*ii3;bsxAno{f%LLn_i^G1L@c5R0
z%L&ji{-4<dL_ikq2I;?{K1DJP90J|))94of<_G^@(F6X8M39Tm{BLyOL;h-dUvU(i
z1Jn(2%73N*$&hyN%WYf8KmyIh*}0XI&!eq!APMFD4TR>nXNdi0My}r#0l*OkQdDEI
zO|Nqa3Lh%$Dt!1X&>pjZ-gy@x!!8an{(+Y}z6K5R67Ii+j!-ZCq6*YU{9+9lViq^v
z{|7|X#nHtI&7YOrw<&-;^snRq?|&i?04g%h0X!#s*)%7PVJ7jFqd8uw0e)I3>V~4V
zEX1Pb(oQJm1LRxj8*3+h6{X9&A_1w+;%&xWp?qb`hvkYqx-Tz@v!zc9G|lF81&+`y
zf@q6Dfj%1~-`FpjLJmH{>w3S7x1U1t$I8Sz>b7Wj9Mm3h9fDM4gc+lpTXWtwTuk!k
zkm&F3r}#KjzfF{X*uAcRs$AV-#q#D1&oBrNbS*tO`dr*H^3<NJ?@=<cgEX&H0&1SG
zQa18g@A~1~V^U_;ufgh`1`eJta6qLvEa&%P%fDj|LH|wP@*3zC{+p7*b1KdMDt<q3
zPNtjE9)%tk`pNwU0*e^m-6j6Qv*t6Em#RhUySj<vV%WSNzU~NV61XuoUxUVi@h=>)
zy#!`%HPVM<Ejkt4AGYy2a1YFF$dGF+Pc$GOBDiJ{GRH@9(`;6g6Z5c<`PzZiusK8J
z=jtLQM}}7iWxuK$@<0jboAJ$4pJONr0&=1q?8j)nddI3V{;am{OsuITOe^jvK6AZ1
z(B1Wib7W3gcWPo@y=(bvXMDo+P1^<bSStYf!MbLAeLVp{F!pm0QZ&FJ0M(`cJ_JF)
zYP=M%8b@shUIm^3MqIn#)zWt0QTV(HXz;Fx{RTq#<nOwTLN9V?e)<ob$HLV+8G!sf
zixY_iY6?9-G2y;;5A^J;5Rf>S1H&WFAaL6%pu7K_wHpG*2Lo7<eB`4t0AP83|9BaR
zHU{u(i*K^Hego;A+|4e=%Km3|F}7q9|8IME<Jgr=I92b6GY2Tu#>ZHDZkSjy57*&R
z<G&muslDM}%N;Fq^4`~{f-F_itw4K>A9`(d$(7sspsOlv4L(dDjenZ;IyQ?WxtW3`
zz<fxM4k)?j7jr#1Z+D&70^c&&4U?Bqv+LDW2&(Hhx%L8rjAO`$js*G(omm1!>>KH_
zv*39`eSv9j(92M>=c4ZizbraoD0^4PtaVGR{M3+=c<2vC60%}5=tnr}ruEc(6q}&n
zLC}H{cu0IuSxe#FdEMn+!An<a9pi4BkCdj9)NIMjcqU|{2%q1lCP;fME=jR_&nvYj
znsn`}0)^T1d50un-^`5Ae&r)AW0rZLxz246nKWItB=PF7Kkm<il9%0T2UF$|7TU}N
z=+tt9iZn&gN=%<~1=6;A=@Xt2A&lQR#PZq_atWWWFw<p&#LEJYyTxWx_9R|K@^sTC
zQKAN<S<tAnHW9u`5KMcRNDt~AA{e8S2p5ZKcal~P2uDK@^#Yfdbjx`KpJWNnfwN#W
zKJv|VU_C7JRo9yFl9S|MpD3O*k8{uzXRkKt<!RBo@A`{}vdah0nY(DWuKYM&x;WwC
z=T$N1=r^~$_D-RgYrmA!p_)sg>IMY`DsYjnB*L`?&$vbJC*a<b*73H-TA)zJq79|D
z626XDS((fx<xNb=uPVuOCVcnW>|8{J+G`FWRibM!rw_4GawGyYFNN92L!!ShQ(+Ey
zUw-ytUBf6_l?|=GpXz~rcq^8M0$!y13?Z0}%ADneI5XT$&3dva2B{JX3J4Ud%2_fp
zqF;z@HOY^*$qK!t$spercfF{5KmK{ASkBsHcPwi}T*VOlX!e<GyWqpj*oz#SQOL;`
zh|%;Huc|)1s`nSHz8zAZ5=3p#<Mr<K&|wPEp1Q`!@sBol$<V%oq`59rC$kq|9NsL=
zS;%I45`-rT4N{^7sxYDjEvkn-iU#{Ix%6meCs_8Ccv4knu=M+iecxsDugB10btIME
zuXJwD8h4&EzWv%DMsotzKi+8fXjV87$CwIp@ub}+38(d?42l6&x^Uv{@fb<H<r@qc
zq<#LaIf`hpNzrpet9A0D-cQ4RHW$5@TtN)$-Xn{&6fiUoWejn6{@g^uM#`tH60&dg
z;_}8ZECip!zgF{)Sqgp}gKccKLtst4hLB!@{(O1b`Uy(55p;zV7jl>@wK5kz`DZ-t
zdjIFJlS-mBiqSF$6_8|h_GaNK^9v3+TesB{5*C#dm6uTXlM`_y^|sGDCu_S>1#gj>
zXL|!IB>wUO(kjX#v!8NeCuJ35j}NCmW~PXw6GBcO_}#6--v=|r!<N~;@|h1M{5ZcH
zM6mAEtSsYMH+l;2*vvFt#uW$aA}4Qm3g@vc&9F>6B9Gh6sU$I+%dizvT$P3l)25YX
ze!=^Ml^`(ry;g?HRL<Z7w$Lf|hndFMxNl;xjG5kSExwk(ifW1upmLHpIJK9!+(NJ>
z!#@;S2hhysPt@x+=+d9QI%PjM#kE~5#Y0(nC_MI-khS7i)VvRjr*jIPl))sw>yDcF
zk?v-m>N?($v1=-?;Z>&cNg`_k3j48j3#98qC7&VvjUqssTvBUq6JO_7mHVImi9aBw
z4hyvEnJu~#*h02Kk?(9-60ZK+b3AXevr&|8y|B5Z5P`p{ICx$NO2CjE^RX{1dp7Iw
zB3NjUd|>Cu;OE89uS<$$yv16yrZvXeI(}5giz#vSpRa#@Co^@9N)YGn^@GAP$m^FW
z_EH2|9_ky75Szv*fA7IfKXLXNn9>T1x~%>vEP1A6NMUxlhYWZImf`;nm+04;Ijl6D
ztf)L%;?pv{pUQ;Yr;Lf(63|W^)>iedldJ7Gps;vxUa#B9A@`LjHywx@%)y;#Fl9Tv
zb!9j=t(PpJ;;l=?k#~I5<Kv$+o0=j=Opxcn&<E&Ox(KgOZ%uTB_vDb3U-)BOezBP>
zNPMNrWf~|eb|I!6L(Rh*hle40EL>%Wqh2t3M6hONGZ}KXK&7CFexrV7sJKZbCCE6D
z_$&_pQwC7fNCIT^S|pOv_&_(z?c<3%zf|-Rf$+8vkkzwP;^dn|eIOONbCxXh1X5i2
z+PS~ct1@2$e8LITOFUX)*T7p7?QaJ=-7S5EZ4F{2MedGH3NaDq$k!o}tRvUiS#5cc
zF-5>*N|wh5!lrhOBt|=Ax(-b>p`-?3?nnc2Xt5RKdj|?q%T61H?+_4q!~QAQo)meZ
z=OSAhcDCzMrguRvqeT71A*o?tf+*5J{mw<EWrR^)xbO^5^M{Dr4${9EpzWaK=jaJv
z<QuIHwc#vuJfZh_<Jn7-x*-MrsOy0$w<~uuu|8p$N?dsxnre!tq7lFCo$I^@cUF+b
z%>8uKtm}b$6BX;4u9)3TW3-&iPHcEZl4^<~9s|ZlcA(J$EQsGgcW(7&S<6nf`-~eG
zNAlc9@JHNItevph{U^edFp1{;9QA<uqM$Ki51@tk`;e$AS5OY7Pl-8tK36y#Utx33
zhv1v(i5>JTiKjh@Bd+4HfS0Es(0J+Td~$)b?7(e-T2GIOax2UgnO)HCDGlbSRQSrg
z_t!s$0G+Fd-#`XH@9L%PiXQ-wV~7Soa+iD8a)wu3K<n*UI^&&-<K2U@pug~pg}~Pk
zB&o-y?|%YBsQrIHguiIV|7##Zo+CFq-w{{EX$$YrzU(@B`GU7kpXW8<zPTHZB3Q0?
zvjnG6Y!fMKpRHLmHvas%uK#J-{35*^VY`e21_>rEIb}6%NaSvDE^Y_De1@W2=X9B^
zNcm~?GrLK07SO7u*{kOwnW2MY^eg6g5EPw}k`eAHcmBzu4nt{wCNax-{ZN*!QPlyA
zb8RL{X1X{R$$h3=JPCXho$gZqT-!&9HhTf{={9dq?$S8q*xrz<@E#@HDkS5&#$brv
z2QtEB$iJaICj-&&0T8b8sN4Y+gM$u#l;a$voK*;99|tH@d?E}KDgDPf>!07t+!jeB
z)l(;-oG~6aKW11Co0CJ8t$YZJTIq8>6t2o4)HPL&9~vr^#hIm2q0UlKzBo5NaN}kS
z#S=31%;^SV>qnaivSZt2)d`cf6OxT7LPMq$Ci}>+S9G*37Ici2AlP0UI`8}AXIU6U
z4=&E<XGUIp!PZu`^N?_RI~0oe7Kp`p<)n-v&TH5hFD7usBlcs_yyuO|I+y*BOI0xO
zsw|Qkn}Wm_zz`pW?9+uj?+}!r%7(eGYpY7pk4tb>(m39iFBbKPdw%;RtJ&pYZEYnU
zHk!?y-Td&~t`fDfsC-2FnZbNV(y+5o!l{l~^x_7hPr_k`B5;tolRI-IX_VY#(%n${
zmG^>Tb93nY&FSmYx%l=Lv8?uzqv~UPwK3ZP8#3X=eCoAW0j~CHatg{|UZnH&qr=y4
zokgOz-HG<92g~E{9nIM*m+<%07JuaXP9gYkKtgK?Z;=ZVpl>Q^lHI(tdGK}xCv<YC
zV1SZ>!L03*1CKNyFMkcdC|qN<*AYVnmt*pp_j{;z^MT0W^_?MRgXLvD#L*L@GI(2o
zcov5t>6HY#Hk<3vs#DIhsezpsVxpij@{Os(g0NTCKNs_)=r$IecS2$ykD?Pjf13El
z$XuTn|J2Fm!7Sl-E*et&JU71M8PA`*e|eMK&{*h0D7?{<Gi>Khv&Uc%yF`J-_Ph@V
zB=Tn6uBqB!g!qv+WPk7VX~oqW2P)mmOE&MFO!J8nmO84uSXx--q@KV+9B<IxD;uVv
zRp!QWY3EE37AD${SpwKVRBJ^^A7*lWf;cvCXB?!_fZcAkNYZ?6eD<`)_hzMMRjdmv
zlfJ%r65P0mGRBtY6Udu5QJ=Jmwe-1n^}6M5676d$&(4z6biLM?GkWM689{ig6Uas4
zUDO37!2rp&DncVUj!Ivq#a}LKGc7);pEvtstjWBHYYI6gZGvpy$zd!_aD%=bx^^?+
z*GV!rZkJ~%oT=ik--obzYN0zxmP(K)<PhwowAvT8_E-ofSTdy0Q`W_S4!%%O(Bqz|
z8FlI!a(Fhy&)$m+ao`@mj+%Bna$kOEtG86y=2&IHxpB1k<b@m-J}k=PKI<gnUNd}h
zwY3s8K4AHMD70r*67%aAe(jsZ-B(*k9~odO(bVUBV7Lu_EJlU(aV+mzTYAuIsb~Pg
zCy2(LRV2<Oqil!UO%s|zqMGMYea`9&u~WTaR6#NMGNxCjrtjZ<QDV1+uli5X)~^Wc
zkBF<O|4!t;BCbxDhB2i7V(iWxki?zhzlZ}QZe14*CQ7cuXEJ17;2Th8YNVR7Q(QIz
zy$NbA$m}l+x0Ijci6By5FcQ4a07iz{ZEs6(!kzRM%9KhLTKmunJa(Vc;$Dn(_zlDC
zel&2B@1-_w%s>7xXz^kNgGDDZ4pZ+sVj@}4o0UfCesysLsTlx$n%*%++c>Tl=_~a!
zisNqyl^C^%&e_6qz4EWwF|zfsnoK{Z30cBP?DMHCv?n>$6EDZwh<b9C(uaZ7|MFT*
zPA2=*<9^e|l}fIkjq7UBarP%RhROD$x|&#1gJV%wV*%V_UlZJ$&5ryYKuDaggQokc
z^_^!E5C=|xoXBXM#36boZ@02r#E>sK$}u@vH$27OdWz4ARPRqX@TnR0gX(`_@dO{~
z{bEv#00asLzWO9p)bU?lXf}e6m?Wl9^fkcSWZ*+>UI4F=BfrzY2|xZl!ph!4+-OIq
z`B`6{E(d*x<d!1Y%#O$@GZ15npq3O@dQ&h#cc^VYH^#`{R6L*YajK-d>bdWXt<7Ye
z{TnQBM?8`brN*8!%c0VXeRfZM@@bURqteVkZk6AaSR?`QC$2v!MuB>P(oXOn9N1sW
z_yt>Dh#S$^L`pCUI<+J@AIivx)0wb`2bB|VAj@UE)4`L71*bk~75PYe5sSEMc`AJ6
z=e-7#Z_`mH6r$Hn?qdL!aZI3nyZi|V>?<7*=d_IJZPx>JB0@NnX4CHbF!cQxm>Wsq
z$(Qyi@^Xx*=EAe<=zj=kJeM&c>uLY0e7X(*XE%WUm+oBJQP_V7k@WNbAd-HU9r=F;
zk@RP3>z`kvZGq=kEFG~?Gn(7!ttbFmTYnM%qL-`Mhn{)O&v~Xbq_WBBl)>Yd>-a?u
zJXoWWWi$YiWb6b(iR$1&s9ZU_u7vQ#n=`R7&haqrjoXV#GzB=#+5w>rUhJAa)|zVy
z@M9zY4diRi3R=Yf=-RKB(wZv}z_P>`-cDAm;<fs$CHmlC%4LME1Se=e;O(vUa9Q!v
zbzsNE=J+fb9`DWUcfGAI5R$!FY>BEhU+i_&7gb3^5!r2;&(VY^XmM98OS*3PZB3!R
zRk|j@5;{8ZdM{ie$A2hur)(c@PI2NZ?B$C4UDC{a^1WRhfVQC_+o14Sfb`MLXG`z8
zrXY6X9}k6>f>+ZTP`UgRti_Q7{gjZ7J3AG7@aCIap-Zs`4UZ92O;=vvb3kqfriA=H
zg}tTP4qzK%!+{y{1{-Xtkbi~HKs}59fC0W$)rj5i20N1W$KGP(AVp;wQ$46h#bdLf
z^$j#PSVkv6V|*E5Q@bk?72gW6HnK>HO8a;T9OUxxH*MfF#n(~-OcLO+elo9d%cZD-
zh#m*FlxqrXdCJ$u({vy9<CK%k>!4x#kg!|!gX~#V`bGBAp{HxsmnVz2PJ-u}s(4Ps
zgsdqdp-3Lb$~wUHM+e}?-8_L<V&fZ=<=)r;I~}VEwiFgvfmd>f0+i5f$SFIg9S3YZ
z)_m*z1<udkK>QnB1GJl3;F$(7{>sJe)^)uCR|5)Im~}`&FO}bb5qsCMEbFENCe`yQ
zC!nrtn&C;!8s!VHeQ74I8o2I0euQ~`NL_ru6?<19H`4KgsjyZ|rElpOfYD0W?bEQK
zs-2(z@Fq-<tyHirEB9{d-kc^TR%9v9Jp;II)xtJ4d!+9S!Q5h>y=77+R`<h~H1<Qh
z+dRJ7RWx%Er`&73SKztjyT;6%Its((6U~tLD2Nq6da-?NNbExr`D&)qXKBG3jUv84
zl{mYfF=XG#E-}0(MFiTfg0*u=m<Fkv*p^+;;kXLSUUA{#-HHFcj`j2|hhLUmV$cq@
zFu>L_(z*anaYcUlh(FPYq(R^V`z_OZ<IpVj@-okoM&LJ)+38hEbYj>U-giMOa&Z=S
z6JIuYO)i^rHAU1vKkEN@9rAr#a@!iiPX-{8)BGL6ZuuDsT#3C*$e0xk{G^!ISQkH(
zhME0GOW~L>K-`;t*h?SxTv#Ico3X2}gl`MD!fo#J!3((`nP)?hTRp4O?v|sO0#C;6
zGjl=liG6mSU-d#abKIR7qJQ?*hZ1v#y$G$Iqv+a7?`Xh3uDUyALeUm|P6-RV=c+Lb
z!*&&Ld;N_;XpXMD1GppKAC(u@w@%^4$%c{>Q?N*L4^-+ysk4*-mZ3-AeVY3<UCg5p
zqUM%-zO;P)+_>MDe4xK9us@{p%BAx@|Nh6Pg%}y>^5_HZM8M>6{Tt|KrBw^i`U`by
z4HqDaxmCXBYAZ;MLVu2y0KtPIOHa<ooA}M=h6|D&y=5w#@2|OmMJmI$fcWaV*L#S4
zKUQ*(HW$~euuDAFVJe&!(M?W4M+ut=CH)z99cLD)TJD4Df2&Rzh>ec+JwDJzcd5(W
zE|eIz=_kcSKY+2kua33v@1wEdt79<SoTMteGh4MP4*-G+w!W*|RP?(s5T{`R#=w2v
zqc%>9PX0cslls9n`^2hVLPvqlOHo{Xl3f%)hGtwSNSZuPnBXwLlpEzffB=tLZ+*Y$
zv(b&&y}ZvXD?}d*+EtOa7GCuh_diidju^y|V#dtIuaZ}cg3)HeDqXDA9CKaiiGiw(
zfvVSA%8=~vr~rQ^xsISg_OFqkw`d{3Ja|lCW|U5K>E{kS;!^Y(9*=EUt3O3iT47S>
zI!mJCuE3`7m`~e&7z{i0lIOYv82KK%NO8>c{}gkF6|!<|zEG3Jb0XUm?!%<N<5uoM
z?jVZm^ka4+4Dpg6-{}yLv`Viy-UJMB2sME2n1HO)P>2fyr4q_c_SbD<h_7;!wH6cB
zBfy3CWsGc+0mv4A4iIqu)L&gfPyzi_tGvJWS2_RNXhl0Q<Tp?%K*qGPv^p_`{_pcG
z|9?;_ssG<I<o2pM@GgMZ_))gBo*|(7Z9g~#_Qx_3OcyevAeBF}0}i=IWg4`_PtYWR
zr&0cwo6GklZ%>zX6>z~e27R^368hPA0-ZAh=)owILC?qd@8bC(2b>`(Go3Q2cd5SO
zpAW9jTwX2I1jSw~IFJ1t_5N~MdX0H0b|RKe7S#}oVLR;V$c{9^dd4AE_VJ~6{Ku2i
zx@U5XjyG{d^ilqdCy#skyXM8nz77~sSUuc7^J}-zt;?i2JijVQO46LGc*I+!rvABd
zsb5<`M*@2my87&RB)i-m`OQHPxfgKPW>95-uXtX?b3E1$K7dBKdf_7pmg$B&+UjpT
z7d)*72&tBgQzWiZCp{^4ot5|*+?3>93I&yIM?`t&w<{g{sTlyj>(w?=s4b7;)49#J
zeVQ?@A$Ri@v5^6jE4m2jx0fF)HgooomaZFzFb~m#y%^r5#@8$^EGgq{exp(m1-q?e
zR|y^MG1-x;0Tf=hNTQGuNKex~*!&a-bD?R_0H8%H&E2$I;rY6BB8#H=wU+fyzUlE(
z<Ad&Ez2Q>0f|8u8uj7M}p7;YWn+u<9xKP(%q-3Crz*$t(9pmwpO6!Ce+G>TM>W9IO
zx=Hqmtym}f1bX>$9&Ai>f;ic#SU-Ok3GRRiE}InILHB}&Z$54+IIjxydQ-As0h-}A
z*Tk6#Sg=pCi|!x4{xNO*r<bL>WQ{leQCF$8<pSTIB*>AkummO8PCG#<xq&BSeoxEJ
zrQ=<iH5zlLuop4!y{Sq{=Dv;kM9iID0))#kYir5W)^o4LnOYNnud3KsMyha!DGtFm
z)HXlDZmB{i%V!A(34T5v+Aw$%b}xeDf%nD6-J+)or8ZA#NMPwY$WCuUzZj;$J~c+?
zKAgZh7iN-AT<%RYT(JK0N~E1ep39##<JPbrabYVl3r1W(MsqHse2MNdB(~&2b`(N(
z3})xI090Sq_4p-_#%+}$-5}Q8)ey_EmWh=cwST`JR-|kLM$;i}A`+isnc&unm!#O2
zE#vfO=*(v!RD3eDa#0#)iY=;>ws98OG2&Ro*IWSdSXWCwQqtSP=#c6qFX$@V^#TNq
z%m8w#ueud@E7H{2S(<4_E?p8>GV>yR)ML`}Y`J>LKSdEt5nQZ&tPCMGi#^+uOV=iU
zh(#O29b>x{T19t!2zZ_^%y+Xj?#s&1u%Z^wY}#g97cxoPPP~lDG@KNNAjw|0IdxLi
zqT}&00|<G$0rz`A`la5|nSzzDwq}_YsL`NPLq~bOnGiWdZu@$<HQMTZ34`UBK@)sj
z%t<-{?$bLINPb;_*6*0oe$+2A1aC94mp|-VB0Zhqenb?7dnd9!BP_m6kG4P;B2RAX
zoXR69CMCzp`yKK4L_h@>?z13oNIJSJBzP~b1y|B+@z~!^aE&Hfzb~b+@#>L9L%r7F
z8&m<dQQ0qput*q`;5yQ{NByRPfx`}S#+HBBwG8eFBU;JxsoqIxig2y3j!UL3-W53+
z+tJTvg%=4xS8qqywi~r}+%l-9had9r_I(%koy`n*ni#A0s(Q-cx*Uf{O(tctDEQ*l
zan*a1=>xXablL9DgV-n`xK={^JDew#{^3^P<;lk{a=7B~@6L>*uGRW{A{oO91wDev
z)8n*Wpuab+*h(Zwl4t0{Til{I7w0wllJlqt=giAzpi{V~s0#R!Wa2JZMCh_ej9>UL
z6jyQOFs%^wKu%0$4JTUfa1?7vHCKj0NR=2D56~3p5A9@80-%s%3Xj;6zs~p3>Egu4
ziF=97rmy=%iqJqR2)idUz4d<3z0Wk}@y*iiaU{!m%%3ywwr8hP;Ys|O;RCNHV+;mM
zfA<)rVDSE7g~`N0<yy8R<LCy3GI#%jUgx6EUVD2|G}@nGgZ3z9j3XodDlbl|dRoL(
za#aeco=(gN&-o1!)c!yxh{1GXO+9|r*!gf4ugI>bOPHHai8AU(m+*ktS`CDAG`1(e
zZH79@d>|!=<${63s%6g;OmX<EF-52zhrGa@R&J9h*lX-(730J^J%=(I2uZs=d;1{Q
zgG>i?p2vytGigED`Det=2lCm}Nknq!CnSuPb9*qD!7a!UU)PFqO(PI;l%2dGLD&4j
zaF)|u^n=c)lwGBRM^?7@l4E)m{l)n^kx#-4AE;xmu_#E7sgFx=s(juNNO8=YQ#6S%
zJM;S*8eGYHrNZBjcyYpXQh3)eGLv<$bfL#w2WIBtnwi+^+Cu#)MjR@l)~z1Zl0aEQ
z!a%K`H5MrGL~iAd>U_ICL!mh;nx(Er3;j}zM&6hP@d83_UG{mTKu_-#gRXA;F!vWB
zw4eh6X1b{WvlwxiEt%;OX4eJPn-L=;qj0I?+n)R`z2x5MiqMV;6|$6*Az2z<VT}<F
zk=fpz26m3!LAS@`?eKZ=+hG%eVCNtsU3lzhOwvYJA+sxgu?%o?CX3@pJZ@G()32R6
zsQ8qipo_*bAcxBxj4u(^p^qdp=x7%;2cmk7UvhSF0BmLN^3!M1%%AgEW-OArgm&zB
zWo1jYMEb81ekx8RDITcz3y}~8mXb&lyP>8QlGHyTe;ZZEtWvBVBqweAUS<Z22?k0u
zkiQAy{xt#vQpE&|e;t7(|9>O`1H%8Oq5r~3;;)Jq>TpvagL_~dfIWGBr=rI7v**oH
z_N(Zqfp5b1WnQpG56V2e&Z?J4Q!O)o_RdCX@a$ZBd(4b~Y!1-6wL)Sn&(w_d8e;;Q
z!T^$pZ5g2?1`koJ4RUYG$VxZu`D7pEQuQ?}*I~=)z*w|L^Xc9y8**N()r(Dverl(F
zeqv|WV|o=x<^Lj#(H0BWTfzfU?;1d^Mi)>~Is-?DAOV9@pT{HATL+|j4mG^qZ$FxR
zlkG<N5j)x$OQ6m{s=O7NZBj$*RH?~4#Iol$e*Wl}kHsvm1dA6R2;4A6bG`?_p9lbC
z6pnTm^qkZYaSv!gMpWE2fH!3-YZon`p`3_&Koww7%>ayGH^u<UySmV0Qb*)7V0StJ
zpj2)h<o6?_p3gaZ0wnL|;H_`aV=|=7yMReB;20&U+X4?=fibD>x%)q;K3#8!cM6!K
zFd*a+<h~u6^NW*HR>qGqqK5}r;6<;I*Tbkjl`mTdlge4RKNbXk)6VLNE6o?@5~?bO
zuG#`zt>6&=tyKp(;s4@iaq>B2O$AR+Z+jNd1wEY6(!lvlW*)VX<oUF=N*ymlE`M_H
z6rm|*&#au3pi*iT&)C0A45z{jKhJnTXveCoc4(ShAc}NNsAbyiZ<0Tw!UxbX`F;wi
z{iKbT>}7JU&K_p*lwF-Bt6^vuU(O!W2!58UYDL}$1VZ@!<~~yO5eZzQ!SyA`4=XL;
z%y6*kfxBb#Ha8(h$&g;ok<|LwDC84(tf-C8Mt0)8cAU#(JD~zCHm+ud0@Enr165ln
z1wty{KxyTJK08Bw8s?m0t<;l@x7}<m^f>YDu#NKp{&R32(EcTT3;b+PAm^CH^~Tpv
zJb~a4zvDO1eDa~xZ=jl&2&=(vr1T_^8|}tsR7kMcL2#S0FlLpSk>mXtmp|71JB^jv
z44tn=U9&?9E#Ymj*_d|ke8I4ZrM_u*OdVamVg{ncFxVi42R%3K!(5^(A42@jfNxp9
zKz|O)w^|)THNa_K+B!wVAE?9CR*mZzzbaIr>KNHcFf^Wu$$7W_G}8}y+GU?CBpP7&
zZMZqJ5u|7@8g!+{RK@rGU-laQ72@On;b*L&aNsvepVI@q*aI-U_Ycd${`!HnB0TpF
zb^)G<#9sny+%fIjMsOR7jhLq1wIg3N##Win*RC1EvxfJvk(wpX?~w!B=avRKnYd~|
zq>Eh+g<UQqTRG2&TVoOLIKa!`(S%_n*dDkL0EU-ac}fPM$N}EVL%L1YDJmK2EJue(
z7b;7tDP*%WrUjWlJQ~quM59Z;kyjc@e|udzoMMl&HyhKrl)MZFuXZ5o2n}rs#gj7v
zhfpnT#J{YgT=a^r(uBfh+=V%-h`!a;o7D8r%gMqd@*r%p6I!HZ^Rzl>oG#$-AHLcc
zyyURM=SN*DNq5)T_NK?FFJt&QP1)8d53>QpSPZE2rs=C8#oE)yzHPcZvR*|T;>~7u
zv(Q4p9KAErr=MoFN-lh~>SP83c#gI5S3l9meaImC(j2Xfc?*N9K;<`-?e^_G<$_OV
zRF4bdTa#0s3b{*6pN_?}OZbVdVcWm1(`!DXwcJ%rj2%XQbW!cqq<K2*I?!h-p4#ys
ziX4_8^D0Kb%8W!)a*(lltwZMP^8IJ+(H67MydthUM;xQSK<fKxwQ{<QvBN_7friFU
zW!c6>9y-Z5W55gA_DWRWt?_w$u)o}{za6fTfVNXmClPx3R<U<E4fZ*I6fld`M9`%q
zYz)&Nd{Ju}mfwk(zv}Bgc;px8wD7JZ$H^P$)XHMQt?B5{*L`Pko%sb@mX4>gQzV2>
zWWxFJA1uA+C-0J`h_Sd%kle+uYA|=*G1h^Pb!+)lrt(+xyqO=4<DOweo>DK)4vRGA
zNTik+{P+o~(;qN*ysY^i+g;S)E2OC1sAZ?o*SqTfq1}VUGHAA{f#EHjpDv?!o?e4R
z%+VLMwR*tB02NDOdQ#YhH8b8|gpQoDQbruU878#XCo(%uEeyA@TVqXXu76zvJ;QaZ
zE=sEYyjEng<@x}s>@R%1_FT1EjAVeZ=!JJVlbNPPUd3Cn;tmfpM~Xgex*D;Wt?+tT
zclXRiJ0Fja;}21nhK3Bd#G=p^wd?jCNrZxf5Q5ZoqB}DQlD4DYe}oar1)bIhd5ygg
zs$ziWSlASK9lfrfG>yd3nM0L%c)u)(0<Z?am1*+(AZ;TiT9A}o+yrm}EK=|AjDR^E
zI))_9IS$o@eBW3dyF~zX6ay35lYXH-mFx2YbazCXR%y~?lPJ$+_0KN{;MMy8F*$Fz
zJLd{0vjHN#FUq0YF2`GUNXT&|Po!TW5;7oO2woQj!(Z(GZ4Kaxa}3z14zoc9wpMGF
z(=s9QFdj^G%nqNccM_D=K1bnvzLTyM?0vZuxN$v?gt7nw*Qk3dfpY6t<#uut+DUT_
z#HDT0m`q}1mMVyt-*<Te5?+DUmGTNz%wl!aId&N=45+U)BOh-+0{@^rQ7-dvbQdjZ
ztRwvp3KIA}66dqwbA!}|t}4wdSV!0w8xH#3`yR6&s+1v(^Ok&9EtPt++AA4xbSR)>
zg?PUTUB&&|F=l3;f#E<%g=Lt{3-k?B!$qv_+;UcpBJjUL9w<SI^%j=x)Q2tTo#i9V
zAA2&H2FuW)6WVdAz<pPhUcR0&shPSE-KdEacD5ZKP(E0Q<07|2cN2OVTfy#sb%i;d
zoxOHDCUAlmjS*8#&R@Z+!IMz<cHNQ*L|IK2ds6=Kp@NuNeFR}!D37dDSz=U<?Jl6_
zZG?{n4}Ht-u(ZZZ3p~KRKyE+dYijxe49@OYlQa%xV20;~V@iC7&aXebo44%;ARSm1
zX_WB(?!a3B#<dE>0$7H?g%9}Kg(vB=suo7RPL>#jj9il(JV6v${rW-<aA!RJ+noXV
zN@0<6O^E;k2}llt^@F%XXO`WR1UVc>{=^~3)z#D6_uhm7ADV+$t?Upi2B<mTTx1#9
zI&UV;xn0{1r*Lrrr?YP7_tOVHIs<C5oQNkW#^=Ibu1LV@0!cFNCAeCc-Lbm2P}cTg
zyWuhGAbX`r#Ov6&s8Upsm6Pm?e4FEiZVfn8d*ZR`bh6v_leG0Gs9}DYqzjoVl^EcT
z9UXrgi0CbJ<#9PLQl$q51}@(iA|~M10URA1$N-x&fb^QLc3q_PpI3%R9%Cf<Nv<g|
z>b6ap<;Y`r&EHe4a=_4R^<Tq+%~u0xLxl%EXIdTYEzM2Gml=;0C(wHmKFfhTDDj-L
zy^0PdmCib_-LfXup8};Zfnf^Z|FLd=UL;T^_?n7**v19~iGTc%3=L>-&MP$Q@AT!T
zIl{x9H6^TBW#WsYnmiObI`e?hD6YVlyG0(vhO#wO;R}@2`i2m(@7h0+Pi%WEqY*_N
z&X@mw)5cY_W+*h#uaNUEzo=X|#{lFTZ1v0U4z-~!>0b4Ax9(HaI{V)~Y>Clvl*Bg&
z#WYvR&mzcH4S9h6(`EJY9)`W<s{1`MR0=%atabtC>+=dLMx}zyi&NfUjkYMQaOP4k
zvzdOClua<vcIw+ef(Py8qllm{^WwlP#e*k98x;lP-|u9B>*srUzMMHa<h+n3t-+>c
zDXR{<)>NU4L(rJ9_9^ptQO3?jwu?Jj*L(8zOt@WX{nD~YecIY2e22ytIG)b@B!3Sa
zl5?t95B{4p#l63n*+~F_=OE8_U@HFb%gv7F&q~EzfI%cc?5`{1g;y{CXB_Ry{_h>_
zR%zxjV5$vwh5Vw?xU%#0f&x6c@AJ<nztO(?Jk_=6X^w^|&ShtZBpL%eru}{iUA$X^
zoJ4}Ij(!)~Ljxqu2Y+d2RC=yneLbM-$tJ9wcH}sMWxLW^M0{tO-_Hk??BDa^j1tp6
ziB+5Y^r6>deqye?D_>BA=S!#MO#ip12AQNVen&u=9lmVwX<-5GGizwiF6b@&0Ne6q
z3PUwgZtR<i&!*e!(lhz7m&=9eQ{5Z8(WEdAyXC@)n)6r$GZh*Va-nj24e*o*^y=Vx
z!>SWx-3h}^jkaZ2@w$HBWP<UWqY(LGKC>e^$JqhjJN6NBvA1MEMir%92M5$)LYux~
zHHcG-&YYyxHF(JGzf1J~W_|{Bt&dvilwJ~EF^^4OdqkjFouWS_!{^GTX*X1`;5_Zk
zYm6k02?EF&H$``dSfKk;Nz+eFR(G6IK@yh5-cuun!)-IC;K0^RiPA?L(69ymwQ=a#
z)|v`}@z=(+Iuil*fKH<z%|p75SS>B4;L`y;XcCBS{eH{i4`;DPUR8NLYVS<l%Dr@v
z7Lh%slq^&Bh7P_$aJpQAc>huWSuhE(G2oHLaCH$(V0zolxjF?SpSFYGN0*_P8}%p8
zL?OLGIS8{@xC+?X@%sFP5lIyB8>o*JQZ~8ot03H8=xB>PTLzw<vfDJk6RZ@nJn(Bk
z@ISmi#{Y)_n1K7>>=G!b<){!sR)60FFe3P%9D=xmcpm}xae*5?FpW-wkJcf-SS){e
z>xGG6%&8Yd+;}AdPfq~20wace^}c-x87qnaA7`o{xn-tzF7f|sw2PxqH&F<lwbs05
z#xVUuhxv&(okO#JA&@&`gJ0<JBvR$+8M0fX2^r)p^J`pA#5Mfy<N9G9F9V_1s{f82
zkRSSqS1eqg87>+w8SG5Fq)DSETu-cL*~lnDqesyzNT?N?8`Y%WV)Pix?*wLrfd*j8
zF#Z7KisDj0=sbu6^ck!DkC0O(0l(JP{aS1H&ugp9z=x^;VgGCj$b;>{#{tEgU`ypr
z08ZQFcvoh$Vf6Tx$Nhxyt_^aacf~Rc4CR+Id@9qVumXTyw9~EsP>TIeFG;%noPj!r
z%9`;F02-bP_2mDD5BQ$>sRo?f<m|}$JkprDQ#sEkd6ib31J4@ukG7%C-mFPCX4Ul=
zyBCRcua+Ggs{+(k0nyGsc2fzMkZBqLK=L@`W05WR^kFk_V84Mx>{Af|3qW&A3Tc)F
z;GqXzY~7t9wuyesOhREpoc-77b<6XmJ6m@czh2km7~S({pjoYYxw!`j-QMKL`w`W|
z&|vRGf$p{wR+|BP7n+oNJ`kv@k?3)1kHBR%dd#6I-Lp*km^Yz<&7gG?Pa$ChejbT0
zlB_9s6f0G2-3lqL0!V6S^%&2K=17G%)oF>VN1j6AMoYLr8N4+XiJEg#1o?V-Y>YUc
zf*wBvbg$pM^@&H1GP%KnSE0aft;m}uwm^q5YqGq^L5e=#Q~WJMduTsC=HlW@^asW5
z6SbdM<`NVLK~(-q&N(zk<3LhZo)iEdq=#b$7T6oaEN-3hPrifJYY982Tq^PY5F@jo
z%FaP2h)uyF<VRp$R3@HO3D=x-W_*InPXd~9Fmq>0U4fId``nnq=M>~O(@#zox~!0T
zyI}ZzuRFW@=}L=BSuL8e8lT#$fWr&{Z&l_4)rBI24P@2V3#g&n8pE+5eFb%sjvC+U
z)0DYXGkvJ1&&c}9yw*;9WYh5ZOGW)9EymU{H;mdoA@q-D-@D(Nbj$afbt$u7cC2|0
zN{|}^nYDYu*!Mk+c&tAO-_m2_+#GJazlmCFJKeiA#KY}d8q)|n&_m)!Tb+1B;O4uz
z7=0<{k(P|}an)IzDGJTCgA&;Y?1@!VIIKk}5OjYw0DZZ9+L4Cf_`leD>$s}6c2O8b
z1wlcOuBB1}(w&QtjwQKhq+`+DOF<+gq?-i-(xs%*DIne5-QCMO(Y^P(_kPcJzI*Sv
z@A=(0e@xaKgE>b$;~8T<{al6NCY*$2rtRv++sxA)>8FdYOxc7?U<kZV`+?$4%3mS$
z0`!tS7~1*JN_4%lu>=Kcfu=T-?{+~-j!>B~tVnR5IF+DZry`cY3S7gVNJPoALbl7U
z$0(&vAmEd6nf5t!*0G42*~RkEZsWNZyXoAh69nzl<9kWOGNu-fwa|B&QWxt!{PFc>
zM;^<=<!Z6{=#aw1g)PnDR`j%rz*tMgLX__>lbBpLCbG!$MxP0AXNi9pwSaCE>NJ>U
zHa$`=qM~DG;R(T)YFF-cT=LrZR?9dJH@y@aDnRxzHgrf8u<tlc2054T&f10PE5Cu)
zSX{LQAu(Xzw!8^f`(Q%12`Y3+bTp@SX1u;tNohVV){oj%5WKOI0(*a&KG#Ls<X%m1
zPVnKx{0Y1C!;ViJR5-80H+B*>E-};BKA)l~_-l+f@iSN{ESukQ-Vc}+15Ha>SG~*#
zMl=O2dOtq(kQ{i%!Kl?#VE@HA?;)R<qqify1nI~vinD^p3{dx)_9Pn-vrvWvI{t^F
zE<Jehl*J3vH5_g+<VOo5%WWGv=a*ux0{3C5=H*Z|!WU0lHVL=iR9SunLPwBQ+<MR6
z%J6Wm)*mh4(ll!=Hn?$E!sI=}%VO1Mk{~(ghYf(}b;7>4@mb4N^2P2|Ycfs>X8b;Z
zEnl$F5qVu><sPSb&QldAKg-}cPgTR{iYNCTZex#l|7O`1x`o3U_Okhb+gFT-z1-wz
zsI|6tiBaOMY8ltxPjrjNvCHQ$9)?ED61Dd0quR(ZaeGHE7w5PchNv^giLRt%1XD1q
z-rnW*e>6<l3u+h-?!!ZON{dJfTH)=H+Z#X`R-F@#Jc-_hNjPojh>y2X8}6Bm-#v26
z?4=Gr!Yr}hqDbw-DSay5QDjvUCiFJkn?Xy`C09q&)vaK==%o~a)Q*&y4{F7SeS3$U
z{_0Mp@(Y4=Cs++)bH7^rTf<}ZU_{4Pz=Fpcr{AdnO=a*%ixHyeA+3g2R>Bi`%cywK
zdSxakH_A-epZ{G6$A((c*~7ucy`7+fOQ;LX<0_gw<^$!J1D|}Q_5&0&>pQHzle>1>
zWzHZ1j<1Y_EguJDKf_3EK8qq{A0|bw2qYyPtrXZ*73TAWJ+bX$PpD%{Ty`<c{utS|
zCfg&RHq1&;!`(Q87ulo>Dh80jAmzD_R-n=%b}5C65gt$X9o~hT)lEDg8C^-kRv5{k
zp{l0TaI{9h%R52OOZ|#>Tg+Lf=2qLZRfIOQ6M^?>ZbnFS&l-~R4^W@h;X?AY&Bw`N
zP7>awbM}nCoh!SU-P+GH4(Ho{G`7Oq=D8dddG53c1LY{n8rl@9uJ`E0&Tq#u<vC=7
z-}p~3F?MD2UsdLqeezcJYs(V!S}&+*(UO&7<d^_sW$@h;p{^d5cQj@y6uHH!?Sr+s
zm{PW+y^={xN&a~N+#Qyqymjh7LSGZVZg&a2!0+-a3{MwF^DjtqC25tM?$0yiH9So@
zYd^{djCwsq-!)TEl=g9ay}Ma@N-TX~dVu-#7Ci+YYUov7&y8=izLT@dp{`f->2ER+
zoNxA2jS?(B>r*|L(du-wIZjlu?H8%cic4KAl%#y}^$Ipm6P~MURsr9A_YBIX{QNPz
z;<Eu&JI+<#3|Z1h;z80DSlbQ>Z+#^t$ROPtyg5GFnyewpNDE6r%p-#8CThusIf^!Y
zt;qKzLu&h$Enn7`yArpf60Jq9=^AdG_fsT)aqmlsT2u66XhqL0GlgoD*zE|P<S<$-
zeTg=#5Z#`7wT5(u+Uf5WHII}}+mC$;Mh#@~-#1{OAMM~s{@5maUn%!Q%^yu12Ad`u
zET#MI9#R_41rJ1D7+k5SF+y$QEFkI4Ekd)WRZyAA@G{@EK}v`E0j@h*KV5e&8UO6M
zv(iv>M#D$=%X7zfsG4-X=v10{r*wnYaK_<TxIB3yrIiWKqwQO^aLw8JN{8V$i_rs`
ziOVH9ouZjMRraNafN_`EJhqP|KyirN0^+^dtL-#A0ne$g&Kv{8fTW=7O0ySp3l|?5
zuB%^RS6Zd22xo7U&3Lmd(ZQ?9`65?Z$-R)7x6eNIrJSk*Z9NlrrPL*V-MB-v!a4Q~
z&pRXMLh2G)b2wp`w#@$Gc)9~RK0Gpb&QCe07!K$ocXv)Dk&oeUr5`8_uK?}uDnPEn
z=Lt`az?VeWNTzBaG}$V=XZ30sKEVlJrGNwe9Te#Y>42ikX>MjW>{1ko%mU)2-2j5?
z17CA=Ky=5vvkpIH0bS~V#sKyW(Ra~wVN!I3+OsX-G7r5>5s%-x`kVnIx+6F`PLa&M
z+*lN}@L;eB*jsZi7F(cnupuFS=sE3hYaj0A!|oHuU%3z-D#(n)0hk888GugQeF;AO
z0{#qq0m11fAuGQIRdw+kpqJA0!vI41Iu)YzCH}%(VI<-@xA;huYn#FzMe;{++92K4
zF^+~8+S-A!-^WMK#K_3*tbn=;Tw&6CR@;GAc5^4yB!=7jZ@3Mpi3~_FD-D;YCZ<a?
zbifu%TMHEq!-xmNZkA?VO3uqQTOTJtq7kfvP%uE-{)&sf4}h}vPoP}?WLC=!3kjtD
zfsz~nUbr+BJe$##unSjgR&DA~kCTisUq9K`HBFY~&%<XvHs4tE7?#WiVkH0;P`}4Y
zI7IA*c>*BL{0+n-%=0jLgN~~wd#DN{CM=yR^2^EbJc|#3?8v$;mW4?RrkY^4rDfhs
znNl|$Vn(&qbA73CUUE8nKqsk7CIH?;BNO_)t-mi9>?#@i><U!9t<j}-j)s^7+(EK0
zSHB&Bl3iUcDS<d!b#*y_uB#rt=Ll~E?_pk?BarvdexMLa9y@|p4!w7gV|jpU{lP_;
z-Stbv0Gbp5%B(+QQ`j$DQ~n*-klp^5$gpY9KTvDX$OG#Cx90!exv3ZuF1drfl~8wx
z4X)e};!ZlX=t0&I0-d|R69?#aLO77!@nYsGN84}bO|^{|QRp#gXIzstCg*%5+DPn4
z;j$p#hRi8v&e%+|epMKxdNR@1@QEldF*$m{dTa7C0Xn)IA=v77TlPFX5dHqg`6{d2
z14;5f^CG)5W06IH;4NT>T8vadxonVU;Mm2m)XZHVc{4*7$6rEJ{n>TuKYBms%>!?z
z-DAG;fNyr{4B3JxOtj!{glNO}RkW~Dwm-aPpP$ECXxO=W`VBbRx1{d!NN&5|bHamL
zG+m8>AFIg+Ux^{XCg(we1KV%<-soR6&t8OSe*5xX+JWkoZClz#f4YRxOO;~E$`5mf
zS!+8IuqXEwhwSKWPBh~z!WXV&y&Z3)`%2t5g<D7haY_*f=@&}ivqb>KQOsuhd^Kjq
z!-2GDw3n;M!7!v7ctx1xSoo^^cP$Iyi2%UvA)OFe>x#8$W*@jaWqgbBFyx`is)N?5
z2A+W$B4AB|Pg3$81<8UzQJ(`?8bI?FZEK2YLYmgdRiw)Cs(18Z)YWMEa;}hhxz#1l
zUhXNR1&TA1w8ougkYpMVK*n>pE^^G7z6YA?YDMs`BT0j&%|<}AchSD<-*b46HXYWB
zj9%euHsLR!rQ#tf_<?fEQ*=at>K1{0LCY)Zgy98h$uHp@NHmI}WrO0$eS66qzZQFO
z+LEs1F+s1hHHC^G*}w<}*J%y1EmdJ@!&Q{UE54C}isqd=7Be*?)fD&Jc^S#<WD%!0
z<K{(sFp+*kyE#3KmV3>H-=nC+_Qr{UM7?^@ls1=Px&m1Q_T^)2-z}{cZ#Ls{7CNru
zZQE~?!NtVilXlS*GEjBh@?1j~S}14+Iko&osWF$HLmsqN(<8|q9&yIc_Yhc2Gt_Dv
z<)t%CKk<_o{cx<hb{d%wCN4)6QL)E$gL8H6sXhPa?p6bQaU*xyMhO0xw5i)1HZBXY
zyZRa9v{>V3dqdjEeQZPRlQ03)+*5^Z307&R%<T#M!I$sRUS2hvfUn%=cMNeRJA#Fj
z9KsZJcHRg*gSp@TqA^WxQI7EypY~h0@Fpnf^#Gc{g&I*3yH#bP{+_fr9obXfox{bU
zE^hgnAsd1L`LcxdrAnOUjPRpPFc~xl-q^f*dyZZ2ROHRdClQ=05yh~^)Y{V)D?_v4
z>4&>ZWdSdRBUE3Y)i#qMsYd9V2EDL~@&~3!-Bpvr8X=gF-1RX0o&aWLBbJ<R^{eSu
z@4XKkdr(Fq#&vo;Pq?AhMwKZh(UXYk@AfcejiI8Wyffw_SdMk!OnwB};VN1x`K$T@
zMm8{0p9jHNh<hBLK<MWFUi8%mHAa9Tdla+Ld@e^Ya^FfIR*_yVorX<Y|E)(*M*-;m
zIOj<KN9Xh8t?Bt?o;TmTjh@w8gJd?dx6oE?n>5tVF&MsL&fw3uy0;#*aGfvekIu+4
z#Ic8}w`!RTOe~^aRF8BW_~P|5L_3EB(1xZSA1!*99VP;TaU5o5+I|~O^hbT4Hm>q;
zC6E1utBpnKsdlAMg3dCFvqF7odE54Pw24UR1R-Li&N2Rd;}oxsktDq|pN5=V3#=F^
zt1EqY<Ey9k$_a$9SZ10AZrRlrJwB}<ZP-JD`fbxDJ>ScAn{dEc%4xz0(-q7cIn-iQ
z(7SK;(zVr#&%;XyGhRP*NFdEx5;g6txU$=!O##;C%`k~s7mzTR9ohCp72|W7B#}7r
zxP;vZnPUs!D_Uz3SMW6NjI8}j6_>%d^hcODod27t)$1<=69YUu!(YP4&Aya}XPtVk
zkLSCT$eVu|=j7d|tmkPXv*$f7(7SWV71qqh7`@b5ar@0l7wy<A%g(cKE~*tlNp1Mi
z24$N!Uit1JpU!e@PGM%Ih1Axq2IrSKH{P-jEQ7+23oA6Sa)b4B+i){E<=gWT;P(!_
zKx+L*JzF*WN?&bXs+$!1Ek+172j>u@R?JB@hxsFR1JuXYAFPASORM0F1}V%;#{ANY
zE^BL=Gw4=Mz^AFqoI_rQf%IMH=(DMDl+D!OST)-0d-XT@LZ>YJn~Uz}^O=n>R?7=j
z=Q&$iQ`oymJ|!OKHw=D&=H4(AJIvUXR`)5a_-n|R*lcqSsM(7#lPULk=S8t}dx*b{
z`%w{r*;?i)x4OyDr6R|^I<JS;yXfRsN7fjj5GroD1<obVt?<Ruclt{m`gUYl?yp=&
zo6?F@tA`3MMP~2oIPN^q(b0ZK`q8K|g!_%!50sdIR7*>o;Mw;Mq4caXt$LK&<TdYv
zoJ*}@?btnENyU$2qp%2I)eYAcRrOOMRIKF7Y;ZMqqUBf$TAw(S-h1{O6k90vivMuA
zR&n6r_d!N{*_->VcY4|G>i3!w7v;<kZ^7s22OX<CMI0-7%Zg=9r3P`^!b$u(3o*6@
z76u)HzI%6yb|U*tJJ0vJD{@|bhxZ%v#D%f%P>`Y$FRp~%cUO2fTST-r&e^Q#5^(tS
zzK~j|IR*c6ur*~cU!lkmal-=fa`j4cpI}{}law_TZYTcYx6M=(Ew}czmv#f3tLJEM
zN|QYr`2<5ki@dTdT=qx<=N?EiR&N)*QeVK3utn!N<}81rU7B7P+!)N8E66E<-70I&
zC}6xK@5VWSDaFnaoUgvs_5uy95TZE;QNR`$k=?^>(-`oSr!ER8O#f07MAR#bb0(*6
zTl2a{_d}Jh54z!gc+hH7o`{8hfcJ$Jd0P_%Q{C0~Lg_>`Vt3TMFF)jVgiV6|SUoBl
z&$uLNoyEwW<eO?R*w?yRWG=4EOVBd&dBluj@asn=n9+>wi{~kE^Cd{U(bKROdmQiP
z-W?WyQLpHtLO8s9$pS@#17Q$1bp7|N$JISCpTN8yC8`WoG;v53zjGaArF^6Kc6G)z
z$*|0JI4NC&nzAsMlAdutg?lcUV5Ql8sXW@0id9=dok33Og=l2=4c>)NhT8sGJYOeA
zPDUHK6dtQ3hx>lRYZcjoBDyGoupUqD+gsgrSq&K-z3aGgIW|vfy9yy_f_Y=5;J3T3
zO8i}V8pF%5;~;hC35F*-W}WY~h%JK=a>Jv!{k}46B`E|E3DxNijSF`)47G!+Fo=AF
z+v^YUHxawJj<iF{G8My2OM_c)Y}~9n9(IMi>U^$l7-o5Hr~Ay760MlD2CR8fgI0gO
z)YTe0&rIMNBQ@PIDUV)pdr@8Z)>}^(wB>rL^8{8^YN8y6QI^BOjD>cGZvuvyEgxL7
zln1Ob!e`6k)1mg54_Jd|Z=`rJRO}*}YDixInz?L?FO$bEgyHgzPeRFx!f|fY3mgQ4
zyz39N!<usp5p7=%-&Z<vTlogN+ntT5&f1`C2(j)SCB-Jxm-nV6_oGiR%>|CPKtrl{
z$x^PK=J0x;_auCOEYH^;#@P3I53MPN@7@>H;V=)z>DcTE%m50f(e>2Obkvd_5#>wn
zT@E2Ot={ocE(a|u%)0^nJoM5pQEy82mm)bOZLD%uW7H}lb*_TywLX7CZ=#IuW_{%<
zD9C_4*W<?t##=9ReD`fL<=e9Y`|XDGTS=Cv5w1dm3tX!Xyrb0e5@l7^j=*ODNp6ND
z-u0`^$<mpII8Zj>XuMK={61pB+2`&f3U|js*|{D6txL$fVwR5dGdm*VSV#44ReQ8Y
z=Sbb7nM?hC#?5MGbD_+9ZHw{wb_}=fx2%iN26r0vQ$+Z~x_W4;7wQA^W#<#03h+7{
zTPYaywbAjs_-gO)-r-dlo++JT<nl<B>Kwi%U7J{K;@rm&f~e!boEZ=<P2yFCf$QD_
z#fdDky-sNOA{kEaKAa5N2h}7W_D|o?EDH352&Lt8W<g9o@Hl_am)%0UmEr-!GfBqt
z%&ksAS(pf7QH~lcyQjm`IINX&v5VS7uw%~k+2uim{Ad_J14&4qzmi;rP3-B4T?oN!
zds4eH<MAM*ZrK^L#gu4a*;lZUjn?dmMEmKL5^?I=9WPxwn~tX+_tBQ7aF~n6_>Fpv
zY{D}=-Ey=@Wyew%Z&}_ux`YdPwRoi!uG_AW$afueqJ%$w1ezCob)InAsa|!Vmgm4^
zPaN1&bVhkpSY6dQUPhj8XF@L!cqEi_$_|(zb&CF;In}wf65$I3z%OO~rMk3)#T4yP
zuRHf4$-ICVdw_^}QMv@sfcU^ytLSasP*C*(4t4(Ss%6I|A1Ac462H(Dh7&t5guhpC
ze*h=hsCJlxK?qmb%qv3o$Q#v7bmi<(ge_f&s2;fcj?RWL0s3-u_^J`;6wo0~Fbp;g
zHmNjTU<@po&%oY9MO8%zLXi(a_u;)w8Sq(4_@ydnH|`XMd`k{6ZK#F-PoLKTsC7gT
z=fr486u_>m1N`R#B5xMFasU_{syjeR))9Yu6;MOGX=~CuWLX29k^)*od|fDDxDTiU
zdcT2p0p_n<@o&W=Pqa%U{1g+*{8+$d9y4=hOAD5-`Kc=-L`yDey46J#hv0r!wPz)%
z7OlX`l}s-?K&=(_wr*9wAH2&2M$*@c>@n6I)3)+>qJ8aQ(;e5i`buiI641TFjQG0j
zIMvM;ytk#do7!`A&lia34!<zwep?UkSvg@@Mi`8=d3i_;2{0NHB<7ClbX4TFJgSr?
z!e%_HrwtD8vb?0+qw&|@y^t%f9d?|6y<yu9f@Mf(cPtt`3~#to-8N6##C$5|=*nDI
zh8$b&el&J$!%VDZx#EW0kyG8d?Rl;1M>MG=R2<KY)%Mk$=o!saz&>4VEeNvr7prT3
z9k19*-nz^`TG7JWA8i;o;jO6Cvh)bMq@f@IAFu#|m0u84kEwmSd%iv~q22FeV^}#Y
z8G3aB#RR|z=u>`&sw%oS##wBgDRQRmJJe;gMzFeL-@%grqEvtu&|FzY-ML+(XBEa5
zwVuhOo&so<e}S+Mkd9o#u-apOyX2$ZX~JDgCsO`6zuX*GQz*)gHygID<O&o#Ckpxl
z73KwCv)HE+PG*~RrL{w~H~_9uny^W=a)Y*!Wt*yvOWi_8rZy68ZXuZxLyl0%KG*{G
z{oANWTyn~+OJo}$^#KG&jfQhY=R}TSm-hkHZcq_D=*C?D&l;sikV(J-F<(9fc8}O2
z0L4JaF-<Q$Kvo1sAa8aL(H#pa{|7Kvs0a{PA$ovJkA}+#!y)h->+Z<aJw8d~o$GM{
zi1`=90u(@afSpF#d-yCi5F|DIuch@<>@z?uyh}hfu<4$4Nh1VUeWv+K0b?Eo)(vpg
z{Y%@>XkdE2;6pa-OJFivQShGy_#!ZU%k;lARRlD3-K#&qEdOe%d9Ns_8tgE;<&5d&
zA`@f&%=CE((}IZ!YcUFny@Chy?q4zC8odALDOxe@RdD3-^_*W$UfjK4JNjKa$~Wgt
zbc%+2-~c!ob#BdA?gLIn{;{7;fc+lo@O2{7MYS_-*w0fgSJ_2jCW1b}f=eGzq2d64
zUflRsT-wa7S6mzFr;77h4Cvou*)*3PI9cVBqRs?u=N6_v?9vxd^g0pE>*j4i@wV(V
zbdF$&=wFherGKd(_QG}Jxf)?4Uj`RcZqpX!^%tb-NuIi14&^r>r`W7_wJoHEc9eMn
zb@O25Dy?lpCD8H|a=}_pVTf<bd&?og=2#!lR=xvNszEcuDs8zs>A2|8uiIC0a(Pcc
z$?kdg??m@4RX^X}{0_)AXU@&)PQGOzf%}iX$TR$Ogxy)+^>w6aaNeS@>;m{Fap+wv
zDqbZ5UettteM0{zDEa%&Z*8Psa3d3#ul5-vg%%FdudnserVV`lXvSx?JubJFe9<#B
zSSt##EKJL#nKLU56i!T358JzB5q8SsjR!KhsYk@LskxyfcUJ>ro;bUhN@Xo6Z(Y$T
zc&!l%JY9N=0+5@BMW~+igP!7+Oe^{}7PewlkGK`?@EvUoP!>3<H8)|!a;;F)Kg>TA
zs9nBY>2FRsy28WxT0lwcvBn*2?PJcv<)U3?f{D_NqnH=$<>CyHXNWaj=6OMk1*zJI
zP9<Ng3?CvF;6o)e)B_<@sIGFh9Cvk(!e1(Bh9fMn&o&v1ODF8@F>?-;A@39_6r^0h
zTO_N;*2iqeIe-MBdu&@T?e5f9we?3K_zygDSrvfP1j2ak7`lQmGjZV#<z;%kaj#r~
zB3x#Od!w<DReq*cB^j!YknoOT*FA?HC<Ve}+dMhR97p1!nWendir*Hp=7!4?<zA)S
z^Bq-rKdRLzg0rpPTa`b=Jy~b=mH6B%Qf^)vFQB1Y5N4C)yzTCsYM6S7mgxW;&mZmy
zjsfD(qjKa9hmz|=%LJETEBMRZ&Dpfh8rWgn-U4-2`iMtx*Yj&gJvwN6!4Nf2hWT~H
z_>It@&iAuf45#jN0alwyEglps2J9^iD@*H7>w()Y$4Hjpf@(3E&-XXpt!YdJHt5AY
z@YeP9Rev5a5!m#wouam^LnME4QYQTQC-#zhol#D2kGyPwu6?dWG?%VP=QX90()8Ut
zyj@P+P)&*gn>}cYT1*UA40p_N%<y|E^ziy%qNgYi>!>17R_(Og0-X}Wa9}Qc1?$fv
zCs|C?4~idDqL`*MR$pAWzZ8An;!iZyQ$Y?>%&HD~@%?*fldb&Z>n=G~6@%^Qc%_En
zh$Z{p4M+edc+<m*dCMM?-%YMJwK2*7okzciSHN*4lV5#g=ST-ETT&gtZuPPLQH8j0
z9GP*Lfi0ly_Ts8xW7X*zJXpQ~Wwc?YEhD7$v}4zowyu*YDpax&&jBmueRih^oP&_U
zQt&EL?i0-Oe28xjEyAr;zjx2bU4<ko=txIdB2w;a40pLlTb)<2pJ{X;RRng905n-=
z{Xlru+5`x_V30X*ggG(5Ao1y$B9lh@ECz&7yfeN{F`wL+Le~nb>G_ZihoI7o(g5{-
zVX9R}^Br<55ps0iCtsOyE|rEk3+NXhq0^0x{IyI*rNRDj9uclr@~%t6nF93r#1nS)
zH%b&W*H2tr?%rc~>>|kRe3U7mN?b<A_(JloCVii&V%1w>>3h7l70?A<hI!w1R{;|_
z9e!3HpOKF^Q|=_}x{LdIV}zJ<;o-ElD2Qn((${zRGhmyteRrHdba9qxTY5`ePKP9B
zS?d;yQ%()ViXlh8Jijc%=kJ?3@nO%JeIVrLBgSaWUEZBdY9utV9L_9Sl1pcO+2&-X
z!7<%J>G(@KoReB=CdT$@0r$W4Saf;0t61f?5pOJG*taT1NEbYiMAKvfd_`PhV+kvm
z?OX&RyH^;gJ`s~4X;R6;5v?Vb+l5O(#7j&i9iuPWcq!^+#;t3!5;oFwISIdhkfe6U
z{n(#a(*?(JeW$X!S)sH>cxPNIPL56LjyfIhne?jHhKKrTcmd2Czp~HC7k?&hb;D7G
zAzKNn9}mUjWfFw~tlh@RykL>?nPj2eYXxAJbgq%>LnnwPyT1C7ofJyXn^oz`syGca
zswsYo@z=?;U|-XWE=)6;vo6TMm1w@njTL`{KVgm_@RYW~pX5Hdn?0crfz4z|CtAOs
ze@Ei(sw-;Q&-Ho=@+c87bP}=3pVEeqDLxC{w!O3IKG;bpk=5*zf>p{DKKLH}=o{7X
zhR$&Oo^lHpx2^Q?Vhs91C{4NRVC%PZqP7=O$j3qZd5L)eB*OdUiyOdKQu8xb9S^^h
z{S*r*5@C_`E{)ne?~Sdh!45Hn@4Sx2(Ukp#atvqSb|xFq(7QK1HUs^ohhXwkf6?Ny
zPyIH?PODo5Pd<D|Zu#=I+vVxXK!Gi;yvGBGU^00WtMFu4fk|iK_mI*Ol#`h@O&enI
zw&;QzFLQGo=q%jBLIw1l7BCYT@=l)wdAJHh7_7EYt&lD3azdJ>sfPrFVgu845|y2E
zBcyzvaV6!TmDwJTxI}7T#+XROZRsV(oU6iWbmymbHNxy&RPt5vDYVS6(V&S5=P6b5
zkbp03fu3v$LZ2SR_dCUD=e}`xC437DdwQKAzSl{s3sbFPuyk4FYlVTKseHZB1AA=C
zhuVIATT81^&4ne;x%nUV4ltF`6%3MpZ@!ohFj#FBDABxCtZH<YR3`YgZ9XeNS*C8_
zh)!9lyvj%YM$(NZHn&V|i3KS9$15q490sa-iWb(iyHfI8+-%<qlP6bQOrh)?7IYFu
zr-z$ZwP?TIX0YURS4vJTaCjz<QR2^$ylJ)S-nAU!8taT(YG1^w?0e>`TcW==@FH}S
zaVm*jhHwXuUiyfK2mA_uzIiz~D7TVG)w4?@Ua3VP=#x8n7LcpfV*0671ups=$eH6z
z1zVWS?L=UNI26jeAo!)<X%-dHTEj30YI3VqwoeGn4#Nt37>xCHHf#>9aPo*UA-gdK
zi%Hf__anW<dCJVLorX7w+2hy5Z;H<e4X_tsW%zgxT5Rsw*1scD%vKdALcv18XLMDL
zWw$&>myDsiji;#e0!V0v^1oM7Gsyqaq-KAQB6S_{>0f=dJVw0}<J;SN?^O4a`Pi?o
ze%TxwavY*|=0$jz2k7(mexNw)FaWw@i9Dp!VP9GJ{=Ty_c5EM9Mo3Tm>gna`<$5X2
z-2OT9nq=o{T_z|QluUBFY3Wd}KkWJ;FdvwY1M@B6MfyHo-s|2QheR3aHPo=s&52#F
zh#A+=jysh1>WwavOlo^d%Y*vIpECAR0qd{2ic%EF!LU3~CJPI1kZc$92Y1vq?ZyT^
zyOhopb26uQ^MiXlpnN*jDkym0)%D^6R@?SDw%wj{aJt16u|=LKJj?}Mf2Cj_JY7kN
zwgIqbkDz7zxpXEkQ|+aBZq_=Sp3Prasm+sfL!yn}-n3u0zq>72fnqv(0cGS^Qlb~^
z8wxO2_G}Bo5?)BqR&rRAj@;0b3ri^8RFrQ&N~ax;Q+FczxOm<dxgo6Xgg1%MWb-n^
zWNiX6B=z+%J9TDN6pMU)Y2r++DgjaU)p?QvZ>?JVl5oc<NK(NKquF%7@SYVnM+E<_
z@{6w~DSmT0V#1$lBTj`o>GkF0EAOF>JSkZ&PuQFD8Rv?CdgFNsMf2<F@I{+1)4M*Z
zqC6Y4gHXwT5om5o6BPkP+j?o5X6$in>-Gwu<(s>I(N(b0<d~|ISW0~F@lw@F&ii-~
z#m%IRm?~28IAofqGRe8#8Tm2qtWa7YGRZeWn!^hqv<L4R?B1zxqJm15e|y7lW-lWK
z93hZqslIg)>NEAH8%OyE*}9-J*Ek;s-^V;x7POTy&?$EI5+dqQJISGsAdOewJVALI
z#a<t}C_^7@rgkr3It<$Nmlqv&7SM`)`dp3L6_%r<0YOX4FRiJ1t{Q5tDqMe4>=nCw
z#JU^TSr}#R)zqdmo|mTnQT9V~O)U$OoCtM+2`Py+S?s8krkNx=trHSWP4yWF?3SI#
zlUJhmJnJ3W^n=xeUJIlvhCcdUQex0?w}Bs`Su(G&C>xGj{hEYD#>du8@Uym3CTGx#
zI<Ymgj>vB-njP!Tb?rnu#&&Q4g5&Vm=)j2qP~c(y&f8*Hp*q%g2&Spz8oMe<P_l)j
z9fuO3-xz7ii}!H8<!U;P_ZGONOslO=*s{ospeorNjI@Jit7^fKu(W;)bZxopOu!|t
zRhoApC}Cg@`DtW#nx#x-`css-xBk{E)`X(vPvy|J-S%u)-erat5<9%y>>!87?I#=1
zBlGwxi`!FPG8Sz9xA0NOr{flf<%BSXof2KQ3)Fb#c~QIV{ocC2LX&amp$hJLY--rR
z7y%j1)Vhd9xx0vR?;h{0yW)|#|8T0M1pzmSRbe8`k!8<MNrYN@A?+{^ZO3ln5_ZGd
zIKj1g#f_!uc3cE+!RFjs*M`DNYHsw>9x$PzN`%=m;N{3%)>&n>X?XU=jcLWAh&HFi
z(oC0NkOPx+xpp6;Bi%f(;>Ig?z)C_%M;`NAamU{MNk4lwx5F&XqX9a#1ZU+z_7YHc
zrSaQHs}!H+2C8_>u}M8?o7<(vOU|?R&b=69g?E`sGA$bSXD2wMNS|<b8s%)gR(Vnx
zLo@Y|LykWk=R7ECojd6VN`|)kJ$|^d?D_z9fv~)Wth{6HUFrbL;0Oh}l2cUessz$Z
zf{rZMnGM}NFbe%+hV5IvUw0lxCJoMv6PgyZG^_}GH3eA6YnYgyhLiB`e)7!6L){uK
zG1%2DDbOlt$(1CdO8)4=P-&WtqC7n>4f6C$4pSQA&B{FLkjVY~ElmW4Aw@9z9N-{X
zILq#Htw{H7S~0cl7!pz2i){1`k2HAE?bJS9bHN?YFE4MIN)YeZ!KqSWZxwqPI{V54
zO3FESaAUbT!f<=XK&o(IHW&~GG<NoVz-oMA(s5H1F)7{6(AE7^fe51?V%E9OnHKOS
zSKKYxzs&>RzZrL`<(?GNvvfA8+#4?U7M|I)PZXO9;$aQVhZx%BXp7mHQ=F0V9FjQ+
zMQ?yg9rtO2H`AeZ!~^f6Z_OgO6sGv0Q7v{Ha+<{CM8U?=x2|A`{$|~7#>9G?VT8Ik
zIZr<il)b};!5pk^8E&p%;0uq(wf3#@=%Qtn*{Pu|SDw6|{{p9wr{WWkfB5MkpN~kZ
z#Bd=*lDZ)72TG~5V3!B+bMmS%M3ZVQVf2ad-f$Eh)jhJv*V|rnACl5N=*i{+lzR%i
zFk^z-t;5&gcZEo0=i?)lhbYY)rADpV?%PWm3&sip)<Wmb!^5PqW~t?YPu_B31o++%
zUPZ|+?KHDI+<?K1aGLNe0$#nmjf$e$aW;OGsRlLe(_d|kas(_pO89R6DNxG)wYgWG
zet7Nody4G;tY5TDyccLqe1o_e8-%;sbkh2j;lvPC{;)f_MlUINi}I^syA>jPs(ZCb
zlNvKDH>C^WuvxGYfo$6+t*{tCPL7&k2%2!uA{SDxI}JLfTUguAq;f4|!RJj3JSg;z
zGF{UXhc~|N2d{Di4jioTJ;0mdPbGY~?g!H&lBuv{hr@KR%sB%R4=Wrn%PUYuo&f@-
z06=K?*Yd`o*gB^Nh;L<00<cSgUOpwKMEYuGT^#_#3y$R9iX++ngBHg^PCfl0Gygqp
zAO38c9~V2*!fYIwmEJ)$u)XxoCLO0@Rpb`7#fjeO3qHxKJAgmWGBff?*k4K?J~Ch{
z349W7x*OnI?I_@@bozRpQDL&dA^Uq@xQ{?9<sNavB`h{VB07H2nQ1bHmX;!ZlVKHp
z`ho=fN0X6AygS#^ula5I*_m3Hvg!<MS#O(F`ZW>!fP(6%fBPKT2ii^Lume1%3n0JX
z1ellsD*^9?sr*2xH2^da3@%}rlb!4M9w2_}bH%S~dVsm!Pr!5jWf^`i)z&>1N`sah
zl<#Dc)<z#f{szdu6-QQo!qs`|Fx{oUHt_F#KmDhQ^Q#Bve!6Yl6SdJe6#+?c3$(mN
z>2-6$YoJ3?zzru3KppU3N<uZy3GNgbu3&!_0c@T=0FyGi;2`$|lp{L{=U@OzfZ$gI
znEdH)Nb;9**3r6P+ci=pd3T{*?uQ}IGA=kk2OR)W3B2ZaBOMU?!<2sm)b(KhR&#zt
zG56c+fK)w35y(ZufiUq!x&l&e&yhYrXr0OdKfiAQKl!eA?LYLFl5YB>P`XyhLD*R8
z79KpBb}SW;jb1mwc?iFJdLIN}E8-7q{jIq76M09nPcBi{IlqGVM;mZ;D5=bdOyBda
zTFA>hT}+k>2zFkeGOa2y*{f?L=Wd)Psvc%6<3C%j7%S&h6U=hRO_~!~9otY5BE4iQ
z-YX2TgS%zxYDwcayrQD_lfo!K!~?Esu+9{k#I{y1UPwWjf5O~&)cFOZk3#U+47?Hr
zKk2eX-Vu*fOX7P=A<aX1m045*tk5cuYKLSH0Q>bComCuL?S@o@csjs8PU}Fd$lM)c
zZ_Ht+hd+}Ii^B;^LaL5vJydXdO#Mm7{w+xcT{p8cc(WJY1HgDELGR~M0<f=zt?vB7
z`ZDnE8|iuv{8swnT_ai5`4j#^zb#+pujRW~t_}U?)%xd}Kh`e>UB#y)l`^YS$>A%I
zM*W}m0Ae@Q@p>T<zZOz2a}shx?E=J0^q49V?|Ed3`L6-&7XhQ56E?dB#Xqq1XYm>`
z0RUu#Y9uR>*URqz$9i*kC19T|ftK_DMMUE(0Bcq`a{x5>bp-yk?ByP2dmdul)(r-*
z%uVu4>DQ}Q2mcfAD*jr{XfGgg9|kJWcj|B!fVM4woiKoff3E>{O4BvU@%-MSPHZFk
z6G%XU*fTRCx6wxq$jprq_-}LneX@XG&f@`3#+-(HEen@}E~~GW_W2$POY{zYXz8W}
zZW_yMQJ*G7A+ECf+>NvAt)-+oic2$~$Dt4+jo9ag$G3<n!TbF(2frc2W!^e7jwfsJ
zUctEqVS?XMY54O;cQMkGZZQ7B*{7E``s!&fV9E<u*EqN^7p(KtnB&QGIY-+ZeRuU@
zjDMJG34uHx%Q}%;dQtBPQ$Tp(;0+0f7WWlD0ZOX{LFvPd&iJkLP)Z(G(U@<K?GA3T
z9*}JOhTFd%KZk79Ds+ma2<30}a~3L@-^;5GDp2+=*R^<zQufjHCCrV&4OLO8B5ZGa
zp$nm0?+W0}+y2*%m0=BacQ3(nArgWj0v8*r-G&j1!4h^us=_D-Blt7QAV~CtLv6~P
z4-sE_4~b%pENWk2M7$5u+;b6(%J%`tnm=oV&|2WQfG&IA63~>e|7NqD=?UFqMnY(M
z07pUy^0keg#S643WS`#t(^2@yKA`Ys@R-fIjMSms;6{eJH~c#Z=Q`@9L1~Aa;6-Wd
z^RsjI%0K69FMM;z*`onaX+J~l)OrK}aZBF-o95ktfIH~ke=P1HK+81#iGKStE%&dy
z2SU018zPmK{{hO14BT3GM)Rd&7<5Gz?R&uofF~U=b=Cs}ogWqoc0%C$@=iAS;B!s}
zv|}eAqL0K66l5LZ2a0%`cG1<GJ4g(Id>#n^5%ED#vzFm12)>xJ4kVe61-uLz^emt)
z@Dj*nG+<0n{|PuAP8qV#7Pe&mJ$vQMd|(7ZkZhzu;Si%KQe@vt@&JDs;N-UP>zbIq
z^~bi>NO54Fo<v>&?J>yLE_gAp3j+)32A)Cslum4yIqaTXzB4<&L%9$>54sIrv;-U>
zi@1UBVSi0ytwW!cr{V{lvhMh-^%n}?3>lBPY@*)V`D8fbR{*+Qv}WdQz<ZAwbSdtv
zn76smF(71mBShUox7#*)`<!Ay9I#ra0zIg!%7M>T|0MK80GsuMSR`f}K$~e^>BAZL
z;bm!;5rDn=hiZN#E_Q(4B;eJk3%>sPKRWfh>XQ9|a(m&L?AyRRQ-{OE&ZtlR|Js!t
zhVB<5hyC|uw*^~+0OtxRp~r9sCBWd_6(ED20u}_mfO7>W^Ce*zK(gf*E$LqsU@yi_
zdW7Hu?iB9<TmNN%c=Fl%bw2)ik{}Jej;0GuP&;$w2?;|}-QR}zm+=dIs*CnNE(J&E
z*)1UcjUDV?AY$yWM<J-J#u`S9ndpXN<Q3`G@v!}>Te$n?ORJSoEVskDzYYDoW3%Z(
z?YjGkzwPOr20Z{PA;UITWJgOvtb+oQ*=ymF^BGlI)NyR2@ANUw616}qirtuY2tApy
zxn!-Da!u+|3Xp8mN1C0dO=i@}fbaT*g16PwRo-n44^sxgFkMd(>80={54tItlk!A&
zgeXPyKLT%6*ZpO(c@$*}PL<Q)GiOz_?{Jb%7L479yJ&;*{G)WLXi{pt1bX;l?9g+(
zw>8h;4T9^{VhehgApoy%w2U|>?T0u187<VuGsA+aMY6@2(zDhdYQKL1^-v~4r6qoZ
zaz}a*>9nPmw?)|zDKP2GX<+WbBMSYp>V^9=W97TXuuMj0gm5{)9{%TZP5%RD2q4QA
z{<p3_oh>B)=bbG|Ra;zFj0VO|2C}BFq408m=SZ>lMl9$ONGH!eeQB<oqe>HAV8QNS
zMF~OeReZh5z<yx@I$NP#Lvp|^0cu2G@e15pqj%&FICmkw^{gN9lekj&1Y?V6ASPJh
zJ-lGZUiyUz^KWnD^V(b@MULE)Lj<rzfb3KGJzH^gD@ll~)4r?EgqH`Ahd^jI@Gw~g
z68`ACMxiwYEj1mrSIzYJyWT-JWZ=>aIra|e)_x8T0c~Ju0p>98y>zn-|1q-P`}t#J
zVZRMbs7Sda>-FkW!1OZyPd)uHU&-?(0JD1*LC~Dhf%-$dm+lzf|IybUGr7|5gs<#l
z=M8Rp!uJ?}r~u!ckz@VvLrnJzU=YwQUB*+b0vMQLcCV#uI4MEf-7k9Vtu&c@Ieq|3
zy=aw?MqAgUDgGhh@AEOQebfoPtQFa$cNRD~1~{;A(I#Zw0Py8$*Q&b>UrbozJp$|}
zBn3@9)do!WtbMJFvxpXA7^36i+fiQS^P_gFtHm}A0%}UpHrbk{Ns(o1vry=Ac$^{6
zrntkiA1KVn-MT}XZDopC(GotVQ9Cva>=ln*?rC2kF5kjut*$Iqj+=RYpg@83<dlTG
zJkKqjWoNy*?|Rm1>ep&uThi1eol{T)VT$IJU|ZI~3j2uzPe0VIE*Af$*SXg1{GWE+
zXu5;}?oO~gFTmoZFGn5xx#%(o_<SA#mQ3eNeACxicd16y&YOOqq$?G}P4&+3Y=D3&
zfREgvwi93zI8B&#$Z>6}2nOgc%AvgZy3s78OiCW$J*5FZ^u#{~XuS(OAe@8p5Re#(
z85!pDB`if~@Wa1B#{6EFof%>roZ$;-3I<D6Ixx&zW!8L*nK!>e&VYz{>5|7fS(gXk
zlfJxCDB>#Y+I))@u!~ak9`+iOy<i$Zx*;xB`>tZmfeqPnb!Y*wtcHMf;&=Ei9>xEa
zkL+iKT*Bvdn2)0>b~8gWmsXi`){d7az6E|J%e(vDhF&XTtJ@xMBwyS49fW#ho&Z@A
z`3<l`DDDP`xm2x@@u+FV-$4mILn}i#yM?uSY#^{)?fX|Gq9!2J<IO#<#&kmM-uBos
zXw7+WRm_HfUkr|RxzI&=B3yXFqik9DZm5Gxp_f5iprcE~Ig`xPDcv>lNS}8B$dghP
zqx|}K%Y$fqD)x+G>v;?WqYjobvH=ssD!O3%wQK`(#T9RbSL5t@w`mIcq1tTK_`Gzj
z!OFT)yUEfuqy#}v3-|w(<n_P0Z7dK#H$>`aZD1oqWE!rL;fsoO0JXXT>^!^SlYfUW
zFN7j@Yp~M*w)crN5Zt4ukD@>?1&Pt`P47yp8mqM1_V!ZR(Bm1+)FQIQ&4Jk1pwe~J
zNtL(NwWv4fng*Y*`xQ~<0ARa*hNQWsB7a4c0Ryz%&yX^;gCAZAG5mA=Z_#Z2c$EPl
z=u!XQX%IL^TK^xLa^Syg%5$Lmt9m$`JHfT&dxSwim`JoLFU=0wyeh|>$HL+5B->Wm
z_`<5hJmhS!?R6jl;s2ss^LBuls^USzzrsfKKe0`;`+Ipn0?>jZKt>};?dH;07vOIC
z#*sgfQFMG?gSyK6^=p+^7};&lu)LLZuky@?6Uq^Sq3Jh!%-ObFC(=OQAJ~eJ`LHoW
z0P;oE*`4!S70BE2fR!_pQ%2cA*;h+Td8YH=9vO>$qrn1AQc>nt>OtVE?>ChS?|GZ^
z1H~I)W3OHN|5~x(g2adT)~({soZ<sy1HR-XJ>m|)eN)%%(%T^Eqf5y9bO)%AG6?^(
zIKADkrPyb?fWUDQ4!HLJrDP3=6mxcMu5JRP?9GorPuW0E%Cj?nj8f53(vjl7TKX?I
z{TCKo>iicL{BME<|2Reed_JXU?Lp=V;^()p#ycV9)j?8)Y6hmNs5jIN-_n9viWL7s
z7l)my>fQ&4a9Q}Q%FLyz6CXvSaoXDZwR0mO`3$Xcn)%W8XKqv}8GQ=L;)>l?R#tbv
zv)?1zwQJO;q&C;na)zaI0I{>z1^(rhcE9sy|MmO-Y1N4OV+_OC+Q`At-dNx2`p(9{
z0)v%<8-oSo`i_@}mxKKu)$G4j3kYB^OW0UDV*Gx?hQZ1P{7>muH9H3D^^-~%LP8kK
zFZ3N9jqR<kAH6QBLkuj84S&5UZKZE&%+3Pz$MwhK;;xR8%8vSu#y{H@v9vYQ2OePg
z)%edM7Y6IE$C-Z?Sut2y|9Ja_y^W!=u_J~S(C>2z3}zK$S4RxypZ$pb_AB<=uQZ0v
z^??4EG7r$m^^~utq~d04d_8j0pMUL*ftmj5gIV6#$Xs94#uez{dQ9AGEEpUtoIq2|
zVgNjV2OWUf@ctYRvy!ocjg!5hF;K<%`vk15ZLS~T{0&-?_BKwoKf6>0dbQWLcCgh4
zx-)bG+5>8y8#|jD8Y@YPUXS$8gT3zI_rXe-TLJ(EAa4mk?YXg`jS(<vIb&;6M>C+K
zKVb9Q61ygKB~ArdwmG$3yw~2+e*XA9rmxpysrQyDxjWcXR58Z4iEqmAND#){Gcl5l
zBc4#Y=l!<YA5<Uf_FBM)`KDX&<eke4DCDFtValsp5n&z4E;Vp~(18_b&g40FLEo`E
z_l@vhVE56~&Imr!V;olB&@60kMK%v0+@xkGV%{samowMt!FRc$v$0P)BSD8hm}4O^
zdJT(tOF+cCAIqJHv88u#f3YEW%STPG%@1BzE#h*u+TMFpOL}MHwq|`*5s^Ym=vmG$
zAATy}Btpc*$riV|eB@fRn8(4$88VU2euS@^BgV?LK#+a*t*FtSwl~vk9QUCNJ11c(
zt{0bE;A3}~J&JVgZRLIpb7QI61OdU7g4jjb;C3|SmO;Om;O1iVRoJ?$Rawh(L1->}
zN@ht(WhbeHuVwqoAwHW9loGCw!=+7oRYaow%gQnh%{X)#czgpl^2ScpB(fhBCWpVp
z(q3Z_lW)0|7S1@5i{@(zeh}EA#Wh@Y{=M9if~BB5&Ok!UY!t<zHR0xrtah4FGA2!B
zEteSEyMv%<Y_ohJJY~}N%;q-1zNnVfi`!33F|nHB)Cv5j`xIsDD`uYr>sNeuJQ_n{
zz3}OC!1zfsGcLu-r=r{J+*@?&gKye+opIzJd;1iX@CS-z5fx)}q;YCkx2SKF2$7~B
z-jp1#h&B|)Q#Yg=^@|A$Jm+NkQad^n@wK<F)y%Tx!L*4dd4<F3aQqvku@VRT3a!Tk
z{N}gYh!C>9ti;_Vd;yhw230XeyZ*JV;)$X!`gjaD<ChNtwyL5j%$W9NBQwS(lN!+c
z{9ZAeJ3ZU%l}UNAi<5{ZmnY~P-!~gj7xY>ue56tZE&Fy<>4}GE^=V-esw>#XFX}bN
zGYJAcqy7fca&L!l)N^eEGyCHR!9<tUMUm|LeS<jEG$`R8jJSe-poix#rYm7uoZu6q
z^wr&!#d`7WDJge;C1zTLHmb#aDWM!Qfk&FFB)n<zVH(DFz8YbgHWT3LH0H(n1U{P4
z_~3&Zy~D<2hHHTF*)?92-xzNxEe4}~^udCp6wE=TP;SAYy#e3BXw#IWTs>_)@Ew`9
zp8Ksm2Va;II;_~A<h-Z@U3~vmU@<dwnb8^4>BbD^ybMXOPJD-{V)xpaUzdz9!^aj~
zVt=n-h`|#jVI7Ni?NrB~MZ4#zDy23xTXhmf^H;B4;Wl=ss?OKFe<W3(j%Mk#B(7j8
zjZoqGa_g4GI`K_V3F!9C5|#e@Zur<GRatrh%xSVCm`ym<wEPvpq#WWH#6@)KJA{of
zM2t}ac=@ian>b-AoHU&J8#22&5x0%o*@T0%Oi2^uQG+Nf?zA|f2I;9?@?tJHDE1%X
z&5rtFK|?}IC&_*M7MX@0(U_~#><jft^XAc-KM6`Xq>_@9=yzrl%1COr*yl1c7sVei
zkkV+}xsAVRo}{cW#~Oz<O5XaN>SDHyb|)71o2i)xN;+GJ3oaUDk47?{@3?xK(Jfp7
z)g5x*;ZtOX2YZ{EmDwrVG-D?LJ<IC!v93vBjSp4J&dasbkio#af{@33)EXd4(c)Kh
zQ9daXl2SU4<bo7otBiGWjoZRHEytcFl+m>KgIo+^=B$B~M9&CvCc=?a=uL!lde1_s
z%5tSB?{aEJ4f2;$;0nBrKO~Y5jBt$|yQ8Fpy}Vi->kAklH!5Q4sI8Q{B#6qh#C#BC
zN`LfFh-g%Qw2k7;a(3+GTZTg!T(f1-oz(i(mvTi_959+=gN7ho|HYQW%+oxnh!~Hl
z-L3_{TCJMl{LsOH+YjiBOTX*~gmk##l3Fng*FbwOhLhj9myBrJeDu<jLr_t;1l{Ii
z(EO%fmM-_1%DL<KPT7dcp^PHY;J0<7lFuPiD^KVY{J<Z?i-OIqT1Bz6UcQi1<!_MT
ztH`<d0^Ko_j3|@Y9+hVn)5I<QToc_aj`u_4oL(j?&6$Q{NMTPWgVG{KyU=vqy+cng
zYK1I5d0Du<3lu?mV>j-=J#ht-RC>xzV9rOLB5LX}`PVNLB5W_(4^udgQ-ra!hVUNA
zuoiUB#w@>EPBs*f`IP(pnOi#}#&jhi8(%alT^~cPJz<0&&n!yHLpGByrSk~%sx-I0
z7t0I^=Ho)Gcr;}&7WTIhV+XHf_<|V5Bd9i+cf<?v2V%XLv>O<QI!z?1rE8oMTVUPe
z6xfljx8UnuQ;+Tnaz#fUa{FrK#s*406b&2Lr=lo;p@$6_Q$uJK3Z<AJ5x4R_I{GN|
zR(~(0j$E~xZYxxtiZn)D9+yN?W;12>la8h^NQ+aQj)zFuOkHf>ol>fi<D)lytB{mo
zxCma%RsAw<hGm(&lzKmauOrTH0=MRSVPUSBpCT9E<BkzS3&CC*LN>x91@i|Xb80o4
z&n9A){chwL-b%PJ#9(5h8sX1sM^<lLFVji5B<;1iK5n_5Xuur9;OevL7u0kjzdAMZ
zNJsf-K#n&etDE0(fkrw`i4)Y_8?$WOh@&}nh@x$5IIUd6$nMk+Gy0w#NtTA!C&yly
zcJ^dUSGUhhGQ00^URj*s(r~)VL0qdrj`F+Fh<sHcIHXoo-ovj^_OpcHEDh^j9KMWo
z8dgbLd^2r0Nlj2(Uu>>rG%c(0%bR@-El+7$Gx@h7+cZrK*UhWCW@A=2IMG!olM7Ev
zz^Nyj$*~~JOXA0d3K(m&qC%N&8sAmU&D?W1pgepTy^xI7n^4@lOv_b+YR+<<gr>H#
zhfmhx?tJ2_(ctO09a02;LjIamJ}K9xv|tmPi`G``fNjjv=fjS)4Ss0+M=}#%%A?hw
zP-2gBoh5V<<NU<phaAl83`e4rNR?S4thk$6DHz&?Iq_Aj=!5uf8YzAE+dHXX32jQx
zBF#7>);pdNb9S=7=}~$f6m+M87T-<wkS+0xOen<8;@$_`IBD-E3N8wv(qldSePtm3
zulT^~zHnO1@Qz{~u23S9@I`3(zNiW9YgFmbY(z43A6dyBh;~(NVz+VT*%ma?o(A&K
z7;(6GM^Ju|dvS8+R$tD+{E+EA;-qGgUTg4%7}yf=#*jeaVj);Hv|bx#pImakedJl?
zP`}DK?nfCli*XQVh~H+weLp94FOnLCDsi1nrwF@yVU&?L+DpVSh+9QUmdRLfd41A*
zM(wo8UIO3EN-VJ7%sF(BkW85!<QFGpU-2yu!QSk;%B&tyFl}rWQ^lTZk(=bd<Y<Y`
zIFXQkkq#PZV2Q)pyHJcYeC|Z!*exx&OicfpIAXG{Euf><F;t9Zd)m9Xl#jh9T>c}i
ztTH@;Cg||aRY-etqJiXNCaWm6b;cWl6UDLFE^oVs+y?I91QRBADGK78q~p_>4=&si
z%DvpaOLl&?D5ruJ9aQ&PaQcCY(KZe5*kr9N>G8wECyy4*S4t(%!p~AEYhpRfm8d}%
zo$nRb&^E2vdd?RuT2UJsrcqahSVNy+Z97bM%$hZQl#CU~Hg%lxC4umqy;B(1eQe1_
zC2f{YL!q#~g3QR9hTtirGx&{2ixyr~bgbdcq9%;0fQc2d6T`hRQXVROaLL6EocgjS
zU6VD&ZOG7agH*ulIb$HCNbydPB#1BV-B;<3g~$a8Y&^*3g_Bh%?L(Y_joV3jrqi5Z
zJA@yf@5kv1uXPhaE#vwahekL~Q_CA>84?7O&dcye;0T|MovO9o5Ab<kw3`(Va#o}2
z?l`G)y58RrRKH2?HyuIvF+8<mwc`D^wvSMP{ZP~$e|F32kv)qcl$O+u+}y@1x|<Lx
zzHf_P<gR3Mv&S@bNGy`o>MWj%o_N37hDz;7eo%<d^lR$JAyd~y9MaBg#eQ7;Z|uEg
zRGeG3E?l@nAOyFdAq001AxJ^+;O<g56dHmB2*Cmb2p)pF7KLkY3myu0E!-_%?cH)t
z_vzm0d&aouyW`$22K?Y%RrM~J^Ih|Ko;7Ek-pYj_RFBQ*pl7Af(vx7IkyiY6FCugG
zHSKMK;yFEdtEuVXN4pF9u(@N*`SJ&osZ(PT8Py}bYJ_H_JIfg}*M-JBqPJfT&?G@V
z^%Q3k?X01+oL`&g{Ee;$Tkm+q4)fPNBaGjo_84<0BmW#Yjvv`OzB;~lJKQwpJa~J#
zYka502`@O-y}-@*Y1YD!uaB?Q(?~R4Y2}Z%f3-QFf6yBHb5~UIjj#9pz<St-G0?sa
z#xQ+|T;>B!Dy+5~0AG+UzFW;yQES<ucEQmPU%aZDOtlHWHa`^*a`3u;=>ubLyzr!j
z_wQ$Vz~M3%std3?lZ)xb3lD$jjed*79Aw_Ox%o}4*w4{PnF04NG6zh8Fd>^2rpjXl
zV5IDHm){R&g$&v+H;?R+r<{zPqgi(_{Z8tl8o1OzyXjxCu012?lC+P2!KWpRwPhVm
zYFWo0_R({u<n7H-n*x#i8xZGTlUq*7zXk}4X*z5?Vpwik5(%>AVj))kaNxfxdC%O@
z+R*K8&Sh!%K&<a_CUr!@|9s=8akH?Yrz=oUR3-dp^H1-eCzRV!_fko2BU}r+4i}~K
zDxR5QI3o*Q=YmkePSS?+&;7Qn9K&BuvFrp@LbP2eE*%GRez3gC=spm%SXZh3`m@sK
zrgdEqV-75!wIb{|a&H=0xw}`ogI@pz50u_#-QABv?+;+J8c#Boz3%3@zfjKWJLy|3
z-Y+%(Y`$J_mFU@riN@bdpTFx%>nW?w-%@sI2w{``{5tfu!SW*I?y#O%T}0a7%y;_Y
z+kFq^XefI%fyCYE5J4HO)iPD9{<~xjh28t(&>7K8zsp7K#ni96e2tWQQEv?VEQo$^
zfm)qt4Sk(N+JrmzNgllx%*^=oJ&RoJ(}Cg+J93agGPuW)p+oY%&hHdXP`=N9&092%
zn|XJKcb*j7*R|W^+Ib*AxHzU8I=z@-{ll$q7rYxf%Wh_r6f$zu7;<%;E6SX4yUCMT
zrkG~#6%2ngG<`=u7ph-;C0R!MwmrX^s=T#zDYeY(tkuxFf5`uK*gvtg>H7ZrmT<J-
zk4z5AGv6MT!Ofpucg$QF=AI$a`8tSmiC^9J!`cao4olBk(}hefP^Lz5I`46RR(O01
zjX&9qmq<(Nc`p%3Jex3aC^Ww{xhOz#SE*{)G;kO5W!%|)e>&UE?+z;uKFj$J5R2dA
z+}|Q%UO^$QzXtWchuOdVS053f|0UAr|Ia9f2H4E~_hA2bi~s=*AcA;TXQ$snX>4~_
zFd~xHwzWV6(t`Yg*qri~w$?W8*nC1fzlHnuPOcixrsjwy{}HBhzOZ$7Q?+!Jc5-lb
za{LW95JCjze-6-JO27Uu;W_{BPyr&e|8sc$^T*F6zyk$Ypez6h82~^+`~ZH=0;B=x
zsA%YDsOacu=olF2nAi`nv9YkQiSY?=ACMB0k&zOUkWf%F(Na({P?3<(J)>h_W?_BG
zN>0np#r}kg=?UwT-#!Eh0|Nsa6Z;`H_QNL>Bot5nmtQ~I0EC!GE68UkNb~??LL?MI
zq@Ujaw21peL;C#%`11=183l2_7?@btIEV(22LNOw6cl7s6f`tcR77h(#B~5FAsW$R
zZYlJKYNi<UF2p>6v00c5FDly~sgE8q@|w8@VPTVyl95v|F|#~jeago#ASfg(BK=ZE
zR!$zMpz&H$OIt@*&)mY&%G$=(&dnX{;pye=6Z|eDH0*u&hq(Ap35iLclT*HC=j7()
z7Zes%Ro6gjp>_2Q9i890x_f&2`p3p6Ca0!<%)pjcR@c@yHn+BSj*d@G&(1F{udaXV
z7ZL#FPu)WN{Zq&Ou3v<Rej%fxqM%~@)-NPvPsA?@Au8HqZge6kH4Iaihx9ywn8Yt)
zvnt!M7<knWADOw1Vv{iPEi)bc*0tYz_OEp;=)cvozjo|D`UL~vq97qA4}}mQ3Am;o
zo8ee}I2W~i^^#>BXEu6mGG_0F^Xdd4Hf>eBCr;764cbGfXFm9E(bo}#XRuY**Gx81
zJK;w87fA^uP!Gnp;}XsRu}uk*=^ITQADgddr%9l1puJR9VC~mumyH@Qe&j`Tyh906
z^6h*$H;BlW@!=TV)6DtNb798#05o_1nJMFwO$P*7mvqavNkFa0KbXN@?L?wd#5lSj
z#Upm?mpJTU;rxy_A<A631{GKCK#=Q7?QLY`g!<-7=)`)^#;~x%)OuEZj73FI<A;Wm
zP-@IgR0`E%g&GE}$Z~SKRHe5BhMq>o&bs+lk~bm)_ix~>2V)4Tj`lx)b9{v15h}&Q
z%TzTbarbz;X>-L7q&Mmu9ld#GH{>Jz*n6rtw4Xx;bYj$wm=k>SB;V7@r}W>OI*#hL
zGdkHa1gUyQ?lBugy@N*{Q&K<wBBHXlix|Y(KMkV4wXXk2I`r<^_^|9@XN!2tgaoaT
z9aJlEx2&TB6P`W4uJ|lVsYN8cgfYftlgxiVC5V<{=eTdVuxz7xobOIrsj4Am!;pEy
z%gFmj==)bys9~3Y6W)PxJ-{jFKl!3!&7sRywMhrZQ#N)Y5T$RF?9q~K89W0lqr;T+
zPWQpu=eC>qEfml{9g)n#o(PkcQCwI~MUS@w?%3StN0CZY>V1SM60Hnm5l{Mr7|J!&
z{S?2sUJiG6^r(-9CVAVkUwfxmls<`~c{I}q2N1oipRX~eb^nf`eV1;DNU`Iwc(Lu@
z5wo{T`<JnK)UCVVH3ho!ndB!RFi^^;(^0jJm)Yzcb$YHdS36o4;3ejx1w~|VT3~Ln
ztvQt$Td9p4XjVyqa-e*U5kh+q)rq>^!(iKsesB(sxxJe8UqlFru_dcZ{5OYZ@9#J-
zHH)4gm;d*!k!#<G^!(@LBKenv`gD>Q>5ncNV7Jap{k8Rz`{7E2=1bJ+=CpNLs~`u>
z_&*H*vA?wrLc92<)lvLf_5Y8HJpauB`tJ_x|AzOm{^5N5?L{632Bi#vXa|X5`PrhT
zr&70=#WkvE+_|=^xgq&?SH_3A_k$IP31c(<eZscBU}w(MN}jC$$w{&LSKIq<_WxyZ
zAr^_ie{Yfe?M)%P(O(zLua?*UJ?~VV0;h9IL-f;~)T_oz)4ze(=XSA4=std_L=i$=
z{qY_3pW2bmREFqb)cS<LRL0Zq*7eEXTx3YHal|5(kqhwRfOG)1>@R<BgjN5^2y<P2
z6#t!1`m4WwWLIbNcnWcpgy=Fws7a~N)&mCK^Z3|qjaJO60Yc6FJb+Uvn(KJkMy1M7
zen0#lA1ikbPWr14+I+)xosby;PN!9!;(+MTRaG~B&@adW66VIOll!~B$Gq#0jm=Qu
zpVIiv9RA~d2;bHESKq~o`v-T~bidox5EJHPc6eU+U;;8*B^%EJ59idbPok3T6}HDE
z>_=8^!-Th1?;$>L@i%9vc9&@ln?jQ)3ZNa-aJS)Puj!?q<mg)8LLK1gX3#PNb`)%7
z3z7G=ku$EPenN`!bmr?5t0zxkCXbAd6PNWpzuhXLL1<=@I4^1M2V`t&AMZQaN*?1N
zWSM2G2tpWf^n?6|jA!|7d5O*a<HQwEYG^c$A;roHT?{c7uE94sA~}bL0t>I@kJ4_J
zuEF`yw+z-GJjmjQ8Zr)3nP{Ed2~+K;fOajkDonZ{JcQyChoIf~RLINiCji~q|LFB9
z3#mH>`C(?q0|UdIlnv-|DkjXgZr|Rjr2@;F_(PUX0eGIu+`<>B)A59I{}aoUWfW8R
zYOFLvP)U9kMnReNJqc}4>z4E3<~{DxpA|b{OXb&8V#0`06GD=gMIYJpycAUpnNBJ1
zY&mX)&#i0Z-}b5>3_R7;++2`?5#Tat^%pXx?N?eZ!;SO@(2vmT@v}ksb%~hEmB%!?
z$O+oXP2Kp<8J9`88`Dexq`&+^Kz8n}B($n=l!M|NNU2<P!$uclH$oq(lgq$@MxxtB
z^%GEnaVaCeKs1rsd995QQq{7{hJ$RKK(1fE-F@|c0`Taygarl#$ad2`3?0UV{Fg!V
z@8~?#zQd<Md{TQF?X4!j-tL+?p_GxWWIItLsAG18RBQW5RI|3Tki<%XS8>O=1aqo9
zMTx+)mWLp_>p4_lm(R_LoB<HJWYSA1B<XqdsCC)&lI=c>0N;OUnBe|t%%#p-MDg&f
z&d$tB-e5#7%rBT?O3ReRR|MxY*`Qo$fee_%5hN)Mm1Y0xxd^HyTII)q-Yc(7^+l;;
za4Dzijq*Xo_OXt)FL$f&i`kP5?zPj+1Mq5!@nOa7BSa3(urSF(YmDEOTF)fW{J$?R
zkKB^CBV=HzyxPiREj`6M(+eJm1Z7Q5)sAA#vF~;>+#=8Oyxe4!h!)PD%p1c6p`;~R
z;-7hX4TAfAE6}!5?f<JD;D7zFj!>EYqMveVGOmb|$iKQxjDM+_I{Ac}LF?_`b`f!0
z^zUo{>EEsX><w^to|GB?+Q9xFX!RUStj+mfR?2@d{QvP*C<uNi2@z`jt&f%bTeAwN
z|Cd&@&c9@mIscliX`mE*t@r<Xzm@&>i|OC3{`{aU{MWpWj;F|nwYBg3yW&nd&EFyE
zJPUZr?)7n$^E`^7aysS_>y{Z3*x&L|!6W=EzjSoy@9wEb`6<OgYLk#s*|GEE{RJFV
z_Gd5{Uo>+<7#`!hI4k?Kb1H4=f5B;D{!2~(c~i{*(i*g9S<#~8Fq~UpoB&GgrqN$l
zR+S0<oIvmtsaI^RlCk`kcaBt_t#7Ei{ZW5$A$9kCyN2uNJ6m++u{M`RvOY4@wIyrh
zb=6TwI;Q~yR7$E|HQ|sj=)j({%Yy+R$|+<JqFbHQyp7QVtiGjZn*9l|zKiyv?@4YP
zde@iP7-^bBeP>g&NX(~CZGOWGAHB-ZPK9ES4G$vfamm<HzxU0g-i6Ub6?zqSY0QHJ
zoeibDeO;bC_<{9;e(?EK%IiMS2Bg_|gR4<@jl7*{XOLh#4(m%7hYBPsy!0?;Rc%pa
z+3^^k=_!6cNrfY5<kWq~KD=yyzw`tT)<KB-Ed$pnzHM{2y+j;Qc7)v>)JS<JaKBt;
zA!ke1BL5sK{R;|?zt`I4c&=be`n%fc`poRDi|bCqC;<W?n11ubqDa|~c*@i`-pFVS
zez#5^<;<c1DpH?MQx|T7745hJp{~Gt7ST^n*8;m&r(-l7w1M%O6Z=-*J7*1^kIw2x
z1Z7%%3?O+`6mZ$T3ZR;d!Qb^!PR>`v+lcoRA1w2nn_Vb*HfoN}Vdjdo$t2H6Wlc=y
z`_Rj?!x%Qz5ZQIc+R`J^rma|UV`?8NIx_s(IKI5DOn0KV>Z23}83TGP-|ig^$)`n|
zlUHH~0uRxa!$10u2r%jJoNhg8g`LVnKtPDN-i`J+$=QLrR+PF`xJmNx%V6?3(#%hX
zw%&*{>Eq;rp{J#6uYG-ehm?<Tb|V5&oo8pBwV^<92gm487*9v$8P7{Vb*mqCY?hLS
z!>JRPW}!a8o#wSZD<xa7uyf0aBpi~fS3Gj$^HGsI+WyM&sH=;QUSz5<<R9LLW!vew
zpBVl=tGG!-?RWv7=vh@ItP*&X_X9lECPyw`EH_m_8b<jwe2Jk$HeK*YeFn0-bHRtz
zsMbR5XTu=2PKuVyT$uv)yO8-=!#0QCXB7+e(ELpXhNKam5+ZlK4xgwfX6c!bkzmqD
zBF+(62CKk9j8jtEW70x~GN~n`gF8o#U?(wlSJ-`ZzD?J`xFV1#MO*XTmCKT-!!s|`
zQ`9(7k0KF{RP=1>E#GAN3><F`!k3Q|&T&8LJF{I;w0f7?YNwo678q=eDLvYAB{PjX
z+*q(`Cvwy@Y@=G1?-4s4l3p&=el<3=wYYte<T~=Oy@9eTM3dUti(5ja#UESIDQQJx
zar2U-iEY^*J|u9A04VM1pa~4eHE>C|(+RrhXD7oi4&C0n2IGa=mUKb*T(Wrfwon)!
z9_K7yMEHc#M%(DZmFv@UIZ^D2?f#;)&DigZdXOAgMyX%%c7)GGA)9O=@5_o;oAgqV
z`#2;0UVMx0OdCpBTOJn;1{W98o?I`hb8CPOw&!8qWJElIPt<w}St^7|(iQq0MAaIq
z8Vsvv6~6b1lPeP(m#X0IMto%-$eNh)eh!#fOtmnP41G?Vq_IW*7Lrh~pjco$w_xzm
zx-K@?6&-y;Sm<`kcl!>3HK3BfQtxTMpE@WiXMjqr_Hhax$F1l*t{{3R^AuxnEDt#U
z9e*wbV!0eeu`|CBqu&xI(0YT5ho9U!*xO%^uG;1kfJJkbyc}h$GWK<X<aa|}61WP5
zn_|8T^5Sk$LCGvfFZc5A=GhWKO%!o8>~g<&v7D>_g+BKA?0O%`NV@#U5t!~ge|rD+
z>=v!G1yO(gcCgq9e@D<Kw9wj|$e=G@?%6bM+!Hk_Yuu$c9*MLY%}lIIm$Tj2O@jzg
zNp91V8NvO8mYt_-j^ZO?0F^IXJq0$~1v?r7?~nE7UTix!PDe@%Jnp7-R%>D%CXRk*
zk!Arq)c#P`#9P2vERkd1=^X{K^>LVzCF}kPNC>2^jOosGC^v1TFN@EC&FT16t2L#-
zNK^Mly}7WGbGntKz#Wn0Vi`UZLlf*w6|MEvbpRzNwiioOQT_6g1*H*qu9HMIU{TT3
zS$_y+Z$Ja)igf$J4VLqB^6v52k22cONe9abu;M&One=#pF_)Y7<zs|_H~H;R-R1|U
z(4JlTx1-(p8@ot^Wz8;ZyDcsn&b1Q_Cyp{f@?q3#Ci1;=S#mTv8Eq?7U^dnoxa>~<
zw#SGAn>5|2rI2JlM2xqL<2{rkOhb1afMWgDAvWNi9H4Hf^2PFcN-Nu&Bg@~-+f^!K
zMK+<AjPmo^>Pg<k`1R~PCObrgowtLaa7zz-m$0zy$N_`d=soks=DwM4OZ$Rqv1D?+
zku!12pYx-q43R=%;Tq`P*Hve{cZ$PC72vjMDXZB?!{t4UrtkDXuRTjwN6x8GhEatD
z#sqC83}20Ryga|M2D~%M4KoOaoh^pfutBHrx+4l#)$8=bunM~c2;&1k6L>gv(j+r1
zs_b6hHz1z~&(q4aPEqXHR(N-h&F|-3O?rI$JU17cX5lPcoIyF}ey63g)Hsm`ZOpI?
z#WbzqjZ--ip3Bl^#22J#@+r1!c$HF??<NpR16x6lhRqoe-|)QyR9U{p=q4ZoY?OF;
z>W{e(iRd`-rPl9Ty0vU9oS9lhka4>`{74}DRElm@C=2C>Q|PTIez`w?s^MJC*3F}5
z_Cq6prQRObkVuykiwqwvyg5nhh7>|Z*DFVj!N_%e404P*{>to~6wQRblvRZ~Z-&f~
zK={F{XTeq6PiNG21fWKK3=vw@sTz~zU<Y<inlmQuudlwBJQVKzXfFJ_8)$fZ!E%@x
zMr%}01MaP^J|UqMkAJ(ZzyGyNc6IKg4fPsjWE!|s{>aeFS{10}CqEN<LNPUVI$ILS
z9rY8yhAe7M8)agsxH&h(VIg6jI2hABto+uht?x`|BXv%G+kFI6B0tM^`dr&Lx2_Rn
zn`KkE_N3>)6WKKYF$clBDc_UY8(wJ`e7he0GDMPnmy%)hxxD!({l`NK+|4g6`BY05
zvtB_{c-Z|NqJ9dj^xhJq?9G>vDpaYSJ<tImRQj`LB5O3WDo3dLd0%1txp$u~k`^7z
zrk7XjBl%qE!acJFoaJ{!R+FZ$_gfM0ixx@i^vFHNncL^u!~JZ}0=q;HZl=K$ch@23
zKKc;CZs%bv28Qhsh~jcHi^`;BG)}Vu$hUq&$0U?eTA1-C;9+|IBiHAvF1tO&<`aDG
z6JXZVm)`7-kKJpbpl({rkE;ZAPZo$bvE^RyDDya6{&LcDntC`Nw@@B7?pz0ViO+dV
z*>XW|RE@dBa+WpGWmkO8$W&Fnh^@Qd6CGLHQ%w$@9~3fYZY00$w0--Xjp~pJZqiBR
z%HszT=)P~~I3tI!ODH`zkfHC~FyyIGuk7z1#2A(nMg_P5?IrS(Lf&xR)gw}DWx^5K
zk({?$>G^l1_a;4Vc)K-tbtB@S6!6o%oCi|fnC+!X6c-A$k!AV0L!R`#jL|wAgLplM
zwVHuOw`fl1MTz-d*P*$dzC2(1+}H;DgRyal<Z0%{eYcn@$1hddk9MzBU}H*#>!gy_
zHhb<PHSc;+c?Cb$(S|u9lH6e^M<`EOWxlQx6mh?QF3+wdpUYUGg>Qk1{CabJ$-I<T
zVe<5|JOB6@J7OP}xCy6M^j!~5&wAb--YPbE)ufhdjAyXpBeUCAF!yZOp?r!f(5(h<
zRG1|`PDNru{B-u7@;Co-kD&Vk+^!{J{7d+MjGLT9<u=YMofN^tx$Em0gnF0U^k^P_
zH=VY&p;$Ro`AEX1$l%=W+xrv16CxEGALmyXRkY1x*N{F4Bl88lrw|3XIBV>UJwWbD
zP^BdkGeJqQ3M{m3@MTPbIdpY>Qx7*wSvYKKi+odhT*21u1)IyTEj@cU`(i3}dDgbn
z$&u4(T_>wSUnnXH3VXAS@BH>SAfJjV&aI6<yiivu-%e0VTd~&HR*xJbo3;I3voX)>
z3(Srp{e~m!(fnT2V-nJhDGr@VIn~@`S08jE(TgH3yQy(Ik=%Vqe$)$4?>cLE3L);W
zE8}XJ@RbS%KO&=$@pPdKf;YM}zHw7(YLtYPv9HVDmWry}=-;+SZ%|I#P`YIJO!Mt%
z&dAdRM-m3>rSR`3IFK8vD5mVod<0Te7=EUVS+*}mZob4`gln=ZAD!VT?4Mi8#BFFN
zC!iCPFn$!T&%5}pXr6zV8N51unhD8CY3%2CJ3RVhJJS~HBc_!Tx3eVv{B~#C0e>3N
zj2+>e0vPL=m1YbMMOIH5C5yWkU3_3<jNb4V#E+R8&;3qOskP3s{zg7-;mTywMwQFV
zX@oz&__BXd?YT^1mMz-|+Z?5XoZSF%s&r2<x!5}+prfn2a2w6FzrKGv(d_jJV#ci&
zy!6%~ch<_I5sP_=af*Cp#aPFyZ5}Y4L#!<<Mi02^r4w-cOxHZ<Ks{w)-#d})ap?D9
zpyanr*ARn`LUTSxyW$&=Tq6*yJIgH_$fsS|YZ|K9nd+U23ar=k1h|DTP@RnP9sGKm
z&dJ?MZ;bDya${gfQde(^yRvwPJPy}kkrcfhsFjeo5WifhFa8|WJXnz=$6fzow07N|
z%7SL4_O#TlW0FR+RKWJJewHU7XzOKf=htdthkkT%0weFDTAzfZSuk6=hN5C8m^g?L
znDQt{OPC1P`my(w3VPDnCFdo>eXHapS~`I=w0Uf^wWYB>h$)@@t0G9HMzpsrHn#pn
zv^Y>au*+gcOT!ixHJLC5&wy!#N^SK!`zP3WSsNG<IvV2VRrdqXhi_*YkZySZISrZ5
z2hK`LWseOJiH(leg2lf@v3=wc<nHU)R658%gWeJ%p6D@HmlERsz#Bbaansk$JveoA
z^7+SPK&aITDas*yA%Yg$_E?IwVY2MqKtZ}NTJHOF>iW*$4OW=T4Dg&^`VY*0>icDw
z7?&|5s(C0Eai#(`lifJ@tZsH4NN&)Jy(#Pn9DxY7&R_etlhocfA!-{_%|pY$l+Dtw
zt1H7fEXK1FL7_n6C(*p2&OmZnWxt}4cc*0F85nw9)5A5i4`aP^Tt>%|gITH;7HgSy
zq2khVN^<JSHF9xNE2N4bk0#S|U3{*apr~bK=Nxwi##P4e{Op1%7I8O9b#-+g)ShYR
zFOZQD#w4_8p?Qr^>c<Z~xr#QDX~yY@--%yH040|?FdiqL?rJr969_%|5?Mx^{w;8P
zs{STNe&14FPc}*?gonACK@6eN@vC|Z8J+bi0HT+IiuHhqlf&Ti>Cmy&y>&~}3@okw
z+eP=_?+>IN0r`Dd&y=(-G{@rh7UWnGC|-@SH<h?n;rhW_=f!=;CM*y;mYPyEIQ)QL
zw3oAt1C_AT$)Xy7KgY`}AAlP_F6kZ*t1Lql8!XHYG8SR<c%9@pze9i*J+u3vI@^wR
zCQ04knf^LgAC<L-0B@n;oiN?Qm^Yf(elMfgNnhQMgGM*KjjbSYoBR9o71mB_k=IiW
z4qj&G3w;o2F!PA0N($z^x~C{oV3*nVi>tRKB#V-x)SMwrJp7Gpsflry?+qS*=oo;j
zb4ZEKdltT4J-|JI70E2`rZz^j?rqa04wI)m*>|*x9<^#;wMj_Y=*Az7<KdN!_sgDz
z(c4jI&Ry7Y$2vNcHw8y>5C>C6B4hQoZ<arDbRyK-ac~CTN$96vXc+dKD+W4huG7^C
z%k|%8Qxh23AmR{vju1bVmmlE#Hf5XjH51QF;!KgCxTVzxY~0ST5lKu`mNogJNKUi}
z&N-`zayVujzlML#2-N&R!t&j!w&viW4*PzwZ;@@1HmOh0z(Y#kt`H(Ylz`HQX^~)-
z!@^s^RUvmATe|A%)+n^mI%)K*wVH?kRJVjzz1h_0?R~2$cGJ^P#3^oE{PXeFC9`cB
z@=1u-zEQ`5AjwcI*n2hV>xHEi>XR*<Nc@d-j8HIE)1YE*mfVw<4Y?)O4Bz>J8NNpo
zm}{3p;AD7~jy35oWF{=<Z<?hZbf<QPY&?vQosJg8hoqXXD1nsT&2Ecy7h2lZRdwRc
zevQ0gMUl8H)UM6;-7-Ez<e1o)fCxex8$zdMm~`;I*;f}UEP@{tJGjj)*8wu0d#CI)
zajqIF%1uR`&EHpoDO*#YsoCKXWUK<nvGD3l%wscs`YT&26q{uo6jkC?NeSgEu99Ar
z5+jyjHPT7!uoQr59C`7NEG_B9Va|2VMXufkNFOMc=O;2*wje!>{e*!ngvEu<{j4Yj
zJvVQAFV5H&N=izo!1Mv++lhkAeGKhyD<@wCxq25*Ej%TXD%RVXic>K!nD>J$*VNqz
z>q@Z%X;!rg&eNTuK9G^zJw_yAW0$-1?5Nz8wDa1Wz~wf;B-a1oJ;vb{mf#skaWu_7
z?6dL(F(PjVx2LM*{9VKcjPF9dzSPRS7Eh)eq`V+#><A8BGf$emOq^0oO@@f`uXB2z
z|L7`h3pW1=0Ef%Ywan2pov3cLuw=e!o+#5=5CpXi7v&Un3IKt`K3Oa%3rS~)tYx%k
zh@3rbypS73MLeUOv5tMk-p6ia=_`azbW0zzQX@}=H(}{tw=-c5K4J%Kds9^gck{Eg
zxbPkBOueDfa$KX?8G!=FoS9AA6Dit$<xLYVq1@4n>f7L=Gvnk4{cDccJVP7Ll*Igk
z1$`Xf_e;m{y(z!h$zEX|M7kdPd)iPmFb&z!^Y1l=vcpJ4(qK<|d5#h=LG_~_C6DAW
z6>;ksEv!-UcvZ5IabmD`unHDtUphp3jD3Eyz0XjqZI2RiLhky5;VF--9V9IDOmV7?
zu$@X4ODtJpT+HJ#{w8?Pa=_(6RtacbJkw`Vo3frhv?IrcKs($Y`;9<7R(fv&VFb^8
zPV^}xqe2qq*ViiSxEBl!$k+TN)j*cuwpq%@a=6(W7n`LxgXA%^A!p2SUh}6vEQ7Q|
z<@fnTZ43>S$sD|qc0^9ai{%s#rxN&^e@yV#e{HV$0Ne~6o)XP@t^UPKji>lwW33zp
zbAf+{ewnoRfNewReYz9hh~P}gzR{D9m3`Pn&yn*+-$*;5HsoBdw`3L08+Vv^ha5)L
zrdh;|)>~c4;`^g0>U+-~;kQb*HU0vR7%-mYPdFPYiHts!ALV`AAD0suyxrxVL3<S0
zfFH;dotETcDE__9R%;70M^)g;Ri=7Vo%hyIUc4ygmT~%Akd&d*vmqlUf8cSfgK5hf
zRyym1*^D#`YckX{tJKBoz1F3mS>s**OEh*-V5V9KtZyY{Sy`f=@*!8ZYmwa0sk;6w
z)l^I1m#yp2Oc(ZzN^d7mC*1fUC%k|pGX|uKl$QvA)EvrO?ErDXQ3CVVHBDN4Y=xCA
z4xvbPRYdY`vOLrAwN7dL>J<co8EX02P2H%~Pte;Ky>8ZtCJXwuA9XzQ8?F*oeR?Zh
zK61#Z>t!z60QJtEI>?DCzwbnm&T~59;VF~)#6|N3S+3c2`h3XJ&ke-D&_u-ds@D~P
z|I%H%7_x-jnsWqy0h;GC&1tK+b5LkDAhQzVwHU<OUrj{*1dyr|*lmJ^OC32k6FX+$
z?CDTOJkHPN=ktNFX{(W|)IPC@ea6>2M;r(LQsY~cJ=!0O_dqLzG|IHF^;D+Wx715}
z50Mm$v05FGP-$ZEntq{qDnK}f(tjZ7mf$DA@@ste;xU2%MfnMsvH3y}!4D^pooLcn
zDJ+Ae)^U7kYDN&=_NZBeR&;NMo?4{O1K@pSZ?+m($HAaF{?xvZPhW*<e*mh{hdbk+
zu%+iS*!DDoc7KB&y=J>X{-&ND)1IDMze7=>W-91{eZ5q7Ui@L%J208DC{J_$yu~^G
z!S`@R(mqTi-Wq_Z(*af5wR_e<zKK3)Ze;Y-_s+DeI~60%fqh}eDP7wh7&V08b>&b}
z>VFxC7S$H#^cC%R^4gff%jj(2h`I$T)$-4Am^GijF*yprx9bT5H?zDN&ka2RHfC&S
zi|#udXpz`d29t6N15V;{i12woJP;3W5?$tmgA8TOu0JiBr<<_l{_v})m8Ra@e8t%}
zJ*WNbuaSa21^7M&N5QGaJCDXQ6)WiQTd(A1Dp3i!k2@k#@c9Moh}fQ$Z%3wf`e-E-
zi8nWI<a?u?b+rWvIqW5xAkBta**-vu^ReEK^VQ;?bLj%}IV*0yjP8$v&o)afSI&yN
zXt_H`-|*}xhD5x{BWH-*@9qY(wdOM-yBvJTQYnZXzx0<Lg|Lfw|7lu76~j$J+Y|_i
z3ut*2l36^Ti@Mrv-ad9-(AAr_NhxgppubULcHYe%8~OHzGJGb8H_haFlRx2)5ym{|
z5n2fab^1H4>oiWvfz1Il1Rz2DJ0P+2AYvkRn(h#AaStVxf@YA^JNWC4*O*;w=jOx>
zu@!Z^sXL^uO%y}+K?YJcYEqLb1*=7$iVw!Bpfx37etpn?gD%fr_vkjtxM`}Uc*s|0
zg2UaG`NO#|E?1wIn-i}|xZu;WC4A=`^9&!Wti!3|JX?^v)9KAXy><A~Jl;x2QFNUc
zStiS(WC#;<;E46$<QC)7xKm>{Tx^+BsRotJ@55+W?lUPmR8*G$S0Lamf4F-%^<W{6
z{Alrmyq7<|Sx1&B6V$3qLET#)=)<;Qp$TrbV1XF0$lNpT`S*w_tMIuSOw-_Awh3fz
zRpxR_iNd0Vod$Ko)ZVq@Y+wo#G$C3`DyA8FlV9%R<cHeyZOlDYKZ2mvPB32o#fe`E
zCo>W+-{-zwjyko3&G->%-G-2yTG9&vPXJcwx{U!!Y&{U;>`{I;h@`gG-(q4fw+RaD
z8dM}+A*wRRaQX4A5MY5zBSc@#k5lh-u<yiy$!nl6E{uZWMx?Uy+wSg9C^I7boeD)%
z>OB>wR3Ar_QPXV<+QGE=vxO@Jp70gMdAg%OnM;4+%dEW2wZ~5jAZV=>jg6o>ycW|&
zofnVk{z4fQFZ|NS7oOd;iu)shoLUjP5Z<S=oefb7Sw*@(z9sS4jt=m5GJYVIBkvSq
zjEu>bn6&PAOXcUY<~>b6JTj>B=3MC}*Qwz{J!OpB2;kusF82<Fh@Hr%p|4_z&<73r
z`jAzEs$Q3{IbtVlL|B?d&O$EG^k}8H9Crun=|~|Z*Mhko%qSHc8_M0fZX#!IepILr
z`r*`DoU<(eC84#SaAK|v*|^~|dWCFd%N_sG&^eoJge4=i8jJ(9=iIm72Rzj8|6Yf|
z;2KA;!)DfL0C|~0tvtMOz6h5+rsD__`grKs(qZrb-KA#Df>0BFrmqX8R=?0254nYg
zv%Y#YifQE*%Sr2tA<4S55q9^M_E5^-czRCde~5F~Za%$7sFj0o9F!wo9R~0Ckfi%t
zdN$}s)YhhuM9{p5e0$-{@&t)oh)klskY5tdR)BlA^+>QK&XC8&k@Q9!xxa^w>S{(U
z!LcWj#w}25_8Uosjg}VS?2a1nVc&VU!@)N*ueDi(_F4BgCdqV~?!4J^#Q__B7VPqM
z$7`aDWVyr6CF-5Uk`>B)>S0fwJOcW@Z!HUG8upYMJva+(q_C%Pse$?ywtx*QnFR$I
zt;wnI?KVSC(<L<%g*eVwOZPXEO@qiBaM$8*l|7$m_Mt@el+zT!%Ho-e3+INi!fNXR
zvumNGXc9w@0nd^(k&c490m8*J)KjPFyvm7`L(KcW$p#1Y&}JRouiXf-+8WBR!bf?b
z;U~|}DVJOEJBt^GtfoELMI^cuDS6%6gm}2;vdpR8%&=r61bY(9?B~4$Qnl!RI$;pj
zYVVfX$FsM&&P%X#wW=E{qmkb{S@QKA$D!McRH%LJ6ID8$DZesVvN3T6n%7rU>}dwR
zvWe$oLq&j6WWz5`jx+E$-uw04vMl#Zm&v8OKHIzP3LCLlY|y$XD2}bW5IaPY2sk+#
z^J44LHX@%O(#%vBFm39F)HDn1GT@r~_qRp==vmbvRlmC6RZJ%Myk5<4;1-{mT*2d~
zESz^iBx3k0I-!Q?&@rBPnp>i}fL8{Q*vcwDDUa>ojkO2r42tj;)^?8&xxfM)B=|*D
zMf9Tj2l)(@8bznK3=eyl=a1mW!$_FTium;ywd1!^B-;hGQMUe;;_DZ)I*?1RR0ce%
z_w<Hau5&~p(RJ%*_l@OaKLL{=<!1;)D)7!=gS|<#V19=pH$4*Q#+*)7ZNMX+_0lDc
zH%Pws+6}J$D@1DN#~B_qKed9@D2<~2dqeh8*iqPwg;3`{wqS^GN9^~=_{h|^znpYd
zPVRwT1i`>@-SXu~#giJ6@{0X_f^?98RY+4Rwl1StmiXZofv}<EyCz-9Fn%}j#vNe(
zRi1GL%(w=-M+`$$hpUGw5)p^|BIX;@Cn$94xTnZ80B&OWIDC1mzo!)iW;MeC&@n`!
z#L1%^l_>sW-~;j%bTqSdks_PzBtDhu_EgzCXtmdcehsA&gj^>UB#O)>W4Qw@E!ff4
zjt-|(VUSltM_$`RPF<8jfKSGM3_c-pr<rVz+QJ6McaqRIl{0&>(2Dwqa}u%J2Ll2W
z(r%k@!FjfNE%ErF4R3Q1n>C)fyBwg?n+ms@CuH1$n<=e=ANY!wi_=x)o4xrdLz0Ie
z*WC{|JOUe77>`|no3OB!RR2x{msZ<4g^<tT`~Pzb2T6DM;EL?QQ4EZ*j*+`;EgZ=>
zy=ga83wU^3RUq6DLuMsyjrvq+0tXiqIR{4$Y`>Hj09~FUlvRvKfZMBIK~MZGUwv)#
z#@~oK@R!27;J3xZf{NCJm9;l2>5qpA7F3B>gX5IF&@1`>0i6eRA0ehxlGbRooS<)P
zj?JO(xP^5MkUZHTuI5mAKG5^_OcqZM<{<aFd8+29K*^g5!6&}>jZaJi_x$GM^Nn|}
z&z@8+`{SvUF`m3@7Wn?4^qft$;Zr4Qzyrc=q&`NZ%PFQYMo*p`b_Us!7s(IJ2{U-=
zg(PMq^<bm?mwTtaLkw!rj9sOA!~yYkmo=eSSEPAJpaG2(bs!mi)tUa(1emS3=VerW
zY|fKlBv-dUrGqbtuyoFMx3n~^Id`RulM8BY=N{2LuWsaD1xWLHM+9Da94OOZc$X|C
z4yZ=2XcPd=c}l!=Ch^6VW<;~wQPU7bZl^pFinqD8K>0g*4tJgGBe0i=7XuigF9L%f
zzV$8@H}2ND{($@pf&(=2Hd>ms6V=kmfzgPO^{vq#E4sx=4Fmo}Y9=mDXWpU+oODdH
zm+y*rL>k@k)x_!Mf^}4qXi#d$dID6Q0~w%pVZRcI=pG>I;hq>x@#CaZ0KYazOXKnw
zQOyqipjYZIu0u&<CELtM&i@zqMDM68qD!|9f7r?vq-y}vngo%(pCr?+UHEEo!?5z`
zqW+-g(U8G6hkeU;4Z>0VBvDW{lU2HlN6=i57D>U;ylpiQdmg6_mGlL(EcK($*^a8*
zTRta4n$;5}EwhCNJ1Kfblm$72^aw(csPeCbVrzN(Ux1EhTRzmy`$^(=XY+%E&$b<i
z^!5C*7GzN)qxy+mc7S{MY%J<ksmc?MC1pwW=VLWI1hN{zx5XNrA}d=Fu3KRK3{`-D
z=f(^f!SY8mrip8G<5EjI!MGjL3&A8t@_j~IgTTQ0Xk|$eCqK#3)}?TV!U?ZGWS>rT
zE;Ur*u#~1s-I)zvZuhc3d$|Q4rlRFm9*^!<sVt(<D$nW6D$6Xig<jx7C2fiH7oSnV
zvC(mrt~P4Jz6mb}-IX}(J8*Iwyqy}NUNE)nUVJLwzwumKc)(TJudw<4VEi5v0zKRO
z2>@)s|Iq7ey<z#%SvLHgziTOz?wMAi>~hdW?7by+FarzY&Ff!p^_YLfKgkWc9<y&5
z5of;6I4w390@<>B8p+p#%=UV>%b;31=j=1$XFx{g>E+y>z8K@P`^Fk8z)il&79R|c
zKP!u#?Rp{44>Hsn1MYz-%WInil4z~jo-iIN)M{_s<j@2JVHN?4XH<&ppbcf8lB|w}
z#R|r(!X4Jl6F!<BINWdVE+l3%9xf#0+Qm3Ic^587`MEgLMN|4ReFk_eC#SpwSY#yM
z<YY`nc~ZF;Dp3(#jWSf_G<qDUdf9u77-*(bs@@Ma#4VdGvWCj9idI&pD;#Y10n&U|
z3N&^YZEYH?&r^+JMEh^}OOhl#J>bEjK9SZ_)gVwOY3;dE5oMu(H|))Kx#RfyAGr8z
zBw?)sXC}2*_wTpgurJ4!&KS(qBz=3ajH^XrY!~Z_wXoZ)kWcGnoiVA-NnkKPXNZuf
z0a0t62S?@H-1s~q1PCZ!mb40Rc|^v>rtqc0X%<Ews*aUyHUc9f+#LMYs7#%6$mUEQ
zD9aLvdlkEReVEn&1($Ch&mA<R>`PV|;JB8vqP6!+Xs?qY3`iQGI52f*+ZJKewk?+N
z6d%gVGDnTa#H+J($n@5Y2+F@l_Qx*Fv4N&k_*eRUPI&Aw049F*?G(GLtx_VGACm8t
z((VM-pVxTRP}ev?qVsun;n|beIw~}qv^DcW$q<$0R`Sj-`arbw^jjN_s17oI0;U`T
z07F`ll?>UI0KN*<xK>MZEA6F;XKgwH5FwR694;;HaXlwFs;hOVE*_zBAZ=vhdMx+i
zn~5jimKbk=(uSEKJGSr(rb%{lVVb}ka+-I}z7)+4<u+{~HgL`k5l1%1!Tb(pDBl7V
zCs$fpbd$>uaLFt!5lGLTc@a3pugIp<l}P3|Pi#FSPkzy*&<vqme1VA1Zdn9!3!9tg
zCj@Hyp0+tMSf=YC_Jbk%po~qt-=qhF)0)fv6gzqnHBMy*XAuSSw=-rDsy1&f$N;_a
z4xK1ekvCJCQFlRxJG^#!Z&Cv4KFEX(Hdxx^nkOWDCP<5R#RP18Cb|71OH1Jh&oweC
zjan#ohE^G->WmE!ITD6GCvviV;J}!XyktFAv_+AanqLL<%bPPWka?2GT6%zsi`mn^
z$cEfx9aY-5k&0itUAkx&gY1{Lru_ObtWqo>s?BZOrS00Si=Y>+Vyu*td6GW*`h|m8
zqK&Re|6l>u<}>Uy0%;A{R-&f}f5@74l9P-0R!s^jL}T5;;*o^OGx;q{gO78O7S)}4
zWy!gvqpjly9P1e@!R~?)*hL~shh}dw-`o>7V7yljb1C3YueY(*Sj(xh{PK~ihxs|6
z%Ho{7Z(A1eJlYBN-@V>Zn})ML<M%CA#Hr_`3mG)?d@s`!9P}d8k@x#%rkzJbp1&<*
z>!hi?TCdOT!qf2wFSMW=p(&_s;`Vj2fMqqrTc_s_q589mrU$gGB*`s|9OD;HzO`a^
z+G>zZ24^kU>1AYl+q3U81P?%~buXN>>DKx)Pll>5-;zC=@G|d0c`*v66hbe=o16=$
zYp9%%7}Pea(4>3(jAt!2HVyytkVGUVhZsu%bGEMoVJ-Kpg6T<qUG$7$1wJVPQZ|V!
z=p!$hqM@AR)LW86bs=Lswzzq9G`pg*Pr#kT-ZM|m&y-Pa%@hO!C3*@LQk9FTpnVUy
zkeHv1VA#j75l7k`vbVVxAkp?rifb?E@di6v$DZEFlqO80*xQFt@x-JqX4G(US&6+R
zok#($dXAeWVi}P$)J?#%z+fR$$Qnk$?)URjYR*o**Hahfs#6;u&c|3;GAKoL_G8r)
z0>fYSmniSgP*J61A?n#U*5h8V=j}kR!A;|0i&oY3USD7IFg`5=V5iC);WZKM#P23v
zhvtL*u>v<pI|N`Zaf*l{yX$1aw|MLhn@-<EZV}0M;Yp!<pkmJyamQ<U7@}ws7oUg~
z0zY7Qx<)RIv;$!Doo4s9pVFQdsNxZAXLvan_EaH`hamsa*ssNJMUsc{#y{o^V(=Dr
zd?YfTg~~ueuMTqpGqfFjTw>Eqh+I;f{CBH<kDUEW5o9WH4V>9emK4PD0Td#1^ThsD
zCwYG%t>7ro$=*%x8a+6Bhr;h0G^K03dA^B9g}+Gv+3<ZN#)9ob#{KQ+xs;*W$#3lZ
z6H_ZEnsEr5w`=t0!~F>$>EIekORF@6XV~qBui$`e!MbO~`f%Az)$lBD^)oXeGn|JF
zh{CS;Z<{D+M#g^!;+y|>0rAD@6C04a)(m|d>zZ1RxsQA;rZKY~=(29nypiA?xt7eS
zh_gC`qy*xBNKoN#?tjIUl5`iEhsYRDa<&gyHm+>FjT=(D@6_<$LP#wUGUxlpOtW{v
zdv5I{VnYk|%&+d|%yH`uc4ag#Gr!K*ArR<R$H>-%4fy7tRnCAne&sek0=X-hk5s@V
z^X*`?b@;amX%i;Q2yT=OTMfqjEeuB`w@sN*<<w%s_L7BH&vFU7YTM903wTf^OBuk0
zDV4={jkPCF@7TH*c=c~^8fzOH8=!-NAk3G%M1PS+R-F3j%R@%X_MA><Z$j&1sdIv^
z9s`&?0&v;yR^v03KZ&32;W+pv|AA^oTTC!#`?{pE-Lp{1$y00q_d%zPHDl(ATm6eN
zc`8S7uQRPl_hf!U<qZd1amY73YDirj>$xo^l0|<3K_m?q(vZ&KJ~U@L#l2#|RuGYq
zXVY(}d8cEDgv)G$g^tGcb&yoI%L|N3!LT<>ccq|$L1XpQJ+~4x_eO$Rl3w$s+wG7m
zk(&?e=?aaks1IC%xIpI0t)t7fO6M_rox>-lTt;Nc7`G>8n!%jPf%<plFC(;SepA0e
z{J5Qr&X{Z_nQaoW($?g;)7yX7OJttiaVNcDT@EapRpeFlLRP4NS6AOCJ~mOlLSO%p
z=C|*A)a5qKP3fC#$`Nhu8j|hM|3j!(98u9&uPZ&FAXv2`W!=0^|8ojXAPNQwnVA}t
zv!b2qWXQrud0N|TPUI_J+1Mkg5Y)6K0)@ZqQp?X;Z&9-TEq?yD`1#-B=l>(b&%PZQ
zWEAk4YCdQHV=?}$sANqQ3F^T|N5k-*h0RtfZE-h3Xni8l)`s8{J%PE>;K<-Pt?rN#
z-5I_2{5V);TB0HK;a}<=a5-~_GEutT;1Z6AP06gm!JgusMGOk?$FIp$fy02)ziOX<
z*Cx8BSihsy_+GPn!`3`DX9%hJUZZnNY<|%gDEu6=udV$IQR?Ut1gwlfL?hwNr*Yfy
z5zehMTO?Y-fX(6l$YKvMlan;;+FwJKklogYHrh@llu@J_-MP+C{D&Hm_6#g2Tr_)&
zq2fG<$J_MTojclwTf;vWOa2eJ{fb4rOAl(Jdyqh5z3u4vQ=OUA45aqh=ye>j)r~%}
z(-O+Mw<BOadinL^x%_1E{#tw<0%wr9+$3KyTReYvg7dMQWG2e&!e?C!3p35C><I_Q
zrfWHpQfq<yVxt|Ho{{*Dg89qjEFEUISh{Z4-w(OCOYa*UmWLot+w#p0RNob?EWD2C
zAFufdfV2*h?VC1x1VYI-OWl-n4L=283bm8*7iJr6YmFvMoYt4E>7vFCpv?r<-IMfJ
zuq_6Z-cPDe9MGyxlpR>T*5$DDPF6LQG6SN_rXaYmS`q4hW7L04O#Dw`)Va&XI6nc7
zw$LQ&8_lk!LfV9U+n)fC|7Y&GP9HdmBkzdb#((TGG-R8{O0(Gtx7`eTtFRanajH>V
zZrKw|v|Ew%?}~B@7bLO@4HpIrsto#1c)oN5eT&0@@-19r*}LCAJbdGGAAepGuk9@}
zG6NH(=7m4zLBbu{;J{d(MU>=jAOAWINzR|-z#C4N{78hO8OI8I_9!?R36LOs<wdsp
z>W}oXZ=Hy3wL7&%GGcv>?F4anQ$c5ubOvw~cV*z(TKouvz)#>O06~Q!Xt3Wm^HldS
z*^9e)9(+H<R&5<GG~Vnqn!R##lpp31qM8c(Be9nGFHSflf3eeZ%;;k}Pjzu|A^xh9
z2W{fwVxVPvQ-XbzApm7b0r|Z={|?E!^nii%XCr2>w4OL74l|fLoM(zir_nZjVeP?S
zOgqFgv-=0KRLAX%Cju#<`ELgbWITNt<YhvxAQ6er)FxQ13^D?fqVIMhDIhhl=tAF8
z+f~(+V_^j|t9R18Y2iY<(Qh@{hm>2V&vw+z|Bs_3(!}sjblcezv#7u2tHyO(>Ks-U
zQF*sldCCQ036b@lmB87w$4tLZt4!1&cI^6@HR0?BiTEBNDCo?$Cwe}uk)>zEsJeC}
zaZSg~?X?pgC6&M$F)!};UYWJTO~&9fq(6&uTgxRc(H%BJ%Jhw=+~H)+*S5Bd)e1Wm
znH*vm4!JRajDR>f$4P=;agWstAU(~E<`O$n5x#gCU#d_tizZ=ca>dKk1Z`&wA$9H%
zabD$rVSj%@c}$sm>9gR=)>ynd6DQ=THOy@dI*)%ACUnn)<h8UGpMg|j_>YdBMPV36
z$R(cZyH6~8$Mn|vga-;(q{o>mikxos+tvKx8sOZ$zI|S~ERIg?;SpHIiF$=(R#PR2
zOWG83^5iu+xiAZ?l4JQseBygJL(+h2hK2Rh-*)=#rG_Z#<L>7`&YIbXi1)cfUHr|<
zfq`UK`s*gzkw=hvu_=#SkL%EEu=mriK$pLqhCmrlamo#(mi%L4LMA4J?~3lzyxsH*
z%L(PQps{bt(R0h~C&X}}y__40tX#Y6S0WVK*NLhA&I4}eu}sa!?Ze-{n0#Bz0NK2e
z&LHE2buVm;9q(Vj?MLS~NDLf~b0W(u(A?6XjGM63#r-?Ur3ih0BmYBu$6rYg{(zK{
zrpe0A%PxEcW9S39;N(IYjks=}g^~HS%O2(nsf!TCxy0H00weqMriYV$A!HeN20T!J
z3{KU?dB3^_7aKN(r4g&jYGW&}Jm20mxckT4&=$PuHDj<AWU`boqerdb2GnWma_(9c
zq=H&(`PQjHY73L@LrzNbr|Ud~GIty3;lvQ%AB70?7PN$Q(Iw6o_cNNe?RZr1w)M0M
z&d)DW($`3*Ns%#^p;fv87>?x0InU97+nEhOxX!do&!dUacFuGn(Wi<~$1{x39{aN{
z-BAd^-asJ-3H$M9i)h|PO7e-a`?QZ(JuOc|B)-Zf{;%O@l{UV&ty(xvnOo6G9Sh_X
z^9e%(z&9^B9(0*no)?nRrSCUR6uDf4dc!s856_0?yB5#gKPp<|4iS3_^2*s%n;g|B
z44jx_*z}Q;X9HVC;c!BJyr=uVHJ^K-0@Djp-K5x3QQb(WYbGbtAE1KoOThwlBKMi>
z!#9Oxt2az-(5J^A4XCo$->OB2mGg-sR1%~wTH?RTc%;-IB376k2^WwnU^Y~1<|5&9
z-BbT1mcybH*$D4qj2qIKaCK69sM^axmFGo!I1jgY_4Pc%OGqv>n<x1OiX)n(EW@Lk
zS31He1KYI1hh;_LFJIqN9;Jz()qK>QS?mtlntL3qdaNhYhAiBlXQ37yY_fJV#1Gn?
zMbt?S#qhOVJmhwd!QFv1d2*UMQASwJiZmT{kNQ?sBNMwnlf`gT4(=3rw_wFI_C5O(
zy`lOPZ|oL@RP2@<MrH97>^u^^3aY1^MZd$df4A`Ey}8nI#|c(n?`{uu7=pDvVus{(
zIGm=Nzpkp8(=`o+kIMRe3e0@-x_DNt`IPh0zr)Q=FLic)UK(T{SAxDGpgW0B-@MnX
zt>1T^L!9&!8v+}V9+l;0@5)~9{{-kXL@f>_K7pWzjkpBhz6+h>;_e-3w$xet!L*Pq
zkelCEfb%{_=gmN#)(6BY)D5`m-J}b^w+(dqBlZ{gbt^@4edovg&IOJy(+ni)+1}JL
znFSK_c`W)Ea61Ft?`heuc%O=0$CUZ=f<qRV<ID9I)Wr{bG3PME1*r(~#Z+$t>hrzc
z_ODEx@B6*j+^aNX&%py(Z;B1hJXJ_C{1UjMB8C#IK6hzG3G#Xe)egM_Kg>7OXDZ5M
z3fw8(!25O*@FGasl?y9>Io-uwrrup7W#kEfQuM?=663HJIc~=fg>x!ztV!3?vS0^V
zC0jk>*Pz_^Qe*8?g5N}Z-~j@V&fhE`Pr1v@4J`-TntC#=J*baVKEi~4be2~g>h_^J
zfh&)?kH7_*X*?6oLAo4o_u;eX9%p1DrB+kZp_~qTsjmgq?N4g1zQnAvxK)r*sc+rP
z+)GXRln-{5-jT|WbJU0qDQZkOv4=E&bN2Q)2T8zp)~J#-?!9aM2|AG*VsO2_*ywR&
z|9|YgWmuK@-uI1wpi&A-N+_kIlF}ejA|XgFQkunL(OrU|NP~cMmvnb`$AU$7cX#-l
z>dfBPaqSt{`#$bH`+kn?yLsizc*gpl-{1H5`RE}GJSZy<pum&o{4o4!P5xFQGNp$K
zuw(EJMv&6`?t1h4edK;9B%ZB_%itBS#o?V%+M;W9$KItzcY+DXS(WSS?UGhiZcO=-
zBS*iAF^J}J5Ie73V45#EO`uB5A6T2q0ZEv3E$ovAFM3Xu-L6_3EjQJ6tXW5m<+085
zA#JK_+t}GrWX0cP$U@)YjY%!cE1QD&_$PS0-nHL_yDy+O`_-KUiE$gB7%|n-)>Bv$
zMinq*rJ%D_xa<?#kqjgx9f4nlPpladj`gaI2vO|T>w$^;XdX*HeH13=IX+767W9U1
zntt#>^nAg%{5J&2;&8o)HMlk7T~Wn3cR8|aviemIid|J@9L*-B`!}+upK#Y536DxL
ziRq8!J0zg;y-UihSU>up9y6tyx7FlhX}l|vIVna2^x{!Iyqa9l)=_bLq`||F>}NNh
zy&m3nvH%wrv7yip^Pd-!5f<2+DU-rFYEnhz4{VkcFUg8tQejEAK$dw#<WTx>csGsU
zf+3M)K;!}&d`jdMFkL<_B?6oGZz;-|<h|?9+_v5=$;9l9D9J3bd2Xe?B>?#znIVQm
zC3dIQt!r;fn52;EV0eDf;*cX>IC)IJ?h97u@3C+clqw0?Rjep3FZK{yDE6ok&%NVv
z+W8P@^FAF7QYsoLaZfG_A5$~T6IEYVfG)g?nHdr$*bNGy<H_$-?d2ALKp4__3&D=5
zV=H%97-`fpM9>A^S_>Z=z3U!y6C6HqdN8<ngqKnAG(i<q(YtEhCp-xBkKe_?*pI^q
z6v*1}v81n&Pn3dBb@Qr93j+csZW2;ybI802@OONc6;yxmG*qC6A{Q38L7P&Bhe0!b
z?d~U(Ne0m(hZSLGuQb#`^Rh^IG2U*wrqMx2*JvP0Xvfo2<C>N((<W2j%J22DUZ>*k
z4U_DPYX?~W&~~n%Jzxhc!b)k*Lx#}vJ5aS%{`<wgeDm!W0BI_(SLE;i$WMy9TK1i&
zk<uvplfCdaqDJT6%aNtK@k=QZ16fmWC>5^E$C*(L#10}Z%vZ5lR*^m_B>S1^D<@9D
zv+4wyKhO)~<Ddni!uJmeJh|~FsmaXur{Gk6=?1uEtm8fx!1-m6iM+sHoq`OxtLK_~
zb%mMva^HulsCSTTbG|<>%luV!II6A9_tk}&mIPiavW~u%E?J?P2X({f)-h2}s;SjY
zRr3D_bz$&?oBnZC@4^>bAlgT(#~}k8<wh@abe4N)oeP%&4B<hBc7+Go$@HreiJ63n
zo!GU&cL)k|2_sOE>D#@iPG*Aq)vI~zXMAx>BOy`TgUX#_c+!HDKZgsS-e83#y$ULi
zB`#$(zqnljrOPxfka#oENWZK6)Lsj>rHRkcr(vy@pzDdFd3f7aQ+CSoYeTdjZFdtQ
zhkC1=_s<2sU+wSDhb-s_*we=Bs-tz3#PgZoop(JGrv4;RK07+Ubwg-Hbk*Mm!TuWp
z$SZcV8%?FCI%9d{sr_DGpO|j&fF`es4d$pg$u*v96u#qMeZ7)_Ih`HJf@q5Cg!uc{
zH*_4`C~(JaT?l9Y6CWVbM_@S^OJN!NiR1iOe#4fr$F`=Nhzbe1RM2KjUEt{a(dWbC
z3#2o~>9qZZXp_+75yX2{jrxN!A!PoDh|g*`C|vjm8_HhzF1&G1)F1dL`_SkubCUu!
z>L~Rps7(DM{kp}v;LFm2vIvo~C}UjwjRqNV2CEIn_fKl)?yX$IPsLHli+M8uwN!n~
z&^c#j`x>|fM%$Wc$(kod&tZd=>{YI6Zw)vlG8;dPvJ$ms#@SYN;sqgug}>6C!&7<G
zw%fWGmofgl4}^9a!R3Ms-zi|Y)-smpcJc|<Tj&J>@#Ps>$xMI}XBH?wnch@->Q=J$
z_Kgb@3fBEQO5yHf#fLyU2ALp>(jXFO$9Pij|2X3POaQW11)b|pfG6Jo*7;-3gv_KO
zj?9KA{W0n9BpvyyUU2!`Pt%uA-YC0H4yle8j-gCG8P9ld+yDF4!xZq?4{Tof=I=i_
zpNy_{DJ-5mb`A@MOpgn1N)OPjy%i5*S(*=@4ivgY?mZoeEi3|yG0dOl!{n_r<6aHW
z(_5h9wWm7oD;^h8@o6qybh){Qf`4^4Qtj5Z+@Oaga<E>%&ll*^ObDYySxY_s<W3HG
z(bJ>;%)&MHIlZMaBSLTMxDD-3HuQ5PLbp8>hL{8(HQ94uhBA5_B^X^wKUH;3Ka{de
zNo%Zl<vqDKaYMssL`-FKU+VIpolarnsj30g7CEPtIFF}QxY+!Vf-V+HyX=Bh$bRAk
zEM(VQKe-@uuEqG%%D)bL)1y$8Ssaw$oHC)>&Mk$q1O+(wmbFt2$Gpd9w1nnFQV-q{
zKcIU_o1-h&jo^<W$u;G89m|o+Sv?kLKtirc7k>dY{vx0Tqm4q{H-yn}$o%ldfGLzl
zWZq!Jd1P_{-TKKyIsd5lF1$2FCaX;V`M!oXVSjJ7MY?|5ik-@!8J(->yz5%cm@}G=
z;=Rop;M``IW@zn~YN%kHPeT{VRMC<8BsQ1g-FheR5&;oohE1dP@6mH!v~5}x<3S)S
z^tjya_~#o_lG2DwCcrye8T*J`>=XD)j8Z>Ae7|$PY&-1UVHI;ZqS3p^J><RFNc4!S
z0V<;g7i3-*{UG6j>b&Tk)AbDHGj53h58oGe81^`fZxV~Bn4Nq>P#s)$Ua1>A`M%(I
zk!6lMLELY=k0I05L{S<f>8q4QKp`Fftc#$QLfet!AkE>bDYB8Bhi|xV60^P^Wo83I
z2z=e9el735=HYdsy2xqKC1J59iR!C&@I$}M&#~7#;W?^H+oY8Hj&xE19Y{m81=P=x
zG_fsXQfdjeZtkH*X2sO0(Z$q<mqw58Q^3w(j6)E{k?UH~NKqO1TE4<knYu$)eAdx_
z=<oZBh6v8Tiq1cF?0*%Ve-)j711AARXN<lx9w<-n_`v>J>wR`wJ^cK_Q?U@iNM~%9
z3KKK2ZUi_(k`7x`>bR0B!|-~NzBY+>3hJ?ZlUsIULc2YEnW0HV^BjohMNI^gWb2cp
zC_4)sR^>~}?xFkVPGnqSeGp?h-r>{<2?$!}fqumo<c>ZqYO=CvVTEWZ9t_<T+`u9A
zvEeZUs^Z`{6HMWG3etZ0XrBz_k>T?o*}RaQacaD$bg~~`wt5pcYhfo|^M7J9^{Jzu
zVZOS$w4#Kp)0Fnr96Cma7+>1o$H&!~m<e@GSbpk#PVhj(%}1rDTq0V@j)_$K55g)M
zYtFc=<D2Wk9sFM!7lPxMR;VQf4Bk?U7@JHTf3k|Sl5zBrzHFpa!26&Z9dBI=YHna_
zZGTXtzp;zPz;-MntiXg=+64+UUzgZCbc)#$%KSc6KxMz`_;yL)9_J_B3wzz447oE`
zSmNF{GM<g^7$WG+JC$G~8~K>{M(eXy77TF-*f2#E%$R}U;b-x?@Iwz2WUYB<@H;i;
zCivX$OJ1$e0O%DUfh?zGY_2dF+<*l62d_MHKXwzSM3NfCWLj8V%@2@~P-}CP1rkn+
z#B%n4)_LI|7I7%;{R}r!d+4E*+Fl_6^}h>{C@uu!D;U|colqFg)Gj?OFE%0=?bqTh
zi~y<OR~F|%q{qebyI>2he4nGbYBWq03wSQn)2|nI?}>;{13nYuwuSk`s)u+t-sa?;
zzVY&xJXBqgdv;pSeegBF#%^I_X7iL&lrrB#_Y+q{SVDnPj?D<A&T+0=fws4IZ{no>
z!NJFHk6>$_kyqNF2=FG^ESfu6(=39k*%RB<Mo>h9d|8AFv9najqGSJ{>3QH3DA-n%
z0rT}v^`mCN!SL@`9<(@hvEGN}63Vot8xU4Be2Oppka}99)3y$kdwg3sM{*M6LKOpU
z=U!_KX=p{D)OcO$SUIcfo_hqDnOqHUG<#sVG+bw(aUwRap=n}U^My~%6zz*ea$>PF
z8fT27E@H$HQM$FwSpf^<+qJ2-^be=5-Jh3bdekhCV`j4uUbw%0^bMgNsj^`62)|6k
z!xEy#6`E7*)0hv5QnQ)WuN+o-cZ(C39H}%#U^?nKlo@+j|8?6PhBPoi%N_<<%O1Jg
z(7-ChUKmLUlu0ceU`b%@v?=}KY4X;z?fbbo%UR!g;An6Zqzuz!JCV%&s-$d8ms4-G
zl)&4@-(5u`x1Kt2f_KI@%~41%vA(epS6Cz_k7P<jw*q{@yr3CXIecb}K;1*4Tb7M>
zG$_-%pWtZioS`bbxzK)B*-db<qz2`=pfNuFoZduU26PR3^L2y_Y_9)$gA5(74vba^
zxCt|A9OlgZ`B7PFiZ2^%CH7iK(Cq9R8SmS>R|c+)G=*4!O}v>9g6u`z3;={D5^t~q
ze}BO^PoVfZ+sw?&;}^LSP#X;mVP5%T#e1{d5MwEpA<JS3<I^`bIP2^W&EhZzJm-*&
zk)k7fQDM=KocQTIf(>lh((YRK;ehYvKW|5o*Ws7q&`=<=Ba9w=kzd-I!T7ME+}?9j
zD6t2~lWEDx(sr-C72$tA2XHkgqX`ErI_ZslE@Eu0>9)Cv;wlv7UJs(W;mn;bZYA|_
zKeyoW5y)6?7vzkgqzs}*c3I$HLbx78ozo@tlI=V3=MB+!;+2eVwSj?V`na;9YO5_W
zgBDK3bNada*ms#tqd#z;$`+_HpGstlM9n*f!^LCD%dKjoDutO>l?n@|y+-Y+1~B>~
zxYv30$&bax)=*IImhm1q`&+7|?>+@P3-z(IXJYQk^zRe3YeG%$lc-jPcbD6hqEZ3K
zm}p2${Z>s@LOltfpz=x`u3;55&YBauKHwX7@V5M(YudG&nxPcl-cuG$274L;rqetE
ztVE;wKDoXlvRF|(4OVUIE+$o43?O73VbM<coUMs8yFtWf<R5FPgQ!RJd?&G;O>DhO
zjd_<^)9Ci?Ip}a<D*2_AqVu*hHVp3>OAj{2lt@ju1eUPWfG*5-PF{IMMF@s4S9`h}
zw_nN%y-`*Pk(TzO>CX-mXZvxsZck^osuKI8h^ivcb6#$>5;vtl(9+ZDF|x^cMASYM
z>MuJH_5qkfLXTn=g`xm4?ycdGW{Xds-k`svl6z}y)iO0VfORBp*`ikpVVA3hWiEs*
zoU%r>H)7**JdhJbcr(KI5i%9}CPt;WpOq{9=oQwJsyjt6??7dCy2(ei-BSi&DA&&@
z)#%?Ar2>@s_u&^!GjldT$)R`eSeuDHgT33G0)4049OmskixA`u1JWqf(6ieh@HqgE
zKuAh4U|xAruEZ^?^0;|e@U1R>mz?Nv)hBU#t?<Df7GhFq*al?<oRNNGeLB!Kb2<lm
z?S%&Kt|&kicx5#QhZJQ!Fvv<S#tY8~#5<K6J&x5oD!Sw0FgNdoWwfhcA$1!B693u_
zIK>UwIp0g5wS}hNslTll)msJno|X0-IK_OlJifTT%80H%D8I>KH@+7Dm=A_D^es9s
zbcN+wm^_gB5kwEOlrM%eva=xC+SabZo?)18f+@5~C211@ppUmskHt+oi@EYo%Ny?X
zFN^tw9=<DX52TOb42YRo5m;B*NMX%vJlh!p@g(IJ&Am(7MRyv_VPcLnjnvAP0S18u
z>Y24b)SeD-)EwPTfk&#9uD^PXmHpylakgdlt#bhQI2U55en1%U4dDf7u&f6)=1ifi
zpS~Jsi|1Fh@7k81?Q5NPXd&D8if=2o&Fr2suEE4fy4kHdBNz2lYfh}<zmPrv|A?Lw
z8kv7a&(^=goc~AkoP+5VAH^<T?xs}nMd>BE7sLhaiP0JdlWXaS8C#@1yeJz8pcH%@
zbc+x0tRdFcme4Q8@Y^4CDSpTPzSTb|3IHdl4oxl>A7Yq4<Py8S^Bm#TIs!iEw3(VW
z>hb?GP3P~GH`RSdftlzHE-=d%(0MB37ZMqhuWsa~Ja*oXfS(7mGUuB%dCr)I3-;Fi
zK~lS~sx=F$_3!!GU|Qv9`f?Be=K(EejZi!9k&qawScZoIn!5~P%8wQ2b###y$s=76
zI1-CUWkvqdj$;V0v;YE<08Ub@C7{=y0!U%<t*`grZv7419sKuJy9)56G7z=Xf--UB
z*mK1l;NEIOjd@S~Cbdkto(P+Jld3G_Ra_c4_QNlLy=}q#oKKUo?z6TI#~J_xcIF2J
z)&cR3T_6AmMIiZx0H0a9ayK&}e)&6-=tF7X<Ei4n>ATMf)HPbK7b8{&q#uUEgKe|H
zgzjBF6uoNA4?GAMF(C^^cc|v&#;$eU^)~N*)z5p`?^t5du@fcFh4VXbT@~KN7!1nL
zeUR>DE5k=C3A=!QLwKT9>ajn9GNu<@*vT1eC3Ayp7Fh${6ycb_-*=ubS`zhQ!U%(S
zGxTA$ws}rEX5`njE?Z(mp>$=5w3We;sxQUac7X+k!0Gho&izycK=_q7e6FT5dCNuv
zT-4XmH-QkC!DX~|(buAgQzcMpMNMiSeP*h%-yuA)peUa3Wh_pA)a-kw(iB99o2#c|
zNY+nBRjRmwyFleS#a~;~g#Q`RzV<|fdshiBsBmEH5Hr<>w!j_eI8r}D0;V}J@X6n1
zb^lDgJ^hL|T}C&$AuwRVjs5wMU;DYuK!H>1vt#oeu48}oK#jNBdNF&79&&i0zMuoL
zv3_0N&nnJ^AGjdF$)Q`K9q|0)>@z*&fPlTlk&Gj$dcSNHKh8O&;bSkX=+<hB%){3T
z<fa?8Q;3e&u7(0q4Z2pySx!d@P%7<{>k@T<LE<puyeCcUXBjuvy`5NTA@&%@_bj5Q
z;4}5>;XZTlo{C9buU3~=om5O_Xjyl4Z0B}+;Kp$V^zP@KQ8kEQTV*_iIb#`tb0H%|
za7b#9VA}8)FhNM2cyYZ)1e*l&a7f%0p^Gij+m)uWDjm#_@KtS9*`zvTn-ZXbJ^*N-
zl(U-}i}T#~djRB4{lyKS|8(lP$AdX>C?0)rvaxU@#G=TPK9jd+lN?c4c>dP2eToCr
zdqIE1BTc(x-k(=U)M^QgD%u0l53yOY_-n?RsY#>Qf4dpddJUp)J4!u=Wv^u&ikn)&
zVb6QDT3-82Y#`4g03~G9K~}1i=}f979_tIL!#?q3NqQhU)r(b9oI{G?qG8G$+IH(Q
zq4_5mz=K(55^<_kImRriQiQ>EW6vZcpXPW+qSx5xJK^uO0-q!5gZn*rVO>inJQq2G
zS`uzuY$2PL>|N<a6io|r-m~QII#sqNf>KuUny*hJu~v@l(mfHxh>Hw#_UxL!RZ3=B
zvOhZjlIznRu;dCWcycg!o5cz~GnF!&NOnDlCYJY!O${omR(;t-P_jW^y=~%nw>fRp
zA=_a(8jE7B*Oy2a+g6#Is058SNE(z$yfmHdj5hWaK5dBm<qHrOrj=mYL8;BAnSF(4
z2j}<eOT1d6MZFT%-j@6Sz&!VrN#LmU7My~<Ec9kgC?&ns0Z7+R-U9&h`vtG~S8f7-
zGU}&x*e1&m1LMT*%hNZqf)7E>2Od)SrF^t=j^|Y$+{9IRPz-Ej>ycE8LUcp6kb^Zx
z_4E!xp4UX}V6^8xI~_Zm{j`|%mhF(KPW67%Jeu%maE__J{imUxLN6}b*C=tCtZmIE
z#ZOuA5K%Buo-`yFt82P)EQYsKL}g_ymRP<pP)($9yLA&FvVNZUjmi3*TZSr@Y$LGG
zgC<#>S3XYPI0}+L6Y_f?%x7PM^BDoSK%^@0_f;5uZ^IX;;g%@+g`{i!J9~|eo8B8W
z5oCHi*La>SB2oPl^pz3kj}OOLaeFfv*HS8~PQkd<SUB362?5CBm6#w`k=KLwtEvYr
zPt;Fx3NNahxA@W{8!xAXs$(p3I;GQ@sIJI@#=Dv7k)MnZv{D~MZb+vGq7wP3@qn)E
z#RWmHz8@$TIBYStCfz3$`bi#d%ogQ~xmS<49>1HXzLm<vjx(5A=jwQEkv3&3)Qfs+
zAxp2=QH<pq0!#Y=k@&$o#YLAzFbe)`K+vjE5&OYS>(tIPgB?S}na8-KOv}OX0FFss
zgV&6sg$yZNTyvl0Ul9x#>JOI573f&<Fn~*O1t`pFtu&1J-19PS9Zmt0?l*;8&Hb#j
z<-@_a;$dpKz>b4rApgO_cN&Lp%;o9SSLY#43uUW(mXoB~Qdr6kqJUwZ&|^y19CI=<
z>=ZsmBw~Z`OE&SdJ7;`ojtm!N`xw<Egr{}QAx^pP(V}9FJzKdW18ooDHj^i}{`N~0
za|v9nXDiwbvz&{65YN@YC0ALA$OCOc<oGiUx_4yI`l~Bk9k8pSDG6w5^ayUjB<83D
z*xuCMnWhn=Z@9q-QUzNSHFrDweEr$aqN~Io6<x=f8&P1={hPy<H?lUh4Q}LAv*nsK
ze&TeeYY*yS+McX@?IvFo@p^#KGLzd7M@<9(F7<o_fJ@ZGrhwgnBW>{HqVgr3&HoAe
ztEfQ2iHnD1SF|6pSOzoJ5$iBfvBjiNaj}MID4_a_Xb9iPsFdF?B!0QF-AisTXK;(G
zMkR7e7QlZOrHD`Sp*CkP^MS=!tv{=rM<wLKc>8e3Zg)()opK^BhkbZA0e(iA*H2#Z
zc?DasBb@}7RnYGlo8;1#05uW;NnzAwomVM^?cl0-7cctfeG1VEC2S+U10j#uKKP+9
z+1{uK9Gmkuclq9D1cu#|KOqdA6<dYv;FGSX1iWeqdWsMORe7BGW|#GX+$o$MY|-_R
zxU1gyaQja1%ZkB5pXZChf%@56{`KggAJ}%;ZUmWq-9T8pCCssyY%p;pedm#ymXn}G
zH5RB_$J)}-o=F6wZMcbU-KkH<f048ymhmSH-0P2id~;)0xAk`>+Ks~_8J`~GcE5f?
z)e)5U>am_$6oG{NrFTIRpmz9(`4=MC3@U$zZaD*8gVf8(;7hq%$uShz5t+(MugW}O
z{>qA;y`z!Oc;7~)5Py!*dc%^bF7`oCl}`o+-5@Y_>Z2&GQsfx9i;f?$+X=z?XkLH)
zRB?1{L``+#JTsiDqORSi>P<j!hf9`u$Xw*9to`|9%Gn(-bhZ29TIc9hhd+T2s!_3E
zuUcMy#Y{S%`s<tIXKnXTgeAoeQm+R6OI%SA@ACr&k)WQ6$GmAg%krh+@II->F_MMg
zV*g#&PdD18#l}R5dB8D$+&NJtF8=i1-w<9_m>4v)!mbXnfiUoP$xDk(1si2|9*Xi@
zL%#DS=<?19y)bAi#RH`rLf1(@b(5yPsH=OO&ix(N98u_7(;pz1?mqy*<i>$<t>oh|
zp4WkceW#7z>N6mt-$&Q{j=QZ#Ht%K)u;o%!?KWBY*jFwphjJGic={gyb^}oU1R<e?
zGlZQd4<>Z&RCR(WyT`}NHM%Ae2=+5ZMz$K)D}xL@RwSaWVp#5+C2m+DA$@9$+uS)<
zq_1+0=Tt|t(FR*7u+vj+-!2in=N>wesN!l}wkea=JVCHn_{OV#klh;3dALu2K9ZT`
z_1IV^aeSv+Q!g!Jr#Eo|g|@B_)u~8v!Ha&D^wNz!t%qZy>b9u(Dvwdv@sV)?+`83h
z#wH#X_K!@ho;Vb9Z6ufbt%V|vrMC%~nE3@C3v-fG^Z<>!A=O(alAiZQ40~0(%?(l&
zYbolGj0r$`6Y_7T0H%~nOx;%lLi&Xa(lvEmN>SCkaUq<iJc#KzbW*XM5Q7P-9MHJ@
z;Tsr37Q_Da5GuAquUizxsMnOKIq+Acre%+yO(sjYeFA!V&V*<QCLS1qtp<1qHx_Ba
z0)#m++=7}}2C}oE%@_E@>nYAPjeXqA>4w{5mF^YB^btlYyUj#G8*LpoUiakU6L)fA
zp|9ZBehC$S?knwSDX!Qh5^I1W5_g}ZDH{YHc|zDWZov88E497+(9ZRN5BmqS4r*%h
z?E6;4V7BIlaCpSc;yz0snKqcIjt5b(5W#^AisQCSHbnTar+ON|8g!-^LZQ}{7@2u5
zbBI0;>&XKaoCoqFi>37@-^p#P12*bSWg&i<M62cJZ&%oz*%agZ2}yaH5SXxuOlq3R
zdG~{_NGX!9SKnNEvYKCjVQNF&f_5({phTl`&N=LPY)fk^?*O!Z0-G?cymO$z>v~NQ
zs#M{rbZhq}(cef$QCICBm4auu^h!!2-oT=D1NSCVh8eC`4d3hn1{Tq7-_Nmj&gzVP
zGw|;ar)%L<o=FpGls+5j=EP^Ay6|UfKoR>!%eD5f->D#x7Q`HD^jUQKwB^Y`(x*6y
zR)%bDhpOfbVw%08_dSrkwHJpC*P&m>S5T0dJA#mJSY=3&k(=D#8#CdJ+?KV`YrtNT
zu+jP`zS#JFY-lHm)a>;|-`wnqq1;|IFj-7+gaGgEI9c_Af}DYkOge_S3Rk?Ro)Zsn
zcQ9|>A}Hw=jCM>L`PUvU&R>D{uR!}(pnYkeO|*T7Ve*vkAJHB1M+pf^-_ad0{~O(5
zpQ&HQkUpc1Gd2cRFc}lFv^A%AqImOpQ@)17_wxC04N$LjwNSmgTvj+n*g03%_WC}^
z2tmnBPqX#&y)IZl!R$mKE3vF(Z-wUU4X6>r#s$pW+z_1|jM=~xx$m>%^tzk)h}Gv8
zOZtB+?0~@^z>;>pYHP9N@Qy8W>m3V6Zw0ga=>X#HL_u(R9MHh9ENfQu884Owcb!Jq
z54eZZX*707@^jCnA-j3clr9gG*b+WEOC9!nGhVLWjl{Dpu|b*J`wKArzW~!{YWKFP
zfe(LME9XKLP+P#UvQ^AM@v$3m2YXfz+bs8fmcjq<QI4(?qJ*x83pK1z?P}<6I+WhC
zCy#Phw3wHZG;dkLrdRHRNXb_X>@`-}_Xj7u35)-^t8aZBNHPhbW!Sq6M}JL(_1lN!
zZ+p|kSifM>e*}~6?zI>KwwMIRTJLUwT1`GZK+n$6b{&1E-U3&(P^QXHR+37UaMlE*
zkQRB(rO<&JBKTaMp2h5Z_I^pPVOe|aV6TI+zKNZint@!}_JKaeiyNX!{1XZ=1X4rj
z-kBwE#75gc1M)6ciT@*PwUjWN9%6LSnl>zMYaHbDCFF4frFIkMY_6vaLJK~(iIA=#
zp4sFi;H$i?TN0f7-B(Ew)BpYC|HD#v0aUGi(WCz#p+~nAsImdIhMq$vA#U6qm4_b%
zY1atIil!8HSVKWomyO;s3_2j(9>^B&b01~ZhAD6(@)JDUe7ARZ;>7Br`a3=N%I^Fx
zdh}mMkN!pG_^%^#@cp|glsT72kpIPU!UtvQA2Jv7%FC)M!^l16jb?GJstuT0%>8Dh
z@q97GIHm|2`!kYZg+%GJNuxXkndol4pQpYd&<yoh9u?R^b&4e<@xGjS>7{<b(G?q}
zx|^RZ>7AS|kPebaT?s9NN3-6{CjXpFrT>DNqb10<<oh7H@1i=p;l|#-<t@$+GPI1o
z9JPbXdlxq6Dhp62Zic?*G(!`=!^vg-0kuQ6U^Xvk&CugA2zcB!rj155n8-dtyuEy~
zFki&_i;`(^TOd=Z|Gh4=v7i`3sB`%qa7>|xoZAA$7mo6)tkRc6UFcUXzldEGcD>%c
zU*Tnk=T1F9T}d;@tUMw%&%6xJwAvvtc`ZPo@|epLDJ9eVP&8ny&A-5hF!z?WgtxFw
z+uYQt_BlAAXj?iELwQiXAkdyzcy&D+BdK|~t?ec^c4qK#)iP=<nJZ18;eqT*c;-fW
z66J7(uM`bSSUkv9ab6q$bkw=b?l38}-RbUD%^)NxEUDrerJ~jF@OhGd4z+`u*_z}}
z`Q_>#$S+yw-*&b23#2ManB|VqcSu~XdFS@d`{|?6&>;<9+l4$vYA}%I62B%?Ft`O!
zmLyG3lYTZ0UK9<UOkP|w|J9iO)tLUL8`GCAmJ(Bo6_(_j>L%E-7BI38$M0z1FpGId
zx~{qtsM&Jwv4U&WXv(&_VgoZy0`f5ySTmEBi<R)Th%V%jt(y1<eXsE4NC_CK_c{<z
zuB^n*8Tzrsn9*x{Nx&|KMynihiD0*GX>sr069(3)AyjQET;+qMA$v;Q#zkIVJm+pZ
zbmWr9J}{H>5N1+>W*F?Mj;n(0R6?y~RU%^8CYEZfaRM^|G8y+4l5?S~K{Q=y9w23z
zMTSxy+dg-d)BKXF9c;Ig7^w#jTy|cCcE1j@`vv6q1?2bz<oGLq9NE6r^UXhj9AdN8
z$EJWF2*7(6NTW86EPO~XRC~1j>L;T?b>g?p{O>99Z$iQhq^pP=-wTrfk%Rsxkwf)2
zB8S-Tj0VMU-poYhr9mt96F_vL(&F1E;Nb6q!^Mw+d$HZxo$`|8#OiucWyd+GNHv^r
z%^=6Nsc(EE`FOyp;mg=qK%}+_M>-%Dwm6qpoGR}Jb_AkzJZ@+fFb7I)bBx6)P++o?
zRM@3o0Se6cC)6cKLlN~=*cb4^eqF{ii31KeVwviPQ8ewR6HXR&XHkxgW?g^daptC|
zFKrbhpNfQQF52dNVMKrBc43=KQyZGXpLsDDe|bSxy!+(hOY>C*rd2;vyddrXJdvSB
z>jyumqe&LLS9U&VqoV>A1LFPKe7*!rj23xsF;Cu|m;n)!UKu53IoIJ~%m-(}J-<c_
zB~^ii8I9f!<2P^SmPCCa=V-#pGFMW=2Vmbc^a9W|hK-R8q@M+NQEE4$xh;;9Ekm&L
zZROgy;UOVtTHSU<l|zpD$A)dOVh4MND!^nVMr?+KfaSbuYC&W>4GtOHkKz($bP87%
zqw6cnpl<iOHfo?%Lmf*IFk1NfPXoSz)2o{?hNKvVWx657!ru_2D#}A_qA_|V=x9<`
z-D*8|9CwdoKn~T|(ccjGY5<D*zd+;ElBnv9HE<eERFRB_vZ44Mwg)KWaSX|Qkd%9~
z$nE>?;Xo!8@SC@;{t7f$DW=Q{hzVWwzDv?g)BqY}@@X6+6ZGFggCiCo=DYIh{#RND
z|GJ=<kRbvkfq2P2>|r#TEyJA`4}uTS{Xr(Q$As;flb7C(@+=E%(SnGa&lNu_Xmq4U
zUn4`0w5~b11-un6s(}woi;-W*=KoFV{|_OX`L2>^sn~z42%Gy@#@j?&iYW&anH_24
zt|pVJ?5+86``mSUW7P1~c)URGUGxzk7aUqH=)S?55@#@YpkSX=QVuqV)6boI)Vyhp
zXy$S!=$+eYcu#0;*(+I<hLf(?PTYj^@MyI!*_GQ-Lpa*#i?P%x_ouY~i3<Cu)HX6G
zIevsS>HPCy=p^Lr;Pi}<H;WmWr*&MriRcRFZ0O+0Mz#1i1bN)*!R`yxee*9xTN?@1
zsfHm|PboXXEzCMiS|7UKX)@`$Nlw1pT_}E~Jvja9b{pi#8q{ae$*Blsi74IBF|S&f
z*w@tc!hdRx<B#=o1wXN(nejmt(N_7&iCZJjm=)aMN%5()`V;QNX*m?(8M}RaX@H<O
zZ*hUWt$lHSpyOaOjVfj#%&FeMsfYId*8O#j`uk=~fO4kkqLyKwppc$df?q}GVf}(C
zQ-MrwTU!Temk0+kg1MLxZ*r)+1LJvV@`P&4x&rP_qLX}7%6aC6MzcA_Y5_(`HxD@6
zl4dROwm{R3+Dr+;!<R+gSt&`K)(=}Kd=(iwFq*fD<ld>BU56fg4N0*%@kp|^XNqq%
z{~g>)G6n;BthunGOGRS)Qm3erUXpO#m^UTtoE8`SqV)2jNfbHqnA*sQZx-jLv@)4r
z4(xrgV1@0|vt3MwEUrHkx1V>5isP^KtmYm#u6UiKj-j$*C$!p{I!4z8$%a39XI_BO
z%RwC!D8<{)vp0G{ba4Z4juZnEF!M`<9Lgj(J(`1h`h+uEQvSHK;^Zc^_ATEKnA`;d
zf&v}We7-I-8J0zLjNsdYKN50*O-*Fi`fek(21}FTb88@l>t2PE%-qKreGZS99yQ2>
z8Z$!Y730c4&wPA}M;w+hO`LXIQhqj9J^!e=TApkZJ7P!}b;=NTZ+y+?0WRJGoIx>H
zL^>(V%nn73>+tInLpaQkGijqR#pgM=Wgb{uxdSY&P|Rj=9800H0@Nh+!L%0_M12LB
zuh-W%S-Dymvlx)?)I+uN5irM?nMGaDgJ66XK_j_Yv%a)x39jm#6jpCSjmKB8Fnots
zKjkMFk`9N;sL+AtpS0fBvtnaTQ$6P(!|`*FyXE-8xBl{)dI}a&1>8hjCsoAsaX&?F
zm^?R~;Rg~Eqp02~S4k8m9x&G>mlz(MJxl8-bPZS8Ju#a*+XPZboK7bL!6HG|-nnB-
zS=vgri13@QSo}vtHR7t1nBbMqa>hTgqXw(s%3S8ujiO@@ml!)_DxEZk+U4X6dE=LQ
zwxC7^llhxQN>?<Uc`Q4T6i2shtehNZ`w|7`dn=8cC$>N6;`8KJd&WVr=mN(3BXysa
zz~D^pd}YWu>oYa29s1~a4T&&n?JqK2m7GlBnJAeMwjWzcHvLo;zA|6J;%;{=K9uB~
zjrqJ~E)K|XZv)D>%NKA4NoE+SY#%cC<$l@_3^uy2P5N@l;mZFb1s*Q)ZgL^gV4|lq
z5ycRKDZQ%4m9<8{0^`5a+5hu_aVyJTx|{Z*sJ}3NIc5Z6$Gu6r2G3JDA0I73Utf6&
zC~h;e(bYzW*;0)YhZhZY1xVW@7d4(d%TNZkNEruQM;A}XleUUIgo|~|&HB{upuK;p
zsO0!nsD;`-Yo8|4aXQ*wPPBr@+}hOoJc<H)xSm;vxU-{ogl>o%f}M9ZR6D{XEUe!L
zEwHzLAtCs(JbImqiN3S&(BIU(&R@&aMSugJdw(XgbB0z`A`7!RrQN)01zd8`YC_*u
zk%))-=ve);R@`bQ79hQJ@5xSF3Q$eXyf=2p7Vhqi{fdljI=IMjUYFrk%+bv=n&g1^
z3B%fp#)G$S+(+sAUo+$M(3B%KoS?(uQ8VD{l>nwtf@x)DQ(Eb*7StvuUU<snUc7mL
zZ{o#0K94g!%y$q9Tr2DC*fRDT8vWcM0VW8(W@%w}wPJ@jxXmS$PY%wUr{7JCSf8P*
zlGk$<WfQj#ftqH9i@LJ8O$*f4GHTq3(eAt(gT-!j#j%HZS`<8*zY+ST(0k4f#b4X*
zPVJiEeo<w@wTw)7P^xH|cX_pS>O*{(jY&nFnHlGHvnD*>$U!XAASc3+T5*6blO0!4
zv)tl!j1HOJ<UN{$eyAhb1?g7gNJ#R*p|$kLC`J0U5}y!D1JFkNJxG>)Bs<_u$6{7h
za6bd5>7Vpgl~=<V60CQ1KG6%r?T%?6J$O)zj&8=hsU&~J?vw^-E9L{KS}BQTOMd<?
zE-6ot(=zZc$r7F&+x>1TB)zJHR>Xa|n%%<rwgH=os#hn?#mvHtu3o8xfL1^}j~3lq
zt!}O`tB_XWXDL7<cyNaP)jGSF$NK&w?Q)&yJ^~#nh9}$YIofBV?+|9)+~nyk#JQpf
z>vm|{i%X*SlqC?A({}QhZpA#orLaI|5H%KNQV<x}i{b<=GZd7!`qYWtqGNBzZYJ{9
zTJUToALMgq=HI^Av%!jzUrdj_;_x}-RRK2Am$?=M+*i@{96XO1qP;G#rq~AuPtIO)
z{>qJi<;K5q<G&&|)@#r%hpv4?$n8W{+-0}T31dDq^=6u_&b$Yj3GvYZkR7^?WlR?e
z5yg>OT+C<gcdu<<lmg7(P|q{jpX>!Z>rm`k442Oj>4r#|Ujoz;el9aG!cy5|m?gM`
zHKNu1bNsWSA%uLCuKJ)yv{5PK2F;aV!;z|(BpX<h_z&i<wSxSy$GYYX51HRtufGt_
ze~fs33VgF%o|4aw3C(p=2=yL3Rc$f*t`u8V#rj}bN&O0z<gqJO9=)KzwE@|b$JNhu
z!+Xksup5|&jmi9JF-6;UPCsEML6=h2YCVA){jia}B&1nn`W#ERzhHTx3~oGC=1Rao
z=}L6%(F>W_zl{#kW47GuZFRtw@rKC<kD=kcUZeO$!cR}vjHz{RbeX!XM#2?5SRMIZ
zdP)DZN4kvupm}58oN7Ae{%+w6pKQR*(YLa?16nbufHKC=;mthdmVr!?OftGWXOt09
zajQX^JQ-6(nXplwFFe<i?Dd*V4ha-z$x6SuGh1UdqPTT)=_ZBM`WuTsEr2-fD)(ix
zu4_q`_9lkY4$VEOr=0Gr=yatR`&#b8Q5WEAyBz-EQX_82Bx6HLb@vwizk*;Lf<X)P
z3Dt`X@NiNiI^QK!?##)p`C8r6gaylSbd$%57J|hJd6Z8TV7U96GV(q$x}F+<_1=wO
z?1w?DYDv7Kd|C<}!)in+98`lX_W=?WGoplsXx+lj&@j7cKIuyvUHWl!to^2iInif&
zB4hd5CV>rFt><vMwagcU?(YX_iR;E1dQ@)UKf|xb_9=DrxUm=wez;>*RvtY)a3{&i
z|10_<ibVuF>Aw|IzvluLyreyQ5OK+9aHj4CTIz$qUp~PfK0$ImA(%$LRwb4>g={U9
zvhLA)rmEUNG~?^e<Vu#k`r%z+I=peL=N<{R^nL9l^VM%2+}GHkq8b}J-{1`vkt~PN
zXEBbfircqPdWfzEY`kPGk12higJi4z3c)e08n!)nfxtMp1*qQj{~Q`!?7;eUIb3<1
z=$v<FLutl_UC<`yYeE(l3U%vY_p~DH%ZM%djpdtfU#q$?W!WIRFquvwEj_Yd9z8j~
z21$ecqGtR9HKX2veR{~!{y1Y~V?IS>C{0V(*aj6vnCmm0mR|(LZeNb^AK9CHNZ<5j
zWW5?Bl&f#Of8l@ywbRrl4)Bz3^Lt%bw!3^^xiE4hI@3Pgz`*7(?XeHGuKUkNyXE_&
zD5)2#l<zVrT0{AVwL{tG6u#>8ZMFfC-<L}cQ3@@tU{)%P1dpx|`V7o{^`vabW~M=Z
zL?=duC23F<g8j=82;ciB9D#r3bhz<9us;v1PY>?L_1pXkp>0OSq7DA@A+(Sm+L587
zDRm^}a*>NWG*_9mKj|X{f{X7HOyJRN%4G;3FAaWRK*;*`Zc7Bd_jYh=?Lq4a9PXLj
ztd}rhK<HC(s0`^y<M2iEd(hzJkGY<4Yij4l+Kt+Kp<gG864F%FI4L09J`Y~tqXk9Y
z`fdyDUv{9LI@&*{UN@l1+VP6XFR<d&8+opcND$GXf>mE^XR^iBsfS#o{N5Tn>bW>U
zuvT4Ds_7z1>o~~`iYYB}cz(ep`~-uQ3#Q_J={q{9$}e}@4pBy5kK{E{^=wZyNj<;|
z1Vsj7nxOtbIK3$P&exnGD2~Q0g*Yq03f>+rCnW}U(tfRTDA^(|3gJeyLlh$}f5Us#
ziMQJ}(?B8oAU9QIsZZkGni;-k;MT%~ZY{R4oNCSeY0+lxy-u#HaXDxm&=%v+=~dgc
ztc~n!UD4@M(6h#<?2%V__h*kjU!Qdgl(a#~wWNJqur9pPwrtf6p%o<C(|N|%R>VT=
zL{9=5hQMUq7x*3yuTUWm2U>}_)2+f19)In*Y!ty#oxQq^*!)-i6d+$^4*jpIGb=NA
zCaI}q`b=b-6z8c%DE4)A8sG8Y$A%jGzLcM1{D)(pz7HS^_-3KVJ6@O>HO=jH#b|!v
zDURimDMyZ(^rb_2+)OJ=dam^uackc@iv?=0Qi!x?H?_VGCB)RTzc1tWeM1=B|Av4r
z_NREjjI!}9czUt{*aEtD+Fq*XIW>+kQ}@-k<hNx>ElDkdxhLd_l%7IX=xwD_*a)r7
z4p^}O)4O>8<R&D|{#SANS8@6OPH{Q<PwhzsmuJw)OP78bedeu-`53x-gnb1=4thp@
zpeI=v&UNa!p$wE8nH#U?amKB+OlVA&I8NNX&rW{7IdPTKGMt;8(6Xb4vZt(gX9Lc0
z*B7zeR?nu1^ZMemCIbs~obF_`6$M%-QQ?%HoQ#}i1V!Q}9%;ZLC^#v#3O#y|y}t{5
z0t43AkPyPkfh6~_Q2*x(Pq`W%P6*UK5M(D<GVd<r`q!Q+@q|siW2~?H>S11>6NZ3f
zRekI5kd)L35SsnRsh#yTxZ~(R3kOrm*{;zAsmFCo68vrco&r_ju4`WfEv+AlGGtg{
z<=-31xF>o;9KDo6TMsFjSt<b$&F|*Q&D4p}7Z7i&zAp~T8{|a_Mo8|v1ZG3zG)%&V
zg&#cj#o;A)YVQl*<PPJ7aa$b)ow{}Cw3{9ZONi;E54UO*h0jNIu87cf<J4L_aO^I&
znrS(GH-g1)w+kZV^KlOzpP&2AEmc(^m~-TN4c4)&86|okf}XH&xR{C7LEuN~zE2fs
zGrl*Z<Er2xy1~k&uc|7E53#+r!nwzjE+W1K4`!_#>SryDuPpc^w&>9X=SqAd6Z`fx
zQ#ww0kq9bPs&gGEOOU7Cpe*wu3d+*WKAf?k_Q*fC_10H@#N=KFK`3%r;>mnfT-vyL
zorbOZmQPWnc3^L*?y)eYGm<#Sc61xFny;o@XWEBwWqiR8R29fpeTt5O8CKoV(pHKh
zU1R5RlVrbLeUvqLzca(zcT2RF`9WJ?A`px<T11m>dzWFpqx6joHC5&5DKU^=x{)Z&
zc5Eh;zbM0erYg$w)$fdA@PHkUyxzJj+ApR3K>$Rv%Hc7YUhrsiq_!SDa-?p=<jGp~
zl<VksCgF8@F0q)`?jx-;;nR}5ZA3Uvn#{h6bneN3M(@L`-o-ARc*K~}FXY-nt)b{a
zolp#y(6{8*4#Quxa+PTnQ{_VnP0=JQSxYJgwEe3`vL-u`_!@J(nHQ<)6z%oG%j0ca
zM@CfT9Sz~9uS@$M>Z`q}RP@DnZP@VH8Agi9M){DxcP5zKy~U_xqa|EcY?}bzO!UdV
zs7De^hVC*kWeI$KLK2H8QfW4L(5d5S4kjnBz-D>XVwRXjPIh9dO8wzXi@_~cOe=+Q
zOhL+mfl#gt@$p@ZDwP1E<9_dN2zWABhKrUQnZ}HZA$7y+^ijnW7>r-E4#wXFM9zB8
z659m;TIl$5<L|re>Ssu6q(hSzV!BCy%P_5aPpHy9(?;PR?1C;Fd?e28e&+=M0z*Hc
zIc8_}8v=yyK=~2U%(=N>Zy_VjQS#3iiedA&_)#f`S2vhRa>E6{V_)mFkWF40Gy$^*
zp*?<K3dy;qixKsKN?L(SQW)lE2OlT|vd8Td?~seSjrFXJtjt}Ek-9tRiP7lLpqj<i
z+6)O&`969Ja5>RAP^Zb#7BL{J66L=c6^n%CY%{kAO9C`lh@)x?PJga9ALzb{=O|aG
zN+qEnTN)vV1u;buffzH~atwctpv3eQX%^KR!CapE%BF$zyETdF$(zn#<rQYU{^Zm9
ztJhQ+>et=#@HhE5HJv1@W=i$`rhXcNW$)Q2%Q_}>KH04pdWGjfCGZV_dnj0=9TqDO
zxafN?@3AH=o;$zNI=f1x)clVuQPL~bN%y)XTXtJ|MdpP&UM8=P3fmBDeuA3P`}$p}
zk5k~AM)TNdgRj0AkXVzMWKF;;dTQjYbvQI8*>NXw7Ily#Bl~i&FKhKjdX1j7wTH$1
z(>4?8yo!tsZ*3Ast9Yu^5#FmM`j(=)pjPjflwn*2_e=d#shi>XLSd2`c%&)LJVA^_
zA-6@-L%cr1HUe3!RL&Z~+@1XXE{qlHG9BAv`YLr#Dd(6e<$uZhl$$)M-@{UE)W<;m
znmqzZ#D2adefa(wO??W@SMz8Q{>$}|Fvp(IF!q1TuB>mYZ_Jg~_Lmy)ml{w}1ezv9
zAw@kx2@r@qXMbSU^?>Ix>4S>f$o`~f0c|lHqsc36R;C2>;bvMB8&Ht_f@KA*CkZ15
zPHra`Wr({R<Nx^u6R5`-7iP9IYlP}p!P4oyzeo*8dS!_(i>E>D)y@l5QmuPqA83Z2
zweSY_TwTD;va=G27XHLX!}eB=-FSq#rrSZ*-qYyn#=5@v)Hv1SthbJO(z;%+FFK_d
zUnxu+b*<gZLox5cf%%#+K`I2mDDFC%#8pXm1Gr=KLnZ*RtM3o7Yb1cz4*_;bASp+#
z^sv_u!oG_(`}WPET=3R5n=m2A?HA=e^Cc9P#HQ`5=ho`L2_qd%eRc600@6uo$K^cs
zq^p{M1Gy`NoQ9mAJL9=Sif@;JK!vkdc`c?N#_mFI0Wa`40%`)bvnzkEWz@7n{r?&T
zgUsN+<;5NIn*0jL!Ai^lW)yBzMkjBYiLu4<nTx-2M!-ukjg0#(H;~i1+iRMYbuZa{
zPv5mkcv(eQ+P~*D81%YCDRNXjLlbdPpD5l;ikc$YG1Y##_>BE;9+kyCN1!IB2+mEe
zT_h5>E{j-{8^zW#Hxo7us97lBrjD)8>gr)_oQff%lMfM|c0CNZ(7EMCPEBztOLRG0
zou%^%%qk4DLS5vZ$zERsQ=S-8n{3M!v?wwqB7zni_uZd5pT8#gv$~4&N7Ys9SK9&w
zfUxF3^*I2wCVWoE*qNb{`_?y3oM~<ky~29)jmAJ`a=)ecI9Q7C{a`?wEDp;<g2*|s
zW)<_DXiP&(0B#`j7xVRj4&w^<uax)?Ap5^k;?4yI)alX6|GJd;KMKA0)nWeCVgCPX
zhZ)i4QUgxV<-Ci~x@g9-9@daDkdM;Zh%7TmFcrT7-i;zWB6xb1z}w%LCVth*9tbT~
zsVD->t#HUZ#sjF&bUzX4=m-u6RMe=OoW{C$5e4|_^qvVM4%b>SvZSASMR<lq&$C|l
z75=#Io$Kkxy`eJ#qOh3xs?Ylnf;%g157N*ok)0RrayBL7@a4D9)1C#E$M%5|^_G&z
z|4pv4DycnR3um_6@t4Bt_+>&J_y^lGLpz`OoZ=E+EQX0rz41yFw;&qlZno~}BMpVu
z(|&g`(1iMprU(<+70f7HSDK|ypQ?VUedF>zr#(<u*o0Gy<>U!j$yRi1xX*fl@K7`4
z@rSPH87>{GnrG@yL+M?a5-4=j6>XqzD#7pW-)YbYY7JUvZiagDm2fwy6q8zL_lMY3
zMuwmnWGRhJB$`!hbK^b78#}c&rt>Qyj@?7eX3b4F8d6f7P!k7MW#<QKqeWo*xJ3#o
z7`b_OP1<;&PIf&NwO_W6)MX5)eI_M56e(@AeP?Bh+z0xnJqG<r60!wH3M{HI3;;8V
zk02<Vc2qPm+Qw*It4v6U289xbCYP&R+r-T9!x?4S9P?OF#MjAX`0lG+$MCNC8BetP
z{$CRjXdrkEY+K@ArLsUPgi!-$RH$FnZ;To=iO~~<KtF3NZm|>=M^)cm-91AqQp4}f
z%AC;OFJC4He?!Qr=~<3A>+nwZ*Fi^3MF`kbDLl_tQdb#iY1u^f!C|_eMkCt78>t`$
zfXngQW0$ZMms_px!N$=%f{k512_Zp4DL}lI<a~|&ZX>DR5b7kHwM@;p+3nMoP8{+G
zaN$IYb%7|hs-??K!lo`_O$L?U5VG3;wv8tPD+t@iSIvlioOO40EiRWCU5_TwVN!^)
zGPe`FM2P8^YH)}>0mchCwAyOrhHnksw0ii2)Hd-|P<b*?xn&zwxLq(P3-aoe7ehP$
zx_;Kfd<MEv&ueDZ_@T%)y^Q)JeP+^t9y}9TNEG#)%6(pZ;N$d1I?1I;dVgTEU*Dcj
zs)6(D8v^2fs0Rx;-8!7d_(T-Yt*t#_;ne+xz)VgvM<94@1%bkTklxt{t}w`!$HY}j
z{-Wap&C5V0tdx6wHqK2<OPt6doMx(x7KhKLlR&W#1NcYhTXDOiM7y^w$qurtWy9e!
z7q&+9(S5_CX8e7}9(<4?0)nn*T~7zo0F{z5BYX-VE)4*rE8g0F@B$9HJ2ibn*b!%C
zJjIash7eD`I<Aitw7qy%@(p2B>OABVH-N}u;5&eQL(qwL;bk0T;USXQ=KG}kv%b2q
z^P|V;E)+p(n*{u=#RB|fmn-<mg{taOeH8|?l+`)q<>2!4bccGYocDr{e+MFfaYP0R
zyi^G{fd4Rw>Jo6+oe@#Sz}tv=`UrKC6C50S%Yu`VHARD^F$qhDC-tg6Y*^1mK$ZQI
zoLNIbL=l0^-oB`;=2yMJ<gQT04ES9cyxt|V$FZ@lQy+nsc{lDqu4?A2Q4r5L)im<p
z>hAiY9+X{@rSv~=x~u0TxSuEWcVBUDvf*5x_VfqdGL(u;drSAKNA|AhtpXQ89fn^f
z83Z=fJm?hO0qd(l^M&SWsC0t}IIa)gVyf7&T>`U97lhPZEObp>W39+Ub1`FoOm-1p
zum^byhj*`qM}001S$<aP`8M*o{40$OF8p9J^mlH}$nv^z*7WD+o%6LQU{7T|G7aOm
zV&@WnXLVf^u%Gb({q&G1?w`C9LCS_4K@G|qpWa}F{eIESFK(AW=`xKAB;HIk((fui
zwb#OJY2tJAX;`Zz=z8L49^SUql%2Bt+7RtWKi!1r$5nqW@H_8B7Ifqa2Ovsyw2qQ^
zKJ&Ztu0VA0=|^<2bwg-Hbk*Mm!5%Obdc}@*qp1{CXDp9AwcqRO6VnYI(BxII!5kGQ
zxyEyi!gu_u@1IUpvnRmHatoCihIpJTK|=QTJ@B<FIEuq^UPJ^dn4mtBdD_jxEPVu)
zgRvBrv7b23kL5RP8GCGN%896upi2d9#?%Fl&L4d~1mvIDw~o|L%_S<z`9`wn=S9yl
zxui}(XSKcyM1%T7rqOnTEGu%uqGWE~cicdPkOLni@q^BXGnP2EIV{#yDxWF?y6Q4G
z&Az5^%vs#T%`{+3Nmn;Kc{@?L^0N2qt6n-Bjuw9{F4x_iXbkr8o3=qV(3gFMBE`iO
z{hMS}B_+2-Fe(E(5V%Y_Iv*l1NxeGnlQL{7_kEU??0eH;DPUMewcI+Dn~h5^i>Avb
z)mc|n%p@23xt_u_YG|k{$$D?jMUrRx&7+kY%U54o!}fYY)`9X)l43^+i1PtHAu+Ra
zSU|8DdYsEX0yfVob3Gxjc_5VflVno^`7sW<iTu0YQ|+J7ol0eoAFm#vfgHafgdT^<
zPZ0MT?_<bxHBpoXN%|^f5l~3SKkFi>rO<ZdI7sKk*_vG)B=0K4wQ_n}znBLdr*-U?
zYZ<eTwn2#D*Sy+OUO1I~Pt`_GT1?(ibl78;5Z<>pn&JHvP^Qu%a%qwJyc|`lcM^8`
z)4M2dHNKZMimA=<IrtPqcn6de!qe`Q`uth#*ei+B($g_V8s8}EWRQw_Aw1;JUmQJP
zlzi+n*qYDmc^k@3)fa?QS?845>@x)Q?CF%V+kXmefvXx{dMoCpJT2J4zte}^5MPd>
zqq21qL3_3ewFl^(13eYQQQ2e|H`z(Fdy4w7>PE=SdS<eFe6xQ7Y310>HUwcw6s#;m
z38{Kz32(d2Gl|W_&{vTl_ls`+yxbO4UaL1cpxjy1$SJv^?dutY_k!PBoqU#gvEvvI
zvfsv!=3v|OgNB#@kENnz3s1J{QN;6dM~yN4vS?OX_Y#xvNG(l*X9O;Xx@S+90|7WU
z(8!8qWRAMT?p1na*7~(5J+bxciZ!#o=6V*H{(5F(tyI1!KN^)Bzk|lM3#MW7)hijd
zc|4Aw^*JktyGn)Q?UH`~AA4`%R^^(v{nMzFqSB?5N_Uq5A_4-Ei<FK<Hv$5JA`Q|d
z(y{2pqPx4hyB6K$d*jTW_j%^s8}`gIGtcq+9sUK2gX_NT`?}8Wd4A43*~a$qEo@9*
zyGKe*<ecJ5$(j>&2Tth;xMECU3;fNUmoN$^VE+oHCo8K)X0vC03g$UGBAeW+ZRVo{
z2#aKi#x_g6+)!g4Aaii2(A&GcDJw@r)p4taEyf#-E%36}Q{p?hrR!B~Dc*KCBO56n
z#YrkbUw0{aeg+P(jFySQqEqw5om0kDRbM;`dkopc#JtheIz@+6uI~qFSuB9k0iDgn
znJx0T65hXcx{<~7Inz^F^Ipe3`K2WP$CTtL&od6e;*d_<y)ogZuwe+%s%$+jg0L6?
zI#nS0oKpDjV?B+Z56u<yY_j`_PC7w27vIJ-p*981zGz0b9Yi&EK(R&9{L(gH29oK|
z&LPF+j1vv~j)~gRiON;!4xn!;uV$;tUDWh_?}J9B4lrVM#tH@EV#o(S7N@`O5s8Qp
z%5!W_u=cta>P$n5WqmFIoWFESPG1I39&0WcykUN4*2UpscF$0;PLVe*$Z^Mr3xh4%
zc;A;o6^?8zB|bkN(gnqF=KO)+1>jZxisL7__~SYM;HRr>n%dXU$s(^Ks~S5$Kj?<0
z9NCT<gT{Qujujr6hILYEgAd|)pT&@ue|y}7P8G9-_0C8^&T!OkAhZ`AH>%(zvfOI!
z8fv-{_lPsfE7hef?S-8a<;xeI$55XzdYS&mda7}5;r{2VzC_T%QU7!&h~eCus2!eH
z@AN)C1GYW)nm-Un=#T<j;j1!&pAyC<SFEO{)W&OYJHvXYp{b*!^O`T4#}mZJlH#go
z^MB9%3gu_ZX8a6e{3NHmfPk#;0uK6cL5Lu$CjCwKWKbc|fic0=%E3}3ZdNq3nSeNA
zer^{qCtgzU!$xDpKAw@2RVAH6s0JowtPX7bn_i#3eEs1Wn}d(rk?p1w8M;H(bXeOP
z|5>>-ac$Ntd!+$v{^=3E#2S<sOdZET+bhNk5CM%wg_AEx^iT|ObqDq7F(W<&rKC|Z
zeu9?yhdUBh!6KaqfBi!)tC^6m?Qs5d-6>splLPW(SACEJBbG?~dxifqOjdQ0vG(DI
zlC7D=$T5!zmf|8){{*DY!S5KW_e{V{Aar72f4zl-i%y@Q0D3AO_AJH~_d~h4rFa*@
zAY-yFXKdPpvKr$EJlQ~p%r_PNSfSA)ry;S;iJ{cUyu4{1B=EdCnpLWWIXTwRT9-ow
zOJx)+_O@cMa63)Xfh3uQ?dby`Z5CtGB=mTC5fCt3D3q=aqjwF7UvnDKRFha5?_kss
z)DCM8sOXe((W`FR=U$8+zcX+(_-0S(NKQKVrsN>RnnvyUN;3of^JRD^2|0^YpMR@#
zUIx(>y`4p$>Un0|&$GZAU?#>*m%$FwNiE&RsV6U67ljph+AO7<(<?4EfmjvvFXfGk
z@N&MiiB+QHSYL4~nplzoRo0gY&n;ru++Q}ISiu$EUolI1%W~~>kmfq{jaa+o4ue4{
zO{jxo5tm~{?PQBBSX+XRqga#>LA)YKq%hb~-!1-C&F>zO>0Xh7`#_ZgWGJVS%`s`u
zpzj<Ii9al*%(?9?eaT6jP*Q=8^cQZzycs6B#o~G#SYyB;0Tn-YIkgM0%})XV%#+5@
z8H=%aFW8h`a3pO~5{%JtU{D@`(%!30OHn!_su(9NfTg#J7d)&nJ~EC#0}D+s#}-|n
zBJWp-^UG2h9XSt?%MaU`pv7mQm;3yx#h0{68#f6tklB9vOM5@#LRD2sc`-$Y1>Ng;
zOssZsq4dA)c;Kf8Jt6q7FZzsomK-$nputNU8xy(uW-`7fgJ7`zyMxIV=rbFdE<Wj~
z8yB*6e28uh@463<U9#||gnCGsJj+=*%IKoQf{#9{KKN4G2A5?N;hV5ae>=B{xjUNi
zVrDJ6%%^I7g(9qzFzV5Ush)q2Ud^0AX!v3yc26)Xn`nr0;@IdzBO>|nLqnDzQ*chX
zhcDwj4`N@Wo6R*#IrmM??x?JS&27#FL9vH&YE1_cZl>}J6vaGZt!Ig(IO+xfTgQaa
z)0y`97dVGO_EJe<KfPwK79tE2Qm{$KV*VCTE~IDV+5PZ#6>tui3UHGcM@+waN5r|w
z5985x>lGDl-c@4Q$aKmu3|GW=bZ@&$?9||i%Z2;_ayQ1;hIT9cjBAeD8pDvHprFbR
zwWs(QTEcvx&j%E%(AUk0q-ZrQb5TY^LomQ4hlzdAS2g`^g^X|jYQLdgJIRIDQDoyV
z=lA_kR}baUvXU?MVl29s&CT+5iR1*aN6$->v-Byu**z$`{c*GvAy7C0mab`G?9&(h
zx)Y}rBDWi(>pU0lh6D}y^I=1ywPz)bB|na>@HVFF8W!i*VU2zFJ$;NUc$BVKl<2gq
z0o;^6F7`vYU}dFVgCo>RSoJ0anXjg7ZfAn6#%GFw+l@oiYB|%KnuOS(-~Pl!o(*wT
zG`)-w7Eat80^v=pVomL!c*oYfs$7W*QLuz`$Q%4SFLRH>UqkL?S>_iY?gn*=AdvJS
zO?^D$KG|>H&3+LZACY^!9(@S>$bCyLvZXi#+HS%#x*1n^2j>ouVK*v<g;MSm!iC^w
zyJ&n7W@_KSjSg$Cw-mo*m$Ri&WeO&l)H(PW8#;mqMF{}CCe)2IFQ73~$w)=EjXx?b
z(#C;OdP$6RieTXfg01MInosXPKw@@>1yIwiYA^6EM!g)!Km$9AN}MXn=Ly|0XT4Z!
zm-W_r{1&f)|AkBY%3y(*tA#+D#<`dMw<58(0+Gb+#D_R#wH{vc+Tkik!6O@tDFfCk
zv<_yHC(dEhB1KQF++PXK?~&Z;;_p{s@?Pp=vY`uw`HgO|Wu!mJ?Fg2AL6#<7eVBai
zqOm1*?&7+I2{gO*)+v@2=9UHT+)!<#wf_ie=B9e2Hz$DYaFA+Hs(%oz9>CXn%8?Z=
zWM>Qa;B)lVA1p97uEQ@nkjx-X=X4l--z~NiQZkH*{n*+W_^(l{RwypM8@%vIG7MKC
zT})12<qE5voaN>(bK;1%-M7Sk4fIj+j|qL6aZ?lX;(x==fG<<<!6<M-tvMJYll0ko
zgDoAZED~-Vqc|a9^@?xba<%(ht)sgUS5XhKHfdoBIj_@ac<30y%=<>wq8qKgK~WH`
znF`tcY!q{`JMPjn(uG~5l~fngfNy!+xhF(cdG)|ji6Ny#-^wwlb+>*??S_UGe4;pC
zaN5?Ro2-1WF<?$h*UrI#p2*iOToKKIT)JOnM9rMDv00|>(Q(D`+S6S$?WP%L@uWB|
zXHG)R(3xO9KdDiCML92Gbzw*U3LK-J-ZPG5Ni$mxEK`FV@WWt-nF6T)%Kdw31Ycig
z)NjCpYFaYLx5Cx}yDUddGhI_b9c&#3#(d#lsOT-9W&|Rn7i!!dt6@wREHO(nvQylO
zAk%tJ2~H)XDl}EDl<|nK?j4-8{prMI9Qn67aT9^|OpbHEhUTq_jnu@Ion{@7l3Dz%
zmxK$pOR0o}jfk{_DTfzjOh*)dVc1JZ_3HO)+2-4)6w3wVd)2qI#AF2RI^PRBXyVBE
zX22_$kUB2mkfjcq7^|b&1=VR%4}Y$9UJL@9wh{1_tTC|a(>^sxQzi~&DyD->*sgHb
zwh1NXaZ4K>*~nt{avVibQMi1(3beA{)aFJMekhXyr58mWU*h{BVZdmcuzoJ|Q*$5u
z_i64W6H>+?pW}txA}0xba0{};BEdOKQ%9eBj=M=c33ziGRDmvi+KN9A5Khq#xPBl6
zE2p~-8=0NoF;ibtzkf>n1EGb!zv{Opzi-&mO;vw0ByVs2O=m_p%9QEei<MB@COJG=
z7`N+IRU4PSM`Ry}s%#P4_?8enQa$ZB`1opXa$nUz;W=HyB;#Me2*o8u?Oet;p0ftq
zvs6l7y1DcAoIx+4J=yDKdt;|wB|)S~?#B-hXly@VGMvwa#7lh@*jvW{J4K!d2DoN%
z4EJg7`X!f5NbY99y;(|1D7l-btrYpMbMYz+SVwZGNiBjg1)%j<q|oBx#|MTt5OrG9
zaD2&_5j&Kwhg&{Hzl3$F?K_Li#%=H!vqyl=)0iU2WX&@?C@lmWeIL<wlUbI!-n7qm
z#Wq@Wvg;3#-hExARaj+k-`^hFHdo7^hfoms;J9jrJNk}>#nXIad>Ev)%NVKhSZP65
z4|$0)#vOqtsfb*5@IQS+iN3g&gi!JW;f5+#m;y|NCd2Gq*fE5lBF{%ho4m4d)>hMZ
zi9oQVL)Ttgv2QO8iu!YiP>fZnRi^ax0mW|~^mND>;Dr06uXVpN6{B(Ic&EmN@@@mo
z#5R2A2<72El}$500x-9PG<1WPJhMR>gVu0@iW5Uas)ARmx$%tr=-}i4gt!mEVx|LP
ze+Vd0{1caxv@6*H;^3XLS5B7`qM?6)l<CKLD(aSesuyIz>s>xf#5cwGLcMuOOM#R}
zUM^;b7sW@RFj{UP2kOjXroK;YFhFAvb~9%FB};6L!?844^v1{XmNTZA^!@rc^YD~W
zr2CZ(21Bx86oE)c+|@i(AB2eNf4|)tq(W0g8W-S@WW>2UVF+VQTI6Qr|AfmZ%vY34
z=g~}=ONpYOp6NL1pKN2l98|c&?s;32QOf+0(=rBFvI}R~kuy0}`Y(i=+btIKw})>&
zeHe<oXedXuv5amisgl3d=x1ZPD+ZYoCk8(FXrEqBE$Zm1dOXq;5Jm}bY`=Pdpja+6
zM`%roBtgo<I9uwJVBQPqzVq@McxT>6zcWeys5H<?Ztc*;@d9aZ%5~vFPagKkhPdL{
z+k!lAMxDOIFk>(Adyo9tyv)T3$)%h#x~@DU5&Q`ht36$VqB>zeu6(>Kr&f6*w6KD6
zjS^GawYA!RxM@zdXef6oDE^9+;&P#+{_FhsH&GXLGUZ__x&f9`8MpnJ?e5++HFY^8
zf0dZ3wh}gk54TCKn8&T7vTZ)3CYtCP56pKf&q+ZL?4MdWS_9t7_-jXoKM+vZ|B&SJ
zPZqKX?7`1nJ^<P0Yk|8Va$AET+GJ%v5bipyQ1{W|&A1kH(`Q*CcEyGgDy-YrEOFoe
z6V6rRAs3qN>?tKKBF0p|S2Lz0G^qr`fRL>zFj9r-s1x8Ul(TlSjM2VieTAzr+a4$r
z-B;Fj-;|A-+;9jZc;MCDDK1pMWa+6I$UW}3y$ZPo!<u(}AL&ONEda2)&RcOd2)48A
zOI&}OSHQ)O>_JJ|ipSE_5$v#{#ASXSw`%Y_sBNJ{nw9O6j!8BR9K$jU6%=WV{hrLs
z`@0IF!z!5bv775Nb;Z&~Cmi<t8B{uf#?6X>!oqT={;!SRY)^AvFFh3Too52%hTi2*
z<MFjFB+icW4nq$+yV{lBA4r}io0WbkAr7$Wx}@s~snNQZ%iGMvicl->Q|b}78-pbJ
zO!Ju=xz4g~z<pgf+-#WQt=LNfkNrWcf`>dj$I-~N{c}-f7L>`?4HJx?YM`yKNLt-p
z<Mm)y2{<rvaC}#J*l4FI8ORp*Auh(sEd)G^p~Ox{cLM<8C3(-EJ}){1utb)ZSR(rA
z+dlodYk^K+q53<fQ9cHP;RkY)8qQE3jZfbB%stKS)RUhWYADmz{53SzO3#_jm4LXS
zhR_lDK<B%$x>CQ%gbd~3`fygmo;Hp;sxSA%2<y11d;?Mi2biv-{XwoD7{RVz@?fCE
z2^cQaZf36H+&i=wQ%<U#f{VPb-U;!1OGxa!)~_W3RIi8j9Z58V99b!{ja4Q^xkl-p
zVkMsnXIWKSK|L@nnp^g>#)wZ*%KG*C3y(PvE$;c?L|V7@ylSGOV<zVznZJ$LL7jUN
zCHTM4)->?{A-=^`<3Xj->=2sF^zn{_PesLUiA6AcRKbo12=tNih}#~G2t4U$SF#_!
z-TJ3y@I~|-ZEwXB`qwwiz!&{y50REBy>ZZ;)~Ra{^ogZJMeeIl$wR|s2AFIh+!}56
z!C&h;ZhHYO2-}Cbmxg6Sp*27naK|{gsGJ%7k9z<_z(BCxz=rJVsRFk>>0*I9h~X)p
zw^RbPZ)@I+_FL{<51oww6kKzbpf%;uE9Az)eOE%z>Z2R^{S4F&3r-&3G`RA+5Ci)y
zZQ4Me7KTo7bZ+FIQR0UnS9RdZeys(7{JQ+0e)(WwW`~nfKclrF&6finOy(AQD>F7t
zZ>}fV)7a)o+HsD0vDa^V&qc0zE{U!E@&iRX#i0T!^KnSbyUrmvjWV{y*(;>&nig7q
zWTn#3ucNk!HoDej`bD7$fsU*(<O?7o>?*tfhV`PA^x9qWAd~&ONG2_ORJCC?D?MKa
z3^<Gpp`@~hDt(O!9P^gI^Kj$xd9WBF0Vax38bkX>ZrcB*cfGlo;*1b_Q_hNzu{ej_
zSJm^_#JoPi-n$gH+b7>myO5UkXwOIrzNF?-fp$mQ+)bq@%)6Ti<2HZaz$eA`Sg<k8
zP^B^i+pE+iIb~{`b^JU@-0Xd>RpBE77OthJQS#eMUKj^?u#&>^vWim>yPbn)IPv>*
zO1ely)g^`&o`aOb(<<qshl4){2+>y~^Od*aJh037gop6m-+#zcQ6~1nm=rty`UKNA
zCItSbDa~LdZB>r*^Nz~+(-pAkkgs6dgGO?5nexY-_xwNV#OOq!C8w;c2WuF@@bT}w
zqW)s+RELbjvIA?a&LNyLwsc4)2bxr&-<PB07gmQSRu3_ps7IiF^y`B&1UiT`2SI4P
z;wy1z&U9!S+_R-o+|;|@#dO7O;gjFChT(C=kViH!Nz>D}_IKf24=oe02fXJ|Op)WF
z{n7j4o>T_dXc-OZ%l1`HQo-zJ$edoxw^|fQ2_9V1)Y(H%E(PUP0j5g_WCP@ydb8*>
z6$vd@D}8f>s7VFSY98XRfvz$tj+}YM#`*`6Qmvpi>loGgJgEnCG|YCSzOMq&glp#9
z>Db<sg<V`M?o4}d)I-<;nYmb~E>fcZy3LHwT~+W3)!0rYbHrj7oTCOM;>*fxYho)z
z+18Yy&>5dGCz=7Q{%C%<paJEv`1m>+`hA~gQwt}#p!Yuzo?BPqZ8Z<BXPc@>%sw#p
zqQhW<zAQo6w3$qn3n*vnGD^q)lx@1f_yeIJ$sNS4XOLJ@62<o-8r|=^f<`m}pXkfx
z4kF2e05b#cG($zJiKNCCB}J7x*v!SUn5N7(XerU-%H>PSUl^xDYlilYP3<Nm?Z`(M
zQA-rRx=$~V)9v_L3pgYI$?4qE`+KptbcF-o0Ze1xn>=^%k7(npMP21t4K;E<5D<kt
z-}bVDI+TQlE8AZMmg$y$p?T+ss;H?HFA_D{S1zduD}`*Nr>Lo_tzyu>25;isdpVAc
zR48T1(jQ-&x;5oH)6J0N-r0G<jxRccN%SeWml5Gkr##z3Uu$A?T7Sb#4fUyjGiJUq
zDWE;dC&^x4VPLMr3B!II#5pps<j?6d5gKtjG2tCEUz9Z&VL#0-3uBlkNdoR_SYAwk
za4%-SQ*Hr2^`fCdO^(pgUYncvGU0X``zX(d%&_qzq@={uxz~9I!2#YJ5YD@1Noz#O
zp((R%m|Uh`*w&LUPiK?WNBuSvT<b3GM$7h3PHwCcgLFbQx$fk5LIBUqQwX%n%4-_Q
z8FA4#W2?%~hJjp#Ysl`Tq2KhvB=1EUyP%UVf({kujGMox^V*YZ`W{|mxLj$>k*jl5
z2+a_vs8~#OK;3VscIO7KhiM{?dFdJ6Mg+z)8^KO*D{pPf4|&<3gzESEMVPTbz)X^*
z&2<D*JGqoaEJuURUg-w{Qmgyg!QwjN3Y@{JrEKnHZQ6^P1TouP>?}mQ_@42KamVn<
zgW1~AX9U5mE!or|*|!>RR9Cl9e;~XUKdkb;)EUx|ynmL%0JxTuK8`#r)Z9ruH*CAp
zV^4_5Wf6jRJq3z0c6MZaUs7QYB&u?1mGSsVt^}Ye?>`RlJ&EE3TFCbaLvuz|l#C7)
z!tgECMKB`jH*fnmprd$Vj_W6M3HHPPu~`jcKt=pKsba=iyUJ9LwIA!+v+{nZfauOJ
zXj}|E+)S@vV=`N$B~)lBT7T<|nJ#Us=?j|Y_f<}FELq~r5?m1*?KJ0z>;}yY;ipQv
zEtHhpq%2X+1h-Y~rQb-39*k0&Xcv90TavaQ%`ej=VTx!At09yLW|Pn2=gLrrR{P(W
zWfq@rIf$Ht)yI#MX)}TXN?DC01k^hvPz#6XH_T*t)a~Oi5->KL%V2n7<JjGf$U{-X
zJ!dBL*_%w%9y0zrtJ7VSD<?i6x@@%Jkz3rl<Xlw(2I`va_Ge7#>>-VtDRuO?<*Z^B
z>0?h<SIz5;n{i}@65uMl8eWCzkd4L!NXLD6lB_g8r)}QE!|$QUxZa^ku@m{+JRHw1
za3?GYH$ajDW_xQ6DGrq#`j*?zJ^f$G%Oc$8^qD2LryigkV%W!$TD`c7+|Kk7TsTJ+
z=GVs6%4~H+q%zhy_1Oln@{KWJ8Vo6HvO7-f1wnzwLes#y<3dkVzM0hvxgX)>VYbS}
zNLEfZSVzasUDP`g`)w$d4!IOv(w{K4y>*?Tsmd!ZAtSEn-*XmJ#`H19+MN+c=FcAA
zo1^5erkZ1)1b{`lzy%!-Fb0EwQP*R`(bp%wjDynmhHhCLycv%4VhfcOH2WSrIlKtn
z!$KG9XFv5e<M3&7Dzn##GqyKDDZ4{}Q{GD>KG6rbZ==DPpH+<0Aq|U}RGt?DwigD3
z7YrY@;(2)9)s68FOx&%<8|+;zSW|$F`gJDUeY%spT5n#DM{8{s)=YA4&n^(3I!o%}
z>gITj>o2UT$e3;|TA7e^I_SIJvruYrLiD~bEBx1rFp7NX9mW=}{6%<Oh9>Y53d8qx
z<VEY4zDp$f1Z(}kEgpiuW)3nwHv&**<eC@2Q0c$9lZ|Vuv|W#>qr%U<Qhp%x;O%b|
zA_6H@Jgn)9w$uCF0BaRg#)3X^$TF1b_@t@6Cw_hE6!4+v%LtQ`7@gqxrQ7?|_o*3k
znX8G|IQ&(F>Tug-PY<@UMuySkcKUpe<x(i~P%e*9ensg6{(!-3vd+WmUNUOQ8RImV
zl9;)2qUg)72|K{I1KU|yfg?-@Z-3UM`pxdBZE#W)WSporJhcKl#IkzGCyu)F6yY@-
zfdF*cL@O8za6^ajMi1GpieCPQM2dH2*hdnlDnl|6mC0PgOG>v^Y{^X+0-GF;`!IHF
z4)3?|hT6*BpqN9^9BhnrO|0#WhLah7ie0SLEN5ZGIbN*KL{pDNf}N^+Uu|Gz5?VXa
z#{b`%jeGq-xVGl)SBW2aXeyu*8oNfYjMq8BkxkjUR2E}jl|4qeZQ;&r{4Xf+bNx?3
z8ObjFuU5Yp8UOwK)DMBKbIt4jA!)^!v6SJiavyzaKTTC`zZrF@vi3M^^&_P(X?^`z
zbbLiqZ`#U`qb{`JRL#)L0VTJEG+&@a6lQfuMgPr=Zsh|Gl<UNW7x;vso?H;Q)?ndF
z0-ygqf%YJ2)bj8f-*2~`qP=7&zJKPYJGgljuZ51tidg!A8|ef3S9H00@?8jlXi|LB
z&Zq!4$W`MT1C$rcR*RFqtYUK>I=N!XI67*eLho>k<#eJt<{OI6wC2fTQvVr8(r{Du
z4}|*36LIU7hGLENJq$XM4^~UMqVi>A%nqHXAhXNbP32#VjL?>-xmU#wl<{3|@Xgos
z9{DU!Mr2kwVd~D5J_-ewlO!830~6UkHOu$c-B~|_2|O5Gt@iAt4-T3B5q5ijPmXn_
zLF=lc>X0S9`^yFQ_3Cj~3|*!Bo7Dh9$tc~(E+EZF(XQYLeK>1*dm8h%JSsPM$EBy0
z6gzSTy?>8^_o8*v8io%BvoqlFdlH;)OiR5%Vl@ZiB`UZ_T;gAhBjT0&3BUKd7Ra^r
z-9M~kD?>7Ii`hfjn~TAWzJ9&O3@<2rtouQtg;n`+JE!n0l{0?HATR&tcNq70OmC8k
zsagUTbG4xr*VWpglVjjXzsR=2yE3hi{{FgYv5BLXf0TbRn?V3Iq@FQs5N=<$o=>86
zh)P@=GxKs;RJ>8L>iQ^Bc*MdySDg#Kv&I|y)H46k4jMe*Uy8Aa{x#;wx8`wa^~75@
z_t0aq<7?IF<LjbI;wJW~`p){8hQUmusM>MJu~`J#{-V+lz2T{0>d8c4QrD7(@i|H9
zeOrpc7X=<=<qyZrOB5fl4H-W5LuV@JUJZ~<PVUN;yPwQXi;!?0NH8P7>)6;oBeV#x
z9f}KN68)|ulF7@Na2{zxUE5G8hZ)ppr>)H!I@K49$bH!GCbj?N`Za)r)N_y27pcZ<
z(iy76vAnJnRCt+GvcXDp=&VSHPpo#fSOz1LjZR+k60MwsMZ21}SsesXSM1buc7M~X
zpNca&n|#!p<CSeA@Nj>=-xN=ub7+k~xMUP<IVPl~g*M)Z>;(J+0qegU#d)qMSBBu+
zJhIqd3tCe3;S*xf+8yEA2(4UwGH)u-#g8EUjsBW=S^veASKV$@wSPwR0pSrXWKeal
z+S+jy0n5)7glK)I{*y<=0q*n%HosI#iZ3~48KZ4!tKp@CF-!~P;(%%S^QCFo{&e`K
z@D#s)<XVFYs7~haf9Ci9N21fEr{<!NH{j-xpn$9Rsfu`J`S+!DIH`Z+L0}|;m)<Tu
z@)mqDh97%ZxrQMufwVsLO>m>G(pFvui9=1kotXPgZi43hEI6HFuU7Yvbble>@BqaZ
zdNXW>VcU8lqtTr0syJ5pLiX>WC>!Agm+w^66!qI?<%t*a+p~l;znBkOqVkAA1XLr~
z*&T+e9HAq$Ys~>T*G-oS{zT$T>QDGVc8Pb0laCxHo#@Ik*G7W5O%*y>0H9_F{U`1V
zYDD|#`H(ooEVWmyU_P1B{8F`ou~*&A0)$dHI}kr~4Ii<v1CVw9j6*<kk)yX8r%r6J
zmIUwKa;s6{l^%AcwUaa9s(+~NSx&T~7m`SqzG9`;oPU!t45I+q;*23wQ?UvWbe@r%
zJ}H=xt~S}8map2n%lfU>y*?Nn#y)w1G`w<lH5`Th{o~XYl$14v(z}e`t>^K=9$MQj
zVdF%k8aC<D4i8{mvFe~_vm{$JE`ywhoZ;biRmOV$o6PxhW}#HNRuptG3njFI{lF#M
zZUxx+Dq|;?s8TE2D_`nB1nr6<&kTZnEK&~AS9(2U5}?m&43N?7Pa`_qbsM+1Jb_}A
zZr>2!5aIs934ve<IOpu_?BnNol4karnxcXV$4d9-_`#;q?1_s!4tRS^x1=+q9p$t2
zpoJl=`h5@;_&opgcX!reSvy>GX_cjo-zAw3iGgPmsEDB15JRd1UcaF+bz+Htg3zzH
z_S7J{UFTjLVG$I0s)6;?0S?fF;wy;)2a>qAhHTG^cJf-ASq_00hxPuZgiNr3BWcA(
zxWM`TMEf236)-MH#W`V86vfxC^`6D5_&PQn?eDR9<mz~5mwhakZ8+lIAaL3(ju7C?
z1fo*+pP*?#bd9)zSMd+I!l?*1s0>xz+)DhVgm}$>D}U9rH#pt+A49+@6$)HvWTL{l
z_QWJ+%rN~-TNf9SDj(wCc$b@h`qn2<>QHS}p8K?p{~#mC-f?kbcJq|?C3S(9-WR^;
z$izbBT>DXK-QzruLLFb<o}?**gM-geUZHjZqpx*9(Z-t;a~Pf!jdKX@mdp-o4WQ_H
zh0<tMQdjA)CFlMji}T=VP^iO8Mr@g#sz*)FhN6I^H3%a?L%io<nWPF`$p)AMgMcbR
z7+gnZa@yLidS7Vk?vcDC<%{wGk8_{(`gDvUP}+Ar+Hdl<sNQ>o5C~uWAcj-MFR=2z
z1gwm*RppgBgzHeN9&K<#;q-o@+AAe@;Tt#R5axps&Wxl{?K9Tuc->zWtctdCMGO{&
zr%dQ*`I;Ro-5Db|Gw6FSMxsCz7MnIUF|h&*$FP=RJS%zM(1{^fOHQ$KYe$$8Edolr
zwdtun=+eL4l}7Nc`1T`M?rxIm63&xNB#yakP|SV<zz4l?9@z)c^S_vN3IhPT+af0Z
zX-=$M5nLPOcAn^1%}q?OZHBCHE;b`a<5u-uc%Bc)4Xx>7?Xp#<SioU1q36A{V5C#J
zDx}<W$Sqc0T;9thIQY^2Qz`TcrnMblA}qA_?*S{L%db|k;lcLQC|{R$Z*nk5%aj-4
z9p0%~7#qntg=Gd>>PjCkj+_Z$-dg2nnRQDrDD{g$e(SZm@jOsXX_Z`$E>G!6;O#I%
z%a_fa=&$wSMN#m{?)Kl6sVMq9MgUJ{KJFVAGszxC$5>=t$Q6C7<2zuCgS8qCF{gCr
z_QiEzbxyH|Z_^&418Vf#hHq4GmtsM14Va^iFS_4fF^<-K`RQrADZC-*5V?@-!~S9s
zyDKpUU0GWT&?Hn|TFlmb;_`j4b<M4a^Qk|fSjT3U3Vs9|nGnXRB-M7=N^ToU4rb7}
zk!^QrX$<q|4syTEvXg>;_zdKUu~S}}vDFJF!+RlJSg~1lFVm8R>%Z$N(At^!V@tjP
zEa@;+FQ>3R8_+rLq+y&{f%15{%meM<`)@y>N`61`n!ITvzTf8jOs=%*WA!e^3^ACy
zg*wr)W5<`|0xhg)7xq(Hwf%QVtMcSW;yLT4jACA!HUi|*Vb30p*1bQH74D*g32--e
zGT-Fx;Hugm0Zw>DRf9hewr;7|h6pBNKtmchYGa(ga?)t|F1!thUQU7)@j#rBMSAwJ
z1ZP1V?{+3PCJAYyCW#Rl>qU__*}Va+w8>ObZ_H>GFKX4;!XcyOfh$z4DhkcjM~gte
zQ%WiKpo_!q`8F!Fur%vr0CJFMmG->5Jl!#mgay@mf_NbxT}T}ZM}Ot$lScfs`ZdPC
zg&cTP>&fDvsF*#KL1f^9xU8ti-fXEf&QYTpx^QrlltgiM+_EZrrZtM}BjWcZ4@Y*>
z2`?_o4m($^RK_*B7(5F`L42k!i8Pp-;AO~^JWYg+y!)4k%NHl(m%6)3)e-uzP+rwp
zaEHW2ot*2kkK-W#i~W1nGJ=H$uBdB46+HE#?FCc41>p4GJOyO4{2pO)qBY)2aXF-Z
z_wU8!fb!lH@riEi@u*r}#xK?rDjQgOJ6gJr{27W6=xYjc=UZ<r88(kvY^p@X0fYo~
zmhCT7!)g=IiH?p+%}ZD7*N_^&9ZPh8tPK7|R#xE<kD_)5ybzfB=0AI%F3HO8R(K^L
z4WGt1h+7~Dz!(TW1R*l&waz@g>Z8`(mZgNOiKo3FjMHeo4=95>g^Y;J<4GPTU;28W
zJ|K`#zLBl$Bq(Wik@}0pO=T93;`MiLKd_?Vklay@@*Ia90_PPJ!fa~87~s6(O}h`A
zR$W1^HMoH3{iJ(p>*7<Qk&5+S7ajAjy^W9G{0*l)&~@~5raT{7+QT8|bPv{H&;a)Z
zQ4*XVaNR9H(dVw&?=+^n8lWI)cIlhr<GTUb=T_$m?+U{JBKVIlBlzLf5Af3|vqh#6
zH_uHOJ<RwSEJrU2QVkk5`y|AvqZH*o9$QTFf$8m0_E3WPY%_QnqXCA{vQy;4I1C5I
zJI^149$*H7%;}Das{Tab%d;7X;_KeQ<*Aj!a7%!0UrOBIDNkx{&mt&Y>3U1TEPPgO
zYUv2C{JQjzYG1mdE`>WbvnZB{A#9W#i)oDA$Gcy0vASpS*z(DN7~iejmDY@yrJ!yq
z6=)Jr`Q@Cs0&K{1I?;5t=YMfLZu}IWrmU$KCI2mAL}D6c>h(*TdClN3tLtidwo}~&
zOSnikRbF5423=|?KGy$RPbyetx0Ex@06x6XSk%25!<uz;B^1m{;F*}Dm~3RBSn%L1
zzJ#%Dxz>R)HuI^w-;9)bk~JmO9L><x?oc|g6V@@|$sayMZP`B02d&#4@88T>2X>-q
zn9?D`Ny3debPE>F#idP)y$oKP$w;t;%a96aQiPsW%p|~41~Pu$g7JvB^+XdHE_o5}
zU$uqkQsouD_3RIA_sTY9S3Zf2F^zrAnqn^{aKEe*hFVoqA%^%Lk&6J(ps69ii7plW
zddp+g5iizN*RB-gQ&bd%=R@|?*X7Wh_7Nf>HxMpJ=Mcg&<YZZ^+UBYZR%5j=#Xl85
zYHgw*IUbP-HEr@GvvN}yyKLB0P`ER;DkFZk<-i-f34qV%FTv-^mzz>+h~l8aZWeqC
zzVBi2ebv4{8*ir8$inZV&a@u#MD$iu%1a<9eNmPDp}f;htY>rItBlBm%%TwHlwN70
zmPf<IMWs(jf^D>PoxYH9jh``-jP$yewnxGT#4}acb(vEgdP8;$yn+o9#B5g8+^j6)
z3ECv@M`+_hJ$?^SVPbHS5~^#dSKOOT_Ht==+R3R8gJRwHRnc2VKgdx0%h`df#r}Qc
z36O+DQ-%0zgAjH)luk=3g3hOxR2#<6&i~OA!sCiP+%Y-V>((A}^F47=14p}b)+%O?
zk<du`!pfJ^DZ&XiPT@{RBu9%*G)dSc@;)nz64w7cm^K8CJ2v&Xe!B(s-sye8WxHx!
zwg?<(Uby|D)QBNbMPo$T!TDg2!G(;bxlZiijc`X27>a*lHjlGw_S#<6zLxPh;Fp?q
zRpjw8!(Qcb^h(#)##L=e6{8=*41Od-qK`Qp%qkdj`nK}A&aR^C_xIHGh!hDRNDVv<
z7?n9`{BjdbV7(9wS19T(a;wz+H#(-YIWnF=gL<c;^b8Z8^h}3pm+48c;e}!NI%hZ>
zDX$B$a}blIiINtmf;U^o-IR%z?VImMt(T=2)a|2tK}V96RsDY6Do_}mJ*;lk;7G0x
zS*<8cFKi1XRBKFM{~+vXb?gpS+hqduaPG@e_B+l))><`^#sv(~vCvBt%a`G9s1F~V
z3|fK~M{AQgjD;N^2@M;KxjxZUL(83KDXO_VHamN%*yg#RTGA7bTQ_;C$-e&I@3rd@
zy8PAN#sQ&qQeFl=<tS&_>G74mV?+w5^24veHA*~zw{ObDhr9U~c3hz}DK2h{hQ8;p
zN?*axp-D6^;3=w7szvSW=6XIKCne5*3b1+1j?8{b4|Xk|2wdb2X-j%^a)xc%aCK%D
zQ8g~k`_56ibr@Vtc)Sjck$O!+_rsHa>cljhJH#ME^GU9tqyly-Q~nv_n?Dsl>1J*?
z3StbHhY&^H$ys4g?I#dn#+70A6~JA73UHStnkH+2fe}yA4}_e$iyMHfc>2lkKYn5Z
zE<M*5HSWz!+eLNWG=bjOpyvG;#`dJi)9=k(Css%)|84Q=Mlp!~Rrc1tfiqpRv~LgF
z-V}x|g>GOKB|>$-NG8nH_{KeDqJr^Ikxb+KRqZ+lkZ#p%*B#l?t{or6{fQoCyX*Ho
ze#BJZ1XJDM?ugoihI)HYon?`Q51&S1qz+Hh_9KkHf>Kt02b5xBz<Z{`56d4*NyTV)
zc~Q{+`ep&uddMy1p;S>h`EOT&xD8!3hGtQJApCihno1PMMktt2O<E#q<3*r2Nv>K1
zalnj8CQ`-Gttq%XgVgpu)~k&J-50@&ijkpc_wc9!1xiv5yYZT&uip5-OwIpUQ*(XP
zA0HzjQ&>i&dSNip9|+RrWnuPlSlyHKPtw*rYP@%xcaId<7dhjeA@M#{`l_heo*9Qo
zff-|0eF8LbUfKh~M#F#EmVeon|8=(IXWj5k>ypjQ><vwCeF=l$(LOl#4l|XG>6^p=
zS!qoR*`q6So|4^XPfOJr&TC0ErOijM(2}&qS*1pDBLm5f=%!K(S1gQf&eTJVlLt3a
z3YaILU$U5QMzmHr0n8XNk{yR>q9|9)u^MCS)3($~0OB*Gu&t7LBZ4fWQ5eJzM`3&g
zqa<lCo8?Y%3dvS(ailKeYJCtR;w?SdGCcCE2^ro0Mxyw(+JJvz#$*ewB*(>yW9S_z
zrTo^)RSE4?BSq;o*co}X>kwd|L}(v^GthH5WlCU_Fj086zq9-NqTIv%sh25R_fou(
ztxt-pA#{1SJf}dV#p=+`beIj6*63`^SyayAWTrEkP#U5io7#cm`j{{FL-nlxFVpfb
z)ABFV@^47x-!m;Yo;@eL==y<B6o1Nauj&rl4+PvZ?F$vx^};vkjgEt!iAL(w+kYkQ
zs;R3=pl~9+`COp+zT=@z>;wWp54rn&IaP8XdwS4}22b|$?3gA}J24;j>u=e%F@C9J
z`<WR=CoZ9LLIjX=&xtX$2{q6nG4$g@Lh;{-yGo^kkR+AmAzQ8!@OhnTvwyG1`@j!(
z`GnE%F1A~`QeTms*rFCyv|nL@$&9=1R+@PY!!PSkz}t|A|C1f^&4vH!r2OQG?M0Oc
z;9C^BmVuxOjF=dS+vq@$yYgIl67L6n)rTAMSpufCE%=y4t$fK<7xT+m01NtC75AS*
zf^oDd=83Eaw*#foxLT&I_NV&?FDRfM&kAzCOv!o9IlMpC1ggJge^!6J2P&X~dFROx
zfYP7A+2w2Le2ISuC&)aE8Vq&FF(&ft^rPxgZ+hTG$b=1EG`T~wAU}@SdC%9X>vg{%
z(SUUagQ?#|yn`M6Ha~Gfxstrh5W2_R`O~GXq@rUNYJm$^H{;q${EP8EGsdoiOdkhX
zAv&qP3t%?ItX<-@KZ-W49|!IDFE;dO=S1P&^MaSfvCk(>ut+z<ALi&-<z`~XWTbaG
zkRrXvRFO<y9U85SfaN#_7aE1IOZ-K0n!Y5lN*+E{*PXg$uW4M=+ul2g5S+zlvVPIq
ztaP_hq{Nn%+$rwNLUq4gbaGKiA~9k-!C=g?2%8nh0z`zDr>|>7(N9lPqO^gxNaH>&
zTvOdh@D<#)&Md~itBfB49T-2vPV=KH^n9ZwLd%WZ`{`#R`(<>t>I^yImz4Z>pn+df
z@-Hd*ztE2V$5L|J<o&IxgT-hETUV$ms5R(V#Wwx`cI-jg&XwKGImf@BZTL45Ka|~g
z;>jp$X<RtRxDQ1zk7gM&7kTZ70;<y%K;q9(iJe;|3Y}PQ^`UOhVS9r4h+dq+$x3qb
zTUgVx6nl|<0Su|C{IUs#hB1&N#*2UlqC!r^cfTU|#$b}G4t}h}>U|frNIPhQW&kB$
z@88*LaNhLYsE(%47eEx?UP7k%6N7_M*Ut|pIPiKPOzWxTm8ZsdRXBHbv=W0*Br32$
z?qV`SB$ZV|HYXY<xzLMB*DayUn1-uaHX7HZ;Xz~xi7AQcuSY3cj4d#dp=IjKr}Uo)
zoNGk4Qn_V$?*v<fnAMd|hNKww);T0ibXn2G{!Wn>HDFr9+M4p5QtT&tyfIf)AnsW;
z>VE9DKzl2VmFw<MTCKY?;u2lzR=5xC)?&6k%vqfM2LgNB0kOn^o6^#UC1W&#xuB3W
z<sz<wn|5g(>4rN-NVAXe$XQoHzlZuOC};{=@-$N*M@eYyGyGeC_>cE-`2b(<RsPfT
z9|)Q&J%*$0eXHSUOH%R8H&HWM?j?oYs%ii5;Z@98Ii^j@RT5zp*BAE8nao(}mlX~i
z#Ga8I(38g7jJ9s2v{XBm;!C5SDx+QN{^roYcKzewknyuC2>=+^RP=EOT{-PzM^yZ$
z5?c*kB}U%tys@zz@TyV2d0{maiwD!2&L4{@Fy{=Ln;&M5trq34@+NOUQ!$RsaAhMR
zzu#_OdZ;dVfPINgragBd-x2|I!EwHS>gWGQFjWR95Z}d4taZT&(CBp;3^v+)RC3BE
zrk&!PL?iqlvb>@CjL$9=2f2LETtYWZ%;IrBRbHe5KfTc>GINvIo@sX}G*$s)zE=Z#
z5!M`i`wT$+b=VU8p@h?dM{I&{jdvCQU|h}|o%0JsJQdHR9R3`0FqAZtUKWf)hN-i2
z$AP+}g<=T-fa(E0bQB4*wXO@qXonf&u%Z1}K2au@C>3$~-qI}EwgAL2L+xtXZ&X2J
z&}Y|@^RxcMVXd$H+WO5m<&9@vD=uWPxYmu;lLH-p;?M$L<<aw`wg;U;-oomC>1)LQ
zJx{2%$k1%hLPgjF2e-QR4ny2`P02`Foe0^^3SQPI2pR;;nV6xzrefbuQ|=Eu5DAwL
zgcR>w{MRij31CQioBrxy$kJNUHRFz4#^l`%y>M25=b$GxxkM|(rm1rhV<ow9WA&Hq
z`0s7Ug=%+Sl~;g>E7WJqbjmpMl4GOBDKS4#P4-fZiVFaBwLnWk6N#dn7)qt}%k^}|
ziL!n&V$y=4`^nfvE08Ip03_#>d8xM#M)UYT_*Gl=SyZ1`H7NFMWHG3$ud3LM)rW18
zP<9!VM@n(FG)?{_Wd~OQW}0)cWMDqDc0mA5TH%D@k(>0J(G+<up0caIM$$862?<m)
zPo(Rjjq@t7!4NlL+A!HbxC?6SE=H%c48~cdlNKFh0GnL2q>o5An1=X7ggvgO)@j6^
z%k!2+XeQt{f1ziDZ#gwJKB;<JuQ)Wt5)EyUD!#w(x7`MI%~^Xo_>ZYvc?M2rRSFnp
z@yq_<wUdNI6QLb#;_sg`-fqy+JxIr=h}|gb&#*Z3a)8S}+}iJ$XqY;%4wTTx?6_yg
z#U^G@pt)W6s%=*r-Jpe#Fj2g+2M)i(f%Rm=sW74$#yK=8(ujXc#IF$%WnOc4=nIVN
zGsK3onD-){q4P97d+wCF8unx-P?aQc!9~XZQw}>&v{8irv@+!T3)`qdMXT{qBRpnt
z<_}|D3L}T15yekjr)jq`qC|ZhGSN@*N4#b6O<*$5+ogpw)-mobvw>9XytD8Q<tql*
z+cJGBM0CCVDrRfFiQTFdygNmCLyq2F5O2ruq80`!k4!bXFONU)c(bGOq8f>(HAP3p
z-$QeLyMx1cZEPEW|D!t@PHnMR2Vky_mfJCDnGyTwjq#RmH}*K?7a-lUrWZxGlJcnI
z{Wz&d-P@h`^`V;VAY0Hfkx0<87<yjj;OK!bT0TrgD&gTO>&E%yx6j&=Gqt-nTbkFJ
zNI$7`<ZaVHQ)<C`vD$C*3&)kUyx={e&R^Z)-@nZqld0HaI&!VGGE#{K%)8HwO@gz~
zW;vAy01Vn^`J$2y^Kl@X!{1?}j=!CqoVX@>vH|qpmikR~ggt_yed@CKfcepDoSCJ$
zt3p@lnjn;0^7X-p)D(k*-Vx|vvYkK{gV4zLJ0Nf6q(-S}HCwl!kYI;pBL<?wS4F<r
zsmUF751Xm{l^ENxnzoAM-PF%e%?>j51gYE|OvjXRozfP{jraT~EpCW|0O~UCCx32!
zn|pwLVB!B}7Kk)HL1+f3`#1zdLEz_V#N0EmLbipP8a=*nj5vU7cUJj*84sK?+I9cD
z{Se3XfbhH5i1M2Q9W!S9alz#WRsc{rn#jz%aJgY`G$qu=B29gqzd&_NJqtCc#Gp~z
zGQ-mHt-DC0#anCgJDffiX#$X3mhs0siTXmtfh0{70wb&z@p7^`z#fJGeJ_fW4W$1<
zuJWVh(~%320mq#72FN-7%Ra_Jz77ewelrHoih6Sg+XG`k`06}Kq}+u=kt<FeQfUCD
z{Wk*@#zcLDfd{2!K~(q(yq`wCtSj6~LZS9j1*qk2eT1n!Zm3Nk_fh)Iz~4C=`3zqR
zS|8pSqbowJJ@zdzxf4oA$)QqL=a{^vdSlw35+&|+ykQ*Qd-3xcz_eU^nn;sWFt9$K
z3zD?#T->J&UGknTy<NF9R%W5&Tn$J6Cg1?^BX6v2-PqYt;vm>$%*Naij8B8+mrjHI
z0u#MtcAa(yJr^;X0%}h}#Q9B6Ojv8^>Zt69Vhb6wQ!zQqKkSn_k_{v#9~r-jnp`&`
z8t+jbeL=Nbr*BN!`{eN(mPe8D-V<Y#9wBdqW*CMZ#4Qv~DEvT>f<@^^uMgTW-FvAt
z?<r4#C}&Xl0OqbH>ufporhg-6hMB+iNOVk!Roq~_;C&*xkXtgO9RAaVtM+em;fh`0
z8lMvT1kIF9NQ?C?1U47tP6^%%WNU?YNwKo|B1y4HZl2p}Z2d(oK?;ja>PoAH>ugJ!
zr;_Vpc}HmT$Wtz!JZ6CV8*2!6TRT6KE)LsODu<Q9yu=q_UeywLcRrl{lto#_LX?X}
zi#=0HqsG;Z@?UDe70nji;%A3N33o%n=miQo)Oz?uz+lEqL8!5F+W6`ncBUulSz?$X
z@9ad6P29SMJf4l5xI7qII>OH?XGv58mG`XK^@<MtK+tka=;Jz$BvhnmCBS)uNI6+z
ze5#jUSpp3Tn!HIwqr)TnHYm`UJ3HihPoGt3%peSZw@u6BAgpsN7%jY=<<zvgxznQ2
z!oT9u7uMqfyL4#hTp%9ctegEnpem3BniTt|P99EH43^XVJ!M&#M5w;44J5rj1s$(J
z+hj9~rcj;Jvxrao9zLtOBXS<SpdxJ*&n74%0^8UhuiFE9{CEcUE_?jAzR>)Aj~~Ee
zz55p)t7a_z3tm%*9a@0{bN*K`yfFkk&5>bCT~w>Wc`)}OMBtfXUhkR4>~{Lf5Etvj
z`1n|S!6d!Ny;ccr7EUPuF}0#}@=Ia<?-Ha$*U3f1FNL}3gS4<XCCupmj|#KSByn#c
zL<SDu<lt*&%4S5lQ)i}AfPg*D#`f|9W=Nlqb;xL5_MAUmdZN1qFO}`vaMOuZ94!Bl
zwJ!yUM&u*mva0l;1?CnKeOpepbhUFHin{^t<!|x2^SWL;KKO-Dp1JpwP(!l?6^2w5
zlvVn#MJVT8d)3Yss8@fz^IVNw`~LW+C&S#$f}!0<cA#GC4qhcQ_UMugU8~B)$$c$7
z9|9JuyMZ`7Pedr@xU(H?#o|Q22tDC^C(mU%3f!>Xzd1zB>obhI?JWJYFK0dbP{P7?
zu<vP)cC$>t<Oa$D0wpan`Va?A>I{UYQNZqk=CD^HMT(*J2ZH`LWu<xKc)lmBkl}5Q
zPV*;Y_CT%Xt=3vT=U0y(ItcbKR2=zAlSJD!!P>Y15;{FF4;soolT1*n%r#|KlO_tS
z9p{#mV#x*c%xb3s7lOSOAlV22C%f?@JFoC7s%}k&q^{;Sp-v`qRE+P^Ge5&hhzWM}
z?p(N4LSa$7KQ{o9@6{Qw;fpL}J{Y>qZaX+TojQ_4fg1AUn;^4&H9Cj(^#bD!vby(N
zGs8Ac$62Er3#nqm>Dqdx_ULG$d|&Cc1EQ&Rdvi@^P6hhAy(z=nEaP<aFPA`|1~`bl
z?aj)5Jwzm5*Ftjf9>>g4ONTVbTcI^T23oqiLZSkV0a6A|nTCe;hv|>~aP>SjffgqZ
z!sed=lOCKBr+;KfmEz}=3=&n8>s>4h(!mv@$JaxfI|4na&T#=)N%9hM<<8G!%PJye
zbV@=ObwxZ;y{T|a4FPxZ@UnH+4Z+j|!=VF3r{v-?W5Wc4y!l5>n|4T+AMS*>d8|cs
zhu4(8mQ$@i>HOA#mv|l(ryh}0u^l^nR|j+H8*M7dw9cPc?lI|Y6i~|dQI6#EuZQ7N
z;CDkavnIammK5H032o*tS9#~chfX%CfKDR?ysDwD3-o=fh^slA64!2w%s;_PzkZ`6
zl{Yax0La>9t0x`}0^_!WhRm?jHyX_RNi*_jqO*?s1aE-b-GcQ6?zYYa$w2$TW;#v$
zVx&u*p-VR%$rcG*vyQ})6)>$_gEAC15lqg(T2WC*J2*Iuik-(F!biF>1It(bfNn|{
znIw!Rz7k(54p$noXu99uQ^ORC%lAYAX1b5=)nu~Ypxgt+S#L{c#ADcr(D7$0BPQ(6
zzK99D*;M(&Q}DZ(*40MDUk>CeGh6>U2lD5=f6JU-7-VD<_Y0LA?KI#SMX%Y=E+x!A
zpN`_;JNv(iO1>b9R~28n=?MPz0JN^)XY=^oO#})`U*zDI$lF;GNiR2aU#f`uDS5Ke
zG*a^GTADlOyFj7ejkiaZ52HjA%>)Lct)56}yU#USJe)@^Ge#=rcjrT5exbVxgQTr0
zD*Ag9OH;m-K|`8fLW-UO9)asRIPnDU_07A>*<`BS442`x#E`hd%V+foy<M(wE<a@5
z$m^;S#)NHbd(A3iVy9?{wz4T`ftX!{vIVR)n6)JEey8PlNW77mYuO%<4rc)WG@0|1
zU70MAkH4y%7V}y<k@$5joH76!-$#YfJ6T;F;y0ON4$D`IR_g8SFumg?jB93i8%z}!
zIjs+Tx_|df-1`Y+J-7)Ka}(^dq<wN5t`sLMI?c0EJnhUgo4I_bfCsU)Vc>($O4#||
zSt?Y2ol2}Tx2b(OIuO?YxaBU1y#QZxAE<Uy>9vjq`QQ{8afN`M?m9;?(IB$1N3=9E
z7R!V#g>*erF7-?*!awA+L%0c9Fi=GfDiKHDzn_|Dj8|0Ts?)!oTn-a&XqUJ*i<_^F
zZZTY+j-Z1{#{IB>1Ea)jbHj}B2Ak@uJ|1LbD_rSS;B$Ua1grq{&&a_quEj5|h3UV9
zYk|rxfIWFA5qEL2v3MiQy2zUWBG|o2i6knzaEp7N>Hz&d)73-W37mSm<Z+Gh2ZJbw
zSb^O}qNH_H@aUV7h@0*eCwg(=c!_&c*eaC}&d`k2yDCN!wkEwdz?k#J-1JSBA4=x@
znsP{4eZDCdMH}-g9<q%C6-vW;Ux;;epN#~SS8JG`e)H@k4)Qlysif`e){x9Fv{NMV
zT;HT0;vC9E)G^INcn8SHR)s%hWcI6M<Wdb_?w7+U^UIU`3#1%ByD9?z1ycTh+N}N!
zAmzIEQho58ssfjO-&6jHVp~;x{RFbFZ#C{~Po0Nf_&E#mPaW+S@8liwo~^|XRop||
zL4zeMkA{1f%lxI+3*YXq1O)nFa<*5Iw06RLmc}T{rH}h;jEgy<TRgvh=PnvXC_wA1
z3wcBrn@VZeRAIClRT-ab-_=Oxs%2+8WT&Wb>;>1l;U)W<rFD=oAkz@9lw-p00-*X0
zu~HTWYEV(2bao?pR+U>?tpH}rST}HvmCzr1W&Tq^YMQOhk5y2J4WZAfoU^~phwN~z
zgW3^HyZBh<Dq0N-)q?+mJ{UUTXLwxMvl!tpX+nchcbDP^LY&E~T-}v!I#=j&kkMd>
zkt6gVCxu~cG6_PI)PY+Afcntbihq_p?Os%+uvo{^49?cUqx|LvyUVBad|E!d?x10{
z#K^v<>oC9DJ!qO>$l!V25nGL9?4W{=FmEa=a{j__d9(oni67zMdu+zgYhi`k!2K~R
zqGsHd<%uxiWnv_&<LL(I^fbE79dih`uv55tyguY4>NiT)WfzRuk?XS_C<CuUHZ;1J
z@tc=~x29M1t2_77{<h{uOJ@(vCzVwu45HF2zJL}B-yJkE1o^t05_^xhv&CqhEOCU+
z_-RP@e(%S-sNH~PPjmiU^pEbpH8rNdwo$W)NMk=LoWw8@w=K1y0=m_`pSsm$Sya#v
z#TLTh1q@#V7Kc{?c2({xe0R8#oD|$amr?t^c#E_sj33DnNu0Dyp7aknv>Jb+1SVl?
zFf+x_*xGFGw5>$ndwK$Ewl>4Rn4ch?c1p<e|FCx!URCz%x}FFU0-~sNDW#-zgP@d1
z2$GWqsmY`}1q4JIq+398(%s$N-QC^bdG%XspFQ?j3%<3-igCu^UzqQF<M%xGeO=_m
z?Yl3w_b*UY|9t+ih<SVy4>4>rQm|o-VqaZv+oAM{J!y=)g2ke&gn7#fCaqE*p!upA
zJZP-69|%eO5b<4s!aR_q$@=c{A~&9K8RkAk&jFYHB%S^FdU^OW#lA7JqJs0+6+S4q
z_}`w-4+M`8$VvPymwAeZWn(YaV$T|cJ04`X-I@22xSr&mSlR(vwNe`Z{2ibNzGFq0
zCPey5f$vy?XeWzbnSx*DA*lFI(Czg3R^WFl@cUN_{Qj+z3ZRt2c5pj%zIHqF?;JW;
z|2rZ1#*PSpz0=`(?CLFYIofsI9aq(s`+((ddbVzn%eTnoTjcWp1a1HSid_DWXP<-r
z+1NAj?G)p60DUEWbenCy%{Kpknr#O6I^dG8t$klG@Mn!Pqt*5n@4p%uuX4!6@4t6X
zi~I125c>TtC`H>ESNU*h=z(IlQIU7J*TMsbj$G3Cr)IJqLX3*Wnfm)c3m#&p9A+(}
z92LhpwNhjKC<q3y>A82{oeO33V`)nB0ASrbf-(82t$?enMtH7vh}~XNwC+&Qs`I*W
z_xlLD%j9H_Y)gF&Yx0E$r9Kk7$i)FBB2t}Ab_DyI61^7Po2->Y)*(j_MLMUg&2dDl
zL!54y&d{(2J#-`L1Dmwre!*$H|01P%4i16zZKnA)(|nt0{(G5b$%YJ(t?K-Wp%|;v
z@Vyk9v(5DapDSirf8w8@cF#)yu{f$1kKw~oi6JylAwK8z$1JkEq9hdA5Fz2cPR(iL
zhgPmKxba{GO2J-<s0@|b%&B)Y$qyTgYVL-!S`kF>D{pe(OYp2qN)2vURAZl17}!~M
zb`)E)u`X{Mdp{6l3>xVW4-R-~b0)`oJAuBPK;KTF|Jww5XDTGwz~9)|Hf@UE(bR;*
z58s|V9Aq^c5%~tB9UF0;6g%i^O<<}bPJnsZOPZHdZnZ6CV`$Z_EE|I_b=6T8G^;uN
z!b4=9D>pah?e=ObDB6B5_5HxZ{+o9TgJB-bkPPcc9-}i60N%dwl9^NICy0rZY615(
z+!~0?en{7Y#gXr=w-opswY;eO)A(=l4JOJ=(<%3TrwY8v*`FYs_V^V{h1FK;C;gMC
z9wA1bz6!z{hmnDKElK$r2i(Tu)XMjVcd&}ie}d@u8DSM%sgrAX$uT~n<`gjm`O1tU
z32#iJnOsF$&dfLE94Kd-hqHuZ%xE?)8a=zUr_1EdQ!@ffj=6W>ct6$O+^&bzs#2Bh
zbj1f{o(1NkFR{RqSBn*KwD7Ow5UiT`@Is0zJuZAM|L!8=<FMd&2<OLdXP<|U@O&4F
z#c1q9FQq=4x|M`SnVTP%oXHY$ZoexksfNI4w@E^ANsEL_pAT(0Ex3O}Uvzv4cLb<Z
zC7abwK-FsXk|$69F83v~Z1UQ5h?azw{=!SrByul7E3~%K8B9=XvjavvVB!YOAa{#W
z#BTy93`E9x6hz@1PM<_gi_%4~7o%Rrx_s0MxbLu$+E%R9guzjh0sVzTr=~{UJba$y
zwQ&BX=y;BS+YCBQG)?nsGnBI)V6R%f%j#}*R$J0*$!#EyYBI~h-c-kE!UVU~d7{-%
z26R4wNb@UIU9QBH<Fk4dUseqEF>vL;G-uXGFn&}JlaC(~i+R1BL|l410k++@p=0xo
zoLV$i4>Qp#O0I8I3ocFb!~U{2D82^$Z`QVv*aN@>PmRItrF=+vXbiDtvTsD`3;{0A
zmQ=1EuVHZa+uCx^jbj-BGCwuiHrv4H4E1@EW5gn6N13;IrA*5D@)%_1r#n2AtL_0-
zLgZj79-*Q2?j%!#A#-4PxCKj2o}Wtk!7Lj2<PT*2Q`=KX#IQHK3s=}X17~xR>|*^;
zxO>x@1&}nc2O@BA1nLAquZVp$Rh|i(Qwj7j8#KHKWM#merw(@83_gUx9;x|t3s>~9
z;M;B$j7LbD6JQg)_QED199MW!yYO)2p({1LY$a4!x~#%NWXu*%;LA&FO7_Q7XDHCL
z>YJ|pEj;5Eo^cD$_~*bgg#X!(@E^zh#fQJFx|ut1Zu7$jafL~d<!y9MUA-f#ar!6$
z$U4RhCVclNSL<uGS)wsV4IWOswM3!Ok@ZK#OK6V9r?jvk33l=ESL*63bfh3ex40A&
zuP*smdM*+)b*jFsC-qX(xSJ&<<D_l+{VT!H1bymm>Ir<PutEFdsMpPIxZIyrMUBiv
z0G{_>>>Iy5Z8}pnN{fY;x)QzK(?3Fk#F(=(Q1<3)ti}{}P*zaLtTv@ij79qo6}4Qq
zr6Z@dY(sILdh~RO@--}*xhn?%rRd#to~6QMRmfOVf_b7SvwUughKE>vlx-A(XsN6<
z$lRTjV85Sv`{oBZJwx@=GN6IIoL62}RT)9*v1mAtWmT=u*kbNKCxz{IUzB48uW=yr
zM}HxH26gf{PXP?gt@qo^PY~5ekL5{$t?|cVaS8133vb=j@JBkLqZE(xvn70fWbkKz
z#ee%6V_8tLNx%J|(0jwg(Gu)e0%QRQ`hbvJ1M1bE&mR15*+;Z~ao1B(zBkuJIt08m
zDug63u2D+x>uXX98=1_Uezl6Wl6Lf!y6&nM@ILKE!`{>~HrKbcwm&M;+uBE^V?C7?
zl4rbA+64|W-xS|Ic8c2(1d8Q+CrE72*-4>osX>|zO|b~(mBq-}Ai;a2KC{u7Lc;xV
z2Klo*h=f*FE?M*lr*N7Dd2DFd75@9rKj7kWP>v<|OZE1@ANT=%xKLQ)-ZwUxjpG>l
z+J|>0(MBfv1tD@Pdn+@#n0WsvSyjIg9o@5UVvmQ8JrEJJ7L7w(RGFHF7WUurYJ~+t
z1bdk?+6QyX2e+_}#PT6{ileZ)mo0b1H=m&=1^08Koynn3m^NB6n}{vH@oNj(9Ixb`
z%^l}4Rgzjaikv)3-Ju*adb21%nDM9uc>;-tjQ}HsTh@_it!^-@D>=onLeyxtj{C^F
z_1nB*wBv^PUhI8+>O<ga57_-mM$UTQ2wt3@5M1ac6YM==P-!uPx%s%Qs$krV0bfqh
zwq4Lm+)LCUm$BMR<VHJgWGe}6+{Au&)eq@iwpG(93|ijWn#|EPe(!TO1clmY9!<3t
zzP6<3=8}v=zLK`)f^%uq>^VMl%EX%H>m{UjuV7>;r;Z8@I{Bjf^lM%FrZgQt*Q9mY
zhxu)^{jqex+4ZP$@9K?JlF%;P$md%|I)1%6wexx*VM|T-dx4_9P_Sd-_}DW8JlTn3
zeTG0IXm*9058Y!oe4jfgEw#(pPmGKoDy>0HEH8P%F~>40%|~J`MzV_}B^<(S7m0)z
zs(QfJo*|vPBjuZ~n=E=+%cTVaH0nVbaK&h_{B3FmlMeugU2;~I*%xbH4&#VEA2W$=
z)abicc&v-;2o`0JPEo=3BL&*64EuEbFnMe{*Y-#F_KohCZ1A68kD`4nDR<H?*yh<S
zQ1waj^Q(RD_LjUxOjs!J{)Av2@~$P35V5v(KGI-#xOg7Opx;00ub$CdCBhvnwAoUv
zn_|Q2EV8tn_x*nSQ3v7qih|Gmr5Gd+OO%QZvE&5d=WoiAGj&OOnB7Qw{4liSVTGGG
z=pT&=Vgv*SK2Dxj@;_*bs&`*{6dXA0$92CjN^4FWBK~=Nm9r`Bqkc(VJ^J`}pYs>+
zyeDb$MTzz+YC8a2a%rHDt+>3*V`!9I0lmR6KjZDR<%0~U`NV7qDDIVQ<XQ#&yo#9c
zkniE-Rjws|brj8e19Xhoc@QoNdWpJLV4PiBZgq}Wr4Uq1GFS@xp-9eY*gM$cOtZXv
zxc$H`eh@)Fyx5Ixxu_)lfNAf8pgBDw+V~&~NwSxYZe$D-_u^{$R)))D3qD%%&_PPE
z_{q#_t<;V9-19Q;9nS!%I3+yeFU$u6EZ|Lf@v@S#>U}rI$X)d}ismJt-qLPL0B4YJ
zSZv%hy@Yyr0bdu3gST0b&s_Y8EaUz-7hgdh7Q%Lbk&0LI)N(a}jPopUKBr}7@AQPE
z*{^<o>~q?{K@1(CeZ<T9t)2MUQk*3oO2z)n-r17=EFBj*_rdBgtK60(lPBZtTulr;
z^c+o0V&6|<9T|_MOTjji+3=j{K^bVH<Ye#HK1XBN{qdsu-JpYu$sSWuFgTVA#Wqvr
zM-6Y-e&B73gy4=gp_|anJMa(QU39<L%DfqaPCB&4D`i3vmI+e^O0kKyhO}FxZtcbS
zipR$CBnxeE`<?kGPB>2nY_uBT1$r&<*%8yw2PeEp%5n#IJLENUWJ#XVFfIfJM&A$b
z<n=+O<EBidNVJDOEMgdctFfO_;y0?2b053oW4pRfYAbH~5E1?$z0!;@f+-H!p7!~>
z-SIieEewV*+U7}I7V_9^U2@kkNT@Yi8bLO<<lP?kW8TSeZ_+I!Js!CAPD8ybRxEkz
zu%O!1W?M@W-N1uOL0HHzyrH2x0i%D^bZi0rOC4?}?14zpdFy_SP!v^M(vpGA1WQYH
zjlu<_)b*Yt7$JSV(ubjAEvccUuSb0^C}Z)t6t)82zjg6?)0Qc*HA+AbneY>YVpNKD
zO#5T4_{_4RpL<#-ztrZtKr<Ot8t7h>;4XRv=34N2=$S`~r8A1l5_TQym}!uh&|=gg
z4#x#LEp*wqf%D=g=+5R%BZgsGXTu@+Vb(lGu3FMJ9iCKggBUSVp7hx`H!-eoB7}09
zsWe&~3(O{i<DUh-8eeS1>W&fV-nAq-O6S`NRvVd6_D7#uv*V4U@enNZINeEdiIq39
zGYyPZ$25&Jc3#i>ow{>|0dAPb1)CI(Lf8<>uMl_k^XG=|>T%oBh}n8YjSbC}&Jf)a
z*YF%0iX$5rD<>-$C0Qz1@2Gt7L7Mu7aai@6i0mvHY@lTs7@FIc4H5vP(B;m|Xg@(%
zbuYW4qjNPjV-2>v=1?K}mWqcN;7y@rDX#=u=|fF+P1HwaZ0*{=#wA4E{k!+8`D!XZ
z&idl5O)mL^tAbbop(XnLi0Y1(wo*i?8oN&@M2GEa<18VEotZv<J0iVIPuqf$fVWPg
zMJ(~IPuYDJa=+*>Qx%?`5`DQ9<RmH9Q!~N*Wof1h6%n3{n1Q9jlImD6s%}A%)kFYu
zm4^Sg6{3*2ACr&enlOM;^*$^C;B1A?I~Y06TF$5Bkztn}z|5i->u{@ZR_%X?`#=j0
z&ObqP#7F%<K_9>W&v`NIZ_bM!{sZ%3`458!m()#841bK5%F2p6*dWMn7=!+rUCp&{
z1d9~*W^EWB01oQXK*A)~)2AQ`t50aOm-E4K65n_ZHc+AV5of&q&Y3JD{p$O^$>o#c
z`{|or45g){>@73q^4vFh<K+e|B3M);mY`@ng$?M0g(W2~j`We?wA)fKe28Acbt?P`
zt29zBo2LW$B@B|<p(Y)*VV-%{q8y_Lt3|8gV%7bW^Ze^#%-ix82oFqMUqZAbs(WYk
z#gF`%>$~<fUaI0mAYJTh%DT}@xPULS-+0RvM9B<h7dkQ+s~(c;4N~ZZqC_u<FvQgU
z9y!DvUNQvgl^NpsSSM_0f3=}qC=q<%AwR;%53R{wfY22?u%xd>Dox^F^6qUZ&e^cN
zw#i9P%)&sVY(4ItRp<{NvqeK*MbUh(;>MU|gYb#bbQ*pIa5`;XI=KRMJ163v1E`op
zECi;rg_`;_Xinj24(4Y;Dx{9Tx))0U9jh{1s9doUMY^$O=qU`RGS^#Mi@2(3&Pv^9
z8PI-pezeh&?>|T_yjz`9UJfZiuhRHsUnGe|GY+m<Uaw7qUGPH?J#{snRHdLc?Vaw`
zI*~qVq?p{@+&cl9^kkMT+#sM318eNLQ5!D&ceniV+bl4uebpfr)EGR`@0EV9(HK<;
z#yduyiMM5xz(>EpS&ofJz4o^fh3;Lvwg2@H8+Lb~zbySRr4qL(kF}TNBo~u%3A<8n
zHb-ACKriX$fkawTZ6rP5Z$btt@~r1VF3IOQfu@{Z6(e|D({zHWEz25mgdDOm(R-W-
z*I(YKt<M$hRgZUShM~z3$rW(q3Ra_|m&pM+ln!oY8xp+7JSTId>*2nY9XVmb45b3S
zMT>?6+C+0j%(R+aZ3FzN3gTwD6SN)TcWYeSTznXwkB5z@``Iq#(NjV)O1B8#<H_sa
z18m_ECP>MD2y|Ql{UV@qdOdpy+|C87OMhT&aOuch@!_7ok&buhr1}Gso*}1-)0+jG
z(mO0)C4~SOotmE2sEZDtjDU}5NU5N}ZN*p|;C7~><u~4-+Zx+~Hx4%%dhkVr(hYxM
zhvRI=;Mns*i_R@xR4aviLSE8>4o|l1&Wp$BRmy>ervpAeLD<q5298eK-D)*T<J%Y2
z9c|Zl<rR10Jc(6Hi7Z?4^Y^icd4io*!CT+6gytvqYXG&@&3#Mp>}&1C26AIZ_<Ky(
zl$%wsyfRlqW!4_4jQ~FGNt)a(@S(uNru%c6(9Z6u`PB~=>y?aSbC+2K#TBj!+J2)%
z3yI*;^B^oKwvdAwq_L<=K0@c2JD1Mrd@~;2KY%y79nq3VitCiv=l94Tfe$&XiF;Q<
zdF$5oN?8%fu-@waZMwx+N;eBO?|bQ-Gdr3NaSm5cd^vnm0&4sMLdl<uFi|ak5`m{A
z+~IWvsvOnXJy>HgtP!(F0|&I6S8dxC#n@0NGc6XkJI>|SjD*x3Mw6G0=F$dEczuRi
z!_ITYj$~!pa})GOc6USkUUBT_B~nfL<8UwEf&B?po85N9*pu;f#CgGi-85y|`p*ON
z_{gm_9Z2PDv;OY_w^I%;omJp$qqqDMr`OS~m`Awh^^J~Y9M;M;-x(Q+bTP6M40hkd
z*Oe_)p%9msDUEuK0X2meh8oe`bBq)KDKe(R&m;MO%;mUm#&5c8u+=*eddgQvc4loU
zSvY<TWz|{!WTLHAD$vA!nkUIajkraeKPiqJ#Nkl<VoB)tp>G0jr1wyqs%@duG+CKD
zuzR`Y==cW~|0qs~Vd^11IGZ=HF+;HvK&F=!g@*at1%>xg=*j(lZb!TSDjTRgI1fHi
ztCv~#;+~}!FF>Gn{Mwt9Ov6utfMEK`OcdnA;$`7Q*pY@R(wp(%$D5G`U7suoj3UXQ
zq5^RzE*_$Nkpbv(S-;Uo(GC-3+xuk7pRA$k@<;)~>O#nwm2!uLgm2e&dr9>d^zV_>
zC`Zr8*sqWm{kXd6+ACq6u!(+!gvTik;C>%)&X;NLe{x*KRDQ?MCHes2U_Kfx%J_j&
zZGxhLuyL9onIz>Hc`<;&pZ|@)*9Co6P4-lF8`r-g@wONM3l&u7#qOPNW-489iwAo6
zy?ID?z+r?!D6DLD_7kKsyz0DGH+*&q922jy%(12j2aFEUrMsHQN`oc*6ti&2q`tFv
z;ntFAJ8~SQ-Kgs_ys=L$UVZblDJ*<(0r)pyJE}?9q?G%Oby8pfUv{WVNZ+EV;#(#p
zRTJ-_93Vw!#nq|O#MMWZ#!eoR^<VVUk3i|i?rO!t$7JGY`3XtFbVhD~9MXCY^zNj1
zAeKXEI%#K6sOpQlx;JUuUAPwT!!%8gOShY!bSpPNw?2L@<M3_6@-3$RwV!yBn*hPG
zlKYM>PzMR|n>EtZqeDO=K-2INny9KrFz;pwwB=G!={8yW(pN4bi})DR{1XrGF8^y~
zdI(Tc-_N*y-jwb<!fByomCt;ZTwB_ovUi8yAW!fGxoeI&2?=HjA3Z#wexzJ>Qhh>J
zT$+CIF<LR7J|=jYhG6p^BAWQ=Qg-K@FV%^`vP>Vns<_asjycpR_cLltypdNccXW{L
zQNs3*>7D7n5b5CKdJpU`HL{wbkfNcqQ)|XC@`j?movpY{!tjwj*FMkhG~Mu(COMP+
zM8!r|N>t8KWYl9HZ>aBJJky84_a}(@4wn|OFG%)(Ra?*1$Wr<)em_Om+}`*o(e?p0
zKY@r1*R%#5GCcd386$G~(HShW%rDIzreAjjZum7;{0xj0!~84Veplyzg48@O9st;%
zV@#WyCaC_V*umU^*uo=?)=%4h2@{encyE-BQpd&wE(d=1Z}SZg5g#w|*<qS~JT+6q
z*?m2IJDU6czG5wHXaZqFid0b3M}?i-bOPJjJZoWB6n31J+bHrsJBpk;%Xgo*(u{jO
zP*-<}hS#3rvafhjP}#S+bomqTh>6PzzJ7CEQx?`;8mZjk&`cXaY#$wc(diPrX4=VC
zLYi^?B4H(W=SLhFW)w_m<z1Oqe}IyLSMPW<JFjL;3gNdntq;sFHBrykDtyxY##^{X
zPJLv>RSFzqkI`_V_B){%U(D<8o-2$`jH#+jUBV){D(c#Ot3CvVbbQJ(4_$~pm$AQ`
zPPupp`OVnw9JjH4Up~Mh#)T8KB+kj9Q=%Ox@MWG|7a=h4V0jGiD)W1)#Kc3qYk6NO
zz-WBy?{1S`v^_x-k`O&gy%}sI4lmtraU@D#Fz)UBB^k4krE=EA1?LpJs4nlbTUg57
z=MOy1m3l42srC*HjSlVID}y%1nnJB0CO(XyV0#faeX@gYcwRul`?um0a^E<|e-t~W
zbE6zZ1#(Dv8Z_+PVT0=yZ-!s(exfE^mQx7HPt%_^#spWG`15?<`^Y{Hm`(@)9ZKZe
zOMrQNNE8N)l}|K>f|JH36dd#4S456sM{V@lzC?)tP__J)bw1hLv37W!1GMBh)us6*
zAaP@Aff)kdHW9v57!STeVPXC`MaoCo#WD#xO@)*PA;CCYeof>e@FeQHwND~aRob1M
z&23HiBj@BIT5#~ggPdi6O!8sz#lzpYbyOv~h|3?tiCueDoe=Ww$;oo{uBk-a!_2X<
zoyN_|U;~de@mQ-k=7$$aTUPM!UmFv)_bwG^tDL`cs-fCwL#*W4XvudUl)Qf89yXSw
z>}p-MEuGdpg}Yq%!MlE#%^KTzw2z-Qnu+=S#6&0I_fEH_UTXSIAHqa3Z5>~VbK&BG
zHv`PT8KY0@*~GY-EfS9M3q&>?ghzpH-Kta*Q_l(q#%9*f9E!QNew6!fgx#6QXyZ3A
z^A9-{;v}l*0brdYD)-JLyq=61^s025>!&KzlGVW*;evIi<TPghS-_{bx^#U!+NDh5
z4K*Ed5tY12!AA@{cQSHlB;z}w`co7+;7PgT5B+pmbcc6CDOiua?~xfH!6{L4;H*i`
z%A6QCnXF*-@$2e3<Dn*+c%Z*-)yD=QFH=PX3UQ*l1vfJfW@j5WU*QmLra0F$_Hi?1
z80=0|x>p#{Mj5W{H{%O#wRIrB@5#j>?Bv8iTYF?19wsK>C*@@+rqCrEua794KtR-#
z4Tg-p#A}<>=ltxQ+FpKa=lax_%@ehQl9Du=z={yU+T0L16opdUXXz{5)^GaJ1HV`h
z_edJiaaTGUDs<da4FqaXI@1h{jjb)wVR>(J@V|`e%7s*|J(U|<F0D5KLNNO*gEneS
zWug8s{Pprn%{4Y>R)y~ac*HzSAVy4llbU8y-op?rXZ0{UpRv$5ig>zbfg1aC5lSx<
z7C-91FOx>Qf;fI4hTU+aH7NEhut$G83(aQ1-OQ$l=0|v_7!e+PA-PXC*oB1eugU|t
zcEAkABBJd7u=Z$;lc%A0co>5@e@yiYqmP*;e&SyM$hGV#!)JR~MO1orbRmwGgdtlQ
z=7a~uYC3*gVho&t0q|k^4?w>#>8;I==i^tqHK3-tX)2S<k)9(lr1|d)h|AU^%*5`0
zeYNnCOpB69Vjx&@z=$rsxK?jbM84xENLuBsTeR7SM}E;WgK=mlt|}<mXr?F*Cpl43
zL?05j-tvtpM>~qY1@g#emqHf+Y59N(augbhS2>vMJ`olmu*AUC@N9~|_UUUj+!gcg
zLN396zJjp>+bQ``n0D!Td9fkx_<$B~VH8*ur?NN?Dm5vZ-_^h5%J(g%t47^aSa_;?
z@BZy@`F6N`J6!%d!)0C)=fCEU6X%dFN}R_fFGIhAPMVc|%^(}5o=2`Lmb<Q@mbd?b
zMZhw|h)8}HTpmwY%HnFF@_4nZa00J$p|0&c0oV|v=%%aD`t3<qe_+A<RH3Cfz(lCf
zoqzIs1X-Su;ZSdt^ZE6QzfPkd*usMa-YR%oO+P_EegYEla7=_g=)oObJy6~B6bHw_
z>g#EVnxf&-xc_{z?U9Xjo!Zz?nNQ>4i>hYM8hNpta}7feuI{dIwczZMEXDsaG8Hke
zUlL(`o7UTZ$Gy$^=<cjnfO9u1xdP+C3SeY95GjO+7V;>a%lBg)ZcEGgO6z$2!RMU7
z1`aFwfJj@dAE!(r7-Fh%)G4$F(Ni_f7hI^J&<V!nxI280v0~451;Qp(5L$P&)HMUg
zQUOE#WXAS_<m!9D0aSBnsCy$a=38;-DtoDyX0(9ZJM}FtoDdQ;7q?~vIh_P++RMw%
z#acv&my#}tx{;>nr8wJfx!aqf;j^m(whKOhfD#(>7gOVF@`jw(>g32@Km6Z|ZhrNk
z#Fz$VR3QFgs*!eIiNRhAtEGw0(YIlv7Pku+Wkt5_G-ao(zBfSqO+Ych|9#a3`2T8Z
zlmVXr5ZC)%b<~a$*uIPVi>?<!lwZZm=f@X!kOkL7)&p!n_CG;j@A&a<ROO=T%+)al
z`-8qdQJs)M4PIrN`{QCna6E8iev|2be|KP)Jq1ycU8>A9z~*EQ7PKeuz|pSYD2~W^
z6BQzFg2XP((9Odnbpny?XD%#bJ9Au|$Zyy&^4Qgo6;>uflMLRDs|y-mJo$EfdUZGZ
z&kMc5c+ewXc(J3-XLFX1Y;%~ctCYW126okDa+;;5a4cA$V8QfRQ!>;H&NQbg*WUJ~
zzw4!W#L*I<#pSxc7mLm|iDDc4FHu1~UqfEK`O+G+*W<AamUj{rJCZ@2k8tn^nVcg6
zL(I?;J{^KEdDfZg@c_1sU@Glz2WJg*AAPLuAqv8dmP0HOpDMa4u#)%r*kgf0W3f>F
zb#=?V{%!Fq!DlYT?LoA0oPoc|N0Ql-r|T!EV8@@Ju+s>+Yv)fHypML~*M~{FO0le*
zH0zi1j3=ob2V`3&>|<?!^}fc<>6gMA<`HklRqLIEoc`{=C~y6HFG~z#o1*~a99?J+
zoE*y2?vyIPUOVwlytMRu!jZ}^#`*_XS*>s=^f*8aEpVK4;v2-8&rF~Vajz;IbS~qZ
zGM{|`Qp=uAxxj4pIEdks4P~c0d;!~9j?i$$0bpdo7ZTRbWn19^7#UH?@k3jt)`u33
zKJsP+zp}As@~>wnfr$n4szybh(Q;`>*ZKd8qAXn<C9=hPevvxr^<lDHuN$6c_w@u;
z^KCkrrdJD*PSXr-nOua7K=<)~DxJKz{pTMbN|7vEAy8ZuNwLT+!2nT$9F=f<|5?L~
zJC!H*rZ;72C3X+d-)<d!6bxFDj|f40j71i}Q~Kk$M@%cBpPS??);&dSRAno4ZWH#y
z{d;pjB5~yeN*hQ>0udt%BA|x2${=q3Xr0rIS;_y%z}8N)>bS{TT|9s(_ET)Mxl8b$
z$f85}8Xg)&dg~2^9m!0oITm`Wd3xo&>}_!+pYo)wB~4xTQ&U?nyQIHVPy$|Ld?&<%
zU7F+dWxi7h>53x_VT}5{?JV_VUmpwO*0YoO_^0p=(%*Dfz;3?Ji*LS5f&gx($BA*>
zcE%dU<73lt#iY9FO@4=(y<qnbxcFY{0~-9mu`Z<lM65CR#9W?fyecWuIr8H<dh+?J
zO!FG^LN_$ime#|}ar|?H@&TQJf>Rba)5qQz5f*K|Z=0#9UlMZ=EIfegB+ogE<o);T
z4*&0qd-@7)&_=R$cl}IqtWR8J5t~m}Z^NRy;ByNC6I*x*v8U0Y<T;Xrx5SW6+=mi2
zPK&EoBD8WM$z(Zl_q7r3d{|zb(Sk8uV|p7rt$3fThOWG3C%E34IziI~%^rH`VqSpW
z%Rw0&B*{C#b1;5|e}xPTL5hJXf%!FA041VppXv%@S-}(;X%n3Zo<$`tiABZOcX>OX
zf@mUS;db4cKpbfoPv$bR(biC?y3_DqPH8EPsYY1_dN5QkstX%x?Z)5xUwt|i(Xh0C
z5KS1^*fNG*4H!SWvqI{Hfn>iyUJKI2mk{EAqB<>G81{aU-V(;H)@~E@t)cUQhb{-^
z?s3lVG$Y?S@a}U(J-e!!<N5o&mZ5ErLKP-4aH4a{luA3dB;txO){_sGwKEN;yr&n`
zc;@($PhAL~(!8b4(UI*21t3ar%{bm=`|A=>_wxlYQFYQKjBIe~z4?)qU-P?jk$0b7
zGue8(oLFs35Fy!S&V;s0`OV3sifS=t+9(X(=bjnmN~}eQM$@(%vbv7L%cIsLclPxT
zO(CkNs;%nGxB-`(Ledx!H%{xqvpq5MApR~8FdiDeLJplCj=O-rQMc@QQ{hDMPh<m9
z{)A84*7p>>?}EpeCuDN)aHExgjanBczwlf%^mVi|=BEl1Gtq9)5Z&Jbh&8!oHzu~*
z)0P>SR5UMudEV4SF-o+)OpdX$_{gG!t~3S}{!lqou$wAwOOVXKB=8i#=to=rR=kA)
zEM5}H*-GlSgG5tP`!W@-XLB?B1guA5FF~92Ow3<EtvpP}qC6RRTkLaXk?iFA--SPl
zT5V3n?~H85mSk|UCR|2XlGim>$)E)`S!-!=hD`Sd!Lc7VN~H`u9J&5pK2SK3kqkl+
zAA(s>sJvNip{04Vve`vI%plS4*Cv^pj(5$fsK~Q{W7hRD6S@VZr`vWK>Li@f_}DZ}
zCDOL^N}i+LOu{j(@@l*P3c0ZOaQP<)w6u9sS1i6htE-2laVCz0MlMun*7Z2>>f=2(
zQcAM(4-9K~oCciVI=^#=7C$HhgA3;|@>)ziCmtK$1G4A|xRkgQE@}E@_GDpW(8k6F
zX)n#lshye{9|zc84t0~w*hH+paEI9*tzH>Lh^<`_n_XqyRI3$KON@)9L<kooTA9RO
z5M-z85(o5({MfU8_@Owg1dd9plv}5AvvTQXQNJaG_JgYii4e}kTcT567i!wV;eT5G
zG4FD){53mqQbDP3bf93n*o$_GT{yPamN6O{>|g2k%iKxsR6Trn<_~BC)P^q@D6aWJ
z{9gqFqNXLLhk@mA@;{iCyv-utW|6Pe%l|vF$jH|hL_^ESW4e4bY@aNSPe|I)Qn=85
zI90^GD;bW8$$1BxjExkR=|s5E+{Rd*NvS<OE0T=S`#B3dvUyxs$5Uh@cE0D`h5QL8
zp(@X|-$$}fITyZou`E`a7)F*<p1aSvu<sHbNe_fr8q?x#W5~BL<l7kXzb%G*J1PEi
z9q51Wr1&T3rnsKz*0Vj`pl2)RI9UrEa<xtT2U(ss+o{a^^SJkz-=DtE$4o1?>WxLT
zpNpCh(@NaA@=P>Pve;LFu$idvqx}Vt{X&XYCxlUA>yy>OVE2i@Y(-vSSucx>{o~?J
zy~a%+Fe%RE5!<7D1YP#p!!8K*^>ajV<6oV4E-qx)A-gJDSa&GuE>7$V)@^^|u$rgX
zX{1^FGjQ9NMs#k*+_Yw6SNSP=jobZVqU4eCvY$^)XSkp=HV6j@L0nepoODr$iG(Zm
z5zk^#ZRsAqc^Yzr763M(KE<oHh3U&j9_6Mguk?vO*)YS=2-;bi(y7HXl2xf8m=$T}
zKInWs3zL7>H?%UndK_lf{iwDKztLTm(8Pv;SF+0ao|tjioXqs{304L5tn+3k>)r+s
zS}Q3IA>Aw3<l8jfN8}1OR*8o;*{&=1|2Ix{@fb5Y{W!C?*MRs^P4CpH8P$<6*S(z8
zw)E)bz#cNC!X!Z6<(RSRZFihTEtJOeCg<JqGk%{f)b2JL=4lJ^CGmgBsUtC!H09<?
zn?aAJH!Qc!Y&UrjSP0k>)b%VnuXKcDTNpjy2S6gnncZjxXHFql@x@2j)=+D>KdJ;|
zk7|AQYzQuGSnO}siSkxkFK5rtLXWT1mOg@Sin7%EXDj=2E+~$kdSk@4R$IW1-^-Jl
zZrRS<afI{Wc`Yn1EFDoG95ghCEe5fw&^S`O|MJ|`cUHnA$%2$@o?`e~zXS_4)E@m5
z_w4WfiQ2Qg-wau_zc@t6-eAFRH40TYraenQo<}leU|m|?Ha$q^w4927nmP?Dfv5Os
z7=;b}&ECT%E?ZHb<F}ou!*7aT#rak5z&TZW#O;U?;rCfw$|=m05Bw-DkNxO@tWm%e
zB)Q8mkswcYpN*)(?w?kI#4rI9-X@as1$}Tzy;_i>Lr4Nlqow|1iR6FD!so>yCMS%k
z4kK+v$?`H}YSoBtY)nsy#`Ye=`D9IWJc9O&`q@$e`HoTW<6#Eg{8T2v)Sn=ol&~Mv
z+YY)`2&3>ED=4eY?6|B`B!zAQc{zU5(qBblB@4uiftpD3@0v&#9CD@D{Zgc&{tJGr
z)zl(iedmuni^t;%g(o&qr04`+o~f*uO<;2Rl`I}!m1hIyqCxlU!~LHimrLa(+H1!O
z(l-^|*G3M}30Vl=>huzcfxoEG!p3$zN444Ox9+jIbJPX)_yqezIo%lBd_m99-eT-=
zL3dUazbk1?SQz<^_G$pT1LFm|EPr50Y^BiSM=KZ{Dtw<S6!|<^%z4V!L{m<GsO5~Q
z72Ip)M&eR<*-YRQ2T0tnFOl|vG13xeCDG8W#uOvLHJGxV(3rR}MbtaiEo^iR^V{ar
ze$=t0U&bfeQ7p{yztQ3w{d!GrQELed(QLrp;JJSurY5YLXy{Q!#$m^)$Mh|A^gv#Y
zg*@A{Dl3nj9ekK<6_AehoNO6nCj<0@p@2qR4EnomM<{>&%n+yx=UA*1Z0hJAin*Dm
zNG>3_4r+gu7Q3sy^y(G4gp(>FXa9BCM75|!JlUPWu9PIzib&tOj-|0nEo5x2SCfx|
zY&ppGH(yVSSI<_@{H5Q*cg-3<;o4~CUElOoMuW1Ljxij2$QL{=h^dLpM&E-wtszpx
zINa*+k#W}tH$fRmtE|OX#D)XL6h-b!=gg|_?&#<<1P7>?BvN-%#(LyiqKX>QZy9cZ
z9)a6>N{~p+f-u&oHS3iN-$W8hbS)iCZwl>^(7Cb)>{wUTDL+6oEm+WgD7$$GR<tCP
zK33{?zbN*4@$OwOvW|HmJ+VC!-;0^0;Hzqk6A~cRv_*E4P;{7Rj-JBy8J&Ob*R9tf
zK%I#A?TW*VH41qiF4AsNLE;d62CArHDDI4I)r-nn!&_zF-`bPjD*K)?!l898(IL%_
zSKcc7{_V=X8>Pbk#AiT55xriS?opJgKUdp1OJ*3KwbiB@mz|I9P(B1wk6m;mo{pc!
zYCGo8BfJ+}I)Zke8q2e~{ZPH=^y<s11MO@eY*cxoAgn=P7EKOI%^=VWWoo_hZ3?lC
zZtS2mJ%;k+gbHA17DXsB>F5<UH)po;X2rmNlUdFB(#j_=Fp@cHlW3~<kyKySa=ECF
zw>i{tfk49~31>q6frJnSk4=WT&DUWWh+FpR-o$oU<Q89^GOAhji@UXLyz+}UD|Y*@
zrzO`lET~sG$>jAj1g&{Ge<Wxj1S6xDe1yi?Dtf!7T-|ZLmzJbg9GT;s>lhyL)T-U`
z@w<kDds#KPylyOoDK?R{#+KkonRjI+<pWp>;p0;@&jU*c?&?J^Xr=MFOU_o~*2jZI
z@5aPj=+XJs;jmzkCn<wSqtkT+aaLIGOA_?URaI6KpQu|G#ry=pV~gx`!7`f7j<9x1
zilF%!-2_nVa_W~)g#{Yat(jN2nNr1<G*xKtaR`tP(rR%Kxg_BdeKxVjtAu9j)j+5%
zlh!cl66v-l*N{D!rwHg@Mo0Tqn2uOxjuT@-lng1RMTc0#sKpyYaf~J(>yC=x9yh+N
zEX1D%8t$GKl&r~Vm6ekNtVOL<HAbW#W0U|KpF0>5yNv#;W7#n*JL`<Mro>xdoV9)E
zojQ3js_8AI=WvVzY7v3f!xQ+N56Svox~i-(87MhKek%DY=-E;BQ7>65BqSUo+RqFb
zv=okalkq2gil}#kh1$KSVnDa3BGMG$fuN3#rsOVPN4Y#Zff0|*VRoYGs$6f#z(Hx&
zf+9j-``uBOk}IsX9O~&$u&Y5s1)Df=nN-Qtm1E3lHD&I;ZhbqFHip(OM!s!nt*z21
zNC<OrYU?dZBWVdMWwM6@R`O-A4(q;2$4K@~nuax@SNBztUcvq94p0)v__?L<xED6Y
zCR<zd84zn)_;m{PIIU-WY^C9R0UuBk=o8(^B`wbPzNE}``fg&#Q#GbbQA?`(rma#E
zoaSzF4oq_>78Df>4dnZCbw-A^(*C8-e}eSQOb=P8lYfGM8Ug+uP$TF``)5v=35o6b
zS~#<1Ps0nVzpvtb9P+eHGqCer%qcGM!=Rh$)SawUb_=EgqJrJCC+hO=XZ;_eqY4ff
z&fq1n$(xb6t~E=YGpKy6{qX5?PJ57$kO`+2^Vv(1lAYN2NZ-u@p^;|j3(v0DIj)aZ
zHSB5t$-<Q}kxVB;!N&MQCB%i`VS{>bYw#vhv#}Rn33ronF|mdAK&V}1bSSERmg2-z
zl3B$rH?{!w#JRN*jeiMY`~gxnOK#%Hh@#4rsu(auSsbj574AR8Dw0=5&&_*m(#C7-
zWY<$s8@_v@Caq8DJ1y>^KyIV$H!oA<J~%MzF&sdYnEiUJz@i#mUj{ts`x+ccJuZ?I
zYh$>nRVFA%g-HI0DwnHV+r-Sk^Mbr=foY;BDt&r&X#X9cGwoWO^Fk#ENKXP$L9rWH
zcf`^qv%qV3F@qNrNa1S8<N8gawD_UM-_)0Pm<x+zsvoQa)~cc#y3xvom-&in%401p
z+X%jo7zxs-L|S;G<wgGlKNC0{)rmW6nVNC4*{7|XIppDD4dE}>1tHq1l&&@jnSK&&
z(y#mp%4+|w2!wQhLBt`BN@nbftjF^k3As#Yx>QLH(}Lucxt)*|y!-yC`p1}45bV%n
ztDRQvp`8&Ft7k8XZIgg#?GL~*$2u<mpkP=A?A<9Rih7y8dC|jk0Y<LpH8X4UEV9ig
zqx?b(OCHo6f*BX$#|TikFNzI*nf*c|u`*2?0Q9`|?D-`BV1FF`>)0Pz)-sVpb5{VW
zCAM#L-0W4~sRti)1Q)l9y^CQu4IsuS(GSf4vC=`HY|2}E3A6wgLJic8@S=W#-hhY8
zhTWZj-0z+k3;j8|_)pMx+Vx32_<$3a{|3AGLc9lD94OzB(sTHELI|K~qkm-c{SPbx
z-S%JV@rpVBHG3RF>9vsgu{LZ1VGBlm@x~OI1E+%?<4GYU&m|$$?{7Ca_=}{v8|NeU
zThq3c1^XRgL`(WB6(LiFSgw!O0#c5D$$B-Lr7f&aQYG>VB_<vo)!AlYxgY53bKMzN
zU2^)*_ou~Yr%{|CN^4Bm13%6Q*5Op>>Nnl<aJKn4HJl`>=1O&?v)cF(2-JP>M*6c4
zY?Ndi6FXn-SB$*F_MqVZ3F00JQE%^$m-`8V^gbJeQ2?m;O|^I6;Yv{@7STxZKLDF1
zs=zKhdHK@$o#ra1IIPig92j%K5^SqFv4cSok?*t@u&?!-_xBchgTZ`x23FEj;H0@F
z@~@^SiVSWg8=4<JF(P6RJXDNypC~>)W(z~W%_7&2c5x~7qC8}t`U@3LZT+lg`sS(R
z?ZEk8I&fC`_f)2z|7CK41wfF&z!QU$_*T*PA64|_&Q?-N4u14Qt$YiyFI`el_rQP6
zLG}~$D5mX+*{gZe_2w*|2Gw_aZ&Zl2o=kXBjj*@yhV-0RgZnJ5Rgh)bSqaAqedVKK
z)s$s38e^*Ic91&0o7=A+`@m6Bpg(&f>sZXxYN%hJSF7c{|I`-3B8Zd{9%-0`B4rjv
z(ZpkYMRD9G_CtcU4mg6uD=I9&$8k|H!bW!8x=g6XZGdjUy|y|o$G0z@+4A<%Rsy0;
zg5RP|b^vQb!?{2-oOL0dpi-4%#H=ET7g9IDE-t~4;}eZmW1sJYbI=OBw}7U24|YV?
z${Ej9&ajraTNi8Swk2CvMiE)l(t^)CsY~aLXSqSJY@ha^C09hj%cJ23%vM8lGby7<
zBzJ?U;(1@%)F82F-MoTBCaQN}n;o&VKg}H5T1*ihNz>9XvOz)=;`&CT<sU`14_M}B
z&v^!Vyhy{^&0@86e_a9|fPO>#p)WJ*-7ubPeJjD01BS7khBjfKmt33w`@*vQRRX2L
zXkf==pP{dBbDZ|V7gNXmj{-`|@27n)Mk$~B1q*LUa2Mvm_$z_p5g6W@bOR>nl`swx
zSpd?!LYPS4L|Z_CFJA6FZE+tVo3@3SbL~qA<jwGWe(yH3uh5h|jCJWlbo1TjfH}by
zB&(sjCbkGx2<l(k2aUn+2ePsWF<E1U0=}c&ZS4Z$jR5k<c=e`>pFr<s5&omp>oA5t
zl2-Vfg}ahL&3>LMhoS|y`<0{wM@?(dFU9JUkk3|U-=yE{IerJ*18YN$Uu(lq6QEb3
zVA;Y`6gP)lEG}385j%geO<y(Em|fp6ileu{kGcIibS7}XvY9^naMCI4DwEbZJMIEw
zZJFVEJZIQVDMz{HRK3;IH5t|~drA`mt5Bn1AKvz-O~fYeD_(Rx_WP_Itv!A-+Dg>c
zPxUqMU$7oLMEYu9vYFYZVSE%{rEV))myYJ!aJcp|9>5*8tzMANwO(*!L~Kq2r=L#7
zOOL+GcsY(4j<H$~_62Q#aCyTyFlfY4ocNxNI;5ztqi+fnl*whdan;wN@TiKv)CwqC
z$6lB!A9e^$Eh&g4hEF8ujhp=<B$$HnuyS=j8juXoP?RccVJ%U(&b+FvX~OviZQpn)
z%)PIO9b7m#aeP13m%6}RN`s%09lkFLIN=+gJOe{6je(fqTE(rnZ!d?mh~cE?t_r1S
zVM)%pPNFSK0X^I3_dWGTOrk#jHgTUR<xPS7e_BmNd<#|UmcX24JuyC&`9I1kw*=-}
z0`tF-!0d~Gvhs30zX09ThO!0qNpfI`dgX$1gg|^tYb)=dmo>)d){oDk1XbW~`=q}!
zL|f<vD|n$%DS4ufKPHrw1)qn$fNi6pAvd>8Q{So3^@X)A<rh*H53t~8w8~<Nd8z7r
zz>!i2dPNl7??^+Y_>Z~8<Y+OR!`5n{`<D;<PQdk~;JngOeflr%bvT(cRfEqK9#sz8
zg-G!3bn~PqsS=fzmy}<11)&(uMtt{MTGHFZG9+U4Qgkv@-^3*)W!7gK<Ei{kk&vv?
zZ551*wKR6#!d^Ek!cbB}6754|w=1`_`y}hfFp^sTV(GLc%Y?Ib3D%;jG^*P-hwL_n
zp2H<ipf6juBHw2rlGQKwb;~|VT%ZYs;sL%%+c@uDKK5P73xumDG9takEb2c&n&%8u
z0-K?0&m+86o~XEJIwC?K61yy}Q)|U#KO!tmty5`o8Hy_u-jkZJ-|OXQX_j`r7gz7Z
z<oT*72$hTLq(=q+^GgFFF_99GFvo|EuM9ng1hE`HV2<`qd^<JUP_8RPy1>~Ou)N>m
z2JO75;kd4REc+O}m7KbOpZk}ZE&Uz<#}w7kP^R?Q?6X+9Qj-}Eya*!?^2`y7-MDJ+
zry;p@(E&0QA(iR!frn`N73``S92|r;^EvB^MZ9D~1ta2B!I=i3a#7wiFDJ{McjpB#
zZGR21H(;xB2OR1r5>PQ2d;9WKC^Sg+(}YkvX91AFxmPsI(}n*Fs1uQuQFp~MP~fOH
ztunoi{l5G(uMsQ0=XC2OTtL9M2O<aVac0I1g{qg#HwLVvfIr19#9A86eVk!}ujet;
zFv01!^%KPSnZHRwlqf_-sIm{1NS(H7uF{f+LK=#i4{v%w3#js{;lP*a<+|AlKy*vl
zfHO9XW;jTta7<L+3fh*-F=7S_>HdL#nQo^B%%$^zNfffL^t5zX$AHn@n7UeDs`|~S
zJ%a7?UvSa=0a+1dE{=jI>eQ`m)g^GRE>GDQohD@f|2|`b-zWE0Ib57pL(Z-!p3TLn
z+$5HU{fWZ9N?334m?&AoUFFB!@#t5BVn1y1mf8XCsL#WSu*JoDD6$@!jX|>OZ9%4S
zN@6L8<NE`~E$zdbv@|UC8DglV^d#;bn$}+gE8JWKJdBunmg5Yp{xL6R*exLAmcD#T
zU%rmM{13*SpI{j}F8w76`zOcIVYlPxe{>wJt@QUpnXqYegEF1aVj;i+R#6^m6N}z6
zMMIUk?pEuy=eU0&$GpTE`}z*2fWkL<^^S~KI1;pI>zcEB#*SRhYVo0CF~pt+JowW6
zDSv=ZkhT9%Fg|?ivd^3rWNiUoOp)bWhmF1%0vqy5j~Yp?f(X$YYL4PGZ|9c8gp+bK
zVPu&rs$P%bg*g8LdXA0=8mHCmR#Z9UsC{YJ6)kqKcc=nVb)tl37$6MibyEv`+gV8H
z@L>#>5WQ2Rk|<4IStez>Kis&!Rt;r5S>Sl#`(BF?7M$(Z6RnSTz^x`<pQ2^wXuFQP
zsI?59cS7D)3>W$eEDHtcWorf0qlJ00?z18Xo274omhTC1EdMYdzV@e*20K(^#{LBH
z)c{y>)Sn<D{o*j)bJ@m<G~$pHePDCo9L_LNZ?_3=#MG^{^xxpx;#Ixz`c9)s$`ap=
zSrPq?+XLnEI7VbWC1gJ=bNjhmzi;?)o<PsI?auv@Wn5oJ-xwq+M_6R#tglUjGEFj3
z{>Z<w+lf8PZi&>`oQAx&!$_(CS_($OMJj>$qAKL)6+SS)dZe6bjcWdg--JYcMhopN
z>*5g(X{>Fgck9^Nmc8c(p^!0w)R*zW(Qp7?=GPR01Xxl573!W_S>LU!?^f1#E9=`B
z*gI%+-1gb3i6YVEf#YFchNl>Bz{=5+lY2P6_FnW+>ya09yFt@tVZ4f`O7T}IMPr!c
zXw3P`vq=`LUKssGN=4N<1gje3k+w!+Ac9!seXy(W`(c8r>S4<>wX>YUt19OmzKrO`
zVoyu_%GV$AbG_)a`x8SU9-@z*`!RW#h~g4UIHs%JRP6!Z?BX=OdCx$;#9@0Y>${cp
z{c~h}T%vtYBO2b()G2W&YUhz&ML0r7pB5!a*{qO!tRxS*&Kg$Gh}y*H1c;(IB*Emq
z&>|V}fLyF^rqbBxWw1<M=-wnHHUo{!m$$7xgw0x*NpOI(dgg1#0NrABb!kNjNvA3G
zy9G4#4pF`|z~lD|N%0%KdOz`c#&!w@e8rH7*vC|1(-#9|xe;>QGzOkTCWbM+Gp-Vd
zj64voYxpNavDx#~j)HJlO72P7+}S43Lc$ChX($E}n)cp9Tk_IYl4a0ellQ+VyiqrO
zxV^q{yPA0%ITT`>4Z(Bo@+Iq4ZGP&3OMf4_WcZL`QFa2Z>#>h{_q+az8#Cfk6-^f&
zt4>74v29yxXGhw8_#yc|ier~a?N7V-yk4oYbC4~6f?!MMMM(@8WoCsL9`zM4VhG8&
zU1VtS56|^3R)$Wpu&ZkA(Z+sP7muLS4wvq#<YbJ5A;O@niRr5AN;U%&6@Jp;5eW}E
zmY+#*&i`U=iveD@2Q)VSUf4b=R3hy9Kf$fo?^f)0EB3n;`~5kwABKAc^V#IA;udeC
z9{B^@DV~P52`Z|EkLADlg9dun%KfegcMFd~=BRx|7YFWE9HU#(#)Pbch4voBMS0w{
zSNEB(WGg9qU?WoxuTm7M6S{*CqA{+kdlV{A6SIfjp38ndaXkOk_=5CESE4YI>)dM#
z0IF>;HQvqROxS3dQlBnyoO(>aMoN(XZrE^UUtTJ=tW2%&GLKR$mjDP@t|o?$+nn9y
zXl?1lqxV|wr?;dIDfS)PVM<S<%IOS}79>g)tvOD1bk3$fd3x#Oyo0vs)Yn%pUsjM)
z9<+z7+(c>f8Qj87_FQM4=f3Sx%0Jd7cwylPw4t9Ks%GpnK%52pnA>6Z_oW98@!K_w
zO$mrpDkHng?Mjg-fcjZ1G_HQ9CM&U?=s6yicj{;ji-=Lyg6Q2rzl0;r@+Yooa3~sK
zWIjGK7ESsG>inj&Jp3&9<9fcieq%BiF+2@cZJVD=s<i092p@$+I^}Y9rqb+&@3518
zsih329Mkoi#&kBZ^(i&tU1?3DIke}X!RlAeFRc_=w4Jk|`%GVYv^AkfY{JFAf}sl0
z65h?pE3c>sMHk{~&v4`RPg$ci%qqdx(tbYs&0*@|Fu~T1VScA7sZSEWDhe&<?M^FU
zQwkI{Bds1in}kPL)w57<74Y}~{arkdVrKcGKvC|U(XnQWuU|i)y`_-Vw6<!QSs27P
z5wmR3ErqhlR`<h}B9_isV%i%qu{fT}ihw?h(SL!?gnfup26ks$87J>BURFIU>h}p!
zVxyUUUfVsR4>9I)dOEy(f^AsAkf;K#=v}w&6Z)lmbV=xEJB`4VCuzgMkb)zfDutZu
z<W-dx1_n-{;8AFENPh?naAeO4zPW?_9#CsWUNy}v*Z^*z-h)$ZM%qlaZg(=Yy>jz@
zAD?+puus1|Ad?BZc<`6}MskWi)7r~&MQ$187tN!uHFa>hWJOM^zKYpvMGp5c6B0}H
zZ;@9F(bH~i&IZ}SW^*t%-l+5Li$qXbzq48xf)-^x)zA7-j2)R7gnceMej2ZPQuNTn
zVPVl5!*E~TLh=C^ESBC4Q<^ql<NPd++7_1au>OHUOm7vK#Qbok=g2AUizR?+UB989
zo~3j(nwgyi)z-Fl74nL>{~?4-n^=N6=}&-5mA6t@V2u}hBVeB7{GtVy<b5=!@f=2`
zXwzt|Y-yf@s{%DxEj0Tu1Hj)ox}D?y1hvu(RBy1bU41Few#>fw|HPkrke==$T`BWz
zrd+iP5<hTWtiKv_-YAelYT_IM5DTglyKjb-Iw!EDRHl^05LoX>rRJ;umj^8K(f5@U
z@xiQ_A!7<G=`VBR>UTQux$eJ<&$5d4O(8nWNdMKtpQp!x{YJG;s(_d93qL=@75yuO
zSD}m-mZY>YY{hm4y{uPm@$2Jv2>A4f>lGr_)oyEd%3Go{tGh*&9hbzy)kAn2`Z=~u
zeUn>1P6w?T!Y3vIqqR*qGH$f?W*C&ci_A(fXZ0W&n?v*)n^1my&ioma_wfT#69x`w
zDf3U@-QY)}>Z>rXh6)FC=+nfHIEL<&sd$c~YBNkZS=3#`I5wJfC98aMMP{$XVaZKV
zTiGf2aV{LGv22?YPLKA^?aDTnsx~a;73^yGyI_WrI3R}_s|qj9whJmS2xb;T=rSY2
z>6)nk1QKH1XIJ4Z1uCq-&EIp(D9DYqr~K^8Yw8VLlA;;;J(e(V72cplC#{k1Rh+Fg
z%`P{7LWP3t`(Y%vM+@i6JDK_&P;L(di_f|LhrPD|i)%^Owi|Z{1os3B?(PsgKtizK
zgy8P(0YY#Hkl^m_?(Xic!Civ>E7^PY?3r^;m^t5^Isf-v>0Dfp?$zD3s#evidh2=b
z=UGAX7bPBW0UVA4&r|e;E4#Z!LE3UI{s-l(YCyN6!|SD1&3~-GUM%G@5vVcMUcwl%
zsAI{^AZi^*q_$B~$C$fyC9mSOIHf*cJ_o(XFrWA2QK&35d-oF15ymF&fOKu)(xQ)x
zuYFb>UA}1nK2a+_e4<>yQJum8^&^Pz9yGD?^+A4L>VN6Ep8F51OUC$qR##~i-`vP}
z@7z6&AN1Dk=ZdtGgC$;t)SBpsbxjo*xh)m1ihsUff<$l-{j~6%bx|&ITu%0YBLVo&
zn^*cmNJDq=-=l5&t`PXcZYlX;0sAkk#^116eql8}&}t3k<&jj5rG!&N?4ivr0=q-q
z-*<;fJ%s4xS_=gCei{8eWc2q7s}YZ1s>URq{M<5**-O0Z%6jkrL9B*(%N=f_n#3lY
zlWEcu)m_CPTgta^AYzh0h;VU;qdciJ@qJx!711DNA13k+5*}SE3)d32^70hpqv@{~
zF`}vFyc4n3R5ChVt6i2)*C1+*!K-+@xWO4jbhj(>v$mC#g8lJiNyJ}4gRgCZ$1Z-q
zk!$|k)D3V+(%Kp}oar0gj)vZpN$i4y%IQW=i-K?N^YD<2yQ%vXX#Up(nk62Lp#ID9
zQ(ilJP3`dfT%vAq$lb3GS)uaY9xYx-3MW#hr6bF76S{kz5SDaFhh(C(>?a;?hTC^c
zm18eab+c3?PkJt(XJ5^fw381VEp^B~!3tN63rDtq`Q4`Dt`2Zf$Ei%ftTuIjGg|ic
zVk<o@yq`L!#ii<ypdyL~+zDKQpjMvmA)3_SKR`g^et7c;q0hX_EP8pzakpT<uuxBY
zxmuN@J-%?}MG5}u<tM0B?{FCh=we%H%CbGt?Vc^WK~rjB;!|A?{+<dJ0ykPh)oIhw
z*FGEkPp7xZA*aLbBz$OgMpG$shKwdgjkwbH%QJ(7jJwt;{bNuOfyw%60p~Ya7#4u3
zas=M_?@d$js2JOF`S~?K<3gF)4Vkf{So4@J#bymN>Zy(0CNj$BOv6rHim7oVYNZkF
zp-I`XGQdb(HL=W}_8<z`&IbaT{N_Yecm@Bk*=>UDf-O4QzR_4O_<*5g)jX0^*P56*
zZoQg<Z*1WnWWNQleN<+z0E&`_wcSJR8AIBW`Ubcwhq9rV)KVlC&CXqbCelYREF#=B
z2m3*QQiQ-***tH!)E?W)$_nN4Vrg>+EiF+##c#?Ot30M=vMi~<z9D9r`eVtudR4r7
zjb-z9wQR-d@iB8Gh#sU1Bg8Y`jl%}hwdOnVm0pWMHrR;oX4B2rjuGM!lulx#BUfzY
zFB*k_yJoD($Um7W=J5z>vL3Z;y0UIp8s5*NRoUHEv7c>=I>09xG^qO`!`9uo@B_Xb
z-UuXy-irOm)W5@y_%GeZ-`Ljvl;GD9*D>0qB_=L~_Hh>{(z=NhEF$=lND%PzGv7Hy
zo0U8N=d_f?2F^E)iU{V3UxTAt7I1LqBl~+LT%OZCYS-31&&DE-->)6ZvApng+*5dZ
zc-BAPzIbjEDy5Iuk8aP-EM`!ubyOzVd!hql(2awWD$y{!w};A#M78f+_PMK)ZE``d
z0}Ea-r~?dgP3vUxV<r2Cd|S3EuDe9qf$Qvo)oZe*N~+^fHT=|dw^zY_g)Bfsq5?~(
zAtFV@E~ZS$dTz!DlR<*PW7b!3`Xcgk6_xuE#bHj2Xn<ob%r(}uzZ{lH<*Vm?vI04~
z2#>!qtE$-h=V4wb)Q_|D<_6RY>iP%OueA8%c{VBf4~TL_T*}|!9mR1$m4&{UUhMGt
zI`_o;<*|xL6F6s2#=BR+-dbx%{jA12vq$$JUl?b@#Y0A$5X9}7I(vF;bG!h(S+2UH
zj$!ALQgCz|8c`T)8ShrE_X~PtBSWd5o~p}DFo%7`6%6|-22-3nF>@XWT~etcll*j>
zY5#U1>4T2+a?1%^ch^oQfggb0IwCL6XfZvF*O4zNn|q_}yEiQA`pGlVMLu`-RsAXb
zrF)CDkxK0B{JgNSNq8Rg3fr6Ubn}`I3KiA+7IPrkB%Xd-4XmSr^wb^ED?l@>Tobg|
zAN8yp+HcU(1M$7@90Oz5V7;#L1J=Tx=?^QU{8|=pUCj>jE{NWip?yF+AY9Qk!@#g&
znjho=%E8KFJWn;lRFe?RIu}43&Z$+)z)sXMtqA3O2-rsDyCYxDTuUBdbfg_`gD*Jy
z)<g~ToaLuF!VUJfg4Y*`S}w%Ssl&QF#G-r&sLuM+rq#vloi3Ob0yy_3hOJR~yimSG
zk=j7gNfvc=ykNtP`cyJVo|&PpAwK$TxUaH<(|tbdBZKxLF||I=Ii}4ZrrNZTQ~8k>
zd-zRVvLIDapK^(0y`!8A^A2FbS&*2J%5-)uC55E1J<_r-)%C<0JAMV#oOmfTIX3W=
zb8{v>Wh-&U)QRVSdUv8k?RI{)0&#Df5x}VB7b0rRPP1j1rA==do(K~4$ZTpcaHJ1k
zl-_vfoN0auP`#oH%TPD4kBQ36T2MuB{;+hsw>#lFJKn{~lzDSva!2F~WlM;CBrsH_
zE;;~~BW!E`RGco)7NrzpDi1>(RtmA2^qoFL2D5A`I6?^AHeA-i>~qsVyOGZ>Tl*vx
zN+u9KCpcD9BveeIM&*9KXHpYYsLlAIa6Di5MtSTmBd)#sbbBo?M5QJ4bEmttDq_~-
z`?tlY0XC@36W75?yOpkM&lwZ}rxR6N{ve;o`SrCTBgO@FHJmk9{#VAjwoS8mPs9*Y
zH!e2w5&CdKh<wh-!yV>Nr*yrPe8u-!xee6SWw1>h!M3?hd2_|24ksd6>!-$8t5fRB
zK1yu*4oq;T$;&0ZeZ`dfxVAzJhCIu?MYTYfx7V;H|1RE~WsrS3Z(rkCXmK}ujsSSZ
zu#2!cWKG)DdP8#dyk?7*qt9VbMclja;cC5aqR8$LQmT%#N63x*O|`nqLAcxV8zHI<
z;cSi9h)Bp^8vD9>s-a&tIeEYlp7m<ZvPPcu=LH5IiVrhC=?PB@^xkT>Ngz53tU>l9
z3y%A*7{oatH>8v2>{ukN_B9D1nY~ZKOtl+aD2eqWXA|Py>0?92>BTNy?fwN22Sv**
zk@(7Irh6r3S%$9%?=eG%RgPHyshsL8{zQXk($_2BL`&L@Vn=g(bHs>#b0m-Gw<KT}
zG0(fXYji5fOHIoy5u|NdtLnzzg*MI<EcQe2w-*I6Z&J`GJL|{PrZ{-b%&0568ckfk
zsvdi4pdnwc9E|PNwjXpn4Ut#~?N@qwBV0ImNdLw`N3^EWF?He~EvWFW6+$?}{Dg_A
zK=2a-VG_7lz18G-zpksbF$qZ>8q13=tF&wq;wwva3cnj2I`1S2olLShC0QFfT!k8N
zN_3<KwJ?)!V}bV|EIAaTO<T@<Gy2V_mgzm(_)1bF`p-J&^PXXGtAVQoPGNwNY|5<}
z0)Xz*yn)yynp(V*&;#yr+S!e#BK6Ms4obT~t|V!x902VbTfBO@P(R_piSk!Q1|=Wy
zJ?JlHen}{S<@qS0V|7w1{srZ+Rdh+Ub-ycF^_srL$OBadHXET#Au=ozo2%ZOxA1}{
z9ksop3F<SO9sU<VwLMNe8QvWw`SH_R>JAM?)oX;>irSi*--xbE;SP)qvft~h*v3^=
zynMJ|*ZdTi(^Q8Mq<MXN0wTBbK%~80jYyRF#Cy7nVCwwkCx$ReJnU&(S9!(F_Sw?r
z_B_3ak6I1%NfTGBtAz^0f1rgFAFv%)emH|x2&S0b&xPzZ-#DvJQ!aMbIuFXG7Nr8S
zOQ-JUd;Z4t$MrwyS7jQ9mkp)QLs(h|PP7>`u)o0EoV-==rkC+ly)AqmpjZ|QBx#hp
zGMa0gkr|AW8$`jyt%)<nH#>flg^o@<yJZadH}d}4Dt^V5{~Cw?6<hxF^v^WzU$N!?
zx!AJszk2Bb*qs8lFo29H_Qj$1wi9N&yRLnWYCuIr3}yhKP@vm|1;sNk91d*0>TFhi
zBttgFoyH^fhH!NzOEau%UhtkyV*GE@uOiJl0|~7?75@RrYQ6o6Dg54<w`Iz<!&m|4
za*L5=(EE2wdJyxmhn*SXfV}RmvB0Blz+P<l;LNuc*M!irtkOBV!B)MPoSmIi9|s@V
zX!D_b@tg-Ny>ba3B=tTMILBLVL~hMp?AM#Lr{&^nm%?MVZsK5KoJ-chcbTS001V~-
zlO$CWgR6{4T`Rq+kpe>T&66c(=TQXW-9X6-d8eTK$wcv$@w^Ryd^E2rCDmCk@xma2
zh5ENGL80${oOB;tdlxVc8_zdl9qru9)l_@JzNy$Ho>zYJCg@`?7-C!HIV&*y!}zuQ
zr!)8*mH5?d+{pReo&d7GLS`z&XEYMT&eqZgNl~4`84iMHya+OlCAIUk?X#-V2qGa*
zMERYo9)AJ>WD+8^iT4diBX46iC?;&74a$jr36vXWyuNv^Q^032u|J;7YVmRf+oaAs
zj1HhU+$hkmbd_Ma2eI^?<4K)+DsOsh8bf2RhD87=t?cJ;_F4VehQ~(WE0mZ-Ok0sD
zk->_JT6|WVUBnPEQrc%ME|klj1+!AjQV!sfMSG>C*HTZkWWGVKPsO?JJ0G=MPcq^;
zf6=B3*0J(QHSPIMTxmBkP-%~k%<_I&6tk{VrTRGr!4m=o0{iW&O8TN^{FDB78Zwi>
z5}YfArC<a@&<8SZ2}RP}l|R36$sbS*G~Phu9430NPM#)~r^VFv(76o^Pi-X{!iB=>
znKN4OBhPOqo+HO&#^?3(Wm}lpY~6T-s^o=9N@(Tbcfmqt5B4^7s_6a1+b#FRAyu*g
zw|eX}U^3!W)tk6k%{*=JO#{3XD_IKC1lKI*t;!qrKeQa1r>?*rv9fV-M)M|~lzmO?
zrot?mj<uDjWmwZj84tyB=VXCcycNyvO}pRVyTuxSMwuH{b-{B8#^+I7u1+qk^tw7$
z7{$~QLd?{R4&F6J2=s<22VxZ_5M=%OlDb_<17{3PAyJM^yRM_W>~9c90vI;&<P$5c
zdoe+46GL^2dI8-YFZ#)utPl#&bsg7Eh9=CC4QYLD`{SFyjU836Kx<}lg0~_j%EnPy
z5yIKia|^S#SqsmhhQ!bakuRpCyg&nNae-b`^$oekbU(DJ7L8FyWI!<S2@p&qTRqU)
zT<5_bai0Wodm*vTZe81){)h6)fPI6(pYI#Q@gSePX{L=zCTPoi8Q!6*d{~@=@7P>o
zFXjcuf!%eMxA&9ip^8&uVE!38<QpT*@Vevr=87@9ykdzm9tXyVE|ImUO;YbTFkp32
zd4o#ZSjc|~ZMx}GpsG1xvxi-OWoSrRD!E;hNXG+XnjQj5@CX+(8%KF)P%r%l43=g7
zfqD4}-Z5VKrPG2lb#3m>bU25Z;sB$*@p%M|AIBXTn8VUqL;_fzx@3<j_p6$c8uijy
z$)PS@92u13{2&<30I{fZRhzM8$B?cHCx1`2ck$ucQe3BBdyL9(%gbhhvz_w|S6{{)
zb4tF|doRo!=g+b8!`+R3=juivvDHa2GKaUmek0Qn>a4xVi^Fs`N(*e(SI_Vf7+@>6
zAMUKkI%nB#%VHt5`8>EMd~dd1aJhJv*HY2ORQQ@{TgoTEB?E^faKEF&mbx*M6x{OQ
zW3p@(Nzu=H^Vj0Tj6_nj*nE|*FKYZpLsgXhhiBtB_}<265`0S3k^dQQ-4x}6bt}}h
z^6cD<hWf&7ehhbAOK(tvd{|_kM}c+JTHN((=i9~18&u;TD)j!@hYU0X{nX==j02ka
z1eEh>f?A;tNN##CphaaQ&a-sJSZu~@DPx~I(waT7si-vWAkqz8MX7qWfW8SYCd4Ge
zBn=@qYI80@Up5;M@F5+oowa`1(-Zrf>bjOv;8A%s&q&DU^);1Y8)>TJGZV8jXP^4;
z-I<OkJ7bGLCQyX4xVPbVo+}@4>&CZKm&Ql?HcV2IR%>_g(!s=TP)+d@*K9_mYYq?G
zd2ATxOFyHwV{mq`LFrD2tw9V;v6`ZC<I-%yMRPROI*SnAlw)0vSpZRl4@h}pfG`vQ
zaV3lfAg-5hADo~33wbtV#m*w5{ADwzjtffD`R}T)Yb#A~X2*2+%41bEu<I*JOkd7R
zln#t;c=3OVA869DR4(Ja)69jc96S}1S~f=vGV9q`PiuIJ1^c$B<XS!;ROUi`TY=-c
zmFGMs%)x16f92qsOPs9KSMMWt?3dKCH$@IJWV+vqz02MO1`ek!8l0bhi1CfI=bd@+
zPBqr}fOr+bhqz-E<YmR+xYMp0+oo6(t48218@1^=HfebqzN8xIC{Bm`>bUV)r|@J9
zz&=w&NY<1Xep)N7LS4OY%8GzZ`dPrVmD=RGr%w%o|M2mpf;5Rp-MIH{z;0VMLWOEp
ziXKIhf*q9qDNcSqciRMlbI!tcjP7{*LQ+Xv$HI~J^Pr|B>gSsz1QIt??nsvd1mH8`
zG`k0@f;MK4nzI~fpDuynufJw`)+tzI<**S`eztdc4{C*|FFUxzt`YOKHPzsbE~*S_
zFEx$Va9A~{pMK*B&xJ_>QJpEc94}<fjJ9R)st1)W+Zd<o6p6U&l*D^#e8<#T6yl9)
zKE=y0TO510gO|@4GY*#>-><FNt_HW}>rGuosElf}UC9*ZyiqZuDQdO*n#$KBFxWt)
zu$Q%Pg>}Qf%vnw=y|=%gTwWoe2w{mwvprHd|D0-8?SjJ$L@`9DS5t^^IVm@Mmg;Kn
zo~JH)u+fXI;w`*c)dVdhY=(`!roT{<XTFPe@G4erbZrc(O^$|7ca&O$8b2?u$z{zt
zQ~-vhY2>gFplDRG%=VVv=BzBphxCk=-Gj;-`>^-5>+L)%aW?b0TM04lri&V?wR730
z^~3{J+~Uu(`LsH%k#@?Est&sI`f)ELD*_8L)BEk8c98}v)Ab>B9#$xLYTQ7XpXc;(
z4a8eIJKE=M(OX*b_Nv2_*Dzp^hQD0@ojAcuf9vSpjB5PAx8xie*jXF0DZQFssPC&x
z8F02OQ)`nY_TJF-CjdhT&tqZ?pR$eTS~)*Hcr&80vf><7gJNu>MFp@eda5WB1ptOd
z^ot|i{;14cO>7cJ`raONv|PmY0MgvaNYYilvck!$t#8}R^qOU5MdSPVG<0iqURaF&
z3r{eQk>TKRss@D<T(f8BzT9R^rVbo8^c#~6&d=9s4J@SMoaN2T9JcS(M;Q5TODEVR
zvY_6i?b|^>d{qC%TmHpc{>58<fVUiS>HTNkGXI}=%d|gu%V?MX=e*@#fQx^cxBLrm
z@e6SA3vdBw78QSPHr)Df2E6glt)U_->V0nlZ?UAkUj?7?_Jzqp)kVXmJnFfI7N@Pk
zxCzpo6iG4W(*1Pxe)1eQXsuF;#yRTt<$Fu-s?V|3))!S*3ItpSFDj}Ujq_;_h@)^w
zD#WUvP3*g^`FuiJcVz%O&j2_yotl@RM$J~)OR|uMa{B*ecAb7zw86jP$Zt|Q5Y^h&
zAO<8u#W@E4*W$?Cb?oVeDyg%x3r6;#nrdpWB)$vXdLV)-J-sjx4n>CB7Dc&^`hO~v
z(ia`$FQrSXQm*XL4(AxyHPM%=y|NOZAiT^$zw#$g{IU!)c1p{2*K=S~iDhcaLW{}c
zgMGWdB=ZuS$%4VvS_SQrUE-th=fpQ-I4NW9rLTKOF)kXIYr#!C<4z$@SK|<4&A-!#
z-YAQiXN!=^Qp}K50%;?wKhj3@LGLxv{nWf?4ey8pY{pbY%Nk1(j<5IfRBm{r!+e9E
zqtcynn!yo>saahC8DW!K?%OSsSKk1B`(1%G=1&D`*)9+5`<giU2FC=aGaH1E<+ssA
zP3$?e?v~(dUqIot#4U?|6_x0aZbaU3lKGM;g|rc2&)fH(qEw@SAOw4>8<wl)ONY$b
z;F*4MOaS+XumSTajw-2ZPF5oo9zYew6(qK3&?L6TR42@zk&fPs(odPv&p_!UK*Z-^
z>jaC+0;|RcG(fa|W5fR*Rz77tpzgW{d688#PTYeIk#m2Z^`7HC#bu*nSITmg-dsJJ
zc?>RSR3bu2=2c`(OpKPvPY*$07^7I2)|y<9m~B{jfmq3Jh^D$ogTDt4jVS$Xqp*J^
zi0aa4^YsY5hP3Fip0%l4@q2{$Bs2eRp15$w^W=k!#lt`HT@r^+oo}@ZI$~ksOlcRk
z&Eu6!B!c?8aXQ2xVulVA{fIQG32nPdOHVL~cq81lRQFQ~L|5ld04pQ#jtBPnWtR#u
z)B&EQgrckXwC@S-#K`GvULYf2EJ6*=twR(9QW&v`RSiI?Fk+8T6#{Hz=*hvDSw44n
z(N(>Q+>96$epBO<R)KZFW)FhPUpG*L2&<NWIm0N{E>KC4M$Xi?b~Zmxb$o;+h%fHI
zy{JtG3&AmC#RQvkewCkB^COtpa;Mt%DTCbLJu_!lbV$ATchrHzJxJ5<<`Dpmzd&;^
zml!>JqvLfT7qhVM7=``BcW6L@zirdXM=g|N&gp0;#1bolCk#t$s@?uc&v$rsx((lh
zyI<4^@nM@`DIq;UpChGbD*_Lh7tt4%Dt<+jH(mSdw_Ex#8QyMC5EEL-dkJ<}3jOaz
zlp7z`0RD-R_H!y}diDZea<=+HUsj1)&k0jfi&tAXOeJ8A0zS2M^Gk*NONGo<QOD?P
z{%$6@CPF_xvmer(k~`j`Y2}v+`Iid$r<}%sRt@Z`3Aa(Y-h<NFA~DP;Q)|Yza7}@z
zU#%oS3cNoHC+AAewhJlSI;*QpyxFzIE3D|o$nTu)=?!-vQ>8v3`s6+INDv2D?i9A(
z!IqO89{7ruXNxBqIji&PJ)-R!y4l~g_&_p$5hBO#lJq#DL#KS0X5Ypbp{tN?Va0ja
zkOj^tv!|<z%B4v;Z0J$-lWOel`Xq;i6UifBo*RBks~0!N8yU1!5wyr-_DvZzm=lMu
zTuk_grbc8TmBkWBi!qXWJrHdzMkgU*ud`v>y$Qj|5`A{-2+R*OC&Lo|m1cf)A@zxC
z1WGwKeJYE?HbG1~!gXWiyrKXdU``As+FY-6f1yCIJCc7hR{!vZfjaB3^CPrR$~Kz?
zk{n)cHJYHUPL}KEf_AMO0U>4GZW0m>0>&6u>_=)2vM;4Y&u2(XbSgfzZpvB`l+<eB
z(|_)bYQ}jL&a9Bf!=9s2-V_YG!XUBMeg0*&vMq6r5P)BV)G!%I@oEf6L6uF??3>GR
zYB(eyBqQv*)>dMQ%^?ptK}^O>4d0m16dcf#0Sn#Z?WIAIt*Zc4>H_GgX?PA@BKAgJ
z0}ZV{ha38AmWYmnj8+=7Iwmp8>{+4hZHrdpE|gc3$$KhXn!aV(`THHo`TZDsX>zhW
zY<9)-Pg5cx(EKBn<L65_I9Y}7(B`dh_En|F%};k6GXSqJeXFDAKEdJ&av%)0fE7Fk
zvT=$@+A}1X?YqYiee~~5%T`IFf_m9|7_2XGRb~ekf1n&@|L0H+^6tyzjm1^fgn0F1
zr>=Z&5Ce>nPL?GgcnaoDS4lXUNLN{aRGUd%Kojs6Gb&2MnHN`qbQ7}Zlkk@3FQ>lv
zGDphsnWuy=Ol_2(BEg7_v0VF`vj+4!*E+mQFm^D3tVP8}sT(1em>(smW{ow?{h(r;
zo!`EZOX_nsZg*#Zb4UALJCT#~ZR;%0`26EG%!!fh(jCRhnV^B>$3n;H+iezYm=reV
zQC;}A4lKNhnJWZt?w(G)t+=e?wf%&ZuB4{!=h(Oe%<f;pBCQaUJ<dRAygN~i6~@#%
zv2Sn)mcml>gd@o$a9~D1Zt?K1;@A*?OA&C=t<*RtTa4rnp^7J&9<K%H52Wc|)`U7M
zacB1%Te|a9U=A9Z>{SyRy0j8i>>>tk;_GAYjD-MN6|5Z#fc0Sn<em{}-Tl39pK(j0
zj{7&VnCRQTkd({7I&T1%xoDJY!+TK4uvi<>H;a2vMdCFrI@nQEdGgnpXn&VitP`d7
zP-9s3(P+&`9-p4lOc60l0!R=6zyJ~QYYpY7t#K7=Y`4#+6po51P$~34Ys53^_)HSR
z&U&Nmn1;l3hu#iqcWrySNqZ&5Z@zolu)cDCK_N`gh2$Dy*09b8-Nm|FOfr#_g=&%#
zLk<jq`83v9S#OQ_HN<<G7FzTF?<?EL4-eiqmgn2z1Z=-{4Yu_th}J%DnMSlvjAv-1
z(6m%5%~sMS_CjV5MKUp*yyBsyY#847?6_b;j?nrTP<$ttNEYdC4N<$7e+@I5hyXG(
z&I>bWcNWs}ant(IngP`VG;<X_;72}ka@Ux_MEhSyx+V^M%hj2sR8!qE7u0)sWTC&B
zV`9kLHZQe(<NJ0)jcbi3`^1yr35_Imk)FaJC=^<Td&w0raEb@KQl(5~LRzl~gR%`r
z`)%{)n{6SPe#4f0NEi4+Zmz_?jNp6RGqLl0TzXe-ku?>og3%;U=VEG3rVll46=sq%
zuMqJ&xdbz*@*K<F)E?|Ny*cUQ=AdH-peL}hHh#~I-`#y$IkxPupvk994`4XczGFBw
zfk;JKa5anvOygNq4N~1<d9U%+Kzu4zqckmPl%cxf<MmFDy|Ut^$3tl1dox*IYfNwh
z?UVQ4eRQB*s}gzSt2D(VXxdb`W^}tzo~~g$(~)eQD#4;u+@<X+)f(#<3n@{pU=OnP
zA;CWxWkvZ}O;OS|X!^^#CoZWxyuoWN^H+RH#-hOxOQXpM9mOm5SO_ua^{(7${9UTn
zOsX8~1Tlf1x9+IxQ1lo3mIQ3vy|Pl4N)OUp<XLY1vJy<lgHSVd|IUTYMtmh+Yt+i>
zD73E|?9Wu#=JLG*z2_7=eDdB*t9)QZfGbes_Nn$ys(Qp=!RSkdXLXH;I><92vbJYy
z&)b?qBDwbjF!7KW0G%fP&=UOx{`1v^AL!3f@jSorYJ|z!iiEYuU_Z*Ed`SoFOp|~C
z(CC4Ii@6mS=*}Wpv_Eh)O{PC=IpH7=bzBl)_%)C;{sBObY~lR3ol68&S76ln_C@ih
zp{HEF$A_yslOzMxn09V&TQ^J0=c!%C6uRb|e~`VjLtYM#z8cFgMO`be@)?<#FT{3@
z5)R~BN_BW0M@azN&Cy-{Kqx|TR-@HT)GZ*RIjhr&a6>%PYeDM$D_C7uZ&J)T_&d>(
zos?nLc%~j#A>(T#(PP#0DBfPTEFq5Oxfjya)z@>bRKfA~8LDcU<r7gCp;Cxpvm|q$
zjP3cYgnFQl8$N@sU%O|n7T$m~3zsu*&^jMdYyHb4F2Zw|ozf4fRmWlyeam98f1#BB
zhf&Jw2k@7g*VfW?wfr*$wCmzG`P{PCsyEHS8+eljc$NuHlPuc`)8fS5fvDapF|7NM
zra0=dQZf4?p%VB->YwpKmQ8ZO>o4IK_Y`Plj?R!I_s?}j!Z(z@L_(uul7{kDXIu<P
z=_HTx5ML$uWNJ>U??<id<!AV$bcUu9)z888fJ9}WQ3{NOG@-W`rL7<DaCx(+gq#~W
zI=yYU=&;w44rNa8NQkrcj4)k6P-dZ~hTS`Rmgc{9{k-C0g^|a~bdhk8X6aGDSkX?X
zvnhWYs##2c!9?`=>jh2M@&HXg{}P7bE-$hLKiX!Jtes#@&7GQC`deiHgr~`WNi;t2
zcDA)9XdyZ0%~V@7li_eLYb)tTbTOP(4${DoOuljYhk8Z+!~MK+c^(Mqv21DAjhJm#
zM-E)aI*<Fr&}g;y$q4YQWkY%gu7sc9*ZE$Ww;bedqo7|{&b~=&S=<wJX*!PZk;lRF
z-x<>u<nuU*9KDokkGQl}VxDbCi*b+9y+%sE7Ra-1vM%>VwCw6W%bR_`2#2ibDuxgJ
zuxZjX{Y!cs7@4x&^z?0dXc2{rx7Dr;-v#gGO7+g?p!&X|XfeiWq2Y>k6a06CD-|rX
zZwGqD1hbT-t%~Pp`=p_oJiR>w8K2EYPiX}^Zj{hd80S{+6THGzGK2@hOfnWQ>FmF=
z27X}i#~oywk9MwPXGWye*RlBZ4R&n?%iecEGP8fKBJwjklf8zK36Po4OO&r-=d!sI
z5T{iXPbV!>M1BVeF2A|Hq?6D56SD63x4Kv9nn-HfP9i(qS#vZ4riBv>p4MeZ!<-Zm
z;j(;Vyr;8wcz@VxTmK}HOoi~Lqq_0~X$aXj7%RDjh}&>fgV}ft3py$@8nL!vzKo6Q
zT4E+TM@jHCG7-j>+UNbE$HoR4=A|NQP2_qJIGj+E@Jw~bj$e)0UzSC++-(djfw9)*
zBY0S`Qxe~$RM4>Y%1b1V?e3eK-i?_*1^-Ioj{@VoOV$k1$CD8i#L!q&D35+MPH&sf
zq1o#Y{;941k*_`{+R;Uk^>G5SA^#3=@AE>qx@%aG{kLr$#sZ`Kn`M5O&cZEzV+mIK
zPinXEsl}swBaew6^)0+zawDi6_48aX<{&E>BdPkdji%g}ONhxT9KyjS^Yu`W0s@Dy
zJU-p%>IE0>)>RZR|L(Ou4<oBTZXOs)(rQ~wFqTz1ifl;n2%r@jQA$v%Vw(vbkD_Gr
z3xQ^GgslsoTMM=J_@2Q2eT$>=Y!fhu?0;xJm;6x1-Gp=hgMJu>3lGNPpK0j03EMQH
zs1EAd+qyb4i6Qk&chCUvOx@5;qP8S@eEe|hCf0!LH`19#?21ZK70!k#I54S{&36jL
zNjpad#|yn?F>&;a-!KPXF_8B~l)RwS*NDfFR`gb^i2ZRH@EAST5TktYV(5dObr=PK
z<zSBkXZo$X<_An3`sM7iwgijlj2Uo@hIWHVxhUdLaBz+$PErqk+_swM!5i{EX$IpT
zUOzQ?%iN(v0W(XnqpCvQNRSZXm}bOwGH+PPl(xY^$K!`aC%|1%MD5*0QbYo&sFCY5
z6P#}A@HMRLn8oLj7M+X*u*C#bkty}_i(pu1S(;Crj9sOC=!@;+OyaWQ$ElSZ7B21F
zGTfAW9a)Ad4H3w`HE!t{i*rnKw`mgQE=AU5&#)QUH)Cdq9&P#}oEKMCm(|tQU#qg%
zJNiW9xnz@2e*sh5r0wQB&$zg5l)Zd9u{fD{0})$sxSwjDWfWz{NY)o)W7Tib{nQ7w
z!(srAgk)>5{LNv4H*zhvz$BKJi$}4_8$4fx1+j0Rs1O6=BKBTBY{D7?ou09^8?I?s
ziG_tKN%qm$xfKGO@wl?5sSsz?*vc`Th_Sb;JmqVQ!us~q{PqQcGud=`5Y6tyGWI(#
z^7An05s9q?Xjf|JeU6oy7!I<N6fs>1yS;^^!>PT5s{CiRmC|O{@(z#p*q>S@Bai#9
zL7G7%#0JBRCQvnm*lHV1>dTEbERa?@EE775to2w{$nc&2Ae}@4+p3zA+kjBhUGuO#
z|G(o6s^Y{}Y;3H5E-lle+G`W1)>bU@gqobeo*+;%6k4Ep)r*?>Wo^{m-Nx~fH)~ry
zb0`BlBk5hnUmaTARRGKf^R;xLSp2$c%!E{8ZLM8%e7z|1&YSY`<$zgd@^PfGSe`vT
z1CnnNbGy(m7y-hI>sLjpF8844HVv4ET@$+nW-3xEPb_??5$Mast050;7t&vc)G-el
zWn=jjnC;WugG$r9R5|nvQmd<DxJ6=Nf>IPUW3jnK#Q}mXkcw+=;GbovWIdnOAyQq@
zaE#1QC5LFn082pvlTfEnT_<9kUEVx-`pwLKUfP~$nhvU3>66#eIuZ48pbf9%_w`Cq
z4aR9a8g<!tN^Qc%=*wa+iTBWROcjH5dF{=w??GVvKJp_hs{P9RQw@ERp|!d-AIaZ3
zK`Ch|Ckn>QjMhnORo3M1XJ@FZsc$3Dyf8h$L>He!1}~GbVjN3s$vj*PTpprL^BNeq
zW5E(#M#S|CAE5)G4k$1`4Ya|7p$In2)znxFxnba*mAMCb2BbOYD~_*LJ0m#Esj^Lv
zZw9jk%twBHl$!jOfjh>A5NC}1gpn@F2R|8YJE}M?L|_ClM2LeoNTXu1Op7(LX2cc_
z>s7S<{u!h&t~oN+XBinW4US!|3DXdN)_k_d=4m^)>5&;Ly@>2)ADMU45U*F#HD-bi
zlHFVH9>>a!EiCMB<Eg%j)M7_18OR5gK0^8BgVw%F;I3dB#yN+LLAJC+D(sW?SM6hF
zcP7OmSuA|cfuMJ!Y|Ea(qOLns9e2%iXE^1we9{7HB2Qa4)S1fUihFwcU<SlEAwkwJ
zkmw(nn2u@S9=3Oso`12^bWND|;wURM{u1y=22v|TI9wb&`|D51%8CnAXsx+3+Y=>&
zI$86s72^43d;^MV5zSQ7nxAjd2tB-D``K^Zhz>=v?m@_xioE)JviMh?zSN%J0nR8~
zA_Er31&1UWT<g_?YVt&fA=B|(69xzS6xGH+V*MaGX4ke~DT$-E+wz6OON+Tct7~_(
znQm)qw#<yW^aH+G?DDEdChq&izyxa6dosa@0ITg}E4n7KXSQR{0cTu3QdzH?@@a@X
z>5}uvT_gP^$z3CmabwqLXsDe#ucEBp?FdPy^SDlkb`2j5o!K(MkLUXJKi9p`YxvIH
zLv4T2m4DHdf6<lyQ@V21w_(@Ru9Me;vyHuT?4|?E!BvA!ptZX{0WwloP;RQ+XJv1r
zK7uZLRfbMYrP>;v{bu@xP}}RT<=Z5QifQuK7?zifI{H>k`5bQlT1(F>d{q<B8*hE>
z?oSv4qhV#M3+1-bnzAExx~mwCMYXlYwYj-2t#(E4g()e#@zxGGuMUl|#Ky}4)N%KL
z=(%)bmGKwU8FBjXN8tJfpq9l2PR>)njZCJgVzN3h_3On|t9lR{3df9U{n#Q`!BhlZ
zY&dgZFbu2pLx%GTrb-eK3S;|vL#?xF0>iVa0bYrEp&pnoay%}ZS3&sWArC92h@Brh
z*tclTOw<InpHVh+ay2PQ6<uqa_;L>peAbL8tSWf(N78cz%g!w!=BGu2lNUS(Y>%Oq
z{X^Xc*~pZcPQL=!qEqp5V~KKJm20I@%(DYI#UMF7f2}VA&%JTxumJ6hp(8N48O6c;
zNtn#ORi)rddj4?Z=mFh&0)@8?djNb6*V5rzmqeF4j3CaS%+RLb&?qvDDQ2oo4{-<z
zf<r#9*dKZHWEGiW%eMdnrEF`XX2NW##tVmz%nJ|f*>kz1KS<iSiHAO|j=ILSDMlIR
zl;$zR0khZ@qKwzOW)ym`1D4)9aT7|utgif$0WW`Jpm@ywKxw1FEp>e3L3XRdjamF|
z4P|GCs=94aXHK6;g9XGk<i5u?=)coi#nil;AQrFY)S(v~RMyLH^<{<w7Biy4rC17b
z;f`0E>}He?;l9F=+U?2P{Fm@)w-c3-Le@Q<m({~*G1OCQ46S6#{dN6bq;om79-J*<
z!H!!oem|=z^r%Jpw#>%CLs|!=mV3}_jOqIH-MFPWmDsxBjQh;u2BJN~Lao4T;K@XF
zrd&afASAw4Anw$td6@yOW`!Zv<E+?z&(!+kHHF<^I}Gj7NCnP8lB5S(x8bW)U+uCi
zB9h(An;6w5GzCA?_{5nv2;lZz>~w9b2iA+h)CtueX6Jh0Y^?D<(c+mYHg^c_Q|ky#
z(Cp?v$MtzXNlnl)*EXaEi_L-EiWXGu>I=J>VEpvhuBJ9&c^oy}E;I-68R;g->E$0z
zK$QR*&xViadw-TmFwWQ8N62~-zM}l32<^QH6-?hqhQ$03@?1>$1I(i@%RxYQP8q|z
zYuVo`SYrFJz4YGeFWj3#2lo!9uUwE(TvqDsHWxz6>8eRj!vtp6yD<mj#RrdUiO(}9
z_ixT_pz<34D9=q_t~v5HyOVFWz7CpNccvK4Bx3lpSNQsfOW{m>an}loaF>>6J7Jq@
z0o?qI+9%WO`;iUXRBL9uKiFUl4=-S54wXI@)G=p~=JKVPv^oYE8#<Xzh++d{O{6D5
zaY#qHX`yx_3I9)s6~hKG17CFcl38zkQypnXdI{GX<)7ed?UR$w&E4+vMT*JPj?xy;
z&+JG!caiyu?}hD4veqV6KhcG7)O-PQ&2Ah$n!E$iPaclm!Rb6SOsP44sQa?^p@y%6
zx*A!b$THNGI{D#jVYSoU5S}1(H+hq`9JBc{eb0o;<b4F4jE5qWM$)paD$;>Y2RG6O
zY0)p@RDJFS1xkv$VEF9hbybU3Vd9n)DvqG?a4{m^+g*K<dw%SiqUwBvoxsU<5Mmx>
z0V}etY}>_KsD2qMRO_lWXHb*CO6^l+5fi7Qjl+TCaiMp^xD^gWEC4QL5<PSLPb84l
z4^m5WDst1hbGGf74Yc<Phz<7g+nZ%e#RU+^6$D(gjy#Z!I{j?xDPD}G`<_SuOBp5Z
zebWO)OoL)?EJjYyNq8C>GV{kryg)><wP^d|<W2c}uS`g>Tu0yBAu?j1{WIlGA~uOl
zfXdi<?wp;BCPp8%&eJvUy$PJXRdM;U)8D9lDPYO<3+KGKBwRRc>Eb3q%a0^XHMZRx
z;V3ue1V-}<#gUPt1G(3@r2X)}?JtJ@An2zMS-B%z8o63h#F1@Pc=(tXtFVrxe;@^U
z1T!E@5TkSy(}j^#M?NvcWqpg@6^k8s6xrQ;-hDMO;a}LPpSoa(8&r3pV%nF@8H^C}
zq%9y6c`pxs=@@nwwizQjXQ3iBTU~>T)RZUa$#ZOkh&aHq6|!P%@u9~56`uZgg{Px#
z{=ESzwAt6`KhL%QMb7v|&iF;n_*auNikJD3`Rc8BcEa@aH)!~r$!~$=coDUr&gxAM
zAeADqAmZmKS4}n1gVix=T`rxpUx=LJ;%@pqBepI3*{eu$f8L#cp)>xy=nU!qDXoyy
zKbg$mo_uh8t4!PAp2DSx;PB4aPKlkC?C4RIFosX`Oq!aPea(SfcIN`lX1RPo>m<89
zmizRGAZ;8o%d5G$eu9*K?~Y+=`u;$IRMK~PLFCtBm1WPzSb$y65uK-Vvzm@D*lLu}
z?AVZx!@LJIsOA=)mXFOW?OeH3a_?u<hU`Xz&*k<AT3CfdeiP*)tQ!K>8dK`<S2F$>
zGe*PegVu&w%FU!L5N0^4`U{G0m$HEsNMcKlAujDk9?`C*9+|j$$-Ky8MqcpTA{yDG
zepAB*@*>rF#S8gSx&pd0s3>x_ivW01GZ-)x3Qp{8+2z-l<{cJaF-HXT_1$q1QZ0Ou
zgu4x~K(L!sU&2JWkh~*0S;h+s%{%X~3HCDGo7zWsm~)Me=IVXw%xGgxwof|oMD~07
zU|$UtV-xgqp&)KQcKjSIB^3P9-&RU_KrG1+S}Yl#u%l4bc!mMDXWo$OeLz-k?S+%q
zlOT3Kggy!il0tkt0%Nw$wwQ@nxXKaRAi17VOI=^QN)eoMIcV1-xk6LXi=jq<ngrLM
zZDek4Z;O;)B3Xp@VOn1iShqY;oY|~ywE%cfC#>TRnjJM!A^CVawYP7#+1=TcQ^s(K
zcsoE$Xm}P)og{o`kvi^L(N2LgQHkV9bWg*yPw2j=P%5wM>OpLh#Cd@@GoYh=T<CAB
zGZxen_mnV?)7%u}GjH?n{sO@m<Tav4a(KJ?=K4h~eZ!zxGrr23^1k*D6yOYE$=#%2
z@~1xqD^r_ez-f=~*&4smFCH^%m?c%LB+{p*lURy0DeQBTLlF>!)Qi1qM7exA=I-Z0
zO;~!K8SE<1iqYgLQtuc4bd$qT$pN*Hz-n%@fC}YOY<D2un8p6$@m%>mXiEPh!aG~x
z>9D%yMvLpZXB=jtoUV=jrthk&V_%PI$Xz6w2CB@#vhiOie=_aeYu*`TMGjbTJnfyA
zTsK{{t3%w*k<4R$_bE&)2hD<a%Uv`21{DaH0J~w_zepLEQ*YE4G^C(Y3D(D(6U0W(
zFe{YQkcvytEqeIO-JFK%nm-?1YRVZ>1T9MYDw8?93toL);WIwA>^m7sm|7@2Q)bhM
zWcXTjK1f(K<`*gB7b)WpQbx9Wzvw-vO6hK*koNCw`?9s}K`reA9CtlC_aM_O@aR7Y
zn;ReT|6$@6>Y#teW7fD!0>}~5<t7L3LD>9jDckp;^G;w-G~Ja9GiK&_G+X#1<+(u%
z24@NCs(a8-?#5yu(eW!=_iLSdP>NiGFr~EK_`&VLEhQ05SbHZ=TSjBzJxEFnPXt|Q
zGSLD3l?dqnrXSbnf7TX}yItEBFKfl$6LZN|d(^U%$QNc)1Z3exQBvM`6d>$s3f0Fy
zowOUnu#?Dg;;ro0qJckn<G~Vg10He@@=y5)>Z>|z@Zb?N#2z|L##8NS7fEv<MQ`rl
z?YD9x8nW?s(Pu&1Qbd6be@S9&L&X?p83<IVEzx110ny<n?8c(gM(SPd3fFMn>IG5D
z;IcjLmMe(unjAjA^b*oApVx*s2%pD}I`M}^K!)xu6w8ZOAVZ={7@~X7<2Q?k0bhv@
zLml0xoRp%^)o0zh37H!U7$-hHgAltz<wpjZ8$ujNljgVwUB(;_?z%GHp%KwvbM^LK
zE6z6vt>Rtj5IjqXfyjwytsy?zwObV%bsKm)7<n!~8=qOhsG`$~i*iE-O}{Hm-*b&^
zn)oin%swnmCm&r70<SfJa9Hn1uMn|DH16n$>xYRh1vj@=e5E({AlOVl_pe}SfQ%pC
zeOUw@47i?PJ3Mb2*8$A<mYe3Zz3DZn!@yltr%L1R2Sfbz;COyt7O+AUQ5Ier(IH96
z+i)H<c&$~!jVhEsia+=_#rNQDUXF*kL$k&@Cy!ot4P+ZE5eq!%0IKpj1knIOqb$%M
zMmZ?yQzY=EzqJecOK88FrwIi2pd{o7U>;?85Ax9mx*TJYyZJYuE;XaiP5)e%!gr{$
z-|G?v$in?zmn~K55JDqlM}b4V=~FyU*1_2-g;H@kv4Lx$IQ1(oPXcS5mo$Z}0ebg`
znQ8byLXHk<=R4HzWz-9}ek^s|(1E8vP15mORlbB4c5oH}Tp5o{fg}c&1Crjs=<|28
z7rcxgx80X94liy&Ho(m|<mOq52lG8>8GFdRvaS(mk=|>zy~cMTIE$0m`6!nnF1+_3
z0Rjp@#<Y45f`68T!f@9)>Rx%%xVytozo%;V4I$8cE6^tYd(m}|-v5W9YuU86a$((&
zb^xu-{CjKTECR@Q<HWn>5&mVqYyNWuzv+wBo@*|kq)G{&+kwlVl<!X^q~`yAme<a`
zcWom#jiqL@=i*24^Ohf<B_aKX0uCg$a=}iT>fn+`kr<GY0aq>@6oX}mHE_9v-w_Ur
z1*cZtb&b|}W4bh!lF#k&7JnQi#06%9<c#ibw-S`5T1~!RL&wa4wm_}B+~Ev~)*53E
zvlQbAKA}DrKNP3*4s?zg2C7x5b@3Ez#QhMN{}4D57$e{73*Idp--C)-8tHduD}W13
z-(Kx)8UNqa^?xYw{~rz*I70EY!7g+53wS;<+@!`dBMSS?uN?g)<kqq)#GQwe<{h}$
z9mcc6O22#1SEzLN-#Q>@dD$EVxPB2Nf4_dC?@%>S-2eLjkI%ps4?kWy-+6G!-hp-A
zp}V(GFCSciw)la8<`NjLh<^GiL`wqzbNy>yqQ80iw@;wI1OqyHp<m<IzjSo5|JETO
z9_nSl^SSGfju`(R#t)Et3+4AQ^7o?uAHEK_ApFh8{iq2C`#;swpTF#%do{Hsf#Ca%
z<S(5Y7>-~Q|1@w4033rq52K*QL;p+Qt8vAECb|c;0T=i0$A53;8|mLF`M3A{_6*VA
zy+H&7w2T`*&{WW2zYTjwEZ=V_gMYoHh@b-%_&3i0E%kSAc_o0SLRH{rFi}Gl#5En)
zHLQX{h7bz&77Ky{q(7yYUXkuf<EdL;ZObbx+2+pmED1Sg3d&!|14ICY{z`!8ei~la
z?47lZm9Dnw_rJ{F8o@KNvcNOIfB%bz2cG`5?OPj13tf162~%zT@4w7!08c%06Kxw^
zcpEEQ;29;ucQyvVyO`PF>BV&o^$l#`nHX3&;OT|UP0X!cTWIS52R+xdGt|+Q6BB}`
z7c#W5eyM9EY;I~{Zl-Hy0}mYfT3XxM82Ah};G5;(=|v4qfNufbB`p73SI7Jv@BuG$
z&GdhK4f~Hn`1s&|FZKP@{SxSrq^N`_2n-wq0t5bm?q@;5AZSP^XedZ%XeekH7-(4d
zNAU1)aPa8JD2R`+(6O<x&@nM_3CM_W@ksD7F^Or2NysTEsVH%XXc=gqF_1l@eD?iA
zz+hlt;9=n(!^1xY+{$sE{nL;8CJ-ttEC?C|0rnIGjtT~W3U=QHA_B?@1@_|s`uzb0
z4gr)G1{Mw;0XU%i5eOU%0s<To0tyNe5;)owcpU_Z3WfHBQ4sp^D{Yvkmgr2LVac#0
zLdDG(a>IwD%x|r{;NUT_uyJt7$SIytQn9eIv2$>82|pJR6%&_`d@Zk_sHFTxMdzKa
zp1y&hk+qGjoxOvjllOZcU%wCjAHyR)MMgz`{t}atnwFlCnU$SWQd(ACQCU@8)6&}3
z-qG3B-7_*eHa;;qH9fPuvbwguvH5jt`{?-O^z8iN^4rz-^8y3T^DmFzPVDc_3l%so
za7ai9NSN>E1qN;p{6L^WLOo%GMiYDmqiy;4DU&BGx=>hhaWfnVv)m!ZTdQGsOj4F*
zvZL>(_T$X{u@m$9Z=Km6C-&F#ngJm~fB}sMfePXW?VK5l#!R0xQgKpy4}N3awBs`E
zZzvj}2^YgQ``~mPceV;xvyX32&B$`ga3T9<&21IeGN%MPQY>WWra+DAF$sZn59-Vm
zT6;P2W#p*LMnc#L+vGazf^P0X1JAH`6SxBHc((*ONE5gaN1-iHaJG33mn=OjxL<-N
zWZI#)39P2G$#mlEb7opu2SX4Va=lyi;M(|%pBbXFm{AJm3qib@faJ23)ggDK%M;%k
z7R>EVN4?dE+1V)d2@%43F}X07^-N)G4g~K79x>#!dcq&i_P&z2Lnsb4&H@E=Yb01}
z#w6Y;)0i(>MUg!?lE9Da<&mU4Aa4U{dk^9@%*&In5EUGp-x}nl><kNL5HmYvgjk0l
zS{8Vu!l^D`*Gu#gh5y!Rp9j5#2ye@*&$7?)6#MiBtN;<M@}sa0r1PX|nxxL;spEj?
z?EAq6aiWRRtU^rI>hq}Z_1%|&I-s$^J$V;SiZ7X>&U+ZHohl>9Uta)bI&q_LgXqVc
z8I_t&$&WN1uf>6Lu*Rs-Wc!l&ueo95GR(bq!w64Mvo@paae#aYE;)$HH=>;9jep*h
zQ##OQB4X8pEMLj%^l|J&ORKqheiC4}dwZXl5nw~ay@a-HD;Vn1!O>#M%#dc5iNE>!
z-t!CD>nfsUZO@S2kS2w1&s{)%y*z}xhSzV26Ddoa;&c)<^FjO$hOpEZVv-6vn|uqN
zo@onyIR3|6k2o{)wyUS{AWoCu3I}`goSi0wv0O`_z-gP<Gbak?UW|w`_#uqp%QMs&
zh$~}h@4{w4aV&@gEkSG`9Y4OEySlSAM-zEQ)s(u%u%B7ZQxgXPe>55<i-qU(JlU_F
z7}GW^%%urLCBL>&j8s3^HHARxfPHs$>uPMhN27%JQA|zm^QgG^x0kD#<qTw%hHoo~
z?_hQmX2?6%+!um9-g(Of_;X>ru-_5;@{GbL>EJ>d79nc8V|r|p%z-d6(OH)z_jA|O
zOABYz*EFMEGLQLs3|*$X2SC7GDn?78!gGXOajt+t!S67^`ttSI3tepn6R@qgvFR$>
zuufndb{f3i2$ckv8u)o-HV$Gy_GymVG_;_HXp0QD^=nV-;QWva5#)$H?k|3$=wM;A
ze(~?ulI6a<zL4d)E4P*{4Il1$E6%|Q9hXfU`k`0rq<Krx<%{f5<?Wd`5~Z5s^KfQm
zE9Janf5>3u70X1U8m&)s5?0(d;~Lm%eRhnq34BIcyt@Idq-ItHZstcAEQ-yFFRFW=
z;SdCYkI1;Wao>y$8(CiXZ5V)yc#2cf!I$jujLDjXdcaWx%jS!lRP{35>4i&~(;}ed
zL4iaJv7$DueTBOQSCs^Ugo19sof1;AXH@}zM#)vrz}1){+LxzPZeAX^+5!DEYLC5`
zWI58RD?FREn(&?O%Ab@6iP3RvTS^j#Ko|$El6<6r#2mz?DQM;PTw5t{913dV;LHg?
zEAxr<5+~r@o{Yql?H`>)2eA}|V!2~?P-aNk2St7$K5yslevk4wOq_230eqg5I7UnH
zQwl-v1q#f^lG5i)@`w?G=)E7ttg5F(oko)xXr#kJQC^&g!y)zP2BVM=P(rn7ds4Ym
zxwuIkr&??^XKf}d&}@Q`Q8Xw$rqxLY#yR=M(V6IWLxqu18YPPxaCA&R_goR4;Y;IN
z1?`mS<M34_!M*6|e9A^a_-WZf9F%;XLYbo9F~ndO%sn=O9U7`2hO_n(l6)!58?{}a
zE%kOT7x9)#+a8t*-lMaE+iBzxJ9|`)sFNEy=!jZ}@D1lh`bi=_eep)bo>VpZvtA29
z{Ed9k?YDF=X7As6Q0J9EbqpuO8y4&?t$}sok7~*Viere1va@j`+Gb<gCXfvx3HYjZ
zv-N4|r6JL|ecgH`;Sx0)a642zxGGat&s0N#{6@-)mpSkylh7z?pq48VqJHy1XL7o;
z?{O)R?c^%&GzRDX<)$>4gYOiSSa%}zgoB{?^<LHB!Y$R)Hm@EF@d2vW+`d9e-mM@5
z(6oi)06#oWbz_6&DF&N_=VyG5uhd){`v(3`EIoZsH$2E<INA2B9KX)JLYIpK6@y%<
z$Z8%xeRs%xHJTnS9#+>F3&G8um=2OOU8neh>{gbj_vy@ve@Q`OWM7y&cc~3Ty^Uh2
zNEcXT^EwXydL<NgqGV}BI8l0>ASbe#bPfM>z*4^bG;AIt%pYgw{l#f+R37fCccO}x
zQ9`{Tlk1jviU(dl4)0f%mk<EKKz?<m&g{m$-Ljd3lfS1v{MB{El~VBH+U07Z`<C#O
zy39hKdxr3qr@HcWD(Pu~%IF>c+k23W((7QDk??22GZC3iuf?4#UkF)o$1oWhJoR{l
z#(g3^XT5lmX_rP412W_pQogg<wOx%7;>=)V2bSxTX{4heBjKKK5d#K;EM=e3J(ygN
z#Fba;xx9EOJ^EreFD^1;gqS~q4Eym%!ok)?R!M?IK<tUH#jPiy<4-rdCp_>5>+!Ef
zvpUN`6ntgY9+YC~1SJmWpt&JIB1x?TOdKWk>YbRrG1eU^yfj~Xcx;Q#4A*B>vEt*P
z(=9=mgmQwiqq*leu$wWTtv`ayS>%SEfpHIePp!n9JP#_4gTCO+I!XEe0I)z$zd!QP
zPvbzYI~n6Oi+l^};~6;GD{)9Y4r?88CamORA*nrp*IbNqSc#U_r00PB{(`qV)-}54
zSD5wr%?uf)_Yow48UAuJij*9HK{&26#mjJ$M|Eb$baM^Mo(kgx8tOE;gx0{Wa5@@&
zO=Sy3NVkdr=dLMnMmV5=!Rwkafl37*g#acnK9pmj=9GSvrhpoIb)^H|mWluXqaR$;
zhbJ@;0Lke<2nW`In#`YFvw_uJz{%T_OZ~ZK(jxC4KSRbpIz@6zv8B&iUf86KmDDoy
zH0)ynixMX|>Gh=q(t%0divYcVqbIE#XB{cS+JF-$8O0dSeA1kE^`uci04E}jr|I9;
zm%SM7XaG6xXzB+vV<MD(v;ctf*P0G!#%RSL6m!KO&M`|x03pw6PsW!N9+Uu_&`)gg
zDDB#m4zvJ=KBx1f{CKGDu3@#0e5VJn6hSm|rs&uZdFw#z_a1XbNcYVtq#XOuAv;nY
zoOP#T(vbb?05kp+WcKMuc|9pqbv~TX2M6&buC87i3l}RZe87X;0&AY|ot@U13>Wef
z(UtwNoL6IOw^8vW!#5%`v>(Ht^X*w4Aiajh%4>JpHx}9tu5c@zuX~){FO<n&7Q;Q^
zk&9;Chz@c$G2@SFxu;2atfk~u#iNB$k_PRO#z*T?-RSmq)@wV&g`|sO3~|4puDioF
z5!z|NW9JLEIO==Tk2JJrL#qV~#cFZu;rJp7upi#czGT_zdvp5Kl6ZOxDQ;fjw=~G2
zG;Tun;C8NuNYf{eP?_!tDqADyItsV0>3?sU2gx2;=sutQdK4F9pP63ADgOWnnp%;2
zr|ylTOksMt&vRN{9Ptr3hWwc3U%VT&b&$ldLb2chj8_liPYh3aER$F}M<K^UjMHn8
zUL<^49V6?uVswpUQqA8v=8L(bp6U=75)_*AF{WMVwyd`cE6ErESPn~lX`UU|FB8Qg
zJwZ%qjl7-*r}e1z-NV_=I-bUZ_iO2j%JD_vveIR6aBzF{9<`|hhmA<-j=q)6Ytt?C
z(?Fjvjd5GOiCVJ%0EV2)VHAuG=Rn<SFUA^}vXJ4h<ZN6Xo~EvNe(?>NRXjwyYmC`8
zx#KB(*DY;opzR}uW7G2MP~~XZ8q-&m*uEKA?sY5ssib0{h|pl*FVpd^l48=#uq$mu
zL7scnT{;mI*J%(0@4z17x$Q>s^49Y1Q^Khct~#?~r8NXwn$?|E+_7o)Gd@8J!2XrW
z+iO2+x{(a>DGh=brhO}#)HV5ygmA9;rjkqn>Q5Eccz46b-r6ayxsVfvBlX2glbw<Z
zl%Fl+bb10xn}qT+WRcBm^^plAkZTW3x(47zi-l8<rEZazO!|)1tadq8hc0^YjCC|F
zJLD7jW|Uxzj1n>1iaHbP*wp}ldLBCfXwS$&ARP9m0oQ~6b3nlBKn)|;JazP?$?8rA
zf29OA0X?__9Vi56j&bYjKn?_L^*(}-j0|KNQV(2xIK?46k)OhZ26niC^!Y&g@y}}c
ztHsfT)R<#~`1CdO?fQnZkPdkD>t8qc{x2s}aKn&E7&$$0^rrSFsmua0*cnkzQ=DKC
z>S`>I;I9MIwMid7xF@&Ppt3=by*WJQld-_<+J@l!kJ6W+KK|WJ08*3{ky%DMHV;A1
z{{UXP6>_U<GV!uiVb7tia^Pfx=tm>9ZSF0k5y{#|80vGM=}KCmt<SW46EB&h!cTSY
zTdiDY!n=`i;mal+;!}^P71}*2UkVhrA|sk@Jkv-WD?t&+K10AYn98DJ&cqYPUcA<+
z18aRNCUO^gkVzzg`B1=@Y+xUmi5~Qyx#R{X{sm0(iF9HyBPml=pfg6xy;QCU&v1R{
z0%@5E3Nldj=9VcffC<4k80W1omgY5Q9G>3wiXomkUjULHbZk3}^1ohbfxWsCn}Xze
z8dWiIgdB{Fiiu<_BVaO}@!FomyT+p(#%Kadm=MGr6l9946p<$2V+z>F$m?1x57}^e
zBO?`!AbW;*gKZ#uzUF`}rPNNW%OBl1W!uQ7eW`rSiiLq01XUvx%KPI74xwCQp%pNL
zbV^Z(m=BeJ<LGDuPjU!D;c|Lbe43J~f)Jb%8GC{%b+?hCVUgLk_Xe|WtR874ZO!G$
z&&$D9#xqO}t64<Rk};A2A4;t?(?=*!xFxobO(vafEHMqvbBqzkKJ*w?Lf&FK1Hlvl
zdfAJ{K_58kD!1CUF5)mwMh~q%!ZQxg&yqOF>P0qdK_MSL)>g<Py$A~MYD+N8WNkfj
z+NLuyp)6F8e(3b}s4c9GyODsy1asVaQvHmht`1`#!cR|XKw0}k2!o*9yRb*4GDdY)
z+Q5K%W3@<;Ziue{=Q;JK`77o#1H&&$U}U!RK_WIjai4KbxxAVtoGS(~$hlHFp#wjS
zTxi27kEeQ;;?4<#p^giHLH_9-=>c}pgTnme4r?D!xi;DIfi4&xJu_O+x}vsl2^@fG
zgvkZWjpl{VsXp|;n$}@8yo^akILEC}o@t^N67FomMo0IDf6}xfju^wDu-b9or8;DR
z%dln3ec(?A6bYD@m(#qL32sRtL!k%0I#u7bw9)Qd?Rdc-TvgE>qQ95~VX=(T6}MQz
z#8+=+^q>msh{EhAdV)_sPAWSqrdx<sK;z6TMmis3?^8wPdFDlI5>7@t;-_!391spO
zxNvwr)F3I|J3HHLW(Cdx9S^ap-fY&ah1H4^w;<%NC-kjw*5Ct!>Ui%?XMxpnypD$y
z45+8ig|oR?aKQc`)#AI!MqWq<nyDKkE>x+(UO4uv!s!9~t<#K(0Iw(pDMR3^sZsA)
zt!*(#93Pn@%N89u99Fwe8!ieEGoGCdDo(06jPNl`Ms=jpG)v~8R^T3e%}X?U(3K%`
zg0c@>4h>ByTn3Fk?K&A$Ap#<Ejz0<jhQ%H!+%oMh`|v-{wOXFr?F}0cK?I+}(9kXj
z!Sc@?DdOe9AG<UR$&M+l?p+Ao5b94DIjd1h&fy(;^N(IC)5=^B$&SR6(xHvnUkrh{
z8&9<Y93p5=_{LPWWKZfU;ZrA;-LQG64AOD(u70%dI!s_F#RDo|SU-@4-zvZmz44!4
zYHVg`$0IoFkH)WwrXX;+^r&Bdm>Dp8FrWu{B4Lxk1La}WO-l@Nl?cs-RqNTk>9M@K
zK>%YE?9Glx=|B}>(>MZ5Zpq2^^!igHwUXRPl0vaKUc#?tZQ1^Yk^IbI^Nxdx1XGtw
z7XT@I$Ie0KrM9z@6;>o~Roj8-Qo^$++7GWdseHM(<nchocrzkM4jo3^=Y}5jTH{Su
z*i_(yxrpnL%~&x_{o*NnxpViA=|C0YMpiuMu~X@avmLtN4DdMutCVJtFeO-UdQ`$G
z3XHkW)KCMN97poDdCeY5JSAJdT>8=o9fuCy{L*<1{p0@teNzKJ>?>|^r|&Q>ed_8a
z^aQXZeb(<uJVXpLWlwTwj@aYx9CRNwAOmY3n5A$qa&i1#wJ}sLyFYmIQHx+t3{Sr5
zMzv50FVo(O0Uh0>Ge{icfzbN;)OKnTeZBLOQ=3FN0l6cNO)}YbTp#auz@QBy?MX^S
zC)R)v(Mo&MdJ149pX!_GUO#$_d~8k+LyGn+anDM@lf%}=`R+o3&7Rbr)&iZF{{T&l
z<2V)5_7%_IE~=^rKr5i*1L;BlG?cV=rUG}QAIg=8UZep?7#wq)(g38P+hP_VkOxYJ
zE2!iu6#d|FKw9L)bNEyO>NaAa^f;>rjMpTWN;RpG4=Q(U_My8Jk~+$6F<9DmurBTl
zAb#;15A9l4*OA&oy}9<GG|0Lq+l-!SlzNmhORyi9HqyTJi)rF?xx2czP)oy}K>aG5
z8*RKu(mMr7qFHc#dLQXh=h&WW>~?29)Y%<lUD6yctt2x?Dh5UeBZKQ%o+rAF-%V}g
zW9wCZrFs!w_?u3&W?5wcl;Do_jW><rW3mWcoaY=@FQsWe+c$4>bXla&%7dZz{#EFD
ze}}BCqC)V;=Jm)O4Mb$ws*fu7k2vukiZ#cR&eP&#Dc92mv~+JAT+d+0A^!kMi|_6@
zuRzpv%WI1XV)B!fIO4FhJqpxaEdE$h7j6ebLsGrd6x3v{v}E2I@jN=bUT7Xz=tCYs
zu8~Tx1RlKCFRu7jIptaO=N6KVNI`&q$*e|$#I~a`v5|-HgP+2MCbux=aorw=iU=OH
z$msqcxNSSmyHX`qD&rjveJe9l@gAiG>PZYOCA7nC?YRius=3v!K6G^2$A}=)ha+<a
z+Cb}E^!_Kg)D(S&2HG18G1MB+()8%{IYZqI;c!^?V_hY^g{86G6exuH3R=r;g=WqO
zcxP5g+GBD=5)AoZoT)W>-@*^5Y3m-XBbP(D2yR7p2Ogk`VUYus+%h{-RM6BB=d;;s
zdKJi)0%x};U>!&uiK%V8QGIEs{g+aOwy@li0mrzm`GT+^fGTRO-G#N(0x2U>2TnRu
z<!fdxN70!H;_WPy25<{-bK0$c!bPVDON)gg86QfkCxi5-MplgE_s$JfPX$=4p@Dt4
z!CdvC^AC8Xs#`yZ*fyU#BR3_1<8P%_ZwYFLAurqv@JThO_mFsLOi{+}g@^|gv8C&_
z*TJ?NZ8+!Nj$7_uuy*EWATIT<4alQV%<wrR$~njR>so#d)yA(p@`WR7u*v%IT`sR?
znvR(@yMTAE2OaA-!x}VNVmm7B-PB^2D^gb2%|)hfj<t_$K-6vt>`ASFd8`2YXS!jW
z?jU}3Y`&tjLgw1!ILO*t`qiroh+u&gh+K?;Pt%o56679)SDSd-RJ~6w+Q}pnZN?X=
z9Vs~|tFv{gvpo{$UbIdlJKF?|dsS;M6j@wu4EtGlasAU?XP`c<3{kzr628^>R<7#N
zY9?f!3l>;rz<dn+-nAatZZ3LT9;<JCZE$~d;fd#pvyaxiv%+y*>Ha2rY2C`p7?cut
zBR|f)MHn&-q#iwL<1S((m)RXk2mb(Glb$JicB&8#^tk*5QM=V`ZA%GU4ZV4+yRBqi
zBS&e&Dd;+yE?R?T+}C#S0lr1+j<uJl>ML@aEf_FX!*lvq8?Wg)rRbfZx@1WHWsQ2V
z>x$FxD2@P9@8q}#nBS=PtlagnSA=@%bP#ATTt;5)GVj~dH4Wc}E#A{?Ts&kve^FbL
zT*VR>mB0d)3z+8s#^B^+Raq15o%cC2f2rxrtk&%$Uw4kj*0%KBa^CTZWCvVs&tiL4
ztEelrln{NZ3sumS*={Ve9LjQW-|I%GzG%-!p}x2{BfTHWxotC4ySBO(x{3vMIa8i7
zT`W?h${IEVdWv_s6N8B_N-@PJIq61DKok%zIHeTL!*&4~ryS?nfEJ8?RG2uXmsMb;
zzHYdn2acGabfc*GO&|v}0O3e+OM^**de8!a#}s#_$(4=UIKVZ5pz0SlS9dVXG37a2
zp1qItscyo#&{6cHVVW>=#W996ic!ZVvo(!UEj}H@hHUh%YU9PzG(}d{WoZu7J34d!
z0M`_oOLC(ZEsOW^ThD#Ad6#UQZO=hfEiY3@yhsvHGTuS}amZ7il<hOa0_)A5@ubYX
zerz0LrBc_tA#ofeY4bD0225;uCbDvt_8O?uv)Jxpb(J>*nty(4&omzs&8ExtEob*z
zG6Obu9^e}7ZM8c~k`^gdn2i1vqLN~o<zuxg<g<;o{L-F6)ejEqNvlFwaOlMtbmSao
zAB9!B`#s*Srb&iD;d^4M>bB!azfD5faRZD<7q`ADT%G)k-S;}PRJE(bu+!z0n*#@*
zY*sa|jI^o20^nyjAMJfBKUTk&RkXT5jHq!E=cW%@Zfe>BcXmX-4;ilQWWR7hotcJu
z<2+V&ui+`RUl9qeoc)zZV2j-5x~~k{M`x!jQ34V%v>&Bw4xI5*$;}j*w4SDI?voA8
zq%l4TjDj=R)#xKgAz0I*ijd>BX)r(f)oECZyI2cx(-fKa=|%+@6vP?N6lW)p549#g
z#*7cnfFhFG84t{Z^5VE(6=?8DsmCNr5!QI}K<YD+KOU9nAY|7cuefX3K+hKu=Avmd
zT5ingAz=-JHhM2w^K{mtv$(!2cRTWMJ#&HltF+ecHff>+U?h`|!xhI^=y9DQYpIte
zSqy;skKxbZQ!D6^tq4WyBHx8B*ZTq8kIf^pjP?4~hl6c{eXj71W^z=K$x+g{9V=BW
zE#0(C0!5Ix{__$BE7r72Wwg=}R~SgZ&u)~U)T~sOB54?UO!2~Q=5dV5*!MNg3z;?9
z?!}^$Z4$h3w``p5Z?B~qrQll>w?^44?!%6wJ^uimb{YngZ>MNGV2mj8_!#!7)=tY~
zC_8F-&XK0u$>N(^aDa#+-rw&NUWu=($6zCa0FjT<x&HtI>D%?2>*v8{Apysy{{XJL
zJyjH2Gi}ZWDyc0QQ=4sE&hY)0+3f!Scmqk-p6AxIm=7^>InQHMbctn@A2Cikb641W
z>B#%Tt!ovbl$Dvw1CS46PB|O{`P55=YzzQ7#wumxdgS$>kqIPVZsLNV0zLl#IxsVW
zIr{NNGuY4qa8EpBb?J&j!Tc$5ah&JgjtTV504VhxeGjbz2kv7Z$kEh}548l~a54Dv
zKoMLn_+$Wm<s!a(_?H<MuhatP>5f0Z{&n;*^%dct7H#(2J8f+6cs%v0=q{(2DLaPV
zGBSV0rRWZGfICw`{n#DHLz;Sl&~zOuGKZ6u#yA6y!jSNC$FF}%LBRz5X)%Mxe#5mp
z0aoN?+W?L~5rLoSTNaKVN|P*d27P}@%D4l61-f*t9TWaNTm$oCC)$uB>R*93et(3l
z4o*a2PvOV(uTYb%c$e(wa!-er201av%0D{x=cuEw=eZMfG}BH#^xsokk|D|Jb6Gb*
zcl_zNXCRK%t=_Y))Om+;<PLH8(qJ)X+5qzS9`ubc1d$l$uRUqrWJ;=b0Hp0abfq)K
zr*6(c#{!TMJdEfSR4=AYGC7GnDti6y^(#t}DZ=tP994F`j@`&*8C-6_?Mw;QR|g?b
zXRR-q>%de4>S^)LToM=M#zO<eD3$S+Tyu&*MdwIH*4i?9^Tk0Nl6iqf-NU$A)Lcmm
z=NwjdnItWpp_4f4$fg9F=f->g0J}n)j(I=#%|e%~WmwKOzCypD^fdRpaG>E;gJHAK
z`_W(}2IIEx`{shT1ddzZik=y^#=-Cy4B%A@o7oZFdVGP^hw`8cDwiL^SbhS76y=6l
zf%?;QtHW?Xa57Ff=~7?3h!`i$k--CzOaxe`Cjp;7?^2j1I0c*j`l&Sex3JvdgLJ^g
z52Yp4tqVv=A0gs^8g1q+hGI{y>S?xfkXWDi6;~IsHNlLlaM%aej+Hu0q%mn*BZ4{*
zXaUJ;?0)b#^)$a^C#w!U=_8TfdXt9=aKocjYpbV@Y`%8+CCe{tA4&jMg;~c%VaL|2
zt+E_)Gm4@dTteS5IY7bbl9o~f7Yf$-EDzlyy#Q(@m|?j{1bb8sZW>Zpg*fMmv7$)r
z1SVcw#xi>oRkda@tAU<D<PMxr1+!{}vAA^frkG<46`zuL9<^Iao!n-BnCu|bj{^x3
zL;;mlu}<cIC-R~TyEML11<JA9IRc<ivw(p<U76>tS3xvs5;jXl2q)HnCV)orf?Etu
zG58v^781pI4t;8jTX7sr2I6;Tzk0TaS>2prln!ZuDG&jYaoepmUf7U3lZ<An>T1T<
zYN%tuE1%R=ON)8p4<vYO94>#0fx(~+83HLK@>FCFeT`W@P*KMlbDY%+QqqT42arJq
zuEL~80)fWdAIgvpQx_jDMl<+SUu(7vjxo*;sT|Xtb_d8f99C?063Ccr2}?HOIuY9*
z{V9Q^BS#`BKr(5fdw4{Eg#;)(_o@&q@dgfZGIo+V{Aw$$KH}i*8Q=rB9A^wpC=sy@
z)GmaD0I16hbf!;x6jFI*K$9D>j-sksz~C2QlO#ei54L~A)VCH!M<+X!F4YI9pk(o0
z!#rfD`7zv52@H5*yO3k2UZ$wFpDnzp<gwZpEuME&%F-jLBQcZP>r6<vFIUZFA20xL
zI@PC_X&D?IpIXV1!c3Np%CT`EVa9R%CbW@SL<E8`c@&0MI)>FukGxMl!>vDfl0s3i
zc<W8Pv00!yKr9I(@v70=%McNVC6s;U??4uw^U6h6`CB*#*P67G7LRrc;Ny;Jn71>k
zGYm9+k3&+}z-^F5324Sh&+?!GYp0B}5tUE~=kI#cV7n8;)Dn81N|h~F?tjZY+qRml
z)*=^@MJJv*@rnczUM;(!&ST^pRhvoO!+D)|b@r$h$~g)Uakr8^YU0GIm{ZFf&@#3C
z%#oE;<deufNcO7M`h$6)WZ(`5y<VQ(US(#%3CfasQzo&BR8ZI>JD7UV0&WgDA2H<O
zlt|2rh6YS<M?*|V_Bg}gyAM%{l)$1*=yv0`Y|sPRVqkoI<y@bwWj*D?mX$yYj3@g;
zzxAzg9DYfOzUk^|BZd?OMmB+fJ*WddE5RZVPx`(HJ#$s>ujPpeiAgeT81xzDuE}d0
zKQiNQRz9^Tj^0Gx$_XO}K9m7g+Ga<XZYDKMf$!dtt{O?AfH7Aq<_<VuI~ur=LV;CC
z!kpyN`B4XB$3LY2W3Ak<&NuD~$6^!u3edD{%zNXhspgIcDo!$^0;04~vz1=CB$@!!
zB9fQWwFFZEqKs0~8USgeJ^qyA(wcf7r64dyPOfw7{VRL0`c?{zYRBq7m2aNkN)Qa7
z@Ch7|PQ@ofOb&NYx|wdoN<Va8=VE^EALCZEw{l!LByRaL{o2x!+8GNMLGyj?DPn*|
z+0Jp&kP;9%1Y{m70!SXmRFEMiIeuUd@Skev2U_PmL3+?%+aX?Dl|$-%D3-&FtZxP)
z+_CG7*PlSaJX3r|cu-H}UGDr@<nnqN;O<mMuHU-<01^y+azDnVdm^H)TU)ra{ccAf
z{OBJar{_?eXZurFYfE;>DhuTB2l&>7vfE$6mrsDe6<~WFl-oTj+Q(3Y+Yj}Mcek%`
zQD@MYQg?jB_x3Pp%a~9PH9#l1B8fDCs#~O?*(F?n!1Sx0Bvq47NjGyD2af*LW5e^t
zY$GaoZgJkK+SrE=xaaIr?@Y7uq?DOsVxVU=nW|dqTBY1*OMRKo%zZ1X)%58k)K+-8
zRv07S)~rtmf+*r0Li6>d%g`YmM`;>-Hn6Eg8}W?#)%+9hL<_bQ9@OK-XqAy|-Hj`h
zU^|0ZnouE_R;cU6Wmz4sAw8%X*uvKJo6SD#6^W#Pwiu7$t*t9nhVC%ihEE>!`#6$$
zSV*Cl+*KV*!=TF3SUHLD!uAG(TfwV62sK?f&Z=d%!G>{`P(O>-wyd<+ps?~CK`uUT
zt!Mas=h`B=Bh7`1H@Wq#^GPMSgrK6#+oy|4v;rg^qu#m8jb{4wOqz6M*-2fUGHavO
z6=X4?>@!v@Z6daa6hIldH2jTX;}v#}R@+t78ZWZUhAWljiKvLbhVmQf7z-&fk^|Hp
z#=9Bp;hI41gK+A7X>V;~yR(wrh7p$o9jLJVqUeU%xRM|<xPjKD#yRG>n=MRf&Ta0L
ziPYl&ec|g`R(kcN%j^yWgN9SoQ%sptd!tYa8wiZYfCWP>?YvQ!G7JjA)b&Yj8SUZD
zdZ=FFhoLcpW$Sx%yPNl_91eNsny0GhA}IytoC3&zmOwae^{b;nBv#w!8)SZPdsX4V
z=9P-)ae5rqldYdMZLZX$=lD+?S4NDoAZ0nM&3j8rt63(5Y`H)fI2?>~OQBpm(15^#
z2Pd(hC(9+wjX(u)nx*lE?nq-?ktSR7uF!u<=B(`_xz!|h0Q|(9{b-ReweHQGCnnS}
zAA6e3yR(36K5oERC|{>s{{TAPP!uYGg&jSsC4YUXu^`|z5?T`{c4;NNDylrS>FG`}
zM#@uS?LO4=!J{|?p2IX)M=#?`ITucetQQvwcB$`*#Q1Z2s7Tj#`iteEmuOSQ+U(-I
zx4+D12W#UV^~>va*A`l{UFnDjR>ZM^_r2;Rz0F{w@UybKo5;6kUSAvv=B_U_N#t>C
zoPR2OQeR!o7%Fhf)BCm3Tg0~Ts;D04)YV@54@!ILVO!{?^;S#Kw*V47>ss4QwX{}r
zL6A8$bQ*&3wpzFyTa44O5~(I*X*TY47m`-UKQ<`Wygl~0n(D?w4bd3fKf<y#OS_9u
z*Vcf##Ui61A9->CBlE7iOt=%<BL>}(och!xo`kx7?b*v)_-^`k0`BFRHtlZ4t4pHl
zJ{)r<n<L!B?ehj4sLp@JyV@J(7&s!AvqXC|VCa4!w$u=U!5vOEw+A)3=EsmXFFgfd
zYaSSe>Opa6#tGCNr8pV&tV^8_TuXJ58?tU7Z1dbv%+`$)c`k=xsp;`*HtdbV5rE^U
ztjz#Dqdlz8^F+l!JxI?6vLo?L&YvuC>Ne5{@BxqxH&lAIsSVxVn_)7f>IU+AgZ*i#
z#NM4nFLkrJBzk}=FH+UxfeOS!ws3LUu%mrS@d!x<-N3IsMQhsWklU+Ic;K9FD^-5Q
z^2R#0XItD{!KqC0wk_QiqbI93IsTO@Ytun`BDsu+`k6ZcS^g*2ZGX}Hl*mJqft|e5
z<=6D<jX9tQS;}XpdY*OMUfP@7=w#PzRwByVjxs&#9_~AxTnVh5l1%Q;U_C3Bg8js<
z#@0qf0YD3y*|zZnntjlYTS*cL7br-^4KHYzy{sdwO|K8%Ol6wV=>GB++q?V29c!ZL
z^sg?x)Gy-k5xTaGo(RZE0`&FA*1GL0#TK`bxN>8aK_MHi0L?Wt^c3Wq8GWz)pI3$e
zrIuFO5BGiRq=~nnVa|KkGGVm1wKIlKGCW8KJvplB;z1;hYiv}>w>SrpPWIf@#xhHk
z>9t7&HZnJUpRI9PKEGuKsd>IY42~EKbooI3m1gSmP@3T_t|B3Ju?Ml^f@;Q#;oBLl
zp^|u%%up6=V3ScRx1kcJW#(zOiL~HI^FhZPRu;eFtBY_J+6HE3`8M|zyC;Wq#8zj8
zah=DG{<T&JBDuLJu?@iBF$3ikK65xhzl&p^@ZO(&s^7_TtFM*`0V4GEHQlw9u|-o7
zkU7a5)Ud>mAXOiY6H2he(mx6*#ui04*i}_T3ZrU{lxDeWoqBPqTOy%0^JfkGBkFx?
zrj9`92*!K+RVJRm;@0Os;{65<PR-;9qG8V9IX_zF*1`=Y*)<DRY#8>sgTVJ5_2~Q@
zgIt!cq}(HzU>mI_U|f20Q7A3SjAJ!sa(ar~J(#`{JY=YMB;yO|_}5=`AKLVB31UZ;
zxaXeSRXs}7T<LdcsfA_;2eSVFlUKYmAiPI^;4V}QV+y=~LrN=K9UozN6+AnnSlwGh
zWwu40K0Wi?*1oqCR+ceG5{$Eq@yYe6G^B<GX$cBBB$Mx1`rYze>d@LD%LU!XVVq{4
zDvB|2PIpM!(^F-V1Jv?r$9f}Ou_E-q0*<w4$%aJ-nmeD;lN7`+Lr7@#pinTNbQAz6
zpamU9YtMW^s3aPV+7Y@^>cD#n^c>(5=rdeYb}_$+rJ7|2%!C{s_&nBgy|gr@u9<~B
z?cK%PvfKk4VFIH17RT}x*!`IwK#^00^1?6ErDAH5L8xm{Sj3oB{rtG@Iw=1DK9$x_
zZXnUxJae|D38$%UKF%o|3wTaA?jv}ztna;vIlvX($iHRLWF2uGX4t>lujEik2ts=t
za%*2#ALuNga7YzVidzL)xmh#GbgdHZ{{Y1(*O@TFJk6)noB)5Fdeo7Bp|nfaZaA!6
z8CGlSi4j0kCfxdfE24A3#Z5SJ+|F8PWN6xASVq_%F*!J^vqmM4X(tD@PQ#I&Dl=N8
zWnx>tq$-ONg;fIwo+*u;>Pf-RdYQZDH3|FUoN_rd#BzXq-^IsM*EJv<05UV^DHV9@
zlhk9SI1V`&`c#N9lj+)<f-%6y*P2ty4lqwrC>ic@dr$%#Wal}>AnU>JN;>}lOi|w_
ztpFJ00nqy%1t<pujwuviV00g?E;$@_pajNP5J}?|<Np8`E&lTy9OMC>oSt~?&3gX;
z(>On+d9THra@NkkoB@ny9lKLo63++#fzS|6I*M=^9e^DvjJcBwj^zIU_3A<G!1VX2
zEKqU@#t&{OPdpLrz^3)aM<cnVA1~+9fFQUZC}E#`cdPmX4X(TapI^)R{#8nG@^t2=
z(1}}zUfJW0y=Y*2$L!^Fc3(hAC1>0?<B|UW)~}))pgz^}7wrE4IFG~{ggM4`H|lHY
z#W{^nwP#DJ9Ei;}p5mEXk|FC^_r$9+E=k&W6`@q`fm6739q~XFB10q($Zg!?7{xN?
z)<Y|@y8_@4M?+FZ(v<~!^Y>}w&U>Hx=A;bxtz?fMGm+7h^!n6OSji>IO1zM}SbuqQ
z+uT;65|DQmBj_px5+m(GO6MSfOa|G*Byf2wPDkBt#8rk@blOyd#ztr<Ha_$Ilo;kC
zlKJ}31-L*!-0)VjZdKajDhZFjtxjT`gNAJ5)}UzL%{zBs^&6-GuV6})Qg(*kg!=ka
zw)W*iZ%xI!6U9I5@3)pX^esTPW65s5=71!(wMf44By<@$Bif?4uo5yHfYI=+>OCq!
zYDvH&^EBtQ{_$Vdm=M|7MFTOwT%Ft=hNoot@=EpLk7{VOUBi{<y*cc_`^0_%fE^k~
z9EFKcTarEfYH9qLOK;jyh6p&S>1>VnNICC{ds&6*!#=`*B4{924I6+yzpXZSp_43R
zUH+hsezh}NpcyVP*QE^tD}DYwaX<u560yssF@gc4aRV61ak&8i=cqluN^rJ9!z@6c
z!y4@c&pi*V08;`eqyUlSo&{TqNI;Ba5}>b6qtc+bRRHCQkJr+l6F?9G`3%Gkde8*6
z(!*}5v7g<q01$W{l*wmPH_kE}{hkd?1W?LG4s*u_qnZU**u<3gpaCR>O0p|`-gxU$
zeWE{?<!phDltLh6i)hFoVuolJasCzHiU1OHQ}V_^>C%a3SqI#~#xun)nQ!KZ@ChrC
z%?l(A2z&ypO8qDTt1|h&ypQHwV1wH=X>M=;^3SGoRg8+SCgHhLxb0S&Xu|+k?{pw$
zfDxw+jK|Y~%{$M^mGbyKvr6*Bi0tY%r&ErV0^h(`C_qU7uN^_A16j&C$chLjk?GA?
zOO`4ygBYmU(WEYb5rA>{)TwfU7|Mkk$r#2t=8y-T=lBI8%Odnu092OKiLzr{bBqzv
zp`Q3g!0b5A7<V4@z$J3y3;;Oe>rJ<oP&O4A$MvTRrJf)N!9JB6>Ji&B83+m#ocrW|
zjRGugn4W|3qjbda&*4zoUzuG|hs;#CBcTA%ai}r~zFee(JHh+ES_VwUVx*CgQ4cX>
z`A$&u826~{bx$<>>yE@{^{I<6UD2PIe+lk$OhmzE#|MnkgqU<Beid1@3`|Ex0OTH@
zOx4Dis08712VR+^F}o(|xvD8qoPbUpPIK!~PkSUmM1us8yV{<!tp5NpAPjIppb3#B
zW&6jiJVP#epVF$_T(l72jmk;cj<s&ee>ofG1P%cd0C_TJsr@Ku-3D?<?kST=A=r8W
z#z$jSt*=^5$ow(ngW8a;S%wDB%Et%Zr55eS&HC1S*TyGTPE|<+dhu4Q<dM9>`2e<h
zbmOHllQp^i@y~u}5OepxT7ywCg+z_ExjgzXtmy9NhE{1q2!mjMvS<TMqs!%v8F&O5
zlt3`MpOf!UBl(9M7V2nOHz1F5XVmaT09h8x(4Xf>U`^Xe8T6+{`{QHOD8W9pnRK%<
z?}?eRIQ1V|0J|(otGRGg;1P-<w~w3=)22FBd>2gHk--K&-HE7gr@0XpfDtPI2t9^*
zKa~J%q%gS3l_RGDg9IRM`EWY%S@s01`|^CUp>f!sU#(o8BKwpv1Fz#nz+Wa3a50j(
z7y_e#cH9x~jMi-ab+y)T+gN}*mG}Bqg`4h}4#T|yHBUiFN_eEEF}<-%MI|5*^roKl
z<I<XY{U`$o5ByEf*ZNlX@aNjFW9L?HO#c8%-aQ2f1kV(mMK5YfU<QuVQcweBe<~+@
zX9Br>X@1pevJbrj2~~$;E2<zem0^`UVymr;A{UGf8$9|_YT~x0J)Wep*`ab2wm2ra
zZFQY58d!(Q&$OS&(%<PCj5i_(<RN$NTz`#iO<*Il5!`@Supm}Vx1p<)W3bITNpSN|
z9^(zd?%Vy=^{s}}B#Os7w@RlV`c{UT0JdGA0geS(?0qXp><+7EEe@S`aCVYHXE{B^
zSkd(F?AhgxNeh)?S3ZWi9OIzkv9;u#C0VWejigaxl-#s5F0W#@j60nDD;xVtJIm6M
z5ZEAOR5sQ(H;fF22+N1fYFKF2wnbVc`?T&2Mk~zG7}^FnrROxK>q+?2F%)&}SWMnu
zo-^}q$Lm{}=hC?iVrd}MB!>j=aC1qTQ&)C64J>54Vy_JLs#-w?&=4|BT+iXn2#IcD
z+)5+XBmiS@2kTo(a-fctk$nm_svU<sR=Sl{T%2HZqp0PwGjE7{zz1v!(E|!O?OBT=
z$$m&V=Cui+Bqbdv%_eyCrb$xsPlD;zMo=YR;>R_ad*PdR-7Tpx&fQ#bTits0qdZb6
zPD^8!x6p2t_B^c7k%N<*R`#E#Lu8|k@&WgVtALz$q@u%>Nl01`PI}UG9+XocQUd}H
zLI|wg9EDJr0~r;hr<%#r<wdxaH*$_a{OK~Ivo&QniT!b2PyYZ375160T(ZLRT1O$?
z6#dXmdX4meTM`daD<@6SZN<gJ?21xzxs;B+)iX`mA|#ty4bl8jYkUCC$JxBAa6lEv
zYhEssO4h`Y!1KT#%Vj~1PdToO#QH_Osa--8*hn$H-Z(uCWcW51H7Ty1Sb<Y1`@=mt
zR7z6#LYKww9R-(*tR{t7-x>Adr+*SyO%YgTQtaCR&w5!rGp9Re%1{B%0;<1*>;=M2
zZkr?=eQNI`Z*YslFoo3h2}uX{=V0_0AN_jPAMzEP9)ylD?OE5CR{AaM-eLJ$Ykr*8
zX0xna!>X*d5c%=Qfw(+UZAB4P{iC@>NYv~BbJWyk>IEM(i;Co9*X}h)ioq0-IuY`+
z@=YpuTJGtVYm28$zW)F$9uL-zbp8__X7)N4*EICu=RuN3UrNT;{8eEMuIS_qw~z;~
zYL+hs*$<jh&fPgQUHD^9g2k6+<z`;J@N@ksH!-Cq^%>!1O;1M~m+z-P?;d}xX!vd+
z4Z5!4NEklGt?0J#TfvBsAUyyWu5(tKQ`4@dYgn2{!<P!Zap_HHlV?Krv`1x1YlxFx
zzrV3FS-{CE42X#3k6c!Vhc)?bf6?#I!+0~gGuo?}3Dap@>8W!_IRJy7dNEAQhI>nS
z;%McG8BeIJ4O7APH(*H+Xs1(<%Uvft(&L(!6vWbJ3H^)W3uXPq+Ow-<WPV?TO=)GV
zUzony`y^KRvC|dXbIk*c`_%h2+@3^cS!i}vv6W<3W1N;1BIx!4Uob$M@r>iOUZVz|
zDk{i~TU&qti7+_nOuDkSx`)b=HQUs2(AA87lmU_{*$l_Dw1ykmqgBW+lab#7pz$7o
zYj<q&#-b~Yp+m24%CAH-sLlTW0Q9N#PxUCj-f{X2(&bjMO(&to*my$XIGQ-GWeK-#
zN$P4R@O{RUy7t0t(<sXZ1Cieq-dX~->(4bWQG>`lRC^>tis*7$Zl@jX@9*%2HB<zi
zrx`e@lUMsQDnO<{yc`dD%ke&lEN<<uZDsPvlosc)Ab(R`E|aH1u`JE=GjeIgyV%y6
zQH|thE!FO&vk{aT`?%^e`qurOvfHLk45#lJm@26|Km__wMo&Fz#VOxJF9$V8S0LJ~
zM;MWSKT4Ks%Xl&*l~jX+nx}gz++B#!=VId?g#Q5gsCx+~xfs%7pG)#b%brFBWNAx%
zrD{!Ye?OTVm@%<Ef7!0JS86Jb02P_y4LIr+pSo?c$MYfgscWh!OQST^w=P9TaQ<Da
ztU9WaGh9@fzOkpo1KTu$G~Dbv*2Si*bqyXV86G#A0IPPUq?p|{wIH<<J(a^wyF!ph
z(3;0tuWV$wn@LYT9orTmz{hs3xotfCHb}z|U%e)crY@gmP~+tX13CApvo19f+~Tz8
zwS7#^(thp+kK`HPA9`nl;JIHB-V4I=INSTeaz28(w!2G9V4*<XFfmuOyJ)c28vthM
zk^0o~UfP!`mQPL11|t}zlhTyZ5Ife#C?9G-N4*&5^`#i};(!v6_s2B6azz;Space&
znon9$fO=2_cPDMMr>DwmlGf7VI3c@(q+<u^T~?rRWiPnJP?j})9&~ZT3=hVpTAI^#
z)aASh5xcvd`d~cAd}MQgybt7Sx72t2hG7`Xk-)6)4QY|-wv3U07bgd~_pOe(%_uE3
z3e)DD&VRyob6db#;2rtNIqRNtSGD;>dViSTbP`X{0&7TcFa`%sE1vPINOZ9TE0&P$
zKSRO&Ge^RNpEQK<jA!ggA?n{T&%JMFoc<L@LV&@iMjNReD*5CJBe64glNkNM&MAy=
zIQ~^B>Dbh5^x~+JHt+s<s2lH&2Lx2_j+Fyva^Pg-fBL8cn%nY>jEr@q1CIXyl_zY4
z=R9VY1a|32Lvg{u>q*pSx4l0ZVUbN?k~#e70T^+E!1bi>jB)8pfLM0}pT>j7;n&iD
z5OM|wu+2DtK*w)NY2cnZclD*}a(nln1UzFWJ?n}1lL2cdJ2x>=&wTU#HQQsi2j01#
z97pD9Y(_U=_3c!NXUx|MQfWZR!NEPc;+m)CIjcIds_HWZI2+G=`_)w#I5h<!;AgHn
z_N61QJ!ucklZsyCW10p>BK(7qobXR-O(?S5k<MQPe=1iv0Gwkv=A+ZdTgBb%a(JK*
zR`@wNxAEMHcoRfV<VAg90S#`4zANL;hjaa#$J%l2AS=?ozSA3hjCt#US;OOKr?D~X
zQJ;F1hcy|`Bc*OY!&UDG0P-ry7^p7BV+SN+fGI4Ja-44J2&T2u0EFRpu5f*5w?^{`
zkY@*i4{DNYWprMJl=MBpqy$TF&igW;;~;wdDy`Mfw+idgj^ClHX=ti8;1mZd>c5Rw
zp4BJa6M#ojJ${~)ART3P_W<$(A;SaQRgt{5L-0ZT>a-S~LvP$0BMqE<!`7?>RL&$)
zy>L%T0G`eFNTBnTs<*3$BsoGl8nFXM86Ps_A6l!ZZJG9~st|M6gFqDJx|`>bSZ<60
z%h-yX%3pHBA!KF99*5ebSm9s^WCs`^bTmehL~@b>I$)kfFeI|M5#xI?Zj2kTsI?o0
zk8HcJq4uyH2t5s0SA|<~aL3mjezda~B+1I{Z@jqR`_KkmmE4Ov$0p%{kUcA2@zs<R
zI5^~v`KTiDBVmk?I%FOySC%t^tXJD<pbGZ8p_C&l2ONXgiqN?SdOGLkUPV_D#sJ~Z
zryVL^wZ_VzgOSsU0LPMf$z6@Z1G!Hej@5I2l*{HubBw76gU3&;SdvJj9L96>rWc5&
z(u~6$4FERVb4a)uL&;Oy=}ROm$^>iyNpdsa+Law60|>wlohnASR#FUSngFaA`Jfo~
zWSz^OYJkB0R4otyr1|_Xf5xrM<&O13mG|pQ6~HLikI<fI0h%H-Z6E-uiH=bJ00|&*
z`seYhdZ26_fD^`jdec78LzWTYk6wDyE+%99z%%MIKoqpN=88q!7<}9V>CIcYf?2k*
z4CRjCDnT)1;Rgiu`qPEOgZD)MRJ65l@iT++vFqE4k?ma!s16aFx}S5_toiS|Ay@op
z^JE~d&_VXiFe$Jwr_2w|#I`E*F`qCVHsg#{XLeQu5XwQw$F*2VB?ILE1MNr!c(>bO
zTWh}uKgy`drWOw4aN47R$3CL2`I4M*`ckXR1_xiI08q4!SlJd=+(6`kjPcg5J-KMp
z<pc=}752&Iqqq#fkZ~Z-YL+uGQ-XLtlmQLA62Q-bSQp$IzC9{+g>DXCsO{-W1lc$z
zG;Nq338n=BWcKeNQbP3FIu1J1pG_0|rOQS^$UOR0=UD>gOqK8JQ9~Sx*j779;(-y`
z**rT*{{UE-1Kek|S(4RRfyM}2dm49>Crti1qsWug;(?W9(-BrbFMy*wb<g-xEKV3Q
z9!FL5=~oOgbMt480q;;WWt_12Tx1cN1T5AmGPz;H;IQ-{^{Lh^(3s`{lz=|I^qxa!
z8~Hx;;cUcx;y)2U!L8Cr&f+&?3QuaJEYcs{gS9&KtHKZVzP!|PL_XsjuTXP90zu{|
z65}dzr#<RRXk&sx%Y{;RFwcKlMTG1mxdXAyO1AkKEyvb?Bv6}x$m5!;CA3CImONzt
z0Gw35Km(FLIt(};DH$KF0w7CxCJGxFTC@aSS?2}0H3V>}U~_^`txT|{N`?fEv<!5N
zjrWK+>BTXlg_RKFj()V}hA<B!ibY6{IUMnd0I#tlaHovpY4oX?V<a;Xy+=_@bU;XK
z5HW*_nPZ3|l0nZxC;=7GR46#5Sz`pA^zSM$`Fd1%gb*@0;2Hpec;X9`#s?%*;+h!{
zF$<oQ=|U6^huiB(ACwsG;NztLG#CH~I6!g+dQ^tyGC@6lw6U~K#0+j6ZSP9{Qeb!N
zrhp=ncw{*vkT|IAh!+J{r(D#L&2J_Gka9mNYyb)VUPf_18a=-Z(i(BbDWaGGq@~3j
zg&+~SQx8M*r<!MDKp0Vf$W)Jd-#rCj$NvB!Q}zCpz1V#y>H|$BJKmGEFcO1Hib?=V
zDQPGH3L`LLps??X=ln=<EMRe#{*}<y2Z;bP!ZF<c04kYmM7A|_(f)>??uxVpLu4^(
zgW9K|Y*HFWS^(^M0+i9)ienHA4hQ8)j32E#z9{}wAQK#OKwo-};&g%|B!_`eMSld0
zHpr)N$ibn7nP`u#Qq(l)?^#{Aa50*?uB2sH5l7I_G}<D91%f4wJ5%wIic)ACo;%YK
znS51mvfTg#)^@XVaPXI~`Q}1Grf?6|w6FgF<M8q^wyJ4X$L&GOWpSEDv9eby_-fke
zWG!@aCsKQJT_GN{q+_7K^rO8A5h-&!jliP<o$E=CDUv2J^rDv(U}At1>C%voT3=cP
z03GP#+Lr?!^iTp04Rd<#oirCh`q|Hv2r?l4b<&zgK`c)jebyUDps350m{Z;<NTOyN
zk0a??_Ja^EI%2umv}s~*G1!%i{H#xElTGnGgp)~W=KlT@wZY>a^*6TWl8x88bTdYi
zK<OaL5uR%k!*&qa0+0^*En5=KhSpb7KJ8P{*M@GGIK>ZhEsZYpy}Hs-)9|Jv3&lDb
zYPOdLIAak2`gf^(Ib#L2lyNBB5kMK{wQf1Jm)!{cDvpc(q*S!8a`~Svi>Ye@OXjR<
z8``W>bI&xrsgN(dP}SIo;!(~{f6wPvfXJ-fM3=lo9RLIKq3kqXvm0%YbmFGK?lNf<
zVlV|Q0wIpl7^Z1a0ApDGBhi}Ri`_pF-lj6&-X4{`K;xwrLsDqubl(&uwqVo|qG<kB
zE!_96rrzo+h0JUZ(A8~2NVC)dTZmNVxif2Z;cKuXEhe1!EaYcrZ}6$RTbf!j+jG16
z(VC&9>X2#{=_E`rc;~HOHCvfAZNiEuAmW$>A6f=IX&uo%`>Op-AQqK+)hn$|(%Bfv
zB9fyd3e0~N>4@y6RmjJGUf)_pD7Id<=K53q+X{ZDb1W(KKhm<aEo##G?r{vN%&v2T
z>snU?OMSt}P!@ukY3g5yVig|L@z#^Dp>djKXE);E=O)g=NJsuXn%vX)wNdz17OK8>
z_dj>-3VHMmirld)<PJw3^(%8pd?k*ivb9}eD<okb&fwttR2s&*w(&CB;hY>3{vNc=
zH%pG@LvuQvjmQn(-iG=iDBD(N$)Fu-CzYm_AbC~?ociLY@aB(oVRb0Fk>v&VZf~V@
zpei6#7+-2qX>#=+w05u_zVw;JCu2eS)tQZ%6`++$gOxqKtD1?|eY_|D2%Cug1$6Do
zzx$@S4H>@CtWTbcvMxP_O-!^jhRo|AUoI40;8UFb?a!i`R^y6muK3-5ya=X2&D)f^
zyYj#cv8t#12=iSOXtBl-cnUF8G|eztO76s9oR6(&o_Wm(xwPJaoKkhAJt)ULX^=O+
z;Y-?+`O^11&;nzvE;~}=^Q3R{iU3S=MFX!tod?^c09Dk^EkN~gRc=n(7*qSrpUaw?
zRzJIiM|LOls@HkNx@Um7KaEQ?j>d(c+ibb-%}wkn5CIyGY7a_eFdcZP<%uO#5-20K
zY5a-@YC;eJv;a1NM{jCAzpWStj<f*Y^wt26tvK<TV|T?cBW!iWSCD+cdlEUT55|2e
ztjq(U$QUD@lrTBKTNpV$*ri<K)9X&#p1B7;v;olYPqiXM91fI(djn3u2d;D8lN^q@
zGz@14la7=D>x1i>Q_Au<??(XOj&s(43}gI#X*zmfcBLJ7??L0#<I;f$ao-$wtZx(`
zeJW0$boS}Nt&%w4gP+!@YiqwvmmM+d?}}&{^5(vqHCaXg=b#myKDE8$J8=%K`BI>_
z9lO>F@VpU<Lt73!en0-YQO`K*&jOlCj<`P5pbiEwI%1H<Hb_4&)7q;<cHN=K&rY9Q
zRlYNhxT=JOnOi5@>6#cFw}z$id{d&$$NJUXk3w<%YwVv7u#-)U_2RxLw2;Sfr%bq3
zNs*5}_4a3j=JRxz$UU=JuZ(YFX}S|pF!ZTddj7P=>Cal+k%pnTAG#!pnA0ZaBS0BR
z3o&3wBeBg%_G6Btp82LTd2FOH2e|A-HfDI?l;n^IVZ|UO7TG86=hqbsu>!?L&_{ZP
zOU6}^RJeR@!*-}%Ssi6R^3b3o2dSV90RrtAVaKg0w^6|$XRsBOVLQn(ZwJefd-Vpj
z1{-qV<$X^y0HWDR#^5=}0;9TzVGAPw2O#35Q-*Dz;4mVlzX}0n185x60<uLIMcpS}
z0rjVdqsbe-YR<uJxKrgZIp=_BAZIHSY^}aFBR$CNNDVmSjm{CX&N}p`$plgLY#(z}
z<4GZt8x?^$3=c!-YD>j=p=5ADbl@LaU`W0}V!OU?LTYa!B|u3dBfWF#mnL}Tz$9QW
zC+=40a&7#nRAlFZcp`usm`k#BDn@y$4+JTUj!#Z&JVff{)P@I!Q`CEk(RA}IMtQ?z
z8UTwBatIs!GfBP;n}YSKH@34eeZh+E1Twd5fAy+J(nW-MZ@GaxfgMM+09_teH~^8!
z6c&T#+N+i74O2|Z^D!#Q-EqjPHx}(6kSPI~1`n?k0UgxQ4TdaakPSq)F~%k>9z47Q
z`qgWjDHcHIhR8f0aaJX_Go{*hbikksaNI*A(nbK^9ybCiTgZ_}Dxh)B1yY99qrH)w
zlC2on-n{fa^`m`<hz-~zPz5+|A;f@f46W1f2B&${NQ$ZVx?omPSjZ%ioPw@8kM}^$
zST@oNh?yLXtAe@Vxa&X`jl*CvC$<lIMZCkvyKv|;j@2YE{_ZTC?d0Z(?N!{!y>Jwd
zQ9u>Uh3*fRfHvfV?^7+qn4@G&6M$6JZy}U7mCKd`pFnEWynB@#f*C-_KS}_d9hefJ
za5-Okr8b~rcN=g3KZRW@h~x}19QO36TG3?TxxgVw6ag371ntH+2bz`{U7~Q=R#wJp
zn%VuHKsmuV>(J*sdsd8SrZ>sqj%WcMS5QL%lE4Bg3GWz6!ZM{*a!;YpLswZtI5`*q
z{{Z^xqFSJuS0Q)EFvt7CfFifQ^Fyy0J-sSVF_J_vkTO8SbUYet)=0A%6CD5^!#ycs
zT<ua-lY&9&4KWN$$v)7lzy+}3x{q;AxVe}_JiKo%K~vm&RQ^O{5=xdh!}s>73ZYdE
zwCx>zC>fI$qac}thX}2-WP0{Bb9%a*oIgE1aZ^ie1IDUI>yi)gRbvW<+FuSjAHsnW
zyssR{(j2HCGmh0_Ss7s5Nk1>%9RLYI_P&h~VOQoVNgVsrqX>#rAC&ezhou8C+FPJw
z1ePog;-jd@{HoM9f>2q>C^ERmPg=eNSZ&=1$4aXtF-OQ5LBYp*Ksrt32|{pALLXY5
z(f3Bck{n@3J&2}2s(^giPNO}lQc%bkoDtt0X@LZ}caZ$b@q(p$9QPGg3FTRQxpxBj
zIrZoH){t~0ZY2KzI!Q!M%ts7(phk7f?l3?rwDIpy>F;pjCzRq)z{!Ka9+jmF##>{7
zg~wWyc_E7^0JkmgK+3m;o)+7?1@`>CSKg{fw>I)LxGn(a9sZv6t-3xjoR8L&$q`+o
zah&}P0xH8HVik`q$v*V$gvYmOQV2XBdRYo1jEt+`aoVRzQE-0tJ!k>&<RgaUjtx}0
zv-3+B$3^?T{=ZtW=O`rL@_D5f8$kh14?PV7G9r0V$dDW--EPPK0M%C+OpybER~(+|
zYFUapoGu9Gk&0|G@Jk^L_|OGd;*uG>)*Fc%Lyq-sVdjNhxtAZ6Kg|apyF7Ns6yGpz
z+!42X3INQxvzFdqVmU30`VrjyYW0@mH%uzvRLwa#-5LD4RCd`n0|4#LXaiD{`O=<)
z=}ABbdP7S`ZnVHdOe5t#N_pv;Vd#F8fWwdeLWk>Hy@%4U<NpAVq5A&-O5OCO)CSSo
zmXWiL4>dq1YD&wxzIgI5KvHtUy<D@L&VjhtN6NtUpbHdInmQT)PW;vvhyZK2f%L7y
zKm?P(ti5Fvgq<<DPdTZU!fN{(Hp3R_=mkktEUu!FRyf;sS3Fa%ZzHr#&PH+5)|%LM
zdlqRcHVtOlXnfRQ(fW>R+&59mKvE7yMHd@Q6Pn7`?j?c{A|w(HG3#2Hti4R`xC`lu
z7)NuOv|VEIZPyWg;QXLdzu^+Ou`*3zb0K+KaaQCg_O8+`sT!yPpSb3yl)q^D9)B!)
z=9?r=z&)v8ukFos))%3GNe&+w0M*;L#P+hpKs%J;xJ^RWQNBQIoWp+;ap*wejfZtT
z&iPqbWE|4t@x^d0sp^_T$LCwgG-Lqoy^cE9N2Y7`_bQ9#D=`^3r_J1#O|6NwR@*Fu
zc3e}mfw*opS67`KoT(gvRy4ViD{aoh0*<4%x@o&AF6TG{ijA&ej1BSuo|!d+s_JoG
z2`y2!oN#^3VA<Gew@^GfgE6`X5wJZ6VrX*gB@V3Y?loIjBnZ+C_{gNP)org7G*T%C
zjtz5`eigWAe4Rq&r6lez>z<;a)HGJ`+^v14qs?yT5=MWA-j&$-W3p#)jy<V9m62hq
z!eEJ|kbdxFe}zYJ;#(+NYqkhDr_71uX5Y0oR}sd}`~lXnZG2B-aN$-^8#u)m`m_@h
zZjGKfJ*o2`<b6xyRI~tQRp;KV$0A9MtSgUC2@9V(Wu8RyhYOR1s<A<<cz#ud-R|Rm
zyD921>r>3j<cryz=mhqp{e5ec)4Wgim?cfDZlixJp%~}2T+lU^)RbXPK`Q6agNl5}
zmj;b(O#c9(I<fo23g+9wHaErY6-;u;l392sHM^^4$&EcuYQ>5aw@`CKNwFz7>~T=7
z{+kWOrNoUZ2|@-ZwRRdxk!%U)BRQ^r#ga5SoGKLUmj^!MBDx(kV$B9AE$m#~)ysaK
z)S%NqIHQx(y-|>p^KU5iQ&cox^<etd`3LT#&-X~IZ5HYsyt;xi2q&QwnM+h|k`;2;
z1Kz63saix>G^_IUtbJncX{0d1GaHNo4|=N~g&yz;FXmvx50y^?6r1cd750nTpNON1
z85-DzX!?%l=~=!V)b6!SN=apbqKSwpxN<<Ps}B#^+DYbPd-u;ZsT?uK%t(vrfzp+m
z+-^}y$d}MjO~F0I1$y(+sLXIV`qAHtZawMP_vU~Mj<m_*isBO#${iSBgG-DK4_bE7
z&olwXYPuZSMaTArlenln!a88};;-pmDYTwbZ*bx{lnjRBpGxS;f~8xPKDCRg_-4ZU
z4kOtrobFyTQ)ad`Qc}`JnZLDI%lWI1t#bN~qp4iZBeGt1bnTCNPxwRS5(XENaNDt(
z>Gb;~vxEWjIs47r(RRb#j@q1PgT(QmkzETeTVcr`N|9{!olO9eQxv6e$NRP14xMPg
z?Z>SyUom@6Bb2o8m&~T_;iLgVkbBmoejC#i5#)yTC%tRpl|awwO+^dZNuG0g;n?k^
zH+n;~b3o;pNAUo2kIJ+(U3LR?FWRI6V&#H&0=6vSSZBC*Z<lidD>B!^_E)z;;0!(p
zZ+z0*V}4}UymXdYowe*?;*m%`{VLl!sypOiMr(|`@T9hK%-Te(o@w2;JOfk>_OYfL
zn|(})11hX+ymdIuK6`Fw?9=#JzbrD{Y0j}{f8HNnwS^QuBHC3Mb{EM#@m-dbqsT4m
zSF_iOEpaLG=wfMlG;yCk=|OhqZ)(}xHsMAGYB<j#kYgPwrDHbR4b*3fIP|02ieeBq
z9VvHl(<YM`&lDU`0%Ty0#A35F{V6Q2rI`rBw&RYZ)~6ZiLF?^G*DCD^o@q1JJ?VJ#
zrTn<2A-j$-RoeCuaADpzsN@>8#?~htKPupL2yc_b7FQ@ig~3)H-G4rnl}WfOq)T=?
zyz#)K&lHyJz6E2)9q5{9;e^QN<sOxw?mH%{YPSt-r^_mR>~Voo+gwL*p`vVq=~O&K
z{{ZN+#-!vz=kX(oQhHqj*r#oIbvBY407%>d4_Z$QYbO2%`#=dg9j>I&Yx2c!3jY8C
zXCD13wy~l#D;4#NnB<QIlz$M-Va+vWiSs&u+30wqB;u>-^7*#PO9m&sSv_l^JFAwA
zt!Cj8cq3vmbNSK|WWB(~7i#{Qq}1R^wJ5iL2nY42Sp3&Sj+=@8l#O&zG|vNyPHE)g
znn>rG42ER%6lWdj!#%pvHvoSs08E_pqn!KFjPv@?Pd%sshjGa?)5l+}JfEd8`Wj$F
z$BugRs#h!*Z#?92>sI9N#}${WNMW;?#&Q&qj&OS#U}ody0Cn$2Q_$oJaqpk0q|YP2
zdXh%tj^A2N4n2JjYF+@x9X~1?7zgm6V{kA(tpkkyrxdJmC?ls@0B>CWv;*yq)Va!^
z>qlSb#R3tyQ=D|F_p6&(LC!XJt03ncdF|;@N;gK}41x&GdecCB*YOS&O;oqcrHRSu
zT%=?&j-$BGab5StSV+9yJDmMFt^f{l2SJP;qLbVsu%rWw9Mb;)4m<w<N>078OZ|N*
z6dB`z&s-X(a9eRb2tDfACvnf$im7xk4;=eY2STKMfgEvy4oBf%VEi+<`$mIq<M^Xf
z&(gj;v-$MQU=UY6zgqgM;FZvy!qx|$^(r~`toE8Kq3I1#H(HgtnvJ;QrEWnP_oQ$<
zvJXmeru76+215lG0gG*6!31YDIF=^eyPS+3DYGh>fp)<MuVYedh_=#B;4{{c5auC_
z<?+Ye?NQCJY#~XHr%r;b;w%lM^UgC-$`mr~A(g3t5~K~tM#=66UwV+pnFNR2I1DL~
zJ-UFT<er?=*@=eWGC{^D0Ty7n!oGSOic6XN$nsH&_a4;f{Fdke<23o8Pc2y#0!08*
zfuckxv9V7~)QnShe6yVO$jvetVokuN*8?F>e$@55g`;T#e5?2P`?LV%lrQ|V{b}t!
z^~0dR>66l!Cy&f3sh%<z3b@8JjZV;5`*T1Pyv}p6cVn(;=5}S;QAqmKCsBz)HZrVA
z^yC`91FVr2Pze}3&;?N|1Hz}*ntI&G1~9bKbf#2QLxa?J6?QfsXWpyG9Et#`=ePuI
z7(J;Bk^{hB%A}U@VmyPijQfgZz387lSq!HHbBX{>@)8IOocdFQlVcdi{05))jfy<g
z!s8@^)9X+3&Q(a^fgp+iuOl<2*$xLlaZG{cA1Nm|JmVE4(-Uq(g(H!;8iF}x5}*V!
zvSerJKo&umpVOr_VIwXaxIK<4wWa$=*2RD+DwDW&IO$sR0QRWfz|aPLxSf=PxL^vD
zr2hcz3aXd;E}9|<QllT4sZIC#Ixu0l@rLitKRN)EEX4J0Dd8o_8DM(jHB#>N<3|AJ
z2OJK1QbVYc%=?w$U;>fY&;-*XWCN9P$oHvICn^qc$;UqRRi!gLYUdk4B>gF7npB5q
zV#Kp;$6xX&0^otj_oK;djGR<fR|ZvL?Yj-MFz-yeHwh{gB!QEk!=a!FrHJj?_$qt)
zQ3MTw3vdAMRG_^twHWfa-JYVY#?Cy_8{}lq(ts!XIsWmd8)7q-{c4mG$@Y|uvND+~
zo|R_gNMT@ya2$c$&;$IIQNiSP^{5gZ&+;5IV4AAeQpIvn%Y5ewap*c!?Aw$u-SQF2
z_39~sbI4qrAE?bKfDhx(u1#diG@@PVNm6hbdvnfe)#A#~GG&J5;n%md09p{C0EX-D
zQArrw1cYUJ8p}UwhG}IXiZ8zhj-%eLrNG!X<+o5PmqZ8@Zeg4bYEQGL8;ItrqGck8
zZe%>?Jq25dc#wVIqi6)sF}_qll_X?SWJLgNIacjdu3(l<V=NCpDLk!31k!II*98s-
zq4yL4rwnlr&IsF2SmGcMefX-)9wU^3R2*j=syKJWa>d4eUZbOb_2~h5k|a`3GyxOj
zDH$E=D}?ij^7xdDXR!L!0~D6?gu!UebM5c+rUrt98+VX1#%gTBWY|ay27a}dawTQl
z0V)W_J5;vONU`s4ormAgP<^NaOJrP*gj8O1IqQR*Vw}sqG$)XI)eGA;3+6=F+nv0A
zlnA!i40duoGfs`75pG<O&V8z!1=j*a!Rq+zYDV6K0s&S%SG@pS4Hng9`Ga&d8{9&&
z6(nSR?s|GtHWmc*MCb>9da9O^O94qrnHc@-bzeh3%P%ZaMj3ka9<&LO7@0;64hZS=
ztmKAR9kOzRh0jszS3IVYBA|tAV1qywVxA{#9BwBA9qE@>aKnw@Wc}ZIrE3I`Ok@Xa
zSiwR%A6k6&?<}Yplx-ipQ_%e=0%)({m5Poro!-Wl0;X)Q-6w%mC(~IOUM3)(dGz!(
zYRe{Ew;bS52EH((=}AXGC=>v8qJu>MH1wvPhMsAS_fBX75<WFU&wAZG1!2Sg03kE=
zt;#?Y))`U(!KI>@8Pi!bvhKzYIUSF$<5JmLi*?wF5+&%qm2A=Y&;h^%o|T09jEjEO
z>@xd?-=%9_yCtzG2|YfQf)hHdcSk&?!THjWQAYL1#gm-#wz<nUdE#W1vmS5-bQ8Yo
zL-aMzX?#bM!7b}al@b0NQ3}Wj;Wz~SY4>325;P3BX2=K7R$Sj|hU#6ab`l65k2TY1
z&@o@MOt@ph`wC03QqxlxPSS1k+XHHZk)N2J=hmO$bt=vrl2Db-ea%|GV6y@K(X2a*
zx%Ae#l~nm?cbp8IccG15NbZ0c=~+_ZOZ<D(7TV-b3b!MA<#XPk(k}kldf5BQeqm1L
ze61Z81_#oPJK~m-sDR@=IH=Yr(nfSp81*$Fpm9JAbVow2id6N;t~X!svO>|^>8{Y?
zP+SAryH4EIeL!Z)P&*9LwaSc|XA`YR(18Q64KnQw=y6&88Pu+CESk#U3Oo!|%MQ3a
zRgHdV=fAdvjy_;P{OhH*(V~^3xsM3UpgHvw8?&Lbp{SZhhX<Osl5S=nbQ<Uis9-{j
zfx+~l6;T4NFa{}V(y`3s*qr*%!C4Bp%C`g>Q_UgA9+bp!^Z0s5WtIzUv~1hsWBeTS
ztCs!}w8)b1nP<l=YopH}jRU4BSryLCV)wzCe9Fe$7^Wi|)ZmJe!^3Ee6J0qbE{D`t
zM0lmiJ!rBYJcJknYVZKSq19weI0R5=ra_6Q=%{Z}?#?i-+&BZTy+x(j$ERJ~!h-?i
z^AFV5LOSEUU|z>6>)WIIr2s!q^O}~rmZaW=%}|z_B^>cr;TvL6-xZrSTJ$b@U{<L6
zqM0nOdu0{iPc(eWcr`jA#)^nI0+xzmxDiKwv{66`FnA+_#c|i(6qsJiJ&f|JNzYyf
z;a!C&BvNYSMov2z`VN^bq-xiVzD3}BR>}A6Msj)PmXcNzZR*4n?%dOQ{b@xp3rR~z
zC;>$+G;vB!C;&9Hf|h^^DJgS625Aixv;YbXA)`EIfC^E`rjDJc?Zp6d+NH;lb#n#?
z^GG0p>x|Zxk8Y7dT{F+EPjzPv!>h_ZVcb;e6%-<TpmfC}M=dNaNawX<_>V^#qD6)(
z%0_maXPk=H<DW`0L7}UVn@;G0$^&g|sNZ`W;-{n}(fsHO+zu%y&VH0r0Hd$11EmMA
ztpWqj{{UK$(atkT*R=x!MFTh#Pyzg@eLt-<(*FP|0EY4WyD1NRV?SETnm_btT#W5~
zqd!W})f*P-r2Xd~rBl?|qS4jVWt4`j<Vzi^&SBAHbU!x2-;m8yw=z$rK^@1;U)vl3
zP+i?E^_9{o;Ud_6r>$7G8>bNtk)nh3HJg>*g50IyRhLhedq)kiTPvQx){VrAcK3Tu
zMmGLb&3H`&=+?>pu|hE&z3NK~6K`WYqj6_bfKE*)roF&jiuztIFQ*`UqCkV_0MF~1
z-<mNjGDn;S7_4s$!11G(Qmwe0el@p@R+Ro7N?RO!cawN}?V-F4_CiTVQJ$u{%W0P3
z70`mLGB9Z`Eg-#w$8j3E`;L{z%?7EVNg7(8KGoy{4g4e0qVAWP7RN(&f77IH%A@&F
zqz<RP+|?NF8saO7PC<9rKb31~$|HrDjsQLDWv-_0NS2K)H6&RS6d{LVD!!)9mQUr9
z9gfjO`k59tE>Fx29lpMm##+az*lJ?t?%*|)xlp~3^{&P?4ys2?R6>0HEF|tP7{?f<
zlfdVWl;eQ8Bmg<AT~EXo_C$qNZ~@6tRVgT|ur=SVeJPF4*0QvHb`4Arzbk@4Q(A1@
zN3A%?NnH$zTzXeC;~Sr|=ohXt#BGoUN#l`^TIpsd1d8E4D%^`-30}7CxnEwrzpYZ-
z4Ta?7@F?VfM@n9M<2dO@Uf8J+gmuRsS~<@iy>m;~fIYdUf!G|-16UtSVA0nc0y-Ko
zlkZ2=_4J?w!2CN<GmM;P*wW*kKnKuL5&6&{&lx}dx@j2Tb;di>xX9~BM<busnghfB
zE!*Mu<17i!y?I*X1|$GSTK2Dt*7<>(9A>;!DZ$A&{&YwpI03k~V@eNle+p>mK;Ti1
zNcE{G4?S=|>58p#r#~p|&01#eI*z}UK{-&JyPv{<HZ)c;S+d}8xEb$XNq*0lLSGKs
zu6bOk81yysM~8`IV0PdSt$Xk6>v4-o;?LZijyhIz(V?T?o}yz?w<4o&ersY#%{RR`
z{duIO23^|)EEz}4am^w`e{@LXWCNbm``jt{m05iaHDoHd3NiJdMN|^P{{S!>Ll94O
z2A?9xQF0e5*#&wZdYz_Y^KD(!)-1|b<x%vYW;wQ-&29++_oD&dxIXo+u6Bk4E03E4
zkxhzMB&z|D!Q-t+8eUES&$n6tPziLw802JCmKe1Gv6ZTuqz8Zpw%QrwC_|hN_h<r>
ztK7V+lCHdgk3&dceeCL6Y>EQ_I%C$SjioLZ_=ZS3YRB)rPJi8`1R~!gJaQF(ZjJ3$
zgi<V7Cw2~T-lHCN?xX|i1u7ZOAh91xU}sCFmUbbSDSgW0_(|$Mm7{A5#R&n4-~tC;
zDR#}fozyB!dTz+~pawh(EAC*y`#9>gcF}gDD|IW3p7mGDls8t-)||1<PX)g^04^+q
zjk#E<#?lW%P{(MY8aX52;N^HAj^d~CW!=>Kb4ldOp85LF1WOExSV#*3KJf2W(lx|*
z7~7sRQ28%|#~zfT*~sAjv;dPsnEvPw&px!vXux=g#uRNok*OLMRmtQIqN}7?aLK}w
zGAIIMvq;(pOl2|%{_yqs)!8ILZ?s^KOw~^$o|vf`-IWUr5!_G(RI`cY^HH{+uf0A?
zNZv55w5U1j_fM#$hTrEHU;)n+IJY<?I5Ytpz>*;nGKN3KDXVD?(u`DOgOS{dm&oh$
zboZwS7a)_G0D@#i-?@MUV<WXJF#@1FsbR=(tvYlFoRDMaeW_uMe6~BXym$7X2S$k-
zvB()YAbQn>c=PixCm5)f6gWG&_oR4{56r_90a|-#l$Vbg&QBcuD$TP-%aPEGbfl3K
zD-<AOf+-<}Ga&;YjFLSl0mUK#2xId7(~d<<WQ?iF>wtKsDn!5#LFW|X6kBo*G1O24
zE*2S_pW?<owFG5SV7V&ezhli#1TT%OGDl-kkr)|}jAZjb58DprY+$zy=xOT6i-65a
zL_T1TAT}~7#6r2x0Cgsq3@r(dV=u~1O;(&DF)X{4y8CleiJ)#bbI0pMfkAD&jAtH{
z0JiRtt^p)ejWU%Z1ZS=dM;k;UEDlr?pK6{zDVKI~4FEA`P}#;$u4*YlFx;v#r#Lkv
zliSA12>>z26ptiMs>pt9@F)O=e8w`rHab&_rccU$!kZf)lMXQCaqm*cByLz^1$xo}
zs~}b^s&h*62kN-(pGteYXq&c;-jy2M!o-dM9dqmHK#1dz$01$6An0*Zd7P88ueWN1
z%N%N@hZ*nKW~cj1Mqrr8#&S9eV*x1x0XXy&qGsT1$of>Q=%<mv?^O-#YQPm7pO@Z%
z8zV6Jqh5cARH-K%Msf6}w2JInJ~-x_lPHM%m}UKG04uQjh;iGFl%hu;bwH_7P|3Mh
z<{gh}ihHG27+j90j?}<puFStWbB+x*CY3-8ptT^pj%e@~l6atAM;xFwHsIvY1f``X
zJ6AM?rO5e4deLciCJ*xAfjG$RMa|%e2?|{C@`2CRfChPw@Q<cyD}1%VKf(`6jWr?X
zd29wpTzC3ZusC^xV+5Sz+JPE<g(WX)F+jwkmXd%F`%?+|Ptu-ghwhxv1}q=)6mC2J
z07~8LD+&+!36t+zri24eS}AD_02uV7G`~tH0WdH@83wa;n|xWRgl*cu@mfZrx?T3N
z4{Xu6)3Kfl3w84`k_p9QLJF!6Q`V)QPy*sK&&!NvqK)#%525~b4Amo~v_vs0GJ<i|
ztb@{`w*LT7wJ7UWjG4}BTwaCGsjYY|VU_@8K--rGBdDyMYBp_2PB<dBZNXb~2aYOw
zl-`Kv=J5G<Fel3hIaUXt^sSvcPlCcdu`XPWSk=GfN$*a?xi%^0fk{B7Anip4l7JVb
zM{qY=$h}EYDoj#$phuG3LvufhVM48dPI&2Fr(`zUAn%T9DKy(zCK8yylhjqbVL(yF
zDpIpHsZ*UL*jgy0!S$*#7c_)qe>yOK8Vvv@Xz4~V+)^CS07#&7O~oi2^`HgsnhD7I
zQgcS%tpF}YMk_M=E2xGYkRRt-c){z^vbBGb=XvcNCOGa=)2{^gtUV5JeLZWUC#7O&
zcFCVGDBbH@gmO&?aubXWX(@5RqaR9Shqh?X9MQKNQMVsjKpas<J?OyiKngu6LBOQI
z_oX6$7rh<m#VNq+fj|kIPzX7sM@Iu=0zE}LXruyWmox!JIi>+YG;!%b>p%u*&JQ$E
zfyl=c0GSz}oQhru=|>a*&`8Onc6i1q-Ki)6GwDWYew2gIPyxG+X){VsYDxwseqJcf
zdsBycLDGQ@CXCXWO!c4uoSHMuE;yk3V-x_K`q7j4(CiTlJ^&r+2yY>snNf!v8bD2x
zk9tn@zLa}Y7@a9->(-arfEqGr<kJ5DDm`ceKU896g*p%mALUleD=nv!Aj-1f)jNZ~
zQX{BctNm+Ap)0l|bFk>|Wew-glwe4sK+N|ON^n7uvGg1Y-nfj-Yb;7|SYTBR3c;*m
zD!}#bYB?;@L2XSI0lxSRj(Mc#q3P*Ld84)~QHY=@zyN(HIi;e25az1tyxOVbhg!Ax
z)lFQgY3|H$0S2Y)2R*01nQs6cURGnCxEcQd>sH0-DW>ch4C+pOFe?v2JJQg4LR|j<
zz>RB3aF;W@YtGc$^{BtPX;W(r@UloO5Xj}2s5m{U-lqAMGzT~Zi2W%vULsW;0)dK8
z`1sTtoTxbb1qoUS86mpWke^A}-7tE4ilK3HJQm3Xo>{iwpGw`kMv~f8PzfUfvNS6R
zqbzQ+&A72AzdR4Zl#{-lLd6{x;`y}sP5B$yih=mzuW5Q*Dqd#+i6jDQwZxg!yoKz{
z>^~kWdL;7UMKv&rdOd6i%DB;yuh!}h-8VyyD@leF4!l%{>%~NI&JQ)TVxzF^K_z)F
z$Lrs+cuau!V~{<01b;(bvnjzn#dsg>FLo16f*rsT!FfG6C;C%wL7u&je10?^^V*$^
z0y)omLJ2%)JqBnbOagjyNI4lEl;+P){{Tu)#B=&k0|#t&;*jx-la6|HrSG1cV~Rb^
z0vpLZ<J{8q$I}$J!Ot{<)0~O`YjQn3b3=8`a7Xykj=1CxT2B0P{V9Rxe-!P6mJ*UV
zBRLh|2OEzBV~&;dpTuZ9-6}wPt$f{dr7mPpM+D#jPC*hr4@3A;fKPHL9S%7er6U}J
z&vEHcP@Q^={c0)s2N)RaDnd6YAa(CdkY#XjfG7gzhnRVVMmqj=?SBBL5$c+RBd3@j
zo}#=vLUNa7M>)y*3iaQD_W~al-A9}UMPPp)^Z8bFHbq4Gr#V4Uu%|+IK!-g=BM!N(
zmc$VnN>fRU;+Pcg6o)tf{Y69efU&C-#ts;IRg3JLl>5h^s<!c#je!oW=x71&a21_)
z?#3yT$Qc<5;k#m+acRB7jlh+`BdDgw69pn=JGdvF37`lhzc%bcE?5oUg<OVnDyskr
zu*mkRbJ=;)hf~i_Vm%E{1O_w_u)rM{c0Tk0IF*6<fFK-Zrc6l;g9C$5G82Hy$n-o^
z@nIG7+)xDuk?rIJVUYD5#~rDVUOURMxlpbPD`)hjl?&Vl8(BIPCY0GO&;d{s<w@=B
zKnO1!q(!!=-GX}>(28tC!wbKjm0CE!k7F!k5rPjO)Uihjk`4gr*QEew>KcrY8Mj~*
zQ0m>k8oj37iTaVAM+Tyr-5vLCK;RVwbR*KAZ45DdpsHZ;wDh0`Ue6*ARnH6uYP)A4
ze2u}kbTtDUF!`hQH6$#NK0yFyI2|YgE2-WvfZ#suwOKD@dB}L#c7w|EkOx}7FOeog
z?Pbp4>M9kEINvDaA4&j3oVFS{OKv$Fanhc%JErlKa6lumrWnx39a|05jBrg$9E-4{
zF~`%T05REvOi_;*Bp!yT?Kp|lkawKm^%<+rw{tQ#Bw&njP_w3XNsvZJ;(#hh^P|cY
znOSD}a(HlXNd9%b5iJAfgOgPs$#CJb$qm!LtxC58VO;Wh9Ce@!o7;&ZyH70b!60OI
z+JC~dU<OEV`QN)FtwOI9l44cmNa_cnsnST}7#YTRpa`?K%$Q_=agSV7QY48IJX^Dp
zSZAO$WtuWL1Oj;(;M0;tLUEnGgwO>!H?yjrxXc*+JJ3N1Bg4Zv1Fk^)D%+I@axYHV
zsO|iq2~a>I=2OyuBC+2Sx-#G@jx(Rj+NZp=Gbq?d+}L5*_owcRFgs5jIpkD}aHE`1
z217Kl%wv&Qj!x|R^fjRpnIsM}2?S%-pDxKs%KXRPn{Oynwbuk33IM7V(nuI`n~2@%
z>}vGMy%)It`05QSNQaW2UqeF36bvo}0A;<r@DybMfjGeL?^0YWuL;^WARW6_i%J<l
zDZu?IE$tHmi<CWZC=pi4T*`dh=NSO@tJ1{JZrgUVKi*U6O3ts(mywRRr4D<i=}cx@
zY0@kCh{aYlz#Vb_0M@Bsc~T*{Fyv&9PyV%NiC7E-<LOY$Pc0hZ#(r7^5hs}#2smT&
z`--$9CQ?_8tJBn)f*0G8iH7e|d9TxMKMF%LmrgTCU9yrNlzV~gO-QAJQ=U<HT=fRE
zJlP4(+?tM7EIx6A*wX?#a>YtG#J#gu5-qD5oD-jz)o4teBv4=0r{5qWia<*;E4$<Z
z2*qaISu}HpiMT&|JqYyr)zH%80CCoW(({p?C<2U@?=)`8K{&?KQ(Ib?*B^30l6@aE
z@7@VF#zx;tuv$g{oO8`E9*P<j9-Tp|*LF)RY``4z!0+^_zkENHC+~6Br@aCxLmY{<
z8G|~Eli8}ur*W26JcIlul3?y}ovb^Gd}cyAkFPWgd<o^bQpJ}XG4!VxRz=w3j`YH^
zo&g@>jgsd(fS?TNEZPZKm55V;k6(J5`#*R<ALY(iRha{-e8(dleJVI3kv>&ygWix6
zq#*`Z_>EV%wGVR}g2T%nDINWdPvy<if9XR<DCEECObVA8ay}RhtWH}UzLd6zMA>e+
z<KC=!Qh$8s9+eade$lzU_IgqSQyBy4M-&c%gFpo*YFbKQBXp)8x_v3<r@b-0>re(Q
zxW=Y`-mTuku&ub%m~`aU={yQZ1fq&5fEr3uMF1yyFbE*@G*Lhp>!S~}F=9Nd?gP@Z
zuh1r-k)YbD03V%oBdv3H=l&+$IuTOVg~m+iAQ**5wK|0V09L<BU*}B_$Yz2$nOVoo
zy$widXr=;DMF3C%MJc0-07^<;)OVl)l9q}DCMd_f6dC|2I(4O@fsOj}N_|Z!q~d@R
zy%?oEX*=S86BJ|CmX6pw&;d!tX?=|t9+Uup=CHg{{#c8gZ~1>**6{0DdhVXrq9#$2
zhovX5<G8vCkFtjRjcJk6qOrFY_Uf7GSr=Nj*|jCNm~l3IvU+58rG8W?Jxz(`OLQ$E
z{3?R$R;1v#4U_VN%`;MOJtJM)U#(M53fZ$6aLXeM6PlSheUe*!4VbU3<rzl=b?aHu
z>fv<*2PY#biq4n9(n8H8mCS&X%9F>_+NFn1YkSLEiGbg*q5LX&r`RsekqKzQJ#kBn
zj+Dq<T?Pn0jY*2opy!?`O#_-=tuPafr21DidoAt6!5~t^H?J73g7QHXvt;0&Dh(|L
z()j1rrdsGGu3_lucc<RmTk1CfzJD?x20l~%O>{Ee!xTPaFe0n!`eNz|4*ik=fZYva
z+h}*N&e6#?n*kUE_NZ5eh+3ndw!VVnh~!r9#aga5O&a4uo6ghS<bnB-Nzdh4njX0w
z>~5}hylu6WxFhRLPo#l9jNPJuLky{-7_ABlN;AbBr~voPAvC6t@jwVV()#+*nlsN&
z{=EPcov8klPy$l=(t3(G$M{eHX+NDWbDBff-hc{ES~HW+=Ro?5&;V(A^F<)(KpDFB
z_P35WzVjZH&rPCTSjqjPXCpL(W=M(7?sHuhpxdueKf0f(HKLy?fzyi0P*Y;H%xw!=
zTj+w!ra7`fMjVRSJvgp^UeeuV7y59->-T^?Mk#E(MQkn8&SD&3HtxoV&zIehUfMHw
zdr^^|2>NEJ-D(lT0Cgai`?b%_9<40l?BpM3B<?4#;Z9Rg^9IhA=I#q(Jl6o8*{0dv
z!FDqXf&s;0+Gv+IEB^o!7x_nQ=QUdIP5!~YX{?FzS|?(j;8Z%2-r5D(xoP{$w|`b+
z`r@>@^{m|uTkPm$``boqPyFJvj@KF!q2sj#&^e_bdWx})qL-x~QOy7+<4H?KMIa8n
zt2@LI`I<GtgNECT)`mtZrm!=oNDp!c>r(aumeQD78C7su0z#SYaa{$4ilCNcA2Cus
zrnuV}roGm~#Q2Um3o!LLAbyqTR>&cVWAq%>F!!|VX+6w6D&kbPxN<pCLjHUTpF$Ej
zX(mz+IQOcuTm{sc&~O76KkakJ^R37i%ZXI*$CFhBcj#n^PH6$b9OjJmq$af}%WWlp
zwGG~S@N#QOk0OkWb4}wUj8aicU=aOjj7~BDrxTvNX{<+jU{;fw`Fr-1z4LWgAS?*#
zIPIRlps%PVJ3}$-Gx=A?KO63v=f^CYn3(W7cl<i`r1k^qv7M`)3GYTdX?|Re=N`0&
z^c2Yqp4|l}zx1WXS0j-~dUX7#5Z*^qlkZ4HI~fDFIqOY5`Je>GF^WQPF`ks-I`PdT
zU}SPA0S~_vhxPTN0G~=zp1_RI2R-8$yxlSQ2jwEZWYyElznwaK$EAHu;v^Dj&JQC5
zbM&v7JWm&ws@yK#RQh(N_650+2t0v~X+a11QVxB+s2uj<q@hnz2T@FXkXEE4o<&AR
z0}Nv$Gyu9=1;1S20xQ$L8C)2AaR)q08DHdU%PmM-#OI7xpm;`av-q=0a(LagqNl<%
zeU+!a`zV{(RE#oxs-A}X^vKS73cB5EMX@Y|(i{U$JkxQ_P!+FKl>Y#0v8r*#`%dhW
z^{e+hpvG!~vnw)h`7w@r8W<1qq|aacdXvg<q@Hok38<QPK>>XC1g$y=oy>TB>cN3H
zpa}f4zbSyHwrXPwXR-FpP`#PqhBi__$yWBK*v%}9Ae69lV~lzO(ts{`4S}3cw#<4E
zNEzmo<bc4o52t#X)!4|n2arcJ0Y#uDZZ@uZj8x_k*r=%W5Dr1een24dIO|m9GP6j_
zxH23M_J_RyXc%z2iwt_x<Fzhuq+`~o?UGX|h+sJcDe0V5i&ta=_il#(5Kd?USs+y8
zu)w8ARoHy}d(|ud05{Bm(41!s4@!edX`(E$BPyx&&+#5dwH5<a?ZOO~2OVgR*<6e`
z<Yt?Ard*UbCyu;RY{SGrbpi2=gTr$`6ScA^Br(A2NbtnCEc_FIXupZEH<go>=qoW+
zW|?sNSLHif>(+oYj8Sd_c&GU>uik7LsUtdWS&=s!fWxB-nkd})i?|rT<J3?DhA8)x
z&&`b0IZ6P0*677S{3^+WnIUgLMryQ?6CBFlH}3)bIG_o`!XIgnebLQYjtJyTf_i5n
zvZc0S<-pvH00ldrrD^F%R@y(CaPq*(pa>mN9emS*SPc5}RyM`+2F?^`IjS1Gaxlt_
zs69t+b5qzWDmZMMjzdrcxr9g*vB?CFdR_2*!*&QbIrXNPerILJ0A)|~sC<t#WgCG;
z#yvrx38rYW+fLF3exjLgBwN0I9Iin1s;1rig;qFxZK+Az@*o&+FrkOifGs4jF>aY&
z58+ER@F7q~%-n!ID?M$BI2*oPFv;o(>}l%*83y((8jre1Dsj{r0Jdj=!2=lVe+<$_
z>AoQ2?_&hj39OzLLa&f=%nyJ5y<E3Y=!J+N5%^FAhPZ?l1avqQ_jr*>b;mdcsoYwU
zUuoLKf$PJHnIGgK^MXhjpaE|pFSLvioYFLrs<VNW&H$)xwCqL<Om}BF>x2Fj(F-`*
zt%gs?nqXV|TstBl0vj2}QC1pMUW<{paL0PdwX}F7jim>$`eLsX-3yo8cMjjf^q>eo
zwIL*x91>I?aC#cBWl3M;;ea`+%ci85-OG-5e|zgu$8PZ`j1#!}_V%PA^ivJ80=RYO
zKD<=0$-PI(vP0`tphGGMq}+!i@%F2`PVm^_N9#;wdz-NdIZP3bJ$da={k0~K?&On!
z`PG3M+#E`$3(gHvn#jX5NSWJ=W3l(33uz%q21ej=GCNeU%6GQp8wW#GU`Zn-SQb|P
zA=<7-5LnVR<Y&Kn0Cck$(St9~jPX?lpgh2iFhJ+tuRa-z0CCc(-PlJVQll8;<Fz3T
zmgFikt^*!%?M_So05U}p4cPnZ>BU3#VK89lY=?kp_V#Agi3ci1Pp)Z<w>0dE><8Td
zfP2<q)m>dyL@HaB{{Um_T3%Wh1Z<^;QhWVrhSD|+#aDhX3I4PI&p1p;1AsC0rzFlI
zU~$JnI{r0XZG;6-5)pb5YSJc7<pE#0&jx`Hie`B5NDYkScc^YIBmqi{0C_&A(xr(O
zHzgMd(29@*-G;#!&om6qj{T(!oCnV%`?MR;6Dy3A<YJw3Xraup0iJ^gx4k+$Xe0{R
z<$CkhkPfrBmG|#lWaMYCsqUTCL4<<1<QhD+QP>i4eW|i8WWfN((;21)Y<Kb`qj~+=
z&eDIaTep<Fz_;E%rAv2j6u@LJ9lb?EYJnxkeBcT|YYu{nGB7Y`paPPVeJJ9X4LvEX
z_fOKEX^r<!(tt57dDNTz<6EbtVOswH$Uyx~Zs(6`NCcs{83Q!5j!05*k>BY|3esMr
zV?9PPeT7RLq5kQ}^{iW~R}&K+8aW2ieNSr9(_r#r^2gj>lmT*sOGrWXpa6CigLw-!
ztCNwOVz(WF4bE^Wqhq)v0>h!C`wcq|A9MppdR}QU+cd-!aYiXIKnqAaQHrT^e;heq
z;^|4d2(<Ddef9#O`)$7cfx$J-Tnnq|Jh%>DKY!3tOW~`z;ZXNRIZ)&>ahi^1_9vP2
zI!LbJloE~z2L`9lO5!xjE4w{rRGHhz{_kzxwb(^65La-@^`a8K<4)xH6i_fgDsl}N
z<E>~g&lH5x;(`Y}&;kR^8TG1nI+eT(Llc$jilE*hfo1ZT?Q{1*J${ugNd?ij#UMDY
zO6Ojh+T|8l<tWX9=rR{Pb6q8!!p#`xJaBW?lA3w~cPtj|jL=)!l&Hz;K?1B|W{%ua
zfzvgMtlmunx0D%x8Tn~9VK-xBdr}X2<t%(e{&0@=86ji$cQ0Ifis^0cqLo0%4e3&*
zm?oJ%aX>uM{G<<0S_1o3jLpB*VYM!f!CM>>am{02L^TUYr%{%QK*7B|>P>G)k5-te
zBr-nX=~~HRE%diTg28fe>MJLCH+_lJ&bKcm<|HHVt@Suj^sakEV=ViK_04o-W49FH
zu+ZF|F<JWba!YEB7YwbM(xW)^#Zy-Um+<tr!h4u5BiND2fW+jH!Oe92K*eF}cPCH3
zN!)(r*J}_u5z?cR#3>wPGKD|Gp7olNhKxzry?v`Kux+CyPtBU87m6+A3S&78cs;6H
z7$VeMNh)qr$tS&BeHO*I5QPJulu>y-P-<dHb#th?tSZdmy*R~mwvn_j1!0E9NEG;C
zjs?VO7Nn|-ZL1nVlaG28kA7);(Vl(k#v#ENVZp2|Q%7TRZY)N}kYT_aA9~&t0%}@M
zaa!jaWvX9kd!f~oFP3nu2i_gO8tN@CBf3Rs*bu`YgHF7&x4c5PF^31%xrwc=d_Lps
z!KAa!PaLSI)*gb@9cMW2LCE#2Yab9nJI50Otl;B!8Lg<;I^{??t5Q<fdyN_QrRN<g
zo~3wTgotp`4%LZo;-zT}azyCIfw_1;l_^d!+%Arv2hh`4g#@<>JCj_ry4~r0u)!pZ
zGxtXa+M6B5rFzlsfr6Zd2cW6;tDw1#qB)X91sELr)A`3r<Nn2aqFt@b*B)i8kF=&g
z)#uakuCm%sGCY%${OQ7X(V?et=Oj^s(;uxVp#5t>iGpiB?@?Q8<$>@rxvdfDT-K&U
zy7VUikgfU<DkkiN&WR4>Rsi7A<Mg38jX>>7-l$_nO)7)!OW68SGlWKRcu|^QW+r9S
zByJDSf%FxmLvhV#>1tT-JwWEPn+K;%)Wi_LJ$W6)bK3s^hwUycWOh&on2&+#7*|GW
zwxj{Em$xhY#VN%}Y7EGd2<4G&_WY5kABnBlA`wKYwTYpVaWs=2ce!uCa6ds?-Rf!C
z>Igy(d90rk+D~<2sR6@~S3ZFM0Q#$6JdDzlwOE{B0&3*Bm4eqi_fPQ*_L`(N_feHe
z$&E?q2(I}U7<ZBY10<T}Z!BQEhTda>@X8P7d97J)BS;0XY_omtdJ4{+<D)uf7__-d
z7Z<Vpn3$MvZ<Rgk6H3+R8l<*2C_!A6d>j$!pIRdD{EMiIxaMOMa<TsacOtLqu)}LL
zyz+h3R?R!f>#!vS?(cGaS5u0@)=6>+L6T2EDlx0XEYjegm4<VSaaql#4NBVQ&-tU4
zBe_pbxuW08ypgT;hKUqK_>s*HOgSTCZpQWt=)>E{vM)@j$g4YX-nkXF9vQp+*l(~u
z%uijXAN^|TEN<hxwn<_+Rv8rIE9mzkr8{dKi9j6HEp5bFYsgOucYa*e{Cb+l@mSxa
zw0!*MZyxmC#6?}$#_%PkZOraDbHAT+U3b>A^b2IPuvp_5P%(j8Irq&?IP%3@CAkAy
zz|;AqM*jd>muM%P(9Ei(*x^TCYRkIU>}{BdBmjY)PAarRj2yN`nH>I<nB;P5D@&;F
zAz5KNm4-nTFQ$6>)4jyiw-Bh$dO|5%pZ>KN=79`uoEnY#cl;_w89C@`CNu#<Q<KZF
zxO3SE$nBm#t$a`8+po8H>iSNgNO&IA_D74Z1-65AD=+{KPj6r8Ul3inxz?{GEy-p)
z^PWv6Bkj(kuI!3lbAi^Ewm|yhwI_bRT4E57QJnhH9y@2&l;hKrNsRUBngD6^6byr&
z2dyi0&w4}2>C%A+di3W!Q(K;$>F4q3O(!`3W`Gz+UN{sHfyREc;xpeo_w}SCV;$*%
zLseb&5^@I>^G}bV*{#gGKmh$~>C3^o-c{qLao)am_@Nh<th1;fvCc&|u$Jc%ql}CW
zbATyH$0Tt{oRUW(mpu2)L11a83_9{Ub4u9h&or3hfIlh#f-J4l4!q-@Yq8PiFzQ-l
zpncg_k@f!o>(?6Oi4=~<Ij))q*&Vx_{IZ7Q(;}3$OlbR8!g6_<QggrpwVJuFhtm1F
zG=Av6%DQIjP7d)xWJa2L`%~McFx7~P-~$)GTF!_Bn2_M9JqYPqa}36DS>iSOLHV#x
zY8Vc48z39H9F96tDMf7Op1ckz#ber7vBI1aNWvw2Z~bTj3B0#*vJMZZ;Lwr8m@%_2
zwIrK&ZIQU@rlpOc+kpQ7cdY;$kYuT0>*#6m&Zt2fu}D@RGoC-ao+;@ZXK!#$Ge8wC
zipt6*4c8!wdhBIVcV``aMmy8);z)_$mEfFnii}Nek)s3h9y6Yl0HIMiMQk3~sa8;=
z921V_m?eX9s}dQ3W&Z$c9clLF88+}i$rzvnk&($II`tXg(jiF5D!dLcoZ_XrYj{Rj
zf$31kJ-f`&f6GNYkHd-pd%CwFa8GRYphy&qCnM`tBru|>D~-d0P{Sm05H^1nKS}^|
zToe2}^rpOl@L2{$S&%}k7ib)3r&_AlPzcGwhvWh4iU30DMhsxDr7Fp={Hye-JjGz7
zN0NE{DLm+LxfExCgW7-)PDk+Z-l3I>Hsk=VK{QQ$5=!yx{o=0jzN6Zz$$1_Gk*)(|
zVE%Lgp&Z9z;XoXUQ7evv9ANQOZS^?((HllrhCfgkjEdd2+afmu8N~o)JdTnUTomS}
zGM~M$0!O76%pg`}9r}J0Lwg*)R?Koa&u%CIeAXk7Kf;tq=a8d5xTR~2v+XLNU}N5)
zpHNs;izfj|<Jy2Ek&6Ii811^EjJSL_4bKLMuhMu?fcaa34^c@3%&d*KdO7LcM>GLB
zXZ|7W^`{n)jF4$kX7d~s42%3jwL^1y(A&n_cL@js1Ex&?OkLP~!{w+G%tzdWl|4PV
zsH4=kNKk>t9C!LuqGPpPMnP^z<3JWz%Y&YjgvqzD`c#c0`GlYZV>mSJ&Q+N)>4QKK
z114||J*pW4vH3|>9Y?J~_tHlr2VJTN2iW(iP0(OnfE-|bX^5RnthwWZif|J4tj5(O
z1VR+~oSoge)#$GbkgJii=G*H)$w-se8KzDdhSxYJqg4x?M&dRnU^#3kAH+SX%vXMR
zP;r6OngEs+lWx*@1FcFDLVEs{0?8_)Y{Ny2=eVhDu1mtNzvb>R$fN`Ow;fOENXqJ`
zJdaFOYrCn0%&Y#XRJQKm_NXA#Wn|jp5)qI+y+r_AiZ(-pVnOE^&MI*moZ$YI0y$>P
zEH|$QJt=MHW}TxgwfOoUr2tG}amgf)r6`HIhUe*0PrbqNSOPt3B;Cym11>_7kbODm
zX^6OEFDCr3WvRq(ftKWsMNyu1^6+?O=jl|}P`Q?7P`L88?QicKbpHT8v<%x2wm$Ks
z@`&Scs;2SMHF*IfCg;cNim4^V$VFvuFi3iig@49?G-iwVA3J*HofJoB-fVOn)mUy?
zU>T3g&}Y})rBc91ft%MD>GYrr9!dW50rjLX<EcFR(j&gq-bV+uQMogjB`U<m1{FZ$
z8UVQQG6Kt!$0I#zIAK!QLUGjdR3f>b3mm5m!zA`1t?t~r!74IF;oIv#7JPuj;GfQy
z?Bkphf$v%9^DWpeN`Z`l(Y-4{(fQiNL-X{c1AK)egPu6%qlq?8^L^k)IjS?X*0O>_
zY#p)F-mO|OGK`#_r25b!Tz%0&pncInpkdRBL(+;nQvnS%zTu}H*rvDKGy#cg&Y;Kr
zqg%d}g>BBD-M(X6xZqL%qKZmj04UBB4AS)J#UP@93Jnxc1zk&vH#zCtRb3_f$oq-t
z39CA<{CYV50A!lOZR=;g6NwNK2d!r(W=-`v3x*8~1vq0_npM=3xmO!P93Ohmx4)KR
zvbIV$98<0%xU=(ROzmvA1HDf@^+LZ>rDjo%di10O9{krYai~jiWVaB4zF7yKPW7{<
z&OCu6&Nn#CTAjypK%6Niu`cW*)F#H_r`oM*7mMXG!r3FPDKu=ztuX`x$22#0VBEQB
zZkDlxkFRs<Q_(=G8J%`Bd(WkEdfC6Xo*TPh%?fcUukj4mS$=lTPC6||rl^rvFa=Lg
zYdI_EOIIP%^;q5{9;1MI*1U2ggD622kEr;1Df1<>n573JX~3#lMAuPWNo{teS~kLw
z(S-@P=)&)2bh1d1{qv6XO78v^jK-1;%s8lZL^mj^tW~Qz*TeS##IHFy>bdDnx6otL
zO8(Oz+%XZar*l`ouxv`M_`zl9-Rn*$mME1Mpr=z&T|&sLEMWU9Te=2D7&#S%1k!1D
zX4d73!o0-C_=l!zrtj}nuk2vHh$QQh4ng!Z+;6Zo*rgu1Y{Z5kaq4lJnKfHiO~t^+
zty7o7cGEIEq?r@$nt}W>t0<N!*c@P~ITb$mYF@e3;|fGrB#eT4)H+0l_58*Jh3lVM
zEqp%`FnQd&1DtlPh>;>du_#gPLQTCvU#SJ{jlJYWCyhw#aniZF%`X1{ON`56-f|};
zThspl)m?1^o)1ICHw3|?W$5>&<^*H>Lpx9K)}i4^_N<*YB!)=>gOJ2loXxfw3G|{n
z4Qx=d%TCQ&BmxLM2&x)z&U$ijSI;Akw9pkS>{8X7gOE-@^s7X5CWF^BclM)T7Mt~;
z(u2>nF_GLu70gCCkTRacRYcM(*Y8Fc)$CG^l$uOd8x&E(fg?~9cBgUc#Q@UeanhK;
z4_Z-3IHl>$04*7$<Ba}vv;cRaiYNf2U>!=b<xgTLqpbj8YdRIQkgV{=1n{=>!2K&N
zwTr6@xWte=kjyX$=!`3|$o~NAR5HU9u{3UgFSTbVbwame7RCu~Za2GS4=y`awDvZ#
zs)vb52aY;amhne#9>f(d9<<bLxY8JrM-qiZQO`V6^W0!k8cM4HPg{@8(<NN`e>zPr
zGaNrNmOUy>Oa441{6Cnau|FZH`$Fni>qpk9YFdg~BZa|mGxVsmoo3rmw@G4<GPuTl
z>GLbtE{!sFt1;{=ncKftfzSN%C-XJEdf-{eLFzI2)<P-%(T_buU)H92*#kFM{aWIk
zifAB43BUu^vo#G(5hRY?fs_p9t+bY-y@@qTl@XXCU?e?#tB}9B*R40ku!&%mcB2k4
z?_0Wkl$VpO%(+#^&HmMN4w142Dj7$uV&dv`u&r{Ah|Kni?zmz(81Gm9ohcUzxKIN6
z3Q}uWt1A=-twVJepKByQ;IOHEc%wXVObQxBi&;alx&eV&2iQ_(j^9cWva$hl$I_v_
zlghE3{{Y#=N>8O`c$QNhm#`ce94#~lndv(9<7&E&mImNYnwaE{mDoXTG*GSW*~4J7
z7U%{&D-O%U&8K*--uW;hmLdy!{{Wl{>-7ukX~)^#MZ=**Us6SDI#H8NY&Th?(kx$U
z7_?Jr!JBDss1-uq>OT?b;4<wh*kwJ9a=Mdhl1y#%@Aa0^4CL@nW&JZycu!oK3%jd(
z_{=vFv2_Qcfx-S?t!n6}8yLmST4$t1<l3ONXB*@PjPh!wg|)Sn>#Dl%Vp|{9xMse&
zz0~yk`6MFMUQltyaezOWtsPx1br>PO(wj3!F=2zjPzcBASvm=BZwd2t-0v=};k$&#
zG6zQNYmt^)j}A>Dq$XQZ-yvV%=C=GltHY?<<}z}G1_!7(tyvKyQnDy)`qw<+*wPc^
z(d<;P)FHfxIyfVt`qh1U)$ZYmVmv7X;<B%NIdL4DwAtDKK|#L06&YZ;&oyVlvfsU$
zE}%i1CoDQ+JPL&;epZTcNpr!Q7Ng3x9%sq`sS(yelx@J(ZB?@uk`FR^b`_oBfgrR`
zHJO_j=jv+jt&I6@xs4rAgKQ!P21AZLJJu`scE(F9nI?r<<V==4pK7(@8|1YP%)@f7
z#2&1A{*{HKc*4rzX0wu2Nzq6Fh|5#<PNuflsLoNck5i-4%ocXagsKc+XNu5SQNb!y
z`kLh}*)^qgiP=yOEeJU09GZ5KZ!Vo-CA_n=j?xrT$2^n%0<u%HwX`&yB=v7oV^P&o
z*!fXmow^@-$G5xIWxZYSsI|x5Cz5`ctt~H4121xX%paE~wS%BLL0&rwc9gZfh~|tm
zO5+zLK5iS*n<u~XsT-bhDk(Z(j%z~`g7~|5EW9Ch#DV*!JpDiV=Ds$w$u|y3z-~F`
zy?sghL|%Cw6`2&{<sYf9mhEvJo>_vH&pZ?DNr?NCr$PS!)}x?d>))*}QSK<`+ir1+
zVi1A5pVpDR!TM71?g!G4<B~^O07KUUB#}+X>&NF#Y~!v)At#yyH;f!}NO9O2aUH$;
zQW24Z)KCLYt|_<xW73}8MtRAmoRRNL2<2VTzH^c>UI+1Z4Yvs7410?A<{8hwwRpeA
z8-LvShnyOH1=R8YcJQa6#}uIcG|}jL6VjKc=N!})C?xPW$Gs+df`1w_gV*Xnr0vFj
zxWxchm}l?fk@c>I*AJ($&PQIA&s;9-<c=$QM`0zKp*i_^2bxR~_1D5npR{N;%ug*4
zCcDSLuP68ubLMz{(RTxd+x~wl^_J^JFN7pS*u^ux4L!v$`X05QhPcW#Wk^Fzsenl2
zcILH@-6FECFeOmPt>{fL2{aAmO|;>T4;59_#H?fswnZ2!I49rIuZalZLedxG?x^+R
zkj(iYaRE))z&Q4(Y$JH5^CbB`P>c^CV4u+OT2f~jLIEGcOB9Uj$Q^ws0A3Sg5zj(L
z2A>+9$G&*_(?cGBaC>5uJLiCSpb0f5D;t&Mg{;Mo%pyf^l;k%Z^WXEUlC+J{j{eyc
z*kx=n0E6r}=qLicygNe0AvjP#$n`y{%n>qhl9o*H7;-qNH#baU+Z1kcI+KrT0A=hZ
zTXPfO791X;sKI2y>^OH(k@6mS!RhV(6{oswz41wzF^n1jdlIoKOUD=lbTteRh@WyZ
zVBnNJkF`pC+;n2JgMVOn?LZc!Q1K>xG1H}H%V0(~sC3*&Beh!#I2q>@n`P&(J*WZ?
zC8JEkzc?F^_xBXOLe1rF46J|<ee>R?#G86I9jMzTLBmi5S!~u)=0t7G2*~Qb;-iwp
zD=Me(uLSovtL(A@G7c&!mnUmv9>$m%(dnN#l_O<gyW~BygT-_f461~34s(N4VOcP9
z*bZvK!y|O018<RM%ByW|nW${7ngD^6ILAMgI%r#W&6Q=r<Gnp1kf6_Q^Z?ejMo%op
zS|UNgJg?H4)*GZ(48#CN);X#CnR7vf!NyNC0bOj?D5Tqh8HpI}O$gCSn-_8b2M3W>
zyr}|{nywI;Nsop+74+tSEhK8OGOzJ<&w5E>21Vd(QO7+f@?V}wK8BRrxL!>FSDwNt
zBl$oCw)3>}_)=RS`IU<2JXN19vG<Kc@$P-cD(Ywg-~cl>0OJ&Zff}zJa!zVLCCDE!
zC+kWeZbnW`04&i*EJS>pj(I-yNo~>~BYb&aag+S2=afMplb@|eEPQNymFt>dLH(T;
z-OAvxJQ90)Rk+Y0<8I&XlTD5zu#(3a<C>9RCmfOQnm{l?31AAY(c3@DtI2ApS%v^}
z^ALMgwu@=T@^kM^bRlvMSHCpCirFx6xHNr12b!7DS&0A*!wrMfe~mKU0lNrJ2W-^B
z07gUf_oM?A0M8=_y+w0t8=diik<bn?R!l0ZyK%>^X{{Lk5;t|mXack`fZL;NH}MR2
zt4yd-R~!z99EyfG)uaFota|fS1WUVaM&ZsgKn@H7jF5du@9#~WVwnP*5C%CNMJS0m
z<bHJ3NX{@vJawibxCt5AE;hFUq!!SrQoIx#5<1Z67dyZpboQwNAVtYud(s$%6Bx(@
z^y8<sDg*%b2aFD%T6l^+0mn3j5H`|AahhONc#<Kz17P$WeziPI3NIk9>qLqH1QjZK
zdeTI(;f_ZfW73ckmtEXr7{)zmiLnkhWpkQxq7>W+E7zqgiyA0DE)4)daT-gxh67V=
z-Fe&ck-_(=WK=3}Kr2l^jOrU`C#M}~0mPwAg}z??qv=m+mjGmBa41zm<#IO;dQie3
zrHN1n8N~oHX(N*xkKN>bY8U`nwvI{XH7YbL1{ib4N^D>(q$$YbwE$@kx+tK1(Lodd
zlwyw5QvnF3H{5EF)Nl6<0AksX_?S1;;<tS(4$yz6pQ)|fQUSD4MKB6VS||bwx&F?f
zn}qItDJ|{<zJzu?jY}*^G))wM6k&oZFHMP|b8nB5Gk|Jc?jqKzf6?53vspH{Ew#E4
ziqY0)SYY{&-WaTV3B<QWa5n}SABAT(s94sr)0QSBh%x6NcC7|fY;IA-Di4qh($<Ms
zEM>l!JjoRR5Wi8{vZS-PNAhA;ZNDfdrYotW<I|c>35ARsO%`7<Ugln%hox>JtY{Gc
z3OZt)MmefcOJJ~+Q)H4j##x0zZ|%VgxOK%BDMhlTtHg|bg)WdjO#9Rtt;|ftRfgk%
zR<wcpk?Yo?{_!?<FZZn5@DlLI6mHv`){zyNt+$u4vw}t{rLZ!Ul*W6E5=#TkbRC6e
zX$Yq;v}Zj<Y4J)M0ua(t@H(6mMsw1vVrSNj=hRb7h#aUOk=C7%M+8y;r03R?ap{iq
z;Y<Ye#UMR8k9u_mkO*_>LgZ5VQi=e_Nfk8-(;VkNonE|u^h58(W$I=qwOFKQAtf75
zKfEgS+lID9Tw^(?PjOnq^!3D9$6B?`L2kk*13AKhPmbm}04hcg6-a3h!K0B+<C;of
zH}IpM!jHn2j)s66&(fC!dQ#EPY5+`9fr=@6;P;>e0OQ`BkIs*32?HGSKnMrYmj~9D
z`O%61LOTjEONvSWPsjA59N_k)G@Kd$Kqx&2G`a0acsZbAP)FlH_MrRzbO49zONukc
z6dvBx0asEV=o0hKAIwpwf#vg&?MtcTY4c;#istRSNfd7^GaZg245QbaR&tVy)Ryec
zNiEXu{hhg8-4CT^>Rue3A(&}0c_)`pc^R#pC-;gZ80W2M=Lg!CB9gdT=OUWU<+rz;
zg3j_`lN^kDRNAHI*(F&KOEF9j&o!fUpjyp+_N7%>I_J1Gc3T)F3Fa<JbTuk6)iGI^
z7TWAOrIJMhA2qmqf;NzS>h_<bt4OyOELniS2cfA~LbZzQ&2Fn0W4VCtYfufKDCjB1
z4g6zExDB8H1_0@bIK?RZ#RnbED^i1u3PK0HD95Oy@TLQCK*bbL06^l7KMGn(0068{
z6Av<LC_v5$ayoY(;ai=>bGn<EyhIcDV~-!1AN_g|66)G)w|aal2_e*DBCzg!8zWmK
z%F4@iZo*Xe!RcMfWl&?%oHNZ@sN<q1m0ss7;Rqixyz!ANk~6yz$>)Job*n2|i?*~}
zEbTF3Re1~7uj5^^Dn@=qRmsV~tjV-!WYmq>#!p%l+IKX%d!B2n>6e-<vzZB!)t%BL
z10_QaqaTHCd_BDuw*LTNyN!}WI6}+!!6v(_yI8Jb@}vW3<Qk)>XpmgPh=$43e6kLr
zwD#P~mPRs#wT|Xdg4;^*4r9V4-Uti84UYBHsScZ$(!AHi*4mZ5w#frAw;_^MQcHUp
zrKb4bQWAZZTM1(-qvvzMKHPIn(Q;Qze%Up)r>p=ogIStc`PgTGPalb_zYlBI7q=6`
za}h?19F9TFSC?8AmnPp~5=hunj)0oxs~=|l<7ywhPQ}Z;UfgPeDH{ymBw&uT-5&1~
z-6jZFi5!ez^)-j$xMFW6>6iXJ-2geqB<J~6t6QicmF>~KS)0seKA6d=aB3=Mv6Nfn
zMrOHZcdTnB673XlN9H+RrJFbz{6AWP$HCTdL#Ih`8nn4$<d40OPxY>gM<(JMyR+72
zWB3jS^{YCRi)mvN?~)=p{VRA$sPdRe-lsAy={A;HbOJb;RacC9RxYW2mfDeLAG=+}
z2HvcFO>llG)b(kKO=M+AH{wpf^U}LrLfthOA&2kCi@3HwN+pL$Ek>(5vmW!t^IK{W
z!Dj)ujF61jJTdgHqeHg5lHu+omCP=8e82)}TST<Cv4Omm-m(WC#<s0-<R}9IiOMZ|
zsEFM*N^m-36$FP3oEngl7mWK<ZUO1gRwW-h{?j+4TSou{68QvvSmL}MOvh@Av<#@o
zIL~}__ciJtv|Z7k#8&VrI2mFy&pi5jSD4NRof_dr1~dJBw3v^#`+Jc{LC+j<PT(F0
z{0?a`$ib!|0LcXBG!97}vrF9Lze;a@)BvBw*R3JWPq$ie0E`~g(l|b%feLa?N2h9G
z&-l}iKmMw3sO&q?0%MGk{uG$}y>Uu-@6*<hoH6f;U^Ml?{OikpF2TP|m4{=_JuB3h
zVCJ|ViVz93srnz6Ao_dLLTAp6!yY)zD9FdH67eIPU>x-n-Va`KY6}<X%_t;+p0tGE
z`;Ie4PbBy6>p&4qFb^0$nXP>Rzi`5`W%kK6rQz4WVcXOi7$fN4+3w^WB_juvkgh)(
z_b2OLIs5>**!MAR`;#8k^l9W|RMPAcA$n=zp51AOy=o!2&(^c<2~t^9HaW#<4x+Pf
zRnOc5Iq9CX0KRbZRBRwHH5Z?lg9Sr|Do%P-kf=LbX$(0a(mY66u!;#h^TD7Bv)qj5
zZWv&XdWkhHuB*52Hs7Zo{c4^|WK>)z80rblLM#E4varTOV4mZ+{0#tJNm+|80FH;&
zogAl-<DY7ZHDCt{t~l$#6(arYl>^wC0G41L7}#(~$gJaX(JLbb3&0LPtzVKw5UQRC
z{VIfU7Tm5>sX101j(d;BfDtccD8~vVLb+4Wk5Fn@?unj7+@OJ-r>|N@wmAe8&N20=
zwg$m;PC6dqfF_>dys~2e?e*_i>#9EZv&QveLku1dYSq|<2u1<F92%}|P@mx-aseN7
zpGp9_vax`)Wp`(c^fgg#Sllu*1!e~TjtTZPVO0S62o30Z8bC4#aHqZv09$8&C^GUv
z<W_Xo(nTbtP__U&f5NXvA}nQDx$9NsiWzcG%ES(P8UU|vc3M5I#TknMkyAa(#*R<U
zgShG`!3M@hA(ZE}HYF+2O~W}E9MA=Oi@8ui<^1Z{$mn`iCBBk$aM>Yv&M||N*WR_H
zi5-quW7u*kDIio(cq`n2*S!KV#q{x9Bw@4jFUyXD<{9_sE2GmVGAJ*>+0Py8GAnrB
zCpk>yamc|ndew!#7jR$)P$(HDq;{*H_IUQJ+gq8WK^Opldj2(`cW|T<-*cx*f;gcA
zbVR8qIG_UN<%2SYWGW6p7^ot+xSHk@#>0{I;;z2QIFk;)N)cj0yK{lapbGwE!DL4J
z$k_+fRBO4*F=CPy!jan*dP0mF2Ml}h%~X|Baw8I~GlD(n0w=naW_|fm0ULnhKJ`7!
zvbD3UB#E(rPa`!kRAnKE+($n21wqk{?z91%^4vo+Wn0To3Gai`BCJItOA*QB;Dh)I
zxZ4>Dw>kF}Uke18AdudjC<4e1;t<CTj-sSolEIrLN8Y4K5N*NEI&(<utc5|rW68|`
zP`X=zA=*m-IX#cDrM8`<8=oVp;Py3sIRH`^gYTZTUP#qQb@`NbrUY!V0OCCE&)q#6
z=}BuOs~A!o=L4RqD#RrWc-(R5Pa>rbH--n0FggBoTnxLhbu@rN$6|6veEU=F<(M~@
zCk1d%`&FbGJc0%ebJnAo5<o~G6UpX)Ax1J5mNT`$>FPb|I9hKsAtiUQW(U%yh@p_T
zD8TYPYQ&C?K4lxdMI-?<PSF)pfsU1%F}Q+NRxA~W1O1xRGJ-k(0QJ&J$uHj=^ahv}
zB4FiXB#oe8=bDN`aFUlHfdgus_4lciC_5Nn4nqpKBwe^*8y)dT3UjQc*nzl`PU5{s
zxT>b!>KF3?+@N$F8~*^WTDeRw9Is4LmQA}z$UK?=sS6fRtVu1@(`JTNOhyP|2IM_I
z3YttI+=Fm#zSTOq?Hx`!XSDz_*%-&Mv+{R6YCEe*Bm~CIoN__reJXW*r;OzF_ooSu
zP(Mm{13KNLAL|Fs4gehwxTz*b07#sVP=B3Rm?;^IVTVCPEyv6VZsQ$k0TqmFjOUz4
zI8u20DtT>-uH5t6Jt)WrAQ6t9)bT0ZoPB5mD8)1~Y;wjvr@0^fYPA~qi=DY3@;yhj
zSd^=;&Il*HLm4V?%0L_`T3|^UaL&UooM+OZyn*u^DmTZBI{yH8dexyO++j{Z^y^J6
zk}|EH#(*<tw3R0Fqdjn=p1#<tR)G0{4DDXI{<USCk%E~Xl@vqw!)W<)o@oK5KIo#9
za-xGk2}nB9(M$yGQNP?jN|5xZ+wK|w#<Cyj$Lec$(y;9LzHh0m&eV_zMHGxe^`-$v
zIjGuXQ-e=d4bbL*90g}hBBr2MJh07Mx{#`DUI`o;<aH~#=P^kZL5;S^-$PM1WKx5c
zrp~<|+N~sv9(M434Pf|UFD6E58!XM-)^@Ani0v-ofF0`p0DXt>`_+3(+0yxMZB)%>
zt%(Bv06*(k$*DeMXsPLDdV=7nAkt^GVzv88Y)pN2?gQ4JrD`jC0?*M0>U-A8M7nQt
zUX#5>E+b_HNFt=l?FV&L%<RJ*>n~Qic#z2t%onH~>h#w!AltZZHJ2F8!4hD^r*~RR
zxUQ_B8M?bwk~KM#j5lhKXcICW^Wl#}=~u5c6op&K0ddZKMPkXV-NkY?!6VwgCSJ=;
zQf$6=(9PB0y|#6=m9r~jY~3p7hPAd&^gE?wo-P@P!ne@VwVg^UpR<gHMj(d=rEbBd
zTV7e9bODIY;nuO_YI+AeU&M_FZljO@P7iN-hgP;X5UEZ|o&c<Abo<*-!XjiV{;s9d
zH8~52t_I2RorKnx=*e``S4PE@Lf+gL<1}4gLvEnE4tNzE)afjKUU|k&E0oo2@9t$0
zADS=WdVWYD1osaRc(yxRn{|ulm7FM1-#mU*y&k2u%g&VH@sd3&5>E(PHk{JP587k>
z;BNW!`c_5mp)~g~L2Ma!0vrDTtyI@kZD`9xH&yW^&BgFKJ_|&Dejkjlx2fs**G=L5
zehot0ykw|fysj`u;aTnB8)IOXdw<g4{o;@_pI_3hMWaJ3@m|8BH^vzgq0f3w9Z=k%
zCCg)^g5o*QG9EqZf2Ck(*3-iBCCr>7kQ5AYTf>kID7)@+PBwZ6S~3qt6xo|>EXUHg
zEpuDc>?bkDZ1To<44r=}t6yM*d5=KGXdD7hYV+L_$15we7m+*?$HN!sap_&Lzm2V0
zK)~c=5#E;0#Y&W;xyX3BIc8WSf^xA5fN;Hzc&#_O5WEpdCJ7kNt#caO*D>DRTE>5M
zbgJljfa9<9HD6A@xV+V@W08Jwy;+YyKp*{j#;W9Z?rX`;k4Tt@v;hAA5&l)rXtvij
znzh=?Bg+wB${79J`g>NEt$FqvG?0LBDvUa{wDOjUWp$Py%2%4Uuc)A!O&t?nLmCb2
zGm3O~F-QSc12urQ6W#!#O^Odu*A)wBmv%+OQoPZVl~!Z&`wA|_?Bms)Gh9Na1;$Sm
zAR&f9$gWD~O4R4Kk>Zd<<K_d`9R3xhr|JO&D=Thy81(183SGqMD_t{e()7hLITk^c
zIr<t#o+awTBi^XW!^a)z-Fs%U4zX^mazMfLs4jKHMOI!Bhg0iInG~tXn|Q}3psXAF
z*<#frSiohGPC4`<s7tO+;Fx210UZ={rw4MDcQYvgSb`6@sdB!?v8T(cI(u?NAi4Rm
z&1DT-7PyVc5=L=~YikiS1SbTXb6IzBu++q=KX)h_k8Fw@w9p|>UwFHw>kTFB)^aKH
zqanFJc~5%iREAvfT+P+7hVIh%VR8yNKI4k7s%ke@_VY^&O)yitgN`Utw&RsGC+?kg
zKPoDYmvJoctH_%J4B(vA!g%dgoy;1uu(XH0CVyHpOh7mkQfEBSO#m6|N-4Xzr6d88
zKokI^0tjK1BcZH~M?ti^Rb-7;RQsp;R+P69#kX^E$BKHma0sbsJ;9<II6lo5(m_7e
zHAMF@tiDkrb~B2Ta3g{Urh>xup!K8&p0!%y`UnVCe6i<>0W0iT12rAR!dt}7#AFVc
ztgD@FCSNKR0i1Be)@)Y#jqSoX07M4XW8S67bTm}@$e#Da2Xn^=B<<XxMom(7)-MTr
zXxRf}@Aj^i(@(dyQG^WR_>VPnb_NCoE>`ztdq~G*aZ@LVtx1t%j!41DP)=|?D_2GF
z6jy{pIPz{Yk1X}BgK;_k01Cm^^eFE~+AV)~c^(S4G`U=LOr<!_Nh=%K1Y~rhy>a#)
zA~sL<T|zfUPn5X?hBd1vi7j^KGn^b6r8GmMC9${P^`jhea1C=q#kTCqvE_>r1_!5l
zseP*7%>;K=u)FzE4a<+=&stv6BUB~S>_GvBNcFC2!2PRSxtAFm_WlDu<5^m^yLSb;
z-bR@W8A9VYIPX(@JCaMCIW8sUM=Zyj{{RvGn5P-1q6yJ(S36H?G1{8hpyw54Bb)T5
zlirM<&XXtJkP13die^nNO#l)iNyLg6d)7X;;rmTWB>75Ahbqc&YhRr7qn_EOn?SU8
zI4vI5{{TqwBgLr7k}bjpM#eHhHQC8)YmYtANdvAc2gYN|xw5!-D;g5abBuqS(Wz_J
zsiVkNP;nl2WPJr{<LxZjKGMyur7ch<p=QW{ZIWU~K8kVtst7FNkHaY|ljiIg!Q}DM
zuE8938a1mnaD;X0c*alE*E@P|F3rB304RB4GyDMY`I@woR_KAInte{cNw@MeatZzw
zP6vF9{{UKUyBL<z7_q}Pc@=e|FzN827%bzD)|ntJIwxg8`kKo6+)~lm5MF7vr$CiV
zYDeD5^{kHvvtGROIN_z>f3i3q*1F4^e>%zF&I1f)sOXwl(=Gg^z){kdKf2Lex74+&
zf5)&N?TUS_Jb}em))Hwf@eX%qIqQm&z%aH@;|8aoeWG*F)q9iW+sOX_-BZ%6KNXp;
zOXTSH3{E~=RI-nc{w`gc&mK5t1V#r1vyM7`Sp4gWyCtqb{t?$F09MzDZjJYgbqkW%
z0f_^#?O5BhD=`^jbAwVN?q2-<6gMA@1FszYd86AkLJpk%KT1Q}86y;NnmZn75SZqg
zdUeG(^*9+Ltu&8LlmH$-!kR}oBmV%ePCX8NDF`{_j+6kxeJLBS;fiq_Wag8%rawwx
zHIJ=wzB+`<raxj(;<~0kFRfwtu0JxtzMbizGv#Zcw&mB8&wumnP~!&xaC_D5Z9J_`
zbUb0m#yV9Zc<IQgWg&7%{CN}(m;<#S2XDP7>Tr3aF_L}IdS<L>Y*y)k&vQ^R<YRR^
zNn$T~Z~niv0DEu1`;RMKyoZoDAbQu+=yybi)K|%02`BP=TFOWpqaV(`v9oRVaS{F6
zm~O_$H8At-Pj0ls&1y)U#ZbLn*}=gFtzPfxRc}BWi5z1z0bOH#tCQD^=9kNEeMequ
zAROD_S&umc_U4@^b&<;}Y;^m>vG<?_m01&&1bSzsM;v57%EM_Kb5+@<;0%?>?~rPp
z%S<w;N|sU=>w`cWK2s8T6nQR4<a<;W#zK)fZ2F&HtxvS9xf$o)fEA!%gp3i;imwzb
zBs*AOXYi}>mN7}54s+Mqvn~NMGelWgM`OX@&;^}@^SFD``A2rr<0iA?^A<&7K3C3H
zJanmIigXYV42S^TmidJMUt3U9adC=aiw%OqG)CuU(g;vH);-iW0!ft^u-uHOP7XWZ
z&<5mo`-dzIHK7XOOAb#4qSM*Ldu9hD5&F_i1cFpBVYcAyX6^N$3u$T@N!}@@-9v?D
z89gylTaD2&oQ?^{aa8YPkV_fKDl^FXPz3%`mMg#J7@=WT8CP1RX&u1J23bi1A&xRL
zQm!15prb0Dow=Y31tZ4}GCJm?kOe}>;FansypYVuiue)&Nh{x)bHH9Xo9?p^GB}_G
zjiC%lbx;8$epPxX74h?Ru6t9ql1U|4KrOU^*smQ&<<hnEo%tU&Ksi5^09u~ZAsppT
zV^Lej5l0}8m(s6YWT+#lu6h)4a_Yg96VK~F8toiHHEqBHj8tr3Ua|}knrx7<jxb0u
z00=z_k^Jh6_ENBRQldu~{{Ur$0yLDu%EUU6$f%^+t`&$Y*Er}ZqFG4|#9>Y&B(o0L
z#Yn1S4$N{mU-6)2<?>V@+z2DBND>}?VOgyMi4mY6CIJBSC(^7#8GCh9!nWKpngEq#
zfb?OJ+Z2tlLmY-&XX#X1PGIWMw$Ot(?kU!r!P_AD*mLjnpbaHh(j{ZipGtq15ab++
ziYW04fzx*)q%mfHmyN1UJ!k=vJP9JM;4{FaI~c1ga!xT>@2C0l?#|cf0qAMb#PO1>
z-44}iVlKxdJD;2|;}s-N43URZk?C18*-GpI&lqfu`0G>K+m(#6oHGo4dFe=H`J{q2
z0JaJ0DH)<<IBuN{RBK}L=0XTiLbr9#QBf_cTd)O-C>i=1Vl)(|oT5Xt_V=k3;Vj^=
z%5}|CM&9LR95+H~k7**1B*|7kG4vD+ywXCjhhhLd53M)Ng@yxh{Eby>b|y49WB_hP
z=zR#Nr?F&jF&vWQek0J(1<mRgB<4Kzsl&uugO#c=5~WTLmIgkCto@ub`KZBLu<XO$
zkQN={L?yZo=e1Xk>K1GRl6rfOYAz7V8Ruyy3&-evs<Uax6ta>Ej)VAqlmTqAg2fw;
z(vLnghdksAk>0Ds8E~X>Id6KBOJO1^lfnC}I*+X|EQz8Z733bC^<D3vSH|oBc9Wim
z-iYn?<y({kkUyBHzq8U`y@K72I*)&P0J6@ERDySXX=0Ib`@Z%#IqOv8fWpiMahxeV
zMOuwANhb#wBm5}=I!cWivh^n&Y8#7`j!m5TopGL`q!9%Ha2Gt(EecA{y?$bG?@fT!
zyn<MZ2Fmo{(uo4FEtVMks=T&B-ayE50Ovgq{{UXBM7dB|vE5Il01I~?oD}jHe5XDA
zDtD0)PI_alRyNC$>Og+u*XdKR9$JFHK0E&aDnLOU^hQ$|;fHMX9<=D48c&meao(c1
zutovU6+g?~medg-&u%!T2EhA+6b@)#yY!@>1GN-VPyl*VZ}&|+(;R$;fHACx`f2)_
z-1MwVFZlgGQ(K;tkO@qi?h)(Wq%?#A2t5rjF(-;|GZ3A{a7p&`tvgZsum*j}>r#kO
zS7^^%)0IMwC;^kA$eUR5D+g4y1j`IZZ<sd^t!rwL%l3DY*k)B33+q&L*B7xw^C=Rp
z2_BR<-4z#OiMjCklzF~h#{_N%xX(4$_;X8!+BVsP8;otMnz&O0fC1X2(nc-N3Q?w`
z8v|p1vf~p6Rv-`I?NsjUUI|FHOvX-jfzq{a=leW9XJzEmEiRUG`?44g^f--8qXtbj
z_TE!-6PAk{!%EUl+$nZr$Whw5a&gw0sESEd89e5vl&@>t=GM;f;$rKyhbn0cHMD9R
znG5i7>s=h}wh~DIRu#1HE&Fc9-m99@5hhhGwI5@m25~*(7H-IT0b4#yeo>3d8#-d3
zhW;sc;Nx#x`cnP2AD0X;YMspa?r<I@vx`X7Bamc5tVm4obM0Mzji^H{s%&6E9CKM-
zDuO%fs8xsy@7|!d@ZH6ve`vCuvOaGpo((Qb%Iu|Qx!I#{<xYPZ&ekmAa~;mm9S#Zh
zHAhX=Lm=}<l<UJG^{r=k?=2li8-{60HqdKFa~vzQ{{Xu`D|P0s&Ovb)BRp}M&)Xuf
zW#C2E-j_{DuCJNGvceDE^)#a$E?k|>_>=b_H$z#2K(_l(ow2waj0)HT0189zL6z(Q
zKwY44Mk|+FiR^AJEfEQ1C6Jz*Yp4t})Kz=SG`VDcH?MzcsJm`7&PLb7ut}_#cjcsA
z-$UG2Q68fcCsCf5u3G;9NVB%Mk`+Lb2J>Tlb@r-PsedGD(N3_aI6lAUrA(mj?wtxS
zl1BEiufZ8eUSvre@R{WP6{Dm?v)hN60p0!K&2gGmgB{h%UATE~6pYB-E6`vu!4jz;
z9+YylMMns$MCUw7pxP^o#Dr`hthgNk?_A1E`Z*e8PSRS)L5gPQ1Gvq4YY3)Bjqu9D
z1XmlX=#32N21&Eu<{`%`>N8Z=GSqac+evIC?wV)Ppt;T-7Tiy@a*e6SrfW9qI^s5P
z!Igi#k<EIgt*~nkB#)PFE1lJRHw4l|WsP@)+NbDiIY*m9V=sR1Vhg*-@9q)?<ymox
z=WKLKjWYFPx8l@Da$C1Oy{n+obV(Ojl4;zOTq=*HZW!TN<r563Y>KGf%^OOhgZE3i
zR3$A}B<8N*_RVwJhPIaK$Q&VDV0zXyuZ^K+0#NaTk~fTSI`dT;ZrU90S97|@u5nme
zwt|;7(rl2cD+v>CsH~s(P3(>Jyar_^Qd9&xzm;{?vw6|(QSy=By(vMh!ZLAs9J62C
zTMeqRX8>?B%{lEauS&~k#T1;r?)B99QDmPfN%~Wi1sFgTeXA}){jX$Ur-z}Otd}|S
z2TXBRtu#w`KKJhjPz`C|p0wE=B3#J83Th~qQctKy3@O4!ss~OgmDiJf3&OiWQ_WS?
zb=!MOcXEDJ;g6+q(CW+myXL~ht?uFv8w}vG^&gdM8cnN`p0+x9Gz(Csd7QH^Ijc(c
zUuH*by9Wwu3Lg?J)Z)wnB~yn|KQ3y8jkNL4ac6On8ap&c)E<96X)0+NHs0*)uA_$b
z(88o(@+p?K9$mbGLAbJ!k8D>pq1#{SdacF1-2QY0R!B=8Li3vJE#^rO6kvVxN>Q^V
zwzNk%7O(b6;D+FY4BG)CziQ}Vk!4(tO;y!2yL-!5Qy3Cwa*^1MYL1DhZci>jwd46;
zKj+%B)jdmTO<fz5oO%pYCidSM4iD0+zN-SJSDp!~x-;c(p>5@jBoUl$BY{pBVUb+E
zsWr{qBIiyyxQ&6^o}<#QX&SV0uEuOg2h0y+Q_ZPvleNvk?~GS1;tf)G;AtR6c1K(&
z^d}juy-M+7fCVEj#%i#LO=Br43vI|a>rPtef(w=1qc2o97q)VU{z>CNQy<>zP}=Lw
zYdxyof`V|s4!9r_{VMj3uPn^+s2L|C@vRL{ONQptVxaR7?o-?vgqzhGIYoP|7*ok5
z)}?1UyCTROFzM(;bynkSAP&{f-PznhX9S3&d`CR}F;t=P1lIBx=7v+8klT303G(hK
zL!Eo4S#u|sZtQqCz^;60a_R?c&O~`Uj{g9SWzFKa?llX0FPqG6SwK8+Yq7ChTY^Rj
z6<SD*X_>a39<#S7er7As*2;jZg%|>p88ue^?mKu$-Z!_(IjW3pu?|jKlYOQW#_`2S
ztgHc67_Kh!!}r&>B6~aMi3mAP*{sQiy`l+WxwsNr{{YJ(gXZV4tyB}(EW4hNeYvF1
zy>Olo@rk{a?KKn@w-IrNJij>2cS=L9SEpKuMa9{PqP69Xwc_G<!RIwW^esN!9hNbY
zcmQLX*{rQnX+GN;ASD!naqCGzH>jOSMQF_Z0y}BTfountBd+7>4lASbqf}&6P^W`|
z*0J=UuupRz3VhPvo(*jE<aDPfr1T~eZEDP&Udq}%8s!^>Dsjh3i^7(PXJH&^{3tp1
zr15LA*u@-ewcbTj^dx`v>qALRmZO~e)8$Gfb2jW<CXgB^H6R9(mXp083{gcCfGGB&
zlQaR7t=py5)G*4SqcNO=^{yejEf%Gye8NVJUnrpMUcKwE@g(Ni-ci+U_J9ZR7Qm}o
z6kc7lVDp6oKBv8H8MwznthZ=o{+GW<F=VufhZygJoK{zdB6%f}NntU{&4w+EfI155
z$^1n$DxoD*1JsZ@)_l)l^J!w1r-LoB4w)zNAN_i*Y<$a^2+lX-@~ao58^kA~L{H{_
z`qc)MGOFF%=KRf9*)jV@mN_`2C)YWp?rDwR)E`RB&@+R@Aw6@7KM&HI+Zmt)azH%(
zRm%KCx)z=ox^jPkj&qLH)Va^)UTN{p@LPCJ<YWS4I2rY!f%0oh=H6dVjFx`q>s8cc
z&Up9s_NT+2v2HlaWRg45N4Rd-Pd}YVkGOys$2s?<{w~xE08TN_<w5#!>r_Y{gQX{9
zpZ@?=1bbuFlh>|$&@eo7>OU%J#yWe_o(RSV^PutdphJF?j6Hh#)3Mn4(@t=4_)r22
z6G%G$09sby;PvilJNi=rr=T9DvvuhA>F?a&{{Sk}#{_%v%~RBdY~Qvyri6U8<2Zy`
z?Z^b5oRCkYViw6Fy3dIa2({S(026{c`d1~%H7upD;CuDw^Q6ao^G-Rz#(k*>IqStC
zfozfi>NqsZB1Pf>&uVvLjN`UC)Nl~DXi4koKpu_o@^J@@EJ(->2q1G`VCb*rX^|Y~
ziuk|6(g=J-rMbYwn{)La{;K;Q!q2}-PoVx)F@EzK*wb#b!aXWRsLx8&k)&YNYr*pJ
z2?x@xA6kOv?t_j!sezvXRYSFzl%9sB-ZBr&4@?@4FDG-UBsdwxJ9J0MJmI+FkPO(L
zHqca_qM`XSwn+M8k6N*qNGidB=aW@Tv8LZJ<Ya(P)_^Q3Mvaxo2dM06M%DYffb{1S
z$ftr(Td+Gx^ffD(RDi&Y^q>V2e5FTvsCJpbY^#i5gVwYXD43N19E{{uJA)idrd4g3
z#&Oe{0CNb4A&_;ULMAbvK}c>O-WMHy>Fjy+r29k%a8*0eijaM%0#P>5M%;tfaHf9j
zo);sxwOEM4cYMD}t#fq*a_rmt&84t=;(#SdLga1A<DsJ|ob5m1MV#<l1!Nfq93G>L
z)2=0j4$zov^gK`kq}vG~cJ!wS#!t#I++v?<V}JQ)*dA%K%@k?7Zy@6ylmQmx+(=A)
z1tWQ6k`n~?9qC%`6FMRQNysD90-R-y819GVCm9p~-N-=7@;VSYQt!&(u08QXTt=bD
zP{;;OIjYNl46yH142&`{_3uCq4g25TAT7oiRN<61;J9y4I@Kq;Sfy1dxC{&qNUK_X
z<To&@s*XT!)_^6JR%F27j@au_!7CiBiO)T&M&=|boxF<8`&4n=GCJ{tgNgu{H%uWM
zQimVh{4r5Udm39bg?JhKD!Xcsf~r6SwgK#T&sqS!BqMOzNIs)A1epWm8<d}zVu-Ke
zXCadWC?NJZro77|uD}Bxv;iz^s~8HODeX^I2cmOKS%;Dciw+MeN4-pB0l*3r;G7Xa
z2po<S8irLQmW*M?YKBck5<(d;H*M+2{{ZV$i*Xc^0ID~2%>Y=6RwI=lj<oIM=jAyy
z95Rn3@}MyG>r*_tRAxLeAatMv^B*IF#WGSDVSx?U)qA`3ie04v`E%2Q^!KMN<Z~dv
z2Rsfv=mKaOMFm+;e)RmD{ok!u7hxt~RBhYAsqHROST_^_v(SnFaV!o>ochybY^TmL
zDVl}ow?@k6+*NpW1ePq6!()}jFeXsJ{$aUKO0l_sz{vxs%~ui>D#|xtWT>Tz`5D`4
z<lqvx=71(Uzq`Qc?Mhv+a-fe&WVd@_ZK=9UXJ{OrdsTn!02s#UmIJS2KoXEc?@zdM
zky8xg8$hTQK<Y{W8HvE9H_PWLvXy+}1bb2f$lgXa(gMSPI&)4J8I4<R4{&;l&l-{Y
zLjxHKI6q%sr7;$yQzKz;tUBYpJ|b{V2OVk`xeN;^7{&p`M3;}`g;AH!6b!rr0niFL
z8Q=`l#HGTJ2sq}mE-&O)%Em|?5BJ3&F3a-`tOq>}HYH`kkQk2j9Cu!DTrVB-+N6$e
zE=I^Dd;3!YT)FB7C?SV99@Ni0(I0Z06O|+1wK98$CuCsmU%mdw^`HqEm?=CTV^K#L
zQ<WgAb~OUuJLO7{+~9wE+)|r{LN@hYF+dkE#9(0KwHR)>6++(nStMB%35|vb^!KeM
zb`0A_LC5Dv2=M)L$>?e*hUvEu0Ud=x_j1K9)>E@Tc=q<GA(XtCVTL_Dse!CM?IERK
zyF~yL-%5AVl7JBOsNe1ykkoEILqHhzI5(#rrne74Se66*Ed5Pwo|J$oD4_MG0Ywy0
z0;#N%G*;8foNgrJ@vSMz5#fIKQC!{XJ?+eIZP%mwRmEIf$vYEIIe8j4<hbIhO|HSE
zI9rC>5g=|oja_SVX^A8|<RfUVa{mBIlJ@PI;c;!hIQFe!6!#RWC84_}qxRV5L-$>9
zqt>F*H5lyemO02*931yGJ%xp}sz!61a5?E&+UAtkw=uLi^0$8TZ3;1N%q3Gz4H^7F
z3|DckcO--5Bi6R<Tg-?bTJwEFMw?EW-tb7$K^q_4`d3X3u3(L0l!ar#{AisuZ*-W;
zT}@qX;6-f8PS8d(SXy?Tbx2CiSpv3Im%SG<J^tHL3CYQRz*j}4La<vbY0*btTAT7B
zq?EKXu5^h6u}+c@5Mhvi5Ttz}?$MCDMG@p<u4{KEJkgq7(UI(;a`#pfCL_2~=^4tn
z>VCB>dX(1k2;L_MdK_>oqc}Lo1XCoAITLFr#U9Z;(7l^mGnv$3hU!5wHp#J#!xYa8
z-powax1@RY?o^(c9YOr7YE2&9!5JV|HLYp)8fKs_;BwJ~!w*&e0P9t*S*s74aopN=
zGhDXQnEwEXRpWS&LZUSo1B`SP$Z6M8CaWxIlN8FVtbbbQZR`cf!@1ZGN>YN3;OaSS
zEV|C%L}%s|RkbPR&z7%{c;dF>u(pq+OOf9dI;3m&PzsJ{t&q7S_h&IB&Z82EyoY68
zO8a-K@oM`5nScR?M>V&>$Rm$Rp>d^J&JOkD^!B5kFLWG|j?B!|=eNB8OY$<FD>~UN
z;gB@$9y9zT^fl0pBHNEJZX>2mJn2?s5MvlMT=7~D_k~rzfur)_P@s;WRUvJCJF=hk
zf5O$Kx;zT%z>opyn$l1aKwgzR$!r{sUlGfN)U@^nf8HVIa2-F-6=^ky**46fwvKaK
zrwlMgMO2$iwVOMm10w``QO_5;7bK(bvP)Z}nl&g!(m2Ic*QID-j#U{dNc`#@CMfL{
z?bAQIIR5|&)1CyofTWq)d(^uoYX^N<&ggd%O?e=dPT+qEPZCV<$moFXd=P&M=q)Vb
zv|rt?&FfkE^@3hW12bT$$@ixgxr&sIM#n_EHz|0<t|L4U-0dIdHKBju=DuP6j)oq+
zG0k<>k*sh8QSyP(rp_<`0DD!s&iWYpKQqr8!f<KPTirtkme%raIpmOf*Hxuz_VT%f
z8FH(fdsXdO9!)+~PrY7Wd!=1zn(R82inGTWk2Q1E4_psgr2VS*w;F?s(Dksup>EYi
z<5Y??Vxueuaad4zfn|m*gZDCVxbgT@&}hGHktb<gP#o>fGg#W&o26~YFMLGHlNMZ%
zK2#aU)}s>N>JI9#NCOSZ&&DgJw9~C^6Kqj0)Qr`aK3pt9fB>VJbU@^iIGbM${i6D5
zbt{LINH&<W@~teo9lo6+z)46Ew?xPJS4m@RJm!-m=Z-~PyR?SxFq1AtU$nNJ3|ey6
zsfd#4v8a(EUokP41Dcg}O+IO(aLUb{p@GP$*FdvZ&JGVGR5$(`vXah4hCeNb%%y#3
zycsRkCf03D=z-zR^dxcUeQTf74xyv!(%R}0Dp^R|?cd)VsWqVnvX)ATDDubMIrXV^
zNi8*-Erq{$q%shB298#=W{|3$jNP}CN`R$hYZ^JZm``l}T!8$_ryIX2#_-m<W}Zt+
zmRRl~z$kbuI%IxT*eTor9qTE=+A~Eb7j$z=pj|Y9zR~5NISMMoej0!{c_wylgl4x$
zG}#y+`N$Ot2&Y<I%Jy~^_Gz*e;MQ)j;rMRPoo)N8g~<hb*3fl52&D59Bjy>W%Y6w|
z8h5$O*xTJoN?wndcqH%zZ$Uk@XUIdA#z?63Ym|n@Rtz^|sOwxlq4uSFT}}(lvBbp6
zfc@kn^)+y$5~!uQ=rF+yS!mZ8sThS)PeILPX!@PK<SJp6Bp#sWwN0wsh{SOQ8<~gY
zOO>Z)N_W_j-uf$$a8!VHk?&JHFunssxb?+z9v`*xukXnukvkR7p#axa{5!h=Lyoo^
z(_@s?EUjbLZLT4O1cb7d$2<z^E&l-33gz{CxUIg;D=;s-;16+Bhl!_-N4IEXEZ=p)
z<!f(d+EzK#?A^|*Rn;J|Oi3cCVbq%B!bzw|lEpvn;(gn_N3pD#^zBz)xruJrt(YW`
ztI0jNHPhI5UEqxrPRSasHs>aeSjB3~_Ko}~*R{X4f-RfJ$}`reTtOzKGZ@`=w<9BV
zD4W7|a-cqAi3d5&Y*<-~Nbnmcfl}oZuMt{Oc9FsB{sy>_{@rbLD_+I(BX!O>0~KdV
z@sw7~mfEuzZU+Z??G@e+bH#C<Ht@7}tS{|hGF+({LU<z>Jbqu5Txuz4F!oJ+Ea|K@
zOKZheia^;LhAEchPdiD$4B4+Yf=f*-#dmEqyPiKPQ~-dj$5C1qI)<+q3luLXE-*(N
zVu@2pT@F0XT(UZidrp|UTv|#I&tH1V(|lO!1Xqx-eDwp0TVbneqioShZbK20!-4&2
zJRhOUZ*0q{y4*@+a!YbYJqNWVB$vIY<wDxU*e|sY?Mv$gK-ezQk?g#GGhKD6?6*N!
zH;V)s;v{i^6*lA!nIP9i7{qJMXE%L{j9OZbqdv6LOZn6cGe&u&$362$)_@m0(UFW&
z3PaH5kPf6Ylw<Rx2PfkPXVk3VMPjVV&w<%a@8$(`wkhS>pvO4pG_%@4JBN`=FyI=O
zfG`FCs&4AVH+5l2<a0@pnog&orCzjzWNNZ)d$t5+V+uZ`fA#9!f`m>#gkrMwHr+8#
z`Ri~8)F=f104mtE7>nH1$ypgi-b|33(^!o0O5JgaM#g<TYco-~%_jral#Zv0LVrHg
zz-jb7Yr{WjOaA~bM=<1k%oiQ{X1&NBMSRKoN#BVt;(=Ij<&J+UkUVGZTSb$PlpK#<
z^yu&xBO!-5#%XQ=8xe+Z2e)ci@wWu_=RUou2>W;(^GVe7=72HKVERxpcp&psNOs`S
z(Ek8B2VtMjy##)F{OAF=$m5zu$2~LFoPGZQoiyVo98dv)+~Ykd52!zd2lAuX57K}e
z)B&EoGe~kyG0i!L6oho<m<?`zwFS`KZs2-U<Y$ig#YZMKu>2{ZA3FS4hi0m-7dwF?
zwQwubBZFS2@rDhO+pz9gf6wV&SbFyrFLIW`<YSDFtsxl%4D(Cep5D|0&N^n0!~+AL
z$C`kgN|?_FrB9rn@@l-p54d9h&<9zi&E?(L%DiorNF(cCWcU(MCXpUF`9*wLYUjvC
z>4pc9?_Xg2F1Ryj@Z|MDQobRbn{}ozsT+!ot5QbPQ-iZLDI8RC{{X8w`cnfe5YxIj
z!96lP>PLlqkhx_l*$f9tM&2bWf>-HI-1z8m???bC^L~CtI*#>9_Sn2@<$dKOjP(3!
z?q5H2{#6T>3`%4$JdAaq2rVG;Rn^s%T$A+AHE@tXRtye!<AX@7<pC;sdQ$xTl>IS4
z6I*~7HVEK~t9nl5Dx|MHDnKO9-Tf*l6@!AHf)65qA!|TG;Y$O^G~o(JuCgQKoa3RZ
z3Fd8FgUF>GW<KdSpaq5!Fa(6~IbqFJytVUWQt^_@k&meDR#jzV@`LroE3BjM1Nl$|
zZ93EJ>Y*8n0Hfy|oC>vY7D2L9ED7WqK(a9y&({>@j#cbv0rr4IRS>aW0NvC9PP~C;
zRvZRB38<B2WAcy36y}am)E~-(1#hw{&P=iAC#XHKPZ6|ifNpsGPf^Eum6lOUwqWFA
z@x=f^_H^3Js(yZ0160nMisD7ws;WRM_3kT7M=8!T#U|NCP7l2?Sk0E-&H0#dxD&MU
zxFedeV{P_a0;H}wkF6^LSi0p{WD$zAf<x**3PUbQDwwiAon*;r=FVO=7(GF&jSQgy
z#zs9V2;y{<6g)BMj+6k|ZG6ZKWEIIcVf;T@hwKW?xS&=CIPBbFw1jdVjrvn|$=94w
za4ExL5+NF#FvrSI@~IvX<~aZc0OLLCd`NwNDs0Meweyc$Py#@^!ifP4r#SViM+biO
z3<$?sf)$g?>TofGQUsGdO#nn~Vv&GuLi8u7s=@;V#~djn{VMYZ2OQ_=O>q4f5~tFD
zBtWJ%0E`~>BVfo5Migi9s_?|ikgQ69Qf!kMCy!A;5Ev1eizYX9UdP;2Qd@{*Egwu{
z*EMvbj2xb7IRuHG{<HxK+M~!B7+`f;xf+Fx3<3%1P(>LIHnHcmOcl>Uc%TMN2zflf
zL0>~q&1RshL@-yLImfrstd(FhxPk9OD~{xvU{s71VC%{5rlf0BICaQ5-MDoJ(v+@S
za3o3TRy?-O(s`r=F92*72O#GosG@sRmNWAF&DZ?;)WI0%2c;&~E0BLGU{n#1{IL=a
z2fa+tEWo>=EO;aOiX3h^e1;wBV2$$fXaN>2(Uf9yj4KiR=ny8-tf1}aaZ-p+_rDrp
zQ<4dw3ZgG33c&e(nBt{^+#%ejD%i)hIz%MxknU4U8vgGgzFyP;Gj%@QDinoDJCla{
z!1VkoO`K;rrmz60&sso1ECmU52L$o}r>d-pv;sireJSpwC_P7UO^E?!*hmAYrUQ@_
zVYm~I$kG%ZZv1@Ro73x3tXTl(B9YK4lb!_tL2+)cgBZbHcpd#|u_8*lA0fw6ikyO1
zDt?Be3Z>JGG2r{q0I&$j+CEd*cB#V<fDy<Zy=j4R*bUA)W}Hx9oc{pz=>W@^)?tDM
zao3N^pn(cYgP%d3YIO?ShW4n@cFFS`k<*%BX|LTBP^07&lmN7bmW=U04K*A6!%`ZK
zPxWSiGBp1H`1<@!ZJvU$H2(nj`uyv2u%v)WC^S<6D596zfGXWFR|T`TwP#yIZ7*fu
z?VRuW8rgMMTrkc$Rb56R(Ik<Nnlt)$ts?pv$~{UNiQb9{=XXkM(3!2uDd(+0D0yZ@
zP)N>lYUQauYJ*yAjMu#NDcW1g@d$#D5AjyN*~Pt!C^=v=R+ohs7@&a4RP-XUbGtN9
zvM`~AZjqyq0tn+Gpt{l#9x0_=-!8+R-iEeqEle!g>DsJK8p|0*=~eA4#G#?i?^v)R
zT(?7k&2HMp$qMf3MG)G<4=TBDTAw+ol&`T-i(8GNgZk0Zq_Fp*j<iq#ip%j5lV+?J
zaL&>_jcQXTjb??TZia;H1`Vx;nG9@;hK%uBcF>4ZAH;got>IW>2&Xuwnr=;s+T1BI
zOGQY+l8QUf0g5Q1fEJRLl7JVz0Mb&>23M5hRFsYs<38f1yty!`P;tiwn|#JQhhf)d
zYORs`Q-I@@Y@F7X>ddy$57G5SzlU;X<vUw&?l`MA&AMa&)^?){>CW?8$NQppGOuIn
zOw;b#?(29Bx8Jol9;ix9d#`hPFT0v|;Ygzj1v|B5&4aH50uNAYI_4<W>@LBzlmao<
zw0*Hz`izSe+$H)Eig6}d42wmw1N~SE4sa_)R3e2zfIC$-zl|YgRs@R5yVhPgFq@o{
z(MEAiMaU&lEzXai<bhRhrbUP@?oD7WqjfgYB9!xjF^(x?vec!PGa`kE9y8QaP`2!c
zQu-ux7E6f6PJ7jwWGG{d0&`C3?OC%_D5d`Z^-^}DKC}$0E}dyUeAtz<>sgmR8i28D
zS7@6#;P<WH=RvAdk|EQJ-5z(Zcw+V$2B~W!HS8ScsA29Y_MR^`ki#YVvLhXYfxtEB
z2j)_((2QcZ-ABWjxSA)8XSS5?MI-K-+BH;_rioOovl9OR#}-f_{oo}1(4#r3=Ty4Z
z;%M#SnHZ0hk&3;i_&(WA`-F{hF|kw(S4(SY1*$5-fM8%8b3>dL!iUKEvw(<rmfp>z
znMBj3eqNcZSv5Ztwa7$Ec${@t?fCcNy?;F90h+BXjkL0fS|Pl5p;z)3vWdWHgIc}6
z^6$!s88Aw7&#i7B3kWp($YYg^av>u);<~j|MFAB+9@LMPjlkrQQ0q4IAF_$VS@?2G
zO(dOrJd^+b|F0S5EKE5YQ-+em#4v`O&vPnCjyWXflJij1nmL!8Pji+Ib1I5*E~gQ4
zN{%f_&N=n|U7zpokKJx|W4q?MU9ao)-1GT(Jnk7j!Rs7KBN-jqCY0F7$aBSe;dQgl
z5>%~wYAUq9F<vaa-`^RyW{e8f*pJkG?pkuLxZ^<m=Mq|1dz~zAdFowmWosg9jtp+D
zgOv@Wb=En^M@4$<bs8$1&AZG%4!+fx^MU5QXUuRag5)4r`Bzsi8fSW&4bAcMFR~au
zR`uzQE5<_Or;tI$ol55IM9JB<s}p$<4(^-}TCJ;FeSc{`4v2_OhsPPPZPF?<MfPev
zFAboD;@rh0t5aMpq|ap(m6W-H{UeBJ0n0CMv9bFxwvePd-*Yi5X=5y3de5I}sk>$B
zz3#@-l@Ldow;dCwsGj?<IJTwkpt|?v#RH0KUjL{6fE1x06B}%c9%=q6@J57s=jYGZ
zKD85Ni?jMdIeziKmzO=~uKXTU6Z_KaD{O>kv9n?tFuS*3<!7cxi`y80$I3E_tfU@U
zc@F?^YXfx}g!M2QRYC+TGP$?AM92|%vG6j;XdU}_hSu1GOWNBA8FY6@ZPcvpWbA~o
z(P1MD3@SkAvbDbuyIBrS8a}Blrfhb&A9saH1;QGfzUj%{svKRT<wUF$P7qzO(O{j+
zZDam_eu^C3d!W=R_)_QH9=4YHR4p}Um5ImWqTj;e4adM~T=cE#Udd5^r;HCmf17%m
z#QiqwroAKt2r-%2&xQs*-%soDm+4i&9Bx|o$A)K2tmR|^R}y>odf<ek0L?>jlN$k!
z7Bj<^Hugp$kr7tWN;*45^ISe)@*IeaVZPS`&xe8el0(Cz*Kz=h{Mam5B}IBT#9X>%
zC7YE51*5&Y)c%AYZktOp?hK+JWf42SLyRI6R`Txk^(>qFd5O)~Kzm{or!zd?!`Kc)
z9EfBtW#|8ZP2X=ZX~EMWO=)WrIe!FUg9ez{-Lek|!%w6|x}p1zdu6K_kU!`&AB4Ah
z|2)>QUTrZ5mM~QtLQJ#@4C*$xhlaGcgncD#DJHDnush~&*$y?uTQaNsv)dw*b*R>P
z1-IzhgfI>2W6!~$trJXDWO2dRiBV;49R9r{Y1=W~z!KeuNq(S7mZ|ui<KksB_*%k1
zWKq`8_q6e~K_FT|rU|N4<uDb^QuXCc-uw}sp=S0~SunH4-Q$_i!!c#2_gTn478Z)5
z<IjyABZO0sq?9$QR-J1Xk}E*Wi9Pl0v)^}lw)kOT3*ZDT+%v2A<{%gsXOgJl;Y78h
zZj;pntKPW<3qTKrfV8u>YYM_eMq<?5(^-~;d`0e*JNHWASrMQiOcvX@)?mu8c8m)Q
z|1C2zV=;Ht;sMvP*1PWVM`{Pz9%26hLe{5gCPo^YICihV&zPGWW%0EN`l>d~1!{U-
z+q@2Pf5}-|As<go9@Agd`ZwDU4A_R5<TU7xD@N1#we21*_2Tv8)aTCjr0iTxj)Z?I
zj6u~NOA3P)5o2{!lEI`v_b85M(rj>2qk9}t!{H9De*5Rn`u6QJES0ZQp*&!fTW&9&
zq&G)UD){}qBw6=2h^oF*bJHv2-6cd-hrPgth4;dIw~2^5Fgi4lyd-uUgk$k|`uS7U
zQQ7y%F(2g?PQKI`51!*L%eS1Ve-}zaIlk|I?+KbCDEm*@b1eqC_K0k+n^K&eG>6`2
zomU7Vvyo?$9iQPKQuMT5^xt`%Bn~Kf@%=bK#a(0lDPpHKl3pP9us@GyoQll5&(`Tx
z!Ea$tHe^*=725$OpHr9}Qbn5?PiffL`;ZunW=@488<p)F5xw?{O;~KTN}N@G8DPM+
zSHu<*O;gP&4ZY%*Ffm0@>bHgliwh3<Hu8iEGFdX-OgH*+MQz#E{Wf5iwoFtS5#22O
zE?q$@Zz?bp=<Sc&Dqzt{eC+8wDRVM9Irh(yFWvAx)*Gr7_Qpprqof}CH*@uUWtC)e
zR-Rl`a|d#Q?f};7y;>(fH6Gd<%$4~c4nvE$gv@xTyUYcrbpXg4a$+uHwT`GT#k|GX
zIolB+&Kq~StjmG7wP@Mw0ymR)O7~#L`*qA`Q_d?`TAKL1tZhxlRzlSmjIH-&5OF=U
zC;g^Ra>EhK-OJi0jk)aivkX5CkCmYDU4hDda9~2oZ_<d(vVZnnViomu=aTl!AY=z@
z4%-vH-;JjPk=&AOL)nZL+Z6em&d3Ris5&JWOTCt&6#hN4!F8WTbu}{RdCk^XY{Hbm
zxnblH^vqt#xYvD~=Zm?0?)s@0lVJ!!HStKgL#m&X9GLvVH7aPo1dgbT&$=Z94Q@{i
zyH&W#z6$qHCma1{QY^hPQ^3|#M7MVnc1VJO=I)WE50@Gj$17*bjy`sts10iCIl$e6
zI3U=26*ApnVn#b<Oac`5C+?&m@<IU~$6|1hf-~fhHAb>;8w4Br-Ko$|w6K6Vxl<Gn
zNuO<5J{u2-L{Aa#RiqW(5{cV43<z=*y@u(7LWyuDWL{kF0s-}bwqz(5^)YX8!|vfn
z|2bhGWlLtOTFXeyeaK=bP1WhRqPdGfl=n^5^+i~o?U@>63;EKNC1$6_<2eAMAhX=J
zMVdm$)I?8+rhuV4HIE@S>3<7n_>6!}FTa~r%6`g=h2oT@+xO@1qT8!4$K$>a!eG#}
z-MuObuk5;1mV4s##*AG?6J}6gSBvU;_qnj}Jvby^N?9Kf8r%z;k3HOVoBVy}qgRWH
zccv^v`yxe`z#60X7QDo)V}2CTF0#qY{(xv$d2g6_L+WUynK8e%|F8J=LPOFjQg(>b
z>sQ`{sq#}J@Id+N+oCbl2GNdwh#8|Y>UJ4vuL|ms)_se=B>S`bT#QY#mbS@QL!UmF
zRgjZF*7@OGR>b0Y+324g^iS>D`SA85q0we=5`Wdv=kvD*-i=DJJTE7$aX)0_l&#ir
zWu<U{nh63jnA1V-jForSIT?V8cO!-1*p1Wl;ehpqF^vdlvnioE%0K`fmD?B9Q3O(L
zXe1%U0q|ThWPtJdPBEc`zVXMb3v$Do_UKOb(?JO{hhH8)<h^5c0%Dwsbt~=Yw#$@9
z*5eBz>RF&k1g27WyW)UPS%yK`QEea2vtevpOwCRJf@q`>q9S>R$noWZ{ipSpC>u~I
z>+o{JI3<Gb^&39p8f6Afq3@nd%O_vO6&BAmtgj=Qu2%_w>$3Y>hylQFaXUi*^$U>Q
zg0ng0iTNlRjNq?$p<CcC?vul3K$2gi6_<t;+`UcMuniEdQVp6Sg;78(AZx)+ZdITR
z3mo9fTggB-!|!vO08qCK&7<KUoo);Rfn%7J1J%uKqSND=11#SGHJ&eWd)-#dSAo0C
z)SWZD)1|8$K<v<(&76<o3>ZNYznQpS^Wvij&;4W^bhrBUm6{(KnukJ4K~o7EhRb*(
z|1xQ!GZwW-Bb*X~44_U>YdF>%)?<1|mlzdzwu^2NYc3l0hA3|s_>6(PorRaTL)|%#
zU-Pnr<c)t_Gd&y$D)+b*mg1LNil1{9h_nACA2Y&W6tqoB=`PJt43YZrQR3YVS}`?8
z!<#2IMHshFciQ(23(&hI&3<73+wN76@7wC|NXE6jhd)>OI;(Ew1wN5<4QqiTt)lDA
zSAk<ruEsYEWwn0kkwgvm-RckjE_9i4a4mhwx`V{D*V$%F_I1^D9((ugNEQx_XEZ1o
zq=y)Bztn!9p++~bv;bEYFq5vBV2+V2oS>*qyhj5wd7&ztYi@(?<hu*CLKQXOH2-ES
z1wVtI?EQ0~G!!Dw!YSweLqVGo%2<$pQiJ@M7Jj#;pt<ijye?Q@o%}1uWJJjL7q=Mo
znKZaiE!IZ2%T$;X!dFv1<n%y^Vb3w}j|V|G0cWL_({tj@etRH5<_7$R@#<RGcJ#va
z7nbAin*Mf#@7-W?+8%n+lVa0epR(S!MacyJjxWbdPw%F#q2+ivG;gP)o9S|4q}t*;
z?ug9%mQ|1)8U0ELj6U#*6tRgAQzlc3mhwm^vV9yO(`yFdt3>S^bz(EC4S>X;db&>;
zNF30-q}^M#(^KJylOBzisVE+DvKgYAZ{Rq!{-O&C#_A?A4)J&Vi~a+2%os%j@9mb0
zm11R<wnw$7Noq@*W`>-blHUetzZ2EF!%uFl(7VsYWbKM4BYCgBSxrxZihbGUDk;}!
zIg_f&b2*8(WoaQUZajgsxLb6ys5m6Wk*q^Xi&w<oQ7i8o{U4ztl)2L#O4=QW+;11o
z!;QoS>&mUR!Sk~EmL?jbIGVr4hKP$toziA|7AiD(c;~Iqqc@{tzaMZ{!pG~Zk=!?Y
zT}61-EVX83G&apRJ~h~DE8p(;sjnva+m08SmNyc)RmGtu73_;zz)K<@0D&5K$dUV$
zK;Jh}8Bv^z>XHJT==0b+aFETv7g<?plJ$61))K-08`}kFT|Dm*0M(4u{!=xsf^gHh
zLc7+KpO9aiz@RP`{_jqefc`o2kBq=II*#u=OMB`;$rXl5#In(nTQ0BcOEw(i4!=fJ
zBb^+mtqxEG9$p@34H}EEndp;>`2)<bRWx{>|MVbe|KYJu6@#3g+ohLyn7_s_(~i;f
zU8x_wUPLMJDCmZr<b%wYSNT)78{QCeTpT5zgHa2;XyD=SOO%vgcXV$JgFqukGmPS@
z@A2upgvh`3OW)s+4H4s$$WLEU2O(o1fw`o+GkFy{RV#e&4-i1B{0MQl>A)$b_+r;d
zth@eAZJL)F7E;8v?278VWU|C(+=vwFdkY12s%@^Fx_Tq{`F}twR<`pLk5F>Q;&l6O
z6a%eG%<2iFSl*q==Th-1v&|^c=qg_EG&ZgA+2iZ7$?IuZd0I;tH8nLY!Z72gQQBLE
z>9}=rVtM1eYk-=jS4Epu&R8uG)BZ_B>~Ez+ql{`^52EV&NAiK7_&7n`wjnunu}QEx
zOg6Rp5qGdMvF#>~w4Imtg%f`%%ZTLPL7yW?v-6~)um<<a3#BmlnH0x5FM%0$e?zR=
zUb!XYVmxru@AprU2rH&CMFl}WFZh8SG>W85S`_uoYACWp@Y;AET-hp%z*D9B?JyUo
z2<LHbZegNzq=gES!N+fO+bNZdD8Gu&;$aQy<Clo~+pM0z_Y^Bjciicftx|nIk`UQO
z+-g#?@VuOq&Nam5Upw~4HxvCK9vCU;C>?jkb!!SQK(O_qm<l96t;clfz}<9Bx!Qgz
z@)@jk$h?;ls{v2qQaqx~_pJ9<h&`j&eOn5z(L>MK916DZ>sPaIxpt&>B<PUB@tww1
zy=AhDHOWNB+@ysgk#jZA1yAu%!C6CtM1y_mt9qS&uapmjizr=@FtIOeR6q5U7}?8q
z-k(H{XY5RKaY$an)X3Pla!CVETj>pyT2<5KIsw>nK!4S9gVEOzOUbfZfjtBFqe}lq
z{}2rH<Iq{Ub7-sOp|iJI@ZQ?IfdMViv4bi9<VH@G<Pa<Js%S2PF*{wFGf=mUH|jK+
z#jI3z)>AoL|4M^cIk})j>qL<kyJbvmBL~DHQd-V~)%!-aS)#9h_^K5zlL#A#)ft<Z
z{@3TkecX?oOXsrrUh1}2Ee)qj4>S|L(Q5Ps9}ySH#IIG3h<+1-<sEGr;au`!x@Nr<
zMl6#)hi02iX>g!Ea*dh3_5j=SvgRT$X3Efcfgl-{Ops{#7438SGOwF1%<t$+2=~`z
zHRz|Gxb@$%w~0UX)-RAxelXZRQCb&7eij9@*x#_cE(jskiMVp@L;shR`6a!Y6)CPd
zcjHC`K(b`70*>5iIZ^_;77q2_tu1{T_6-x>X8dC=WF8mP<eHl-VrRI#{UQP+Z~wAW
z`u1^DMa1_^7*v}g*ZhcI0Tja&vFLX?`+u0(g^oY$f2zSPKAwv$dH4}*OfMb~O#{P#
zN#T2HzrCT?V>V1!inZp49Bpu{hG=RM1(2v*`46!5HTWTmdH+S6f>5G<+wGxW!`28}
z{0H0^ZMc0GHf%)*@D*UjbDP|toRc98$>_#q^ym>I2-N@`tcCDGs3Ml%_u|?fc>3Hr
zqTRx8{KFQ~ufDmW(TA1O|MTqqBcX~qctzc%*Jw5w?;^%BN@*K#mf>lm4+=nMQrQ3#
zus6uHlS$3@2IV$*ki`e~O#c4^50t{KaV$O>v=JNtzD{JA!FouNr~x)5!Ph{?Q+Ft9
z#<aM{2AC4^4gfVZraf%{;CNaL8o)=;PGr=Ba1grj)YArOIAG%wd8cUi7zIHMHOSD-
z=dB>dDT7bx#vn~4ntrdNtP4a3o>K$qeoO#7(EHdM9HMZ-+rmpJz*#Urs^Kgk`UZbQ
zgA!4Y2x}wlL7&KBNRBd<H!=iQ`TN@K)}(28_K4$WFOJA<t9Q@dT<?e{gxLFatCO=l
z3cFt~;T@k2F6;=3=%U#PF%6>YFItiWK0;IVEelPQiO+4nJi>>yJek4|ussSc3+>^*
z;y72|FC1jkG2kCWi;tF5H8?+FA8p1H66tL?#TU#)iC)7GZebSedl^X!wT%L<1j$$a
z=tiyqzv<v$*>F$G+g1mq*d3L(LB@l(*w@dDKjir7B-7WeZr_kao4qWm0~~(&P@U0)
z_cZUp$29j99qm@{JIJx6wl<3#;jdor2_#ev@jLbJNvBOM4fZF5oMLjnN8CF1QZWD;
zd4HAMYFBmhOt3&lJ50nrrmk3D-B9uFMIM-_p<|)<Xsdlf=xB1m3c0WmMUe8W{`$+%
zq?>JPTG?PSFtDweKcai_(oYX*aPlhKN_%ng^t`Fp1p59z{;L}<_8nL*S)&!QRn+T(
zpf1Nu=ci}8D0kIH#S4@z{Tul1EUJ|oFa8Hm^*6G<(<Sk5pXqKz23u~|KXdP;8Z5#N
zCz@kuV0QuWfOYvO(&1r0LrJ+&JM?Fe@k8>dOL-zeg>@FpTQFd+cf;DC!pC_vZ?R3g
zF=BB%RopLOFqVS)0ihc)bB~S_htopn2Ud!It-n=Ze?X^m0RMZiHqLIt_a<RF>ubhq
zYetMxi_ft>ZJ;bS>_+86PNWwYR}uu4HWip-5Ea=zbZ{&~5KDk!%Ebz41%{3R);+Xr
zfp=26dl!Cl-K&4vYRdEYN{h2v<_`a^1@*zN+#d#VD*<A<?wkCB%n-!pRL11#RgF9^
zWX_q2C>r;gX-@hBXxy54hOnih&4$q;`Q1SgD>acl)HZb8x#`c{#ZQ|eX$gdW?nP(q
zic9kCzsw`NK3?r~mQE;qhdJgnYZTJzczt`^s_6*5Lbs#d{8ru_T|L5IGWkTgO?A!0
zN0vZ|{Lly>n^hcT;D{-;B{1~<4J-&WxbkSQTtl_0GKLh$KqP|l77Lw5uV+3FJo62`
zp?!k%0hrAQzO29dlCv@jCgH$N+WqW6u4wwv7~caytnZ_Dpb~tLPkKwme~w;eH0{OR
z9j#UbOM?D>j*Tk|lW*%-A22#62}&;o2KCKYLSvs6|I38vUXrxT*YOV*^~JB9bYUtf
z&x$gS-)53aD=TTckNKyR2S+E<Qu+z!lb{HB#SIJIOLOqF8KHQM4_k&Ux~Ko~ecP<5
zQARsKQk4e)T@jw-R<^ra4#L6jp4IMuVacv~EbPIW@C~VHpI`gW@9c;n&cK@i(XYJa
zR(4h3;;cqY1K)L?yOnFyjP@R94ZE?sTRPJP>TU$NN7opc)OH3`1ECt6m#z&oaWO;{
zhk#7N#y8u@3@C^36wCS);oLT>co-4?tLV2)N*$s_j#a6cF|14J=Z1?PM_$k_n#H4*
zJ&I5RPUf$O3(gd(25XGrKOuEa|L9&M>)V>^FFdm<cJY|Ha(5mqUt7bSGIe22H;Xe{
zz!4;5>1O?v{?{DqJ)a7)xQe2vsg;nIc?$%gSEq3%cXmr-X5y2;jFmIjXo^johj%KR
zEjASn)Kekgz3eE-gL0Rn=v9Hnp)JGm{&(xwL;Z$m_Lq`RSliW*Vq?HkZ<P8I#y`GM
zi9erd?c!yg8K<2IE~uHYO?74!jjxghV`IRx)aRyse<9tF(RBhbT9)}Rn}3OK*iO4K
zs#=iCXvhMT?_N#*D`+!pdvM`PL`;@5=8Dp(7RF$#tWL0==>tqVLTm>jAJl6ixW($x
zTY0nj4vFv}*Z=O}iEOKCZLlbJk=h9-a7C^crRBU(4nuHeUC%pkB}|267)|)48y>ZK
zgzg@DGfYb7T@XGwlNVYUGu#ozh(yebX|q-FuO)r#?#CY1Hz-_q^IKz40NZ6M*v@!P
z_I<V!PjcBGSy#FAn%5lKNF47zqG-kkBCBu)UJ$z>kcr@W_r>ma*~8ZYTV<Q%e+#L6
zMvO^>(>i#=_8FT($NJTcPwu3^X!?+H7c<+^U02-cSHVgUX$oViWiNBY7{m7*JK<n>
z$ZlnMbEaY%czZ7R_s!AeYFdJ5t>O<KNv3<UtfD{po0T}$7vDEvJko-DRprD$0eSCP
za-fVLF^!;pr+TkRzFo#9p&(j|`l)Z(){f)}CctdqPGA3L#TH*?bBbSDz$JXmswa30
zalJWUdjNa&>tjO_Ss`+mDY+{}r;D+mSv=n%@%v}e)xfgtf-f4cANZjV+Y@yF$1ixE
z*F?^J4u#P6p+95ncO;iRob$Qs8;sbGo4ddF6|v)9s(m;d4ih0OZ<yPsmCZ2E1RD6_
z1>;-^kyebdtASA9$mYxiiP;X3O}jath14fjr}Cn)Kd<DyW{BJo8-vsq28L0vGF2a3
zLMcVSKdKej#4mzW%fyZ~7=01>_A?pqq=Q{KP;2-VTXV(|?EVp_uvNg6jCYp;FA-J5
zcxZh{qw(N4)53~xSljs(dvG?pGd~Y2I~;xYgukIVsSa*!<Q{2lY5*q3Q%VTDL?>$^
zaQlKl2|>vF|DHQ4;#l?NK{Of@oSF$_;zw|-20mb|QHrhd;Y4uIVjUe(5RDL>3cL{D
zvz`NDZg-0qQjcuj=SzU(2zN`Z9WT+A3hoae1K1Jky^jX&QpCZ4(o^^ldX6Ke3s6nR
zz>_vB+!AozIh^uXlr{xW6^T{XqPC%sM8MzY{b2r1>ESSg3(Y23Vjahtpf5u=KtU8D
z@NRh#LB=>%GO7nnwSsyd;zy>zih>dRge+%7fAq9n5Ptxi<BpIC(FYLxOq-HYPA4n;
z+O+Dqs8NH8l6YUw7mF<yn&<PzK+w-+g#;-4C-1O8eih3;rA(Tl2>I>9vQIaim?8v$
zO%v`2MZ+yh7jSOaV07?a?eq=VDPtYYQZYHRyS3|j=0~Q#4W=xegL3*yA}Lk1LSN(c
zR?Sxwms=!joURP`{|EfYGw3<b<a_P1n;GArtP?FX^U2#Jst^681r1={6HswY)Ug?b
z|8Dc)W~N#jUwL|Nw%0vgZU6QUeNTc%Mt_H$<#?mfD$ykwGE4Q?ugur@W$WdZIx2zO
ze<oe;oY^?8I2|M``tDgx^6o+|X}7$p%QrRO7%Q)^NjD3K3c{;ee6im>etY#>`KfKk
zQ&AP03+vBYO*xo4Kos^M=sB)#U06z=WaPFX{`_~&DfhkbJLUVLEIm44AofyuUj`5~
zos-5zA`~rVSPDv|8X*f%A~MqHSnrF;-xNi>KrVOm3njIGwnb240F)Grp$tX_W94-9
zyLAS!m8)p+w&9UuFTq1A$iz!=9pf2@p`REvhDxw__l`OjGG_B|QE;(Q2CLIUBk&#j
zfb*`PRdhnV1r_-Aal6d_*>9{*#QrhXN1YrIIm+<7<ZYdk$j+c5?Oots3U^lBQq?E<
z5OV7T?I}{hh)bDx@E@@7OE|zKx;5$}I`oXqK<p5_MeT=7X@&S;p5j!|3lW=#GtI~0
z<%<Q>3JPH89~7LQ6mq=Q_Q!9|@Zoup(AlQAbtkst*K*LNJO|g}e)spUGmuMJ*T@Y@
zlRSG*A1rO7%MRH_{Tl}VvIQs`Tg2XXF!)Gp{>4EW1-;aqS02hI8af3Li~Vb%NR-@U
zN<Y=#z$WeLh~BoA2!N$S&;-o&-ue{hl9D5ZK9`;sAGtEO1wZ63!ibtB0-%x^Y=m1)
zBiEN;HhGKR((I9s79nb~>O5n%evm#lD1$+W4dca;?g%k&NKDi+VX=7wUz=;)ymZL+
zxHn)UWiao;wAzdk3=HKnu=g=`Qfjgu9xa&N+?qcXGFm71@ez(Q@o?+`*TOrOd2n4x
zik&v<fL55Ko#N^6z`nMAb*ktY%;`>*d(+w*i~QF({$=X6aB7)9hwUMG*G*s##nz>u
zNFMvj=N?-to^LF2Huq@}^ZHHgR@}$o#ch5~X*Qk37egu>X>gaQLGCu}?N1(OM8q8d
zzv0^F7AB1|Y;Ijm5~-KCboi0Fc3D^7{K1s*tmwXNfr7yXb{6BSm|q{V_kR8oh-&U(
z^xCSZHT(K;DJ3H4AroVxwh-`Wth)U7<GJb!IeqfKwz%}T-X~vinbw)@4m9w2MAh(%
ze%Ct8^w!|sy*on!y=ARwSFd`&ZgF_nl-_R<bRTNFbSt<xA-ylfITHduy`l)R0SXps
zQ?HN+I7~<NAC$rq`$esW^J()QMuE{kAT?rAv++TrV|YyggRP@&a^|0BegT>syT!xn
zYW^W>IQ~rjw98TRE>#QVN0%<WVqn1x#den>(CvH;|Jr=}i{%}{!AlGR)&Zli_v1xx
z8u^%d7+uEVl@p#~;Gac!#Wx24LkN=XfD4@dRS=BdeiP+J(yg;#!esH60~W}Gz2BJb
zh+!y){!`9vj#W@Jd%1D#yoZQCc8FqBl{`~`rGwFl_S*S??y2s-Qoje8BZ;ZgiG9#z
ztZm`4(O(u*PzYBMU+QvkY#wZ{FDu~H;}zp0QZ^}D5E9tKgJOd=ELop)gCX<GTCRCK
z9V-Mms@RSG&UNvyoC0)gYs?=3kxg@CB6t7pnx#Gy#D1~f5eUTFz%)|uu~|GHiZ7*Y
zk#W++dsUYJt((Yi=<e(F$=^Uea8=V*uyUqmq1l&*Hi+{Cr8{sEX6ZNc6NF%JSxR>{
z_Z3~m4n{G{iScx`m#Mhbjgav&7KIAUh?PgSa&d1HdK`iJv+ug)^HwX%$k@&YAYc9-
zQbmq|%l0I^M8!TW$&6#Si0RaNMqqakX|=K<T<`N-MLpdl_bTh`D49CJ2EP>acNluE
ziDP;ch-<H0#5?_J*Y4yr`4;N>B8E!jr$CF5Sn$j)k(3C4fQZNr1+mT^7dJYUFI1B-
zg#1R~DD_z_tOE?ua`H2a6Iu<7xUx7d)yRU9a^dT00X^t;ohfdoMNAQERv;H3xNhNg
zmrw?%M~=m!(j3AVBWTa(g71OjMS7YCNv2(3&CV^QFGg{l{6$uY*Wh~(EXU7<)d;4x
zLO_=smC`M`q+$c{!wh)HT%M02j^zvd+s_<|FEMu494F`)c6iKfGKC~|jlN%8ELdn9
zvNi_hsMh9b@#{l^8)h&uYL=4|w?Y*XqoRK4JC2<kWFSl3I`Gr;60N>SebGI$j+GTj
z2P3unQUj(7^g&ed-r>0C=v!G$K~Uw9nJlN%;Ba2RHqzX5FG8qA^kFHT_$fW)6o*#8
z4d1|Ku&};aNIml!{nD_(Q#ifCXU!(MGH!yN6Enj8_0<v?DOR>uz4Gg#lNYU~^{8WY
zMO4PV-|*ynK=xkQ(p(pc(js?VH40+YHh1Z*Vt1hL<(E?N>%a6({M-~@iRr){%`U<(
zX}lO3ymUDBIFMusOCXl*ZN2(Ma-C>1*z9L}MY^~t<dDv;pX25|&0N5unUK@%F1zZM
z{;omR>EH6D-3`mBFmA8OF*Q*mem*D3oxa-r7MRG=j#_#3fMVyZxZxbk#*5%E^yeS&
z(~BzXvyga&Gjo;agALfsf*mTFtMG%SsndN%L%vQl*H8Q{xBVxuDKyGeYclgKOr6KW
zEGTk3n`6XD##312&X5TvX9mMJIk9fSWOFT@5I2CF&97kOunQ@{2nMEdOX20@LJ{M(
z8JSV23vWudJvnRyL_<uc_<s$wf^rZ!#PwhPVD5JtXFEb<*<1zPIX`kUb+fNsY$x4_
zhn=gfI=^#ym<c_T&UE@y3-eR4-7KH*Rk?JwSAm8RhHp8trB-PaTfIHMFFQSwB>VGW
z!KZBFi$p|dZF?Uxo^<S%P9gTpzW&0}xoMU95mz%qZPw<VOZ}LoSCvaMC+(H0h)*Gh
zoQ5ZO7VF!zJml?7Q0xCxU{e{I;0(Xs?p$k!#6yvty|R_mG2x44)jjMPmWK;3C3EbW
zpJ>m2&jg(_v!~k)etGfBmUyZM6ql*H*U8HXvG1oNaI*0E417nGjF(gT$2_+}s%~hG
z3e#CH>|b8#>}k6<(Y`Ydtmkm+=H`lOXj3C^MpeBWo178@+OYCmZd>>Y0eWan-eI=y
zK^)?hWl#3tPC%YDE$6I(l*|(TshL+`$#>VFp*H4J1=o(!B2aD<pP9$dQxWmJ>1Ez;
zgw@ow<a2xH?`Uot`6BPIk$w-wP{&*EyDWL^!CO)fu4?;g-`}ggU5V0!jMr$D-C)o2
zpC5aZrf0kKDa2XI59a5Et_o+DH;p`z&9jg7(LF2eiKHVG6^(4gzHr&hN*=hrzL}%0
zaB#&2j61txemm0l`~3npu?kw6zkk|i`TNk3%Dp=Ogs;-CRiPL6<0!p?QuFpa<RfX<
z{>9C*8x4KgW%y?LhGAoL!q@QJx0%7$7^+^g%FiU^xrEj>omuDG5O1}x<=Q!skdHgJ
z%9QsTq<>*FuEY%JJFomWD$UEYHqOCC%N4cT7*ZrOkMLewCG!`DM~rjK$kE=AF)t!6
z63^EYp?8KNgF(+6<>*al4ntGwr2YP2eUyzedPKb;=4T}WoIwA~krlKJORoi|!-8rX
zM&Y1Dy-(97@{o3zptI8jT<#H-lkR-Yg1(igxmR}+DylvqzA3-<>zz>cYC7u)3c6%|
zH@4y4W9zI(fFh8tfEn7YEeg}RvRa_fpz&!Xx9Sm7e(%3Ka3_wq0SVr8W>)DYN4V$f
zQ7Ae|N~9o<wz}cL*CVh7{xi?HB4Xez^t6OLe5iETjR*^4uvj#V!J-b?%oa6sf-w6#
zMU03raAu{hUZ700^v?v`E7r`_7(>PjB6jx6^OhEO%b?fNl?NoS+<vsew?Bb(bG2WV
zBHR%!qFWIosgNP`{eojC?P-&RGL0Y^Xm*>Nz0zvBc=r8oWQO>ip{@FWcC4XVJ?d{;
zz+2<|L@j&RZfP;r5~dltHkuQ-rnmYz;JKoaEGLZP_F^0@^N!k2pO*F_Fk?CK#{21p
z&?!HH)W!CX3?H|i-?R#v*80*`u6AiHU4c0w_5rtxR@Yxw?Pukk8kt>p>*iWN&JPUb
zQXIGQiq_Yi3r;LhiS4}u=+R{KehrVvf56XwS=s$!^f$~v9Qpk!aqMY!@7mS$tTTch
z*cUp*gk<*ULbkP55rWTPS#L%1*VTeTlkn8rM`c9aUJJH75VZMV%>ODeeU`Py(G=BZ
ztY@4)Lyi?{T#`2nckPfYW4>gaJpjm6h6)5cv#eLq#B85g>FwZm%I@p4DRi12eWEWg
zCA?L1*^yu%!P<lA)g)F(1$*XxMpSl3?rzwxV*Iksx2zH)1o}xeVkm~n`-RH=sWA89
z0!}BAl6#;lm`-8NEYY7RZjrg0W%ugsYux9f$*bi`h7xwDkAes0j-#!;se;Bxa_e5z
zY+CNB!TuuA_KwX~;-M8(e&Hgu1I73UvLw{tuVfUpw5I|^hYt#ZRPc1!M%#36292@k
zk^COt=IZe^L{|QdyZ1VFYRat(bcQG@ji(1ca5n%dXL$28WUwLDPOwwY7lJajxpvii
zi}DhsE70?c0zev0@DH*FOmchmq}L_-?HA$ZG8Z$y`K;9d>ubU2$ZH!YtS^LWqRIgo
zPBD>ZN>*rGK7Z8mFDrOsMO<dk(4<1FJvcXRgS>O#^rBr#wRsIEI6fWcAyuzZ9CGR&
z&H=T=A@;R$Ayq+6b_?55^|-Rz?qL!0s|B6({uyp}Yk{wf)ty;G{My;iU^yHQZ4(Dk
z&G1n{X5Bzb7~MhA?DgrJh(PX$crylOWq}jf59-zPr;(s19g*zF(?-6QM{dYRE4Al-
zc@`&?^S&*p``$WT&xoAumj#F55n?J!sa(c8H9uNnvkTvjSGyoLQqEdBzIY|CoRE%U
zxP&Kmihh+&n6cA=R@ZcIkSoHhf8ElHP++s24=vJ+BJmZplrx<YGP>q(jLcF2lE04e
z-ev9;+l_7yC=gi{<unr%G+0`F4`=a^y<5rAmFZRR?+eGUvgn9%ygCSi*{z<OQvQgq
zsgw#Sj9|7(9vn=PuH32W)Ws#9lZ}|)sW9Rvy9pp0&Y!PVvP+EEG`gJDJUGE91`;y8
z8kI2Kv%SuN+_AoS{F+&sL|aciDszt`vsdRed0~wt;PB{6mVP<{{;FkBvJhbykm=f^
z)%`@WG`%8l&5RWxZ20tCm^<(v5b@|cZy;;$4;dY&c=%DIO%q|JY5;*kc%+`sZT=B*
z{L@-&Bilo@Xx+y6Wul-Zmi|y-Ne!a~*8j5o-)|5ij&d48*gh9H8%dLh`2KcJW9U@!
zbl|kP0?Jr0-aIKNr5;28*4b1iM)#y^MA{DiF#KErdnc=cuPBzABmxog-*Tnr3e^*x
z=C^-DSaCT(EMN^12-5mF0?O3?&r8p<2|<L2vEj;8Kx@PIg@<s=_d|Ee<x?^o%vPYJ
zY=iYeJH|S><tH}T<cDrmiqzgvtS?v*3kz$TI4j`vQcQrMCu5xH`dKXMUd20A7g{{=
z3bBt>{ImdJ?qzEP7if(Fv-u42!1|G95aZ~`%$!jtk5wxL*ToxK2l4+aBV#0daUS$<
zYimJmHSFeKizvl+23rYH&++J6F)-A{ROG-MT|63U!mAIY$gPW#)Dm$7GH$9sHx&Yf
zdrc7p&-<VtUG_&jf>tqlhj#sDv>-EI^HU#hi(G|D@tC}jWKhi8$5uP)>8D;#W03@s
z+kBP1cy?>h)*fd(V_)f$PKB&l=kjBP>Q;zOm6&Iaa%fVbbP&IL+XXo7MQ%V4CtOH|
z5Mv7(mIT0-lW^Q{9P#rL9{BH~sM=sTd}^f>Z&BLtSih>Q(o6hYKl=J$Yr&V>wx|yT
zV245}mbyRf&L)F+!AP_zq+F0FhxC@4pUP1x+nyZ#fknOW^U4)e{s=XB69`+0TB*0T
z=}j8!Ep8&8onnqQuAq7^a+E@8`KH9XM!Bz`KI}61HUl|@gqwF$11stq{1)L~c|7nU
z(6sRkqG$KrnNP}>zBhvm8`A){Ij`)`cMF2-kyJaszQi6K`?t20VZw#(N?Wt;%^ao6
zu6W03i4M692M@bcU=e|@gano{6iS*ot(OR1C`mp3lrTzUs+9<|6(NOIg_qLpJmhbB
zInj%Y5sC*EwrrIj^cT=-%uV|ITsfYy$pQuXpTx6boCAG0^T*ZgSG@a5zasW(drqI>
zQo45ADe;2>)JzrYv@uTfWn~?BMcpegus7r2utAQNlFh%9BagoHD-USdihQo$Ly;c5
z6*DTihMG(yG5IHv8$8%h%Q~O?dFg4{5&mfwI@PbHooeGImi5NizLsj*zVS)6_3lhu
zxbk%Y)lLrM8!wocXHY$!J*lzq#`^`pJA44TfQn}NHKmq?eFOJ7-X7uHf-zc?#yg|I
zk3Vm@x+NQ&R!pI27tLG$nx0LfntHfAS|ucJHhy!A)J)HKFmo*};To@OZ>|#q=OtA7
z*#qUj!&UFTub*)jt=mARDzZ1ci8E&nHaM+hShdg;k~W0)N-@Ev{}!9*ZRfp?Qheh=
zF4#S<p5{IFOBTj)t-((LuY){S)0W4z{7`c{&h%@a-$&3wZhhO>Ll~ZTVKM?Q%uN+n
zLN*~8?Z#g;_NQj|P_F9RTJaH|8~j78ntoS$YMLu0$V^kDWre0IX?{*|{Bk%lxl=mX
z={&B_NShxTc;e!FhZ?7TS=nY}r`n46!!*|o0NMdI#RD46D{rAPb<Nz<UciN=!hI?s
zhhc#W0645HE1Ah-Jm1h)pzi`@0PB4mygZc#lr}(#Y6E~o8NEv#j851F1y~k7>cQ$(
zkUTt|wzys777=1ReMn3D)*yWV2ZT(xBh<mzzR?hq2)sKS$a5#^<&Cz{)!@MBhB<nh
z==v}E2ZO3;?8%+wLeY(P1K+DM!$@(vn0kEd)~yb0ANG^R3v4f7S_KK<Z4D=`4c1tf
z#g-rLujC5Q$+E`H4J5@5HYKf=^2=Pm!q$!SHU~8#X=I$p$PY_cJ$j@^`hW&qC%Kag
z!BH8wCX`sU^SzDQqLo21Uq_Eveiily7F!9d>#Pk$a0_f0?}#S@7vH1DMgQ(ov@-J#
zL}-u-wZ#fr>XKIldPQwe_MEh)yJ%H0SMQ<N2Xdj4t!GMX9V(z6eg!68ud@1$ukLvE
z+z&_s$V|K02Ky%VrSIMXw^DZyxzd|Cs_hbE(ziw#*;~}F!HWWjG^^dp^H!F=usUc#
zQVtgrpr-(Pajr4cCR;(L_7RK`O1@WfC?RaJs0OMc>F?vhu8z**gKZbuULH;iX*2x3
z+i8OpuiUtyC;o=J;S{rh56NfAhNX@X8U1nXY7>|BNMpb{dAH24|JJ2V;fSn`4oy6;
zZA*Q;ObDVIug1_t41^QXcB<T^&o*vF>t7zZq<uHn!Wh{A=mjasJ+bZRU^41bn%fn!
z7JoVx(i4%NxFRu3A_dE$E?gB3^*E&=1W?b~@TooY4C%(oUJjM5djajSwtl`Vz}oSX
z6JyE~4^qeFN35@ukTE^J<r6`KmdA{uWjq7dT5tcvsSQ<D_wgCW_v?th94DM|KBv4K
zRjVYx))1h?k3Z!OYjTWN^GHc<5onhzzw%*T7A~+38d9T!Q(ao4c$sY@z}&>e%(NHG
z{1-aUFAC0%GO`hcZ=7%Hw{4681=|d>Gc`irM@9b3R^2W$w37%)GfVAj@_{5(!e1oE
zUG}w&xLd^3nuUBo9?Is}sg!z~GVpl0JL1UhEkO!j7HFVMxBWNR-=6xsm1Dn%wRQRG
z%NOfNtc-c5?{nQHs8O{ZkV_Cv=DjSU%5-I4loPNy^Ro3-sWjk)ss6C<%~<8R6f|Df
zmca2UEnUmiD%Yj|jA&m^5D2Dz6FnBvO=5-sTP$_#*`v=fdn(Uv@wF=ie<CsWsFX?-
zmE#uaIKfQ|##c4u6W@L#O;V;*s6ch0*9B!wKNjg!-zopCyNj?K;Q79U+d&4batA%u
zYOJMOrrt=C^>LT4Oz!^HOA}yMxZUhJG)|E8VRc<jD4@g&y-H6EovMiIMXc1oUBJXx
zu?V|tRlb&20vzD7EVq98p|GOPhIk;5YP%=^16i{9#s&g2#sj*y^&~)Zun^$#bZLe#
zudq;;$W($-?vbq0P3B>hP=h5njACr);{+iO2E8q?f45=#ZtAf-jZ2vvDfE6&ICxc)
z!}f-k!|k3I^P>!>GyQ@~VWK|vON<ZK`><7y_zc*LxIWtG_&YEvAYYa-rO&_S7i_QQ
zy&>DeDeQ8IyTREd#xF2}jnppHz564iP!D%1ynmpXL2V6}-6Q6y8#@K>Zt~7$Jgys}
zRW#YF*)PZDE1WN$QGyIvx?9bfShu5M+*3Z3>7)Jw<aNE&b`EWe0;E9zB)oMuHIbbV
zJ|NSqSU*U~TuOxZG<iSE_NWodk_viadEu4SKAcc6=b0)GWAqR*eRlkUU1I2m&m;el
z7MWCT>*+Ncj<*Z?2a({^EtV?vXsc?cC&=71_4Ugb2k4&)Q~ysA>6-I_usY<m^T%GW
z=5ogIZPBCw3vR?hevkxNGpl#KONFQ1HYR~qVEX!d+*cewp6+}}SRq;#*X3y@A6;26
z5yJd<xko$YFJ6C$1A{g2=0QCL3n-asFwDBITt+}PH%_$bNZ6mt_*ZOq^8Hgm-55{@
z)Bo~%;!S%i?&s<>!H3fXm@cG-&oRk5E>SbjHmIjC-DyKqD4VB_E?@ho#UTj@DfDd{
zi+@}o`^NFWP;NgmZf(u}OmKx|4ngLmtgKV>o~SZ8u^{D*?sOnGbgtHtw@<)XH6o`T
ze)C+%;2D7dz_({##s>-Jv{C`FvCQ&}gJA|$lf>1B!gL!IosfUU?-El59RrS|^6bC=
zfHk<%OZQjl*V>Y3_Zh(bf{WU2A_Izl%8Ev&2y7N()>DL2!`>j{9Mtr%$;hA}-k?Fr
zvW@{{$2lqwoCW38cgxoG5vLQ3WIzG(owJ}jGX`y~4_pw{|KBe&@0JxYm828p8Agn!
z$leei6gr^}xNzYtVo=?RVV?re8^N*9J;^o2!N#AY6PYi-C?b2H+y~xLnxlt<Md+Ch
zoWs7cVu%>gp&M`l602<pcr&s=Vy}pS9G_CI2x1MzViMDz!fv0#dIP2Pz6wEx5df#O
zKq+jT1ge0#)kg}bJVs0axHq6Mixi0y6vRi3($RHJeHbza>ZTX#7&+Whna&FAmu|v=
z2pV6U0SfdnX$z^J_$Y3ef;w_Xi?QY%x{)CTkam&rVcF1!p3%;i{%(MhB=8;Jp=lO9
z&O0>l04wA<st``C2)emp2rthGA{(y|`05>Rh3=pi>1LP#1&M%GWs<|E_tXnN3h`uq
z>^04kTlBSxt@*6JqiRd~4Mdc4^U)2`X@%)V1^U5o=is>wC|hf&NNnMDj#2lFShSC{
zwwimNW`c#~ThdOIi(s$d(!Lf|gfCv%P-mQ+#~VcAg>99=rrHm^;AMyZGM`DUW|-~_
zM%v#ea)aLn+I(6TvHBP5%R!aYw(*+bRw)des;I568CgE}3F!&=kkDJiQkYWVn9|6F
zZLabV`4XAjq1*$bpwA(V@{hy<W!mFa<yqFdT;}FlRXOUY&{0sp5<wfixm}`lpLy-L
z>ft-g;kY#M6gD@4hulC_`x#xMeO-4viGF|=+$wl0@EG4h3Tia?7cHle67fUxHtXXX
zEsKJ;zva8|4XNbHFyz>P;^>w&qO-XKDb+LjM0T9K>?v1p%vL?CIFplM<|6;XQZ!Zw
z*uNO>ARIukZlB?%->}pTyVe=~AnNI#^pMkS)PgG<6JHK*1-y88<dzpEEQKB|bd0ny
z_cr<*?E7HBEAM+;&GAarjZ>8ef<-L%EiNU`gG0zkBTS$|(0D0X^I>BPcmZ$oaLQ)1
z2zVj3I1#MYPhH$7+-*t-+br(5QN|rg=t=uWzJ!8XmqLRupZE`67y1!_aUP6#R7~i1
zj-=An&B|iPm6xfhIKd(KUmI5hX6cVIj&ZngD0@llpt8i!R!Xg>rG}(Co!lAJ<)I{6
ziwE(&VU<Pf-$e>MM2=`>{+%hx#lL*-dv`tvzlI=*TgZNvkyQ3~>-!0sk}hbP)qLFE
zEk}i<imPFh4MQFwWJPKKT#sX^@9Xo`Q6G*u(!TvfL0wA%bDvlQnO(m7vuBhDx$4?|
z@?1$tea!xY&fCvX&kY14gn(Cnv}k%`W&#GaA}6w))h3?8b)KhI_(|G`g7;u5ob^XY
zD`~W~i7U9f$mMg*%4s~N_lM7VEC1Ohd5yb8Kuyxrb3?&(yE2T6!1tatvx5Q;msR!&
zFul6WOJ2_-&t<3N1NuAH;zl8@BAu0AhcRvL6}s)`uR7#b=l7(B01#-wxJ_jCDsc<0
zoZ07Bs!_^l-t6JGpp(KnTA-rd$pva2Gsa7+qWZu!jYfYiaK8>%dsEFHfRvM1zNa>S
z;>$?3y(2M5V|Hj-#hp3ZXXW%ytt!n)_V`$+^5EulUcJq_O?Qi}U9in4jUYYs{l&GN
z^5sX!Fzx<4t0!(EsW6kFbeY!K-lh4xrO?A+rt&3m<t9BFS*6OeL+2{nyLAw5A)`Ju
zmG9r$4Sg!ufgq7`?m->pykEN)Ez?vnANk^Fufd4ZbMAN7^2ADyy^YwDG;7lBAHJLa
zxH(mgRMwE=YxM&5%kE=tpq50ocZv)uo&=X_3c1%XPdDd8=^^AqQq`*W72dw^2ubVh
zVsUF+?^HZ%34bZmG1&u6q1YzRV7M%H1rEn5i%ZX`f?H;}&%;JIDL8z?JOeckLe%OM
zO;PL;5`<%|k{WYpZx3ic8hr`sIfj*{pKvG{J1?Z46~FWWCt97ZTpK5K{z^#3x2baL
zHg;yupdry83_s;~#)jt!To%|6yE@ShyX@4-!APO>1<6lTMaF*y1Q9)eYjJHn74ZBZ
zBI5ByapkhE*}zc9^wgs%qop~Bri*(U;9asYC~#Z>PsuNPLLV<`5`R1QJWO%v?z!|o
ziZ;CYwLKYh9Pe?LD)V88IrMyUZ^$<leY~k_L-sG}lz@K?j@Iw}XY$|IF<g-4?es^A
zzBZ{g(pE)`0oyAKbI*QjHDH`;>yl@KaNVa&3UkvotX>LS?^zvk8dL6(5?45z@mxdv
zU)woWTz?o>IYB;XMfS<^n~?Fs*D$7()vG~<$oGSv*-k!3*p~pG293HQMJ!`ce`iPQ
z(O?@#QEh#|A!l~@p!$~%R(X2v$z&3O^c$<QjuYmI?yx{lzW+i5@#I}lG$>q2wsQIp
zs0^T3%*wLY|J@HLF5+lYJqfQH{P1FDP#&{W*N;PQ>ci?_L>Fm_U@5WzEYV~@i3_-w
zqRTTt(W{V#H7J3}w1UhL)knaez-MRSLI4Wwm7_L*;3aa3J^(IAU`jRdRt%fQ`V9Yn
z&qYx{rOcX<cM($=1sw^BZ$+z6KuJm+=yL+~z0^WSR1w3IbnsnGjZLTG9vkal03_(f
zCjZm&B0*IPL+G&&S1j9|vw%bixMy?2t#yhR_ezPdCKDSRXPI<PSe^8D9FvIk=$bKD
zokI1+#)JT@3<}(~4~M<G{wM0~63a|XW$%(6PjS?sfvVuPga4^~Kqjj5SiX1H1*lL=
zW~{6g7W`NPXD@(K+}Q36_)p6SAb^4N&sJOyJRaRBTE>!Y3}!{3_sW|@n<+8Wo^CFm
zxM$A?mV8t#f<7#~Q`mekG1clGv9#)n5Np`|mLmV4Dap&dTSuD`<rRK0zuH$>B%gN5
z7;9k8?W&YZQmcR#I+C_l!*1BnEj2l~-py9y)WwuD4sD)_H4h-voc7A!&mO#j%tu(k
zrWWhPon_j&D<T5)ItDdpDUPr7Mek{6!Co?C5Us*{i<lPcBP=>Swhf1enYrOWv^Jaa
zU(h}Vx={rFHC&&F;2B<QyBh1q_HZ|#z7CBPTKVvOnWJp6d7jwf1xsh~WV57PTaEj>
zt+O!}1Mfu9GiJWrwhnX5+a|ui3{@@J$WL4v>d*|7fo!XGPPW!X=qe}SLdY>$-J~sx
zm@K;X8JDkBAEjZ4D)Hp-#u)c5y%{P-0VX13V@?t8FLM)dPuMWNIqjdog{50s$fBj3
zBzDjcP_@Oms(6nmA`%~njU7_i{gwpEN}7inqP*t&TI>7=GB@8&RMo%G6qL>_tH8|L
zTqAu&fABS^9Pl<8ogg>Z|B0#~L?>VScZc!h-Ubei@UT;J5G$eFG&>n*E-}8;J>OLr
zD650wmF{K!4k~Zob~}`EN4PbAJL+09OJDT!FlLp-GC8Qaie?sRSj=TYA{FBU>xQhS
zGSM!7#7g6ruOhV^=D^uU1urW1mVUQ#DheXH)#|_alDS6jrPC8bSo1I6zqWV$5DS%`
zP>J)2DS?_^VB#A=O3N54JY9!zRO!8;oZ<_{5F0RF)!a-mDG+`*+xvA8Bd}z}*sU)Y
zU$Hj#Ec;bpE%$R-chpwj*U_AzYfIZKTa!^;Mm@+mg8Y-@rvk`fa(UWSp#7%U7b*EV
zLD?2Y=!R8~I=Z%)D`?0K#n6*e46G8}ss0L|(k8UBT$CR4IV;+>?uZ4a?VAI}EimX^
ztW3u!(qE^?_rW>)2CnMh2JO82=U|_~d>GYCBdOc2gZlPQy`-Yr3k)NktSlipAHB`v
zvGc!a=Qa|rhGDc~s_Z=L0B)Sovb}*wsI)-$Ev^1N)zng?%>4H6TdoYotYDLdV{0;l
zSAMzb<!Kh+aG~T)Mt^}8t4+7e@Qj?L<l_JQA6#NrV1oOLbwIZ|v}v@#K;G8B_jXHn
zv`qZEp1kdP)VeDei4&cDGbL{q-nh(juXnF<In5v_^<GEO446Kmk075U1CCtJ)CSEN
zE;A-fRG@p8IRdNo{urS@J-%;@^KivM&wKoST)kK2nr1@!W9az&wOk8IF)cL&&zh8K
zj2Ga@0rJ#6{up?3R7dc|btw-rl4Lj(j4GVWDu3Qh=XM0#AAWsjr3cNk=99ro-N+6!
zH@Io&Da$%!X5-!r@sLjEzTxQNG(&j>fr)x=^H?Ghh*z$AJhD)j?V;#|2mU{j&O98d
z|NZ|n27@fcsKMA}jjUxbV-RCEc1dO5LiQNjpi~-TY*`u%##$<(s1(V*kEOC@7eZOH
zetzfu{r%y(<~rA$nR5=#>)iMKd_JCHE?LOaO!67&lnIgm@{q3oE_{yd^<G(Im#9@^
zhpWuBS$H;MrPevqGe|3)g}ICcYqEe~kXe#P7TA)Km}uUZDJyek8;^r{ZY`*bBxx;=
zJriOqR1_iUz&Z-9YD;S&qLwmEYMv-(o6ejAj6Q<*chF_oaw8jJB?+Nq4;>MTdw8W}
zrkH!>d=Zr~E$w|`XS>gntt)U3MJ3CN-9~&f3t_OxSx?;0d%{^D2Qb9LCiP1}FD;l=
zsG*{InQ21q=*`drBk>2i#`#T;sEnS(_y%F~d|42K^6td<VYl}wtuj{dFj%qKr`wD`
zU;Z`QHsJ><W+k{N5Zt`JV#Xt#y^-H=T;XGL*A?yLr3zX~;|uIIJhYL$f?il;?NVdE
zP_a<y#4|jJ^8`7wOKZi3g8ed4u*3;SskE#zOt`!1*;md6)A;?9s&ERsqIKf%G(pJS
zih*pn)8Y8Yf7%$5(K6usGJEKt$e64W-%?4(xL>s4vIb&pEKeq_SJDDAS3#O{88AQ$
zX<?kOcA^)<VLr<A?J(((ALFr-yPfhMUMF-Ycg=f`%GjnCCY4?P!Fi-TZ&i?u0sy^k
z#j8UuA_8O949;I_Tm$<3LUdyi%gTz~Xt*@Os|h5dnoAwRfY*)kq}xCjVXmbA6r*i0
zkd@UO5y!xz52p@-%&wv{n;MJBta(mDyCn=cU|JsxxSw+;<51oV1OXkY6=3Z!z9l_J
z;C>3MXEHJ)Ieb)xL<99DA`YA<4YHcSF~q8R64?~hsf>M+W||Oq2?JnRb)q}p1Jsuc
znU?WmM4V!uJOuVJ2yn1+zyUXLZi#AxQ06%dt5KelJD^@Qr3;6c15JGbABD@;blY5f
zECIBR;ed(}kG9Rl5|}_LD4&pDJ{X})p(bhYXGgOi<@6YURIv}cKYRj=I%t2ViF5gb
zbQ~lk-XK_Js;L4PRYnbE04~_hK9HnOW1n^toCe`gh}<bHCUf)&R*v8xMraC7#ROO_
z2fnESGX9!_p*-fRYk9~Hy*ABisWOd01|d!UyQs)MG<gsbxi6U^HMo?Yp|hC>^66J+
zCVQd&n$rM--&xErALLH?ep%rc0)K3lz}{}9z<6<NVX30l_WZ?}`acVl)CLRm?v|66
zk|ss4|AqwMJeB;EdQx<mh_|U>ZW)IHE6cZ6&#*o21Vo_GdY5X>dvbeYzX4c_jr?>n
za!+;iG<3^IYs*5F;JpS2Af?_hXK(TlJ@aB$Y!^sDYZzhQ)Xw21JbqZG!(3(xdeG*L
zDX&;FDTs2Xdkw2{9?+D2F2nK<mNMX*eV6_6KwQv_U8=K?_q+sy%BG>Y=4mEKD2sK?
zDr03Nyn@1>+MdS)|6LI|k0MZ&(^`Y&G`6l=nn*-7qrgjf*_e&nve(3mJj%o^z6nMR
z(*%m0qmrF9Uw>~FE7cAqc|%&!$`f<aG>GQy!mn|=&pQoUo%eQMh5c&*=Jr_x=p9I5
z`$y%wPYt>jMhq(+(LA4K6s=&@n85P@f0aM}lf6|4ImDWRPfiF}MmEn8G`YCUYWK!;
z9<(O@`wP(SG;)l}UL7^b%?pa*w4OSVxzvx>)(Rh7Wj0|s=(mZJ)gW$;=lEhbE%OG`
z%8CoiwQQPJk+GY1@y?#@FZjL*WbQNCKD6qlR)~Zo;vW4E6bt0>%&V^7$A0LY30oqw
zM<A5sC?PFskcrKO{8!(SYiFLXbE+hg@FVOxM_&U3w=vuuFhHdqKS&ytbmw^LbRv^h
z88&B52`kUJojQ#G#{2rNVD)yaZ@EZ_(nLB}xnuppm7vdsA+`%o{7RNug_;K;W*-S2
z7zwYxmFZfP_kzvNLP;51>013UA?9q$0TNPwsjS!hbVSH_=TU<?*AwNdUX!-<kJ5T5
zsn(Va9)XNNS}l06L&AC8?+-JFfC<veiscv9(wuY!+52!jtt9XtXAltob?yyJvt}4E
zdfor~n_A%}VxqOgC3}HR^iJPP3HP4>*WJ}Xm!M;}%PXpjgYqpSH)I|OrjfP+eOeG5
z4M-}>#d@-)mLGtum(Xo{l2T0s`Hm#pc*UyVy5atu!7pUuZ%q#kFQuLy0P($JNu~z&
zZ~)G{xA^EwW6Mh4ZNr<H<Yh5}?9Jl-o__efQWH<mMoZ@^m*e%pgwie!3dBn6t*wcW
zz6c-U^1D0d#cMWXRqH)|1$AkKsyWLj=mc|>icF=SIZ6h_7u{9T3q{b|Q$=K_(7DV7
zCS)Vc%w$7m9qDDkUtp^X*lrSv%lDaAUL5`-DU+axGvU7ud(QO?vW9^jKNiWU-72rY
zk#bf4fq0pUspcrjd~v7moG9CMfki6xl3zMc|1|oxMXCAP$JvL_or+H9qIU@Xkmr?f
zw?2?f1i#Fg_^f^zx3^3^qTOL)WpRpVl`ND`O=|vIC6JI$yoa9T^l3e!a*3j-zN6i1
zodu`5c1)*V6InnmPp31ycnZjcbi+g2F8NNrvK6mbx2g#P*mMmveS!XVz$mSFUYh>`
z`c|NUqJ}WO)*z6jy8v0y>^8ELMSj4j)CRI^cq?}~R~VzTTl&C(qa+KRUuC}y<j}|H
ztAUgSi8`wWJ|OwV$F2Hg%*u~X^_uP^?6*O>>{V?g?G*KrNSCY>MY%p-9lKOHQcN71
z8%AnC(~0EU3WbQKF3H?y=t<Da13An`jEJ`Xv|O=9JGe1gTN=4uEkOMeB_Q3>zLkRX
zP%nQgbG+a**R*zH{Bs~R++=#SHXVLs;~d~2B?@4TiUjUT99@lTPd7BJg6d7;hezQJ
zRvmzeDQRJlQN{6L>Y{+tVVp*a+hn-WNFb+@o#I#S7x*X}uZzJyra8fL1o%_WtCtjY
z7OU(YCl_Xm6!uJ0APnGu&&J_nD-B0DM#&N7VC7bVMO?Kqd|IXc0CcZ1Y3{p1$fSFa
z87BG*B7>9(F1a9QGMz5G>zWT#d4j*FjObmapT|+}21nLyH~t5j2dF4yzVW*}6bizw
z3m|9QJ^UZ&%iB~K=;7FZR0}J9M_q4#Tn8jD|L3Os&xpa02-JI)dBBVGWNCQLe4e8*
z&iicsioRrw_W+E*rCL{*57aIZ#qkCaR7lhRm6kxS_CKH$5CRJG$^&uyXW%q3GL{Cl
z!T156X6jh7icucOQF>sT`hWE!=1Zm(1Oqf|lY#Ci7SD7M1k1F{14#p`_J8Fni?`U*
z3@yM&5u{T(AheT2;3hH2i&7c)VU`8nfcRQQlb%uN1XQm}|7DSYVEG{?g}#8mMsyA9
z%UV)IV+d8nTMZo!f_G_aI>qF##mTp;8F>B_lSU|boRW{mkUj`jXiDFsse<yGDmgC0
z+a#l02|V@CYN5I)0E<<eQ4lOW&?E^wcxMdwK6t<VZ={-N!-H<Sr~QRCD89@!F1FuW
z*k!jmrLuWTC2UIsLOlq&_26&W@;X{FnSBG?$Y`H`^WCN)yal;p_Lw7eW4=j2!`+!K
zb*4RJb2_0F2qjdyLEK>sZxcr#6qLS=Ealw@Y@Q#>;vAkpml4oo&~LDkc%Yt$fWwdV
zHOsiRs##zNAa)vx+%G1#^(zAQzYbs11U$}Sc@x7Ncg`T@wLT+-a+(>wiMfx`pp2NS
z{KM~8TJSC9t+k`PG1hrglNkcw-}=|&OYIK2U$5D-G}DkX%k{XViZAiMki3fGg6b=I
z&I0d3m+}X}!{hM<QGe0Q+1U3Gi3i%Lf_H!=iThk%jNW`jbkCXi)rUfp{0GUq#{Jz9
zB59VQUmtmu3Zk?jW>%cafiWnbAd)6N&N$&ght@XEY*;+QdcO~Q8G|2Wen~!fj6vrP
z+{)UuXo-5I{AH5oSnQL<5Q*oN$kM0Gf1)9$kJ-W|zHL*vB4T%WLdHvDeN`Mq*;Tus
zok149cTR>)*&B7Ay`scASuS`&aSqG%@&nwJ?)K19lm|rJ^xOuAh^*1M$YQ^@_LNYR
z60YY=0DLl>bbsrPQK=Kh&@#O!{Pr`~odsetsL~65(5k|KWq4Iva{u6&Y{<7f%&(rr
z^Dzyj)0Eg%f>bKFrE6!YY85QZ_G3?EX5@(o^igNU^1#h!Nx<mGj+o>*eSDU+((Y2)
zqGs5lO3R_m>Mt1N+_8_I0rK3{Sqzu;TT}An?tofh*m?Jhf&`D1@7ojfI?Luox4Z3W
z<66f<fd8xE(YhcRtN>5|UKbm7QQ(xckxK3EQmo}Z?u3Kg)<WrAp)s??`QesHmI24|
zKt2UM?yvrG6x;iLJoo*EmIy(w7mjdDn$9zg{fl??tgkhsWH~Ggw^?uqnV(J2n4<^=
zomP_on^}E}YdnkSBN*|12g{_n?2j-uR$UALroBka0vl=@D~QXgk0VEGo4xp;q}{<E
z+MPzo8C#a?kh4RSLY=V}?U=4>&Pw!n;>buHHo%<I_r;|?3IBpb_;YI|@nFt}WS`De
z8*a*pG()Xox;<CZZLN^wDkQgAEvO?r*2;I=PsCHD!<ey3UAkjfEC-ey_(0M8*x9;U
zh9gOY#3|dO<xf<Aht3tJGUys#2^p~hzfNety6wlY#Y|otVR981*5c1rO3S~03Y(iX
z)PyI4sHOCoOQrD}F}@?lx=QRAiKTo|l68_U>*ksXPnLu-!mR=ZhB>EHIGp@!9@+kS
zOR;MDA&gek@;&IcOuN2QG;Mzc0~4fO5AQS_2w5>|q#J3Zv?e#I7|btOvCga0^lG|m
z(=~%IoQX1Q2|xH~A0HWOhb~+#_s!JshqyHF(Yl`puuTp!anKD~B;^P2nP5@3r*?uZ
z&$(6ajymu(``H+SVsSH}BGzXoyuv(qc)B|M;xuXkA7lVvug`Aglc~p-Vj|XzuVWT(
zz}WlmDvO=B^AmbVFT+W6cG>-I-nNs7__-;w;EV{Z`0~JyS6vWb@bq|vkt3faym7z!
zZ*<wIi0wObZl>Qct>6H*K5G+QomvXA$~0mf|GKWl<?FYY?IvkV+_t}EIO$%w)30IU
zrZj&BP+02w-b+>c{%|w-X~g&PX>nA?U0?E}u31C$m;A;+LwO9}qYTXT+{eT}pwloH
zOkljZ;qsatF)gcArg?7#=PbjdBlAra^f&!pQUCxb8uP^9$r0+OVT$hU82^qYK2v8%
z2XJZKja)P{-(ZP_cq_h=$#SIDkuCl2Z;?vz%DJLugP-v3j6RSxvym`+@0E<#fPwmb
zXKy0A`Shp8-O8&57)><AY7vUj*`u<5OA3+>3zyX>yzOQu|1-)9={7;HX60crltKk-
zjNGZAbwdivjTwEg`!XY)4H%8#6bPF%6$iOdZ4Vf;Q^OB!pH_XNH2(wyYQxaY$JKf5
z!*SmbV_h@`&-AC{VGwPnbR96~86^X~OIS`R4M^g#Oa`2S(xt%qV0G@lN(oqJfJ-Y1
zv>k<wL8g{{^70})!ddX*rv!n2L&=Uhz|t%K|NEqtsrXx&nIOyLTO&D0pmqgHTn4NE
zU{T>TSe+|SOQt_1uqgq()Bkh-eaWU+Vs$Xg(rv)*Ikf+DH9SH)uB4rNRK||~rkgO}
zhY?~XmQM$u$aHn;PAQT)$l!*OVcRRW3SYx;bSxVHy}H|{O@b9*V8#fFg*AaoszFzU
z$`WKcfV$OKX)we%5+=j}l9W+uyKMe(XpGF!j?Qc-rS4N1#mK{-9rX-dgT_;Rfl^rt
z7PebTqcR@<DqY9=g7kn{<mK3rBm%qVv*g>0z%?=x2`d*;r%{>HNOcb()KV?Z#<D_3
z&>bPJdaqS_q@#ZiUi5i?5YWFSzSK%#4p(0x#U|xVnjT#3_{Ol-&O<4jT3(~rO9iDW
zx@ig3S3mET9NR4OJ6Uhk8dIV4M)K{#a>z6IZ8J9#*Q_y!EsBlhKxbZ(=ITWuan&oR
zOE}Nvq3ensxzss(B|FEwni#YOVxfY50&OeobW5K%W<zJE4>6Y!-v?g^r9wFyPeZxB
z#1E7T{zI*>vkuG~;*aQqSS=z>lyzP#G5+76K}?XLCXPXQxna59fM>k)kWF(N!+xf#
zA6Y6@DX4$h$@STBW&DG=`%`|$#I)NA5eerwOM_Edt~-RS+_qawTN>P+;N9jTxhVci
z_=}nO^!tz=#W1;?T?7g;8CWsYaOS^9e{+dT4OSS+^G)@5x2&rZS`Tuh3oMDes*l=i
zUZY4`;Ze~?WogT2@nCvW$;`*2%lTYRi5OwqqA7Mi&Ez}Qm!8FBVqd}bs?X*Mgwb4D
z$`MwsIegzdvNDSXv=WVLKj*ZRAcpYNdCJ+Sp|e`&<tT2|AiKOJod6b{26r1Prz?8!
z=6>a%RoS&0MZen2L)LM10!p176*NY>ePuqyv!TxujM$|XK*Z4q|7^{<Kw5a^*8nIx
zbc@PrXP}fYM2IN+$!=g8!Lf;9X9mJhdrBJ4QG&(@a%XZCb02XQ7br-aY52+_BBW{6
z7H~b-@HBJhUFff7qFXZPDPM5a1hWRWtiZ&>$0Lz0@#>v|vX*DX8M!J{&F+3oEiCGf
z8ie?5Fy?eKi3_I~g~?%iunqWRk{piW1s#p8mwW!_YJ$o%;o^f@<+GewybI4R0t;r4
zh5q=lGneo6;_H~nsD*PF-V#boX@+x);EAs{O%|@|&YtJ>qq{~kF;&k>B0?gmd1noC
z_T#JzqckEdkE&prCir(|JAui&$FEkBb=;^Qi+{CeKoru0V3LETHQq0we$L)_YsIRx
zH4`#c`=Gc}cL5Q|736q+^{-+-3*U;V+h(%^g`h$lRSLa=-6AfdWT%EbSORo-?F1}|
z&l5C=do;!YQI(WruAaPvI}h#M7QK8oI{w+ru^ZnsXPy5(JdM~`IBS4vQ<S64>3s0w
z+cZnYS~)2!YQ<05RQuo8G!Gfi<Jo^^PlfNpK)(X?UP)`rtFKr&edqwW!JVPL-tR=?
zZx4K1vjb_`S{P$2BU=>(6!F2b-cHXIUC3O_>8rz`@$>59^g>XVXlmayf&UEwFt@p?
zkTNHpWC*@?E&(R*j*}a9Glk2$)QJQgM)q(ZKs?~Q;poSYZWX21|DxeR@3f7h$D9dn
z%^jszJFh#qugC5**Z3=@OJ2&6Di`$mW(9ZaN);aoEp<pP8x<c<;v$!4(wKCD5Km5D
zF@~$o%UI_>7zyKBuwJfX*TZh5tymT}L=(BOVmUl|f$2Q;c!aQ}mFc3WL`Paz-?g_B
z#<hX11x>N_9(w+47GnhIXF%|P))i%)^2aQqS@%Hbb&ah-!-<ju!<~vbELU2Bg)Nn}
zxDo3K4#rxN419fr-Q6=gcOmK(=x#8(%7>SLPsYjcg3mI_45XWF*-2BL{qWaRg~|KV
z?aW=FEUmrdS>xyi<Xn;B0aY&lr3OE!fN!+igEb3MQEBpEYHKm5Ko(xzYx$r*XfQdO
z<25rB4XBlEO&WguU?ayFvr{BT4~$l<OuPkIL2|;zk8LW)|DhV^Rlyz}mSVG<EGr~^
zF6AO|9}!NU^D3l;a8#S7i!_9U4FUu|TiPm~(}r^ob3hYVzDoBu_Czu|WYhAJRL+97
z9)>5T=)8?npn*lb>4su2tRUvl26rPevWqcojFtv37X%{ZWS;!`O5j!Rhu*4J*2q<+
z#<$1(iqg-xWWOYcT2(Lheg+I^*D?HmPI|5O=ALm)l@Brq_orvlaSUoYk$?tleMe2x
zHfrGCzT0nah^8qr^F+>l?8>v=(OMr+rtocJX+f4U#;Arqq&Y^cqEk?6bFpB){w6N^
z6BNiOP~R=CK<#*+Iz8mnw0bt!&~*@%_tHSFcvlKvrH}!R@Av5o1~JCkG&-D@u8O;3
z);Kj#s=00w--mdi;7F@#U%?>g0#t1_q{I1&DvoGo<v>}L3aS0dt=I2WYxF%&nz-Ul
z>kYH3Y|e(5WRVt!_3bYJhO1|ph}}|8#xMDK@#VHRJJff|PAbj0#8t1yd!|>`|LOt-
z<vm(GQ(zHoz2Fk+UASy?{qwj{TH|Y_yxhyS4X{RsmrljcpU}inm1cBHPey<&XzTbF
z`zP;lJ%~%odePZC&e*(OM~&BQL@3Bwe$KyZrzDFi{^8>}Lz~y|DvReLF1av;-=2AY
zv2mi@49c1|R|^pJcla1KC(%IzL4Dqt_{Tqs8ri%5we<V?*`s(nvI2@?oxo#hyP4e1
zMj3h8W=)B?f)~cJQyrH%tD9Xr@|?$D33@X@*jjRkc-gVORDfJw#tp*}BZ(X$f;&Rk
z@%{VCFlMDKHwk*^IDh&TnV{VlNhAN@E@RXT+YV+7m#S<qr~6%3Vytcd|3H2U>KQB8
zy)VlrE^8J)6qm5rj%wasK^L8)-)4~Ow_-h)VNo(r4Gp}LJyPg3oFLp-{<0Q&@u1x&
z3JF!#V3QL=SqF)WSDOjZXd#;>X{296v?@28Y0R+BXPh}~sQb%etImrRHDP^7lio=M
zV?!{M4;HNWUajKAP-Q~k^Y);;lzLrg!2O}lFTci$Yi`($$9h3ZFX3M+=s24P${YdT
za)pD}0HqIS=#H#p+QCw_vn=G!6a!yV9RqI$Q7ATM6=f$y7N*-+VDp~$+V#FlQs76n
z1T!bjQhQ3U&z7M=O0o~)o2KN)Cq2eg=lwFNN7mG=kob}P^4~NC_fVQpCVvb6Oea9S
zazj=Yjb;7e9R8**mg=R@(wjn>hvgjF@{Y_o8v%16jm+z_7EU%>HB%S<{u{iYmMU2b
zI~jaFATcWQ(V&X9nJN&{(l48ZR0<I<ZI|H^N@zrWG%a!$-F_zsF6Ri^9OCcf6NhHd
z3v07+%UJ713xOn51suiSFgO0`Z|z`Cr-b0ts!H7Rad#6B$z~9HbzW>ouhS{kSCQ+M
zkJ71GQ1BZ6gZi(g{+<zKr<XTQeEvo}wIkp7WalO2BO8=_tL<SO*5x0OK3_1}aq`Z3
zoBhsRafQi;*56czU)-K3oE|rap7~I5IJ|e6dNA~TD0#8y?=_Ev4@{RLI65Gel@A}E
z%U<-}t}CcV184&hiA>V4mzQjkd+N}7exd-jORM{<(ItHN){dh-k$BeUh!6P7Nc@)Z
z4;S@KUg4d5=~joTN4jNJV8rwJ8}`IV=L>RV6(f4Ou*Q`~Wpj;{TGw3SrscrRN9BCw
zS3dQ!=nT~~uVZV-jYC7{ej8B%GwWje2V|Iq{AqCDL<B>kLb)`vbZ&!IMsjT1u1o)W
zK^c*KJ`}T0+3QP5v~1%55wwF-*nrx5l{&A=ip<FCMw4zw-_HDX-TXa`hz(CC#+llO
zE~D;roT7e4YUq{ycEPmc_fPA{DogEmRR)5NgSq3_O2!NV9;$gCzpbPkH^1({SLCR#
z>TLL8(jKUM{x|$s9JzUD6~4J{1qPZMht}`iVO?m7HTZyV>|-Gtln})r6TkQV#A4QD
z7ZpK+3O-bwKNw4L`AN^_10FHc%(WKS^mv3#g?%;Mnl79EEnLxua87ddT5*;Sk7d8^
zgVN(!NliXTlm>lIHHYd#iU4eg>Lpa_&N2WWkJ_Q3R)P-pXo!2T=JLvyYu3cPgEw>0
zXuD4X?>5CUHrrw@<FDROUrF`-!}VnB=rWZYC?ID-eP7_N^e!zy(<<Y89`siEtJo2t
z`dsHo+CaU~h@z&23+9Y#P)PH9DgNCTpX4>B7>pK)wJ%cbt$w#VfQcAF3-m0my<Sck
z0q>bVI`zyxH{e@0nl+1zp1R1gQ|-CtD5|Vt7`rQH4Zte$XM}D%U9e$!{n}J<dA#~&
zV*P8`%qT${-kZ&bAsFsVBHx937QXi%{ooyHfxP0CNPA7LRnU`H=@GKD`goWJN^z85
zUV@-UecT>DZcQY8c~cgDpH{UY*i`lVA})bP9lp{@Wi3gTGA&8mDfYIxW**$ocSSx?
z-SQhs78|Y0j1;V7sYnnPnmO_{#Zm%V)Eo?62>1s3*us<mo}i&>yOZHCXoE3S^-Zxf
z5}yPc|EvJV3)Q{z_DsCfZqzOV`j>S(D==t6?NUwIw17YE?c=O2%ik(3EA|&X(nV?w
zLXtu0>e;|2SWRAgEHpDEtIphpU>0gxy+PX+Yi7Ix;4&X)owpHaxI0D>*Atg<`Dd%g
zr;Pm&oJI<oesOMlp#ljI6mQEIEM8LP!atV=Kf5#g&@!(ul@b`Np=R}T@~$Unez>8G
zL82y`FU)Q;W30}9-k@cQ95FK{aD%%fHD?dCW^b;kNIR>;$4rnngFdb96c?1OlP!~P
zX<FTFWw!2DfAJ`5uvXE-dYXJ;;oA4=2Dfjj-)z|%V?XV@@%L`Grm*>tR3v$sdqY+*
z5Xs@KPfDx!VVDf1a<+!Dl;^Tlk^!1|Cv5C&Nss_NMJ^HK{XvR9hu``*UCz#*Cw&~%
zf5P;bF$ty8S((R_eu@2ce=sKpNQ?NuBQUlsi}#jZVv=BF)n!O?E>xso)K}!iL^cUT
zW&M&syqBP}tE$d`YU>c%y>+cK5RBB;m3i@?<hzcCgcmf=*&z&kPy7T)o9Qf3_rs6c
zJ)XT}V4M-3cwBk?#zH6`WSe^CFV%VCc6pPW0i#ReNhCnkb@tS(jZ{<Z<^v%r*AhEv
z5JB_4P9R-n_o}xKj2lvje=ZSx&4^Fh0^@tlLxO>GGEDWWlfzao#7k)Blby}+6lx`{
zg3V!p)S)#zrSs$yenChdA{KU0`Bh;wJ@95otI$DJy51$Evx&@(R;<mx?iz5d4XL~u
zbjzVrBA|1pPt!$Y_AqLc>AG7;t7`P+BZpmHS34KJi2?&K6-wwWzjLZtnVP_J@8=3-
zR4wUFOh5d6VQg8!s-p-lBY|}Q&@Dc?_uyy0MgSm#v#e<pI5-^DjM=)H^K~H{nr7X_
z=e>1CxZDy*8)h@67)_);18gj&L4}`U{bmG5tvmBB_<&t=Rti3!;B&chim=vQ12C2b
zap%>m1;94nU~%r&pw4~aSsM>!13;b^+UG!2vJ}zGIhoC4*1mJL83`>=20SS~KYJi8
zofT3fea*Q`_Ma?nSF4^+gTFKpqV7@8tX31w2w^KK*%U?ZA!2zA1h*Rezxu;@eRb{R
z5Bh=rgy@s`xK)`)0(}#r65$KBlF7lR!Hp6Hn4KLpRqngdl#P|d@pyr=C*6^%ou3x9
zwlU3gudNbvCh!z#|MCBtEBvp0n>LT5J`d6%+NS>lIo)yo>u~6$V%G+=^sTJHY~l!V
z2mo&;Mgg4+o2FsvM`4ZGBgJ)_xLN=?X-D@|`Pt-053REHw!@-T8$%D^FJ4{Z8bH|$
ziZx|*o?AEXK;5Bg{fR7*d_JxmX$mf$gl<Rw50pc~?WmTUew0X9OT5uog5HTTK-)NT
zXq+(9S3AnQ`ERa;r5W6b)3UN$hX<Fyyh$C(<}rWGPg_&r+lAZJ$)<lz#to5{#88Qj
z9+kumU-1&BYhODQ!%#Zat1?kWP=JH^dQ}OLj)1gtsUZee#h^bf^n*Lph8O4s`c_p(
zXEGP((^v1P_x99`1gngZzx#5V)=CgMNcLqM4*97CJp~lI(ZaK@=#>MR+>OMy7w(C(
zN52S+S+yO!Agr}v=I;(T83)Fdwn}*G7(HaY;@t9H9-=01uX?hh){0fVR7bA^$MCAw
zS3FTDDy-!9`?OP#HvdY9j%t)0qGI`i*@*D-s_lY$kwN!Bt+k~2GEKWZ?~?J?iw0+Y
zaYJ%m-azj%=7kptPqogI>gmbKG2VMGkd|3A$KEQ(prn3e^(~ebgpf=W-3ECxMUF4E
z<l2@8O*4kc^u295F;Zl|>v^5^vWvUbO@&^>fk`SpZqGj#zGc7lJT%{X3D_PZ+m)5s
zOjB&BdU)+uf@=+@B1+C}tF*}Mp{!DN>sSS+L`FtIy(<1<a<JQEj8V0$^m4{3qM}Uo
zxk7>Qa8j<P_Tr=6=b@aLAvHhFR%gA2pMAAxv?t&;#&lfOCXeX7WbLoq_5RCeLK!;M
z{pVIEWL5SA7NRzCiI_bopBrx%CO%Egz=-F(yp7)dps!}7yNJ~Yz43Fl(Q>#RqW{rt
zdkWki%oM6>y;sY5%|+^AYuwBCX@nj1@~+trS8PQ-=QIhZ)p?h$Uz|i*CWUe@?`JDq
zKrtb;G=0%K=~w4(s9LT|AS$~42f80;4w1Z6Xx(?^HrI8P0HU(`hMX(eYA<~Q_%*l>
z2Ar))SV$v+uuW=pDTZ4LXM;IHGi{@;pGiY}AF96qPoK3<4`x!22){0N1~tzN*_3|y
zXb4+RJ~$WuKM>2vC1`GtQcHh`RmW@(c)!&!q`=INC%#~(@WEvth1u?8%U^rv2<NBF
z)k`ysYRJ)hJ!|xrJEbVu$iko>eAw1QpMgX5<$AkkU&ce?Dml)H^I0cP0q2~4Q!fiK
z9O0BCskxGgxVKY!n_Wp;ZKphcD(EJh`bXvnI6ipVKi{@MPk9->qYgDsc>!~xi$8g9
z!R|4F9yDFrZ&C3(dCkMONq!jmiWkOzlg3>~E-u3pWEWwLIS#iHlUbojpk%#a#-Tn4
zN3y}x^Hd$&Gm~(a9Bc7U$jS%8j`q%Cgc3H;9(6W}Pe<s!WvVYa(}|7#ecY^PqTS-9
ztQ!5dO~Tt%mX)@fst@UfDjVmo88J%7I*{E4ZB)KHnoiK-&v+prh|wx8V|y2O`#XmG
zmt{)Wb2`vjR;cq|kk_7^W!D@_kw<$bbl#t6zHm45evC}<IFo-5+rp8}51Q)BcGV8P
zHU7dcBxcNvb!GW0m=kl2)-dZp6Drl(G(ZM?W-Iblfwp(l?9(UVXV7TicDB3r%ZGFD
z28#L4qISwR&t)ePDEN%~%!%yNFJ8}XMpsn@f`saAkvPEAR<PR=%nU-U@*d##S8&bN
zl(a!Bav&FAcQk_Wbf^-b>d<<b1%i3&Z|(N9_uyvgC$Lb{UsJBP%uv|uZ<$=JEp+DW
zx+7mQ>a#2^1`xJtC`~5oaWY+gMJ;Vt-y9<cB{M_w%uhId0#!Bvr-`oSe7sS|tT}Qe
z+4Kki+O8$*4dSf|n3aqsj=jO^=#gmvr{eQ{!0$v_D<R7I9HL}DpkY1luQ2iL^6x)A
zME}@^y;p(aqMr)t7d~H*-~Uyc-zYn?yM__s42JLR()fTT3G#rv2l9gDV|HHju-~Kk
z9SWCTu1B!b8938lM)IxP>`1)$quP;-k(eKEc&wDQEVx$wXXM%Cb;K2r3r2ih7~Cx}
zY{2FFYl8TV_Yd8F%((GX*m(U`HALLkA61!DaqTKZoWx<B+6S6}r1~}~s^vYaot0>Y
zs*4dW1!OA15hV4BaU(@N>BE^kznAkpnvMNj4OQ*-*PYHccR=}=$vhjO8R7-`RWbAe
zg7cA`Q?21kbWlPBs%rfW`ujjGaZhUyNZ@Re+DQC|o9JZ9B;wg@6(s$%dx$g1xi=m%
z?oiph-E||NtFk)c8Qlu#q~~3YUaslRLeym6kJT+?b{Xm!7g|4?^s%fieO-%_$v)Z0
z_EFkHNCkpFi&A$@?zm@~z?9aHwmh(*by}-C;q9ER@;q1AV?^vMgjMUiNnC56xe_%D
ze$;Ov4Mk_ksTQ${xbZT5Oi#adA5z%*N6qKQ$EO|Qh1DXWKDXJz+4&*r(M){pzR%4>
z-+}SVyxMuaopu=YMZ-2g5Zc4*&dZ*0mIh;VEmuaLnsZK<<P`;Jwfyst#Y%9>5H?j4
z8~kN8ZA*cm%VthFzJ*MN=6O;{nxlq)Z@N^!O+ln1=$+(N`0I{&T=PazJh*1l(Hc?y
zNe*uAmhQ1XgJT+&BXAA^xX0-ba<a-MPK#b$d)yixRfvDqo8kL(erbU;La>(eThzIA
zJYs6(Lgd|1{S>m8^)_ShtS_p6vq917V-(=+K<r2>qgE#RC+|aqb{Qs3B|QQg+k*<U
zHS%v+6#D!p`*EkNi<13+MV2vix0FBvG(4X_t7NwQgIu!~M_Xow394Yuv)^BqR^Km)
z#j>dHSM+YYoD91Ktu_%b9IDYp{`MjK)LvX<Mi-Y{!abL~a_CudWLgy7NewoL&HN$d
zzSYAC3?8?-9nQVmrM@)?kFDpeZ&mHRvZ!I3e!J%)Mq*Eu@Sq&tk{WM`0I^kkk1<oc
zsXi$|<P6HQ@pNryMrVF?u-CerJ%}G#f~4b?*NoGVAzP$;nc}-sg_&Njcd2f~pVE_*
zSYA$MFl*)-u6lxNsz-<usb!tjbFPjv60ndk(A7ma9&VSv$U%s<*_pg}U(!+E*$G9A
z6#G|hi?ADn&sS2RxdxLkiLeTzmY;C-0prJ)L82F*_@G-;t0ig)x#LiDzBj`R`KpcI
zP}-m<yy^))DGaOw3Tbmn+3KAD>w*zD(K5?-Lf1vY+jN`HHNw`VD0Bhx%kCkfa6qA>
zPav+g0s+u*97z}|2Qg$#$K?lHxK#HW+skJqfTOswBuG5_npH!GF|$Zo_)JO2cTzoP
zV7p<W+b4asm$nz3hn(^A2P1by*d}1$wN1<gI~+z#WuRW+IMm?y{isVIp`8~j5v*jd
z?#W)IL>y$i70Ab|lDKZUczrAR$4Y`sy3>6?e;vQGVodrJBufRx{S@us0*ztOS(*QV
zx(RF+%O>kafb`$?Ros8FlowZxUq#0aJrhbINc$A7nfdW|(EkS-D~Pgdp)pwM(8|C%
z#pwjjkuX45BJ+P%!O|U?c;0`n0SBOpkqI^+li)88!!dYfYYnwauVCP{x(3CqBTMx~
z0&WZx%QH!`S2=f9gR{PpGc8SkDVG7@F9Zw)z-aG3tx6y4BaR`wI1|8x>dQ;vK`O~i
z@`8ZzAx~Nzz=|7qQ*nwgDm`r7SQ;FnFH*XWVNw9%W0(d?|C{w?W^Mo;MU5d7BjDgv
zO!Prgc=MALZz@B^e_jYnlW{U&0OS(OD6hU8kO}0Lz!!!Lq=AWB33Bdff;714WJRR|
z_8US^C$s(=4(V`=`;V5&Jk%!7M+Fr+s!V6%Lji{)kg8~+FT$f`#WOsX=?0vsSDq=o
zAQPtq$Z3GnpdDI4`ed{$f$qMAYGJ+xpoNhNkg1;ZEU*xaEaO?D6Zkt++h<~Y_4*7>
zn7tWD6{j~Jw0gmHq4T$eqYWA_pyi{LkK;*3zvb30pYInPTy|?W&^G?}^DED@l-Seg
zzxxp@V}&}XUb!S8XB?MmB7nip&eb?oCCsqz?Nov-Oz9y7(vV{x=7=3CWb>>=$XG(q
z!G7sHUvnD-aJH+0_Zqsy<0)aV+0-J{A!2ZdIU=KLu1*Dk6l$#&tPL^L+$%k#!<(eh
zBY_r3>MpPs#d16mkP-9&meRz}c&Ci!8LL<X4ivdU#N$HJz7L&-7$|k<U^r0fbIDx7
zCwR@j(>Y0LKqOz`vB|sb(5NEfG3^_b^m*PXJEe&Ghm(RvWxqZH+9}6heQ(_q%3S^_
z)uWXGy>>RHs_|%g_n9gvYS6&DL)95<$WjVz^7p3uM>u%NhWxWr{kS(@@4Z5b{?w#2
zMnE_Jvq%3DU9RA3!&~pZLi|I8yr=&xXhnRh)vmVU5%twG$NM{+>sBAIyxyRr60=y1
z)Ub<AshwG5wVuR5_P^RdI`?7iH=+;u+0zcLJqSRyR7~4!+xSV{YZ5v4)fqIus3!IZ
zIwd8Pb?drrLaF%$DmwEha)cP^4zQ)1P0K_gLjH|B`v$$^PCu{jaq^?}UZt-1RlQCc
z)8(myj|=$ZNRyD`YcbOK_pMU8d&?WjSW7q_=uy_GtV1Q%gypUBjB`$D121J+N>e(S
z1k`-k2;Uj!Yp5&?6C0hbT%{&Q>8yelNM4*%+p=;Nk}<YEocjSQ&QM$n2Z6QofZJnM
zT_jw9i3nqaqi#chEd96iJqU*Phx~UhO^XWkQcadtG^V1bqZSi)|B$}<s5v!>fpC#o
zYXQkzoCYW(qJ@{OGWcY>Rn{&0hn_>~Q{R;;%GMe*^lY!nMif6VUm!zlm$Tf`-Y!G<
zpzqY=iGO;U`>~Atp!ZuIN)4V>6-h?sf0G8B#vVWBS94~0anh}jd*ct4RjVO^fB+Vz
z*+pr124cAyi>QGwNFX?U&dn+9AOV$LsY|%T>#qF@L0*OmSI&^U2*oQG)cry?P18no
zA27X+gf9`Kh@xhtnag98sw$dXg60y{NaUiy@1WBVtFJ>>X1k6nz_-+Csdv<o6>hfo
z36XsBf|d80I}JAQoJ?ZxK~?59l+YE-d4Batgd%`=G+;>FPQ?==b@c)7cZqJu0Hc={
zj`0l^R#TO(DElrmxkzFm6tPnz5#Q>P6!c5xI$4Ad3gjy=J#tHdF~yCQ&L~`E$1fE<
z!Y(n+tM9Ct%bjHu284Il=SU7;(orh5T7~j89|}5D7rbu=vNyJC;EeCLMz^Z>%f$O$
z{Ni3<A+eP1kToLHa%-2H<=y38<(SHD@s3N12Kt~&PyhA^!HI|aRcp|vtxL#XDt(5Z
zZb0fE9vu597hzoC%Y0N;bZ@%CZN`F+!zm4NNiBOt=QyWcsQepFC_)ri0BLJ)jm~bg
zZxBW#L5)VNa^FXi&!%4u2B2d^jP8r(nWMiL&KvNzsn7oIK0jA!Gm-Y&SFnl?9MFVR
z6VabGm@lkm;Ev#S==2NNty<%I{Pt<*FO}&s7Fybev<+V|ML2R28V#_R`|5%(YfH^r
zweh6{vZw>zd;UN7V#{dfqW{THkjy|5gS0eq;El1$OG39d7Lewn-tAYjehvVHba8Kw
zkV1=Rr68lbel?UN=uci3W!TJU;0McCzW{MzHM2#R>?I((3iRhiTK@M-QKJr2Z`#C%
z#maHiOW0?rLO?MxR*}h@&Hh8MaRtMVqjaRLScRAA?c=R036}Z*C^PB#?YNE)KmlC!
z?dRW(pL#~|dM1E;<&Jw^$1vAs%AGt6EYmZs|7@BmM78OS&G<Zb&cHMf2{L$82deX$
z&T-<bo0=m?6qih+^qGL?JbmoPAbLi`ZXd|V$aEW8EgF=EG1}C>hPX%l8~`*WvsLqb
zQS*phnlc+GyHq&kn!DiVd?Dv0f<&Km#gk+RF`UX8Q>kea)dECj&40@Sr6)h?ggR=q
z<bj?h-~Vi3tkn#?<;~!Pryq@=op+bWhN#aPpuFsZ5iy-LY>qM$$V^}Fb3t8X{+q)=
z#*wV^e+xJS{;f(gxR~HJ2ja#udiPg0F+7%*k(56p1)i)+gp12`q7B-sv80dhXatPn
z<;tB<Ejm~jRQ9#R9Xv$E$=*DjBS@Cei@6N8fzL5^d}Oqtg3VpSa0~m&qL%-ZL_(@T
z=;YL1tq^QZB;c{i|5b6^+Ha^@;L>4<;r2}S+#XCju#Rp8c6O8%7v0cj*82$qi>_cD
zQ+v@=oI831e37|in*|p6aGW3%qhuhftvavenyNTo4>I)ODpl!4CuH;j%bx_`C_Nfx
zr^Io}u$RAN0vQqWI227*Qrk27mg_|X4=l%X+_k5K^M$<m7-Q=IMpr4LTeV8x^2TXh
zWa01Belizr-E2GZsII`1YYOOsbHS`lDZwSejuwhsvnSr*jwWcSO5Z}t=W40k(}6Wi
z2i;n08qd|AsvZtHRRzr(2AL_RS^#7QmF9lbFYtVx>9*;1Qc&IUnxQA;Uz{T-&QZ^F
z+W^{gICzo$I|RVEa<pjeR{Tt};z{i<x!X@rf0caIbpn%tGR|m=PE^^9%DwR-eRsG0
z&dMv&w=Wz*`clQ<<b#;U=PQ`+DS4t7^2%So&z#71RSX)jZV-%wwF%yMX~vykpO}Gz
z44DX)6hX@!GjDw2ecQ>~Xr0(+Ws+pD>?2N`FEzX?tfk4kp483(LSt44Ed&YYwDGc<
zC+k=DUh_)zrr8St_3`0q@uwwqH?qcZ-sB%YT??2`^Y&Y_e`|w0g#!nJ(C^~Hp+cFn
z8N&#G6wlYZK&t!e$VU>IhlRno?mDUrY*Ag8ch(Ieg{Cue4}$2Vjx8F)JgEc5i4Vax
zppev~!yruS=W0>77G=I3Dzw7}LRG9_Ei-iH2s}XiMQmpI%cx{b#G0w@xxu_Ie^p)9
z3sEd6xhSo_E7$Sk8*kOsyYm>MOXsActIb!HStdl`FR0Agx9W%gZ3#<#z2FP&HlLBp
zu}=G`_DtSSGoCC1+B~GQvpN0Up(&*Y4F;{-?YxC+KClg$E*m!DTBqQk^g^b9xWVek
zm5#x0pO>Y}N9=olGAU>e4RX!8a>U5_-E#!;Gm6>yb1h;Ma(ut4oz7PAKzW{D7ONB3
zpp2d=wOY$a@CNtrd5ESuKB#tx?|!QxlvKFLj?lhqZ5GXFCCrDeBaj?S(goD_*G!n|
z(q1tt1E}QMw9h`ydh8@0SJ_~8O864tl7A-nr_j!>d;_;qa%v9<vIK-{%$<j~?(S3B
z_QClrx3FWG6J6xyZOYu!IgwHm1b5IFkr&YexEz@t_g{TwezNM3vYqL+l2q}wMtCg{
zdt@tXFm*=w7C%AG$a`@sFmkOx|9X;)xUeXrTTz)ITUY$$Q<T*;BEF{MXaqD!^ib&5
z3+*1w+4o1bVTL~EZZ-Z7^r`CF;~eLjfuoV;1QWZ-#X!9<XtG1G>@$M}5x`2XednRe
z=kg}CYbks#l7{Fy&`Ijnq7Jf4EG_Ht0l?u4O8Jt2I1T+_+1we7+Qyu9YHKiRaG&9<
z=dG?Izn#r?A~orw?flM(qBIt4$aj$^vmgK?@&0A>3%u=_NBr0Kug#;{Zf;4)kULWG
zFaEyHVY=wBJx=Cu5OnhpIb@Lab_+}OgqFqlV8|QbEi63^NKomGGj=w*Bx%H3vkw3h
z7vH~mi$s9!g02Ah@9UPPH(Zptl_qhZnn;=^#|w=hD=Z(o!yh~YlNf6t+dIJ|CgV>5
zzj+REOp(>sTRdjs+o9H$%`dgXo1@DmMqmAOo+V*lSM;wy2eObmRH&*{!i92O?P`NG
zUh6?bm>@b!gEa{$g)XMBPdoy|VQjjc6$%u^TZ!efhN9ubGKSYn)k)9NfIA=JO_BW8
zJ9-YQf57a%VWZojZ8oM;r&+4zmrt514SXVN+8wN@jH+NrbXb?Xw#p1*c(hLiy_#A}
z%zL+F(%F2RV(=BvWH<oDIk6?9$p-vA{BAW`y}QVOPY_)&s;rs_w;ZS`m+K5x)RqO6
zUnH?ce7ac@zhd?TPiAuyj%vEOeGvk8is3MD=*sx=E)EZROpR0NeF6dxzp<IUTBZow
z5w9sPioV?a@yPlK+HjnO%EsZ|9X+Bxt}f^^AviBr_gHgz>?Nx^f(c%c`!1oCt$7<z
zd)|mjndp=fgqGfVY(5zB80xgYSN@`3QGMX0Pg|FS|LuN)OkY3;m(Yc~5?)PLlnuvc
z5-0N-BwU&;4@UGq_GW>u#(IO3Brk@~C@!3h07i}GiwJ*Nq)-+jASfkKP-7%MClJO3
zEOymj*|E6-h*bQ`XOm}jxP_==@wqiAg%uTNpgkhvtuM_$c8?l^-?&Tt*{g;d-~#$D
zl=-S<2NSvqzgo9C&xp=X6GR&0Cm&*wh~0`JPp^ZPsYBZ|<jU(qYdvT-IQ$)+(Ytlu
z=R{T=y-cT-DWPP%RWk`3cAtQeh}WTQlA7buDQW@`!G^XR4LdGZyZhW;GrO}7uw)cN
z1_AVoZCL|bX{xiiG&qHIJ5U1xu$^AFYm(|8gjBqL?H%hJIX~RwJ>Dy%<{VOBF3m8M
zVkEJ=T~;g7yj+MU_L|>wzFh4&wF+hY8r({}2L+H6{9jb}kAH1hpS<d?beKFCf@)nY
zz3%f!0^F{W2a3YN`6Nz5ryj3P9*v&q86_%L9%L6*l=*y131;hQg$!#~i>PVQP$~z5
zE*Q;ZVjs~Tv0t@+^$r~TXcCAh*u^RLf7M#7jHb;qeb(r#|Lh~F^jek{Xmq@0-S_<=
zL?V=Wt-u)nZrOB;ymKjzKVk0IwGWdsY<(I}E_T`qi)y`d`Q^=5E0!wUmbPiKP^R&2
z*-~GGO><*IhJRiz{R+YRoSeQ;(9?l2vOeGHjqMkArf_9Kywet1vGpZ))SqgrAQ7Re
z;5%J<Q-619-X)glH?$qy%nfu&`D+?`CzcK}lbw;mw|2m#i`WkN1Nwnd2I2Phi>WII
zFEjRY4Hy?g=&xc*1Ogie06s({i$?bGO0o3!z#GDjm0@_EMbB16bz$Qow<^_P)rjvj
z4+p@`4g)uc61nCij)wLk2KIphjA(p8%j2Q8BPptdJ2Lf4d>=$|tAvBlS6Hptl`80P
z?`Skpp=!wKfn}pf@WBj({#Gm#X6Kea=^4-c=<JSyHb1{~c0ymqgc@JN#R!2Y_c8s`
z%Ej3^W`hMLq2l;wuJDr^+f*H4*YAg;asr?0bZZwv`@wxTw!cuMr9OF|-DZrq_=Fvw
zcQ=FYbbtB!{&+$=k*~IySp;w67*HHwA|t?pVqHje1by2QpJ&?MUBUhsB%L`8yFfV`
zDnVkYczM}QG#4(LQ5OS{F(Q@Rx4y<T89S%)X@1sderPB5NB6>_L_%+%%E}E(<0}ju
znh%-ddCr7tCHxPR&%x*%7JcF?`Mwh_ptEsDY~S8S_Af-iUWCgRG<DV>>fOn%v8Z|5
z-`%S4>|4=yBz53G8nE59nLy^K<$8#aGm*hW{n-0#(J7El`sw+VBb?#9^T4(=<ILf(
zYM<ehM<9>SL_#E$<F=?utM;<V!e!5pf5VI|29Xkh`dHLlJ2;%J5%MYo!xJf!4$&6e
z)`^E+EZlw}UGK72|HwJX^=d|Z+W1@X4CymM#RQ2ho}+;Sx<Kgdd2$SgxD$JzB5Si`
z?d4q?tUcpvSwqla*r^S;R(|-ucSW+`wF>iX-@M<RvzKrK&6?|9=K(kK?Ngb~uO&W>
zj?q`eJS^$@?;oHl|CCzu<%csTxP#g+`zgONrYP6O%?Ba@fG5Be{=*--2I!eLDo>Hx
zN`@D4%9Cl|#&YGy+dn-15}%O=A~!cedZSN;XR$v<xOUTHU2C-KM+1&OZg|Et^n<j<
z>Qv5S9EgC6jtYGe+VV9$ws6+iKQq{!94nU8V9OB?kg9VlR_~m1x~hx62SECKVzT0v
zX@%wgtYUJZ*ChtZu>WjL&TQ7})=Gin0~*yrjiIQJVZfr5#d@?Q{M8E1bBgc!=XNZ6
z=E*Go>lq>4R42B+y3wy0Iq{R<<<l{9WC6)htmJiVrBm3jZ~kHike<zEDe97h)Do_~
zlr2ke4mMYg%LiTk-CZJiJq~!+=9|mfAG3d^o${u}J*RPR-qU1QaBD!VnU61Y761`6
zs-SH@%ITIxZ`^~+KkQHOCI_j1%Ast5Q@;7rRPGD120<VAeyNNRF2&@sXg6j55kHnb
zk_}Tf`Zs?pr(!XBZA;5H(v(?ZAEjQ6TiA+hSt4^>>6%)YpTzm&!qRWWv`Kt3;&;z)
zV0w&t;6Cj;cjl=wf};fl8JUUG0DU`>4Ude|uy`XG5ec0)ONvv{`E9PgZgrOp9cQ{k
z;P)r*`Y7#|o#bf+ZeYirPv2&Gu;(VuCqy_Lxx!D*FHj=3PYB$5iIV1v`rUQ1q6Ele
zvCTcFp&uR#r1~vbOTIT8shI&cWQ-FK{`10Lf0|ACluav<Zl4~$=&82uY>+f(o=Fs1
zaIKqv){Bd1$0vi(148PT{|Ab(iYZX)R6rAbx(Y2i#wgwlJa>gHrsICvu$(=s6P>!3
zVvG%zxxbBJY39sryB1QQIYNxh0{B<lQ4HP?AXH<V2X|580p~pg=bbMBk8Nx_u0eKQ
znf?129-x*pE8!Mbe(O%p=ERb7OnBmo`L*KOc+!c?4dTpllh~h+!!?uVlH-Zqqt7m}
z%mZ){3?)z*#bNXT^*ThCn0^K%4dyjqS=o7++N@*n@uF*7*tumbh|`h|!}~ZW_N~B=
z_uL;s)^?Bo2Qv2NdO>K09uB{0E~{h&hMW9@z4xLAy<sI8nC7tkl26_%E2pZ?fDQ20
zM<J-G<p_iHn$DV`%kc`T5}$@)90n~2`N%}B8GYZUiL$Is(nE|bP!YSuIV@4zn>M>@
zQ+_|z>;axP?iR<`hD`i6w#`s0KjJeacz@kV8l7`2HxjGZQoF|*h<E+?uCc>>l=2P{
zE|`ZzScT3#r4_yERJ-_iLa}`=rb^pU<iHEDO(&qrXGWW^7ocZr<yKSVkNeP)(E8{H
zf1bwVJ%71T3Irh6|C!$$=FysA^FH&6o)>4FwyI($Dv*V)FN`8k)7r6)gS%DtFuyhN
zyDO$F;<i%K4Tm<|t)d3F>iswL7vhGXgA2n&<$NCFu{fpQK0x0(e5;H7#mCUON8;`o
z%X+C!wjF7mOa$ThvNn~Z9}mzJerIWE7g_rZYdM9Mcch1~sjaiIIy)_;93uY%J^g<y
zoq0Hv|NHjuF~i7CqsVTAp=22v`ydS2w~%DZmSl-6VGwF!>}!^>Zy_NRQQ5POea$X}
z?2&w)yYKV+!-2z?dmP8OulIFb=Xt*D_t5y;<8+0%rMXhJy+#@hD!I|dSF8%bRPh22
zteHJCY_QekUimJ^<=Waz&sy9WTok^Jf3q4Uo1M=i@VQUYQ@xhyc&toc%Q!#-5|rgK
zT+;8ZVqNT$mTeJ^c>ZLlUIqJFgKW8{c)z%YR7RMF@T5faNc=~K1&u)P9InSMb~8Fz
zbS%GKV{e(q@20{{{)&?~JT59H!!UgH-w9aYFkqzcu1s%;SVzC{ex?LT>?FK>m({Y-
zAwN%`3uoW!V00U#GNzbMp(_S_mI`G?xn=tod*qqCMAetgctn7S^$gx*&)T*Nr-M`x
zA7fE9n--^ul5%oK<+$I*&oQSXEb<fubm5@f3iDJ79r{wh18%6r^4|QxFHLJ@%US^=
zti(RCBUZxy?=*A{FN*QOs@+r!LcOubL<zy!PfhFMgMY+)N*a4$*IS}y4<`VXrtd>(
ztJfk9ilgEkw`bOhFvYDK`P<@3vt>5BiD7TFNHhXHv<hyWVElp6t#iA2g>Z7!OJ@Dq
z$9l;ZnD>TCyS4~`_s*BhH8^rE<MrgrZeGq)W@7;YmY&0DU7KC%*ql4PomV)d;MycC
z85B9*7jJU+PF!EVb2h?G$B`{(a{uE>K0K71_98b$i;LzLuv*#pI6YJ$z_%pV4-a=_
zBo|8Z3c<p^6Q~?(W(p?zR}>Pc)Nu(fFRt2lZ%tKRuv@;^UBbmL>#!Um0+T3AX7_zR
z&#2?APjHm|=Eb1GMX!XsG)PN#dR)BqYJ8nILRU0Aa4}}$fx>c#wpZV(nE5Y#RyPIn
z2Lh(P1lFsGFdn@Th^@tO$?Q~CbK|!s3ii!1m(>k!Q@CpE^=u6+VG;DbyFE8czH)m6
z1{zP9`AvTGEw}$RT^qk{;BVM*TaYH6jOYFHa7PE)c|YK7Dy-U$+E@>_HHqQm4jBG&
zi)t`9eGALVy<t8rfHG6CIVyfhN5Jh2&%KFwA%;1nsT|T|pLzc1h(x(RYl>UZwDKwE
zd%f(=$hnxWTbzK!oUQ+0^^#NyuLJI6FDxcr)tiba{GMXCw^U&*&yK_Jm!8mGbnuFL
z?+gJA48r`&p?#JvN(K|H$6O*9aG1QJ=xPNN!#KhB*R$gUfv?B@-5v1#(iH68wt>VZ
zAyb`OmUh4ufA@{ovu5QA3TeJSjm5@%f3ivsIzanz0mYSy5KtoDcTg^roox1hNBP>S
z!zk&>heH2`eSQ_jSf+c8xMSe~>6en<u6<3>n?UZ+{4l4wSCmVff$q=mgK7R_zD^j4
zEiP~3A!(P|R>0;hmuu?}U|p+IZ4NKHS)bwr(TWM}ss3kzn6~6vI(AqqMP`g#YLWOJ
zmYr;iHH=_GP=|>=xU~jvfwCqCT}udSk*revTAy3d12Tu!Z;DZ5lLn<OaX4M8oY&%;
ze=lk|H)P-iu&oo`y{L}nZ5MNfik<t$q$4#jKjE(ZM7Zalud9?RejD<^rXRhTpVFnl
zo0<7<DVcCImr&5&)q}EL*os|I-%q0&vHq0&L}{tDq%yHLcBNwh#}JgCvT7#QmhYn~
z3-c*IGP|4fEEKyG-yyPW$Sa%3(Yj@(Ff;_F?>2W`8r)GyIodH#RM_vOsm5YNH0R(g
z3->rm5+sW`56X5eA?NjQF2(?$xAq+e;YD@-Q~PF@S3Y4}ojf-b=xA!<@@X&#@;p(K
zDs-Z?sUagIMNs16P*)esr|7QbMd7Efyv3K7>fEkYJMo6DWYmTt4VVC7W@}nrJh)kZ
zyINDVozB+rLOXnfZuc&Qfrb{_rpapbH?bdGQ$fy9`s)wkP?;~&Iab_)H8-c;Kf0#b
zv!Y6DKxQ;PhIuk3(T#k!1irN-{+uA91?ouyisfvb(j(DUtC!jLc6+iHKiuw$CLuZ&
zbR%JA3`=V}1hpDr^GWw;#%p4j6+iyUdm>X`o9KJtYj@O~CQP1kSYCp2PaYP*r4`06
zvy{d}yH+H;Q98}hR~30kOKCy#!XHdvK2$2IU8;vM%Dclo{L4$eKJLPh)cv+D3BUcU
z!Qg>mjq&%nHc8|is-gH~%T5z`<;Q+bZkb*0j*ah$QypM?cS`CuXN~43t4BgS*`i)k
zoh~z~M2X={)3gK(_QL7N>&^<mZsVroY_wti`=O7aITemU*$?A+8*R}K>V;`T>jz`q
zALcjUyM_IZ{tV}Z2~+)~J7q{G(a8A9kLtBsuZbFemzxwkyO;on3h`(+IRIX+97+3&
z5D#;1VQ8j{nEQiR`f7-SU(a3;wPMTZ;bWa@n%qm*Y!VX`16J$!YmC%-s5A?$*bIPq
z1If4VaW)+97lNoH%%46@>}S7ztnst>;k#dK+&MiT%!EzCH0X_P8))5`G8jZ&;m|#%
zut17!=Xw*vr|Pf233GUBt!W!>W@i%Pk@fMgm>pmj_z#Ey>|HN|e;$t5MrmgfxZmff
z^;mj5P3%RoLTeAj(N@L}cfMKWw2%I!j~0kZCUiM!t)vGW@=TxaelrD@BdyOz6*mj>
zB6;^zcl)L8)O4t;_%mmSBk002fHj3buV3;{?rEmnF}wd7nais5+NSIy3onPja#fY(
z1aaso)iVm^4*{cvQ&g8Z4JdJ2W^C9m(Vh|WX4gm0YN~JhO!KMLe#jz)51-t@dGz%7
z!wCa-^{C^-de84`18uh@q`zo+WZMcO=$=%3ybV0BzGW3UXfrxtj~l;mN{)h^)k0!R
z=dPCsLoe|v1KGddbf*Ni$O?(rUHj-uEFaJKQF;B<KqD&-2}l3FZp5!Ad(a0wm~`nf
z)mFtjdCoNdbv<0td~hND11}d<K#q3HG^ZV@=~aJ}Gmv>eV(_}#Sd_>VG$b}YN4+!>
zob>(@HMyoKu<+VlPxj@p88f~#G+vZp{;-_DN_ClyOBXN>>$^U`U??%EAu4ukVCeO>
zJ+Ac~W6~0m>miAbW}jTcGW?7vLs76Mu!t9DLAhto-EOB$k`QTZ6*#Z^XkXMp^R6Ql
z+qx7da&~F=3tsqaBUo$cpn%FO*CWMcpXKHQlO;@RpIvi%dsnagv&iSk0$h`d)d!Uc
zr;~+G9vFDux<nn@R5|>E9<W{iV4_Q{LX&XEWlj>*vJdb*T4IA}o$nM{wSqU!qTYx_
zpCth%6r^W%qe3{%BJRQ7SCJ2K5(BUimxpU}mm77z3#$;*4vtsr?caXi`vAaI8MQxN
z(Y)Lvi*7A;DHd5F@Cuc7Fmj1xSA=k7KDhUyYffKirC;=kPuXSPn5+GV>b%jQ3Y+tw
z&(pV_8Dk86WT0vE+&gFG&KvYZI)u4W|9XQHX1(v>^rQf9T!T`2`7I_48;M3rxbFFT
zD#RsFY-ww?A*thdDZ<jAiw48XiaEEaOjuQxp~A{4)ftHb+9xll=ALuAKoVKsrtE2E
zX<hRie!FgYbmVd+!BF4JGt6}{uL#)O(ZH_6KqY)Q4(fYkMPuIhfiGJmsl~a$V(A%L
z{Y#W#x0O>)Ct)IEG-IK_l#b)DbpAaK3)oL97$D{PyUnR+Zt^t8kBlXGUJGhGD%JWa
zXRO~0ru-Kh<GPMPDk?CnulzT_bD7h`{(A<XQD&JLCQ2JM0HL>Xiw39gL7kHa@=<G<
zM5V|y9^o_1#y|S6IC4$8m6JV=pVwyj9aM(58FR!keaE$Bk%%GMtE;l9nWy{fS_u)b
zB-n5iPYi!F>1<tYwZQIR>10^LzaO<=Ug_bXtnD(tCk(hj5_1B6o?U0sWqk=dA;O>S
zg`AGI-vp|cq<>5)D48X?HSk3ahj)m}p9_{S7DBpt@fV82^a4z5)~3<B+kvBT7;kcF
z1==`jm;%q3+b3Tcq==F`YUh$AQTA)<kHvN*9gtSz+O{<O))3I}pU!|&e4-BQN6;w^
zgJg)6(f(n<X=W%EvX)z*U^uZF=DmZ(&pYuXYhrq@G3p%(8D^g+jjx#7M;k-ilq6No
zUvY#EMOp4fDJ$#M?X+B~_~u;0Bx{@)Y7H0v`p4(Zve8B5^D<>H@0$D5?1sjTRaZ17
zj(INIRVjf6ICva6>>sd4-$~b!E&gz`h3Z?29(3xH<S+D`b&G53;nG1>)j7|%PrVGX
zhPsfEhLY(D?Z2)vTV{MBg@Zlf-Q0^6qk(ZW?={rLQAiB%1|O>`EOu^>0+;!<paQ1r
z@i#(JTFy?To;(3-W{<r4c6J{+NT^!Fc<<ZH^W>KItpJ{xJcfp$P#FQ^^{yh=5W6hh
z-)0e<#SvFOqwDi)ygBLBdd63>-)NHKF6ybN%6@J)VCiDAP1+A9)QE}-Qh5^d@?Lds
zET8k^nFVrW&CE7C>-0I7%TheVgHWNoYYf53{IzZpP0R-*>Z-yd*1ZXCP3{p(s~RRY
zA{YdHY1zAz9B(!wc9Y`MVj9amEfM-270VP9+x)imtO$JXH{UNxTm|?1?eGJV>b>4>
z5gP_QdKK1hv_-H5YRo`|MckJ&S@?!aDAMdi;55t|+a9TTA(CeDd`lovu0x{k!|q)2
zEo@>FbW8g)%|e#;pFyfXJu)-C$@`#W{$u<D8r7WpmhZ;~|IW9rRiV4)Bc`u*EPzp+
z6$P&cx1nrhQ!n>M??S84zp=3~^U*$inooMZMJ<CZ)!jTtUHqdR&Fn3C${77(J(u0-
zj$Cb==2$YXx;q=Umop^H%lpL$F{=Tc&?|{E?3!Q7c-?KqgcCU4Mpe0yVqc30Q?Mp4
z=t!at`Lo4T;@qR@Lc`RV+XRHJ$LCnr@xEuDk3L?-BU6?&C3^3R$%W#s()HS78ALqY
zGQ+6oRUb7KUyFIJ2nO<8cs6SOc|t0Fs*r^$>5)oK@WI5;JtebKa)CULh~Ft0lBmOC
zrQpD5`Knjv{b!=0>w3(6`7RK8&}(lWzIU@(f<o^#qU755***&v(TfqX2Wy3<gkI<;
zAs$tcuIRYCLcS8%p4B}*6pT3>?_d1*Uhl=Kv4V%DiBu|GI|dw1(Q%9j>UhEEXO(Oc
zihUNUg`ZU7<n~Q(DS6>fmJZKc{S1eJYTkfBiC6`@dvB;uSM%sdZ=*B+x=w$2S2}zA
zqQmt?eS)M(J*cRgdS|NwA0fn@xP4{i<b6-;gsjsxc$YvuV2@?BcD^)^QdVoHGo{@U
zV(Ui*e_>1b4+t4Cc}Od0c*=c19f!6>9Cj~z8n4PcPCaNhCXV5jzh`|j)A2V71QS)H
z`kv!@+B^am6IYDdLFxlJvKFL`@n(ag#<6_doYdR>?}|T|ZD13{Tmb}cSpPzpQc}B4
z=xksBfks9P##0<XrD4e<#m;{IWVntN@KYM8a(EXV4IRtFO|Zm9gAvYhFGiVP^4zSm
z*c<kWkLCu6eFF{tnI-FYkZjn3C*Vq*sf*u2wVIX9An{oNlYeoa+f}s=`a3W0@h~X!
zbl{~I{?wj2U{LLtVIVJ5otL?+?)WS)r_e&$@;~6UBe;Z8yz$qz!hY;sZOdVdWh5Bl
zTR@^9{9kasnmQ;J12u2X6mR;wTS2*gYK}-XCEIG<y8Nh+t$F?<(ZAzHQZpk@r4$&{
zP)OOu+IKDq8VNzW@#}<?Z7RBY$uMdo#^dVG2+KK~(ARu-a1vMZh=C%xhoJJ1+D3H`
zMfZeVG==S`l)C2}QJVzO@K1*d8)uZH>R?1B4=dh~pZ<{2Zbu;=tvW?la`@7#c*>Un
zC3-3Vv2(7@+mH?UXtJN9g2HX>)2Q581c$psrk86V%F%y>$c$%GRDbw4;fAVav&da_
zjt3fwr7xb@*VkQ3hZ62<OJNZ!uUA_8G}jWE+02M8O$@EUtTNXnOOw(raA{iR`+M`o
zB%8iOhKbtDhf#xX$-3HGHfzvA^lgdjj|Kgsy+j!l<wpO?uJRUy7YEc{=ZA4?aWNL+
z;`5eEHg(`tGpt;nMY%ORFpC8P6}%V{-K+917gy*%|3qE-{eA{%6F`_8C_y+8!}khw
z({<OrQ@kTe^%*vQNCL594b0Q^b&q7mjNVAnV~?tpZeHvJhS_5%4+a|9wd12r|0?uc
zWD&Pv1jBx9CRJOZi91H^G+!E2J+Uk|0Fyh{>r~br*WI4O`;#2iXIBxdcQ6~krs{Wh
zDD~G3QJeh<9yi1I3C5nR)>45#d8*+nf+e%Fy&5B$Gn^EjgJ$3G>yey+Cf6Tw?6ue6
z=w9EQEV>r`rkIyOWG+<z3`}92x$vjBSo+~lkHo};pupIU0wN-s(_w8al;y@OE9=*-
z&s#=o!{CI-@j?4ySxlqC5n{;qdC(Yiu8vU=iw=hFm3<IOPPX>oH_8n2G`aEEilQW@
zK`!=#UqzI`X6;`uk*1UvXDPC$CMgcn8<I-%T|Jm(RQVP4-o(3SJt_miGowRJ)OPxP
z)A2^?j}dCjm0%Qxb~9wa(qX4sLl08?w6(Bblb5FgaJ*;DF9_-5ZHf-9%^Zt2K~i4a
zMTit(Vw6SH1qrM3w9j(81sFsk&hzZUurL0Eh2o1#rQiOjjPL-CSgmhM2UmuO*g1-i
zI(Uk_nBer83i32N_|_=oa+#Xq{h*}xiRr-4-!%y{OA!3$QoDNd{r%+}Hv@j3qoST^
zWcLz!7c^AfVB^JWHuFku-!Q{WykrQj;|vI6<&nR5SYglU;C&_MH+2EC`jo&~gzj@Q
z!a^{Z3_pYIGi?}2;b!<5am|B4Pt+g}AzF=f$FN%7<rA`y2qk8f=B9Z*d|-EP=#%f`
zANp>?Kc!I*KAL}VaHDH~?S4TqDqvL3;ZfMiUG8$iGc)Ed)8WuVL~Av>yxyXm!B(9`
zBc>1#?p#w*s)giS|6#SNbETM}tSXBfH`yWT(9W#T_WVyt5v?B_XMg$#@k*Dq!ae1V
zax;7?Kl_Xy{aoh4R1;@_=>q5No;E^IN^Z)ixi~#O(7q7%-mdS>i?!D%F{m56F}RNi
z_Hmn4SVg=l<(QGtfZLieWEU{?vvD_C*NIr<ff>*M8|l{D6y6jdShhHj92y#mb7o75
zDr7I{2ZOo!4oHh}p!6kk2_3~Htmx$;>4~LtT~tEd`}-REEc4l$hwt4Fm%npWHDz5L
zR#@W6Evmmbagwrf-28PnGLe0!{eg0y6!QS4eB0A4y}RFh%=N6l?QCYGn%`|+CcyWw
z#4ZiRQIolE#Q9eKoe0(QH4(op+=G>mucE)QZ_ez4qr;weHqU7$*5J)pJ}-FRjy~>}
z+-?StF{{wMh}D{D4Q8*>j@LGCkH;gCN^Rqi+*?kgxki%t*^1@OBbuph)mt41C#39A
z5&l$JAe!LoU(zjbaqtLnK8ruBpzDkspGs}1LwjI~oj!qh3ozAO+>`Ls6WeO9D5V|T
zSnxAo|8}e;72hf`A6jn-A4}cvC&AFc2%bIXb0n7j0P(c&5J`A!JWhbYW%Dz0w5`(%
zb_l@!_m|@A=!YZ?uc+97lXpu|oeTF({H88mjcA1mJ!ah-J@tQTRQmI$vSm7h06S^_
zpx`e(YTdw~;o#Jm=RG}6%CP>E+%A?&DDvvwp}f$1)>7iho$(xcCwdCvGQ;6+WsKmY
zZQ@l6b8gYi`w`<nI|HKt!@(eT-d|TKqZZ4T)fu&X^1Ft*BY#DV4RxrdY@Cqx@_7U3
z#UEUHz0gi=Y{hEBjL4nmxP}=O1iq@_vX8`CLp#>ds#L_kT-SX=YmV*d5>;Np?7h_0
zseoY$zXy!<62H`MGn-wjV27C)wyxJchM_i48<lK(vIVe@h<v7EB(YAj*VKuT!@=}x
zvT@g1c9uw03R!z5R*eAM%JR&)-mop=;5Vs7{dKqK)l)Nhf6I8gR)I*kVvP8ul_CCa
zdb|_}0mu;IwT;9gGqNgXI_rZ2mIx8o*<`ek^$3Wgqk8PMidcIsrsxQfH*$mBys<7K
z-y^O$n*izDvn7yYRbE1;!j*`O8@0U4DWz-C-`K78O?As38_g_nmV&F|+*g4&6a&fU
zKlr-bpksLA-7wsNE42?jUOSPD7ttPi<fy^dj44U*d)8_d|C{C=m~V@+&FY*gf30Dc
z>t`doO%J%<Ezrj^-nZ5H_|ix+AeK~6H_OfuNmjN@_;K>$TigW%go64@zEAg0N;yO7
zV2&Ienn-E~>;)inkdW;cO{B(r?suj@OL);j!=o4DpEbGDF{o@Aa#)y4o)wxeCojg<
zyt{STT^5uPGDnAjM^m;^-_8iWvP(vt?t}VzF7%CTJE76XBw7~g(UD7>!`czPpJ6_q
zixjT&as0xu!5d22jMRi-?p8jaew7(fG(W*TS;}SbNdC9NaS55<em(Q358XB$si7gU
zb5H<FfU(di-w#kN)cW=Sx1K?`YcJ}AQTkLnsu}aEHS>vV5x?KaBe*Yo><!y)c+-5W
zWnO&GU3+LP=Q7QQ@-L-A$VQTbyG$26Ekw?p%|Yq`=+o${O^_9CyE%ShZ1SO+h3aa6
zeWAo9BrH0rL*B8FrhT{R+{Z9E-TRV?qNZ#7vwpp?+2N_UZt>}(RN2#E2COY#7nf|w
zoUDM|SFe`w*f05aJoM8TcF1@!jVQZ?e#U0)uGVOY<$cp(y0Xj4+Bt9`c0T{lBr0)_
ziP>;nyYG@M$m)`-S`ShKB-pl8Yb3rd%ZO76Q~14tab|KS%QA56cv|e%>@YXTi;Ue*
zD2Rgx08a-#x^LKD5-30T>3W$(_6EDnY=^udXTe$syhxbh3l$BuZTNS@eiM_V#6ihr
zK3}guBI?h8MmI>E1@e38Kl3DO^mg*=<>$7m3unq4$PRd*$|Vw&NcN8ai|FpUAbC!c
zC_i4$XvZ>50b)rw@{y&O_R2@13;qi^d?X0<I;}fuDcWhQyl*XXrht2rRlxhPTRqH^
zfOQ2GDF<EN^*P!JX&2NHMvyE2l&UqRiKbO8px+`1Vhs9o&HXC0dxw=yDx|=a&Htr#
zhX12OfVc<HZcv-_^nVecf_Rotbp&1*v|n5TGeAL@5@?7RO9)p7fFTvo0#T5cSO>z1
zv~>pM46%?M&0yy~5GjFh8cRsPbAbej0}|k~`0psHj>u{UHCvV_d62$zSh%ixYP1?k
z`+I0E?uv326vRNIv(}~7u?%^MXr3`V-5T1+F_j;GDGmflV`;IQ#E~d6Xw*=2=K6Q6
zJtgx5$kPB)w+|N+Lfe5G!)O|9<t#AlJ1+qgJ{an8q42|@;KYTOQ_c`4EQG*Yj~F>A
zB}Em1RB66t!!r$HQmeM`YT_oAI>2x))>?Q62UB!WzG4ifoJJL1MXiHDZ$*Dy=4!#D
zIJG{$Vq<3rWAjZ?F}FG&iR#oi$VHzV_h%6HXynd7OD+A;)3!IV0ygKS2e6nrT3;aJ
z<o?p5ohj*1CfRTM#FMhSECV;1PLMQISe33aiSW(OtCg-gYBJkr3?g~aCK9g*Scz@9
zeH?CQEOiq{c|CM2E`GXR(M7X(eN)$doYdJ2JjteffAdOor8hoT<@ofDaaGlh6}N9D
zBu6i-{Fz9t5pkKWHY#WM)D+Cpd%EPiB2;Cy4+d%%!H1wwqK90daVjsgKWIH1l(ky=
zYAHq5^2Tv%_!ok9jmvQX267odh_(DscfSi9ENR1I_{$mhi?y+yq1d$wD8gs6T?muU
zB`I<H_fb2@`RGIh$qgN@60?LM#Uq0u-Gw{kL~uI+f7}z^?-6i_2nzb=$pJN)celQO
z($qe=+xGUvvTvdT@Cu<D9}8G?53L?&-TMz{V^hdsn!$@Rq6?%Odky4_pz4kW3tPHz
z6tcy^h?rxL2ziwD+ZqEpZv{UU{nqtay*n)~3xl5C>B;cySQrQQ&xf1qJmIP871#X*
zD52}Rkb{d}q>)ENdO4{NFr|@bOt~ssfQeUhsL>UNaM5XkjbnGsfcy&{Lv8zL;jcvb
zAz6O+JN&6V*Pa8UL8x|T3rBTEB=)06uVgWoh%xQ9QFj-#S>5x3{1LGM4Y?L<Z1Wg6
zD1GjkGQ|m<U^eB|FnC(5to_cyA}NW}h{6!)hSbDX{T_W(y812!I#z+?YFnx^eoZef
z@4qb!`J>6xbn4}@s8G+s5Y%UOp`J34=xMCRM!z>t2P&GRH0b=l6aVT;T$ZI!Imz&(
zv$w4w&TizXs@aIi3aqAGK6`7tb6z_VQ{9%{`NyPeQuQ6*>0&wss}ZhiYm)$^FDO~B
z1P6H=zU4*jW0bc{dT*+FPz#oH5$&nHNG$#ch?~Zrt{Vp@rK(Eij|V`y!&pfg*XKz+
z&**Udb3u3}u@>mQq~6aKzaDQ8)*dd(G<k@Slv#an?aowL+B6LB#aP9Um(I6fi+z1!
zh}I8p03p6%?JsCQD%gy!r!j&5D8-l4kP9z(BDCim@6dlfHRT-$XTz*D>zLPQykP_6
zz<^>2mhINZ<P1v#kD2f-y$j6^j$9jp*O;~i_B)&b?71yXaFa>vH=^fHPt(Ml*Pe7P
zLp3FQFQ>CX&fg`g9stRcERn7I+k^VBT}HQql^TbcH{o^*9aR1{EkppS+2XY(yt4yL
zUN5%_Fm{a?q;TMQi6gnM9fv#Q4Pd<vM&fyC{kON`HOI0fya*<1Y-Jt3PG4<!0${ob
zVk0L{g^sl@Y2Id(r`FApzDwHmvOSxT%D@`7Q%de8?f6`p!`#FJNK}B>a=gC|r*Fxv
zm3{^)xqVd%=ZVUlB%Ws@A7AkP<oq*2-L5hnCUs)6kQPB7eL6_-_<_QWO~X`%WqUf*
zxFn7!6HR!o!<or2GYG3rfXM5w8J$EooCJ&*CX@iO?4=fI^EQt7i~W4n@6s%+eo@;R
z49H)@NA!Tm^SEup!z0oKBi$~jm@C#pW(#v5Z79fXHgtTR>>;zF7R@;beb!gJosB7(
zC<iCN(8B9&(+)5(O>+KRC8)LYAzeV)T!!%!YBl)S==rT1BG1?26F_CjLfEo*_5l!v
zZF;1fd~3mcTcu}MsKF$S@_uSFJ%0^Lcs&{-iEHSe3r^bW@uJ=wD}PhQufzCSf$;w0
zJ%b8B^{UBySO`t*@gqS4n^U71-FF7;dJ?(}6}%uL(hz$^oRd`i*Cj4!ARtKmAJmWO
z;D3gRQHRloJ0R7lP>}MT_}Q{q`kTI+I}%%#j&Wekx?+P!0_}7EV*sk%o{JlV{0}gM
zHq^oaplu!jWR?7{W`R%(Igla9{b>ZaB3!VAg)eFNwNrtP=|Y4Nw=+<1hSI$XW@my$
z<S>6zONB&{+S1IMhi6>TbfrW92J%K=*(xl^pTb`vj%1yZGhhe<;VtYJg7&{!B}}43
zgAbt90xf_PU}Ur*mdZs}Fi4mL{7cBDu|CL&5%VPD879CgcpYFX%rE34Q6id^YKOH^
zz<f{u`LM__1%FwAyq4|K62X2J^aJ9piAZu9E(G9n2}v1h?YtN3s6fUMI2IJnKPVvC
zfGz-VR0CnGW8YM#!e5LY)>=$$7P?;u+}zYv^wi_EM?{71fR;Cx=ZA;IBagn<0mh>b
z_T0occOyEb_ZZvc<GmOCHN5K+vm2|*&g_-rb9KC9zQ*=^QrLxkxo5p+osWS}qfc3m
zWj9x0^ZVb6Sy|R(JFO4up{pH!hXq!2(b+%=TQT0HOaoGIhoLk3_qy?mxF>PmBfcc+
znw>smPEw9*f;w$XWu+WL<Ica^h`tbT$ZG(vJd>$s`Z3glaNx7^j5Ri&6HPn$3NMvC
zruYC-gVc{60m~uZ#9K(LpMMj)+<$56eGJ|F57=lo;4z|u4kNZ_JY1SGmx<vSp37s;
z8Q3~OZ@dd>`EaT3#wsN**Lbt=R-X_#bPUh6xpRA*`+OvA3DHsrWsq7|nfKOE1Z8Se
zaFup|6O^pSc7cTL9c<)Lr?w75fYat}t?5lHa8{y7FSK7c;Qr+~e@aPV#UF0D@xBn&
zinf3S@AxL4_8{qJQtqSs;~nM{v+aWNak_#^#i>u1Dz2lK0zJD6c`6*uf0C7C5(gPv
zobB5IT^o;|jNIu}fxmBf1b@4-cGWyIXMe|<(!o<=jlIhGx3m&_qUXXM<`67X#@HZJ
zhv_%@Lgei4$!0^Zdx!H+Y2J-Kw3Ub%%lHrQj@MJxe)t64n(I~EYjh$1qRm<7I4N(R
z^I~SKc8pX`@@vp*bnK7q658WgGL%ScJl;B&Mzkdfv;7KK&9`Y+qtNOi(N;ITVPMp^
zJ(m^}gjfAg?x?BwCS{uzK3B=fHohibgS+4<=AofU&W)49AcZ#SoI-kAB&4m6VJlj2
zkgNV@rGJL8Cy8DE7hT9lQ`+}ChcVG>(jrn+Y`(VHv!$UAELG(gi|EC*1aTtDNbPs?
z?^0wHrP_`C9ayUAa7zT>)0>|yJ|RplxdrgQmVdG6yWiqe++>so5F<}52q{bK{ZiPA
z+lh`?SP;E<AD_+^kDjaZ^a@6{%+Yb0cR6zx%d#W#l{z0?IFX4~1I4wnR&DtAY@D2g
z)V`}DiS?(0Q1)Nq_8^r`S4d;3(AC!;_S}If&{RIs=MJ)(MEjE0T{XD&$Z<foAaFEL
zKFT(wbL2_I1!`e1<r1QYx*ONSv5VL{qqrEp;Yyh%kbr_ty@?Fr!+lmd0Itox=lSwl
zpiE;-O;4<?>f4CPW3l-YtTGK?&ok#$OiU|nYVV+F8D_PT5HlCvYFBjpCi%`A6b7T>
zu|FnGjU6PqS|#HqmIw;HUxKk9tk*<W@-0wAeMq`s?-50*C-<cEW-hc+QNj>;w&sD^
zKyC7GAs+|R12{(&;sx$H&TNzCUQnOhl}V<aWs^tz;xJSnfI&YXbmbEdMW_dtIT=PN
zKAb$4_`GGT$zN-ZECetgpeg8XGa)+-DJ^e)4Se?bLEmmQU9&U9j)rYdT>eT;l0xD%
z1xZzWI!dtMs!TKpyD3%gUo2MKVCR4N+G|O1eHiUL&wZBRg8Jx{T?_p1WoUWgD~*wu
z&pa$^Ein@l_cSW!gFd##kl?Urmb>hVK^uZEq1&<Cze^pN%Nc{~E>f~Qpa+;cnIH9d
zjLPvx4nP&b2IFx`Z$LP?NS>yYI|+h>$<hyw-U&6W=abjBGG5sm{iP?&OVx8sg7ZhN
zwNzDL_?_Uzxg~>q(eK4w&D1AoK$y%m3A$3*oj$A$bA6AN@pwjtA)Ad<m`l{MclhTm
zECZ3cvzI}{MrJLMP>H7=eL0_L(o3LLtj@4OnfUO%6c{yxrz}0>YIf;mQlj-)tAIU9
zl<iV1h2+9f?MmtJ3;IPA<SW7?m}^DQzvxRd-Tx`|eG6JEivF%vAT2&P%}E#HV0j=A
zfkqny&Vhsg1Q7PmDJ~C|83V8ifpk4|j-@3E7$&EH9T6(<UvU8|#158Hs1CKR1#bO)
z!FGv?3xtaQP%H(Rv*aM>!@jG)^{W&F0In@87#=+c!O??+2FiSbHaPjDBAyN5gdv`q
zu4?}%wkUdb@F(c3A861eNYIN+!805f84Xg9|6K^@Jb*T!$UxOLk|;?=Ml^u&7Wj(#
z0DydSR4{;`0nrMZTE7ROB?VN3|6jon%^+Hjf^2j#!xBLG6(y>W;7*k;jP=^uQaFm#
zLiC_8*c9c(4N?s2Ugs)dOaJ#YwOI`y%n$u3X&4JB;;vl`LeT?g(1+%p%(o$1@;zIg
z42}F<;d2zi*dPF{9q+#RM!;ox!(t#<@!`5YF|~tB@)kVr^jv!XdN;Sx5}T}hvc6qF
z`a909UVZMQ-m~xDno$E8cV%H@ZUz7hO_98;0T*V}`76vQbbNQZLMJfWTdUJBK^W4A
zkq_;XZMP!l-n^1ri{(l02+ne?w_~8L$f24(nfe(brYh!rRsx+cc=1GVrLpr5xKiEQ
zGTrz3)7>FE5VB7=*m756h`F-c|CAx?!+G+`O>*#I{}Mig(bXolk}6355V6Af^r%RT
zk(?7V_ubes0b?&TK9<>1Rd<uSnG)l0Q}&>MZ?f>XD0Wj%0lby}fCSfiPAd$Jcn=y~
z0X%qz`caHZP2}C2O>7&oWnJ@rM=E=}pawvKDJo@^D9RfhZzbYFvM87iWYIo_JLBlI
zrDh4{8T!GuTh<)AdEaFSzgO;N9BWY-{1xq1x^Z`BXqA_N!TUV8Hf<nhU`}=suc#~f
zYwj;fw&NjxJIpA<6?9Ae@Lb1UaR0szMaH@w<~&b?jR+X&o4Q@uQ^%xT?6iJJ4rbTB
zXi4MMXowH49ptg`vsOKIbt2c!y?w?i_J{Sb{c*izEx#nDC_8Cice7m_Wz873n`wd)
zoUw)fJv0+jnegy%{h%dCMHA-?Sq+v|*-11+m+8|qo)Y4-u~wJZI@!zK_59Id>j6#G
zyFF2nSUsr`<Kr7=VAI)ImSH6klH@&(DIe<k8MVC}U;w-Wloohil&s3~Cily)zKImP
z-g_DS?G4*rt{QVYFF(U;-?V{xblDJ5^(}Wt-u_)0nOvBso`sdYaGFA*4lT{b<O$n(
zZHL6;RT=oY5g%o!2%dS2lzs0V9%;p0jDXl`bH8Z&LvVeEQucG2N|^l`zbAZ#y4RZe
z@Rlq%yhD;Wp@;40w7UXTioZ+kT7@L$O|Jd8>RHbT0?(*o-5~-&D6Lna3DhM^@zyNQ
znvyZ|BX4?4Y=dnlG644<gPHZ#ze^k>j@B|#o|<BWgY=~>R@i$YJN0w{^Ot;Zk=8)d
zuqCz`k;2+)@eXR_%vfaG6FNx{LSjU5IVoi!s#)hX&}yT8>+`K;mXMBQ9bJy)pt%Ex
ztn*&WP3?yTZXEH62A5t`$_`j3rAM5vcVIx<fiM%EBfF@OI>H~R)L6n+I=vpNop^jJ
z9yGu5s!vD9mY};UhB^%JvtIOoX7#&(rzPjAjb_VNfCMI}?d$Ah(Y9#JMqs!h@MZ$s
zhAX?;o`7~vc}KuZmZv}c`iE_L_RomtLMd8`^nydRlJ!ei`iDMoe}78ra;p2;ch=of
za*>J$Mdw|tac7;pgTT>3S9e#ZnxU4P>AM(^R2^7C!{N#Gfy|^rX|*&n$j5J-Rj|8h
z_N-~%Db#e3qHiS7<fF2$(&Mqv81V;0eXbgV=Ej)4iqD5z#>x=A{XV`KHt%E*-%=8h
z=)zw>WQl?nyUQ70gkzK=wD$d<$$~EVSf)h27w2^*Uxr%BvZ(@1sv2yzk&5)Nx3-DN
zB<hHoOI>bNg}N)8Hcz0<l8UV?Y<LkjnZfA>5;c9bhZ^%wm#~{Jf9a|G(6xw@%W2-y
zv6~c`A$H)IO_oACJ!gzZEzB7(J39A1Ur;l8Hp6*HqQE_y!vTa6<dbL0N>S1-U&}o_
z7`5#sX4KB9@ccM|E_gDRNKY<p?a>cc%(tzLfRSRq)@^5sg7+1o+}NG51PT5wC^696
zOv|Iq0~PTykwGaEFZTJ1T|vqGp9aLa^ZzjB8fC{VpjBKutHrYFUjbUhi>^0GnY}E#
z;=EG!7r1&ARRDr?{&8CWeee|)bOr$0V6OqvcnT<thHzj<Q@G(m53sKi{)cu=Z--8W
zMmmF#8<6S>2KGan`4E91lTI-15Nwa+$wpvPLD?tsFYK9Ys2KpDT%`KAM*yR>480MM
zO#s$5M}iJGk(-MqgME(r)$0Jb!Uacw>;-+m4cC82)&ew$;{h{Qz_0R~`8KrBz=oWW
zPvQC){!;X=78a~gjtQwCC}C)t3^EibsR*jxSV}75ND|(XUJz`Xl7_Vkgr@LZ8B)4^
zJU!rN`C)Gru)Z||WFL|p*(rP-?1%tkT@3jO;Es~eLl3tD(h(Ydor)Vqt`}b0$%pu8
zkr;E7l<q(Fjpp1__j|NEMS=`rPj{_zc2hR{$6+B`Hs^IKa^dbbTD!{Ph4UJrC&s(m
z^wLWC1kWYuw6C18D>$ugA#geW8FZU3$;xv7EddUcW<|?>`%wKkDY6}=-Lguz5A*B`
z5c(?Wrm`BR;+>c{obw-GiiTS(T}TndjLa{1cOR~wj3-+wGqggo3%s+vtz(wDQ)FXR
zo<qN%{Ta`&x`|O_EH0FRPc$y&c2;0)zyXQ#JiduX+hd(v%llMW`)QF@JNn6Dk^`gl
z0p3GsQ=5@{t~Q)t;H5}U!G%>i8zRUevn8-!5dl7h=TE!>u2At6f=;O_E$t8*7+?F%
zbv?zd0_8~XB;v$rNc7Kd+0@)G;?w7ib=|Le>AQN5`v;SLPe@?^YH3)pJa)I1`$0tO
zPm^<nE7)g6CwD{#id--UrB&nKJ|@eud5@8hNFhSkAlAPR)gg?mA`^37v;*QfS^Atj
z{U386+V*2x+Vk5>R1IcO1;U2Hb<dRzU%g^HD9nQXYyob6m;^Tg_uRr^<Jr$JA7?r3
zpR%$35IZ|6Q)Mo#jW|zwJy2)BG$Smcvc6@qC=uJ_&pqmO=g-$FR$YrbeDN(b*xPA)
z9&J}*n%)HcJV$(T2tiGCDtKl@TI5sW>8Ov<KpB{Ox+N{nOib`Jy|w<8bD3_mWH}~k
zR^ikU&-oGf9A~7XV$H!;jJ(wv#-M5GNn?i@0H^LvF3fN-NbwtI<(0hn9YfJJ#G0bZ
zw`)qpWc)R^m=AB+w&^9!?L$snPBJd`T=h*HXKNSeU|r7i-BNE2Pz4!pvALUi!t5t}
z)q@ueHSC2}WRVjl?_Sh<1q{MokT};6ll*srrhj=7kmg^5=2Z%wsHg5QI72S6S}pMy
zxIAl#JDbU{gI!JZU(95^BB@59>8S%*5c3D!ND&LN^40hNlkJ!Ir$;4LkkL?>g8_uT
zT0b3J<lIq_moVi6)>cow&7R+?RO9JSZmmFDJCO46nyvw#Bap@9jP;kArN_l(iE;Pi
zchp;*!<YGL23*x1rofmxtx@wbO21DXqs(|&L&nmWo<HbT)-i6A|24zt3Sy;}2DIa$
zo{?t~SURTnWAx$Kavm-*&Ze|{Yuw4UPcxU}b^flB)eNBgs<>J3ddaz)M8z2N3eii=
zu7E;MW8MP=VU8fM@_HNAee95IBGml(l2wDVyw|w3uA}~xsQFdseuWl`%#37KX9Y^g
zZ@QC9#K5Xl!4un6_@aS!m}{S$C!uv|(Cf~`Xx{zDyv7zY_8whmD=L&wB<#xTZ}M1V
zb{$)Hu(+$K7^qvKc6`x=WpCZdc=0Aat|Fnu+I3nA&p;`o#enshAB163;4AVGBG(A2
znV<#9ugjk3vM@n3F@RkZNLauk5rg+|7Le8*v-BC8h{cS720S<(t-M{%+SxO^YliGH
zh*BU6Ja@3MpDTbZ`OXPLYRZ*oh4{<M-#*joQ2a1j6rc2WDke?hGn*?+GmL3#=Lc%=
zqjJxT&1wz@qF-I1h4<%bXnbFDqjet1g7!T}n6hQvnoUlsa)ibo2lq7FK0r0P{gxjx
z<DK~y?2zJloc;E`{+zg$F{oB?^1Z<`$5leq{dv;^+aWTLRu;To#1ef*!B_~~3zw$~
zLLE#<Ud+)B0#T(P`^>d&?KIqsbKYU}ZsUa)%M3~4$l*VKT~Es7o(41pkpE>@*<8KO
zme2W5;G;E%r%`nQO9NkCYMmeoNJAS}YmMPq;>ZMW-DEiRj{svy$pwPE3G#y!LC$Cc
zXSS${tJj5=u#{XSV1*%$)F%CpO_Ky986Ewfg6QAA=idyDvG6L0N`<IH5AwhquB4V2
z1YoG4EC)VYD%fXe3xgXI3WA*BAqlpHB^{vcz~LC!c5MA$N%=QY13MSAZvn+1I8=ih
z&b^*WiG!@GvoD5&l`b7&0O+BFj}bY^0BUnAQ2`8yh41F?7l7Bc)COS;Pxtd)V-*G^
z0*$y2t_TCCR~WgR!7<{nE+(fx1Ehvr=nTj$?_P1KX;G`MunzXN0;S;YN&~q%ZP}Wx
zm*$^U?^3O8aSNm!PHBMwy?3C&t@W_w{oi*C7iF7fjka~7y~j7LV!nSz;F6^M&*1u&
z>W})OchA;I^PUGK{ia08JLBYn2SXRGXW^HhDi}MyD54=sQU!o__{w2!?@ZstI2rHE
za4cgSc>B;3oqPthJql7{plDPVaGGjz6_CWe>bMQSD+0j~(Pe_J+)Y#9CujIL!C7Zn
z!5?$^VrWj<e!Las5@*Q|eV!h0T*iR|WAbESaekY9p7jFmhQp_W9kDf`9e(I}`OL(_
zq8rw7gn+-A<T~D`+8*3FF;d%qQD3uj)UXVn4;Pbs7GKXqdroC4B|XR3zg<iM5#Dm1
zx6gjCIZY+mqwTZ7bgj({DwxCRprW&oVlXJ!pkVmDxuc703Gh7i)O<@)3&|2XLF^2p
zd4h38P<{BR8T{qaEG#@*{RvO9!^6!qPM;HJ=<)z_`^v+cYQ?>QW=`CrWWVzpqHRx+
zY_QeF+~Ep`<LhpS=03jsade~vk%P6O0B5?O6ix4d*$x=}EB!VA#EBo?`Fgup@M23i
zk-EzKX|VX0Cbb2hjvtTo{CPdC$9^g#D~$}kSk4;HjBPU#Sou@M8c{K;^?1LySB}}V
zc2-r(<8Jt1_#Hd<Ckfi~4#@-L+<msp2mY(+$V<<`><sF%k_U8*-@@k#@^7)sdx^`F
z+1`1_N$J)v@2Q-coHsjDK&b-6H`k3w4$$~^j87gOuyQI^I-q(~04U38TQ}y-i|5Oz
zAgLlWI60Zujf{>9J=hR<)x?2j=_MzmFTFO(xq+#ZqY}66O-Rrs2Q7rj6M_Jvj}Sw`
zFHIh8;sZw?2kXcJg+E5CuObM)It&ujC<2cAaLThwQw4diLOG&K*n}w3m|w1_EU}lK
zAZo2>UO~)eV>_zUgiS<dj3u49T<%2^=W94C^%POn?k8z$g2iif>}V@$q-wK2clx@X
z&y0#ytlP+l6WSX>{f*nZo}82`|Li?-s<7`mXRAu8S@(dBV{VKCBuz$TLu99cBKGTC
zsyx>VgKfj^KHT)z2X_^Wcek(<M31-aLJz%g%4sDp<KaeTZ)^e#L)UL-MG&@-bmBt%
zS+MB#mye3c#Y^Nw*Z+VghFcV09egLl^c6R5NSb2oJMGOdO9U{v9TBK;=}N`E11Ha#
zzNUNd<1cX{YlSGocJ9Gza%Q$nG+^w2r__pRr_!M!j6#+jgiG0$>1i233W!cTq6|{{
zG!5$n8G>Soxy9rc`ZP?5nWKGO64cmU2pwUP8Q*uqm9s!8B*okwbbiDo(F7hyb7({*
z$QHI@8T1jOW?w%0AR{0eo;t+GQjjRc_1GJ-f*J2bSwfQUqw9rKzesRIRVepfm7`ls
z14JZnTXmoAH_z1^weLk|EQG?uu#2I>o|!gF8SXgwcNY}ZaWA4Jm9JRO$l}HxmDbX|
zcO6XZ#YzyOx()tBAr5H=Wn9X}FQe#=`5r*-Ae)tY@9-rVy%BjnzszH)9-+qhM6tvt
z<1#9M>O@jRcXG$%m~A}V(0|XpL;Zf;m2k(%o#5J!4Vxxvjhw%n#m;N99Kw_8WUn(%
z`Lm{j+F+XG4*8KjrLX(qMK7P@@#>mmcAU{Et)auD^1{aDF*j^`Ruj2tyV-TrfwL%b
zr;y`Qa;A{)QL+EPjHyWJtE83&!;kAGuzuj&zeswRZ#lU3<V#1&PNCpV;RD(|Jyw;{
zgoU&x#r>CVq#h$)e@edH|7^+m%%#ff+laR&#=QCCLB5aE^|_@l!)HgG{6w4TK#wC*
zox#Jb{A+b=EmpCqRn45A?Qb>Y`;{p>3j_@l^lQ22hgVr&{b??xWz^1dXFS#w0?8EL
zZf8-(&@XW*TVfYWI1>L3>ppC5Rw?eKA}(k(I2AhnZ43<8zM=Ai{xbB|+v9>6QH9y1
z>ce&1V-wD^5pPI-L*P)ulhv9}GwGX}(~uwf!w7FkE*KsWKP{bgRGl3e`~F6=m;+Vh
z!gz+H#9U3^M&ewkU$g8Y@d@P_0rTcR;QbBo7nyt(Q)^Z1&NWbyQW?2NZOCxV>C1?~
zTa;(9mXab-(@fm8VY`7>tjGB5)%c^M$3mtrmnsY$wH+32<<HQb1rV$Vq#MYtWuw2<
z%1y#YL)(;ObvS#O@<Xdb9&O4g$Tu3rT5J=wB0XooC^U!-zH0SnMAFruq}!+5SjY8x
zMnvj3x+7Ty)461|)$#F4rUtF=VolLl@w1;0*Lx<fOeQC!ySS4t-YeM{ZPP00?_5o8
znU}t|oz-})SFum6l5pg_onsIo@j)FvGt5v7R}ne)`Ql&sy*1>Dnn2XK#d$K1x!SU3
zz=uqDLHWr@c|g?f&IM~fYs3G5Ykd?eBXs591cb+2by>6EIyq;t4_5<Sw|2`&D$T?#
z?e<xP-^=p+Gx&Xn&a`aT?#PKG3SGbbxl(nyO)XYhnRT_U;_$^)o@?Ps&*#Soc@7O|
zw>{@|6Y>`Id~AQtQ3R6ry!K@1`lY~w{7g^Nro(}`zs~z32g()PLp1FfBK6r)-x&K-
z`|lfT%F$k843Hc37C%IP@;F3$^G#%jc3O>admQHXTQ8rZy?Lwc2ZszUM9S^vSSsxP
z-H?ql&)L*6V2`Sl(#+X#URANPy`3P!BR^xf#?aW#*>&x9XCWwbwe~nHkfH$}oJ777
z+sBsQf51<4fMu0>8v5sdLg{qLz5VxCr6d#U0G>reo@u9P-j8cqM3k#CIxxt2AHJX|
z2|3_KWjk*Y!S6_CKUT5I3WihpEYRu0!Z}QSI<TmewxgqndP;2A)D=_i&ig@C|ID%B
zKH=DITFrK%l=F_)b_0~HitqPA$jT(zCO-BDs(nMKdOszfPtfU{|8IGAR%p^WYgNGS
zXq%;&$+L$Dy!kTOjZ#r%y+fGOdjmxY&G`~Xo9!iWxT(Uf5DYTn#^O9YLABzLPO3!Z
zY^Qv+b@@WzKErEXq33Gh(;z^=`d+d97P~_7`n||3pLgVW2e`yM5D=1S%7-{pdE%7(
zl@dafA|Ce5=A^$a{kLkX5IvFX*JD`3$u4b<y%YNC!(*8cTNmyj5$8!x!mKGrm>Clf
z8rL^B?@n~Akd~laitC?i!ZSS&%f4dPgieh@Lq7|?Vpt)~P4FZOyB+Z6xRxj2KJ#Zv
zWrB0RvAoY-V?P6pwg<R2-U?+NqUX*31P<9WDs7MCHvV;OP%3Vg&)xiO^wuhq8|4KL
z>CaUgZq}XNEs#+B7%(&dV(2$<$}}*LamF}ICLZ{J=n6h?RqeP5eWFPmEzsmHX4N;g
znvUP<1D>_-nlawE|2?(|Bh>84B|7{`O6A=iyTpc+wOxQ?P5eV!Z<XVM0W`D^*MSQ*
z&h}n6d$M{GyRTsC3j_VvN3{FdXW2=R1D-Fh@NN})0as2b=(Jq8{b6^$wb1%VAowr2
zNoJnL-&c2$d)IA~?$bq5|JW=o2={j2F*MLD$is-3(4=i>{r%;_kQbFtH_XUy_sQ}R
zlGlW0#XP3TG3k5mhUS{iA1mw5O&wa9{{X+UhU0S9Th<zk94`L>?)ru}TEBeOJ6qp2
zP{C8hr3fopG~{y`NNu|RxF_qVZmp14kRp|paccaN@MY(K`71yU0%90cs#vPt!;nV0
zrgfVTyM>xcveMkbUBjU~{7c%~g2VUow=Q%e=u#5W*E+MmXHog>4i`5A$_Tp*q1dww
z*!uV4F+8^)g2pK`sazz;1=t>G=q@@b&A2ZOj^Ug)Tok%aS5pH5$iVrN+Q?gnh>wY5
zajk2+c`@HMZzuPA<DlqTd{qVeeM_}V(T2%~g-c_v@Hv(!Jw@lGF>qfm+-ZmMJ48gv
zq!8tqPspI_hb8sI0NyNy0-K4&R5(G6g<xfHDX#6@WU^({_$bpzJ3SV$)R5hYEWh6k
zD>SX{yF>Ottu#`1is*@KS2zg_XA1fc@Rv`RH%Y~GkBm2!86C-N_|s&WnjH^rl2%zu
z+}TP)EUPKvX`+4CbsF(K>DFw)b^CiWN0&Mb0$+Uh=g8}nRTzsY2*cu(L0qn&`S0jV
z4|U7oVK@H`T)}6SS>;rS`|PIFAG=WjYO+{>PsPLM-)Y4}`wwqljx}~<PLP@~E+PjI
zG;`Y(yh5vM4ocy3Zxk;ywHuY!bCo{{T4=Xg&i<l)U2my7W@0VWs<5cq(^Fo-Pq-qi
zZe;WA<@b(IBxm#;iQ>t&RBXqa3kqX{D=SYaEjrAq$1QpsV$63t)r_iJg;=@DRxtB4
zNyi73TJm{wYkZ4AKIpV(o$S!JWuGqYUbCE0z5A@BpC&#`<U0ZF{Y1~WH~K$-(XxD@
zg4(j5%WkiFnsrgnRIw;ZwT{@2{2;9`a@lPt>}wpQh01flx8#NwvWt^$wK>a*j<vB4
zRWX&*B(pSDp(gA>t?;zcYjIlwbMFmAQT@?+xL2ul)KpC|&0xan1lj0$O2njJL@cRN
z{@ytEG>WNP2uk%4<sY#-&bk(`o$9GjIkpwPGxhO-nE6Z(&0h7@;um6{M(G}2h?6*Z
zaZtI@n~H6-S#0X~>@a-8-h%Vv+aHtxW{C};v|o#BQ_d)<F5bt)EdDwR!eNZ+V;P6?
z(f{M<yrbFr|34lxs8M^5mfBUjMy#qBwRcg}4r<RBF<M$HHdTV!o7S$qcNC4<BP#aZ
z>+{R^_mAV8`*w3U?!E8(dOcr{#}66ffjm>?v>k!C+=-d$d17smk!;_K>eA{GS&1`N
zrNi&!V4#~zzNI3vL?R`ByLbwOwd6L+&NNj=O0Q7v#M)AW3d00m^qQ@&)G;&Q2Jqxp
z$n)3I_i<+97`I86^g;k6<!TpI8T?=R_xWYo+R6HX?&2lzo($>z7*+OPQfHNRXR@{}
z-vWb^s5hllSbY0sP}}y5uZZN+Mgx+&t4~?5$>71Ub}v~}NmO3ab0dqC1W}ivcxZLg
z3+1|L__K-6z6|B`DVdoO#H<yH<SO>dNt<cbB9;fN-r`?3XH(+bVxs;7M9BsKX`xdv
z8R5|^q`c*<K7a>Rz1>TR6G#4M)-u~rC;=p=KH}%vx>3o6W!ql{c{dy94E6sCiWzn1
zSCQ>PDx1DvFFb$Qr#1LK;vCdxj88odc{Rr=C%~<k{D%4Iy{Fj)S|F>^kdvlTo5?Hf
zI$~XiAB1Q~6Dp$;Ayi>F%xb8X{0nS;+8op{_UVV0)YIA`g6D&uD|jK)jrFbS(_WG)
zmMrM3O^^UH7gpLbEiseV1D~iZPxb?!+5MxLqaG<s?hBPjlPt|gX091}NS8{aXG!{L
z8(v6EXt_LJeEMp``m8!zo=ps;InW-ctX9y}l&L04G#~UQx3qGJPjcZqc~5<URJGu1
z!)JEx+S+=*D7y5mgY+K)3gs%&H^X<s#|aZ{8(x5BBymGj0Dk?vtYyjagg9l31P+g;
z8OwiaCvDWR$1C~!|0Amy^{X6M5&PF7pVnqwP#JIdp+&C$RN*E+e8)LOY{>ghr^Zy{
z)Vx8f!Kbq-splNg%(~ROuge$SOE1{wM)hnO^rW#hcs+lNuumje9Kr+W8w-6%-Wa<&
zi?!QLFGCH?sooSxT~sJc#6f3XdRoLO0oZp^PD(00{o-N#W_tQ~q{0YNHQ1{7;LnEl
zV**!(*9Gm|BVzxi1pgsN3~!B?;pChYi=$Ue%l8nzcU4he2j4km_+fa9!nRa&A>5zp
zo~A@j7eOC$;f<TL{%mToc=H%pT4igd7Cgx5SXOUGPJ~oOHC3KV*~@CvwiER`?#MGs
zy>RuXP&O46yht#bIetgt9F*pRR8j@A0@w8S4Uz%<o>0FZ$7%X+UgU#fwq0uqa&W--
zwkO5wsJ`Zm#)MF_cNKBg`kaIyCaZr&bc&B#Zoj8E-*~=J)lP$ieKVQVe;-011fBLa
z@*sV2>BKLBjl1gIZ8Z}avVBF)Od4WIA5|}=A}6O@@gFTxUr*U4ybSeOyO~1cajhCQ
z;(0)EF~{N`2^byi*$<8VN~+9F^M!VVWoI+5ey-=_ggdQ=oWOho^SLj`D0iCZCl%!(
z6!+(*X7E_oD#NdC5jZQM0-H;)b<3(USuTo={D<w~>OgChuOr!)jp4QI++8#N4{pPo
z@}Fip1h(l~*grUO)(5&jG<d&UVczGo-B1qX*-)qoY=DQI3;cM5dB81h-0z@$r-tMC
zgr~ECK4M4UXV3$EBL$s_U673Nr|3a*LaASoy3vScWA^-N8>^2~{P)A*NMMz%vjUk=
z9{#}FkgNn}_tJNW)3uc^t!&k!tc~Re$TmxS9elNm>EO8pL5}L7Ix@c|y5SvAcUoO^
z;GN0UC-*Cbb@_(1;iP9d)qCOHG0N#mds?rzC2Q#PGrafKF>bHpV3eBF2=&BO|7u{5
z{L3H5LRl%M>U%?~{6P@{mGSuLpKOQZJQ!vLykdX8P}Y!cn@I4CNmTPvOg!Fyi_#Ux
z2^R`FT`nXc>EPl>N#-@k@Tl{jIP65E?vH`}vyf`$lwTM&g6E8PT$FHF)g?4E1z&C=
zSLE+ZkX9@&mJSMEt(M7&%y&dIhoql$eox7|c3J;7{O#>rqV}F|)mGyi_21LjL04-Q
zfXG?p3e2n}v@acR_JmfGC1&^aBSb(R7Knwntv&%Yz*+d=G#J`kjGcQRAy?~SnIu>e
z7LzxL9CvfG|M|oeEw$Lo)@INqSNP`H519&)_g7F<RE^V-S$S<2Xyb_7xfN%0Ngm_s
z<vp~;pT5_GZ~OO8S?1%uI5+7VBh!IxlIp-RyuDRen>1Vf+HB3PCVuz?nJfs?;KKkn
z=t7qi@m`|kXMP_9TombxA>FmlNIew3h#ziivYtS?ZglYmXG@&@wR5Xf5h5$w+Q3{5
zK!6-YJ1;W7n4AI+J2p?K&=dAd8L5%&gNdnZ#+vtPOTzUB*eBp+_q_Wm9P~$bPWwnR
z?XTx~(>NmV<9?H0x*vw5y2}>A5f6wof)(LLtdQI3XeFMmbIaw)R@L@$n>9k_tS0!X
zi6SRYW7VsWEp1iEgQyET_00mLVN31KUS%IhO~$r0<2*Rnv@DzEg~6(F72>Q*5aq;B
zGr-pK8ccmkNPT7ePQ!1r;Md2jmF86E8n@qbw=F}tGfFaHOdbf$kaZ`#DU)^o&zAtl
z&u|}_!z(j+4tA(1>@dmF$uaRi0Oiwc9uErfe%onaKPwDW|Mm<Q(Mc;Y>3JKu|C1fn
z)`<+=ztO)wtha|x#eRYtTgA+eoQ%>bEGeM%U-ai#d;aUu_6kryTk2dy4~QxZWbBho
zbDk8^$+-rb{~`3oe|<Rt8z{1holl3MmtXW^7b;z3u!<<QxPQYs#RY@d@1EZ)x7WYD
zQ#~&;K@)5SHolU}Jg;H8eS^@JgM>~lMWAcM3E&W`xR(|O4VpJ@5>M}JazXPotC%~1
zzK1D~0QMZ*jg1YwGwdo)tGM_(<LD#o@AXMdUX<ec!acY>KxbYD#I9Xmyn#tdQZ&6R
zx*GYq`RDlIUZay?b!dzNi&`T&qNqQ;R1{~<bvq-yAqy2XyNs~vib)F<c}sb!B76rw
zuR+L9wckv|rm=dD140<&g-xj+s$D~X;^$ZGCG2aNp|q#)c@uUocmv-9wMy8HX0XMy
z$Z)E6g6{O}Iw~!<og22Oux2F@n+RlusEnWssCS%d*)=I*Ww7Pu^qQ;ul9K)p?D?5-
zupcg)20m@8SxP=~=11SVLKNlsw+7j_<wBIoQq~h<VE^`k7^~+YMT!$TW_tcR8xCn<
zH)WyEw#KLSWuP+^$DC?%ZfM}*?1(_%!kGI+>bv8<&MLY`xo=<e$#L?$OoFW#J-xcs
z0EPTexZUYczkNSQm2x%d&U}ldg-WY>@8+Z11>^3ku?GvSSRio$t+5X`HHn|lln=G{
zWG@y9k>ptRLCY)5U%Y`<h}5kiEC&=Ys{J1zH}m+s2HsiE#rli`N}^Xfy6jMpDijh0
zvMNDjh+sO$wb`E6$_W`@&jtq<d9-u8-a}UA{c)OeZqQ`~iP)7L0<~y*zQJ}-K=J59
zD7C_&$)KuX>x4?*SL_SYq=ZYyEXD3+ypYl<yB(}Y%K`SU^}%Ot-CX%UzzgE5+L{D~
zMt5D<;8>1A8wA#P7_H!x@o+2Nf{U5M>+{QzpUl0SEP+2ZXG`J1STR#Pc4ndU#q!g_
zDRtPM&P202r^33%*~X;db^igH_B$~@LVf-N>@UEscXD%r-9T^3Fzl`w4>v_@yfXtL
zfiLdQRezG(?j=>5BS3%d$fR6!bFZBnj=PR6tETt8NqsjFpm!C=vBM!Un;AcCH{}N&
z{zliwYCp_Imt=P41p9P|{=uH+$xRmYYQc0rkYhi4>f-%a$Y%*BuTWnkD%H8p&-ZQ@
z-HontqJGGDfx-TPKc1TLd}{%s-~7+k`<LB4JmJj?RK|Ye^#**RL&54Z)8w`vmMDw8
zK2%V%50<8g!KqxXU(urS-Avg50O7lBaPik$Y*8Q>ORIXsZhnXzwungz<=Tx2Y_^44
z92@LqUc+l(^@*pgN$%hEJyb!*R!{!}^h}^`kv9gj>*@6}<5{^jy*cdI)`?Te<tOm$
zV_7<D;>(&8)qXAa2WU*dRYeuWwbR!dy}d$tyAXTYF_GL9JPD3YD?KZ2idd$J0N=ZK
z4f*FgX#6y(JH8;sM_<`ZMoW3p14(6L1|FuG-o$qkoui9_XXJ%;dhs?c*R!#URVzL3
zT@15+e}4xr&!4e%>g8LVj^9CiG#S}Fj?`xuc_tNXGoyOMSDGd*nwoTW-@lI2yjr^Z
z+N4hOKwspn=G&e;pL2#bFu56I?Ozq5JYbgAAKpZ<k-=aSoegy;meO{tm1&eiSkXcB
zhK6oF{rGWCsMIff)ufuFCKF$Be@}awPVCymvx|yvMtfdJplXL1gTO(%SFy?~4Tm32
zf({v~1av63HDWkB8#o_YYp!M|oHY{KF1iQBV}Dgpo9wyI&>)Lu`(%RR9*z3lsCA+Z
zi#vW8L+IA2qJM|i<ixUD6%#^U3iIPIis#_>&YNCtXo()IYG*ud0hYeMHc@d8a(m4G
zg9XZT{V8V{ln_}ZVV4xJ1TSLi>Ai@a5wqxjnv|4VWnXSy)g@#o={=iuz2@#_l9r{S
zaLB%`;miD8Dd_8$z2E_!>*))f<`!g$Z8O{&@KFCBKwd%5N>X*5%vhoi`e`amtZxif
z1q!IJP$Zf;=(-G^y3h>9Og5F#Tyce~yCs1OY)z0Z==jj5N}cKNmJ(Ku%ASM#tHAxA
zy0MJT2K9Rtw(*pJWz26&8vq|@W)ONLc1&%dOO!<=XZGZtU+v-9uJu~_7-Hqu`&?AX
zoM=nZK0T%Run-r^pIGcP3lV_r&pP~AKsQM#88!D=F7*Aq^OzNln=aXWFweFK`&7Zs
zw(Q>;mk<g^s=>d1WdG{BX0Ohs^Yn9ZeGy*=)?Yu^6zas#O(?oBC+ZZGRoN8L`@C+k
ztDLxYrHl&h(SpoB?PnlelAX;^KBm_uf1BU-N{5p~^|VU%1sh~G*;SoUr!efrZdTcZ
zm$4l<o8tif+8_MtrEg`>H(}HF$0_r5z%Nw^lEaL09k7RXW$$$X_vdW`3-ykNB$*nz
zf6IEr7PmO+C`SsV`(29r@shGmo7*7PRdqb%%i~#7jmLQJsQ(of(U)}>Noxni(5#Uq
zR9`S0*btdBREK^bdc#T0GfhkMXJwq1%4QWWB3ep9A8kr$;r4?6=AVukJkVA8mFVL3
z*{^5yaJRjfNx>XEQWK)(7xmFm-`LHpkK4Zt9u8tmht<=Q%{ZIWd6@-o)i_yDpc}I<
z{;#jVdjg1*fpqes(8+ALS<DNDIn`dv0-Wh2ZP7BaPrP9BoIjPX#4VDtGWQQuJXVgf
z{^ni>DE$Y(rRl_e&wd>Uf4HIjcwKlfqW;XbY2<t;k8&xx!IS+c%haz~=XOgM<Y@aJ
zK!Nyw&r)RiyXgFd4OoCa8u7ik=r}%n@J0i+qI~D<)Mf$^uVC?h;&Ap}Z&;|yH(5$4
zEb#DcQ^qs!q`VE(@Qoj<S0(YytX%1?u(FR{;r5~VD>@U0y7;uY27+HB*PxV{6mz<C
z2mpVz!7DxV>5ng74x0BWX4sqK_pwt9&#DVwi+U1|clltkQ~}%hD4g2NhnnvWqWZ=4
zKLF-Oh&OiM>T_n((s`x+oZ_z0OmCgpa{2{Ey;$r!03Bn&go*zAyc1J;w+(CBuX|{K
zybYhUMWvFS#&o}fF8&7?)eTK8c-O@9MTI-_cPjzF_NY>+S_yt0d0GPduz<ODo|%iA
z>j$vSReDw_s^9NC_;fDlvR^xQ<_L&<V^!e}so-)Eh9Ol3Q5m<EES^uN)x)usc=~h?
zOTM=S_}GV>Z@JaN<Np9imAfsbHYsE#QH6SVc*PdAIW-rf-8pTVyRSrBK{A7X_3W(~
zi*+r>k+-SYejB}-U40UM!BxO!>l4X(Tg}d5mp2@^7JTRX=5=G0SYpC)er0>ra11O1
zGC)C#a$4qK&^7l8ff}QB4B{_j$LBCKjtXmUQS)(L1B~YKb7f4}WV`V9J_(xxZAi<V
ziXKz8?NxfJv!3Uv5G3F9mpZBp`vmBNeSv`U=`E_|AmQ%Y8q(WS<yCifakO{4Viw1&
zjX5~auw@LT<@8mTrKMg+#y|^Fa!gU+Wo&SeyFIZ0e<@}sG_Ct;c5rX+xR=BBerb{9
z<X1&Sj?Lv|!o-B<Y!QSh<SqHT_(Pg2)PDezob@JAei1A}e_Veun4)~wOF*MCsSc^F
z1%-uy$XuufpO0xw`R=Az_7|JZy#<$ljt!qLHu_Mgq|%P$KI-g|4Zv;tO}5;w1(p1|
znj<-^dXNHl-tL%w%wR#`Y*qi{#+Y2&JoS6bB&5-A_vBUcjZu->EVHfBm44tcy0icp
zi^>C9Ln%h`5Gd5DO;EtX3WJ0Qf^+4h@U#GFrs>GMu7hK`^H{oGg%tLwGcEWW{T~1@
zUOX<C*k|~n$qIV2G7-ndRCo8LaNZfEFM!j@h;BFJmlBa$ylU#1zsK%Z8$SK2chE1P
zQk@%Y4|#WVIN-5+^V**`)J7VB0Zw)JTxG0n)$eP+C-iDV-xxfQ2jn@m?)+Wacabgb
z8oI5Su5q1JG38I%G*6+o-BmwirP+U_Q+jAjy3wCz(V1U<<840bR;Yj<;_QNoAo3?9
z8RTF~8>CsNE8tsk5ivaoObf$H22}3z3}m?#K|ka-D+yyarml(-Jy*9D^FIcDINmS!
zv_-$}OjclmBuDX&OTAKM^&*3g;<x9D3H$oiohSVCqE>JAyk9gK4wY^Z+nurxUzpvJ
zswoUsE`1u{e{W5?WnPn4lYV}!yyH)<C~X6j7zIm;f0JJ5g`dtCnf~?6LL6nEcpIgz
zw<h6_{k~Y)Ml^&j_lYazWT$fx06Y|j??v7osnsEA;$9M1tDRTJOdN5Dfq##NEhz0b
zTW>&TjhV8!S7f=hs^Vln_dWlKL3${bzD)%fKJG1cUM`YK*Y-QOcra4VwhtKGHl0z|
z7;?Jo1e$lbqD>1NG;z|T*)yE;kMRi}QQ|+%-$k5n%=>?N;dAiB`!K>pA*qVE?Jcad
zixZ*FU<(wbW3LV=duJ->@UGF`#)B|$(7EO@<A?r;gy!{hec}oA^WwZkA~biN<2;Ub
zAcJ^$fj@`se7NY1_afAwuOI=)UgYjA3$UPES<Z0(r@?L6W=r!Odx@l42;u~xSsb#<
z5+L|<cv2VQ$GjNMNR2gXBB)JRG{}4W#n*(MRE_rNe=0p)CX-ZrerM~cYNCo=@@Ih+
z(}3R|wdKv-Wrn`MhS%JzVHe{szNI~+R?AXl@gbalZ{j3miW5X%qN`Y2iUV_><7&%9
zjtkeeLlb6}!paP`QK|BWRl+U661Eu}OfJ<vofh4OkTA`0%yqI=YV9D$dPn7P3)S{4
zzvqbcW`{|KZiar@@HLW_ifOS1k-eD$%GP(=%#d#`6}0S0L<CKT*0-19%x&Ppn8XtJ
zN~##w!`KnIQ>odAG*;%%+lmxq2fPzvngxC`x&l;@2vsvhPrb-lR)`nxBZ@_Gsk^O-
zb>d>T%k{XsdeT%8DGbdy3|dWGlD@yFi~p-5B9+a1SI_OdkjoL9+~azl^=|H>^h@{u
z^xDl2;v{_^kJZe1vf`2zdNTZgth~6In0BncUGTE#c>*u)yE*ynQ*9vJIoiKUXwN6l
zuIqeD_BUdVmM-X`h%8Bw$}t5#k-`(>0JS?-Gi6(ye5&=g5Nqgih+itj)%;&W7_@Qw
z`xh&gQP37j<H%xw7aFp)l%n|M5$V}xigYnXN<6%I93U&+a#>70&7Ol-Vn(R`D*<y{
zv>2L32MHX;3Y^*!Qr&hF(%1qDKn`K-ZI~+N322rB^cd{)_#P9NlBJ88UB+6I@`xX0
zV{<jkfByr}g5^pl6mDj4c>T_cPAOPsWJ`f1;yA+ID=FA|5Ax~vamGDfMxhJNl)<Tp
z{oQ`mq%6e{5$xO)N4EcFJcgFeX#yvY_+|F=$B%3xx(*prVb4U_^}wfy$gEg7IX*0*
zkm?YFf{S04dMkmjrZdrFr4-h3()EZCCrZ8ygcJ?J5ft+|i_mnHG-W<KC9v%bi8i~D
z&yd&~ZD9Plz{+n$zNNoBLB67yyQX(&8SQ9Ko=fy5*lpm^rTbA8C)<XkN$vFaX*7<<
zDO=U{Sp_Lh$r%WaiZ7R{(&w-Sa-2raXVa%_W50lW<QsT0;)2@}&i3e^{3Yi2=c!=}
zyo#Qs<ps-qn+eiY!Vat*$mr5Pak`D7alMY_WE|H}d!KzGrvfAZdtPG?h)`yq9cuCV
z`=C)pT^x~-`|3@X)}I*93Bx$&!sBvB5(fa7l$GV8?uEpv`U_wdYbv=v-h3<$T^GGH
zUZ*(f(X<B=g_xpJ!>=6(+}2Cuii-=nnZm`Ps@w3TIpjJ3R?BQw0_r02%2++1)4~)g
znovB&p)orcIgNkmTXP60@nBwsir;Zv%N-=H(9e2#iI>v!ZbUU7C|}>By)F_an^iXm
zpa-({gQXb+g|RhkqtpXe>LkQW{zyU_g+}e~gno+ctk}^3$yDrrwR0?v)fj&#FY?NO
z5zgGg8nWYwqZem~VUdK%#14BY67_}pnA(9b*-#b|BgbyMJoM9y_n~=b+sipjY@Xe$
z+kkS7#66vArD~+w@sDl4=Pr(qxPDkOe<Am~MR(E;1Uf>v!l2grAXgm%4;^=?ATVh4
zKLGVkv{5{!?QK<luy{iI&!l8k?QFwP$zvakE`piwyXU6c+wVgQdq6;_QBO@~%xl*X
z2A11f1I^cY4*FhvruL)lW+#Vao+93V6UFpYgZLB2=A^cqtEWovN}M%qIXgXL1PP`~
zH7UmErS>%>=!eOevXFR55prdsI7k>&Fl_P`#(Bx>spf9WDX-7gUY_FkJb@^WY;n~Q
zt6v?7_*YZkv$Fd{-&5=Kxp(f*Qr5uog$~OSxw5!xy~r7;_nS0=(Wp1ZmLF2FvGC^&
ze;Zn;%=%)vLxvQ-R$f0_{j?esqw+N(j(m|+|Hq@8K842;Qqv=*Rc2xX>v0qhpG@bA
zOMPEH_Y~@Zeng&E(z@a#3PV|r&x*e?gRuFBWPyBbub>o(Hrd9izA)%Tq2zGnLuOA!
zPOtRgA?oWd9<F5G4Y-ZlTNf|l{-eR`%RKWj6M<j_D(}0U@{Ltn7M7sjn*>svJe|Q)
z8*u9u>xFkoX}|PgE8;6ZtuRkF*srJ!1y^3O%IEMdHR#C6Myme&Y*Dwd^IrK8y!aVN
zpMR&EaBh(TqI31fYftRd8ykt4mX~SiIu~!xR`m+r`MVh?2b*O-E;{v1y0p*fNX|Vj
z9~FqaT(rAzHg3-3-%kn~421+qeHvET{85PW99i1ibTzGAP?^`AeyDIL$I+HbE1MZP
zAxt1{H738i8h5e#X705=>wR5C4ZBk_P;SHhxcEPSyYtu09oX%SvtGqJ4t)k(nJ|(6
zHT$*n!J48f&F4MXdO*Qnq1PQ8GlS-3SKGJK8XcT}aM-u~r4`O*rpQ!*g!90gB1xBK
zuC>bd`oL%EjF(0K`w6uUo<D|hmKJcGWhVc-XG~waT^8bQuG{`Nq|Zf>WwIWzb`CU(
zlgTQkeg8FUJM&~Z?wh|df4ZwLKhf}`0i7CLxIJ5Mi|PYayp9v@#VRT03x%20m4>hH
z(8FXa`^5~3{mVYj?}pfKKx;Glc?N4N01o6i37@FzA8WqFC}>zD?a|8;H{4!tEXno#
zXjF**nYBC_Y<iSf({)gIYH24_^l;7&$xsMlSDH#NG_?DD))Bt`x!RBnBPg<MPVb=w
z{Z?7SWunk!RTbP{d=;_NSG_5icN{rXqke>hO97fayEaxIB)-MR&&)K*$T`UQ{mu+2
zU(=a^eeyDy{}1r_c{aQOne;!u#<|?fKDySl=C>E4j10pVS_9*ws*VC?iO4eK>-R{E
zmc)#H$=?&d<LXA{&0pU*n?@gK&W;C~t#D5)5<30w_#Om~7Uv;LGJCeaJ;Y+r`GEzg
z<&<@vGe)JwHq)xEAkV6UzZuo$v(CpiMr2lfv(tp9hpcn0$8ocA5<5JU)mE%frjeG`
z>&z$5;Kn5*NiT(lrIQxC=~9yh0$80Va>dLhp5a8+fUW+S^2z3tlIv6$_S{(5!fT3z
z<=Cdz34gjgR@>a(Wy)&oq;BZ$PGd$KQykX_-uko$oE5!14Wj5Nm>aA;KpI<pxk2HG
zs$TWqi)pjd_|_`?`+|N5gq`mWkKfH<+(ODa-81B9D2gFLycdrUt?~jc$|WiAn@!kN
zxyMx<Hp=BidYk_rV7+4SVMS7=I%raYxCIDd*N{sMB0$=()A_=#F>b22@&5t(4La98
z?5v&=bSNyjKk&CX?NHr1r0k#K3@DJ#{Qub}LWP{ef>B4ITF6};cKQYt(0nhpzy^yC
zXu62QOm7hg?|74Yl<a7+4X{S+?SuT+4Qiy*ov3&QM2RK3+<4bg6P1QIOZ#=W^SR0z
zRq(M>uN5KaY^Da9v_!UsHCQZDe_FY+%(Icafz2T~xr+MV4^Ng{euyI7>MAwV<_Bxo
z8cy$H>p9W{&T5pd{Czu6=SA<LIe{QO?KlfmgqNSB?`}zZ;7hxWGnQ2oK9J4_U)C`m
zD)3qcCrg6M_pg^a9%9*~OcOKVZ}j`3IFqhT>UgW)u#_#U?5?m|T0*uzcmqUv`58^&
z+ZL9+g5!df!s7!W&JCzM+r)qBu2?#nbKG|Q6UM_tS=f2Su&4T#uSJS}lOZq-gBOVa
z3-E?%tKt@>JGh?eu~AfUkkx-vlxBr2u7^+Rib#5*(!z<Gs#qMeQI{WmN*mOR-hNRO
z#=C(|a%Q-<_nS42l%d1lMaO}dg;Ly-%Lz$e2F4CabGI;rTVQ7oCh-an#B@H3062#C
z_1MnE)rj>HMP)AXD5~+RTL=c^Q_s^CrQV<QJ0f{iMk50D_%5dD88QAP4R8Ha{sTzr
z98!#AOr-d)SYXW?@{>Afi}TIm$;Gg$la%gpN0}Jr)B^AF(?V8_O?bUb+)wV1ouZsB
z#1oG7?`@e+bM^L(=tFcXohl~+NuzQxYJ^^SLB_0UbEk%6<AZBv33s*xKc{Jx>~t=o
z0A9cnnqyG*V-w)i50#<Cq3&J^J%fd@x27*aj#;mMh<`k}Sa@^sCHhj!p<h}^5o?O5
zDqGI>aC-E_?0m9Ju=#0Za4%3G^6HO3;#)O?2MJ?tZ)Twbr$?Ng)r+JNC31CIFMnXe
zDvnu5@R-!ngcOpN&7zbbV)_xM&VEf?;|PNJE5o_Lw(0&R!LanW*^i0UAPT4uoeBkw
zTabDb{Q<(|UoK@yM#VcJDRNj&h<SDVQS*MxHEi(lwb}j9)+6c|&GZD1MhcpJbc67D
zaouGZu5K?)Q51jmX_g+3IF7A+>aS16r@U02<8-*g95?!QM&8^`r@XiWAzR4iev?za
z;BJ+$T)A!U{g}uxhF#UKhib$REd`(%d3)x5VJv5$T_~XRWzf`N9&tBFPd9_D-W~ZL
zpgN43Ya@hr{IwN=@8v1h4nB9sE7h;k0T&H>#>0~(hCR>$@y|ZOnn*FF1@hU3O4pki
zApi}Evh`FEtR(i#J<phD=|PJdjAfL#-{`er#7Q%_93lcrn|`;3aRC_z#q*<!RNC}f
z!?=+}yb|PhO!{-IrMT}Fj}_fR`8k%h7RBbnO*0gPOYp{Dv1d;mVqyq2D8ySZw3MDn
z3H86a^N7X9nOkRqq5=v6uw;P~RT{h)w>4}L`0vwj(@>|OVmAN_rAC3j2EdorflNN|
z_#awog5S0Pn^D}u0$F(-G9-d-pPpd_TW2&SDxKZ;C>2?ecZ{pQvwbCkoh~s9AE#h;
zR@8msrv55aI#oi>!_zMmFp>JKGG~s$5_Gg9bLT~bMYpuGcSo?Els$hASQ)H{j&<lK
z*c*lTfWgbmJt-6(N7%qd5-r?|`9k8Kn6MhgofR@-eYmG;SOSSt9s&0^>@GK(5|MiK
zG}&=JHrHTV5tlFNqJ(Gu7X`@`<X|X}@UNkLA!kW#g(dA#OCs?Bct~j@X?FYF$evms
zZ%k4Rj-f}$u4!+}w<H?jeu!J0Ij<q>Eq1h9m;+nfkuC!)#F0+w@SA`xFRIj@0@4>y
zxwVdQ$A8LI^d`VKhhRU<=JviO;XZ$%qxe5vrLI>Y@v?Or)H^CKQxXhAS)Fj2*BWc&
zj-2M2$=Mambfs_0VN6Dh_;<aWs6;Zr$DySd7Z!>(@7W}M(f6t&w{UC7$KaK~R>vf)
z!(5R^&;*!}DsCTmO>`h*@U7!*kYAB^Qe<rsR!mE-$S%y{NBG^KIk;ue19HkP5<c*I
zrGc_Q1V;%yAD)E2YR4uM!f(NkA)Bo>&TVp&KS7rbGUl-yZ-yx45n2O?>_GmsIC{CO
znB^)V!0k?GLD4Jdi7f{-3lJyd{n5g|yEM~2(4=e2TYq1lm`F~EFw-RN1I)5MEG{=i
zL0)OcNl;t+H13k-K_=qv*5M0-Ew1J*Z62W{u}x*R_f)3ph$tt=@c|#~<Kr#Ugy?pO
zNY-Y`CQqaWzy&O`XK?i=<SU4ft?N&GSYjoRwL9O0oI+Ph9ET!R@fxYDZOG_B65?zP
z=vtPO(FKb|X`-iTaG1$@6QgIdqTN4~dQKCTEL>*pO~@EX{yXBdxMc!FLKeZj_iN)s
zE$>e{Ex(q%ld-4BlP<>ZnwZ@Y#o5r6O-dzEf2v5K%_kWF?Ep&mgTj9?7cOG&CJw7W
z3hvOHQrwsG>V)btHwON8>^T9fB<E!;$qFcM1p4kq7pJQ?&#ieujj%i&pU^5J<>aE!
z+H)AbBO61TolH~AT=(6EW>wI!X$1R<NvXB~X0$z!DrHDk8UW_)zv02-PR2@HJ*A}%
z)d;^+1svX$-O9VBI>-+e$wCg9H+=g6gl=>y=)62a78X*<<?q&hIgz<VruGRE-GRi&
zcO8G&^&T3c<%sf#%oF0HiXFKk=4fpcMPb1my@X$XCi<6@pb{US@c_9ayC%Rp--fxe
zGq0q&rTU-t{3UL9W2*oSd+M-%vP!wHrI24XzwF;r`8uTwuU&j$1b9=BC>G|#NNx_`
z9iqujNzf9g89fEh6$|U)Sy$l!t~^W~rD?i<C1^ciz)J?&YE<R4aNR=y(IsXg6CxUt
ziQb7zwNm1}2n;^C$Z{CosG~v^x4JYCdzGHZ=u@vWJo&8Fb?<cGIpe9!a)C$dt}*?v
zBI^d@pMTN;!9p#)|N7fbQeX`R3R<;qe;-sc6nzA#p(DoQK3aL-kcWuXxp=$VJ4@{A
zOU<v0@?p1tc$8rjw-qVp3h{yzA3Wj%OJCOpK!<Q>@MKG*Z}Tn%!Ef6;g?Rd)eXSD(
z&-!BO1~2uw7!37(E1uDOt9_bwKf1J}4$2MuTh}dx*)_VI%F>7kn_}|VRb<>(BpYn!
z7kffrTE^NBZ0E=$j|3k}{P`H$o>{68z;u>Nc6G#XskWmhlRX=+!kARI(C(zn5Qn{+
zHe>xd27FotGaw`M=Y}`lG)V$rDS{Tx<9$oNlTnyoo!Q_h3xD|AOKJ=!SHkk2$tyO~
zg4Vah`h$2|kQ!ft#pR;dT%tu4TwHiFye()}w$y2sE>4+mXip`CzF-IC)x()arvma4
z>sPI~GST_N>CniZ0Q(fp9$sc};I!>0Z|iICD%@QljemJ)S%EFoj^iYL1lakZPisIk
z;x4gZX-iq75^o;5CNVKZ@i-DTCE!%bwqhhpmh7n#Xo|WY0Q@`Uh)P88BCACd37tUM
zQ;y<Tv|z&7z_xZVb)u&tnLbY0IzJGURi*zTp9Uw;4o6MCU1rw%XxH<{uK`24yXG1N
zUFbvFRxY^$dL*RJOTDVpMf~-JxX^}Svi@L%BKq#0zvFxKo|lJ6({0BeTm5LU#O498
ziV7^P$#+mGOaPU2sf{htE*Hc<oEwxF7&lOKc+WN%U|MSEf^t4vU``7_Q{*$`4V<jM
zvZTj(+^~0lp5q#&Bf^{~5t8$U(n|<z1BA90(pVD`LQ0wNw&lj8=}J}ICqa~Rfq`+=
zc3bhQLR@fNexc6CuUEQiL$quDVb6QRf-Y)wuJTK1e)0WcGm9^%Y5EWAY0DGgYLXTg
zRulWn)@Hc$BY?BBNafFrA9v+KewHcP!u~G@Pq9uXT9MsI<0YHOH0pD~+?E_6nH|Mr
zFxbD;VD>3OVrv2xP>}6d<>chnW}`O3f?>EZ7QA84kv~nqHWJ|bf042?Hz5#MlP#;g
za>{^?*@Vwb6aJpd+l7!ENxUnl!N#j=MwT0t@T~2~!!e8;(rcmk_mrLuL#rWa{3wgh
zsUUA7H0?w9Jb+aurjKd;e?1jWV1B`^pWI(jZq*`LoP2K5ynX4r9j5}pM;|7znQ+1;
z1|Wto<<=KSXf#fTr}sh4YqV?E7|je88<yTR#j{izIA7XE)R(-|x!(FZSWQNU=j>=r
z{0Je{Zy+Y+{mD&EA;+<?i5c(q5965x`$Z)vSBj!f&$^{%^QW((&ZIu5z~c!8+aE-0
zz0{_@$*$7Os+^Vdp2#?^gw3~qy+XjLN^^OO;AXt4_tj-Yt8d_Cv>>xS)2?rF_q?@C
ztv@!!29IXP6{z!18V0!T*AO`;E-Sur4r0I+25hG__lxNB@uM^b$3$2WHy;bN?`DBp
zR8b0E`|CN0r<`&SzJC;KXWzN=h_=c=#r-c*7rjIjDIL-aPs}ogu_Og?quiguQm&gB
zdsV~T4Ci?!{Ab^*9)TB{BO|vp8b2NZrN;4E^kbR@7u;SUDCB3*c3AO{qFYp03pl1j
z@Y^PfJv4?O#aePP!U^{iV-=<KLaoy9mWZ0*H^_%*yc!ykf26r)qAsuJga?!WXXC<i
zji!_lvbyxV8^2SG`|xcO$V{V#5n6?h6|oi(A&0x=s0^1I7U-;!OR?<h33^#=2HPTM
zGQeTHpFI~lhGq{)AI;*eIwt2*k)oKUT;1KGfM;Z`A!{2-@{;j;w>N^IeTx9D=<;1g
zHZbm6sI{ovcBF<a`KoN#jH!_I-9u`poR7ksAPZR`ZVQV6?1#B+P9ZJmcs`b30`?*y
zTR-9<t@Xx%Ro*J84)t+r!KVWLHAIfL)&lzg?OqtH!dD~o%Qn%XOI_A<!>Uj>D;qy9
zEE3?;4q-n!>3UFa{E6RzKz@eW`$z0A(qzpS{)Y)r<<2x#Ec5~^Vb@Ry29da(BBC1N
z!~dG&Tc7H-f5XkhBU2O7UG&!Al27w66CvA?BakwqGQpFU+EyG<f)_Cl4fi{#+KgG@
zm5A5a^fIy_W=J;ubFgIS`k!DUI78`Y`Bd@^gu5AjOQ};HaocZWK?j|B-o#bvNJHLj
zMYg$BB>7-K-4K_iKgVpL`IRUzj_rSNGRCX-)gYlHP@FU#<7G{LeNd+if&5%K$1uDb
zJ1fG8Y#uk$!5aV*!5Q`ld_2`c1}Fb)IdG98>U#z`f=T205<A1#*Yp&^3WoVhgG@rJ
z)$m#LG1Ag`f^d)m#U#Q=eTx`3KV$8L<sW4;I_4~A5LL($uK1Qs_dfvntp80tr+n)4
z(b0!4IA_P6O}p*;LVg`*Av#d_11m2Vk&=Y=?b>|NFWOkL1<-6mpeommvE)yYsFxfG
zsTNf7uE!J~4_xPBl}{2@p(Yf*uD{hrBf~9Qjs^NcEw4D;JjVlBW)n`tsK=GXRUBT4
z4e;erBkHT3*bY~;eu&HPDg|I|5a;>Mq)}5NZ!&ty7N(!J<Mmq7zHypbzo$qKG`*p_
ztb$WG=|SqgxTV=O4-(JGcbr#nekI3nHCdp3e`*p<jr8Q;U|<E{g~{=iNL|R)&FE?e
z*<L@;py>bt3HQ6N2&1}g+i+&|zbChyP}I<z-JELkokX4p<7P&!o^@lr+8;OpZtPJI
z$-C$chTZJx3$m6c$9q_Que3$_Ac(fO{PZ$4X-8(JT77~Qng3pkhm&BCWi<xy-st%q
z{*6OYlt0;5&fn$Avpf)_g#oSy`JVv~fH+`^<iuDB>1@R1lQamrEDE?DHnBKHWvT1>
z%aWq8G}*7=?~}59I3<V$O*e3{+oZ5N$#r#*L%K-INs($XRG(o6>?dV$3A!lj;m=Nm
zeJD}*1j6}OYWK=>hUrzi<iKdN_o*(<)5I2iG+ynviA}GR_pkf%T4ck|Ruy!jiVAn&
za~{q*>>JlhYpLf9=;^c43t<aaiwoI018Wg-QcY&KMyxGPPAoPs;G1V_Nw|<g9SUSD
z#@7w?<WHI^;)u^H{3>Ve2O-CqAKAg#lF`LiY1U`c4Pt+27vqW=tsq^!Yp!7aOI9HO
z_2OrV(q~eUyJpBE+}IoPk)FUAtm)MFe6%6T-xMm!cR0l9Y6ttN_2?vV@r7m(yN05K
zEk$IqNcI{u)bQ@pGv(4n@IeW1zSx*Ror+zPQcIA8rS*J+y(cH^OE*rK4^PT;l`yXA
z-Ou42F@4{jiq~Ci_t5D_RGm9$>Ft!MM9NWmY2LQuu*G{%R4SMRR=%aJ$d$$Vw#i2D
zV)dauK{6@UD-WG!i);sgM+m$BjQ~*viT2$K{0VpdCG@MbR0k}lX9cn%Eji#25mXrC
zCiqJ_#GgEL6IOFpI<&-1r8k7;ILF3j<;q>77dmWP5~LaLAhbVBsKCM^LwJ#Q*w<6?
zfU)1gz%qjenglx_$3PcLf+F&IT<!XOb9-n0mRx6%#PDY~pZHX}eKIVDYRGPFaF||m
zbpwq>4@#9c%Z8JPCCprhI&xtf83ux(dP9r=^7>3tqBla)JPjI|^Rxxt1ENF>82QxF
zW<2OnVM4*SM!#W!z=*In){;$W4}L=jz(&htbVU3P1@D5}f&Wk?V)9*}Ymqpg(xor1
z*IRE`vTLlW03t1lW~*oxH_Tb_!H3?<-N-#yPtn?ED^WbeSAfm;C!e{vGzqc7A<k$)
z;MYeRt7mu6X_BG2b<XfRF7KP^Mro<XxT*zAPMW#rRE{9POqfypDAgplOmG#JWn9P~
z&CrliC&d#EFA@(7AV})oINnCw!Lp~t9#Qp;5o5x!i}HxMc&qxn0dmaPD4ZT8U6<)t
z;l=I>+frCbLGj+BbUeA4{{YHwxGMGhmKr^RvItGQi6@?AQU&y2Zer9mK6K^4-3*WQ
zzjC3e2j-X)_E<u^&$f+5#p1{RJzi4NQylPO$e9~D>zB~6KrF&OF>o^SR1;t1Q6g|S
zd<t<z4=h%bZuC8Hc#eu}ghgh2izU4iI?kflI;WCTLmQsAw>23EKIXo*V4+Zy=DH;T
zm<zmhcheLh0FWJWvZqT7jlQfs+X=u+7AUK|eg3BnRXc|2V5#q2ws@Rh%`80-c%2ys
zkikia+zb~?eq%J{Y7RM7m=<FA@Tk@fBmY%FX;9xK=UB2_$Tn7M`X}2roK^p{Uqd0t
zZ8Z{kUQ~u*tH?YUb>qYJ`3ZZEoK6KBX1=zQ<mbkk+9T}nE=L@O7Ei#JrgNmk3F#rW
zoMdx8!HX+6g*ifYYJ3~!X;k6+n1n1Tk|h}FoBpo9fzI1C5a&TiSESc|AQ>Z+!;0gZ
z&3hX`*<o6$zFzX{9xa^P+6bFamG^^1hIS5no|;63A>)G@Ha|HJUKzD3^=sNnt*I8h
z97W<LTFg$h=>%Dirfl*`BcW#s<N-GzUI-zqHGuP|hD(ISr?}FUIlc=%l@dQ14~CbC
zcT&z<_IweVHD;wyzRHSydz6z<LETVh<ei(=8cNs^IMuMQFE_jCuj@UVVwtvP#p*U+
zITo;`BSGghXQ;n8bo?^Bq|rfMkCj3o3EtE8@E<@EF+OA`#rEgyKB39Jy!YQCL8{LN
zjMH@a>5)-mKJ%~>?P*FqLPbBr%U-8k9>SB&)-E!YA}z6a72W-FLG6~4hixUd!As0k
z3y%^Ttkfvru4*x$Nwe-w2_yHMaF+ZW8Rz9h$?ojt#sBJ~FY=%IzobDZffs06{h}<m
z7+LisJRa}K4rF(*+F6;9kf~CY2rp&&JP(_)_e3aYoWY~RxYIaYySb8epsSJCk$Nak
zIE`dB4p;GX5;n+Hoz34iwj=wx$?sc{A)e5l0tGbEJZ_*W9e~Ex%M~yZE%x}{@6uCB
zU2lyYzr3nEP#<X-?3CEk$XWLsFhf{{lHY}eTx}aFVX}4_TzFM}WNr+o0oX)Cw7f;1
zycJpW><?(zmU?5*O11gg`o^FmHM8qZx`4&E@)5nbBg>S%s#%QcSsul!D~}uB*01&f
zS!?hy=EES{g(@gv2|7qla@K|x7~!ROFP5@W?1D)Q90y4YMDf%>32aM`-9Ou)+~&~A
zDTpB7dlv%F1l4~=>$`}hot`5s-HI!WFVpR|pk}IJe~QavoMXsZSczGEkf&rDJJCAW
zc;J1u*%bWD@xA~}M)w>1dbW-a;L98ZQ&J>-nCTEyZ^7Eh-kDv&Mi(0p6u{hxRJQgl
z%KZDfU_k$3c96H~MgIfEjUA#5<;ewyLN;T=%kF=clG+?7KhSh8_+PId=me9DNMj>$
zAqph^c!n-7uNZ%&um;lPE<mFeL#j1xeuT?^&+tUwIW;pyn|E?K>~CX}%18y*RAW=n
zs<-iaU6!F>n6*Cc?8W#sX!*^dn(w!RSueEwA0t;GBAds-?Z2i|bXo!~%Qqa^H2}G{
zmj3~G?u86?vy4zLZY?#$mMh{#cR4<6oMy8@3bb2>@rBm@o+{EsHNhq=)w8VjfBgrz
zzDuqU`s&mD*+>=|KEY?A*(@9TxXm9sSITM8sq2UR&=}xnU$)#28LR@__5qm{@Jye}
z8$;4XAMpdi#SV^+L|T_&qTA+vM~ip$*QbR-i|6If63BQbh%O89xVvuK`9A-GvqDZ1
z2wuY*x-at_8o%0Jq%iVjE|ej4pwn6ea~sjNi~s^{`E%2wVe({^<}eRc^i>ek0%SOW
zF_U%2;|{}Kq)#~^pAcO54Z>eSDxxnG*5miNg!~a9Uec9`@+SYNplodl>G8CDDpK}R
z<KM)U_Vl9d-DWHa2Gq)#30lqM^*~EN#3gQ(4B*^G*V;11zmxFyn^H5ale&;={jcoD
zJ6<LUJ|C<Fc8ZfC;mTv=Qm5;jtY6qVF{qM<!OvRmypQTSjImF|Dv4A^l%WDwMI5Q)
z+0Ar8{5)fUO`ht|a30uIh6G2hh127o2L$$mHb2T5ytP2q?`r#;bniBktT16Ex=6wG
z$v^Ps%MGYOEu+HUqetIgK8Z0J>fVABsDc}OxfpFgk|O<XuP5vE=)b%Hdrnn9uPRIX
z{3*$v@tNsyKOJ6nh!7>n+y0dT*?FNB6Z_d`v2=FPM6qylddZ;YOPr3f<lqCT^6I`}
z{K6<8i3Zk62RXVnKJ{!Nm-XJ&Xmx$$`_zso$9qcwd1ch0>D?!)CY!;@j{3^g97F7n
zSHIT&iGv^J*z+Nxb`;#V{#8Dg9g!TS<~eS0O6&GaKfr!SuA_dK=me}Y7T?sw9uIgg
zm#UTm274@0F2p3$erB+HluS;6s#)SaJt2H4q%DIou($D@?@o(lw+@;F>J>@+uux}I
zYE(g@S_SmnE<}<ZkLe6w)F?EzEeL9>pMhpoiY+6ixer8|9Z{LAhA5A3OQQ^Z6%zt%
zA(BtrMQPYM?QH7z4%6QRaB<nI8NfA~e+!KBTL<q>WwK1q_e?8sz>~2-Q-vI1(;oce
z&rvclsB}`ZC?Ekt+-8AOonK)#P}BENjr1pes0EdvOLzA}eXl$F{4*T-O-9<_!H2k=
zK;EUFdSm7G@n5>^2YB%W_O?)?CwBQ|1Z}Uj?7?qC_`4M=WQ3W$lUAxk!tZ;N^ER;U
zE!Gb#uYN~O7_}UlEgNcaJyX2SXs`z>1j?XGk!X|sB6&@+8NLmYLVSZc)r|?<gcfAA
z0NV-83MDU4;?Kxeh{25Gad#!FHv3{fH<YbjgypWbO!Rx+4O^PAX><lP0Xj_VZdY&m
zrA||Ykc^=g-G@{!4^^pMT`}RF@2a|lp4)njzi}mnl^q(mV(Ed8B1}rwjO=1BS;_Hy
z3Pox^nHQt4JkLusDbd=(p2IXK0yi8v4O_WiGop#_8FzDkEoU;q-JS(SsE!dTR`x{Z
zF<w@EE++Qo-isd%)6$)9OJ0cD^IWbH_-+~HS{4QJ)caF`U|Bsj(o*L8A8K9sW$+U(
z>lrDz?wX=DRzLd&c=nONzmTUoLJyMI*TxRkcZZEC!)u;rv}zeG+vQiBNy8N$S`or7
zf>KiQ--}{iQCL7H3Gc*w7+CpxYNgIAou086e-y<;1UwCU4o4MgH&982IQ#ByV~NNr
za)vL>tfgqyZwZ}nWjmJ&Y#RcR2@R=rKfcD|d{W5qWqX3sp9eZ{0-&?w?6e?@%ZwKv
z9wiot4|rKV{bQv&W9Q%+hjPNN*3yfQ6=q3SNN}k+LPc}ui<Xz!#@*uVI8!w*)aj`H
zF6zv|1)J7&>55tAes`*c5S5TznzD;*MK3H@Leh01o`HV7Vzv}KHB%+eo1-LtGyEMM
zK`(3q@zZzDONRhnSWdGv%LZHrst5nZ$aZe`xy3eo#*4TluJ#&=fH9dS60H3^FPr69
zy>?uY%6qM*HgEtV@o=r{V&&UCWz)6xAIHJnNOSMavIaAHCbx%dzkFgrijkUtY)T*v
z;Fr)T7F_RHhCCdv0s!JGi(g(XuU{*b^!9uzWy|LQiv0Y1X)bc&-Rwz#oPQBB;hrmS
z%ULw8ZC{GDF3YBt$}RzCD@YeVL9$vy_+nhKtA&wA{IEl9B5*zPkt2y$M`URsp0R|e
zmxr9QD=xSvPKNYY^OU7=Ru0?8de=qK`c3JQChT3<<KQ;xd(`+7hT-{Z*3@&Fz>21W
zCX2iFP7-)1`XpL=HF8E5a9Hm#fwMu#Lh>cH`MS{RLoe<7B_>@uSgIe#G>&eU1LvLz
zcDt=O^aq}fV>+~@qw!@O<QDhg!a23zG2zfcvb@0{MvG*D;vjbcs9*+&tI3G}-F)Yr
zW&M7FNzr?dmJf#}g6kB>u&u^r-Td~g;Tc!ZWu8Cdrk&lJt<bIY0_Enk_k*BMCFz`m
zdR;q`=Xa1U(U85kBMO#De35*&zt$dJQcqLsU49p8p29KuWx8<-*^**$A$<Aaeq(uY
zXYb>%DT`fQJmr${RtvT~%Hg~yd^!QRK5!NG;ve|!MDX8{$N|N}0lx7~_a0UEt_?><
zEW~ZhJV><XRqj8d6%P-yXS<Q`syB5jaGnLcEZaVo+(jusm^L&tHSARwPAmOoH-;TU
z%T$W*Mpa>3Q#!8xxu6Rkzzhz+28I9hE4LVRpISgYuO@L1Nm`cYSnS{!Ex|X!R39uh
zHXLasQ4R|2jJt6TncXuXXIzoptgSJCkJ60y8;;p`JsBxYPX&Djuymy$fz>Z`Pd#_|
z5<s;tdotgLd3WEH;!3WbGU5GhM0j4$kS;XV9HF_U-+klZOjhDlKws(8>_(`gfm7j0
zrQO?iZ@XBqj8y)l%b8V{@bm8?R1wHc0T#b)4F^(BjCx!8Fh}-gShLtbAwibbh^nra
z!UV6IXCs=UJiM9xbn0WW8j@Zl{9zs!dcF|?`B7iFH*r+Q1KJ0ID0bBd>HhvoH(mIf
z5E8=cF<$RL)*E^Hg6Hm`f%_Q|aRSdXXcWHfY~({=>Ax?%Kfb9hWqYWDLS(Q&<x-q*
z#tgRCb|>ok-m^7UP+PEn4r;;^Ap<3epS0clk}*q|m^mvYT6(dWNaPtoDk^}NK;is8
zAPOJ~#|AcP^yvs{c``o?Oo2o00}9_V>d=#zw{YI6a8Qry#;J^joh?KT-N|ihPRRe8
z1YH8}_=pqJ`cPwFVSq&l)F4y6iOuMjcQTmbL>%CrIIz;uVC|i#$acM9s2>=v@v+ex
z;bD?}Po_p^Z|t;B{(IPIbTzbD!t#B6<E>X5)b7@iRSrvmBLrjcD+VHS+p2VPFI1l*
zMrdonz`A16^!dE(L_*nIXJyK7?n>EHEc762w(K+Ubs_~xB^KKn=?w!c9lj7xhijj)
z2oLXQXdM3ttj0>wPX21uF=+zGbChTMJwY9lz#K5IUT9tVS@i8MfIuMq-bcv1*mY}a
zv)Cffk|tXimdM2x-GaGopdo721WVe#vqX!8k!zBGnM*>|<V*f-G0Wb(i`ka3738-|
zUX4nI(BsGX+?`&9KyW4kA~qKOlD*LEuGcwlQqlN7iq6BI&94pPA&9CPMVk;?YgX+h
zR)UJXSBt8OP3^5EXlXS<>?*PMu3g&Ng4(M_)lThQrRw+Q{Ri^-oRjA{&$;jWy1rLK
zmlJtKuL4eceA0!n_|vMN-Hp$Ak8dJNU>&P$T{gNv_qcbj|Mn*E{7jmG6iC^ds_Om+
z$Q<Rs)kllgwgbV%ys+)qXKNVA9?kstZQW~=WZ>#PeleM)iL(?FH9DDkptP{f8U&)M
z9YG3FYBII_=>4`7!tO9hBALN$VhAZdCxxGA^QdfX(Xss=`iux|0P@-rd(e{i%(iw8
z1))Ok!B=n&XitCyxH!}V>A$})X2=RIyn%tq0Ct>8XyVEYco;ih+rE6csbUin3oy(F
z^79x|G(-W|K07Z+&TndlB~#QE1x2p(&-k)5#kK#g);Ji6i|1HdD8|TVTOI*N##4pu
zBhEV4X-`&)j9R=uXiSU_6}u(G%UXQvrC6064tm!<rWwcATgN*xgi{ZG8q@Yn2|JJ|
z350tViO#g$UoCelye9oDqJt)H`0jvF#^jNnZ)ehMB04_aD}2Ot-6>|^c~v@Tg6-5{
z@qN*@gj|oh6Q>4XhVZAZ9kk&M<~i|)W)#YNTi2?LXP(RcK}ELyold@8zfsUzyyfO;
ze(-q;??Yo2G7ZJIJ&#dsJL!3xQt>!urwh=Lls#P~BUhEqe0+&`T3u)#wci_jR{AVC
z0^@Z<l75nxR@tbj>Kb3|JnnP3&1P3QGX_}^W5{Srtpk3~!(ABS89|P@xGCE~&Nr90
zUz<t4slaTLwq$>Ih*MwJc9rn&Yo$LKZ2QK+YFR!_!!3o08jg4{UgLkz>1b~Ap6`>M
z_@-S-q8SOYT3Y4QV{v^$t3EQg7xXzaar^-c-7?@N^>OY#55C98SGT9X9dc6j&J<sy
zi>l048S?clwcw3r3_0}nIBNN+V|$E~Y>Kax&CGbt*6k{6=Tc8jgCSEaEdhyKUkfdN
z6;GFUjTeWpRLcN<8Swv{ZXJni40r#Nn@5qz7nq!_R~Fve{0L=I88Wgn<w**<3a&ls
zaz?$JO}o57>6Csd!{}~wD$DG{aXr2ec&9JKr5M$bit8K4K%!6~js%Un8S0emAzse^
z0oY9zGt4pEv^4ghT&0(y<1ZkEsuLOl6XG0y7}c(PZR}~_n>e@Ju}fs5BxXfbWeFHh
zcA85l1w5snRS!#4-C}M&VN+DTT_0<4G^^O6eDrrFOYe}{lIbn|56M&>LuG#Gb4g8w
zb$u6#U$+UjKbo+9n0$^99&xq5Vy}Iimn;um^@fJYw(A^TA2MfTZTD~I!++r^ZF+S1
zo`Um8@{b{?kZk0XcA+0w&ZpyuS5@kHU~;hgN^Qu3t}r^(u5H}ljfWlc8|dHEyzn<4
z^;iT_kI1Sd(k2<*&dn@S9_sQfb(ou=2_Ev=gZFJ)W&C_&KgEPXw{NDxWn&ps1ne+;
z9dOD_>igEm<Pq`V{AYj$Pv_q$cl#y(a^o<F;*y!#S#u6UQrGd$v(~bUtEU4^Tz<z6
zPo>uqJf8M8e+Z6cnaH-8$~$}YO0et@PjIcGIbK{5`tD<=7}+Nid1$_jfjtHds3;y!
z&d8lTtj|37A*uUUg;&e7b^Kk#*uOdndP&E(wTU4iXPf4?)*lvrr1f88S!_usIV3cq
zXd$bzLT$`<!SwN;gqk^J0;zJ}zy}E61C8^(ZFB0*^X2!Q7m04MA54<hG%yNWr^Z_L
z$r~C@$_2mkmeFnU4av_^b?{BiYM)9M{v^%^?v1S}#p}|oCYNku+41&B_~q-{*Ey|~
zg>X`|bqgABK}aQS+jD2FV=+#jup=dJQD3IMJ>u?k!XV3S4$Tps40!sZy@EsatPTa8
z-r~|{)A{nRZk9YM0A-RHVRR_v&3~>#6|LNGo{KT>M|*AUNBQ_>w%+~XO5_eYR$Z|K
zZhm^{c6Y>xc(ma=ED;KvIH+_ka*t@1Tkq#o$)SxK{RvEzBQS(IMm!i1bM@}k$Sr$-
zPsg|A##Lq&m43+G$j5*xc{6r}oLAk^ZnjtC-Ve&(M6{aYafsP7KRRMA#+t;sksVUL
z3fqn%H~8wYW?=g@IZ1*@_w6BQNgu|-Wg{mU$RCNCFkMrm=Q^SI?h?}beNoOMMhVGH
z${>gPn%xa`qVkbIg;?M<yv8)OQ)wDx{+X@3MY=zSZ;xl#DMjAZGG7M4Hakj+u)7gc
z$i4x$_v5mKp$*i{2@LYnI}eNoop=Poc9M=VaySGW9J34#<9=G^^F_zr9j2>cYZ9T!
zkh>DJMzdw#X?e7PEgi^=RTcUa-yi|?w3&Jmeebwc!9dq+lZ6y<*a4Qc)I3P)>jO?2
zO5H+iJ~iuMs{JcnMe%(KiUlPOMiHbl483Nq%|?3<0X({R5}n`lFE+1!HvfWAsxNO+
zuq;zS?B#^L)&!GJ*y(x&heSVOhxLUC^S2)zjT>@+7hTyQRi%GhCIGv(L2P3-R^{p}
zwrfy&bH$qUsv@v0*xsp-H-#Y9e+|M9?$|dY{1leY^zuC|&rQjT!$}ph37bj7fYCNl
z<O{NPJ31ZrCmk(dX4PEtk)DeYZKa#tjOqZpbBQ#Z03Z}#dMPQTGUTdf$Bn4Wl{zDw
z{tY+R(k7~aAqVw%nW)i;<{pOysgNlruxvRLiBSP9O#2V);$uG3)4JTCiB%J5dYRO_
z82!0*xq<ZKY4Ou_8+I7qXSL<2jl1veb@a&SC|wBB$7*Q5=a{@odG8>;?WOXI+ENR)
z6$B}wNtR-waXpd3(z6q_K)~!Ok=<4(L(awToEzzPlza>tY~EftRiZopbc`&CT;8M?
zlA#C(oSu}iXAvV9m8h-hTcxez-+6Z5`gpU8#{?Oi-NVTGE;N|=(Ha(gP@T0$O1;?4
zTz?<WHu-1YD9LPUQAkU;wZS<^ty9_OdU;#nr&HK^d`{j_EA@`qLCov5FA19Dd)58>
z{0x9<-G)dGFx9Phuc38Z6)!iLG@vdwKGIh9{V=*5`K)B74ULMJ<T|ZKqviHQZff!)
zjP%7=ZBLbiSs9R9<iWTIW#76&-RKmpQ6eqy;Iz2w$UCuk0#YpYOn;?H>9y8tu*f&Y
zTvl2$cRAKl!Ro;w7=8BAYDunz*GPI>0DmP|0H1<Ti?yZ85vC3jtSzJi+=%Hb$>mo_
z6UJ|UBA{q!@yL@+B>gcfKAPt@v2afEEIHm=i$^q~rDGSbeNFL}O;!&8MZtiW$}ZHx
z*KbIutVTs?gJ6=qUEe3&k;Zb*zO?j^PgUwKhA7F=W20Iz4M<<OYsd+d31OK~R!;LH
z^5v&dDxIUO**Oj0#e$~<Rb`dF>P`J5!RwzCN#p4(z=T&^u-#KKIopgr3?=sRh8BBO
zXX_)D?IGSc3qY^R>4;?*g<4#@Uk?wzAy6dJD|kIzQuljdV=jpEaAwn-CHF3>gM>#a
z_;w=Tz0Q<P$&4n)0i^8S+@pdYSvlNiWk-ES%(YsAAW-$H5u2I$B9;cQbduL@>aT!F
za0syvD4?#JN^3;9cI`O2dvcNS_e+394@O;yZB2WtHBNgT0wa7^&(R5G>~(Dfc&T9O
zqfiT_yheoW8}MVm&pu$u7d0#qFnnEHdhZ5YyWYNB3KQy=(@wCx&LaXF(PylDh@R&K
zqN64Rm3~or%3St1-os<rPFE3?^2PwVIF7iM5&{GwS5_+$1n{9&Z+v*p;SFvFH9-%N
z{hj%+75bWCUu^vGT)z9wt^pew1_l~e*py;jih#rxBJJy+SlqqgKzd~wxm9xL%(|I&
z8ctQ^UYBDMY*6UE1cHC^ssWn2ijYp|hK9%S_scC^mo(?`9yO%gGwS>{FA;1TbSYff
z(&V0^zkp@kyf9X*BHzf@5>)7OlH!m5jCz1Iz1{?5CztewTOxVg#YbzQFIs>J;Ula(
z0q2dVKTEbJtK^L`v~DvZ1b2n_U1@9^)pZ}$$=FM*z4#$Lhq-nPKF<}h;@{_TeaEy0
z2+g$jD;;QM>Xt97fpYoo8i{(sgcBGvs?Rr(H-M$XFMYg?<Au>Q@Yvd3pEi47hR@oK
zelfTIH^3(<wQE22$IJit{%;hyM)*pa!|;lIlin!3h(F%c7hBf60le9bjhH9<ieO%`
zwJqlc11L?z@)aBO&94soMnNFA5F%T7X%xt&2}z{wUG7~tjyNq^4&<C3YOpA)-Old2
zjFrAw@{_#sOTkIoaP0`Jv+r?a$ZCQ!n8dW#h5Xg+O+E~#PfL;pkzP-v0Q?aCuQb^$
zVb<1ch<MhV)~Z{}w2BUCRlbD$N*+E7>Y3X&p93Sc0OUQ@>{&cKL-{C#PQJDu$eKQq
zgaAcx^|{tnw}z~N{npv*WO`V8B<g+iPpO*}{{igL4UDYatHie$P5|iye(Cb)nYL^#
z!*@=7r4ZXmMkocw{(W%A@U;S}!dR$sHh!391AMAHWn&<O7-GSCcll-y6dd!Kp4&I8
z!l_O?XD$!*#5<(Yu%Qu&O1^(asqWa>|A6>C`%YF%_yELISHI{BrJ{UW(vt|ErS$@+
z0i^XUZ{m{og)z9(l!3-~F-0qGYBj*zq(z%0K|_s@pP@Db>kTo?PnhkiqUL?0qZwH1
zMDC%&;YCY{6ua6;GCKTz2xX*?0sl!3mB;#<zD-Lbu?&kOzT)?#1JYDVy2umsFOp)o
zA5#cEvX`o{QD?gy`>my(JP2LS6{H~UDS^}?4S=Bh1M|1CT?S>Y%=K{suWl=*o_3s^
zZ6_f)xx2nn5`XuZPkM{(5{ZBNzK8n-obr#-HLM8j*)gP&i;f5U_x_32j-GP<Dk~7>
zX@@LDJYk&O^~}F7fDTi3H?h2V`u*JP$(X-R%i|(~Udy_M$|I>i0Y^;1yH8D?I$NS|
zQN6yHzVY+bJ$pObL@}=JRo1NNsuvToagz`Cb&rQdZhU*?L9d+mCF0A0SY|Soc?;g-
zW7!n-L?>(;)C@$7r^EyV+i8N2JIb$R1`K)r406a_H;Yy(=hA`a2>K*aoD@D=@Yp$l
z2<G(o$xW~7)&ARictqcnbHY7c@=I>J?T0l*gFZiJov~|R=<Iu(>H$qihMM%g<DCyB
zcD^TNgS`eXjHRVp?1E+9cdVo{{^+yxSl#Y<fV)9uNJ-8%gcaWV&L#Yc-sxhT8F};8
zTD-REKkp0EV1QY<f?SJYd@@%{k4$wQ%jmn{)0MdOxBXmSQbPaUix;8Yd8wzSoW=KY
z5lO;Nm(LE?wBP{=w%*y5u!Qj5T<10OIhFu<+sQFCnHaj}i}7`Ib00|nN1Hcyv@#Zx
zCW=;W2;h_omXC<~B|mBL$r>Mx_@QXxxBfgri_<f@Ei@P{QjvJe&_|{E(ZPPVg3fom
zxIo<Fi|Eah>WtX*Hw=s|N+Ls_C&%J{w5&GRExEDBahq8`a$)cEz*e}Uq~MS$wWohx
zd=#zM{0JN^wh1o`R>rS#Y}0VJ*-4HPBzK=&#T`EI5wX5$0GyGP&$n?N^o^aqyr)#~
z8qdMC3Q|rP?sq?^t0QPshCU&^soyo{b70oOV{b|Y4U0w{X5LaTTT)=mS>tj|#;zNb
z!5(LMX&_!Z5>*5uOl%|{Yi^rex1WO087Nv5|Dk1@z%8eVu>}uHj+|CYs=I*sut_%f
zrEdSDd~AwhQtVF0{YC5EubqL7pR9D;?)1t-0VoA?8gh4~4Tl`|@g4uPt*82EIYq#5
zEN6Rk=FW<eM$$$vgb}v+$D+<=07Naffb-cK7pffGS4Y7vUw&m@K7BJK&f(^{cKqb!
zRQs3CelEEZKvewkVr})#i~W|YF7h~fu7-q*apxoy3ptnH_5x>?QZbute{&t~(=^gT
zxd4o`bda}fp>!EY)UB#bdA~HBqgAXeLDb-iIdoP#`5G<;1j|7|b^0a>LuYns?e%`w
zh2pMjFs`SPDd9<s*Pj9;RLFuLi^3P+L;5f}LXd1Cx}IRT4Kqf1&@dqA?405tCK0jm
zfr9kD`;V{O&<#Av8wL4hV2X|**cac7A)KAaR9!S)ErBLvg1L~bCE-OesODJ@|D0yN
z;4j}v3-vt9_U))tM35~oW3IV2isGCO#Yj{6&;oY5(ZMiS;AC@1a+$xH^3(P^Rx^J)
z8aQ}Fzwg`(vdc^5KS*y+AMwZ7`+DZ`D;yZFE6Jqr*VcTwDT17qlHetBJCaJQn7^4+
zeBM#`EPa_laynit!C=|45_;zW^_JANmAq$QYm67HU(x8<`^CqM*)L)h>lUk(hmrH`
zL{g<%%7`NQeX<(d&XD6aR@$-);*?Snu4wlPrvtq6{C_viyU@{Sq*CHz<_hLE?&ST5
zwwuJ3!i3H!@H-`=zQ(%YM@oGfrP4rrpR0L#g0dMPfRzFQ<~q5xBNQm8oIJdO;VKqX
zP7$eAa^bf=)IrdjaKe;N=<g(;uaA_LXkCnIKqnrNinRgPS27-DNUA_Kku<9lWOvAT
z2DP{lg>T<!VSf?8MIE5Y(de>bV3W1Q_0Po@dCS-Y3yd$cYWSSNg?-|iSUFxtu|bGO
zR`@g9K!~>A`!`49T?>QSJguWanNZ)y(?=-+<#rYC)q2go9Byy^F`>MZm1<MKZRwRQ
zxeEfAN(p&ZiBM|S(j?q|*cLs)#!=J36<xkh+}7D3Q^?5Sb;IcbBKpepuMQ_oz)Pbv
zuPZO{GWHL?6=T`A{ayy1jrZ|GVfzF(%&?TY0sT7dmd1+-U9r%6xT3_lPOW~m_^w0Q
z5=;0Uyqdj~J&A4g!lPs?pH~2v<JhVvZFN(&{=@k%6-2dm`GSUuh){z@Jje~}BY_a9
zl*+D`lRmEgDy#Uw#y#*_YbFUw{!`q`pelDYfK)3H5Gi2^X!d({ECo#Q#Wt?NRmUsZ
zuk$tHfuTtG?ktcY)EC)p^3KVI0ySd!y{>uQmxWTrzb~Y}{ii%eMYKm5?hU<xk<0W7
z&ZQU^GH*=a(v}Nm%Pz5skbeLc#Wg4ubPeNSUE<55Q_;%q5)X3cf`1qBCuPWK7TNez
z&SgNFI)C^`TAfXYD-IH=eaCABFa^xaQT2blHPHcAD`ve&_lrX#n;SihJSiKMc`I5;
ziflt_UaxcF6>;YUpc@suvw{OC#ws^vsXNvddX-3DaTOp}%D3IFs+X=PXRAigi`bDb
z0NvobRo&hM*UGb>#7(^jZF2sWL{)1?;1|=w_&t1fp^t1~p6=Ka;ipe6opmpqR9cV4
zCcHf|*ESkflXz^e*hq^vzDiq`z`$Tcn&s|tLZ%ab+f=KNgS%_7{yEOzt7Y$N@`w7=
z{B`|&h&N%)7}81$z7$!o$>&s<wq_CaU91@N!=rpO$Q8JFZs0m^$Le%j;EHmqK&=*)
zu8$9_s;^tV2yL%R=7TkJH1pl&dOke!VW0Nm^~F?=wO(d+%nO+hulMqrRefrcjuGVC
z_fJ{9hLR0tC^l2ud$RAd-f8;o37e2h{ERVC$U839%Y{m9K*E~eKUbze_?pwX>0!CU
zCm==yqyA)ADj1kVn0kipa(d?OzY)Q-_0V0Vl*xmltuAUZ3i)bIu6mH~Y&9duB+^`M
zk9H-4g7f<Ergn>%#W%Q8tuC-pt;)a}Ye&cz(Vz0{O|J-j)4xgFHV{G5vl)y>0Fcrx
zQla)^!%JF8nP{a_Wn(F}h*LHZ4ES;lJ%^#ZjA$bhY22ohyuH+<>_cLG&!`iw*noAm
zl%@<z43qT6ZH=l-8sJ^C$rs&hWD=0bd!M5keea9dP}J@0MW;zR0Bf*!<fBq0OyT((
zZuw|Zq!5b!(Rl&Iq{Pxh0WrZ|`0}d=AR77j?Ob}FfdA#@>!(!UgV`;{qtZLpBF*~6
znSn);SZONb^vx)O5WtjMe3|cpWiA=MDz)S%5Y_i*B67WU<74#;GQYkc&7EJE{~(7(
zYom7MA^+%-i8iD3I<3l<^yo?vPtuuTwH*UFekz^j9y4U0kcZ(*fHI*S;1J+M({Ygx
zf5!r>gU1x(gm`h|vxZImP>;_;>`N(OK)2IcMJ^5rh>GP*{}{bH8LzD_IN=ReQZPhY
z@U&dV!AI6L?dfXwd6)qEQGL_N7{1Oy4lD`x<07C~l$H2{qgvMqYU=vfDm*o&mggAB
zXgiO4C?x@d!G>gbQjNYW<SJ)k&kEi)$-T(R^=;+UnD`lse^K)lp6;W(xx|%!kVCs3
z#|EajYk`j#0TwFku^Gs#+uQ~bBs0vCZ{I24=LhpgM9rKV&i~Fz>|KDy*aVSf=kRl1
z=%0S703s>-g%Q7kdQ02aZYM;Fuz9-~Ga9~x_0?`a4f3MxvR&d*LX3m}B9_BpHKsyv
z@G4FO-eg~#BFF<g=JK9k6Q)(W+IYzOk+KoV9jDGuEn==^RO5|HrpK9Th(Wc8AVPTY
zA5$L<7U+7U?Qs*C)oZkOlg4G12=0Kc;uIzX7MV3O;2;Iu0_or%f*nxJC+0238F&=H
zGJ2wTWd`&IK)s_DCe}P9q7!)CcWq#sMnd9UbltUUrEC5L6n{6vo{*@bFtAhZ0sL|j
zxA&BHM6)01GP}3p%_Qn!Z8J)Mvsrn8w5=~p7i~N)e8rt65ZLQ`nnRcG=S93``z`eB
zw7*C`8DCrP&^O@v9Uy)vN!wjRRE}zp{<dJX@wP^~IpT_yLK7p$S+*P<47m6$%UV%F
za@`$fyfL8^^3wG(;gb_{d;gY%mf~UG%qg2u8r;YoB~J)qrH|j0M#Z>~m+(7|_Z5S<
z^@Y_Z*W?_AmxtGHWWIE%vV${1KckTRRb&vRWyYcwMc^0jV}}rSBy6Ehh(3WyKhPbp
zL~oaW8{k2+C>997C(VD6CmqXB#RKif_5>5!v0=$#3~MQg(p!NzX9~4m)6^(5qsH#$
zcsfD9BZALCI%+u72@z4Olu7i`09JKma)o#19{sFNoxSkZyiS2uzbm|FCqltf^>b48
zp^YkY>fg9_%K0~(e`8<2f%Ef3)MJ83ml?JS!zy$wO6@!=2`q|9EXk=fHroyQ2*$qC
zGF*2;hauDl(9U{JM=%kQJ~Qy_&EvoYgB4%CETw<gfsi@~%b^nxh%^N>L--e8D^f17
z=q+f1FQt*aT-W+6)!~Ty5aK`KwO0BE@GE{@YBlNvrj{)PJCfsZ7aLVXhf>*9wgcm=
zz@%qQqsvj=gUd$GoGWH*C;_CZ_B_w3AT^k^uec*K&&!@4VyH3cp%lS65LHcO>{{Yc
zWh?p|Nb%hMZ4(SU7{UMmW>TCAP~PKO81nsBUS4;e#J!NufIow+Cbe@$D`B`=^K7gZ
zA5|8(GNGF3J_D++O@%jYw766;camPIv{(IHCgds%^ve?ktm$h?uje;pHpGq6X=B%X
zpV+*6xgn$LoeGmpS`odII_qe3Oo2E4V<RZR8=gj5-82<1`WjoA!gFk~P8@a{Zs3@%
ze^G%2hp>|;-%Oon0gggrA8?&*zqdP@Oa`0P6@dL90TxvYma&xj{{XBb5J*yhe01gC
zaHjbuRfEI`Pz$8Qy^UW{L~-y=-*U$HhJ)@$fX<Q-+wnTiZ}V{=a&}}xelIRWm~G=q
zW^}Iiz_P&J10oh&ZQC~fAE1sm`1h_UnSm8-@a{DDq46MZhoX?uYY7;qxq4H#<g%A!
z#AETtL>?%xH$2OKk@{eAQTS`i`~KP60JK21$JF=xT`?~2AKt!0<9ig5fnPX0s*uMe
zcY?farnoy>z<YniVi3n;(ZWYBq=E)YUn7+?bth_kx%kWgn;7BNYkzY#zPzpd^MuO#
za*W=dJKfj9VtG8`NE7cphR!33znJ}P70u5y5PY><ES~-1&vm!^<O(z%!Eg;ByNVt&
zrAtM`n3uDkH{EQM&uX_H9~B?@@E_pg{f`E-vq5|6{x<C6RdSJsMIaS|UdRtpq~8aJ
zZ@KdmelZtj*Prm~*M<LRT>frepYg6mN-zKBjC%dtgFdLc!C6b;mxEW1G>PzQ0$#|W
zz)${PGEE^oJbwKUwyIBhSp&@Oe|_Ym##@!^I5Q-Fd$uei4zR4r`yD4DZgyQ=hL}PO
zM@YujrAgjM(a~2)MVx|#v|Ff<R~1CF>XTH#X>Ic4baYSSTi18d9BHEwv9aW#(C;+K
zro@2SEn4D`l1HXjZj@7!%H+pxbb^;?;c!X=udpACGq5w>^*m9G(WdXPN_$n;`THx7
za#r28&DNdc+wS>cs{^YMrlisOO~FBx+IVZi*JT@hUXzga?c#4uidyb>(FyQVVBwP}
za?P}yC>*bwY4<sNC**l@?jt^Nn1DaxsU_iwe&-JrKBXL|RLbT|y{e$gPpEtct_^aL
zO1dQHv>CR3YId(!OFg~&nWa1AcbrtseU5~$fm8$oJH&`A>C>w@-!w@rzO~ETKJN5V
zXP3I0+xs<3X6VJrClQG%oS|l_UarW|al66WAiPcdvXec-H@RK#((jXM#j!VZ-4WQC
z;N>HS>r8@o`ZzIX)dtjV`GhZh`RyMn*4<tm%^AE8ILxl}=DO2h1RI2sK8J|MyWQJb
zz_G(jy@I!`xv~7t8=jJy3*Q01**0hDqBPh<kD<%zIGzt-b}FkU73JUO_wNRGj8r}~
z=jX{z8$H%uX6Mtk%{Vss<)5F%{$!)nZ)_Ghu7%A6Mwn}0+Ej!80<Tb?XO=3X<CIh0
zH{M&uN2NkW6wwE4yXF@R1fwAA6<e2?I6Ch^!^m5f<+C^6S$>OAY)!?NI<u!{Xntz+
z2bKa0Uy`YEw7&_P4S0!{<sS~YyZ%}ct;M{x3w-D{@>8hil$m5w_HE?;C^8qM8JMtO
zvp&ZK)3hvC>Y!3m_kJ`+owctN_T-k{eV{$#RD+B#BP*M>ZurT4Q6^B$|29J$+&`@1
zX8l~s8aQ-#%ke)z8ZDV8n*7&*{X=P;TxMJyl`Z*TVL#p)A1yu-e~hEUM-f(OvU<=m
z8z1zGGSr|9B0=2r6#Hg%25Qkc4D(%0AlKCA1ux-M4H)K+z?p;~S<)Q+Uk7MHamN0#
z-EU{J7FBu1-Ucg3o!kkg`|OvOhVoRJU)Q~QTip4srA7HM479$bU{|}xzz82vBj>00
zzH#(<9I#8bkjY-P+kT$@dpLZgkbjT%WeahYjRR}%N0Jpoa~W$X8CXv~=k5RT^CTCi
zr_Q^%<3g``8OZs`RQ*r8qH&#Lx@Mm?Qkd-7e##FiP@bHaiA4(8y>u2-B%CY|$eFif
zWwuOmKn_sm{dR^h<7WWtI(Ko1bE%;>QgW8ZJ4$bJCc_ItYSPxa2B-?Fr(l65X~kOx
zD2%T}VDp<~F1b!@N2!AHq29(6nchg~C{So#zlUsP8H){o70wR<q*?uBF8zz}=cB-s
znxJwct(M^JZ8N}1GSrZ)BBzIuD=+y-zx{^>_^3@2E|hS@!*wlI;9_yg?M6KdTZ?Me
zXmPzef-lbUF!ZB0z<C$})j+dtx5hU&Do_)IhO7mXjvh({y$4qFuw(dwM9`3*oP4Zo
zMj31&=A`<**5gNVdd{<3#u}dk@q~~=GjFb{kD?3c)~b+<N->d9&f*l0bJ=e$Axrl>
z?A;T*e0%)N&+x>$s*vMhguJcn>a1UL?~FCMPpI6$AnERn<A`@1AJDw_ok?q@e27BX
z%ldd^9CNoZ?fK**s??_@mgeK}b+F!*%EcNQ!*&u+l*O(?2SE|zO~}h&Zs55g&s3hO
zLhP}(o=@`liv)Y*)$^ozHQEMm5?t)#gPXa|$wRvBi5hUPlz4JNm;+gES1!cu#1sGN
z$F{j2Mdbn|tglE^d|xQ3M3GY76x%Ufsryl`E9F^sk!VU=J)c;D3P?$`DPhC;Ey!i1
zuG(FvPtw{Rdc2qbjm*#Gs2wj~yl*i4Nwih!Bae-WjVSxoy;9;@h+jdkJ-hHD+i_#C
z+0cE23m~w}U-pB0v)X<v;CDQ*dhcUPN43h^$OuA~=ujI_f>+IdH_0Zc9vn^fRl28)
zy_eTD{U`E`g@(u8TsJPd&-K<m5U?~^uaG4c$S1ReUH$57=CS{{E-7Mi<D>FK{cU_r
zne>qFTvf%H-dbOB6giC^?ft;6x46vFLdRP2mpz&2Kz{f7I{5dU6xSx0xT}?}?HW8A
zxm&N@&1e!4)gwg3q=C?;QA5}6E*2S<(c*C$wjvmQb+O=Qf6Qtz$`+~`V7^=pW6hgn
zB}apatvqA%>~^0em9Py3U5wx#J@MNRI*l(|&hc)HN$`_R?RG&0Yp&#W)+Pm==snsY
zxIKSDJAU|)@y&rQssxuE+IHS+%K3$qOqA{13ALNJ`h#?sXcTU;v-Po8c3Pz(X7G$t
zt8W>}0Go}^lnYs{9?yJ515$YDs~P^<?BLq|Rmg-uU_xG+`G}VgMa3VxpmrD$+#^b9
z1+c|WntG&ru{v>jZ<~Xe+F5PA&sxbLwUpv=%>n;he13uUGlfa_^r_YU161$;7gLcM
z7AQ!^g8Zn&97&vD#gNZqYV6rd@9HHVW!z|_UGMTAfC4sz`pYD)<^*5G#{%NsP<!EE
ztJn=ZvrTv^ib(DXg=of|+1qL?YjVy;i3(HUQvr4uP7jqpy8*JY%}$5X=z3DZ?TO>u
zcjvmbeGtKBcweQIX1+P~j2nZ`HFyqHd{BBzT<_RS%|FBl>yPEES;9l*ciKMK9s$2C
zDcDMaq@*?#kp#eEnNM@5#ZkyK{?RJNWh0LTAFZopBH0X$0{I;1zYHI#R8svIH_R5V
zNI?Aa1GH+V!YJet86Ea@6^>Zb7x}kw>WFX!O5xoEn(z^s^M}t^#hx7}(87r1P;p@j
zV^t(wO?mXM!NoiWN~LlB8?(bfedjC1YV0DV<~Mz=GZxe2{H%+YQ)xc#^+Hqv`AjKl
zj-))GnNDD`>&1kUE(hnsQl+_O*o#~pc&`I}_Q(l8Q%(9a*({K9oh$h7V)j3eWDFMd
zbmRCLdWI@uKi<{+I5ss==sUJ#E=Y+%xxP*qS$60*Y;aQ2*qgI*3vNUBM~-Hnh4)9y
z01gcFv!_4s7!D|h!4N{5L}F>y3P40hJn$%7nY?gWg32wMB`y{44oZovan<~0b=Qfa
z?(8^HV`5XYs#Qzs;m~)<%?s16&=gzru{4GPK+f-!HSPJ^&l{JFi@`~rl0E~>6Fyp1
z6sY=yWM4IyIr2s(C4LL>1M(xrv&6wNAH14jBZ$<nWE7<^kB7$xjc2&8l|Y_M@T~rb
zG&y%}?~?JjN0TWScvEkK2}*4k7zU?F0YASfmIqfEByaL1g0VCC?e$EZ>sq7HfCTSe
zVZg5^Uafmyo`3IRXb^2Hy#5yLh;K$m&3qPqoc>&HjCc*2G_ZsVQbG(nD;PaYnoojI
z#HaS<2wu<u-sY#dNsAe4f~W)5xQ*fqjrncArMA#hED?NMAG81X0l@h`&tZx8n4)z~
zpnz6hyW&&nhiv!d<j@vAVgm+C7u#wr;jsilKJ2XIN8ToI0I=EYcS2I$C>FCpByM_V
zvZ4DL5daako61w_S~PH?nG*Slp?9|9|Mz1fP#6^E)!YZ-UofQqcx!e&LC0zD1l%KU
znxN0Nb0m$SvEU~c=ank!y}s!MYJG=3pmj0>$ms6zHMx%T8{bqe<5{Q8hVQ%`3tkR6
zDFs_4#(!}D|2PJ`)IjgJlx=UkNPBGxt=bu-div{E1=1m`EXdP_c7Oh~WKbjODsj1G
z4q{*(Ci|@E{HMS{%ZQj}$K}5|z3_TIhsq`Q<5uT(6a1*(T3B*A(_RYln$N31V|iTL
znpxocHJ`oqI%p(-brYgBz*o*3pG-QR)N3Dsla&6R767i%d3hN?Pq|K68d1zXAd?Jl
z{!FaX#CQfr&}IZK=3*R-C2<R{ewOh;ULNYVFDQGDKz8-^als=^tn?nVdPBJSzdC4N
z{=^m0pk9YG_?!|z>Cta!NG3q@WlHN4?V8T7l7Kz_S6prWCtO7hCqq)lmXkSSe&9ld
zwW9(d)TTjENJwIcZ3sm&O?<?O)mO;2>WD#;vwOZ_0_xg#Rym!PEu<h^F%`ar<kocg
z$|#d1Z4f)hoi+Mm{3GTOp%|B~-&x-VT;{k><E-VvAkdmX)0`O&;fxNZlk!sPS4^_n
zkCbANHt~Wf>;tTbjH#@o>AL!#R9W)Dv{4kTu_sB{FUCD&p1ezeFgvSS1&#7Cfk>8y
z&TpOA<AqrEM3CQNgnA4bbUmH?=60$;dR-af3T#~Mb$+5-)JigcR0c&KOlLygIlSY}
zEnUHz)vYHgX%$Fu*W_+`;`dyI@3HAqF-PsGyVm7E=%co#(n9^|HTMM$L~uTjyw%Bl
zQ$&lV`-`|Yf&PG1w&MqJRf}Yoe7r$Dx3q*&yydCETlpWKK6jV;B{3jr-H4a0z5Cri
z-P7Ds1j@({{o)&q(eN9WQW>}2QAr}+<C{N<Uz1(T1yJxoajkFIh|Y8PM<&e8?W>^5
zr%A>Z=p*Ry8BSDcI6;dtDk18y?0ATYYKI|zbfX0y%1897#m_7K3Z1WzG*egdj&*r6
zcY9QUZIJh*6gc0!yylr(CH_Pc<XOL?_HRkjqQd{WE>NIM`g?<fys$9<W`1dH%7A~}
z&Mf>Nz@^U8QhUzYYEbMR^vhE-Zds?Ni<X^_n!(V6<Z)H_KS#$myUd+kvszUyv+MZB
zwu8V+;fU!^ZdrC@x@&o?+KJ`Z=;=KXo!2^(&YITwO~}QQ{b!Fhw7xbbNHiWL9LI2m
z)75g7JAb@|$4Z?km78=2jP*g1MpRpdm(CZI$_Hf6?<>wQtMm4cP^NR?OSi5CKX1_<
zZtevFtxp@@IRy%)@9>9>H9;=Pe)(s2>sXf)<({G^xV2B>?rO9&JQiPJ(nU!y1hT_3
zzRNg<<u9K+l4SYFB#G~+GCvyF>qWLhSfMdMShebHO{p}wH9;PPXLtB(fjK+P54%tF
zL!GJ{U5=ZYA45UEbN@;=$6aSYa*iBxx@AwcS&pN|h}+k30PoBT-#-?fWxw!g;Yq~g
zGfu|owzF;<XhPFIi|B0o(s=W*lkto{Xy9LEBW`P>*2cv;>*yw9ZdD@p^;%y-R;}f=
z9Lt`&*Pg64pz>h}xNS1^sMs}oXYb7rA0{gTQic0tH7D24E3$+>_z!Tmw)%dK84pUE
zROE|<+_uN}0(L}_{5L9o=-)xVrYkNqb;YNh^v?Zr`*M)^p(?jm$)F*43Qwu;jdg4d
zr`KkxlEnS}S{S(Wvkfci{*q%^=N7Kld_E=hj(hBJ_*?T{VFN0_d9U<j$V~a4n?~Yz
zm#_T(HIUQ3{{Usp_unzcP1sVR6#mYX-V4Teaf$`=a=1X_#g@oqL}4farWA)#nbUac
zdW@_0`^vEPIW#qT^k&O>?S$;kbkY`?=Qs;xl4oBDcN$}j{w<tOooE#G6Q6Mb5xZyq
z285O9vs|s@AZ`{L6{3gxVr6waxMaOVLOtIccDLKi4{|>z1~SgD%`E&0=nelQ_m`b?
zil7o`-!=1|nVdFvvpY{(`0Tc#$7rcnv~kPvRKe;<Hg1I*WVt2T5(_I<yHp5sCHdc{
zRCL#MC3X?W7q7}owF2hf3N4ZM4{C{*pNzhZwwS;SZeNPl2iu1}nfCFYvxq%<?%8=!
zl<>_7(}qmogtL*0z{|T2#3JuAxs;Q|{38!Jo*q|ZX-{ZQ<$3N5_Gr<L;C+vpmclkK
zOg=p$jve(=L7Ag|xlUniTx@AUlNl$Tw}Wh8>(9Jh)^+}^fe}k?*v1LLrslg6PZ0dZ
zCpUEYHC-lSG62uvArmeZl>omhFug$gFJ*W9Nwr#i<2=|);%W2=O>;G^CMI7#BvM2B
z#E<Uzdoxpd?~#yc1xQ`;WO5D~XI6&|sL;AP{(B@^GBu`?Sa5ullsWStNOE}Rc%o2F
z#tE?qqIlbm7%nFon9L(yKT3-9-ZWd=JS{=<CQ&i(ca&t3M>U&!p^kYT+4`<1$q_JR
zy6+GoY9f1ES1<!9lWj>(AWFore5Q%j1_%}IYaz+Ds{BeIH5)Go!nw(6SI8}G?~PlD
zpfE1awEaEwFj!VB3L0+dNFH~x13ZMiN0gIy{5f4zM}d+ZzYF=YaLze2XudSo73q_F
zEFHiRmd_>#ASjq11-z#*WT`zmLcfo{fy{EDS*03B$A-Z`tmrBsN-1I5Qb|qZ1_sP<
z<8j;{a!Q*8UuH2Yg_FY9-uHYoAY9fjb7Ds+f~-##mP&!~eORm{Moi+;%etS#3MA_T
z3wu}r43q27l?-yA$AJvs`ASsB-3mUk+%{43F#cdA;zq2aO8krI;jD5k`huuQzoBP#
zDUTu<f{JT6cX1z!X4SGPDklVGN7eii^}7(kG}062GbtSkLOg_`CcoXsdGD`Fc37ij
zCfIPl%07Q0D4Q!{M9khMuI=^@_>*K~inj*uv_*M=-Onn&3*Iz<5dVJeYcOV3YK^Ze
zRebIdRLN#Lq00ea+wO6?+vUka#aX#)!RO<_0$C5<Hl?z-{vpT!&NxzN_cNZb#5`%f
z79&@{Rrb?z@T&?*YhHBMcoeMgb&^T{0lL9T{T_)L2;NMJ&Ff>z5zG%`3%T_z9-nA|
zQP=!7zedOBj^;VE{!-O^0|OW-44Cnz!QBEl<@Wem4wb4WVURl@OE5n+ZQsN-v|(OQ
zH`J8v4z)<8giLZW#pV^D^}5JQg#2%gfS(=((8CK0%pbX(f-y8tB!bIr{v^0-E>{o^
z8G24*-!C2kf?k=a6wvl$E{7&r_*<o~U{X((7&cm3NTJbpCV57#XOvr82z>n<S~Q1w
z)90~KzO>}AKn+)oO11tC9q;|w*-nNIYSFqzjS9g^k;IN7A;^f)=3)ivHJH`GHk9S(
zcsj)^g6VJ422C+@3J`uO$XS}p!7XD;!s0}1Z-d_6hH{5cshYUwl!AExF5faUJ?4M1
zDer!F@RFS8uDmPNo@(<_ID!Mvyc=O0jPs&+v07Wa%d1@?fZIrlAflj0AQ@WYqXLA)
zTBsx5K^5sR(!9#r0s%wOf=ZkAaRDhBM8#M@*qX&Td94qg=~J@=4i7fll4Jo-(nt6w
z4cFC#0I%VfzbN&-wdX&Ju|8w{J}LLmny_?I5U1VyO`k#Xq4uH`0aQbhp%4|HS=Z!C
z3u8(3CIEde%V329Yl*PF#UUYl)KbkFnu?A_>8<l1jR`(pO`Bb{Y@R8q50qgCTVR{g
zgadGsv%1b(6<8Yi_@|Zt-y9`V>;*ftz##>C1S1xl>rg*_q6F`Cu_opV9e$BKtHmR4
zaMaAd;W?!Ww}gN%zm?ft@hO<T>i>%Fro$(I3LkDlmQx=hy#kJ}LJWcLnb1Hb9D^%D
zl3ixuiKYOP>r<&a0_Snf-dHZs@}yl3{kQ7^u><lLDen_9_8oIg>+GiTCTCfBs*BWS
z_LI*&@C6SkD!S~QlOg?BO2AI$K?_;Y*;!7!Epoe2U-*w>LLRCTOuQTS8QjhR=V73@
zuuCW2hQu8bTDD&PqKJoRI7-4y74bh0_BEMJp=k>SbTnQ;D`_zfjw#9bl!dkn5~6rr
z&u+iw!>gnD_z%FDFY;dD@<^pwi#4rJS^3_pikWuhwRQ!LaB!mpidNPUWeb&vMS=K%
z7zEJpBe`(2>K}zBhK7!|bH8|g^9@>T;no%{h>$!*`-C3<Y1bwTwR3Wn_aPlSe`Q;y
zB@i&;gAg&{<Dt0o4CCX4{12eWJsc6oE7>)0ZI#N_?{}d<_ZTfnTxEB6&(*LSB{$F_
zD7K5EfRa5jGSGU8R2a5pmyFm|<aR|`(CzIEjDh&Ey8`HK%}B#Stma@MjEX6UgdoX8
zn7|YHS}sTjtHt{DBC3OtcRE&i=#y~oFIF(TUa@BE%<WJoaxdXF!|V4Zpi(kU9``w%
z?x|$fW4i$OosXm@SHA)~ss3Z9oPX*7<VWFnXPyH}tRIXYF`UJYb+C`i1UyD^&zy&v
zrA9v*i|UNOtDSku)dKnbPY>1ok!Umft)iKz7_j6$QB6Y92W=b;f^%%kTX{oXV1KBb
zh-i$`y(!Bzv$Eic3`vmgQ~VD=NZyE~HuD#6dHy=)PSB2&0>wGI>nnU;io$(w?5_1;
zZ@4^-7E`?{RpheojI%jp_*%zB{B*vw#?6%DS=P(8NC}w0;ZEO4aRmI$ZVPq^ql5ny
zE{+nuqZ4`CkLlBI9tP9Pmeo<GqalF#v3=mZ-^3py0`SXFTm$?25BL7Ys9?H<1dew?
zj6Y(vK26#m1VqXm0k$)umu6e2&D9}-U=RcmQ^*715mRw9u3g1oGSB+fW2;naULI<e
z0r;tWiDa~l;$&)%rV;DM?mtV%GshPu*u*7~g^KdN#f}ldDrX3*8?9}pg)zWZ63g`R
z)8spWRTrI)f#g<JALr(p?xP!c1OyBq6+?{~9!Je3)%!*(qMHhN*jKcaJ>`TsJTz(Z
zK{y6U{6uzX&iNa&xD4iDTCyy?^5MpuYT;@M>wkb-YJS_Bi|L(AM05+D27a!uVKhI7
z;dA0pZM&ldfF|uuoEGV<JDr6_+P_?)P-IV#R$zV1nXtzAp=s4fctM9EDUxQt_-VCv
z0-sop#H!##1JCoAq>+$BRZgP7i!V{RMFZc6^siB)-bYIWvTj!*!IvO)jr`7ags&64
zytOqPV1mV`MKnLgyZ{~j+sO6=8W5QEuT}8<s+(Z?F!ar^Fg7Ga>?JEh@mzXs{l^NU
zl0Zi~=8)PRtHj$!90n7GTAl@nO(~5ej3kCJ2X^UYpny~pv*MZbOw%0Ya(bt1`VrOY
z(Bj+6%GD=8@%^P%b;%djKa}$wmfC|-Vi|3}s75BqIMJtlrF$<i6;GqMC}KJ--2*R@
zfq(VY&-oSqWoeSK_X(t$)fwe<59Uuz$}738$+|lRhQ3BD1O{gYMidS90z1lEZ=A}S
z>pMCMR4|DQEM=pC7kkMY0#)sjm*`NgaUWWWD2b&aDPEGehVGzsbkoG5(!AC$WL3vH
zDapDIXJ-{Bnf3LRiPhU|i5IG^XrZQ8i51=^F7i}!FN|($DNX~Tfw6?EX@z(;tM{rO
zQS*(f@x|LVUC#@9WGjrVb^;8+y{qS3ClV;RxA%6llC@qY7Vl9^hRJ?us-jFM2a|-a
zo9BONNWFtwSrB{IuJ-SSOHZzP^$G{b?Rk_Rj*(6w+j<<5o}2pJT8D%42gNTD;q_oP
z20EHmczY$J5<M~doPI(p>2;u?S{UF^@9k~_ENoCDZvb;SAcx1TyrUhN6idldpXW$}
z%1OBi{*{@t&ePXO?NfN<BWkm{Yd)4mu*c_i5<!SK*UdD!xk;ZspVmd01=i!{H3mdy
zIvame#*L4&12?5$_OSWb+;X{s^;>ERX$T&pEHYQdzjSYR-;6VF@%Q#wG~8%2cIv?F
zw6fd6Xklc{TEggB!V<;s@=gey8ce64m2BiJP?Hbnf?62lZf@vMB?==0)?>n-nKwMS
ziL`MH8U|f!Rrq=_mF4*&yLFoipFnFg$uQ}`ce;`EQAP}S#^cXM$S}`b`w(sYAE4gL
zO~WM4gYWL5xfW*l+UjwY@<r%i;L%>c;=jX=9EQ#b<V3HoqayDJf9!oRp5EPVK|$B}
zZBs?&5{<imbsE8Ne@7()sD;W)h}I*@PVv4*A;^0w+VjD(-k|ds?ebvP-+Q|5!F%%D
zn^ve^oewY6YEAuL_*LCEd#Q$M_Po2MXrDFKBoxl@^R?tHr}PA4Q-;rynOCTi5eNE#
z!P`UlBxn>{aiPt;t21la{6f>B2@#?F!L;TmOdYAR8Ij;j-jW~C_HWPMsx3aaif;bN
zG^dCgipCicw-A=ULlyXi5zg0zIDy&eCjMEs9z=ccOW^vx_EPxGIe9Fmy3T#}Zh~Ik
zgm*%`Xq^(LByCe#;p{jyJAUu*3>eKd^*)`t;;R!KRGcQ1-5fa7z$vHsF8DuyD8+ZX
z+F3bCK-814*3xJ$vrYziCRmlRi&||vWnuE``sMR&?8>MA0HB?WbH4CqtLf&y=JSHz
z!i+@=4^|yd;Y&4&7LF_{x&vjS7hUZhNxxDZl0_r?BS!tJG*${rC9}`8e!<HT*FCx1
zjInD4KA<043?gUU9|ALe{7%qZvZ$G98&N>F3mAe|OIFz+#sjEv-(ELMw>$JIP|{b=
z<5&Xt-k6Sp_}C0kz~X~~`c?pHXImMdAYK=KYhrl%!k_J=9@;6|dv#N-$jVB4?s>Ow
zYmHP5e_#!NNuTVF`5rqnmh{<Y%GE&a(LGRx?%9=TrLMqP#XIh-E_xuNx0zE-eKWTr
zlH2uz;#hVF<!|^uwa(Ntx?ZIU0~mkCs_a*QDCI+S&Am4EQ;8og9mDXo5O#gx<f5_T
zU2?Lytd5yv`P)41qv2<G>xQehlyV;K_L$?u%-9Ru%J}rUW-1$LuGX_n*u}q-t)D-d
zje+x>nL;)I9~JxDz%Swsua@X{eAGWz_G@5glPDc6B!}g_%}5j{kp4>cSBOoKuF6vo
zcz?W&KqIn*J$%v^vz#s>M@tpJ>AKSIxPCe71m(+4hmt=}aJHy`f%cRU{=>>F^M!wz
z+Bv0AHWKdVQ%h16G}>0BU4TL4y-+1DkvgW)+svLiFaUrzhem2Dq9-!VoIsq?_>l%3
zp||mc<ZEsAQ*B@Nw;%YUFd`_)7zn5ED{`nQISz>(dFPIBK6eTLa#|pmVa=#YThIgG
zDa<bfuV7fXl5+wJIYrd1vHr@*fb`<N;gDEPuWKhK#p-ddNY$<YCll@4_hNmj7<FTV
za%kH(^?TKY)(De3&q^qoH}(3c=)&MVAOHa&0&v+9R$xMTxh&b!8<Tl(bOdRwCd71R
zJAOx4vtxG%pn(Gwg0~HN)xqZ_6zQv#U{aIJj+eJeFUpysz%B_o(cUlf%6l9GR+naz
zW`MDFwvk6I6dk`y%_2IFjnLfMx~mEDhSbE-#vLwXKO0;3!>UVLT!T-4f|NEb82oJJ
zv(4uwWXI^bRaNNJBL+{_^wK>$iErp<WB^>PvE=7X!;_rTf}HE#5^H9d2h=@Aam2fo
z?IhbG-j6+JwTtB`z4A+c&C?Cn&S1lUvO0}kl*CIR%Bo=H6agPL2gHveiH;tg0-BVD
z2~ns-KXm$cc7;4x$_K<5YH^oQ=__3ZJfH+JEWE&|RXfEz?q}WsLs))~+_kjwktDXC
ztuD4TUT-v4q+e;=X-HFlCni-4EVQ(%{V83p@j!_~*8Ch&NM#@S<@CK<Sw*z}jeZC;
z<5Sc1`}i%5btEoqS-aD>{l>)SM<4B+_#r>IyhMi9C|1)&BBD-K@*A4?HtufG9f+Xx
zYSQ_MBSVifz5&v}@LsnN*hqpJG{rT)vI`StL)*{&nx1+6qTAsPq+)CSkUogc8y8$5
zpZK~!#;lwJF1}%^E+_~M%(;QMaZ8#W*l}4t=NDYiFflq@_&5e|m_ce2T@I27N_?p*
zaV9{SkkolN_4!}9>x$hTyY828kwwYI4ZT;#{R;a5L@33k?tC;y>v##(O-AU%2YQP6
zJsQ`3Xbh-WTQaeL61GMcv%!-|39_Dg)hktv(I}K)zRh?xx;lwwgJbb$re^~a=)u~N
zRNrBF(`FvbVYbZ;N;ZX?RXKjYORfHRtqFrqi%PC%N=L-EPRQQXv_6lTP6trvFV~g~
zvzDs-F|;b>^~Lp7@&flo{LgZbWq|W2#+<^1e3!U%Nf>-r+ghl1gRK710{_Sae@A}?
zvfhGlL@51xEqg$5hc)7tivXhSNxL}6Xz>F(v+(@r=@2EqPsNVi(khQ#5%A8FXniGV
zy@zz&C%cJ3g->>1l9@OLXG+wM&VpFeOx)yufJLcgJJ15uF(1pqrD}h1pLH~+hKhMO
zEc-Q3K;dx=kr)#D>>*XT97=0*yl9x&BDgC+CIZa#m0$9g1o@YwbhJ7QRfeUt{&omc
zNErZ|W!8~>Xtny{Z`y|=jV`+0E#&ydKG+6^FY&GxGY<S4G%=o#d+oE4m;6R??6Zy5
zf&#71gta4s>144Ox_OR3*q$?GK``v-+lT*gbl%Zy{r?{iQBk!^Ys6N&txasTV((FV
z)+$BpJ!(`5v1d>eHENHdrAF+%R}rN4R{QhI_xEScx##5O+<SB1@7MGBd_3=^I?6Xx
zY$d|kL;+7%znT{c9P_b$ecV|lUyKN<V3NMt9LEdKvG!-xevF3aCw9oO)2sI2qX$sd
z4?@)4jH$=??(==l!bEiBk+~R9qUJdcOBWA$4Te=FP-<76Y~>RxMCR3+^N-=5I?T$M
zr0Q!3UDiDGwrdQVZ7X(9DdR)bCK?VeLMmbl(nk7vmI;=7u<AUyj^v~e-ZNe!YCO+Y
z?8t6!0^B`jO{;uHf&rgnkvwYc!;igSiS7ENeTDjnxAHv%X4T8?(lLeDLv?FDbvb<e
z79k(B63VFhDJZGnFxB7X%+5=S3vi)J-#*R6r%iZ+X2k62RPc0m4*qRj)F)a)=bs&E
zQZ%O##G$!0S2YEfz;PLa8UDsS>MO^vwq>kQf;59IDm+_+?UBS7=p5Z4&C0q(&w_BL
zPWe~A(^axu*k1pBnC_~J$;#`-r_4eun_Uc{rCkIL3nm6g4PL9Wg`XDv87H|gH=zQ#
zdo7|l0b&p=2QO6I%ax+=)4P^4)$^q;YU;6&tR3ig_HL{MK*R0dkNPz}Ny8{1uPm9x
z=#6cxAkW{@Y1m(TmX(zff9sL^!1k^fF<kvPK}DuFd;nFVG*I(MkuE1JZ-C?1M&LMJ
zpaGtGX&8oPuZ!{C8H(oq4<O{}CI-y4%a=PCC^vr|2%(62CD<spR{L*PY#Ujpl)#Z8
z@mSOj_%D-u+4tyr9FK^Fd({dl)<rbxt`g*dL^DkRKIy3bY4BLD8$lq>Z$iFQ=0j5P
z(w{A*+uUj%29sL+$rJ2P<;Z$b_wC~--4?SPJ^x|wRRO_?(C4jdL>vC2dbo-h7>Qzu
zQ7fV?Z;CI1tl^4!pyaWG8--Ciat*pNz`lVSLFds?b6kSrkNV8*JbKNC9OJ<FK&-O_
zpX+pn?{dE&sGuS~7lG{f570Sdr}nNNU*CI6H9pr0iTX)uQkyi4Iv6%8R3TmM!eYmS
z!5i!2N=SuT{A(r3dQK1mJ`Xy(D1PM4UEcaS%WjzuUlw$Cf~w*#%?o=eBoMX61q8v@
zF0r@L^b}j0@sKTzHV%;}K<m4u?X^C~{t)|%XusMOGf`b}kH1>dzr!PXVYIlH&PMO#
zx&|12m0AWQ#9PmeG`Z`CQS(!yJP@kSR%)BxC6b?YNZhyw+Fo3iPrTs1{gAr(!OE0+
zjBOK5{|I2<-OQ|?g@YQ)_1K&Gu7jG5=+C+P+!Vk0&mNtqetULcDA^jnq$^haHg*v=
zn$5NVrRz)TfsJpot=6U`4>R{YHmer*-aEJ+$E_QshqgrZ5p;S>iRaG=8|wD^)S<$b
zMZ}XlLo@d@TSfNQiq+e38gtzL4WRLhY<i(9xp}Qe@EKnG$cDTE&YiJ<1hQvlBA%rX
zG=A|5KEd!@Z?MB1=CrJS4g$okA#gG`@yw8`=j84DKp@`PVn!$sxP>WL)03PO06H{L
zdtnPzz9sd6#F%m;Z;;bDD$H`Oqwe2|UcmhT0h?1@o8WH+Yx$ZyZ$vft)oep*xl@}z
zxBEY^{`FWs2a~996Gd!8c$*eX4uW;v4F<`AN)B-@E~HU4n3bPTf+RH9@n#yu^dZ{|
zG@9F(PjoWsW&f7_CGCPpuV9%urn7Uy(T2pds;z=#A^+}SV;?p;$AF*}`hlIvdbce$
zw#1fcg-x5Z1VN!N`I~Vz@7qd8DW{nKQND&h$A^Uy))OyM0E0@eXGr)*Ia&V)iK1gZ
z=E8<!UpMMBWgc*&5PMqw;#f+ILLC%a>oo9M(z}c;rJB291o`nnzq95Hw(F96QZk>Y
z9E1i5e?5IV*^>Av18ESZEhn~<O_qiEp&9e4l&Y`9N>{Calhwf+xY*pVVzb$IybS!{
z&POSVlh|nGr@d@4Tn9Z>piYjKmJ#0<R#S7;CBKZ%3KY92?2w~X!*-tic(L%<W6^+d
zv{~|HmDyk4*USkoq7CLTj67=>=)!8j?f~=MKi8r-Uz_#19S{}?B@4=~z)n^=z$o#{
z&Q|ZTx2r)(Cf}gfTl4g-=hfn_0=t7-+cnFzT-yQyq2g^7{W)wRLkanQFYTOuvfCln
zodT^Y&V|OYhQ1no{(jZg+hvE7;<hOmQ##7Ip18B{cm6|%;jd_yGT;K96<Q1oo)hy9
zyl1ypOGUWDA_O%%y=ygK3=~JhR?=rct(M8E!>rB5JpBucg_{|AQKPt<iML?hp1VPR
z>dSA7IUT7=vX4RSme_PJK~YO%>=B{12eP$1s-tSRUu%d%TTy4S(eLPe57WoYP--w^
zS;c7=MPgc0e;_(imgRGnD;v8ZJDGcB0Bwa>^N&|-3Mng^bi&_ZzT^?q-)*q{y-AET
zc#J09GrX*6>a+ORMora}Xl$>Um9{HaRjB~>a_0t>jvL9BSkyLh`DUo&wENu5(tj<L
zRIgc%%w6N(ZpsUpd4AY*_`s6O*yCG3f<&3unp)cm1-`*X31DV_;=VMt@V;c_-MkwO
zO|$+}d;+oW2QrHAaW_`iQ|d{2Lf(ROiJ4QJE=f|NdCoZdjLNE$7HP~W+la%SjyRYu
zE5+Hrr9`%ZKqr*9L#=F&Hqyx8d~{WO^g=98mVd5ct$lNG3ojZSd|v==7j`WCL#zIP
z99L?`JSKBKY_#3-s0a0m9pq1De!5ep{*;y0({hI@oo&feT5*$ye)F~cb{tB(ly7Wq
z@VoLQUH;r1H<y>oKX*g+q5KS_*7!sVgKf331O+}L%@}x&!vm;rYi=Aubsk(A<@$OZ
z+qA7#bQ;;ucIzXfIxzS1*)p5D4Rrf64KHOhV>GdveCrw$nJ15tVw<&3oF8i;W5z|*
z{f91r`9lXp5ne8Co=cvH-r{oKXyMfDP<EM0*I$lziN!ykuYls%Wcg~>W2yV3f^X(v
z=s;Wc)I$iJ+^9srTxt+|t9>5+$!0QD{c`rDlurDjXlkdxwLM92#j0*cv45SRD<ijG
zqH*?=b~c!(0+B4WhimR;IBK?bG3H^)AYE%+sXpkDg7mAl-2aGcdI}Uq+vpk4N)c*^
zeOW=a23m&_uY5d}^B^A_ptHIsZEg(aKc3pS%&U|mZmJMi_!9;?(wv6vugC!7u0wb<
zhUE+gz;@nM5`Ly`d?Hu}_*md`+rwLzc?>WKwp!|AK*KhNvUqfrQGO+TVBP9peO`I?
z1l$m^lfPxDdF88bN#^9fOY7S2=b*hy&;@{J3LBA6<Yd+l0H!|1c5ex%TuOAV^;hJ(
zT@-!TwgSCrIDE!&6sI}epa(dbO_#a&bU~Sk5~KW!&85Gt#xk+4hXkMNWPjA(^eM~o
zc$+SeG&xBN$es`#d_EU%RCy)cqvk-vm0S_QCx~Uxe&?tcOAUZ428>0%PE)s{Sn3Oo
z37Ev|U!G|=PNI+d1}Bj8l6m-XR&k}EE8=J6gA9nfFgIpH@PnGxV7Y-tNSFQ!cTIf8
zLhzXpo65*wp((uwO4#g}e-tFQba!51^rShzZHXh<8C$6V7mOQ8Rb;+*2H9vyIjfN1
zlnL(W^7HR$0+-_CMpVL4=fyw|6*$g_sw|3$Xp%hsA9krQ_N#*<AcMvlzL9N&rIdrV
zRG*)g^COO+$~s4~!~p%1z8-sRr1%sWQ8?UrnqW(5r6(o+b!iD7R|cA9BVE$U;B$-5
zKv*#n8zFh`gg_RJUls%X?ja>+6gVSzy1`swyO!!x!Cb*RfR0$1D7-*jPfbp#@~~o$
zxW|$Kx?BfHr$7(c$MCO7p7_!Y9XlY+)G#w|njNU@wIjU~Wa(-Oa0pX&#zwOV_Tm7X
zQfJB~SfeL<5~$#7{*Pdo+B~T$KLXpGlsK7mt2gg1HX@2`%{>rx1Gu{sH7K{%N@QT-
zllgbddRv#cleJ2`X@v*6qp6L+9{L{#Etu>711Lmq$&IZzV}7R1Swica>brOPX{wbA
zw~K9PT_vZW+hG8Y^YWti?lR)hxuw~FnZ_VA2VOjFy5ngKYbm7iitX=XF{*N4jB9Jx
z-qjQk8#+LAmJwW_7aNaQsC5CA1J9E=aizb8_rBud@46_)3m;vN%ZBuuITUVG;QAFj
z?ca$5%tf3RIr!>~|Ep4yGEWvF3fc1*@f<|4l&C;;#bFwJQn>VQxR5$+%o$<>dxq9|
zp%Y6S05p3G!Qp~27#(lWFASmJ1xbSAe98Y#{17nX<VbV}UGHg48(0v0dN>qMF*E<!
zGPqC5oU!`7w~A-+OYL<Gy&@kZk*epXX%Ym_r&{$#KKTmo-!9OqBuUFRB;E1-Y?aR^
zN`-$AFwU-)bB>uWx8tH>U#TZTo=%XzQyU_@Ck-BVJ%41B#Mazn<&pMzXV-Z)%i86O
z2|;CuQ*2KPV&KwJP8Zo#!#_^q;`qDI%?P(A-Ny48lZz2*eK^Kc6N`EP7_|n|u0X9)
zw+6{LF)Dmgf~t54k&z7-og-wN+(0hr3ma)1{dYR&Ux7Mr&S4P&w%J)^XdFc6#XeWq
zvHRaYCdraf*M$;V?%0vV1l-f+Xqq;4&1yXcGNO#-uLmI0SlY-ynPSqZJrW+0m0^){
ztR+&OA;*TS<8Y^s0xfJjJ{vh7S52)klVQ*7$D}Pl0bb0q%;p(;<Jy&lnU6(~F_FDu
z{+a7j0FPwBL=!xSslP;?=4$JaY*Oq}06?XmwNd09hJuNMdQ>p`%`Y(&fgh?0z|3G%
z%}2-REA%&76jv3E1wtRx@;|cU7eDDQ$3K?F20TOf{0s2uyPy(g4iTYgLZy#0kHwR*
zJfKgPX~r?FdR<@hx!eaQIjCh`DW4U9NZI<v>SRrs$oz%29@QxHp2~bKFZ-8n_=L}T
zNto$X7>`2RspdNN|Ea*{Wp{iMW%O7F%K-S>u&urKrfuQf&RBR9Uz)oBUqGTsIE}(c
z?SgiASm!u!CJFl1mpgK%E%85qxf-)472<9foQ7t!aLUPxmD>^xss&Qk^CGpAdX%e4
zbz})1oRGTAaP=_H4#6wkPs|^(75wJy4G1?K_H?LXd@jyd@gfm_ou0gtr7**W{Ymk|
zcqtwerPS5K;9-HZW%lo_=hM;KAgS94F4@A*_-v<20aFXW--O~;7^XmNpgTbKg@MG6
zz?<pQPswjZsaI6GSQ(R0ZVf0yfzm@=rF{SsV*WuWZuaPhL@c|;$3v@73r8Fps?0V8
z195zLb=;@iKaTX`KiX3>MyYNuxkC@{8o`I&OroW#tSZHvLAOpel1(He65dDHG@agH
zjD+D|d>e!2V@*(L36H7Zo3BhIXLG*NX+lk_HpBk`>{mPQHwf_7u&tja<wCXf>0W71
ze?hu-WC>?~8WRE;P;jY)H>SzOM-p$!Sb_7j$d}>dlm4u3axcekAJW7SxysCrnIIfG
zK>QkG6%$ujBA7pYAu{*1&fEq1S{LnA`&uqxft6#I6s;HAlaz*}UJ*^lmkj?CKSA_~
z=5#B*;Is<}kqZ6Fi4*N9NU8TD2qm4bcUN8q-TfAA$iZaYrxbXmI#IY(ryN_e+wG%o
zXZL_x<Y#;8mu1Gp3q>Ov07oJsO^S|R_}300tc80h&0i%3sX@2LwPiy9Q!x(75Cz(7
zrTcNFyEWG(IL^y>%-=_b^KmSzqBYulo%gUSY*tpDF}J{Kfw{)W4aasj0Jh5weI}}4
zpX3G+<CSCbM*So<dQY&q3{ba2PlqO`wD9m&v^az}f9IeVe;3C4?nFgD8Dc3B+sQg7
zgWxzRGg0}XnC{}OQINDtaNAvWgX=72%gt)z&IbiprA);K`dpS#Wt!BIaxz7)-OnDK
zug7f3Qt*Ge>$h*VQgT-!0Km061YL`gYR1^!i!FD5zY4wRh0Zn8u^45GXfF{2iK=@`
z$J_)?%Q(KJM1b7{aCTcTZdy}Y_l~&w{%M}gfAz(*Y2b2Fe5B*kx^ywI6{siiXQz=U
zGooPeU}q7#bOZKh6auesf689_?TTZX-LUZiKlBq;kfLshQ8_9k_~eQZUqq*&AiWdO
z+2h}J&<7hU?J%^gM>JH9GmmP43aGe0c@kQZB0L9;t4TaiJ0sBT+b9+;KR^T!;75Hg
zV<M|V7}u%jH4#mNVItvHOx_y1x!R&$3#tT3@l9VF_k}g)x-GkL7c=BxnNin-3ER!A
zP7#ijZcIG*%kDq_<WG;|bsvy#y?Q@uM4X!&k7;E(TUw$r^eoKnD3C||v%B^~SwQx(
z^`Cub??24K<s%%S+11p9N&+5>o!>dWI$=8fU=W5OLGAs4w-(rYTnaYurm&L$DM9i7
z`ebBE6zueqN*bot^#P_^{fDyWy~gQpBe~TPB9ovM8aDwY<qkswIugELBFn+<p;-P7
z;n>;JPAS3biAe#`_|3I|d#yFDT}^yhZn4fo((8NYXN+9BYUF2t4w*4kb%G&#h%R5q
zmu$e3cn=ii1|5)4<!fEj@Rk-Dif7poAx2*xuctNqxT|wFbgYq;;`vdsc*>OUI~n##
zs*Y(Y<g@qk0PyfV4$7Oc{1QK@e<3>GxmmBrt~KYgqw0SE^ky(Y=Up()xn-mbDM^Rd
zB6jhg;0UKxwoQ~m9lySnE<L8-jp_b_zkKz}!t}sUDSDLr3|(w~*C@4&Nk2#qII&b+
zpi?t7c73la=DMMc=!?XWJugdXRe5#=ogshoC85wL4Dk06-^pr9h!I<yll{Z-Sclx3
zry3&?O#kl6OV7VD3#!QNs32tv9)WeADoOp_)d27+lMsu%<#QUEtJ2S^Lm|&Q?UEgs
z^od}|fQj6Qz)6M%0`(iCj3E8Cq0DBhrw#e47r3$m=QJDbG8^g#9%cSIx%Ci25KQB7
zj)~OoYr~C0vR=>-w--yB@yjnQ23)j{SR;4_Bqct4U+5(6C^B1ez(oBAC@rjxy!E_Q
z`XFqb+Le!7)rp3Goui*v8gTKo7tH|*)chU#vuAh|q$R#H-25yjPsvxg&-r^~yHSaY
zs;yHRwv>@ej4d!=W<*WvsaY0_$5!oaN0dYqoPDTQ<e!nJG7y@AtnHUU94UPM5X_|R
z?@O}_!f(Pl43~DPy+5#f{4-Y)2;NCIp&yBiJp!bDe<E=4WkV^rG9$os+C>EYd<DO0
z8`?-6o2>9>Ui3qWqnSLNNg988=O*8t*{Q5m>a~vV=%i!IzM^l@i0uzQ`nSpw`q(K_
z?JSe~4#c&`3OG&M>>)W1d^ZaWpRGUi+Bp>Hl4WvW((y2!t&bZq9idT@s!eisst#&e
zq~lhmIWQI(|Fb0Ro36O8_}-*QJ!k-cZsgBUP~l~iOgJOqf9srKn4I)Pg+@xk=DXzY
zXKda($$n)&C#%uJi(2n#U$J-@mo)2m5K1s89TuIGv1qYu25(ukpL(b#o39Xz)s#i`
z^mjYigrpM9J8Gq>TZ*F(MTNU}f6|>{UNL(^IHLPPX?LyL+YmLBO@hejC`{V%f~@$Y
z5%4LrrnSB^8HXjXS-4z?aBZD}eOGSNV7|z6Qyu-GTA4~&J6xZiqLpFeGauci(BL!0
zsJUg>^|YsB)BeXSv)ATdN~azM2`iUA2fS-=(@2UHAkiu>38ej<At1Kn<wAe0Qmjj=
z(^XvrHJ+WpgZbCN3v$7s+=DJdcDY&PxJWt4*)N(&OT35Wly1`M@GoUqN_`#emrG_E
zPiUam#_{1;(QdcGy(X&2@ZEJZlySo)C()wG=P~#jBi1b4D0RL+1a@t2hOmaq;mgDk
z8Qs(^EgPexev<sp*Xe?4hm~|w?N>R{u$aa34*>U8J2w8truz4S(NZ`p?J$(@?2tqR
zrD(|2*UT)&@E1MlYhrID$2<6Y1NQ}jzw{Rz<R)537>!6%cVH7Yx1I3dy_I&xfH@C=
zl)kQ9B<z3ND;UXjImi6j9*_E|Wo)*e+NF<y;=o<6hYKa=bFooDc-l@Vwd+<q4Oy*4
zp7^_VahKMt8e?>GqyN?4(@~5e{VIp*yJki3cge(nu-zo(-{FZcvmpslLpHs~)xa;k
z_iuK&hA43~18^+OgYd8K=)dyysgp-u5X#)loRmxEdRQ8VjNYuY|9sxm^ry*@jE9vW
zq-Zf4KQLS`Tb)7hW=eXA49MF^=S)tz0iK~yH=4~>wzwet)2Bt$fQ?u61y)Ifo${+j
z{`-7EMg8Nmufg5U$+G<RE05ebz}>#R)HT)P9k}yGxqTOSTDM1;qp)&_s|E{eoZc58
zKnXv=?Qp~)JFs%8KJK_x(tqA*xVIn7lf+WJGnH9_7fdX)&z|@`;;)(`WK;s#BC~14
zu|bON8p7X&T~B!h%Zsct77ngEc`I}L99I^@P*wOUfO|*f`A|}x1l!*r=&v{xM)E|Y
zcX-()94lf6Z|e|5$gf2sJV|n269<cJJJ<A3YzPfqlE*ZZt!oZd0LdCDE>e~hN$(=b
zabR13&sStexu)Q3_Vt+9&SDrz9v2My7<^ff>$N8fxTqkotmP*47VDMG;uXP2&sf`}
z+%|N=RUX^MpY4s)D)I&(;^4Asxzjao_GSAS^`LlYHs7MsDskg%5t^M{Zr%$_2_GX8
zyJIXWRTbQWf*4J-omzWe$=*5Q_>BgajWF#zP`=9~^ef(X<Txqn0K7KS1(PXqp{tnp
zpt$fDA)*J$mhCVy3~({R|FQ%{sfW{oQnlEKvzQLE*3n=J(9ax@PR&Fk9dXKVtPe~s
z*)<kW;J{fEBI#frtZ@Db{_$PrM<=@XyUWdImG9QF#~o;F_jcYMOixm$GH6h01GQ8^
z&OYK(SZN@3CS=sSjth<FTRBty#kCmLSwOrcks(!oJ@cf$mKg<@ZmJ{Akvz#xUjuak
zn^moBFSk=l(R$DpHd2##cxssSj&kTpiS=p<y`U^emMf5!zxNftEMP4HUpjS*1N3V)
z8(&sv%c8Uj0Iik>ju?L`wlWY*cIR_SdNV2DsvGQ5fBYvVwV<VA&=j~clrN{B*0YdR
zaOG@zEx8a2eSXxx0-BnhgAtl8n&h}bB+F#G!FQ*OhBA{mFMijtX&1y%t!sx09_cV|
zK24hWf0QP)l?{x5f7Fi^O!nW%CIx{&;EfDK1OXl#rq2Z0;)oB>o6zJNbQdT2sIL(1
zshTV}tzTx_MKD@gjcpztB%^4{Q{q3+O2~{J;^KhIQpOj5qd%#AII7|@qQE^lmLQ!B
zdv0q*5q2o~KdDe1fESDXj>sd8M*!3?TnzuK9x}xny?t~=Yx5#OmdMa79)oxj*_@_A
zAk&Saj2%lBDb>X1#FtDuscW{KqXe{2zbLXkm*QG02il5pOuzerC0<Bw@kEYMiGP@P
z*ZFh=cf{py2fq^t2pqraw7`e3N;x9BK!iY?B`IfNtK(>%QU9(2dH8f!Yz95QD)0`T
zOpKx-;(rLxA!M~BqBljP=(W00zA1*wlW^jcnMM8-cA%F%!q%24O{}Bsfo1gNAHQDk
z*5R`@tGctjx+)bLr7_KASk~qXPqQbe7XW)Pg-_-hL~N<@+4c)vP*4xY45m6zGdZv_
z<Z*rL9`N$(XGP)z3P3n#oczQKV_=_)vRFktXmtscseJ4^cJ}g#BcAhgx#Aq~eNT;7
z(A7v#2@|!n_veli=eJU~ga&Gv2~%1&0<B=F?lIncc(F1H>JXBw{15OmLd13qE9EQl
zn-JV&z~#I7F^o|Fo-b(>lwFc!j~Nq~PZi3ZsRYf?aCb{_;e{BpOGGheFdHMWHpOHQ
zxONjCVNxh9;602#ZCvCO1jxml?VOi=eaU7QB{5TjqF(bV$+}cagW%=0fa47Go*ml?
za)8~Kut+VyX0yGc)<A7I_v8MtpOA93RNX4qC?Kw)o8VR4r^T6UQLl93(k;>m<?ll5
zD=iWK_;EF7`-K2JvT?K;{eXqj?<-gaAcH<{tr=^*yBb5mO$4W&2MbFX(a`B5CNk9V
zoipU5S->>xAj~J_FHDx=+aM)BoC~hH4tU6qGHj23G0N7Q;;xH7)j(={keyZ3fEXQk
zp-rMB4qPfVVNTZQ)!iow>T!tHnTGA4C~<J9(>;hZxZC)&H(_ZQ8LhL6wBcKkZg0xr
zZfaP3uv~f4NKIJT`myrh<2(NTZ{KV!?3=wUJ5D|6a)F~B{RNM|Qj{eIx9hSXV~dd=
zNtEfaS1qg?FZt=q3f`R9RXS&QSbj+9X|ew2A$%@}H@UTIYn~oQtGPsf%gQ~0cCJQ{
z!Fbrk80feF4_|D9ppN=&?!I!o9T=AUxF22mAE3H8L6j5sW|>UsT5zKNZ#VTO1BtVp
zO1j`rv3FjK{z{(we;AfYOAHy*h827GzpeswL$sCY1IKYZoADlVM6k4wP79ob$HT8c
zciH6_P`pxYtTCDC2S|xE?PJ_>S!#Z|dU)P_=*@IWUC#)(h)|^ynB>WyB0KSvSxZ26
zurByujRB-hx~B!5q0e0Y?7=`*nQL{9VTC`w!#U6$AgVf3rgYs3BlojzjE12?JmTIT
zk>%bOX%X%7sefny1lV5O?ch+0Du5R2YQW5dQ1JRMnb9u@^jno@rA*0SiqdJXF)@bo
zl7nLI+HPJe+yz3g9cB&@3C#kq87&3)a<=Tn2VAV3Z)yY8Yk0^e)St$`65tc}Lc#Xb
z?LJ|3G&Ts{!-=ZzdkW<cWzFvFRAo;@IqB1S&fn3*cVgBDb7x<nCB-=VBFUY;K(HH-
zp(jKsiM$<8WGh)jJ(t^xAH<X!5O~l1^n+M@R1>$-Q6`z+O$gppiDMJcJz23aL|Y_D
z>Nz%G%UDHd&AQd$y|ziFjCJT(w0jHT5Tp#kI*bpym|lhKx$FNM1(|u387wkAakUCj
zqye9U(K|OYJ;@tl(=S%q3g|AA309&yQB%O<%i{YR)2KkPoZ+GReO4d@`wDu%4Nq+<
zhK`7i_B;(A|4t3LBUY@zMr@<AWFgd`Y88f-y{lmE&~qzj`Uv7IvQDF$aT9sJ%U83h
zlmgAk@`MtJuLVy{MM4RZHyjBwF-caBz-RHfiEhZBX?Clly}o1dO=t{GI^Ib?jU+#2
zvEn|7`jn$Nc**^VCuvX$DoB^WP2D=3<2|lHN)n%hO?WIDQIrLB4w$|m5}CV({>oKp
z<-||K`@*`7cPXrY(-wU1^qukOtr?lT_0RXY$@nsPLJ^iSJQU&qH`%iMT?X1c4vu{!
zTAE*z#Q7EnHKEdZq^vt}h+kgAbRSl`I{!+{_!15l%AH;V;{!w0v5l8>pPpEGoSx*D
z5WP{r=_m3#^uq>lrsl6BhkXHOQ>|cIM$L<-NhIh#IZ4?0MiLRP_Tf@8so6>X@x~YI
zJYo?#W&s&d)f%1$O*u+myz84f5Kx^G=yf6cBZvXpih*in3TQ4l3HA$O-+X9%TCep+
zj(&^vTfC=owUkE}gie~`IPYJA_n(I4Be+cZn?Zn@BeoO6m9aOB55yS8W-#GZaYVb9
zo}O*v9}r~c@6xcY?TzTbhlL|cTiNo9&tKBc$xrHz4&>Tqv00x%=eKfJ>pv7a;b+;C
zWR&(=m$JNUu*LdTb%Rx;c9;2~^y-K@qEn*|v+zO$Za-PR&T4f}e;IC)QKLqm-cQ7a
z;%TBBQp<VhvtF`kNqo;dJ+$Jc>i1!%7<#J2&Z(c_U>ZZ8SS18f0Y0NYi3<&|Z}|=O
zdT4k!4^w?3E5>GL;Ic4mY=Od>w;W$9q);ErlQiIzOi|jA=LYJrK<G~v^XIAnuO+mq
z98^7tEt56`;TL&a2iaDFCk1OK8f>-<sac!<3KV?ZSn9KGqlC}?eY$|Uw#z^2?Fq3{
zVaI5@LodI>P9*<0Oq32>$M*4T%g~yCXlLVRt7WVbVh_$(qi%Rj=I8ljgvBe1M%Ff7
z9E`>0{s%y4o;;6q{m$f_&bO;ft%JCl8~6`E+OGBOO81gygxx3hKfn-lU=S)raAf&5
zNa`w~_-b&$nzv~&(-OI`bQF*#h1ye*02)moIm+&M+7b<sE;Iy<vHst;N=Fjqj?77;
zUngyIy!9YkI%~DP5I!*JC~J&UEAu2UqoOCcF@j%Z2l_U*{Ah?1v*U1~G%soW<_cBa
zlP|4X;@<3|4(*6be7it+bb1UJT`PWQ?Ed>BVGV1yNg_d&_|Up8|066Hx*fmJ3)j{e
zql@w3aKV6aMx93zic4m;t|`yXY=z5TB_)~heEHp(Y)q8?LET^}kP{Oxgk`%Q*j>jo
z3(bRPW?GWb&aK2qQ4gcS8q2z<s72)mKAg4Lgqen>Q445%cz#8V?w8of!9%jyQ`g|@
zZk2F^Eaefe%`;=ayagrGc=GF6uoKvhg~|ffP$M(geE3?U`s%w5{o9%s`eLZtH}%z3
zEbSB;_RMhkRpIl0LOt(xpKak-k^97NZf++?1LVo%$$uaFR|r@%&>dV5{GnNDW4((j
zg*n$=XFQwyh{alAu65jB-{&d{R8|}K9I_P<LUyv}9)_MO&=_R-q@31hhjMRk%qR?B
z{^QPxLvwJj-puB;kCoPUR2<4i{&UN9n9l}uIM_Q^*9`Abj<zn2YKBDTi{vsRd{};P
zCmR^ONSvN&=xCmP`3cEI{yR6CFmt26@MkhzL*(ew-_H+)y4~-7Otw7dt#UoYC0IbG
z(8W=A%A{$}2|1(-*!QP>BAnDnyXTSDPM_IOp&>WdUrXqXL2HbE$SY7}Q{|uTJ_~_-
zK}(jJPaU1_z~5=Z?j&OG_VU^~etz=gK)sJUPo%ZTWJ7F4_}fS(4f086ek=O@Y-hdf
zBCy}Wr(H{cz&A}_Z#=KV_{IZ%K_Skizhx-7J!Yw&g<nv468#ra9jSNnvg+JXH%Os~
zFso07aO+O7<g>qeQukKh0*+jzcFgUsJi|WSw1x3`^UodHw(jwEVSz@aj!r^ll}4Mu
za&Y#kC5gkWuF&b&$UnF^N#l{BsJqEd&I(|@;1TO$geHekdkcJH>)8F9J2hI;DC(;3
zV7n!4$SQqQa3t{cC%26j_^xBRP8+Ke&ArQja3ay}zq1d~%dQ-(9F)B<p00nE4nK`L
zZK{$=I|9cd8ikvGSd}{edPLX!KJscV;V+V4uCPPdkzD`6CV+IX<B6(T#oMsFCs8;m
z2l*x!H5C8+-=aRLwB><%Vw2BQ5S{d5pe7!Sl#(F*1T|iu(L_e<KNHDLtU!ok?8DMd
z+H1H?|3+gaQH=78Ah108nMs39%Ei|dS+H->{2bhuKzyz~i1`Qmq*z9@+yK)_%ASQt
zOaET>Ib+OX^L!Dxzd}65^I|mcAx*$%nxgeQs$&L|UNrpPwp<9!i-~@HJx6T2@t0Y_
z$g_o>diLP^r-Lm<-ihz@i%~*dMc#Hv;F=_lF`>GZ;dVD~#ymxrK=2?<7PL=ku|cxw
zflrZP!WTDX)jXy3MbdXo60SXeSPNC&2{P+Qx1-uvT;}~WG5ML%_M#`GD34ECHE#I_
zm1Vn(NqDqh5YA!)UD#Vq(%G^V(RbHoA&u&UlfBdMG~g>gVH*hOjaZ3e_-!jom|*dn
z;z;Pnay;6mp=sLib=I^US=t->Go|irR!Ow*xbRrs6M#HJ!C9{dU#lU#C$Y<-naD8q
zwKr4#)MjOl_s>DlJblNWxLN%42<JjS9-O;9Vb_U2ZT?nI$;mWMR*G8|5qL?tulJl$
z)qPa(N*fq<KEg?vT6|8AwH~9YgzlX>FE$W~wz9-`TrkBK01d#h?3l?^lh!NA{x=6*
z1J1n|$&l33edr5#@J=}I=Zu$a5zaFWR!M3A*qwo#aa3Obk={(^CJ;)@v%?I%Jk(ve
zL|$Yd10K9ivp66Sswa#&NYVg+hos&o8fq$fP9eZU9+zBa+1bb|C2{OR3>00Ed(Tx6
zCVo-MU5_<6mH=>5L(;grB9rG!{W(<z-Y2R8!g4pYiJ=o;-9`08(1itn3)aTh)*72I
zRXRv9?#-l6krd~F?2|un1pQya=di+EcEIF4XJ-MZFH2a0hv2jA*1j{|sFI9$+9pv8
zLndWs_``wh&^2uxc42;_ui#ybho|QeuEml<3CJu)VN~%s3-G|+rQg-#J_Hz`g>XV9
zx@-v0R6+E+IFg16Ad1NB@u<4eJ$1sfYBpg~=Vo#He_r28DFMIvv(>#yk>``LV8rz#
zPRp)Xsdnt)d;<N?NZ}HP!rhDn#)ZmPjK1<U8+lP)@#Dp7oCEC54fk};{&Ts&e|oLw
zRc#-LM!qQ3?Rvahzk-G@!%TIQl4{cT1k4gIJVJ>q?*mH6&B}|M$oifIUi?OLJ>xUo
z`^#gZlKpNd4UdRBypti#V9O~V_EY6hSv6!!=C$`lm2NHZa-jVWuCYeRnm#BKgC{qq
z8F}lEMCX9hmAI#I#mphzT_EOGDtihMfS{|}TAVYRd|GCqq*c6r)Y~PQHgD<a&i6?X
z``Xcr`v_#}7F<^PP?4~<!XE8`m<GqC5k@_s9L_z)I%UE1MO$5z|D15xC`bYsh&AzA
z2j=I;I;2Gj;dQd}GRu+=N}1$<B^(Fp8<_6rsQxn@=mizc>2h94Do(su*NCR89MF~r
z19X%eXL=U~74b)G-fu``2Z|C7@V%2V_%W^9EA0`61Cq|VEO8R~oeM+EhH+T46uwh@
zPvUdz6yLw|QC0v4B6ZL8OXLE`t%6$Z7kbqN#B8D7kK;DTd){rr280DzS(Az-$orPb
zFUmGDp#n?vF`kgSG6raH6~oFO@1$d5T=tcSFQ%R`bTA}WR5BOAFyfXZY&w%5#;!B~
zDTfwfb{7Ry(oHc=hJS8J<K%dw#e>v%JvvZZWZ{ozr{`z1#PSHzrvxcQJi+gYZw04Q
zL&n}~18wI|IbHYQ5Dc~zCusvhXFoe<wr&gtPeqCfT<@@?G~g-)>igoXf-|WQ{-_n!
zJ5F4cXYws|JzLR)=s2gv`qcEtRH%^wG-Vi#tU&_GbvTswcKR2DU(LlQt~Q~UK9++%
z+Hc<x7teUWrXHG8e<z8v%l+;hoxtDCV;DRn>#IyYlP-%g+8NPr*`r6({=0%#*7ZYD
zG(FByHXvb>t&f8|xp*DLD2L7F`K9J(8RvC*pja|jZP!>5KBe^cqndwRO%;;ocn(hT
zln()vGyphg`A=V7ETw^3F3U~C!rAGfW6O!*0gR`d39C-Ek9yP#tf|J{UoMN4t9wT4
z@$!$bFXvS>r_8Z2q!Os;Zn#Sa`WrC@CTg7>87P>R>K<2%ryy6j2pUfp*y5mRcAcDS
zmph}7ipMOb6#~u_$}DSQcGhEV0M-&95C7*e8Q%Wo=r_`C9U5AoT%1!kh4+GO*zT}G
z&}uRMsgpd*lbC*HBjT2SVz=Gl*>O%p5v(tM@J2HG*zrrWVVL46u>5epr$3aAXa~h{
zTdd^P^1E*g96rIox^IlOp0tqo?*~h9oxW^od$H&}7y*!#MWL7V(hk|;@6%6(f#qyT
z${_^kYOw-BIoFZd3*-iK^wKY6N3@LAsq-?w0QdXWN5<Cv7%|4*ff&ia>Du;_8s)}j
zq_F3kZ$K;^fZTda9sPY>hvwxxGjb9Nmv5R~3$fi<4Wm%VEJ#~7q{dqdz`&(b2Uz2v
zfYwH?8tX6{!IZfj)XtF_Qxh9Cduu|Z>$1(5E+1da-M>-^>J5U7W7W>+GoXVX+X=kb
z4ynv&rj5(<#<oXdH~|HYhqp?ny|wd3<!y`Te?+_Etug${Kx-m*;&9QPHByvTR%^Mo
z)3(2~ssxmId$pg@i5V~}bL=E62g~q>5e!%-zRsND1pp%2f#G}cCz^nz;Z-}$H!Ud=
z?#dxC)nX-aoH?FD0$rlZ3C8Ihh%OWm*veQ%F7%nn?=|ArC+eSoLsC`*s#)_MmzLR~
zmM7_qeP)?Yz&Jcf>nGQi37?G`R`bZutML@CmN`nnI<pJazdZkg+w^yUSw9y58vtLR
zEZrKqg&3>^m)doHZk^h);rxyq=pWNTi~uxPR)r#-#c}mZ)&V>sb3LwS-oEw0d0A+d
zgm&}D-HZr*J&3evpj)J=CeL`$temFnYjx6pTTBGMn@<14Wk|OAhQI3%yNEBi2|}}T
zt^G)a0yo|k?$|>8&MfQ+E~%wn91X6@W#$L7XRl=ZRPzb~&q0fotfOz1mlrB0tbmPp
zIkf|B1T+wE;LO|Ng!%T_#F&BQYFU(77%ajkKjY6FWmrA)Pl7ed)=uEIzDF3oENUvd
z?3(;}>r}3iyLk$?taWa1Aneb{7rj#GS6w%oevp--gxn5XPV9!{k<=)P*fpf>q~S3e
z8#2HXB<0s9-LCzJ{h0tO=_>`R828aN!X(o5d{h-3xs9~JSzk-15m8R0E#4&!z+*~A
zwI*bCNgq4C#q)LS(i`|Ihc1wL_*TUg&n&nQJD&91mJ+ZD8}$s9{y0f}6?N_q9d{HK
z@|LP)>{n?(gg%mh{1tB+0bT}yK3a0^9}NgDexvVlsf18d;g$DMS?Ykn@3AVjce`%J
zAN!!{PNIZfJ}4`r2);kcaz~a7I{UGePmKbOPv@@L@$25QiccB$gX1;=H>qVQTFNsN
z%l!U#0v+@CKo<>p)h}}LS4oC<hRb+_RkFVbk*bxkcQel4mWy`If-)Upx9-?+P_+(!
zI3gYg-u@pzS5S?$!j1ZI8jbmi-)N|`$G&oj(%Lf;x=mdWee2FxGo*mvA6OKCCR&jG
z8If%G!bnOfxK_(vpD?g#_8R)W8g_NDqm9N({<vlfIp2fgc>?grBS7d8QQu)x2R2)d
z0?M)lWx5cL2&o^FOWiMr`;)NTxTTi1Tu#7+bePB8H(Bqz3Ujl}nUB^uPL^O62O7*d
z_7pEgj8@s(V$>$~=jSDJYz#OA`7kg>&CQd&J^)Zj*mT}Y>cy&yLn`lSXW`<;8|mG1
z&{Q?xC_ep$r%ReH^7oBr!@9-&I8Q@Rv8qgXD1*wO|4zI@{+nbWNyc?k8A8X2CHagW
zLBhSit3{i{Nfqe<RY-d_W$twP*s|o4w@{VvOJ`@H2&+C}`wMz!LJAi{y^b%eE5rt#
z1H%+`w|qM$8KSI*HFnf%Gtkq`yOS2F*zHV$a>-gQgaNA2ytyI4y}!*EF1P)SCLWKJ
zbM1z9GFoGe3XIfrv{J<f;3g$Hd;HtTcET|^eJ!}%w|@66p(9BpTT`V<If)s?HicJ=
z*+MU7k|g*<_Dbx@LV%P-DRHs_n;XpW7nKX*HwL%e@gxC;F1g5u^T*+%8p56sDJK$t
zrrb&32mr=NRxMe@R3@2yoznA<?r7XI1ZF9FXP8^{bt3oC_w0+-CzjRXkp|-=rRpAA
zg#g2?1}u}6zPG&!9P3$GibrmCm=4t>-822%k4^u3z#EwYUnQL6=xVT;>^4oTCW%}Z
ztjGSNC$?I3dFldvx3Ky9C@C^>p!&%RZA8*azwq?m>OTt;(ZCnsx?JHCPJ6J^%%`3h
zB7Rd}&12K8<`}WR?%g})py>T|7X`TnB5&!&1T@W;7)}FGT!34<{+|NcA0iEtZQX)G
zWnwEyrGFJwD$Gs0SOzFR(^cBxR;z_x?0r72>S}Gvs?8O_H-Z`d`GnN}h=W1IgIUVH
zM%>V)2MlCSD14?YW%MU&3YAV9HeaFq8Q+VE8Q5e3F>HKy3QuTx-I5Dyy$tdGXh3JI
zEt$@GTSuWRRbI@K^CR!P%H}H;4R=-Y<i_w-A}nc`kUM?T|Ks;9BkvM}8toFnu_upV
z`d)NSJys2Rz`3o@*7r_vH>np(^_ZyPP(dt1)NZE5JgSKDPolmBH@wlw`{n7wZjjr+
zA5JR2x2nATJOs9hKQTAj5^3ivldJv1c6+=0Sf5$N;!>qm`DwIIVz%b5G_3#K4Czv@
z<~js^kB2@MuK4zM(oD5@_|_MAY6^FJ^0^fHsKUYO_jy-9d1-6DeiE)2@ZqgZbLIJX
zQ)S$lC;#dCBMGI6wdNmbn{U-beKWkFRKl2K36VuRrq?ojCRK&zMLnznL7g};?;n)D
zUsdyXfBZU4q^$c`Cd!@NfB*9Ukch+wf!bQkm%ES{y5)Rr&2Luh$-KtL#)l>7^dp__
zguhlA*3-BOC?~Cndp+!I)HPIj9v-=EE+u(f`Ia4iC~Z&bJWg)E>-7W97G;t2QEvY+
zo|Yf;r^O_+$v!y<pZswz+BI9RP)TnFwyNfH$;|j&^<tp)Id@dd@G}9Ii4f{5r{Wf*
zZ@d4?b)ZOAmuDcl%(BEt;0a|+MDlb_j$=0z1e{v^wzFt!zADu*#IG|3Hmb1bi(a_P
zy!%T3=EOK#o&V)|yv`F$IxyQQ#Wp*Xurs5kJi+cGiNUWtuS*8Tso(zrPz|=t%T$#?
zg%G=LX#neFRj-hhrwmD|nGdIEOy#>~gk;*LEwilfrnKM$dXgjcjn5H;u4N>!(ibXK
zYvFQYIAh=Jqz};J*faN2g$on8^qoj<zg15^IK@k<*5px|T2K2~_~pq`a0a_QX#{{(
zIK@R^fHpmzCV;*@(CfR}l~X0b`-I9KoTpTn$qrs;x4em=7#HO5HLCZ|V{aG8!u|{)
z?37H=oi--M+XY|7u|D<D?x28->ODcut@uS~AozXY$%u{f>XXSv&UuzHHs9~0^5Zj%
z`DG+0hz2YvD@ahyp%K@Pm{|(zx3tJde~;7_km$zmgAnfRVPm_rn_h_oYU>;2?(jdN
z0^gl~w+H_&k`RPxPulv0$Gu!R#Sax9`mB<m#f>xSPrp~z7{RVnhi;ait^E9$E^}32
ze*X{J!n5ZMEq|-omg~rUYK}GWR^*f~Re|vB-+tw$6e&*<MQ06bao|rrWsLr|<x8ly
z^}%9ef~vuzLLZb_>W}NC8L6&5sXfm*JwXAC3lL?pVgCzi8s2;}K~fgf`>1dK0t`0b
zm2Uq0gyFeEM=H@~O1#bYm7P9E-&dX>oda``v^CTDV!GTk5CCDC;%B%`O%rn5CvH?|
z%>ZFZ^{kqk&8G}w40T?bJ(oypv-vz%&GkNrHQ4=m*_d3MtX)E#!!#C&`q^m=H2LH2
z1LH0=ji(^oXQucnxZHJgLuCw4`?;7L^}8;!nOJ55Pr-bcxhp2zTg{7I=nOEX+S$_Z
zqb|6aPtx^}D_m)p11P23sK=|Ut>~07Du?C(=)aG{5Q!BKZNN0C?3S2WvF$evG;5Q%
zWbPUgbAahR*FNL?5=j#Z91d(mxzfLvb7x?q@;;+<Bu>Yfzw6FJozS*)N9i%O4${MD
zaz#l%++##->s5eVFei{t33CN4f7Hfsb=m90rpyL_O_r#sFoqRxgbC2%iqpn!8g7l`
z^fF)o-%D)N|3D7lSj+^sqoye!T-#wXjXE-0_PuE*8+a{zjD9z5pP7zZY){W*S#+=n
zc_m!rRJ80|`AlRHRlt%7K6J!0GI_wAPC~Q<b@)kf<sV1x$|rXwx;fzt1!xm{%V0mt
z;)>+&=!iyra2+*s0J3eA^Zez>M7$9YPciz^nAX*!aYeY(5K1aRzO57x1~WIWj%AI1
zr0EgiQjMh0GZIMC&)U{{KY<z6C2c9woazMM^Gv)xr`WuXd*dxusg}S@ew7Hmkeq3!
zOzNnE=#jmL2Y;inU07}N_`-Fa<<8&V>tNydZDKtDU8R0p%~_(0VHnn5k5Ltk2zJrj
zlW)cQ`2KqtW&fQ_z&tC~5wPLhSHh6GyZHI{zx}qBqs3yZ;9z(M@Y_TqphUpVQo>aR
zifI*AIHZpY{o5oOXbYs-)CNhyrgguw|9HAicalrOKSy0TG$QW8=X(Zkp~Nu)f+%~|
z!%Fbl_BBnK8vc-2tbEU+odUABk&%c`;~6Q7MqN;Bg6({|DF0k33WJZIPZbuBxG8RY
zK}mX77q-7Bw-sYl*H`{+k|H`-kg`M>wv8<;<n3WemkxW^Ho~($bJ1O4UiXc09c)x|
z6}W!U4lQ);qTYjFs7eiZ?)wP^nBQeCIKAHB*9?C3@Z#l*;!OGzOTz^}7GVn;ON-3%
zug8)^BsRKO0yl5O{xy|nt{Atn4fjFowPvu(>Ydtg-|Ds~e{bVWG}tK9IRr2xv=mKf
zur5W1eDsWd)G?u3SXHshdGE_HvTV&pI=}({+sN9zdcE~?q`QFAqrugu$ICyNe;TKz
zCbm)?u0FehlveV$kJDI!Gb%|VX^DHQrd}+5se$xCdV{sTm@1?rqI4!J6k@NkFaeg`
z8qzDu8LqTme|ePt19V@~N`0K_XZ^&g-kvxii>=-<Im}<bf8}zZ>J_odJj76Z3Gn5Z
z{Aqsm`2_c0Z?h}y^X4hChr?wC)0LCyTQ5qU+S6Vd3yxWqj+w2NdP{_7tss$Az<p?6
zZJ)X6%TWPtfM~rhl>ja!aeKgQxv@fRcy2jJX0(`IaJ8b(pJq2ezk&fJ@o*@J68p+x
zH(=ZTl;*G_VETlc2MES|u#OK!a&s=|<Hfl{{;sA$-ae-*O6WZN`tA3Ndvq?7GD8bC
zj3r+~!62$jBB$y9;7#YR3TxZ|Bk`Rb!&$jF?H~5MDFJ2AnUo=VM@X#>Qyp$QakiF2
zZVqK~3LC@DO?b<Q@GxXJd^|B|BMe+Y<8x+fMa`frr}z41oF&r^c19Z~a7UF#ip^$=
zr%jyQF1dGF9a>;dRTq9DvJU?EAAsWD-8ZiGmg$tI@GPDYeq3fdX0-LFlN^l3t5tbX
za12rail$y7Mh%KrcqD!ZP)_kN)GdCkPV}@_o~I$)&TpC_pA#*kn)(V&m)Bj(<Wm4r
zP-S@RDaLeJJ}uW?FTJuB-X4<mMQp&}bW2wjf=8MIcZ9`Whfz{@(RaWe0=03Kod=cE
zfmE0+$VNP$>;C69AQOfiq3+xn<ELc<8T(4Co~+ej!u2Id1|SML6~X~-evv+DYvIV%
zTM2ou0FbW0c6Vkgy*dCVF;lOF$DirEM(~F5dA$QZ*~1Pr<#=Pe--l-~ZQjx*^^fM{
zzFPAn)%u<NvVCsV{$rTdP@5CBp0%7}{?K*32G)<&uT`4-&GR%LZ@vyKIM6(MOS8xY
z7lb2MLRCLT@r3aS_)>KEVU6kH$t;$57$+vLQAL1pn7YCLnjM+Q;^a2<eWkSt?Zd;Y
zha3vo^mTu*ZvgFonngyCPR8c;Xa~(RvNF5TofSO(2#r-&<7Vs1EDG<sBjz7mrrwlm
z`F@PaJul`MLKxZfJtZ;*N6TQ@xrnMB&ku0wEeWD5fc3O(SfDSKJtmrY<RbpY2jedG
z@?wmNlbD)cjg~@_D2(JW7zm#>qt-ECAYy(`)@r`+(1;Val9`?iUGk8qfv$O@7sFmC
zHQPu|=Q2bo50j$z)LiI)430Rt#~$2vv6e#);{OBWTLvHuignX7j-ge*kK8=Y#n7vT
zBB#A%=^I3>d<J|-%UrLW|79LPk?tYJFW!<pZR4h+K6nUrex9r`@{_<&cr7yRU}tZ(
zIJ9mb!Fsj^xUO7a$Rm-!{v1^(o$gu}PvYt`F(PpXDUd1vp;%AA@y@ZtNJ94d$H_xT
z!#B2A==e%R+$OI&2G0Q)dEP6Pyq1;I4_}vK^|VcA$du08ZAf^YPJEE_yDRLGC71{!
z>5YAo0O_kd<*f2-EUukd{1JoVaQ%B{8rv{MjvKn`_g%h4V7@U)2Ci?c8nwX%MQe$#
z6s^O<+@Wh>uu+)a;-?aK)=aghd6U>`oyaMtKEDH5GO9+|QFgw(7MrI`Yv_0i|B6@5
zAfo0svPIi)6_ppUz_36f;DN!cnfeRlvXDB#BXs8`(z6{H212X9i%>E1*9+>2FIYAP
zKrZ&N6pyAe*ODhNF!vQNHJH5r{PNrPtsdiVq=?M4+Xc3Ru}$$rEoV5iDdSAFj8%p^
zufIc_A%Iqqi*S8bY)DkeMiuFA{cyzEEH6vy(W=&m>#8?!=s&hTncG=uy|$1}*Aqq*
z-pBWNGdIvfed$Gwhp!7KabhNkl5A(cRDiq3w7xH+9UmpJq+7w$#z?$T@y!bib_A0p
z2w-$-h&JG+A0<ro7$@^%<iER}5lPX?_Wr=_Cs629fe*d_*do_R1O5*ULGr$v%8~|2
ztuK})D5^K*H<O%a+iug(2dL{x@m_!n6}nj0?jj=|>b#D4_xvdguMoB=7R$i6#^EY5
z{Mb147(D*9G#2;d?1-$Y%DX|tn}X*#UZVhX1F_9kllNI$jX%mb!w_&e=ni^xClstL
z9_dgd?BJ-4Tjo>3^1xu=?#I<=0Ctu={{U&RkTKj5m3H+#GCBZx{&fqRd75qL&;oze
zp;B@<&OLBI{{Z#XxAS6wk_|{m(U71s5Pt4HY>vMzNbh$nl9>ckVFpUVr)UH&eq3{t
zlg}ptfGL}0kCAX!0I<Rp!N(aRw_p3_g4d9&(Z@1Pfth&)SB^$W&PP1{H6_&0$j==1
zEWBWZnU@4{kPdO&eh1R3GTBM;3zt=V?eiiGFnInRPYc(tJWv8&iJ)d#?W5Y8j{|S<
za@=|x{&imA?OpJ&m6VgX2i?1-&^Y5hr>|PI<rVV`7wF4{k(J~r$2@%9^GPMO@~HD7
zNpRj{FhIex(~<sj&uTzY32n%V=16gp%24&>3}ZZgyws!ZasZLvdB}kLtjos)j=j04
zoG3e94=A#EXJhOnuq0p}bNTST^$fB>GqDm&5;J90;|;WW=RJB32jxJ^CgSPjiKeuO
zmfEq#sk8XAl1J0=tof(6xR7OKK-)urayS5So}E8hf0W^0$-RuCjpS}CpFxhK(`EBn
z3d{>WcB+s#=yUj;!`I~okPz)sN0fn6kOLlbgUv^QwBV8n$4*NB07`lF#&gaVn%D|J
zz$|!d^FRnoec(poGDlvxAJ&-caN9^egmpjX{AuGE3WF?1MIQWtP_R3AIKb`o;*i0z
zNC1q2MnV3bohmMjF!?782>0qKP~a9AC5ch^kN*Hw5hFCJu!nbc3ZM>4XQ%U|1EY>f
zof6%A$z0)Arg-P+k6L828_9-^rb^~8K)bt4?v=U1AoK)~2dO0W;?4B1>GslESkAI)
zb75q4KP)N6TRxpJ>(~3a_D_X=1zjgkwA6J7L{jZnw}I2<2N?5T{j78!!ad2TlPM!h
z;ZK2Wye(#zS23W}q(ij{&yc66&-agW_;jw$VV66TKImwaOS>Tz@!VB*VvC=h3F<M$
zK|}4W)#cr|ZU>_Z)LS@M0<2K`8pt!r8)Y3^w>@fT?_FitI({Ry09}^Z<5P(h*ZrYX
zT^$s&+x{qPPs~FBE(l+Gqk6?51}S>_(gL7(%Z6DU8_}yq34l;TtyGJAij2V@+OH+N
zQZFg6(*jkLum=Ma_F$>Gj};n2<$yPmw9DKGfF~F^;*b>Yqz<LnGN-7gSs_GROTB&R
z!bCBgvYs)6NokOuI2`oFFfW1fjC7|j)0$%Nql$WUqy=lEnFt=WMDkA`ja-<9V^tfu
z_u_#OFyfI$TiTxEf+?qfPo)5PpT%*y-H1KE8u`CfZMUU|7;j4YSK=xeY~|_3O?=(0
z#8!EJxvCP}>oj#)ZBULqYgK>%5PEm44+_cVS|@*6>7FH$KA;ilQVeL27@LvxuG30D
zEo=t^a{_D6W?3T)xya5d(6q8)O*}9>0C7NE_DvxbZ9yCzyo&SB99-t%!(oE9Pp&Ji
z)Aa@WBM@*Ec?Y$5Z;Ef++|4N&j5g-_Q?lw7xzYSJwrS&*d9q_?C3)hzZAVA8yCIq=
z-x&MSH}tP9@V)a|N9I^uVi)ADax+~@c$)3vCvvD>2>@cLM&!3+w6(Rji8hF0PBHg$
zP%WHMPGpQGeWC;Pu0Z&L;n2Cb+JmVq1!vvstYR`f(Fxd=%~vmWPdVRTOB+SDSC9ez
z*ch&QT~f~5<Z0tzItP<A=DO~@tp~|A^<#tABk5EuY_2Zw@i=gK1Rv*7Hlkcz&q2J_
zwDx_@@Drcm1e#=iDYLg+D{l1pE0q4mx!{sMxv36`A^XxUYcFVDDb~m1YiP2<8At;>
zU{n(PK{6eXT1ZLYZj%*<ZJ=Skd4CGAsp&AoV(goDU|@mXk7yPy+<4;dG&zPb{{R9e
zt6F%IUcY_ThB#E73npvNZe^MoWJ3GEZasx|T33w5j{=M6R!H&pkN`z(qgomIoA;Oc
zvqFB^avP7~Ok~$Lb*w?=c~eTI&!=k8Umodt#q1Uf9?^2*GSUzN=e>I0g?uNZ=-OwW
zV+1o@%kxVkAZJ|kUV0DbUM_K($1SJNDBZq*+gl!ErRrAJk$H}xmu}OJpjBBsOZF+`
zmd&D?B67&bkzF^$I~dnb`$f!ALvr#mN9C@<>OY8z@!P8zW4SFG5Odhpm<()jbX8=n
zaYC;$Jq`~a;WBOa6Ze55ABP#OtrNsgeKJdJ8HA%}czhA`HRX2JPdNSQ0~~sDTh@A+
z(4gf@f;x_(x_Q!O+{d}Lw{>!ntn(KtxvE-C@o64O4j7ZpYlQIMh}Tk#GM4AD>s35Y
z;#qXdg$WyM+&<{dbS5LxhM+w8BrX8S=QVyEQZ1u0DJRyxZt*{lZed_79AFHUBDnd!
zCu@Y2Opa){A7c$(-FnKRxvw2+R`cnOH-cDWk6QU}{uU32r3aD+s~(i-JY%lQD*dW$
z@gAz(D(TObNs3D7^&K*3l1KTl=OYHKYFd@ey|<sIFjv4X4{|G$(<OVQj#c?XpS%un
zT~b)NwV4Sg9D;k-(!<|{k1k&9u4C!H67Lf2W4cxWeH%6C-W~XaE?g*eAaUFp@NW@m
z(k0^%yGU-_Q#8wqi+59&$mq&>ubZzI3AB22-PO;p^p6oie;8I|WnsuQPsE-YivHc?
zvA|+ELO+#ww}d=Xi4r-VWVyyqLtfM2y<krg25g*q=Ak?2%4qQ)5$Rf{k#oK!1#*5~
zb5QBJ^pPl8(5dc6O82i5=#c7Gtt4Ov$EA2*i1fKM>!-^m-Q0{<Jz5myt3uefKC;sw
zFibOy6(<#!E~Ro=um~RYmh1=K1A+WKd(~;Kq&Qge0PUVlWlohS?1q)iDX*IY%?ea-
zaw?;07W=?Gx)3^5ds`hw@Q*6qW?%PCD|=4xCb4+RKFYCzMt5h5=u)=DsGi2YAGM6+
z1tfLgRb5L+fW&@KMm;NfM^Jj!b@aJH2TXOYf)VE0uZH5D<b0s>+;y&tMewXBi}I-Y
zWL3c)>4RVsn&>p~g~10H%}B^2@ZGpj2o)-55M!OE@WpB?anmB6PJ2@kjW>s_%Kg!f
zyb9;Fp9Nap2J<3TC)9PW?<bB<1v?<{*fas)+SkI%XJXLAQN62>)P5OV!p?2kh#ikL
z^())N_{xrW=~d*?;FtJE<wy^ZZ#)^QTW%&T$UA^*IkX)@HX*H?<E?#tb>aJS^A%dd
z)HDlaR>Ww2qKk!(mlsUD;2UT4rah$558g&p`f*<Os^|tlRyernfyHr}pMxiINhqW1
zKptXtA;UjT{V4;XeW{i>=qt272wyaZ-68ZG3f9wn8j-imilB3fU~sltYup?Jz&*SD
zF<Umi9cRWvJ037A(=@LMqTuap;B(Ttcr;6R)CmaV+cd5gJcbVrNstm9zfqITYgu?g
z;!at1kM82VPAgkjztzMTj^tH{VlHqL0qiL@J04$k;NrIOZe7EkGHb^?O=10?smTs7
z2TJ<4RYh1EkXse=Z^Xz%ddXlgI%622JAua0MtG#nF&3<j+k`AQuVMImr##ZdA{9_@
zNh2hW^ZcvEVQfgG9`)$H3)SAy!9uJ?JNBlP#LuE)(xUPs+)%Isw-n#(n7R351GvR-
zv-r@(V;h-qz|I=5<M@Mc(_ssGg2Z!2BMxKJ=h0(j=U^X&W8Y|Tg*&zr`Bx;~Ih5cT
zLaF1gdV~HFi6?bem<Bz%*0iI_?!_l`Z6=(s$ad|(8S9#5)P@+y81|-G-ZbP8>x0&v
zedX*RbCJ+@uSz(z6mvRPXEUqnQY#z-jMaMrXOoobdkS4m1doz3dSlkKJUwV+m=+%>
z>;+rJb4KL*D>A{;B$-LrKt9zPXknZOB%kSB>@Y-@{4XSaRhu**%ba)OysEf~OGBzO
z(lfO03`D~WfRB7<^R0_-2|~}fDueW`O)x3PTIga>2TqmEb6XtzUKWU8?M#k1QO#LT
z3`Mjq(SiQR6}q)1ag0y~2=L4!s)0-Y00_h*pxSzNt?kF@M(v=MJYtX>?caxCSeOtq
z?ge=l#N9gD%H7y)49B3wdiRKRF>P-n7U(}(`Qyd9jN1OR(8gHC53d5MC?1Aqgfw$`
zb{&+R#N&$k55m3{jyo0HfM&Sghgtz9EUp*6J6E*ZsDc$m<BD=*#TY}v@Pd9(%`f~S
z@Q`@?4<fgBusH<gr-~+&_3Q0YJq~PmQU`KEDL(xw?YD&OqXTj)A6yFQVYl1zj=r^V
zU{x7@YSI%q*nB+%eCz;vRoLN%*lmpgBCk$HcpM6VE)Nw#E6DN?c8p{2s?T!B-0rKh
z6SVRxI^%KepK3r`j!5SlWEeQ>P+n+O_eysnpQz0xsy5NM5Nl30+Mu83LqK7tg{}J{
z=Q;bMikx^_-GL1l!S=2AWdw1>J(vU~j};au!?W=07IzCQU@kh~RQ@RO-kae)J9WeP
zmj!=yZinV`{Rh2rzYxA4+jxE_x3()bphpNf5&O6JSAc4Ih0d#gCFT6@G}7`}k56Ig
zT1E|$+D6ZeykDw#yHfj3p(Z0=^-!<ejC&7XQ`WF>K*uz|JD>jmT}vL~KnL(OvQ{9G
zLD_;k^%X2jft~rzarLNyVs?xgmM<)W=ADn8IHn?0Sj*x~$lkcle;(Cl2-uJkMSO9z
z<B!gp8%lXria<TH{He}RGx@NP!>L+gB*_4YZMS2l-{nhg&|nbn7pQOXro-iK4Fv4G
zbZ#ojtfM=UIRWYK`BMQHzTBjuMI3zGnw7UM1kmH%NvOeugZsCS>B;<PB=mykjC5x2
z=|B!viHO6zEI=7xa4J+Xi9EgOE_fNoKab^6=2ybW3Q6m<VB?<j&9E06#HigeMsf6}
z1(!Jo&bK3sWltaEQ{rTB;whO~SAf9#^ZHbAD<Ab&V`%;plb_C>CYClSBvF<Gk&X^A
zNC_o(1xvJY{c5|gGGUMi&rPSHrkMeckV2jYKsZ0rrH(PMAa!6*LVr)|OhFt<?iOhZ
z#M$SjM>Tm&vBCh`DvlQbWRI_}6$6=Lh^+8rD9=0-`1htm<%J_ML`cpXk@cVnWy27X
zLc^~kwJ2zn)CrkUfjB2_4LC_D46sZbfE!_MydG#}K45F8z#|zeo;jcicFwqBBAy}7
z1QHGhr9~uhyn`@2OgIET7(Ktwr7~uKHsbFXAa>y7`u3^uJ0lpSNdd+;5y8iBdr$%y
z5n51_Y&&*rb;n-d)7d94pD0YA4XwuqwkfX4+fw4!fxu-Xem%uU8^-I9?vbCAF&$5?
zXaZtl54w9dMs5m&!k@;7nh1egONNQclb22pw;8FW^UTA_xmgKJFms=q*Pm|Q)e6Zv
z?=NhjSCT*~2<ykcS^%0aH+)`OD=dq@Jwf*8p{88ECx}aKS0m<C`9b9OsMJS1MX@?D
zVm7V_#y?KSKJ@iuQLwvBfy)lS`ub1<Hw8k>4nts<82}vMWPK?m#HDt5WB>+Thzr+%
zJ9Yk48C4!IvJychl=54WKN_4FA|6~*K{QQ(V=NENj@|t^_8yc7s)*47R!7=N%QJpF
zRKg%`$hadcnFQx6>z~sVBeMzGJBu_7h{S@XGOyFA;NbSCf<W^tv@<YOJCwH=Z<m4(
zZnO-V-dn3_<Bcbr$lF<wf!aCFaC6%qog!RExEEV-wDBWu3<hvH9AcPZ5;TS<iPvyI
zNh-lW$3ucfY5q;t(<hQPvi#tvDxUtBGzej6UH2-qVl#y~5B2mX*wQ7oSa}yC2y(t=
zQU3Np><{?Ue8#w&nNUQd3nnnE!-5I+=ZcMzIUX!|f?fv1W5Md9KECJJP%_NXUAvJa
zetc!O763LoV<V?O(yGeQ;Z|q@0NF_%LKO0P=f5Y9YEV&T4;+aL0!BtlWRGrxIQ;4I
zOF9U{Iau5H3hx`nK|JTL9Vh^k>|t5sk=0viBbDo(20K)-F>jJ7BWKv4%fAF}-O+G(
z8OC|%6xVi`NEsqUV5N$UfRn=eb^f%`4ZkWC;xUpPf!~rBt`0cJ9P>aC$q|kc^4h44
zMndjkwKIT7>)djEMLJVqJZi5T(QQ!iup5!v)Z~tRF`k_&REAxJtfYjq23ZJwm^`1D
zo|z*!&+yQ#Ge{Aw<G5BJhF}ikf<p{`6ad7xc$!0FcJV30ee${F5x9GC*ZI|Hq>k!!
zcN^L;fU4zAcp3bE9<;Jcz8NA2gDO^3Y@SKZNj&a2$^QWB(>%i}vN?B(HQ*+GZs)1M
z!88Cc+_Awa+Z4Zf-ZQ|@3NwIx{Wzj=1jx5Oca%h-LY53ivh$YUH#Im{cFZ!M$Iaz4
zjtTF#=rBh-8fY^_Are?CAV!gPD<KQO+qh%pAReCmXaW0V7kex&kVMV*44BJdv6bL-
zJ<0YQR8zj8g$|x+a0+aQFg}2vt_3#YOK-GD5hjU&R1F-8P%s?`>70@6jMP3{QOXj=
z@grqIgcV`Xfq{TVPILZw0E>JrI5XMCt>u!;k`*j}ybBZ5jN>DYcoZeIq1)u#OCCr&
zisTmK11fzob5>qE$oIz(X`#m%WsvR0aM|nkdG^Vuo@n=~URkQR;Z;i^Q^7oR=aHWI
zCyGNHqUlH$cS$OU*aT@qa>oSiJq~e?d>(2!flGF2tWdN3;|O;!Je;00(}RvhHXkR+
zm58|nry@lSk8f;l>IOYJ)X>AW5iD2H7KkbmuF-A5Bz5bB86&xB0D@Prl4&DIWJF}%
zs~e1N$t07EgOYlC4AMGVd7+l(SOckO{KP7xlbx%K=L0;Rq*ck<{6{Ieg?yE4F?HZ)
zBkvA<@I5Mv&t?^m*!GrDi4>F@hy;u=Ipd6HoO{p&$}Z9k(n<D{w2^|c4yPpNk<@he
z6--^cj225c<s%siyBLr&laARK>C=x|P>{$SjFJtwAWA;&NZ^&}#(MgSlGNQ85=(tX
zCI@fJ=Itc%qlU%@B;%3E^`rzF?4&V+9ErdIff98;?F@{Lau4ZHqCg>p+g}Ka4bA2P
zg!Rupq+otON}g#h;e}*-SfwR$jM0#!6+IYwbI-L^o?9Z%9F~o4plmO{1P(KhbJL&4
z@t_Hjbrpz+-L4Q}!sJXCU>xA{fB-*FtyO<CMyoZT%8n4JjDgp89-#g-Y_*<6U}d**
zuIwHn+d}{V$j`nGGsaI8$>n7R546oHj<|O6_~=G|AI^}-S}2}IAxvw4Lde7K4!P+`
zDzZPXmy$EbJmmfaWBvm}1G5Yq3?74z^O7m8D}1VC+@KtQFb~W~KT=D6Ui1LM3Obch
zhB(Jj&wT!T`%^)2D&cSeBPXF9{{TvSj;n4_f%%Sbqp<pQ?@`Ey4VOCyIqA=821Z!0
zPD2pEN`aHdN=7VH7E^$7M;JI1r*h?ZQV1ZE$FQaz6LW1;<&>T<b4UT30yS1=<7$pu
z89C#=Pqkf@zp_$Dl}y@<pScmB+#_N#P@bGA%l$y<oT3>t<zoV%)TBUSXFOUVI1b(S
zw?$Et&m7|(jqs=8&AzcbdX}TUZ6Xc<VS#rha>Lzs5198LDB(_GQn5)~x$sBftZTEx
zTI6jivk5Julyf`v^O%2k`=jyt`+U13KRSc;r@IUQpalZ}4%HFsSrk`$Xo<)LPpGQX
z*fS5^NIr*}ylJL@G3K+Ba`7vDD2mBs95W-1#<l@H=?`4-`B88w+$@O-f<Qg^;MPR!
z*};!0IpVq_j9~ITD!i7EN&GucwE$sTv$UYbN_vA^kcMSa*`}qcq2aPU2&upT3IJ2j
z6`OG*24bhF;1R`Ww?cF8S#s_St_I=X9jTxoW#F^Maq5RPdeAPwRFn8s7TLRcsa7~&
zl;X5)$IIXGpbI0VE_gJZsZZQ*r64KFc{N|_RwY7u3Tj(Bj+_qk2&&xY8Kz3xVPnl%
zczT?i`_(N~#CC^0NbNuzSBaxrn>m%fVie@}ubw<jYvo-?2|Z2?eFdpb0~OC+54CvL
zj%^HAZa}~%BNSW=F9u1O9ui2}ab4QLc8$D_-Sb{!rQ9`^uM>^~oDtan0G!vgX{#L8
z(Us~zKD01u=REOm8)RHIde>j4qnnF0#zLk(l~(UfQdForiRp^yw2MvGkw*UjbSVCm
zt}7eRp^nN@azPxBD~r@E7)d5TWMQ1wr^#vtpCJfHBhtL<Rb_#sEW`nxD>|~WDK@q^
zdz)#@jF!8g1fQ3+T$*OMvrBcC$&xX(gJ%qVL95_>td|Zj4>;>Y*2<_0DBOCSW}+1?
zjOP~03hOnDc9Kd}qv;}aKZRKPD4NM&nVFRb47_Hm%9{b&4_clpmKahv>FZSH%>9&%
zEA1zMBQ3Oa$>dhHji`N!B#5roQMaD;Xoi$-Jx>63tD1g|B(LVW5Tlg@bu_h+af3sj
zQ@VBB6KeXJulDQ4INpn0CB~m8l&rA=zL@D;wx@8=Hq?cIJw9C3s28bbD~qWx48(5q
z6`~@Vbi}VC1K3t>oGzvXf-uM7S}bo=e4`lTl4<e<jO|au*6Iw)6PE`gCxQ7^NYPtU
zV62;Q!Nz&6i|x9DDOV7L9S$p7!tt3t((~Y+!i6UthM;+M-heFbcPedVIR_Qj_;1E~
z#-FkewXqR^6M4x`V0}HR{=Eq;AjWcdu61k|IocJv^{g=zVTfF{RnWN+zpm=nn#7-I
zy_u(zZU#>PS08_MEKh@j?OhGDFT&?{J?WPo8+(b>ywn@H!4#uHG~>$!WL#pA$+o3%
zjxbvQb5Z%X_smrkxIKB|yJ);3sq;>o*Qp}5^sOG=-|k0%Pvt}*sd7=agx?Qs?Vz%b
zAbxSfWMGrtv^;61#c%<%kr}^<3t_X4wPN2$Sd$jm3{FEH)L&^*4YEjcx3+W7*18dy
z;@%?C;g03}@rFHn*F6TAY9+}#f$N&~+s_6Y=4nfBCW}9Y@v+Q`2hi6&MJKZh9yM`p
zBaH1$$<*L<sx9U8NTeA!>BW5w7sHrTaNBC+e-Evca*>{$g(yZ#aoF+y01R9|kha@N
z^B8U2zy#NIr##V4Ehi2A(%pyQSNv7s53oVzTST5v8OY#|!m$$Rg`kYHL&sCdKjB|d
zm(}Nmndf3*X&9a_j6)&Vpyd3=u1Ky;CzyZB2{w-8SFKoS_Bxf)i<KK$L#Z9>t&hPP
zW5hEO^v6?*;>=Q0Ixx=hK6mry7%OccY<=uw@vh^*UM|0e<UumA3V1EXMS4ZYf^^Z6
zv7r1jS+^b+wuN&ND&wI7yvv<OrFe5$j`jeg^NbN(=Z-uN{k<;eoT4ARM_%=jp|e}M
zg<=ReuSC-?8dwHT%m+1bcO|3Dbf1J4w(c5P<zv?yiLTF1@GhThsyv`b?m*3SGTg|$
z1}YPEH@T>BjrIgdYvKDS01F&r9@VRBYXov86m=cF>lf`(<E=V7xr~eR9<=U;V9h98
z?tBx_R&~wPBw#QH(AH+Ps4O6cVm_T~lDWOOW9HiyU^=Nh)$Sv>k0xA`#(UQFkiZAm
zjMoR@y=`Q5jmgP4D&0kT1)d5k0y*Y{tQRg0-2OD6k4gaJ+MSGZ_|pM7Bd;c%&!=AI
zqLNgPIX|6d-fD`R13((BDzDx@l~TCX5<j}!*Da}Q@y4y@NTBqtcH>@_<=JgxVhP6L
zC>74e_gEu2eS_<aRu$H~4n!)_H%<>qp=+dGUod-u*gmHMx2*JgTWoI|*ct%BGiq0D
zg~BQR?^>E20%>q(clx=moj^tX)M~5kN0!a^$!}puW;}W=yg+U}I|{UxmeAv5LyFKA
ztjC4mb*WOrJh9@C%+1FbPzHSkIW1(94BThdwU!9t185&wj#Gep3P4m?Vvnu~^a7)r
z<~35Fg#*%}zr2p!7?bl?nfTkqa@(V=u|HAxQ&DUiNbI$(R^B+7ORjNV1@Rhxv|blc
z^7i+qU3iw}>mowT#A7C~HEE@t36)ztdF@rpVP57bJQ^uL$mnRm?MMekaKP5qpF2a-
zaXmg-#7yVbwCuBtZ6^c_Q$T6l-b*mrt04Spvc_4kUO;=~&}C#iM#s?AyA$R*?oK^w
zgjW`>afuxJde!SIXN`k9N%S?pVFVlm8;`AM$pk7g+;Q!JK(`^%<eY#3AqO}nw63)n
z?c)9G9l&%Zv2QhKtx%*qw|}j3cULmpzGWvKl@3KDb(Z>r-%o@J6xXEqZ%qae=%bJi
z*1U(ql7)3f9nU|?y{E$0sx6dzam`n>X$zG$ZL|vvUpFLr)=bJCOeo^6T-+I$h36)v
zv$Q1cBj&7&C(|L?GC}%cwioj_sIB7IFrZa{zTD=308hSY`Qm_wI8n`BwXta!7UR7Z
zxLm6oPa|PL#Z}bZpp27@3hNfnWLWM+aGw!xBGPo3rkX`g4?l%hD3d&o;!lY>+FLf~
zV~hiurQm-EwbZKfscBq-dFfgH8Pi`~)!P2-A1{CI!SByn`ai(h1-usV%jGU{*A=8=
zWM?MZu+I(nUOhV9b}Q!<xHQ0esr*fJ7>PzWsHB<|?kagvMj+Fb4sbsjy9KaS#xX?q
z(63HvyI+%ni^UrOW>S%pxYb6zR^ub{sBc<H4n_q~NN`Wh$)<qOlH?!Y<oeV`c5k{s
z6;W-TM#&`m)#zdouVM9|2wEq9;yE;_XnL{FrCZ4DNb)K#%)lS5ND+kF!Rb}5X4-b~
zpGvQLs0Afcn#*lMI1)*&94e^EE!u|1V|{K65tnQ)dh)Lx{7ZCsEVO9>f4b9-i~jGg
z*04N#@d9l~zMrMDM{0O^GlqX*=qt{fJMzHf^H&)4WVg_kX{5N8No8hv8051YlSrJ5
z92#KA^))6vLCtE3B~jb8JSGPpk2Mk&7{>s2sp3|1nA{c}a%qDWB}c&%1e35itE=aY
z*+}JIQHp`L{{YLyx{!LZ@%Yk3<QF?yNL!qB!JtH-#K&=tNSoMX3Z5e5ZHjPDP!FX#
z1)o2=mN`_8H)AH1ifzrsv!emgdea6--e>%^w^kmjkwOSurWxVS_qrd(h<1QHi@k*K
z10MAz+mej3M;xjTQICF@phD(VW<-%D1K+3Cn&1^tHKPYS5{LDsv5R;z#POWxjPaV9
zBybqRaHV^O{{RC(2@s5Y(A+d_o`nAZO0b6Ef!t!1I-WTc&?byC&ukqJ_YMznQ8Ob)
z`?AUb8<meE@umciA_M_pV8gBtYK;Q4%m(89G4D)?kC>r>&po-tTap7DnRuLo&rA_O
z3m9#s(R|3qAOVsG(xp!)D)?ZT&OqIR^rkd$lwTrej$WhuYGNnCh}k4o<PN`I&-zmk
z%WdEYpt%a22L9DPE|uHOjyF-r0dfb>ih@BLr6ZEu#>h@uGr{!h_|&2VS0>))U|>G^
z!Bg*#Tp9pw>vzh_43UyEjOV%U_~N92i@PPg!tVoxCu#g?6VEZZbcv7wi~vpv#|P7#
zQyAO%UQv$@jta75WAHQqDjR_leWKl^Mmr8b&*nRGOm(%xk1eBdh8s>n9WqB_kxzKj
z%q<nx<m|7NBOSBcW~G`tra)dank|5l_3O{K9DQg3VMJGqTHYWo`DJD!KTq+d&F2`^
zZf#V;!va7!IqAsyb*Kck-yojf?)}}abBy{PwINh2t8a7={{RV;1S)gEJ*WT;Yc#o&
z%!}nJSRL8puf0wqUp_$%;7yH{+!<Jq2Xji_Ym7W@BAs_{XH*UK$FZuda%GlQ5yuz_
zx-hMP2>ZjoKaBubdx@PBB}|0wE`SZBa58;8>LpnU97h}UQgeWK!2YzyB~&m|<?JjN
z4a{-Wk=xRovfG%KagsJ1DFbp99RC2HN&uC2#@l4G4pj2YN`yS;p8o(^atm3alst_B
zD8n%!j_%9t&VM>s_n?!>xl=4a?ho>J9Ra|{V@;SmayOk03obz?j@$yinf+)1V`jI7
z?h^DeD+9C;N4WWi;hI8jVJt5#kSG9&9y}5Yb}9bx=NP2jZ7atZX)TlQVm2<DN#$@x
zdeg1rBWbsqFsc}A%P*SQ9CPo3)_@gN9id4>LzUaGx0rLmCm7Cpj<m5NljT`lM;gYU
zJZ+q@9S@)!ded4b4o$_lmT6lpfxE96Bz*^ZjyJSvNS-Ev3M;6NPIqANLk^h#0QH&x
zpUs|F;ASz*vTq?uha=|PTM3@qvz~B28c#9<G_c5wsghaZB}0z9DbG0r@~H16Pb)7V
zMpaOEmPQy}6>;g4jmMq6=|Q@N-KHzKQX=^zKJCCR0{dhhv;f)QiNNxjbZdnNGN)1i
z>9;<g<4BN9<d{%M_zd1tZUytx9f1Qpj`ZoLhSbRv(ZrG<+F3&(J#m559y;QtSBB<o
z@kU~tZIP9fHt(PvGuNd6Q;tIuHu&UeahwGV>7JaC-zTOzcBtJMonA0vh23_uWE>C)
zKH{z=z1lpeB^MC&F{1{Jz{tQodJu8bu&8IukS(>%x|B@icI;;$00<+FqrCtz8aFst
zPnjSp25`XVjFK?f=cOyg(_1_yG7vUOWc}WR40E>`B#(aCrp*ypU0LH#Ex**Hm@&3~
zUO?r(_I(NV0+C9{NfS8XRh<bZ9d?ce4sd<OXaN|LBG2TgW{h>m1A&zXt8jTgm03m1
zV9Z#Y;C}ZU1NS<0KQTW~dV)BFA#)4An0&$I<(p#waC+@H=N)}BNao-vmEw{sjjy+J
z;E$Unj((*6lmJZdx{oN&96~@BYVRAq=`7jcdJGOvH7dm;UTwC#h$$g_t=kwT<_ncP
zW7uG0-zK7wXO)=29`)LGf=9?37&+u*9{kYqgL5>52aVa4oD3bRTL=y^PBxR%k&Zin
zK32U51eWp6ALluYuo=L{?u6~{p2xjZGFnS3GesnOlmKILoMQ|&l{q}%eR=6hkz5$0
zDItzOG?TT74g5zK=z5w~x|TLoNeq!d!C6d7=W$_`=YnuC)Qk~83Lvo%q@H7|9C=AL
zNM;>C0Q4O5Pq!M1EGum<nC{9*NftpTJYXMV(-m1~h0HARZE{^mN&ZiMPIqUM{{Vb}
zjEZ_JF*Gjs4I8o_DNJm}H4U7CJK%Qid7uD`gu%VDY_KJYqkzZn2Ey`lf(h(8bf}#y
z<PHpXD(W&ex;7Y`<KM1#4_~RNppNDSiYptX$&)Fzf182n#yWw|1g<keJd5Q?ErK&3
z4Zcf!2^5^7<xf%xKmMu)NA^`RBemcylI*fE%P*nhuN;7R$fpx{BO-T6!9VKoBv1|!
zh$EpJ0Km^5LrpSRNw73B!!t$@7^N&w4B&H~NXMz~)YJw$A#Wj$^dm^6Rb_~b1YCw@
z9Z28bo^ePB&J__PwT>v;mUiBa(46vnk4^?fN1J(867tHDD{R`xq!k3P-HdW_Fgo%*
z>fH9%tgda|EA61+Qb55u#x|aEa62B}l~U=YiNL+K%#7v0VCjV|*SBK7k)#9*xeztA
z$}HbBoBYo#3=CtQ`6r&(rIP0S12I%Es3&tMkORW!*BpQ`+z)e44`}QqZSldooC3hR
zDD}r6dU}sas>oI}W|Pb^V+6(neeK6S`Q+!h`d}Cd$CgW5Bzr(7$}GEp8OJ2`+J6yH
zw1mRQtQ{64R><Js4l~!c=~5AoFb4AzYQ_N0I3SLDlaGH+{6{cVP5|n|pQk@gw18=0
zB!NSNy|*wu3G1KJ`O{01xtka-<}#6vNco8!hB1tKj+E6X!5zsFsR4!w00Z0K89!4^
zP|CrafrFko>C^KgGyr9S0LO8D8|j*f_hpC!XFGAmae#lAsW!8K8Gz5sbK9>Ul_pED
zZGfG?<%S2R_)s!7%ONR%M+A}3f1l@97E608WxCZJ!;r0SY@ipJv&IHF=hu$@fTSx8
zj+}LC^b%Ww-by$8w{F~jcO&t^><O(;hF%oD@ou{=p?Do+jE0s|kS)~m0*~*J&~_g&
z?NKRMX&W8^@Kw)=HJ>+H{mrCK&vGMt{_ypWcUF*thHv2qXvKXWYOz6W6}_}+6cH#$
z<3-x4pkM$!1#-6bkm*oEZ($II-T{S09Ap0guUpoaYa%NGGHWJUW%eXgZB9}ga7Rv*
z)&zE>0v~#5r6Z*#C;>bB(0YteMIjx{78sqWDMb_j+~c(;dQ(Vf5OMibazKnp0fF{3
z{%Ldh&;?et`G?FHgWPjdDiAq6>F1Nh7@z{4yb53*l&*0=5(QJ#b?a9xqfP+nS<3wK
zc&Cfdt&S;NENM-ri3U&s_*O2rqsc4;1V4prTVJWhPZg&O=>16gQE;*1x}Sw^3EdN%
z`eQZcUOn*j(pw20HQc-&YwHV(TWM1UH4J--;yh8|MZ1Dj<cAz_RJ9X69MqyQF~`d2
zas_(d!+W&Upo`}j3$>K;aw@luz8h*b_fpGi2`iJp?_8gSC)7M8uCLnd<XBz3IL!?)
zCXb+wnCxRQs_kBC<*aEIr5uy+9N>FZJuAdkm$u5ta9DB$Sd!*B?jnsd!*Jc|QAc;=
z+r5h~m;&S1HRT>E)81KUTVxEUp&VDBTE}t_;N@|iD?d^;vPB|Gm}EWiQ#kW04lc~{
z8#^0|SIHea1Dert?HL<LA4=4_jwtTTYWtJ1=~$Yz*O7Fw#s)sMl7)ulag75o$shsF
zb3}G*#{q{l$h_%7vvbc(S3{;OW)tSd!1T^4xkBcBtX@=+7aM|}a4WD`V3OGiU;*jY
zxv8KYaVwpptzWl;F#?2u4oRxgB1XiQ(Yh*wf-9ZXEj;(#yPD7{a0ly5Jah*Y4x=i?
zOC>QzQHBO8dx*Tqolu>`3Xm@YAfK&Fxd%9@=VP&yB2<i_``GVV-Ws((VV+!MjPXe8
zyd0?~x2<UDL_uijA5-^%tBmitEgXKKF_Pv*JRXWoP!UNPCQ-QduCo6CNi)m2LaFP?
zsUgwM-L6#U&=Xh8g<~s2hD(dJPy&JTA7Ncp`avbDL|`o@KKh!a9+TxZ^=DQcHm^$9
zv5H_u@woRTKs336#tn_N%n(WBIUtTyjMQ*>i!SCH4m($9w(-PrV<pJ^DxKDo9F8T2
z_if#K8dnC23FfM!#z1Uj;8uf3Wq^68+s_&GrMI(mBMbL>gVLm()ul)fayetzQ*10+
zvxRWHZLI{220dyURoVdO@T)3Mp{&L@DvrOUNykopn5e-ZW1LV42L}h}X@O5&wM)G+
zMFWsC(!5hsj!3lw8C=9OjPP(P-UdpQY+#RC@=qS=@<n>mD(zgHp0(&;D)P^lxzC7=
z<8voVmF=#fkTD)v$NU7>vFP)8_NdK**y;s%rj)_3vi#fEU}4S=QC^qe+vR&iMq#{h
zk8xeOjXr28qYN~yE>ozP0nf^FSvQdkoGBHpBaCO|#yIAvUgK}@jEeA?-gAthE;1J#
z>#xxy`Fa2d2NlU&wkH_IeQTxA3k6)BeKA)7Gj`zPl1I|2@5Xo)HQOj0=j&PKVW0lB
zIRRw8G1K#*CHdEZ!K$8U><2xFr4xL~$8p-E4o_FnzS5-0l_&JBD^%0&H1W9sW$aeH
zrsB~gjO20YT<)o&tg6EUk?C3i<JLN&i|?H5kaBazYt_6p;s_c5lMo04oY$RryTif>
zR%n;zUVkcPgL=jgqA#3r&#h^DqF(2;Hm?BA89^1Dd*TRC96FQruQa*3)c))dU=K=c
zIySASNDT708O8?!qz;o*@oa05Bn7(Rc_;ju!IM+ebq5P>g;e(=n&>p21clntgP!@W
zw!_2mTY<7MpIlLJvB2rx7Mf-f-9CBG%xkLC^owg$9#mnQJxH#hH1rwB&!>8_mZ5tL
z`_j0~CAD@OjE_%Bu^oedcNMTARqal|JaIr7Yh<8v$rT`h6r2u6dbr?sIW*rW=PlBZ
z6>tV{Gx*aP3G3<7tV;33IUrUhsjXYvBW{okd(f4}Pj_(?3QG~ia$3)dEuh^R$TxJr
zJl1Bptjll@lvqZ4<E?qdsptKmGK1E&j60Czc9UxV0Bm+m#Al$aeN#hw^(?O&XD4d6
zHJ79%)RK+gDwFtEUW#quQzWR02i`U4VW`4?5tO9Sz^{f;Ne;if8On}oo}s3~usSql
zSPrBN<NDWWt7?{MF)_B{2P7|3>s&{PbzSk3Z@&QbBDrfpLQN)ITW2eAXsICqK5udQ
z)pmh1$RCw5Yw1gp+2_48?M`?&&$zBz8V)d`o(Jhytr58(o;&*1d{aB%D*jcgr@=8Q
z#9@8KG$Uf$N^6x2%t!RA14S{Oq>)#w45*6WcIQ2*FZCGX8@CeK;0i7l79kC!8=nJ=
zVzIBaMvxfd#s?YgRW9!&xqevfs>3AIwlMp|mgb}j+L1>UAOHh`aw!bErTnr2Gmv{%
zr}$Nv#;RGcdsmrhDqd0UMl02PAr|IBRDYlU097Uk>g^-R&IUoPs0INYIsED?YhVx&
z=~@xTj>o5Z209_magkOdk8$**MCY2b4-^4v*4Pd}8SPt^mYYWR#Zc36lFiU`tMgre
zrw0lu(JZa4-@~Wc$t;W%D9JVQx5VESN#cEQ+r;hmDA?x)yYG#@GFT&RKGsdsKL;JF
z$ows4C%awgyb=i~*Zk(IVIGh0;=|6GF|-KOj@9m#*OA)WtZCF^iu2zLz_u1?wL+bv
zpsmlg_1x$1slCRPj*4ADk4`G9O(ch@HJcsWd|+m*CCMOd01u@ATv$tkyyC1!2-*Ui
z^Hi4TVD$W|WV^^Co}QGh1-pbIFa{5;SB?-HEJZ;r%al7o{A!?{X6uiwE@9Z#c@ahd
zs*+p<CmjAYSy=J7id@CUT9+_bbl0vI<ru0A^Get}3b@k3GIP*ZKjMECY5E<jJnjsb
z`D0(a)YG_FO?OeZ(d^pd?obqT2df`JUMb?Q6y0lc7}450P;wA=`qe)Y_=5LezG<$Q
z`A39|AC*_oR!WSY!nKTTxebb^ZgJEcigC*yYC<!CN~3{-4r<XNsW`wKkJhY4j><}m
zsO?d#Zl5;N!lh3ysz~uM>z<Wp1Ir=QkX3z6O6kaMF^;39Nf5aJ><coEeQ6Al?mOUk
z&qK8FK!l0piy%nDoPpY=69&Ue8ae651X3h1$&W5%<Y#Meew6PfQI+zT4^hnkDhqcY
zk1{DfnH6p*?t>2|Wt9i;vCUEGxE`aRr^Y#82GYaVk7{7chEt#4Tc{(`idfd&hGV#R
zT#=4HsH*YYNgFbmO9BAH41xL7iz<=j&u<%K@XN&lE-PJyAz3bCQP(?;Kb=RqHgG1l
zk}^&(JJeXV4jMTOEWasM85tggQ(9??;zum1cqHcnfF+HUTM$nBag1)qU&faQ0H7@=
zOb@L@gK)`2U~`k4AO5kccIF@g`KCF5$@zWy<Wm7)5tU_~inDgd^s7;p0~XhdFB?L$
zh3BZ?^zBKy;c)Uqmr-$s$4}4^_|zc6=m1$zhT408dLQ%bXaad~gqy2AK+aSZB!l@7
zO)N=mAa;sF3!ELUGCrXFMKKJbL*(7Y&J=*8?fn{(P0^q?mZTC04iji@c)=fyF%s>&
zRW7cx#K$M*4TI^9qpxZu+vYHu*b}!PuNn5FA`+?PyTs_<HsPP;Q^dDxDKN50&RIha
zFb`(-?LZ6(63H4xaAO%ew}Pb))Ml+0xL@9#w=sYf0)ZgLdi^S_*8wGCb8NsIVbw~U
zWMm%Qe@a_%12RaLO_e+$I{`T1fgSVt&;zq?F=0Kn!MHCAkA5@9Y9tU6e5;a^Ou&IE
z?Z!Ibk4~S6shRIv%t;E}4Ci)3anz2vA5m4zu@9E+-IhWDW>zW&I+5xRdH}NG=2=8$
zC7vL>x%u{ja85rT!lDAu#tioD3${213JyBp`t#nK5l=my-ry?63o?0RV0PpKnrOI^
zSk%nkW1_Z8HV)mV83&)`Kn*OD%o+f}l#zmPG0*}0&(eos<*H2JvmRPLM(?2H3UoWC
zBZz$5=jLELmE-d3{VDAfw&2G#q-|;j-R_y$-)=|a{{YsY3E>jMJIQNu(rn@Ke75JP
z!Ry;Scr@+v$;8lk%5a%=2v8n4AmbPq{A!~$yoid5;rDGF3NAtC1p4Fg#aOl73fw}I
zmVQHtn4<yDRmUJ49;2re0K`~cK5fi$Mq6knaM*f{t?GO8+L9<)b`-zd5Rzjnw?8Nt
z>x}X1-mFNIEJw|^X;LsjkVZDQ8P4O$2m7a{DhTC<Ww?#fc(BDwArdQqxL=f<WFLI-
z^q>jX?J~tIuWb*M7bT<}v+|w}LHpcp9jX><XY%BDr%2UKHWF2RIX=Vt-qe_6lr^o>
zhQTB|6(n#@7@Tb!_vzZEEq5H*@>=2%xRnT}B%Q&7FCK$}IG_kq_oxlDz(wV5a1^P|
zcqDZ>InO<hy<S(kaKC5~%@F<DF^h1(A1)joyfE*@QF(1<+Da^WWH5P1$7UJ2?#bxg
z$;Y6jmM|TRH-<NJxET)Jp-v8Q*FQHI?Zp5+WQfRR`#eZrV2o}9IL{<E%16Fw8VDU_
zXzpd+xmP}4$_W4*V4qB97{)%7_FMHLM#S)}+m&u2SptuhcAR94?HzmKqPCXVV<PNg
zS)&M_WqqR=B=rXesO{JBpb31-$ktLMNe9Se4KJF`PB2Kv8NoaZ{{UF-XIZY6Ss+*>
zS%%ihh`H>TBn)tQInRG(VQ)09@k~UehTk|AcE;iNw{m(A0LMal(K5<jU?+;{cLZ|4
zxx$=`Dfc}%GypsnF}#t-B)~|ZmUJMJa<~9-f^&|Q0!=J8fUBy=V+@NR{o=0P6}|El
zgV!8$gGm1XXpw~10bvZm3~HfWNX7xjPQ3@eTAo2ClJbzNAUlG}T217F0mvCFbDW--
z&(s1StcyRG<>VlOg``o9q^{hIVD4{zPf7!$Tp<@zv!^5@?%Ra`kfd-i@{HgNd(q?@
zz8%nP7%dwXC4s>$-v{Lx<AnmHSGtZTj`kK1H~Pmojg%?KI0uoCai4s8&;vHE*e&9b
zOira&c49lqlh9*v>ODAam?ECPX_h6EbTc$WWE@DNXyg;g>_$3v#%Zc7-%wPH+*=Wx
z1;NSMG1roFp1;qEXlL`);kb|HmDWA!<z${qV<389<a_3TA-rp5GCRj;2mr=ma)&=K
zKG@*$IL0{S(}A>>?j$ARY0(0PJOj9ZryL9^#xdK{rJeN{MY>9|Pa1AOBpK(9dz@#d
zOmkIlCbf8z?GcspT1liEijr8e=O4myrMdp;pa(|<+s6!+j1N`;NZ#4b4mkBayHpP!
zlFDuj(SW%bQUd(gJof5;{aK|{wwiLW+{+&S0Fgw9FaXX5<!(61+&``<@vY*p{?DCR
zTXDimm0V|W+D>{h4C5UBU=4~^cv>b#Xjq{Paq_CO<nAEjB(?^5+InM_q;7%a^2~5Z
zpEDUlg+djxjN=1=o|zr<Qpa%eTt<_@Zyc#1@|}>yC~lyPbDxu;AI3hR2()BK<@;1@
ztTBQlG441Dyyx=hSMdN1jI&6s<?izt(`q47fD8;j)c$$qnv=^CmqN;7Dyy;18MfmD
z9D|O$cFi^IV11yKnE6BlHdKt3JAQ7Bjx)}1a5)4%>I;aWk>1|nqg8Xe0FD^oCORA(
z<AK|?03^3lxQaWZx4cz<-njt-Z&F5ZK^@KquO^j#%e`Zg306?RhKf+dhCy?+ho*kG
z^cghdB&;yWh~W)_Nd>oMa2RoufWOxy@mYzEIoVWfba<7d2PBLgr16}Om+0KojJ$2F
z=3v(MB}(jO5{3*Pl3P6Bah&(Zy+Dh798sHT;%L-?wiyB4*yVi&8=MZLcc@&fS0J)0
zz`rR~ZpS43d-Lz<OC)90yr2LHwTT-6$vgwxfC2iSr2`UcnJ!*mHW*`=FnpM>++YEp
zPC9qb<x}PjvNRjllmU1v+aUJNIR5}5dC{Ig9}&4MfN#$OYT&o02k{-M6(FGs-egDb
zso-OwKTdcQfQ_CuDC*f&0rStwJqL6CCYV*3)t$i^<yo_ya(`Do-D%~pjKz_G;ZV0j
z_klP(jAVUJwL>Q4QH30g06Mwn{N{iFRiu%LD%s3r1A)&U)O4sp*bz}lY-6bF)A|~b
z0rMAf{oDlv_2hqvq%6!Eg#cuQ7~pmNIsE7tC?Y(b3THXz9PkPCt2%wMTr8J2J5x@#
zVp>P}L!QHTU@|gCJ%`LiEtRxWM<n;MJ+7T>3tUXApG-!ctb2L`QE7HpzCG2gY$Ac6
z(&EpNZ?}R0IA?A+8RYxmWU;A~tTc@s3r@W8?z?GervjRFsNMFNq8KB9W@H~Kj3TN>
zo{Bj?F+WP^T5X<*rNv{Xq4HFgXKr3sKY85uVt>vtSY98}Eqp(vrIna0crwgJ8dk<K
zeFtDW00nDXU30aM6^-s)i+6U*B9gp)E0foyzS5Xn+97!V0EsKKfrAn6+O8cwE11f<
zf)7w=xQ{Wh_=#eY2=5)OWavbr71rtACbPYa7-o(@dxp(H;tz**TAXY=q&esauRXZ<
zU3I51YZ<42gT}`oVu5or*dn`zPK0w)DMtIO4S2i|__Ioo4?J8%J4iYF>$ULatEf*P
zOZ#su^x)=!sa)+g9x0_N2E0f{B+C6oAk?8J@2Q|<#8XJ8EzB+k7=Co)wTH^UiU5R)
zY5XcyQ%pal05i28pESOdho>Kf03WRbib2+tQUO5bnKxYYsZe+AS^9<ITdQTVezY(P
znZz-YO><Y8x0dGz<?Btk)K+IXJ!=Z}U1U3n+IgkRaJkW0c!4v^?IyYlEp>Ry56--{
zaukEwh_2>~9$bc%tUI3B7P%6z-6G(QhP2?-Z6yFR44+!?S@nCFBMQz#4vY;!ZQ>n9
z)=Y0Kzgkyl51=me`wR3tl}>w#<Mr={RyXms*pY`(fz5JSCyooq1gz1pJm=QC?JLAW
zWe3a*J?fOi<8z0#@E6$U^4$t!fWwM;@a4s<-ef;8L%_#1>lXLW+@KN#KU#FUb+qFt
zgl}qkF<Qr++g?0K!c}GC7_4nhMVoda;P=gXJ^qAS_*I9f70YUx43YfNuP3O*Os~*r
z;v~~rMh=k^^}wj7@cFnoXpuSVxK~c<_QMiHG3rNZY1ASZ8%{@HwVSy{6~2H_ef8VZ
z7&T~VY>SQTev4Xv+8O0lzysJ+GF>xtkKdN5xa?7FC*>~T@H_A-4S^Y<P(qJW$*n<i
zE-(UZ^d!_W4>a<i4{98cSj}jDVgVk;m~GoQEzN4JxWNEYn{k3M?e(Y`l9uhz5mP0(
z1Mdpa5GdmvDrB}?Wx2<%Y5>g;6Wo7|J|OVE_{yAituq3EP6r%jqw<szaZMl?E(yV9
z0khZ&kX(_GhR5Yg<)ApnYHyX73IM9Oi&jq3wpnsJWY(HPkP3i5T4tSWp?U-FT5BFL
zkUq3sh^(=l*xU*0(v_oZWE`JCRtf>__|t$KWK*~q(k!jPIA2WjOBJFH0LQ7V5*Hk*
z=hlO_Jp~s6D5492yEO8H)|>$L6!qK3Lr4Y)hp7Ci!ZH2okO9xqoq#)20wEa5`M*l!
ze1B-)Wiuztxa4BHJP%5xt=lc$ogx(kfm%|ZB$Fm;>c@fEnB%)D>`_lc+jVx{7Q0CG
z9j&#zz#U5T_pTpUfa&_9!!80A;2u7l*6xccz#^H*5=8mI>$KO={{R}BUC%S%nrE@Z
zsL>2$fmJUeO}RO#G#S3xYKA4;4;<E<x;)bXpOkx7&CU%w9-?WhoITWQ<_u>!u7f~K
z0fJkP%C8R$ZzYKh_?pnP(!R<-3$~mh&^AMS*iZ=0MNk`kKU%q}7DIqDfmzYb?UVed
zn2{?L<K;fJ87aL+)4}OR@=gcnDy9CVYo*8L-bfQ1?e1zuZpv~v=xUV2m2Jn0wJANh
z`c+nsB$8`DN1piQN0py?#PDQsJgxh&_p7Jz#9!!AZBf_Ku>Kv}7P)n9xy?B2C%N3)
zY3nO4BLI5hw`}z2;$OQ~t!-8`2NiJ!C;|nCZyRw=5qkcWH6fs5b|}Xg_oQqdIi(=>
zqzF&7AR}&{01`p%zTrZ|TCA)=c|9t<)!INZP5__<D3S7iTF=xkQW)5?U;$WK{{V}u
zbo3@k)E>h*C-ANo{{Y0VtShW-vOM(eYNH0k-HP83z9BA{8ar>EPS`vO^26gxoBNE)
z<%v8F)w|+-6kZ_(c|9@CYnapgGSJL0y$x!kW<zJ8czX2STafta*S%>?3`$951m}(`
zD?_wvJACtuQffM?+U1!JM?C)kpGwl?qRq_42+Jyg^y^&CtKvmekQ{CpALM=%UTSwU
z#_SYF89#WAYmU^CS#D33p!Uux9NO5c8Y|)_X@2Q!ecmxt^&M5NRD;l-hN~n~Z5b)}
zQ{=FnkIU57ZL!$LnYWX`%|6oA<;MpVsG23iH_kENo-tdRZjg5X1_$BICNncn(w8GD
zGCSw;u8!AFj@@@kKs|a?lC`#-9vH4iKKZV9P}OF-VgnGK-RfH!Ma@%G9LH`49mQct
zOrLm?ea#r{=|NtEnvskLzizbk0*q1I0m+~TXOBv;Yi{$n&)v`GQrOtMt_d0TuG2-(
zS;`W*?T+;>RsxQRq_KGLqw>vqcZY1uDy&q2flShLb%9li<+0MbdmAzjLMm@@*uQEr
z0qa-NGC<~%+TR}adN{b^s0dX#=~60Vw@+HKkp&0Vm9VNwqy#THhCBn0TH}0k<7<5r
zO_TSd%^-yU_p2T-))P*$nn!F9GuFOtzq`2cUx-<E<^^xgwSyG2EZN6DiM40Cxh2|0
z&OHTtcY{0?3>K>)Kv<5XRX>K_4T&RGo)8aSMS8?`=Eg9ngJ7oFDO~0!(kE8^*}(Ls
zMWoJ1E^(f<(aosDx$_jMs?Dj}4vaXd<{gUG`cBc7CatZMYm$Fjtv<C14j2>dSvOka
zNJ_`h)VZWSQ+>YA4<{L_vuZJ?%BldY6q;F%OCEh{c;b+bIjr2uQ7t{=xjP32pgwUV
zhQQ5D4ZGls8k||P9RC0_Q_NM2_E|y3{`DKApb}q!TSm=cjJ%z>>x%N9h#osjSsu$u
zA*CENqmaK(S|Xg?kUJ%ITk&^_6G}#k88_S!!j3}yYsmF0`;AWF=ecsuc{w#+dE~i}
z%RGhHoaCOg#ZnJUfz(%IAfk*U?ma*N^Y~D?4UYb_5-0%l8EUdeZ6x4#sTEUpC04~G
zYa0x2D&FF)Mke`;MI~Hk0|)e~NCbs8xB5NC3F;e)mA9!YEGr<#-W3bF62fST9;B}r
z{3=+3U^F)#;Yr0X5-%Zu!FbypJ^iZU3!S^8ktQ85PJarnS(S&M0Cha?UOW47N~;4L
zq^}X{^9=t0DgbeK+i8{`EP9~tQ$|6@*{%RR2qcWq8s!M`o;lOD0AOjX(Gi)TXo>Ef
zPvB?~Vcy{eE?`*!=WrcHJ!utfWssfk7t6<SifnO}0NPw+dO6yDm^A5Rlg%G$v<%(O
z3ZKkS1hHGlN;-s?4i3iTkEKAWBYm<0J8u0c%^ka;cqJ<Qe2h3f^O{z7nlTj8hGgIz
z{{UJ5a8x-vl;fWHrDQu16fWMohiZ%hNG-SJKQJSleQM&`$0;cc$Q1neZ<PMHrUM{n
zjzC#s+UJI4I5__R_0-0Ar*-opXo%$bZISx+{{RY(ND7womPAqsz&RcIQp9;sFm?bK
z0i6E;^}oh}5~2*rCAH4d0b;C3$g2`dcMjFPh`Ix~GcHt*UBarEh(EiDhyw%;r90E@
z-QoG6pUWA@P}ovCkJ6YAS!}0~ywqq(ToqN^5245SRJMXuTwB}*2MgtrS0~d3pb|DD
zW{x&doQGb0j^RqHXz=`kb>KEZ-l}uS80W9G09m_PnWkHtP)X>-Z71q_el-|NM<L9T
z+as{r1|(2VV}dc(l|I!PA+ouOLB;|}liR2xzA_JPl#c5Jk|p)5dx#leyJS)LV~(D*
z2)7zsd8)8nB&vsNB0fhvbZlVf>H1V=L-QrvBXazt>?nBSpyQm>dADT@lg%4sG8a{C
zfDEz7<o6vrRm)R!&E?zOnbUsg!UZ`PEDjsnpr!>+CI^BrlD)i)LX5CGun%$5jP>-Z
za<$BCvPCl7pyMrqxFfmbgWDLY>LZp%`(25{920DXNGFWr^y!SA)Evt@qDUgzrCDW<
zleB}#0AS}l;(!)OcNp7baR7k21NX8>I6k~*6#<QqMy`^gXUj+1kO{_l{Ey>EBn-s5
z^1y~E+C!WlOnVP}A4@Pq?I3MBc+T>1&eNW|aC6WBj{g9q05#^0=49U-%P?YDcNf9W
zVtV%H+uYTg7-o%_q~YUIa5Jzt&pdE?W~<6(XU)`GKX^(@<lvBVpPUcFJu{r*l0ULe
zgvOUDz!md?wAl4*4p$vB&mE`&d1IbS7B>+r&KMR}kCq4JZ<qm(lw{=Mh+Z!(krGq`
zIXNs)6&&ZWz{kHdku}3ck86G;{nE5s30#BF5OI=DdK1C-rJ6ZaZH?`!y2t`I$WiwK
zPDul=pz1j4XaOTek9mSqESSqGN@8Lde53=64jQDp7jZ`*ySG^*7-W^9E?aT$fs!%k
zc?Z2$x)!g*vB_^P)+pPzkPZMCI436@^WWZ_7FfK?crPv9B`U?Bf4rH>22yjL{`upe
zpaqIZ6*8#MDCy<NpEn>9s!ygt$3u#iIFcKv{>e0q``3E1Y{Iq<0Vfy$a(aCQGJBRV
zyqEFYY+PseK}iFStAoyZ^Y5N1fi0$pvoi=|AgVDEuR*wA@;+AQpzHMj6Had#2%atE
zr^xXx<w2425~Okm83&Er=A$<@(lh~M@-7BTN;w=JP6*_2`kHiB?50;{v<f2yQ5?mA
z&q8o<^56h)IH_8D$h^5O(8(mE;p4*+NW$YFb?$O|<J5p5i7nbMvfdEVkb&@3$T)0u
zJ@LmqI+{r?FXAcogpOs{-cV*qHv*vJfOyIL{W~_&SbT*m3&lHxPcqb=K+Z<eyz)Ad
zaqWRcy|iN6b-n7NA^_Q0I}V5dCpZL=o^i)o00Y}dk?pq-&c~lBTr!0N?<wRiTRyb_
zjQ;Jd;bx9W@WEeW2Eyc)Jx^b6!lb>sc-=nI7w#)<k;yV(XKCw`->+;6ac{Ib#dB#S
z(PS~m00XnD5Oc;D3=Eu+KoCRZn4HE&-<nk<fQ*5;CyevR{5sH38=TJSrPRbENeJ9e
z7zeLhob=|1gfqO?Icr;>%_7Ar@N<#?0SE&FoSrZ^<chZ>dXvN%6w08FE;MN7M8FJO
z@J}Z^a6kYNKoPh0b<7GRmO(K6+MT&ObCLIPlafAca0NEn8;>eUZD-sR{rKN#Jve1N
z{(iZsCPI^MYjCQrvNOj1Q2>mt2Sw;`2Pc6<-djtTkT0Bwg>C_Sj($MHsmTDIPCaM=
z^38Tr%(+PJfgWQC7iit`oNgHB2OQ^t#wwDVNl*f^Gm^|(&N2o+c%Na&8PB(BwGf^N
zk~1SZk^zr=WnXV45p%#nllM<xNF8C2T&#^8_O9;`2*uPU#w;)kC>xI><?II>o&X|P
zjI9PQg2daA3j-Ut-GFy>IVS-1=AN@^KfP>=g^D8T&j=~y=L~z64Y-m0bHhv73`pL3
z7L9Nn%bXF@1m_s}vN!;9*9N>+yJv{OA~S_H*hccVVB~^!fVctjGu6GQ0zou$N3=wU
zr*`CmOds}sQV8H2agGVcAR1y@vABRkD?~7oV&QT8Te-kLE(yoC(x#kVD?|46-4l_M
zF-I9VQS%YNJRU#2->HHrQeBSLLvf5ss=3^Dr#MsSK;v-WaX=Q#jIivAONpjpSuj>a
z1D6U8bDgY7`h9Ap)am9(Cbxi;AdE)Kk%rCy$0r|wG_P+0tB5Y(NZKqZA%TnlxgReC
zkTNlW$>0Dg+P0%@zsY%S0R7=%BC`D41ptG%_sA=ZbnieEW{%C8K_qt;++n1Ii9yIL
z+2Cgcj9?so8K=ysmmw`~(U_saZYiAllYo1AjDB?au39!?(L)%Nh|H~+K_S;6SGEWQ
z5;^<^D@FEcmts$LF^}Dixk4Gf^A-RPmn5I>k7`2)7ohK&CX@zdR`SH$t}+Saa&mr^
zN=vIpllQi(m2mCllB9s6AocEBCyLPWBrK-Z>LzxOF^Oa<0R#+|>DL+LcE)(97Hh?l
z;we>pvaK=mkTw+MbGrnSpUmJI0HE<kBW8)D`5j|u<x!k<;OErmrAPw2s=i>3G0Qx?
zww#O)#PLStF_!sJ<UkZ66TEE-01N8HxhJ<lk(M-VBvJ=u1bq8|3PWvdE;Gk(Ty7MG
zD|x7!pJ-&`9XJ4dr`%)ucB<~{DGovse(Mp=4oN5TAC*ffM``DC69;kv=jQ52I3L5o
z=iGbL53yXsx6BSUsaD86a6$AZ2dA$TfR0fb#u)N5$W=T8h996jeQBU6C6fVD3IXff
z_5CT?W@i!n%1W-%GF#;_kJBUZq>+@(Bc=$EzEyMcbv&Nm<j@2KRbK*6l#ZWH)oR8j
zo!#C=wzf#iTwLRb)Pe~<r2Wu4ocd8~2c18Y8wk^B-875xqVbkv=sDy3Ycl3Zd`Wq2
zq-bJR(&CgLWl!E+N&VtIPhrpwYGo@Fkut5%j5TXrGflIVbcmeCZ)~RqR_e^e_dQv=
z3i>O;ejT>(-ks$}5$_}e&Xf!eIx6}o>^~Z-;2#Iu_)kyV%CD%(xRJpmM8EURN$u);
zn&{t?>sYsPh}-k1&#y|6x@6R3b4a4irPCvAW074Qjo85Xvs{?_z;>+*X<0gF>zV~)
zw1#zV4l`2~M;w5DwanXIU|^hjR*V;ejzAO&#mThGX@2x;_*4s{+o8%X)9qFxxd)*Y
zVmU(`W`MDoccZN9f`2-|y6}55mWF0Sp4HuPj)2okC#ETg;1@yFE%UXKQSLdZQr_}E
z_15gC)p@S#D@GB!W`ME9C!77^J&j0SQOhVlO6<PH1fwq+{#8!vNw;MtEUER)D~#p*
z)aby9c-q{nQ*~<@p~*rRdsYd*co?jx!j;B!1afIWHIo*mr;x`cocFCJ0M9gBWcr=@
zTEN?RHRj$S)@2j?rzG{oblxI)4ZakRan`sil?+*1?+$3VixwA#d2&cNt)Rkq_P3>S
zx<pKpF&uMU1*?&tryNzGGL_O4ZKs@7BE?7_oowF~Ff@m%jFanJ%iSxs181%X?Mgt4
zg}e6tbqk-7k9<=hlgv!#ntP4WmG-R4Dp)8F&IvWz>G8<0sfI>EM-|EG(Xz;(jPsiB
z^t*5%UBf4@p{S8a&Tki8=+gw$B5<9gT$MG{=w3gxxK%4U5ywN)sNQMT_m<`xlnjTa
zM@sUq7<ek<PiDE(WtBO~$r;DyDMnz?^v#EeEv^(|ML$DYVXbb5J578`ZR2keczR&6
zx7s69gOP(>u7mN$5w&lGu(xu<AXchOoe!pNv}<`s0DTQ%-}qr4Ke`9pS0Ul=ih6#c
zi{)J;hqzV;{{XLDww>aOTc9x_l7HH#boUD!z2Aonc?e3Mam8g#r_BlZlpm#fqTJhE
zt{5rJRJqb(kQRiGp{a0BV7o_}i108#2hfU7FP!nsb$8lIs~oP@&121Jv5w_99r0N>
zG*V>+01kH2xa16s)wPL64?mSCg)`srsj$jur;L$PDD8kTR#Ft*)33EiBT>*AU{ht>
zI)hQNeKYj!S_UNAah%dLX@kcU2+C}7D#eUpm=lh_olI?&oOP@AkRqth)`1pnz*WZ;
zK1Mr!G_j)Nrau~f)g5Vp8*Rr?>S>_<AB8=NcFCrVx$pSU0yAU3A4-hL@A_24r(kLq
z34%xlfEs1|e+rc)1a<u?45og*wB%$Nz~X=`tblR))4ais4MZ7F0A$seZDf>ig-5M5
zs1cc0vHU5?nMqYrLF1)gO9){br#bei3#4NaBC3wQwQ2&n;=d6zc`dI5q;3G`rE<3N
z`T0}?5%RD-G3#E-@e0i~4K>~b-6Dc(#`K1g8`*7clPQu{JQ4Kc`PaRHo#A88#755N
zu>3C7VSPDcxFgPt>?5a6mEK(HHsN<HgOB0$uM_aljkUN3oMVnrkUdE4UdL^wLhypb
z;~urejit#`PNw*I^FW4A5kVLw{#;c@@m-N^rbP$do2%(|K2rlCqk87N7vdHAX?GGT
z&(Awbwlj+4H$Bqs`rh_E(6XG4$E{-BUs_nkUg~5{IRw|u7Jm|TTL&o<hL51g{<TM0
z_=9_TGv+ywxg`Gpo@yknG<%1MJ|$UM!s}+p4lqeS;nKWY#eP1x)S1-?IXz8rGu_>4
zHvkRuO2>skpU_uj;ZKJ8j;}m#scyG{i1`%!?fCQ*Ss*^hbpQ|t6<$S9dg7&#{Ya|L
z**wy0qnYt!1ME`ZcCKgP`-RmVPXyO(u0`fsu=f1x&ip?o*)`z3K5S72DI?q?0K})-
zgT+T<F6(tYc&QILrUMHc`%<aTT+kw7YGjXZ;Xnj&XOmBMSo%~qS0WVWjCHOT#NITw
z(+OSSq$dG$%?nVyj;~SF5(wFyz`)7Pc;Ccd99=^MiKGm$1Q`!Srs_T@n@}gukySsq
zr}@`0s$499fI-iEb*+>aQXG#hpI+3iuNq0@mRTFCG0rQv@RXM_x|h!tMCriKxF}Lj
zBd6(IPKgM&MJ&oPIrXO%VKZjoQFvwCPim(!qKvr19-LBYI<34B7D5lPJu5%$GTz1u
zxQ;%1V4AkXV(WV2*|Vbb_Rkf@-s=}PGP7g8d)Ha5SuMcCKmbi+9TmCH9r+cTxk$v4
z{_%kX@H=Lk_L==fZa$9cxfsu~)fud|IWnooIK@t*BeR-9z_VZu4m#IKryzVVOep;7
zzLBO|-0ku|){c4aTfrc(gvlrz4o6x~KrI;2m*@FHfs_2}D^}KFwNn+iUHIxc3d+>=
zsctt%2N9g}Ss2O5<kU7X_Y+Gzh2~;d(=pqO)36U1pbTL5q%pW1xip7?$fufE;c4Fh
z5(jZe2+>T80xo^UZ0R~v$m4Kqn!lpx#rBpTDfJcTx(0!btW;oi_o$StG_Gc7J|8Rr
zDmLVEitcpnEn-|K`GD(=YevIP3aF~M6~Ad>00o6ctfM;9Pvv(lYr$#}Mgac+>(!No
zPz(y002I)M#TGcn;Z_0wI%b6&Q?bCsRlra<&q~VG?-m%HiNFG{+{v*B&MU}%EO@PS
zy*fol0z<$6_oG*!&pY_F;+MU<Z9dWRN#_Ql_-moNT%p)^XOer?2ZeNNjbl;!M9N*H
zB>ow%qdXPil(M%;9xxjNkSe7vT@eX$9hZj$R+f>W7&Wshth}RswT~QSNCTktseIj@
zpwd-4mC8PSG|G7Z`_)N2JS5K;t8wZKt@pAj>{^PPZWUa~lVc115lGpIa1MK7r;ozc
z$^QT>#cqv3G17ymMl;1LL=4!p3v?I}txlReE71q#R{sFBqv%BgQcl8^qCH5{N{oL1
z{Hi<1Ev&8HX_*lbcQZBsP&%5ASMfcLlV<lfvn)|BbKLp?+}F+D6h0?jc%pZ*uqF*H
zPu)|@ht-dNr%GxG><!q`_@D73?ea^f=uSnj%E>bS0LxEd=qt&~vxB>wobycsl1CXd
z?)A|asI3g!Y;v4nj<n!N98t9K(2r^W1b|;@_o^gZfN;z5)bT_e$CEPd^dt%rIip<d
zNfv-$Er}y&$?iG|X#q2tqrjRC!G=M{^`@YO`9^4uq3KdYvh(&?mA~1~C-5{GS2(%1
z0Q!z9fSFcw2XB`!{2M>kni>Xg-bB$b;{&JUX^^CD*@ENCZr*1c{c2Y?NT0q{l0KmD
zbNJ8#qPWPnx!uM>f<Zrlr#rDYp4?=0AZ;}mdsjS%iMtRoKM_+R++?l1%QE^aXRmA;
z1Th3AT*ofoK>q;ZD%bi^UE5Y=8Sk9caV&Aki>pvN@~3I3Vz&%Lma{4xj0QM7ngCJu
zX%uf(jgKQ~&ON#2qz^0*nJwoIqacI*MK$G`B4fCYDS=SgAZH$+)o8k(yaDUz2l>qa
zNg*<pmOwXwka3E1U`*%}Y7Ahz6Ug_XDCCwe-9%lKoPc|C_~N7u08*DW<rs66`AMJ)
zkwrWz-crLXSi|6F@%QUZA7ysL(L7E78HnV5MxwTe4=t_kyt#9N7;VA&^dQvt4RDG)
z_`KB5-p2AhfgNdxn%P++jqR>}en^e7tViR)>VBA|W?&Rtz&OTEHk04wKDf<83tLSt
z0WcBse5Z2Y0&#=wnsutoSN#^?NZ8Mor;a%Lrw6BM0GV3aP{m$Y&<~hMxgSxE{{V(5
z&1mU?5*J*8jT8Lb_s4(Inq^D{y?`vBWm+}Z$KUXx7~*0c8;>SO!m7!}!-2?Q+XvI3
z=71PTl0lQS<dy|<f)6-7jVV@1h(Z+)%&)*uefu2er}$N(FN8}jOzXEKkR(&npHbhv
zHaTHnizISF%%nG#+m{*VD%k_E;Evx)U_{X|xMp-AwyQ2l103*r=hSqmVV31n5Il?<
za}>vzpkuDzQGrrMo@gm;JW}z(5MyV~Fh)<~{{ZTy%9C2iW18HfmOQ!I6}ldCj@iJV
z1O;7{k_h3D6;jbY(s%vPy+(OGsfiW4Ht64jmMbhdE=Nq2?URi0ic~RWw;~As={vVD
z`G8(Mn;)(XH3l~XcaW(ef{sraU;yJB6F>_04A%H9BSsEUU9*mz27c-3{{ZW$AW2!I
zRNP-CGr5T1gMrj%Jr5_XHYbS-MfZ>p+cH#gap~`mp~0pnk>v-Ct|Dh%R!0tu7uA=M
z_fKC;@jw<By||5UZ6lrAA$KVZRBh_r{<%2EY}3?1CEB;jjHL@mBiu3l-*Ly`&#e)Q
z$oBo3NX$_nVzI~=w$eGr89e8XKMIe|Yk3RY+p3p+p`|`h9Fv2$_=a#!4?S`zfjzgG
z7!p}dp;=0|%o0W!&caVz2I_b}%0OBuS}U74T{&)sJbc)}VUJ;t$G<h>duLeDqj=N?
zV;f<Zp~xT;&N2tE>xz6vduVpYc5W4vE5#cr+xJI8IXvf#a0uy~0uV)OB1a-IjT=93
zDG{~~dxqe8@y-Y}HMDMFk?iJ;RK`Fs6+3p5kCZQ=9gjoOnv$#zqIi_e8-TJXFp-g*
zDFe`B@gAa?BE>qEidKt!YX1PdB$r?}9oXs6_4MyR3bOgq3udv8&5&(5VG9yC3~_}x
zEDmr;86D~*Xs(o}+9ZKO7gH==b`&oPqXUnfS8m>f9=&JVcNf{AfV8Uds^J-AOcC>E
zxERMgck7NL^CFPCO>B{5s>o0kE)yLXa2o?Wal~SPCJk|CJS}T>rZoYhQpFI0GC&=%
zlk3pba@<=BhKlMKkQCmbKtj)vobU!t)%*<+n_Gfrf_6|q^VVj-B#;RCP7fy|jQqW-
zXk)vL+``-8ML8-KRgi#4LOI~$13t6>(G9SkR1(HxUJ*Q%bp$C24i4ZwPhWmGklIge
zCy}Sh(&K0Pw+og4<a6#ij&M8Fa$P}k{#^E}8sM-nk{B@|a7Xu!;Cgo;^q@lwF3khX
zjG_Mk(cUubqyzHq^~M++{{UJ5u%2Z1DFxhF4V?LiLl8Cs;I0A4=O-EIoSLRqFdE?_
z*js|Ct(GI8+&Luf+zG%VzZs^$R%n_nnRs&OgKK=J?|iw-a2F%j9qHkN113&D-yEJ;
zP*;rOo;W!A5IRr<ilyDrH;}+g$dfi3Bm!_xIqAqfI#qDKTq$vKmZ+PGA#lo27e6U(
z{0^rl6+CZ?h_;csURCxN0kMJu1CxTmdw2TOw(2cJPYjZMoq-I{$-7|MK0po+W7Hhx
zfGZj8Rw<HrUNf{R!xMRdV*miS{_gDOC!F&|)vRLTVQqGiPa+u{N}f<GU9dh-K;Qv_
zdwy@Vl0?0GHnkx`I|UomjDkimd-vn`MrkdU-R&YL&US-q`K7$l2pHU>jxhPj?lC|U
zL}j+$lGiqnuIS`+6672XI4U|Heg|9%jb(~RU2iO<icFDj<(+~yKQGJ<K>MdSAY_lF
zMq-g+Ts#3$aH=F_XC_UdNWdgyoRN;4deoEL+{HWw=*VJRmUmKk>w)tUf1m3>3oN2Q
z=(qm>yTO5?bii|h%EugFoPvMCqj>IB{J16DK5)#1OJq3tKyEi26Vte;L%}W(TS**c
zN|sPrB2GZ+OB2C7^MlFk2o^LCJXa6*7hrVx&;j?3IuaOiI&B2d1BJpk*)$4(ZXojx
z2`XDS$GOP_U^g7qV-!<7=oaPz=M5VovjE#bQ;vE74&XTq-OXK*Cox5Au^Hl!vYpAj
zPCoH0ISRmI^Yp6Iy|aQYZBiLo!nuixmtYPsy)%psdgrO239aI~x41JwA}a6P(j>)6
zX2;3~272|u>P<s8+P=<UyM)UAX6>${k^vxO;|tS1nC@w}P(k)}3oFIBd5xkaGDs>3
zA9Q3MPoSxU6Q`7k)$Rci!y>+ZZNV4=i~_69Iox{Yfsx8!W{uu9+4I4als5|8a@{!2
zFh?Y0oPZcD<3v&};(3|8z#Sb=D}dScAap*1rYb9$r4i1zkSvQTk+p!0w<~d+U=m8>
zk<{nXtlgw0Sp;%V1guGLcChJ;@zW%qz;vVnESI+J=169pTNsh@@r*HD*!CoK&)xj#
zPjLhJKWKqgBB;#K{JXwj8>#0U;|Jf4f?q9?Xj0PR85My5G=*CL9>W6|8TI0#XSjk@
z`&yX_#TtQg7&uZe0MC4N@5LY>5yn_FG6@QP@!~P4=Qzee0G#8JI`i*LT;M4{s~FhZ
zPIAQH^Uuwd9-Rl$rjA#MWnbL1QZWS{AV6$}ABg08;+r&{YeyZvR4O1P6Xj<GvUuQQ
zXykgIN&t>Xoo-oBCgfFctT$&E%KCR6+3)KC*}}{jmv{<@!~!<+#(TEjKDBBIO|<OF
ztYa8;85#TCPkfLR{{WL!W8BeN$Cp+Ba58YGoaet>epH4T4l{s~9Ej9`f=*6J<2X`z
z=uQPPM-sSL<HsZ_nL>p7*#Q1uk@crLD#n6X*`p{GK;r-$=bm$(KMIMGGcu&;yHF~~
zzje4h0q##s{b&Ly6@scW22ukOKR%zB`c%4gl=qj*4Vsp?-M9dw>PvPC2U;SAYwNfY
z)-x>Ax011`%aVD=>Us1Y)gG;=wW+w#Gzb3xNN`gB08mEUs5{3Q^v?wMKGd7A(jeDm
zTj|e-v{_xPBW>5WN(SlV;|ej<1H!N8-o3-&uY=+6-IRA1Fsk3OZH+(Yg7+Ej=czw{
z;;{Y|cp?oR+8s*v1xuZ~poH>c&+)hWXY{X1-MI2iV)ZX#XC$9WiHBiMRws`1j5_|c
zBO+m%VdFINJ?b)jXc#6pdiSgGch5?r7Y|qAA1-KMNEmL%aZ@2Dq2j8QK5j)>Pm~;D
zkjqH!2U@T$7-N!sYdI&}*c_j&SysrT1^DlzPBMR;OfQ*_IL&2_wDNKFpp#8+GClsa
zBHj-D`_@|e)5mHq2B6dm@D6GzwFf7#`c)7!Mmx{}bupDlHO}9{tWO<JUs~RA^7__&
z#CwV2fH5Mq%U~`mPTJHegO7T#1-Ju|#aUFqpblfiiWWRqpI;`+f=3|p(!B@8FN^`#
zwQyHIJd6$rq{fQmc{pYJr}V2yCjpnKs90`|k+2VHg4xP3MmejC6Ge?~<VUAJ%mznp
z)#UeD(^_8<yX0ezezoWxEVwb+ZO<O&yjx$BG9FJ;RK$-|(XW<x!z&J-t!}B@E6DsE
ztr*#D=WcrwUZJO4d58~V&1Cc}*RVj>C<g;I=r&Q20)fT_aC%-1+<D|?y$;j;QgM-v
zwVN6nA}}0h>rk?91zAHW7$EbSy&{HQoc(H?q^lhMm77C2&lGqX-%*X;)j~1nXZTl+
zc$dJJHnJVDI$-|*cO2Kz-ewLkdiv9@Ep6|j^6sHmA5KM5n?h>m$5$3Nx^&yrOB*jD
zNXZBEuA9TZ5%rBFl`b3YaRNC!IQ)D5HSN0Z!;4$p&uRhhwAYq+kKw(=tc+GRLzBl!
z*O^FGX!K7B{9UoR2(n#yQs?eX@}KapThRPl4brFY6z8WsYvN5$LA|nK9wNYTkSgzn
z{AH{7cHtFdd2N*Q45aWs**&S*t%CPH^;?)PV*#*zD<@L0+Hx{f_Z8&-01rMST5B+`
zl`#@8--*s0fBN3_>sofD9o!@43>Z;+=*43OcnTgr8h|5bzqN1b5ULHz2GdwiJW9kL
zUbPa9hCNZaz~ZD49&`Fp6UQeg%6}TN5ca_pBP$r#9+bj|oOi2Erze4$U{ZgCest_2
zIN>DY6>=C#=lWBijEr$pZ6I<7(tr>l$MUAKo^hIS$m}VnBe&s52Ki+1{b&&!XZq5U
zjy8kzrtUc-0)Q2V2Q?I{*V?C!8D%44duFZ2WgK8M=O@ydi(q6VQb>M9&0m8{KYC&n
zYfUz)gAyoSnIe<@Vc?c;PSvDo_Z7xN91(FEhB(i)SWA_R{Nw@HQpI5_j&O_VRu;k-
zmvj8&R*6`Wt210SVN>;Pl_VN|_RP*$`VN%atGJ<3UPVa2<O9g83;zHd>AHHASyi#z
z9O9jV=KiH-lG)1$9$3M{SI@pGMYGkVh_+lD2R;2Oqwzn*>v-dJw;|3CIn8;FqvCkA
z%a)cAhsh;D>&<px=gTV?R$R#GY-OK%JZ<~bJJgR_*uMC&bEn!EUOY;G4xL4F+7_Y&
zD6Jkg^PFcswS(~v%u5fO5);WCI*epjqlu=fLgzIpa>~U&5d2ovZ{5~8N-cT*t*_l`
z494a{#PgG!)V4kt)wLObjuu5d*jJ!<YvEHlS#Pr;{^=Z7g6@w%@~c=cFQpOL!z9jq
z2TJceIq<^v_@nA`c~PExxcdHe>>4+OZM5JOBSZtZ09RdSXB12F4E<^w8OV5J;q``>
z5{r0MN$OYvPuJGF%{NSf*^nZRpmS0}gq-f;tiqU)GEZ8On$3>BzLf-kW~};EdA}MM
z%9n^5+~++j%Jnh!U4J8{@6x?$LAoX#J!{LnV+n^-SqLDW^y9dtvFjQHo^6z5obg)7
zq}MgzdBoamM?I^l=xTsa1ut<&<3?x$2gLF^Sj<=NZLf~JZ>(Pr6WsaJAHBdCz!>+h
zviw4-_OdA%$i;kP@p{+D@idMG(Egs?=_U;sgIkmW48W1or8)Jvut}SbOxG?4<w`!a
zT+CKFZ|%7N;%<K`QLatSE*N_J)yz>xGYcI`YQ!DJP0!mr)W=+$@#mht)yVRCno&=f
zERMA`hd9K?o=$nGPPZ>nC_eSajFJBU*QFykrEsy<Nvz02e(-%oWL;{KNiIunUWWsZ
z&a%F}XvG&}vC`?f@7Z~WKKUP|SeEu%*WWATb{>_?KybtKt*bNg<2g8_z_+&|o)mk2
zJ!!ef$n>F~2N<aV*ud{icH|0U%b%5bKJ}reY0^y~EHZP`85Dr8X=x?X@TV2nXnF~d
zrc;BCI%nxxz8~=O5(!>0&U;s(X<A%X>Htt!4@!wou}K-)9)lbTtjo`A*I%dDWG)nO
zR&@JMZ^E~2;#ib%%}s_!Yi6;4NXM|Nco?MII&nsGR3OJZQ^2NYj+FKFpb1b6RDcCi
zeJP3VDm&SPXxxF1dH})kR;L|>l(IVkfK7a-;yp@l7I>}4FK-)g1$r;XKNT3_Hc&tB
zBsjn|&HOI#+f5`=GUTxZs^YDvr1~D8@W;bQsT_|G80S1@y?G!=qW}TvR6IYYrHzs(
zTpU)LWYj%Iv@1UYfsWM!obigb>ROtyeswk~<q;7)g%vVH!?j!pbI^O5aF0He0Zc~N
z#t5Lo*+1h~)*(`?YNIXCP$MyISe`)wx$hbHlE=dudrfs9^9cDP2j+9_Q2a;ug<;`a
zR*4yA)EFNw0D5uNy$AEJn6>?O{{X}qgtvN(?IXG4o)mfk=~oJFTZziXmy5hred0^g
zE!2fzA96q8QRoNttN?SLlwkS_ZZpZvIH@Bb;<}PcV<zr91HTlY9k>+H`qY9cHttx<
zFMM-UA<)M16S06J)YQi@otHM}{qFS|v<=VA6AqZ<RLke8<|kP|=rf#t2AU9vv9LZ|
z<uS-s?^9xRR#{?6Q2ziC8U1P?(6<u6(Xsv|{{RYnYU<gwxIH=(gG>Phvp?Q=Pq@gd
zeqGdPOfDykpW);me08V{rB2(caM>St3?Hp5QNqpsjd1AwgK_%P0bW=f0X4B#>RKa@
z(A2QR!Gl`QxaT2rwCCt(mF`0R{xdTAw>TeKhy4~pa3qEMWbPCJVp$nZ+q+?(P&T*c
zO^t0|{anT->J`Ts`qPwLL>tOwnil5+o<5Zcn%-P2*6kAxtcS1QXad*zY#H5&U|!=6
zr|}fY+6fc)Fcg!!D{y{;^{BxSNth*&XP!P>QU)x{Smm3xa7o8n07V-}!Q8n6nwThp
zP-lum5j>8E{{Yubw^*j!B$s1j<s@)@YW!(^Zo8s(o)9te9qW&AK!!*5c_hqNO##6Q
zBpCy@P%<jSgHVP%IrHHd84M&`X9Jq6_KR6i?z0IgJ!3c>`yZ`2B2eZ_d%^+E70%Wk
z$G4|?0FawW94v_NDe7YzhfhL5&m)Y~*73YbKFN52B*)!58$CutWAyc?<(_yKW!1Vj
zT<=l|_Y6Ap9MVQC<hP9CRd$mFdatq1Uus}lo@pb)-C9Om;|@MnC$R>RBZ^VPlG~L+
zP%zwwlfWy;JRUKMVnuTZVQk)PBL$UPc*krGzLeu}45gCp-^&>X%!!O_5Bt1|1X+eV
z`0c{Rt8klv01+xTaly$1;~hP!29nZycFZdrs=$VcfjIu|(s9^y$3yg|M+|AW!*hwY
z;XJ{&2h<V9a7pCTrk3Ut{*?fiDhAo(3;+i_K1s$i-_wpWKo0Vw^MhE+vPA(3Ht1Ln
zQ<Js7Kg3n0mhReU&E2SwWR-aoHv~6A0M2rI{(OqhV`S|3Nns(vk{Gmme>~%;?~1h)
z7cquw8DpDh1Qe45V<3E|s0SXrV}aI~4}wcC-fb@us}0IF%DjfhLJl$;k)8<29MBo;
zqD8d1m7#K>Omcj!o_R(jt_U5m$>yVy@+F=#BC@b<s+(DTIT+lz^#uElb6wScczlK+
z?haIBpg)HrACDhO0Frl&WQtYY=M(plLW~ecLHe)%09e!2C6N>X8py<ujW9-X7X$`x
zPEHRek?EEKv0Y~7-_DGJsu&bv4{_56pI+jn^5S=tNpW#*Kx~O3+yTiM$l7p1@_9MI
zqyuCIJ+E+&9M~=8%%udUu2k|#BRungj@>3{9gDO#5iwb??%%{uD%l_sa;J=O&Um1G
zrqxKcn7l*{s-L`#n<cqi;BrqpMml5Fw>MU<i5o=|xqP<9D$0IszytE+;CgigPy}(t
zvcHnb?YVa-icO(UIU|e%)24cQ5-Q9y&lE|!GvXl48@BLBby5>KUI`~1NFzALLO+z!
zyg{W^S7cu|F@!(waxuvC?nZHnZPYFnQF|Q09}Wi4a!3t;IyWah2L$>7ObY|ZED~F2
z<Y<sNXcx-B1QJMfW!f^MjE-^-dKTFhc!FL>y<f}<=oPRB%5$D^jC`aVhCCC*D~pLX
zY>UYwdd6P>g2Om$fN(}IM@~8#CyF!?q$wof7tBbTJEJ?YS7_+Gb~)?QG{jEBP>*6r
zvPtA+$Uitew-R>)&IeK3B-Lh?2c4ic(kzXF40(k&1!It$^<%USF~BFBhZYe@F?49m
zg_<y}w}ZH0zYT?dA6h{x&j?wY&m(qYkq_?9dL6q+$pCYn^Z_L61H-Zl!)~WJ5=LWq
z#(qq&Y-btHc;h^DGqc^aCgaOjh{z<4IGgP;uo-iVebbhVdT>eVHrDcxG*F-rNjBh!
z*ldiCmn3u8{Mk7p(xm{FGh5t|E2xyN@{$$+Dj>=9IrSemVZZ{wZRIc-t<(iwqDV25
zk&UXSsTe1zCpp0BQzHGK#L#Lp1C?1Jc-}TBaKwDMLV6H$)MLIVyq0LMfVqWB%N8AF
za`_urx9>XS9Q$&3rbiu!w^d|v$U>_C91oN?8?bOd_xs9yXaV;y-J~gNDS}PPpvnHQ
zvtV^3`iAEx7zdte2bX*@%?eva8WjnZ<d#n31dgrF26pGZDPW1<j&Jp98({zt+t?|>
zkihpnhxMpkgasSP+cZiF6peCo(GEa4CpqeW4A29&J4b3DjmAh*8g2dIAb?{dx$nTp
z=Naj4SkPO=<TElXILvWms6Q$o86*xD)1m5fQB3ytA3T>csLnjd*uQLdKQQ~)ZU<jV
zTXmX98ffn!Za>wzF)=+uGh_qbzXafL1pqcF;+><0dnPw2D>)FziqGua>_dUbZk*$%
zF7p;(j*T354Eadp!l_}9Sg<D~mRyntLD(8sH@1RkuOnGw2oKITra>fOj(NcK>fV(M
zW+LYnjR@Y2ixQyV6OK75LCGLDah{l<3tnEK92aQ7nBBrI5K4sO=JvoOf$NUFj1o+a
zL=(WX!U2$rM{UXmN8aS)<s5Xur+HDsYxawA7>Y>?E^{2DmcegczlH{B*E8LgkschW
zJIl0qbYMsT9FlNB<G%)gAci=Ns=N|;Ya@gyAlzK{UBKih4bua@deo79s@Kdm*D@;Y
zA(kd!(z(XfP%+6YMmXt=@+sG#Zjh`m5q1Gy+vGs`!tD%C8*n=w06m36EO1G8Z5E#(
zM2=GVVo}2lynsm^anSLK03^Sc?Gi}oAKH)|((DS#xi~@4wgJblCxe_+Vmonh9B{qV
zHs$dYte#?)QV!le?{1mE?kd_f{4z#fLn>s4Qg<d!GF0~D=N)(hII5y(+jKX!%NdnR
zNU*sLxBxc+$jR@FPyzON0h8?aDIpRNyO{4@ti&#P0Y|5|txIy(R?H>1jqfn5VlpC?
z5+1p8jt=JJ4oCzOk}9Gtvxwd&oRT+~<x`ezr)fApdxqqUWAvUYNn?@H7gR@)%A{Lf
zG+nBG=;Lld?an^50T-QbJdBST#RROV9wE5kVV8FBI{M^rN1&!gkt||Fx{5a-$kFfe
z^T8p5juiADbBuG-6h(ANUpCeUbt;D;mwy-x0UJm6a0UnKO}7?P0kzGuD-a}*hXfu$
zC!FMacce1J(qBay!qX&*yU|oK%m^)<azEG|c*jn7Ir7VII4v!r1T0=b8*SPcoDrU_
z(}nCY)SOKvtk&+W8HPj=6eiuvv}O4lk6Z)z;-fdSJ;wX^W1NP`5<`L)1Auz;@9KI|
z0kf^RK)AV<ZR&Oy_8<TiY!Ju0923tt%}4vmCBccL`>4z$B$2rBo^UWh>CsPK>mQJ}
zQ9qWb%tQHnDxoChbI%)3UcA&$W=06A<{*)W$@zZf(g7cjGyx<_m2@SeR#Fy1cAVj|
z*<9zi;~Wv*qL=+pR+VEI-L;F5SQEfK5B~sKr8{N9xMGf3Rre8%qlL*GxasRmci*{;
zD2Q^L0B|x`<91I|*U*v1O#m_8DCHvEiNb<69F4@NIVZO~6X-kDTy1$!FeO*Y;B)fu
z0OuJe`g&C0Wmn2O3l-hRIZ#{j&+_)F=)msa;Hv@vzy#!l`tkaEQW+wHD+45fc8@K9
zIT$=2n>^!>T+>jHE!9!H&oM+}Xm%`dfwvrzMF0dxVhcr*5GecYfwbfD{3?A<QkTO~
z#TBXvJWX(ziBq4jBXxX#&sH5jx+yndq(`h@&!EjFk)h8M_=-?|+jOLPc1UrUQ1UWA
ziM?>6Jm;Spt+#`&Ahm%!`^9k6G>iVL>(4HIKZJ4DIFjJU;ag_6jEOa={$_XN+k?*I
z{@<YO)bd6-3z+=C#ff4`B%Vn%lXop6>Hh!*c$y7b(kWta+lNl|+eE>aa2$U+`2PUG
zUL~Kynvw=$Z5@U|?O#v$Q(K2nvx-QZGO)-X)Pd4>^rhXN4{BZ*1K86@Jn`0$#9_})
zl^Gm!Qgz_d558ytBKzL;p%D2-I#n1~1nuf;LNUO{6p9bxsnB+)m;!2O{YQF0La`ON
zB~Juo)x;R$qgBZVrYcnwAY+32Q;6b`YC(=DBoJ^aKq;%uI8XwCOZB8Q9w-7g<$dZM
znQEPeX)*Mm1_j5~nt5Mpknx_C6Mfd84mZVa1D<<V3i4)V?}J@;i{JN*2Ojmpv;Og_
zSkY!?Ac7C&N`O3}hAJJ~mmN(dvz3z{&V=kU56179!0ao>wY-_}jD2g=yk$1&SY&Zt
zTdFSWf<OAzrSvAoVmrkmx*Rf`*QfY5U0bMCUGXCI2fcZN3={RM8fEO7ecH<z<2YbD
zik7Z3=<O0f_i(Oz@tX9TJcyS)J?q6h52~f~meNLZ>MPpp7(7di9xE2?S}is?7|la8
zdxuZbr#Z>sQjkZbNEuHa*3K#6fW=&rGmPe{G9E@oDOd@klnjGYNU>Z;vUru(+*LIv
zw_2Vuc+M$-g{yccOw>@A$CSrBZQ{5O5d0-pLSTs;cG<=&*-?+SDp16A#y#qjXh+I-
zUIW!MOVzs5o@gh8<w#Td`ik}6hdv^`xwQ*&n7NPTm2r-JN7lVEYj~$zO$tA`6_`9d
zX$;1DD8y2CAa$nQ!Dws8I$zp6Qe}4x4tXB+;@&dWb&Us5c;j`E0pLFzSFOMr7s;+a
z;y;C7U60LxXO7jR8heUMvFDn1#T%%wFD%J9`^a<n*HfqbQ`6-kWRapj?E_w8sCWlf
zw~^WpH9$U<k2Z^~Tk!ELpn9ea7DU~jLRtJk)2I8laGzsa7XB@<mmj`}=iFDzCf`v^
znKbD*?xK*~-a;^7y@-Fhf2A%#-1_Pd5n47rXwT5qfv#E=&Q~3J*U0uBB%TJuv)ril
z=OVOQ#rHsFEk;x9Pc(7`&#8{LY5n2&RA*YV<Zl@1*1lJ78R`HZ^w!P=D)`p>AMy5c
z{`L(nK)LmfnX75{1gVu($6S$-THk82gl>_Pj>kF8d}A++Z@A6i$UHXgYFNG?YRbDm
zv<?p*xUCdWu6=oN;#&x^Jm}R&QV&YXx$&Nt7u}U)Z&l<U#=c3t@m`^HcS(Hb>A<Y%
zHQVM466$<=G3KaRpI;9h=|JXtmCyG@TVIHJRB`4f8UFxiZLf+}{_0mH9%pY(O<IaA
zPVGordx-$`G+Ym?HJ^+6Ww0RJBDmxN-_p3vPve+k%NE>V;nd_;gRX_EKTBp&@7kw}
z!g{=<Wj2q`6kHC^UihVPe<2{qeyxBH(zwk}#kZGWgCJEu!a7#HkHf3!$nyyq>;-iC
zU&7c>gK{&FI-hzj!pD+Hb#Zj$sAnh8X1Ba6r|M5TI>6yZ8+qUg_T4+dnnjUP@Wx0S
zk_R=>!3LQW4Ih?)NWm22Cl_#P`W#P(ucCs{p}UXCx(A8A@cLu7;a2Y6JA_ZV{Nae@
zdH(<ksp30jw!19}8%aN0Q?zg1E&&Z52yScWDOBf$k2a(^UC#SQ@Q9AxWhzca;8&;T
z>0LgVY_WdoSorBwJ|64dTz}cuXD=Vhr1xIc+uT~iC=$Rq>yFjp*Mo%GXMH(yMKp0*
z#h{7FM%+6L;}spIO5?cqtsQs}Ta1n?Hr0s7TIG?Uqa1yYN}46ZuOq0)%`!8PJt}C)
z5-u~Gj`brnH|H45K`wbYr^Z20Mk!cian^y6FGkI99zKKQR|BJ0peVuVT#t?-4Pzk#
zk<AN69SOb~UGKCJ=a6gBGx=AJd^Wk+cJU9ppUeE_y?!&4Q&#sS5`+Ft4B%9G!1k(_
zbL~T#o0VdwyD$1PjP|dRzBEIfSIh$$Bz~ml^{=M&i@@=)&Umk$J}%msb15G#K?0K8
zIvzjNQh`pu-HvI%dJ3@-<MO4)wMmXUPz3-p6rfYFPTDitfEWfir(=wokPHq5E&)H!
z98d&!&+?=rjw(>2s1(=zXaTWs!nQ1!@OZ3*ATZ#2R)wU89ChnSfu>vm&OOC2GfGt>
z>rR3Oxo|K-p8e~s&@={@1(cD&scyqFbbTI4nNHGAuWIyf4|sbDg@*&$we%kkh!7bR
za4-NB)>_%^+A)AT0a;2-l#x=x&0+x&NFPeyv9vkl;MBIZVR6UjS}33nIQOZr$3&q3
z0949PuN4~oYDKC-AL~vXX)*LP@U*~HsZ@O_6@7(B2j@&egSB(Ta^5i2R>s0vT!jD=
z_}5Etc1N81*M)p}*ILg=cv0~3a4=}yjPd)snY>Zs2bAt;qkJ#dHS}-8Jp^0Zq>Q}>
z72;nBbVEF`yQw9PSdqsy^-qWF*3!iQ7$AC8$@C#=Xy*%o&{A&6=}JJO1Ewkp59v+>
zcNCOR1BE-9U^MVgdImhORovYx%04LkP>)86TOAav+K1g~2PqHun)OLj&4{mmt$2Tq
zJ{4Zy-o3?whd?%}frbbAkAB|uQAxc--($nC?(T2zB)Ytn=AF)2+~ku{1KeX3(d!-*
z)bzWDhU(daFZYy>(DPWYYRE`r<a3JYR_J8NLjl0%oN@;T+Z2UV9D%ovhJ{@5Ob5nL
z95^L?MNJe$5Z2R@dyL@JE5l$4QZRm2$I_UK5=u~!a|r4DLkH`cRE{S<yOpCo!*r<9
zdA8$tVd%o18s2a9i1E1oCFFio?jm=R;v^zvNn;(z&#!;RkwvV)9nBMC>OcC_$YPir
z+BlTwfDb>FI7|U6ac%<-;u%(^1n8F$58XJPG3a-Gl+yOnFcU=3oFAGq-`pB%LLBe5
zxdFl475-E0&q{Hgb=&r+7HG-HE)PG5pb20SL^s)7Zy@Jr;OFRQGJ@mnaFEA2AZ>5(
zsFf|HPnF&V{{U;|Q~33(D%V!A2Mm+IPI<$D_3kNw7={)bp}5%p0Nrtn9(#|%m98c+
zgq6dQ!j=G$^fe5Qj{g8Es`cP!6xBwPDvDW;@Q!mp4p79AgU38osI6{U5_@>VsLOnW
zF#sOptwRy=q}y>6ppmy6s}HC6A6k^#!dv|sc8SU1B^ypYy(j`lxPhd^_QeSPG&@_r
z;qOw#56oW5?M$3}gzay`v8LQhc?zoD#AJ+s0d>eD*}wYq))sQ0DjwQQo;h?Q`Tqcs
zK#MX<a~VHxwl5zU+%Q4xbMH~aZDnatGh1#_aKmzr_~W0(pKiDC12w5HA6D4G)QtC2
z)A1C~J{OdWyL6145Yd8#e!WHxdw!GwIwj@0hqhrlDsCP~47l%+kAF&M+GCspHM*8l
z%fvjhj@cZH{uLTqq`SV$a;q|uLc0__alz<KPjw~KaRGS-_S!J+o3|03H+~@HO#n)^
z@rOTTxkQ@)s!E#)=caN;Zn^xbefNPk+(wf|Nea?0n7w)i9Q7l;RKyZ*Xj*7U0h{IX
z0+a8Mai6KFptib1d95dfqflS{9ze&SKX(9*du`y;3j(Y+A23O6!73YP&Yw~`kHa-J
ztW%?itZsbL$fsm7{OCUE7;bv!wmxc)?P)Zh>F`?vk{AXs$&XS;%08?(>&-C|2?7tb
z7#Y#BE~4T2!+h(J>(0@Gp5uT;!#|yJV!X0nJO+^A%ueGNEIS^Yj<pL5M`N~GQ*rXZ
zkOgJI$ST<x8ONdeQ<3IR++5Ebt+)cRJaQ{29aok)$8nBDRr3-g^BP8ta6mW!@J33X
zuh*#0S^%5PkTNv5EF700=NKUK=rPmR9VzIrkg;4{8+j4-nHDli<Br{NfPV@@Z7sUR
zA&40V3=s>W@zkzM4CLq2pS{H-W(HUN)5Oh%EewmCo&hMwBpidBuV1bJEfl@Bv@N}^
zEjKVF6U;)m=Re)=!2^;#Dl<F}Bbk+&LxNfm0CTjiaM@l+#?jrl$7n^m$s}V=x=%U4
zJBkQhi6HL5C3}KSPB|DOII#B@Ya~Mc6jw&fO+C3KKpmSQwvmt+6ZlXBP{nTYnQd-U
zaQPKwY)XiJ>ke^`W1M<=U7B0#XxZ4T@SLzoQ+9ApaB=srNf|ld_2Q$H!0MAM(<UD-
zWW)TwcjYb4K*z67bCrx;K+`p(=3ga?FWE+T!QHtD$m&=g{-c6e2=Z9F1P?43WGoyB
z2L!MOaTw>^9=v9jD{n2xu(?^>?FfqHWmXs~#s^GeBRm}a7?<EI(>zwi(HTQVtd5;m
zZq-tRZNd46AmDYtbWz(%BS_?E*JyT0HtdN#3#(%Q_&^80Z>c+W_2ap4F3B&?aUJcr
zX=9CMcQN@z^ZYD29-YDaxvHvdu#wx&(G`d&RaGN!BZ9;3oM4=e<2lL0(Qae223EOi
zUI~$cO9~R(Ps|$teca&W6NBm^isH)QM05F;=*5td%$a3<z~?0I;{+4XdJ#a0rMHqn
za}}&<cNtKjU@HDn^j<f51sns^la7@WJ-e%Uk~42aEQN?G>&8w;IRFuy<a14q2p--)
zvB_^7LBwHh50cmfDB)PCAOprh13gA6cQV_v$8^PQ<q5c4#Lcx>5uSUDWM_<XlS~Nh
z(czLYBrOB(Z~;6K@{&TgUc8U#oH14dACqoX%N?7Po}+M92z&nktj=-49_F7Nq!R@f
zNj;R4v52&98=xTW*mL&=&^hM;hbKHv5YAuAxQ6gHV^F{&xbo1lkieD)dMG0p0mpto
zAd2Q<hir<sD-p~tnN`3TB}m60^Vh!|)1*N&MDc)PjlNfp_hE^_Eaz_>F^=6R`$Ve>
zi7q8nkQH)OipVm#*^o1y#~z(cHV{}WD+yFw#zo9-gkz?5ob@A|AAYm}AZB8222l|H
z@L($f=r<@h#zD?G<1JCc9n8%u+oZCDaHw;=S0tWCUYPdurG?{-Or=?44C<~)5lR~*
zDv^!EfPMP$Qb;5yvqKn)J-b6Rn+(7&-b{R_fO*Fl9S&#!TZt!PC$o;?a9xg9WUtjh
z1$vzQaZZK{d4N<&<C1sz1kvSLO5~Nm;9%nz>61w{>MAbgSz_~i)p>CvB7vWrgTp8d
zkTQ5Y@x$b6L{=Loww6Gq6iu!CTzsVP*cl~Ga!Ke;03o$mjAG*2PdYMB&kTx7AuI^`
zoy*i6xc8}MFB<K;5y(-*Xwel94@U%G@IGGn6pd~Jp^jU2W@S`TaI2Nt4hRFQ0CL=8
z>q=(1fGjs_F+uX9Ov(cQ4)S`8ZpU8A1pqaTpxXBnPGgbCXk7=&a5AGm-2`Vn+MjD3
z=3o}m7K$J;$lWu*8+au1)b!{$6%?1zO19?g!yJGJ$ypNwe3^1L5scvHJ&#I2*3R)s
z_Q=>S-`!4yOX2qtI|4><d*|Db2SDW&lJ3Dgr(C((%bvWatA2cnb3LuZ>WL)kSowCs
zGrhdL0683zK;)h<IHA(^HgPk_5Q-wqRC%i>Ad(0i4CIB+Z>}SO<B}<U(GZOYE12BI
zs)MSL^KweBe%Rv_0X%kdT|A#<xK?*63*)BpHv${|)6X1Zr&_LVFH#7_)Jj#D0Ax;6
zfI$a2!Q&p8_o!lm+Ui#f@sBY)m3cR_F)y^7^v+#-a4N`4$j}55N}ghZBS9jraljk_
z$m9`$p1fj!B8E$3^3qQ-7MvpnfQD3UtO>#AIQ2fADmH~gPWG2k?<Jm8IYx|!+qa$$
zFb^FwLA{N6zk)L_K=z}{+kxCD!*EY-aqUc+-o`lH-eYfh&_YKFz~Fq!4`8S2X$+c6
zi{uX+>vcBJ6@=q-e<%YWfzJau?UUCPL8iCcIy7Q8J6T#M!tUcd9#7$q(ykk8nA>!3
zn2A<Zh4}e%zypjO*!*gty_5Z1_USm248Y|XJ%cVY!1vAuXaScYCSfc$BPy;IJb+jR
zY@Fi<C!eUmrbuOx3l^S2p#~2tkZ^KI;B@?|LR8Bnn?Vdf9&aOZ=Z-OxgPz}*6xkVG
zOvv#^^R$f~;z2*%JbItZerN{83=%)i8*xIa6zAq*PhW7S^BJe1F|x8en*!msw(ODE
z4?=kV0QJ-`s6_;MYPrIIMg~FS+c`P(;QCY9M$`s32tuIF1_lA-_u!5_C;_b_A|e?W
zZQQ_tk_pH@m0C@#-fEqJvQUly0dv9pf$x)6XN<kOMFId^lK$UL_{hmM6vxfI%BVpb
zG-}6=H)MMN2dAK<GB-O*hjB7L-rC<NAQQ)PfPbX`7LjCNVjEer(-;Kt^{FG;RyWI)
zAhTl```GF0Ru<wd6Hc?$Z(;jY<-?WIbmlvS%!K~{tYQBEJi-3}zK<O<Lv{kbr!)9s
z3n`_8&+!e+W9$}0XUbB3S!7>dMLxvVJhT4*!Y2fmcT%n2iSLk|>_homj!TpJ4^j_q
zuAWIeJkslW^})RHHQ_7)lQ?gv;{b4dF|>Eb4S9Jz{oJ=#a+z)=JDtyS{ITpS8A|4f
z3e!B2Jd(M2U5hiZ$zpnvX<70GR}7%~QM^=)j_E@R?0y+|&P@jXJ4?9_*&VQ?pSo+0
zk%1WPRb)VE0rtj&s>OS5jE)#E>}z4W9zM15{{X^&9!sZB9-FC3Oh<^^o}Sh8hLfmA
zbqX@DV0v?!0Jg)@ntAKirE%P1qHn^G4}+8V)`AT2#b?_B-3}O4^lWh129U&lAKIje
zfFr-4rb;&gM_Pg$@9WNJ8Ky8#y*M9wf+ovyD!^ZtiV!i&PRAp)Fb`g}C(@XQ53M{?
z0Rz20kb^Xam-M3)0NO*+osU{V1pqO+R4?}!)X#u2NEKdb0ELL?Ge91B<0(IQ;PmNS
zKzy_38P8hi{9$*Q<OK1W<KvqyTb@lOG-;z_>U!pe7(2MlR#`Y1CmE?$T&@pJ^olso
z6_V1i9SPvq0eq#VJRA|4^nVk?9J4PtKQOKXP>&K2X`wR?Wx?nuhT2K8Qy3LA>$@Zj
z3hF#3Z5V)w)NPRC=BIHK{1d84qib-ix$;@CeXHti15|=rSl@E;0pQop2SioY5+q&9
zPZ+Ot@RopJw2UjZF~B_5b45h$P25<?A6{vq_8&u!aw@pepC5T?4w8Sq2jNnp$8yoV
zhz^JIs3p6AjuapG6*Ort&(66NjiWXW7*pk8au&OYa8&+zrCZpz7$fnf$)rCca{dCM
zT_uMEf%K!5h0O@>Vm(3p>T!7&O{dqbP>)J+(A9*}*nbk{pCDZph1^{5+<Vi7++2;U
zY5}Gk5xH_bDk*H5A~rDH?fq!w6~%T1xd)$Gv2M)EwMKGkzm{+}fDg5FI%T|2!X8`~
zJml3R4V0tO{O(>Q!Sxuahle!w!IlWg`c|=<aKa6%>S{coU<+<Om3AP_e+=m?Ft)Mt
z+$~eM@D`bK))gO4E2J|lOOPrLx9yM++lPE}O##YH@V7%FbHI##g0gilh5B1WQr6xm
z&#u5tdK=xe(fp$$--={K0WB-!eQAovlS%MvOdxr2WxC~nsuy1bES&w&zJW$7+n(wr
zP0NKIzO|KmtRe$~HuTO#FtO#9e+7I$Xn@LwM;&(znkV>Kq<O(jym7=jVlk6lwEiH5
zGleDGj-V5tt!3TaUEQ6_xfixOel&u|KYQ@gOO7D1+aX_E3c;V@m6VV3rV~7<JXfJx
z{iVh?5J#;#R57mkh*QToqT@MDJHYxyq5<|;o8M@~Yp#uCr~*QZ>=zXIbvPm<CRmRC
zwV!dUl0Hw=QUb)fMW<H4$7+l0wlH$4tbKiJGHpWQQ}U0S)c*h~ghzKV<(mh%pbc3s
zVu^7WU%*u<FWHpgxb~!rN|}f(4<@cfq_-uM?)@kOAjv%3AYqf#)ysW0;!atc>01!l
zM;OeTaaU5}DENtUPT+Fd=8WRk&KV~hlUO=bt7zU+DA+PH(*X9bMRa?_DE|O;hBo53
zJ!Zk}ZzNE>_Fqxby$ls=K2~#Ah1JXNJl3}mPtHaMm^u;Ln)P1`>g{!GrOzaCD}(UF
zHrk$y)|pW>Y4-{3?fBN8gy(B(sV!yT#z?{bb+$5}I_B(WLR_xLQQ|g@7jgbsu2pqd
z;%sGj@3hxbsH$AY$;ijPD-`I_vt+0KK5NKo=V;h9$e80G=h)TQ^<>KQz&()EQD~6y
zfPV)ye$z;ZGI5`)np~hRk$Sf_$l!ucTvnd^j%&_*1F5~msNQjb$gb%oz!}aeY&2M7
z&lS)3sxbDFXB`eJWuynE6_u~^YQx%-8a(g7*B(Z^$(|UIUgK!{t=F3Q>qwu;@fgP+
zIj?lmt}|q(J-bygBSvXL1I=^#o#EsI%~;efuowo$D;xtXz5TmXwlRxr*9c2<UU~69
zMKWn~5TuX^>CQjSYuGJd3ZP=LyhWzRb8PCs5JwcAgFYjfO3L8&G|bnz>pu_er@fL$
z;#`t*#xiP>d^n4eBJ1e1dqf<p@vufXqc!ad@Y)=6776yIN$}Z9{_PZJpSpOX+97hY
z#`B6m!?p!_$@q69GUTGlgz`%Mm3=-N!pIxS0lMRF`OO~D2P-^iFvs+#Zq7fIdocKG
z5#UF_<2z4EaQJH;NDzVa6njJ*tnq!_a%rqV=QZu0@T}uKWBoa$UxpC(k0kqaqn!nr
z;t9E!1O<;^JJ&~|Xt!5Rq{R3<@m|HJ{5Xat+_0{DVQa9`JQox@OQ-{mF-g=z<!7FF
zZ^6<yP0QSIj+N<pPluzlQG^A(PdKic&rXWj0;1y;d1Fz~R&BOBSjvLKr^|}airG`I
zTCv74Mt!KT4FeqqH1IkKPC3Om5GjD+%}Ai+3Sd0-saBW{RqazK{3(lpPtP>ONDma@
zQHK1f=z0T83YwekiTyEOD12+aZ9~N{S*gemoDZ#iORcdM(tRuBPa2ay#77O2f=JJ;
zIPMbI_5T2a`cj06vBi6ms8m%RmF9m6VN|q0F~H)zF^@Do$y)*EG-jAvno!(Q81YU5
zm<Y{09{nf*z;Q|kG@1OU2c9Vmc<Y|@@Z@)>OA1}zS_C%s%F9uU%D%UTbUma%)xr3e
z;VzS^?vlbrwVS91=3M=HkIuaWH9R-HG};5^pAq~l)-<*<8*?m6oXHo=G3$}Y{6%n=
z+AYPbg-ARegk$ySYwa^O2Rw@A_1_HWy3ud7TLh4dd6E35@f{E1D_GTiNpU_vk{3gU
zJ5RW#l>lY4?Oy)?uKXgO%VVU=4bqO0%ks88JwKIse~7#zK9g|J-a$R96Y{KxaDJY@
zhJLlOX^~@)9kEM{{{T9-Et9BXn_q9<2zg(q>MFLuju--a8leCg=LV%&-)`9eb^hyf
zQ50YfSmX}W<wJp=N&u97mHz;}3+Jy@#ZMG>FyzH9_>WSDa6eI0fhB;?wMiLdA&?cv
zQVlRHnP8VIEE`yHzCJ%ngfJQM*pxjzX(gUXuwD7}Jxw++tjBW&Z&T8M9>fAV4?=3p
zaltAsCK1b$HnN?+ffSCnHhE&G=y-3GIuZVHPFXExUQwd|0BSRp{{X&E_|pPrd&_T@
z<OyQ!xCc+q(xZ)SCnx22o30dZUtXO@YH~$7J2sy<lh?~)KMWuKy(E*PzAs=U!5L*c
z7=KUFfF_AAE!3Mye8~HV+asT2QHz)f33G09-)G8t9P!elSdvLIX*(&-0F-TS%yCwX
zw-Nbb`)q)mD3UNi8UFWN9!DOY^Z<zjQxt1!v_>n9l8-I2J;xpDNu;}kl)Zr*5O$g4
z;2xYX>C@JsV`DS?jMmHsL}YGE=b$}6`h!!zx`ZsvX)8P=;e;$)52~Neff0tYnUrpl
z+Fan^Z%^_5b!I58?MsVUjH~=Y7sw;N<<IjKS}Ta9F|F0PMk5|=zsT4<eqM*aOjOZ8
zvKS4e?YWf!bq)+?JRS~lpKQ<qnIf8eO>BN_ubCMrTilLR_TYM&c!nu=NoRCB9go8j
zcs)-v+l#BfLTa(Qf&f>NBfuSj10;1njVniMApx18lXg{?=ZyN{x{f<g1-Y*;BDaWN
zMzX}1Q|BpQ0Un_7*PzF!^s2HvE4`vdk9!1V-?}DI+#Hgmag6r-DH>L{S4Fws7SYUd
zWgnh6AbJi6&lJ`oHFCvJx8K@9@88h#`T_M}VqL1ymgP_!HUkiG$jRJ$=at9h(Gl%l
z3`r!>&5<Io=s?H-f=^;bN3VL88%u{NHI&ISZObfK!2_r(jPNoz>?yYQQQlmUEOC6<
z8&XA$&UwdheYp3eA<<g0xR%m*C3QyJBP24(#&QV<k&~ZMp7lM&%!_hO^lI`i%H_^j
z9*dS4J;>yqgW9Vts>vFoT(Bj#6LY#e?gtI*K5US2oSb&4=D54Hw}4)>zh`}}uQ3KD
z83zH_`tg8!4|-rMYXrejE-oU;1NZH@1_{Ad>KGDuU`9LhQvr2v3$?2&#Smr806ayr
zyKcj~7~DRb<AMmO9FR*s)D9hhWe@`El1~K)+_@}A2b_+$%}WiOo^PLHF_n~IRx`Fh
za56TW9N;c-+;iB_0Jj##KuxS;dq0%%$`QCAl2?(_wg<LxntX6YBnE3~x9uddPlR{D
z8*)g&0|XJcA9IRey^$_9>Tww)RY1{9o1I%7SYQ*u>!0OK+o#Hlv`q_>mW|M|6eEmd
z=E%Vv4-4(c1?#D9p}^E*X>H?^<`44#**N*nJpl*i{v%PN*uB>IVVd442@*7H8C8!A
zaB@c^@=5K1(wvK^MQ&ckbh*X=FiGYxILHJJpn^Fgw{t{yF-s)zT}2e(fM#fimPi;J
z`uxK=03Vw?jwk@r<CX-D>cT@I!3*|x3V1jx$jKmuKXik|CC%g8&vLUeO6&<%a#BDy
z5uL*s$O>{!I?yAE;zp5m04^kD8*U@=+1Ytu#dFRGCEJ6=I8A#AiX#d<doZae^A(Rc
zP{)uD&&T0R2TA0ipURqRQMCidFeNZCjmsVgJNAQ>JTN%tg~i31Y>DFX5@2LD^6o$m
za(3in80c^^Mh8Jvty%^}GQ#TncR$%&e1H&nUf9|J=cviYQ6PZ?2+&+e?YKvVK2w3f
z$>ZD9gPH)ADN^@nxwVC+je?D!!WXINyc3bpfF~Zc24J{`K@b8HD>PzO<y0vlK_`L(
zDaWqwTvEwDm^{guLV$i?8d9T;rzfcHGI->UGg5DNP_f3YlCg**k_lD?w(U6!{5WOf
zw^cL<P0aDgv*B>8+gR=1cYLZ&1_n>^r&~zbjU|m%DI@t89$Q8a%%xc1bB?*l!NBQK
zM+MB`CEQrX2l}0df37+lWO7e&-=#(_2Go1On9usbEPEJjVmAOVbAr8i=9m_v@)rB;
zD<pztcbLU+pFC$6`MY3bf^*Y8^pe@j1S)0?B84F~VZ^V~1-J#epZ@?|1VU0V=1T;r
z5k-dLF(BAaQ=Zt|2>w)-*0S#3rWc<P=4Oa0Y{(@+8OiIB$8bAP1ajP|x$~lk%Osmg
zc9*9O)C`~E$<Ou8GIw;CGOV6jArJ*_8Cfy&l0I&{eRGa^4bsS9Tg!EnvlNg%OpBA8
zWB@yK_7yOS(syP?c*Lv%M<C(A106Z)O7cDP#Q;PiYl~b)pdnmIm0z2#K7&2F4!EXR
zU0g(xtTV3X!QNzL2R%Ub8SVbhwN5SWVwNP2bfs1N#zhPx+6hnz&Ii9kpQT3S8U~0M
z12_D#e2`QUd12Ez$?exBfGoVy-Ay`6Zalz&R~QVWgT@C3oD2{K4MtW8%I$eXUP={7
zj^tu`{oEX6XB}`pl?yu;0xO2|JhqgvU9X>99&$M+&;e2}mL-NXSmsDWGRGqo7zd_D
zd}R8cZr~EfYjJNhflElGjxH^qd2f`Al1_RB!0FFCiiw?=K)2DOM{ah=r9v3aIR_ZY
z=RNuSDk+exU@;L071fjwRPF3r+<!WJQ_PZu7`TR6c9@+*;DOK%+>B#CN&sURC6qjJ
zT}3Jqs-9pZjBeod1Lpl{f3w0E#iWqj$jZ^gk-ox=M>*-9N9#<F?8yL<>K`IVrP`{h
zaS`ePCxQmh4?XD;&KI{OFS7d>6x+1!^<JQi9=Y#8#hT`G1kHGmvj+0eNf9N6SA}7Y
zIQ8#L3v4eWw<&ezkWrlm<O)dV2fstq<DW`a^Wu+UiMK%P>c^nRQI44)4xYbCuPm`U
zywh7DEUegxwvt$e%P&q8V0z}H2+Rgn^W&ZsV8pi8JAmWYuWp{y`5tSOU$k6E!51uC
z@-d7m{sd(DRF{bad4qd~LI_=;9Fd-Ve@qXhR){M|$Pg2Pa@^qU>-8rT0JjIv-1}n$
ze5wJ!RAKs&kI(DGNaAT6AXOPC7~ld3&VN4C^<B}dvM^+Qr#o@GrZPRl41PW7w~-`v
z@-ZvDgKPzO0I=vk0y<Iwl0L*}gSy2eTT1{r`LX)oe~>A~8YvN2Iz$O%JI~GBo_?o+
z>?tKrCe)b<zdKtmz}!JN_T-*8$vCK8gptYegSGR)$x-Y-8U`-V>daKLkDMSscnko%
zbUcsg(wg~cN;=8q2PH!FBRKE${Y_4c$s~s#yN*&_K*248kLEb0`L_CgpC+rQ%F)<D
zL|`bvxsc~5hu7}p^Z@$Nuo0Q;^jk;NHCWzA@v`2}cg=SpC*&CDgE%LzVb-S7w7o*|
zYt4UGi|yK<lsCi|YFjTwg#i1w9-T3dt{UCGuPb<`#R5B98)fpW?U677{{RR@?s@8c
z&3k`<^=%(k@bm*p3bB>>(T-T2`;T*8W?_x`v^kQw*M_31O44V`o+6g=ZBkip@x6`!
z0}6}TK<ou(Zam_>yW;-<gCl`j`ppNF+>z*O!(=8o85r^oDdDjZuMTLHh@$CA-3d#d
zT205-iidw{Ji%QC1f=pQx%H-Rq%Xw)J&DLFaKn&CYW6RL-amAfJvURA_njkhe)qT5
zykxZtBSz}+u}4#tAmD>QA9Cr}iFFFFAmn=0mItrvUK8+-$HMUv!v0XVNx&ri@#-tw
zZ01Xdfdq5SD}i>+c+N3b$0M8(RbWu7&mOgC9ysarpk!{FN6K+gd2NtD&(fxoB~Cg~
z0U&eq#UL3IG92{JTC`<28%}<-yH6QhibfeY+AwGVhGV&Xz3RkQ3VMU<P<cvQoP$m=
zDyYezMX@3td8Y{z-l@i!=+$6Dk--!JFPfdR#Wc#khMDE#xcuoveR4$t13wrGO=(<@
zLG4ln8R~y3O{?5cGP`nqVo9hk^0v%+3{}_Trxly5zROt;pr8*L@pRwm5_8_U$XljP
zd96Pd$+~vr@_DRVXW(;5jT&2s&#f!UaCzsYLam$=QOMva+<WmzqMoKa*jO6jHAq58
z*&KV<Z*aqqGhEKE32dIc<22I~M=L7jvHI6bq&C!8<{!EPAl4C0*9g5iuBT47A_*Qq
zaHFB7#Eyr-5H;qu7?S9R86*7rSI}BKJ0d}jgB9do3v}`Rw{JeR?G|c8L)N2qK823-
zo&BkE+LEk8hI7`Pjwzu1YC+T1m=)z8&Z~tv{{R}c<J0q~@$Ene1_1{Koxh$qroRHA
znf4~;!2D@k2_>8$?V5p3{FBX7h1%j>-GQwDqzrZ)=mH_NTXW+BoK&Y!SdQsij=)wm
z{oq@IyN4ZxXUQX%+zD>n(^?6gDb?Owg*#XI)X`5PVWZ`-!T$gn=d9spVDb}NNp&1C
z{KNxQaToVH0Ay}`2TE_+76XHW=~?Y~^AC^(Q{2=^GPJuB=5D0Z16W>`B&f%^HA-zz
zFA4K@EPGUQxJ+fU{=n*Kv1xY~WRyaH{{Rp8&;&PE(p-Fq3pcGr4vBks=go4f+}B;C
zcz!EY-!>V(ohw4>SS_Q;zyg6Bt-gT`vV)JC)Sk6k`fE!y!NDV<j+G|2t^MSP_Ul}I
z#Lqm07VE*tqT@Afbx$(<DFG1lt2*_gO1tAEsTsv%+1i;VMo>>ZPfF>QIi3YTr>9>^
zo}h7`*^<1Rji8^(twW?l7cNC~OQX#r=Ok5_bS521rUo2#Hs}TvA9|T$i9YOqjw_>!
zL+6kW<5wfmM{(PwFgYErPstzYO?yj;0m;Dh72Ay?8Nf8Z*^CAP{&axh#*ZT%&PmVX
zR-w`aU=zWvrS$3fz^c;d_cCzO6<=<&>>~-*J7JP~dYa{YUuyS|dA7=TFF6CJ`NeuP
z9u`k9yrjv;@g9|;+C{S4v`mT>hf26hmE8%hWn;iJyUUvk#hL}$@tm@Hj`h-Nw+yn|
z>h^oKFak_>QhL*TTc(X8TULaiCzTD+y{kh=Xs`UuJjdj;idiB(J;45doqLqpsSab#
znsAkk?I!SD+b2CnPkw7wH3t~}b>^2hH(nZ)z*rSlB=g()RkiW$r`e;DH&PT6Die%*
zeQU?W(sZTdcha9aJsBe%c;c;Fug<*Zn)BxI&6q`%B@X~VTL+x_Rk-|bWVaC?Ia(HF
zP<sMvmzf&a!tfP~rK;{ZAmH`&?OpsZ?)v-IZ-?~pZxSl;fsU2aM2f4^pIThk3l&lV
zdj7SUuSbhx=mD;PoSMV&6RO%tyNn8%4IUz=Z;7+d`pWi=8f;iDPi||)mBV<C<>%)o
zHS2n8n`~F<fmI<Q&CG^Jz&Wc{HuwREs4Y;t?tXoJt6nu5a5<?cd}I%&rA2x3DdRch
zRk+jFgG8}{C}56OYk0(@>>2t}tPy~6i_m^Gr*Qz!1o7C4jbZ?dcdS}2<v|K$WfzJJ
zD0tcdtAa2wpQSX$G0<l;tQRO7D2rxARy{F_u&~4z8vypJ0wJDypGr{}&T;rrVcdmb
zLP6L+tw^xPpSjOkl~e(WaL=_C6~-(v=apU$6yY30ouZVVr6xrd3yP&c`BVya{y_f#
z_0uqV{<NTDsh|l|_cZ;(9=_EOCW>H5zmG~>^VXrs<BB(PgT)sWiStee+|&x)jYy<p
z`BMUA;}t3%d(<n<N;#$?P<`p)swJm=DS;q8Dn&el-#)bnr5tysaTN80-2{WwSIJ)z
zE!$7=(3zB~NZo7e+qK^ruM7Cs;YYu;H+Jd!=)P{8(HCYmu8xo4PNx`+Bi+<>>6-P1
ze1XpfzC-XAil0rmOM8baA{-3&uc7=g;_G|Z5hQWDrb()jC3ZVK)a5>v1TrMcnAj0h
zg+1y@BvaVazglP%xc>m_P$Ai)cQlx!`q6L~G~i7$8R!K#0y|OyKz%4LflR@u<jBt>
z@t_9JH@<0+0{ql2R3DjzO$^YdR~e=<^eoAOJ5|XR+V<U{yoxEKVTO)H45#W1WXXMQ
zqdWQcHAdrIwzoMhqaO8YWVo3ADEL3&-D%ABO4@bU7*~ttLFhJ~K>q-Ait;}cd?@io
zlI+piE~jWY^I^=4KM%e?CKc_A<7-IU4JwRr$*Xq$IIwO!==1fh6#Eln<hk_sg^EZd
zw{g%;xlE3uc;i1@8n1B#w(a}qSu@BdkbZ}u74>GnFNJ(Yxzz38d9lRmcE~^AL!ZF$
zURAF6D&EzmZ36Z?n|8@CmQ;Vs8(Z=QtyJzO6Uj&nM@(lNcBGLHBR@<E=rz3_+TFJp
zt{`v*=R_oD9Q=gm>QtYlW2KzpJ@(SYdk!*8C*~hjIAQr!sisYep$hHiAoSv#6aYrj
zPCL?xAuacaCxWax8jz;<V~_ytR3L_VU?khN!O)DJezhx3kN&>dOOf~C`APcr{WDeB
zK?fZ@Gr{XhFaYG^cRlC=&)L#YrW=Ja5t1Yu57Q@%{#|L(TwFlQ9m4Ni1=~9A>F9co
z!m5N^?qQF9)n?w}dt_4+vjuOsz%rkFAH$kpNKLf63W*>Mo<S0)Zu}99d(@Fdd2W(P
zXzcL=m-5&!9RC0k{{Z!>JGrf{9LYRw1f&x03EZxE<b%-q<MO6O1ddnxK1l8x9C>^{
z(+33g?V13XT*E8kdt#(z354u9>&o=}u}c-9a30Qdk@7Yxw$~l|@$JDi6t}M=!Ed6D
z<$&tzhrsQThU4Efq8mxKc~eUR^(i{>pJJo=fj}0X?&z|`saquZAgP^5WaFKrVD%lc
zJ*gdR+6CD2TQD4pl`R<uxM9fZe}^49QYq9dkwj&l*-0k^O%d#SV0HDTiESl;_uINi
zyfm=<%Y(*BHv_LwM>GLz%f5ydF%c!Yk-y0cJU-jhWCBk@K<`a6B=N2-ZR3&p7@r*X
zJ2}BTbjMCAvy*K;ZD$T6To;TGNh1t7?laC0anGboST6(jcn6#@>E9nu!hsf7?GESt
zX_3Zp7$wSq*FVyTCbauItnnm;STL0&+RNJq2L}XaA5L&-VzzbKZJIfV$qJ4{iIL6$
z=Qz)9-D*#^%90rGV_EP9R^bSdQ=9^LE%KE7`W#RK%M=q_m$aP94?ASr6Azm`&fb9c
z{3?0ox`s6V(zlSns!AD@jHw`eufZb#@G?4(ML-tT;IvU0AXCCCg=G1&{6ppkzA@Bu
znwlu@ETN8DaMN3}25%>8MBbZ-1xd!?gU=xQPy)i1t0StkmUAK%J3~nu{Gc2Ih8YJv
zdLI2MM270ztJ}PJU~ty2k%CDfus0Rs1xUcoc&gFKX)Jhac;P!1Fk$o~fKh={!s8qa
zkic+iTU%YFKErm8Ic!FOgl>)05V^)!XQ4d}0vwuzPP=D}0tP@#p&&oqAbgGYLBJX1
zPIJv7T0wHG*7uNt6c$MULyg@#=jP8O<c#N~B)3wD#9EU1(nd$gGL<8dgOEcW4s*^h
zM>(PX%<8Qi^T%++gpN=hK`Nv+M?t|D!RR_u0>ozO4T5`lk%rJCobHQ|dSsmEYXO7$
z9MYx5tNDBW(G0+S*vmNT3S~|R2d7+TBdF#emo~`q#V&1k;o2d-HW=WLPdLXaM;NEY
zHK{PHwwO)KR9ZL;dV-_@gZG1E0iI|9O^l^gV3X}kg|=-Od;mUBjkoTS4;jJRj`^1I
z=HVi|j_G4{bsNNx5wIWP=L9eZup>K%9ZV=9mN-@$gEIv{iy#o>?c)Wy`(X2&XQn5d
zUqLc?z|N7K(7Pyns5m{i>c@fyJY-^k5=FP308OpMu;OeWS&}d?`*Jy7zPytBoa52f
zNqcP^pJ0%@Q5^pOqRblvfwbXy&Pt5&_p{DwIG);8mD(wyLchE)0O)>TaxzX1(mj6f
zy)o8Awcj23+}i!o!N>$Q02mIrB=S0L;+Ph`)Fp{wnj3kM#u@MuL;#%g>(G&odBz1p
z84nbK-bRkrHd7l;O1{uSo<Tdk$4>pJB$1v)^Bl_zY*@(6fWIdS-`+S1Fb^Gh10|tb
z=C~5!f}%FYIBawW1Aux1>VFylddgmCSISp>?r@U3d7vIb=a4z)80a%gCz96+Jn1D^
z`Hj55&9t)s{Ej$fJ3;>TdJMfHYp9*!WR@1oGi@GV1v7#hCm@5IcJ<FTBA052?kwSU
zmB|bTmf7wPAak(b;{<Fc9RMI}TYG}0E4x{C%Z=9oqj8q|$<cTjIV7IE0BB=(YMZ1*
zk^tUW4;geIvXO#Rf?Eu54@DnJfrX{SW!B-W%By^nAawz=k&%q!J#p<*c^5XuX{_YU
zq>4aQA)^dOA+wyGho3=A2HZ8Q#urE=gDN)|69P3kQS#@KOR@Fm9jVJ|v$Oq@?Pq0(
zge-n^7#Pk;AH#ro>(`|%obkzW-fg#;A=rec$Xg>E<Bl*1BN?Yf3~xMg!FXhyPYZD0
zF$bY1p*-~Upap5J;Ban)sTR=T=82ms1~!KIv6J4J0JK(uS4Fjz{LGA&A(>cX2OXQ#
zp1ckXI$0;Q5tj4rW8-8(JjOsg9i0IKuLG??_KS8_TcD(bA?CIDxH#;17{++?paqIM
zxfHdmiMjq%m1V>A``GHI=yAstZSMY7fZ8<kpxUB*w&mS`M?#|`-#pYS6||;Fmh4F@
zF4&_3%Pqz-dw2ZsY0^unS)eS9<zaUK;n1)E4xr$59Al9{4KHOU+-aa>EUe5HRaPv$
z6#Fg+^r@yv#IW33OK5YL*<o^7lmZlT27Ugt%bSF{c~bHcnHgy#8v+y8BOGVb)6#^E
zrIDt$o;~UcD$EKTZ3JNF9QqH^fFO^}wUJ`Ej(FJvC_(^IyKp{U0O$@$`c!HeW@8rk
z79w5L6PNiw2k<A106Jqd_nP+3#RSTJ&cytznaIyj4nY9qesq@N&4E5kg=Wv0g?1~u
z<pg@1bf5;9O2(4JyW=QM8Z(1}4i0{%tD>XM6{iR$%8{NjPoNz*>Cj+xs}~Rl*%iIa
zZc87XS8R`y$UO8NIQFLOm2OCxB@(0LlaG{z&N0yQNsNchdr-01$ivFR;9#$A$EutF
zbJPlD-N_`+Byls21BB(<91L^^x%&H4434BpmT8KBry~jn9X&^1O!`!-JXYo9wTPpr
zJ2@po7W=&CBn)zT;*by|k;Jk7^m&gN55OUq`X0DA<Lgo^M9dC;bwcb&z}kCbzXv~^
zHe9j!^0KhyHsEc>bM)kXRM$b~h|?k+=W>!pIt*m`f!2T;7B+S=VHNP9NjQui1`oC~
zOm<@_Wn~dzSQZ5Qpo5Nc#(&Q=vBc6c?Z9>bu1^Gg(mygPG-u3h<|z^tRw{QU6zB2u
zq%u`p#^Y-cKpc^@lfnG@W7O0ygi;tpr0)4Z!*%J8UOt^^?ztI4Lo<}Y>5ev^&-zr!
zZEr8yWR~F|u(XWHb8!Cv!ICkLRyZIp^q>iBE#P}wokLc2w$iOWY0mMI{{ZvJPpRkM
z^sM(=uNHWk#!X7p#~f%sv$T~PQW(!kCOv`cj;GjlOIxS$cCBv?m0-fbS(i@J<Xzrm
zfMCxrW4GUo{x$8ISA!Qs(WH`DTI*Jn2fDg$uGr{3g>zM_V`xI>n0S}r{m!v8PjfEw
z7{aOyAmgz7xu|?A;hWzG-wT^(Z?l{U6Q*m`G^>@CUnR)gI%mCWUFj)zZpgrLIOC;p
z)%WAd_GYp7UD1zlw%#Go-Xnrpd0#_b8{!{^@_n`1H6#<%SFU}E^Fq`?`HU=kbTzv&
zMLc3nqb<#OG*iLV<y$kZZ`#9C=I8i(IQ|CuRA2CbP0m%lK9%${*v9R^9CkHcTMQq&
z`HJ<`R&lta=l1Xv;eP94p_9Ou1ERmD9joXDvl!)b_*7452slxiuWG}QA3vW2PCA46
z)JMTr9Ps}Dg?sZ^f73DV%|hCG^YVgy==O{`5#Y<=i|sym?rqD*EN60&>t5mT)5Xnu
zY_MLPmr;y3J^jTj`f@NJs^r%(sOfT9T?@M=*(x06d(|o2IZvUiq)UiF2dJwtqbS2?
z9gTUfgS=xDmS9|xB~A)=tNPcB<4_UhSV8TcaZi~Gl<lrB?QMZFNH=#GtZUyA!hrce
z0qSdkxbYpZkAC9Ew(j*p!%ft@K`EJcM{Z9HPhX{4i+Yci+nwrop6cZP0HY@1o-hqc
z+P16I+Ymj})&Bqv>1$zU6b`uvF}RLRbSkNkHVjm>$!#2rJ|mJR0_rA3>6}+XVW~xU
zft7&=(ABB*>szHOEFgp5rE&L`heOw5TX!ZIh|1=cs4jOA#m?Y*)rA-pR>89v8SFaM
z%z9NKSkfsmPCY56s6tX7dUic&G5JygHyOoac!{xRC(^dtueEc2CYX681`l5J4Do*w
zp=sOe*j7Aij+N7EQ0|?^Gv76p_Hm9+(xI}ES#mM_sk0oR$6rsSTQHAtRpp7XkVhPG
zO63_>Ipu~(&Umb=z$A=<2Q{^E3wj*pvaVxb8BYeC#B!JMGB{u`!1k@14Ou7C(g(nl
zkPod@)S)>i1Dedyt(o<hRZk^_RrDnKQ{mmPO*SUR7>t_qI6?B%9<|7LHVu{$sqKN*
zy9MY4D2<Nw;L`V|^GXjN(x^klIG!p!-6<W8IiLZL=Sl||sJ9*6YCzwG7XT}cy(<@4
zxW-XI&1&3B<)QV(U`d(pKs?~k28NRn@_}G-YVFV|Z0tG?l|7UoMaN2uQEb~V>JJ=K
zKyY`Gw3lw7k6)!+v>`@V`{uc=V&Y3n#&z6AdQ>oLW_C#8d@<|VrS3G2$?otrs6T~C
zYx~It<CENGv0<6Ku(6WNPi}Erx+ax$@4F-`btKgxGW#NfwTU419comxnT8d7r1kGx
zwmN)p;XvHysXc3E-%gD_c|K!~1yLpjjia%Xe1M<!m~wx@x|rgI*)xC+I@A|8QClI#
z1_wc0mbv0s;S3C%_5;$G8~UcOkpdL++PF<~T_m0IfrHaMYoFCM`<tgJZl!a;J?d=_
zK$`MZn&_8qzc*@4faqR(*ZtBE54CI9=x)!xQI7Z`x{W_eiq<8_0E$cd=xvbl7u?j0
zt8WB0>O*Z_JJhgDk&+#O9YL-yUDx9TglwLftZ95o@>>)P%HFx8<z_UldW72DmAL)n
zv4ievqj<wijQsZzsrriWPZ4XkAUH=pg!5i^t?C+qEZ%bg)L`-TrloN;W9%rrX{9j$
zT}A%@eO1`JU8gY^xQo;83iv7YZ9yB0ryoPoq)!oQ$k`XNesxz7_uPIbv2VLFdhlv=
z*X<5Jcsc1`14ZK9X>p6!=~m+Lwzn5cv&Xrrx)!J2V_UR6BwAzZ)<`*(2exbBk>l-f
zfIiW{>GK+7zB<<3PG@2N00N@uH9phSd~K#$DKBuG4_e@SP4Q;d7~O4HWMpp0ua&O6
zQL0_GWSxe6Dzn^Aa0!}5Z%%351)1vlx5N>xUU?HSW+&u)_xG-w!#c;?E-hiYx%)iG
za}4D0r?)lW1La`KFvFbsS9#%`Ox!??xQ9=@+ZEY`#5lV%p0y<<bLbBcS&er|Ej(af
zBJ7lmeBJZMuTlR1)~}uXUt@it>MiBFh|fYf4PMdV4P~L0H+L;;<7}BZ<Ja)0z9#rq
zJIiwR>JIQ;B0JZiT9T_CU%2L_HwUTnf@>Gi5*A4Uo(k^c@TRV{e4}d4`%mzbnwM0v
zlG=Ak6ob3HXF6@cJa?}OaB+5LqMi0W>eI;~dSG$QYpBTM^{jh0jz7G^=~LWlu)>Eg
zk9y~eHE6p$ixQSN2E6OX+Wc0QvV!9{=bDekK0UJ2VIigc;rpn(vHUB??k@EY7V3bw
zDQ*u5*B@G<ZfbZ$%X_Od<Qy|`n)YorGSQ;rfn4W<JTvxK5rXsAIIim6&_ugO(9}6x
zX%a%aMl<!RvEUDCh9t%+!U7ElY_OzbwJRPysTcF75ye?03xUZzd({HK9^Z{=+$KjA
zpDcYr&1E9c!rb%LlXs>m89g&fs&X?@G2MR}cc3%@?bo$89Zdi~cU(|dWYY@d{b<4U
zpa*2+id^)jWAOCmj`-`v07;(4lrZVVN8baQKu&n=NC~nqDcl-_XCj}^aw&lPVDa99
zy}3A~ML&<FN&(MW1T-(Gr*}LG4s-P4fyky89y*_`JReT9!Stu7!S|*jP)R(~*Py7D
zq|X$<e&Op*`qV`G&>I=%ffAF9j@6B<SS`#<tTL=IS~5w&=9#}a^fV0l+u|p~SsHmS
zbd}jBB&TCuePyp|{u{Y4-p3+^^~kTV=dp@)KPW!c$@quBntrJfS?yzfKZ$CTt+=go
z%=|I&UNN<1m?`cU;=LzI_>E^ejLM|_Ys-8?@M1me`g_R{{_jy-Rqw;U5$ViLw1vPt
z5XDVDb&FJePjBNZ834?wpRHYw#P%)$5~eHTrm^vTk-!%mdN=scx85&K0^MYD>qjaT
z&$2(^BD2OsiTTqHiL8O*R6mV;cy)glam~OZ=qWzk;^`L~rpMt&Ao-84Wbtj1{{YKa
z{{T9vKaK2S88fH-^eg11PZUecml6S-WVJ^6R=YR)+o?~sNvFszW9mEKi8^c`=ITGD
z>gP2Ni+W^P{{Tr(&c1(N3TiTwxu$PkD&!snyK%}t<3}nT+3C86##>a~<vDL^!Mpg?
zFCqw}WA9w-e-EZTQ}i`v+u_WP!zf4LMdBKgTzp>D=0Cbj1Jf;8cRoJXF1pEq><O;3
zPxx%SZcO8~be10u;9PEmat3&*bs~nM+2fMydfmaunq2!*!+Eb3;(5J^ub?e_18M->
z68=?nd=+gNz>NpCDt)hHK10GR<MAEI0NqRn)BO6^L!)?SUy@{Vb32pHGHcqj?+ZYz
z35;#}V!GWsN`eIeV^R21Qj-%&9%-j&8n4)Vo0JnF{uu`BRav|(37J~%-4T#sNgsEd
z<Pbp>>^Cn25ghFm!}yBl&URQ=aOaUu?Gt0pbuS9VD@;w=N_oJ!%VX&v`G?{fxl64E
z>e2?8U&xFcF>~fdIM4dU7$5L3wcTE<!OvV)dq+C3WG;>U<s=`>RmQ7ZgNkPeL&l}%
zi!q)&$ecRo>Nx#r@r0NbgyfE(s3yACu(y!2O&doeFEZP(jq~bA7;pFxHAeTtsOi2L
zlHqgmzR_za<G=i~Z@{Uoqg66FS%D(sA@*(Q*EG^q#??3hdwTt9dF*bjZbU0GNiXoj
zATh|_KzMKX32J~$q1jt>66A(gTmXM6)ilI4GF32HLE}A5BgVn8v=QsKlkO^SEIejH
z+zcM04cDChRTq|Uz;w?X&?0elDw31!xlOxSW?Yaxk5Tv<a($7d2-1C#m~LLOM~oi5
z#y=kZwE*OS9>amkdgHG>=~b1H5UDB-4hJKUdj1r^y&b*vxi4z*$Qe##x62Ye2po^0
z1EoVe{&Yl19DBziP`gPTNXX#!?b@qEJhcT1tDfp{_~xbDVwDOV%n9|*bLqtZPY9ZM
zoe;CQ3~>?8a(Or%Mm;^LvCR-gj^fp1QZ}nAY?G<OXX)+!6r$fVDp^jm`DKED0!h>l
zxPObB@t@L#zH=@vBZ_tk0||%C*M%pB1P(Ep0>r5SkU6%vaW`2bnLM`72X_Aex_+dA
z%|1!*Z5YLJo@`6VS@7WW$W}aokbdn}5nE3AfV3ch5;;coP(f}Oa=1Ci9COW1Uh>k>
zB8`~a?>Ptru>i-RBO{VJ6YuLlhpO646ufg=v2DL844~u^KtD3{>Kdgs_g2?wd2cC_
zU`rV-$IKXK?_dHC9eB?K=AiTKrcl#cG*0*-q8}>|f4WajyaFlTWFBs8We4U2D==9}
z0IxYC9fk(%WOLqtC0nC66Wc{E%D=u>*&^f)Hx2<CM^z`N^{F9>30&;HSmtf1<y?cg
zaNLdE2Se8w$*82%WR+Su?O<}O#6>JbO1%K*?{T{rVtB#lsB!x{g9(}9V0n&US#yjL
zl>n*9J-uiG!F$Uqc>LfD1OQd`JZu92kN{xVEIJTz>r7jyRIccr#hr)E5K@GrWHDF4
z9OZhG$9{#473G=-iHtGhnPQVFLD~r{zb;4sV1hX0XPTM|*v!cHHmV9g%OqbZF>nrY
zHn1DIZ3pH(266!5YcjTU>DGB%Y(_#BKt={OoD=h77|t=&3VPo$xVl@2Ba%(7hj;<w
zW^;j%esl8!&maSyl?--B(D_z(pfe(nCn6^~3P|1eNaSOY$UJ0oEZ29@W9?{K6?~#x
zFC9w~H~ro~9B^<k*N{U3S<fCLyD);K43dmS-2VW04hRD+k=Crtx7LMcw~k2GM<;4X
zvL-Tdlae~A7$9=Krm7=Y-8Yu7O$3rJ{IVuU+?<2AI3tH62RP4SD#pu*W)s75>Wo$V
z^p~mJK`gv5=dYm$*wX>6HMG!T?$sn=jgJEaV%tVe*2v>Mhd-4gBYmJc2~}C2mt`f#
zJy)RsWF9bjXVJ1w?5RBLgk=~iFaYgf3t$g!{PH^Wp-RGc1q$(nK42k(jC`ai1ov!=
zj+n&&J)&!jyv#D#V#fp~%#Ebu<sO{#ijvY;At7!As6j_z6K?sr8;?K~Fv!k0U`JYp
zNExlxWP!p5-Sfs|1(4$e^v+2f<BaiE7Ib)$Ijx~k8H2PWs`A{a2a}In4&L+uAhdbc
zHqs@-dCJB#$`z3Ca0uOyFnHs*?MK=!E!agY9(x1;#U^BE<HIP+a7RPX`VPk_1TfF#
zy`9{0M4`5<q{iDv$`d@PBL@T#igU|#Zv(@418fWay+H()P|6QNL34mRbBbamf3q19
z7oDy0L!+yyj2sQ8AAAnH=Nw|AdpTB1X0(}Ro!ogw08bdnJb{7^?EVz@duf^}Ha(dR
z<XpxCiVtzMha8;o(~k7fXk=u2K$6=ZkRtu^2Q1(oa!JkxdJIqm(_GvYf45t~GzErQ
zRKsIA0PXp+$?2L+klfB$OT#mO$`~sn64~I9*QfCDQOR*Kv5~?$#-M)rerEuToR7LO
zgN*bP*`u_67|jzYWG<Lw0G`7nj^~1U^FR{CZFdQf$2%>#T(iM4Fg*bqMmQvQ1N5dz
zbdpApwWXYhic}N@cQ*vCM{(b`B80Y>ZI;?p54B?ee5Wgr1`kd+$4)7d%;`Cb_iTZs
z!Si#LARPR|1df>cPz0VvpK&6Txe>WOU=BDuWQ_j+pGtft>d9Vfc`g7@WHLpDj1GVi
zgVR3P7!->hpDRc_#z4a;k$lLcp1=%&$A0w`mUouye$G(s9EeCHdgOgN=71!U@FLrZ
zt-)ctCN8=D5;*{jp8oX?$SxhDhUkr;H<fUOM&r{M;|H%e;}s;gtWqSN)g~ys1sia=
z2dL^tUutZT!qK#r*HWWMLpYQMFO$m_9Xj(&1^)m}vyaL$8RKlMYOYyTJ$(jGZYn1$
z`=fe|<%T=FqBrt7{(TKKl1O8cICe^pxkAUu+Ij8iz@?Jx$@`nAqLi|PaJg5L=KeyE
z$IEXFgv<7Yc2l&htOgF#pPQjPCVvX2B(i;-)h5Jv1V@wd0oU8tr>#EaVre(Vra15y
z_kbR9dUnSI`&33ik?wt`aQTa4ft+I<dr|>o+@}boQ|447?@7obuR)3gf?SC~<YQv=
zCppeNc^{o5$1)p<oigMVIOqVz2k1WvVk1U&u+B+xROBc*<LkisPy@rbSmKsas)KQS
zV4VK|`oCIXm=K|uk^ScW5sU@=$^7Xhk%~GfR&(<19^RhaDYE&7Lm|V57!1en0mcWv
zIW&ea9PINVCD%L9@)br7KOahC35W`tMpSG<G5J)ID>8YByL*lRAcENI{(q$@Q7eGX
zN#VCP06~uD(tst?Y{lC<O7X<06TI_Cen?`<{Mr0~9ZqYWy?fspPZpJ+!z_9nb7BSC
z^WM##UA<4}qw%P2FDCJ3r51yuvo4hm-?T~>2IB{g2U1DGiu!NBeiMVk_OV<|0wvgt
zMHFBRTSxuT>c_dRdbMn82n_gd;CMVCrz=mkZBj%FB!i?&{{TGG+tl|p*0KjiR>laY
z7v_*S2a4iyzO35ElWN{(m#n@rHoix=uR+o-7VgqH6z6cwWccGrTa_1RImQ~R_#$$V
zybgZp;)~rCZ7y_o_Gxiy@w$VNkbNtQB!eZhF&W`cp|3;6M?J-P{<r1Y-_Fi<0rL)e
z*A6zHJTA97aIH4eIq5I&Eba)EHz+tH3emUm1*0eLq(R3yHCMzl;vqZ$JaaG1r`EaM
zBf;O=gv%__4D<l;PX$xjN8V&rhbuR4{8y*Oe{^>@wPVlXspKSE+Y&u$d%uU$TQ`_K
zan_dF)L7wUi=gL<@8*O|OvyE!Qd7i4eF3H$y=92P5D$D;Qw9C77-+FqqMp_8S71K$
zdsWyD70$5dqi3f|&(uEO7T>h7!R=m|B(OsfbF=_6T%^G2H-xqV1Kx*MvKmJ{VzR@!
zXwzw7!N*F;)V#wk=5~2=!8O-wH&9!{<-$R3g#Q4AbJEyPC^EY3&u>cFlx^?KX19Sf
zSa0sqZAxD<Fxe63gZ1^Vd(x897!f1d02lytubJVN^G=g>tFo}JgG}+Zqh?3iGFR6$
zr&jEVE1yMeM;OS#^rs|4j(-teL#F&jO@qvAH>a&nd+{uJScrxCo|P)1BbA<;t7>-I
zd@S-f-PmTiOGUWW@BY^?D-!<zs|USu8h*VNrEs!bNM$+dPXfE`D^#<JH6_%0W|ul)
z%Fdrpg`<pbA2+D0nCwsGSgWqv5yXO*`(^{t#afak%-1|pVzHZBfk)q}^7w)g+?ssC
zvCt9)M<mFD<{(!wCc5%*9Z<Nto_yf3&uX4w*xl51gi*3H_~N;}O5vwc0r`(pO<P%{
zIc)w_ZEXNdV<)W_xa@JdjhEgyIr>&Sw!{)JH&=OkY4V<jKdoTg+I+-*IjNA&b)q=n
zbLmk@Z|Xhx6})XY`?)={N^JQ&0a0>}UTZv#F^bK)uwoC(*RDI)Z1zCsfHUh*OJTU-
zmp@uLg2$X*SQ4x@^UY@H76o<ahBNaI=U$t0q6s-bM;!+>klF;+_ab;umK@*;r66ea
z{{Rf2OIWz=T@KTMkzQe<>sJsWtct*j=`H+1%z4P>sxm~ibE^C~G`_Wk7P3g>oYjQY
zPjWrDs^&q;&2i3gO?+VDvxcZM&Oa(2Q^3wY01rX%z7t0>6`6E>?nOz^WY$pBfINZM
ztw{Q+?9UnRPniXn>*wdbdSbGnIKEtt4`Wf^YXD@BGg;QUsFM0M3JDZl4#%R~jKPuV
zSd!f-m7`;hqPH~G5?lR6aK1B<wE3D?#y~$XsvyttCYl|Lkd4aRk?CB8rh#*HsD^|0
zX`h+D!nN)EQ5C~^ZbG(k$*!+XytY`>pasuBDsGs|z8}%yu!TI&nYv_-O?6h|<N;JK
zpsX8NzF^V}u{}KnZ$mEB1=w*`tc1-ATtEwTC#kC1rnwcWADm?N6_2Rua*$FE20ry;
zC7icXlEkqml6q6Ph_zj2>h+4lkPmTKr%q;YWXzH_4?QcdO+6t{r~|qDg<i4J)lT<O
zpHoN-4Hv_Ju##oxHP*)*7BJ-PT5aXr8hj+X0KjywH}OY|;tc8^@CP}hGo;r%O&mz!
z7yv8J^?wjaaL4BN;MXyAt*zU!cRPCw^{TR8!?QUpP~=*PqczhoB%BZDS=Sd?3>1(}
zXI*NMo&hHnMqB9EU^mN}ftD_vSTJM39D`74`VaPiAzyTP<bQYTRi?X)2FnmVGfmPw
zMA}ZOvqUnv0oVKDoL!!v)yud401al7=Yb2U^clrwPw>j_G~c)6$1FkVUq<*|?#ouN
zi%`?qUMUC8o`?Dx=q@z-X{{Lfdy%^1wRgovNaby&d_k*e5^3|8+BaUju&VYJ6JE>Z
z#yK6U=&v9665?>vTEr!YoPZald6W1@R<XK{MT5#A#t(5(Ds4RqQ(a7rJHYpsq=@5S
z!?t;?{VU;x)Y9f~RWX1w$v*Y(o(|I^k4u7EsFX{zWQE3Su!7bM2HKc4YBB1Ga%app
zzX)#7Z`$B>$gJo1Td7AMm_vl@LF4ol^}&V!gkUfoMP^AQvdT~@pzat9Q&Ep$b2H^x
zJ{f9}C^D-6e(5!9P4E`4VRWu{s=pY;eMYHgAlS<pQa<SwDp*?MZ^~D&JxAkIqZO#R
zncy~Y+~~IpmNFx9$~qDLHR`?^mJLfwOIe%u5)8!0tZ(UBUMle2t?h)8M6vm*GEc2}
zzKyB>0Ak;?PU34eY&c$Uf4n`#dK7AND;(2>oy<Rq9txP=JeIJNar|nl!Rzx1<a8f}
z`o5#7TO_flwq_g21#rFlSH5_m<-W3tTXy~YW6Xv{84kXcsqp^*TC~+I!b=**brWrt
zGr<Sx=~?2aroE+$r8j<4%8!jNTw*93o}5)XyZ-<XYHGnjf-}G)sr*fP)E*PCfMt<5
zJ%v7fHqI44x>5(I;=D}}-gs0V5W2j%-#KX*o=G+8UJ>x5cF4P<UA~yDt2+U4H_E$E
zbO2(y+dE{pj~M2r_Z^7stz&{d1xdG_e=3-a({b(107j|kDr5uy0Ifh?c&CB%paoU>
zepLOr6fQHxKew@}5mrdS7{yn3Go1Q*R*@K}%6g6}Y%?^%Pi}kSklXul*0lBv@kmf(
zkxP^=W*dGE7vD6VNjd(NrqPc707^ofbm>PZT+9&k$fWXpt4qrsl;0>G+<H>w9n9}2
zk<yUEkFULGnDTRuDLk>BhL<Q@&+@a^iafLJn$YscTvI&0aA@Tn%7Q%mW~5m7=soJk
zmNCyta9-3{O_2!k&<Yu9Vm&yfV<w$|gsupn3?4JZNw$o0&UvH*R-8KV%^1%?N&z0U
z0O9_5r!P#?Mtvzs`sSDlTZ4*;+;h(dtt+3;(xGm8<j?`QlbUh>X^Y46r)LA+fG1Kr
zig|I4)ljiK4wT%n@Ayy!nFKHQz!g$!D_L{$kIIxQcRtjtgi&GK&YwiIkbT7G+Oy{H
z)se~a<NT{;VnFMPsN}IYClm<7lfyQAVH8z&@XewA73b2rRfLhAe;SkQ>IXe&xE!zi
zBUYKoMbE7{JUeJQN0Icdqsmn{$GtOQ><8sZ$aXNI(5=Tv$I}&VJt76*MmYAZK_6_N
z!l#J_as^9l48QD%yC5C<Qh#N}qd52JTgbe0q;#UgxsH~~zjbl=ROt~X3NR}{Aj#?a
zRLcOt1EnhgUI@KLYRcOw=K%X+r;Z`%nww}*mgp-;#FoY+D1$f~MO3}MSccgC^)2nm
z<rk^%R3m`M-12Kn8QiNX%W~&&C)$IjAWXjl+}4cG6{-?`@a<gQtE`ep2OiZe*l87Y
zSZ$&QXjAG*;<-IWSiw61Jk{%|<hgT(IPXri(jMcGr=I4rax_TfF4{&UAi%9}3Eod_
zINrHj@}zNHLU?6AjC|ScS1tTHsge{7ib{Ho#E(?av~5ZfR?tAwkC;ROjlQw4DfsQr
zy>U99gxV7#h*st_A1>Us-gx;LvInxhKiRKEjuR18VbJ67tj%6VhIWmQ3^FTzcC|)L
z9#N=xQs&u%S%=<>y^Jy$0)yDD)n)vT*09~KQZ|xQ6GEpABqTP|=zR~d=Dh>N6FZ_V
z((*>Yq3)-yLG4<4KZ9@ecm>POrr?Z;XWq}xq=AEh?UFrI*08O8$&_q)a>;Kx?aM3U
z<yPz3obZ)iRYA_s+m9#P99MU*{5;exlXR9v(HAW!{o;|I`RN)42d^z2J^R-gCXYRe
zJc3gUA1=Ul%Nggqs&;|yaqb0drkOS?cTgCPFx+(O$N9}5U{P?Z$mFrzxODHprMNTN
z%d-02;4Xt<8T<(3WO^D{_D{RXVBF&jK>mFymZBnb%s@s+Q=gO(fO=$h^s7<aO%i;<
zIpP^zljW4-90S|8Om?W+Fu2}I?&Oxr@BzriI`lu}(?~pp2P2FD)2Ab!<&jJYS*)co
zqpLu1@{*=iJOTCX$ieH8Q$=rk3{7!rWGWR)$!{)p<DZ*pIP7w9ow&yts=@Zi3bS&5
zyg?qlf5M*t5lIJ@?+Ym`tb~U48Ty~Y---a0?yc^4yR?qr%a&({Y%SN-bDaCBKJ{np
z@lNI9o>q5NA!Sh+TmpH?!5n&y+<L&bQa!YAT-rr&3gdKGieT6{J-NmYIn7Acku=UN
zo<u>GMY`d-9yhA;4sb!*I`!*778+aoXNJ=K6eNtGt=<_(B%Q;5ZWLr=pd%F=Zw!kL
z)i6v@pOM6yFaZGMms}7CZO4jXd)+?VM&ebAf{K1<-<)R$Dt_x@zduTlO=$5kk`}j2
zvxl}~5nCV<6yOeV_jceOln8t_w{Wu?R}v#BJJqwEK_$imf%my#&u+q;FJYcXY3<{g
znC=a13~#p$mf&M>3Ul)MoEnW{n8uAA)Kjvs+>r)Z7lD#E1&?o+KXhi5uI6c*`%MyA
z6DUN(Y@J9aI2`1*N#`^HCy{S4A7{92gfK8Z#Vi<x$93qS_WbHy*VZc<%2{J1FpMtc
z$Rm;Wf{yt2<F!NNTR9>b9vOn|2`CH!;}~Jc;GU{^UiA3V^3!2~oFfvu;$Jd3K>*<3
z;GC1++XJltNd%Vd97g6jVgRY$xl}?<a!~ahIvfxW(xFo(O2o!CQIjY>ryQK%6TiP~
z43k9HQA;|>JV_jis#v0J=tfBE&$myfb`r_uyD){*=MH}GUE4_Ndvnh?Z>2E-O_63q
z+H<%aq!a~JatQ0nXY(~Y3bztUXSrK^ruN#U##i{89XV{C4M&f&v_a7jXEGxL$iVbC
z{JQZ|5A4~K%R6luMn7~n!~ht^4<p}`Kog67LIyI!B+?PP65HglELBOs=OnV{Bd%(3
zsP9OkyoL*=B)7`p7?a$n=e9COOnqvxu(??lYgsMik~a#?2_d&{Il#am1KYPA)iJ;F
zuN+-R6pFIuP)lzaJYbGgVQ>fdPy|0_g6=nK7gZ6A6u58*VV*JvBRmZECa<^lj-3Ot
zCCo4|B0|mQCJ0goBY<|X&vAkUQ%LQmgd%?KUEAaZ1Fqf*jl%~7pK6@PeQqR`5u;Y&
z-DKVdFah@H-=9xV2wGcNSiRx}W;r6&u#3qVV0(a1r}C*1%)F5sZze}Ve|+v^^PCXC
zkPdJF#sLF06jyLEkv*5r*!hzxK_|Z$BiQ=Wp3VoJIV~qLAR{pm<rT>}13tXt@aaqm
z{?j#~M3hGM;I?CxN}k}T1F=2FU<EZ^#zI}An%Yu_bdmC`-1Ck&IUVWpokHGmB(Xck
z840z%b(1;ydC2NPA45$yR<{9OSegV6y`_L;9+?G5#(%8=VYAy^JOo8GyQ+aAupqk}
z1Ji@+Qd?>h5b;kI<tvq2fsniac|4ASqngzceA^#5!^*~y;goR0a3|9r{c4I!i;|3&
zOT>f{9DJwo^~ML|Kv;NtIsCPdNp1oN*`aKx1EI&^&N<?mwllPnn@M4vSo5=nAol?C
zll>|{)^c6Ac!i)*!jGOZNXC6}$Lmo?Ya{IzGKpl|cC3FZfzyzA=Oc<P1lIT0QA{D8
zC}l!Q1S2c~`FJC*daVlD&ZU}3EoDG<p&3RVqaM8~ce|Zs3wq{N=p%FlZpTb^>Uv_U
z&2t2T9va<%8`*wvi?{*MdQbzz46cIMtC-s?_U9}Y89z=3OjK<vxRcKy%nmTo{LFUa
zIqUxb*UcpGBFV$6?ZA!Do(Ej}^`i}NB>B!tk{!4tb|2@|(gG<-i4h4c8nA7I;ITXt
z%{03-*e7nn3X%h4_c`t<`=gRo5wf!d0a;h3Ps{=B-`vvM$s9zc(DAbu54#7aOwa)z
z+%8Lb*xb0m$Q?NRX&Gc#$Y8^26=lwI^JMe*)GTB~{qmx>-NtZzxD+F?h%AALkd`<&
zB=qO<pksLXUD%lzoGBatG0FP+ds0Ht6ePA)QwpAh_xk?;jX&j=K1srb#&-4f{<J|0
z&nhLPa!Ss@QZP9uwg+>XKr9eVEzP`03ClJR9N=TGrZJzVHOy<bb8A=6r07y^w+*&?
zl6cw=ulIdDO>6j)^UIoV4QN+U8@FHhnd$+v9BMkmj5>k*M1AAH;8&~s9{6`}rb7;=
zdj=pt8qz5S8fM2c$UpQI>^ZDz)#XO8jm<xV-w$oPGpECQbqD%s8=?{qnKS%t{?Q$~
z4m#$&9P`h5S2^U;0gB*l$=#g^b{mgcuRP*8LY(_murhtkSHFo^FLwr^yB8R9I~4V)
z6Z<Ao<YN`*HyV>^b0yp#GH&^YwRHag66coJ!>uGlh8+EC=lQ-M#U+&1(_}a#9RC1H
z(wuLpGj?33)7mbj73G>vtO_#j&2XM6SoN(;T14Sgl5(f5c>e%~{wc|2rpu>06_1}T
zPw8D>fHjk<_=eHhnUI2VPg>5jERArjw%O=5`YMQ;&fsM~g^y$FS-LE;Xxgc=xMQ`O
z<;`~bynAiZWyVEwo-48!HWA-J#EFBETo8w|sM0EO=0{SPnjn3?xvE!sd=se>LZ|Sk
z{40C*%NW@8$0Odh-Y`!fX1kWBImO<1YTdbvY&q#!Gw4$%3fUgj=x+vkWAdsu(XG9-
zlDOaw271w9-141WX19~b<dfX`*FATrwWG8#v1dFGzP{Ca#rm@e*<x~LV}p*o`c<C_
zcwT7=USA>H+^P}Mx+&68T+=AaveK_-b(&y$WDiQ&dpm;}UUQ1<mdnVD4Y@TN!^k@a
zJ@Hx8sOH3Z)$W@r7S8W%^{k1lisWFEUZ*{>$ftqr#bIh1M)F8rdV(uEfx(!2;{)8(
zQd<`5&$V=y8e5|_7rrW^*|^3*<EIr#frgE90mZz9Mrvf$brd)<l5^CWy7tY{x^%&#
z?EQk{=sMH5tR#B=q@-cU{A;lA{<SU2gq6nct#Rhp7#Qi1(xkUZVQ|spf4ffNX!YxL
z^N<!{)3r=&$>%v0$@qU(aup>c5_;Efr@xv54yUzfq=;(8s|!ThG6DM5np+~M!qj%r
z5zt_DtAo&r1Vmv2jw&~g1KOwL5<1gJC#W<5pK%69L7K?9w97Fgn&^sTV2pFtp_Tx^
z=dC6*bAr<tCm22PPZoGQ3e;!-KhmDD4n{BqW>JjxcsRhvdWo#aB<&fk;|S-2nqx!X
zztWJ*A#IQ0@6A3a6t^qK(zTia>^o4l*gp8}ND7N#19DIk--?iF@L(N-HG9dx?ewSl
zO~9rFC9;HI1;?f;L1_@+XX#c9Y&y}jf<YgxJwUE)Py>zGG@oaT@scXZL)cSHWb_nj
z1Sx8r10SU;*&~C7KGeTD^yn#k(g4nB0iSWCqvsBJ^{lqi8VOctn1)g@?_D3BFhw<)
z7z~cI?#63)ZtyxPw+uKV(x&l7in^7fIxbrrisx2QX>hWm9Czlr{VP+BMFEKCv90OJ
zHDf6&A3b=h!WY()yw;_%xj0@bhLhq;%LiC*K?O(!kEUzs%l#VC{xZs{7}p1{{5yvC
zcka`1=y8lyINxC@cMlBTeX86|ki_=(u9+3wWse8axvvd)F8fGdCp)dd%9T8d?Co@!
zqXRBT`qN2+Xsm6cMayG8f{5T|IE{9$Yhpb-5539vr%B{nCg&;!JJpa@x3&?0O8nlY
zscSm4HW08@20%Y5qpkRkIMI>=?T~BFHGM*B#$ctJKc#0Wq*9Az9~t<9X`RBm7GaEo
z*1YcO+Un_xyEb}(&37N!W>(7rTc<qKvFKzR?ZtD-rOlLVdFj&bMmv2fH`1<%$=%cQ
zuT6_a0SC%?<C>jxKvePX(x;quM~&R+mpSOwMXaaiKdyV%xlQ5amNGVv%N5P)o*eQE
ze54WTI@KwQl=9<cFeG|a3#&QyWQNW%52bo6+HS&Cmyf6Ps&A(T$Z^Jdcc;!Ar5}dA
zGq~{1ssx3Ntb_@pIplwM4_f+*MbzQEw2Jb{)>~;nZ<n0c$y%<C(6D%h3iKdXW$?Gg
z(&!hTWW8oKGBzCv{{U8hygjRWRe4{LjNx<XOOG#R@D-802NjsM7L!Qdx>D?TEV=wD
z&5hJ@BFh#gx0G%SIjvCyObKG6)7rfSB-V#BPUdy4pB21iSde<{&p&~zeOphvOOYj<
z@*zDJ_+S43uU$EV4VfS2U%JAc%O1yh85;wTdQw2q%veu!{{SVx@}(VE8lmEQGk;>y
zDwy9KI*bha)(4M#Yi*^<+vEaR`Al*6A6me&_{pbULSwm86OK1^1bQFwr8ba796r6P
zYg#qrkSy08S{!X>JXLF7i8}qb3bMN{ILl`rn5$kj@imUL35MZL2LXDIuc)pE&9@+s
z31i#()(&sEs){`UJ}c|0G53djoaU=T;xnsVJnIjUHgh6p<v!xLu`B^gWVfgsVx0}d
zaFmia=li+O9`#h}$`0aiO&<H;Ep2WPY1btEoRVT<d4<3Dn!DmXK5ZXXi&L>(mk}^B
zM!YPk-yO4FP2ufOOEOJuHpXAQlZ+oq_8$-Gad?wXT{7xmFOh$7Avp7Y*(b5DZjDIP
zjsEk`sRtHzHyWj+N%P7x?rSbxO5WmJZuvize9JeE^*45BX&XEc8?`KcJJjQBBQWRY
zKDG014W6oJ)>?hlnkEph9ctrhR^6Ou-o8ywiF%?$7CZtvvFd0)5_Nrzw1WMzI3I-y
z0nB|^+O?o;GmpT~bz4k*;rZ9dr^ous$R25l!Q*cgGkihT7-1V~p4sM(MjXf1%c|OQ
z^R9lhqgS;AW!E0H@=SjaHAK!>hyL;F{&=X*#2sPCGDt`r0RD9OSaTm>E~{yezA^Qs
z{?@f0#=o6>i~j%%7gh~{kUI?HijBS@>urO-->(#Mis#qA+V+Qy>-o@iTTFf7`PayU
z;wG-6c1G@$hvF8p<PzuG298j<_0iTXM;q6#tuSkrot**g&szBwPakVp!b+eI_!ep<
z@xHTzwsVu$y*^O6_3!rOuXbO~llyMa^mY6WYvd*IwyrV^-<MNPe;exzzbxBFw@O^B
zE`4w{>pXxNGxel8^`QPWBkNxxj~VM2C(a=EIW(W}nCj)S^Jg6e9D#G|w%2U{Br<gM
zsE>%O`%0NU_3~SI$60)jv=9$Yyi`x(tzpIu(=WHB9E>@Stxt)p*B`u3&Z3*d){%^v
z5DxtDUnZ}Kbxx+>vG+9-_=8oE_dVN@=uIzXK4a^Y@im(a?omp7NoYUiqJDMqTKJn)
z1O7e;z{WwO{{V!SRnAS*AFUqDT*ubG@R8a9o#~2={7YsJGAH6|<p%Lau5td7zyZb$
zM0`oAvjT1lcjvVp%zVezhs3s@^U*&OO&%q(Jsv#!5nm?%0K!YEvB|n>cl;!pr%$vI
z??<x^W9sJdJ)(pA*zu21O#c9cvdrfaC?np!OnrM)cINT(*Mm%LYf@k_a^vV|_F>F@
zT_=q!(TbT?qnF0kagm7><l??gI*suoHxf6wG=l#0F>kcVlkb{6m~$Umf5KyC!#-k)
zAn}Eaje_a*uajR=zGIKI$^i5|>R7eCLIeA|mnZ$M^m{RLA74eUSv~-D1pC&67gqD*
zV~n3eUm!!{9a<LLWG1^`33&4A=5<GQ5-8{nKmBxaG4mft>=?;3p+~i0cxzW{`(frB
zu<u)WCpDPI@y;oZc;b+pQ(5T@t12_MUNKRKh{qLk877x#=zS;xuGaRY+Hvnz3W8|I
zwtlpLfJdBrbf*YMwN4hK0)QY`esBJ@Op)WS(w|G7<E;QL(a*ItlnQZfy!+H{Xc;VP
zgHj%x3W6rjPg=40P_+=`BvUS&A|80DVj0gJs+Od7j(8QaRz_`<GG1PJB-N>%Z6IQL
z;*(8`Nha?~t>Qq*2_vO9pd**n^(J;=Pac(p^V~N>ikek3+z@kt*NWKFEWtVLT(XmF
z)gmoBOWakZ2NluVz>%gDRA>OePAcWSyEq)0n-mIwu;5kYjdpYtv0D&9shvW{RFJN7
zT7v|*Cy!%X&xj>iCyc1=+PYm`H%JfRT&AfW%ntd@ZEXys%<VSFUtX%PC+GC_uVB+G
zzRPH;fOHk*UK*Rq)FdPv1{pQ$cGK^MBgq5`aL`-oN`gf>=~=p-gQsdt9_BADbtJ6z
z>|&4;$5Gelay_eINFu9UDFZ5TS^?%BBlv10NBa%no)Ug&$XH|^-~r^h`l6rqtIRc@
z3_%^kTZfL?V%t&{9#fq2(ns3=09BCt3iqv6StID=el?e@_#;f#?4?;6MY~nX&K&jn
zbj5RGak0XsDVtKD>boPrCAHLSZd%?@vr3&JV~GZH{{Sr84fz5+&lL=Jmb37|qi?#P
z9tXC68g=Hks%ZD0+0ryuwpQ*$cJrdVXmiy;7zaG$4EhmQ&atLz2_xRYb7pu2CT6*b
zv&%3nL!kB&pP{bmb$Qn^FqCZUM5~roiR0L#18D?*yU#i7az9FhD!_`k+BqX@^N*+e
z1fQX+cNzxP^R&B_mJ~rDlG0Oh5iyd^p;lBKzG(5+nx!4p%A(CGMR#hYN1GN3fu7|!
z2d`d!m8z0tSd=M@6=Iv4f)r;86m<5-YJMY8`@Oqz2_bg|JoV2*pZx?HYTesh5TTYc
zBJK*uXhtLv&nFlsp%^FYQ%Dz?Q(|&Ush29;w;eJ%p8o(tOhYXumexpC+Fvhl+5?@@
z5;Kgh2s~}bJ;rHPSmle%ctmli7?J>XhUiIC?0LpIQ<xZ7IEXXu8($#w2k$7z1g_KH
zoE(voSaQ=WLPrh=z*fOi{6PNzlRy)TcbY<Mr;hV38But0cy2>-dgB24b52{yQ8wOU
z<px*FxKhPeIR#JN2PFPgQ*X$=X4yFd1b{P+4;}I|>DH`4e{<ys?$BJK=L<F)Bpl#3
zP=6kj0cIq!on+i)fPuMz`Ik62D!^yAbKH6wu0(=gpCU;BX#wPJIXvgs{xq^WB*ATS
z2Gs>fV#H%VFgyX1&JJ<Uu4*Qd7lJX2x~SkDSar{#!O0xw=JucqF%rfx8}u#8j2sek
z$@KT>Qp6;dRM{jkHcEozgNDu+6Tv-34`KAEi`#kg5K9e)Pb)iBK+ZuY)6{4B)UV`B
zr6Zk`Dl6@oaB|oiLoeRwc{s<t0w-^@>1>dy2DS$(vY>Tt*%{y*WKnG`tkNn7E)cq?
zXB?>nocyGB7#SYbTs`%v@?Lk10WP^A(BrOfNIg1=m(I4la30;Dl>j8d*~vJ;+1s3+
z5Ax-J@nbT|-czO9;N?^0Vh#@A56#olwK!hNsj_8P&g=<PhDBa+o(bsRn4#>9vb^@!
zKWJ2C!pL^W5CEVa<ltwF^%Onb%0aU7E$XeDI4vTKbBE)D{b&GjX*5OFH@1~OgUsB7
z1?Qfl+NS$8)weKilHCaNC5?*=VB>Z<?gt~Ws>kd%6FH0h9gI2J*?p(f9=!n{jY}o9
z#jD3V10o}qNuqMVsL3Cu4<djhOVyfbe%lSZkOH%&71cq`cXY?s=}fk_x0ekZk*mlU
zY`QJWlaNbx<7piRK%yJjNmRd%E43^ERwZ16&N4sx^zjrksfyC+({gTPn}QT~+&JLl
zuUz|31k)~|r>q%93-^kqSw=I0dW@X+sQ%FlMhvh7nnDA44nt$1`Fe9mk>6STo@=$a
zejX9IFaSKB{{TbnOk2pVB{JV6K5T@I(J@8?)xGnMoKOSYO6>DmGO!P{Bb|<^^yqm6
zdsC&mxweiUHZkRmyHSqyC!xs4(x7V(yNis-psIq{&u$M)ck4?lUD*(m88~8aPs;xP
z08gi-05#s#jxN4dCm$%zJr{4c9V%(9u1xaD1;?D&UBr;CNWjVT>?yu|yoG+yhz{JA
zgSX-DP_?kRk}(9J?E#w%3lCr@0#>@ZhBddkL}$n>vJ7L`8jeetC6NWSvs<p<4jYE&
zs0W;ynI%+ElJ9)(`CJAh{c5;{u#TU)AqL#GPI$@scAx>s34r@|9g&0gNbXHWUPH1;
z5AN9EMlv@6{Hf9~cMML}O#Gp8G6!MOm83TkARsCXvLkRnBhr8z(iHPjR8^bH1O)&E
zz#r2etwV4Z$wMC2#sg=jPo*MG@JP(4B$h%pvE=R@fb_*Na4uXn!PSONcD6rS0CPN&
zO}10>?f{T^Bm5~oV$AX?^N>>~<s4%;{{TEwc1l?C3%SYn6pSNPXw;HMTP%4${;ESA
z8ifkNHc)s(9-mKBQFwz`eFa93rI9CzuEyJm5b<Lf>VW?Me1r2I!;f00t!sbS$q2D4
zKDja51Zp$nXCFEBZ%<CXn7QEJ4J=`&xmm7mrCi-f7%W|h&cJ;=Pk*IErO_0ZR&*Z-
zJSC?!!aUn9Eh1ql+`QaN?ho(}PyW4q2#)W9SBmisBKB=FR1;js6fv*M<&(%?r{!MF
zqw1D77O~1MV*!9Xu&#GYnd)k%V(5+A01s;4w$N0@rfFMuaJ?%SUfC7GT*O<b!wTQi
zb-Q`sUGBSw%5ZqiOsJ@vMaiqh6|Z!2ZxNCgE)-;`>-blVc<;s|L%wbOmybhU>wA3@
z!08d(NXHfP{{Y3G3Pq?~M4|p?I45>0so~V!hUViN%X2fv{w{}7@Lj#cY@|%NAoi~X
z@HMubdGP`mb$zDY-L{4wDSUjO{x$0UH1L?xJR@fabGa88+;LtTWdlvGvT_QsZaZSC
zRK1$8u=Ug`#-mrWJtN|lmuUuxHPp87THK`T9l4G_Eu3?>5!?ZTnw#MD=xt9+1LY$q
za69Aw0M%Y=u1Rq-@4KF9oE!rqmLv17yWv!=2B%>mAOSe!`d1}rS_i3$$3qv2bs-*9
z)sL<&qY~*ZJqBwlN{n4;lEA|}5nDFIOQx^~lC_zjjk3tO<9ABqo|B6_{^vX4RyKN-
z)uVBS+yVEl><z(B>s(f$7_;$WFu)RJeLj`i+kDXvrF0`9He~cTt^?vex|Xmtyle*1
z&(^vx7x<FjM6-2Q268_t;Jh=TTzHRA8m6kP_HcJa6MqrU-ap}6!XIi|45Q#r2urA4
z4O>-=<ebA34xZ=Uy-6%1iaaWSaaZl_lHMSy0L2VB=AxwB*co!zq3!zBIjnLr7PpA>
z2AEWO44-Pw!E>6H#EwAk)~mIKbCvJTYpH10sa#ZM6(>04(y;Dw66pd=<v<liUk@wt
z7mDvZgg?WdY*LGL^yjW93!ZN;hKN!zjQdq*@Y8|!PvM&NAG4w39MSez{{Xr_Dgx)0
zj}A$U72~H$mOl<Q0NKTQaI=fhepJ6?k0%N!)Gm4LzlYj31TGIs>2#Rd00HDy=(RzP
z1tGRv<PVrou7ve1LxQ6iH9Ezff~wmeDD#{e(uk`Lm8y{~5v)1r4Ln=>8nUb3xTk<W
ztzE=YHo)<Ztw$xcJ9qT02N)bwY%+TFqy|*B+@3y_0fz&%YD%4Zb5)%&pIU~7Q}RY}
zjwu8_pner=1M#B(b`-2Kp|>3X>M2$(dSrXmoO&7p^X)}|h((UnzDVvWa4>lM^G9<)
zT!+aXpOqnnK;%^7j@@a20E7-`@>d@J07{n}QP2)(0wV$u$jw6~ny~Fw$K^+ARtuR@
z>G&fA^{TI8>(e<kzDUJJ!~X!SMTc{nmeN*_YvhB*D<z`TwE2rdS(J3H;HWsr8Kf{H
z3>C<ww!mX)J}I6hRk%_QO6lzUM-zZs6`1;cyquI2E|~y1QblO0G)sy)%YACulPmxf
z$@QyL1gPe@`0Q14hvU%Gn#Xp2U_O<8)sx6N{{Y0T^9WNO^~>ryo!#3INjdbb_tPUk
zc%CUf!w}CEoT@fbibopO6Wkog2vgfU)bQy+Km;Crx>s5DbqDV8QTae*;AXOSWvduT
zrw{Jr9@SwiR4zzb*Yd`3gO6%V0nlgKm4fDH*n*s3W}LRexW#CZkaO0fV7bnE3U&*X
zL<9T0nyq`M$8i}_2JB}ztsTRW$oweCBRvPG6s$X*bE|1SOoSE3;aJjHfJXx(wky;%
zOCfU>KpTg8;`IwQiP#*BRiRwwC$LE)D#O(J*B!0s@>)tJgmc^9+Px*>8R^KXmsX2$
z5l7=At~ymM1l7lUH1U&JTK$6Za+cZoU5EOk=zrO-Q?R_B%vM<z;@z-!Msvrpubj1A
zI&D7TrMBRXGmZ%K#Yv-hzfsbzqc*oqZ6G`Y%x%v?4{F*KTy*GVC?<VRaSxwv9@XTD
zz5CZUtLqn<eY2p2hDR<zIi&D6j;(e3EKI8v%8W}9>7P;UQh4HM29+R$q7o0v?nZd*
zYtx}tEm@qkAooYiUljF;H7!#IJn`42YMdGnxYES&orO4M{`bCWhloFa;v|m%0L70v
z_3vGrL1NP4Kzj3@oke-rx{XUiri@j!IT>`M@=Uh>03x8lQP=C5s&wMfG`8$SV}di!
z713T}%3nfBst!uS8n0H#;<8g^xT86=-PX-DqaQ7JaCu?IbM&ZQ!}l#MyO9|ATPNnN
z0VAY91BN8A_Z0%U^1=)jW1NoFT+CKOY?5s~zSm<W=obP-W0HQpmEL%BSTcwtf>t<h
zl=oAfmB3|{Q31=bBY}(xv!&g(l{&hS^Eb{1^sbyfCRC+!DwLGbklD%338RtHmpo8M
z9`uGLe;=(KM@lj6notNd0MYd4(w{*Xq{RRj$@ZYFFQ?~D1CG=HiaK*a9dVDsmmHq-
zpU!|Ak6K<Z1_cMdCXDlrlmO$}kdQ_XN&@;GJt=Ta053z*oTG|PoYRNB002_p?)p$M
z#XFJKfEW%b4oJm0vD8u9-hdE&?9!a~qZr_IrvdHtpajA0F-CaBFHDT{NXHZaAFVZy
zuQYe|qJR)LYE0vSNYsRSPy>%Xw1oRphh8bI?bd(;p8OALHw<(*%_cMNOSJdtNCuKe
z6ankaJdE@dj6nL(0x`!y#b3~$%e~6B8;Z`x22UoYvTc_uj{I>zA4vQ?zYA}*i7mx?
z6gOe(!~P#!zU3J|UbX7h1=)c)9V?z&mlL7glgA>QIjE2jxW~0fzQ;8qBp4j=NuSD?
zT7k|@ARmf$4k@7V%{z(!Z~*qF3Sd3ybNNsM`u_lp00GZxZhiQtZpV6K6t4!NVNcK0
z(0QN+CkCW4<G85XtyG>|5)TwdaAwts421Q~XKU<Zhj7moYfXH_Djj+wC9{FfMRasB
zDEMORO7bZqBDD33Z$90WV<d1*dFO{UGiR-|GLkZJgI=DDvqU?BDBMSwJ(I(F$VYnV
z>}<$@a0tMw+Mb%SKbW`<JNnglZakr~P6+SoT+)S^s+G%-TBtuT{cA=fL=}jaS#RZ5
zmg69EflEP}OzJoUR1(OiBB@C^&j+<vc}YEK+zOhsW?}Mmu1j6Fnkb8t#yu;x05Kc`
znxn2jB(#-wf%4X?V>u(uv|F9G?x*;=8umRFP1<}s_OCFvvPiC#$O63s!_%p<Ro)KY
zdQlRMk<sqk^BS#ja7z5DO;o<S*q|xo@G8cb6~<iT)_`GZuCl8mji(jB__M^ij*X{H
z3{!1P5Ffriwd_~AWLGM92eo-$#BT=Q-q}dDBtM{P&aEX;T1w`Sn~ukXJ;1!bMk6Jg
zxa(fK;7uOhZ8k{fg-bL{xFe`F=bC?lJV9@%LS(YaspRhBy?aUBrQF!8=uo_2NcXO+
zG?Kk8<VWLDJVVN#MAWAivq^67%G*jd3Y_&Ghv`?J#<Mh^@j9}!zmc1py`EjxKkKR$
zEPvnK^sa;AUx#l$;U|~-Iuj_Je83m=uRp!ewRq$rTM5+rt#hlRTJcI+9aCFqy33%_
z?%v(qwj$~U5RL``kw9KfM=RTtRW%(mR?sdA%CbT@!E6+9{>x;e5238P8!MO~VQ~Yd
z;oM@jyf15bmk$V+{Tghk1w(BlV<RJjS~|Rn?B=GON%9rr)HcZzURwnx0J;F6jGT{7
zgn^C+rB7=mtno&vA{i9nOR@LQagYAJbr-r_oG`}~sJ%<mgkup<j<`QI(l+O|3g^D+
z=PtB;?jkW_?2xfU>EuY`k-$GG{2M3Iw1s6gbX4iMK2{>e0|sc6s35W`oa3IqhvQK@
z6eoG}N=3DlkT95S%agzaXBn!OP+#ftybNVYV)<I$RWZni(8k>UB8c@gRoOb2+$qS$
zM$)GP2a(UdD^$}W#+Cm7ku~Ixro_-%ou(*cluGG<bCLiDI47n##WfK5M5__c-TTCn
zaCqsridZ~{w+n8=bZO5x$4`C<$<NZIDxzPRM*dS7+kwgJk)QE2#7-{Rj1KCuu`C?q
zg4_Yf2M6WvQM$nD-bLS(>cApP&di)B4b!>j0;4g?ts?!x3CY-ZWQ=32J}{10o`f;U
z$qk<Vfb&2T!7a^<k0b!7^A9cZj021gdgD3zQ&Q#$xSrb?8&8xv0HAa}-`BlW4$;Sm
zj^G!PM;!I}Prvi2k<wMm0GJs4$iO|nE^|N@WwQoJn#y53EwP<T1dtK^dvVsBmvhFA
z71lhp$pYy}ByIz*T=V)>b&qrmk<KL<I7rv$7#p&4(DRPIwJdkiERe+DI`Q&IG6n{D
z{BukR$JnHfHF;hVNkVrCMgizg9DaGGM+L>RB(|(%IAE;-1av$fObi-;NoO(KfuT4J
z@}^VJ<KCSVH&C&7SURc0NfGEV=|G9r?OlXd5iHMw10dSxBZ3Iv<oeU%w~p#Gadjd(
z0HJ65iRcRsr}|YzzR#5v%wkwc!n<)M0ppR|txVRiP9%yc+9>2*#7d+M+~bkO05v|-
zZsJH?pg;#8owz&>oKnei6vp8vf;M*l0G6C7!0FS9QZ8+B$+{pFNL=qnBdI5+zqKg1
zwz`lb#0wrb!UFC&^q>SV+B!Qz>PSGr7;?w?RL^s916zR^NJv-m@s%h40Ilgz{gydO
zrIfL`Vm?RtSaXiOJJOq}tYvjlKqZ%Bw&8)?di0<LmgWhfIk#BeQ?RrkeAqmEwH4~5
zcV1Pq0UlHa0|z+d8d+qG;)F+Ts6yv-eZd(&jxkZJYR78sIm6=^1fT0b5=kR5LRs*m
zj;HYbDT$T}MipN<$0QF-bocye%IANUhXGs??0Sz+tw$l-5Gtxpa>Q_cpQQjf_eV6V
z&fqiGrhod_6iXzDG6Ja0kV_7j130B=O9+dA;PRs%siwlp6tt?$&A=m!pMPowH8(S$
zjk4-@4>QnzpXE`>C@fs4$;LmBp^jo;7@fEZdkpo(J}?ed*-{_j0C(sKqyi{%5De^A
z3zpzue?GlyJ6*np(@!(Tcic#UB2Vu(emw{HRN9@?T7I1++|J%#+ygwweFwE?X|@j>
zKihin&D@|Zov%R(4(vO1{{TGVWbL6*S2lbFqG^_CcYWe}f-dF(x9<VMo~Wa-J=?IY
z>(3BhYS^&w#-8!n#qy#+qyRlh{{R~2v_!MLnpyQN^UO|FLE5$5X#Of)F30TlmT44f
zag<yG_|^_-XxZCO3puN#ahJXq)~(_fcWNRh)y98H$%<V;oW`b2!1T$k>t69J-bpvj
z<wV&bdYo4gbK@;0CvB+mKlhu8%2hv=T<VS%F<-orMv7YMX=o<<M1`};DLhuDk$0_I
zDR?ze9!7TVKdn{pZTaz3l8ZRX1#BE2ZnfxEJ_fXMzi64kJ$AM!@>H7G(iJfDU&L|=
z@gHB)CoA^PF>`_+kyW*?9baovs1k^!QX4tQuD@0IduPdw$-u}3iOqSIwWQlv+&o}9
zl{<4zDy$5vN`+T+&94-Ap5s%|AdWC(kymTy93SwnIPk@sQ0q)?7>QqS`MYP*wIrNd
zNwFm#My#z?>0io|0cA!XFz-%vWiN>4_A!pAlf=FmzdmG^$R><2V#{3hrlWPF{^^yF
zgSk&aK9%VjHmvYTYjCIKVgm!nHHGm@OG|r!bp&KXI*Ahlfu5uJ);#x@B#wuM{nxgG
z)oy!V!OtDGtKlvBw2HID?GEB`zW@+_TJ7{rQq}JaYbtq-^99d1ubX@z8ZU=SG99n>
zmmrFd!W!<N-x0LPq@CO5+sWe?=~z{v%`2{lDxRA4K8x{#EPB11s(CCa`p=6Y((O!9
zI<(t+b~S<V0`+!AA(JzN=%<it#r553?Zcs$bj_Tc{onq*bkU*B?@M89ciJ<*i#$fg
z;zH2E*>Tq=(!Hxrfh}M_fB*&tE9c*V+I{@GjM|<^vT?8j{A3@!UqQx5i9xBYE6U4Y
zPUxJsy+%*HM$UNjqzq5iu^94s<kAzz6vLcxMsY|4Cm`poH23TDrvumlNZe2X*YKk_
zJ--@2Y1@JN(O?sCJxu|Ry#$PUeQ7d1sQ~TArf3a;=}FXaMnJ_d91R&cJt-9WP<m#7
z6l1P2Q%5Ty<m6N<>?z=J{b_-I8H;@?b(1H9&1NGNKGkI(Bd6n5nJpK5!HiQ`hAIv8
zXCpl++(O7lOx0O^YIf$JkaeWSLdUHkZZX9SFi#v)4_-w`$A+Z_m^yKaa30hQkT(>j
znimx83IsQ=YBFitXxl&xrt|q!n`xv|0i!*s3mj9(rm_##kP)%`eW>5b#VJwmM%*7-
z1_P7EDciB{O;83iLu03E0C{8h(@dE5sN0WmO$R+q09#3T=lRq8%#TuiO;b~fabrcm
zv%fuPV^u?c`su;)4ov_^-{;z+BRwg>he~T44k-ZM{{UJ;j>4A(x>Fc&*Bnv-dsAI=
z){viG^eN_m7(p31rZzb^?Nd5~$Q2W=2h4HlKnM;q{xy}W*ok8<pl$=FTGC*1)ct4*
zNbN{x3q6rW;2eD_l#mt9c=pY9_qHMO$TqcedWE|y9pHu>@!pzXb6SO>+(uO6J&5(L
z2UyaIJ1Z^;<B^*5$BgHY0qs<8EE4TDvf;7!u~eOe)y@w=zq!)yBl*fQpOLe{_BHDJ
z*TmXZTIV<zAn?k4IIld`G-+at;Y+WsI#fOy)-E)Q_1sG-;gp;QALCn7smShUI9$u|
zcZK89?^;BTLg43i?hR+QwGp&Pi6ElmZF}I;bl(%`<*esN1boRS-;Dh$gw(zdK|HMM
ze9GkXQ^#89sR-278AeVz9&aY61dy)MxW+&F^$fSL$qJp^0gUIRcc<W^e8qJq1aY?l
zt2e=G@)#zfpbz2MS*j?nXmHa{2uzX~1>l2Bl32DWR?Y@EuGPK`>fsnI{97~q!=Ck@
zH^NPEP=vUJhoR1C`yl5zi5ehPi)4X-N3A|{5sE*U<PM<Lyq^p_M6uyaOu6Z}=A$1C
zd{ScCutry=H;mHuOgYibW97$SIL#O*l21LUI^>E`#b_aM>DH7E^k+S&&u&j@09MCN
zxTfF}N>8;XIp%;D7!+q6I#P~%@jy=FwE#4px$0>%k~kFdq~MHW>qu7=0GZEfUfAM+
z)YE{#&VHQG0Dnq5`eL7u2RY6S7#RGxpaj9~PR40>4cQnSDZ`9lf)A|#Mi;g?r-di!
zPh2q=>)xC|&rEUaiU5SECyHEP{{T$Xg>k^-(;KP905=^7r5ts@_oOGiCw%w*bO61H
z;+jdp$4t?ldF1-i0iK_g02%x!JP)N9JFs}gE=GU))BxOfrl03Z%mK$Hnn~|K4kVN9
zib3l~T3(z`0*;iU-kY2ce_CF>=>WOyj<nOyG^e4-sN^^Y8TwEF$0n|6Hm`ATtl7tJ
zYO7@f-OK<4FVek7!Co9`S~(?OlyWL3D<P$GsqiM0(L}ExIr?_5Rnwpe9!+FuT6)BY
z6>y+&#dKf*F@b?x_qn1%lkdeYN8w08<erpco|FKEy$=-S#ya(+$K_5OcA#VP{&7p6
zN^WUK=|BsgUbNtFDZg4?lmMjq8Z${tx1OBP0)v8c%^SJ;(@3QYf-yh}d8$`SfJh|!
zRp7nq8-y%4Jmb=p>;rVEz+!~f#Hc2Sj00StEe!b?7&Xx8*J~_%o<~~V61p>zvFH9X
z(B_VDeP+3J>ODnmcss-b=GkMEm382QU3J}>Tp{^KJ*$w^ygFf>r?ehh=c4zgu_tAf
znL(`kyAb)vA6mn()ov{@9on`!Zmy2f`YG2T!K$)hdl-`0$reid!lLt;2v!AtwbYp7
zaoVWeX~`ftQCUitV${rIHsVM;e>ykhbC1rYmrQhHu#h^`VhIrZ!-~t5qVAaWlNioN
z(wlt3NJt>^DNJQkBm+=hN(4t8af;d-8NJRr{B83LXC-=KvFx?mt4o3~+ezlNZnO4@
z5xG)x$gKN|SV(Si-Fc{YLq}t#>Mea_uE#DbX2()hAz0w!73P{|srF&Cox6Wp)c)Rx
zugs*kwNiEq9-nKeAw5NDEbvS);2QBOzZJ~@%n?ceHFrtzo$Qzo7uPjvM6=f9w6<fA
zqcz2RK-15W6~rS3CeIvIs~-><W93SpN?ls*FRWyY^<|@*m8o_dV|QaKPH1Pk({83v
zN}Z&h*{;rAI?7hdMwvYF1$myEGkt<+!R8mpuR+uAMa7&G2K&eft!i7FLrSUHHe`73
z!&WyM6~iPdBt$Hv4un@d;5`n?>p^B{kjSig?kl;~E)q*A5spCwSDyGIQu`I<&7&R*
z99A>4O&rmDwPMk!qIhl#%Z4(JQ=!do&*6AvkIR)-NWZ%37=3xH%`X1{?APzk0~1@a
zYYMsfzgo_NN)|gYDf8W&XNi0v1?)`~?ALcIw5%z0b1bpK$N1213=eE)9@W6#_!9EU
z*&($SdacBtxrPh*+%$PP%m;cVNk4V}01Wr^-CtM|z5@&nYtMXJtF`6iHt0_WC+k`{
z+hS<Z_KwWqZ}g_Oo>-%bSZ*V2j~q_30B`{vLyqL&GV_e_QN?+A6niEj;xY1-9OL?q
z)#zR()$BC?01bIpcDD1dUN@jWO6NQ`XK~_dNiJC}<CF|1m=4p9pD@EOZsdDb(W|DW
zGKHOynQ5t8O2Rf)MrPazWAh&0PET6998D-D+^Y|jQSdN+Uf_Ozg+-}oR~E7e?xB+3
z%{xJH=AmyvA`F4w=3mCGX}V+@g`(O;5YzQkVj#VM?zWhyKf9D?2;c3FeMM^;iJ7?A
zf_0HuRH}iukd4Ui{(I9zIS5b{je+~eC4K$sjjpS62}Yh783xeo4htyf8LRg9a863a
zF4sK+4nWUy-vX}W*jW}x)EqkS!A}ZUoOI*-=8-3Oyrx+d$N(IW*vS5V^*Bw+N`%}9
zM1St*sUz37;%Y6MqK^k^V+Q~d7<WF@0FjG#Z{Nt!<nY~7Khm8dO>D}`<-dH#CVhF_
zI(<Hs7nTu}62e8?22Ma;oYF=6g3OJK90Q)bVt_5R$)5`%$1cJ5zli6*{{UK>Brr|1
zwb+hQf7Qqc9XP@1&ovovTQ@NlZu3RK3;d}ew~k2M+1%$nBYqCk&IvRDJSOu`jUBR(
zgN7(~0D5!S{{Z#r&2p?jo)zR3Un~K~(x8o})8$a3$_F_a%DC(Q0M@A*?g>|H_Ua`g
z3nW|<p2mP39hw!Dt!0gXU-fcuK=seAYBjjLw=Rck{_G|R&j+?U{b_+B11l!sj#Y=|
zDauTQJ7G>Slb*eWFbQPDYV4?_05*gDI$%@5ZITF-5sk#NbU))!vy1`qwgy1QPG|*`
zp(u_slD?Uw1C>IgXKLV*eo@KKb5S&4ZpT&X!;pCY06&#GcE;#4&~x6AT11O#zR+8C
z2dw}RgS8Amf^&sD{WzwxB7C`Gu7f1>2fiujV+kM_2P6t;Bn1pq1KNNb7cnV~2@S_y
znLnpWisE~FYgW3yVwSOV^<&vb*Zlg^C%RipNhOv;95J2G^zHTMrDMmPYi6gaBmV$r
zMU=I*A9_YVbmQFg{{R8Z%2pah`#9#jo*xkF2$BfM78-fMRUJb(>F9C!_7q&n6!%Ya
zs9XuAW-YZ(3!cD#jdVJXg*6);0AA{IMkaXju*dgdTyUWGBf0gjF0zq@`=pJWHD^vf
z(x)Rk(v2EQrLNA}8@P;kf;B^&0%`Z!gb`b;O)(M-6O+gCseBEh$FFN~*h<6#8Tj_D
zi^o3<#ht8^S(%$^^rZ0W?#5HbPFuYWE5@3|t<|hTHV(ovHv`uKyth1(eQTlBbS+{q
z+pXj=CUSBsobsge1Z7VA;}tx-rd-_Gp3nO{x9{%3I8xl#(9)R1OR$5-t}Et$h1OTv
zM6E26EGZ!e)Q@`iy*(wlg-AQN2PeICL3_3_mgbG*<|}70>|>7YoN-<k;|sFa&Lnhf
zxA69_W1KuWSIJYyK9%L3JkmD1%@TZ#$ib^|5@(<4@ukc=ll@})S1+kX=tH4mI-2Pf
zh;ocTBi@;D1ZXnJxfpTmYnr5PZwc6466?*=LLM1FHRu}EiujkocF2JR%nAT4++zm3
z($+sI9e(aX#t%yEd=q?bv}x_P5aCH4#B*MKbmM6w+{<MeoYbeYM4BFtJ+FX8mORU-
z=XPXHNC&-fR@R!0mx<Eu7}*{(g*fCI=-X4jvz+-;Zy#E_ZQ_{3s&64($GH^YQc-u3
zxi1HYo3v+V=2O;n`E2c4H<xwOkDarfzTaBs{3W4Zc*9sop-1}=Z{JPR1JHZdPpas8
zPQHchCJ@R_LX(kRv+##Ww$n5SE!B|9x!;fPcde(2jFqBt;xIL7YV}>tyTaNuI#!(w
z5k{#TY5)LM!#B;|q;NL;plztwdJ5+`Ml*VI>S?G*IXUFe!<t1nAB`cB;Gd-?IHX4W
zyVHT>bBX{>q;;mS;-n`djB`kO8bCwP@k>q}K9p_s>C%82Pdw5LVxO>gqsz&l29NRY
zNzFfC>(knendv|c2mb)oLlgSb!s3vwc_S16iJbFODaSPz1E(KKen1@40$kwJkl^6-
zsDpIRT3&;iVr7lob;T%tIPFk|;CG;(%BV!e_@*`vdHm^{jymR-KA=zo9ChNO$0wi8
zp6;h0b5WDdN8wU2N3o}lJ5*rjtvDP~876QCdUkmjrf2h`Gyw42Qs<gxedy=ffezi)
zo1WC22Wm=SJ2}lICVfpEjTZr1jC0?mCIH8N^ttymPy-0#{3<rc>(Zvic&4!W8e<~<
zA6ho&r%HARG=y?7){qSC{HP<RH0Bu{DYzrAN&rB6Q?f@Ntuw6|`g%|U_xkfeK9wFl
z>3Kg|Ks+{k{xsl07$8(Q<mQkcUbF!z82VFie;Q5Pf!7$NCpq<`0t4@g3G3@l10d%V
z6(gkpM9ZJO_)|*Y;Qi536=9lg(lRrg`p^SdZd0F6TFun#yyQG{*CVBAV2u8mG;(-9
z&XCRq`qiS4{J7_(QYr~0g6FXYyRA=8S>s{{J*$ztw2~PP5R6l}%=b;hY=bIz6rE>0
zTmRq2W2V%omX_M36s;Ojf|#}UR;wy%Q>4_MHL4N2Dl}%qs8zd0sZFiedj$ER_E!Aw
zb3gKW<q_w^IiK(KxvuwBuGMKFd|TsAPiXpN6PTP-PlBfC2e$^vtlyfE?(g}Ht4C)b
z51=B=o{Evcv-q>Y$8|#ouc>T%0zy)k6;7*>HU-{0A1jCz)M#S91-f$m;=_y0Es1b7
z^pp7aLsH{WBrsKxU|%yVT)h33|F2*fi`eS;lgdV0nlOY*x>cRHc2)EMRTJo6o_Fdc
z!F^yo9tLFy#-9r!;$qKBR?-n_4;B{c69Xn0V%!XO<b9OjSJy7ztFBV)uP0_@OuoPT
z_i4-;h2mr!klv+Ywz}U<7%~2`_%wYju`}n6?!q|_o0$-~c^n+YM2ZX?y+09cJwu_-
zPc%9CboQY7(>gDry@1UqtZmIG!ajWIVyeiS0VS#xmzdk5ASe&qOHYoPOmC+l7bPm-
z7jqDC;*FqlMs#sAvz<WN6uic=P|klkQS(PVD>`#2k(&3|i%1&Jx@5Ab^>NIMCCzLE
z2<T&0)`$G8hys9Ty%Hhj{2yZkh@UOXhm)W{s~zzHn0T3ZpFvae)}o-xju<a(DIz0i
z?O%rzuidw1;+LJd7LnkkRJ<b>0Sc54>32RKI6_Rv!S9XVyw4)awK!9X_h^E|<E%Tf
zPA-k~biFP{BfKI}P9&kyA6Q`V;!^s7A666VIs3!d%sqe}Vlh2PJ30V$4gp~`&ah`#
zb}6<oR^Xqo<w(=hoKP!*kK9(E*B6u7_=dzZ8<DKpzTea3r90nK2OSr7Q8lDKBC>4c
zJ3Qxlxt6W@x0ye;<xgzM$3rUqa3cZpyN&tFKo=3qH<rXGcE4?#!5rs<-?6a`phGX?
zAZXs_K>PSRq@Eh(llXBJj(OXur`SJ(hL58~A5z!|{yu?jcRk_)fdt{<K&&j6=3R*V
zH$LxRC%KPn_&~I+432#h(Z$7)y8Ay65dtDr+|dQMaB<$0SSUP^rK_ol<cxp5t_^ae
zOwaBPSJNE_<!@`sKZHF2F6N4Q2TX-uUeiX^i8O7Y;Z4$2Nv!j;0t!8{TDPBT@Ng5p
z$PeW7E@n=W!sad|{{smnmhD+&=4beKdEc}6;oUGKjaM$Rvb;n0N^#GkyCg7ic_^8v
z9cQ&qKUvJqKj2o;FYruadKz?LWZ~t)pwa&`JGbnf_Gd-{%KTEalnRnxA>pRQvK=R>
z8Z1~YbSFcS&e+(H0#-7X+GAkw;!l=cTD0T5Wih$18dJFcz2D}It3Q8lE@6#Y)YnwW
z$&%uph8=A;&>U8(^zoDnoVGGy2phredbK{Mb%{!yiQ?N9uifG#<`M;=`n%ru7pXq7
z{apJuIg$O*ZS1?N#a$OKKL3rcJ`HfPXH&JXJ1)wBD^1)Ce_Y#+%RO}XCKr`tD`DFn
zN1dXH3eYPdO!LG;)yEGoX~OEhPd}m_|E8g~PcEOlXza4rkobc`hQIVp7rSGPqHodu
zHfk_BUk3jlh?{kqYV{?rL9So4y8GKm3N#CK0#?;{W;@Y8W<B&v?#QDkS+yd|!5T`L
zFo{|n`2F`f2$f8o@AFpqk8)X<`e&47TY2qcQy*`)n(yS%*3hgra(`g2_&nN8dRIt%
zxHw;XA^A6PN9oR-d7`puzn{&9;=eh-bWl;WC0cf6xMurg(4+p7doq)p%kf`VOj_FL
ze|Ey-uRaH_sOQuqt9?;w3s^QIS$R%hSXw%7Wqo(_r8khAC_m`=oa*e|<?-iL_vjva
zIlc4Vxod}!j&w<L{(9S53ckkIqqoS0F?08g-_VRtC`$*nZ6@LcYa48P{O{kI>jye<
z%%|}sQtaEG&f&{VgPN}-S`;(?WYj+)VgpM2-ZF0}8$plNAZDhXKclfcRa#E1+HkCX
z_2^ntgEP$|0d~!r*d|?h>f@7<vRrut8Zp=LFfqrtxVFkvEzPC%UZeUK^`)UK4*S?!
z^9hF1oC9dWYi+X@CtMU}nMT$-Uls5Tv$Jm7T)B0k=(UXzo2O$HX|hx=0!4=8IVKFd
z10V0*``cJ27Zg2bQuj+sOG=pUi%~e0RmzgQ;uH+#a(&P^_LgC*QlciIEhr`)CB17E
zc{~{Sy_GiF@^);^nHB;Ol{xr%kS=>+NRdn~rq=6WMTC#_eO^n}=W={j{rTc;^p)~b
z9Mck0dUp!S-wL|3N#|K}&Zi|+eaj(A?df3HOOi$A!Tkz5s#RDutgM+q`v;n^lt*)E
zPQxR|EXQqF)D8Y-Iy0~!&RN%Ha>bV+Wn5%=N(t@Y4pCC3BHf|+?tPoh0YeG5N8XY9
zXMepoe$iRgdtZI_c`CUt)ad-Uuyy4=(;1iBvZtO)?rpL^NZ*yR-|iPT0R4E9iT8(c
z&4p*|8e8_$Ae`JnNq$-{$xlQLM$mj_y6IcPt{N7^BMz|_HnwNubTQy|GV#Wrfi5q{
zSTeG~zMuuv@p<=PPIyW$S;FryUVj!4SNsZ;fPGm$WWLM#^WGdLHCZ%Si810aR4_1D
zpr{1F!mg{h)7AwtceKrYv{IF<xVdLgT9Mr9NG(OEmGG{rRIdF1hYh|^u+X-*tw3xl
z(9hk|_?qqcR}|$UldffQ7fNRLr4I@UK%<-q(d>9hazF-Ug8$~An+V~bw{FiHct?RP
zHsYUsMYu~ulICQ2ZJuvb7aJ&AqsIz2Z2!A2em-E-t|4EYFaPr+sf925|3C}u!z+vB
ze(CB5kjo#ppUL^u*UA56^-7kmpSm;~X{Fr1$zEaC-PS-`YSfA{y7P3fsJ!f9C=a9w
zf%a|GoxF%u_Z5sff&EvQdIHa~f;dLMw%PVR_kT2DH{0&JjC^?L+9k3rb|=1GHc_hL
zd$S(aV*cE2CCMN|b!U3dN;Q00ix%E~v>-<2-5&c+`<@AN(WH)eh=-d*^N`+(@(;fs
zc=a&eXtrRXnP!E0N$OI*<(MC56+-8)?Vkm?)9`wRC&+7FGIy}%^dnbmel^ehK9$8U
zb=)6&rT0!&`*un+4<>E>hWlJ~uZU`A{XJ`S7)3B-@_+%DN**^0Dkc`gs+Bb&8rRX3
zk?$x<x+m9qLFB)J%-pflux5ojFT&f(>VJI1Q8#WI)I>i|t4l(8ncx&z%qn?%jZ4;!
ztb|)|{z(8&8oJr7P@#|*&F{3={@vYscrdKDfu^O}^i$(eXzX8({)1RBXhLdTL#fo8
zYAevJ;JjYbGL}7zQswf<#=tw?)t6+&d{W%hq3XlaKF%+HK<#IHra>}ADsP03WvuS9
zvlip-@PA~usr0THpnYPqMbai%(wKD3=p!*KEf~OV?t;e&J0Y8Y!0)+GnwgKMsoWfV
ze?Mui4$m;D+O%lpoq*F-bvM)}tgGDAesU~?&3t)j-^O}Q+%E>md|+vm;ZF&!rg+r0
zMx45Iu~a#(1M{@8GUJtleX0)_s8IYm$l5Mgt_~%Wj}HtAy=`VRy4*PS_>F)<_X}Af
zXdgHeJvx&XIqy$B-kd&uPJMp3cx}kqO(nYg!cSt(zx2_rGWtU7l>PPZslsPU{D-O6
z%ObA$D+<D2UeEb~jo<TR3$EZn+EeLof_`a(S{lBv)cO^Lcbz7#ma*k4ued$?=ObFS
zen-%|lnujh4;(b(hcyE^NJ#TvyZEz_C_akbOj6g|R9Az1?K{hXf5}p-RYCdT$hI#H
zNsb$VX*?N_aT__;#z^!u<!Zb%<*7lMy5DqU;*>}3dMVKIB)GsGe<>OswD0Kvuvl@0
z*!D+RtT?PNrDD#Ly^Apt#S>g4=D5AbNS7Ru<)r|&Nu8od;3eP-dI8}Af3U6nQbtb-
zd{E$awt@AKKG1o$u7N~heqkj!aV)t3iFCmNG=4Zb=ZrJPWjzo1hagW#{&67@^8}nS
zNXo7@hL!XUj%OKe5qVJ0$N??LF(m0Y&Sy+*+}0*z{Cb*$@zS|+0&y9pEpLSR<3Lhi
zEJ!3w1yZQ1qkBI->jY=pXfT!%sndQrQO$wqfkbm}UW_~tgm0>=23-3|IOnpByFUmr
zyq)--j1uiBzU2acP!H+gltqr(Hngew-MlA5dHZ7p!5+s<S1kfG`UL*0e`6Cd+D8Vq
z@2&9k6`U5J>UJ>Zn^PNsG6#(ElMt+j`Csaj{@n%^P-3d$=i^}*Tp6^{=2!HSN~Y60
zUc;0nHqHk_Vn8uz4Ko{2mM)Fs)=oA)Ee7!|QyE;SQL>kFZwz!TR177HQ}SP<R)%t~
zY$i(Q5n)s%Dd)bMUsUEAzwUQ>#qCb)H*ncyw*WQa``@i03;l*phodVpwPJ5V>}K*p
z>6Vx^FWzR=X;kRXH?Yx{@n%}4k!>4pCS)Bd=DcRsI2^biJbz%qKT?6YFJ~z(P7Ln~
zWS~Os0LHQ3kA%)ZkU$ZltaZ)jU)3q=$*&Gg0!@^03&ELkuLd+ydR$It-h3=q3f~fK
z|GxcM#z$5aTo2bvg(f61Qg~2--WP*)6-Y5fFK7s!rvyg4NZ>|GWGod6^Kc7<kI+Ue
zcm6A)yEhrd!#_4Q8OFff$2=?>EU@No1qYua=Jl<@ll^vK&XQGa-IPuwSqEFrP~H%$
zairS2p?qlX_SGh6!wTtzX(*r$IRJ_!ihRTVhyeKr;|!@bD4;Q^pcW`tda-UawvpPy
z>|WUxw$I({;^*Nkj9G~)k}PL{Q|&L22PIE8POXgb+g6l)Qv{+#iR#)Yav6~jBO^7T
zLw<}PT)6_FOp2+U_sC!^X(`Tn-kz=oRIrB7Xn0SF9vtTEPXs*m6uifqLrzfs$*2=3
z?g@a5p))36j+^}DHMPGLa9kHX8z-9#qaiuLfv7GTijGjtW03(qmw1pMsGV&zP7OK~
zFw*jb1c6GU*;Sm)=N(&jFWn8G9vL~VZ%7m;Ysd<u)|tK?!iq0w$neB|=F~i+r*hJ8
zrY6ns-ST>cxxGJKtCBYUfG0fectN^TnfWQ@U*GaqLw_el`K#*8@4$<R+h(Jxh{gPu
z(34dhwHmK+E{cq?VVJ!*=EFF()v~XIg7D~KI$KKDOY@^R6Y?9zutek;V@`mP!2Gpy
zSWbZ9Y64tKfl|Oro$7e-Ne)FD&emr~=d9~_E$BIEdfXeBIwR%U$RkagTSXlX=~Am<
zoM9S;>R}_y8yKobVS>^@Juui-(`^1RVYbGK6n3C5`!ZYEaAfzb9xj3o3`4v+njL1i
zU`CoLwYN!a<RP+KpG;83$Uc|2CAVF*7x(&Hy?jN!MLT@QGM>i$EY;-I_eVj=lupEC
zI%CJs-&P72`EJ*O{0C^VBOc?khqBt@H4fFd5xWpCy;)IjDoGTVK?FU%NRRLz*kSOV
zp9@b?jfvWR0gdiDWr9;ruZnyp6KLmkcXi=;#CoN8f}%zCe$3nl?KliQ*uvv~Aj29&
zj6fI$g3(*yE9+R*c+3g0;+Pnp^V1xmKhZ)0g%sjWzuE--WBL&yTdq$w#0Q;}10VS5
zyr;^ue8Q|RXoAmSr&JMkU@K%8Pg1*6Uu&9TDcHvA^9xb<n~Y@I)E@2T{|_gZdNJ*t
zRaYHyIIkjL{Sm;rXRnslk4gL!I@jxyM!Du6(4ix`G9IL{Z>JqFhR({}iSXI5G;J^M
z*<0ED`EcYzO62pt(nW1DN*TQ~*SqVu#_=}Z-Ckmg)qdBk7OvP+j1r356cj%BTht$2
zF6aYIfmSi@NZiBK)qM$4;Snc8wVq79^7G}5l?^-Ib!F8hIWY!#-eMX#&otM0uIamQ
zM4*Q0z;!%^l}fz5;$#Vy)u^K`gSlMFCs12yhstIxk5-<8C{%)rWDgl-;_0Au-~o2C
z-Xg7!(s2M3m@*P7IC(CPt^B829YlrkHownankP7$VfVNs0tVNrP0$_7t&dl@m8-zG
zS?=pNTWs|@Or2egN%hsta7gX5ulF~a=lv*itommliF~W#Stc<_k8Gqdi?vx>PlSG?
zdWfkq@G%B;W5-q~>VNSb2A2S-(~E!_{6~FCuWj?O$fAo4<80yBiTH703XP5MNb^2V
z5U1#AVaw>;)KPiopYIyqH!mIX$ZTd+cu+6DcF=d4C7kcIT|SOr%{!xF&3bDd)Ho~!
z3)MVv-%#z=6+)gDr;UK*JC`3W(eLT-y_`rJev$qAawy{++pNjz;%rg_H<4^!@>n8P
zf^q%1JDT5geH98K;#+VXRncSa6Jdh-_6$4bA<&VU_hW@khq9mAhU}!kThfNu&mLz&
z(@;nfF_Nw+H&HjAi*Y&pxR}gisd6W{h5nsORj!}zS*O00R&Lj)G6sv6&#E$gy-+>5
z+s5y5Cf;9YKm1l&rTy0N^|N2}7TfX0f8J_zO{cNs`y5fR?5Y_Vsr@Th5Mc43q?f>?
z-)YV?R6`kWG7^~OEt2{)lx^~JczD=$uUst?UkT>Yv&Rnk4WAUM-trFrAsXgfCEX-^
z3&aQAR3%cRwShbv7;gpCDO%lc<B43%Z*ZD&Lo$Ac^9GE){Ucfv6?S`y4Y6rO$T*pc
zbbcogHza?8M`;|Ju=l|z1T;G|2|I+w1Bvt6kG)SPqBm473OsuArvSO)wPBFp{+J)X
zlIJ6;A{%#S-{lJz@Bp*i3@>I4y)Jk6+@(W3dGXb==F(cD_3oYzsjWb=*$;!;udwyk
z=hG<nYnc2QFue!_tYuwSeK2K(+kLC9AMAARn;3O3rr|dq*0xsQR6OZU=8|DRZsg~{
z?3Q%U>5s7fel>|zG*jQ`NoJYkA2}`PG?;z6SS`&7<&suF^miMI?7WeVn4Jxl5`5xm
z%tkye*XmfhM;U298`Mv(_pNLb-F2{=`9IJ-^>VNfW}_kA_wL!34yHcAgl`<F0u`lo
zA3m=_-#6udx8(d<wMN%nS0f*Ps8ihG?)^*XTW+PA{5Q|p5_ref=N>OBhMI;Wl6X!}
zw_?!bU~O@`{jnTz)aU(pnW?eu40~zfL2G`Xv($@==i_Fa`|!@{1q)tr)qklUy}<_o
zQ<XYzDK;k4m}1$t)tk!HU3xxST)mvUd(9Q-KcmrpAx05Umr%qCY(nhcByAd>v==%H
zvM+0+{4DUJK0*S^lq8#NOa?!}aNPy+B-B!r8VtbT-$PfEl}1LjmD0#5nWd;qzvA#;
zm8XY4r$!+FGtt$%mBR3=HLl2%u3+vGU23r^8%#!p)B%k%@4cQEqa5N{aHc$~0fT28
zF)`ECYX2(byge!0wvvTY3O_^Ie`ao^li~6v<}9VYH!qmlzEJIY13u53+ApWKoWQ!P
zYa(Aw)Yk?6Gc^o~-L&A5(Ra33LEFD&3&%`M1WAALuvx!#q5A+x+I}!;)yjPu7KHcx
zE0>nLe|nNP@r7oEy`HnpjMmz2n$VbAavq=_q(*M^eBe*y#T5RA&f#XDju+&MN+Yxi
zp?MEz3z8Y4VnCN!W|e-hc6`p6ffY(;cBA+)LfK}dW+!AcXPn!VKcBF{w2YBB_bEQN
z*sOS8HfC`z`2mjbTE$~nlReoS4K=ZkkETvaR5A2rb6DL?xOE;#`1Gvcj@7+-d5B}t
zrCGiCYn4EcWTlm~Xhq8Ao}OQ{qYEeU^t3<dGgfSV8JJ_J4s?c6-amWS5j6x1m*?XW
z10}$Tfz8SXADXf2vPQ2x{+Z7uD(bIf-R4tW7IS+B)3iqRl6u)qm9ClOU8&<P?rjAw
zdQHzam{1ElW&kINM29SEY$Ouc5Gr9FfAPeu69}DLD&VCOcSL^xo@x&JBDC^;gg6Q>
zPxVbz`jDE13y$%o|87Sw24uVF;Ks)yQCIrr0dXK_aEk8j!6%Qx=FhrB?&RdEig!U{
zdum0pm9@d)ky>+1%#iymr#V!jXr<;cWy5Gf1q5_Qs$f=p><G(yGzfV?=L}lThq(7l
zCRy2z)!TatfHM8Cx6dy}m>KpoS@B^FUoY|Dc;xa~!90|)%_@YEf`FFvQk3OfSEuL_
zmSO}%dLmW?sA6{S5|FFO=m`K>H-`$6t|p?bh_hj&(A6|u(ItrE5?UM$vcePbXnL!M
zGGip2M93tt3g9yIN`68r**B<aoQN=m1&(P(q7_U8Fsa?(a=D0d+mO^Ag+N0Vjp`;C
z1^L0^cjlfJRrq#RFhYTWvL^(Sx_pBpjSvyn`HyM{2q^iakR^KxnuG{qz_!k9n2&^Q
zg$MNfajME~g#D6j9<p)xWC4AW0wq24>c5#`ql>Y6N11r`XesQQ_{0AJ#GHr10iH5O
zeVeE!3vGY`+juL1ETL^IotHW>(Q8`=3WRy$d2sB4;+*|b!)01%QG8lhR65snpfN4o
zU%H&EBhw-2P(cqlA6QZ4ZjgQFjue}tEH%=;s{OP$AwBtl6T4TILqQZ%CL2gi!3*Px
zhpLmvc#C<9qml2=N|Do6&$rKkv{i}1|BuTOy=1V>%sw&<xZZ-kP*<R#eR<80RB8UE
z0eeIl;5C~MUf&+1Xz|aXlC<5|E0;DDueTyD<^zK6i$FRGkZkK;M~>r#jxFa5n0OaC
zsVLBv)D%7_B&RCKedfQZuslMZo8V@UHVnNIe41^c-$^H`aMu$t2X5g(Xmdu%e6Xo$
z6Q4s%dOA~WWGdW7`w<~sY^aGxVQN4P({r54X+duRTimT-erOKGv)(-gsrHRTGUQk|
zYt?Ar2$?4WX-HrhRDV&Sc)5`|m84D?9y!c76%>dWKjRYqi;=O*eCu(BK*?F1<=nP-
zo3fzIlGZj%#yQy%+Aha-*gq)dDeX`lbbIBOXtGB7x)n#@RMmg8p3E|;Z9?dRT`L2*
zB>SrJ4Q7znaao!{7}&+wx`B*IkPp_HhE|zp2!JyQ!=U*fx>T<{WA0mpl{iml9O{_H
znd}e;h~R=RjwaI?L2$-~<ARNJFxv>p9He;_b!-<#4X)*Hd47~bhUvfx>+tJYPyt5j
zjf9ZYK*NV1n`3W;&KlZt$cdyM<~-A*TeCRtr55T!E(4P`I4NKrl!8M#DO9D69^Ppi
z|27O+nJR*qQ|r0-&s`cnf5-Kojw_8VUM$WkzcKot&YxMrx?5_`nyTJZYR6=~N_7a#
z?uYG{$@+(qw;F#dopoe!xOq;@ExFsVUT>je{(;+=i2vRh31D~hOP2Rt`q_d7%!P$$
z-uL48t$<Ib@_8cBo@>;mBv3+jcY%VZB4k9&4=TY$8P<5O(|nxXMNJNq=67$dj5i*@
zoo}l|5ao+4(reS`=v4eC<GXIK1%qdA$%|k=r%Lsr?WB4v4mnw^gwuf?e~~$OF9F}Q
zA99!`w{~=>q1`*iuOoOFD3c`^z2#an@^@!P(pq)Kj0IdSlzPyWXWdR&>Owj5V50}V
zn7Q)Ivx~W=$#(RZvKc*&(`i)LD`u`MJcT`f*<e1iTfoDXWYzksq^`R7UdpLc=8?p=
zRd%J*?ulel`#P_7HurLuGYfcOFlNRSx_+TJyltr;12Izi=G1+-rT2js!*@U~?bE7L
zK${^tKUKS#SQh<_sae^jWVKN*`sRU-koKz$7PMkReZcO0CVqZ2UdIh3Q@7hYhQMeP
z|E3{Tk%q88D0{JX;X-=Y6Sq<J%1EXA*(ZtK&+Asi5hI@YHSz45T7|^);6I3yV*8YS
zZMw85X~Uw6Ehd4-c~6_MMj+pk50Wx!>;WcbKkXFAP-zx$o<vIj@<HV1B&#M*Z<jUg
zKmL2hf4O*(k%R6Qzeyt$&kDnWYl3OLvhV9%X}XUgGt^GXw}3A0dS^Z#^>O<uDW+9m
zXlZ`!SR^)Q@%E$rN({nsB>CfRcd=$(jc$czOI=m8L=#3Tm1_k>RW7qC8T<5|?IHJ1
zQrT-A|L)q-*NN=|JcL~$d9dr(`sxXZ?E}|0jP*twC1J~f=>9ZTkN1t;pLd7zemUys
z!jxX$y|9W6`P0-AI%$@3rPx?kyYEmR{DH>%v#Z(r#m0++sB86#=ht5$bMbtk4=k*U
zUKx~ylWp>!PbvP>*pi<C+)u(>v@xv>D3V>0`OxEs_{Ec?0f9yv?frz?=dGhVa)TAl
zWct2#FSof>b;IE7{^gmvqbIiq_?pLf&|1&BUNAHqjKf>}vttMx-W<2|sji?EC0DF(
zu7OTe!D*zF!jSx|hu)S8(WHImeo+^GBM@V7|J%c-rGan+Tk#nZAY1I-DvTi;Li15B
zGBge(rLq4IT9AOz4IR|?-JgP9j4van05cUmhka(Bt1H&z>0KW#Vm(js<z!{26){bQ
zQ*JB$OnPD_V*bK+^GNh>>DCevy-mdHMZBj48#UH<UVfX_GJm_=!`$v{d7YoulXE46
zmt(&Ydtvs=Wzzk=ka@w;-I-qa)9l4}r)qB{lurv2Lb6u`s_Wg4a<7ztUIw}#d}W!v
zkKDbCufNwnb9|h7w~=lrK5mBb6Uelk&!M{oz}|4kRv!Ks501MJ)?{>pUDL@ggp3RS
z&6oV_e#UOnogvhm%W?q)OLSf-?EkaS;J~`F(q{X|lp(}}+#gpxOz5wY$o}l@QnxYd
z-p>3#5cO2)(9bL%fd%n~iKja!dh}iI?I^|rj!()ppFI>fo@{i_Osb0rxM8YanF+0F
z7UkL9c(Iuc;Ow>BX^pv_KgE86g$*K%<4$9bMN;0~7Rsv2(YKkIV{>=7{U5YKorAI_
zx{nX7$`ux(PvO<dKU!FauUSxce0JnG|L~0V?uN{_`-6pjAL8}2Pnc$xzd>d?{*0qS
zRmT2)KR$fQl-oDJhCnZk)tY@Gy){pW@AN5ShWzI~_ot1!>EW1`(+ea8^Uh0S!+TB8
znGGE!6%E^YR+NgH^X1!?A2*w%2@0a7t-~CIwyV-F6U`>Hg+*>x$DhoK`BQY~cSmm@
z?)v0$;lkrQfhJl4{{b2ES=-wNt5B*EX}wQV#;t)qDB~whU#s$`2fPsZrQ<=V<aNVt
zQ{Vh{{npIg%6@<1^YE0WKN?<9&0n>htqO-<kNZ1#2T~JiVdl*bE~_Pn*1D*PQtZR)
zT}BCy#_`ESM^?hZ8-vzCx21+KH^u8cql+mrk7%X8{)5)PoNHkQ&vwT9c<M&L2<x~1
z1BKPHzi78tf157!MGyy?VylqM{hra*i|lbhW*Kf)!^)0@ajulWDIc!Un9}K6IsfX9
z!6z%m9=J6wPVU~8D^*h!@`XQjVg5{A)SsmI)uvIOU^>pnN^7VEp{W~|b2RIcSeLq(
zC5UP}X-KFe;bV{v7uDm>dt@wpEj-J_D4%$7GmQI7)ujHoob)~^{wr6`QaS9;Qp7xo
zVIu*pWX5H9D@k=&M4V2S7RGol?zh*v?=zW*EI6h`svO?6NL@X}Q2uP<O$%8OGyO?<
z(Ua{()VD2aWR~^ln#JR5;M=|zkG+&n$`av8+OxspY}$jV`)K0YW8fwd*BrDC6Uhpt
zQk=YBH~+d0!PE8kH}Xa!^o!T^7T(+hj?2G44xYCP)Cl3PaOXPG1V5^jg|2G3TZlCZ
zNbet1t%qJtv}Do4EqI2rtk}P<0-hbY8pp-NM0yJ<M*2c$Pnoy`S)U$)Ivq@0;qC$I
zTd?yBV$PLwc$F?~kA>|M_D!!YzGZ*Dh>kjh!fm7@5RT{kCep}GQuswypL~01#3(IT
zMWGzgEfP3h(!&?VSsxc4!!~v}y%QJT2XsPe2Rn;mQp01(@$X>Hpk06B0rtj(Ii-r3
zF}EAgw>45C1aPnbJeYYi8_Rn0E1rze@k+pdTZfK>00D3)njjlJDI8)xNoTQf8Ldx9
z)LT&pGx3+P>hSF=5U{LA80T1hQLSyAr}Q2z@t}RgY#3*_CioX)TiZWFVjL)Bv1UF%
zpCcWxEs@e&hz=VlvIBIh8_Y2X&X&Ed2`=N))zh?5Gg7$S?WGxbq&>`OVYLr<bSlM%
z1C*qogOdF6Q+V`{nsQqXIF&`#FpA@ZPJI*YU8e^DL8)pu%J5NEsIO8xnwFmJ?W>7*
zDaAr+Xp~t9@<Y)Hz+OQ3FI+ZGzo*U%pLhpill@KgK!l%cwv1SaIL@iJ0OgI=hb%>j
z(@D);3n>@19~X*|B?gX>Mq9Q#@di+hF?w#nf>ccDMFpgvg4HMsHJB<%h9`?;e$+{m
z%^OYXd8yxCj*!~k)JhtI3D$Urd~<ngt7e56kCrOtIvJG2#6WURx`h4PS<Z4OKNJ9S
zwr~w$O4bgoeu-x8;tlV+Du#;D*ku9tdypz@I})H@9@s@jIWXBa=vwATk+a?S-1^s)
z2@5pV)p}1(m_i@Z*(pC~?t>P6hBIF~scd|!4PW!xQ=s8G+E!nVL>gUyF@AfhBnl+N
zixKiy!?omuIv4jajOaOD)}G^E0zrYn+rPbwZM-A{po01B=}u!k{fQNNN81WapL!TW
ze0V7OxM+OYog1%;NaV5Pw!T;%F0`ZauqMb?%-J|ZHIY<(Pgj-(xUH_FI3!^)k>j|L
zIJc?Dle4V==0hUR4N?>!pwjkBqv~#%07IbQv>;`U5wwb!MDBY#!{Yfp1j4zz>X{37
z*HEdWSqK#_jz;*fW}1m-Abc^8wtf>>{F%)#w+%_<fZd#lv&~2(@H}YUH;X}Uy}u9v
z*svKZIuyGODziPj_ESygua!}g6ex)fTl+}~{!zxHKn464DZGS1RlvU~GipID6Of_h
z+*5`y>GA%UUz%+rcO3CptjVl^*S0ZtV?O`nH<Su_AaESz--o0&d8vDYVMWZ1r`OJY
zMf->w9Vs#eI*tqMAU_0gF+x_XhLy~=8E@<Y32;QlX|Ijxu;hRNCl817cfA(&MhK|J
zNaGlinNXCY+#}zgVBxSU1#t-DpcM|O`K_l*>HL8$P@k+?Q#=cuz>oHGvEz`dSy`%m
z38;!jqy{}LQVhpM?ZahK95p0Qa6YSfG*rcm3BSL7Oj7OWacTRdx5Ob7;K1s7e?L;7
zy*Nodw<dC|mf|a5I+Cz0>P8rd(Pb2|aDGMLvp2Gi(6W`zK~>WSJL>RBII2Zp(f_ol
z6P{pU@Zgt)g8VQs!dV+zbuCaz7l1~%MN@uJ4g;5wiC*axcVV4Vba=w%G|2WV(6xi!
zI<HN?=yaCvB?g+A9l*Pu6}_&FFU@|Y%N(}~Ovm4?tJ|-(M}Aj0jH3b)GL`YN?B3|Y
z&vM^HDXP+lfRX~Yu$Fx)`qWK<+=P}>KUmTjWx~rXF?C+}$6AH1^lg9TMH^?CjaV9X
zm;>i=za$Hm^$FsCGi5({<|i~H$%$_mXyLdBGNNs%(H^PZrIDf6)KS_xv3c^B#NjFB
z#NM7w*@~rB<`Z{eA1TEUG2bJbm&Cu12iY^k3-<blmek^x@nwX}y*!e>)6%4f#g6fD
zjQw-!-j7T?NMr3+F~{WrU%&Y~Z~Ye8)gF85qLj3&V=8RERyC)4c+T3}yQ5jsqQRV(
zMwtycfv5iDE=X?BO=BEUKW|?x&wqqO8hdMt|DJl2Vd8cW;bOjQ@Sh4~NKK^;r<}gi
zMM`UCTsLx@8LzY-P9xNCgv{1FxCnt+y~wW{>L+u@AjQ-#H|j(9{V<EXDOyQ)UmB&;
zkg#02_5x=A>Wbu-QIE8b1#|9%QseJ$y$?3^ke#ZU-+s+d-t1hr*e~w%AVz6P@L$TN
zm1OMR(;Z`FSMfo)5PvX5LLRDPsRbb^B!LXiON#lbDKcy{+ak8KQuEU${#}WScT8hi
zWExvZF$)=N5D<*BYDClgpLnxvWURo9467v5+smFQ^pnatR#=@s&QpGi9Te=Qa#*jL
zEb%*B?pR^AkG!46(t~eGh)NXnQ<`a8PfW2gC>4yyjiMX6A$#Mc`&o|NHqviK`dk{0
zW$fiA8-`~m&+cO$j<x^Wfvg3;D7tZIdL6l2eIC;z#=W-KDVNP%A#`0*9<;>n{9@+9
z_J>h|udn=yHG|DT|EW|(%p}-g>btww;h=Y{+CQ1-P{r3qT89g&pcQkouprXve`d(<
z=7-#IuWqu1mo|R4oF1>5*?Ow#yfu2o?u}<iNNOeUBpJ?-CcmKKoXkWPIHD8=b>5u~
z<CDS>kMm_d@lQ5Ko}y=4?~kzLn{m!^dj}Lh@l^Z8w7q##R)s#wPIxFaDa+!>68f|~
zn63R6CFf)v?t4<!DcAl0c}=yQ#sag=SEh|@rXbEzmqk9YS96d`kp;kcVLA%=jizWS
zYfB=4_Em)nsvo^nf*UGq={Op)eI5UotFoA$d$?ZzTmFt!@&+UdF>=D>FGuf^)OSxq
z>P=Du#pY{$0YOlwAbl}5Wng$vmO8J+L>H#($QSfK5Y9p;r(hCgNfL3@hD^Xd9*`aD
zAr;^cD}m{Jc+I$6f3%EdNdtO4sV~jAR~pNvtm_(D5(@<XRipgaOqqE0@(VvUI%&dY
zCe9~kU+$~?RR8L<pXIw+D+`94VVJ6Iy&mxm_m}$pGsl<9iX6=K+NW@#0v`6Cd#x@=
z_o!<*k0PtS00K^haz-Fe-0;^E8L-+%su`_-3G5*px|CwYyC^fp(}%j_Wn6fk?#_H+
z$Q2mT5orZ<hdAX8tGPC)4J0FW%*_@#D_h{+ll}PTf2at24MN#*f^q~U91P_OYZdG-
zST*4~oio}Yup4n!zeAL?OwlE8Q2h<{oqsDc`6a$^n)zmo@%96>m<E@Zjq?YBmb>yZ
zNLk9w;9D&MI9$_m0LqcET4mmysZt^-qsOLI*yH;21?DxTQ`qcRt+(Xq{mN;HMyRoV
z#`Y0Bd-BJ##|<r0Ps#r(CBOB;<k-hmtkUY5CKh=s+Noc;Y?*lD5amdd2YZh=$(Utf
zt1QC1&rF^5s4ep@S6h(hhrP4@x|PK|b8-7{@vP*o;t%!mY2Mv6c}N@uKLYRb{O<25
zQgiz#d!s}Z*EzqfL)UjtSHgkzQ5&VX{)lFVzVhMUWv%#UZNQRndwjfekQ$Oy=2c{)
zz5Zi<->>YMT!-O%Fai`1v><?`TqjX`t+@;7>bymYqOh$pN~!WlH84|--dcKO_-7EA
z9AKuJ92N-+-ogNDN_^^F%Q&4S&mSs14P@AtZ+X{@Okcd~#v~;i<k;o%zAv%3NuaBC
z=q0#q$!W;vo|aKqA>w>@rS+xyx)wN|6-_TXPqixs2KFZG&I8b61MBq2Adhs9r#>Q;
zHWdSXZJ|Jb|9!}#(cDRQ>csn-YJf#!WGZp{QuYR+mLPb;5mWfr_ww>#+U{P}W?(}@
zsDB85Q}jF;pNRAAhldq0H!^Us&47WO2C$oVJ!`_5CE)cf7W!VqqQ~Tz`J|yqluk!7
zIq;v+S3HsgO?8KCTW=2e4^JwUQwehp%a7dD6u3?8aS#Xcl{zcT4((3-#b$In;9wA>
zNne4O#2WSd4`fqXdNgkIF_pxLEe@W=29E<Sae!LT##dV25J+Tk@9I}Poj*%q1{4yO
zf=c~(8E{hQpV0=vI4Y4`3DBh4qJ6<r=olZ?1Z}&p$6P*G!nOgW$4A4pgCvE!;e*U)
z#Knx1lrF%i1Cp=AN--Dh2MdI_`3$>&LZsN8MF$}dE)7z$M#y@`y)>mc@%i%zq`t;+
z4i!lcV@_f~q`{Zvhfbkzg?o-jd%VZ+`Isb|W5a1qWnUj)MWf#tF2Z>nGZ*!>4+>VE
z^yX0A<_I)s!l;N;vcQ}crhtIq+D&7DovxmX65`5uWp4H>4Q2e|^i9p7_=u73kvjR(
z@WL8?7l0;AsjE$<uzM|ru{R+px>&;tqzEwQe%N)j0yXP;_mjTO$uIy};6x6GUIX@l
zttU^t5wpnfVJ!DswnHZp#Bhu1GQ-uTR=M=G^X(_>PNX%XG<N{cR0*D&jbvovaLbS9
zsPJ11DlhTRk99p5OyD<>CyP+_3Jrk+XI*J0-?gw%YEVNxm*gKmc9%Dv%n{6Iz{=8D
zG44K)yS_0dY33&<O66$NE0KIpYgSUF3obE|g0~llond4WgEwCi{GbFLtYb}BLbI52
zZnzJz;j{qUo3qR@of|9FCGpj9{n{xADY|D9{zs-9%4L)QW9G~)3Rd%)#p)BKtj@rd
zjG&luHBI2EAASeRXS*mh$a*PIe<#^UO`I1UCg?Zac@ZZ`2>bQiXb-p-WEH%=MH$l(
zBBE0Xp+}c^%66$?d?IqqgRBK4a+D}-NQ61P6&hI!z(@D!(t@~n52o?qS!)~79)19_
z4=xEI;S)V!uhRAqy9F&w7IT*5h(Uv_r(vPeiha<l;sS>>)h8qaStpxX$D8W(1l|9h
zkf?eoW!ZxS3W#OT`NAI5pW`_-mGoRlhC`f40x-4GFK^A$nt{nN0vql{3S@GHVRzlu
z1Wzu_lvm2`Yh{cx4crw(MHSZ0Z*_&hdygwT_sycCvNU*9wPO-tLeQZO&5eY}E7>|v
zu9<(6?Pr|v0WY$hxRLgVJ$>gdc8oL~`<oV4$^LEZLRq6At0comfUKWOvgLf;P?$*D
z!&1;Cg;wr%j@ABvox6d+v1}-q0F9D>s3u~N`80>T?IfS0FpQQg4rFC;ZfK7WR{%n2
z1wM?;mw5POc#PF?K@V(DAV167=?()bwR>9^TFCZqgruF(@I65`PFD}oDMf>b(=7-V
z5DAF00&=|cY(~E{oxm+%*ncE#L@awC{{59RVn>?-jM0%YdVurNWdXGOINtz-4x<sN
zE>YgXn+Vf+3H-=<NG@%ofAmUHVUNE`)-<)O9pF^-H}tv%8vjVTFF;==Q=thE3UiU}
z!ogD5o&b8Hx}E*lL_z?PBOq`>E8b#g(mF+yc1K60<>Nv<WNbVU#In&mw%UVypjYi`
z>B!+4)BwhQ_%&;KXjw(^o1uL!$%f@XPrF9Cs#Wr7-&6Z|+(#Z9Q-MJ3bN_n+&bh>-
zFJBzKC~3zJOJMK4Rm!<g)5H}j@}k{4_q@ZpF^;Kfi?7QpVt2;|$6k(hi+%wYx>kwb
zk4mHYT<gb^Wc@DEr+4zfSViAqmb*-onGnr^8cF&eqeM^8wh3gjFk4^pj;bbipTtN3
z4opSP`mr%-!P=?X`N1>K_zeYSF+wG*6c5p3uyB>uuSqP?EJXr%((8cVc;TIsYwkBD
z*H<n~<1`_UDmm3L{r}b;8)N9-b+?8xDd}!v7NAPsgNBvH0CW9H*@pXQO8cOD*#IMl
zre}a;nU{t8mex&7>GL!ZW)0Cxz+5)s@nzv=z~@NdUjpV<xr?Z=b;h9Svj<96S`mIs
z5YuF@Ca;q+og87aTp}blOm@l#<z3QIrO0JW*W#_}a)r!w`G|z>Y&lgj&876Lo7z%@
zGUz}5Gk;)un}V!RAbc4kUG0439?aIk<GT-2B;y=vt~UkDaRT@|{qQ~lzV+kzH|*C6
z+sQ{(`Oi}X$Z)w8YzNj!qAi{9yEyuU)z`0o*Az_r9ab&zd4f>O9kLqWz4YDG%pfBb
z0Z7eT6-7Zx58uV0-G0zW)kY;uIaQ=XdO7vS|L!n__;0A6?<EWUrDvY`Zo}kvC#b5U
zhF+V7db@DPlt0apcUW|a@4+v6@rgt)>#4Ac$+49Zt0wrsr&tN1w4azC$0g4w6=QlU
z*L``a$ss5>Yr6*dZwiy|GM12mU)U`44Xw8Bu<2MG$p2PtlP_?>s$L;{jm3%unWTjh
z(`p3e_kiwei_^WZOA)**E0xreXPz2QBk{_$L*D6E=4y9NKoX5IVE2FK)A5R}0-k%F
znJy=ol;AE0e3-;j@pk;v!t>WZ1E%6b2LA^-gw)A@)=dW(wWyYS1CY!=0lr3J<BS<D
zccke0kH3_RiXM3BO7KaqD-f=Xh*MiPQUpk<e{MU;DT&(z9xSXSv~k$;Mq3sT=V)!B
zI2YWes1Ca2#aAYJY7VlACij(Pg%l4^`L=nKX@9^hEONEmX91~Ga`cvSAME;bQDc1-
z+1MB=OxoY2+q>P^l~3Q_+NvAoHD7fbCOk7fb*QncO+Z9v_DG{nFEV*}_Dnt;VDeON
zXDfb@NLXcueLwm9)slzCRlIkvkFQ0_#5?YTsHgfC_tZNdXd0jGG&4tQ8egNQJ5QX{
zG^IZDSi<c0X?F9X+OKotR^D**TS8VyZT=VZN85$JZ>+W?jUIhZr!&rCzzA}_c*$($
zL*w6$TU3A__OUq>#tp80(!?>B1BQ^9nG~A~l|o<g<en*Xf^bi6+1oK*UfSsIYI(g~
ze#=u}(OTpiwu0bAX}nuV+wznhn)&{Po5PRA9=A-d>;Py)w{$^Ebx%&|PoJ!m1+GN)
z$dtkN(!Qy@f(lH9b+?(?OvsWc9HFn+nO%a8G*WApOUpDZqb(hJrmoOk<A1SVwz)MZ
ze+HKFxUMR&Mtxa`JtF`RBx_h*6x(PIA6Ssi%bLzKpJ5f9rUoClr}Z`bBO#|aMI$Yh
z9mmm7VHMMnwC}06Vw%!X^+6HSIEa9LH9wfd7pTxN#GaHT(B`7vuu?K}(GRsK_=V74
zY~;@-b5hTJ-+lxtU|Y@8%V4a5{uh%W{RkD4V%-w4gS0=2Lp`T&v!8F|MOb*fdg@%C
zQ}ofThfjGa4t8<n(le7@mEQ~Uvbb~S+rluDB=1R4ns1=dS$KOPw;E5%-ehW)k5tj0
zEU%@-d|_R1fUWtwnpYRxFa4#p9qqwYeXN}6X0{7{-sPo-0t;V^gE8OoMbe5K-^k*Q
zeKN1;)}8C)&1U*-OJI9*<=d@({LMvMo38gQ;taS^@a_KsuU#7s96p`?H@Nfl_6O#R
z)KFlj@bKW>11Idj>*;PogPS@L=x`DCfji58gHMg2go9_p`H7$Ih+R7)wuE|bn9fhi
zeVr}7<95hmvF|RNVD!I^Dqhij&#*xNv{{ML+e!0=_J(%>9JE2t>ve^ggKj5~w|JMh
z)Gl-z0Ea{>P%HE(#yKl$Wu0v6ybH1m1A*9V9|q9W(JEtLoBe<2r5H)<pIa#99~Kt#
zE(5in!!}MN1teKUFA&`!HKN>l60G;;AS7J+(zf^=n|#tdUcg-+?GY?M@}yh9k8IPx
z16KUuu5Q2wV8m4z4$Z-m)15Hz7wS4UeUhag3VTXPn##~a98^sC`(!O40948Bh-EW|
z66+y<j}-2%ho%8cn-d0Rjv53iJ07If6QJ}!iX5T66Q?UzLz7-79=@##E_*2j`>%JH
zpE8WMo8CenpjVLe?>no2WSnHr3K$$x?<K|Q>p`JiAP&>O(RIuPjxwJY)sRC;&Yv`!
zbuT<JJ3z^De1ti&y=SULgt3^IqEVCOC_DB!i^DHJkk0c73G%!6&&<fB3*+_%A|p~4
z%$df;J?k0TosPlOTw%5c*#lO?m`S?zn9m9>8rBZ<_*;b43RSpRq6uSVtaM^}5?pS+
z`5(L#7?`6GXzP3&R<=$LTEGuRgR}+O_B3h&46{f!)o-y3V@2+PFw!3iVLvNj^mPI=
zAV(=iR3}YBi#pA}&rEJvq(YB2dXX3qo0qlNN?2dt854PBaqnCbN(bbfz^d94XPjEx
z^Pj8T*0lSTt8k!q!Lrw1fjC04dq)<TVGL`xE)dO<NgML(68tmQBen4@f;iyc!<X)B
z#u+b!$S!-)M5D51pE5o+5f>r4cU)LbDd{bZ&+;9v1!*<$A_)gMm9mbQ9MlAO>^NT*
zE*}MwO;lZ^$A^)?fTKIoI3G#?_W8D4@T{>1sMV}n3&Sp6?=(SgPT5<WzxG(9Cbj?T
zfvy=zW1L7|^e1G-y^$TCS-yOK8HWmE_V$zsGz{-ydQ`aQ_I^+R<Td;#jJYJ(Ilz!`
zfR&35W9@cEOid;O-&g1$r=~(d)>s{JTY+j0X%umvrAv4bR;)~6l`>Wf5>u@5cIi&H
zpF)(A@W^@@D8>7DGI~-C1Mj33`8Eujm~?MHDb2%A{k_gs3;U8WOz>A5NDfL8cGt;c
z*E^)uMPzk?(J?sM9QWVUTTDttCd+};8y=Tvi;hDOAz@SZb(w_1R={|i6fn?5$QWP{
z+Jof8RvnqJ8+z<x$qGoYz&toYo?0A;J<@XJEo&srrb`ud2N(=#3<?3n?ur#f#>nu=
z2)%NrJ5l~?cIl*v!~@7jG^GG!tcTs1zLuM33UFtS2#R?P2apW;UpbMijcN2~zJc%P
z^bI|^v#RT#!vP%<khx*}h+O?jtp{`BpB|&?lJv@<LQHXLdh(-@9MCRqxzx54uf9#q
zTbq-4%P8QFH);nlDBMj4`4${esG&lKAqD#616;j04{(bj3X^&j^1dx|Qx`m$ODK14
z{~2ll;`N|)Xt)?IDm7}@PBHEyM}L86w!|<o#)*ePi^1>o%2bz|n~c{JT7+J|WWANo
zSU{(v5qj6$f(3_Y8=~rwFzw&C9UF8e!($Z9-d=Jl_CQvHQ1AGu)hN=c6}vK*8E-kL
zE*1kuaAZdXz$#`6!Y%l%aV=U;>LQ+XMjlHn=|*T7p%L!?dH)RgQg^zj$1lIgW)>dg
zAFU&{X)Jh+S+jTF`Yt^+a`v#RRIjFrTh(uk`sn#*@Agm}!$W0Ho{MgE`P?!r(_{OW
z*58KF@YXbU8zv8C+e-qz3<z1-jqKX-cCXAa)juvw5qTq#@#)$i4v1^~(ku*mkrFX!
z^fPDY5s@>t{DV&ZTi(Yv-yKIMr_;Kx2f`!rTAr`?M1OvkcU`h6JGso`Db$O@m*d~u
zEot0L4DD`OqV@|}$)&C?H`^l(FxEuk3cCd3`14$D*i$;DJ{AA>V^;<0*AY@XVs2&O
z7crtkInhXVmh_%>S7<;&D|33+wENF6za2xhzPZ&FhND%3_imx?GOo;JQ!r^gWt{s}
z`+{2_<4?$g(^l;av)4bDI%|iPLY@A5SGS@)nR8VxW7_(;Lax~32SiNK8%$&TF|-2f
zrsn^y==X?bj>bs7w><S>sXnrT1BcZuoBWxJVL5=9c?!xPkGJtZ`5LV5Q+T@mk!Ybh
zzCd0E-b&zigquPV?x}xN44|&pb;Z!VUwRrNO>J``KEl`7cHxpT&;*rrsOD*Y6=v_=
z!Co@{%FP~O4d&5ta#D``4?I~AvY5vHbIp-Sfc)TmjKSuzpIxcj(lUycEl!bXm4j!*
ze(Z$msYd`vTUYI}6L|TZMV*vCCrEc=XaWa+ZHn~Lct|H$+-(}!>{x}ROu;vHTz(T(
zTH;no+sR_$d-f|Uu(JFF<{+<S-(=;_=R6Eng`uC{Enc~He&2i6tc+{j&r@jlB0hZ?
zcS8U1=B^G{0evED<Iu_?Xhx#Y3ktY)4M3cwzxc1D=5EmO&HcAd)bdrev6knrQ1a3T
z@gdiXYISOI7PWy6iC>#1bHGqjsS1*bJ3Yl#r9O8VE=Qkuua>Z7{SVZnei?IWJt-`q
zN4w>FM)&9GB19Y0DS2*|elxNay5hR!|346hAu)6(*$naT5%HgVXNUYDektL%CPCh*
zQ}oKTg<l@_U0Z%{niF3lt&!0ZuQ#)*gb}LhmJf87b=(YF`u8l*<0tjwQC;Are(`WW
zA^fht+@ld*eiB?V&;LNApAIgkTDG?j=M&7cLR?%if!}J=QeP((=UN3<bo_kVExIwM
zN|f6YJSL}7fYI8W3w^lazSOK=wDfsBkg#bfdhn!6{A+6@^^)dVtB^%z1<7J}eq!%Z
z1)xa%oQ~xpN~qaHc|iPE6W_9O4xy*N1ocB$sOb}rHm&)?xiZzpTRmUCi#sl=$+Xue
z7517pHv4HMXT+$$OcNoL$-wEV(}{m5lSQ8(D<|xuSJT<7Ng}oDN+K()t6>9{TW#^3
zrD*!WI`y=fEw1dl8dG7CxUGGBeuBjSi9tX5^JdOgsSM_gJM|ow6&ztp|HjhGDZW^+
zzvPyOOXlp}r^23oR=a<MvH<W$Zll8Xq&e&dll10fNgV5&`KIbVSwz8gbf90@MJ%wc
zC>jkCwCH};5AGN5GCkOM-t6q|mKD}tK(c9*`G&g7DGWqM;WL>Mf2(sju6a)Czvic<
z$YoBf-v2<i#$T_QSsB|VAy-R=R_LUIg(5cUpts97?GhVh118zfN*5Wk8s&@YN4<UQ
zQ4SExB_M-7S@@M@)+F4}^4-8>Cj8xLyk+?BWL+U&^T{RMq+vsmTO}b6V*Vt*Qs45V
zeK|BQ*~Fq<M$i(a7)tR^NQHh%r~;lzQ)(-ADVzFiYf(@18dgjF4(I;-9{^rKp}z36
ztfLJJE01c*_*JO+`h4+9{{S>o5%V6zX1bE*qv&!;-Q4d|FgPErJOSJBH51-hrbFG^
zuhv0L7xo8*yth8yV6J{vM>6hM;B*xD@)&2=ifm65iafbvZ(!M}f?)BARvqpIh%}7k
z(lIOPQI{Aaoc(E`gFhL`r1MTX)GquGdecBB2Q&zj%lXn5X8O`9ftq+7`_lmwu<J{L
zIO+IN)`P_Y6dr<{9OMk~OeU0epb1sTBcH;#4;bh>!(Z7Z4l^uczrA&1rUf_<K3`v6
zlr?ioRb@(C(LQML9+=vF$iJ}#W8Ibmf`{6@XW_4mlUKG&TbT#i&~-oZ(S3fSy(f-5
zHnF6aHqq|2m+zn-aQ^^>c&zPp;mv7fwq}oO?v1LV@9wj*ydzdV)*mzKvi|@sR~R)A
zk+MM_;aul|d`$<4bd;HJvaic5ebv9hx?;KNIHY;)3a_5SG;it0G~5L|Q+Pj0U_7y=
z?&;TxPpt<O0PKQ!6rhYADVYL~&VVQ1(~5rZI&|$&4!rd3PtVKOGytW?UWeMFEKgkK
zmyBnp;Z1I|3{3Vk?DBD%Oan-GJe*>X3%DMfQ-gpGO)!qxqi?+cNxRVWrsNWN=9orL
zUOQ5OjE>X+AYu7Z?in3LN4M$ePXvSYqyxzvM@lygXEfY)6mSm|0POpI9<<<i9ci73
z=}I`~-k1*E=yOKyeQCJ^kUCJkGnzm<aXqO?<DO{%2dU<cohSiKCV8dCD8~msS^zh5
z&uUeEcr?;5dU7d1!RNg&B-}B_dN&O4O)z7(<xP+kBW^bIClmoL@zB$_#(UH%y!GSW
zrvuj}fD<DaJc?cq0P*Qdv}co?cct5ognm@OX&Cy7T=B``muSZs=|;uR1D{F+Gaj93
z2>Mi;Imj42DGDD^ia;=tjFZhBG3id*?@P0|IiLgtVEXi+jEvJt<G)&P9_E3KJRSuh
zJ?cU-2**CP76?5}002{4jQ1Y&;t&4-uA}6PXFl|RGwDcM9+cJu;Qs*i>4zkJ?9eh@
z{C#K)4{xnNbI&;ZX{DGRrhp}p0T{sgilsfewoW>GRe;0}v~u3RoiSL*xU}S)XVR#(
zx!gF&&uZvoi!0cEHBwt<50wYEAW)cC`1>63-kb(`CnR<>#RMEF$?H-n!9Ij^uG0am
z2xFRW>rxVUJ;fox#Q-<Ay%^->us=FdF`RU!^*nZ<1w3RN8d7q2%{2Ao<kI#%XaRWW
zb4Cwr&;j)QYGAos<B&2a0u!78ifB0p)Erc-q_$5dG=Kq`0F2~y>rLtoI29%V{6AVk
zIpp`C2L<4AI(MXOoMe;rrQe<~0P9Ciy{G{Pzoj?7H0I~0T0XP@!VNAuP(U3GJNb5?
z13#TPV=aM-Kr&8hco{&;XBeOeq#IQBH3F+mF4SDH?M}Ft&2p>Xpst_7Iuw^z3N~c1
z8O=*})OIyI8R6HuoMAp*q@LC89v#u6i6e;=1RUobYM+KQB(#kqMdbbBE5EU{TX=>C
zHOnW=%@VNqAXp;WqaR9?FEk&=ih8df{b~@!3y)e-F`5Up9k`|fbm>Xnl=GgHb)W;2
zN@(xNqa!AP1}NLkO)VMY-hqjLF-j=veW@rAcA(?%pyrdB05iuFov5JD0vc;`PCYtP
zbIvh93_iVR<DtzdJ@HYJO)&~c`qN7R)AXeE?d?h5tpF}ZT1<oMP0uuE(wGha3JwXT
zhUS;`pa%}#lmV00kaWPM2aY>X1G;p@C<h19nm-Ivl=DCU9@MxaxXnAT;*^1k06;x|
z{ZzQ;j+CH#3U(=g0Z94Ac&B9XoZ^v*#}olpet#OMbDW;lYIA^aaaGV|y410uOBF&%
z_7!JM+Y*_kP(2B#Vm8eo^QJ+LiU`l;S$-nEkp!{X%Wmlw3vxjK^scHD`m-96=ySd@
z)*n^Wmd@Hm5JxBu!;_x0YBw@N8rs{l2^rM0t}uPS8lv_xNhh6sWbLuQ-lQIV`_X^p
z+igS!B42STc_;O*yBHc;kBU~()9lFL%4OP9X#@&>q2d-gOmN1sBTFER6eDm4xvV=?
zhB-ye!<Uf0;_?m$wnawP*4Hf84=^OT;xp6Um<zAYmKr#ivzhndik?_jr-q`3Sko>P
zK$1l1lxALe9SwQ!i#14K)BMpcULr;T$ZGUIgF38N9vXI#1&x97{Z2a37pOE>v-oME
z>-IUjw=vxzC|)+$dj7S?Yo8A_jVf~<nIc?UlZ7W6mmQ9Ooi4rcDr*lCTt}zNm?M3x
z19kSRHva$=jHn^FjbyoY0yx*8&#gXaxdKfi%XO;@`#bkrxE&<^?N&OK<+%$Yx{lq6
zHSb!slVy2lCZTeuTrNQ;7_J7xNVe5ArFm8U%NgpJ&+A=oE0*ZPncmFG@T|JG+oGLA
z875$>gOlyWdpsH>7Es46%wppCz{@{4KHikR7O}Lt)%@6kNe!a>t+WCgrVc+ky{KIv
zyOEsz-j(v1m1$MPEIl`F=ck5>Q0I}Eb8T`^mD-Drm6DGna+NKYU(U2A)q`XLFgs_h
zW8O)+Rgye{KT5&jIaT2GI%8VTQ)=H-+=45m5+UO!sH(b#fp2`KOF0IAxZSF&D$j4d
zM_#z>YQ2V_-)U$W@iK9a<aYYi;p@t!<29-}laA@wsL^UVJe#($QP}!dO`&*(*5?t=
zh~&lzt2Wo^D*1P42=9?pHD3(d-G2JT{HZ-xr{!BU)(mY%dQE)J=GhiV!$!fB`Wlhr
z#!o)A=9YSvvElg#o{cOZ^<G7G8c&LBwKP>OBarsZH7@5pOgy8i)f(h&;}yaDYWchj
z>(m)nuj5_OAb`MvI}uzD#@0XZgG!;WOsm$khUn&K<bDD8PfOPPH>gjkKqPT<ur^AN
z0`?>8Uc+-`2AyRMrJ^iwBJETig?Xp!(Ka+4V%U+Cxd#K>WBOO9>v9BS+<#iB={uTH
zlXi*Zwy)**w)GG3sTlk#!@OG;k>V@l^pMxLYeVdQGe>W_;B~Ja_<<Q7DY*mqh$6ai
z3fP`*=;!+_c4xeP$x#K-HR%Uek|2K#^~wIz5bgMt9GE{opAqTT1%-A00J3lVfi=`U
z1I7OUwJRs~ptk=2imOGNAL}&v7x7om{>@phj9m^(;U&PgZ7P1AP5eZkZTKhhHS}MJ
z@*%z|c^2{zf8Zv*Uho5vqg`$L@wp?{AY@n5`sB+#lP$<UB$jO^eTrte<?*z7RoCvR
z%gC$nuK4O74|FS*>m&pd?iq*luCagCFV_{od<>93!hHmf;aL>_0N>ZH{W*2|)iq{t
zt&7lg=AhL-<QYCY59?MT`@`u_YK#8>63dSN04``-136@n5!Z@VaCqyUwNw+cG(j%*
z$9l}9E|{h(sUjrdx(esKd3EKoTPN_0k?wj|MRg=r?;Ou6Asi4`3gNGA<JCMt8%-)K
zW%nJ-Iu3%laI~dQ5iLF4$5u(jcOR)*i#-<A2>I|>{Y`bA9L2thk~srpTa9ymFO^;3
ziY5#&IUJ5nYIuU^X`T~x2Mp>Ee_HH}T<Tcqn^D80aef>_t9asjrumXGd-~U{1pyRy
z$4cNn6xbiKOLrjo=5j~SbgxI)2`8m=;@#)Ux*QaimngV7>)Nt)7Ai>WYod}dkAG_C
zwUR#Q>T8hH$%q+W*EOXLnK(EnJ%wcrLeEZCYncIVyBDdf4QIzPu`yV#z<2>UV_L?P
zrLm1l@Ta-d_?X9SrvzzHSn@_|n$tX24xb2$-VZT{EbMsC(z)B4eP;1Qw<uy#HxDrK
zN7Jo!{vGgrliNon*lUMjoH4?K^s98~!{T>ft70ck(2bFmd*Zv@Rb+q`Xqa;xG3SrM
zu{4mgUl?@wJj<3D#ILk*UdLyrSz3URM2NjGssOJhyo_jn5F#ix$M%A!=->XaThgl+
zc*R)f`mChyIUB2?Yx1bu_9%1y@&1(4;a?FP6}+=P#xwpE=`gr3sUDReWB&l^tUj|l
zm-Q-VmOhE%yEe>mTFd_cT-#|sn5V_!ZFfmH)HM6Jm3p`Zm-MesE>FENkst3MAp24E
zhW;ccgiGOV99Ea{4jYUt#yK)^{ni!KS!(t--|FSq=lENSqpJ8rMb$y`?Ga@^#-A&G
zV!16tz?!z2#$68o0MCeI`7<7W1K;td`>FX0_w@e&ypKu|`e1=Z-u2}+zAn`CIm8;x
ztk&JK!zh0m?X+JN*lK9GaE?b~ky9!SYPChf6B%hO8PIc_XOCJ3T2xhZ4IA$VxHJU7
z@AbuHYaI#PIRb!AJ!#u}QUvww=|}|coKc!ky|cwAUvc!H08jxOQi17C+0fGgg;mj#
zKp7i`2e_{$_?h6+u{5^Hx+BUT?w><mxq<~Gu}5<Y!8!+t#t1Z6)|FRHpDy?-#54F`
zURHhHK|3Z-RrUIgwe-%Hc@_PfQ$*_M${AR42sPp#6#Nk`pK{lhidhNBU_S8w02;mU
zTg5Do{f&10GSFo9?!VTl>aIGGTcg^!+DOR)ns~)X4)qK=9<;(gF-XK`PT4dXQm3z_
z7&!IC00eW22Txi|5uDM|fE*j1wD7~eDjXg;rwrnN9#1r6W7d!wC;;tA-;qiWG!e(O
z04L!<BvRn#G;QnYO28S%bImDi(sRuOeukI})OGx5T#^MKUzY<E;4*0dWB^S#HbKoM
zGn{m%DB^$toFA<?aqCIej+6ksx#oe>uQUPq(&MfHK9uYNDJ0<k04fh4@J&boKhl>2
zIl!X9az1g#{{UK?q~q@6=}Ja;{&eBN<YtwCV*`=eg&v$!$QbBoE6?~*U<DZOiVE}F
z-j^I>+Kha^{b~RPF~ukt>Uci10qaiBIHm#)22Wa5A-Z5v@Ij<y+DRP^06V9CDcwiC
zAYev#r8v(WC;>-WQP!Gh$j3AQw1Iix($aB}$e;j#ds1!2dB+_odi4g10B@!#7!Ky2
z!Rtwaag3j(76LuIWF9Iu89Dswa=p(VQ;K2QTLITTnaw^{7e#U~dFVw(M<*Z3u1Rj-
z0tX({(Q3z*ZMpTMl24#>B7x+Qj%mDS+O$QE<MO^uGFuTE68nf9s=btj&Wad4x(Zb}
z=e0;yJe`D->?t<$?NH*;R}I-czO>{}U4Emfqzl`O)6fARBzF}fJ}hMlG8^SR!K5$f
zt4@;=V4i8D0l>ko<D3s2fBkgUJoW2K-|J2hmSL4A>EGIb8P6vfQTbGXFhAO-gl(fd
zdW_>DnyeI@0r-jlO}QEF2YOOC<a^LuXCK2&k+3j3cg+AUaqaC&Tkf13R7B^mH1UiK
zngCaBc+cW`QV*NZXO6VdjGu1RDxZ~q#()!H3y<V;nhazEo-ylA5`AzxW|Pc0J6Ml=
z^`Hi9BaG6X<G;N*n=6xy(+S<|am@fHdJAVB+)y~<)|!5TfE7<(DZ`$W&<P_PX01gM
zo(MT7IiLuN;AG~Zl0raGPTx+srJcrhj#M8`)ptbGq`R0fUyu>TDK-V44{1+#a*V)^
zc*w7I@Nb8f&ItD}?}!=5=~O%y;l;OxIb@A|!^jotS}vX<UF@r#+*dT^%xIO1I%SH%
z7-j=;tLOElC!Avxpl7vBiUeMVwMma*NIg5yN$1v>2iB1NGfSQ*rUDV|NsO9azO<ts
zl>!qS^fVFM29$NB&taMXKnL*mq{pDAcjA!H0&$M?Qv1_M^*mAmaywH=>%}2G=?@}+
z6r7(*X+4c0G@H5aKnhJUjyiVlO3lZ;FrL}`aZEyF_cVZydNMZ-X{7pepaHoZO(5XV
zO*H2{aoU&x>(-2W&`HH9>(5F6Po*wKIHbr2sHYEMpT>X_@%qz&<J8h%o+&_}2M&7F
zfMYa@2HupXtpG0`^yMF=B9D4^PpvQ)6b0s&sHNy=0METK$@To|L+w#N-SnUevt*v$
zm4V{TYAq8=ns;Cdir<q6rI_$5$-XP0)wJt~k~VKA4hUii=7`4Z8?onio;B4jFD05c
zDz13%#a90Sgx>1k0$iNF_AF1%dsTbA23tXLQKerhG?aojb?xeFk=5XM^$`@$o&y3$
zVl!PTU5wmMVzKes$)(EgEBTUhD--zv`c^bPG?DIuzcB;G<H@cPCIT&}*<WK%KPu#p
zYSW#O%8yWo#t>eGg5~iUe6py`Gsc?CFvAVKp(*|1qX3HKya}aEcYGvO-?x&Xuzw1h
z;x4k**D}~k8CQ&LA-?u~Df>rZC>&Ra^;s@40CG@u89ue|p9QroI)4qDCy8Z{3`R%r
zkHWrXk&Cfol1+No?DeUopNRaaW!Q{*XRc_aFL){~34BxV_Tt}GyEc}0Qml^68^ooC
z4>%&Yn_VXE&ru0-lf!V0f|ABpX#8vK+oZSh4&ANBas6w`JX;(wo9Dg=Q2zj{Dx;6{
zn%<ox<#uN&w5)Jf+Pu+dkk|$+2;`GjbbU+gT3e|^8<&m-b69rJ8|$wz!Pq)rU}COZ
z?P&yYpOkT1)~KT!m_|2tJzwFREf<CEE~U?zG=$`yz<>Jdk<~Redzpffg66yZ9zU>n
z8r?@9x-M(VB+D_+t$bbzUfUB^tL}R;T$JMyRk(L^llj%uZNO*HW~kf3#fPB$YWl^G
zP7X0%vobB%jk0aVK^%(D*0hOdyICz;WUJ7Q<KDLHBMjLij>FQf-6xYGNC!^7^}|x6
zu+>#){LP}2<I2u+P1Yo}WwzGs*k^$F=kxDfEu@)aE}1Z%Kkk!)D_U(X(^awtNYsWE
z%3gS8{{Tps&814^6#oFLC%3ohUaut#O6G&*e}NILQkIWYbRTSrU)|lu<-ReHKc!~g
z=r)%}%(mLE{ph$O@T~OlBDwN4i(?$UH)95_#UOFI%6~C2ow>sb=c!JuAB|ldRIw44
z!t5=Kx}KWbQP$!i)lXW<_^Epyq2S4)2+_>AW{i%Q^sQO0oPZ=&4cPP|uzX=Wms%vY
z^5Bh!k=C<?NMA!=W~TN$cfuYjx$u?z(_1kqAmws!O?uvm<Jmk%14$%^WsHKzsz%ZN
zO?Z`-mio4*X=N0ul1|=OW*h_By59}xTE~WU3!8mP(b5?gi5HbUd;S%@b$HzzSY*{j
zeUASC#=tk&FVnf&#=LLG@4H(Pj_51a1;Et&Ei`+xECdnHrFjR7&ilCAxEQYKrBaM4
zcF@YQ<f_+m-alknH|f44QpA;#AD7T!&VQffR)1<caHGQ4hx_xue-N$x4QBqx2juZm
zpZaz``Zl_M+LGAG;4M1sNBnx~3zO{1!~83c?Gw=OuZIk|zqcpm&OooCblZ`2@a6|&
zmR&kXnCH5oQ~ayuzXBFbW@$kE+cv^SsRWPYYu|h&IDY}^&>RtNE<ySfE&WYlQ%Z-b
z{rntXW?KE8*tf!MI3BAs<Np96HF`uREWL;|<=?Y&m-t$M{{RK#%0Kbb{cF?XBr^JD
zu3NLsTN;p$pQS^nFZvD7`-A~g!&UW3R^Lm$nTA#<UC8yoCXy34O<L|9I?T;<`xl^I
z?0u`v^=}+p+}s;oDIJ`g1c)4;sjRI}Rn$CZtTYymQUoMO<Ap)!E40vjKWU;{uatl>
zA2T1k$JCm;C~vr~<*~@#S$LQ1BI@JGw?_UA+ne+l{b|}4hBd8b31_#xfeN-T>Uqc0
zrF6b8)JrUOv32M$dz$FHH*9p6U|vG9fXCmxV~ejkRC(dJ>A^}?XP8KJ+gqb=BrS62
za6F#8cfqT7`q|a&mdf@?qM9&9*BB$~n(lQwHPf|O^$8StD5Zh-t^-Tc;qecMrZ*Ah
zA<JWqO>|&udw6?Z#+a&cr)b6QdVhguu^Mb}TR7hufKc##&2<EW-yXH&I<|$Xcv?le
zvX)DW072Y7{9j*D?_EZj<EYMz^IXT~PZ;VCA5%o&=J}#vr^}-|d)tVuU^3juvBo-<
zIQ%{9%Y0+w2*i&Sm?}TKe)0S}Rwkk19bd(ogF&X{$9XY?j8?UegHp)^_iksnJeO|A
z*i%&FPg(9_>Q1k_4Ht78MbLFm5K1JG+TPrrUB2=9SEcxW!ZsRQW6O&&cagbc_|?A-
z+k}7xTzliKZAyHY%eepnS=6m5Y0%P^9x?N0DdMn-Rw&eNI6=m1UrLOnx-K!adR7}h
z_Li}g<|vL&xvruV*%%n@T<ceJ)2;4PP!JE8V!XfN?VClYL3bF&^#mVqfBMzxTY2P~
z<vu3a{j0-%a*VtV58!zJ01DoWxn_<-Yr|KoeWP1WKaMqO($72|D}(r1d**2`Y)CBx
zgnkE+{Oh_=>q@M7WY7`-In6r*xAUX|j(~IcR$>>>cc%ux?@izg=8(5J%`h2vX={4}
zLw5vn#@$tv5Nm|iejC7KH$ES_dpU+rlulzO`H$AS(A~S!hJA5Y8Ol2|In#{vl01dA
zUl4d^QZ-v?V?ck`!}B9_<o;djvGD%@j;$}%7T~Vq(bpfS{{RZ>WsW(cWSJI3BLpzW
zt|MRgabtGvaihp=E{`}~P@i%B6|$=t=`?dXGpDUL@;jI$is1y1NRlDvDsn1A>Hh%g
zuNeDph<qO~T}~Gejs?VAqkVt+_1frOIJ3Tu1<6oxk1;xaB9y4LtaUCJg?mp%b{Olx
z%^5zG9lVjx7?KGVNY6s1q`?Gr{A(K>3EWYffKDk#xS$^R<I<dR-OU3Uc|OztLhwd@
zwBhTY(wCoK&X^VN?4Z;w9@go1BM!gaJ&3QKJbB@p&k1YEduf$XCz%_l;~>}3+1reo
z%<(Rd2EU|BX)sdce(k*t3D{}dLXUy9=ym-L-s(I8>xW$Z#vMg;ETgcm1MqgIFN3^M
zC5_oDXK?#i9s)SvALwh|ZRZy-D<KCXk9r<};_Y!toaY=<8`N-pYD~9$aZ$0y6cRM%
zlklZ#LfGthq%m>DFHW5)oBN)WZqGin0PuT%N?r)}6&~)K&|euFzLWtc7|kd+9=??r
zJay)Q+>B5JfaB{(Tes<oW>0>!oc0IsqToE>j(Sngpr($Q=9N#mpa)>`Gn!l+1Kf6|
z_UlRyxS$6E(}Rw@QmH)u09p%wp40==rarU)@r)h_9`vL1q(X7;?@P%v0Q`f~KZQ4e
z*CK`F<nvAggPz@~fVt<T9nV2c86y}J;qCOG2^0c4oYBDR`gf?aj=#>AaVG~PdQbzv
z13ZlSdQ$eLgN{h+OPum@GeCvN=b_Cg#(I4!Gw2N{e2jO^06cnUAB`^IpRGiCif|yF
zqJSje9w`GU7{SFJnCnX%K48vpJt?TR7Z+e7jEvHI9O9=ot+bFgW1!6<TgvJ{0SNqR
z{hKG55RCehP6~SCpQTOqHZhRS>fWH#aoPN(Cy|@bgNm<YE^(|v46zIT@u7CO$RPWQ
zo(ovx1xVbzi8-rKM;Z;Pyn1?7Dkxm+rxadiesj{BaSg;^c~PXJJnn2_ue3P%qZmGv
z<dA0#)KgTF4rXRF7f!0tvJX*;lkANk3}tYAGg>7+zlBCeqLWmhkvC;Ibm$z1B!?dL
zVPT7cQw}?UPx-q5DKf;Lm<p=_GVLP;M@ouFRD-}H(vu@Rv8M+5nl=#-Rf%)S9)gu+
zj$Vg@_|$UQmy}3_y}>+GQ&|u<At?T<-|JSa_a)tIIjv&dxkd@=ilcvS>YJmCFz-@}
znIZXSTn@y2)A-cE!;h4ZeGN>YRAypFI<doWed^Rm8J7p;$m!mndu1H?ZKWjXy=yx+
zHc}^=yQ0V&hxM*$QtWP|p2x@AK+Zr1o(FDf766fh!KcdHcic~YYAl`H^PVwV8493|
zdUfKSpoRnx4_+u=T5%cVgUtXkW-P}8kJl9u%~)@g9P#bzQA)tKZ^D2hVsnpbZ&t-l
zk%Fgg2N~v?QyCjb^q>aq^yZup@=pWSm|LFo^^<7Ij5cTicI5C0$GsuQ08$q$Fi#W~
z1aXQ0Ksm@9`ubAzJ$usd0O?I)Jx}F856?LrC;(%gzLe3&CY)Po$5Hg41l#FIMo;+B
zxRKu(r^YuQY5<lsUIS!j)3rx&AVSE5oOLuil^7jryivT;2-BRNv;jShtKH7321Z9U
z?0y9B*hN{ULI5KJ9Z0Mn0(fN2A~UH}QVGw0@+;f49WWh%Q*3L-1#{G&L|kHD(Ddcn
ztVY!s;<_LJ01g1A#-b$wKmZDGZYwlc0n@EKFCA$H2RNs09kWaYKVE3`#W!&7D9;@~
zDga)6MHn=hT+j;kGyu5hb4qwUsR;+6{3!l(#46{v6m>L|bA!(m0KD@^bDw%MO(f*>
zqySI1wKSh<QcWgLd{6=t+aIkV$EOse^UXBBIK=`O#d$Q+MtJ>c#j)#AmKZtfOkha&
zrjiGG2?X_~u^7fjwE!8<f1srL9MTmXj!ht5angVsN%o{CpL#anaY?lL=9q=gdR@mo
zxTdH*zY|Wu$l!B84W|MJ29yFjepH}!ILGOV08x*}6rz-UKU#3(wrBwX_orhg>p;ij
zPY4fc09EP6IjYy%jjo>=d&!b9*k_u-@t2D2^b1x<vn|;iA`QfQoL8LbdQQ9JYu1+P
zb8l;tmVT$`zvEj%mDT03%~rjiEH!6&d+`@bw_>oTnU3YDmcJ3KrhGgK2ebbGjabt@
z8)%l1k2(W&DC+YuZ2kj^v31}r26Za7F~oXiJfZz6uSscQEr@#E8oGA7r|LuqXA2{A
zN8>+AzbM)XBLH=;D%QLssAxpoX|hRoXoD>if2?0|j=#>ed@<wLZB3}vSj}u05iT-Q
z*!t3)C2nYHT^h~JLaMVm{{Rwcn%UCixV5rz5{<=}fY|lh*1VnXq()e7nmdy6e)O=x
z3+Y~|;*X2|9k$RfA+^*Y)b8huh@iLUZb$JRgC6)k)#E-K)a<04e$Yxi!n;cEgU@VK
zVceR0$nUR7LJ7V907I+Mv{<#<wuPZMyZLuQLj^(8KJ{-}_zP^;52-Er^LArw@rE3F
zbj5Wa4m2$m+QKWnGgQB{xsaA+orH^={Rb7-_@n+33!N%hbcuA!$0$PXkfRfip%uH|
zLydW#F5c)?Pc*jjTiVIwovgrMl068nXT+KmR;cn>M=TE>GLpXFbLrl_E`JAjlEsm=
zO#<Q>$vK|g1nP7B?<}4wmx;xa>31UKBQvC6e6D^%4<iSWj=zmCxy4v&BTLg7PbX{a
z#{J(mYk=4FIW;@>nnFncE=kG2t&M+ER&tQ!40k!=xyCBlECD8l2&_+~ZumC&w9R(j
z;5N~p&axFFCnqD=RLC<TmHrc&Bcr(9s>j-TUauad;kYgogYxoo>0VXh-9`1iNo=6v
zILTHcnycU+5Xl~aEE18hFBu1##%~bAr!2zR6w4tecX3^jl1k?k<!ud%lomFjBOf<H
z*!^oh-saXPQ!Jx%FaQouTISzSzSQI@B_JNTB-WOX;pVy2?L@P?mXHm-D~}UaEjzPX
zF_%Pp?}#Q#4+HtH_fpg`=hO=E1@SeKfEf?{^<LBQC?fb?OJ>H_MUMyY72=DbY03xg
zke-LFeC|og>CSJfJuFW((ur>0#db@9<@*dZUW3H?Y_2!&P<=V9$UHY?aNr0Np5nJ`
z{u@}`s4TJ}J<*6Fy{75)Ic-$v^gG=;?`VSQ3!Z_F4Rlu;b4zIB9FfL3uQ|N<Uw>$Z
zO(Rlp!;q8oKZyST3e1nh-YW2$2sKN2#4E=C0KXZ>y<=Ao8nJ3DxYd*&ypLJ%%*3RS
zHw8{bY)Qz&4A+_XTgO^;_Nf_^3wLA59IyWXTD$#2R@3bx4<*cG5s`zO*ESwAgn4GH
z(X^)-YMGU;X%@GLL&m2y#oTCjmNJ*HcG^FIj(;px#<Am@2$hAh7vt}Cu2S#CT9w)}
zTd7#jKo^t!Ytf}%anp2j&B6McFl(=FRvl6x4{iMZqx#f-A(qPK#}>}PnM-XQG4-wr
z^)9bm`O-_~o=SAb*EMHMVzWkrcmw5d$2{ZGuB<3jk1|$~(Sxl~RZ)90glBy}Rr6yc
zJTnOw>6-c*Pt;mlDCd{=(M=k<s|@53n(%KETC`e=$N&-KqY?U7rT7EHR`d973roku
zun#Zi=vTM6^!%%qr?iw)rml3ZT6JX!I~{BmIz{XguAXDHo$^_6)YpjoM)0<$rAlSE
zfu0a}l?GQH{*~*qTBOQlv6KcrhnlSyh-b88X{$tKfxcX_=kOx04~|X_l+}k@4yNui
z_CX&nickG}5B(cni}C)@-TWig@HvFVF!tLb{{W3c@Ow<sY_2t%tsXHDx-l7J1Astm
zV16dLUx>D6QTTo0TU8lpEF~&E!sLG{ZTr_ar57C;@;}4yC$!eWjL8B)b_nZ*lgmH)
zG*_{BCT!{cBe%~I*fgW?RtNct@_&LTF8oz{rVtBiI!)cW1O4?+HGf#ecb*lx@}5kc
zzI}}FAI36A>IGw4N{ODX342T}NOn5!*^~ZBoc{p!5SRY|K}z)yLdrUxYsr6Q$v1cd
zQcg)r_BcNArFzVV3^)Mhs(Z7`TN@A_KpYx}REzBzUHm+L@(C03QYu)F%)a!qf2x<=
zTlrE#XNvf1Nw?9h78uk53CTTJ=czT&T(XN+k@1BYtox?K>^Z<=(zAR~stbDo3U1_O
zjyrl(rliL7Mn0AfrQ&2RHzY@S{(`$76W<FPdvpu~XK}7W!N5Ur=gh+==VMg-RjeD$
zV|0vG1RJ{c9jdD?e{|Ok3%k9J>sl?Xcsf>qpEXA84*2a^9}hI9v$JU~epy|Mxjm|f
z!|xQt(p<-Q!7a0$$D)d%<4+r}o-FiqX7f(ejRsxMt_5@8V^)VY8Lc<Do+fa=Iyd}l
z<2!9W(o1`GR^A9^&nMVdp6P>9wzWEh_Kuo#t&T@PdJ;V=rSN}&?k?^ZP}lJ+=M1os
zm5=;QdW?Eqvsy`OEJ5LscCxo|UEb0(^oh+F%5R!SGvF`m`78oj#~M0yRT#+it3Ef>
zqtZ0PJK#Ct6#Ca2<WJ!b6q{ivF$20MCplBl8mHrJR^P-2?D~Lsq*1gO-);xfrA0-r
zH$$q0H$Qc5a>?TF5M50q+G^cP3N|+(!2By`Pxz6jNQT!^4jA#V_%(My)2$-4g5C>(
z<cu!X13#GJySTg;qUu_Ak#lPts(Idi@IJZgS$jm?tai@~=*3OFMtCz*({&4UHqwQY
z_?3@2uDFAW@edRD6I$?<!(aG*c`mHf=gR9MkL1Jkt=|HCOos7R&s95RA1+TE)8y+D
zmUDA=XQ^Y;@~XO}sJ+te?XjOSHUsO9D%38MMzTWN<0FD8Lv3-zO3=*l&xe;L%fyn}
zwpYyrW8HuH)$8D#WOo(gekYIn2ggETm5ffZjDK|X{SA8!tb$8aWj(W971iw|F~!I<
zo?-N*E6-{|xX)bIFo%gV$)|NZ)L?Vh-kdYEdQ%YfKGgo0;+Th=XQeoFpasvMr>Wzm
zGY33UjN^)6I%JM`%yY($tT00i=j&WAh&~)yUAtW9vKtGccWqy|$LZVfuIvJM&$kqy
z5O}JLoOU8mjMb!%4|~57cs}S0$fQWY{{UK_G;Q^+>%$)qEOkXl??{4E#^8QZYqXvy
zu48EKB3WZR6=9#!y!XW446Uv_%byR(Z71vHoRn{;rEl#cJtmHKN_6$6^z3)g+}lb>
zhUO<Y=onPxNF18*D}7g0@a6e~P)vn5Wo|+D&tqM#jpGSg2Ww^%9E0Vv5><KaS=6V<
zuC+$AYO0>=(Vmb2?Zp6*)baGJtp{AU)@{s@aO!rt{{V5lD^!ki-_%xS%tqu9)6$x!
zX~`b+{(uhjX9FE`Kps!=lRyR6Qh^9rN6trP6*t1K6SVfpVRreJF@$1zfz*GV)#$qB
zn!2`+ac1CUmnp|a?O!@SpP}o-e9^MW^ur2oRCHn5Z<1Rx>24fu2Z}<xb?aE364oQt
zbm-+De;Z_9My=v7c@-($8C0g}%axJr=hB)`;CD3R!yF1z^rk@$*7X#C9FS^KdE%J(
zKS}^;&vDHd$mfIFm#<IKjAOZ=2IHLLicmhZy|Nqhr5(A=0042`jAM>zLF2C`j=4FY
z1Rd$!^O{ZBJmVC<l>jFvjL<m8G`Y_$iU0$kpalo6X*ujUr5&;Xr5NdeXaE`GrARUd
zN{M*qu=MXsxMz?k0%4QatsNKXO;QNPDZ>~YaX<^)@lIZNBPN-~JBnU888iUq2OSMZ
z&~!B*Z<i#opn!Qf`cMKX80ddGT=7V!2Rw>)Mo-Q9Py+S!pnqBk1EW-OKO7vIYgQ&+
z*rjq5wtXq_L?j%h-^Qz3&x~a8R~k~N8Xz;=9`)B0nTxs}ZT?bI8@pz!z-C!W$+1Z3
zj`d>R_BnDh^9~3-MOt9HK{zAYslvmI#-n6$#WqG%1hEV6P~FFoz8C%A9S=iQp}P#m
zDHN-BMjgGqXxMzW)fSd`oMj(z2NdFey1$vM<<jFzgL7=e7W>Pd4PF3&f^m+*nIp32
z(P+*(xTM04q>)GnA9YC-2$@}fyiGiXkZ=e-wF2(`6##qF!#DSUpa%wckIo4ljYu&3
zsWi~Q@a><%m{V!YXOBt%b1z(yDl!yx1k|Z0VTR!5m6U<kB7h<1vWi@{r~-lr>fCx$
zaGs?7XaV`}x}L7Sr}FDijCNjWNpJ3f=|B&b-DOe;&!{7VS&~`F3CstN?lI%=HKwk|
z?-BGA=Ge-29Q##9O%mgCA}RNhkMg+cr>Lnsu-kbI3FI1<_6T-nR#gM|iNPO@REWtN
zsf~p31J!YnRb?%S=5gHkl&;n}2Ojka80V!(UpX6z=eg@p$;)S^e@ejEky~h^en}bY
z%|yA!f5x7m?jyb^0ZA+lG0F9zR2*^mQ-}lk=7A#sa&kI-C;|Rva5)tmjhv28YGH1@
zb4Uwk{3ro1bC1@P4{ntr42<KE&J73U`t;_28?=s3N^Vd80A8M4<8P%f^Uw021sy6x
zT!X+psx`+-kdwbWfCnDb0Ik8}>yuG2-S0}-B=bPzng9_=Ip+eVaHzR%38s*-uI&7^
zT3Jh+ob%9nPy?`Ja0f2kfUeiUz8rh2gbajdl22;N@Sck;<>HWsB>q+JUKh~?q!Grb
z3zY$g9cvnswurc*{{V+Hb&52GG{TNaBdvFKkSq{@r?o+++O4!hAa1Lf&uYOM2;08C
zwB;142T_qvz{N2Q&$cNuP9xunZadQeI6e8GVDvPgW{te|paAvtq`}7mmv1JV6krMf
zXj4mqGfqERL!LRH2J$mV%zw{%b`2*q0Gp3`GJA>*CQm*6r~wJbQB2-F4J#5(2N<R|
z;Xs8hImkGsml&p#*Njt6In6K>xapsIZb#)u;l(tbxgSafBM>^8XB~e^arYUfocetz
z03TkRs2;|TUJW9jMdE=D98z(bP2I@im!5~UFdf>LBe|p)%_+qK95J4>qa*mKneB>j
z9@(G?K8Bk#i40rjkr4-WtgT~Qx6=`n5YmB?3E_UV<ofrEH63$M7FsgPb8y^ZF_Jxg
zgWk4<7bVQ}M=fkrVEJRKJsVu{=9#62RdDV*V<+<e0327JYd;k)rehtD^4B=Y<o=ke
zx(C9mo3>kz6JHbulWzg%=*|8WhvVHlOVc$=Z6`#wNZ%Qi!7O>`2|U)Z_G#KDJx^@c
zG~JAa)VxQpOwVZr_0tZfD9Hoz;8nQvZyJTnT5a+J$>0P0>)SjRqs5}=7Vzu>X948(
z$rZdAf4V;^iDDke);Kk5x2f}#lX%NY{p7Z~lt6R1#@PJDYUsZeb(<*yUO%3o;H-mp
z=iFDkkgdkheZ^yIeihO6v?BV-85obhw`-615ayS*PvS*=UQyN(GITG9x;C!}7mO`s
z^*pYBrFq|t?zHCd46#{l9%|-5hvg^KdzzEQzYFg4u=hF)k8=pgFdy}U=z2HvtiOj^
z_|f$_VAQQ`uWh8_NG_rc{{VcG%CN1eDBkfgt0^_hKfL0#n|UCg_dt@w02Fm6rF-YX
zFNc=aRxw{{w&^|TUorg9O2?jxJ7iY@dTb!^d)-(>jcpvep-1_Z2>|2h2{`;K*=@C%
zA4agawsbIt{rH51%YoDBPOOv_%`mQ2z23(4&Vd2Cidc(46*BR|fT!!lQ95Pn>J8-F
zL@kN}44DoMbC%vFx?Ngll1Gl*xRO!#iw?*uxm&%-y^4*%Nhv?VI}U0gQ<-RQI$V!Z
zjg9TqlS;ab&V_PEB(C4Be6#U0TRtT5eyMk-f%ani6t4nJqZ#~hUZL@`#%*tG+D(j@
zyS!WyycCc8O>nwKjrJc7J><|2l`;!s80(x?(5KF3<;r-h(i0<Ru5nPY$*cO#!>CTt
z0IFL!6+qNUS(+_HKuZ8CqwwyLCH$jr5h)v*sAzg*xA$oTOO|8F$3b1zv2_N8ri(jK
zi2~t|dbmfcIqOxoyB*k<R}nxHPqSdEcw)W%YW2mXovpNSqVJK$N$dI76{Z<yxih&q
z>suz}<hU6*1GZ{v)Y8Z)QnR}>qq9hxd|5`vV_j#%be8YM`g}4C%CESbdRHYAF$1qZ
zrFu8OxR&q4_mhA~wuJNBB!P<ZG1BCtDR~}+HL6Ed@p|Mfybx}|cOQ-c{{R~E%S$Ji
zf<_b6@m*iVEkXp=k!IRVN?2#0&3T>YiJEDAyLnMD{7i5M;Y%gJ&Eb@#qTK1O>BZhp
zUdMNDcWI^#%n^tg+)f5Qv|M~fwX{vJn27@)ASSrm4KcL`4|3Ao9=vBCrFAyHWwb?w
zqe#k*L5vFTo+AlEOF1){!gJe1WnO$yzjAz*a655|z|?$ascHzp{?GyR<X3!=SX>RI
zB653dTB&{E?IFo7VuioiU@I4!(vH;4BZZ8#l#U<6+5p!rZf1en8`!>dZkxTaS(h4?
zqXdT1>4@^q)9qfF;mtnZOw==NcN~iRZOG_rjQEFSAl4bc!Z+ny^m7GU5aT7I*v`HU
zMmK{c@crJMcmy}^<qzh4>wL{+rJpV*^P}pr2HlGCqZ_2zNeUjscdNEn_cm8?OE2$Z
zRt!KH&(v3{s6o9M%Nz3E$7!wK$#*PIV`}q1QV?YGSQk>u4yA88tH#1WBu3*E+v&b7
z)Aea>jr4FN#0cJ40A2<$kUQ2_#T_Z<^6#{^ONfBZ=#EQ%Rh?Qc8nWrsw3F;Zb)<i4
z-0Bu_sPksFGDV;70g?Q_TFdxZZELD)k70bgTtroQ!45h902=6YOVb_JiKwvKf+CkA
z1ZUQ{pBF<ng1#ilBpHqdm2V&;p+-3)@HrJ2S-9$tM>C3ZQd=~3`lp5UJsM_{Pno2Q
zbG7>ZbwM@6E+N&R+aTk1Fl*YvL#b(&_mF`0_YsK~zA`h4;yhd6>l^5V@}?O%9OAlX
z?5lqkKQoFIXAgy)55dVT<hRt#tM5?J=RLSJ=ob)+n`?`98Cha@@O$JD{cFxX3F+yl
zF0hf4wVFP@z}Kcl#HvkkPBDYDHYv%?-JcYE8o2(*_`%_$E(SFLYT>$k`HYYJdb{01
z)wJDXQ?XNqwYioN`H(+DUU#j3#X0eE;znG3gIe>k?6YnkrF$pEOHZ-*`&28!U7}p6
z`l!$94P}YhGt<f?`^iD|M8C4yvUp2dR|S95yZ->VE7&FJpVqn0hc`C&8ao?k)frVc
zg<K8Ad9IRC@^C6)Q`#<T92Ft#<l_1oFgN<VRD|;U4un(|-*Gd~H7fHaFe=ujZ1c%H
zM`a7Tyg^7j;c2mWr%k(NO}qB};8P;F9}rxip5&?Lc?5cURc$1trIX1c{_;*vYtNQh
z8#!|{Z3>P}MI+KYtpid*f+!V_Qy<8GOjn-x`{DkgA#1G?V|5NP@DuyYdwTsVn$>l8
zvu1duWNyPaHPrk$@!qAWJdoU5w9rH_X6cV_bM&m0ELIcuuzbmMX4PC`{gw4+mFcl+
zH@5=9!Z{jX+^OIvsc%a5Plp~1wX?Tto1$gZ$^GQ4bAgVF=qswW)AZ|$sV^;IjU|xg
zLKg*(y*p5rJtflTa9G=dqpA7|=&6sECZ9bmA5?Nf4xul2-L|&~im12(tsSu;X;><c
zTID3w?q;_aGfHf1+wLli%O|+cO2xbJMVZaJ24!!$(_9kuyd>otm&&hWjPd@Y*Lw8x
zME?LRY)C)sgOBj0+i9@tSC)4!a_YD%*{hh>ZV9x$nVWV%8Tz08wOaUjtr-;<AKpaW
z4}4cuCgm2Hwkj%=qT#veQg{j(?flCbWVN}*a;GX!xT<!#rmx{^mABR+ZzP-~%gVRo
z{SA6WjOy?tskdV&U~}tBs6lC{+dLPE6p=W=3_-6xc#2VWY}%G0dre&x^lfU_RDp2o
zxR1csA>;o5hW0w@z3!K`&r?yjG7K!9%s;JUYT9Mbg)argoTgnp&Uiehv98m@{vb=s
zRWh=JjvV*)tA-*r=1i*CO+BS8k0<c2j5S{gYK^7q(a5`71Uc*JgX!;H+oozZ+NGjg
zS;(%80l@9`u4~4c29x5;6Ai<|9paDN&Zp*6{eG3@dLFH+_zPb94xmYhoCEw0Gt^d)
ztxmVX^*Eeb-0nUy*oIq6)E{^loR8AFPXKBk+8!RXcVJ&;#`=ywrBd-d-Jgj(5j@tC
zBRT;t-15G)&-@*|+a2wT5)4uYU!ng1>w{fi6+3n$^&O)<y=ZQnagReta5x{%ns7Mx
zu3-wG=i4;kG0rk6G8I{mMH%VsTxOx;H-yOPh|)Fzkf<aAahlehDOC7O=QSP9*Z`w0
zKpn|Arz5LiqXt~{2Q}onw~a;2QX|M+ww4MHaM&WP_zPCNzSJ&aR*+i`L#g2VR__Yq
z9%jt_x^l8dsezDlPQX1gip(Z!XN~;FXxX-%$2c{j7_x((&bh2?J8lmg3UC-6)WS{$
zJ3mZx#RDD(r#PstXIoerN9sBcQ`)6d*EsjAw|}=??&rve;Yat6tpY1cpjhg#I%*ck
z?=jrXjzRj@nRuJRcfK3G^Yr#+gmSD0Z%?mYE7{>)i^w@N_p^ghw7rVt?u4oaL)X8|
zJ;iAWxVsrtq^GY_&%PPnT3y;oigsQH%*uM4o)6N!3jiJ~#{5BLbKxHn3#dsg7tC?M
zo+H=s^{-gcFXGg6_--Iz=;|3ysG@O8Rj{d4Z{3#YxwH}WrtRy_GuTtcc;|{e_^i#r
zI3S$o*1U`3FNb!_H3%2vpO(Pr!o7DM*{U8O(-T<Hu58=_%(+bVVbYoe?9USTW#R*4
zs4NpUBXT2uKzkbZTWOML@RBC(_-vZ_S6oT7U16{fU8H)~p?D`;n%S-9yp$wmuuJ+H
z&R*j^KV|i*eBDv)OoW~Z=9t518O<%MsVpIoh8@0?=Ob?;+OFrA)t!h#<&QL^WObz4
zHxEj9BfS7H3J)TjaZTw!3AfX!qi#XKrzjbv<JN#00VAa-P=CgheeSgKJLli607O?E
zMIarqij%)5iZjm!fFs8k=}HEA5zR<?V}nf{y{G}0$9$S{^VW$SQ8yJN9ysbKR>9;D
z4@v-1q!G;_9)_d@73odj4B~(k9CSJF#Tg_FU>~h2-~*g-?MmBo#xf`Y0q24#!*Lyb
z>7OaVz#g>klyi(^Py*$L8>!hLNeAmq#|MsmMJiwpameXN2&9|1;}sX$Fi6}pNqn1B
zl|KAd70u_C#2n}AO#!^uJQ0ydCNAFf%pFf8<l?pMCCYNy$g6_XmTRP#$N9xtj$)vH
zTFXf=yr0XhNF*Hl`qt}04H*JXcZMk-=;N(P1>3~IE<gbEf8lTNHJp=l>N8g(nPgIu
zV1vQUZ5o{!oT1eks>RM%Xdaan&AMC-vS1O&J;&0hpqAL~gqMf=r>gxuYVEx7&Y2h{
zsmA)DMt0DsB$ma$dVI)#=c4r=QT=O18IoiLNa@?5rm#3UMceCCWU`hM=2?|rSjqWM
z)6%oGjjpA+q(K?RDW`EgKowTf{bVI11sr|lZV0O~6$n`5fID+dG9?y-;~c&{seVlH
zl4`6vjjXQ7jyH~~cr|M*doDd_5b)gapN&YY!?6DV8ix!%^I%efJHBWUE5;mWjQdj+
z+9CsTzO*YS>620dq+qG%)`5$Ka0=p>>PG=UrkI{Tnm@{(lB=9B+GqkYAE6*qP6t=1
zo-vN(R7?OT3;0k2a)6uyX~De|;*jp_p=l29;$S`L0J6lhsY#F(G+WsuWmO3SBOcV5
zQTLphk``5!a0_w{DS_~Fjt<@c^r*AjwLdxUOe#e|Lvu--9<?D{9x`b{cOx_a1CiF6
z#1aS?rECT0N8|o|>44<W0`N^K&N%*5)5-c%!31;OfB@OxQn#<?NC*S~57v<V;s!W4
zpa8CZwDpVuflWr(bB=v8QfH<*Py<S??hi@{^*mCOp0wNp#Q+%30Mx3VAs~Z})PfV&
zIQ7LrGvE=<Gl~F7TO%ZbIttS8_LVjD(thlmpOj*&X!Z@LT#T>E4?*6&yTM);TPTuA
zP#Fjq6`bc{lDVVc{{RntiX>)<eCFhH&{wDF77Gk}nFjA_t)XeV0Fpt^(zmmK2SM7o
z_tdeyNIu;uR1SdBgHHz(SYmeM&_L&!en;U=$m}VA+zx0X*QGy!*w6y!7!&~9deM)1
zU9_P_I?w_PjCz^|eQDSnVvvsFfEr29JWx$9YC;cM07IP8QID-74|)JXMKF_^anBsm
z9;dOO2+1e66o)y%?MhC157L-(>)*XF8@P;;IHV_<Hk{`J6w~YaP$73@(@6)l8Q`26
zZhCwA&@p!mbRwD<6Tvy7@}Og<Pig=%Gs(ptL&kAI>U&acKBL<d0B!fDC<Ba&L&53C
zYD50kXaV`)^GWUesk~s&22c6vK#4}|;DPzqJ>nk_C7MYUyo!Yf?`7<s!`_b(>c-g`
z+TK8qjnd27HU9t_^X(%{pT_!+l@WM!3ugV~o#sB7@0#kRO+|Ce;ICd%m$Id~6`h``
z<Gn%Qv1hf?BWy`>N8b8+n)Oc(cz;gt<&d}2U{ojX$lSZ1QhU|gJ6ml&(kn|SRv04~
zR6*LM7|(jjrB^rPZ$k|lOUy4O@~vccIOFoK5b(Sw#D5Saxs;ZTrZ127LH_^@SE_j4
z?AiEg`cT*_3t;<^fm|=aJ3;4NT^xL=$Krqb)ZwHX6;;hrF+FLV1C6K90ZJGipwvX<
z@@c^1pcRSIOa5_EZ~@M06m$L2QWp07serAu!41<LYstPS=vFr~eX84RSGoC_c;Ei_
zzrA`!x2VNoWbY$mXwCtzEYvlB?HT4}g&jf0JJ&`YI^5>OYa1SS46|9x%P8u8U`={2
zgLR=KQd&zO5jftw@sa+2O6NR7q;7-GPxXVMp5m}HyT`ShE_nxV{<YUADK1ud^rq=f
z==8hGmV5Yq$0isyLEFYhtz5bB{-<N0n^|#iq!QT&EPXTWT=tnI!nm3xRv?B@#0>p2
zRJD76_p=pEu{)O8*>lMso@pv7IvuX7mZudf-s(EUx}ES3ERDE=asccHpr!Fgidn3h
z+BNdoh7J!Ht=&l2$7b92$1hUhzomK3rD*q8E#%IUDCd)dTDR=gke9smFlKG+SobvR
zJ9eIBPzlMv1HC%p5GD~vl54f_Mv{=LYBwwLL_SRPCa{X;WmKrC#_ZM8t)lSOl4X=B
zyOehwJ*$Ylo=r~pl1T*jtzQ-1-QCJqqxnSr?xWaL8bz;{5Oy4%^;IU3g&J-9(%qI3
z1--u2130C$Z{B2zS%Wt?I34j)>6UU`P8L1c&tY70mCo44#jCr4ZD#M>j0{({e$P5_
zwD5K2rz+xG$xaXZE7SR!@UIfW>v0aB9!!ox<J_A1Qu*WXN5b?%cD1FTKUc^2n(=d*
zpSq1G?<RFnUiJGQIs8`fLux)T)P=m8qK-onp5HGY<6QQKq)VxWnp?=?+s?z(iq4Yg
zT|mLtE@UnV>&-t;d#9c|TVi*}!9{zt<kdLA?2*Y*?(J@RFNY)4Y)0KGE2#+t7LPbT
zjcB%k;%!1e?GD`k0MA*u{A<>H8{vVbcyiVWiFrWW#l25j*=P(|#AAxWQ;qb9qee}8
z(mY;21o(&o+wJp?o5}u_g{W!Ty{zUd(d02aZUlz<8u}R|8N(p_sw>?(+WrQPXqC|R
zVN=iKSFv5s0=Lqxp|>}uP>p=9N^Io)4r(tPYc`s{hoX_B3wVQT06;;%z5sd1?_PuA
zF9=*i6surE#6kVjALMJm{7YeRrr*nLIy`;$w`$AS#;nw~Xwo-=vK?i4=0UbnGCCSd
zd-qG04tK|%=Cfh{08)A8qYt)ZX5<D0itc)&I5!7$b#huVxsu#8b1yqvgIc;ay{K7A
zrGt{ZkfS*Ij`iB;vS}Lji)jSb#!JwFcY)8;5m`6>7{9Wdn`otVURBg!uj5WNTvsgB
z(bAzxwy}0*gnE=-A+)$Ksw~I@VR+<nIH<lVM7r;Sw7q2!&DDlsorfTyz(20j_?pGg
zq>{s5-zXqU^1k7WpHo|Uo~HUmt@Wb-_E#!FjfPc$>HZbR?ANwRo3cGB^yNGvl(&h{
z{2B30&Y|J?G|6vdifd1}FbFI7{{WtAt<;-Vo)%bd;BZGrh<{4?=i$b(G!GctOvH<K
ze=Wg1RM*qGm8w0kmeeWS11m3a>r-Ahl_u%SL&uLLwG-i8wxMeJsMNfpy^zLZ7#std
z?-b$3wQ@fX<aU=(NB$kX^XpxAL-^CC=Hk7k<ykF{jebAbn@@_m_{IdTlMnb3DgOW(
z_CJb@FQM?Zu!H5hu?l@U2Os(wuRr~%?N%>|5ljdA`v}<mL1Fy`cUqAb{{RHMBX*>-
zTR{So^i7BL0;;mS4y?X>n257?;Mv__sIE>_pg)nW{Qc94^Pht9sgqZOjN&&Q<B)67
z)DN1or|_4Lk1cr?t+++Ot4gQL1d6Qy+Jli-I1Zpy#Nuaw_=Cclg~qjZM9@VMm6!vQ
zk(%W^Q!F|ZeptE}6aN4fI903P5PVOmS@@q;w1!j)le&YRK*_~<;@mye^2@1|odM!A
zCKj`$8nTt@y$V%*pYZoIbR8Z~5MBwjDgMuAo^sfEJ%^z8uVT_JJUyaWq*2Xok)Xgp
z*#q*gESp!-pte=E)2tR;b=q8y&aqr-cdXMvZ77SWaGO+qHJ&Dn>%WS~P?syaS7)(J
z;)@$?L`$c!kqG&fdQ{DE=fZW(c$K!sZJ^FP%y<6)clp;R;6DxrjNWP`n$j$99p-b<
z7P~9^Nbj%X8l-6?Bn3tO2*+SPmB$JY!(Mxv^EqgFw~9PxE&bD%n`CE=s&SFneJhF7
zd`4BHF%lVD_)kGzqp18owbO6pxbmZ#&5l$$<d16MJ}v2*b(`5fodi&3KbS_i1mxFs
z3{5JnMm<dDPH^{(+wEQ(-6B<2Li`hxgH=2QbZzxeq=2kOMRM_$$=m5(zwo!i5NbXL
z)i30M4bYIZa+TyN<2XN^cBHAID%F){n>(nyQE8*W6}{!RnT5!6F5WU~Me+8J+R7~Y
z8F>CxFN5^E4QLp(D_CwBV_m*#2F3{oui;%#@J584G|Lh7g=?Co9}mrWM^iN_ui<AX
z-aXLnBQecoZs>b7fRE)|<&LvuYpcl>p$lgr%BKCm1Kb+)^WfbHy6KiD{@AbhRd?_P
zfgl8FwyNH!n@IdcFJ(nVsH+_~Tt#X#yq(ca?`&hV2I@7#DGM?vARKX;@!uGDf$k!E
zEmGBG+ssn~%JW`_s_FCiYEx;bDY?=nI7vE`_BH07IMePlX+F~ui@hpSm6NW|V^Kzp
zCiPZlPBN6aeYG89*T}2kKNCr0WPnSXc~HjLJ&*Yn*L*jb?L1=0*eP)d0Ix%Xk@{x5
zg4RTm^+GT}=NZNT$?J;jw0&aZLe!#t%Kl6Ijt2yHuIpJ@95I#8r+0j#uRPOoy!sAn
zBf|b8ve)bp;AIm5^F|NytC#LWM+|#|KP~Jlm9B$kg@w~D@)Q94WR7v^Tt>CvJ8R3?
zq+5%RCR6huBc5~Cy9gL60yrJLsp3)Ue=e19t15pBB2ZG?!_xdQr`aYWw}~^@FDLP>
zi)#yee0gC&_Tr@uq;PXj+&Xbd&C7N)k|Mt!=#9u2ApWAJiv)G-JJeSSB!WfbB}u65
zh$yYpkU7mEmi@`aIY|fBm<K$XM=Km{BXm)dKoxasw!+#(b2OZ>{_6KNX2vx{RZuo3
z0<yID-gbM55AP;D{{Vz`6|T8N3Ne99MX=m*IjXmFwYA-=jQ;Z|-=P$uQV%Ao>aUY#
z?b={JF-xc!-w?F_0PQai8>C<Kn?txCRqiXE_*H+1E-VXWVqqjeo<cWoz~;RKpt!KO
zg|UZ5U(8pJ_#Q)L;}?gYm^^s=cMs%iX#3G<=c(?^NcLT$Iq5+F4h1TlpyHj#?Zsqt
zk@23Ng;CdUf3x(dt^vaVh5FWz!R^g*9zN8q#h2N44a#>v(veV)GqK{D>?^41ZF4vS
zELi8K)~L;Q_KDUwf7KztQT#@kuWAN+mrHZD-FPSZS4Hr*N`q9@B$`pWJ8W%U**)mB
z^=G9zv84`39>?J1mMtRIJBG}PflhvvxgiAnr-4khi^+@SU!kWy+;Tajd5ztTBp&|&
zog8DW7*Kxi<41hrn1&PTXa_y%NEqozqz>4m1J@iJ;+Lq%G|!j(ie4#z?m*)dpq&2z
zDrndnsm(YA&t4CF&;f&=dQX^RJkx+uI`S!SI02{u6d&$^NJq6h7*oijX!P&MGyu>(
zQa0pwrj^@{Kl;@s#$K4s05BN9KGXpi;~XA)Q@eMh!RL-?;2v?)wE#46)}%x3MJD5%
z98#||0IZ`KsLAb~{V~#{1B`T|X~#||0jmD3`cu1cO(B8gW3?)uLC$Fa@KuznW06^!
zj+T=tWa@k4t!V?tLTT#5A2xB*6am0q*_(HK;9z$>YLt4!ntP4;czPUlTJQBMIId8F
zxj5@wM!BQBTbV)Io|rV$tUDXJcBKvMLP#YHq;&_SUGp)F99NM$Ug+0fXw!+=pWZ^>
zb%*pd+IVZl7P`DxM%g<3_+N%v+A~avMWd}pBaHHU(Dz<J<Yj%kRd`#voP*6&yO(s^
zayY9X>1^*6#^6C6K9y~vNn6Z`yt#cxL+opq(+=F=;2zbv1mp~7gWj}++)0#EFT;4s
z;v13W$=fG}`c<NUuN;r%REdsw%1WV>^auJ;9Fy6c<)(ml##w*Hw$ghUYZs|C&6-@}
zaA4!3FATqpR#|7WeV0I(`${?=uc56pxLMU%Bwu5iNkDIwLI@*~jDuOVV|dQ%QiEx>
zmlKPGK(hY;cva<ysKXPFYM}PgTDJQp%6EwI`5x6~()u~Z8!IC9Q^6F0!>T62gV3K^
za6J5}Pi5{6Hw<%=gH&b%clSX2X>xn86v8q0+wr8rFJ5U3oG{NV^`VkC=uYoij1U0Y
znaw>*WDvNZ2CKAZ50a<7N;b$cq-6E=qb0a(R8JEjEgAd;AQ9sre8h^3gj|A26+CjQ
z0vuqET5(Ohpay^{f(P9~MLr_tMZg1*N<*CE0-B0TuK6*~ZYhEAX~sb#@Tn1o;&F@v
zQHJ*7kn_){eAE;@qye}+eMKR2f<0<1kVZ2|Bp4VO27n}BLBYoq(0S+SN!pyprUwRq
z4*e)SN3{c<oKlg4&OZtOJ<T|`IQORGGyrqQN&s*hv*<dSb9|$z#R?CuDGyROJkSDX
zH7sa)=7?h5mLvrS9MtmS1qXt9;(#NTLmX!WXTQ>`Tf+BuAr#<eoC=LWo=^Y<nBa4a
zSEcv|!lG@G%aEg%ILGTzDOp@;8$JZ^vc{=#Dh;Ec^)>8T9+{FI(~c^JgQqLHfIdJt
z71~1z!x%-t70lh;%~BkysG(GJ6rhh<PER27ns8H}dSEK>I?>K(`LRLw6ac?~{HX81
zq!|>v_2e1=I`*Xl9<*eE-juh!02%Zqko|u;Oq^1Kj<}!$ucads&q@vsF-f0V06z*(
zUesqj=`-6j0ECWdNgXLNd-F{sW2Q|2D=_uqqH;ZH%-nP|#@j#*C;hC`PB4G1Nq|q%
zkcIXADS*##a%l+1H0`6dDWqnA8fgtUu6xoDdz^{@XJeB_)%<DrY<8muxIcveFeg0Y
z-iATx`BS<dr6*qW0D*YNG~K7%{c1zV#(AaMPhRu^7*YpOnx(B@{{Uy%lAtut@}lRd
zHKcx2EOCL&c|VUlK<?yQHtA+27y#_Q#Qy+~O4^M+cdp3g#a8xEw0C6*h0luh!J^nm
ze1O~UE(d>F_1!MQ-$~QpvayUL5P$&n_dfNH;13TkhqNR|U-a3=`Iz<gT>Do^k8Dv|
zr#rIPSXv&+H+!*%7(Hol1u6Y$Kpkrntl~Z`&LZ%o&>dT1{%k+Op!huqk3zVUA9;ZM
zg-7w6pZG^Mj`JY?b*1pBK=8J4)=%gwU-@=&t!sRavjaKZP5^PuE&%K)(Z}XVv=3^@
zE1fqHM+1>hBZG>P;u!5fEEu0^bP)++ETM-T>iHP1d9ROV+c<%w$!N|7c|Yfx;PiRy
z?R7am*DE1&wQ#$zJ#kvzJ2EH4bhl&sp>4bj_dBbIx`pQP6lohAo^U(YRX=qYN;f?+
zOCvn{BaRE(a63p*v+G`e;%zmw?L&W*(W4xNZr|fxyB~!lTWI7F?8Ittu6p9RuNP=D
zHjgFCso4_*<mVYU&*zHU+VeA(t{uia#Vr+u?wt`vkIq%yC(Z`YKEBlr!f!&#2+8a^
z);EMUzOcG|+GaVAm7T<GJ&u00=u-GD_7$7TxRnfxw1soPtsK?09T>`L=<;oTC3J6*
zWCY-qCnC73owhMc&mf!=*1g>PJ&>6<pl--Zwnx2kTK@pT>!h4ck+hK^$w-esTzAD{
z=X0e~X!4yt2a<IxnUYh}&{uP*+(%<!6fQnh86bBxt99WUEiT#(NL)0I4h(F0Qace=
zw4aB!el4+WLP;7Zi{UVFkUI9NO-464szKDMq1fSWCywb<L>W<rN_D~YrH)Kt7mx?%
zUZD@d28lMAoS$9C{3>{U6M1d9q+^bmWBwJ-Hsp3flSc`p=`-q%7AVf&Tyb8Fq<DJQ
zL(}ECm?>pKcM;H6O{92f^w^aniY`92%KT#0q|!V-V8W}+HVwb6bILMo+Q}o3_;075
z7JO6}QYmX&Bj-OHWON^$dgsK8cGp@xKXxrt?~s3c9R+245ztSEJQUi6(uKRf{prt8
zy@fNx{v{fAnSFN1o3KK*c^p@UzuPg+OW}r}GkC5_di6ed@r-as;*CLVLWtH(VMiIQ
zZ-tr__OarKB(#iqHs^ejH%0n-n&j?fY37nslJYSl)Ys6T2jpE3!>hX9EXa3mJQMY=
zp?6Wx<4WxIBw^(sCkGVK8g|M2E1Yi=6Uc@<k9s5VG>3r<eEXWik(!+c+0cRr>+My|
zp<Yn*tn~2=tUg#1^EEtr)T{^Y6ZNB!fcazUBn18y=D!sD4F<EO$#rWP7x5`%Vf<MB
z5-ZW<)ZNE6(VTy^RcD@Akf+(x2mP*;D9JmZwe&tSP-B?J!vt_arbtHYWLK~1{s*$V
z@jcDtt`gnbCMeDnw{xDPX0;PY@WqJo-a8oBe|#o?TIor%7oouTb5pssf;Y7!YyjjD
zkzHh7In-`f$yK<Rfs(2>9xI_5UX3IGt(*@N4jE$@KZxR^)AS8K((~;W5<CtLen;Fs
zm^8T=H?uiyM*jd=)IgBwcX9x7tRQcf^sP-sDKGRz7cew)q7CUF!vXl$q}l5}L|##j
zFkkrcM>U17Eb~8~EIHUP<aY+S>OsfeTcg;^u|D^*pThJ!3s<sxIYf$h2N~`?E2*>b
z&ZQlMQ5mHw7j6q23|6kQ;b+yarH0*=WMnLWo*KBV4kd$GTOC3n^ErXl_zL;ObkVEK
zuJt&vbUl?<8(8`u_HWgt)l<Y0Oi9}Cfs@mQ{{ZV(vXhfuOZz`)=S7EIw{^j3V{H3v
zBl=gY<BqkRTXSe)m9#!@{jH!2;%x$OKh{|?6ZCWbHM`)a7ykeOETYC)A(#)UO2mIE
zrTbmQ&xPhA=G!uV=q9ZE5<h78T?{YxMAOIlxBmcMvy!|GDNB}VlKdgO^1N1vPs?*`
z>5p-S{)WAj51oa4{ou)tpW^K-zXm&z5znJ#PxG&!n};Bbn!=XWJuK0F@k_caC)@;8
zto-7s#@LK@shRRet}8@&Z26bRo*x&!KGq%gGPLYS9CtMBGr@KPYfEkz_4$c4*?75H
z-^EwVVh$O}$m>&Cy_Ljcbd3}A&MQYwO<fS0>PMmYZ%nr<w$=r2XvS(SR@yyU_*hx5
z?jkvn`V5Yw`wDicEVlB;Wo0;$S-*{Q@(R0gvqrL8HH^tKb8<s<J$C2yHO}JiV`zjb
zo?KB|uG?61<qz)@)z7)@?OA>=nd8!yShoWcWL1aO0`c~2W3FDRU+QsP*-Haj=WyVc
z=zl71n`+G$7iOC)XnrI*j*dm*<}eDE^vA7u-^7dYcc}SjK}7jM2E8-G_lu(6$P9b!
zrRs;ZaDN!S#V)p!S;mor8vLo#n!^i)jVi69TvS?(`W!WsUSwA%KXNdCQD0Ad8PkMb
z0kwpKnc;HWe|t6aHkz*R-7I{TR9~)IzOV3H^I2(D@O_MhjTHyZ4*+7j>fNmlI4hVQ
z1eC$5Mx6cUjE}%K^sh^4Njzto^35(|ZLi!m&SSd&09WpJFZHhP`&qyT?2X9&_^GKD
z>^gl>svifw2en9&s64hS6zgSv^_vg)7&Qy{jR5(rSPuUHFs!**b~kTew$v>owz>->
zPB1|g<yz*L{vErT*6Jp@(PudM*LKi*S84wM2}C0w=*|BCeF}$G)@?OSE_+wDaL$A&
z+&Dd|TpK#D*ojeoN6x-C@N4Mr{iCH8pG%PB739V2eXD1|P-!~Vtaf^d+c{vHx)#p>
zgIDyw5-q*-`gH5^@){=`5kb&wBEC&SOO!*k)%=or5Oc+C3ZG_XweV_d+fduEn#Pf>
z{5sWA;wO1*O9LG0IQloedY6JcTW8`UnOrU500k$42c=xO*R*|4MUvL>eAwmrSy^+(
zt$5b8pq&?2H$EM^f3lOg7EFd;U`JX_scv$r6&{v8j%cyPLPyu|?_3vzJaXS>7W&$j
zbpsM11fS2XbqnH+CR_m|fS*+#<5`2l)L&%MEC+AWl_doC=Cl6*we;CO?Z@UZQ^N7h
z%pPQ;{+Y72KU$=_5b4csi>S&;1F7ShuVKt7*SMwg3`*ICaez-MDk~|%MwyOcG0qn>
z`B@D!Kmo;2)*tsNZlvy*<LEoo-)vSpe5vw(*s7DG$$vDv8I~L%1E?mNgA*>=F5aG)
z6+1I8(yB!|g$iSsH&gP{%*uHSH~sTRD;<jgjZ)T$HcEK~WmEdpsOo!6IqtOGYTW+-
zW$*I|`PAba^{2|j(Ie`SY4#IcT>P=dGJVgbcs19HZR|WrE~9R#BSywS8EkGD!5R7*
z^`9JVJ`cagni)#B+&;DPcBJk#8BR$dyVkVTuX7r(=CSqPf_!6d;$1V(NW7Ov*vY><
z<2kOSW*O(}UM2806q`=Jl1YLExE+7p73`^I$}=3H{Y7Nr@1d&OQu4BrI6T*ed|-~|
z&hAiU%CX!4Cpb0jaLPCwf-92o_k>r(g=LO&6Ybl|<Y(5WXQ^<PE719?GP(w3#BGoc
zdK&j1gSs<m`d6JG%(nzN`gR|!dFHR-tBp3+=H6^Efwyi09Y6Zj>K_O1#m0jiE^zk5
z#!sl~KSTOba=Fu5lZsOAdO;v42kT62q@06KWF2$*)J!?-IiTbicAj!gCP%)0l%-C3
zfO;A>bCJj6NCe8~ttS}mNwc0P+s~~400GeRPRAruc4T^Dmtn^=0R5T&0PE8Ecs{>c
zVuO>OwI&a0U^vD-J?TP$)2%cH^)xnk!88D-Gm(y-rjesOe=$f41Ju*9NF)=Sde8$(
zbvZm!3K9WPij(H#6G^$j9sMW)yAC)x=8y)!$FHS3bAoBX$?5Ar2m|mzr~KWv;*dE#
zslnSh08#-#Aa=;~r)1*<3U2e)Xy%>f4sa>l0F&q`hamJB6(&LL&(@R>dgg#5&t8-R
z?fUhnki7NHAS=^3#UL8YM@7K;)KkM8@tw<)R=CeN#Wm4LJ4gnQ&LdvXK`ikhuRPW?
zi6Ocd7RBxE<K-PX=g|6!_jipSA&(fW4QEA);YmdqJxJ?FtDH}SJXU9KvT8~pyiOa@
z{l#^2!XzeGnNNIr*9+ng4jsb-V~&nGgIQW{h_zo1N#))vU0C$vmqG38TSBKsM4^3A
z>h?b@V|QOl(uu(Y0a#i-t!t{<rNyMnBu~g?KcV#cR*-LAwYBbKYDFm+<BGim`Stv3
z5;i1fJqLQV8}J9UH712?nokBvme7Qd@=*QO{{RY_((pSN=1r30m2SWNaa5t39V*kT
zS11-y^A1A;%AZhcc+EW|X5!Yx-<zs06<X%eE^z+<a#7LL@;$x&l>*H*k;TSd9@38A
z?+)Kuy&Fd$%CX7)Xp}mRH40H)O=iL?&^DeHQTI>R(AJQ2kwH_CM{0?Y3KVn%5y(7)
zS?1nrHZ5nmNWbTiJdgKD{#6?qX(D-bD@Z00OiD301%?6qYT`&4a~M`0wV&nLYSChN
zk=SvDUPrZDg3w!_Sepns4@!3>s}m0}o)`?!0q*2}l+vK`%yadlF@gtDe;Nck<>*N!
zoUWsy=9nKJ!}!yIanVL80OyQIKJPt^Mjl9bah0hTb~s^*UKvPc6aZl*UzGkvqw>`q
zatY*pX|ER3x+c%HNo_E9P{0G4V?G2dang|F^G<9KMn4*9IO|X`F_YGSIrXOlk&Fs>
z1084qpb&A#<4TK`12m@upHoiY9(!<2060blNXJ}LWK40KQWrQToDNP;N&s%dp2O0d
zy}74Gq@H>96p~?bxarr50An#dsp^^OO^sSdz*2sdG=QRKaqH0f&;qQ2E=UB9nHe9A
zQ<#|?<nAQmo=!nMO>KB%Mw3vyK*^9>fr?Gob~Jny;n^>4QObQu906YKplO0Q<ANym
z#yjJ$y=VAmMoTyn2&4JP%Mt62pGx#?CdqB01%cdsd9GPYnVKbH#-DDsuz**ZwYVB-
zWv2m?+L9Qf@gG`vBeDGH0HYZ+z+4V7)`B?eMmeC28US8;)3e1#k5kPrKD<x^j(w;+
z_7s^uv~D=)C;>Wu4FryGF-A|N9R_hg3CF!O;2&ynZhBK0hdrnO>z+sFO*!Kn=9ef<
zA=}xg0f&N3H+MO~2favn=*KkDPI(y=0L=T+5_3)`1mt(7<$W<g37Rw8ihc*JG_Op9
zOa!K$oKv=Q&NE0?jM5OCW06UL-_n$!?T>12&G^tU!ydn_9OJDtkUFpBNx4Dp1pqrF
z`cjPa;+i&|^x!z)ieMjr%^)Kf$K^|d$24-eB=n>s55>2?XVc6m+a#Cd1RjI<kL6x_
z@cO`bi^X$lb161fnDT)faB!paC-ABMCTgtmTtypv#EVq=o?QM|725a*Oid%g_NZ49
z+z&bb01?3a1}m~(yQG&^dC~p;A<68Hh_@t@nrS&4Hx#@YY0qFWT!*AQ9PnvIbJSA+
z;2vpI9GrIiXaj=y%!K%9+~Wx{H}tFD3M38TrcdrlN9YYt@iN%mcvks9$r1U3{sKX)
zFM~H*?C!1D<lsLam2Lk3F3w%6dY+DdGg_Kd9PT5fW+Ik#Qfs5PUoO#cjFFltE4!OX
zkz88|Pb6Zq^$kJ`2+U{{zA!UZFC;d}EY9C3T-O1o!#9XES!9*Jbbzo2?$WPPQEC+T
zX4raaQFE!XF#JK`<kq}F{jgp{oJHlRQZbHuel^7p4&K;!ni=IrmfQ>%L5-(9#clYr
z#Fv^Ejnhwnuasa8S05=kZr_D<ejM=yo~{8HOMtm({{X_dJ+*og{pP6a_B1QU_j)tG
zm=&^(ff(2hKMKI{J&&K@jX^*gj1ML~$0PYvlU~g!SW{>i025X<Wu8qYXh}>MnNA0&
z#d?&QsJWtfIEc!f;UniKlgggn^#>|KNsrLi(LNc~7g^A4u7M3MHc8J$ALG`(bkeQm
zzMgwj1d|&QJ=7D&zXrRngqri)UA~zs1rq$DclU=+&!uh4eGfkmQNh{ldjxQ1LUX&m
z1xYQuasn}fRG@o^q}&Pv>M8g7jL_Q8G{!QhrLqS+3SP|Zbx#-go>uF{v1yh{H$KI1
zzr^4Es`h;v!F0VI(#kNS%8W16<Db^NPr)lDz3~!T=OBpLr8|Z|^dHK-spXzVIB1XI
zRO5AH3NqEr^)9k;jxuU6m<J>`9+h3q$xH^1^8Wzq(@)xhkPLs7PqR1nguldo=^oYN
z{yp&R*NS|7qgpbPrlB%ULHoEl!TO5zJY6p#qZ#KLO;<=($tJpxA-I=}f%#XRnbrEe
z2G;LHZ$tNzv5Vu4QEYVNv$X+E0suP-@jr<dQ~v;Ch1%Om0gZbt_LFsaF`2|oo<Lwp
z0<raP2}yquj#YrKp+ky{voCmhD*L@y>tYn8WwG;Kkpa8Zp^7oPoZwfx=?Lj*6iB~x
zV*{m2ru;aL$;(9rsL9E~AMvi9!$7&V7)6MF1lObNS&y|vD_c1vBc460LM=Uuj1hur
z<+h!58<GS-f4lzx*Q+UQcCzjwAIQ}zBKD&r)7W4P1KzcvvsFMDS3l0G?Y%Ak04$IE
z1pfeyToPS{QHY5i#-FkmwF7LR@U_qQ!&6-&PGri7B?M%30=fo!vOerzt$7cNZfDoL
zQ*Wn6K@BFuj+h-yOrc_<JC?M43g=w0mhNYg6p#@ZQ-TNgzdG@s7iij!k*)obd5a{6
z<d={L&wqOQemJfyERr$gq;a4f2*xXk@qUXZh?D1qL`Zimi^Bu$N>tic5~!Jb!J2bf
z=r+(ZiAYiN_B>YeXs}$N^AQ980C`3Yah?yKQ3}=u-bhm1?M8A=;q|WC*)<g$vJg8Q
z(ok$}Xv)9Qt}J3{ANTg)e8dh^dgHxZ(j|$b7Pmw-yrU7wduOrst+>tWa8@!g#szZs
zixsw@_R7c>Ou8UE4_psS({R&JjY~VD15>trA6EGrEd%d~y6#U;!o1JoItK9>)U9B6
z66fb0hDFA4^%d#*(p*hCl-}$CAQ8YHUwYzvV+o%?ZzeL&6NvyFMmnG74RJ^JQ{{Ue
z<!|=PI;y@X?t7QO{X#uo!$$cr=04Pr_uL2h{Oizx`NmJuyeIZiymr$3L2Ou<<DNG`
z>A6q%SGhZ7hAOH%v&xFl@gLgg2GTq<!?e<m{B>)G_<5?`Sa=M1Blk;m<dAtCJ6CD@
zSx6g5@bdTbWIv#;U*OW{_Z}U4eQHan5K8VRj0RDj#1YR*Ut~I(`i-ov_Iiz~l3h~Z
z<JTac=U)1!%tUqQ!#{;^dR4}jG~=hv46w@-iEnj<Rdosh7~q4SO6#;)Go)F3#E&Hg
zdgtX8mnu%^^f473N^rkJO?g3zorfUjwL=;G-bN}`JAzY36F3hO+Q$0b!+<xE4RLoj
zZEt%l7q*P4g3-(TC)+-?-1wFD>yi=B;Qcri$lT*z*5b875(reYzd))wlU*~CgcDns
zML9~vpAFkd3?JGKGj%3KxIMA_N7#QeRc>dzh1qW5B{Rb>&7V?g9cNy=k5k2^l=0fc
zp+cf?6mU4t<BB2IKeVC-IMBA-{o+4LRB1b1?mCq^B1>3oFUdxBiT?n+5BSnucxvqn
zHKQfeev89?RY}r!Vpa&j{{Vmg0IgQ+HC;<jly3^rdJ~`iy=>_cs<Q_E(bhs83{tO9
z>x$;J%__%M1{;mB+^=wYSF$d>V|@z8eQJbv+&7Q@wR3(W_-mthf={+++JyEOZQeHC
zpNgJ;BUnn0RCZFu@~&AcqsVlx3`?eJQM0$3Y-Wv_fXM+)dv&j(v~62VmeC5_qLchC
z3S;xHGPdvsifm<cxwyBygZL$ZiZ|k<e~oED;r{>-LO@y9*<C>+^r1$5buFwsz87NU
z>4`i|eIzm?L}pnxD`X#-5`S9lO~#$&scWb|2hDk}lXY#W-$SSv%)&59PKSY7ZK8OL
zkCIDeUf525m0Q0=V+cXXsY=IDd8p~?Fq3Zo0Cfq?bN9E=K75EJZ+0O?Q*RA;f=*<+
zIP^dV^r3tsbV2({O*#JnZgY>&RJwH^LuByr-d8AH-tErzf<O10HA%0L`4=-W&q$Du
z*0<yE-;@Xz5a-u+f1O5jiIXGjr{53!seN8=a=y7j9}G@P`dv2P6J4XmSny>%PvKPI
z*YwwwVznyH<SLD)uhiE|sCaAb(3oel+_~VHPxw|09tnd^)@)W-8YuE#{boTR<a0_`
zTPv}w)$J5$!E}7l9L{0&0V}Z5ye)01La!d9D-t?wP%6#7hX$o$BA(ZN5CvfTk9^id
znijvHNYmJ?lfXZOHd`M4wTq)DYipyno;IE#a;b95@HF*L0NulAWz!^Ei-Z~SrT_-|
zFzH@rHnx_Ui`i=Wd)eHf!z*Vi{{YtauT;=He5Jgr)!NE%LC!(%$5B?iO{8ePH?!G2
zx*LE$bvn2Xr`Y54HKZxRr^C6=R<0`!{ry*SlF_sYHJAk2HT+NV=gVd)--l3X^LTf}
zHbl6BN5?}M41e+7e@f&pv~LuAJG>VmWP1>Jo<3B6zB_$u(flXzKG#x(Ak-8r;9xK~
z&-l^o73}mSW>r?UO&M0cE7o-2Vz_DcV5=+q`1~7@T@H=on@Lqt_C2HwZbOgI{{W3_
zUtL)0P=z+lI^=SMH|yHD{ZqoWw@T7lS<4iJWPbCSr$($k7jRh2Eo~}B&&cg8uQdDY
z{gUZRpWtJL{EaPzoYwCq^;Yv7vmDoyOX2-%O$JM4m7`ut=OleGSM+}!-`F^ZP)3m#
zg0I)}>r?HyU8bx#U=>x(hnF{z>kS!V7%0X+8c#2b4AvHt;)@MPFOux7{lY-SUzYLI
zk@k6r&$sy3Oe4;(6U?d4N%GBD)QK=L-`=9tqIT160Kjm&hCR8eFzQ5bZKodiALCY|
zz77hQE(kmvfz$J<_Ds*)CS~}U4cCJ;1Jf{u82XC%<HQIf)vgq0uX_6SdG=^pot&`D
ze57^3$0Mruuadl8p>?^+i~>#p`qa4D6sOG3a{ZodW4+V$Xr%#%nw@*)Pxx25+gSab
zR44#ro@>H?W@+-ey780bwlnP2?}lks>tilrE09NH=}`#Wr#6+0o9KSebU@))ZWO4%
zpybv4UNI%0m2s5k@T|xVRPqm{bJmTSaCb)!<I6;A$ufYf(R0VOalZ*}jkdFQYEBi`
zb`PqYe<NOr<HQ)ZbLd5RH-scG_~8@`29`wp!8MBAo}>4$%IDBuc@*)|qd7cn&uV46
z?tw|pev~mF_x}JIXPsfpx#PVdUOIlX-N&AIrQF2z6kJvij(gFbG0g>uIqyIx9jOcf
z`qQ(Xhnhf09D!191NeC9#W4t^=aWv}M}8?2r`<o50|Sku`_Kb{JoF}%vu)}#=|~6!
z4X4;*loiH#pazF*_N5F#0D;9HA@n}gB8BdMDga?5V<2%rBxGY0;-j%2jS2uAL7)iN
zlaJDrw_XV~ARgT)*h%D20~PvkX+a*D6z#qF#W(|xLG3^cRvr3OnFp^2=}17MZzqZZ
z<ADPm1sooDr30=({OHI77^VTR5%ufMG{?sTdsB}G?vqGZW9~7e0%HRPo)iw19_1vB
zjz0<%@^O$T86(7`U=Dj!Z5}cR<Bqi;T%P$I{V9CB_0Q+tm4M0AG{~+{<O7=Fb>9zc
z-?cI^UYOCa$p))j+N{Vy!KBdBJP=!7=r^r*qq$uF0Iat>q=V_$``3TrUlm&GQ0(Rl
zr2ha}1O4Sb-lN{GYrY*W3nt@Uf30XvldSMGkln;dNmGI`R~gt&Do3rxaCde06=pZc
z>&<z$h5Tg6I%(b@0t=(^$2Kt>zu;@oBV~2mr;6xOOv$Sn2<ILD02;F#xB%pX=~>A9
zVCO#dVmIWR^Grs>GXudn9r7ukXJ`p~Je53{N#p(l>GbJTVtg>k&MM?H^dFUL3A99@
znQqqRD~zc5WFL80V6W6wqY)hEk7}VTF<jw^DJc80F9-hsu05%--b-x4JJ0|;EQ|MB
z{0(bmEn;VP9m%fr^puHXlgpfRb?@v)dWI|Kw{?R3Hj;3zKI?uxzLk7zb;{(_a;$R3
zW0Ek+-9Z(bTARjct1^5mjmu4JgTmHdlXIt%*4yQ`?-@B|`g+y-OUQ2HEgKB<KA_UL
zIQ2u%m`72HK&{>X00B!gEMT;b6-RP$QAH)Z${HzE{nX}yNii5dd!Iu}83*u^X}gqh
zu;<pDxwruaDTsPVK>L{#?<h*+BL^dzj0p(m0C%Uv5153$06i!J;4n|GG?>W9p_e}}
zIT`e%-QJ*~z;Q|sJm#7kJwF<DJ;yWv0yB(LfCTzeI=3RE0|(a>06Kx3@<kv%hwz|v
z#y>h<gS7xkA8M5yKczF4#yR$;V}fzTJQ9OA=c%9za67=gNFC~x%;rZf*vF@(I%|T%
z0DPm4d(zlhO?xV;Au3J}6q^Fxho`=wa;g-S&j5Ed?tT&Q;_24${D92B0zEjauL5{s
zY@&{PgdS(`E--$$uUXJEzLLr~>ItrC&znSOm5VwSn2^RDmmG{%(O+(zDZ>B&J5l&l
z*rGC-^rZ`ryTSLVF`l`kG{!VB&m$tFRt@b@;+js@>p+RdGtD23HF{*zh7L!q044z7
z{uHEfk4iqY4xN8mU;qQ!gV&DKyM}sGNd*4@g&-HFPHCj)w=|`xh4Y>$0B$LyeKAf1
zo`B+l4}1glpa_V_^r4p?)ba=&sijHJY6L`h=z03mZ#<8D)TSZn#U{Wyev}MAcXBDE
zbH)Lw0^_9z=xK<BmmR+<6^QTo)7zhXds9dtPy@Wd(TCzG+!54Ob{YQw>r>-=b<HFe
zB-@_Ckf;EYnv*I{awx#{rUWH@=@~{k)cE`bHJ8?axenfc8ev=ydayv})Y5I>@jwuQ
z!Euf%EkfljY^I)07Bnt>Fa~PTUfJfkzaLyIIzWJ&3x`<G`@ea=ML(TYIP*y(I<w@1
zk>$ePO>4$h7A#4@4KMrdcQO10dy^`T5CEz$0RC0wUk9z5QrC4IW>o9B*FB380Q`Zk
zSt*=)*0_mYRypuc<)?n-a-?)T{b|6k9P>^q)Z-MG!0*zz&d|xu2<C+&@uuxQriJ5x
zdGAa`eO?8+u#zVkS5k*QgjbP#IJ#{g#V=(!+qK#j`e%>nUe3eJR$kcRylcl6Po;Re
zE4cnuxxvq)j=!cWYFgeWHFe6=*F)Uwqs*m<$of_Fx^3*O9@SC7tc@D+ZnQWqJkW*E
z0!OcUl|w~iBX4IUXDwR7JgBzsspUR8_==Et%HvEkI$FU7B^ltk=cm&ZFT#%({{U=j
zHx{<6KFhR>ZS)?s^Y4$ZUhl@b-Nx=(<=2mHKc#x_?9FNi+GhYC-LcQ(Q5s*ob2XJ`
z?A0<qiAt~WN-jU;*bn^<x$h5LNe_sA`v}m3!8sh({{X~3ek#BRco2SNtDUfqZ;3*j
z62yHv){=srjLtJ~)gJI249&27gB<#1wjsFltzJ2B91LgHk)ThqtCRzJjlg{?GV9D1
zvMgs3pvXR=y!Fk4pZ8hlHnEiT_>tt_4Uq?r3{TNyaf9?>RlHGR{u%LmJRz16;p1W1
zPb2c__)_>LQoj*aOk;e+oO_d9uf(k_bsasXRVGNe>HIza04}xb^K8$Z_I~4iQPo*r
zuC=6F+@lrVxL`Xl>skIkyZ+Abb-*w4x`@H`-TwgA&2gU!^`jljX?H~Jkl}rtbo}~$
zRiW{c<gT4*YNU<jn2(?Uex{#OM>Of&vG7Yx5$RXjgZ=5G+CH6ssINq5MslZXdsjK|
z`rKIfKE(zBbuu13Pxw~+Oc;_gpL$K|Yfd(b9+NVEtN^d5>r$+VB7++%4w<Y!6KdA_
zMT6W*>Z}LLxZn!qJR{>D?LAk>GAyykNDQC?2=xMuZF00bi>Tg9l>Orb8QcePRmnHk
z$NqUo!1t(iJMSqrDf!!_S<_+>S%xR(Zcb~$v&LgJ_+j~-pTec)%Z(5tfDhK8Fr4IK
zoe>#3N&IPeErP@!O7_k{o>wFe52YbO0N_z8eEhLfNg>(;XP;Uw!o@v7ZWVJ2Y$F_F
zgG;B2k0|-<9Q6kkXl0Wnvx;nAbnQ9siY~`uMOMJT<LgQZ2LKGzN`7t}k7|wFh8b<N
zU4@6;%jH^3{nZKQ>0UkX_<g&_cN4$-vyGU3JbzmB?+{GU=@(7A_z2B;&%)TY>zbUP
z=MjOQ%B8(WW3=&A<nhNGR_nRtI0G5|JJp{KXqvq67S!4(gLDOQ!|)sm+p~r%bQgD9
zOqj?mkCaw+yRTotY36Cr2?jC>jof>B*O6Z^tzK@15nZj>ylBD^=cvtFZwo;i@B2iX
zy@HCj{fD>iT{q&O*CD5PgHpMS8AOr3a8;u#{VLVYwWugxCRYbMoN@Y!!`Wtw?V|ap
zK8Hx!MZt}fT%pLuOn?1)<=^4$%(wDgo9N_~`ZLBsQP>Q00)ygxMJ3tt79)&-{OZ=5
z;``>7Wx2Lh0F8uq9XaRgNxarOS%>>OIcumTu+$zqnEwEI3lxz@L+(9@=Ck#m25QfC
z@@e*hXk{C)k}rPzp5nSs5Z;YTQjTL7Mv($GJCV|^=)NdRD|q0!MrViR3<%_Q>-kqs
zHdvoy8A3OgRBMC8Diduz3=e_68Pt3+s`!O(Y-hEC=*IDHUNXC~0T~~~UbBtO^43+S
zjWn5ER#!1G83og?<(k%mRnu;mEOWrjc?uY0{vB(}S;Xo4wW+ktr-$bE<Fh;q_N|x}
z(4g)Woc<(_>0CF2k(a^Cw*w`c`Pb6EIQV<v?;4n-)uEWr8tjf(retLq>^Wb|8s;D1
zy|uoX_Dv^NnPOGKt<-BL;8}M604m-&)*5S;_GU{DB<^{Yj;AC#C5$E6yt3qO<P4M3
zJ^AZi-QelWo)yy=oRe<9%DlT!_+#Q-F5M%J+6&ZN;M>dr_2~O+(|jRqJ+Fl{=x-sG
z-gx2)(a3}qK9$o;6AH5TWplR>m(}8y=SyPc(S=WOCfJu1M^A9Oww|>lg`B2%&2=Vu
zjNyJET#H#5%K-8x=s(UYCq%SsEhrfW`c2sq$)2jC?vLwC)}~Jo_`zb%Z6hSP?d7ld
zpXXfwQz_oc0Vg|q4?*~Jt!e)Hen`$w*~Rx|D3UPQc*akt>s8l8u!?DAf+UTlZSRf?
z9Cxi#7JGFatDU>kE)!E}(n!^O!yq_2j#nFNz36fm<hQqoGhtN}Wr;WdRTtE3e6Ukb
zn&E%F!h`*5K*9Eib~rd}6Q5B}TRp%BRVS|%FG8c{VjWLI^MrTSvsn}W04)LBqv}Wa
zRxga~_3sT^zPaK1^Lb!Dc_c&wwNLR5#8*$M_<Ua`&B0LmjDb#)YkO@4v`c9P!#sXT
zJw$8Vlk4s8Ql0lJV;kYe#4EoMMKZ|}E5btL6V83B&?D4im9cSdLGD(({{X?dRlb*V
zBubG(Ba+I>yL`{Dy>}3CFU-L9sZ3`b<2H-_5*xRG{H%&O{{VDXrCP%O0A^MJTwruO
z*O&OijehH#@S`LB(OvDVQo(G78QB*fbn+;;_cd7@475%8Rd+zc?u`9uv0h%r26jk0
z^Mg*8RLK4HyL9C3%{#GJr#-tI?LnMzT;%PkCCaIa6B%L;TI$8+q`ZPq`c-Kf27K?y
z_vVgf9HvsjKn!ER?_B4NUiM{<+RtL6r`{`^W2mmyc-B?IKHqFsE~}!=cCm$Hv^Ggr
z!N=oCwls(QJ2O6<ziCW5fVj_~#de_-3>61GL98DQ+P$ryS5mFdQCkZp8yoi;6VMtm
zb^ibfX}ZGimH?B1^2(np568dbTn?k*eQQIM$z<m41?hu_1KfA~E7hIGd3^gCj^hlu
zXTbEuWjaxoy-vy)>a=vd*JgRXm*Zln*1D`A*Y3K=zswrtyj$T-F6qvr;dwsCBYf`x
z<}!W1yI!fO=$dw_n7WBee+v<UK8LMxT8Dye?Mq3dUGG7k-OK*~#SiOQHBugDTAmia
z_g~<7&V%D!M?|~{a8BTMw>jO9(Ek8B_HPUL-$vGARh8BmxZHn-@$M_iyhWoku}xCW
zOL?=9_{b;fI5o%IX;=Dm-esGa5N8EW8ET<lp`C05t<4=*k@c^U8%7>2tb}D)9D`i9
ziM%%!r2D{)c;sx!&(^$a!v6pf^&KqvbI9zV^V2_yo)7b{R?z%?r|R)-o8@uT#oOGk
zQTo=-QJS+jqNhezi#dHu!WxB&`PMm^M^y(5Dt`}n#`8~cZ+@*bN^n)l45Gan+UDNs
zEZWSoCvvUG{5sYqxuDo;dEFUFhe-j!tQ{Fe^HXP~PcVgL?D0{$?r-S&j-RW*B(szg
zkC_R<TGR5Cc^}TaQtwUFyghU0MD7(&6DD!^itPL~<5axz?e#DcL-%C|0gt^@F)sYG
z(UFMC{oiYce9`<({dyn;%MJwAu7}uwaBJi*7e?)<7ZJYBM(h$g`q$Z4%LMvt?7%Qs
zn1T;al-JA>>z3MF*Lrp3zWAkgWnjY~9x=^s-O=TxW_AAnvqivL-A+7=v~Zuuy?rB*
z<*smR=1+kS96lhu@>K136qEk|0{;N(*S>0cxUsc`{?782V59@mr45@?%!6!9h1OiD
z$7;ZUh^}Ob$0*pXOKX+6izh4GXSHSOP|BAOTsd9O@=3IHVc+tosIH2RjK%TVV%i4n
zk}JqGRmYA72p{P={SA9JjF7&Q8*}otc*IhRPaUJT0LYJ@uLt>><LY|U^~1B@EYyeq
zE$LE74l}q^c1*u!`@nEH%}h#q&~P#}B#dNGz>c^-N*Jg)1at2|ln$qg1TQ11(gi)1
zo{oq3fX5wbLR9w#fFVv#AdyeV>Fd)KARSIY{Ada`oOJrr5W;vECXL;TaZV}+IHY9+
zWOtxre-Zi9j(YLdniOXob?rfn5tTgB0Z1d7XmiH~lp(>vBk`llZ|@w?GC+4PY5>PM
z0;AgFobyi%++{(aLZ~G57^iXvR-`OPB~MBVgOF6y0YPqY(wwaLIl;v@a{J@yPF75C
zMF1+f?gtd$=cWM^hmnv*DMmQXC=lTO!!+&V86umvJqHv4=qZJTE;#vrT2RZ#BNWmG
zI#37z^FR;E@-S&WQhFK&3E-Mgxm<HdVg?xlpQR~f&str)=REq-Z9L$EpIQJ=$&bBF
zWLCikr%!4^yz~^RgSI%KfgF(}ibDWJU~3v2bA};$*F@2ip1Cx_q#PdpwIfH5>)sqz
zMoFXH8T}1rX*%Yk;b&N{M3<UhXX_+G`ik}~OG}R7KItd?^{yLQ&}59CmncW2H7gCI
z_c|>rQ?%7BW4N@HC5ibAr?0WCC2U}H_ch}t(^1fG9`i(yrcPwGVU&~W=xe+1uZ!&U
z#V|-3-u5w>E#%>cx}M|Sw}jI(lq_~A{PpkYQ%5FogUwM!#?$;b?Nh|V10B6<Q!_>>
zNWslrSr$auAO%lQM_S2N8T6|W$Uzt)nw5mr%K{m!&g(*ChrDcgU-wUcrCYYTj_GoQ
z9B@ZM5A>)YpMWz<acZ--n-h6A1EY@r08!jl>S}wLa=7eUWpUKxdsQo|1(riB5*V&O
zzP<g3?@MoZW0XO9hB*&H56b@lL;X6{?U9~PfPD>2qS34;*vpRehWj?6fgQL6oU8pm
z!lH*jiVM?sXDrFP??=3pKZj#llSK^in5T>tKGmK+)uy)Sw_MtetB;+3#D29q7Sfi+
zncg@mKD1&^xxl2fx`y%~@VH^$ntQ|#B$0|{O;~2$=1L<mE1@SRG;D}^=iZeaM2Z3)
zv<&zF62~5tpd8~Tj@2S28w2S{vj>`iiIOl5GfvOVkII0&)4=b?<Jy1)ApZb5dV!KN
z#UjQVKR8pI3SGNN1keIF#xak22O|f8OSk60=~AK&0mT452v}h3-I426?j{AcuTJDt
z@<<dA4jhh1J*t5W@(9&SI~)v91FhkEnbtU$IXL#OWcYvKw6}q7t`{qhlo9uhV*EPr
zyGYAD!k;W1&5_sIy`x0aeAYx*_M-H_u6mQ`jUu|1^c_6R;mE-B&lT7pNYE;d)XQse
zZxBTWr6ZneG>RLzd((zbW5qd8p4BG8Gma^N2`AH<Pn*)FDt!l9O{b><fVmdZMmVJr
z=dW6oRkPcQTp9x8WqIq0Ra{f>Na;va=b9`aI6Vb4p7ia6j<k7W>qUT%JabGfj+H*a
z&PO7bU_Cm~V7U@0Wyz<i0DDvMfr>HKorQ8TxF`H5#yB-0;+dQRDS*;AqrE7mwE!b^
z%`h+LQeb!QOOMWgBE=zJQBz}{X|0@bKoM=mdQev*tx3t}6ohd|WK5ug#W!bapX<_)
z;1NZDfX9KFMg@8kQxY*qKs`=r0SS<=1Da7kW*GMr;+f7cX$oh9iU4qta&mF?rvjw)
z6&AssI{hgE^Y2B%#f`j<Ys&sHUwLY=A^DOPAOqe*w;z(VdVyk*vCnGokBE0?Q1KU+
zlEJ4Z1N*7+kIe2h(T7^!vB!;m;)?2eKf*f!XW>I3Tr|>k^$Ick^IelwEeh0FXtq{h
zVWNq5f4q4=sWo-KO3H5Sv!a}NVvxrA15E>t1xRt63PLmNDoYu+BA0JoDnO&BT2sIP
z;11a|0Mt>OoN-)##Jv#eIvlM6=6FAS9z91<U6<V))XN8-0pK1x)ziN<(KQm3T4$Sl
zD%S<fFQ?8otDVY8=-!p+dc%nH`3P;hRG-LKiRu=YJ`nMdd<24NOwf>iQ_mytuT$|R
zrxgAQy3`}UU$VS}=b;L7U9(+IN)r1obbMW^PHu1SE=lHDo=?q*ucZF~XFEd&ho_mi
z%wT?X^AO8z9oT_iUVI?7`zL~f5uY&h9>Ss>O{LKDe~1r{iuR`=hm{^P?#)?oua)Ac
z@&Ew-eAh|i-wNutel(9&wOGsv5(1@;au}cRtc!~_lf<dD0VTG8Pkhr_3!(0fc%s@K
zcrmZ?st<C%G4$kT(x}<1PN<U?Oeh>KM-_H!2uy5z+>kmIBl%QSrm9Dknp3LjJEO<E
zDUbM1(UgEb&`3XtuVxnJaLV{9axi;}@lOwoc<~T)^Voi^UhSo!n$$83uscY|$*bo|
zT!%d<H%-*&+2Q^s)8z2qiA1p$Seb(>1Dp);`5JeOb-(yXu5|eq@9hz|AKuR==y<PD
z@$ZD@)bxjOYap3Hc*z}oMt$qWd_4+}5!*+2+aN~;i5;`nwu?CD2MKcYXTMpgw$rU(
zQI9SqU&IPsQ&Jjcp7XfFWAdo3rj2C4CC)h6(Ec?`SF@8-v@qPamkVPmoRj#`8(&kh
zSGI?X_}5X@JV&iXXJIssWIJ1TOn-o``@nt@PYy%oGnp<N0?bDM`T<&6CxmS@dD`G^
zmP5&sLzDEaW^(yrcwTW)iKwF)IF5{4vSmaqd#!~7DyF*E2WZ+k^sZmRk@?rt%t_$a
zS0Ds|yA|f;aJ3$HyVU8#%JR2ih@{3zTu_6qQ;%Aiml5^+Y9OUl<+EOq&O+nn#>|Rr
zgVAygNPw3(Z_=7_&+@h?7>5By6Q4{|kw(&XZ8SO^qvz+=qye@8xMv+`0u)eK<~$!<
zRC1<e;WO`7BSzcvFh5F+D;6X$`cMWRix4h@c0k}EJa(=V;VOo|)p9ePxvxg?Bt~rx
z`9UA*oB4nBtImEAl66f=FhJa!hu}x})J<JzIGx@6=IZUO`k(}2uw&EitfoI<ns_27
zB|h?gMz7r$wbaWVxzAp;xRH60i8lhQGAql<Qc;wC(t4d3omzbkYFn*J9AK^w@fZRA
zRE=|~ftGmK9)HzV>qjEZkVR+e0#%!IP7~At$K_tOr!|ag#=D8(p5R1Rb}_dce~oHH
zgfo;GUKo3iQB<|IxP3SGg&9HYxH+mC7QQVd@~(#Hk55(g{3uSsXxP3)metrU*${40
zJ*%Jb1Pvp@Bp>qBWPNM7wM$)7A7f;Zn~VdB=Cw;_g3ef&e)`T+$G1^b!5(AcomS?^
z+uW!=WJIf}<8ZCd4(s;%#hh|OGYop1G9P-m@e4wZ>r6AmgXS6jqP$~9p5si_rFdAR
zL=Zvl4RPWy@te8n;IYn%<dVEjtvq$&D}NBYT4tqi1e5IwBp@7|WQ^mbdtmYYqo>8D
zEy-DAm;hlxp1uJl<>&CmE9Z|7Y?s6a?M4<dSY%`ZMmqj==o*CL{y0pE5u)W-KLhDr
zekTP&rjmj-!@^Y}=9%lW{7$p9zk6$#T!23MI6tATvrh31mH5T9u}X20io<gKMSR_5
zWj?v7l7WOsK4}R2g-({U>39BQ7f&Rel@#P3Y*(K0N^RZ^q1ULX*=~IwadBz1oCRa;
zis$@As|!6A=1{;nUoAaydY`~#*9W5bzr+!hOTfYrz*$jUzY~hF;#-+DTdQjoAS*B~
z0LC-PIR5~2R<Xe1u=@K;qnFykZr0S7!8&BKY4;b45qWMOkNW1g{%84DLR7{=%DY^4
zVT!Y$-a&0`6n1g$gdkNb-yi*QO>Rpn6<@W+5m<4*6}!jP!M}Q&aqfwo7}e1|QOz7G
z^T@7$Skz1*k`jUXD=^M|O?LOXL{~7evY15Yrha9wG4T$Ssp<2xUqV_Vz?nW|KjHY-
zqle8f_?7NUUdJr(^M>e~$h^4QC)=*n5u7B2K+Q`Yn<;K@Zwc$n&Hgp3XA7H1xm~+P
zKPqrZV~`dj71wsjGv7m33TJzXi09^VYU~<hF(QvF1q1Gi(~om1s&zf8K!mP%-Z(S?
zLF^*9h^bAWbnI%RGu+u+c~eHy#y^a3;CuSk<RP+2IX;4!B9kZ&w2aaN&h@F5?_QOV
z95lgj!w0AxE6|115!#6+kpd_ulZx}BwqFsh-{QC@@ZFm4TGl&@Q51@drE$p332Fu#
z`05xh<hPpD3`rN7F#OY-;s%=so4U}Ah^~Km)HmT=uA$%?x%H-)-m1d!d3Z%Tg-rhd
z43gkDd+U#yHBJERc&)8W&hxRqXXATItx=)-JV_1#C7Ub(<2mVFjCR)dkqK?0SrD9W
zU%C(0yt>cfytX>B+zZ|I`58t}n*-jxLe|_t0<3C^2Ot5ARLhpy6&EY&RJwvV1|joW
zPenNt=xy$vAXV_k_(-eqgCHOk7~-rzOl`>pjbvTS=$`T{A1s`D9<@5^B~SWHMNg?y
z{ObE;K3Rbtl&+hU5<nCI1b23`0ni?uYJV;#Tr7+K00I>Zx_mOH0Ri>JK)QAYW0jSM
zTpD03){|k11#$k#s_``Nwj_m+4&ifBc^4>ucRIE^5l&mXm@p+k!_``VA0pe_4U$5o
zTdqLo@T?7Mz<OQk7q^7LFZZE4e@>OqjYbv#O%@NS6=5$enMg+io;j&-jJGwXT6F#v
zc+S7@ruBh)Ibpas#@8Dg^W;|rsQ6c3(Iwv{jnqMT4xqA+_!8#6sfCr73gFPzz>-St
z2hyY2TVrR6a`@5m{*&VkLcxMu=3uAqF(JqN2y^+@b)|enj#!jQbm&+3ZWDO_0KS)>
z&b>2M@UD@m0&eYLa!2tX&*#>;_&yYPYD<|-&AjC#LL>6$F_nHWbI8Y0$nQm@h;pYQ
zlwK>dy+EvxzIY}nLuc?j)*h*+*vw4&Y=$`r$%)i~_;wWCYvBZz?i)+JxWVUSyGdWi
z0<a&!o+z^<Tg$&4i6i`KX9ZDONZ$>JmL6QtXIG(khUU#AvAbd;kqQqpqU3k>_pc7|
z?wfsWt;jBIWmA)eRV=JK5Jyp7jc;$_3wIG}+H})GP6V;xo<HhGwQCnR`xc_EP<_Va
zGJAvR?Of`l=;<v{>dOy9FkJNg*__|NQbxNfec27KA-L$`zJk=W)2L~!0DXmkJAgcT
zSA<^Q+~_xf&`srm@=TH(GM`^c(X;rYdkTdQF;V`~pXMv36%*9)t6`lva=p)I(=1vD
z3==n)8FsO#)opjnZlXn$_B{(I>OTtd_&zLLf-*8a(SM+=3vY^h-CAf9Jbw-<oRN<t
zj`LlE%+Tc>a5L7t7siThwR=l|a7y5udK&f%UmEFJrJS&Q(a6ikLMzR@b!GO80Wy5T
zDF-9a=D8%TBh$k_-AXL=j|*Ij?IPB3gXTsL<Boq?)(OZMt|#G5**+hR88S>vN8oUO
zt#?f5SP~EANaK5v?9Wx>rAAP9<maKQJCyT-#W!;G#y+%(B8@rWMNA{lTzzR3z#s!t
zt1sp4KoR+U!2AKG`DAcA)Zvu$0-d>WoPLzVS5-N{1P@wqM=E(g<5Oib!Q<YPl|2Zc
z3cFjJo}5&Ro-lo?Z<D4)A0|&D6afYt9!K=20(i(Ab5i`Hs|*SVUVwqk07gznD~f4h
z@6TQ;VwvwqSEwR^jaK*OhT40K{#77O_#FDu7)d$CaYzIJ9^=}Y6c+oVIj0Dfy(v7R
zF^;qVs(_9MT3;!9QYtVQ&NEB3^VA=$Fb$mYa4Fjxlau~5fUrD)Pu_U>M?UlbnQ{Fo
zSASYFk<gE&I5-2G;L`yzz~rdw=}s(9@PKpLmwKG?cpj9XsT>+WFtN@ykIt8NN6abt
z9C9hx1oau92#Hb;%6}?1uOF34qaKExv=R4c0wBPQ{{TvH3P&x9U5XD*Xxa(y>}UcK
z0-hKV?rOcwtaGWzU(T<XqsKpqrZun~59LXqxxwpt0mC#(r`EjtT+m)gR!GA^bsx-=
zM%ZOOxvzPW)nr^a2Q|-X{vM8S#S{WZQBspdT=TyR_}Y6}(@*g-EKYt@yXcSUyU_de
zuStQ`)I3BT!?#RVo@<^P4zC>1ZeM;yW9eF+so@C%IFkEFAM(ueBqRNwQSDnouSQI%
z-&A`fZ|Hfc(T^GF-mx@oV$WEzORFi?Slgioq3#ImYgrqp^{v*XCA4!^p^$^m2kTT3
zv)?r;x#Nt}ObtRJxs1g!2UAe~{>L0N_P(Q+Pp_z`;*-5wieu38TE?ZcW^#@7M9?x^
zMj97ZQ}0hPkZ{NHsxsOV=4&SrP2Er3f2jVoCAIi@3>N{Sm~}?(Jwfg&`BT*iO3uuR
z?@RsRp2@^l9Zo*$eMj}AwA7E9E$@@bpC9lR_Xe~XRD8(X`Wml17WZ)&ra<1A9Svt=
zbtLqWVU%?M5$i~$gorRY);{~aFP7hPXX}rhKg3nWkl$M7!r&x_?y%>Y6DCo%sQ61K
zk~;UO$RwTssYYC5t`C0n#s??9YD6ep=Ogo>h$Q13_#LUcxa9s6j!)t3Ko8tTaB=jd
zQc32c!R?-UQ_)G!91h}uEWsI&fTez{aZ%3g87hAG>?y)eEjJIn+atYGmB~|<$tRL%
z0j~LPm~-3KyMKq?8JAGHNhLxTJDB<k$MBYmHmi9aQy`uNd;b83G*z*;j@ke>kUYlE
zQ&`lUv_++I{)?t4SfICvtSQGG>%P<N7SaXz2JBUR9>HxP+`w+FBHo9J#TF@MJZ+^6
z-ju?9#Ym@)*`^_K-Em9vcU*onnLPBPJ-E$Kh289E2ix$Z1e3)Zh&Z4JXN+ylCUMx(
z7CzLx`VY>46dd+65ywtxGIRH6$<IST0~6^;%tvENNzX$@dFen6C#FFepfU6`r2A55
zJpmMe3y%G13yO9<ax+YPlhYIchCn;g76j&zhp0IEQu=X4#vx_LU(%Y>AnJMgQt*3X
zn~E+2Oz1K`WB5{e;~#O!sdkU@DW!S998d!c&Bh~RnmpIf`oGqs#}ppDC>bA`{p0;<
zce8&F=T5=&pptXN07Od;)O_czF;adMm~Pk~S_DSHxuhz@_5CVCyF6lyHaW*MfM8q$
zl751as3c^ZQ_l10N6p_90NsH1B9tJ{G-UCSKx}7>3IMID%(i-M#mO8+8%cxT0GjaM
z4q5*IYkWYpfZ>uSMQr*n%-`0%Z^zeSFAiL&Ip4K7_hFyV8uQPB(0!-GH&?O&@<#4G
ziyVI<Yo?#OO|y!(zgjUpm9e;yfN7<LEA`0fOvmF~=U@^KLyxGXQ_nwzG>*QWxu+`U
zKgxlQX4-|1YQc@=)b%D;{{T>jAY&CTiFG4s3~<AbI%e3U`qMP4Iqc$6(-vnu=iJpq
zt65yzUb_L#+;LlWDi#lzVCK0WvCkFpxU^>T2P~{f3@dX@)Y|YBD6z6|(UZunsjj9n
zeGY%(hlkf$(B$%0{Vw14urM6tcKmu*h-%(5lFz~Vu9D!CxU*=+Pb&DwPxI2gnz-8}
zL=%!L<}ZxC9u^wxvc|Z#x*lTj!k^+Fk6*^R6Vk^eMawlbc=nA0U21l)t_J4>lh_Vx
z?QaLc6_<r<A{$O)+;Pz6zBKUtvp0z?t%u#;$Uc?!o{a+AXjU;Ce2}Qe;Zq%ro4X6t
zfziHReQ{n@tJ;fS5Xm4PC~+eH06O)lc5~2I3*$RL(?=|0k_wajs+b*YGC=Vpk+uV<
zVS`INiR8D;3CA_gcw+QTqXlvdupOIw<G1<tuG37m(*={sb!_(zF`qU~srd|kq|$D}
zwa=e?IzssUazOt8NnzLBv0lBV-ivGRoDV8a4?R8W&wMR)YiaRb?rUKTYA(-^T>}MD
z{TGizfNQ_;C+}~jopH8S&jTF)0QLIU1~ZzKMOkciWv(@8IxOGRZz4+xiyxH%W0E+p
zo2Hc9O47ytzA|J7)DzOZhgrH`_(bo)z?wUE{IOm!q0j#S6KNpihZ{=zgI<j(DMy(e
zRx+HGPDjx7{{V+N<XWblwzIZpgnWlQvif~T@~+qSc*2kerFcc$H(nOk!!A*G1_X4+
zWArubz8=1}*0l7xgs6OCMD#!5R@YI{seg6ui_;`=!ty&Y3JJpXKEk;f{8^)4X|oF{
zicF)Flm*W{yH@`Iik&QcGpO9L+9QG6Amg#Gj2iysG6b#8d)F=|JoMZbQ?8zl=h)v5
zXR^4oo;dC!Hz1AC=aI+jU28&_>NxhVmj3`}v3IEWy(4)Ut>9hcXBZ=;eM0dZ=OmA<
zIuzA9YAc|o+@#p&iC7Gr)Mga}0DvhxracWa%3^=|^|1no6m(&lPqU$JtMwGq8w`BM
zpL%OXz;!<S(gH?+H&Q9$5Jn3RdatqZ)PeP&Z|+a$Ko%A(4k@A$yEz`cYQOI>w<ev3
zCnb#lH&C?`SX@R3JCK2orFk#HtS5@*iMl*&zvuF<o8otkkA$JNgedbaLH*+l<F^CW
zyt>Q9AK1E#8m+mB{Kh11I2`rJ9>$a0q<e>ntgwqR<K^Jgo*R{Cv@ti|kEVK&P<V4#
zxAAv}#qF}PqY{jy=Le35xaO!pWz%o)`5R6TxUVLw`lcyV`!dn`oiY98K3=Hkr?dr&
zahj(+n06V**EJoMv8U=%v^H1qOECWcmU+W|MywcE26t_$qa>ay*jk*XKZ&h^Xs$p6
zjC8LvoMub|jw^p(@iN})BE}a!P*&PKeg6Q$x!De7e*L+nC1O;Q*x&G(hD~P8Z<w29
zZNz68I5_7u)ZRyI+Wq~tvpZYK7+@WXVB?-oHNo4qzzUM2cddOE;K8ZGD;$D$pT?Dn
zxv=dG*N48%D`I$ul)#>N<3Gy0L&SP~klo2|Y6OIwkO=vHwd{J-ZEvehjBJ%epmsUy
zT-L3n3(aoEWQ~-vnAzi1z|T#?jwo*EYesQC5VdOn8fD!Zo^jM4di47(H%+;-%(2Jw
z0C2+wvSskbqir(?A&TlF$tl58^w09GSZ36$Ayj)kqtS~FKPr}!ElyF{mb7aPCenSu
zVb5YuAI`dzTM-fR5fq>K=7agy110U;lSabHLFt|6f%#SVF12T3qTV>i_laUZr6iIj
zQk1niOIsUfyYnV03Y>)<2f40#SwlXld=DgfQ0LXoKlBA}&Z5*#qYbHcxQR<(Y(&m;
z+pS5cptrEIw*xODH1G8Li=W7!#<0XonW!UL5w+ybi%QmPw5upl9J?w3@{WHx&A;(a
z+BGXlJg@Y0nI1%JHtZbp>OHHUka72p0LChl<B?q!O<9;X?_BS7-y5=O5zk~5<0=G!
zh65kyed}9E@l}SXf;oS6D-0Bq1RtUA_~N{us-8_)fMae64PI6&D4|{RMRLo!Iw|61
z9UiFlr_*i84QaIx_j`UGm0C*_W+j*A^d^$l3z(peNX~vxaDJ6#CKr+5os%yEvHBY4
zql&G8nxl%=FJ@~hajLng?pOOZ7&7A{r!>A%U~|{sy&goT_?xaNrU^j+xykjfbvx>g
zOAbgj9H|4>nu>Tf29t~^B;@;3%o6n_y7N^vh~D2vyqK~1Vn3+GJBahG5lp)DLm=ZU
ze=q*MdOAgv13Up-2ZAly^I5nnkRwbSd!PQbdJ(aF<9lb^(gD#$gN(1@YQ!+$_UGQK
zeU?N}OArTa)bYgYj!)-I3!Xq`1dvTBwpJXn;0#nL8}=mrH6o)I0I|<}Py~r;qqxOL
zumDFRtw3UaGTmxbg}@|}iU65m8-WC8+|<SuBbElLEH1+#x$VtJu`xe;r)mJSAzXC^
zg@Fe`KA5OHmKgb{@|i|UarK}Hjk*JnK>R8>EzpeRexy<ei*g%}b4@W89e*=G3-)-5
z{KR6Tmrk{Qp+WW-rwDLxPhWZrL<5!|od8ujYAMW9x_&tn0e1)8bdYug;MJiBJ@7s0
zJcVFI1GyA>m<_h!84szek-Rde$ap@rS)h%GRtjnfY-3EcY-2h86a6RyM8$;2P=1wC
zV;1~32R!6dQO|X10W2j?ZV%;GBDuA_8)Q%$->9S(DLfXgPE-@_D<@s>{f4P&<>W^)
z^Ba!GwR96{r3UDZ^!-Itc+q;EM{by<D5)zl>C~MmDMi_%%F%B$T}fb+e*QC*+&)Q1
zasL3;{6%^$jJh_pWV0=_JI4-=fR#RnkJg*7=@z=ZmdAfCVa##^f)8rpZ7wf#ZB4Q^
z-6!8(i!%EE0G@`pZ1D2_>pk}2nbW$`qWn(ZRq#)TwK#}tI3ky{kf28WI{r21ejxA-
z&YijKK)Q>u0}ek9_2|}moLAPXG%P^=AbP3p54|hSTm?Tc^gXMk#YtTrL}xlO<&r!`
zI}49IM;)`XjsQ?qt68AbEg@@L`+2;Xal@(VI&v$~?wjoQaT99tD-rW3&MTpYC}oHe
zFg*`y=agF9)>UHu6=Rq1PMr3ZWt}z$JA&h&#w)5IXPT4AR2fm6dQ@2(x^eZW+{)yb
z0CFj$4DdOpj(`*1lVLf>u5e8PBgY<<BxkO1`B12M$fNF@_xGR)yYfFuKr%V$PF!Gd
znovHpz>jG?#(MOn1JkGHQe!8I0Oz5k12*&1kEJK5sX~sXo3sJOC;@~6(~<O~E1sSG
zYCt%p#wY?18a(Z8y^TM6V<cxC@lWHWAp(F8FpTugDVedH0w@SEo|)@T*gzZ%eJOy^
zInO9P%^qWC(0wQg$@Hl)+Y|tSo4zT+M(Kg{6o3KHjP|7qlhd420XJhLuj@_?{pC0v
zfuzoQf%(ut#~-Z#I21f*8TF@OdBGJJPn*}!(wO=6KD4d_w&AmmDRz!{!TM81<m!0s
znsUgczF;#&z)-p4f@w@+umkbyQVbF4=qLjsn23yc>BR~dAH07$nByGK27NyoEEgD6
zi0jThDWtNJFbK^}wDFJB(&H<PQDC_VazBUlrCCOKQ&N=AC;3xMW2QLmNMd}A>J2f9
z^e3e|VD!QI)0!cS{{UJ{46Q>=j^#-h&N!|wSkYuc*i5Z@6Qdy=z^b<v%Q}*J_r*&o
z9wj!LeWPE#p`l12pZ;1x!}oIg5$o?=w}gCOYpxHoPOWLFAo=a2>-AIoLa%E2G@D65
z_;t;2TK0;!4jI*;xkI`+lZI35MN}#{gO4%miJXEt9@R3QdVaO#ULEnp)|E7NJ}Krr
z;yd*m5!-m}^{-8~o++YPAa!(Q45dy%_sw-iN?RDpEpA*!Bb<MQSdIIVGwW24{M`Ql
z`s!sQf$LOBqZFiLC!WAmlSK{WK_*=H3_7XyJ&jOC<brwYRwI;y*Ym54nkB1==G<w=
z7de{Pf6HJwQU1{WqOT;YG+~qj#|3&*BA1VtWOu5P*-383Z8Yu4%Ro*QzMh7*O;6O%
zSeJ>Bcy$F$P?Jq`xffOrBAXzxe*^t}KBA|yzFU&fmMJRm(Kx{$=hm&q5m!?i6VD?x
z5{<NGkg3%l0cRAXpGpVJXyjI77{ezt{{Uf*pOp%^W7ed6#+-r003xP&2OiX^F2Zre
zN9K|V10A~51EzRCjQ~B}j(FoWqoHY!s$HaENkDo5oSLbpSxJ9zu|TcK8;`gD0It33
zz@8V6O0$Ybj2YYlpo|sz)^ndJNnF3-9}h*O+Qx{Rt_bAg?$@R0I$}W(l12HAL!oJV
zK$cY;^UZW15yGghef4FF@{@vi?MOoO$)SlH;C@u~=r|P60973YJBmL_KMG(b1pp69
zUTI11Oh5p~dN8B^0M$lMwI_N2Oaf_ew7KX10Ix<zdH`?Ad(!O(y*T?(#Q-;G1A{?T
zJ<Tr}=}3Jj0RoKhe_9Hzc{J`ZoP$BZ=qLfCV>mgcZTHPfj{T_osaOcMj(XBzdS;{`
zdecgeN&t^&^*N^m`EkWOAn%?i+B3xfG@#Epr1JUtQ;OvANCr9_QvtqM$E_fb*Yv0D
zIs4h5?$2I3Py-Bj`qFt|0o>EbU^ym`<ca`{rhEH!pr`v)Cv(81IrJZe076sK^`iuK
z6)O)~Y3O*Q1b8$aoj9ov(28ltr2`p`c@(4qdT~zA80Yb&80mvZ4?p<5Fo(nGw}NCR
z@<t!jR#(8=U@UbRNdDq}A2F*R8=Q?M1yO)^=kr1RO<MRap?o`Z-OQ`gzsp?@N=F*k
z5YFg;KI#7e>rw&F8;PlV^rXkIu5+^EJL4vtzUG&oK}(a<wJ^EPYI+&HzJ};YAd)^;
zJq=uYIm~KaR#yij9V=re9OE?5re`Q{1rb{4H!G_QvAGgKByzIHaHFZ?Bh*%M+FZjc
zT*oMBhaiE&dsO<>xMo+014{-N@xdOIde|hkku*eXBO^Vlt}4b4QEac$>M}O$nRs+P
zMR^CuJGg@B*6sjlC2+rj*QM%E$sB@cTV&`uj{e^D;a?l&n)B=zppb3dl0^RLY+(I3
zBCR_a&OFM;o@oXfKNLkYyo7Fpy?sGv;s`Eu$R>%-%x%FLAmgQccXM$em`WJ$9mlPE
zf5E*)wHPF{c~m=m>L0(Tp+3N)%C$XRZ(c?Y751N6&bf+9)P3d2>Hr*8`dP9<6aZX%
zRPjK<Kb&)pF;p|pH0gf9tcG)lC;41^{{WtAvz{;@Y?4MZ$*yz6x_O3na5l#0Ao?29
z@YbepZT`zI{Cq?)&sG!(o?SWn7sLl{gU(k6+aTAqUfM@+k`8$v<kydUK({uYFp6AY
zNgAF#c^}ffpHG}zX_m7bVpx^9_Y|tZPBvy(S-Ns|JmbZFY&vDsY)D|FA3_azj+Gim
zs!cqJkgJ@I+}F4GzfEiF3HBfo1Z}6+j+NxT477&##6laD+=LUiIM04-EF6BX7NxQ}
zG17R7v2fj^(XXsi#J(AZRsdWD`CW%`$3Dim{{Ri^SAH1Pe5nH}D{U&>2>$8*d9PFv
z!xo<$cFH`UFcfyKbHsiaO<L5+8miod`A=rYWBxVJq`pTbS}l9abVKobU54Y~wdD2}
z3yA`wAnS%WAo_a#74o!-%-<@WE7m+oXL>ECu)6b6FcsChjB+#m4RN**TIrL&_MMz}
zDn=B`AqqZ#cly><Q(B{JJylajqdjBxUbI-`)Gl3=NXvv$!*LvR9c$mlK+bbt82Ecs
zlEYj@(&iS{(nvW3lOL`<YwP_Q<_n!F+}hoXup?Z_oU?J%j>OeRR9v)Wy}*-}rbyiV
z>{9{8PB4ANK=J_O5I(fTPVee?^`<l9IW<~YhA`ZYv~C_>0OP#?Ot1dXIqW;r45xQo
zR4PH_41N_B;8=X8G*}B}L(@3-snN0*ocq-?jDW);tu6wNI31`1!GCG#H(%(;r#n%P
z(!5sUSsEM?ap)`AKWS@tqt*1e*Kl`@gN*QSc&{0oGHgT{EJBa1X7@Bl)xQH^dvAsI
z46Fo_2XUU6Cm+(huH)hkqowLvwWa)f=Si6fcId$1pP{dH@D7f;2ZS`;Io;$j!V5DG
z;v*;U&3wV}UgFm8$GVNhh}#s52~+*xFi+!*)K{Y#vE`ZwNyXh2JU8OI>t7e!-$^?#
zX@eZ_I@h`ULGj!M!4poCd{ZbY7lR=^20bh0S=5G7y+=$}vU~~A4zVQqmZcj?mh2MP
zzui{;A_wJK(`jgDRxVo_niqyHps=4>)pvciOfW<L04$e1KD5ZP^1BXxwcU8LQniZN
zwD{OGjxbN9aaM7VNbV}Rt}aeRV#Fvx8Rv?!fU1HHNI9j2G6#I|Qw7?+KC}hRjZwwc
zm1lUkEeZ1E$D#iK>;C{cpm{m&I#sO|go$xuFWr@XT>8~0ivh8R%)cvrMIa@4WG$8>
zZ9_H8u6C9<{{VWO&T2P8&PeY?fNu94$TcF&`8mnWD#lq`rbRS@nK>NNu<kvb<h!+9
zp@K1(k6oiQnzLtBl{XTw1%Y$^$OHNFPqSbzC6Tj)j1Io1C-fCU9L*7tvR*=5{YkD>
z?^g6W7rRV~W*sX!XCt9Lyw;40SdrX%)f<???q}MnI+A!FQ(Z?m$e%qhD)bp8dk&R@
zKC!1-HXd-~brJLW^!;j_zB{qD$CYek3V(_5{HPi9J+m;jkCC(rhW6Zow=j%2;gol;
z5<eR*BaAF|c8W)Rj&YCp6;z+&Zm7$I5ihdBzt=T}B7`v%+$YqyNx|J8KwGe$Aj)t^
zq$u8I3CXXVE&ej=P`SjZgU|>g{{RZIJ~is#9L%{t^uY)8u3WwqsYTMQt+r;BoMic;
zeFr3N4hsYASbjO1?A{rhC;ek8W7nMj07~&0elzP%Nn3-Sxe>?z0L0dAv+*Zc)~yY^
z@=q${-~c!{>%gx-#>cJvDz<k^>!1h?AWZ!RPxG$Yd#h+1`S+Ibx1-1b{&n+5hamA~
z)wr8U((dMgi2=#lgpLjgz$8}Xw}kw8eVx%;S`YedFggDKzIRZp7CpA-T+-tI09mQP
zK>q11{HmjPt3^-we&gCU=k%{AhvAosrjr+%#k5)f0G?{ne?_Z*@TYZW!I#8R^Znam
zfA*ypL1WWX#rhcFUw}{jGH>v!5O}9XkdOG7#t%=KS$~+XEguE%_HJJh&JH?#l;{5d
zMpbz}68MTGZ?bE_*nQQSCP03;X8u&}7CpMw`rhv%+U^^VXxuUWb#0u0H!)vhUpHR(
zPse&gWo^>+6cf7Lvfq&k$M6)oKgB(JLc12ataFl_J-zA@N9TrL%+k17pGrn@r{>#I
zBV>>pk6PsX72{nW#ZW5RIEL_yn`s-9>$La&e$~?<0siS8qL_)*fN#B%O3j0i=jl-v
zP~0acy*b+n%I1I`#1Z$gO$-lK{Aq!Kj1s*1Qv>|O1jaj11A~l!2{@#A04L@o`coue
z8-(ZSNh6G8CVj;)9?}h<mORu#U~}_v^{Dr6Pr7sHDkUsQ`F7*=qy()uI0TX@uP_Ia
zbKaqS!NwB<)}1EcpDN^g&;!}PUP-~}ijQ(R-RazQ6y+t8?u?O4O~Jlp0QU5tWy?KP
zpnZ}O$?J}ltngcEQHDkV`!e;eZI(kP3G(;Hda)PUEty`_eMWdRhBp4%;>iB?GRxV=
zLtO8Ow5Qc=ME1a~+&r)QL(;tmPt@YM9!1&(W*>3-Hyx@wtsugD+dgAFlpROXrg2kN
zX0)oxjFjN@N08`xo7&tK+m{?o2pqDG;D302qP+^xL30#yz@g%hWIFN)u6M?sA9(|6
zx_WJ%Kblltrys;U{c4wlyg~LN#m+5Rho2rl)G<GNf3Qykc0BYo#|G%jl3O0uBAjvb
zy}d7qZjRRS)>$GSXK;m2B#xq;V;u3@MfRPhOks-j$n>o^;}S>LD#Nk$st~Qb7c*N6
zgXb~a5xqd@IP|WW#^~_Vvn2y?!RDeX&pm#$^~$#ggUvC9PkQ7wM6ryH+4QGl2mJ9-
zMsbm!(xxmAJo{1sxE<*T0~zU391+@(=ZqdZ(*dj6r2wC%X}I7X2emj3xikn|3~}|K
zj)YTJAoa~S6O3n%N(L@C=9{+!04c<bcLI!$b47$SjAw&Oig6$Qs%~&dA6j53<a+v2
zaDNWeyM}YX6rc=tpe`z&<LOFIQARO<4F>>cJ?H^Q1FaYZslH$WfhI}7Bk-UJF~)I7
zdeb*KI0N&g3fcLM0~LawN=>8Ml~j|-Bz<YZH9fKG+K>(IbNEwo+qxVc)hO890u4AK
zj+{|p4GK2$I?~~L0Zu!8dG|EXdv>Q_90<?9tv|O@nv9hcnK;M?>p&6%pZ>Kd=nXUG
zJb-B0=eOrT5@)X>lrYC8kx-L@*vGXy$_jZjzzYlz2&5zv&j%T&2$G%=dI3NXk^th6
zF+GW^8wP&w<3`+e&lIc|DzGFRgZK(zf%(VlS2^v9e<1W9jV@5Roc7_D4}t4gI<A6}
zsbC2{wbismj&o7$BZfSBQgIrQ<a)-92v&-8R*x9uS36|dzl0_-=_Ri8+~w@ux(`%6
zjeBmPro}vD6$c}eisW@oAjD1(6+Gk6Qr0@6uBEwm!#*Og@dclsWho_ik~SM&Gw8y$
z)Smngt$7BeqEBslH4PSXW2ndcYCcyUj5~_z{2$|3wMmAbszxj|br>->+?U=n-|6q)
zt#m@FmW<9&wy5rq_V%e2v4VcNs;bx?p!XFbk)KoVTA7y-utqA(QscktS?Y30&$m6Q
zRbo5SOidQ<ZDPGuB$(!3xgu~^{Q6Wd+{tS?#i$LSunRc*jn98WPKrz(YTRs+VmASl
z@q#m3#-^5$l%drh0|UFS@}xK&NzEn86mS8_Beg`pjF%@hiK!uSGqm6uWRA?hG2n11
z2OtnIJ?PvBC)2$k6*9*iew8h?w3jy`7*Mkk20*B7;+EoNiUlRu;{&yOkHY@|02tw0
ztJu2z+>S~A01AoCMHH3EJ{|ZOY~qUMbas)3La^$8!o7<}(LpOD>-bfTH%mycPIwp`
z^sRxFTn;{!&wgiiX=@MifB+5vrSki8pRGr^k8)|sNWlz#hM0$lx$pVYyuWYOqXqu}
zym3b6AH;g}pa<+8{{WpP%=42?-q{?F#+Q3^I3w1cfnmWuv=qluX*|Xp?a$EC8Bd|b
z7YhnTInGT3By}{K&VKDLnU1_r0^s&EzcBAj^9Bzzxg6(@tpF*`edsJlVMq-hDfOU1
zlj%lz<!MgQ#V-VKXaP42bRv+j_oXAQ4I6vzqTm~WrsNaWoLAnH2dDC&VjOdVDF@V3
zwvpS4RUb+OGmP~V5C(bXowtLKIHYCB!4v@APXOoZMh-Z^rP?V9=hRRF9OtHJ$sI)-
zJ-=FE^cf<7i@AvQq%23JCOF_43g?^}R|^Wc1DZ43`cPNUU{SXm;L&ifg^oBho%-`i
zP<6#7&e)&>o^y_A8IE!3OSc_Xkf7{8I$!{k=}HeYn*cm!jicW_^a17n037l(yL@so
z{{YPo^sOI*3>(AOiVsPKfA5-u<77MhJdzMj**5($3I71uY9E3UZ_~9H!*nsX{)Jn=
z;T&sBLp?BJntAC<wW%8;)9|iyuwiaU??RE9jI(6%npDntUX%eNz6DQWpoWo`I2{F3
zk+(QdF`C=9gKesg<Yu*`uI@yN4&G>y+C8U%j`*yLNBbq?+c`d5pEPIC_Z8DLAOZ#m
zJxyZkHU>yZP9#IQ55065l(h%n^5ll~73O~vv_!hnE*}SW(oeasM!HFFbnWmzmmwHF
z$Gu})Xm?ZGX6EUnPwwN2Z%{|bH&L=V1a#}$7213p)fZ3k941qct~>Nx*In`3!UDis
z>elh%GJL7A>-;DBSCVO0LdREvSh5t54oxWN#`ZqjbqvZ?hSD-I-j&YO!8q-j!|)!U
zHGd0ROnzx%9$R|x)AX%7mi8jFY=nw>rMlc(ymDZx56ZZ?Vw%SENe)EuoQ!`EuH5|j
z<0H`47Q3h2Pb4DQ6eu|)_Nlluaeon~k5aX=zlZ@eFS14HfO*g8e>(0w2dE3r3q-rd
z>wKXk^j@R<`&S*}Z6;TR_b7^GA3Br6f!tPq!`)IVd$+Z{n`N_%9R1KoAfIlvrtvv`
z3cjbPJnwKBVCFH^$mP9-c#Pq+4;VIhSSHV2sCoYY&`o=Noz<N7v%Z@&S1%aH9RbG~
z_OF?>{{Ru(>bKVyR|GVV^7;{vZq=01lw4WStY;a=q3w2FBDWV}CAf*nIAjbCYr3&8
zO=srB;HEkDuaGQtIbpm{E=GAvWOIyHs_I@U)jT_=UD{tp@Le=SqY;4MjtKP?%T7|G
z?!8gy)QoWn&1lR$d&HCYi^r{Rr{X~E<RBxDEED>5HD6oNN7`kzWJ4m3V<$Ntt64t`
zr;g6{{{U6E1-{J#72_naIOFxK3!QTJQ`gMtmYP{`m^}$RR*<hLRB`BzI@ma>N}_)A
zFW7il=G9|JZv~`VzG);<-d{e0lU-fJ9x?E13zt^BvR*~)jGNStQ;tXCE4Y*4{-F+&
zYjqXCmiNmA)qqk@vHt)X!y2BYqfB9#O>ZIU2*6?Pr-NNwt9YDhw4&`%8y*t)zL!Xm
zYJg497hEg;BcZQI({*b-RzEtz<z*PjT;Z4ME9d=s+ey^}O*NO<FFO6E$n44g0BH{g
z@Wpf1I`!^@cA!rru_^gxiz>tFDK~A+qa`nepH&xa++(Q}^2Cf|=C2~~_r*BmiBj>>
zbN>K6KI;#t?_J)3;y5*S4;+@u2pqFW6od3M6m-Z5Q@C~M%`8#A{y@j{q8pnHxNG}S
zpZaXS<5R_Pr!V}(EpgNRa{mC076Lu48~`}|D#;DT2Q<}^#oy$;w`1rgU-6}$=FZ;@
zJ>)6vymR;pb_3^s+G<kXA=4v0Rsw%EHRe7KwHlX;G<#3slI1sjGtc#}P59p&J|XdK
zyq32LV2&Mxj=9PI02=0WEeUMzA~w)8*CgS1+|Be+Q^@W_tHvtG`d7r>Ez|UCLIjB<
zn{WnxQT0FJUncmrNG>%?tIJr5q>~n60on=Y1Jl@7u~~R0Q`hH7wfQB6-#kLUc#L!>
zqScRyx;BfZ_yXrnw2mmHP#qF6k{BH1pQSn3D+MljJG1A@nMag%s152X+q@&<=rrGl
z)=*mfvm%(u9A}*7yeQ?8we)Yb+*<h%5+es0>?;>`bwQ-=&e1i)cdtUzNLiV&$?09i
zm<=J@(E8V!=~`Eja~m-&Chl1O07~?YC(IeblYv)FS!hLBIcm*#5I7hdik0Ciq#l{4
zTd5d34?TFRfkPuH2RY9owJ|bdk*%(yewaM{Dt$qfFN^WEQM>V}?=4nAxlcbz%)eHX
zPgWm(Gm3|!8rZeC8~`))sQ_NJ%r2oME(7C%j<t3@Y9sfGjGtOzV{J}zjQ$kaBgy%z
zFl#V{<&=NGg+VsC7*b0v7rsRSV$8BK!Fa>AM_#?EIj*3ww?lCvMyj~n$J5fHNr2PK
z$T7H?57V#ouPk|WZxLR%*_GwV=0?h*{{WwA;lsPmQab7@K_ju%JY{We7+dWa=*+u`
z`VaB0I`dW4HOb1_MLfgRxdZwN>+~Oou|yVqQbThuTpzeU#=4PVZ)l2<L;zj@0|WA|
z%~{Q{<<@==)Na{L^~S(|g*pEK>sI}TfOO<3=XtUdkG$9i@~*jw1c0GOY;#L*x#b)-
zI^z^rcQ^Fk0C;W)(;7viA6XNAfA6f<L2cn}4i)|0m0-V1Wd8sPi%GeX_Ssk~Asl0$
z@U6>qkf<18O2KlU{3E(u!ZdPNTM$9u!oT5J5ZUQ=ZS&jOh~jJ(SeF||UV^0foqKhp
zcq-=Z26S@a7>>J0IUl8XhJoX>{{V!3;tR)NHpW#L>JER#yzIi1+KlP$nY|e;Q$54t
zJ(Y?0b*Rm5v4~_uD<mL%>R5Cm)Mma-u)h|~C`8U!k<Uu&^uLH#k@!zl(61S$wVp(H
z+q8Jje>1kc{tk2RUEL9p?LV`Ar*{4+zp`g{v^I??k3TN$>H){ECz|>t(5v!*4#vJ?
z{h##|(>zaqBY<7)l@u|@8^%xRUrfh&Z9Ho!y0=`6{{XFARUt7X5&?x#if-o#z!@f)
zbExU42brl^p+2)OKdn)dU(n-Db!$#I;q&~eglHtK{8V|5zbB`qVviGO1O8(6`TC#m
zrB4v(Zr?7gZP&YEfHvH-kGP~(Z-_iGrFf3S+Uk~ZTqkYg=3jMgp#2S3zt`;GwGvw1
z*-y?2iP!Yzujty6YF=W;u$4Fk95zSbXanXyi5?QW_;Ie=%ckEm+e`b{PV7k@4mrnO
zdJ$cQh4IefD{FMst)ZQ^fYNe|Prf+)D}VNs(Vl+~+3GQanD<2db_6j00NJbNxOOnw
z*(a_lUW2vIwY(|fD^C^Zk!m_&!m%jvlah=&jQ(GpYmM7*Ffm>i`!ni?eygLoP^*im
z{Z4SL_;9uFW&%E5)X<tL{QQPLG3iWw`|?Pu9!Arj)~M>{<_JUDL?nFj57L-emQOIQ
zRPjhR6~HwWjI&%ki*W~*qXk%Z$Qk`}T1#vI#yBII0>*MH4Cj-c)Pgq+oxuB6pt1_U
zfz2=2LH-_SxLC`UCnGA~T2T|Ud=NeBQ|yBnEBaCkOaeBX9>RdJmlQ>E3xZFjFWK2-
z+|CH}HDge>xsC>VFurK)M_OA2lI8?AF$9|*Fb9m#1aez5uM7vbrAm?IHtqu+m2b%P
zQ$T>HAx=FpK*~l13RXr8Ju2O%p(Tz4tYw4O_?P@?h6X1gO*mUOb;<XnGg^B{H5f$p
zk^twr_xjh9_|wCe8YSS=^!Wb(al7}iZOWlNvE5Jq09(?%4j682Wb<r@Mkgf?-EV5t
zg6i8;jqR@D*)9lpoM#~a05Mrrrm8D5rwfXn8hr6Q+rb+AP^4D!vHKIY$jco04u9pF
zA4B{n@UG8Nia7S&eV9t?$SOWz>0Wu`Ukp#-JxA?!u^F_RkCm0OMmp?2(Ek8h>O2kN
z2<}oHKJG&z$Pd|Oey#^t+x@Znj%%KkM+fZYdKk<!YeVZaHtM?@6QZkRDH-{&dsA=-
z>}yw3v>#^-pb|foWg?XrIHII%&oVCPK%gFTPVLV$6mH!<l;vEXyfOT%GKTv1^rb8S
z$3su@v(%hYd3ZPj^q@c)a0foL?!5&84{^Yy1Y@D50$_~%w1HbVAk?`BC(?!^^7J%V
zE=EIearhc$)*ye4SmSRbW}CbopEtfJuv}s%AIg_+1CGAb;^QB8KZPM<&<bE29C62b
za0(7U%`}HU!Uxus6|>34dr$+&7$9JFq#=6aiVS4uEkKDt<O%>jQJjIAP0B$7Kb1RT
zjCu-i7(5TcivZk~#uu-80F>kawIIe1tv`{R^b}YKl_cm+2W$#(jNs*)H6dz7;A9a@
z2KhkeujfaUG0>mJoDO~IdCxs)01>ZoL5+Hh3RcMHJ!t{O04~)6lwgDMkItG%$6vyb
zkUNS1kPr@VIi&<=iidiDIT)u27aSgG0VeK!sl&LaOsSq3MFLbD?gEQ}IN%J5a6Hv<
zJb3%V@igx^WO5JVPU5j+JapoY2s~ABC@0dFdFlgEa3wfB59df59+c6O#@Zbnmly-u
zfsfue&M65DF^nIjM6tI#3V)X8p%j2?5D&~MwZt(@q!r?>`Fnu{sgDLRhGII>V2(dn
z(ZMC7A4=i8LE-qX&?M?sMLAg)hC(_JeQVhs801~2anG$|>Y5yKs~GYRv8Zt^Nb^kt
z#&>!Qk=XdCnQeaTI*NjDJtQ8!_33a=9mGj2G9;0>46LUihq10VR?uU3o++a95RO9%
z=B%Gp@NDI@#W$KsIg-WOlpWeL+v!_Er$$Vmo~ZTZZ1$(4WQxP^?!95+8$Yz^lW!l#
z8w@;c=)<*ZhR6Q^TDlBcEQi4Lt1v(BQ`m!417|ffE%T=x2+c7c3rcb~XQ@3!H3s|u
zFgs_Upb`n+k&jxI(h09FQVT10nnyU=i;`$;WLXN#r|$Yzj)|dPYnO`#oddZi=4^1a
z>D~zVHG6u|-0O$RjNthr`q#T?UK`W&SQ0BMbX~aT6^yE-u}VG9J@|F-x(y;UxYSe3
zxIB<fe>(MhYgCC;A_WV;<E2@S6UIkcm?s>8$E9O;Cw6JJ#AD^)igw^nU(TMxt~jFu
zgT*@tMJwnB<4OqakI$tq;YKhxrUAtu@9FiRj?@9{J!k;HqmNE0PalmS??4JM&S=2&
z{b@kJ>M5jT^NL_QYJ<{@bHJb}&!sNkS^z*jaro1R9+ZVfKf;p(9A}CEa2)$lf$dGe
z9SNZ1de8#xK7;V12c`j}8TF%_&;sKh!%9F0?$bwKT3!gpGysHp3OEBNG`Yvtf@lFd
z{{Z#rG214bdi13plmOfUdLPb_lwk7Nr{oH5MsN)R7+27d>xy?d>rMpYu5&=^&-0)x
zMsuINNrul~%v7!KO&}hEkP#i(?q~(6<v{D2X&$7|FeST#NtOqicLa5#7#-*V3la|>
zogs2M=9I6$*EE>qe87qTV>mrCM)A!q-bQ~K3Xa`q0Si)w9`w6N^!m|^PzM+BY7ew{
zO5}l`Erb4qf9%!Dd<eN8YP*Dyhl6nU!w>PVMe((-+I%ypC;c%m{{Vda-_pE?;KbfX
zisFTiH;0Ii_zC|23h0is*~c}@Su@@+JuysjJJf{+?v%o#JdSIa>>>-hp(F99g~Fd&
zQ4q<-X|j!r)YAeb4EF#4bJG>Qy<&v~jH`i;O=f9O?sF>+2d!PaxAVr*xfRh(SsA-G
zsEIPnrJ-<Yz2IetwhIy14z+ID-C&7TRA35phzRDjCrg}iUHz8%<1n~MxdR`?Qj5k{
zz_*YeU@G3ZWb+j;gXTuT)Q?)7W8V^qW7@<FfkvfXCnMvFRo65dyE!f7D>P(u93IE>
zuaNb7DfIj4?QT@0(6Lqr)K}foMy(#xA8w|;Z}|TJ;bynHO>Wi_BVZ%AAap;%-_!D;
zp*Ff2e*-*NBmV$Hor`(Pw1L@&PxJ3yrF*Mki1H*n*UUc)qPm~Nu}5e?!v`ds4lC(q
zj#(ri@W=bTX}54zTZtC2i7;Vc$F^%gU$>XJE!~gOnP+4WjKj3|Y~<FEw^7$Wg$m+!
zIG-Eb$!+25yZLS8l1O7`Ry`N+9joUXjdI`@2-wd~#=gJQY*OyVSfr24MpCS;+#W0B
zZy0EAp?He-PmxNjZhW$Pq2*8IM>9mq5tF&rd?@j>ntr6wUdUP}!Z;_f=zjxTUy30%
zz9`mVAS$igg+Ms~79;`q8pICpN?JZL3Z80c=V_!eN_R5=3Hou(OLr+N38y;6tXn+1
zrtll+YuCOo_|s0+{5PiQcCe|LBSR#O_oHAjj-B!P*Cp`d!cVSUOQ~J1EG>!KpW}b<
z70vjKOX~ORm}tzb7uaWt!Bvdr;JO>Sa)cD$Q$xZUq;>{KC0~|c103|{wR#VRJU6CK
zt=j5>Fl2~{6e+-C>P2|nyb>9gk`8bUeGTEi48aG7tsW<lnn>1BDSVuf+uPc+sY+bj
z^!GNSS{%HU7Kfq9;uMgCSb<z)JFCY2Df~fIzLQL`SawJ9$O;KJH`I=mtKu<vq-oRL
z`N5%$Pg8;kuMd&_*K;kz*(~QZwJMW;5;4S5q?fqvYsaa}DgEriBt4aLkELkGZE1B7
z@@#br$xrbG$UlHz>s+m^jF-BMP)12v90Gg$*V1|xp<}1%mX@AYL{TbmeJbTuM@GzP
z;kmVnJXrX9RSD)n;rqp3QjMR>tuy{7T5vmb=}`XwwF~4|(RSM2p6invesy{cXHIef
zM+4|6Rb$+@LVb^xr137Kj#Nk$hXqPtkI$tK;$2`a?l$%zMSU-<>7E<bfct)zZ*qDD
zk~IuIjn=&X0K^{-JU-!$oej;IJp#|Ten&Mj#Kt?aqlKKbNb-ohPpYy109gW`M^Znf
zbT(FAEY+b8VAd1w=&{})fBWQ|(%*OjXjQzON+JjF%9#B@HH#&Vsiim(n|VMyY;H|B
zVk19=lRPx({7A8>_;1A4GoQEVtR+1Bvnw_}faa--U25Hgjb(6(IpOesonBuQ>sokG
zG;^YM-IgDb;-|OqTvwA1wne{=gy0Xtla)?uErC;`%XhgIrn|347H#3XRL|ZLpXXV6
zjpnO=BS$#6V0mQUpU%A_MzH?dggvXQkq!#Rer5WO)ungfi<xZRC?fK=4p<+WwRbaG
zY<N@K;mVLf91uw2u4(bzEPJhEozpnVw;B8^x{u*jux|t0G*ZSorbyg9&3AfFgI?Cv
zW0nZl9ASC^NhZZ}#Y{S@wo=yT9>%U)Tlj>G#ba{V=y&7#*SzUo6OQKbA!OSa`JAt%
zKUL9V(yy8@pSf;RJ-w?%7Kw64h5eJo1f9Bl$j_{!{AuFP#dzYvQU3sKNBGyYh+-JT
zW13MK5Px<zdQ-C}nI0o0kBYzN#!P$4zvEt!;TbNQ!;r<PL}R&CD9T7Y1Ht1xv0W=b
zhmxQQrF#g0;wk_Q#U_|0nd5qvkF6!`#Bf?O!X!Rh2OO?=?^XW*vNi68!LmQ;p#K0G
z_U$IhJD9Ri7FQ}ytz&q@#I_m&JQk}Q_xL#-Rx|JFeX49eZikQG#i;4qe%}y>f87Q0
zPq+e^1e4D^G4q#kg$E}Y87I(Uuj$r0uZy*rB!NqO-@Lh#?x+6%U)Wct*?2n3LeTCX
zZ<%mV2bssr#F6<9yj06(THeKdK+7(dG<M6na|?tXr*HoNUcAx`6T}foy=-J->*g=`
z*Q{u{n(!y^>?DuGR?)SI4gzE8T=+=)t(#&cYa_<Lv%FEa=Cg3W_0)fjM%Er9UK-9{
zUL1dods9F<Y#GLCt;}kxoq*R}na#|P7i(>O5Bz%1kN5uo`t;<t@c|%5XL4BZF#Ug8
z^(lfbOCSJyRm~RMPja#d!BjaJ6j_Zk%&qJ^VIE9cb>YuX-hcJ#>{h-wJSLfTdFW*y
z{8f9cv{7Jw?Q>dos}LCp&q`KhXnfD&EB^oyY0)K~yJs!B+yYQY{2tjDIIcybQgPF^
zGuFP5_{HGC;*AUKwoT>g7BQ9p{n-$5RQex7UpFeaBsjw_QSVax#xN{Mm~FiG$)$=o
z$oY1jdSusC;Oz<xQ$_Jp-6Fi!)^SM-pZR85bW%sYIIcbgDp_;)NfdzUJTc)Nb6$p9
ztq#F%B8~jEV=AZ(*SYi}y4zm?_~~LHV6%*Ww>D4dn)E-}$pn4~k%|N6UCQ}CMIX|=
zMde+i2oDs}VW(5)G2jmzu=%bm7u0Vj{{UsCr^7E8vH7p<7q&qs{{UsLq6>m@6m#oO
z1#{3-)M>?ZK6XC~d|RG1D}46*-{DBV4SZ&wcK*!$OMme-^jk3uFq~5vz#l62#Vax1
zJ&&H7z<xJGDpO3mPwp`s{%R{1Qq%ln;gZ^u=@QyO78&KYZ;^TGcCo;(sH1RjN?`s}
z+v^K$TEgnW_8h@;8%F;CL*MZ0Pf}fvnl(R(_qz9nB+~T>nowJCSruHC!5@1W?_OCP
zOk9GbFzw#9{9B;hcz49NmJ<>hDF_GDW~hmOdX7ikB9m>2BeM7{cYkH$`zO=Y7_vG_
zj&_ER9FMMWe+v4rYL^U(O``%vNZvTFm3|UB+I&vZmv&>6$e&Qrwg=~m`o*I{igDZ4
zgi>p%T<UXU{yiK1`V_;c%HtnpZ~N#}(k}q2^GJ)6owzussP7)c3wt7*{f++s1{Gm7
zIXZooO#cA9C<~HuoPBA)bC8^8tr~^n*aoLJYgs?<p-%qOmml%zFW}4mH01$$Db9LS
zilMMdka}W`Lh<ZH{ixs!+E4As{{R|8sy094*5e;R{xxIE&jm;x#*tu7c_Z<oQQkd@
z{{Y%#^|iSC0RI3QYU(Pdi)(;=lz)v}5h~|sC-JD-GJf(A^fYQ0i3!y}>jlUC@;}C#
z{jQDw04#2Q?~neyJ)>Yp86Kd}VIvz=xc8$__eOter~L7`{{X%R_|g5So#DFw0KPx^
z^(sV21gQt5JVM0bl!4QOMxpKzrll4?)!hUC09@%NxU{$mSX``%a*_y`GM~z<`A!Hb
zxgPamD26h?f_<rK9^hKu!*y!fUbhm<1mgg(!oTOx*OPdsLYKlCyD9T#(e7JvNT&>>
zatJ-0eSe{^UY6P^Ve;i0l>TGfR(;j9SJskf`pWNyLHnt@gV>L8SyiN_yw02+E#aqq
z;`c=qopnG{e;dU|hlD6djYeRE(t<QdcT2}W8X4UTDaFz09HB5$O1h*Zl^O^Lh`@kJ
zcgOF&@87%I?sn_>KF>Ly!$$70TRGR5g)RT~g6b<?TuVwrqI?I<+;nK(aHGt9Jh3+>
z%}TZr5{<aHfbrVJAL|T%e>Sy(Ru~T3|1cL(ZwZvoG+ISKbrX3+=eHcbxlU@+I?R@u
z?g1R}f$*iBW_7ct<b}W7?Fep2PYURJp;;0<HirtCN9qWd>68-601?Sk^AxJ8Audb@
z)e7fiK!N<N&U>+)G>lE(utOj1b}QKB&&w38Giu_k+NI6yM;9G)^d5q*+u=S{C+zt0
z4HCb=0UX2s{H44v2CFFBS=?4;5iUn1j|@Ucfb^i&+(p#!L@0)3?er?q=yIz#@!nd*
zlm@YV%rxS(UzTtA^lCbW8|tE^`^9e}%m4)HSvH0fltAK`TWMElc(WCNA$a%cSwEix
zpr!oF7kYeJ_#!r60Z{O_D(>-7;BBcvdg!k|qwsyDuBPy!;o>go!R3Ke&m&E82l(#)
zL||};!%ZV1Ybb3Cf&9sU`fQV%3I(<cQw#(Lm9joh0ocWZ(hNMw>Kq{~{DxD6;L`y&
zyg``a&{uOQwHt`qst5wmky3;ZM*6o7Dn^lml1y8931(@lm_gFrrRgMk-!>44fLm9*
zj|4$Hc|dS?`FUX~wJl`i_bQx$T~FR1irkPQVj93F%c%P(Fqv{mufiV=D?X<li6##+
zL<RIK_>gSwYp|iHGC}z|E=j<u+cb_um9{X^mQ+d{wEOK1!aiX5$~Y|G$_U5RT1dow
z0#4BqODSy>&%aQ}BB>!brUmUsVG!^TFvf4pP0<l>bUqLjxtbu8a}yq{hM*asND#|C
zis*5)db%hBQ!X*s`xas;H21@AS2H>%!YQNtv2R3W`t(W3dqMhj*=6&<Ng`fp`BU4C
zUpy-LehU(mlw$o7at}PbRIc@3<n07-Z*8ADvHfwFNZh<(#?n;i-hTM<qUkvR=)zNI
z2cS4Aw*sGkHTd`%;Em5BR{(1pWnUPB#q^i5Aa#DQD4RhTlg~%^ypbH3rIba!QC$B6
zeg0|(uFqDmWonNT(_wi@5oom~)!S7Vwb$IGVjJ7~E;S}gs*ijdk(o6a^IqS$Hym;x
zA9D6%mHD&zU5N5`s&B>SwHHA>S86fdwR7`o#dyb1z*aI<?1bZ{Mr&{>?OTry@42VH
zAWeymo0F3<8TlCIXXFG^8vK9r$W1T|IJN*4I8Vx+$vP4A$`X+=kJ6WO#fo?9DQ=E}
zqcNGO#BQQ86L{_Oi2T)L$|verMPiLDBG8d2ALYJw+TRqkFmt{d{c-8jmQ{Gfm2rYy
zsW=GZ<|{`9i4w#B5C}Zh_&4g-OhK%fDF4DI&)!6A`jVm*s@U=2E%pJU46Flr1JB9z
zyA9|cvQEP`kw7k{W73C0Lh`W5`b8tSx|WV)Xd+11H<*@YP`pUKa5Z&}ty7WGUUT=-
zu$gg)7$pkZ*26X8`SLLCK%NJVYWU64CfpYC-AhBceCp={vp%2xes~@Q*d3vYG%j*V
z_y`IZGIe)&HCbeH94$aJ)O(FG_)W4dj)l8DgUGod94MoQZpx*>_DmrTvscEx#n8(M
zj)de)`?HOLBNq&u#AdFTKv9m0k3AZh5%c#L%^npRoq0+cIprqE4dPZ#IAo~F4`+kj
z=3#T+Eu%*=PIwD&b{fwq6DaK@FVYou{sXZs#VwQlcv?HohW0o7B@SElhozl-Ovzm~
zj!?RV2yIw>lnF`T)c7^H3R!c)NsI*~@v?ShndQFriIJ{+kWMn9&f0(sWqc9?^&vsR
z%<V_DgTD&{Yjd6twBy{ECm1?)Mi%$&%sqagAu{Z?&B*Y}p2cJ}ax!l6PZBo-mCdYg
zqk5|r7gZj_a8*PAj=CUMzYo}(ehKf-?)nZ@<w^w|fF)o`5@-`Z-DwC?trYf{ptdhh
zjz8aQmK^;&`S9HIiJ|XLivWg?<*$1v{X$QCwqm(QY+2D1stMSBe+Bn?+<CdKM<sjL
zwn5CU{vRrfe2daxy+OT0-m|<+BX!A0dq=6wxxnf(GAN0UIVB4BL*mm}I|Yy^VErGc
z&22lv={X>S{HA|lxOXqR@JGn6Bdu?+KQP_w4GD&O99NI^Z$G^v`O9`bT$X<~1(u9V
zbX(#W7L}Mbl%n|&GYGMLc9_z4ul!wO<;%UuSz4%X)+HmoLbbr`($$o-%(r$*rI0YF
zM14#Sp|9jaq<-3`GM$U2okt{7E&VnJB_EzNmiM5oN?zrwa=_OWufJbIc@L_h-ZCk>
z-f^_Y6FIo!M&EO>L3S^E1*YWjFWdzEe<VfjlH|cM6S(#Y$MjdDvO?zC?s`Aw*d_!%
zim5VuF?$%>lz;C)xW3_1_zgEUJuG8?se>%H$tHPs5jWHJ7twa@K7VbceA(1=sW?t}
zE-|oh=w6Tng@0brM_P62!cH@B!z`&^MN}zJO=<#59UQAR@(aB)X6IsU;|%O?I*ENn
zc5Q_UUnc2WG&Q{nK(s7EZ3Y=ms`qe8`O~5cqudo@ap{6gCytoK<@MK4_0@!Tp4GBq
zLRH1lYq`;b4yf7GflttT$-h3W(jkSkcaE1ulNBp`)G%7nzS>}WgPk)<GsNyU@TSOU
z(AkeU?Or@U*TFkmR->4X=|)xjpqC!c1z@jcA04<KZM_)<0@(+V)A94+YZk~4#<6$Y
z*8F2^_ntkL6bAa1Y*Ubvq1VSth1%_oQ9(hWu)*O+!4-xJOYt0DiMUDkpMmsWfivNF
zI-ncBJ~-4SX@;}*vgU(4u)NyZD^pOi$YClT?`>5K+Y|I~l%ozy<2E;9J9|s#&B8iQ
z@zC-2j=lt&8G5efi`ky<H>V7rM<KblQK^+QmVW~q=c#K)gHo*uK|)2hQk7?uDVIm#
z$%|$au?}BFP!;-tA=8$G%`YNK=2vwBm+`JP^2%>yo2J=`nVH{*!G&36Ba38bD;M$#
zA3FXALR)KhunHC^7+UeNmQX#E_lVuL#hYb+rp>L?nrJvV=o7{UvprmSO1t23h94IE
zOqYSxUo+-SSPIlAcu=G1P(DsB?pKU+yy1};bD(`hWuH8&2R$p*Vef*Sv#GO(+f*T!
zl)}Uvt(vBch~9&`6O-nyKlLAv*szAyb`|~Ejkz>C3Io-;p+lp0vBCQ-#)2{KIkxJl
zTn5j?9-^+zDh$N@H<F?#=d&8<DdL#yJ_0DC@_cs8w*_yXR@jilgv#r$kCg@>I!dYK
zjN^3l(}E%3rq}nfoTb4uOP@dwlk<OVGL5~>5olGipf95O+_I~!lRvk*%DJ7-ZFtLH
zt!*Yc`HYpwboSvb9vDHFYWmN?arwnc=R3fffB&Ls;oAMLN?f+?POqleFZe(C{04Nb
zx*uDA{^QmO@ng#JqtU4c&MYPrJ_6YX39<Vf=EAL=$Lv!t_r?#$PtMM7DqA!9vX{80
zz0A&W@l)sD>|A&eY~BJByM^)d;)!%1K7we3nVY2RyjoyJv89_NY+*qa?3znnCdGCe
z6<WD^y#6meoqC+J=2!vK{Lw|evl4Z995?xy;G%@>2jH{Os%T*N^d&8A`Qqls=HKhL
zm6scB<~k1+)O4Z2c=!6lo`~fvTvFe4`Y*jm4mOT4j58}q5_xhgHZL#59GSOO)yroD
zq6j0O@d!X9jb<zKN=pO|Dz|hD81ym9=`TsNM&sJvFwCvdd$-f4yPswGPIBVC7VbW)
z`b+<B7h0~Is?sXkI4+Cho|Zh&D||JZa$e4py-`8A_1>&`jmir*cwKbkzO@xi^@5&c
z!4-R2v571D50s*R6PY$|9W_{Ur(imI|IF`6N!5m`_^WwG?xY-)UuwkmdMC_G&JyR1
zzdt5or#%ScXY~@<|Mt!IutUgWRc0tJP}r~k#e5j0vf(1;K=)t6l&oIt1D=LB(dQI;
zrB~(*1>4-fgpFqVw7R|f%Kxgvvazam<E5kG<%&i`cVyQ1=Dh0e*%$u>*JhhX4v1wK
z3Uvju`1&Q{-ht8jmv9;v#^w*ruQT|Gnf(ev_w-7m`#ZbOx)o+xy9oMW=!?*?5p8+<
zchDi&FvtnuAZj!}V2vCKjS4oaFl;Jr^ZOQ~R+KLG+K2l8zg~4ZbM5ls9RvvVD;moH
z&p*38fly$e@1I?H(_R)nbrH^ZY3<abzy>@}Pq)4xF~pv#3N^rkYkN9fmq)t6Gpa-2
z`Kmg1nj5cd0Ie<F&W6={YaO^_K@4ga*yz`g#Kldwjxo0NxAl)vPVjBkf1v$}N2kBK
zuroUUfjZU2fw7;DT?29Ud2`yf*-ScvY{NsXhkN-2&(@^RYaVTh&3~(IX-~cy2ow0h
z>-x$FLB>KIdYSUQ&Ckv9&#%f#NYYTx7u>58CPeyl=gPgThC{u$P*K95v;<t!4ci3r
z>S+EBA_VpNnk@6F1|hCIXw;OXu{fn(FZaxwp{B+&K+VJSsheoVLW~||012Z)?3Bk`
zceh0-?$+Y7%+TR6nXmM9tf|5-bq?peXC!T@A-@84%m~nQbdUk(#rrJEf&#WZCi6B$
zJXV+619#*Ww!Gov5y{n5e1%BC*U?LI+kdyHA0A<hj6ZN}i{jYu!u$P0XDTL9jmDiF
z-BE22y-FIk!+nL@L)BH*G3Wn4yD#hEW7Hj9ceGJ%3ws=SUHc2rOS9l#j)06tz2NQw
zXe+t(<U8g@Er{t#-TOWLw5i;kR2~Xgb9EMO_{Ay~fFw0**gvSlEq}`|AvNEx6rlrd
zeI^a#nhN{BOZR|x@ObG>mn|r;?G+r9CaF#4@T{nNE>GX9m}lEhxpo4!{W>V9c#fFd
zBYCWBGA*P|8Nf)gcxaTTH7%(+{c;S3th%j)0?H#m$WiTb!*}<qcAx)0&|i`pzH@@~
zQpbtuU1@;;Qrz_~Zp*52Pl-jw|3G1Mid$_#0E@*`VMVL0q#*4sgZ>D;N1a{@b!T3%
zcqte}BgPtS?KCA3<Jsmn93tz(dEd<3ljwDoag0%|-N#*Fl;5;D*<sB0xDG+iWQj*P
zR3lYALJjr>KNGWal;*YlYG(X%I}AVN7V|xI*kDu|+MFm*78sY6i;(DC^ysr*NUCTZ
z%9r0P*r%$z3^jY&`!q2-Gy-KA^tSq@eA$jq20tinMYDSwLEYQB%Vm&{>qmAr#=ddo
z5Vf(|x$YJI{WuaHb218ZgxL5E`iK4wgs5JVcinqFPV1I4Ka(T0BWZZ4)1Ow9!TlsO
z%~bx;oX3@33-#}NZkSgPM1prW8GCi;QH0E_)k=i3V`e?kwcyVOD`6^-e;0SyyM%3<
zxn{*KcIya%e9;X7I^7BHkH7o{If&GhKGh)t%HYn+Y-r74mME?IaSE!;0{#Pa3_>zk
zHiD0DG5z-q1ipjYRJtjLJAq%J=t~to6q3Mt#6PekF@VA_D=?G+zBfT_5tsZ@1Birx
z(0H~~FB7yB0U=?t%p}nDyn6K>6vHc*5=zSL7qbt{*JxM9d=>aXTqkn6(wVCn>=ACi
z8E}_V_eVQJ4~>XeG)ss<M^Vpx0!~)pU=zQY99Ow-nbCFmU0HawA;fU}@(YZoUDdNO
z3Np}|aoVtKOg~7LKW)Nj8H#=eqX-s9*Qe4>2ulq}4PxMEMMgp+7XqnL3S1{XOEVV<
z5=7AWj2k4P-98EAGh>q>#7n&hgfFG|HB|#e2mzQP5@2SF=u$>cCE6@agIWep(E}j_
zN5y{zK@-&>g+z9<o7%gZI>*7A1)<N9TMEg<#`PllpM-20?hkEhcf?EqiRXiEo4Uhb
z8l;;iYr?h`b3Xma=T$J-xZivx>a4_@tM1Auo|}pi1i|}uSjM7t)Y+E!@oBo&#v2WW
zIX*_~>cjXeUjZ&7%#5nk;JTG}awuOJX;fQi==7WmY8y%G*C!rCL&gzVfvp1I$u?~V
zv1u0WC03n;sSm=v)29Qew_@tH1g5=rbVla-edn7JH5>-0O$Uk7y`TK^#!Tjo?ajFx
zOyh%aCuphVV{^wBBPm+X*m2UkT7lOEX!ZdaAPr65uph!zN86Jq+&L;j#m?GNXz%kp
z!i^j<CZchlK#>Yd8v!AY`Bg>(2iBN)ftY336wu0(WwL?0EWs)8CN_|2!Q+<XF*^`t
za*%IX&qiKj7>(}H@dPGI8Y@ofqqN1x5BWr01<|ir(IIe^!gUf!VZ}ebWb1In8&?wt
z5#mso-N7mj>f1dz*FL=26g23Gj1keepBh_C0Vc=8{`k@Wui*-VZHnUeCLJTYDOZfz
zryfbg8)6ATTdy5ZvQtm&-n1Dvwe}1Z5`u80mZaSNw{E|k!Mnwazj4I5#8e8si2J@o
z1VI7YN<zso;&3<av(=CJ7o|?gl1RnDi3z;aQ2Zz+HQ6xC9^)8BMA0EX9{w=-^2Sw)
zv2=}XMI5s|$2J0Inma974n5t~UnE^K*0eqWPPvB&f3UH9Bab-)?x-Zavkb3;$(q{T
z=l6v%TyM=0&LkYVnpPY3s<;=hS;U<cLh%p&2;ly{pBb1M%(piptSgGSfL>NbP!v*}
z)X-g=x<0tp?g05#u|_5+TuXSUXoBa^d)6oafk;Nry6(B9#{j*=H+L^mHm#URB!+Ju
zqpU9^+4V)Veq6$%ssbOAG`dK*iF@fTK{Bg_rMfp7#Q%kVjQIN<U@;|(wiw8HIK`Rb
z@JxcLTnEc^b900jM+0;7zFUlwASX@j;UdF(x_Zi3F7R=hu0-35ksz@>ukT&qPi;>P
zep|f>f>YPhm9ux_(2932uPcuu_-ZqET;x#vkp}IsO&#svIWXR(>2D3gH_xw(l5&lk
z5rz)eY9^1))_m0>5-c4W6JUQ4ft90c1ueyFXpxS>7CudY4dC}RHrvO^b3o1wNZ4o|
zyH9b;5394<u#Qpo;)+fbWSvZ9R^>jRUeUQ0P3c60kvF%`!-raz(4B{Ry|`B%3u<ez
zph!AvRVI0<8zPT7n^q8c#m*Pp`rx$T2<v3N`e8w@-NK`puk#$w?vLPgZ!@kW97zQA
z&mIQrcMk}JbG)Gz0s%l^u}kEBz=IZ<OrKJoj=@#d_fOw8luw5w{IEYPl+!rdx0M&A
z`o>AyCS<X_!c#Vp=l$iNf1=Swc}8HozRqG{pY`u9n|twy1LDPc5C=cZ_Iml2A9qJH
z{pM`3pWA{^Qr^>FVjZAXyg3!CTCB>dJF?U%mjm(ESe{BV$>s<k?TB|eZUe3If$9_Y
z7Zhb|Tj@uI(RM<(%-2V<2HRZ|=(zs);Qe@gjSGAoX08u=W&4PPFl|6U&xWuhd~{Vi
zr7<}1O40XO7F)u9po+#jmQAm64_hdQYt?}MY@=6jN;iEo(@sjsZZc%9{xa5qYz<3-
z4&{vw=gS9Az0iL5$}cB%`9VbMvdNLKpK7HHk&h-KMX9OA%A&G`)ewBj*~V<8Y85fs
z3_GU_9p(}`-nEWufE<a0sgUdlFsE|9+BJvPDKU5@@HTp-(SLxOlYCRP3Wzg~*SStp
z=c0D^J9sJhfmo9DR0>nH$JFd_q{a3@K}4UE1IT>g0-6SK@@lM8Kfh};tp1CuGy5Db
zDryq5nfUEkx#bf3|Cgm-#k{_nyA4g0W(d<4O~^(!?Rd+q#^66u2-G~QJX}<?qZEYR
z5kj0>;P(m3qL!7D)#q#{DpJ*Z7B0+x+Od66`*=uYF)1nZlV*`36j82lu^VCH(tNK)
zn@w-yTflAk3ttZ=y6>ub*KS<gVZsVCnV)BhjK3u`{KE*{MWbzYp13q7DlZk6jk;N=
zoOz_ldc-8Jw(iH~9O@tZ=zA@g$Y2%X!h8K?L?J7XHK3m2T@FiYg+bU{j>KY9TPneM
z+8t-6yTS950Qqf;U7<3<%lG@EMpk8n?K(xS(k$+mY>pv0eudgUUV&TKtS8y)3o1)-
z)~CDQWiki(#?j`p679OweL2tLzQ476EMwZTc(EKIQ{bS^Ma1pP20o2Y=wnjPaw-eZ
zt_D<Bh7nSGQA($Dt9Qf)$)z<t5v%Ye(~`UlMmd-8r0y_Kh<r!rG*hU%-NSItx<A%h
z>_QvX`iR`m<3RVut&RGC?nLrasl~r<wC%MRtj2CpBVSqTr6S;X!AZzgTX~v`z8eZA
za%%nM9m{|3p3mQBB_2)JLfr~-Wo#<e^nI^*E%KD4uQ>+9ZdYtSpzlu4esB?wfrd9w
z#*M=n=8%YZ-{6L7=GCvmUe2Yeg36MCuMAPR!WxHUjOm&Nc0ppTi}kV7bVG|3_ZO?y
zt465JH3E}(o>p{Fpxp88;D>b|H%wLV$iDV*GASFT{W^-|bx&(s+N~n9Qnkm5F81Zc
zqcORi*!Tdvh?fOgi_M2Dz}TiqHfh~uA4m$^Hp_JTrt0WECcC$BTNCf))%ELhP5FT4
zjr;zb(S6CXE96GajcOP{%)Ji}m&ESqo?pb9HxYe2&(F628f(pZFZk2=f-8oGtIC{4
zysS+{Tqm1kQ3$L=NFz~48?_HJd!X_7rkUj#k$soQ6{L9cTR;E%R%^G(ma(5f#dkk-
zoC>RGf?nspOsPOp-qu=Ydq%ZI_2$$^B<#}reQ2r87$tX*8n1%c-4CaJ)a3Q}k+xu2
zUl>7S)0In0jloC5rbX&;#D5^4Um>UW%=EF_gL~r_M*eFG?(O*zE5Ht_qb)1u=SdZ1
znx6Wd?s?F!;9{TpkG?iS-hpJ#$rEDY7-jExI&B3OUK#e`?pg~DisR3IJ4>5y&N`rX
zil4f-rwQ^1<9~;lbH#ct-bb<-Hi4i~x7P|QMm*(Shz%X+T}bnV@tN-q@Qumw_m|g6
z%jJg>6oj}#(RIr?Y$m{lLZ{_hz)~%|`NDALuS1yWVvR)g^a#(s<#?Flb`B!Oisx>w
zoPR75=w=o&#np}f9luVxqrLsO!}=>oy45TBfR!u7veM6Wctp(tHes$JciJ|jMBQ_@
zQgKe-wC>w}b&g2cRIkr*xHetH6~9xCi6<!-=t#l7N-C)LxIYL?+uAd)lM{~aOn1L7
zE@%k%*YCu)jz(f;%`toa+dUk~&fN}-m->!U#hco-04<{6Ns*{%8(1_Im>OGNv-O(8
zwwZ{M4s1RL8(C8=WP&4$%}4(O9n?I9{z@k+{rk%5!vkLG=6~vzR|36uPE-DsVJ~xw
z4F>8yXL*AdSX3YD*#O5<&3|&9N7SUC>cvEyOn5!w^sJn7+Dj2wN=fa;Xw9Q@!CItj
zI|T<7XRm8JEB4H?Sqi<B`#L$*5*P{Z%lwL;-X%}xwZ5gkFd;CmUt>(A1{~?+wqw9Y
zo5Sc#nlN9etK^DI2S>gKjJ}v}L^g$=+}qZ-u^gg!|8{7Ub@Ytdy*-1}AZd<wftD2O
ziJ-fIysP{zDdI;eeRpo@^XrRW42*g<;Qt$XY{*)c@2Q`lT_15Adn?3A1Tb^OoVCEV
zH^@_M=V5mlWM@kdU-_Qh@Bx0c2=!?L=vx%c-<C3`89`%?4FsF@)Z-Z;6KejK+$XpH
zXfqjZ(QVm3`6~0jU3_v-!<DXBU_2f`!+n3(+UhteY7&%zPph=Uu0u@d(j|CN-oSAO
z_CWD)5XH7``oxIO-0z8+Snoz-aceAiA946QP6@^-{$c<sU&NWLrr@>Vm)aemjSgZK
zGX6~0^SY+dSAoe^D!IV3LQ;t=g8<>Juq-g;d6UDQ^r`(wpg&S_%M52W%^4VwEq*jb
zLCWijC5#Bethwr;#|x@aol~{r+(^Ln^V_kfTGqVcuV(h6nKv8-=JrwPOb2Hw8>jnr
z+IJ%(*+`-5AIv0OZSvL$pJ@27+sDW_dS0hzkLd#aBc&%4R#>NJ?q={LKfp5638qLY
z!a`#fSbx<lciN4=eL2bz^x`k!7hmTTshdF+o4s-<ak+zB9%e7zbRdG-QLaDOX18-T
zL87S<`t{}GV-6oFlK(*O9Hz~wI19e!h|ZnYW<7fT{*%Hx&oI*Q741R2tdF0!AQhXF
zi{D`_4ymVVEGD;<)>4ZhJ+v8Zt?PPJ4`5-Rt&fLkmqT%z22d91TgV|QIzO^uxV9K?
z_y%GEm*Rxevrs{39g>8(hqwyXHM<zQH}$RQhQ(>30Ya46xVwSA^S=I=!qxN#=446`
zNE*j*<M#4lk1VFf7$`tzOGEb<#lOF}f2I&8XOOZw;ARI`75D2YbnJkF*Dw{y!L%Q{
zw}NRAin2_g5S@GxJrLeWNfB&Z%Lq0`<%)+TNz=QxNBJUYP%DE%od8M5p_CCl%BD#4
z^rtTs2__>y7Fd&<ot4_3o|J%=8cxkld2&gEi@H7)mUhXXtgD<TSSqqSKi2S-MlW1O
zxS>IVylj@BjB2uNB?cDhVpBramQysJ0>F#1XU8=@5t+8XHu4-i1XG9l=p438;J+aq
zX>uzBpO%t#vjt;B{fEapK_GYtZFp&Zd@5ut2+X95==$!%hZlTGGM|$&mWy|~fuif`
zyfDD)0U4+fJ()_TawBJrYbhjox~+5yih#uV3NxgH;!8#zic|Q=cWEj9jQn=eE^_m-
z$Zgz6?ohFs{oMOo=JVGqzF{yWIjSfv-Ty$sHggJEX81ftol#ox+5x$skV;fDVPdTF
zW8)qiFyZPe^_*Y`GCo1ihZ(~GqyyY-Ae2c5fh#;M2ZDT2`O~09xSOw7PboDFh+TBW
zqt=_dn(XN&&LO~LQXEGs#-~$)jhk?d9M)%r#4zm!XnuTNbUtmsz9LCM4lM<Z36u*N
zIH}0EtH@H9NXTakQ)InBcjIVtf&bE)N}B7i_!Pa6-zN^JYwbB0H<1P%th#&z)l-*~
z10sOhmAXpWT+Z(V-94^!fea)LCN#jOnK~^=)9Svy^N-=Z&;{Z74d3~%l3{t^MRJrB
zt&AIRytFa5(4ZpsxJ}&wVs$N$krbmiD8j9fVr?TQ`C|%Jk?L{%aPg18I}@)lc}E3u
z9h!k-q$2Z2dB7MY`g;eMSYIU2mU1OcgJM%d2r#KGQ%6OFC(@-9*wSr9O3#x)%jb|w
zw>||e>QZAxihpj;@G!-UYtT&{&nrJ2;{C<NDh}syd=wr5+?6|Ks2Cq&rxj?PET-<A
z$r_q*VSs-hb#hbIo1gnBF($c@b9c}k<lQf|Y@Qn)T2H-F85Tz%yogtzlX6#EW84d}
zVj&7|KlE6o+e5D=8S7+T20nW5!?Tue<+rBI_p3FSrO^eVQlO`3>KpNvaFnyn{5XtB
zGs{`s^Pz2?DExypbXJz>!tnIEPc-C#Y?z*?ltNyF`oWW{2>qTh-n2FUmU%MI0~0_b
zRiU=`&&2z4hMbDV+xtfk$F=g09%V_A5XhQ_ef;NtP)GV_;i8Ek+MH}iM(L)~J@OyA
zOw=C4U=K5`CX98IrlXD&GZvO!^E0eHtJE(SVmuD%i*F;i!zWU7D7cHXIxsX|oKuJS
zrVld+!r_{7TN5b^Apa`qq4i_Y`6XY!v(g*ds5ptL64{6f{UNh<9uhf76*H?M?QNki
zqk{8C@Zw0s7H@rq?BeL<Or4SD0Cl5C>aASa*_$;{%h4<54|R8^63aBpoj(()D_0vW
z#TE#b>Q5=<o@#v=?o{z+69G@|k_^2NYJRdJi`I{rE^r|Ek`A>0)N0g8a+nH1cmt4C
zQ4;YmwWqHTQ>CBSLRALOlho#&RKTs$cZXH>u|Q6^MCRUrbkV#>h3k5whkrxTNcIoP
z4%BoY6F0pi9*(d+f3UXFmU}~EreWukLrFLNb=JDW+WPx)`N7J!DNi2Ux6yfoY53Rt
zxlMoq|DG>@`oBjHr2-VUqTYfxYW{AL!DPhL$UI#Nw5Gq-A32(I15WW8{rRSl$WgB6
zl*GSiSrStGi~+9MJd{|(N`Q=@QI5+S{wl?_FO6aHBJhXL>&Je3{PX{^g9%3T<SGp~
z7+A>4&3N`)&k%A*F?x;00ojH@3`+3if+4}xFw-e!&Mft9`AV>S*2joq^#C#PM08@7
z6mOb(qr=YRD;D|5iRXfz)XGJirFY}a3f%=+LUDzSO*Eh549D;`&3<XJbdk#y(buag
z>|FbZ)JdNedjJikt}NR*%^uug;b8Kz;V#21QY@-|WlXDD;ZOO40U8A7ovHsoL>Ue0
zP`$xnD3K~#a<|EXQ)L#J%^>v3Xfo58gpuIWNkz^)*gS~X0`HYW%rTheWYl)blPIq?
zk)u&vY4&iGb@F}MgL_hb6OpFJv%6k|KBFrUxr9LU(x||{Q{%K4yXTR!lfrEW9R=Oc
z7Q64XfQssaZlfcX_QSs}{3@C|>I*LvMec@d%GK+~LBumpl`hS>4(`8`rwn$DIfv$g
z!}K2q3C1GcK+3;b(~Ssu(a3f2m-@_@?KZiki_LB@RPow|CiZttI=1C&IxSknQ~wMN
z92CEt^X0s`-}C%STCKkvDQI@AtD)xI_qGO0mg0hzMz+p-f7$_-@yfpKe<1O?;IO{g
zAl(#x3{R@lIRWBUPhed?!7>ccrLXR`FA+$ze5iTyj3R~!43GHG1i*11CV{onbmN~Q
zNrE|K1(tsVb-ed34}1Udv-;2Clx&3y(%mh~_NNbit3QoDRUPD+*Na-_Y3!aaB*0W`
z|45;Bce%?0{+|h5a$Nxez;*ZTh6dk`ezDS5{`=o6CiCX12E~Jx!N%Z(Zk6@{bEv}6
z>fC>zu5#Ox!{eFs46QzxZdzTU)DP+TnE4J8?CE#0;Oyb5HBB0?k@Qk7pK-RTQ2If(
z2R8q2bzBX<85ZotpBuK0K}52f51TD<wdEB@D4S;u3!<)OBpQ>_&_a*>cDfQI)1JW_
z<XU)l>S7vjl*#I|5)-%C9Air!>s`Nrc+R#jcK5}1*~i(Z_R*Og7RzbO!b4YOHD8=`
zLaD1f$Qo%8INAk1i3TTMvC}f-61x;#c=GdUz_Q0!fpc6}<suA6(HL4sAW45_$bV;f
znb@)!J#ET-Z5ZSU_0=j+R(%o(e(Us1QtZcipHKCQUz{{{rc^|AE7XiGCBeR-L$hiY
z`b48g)}_mG>1c>RQ0}?mSYKxB!gsZhl8?b%^Zk}b`ej!WoZM+WoXLUUvM<?(pyyL@
z9k!>^%AJD%V0JrAU53g;(Q5_AomhUBB*QO{DG=%IIUhW({MyU&ZZh659zzYYUI^A2
zcKYc$eEb^E20pesw>>3ShI1H6PS}|Y7#^?Es2$9|XJpko{NPRZD*6St6V3lWRa}K}
z&=yic`c+@{wA@F<Ylx(gB6mwI0&-ltuBzVj7Wr;>g<PAZ(ARH(e^a@SeWT*fJo@`n
zif++o24Rz9eOa`o4VOF`*bhwV%vnlX{4gk)g8xSC?hV&#FBnA~nL%$)D%s0qvH>Oe
zjkdQ~`^t1N?Rnuf;8MSk8Ub!Hs$W&Pv0Tk`o>Us+;%E()PGFaZ5;x}MTW<NTWuw+i
ztMXTol^Jj~x8vG1)z|f^e=kifC==U@Gt^k*4|w-x(sZyqwG!i$3+~1roR{uJELWS$
zLK|5p6F8r$zxEP+{kF0?w2IQ1{ya)6Ms121mGVGi2eGp@)Ss-+i=18<BB2E?H!g)8
zL%gAzem3WX7KSS`@6y%0=QF3Cce4~mbzI@_tnpF;wmd6IUu*t`b0Og^eAE*e|Dt>i
z>v!)2EGu)d_?jXpFYIvzRR8#u=pVZAgU`wIHy)<;FX06DPD(GKD4ILkFtx!U1lG$T
zJ$;yJosoZTh_#_^Guw!rgCk&zyzI+uP~U-j`nwP7>RcWnubX{X8x<1#n=o9i*&A+9
zmp|7tBw#23$T7~a&_}2JHp?ZS<2^}A8)Or0L4ijRrTeBDi&%?rrI1r9-F>{6uR0g&
zX6C6dtqQDa$vs?~1Vzq*yY>^?5)co>lKBJ139-qcQ)lUWtYdPBTybsC)&MD-wG#8q
z{-R>*^^;r>!B{_R6E!<^$J@pf86D+op*ELH8J>b&D9Ja`iC<4v)!CA4<QLZb2TO)!
zY}&!Xr4G>92`iLLKVLku3Z8kzz4p$+7bm}lyjbW#YJ21hV8nm*T<c;4qS~ll-YL#5
z&0x=88uskI?En3TNz>+KmI)t05YUS0r(}HnWod(Mw7>RG_j*Rx`s{J_0W0h!@~r6o
z#Hm2LQH@Zs-ro*o+Ei+i*|Zo#GugwsYSzjk38@p=_U`%C#_1Oi!Kywz)D5|p`q-(X
z8ZG|NIEmx<tW~K-$%4?wor|I@ht-M<vNWRsY?OE0e`=DS%F3(?^vOOm@~+EQN&liw
zs{e^$uxqB{3YPBu^wZ8OemXAji|2b`BIBLUWzSgL><XfK3z$JNi4#ZfXoYt`g<L>v
zozW$nW|S`g$5kavWM+${<49qUX`2e~OQs4rK~quTmEe0yEniOs-VeRYJi?X;yAcTQ
zXcQ`PjvKkH%KGT4ch>hd$!8Yl7eD+5Q>2~)jPgnEQx!|%J$<Rcm^Z(NSX}We6lI}E
zVoWD-WW!$+F6IOc$`=_0$>J>_gQa#yl?{)(%kia7t|su{rM$GCT26}j*1~Tg6d^3Z
zKo5U-AF132Mm`c&6Lr&Z*AE3LVypkJA@y~WEu>~B1%cM=C-A+;0bi_*cs3Rv4L$*f
z8G&Iy5Cu`n0VY*r4AQF;h?~!BOZ5Rf&iIdo+DrAOSHa7G-;QFt;rhy`DD`=ybRlt;
zj}+V6QqUzk2&N(}XP)Sqc06cj35o=8mE!AWgeN5lzR!&kBDWNtgOqDDf|jq1&lL&_
zbC%<bFD5wI*)Vy>DJ!EC*1iu5s+fy;Ib0bYWf0s;6uv8{da?;3V7xk13>ph`GQN+o
z#wTK@QWRvC+cLPgqaH)<%(3xAF@Y3!^ze}egK&EBKR>Cj>H!YU00AB;E!^m(%i3xY
zcl^4(1iK64rPu|K*~yDXD&B3dMr97{J^uDlvPLl#wi&0DE|L}%2q*y)SibUcHK}rB
z67(W<FL7>#Bz&70+9@#Q{A*na6!eqqgveqj21`;UqPYXPPB{m1d1C-%&UrCMJ1b<N
zlSsU|nU>TRHe7fjJEcM_o1D3<CcoJa;$s9C%p{{?MnTEG5EXnWYXeZo9ltfr^r7Nl
zfOvF#D1h1_=%FoiIxWFT_oitH7fIn};9$IM?QuV(_u=il?lK_u6lTdt=~Ob(^V21Q
z4Q=Z)M*!$QkO70gtkIF!sF=XMc1I`@q{ds~X2RN9Jc8>IcOnPD7K29_<jUm}Xj{2`
zra=_>GDgB@8#zHNt|Yf#3_xO={VZZ>N@MzR|G1CS@d`oU{7fetnxvGW&|7L#gJ?Oh
zUp!w`CRMth@5&et1jcbDi=|5y9!2is)Crnb6v?7dj!0#K=?xTYkw%w2Y&DgvhXtll
z#J$o5m>!pr%JfyBCvv*v#Sf1iGePPGe7#pGy>Np3xngg;O)Zez0l%oIIuD!{Kk{(3
zV4<)CaFObOPXVE=)M8TF{5Qx&9rf>T07ObYx`tKhKM+A5U`ae{tE6KW9>jc;y*Q`N
zIJC0BCcI=TweI}@(7d0KdHRq|c1Cz?b^S(^9}E<Z=08>&Tvk7+$>NgD*tOHW8_l6N
zTcZ2*SX({#o$eQ5P0uvA*groTi1qMZ=z20*==7xQECsA(q4GQp72#q26E*=h_0Sjo
zZqZGp&-P?0(Qki%4E*bXY`d@eaoM~&FLCaj{XaE+g<Kp7(ve&6Qg%6TBf~ErFnzw=
zGk8X$3uWg;i#(L6lRc%KNgME+m}Y#n#x{mr7^jHh2c@>30rAJX`NDb;?ws5>3b}vI
z-oh{)lKpVs&}nCsZ_D6JW@St~JJLQ`G4i0Foh~;cUrfv5?D)!<kpb(0muOVVCc-#q
zNzC6~J{Ej6Z6xD8uI#5a%l5rJGS8jf9Ga?5n>(3Q^#C(qRV`p7{aetn8*4u(|La2~
z2PNyC9>3EoNfA)6K;p45(yS~+pRS7B)0jIYuTwv?o%l3K#aGq%4Y3r*;KU64T@(D}
zt4{6^M5t^odouqEL6PW7W5;(1M$`;+9C6J~3bV931brf&=jDJW6PD<J*p;11(?5^H
z=U()~WcYcH6C;7%goerP79YNyNaFHTY|Vv<Rzmx$XhvR{GDgvMUqwc=s3h$(cb9Bm
z;ohVKw>AGl<;$A<H*bqyLzh0yM|BQb8j!Ka6lj4O7*a*mX+O;ojMF`+8KDa4f5H%;
zkOk7=cEEH9oHfP{7YD!cyLt9dO;4etBI?ZY?6^g^r-tvgWan<`V0CHD*K>b0wcr&+
z!Dt+hxYaH4sqSE}hd(dCF?1ElM^*j@+Bw}E=c2;fv}L}A{0+%xJtRiy--P{9f1YBq
zW%3{BU)|+wqm<0IbNS4P4_qSB+{XsqksJ9VTG*gQVGiDmT^(wP+fM-lm~X6d9j}|L
zHeWzVF4TEXIa{CpHda5{4d`@BcrxrpvmeJ?a0<CJi`q3TW80N`sB1P-EF?y8E|juq
zn|8pZcQ<}vfqtgm_SARjIu{r(vD`Cm7x=VkFtUcP7v^UgZYZX@Vq;T(?p1JUl3kcD
zx7{Nz7_QSE(;vh{p)>475l^q^L+x2$eL9FK%YdFm0Uh~X<0$q!W<i&&?K`@??u=Qw
zL)kk>>%r+RdhCN3_mA`iW|HHZ?d^hu(4YB_4<u8*SljCdfLsOx3ExC%Y4y3>yEep+
zq{|)%TvELVs7c$s%oY_xB?1G(GbDm7Hpj`YX@lzuc}X>C5$lz_Y%)}qpK@TgcG0-f
z+YxyMT*0YMHD4d6?rkSt{9QirWlLOQnTu=sxih!(nRobxC?Z<q7Pllj@y;G|pIF2|
zJRyjX6~YZ5OFwl3GIFL*R6(z{V21VgTL_Iwd&VNlS@1yr*I7Jlu}5GN4RC}^_FyVs
zkr{Z)>&{V-W=C`n1KLdH9U*mS5|)Hbl3%faZv#$S$CYtm*xI&{b>C^dUg<6PW^NS3
zF>c^4O19-^Mh>ynQ?C*RSd9bk@mOE7wxZ2Eq3mG>hfi)7lHCS?N2x1btE_VZ?PAkT
z#(>)k2VXy=8p36tW(iIO>tQIW7ImGI3tKiK?H(URf|RS;rANUi_}@5=w;}L->C@5%
zd&Hv+IOCXDi^~k6mN!kS4sY_^2GRkqzT;4lnkW&=nZsKWdXA609~E{|$Y-}IYe4YL
zKExqK3tBE4f5XQwDj$i$WHDaP6_U=Opg!YOYUtlDi7($u0k`<yTr30+R81a;D%i&7
zvdLY%H)zEKXs&c=8m$S0l!9s*v5bViuyJ%C5DO_A#`b%4^7OY6#2g=@=2M7>^P6DW
zzfoDq<NZEUBB%F<I|D#ofw=W9&2}*z)OH6+gYn@SXXY6n1Q{4H2Cc_ps0VWDTL0dg
z%FQ?{_$|q&y%pf^@GXA3SoxGa1**&U{SEV9Ivgwhuk{oYZN8X@H!p{6{TkumJK5P{
zPYRKC#$5|j^v<8$O%qePNoM>x#_gq8B6^~)kU%J?PW~=49z^EA%Nk!VPE3jVlEqwi
z-QF+Tld5(E^n<|V;dkIEd{tD95tST&@E%zYVWh-IZW+znm40O>*LXbeRU)YJQ2F)6
z=RLSDVy7;8I|GPtsL2Rd5|G0ZOAiu%OT4HQtiNz(biTL#^Bys~3l|6gv8vwWJ1@rO
z`xy%*s@oixE%zL%C=1+Atsg@D2cmNHu{xkTb9x}g8OIK@;|M31vOHcT^sD((-<<B5
zHqmrH>Yw^i%@=z!@-E>qVvTZ@SLxm$r<C5-eYRprd9vBZ@8~FokG(+Nubc@BtY=O{
zTBM(lR-0ofM;2}r+AWB~XJ0I1r-6G<qqeVpay75(-qHq%Q`S31lBOujPXXK+!yEM?
zxxQbhrCCJGUi+{?y17r!#dnz&c0<SVyig(MB0$|AA;mWHHLJ$Yl-I*fWp`H=u=#$Y
zmUtJDNakI<>~dQED@Ur76Ap(a28~eTw^A~E$^kPyE0lw29%0dZq#7f?K+8X-(`NFH
zmVKp8O1#Mb3P}fJ33yuyRhny{7^D-++naJKvDD8on*#tmfvQskz%7WxXaueu&*ZSX
z5FmjPvrFIFaO0`eaOoQKaqzxI;2w9-c_A^QNq}7Nrrr|JMK~?vM~4~5Jk<%C09miu
zv-Kivy4se0m!61Y{PvL`pFpm?<I^I_d{E&tFlO)k)|Fwx3LK3z?&3a7d`4|)(;YMl
zdPWg;c!Cy)nO=Q^Wo>u_!c!zKzndh$<ll$RCc3xC8tvf_8*u!hTC@}`Mqid~1gW`Q
z&k27_6o`Tz6f=y=xkX#mf&%(A;}?c#LFo994J7PD+*6K^roh$}PifFw4EQ}LocNzu
z9OXEgPYF>cT}UMO{8ef#<EGx+hcza}7?c4Alb)z(6#7}P+-12~48pO9cN$*?rsG&2
zYE<d9MJE1NnE3xC`!Q%tPaOlNLxtf0Cn3q9W2zKTqbYg96yslyoOkalM#>y66+eF4
z4Vu#A+SUL`0q0`o#~Bp&m~V@CD{mogCU<}Y4AP5$j9dgTYcjGBsqHp1l588P{dCfK
zBTY+M)xuho7+Sm8aA#84o(y4CCQ+J+j`qBr7BAm2L$(i(5y^Uw<450Xp8!Yk%N@89
zC9t@WIn2N**I0?3aj)60BI@LbH13_TC4o3&Qrg_qLgPxq7oDibQt^Qh3qrQIXRtBS
zQs-7$=jZ|XOwh-!-^DkSPc~RU?3g!E?TX~0(mf{|sV&<L$YAInUGZ<4-G#(CB-<xN
zKD;*&ZR{I}iXRXwe=j=aHB1ozPl^Gn5EFz8%O)IU<m7~{l9B@A@7DLIARr2=j)?`>
zf;c)m^?3#+mx?)RsE9UKSuE|+5P<}}2BTaywc(nhPv~nD@|ew=AfPxUS#n9L%TfxM
z%2P1XUd+vK2}Q!1>Ba4YG&=)~LR5PtC{YqwV?FF&ap#uJOCvlDx%x{Zzr_Q$J|C90
zvyyb!)IlMEpuT}CHx|&aq}B~+6a$o;et-hXLd4F^s>)nH!4#+_60I1^%{u*vVN*!}
zD3GC3n~G#<`9wS>$1$gcSl+IgH;Pwb2KbNcq6YG^WHY*prO;p_h7*pjN)ksYy8^G*
z!__rI$#xvWuU7J+3TrB-Df<{|KKuuA4|8Bk^w)+*%~*6qo&Svef8}9t5xo-}lHrut
zGKNLWP8HM#toOMxWp#eeCOt^ks-B$v=Bp=Hw{Q2<=HOqb{p=KA>n?_GUi}QY{0P0X
zj<Vc}Mx^)$@MiTZcV|mGq!|q%I`;dO_|v7l8#U5-%vczV8QIF%$*u28+q*ydlaaIR
z>mDopHF$`p=yo+(V?o#Xl`S)g+-9#R?Ou3(@dSsY$U1|c9$(-o<6VG7$vZp&E)Bdj
z_HhYtPW5*|vy8O4^ha=^Vo&*Fg55;phhokzO`Td=dj12ca$n`p#g$)->rTBC8aVqH
zNWrHfwLM1S{rneSt0yma^YbXdtlqQ&OT>%r^*Nf8l6h;@a*M$L7anNj2XM^4h%Ff7
zy*Gf&lOj6pE2+b!!9N&0%;XL6-#namsF5xWH~a#44bBDfy~JWZiHJD9$Ys-NUw0II
zG~TJ4O6RrYz%|7J5lu__!ZQ(j#?2J}^D@<I2=8Uews}BsklH9}7e`l6>ZHy2aN3)0
zL;XCsq`-J8{VdnynyIOlwF1imOYB^yC!oMPDf3+ANEow1U@=t;@BXbt(rvOrS-`65
zKYz<NRMPx8zt}b+9a6mKzps}lN-e0tQt^%}c$k2KNE*t1-|DaUMv72hnx0c{#FnBm
z7grG?0uuf;R1z}GNVxv)tgwH4i4)FRw<6Mh_=&S;Y&D{M-KWsyuv9H~{3oD@0;x@|
zw|L9(Irq{4{G%VkGAU^8_eWT9JZsfAdVZ%xKZsg9!;IfxWiym{tbpzVz89QFY(6%H
zq}uIghdqkimzQt@F3@4&8UIfp_o5D+XSGuBR_OlgRLh1TIZIJ)wkyg2XT0!ig*d^<
zq5){eMp6$2=@zxSiu}vl+(rjy?819``-g^&uH68mzz2I`#+DQzd$^t=J3A0)`x<`7
zBfKV=6=`1c*Tgdl3pgJ>ng4b-GDz>e#-<XhvGlAlJ?b7DDja+>$Wo_CX#eo|;R4dX
zf;_sN_SzpWp33d*CD&Pc`?dP_?Uv|~1tl;vzkrYTRN`bd)-x_8Mx5F1a^0DnRb;FO
zdHHO0yYalgGe9i;b$Il}{l+tsIzfYeHpN6*Y8`TISlvto!QF?Nlsj3gw~@TtPdfGk
z!cz)sYN`~imk&HPsOKN{<{(|(I{)f9_TR?IFw6Gy8YRr3QlrQp*9whuygC-v_$Mqj
z8u8&;%H8bzFS+=FYw;hswBQo!2#if`Wc)WV#Qi^U5iZyK^L^BP@89PRi!R#!*udSU
zRummE-stM63nfL(%L@S#$WtS#K<$T7*k$v<i3jCub!=nbhHeXIgL-zu(lw4!?p|14
z%n;mti4b`a&02Rr&34duvfB;r@gZp*ib6*iO0mASywqRzi$1hdms1FO{vT+Kr>3IB
za3doFHKpw2%g0r|X-LEjLuUKPAge_XuX5iGG3StcLOTI9E(D))OG$cEJ_;gvnS?;$
zDN?;)CgG+1hs7J9<|(aDW)woN+C5ACuuSb|@l`dbL!6$kR3RXP>&6W)@MUI`ub;k&
zP0R3r)R*7Yd%FYMAC+XGl~&Jwl2lL49#q|v=4gE@OAYvY_T=8~>X2~TO9lm;ls35k
zmgbCRFaxLQyY>JQrA_!R)j8rFgz*b^W@&C@mZ360(<=LABHW{p2NKnoK5jWy>*tr|
zHeO2#md3F*yiGJG5QoQd#$&~2-f6BOQwKhPk^X5<eF0N&ienb|Fi|xLZ-`eybf7(W
zn0AsWeu!7W5|s4W_)mFwt#P^h$$63{PP&v6Lg;iAP)KSfL5bQ(TQv$z%P<o3XfLPT
z<Wd<PU(q4eaW~!%+sG}$yS}Wv$CSnXFh%SA4^_{2g*<kKq0);wwO{tcdU9@<7YV4;
zh%ys{mT?v_#rwILk}3~$joO-Z*JJL7rdd)xzyTMb3d}p@JV_X$roo<J+SrNTXICpZ
z|K{}`qSS-q)Ofz((Y!F}@StA9$y<Uv919WIf(fOan(q~TjHkFvY&LOzkdfYYJY^3<
z4*>z25_0|}Z=$o1=&&a#v1qZRTtUG!(?qtoLpHDcpUt%Ia4$7aC}Szl+Fn0HStXaD
z|3@;f84r*4Vs7Uc{t>(rte2zBm%yW}S6S0h4>%OidZ}MrAY2gE1X^v@9eThj^YNv#
zczbiEBxN_hXwVCDg?urS`D<w8YVVox*24YBQU$a-Hvz-q;I>kePW;j$OoxK8z%ci2
zYm8KEN%Q?3+{D*yHiu7sD%2$Ces#~CLY2QSpl8L0Z5rO@(U2!_`wyZ)KJzIt{@2BM
zkL|?A(2NBevgd>+r!}HE%O5|C-{=(^=tW^C0JBEQ?6;2^&GAcWkmg6QA4zM7P$pe#
zH`LSK{rDd%0zcXdb|1BSWWHE*I64Dq%8gs6jC5Kq&G8p3rBfQ#y`#ZT;GMfN%QUDV
zvPJ};J&1nLC{u~>uGofMD+#A`PYkwaqfjZ%Tvv%F8mmUIj@k4(jA*VuizJcf8;r=!
zw6S9NU|1Tvof7ij-6OYW&%06@VjJHMW!IyB?xx~%3QObu5*${$pMQ)Q*E${ljRalY
zHN%!<f{RFQaZunvn}{ph`6%)3Bvq$yxMUX>-^1E)p|>)P+g9NNuO07OZ^Q(mu#v6=
zyv$>6EugfexSs8)Mv&Hhc;xFb6m9Zl+3afuS>rncSiwLpp0YIIop`)#a*KTC5xw*%
zgj7vbs*v;p@!yXqfAMIO+ZlyCson8rZ^%d`B1QwmkFBPj$!j#h(sn)NPBi#|$)&`T
zUQJ0oLvsfiCmMVYrBS4?&%G{94n{L8v|ky&f2Kojoz{a7r!iGm?dQj)!TI!vMFzdy
zF6CMam7xS_>I?&XR6$ViRPv2KZTBk~1O|afRUju`4kkD*CGosnj1-3}s+T~5@RAj@
z$oeAw4&($<bBR+tJMB%=PS+O~c%V+Zv+T=<&;ENk{>Dw6g?8#aO+hw%P8zhDOKI~5
z)X(6JMZ!E!RT7ndd(#4GP(=3M?SYOdg+d#odpUe0cmu9)KvqbIs~dB5@?1-oi(^i)
z21<UZWl0zk<Ys`kUS{y+`Gbgm|D))<<Jo+>Fdj3gS+r=ZQiN8`+Je^Jt7c1WYQ^5O
zD2+X<5!9|xYR^(5Ms20`2x8RUgx~wT|Hdcdc@p=1?sHw|doBNsJk1l}Ts2E{vgGRB
zk~_^8$1vn);o5*$#24_tv=d<vxzTnB?Go`lO}vJU1ZduU52|fBs^=$GIY|J+=Lau;
z8|`#9HTfA=`27@8aq+_Y{8IYj%u(XWTX^_My>@yY47bqx8Y;~cQ-PC4RleS37zx`E
zs>fOMBZribU_lKoxrHS778Fo5-!pCxljZUZc^49xnt(>eRXEcuF^L)m;l%sx&>qSV
zCy-Sw5=mwVM4>zSVDoWhgIQgi$T4<+5UDjVDxOy&v6!r-n-Cvo1u_FObQW+zAc5nf
zu4!4^Tw&C;1oL#?v^mMM-&D@WDLj%X1^Eje?`@(AF;A3NH6DHPAP#oCVzWk!;nPN5
zz~x=F84HIzC(`cwp*Q46+X9$$<VNuF1PO{Y`7sMR`1nG?*>LX*AQyme;&vY{2eRD{
z7*ji?13jF`NshA=u|yT%BZ1v>(ij1;7Aat+<N=WpLw#;Z^1{c?iW`=Q<?@JlD2e!i
zVs58+g+*Rur4XJfN4kN4=Z>V>!+N#5`sfoJiTC%eb@1ug{Vc&+X}K>Xx=NUP;E8?d
z>L-(Na<5+EAx`$x?gi+zzHnFM2f)>9z*VCDii9PhH?B|A+r$*n?T>!414(0I)+tai
zgx6Z8`@S|t#Uua{LPsvQBYBs$*NIpUF=+F#bgcY9v^d7LquNOaVlGJ$R36%UWeagr
zGJ5-2KUu9y$$>h?k-1Eu&{Dqvv2KlXtO!G{Q03<l=Y#>QXD&LFu)N{L_1Ht1VFJz%
zmh0!=LAT``MA8xh%$!XMAzy`H$=`$7*ao;crrV^>a~g#F+%%h5eWX@OV0!?22B#^$
z4;1FCG1$p}^~U`5?`>Kdls37yl=%Msv=6=Cb_Z*VBPoa&#L;Z<+%!Qf@90-;Un}bX
zC43={y5)`38bu<ze7XUvm7@1cPexYD0Txoo+PB}$qR)m0qhSKOhPoxqu&uGWPe`|Z
zGT4eT!QqHgmCC@wdgb*M+XS$O)71GU31>=Rnh+1HHA<cQ{3-#KT)}136tv*~gJ-Lq
zPG95oQ&sqb<A$A!`vK48&qRK{Lv2L@tsZWN)F{@sn?(_du?iKhc>X<%L%u<cH*Uz?
zqfdF&qzGbFqp0RQJKs#KLjh!&bndyt3)bUeg3Xu<P98M<$?F=TrT9`O!JUo(bCD7C
zulJ9u{N_}!Y>0pWxP@wPX>vs6f%$U$sd$iLfvWRrL5};O#>35cv;r&>V>(gRe<oZ;
zX`OW`Q3(y(ei&zI|9i|oH5QVP<sq(*ei@1Sv!m@cWnCXMkQdc3NwAoCk1ns*q50k;
z@`&M`p0nY=lI}%U7v=7*V)8rnE2o8H!CT&4Jx9+}((+>;N$)T=u56cZ&b8D%)VEMx
z*(v`k<2(8hXPLbVa?fzx+cc`xk}n0feK<w-W=r8Z%u*^7^o?-@rLr^AhU(3;<8t^$
z165PiFGpnlFTwuPDr>XYPqDw~M=4P0o0vR|Q_Uhv2C?H(>TC{k1&GUtkR{#GrPer`
zCBNmblE2^Ob=<6a#@#N}uhz0D!^edQywzUoYeU5NQ|n>jliBgE+TJ2Z?x8Jz@<0Bx
zAM!eQ*{Oz^$Q+f%6(`CxU1^JS%DaVk7Cyj=9LTg19LRnC*_tgUkv}Z)uJf$ee{Wkp
zC(#hQloi&Ms+ofCx0zn@Ze&u!G3#7}+&)FgQIDJ@ZBjUZ$zufPt_d<e_MD<jD}OMq
zOA4$}RJ&Ry3!xOC=P8~O*+)S`D)w+3SAjp$N4ysl)O(|T3I7-5MqGk#_3ZVs1nbG%
zQz+}jXy)}yb<n+O<&Paq+dncE;WiY7d1qH42X~Un8-^V+j`81cG8yM0!_%oEz5{()
zV?IsS&Q{ttU)yfZ-Twf4W1DUHmIR+;X%D}P0cypKV7Df5L$49~FZllSO^m#D?T0cD
zCh}@hBL!bp|56{5qPatsY@m8%gjlt|tS##gV0HjJo1u!qxq&P;&euqzep&8B7O^9`
zgb+W`F*A-v6zuxX+3-TjXXB{;>xq|-4dy42Gqgu&HKyF|HyUZg>Mo7<_UcZq?OHA}
zG?10LGrILuR8Bs&o>((UJXEtD5hzGVX@EqAZyPYu3SIm@^r^Se9wyqy1rP&$>7MMX
zlr^E0AJy#PUEsO))^o!tiiX;?N3Y#dj31{_d0W9M)fP%>{)IjoQ$76B!#8j{febt_
zy=-_aub|9G+%a(3=$9HKa)b{Zu>{@#pZ@3vZMF48EE)ILpl2N}ur;HY61mFFH&4O7
za-3IGm}t>+@*3PMqr~@E95*Z-LxKNxJJi(=7%lx|VbhV%m~Jf;_Lnf~(MOz&V~^fK
z4X=$Q(!e=_-a-o6nw&hqlIQ#FKnDFeE8KA8B?K6K-PQkG?7K8*a#IUQ)sWLOVfctn
z`+PGTfj->RN81%3J#W`M96wHy2Nl3flixZA|JK9zTb&~TxbGC=FB6ak_^M%BGSDUG
z$Wk;$gY-A=P~=<3BfcIZNy=I``yz64b%v*^ogi%LDH{7WjyveQigm3qV)Mu+7pT<B
z-Aa3k2*gyW{{xZAB<5ehqSLbVTDctS^R-tk;zJun-^VlUAMs-ogn3mSI<6q90$B2Z
z3hg`+h&)daiTBi>@b-Hisrf$e9oOg&tYr*qrxBz94=h`M28#+ZdB67Nh13_t6sQ_s
z+kO6N&;?7uQdNcF0gZmk>*O&`V}dxh*{h4vo`VJNg3(az!Rn{!dHtKoY@KwY5`f2E
zIfokpKPx8a_$}Ot71?a;myvOTNow!k)%pJj^(|=!Nw}P!7K=6xC&yVxY6Q={6uxGX
zgEkJ|qg<Mr6u#E;ACa;@$^(B12_SpjIGEH)yQ_OOx)m^v{mBZ&ZQ%{L8UZ@#bY~L$
zO3(k;S6{_0^`?aJtQfz&V*|@r+S{-c8K*DObQAp<J8=8U5%kCz6)7>yG4J{|axPI;
zBe?r&lKj|uAEHATYDW_25ey9(EJ{%1(7=A9je99&O{6V5g$HdQf``XBnYl<)Rlail
z3$IK3Rnw-qc0)yFTDvgH*us~!I?8!IumULJn&D<W9nZ!^9_4b~j9QN`@eDn+U-+|2
zVKr&kU{cp)(^4<PrKBUgJ>BtsMq1s&+qZ-9wUv4gLzW$Lm(sxNu2C>?yW2{8{YXyH
z&ix9Hd-qyXpVhhG_y7mV-`ou|EgFO?0>eFQ7eFW!4psWm{Hfs|F>8@IYL4}3OLH1_
z|4O4c-*H{$vD;wg9zSg3OQbPVVgjvbbu#|mdb%B1_n|ZEkSKuyhwWn4(BT6)gWNnB
zN6o1MDQkCGq@i7qy|WOzjGC?ImEII7YSPC8@Eq$pkaTU<&hPQUJWjsn@scHWTA!7^
z-Ze&0zlQ!?`dD%-vd>}1_wG@O5O|_enMIj!vs$SvkbyW@rhnhcJ@jQFR<CRAkwz(U
z$a(z~CG_*V_H=rm*SKP@U+CVm7xR@b78+UP#801m$(?A=o;c&wIZ{g~DS#4&AdN;@
z>*6n)kDT4}DK=g*Az6_2*OLUjZmJK32zKAz+&tgTuVW4X_E*ovLPnN2pq)3ni!G0l
ziiT%jzdU!Up7sJ(Vy7Q(%vv00QaKwslkN!+y$O?E!R1~IzZ1>>YF{mXQG=2%cm5J1
zK5Xau7X$ag7Ql@Pym;~0aw|P*byL_DQETDL;c@TNM<uSOLR-13G#}#sTB-6JR?Am*
zccLQ=?<xy_yE~d+Ob`iW;ASZ5N9$+`2vxaP1R8{g-$4+7W>2}Kq)67UgooYM8WBF8
zvcd06X9Ls`KaqdfBC+3dO3H6zL~hZLCm`-A*1=TSI7fpTnCDrEfOGItNF9inxvLQN
z53w0P+UHkN<;PM7`osC1O%GeiW5j|wo!lh2h*^Vvd`*bBC{b>8GsSa0)`XG=Ch*{a
zB*Z~X+Fy`Wjy<$9`0?>mVsz0QK)s8ZO9lkXkgrJLFoHlU1P$&LEzn3H#t^wX*!`1#
zoFr`B$UF?a9}q4F<nIzIvh~Y!irBsE(jnrZSS|wb2`~=8(jQIU^d-50(-$wtJa4<=
z<V32a%i~Bvp}J}z2Ydskh2)ZixLy#WKF$CQj!z6<7CBxPBT<!ctWaiPki}Gj*r~$n
z*j=w=90$<_<gC_8>-|rBZWW0pxl7(Q6|*P66Z&$}*a(hMo1X<Oo~HG!_7~5qrEr-D
z0?Fs91O@ONZBxx|&UKx)(x}{YE}fHbK#>NB%Y_T&-Fp793Asf;nX3^Dmm`1rX+%&B
zVu{U$dw_wl@2r3F{orN%q)y<MqwtWjz?C>)((rF}CrmBKdA<*i!F4T+=>=w!wdgsK
zA6*+Jj*ccFtp^NZwQ!PKObC|LTWux6L3dPk@bZZHCxN-$M8a%$01ZZEDgjOso(`v2
zh|C+7^1vd4c?RyDa5BBT+s-4BQW*`92a=XzP<@E!V1{cQf-pe)V6Z`kN(!`U!EOzL
z3Lr=w!Z2$@_Ir40vhKQlB}9N#u$O>2H8=gInmgo-D~T83sosB62U;OR=*w}GZ6fZ=
z9^$qy8Lo_V*eL^!F2}^|rR}o)85VPkq@fH0bfBLvr1WfK4C&e>twliEmViS?QAU+6
zFLEj*ZF5vZj}pul2YR23HkC7S$K)14ImT<%Bv0f(T@d{+W)FuxFsqsd!ZUF&jF=@R
zTR=I0^zD>@p2q@}ryObYx=o14KUTNC&&OD{JFjCfBpYNcc*;lzK-f(6V&Lm{B3W#?
zSvvSBq$3iA+{N;^Qc&(%0R_@GkGR%Du)pXj>2~C{y#A;NH5@?+q#IX(=_wZL#2g;@
zO~_G(z>|34NC>5;dedp=Ssw9MPTdbW`O0!&I!nuoywuc*H0)$H$l=~z;!F8HzsE7;
z+KYtxD%kwdVjc#BkY|c=Bi#o}Z;6Y%Ft9|gU_&?(qC>#XdF2x=QKi2o_F=E>O@ZmQ
zQR8z$t5tr6KBZ%NV@vzn{idqo#aA;grN5n3P|?II+$;GbJ4|32Rz_B*@kR_(G$O$(
zq>W$y!K?Ycea2gy@ZoaG(|?$R18eF8*8XO;`;?4fs!H<AE#4JoR58P=?G|d&Y*U`^
z;Jp4;iruaw3aIXU=H0*iKxeIDZ@4sLZcYAaY&wcu_}B<0)X0fpsCfSI$IDWO^B0ak
z_@bs(!>u?dSm=?B#V-)>UCj<nW%`jRZM8|)uMR=8tDlBB>7V-EsZUf61#*s5sEThH
zpI%e`iT`TC`fsbT)y9UZ$kAUu)xr7o_#g8@Qz=Ssq1+`2Hz$u*A0QAKP2)kxgN4v^
z=!ZsGJ0e|9lxZYjNH{ACD(aHh)*!QBg9JPJFpMq@h=2}b(c;$=l5A}EHI=NM)c&mG
zCw-G&Gna)I@2<6<7Ea$qcp{I;-#B&>q_G2s5P{&=2i?Ok{XZ0I3vbN!rPdSf=bI$z
z_ltA4du7ujUz-{?Bsv&>PIF;6$lWz%?TYxz(5pzNXw&p0Q3x*~herAITiV7GyM7(j
zMRpQ~9p!*@pM(#{KaM)J<N_smzd)L*wsi)Ul%ZsdbQd54c=5vhtMei+@a45np$KJJ
zAF24R!E^RFKXdyHSKeI^b$nmBKi^_@Ez%(Ub0O#2euCbUl)l~DBI&@mor>bPHMVh-
zw(f%Ay&KWoB>3agiqiFzi6BT1rlj3J30dv2k@+jY^8-A2GqJ}<?GrlGDTx=;ZZ+q`
z8D-Knuw{@CN;Yn?mISJGk&W*S(5WOX??t(&2}jl{=6nlQBr*uN^Wr_~wh4A@x~gd|
z*Jtl~$T?mUNalE*tgu2!itTWqzAcwG9N`t+y-0wXu@nYF!`8leCWJD*CmIp(R0vNf
zIVzopcsSrODvN9oAQK|8F0rZG3YO%Na<qH$XC=;WwPbeKz-4sjAS&caFkHndskx5|
ztK0N8M^M8*U;C#3Zl`r|E)(eWg{x=F46bKd1%6U_{*3?Wev(Xkk0xDQXsj`{^7?yB
zJJU`m$>q{8mU~YU7=E4IbTcp^%l*xC^MI7YM=yns%I-UW&2d=dzIn9vbVj%8uc(=K
z6T@~}P-5=QI%{9_b-u~J(aJ2Pc@q*FOGcG_D(#6JCjJ$LnTLmgrYvli_W4V-53<EW
zhM}WJ%EthafVHnKgnf77(yYrgqt=BcMcp!|(S^M80lL8{R#xwFs8#K<Xsw@EVc0!2
zJokVo=+3UAaZ;3z`R%WzK)x*QXJk?&3-_Br$FlW@==l1ZpZEPTu=?%EMH!aFYXU0F
zL|ztTLGS$YFGrO!{J;FOGK@AHHJ*>YrQn?I6$ws!YI%}?`~w<%1cq!j*dzE4C4DMR
z$Zh+;5_zfXR0tN}9CP=)&6CmW(ST{7zhKwE(DNzUE34MT+1-~db%E_pmV{!uB>ABA
zbnuhJ5;p6j@6JcC=soWya88kO=|>ZjZr;X>M{Lv#30i`<%i`^9mxgrLXD(i!h8*M`
zSwC|QqsmLk-x^ZGO0C_Ph=!8y1UL&-c$h2Jo3s!hPp*uHvNxl?IS7$>t1Ew?t+&~U
zKXpw%&&YlEzD#C;hJb#t>9t_LZhE7=+wTwIW4GdG6@l%KwEsL~l4^bBHzcG=K1eyE
zA5qA%5~*}Uj2;ao$3602)6|+f*F1DgQez#4h#*R&^p7C9yB4~R(=}$@5Qn%tkN__Q
zfnxpS-ZY<zb)4v`E-}4w9{qPZ!F3zFVLb)sWEy!wV8-dGJ-0(i3qP@=wP6>B$N;UA
z7n`-n;X`gV@6x|K+^i!g1<bY_9*L6NurmLcU>H=1>Lp-?`-VYczng*_Y$<_^NL#sn
z`doo7a?(z^8+*>&EEEqx|DAvz{He4FRqTC|;rbp0sH*w5equ3!?LiE9uJF?K*~ZMr
z)wX!!S%31Xoe*6FkHvS;9sO=5O_wjhOZQKl&H}o9^4F0j8Is<W@e4<$Xb6uXCn>|6
zL_h4Br0V0$M$BU+p~4MOzU=Wjd+{=P4g2bfKb8;=&(VM%g)|W=qd!ftV*H?Hh&SB|
z?PPXU44buVj^j(Ne-9+K5o3=-lRzpfcOtF&9Fw~`Dd49)RNvJM<{Lq%jygOZ(n-26
z`j9w8)Cj2r%jqToK`Oc(1U2A<YvRi;217w_dnQc`e7ASysD5Ee=-!EUo)=St(44G5
zHGq83&%A|i&c=;%B+;E>vgSDx$s&xn7pOy+%e4>|EIC0Pmg0$SSHh15FnbIHQ@JBy
zkk_()y-I^9oNv*U$_<*C_k|(3tQDYm3l+mBXR@Qt5ofsVV;*q{S10^DTMv~ylG#Z%
zo0(7VFKFj?QePA~aV41KP-STkM~Hdtjlh`B2Evy@JiB^roKUQj-YG+&WP?Y)|KV8`
zc_f|mN$$bY-ITr+pD7uZwR}?YU+#WRGCTC$eCK}8sG}R(gLj8UQd-&_3oD^#<#Uz^
zA|UAck;$A3;)Odv2fWYIM=uA$GitD8{TyjsZ!ZCrDo|PE6Po*QwwV^LgN`UjofO&7
z&cb0?qVuc=pL>RDk~DKLUk(#J6kqVvniIbQidRFrKvbQxf~39zkMqIqo>H&(%_UF|
zh``U-4Bvlbw<G|`?@d<`=`=k{Ui$g~&OX=*^50dlBfPf#HuzTb*oL*2bud)za5?^3
zW*GJJwn!v8(5!y28B#z5D#L{Xd!Es_?}KC&EmeRqj5-pFdWw@TSa57~9j1%q9SR$-
z-s(IVy&QkHaFx5d9HUj~D~dbHsH;N^OqM~&12fo_e@=8n9}X=#2-Fwq4F_~t)gRlX
z?TO);Y}i`od?VmR!qdMcU0Mxw`$`hN*dKG;*>)4;B(h@^{4Dbc)lvBRY&xEK&`H=a
z#av{^gq)~T@r1-t`bWS6&_$<gdW^nZipp4owb!{XwYG~l5e~jkp-0Qy`)zMSZk;9-
zl?ONaS7n9luTe=j5{%Pq+j}>~`f{SFkBaDcN!4zAX@0*|MfFjpyMR0iTXN(8VD1pD
zUoF>no?#VA`b)tjU<*$<W-X_^#M9N~Gk@&$v_zs42W`JCn-@li?W$H|4<N6f+$SgK
zgKLYwiySB|fF%76b^@5jm`VY94=VCdrX<1bYlD!tQrRA*Xc_GQOI5^aA&5*TFM-OG
zj1mCbBoI&se0O)mgpXOJIuJ~S@+unkpPuHCf-n=gNbeD-oNgbqf>=ONkitq?K3U76
zb@(ySsK^RUtRC$8G)zHgRzK0y2_KIl@^UJiE~q#nPJ9O%=F<O<0>qL7pllfsrzP(K
zee#IyO9(1?*pSr1XC*G?5QLr!;~;=gw#H**Tk$P4Vsy*0%1xJv60_89!5ejwgIZEC
zV1E|zHqfmj$llqIc^==;Xw5g-`mq9sw?<0ImGi>IfiCePB_ekTk^ewxFO&la#kk$L
zBeyl|`^3R4b^F47;(J;Q(wJ<J>z(Wt!LD-gi#xi5Oje<AHGFFh20&I}+mrZ}t;iXf
z*e$YGs*G8fvZWKivQ6M!ZFdnTq1v!>5wsBu2~s-xgh?uSRuRGSI36|>PM=uJx+y<R
zfKAxGrkH&_IUEt^xShgFl*P-u9`iO2Nubw9-^IBSz(mL<?InAfpAZnf1u97c=VslB
z{H8j9{0HJCmcCtBH?WCBxlirIDfzO%)D*&!Paug-AWPZVYqB8wi&FVHA)*&5;o6@Q
zElgFu;=k&)PF_kP!IM$lRT@WNcjfql1@}~5+5@8ng7@k$5spKxtN~H{!pCR%#u-vk
zAbu(dZkU<`cY=01*U7BP-gFom1l$R~5do;jBG}0?$i`YEzyJJNM_{2lk8bTZco9gF
z{fA2XrERH*&)inC>T@Tu)=AZ>vDiOME`Q!jK-~n2Z!W<Ht@;&%4-na@zKtPiz-bqL
z>nIP-6M-^p;T5f%_2Lt8a7SM0xxVS4hS6v}1$A0Xe@Rl=mLtPIL(?5Ky22-t6)<H5
z8>~KI)KT2o@J?nes8Q+|8H07PSbz?JV8VZ(C@2F&tQ}meY^p?nIt5WIdLmg)PntY6
zR}upBl2LFuJnkk2W?>aymZ5O@w^w=iM#wRchZI4!e6Bq3f(N}kEPt=Z2z*ipbhS8&
ziJ*js!txBjrE3Iy-_>vrBzp~J900s{z=U#`{mfwrO~NLEMN;2q^#X6SInSzkFZCtf
zm>At>?g<3)tQRDj`K${T558U1(wh}8#)9+mh>tx-gtf3>z-YT1)(eHu0RDWo0p{9+
zY*KM<g5B)TMg%3(Sq9`s2~a#1RmjTqls;`_IC{D`xImn^tmfp2aW^DY(}}QPBvLEe
z%<n@cd5Hrzf#}eC^-^WdhYv{wRPsp%2rIsrv$n<L_oFGnTJ?WpZN;|nl^Yg0IBWJj
z1YkL`8_8_R>z#^(DZxbEJhKeT`tgdB(Wzw?J9A&YN~@*D>b$y<6KBv7(h5LqwhgIf
zThLw>FPNC}&d%+dISif-Y|Jk&&(kl>UGixkQ50rJe~s_hRM?`4+k3n8XMC#zQaAqW
zx2e@r+m4gu=ESLK{SU<xTVDEQWR4w0!IC@2eFn8tlODqFo*>`@D^`td1>D1sCYC(1
z`1})(?{!InDN@r0*&og&PjxJYZa%e<th0HnSQB2KR!(O_Dwp*=-?8zy1_wJn;Ch*n
z>Mm270);RqP@jtrb2{|5zSaB(`xpjGH;xg}z(Bc{i|{;JeQhqRb+U?#z$3pXOF^3%
zioW3Yc$Yc^ZH=$VCxY@$L3&xUSITqBZ+Uqp6cwIi`k!?&;L0@gGKlQvI>IO&@V#F)
zI(lfAmG+P`h-JA`X`6aN-CF(@8t2F_Lp|r&$U_Y9C~&#<KeDan71*6m_mpxsA2FEP
zaT)3CYjbnHc5V9Z?fbq&5lZ}WQ$yJh5gNNzzeqVoABM&cdmN}Y+BEogH_<fk7ip&@
zPaN0lp?<S5OG~}FCnK+-LL$OAWAULwDcY6niO+Jd#7NqE@w2iem7<SrB^*gvVu}bJ
z7<UIXca=^*YaU7o-cfzbA7X@_$Q=4**~rmc#>6Yr(m34wQ?m1DW8UG8eA=7mm5WSK
z?ZCq<Au&Ak?i=3jjFEG+xm8>1dD5Ru?L*$b9Czn;whFMn7Fl<BWU-2>CYg*)tp%Ge
zW<=i))%u-i0u3n^YZdhevRA_a+%X|fcC%FyeqnVC<=lroS+lH0cQ1|7DwYhsq&>$h
z)rsU%`bAna>y|iX&OG@GO?&mbKxW7q^jZ&be`?$?=R(HhPH4AU<CSR?vXm;&9eiA=
z&YCFs+mCkMSW9?@yyR*IUW9vcxL6fy|K7K7esPhL-L}bwz0h?JdHqK{HzI_tiSdo(
z8nFzf8IBt$^NSN$Qqk0ULw@6yuo`pyI!^Uq1DLn^JKg>h&CFhKyZ<>LW;Sg`Ch(9}
z%XhfAytGqr{9HA0?6oxxzlrc;n>w5MMLpmO+<o|Y^<CT8En@j)9k8Zg^2#Z)gHM8O
zbYHVy&aTcrx@c&u35=ldzr4-mmd?EoEXp(az%1}~<qd2x;bBki6;J48i?&49_lBr5
zr<_Fn#>@6qZXNO&c<Sv|%;le~JFZKa=DR6xmUu?`4M7}!E6Bc=lH{}&c<Y@h7+x0D
z(q+cR&&7Hmsiu}GGiN1p9@q8G$wx+}gX2<5`z)Z25m3f~NZo&RXGfbKa4*aMpD|M}
z4nFJkZwtkL<{`Zpssmr90Ul(UY`A32Q<Bd(G59iDtOHY|A25>c4*q-x)(|+q{OW`0
zeXS2s{$^Tp_fIb$Hj-Xnx^TD2=*n6GhTrmKMXrLQtSnH|YZlkr-rT2;>z>I%{9cbo
zDi?JnFD@=$rM?Z;SVQKdEid?V=|@~rsB-<mf(IrF4betG2D`Ay<os^_zzg-e{WI3-
z#;2z)T)#usrWtB($4z;s`&*3=fm64Elz)~5Zri2@AYP{JOIfY;>QMHN-pMh8u$4D_
zBQS@+au?6;0NW|rm_XH!Wd2eR5PUDGe$RK$;V3<+cydaR;r4yfQGG{F=_Sl)a!%cS
zV!q*b%ONHmmPNN^7gS%sV3BdFXxLZCDr6)bxkA-Lb*boWJNbR_XD$D-a~9S$^kZP;
zHLb<#%SerwH-~*C#kHJC%cgDe;e^bCa__Dp_%N_Y{r1Gfe>Qv{8`M&;WBGSYxbp2B
z*4`Ew^k8N~69Mb4L8$2k+$5!2)<m&(Ac`_rUl!`)XX{smXTtGBONoSSB`!4k{wu%2
z4HdT2&5kYTSMwAbGpMSB1j$rl{$<EY(40>$SFj}zI56-Z$an=+H#>f&be(?3up8ME
zN+t6Cwr6<#N(lIw-480cdVT%%fMIt!f3o7A^V8|+LAu6p)p-aH4Y8IM2vhbIYsK!c
z_$O@dP0|{<bfwpLYS%DrciHWy8+p8srHZ~v&cbC@xorFL1SKBefX%aA@%0(kY=+@U
z;m7@E8V~s%{WHg7-y+)+$1;uvEFNN%L%!1wmM_R{sthIkKavlCZgd`*&Q<*sQYS(R
zaXQ`%W#j~{Cbmh}L`J5sV-q!uO2}#|>Bax`>$(S3>|{((NJJH-py_@H+}=FyzSr^V
z_q?)v)LnYI-I0aGkXZUgWp5qr57)(*tK@`WT+Jn(NjCjn#{9wFqf(~DKO|9>pY!GN
zaOmIQ6m6L%x*u=RT&-~LqK<hb#RN7<q316X71U|Y%F1J-S)|WI<o_)!CQr%VXS)Ib
zjn0X_MY^@k$*EkgaNj}&W0cgoZ!GTNy3QQW`IAT(xjz1i&=xiLjfLc+13c8axt&ta
zDjzsTg*xZHlkNE(oBIFL>}x~5QMIZGoAr_z3at})&5HO-rg7`T1IK(x;WuCx9Y5~J
z**k?Ps-?I;Iw~fl%+Y+Z7y1HNCZGHlFl-XgZxf^c+A|TT8oYiZ;q&|l)SP@}N;mI5
zMRQe%#e=83z7Dc%op&2Q8jqcZzpPQjH~zi`$EH#4S$1Dfqo%1G**!YYJ~Y}Mq!qLC
zEKeE{tjU#(iLwcxJG&;cTm+M}^|ONA_X&HHgI&#+vjvKky<XXdtBC{0D*g(|Cl5x|
zTC3J-WujGd1f;Rj2FZB@NbK%g*mJZCIixt<!>o$p7v{=9FDRgT_Sm84+HNZ}3KVGL
z)Wk-Mm<+0WhPJ5m^SivoPi<5}1iO0P^0ooE_m7**Tw|f_5_f5x7ic-<JmwRvc)1Zu
zPYdaR8@Z*lUydz)*R7%PM!>3h`)&PS-9+cL1Z*UnRhiCwHFj9MlyCHLhg~LSziFW`
z09e50A8VhK&SNe<zOZI;m+b(QVJ4A%@MK&V3+Vv!Fh^g>qaVT+d;>?=p5L<SUkqeC
z8USOgWKbwGPGv8qt&U)7F3#v>t!yy~nPqBXrBY2iW>Z2&;yV&pwG&$As%eLc`l)md
z)9(x?hL0-dO&(-S48D&MPcU=5V3YDpY3BZJ9Ty-VQ?|zZ7dsy(7grFW8B|-0bC{_c
zrIq=!*uBH#^>f#y(7G<s@NWA$r2dpO9A}+>`D@9<ODdLp+;YH0;ND|`WoC3!!I-lA
zMxMmdVjwDwn(9d4R7BO46xL?xs77r55cW1L%qh=eZFD+oyvnn^1)J^B8=1@wFgP-v
zp{4o(5|3J5AF;)E$ds%ehfOo*pRg>=qS|>;^R8&Z!KGO`HePL~M2V{}Gv5O$&bLIF
zm*5scY~M;QtIaqA6JV09-jpjONo6cyo;pjj(&tYs)9z)BT$(2!WP%f4YLK!w7zSN^
zNZr*_CvkmQeNL~hk-3+A)tW6q6E{R_y$+uWMdfXNZ!??0SCCrAQ^6O{ga`t#U4J$K
zSx4E=UwM3jw>@)p)t}V(^k;={hs#l=JnN1nOWsyVb{;%<ww&#o;bYmfjldKsRjZUd
z6L7nv010BQeoiCp#UICX>BsPmnv<z#nQG8y6-$QU4Zr%Ruu?63t&i_F7Ww-#06Y5R
z&!%Q{izF*9V{@*%i4LI0FAPTGasCZ$kCRh5f=6<L5#g_1e=(DVb6&@(tfe}V?`Ti_
zI19Y8v~8$<_hcPOh+eqh3jh3*`gF2vThGKKGh?qw@VSD_)yfRg&#Y%+tEDWm_qAzQ
z^9Lfck46_U5WJ@@-3XRP5i**ATCs(}aSL@PpItenKHrl5lldm2)kpi?SXELP>SgmJ
z%?FF)BkgMZ9iOjjmZ8$w^alqkzZcj{`#Ug5XyovpA6+$3GzKLkjKKWgrCCAo<FR!9
z1$>g;S~o_ccCsjAbDG12<mu2xWMYt^${8QC>2T4cxr)pDP_p>oQS#&tuRVCEG%fv<
z>l2*N4ry3>j5K`jZ_#pMbRLmkW4`$T9zEhW5;(Q<9j!s7W~m2W#LN{L{Yo;xOiq00
zbf-eKQ8{TyNDx|mNUE8y38z~#D^+j`GbFsWpF>)Uug0wLigHUsO_fY2L+q}tlI{yt
zOVjMCbcRo-hWvKhhvx?9p$RRsK|XyL!lMIS^U<fS4_(2P8Wr71(BJBmMjR7iG%u?O
zk#;B!>%^>JNBUUpbPt||z%sf{xYCxfT^f`l16#yq2j0g{AdUY6dF2*?*kfC;Fg1LZ
z)|yMbXc;+iI+Q)6oGNcuG0fuG6?>vq+G3TmIZ(aZScM!X?-bf0IT-*6V)S`#d#d^d
zhS3M&MV!<R`=}QUPAb`r134#Ed?Szwqz*9jjaY@>O!JgT<E6+@n04DHDUa#&W(Y?u
zEXoao>=&1mU1&0ef(r2k95W;lz7Fwpdd}}q@`S<i6}K9Tb%%{<gN$(k+#q;gaDaC?
z)7vjxCY$0C;@$X?H+lrlh4%Y*(I^^u2&<`$${<J|U7+9Zc0hiuPwnrd<#Tjacsyof
z$#Tjtd)0rf_rt#2i@7XJh<_>Oq%@AFlUHtUSoM$cNJvv56eR>DS0spnrL!0_cC!ZP
zeXxwi50kOT4FD;8nklJ&Tt%fPo3{1|Jvv&i+(dBklZjAtjZ2{`3*t`oQja$|LM(7R
zY!}fW<6!t$2;?f`7*^4A$9-1JFwjYi%!20h0JDCUKYwW*c*=d4$Faw9Ox8oe#cPfV
z5ds#8PUKF?<merMh$ZA<Qghb(RQ=}9&<i1+W3-)Y(}-h#p33LcraLdtABOd0EoQ0I
zT}_SzN8jhx=pq4f+JzfWB|2;5#DgsXfCd*}Jt-0f$3!B|3o#tw*`x!z!#omKq2xM(
z;)EA@Cj*@<Q>%#Mg&VSa35&OiATdU1&r7{9c^P=F8Y!Fi_A~;Uq<yKwF0mj-*M`j>
z2JLU7>h_ue@tfR%Fd;zyD13k}E2L9z1xxr{1cbDffp!K9DkS)c6o4Svgk0dM03EPr
z=eE)xu!QqOIGPNAZVyHfQ$l5Rs0h9Xyg*nI$m=YugouC;%lv+&;hZTdtnm^}(v-mz
zY~~m~#263<RDzWUu|%YigH&X*3faidHp9szAkXkd<OqOFdtmHqeN2a7<}B}BayBI#
z8TY2myO2H28u&0D)!kKq){j(ca`?8Ujy#4rU~-uN6bDjFiX2<fb9=fdsL~5x&elc0
z437i7mPJm6qY0TDq;oSxaEC&5c#nhyS1bXTIc7R%xsrpWiGx)Q<mz8?SNBCpqKl52
zbe{*0w5t;%J*lKDKY{YwRs%Z&0bBR%OE7A}D9=PE_b%~aLi;eeJvoZ)nZqLM<n3OV
zod9WZH5jxO#<w8bKR|HQYdG0S#rc~disdsbUDKaSpnQ3*qMIrmq;<JjSMsPel}oRt
zBV}*X^PZwx_{IT)^=|T9ZIHG5;bp*j{-Z)&2A0-@<z2H0?x83K9N$CZ@h=89k^>?i
zlhuBt=?MJ&=lO<Mv0e5-!{pvd|02Yx2|}5caxa|CWs76~1@g|n%v5aShy1A8Mt$qS
zeSbuY_Xm(Nm%M-Yi9Q6LK&k!R$*N{TAk*<UF7hu5ZgP#v@|Jqo*yjB_r+-VZrj=%3
z-5^`tV$>lql+Jx5<haKJX8LoZ`fUkUm_U$J*;{SS7Vr5&-{}}i2AlqzETFBmoF)Ob
z13I@Xnc^sB({7kc!wwi%r?nFtkUcT^9P`K7y0zYeCYn*(K=y;a+>k&;XCrcJd2y~a
zv{J}n-|W`lV~ljhn}rZ>e)RmPDMu{&wFrrS{Ac`iS2Wibaw9VIa55PNFnqHnIR35>
z=$7`WGTk*kdN}_?z|o>f<6FMh?-*&Zr4{(@a*;sIREtLFpC$_rVRepM)NEmT$JT&&
zUr0JJYDU<MWASS*ANh~6ev7_bX{B|BxN>&Z7fSB1p8r74ON-!Xr-2e}+iq11q}=GC
zgg8m^=?~lNuvS|OjkwR&e0|z^rKa3=FhM$!1a__ksc1JHL2c?m&e1O)_VMG~qpIEE
z+A6taBIKM(?~aq8kK@y5IQCu9^vpBaN&SbV{`fg@+JxuB9tYnpld{$mH4((T<WGl=
zj|RA5Ln3(7A|4O=GaXKQ`EExjNlVvEm_(j;p~bhgl3w_UfRYM`yH$WOH;ZR?6Glpy
zzR5mrdll=Cg#Th##ZJE$d%sb5#;Vdj<@$wsu4kgL1FUx0+GpC6z1bREDg`lDc@vTo
zv!QpY$nhuC9x$bCJ!I0I_I?t5qRT({z+51VAUsOi=4{}+H_)r&@wm&rW$nX;h)pFL
zG)daSr+x$u-(&w(VH=H9-i%q-(qx~H&d&S_b#87sdhxYbF&y#Y3&6I*xn0_j-((*O
zN@yGzBC)#jHGjx<$Oc%>XY}^P6<JMVzdvDihmrk0q96WKi8!8B-dy0_pat!puZNo#
zb(F2C54E}p-FvS>Mk{ti9msPgd(~^;0g+s6JfZCw%3rA8y^hqpd2i21k1XnkM8Ie0
z^6y!5pH@Cl{IE+CY-bm-Si?x1a~>^@*Z=L?2Yx_N%&uu#$sV_95<Mq6%g!0<@MK9;
z-E5#VzoXZkmLHqE2h-2}Rer+?#(lIfE?a2cd?D^B7nCF>a3MPE7k!~u7yV!||K!W>
z+ckXQy2we{%ZkMZH$9#^cy1_$JwqK_-u=DAEJ|YH!0F^6ftopzw@U>(zPfpwHtWHT
zccv^m#kFfb0|T%awJa&mXzWsB0_6vvIQFS8J8$stj~aL5qK&^Mzi57Kp@3KVR)G$I
zIV{zv5InJ~Kc@pM$M>?|^t<Au3f~;b=GxrE_!)5@^#<J@VY=a$76$dr6B{afZhvAM
zn5}L5R9F{bznQLSHeF_i;kooUVb)J=BHcsJO6T}go%-E<eJ$MK6N%PDKZv;eSiAoN
z(Rb%vMh9*`>q(JTRLGnY^9JYd!%VSDck07x`{q}0O$ndlFrEA_+zwk(E5W=H&U1{E
z8-fi!C<#JumZ@^GzI-_XZnlfUH55k1tPg;&97s#799*i3xCEc6Q*&fmn_W3S4tjUY
zfMsN4V7}%1{S2pB3hhh|XWe5uUyfXQ!ooIwfTQ_F7idzkPAyDMgDStyV9ENPTebIO
z(%bA4Us2DP+E~8~qZZY1X*!wPS0XN77W%0m?KKMde_lc-Z=Nbyv!XZ#Bk;O7$&baW
zqJzcOY~-SAeq!$YmpDSXt9)09i(8a?G<oe^st1Q%*RRFrVCEr)XVQpQg<{rmx!-gH
zj`MF+`AbHqmvAa$g*QP-yMn!>OTD@7td%~FnD4RryscZlDbczopn=vyO1`OsJ*)Qm
zlsVgHj}kw7B4(arMjy`mDXSiHxX-0>_e);MB{1AvQ=xb3pgdK^l|&;4p2MOCu_)oD
z=G2#;?IN!A*xp<I-tVo6>K6798HXRKYy9xXHngd*zZuzEuQp_vt<)yD)HkVVis?0a
zG0~2z7+zlysZkmXar<)l7Zn&5Qol9#=KOo<g6g{plNK{c>j0v^-2}XWk+~bXdLMYp
zHO)gN)U6|GrevRG0az~+j5m?`mv>$Nfx^iqBlR!q1Y1?=Ic^&xuVn%j3l$jj1Y`~I
zl&k6am$UBkWtiA8nRU_cVHZxM-e|AI!rI2YlJ9T@*P@PQJ22|nn>|`Z&%5CvAcHuB
ziXhJ8a3MS{CUuqdFY7d~uLPgjC}V^4B8M_?EVMYd<q$1*5&LMy5}c4-aQg{}a~h|w
z^F)DgrQ`~zbSjQtupgqaWeX9k4e3K4lM;R@ELRcn1?L5?zdQy0=VA<Io{Acn@%c2@
zCE*jkGaBlYihOW}A@n*eM*;b}-`{2J2%5j-alLP&I46k2FT^r-aaY<MLxc}55_k1Q
zFI1Ok_adOJKig?Th)c}Z@|&RKE>ElOi(bXbltbOmSW;}CnzvH;#?#dnd_$zDtbl~H
zH&RtzQ3{NwP<@*+H9T>8aIEGsN3xLgWprfV^o}~zqQtC}q|Z$B)9Oa3Pk~~vTmMk1
z`uGOtkhKH)PoDlQZy}1|a0-3V@*)lUeb}DyF1=;P_;4W@ihne^tGaHO*=>@ztGi2^
zo!i+#)5IzpS!8|t#nxh-H~G?brC>&(20Q6~S1%Upt!bn^wVE&p&R~4;VV1;u#C?85
z_N@fCWTr@c^_kwTo*1iJ^xET!7ihRE2an(+$3d>1_-WZ4x(~ft1*Ava+T|L5P6^^X
zlrBvD`U|#zGQ86S`jWqphf4qc1KHTm?+N_}Ix<}1<dqvNnV~yi_eA4o4|y`|8NXdh
zz2ScFlLYsG9{#lp@Rk(+U>)7utSI?43jU7k6gfG24V!Kmtu0;>z7)k@X6;+faj2dx
z^vSlu=3PThSt)T)&@Vq<HI6E#MeUPeby!#sR65Y+a5@cdKVz%p6u%*x8@!SJ?L~&o
zYxYKJ*=<a=`E0$+#JiiAsZIV6T0f?3vZ2*W%&9>Cmh$cK@<iLiHL+jufyzhp%Qy~G
zt$go-$Sg*+!5jGKqQuz_`0efcEk3tLz;5ky-`I)0QjPD!hYoc}P#eD7KKu>!PcAB%
z)C+mBS{4Dp)MULA=^$BNj&l*zge+5Q!_SFLhqL#O%9Y>6XHwVM+*uj|(2w^4s88kc
zWe&a+6laZ^F_{(`z6?83Gt+Z3h&Fb3!SHQSVDZ8{&EP{5u|Q|+l~F$vcJ^oee$nKZ
zyz6mmHxpoN&k$#g3dkb&s!?5{e8yl{m_LpEn@ff>mG)eH6o_s9=%kYox6cDVPU_*K
zmm%PvL_?D2T164x!dp4EEyyl?dzlhrydCPFJ@%=eqTb^#bWRU#*&RE@z28ZU%B8Iv
zg>;{ryfAt1^i!r*Y=~bnYhd^8K=<J7S6_*_nx!iW<kbft1V`1nADu;ay_U<VnK~?5
z;LM862E|)@6FwLXNhhzCl6b5~hr|HzKF_(C*rJIxc_PI0?#AHJW5LB1&2>bTxRjO<
zm38*`;oZ0F#lotZI{lX%y}Uxzc<CSe``01%arnJgRzeCxt%OI(b6=wwIV2nj0@o@l
zxEV&A#2Q`6YWf0nh>08D%fw^PM{=4wbsBwkgg4plM1fp_P+fG<``I?%*EQO10x68d
z>)u=PWw;CqL~dw6cedbaU&f9|dR?=H*H#J4p1VB!c4?ie67;@MIA$Q-By_P?ZCu6Z
zLhIY?C|@=`VRB*8K!+G!^4L0c0CnIbuCb4l4QS5vr0{hAsM+o86*9)!b4vQ#H%um9
zZhm_&_G3Ha{@Z75jSAAP3Bvt){?5K=b4sV@RJ#wZ_dYEe*V3CXahd0)XO>EUuz+iI
zES>o)n*h~cjQF>Ebp6`dTj<;5aNN#id}kLYV)L7}GnP}ZKaVUmw()Ln?76q?=x%oU
zy>!APlG9=lAu&$mjlPXfT|LTQd+-w~I8f&STWfoB!aGOTfoDSr-wIuBot82Sz6jXd
zCvNe~^ku|>i;NEU5V`hZddOih3EA|vnw%yp)w8k%t3GDB7+aXy=pT7aeT}51Ig?4$
z?6!f(D9!xRE>%fOofz2!+iT|({YT*t>j)}$`O5O)XKrmNZwdreINx;C{e8SGxAj`C
zf}{(aq-Z%?9A2^`Mr{_1nm+fT8DMzCI6}E3g|G(~c~L9uG(F1=C<)E~yYn!k(N~A>
zjcLP{?Yhw2oA!8hBgV`huX54^`e8Ya^AY_7EWyIl<-0FdIaTF5-LQ(tNCK2{z*<VJ
znATQnUBYFF<wakxqLPR4$}MypNcDzECUMF2K$zZCwr(CAXvpWbXhG$~(Wd2Lh(|!8
zF}svcGE!gV>SvLJayv-8Oaf$=WG{=FT1^q>7MY;*mjTS$fJEW*I9W@J>_m$Y0BGr*
z%r*i3f4R9~=ZPV!^$hGl60Yzjz_7H~adqJ#xB$9Cp?*Rn9cl1=zqpS5gZwJTCfcx&
z=y$`CJY8PL{}uCuIoqaiu14<^E=EGgX6|PJe^X1CFT-Y(GXydLb(I*t*NXZT22r;M
zT!o6(+h`~HtWyqvNhq){kq1hmB9pBn9%T@rxb4Jk_gGrjg9HReh!vq$-3$_EU**w@
ztmYFz3#nl;!yv(!(TqeNnKIq9<FY!GL<w#_;QNYWikr?Or!WV+-|k=upqgq;0Ap21
z=aG3LS@7{FkVpmvz!llYfbd2u2|JcQXQHy`Iv+v$VR&-)Ew9U|)ZUkTO-Ku8_z%Q_
zhfUTtu=@{`fl#jE!G~qxWq@Htya-gmZXAn1_oKPb>+$Wz$p^h4&8V)0*|ms=%z~HR
zrRSC_wRc_&V<^vm_w2&xpj(tO@tmJ+*^Qz9G{u~vH-r?)z7hKz2X9da)j(J9W-7&n
z_68d*)W8|qJXF(Z75-R|^_V`s03GB&yd*j?MSCn&%?CkFDS4!tj^S;}1Cc~)xi6d2
zvN)l#IPyz)6#Q<X1{AyV*@W^<_*7h}9KHlBX<`i0_97EL4eI15K{>SRqv$mXm?uj&
zJ*AkyRg`))W`j?TtP@qJUoB6FLGcQy+})QyP*J_38(=xbgK1z~K&ZdH3cem>C+f|K
zhd_`O7e+?zy!g<MoR|8ys+3<ze6Kb^svMAMcyP-DMx<!Bi^_vjgrGh4WtfSuhwkEJ
z?NXa*Eb_b*+#0DP!B8cVRV^OsJq*fdI#ptTH62fh7_^x=LqG@m63g6mnirYiORL5B
zR0Th5A;~n17KKNMr{XW6qaxCbJ%Asm{N;$omEv=Rp&#cag`6wb<hd@QJ(o~Qo>AL!
zJ>-HB@L{5A|1QAg-8d;SiA+qpqXW@~BdNOU38U$3UnF@5D=kq{I)H-n!c(ZqN_ZG<
zX0Im&RQr2nK!&UG0Apu1Mb-|O5vbi&G5(e`3pl~|2`J<Uh(}b42rc(_PfM(KoTM|}
zHERj?5<CPY80#e`_rdqHeqCGYMG+o#?#X>vKh3KKf;N!yql0L=-}gO808{`Tx&N)B
zuXWRD32zeVfu=25R}TCGIkBFqDFXscezXW66!-A&WsU|Fy9clU7<&xo7(t7r<s>Hz
zdhJtUi7)H?$E<{`Lbx-J#M&m~iXQ#4|DsY!hvCFPq^Xe@rTtb|XJ>AsJ&BBF&dxH9
zj77V#((C1`Ctxv$Y+Hki0x~Jg+!un1qZq??cgL91qBNRE48Qi#kD?VFJ*B*u`kVXF
zTF?&jkUuDlL1$0H)xk~eo#;LO%H*5*(7cbp>?&V&AWYb7NPqdTmph}Q;J6|}G$b_8
zE!QFOa`MrQxi@No>Uu4-FIOP&x$wIrY9%EZzSOD8-0thhoeY}Hy3{+_JfJ{I3^yeg
zjZ8fKh<E<s<a$a-xxAWpavquZ|KOsTBKPyRcD;p%Z|BkQ_m2n2BY8WgE_HEoMnq4l
zDpz~5kB2AB>|7=~IoNpa4jK2%e1vzzrpFiNmgL3;^Qzdk&o;A@+A}{-y6DNCv8f~o
zysmi_@SSzr9edXldbWL@=;cc9YNu*Nz|NuhrK9A>tps=YGUdv)Sy>53nPtsC>uuCh
z$^6ynS=qZ-4h>@L)S2i<>nR-CyE%+_OFAL4dRL3asmC*rfn|*92>7facJnUVEvZ(R
z=n8$x%EZfC4d5E^fN^>X!$e$2m5g+_V)v~7moT1#iOhSqtH$NT#VTBvE~m#t?2&ph
z&wn11d|mxF<7pc~Ge9?-9LUuFVlHF(@{SF7l_$ktTvSefzB`R_XbKcvn3Dp#3+t#D
z`BIn&0paPeBLU~cYnyr{<9Z>Lo50ZJq7wMclLc&utds6voM=bbecLvhC^_*vHq~3f
z%b9-9w&dT$FP}G>p1UPp52MfjWFRl>yc!b&5qR}kr{d=XC*Rqh#`D+_z;WNqo|FrT
zmmu)ve5`To@BdLnF$GU29`35uP3aG|@J`ezM>1F^l`N3kFN>~PkOc8PsQ2|Q9o&!T
z#R$6S7&H$I^kW$yfiv~}qTH*ZjQ9!j4{=a#t113Q$=F2;wzV>v`^YNsD&K!|iNR{l
zs2kwqt!DUR>d~E*FzY25ppQLdt$i~R6L9vd*EnhlI68aA7A=e6diaI!c7VT{eNz1i
zV%;OXy)(p~7G%j}?|bo%??KiB^&}80De~tPQIp;v*gA(G%g)bLZ6=qi?NW8rf1t;}
zQ)S-)H*#{3MG_nLp5f!}fdTBt!AIau=H6Xd9OgOterEic%Lx1Ra~1f~sy04Lr^YYb
zIzAi#Z-5|%o`p-Hqqlt_pYG^3CcaB8n?nMhU+TJ_zi)O_^CG~{ZKew0O`bRa<9?d6
z0QmS-HLuo%Q1mT&<spve|KDG&aEYhk+gIR>UPZ3Ye##FgZ{2^c8rn`A_`zJ7z*FD;
zf8A7etr;4Fs*iq9N$Wk`f}fDn^j9={?T&RnoJ>yKPdqH`joJ*woLgx-1JF)>mSJCM
zH_VGfw|8srq(M)OYOY2K5aQxivTdw=Z7UEY<$_&D&a||E=*QR0N-yC|$SA+@>R=^h
z;*OxBgjoK_%7yJ?EX@mRE7@b3bXexDUN2A4R7s)JLnfsnqB8^{lUm%%UFttjj8pTG
zTA+)zd5lH1E+hb{&Itrc+q>sI{dBsue8}6YyuJ0_?bqFd%pRQ`o!h)#Iz=W9L>N{^
zxfoVNh+Lqpv*kjh`~4Mv_jl%R3)fds8CtFOcQMV433^mk2DBDWe@0upIwHzR{Aee*
zotiTWr&Qqphoj9`Xl8(L-70C53a3>5nANl<hlmekdEoh--{OjU1`#tdv}jgp=QbG^
z&KLZd578To7yqN_%LAeM!v60VjAV(($XaBpWX(*BC0Vm?2}vPFwy`hSLut%dvo`iE
z5waH9Vkle4z7NKpeW&03zVG|{Z;UhNo_p?d?s?Ahe4fuIjt@kI$kdRRO@kQg`Q(d>
zKEHWoLYG8UKXN;NC9*OusA@^po18nvd}y`5qg1%!?IfBV>38HHSBpR4-IFKpem3Z@
zJSutnSRhV?2x)>JTNyU&GHBm%8%uuRuPVMG{M;1Wg$OBak8vXm*;x%0soMGM3z1N`
zB8@^Gh34^P##=MTeqIH(sN&meqJumB@(PnYv-(`}e+AF(l9!2x26eCA)s>Yd&+HXM
z=vv;SK_7rjTcC~1E3^<CMF%-S%9AA+XjJo0x+j-}^9F{>+cW%v7S4k@gIZF@0%im~
z_rPE%&#caD$G6l9cp67}+jV#XY3tZTY2fq2*XFDFFJ_H|_%ohG1x&>jHJ3lt^BGr=
zp#RhqfC&y#Xi02t_LeGjCe_@(Ux|ZFJY8K9!N&~8-KxQIaPjeY1ahs!Ewf#?=JQuT
z6@>}Qa3{DM`~&PP_rGUwHwA^WQBh5dU{%9_ft2{6a@7<+pgqggXBS*J%Qe%xmuiW9
zU>k7dc1Ld!Ah{B%K~WXdY5r5^?uT~{4Y)*4zUN>LMgGsqQzhUT?7*3DdGeo%0_Xs1
zx>WJTSYp%uSmUg^RPkwyr|{1C9M~PWAkwZsU~e_7A0(Q!-FuOl8C%#L+tK9^l!q9#
zgzKJaad<x&XFK|zby&f#6|f=vYOv{A?I-?$J!Wc8VaBsB`kG_TneNf5;Kt)Ptnl+)
zBsjvz6!C+GT4^1P5W&=Lr#lAcw{@PL>}SjxE%xt;XB?)0Sd+k{|6R5t)TsGQ^Qn>t
zzrR)*(El#8wVE8nGFhaJI7F$PYGr`0;QIc63}XXK5wpfWfN=A_HwQW5RR7S|clNeQ
z=_gRvp4nuQbKa&!<0Ovh7?eD<^t}FkC;h!bNdOuJs{ByKfGB(-@7T(wFkL~R^jy#-
zc`gSt+uv#GRsO$_I!5>FeDGP8wYv%g+3s(&`V|v9;*qW;F_0e2xU}De4`hwC4>RB2
zM3`V_%DHHErN%o1D}0@tbK-;(zk9?ui3GG6@(5G8!8t?er8?wO4%N0QP%4?f>(L@@
zUW)3T(3TFcoHGjqO%;4D@z0?o3vwqOowaS+@!b9y-IWs}SbK2px#!a2TeW-&$*!8*
zoSvtTQ1`yu^&tgGUKls-VhSH!-p<u+b?>oPd25=8`1IhN@iPz(@!Rga7J7z0S1lC_
z9A}VSWN0j5y94foVK0z!eLqu9CQ{q39M`S-Lw3)I{{YMMYkxqD7mpWt6;yMw{cq1q
zT`R=w&^|Nb4OODF3hNts6ki<nUyJF38PF5C7Wt@&2VHe=9XhZB?x6KQncMD!=b_g~
z=u>&JNA;4#zTLNW*#ftQI=<Rc+}K0^VxNNQRAgq1vzl_^vlV(9xM$+3r$g&tOHg}-
z({72b+RK#Pp~zpc?;5g&nc^oC-M8b{n|HJS^9+XS_3yF1l86nZ>5!&M4F8Z__9Y6g
z|MvNH#mxA@bnj3893`6jtZ`Fwz3i>R*a+n%RUc{VUqhi-ZQG3F`Dv00ajm}l!#n(U
zWTCA}^HH1a`cSXNnvTM9e9)E=QQN)X!}EY3kLgom&gQlH-`VANp8R<`hiK~>@_Wv+
z*ZbYVOW%NJy>=uiuGNYxZ_c>-_^X*iQjMDf?>JGCKIDl89KPHw`V4fr$|6`E7;^z_
zTCA`w+7|qYYr5nJiD$xPtBCEyU5<k;sCM++!<})|H%DXbHusW+6jMN!8gl|i@bO;p
z&*G4X-dWRFkX;RDzIIC<tI%FLDxYf$?#&OM-aJov-@B^vWBIY=Qa|nY278ePFj_9E
zmS=5o7&SGnj~g=zx;=Q>%%IHZz`-K?)9*o5v1+u<LWHXlYZ&F5T#5qj9O=RKEsG!A
zl3(v~e|Y(!0l${y7#^te@g<>RB?^}+G2uwNVEplckk5#_aY_Dj*G%K=HuYOMtEN}v
z#WJ@!rU>e51yiXw;sAFQuOOH3n-`DbBd#X_SW%2FRY*G^UpY}r;ylp<zA2rwr@IEd
z+sV%YbHF7CF~rYvqb7&-9^;0uM!}&pCa@LZI*YR|J#{FDdM0J39CID_;F=3R_XmU&
zbHU$hf+KqBoWU@i>|lx6in;;b#7~PaV@w;91Ynl6O(h6^i3b;X)%X(Sc61<y@{K*^
zFSh8z^K+~HlH+>R{sAW2*4F=krV!Fr8{p(#ONa0I5bBHQ)wDPIS!u_M%iPkuzu(J+
z4qmXZhO>|eioAnXrO0PGRKD|l6v0RHdwKJAbjX}}B4>u5R`#}1Hz3R#LTK3Pk0}}h
z^iV=a=H<<Me>JMa+;YJTZ=Iv7;;AqXKNaE>&GxHjf)m$d_{L(J1`N!IR4~g3b1!Ce
zA_Oz6`;*6gCNAVr%h7j$=On1JES50nXoaw%lKbdoDNOq@JrNZ265<S)-38B9N%>c>
zT;F`<LLHPs89Qqs<5gnNt7{0sRBI9Ll5~dGgJG^G#j(4~>i1`6m0S!JFRjyJYQvUO
zy*uub<&F(PI*;yoFRKOs$94_8SAQ4H(?PYZe8w0=oc(HGBZD^8q<Ac0G59Jq2Lxu>
zLZD`FMeOItv^F+s8k@|=<6A<Y)Sb`*ODd_jS~vxPH7)B*TnUfU`Rkm}WY6GVFy~wJ
z{LxgVQ;(Wi_@9uOxB%2gb)^Z(bQ|wX+MM`K`08%q<U4r?j60FD6hq|WjMa$}Kfvo`
zC$^g!kqGWXIX9H4o{R{VNW0g%2*UakA90f6Rhm-xEv$BP8HXhxIxU3S&SlLvVTF{7
z$>Anciga~({E4#>!s=SwutNhTcr!dx@tb>`DwT|fwSqXQtRV0&f}hbZ5Y&x>j)lbd
zmd8hz2GJTPh#grw`lTjw?z3|(XRd=s`YHe@;}n7(8I-!Js@k8CgZi<|;xR&(!r_EW
zTDc0vBT$3Q*l}9}o|O>NJmc97a4SMZiJwb^qA}}xxlojwNs=?dWkHca=<cR?s@?ng
z^)sPS;uN_=w8e;i((j}Xnxi$di~6GT>f9(wXT7d>R{deR2j5gGB$wG0nI{V#-{cIA
zvQ)))yxM?y8zyyYw@fTK%9xMp>x)Ev_xFw`hSd@9Q~OI(G)=@=ZP%vL%DJ$jQ{gao
zg`bMtr+wn}n@IU8(Fq2hxulJBf;JMT3oQ|YYldM{?-uH*4J8!X$u70nT~vfz8|Gul
zS>P(lQgcIVa&GEMy@vC9{O!JW<O-0B+GJg>c?V!LGa+#ked1w!ay;#+@EPU{-RcwG
zo%vQ_tr$gG`3?8p29Y=kNll-*kYSLwUzIUW6s4*n6Q>$jxlvCh?9wPt%-fiFH2o5a
z)_Le}+-XBwds}<p`6ORg>xi+^ld#`x%;Hx+-kD@&c`x?MHD1oDBf}#$PIB2$7sK_n
zC}w+&Ns%+o!TO0@zJu4u8(#eoWsf59RBN0NYX`p|C*29{rzDA_W-QfS(Ud-XJXE(z
zU~`2AgyxKhDv_lESjzvZ_ouM9Xwi{b6~<UNS@?G|JJ@dhBIaFT{W*<xouS!A+1rh*
zow%JR+H_!P9yD)Y^y|0Uy(;}X{zg&E)8Ev>MPKPt8>%~F=7{Dqt&2iDsa#g@iR7aJ
z3v;>tbl7Uqd9)eSH!wdjA2Tm)kH0bQa!ql~KfvDp)sJ?Jn|rX@{krqOsY%_kB4*UL
zH|#GKlDASluB<YPTo2dpWB4OFty8&nGv=*asp5pLncM*Hf>%_T;9F`giD^ykiH$Mw
z<)~Y1yeCRLLieX464Q&OlscCUjyl%v3ofhMn6?kypWFc(Tzj0-$ss0tRW%{A$-u$Z
zYUUCR`*PGvEg67~5JvG1Ce}0`tS;4yd<Q(@uCl3~h?5YJ3g{ZKzz|tXk#B6-drRyl
zD0E$48mP#sH(&o!n((ol4EX6=8OYx~j4#a3BL%!zynIqqE0R;q;?zsRo=f+bkEf*-
zJ`2C7eUnm!b3Q)Aj3EB|ubjf?$x#RWuM!<?{Lg-T)TJx<9;A~ve#*32IsCO^)!S?B
z_U-2Fi^6B~A0$x0y`Y?6XsKUsxW}7U3fX4p>Ovq|DK_}zFFpkio+ZPbonnm~qtlj6
zJa%_L_+oUuTWxXeXcLw&L5sea+*=u;0g=eE@RItN#NOrl{;1()ChpE;L_1<R%JX9w
zFGRhw^9ZBU+@-(GWleQiko83m^6@{wCruUgQe!X^&VEdr%9!G9y_4PCWqir2O*j&Y
z=-4YBM|8qAGwJL2GFskIbtN)byn4-O_A0aRNL9DW{@Mfx58E2P9%qq_6+Wf9axrD|
z=C@bN!6^H9AGa$KkMisbx*)`5?K=_e1D!;Q4`Ip0Wk+^6#bv$BnA%Bp=unk8aJeP}
z)GU}JAP!heE!u5=-di7eeLR<~KH8V0b@fk58K!b;U3>di;k6*mTb%6=$L}a;?HHA2
zdcHY&8IKcx0==)Xq|jd6&91^Ps=HHQwTK*HenRTHU;ilmmHlS<pUU3#o9fAvqt|W$
zCtIF;)10w~AW0LXQ9%^3A@=evNDLa&Zhb4ypROO%hr~yHUn0)GEZ7wIcJ{Wg`_`Ln
z6@IPHR|Dq!t+&o3%^F!>u?a>>M|}NK6Mu4jW&`_i{{Cbip|y6ORAsmcdwoax%#x>4
z3B!<f>c%2uL&=jE*wFjzul@_;-_IX9`4hdtBvduXT|i$Z5yLF6Y9e>GNHqM9RNd{+
zd)9u}AHqDE3=g)5WB>5&J*wLUZHD@ex2C%?w8|nx@$veM5Laz!lFm^Me~})79sW_@
zX6Jf#+pP!d*u*t=Grji5Y<#P!2_4p$a9H8Izj3ZbA&7Wt_K%@)h2`;oG*;5j&_jt#
zO;MvOm<t&s5B1oD+CPogh+bIM)BNIc&H6^bOMMPkIfg3Eey4aUoe59S4ve-(+FA%H
ztep3?Tm4vfiP8l<Q!ob{QewvGIQ151n?^z*)g!{8^kwzt9PQ{7$(@jxOwVJ&AGZ~K
zI))jy%-FU^1DDclBse?&;ET=^9!H8T3HW>3M4-~XpO8U{55wg(5U6|pG}%qfGV$(N
zNthuZ86&Izle0~ikL#oGoF{L4c*DzwJmKQw4xcrV%E>u&wz1yA^h*x(aeo0~6Uu$8
zO274vb7P+B_Op&vwVMpjbANNCsC2@13THGfT<Z%Pt4yA;;Z{TJ<*Nyh!a~~Q^%jM+
zIin7vCGvAkJMmeQIKrOOq!B~%enCzIFb`h3{W<@4E6_HFkww~H30}c|i={3c<;~<0
zjbS+~Q=6#XqU0C_4O}7d(T5u*R^=N{OJ4p1X!Z^Y=bgUk!V7-3CU=W}yC%!9=J9Di
z$}5O)9cD3n|I??Brr1Ado7UKnVfLKFNbz1v^Pe>0S&p8-To#U9GjNN>aac_Z@;CzJ
zP{DMq9U$>Zxs{QTNl~+pgRu#{lvf>B+WB6~p0#<%0DQQWAkAp2$9!D!`8X3!@_V0O
zEq4h5HEmr%b`2_Le_HU#{yh5YM~^~$-YGWpeYPCdf1Lvgzc3gmoh_h<+n-BcytyLc
z9!qo}ZrurY^gKhYOVhmi(PNy%k>m1Lc+J5VeiXZH#waSGOcy_1$hy%8$a#A57ta>2
z_kYZa8|_?BoG(Cq8%{kOZoXF#zA>VEapJM~+2o+QW`<%@z|iqIdujYkev*HlPwDNa
zdKGoJk^8Hc;UmoEQ19CIAbDZ8vPHE&OdWoiy<8&dxo#sih;~WiwfvpuCUlKw4%J^~
zu%yq@uReh|vkB|xaj2r-bs`cB0m5sCR3Y58c^b;hjJkeE)1waWuQii1-bL_o%FK>4
zcU`pC@l_vJMP~#!!S`<Ri9cs|6+VCJT6HHK(%g<#=Z_Owc-Dp8uQuJFTT0=7Hi)SW
ziU!?_!E3j$5+%5tQ#IvBj~N?YtX%$OhiXjtWc^;dLdXIaNqHO)n2>JjekHy9zLCvd
z;qTmA-dXI+hV3T_GRhmma&sl2vU~qM)5MZi?;8o7ws1S!reD^phG>(|RIl|rl4FgW
z$qi`rE*aL{8AB5jTRt>3_}JP!b`m4zDgBKKf^JajS{Ox`=t<C{p1MWAVFUj?duBoF
zgCw5t$CeHVvd9nCQ+ERa^(CPN>qRasE|ID&x}lZGUmm)3cOEtPr|kP+F66HUC}lSG
zhw1eQK=Gw&9CN!Sm0Bz4XI^C^T3YrO`yUfi48Khfr(M=@SnMOs2osZL12L7$1-37Q
zdX97As^5zbaz^!uexja$45s$fz8<rbdgVG1AZy%Vih$1?KZ2Tg$z1U-ETK)&VQPHi
z(QWaDC~{M^IkAq?`%|}$y-B}msq)8l{<~c`)biI`?|-pe=g5_RzQHu_7NBx1btAG6
zkty8SuF=hLVTDmXVIYP<Lg6alLrK`pmT>daL%AtsGBe&L=IMnWeZiiy<ai;ugrVs%
zy4MqAtzndUfQ-!s>fTl5UOGt~(X-$-s*zGLdH{MueM1CSl&@U)!^GBL<l0kC?4P}u
z_p-HZ0t;N<`e0DB;G0v>-Tn5Up<kI!$|_0GpY(aBbZW|eBTFOeC{8Ix&F`K5H`D7@
z&(YNPu8~h)W|VKKht8;YJC}_~9=#M$w{>w<)AdvIe7Ox`-~_V@T=W>+GxC%<SA~ME
zt9V(`^eR6#3FND8sI|ZL_E!!|AWbV|AWt@=Zjp|lidMdcq*MB9>_mQ;<mr<i@qjm`
zHH<K`d;Qbvi|K$*uUsEx8mLY2)RJCOP>>VXDn&3$ToPZ^SP()5gXOC6l$ZSQem+w^
z?Fv^TfAYJwf`_82UfEtvE8$+(3;VfGMgb9Wwa&}CQ@_V%Ix#yH<s)uxuspQnJrXAq
zNLoOJr*g+@GV)W<9uGibUbWJp>|eybZD!|+1~`dL2GijPP7)vGPO4q<%vsNb|3H0<
zuQ*RnF!y6!O7e6b$3DoHG)ON<nSkVpra5a7+x-V1vuD&dGHsIqKkSbFr#C;W&J+HM
z*(Hz559TW>lJOY)P%x`4<z)h47dwjs<inyaGUR-AkCOWVpHSbEwTE!Mg|DyB-@V&B
z6Q`y}#cgA!Ag@-otmK1ZFxt<AMZO@yF#EZkV~~!6{0KdA9OF(-7m1@8S_1G%GI;Hr
zt@XW*)GB0`uUtg-%+wM;OQ{yuU!s<foeLJ$xB%l1TM~bm!U6<tDBP=R<_A>^E)OrZ
zU19AoQA8l&tL+Y+*Km*-&pet>48pW~9o@1(mJt>jPpHhbBKQrw7Z1MsyWG9wR0xvi
zsyYYZqLMq!xsjmvoYIcPiP8>u9&%xO-h<pAs^`U0TzQ$0K>ei2hQ|S5a6j<JX#cVc
zC--O6TJy%Ka13I>us<NP$bYFGSDRz)rVb7`TLmf?59-+gOF`|ya2e-?H>biQ&mokT
z|7uz=c+DKAs#vK82tmX~TQb_i8mIG-EZaW;auoEAp6W(=AM~Oa-$KV3`qkRL^fmTg
z6e6=!i41Z(!A%*|{9@vYaRBS3=Joe1G|kA#C~8ERh$2r&CNCF)=n!qqyP(m0hF<xk
z1A%A4W@`d;pQ&}hq|(y(z{=_3Vos{%iGfR4A}mvWkb>In-oP(jIVcVk<|*U?;rAjj
zljS(~C=*#6NRL4w_6X4iD|H7;n=gH66rEH2t7BqeLwAOjH(-3Wsx-o~LwptmT%=%7
z<en5Vp=4I;Ghn5R9%V1Ul0-nk3uf_-=4I`kd(gc+WILu?V3BugH<Nl(y#wSEEkFrN
zxc54U>8PTCJ-%82kidt8J=W7jxgv5WW1HKcoIehZ4LB3C)Z_?4@wBhWh)k7-HJuk@
zyB*pX6P-VbH<4L;C*GqIaEX0<&c^biB}E4UD!yyjgX-;XuVNMw6~@{n9HxfaWIQ=m
zAIYW^j>bND7YZ9qVF~M5=y8ZI&HXWFuZGH5KN<>CurPAe@s-9DIlunNCW*a@KRtaA
zw4MQm`S5)D#M4)xK1^Wa@m>(7?V5|(=a=)kUxa+G2LA(+lEE0DMdR^q@0S&|l0k(7
z@;~6SnfaMt|3=Q(5$ua(cy&(Lc_MuG2j8jvOKnB`;fZ2E77qz*vNR3K1AkXq!|qiy
zw#$!#`cCgN=s(PLTz&Xi%(~z`mBsXM>QhNVrT<gjecKyVgFtfw?0l3~zBABGdo^gf
zs`$IrK~C4f@s3*6HscGsv(TOMpxoXQFxkU#aR3A<gKw_si|4GF{6xQt1N&W;o$S-2
z!`A0d$qJjS{{UL${7FJkr6}x_DyXIM;ABfN9#`rAg1eJFW3=Y!?xi{~$`3~HrHa$Z
zC#tLXgP@kGS3T*ex{}rQ`(3CwNroghzZJHpsrY5JedDHoKyo<wY`1Y1)X_Z^+7X|^
zJGPGU2`zgI@@$EJQ-}gjF)9MllA#=W_2kbz3N6)IAG8Hi!iMmU#I@K?%R_nDFDECz
zh};oM=PV~dv^0DdSQnOf_69N*o+$ar>~!C8;x)>4U!EP(NvfGXH~>NaI@~;h&Mq!#
zFojjW^Th90qj&w$unN^X`)nnX%e`lJrRMvB6}Gl~e832Ix4CR@iRih|em|q_W&Wk$
zu(Wr*C#Qd|+n@O9dIf%wc5os3Q4&t|*K@gl3fS!{BF@gH&p<-et^5z{91-uAz|uAl
zKXLWXjw>>!3-smjPS;NOZ9ZI)1IO_d1T=S_OO<3lz$Dd?3jU^@zSOH*O_e!WOsbCY
zm$D6d{sYErk?wJJ5)^%B|CWkZQaZ?N(BOFPTO!uv0nhQ-%NgrHrAnCJe~opn1(T=)
z|6R(e?{+J*+>Gwo-Jq?K4@X?+i{}D(C*FPiHS5wy+Bl_J!6|Qrp^&T=kp8bUX!vf>
zhnIib1ddUk!ba7~<2(>=nqS5#tb(G)(bAO{pVQnFhn3p8Y?a_8p+oUqy9NK<C<-e%
zn<oG51~~rDV9NZ^r0uN$lJTr6Xsh&H*J9dtyp!ncTF%I#?WR}SUFdi@Hv#l_qc0ua
z)Qn81;ypgXpGyz8oHi_bpI0_iev7QYTVHr3ZrcX}?hf`E+Y8>cR-^j`{sG^|PhVPS
z=uG$7MWOz;nFNY?R7b968D~LIxL0Rq^*-}RQ&p9b|4+<e!A<{uPmZhkF;4O+>qegR
zq8vliKBI5olt`YAp@{P%O2da+1_e&~Ix@eL{{fr$F>7vf(8}Av8GC7e#Zlf~<G*@E
zN0-IWy}+?29pH4?($n^y`vj4Qr}kH=VmhvnoWbDQ@KBWusevOh(0;#SL&282-Kx)V
zQ>ofAKtn1_u|o0gcp-E^&ZN)}dh&bSb^?{UX7dlQG9^?OYksAQOMhqFtD{k(cdFkg
zfPeWvbM*7P<qMR@4rG7^tu2~9)3nCi2)S4C<g9RdfIVmIS8YRrKl{bm6Q=(DJ3sM<
zYM(Apjy(v>t~xk33e`k?0$Hkv<q2{M&#C2qabM^WSKK_qO$5Yo`Z<+6m7HdA`L73m
z#J)sh*{u-hS}fB>U8YZ96X!dG`}w-V--B)ru!<7wCGrd2TJW5yTLGi+JW^p}03W%g
z(OLC|P}k=07u>^hy8fphp?!%*t<{>|G;D$douCgleY|yD8tg6{e>VHG1GbUh^?&Tm
z2u_LO<{}}vEkPl4;AyLwyW5Z$&mp~|Z#w6Tm<H~#C#|5Fy#tRwLm-l+jcvd_Kd41K
zAN#zWr}?FOSMGFJH`t~Pw4NXGYy;}eWv|Z+;?J1^#ON+wbVbF`PE2Q%fW}&R@}Jc}
zPKEQzDMwl}4jdE?m3MQ9Bi200=T*O5di`Y1&?o2va5O|DcrD8q;vH*tzI^v{Y3ar=
z5Bo=sex9}5X)irALQyJ0@zbgQXJ5jv?&L%8<;r;NO44kA*j{<$c8UHSq*S(+x0FBH
zn+?3Ckk3o)m0O@1z-IJv9nTUb9&1t<|JhHjYe%g*33CF@5kA7BHGP!WYo<IKE%p!i
zm2FoJX4tL{OK=}`UyH{b<%~b9^%vTgWQ?d><S_e9bLyK9!e}M))BgcEAQTM>F1DwV
zpQU^wr~Ypp{rU&Iw$tHDb8DSaRTxS-XKIl7>2ddM`5S&_9n3%j`Y65MHzW8UXI%Gx
z`n}w0=4O@my&nk&*^?!n(xK~KTnTx*a<S%cs3v7R{^9>$o*mrq0SpN8`Ue~_HMVEF
z&@QL+jy5v!F|L~19+R)f2XIdXw2lzV-@Lk=Z%sW6W~0E=%H`I3ZbkY|+XqzO;xt8e
zHnnjab}p;cWVr5&uf52iN56J=D5#l2o_k(DbkTvg)spf}Ggcq99`6=VlZWsw|6}wK
zzcgyTBzHQ8b7FbYN!#5|Y1A-!Hw{~@8|;K@if^mje(jGSEQr#f$=M0a){DR%`))z<
z8~%9%=Y!l^lIsssNt*3~Z%c;7ANFM={JE$KKzd$2{2@x`TGWF?e6q2M6XihNi<&Rq
z;!v}G8g^=7d@-7$ePu%ye~Z7vn;O5+ym!2Jx~e1an2&OX)2p!5X+G|Hxz^ImrkX=n
z_J_4$FJ{H&uA%WaF{}$}*0E+{78lrrj6)VH>;hE#p5K3=H6zAOn#z6jA+*;8YJ+95
z4i0L0haH^oov7m~^2QwKh*actVe=IWzyDZpXqpVp`*Qv}|Ju=gYBj#^!g)EA3lRY;
z>?Nmrwi4<oGpr<*>`6)od=g)1_f+!R8o^CM7@}K5>{%0HZ#S2=v86uB>kqPt*ay<n
z=um{B(8dh+ND9$>qW36Z<$1;}o5ZnTK7Z2>VfUzcT_;x}va-#es#Uy*5m;|yE&q0U
zVv+;J!MD*g&fl7|n@lRpYQ8+F-ufsGT#<`|={R(#=yjI?z6eq(O^gs6#z|tKA8i-M
zo85vYdb@*wQz>iC;!D$-dTr&~!2v?IYk2q=UHq)ze8}hG6Mf!7NM4476h4H7^=D+}
zSJGk!38ejhPwV=~cU6-k^zOVtgz}m{Mt{?Nq>nN<ww+PO&7P8i<+CGhH#oEwNzM~q
z?gR-xscz%oLa_9?#ANcx)JQ&4><VLpNW$&jU$|X>BzmETWiBRhG9BL@d+u!Qh<8T2
z!cSWTcQRq$8N1A(-x(Zk6+ZWN)m83KC=`)UvqW==#{fNIRG?b(;H%m-;cwIuO57hl
zO6%2sch}XE48Ogb33DVuVG{(j7xpxFcW*9xEGq=^7A5@iUMM{FuOjVgB{xVN^)hq3
z3Ch=xQ+CzJBFafJ4h3IoM@0_B<f|c?mQz*fO5HAS`Q*qE{B}usAf4U@-|%PlA|{Cy
zpB}~CT#jFWS6o9=8^8bSLO<-TKrp;%9oR#m@0PA%<2TUr1hIO*#dv?=c0|59#q^Zm
zSl<06|C7P{78$jQMfxG^9lh?$iVPD?R+ms1)tz7n33c*&8)UpS)b!e*+*Zp2=*&6O
zaS2oIarXwW@0NUa*R?0alnhe=H;|_=L>U{hL&uF^=>tKHL09!_<AVVf;G4!|b2rx)
zymMu6=W_3E0sZMSRW%1d5$;Lk%Y)x2Q$yKL9CEr3eW=I2s_pdyC}PBiQQg-Ip`3w6
zb@O%&LcE^q!%_eam;s3{8QiGR;~{$Lt4qQUvp^r-8CI*1nZNNW-6rF{@Iq2dZKhit
z<yGLBoBTdwDV6%CoJ`&fGh<G7VilFD?q|mVfJ2GHl=&X5`z0eka)VlEV-T_%mE?TE
zf;<(>DFFwRP`-J9&HT2*bsCq3&UHmS#h>ZNi@{u9_{ke5{UYfxibMxvi#wEiJ;Gk6
zMC7SG#8`=pAPJ=B;>7jCk$il>whASEQ>f3GJw(xwa}N6|a!=~_2jY0D_pf2j0PxFR
z!BX&vt76hIQFcG;39Wg+U-oDH!7LRa(<RD$mx%1-0%?KSPzb1yw10+Cq>(qK#Lgvo
z3t|mIbFJ>8b6?fJ2)>M&5EDPtqgI2i-p5)m9ACxIfu*T*t_UbTFp+97<0f}tqBRDJ
z>{vE(mJ#ROQe<EF?)VR2163&LzfMUGhjc&J`V{6fA8^y8^NW3*+-?bPXRJ-?{Qz{q
zUVc0-`%@aNwpfkS6{(h>tD+R~8ee0;Z0MSOEdxmOq(j!bq`gpKLqa(WJ9PfZ5!m7=
zx5OAMSgDtdRosyWqx9cDK6FyC^VH|Qu-x-fJbRJ}u#>O45ei?x#$u&!h>whe$&&lK
z(XkmNQhUX<k<?OIJr43mEVIW0wam^rK`dQc{di4Ejc-$-Q|&3KiWo&^=iG?^bV`mC
za5inGJ+<4l7>`0NK~5^}T~!>MR#rz9LXMF8d6PpassDXET^`*p-03xwBsu``0@y*{
zQ=wjzJ%!d*e|!*Gt4H|4nGnVOQ)XmNkerck=6`g^Sw%AbMmAfx1iMrq$=mGy)S*;Y
zzuj0c|0L1u{-mVVUasIk9w1lVCRW3RmQ=Tgv>h#jlah|t6oM>Npq6C<jefVm=Yl!m
z{m#q%X-ad!+#In4;n@a<OX#WO%nQo9?euz1FK)<cxg7l&oZqo1X*oZtU9q=v4suc^
z@C9`lr<pI*J!g8X&OSdZk%J&1N>G=WTqn369rscH4$1>vQnP1Luji6Gy<^AX15_EM
z>N;3nYk+hZ$4k?zcn7?cU1sJ5nN;U<aw=Ya7plnYvaHFSBM`$KDFp#T*IPN>{W-mw
zl5K#dIS5dfaqrc9CzpCJ%9?))g|Ff$N;!~9S&Vrr!>M1te{Rf;MhQ`96S*2`pG=-P
zaQ636e(R?CIuFhj7%YKYb4CTAWv;&PCuf*l;OZ8~PoOW5z%zwbCRoM4@qKWTD0S7P
zU|C)H7f(-u40$Le9dAYjXngAro*Ml5--pyEL<A9Dc&0)LhLldC6n`)yuBWMj40|va
zz6P0~=h^}q`SFU(SNO7|(vJPk(63W12kE@d8S{+3H(vR~(r&?&PG)^kv1fD}$=zgN
zC6BV{%$VRtnI)|JkO+hEll~gt^yx4#4U|e#=)VR8!Ha6wJg!wp;)DcG_i|A%O|3r`
z%B_B>dXtTbYKQ${DoyEEz1GNMS@gJs_0e|WiCY@q(wP-#^(H~1B+6IT<zA7f>VG_E
z3FCSxoZ!s4w{r8LsmpF6SGkeujA}p4-!^xn!)WVrzgAv40*t)`0Am=am!czInOUG_
z4sD@ipdaqR8E9FV<0XMO)~}5K@EyO?x0U1vffNOgcw&jv70Q4v!(RE?b|gy*k5G>+
zs02^Hff*PX`0=`w2DX(?=4wM~uE`Jnp!~Saa?CUqeyyoTu{RH~8MvXeo2MsEP_>8T
zB@kqw>#A<@+sAf!qD|tx@|8|JKP0uN!>P(F;s@>W<eb@|&hCeXni1`)l6?k{%0dJJ
zETRb<h+keFV5ys*v0=E-tNA=EeW6U%RY)Xo-wPx+yg<D;V+|Wi46|mZYn^7j3Y)(I
z-%!t+Xypyxp9`j*+)gwgW}z^O^VYKE(_F$bVkaLF>*@L&);!<X<)am8euT6T8nmT@
zIfLC~kBy_}tL3U`)G`ZGs%!WbLG(l>V{AI3g+b!c_kH!{5X~p%k!zCadgHXLf;<sI
z6!l+(lG{rkk~T<r@?w(=N__I5mFazD2(Qnh)(=ff`x_|zy#GZkkm1ld80@BUGsKBy
zs}-~2n@hBK&tv8`YdZ6aIF^_kk8@w461#duYg_5*U)HP|J4g}=Ga$8Q&GiP9kZwrc
z8VkNITO-bK&#Rk~D<|$zwThfGpKQcEkNn*ujfsHTOiH?WI>?G_zvQ!bQfge1!`nst
zs(kTSOlssUhP!1%12yVk?g}B)L%Tjh6O||3Z)vy!l^-rrcgVK-Jtw?&>XFa}Bz-&`
z=>k-R>j0c;VB=68?_KIS-LibHIv|9QLIjccAzVR4dB)rhq>$KCsUeFv*84TqQEV4^
zZy&sE-p{nwfMqRrQw3AKr6wpfUkF(rN?RxmK%rx3C1h-jq9E+xj@x)=lGo25h7|zp
zKytwA;ZSxMDA-F#rbwxQ!iF>RL~74(#rB6VT5wCIGPuY1<Uex*A*V_YE1BIOpkwkL
znomXbC74klN3T>{lx=Y_m|q`^N%p5_Rx2JkTuRf`Q<U0+VmfBh`zQ*Vk0SMl!siL<
zf_YM+GxE>P<ttx{@ullQdyE60BbU%L<Ra8Eu8xf9h9Wp}SJxGpW8-8oy0kP0MCq%M
zWX^fN{`a;PZ1b)l!+W{=PqNfE7ApoMndO>G@+Ot=^O72N9y7qO(t1%Y^(8gk-E{Ji
z0bQJqgg?aKipU6e`eHIYW$ca}Uu_=E8a13b0Ie!>;;*OEM>|8_$%G!3r^j~YI7Swj
zL0sLpNt_`==~-`)&Y0yWz#+#b=0}Eu>wQ;qg$xH(ItIx6?q0#YnNTIc)uCXHV2z{i
zhGPk&UpGSoP|NpmPzqQTuZ`g<PJH4jV5HQnApW;ol14I~D3|IlF_RvG`!R5-v|j?*
zqXhEq1N`Z8vB~%XO@r|SD-V>o_Qbe^FDe|k5HievVo;4C5C(@N!aGhIgjwWgr{xDD
z6sUYq+Se4;GV*RZ1Mb5+`7x#hpEf|$`*J14m4tHo5B0Qcyj1X}C42pE5Vb*2TYTbj
z*z{&0+#1<Q3d2>|rC$QZ7^Q0Yw-Hiw-F13Kr?o^khqjRG)AXwb>M6>VpggN>0&~g@
zU^gc%$>gR*n%sbf+#lcTjcCqxKx?Z_ZNb4RBT;wualIC7ZPY#$&Aa%q(kzSY!02dr
z6{Y+6J$Nkq@^Dp;(dL&g3wM1~!Td_yNugSQf=barG~=w=P$qY05}1!?`%zOq5|FB)
z95es<XC0BfL}+#pj4C|hSpdQHMa~|}rA+d_nXg#7!dO|wg^80QQhS5*)>}7Hpx50A
z3V%{lUMbryemp<Y@#*p@&8Me^gl-80CXAO*GfR{UU#}y*{je|PF{d->cF)MJj5@a#
zH;1@*OS2mb>9+l{lB2NnI{=U#-7EAK-*>Fn2Jn_I#TWm0eW=EexAJctmm^-9HuCAN
z>TTSy>3(%)KN<BCy(i7Hwam^FEj78qR}vSfiZ3zT;Qpyvy=G%z$7-&Y`1z`B-RqX+
z0WO*nJ|`aNZM?<s1OD7n?0l-%P3m<eXGs&4N*lY|M*}8PcPFDKyt_@KPQpe1DjUAD
zAqM^Ezi8SqUzSPZ9q5r(N7^Z-`0aPa(TgP@QPtPanzv&wcS7N6nG>~NmGBqt5_Oe;
z(Pc%4w6)-Bw~@9xqip34w<tLZCnOEduvVu(`fkhG#4oD^zmX}>yzg7|z1<Bt7v^yH
zY%Nd<!Z52kYw*samx1w=Hq4<RnY60N<lK~5)1dC8xYU{vh^8t>G=mDylAZz^FlpXO
z=XIs3XQ#^Cb(u6Z{{0&TXUPOy<w6y5A#zsn(#8fd$IIdA7r_^TOKAEs&f;?q2=^?m
zL5N=W?#NQ>mQ*iqaG(d`AQPx5%<+~Q(ko7iyTK)4VaODxCWL3=E9KOaW!^Y8aOSRJ
ziQ{*wcx)BjI2J?KS8?B$&7@!%3`Sg~_|aT}Rw_L00E4vZ)%=(rbMd{wp%3=K%4(GT
z#mmIbPr^=Q(UG^w<o@dC1Zcnib2SSs#=YWli?JWMmHRU|4GFsEulbVAALhw5%?F4~
z#l^j==vOsz{JU2gc5;7!G9Z6Er1$TY?9`XO)JwU+czxbBv76=dJ6aRMCAS_g&W)q~
z0k1?9<fjoQwgg=ll>6y2U2;tc)i)ynQ%QW)WAZ@n)2*B?JY`jPCiFZNr(h;ZIa`62
z@gJmk>BVz<GM0<+@9<}`#(tVUaojQBAJETsYF~RrhK?*1{*k(_Qt_hYNU+}vPw-wH
zliur-0&@yV|MyRdwhyE#js^$T)X_4Pg_M6l_3F9QsOYD@=;QFH^1TmWo~7JIT41Gw
zbuT?Q*=6mCZZ6p1o$rf&NAqzmQq35fLQinHi!1241xf>{bX%S;{DVq)NSd}GkK8TB
zAOix=RGN}yvgV?RQNg{=G~EjseE8|lhrjpJEZqHV4|^I(D$Vg5xwjOqmWq~`a@ADx
z<BuH~6!;9qu>s2^M6P)j+SYdl5v)&2Z|m89z7>3s%($xcaP^8)aUptbDs<NUbcySo
zd6Bn=V1vq63B{fDy5*DRbEzv9A!PG-ELOpc;>Wjd`d^FdJ1?Eh$CTb%SW&1pORzIP
z;S_aGQR69LyT~S^|Mg4W;96FVBx*7xS~XB3T<?kH+`{W>L2W`;*v`dZIMb^By(o@^
z?9o2wxp=u@asN*%S8^qrpDn~kx4%&6FySIbOWUMAc&Aa5a7S&b38V`)yHj|?zU0eN
zx4LZUD)+KvKIlg(V^GRR-9zoFaA;Q_sTX=(x%0H>#PooT4|Q4U^;YUk_Eu@Gw{u^G
zKhs@>JP=8G;d^l$+XJorGm^Vn6&|xK+2`IZ>N8ir=`(JsutTA=7qfG0Xx={7(KE>`
z7xaD5-!zgB#pd0QjoOJNX=A=`yk)F@{84o)zdR(GL2g$8nKSkS$-X2DhS)Xlk1p1)
z9S%H!DvZRCCPxe-vC?3UL(CqK{{;4Pz@X}PWtJd3y7&1W_nqO<h{@{!>KDc!sO9k-
z>&cjLIs2OVsr`QW1}An`nm3gsr$M^Sr!gc@S)Xd0D(6gbT}^AR<l+-^z0}bgCvwWD
zM=-o|RoBZvj`PvM`G&9WF01=C?G`55I#FkK^32_d1o<#Or<40Ho75|ip759qtvi-j
zT1(}w-{z)P6y(WsA0|*3$Pn3dTJnC^-xf_OYz}aQWk7z0)`KN=Jzw_o+_=kr*iBD2
zNR=HA(--?h{<!ibyVcgQLyg@8sqn$BF-lHP)lj#JXA^oZT~qZ|4!axE%90kzy7=2C
zqmB2~kV(njea4+4;+s>g6~>VgRewj9t(@@(mfeI1POpMUC@cBhXP@Mq{g*E7l7=cJ
zhbhS~hDPZA0U!|R^TY86udsi^+|V=gj~G0IE^+1js$mDq`91qao;<NIz1elQ3t`2E
z{k^VN2Tu*T<JD@<>-D!kjqU*}eElJv&d&Szzy3p5Jt0eP$kZ3VZwZw*A0#^h4*jJQ
zq>UL*urTTtg~X{JlMcHHU*VcPB$*ON8cMJtFsNx-lp%>TXcpH%i_b&J)TWoyS^tK0
z^IdLdlggYA35ik;8H`b@0z~_CC!vIhV75#kL{q)#XjA@!aQM@(dQaj|Fh8P$op&FU
z-GRodPd(!dKR)h{AHcz$fC4*k2Fb9on0dR!&RwZLyzY_hK_X9nU>E8*DP#vA@b42M
zrLg<LzU`W)lS>SbY6ZWmX)?-1z`2$nt@2p0dj@v!R&KQ0k9DfXUO)L~=~$3%I{c3!
z|2h{~4ZHzIDnvsfrjt1tK!Shv#@FO5L<i`nRFmsa=tnS0*8t4@YywKv)ttrmi3A6<
z7RdtGE%rd*>unr9e3X}`rREyNk=9`$TI1<{JBqXl?~q{r%~}YcpYSfokmL*}x~#T|
z_CJcQ-)cTjfSBwL$-eRWCLdH^K%EuEPWdaj4E7U_Q$Hv^{Rd#oxp#BC<|qKniZF!d
zXBeD5zE@f#q|*`aVuq#SdV8L*`4e`dd?3|I<{2=<$?ezALOV*dbh|K@zHlF(?8jhl
z;oL%U-4h6AuMAas<vvg%iDo>ga32`@#0p{1;NR&_?YOWWyQ)aXF@nK*H|2_Y3-ckk
zz8Qps<~T&G5?S`BRMnBNJV51E8lHAq%Ru<zhs>gVX<>FQnp@~dT!Y$um=xd)kma}+
zV-qAwbyz?_ENJ=_jxzddkhI_&zMV|!_9jfNbv3;lT}Lk6%)HTaUeo>agtDT?*8G>C
zn6SUA>Yzd?=xQ<mM-jTL3=`aSr)V*1Oh(a1{seKsBI<C*GTtq)5)~vN*T;#gUK9pM
zQPk=>ZmplU^Lph8RhJ9^+EYU19)nwuvLeH*4=-a0d(WDTt|s>VEhWb-9d<p5R#0`d
zPz2B^C`Bs?Uc|fWW6L^Go5JRPo3uNM%rlVf9fDsUBruE+Y$(@0cEJM7{YR51qX1tR
z*2=m+i5>9_?-yO>eh@im!0ZcO@$b8?#c5Z!zN`$W>R`?s#6}$F=l5CGkKl9~f}oI5
z^OIZ~P~@S>1_JV0iiwR~pkER)PzIWCr#p&_#xrz;x^7`4kRHb<kcvQxjPyDSdkYDM
z5svaHocTUm?B-D`B6u0<_w#MsjBIr|`>6HEyvM0PtVYKRl2mbg1OS%E?mSZ~JVhTO
zWJf{<RuwM{-}1BLviAb81f>~<X)`7kr!k4q74&_eOMNnaP!CdT6YSf@`T5RJQYJq@
zLjr?Spp}A)2%q?UPwWTOwXO(+&v~%4G>Q5#b%Nr$*Kw`T61nSFIL|Os$v1xDA_;@x
zqj;#ZU!1#QCyfPOXC$jkN23r#FVGYHo@CBLdu#jvkdd^2i!n3*Q+Ve%D9btf*zanr
zQM#)!Mx7e>2|z$gkft*;))Waijb84vB`ANW-*F%C=|>sy*H8k|v<V6wOGo_e^Ul@(
z@Xgd31jfjSIYR#GOdux@A{#Y9z5*l)QNT*(I(Z(<QTMnS+QClB<DYVK_Ti)e<B_PO
zznCWYTnhXJOpqd9^O#}&rLQaOn)q&k^kkEq(<zlnOb2f2gV4@5rl{rtmHf``-O;0{
zqV={rV+FPfh|`a?B25H^64j>I*go&PwZ0AW6Wb1ef^kMzd$Py(*&)REQrU7Z%VI(p
zmZyZfo2rwrxSSAPJ4%?LEf$%s1)e^v^qe>P5jJ6Hz97fBh<_2f@bvm-nZPlL@9bmD
z#j@$GGnu|r*O;&YUZao-S9M@NZ!KH?nVI>i6PtF(H1t$B{BK!M|MZqI_^vSgFk)F*
zkGn@2!`m{s(;ND!$v6i=&RMTZ_hSPx&%E%P1z~-c)cT`W)Tr^+m&lhrdxA({o}UW*
zt;x$z7|?0_P6dS_a`|x|ginOtrNsQA`cc<4f0;<rIQzIe=V3$gL>(+sq;b|<ALMi^
zlG*AnQMw)OexWk*zrrX9ycJ83rpbWK%_`>w=zs&5&3Aea`~2%r&npJmn`d0#=FWH`
zGV?(1sV)Ht=jqQ3V(b*0ZftnAOpZM*&bm3wGQrfYLv<y9=;7Wun@qgz?h77>dSB#c
z(2lX)7@K{&mjLEXJ+hJ+T<y^acKuZ84K}qqg5kG1PX;Ig_@#I*j4M3K7?-%ZZ1zCG
z$9hGGPO|kX*aq2n_+Y*F23g@Tz0hW2GLM%b5g9YAsR5fXh_IaxQOR(v>%J3SqQ~{w
zH4|&4iBbQ~RCdest&F$)vu+PikshOI!PHCn+ipVCJ*;JDC0Ol7OF?F0x$(kgI5rNJ
zXybjpgB1Aso#He<=LIynDNyS1!Nv6QO|Ojf<n)Xu<W!|uF1Z*@O~x}1xkrYJHk<A`
zy*lTE|21kk)a+Dh)lpc_$~@F;`}&sSd`#wWSi9CPHe^-p7XgvoTWhfxG<&%Mmb}os
z8w1|G&}QD-r{9D?CMLqoJQoYnRvt%P4~^90@E*)7Ns5m}sq-O3Noj<S!^mA_9m#)y
zw)yExpRZ*4nt>89DybhT{5ZUe=TLQhf3H@KeC7}KD1M4`(2SI!^kh!~9q{QF>@fZy
zGgoI-2K(V!&i+GP9ZX$z3?T@+h(CN#*`jnw?6|x%*~XKv&%nC{6i``=d@YqtTS==l
zvk(nyxvK7b+nPsb@3$4RhGhU6eyx2LpLd0_C!qdDUed(S8zP)CeJ)k*TCUyo-wI|+
zT0U|}zNvK92pZYKG7GZ8?8W}N>mz_F%>-IE%p+TDD7NfC;HwysOIV3ksLW!K80HZy
z<`_R7ue9kE$05*Xvo$#U5C>DZE%Y2AC||k0$cA(|RQA9G-)04Iq`G01alj>z`oe6v
zrc7@4+=GoWV9aFaV*2mR7YRCnT^A0Jd0@I#Qk{6}Cq&e`{6r+iRb0oy`dUMoeVN4q
zKD06vS;-U5A9&%nV$&DE?~$IHcqE+DFv-h}<`k@$a09Uguk8;ZPDYS^{Neq|S6gTv
z6lUscbPr7j$bedP<zjlVkD!We>tj{5x;*&{zein%grim-hGN3brP9hqnzNhTlfVH8
zsvz3pFiM*`Z-~^L5FWFY8u!*f4`!Mb`YWtGranB%H^I!UJ*Z0_*>ueN>MZ(VfVSty
zCWcm)l1fs({ldj`{3-942-zu<yQx0|x-@TP&QnTyq7NO;aIi2~;1LHy11%SF>=bNZ
z!-6Hen|JX|SE3a1JjX%mQVVi??+{LJ5qalO$-@G~@+1T<hRp=PNlwY6-+0!c(^i}|
zZ;#K+Uc1l&gLOPOSRNITpuTpL1ek?a@=y#SwP|~y#Fy2e=~f^(ns|dJR7&rg$pEx=
z0<%|?vuP3)c`lcP+DTn*M)@5ZCS7xn@&d)9eUw$X9Q)22!O;XphMk9S(-1Y6zwG9d
z;Z1Wmy}B^A2&rVFkB{3~_9$(PmS@*RrN^o<A}6<B&L40ZFf*W*-2`M)w$OK(f{H`f
zI9-Li3(PKO+>qRDv%KNc)SSu6-XvHhZ*;Q)zwenZxga>q5~=fr)AvF~o+Sz12H<L?
z+%mrjMavI*Mnad>Mw}{w+{AZ_7lKy@`jhzJEZ{#S+rmqO{@fX6$^SWg?u+%CE3Ky1
z_<O&?x}b`)P}J~>Nlx~ig@^k$ozvL1i^H4)mrsQhHWqQ<C5y^y<c=Hyw$vRnVXu`;
zbbgPsysBk~ZRaFX{hYQAJ9&F#aQ0p_RGM$ua3%=PGFyfvasK`p3RVgLEgwVFuXFuI
zlc5|MoX4Jd?JyW3yBYIImemqXLB&2MxvUG=@%9UG$>>|var}rrm^0z7oW6eNXudH~
zyKgTCc8J-{`^k3g%2rS>Yu@&AuIKE>M$PU7-#jD~wN$q8NPxBH+46a}WKR|JhO5G)
zG{&2$V|AM4wTzsoe1co}&lYp%I*Y;TFZb7sBx1)|^3=Aj$L<zohf~Ba1nXwz$J_<N
zKIGah>xhi9^WuMoe$<_8lCN}y0HjqT^`-)EUd&ip4b*M^U@qOy)i*y>O_c;zTwKBy
z^{7=Lm~iHBF8h;-ESOa8cT81a13H9VgoYQpoA+#cuTyR@{pSy^jyhDE>iu>8VhUNW
zTxjwa3iTxv8q#@E&^PlU_6dSV3``YjUH)*$C7udkWTUW5xWSK*UPP}B`tBaG$Npwb
zjXpNj3Ly-o`qE1sAG;lo-E9*m!kZNO`b#e@s3PV;an3py3qOx;fr|`A0qDb9$mQL|
zRGG`2Pc8H)X2`PY!~>sPUg7q|p1{f(Q)bDKVPF$<_iYn0+Jmn`8H__~6iw}<>X1#N
zhqMw6-p~BDh4GajTGbEmW$z>jh7rwFID<1o_ExpApZVyw3BDcD*RyfozIwuY`-3kD
z0oF*A8~WqN%voH(vC&5&-m-QB9Zs~^X0%)kzU&IUk@#js2pS57WLOGourC;=O@*!e
z!asEYT<Hm}FfF^PJCn4vO}&QQGQ3!(UcI`!9^i&KY%G}dEf7b;hqdV|K*;VK8rUi#
z+)#CkS#eroKn%=X@iKJ02AN9<a$OPgn8cseX~yoh$rX`!t?0-sz+{e#2o0<}|0@Lp
z11hpa{YSY);qBoNEyv5-#r`vTP=2o8!O#8!)(E6WjVr#OYdSV?x)`zKXD2t8p39Rw
z?*+=@gs5AZCh%{nNJTuNMDz}@vz*Po<v3>86^C+E=voj4f$m6zv+gj9Q}YtQvd3G5
zq{J=8zO{n1L*{9LXBIU#iIzh6Gb>6?8z?C1?%f?9OLTE~<^Nt~yqO=fs>mt<Ae;G0
z{Rbj@++!rQLFfWAk$*Af=H-s2ZV5Fjaydl;MG&`$7`5NdUri8fd4Ug`-Y21Ik&#SZ
z)qGUFp}tqx^6GH)us=&rbG@@0P*<AVo$0UEk*sO}u>v|5h*i=!-Cr^4&CuFRn{n3w
ze1o)j^tgM}JGAYQ2C2Xy5MC|AAl_>R#5na(2Yx6r=PTqZlZGn@bCQO)vO-2Q({Z(#
z59&y0e$0KFYM#t|XpCEq7Yc0@im(Xjkb+zf9;K@zV?hC}FHVa&Q%$4|Tx~BR&!EW;
z*cxsC6vEkMb#x?^pvW;<&%JyXUa^Zfzy5Ckq}{zKQ~Bs9cwM_=?4m11>ruPUaVn%o
ztPTM4L~MMNHZxZK1A|u7&J7M+WVvF_-woxJs`WgU_7oOY@%5>`Rv<fGne>%|=ZsJ}
z$W-_(9{x~W3quNvEvy}PMC?H@mSzm*;E+BK>D56AD{_3@U<bm+f-jwZlwsBY*KmcX
zYYyuBI&HEg10(NTYAY0kObmduS{)l<7yC%5?|$Bb*fsTdk)vXLJ7=KdEI)qTr8#oL
z5QOPeNiYm-#4tr^g4#WOH_zgdd5xCAdi%!r+&&3Zmd5Rj|3}f8hb5V|ZTw*o)C{d~
zf&|2%5N%4-6jT&*LbSxSsi~%ME48l-q+Bo!B()qu+{%oQUKg~<vc^)!oG??gav62f
z%#1=MGnZT{ZF#@v{nz90I6&ckuKPOA^LIWj5`#YOPm^sN9ly@ttWh~^dF3Ju0z~3W
z#zw`Bu8c<?0$Nj|7pHeEghRt*_k(Q4>m@y8eTh7w;b25+$py#}n_qlYZMHVWV{7?2
z;qK#Rbl5#RhrJ?muOgCemPAqT1GP`f2wLZ}_Ebze!@9`U+O=MIq)%v;V>%Wkvc>4-
z4kkUqgySzd4HY|Ff9N49K3>CrN)RcQRM5$kZshKz>(NmRVB#jn`yj35`<^|wduo1?
z_Y>ve;e@yxju-96T;ZL63KR-dWBEMtp52x`?c~NW^M@tV7m0*LgEa9_oN^cGRM!uy
z&b3QyUbH*7ec-ZuN81Bjej+P)=KfpOTjCQzNz}Z89ckZ=ycuiySRfnNXENw{e<k!2
z;msd6F26ILEh%vSYeP7P+;eF4R>(0}@VW(4<hIEixZf)vPe#@9bPKz&F!+-Che@sT
zBd_#-GQ8}3?39dhBv~x&)ezKqle>}8gyKp?g3$WtiHi=7$xD?*r_Bhq5UouhIVk`3
zh*e4W2n*$q7N?V)?ZbSa+@p2b9wvdFr~gDq<wHxVt=^Qr;`12$4@znULzfdP)x*Ds
zU3XE^!JAgCua58kODzL&<<iGC+xUu0lwlDrnlvL_=}QsG&f=0P!3%wI&y=^JVM1<h
zhmpE?ZHU^TX0)vIT1W<$Dx(yr!hJ{;^`XeuKPCQt*ip_~LBL27Awyh{qDULr;Jx{M
zj6yiDbLA8ofs=w)?);keltpJrhTA~&y6?_c&rg2tg}rn<dlI>zKAa=nzGKx^wqQvG
z4#XH$)bA%><+wuLLBNlfp6+2SbhSPf0_B#YsD30-`!$LTf+@$okjFxKh8NZ~kolBf
zo8K87dHb-mDW2{O**xB!LKtYeL#J$CEBEXC%A8EBrX%kHoL~N0+FX!g5UqB|!a@0*
zU9e8@3%+?K1yjC-0lRgVjs45=Tb#*Ef_XFG*PsU*Bk2s%O)t~4f{_hDe_viXBBJai
zDFoBrr!*9jN0<)}1`1y34lL|qCHzI99<#L4pG~&-cc0ru#<#dcS)=AZZzxZqGUAdz
z`TF}Q)9Rj4=fmfwz+m^KlopKj{*YyzEOlU0$9pf+q+)OEZxO7u%h%afHJihf3c|nG
zsM4cY?V-QHdi&=Ex!t+)n~*Art=FMCd+{V|?P-Z}wC?of4v%j~UBb0h6;{bDq2QnM
za@c%L&s`e>Q17*W$8~@Ne2X)cfmOBM?ztXc`u~oQo$;4$4h)vA^go_wP)0@g2BlNM
zWDbk_J_Z-c>F)naK9~Lp4b1I}=I?6G0^a;*<azfy2)#Q1@c%``q<JT5cN6}#e#%a8
zn)QCE0B1Q{$oC_AHwjBZTK}4}BU<C~auOC{xL#QODczew>l)V)LK+pNV>a7DUM#=e
zUvTCN1v#4MbE<7C%BlaZ1MtnUE=2*6;y#tZb^4OnPL)snO3ts3!Xe9{i3J@M!!Oyk
zkfeNH*v70#2ji6x$9wF+-~3rt%>Vs3oJZY-8(Wj>|9^;1!*HQJ>T3{mJUfE3&yZnj
z8|d+-;Q!2|xtbu@<rkP?r`=>(+0wN;NO*rj>(z%M=p$jDy+z=YHe`ANhcwBx%8g(_
zBH5g>WZ1Pf55ql3xy`4Op`ZT=w{SFg^sV1L79HI1t*=ZOr~k3E@JsLd4gUIzn3aAX
z6z};;iF~OAv(gtG13IQuDkS^rr<e!(@34_)j^=DPZ6u~{5I9P=#sb~GLF~A*%9rlZ
z{RiTCXHyq;NyD?+9M<Q1PB3$wvjNfLzzQ>b!_Qr2WPK*d8MtD3#VW<~e#o{CbF%q<
z*1l8T`DwA{vfFn+dzJOo)|>Q7#qE|(LZMT9&@UKkf5%3=F9V#A*okJYUXL&RUxFzi
zjZx;Ywp<R%)=Sm?_Z%_dON2t;G8R%O{jdw$X-FazF1^fRSh4i7MZ_^tD;5I-%M1EU
z;P!d1N~gH3neOLEy&pKONf<jO)fmZpkpY6~AWs?~iq+~8fGkI^d7&%>FcG`>{i{p%
zV8KVcQxFv4Gk<;TOA_cH^3E%m^uJcmLkpBw<E%EF8!~71pn>w-*_n@?g?+|Hu*agL
zrU`Ov*n)J9fp!?tVtPVBg#IuWvS*ZDp8NvrE@Dth@`CtE^Yqv-c(hp%%y-1SFshfZ
zlOEA9(t0zw;;=i<?IeXz_<m7?(W;LE7w(8ocgeDO6N<ntIpo_;x&_L(hcDS(kl`7!
z3+j7lHDG_bBPj~+7Ua|`@}5bfVy>1ERp7?Fc^fVP0t(()zwB`|UiHo!o^#!!F7YLm
zI3^zSdi`_s-K{>Z2POSrrumwz>(PtLVz6xQ8x<12&WgC)3U&J2cj4-bTg<p%2V)jw
zf1bnw;fv2k6tB4lz;Ww_7AuH<Bs@B!`O{C~V3hKyBDS+#U$m$d0&KG+{MdJF<#?ga
z0d_C0#etWZ#hf(m86_LQ@(C8^rU@>w%{am3&P}AV!Un)Cv>U<Pg}IM{0AYf}8ng_7
zFTKa3|Mt9`HsvohfE!%&5pYgzH!VWSc{@#V=@tj7rn$>SLZEE)3Ssy4z2dx<*&R^8
zIJiK2A~c`{SPT02_p@FE2Bo#xkDn(?QMBFiVIai!S=KOwf=@1Au*iaEAW|1t(JwPe
zN!(aW<00+p(uJIaud2B;Utt{1fT7%VC-SV^g?X%1%eF1dxCY&Ea%xPCDLVgo50AQT
zmZtHTb7HMETF#CdylLD1j6^J$<fKRL1=6S;S9WE#I0O9|#+?9eEcAAJ*jhne4xfmB
z$u)9419F1#0Whcu&jn0Sr6<|xGGU6O%B)Dy1K^|jFb21+-XHj_S*9bD^=1AH`*F5C
z4*j7KZNatk>5T`VJbo`|C~V?2U`9}aVL8oQ{29mh_XP+eA@W^{Z~fZ73^tfUvJU0|
zr!AL5<#F$7YURFo>QrviRCg@qsoR*Z)U*IAmrUjZDxJlP^s^yVBfn9$JuA+FXrAC|
zdwN4s4%A1RDYG|LN-v%$;x)`p1!$fC>k9@JRq(LGL4fwtg{?1}`5BJp^>;louAA>B
zu*$<}8o&V3KCgwjK5okfM{9{Zu>mtZ()VZOy!T{_raSJ=9TC?Y4s|;sA|QOb@*BES
zO^=!_w!p-*KJno%cR&;|&Z_k&Cvo1ZiXWhxiy#o+r*vJ2=z9ceD99=2OyPPFlA@$e
zI6gMkNjkn4?u$NJMoQE*f3C1`m2{iTh8(^pX|V7W?sOmckb(3EqVDzmp=73poLW8y
zC=^NMf`==H9Lzm_i>ceEa@b|Lq#z^pNRh(rLUUSbs8i!|C%v1B?J#!98<F<HGzaC3
z#UB5}S$T9p_fB^1W-iP5`j{d5%(f^nptz?4Sff>46OEtwebBi*t>RoK=(vVHj|ARB
zR6f}hnS{6jqFd;>OFZ6odnKem<hz?MTZG_rYq?IZEY}x?Nd`SiBSP0n&7y_<NvHKB
zRe5jQi@g4lUmHTW%(!2Zpn?qHn_@D3%<SXD?`8r!X~~7MrKymy<L<da$JB2E&;;=4
z1`@U%ofl=~>!~aX*U8*MO@PI2Hg(@tZ)ID`+W;r&hklQNzP$R80SG5j(0%lnyG&yM
z*6bcO(fV*-N$T`dyF>|~3Is{`L#D>R`)SzsDU}53M8DPehpkbB)}A$Xn@fvpb1(<N
zKR2>*G<2&C5}D7agyo>ha*sy*+U!>H8;xc2=UZwrsRnR%GBV`#WoYu9WYnh$Jx)3B
zviZvfKn~_)LooBnT1!k2gh7JgLTpYi=~Z0--M1kjMFnMc*(Sc-Np~14ZFL6z?Re*y
zcELRZ@jB<%NjWeT&@w_}8N0}wKrTzOahYT&ymuLFKXe8j269LL#k_2~N%gTL*_VKa
z*Hj4YKfc}ObY|R>jkVnlt6hGACj_`+@xtDXLEcdrCMsA~_fbpfw%rT8{o+$dB!~r7
z*z_#5IjBI6GW1{+QQu52^i(W76K%B5>UfiN1f~uY=7}_IG|8zq;tOjLHi5Vxa2x+=
z;==vK%KI_c&>RGH_qW%j!XOb$W`5MW0XLQ&Hm!?cc<pDo3brC(A@K+2QPi)lfV3B2
z?gVVYTgQpYkv?!wHC2iJ2z;Zi@vjD<Di9(r!IqXG=z%$(!)^8ZN`0gNe@%4Of-^mt
z<H%YG%`)#F6|V%@G-WZJK%^0Isr@L6@o9?18rT<|>Pjfo(RwysiU2Qvbrt*4!+;Ux
z*M2cP>RQ<r-cXzEFpAS2Ymv$NqTN^&%41d|x-T;p%f>reuq#39@pT`%sTBwKEtm?1
zHn5UfelNu%h{m3AaEyCSOvtvheu|)L`CODAILbn$xDWoU9{e||t7|2HGAPjFcCCp?
zG-*?_d7pTlnUR69R7SeiWgE_7I#QFM!c!`QB1*m*padCt@km9L)i^#VSgmcY4WKnQ
zIDh0FDAH&voGlUpxrIPO2Vh`U?@&bJto^;~y|$Y6%b|$TLLfWQNx7PKC-4w;=%wt{
z1=nyAme>p1b2YHWg9d)kO;KYDv%6{uXLEoczqd$qyw^)aCQfnJO#Nj5_(RDb7|2QP
ztc>{c)9qaUgBP)AO%f3-&+Vyj-D>Q9C(ii9tfCiwc~dUtD>ccQYsXYGMgnVWM*>5a
zgP^mx4{dZM`=7qD)~Jh6DQ!|Rn-h6^tA1G2C6ibZo<;4-y>!bTNIZc5yDppJIZ!;q
zjfG8kfVA7`rrY`6lWip5+`pzvYbY=bW$qd~kUSy6K~`UQ^d%&UX_ePyb5J1+vD5?g
zffayrhTCoHLq%5c$P9<Lt|r`F-z;nkh!KivVK6-UTjIT2@Ygr}+)0KW-P6qlldT--
zPzP+1`%)QZUgN7+Gd~tuzt(e>u=vQG<Z(;y-ENL7^_RMs6Vs?IS~g}84a~nwZZ%JT
zqo_#Z=kAyOWsu~(V#cDHb9Fl%2*0{-w>fME?!&U#?^<PXjyK%Ej4ZC{SB{O}5?WIh
z@7s^9Jhr3t3FX5y*Ot~>!lGwtx^=0z{=%5?5&mSbxV@K7*E=_zYay4`IN;biK?k9^
z%DqXN^J|yf{nU2Cq)Xme{GWp$#hOZCyqI3B{9|2<b?``teWRCymG3oOU;c}f5YPvY
zsn*ygC2E~v*h9j_$(+!QO4NFfBWHOi*R8aXAgEo&1JW9$=g*7kjc#j6iPo*1*0=Qj
z*AiYlmh?(S3rx|4l%(t6R3V&s$J4r}OfFXDKX0{ov;<R+`+p9W-u7%P-y~Vn8-oFp
z!S`nN;Z_XjXNM1ytBH&BHb`Ul>w1se{d*GpXM)OeFM<Bcj1E^E;qOAEjsy`UaMTu$
zM4@=(#$wYkaYqjcX9}Eon#`il{-rqm)GQNN7(|p*!ETP6q`+ieHMY`HZ!KxFXhYzW
zx@!7c2-113>Nz<-FruZ>iF4-nAC(+~b2)uyPpEdI2yS{{qI=G5Q9ZUc<ye&0{<Dhw
z#JnMSvf3Wr-V0qK%VHrP%6^E1c!UeMR`;Yj$qVaeR~k;ga^!cogV<Hz58APrsi|2O
zszv+Qmx7F&Vtu)CPwAGCJjDXl;<1Gt8A;S|o<Je&1&q(!cW~;<HvMIXMC(!DZ=hTZ
z@@2Hyr@a^Vf4<FH^C#F-c<>YO{jQCD^WXgb40Gpp(|zwX+LwCCEStMm$a9|tPwer|
zO@HN%2bkC}095My8PoKCL%4he$oIvlh%u5^6~IR4V*B}}PiU8Ejg-LXf*@Q;(c&Jj
z8tNg`dvM(e{B-WQd!e}xcZ{E5USl&_cGEMfJm~3FM}7(LJNdr=ie;eWMCLVZ0jnT(
zk4+P!at#4+OA3rW&4Nx3`LzH7E&A=l{IeDaVM1I}@#}+T5b>_{uiy!S$v%-S9G0ow
zUEm+-BdLSEi|blgYd+BH`^g)gj()@@Av2KbyUgHZnCE4D^<FF%%S@T}ug))1_lX*|
zc$-A};v$Pk-U}|t9#MDQVP0ENzDEI&*C3f<9sIxl;FOMM+@NFfa#`sGFS{oSAZ_v;
zK$0k8n6|6r=MG-8I_Ig);hB|fI{#4{8c5es>9~R%^tu7*QqNs`qmJ5rr!(idOfNgA
z<?B0v+|}F%RI&r{ONcGp!DGfF4U}_^p!z(IzZ6Ub8qOS|Db8dvc<8k>t-j6F(zi=V
z_gvJ(Yw0$%ZZRvpqyp<HaO&sQeS3_9<u|j?`c@Ym58+#@LL9d#N{T+!?d7({Y6h|C
zgG^}3`bA#cYxb#owSR?ZT)5P;sESJD0O7omk0762+*7eVG`Do%)SL3vjolwL9%hLX
zzZ*O1E=JzREi%BwkcL>R{gC=k)2Fj49gq5I+bGjDZ6wqphdi`Tx2CTke1vZkF67ZG
z^a*(dy<<5EQc3;nx+daDXW)^}l?YB+0yCFsy`)#L>k0G*gV|F<@_i6zFMfpwae<H*
zn#s<k&I+5KHYMHcMZ%-|cev=Yh)Y<*oVuW~;itt(X$jy937TH^rUQ#By=a~EV>d`t
zkKgli5Jq3bq=tzn81x{z86W&u>Y#qQuVwhE&~C0b9+f(<`=9IgzJU&ez-F@<&3kwi
zmSO!^L@*v|7+dOK+L03WZCy{NyEkmNXLDC=O>WU*S3=OE@7Hi?5|-KFP4x&+NT@sa
zz&UdttT)#uM84jJLry>>SIldU46C<1?`ejShFl9C>T?7{1BtxS*P*)5mU^m(F&lvC
z=1@q@0DDA1;35RQ{X?&Pzc`n#)560A{SBauZ7OPI9OC&_K&@=QOo^K3sJ|piXFBa)
zR8?uW(iGy3Y72w?pfV6V`w_aK5EgEp+Lh01&>~cucWA5|+`cS?R!5qULm>VOE!`=)
z#EP_<d=?Oblb(J~o+uPI!DWq=Fi!UYIH6EGyj~$P@_>EHm}A?z@0cd#0Fkawxm;TB
zK;{(;acx{hGGJ!G^DGqAGXtB6Xu^Y+ZO-!ur%5hqm4&;Rfb%k!>mCYSj~n-Me)?%U
zDIbZ0y5(`4x_PTPYcfr_>36ZC>e8mrGv;6}>4(XjpD}Mcj>U&C-<`OmS{VSxN^W4)
zv|rsiaf|k7IOi8GWHumJfeZ2p=NIfo1;Q=0`vE>6B{aOrlh5es6^}D^2tF@XtQc;g
zfwpaml`p{)wsd~ogz|Y$g$+(1VHsQTiMalAU96zl<2P76M-%s*WN4>2$m<yiAS%NA
zCGcOsZfC+?wbx^X@iE1R;bP=tHji5B7*h}e=^>gTXyV0kn5$xSYwrG_)@owV5dP26
z49IWAQIjC+5t0p~)X?&TQMW2=N6gW>&(;p$melMf%*@CmscU=jO;-x{jXKhpc&bug
z4Qf8tPX-l`l4L9vnG?LWAfM(3I-5^b0qrI;RO#Pf3f7Lt-nn%=x>F}%S%@^eWVH!S
zBB#G8-xJ~{JyjNaXeY3F_7L6RoU`XI!t*IE69xJX50%+9Yk-v?_!ZyCGp42)h!kzj
zMrm3f3tyF3keCeiUSj?M->d#E@#mk%3^~byhSh4>qORpO=yG}@Yw#@WZLQv4Y}<2d
zv0{~y^&gG1!#lq=cOs}S-!40W33m`iW)xdx0+@qQ=x3OUVL?lUO-l>t@p^d!37^RG
z;USMEQ()4S4XZ#*p`Bqg>-1)al-YovvE9a-6{gDa+@ruwl4n-o1u&H9Pt$Ic->N^9
z?F?kl#BF9}6nqtNTI+A=>r(;*s3a}Oz6+qx@k4ALD=6idFtIY;UG`7sOe`d^k^XWe
zq$>U_Y}fryNakl%0~n~C)cOOCT3GyQ*DWp|rb04YmaId$TO8<Ui1881S&Y^hVVEho
zBpdqb)@KiJ+5lg<x5l|#dXh2;)|1fRC>j_{r)MJjG4r4}c7JEbSGy1dN294!L@AMd
z#cMJe4c7j_GQL#OSFSnsLG!VEer2Hqh`?e$sdBlCZzN)6?7Zku@oWx@wzsjJ$}(!y
zfgPj>H(XkrO9lb~Q6Y=7_jGox#=@#AZAmtM6PJ`%z%Zw%oFFKDETv%(@_4+JbGZuy
z`HsecFX!UMLKegqJ%Y1d&MOS{6>yFk3EvQow3l&X$Ny5sdB$tbT%bB0Cr64bWr53Y
z3VxIx5kJVH<Z#o_rRf8Ju4_tGC#}dGb-oga%k3^)r?A%aLmuBqufva)dHDxC1-INg
z66pKk?#SDQ<<Q^K9WgPz|1{q282i+P*r6#3Nv{LWa!h)-rTh77Ega%j8D^=l3af_r
z2DB(16F&l3tn6$`){qm`h|?!KNI4<z)z{j7z+xhAB$GVr=DrpU`-Dmgn(SvK{^Uat
zcvPbb{&PnQIZC$ER?r|zW*Q;(bh~`5ETEM(D@Q(6+U%0*nUgIoot@-UmD4^NV(ISQ
za|lk079QgajJI@l*u|b+Ys_q@45w~NV792(J2L!6Vj+(qdZ}<jz_msoX0#w~`HnZ`
zHeDsT+Xx3!Uq-RFJM?%+8T>;(TJzNX2e4ftLyPecu*}2#fHCW+UAHemWGu{Nz(|WQ
zm;2yx;h1uLeGLFaZ8|r`+ez)fa0?L_;w|(ItpeJL%k>YpyFHwKaLp%H*;5$aq$i?{
zNQ&KZU!v(b%A@8rtdlvg!5iic70Q<a$f%mD#Tal75f(L=H19)no8NV{yD!#&Fm5jc
z$iqZ`$b_%V#i?tN*4rW!ISH><EIm$bF0{25slJz&0O2g@`T|f*_FDi~k~PP{t@@V_
zIXlkMN4i>81gv)QlbAs?uvK?W(8K_Nk2lU-2orG*xh;ekrKxdEIEz64T$KOP<Bx5C
zEu)o46xRDpv%j;BKVN)rd%Pw4v5)P$WX7lR$R`bX3p|HFe_$0gH17ev2XVEKa)fQ3
z{(W(9)8FA|rC_OUe%q>Oh%{dal3(@!oU*6CTjhozM$+rX*|_xrDNfu@&4+S`daw83
zdMvW~bu@8o30VX9PwZrn;qm1>TU3*H)k4fwZN<*pIU?LbKjjsAq2c5v{vZi-J{rM@
zX}xMi28#ODk2LFwi&?6Al*#WrwxorjCpWN?ek!8_H|eWhfmXabM&xj6<e3e>ZJP*z
ztQ713J<umbDV`vVspzUO3Ctps?7sN9XTu5J&gGV!-Os!#V~4HGP>i=s+d~lB1eILC
zT5X&7^(lbEp)y2%yRR$V>hGG>WDP%U%iiLPsW5%*Xqp>b0>qw<V6~^}SAxHik4G}8
z`{bsX?twK<bohlK;_B;ey%6X*{hEZp-8um`P3lkB_W_jsem-==bb4$hCsfq-z#ljl
z?cyYID?!^s1-U!otO~S&74&0B3hcuaYgOG06GONkA`uC3GNdr1LPR!926O(%_a+Kc
z`=P&1cbGEpftboi2c90R2b1-}BmOs68GS^*l_0%4$6`pMa!bEql@Z=?Kp|*1#(>I6
z0zh6lImN|H=0xZ4kX*m+op7G7XYse#J-QkDTEd%43Mkh^1>kQail>&YaXD1Qe2Us(
zkC#Ko3>DbY2!||3fvP%RhTfVWnDvtxlcR1Tj}}a{Oezco(*dR&JTH(A!ZMzz;INc;
z9AxvV?)4b>_riuv=jasmy|~0R8QNQLunx!GQK~>Nn?kM`01GRT?-a*4Bq71+E2V;J
zr->4!eP9{;k!;K4jHzWX$x?qB#jFaaZxYkrQW2}5$R~<5lPptjy{g@Pu>$hf;RLo@
z|2+baCgMw;UCD5&UHw>4Klnj~jCb$xs<7XRMj+{WrNryo(LI=UHg{B{cfK5Qy%qPJ
zSuN6?wIpx#x*r!Lzaf1xD4FGmB$*yDn0UuC4+|?3SQ;-E{;OdTbclx$zv=~_gSw9=
zE_po$n~=;d>KCvT$1AyyzLy4qb9{~^81#I}3}AShmhnQ|#&msV2qK`yG8oz#o7di_
zqw`IA0w0R37wmBNQkEt%=^D)lW9n6n^Iz<*Qpw}I?l@(<i|A}Vy`!ZI@UOX__Eh)L
z`FYMpRf44qz<=r6cGdRF(;5YASPm_}H^Y}M8JdBu-^#|NuFM8KNc@%4lJt|4&nkvo
zio1Im-N|MDS*Y9Wwx$COJTm=bKKC!DQvbp+_Jh`i7>YC}QWSQ&CHwlK^Ta`;;QIK~
z1#pn9`ZY&O0e#x8@qHambp(!n3f#g+G+xdN!%3qJ!%En)C_Dz4pUUI3K{v(@)Fx^}
z<*^+$;z&lDhX`Pdpm_mK<M8+n*foz2(q4xzt+B^!W>Wc_Gxw88H>p;uFfp&gbfx=w
zxM+o8Mmz*YF0&8Hs~qWX^6r@MNAz*uPrgyD9yzUb&z}5RU6G(>Oo6Yx?Y-Za`Iom~
zR5c^9YB?*tZdx369FIcyG6kHy)nw^aRS*pG!zO<3T7CfAZm3X?N4bYx<L#Z$f!z3a
zm9?YZJ^0l&zrW?@DMIq<vsNaG!`km3mL-Lrem3$VYaO%c18ZH>1mSn@LuH`-#$=85
zi6}72pYu+T;gka>@kLIOuI(>y5T$!!#fbK%!%m~`#~kO7!7O70l2mfO@S>NCgD~vT
z*9U!N6a!QHz#qZ>lKtQ=sRNPVV7FWL(ywQK)Hb9?!EkwWxU%$QNYyY`IB?X|6-g9u
z*P4B8EzookZ*NpUCY96{VPeF{z|od--Lyb6grfj_%v-R11dEjpByc68zVuiZ^EMV&
zU(Kw7{wNVB*}^w+Cn7H1l9Z*B^z4u6>P{1eK%UqN`YRX*CR#k+s7_&)lV|gGT)g1u
z88y4};iH?648SS<Xi<`5!Mx!`Gi@IYj<ayvAWx!eoFN<5dnH?jr=A4UkNK&F3NMAS
zT$v%eo(ev~Tn+H>G4uU|V>n0s_KlKy*-kUbwQ^XPL_?x?J8`FS2QAHu7RI^AdZ8R~
zC<(?w1?R~?H5>Bz$kqGdW058P1(_bo0nLSh`Ts4kvA&N-!X8CSPZA2@aN!!xR^R)&
zEO>}Crr?=EGiTh>Y~w9wGr?=AX+D1{;FLR;of@K36p=$s&Q#CXVqRlr%wKcD-h&u$
z>XXfad3l^hq5)-T0_U~X`tg;<y^@mR47YhBczF1{pzn9!Y1T?&`H+=zaXu#*2*o0j
z=_(^VNI7IovbFTqbOM-!cHpyCAI7tH0&WTf9sEkXZbVY<k{V#jvmwBUhN=Tk?zJ(v
z7-voBZD$=TIJW}u>Kb;E_Bl(KUK`>(!eQUhmkszy(Rg&XlXt5?Yw!~xE1a*-!0tJ5
zOkDJT@1%x6>^rKATOP*Xo9%wug1j~jighVzX`Y1<Zi4UVidT(eD<QLoGP$vkY)Yor
zRd<TGv|HYBHm_INUU)42Z2C#y2U3P=9XOLLzssHqJq8yJL>PO-#8$$5pzgXv^=Wmr
z^#yyBIdY0aGHZxXfY*%=?SQ6o^Dc`}*lpG3(F?g1+eX06^`Nx_oF4$l0zLIPdm@F(
zZ`2A*XS0m|HWu=THao0fUMU#9tbiyBoBobyX#wFIBms{D_D+&W`9_=H(3-?t6jIQ0
z7oh&^G4s7J$I8q#3SVU=b!t!w`~EbtJ{?(X{C-Elry(<4$PWqP#>w6#Fsu^pO={li
zN20HUK(4*;00ix}W}0<U&=xZ%Xm^N>c*jkvf@GdY!qDOm8GCEC_V>ED_lam)a7X@s
zo;0zd@4Qo|Pur>@e0N%$zNixBYR>1FEVV3l(F+u~HLPJSFd+g29TjAVlE2#yXm{_k
z)LU0~0Ul;jN#}IQK?JB7Xj&>}K&Ae%8w!!y>!vU`U*Xc@uU022#pez6!pQaGlby@}
zs{>e^xiI|YB4xO6ea}<Kk~8q#&j8J^x{X;X-?U755Gag|ECX{bW;0{qM=oI|r<Qvi
zQ6?R;v;L39c;JqoZ{4~ay!eh$PN@WA?R`!be#EGH(8ZL`rA@Wj9`eO($H><_mZulm
ziv%5>Ac_G@+<>03;EWW*e0c{<5#?d+zXLoIz-Ypb96$J)9uis^q61dbakcFn&&4@o
zypy<%xN-jD{3;*~wVJwv>yxLvOJtDO)ah$B@8vVzCWDI@xrOVOv78g#+I;iLP`Ojf
z8#%ByPo#Bz58u)kMGuuF)Kxq`=WcAM;jF`If9o!qhlD%0nFYcBkN8$2QAD4tKtc0q
zd4ssz3cEknJ%sWHov-snuNmL#0IC@a1cp%4Lmax*ctncYF6$7mNahDSw2z0NK{JW`
z_?DKyuEBBiY;lohiF|wVbLg*Z2OgKtdFSz`yxbhTU)Nxc@jJ)#a_T-ExRNj^qAKGu
zHXWP8-fp+TpsU11VbM65H<<T6?U~$z%Qv2uQ8T?U;SHJ=T&QW@MK)0hd8zrj+Bi4s
z+vKM7--->V0M51DQ4I$bNAglFn!-+!nklm;R#xNqb7Q%Os7aoE>_izzlLEi=!_Rg0
zvcDInp9TTh<aw5XP<X<oHmvqt;wO*~*=DMuVv(ZfU*AG9$FMzg1Nn?{k*XQB^#3$9
zIV`@o_q53CzDdiqUshe4e__Qn#)DHNKy5j8eA!pf8)6^7j1?xNWis$C8NUuHVvr@f
zw^|U;I(f~L)Lxk6y6A_%YUi%%f=|1WDC%cQUZ{XzC3o+$i&4zGn*uIIL5MfLfTV5P
zCdc>5hc3S<h*;*!9d=^EO|wS)3?PjqduR7VJfmZFmk9O7yHi7+r{WJjLh%b;DC4Zs
z(aLLqhirj#&YmBo1pc$E;1)gk6cZdg&^B-Yz@z6(DvY=+(oLF-KLyICcv+Z^Kkd(=
zq=O8-Zl~e%Y{Mp&hd}bItg{n1HmyAh6hBxk;su7p4nGw%=m+tWl1*Uv!A|*}>shHN
zOR+B^;j=3M{FMhJg}x;IlTUsMP8WK=e)-9CNUA~_n(!pkyGdCl+6g$zwc>_TgvHNu
z>0eGaXVL;$I+<Er;>(L}@9)rA^I52HGu8}}P?(80Fit1o`ga`$;@8I`1RU?j3jMbm
zx)MNsbKgZ>6uE{b-<mikYpo%jZrc@2FjU6v<Ja@y%0STmX%tAjT2>nBhyC_uacZ%P
z{pe!*M;Q9te7qED+(FLk6Rk5XlZ}q_8*8lngLZ9Q_$({DZmcEc4ScHP%#6977I4F%
z`P`IF;N+VU#z7^QuPj!J*t9_~*Y-z!cn^G$UO~$1K@LvtIKBL1zGh6AvrZ8M8tQ@a
zsMP~`%4D^X`?;TqsbHVQJ_}=0w*v3Cs5k4MiEyyBtW8<z#h!Ii6djB7FvtcXQpOYs
zNl7YKcTT(enbL<MIAD;xLq03C%LibD?|&DXorr%FrQlH!O9!Vr8DpS1RL3AYv?s7U
zQqSy9gxQi$={M(j{lywdUJ04$=p->Zuqr@$>xn|yDh=&1DQu_p91W1_fJS7)^sf2Z
z(I=(e{ZqRkJOqO6Ha1c09oB9_p+Lc_V<IF^fji@tx>iL1Pxe7|1whK1m{~xrM;qDk
zo5=UlM3p9pzFpLIw%fk~`-Wd7<i#F*qnCP$^~CNmKK)d;IeclN?3dPj%YD~N4=EQr
z!bConiHoqQ@7p8jho#FAx21inR&U!lw;q^3(1;5aMQFSzKO3BlfP8a2vQe!AHM|V3
z4Uy<aK2=t`(|_;Uy#6WK#qicbrd<4JG}vHs-mqj{Lrbjc?tiG?;+6yKUfl?vL!@Qe
zS|u4K$N+N^o$`P6L_rpLP01eOsXg$-F2I@wSeSG>O$CyoFI)YtY<x@IA^(ywcYozb
z=JE17IB`qom;1ed=6!f~BMx-m-7?(=dPJ=Qzc*8i=GyK_^5h`KhG!|UHCP3PvNE67
zt$pFAi{=?u(oA{xugl6~to_gImX1jVN0rE)p|#*JjbLkL0Z9E#THl4P&ft8ZFnwbN
zWRoNx<)0hM<~{cqBV>a_s07|;o$ffE`ea@XI_}~iA@_+$tZqrWR5otMpeU2UR+I;J
zMG56H{@`8Akv&VuO7|e+kw=R#40F;y%e32(MHcjl0P~QB9-Ocb;P+7K@iM1?6NOb{
zwjPGtstEBO9ACO(4yu6yg}G{}izeQ>V~*~1!S=17NYm|Jk_eSQcW=sJ8A%w!4Vrge
zb{8P_cN-`rzus_k(%y=%Q;ppwVO0pn^G-Go^|%f3C>}1KdGu$qhQ~`wAE$Rm)nh5K
z-%G#$<+I@?!b8J5L)z6K6~8J7*mSiSCHTB2(*LP$T`j?@0@zR1t;?-&Xoy5cbZvfb
zuGnz?mwD}lhOvKmx5Mdhn2dTE3sdrYDxAUlG@F-p)RlaTZdmSv93VWP&VspQfm|3P
znPjtH6<*bxta^Hx5svIDpss0e!<1QQ5{$Ro(a14X6Mu9)u~2~(<XVZSnKRbM>h!rt
z*IIWg9#E~s-GUP6$~=FPOTJYNgj$rQ(s4Q1eYz;ZVikkDG#hBjG4vH%WP&6rGzhNB
zDa?qwQLOh^>8m}M4T$A}XBVETCCbm$_rjr0;%6mb^I#k3P`yK4g0J-VR=;Ia%cCK$
z@RO!y(WjPFTl^HL=UV4Cf<bJR@u|fLMLvH)CV2L{*cOS!@!J@Ma^Z$>n}&lWsW^yC
zby8*AIo<xMg3Y2Z-vu-<-ccKd1<PU|$b|;$OAn4FbofMMBWvjQQ0tjYDo?0K167a1
z`o8|HoeIE<Cw*)^)^$@w^G%mzMh+qr$U3C?*wUj|pqi&bid+m2{CAX6^^?1Q@f0)$
zS{HH1xKk}lD#WoB(3ijkl<Jc7*GkL}6-S7M6X<=$PjDX*1u4NG#+fki^1e>OfkclX
zkm}dI#U@jqL+(Ky>SUiQPrfT7449=0kGH2?cRf+OZYsbgb*<BA@oCM_>+EJ=mlzZj
z+<avGma2<vWRYj#>n+jxL@!g8$F_RswHltcN(UT(DcfZdaED=v?Kvn2*n*K}f$`@C
z3*@1=@_3u<J`n*M2+N>qqN5TS)1xXoH$t82xV8ck881A=nDr4VVj8O8H=XkRCoXj%
zA%ALprda#(?v1Bf`$KPifJ~MIykp_gooD_RGv;}lv3-MLJtKm%h{FB``u8y0B5vLC
z27uM2Oi?{XpsOjj{C(<q=50t4F;@-t9$mG<AQ@W!f&^X?lxepm!5n?o>@aU9Z5=L3
zvK;Dyn?H(g;<SJ~6VWe!*P$L=^F2M0yG=wJY^MFrUs#xCfBL?zV3vb)SWcPr&*5=8
zmk^hmvqzmxhM=sDk80K0<Jurr<@?FfzPwEdyeE0@;$HNBQO}jJtm@&YfwR$9%gx&h
z9gDhYy9$rZ11k8Q7HgVk-Lp}owd=ru7?J$_WJL<B<_GAH<z@w+Hyo5Z<qcj_TlU;S
zhexRmJ4Ht(-9+U{gu09n<jZOnW@_1#-2#JomgfK`O89lvD<$4rSvDpN^_~0_W?Hq&
zRc)-bKj8ZH`EY{Um(W!i2w4ARwxcG;W!~*uEU*^Ue4wH7a!}ILbchioRWj&V*9$qV
zx6TA0di()(l{!mjF@z|2OdA62uHY1rmI-*&dnKQmD7YyU_Cuo-`e*XY9zYSy+l<5`
z_k&``;BZ-MjMw(<dqnScuD3kTVV-e2cpG=p^WXJMg>=O<WvlVzjO{9vhtBdV6|`NW
zrQ{#y7a83tm096jR{X%hEleINb)_#Ky)f8!%`v}ihyH_FYm0MmPcJ;Ug>k8N%zD3X
z5X$94zj6SHYV(l=`s|w5lQaC@6q`Mldj=uvv1&_@`ibP$MadyrA;K36QrQ8NH9RW!
z;8Ml#bDa65O80;A*BgllFROF~BdBjx5FdAIMRd%~*d*(u0$H;2jeq_NScLy41APW;
zIy8QAp}asOL@iD)x6+VOu`JF(T?8u~_gDR(0rb*>E&yh>*J~TLTbLs>h@KAvm5vFl
zj+I69@ep*hgI2&=OMh6qLoGd0!bT-%AbATRhZ6yB?Lj>{7i+dY9eKzTq`u`~UI%@U
z#SI<Q74&;3z?KTjE1UeH6ruNufaPqG$0x9#d#HukGWNm$>6s6sDQ!-aL^u9G@0Vqw
zG*5FPaNZWeaZf_L5Njjjj1#8@z`7s<=Ky)Ns{Rlvr5vSZbQ}XuEfdGCZd!K={Y?qS
zs0H^SKY*!7$tJ<&jU=`6>rWi8*Pf#8oe-_z{+iX_^q^K9K5v3Ss+fWua!AOd_@2q{
z0mM#e?TNx9P(gF_fok&8kHBiRHLxvZ@z9U>bg(w->s1z#4CXxAui>JIc~W5x0E~dF
z{M`QnztS>}Z)84y+lV{$&2Hzf4_sU=dps5b0MB0SiQ6jU*E=lcN3Om&|IKdC&gEKP
zFBiYgO3@?TEx4Z2SMKGaON{tm8TtAxz;a<}pHh_|$diVHg}oSCBhXr(;bV*M?A$0K
z?VTUE41}ac{cmGF9z1ed{mSe6^`ayv7Z55&i2LbivxIPY2@Np;W7?YTz-slyaCKY|
zgU;l0?X2Ux><r>p;PRaF_U~UFgG@}&Be4MtUCH#TlxlQaK+oMvBO-oDQAA7+*SI~U
zr<t9{VEi1SnE@@pL6C6=>w{+NN-o8D%eexvjKBLiaiocNVD$249hlWG5QBjK94RU(
zTA>`c))D`|tPJ$_@=G6r3RQRq+8Bpko4f@SPqOUuIo*t<3ZObdl&bq!9yKrh!;(^8
zvwg>(ax~F^^jrk~j&;xS17eCQjdq@0E0ihga&xatOmohmkWW4(q=0MDz2vno*pNkN
zi4TyXc~9%wb(_;dk!bLfVvhE~10nE#$gmMZ!Hd3&j$iuo1`8B#3g?ErXzl5Ru=DHf
zM+o<O;RpT+oj6REeu>QZFbnr$vVAT0yC=817(fG)2v|g)kI!7__Jil%+7CbU^V=p-
z{QZziST9dzuE(C8XHP)}46-E~=?|Sa1M#1#A1w8T)%`HaO3>4$<Rg>^*spegNO1}j
z+K<5!HRkCi`kaVJE~GP($4hUnevUEvWrvzVdUkF8Qc<hR>=jQ1&z6(r-O?^tM%hAr
zC|LNqLAnP0tTEs{Z0$>S&zb$uKLFz%#*g2HeK%NU7s_eVgG$;;2xgYST1FShvPUzE
zBa(1V(c!WOhNTLU0Iwk=2w0(w{5scw)+&|JLXd@9{6XbN42Xx??P`m;xTFCAkppim
zEMIQ0{C;TQT=B4@DyHfiRb;~X8M>KNwOR3=w~u;|FRQ#_bz)RES1uANWaVL3U?Nl!
zfG~n$C;Sgu{zNLh;*kXg!wN3~>mwc9Pr+WyuMFI-f~3DwDEVO6^Ll1*t>PQ#-`H4d
z6}_bcS!MVy@Nej`9SD<1NRXSdaC}N`ahUBl>0dVM1d%3wLTfIt%o=c8*Dv?iTCAx>
zeaRJg|Jr91!g}lA2$_j{;kSqJ&cRVo0*9R2ts{*67YMAek$IqekxBvBp3nk}n^sNE
zq!-3)eQtNa$~(9XFiN~Qa)6vQb|%xVItG^b%#egfHe*JbR^cic$XoUQ1#Vs_y$>23
z{%LLkpAkmIYiifY1&R&H-*jo$%cL<LeYhC_ii{Wtu8(=F&G#eowKag7cfpfzi6qyD
z)3H9QTc|sE!iS@dgIAB?7IND!bY<CvHBM^{5|-GTQWfyhN%@k>UI*Ir_0~Pkw=YPx
zT@_`x$9yd@&D=wwT+qU>U>|#kMT`}PGF5W4GHh$$Q{HuT2KD+Xs0Qq)?WlIxlOe9V
zIQg%)%6Md^H9=YInQ<xVMz&OH0L#4<r_@_<Go(18^}#QZ1(HUQnOkZeXh8WTqseki
z>3K+zG?6FcXEL;Kf^mhZ=W+EbQqA^#F?1qCgSUkw54lt`I$y}W?7~)Mcpj8Y4(50+
z9JfnCIR-9&EEf!rz$@T5IJrN?&#RSeHwi}*4f4*=-(L9Ph!Ocnbh{U6twoiN-v%(n
zM1+UjHR{1~+fOgDj9Z92;aKSSo?+GD-<WCi?zqNCSEvbTRS64kX_|Xxf57{_Qrnp{
zf&WuWE<_8%Csz&W@?=7tbS@UNU~8SMCneggPbXuU)IU$bz<<<e@uN%%Nv1fp1ac)w
zp1k0|a0s4j3o{jfuxtzFYDWjJb8C7q+ex{XCf+~qsf>jH%NmC6WVMUV@<j&nxBUbU
z^TNZ~Z>gMvJRWCuw0O<*K`3`0cxgWi9g1&u3aOgPa9S*nn(UmO<rsUnjA#{6(9EC|
z?f!H(K4=K_f9xV9Ts6N7Nmy@{<#M%5Nj(R}mq#gdgraD1lQ^%x#+L|IUBo=7vB|~Q
zImwX~9Mzn!{mQ?Q#u0UTk2Tzv8>e3`SRYMV<CP9*@Nw&_JxU)I7ldb0kob4Ivxuod
z5JmpW4*?zEfUSiK(+dYXJ#@V={qpS+_AIzAJ94G;3Q3X^JV00k6luoHIE+9dbI(a}
z|0|zaWiJQ!x;-IaSm~^=<mYLzjP|UAL!y*|6Dj+^t%ETCy%ehtrTgP_xKnMm5j{9@
z4#4^^;MxDV?~iH{KDGaVvYgNE-Ivz}?0#ha8vC&vr#QKN)rp`Ka%A47<&00-{j5NR
zxE>)F3`jwx1fyw>6V9vYxPFLJZgV^GD8lsH>)dBb4Q!<!ySEa|<+35EI24cC%nr+&
z^!*S{NbUP0ijK~riL|6CF7~&-o|iMieaF(`ScfiuvjrUQVF=CDKk1Rl#L#_*8>c{b
zW6K*6d3j$1r(D~?z*L<>O4=D++mp=I-X$zA5@yyvES->1auX9({ZYL&HEN>>lK_Gv
z-Kcnk`Thbg7vo9)^!W8Kd@Qu_+%-b5sk`JGwR^@b_j@xZ?0OZ3a?5$Vlbn}(6gn2?
zxK1j1^>X`W;2j$Y=1H#oJ%>T}*ox<AT3(7OI=kM~_pZYnokXZCzEGd#Q-}JyaPF;M
z8q){HZDEudr6!bq%+kyDo%!~yFd#5=r4QcDqfPA;N!tU-(S+yV$n32l6Gr-Lh02jo
zxy&&RIH7_49d~-%D;1Q%!x9e#*uWYMmDF=PZTa1tYM>J{E}TF5qbM9_xLrAIQ;)#)
zIwl?r2l&$gv|2A)>kB)`hoe3<c))f|%vh&F#rq24rex`L+jelzY}m<5fc0N-=QpII
zfeQ)|iupE5##srnkef`tqb7Tp<qE+|ItqEH?%1X#vk(ixrz~6S%fWdS5FX#nLBE$s
zQOxSHA~5t^zQBSV?|ICPYw~e%(Sr&qa<CrV*fGgklL@TJS3gty9S*bJUBV;g78~B#
zdW0{b0cEu0`ge9g_i12{%-18d1*=mQ!W4Y*sA$9H;qqG2)M(+sc3+~j&!v~k<EXZ#
zY%E5tQ_tl|`|l5IVZj!v?$^4TKhF3=YH9tNbv~)x_gKsTf7g7txMiv8bd}c1cx8jn
z+8OL2&t_X_Bm!Zs=W4W1*+*;7M*R_0xq4gSW#pFoE4}d7sWFVj$|7Q3cPb>PIAhM_
ztF3J^WGHn5v@HXL41Q4(i&EqAef`g#0IZAkjm}@6`fjzwQtT4A`wPgRB6HgG>?~j=
zT_b&?*uT5FWAQ(4HU*1JVCd5?n$`@g>tY`XN1zG9r1Eul{tK8B28_;wiO~~YMXn@V
z46>@KB&y-`eK1e=+C9OF2tM*q!{wrNqSU^7s|dwy#Kw^H1n*9@eOU|z5ab5$Mi>v^
z#yMV@M5(<nO3t*~ZT1bEuQIJnfH@B6hCF{Q^3klFa9-dKljJ%mL0sR_g1ATrq}sX3
z9FWNFmv|?5JoX(4@$%ovTVKS$$Bnu4(X|E^yM0=XHhSb|5u<bmk+ebiY`^z>f8M@$
zQ*W;#hc)@eR=!{y6#3h>Y%EL>Tx5putz7LIdsx$=XVTi^ngHxuldosKg&Cd4{Xoa!
zmKG~Qf>VNgYb%d07vIzwcOq5)TQOsi4EN-zKGAL4BczN3_b9ZK-U&Ao4g_o|Zk3yO
zL?>3f+RTP36(2Dml@GX-Anxg^Q>=M4s<@tbT?t`+N&T0<^`8c?Uqd__f`vR3>GFC(
zAmRV2qpTDP-D1yg{yVLb%x-I8Q+<WUNZ3QHcSt?!JHFY`<Y+kcVKspARdeI~s}eH*
zI!T`>#@I!i$9N?R)Awu?OGJT(_25bX@TmR85gC-aFtFgWd9I^vpHgMEFsvMzS%xsW
z(`ek$9z}eo!TQ#`3gMg@)dEy6cG>J<5dY>Ebix;QjCZrz1K|#Y=Ia3?q64c3K1^#=
z2whhADgfbPplmLAs{8()U=IJVh@NkS=L4(rQ`5s<Uh}qM3&*p4zS)8<Yxn-ym}_sT
z(UID5db<@xg{-}njM1wMAkN>inA+V7)ty}W`X>uz>i2N`p-k2HP)$A#jPZQ8n>7Y+
znA!AUD$j2f=QlWF54m89^}|1oFuqiQdKJ3+`6bZZHkQ}68S{seoeL_lV5r};gZsKJ
zX0T60jy;z)wBu@eR6);vp*zaKn+f2r<7fXlFwt&;DBp7W(OyzK!?RL^OY<hmfo;QA
zu9g|=nF2*=g#(YJr94xPT~!&adJmr8J6B2DQOMmNL5a{k$t;7*27`~eO-0BI=A<KU
zgs&8xnqp-}`dn!EQT8=va>u%hHedtVeuf!Z${+MNqL@}>^Y%8*vL5b?sG~nFP?XM9
zV8MuB&z!!(*NSo_FCUS3tJ&)N@{hSJdL>M@tH{`az6tDSyv}_ukX`rnPbdnxzeW+&
z+lz^(<U0-E1RUf28~2^-A0wL|y%4zv@-M)nDgTWX4<@evpPBnVRj|13SV&a`Hqea0
zfT?S&X}BLKuS(98_*o?`f|vHwT`g~gU;<=A#{G32IDJm?ahVFRqGK85KVHJ2&iJo8
zzc;bJAFxg@gg}D4NjA5q`mTx^f&!6B;hCjsErhRF*V#_R95(<l*Wy8fzge_GELlX)
z!C*a4Mj}f@)h!X=j*zN)eFs8kU{xkNPB(6Ar?oM{6m#@3fnVvRcotVXh+g0MM4*)5
zt00iaSri2rpbmU`z4hCz&_GOhl9>SuQ@{2ezf+bQky`^$tb89E_vi!Z6xrEDSZ(F%
zF6nA5Sc=ugDFv~$(Q9eFX-0rEk$il)+38zabr|t22*%vN3bb!PEW*@!Zm?(wxD~ua
zcyJZiINbw-2m!B}t!Ss1d?cy27xgi6SGbwJ!iKUX0jj6tdp-xjrR$%-qvG^<Mul0q
zxO?VhZQ7*qo)&n)&<1W2{+pA+Kp}xMl}^47(lF=vvikZy`>R9r7Q)qP#ga!%{cr7x
zzSo{VGbZb?7%k{_65%*reD)~UxCcK8m^@h{c^8NMSUtj?V+475a|=&viQC|>h5AA8
zBr+o2qSJc<4L<R}Sp$VIbgg(}0v8#o2><?@e^A16<SMBGM0-y4LLI_2F$E*w`0+?|
z>y>sqP<I?C(0ugr_AiTlSXR*Q{^vk1)UAkG_f<VU1~xBPp0jWCdpVF>K|U_O;YSwF
zf5(Mge<aOs`fIuct1<?L_q^mR3sIoYbBlFEXG`ZKcXd7QG))`Y?)$*G%_na_nP6T4
zaG;s=&fn%Lh8tFY^%tUws|q)dHf68wBzYN1LNolxW2nGesy0Z(j3Kt$I9Pe6b>UhV
z%J)Z^?}?+{#8r1$qx(+cLB@!<{p&WkRAde&t~m)QdkDod%<5+JG|OaGS@?`*usVn2
zO^#k7%ki~5gfY1N+dC%3_eDpW?~d+2jD(SFSO99YaM7k%&LI(Bb3n2U@^MgT5|Z-u
zjmWaF_VD5GAtY49-BH_tWRTp`-g-F+78DD!v%x4IS9ftI>kM=?jJy}bYBz~7qz8EF
zzS2vZQVinY{F~QNNPr3!Yv8^G80A!Y2bF&iQH`=`%Ob<XRIWevPB-m^<el%WNlw@_
zF2kvv$@HorL8~-T3`R%igs2uVs<}uZJ($`pKYMP`gJ(XE&O{cQPMf84%m##~m~^%q
zd-cgta5I^so5h))8a9M{ycO2cIkgB9VY&g0-qe9VJJpwWI~N>VhEV1;Fbumr@XE|Q
z`s;IK4f~G<yxv_P?ni%iIXmL`8vqv4{;P-)sjmT1&Jc{LM*K?LbI<ExMyn{9-qGXy
zo>w8#_IrGz-cK9h(fUM?PvS54PdY=PD0(OTUBKoUM`MGc-e=b<;3GI$GvIvjplnf<
z8LSA$!Tj=};zDF21Fas%Ex|kpwoum~tLjbcK#(-lqG7f}roG2#s~6TuaspmlG0M^D
zhvlY2;r?@H>~>;X;;&Bn895D|TIq|S<Z1N%_x_)vvyW$b{r~u9Hik5Jt0u!VHPq?2
zJKAE5PBU^(<&;x0C4QyN%5B&P9cO0lN?J29<D4YjoH(VXn+?SroRYg%qqT(GRV3fv
zb^h`2c<8Uub-l0m>-BoRj$^Lvk8?kxp$&FS&iFBVqtvZ+7qAXf?OJ>|&NIv64@c{;
zTS&y>g2cnO$2T-BxxT{WO&J!hp{?=TW2<>dl(>5Jkh>jIFuOr8_Y-6W!kFjXV$O&|
zc&~RHy4^1~`?4r8fM_JkGHHO+1WCa5(aqY`^<s#AJ*aU<wlfG+zjb=DSbIW!ov7I(
z{MK4`L&FPdgd8i1bKmdm#Y82zOx4(!u*PbZf&w#cg*tw<u@qIsL&|yZAD%K8sRkcS
zT*!^&GZqc(xiyxH7&9aTk=FmaLClXJz_o<TdBHZ_vc+cmxB|P-09OwW)m+pL)XDfe
z#B>_|kp2`$80G0H(CTp}_e`CZ4zh8p&<z%D&Eci9{M_cqg#-d=Jd88s$m!$D*xqpA
zae7rGZ$O-q&|*QV9p=##FW8t}^gIB#Bw61eN{a6_c?H0&IWnXlWd~zA5yU<gC0Nx2
zXzSh{u5N^zLJp_iN~m3<J1Y|+3R^UqK>hk;SXCtGi_Do*&Qe14@CeI+KSBng79<87
zFTB_0R3)%oWT#44z}eGWR}@P0D3jrv;8^bGx@KGyDo)Aj%MWV-N*Ki<hO4%?72<2O
zmCqRacgNO3c~d-bZO?Hn-Pg}xkzCaM@Y$($ed#QqE-Njo{DOYaQ*E6lijakkTt<56
zNf{&cC#wq`DJPVnf0ny*d6$5kQnCTq?92tHztq(<n31%~1leFOZYFaKeAE2FEfn56
zXD3Hit=@rtk|N>Qeyt-#Si0E#I;}%qEpaLlB~KMV=dP-W?VoF&txoSBs_n!Y7cm2m
zA(r8R?TJ5JCo1B-@I1f8g`c)3YH#tutn9{Zyt$pE`e64eOu8u#&cJM`poe-y!dEnG
zP)UdxA!`CNoSeJ8XOrQU3v7DPWyE-&)+4r);|mUFuBvfAti4O{J#J5r=ef-AY3<T4
zEOvSrjr=J~Ot~5GPtA(9<%yh<bEuZ9N<hdA0xgYcmhpIJdQD7kpQCI7^nV=sjto2=
z9JH(Gz<D<lhbr}C;4iQv<(;2Jdbf(|;u=4C(B(fFU13Q{U(gTY`QjoM-K<%LPTY<p
z0>(wpNHD#rY-fp+)O4`dk(&9b$Jv*ix<&9@UugtzMf1a8+aJuFl4Ud)5=ds~H>E3^
za=6)#C1-=-DUb?%ZuX_sp+($YIo5y)`bJv`KXkb0QVcP8%Y{A<dTF<tg`R4xI8PU-
z#b#SLg=Px>zU7b7mE&u;d>v2!e=Zm>0HFZAjJh)0S3H|7RaF77B72Wzob!Mw-^V>z
zi_>DjS*UaIqam<{UA1stg^da=&5W+WXav!GgX5h&{jcj%MSt4ad%PjGPlm38*F(z%
znT{R9+%qoHq7#KJT8YkVJ@J;{{I#V^!Pg}2;R0;zb<iQd$+@F8?@+}!)~c&?>Nv`3
z#_*!hG0ff$Z(qyX6V-1KjxArSAid=n{(}DA{ct9h6KMV0qdzX-xqGSS|1$qSc-5h@
zMJmRv3OS(i6mM9w-nHp@;K;baVr@7!JDvC4eq9`XFY3u(s*=YA;VmZ{+ep}1O`tO1
zu1#@^^7PY9br!dVn}PA;JHP?1^L1-3&B>1c`ASMVqADTvDTLqD0Q+sSz4kZ{ipIb@
zf5Ju4EOdMbZBX%Dn_ST6vuUo3ab;)NBQE=zlaB7xQrHFehu?sC0&E=0rns<Rot-gU
z!=B$^up-tO>Dms$9Y^$vG?q+FffL_dyP-~8#PZVqxn(m!Q8Ensz(4a&JNg@Lwtr<d
zbW?Nb%nda}$M*?zRD$__C`oc-0a3zm?%lWzk<|vBm1aAF4%Atfoa4o<GpjF|{UY(v
zz2RX3PA?Gg7;ZfD+UKb@pMVLgg>I{>EJ-s=^Rj+Z?vS7Jy6Au}>PXC9{Z}7IlVMXo
zo12p~PaW|4x%_X*&RCuV`4Vi)14CQfxt}0Knm+f6d<_p3gd|RS4efxs8ae$hA2?EA
z-oq8f7l<19(%W3`y}#=ujtJ6GWlwS1OOH`Y7{$a?XjF;T?48U*3$XS5ZNG0n$akI7
zcAqKMzoZq#nydVko$*L2h)r^1JvI0UV<e)etS>jR$|2+HFO+OzXpq-TPz>stS?g%0
z{M3<Pr1g?@j@92}a(sxrt5;agsL!c1Xy5OIiQ#M~7`nJ5@prCDG+F8WhML5MnAxnU
zpe_qB?VH2{m@WDmZ_IOE7nIo{al8~+YOUM3cq@A(cF{%Fal#gYy>zdPBK49cX7ARK
z<IHrwNnyPLI!TQGwD=haZ7|S$fQSVxUPu0R&}|>*Et*H&&`w#@6fk8dCF~2acEr~W
zg5#}RX(AoIyL7k+H?F$N^bfwICL*|t-TvzW8Oezh!pisK_Au1Bb#M$ChC$vSB85o5
z<Au6I&cbuCixS;zd_t`Ht5=WRpSNR<<a|-Puy>DOVeFcc-ITAsRtQ!HvhNxx^xXDT
z<+t<#-dmID=j_~eGdLQy_Zec;q@;$sAgK`~)*6NqYfG?J7quyx5Ai8w=c2oT=2Z*V
zTb+Gu399g3hzmJKr+qsX&{3|ij*yowjV5~Zt!!j`)V{n;4{^sJ;f_SsP|=vJ?sEx}
zh!^{|?ujvh+9e4c+FpqH(y@y312pG0nAMm9IIeeZrYQw!$zWIwR~vNSBTi>2-uS-6
ziwM=<k8Az#%3YOHvJ(r4S_}tAMaW`<`yH~+5yd?EMWH#wHDc(xuo*Z~`$(GAfnP-o
zAFtJbpNl^de(3xNuqChV7|vkS4M;%j(>}jBGn$AfNW68n1u=DEE|L6!d~L%7pPRIW
zeG^t5P4OJ<$$G@zTzEr|w5ahmfS2|Q)5CP52TdSW_Hq5eweMm|Whr%=A}yXwhYUlZ
zbC{?+b>;cIXt-6W*#aQEk;K1#NLy4kLIIo>^}8VwLFB3O+w;kEZLwl<tY+>LOAz%r
z0no07T))XJUZP=+NyE4KPrkh^eZH;5#)t^$c8m30Tvy)?6+@*7j2QL4f&5{(zuyBC
zm~;hp|Jf13k%tIv%lH)u|AXvoVv8E7`yzAaAzZRDSv=$mY$o-dYB6q0=q`)LI6-z=
z>8eW%A{aV`&k_0@;3j59v4j}Q2Lm@Z=m&-yoKA?#{cTM-^OpYp7Bl?og*u51V($p+
zf<;@rUCi7?n;VamN|RLZAURY^#g~u3tQ-?;*O=%G!cH^;qJSo7<o9hcYriVY9|*GS
zb4M?EGp;>}{aU!wUCnasCBmV3;3a;XKhg>31-kVoe*D<c*aD1+o*nhQ+|m_133jV!
zUK9Ac7Nu&tx7xfF-p9VN!LFpje*g3rE49m3dxy2zUOjs4HkM_LCB7=MQy>ylJF#>e
zP1#R`Yod4{jD3?fIfn~g7j!7l5nT9W+R3XPtbQ)NxmFeB76dn2P`hWIt`WgjTR*PV
zGH@bM6AC-=pK9Ui%`%yPwhu|tMWY_WDY@%Ia%Ok~FWmnYOr*{7fWFcgsDv^0@{-k{
zGwyg&`w7@BbN0vd(5Q3!00Dg0%ObTe&N}gaUZ+%zB*B*|b?~R6p9uskZni_pPsYc%
zrd*R$T+Fx3b#|S^gdGBItmnnP8szsQij#o75DIM%^*?!n>xf8xANO33b(bBet0`)z
z{`6s7=NQr5G7V^ink1@u0vaX-JO}?7=t9(fj&MNm<^}}>^*!TGl^J$E^oz6E!epau
zk$10q?u5Aff`jH2r;mJy^Z07h(1}nA%k6NE#E$o*sj1+d+^B>x!+qfPSYZFEdOq9&
z0;*&6$vSvw8jpmtnVL}Atc?1-didR8S+U?&$2y-ebMKP$tW9>%6Z(DaU%MPyke=ro
zt};@C8Kf`E|AVRyoV@QAL&Y<Y?^M@GPi--{95yON*{e1E{O5*KVKQw5SD-wtzWaio
zy=PqQ9xJvDPC2x*7*sn+DX%7OID)I-U)qRM0~|5`F)lpO+`8yc1=wDB`t8b2I=2*r
z0St<t&XWuPSq{r<tG`HEwWvKiIJ1Yl={nU5X;!B)oHvwA(qPh_WXPOtc(y-03O=~J
z+{gE)3!)O!kMWz~t*cb_MkaS$8)5|=!zZbPJBtI3eW3b8o~{M`m3jC();Uw-r!5Mt
zzuk8YbjWxwH(>Ro9b@ZIDPbeQaKbjxO{<F*0mj=$MQV$$Pk*{g3ya#!0<W$=x0>ni
zFrHh0`e4sGiEA}`ie)~B%C-mk;69VyaZwfHsQ7cZ6DY?SO7wkDsS{_-mXXhksY}#U
zcmV|=Way;pJL$Qr1+#t!**lv~B-JUQS}o^+ewcFQp{xGeORX%aydEubO*DKq#{Uzm
zuAZbJHd7BK*|kO`k`4*N<f9!V+{P0*N0tJ0vh;VYy>#j#o_G7jN3W^ADw&sMPIb5A
zrycMd4F&F+GShEa*49D}O86HO{p#d3-Gv$7f97BO&P{P&d|Mfo;Aeue-KM8$ZL@o&
z?Tg@((}Usk%VtRE+g^T`G>YN&ui5JRkB{oO!U&-cddt@JW)4+$nt)Jh+T#1;`=e`P
zcJvj>$xep!7ZoN9squdSiggK3VpzWS@bIGeb;~gz-zULav+H2lw3WCgIi>v{;>@+#
zNOCuX$7XxEgO>-h6kzlZpPkpxYO$3ReO<Vq=<orvn{C9E2E$Q|R1p*(aK8|^4B8+(
zfdrJbK$K=6-y$w3QdPM(D$QV{j{QikjEbCZ(0PG3u-Dqb#j-xwxt=@$Jtk`ko@Q4Z
zxnT1ye<@9{_e?DOItBg4k$@6syl=VYS3?+X+`10WOAp)o4;z>5aXab^F!(@Dj#8IV
z2{aoxZd^b~bfTt;qOqm@TdrP;?ONI<GVY-=;*ZMRRT@7?ne#PN>!;xNa1QTbq0Uc3
zI}2D2r|1i{GXtwG(D|F%c*Z-<JJT;PjN(9&o_lfkmbb(NpGL^M$U9#{i=kxRA?(U#
z2H0b<Djpan?v?Qq9sP`A1sl(KLz7k25{TmFYjq%s2E+cC8At2U(fzVc$EL%;=Z*L6
zoGUf&*Ft_CGdADtbdaMYD?je@aFft7|29|S*C6iU&ov6_?QM{40FVn>Zl0l*z{X#V
z-^A95ENsQpwnOXSB=OiKvf+cc;fvT$wlFmRev@ZU*}4xtF6X$M(yFwO9PkS|iBEEf
zgIQJ;5)+AwYL{y@HxO?t@{C9}vHdzZ*;mk^Q&K$Hu8@~cbjkZsJM+E#4l$#@e2E#b
zrUUoa&UXT6kwmVCX~9=;toFq^%+k`uPwRdhRo5AU62$D^p%+{uXE`}e7#bDZ^rCJX
zN)KCkjLPr<k%kBRJWh6N+9m8R^j6bF7udW3b4ZXc1e7^R3T^>BI_8i=4ncjjxOE-h
zNi|pQvkebGMJ!ZJ!C^<_wn9ZCaklEBu)+mo&go)^xbsGrC6XQ##%IJk<u}O29uHLz
zPw`EsQ$>28T<4sJtNcz~Aj*R3?0-5Y(_LGXFffk`-m$jkj+O<dnD6<h(kK=Jb9OG@
z#I+o_BbjD43D3@`?m*Q0j3<2OZZbH4kPk96dTxvjMPWl#Ee<k34H^QkpjFeEmviEF
zWfW8HGO<LP2v2gcBu0TSc=Xy_jvNZppJ2D+Nl^bwXuLF=2?&nG+^V;D-b%36+S=k0
zYTB_YbK^#a?){W@;xI?L(7iRbs4mbJl6Q>;X$m$kg`1YhflW-k{aX;6Y`C=C-)XBp
zWq}Ob4edL#)CwoxbRMecExL4GInQ>in&*VM=a@Y+0<i*LuEigZEmA#hXOD+GY9+k$
z$N|&oo~{j!>!q4|U{Sl1U%#8)Zr=K?HrV|U(wn$|*6y(Mv8T0%e4*Hcy@;XD*B|N@
z3>1Eo{#gPWXYY&wlN$LCTb1@*oTkUHX~_lV^!NIaYkF9EOM64|F>lyJ^V7Yyt_kvP
zfoWi5{g9q=5lNWrAFD7`(%0N8dU3^?KEN!_&R_;lz0y0WeotHIT#YWJPs5pu<Jpe>
zdcjavtJGpXD5BTyHAk4==55xGo#-S+sum@B2OLY_V9cH`p!ieN&;>dVc{gYxVCg&&
zp>EN<D6#uDb;$<~f4vU>x3Fc1BqeLu=TVW<1cof=h=%q{QOF>@f3cyg`q2!SJ3vj&
z_1<u9RGL*9;-~UG(DNNt&ny>iZY?7rqj_1d-agvB0oa`)0C&YOZ!dh1L$m&Lvow?w
z)rTm*gRho%0Lvd;tLo0J7XF~wN?di~HMDYJ@+ofXO_RY9k=5DKRaWR((R`0XHBD++
zcg05c=`SAp4($Z#(#e6#kal=so5wNmeK5j^^Nw%IGSO4BJsUk-MtZRI!6^#ARPNRj
z`g-nGvuM!vA|fQb;R?P5BeoOG4QCA97tn)WZ1p2bUvi!X@X@8M_p)_hV(hj{Wm8c|
zpx)v>D%ZQKMJmipX!b9ONHZeo^JFlc^nul>z=r2TXt?2^;2nG2ul%C&{rJ0!bxYg`
zosb@1u$dgB+8oW$o%9OzhzcJ+;{uJBdmB13b_z!u+(+LGcLk^M?CKnDUYY(ySLQXj
z%JO?f#U>EU%mCtLKKw}_DlK@$^pzB0ls1r{pB+ddn7u1*r38Hv*4%*%cwHl0HD<wb
z;9cYm?TEh;ec#(jQcrNWs7syiYT_z>UU&Jz3FZ)c^YFWd;eo7NSLfDG3W330^aMQB
zp0-yxzEJyf@GcWW!Y7eVz}<-<FL*s+=^sl(@p$2@70->4i3~IkB&BlJ*gG4T^43DT
zdq!+WUI%L1B{<0?Cr;OD|3(BVNa*loA%!TX&&>E2duw^&OaQr{u)38<Ah*Rar5)rv
z)(gG?pQ4eA;b>Ld6c?**(`(0pVY=F9)|B^Z_4E@YpegfiL!U(O+wiab13w;eN@-s`
z4SH*GH8aHp8*CCfF+D*|eQc~pjM?({ECu?bvr#ewxv5e#k?5tiF&vL$&dqnM8J?t^
za~DRS(w0LDuRShtN>!u(EQ#Ro9M(E4#a}vx6tKx)j}Q(`Jahg_2hHW45%;`w<H%4c
zi~oZ*Rj$bkHlt>M7`LGR2F=r9m}}*yv*#Yf<$x~efh#xf-%ve_OzTH;FLZPgCj&hh
z^mm_;Xs9MB7)uAbn1&`kALTbcqVHIOE(sdzAhQNTOHltNIu;$C@76Lh5*<0e%~`XW
z_RqzmIHU0GYg|*mXZ6@QUVtGn_z4Tcr5Or@1qlF*dXmyfJMn<ZNMCqYQyR5<u$6GN
zR64clB7VH-kNIpA8Q3w3Hr=YapQ^IB7p!&4hOMieGHB?YOjubE8*fSUN=S^D*93u^
zgqw|;_Gu*6+nhQ|T%DD9ltHiP&$(d}3!O5<>-Knb!Y>E87Sf!~hEZDB?V1=%-MX7M
zbGJR2A$mMm@{9!KZ>G+iEqe^$&Au|j|0I3m>&Cm*{raRRl%nEh#CaE8F}~{@!ww1@
z{osFt@=Ip)9(a}Jwb;7&UiHZH;rtUndI^`lbgsmyPhs=jT`5nYP17f!(N8Ism%iII
znWL?1I<$8ge~jbc<Yv0Hr_Ja4k;@z7j>XtO&!NfTsss9e>d5rkI{*rL;>FcD>E<f?
z@C9ryVtU;u)yhoP&&#Qd$G$0RAgYjn&UR^2c5N}I<grCjy&`a-AfGYMnfP0B$n!r!
zw!_gPqD2sa+kg4_yk6lPibQrBupY$TSnBLpz<&}K{_eUfk=ard7!*`5+BKqGYS7ii
zK=rp<soPxMgxsyVXq|beP4mlPU61KNX7QDlservd3Ql$)^4iVZGjAItC3g&eJw03n
z!elG;Z}c`7m**R}t)gGs=|=DIlcIbMY$VsLDeYbFzG(G54YAc<l8JP;YLXnF7VGY%
z=ygWI1+go_+aT7Ixi5HKp7|;A?5;oRWxc*fpV3<uW+=vXC+xM&+mMaBHqq#h8EAtk
zlHBuq+KmW<Vk<@v*>JI&nr~w~r;HJtsda4JI8A^hW=0Bk0vxhTH?n@IMdhBA7gzAm
z^#ul@<-9og-SOvmB4WyY%0>xJ1<T93sML4T$7$bv-UQ&bo8?Ce*gki^hE8M`v%SbW
zlj>@s_f11qwid^sZ5GYhIy<z|L$OmhH7>S^WHC!yqR@z+6`MF;B3#XyZv#IIWVSTS
zP3H+Ot=|6qo((sz^L^06!;i|eUcoqK<8&Q<6zV>w2e}0Nd3@ts#8wj>SWkc*w4*Cu
z0v8j<nFE$Ee3PfxI;zS}@tpOt!Lkf87+*S<K;RMUOjq14YWhEkog`yhTZ~YiiZpsF
z{+wGPtmAzgw4^_A&@D4EW9*LER<3bBSA{O%F<9AN%H{qS79Wx?+MxC~i(;ataNB(?
zpz+?ll|M)85~Y}@LFjlSGGY2pnwMRNB5^H99sHIn4HbQ!3Eec#Ko^B{Z}D=Um7xOM
zFlxwd<-L*8S)r*sGAVSXY#oG;^yRtN!+Gy24DdEQ(hLpN&NgrK#000fj8@-`5$f2&
z9w&Jrp+!tB9wB7Dxagko@!Q7#^N{-1!uN2VS=0b$eD*5?-{sJ?wMuwS=W^dia!}aJ
zcRPd7_RH`RWM6Rsr`)E<KaAFHp=bFT)Q)&rx57n}6kYXkHN$4H4xC07inNqWFQUv-
zf7e~B6w{d@4j22^1}H6>O?2ZKW)57}gP+0=d=X2dof297Xf{S*zksZUw^1W)k%-ut
z=qk1cz$H<h|I++eTfK?B`LUZ0X?f$7@TOhD3}PL%wH+zyCexrZR(%!uu{m6T{ohsc
z7&%)@SCG0%58g|q8V<<FkUXEhuG|;wT>3R^2kXPm=!>6LY+=kI^^`wh!lUXyk^`ys
z5$7cw4HUNIXM$tDd5!4vd_2l(S00~AAlnDj3Y{{q)N46BVR3V0(7V#q1-Zpni36lA
zdHlN3+6)Vx!iL_=DKA;7O>zSf{~%7%<lfW>-w3x1icjR%)O&`!;BR+;0bc)JH!sp;
zZ?Kj?H8B~0OF*C=jB3WdzGbsM?uK?Gyk;$k*V=!ID4p5!<u|zJ`8sDK2UhWjK804A
zfTQVp)YXpYDb*fzfBqG8LRA-c+0{7v@$B0xPYz1ec;riqI9E2wtULVM&*w?Mjx79S
z+dAeEBTKpZCYqw>xx+6(S8cQWuFM!v^1nr?A813icp<SCj+}sRDT8QGXwiM-0m!*?
zVKux$g)4egrnW%YVzIGe2czp0e9p^B+7*Sz!kaIE-wDM;MREKQQpoaQBLrvPPYWwp
zxgV;GGV$r-8(5|DawKT(2ELC@6)1w3AMA@t54JvMt!iFCi}xPHK|%4UGEcuiNB#y2
z+Z(czzmC}R)Gki8GBj(?9h!yn2=Df~$5F<+*#Vq3=l(|Py*MmvNG$EdZ~i;fAtBKb
zpo)#_Ly?CDq&x{MzokK|xEH)8C4U0mB=o3}SMzC|*?#kz45TEjLQQ-R&=8L??Taq#
z^KK0jzG`l=*n|rxWnqK;phZED)3GQ<zQX}BtXM|tQj;^{{RQf|ZWs2G2~b_0yWtd$
zK2(7kGyCg{SdGCD9>lNTy{6p8vI5;?6vf=CBhu@k{l}DZUfsRxFMosbVZnIlN5)Pa
zkWOZPYk^mbKcspV*Z)p;t08@MX|!#3i=Yn|K&9?yI?(G>q<4HGaokuK=i6z~PI}8W
zWgd=PkT;t99=a4VB*b8+G`!k*uko|B^Dj6CQI2^e`9#1`Qs*HuD|Fmo&U0sxn^%vo
z1&i`TSAU$BUdhc5^=p<tOcQ90#ByH0;KI4Rh|QxJ<|7-6x0vrS+L!Zk;*jrn=#6a>
z_h9&ipV#y_kltNP{m|Cqlwt2w`=h%FWL9T=`WSrMSj9@c*0Z8=p3a-sFS1c%K?D(D
zi^$-EA+%N+Ubi>aa|fv>=wTWHidx*3QFO<{{UmNXDwP}u!8RQKkO)oNdBO9RmHJWE
zVRsFn8NnBwVj3aa_k>ks=(?c|L_#mCATs9>JA%goAm-fx(lf9g$09%U-0=Pej8v`;
z#Q&dmkKtXH0^Q+k-O2uyZ@sXp#K@{ZJL6sJ-5q6V40|dpk%Cjrf&n^AXR79Ek>o@$
zf^Fc;t4ToZ{GwS3(``2hq_XCOL5=o**;v^v<wq`<fel+&koH||gu%j$zc$=F`$BL!
zDxMONQ`kc9ME|QIWIM7A=fwusy38j|Wcx0NVENGO>t&{280i^A#3+dWS-1pR4n(zO
zYYm>U&50xhDg77z+57SC28oV~bsfL6pBR|FB*PlQvmMY;^PIqt!l(H}sYUC8NQb)j
zQ&J&!hw<GxvHmXYy;BOamG6ItjpI6!rj-2F<v!z<Jec7j$CseldE)3V$tMDtdEb4P
z;r@;{3)wddTaet+(1azLjp~70)qG{~&@M%nE8p>@nMJ+U?WXM{#C2VdR?QN9X<#g6
z+qCFoCx}q5yselj8>?lw8aBE`Klo>hM}oKw0OO<YS#TYD**n9#o>Kn@T{gp69k?1&
zYOV{-Pwp|Z%{uF)|D<&AyPfv$8*mt!%rG)$8G!X`ye1~*_V)@(7i$YB`%CkY7<&>K
zpaJqjBW=x)xXLKsq6#9j=ss-9PZxI62{StrT$&$REx_i?EiQ-uF?j(#fv-+@#9p@_
zLsWS_?KM1{7H<B4q9yu}wtD)~5UBQ+zbN)K2*drw5`3xCG8W`&vj$Yyu*miLZOCTD
zWN3LOfzRw%tP>{H+x&pT1a1x~@uASVN&j-p4oSo=IW0m-HBoYF2V4LE?HJdal1pFC
zTd4x{rG{lJfrDq47_*hF7de;ps780c_O0Un7Bn>Y$ib|m-7^<HJ!R#@>A&G|TbY~K
zevwS;-hnV0+$LeOx}l$Db6R~5c~o7Y4u*Pj<iwvm-ge&^Mt*B!*T16r?$!V}FXRXt
zVI<XK;eGihtD6heB>~$+7eYsN9EHEA7!kOxLnf#JCSiYcvk+s<DFNkp_~xT0lA-Vf
zv~ABDVcFo((-lV#*5iBip{Ng;Gw#fwFpVNA2t6X)x$@x3_xCtRhZZuh9JVgs2)VVN
zi+y)7G27#_ZYL4sG4j^{;4~Mu%A|4c$$Af-x(i=94(s^vOJr;*Kq0jM&N)Xmd@~ae
zs;hW*uL-T(8~i_r0gfstN4vR0I=Y&5#r?*w_otu|pF;yO=z)$m=NVixB&1>zq@5T`
zu%kNpKD;VK9@I!QIs7hmDdX$^AoqT=o~f1)q0ikm?R@LQ2wue$piM7b3Zy|o-zmRr
zCkRPkcGO*5>cq1wcV?Eo({`3)R)KPuGFm<<)vPl8h#ka)`}1QJwQ44uK<t?EA};-A
zZ}`xQqJMwovXsz!M*M4i)%JfBO{BW%XE}FT-qQdiAZg-YVlJ6n2;a=j$tH$LM`dxz
z<%scfmXby)#wgh8qUY&veK|d-w^IWuvDW6`+Qi2sBx3G($9{4J8&t*qyJ6+_+S2>j
z7|Vby5!InPumbgqa+#kBSDYiTn%8(&l{tX=zTJ+O<GB-&Y9aBnBzIdF%Y>n`bM>}#
z-^t(eJw3npcETsW_Wy=Q&giTfc{cuhImE%7+>W>CTs>p&;k%hAho!1t1AoiL{rLF$
zA!g2Z&jT!-(@#<nMy`vR-ggzX)59&=m~E2Dm-E%Wu#iYdO1Db+A5`p*yyx5c63cms
zV|@+XZC<W#TKGgD5PXpwY1e;!8XL<X+nLq=cmWSB9BCKrGD~VQF1JaT?7M8M?X#=A
z6Fa|(p5Tw?n(KC8$XWVk=Gbj9KVlHVw6|=`!F11Q9%M!a2qY?=_?Z5%=}nNCfBxz=
zgG8q9{I>WF@gn!)7o6;v))PtZZP)gwTGYkV%p<pRkB-A$TP~cEdcN-QQZ(6Q-qxkb
zaV5y-M6>o~eV<3;kdwK6()>&Jz8gmwJ=8>iblQ2W)Da4@DJnCVr99b|y!O>Ln7e?H
z)kvK0(S4L{NaroIAXZuvVMCcM-F71wdqI+#_x-q0Vb?@^PZAeJ`T~|pc8yZ2N6<90
za$l$u$*_cx;oLttMT4;18x~;VqUd@hE&YZhYp$h))|O7a)_m<Nm;F)!>B>C@UTxN*
z5aEUQn)`*vp^n(4XE8#@cFU?pYK-g?gZ0wm!NAJ&zHPeU_-&A)&Mx=s8g4mBW@o@?
zA2OUZFc8ou_hdWOOi&nZN~;6$IyN(A9|F@$g>j6exkNbj8$j7(*4~@%P~%@O4;+hF
zjq1)_!>2lUJQ$4|rkh3PLU}S~@haJ_3vKY1+b86%J~n*b`Q)&0JgIJFYSUll$R_N@
z^2;Q*WnOAedNAdgcDw4K7a#@VO0z{eU^wZf*8lR`{_#1_rnIW6^8LIlXPPc)jo`-*
zwpyDD8G6SOeWg=h`zreJc{m>H<)=R}n%i^C7gwd5c_`$Gxu7)4j^k#b&=3(i14j6*
zQsR4`_|#zYUKR3X!ErNK5fs}7xm*vgx4A13lkny|y&r_Fvbf>Ih*&|AM_a?|<gaYH
zzpm6R6;4jhs+#Y1Ea#B0Fz&!}xkMl7o>oa$#+2-cMQo(Nl4DuMQ+_^X1ka*02I+^F
z1c9o}deMg7-~t)G>H4o{m?OMec`(6g?A=9X6thU)Ac9XX$n4hGE~S0$wmy>0sO{H#
ze0ETAI1OS(J9uZ4<9LrTY6)qon|j!+lZfnZBazyzQs#ws@Kyq=zkTKIXX-l;;ND&i
zy?~o&4bu#SD%XQMf1a||?KkWd$)~!71m^4cy8BXt7LtXw^Yf9%QHU=X7lSMY%B|?o
z?SBeIS`I1Wy#~1z+L2tC7hAo3&5uVaDcX-#>V2@WEp;n>ke0Bu^C$bOMP*Unj6<DD
z9B=C%Nz^WSZskgHZ=`L~XCO1nz8t!=G9O^zq~i-xjowKDEf&|HU-m0W`lYVbMr~zl
zSysO%YMnW)hecU4$6f<g*e1Tfb=U1cl<BSn`9;R$sos;1LpCwvytrTT5%UXm39y#Q
zsUVr&*4Nb{?_yz)7bwrm(I~`Q^d<*0Z`1L}=>o_J=02~f3}X|q!UaK0dHa_dp&SZ^
zsJ@5<t!(6O%%+R{^z@C+9SWe+vQ3jlv}g;p$d^t1=$dWhdaFbEAjGWf<G0Mvv}TJr
zFUpDmqutT5y#piy3Y8`)>Y?KHQMqN=ndlV7iH%SKYE^f+zrv(8CKgm?3u3WW@jJg2
z?V{+uLY&^pljY<o+;fHtg8Z8-ShTNedX<2C6hzM%yR_}R8!zrAZErc%i_o}@xmH@*
zBJ_2Eo_f=cjzHvl|5iM{o~me`@~g!uV*n#0@Y}7T_&B(w7g4IVIuQI3{f@uGOx`Dm
zFzz8|*cwf^wW}rQ1O_#AC9aTry61S{E2tm#Ap^N<sXx&<8(N7Q?o7x8&#1e2<h%$0
zX@OVaoOoO6c(Io|JmfDuB=S@nz`Zo{Q$z-7?<z$wevmp4TU-QUC;O|%za6_QC4IM3
z+q+>|i}ju6zb$GOM0#)&kI1OyelK!<2<?|}h-kTRmGa~>yf+xqB@-=LYZ&iofI~xN
zIPBR@*6bKxJJ@Ma4|_A`Ad$4`XPz)}NQ)WR^N62e8>T>TfKRpg#|~^Ly}2{q%X-YY
zD$6fe%H^klq({vfA%M*8?HpAMgcpQ!+9$^<(=%NlabillWks$0Y{H@_n<AC>_L<7U
zlYuOy4<$N@gmxQdga^s8w7xv`NHFR!M><2(HgC=mx&;GV8S5#cgi2A|*^*R_2R4C{
z)bZ7D(?J8nwEv4mTDBeEkI~KmWxpLL=9STg%NWNYMuu;L6WS`_Z3PYG6#gCD5YY20
zK8Q0`U4rY9CeR*PdYm+p4C}GKFE?yU9tW;&hH=XjQdqGdaqRFE@1=H)Pj#BTtM#TW
z5FW&F2vCmVEM1J?*MLeDXaA!HJ8b15i8bK=q*^qb-@7?=hG&;TK)QqNuQgOo0P?z@
zQoV)(H@%BHN@e(JXub$F1axJ;pfZ5`vwW={x{{4z=xyPzjl!^lGD+1ThUQ5*fI|9N
zqWnV}1B$v}vh)R!Zc;h)C-%!G0q<4MKRH!RcZgc|vr;zxpVei^A_qTI0gE<rz7EvZ
zMq8U(j+n{$uwQ+@jegf)91@M2I}pOJqL}(Uuz8d8w->crra%kgB4*nkgHcq9rqfJp
zkfcg-Y@ZR*y0t8;vw1L^#mReZwn#$%DUa0wh$)o^K5X2&9z)owh>zL?=_FE96!Wzh
z>%X`L3rMj&f20+Uv&u~C_nz*WpR4Z#+IB9q-TBVV{qEWe=vII!B`YEg<Ne{;M&G{m
z%N>ik0*D6ea6aXaolSf@)ngaks<7ipa579B6&|&Hg`eW7eo@M|!oWBC_V~P^82;Mz
z*gi$-KHFFB*qVxz!0$N9pS9NZfWPraxsW~gGd324sSze#bS~ZHslCSuBd=BaRKy$F
zQG!hjbLqR?FP9D{Ua2if%L1d_`FnSxjQh>ZezM6=oLV!H?d$oQ#vkTI+2IHV5BAU0
zU!SNv09|!&BpqAYo2&xAJ%1Go`HTTUb3v@{_P)d;Ii=H7WYhnkKZ<L^ve9ptLb6-d
zPAFQmm(qn%Ba=TB_?Soh`0SQ8Cp0a#k+k_(aDjwS{653(y2bnr3)O_8>Ax-cpKV-T
z#N8zF)2)Tif6YUAL?(+Ielhb>?1oNb78`!a*;IbQl#i4&xj<IRZM3MJMF)PZuAn0m
z5}5=2l;;%g{2bUIJ6?Z;N>pbfDW1y%kU<o@MDDTFt*_g;&qgH?n^PmMd*|Fv+lYGm
z?I00Cx%C^HRO2rYK)?1P&g-`Qb+_20xLq!1>&?%rhKGtHOtYcY&m{Q^wuOE3-X%`w
zRLCc#pd@W^DkxaXNGD~bA(zFC!JY;o&@POF{VPK2PgW16^*Z89aJ!U-7hm_IOOEub
zm-Yja)pOTCW{EHMOkML}1b?u{iJYNrYcn-;P^c5vXOg(iS8f9=|GPFhRyoHDQ0jrc
z`iyHRDnz*BX`rXxmXQ&U(=DAb3WO;pDe(2Mz*JeryuZv1rH6OX9NeCiBgJ%Rc9A+e
z4UoYpAg><XBmT`D-~sUMR~TsyKa>_!?hgO?ha81hCz@UL6M)~GWld6y5XYePLv0Mh
zUA_|zX0PvAX!}$2QAsMBjfG{gfAHl<E3xC+z0qGsJY{*_j(He4Hf=y;c=5Utl92%8
z>&nB^!aO$qcvo)wn#p0$1C~3IM+|p&TD=e)#5a5dHpLa~H%v~6GsXD&+gEPk<Cga=
z2PJRjo+lZM7xT)#UmHAerF-Br`pvu%5WE|JkO4f8gN}#{B}UjHbq_66T^Sp-`_Rbu
zjxwG5^3)E}L0b4&)~p=YBFy_KZ%*65ID$;{&1$!U_6)D+^!d=OP*;ID;kwUa-Ssu5
zx0MX9DGFT6VMi1_+pX{8k%0>qj{WEa;BHJn;`)a@q6JzIP|>MjxF~_0oY07`>#r)!
z$r~Q39g4wa8-^4Q_GkZ5-!)Eex_(^C;(FkQ*oR2ZD_fM9seQQ2p9d~8vd-~SNl)Rq
zNCrubZ?1JbKisNjy!Qe%+%8ic8$6;*x?q-Vtgrpe{KJ?YhYU@l>Ghw}z1$hjLK)k#
zK!4p4uF$RYYhUix9tUQL=OY3B_;|RK$WkQ4iG7O`QN0eX3rGMG4QFpihyWq>1qm^@
zWiOIYrwi856|)e`yJpx5ps#%~sx0Wt8i5t4+)B&SMUQ_zGE&quL8F+gGkBi*qXGyb
zF27@2mwZujvfVFhI{E08;XQPrEwndOxpW=S#o0Q?DQHgw6(CiE`8yrph_t@5Dz$Eg
z^Vj9rN~o;xk3?}$a2ksvV|E+PUy%K4lclH8gybD7ylV&DPzpUanpHT2v|yRVeHEr@
z<9w87QI&k<bKU)%3H$JmOH{9=zu#6+HLf2!Aj7Ojc?iRD=Dgv>ra(ZA5bt}uMel6X
z`bqhLVxG<p?chX|bMcga`%sJCZK3YlBD<cqeGbTpA%`quO1{0)qL!a((`QueZDw=}
zWd0TwYH8?Aw=!pE^K8`ar`5CKpQAHR2g5oLC}+yrvD$HXE*7Rx&(M~P>t(xG1G5Va
z2PY8Qd%ZC7yCANfb7RBa6YFsd)>CNL?QCzATVnWv$L*%J%-Iei*@1+unh5<Xc{{@m
z3mU^X_h7>%tX{*p<68I6n<u<GQ78e{258^OF40LD3lys_emDy_J2Q$y3y+H*p9VnF
zO8=PjU%X4Mi44|3%s`~>;0e1Z9Uq7zAGcF+Pr_&)g978YEo0%a;K>Rha}=%WPd%R2
zUdXs1{Vzz*p5ou!qm)N7D3gA*`JUThM6*c{8@-yR<fViZO$1TRE1G3`NGQ41Bnr2U
z`BF0z@ZJk@O;r#<kmaJiXaO$~+b!KHRlp@_K6JhlICl&W_#~ZB!F)uMfLkEa#;B@T
z3yTtG2)XM$GAm0~Srs77EUO^NNAMOIwopi3Cp<QzuB^kGAB2D478bG9(pOXb6bVag
zPr<T4*4Sn)n61O)2>Nw9-EL;J@vaJJn9jZ9^ua#oq)y90a75V#hqI9(3*rw>5~2L%
zi^~I8tqdKzYdv~{ys-)>Eh`sid8vKmHAw+q3eD4=&4xPOUAmy}|9@b}<edcm$w+1n
zua0fS>1Ph}GHhjD?&+1gf6L#@^9jtEt)2TV@)S|-4N`CIs{W#9V-->-j+ES@@ttTv
zp17oFnxGVfX1%Dl@C6=XzJ4Nd*Goj0UYAfO&BX0nXeYWhHf0eTPSsL_av=*l=vu^Q
z6}h2~_K7i)enzt72sB%T7-n=j)W=^qVDOvZhBbOY#@sVO^17sxHM)A|2z6T3kM4W;
z;}1*v+cx07xu@VJc!{X^@Bq>5Q+I6~KeM%N=CM|5$9u=!Y=0A-lrN%nkR6FU?{(@T
z*$q|@sQ0Mq@%7y}3v2a*45oh%V@*+ATAxQ>>k-Z{Z#VpEi4$0mjF+U~hkvr%Wic8g
zl0@lP&-x#AH=>BNv+l{ezsHIAfxdt|I`cPGNxpGB>u+87Cs8zMDOFmlGE+PcutUDj
zyuZ<_c;GtuUL}-5!i*&DTn=sM7-z(>9pwIJNTRbf1i`#q4EfHR1X4Z93`%G#q^B;W
z_dJVST0s-rWAKE#*N+HQ;pTHR0i7oF<1*VZnDY8g0H8OzM!~2oe8nW-_iv+?CLpFd
zESNqOhNGP`9U}Um5^^Ft`t0q5S9<;U?2A)6HZ+egLpT(KhQyS^_nDQ^OevvB?H99`
zZ0Ir2JC0hznxYs+Qzq_)G3ZKINqYZXW6s^2rT)lH?g<4jifx%2-LN2P{y?$JD~*v9
zm086ndf$g%AT9#T4$pPRc%q%;d1e8vC-tWonJB8sqS;Rz9>vHiU%#$vG69s)5?UoK
z+B$%;)R30FD?OBv`NigpNQcR_RW!NSB4QF0e&z{2l1Ad9O47&P@E6ig7r}6PJeD1P
zBx1F!ozsH~^0tM&*)OaG?-ld~cjKu_!@$7I+c7alnWwJ*hl%vTm5|?$3zTm!+NWxS
zDWqC+AAjHg%drut$UA!j15;P*cG=-LPq!;+Saux8QgK<Z+%LtgR5!mrPL!LeBxo%k
zi~`LL3<qu`UR*?uJkXgsMv=F{Zzus`m2HZF+n5ejOx};06+RN8*^Z@}z(bg17wMlj
zOc)VLL9E!VODZMW%<jV!&jd`Tl7Pv3ACx#IEK`aaY{tL+bDPNzO1N!bbnoRu7l^Gc
z$E=2n7&~GIDk%<3envxzJy9)&5K*y0lGNoM$6f7F);)Om5nn*(k^k=3^7@jhp)wp_
z4~FUZs_*)RN~5A?KOBbzk$RXb-Eih1fH{(wQ{CnRM!dRK;dgNB@|+?#1qsf#jjJA4
zf{95%z($4fRTj*TwlKYr0m}-2O|*es&~QWfK4Uh=E<(IZBydq1MNC`l1k?W!>lV<o
zL6jItg*n2y;!h$=Cm+%~Ha>O77mx9QvmM~|b>aU8)Qu*7Ndmf1U2xjm|Hxl_c?px!
z8GI7-gnv<p$$@FSmC&D4NY)S9?4<PSA3nyNPtkliADa61@&(eQ{M70l;Qu_^I^Lge
zCRHrd;X?N~B2LasQO)sIThjnb$4L7}*jMBrC;+1~+y$2R7wgVVzWnsA>b8;J@+ZKM
z9FkxNK+i;yR;>>E#f5gkFg9mg=GiTgT<}vzb}}%FAJ_79+=N?iKgt6k`;Xx<pWg|*
zo+UC!n$Bt;_rE;a>Y-x2Z(#OTFNa#fhDI}5B&K)cvl##bEKu3Zb7v`t0xix!46A@%
z5944|EAxRk-hE+q*<HlV@z}aF&T7^H=(od1WI8l=HKMdTVt$A15G0j(HhLF0NkK7@
z&{^Xr`g8nExPek1D!c1ePSvxC6{xfX2aj895ERW;V=hAQdx)tcU*dwdfA4;_UTPBt
zy}IMuiTU8%y=klVA(4teSkACZd}s$}C#H^r<a{pd3vJId7AR`fR1_(am)>VQD2Pc=
zw~U8Xt!=@P2*U+b2+}jZNd;v@)F`~Y7T<%uu&~_UGje2hU`3i_rlD15H$-bGg_q<@
zPi>C;ZsMK$(d``@yT{p)G}eNl3z=Ss2Rg*1WcsWoAQ+8QV-`QK{8En+?e|!E>O=b;
zl^<QoO9?){4_7LCho}c?-yg{54y;gEbH|9DJi+n5vd5U<Kx}L(!GdfzcWcVpyPj~h
zfZqJW-CQ*Ze#d=93`?MOezpnLa_BHP$X!0YfL=IP628NnRpfsf-SO#Fr}yvDscv$_
z2}FY|aK~&n^z&ne9lt%D_diIDeu_DI0``*A8@s&Nz)tB>Asjk7zB2<7j2xnLfHvTT
z<>p?6IHh?u1}HfYUXDSy6$z45{~PWiqC`?}=Go-uWoFOVL(4d>^_KnTGb8kz^Kz)s
zwc2K!5VFX;6TG3YJmx(rLd{(s_<hS8X*<4TYycK*qo2k{gDSivoska|eO9UO{XcZJ
z=|T3&uyCVSCzPMSO5dMyZY#0)hA5WMG@<buB<TAp+%4mr60ge<1}Y1?8_g%BH)pdm
z?)5r$X|Y8+2=819o{gVYW7;SEQV!KxeqF4ic1yq2kSQS0d9#^~?>wdm9N_ShjLY#$
zVP$-_trA3r`%ycb69{l{QcM)Qxzwt550R>mcm}3cN2=>03|7(XQ(Q|Qtgxyaq9UI+
z_PWyGb@Bc&wrAH92*Nv7qi#Ifl=s4jPj3Om-kAN==dMLYeaJ<tM~N8vbx^2_>CAKg
zjQJkd3&{<uoPqMW^~(L+_r%Tx@hWbwmJ%p?FU3Qyk}={J0RAWLCTLy4-#r~|SQkee
z3EJ&)%|p|npJp0Z{HXXY+h;2f5d;1}Gkm@gnhrp2nF(Gpo%DZ7zr3O$)S6v|1(YG5
zi~$&7<<_fCU_h<4s8!>HnRhnUrADJj7FipMsX7osRV_jcm-r%JuZQoDIf?06UVhS@
z>_PlZ-s|s~b{pVv(W#nB$oURx<{od+GCAtjj~;DL{R=Vhug&vXf%ZSXjb?=Nd@Ve(
zIlML8Y;QG5jN9-?sAuue&nli%C`amFV}0$jgC)VG@0r=;_gdj0Ef+d0bJ`qjw7oFk
zd=!>7Ptgk{cwvUEJ*)#dscr%%j(*Zf(l=4&mWxLcLHZ6)ez?3~Z?eZoPg7ov7MT|a
zVN$49i*4wZPgIbX=L1GLxrYKFJU6|nOR%38!C(YBWL~{ur(Kq><e{8PDX5HVehuas
zLBOgV+s!+;Mt(NrPS3Q1VYQ|hIJs+zwyyp6V3inl<k_9``|yNj95$`ei?gANM6f!r
zj%96=J<3A{`Td`EaKxu)ibHD9W?%ovnuuv19^*3v7eF(V-7gU>QO?C|A585&%#wUU
z=5q(K-9Ptu?upgkZQs|T0(&EJdyof$pOA{F10Ff(e;#J8OSX153`&E{ZM3%v>Xk9E
zBxNu#Wlj;e!rCmM-IJK&97TgXKKKchRy2-{S;P+pL*JOWP!t_sx}tIJnnv7E5x7~x
zIPV+qBOQ1!=B6EaW<(nTpG=~m3d|W#oYz)E?uLgC#Je5+t1gIyi&1H)E2Xz5(zl{k
zS9%*;pPB3^y6-h9pA*3xvtQeqb>Q7st^CsJbQ3T}JDcX~tS-9AfZ^)1m|I$0CBT9J
z7e4xm98ugc*$>#c(n7^^eIvbgi}*khHhV`5-NN1py~S(XWR3BXJ`^{kRB`xDZpm=;
z9Lj;=yQrF7?oYPhK7VchhH4meHq(V|0E%DnjgTGADNRU3uV4GDSUQ{|0LAt(ONkCf
zpGk_BnxAuTx~@Dq`-<G-c@fP%e9vqzGBY!>-)zv?4qJR%{i68i9DMwGg_huLRIW#)
z1Ku6nCQmw{(hfXG1O}sz%w<Nw5SF*6B&_voyFiN_6)+DD#FpnF5hsa=n73?ruTaEg
zN!^*0a=n<2kwgmlt2pJNeuU|qkm_6+Ug!}mGWgt+_5C!=fQyjaj0Nf1h&L%cy+Jqt
zX-(t^K4}TRdgj8)Q2Chw(60QW$9^3>-#(ol_UaftA7A{^!k)TxReJV}ERLHRtV2>)
zb@akrOD}AvD7=Zv=yE!oiwdOfWWK0s$y<>b`t2$afmE9rm>$vDQpjg7`CBk$uX#`x
zD(*TAYXn<K>9$uk7*MAA*cKqI7j7x6ak&Iv+ft&llde@+E36qtf1JOEgK_$C!B7Mm
zSIiHJkFH9rMLAM^#$;r98hl0EicK`!!nP0!&z-LA`ZJNmOLfV;0opA5o;#thvwG>3
z&>`1(j;4T05T09Dv1_qPK8~D|oQ4Djr@<;1fj?V=FbyFMjc~uI%^JK$GWTH?>P%bH
z*6*8Cxa3)rwRl2F@vd01r^iBtZV)!9ZhV6_RabU^^E)>-AxjbOI=(2?ycFyFJT&^9
ztPwRteg@Ut?5vSpd>Z&@ouskN)qb4PfAd|O9c>&`{SPN7@S8VQ(h7Wz65kt6gj_i4
z4j3P2s$WlRd&1FFQrwxvGO}~Ph*Op%{z%!{C$5e&!JS*O{@rSl&i34>^Gmd@OlK_)
zGD0uTXoBDRmj_dc?ggpmloR<%Kr`3cEhBzN<Mh@1*yEKzww?RT_npelun#DBVxlLV
zya#;m7$c}-h8CeklOM_!@5O+NC|Ob-d=B!pcyE08oowA6%eO*cYk=UxZGd)_3&K;M
z#W4#1*fDmi&I`I=p34ob$R{1MdLfn>0)`ZN%bP+O+ibiJX(s-8_*Ke+<PQ_WITr`b
zoI#H8_D3zF*3OXP-hyC{gq>;8mA;BhJE^JS$PgbD>b)ZI%*7;tFD|i&Y_H`o4wILe
zU7;IDBlP$2wRGRIeUB{nVzZrCz=pjpLU_e4X=P;fbRV;HDJ;1pb?W67wpBLLBEUsU
zlz>s)!6hjSDDcUGz0aU0pQr8Em&}_xmwR=k_TiQb|AM7w(tqZXPCW9|+c+raxRqT8
z`8dv0rn~$PuZEmu?`pp=`4PMZ2-OM5wjE5Iw)n)Ej!l(c4`;<gVUG<XlhFARENE}e
zjCKVUR6R31Zex@!0V7MT4*#((<EaY~i8wt|uyHqChC$sAg((G5#!JB|L?i}1s`|8m
z{>L6(5(L;Z7GOhdc&IGb`L)Nuwt5DMF!zqF`KbGaYzs?O6&H_{S?Z*2y4=QmUCB73
z7&8-TBcg=PervE%g%7S4-A||YCW|p-d7}dq{^_~n6qTWi?&q@l$4WQTU|FVp?9E4d
z5)H9oH28&+wWqcCd5Y&ctQVE=byl7(?Bo+U_dLqBLiguK!h)dUQaKcgBOpou-NU!V
z09DrWwP!;kvWXJsrQYlXe00g<%R3tChe=BTTi2~E$#_sU!X9-VVsEg?Ddi?F*4kY7
z{;DTExz2f9sZ^2V@d4u{-qT>-G`Mley6o=R1<jt$ZxYVfpR%6uag`vE*x>!ZSDA#V
zvz8}&CwjiBjw~nkWY}GG#hA~5<({%o&TA1No2(N@cx94?@$jSOHh3&*ye~Co`q#n8
zUie_)hzc%RtRE5K0H5x&cn(Imt}6%e?p#9>ajFuM+<JcMGIXZ%Pvh%`HpVL-eq{sn
z^b#=POdZl8?+k|D%5_JjXein|R2H1(1urrDE6!_N-7u*Dg<Yoibc7;)dP$tek@rxo
z_Dv)PyHICM8*0G-#G&h$#PU+j0M;;MmnoR%8L&wT3cmI>m%do5%oqb05WCTV%EKy!
z4GQ=!pEFSA5=nd<u8N{_{D<t6sQ}Nd+tbu{AosI>P(bPzd~8YsRNK9bICP9s7?-?O
z+H6q>Atz+IkXj<%zCyQd7W_X)XCKe>{{R2?E*N4;tG3KcTQQY395#&6iIJ;Nsho~b
z;#1B>xtK7N%9)v~l4jO1S9M683P);AF)HTZl%$$AmV|PVL+bl`o!{S*+s!ub*X#Lw
zJnnZirM|pga$fNF{jF$yu%8S{%9fxkg@gZ~wy*pco?*?KiWET3b3UQyY)b~2;07W~
z&yo-%vzRON6Oxy&UJ!~`_(Q>$I-$i%+&)#f0ML?_`f;Xzn8^xSnpN?h3E%C<MxG@_
zV@bFg9W(07z!bt=o7Lw6e^0yEj_J#C?0U2{{by}1__S2SjQBH-u=TffEJDuFO-q>T
zuX0SugoGJiB)KtAoVe&Zf7O3x-?n&n`QrCexe5bX7plz}sagNQDRZe0`S6XQ(<ucI
z$ZpHL9g2{6=?bN4`uq3<KhfGQY@qA?KKSj+NJOEooqS^VA_pwST7dnki*aJSV(~Hx
zTE773RinC8V-&gQd)marxnoBLYAlxqw~JmX8C{5n{ble!`Fh=09M-Z75*PNi=YDfC
zNFdQh2iGco3HSv6ZP;JMLf%8Ey-1?;h-4@l&d0+E8#bdDHO7C!u)(u)Lz4NtjUOKs
zbsEf-?d1+;O*Ks~b6KmlHsJYbG_XnBbvJR|5<(0{mj$M%3JS!Mnm6JAgXz7YS&HM}
zzP-0-lV^SssxSDT$Y|$y`I*)S;y#0m)IjZ^xS+$8c;=p|F(hOH!{X5pS8TMKLrfJ`
zWBqOV3X{^Vr#~(-twq!`;JRc-^JG4+5AJ#3!W%D~`r%#n?;I8sIYawlqv%FU>-SQC
zGZIpsat?U5Hw(Ud@VAh29z8gOBbiYyWLCtSfICGu)jL0X^D$M8t2EgAGzuJyAeO9}
zMK{ys4Q76+LzP?${TSK#F?{XtmBQ6_*?cPXIP746?Y47rx6*mc*7cSgoD1ai_r|<m
z#S0T+4H%0*bVbTEk+t*EA5Uarvb+v6CcQ|4*+=!vdpDrRqW>QF2jkv;X-rF_WUj59
zZO5&obZq(StnT47yQPrY(!-|EDZ+#K6FNB?F2%v5x^al|nnWkUVAoQKt!of(@HW&V
z_$+AyOYVbZtL-)+io`_&xvY@Qa!Z`N6E?Zq^pv^dL-Pwg>~-$1Ulc6VtkdyNCaT`m
z{&<Kr7SB`$dnzv{zC96L1HND8W-V|C04BJ*TUcR~?P3^Ev%LvDNk80T|KI?^Y?<p{
zw0*0gKwS|VNcA7degP`O2Dgu7LSofI&4pg~V30vJ4xX9v$O<{B$(Hbf8uya%1s_vf
z=fV9r-Q&rFPLXu;r!c&LVww9>C4!53Q!<yOr{OBy@~G={M@AnU=_ACD*}wU=0$Wrn
zNHoAbuIuj4?pgKpXz_aGlYr{ua0{HpZaZBC0&o1i&HrM>Wkc@JvN_MuR&~9BD@jvg
z-aV$04YPYwzFA?f2A(uTkA$bf*ixMnn$(TlB97dU)rGKU7|OKxPtIjX3!_#<lJ<FV
ztv<h^;$}T8=kMOod(;$o#TA2FYUuO#3?C>j?6J3vhp^Oq)IU#u-`DFuOYP5U@??e1
zyngd-OTQ8|;@Q+bc%v0;7=!jG8W_HM$>>h4(!+hShjjC&C!S~)UOf0~^OWcl2kQDy
z3GUMft!A6urYoAp0v=79!sru!O4#0Ea9t;^^10yhzOGe8|FlST|GY3%9Q1P%F{$f)
zdU4;g1KC~`GvVlm+NHs~xsz6oh(d_5avU92SXVx>+AE+I<ZlG^myjn(H9boaMacCh
zYc@BIXk8abMx`j&E#E!anOWLGn*1GqW33kwugZIM-sKoTn7Kazy1eI-#|?~OFW+=*
z)%H0t{vId!9pAJia0(jZ772@6^Z&F`PitN0O?=M_RMYM6V;l)?=l)c$EK1=_&6%;B
z084s@)xJj%3)R?78tR`xuUfYh8kr3S)Z2Pr>)}s!KziN?qoyol&|Wp$|8(?x?F!{l
z48U6@E7PrQyPI+Py$rd+%nw|Z$c<08LII|`Z2s9RQpW{^eND)9d#S&eu$X6W_Rtm9
zHN}GRFaj$wKY2o6{BvyF=Yewh=b3>0md7LcazUa?gs9<p2pu;A%s=T9YjU)Z<iY<z
zPs$W^TbuC$#K43<v`}y*pbiUG5|2+2jsJW(F_60xp8^iRy79bs#a2rI&3{U<r{ZU6
zHC4Y$%lkhl2&_wY_}+k0HJ>N5SqALzbWW%t94I&rT!6&9gsDB3{m#ez6Q*sj&FDRD
zQ{P-m8t)oTmLkZ!60?VEcdof(7>TN78uR>yhTN5$G$TibyuDpZc=#<AD!6x(2!(!%
zLAds_yWcwx*nWIyHR_q7wqJMhJiT3e6Xbum_eb}~;GF+dGp&DEbLr%h(l}j82RUM=
zbyj?e>)U#2-jiqbceJ&H|AW3?XYDSwG@wa<aiHhP>!1G@xANe@9a|dR=#^U@Y1bv^
z1QD#;?RhD@%i$CB0iEH#Tja?;8rM?$I1=mT@b{o(erEfs^=5A6#0|uvOA5UCLC(>x
zcAbmgXnwR>Egqoi60My1${Mgt!D=n(D0~n?G<H>>wzq9yt&#xNE@U7#M3<T$gm5`3
z-g>3FgW9^Vi!oUgv{IRfhN;VRcb{HH5AtKX*k5IlbFu^IzaOPWCDq~D!vj$LWsZ&(
zo+uwk(5xlabx=-sI#l?E{Jsi*5@j}VmBnF`1_$7)J%nOFXZY3Tx#_)v7p_^=M`kOE
z3MM^HpbB2xwC88a43j%~hC2?fT91c=k;NZDOR=5@Sc)^VDYA&wYqPu6f<9XlWi!UZ
zDf&&pBNM80ah-$K3<{f@+BwS!uxym+{A}$3OKit;Xk{T6j30!W-(1J&oqCnSjFB2n
zy%I4re}``h=`yFtT_Od+eL75<@LSBNXEIj49He%EWeVpF^^SdDEy@t%7U%B;985vv
zU!9*~Uw7AJmm#h4IOurh@xW^r+VQ7kWFgHDdFkuO;y8bE*!o36cD;R8g5n9UY!{jO
zHoHJBeb8@8Mn3{a912!b@mGoGblBRdG7p8BCuP<2*QfcDzNjb;L`(yC(Ulk`AXZ7E
z@ersu`+MWs)%7&F5{%+0#b|Ctz`<2#uDt31@7JbhGTzEyRfrwIGe+9r8GooDEoOJr
z@><p^`G<H^y%`Ub0y4YlOkV#li}>Y0gjf@q$dp%?E^R&(Gtptyjt~pK&&LIKW8d-D
z6y?dsMW=9kl?OdfqaaCfo^^Is3e)vYj`tm1Rro^n!q=Cz_s6tx-Y)ON4cbO%{^N02
za@^U9+8XmKEF{oHo;yk!cZq&p^pt)W;QSoU5i^{S7f^3{DOIZrGL;!VA{)1};0R5N
zia^7ZH|q^sup_bVi-5ZHBG*5|oCh7ruhwE0ul@EEQSmgl2pN7_G2xC=9AT|q+Woh?
zVsOr<vG$igWx1Cvh2m3{h6>?v7;<;3j%V6=ACFo{O|Qw?9r^I?mOcg^(5Kg+IrQo~
zK8kT1cD^RB=Gx?>&!YxE$dmZ1m?E3KtmDaIa$<egj2NE@B5(`Q;7(y^%|b8;-(nsd
zXn!P1`>;oRMw({VgUak0=UWUv`uE}5l{$CPC-_3$;CvTu(o>g?po3Jw%u#w2X~KJ4
z$J|!DP<KIF$oL{7351|4v+2Km($t=%$FNxu%EM`Ij+w1(zy#Zq%0`)i7nNr7@#uxB
zxe$q435nvOiQ@X|-RI5sAV>vIo1mg4gEKKj=OY4|)=}_6y9w4|Iv#k>*00;c*LBv6
zOTZ>ZmpSLhP$&5Y^IeKvvfpGHgrfPMeeM@!3KpyDwB+w;A6Nm*OZ<)4M0}98kB~ZE
z;$`NPC`)&3<NE6KrZ1Wwbm>FGI_Y$odGdnmzm=={gx|~GL*0>ss_&;VjBkCBsc3QE
zxH}o`N>mkO)vaJT_ZJ9qhz$&Qk@bf6u2*DqYkC)kpO~8MJC9U-`BL?vQk-@iB>vAq
z`1th2!vQ>=5Qh3ZFOx&+reA!_6W<o|!3GeeBL}{xd31KgmDJn_?xVE<C=!<VHITTu
zSVQo-85`%-Oc<1!q|Af-LA<ByqAv^>RYPg8t1s>{_{5^ATtVaZLUdZp6$ArcB&^V`
z<U%3`s25F_<IDUXCf6P=t=@p*?8y(PGB|G;jvCZ1?co;UU<^j5e@2yEPgvfF22F7&
zms2$fnZwoW);VE~JxtH&7JtcG1Lpp_32f(E=VoSt!q?%KRjGZCAy)Uy6w5G_Kbp{9
z=QD4Ra85m3TA$seZnRhT*@~P`N`K7NkQ_Y!24uj0p1M+P8EyxCZC0oxP|U`I{}6#a
zf>V7i8ZI^1KNhxN*2CC8t`jn)M6G<I$oP*llK2niKZ{Rd)xtJEswvhW8|Rz?qON70
zCyscN3o?Z@lR<H?+pu1JZ1rs|DlW`$Zi<B_u9qvBt+}p?NZ1E%FTL`3*hvQI#X}JM
zp-vSk7$EZt^<BNN`68yOxWq$$n}5Rdl3?yr!u|Yu*I>b=J<UbE45{AW7X3~w>P5|6
zJ&%%Mx>@T&^>wJZ`}K#12RS>Nk{&)u15a*|g5K#(vXs`&k}g{`vQQPgL>T91tkP8)
zdDpGghc(s=lxVw7#Q&~Gnps<Mb50s=vfHpgsI$XHWfj;g{|HU^L|Dmh8Hu?<E(_-I
zZwwlPhRyWg1aa+(r$S2Ap{%n|3g(swbFRHp-yZt?x*!oAlG)4XOr!K)^0(cesEewi
zEnY%K9Zkl7TvgW+6v>@>!#ACca)eeh6hC*CA)-q5o>=@+^L@q{PXjyF$G@F>qEZR3
zfFA8XdpixXoGW-mntk1Sx-~+1Nc8z_rLSK!#EfRTQ8v@E-2UQ|wsjs8nboF{h1C^n
zQ`BR~Y0WK=)b|tduX}QZXHVPz!}=W=XUqitW7w0>tk;~3?z;2l$po=U><>Y<`p6<-
zhEFX1dc((p?s*`l4Iqs@MSq`{5=zbfT=)U&JU3D_2q*(LEhSFDs|yWvB70N&edPtS
zUr&9Y92hhgpLrxD6!(nryGdrpVJuiC=@L_C+gYRgnS%T?K@KBu@7FKN;%rj@Z*n8V
z2^KkNYwlX_m?^e`#oI|%213uCxTF>46qwpL&5lIyDV-nNcS0{!UqJZoVEV^(7NOZI
zmf0*(BhskmroUvqWnXZ6+}r$EB<&VIG~9T!H}=P4VdZT?)HPYyYU3mFDx_^A{$A=r
z2W0MmI3q0pUD=5z`hQ8h@Y9`?*3040dTuAP&YkIx>KRF38N?sRG^Hje7*!(~*?eb2
znXf>EIo<9$I8#cshPf&pKIfxIZjOiJ(_*~;5}X`)?N3uw*%#e`vt}xMe!l+%Tc^NF
z?m!I?!@ws!)a^N6EYee+W=^OowioY6Z##Z$bB@2UCl(y{-(Cs4VTeDPq8MGMBHp;y
z5#hDdhrRs{UUiB|^9wE<3Q8p~kHg%dhFPybSIM0UYVe&#LTSyk!V^-R)&xf$)mrL#
zI%QZxp`Gu5JTE>JQSk}W621YCk1QD%(QuFsiX2%*Vq-*h&4AH;21p6%IMFR^yG06O
zaw#OLF(@>u!Y97F`5sxbjLs@A$ij@}=+69d5Q^hCQnn8uit^9o2C|Wv;&~-v<=xpO
zeQa>67$i>8-bIn<YOrO29Gz82Yxk~RUSNJp=q*$BXh2y1^-+&$jfC5myWiIYi}nga
zO-!(i@|vy@SHJC;n(!zLRgZ_$`qY!p3-U>(mq}uDOgkNUyAdyBe$9nqn=KBM?DfKJ
zgQOzt?WhJS#lSP9Fuu)8dQJB)Hn+9TZEzXHVh?zC6F=#rD(0sA6Hl??(L8)){=opc
z@jDFwiyg~*j9O}Rnv+W-<Lx@#nU1G6mEDFkc?#E;N*8tRWjCU->pHC&9~FI9XRvWE
zl!Lch`<%bY)|ob3-<tHZ&#I>*CK!zvmObOX^iwmUU?4YvMqDoHOtXS{{yQ=~hDL!E
zo$o%&@RO~B^U9`!S1#=D4#&*3S3fkTnLBW58g$^KVYVvkk%(KNv~Mtt!P#h3QHI$;
zXPQr#U%jT_mT|)_sS|ab0(COBw~iL0+qe@Q)}61ufuXGyvoiZ#03)Bq)Xg19vQlR;
zYjJBm&vY1zoYc;@(_%v5G8=WPSZx+F(~_H|zh|Pu)9YChumbCiY%x$bS&~*}kH1{4
ziLVh9bS)bMw(t2vK+vl>BS;TR=mM81dD34h!t1t}134?!Mz7P01?Jn#@=;JE;m%td
zze=5WY5+40Je3VzTC@;h{226elu@DA5jH1`V++=iAR<*e=LpN3Rg0JBrKp<a2QA_B
zo*#yg#9L$`RP7nRpIp?Z%`QV&MQ9Vp!O;ufmWAgql-H^d);F5hy!W)5@(qN4n|5CF
z(dw7-TOy8~(p=MrxRrf3>k<}ce`P7zEkA4z|2j?Lc0qVYak3Q0q<27W+nSMhK8w+_
zB_R*+wt10vJ-tU@?GSfq&!jLERu}_g{4z>ck_V4AhM?VX)!7A?BD~D39XL00deid2
zVAJ*!dpuK#j8BcYrsM4#vaAXW2+ZwSsWZGXR8dTzGv;OLyqcRCKEIyI@(o|}3Nv-H
zJy1{4pNa0&$8Jt7`oIgRaKySDyr7Q-8-%HTk(YzqmL@PngJ(W_Ru|jun%%&xqq2Hw
z1#erbOO8TOhDkMim8PH%7~Lv`0sh(cCi;qiBYU!U{8mxFb;HOjn2Yh%yWrw-YxK{^
zEv2|pRYgr3rBnlN`=ewcH?p-zga%<A(LLILFs7W{j*#e3uke=6m<RXR-#Kfz<8bmM
zTc7;;>1q~ei{0PBP(O(M;ecK@$rAkikNUm^$7EVz+k$bb<<GgS>-yw*Z4vu#8uEsT
z*Foej{CKxDtc!5<ZvtLqJrN53q#KiomB@Gr9nMc8+>d=r?L(H^<zH?4VgK>3_rDqd
zK3S00UF*k~PaxS3aY+x6yrk;&o=ldOf&W{h%6ETd|2+G_M+1mkk^*a4oMGQaYchxV
z{56HV$lT-*cQLHj^$rYo#a$)-W@LXaz=}4_SV!06&cbQ`4s>E>X{>dRwu+|_gc5wN
z0TnG@R*l!MwDgV?O|a#SP_3e-e!bbV&RmU2kl&LG{{KOF9*4i7-)>{zr+ZG2cUJsa
zIn-}YjMw!~4H`3h)-`Q2q<TzyYZf!%Y&YdFn{oetKW@qyWyO7)@C~0gJKor^*K>19
zFHeIm{)|&wR_qL3heMtM8H42B=eS>j0Wp@gp7rF?M3=M^Mh}F{Vt3AF-r1A)I)T+-
z>KX{^?ts<^z-8dIT|oynI5W$LiuGbB%_!bav|?lb;}*PlyP=@WP6i>1k9&&GmVflK
zIn)q<sY=KLNp+v{`(U~5D?zN8zZP$6{ESlBV2qrvnwZT3AaOyVu5p#UgwZ9R`p@?<
z>AQ`k8Ruj0l7E#r`%xjUk=aJ6p-%`BX8eMCIe^ABc0wE;A>RLxNohlcm92`#69CVc
z0Xz|AF|yB@W%^;7XvWk|*9}-pd@giYZ?e~E@C5AZ!_>PBe@}O9|7B95Pwf`|YKUok
z*JW*HE4+-u1@p(2?yf0c6rmhe36it+=bMQY{>Q&>`!X+s-(r~2X5O45)0PLg;=)~K
zFvbd(Wqb^&S)=gDs|wWXR#%xo9q}VT`C)O901n#+)(vURoCz`U^_}htmk>g5$`vEU
z;k(<;aBO!$^fdxQ*zRdJC*zy=FR~Lw-*g}wTgDVyj(6a?V^N%yTBhC#IBT!hiof=u
zLEKjcG2eHx+7%$Qa-%OQD7rv2R0$bYR3X=7OPF>1Dt<(Q;;!LKODMnIj+iwx#cpNc
z$3-TE?j+<*UQBp=kK&fh6wI>MGbvYR*_vf=(lpU-oq2(w?PHj`&+I{U^=2U43)r3T
zf*1DCY{ppuuYU%Cvpl`8MCqHPsE&E1aDNnu35y!N?cc{`hee$>cYprdD-zy>x{GbW
zKsNTK7wZ+TPCudfqAMzn`_~fCcd&#jHP}JIP&H!J370REMF5~DFDQ7+_`a963*l@F
zKF7cjj70K{U3d#URu}hP#wiZB)oGdT>ZQMnK!aO>?}JZ``6Rw82|XFdH%zxTED{bz
z#UaRosPWSCnS6g#bxf)9wI%7A@}LJ-j#MR0EL8dGprAshK)5#M$!7tY7yQD)dovf@
zK@Fm&<nm>3F3(==TG7`B7s*C%@lzPrUL?ioPxFEUM_WLe7IQQ-vs>wsB#p@XIGS6S
zis(xn=nT;`qCjAp6j$Ir0wEs8&08s+`Ll_J%iwRj?k9F92LgHpPSUL<keF`!QHChQ
z*>WpleM@k?Dm2H_-wGbo@hVH#GsBpdxSIq)@2PEGb+zro!b1%s>04xPaOYh(+}wzb
z)Ud6(im>2|028uG90eMwLF>A^ojCw-b=w3&Wu<1a^aKD*BG=w@%d>Xa`^Vy~ipK*<
zMjc*e39oYZvLf9aP=}2m3+Af0k(4g=I;$rXNCn>5;=$;|Y3Q}kwYbu`^g+s~zZ;kz
ztg-l#SEby1OC0zx2|FX6@7Q)A#w`)7$oS|l6PbgcQH5yQTEyp6HU;-sjf7=k%z=u;
zCw%0Y)R0Pd^9ghCN5ds-3}jq>yC=uIZXQ#2hrTAScLYCQvtch@mneV<2RlIjAMys9
zBX;eN4{3CBJG=_!t8~s<%}}8!t2jTF;uu|KbuOyJqyK97JOha3x<8Pu41SAwNRG1c
zgiQlGNp}fdr@Yy+FYt4DE%fv>9Xv}QQnAkF(*E<fzu?BcWxxJ!ZN*h6{x5NQ_+Cs(
zEVpQwPafv&pd<My9iG(NXFJ&pC~3LBmSUk!-~rS4$lmhYxe=is<S(Z>D|$gEVau~M
z!Zm;9$41hv5?6<wX>l2>rL}U@B>Wetj{Jl*;GU=U!#>av=0CuHII02*zv|A%b(S}Y
zCX@>yIvA1e2hTuQyH4q>UBAqlHOvTBuESZF#|l?IvsTU7^7q91b0{^SXd`hLC^eIb
zPpg;9@-7(0yN6Rj&0<|?Q;@D}tY=`9AV+nNS(~q6?kBB!UXC!Pv2Z6Az;rd5?;aEo
z_n>$l7nyzbgLC*m$`>+-mVM$pA_@8|H2f-_hMVmlZXmgOYcN<}$;}V&;eA5C!3M&5
z-9I{291IgkRu*a(87OPmx*e8=tadDYhGme8F@Xgy^jgWCn|nE4RjXQKf<RzV9CS`|
z7A52XJiz`)imAIL2vcsg(Tg)E(GKouxj330<QZ_H{|_Yb+dKL&AnibpkGn(XKNwdT
zbrBoMV#&zgS=#OL2_>U?wXH3T(XPNsQ72Yy8B<yk5#M6|4Q@7sy@36h8iYQIKtS_=
zPcznXq)FQAF4gVMD<$%c87>Ct{ZOa7*&ltW!MG61XQnqBVm{x~gH|4ij$>^Lv2Zq)
zKH)nX|Ejd`cV|L&V@+$kyR(0)#0dJWs8B9xA%R3!2`=!^J*SPfh=Ny*7;mDd(zL5<
zbB=L;Mfam9_@h~1cKzSF;WtrnEgv4kkB^0%6wHAPOg$T>a<phcG1H5yu9U(7S99KV
zQ13{Ddb6!Qe%|uaZyt)++aS8e`hH3}Wi8ypQ)vr!--$yIvz3hT%)G>2y`TVJA$?J5
zB%=j)BT)4=D<+}$MpP?zI**?2vbfc^cA#$~gqThocI4&!fIGl)zG#5@6rW+hdDZmH
z1eRF{QnU3=#DJc{5N<O!7YaAtDEgP&<o;aNi9gqU7^M_4W8S}Xqbb8oICd2W|93rd
ztW$ro6$lO8FDXhL3OeojFYa7tT5RJ9o}rK!KmBFm#c)L-{1<EHZGS76YxwBSBkajs
zcvr`T@c0yRLfHZGqx=eqqUwi=aRWus2w@&FZsSi*exw9EyYIk#iw}GTi-5W&h2QU7
zA(eC?%<~{p+`gp%#4EF}19%hf7&c?_o@CnH%@uQ+RPk3?)ZuK-mx=r;_{J{9|9*)^
zir*EPSPSFr#JmWJ>}aE@0r!Q#{OA6x57#bhNpwV`G%C&%U)0(FcIg9zes%gZEz4`2
zl||_4-_!38xCf>nwGCc#G6W|nN@d<RAc+0AJAN0#{pDGWnx9H|SYoF=`n0aw3<B$u
z)_}wli{y7D#c;;4ecFD>DjUx}ZdUTlo?niCSyS}yDJjZ6vaqFBJyjNa{l<!{M1k*b
zjm8ESfU-^vw+o8Gf7=C-%uA291!#R~b%9PI<I$j#Pfvm>ua=HE`_MVZ3q%W9Yr6G@
z(<AfiDSLwqPk1J45;|;bq0Wt&#J5i#@YK)wtBs2|iOAW6;mS}h-xhlBUbEhy!<)Vw
zACr_55!z^G1pQz!0<+=xqv$m$-c5`NxiW*77&3ikowmU#KQ_#&i&Vz)EI?l&l*jyd
zJQvg>HDcgaFxh}i!d%VKH4c{J`w(abUMroiQjL1yRCu+$@NrJ}lwiQ{dP3*eduAQ<
zO>SuZI4Em(6h1tmEcRZA>;3`(%<D>4z_s^I2I0i`W3#hgKNn3XW3MLu(`n4;`H`%X
zNfIhBD%Bqj5NdEiilUG;5NxvSr`(qa35s{@-OyCgn_};#I9=nPzu$!{Ood$eq84)>
zoIGM$ESkUnw9EPuN`$HKFNVTl?Fdv&{U(*9#j@tEmF4aEg$X~~_3s(qPeC8!GidYG
zO>aoR%tkVddk-vi6oE>Mj4WeW1k&khi4pw-nY%pTNJKUvS{7t)n*V>VBeL7T)2-Zq
z4NzO<2Jw|7oNPq;xiIZv2}IFIy!>;D*9uNDW^(`M*wg!w7kt~90}lMKP!WA{z<%9(
zTOIqxZ4NnjPRuGpZlMn3>>`eeelDs*pvnSA))Y+J`Mu@a>cd6Qo)so)lKpr2(h1{$
zSjTM9eO@9avw7*F@-9RV=T7<?q$o$r&R#|h^!4AcGx2o0Ce_zRE~tlsK|DziM=r#q
zYI9xB;2%E3Kr0KKuFbNq@-vE?_Bss4ktt#EyOzW8uElZ~!$sVmonKpx?f&rS1I0(A
zt0&bN(Q}hZn@&KkcjCP)0$$|)4<6vIwC9JdS=n8-r$F9q32K(al}f@L$uYK0XoWk=
z7~eS3JT61^6*>))FUg_I8J`rFQ_S{i#FE*@;s?$P6MK$ccFrKNda2z@+%g-)pr(8z
z0wAx0l0u?ZMt0cqX`0L;HtHVpp|#iPJ$zGob?GY*&m0)5*<>xWtB7P7ZSyuw7`W?b
z_(pa5T}|hPG5MG3&za3==RSmi35aqp2bKPsq)K!NF69=cd_R><E|;N4`VcO6@s8EU
z_3wN#a?vG?;})w`QBz3s1eV_4knuA)um6G~(Yejf#w*Cr>tP|Rduobh5Ey<kQv5|m
zqgswHCj<m}!!Eo2TYWi9EnXxCB3R_vp7yCX#biN%rP(=Vf{;q_t)Rjl8iFsK5opx?
zMcT=xYtykii&hS$z1Nbk|H+>Pm;MrPj*p-@*o~JHb@h-yVjdr&6$Bzy*^K-jw4vH+
zZbP-VvdSg$p5FI6mH*2y$WH(!Ix>n$pY)4?7E$vxAHx<vP$V`EX;=Yv70RGw^DEK^
zPEi9-ZXOK&rgGf_m<8LX6#_%UzTF~kOLL#AP{PP!r2zcnyab?SmY=R3YiaM)@q2~m
zC9vd{`862W8j;%67-eaH_1Cp`{nI`iJvs3T*&n?%=SUF<L;PqW4ZnqwI0a%B-TZZY
zOc4cHURAV4cgXPXBYDG9BRZC4?zpd2`Ii6g^0~3%C7ocqLvfap-}n}^+H`Ncy56O;
zxqDKQQ(UenkR(^rwhOZ7WeD*#EEJU}i#$id7YX{c*-dc??K6IH9r<*X#0nnx5%#{a
z-bHLR(YmxZB#0IH;<tA)GWVRzygkg>=_ZJK#0dVSw=>>T&eG&Tj|q1EKU#38@d3fU
zs4G|r-3-vp0gFjINQ}-Df8`CH{p7gzJ>`Pl2n*Z*#~#duho2(cc`P4>wJY7q=~S15
z_cT!Ogd*v^G?pRno0@&dD06O&Qtgj~9-jtj9h*c|+Dt~h^RyT-cpCHg$pdF?Va&##
zYVO&3wLw?~*3u=iU$(b*mBvaw=^KQNbWSxtvirWs(?MO6USkj8h44b!QpolD@MO7S
zG*>`9MtX}UWJ$0p2TlNDsSi<Xc(fR8<<E~Ecgc^9xJCSf;H?}B+G@ByDBcTYM&Yxi
zxAvV-%}M?`w>O$lKbQzFedf4EQ1rZ51FtL)rlw=`QZ$0OE^?6bI#p&XVhmBWiB7bO
z9!k0vdcz^5OKAr5&(NW`4an#+&dE|{=qF%-_ItJAsitX+J(~0P+iURBbDNt?+=*W%
zI^0O<w31Gk8Kv@g!rVNH#8|Ap{LAGAXUI7adG)qTl(f7&z;gD0rw4=IokN5|qaDod
z7kkuM%kX%RZ$|wOo(nNicMbpTRl&8UUiF)%rv`B9yKKz*JtBX!-K)2t#gTxs#H;4s
zT)`cCA_j%QpzwR9<JGqd&RUxOsRp1P_lo<8joJyn#P+5AFK|`)9RKu5Zbb&DkYsPM
z#d%?Y(2fy;kc^joNLo+$K+#YT3|RVSv-h^)&S~vJh+z*i9Sae)XmLt^%IC5A*GX%X
zI|F5}9vwL()I;Fv1T&4b2Kqz@WgZ4nJTf+P?C9ZuhgGgD<0rbSPcbjn=A^%iMydvq
zyiGsig@9<13#IGrvrZz|2F%J%6dw`OaN{Me`yiFhq{MpL`k;<ReL$``hrm=1+}U9%
zs5r<y_F5pW?e3moU99w->5fwrf$Yq6N$@cZ$gklIkaRj?e12l6{~WjoJ<WeM;B);N
zdPpQ7Wccu!$Ssc}uQ3BaR)&vj9t&|m`Ks%8bUiMK2eiGuvxJ>AtX!SzC*=;phECh-
z?F%|DP*<l>&YC@@;1_ya!apHa*D#ZN9Cn#Dog4}Mjxoet$lH^ZV_6f+F8%#Nk`*z(
zx0p^YuXIZ~y=zU>6)KB3`}mYpFXA-P3@no@+f0mPt6zro7bB{91<%V2ikYzag=+TH
z2X8Ds_f*Ct=x{}5_m_T<Au3J?2gd|!&aHU;$G#w(%`aXsTkdn+_r!*+l?<vpy^sm{
z^+cj0{uqCqzq{#eyXTj&+rO=-B^3v~9d1k^1g8k|HUo<}uI0OcOd*x9R3(VC4owj1
zX#%gGubz5yr<3JB?de6hf-x+@EnS47g|Ti|5{jCs!$2)vh06)mfK+Bi>|R0CnO9!G
z1gZ)*G~eliwV{dFTEZP`-LNQFc3E8ChV0H{!1YX^*kl4Qp!?EggJ!ij=tO(_)X2R3
zCkPVP+-!qf9FLt4bGY8K;j2?L_)K59O6aaMGum|R#K|LffgKRym3A-fCmYVa5$6>v
z;8*TG68#@!yL?QT{3MIHG4sN8JyR!Gua1BB<**WRV(kVVfN}z?eL6;K)Eml4wuc%V
zDkE=(!TQDix}zeejprUkt#-G>XGltj0VP+lq=o={=w0ho6tDs&l;w8^VRdlKTY%F9
z!;%mP5{YiFHO8XcXde{SR;yJ7b^CN23C)<R4tVhiGv|K88*mIK{R^c%$`A}huHmG*
zx5ue6{93trzr;0oF70iVJ(^l$wrK1l<a~A4h+gN%>awpJ(1?bFj4JQ;5vm*=P){{`
zD#;rhz|cJOv@K@e@91$>HET&O=mejd&3~>=!6#LVUNy^q+4-jU64Hun&PtZ*j25d6
z+P)w3lOoP(&070*I_@9IE~FSNkk6T6jRUl-j-T3!r+y9=##G+KJ|$?|7^1c3L9pXk
z!Cx~Lwlxg^H6nO)%$7EI(*6;E4^5*ErtI2Bwu?HYUZEHWZXpF<lsf^&$mMp(S|M!V
zH;*2IzdHgH5Pz(2_&F{OjIMM-vr@Ti9bDImNHhMVFG&zp2o9~(F2;^K3*%SDIFGp4
z?p{EA+0e-oga<8dzRmn&_t-kqoaq3>!gxWp?pWI&FECJ~mb|8`gIYfHs;EeU!jPlR
zymWmSy!#fv^If8_`5j-El$oPETpX46irw{r>o?TJ9s%{6y?@L$5l?{^?RB#LG(d>u
zH3P^cBC!v>YB`8Xiu(tLkKm(WxGonpb3(t<@ua%V=1Z6$dSt%#sqK{OfgZ@4?;u1V
zCRw|BH)JtZC|A3CHHv^U8*xJPy4$?ZY?#A&@_d|bY9A&N4>?6t?$d6zHMVB-xINoK
zZDlWjX^zKYXWG|bto1Cbz3L79iNx6;uY!CFSfJp0+s|anU5g*?2*VG0TgO3#=Cx)M
zZz9BF7rsbQ_c*$s(<$DMq8sS!ddLm@-SKpH&5bBSaXK@G|E&~RBubl*%@w^8QB2K}
z8B>zGrp-o!rxs+0*H7jIMaw}sy?+bFO9gh#jfy6FJ3e~^O;_KgVs6P*L2)kg_`ur~
z#yioUCCFkaM31m_A|zMoftlxWFz)MbscQQN;iNik0b3_(mnFXFdC`$={(VL`C1Vem
zw^fv!2-ljuhlVQ|W~~EzSA|cZKEyo2esIkxW54ES0H}njvIapYew}?2#XOEeWU*WZ
zn&5!&Wd(CE<j`eHp7ALQ7+JXtu{40a)j88;03|))aD`6&M(6({5SCX~Zv5ZLxU;!C
z3D9>NN%;g>;R2iR(+Th$FYoNv>s|m55DqFnAj8L5gfgpJHTJoW*S~)Fyd{{(?yv2#
zZ>DS1lYU-!wB$~US;9P!JmY`IK<Kn{HtJVZKllJzYW<cFG)&t@C4h&)WWR}m0d#(?
z7x3W*KfNjUgX}M%YEk{=4_!Xz#&EkQ!Br~Dbx$s9hZ)OWDi&mRfi(K7!RY6F`GO`8
zp7YB)yz#+AHeRq%&`5;Xn9@MI`%!(!D@t;v;vi=!1@!~=C@~T@)#03I9AQMoKVI8w
zZKv3$;`KeF&8*b@UIR4@u#6X7ORFqcPej(_5g5ujziKN&PV7UT{Ve{nGI8xe7?tqP
z#`QQPp4V?j|KPNoh~bwS&aKo{>8m9x27*h7#DR*~eFa|x*%dwz2Rj|(-aSw1zZT<+
zzoo#|P>A`(VD#1-;Jy?D<I`7S9Lt9cQl>n*n{ML3t_dK=Rwi@@XZFk>u949|Zeqd!
zc4U(&9Dbvzke65;Cs%>=CcdH#n0N`QH7|f;C*G^JI*$15(Uj*3g}fT&+lQ=3Y67bh
zg>P;|7kfc^TSX%SRfdunSA$M=EB}GqrCALO8obXe7y@CSUj<r<UDaxoX=7?|i`g6t
zB<_UFI>cNdTF2tVY1MKNsMtbhRa$YMyS&%9PD;4HIJLXeDbgMqkSoZ`K^7xCRdCa4
zePZOK*Wv&8+JV>Cc|sp_0ECJTIDFArFa-u~{PSOYY#V6%BC<HF#hNj9ZN2A)LiS`I
zD10M@Qf-^Xh*QFJYS7ItMu)XnpshmSdQ(<(EZqz86jeU1?>lHpl3PVn736gXk(o7k
z+o&PA3w6`?@4HQ_b(t}lfBbWi=|?o5TQf(4;?v$o<D<pt#qt!3)a8Ma(7ILfX+0@Q
z%QfTUKqo+)CyT76AW!IiEPUu2Qt(%EuQAh)x-k?smqxYnaI*14@vcOKnZ30CBB=0>
z8QQ;97yLxp^YZ(Jo({EirL^v!y@#q(=Bun^`0Hx>P@DZ&Yxe7*$l=S{V??ePo*MD{
z8o7$=*Xap$<5kA7iR-%VJ$MIORNl1^T$1CzxZZV;!w^g~*8^^hosb-F3_JT+@ozK8
ziBZPzXP$TlXqXu#K6~$dLI?a@#R%p=U{IRyZ}jq>@D^BJyW1%M0v_FcepPFZ>)8zJ
zD;IVsS*ZhnWA#X~(uZ6%t^?J&B$Ndv6spwB4)45|meYnRUO#=i9B%^qP40;fy-B8Z
zD|tmpmf=gSMSUUXV4IueblkPQiT6H>c&TMjj>{HpB7^{g5MnK<t}3}GG0YInH$d)g
zY{Wu~_E3TIdSsJ%SFnQRjb9@OEHE4uy5m331bLZ!(^?|6glhiQ90;mYYJ;+g2?clN
z1DUbmaJ+UVY2r;~;u~%3E$B-%3>vn5mMEdEOx*U!cBA1mkaO9U6lZVPhU}eytq+{u
zss6M}y$P9bhcCyNUS$TjRk`(aSt1?V?4jVi$HEjT+^tlQqi#cy&jnAXO#1YQ4w+kh
zG(L#o$ONA!_<$1{ka)EH8wGic*&Z4`%dVks7u_#lul#m{LME_58VGIh;Bbnin+-3z
zrTXJ!>x|_4;6mWj`?vNivSb+*37}t|2@?6R+f+{mWBjU>;a(OUC9)2eiQLW_>QrlT
z=+N31!<j}NDf%Bc0Y?Iq_f&1n9<Tx5=DO$AQcxYvEFT<>eoSax<P*}vQM?nCo8zg?
znjN!s`uGxmUesb$@<`@g19cIrlmF1tw@7FmM9cSoQ(ZY5<Z3s!gPeab%<N61iLTp0
zC}7*Rp(BO50ng9tj93vP#gR473o10&5!zdP*)E+m?k@M@0e^voj@N~l-(r8<)7ONM
zN^^+OA85WYjwaVkU)ak%r0bDre-`F>aOP#z|3RlXlxNb+JEMQ(4Jk0Ujri7leHSoO
zUmLRv77`V&8*_D$ZR=<v4>ve<#pW?$k(Y5$_`}KfwzP>Uw!z2WSwWA0ca^usn@k7=
zJ5sw^d{ziShi*INd<Z}(ZWL@m(PyS60_dH62};}tt2Z>^+3%9U*YfCJ+!~JKh;KXJ
z8DzHi5H*_h?JDhE82?u!l&Y?0Ka;Igj++62D|W;7mP4;*tA5f75S?~qVObl@lfQha
zu7rD=Tc-^SZG_U%=;uMGGYS6&hl(}jPY1wZS`-P>b(-@rkjU5LG^eDxe@NgZrk-|h
zO5B%zg$)n~s0TfaUyOu|fCKhK4`e@fNas*?wh~ue1T2Eh^CbIEJ1M5UuuebAOCi%J
zE*`%q)$JW37Cw%y`Q;N(j6Pl;;dRDf&mEnug?7rSt&UIceEWVjSC?91hzk*){z!3;
z-0)<lg(f;%IKQ&GdHT_G!Q1B*8>jXiRwFBT$epc5bMQl7AFF~c34qNbj#kuO_4B*U
z9H)gDPgqc5BLhrctv5t<`s92a!jP|D;0l0<wQPTId)U-8lR|5bCLtODs8`<JtM8V)
zo$bB(!gk>jhF^SAUeNxfV-xMj0Lr`^LAKEgPcm`Rs4>rr&%bxbR`v+etkNFE919Ex
zOYjSKq>`8OgRE9hX|nlT2~=aZw(k^?@UnUfTxDXXyceV28xI~7I&U1KAwHG9lG^u?
z^%U}+kj#(Hg6HVhvSYhxB*aJ`ZIU>*zoK}a95g-pWi%AO)-P<mCT~bBEWT}*136#_
zKA?L3Jkua7-awOCFyraIIR#PoMP?a8V$66Col<;``W^zgWMhA7_lkT|hC(C(rSMel
zJ~>H*YKUq0M%^%AS*EKaJ78BX=XO}2A8n(iF(2IB@~H+XET{SHxTAIjQ!@RQKML8~
zUr4~+`QxZNN~pyYOl{B6l5XC_2w#O77D<YstGSoD!j|6&nmaw;0<XrD2A_nesjE&A
zi=I3_1sY1odv5#!@KSDFon(D_yh!*2^}M7Rsm^~cGWw<>YOOQe{kC~%aZ}>p+fQnk
zbn|oAFamoTlu7D}yTTl%)xwyh@)kLSMuE$wm^EVe0w{BjmZHBIL0i69(#hy~^%hgD
z8r%ZzWKVyMgp3b*4nK)!=<?x9ZdSxEJyuKpun$gsR38a@p<}BcTmw&Omm<*^VZ7I2
zw-O@vQajFa7V}XPm6>JdXDypGz6sR3&)S#rnaS5QhVjY&^{j_l{rmR2Xzd?uywv?P
zI^T!IEG^)JZsfYm-l?-`jM^uWbW7~a8wqBeN);)^$Z>xZdcqLX{Te{-zs0Ppa?m8q
zqjLSug&K|UHnNzB`bn@k!uPD4y*N6gHgg(G4G8k|;&CkFV4&av{YGp25;k7!nO**y
zD9ej%7#|a_XtXr5V;KM|`5M3DMHR(S6}=_m&$C5SGk#A+RMa~wn8$UIG(4&LcFmIw
zRaVEeEt7jz9;>kmaBH-lSG?P0ql@M$q_S=WF~|<sR$j4;l3(Dn_BZ#?e_IU&y5mDK
z9G!EF>*>>oYA{oQ^n#CDZbJpcCKdA`v9a&GbUoe*%ha(rrm*6EJPsZA^iTM+AR^zz
z<j^n(;e!~wSQQV(nrD4<?Fzkoyv~2^^>ohl7{bDY#@K}_`Uss20%ZZ@)8zR{Nz4Ow
zZ_;Y+WPpuh+MDCHKsTMMYxk7iZaL{syAf}e!+cNv+#Kmz+^^D_o(JcyZuzU0wmJ6S
z(E<}xe9Y4=be!_w@%VUSmp~#_^pLi>wQo(x+`k6gBTbeKP7!6l(^?D4?6KR3M=vra
zvv+!)7o1Y`7kAG^woFcW&NWBtfVDdBy6W>%uz}?pr7Fhv%7kLnFWUTZ3J7RFldALO
z{m4!hmcSpl4Hl}H=iyYS2eD?qnb-5nPxoX$FJTiCL2ORezyqJIlVOIRU*)p+!j@|X
zQaZhB3fs=x>*ZA{UYn%`od}zENvuM`fwnHtVPTThSqnwBXsc}AaEtu6+1d&Aw9?;a
zR6+KZ5gB&=!#DVq^++{c*462sB17aeor2b8$}K-v+sztemjyT{tV4kE(5Nyn{fcb3
zQdC*y_fj3BY^h|pIe1bsx3Eyv&f{6D^Dh_qZZEV&jk3wUtDV8FhTD2=zQzhEq4|zL
zodHZEgCX-Le7x6Ua#c9h_F=jGtq%dui$&}a@KB@H0P@x0vcIpjE9}+1$ub=dedRa=
zbJrMm7N3Kn3s&Ao=uauCh>8Sd6%iAOSXCBuLB6*Ay%AOGQj|aG8Q`AHLJzm7BF!kb
zf3&+4%jh-M1;dI$_xb8gJ2oF8SJcF26gv~jDK94^-zf2DTOQcU2_DmW)9=UyZ+E!A
zc>cRx93F2F$5y+X>OgFw72{pKCOzun<LNHrvSDwXTMBwrpwrq8qJ{ONv(OG67rJ@a
zE|?F=oV|RPgB!!HW4Epg47hn08D0K6Gwnk{6VggEo50pK(v`e@s|t+T^|b(|A08jj
z|2y0R997wjuXjTAJRYRKm(SN&yRKxuki_nMf%;Tqv%+_?hAy7X{64kmeAkG#R(b<E
z7q;e-%o2o-*RLx02vT8$!Pj~D#nC8cY}h;!2<l7$02{D790Z!|?wLuy&=PND@MLgQ
zRD6Puf(VXS9@MjZ&j5_{h>+H!>!IJ9xZIZ@wm~OL^$#=~-2c)8<;OGYu3h-4Mlymv
zZphmKeksYsiUxWO1^oO^)fDC@D!ppoVa2A*&}8~D`Z(5t;}o0}<-lMjc$e2$0@~Hw
z-SbFQ@Ks!=C-=>7NswABNsHN=jb?!ZDkPfKr2))$YcN~ETvGO*i<G=Qm{8uVM1EPQ
zhJH_<a9QY~bg4e)A3Sn8jK(-3UmiHn36UK@<B!G8eRUB(H8tsfMr-+XNKsd-Nz1M?
zYo79Gd_5Pn23)P?gwANXSy~M2_2i2xtD}2ymM;oe*kN4?|Gv855(*k9@BH@Y+Jx_j
z%l&AE+P?MsN$LC~h{_12Ppal8%JQymz8#-lKH+G@&sZ}P1h3%)(grMnnw!1qPIg5V
z>CEf>Ouqe>-afDND<5{zGNaqmZanAXXX8lpy@yeC_L`H|ZK(l2pkWB4;jDMfnI|uU
z;F4;-SyR#5Uwrl>N1I=@6ROK>;}v;>pE|^}u~q~ygExw*J#+z_=%X<Erqq4}w`D||
zbdS>SNv(venC_qs@ss~Q3jg`p*S)(91lNW;Za0GhGf{B;W{=RW17c&Vbr~)d2TRz2
zJK+gR*SqFLU+?q1%#$SvAQa2-Ce=w%b`4a|fZ%UByVtK{Mc@E*!{?mt{uug9{=t2F
z=S+*57vxe{mGeJgAf7Gx)`;~|Xnl7rUAYa=_LqXX^|YW!7zi)uM&@a!1!{PiRB&t2
zK<5YSO7Bz2&_bQ#x<F0CtP@Ch{JOnaD_yAD;GAUQuNy!gKj%SxJWY<S(C*Zp4J!;_
zNIkB7dx@A?Q{cBlkmcxDWpUwCWL$aL#FCNZ3X|JG#qqDNTFr41cAoQi5+=$RR>o!&
zR_UW~gtiZ64SFaTgB*wyblS~pk#oLpqBb{`4}HDS!3Zff<Q6HP7ZkKuv&e}bDTYGZ
z#H|v(IBv4yVBxM;O}IEs$PrTm-T%TaLDqKgXWo`VCm_Vy^rxD<qWE0pjwPz{OCtvd
zqVfe%I~G~MiPi-budOKN+w#g-K?osVeUn*-W`w(=8kjL==+_D&qJ6O@e8=0RMh+MP
zZa7Xn@&`a;cDP3Xqcxy>{YoHz9YQpMVq3vnk&u51&L`uA{%IVF!)kq`6*$;kOZRYJ
ziILO8OlU7a4aGq9$?g@SGWMJtmw%JFYs*w6m}wH`+t|+M{n5u^qtv%HR1oa8AIm|b
z9`5`O7<f-cfd%xB9$SW^3HCqC=34BNTia5;VES4whMlZ3<mQ0m%YrOosyztB^7;iN
zbdrxkw7BzxJB*R;ZtaWbqRvCpYn#JOVt$`~9Or@J&d*DAXxG9yZ?c;(qquZ`cU0~8
z6|D(1{;?$Cxhz_Nn1N+h9E8?5d}_#WrR<LU_s_+SA52qCHlP{?Mh0#l(1*(Ja{>6K
z8t!yHC@I=3O^12|CT>JR8Gngo>whk3bW+!wJ^~HZIz$_B1Ag=^Rz30K*^-~m@AzOG
z`y*%Xg+T1GFb0`h$vrILpPui4h;Oj#=}<yhK@x1XQC(%1fmqc(Q3iw)n8VB-#Jcjq
z#$CbRDAx{z@lzDet$}ISEU7lr`~IbE`vJ*#+Ex7mv8nRt60hO!ZZ&e?*OQ)PLUQNv
z5!`u*J2J;Ia3@0C58hhyJd%)Kc>lY7ZJ@?5uGb4wwLk9D{?7naAFoEvfa>h4%@-LY
zu<#~kadZRBzh4hZg6nMsbMd@?ny7S_s5w7995!m12V5A&#U@@{zbAF=VR4#_h4(Oz
zP1QJmHNaTHf&9==R~P8qwvK0o8XD|{Rv*d-iGtc74@3L_r@kqJB$d}Nj#(V4rps)p
zy*;g|AcSh-A~ZEk?#*!Wga}-*nyBg5wa)nG7Esla1ZyQM$Z$a#Db(xqJoK=Nd{L03
z#=7+uao!J23?^QC>y{E9&_-Oxw}y1QYG?eYw@5@aRx@x#_z{AtQ>t?FDr{0evy4vR
zW+oP7uNvoj{R5bF2VSKh@i6&E%1*c*QOm4_v4>@Ry~!T?BQ3|`&TlHg3Efq&H)2!B
zVFVbn3}<tC9pgUO`8*<*4_OYLuF+@OO$>|Zk%bJDpbz1(+Ffbc6l?Gxh3PbSR&Yv5
zXsi2uWUlWt;STh=fsW6Gh0FMEe-*2;?|=zYlwnlVM(BU2VHO1E{XJLcc9sXY9RA4>
zJoTq*|Nb-*o+Lva$rVE3P6mPgx*^(n!&+2&%u5EO{;&3x4P6%tvr0pwvfO{z!5uC-
z9#=^R8Vx<7fZ74Aym_6+b_dVN34EN!5RAe0Hly%b%ouSsq^MI)urXPB_%e^{@m>cZ
z4#$@3x6OFx;QV|In#KqI=K~?}@w*_ZSkOc$mS*WX^#$sfCG2iAT!*R#HTDH;a0dyT
zm4z`5QOg-V`wpi_b-~EH&Ccii*Aei}++X;zdvXSxx(vA;5QB9Xwh~j-w#$)lzUqg|
zV_o>KVDx2iQTrCdz@g@3R+UgR^Oifyb0?uxibUQsCSg7+k%EXTO_q>)xxZKq#*jo^
zHT??!6Syl6#u6us@_BwWDNm#OMcpW7idjrz($vJBDc2gpJT<aUWe`EYz&Y`}z7+xr
z^UuCjFYNp43vI2i8iuN$u2PfUTMe<C*&WyuCMn?5sBsQCc3w`RF9$*Yc6I7lydAUx
zGx~sAuEp1##<;%Q0zQfSC?606Crv+0@e7`t`%B$0^N;8JS8UZB``LaJ0hG8BANK+;
zUtiaiZk#eUR+2(q?6Bb^cS{kmVCDexH>jxwBRRPVd%PsdfIj)W6k;*7n=U{7dB(g7
z?t6=j@4toQPUa#VkAGm8EnQ2^@}zi!hS;7~3B{0gMbVS{QyUF%$IY_OfK%59s3@2^
zxAKBg(#zB8V8>424Z_TWtYEBoJ*AHxetOb-PN=8}X6xhUav?bU{^xnAwJ@77pOPmi
zn7?K!h@6w6kb&RyWkXeebjvIaDeY}+De|S*_|G?Y{^G;t!h^eA0FeCbCpt2Mzj5!w
za}!<S(^cDOe|?7+Q;9Iv8tm1?gzVw0dI1Gw!E#HpQoqO|JRMY#fb&@LGj#O0#nsH=
z@*)YXVCYoUQ>t^LE_gIXk`mut-7*T2(<L-eF>v=&HesNSV_izjn2kHc-7UffH${E>
zxOS3dxRe8RK#r)EiGX%Fs>+fCK8-hKMg9TxghaaauHDVy9Qrk`gr%&9c8w>@-q`pv
zRXdJf9z44;5)Q~RYS3hZ!P09`_RgclQ{BvSej^+s&k+;05^%zd73l$0I=3HM5&Jds
zA1PjYl>WzIh;Vg`{RRaY|20Gkoo}h6n?YYXpdbGqNADlc^#1?<Klg*78P%%E#xymn
z^C~}f*f6$w=U3SnoqnlSlpil?v+`p~8=>Q@8Ka~%>o7k${XQy=)YM@pKN_!cBFSV)
zD8Gu-=leL{|6OEldpz%t+x>RC-XfOmRe}+WZ~Ler2!$e?iuq^i+bk6VS_EIvt6%2U
z^_dI(s|#h4)wnTmCdh9&Vpx--!L|UMG*d0C#q?GT|G5;TVp<)ecwvd}?);H8st6la
z4c=sphkh3OLm}{!y$0m*R&{kps@-EHz$N+=kzuDf8ptn~Wdo`$YHs|`X#YJf8M*j6
zu*r*`z%&dLo9!ek#GEl!4$bS&+}$`g*n7|J%t%Fte-N@cp4J#vx+g>|$^dE7z7+4{
z8t5q5+k)p#`-BNJzP!0dNF+Hb?M5!vSN}MUXr%i91kdd%I=%HhsKEHOsKs!fnuAo{
zGThx5J}o=-J&g<dJHAg9+m|t=J$-K7rw8{dA?~}Nn|MVD6hWbT-^STJmf()|f$+^J
z3#B~XOwqiIF=DmJCSV^?KGjM?$cld)f4nGBd3~pRe0uo_`JodmXyfF-Qt9+Z%D|p8
z9RqIC)n|G4Y5#d?Q=OUg_D`nS2M?*-|2o?BnKe&k)L$w>A%Rg?MM2hjN8O^+)F}He
zY@n!D{&$&~mx%joV&Ygv>XqREGZF%Pnyy}k4Z{Er?WG2-`OOX@xNILF+`Hi?Qm{>S
z*g~ImfJ9zYjF7xpq%cE%tKXn1Yw+7;Vp2zbd6&{0uK4jH1|E`}2y69L^jHMec}ZSf
zr7eV?b_tt?O~kgCy{=thi0K3+#mjbWC}6t<m958oM1PqK1@D^k4m_qpDP0n8|0`%E
zSQ_}$#iVYL(xQn(_pgrU6@YGlV<LZiQCNW=_^`F@rLnK~>BX1!3JZer_Pd1^&F9b(
zQY+WLP0C(-c2ZvqIT8uqM|YZ75B|x$)yA_PsH-qppV~i9!-`Y(Tb!qP50&-zWn%;#
zam-5o<D!-ioH#<x|JfUW!CG5Q{$pvATMERR=nU}+zphI36qV}FW!gfxNv7q#2RvhM
zIPZcZPtJjBwk`qSnEi|ow5R3>YnC@UNsYRgq;zgf@JSfxkv@Gl`?$a*be?0R78Ind
zF^U<S2KOVpe{f!>JP`rr+pOQXy%kxB5KgcyC&tD@u0>5H{yk^^1c3fCSdcZ1Fe)LQ
zT-W8dmnhViK(2nJX~%qe^!DO0V0RkO{NL8Y(BVu>4Ez!L458PqM<bMyaic+Qjcuy=
z*)n=)7XC-g-&EeotV9N@a$^414f)dJ25MARBNFTpobY_F<Ks*?<rULrreb{A(y5Z;
zQ4s2x)s3|7KQpJn(+y_p^a?iGlicKBztKWPc~=xsO_r5@7qQOUf(mUINW;D=t0MJa
zYOWxTy2u4e#0wQxW{&E{59_nMO3CW?Rw5``(ZE+n+2!0_Kj`iZqvL#y*J%(8pWPhu
zbg9aGVk<;047Ur^u~aqjhY}mo3Me0*G5eYL{9KRw17yX3B!8ZbU(`nCJw8|NvHsdA
ze^HX21L)5xO5ld6>QI#xRUETLwbOUpYK$GidJKv+D>t?M4L7Cej<wfjAI!|#!((D^
z2;{Gw`rG<0Ih+Cp-e;>u1|d@x^@jEB!72I<Ds123Y0R$W`7@eir1RT`52uUVRI1FX
zg%FF|{k6msEh9x@$>ESX3s;|rl6}wrfY<LzZmcd|bAFzQ2kbh3;Kvx>zR_>jO3Lbq
z$?32i&3j||I;>XsG(}YJhsL*DHED#Z=WD?_k?D6vP%}Xm#|HG*j%8*WG?X13gV2{w
z+FUuzW3V86hORcp9%4MbPwwhDSw*+~4fC4v$K4BSB@1B}sz@29>zSB{jV_%>><UMA
zg#6QC$$Fdt9V`CK9)R(L^|c?Ia6d|2?5|V*lAD44RC@VtYu{&PoooS{*4b8TbSy#A
zOxB9YQx!5(^M0Q~sTL1C$kVu7iv0*<2$;G*k4Dxi?S2$K{&8Kls2?t1A+6@Bm+*K~
zY3LB>Fb@<r+>Zbaqfz&9_Sb26_ZO4>+<KFUXreL%VQWF_0Cn8&Uq3z%<d#G$HdOJj
z-w8ngm^db74HGu{J%+}2?Y9c!gj~;fpy-wro~b4iqp{FGc*}o2)Lh)3<1Nh$2o)$U
z57Z37Y;*|eawgPF8~u<<l{EORng?nO>V`{~{%CM-<HBmlT5R>q{kv!PEoks4Lf!7{
zFHbUHFYU^*@fE94)^(0BU4y;DAg1Aa?7kE{ej%x1{E!Z$s$*c-b%|Ew8<ZRL89Vi?
z#_8=P6rR7;Z-;hF@kUi6Rv?Zcr*$tf#7f~^|C@W_vT4nXCfj|i4h*o5EGp#b<Lfuk
zEPG}v&;_Yb<Xv05Kv$`O=sCVFeR=FceZAj~Jbgw0@I_Y&PmBWfT8%n<$GmThgUlb(
zt-G=|n}tA>$OCj_d@>gL#CDg{eJ{I6UU%oBFY{}CUu4q}x5r8#tOqO5;gCz-6Dmk7
zWKc9<R6Zoey8jRFernWJhXmQ8jsB$4>t4R@oP-&umWIq!Y@v)UGDKYwU%Xd`%<DFz
zfWQ!lssJw8J7zf3eC0;IXignat8I>fUf;jLsjWB<*_9u<{NUIi+%s%<WBQW@XdSB)
z^{O!aXChJMlFRMSmkx>7U`*2x{c{?Ot#a^qC0{s|7l-NR13Ls_ix~U>cSH1*%9B_4
z%%*i+se?)7@C=%xkw9q@lfimU5kn9#_XD$g_R!vUL-Owv!d!P)*AIF{ar4IlFz%j@
zi1s$-$_Zsq&mm_w)prvowgFg*&m(TQu?!j)2`U%!F9Tx7aMW-Kq{HDV&VgR@F0ObH
z51yj0QwUiOo#_o#y}dpaWltsY3Nbz>vk$!5fEL<<9wQzqN%RMo<d6r7mQi4kgthx!
z3s0;>ytz&<CC;rY#?VkBHa`jlGE<Z&Zdi0G82z_6aBfJB(dsq?xO^X=)YsYdm@>|S
z3b`jxG=iGYG6$&U(36{S*lh11@v3)yy%v}OP=|_fA51P^Pgf(?1{e?nN|(m=pT*b}
zIOLQQG&tSv^^S(fl~(ns09e@qJDg|<d5QThdBQ-6LQB15bu&IRqXFXtUd?>05<PfC
zUSPJ+<+aQSmXsmvol#4d_8hrDR*#i{%!t2{X?`oZz%OR$pfak2%h`d1ZU0YAK@2SD
zytg11j{gLHe);p%NkxDc=q(UpwB7E6@@UX7UvCrQyL#X2zkqh<`=7HkV>hGPLec8o
zbLn>Dx)MDIUo$NsBlIb@5w8lkf?wX)zVVY4T)h0sEJ<Veh;P~Cl@j*hR4h`t*bi96
zrZl{MnRd4Ei`sb<I8Xr=2I9$G6FC}ZILz3)T9JekbZT5$(5q_a)TT<wl>Vw6hNh#|
zhBYT{MGw2v47rd?iw<OgM7asGy6tv_?+(`RPE5qW{Kk7*)PLrI-WY7ARP}qNM5-)-
zB27OCgKcl|`&D;+@z!bKQIf{yKsC|^bu-BC7jhgd@4%iV)3Wcv5<~)01xy9dKSYe@
z=fI5MfO<BEwdKy#Dij0QQtGYNo+Uo78CC)K09|)8DERFzSpy&{3-+5M7c7o+WPbGz
zN<Ekt-&ILS!D^Sf7bJ3oC5dY$ki)97QC0$Nf=;_qjOM2js;p-tWTNG)%}ptTpTCA}
zDI(hWYMi2p-@rvg5aEKt*>}j-b?J~Ly!aa)CqeE#*{2x9_;37{pRW^c%VL<Co^I9H
z5Ep9+!A`A?p!FpV;ufzr#W1|OKg)$LA8Gt-8V3)l@R8!gw6tWksk)`H!>uG05!;zA
z5(Xbh5DVB(N~>oo5aAU2{d~$W+PX|mDM#Xl7XVg*OcD??mEa!J;uC+*TwA$<1_PnW
zie)+ky?x_IU*6kxh>kt_I<NDE@;7lHvB2kI1*+fF95*%|wEJQp!3CIKUjvNMXX&@F
zD=qU%=^VW5-0RCba^RO9h__+fx<ny}#=*g;1w(_E+K3PTZ|%epZ&^mUZLWBydU8OF
zT>Eu>nGJ0s#w`4BONVgtL)U*=n<1)>ln9V#kO*pf#$k&~c3YoEC9_RWor=xa(SP#h
zg=2}7ZHu*ZT|_<;LO3?FQEMB59X5ONAm7!33-A6W;oe(1AtSwO$8w=?SR{EyGoR#q
zWV}nX5Waa|r*t{j3-KQM0Iu4{S>ea$>kW6ePCFm@rFmLA_eCAB6nAeZn4tt8i$8i6
zN_c)oj3lqkYe&Xg7LR$bQ-9@2#;&RkH$|WR5<V4LL0WR2Tt_v#cqt{ab};S4LMS}z
zY>}@AH^w5uWFpm=djumS4o+b)0JNBOXv=A<^i(Q-;$VUBB_YdWM9VmpWlsyawiEb3
z9r^v4uaspm=-sSlep=X))YKL_Y3fR=nR=G26otU)xP8Ot87>R@TBc9Du^QV{nEm<|
z;ZZhaOTrUpQnJXDu83impFSS4{0JXvH0H)8)*7G_|5oE3-_korXo7a_%XBm(cz$X3
zyV%k?shz1B;eJJkJ$cVp{x3gyrPsdz;XiC=L#2k??YD^NskFIDlZZ@h!kKWXbLyaI
zr1)&nr$Lqfu^$c8w!RkBBOD=)g=-d0pRhX<V!gsrk`L@wIDOQI^svSD_4T(V%!U_w
zB$5MHCST>}pir^zw?afmxF4JG7k3q3ciSg3w}{o*-t14!f`9S;;@eT2{pZO#OWpiv
z=;UD&$vo$#kz0!(=<aShZ)N}Z$yB*3t$ZWvr=Xd}arU7n?{Kq*yS`@X^~$5zPp(*=
zsa?bSTM@r5nf#F0(1iQRInX{k&Tl*6s$W+M*z8=h9qD-6jnaSx#T|wGX<z=UqUFRW
zUJ|kA8t$YnzpHz<tEq)@hT!V7<ZRpKA~MlVs6Ufu8_-H`iF{SQA-j=2#~7_dRIo-n
zsoF#8fxchqbR1oCVqaT-_2?+qqwT5mTl8Y=_4*k6QYAPyB&O+G`d*rfGc9)9Q@pVU
zy)-o{^BJnUYhvQ-EXd8WPFU0_iVeQue!tCXT?G+q`ztd2uI)PZPT4$x0$Vo+Ee=X~
zQDIoQLHYlnO^=mV`J%${c6aKl*DxXv<d>U#P67qgUn;e8e(e{#8~5qSXlD@oHj0i?
zFN8tiB)Pj$8hW4Mj1hgQB)oCzQ@kv3?w_@MgU}GI{d^Ag*>qm1XjW%VA@WY1iu1z>
zv*$T9s=m!l%;;=zhOE5A5q24JrSp2X+45id1IO~EA@;IF2F*wn{}(*{*1PrT^YV32
zUP8~+x}WyO&?W<XCYC@z2bqLKs*9uS*2fa*f_{13t!pm5ks5F7^r?5ZGnwc<g>+*e
zkZo!c)o26tQ{8?DRZCq-JW85Uo2I64ccG(8m||-|hZpxYej>CpDBR8nf;KU*-?B~^
z@6*+4B5$Z%7b@w#i_XO^m#69Bs}RRfd2#O2NU}{e)Y8HbeGY~)B`@bgTyS`+OO<5m
z<0V!P;<#3R9gOM#Je)TAZ)MF*=(|(!6C7!(dN1&&+$6-nT`fva>$CqO4*J|zqCm)L
zGp0GH-;LxMwb|~=w`&pK*Sr6xS2#Nw1}1r8n%<=IQ^7z(H4O8mIY?3x;qC`%S5THn
z<*cTkS>A`l)_>SH<gqFJM!BuV!6eaa=$x3B=(hMC=DK<6!Cb|8o~v*)H$pIF1XW<c
z@yjniu>(_B$CfDRFen`se->L2Kv+ts&^>CP)gOH)%wx}pxr69P`ee`@C;X?ll@|rm
z8{Ig|uGqU89>&1K)(js-X1*xi&FnCnDQn;C_Qp4e`QDX7p9B?(d7S18?-oim&MS^|
zq!8MD-@WSp0W#?0Wa=52`ZIf-+f;_tJqo5fQ@#~ia-VNdJyz~;X|bue7KaH#ibe|0
zj5UsLM?U6LG+37=Ckq`xT)y7wsmkRg(B^jaBnlOi9JAgbahY$LX<^llC%*b(OIou>
z@@O!L-Z{!XF^C_ukTyU0ddIU1ex`M-$@_{9ooGra6Kv0H_Z=Z;xCNM=Au5%|y0S=k
zYCCP^v7pV*_NvvU<0ntp5L^NfrS*B$l@pIYIobXt_oJX=b~BCGvgDILuoD~-eYD*v
zL68YJt-My!JD(bW?=8!Em*-Phw^c_j)r+lfzXtK^&<Dp8_I7bmT!GR;@XF=QDAV*K
zzT|)l8^sE6xAtw8!U3bB39`+(U4fcEYkIjxP<kVF_0Nvcd6gn4q@S05T>V*T)hs7J
z)goS9I6_yOyy-A&chGucE|2c;522SIMkvAm9kFpt`bFcwHg8%p_=vQoD4#YaVOqXY
zF6jB5az?e5LYBo|licq89s^leu}`n&mPu5F**~GD6@JZ7^c6KMd@4CoUxJ8M<iA|8
zPR~IHd!R9HxzI2B=@Xt@#7oP~6QeKWaK@4lxcte(Q!)MER|Jj%XFl*o!>-}Pp5L9w
zJ;Je|-C|&7t%^_%hrnt-OEOhX^bX))i-2XAYdR6Kv|I=Qr(s`fm0#Mum-bl2c{sJK
z5nI=id(&$qIr~k(De>l2Mz}L#nhJGkm4aNs!7d4lqN0}{3F)`ei*55|E`d`;M(ohe
zuQ>+4oqW<~HS$1(OOP#t3Ag|mHHWQmy0=Wr4#uw<l=7bC##yAQ;V<sxO0iE3)Wh?#
zNFUs*?%b2Gv$o0m=m!@N0IM4f+RfRs1vFXO%1|Om=n4~49`HsA)kyr|>YJ-UjqVFD
z5F<uN*taz|grR4{hodsNA9vsrgCRE_S->z^KmP9A2KB+r{7%lESWe;07;~AWSg9P6
z$CHsqemBq9wk()d<!vVpf#1=oE>in9q7aL*ZFQsCa!My^ofvzR1PMQ+>BkW^#6uUQ
zH|XtNM|SpkcfqaVqZ@3Xe5q6z<cYWY&Jl%3ekI|-#bd%idMOF4#niTb1oa<Qn@`2M
zL%<0O?J}Y=d%5R_g)e8y5>hL&9!JM4bi>-T`LzZtkffX)(z^Y+w&6pdD91=-mqX)|
z?*q!nfsE97)@VU&xd~}LE$qHZxg2~vrBTu(Mmta~=|{d(JYbE(v+DSclz$~nOy^Ub
zW68eW_q6wvx_J-~-OkOZ{fUhQT2VHdj<<s<Nn)Kh`b5>P!EBP9_D9VWi#TW>2dz7~
z0^vPdxgmRgXJv${=42+FcrO+8NJGLW3KTlRs93Df5>h+w(tB>tvmqUI1iHQBz36*v
z-<_m!1HJ@0B*(&}stV<`%A4Ri^P(jEP||R<;Z<p)mJabw#lSq4SpZvv<6Py2lXXOa
zj`03O^AFmOnyu$5aWi1<=bL_vZtytGuB#X)*RKHPs+Rh_#1lZejmGs`z1>zs!a?_0
zTaGS68*w9YW!+-~9^6c#4*y~X(GBqYVrhXtq9g=fF|nj{Pb?01$ds;CLoOtOOK<lR
zc%l`nEBuhRzdZ0znkeLKawG%jAD3Xz*7>}!?a4R@G1|$Ev7t4N^(;J>CYq7)0NE`j
zIP7TjzUP@#QL$yEQ2X9944sPm3HCwP{Ypa_adNn$HlXIa9JIrUZz!|aD;;kNA<vnr
z-#o3aUi$Te4oKRMPxg9G-&e(oXMWj;g6(xw_8hzD7@48|WHwV7U9lH|SJhrAvvG*H
z5c%@k@8aeBeOFy^c|+b3HgvwlHq>9lf({fBlI_Y%HiNG5KnoX8Qo7Xp+3gRhD18QY
z_`KG)tyt{-X}tJ**1BB@ZDQD92qOQ<QaRi%z2>{l(Zqm1k`?H_QUR%6S3e9h`Neyg
z2y-nh#KF-bWJ6+_f-U`|m7+t!j3!?}D~2=8F~cWf*w}z@3`YVdf_cT7^R-W-6W)TD
zo=wN@U)idQ)ud+y)wow?TD3)+JH~WSw0d9tf!hW;b^;E7<*pFUs4vbj31LVUN6Uw{
zqlfKkK8l$LswA7A3SbM~(&2Q|l2taZzj9NHn_+Vc-M=E2%F?=^RGbzEkY8zHmw|k2
z^x8TDX#O-z-4JylmdMgW^ZQ<$cd3c?bxWFX!gcIKQHQh}U1p7-zhQr6?fX-)IYoB;
zc1}AjdYcWSB}>FfF3l6^HPFzNLZl-IIn;MR#+zF>Ex&|>3%f99!uHzM58}UdA-1{J
zc~5yISN>i)^dz|ji@^^kV4ZO$95U#w6?^|dcwJrFXwqzk1E#Cp82oy>V$utR$*xE~
z$W&DIyD2>?eDllEEN^i@3pJP3R$%tQE6mn7Sin(ZVdRTBbS=TGoJJO3vm%BGB?Yw6
zu^?x@Yj5W}riE$$$H<qoFB+nIcWJQ_l=^Nt`RK=Ae8>EHn~$KstAlCdDC}Ob=Efi@
zbTk)d*K5e1479Zlpc$*c9q;u29(r*Vd4Ktt8`oUAPg?uy!fcuCp9L%c#X+rX4nJ2u
zt(z_rH1EWbClOnG7SGilY@*(3IoJ)J8-L2nXBjaxfGg7FZkIylm3I5m6TrzDkNK^2
zroy-F!;a+Ws&;StOUR*|NH9sdFwJsz`#XwqT?&{TzC{~W^a~olj0OoLts6!IqIRvV
z1G^y4U%dE%D4)Wi+Tl}{#QEaEL_jxLwvE4v{GzZnfv&4kQ^3tR?T8dD25(8}lNQj!
zg||K>;ufH`e;0Kpnv=l+Y9v*LeeHVf6Bm|!u=aB>Pbf2ACpr7T==gbzxgO&t1Doi#
zGJin6d~AjD$(Ap9kYM8&*?=raWOhb$`vtx?|59n<z4+vXc<F8B$OQx)1?DbmE1|0A
zOuk(3H4K(y2QUg7R(5!W-X~{pUI3?xApqIZ+G==H64SEw_RANSUlu$%N4<^H&YyY@
zGr|%v>4lOUR%Zew>yB>_R??!g`yK<^CFZ*Yqm(Cxl+TtVq8P1el_%UQ5<KZ1e<{N`
zsti(#hyrtmV3@>aSU477ijyRmqx6dZB3_cQQz_7D(?nMmh~3&9Z0=uB4HfD-Qpr`-
z=Eh@)m)J~_oB};r$}@*b;4-C<3qN%yHZ8LW+Ux*b2F62mm65<;#BtTCx`Y}%-TO0;
z!KXxnL&f2<2-MUc7Fhf;)=XtW2h008uWo1CL3#4h*-G5)4mu+*=vJ@AsbK%7p}aNb
z=LZMBaU<;-T-t-%3P2g1)Rl&ym%E~)zy4Vow67c;H7MjXzHV8p4nU2-YSpIRsf0k%
z-F4bk75*<u&*=~n*1k%@R&djnZL{xC@bJ~~Moj?S*Mt2agnwO!g<fAvnVe+X{^bTy
zSoT>oYb%sp4`gz<m7K>4*oJo@k8&(W1Nx_!t!mTe4p?g^RrZXty;MUJTOqp(RsD(q
zvCV};=@C{Up|$^O(`?*?U~#m{Uj*TJ-{1UbaQMmDLd+O_dn<(~;>vNL2+A+uwN&sb
zOILB~J7sf~{iXw=eOj>R2a*}Sn@uy?2XR5;8Qa3u18ghSf&{>$<cvVgyFl$wW-Z37
z2}0fEZYAFXS#glNh#BkQ$!4G`Q+BZT8DCMElP6+2Bm^@LJXsleVdKI7bXFStTv};_
zDy_Gw2O4^CFuhh2Za`&*9{y7<@Z*q@I8$nK_X0sl!VBaSXuIB}<k|J>F%am53xP{I
zr__|zk>Y)l4$!+{zV{ddh$l(+_s}OygFT+bEAqFEth50pCV(k42JEd4iE)KB?%8at
zHM|mA-+!7>SD9^t=Tcfm8!Mwx_|?!co7T~7wV;_GX3Ka`P*EqqFC?p;<Y_kHMwIpb
zqF>BhKsH7CRv@zyMMyHd!fq*}CzC5C4jcnhYUHgJX!)B;YHn}qVDyU$q?HDTDxkf0
zf;$J$G#_9;JM_&~xOWQ1nU=_nEUfs3m1g7rj*RQ7HQ_d+jcP>V1PxnGnbW+25nRTD
zu*Xr<zfHow**yw6f{lJ>oDZ9m3T8o0&-fo5@cm}ajt4yd(n1{)BU;<tY;c{X;^jxI
zx*OIT=`9Ofp{#N==xQ<?7%UIv%ND!69|m;d#<;F>9fI0*U8!h-)>Po4l%gZb=SDf-
zg*6btvk1!vQr(86b%i7$+XhAb?ZNPUpMf52Ts6t|7KMq^l5_X}_9eB+`TW+_{Wan+
zu~3y>cyvj=GFpQW-umeQrih5c-w3QgxEpN-Pc%7&DOzo2DmQ)vi-A*ge3wHlndJCQ
zZ-Q$COX?MC%6NR2SH-JPj>3Urj8{P8Tj91EXHfU_WJL?kZszc>vkWKL2l1!WHQ7rC
zC0(CqDo#GJO|KaV>q38Knyp~7VH&e6EMD0i1Xytu%59YQf-xq<)V%}Qam_1d2n(gF
zGJ8TiGR(A1koWIb#~tyrvrR5tpTgGn3`rArQqfhzpGTQyP-y0tykmP(rLfiyUR^6B
zn|ch@<tDw;tqhdLnQ$NR&W6CbZgKO?aERNirr(&PH+3>9mkD}+57HSPKqHYsnPGS|
zaf*JW56E^MP9`kl{WvK38(oX<4zf;6CEXgGElVZdHThJ@A3hBTEsV|M-aMIq!x}hV
z%&De=kfovY-DV}ewAii?8q)lk**GK@1BO%gU0O>Sy>U_(Cv|RJ0-CJUC<yuqW|%F9
zvRX+BeMyupvpLl;kg<)1_8a)o1I=1J{q)QW1PVz+v47Yk%K~-aLZ9?o2!`H@nh$}m
z9KaZABJ;;Nn^!V^eOX79<Xi;92*~A>)AAoCcmdZBGTtla=^N_*kTf*YuF%ES&-KX-
z%7KJbdZ%|7EbDS&@1ecdJv}xu2Vq|ts_lZ??{fB^nXASfbqG@frwpO~ToWsO;PIsb
zgd0J<a6&!4S@;ys2St=S53#g%4{QEjx^YR=N*`lgMP`;$+N_SbK4eAUh62HMf-?-7
z3Y-M-)~XclQhx+tbYJm}9ZAw@P@GsAL%w;igx}U|&fN=wZ6t-&x}EQqG?E+EJk!ZQ
z^1Y{vMuwvAQT7mB@#3^n&}t~#xpDBkjgB_XCa#ZU++hx7C=dH_G}g_8-&R5kA@B{u
zQJ;IG@4ww_e8#dNMk{_`>-}6$`;Ki}_Gdt`{l<wJ*e=(+2Pq6%Int!XacQr9#g1>U
zfzH_&Qq_v+epQ@fie3WCoF6HPGD*g#`_!zMPa?OyPI(`TOr<w7(jNji9o=TX)s;z3
z8wGibHiOmE=_sGFyA<gyJg*CW;TPgWUugn`jYYfrF{;)F*lNq2DrudBD%d$9VJA8*
zm!B}u!1mG?{iIF)c#2Wo7%(XFuMB0vt#|rTd={-^6<+9*WqJDx%U5>L?0&y+PJP<|
zuIc61-rlLTD|=B$XHDPt0V`d<X1=K&!+2OYy!L{FpJ(I(SoOTy6^%SmjWyf|vJ;1&
zgym<>mX&Tt8-Yb9>HcQ_FZH<|w~;3%|H?0nWH3fs+~5A%sTX6fR)7GrsbuP2U@O5n
zc2)Al?0D%3?Bi|6hL4Xit>TlKg+Y56&Q>?#9Ev)GV_+p_#bo^XO7dH_unQ{drj{iW
z^T+cS&v~@}L*zN5_8>9~T-lyrvvE#~FV$FRqwvunC6UV-?H*(DYFo&p`=E+PWy)ra
z4#<rpG}HcqAsCT&F<YAg;F}@uHlM3&9Lr^HH2dJ^e{dkfm^di&Gpn?50~!}^=#tD$
zc516L8ZY+;8;P|!2m~RvD!@^iMPO0S2-`k+u4ZoBrFal!l`!*s8Y4PVSnzjb{;axy
z`JEF4C1H}zBSj0`%#6Th%5U{j^rq?ZfhB0^4=gk&)C~&*@YUa*mZsN4z9ZwPIvZ%5
z3Jo^hH`VP)Mqch;8rb=|#XigVT>G1KVms7L-1nG)a)3N@930N@7lkB=_ujmzfhY*1
zvGO|AgXY_I!Qp~*c&_5F%XQ-b&k$LFI^7}9d#0z%&qL`{=lO^6Auhc}MNKyoeAi_l
z8{UY>-MZw15LA{vf!%(UarN|BOzOIVEuC$tvxo)@S31#f9r*fmPg^Rcn2wUbj4}e{
z%AF_DpCRwXGDbs8v!5aN$ar~%Tb}3`6eXiT)3VDHNf_f!+K7Cr&Spd|rbS9akP?4Z
zZ~F0bnc8^!xS06JuflmfrPWdHe?SDuA=fh0y;y$TpwW9ZkL;aDxv7k%VWGJY&vct|
z1|9o2z~ryYetiZg#Sq)ISTVfx$2a@MdL%ifQ@j3FF3(>ag+8%p_!5uP$!jilfSk_-
zzT-60s$<m+&e*p6BD)9OeyEd1{bd<59vGi7-)S29H!b`W<r-b<Si(~BFfp*e5a&e8
zHTPhH3*CD+G!E;fMKd5f^H02;B@K^W`r=Y6J~y-;hnOyR@!_RM94&+FIQx4mGn>t9
zuGHa>qUr6XE)Y-I9SB85-VBNuUJhae*8|!D-kp9dw^+iH`#+@6KBBHWA?;R?US+5g
zO-&$+z_<wBlv~M;Ej`X7DlDvXjd(R1WpR4-{s*#|@?n8)g^khf5eO<gd6^Mw%>y8W
z0#Bu3UN1WX)+~QP7!xWQom6%k1<h96k530+$f(XR;KHd~FAH?EkK=W44u}Mg<)8#v
z4Qs*a_AvQ01i8W6V1rw{>QYbVT0$G0`6-K{5Du-~ss+HatIpj**`HOTj?T7L-188!
zBPU|(=0JHxSHE4_9G0h$4tLQGD*u(Xp1ES2z$rM!vh4s??F;Whvq!`>Vz)->N3=vn
zaSfOUUlB16l(=I{<4?tkCwM7#J>wS{r#)R-$Tn2ylCTAV)d-|3noy;GiNba#dUhf1
zT^R-swa6<P93f!jLTqOw6TPG$V06pzA&m|{*d6{Uy~d>3iB#ZB`9N#c&|6G1Ty#Lw
zqWt*jL<a?Tu7A@I<=K<F4)K`OcF05d|3{pc`I-1idcYW@5A(eYd4TJBOfw5{mo7hn
zw|^H<HbT-sZb(&4mzlSCJ(o#_UuyYa0#Q+OO$d^`fn)b~_g`opfNh)wrB^<MXC8gx
zMdvDx3BGnW<Q$8G&QAQ;7_$?Aki)(<y9I=)KuLfe&rj{x>X8<WGd^mdck_p&*0p%0
zz6WAI!6DWa_S1|Ov1jl~eA@D03v-4}=vU_WEtE)TIK9WDnL}y!zqMTA=P7qR6;r=-
zQ^^vZG^!_q3GBZ?f7F~_DGbci8ejZ&>vr<9_i(wWi}Q><P_!d?6WvH1pDai;@yhzO
zd9z~M`SAgD;HL*a)|Cfdkj{>8ef;FUbY`8hy$C=^KIoE|KWc{gLa`s^Z0w1CC`?W{
zm+h_W{&JXoN>H+u0S>{j5V$!OEqmBA)H|$tq@h(Iym=z7o9xmSU=EHeNX2*m2Jg48
z`cmGX=+b>-EB=IU8m*ZE63!=KY`X{1_h00PM@?C}A$b;%{1bg_GT?wJLoS`p%>4x#
z#*|fKA;T95{?G;fk4@Wq(lYXEmv58*Ln9`uk**tQ29)m}!Qp1}`Lm1Fpu;T%F<W`H
z;(7m%8fcg})9CZPYHcz^YbQdAK5Tv3kl4-)fl#-UqwJF(iH<$3Nfau1A;9_E1?reP
zw%NIfQB=|it)amKs{V*VjIyPh_VYaf+(cq|m!%6z_XEq!CO@c!@mYVlcF>9F(Eynj
zU`(y5$2X7ngL3N`HJ~*EKN#T1gM4xt9>3<tx=UFJw&GYeAC$fDDXU)E#D_rTE0O3m
z3wlM}t;)OuL5Io?*TFoyB!!pj8VT>=2Y!OxM-YUY$8C#20(MV~FvH9MEFp`}gi`b;
zR2-D{d%V%HRAlDxXU(Pt(kd?Ic@tfk5lCRfKumm;k*pYJA4b`b_4zipw%u^+u=I<H
zSJVuq*T6{Yo{O#U+>N4w)1HS~{vjmlK2@3?EP(mu?12<*A@p}SytJ^O;mc*<2nw_T
z>HPowT8$vo_Pfu)i_gCBRm7j-IL>G*n;uV}H{QIv2F_yS2m?oe#q|8-zY^5}p<N<7
zF5<ghIV_Nb{(&!ja4Kb3Kd6FQN2N0hU2tWQMU<^jk-M+{X|&9fTLqce(1wQ;!~*N#
zg>LIkr)=9PK^LZH=*+!jYsk20Lf>_!Kb0X+QK~epj$(hBI#SM4lwKn2yz3~CPWZZ|
z&1uXyUNR2rJw?AF&xTIYOO_&q%G*Yz)7aN8c_gtQ(3r^?NU`t>7?Lllrvx&vy-aX6
zcf=nj2soSDo)#oWMT3{RU3y2MMcj2NJQfi>nHUQT$XEp#vG29-wX%85zA{JER=Tr4
z%6<=TovD@m1(ASMw#=vIfst(gHXzlO@5VIs^PJHftJmrC{T`?4Zlra+o?9xJY=<18
z=Mx1WUTi~1Tq(~AE5M{l^wPYaGSUw+p@aw1uQEg#>4!g3%x#lBpijQdO6RKq-l7sH
zOR}l^J~AvbDx1}vS-OY5^TVk?e0P!f<c)waaOD=?50%>K8eqL{Nljh}gCc`BqS-0_
z^uP6D0iXO)S6a2BtY*lrA@*q&S?Uqim%EijC!y}8s7>=TrH0Q#+54nSLRyJ^M)EED
zwjx$z>pX`&16{j*%Q}S->%LfJD{Ged+xoo)2wC*I3paqYL#TyG=6q_3w?`+Wor(=w
zY4lDikI07Ru-9BP+lDc|7S3%zYfkj+&Y?e+p-B3|EM9uN?Dc5xMyk{NU(t8ze$VB!
zkF3!E@3NkIBJL-M%LXlymQg6=R3L~mZjL8LO>0ey!tsNpdo}}nrl$;W1~%tjJ!QrA
z1bwsR!@LtHo641uUvlME`U^3NwPIASkcoy(KUOB&e2-23(;au>%TUqIbLC1|tgDp?
z+w+Jd)47$fLKK2qiL~at3kpGJn9sETTxb%3mb?Vx!Q;G35WpqSJ~9_R2lujr#GDFI
zw?*BdS_2j4hUf)>G(PRn>DB)wlsPUhInv!TJ=!T^ZnyGLhjw9TRT4w@SkMDGBKl<s
zq)2cTs9a-F!M#m>H~<r#EkFA9VOW#1-A-=+Yq8n33`UzNe=1Nh8b;CQ>TyUe%zZq5
zx$<~BCE~V@V+>w~XvAsWsMxR$Cs=>cAfVJfwjDuKhURiyg!R78bCu_JG<LQD?Es6#
zk&~}Oik_vT+Z?!7?Z7gWGhyBYL45!Fd;Xh1W(YtB9#jn+$HV!pxF5#>Ptbch;2&d#
zIrWU#ts8r_NtO)U;Z`)cp=9S<e+ETol4KmIfYp2xt%kN5P$P@6x{BR7<f`&`!&-5<
zSH1kS#zCfIe3qHeWIr0tISeX=!TlcAektlLts$PJ%~{9{8ob1L=YKc4FmZI7#Zl>g
zH?gnFcBdydNw1Vo-c1J8BG$XcLb<NKuO<QLN<1ChHyth2OEagB6Gov2(eGwP6md#p
zuJ3OMDi)UN{iOo&Ftjf>!POMwt667;Pf~C6Cu1RNFL@8ouA<OLBcerI8L($P(m2Hz
z(5WZ?!G}p8el0jzT$TL4Mf%7jh~!gvEs<?P)Ebe3S7J*I+uWd`xzJI#3YB519hPd}
zA+|4|ttm0>U#zUOsSd}VC~vmfA1iLs(OcT-=?MWe>=23tF1A;Ms$jU~<!?hJ%L@Xv
zm3dr$&Ch=sfH|vnh0dm(yxEN%A<-J_Y96X;AgxPp-gS=~rm59Auf1xka)+n*pfxUK
zJ}(HvHY0u3^aehS#txZ*&F>l=s;;c^lQ`IWP+Ee`NU`y$fu5acw+OV~Xc8#r(A(GC
z9t9?*DTy*Hfb4iTK&YkZG&bblL0y*h_+0s`G({$N;(ai=VI}O$LBEu7cH1qRu}MG9
zeM2z4lavc>1s2AjU9#UV%zwc)cKF9Jy)rvaTWpV(wBv{~-g=`9;3{nc2w)cB)3nrb
z`|Y{uAhTz+2Rdu0+{4##p$fUV(e#1|ry4+c=ZUMg7o-eju$>$uOF-M(b7f>kEE9N!
zV9lZ~XM;4-r-s(a2KGd&A-q1)ZeG2GzoY7?@ybxCDs_yBKcS9_TCR-@auup#wR6<8
z<0E2g;5k1<(fr!Ffzz4rD2u9;HGqv7rSr7L$2C#dT5<9ZWm07|G6~TDA(ODL%L|0!
z*g%}2BKG!uGF^?DGZNFdM?tqbwXQQg2F>~c?x)gPI=y_dU_I+YYK3p8ithxgB`LWH
z^QWo}J)ghF;+KC(1)VW@)uTP3jiXbB*|JzN`MxoTW<;KfMeks}te&Of6FO4H0mJl2
zM%&+DpZoVZs5xdsw|chSSBd^XeUyg4cOfy?Ra&bTCAV)63uNnCiFN~Du{jEvf0gE-
z9Ntzg>5NM*{(wptDd(kO8Yt2S1nqe>>Zis}W__Gx4)F;6@8N^Pye|N3@6PfK-TqSq
zxBOe0{vI@#{&VP4xJzk-BIwStvN~+UFaLqN$TG6LQa^aYLQ{Kn_!FAlEbkxT6C0NE
z9~`ZaW@avMR~j?u*axsy+yY=Av>7IOvm=)t$XrTK@A+lB)X*EEj`s2o;vuIvHb26T
zhis+nYfJQ0#hPv0jQH0tYC7Ilpz9R|nbZ0JuyaT1Xnufyn@d+0qS=giDlt|YJ<`Ff
zss#z%@Jt%fnt{3wLCZMR@11t64}4F#7@x1iC;DpWTX<Ft{{mVM{50{NZ9;NxK}J5(
z7wsHDk@AA9XG{V?52@e$!~HI7dsibdKgcIBMOO)C>|5c8m>D$^@l#@IXHeMXvSVSR
zK@rDUs#Hw}gaYZ3ghZ>s*rxjm$<#vkEi(g@ep3GytP4Q`7nB;|t**m5p4XFr9?ayT
z(kp&HjMgD%-+KYC=lmTGb}oL?H-B|i8RR^{+1~x&t}XE2fT!iGK((vn2;alW(O5mo
z+!66M^~?B{1TvcM2}qZS)?w(MS+d5Y=W<;O;e$K(c}Bm}cz?I}z1b3QO<`ho?&}NR
zXtJ%=Qb#9U-~6DiR}FhvSGm#rZMtd(w&u2Q{6h-7oC|A(RR2_kUBvjed2ZSxlm!y2
z2(f3Ari{4J)|pCpJ$n_R;s0<(SRhSzmlo*|=DX=8AW^q`yb>_ny-gzL_%?-}Ul*+Y
zl!Czb{MbW^k{YVoA^&>5MH%V(HZk8BHaAnX#Ra{%ROy7Ro$4?jo=SVpx359hgMjFD
zI`bbnd#^INY3r?)zP@*1-DIF=^0AU`%_{g-bRf~{Slm8!ehY251O`iFud3|~9SyB(
zJACVGnyAZxiM(8Fccwc7g9&7$mUHWwA%VVaa-Y3RGF3I&-O!TG1J~EAH{I+PKtjA6
zWBKGb&Qkq0x0FxK<3mh{;gMI2m3vZn?BsNtk*n)hc7pGfL^h#b=yH9Gzvm%%RUSDt
zXUx4;e<#uJL*fOi*3Js2rO`k6*@A0GgZp4n)s|&K>5#IUpo1)5yMRon^Xr%LQ<NLK
zmZ3rydi)~zsPw`sPpn;};N-9?cR|h&Seiua=Pw-1x?vLX=$H0&{<!xv5H@NI&%2O4
zd&Q5<4*wCJ8!lH*_ly)>-VH8?zi#L}5E8o$AGN71MR(ne-*I|j=A%@ZnaMO$JNdr$
zX{ZiF37Y*625<B{HE9fdB+UR6boY&(_8o;71O?IO9RiD9y9>~gVqX_|i%zIbeld0F
zY=0jsY$1M|ekCU!88qDU)XO!vWi9}Iu+6#-AAOg!(Z61_nkDuZjI!iW!x$PsBbq|B
z_zcv#lJL(pnd1Q;MA`Fy83+_p)OO*3B=?38AP26~Zdu-6r+&4H?k%#r>%e!B6;B43
z=YXc=*r4GgMoK631%l`MGWSsaOXAW_)8ZvPFtVVD1Uc9LT1`5nbByl8iZlKpS4MOp
z_L3%Dz&?=PYAawT5tTn`@JqW(!HD;=6-Dy-UG75H!BvT6;Qju|EM8E;T&G8Q&uJ|D
zuRGzihd?IO<W7Kh^mGMLpy)2y+U(Y2!F6VV!nHErO@xJ0F}N37;|FE2^=>ckYkYlO
zkW(qza-#iXxup{}Vf_782W^;ixvb|#|8d7|zG(mvkSVdoe1*)6s^0WTYA<3Yx}LV9
z*uDb+)mR8Ehc&jNz3|*S8@s3Rhl(K*5G#WruLS>_w<@l}Ie>_b7loLQOY^`IgBYoh
zdxeB!lzRE!pHc|7{dVCo4OOsmI6sy8#Lm=1#g0ozMSd9#KG<jktTQ;F7?2<;k@G3^
z0}<WgX4*nn{Vc#DP-<jlSeev}sI*HRscdGwk43RmF!ldM)qZf>zHSGonCalh`Ts|W
z2sYAai%z(%&ib{xj;MAwc04OdRFs^4hE>g6TjOkueXPvgQ5a3=4C3~JWTL|k#={!4
z2l|taT-9y?Qet^~&KV+%N9}goC*Q0tNB%Rr-(;h(`_t7cyWE#p`{QOS=Zn8RK~?U7
zF8rrnk*C@Cae4hnyNja@eUgJ*E>kC0z$J>&$-qCQ*^BRSq`QorN(u99+dbMsW(iz*
zvb{t=w#yj{Dj!r7#N7JZ_QGf|nLz*9iO~9`JONn1!?ud!Zqso1B*LgR8G+5Q2e9Yi
zeAz%DH1*H+$ov4$L}38<&Nl<;<HqUr%s?ex@zI35whnPj<B{3(d0XalKUd0Gu4&r0
zP#IY1%~)z9v4eq(QE{#_-8Tz=yxDS7d;P+YBDNC@Xbp@k`#kDP9>yFCucLzv$=}Aw
zBPHz;F(uJO)vO@dI08q1YJ&M9MIie+q#zyJ!>8jz;3l*5N;?!ZbV15R=LuznXimBb
zHQo1|6H?f?&{f9R3R(8ml{@kvn(uXQiJTwo@WD3-3Vx9JMxUMN32X9#PSCF0a#3YV
z&^F#b3NJF|!LM3;6y!GgwFKI(YT(@6XbNIqqwNj|I*|LaJs2siWj9jFE`ymP6R&7g
zqnv2ExG*KJD{0{y*W*BZ2%HCbaaa79M7+o_n_yI9^E<KPurH@5t15A2WWcCnqeuYP
z^Rd90PIw>M>8Ouh65JXOC>-)?#`_;XAxcFDeJ&brRZ?0&Q_GZk%O%<4ON!C_AX=FN
z%LsZXCFC_l;f6JtJ;ER>0+<k+k$D&HuEQ<%Tcl62XBuQ2y?FH>(uuL)mT{ed-FYwA
zVK@p5{(LX)Ql(Kt<9nvBQJOV&no5?AYlpiq|D#owp;b;lx#%TQhI4tBIV0E`@`uZ-
zbO+kRt5J5Zt4&3Qyf{8ieZwCl6kn$xxx-5VHBkGxbdUS+i6QZ7H`N2~INB4U?Cm;U
zewZluY5}=qutqLtW=bSuey;44@)pO8e}Izbt#YO~2in!BlgHWQd|9xwO-*KFV_AZE
zN6Hx2U8u!P21n``;L;XjgEs=S$AfQkbJeghS<j`tbQ}Vdcttq^3i%k@Tx>q}N?C~n
zh<41d>U;18nC-@JW%u%zmB28(Jv}12z!R~(d6F3n+*XN9JYsWB2g=C3^Om3fXb&?B
z?9$F)3`BeqcG7(-DtTJ%a3~emX*UyZGnjXfiJ5L~#tt6u6nRfYRN)xwojsN%3vyHN
z-;P(nFZ!VloED*5*uq&*rn8?jnio{KM)8HI1Dfvgc8iq3Z{3UkBay1A_Bfjp5kIJZ
zJhr+ZJmFJlrjSg#C2}C{h2}t-Pfue}>klG>qVYUmfqdKCZ!}fnL4bTLB%XNrkJ7l<
zj)~$m;{RlzxTYfR)y(JFs1I>!bl>e(-==Z4(~iJa3sH!P@&<U7FJF|vhgEKqJ1(tF
ztXtAuvg28<o9<+n$rb6a9V*Bs{Pv-K(f{II9#;V>-;WyF$w=Q#anLR1{5?5rcz8P3
zJu8CJsaN-hLDT&|!o~Og7x_ks>46;%74{d<L2qoQHy$0n;X;D>kD7vLdOzD!vRDNd
zP75>q?^2k5{Q32-@9Y1npWkh>L<UHL)U&kVFJIJ4SljXo_RdruH709V54kk_7ZC8<
zv)Qc(I*w{^Ufa6=0b)|B|Ks4p{gu^MpE_1Ligk6q`b?KsTkJRy;2-Cs$QjrpO2`py
zBuwx4WxL_`3@_DPYV^C7`LjlqiOce<Zs&>OhSm?U#q)j>mz}-3y<Z%Y3%<`WIJY#@
z&YDID12SIyiuajy*g6BWR5o%&ww0c=HZOrP#4IBwzNUk<&bhf8%vP-Kz$GJ@+?|{F
z48kAuN2<<z3p@Guv}b|tYZXKyL4#@G66_|DnI~qx;$1SVz>4X{3HdF*z7%Xz+@*)l
z9{FxUCDYRbhAsT<H>tnJ!shvY!OmEzG)nSj;KJ9_e?2UGuS*&YdRB*+1x=l}2<7bf
zHXENqD)H*wueb1i{A}wn$#gvB1TQdjNvFp+w&3!sySpZDzu7p4j+;*%Z-?Wqni;Fd
zgI4{?Hy_jwX6DOId4`JxEzP1_C<cGDS@24J^-~y`jMLCiWFmmsxdskmat6fKme*J~
z!?Y%BdU=oPqJ|>&7zTJAV+<9_@nTNC%2dwwePF~IW1!r)#i!@JK|8fr3`2D1Cc%Jl
zUL@k)HWVQSimwDXh;=t3x}Y#`1CWVmQHEoC64gfX29;ZA!PSrEB!b(37~jivU#z4x
z;=|~!a@*29{IHsny~nnP<gz-C0S@wiPwGl9^}vG4m11|${#yvyI=Y)RZ>9RzMk4IW
zt|L}2S*~a#xaZQ3>cA4smW}Zf>eea#dsMfbPakFO3fYxmZub?>jrN|vzOB!5Mt@tq
zC1XB>MX17^Yhb<_uAVJ#9^9N+Te985TRLk~{%VK#P;&H3fcd$Us1)}u3IbaGhGU~-
zE(4jwH*)&qWYDv1QN)N4n2aA7Hd9e(;ied`4e<k5y#6rxtYxpTS;(~9?w1bUs#h_N
zOY`d=y^v&W-dSCl^Z5TkIdQ+hs{9_alTR40sOzKPIgFgR1BFsaX><OiN)qZeb(aac
zt(Qc)iS07T!;QCfR1==_qy5F$mxn+r7Z&C|i+eNQy(h{_sf>n7&Y8ZQMrXdK%!ioa
zfxtW~xIcOFVXY<^ige7>t6x9gDfd$K=uHPWc2BOu?aT)Hlg2=lDQSxRMwHisLEZiN
z%~PDshQ%ry%DbEncrJ4l0)*I891~3ZVw+lUgSXx@)ksnTKdoEt-hcjQ+rSot(mp7;
z*d5Uyg2-d1^L#Ci4C2m}W9F-EZg-%*>hZTNW&L`XdYCVmt#G@+>_<I{=#gIAW?AR+
z15gE_)(CqR)9iuL)X+6sxmYIYtS;}X#qiTF$E;@pSNTQUSVoFbFIAQ66{;Ykz68X=
z)3Mn&;;=%;rX2WSHdm1m6eVb1KYjVB?naEYTKvd~2ESYvpaT+$ryV8G09d{U3!G0|
z93)jEt&G8R;?gH!XCr$`AlRU6NM-w%(q4qx&b`^T7cO3H>hsC*JH-|}t&i9Kr^9UA
zucOyqtTqA5@}Br|Wt8!*H^f1F(rjo>^w-NHcuS<qgTk#{GG#q5U4+%1kXmmHin{9%
zwm%gg769^;liYX0j;$DTd<gR3Z82!h^F2+>26bASAm#ViEB-7w1?JR@LG2d?c|;j1
zHCwVn<$?k6<nui0#LAzdFlM8HwMqDe@X%+N6yw9#cXyat;|-@;%wRS4XkT{;tkFkR
zSjTmSsZC9h$0w!T9oT4_a<I#s91F5y1X6cFM<<ov^in6#nE7W<>EldYLJ#z5QP95e
zV-HVid{yXvDsM`SQVkR~3uou3ny<s9aVx$W<P`CWfd@*fHbq;@JO{4i;Pxa0L+D%-
zgHavMr!}oPj~o^-Kd^x=a$8F)CyRyK#9%+kDl*=6SfWt*Q{Q&0ifsCIglZ@uySOzF
zmEjtL>eKiu-39q<tFFNz@roQmOIc|U^KX?EHcLXMW5L8C029@iqQnEHEnEMZgEeE8
z;bpNwGN7pASF;)KVU4ShBgNs-U@Y6~dk&AOTd;usi$1X^2&&?wTLtl70r_sf6mwB+
zDwUpAa%Jf%RZWE=1LRJyfRC<^$00wn{~we#Q-<(9{-qo(HNgQQV3$|vi}EFJY|7vM
zl?ykpEc3U$Q5F6noi2?F%j^J`Ys<%T<1DT5mGWsPwp%&{On7~g1uiXgv}CJpkKbG)
zXaXnLQtdB&*6<+v>hjPY2@}H2lsBj83lc4f&=<9dwh@2i0&r0$Nx;Y|kt)81Sx<Oo
zRg`jTE2BVT<cmV*czz5l_W}3-Wwx|4>J9*GHtOVaUhTz?roI*lZlx@6L~#W(?V#Vb
z*-FG|kZ_ephr4R+b54dJ52uc8*+ln_yt^%{+24N8=2hYtxX<^k1Y23`J0`xHxoCob
z3w8K~(C&#@4Y7*G7|l%L;HYK-(EGCRsiB&47e)KA8~l+I{l_al=LP+uLzJ*{9s!E>
zc&80qyaWvfv~nfiC;M`STc!fE46hEKYqlhzi;U7)>X7;PY*n#)>URp{J`|`UYbYHZ
zrdD?Y9)P`xg(<7mK5Hf1l#59<)i4E_(`jLiEo9tG8O~cEqy63}_yct4a#v`*zo%5*
zM5wH;Bdd{Mk95wtwh2Nf%~lFB05H2y`ZT{eV616lV)=3)J-gLfmKNCtMk;_j?ts8~
zN5Tsol3Kh$*z=eD&X!aMa$f@t*t(v#c;(pu4?Sdi%aqUX?7k55!8K;51x(vGROo6b
z@Q;JSJGyoIXI#g_&O?BpbXH3SD}5Wux2HM~F~PjEh3O(kH%l^W4~wQ^A4YB%M?jyf
zG(p8ikg7)N90$?T@07?hSqw|k!SG=twfe!LS~}|(0{292kv$69d}Ze?<6Qu7IEmqV
zDMD`@iI>B_b-@RZGQQoOEw|VU93B_wyd8NJr(*vW^B-)g{#{ElwY*=+{{Pr}3#d4r
zZeMiJ0YZ@A4#C~sA$V|icXtaC2qAco0Kr{D2*CqEg1ZJAEVw&^!|mj6-#hO+_n!OK
zv$Ix)HOzEPb=9uj)m^_WwfAHs91mFebcj&|1nF~vDT-|vmILrayNM5ov^ziLl>{4y
zzeai+yh(y>>JmE#8fafC*lS#y%(ns9Zz?m`Lk#m$y{Uwsmh?LTXpPN5)r1hdA_l-3
zx~n5}B(R>Y4~&MXf0`SRq5)j5#{^o(Luuvo?(0Sn;(WCV=gA$f0neHu>?(`JFBo`e
z=EKz~V#yE*h9i#Mcw1_za)1p5c@&49n!N1{l*o8R{MN0fGzSUFuxi8Cjp#oa(Xi&I
z;%7acKaAdw-1P*HvDQ8DZgCP-X5fbcs>k;8gs0gI#MU7J^hY_W@qkxrvjsf?kZS}~
z^-2Ysq~|iuE*fqlU@u;s6Sb6l*>8f)*R)M2Q4B@%vn<~k+@}J5zG0ahV8>`8=;cIf
zX#sOw>L%@R7l?h~?PlqoupNiKtDD<m*6Tv4MP5>(THf_xnIDlLtCf6LO3{4{*D9>I
zuhEg|=A5w7a$HfQ)Jn>#6KP^>I3#YeLZM21!|2a1%6j#Mkv2=XX_WE(^5hW3@69qg
zT>=DSzvG*UUf%(`_tgl}iQ%TXVCX0_&hI@C`%T~UyqI*-&xP}L@Gg*0hDSXc@dG9L
zSiw=5C2?fDtOxex#;C-H@b6AzH|fT*Pe9T@Dm_8uCTMp%Dzd8G?vU|RUYHQhZDoVi
zT*~oa1S&85Gp=YE{JtKiv%}OgV*hcL197z&F;ul;VRQ#l`u_aO>X*ApCj*!#C&GL~
z?4cC>uOWc@%ND2?P+t^)_=fjR(B-X&0BA{iR`E3j0+?B!IBn9d@6as-qj)+2k(UUN
zOnZb!+~vz$+n1qdIiO%PIohRKe%X<sSpSKjS4Tcu!nV;IZZO?+1a$c7uQ%(za?gbD
zkw-c+#&V#$D-C492tm0}G1itpif_EdjD{889kF}L#7};@E8asPFbe8upmjNvFFzxj
zO2vllAPd)1YYS1p5rPBmP8USb0-!7{fRzJJOwZ*#|0o9re-(}e_hn#Sj>5f(BZljF
z?p0{`D(lv3l^f+agx7tsV5Bc|b1@k1<ddM!&x}~Jh=`m$dR9N8gO!v7JPO4#KuYKp
zAcg~CL_uXG`nDq%4jBVA48A_+kG9xsaO-{NKtM4yF*7i{yJCB{mkE@7jNI`S7IXmC
z6C*Zv0}{pBf{rK9ds_8CpndXp`$_~tS>Pi2jATeJiEVI3Y$|05Yzk?429WcRH@B~t
zjeIQ{U1>5nMuu{okA%Z^C}R^by&+ayWL^zJ!IO3ZSYcjHgD!gfq$OX@+@!gv6?+kn
zn;Z!S(1GYaaLCa@(h%4A2Hb4rvl;;`o#Zsq&k5M-xGxew%sqPc7W6%g<0<e7UZ=9&
zSnb=gh+MBw;c2n&+DbqeQj{P--?Y_3TS^PT1|3J=-3!z6k##K9N}Dq#<cs8wzg{ec
zkI!<I`qmka;vxorQ8-`z4su?iQ->ZHK&SQXc5T^T1s7+SY<+)HBU78Q)h>eA{WTze
z<OW~gsKAMXsnFB1v*aj=$6egSy6C}huZuvXTki5=?R{Ls?x8(X8QMFFK$2CYVcVRy
zN_@H6w0yu;lcY`HvYL`(hE8P_SZ5^_ax6P;PGip#TLTL6BB5CQ$mgWNkt+C=62hfK
zm2f~B*!|wsEk&-fHEU6WiF?Op%#5>~1f{7qE+9Z$1IhL)1kpRcba>CA&)Lt%KcT|8
zZIW+JrS`p?%hEYl-Bv`=2@()vi$(JV5>W;koT`QOIN8efZUr{vnB#hmjP#tAqe#L6
zMr_SFY68AnMQ+`<FTM(nA~aiIfWcE~W#ao?5-cDpAbgsEX4s49;D8hQ1tg>$**jbJ
zMn6}1xe=u#oMF&P)JrV%64DxrO>%cN%$Kj>CppRyh}?mldB|<UXtw<@a5V1;8$~(x
zuP2+lHY3GgzTF`Z^YHH~wsrdgD{lZA{Y#1wv4Bz_B4k>Oi~*qmDe})00Y`pgO&>+|
zlopibc`_`pqSav(%o7AIijwh%<Z5E|Qqf${DS>ECAgshuwIjY^DGHKS;)$0AXTWkN
z5xwTg6()@?EaRtC3|PTaXo*K*5%BxAuT*3qZC&(lvem`3R!ei>9t8_z%PTFoOY`;k
zA)Nssi)Mw{yJ*4DstM>4!rPr8fV?dqIspjSv{_#T$4Nz!f}ijas{%VA0Ef}sH>+tX
z1;o(&tj<x`^<b*&aoCw5+CiV5O@$0JdQfgUeh>D1_O~n@_h9$&w{KzaN5)f;9+}tK
z!t~LW7Na48_0TKGVdW^}`cp~?Zc9)(CkolKot-<zQ$GlTg*<XzF4fYe`qQt@MK|s#
zl7A`)aF3MQ9S*Ps;xYr7)V`pOvg=2mxXUUJq$z1<J%EN2QDv0qU^Ki(z6uBL$NCnT
zhU0hJsQ9kMPJ({Ku12~A;|Xn!zkj_AWH>qSdjK(*&~G*p6sic*@$<FOq;Vz&y8{7g
zWsI_t!YjE70I}>j5NZ&}B*=0g;CiT#7&?O8-aslX1yA<kyZ|P_O-5<5;9dLEw8mjM
zk<i70Idm|PvIf}XpE3TLk}5HNE<=m}TI7Z<4>Ih$aaYKg^lw~Ou4SmAEuw!D=>D>2
zf{VXz7cf|r#L55<O7`~UJ4L)lSnf+l`IYJ!lQz1_<fH5W>W&Hv$7SMQw#rZ%i_dxw
z`}Qs0qpNY;5zSp-@1QdI^2-cpF;z~Tj8angTQ@dAS8=HkIO0GLR3D01_bw7Q_lXLb
z5ixcp0^-x>T4<avvx4MZM0xyCqRq27<q?J5#h!Sm_TYC>fL$(foOXP3*oOuE;>9qs
znqk2e^7=Nb*%gnYU8m>L>q!e#VBY%jjfn5dw*uzOb!pC9ev#CIK0YSo955O>ZKN*0
z5HX5``<VM-q`5U8EkCpf_Wb$=TATz)P!_(gnS68@w_&^2xeU`|2JF|A<AXn*$|OQV
z6c;W5hqm9A@KI=rw*#AvAs<)dcI7{p2t|`YOP4Jidtg&cR2x`;jR=T|jY$|wcXqy3
z@NbS_cIe0$Uxp}>tHD^U0s9%M+S`G2Kifl-(VN#QFqQ)>2s9Fv>J1rIsc`fl;saqs
ze|4Q8pAgrncSO{&MC2wDuhCXOJ(U$8Dm%0dz%ib*=7XkweBZ8YL97h9S0S}F89npi
zqzc^kkkYm_Xu)$JU1$LqAvIRE+qNgZ20aDX92abH&;wUU-yfa*brSu!$kE{fZYeF$
zf*kWY5|IHWOWXBgUn#yW7(CeXY5%!YFM-1iT6PS|1Bgd~n6zJDl%ltwik3j+><ydj
zF5uGmHveE^$x51Eb$fCGB*^|Uro268AAql;9=EpPULuw#`Sq8hABGxAdhZ{Aw7p57
z<<62-xKB9r>h-8D=zJuKVkIN5g~646J}-C#vW>n4lVW4G0p9ecisYpOAogqZ7d@6&
zZsm6?0%_5lCd9<%<d{-zsX(IGr|(Aa$u%t3_%!j)4;2kwFOv$6H}u7`-(TeJt5$8^
z#ZSHeI`dZKkn-hJ1Rrr?d|ZE2@Q-BtjnqzSzPYd43d_WB(Wi=DJz~6`B7k@Zq{<wr
zVBoPZ@Qa1HD8VB?O#p(0Y-_%WSJ)&Vv4MM-MX_|UaQAStG<E#>&DqQjg`Jxlg$?D`
zHy#dlHnxAtdHyUH5<+2B_cZhHb+JTYm2)(;20pZHEj(<1b2)iXSY<73t!+F|IM}%O
zP*^3M9h}|NT};h^O3y64Y|SlY+)RB@SS4&d+*K^yB%K{yoSiJ4JWznT&n=y-f3?B~
z^rVKuDsAiFVd(~ZI+%J`KC?7;wy;DI5kdKrUZ0HpNp=_z1_;zXiQAq!`T5D(p~QRx
z2)^P9gd}hemOT*_OMHMyyG0*e3ks%rfaAI%%jtUnDc*x^e*g5F8^7nq@7v+`!{PVy
z@b~KQdqMmS4}K$}--zfpBKnPpej}pai0C&W`i+QwBck7k=r<zzjfj3DqTh(<HzN9t
zh<+oY{|1Pth?4~*egpR+fFAbW8TNSpG~jWu@$++V{bShsX>R*z@Z;g<;`pbO?O)7&
z($0W|?x)@F=NAqXc8)&{biffO3OnaNN5FUPpLW8Z);r)wE);gIUq^u1j#b6f12E?~
z{cPvwp^mbdou&C7&Hl0?a<cz4ApUXk9|b^9-2a>}<>Miv?g5wre^DY1_*$B>p|JlX
z6X@;NArA`spPm0Y1lnW&r*}7Jb9GA(6n%h@XVNIF8kRmDf0{2P{`{2u^HUDR@F#_T
z8$|hmMt<_=Cj&HoSv^&L89h}@-F{jw|LB8N(bB@!RKnQ@=;0?#yc}#OTx{GxQ-BTB
z$pfh94p8?ewQ82`&Yo`OmOqRBJYC$$$@y26KRF=d=IrV6t4npDS2t59cbA{tnFF>{
zNucBpTdJCj#7|29h1g#`{6*})Gob!$W##$fA_C|BZBQLbABwfq#ObLV8*?Rx%U8<4
zm;55f_qA1&IHHc6ipGSY9sW(b1jQOIQo<$tZ~zh*HHH!_@)}L?1<1JVed~jW=izMA
zaK*uf7q@(Pnf}9^e?{%|#eIn~jbOUmgOPy<Jl0j9FLwaP`&oQ_^$408Ox_@?w=IT>
zB3&8J(_4&#Txd3O&~LW8(XX%D&o<65pNqUFZLWFP2Op+w-z~N0Zap}d(X()ki3B__
z(U3iF^)>Yi4I)D0)=5{NEXH2eKzDe-QFuAqMPINtv`47Es{XzM^Q0=-&dOK}rP(Z0
zqNF-AX9KqNWTH@vsKcNbLv_wT4Y9wykYBMKY`w82o>v|?>>9>3A)~#)746<FcS8Sa
z>(-!i@|w^(!W3il-AqxM*$FWh3!b20(d+&-no3rj&-^cO%oj2Q-!xK8mEk~FLoQUK
z;@GeG&t#SIMpM0X<f_XX!#P&cFiW@EHh3mdQmt9JKCP*7jS5b|#lOuoHH|4(U>Ybu
zn{WuFm!7<de9UG|H+Cu<juY9fC+ZK`ppm6<H5v;Df4%Y|O98=+pQW3RudQ2wWyFog
znSGG>#9~ZPAX4>U!!ekBPixX&-Mq`u;WMHtB<)hFbJf9(+I*vo+cz}rh;M-5TSf%g
zp}dWf*%&<{Q%FLkX0kr}hQNoBke+z9sp}6TGu-T5f=SQ)j^2cqR6nj$tfMZb@nEAE
zEHXi|e$o;P(e<$3e50mYRf|xsPeG$^i_o*xBegY%Je;fZW@g;Hbd7Hn-SH$+D=a6k
zsz*MfTtT?bWq^6qVL8P;$x6MJQ-p5N|Akz&q*a*o$z^n0>ZEDf{-=RAehRlZs1DW5
z-QDBj-}4K)4v~-d(%jINTfm(3aJH$@Oe_NhnY<2n8%$sida&{O9zQ>>^H|?ImDLUd
zzob;qv&ak`wtLEFpA+KT`brjXEI`j5s<RWqB_w7WOxq2S-q|p!REV9(Nv*<+J=5<)
z_QbbJA{b0U&A`-`{e)SW#X%GD!aM@SO{GPlVVM|HJ+*xRdyYMq4qTfm*UiZu_=<}c
zVZDDQE(-T!Dy3;_qgfOVLu`ZWVqK{WhG@2H1)}NWDU}yDng_XJS>%{?r3J}U4-8YQ
z{ze9Jp}F+xS4_S9B&}?6$TnSEv-GQ<VgspYo+2cbPGW5K`f2qNX29biD-JX$;H2X$
zc+*ihSl7tkT0enDZny}ps1)koM%_;Amre;5(-aQfq=e>+ktfSvKR4=<d~UamHxjiq
zUiZxf{=#B2%_X!<mSR;CVK?xpL&VtgKFRh->p{{ZSxs{_tU4C>Y=-yR$%7;X4Yfsi
zvopC{xl}68r*khY+p`ndM69V5Wnj>lw_LuP$PElpq{<$cp_wJTwtTwzG&6~tP!21e
zdpw?;nLutp?((f0O?4k6rx8W-c@%{uaw}d^)uuy*8%l@CoM{R^XZ+sRU73U8y*_K3
zCb&?JnCd5BWmk6;4o@531%i{OnTTgjgc}yL?{GQ8^`a{;ITo1*tQgp~%=~FNQ?$hM
zR_d#3rX~8@US-iHZsmQ5!=y-U$Cfu*O-7=}dL_qh_c-%Mis}q?3G+<W2vY%@nz&;E
zM-ojU-)(dktf$~;wvXxM)Agvnmjznbwp6+DQBU-HrX)g4Q{_5r<dZtn2fGs!^w_|=
z8N|;-v?*iLwm%crciD1qoAO}exDg<{KWcBo?J&9^=aQ*d(=y1_e4@;`sSiew26NV@
zDOB@>YcZvc?YwPHZNU!0ksEg_C;BMRJjz|3k}w%B@CEdg`a(;alwF)a*(~3&>x(;z
zpLV*tDl6_#t<_v@-<jNsYpG67bzaz>m3}{$y2ONoy^6k~R3&zpQp{j1qG0;y3zoMl
z8kcZ-9{s7^R7@6C2#8%8g_ukQ?pW!Sg6FYCw7QXNXhUZl1r#v)6MAw6&yEiZD?fPb
zD40vAJK`+q3glV!t?L!B6yKh!`VJ?|+M*@R&r>vFf~NT^YkgU&-_8*CV6x1t$<LCE
z=a%jgQo*f1JJglfMPB<Pr3jO^)|iYrKmKAea1%c+;R79~f{|NP2rrWaVmSv5wSbhS
zodgFac&`oe3N?a-xrs=^$tJ6o-W{PhWA}+UO5!+I>dfneS@m#vfk?)=1ga0L%uiE7
zwoeltX}c(#Hw#lP78o_fu4vjnj|vwT3K6Yq`Iz{MG`(N`ny8)m`)OxBa&AwlEk@kb
z_nY0F&k4m?wA#<o5#^dy)dj?8ZL+NAGGxzan5*nHFD!K98k2il5x*B=`@v1PQJ21f
zH%`OcuFzi+&e1R1l#^M1K8hUb;c$iCX!q`;MjD*DG`|g8NGyl+kGf|g)#c0#dMzn2
zN^ed)GxgAG`oi|2^ol1Vx;M1G?$JS#H{QdPo5QEUd}o9%mQiU3tndX71&1ZG_9o8N
zmD^UAIipnQd|XD(vt~eB$`07Q7uYT<%Z4Ti`|dPL@p`>|WmpCcr>rUT&2o9Am8K8+
z__=CH{p%2==eWH|x+)_7i{U&185hY@)z88$d1J9E`P*ILk;zwacTR+ib0{=~re0n{
zNxQcbTUe7dv~<l}_FRZw7>O9Uk_=uL)nM(H*H^`3f|#5Q21ym;<W^^UVjeDIQ4y}&
zN|0f5=4y(%8Uq;@g|lr!__BB<ZG$DUQUAK(fpdg=TnfoZlx-r3#R6ZWLF{WAzfwLe
zJ^`vFrGjhN6iQ^4f~rYet>*)H(!kkF+cS@;JpJ-rk{%HndrJzy@(!Aow6sq)6FZ<S
zzuxfu+=wJKov_G2?4R~xhKRTnobEX|Gk(YrKCRU~10yJYDpak;TGK^_LYxlg^^*HB
z0?Rv{%_{bzNgQ8Y!m-DFr&Q&0ab0i0WAfzR*Ht;}lFhM1<T2?O<{B1CdiC=*XD4yp
zUZ6^vV<fe0Y$2|AY_6rI&eM??-nhEg=joSOm&ImG#&TR=Cv&E&9(GT);T4;6i6(s}
ztZIF19sn5^Qg`QR>;Sfr889CmJLSY8&!*|~_F_6bErHxOcGPi=U=1f`rx>}tW8MnR
zC8<OIR)rTk;M&a)Zfz`B%wa~9psec>m0RjDi~f!&rGc3HJZ$fcXIO1|0O8kkx2P{V
zyX59%q%t(Z4gC{}qR5MKRkZ@QnVbVAlDLMGvpwJ6Smi^-@I{J0<W>+lW??2jtu^jx
z{vv%eUHnSv!bQ$HoPTb{$#cg1O1G(j*wYysLG#*`1T}OUqm_hPx30ts8sk10?;8?n
zjV^a!%$7H<ow@opBE6oBeMo6<vzMl$*Wi10=gX&G#hcg(eAM^oIvb&Chzn0ft3B<J
zzi`&nMMqg-wL|l&_{(U4C~Qypp?<_|_V0`rg98M!i6eG$)Q+dCdWf1M2iM7Iqx8Sj
zI0+l!!H7I&EEblZ9uy?mHgby%Ww@GQk@PDh`!vulwA=eV8XS`ORdBf6oLFjaezPHI
zc<hVR1&gnW^5GXScb3bEOlFO+_zab7!l<93LFVMheL?vF7^QgZ-M0xU3dpVgx(Ct`
zS`1TJCaTQjP;wwr7M5C`cNu!b!c1Vnfo-ytL*a~RX7NP{#ql;_VZP5<F4mU@;sT-A
zy=k8uAF~Bzdv~GtZ}30j0XqqOQzn;KQ6ts_z6OtHRvEGfKC9Qr9$(I!69}!eadWX7
z(Q>#6IICN5pU6e<?f|31XNAe?7T<Q2cQ7p4o-T%TO{i`q3sn;xe~}8pebT7nX-RR&
zchvGFEXG~Hh<Q$|YOGdD(=;fu?QsMe$1IKd4Q;p41zVM&c<IuY5Vgr#<O8oZC`q?k
z&1uEH(4n7GoF~&^)>%4hjf{G<_JYO2zyLFuC%m#uq?>1WVV+jPUJ)d&e7n6|`>^G~
z{;)WljCYK*G)^tr))~Ks)|R#MMOkS$l<^h*S@OnpPQbI+Gz>vwH1we<<^6ZFKfnPa
z35NCM;&>=p;xF!=>>s0@&9I9GA&~M-p562*R<<8^^vN%0D>{EQFS;lqGYmF<At3B?
zwHhZfQ9)uUvYp%B<=idfro?;6t+gPq3%_dS3-&%<^ceYizhZo-j7O#<+UWB%_lIq)
z&>f}Ej>i1V+y2*^`V(Ilw7n+|))#g!2+DC5Aa`~b0}Dh=Q438?-Uw5Ofo%=pO~yy(
zkc;B^oXVx_#rG^mP42Gd?cOBvb7fmOSv`E+l!jb$Wf!D|CS&hnMgzmPY&-(TGPs<o
zSPzQmw>dOyIq(-`u0vBqS}YbubKIj4C!|Ab2?B<zK4Tr8*ZW&uOe`prCkkh6n)hH3
z?D10ukkPO7<*j<P=XagNpSkGWUhVsjh+aq)1ewLmLfy`(CaNV94z$9qf_lqX7^vee
zM2=<;+7GT4LaX05P7F%;XG)MY{J4bPi7uY^dsGLc&1$!JPd}P?#46kgIVr1LiT8G@
zaUp7IGS>UvF>AJyoN^;`xsmDL0`(}K6@D}_vY}w2wv*EK%=>%2>s64#4@DzkOnmjW
zuc8mj&aC%$VL`&TrdPKPIJ&j*)tzUiyM}IMUZ21GxPR{Oq+_V_+T|jALDW0w$8NpX
zQp2vwcj0_*Kbi*9j8?DdM+HrdF|(Yq5=veZFDG8>UMl$<G_4PxVq{J`5+4To^1R~L
zE-nTUIc<wBJ*Z#Z_B;ggVCH&<*Sp?JWS)H@DHfN+Ur(qh!0Ag%-pmM`g@2v1N+$eB
zI%FlehZQ_nl|Ra;%FMO>ET<sv;!WMxw^eiX$px)#pZ4GL=$7t`J&W+8&!?s7Vps2B
zCMnQ<<#)_C$VFct-qYK@!FID=A;#t8Tm7LNe*KYff(8Y4^7$<!I<;<ekrlhL-2hf_
z1_L(|%to8y`C`xQ@%LTK+AQtQ<|SfMmBAg626en>)HTzuc0W0M{y61lCbQLc_8Bg2
zWgmRhfR^0S>~=VnuKvsn*h+@48l9&kAzJ3*i`_#y=$$rfR0+)_BEK7wCGp74th;RN
zZSZ4dD9G`7FSvVXeui2WS~CN+CLrnco@N;rw4;7gx|=EyTWi2b4Zb7j)d=8}6P)dn
zLU+`4`0iQB_0o6n1S~6DP>mk#lQCzYTr5En7jUXqy@jRf;Gf!b?PXj1?&=x50aUPy
zx99;@2ezvD-{?<%3Cur5Yfe5uP4Sm@faj;Y{<Bmc5cU5q{HeA0OA7ywzS44lHo(or
z`KMDeiiex$Ki<=9fV$!@?`dvsj(_Jo{Zruox4zSViTckZHU9LJ{zuUN>CmnAQ%Ufr
zp#L!QunfYGmzI+T!N7t*Fu)(^0RoZ)A;KddBETaeA|Qgnh)5_HC@9FtDA;J|s2F(I
z`1p9(xVVHQ)MSK2l*G8W<V@t0G_>>#^aNzgY|M0Q)O7T8KO2DogTW|BC|D>cSagKA
zgmnMguZK1eCK4<i+$kK)QxGgB3>+rRLnnv~pc4V+*9-LL3kDVrpcjmUjPeMmP>TVA
zg@J>Eg@;2xfQJWa2LQi=;4u-NP_T<5VyT*fpSogmyo}F9qLip=$59(QqT)1j3qeM~
z#lt5cq^6;zqi5ja=Hcbz7m$1=B`qT>C$Fxdsim!>t7mRuX=QC=Yv=Ca>E-R?>lgYe
z>~;8?h{%M*q<6_FsqfSB@(T)!ic3n%K3CV&*3~yOe)-nX+11_C+t)unG5LLJdS-U+
z$I9y3`o`wg_RjIi>Df8-;_~YH=eS@%aDNO7`2WYi{=>L1fpNjY!^6RYe~t?V)*E=k
zVZtL&up>SZR|T88Vm;+}iG(c?pIg<AOv$Nsgk$D5hJs7Q^@IBO=g@wQ?7ud!kpD{~
z`+H#jjB5^r3I_vRJUC2{DCk;uv0T}mSdydnjp!V?cH)j6M9Q@MkuEpA5I;2a2bn{%
zDkp~w<p>7H{Sl+Xv#X|RnEfpg(y<CIf1KF4@u@|bt99Hlq|p|BhWs385yIg<k@MA6
z`29VKXpLjg<_6i#C4(P53>X?yd3)RO0184No8xIcJw?B}#SzAaF}{(Wz7I5g0JVn1
z?K2wxab}eiNc(=g_5qZg8g#gve<Ka~v&simF`NfbjbrPtcIocN>i(=#j;(^=yifG&
z{2S~bo4E(j$e`%OOgY!TEkDvsql2ygha}p6zUt)#GdzH7_5N%i|3>}~`dYgFkG~wL
z1^rd&Nb?IFY%%oR|9OB;k)YDMeESEGDBA;Qsa@uuZuEg}f@~l`zo`6sge_hFp<Esq
zImH9$&vIM+ppi~sR0a3rKL`FM=&(wgE(axOPU{bbV*d+C{dBO|(0BEJ^IU7`51zY4
zf{O179seQe?>Yu~!Suk$fj$7v9jX3HrJtP`&;8K?^dGKQY1{lP=lRt#Q2vW3;EMfO
z{&)TVhsyu%_pe#-AL;r3s{DU<y#GZy|1*C6$p?D0UlR=jm}q8|s$vA2YJbg<=Z-&b
zpkLF-c1#Rk-46Fsv^DDf24{G?{%u?Yhpc5ZEmUa%@|ttgW61kV1rf2KZmz(~9=c_A
zBRsFI+v^A+67-9<p8Cv{No9*d+M`o_BM%|+u+5zh<>Y$x?g^}q8GHQhzF{pkO#8eo
z8<C;Yrh1d1{Dlfzl|Bqfl_cJEU9@0!23fj0{}v(}o5hg_t7F;D^~Zd7)^wjwogq*g
zJ;$oo>&=x59~IuhLRFNhrd_4*VB;s5Wy$9|LVKRT+}XVjMU2bYcG;d&kVHrljFj0-
zfh6dhbY>N#&F2NPpJz(U*7z^8P*Am#gZS>ZKN?Fn)*mas<Vw}un9y6;Ppz0Y)s1F~
z`F3zqQ6GAkp`D{DMjQi;H}!QdJ(yGzRCoZfXh-s>j2TEv&&F2=FEOm)@YA7}@Ta7~
zPj8nD1g$*6YyG0|OxL`2CX#vMRNUfJ&a89!N6NNQs1zPt+-sTfj|ZOi?}O?*1#?N7
zm{Z=tc0F+-XXs;nUj0NNLBWNM&#Ks~g}#>1@jSCT)5<c|Hf8`KTb(CR|L#P-)2Xem
zn+@sEFcV;);ibOZjmA*H!pwGEHTQ=EeQ^|cR`^8|(-08Vlj1l@2o6tEURMzFuC6`q
zRH-NT*9qz42psFM@1emYfk&EJWP73U!~TAB4a8Hib=LvkhoFUJkOe#KbaP*EOma=;
z&wQg*bBG&43361MIe4B?+m=;6HRZd4{wWmC#@U?d<*rg$rA;`4eTF%Ez-E!4waT*q
z9%H0M8!hdsHWt;;dD(B;-sZ{iR|u(D#oYNtMn=*Ho{HKEjS?c_j!vU*0|w-;?ihi`
z%(_Qk{!vf3BU8o2P6ZZ6ywkDtjFr_w1eNN`3{P6f__OJQTBP;Yk8HW#hrCvZnsDaw
zMdc_o&#3AhDW1*|=EjEUQplI`CN1R2{Qzkx_A;?-sE;w1MMc$nTA~}#@kB{ylgfo5
zY%1NoOm2lpQ4jjPaMIEIHM2A*4}VPVZYjZ_!Etaf&<u$(KBjgnN!5jonVV=p_JHO)
zH?zPo<|8UEuWni@_qa6ed1ccsi(CFFlcsUjgAC!y?2`F@ipFoU!7VNWS&zMHR1kUU
zzIas?4On`5youFJmR(ml{_@GvllEsG8*rgJZx&gKN}PJ4$}vK8%CzfT=jR^BDhzS@
zw@<QcndE5sOoYo@fk|4^1Sz>)+BejG-Z(7OS}kS*ndV<$+^jER^V^K(=aLQjfnGaC
zF~yv$@4MQd5FX8uEZ01W0w#8i`)XK$4by3CV;@v(d{?et7hrUv;BB9ef0D0b`Gm?A
z_cm;KbCW8WRv5(kLfE=oyp*T0On-jKsE1fWM?;F3o`6~+*NSg|o!>mO(}l4<FY4vy
zCm*$0t_ro;^O6_)k^`p%*hxfWfqQb4jb;kg945)M1XP*+6_m=2DLOK(F&=l%Df?jA
z9ux1zEm2y7ZcBhTBXq*O!iLxeXr>iQD&s6?hZuHH?RfdJQtBE}>v$yoMY;Hw4q=oa
zkc{N0PIbeiS#_3Rg|mFts@)rE+%VwY{&LmI<8#v_cu#bu0_I)5L<`L?%JwYRH7s~`
z<xFfO2TJJivT!)@H>>{(NbG4w(!sX=wT1>n{#Aa-(DfgH#2-N59_1I182c9>@fX$r
zfCR?le?cC9VV0~&5P4Ii@wplh^!`iR_Zq+cNsk*t=_v(&h);1?H-Uv%+dbl^W)jpi
z;}Eqe0>|Zq(GmOv%e#4hOBbDB84&6!<&MB8*nu$e#D9rohs~hb>z?*Vs#76aRyWa`
zG{mZ>SY1jGrhY~Fk)$u_=OKQ5{Yl+4P^+5<u`HT@2}%d?vK#-1o)V&6QRxGSlvnh8
zsP&z0%ANY%V{)#F{qN=oZA`xW`|7^7cU`xo=RZgpFNf0*n^uVE_nQ@k{Dj*S%A<(r
zNEZ>j?nbSho8F2MRVAQtiji)w7hm9=<PRtxu&x_(EC!C%sT6Qvt@u1`h#P!aII%Aq
zFYduq>@wdpP3$dAFrr+*CAZc%=0KZSufW{wv>(jTB~BY@qIWWJ6LqEftE~^LSUw$6
zN8b-Jt;^??Qqtm5naS&G(l+Gk99e74q=gW{51>hV<Q6I$MC+C)quKxlVH!iZ<r~y*
zj`0KQ)mN{A*_LRN)B_LhN?{g$4X5N+>)O$B$KPbB5m!6PD4z^gI^#@^xJ976r+xsX
zxWdF!5~Z>8Qyy%3<IEY}svU(@bRPAU4sI;sf28qoaH5XIFVyr|Skvh*duQS%OBSC4
z<Usv7WSQjbdE@@(=}xjIOHv`wmGSSMH$L1J6Gh3hfqf*gC&5h72Sbd3$FepPwhtg{
zoFKL1tfs=tR@pIDkH-R1lc?hnOy~4g33N|EH5FvD;bp<O5lk+eQ^A6*%%Tmg?@0B6
zT!R>5yLSX3d`_mi$^04|5xG7F=+O8!OOZ}EwI&97YYI(iIa&}3NcmsRIQ9u-Gcwwl
zW+tDg5r*IHz8;5eAXgem-MG}rSV&922Os70&Er=Q;4IAF${tnJeNHp@5?!=@IIW<q
zz`uy)HPb2LmK*2O+q=-i-~AZm+474Hp_==Zd(HJMtjn%KI}zN-T@8-Mwh8MkL(Zmd
zl<#wybe{%96NjP5s&%@#2D{GsfV)(ETEF26?0Kc&hOAJ>FDKB$sA)XG{>+-%e6+*n
zuL73*m+50<pZmgml$Gft3%8B)*|#qr(hR?F#|&1u{fNv_c?$M7*<gD_-zF4qh*Q~#
z{&;@pc)K)!%Ueybvn3$usN3S%;`W9B{9<{Z!J0`32fG-_AJ-=C7gv0TTaP8W9M2Tu
z&^eXueaj%a1D>Adt~iY$(iB<rx|;aWF5;$3@ERw#sz>wgcP)y3_-Crc>Ej8u-i$z=
zvnu3d$@Vz+vSkWd!BDec!3WU4@OmwAMLA5bdu3~flRU)7F$>wDSRs^YhMl3Um&$E<
z-K(@0{tQf*g>$SGzf$hsS0nhIMqe<wra{+n{pHGgF{bFx44)_|g;Wqneodx72o{M1
zS^wvUk|nisI>U1wE(1O#&s7JzRMS5(!H|;~5c?5sdW_&cfE?{GX100M?#gh<=Iq^g
z0z&WK*KvN4yd{5va(mTo*!CxLavSTlqLV;u1o($qHaV!Ky}gA+Qun1IA=zRGI0N>i
zoMRtqnK@=XE2w<y9T9r%3kHEqSB+OK>R++lcVo{-b&U1wcve=Gzl7|-%03Y%_w3!_
z;LCXgzg%+8S6C#vs9br*1u31Ho3mX*Q=?*O$7sSp^ifSv{<Jm<U!$dbOC_LMH(?!n
z!f!sAsW#D%FxYw8M!bxg;714MtFQyn<wgGg=l#*|V4};>lT&wBk65d#FP7gU!ot(w
zh#+h{B%qB<T+dHPFG;J=GrdW$DRV7?*->u+cG<+ymWqFOI0#+k(WI&r2)oZhHs6=p
zQ+5>B$~-v7lWJl&^)mMXL^aaY3Poyq0FAMVfp3}65rak{KMrpRBp*Os+H%+tOtw@?
zl|;e){ciZAuLzA(tQ{L}*$t+Fu!C1LflnSlpQMWKBjiEbTL8Zp=s!}t%+)Q5<#~VG
z(D4ZY0>5u?&IiBjg;@9@2$&g`4<M8I2awYPs3&FM!o4+6dW6+^Xv3*{p_OOPJPkC_
z(C~Uz^CL|xwYAP<69Pi&4-M-^Dv)5J+H~fn`The4G8J@`;e6vXaTmYgI2%oT2sybc
zck(umX`Jo8K9dJA#%GH)PM$^G5LD*qWL<r9Ja$m}R{fr*|55zY#8?p{QGwmE%<%c3
z>s{LW*OM?KhL<v`lPrWAhn>@7N|*D=Dm~bgaBy}&&^#C*$BM83Y!l3Qq&J+XhUnI>
zRV%(+?EzF4lv_#l-P2l8P+Onh6Zhz<Ar`^DkNPyKz)k2ll=Toc^G!CdTbt{|)MXNO
z^lPhSm?3hW-L;WO5$xlv{FT-xj|IO8yxVUwGE^)!YIk3wyLpD$E}EME`00LxS8y+9
zlXq%GT}yRdun6T;Gy3Wh#`ast?jqdeMq{1-Eb~XlgM1ld;i+eGgi^lLF;tv&Bm=w|
zfv(Zn)h|Sex^lLw`lA!5YwY?v5M))~N*U(`3stYE?X(`%wU7+twwt?pq7vq(R?_;Y
zCR(5bddiUB&XUn@8}z@x{_bQpiKjC8L2^exc%k_a7mB$s<Wo;+_ilrF4v#9tZ`nG|
z7a+=`_R@1D{U*wW)ohBZ3lA@d%T-s|8P*69k4kjzSzP9<40}i@c|KNJa|_OtQ?v3h
zYljhmB8xD?&WO_ZqJ7_*F7v1!!hA`|vusMzN37)TMmJI*pY2QivaTPFL9+EtpJ^_P
z>L)7}<;dPpvbk(JFFmDf>s@m<OwRr>B!T|M=;<-{gr4%IuDE%TG?j@OH^SNzl47TA
z^rM4ixaecUFl?B_AXCo|mu?D-kchML^3*y7miO){ud-SUJ_O%5&7ljKOrx&^A=p6!
z$tFMC@_+CNSIgFd6vG6SFjZ|&jmr-)mA9gHsm>spotTh=VZRDQf{t6?h@yBtwmXp;
zrJmUTfF)To?zoz{Adl~Co}O7Ey~M%+ez6+uZjhV{57k?I`Gc8P;|N+#9LQxTW0|>~
ze9eW$^_l4t!Z+U_kqzb<R9O3MLOQtav(~ULT`i%@O~?mlN7r1}>GNL%KUp?n!Oy-U
zpd2#TBthfUZvjs(wHx6~2=T8d2u`(3IIh;8a#iqLUlXXRm^OFSgRq7*tVvt4;s7Q>
z-yNMAMQMKW3gEmEnC_g|?PJZPd%uz@cY;4C#`t*mRz~QohyVKG+aaz`cxO3JRT*T!
z6bfk!oVd$(8BRXw9FrmTYJz7^dfW$}EUaAFFeXOIyTTf7M0sr7afkPfaAs`Zk!#yA
z)JS)s_mE4KUgDV|5>lthsyphMg;r2x3%*ZB=h*YPu;Jho;~Dz`#ty1C2^@=(Y;SYo
zkWi$>Ro@cfuNHq%6(glxT|%1QZsGrWT+v;fqa%5jTQsjnQ|#lIpVWam)<@K+UiBuC
zK^nlTZjAQJlnX|>KCN0`ZWv`sE<;vqENi?HkTtcqn6cjS7Oh(@1tY7uFiw`_z(&&j
zdZWxmbI$9GJTC03$&zA7e1&FCdl@YBM9@0UeEieiErofJp{}9L2zBP5DAP&6sn4r~
zZw@DWI>~5(CY?|wbOqpP2|O{){#cEkQ%N*gnuPiA^A+9YkzMVQ-JQ|F78ROIdw+Sp
z^F!+0fKpprGb%^V%gbK$A9^@=bAV1Fs|rw9NW|3u4^d%rK+_cl;=ex$2+A#<q_L4x
z-;`+|S;TI&3BUL2c>o2VfQBZT`3tt^zAhG9TErX8Zw|W1!O=3;%6&T!svG6SOia`}
z|4*7#kdmf}h=qR>7)}48^Zpvh`g={EWfl|=Bp~$r@HaR9<7BX?DyV99%WHN*`TVKZ
z#4m*I6zgX9YHWk{V)`@(&G{bCLx+lPsU2P1KQes)t=Jbtaz%2*Qfb71G&S*2z+wob
z|FgLjY42lgqi16tpBu!%v4bq#PLv{yhD<;bQS2LWcYeF|tFuu!C*~iGn)+|d-)T-s
zq2&f!@@o+sAi<M%YSfIdi?+08{?P|0K<$$#RrdLm^4;UI>D25c<Ka&peN>9LP+6J~
zJpJ^#C&QeCf%nSqgDJ_;T;tDy*g^#)bd@a4$KAOI13k_w&hR5oR-fQnEcE2OuiBm*
zQ)+X%O#C*wNb^fT?fgqXEf$^x{UM+hOtY5-^}HLob9Y`h6edSuOe35s5OPL)$6dg-
zeF9NnavJ)gP1noo;!@^)#4lvAS_ouT`=(q%lr2OA2ZqMYh*me(-x%>avNm~f#x3s8
z#$<ObW(M!ud^9@j)FwMh-M%&~Q00!2J(?eEOFn(3NUlM?8l3Ote$n%su=oLltT~<G
zEHnU9^k}3yAR`nSikG?Od$n-!V&uo{#AS6CE?iAsWIHK!h<{^+2ZUMTeq#Y@AVVxc
zi4F=`bQKRllje*Egq*KZCS=%pQQeaEzEJMQ8zSR<Wpc&LCgq{l!`t+_{e^DZ-IWTQ
zs;IF<!hXDg0EnJ39kID+(0X2*ld8_t+~M3gvg6*_?(Fhwb7$(g)MRSci`N7l8KfN8
zH&%5vpuEq_=YqDkGRz5v3sI>#Oj8N^*wMjlzL9&O-c)G#aZcy*OI>x<3#nc2t|1k>
z+xuR<S!%-{)twg?Ld0M~RyROz-C#@v<mo=xJ9_W?y{d!ydF~xavezf<KUa9taMOYM
zV;G$PC7@c2h)WCZGH;AksM^^RD((*D45)n(&*Qas18KP!$ZT@&wxes-wWp0Rmc>n3
zelzx}sNdxg=jY`(*03x0=FDQ+tjB^d<Em1o5M}0z$V#licxI2uXPD&}RLN5F3NVuh
zjKMwwSd*yaymTK~@1K-c@-6x%!#&5#wz}a5?<2Ab_MV<L9b9F1R2LsxNAA;s@)}w%
z<v%vB`flhvW-|&%-&-TA!EZjK92q`r+6Y1$&hE;hdjP#E+a2c3vJ9R;*qm({7QYdX
z8a@%aJ-BJHKHA&9)m;H51l>oaj!reZFS`&uJ3_@8WX@;F6X+ZpTNF=aR7ku&Y6kN;
z>@)8hS^`s$5Mp>^l*{}zE7M;HW6*J}N&QLZN0FlrKKIaWiEM{S)|IGd%_l=&r)LpH
zW`>~OPoB*}st=uRmRP)i7`%CH&SN^qyXCH>eYWQ2zTU(fNX1{`26XZQcNF-TWC-Sn
z2zm@6V>f&qUT9inS;X0wQs%~_#uHb4T-G2BE^&C-twCC_2IuzYvijHZ`rqoadFQ6%
zLLe)<bY>_3w)5i9-8st43#Y-Br}uA};7o4=kS(Tw2+)S>51`SxVE(37q#fRi$L`)M
z_FKg-oD}HHBQamTtThls0}bn(W@W+{zS))%e3|_(&kG-s@^S&&xrXW#RS_~?%(e<&
zsuo+1SeYy~%e!UuDy)qI9W(*|E^;<juABEljzz`=x;3x+SLmtc`K)aEqpgL)MBllG
zN>6q+1yzkem*y@2IqB+npZ#zl`|F0e^T4{}ETouwOG6!S4jXyJYVzH~>eKggPG_9K
z)BZi?sAopJ1E@X8)ak?r%g}Bqt)ro_r0u2ISEbD((722ykv?c#O%h|1*WIjgW9&`&
z=vLk`&X5h}V#i7xhMa4WL5HI^hmbbvF^)-mnTIwLhd3o=u>mP#VcuI}im_VBBHnPR
zh#P`Q)Ro)*Frhfn;qLjvQ_hoBC&7)Xid)JL#Zi=vH+1?4lVlsG8V{g+WT|h&)}p&0
z{N0{Hze4N-FiC*9FKq<#fk(j8L*?v!S!Y(%F)BPZ7H_8*!>B4^dJ9wze*7*kE>&4H
z#n*tI68Xd^hVWufVs!TE-U7cbiRacgy>8jh30n35n)wnArJcPWxmf}(TiyO*>rNnK
z<6!r0*mb&&v&$<<y#c{>dWtu}Ct-0@2GHVO-A}$gIU0H*?hd=@we@|b3G-XBSO;Z%
zw6?hvxzGbh`KYfhOaHN?!gpuKp<P9sPJwjhmhQwswPONp)PfTnBth{Vd%qQ;0cXOf
ztv%YtnuhAw?*$R7qzX*2awdbw_%CjAve0qHRF#%-!W`j~Ng2Kd(a%BDp1qYVla(_!
zEMO;rQE8x!E+vtzn4^c;jQNqCPe0LGjjZmQy-&vP6_B`3W=p5-wSV(D+nwY>+Yx$v
zSACZW)o;E7ez!eob-k$DTe`cy3E(fUQEwpiStR(vktuk?_Kx@c{n%-W^{mJkG$G8}
zX{m|+f_=&J@&BUz+%c)P)0t*oe}sZLDuKY6Y_0oI#pkl=szPHlu9^2v;FJs3CBEKD
ziM&Xb|Kf#HnYiU}EKcrF89&#Dxcf~=xuO*fI9C;%VmC``cF+rjNuZ7TrJbPw2Aq~K
zwER3H!x_0^MNdoNwG_664kn)%OSdiywEkH&Wd<Vh*ee{T4P@3^O^bW=in_Eoiuk19
zlinsVHNW7(&oTri0-^dfsxByWd2bQ0RmJ{WzTI7dK4jlF4LpEyYdzj|%n8MBr$u!z
zVSHIw#AI4dow$4Yyc#w7<un1A>Qt}*poBQN86n!iFyQjKr#X6l%)(A#CE;_1#Um;}
zKl6AA^U{c@_dMCQe{S*V;3&dPb<T>I`+^uM`!JX?<J!<|uK3mm(7R0Y+-pvbgYug5
zSl?WKNbVIGvV<m90;=IpNH>ANih2+A-h>ktE^lf+Myi@Lt8bp*Msl>wbWFH<Wrama
zOxNa4j_@fb369D=G|dZG6*gOc(AQ@j_$#t>09q8sf|CQYSWM*5U~y-@9P-fkdVb>Q
z$SjCvZNst96uqxsJ-dFgJwLM^-y2kL+Q+e&9xB%U^?+(XIa2aLa0DZYM4Himh*RbD
zl<w3lYpS#<2m7~ZFb7B<1zC(khL8WFzv8iUH8f~n|G2mhctY4Jm{PfXJ05_I7^J5#
z+atDM5!3A6+l<CQgGQcKaCYluE;dXZD;F9jeJ`p?QLGQU|Bi}GNuCKAG{H8NqXzM}
zk;i9C0rKKHS30Av2>I@Xo4&-ftE5Bx;8@63p)onH3cBA|-FHVPA!Y7JBcqBzt@X5F
z1+Cbpa4;L?HRi5;k4_qm9ZtoFG_(a?=-ROAaoYMralYJO*$JxmVmU!R-9ms+oqbJC
z3-eaFQQcYzK1GVyx;tVYWWSl4x`qtyrBV*GiPw;^{lY3BPi*bSE6(`MTA?=#bLZv)
z@4hDNkQz9`)z4v4izhQr3>tPxtYM(JzB{^zCW%?GOP;QP*Q*_hgNCONwi94|?hHpI
zD(YIOiH=VmcG&~FO1TMq&8!K+ycPB)X{HBEs&joDIcPt$gkTqB3HXLYNF;VU(o(CZ
zihR$?OJ%ED-=1PstspB;{vc~b@ol#NYfIsT+pnP4*}3cM+InB$9t}ILe^r0-Ew<Ii
zv;fV;r&oRC`6%K#&TwlK)A&t4&vcL(p0Sz0>&X-ND*%Hy0~ln#$=fw8a&F_A?2Y=2
zTo4zO129C`=}^hGMcghlsFe}n-yd_qOpF=qUVa{8ZO(V}hEjM!DN7uc$(1vkM4%6#
zuO|nPdT)Z#m1EfXo$*=QYtQpF7g>s|16F3!u$xkrok8vBJ*{rnX>yR`m_f4<M@?cE
zhfUsy8iJWL7SW?<Tx*MVQX|;MIajat`Gt<`f9eR<l;b>Ju3#2k#WZ)ck{V=r-OWJO
z_LgE=MGn$^w}(6@L8=DaJrR$m<3y{?zf3tgI_5?Us%)#VWl6uA47Un<6NkjMT*A-i
z#5V)Ly`n|`#(l1)$1*C7b%_Iwk$lf+&|nanSAqdNKELM1K?j$c*Eq2<AnrGouCVl}
zVtOWBbuLRR-D@FyW9i~v5#n{Q%AF4G6c(}7R7x+CA#gsgB=(o^U6e}<r?p9pO>Z1#
zANmFTJ8F-?5N`g84>e6UQ9jl@CyS*KrZUFOY~x@)Aq)D=BAcK0q;XfWZNNH_eQVXD
z$|@2`J73rr`?DAIcZVrn3r!6}lJ={D3Q-+TX6)$g>PL!dSM!jPJ>6a^kF+8L!-T}2
zf@JwYa3y)4_FsrYhm`E?nOW{v772!$>&wh^RHqM7xnBN6=f2x%uP#528r4{hU+gh@
zLTM(wir>;K)SF(_1M%(?fAs|N(9jkJ7IMYr3->u&FT&VdcSqV3cWjq8&xv6l`F6p;
z6UQ|6u32bH0{Z^pY+SuZQ_*uqcVSK~opZ6kB!blKiSht0R3}b9XF%b9k<|^(SUz1V
zHDt3|)8zz{6?-WvC#yCjEu#?(s8vo`W(N#-<iYOIyZ?(h%LJB^0s=87K}NiVi&9KW
zcJO${eZARbkY2U7k=JLaV2JlZGGe8rJh*_lA{yRovgeGYQTNs6>GzKgK{Y}RQ%Jp;
z$y9tM3p_0Q1s2hD?y-qCL5eqcb1kDUDr@fINc9g->-T1>iK?3*#lrkKj{$K=-%)F7
zwewV`aD8XK%SrdcTCL3rIUA{6lQb{!+g8SR&=D?}S}B)Bn&YT08_~}dm0Fyo`m-##
z>)oS*0l7~!2+S6Qy5==l#6g<`2Y{URe;+4I=PpC{(=w)}^bGI1nmN;boi#c?<yS7^
z+rs@63r{Dws(fBLdD=SE+zDKt@KIrmc;h91`gS*&;%UX$?Zs%$xBC{vvz6BvWuLwk
zNTF;>eLFGJSA17$5>E+Bd+PN=zQn=&rgIdmEM*3<tE(raP3vN1)!JZm8?vS@m%)Sy
zKGmFKZ&(YvGN`Qc{h%X4v3)9E=CPp0HxN|evpR=0eDXYlU+`Im$HK5{tPLP0S2@<|
z>&IaYnWdzZyW=!kRVRGUe**}qW&8N^ZW6a2wIM>^@tZAeX(KJhq_PT7I-_ZL@bH<2
z`$B}8;fcggk>}iemq)>>Qh*_fFsnL$an8V?C6g!HGl(P&BK0UD-Xb9K-t+}KF}q=C
zbo6lo%;cB>?=AIokPUC1BA>0q#a^~0Ma#JPY0C&S22xc&bWf7)ojJSm#h2x9+UWHd
z*SBkXF$;e{J18c{*%@fO$WIKU&$CsP!Up}n{npMf-og{ed|hnLef9`z2i^7G$VYw~
zCJ!K8*9VX>VDQ=M&OvkA{iYXlyZ=9tk3!D!GTVl~i>`KW-Z$2td@O6m)BK*vwQuOK
zKB*i&1UPIM$+4yxQpRsa69oBS?*TrT$#Ah*=d$ROp>2NOo~KyRNkmAd2eCOX-Q{jL
z-ybZ|F7dD8SnG}6N|g@gZS<&Qoe1kOhPrrSBnMf_b<o9P(maBHl)0USe?V&^d;x8}
z)fAmsl(}sTs2pCpUmR+3z1$QHvzurjt_-Ja4e!dLO4yYD5;Aq-kwBE<BQH=OM<(Ug
zK`lpMl<DGALUyBkk4xp<A<@e7$ZCpab*LVa$WZ@2j@N4t4&r^oJu@bY&NNjcifQLg
z*H|@4+Z?AAxjawuj5>Q(&8466m0U<W?53afYr%-Q$6tA+rap4@jIwz2F*7Y`CPV#a
zX`;(Jp!pmHro?p{SK{;7FioXxBJqGkx$$W$t*cYb*12H7F(%MZj+>tPO@V7bZUG|O
zM`M4A*^nGl2yN9_86)G3@jXNKo-^gWLCf@}^8?7)YN6rQJ^R~R0s+PS4?!57H*zed
z`i-V_K0j<h-YS&|c%^V(B_2R?K}S`TErd8%pY(aEcu5^w=HF{J5BfIMnUF$SXFqmF
zf=(y$>^2pgQSXB9-t0)P+0kgQ19AvyAj-kghV@$a!q*G0ih(!I6+)iS%bMM&Cc$#L
z3PK$tiZzb@J>8Bk2@Nl9bK}5~+a-C+zP0!9AA9m3K7kYRoE?beI3tkgF?fGhH=1SK
zr47{O5D<mVYpO6t#Q2Xx#XADn*XmNvz8{7>Sev(^?H!z+HwQy5KEcD(!?`6$Ba!}O
zQ18w~^7spxqw@l9jIWbC7mid6%U=+6j^xil%d6b1vn<UDC0AcEI3PA&pEn-yBThHP
zD?jNMlt${$-3=a^d91u2bXgWu)f{)_c4M5`diOQmYxNjNApSiEwjoC18&nxv-_RzF
zc_UpEg0Z;7byR?-@~<+gh$S2j1i1FR6U_{cPK6Wa%(OZ!b-epR+H5-?>L7&1+zQ{U
z3^)>db$Y4Ai4$X7?}`GS1~lEE-0B3x?TOl)Izl&x7B<X>7OMYbw>R9-*&#~0eyPWu
zg4`5qMa+#d&Y(a!b6t1JklNAv6hHvQ<v>=Ep;~qCINI@he7=!M^Imu%rfaWWWwD*f
z-(1(i+VY*@_s<1c8a(18CyXBeN2tMh$pG8c%KENi1H;(`T`8OKZ^!5q$=YVaB$Mwt
zHrG*ogtQf<u!8{vkNx?6?tc380PsL=8Qb)|H(985TB0lx`VfR($v?t9Iwl4BAMCw(
zJk<N&H$GBS!l{&yR1{@P_FaoDTWKMC_I<Jq5~Dh)tf9!Rh=h@KY#EiUY-KlN$R1`0
z8Os>`KF;^Luj{(+$KA~P=6t`ub6wZ@!{c!t=TZ4A@6Y@FdOcsy<%V&ONoKg{0z<@p
z_ld60d<hRkqFS2762Ei%*2%7Pin6F9Swj>wkF`AY+Lk*q!6z;9{fU=Glv40$(1obe
zZ{@zunqFn28_zu7*%H&wL8c?`?g(q>(0*k_R>mr<?!#l6T0e$W_)Qb9XASDuU*Fyw
z+e)&FIOOO*j2yeuO-@`(^2xgbZ6|^cJA_27XH|>49=+&yD5T^w6X*4Ip7HwMy85w;
zVy17|0_XkZ-)D49nkwtJd4)__1+>?Cu)J<`$$vS2rSiDVdPf?1_sZ^%GH)sOvyc`L
zm^V-bRTv>evUlD}1bVq*KGFXlaDw+b;-dEah97^hFsevr|GZ8L@gW=@@1xK3id`P9
zhN|reXDeXf;5mIK_?4%Q$%M;b${U`1ZjHXM^Phs03n^)>?@V#4O{>pv=&I??Z&xne
zlr;x=Vm3&KVqJTg5;lTtjK!`(PzRBKL-T}tEM3bztnlMod|4argR+IPrCekg=cA{)
zkalGCl)Dw^<+x=rG~6GbZS^5?;KNYs9!-yzre~ad<usWaE01yO^F_QUyAhQhnx|W;
zU~qMP&*@%Kt2h+mGDy}DXx+t`W1#FRettKxwjm+V82L>6?snLH%L7qtsHDNmPF^A@
zSq^fw3;7s_p|S^8ZAyCDmS3CgJw5m&`E1>pliNoUZ>d7`IRl_y{p&l_rw_fS(QVtl
zz`fJ|#0zv~mu)$Fzo(jHiS%(Z6&G^P78veMnI`X6rdwX=a+x(+*-1)sTuDcpLb9$M
z<-WH1{P)m%p%1(Hytds@bb7nKa>9{B<t4+&0p^{nJ;Diw2@z5QuG+8rZ58miQ>-on
zgzj}D2;$dkbX$FKsZ@4&$uW5EYVbI*&i<}qY1!VJOz?Szn`dCZ<(%7dHboPnI?Ov!
zcugZzOTJSwp4bI3UlUA0bG+D28XD257REGjyxR&po4-qQr-APGtm5)my^f+J%axvi
zqFIv<uM2R_4!1i+cf{TNq<6&X@YAjCx{5~&Fc6_{C~K{5PI<JE7=ZW*BavKi5%sdG
zC;C{tFTQyjUAw>A=y-^4Mk}dC8r`gLVp|7O5-!calAylxI{mJQIF(xC@2hgj_xyb`
zH8b?Qt=#;CJEY%e9qQ@2&e3aQ;N_gf|CIT$`t9H;ftNRT4nH8pEj=R55Cms$kd)t0
z(x4MAMcVt16V4AJXxLUj18SO2O(vPG>;B`=-rLY$@R=RU?3Z4%=SG&bPILz^T!1cI
z7TQ&Q!UiqXZ%YWyTa>t1x+>uO%T8zeKAZP;u2w`N3$INdsVbW7#tpTjL<rM4FNz#)
z_&j*rD41`@GI?QeelAGikf8dn&bnd;n89AI$?kv?WZT@qX4TZ<r)h6?H#%E}@;qtj
zeJ19<V;KIajGiyb&ryKBnd?0|$SMP3p@^M>cI3;g=As0oBl%Kj2C?6kkl9xceKL7>
z7q67f+H}4)PM4ERKT+jiX))i_D-%{27F^+e(^rPzR<=GHzHSaJm01YqwDRSd8zo`n
zkz_w9DA71^jg2l_mF*(kzyJJtiC@e8W5~QdX#Vf@5B}%dhyL57iDybgd8!h#B9@(j
z;_MuW(CJ9#u(;nf{r!>M*1D95JvPs*tyxMNR>F(us^l)2nfng=pJj>-AE>F?nS5lO
zVybX!NBDmRx`O^Q(4{Inoyu@voIbL}U#d*!@|uFH@>Bxy<m3ch1M>ab?=!0qD@D0y
zMK6*B=O<t+B3vot%9dv>G80Q(DXT}7xX5}~<w2e=YhN%;^8vMoh`lWYVv9$MBPIo^
zcbT{dYt9(!wU6@(Z|iM;!sNN~+hv9&+b+|yuI=VwreqR%zDIof39}y<^Tk+3APD0K
z#JKFZ1oA!aAf||twziwXL*!a*l_p%8#wSj<^o=WwCAqxD_W2|`u~oh`ewN!PnHZCM
z@H_*3vw?lxa1{HfdsXk)8wH(V_TbM*8)LH^JAHJ4>AA+RR0R1f->cKL<-Q@MuT1XJ
zwVbAdNL$+@g4Wte5liYnkVWu$g@Jta3WP_6yhq}Eyz=1g?*rI?FVG)aiy(!q*(Hz!
z7F}Ds?OZ*QJ&d2|Q@;htI4HMn@dM`jW9aUng+8IA-dmYcK)I_}u{b?1XC*V7Ic)0h
z5#V3HDg-ZFE}%q{`J3hzxf50iuJzi(q3v7hsXSfiU;JJD1JZ%4zRJ6zjFnzahWDi5
zD`fFWWi7tVt_GsCQ3^Ubj}5<q5ZY*Cjt})N)8P(8@!06ozeodq_?GooUA$Sf!-AR$
zmyZVvEgZhacSGz=={sA5_U_TIhq0{Bblam_8Bj*FzycVxuOnjV{B3DcN)htCavCKK
z88=1=R>T!1_2Lr86T3#)0zXh)IXvGVF2RY)>&pwNPFDK~6K^K7`JwIP3(>NzvbmoG
zs4se|-z{1ob(b=gt6Trje*HB<dLBqEN9~hTr}DixLCTZ=xpzLIJZQG$y|#yk$V2ew
zZy-xYlg!_!qXQ`YcG`9aJy)IdsO<!j=B=eaVfVvGNGbCIr1f&L*>E8;DXeEA(Jg-B
z#GMCJUmMj;^h$1}lbvGIYay?#g~7`|df}$OosG_ZvNOQH#}-S!O>jO?Lw1V?b?8@u
zPMXSlr@l|_uR2V&&6F&TiAB1>ca8NMcZvxKOf3d+s*E#+-dFh1?D|*U<gan(Jyhz=
zYId=CInZbPK^7gepslr2jxreZSoYoU5j{n54SH(tmFma(TuG>iJ(r{CEqN#2|4}h_
z*2oUDOHY6cB-I_kqg|)PFBzK*oSWV0w?lL+xlTu!sI~Rcf!)dp=$%*3S@HBAe+IFY
zH~O*K1B}l?*7hX$PLCJ05hS_Kj$!pg#smg`dnU7W|9tS4?Xp}Rkqr&0JCM|_;CjmU
zyxWi%U<WHHf}|8Z;-B!5EZW11!vxHTXNZT(1xR*xOON*<-`A0q6GVHJ3vRcHy7gjO
z>Ij}KGR-i<P3@yKAvH`M*;+Q46W!gB?+yp~l~xu9u}`O0WQ&=J=Nm(;lE6T{4eyoj
zXQe~U1kX^Oy4=c7y3qg8i&aGG4vx4zDz$O{#F)s?bNB6xGA%?}%SU_T%jXSdP^5x<
z=ItJb4;R=m*5nh+q-dTb60*n@A65nbP9RrKx9;ov%m`6EX%$IENUCSj>$P81P~Dm;
z2dMvDsJx_7gVM(2Pu>1!mzk=x-qDqyve&GKKBVi}ZRND?D%9FrI32GRmc~^oe^oE8
zdSo^_{0W^mwcFfmo%(qjwTgqrnVzFjse+a(DlrO3^7lQsXS-cRNTcBmh+I`(xNlf~
zUw)!j!}hJ4_|VqnXtak}(=^93)l`o$YK4bmOn%msoFegMZR13{!=k}#Z*I}W(zyNV
zJ$Ym7A9jD(*CW%=%Au%pSeA9kpo$y1*9T;EGLPn*Qu7EUmav;RfbouN=cwma=4_|>
zAPnZGl?Sc-Q<`H5DZNT|v89B8aVvzJ-9g*(3l<O;l}bZJ?FF{g4s9#zd|A-`V`{45
z>*I5ZeP%`<m=^U-JD=ro^yG#Pqg393>^2PyGyl9}`eOHjj@`L<rp8A<a3MSLcuR~0
zh$F^92L5SQGe`R9D^c$r=Qh;YZ}|zMat%)6Yx`y%AP0}EeOaq-yB$&Jt87Ew>gPR!
zAM>nptJkY5Um05^M=Ti**v;FJ`AK?lqto)z%RTt;xO$FMChC<l)tyGN%rKJX{O`9N
z8?Unr%|K?Jcv|CehrkUt9{%HxT-C#V;E#V2FxK-u#FW*yrym~G_WM~DhR<n;Gvu$k
zEV{32u$-gu3f8eODoy#-U%nqy)U*HoXMrJB`r&l3@*cCEFsHMDxc-l@_V_K`dYoPs
zw+B1yl78O_>!rGd*wVmzy3I`nehunK&{<JCXQ)=2Xu&<AzX`YG3df{mnwzO_y~{B@
zG}m>&ygX_;r`D&X*4d8ReGA=&H(@8Hntm~#Tt?E>;>kKMLBC@i3Z+;^c+t@d_k@fy
zpH&3kZ#aB#SiXc-J8+71!zJ0L_EnwZc|+{Q1sy;9G<cI<gm<}(;Z1X#&xZ$URIs1?
z%AJ?=vfRxy?C*o%*SHqVe$95upz3IQv7(efUQt}z%CdzP@{LA;kV#?5Pnb;T>l5Ry
zJL>5r=pZf(6{MjFYIgkw2bMIDMacXgDZGS!z21O#hw$V@-z2d_xAs|7RT)NUcx}IQ
z?<yn|r$mqW`h_>IA*8J`-0C0^#f#t*za$|TBn<rD$O5Nb9<v`+<v)14GQewMU*o&A
zlHotNjcJ^Lvbek*j_mWr%>$3}UL?(y2|W)NP-9@|yh)Ium$hoS<+;tP@iRo6wVTAu
z4!iw?nc$W=rv%?gx?Jzp>x^kJRjpKV<-KDxr+K?=;$Vb=MI*U7(~`fr@6AEa#c~yo
z0M&K;vB+0{9e-?`mr8>0M`Ek?aH4_cuR;2K*(wJ;AOay&Rn&wp*&B?#bH>*6`IeB~
zZLZCWjZOCk{xJc`pZO7nP~4CEK#ISVd_d9=70_q<kQWycDGh_($0@t5ztQci5#u}Y
zBmP7mM2SzQGZ~14?tqDlc<9PHW<0mroVkt}%X_rTjPGl^X7CG60?e_SiS`uoB4dn`
z5zoV7*(WAFlY9HsvsG`pvb@;SO30G2+5MjHoy8rGx8fhTYlz$SzK{Q0uscCCh0uCP
zp@Ura6V^<hw<t@In>EW?ANQ?z-`C0QC=Ym<KE>WuN68Ex<Gvb$v(g&N^3iS#()VTJ
z*!qe$%58!T;$p)a{(+rDocsej39xO4u#=>+iA0a!iC=RNitXv+N`qF~>&@XIx}_C`
z<psfCUfv%%bWR9Wn<$?p_@MREf$u&!M9_IV5Xbl6#-6_8XU3Qb1U4f#-4QDxwavv<
zlAOize2hPqP0OdH8s!~#`ga&xM4ayQc1}i`18lSV&;zb<+|OR%^8!0{{tH~9cdaLg
zw48bWaQPjN3QtFZ>BB*-!#5)51rDJ4p%2YKdc<VCMOT0NM~jXTcYs>-mcAb?vbCO1
zpHd)l?mj(|bR=ZtW9~GM{s}`Dy7mRgwhpRr7K8s9AV$Y-0H#8tWG-usQQ{{NXRjSI
zyqzyfr5P{nup?bbJpFKRkHs66vi`Wi@FB##jwN^brQ6qsG(|kKUkStcHII~e|DN{x
zeB=*ES#Txt=|neU@FYYJ+1I?x&htIL>dUAWNso{s+Jr^G=L^w_;^A(l$9_FJ)2F{y
zrp)>w>zj0Uyl1@iB0`$I0DsPJYd$f|CNe4Js`s@|QN9;@w|Y0A3V<iIp2bW|y$Y9H
zyk6L&<DGxPoX`2)Zh!ySRHY1GE{PDSx%u+(sfOhzyA0s#-%!|~@dvSXWWlrNRd`C)
zcwQ_?x!C_z-DSj#IO6iO6*TCd@Z8Mj6Ad=XeUE9A?D=5~XT>_G`B-#XmXY1!4@bC)
zobTI$TYZ=Ko61(f-)bIbw%KRilmTS7Wcy{BY7IB@U(zVF+ZNVzTC?;vYG(JP(2)^d
z1krRKTcBXVoXC2smiFn7R?R%F2x`^rTyNPO94f!?X|4MwEI5<Q)c{$Wh!!v7AkBU+
z+Ew}B`1e$1qmfl*mdw-vGlw>ZXnaqfS)&&-VNZRDWQ-c(`c=H~NzKu7*1HFemP0sw
za~{~{+XhStnPvnX6{j<9@T)W`qWicMz^!+ts<J)3oxdW#^li)}SI@BsXD6XhLP2(U
z$(86&K@GfBsyEChI0?6e(GQ3cX$q$t^GztF&A+Lm*^j!?xvW{VY(KnZ-$P4{%M%jd
z<P*tkuD1qPgLRZY6grg0n`C&!@!dhXM?@(j#?*JEZIPn$9beybL^gU%9hP(gT$NJ-
zsjO09D^m-M*?{-~J%?@GcV~zT{=0t=;n$=-<6GUt-xLe)@EK{`V%fN-8J*O3sHb7(
z8zflT@Ik;oxa6hCurjY3t(`nwH$*ai1-FP%%+DzhFZhI-{C9E6ePp^*{<o5To}#wU
z@9$pMdXR=C&K&A9c~rU$y?jsRaNzc9M;;x~OaG$#)s6H1eL}K8N%<EE<7O#j$&t5J
z4ucvZsV38S&I)!*8U2O>*0(<~ob1OON<(QeB$i9o7Tp|BRVMvjcrIW61pRcVp!l>!
zh04j&UG6^brZ!b%0Nz~}B+qvNx<lO<Fj^GxTjos#tSHj}uD3b$U53k}g%l!R=lOi%
z`T5_=>TW~4=21$Y6(i!bV4MAa$=4@n#>G^T!rA%?U!&jB(qVkv<{sQm{^ets&$ox-
z_dXyLez57oP#deI0wwLKIME2k-lKTcQ@mq;!qg<a_PsZPghVUR>q4S_v)w|&Vwo%F
z<7_!N=uxMY(sE(&d$s#U7n7ws4wv~5SGB%o4VhS;ZHgQItnIe^Z~Ex({m0*|8+iSp
zk4F5%z>6+OwtB=PMGvKZRr#9%&$@e;S4ZGqb}B~`Qhu5MjZMtbT~`-eWN=7Fq#e@M
z7fxz|W6co+JNOKOP}e%Nb`mx~6>XpnnB|aL_w+?@O_b|Axmc1sr@(%>^jPJ<v6tI_
zKgj%Cjc{+V`oO!_=HFvYDXIOBBnDqH4HWo42_kDov_PClY1g^|=_Q1Jzqeg53{Ukc
z{{O^09u&@+J%2ShKe2x|*1t;etRX(`K)O`qW2QIEQ3T!2kuC1GPNXuoZWwdO&73qU
zDa<m}%v203iFWYp%Hh8=67#hVXLIu0E0yghPjem9l$lUV$#TTDy!1MrNRq<pylgjm
zlgt=pe2>fJ2~@_z4!>$}e#$re5_X;HW2F8vUn8+{^{f1tUUPd0#4Zf@NNVzby4nZt
zEkq`SjwcdH^|vNZ{AC#%AOeQy6zGfa8o)Ati`M15_?FDys{t>1wmJi`R}lo4dE^5-
z{5ZlVm3d&pFY{%N<E@qmKL<DW6;G^x=PJU<g-ztRY9vW;`TqBso3#j*)8chHid;3`
zMk$X(oz;q;tGLWq2Rby<Ic0{)y-~V3Dc<sa8w@JUH#iCC8ofEN`R|STLdjuWy0F0O
zJ)Z4Qha+Dm%ag?$ktJ3EZDh2SJkk$sD}`jAHSpflSWi;Ruwx<V5UFiw^v6UIIeUrF
zg%vQ-4&fyj%rgx>91MnpkanT*w>Af*QoqgIPop&V*e8LTV5eP?q+GuKdF<}okiXQ>
zd#46s%qMx@{ew>j?0d)!-mn?LH`apgV)4CX+vn>8a7cz%&`L7zt!yQ-Dk8h4>z|HN
zrW2<pu<NGR8(l8!0CJx6FO}+ESxZr*8Yd$*hJKO;L*nQC<v#7%^y4gP3WUR#>FqX*
zDd+kZUWE3n2LxoV9a)snZ%2BNjG6Mb`ZTw;sO#-XG#LvUlF!wvi7nwZ`kX4YSfC;?
z7FgU~mt@Ez<Ha$4V@seERsI0gsb3K0wUgYz&t@ii8GVL2zT5@9>hPm|rz?nDJiaVn
zxknMZ?z^gqo0|Sr(cW(144=l!72TZuCw^oX#20m)o+$Z_!9KskXT7(=H*`zr3BFWD
znXP-oJAL3+Q!b|%YyJL6H9VCRN!V($)xKAjKe22gyaSd(b#zZ-D5iRt2H|US431Mm
z8=hv3x_c)dD?23J?wKI)+(mK3M<ny6mT#5Th27g_xXy<4GR_2w-P2&+__Ux8rEc_g
zc7IaVM82wjdP{6~;}&DeUDZg-(IoV8jm;%J`J1{j9I4Er8$M3zXnc8Bo2@Q)dHUhB
zLSox9+Nbk|3ytlcyPXz_$Tx2i4dM+FeB&0GeA<wm>L;?f7qm%=&1i9$-t{jtE+Qi4
zx(RyanDAzo7x!x#3Y2P*r>YKwA3(jUQ}g+#V!DaCCMQ?9rp<Bfh@Y{ro_f(;S*!rj
z?vP6-wys9w+t!eLcN86V8Ec%mujexZ50%L?b&{H0zfa7F&wx&w^NagMi;-W;limrB
zEei{rKm65Yr?fRs6|9cg>&aiXdSdpta!B!kMsmw`iI2IqG5mITi7+lT>6?hxDdKlN
z4)b%LtV$VjkVO9WHa8|S4SVJwkquE8AvH;~vgGsJqS{kt03+Te3bzNtIydpAazBmC
zC}_DWz%wSKE}g~tHGDVK{TefWJLbvJ-)>6X=PF<wfLSp-=A?dZ=d{w|XiQBd{E~<9
zZ2!gwnC@jd$SYl*vZ<A&DLSQZ;^*XT3c~wUOKrTdQc82&)$*SR96S3$Z6C8!pO8~K
zw4CVI_Po`=FHd6KO4d5oTGpE828hoFimHe`Ed&2><66CnZ{Gw1xX>$mV7CJ{If2ap
zt3Ba=`^_;-58w6uBG+-qM767I^XRR^cjBl1y4-D$P9Un0cH^45siQ$&Z&o56^U$oT
z@$whq;c!H-{Pp?-FGPO+9yz+B1e5GQL=_@tqV}-lKXGr~)ZvM(%gp(<SQ5)FnyHhC
zH?OxX`Eqv1`Z|v#=9&2}^<4%Q!@LUCsUjOMJ*8+=b`?gOB7?s+0=a<&iNETeTnMlg
zCQCM7^dWH{^^-Z=e!Mu|Fe$~eO~T~>{vG!9?G{G<&_vHvCd_84JCh{Zl%O{HbJWWJ
z%~BUPC$Tw^HyPjZK!QDX?*w}PUNd#)l1sP-^ez-xt-k+UDWk9Hy(7kvp>5PjXVj1W
z8_4&j-lTiC_}YV>h(f4|J{R%0vOED26yYnlZVwFhF8bn=1<NuvQC)yh=bW<B|H)Kc
z?M+BSo&&v!c1eK42iEpqy~yA`2GI_FX)svX^%Djed=rYbPUJl|Ou6V6a@%<Co7{KN
z&Vf~Y`YOYt!}EC;P}f)&x|J7ZMb|<dVdJiq$6lHDNkaS+_`mT_Wd0BS$=6wEqMMWr
zS%20;)}JFzsJtzm#dfC3*Vf&=KQsTkRfTu_|7PV!JS>Yjx=y3PDrBwGXhxS4bRilI
zVm!mGMKB!&r=mI$pig?+j(Rye7X2#ydg0x=F%G^yB?Iq=uj<_0cUK@#H#`-u=%LBG
zG3WqX<<f)J2#1g+NIp34RyZ<;Ahhy$$A4p>#hV5Lxh>SazE+U^&CmPG8+V2kNqh8Z
z6NI(Sn#rE7epXOZ=rZojSaSLV`aXPDz0TSv%OJ8hDKojsyl1VGl*XZht8D(mPO!q@
z4A2_x+&%PG#ppOhDY4*Wn&i1Lhd?K1kNX~SrQq~h#NUYG*MveZ@|IDbl>E9vecTdN
zIi>f#c`Y($z^O}0w&PgmO9!j#d!-TXF5H^cCsn+*MwEY8%KqX60$pbWzD-ko1#t|F
zeA-1sJ*PrGiddARqYl3jLYa1{dSBzZ{%rMm!S<P2P6?y%d;VUTVW)={bxSLw#+b5w
zk1}ofG>W%2@VZeP7x4+Qv|GIb5pJ@b<eqlKd-UKOq+)d(-}@ZWblv4rqMt7JJM3=S
zk%B7_+udO$CO2o&K;NO&$|W6ZDw)0GtM9Q=v69{kk0*cIvNJU3qrR@(#cihLu@LVG
zq9IxKL;h`)5Q4eG{9#;06CMMPt8i8BZ7ud%fXwCWr+B_6LyBkrG`+QEGCxj?WH9fB
zv29*+6;Jj+<G80@QJ-};FE6h1Gg`+Q*ZCRZjeQV5Bfo-MJY3xL7|czqD%X1`rNpuS
zV22UYbt8GYgC%tW@0PWRarf8{CrhnnKR&I=f1*;*$5swby38hx!xSql%&pav@`?|9
za>b9ie)4bf#$(HcL3(wFuti&w!B%}6o^866NsLE7klcT_>solVx^RB*sesG!widMw
z{9%}rBfFwBi}UJVO+~%S6bW;4IVk-_kMdmTGvP|G3OQ|O6Zx6Q=bb3}gUP4N{}qsR
z8N>J7!DkbgUhRtmu4^6h-Hl`(Y*mNVi3;zyKinL>9e<P$0?1L==#tA1z2?VJ9uD9z
zF8#O9jn@~|jzM}~-_qVWUwMRGL`Aa~^^yk=zCNh^mwU#D;+Fo2ZvCZs%?^E`-gj0W
zyP{lq1S@K;Sjoz6$5$Arn!M?jJTu(m`H1lKo_2hfgC)YhUE@oUl{cef*1XKY<kN0#
zkJ-FH7!<LD_y|Z-?zGm<(~Gp7!xXNyK(MS`^SpR+qD!6pLXHbir&|)x`wIE~97&l_
zNQouE#mVPd%@->2M}3igneyd`48~pk`zpn`rO79PxrhVU<Xg)~E3yGL)JEEMUfM=!
zOn#bZys~;LyiADG{ag3`FCYBbAa9>N%`CMV>8$0aa$3vo5@D~uihUeri2W0g?2C-*
zBpr1~f(f})I7ARIg}&wx8QTuJ<ifG#xK>@MVeXYK5g-x+mKJKC52p=v1fF!dCVdN)
z%@&V*VB78`QKmh0T64?VC=Xu%u_>HGZL9N^`4-3s#$B#+=3x<0PbXNAc-*t9%5cvB
zVUJJ<yATo6!h15<7kAgK8gl##99s=pmqysny<C?@#E!W@(uiJMa$LO(D(cs4S*P?=
zR>=qFyF`vgYxy5Hc6OSZ)XdTpQsoUHG9MPZ?@sPzY1&86(yJI=_q&%4&(&_;=rbK6
zN8WbCj|o0JhVIRelKjXl;JPzes>?QRSXg()#K|YK4fV;f-LNqO2Suzn25pUetV<j_
zwewVZRN%p{ziG5y9ejJuU)SG7WY4kva`&+6Z+1V~on}3f>^`0$e|a}rl}-NuRZ`)v
zw{#WmV>j8&m@w$hAL{MJZw+zhycKI&-gguo8;%y*5hA1|)$e`N&x#j=(w(nC^VY4n
zM%%CnXI4gR>zLjFm;UH*_6Q@r{iTY-l<y3u?CHJ98pw4c5&x(~Wn0K)p)#6;e2az%
zu``RfiDtWVH@rQDuP<<w24C;RhByhmaUqO*7Qk4!cQf4dajj3jTgL6USYw39%&6T*
zik34s7uo?Q?bxpx5`!2R-~Ciof%s15t8E}R&{pnPw^BS19MGHX<8jGe*v6i))g5;r
zjd4`G#CDg-T_4;WO64P8oaay2Ud`;K`$Xqr#Y1h|$L-UK6MfMJPF%ZrQ}>9}ekx^j
z8h3C_yn?2Uo@=udlx?s&RPlUT19G{^*fJN8gHuIzsZtaPx0AZZ5Ld$Ag)EA`x~IN)
zZ_A!>j(LU8>t4U1+&vAbDXOo_qa67ty>s;}sl+Hb!eOgN(Isq)0xr8a>|x~R9qg8)
zCiKPgMQB~Y{0v4qfQnLnWl(ugup?|BIX9CFPShjJ5L$)Tdc(+C)A&##Wg7pich$Vs
z6c3|D@TR8bkZjYZQDa+z@R3qE$6hJ;u|z5+{^k&E)GVaiTJFFp73%txcvZ=cKDtg<
z?y5f!hR#;~4O8@hG()oM74;y&izwM2mF>tl1RQdR^{-0o<^g(W!$n{#^dh4bbuPNW
zua&`v<t_|?Q3(Mt-M~`@=Q_`mk@;L?Z(>F3!`n-wXHehJG9%5Uq{r{tG`r|aWAV8o
zzdxN+n`yn)9)>1mlDtWFF%Unuj`DKRwGOei=-TAGCOU+ges*wGirrgDGUZam!<R`(
zuSyCU8TwniwGP8(zx-y$7)0>>CKz-`uw&Z`rw9^VYSnWR55JS|WR-X1*bKgCby$82
zWnieG)>~rZrvb}x=}y$@Wm2>8hxm{)PJ-$dyfHns2b51F6`ryj*;_a8)SW?-udDpK
zDWxj!g;G-PWF3~PZ2CB2|I6p12jeWXuUlR(nXkBq<KP5B8QW=$!7lG^M>?<)2MDbN
zX5)kb2eLs_K<mGoiKF&|d;@JxK@g}=K0{>qp_$1nU`B~1q)TJ91H60JzEmKjmN6d+
zr{^maE(Uo^QloSK+A5}vJ{<-0+(?~ZZk({@07Z3^7-m^drx5$Ws$e8>hwTH)bbUtr
zfopbs?+}4kZyp$#y;ng=SB4y@ls@{U6#8cp%{0l%{kTHpBANJOtSpHJ69rLJJ!Iu?
zG*heW+*v96s%U>f5n_w1OX#J0b8$Fv29YxgF3Sdot)ui@K#;<9@gP-t;IEtB@(Zx9
zB9-h&c=or5Os8A<B|+1EkCN_Z*=yAwH{845Fvg{FJrO{SIGyAr8X=LSdbBxlzx1h(
z#|P&sDpl3QqaTOiimz7A3OCGFC8YPNGC9ofzVnj5Yur3%bn)StYAl;;gYs><P|g4l
zC9n{49`OjJf)Yp4>Z2qOl^y5wde=yJh;WA)fM-h9<9$Td1`NLN=yokwxiI%F?v-cK
z{~Q~x{pPq(z7WnA|Be_MzE%of(n76$hM$kW*>-=XSLxF^|MdEC{}dt@+6tbqDz7vn
zUswy<%yQ#3%CG43GE8q@m6uA$dilxjdXxtHqQElmqO0}IPp5b-*puCYiBnI&gt_!7
z@SXh};R%!{wala$qMqVyOg<%>sCGI5?VIq2r9T2SPxW|p#{f{1rXB9ofK|OWQ-C(i
zzzqXfC+L8##OQmEY2Q+pzuNTC7zE-4wo!=7PZlo}NMC>cOyVJ~{ILumo{4r>-fh)P
z$6L;q%pJsEF3eR!+rLGmwPBf^%bFX<mCG%Cd&3zV?qH~V&!yzNZ3DQ;72XMKe~!!Z
zisT`?8;(YMW<SPkt%X7};PR!4`H=(NyA%vwF`e(`A<&=kKSxl~?V9hrJ;U2PP~os#
zhuB8O)J6uwrk$t>Abzc}PG{8ocU!ps!y|3||C{9SOid%FhRi7kIy()vInJqDWhtC~
z$CNudxTj@Dm~tCm<Ee%Q?tdg5-M(aY!*|%_EYpMkut|HIthhCkCy9-~F#bqEjCsgu
zSNqfAO4YdMOpA7BY68d00}ogwvZ%{0a1JlPm*yZ44&|~MhG5&oX@^+UEsw2_*L@Lb
z+rq^4%sTq!vT6U(G>(rAYD8?={m%=Rlm-ZDYk0Ej{1A_lVuq+VWKPyx*Bbp1SE%6M
z??k)2x&~i8b}O=CzO!i9g_1={qQs42aAFt-e_VbN<}I#}OF3jI>(23FEAQ8n`I?za
z2p8$gT2ERE`5uc-Uz$^&?rRu)Vxd+osxZ9Iz~Fn1QCA6X#QE|!CG3s9ZeEgY&upwM
zyj8a}G`?+sRh;C08Nv5;%4sE|@OksL(V7*P+TXh)al%g!bHX14tG?tfKAxuQH?U~9
zHew~YPMD-kA)cPv@LDnR%3Ok)C5<k4@f6p=$vu;8Mfo|85-Mb+!qdO*J1los9e-o>
z>bK$#y-Rr)JG^{<gls1&4IFwd<k}Rf&!y3@t%u<wg5PnDPF9hvUB&Fniw;k&sayqz
zSoU(SS}1kH)cE6XhWiafrjAx*Gv_n~tm~zQ!Z?N1&s3GS*TuQ{Wty02dTi^gjNEp|
z#(la#u>1|SseTl4kPJ8pxvF*+CtaA-ktMhkC1_<7-%w!XLo-O>PUv%=g+VcYy(cy6
zFGx_du620{W=V|am$bQv#CQJwT_LLP0M7ZPhSzqwZEEMNv-r6MwxIA@5QvUL=EISN
zYqccNqUFaf5H>h~Zo;E^2;<oD6)2Ra$SYz=4_Q$41<J{?r9=~-kp-7a2MVDFB+bz(
ziz9|Fbm-G>>{+9t0%e{JT&tMX!%4zf9EG>#<Z=gw8(XnitY#pZ-i18Y;|jRiz`+;&
zgeD?mx*z0>l>G?<*zGNpKuSq$_i%^TM~n7YwbGJsu5X!ZpJVJ1Cshyof4Oh#-^6ae
z&44ak?|^8Rq@tbr+oIAke>oSW$u)V&l3@0|M;pldR^KmK%2-w~a&QbEPo^<;ra>q)
zx#x53dz0q?AwvL;MmqXVjZz|r=8j@d@DMEhg#2u#qWG367zel2l=bRf;#v)yI8ZX9
zbYy-QYdJ4%Ctum;ysVH^AzqIkE2qXp?qa09X=GQVf)(rk(kCo$G!FNi%DU~FK6zrl
z^Vj^cAWdo3r}&|hVu^{ryW+E7pbVYjQ)dZs=SeruWav0a<jX5fq}yY~D()3uSx#ip
z<B*xq*eTZ;)}Q^l_IS!*ZxLQc<g#2-lnSOy{Uc9>2XD}&J6y2J`A`Eb+IXH6(CKWf
z?A)O|c!bPDy1v#(mX4!5AJ1FC_smsd-nJ*<<uB6*(X5VgDL@6g*4myaOcB?Y<B1Z_
z{YZKRj|UvYmIv&}YQ!Gg*iRTsYefrTR^Ps#x4dIj)6Y^ecPBmEkB?s0p2<|fq4UoC
zgG<SX-vsE>$j8?MrdS~l*P{A$+Hf8;k}ia<xp)3{(|9JATR6oj3ZO;fhT|kzmox(E
zDKW@`wdOITz3<c-8ljLUI^#L+t=k#mJ7gR=>@TfZ5WK&=U;XZ+_f~YmNYV4(?%gR8
zz&{RHqCX%(=T1vG1eQP$-O;x3?N6bLd#_<>u#WJLIG6mq#;oHn`SRJqMT;Z?>-IIy
zSj(TfvP<5YB+t3KQ^McCBwUB_VrkH#zSA?*;g|v2I*o2ViRYy!eQ?*~?Lv#?-@4@v
zrCg{uk*#ATk^pC-ygsl;?TkG7S+&6Xs0%QUz%#sx20;tg7i1TTN;RGsPO>^2s#d$G
z78V`l+nD@}sI7*F2EaEq3}3)JpH`cKG#O>`AVjADYTZl{^L>14m|chK&<Q&`N8y};
zcj&^Twg#Aj=Xs8IgB6Ev?F0sF7!=IdG3dgCGxxM{d#9AKny(*OVIPg}@CaQ_wx@3-
zm)5ZmtgmJR6tPZfv)o;oLt41qx%L;i{CW>_dZ-vp4D05wCd!4*zqzCDuy#D!V3rBn
z>v&5seRs<jbtjp5S5%kOQFRqQ(~ze(S-M-=@G=>^`I{KSmI589I0Ipj5t|01GW-1*
zB4O;aMY~kZN-HVK@r5Djh3|WlVI{kG*xcH**u4sleRyg}hc_7M3?WfHZ$q<eg%A-C
z80pj|+AHegEHRMh@%c}qu3C7SW6zPj$>N0AGO{!_pmQXpkV34GhRhVJ26Ub7hrC}T
zkv!~AIV4#6+mSUTFA4cwQWz9*OA&8|`69g!yu*hE|A-$dg73yV2JpSj=j^&qhkhGH
zmnpFgl`Jt?z5L--tNeC0I&3#J-Sw{r7aA;4rD2YBGgmt;qxHTMu&x=gCz5P651aR;
zjYQzfB0mUJhXtDX)(N6fm(4pRlUVFUMflrYg^pK-_d2JcBV9R6NnsI{4{ox|RWO`I
z^Kzu_+DCH{l&`h%K!F)4)^A&TtJ+C<e3X<KmtG8+LR#@Kc{OX6D!kVO`G$Gh0_&S)
zdE?fr^OX_O0mRI4jvn^upRoOE5budG#c^$4h*4LK+qc+j``<6aMMN^nFYn3;W%-tR
zox{5f#%^=2D1Ri8=M2giMD>%Lv8j$8WayA!1T=HpwgN&iETBC`a=1ecr7M*J7@m)S
zuy$cn*&FK~pswBoXdX_?jsdB{`RL+-o-iZz@tTJm4FMR@;m)6TPNE8Ei0-M(8$6%T
zfm}!k2-)O#Cv8$@dmSz2)RSr~wQrjXq|E^V;8IzpH!~vyg96>-*RpcHd7SZeQ%Z2V
zAvuC*wBfD{x%p|P$k~5HKG6GV&*^<-2by6XM4FB!{nQRv1CZL>wE2`mFHLUSk9g3s
z$-wH|hO6Gk2h~7OqdXclo+A)kB+(2o%YMcMF*vB4vtga9g8Pee9}a&J$q~Lk*KcB~
z<C(#6{Q&nDm4eeV?l6&04;-vM$|&74;iujIzM`+#aDBJV(fqX~lW)@6J&!D`W6Wi<
z_xVbxi~E;K_-_~o{b!1%HcFp$X{qcdEbkHWht)+!d9Ohz&KyxzF)RGza+UP4Ct~&6
ztE;gn?gubCA>UTrK-Ak?P;@LuJbKl)54j#=+S48Ah%L+w$|-T56i(%O`1M+4l(|H?
z+Kj}1ID{R7sBtRP%|NK{OVo?7Q#9#Tp7bW2j1f25_zUkcpLV+b@=@=i4zJpmus-hB
znN45aeLmJ-Xof~>dHT`;w@MOSFvZG+m_h|K*;bmk9wCojtUy@V%_8@m;_J$BT`;|N
zLIP@Xn=>XI+~c~eqqb2#DQQq}aR*O_ZtvMPo@iM}bIzJe1mY&e<(e&p=yv?*c~RA7
zr!_TtM|kbs(T05Y7ToI4=~tOarThnXeP%S>aE}I!nCEkqKS-~r75e8H_KaVQz4r8F
zn6);(_hXS4KP-!`V~^4l>rkF5>QHO#t)R5*)^tO42h!5Q4l9JU<zuXxib%DTR=&K!
z;~gKrWyEhGh3!vE9WZqm)-Hu;wW54wcPINb?p7C+d0*d$H*~SJnu9!dFl_c;9Oal7
zx{@UtL-2A#b6U?taz`EtF$u<cMVfX7b=fKlINz0@)t>-iU|s_9CQ#Xjm^6p@lQ>F<
zA0>q(n(v?4bk7yCh@w>45+MNIPN}oITa=QPgM9Btc}faXCQB1ioa=kdo9ieE(#xeS
zzAXdJ-Y8n0DAZRm5Sb(~gJvc54M>pK3NkCcOg9Ta9X;L!#3uuqOG^Bp)qE6EHB}q|
z2oGwT0vnVw-1>IwRSKNMi*%)+eP>xy4z;t#LD?r`!*(A>h`q^5Gm;R^or-S#4H$O@
zh@bnfeaP5udFu9J?jLAwnJSlncEfV>0!QWVk12U%ZKMq);S&@WFZUCci%*emYPscx
zJ}}djU;O8|3_Lq1PO~J0Pt8usjl6MaOfxZ7XZ~>+qGoGJ$nQJ)Sn1pQLZvaLqAl5h
z_57inAeJ!EG!PyYZk}FA9tfE1rer8Xz~m^>j*<k~BD5xq*(u84LcOO<o&s2DO;Km4
zqO3qFJ{8um1t$y}rSRJKu@|3>K7HxgK3XEC#`?+5x#>XJ)>-tZ$(<-o#p0VEYHtM=
z>A0;`OR#q+eHbCa6%AVE6!7GdlteoV^NQ8$2T)_1>2AS-HG4jXXQfS+kGR{*-LH`@
zk2a}w+gd`FI;~cA<R$aF%XQeMb_JU({8Sj6ZRKjOj*%0GC(g&5c(FR_^bUMw9i19m
z)J6KlEju_SE2UqzX0_(Ne1HB${Y5_w(w5VAC7ctZTTFh`J6b|nxWVUkZj5sZIkcj-
zOuh3atyDc+L7=m_>|Mu8<9du@ey?=5xg%!t$QIW!&FXCJz3>r0c@2XYnwuvGMFI`z
z1BpN=|9uc}s{#O9F9+*<yuAJ*v?aRM+Ce|EpKQ?qiROHzLP~o4s~E*s$v0zVTI0q7
z6)+W{7SnaA-c+%;Bv7B`Qwn6TdH4!5h+BlI&HogtX4ih8s$@zKj6CE(*SSH|6QXOo
zae_?x;3i-+8x;;Y%zewQ;{1cRj&<IDQ)S#3l7)KmL6DceTwuSN>9oqW-it&bUw*~{
zYVb%3?cOuHA_LTm69~M6B=;NpgrSHPFfmIm06kX{s6Ms<K&W<8!#oS0zo{sj%~=WS
zQxzf*Rf}T`rAQv-*I|s|5AVq+NL#g@0U;c=add55B>+@d@|S>t){hySfJ!57s-w83
zZ`7y0g2kZ3bTHqQNrz1=IS?aLJT-ynYXAj;9!=`{WqK#7q{N%q&nI8_V|v0U6(sz4
zjnZvDZ8KZKxOYNW3V$@()`wi#o!-q4a1hgNbgljQgB=!snsUU7R%$cfPf%wDBx+|&
zPz5;6Z|ML6v|gSYUT_*LKy=scp!d_`b%m4CZfu2x#rwOiTi|+ICahtH<c{w8`W+u3
z31-S>TkJO^EPuJ(GMKEHB$^kq6;0k6a<sNl9zOr@(~D%p*TkFR+RRXxH5Hohd(?y1
zk4TWXRhl$|^G^9~d6p>Vn^2h4?<#dWSr;ESJUwp~4YJLBX1u-`luF=5;LczDj12yS
zMTDfREd9fJ^=Y-SLS(NaeAk<^Q@%du3qxN7tZ5hS3cb_K!E>oAP>!xGc%G}3%lw`D
zEN&_G-Q^mwM@*;fBF>zsA6J#9D<0C@bq-PfL1NSezT4LRET#9e+u{ERw$&|dHeOSh
zUJthAHBI_&p*z>iHN;Pr=Rj-(?gX8Vwo&n%k9<tzC$}TX=+iPb2X?<<YL%&V`aoSI
z77sSuIG4E;uVY>#>SUAkjr3SuUX?p%xVgN-u;&psED|AdwOZa>UdwYRP@Z#REtvyd
zn?aJp8V6)~oj|-*S1<Q_c~P#A(^1>$7M-*#nQa;@sga9@$bGkjZ;}E8J0!Wy{Exnu
z*F)F8(&8%QWeaLMO^2W>Fnxrr4Aj+AmH5nFWM9n9urj5`X;V9$<mP*<iT&E#`Tg6T
zHkLP_CO<fd^E{C{!@ZQI7INt`991-%VPZDX%^qd)&I`_W#^Sn3MNaT^j#Q!8^17RP
zFcdys>|&>19<A%g<#N1jBG*ul{-f}_u#!(#9$XCk?TWS3g($bSFd#}NEE}!=N0#OQ
z!FT{-P38NC5S6UCynPeU#Cd6#da^7DN*6&Axvkdr4iNH+poooLC_c|t>C>94G@%#M
zT<6h(AX~ll+6?O$NGmcbP1CbL6@+}Eiv&>5J_ABIq>7goxZMpUM!%qh(}Gq`K=iX?
z@!Y|Y8a$piuBUix!_r-?wu-J}S^zPA%S`hLpSnDIjQFstNPzh*;W4vps<7v5<~7C^
zZZ+Q?l~m>wD&~6KhiP(I&0<ZY0d74|yql)F3r*Dp=MD&ydiopvBM>C%U;B(%y2@~P
zxk>Xw4syY&2{J;iH==YtjC%V7huZNU;X*rp%Z{O0h3Rhz2bn{*QKBzF(E0-+5^J??
z2Wmh<_I6WT3CmTs9_?YJ^#R3UKo%TbtyD>i9o2&g@6kb48IWm&*g5|S^5s@@Q3BGD
zd?_@8*l$b7?5p?3XCuucE_ENfr)$bNgq4B6NFkrS{=6rP?ardwzPQCxrm6c(7-SVJ
z*1c$G%Eqq5(;zCqzO8+H1r=TANEo8nx>R0}tV~$vS>7HHmz}8Vv%(mGTyhyL)p=P2
zi0H@wcm`VnLIqdU*%WNjeB+B`$iwuu0nHd3=W2PBqrTQ|jUn<mja@fPsz~Pwx2b$6
z(X+~b&V5<E)2m_Rvlr7txYzNr;GrEZBxma|_j4Dx?q-G+$Nd>*sWmQNRM~>4Cc6Au
z0{9tX(SUSCGgHw3N;Mds3P5rFGj&bUcq*8A>8>dNGNu)X&J0bvg^~oKK5MIcY`EGz
zl636PZR=SAK*XigSagP*K;8}2Ao53bB+zMA5f9r~3Fwrb&Pa8%Wl{q`@HJ4OX<PSt
z1xSd0;?5UpY#noubxE88!u9RxQJY|r{K*jJ0YRFWg%=f>VA&<w22}<g+AIMyS^FQr
zyzl<m_Djc$0VaK2AjCwP@}Oto2~^=Ew?!at5iX#yV$0ZOsB<7pS73V$4j=~-ZzMJQ
z2XPwJJgVy%7*I{j4yIuVVBqw()cilB=4Cffj`!-{OziD_#}Fr((^f+uXGEsi*G;o@
zULLzCt6&X9hj?wm*8m84`!6gs|7VZw|9i^JcYw6KuuX`EsR_-^tX|nm%O#<*Y$OSS
zdnZ}l;31ZXeWmLet~J5BGRr=zQ|;N257v}iF@LDhJLp>RK3W$sNhsG<Eq}I|u#Yyo
z+-gpplFEK?qk8-w^voj97fIF4otWX4;k7dKoMdk|2jr)jwC<-l`acP<v;~>q!+|Kn
zk_I$sKDirpN0JDf5Nv_Ggmw)~a5j_PT3IEXH8r{xBN-{~ZFl@jN8*-r#)}%{9OdA*
z`%C?l_f2w!=P5<r;LgMicN`1rjSN2LzyYg(^@`LG%~bgLU&PxpVSzj_FM%0qY5|ce
z0fV2e;<DBQR^cS!84|Lms+N>;nz^E~8An=9C>f?Ck`2sFFr@H&=!={o8DJrXEdh$+
zD&(<2N^_B%2gZhF$L0O=`^$r=W(`xfqPhq+?RE!1US5EdYW&I|HIz0ZNE!5}3VvwW
z6<uU#rIIt@^q8iQI8O@&RzGq~(d-k9sS-k~L5SPlo^(L$+kfptW^^*4Y6j$awUMTD
z@C2PYNDDa;KnuI81G3n0vLnVnfLu4N)*6)|*Ufq5B87#YFyo3t2C<9f9u=967B`z|
z>Q^v8g}MVs<93oro5t~(p_>*BlQwVEo4UCEnlQk1Y%>ILx4;<yRV5G*zcHa4D(dke
zCzeM!CaT9{R<uicx<@;r^`i`f)!DI}Dpos37Yn$bon+uH@Z%2KJ{hl+jZ!~;@0H0p
zzbwfngWt5^g;sn{QJfe1_9?jJG>g|6CH0qf&FZ~0ebSkcAFG4Dzt*{H2k+q|T$2Uc
z4b5XP+3LfQ$=M%n<*X#GU`_Zg2zfCUMOg3(@Tz_Ms4&{9jmY42g(BNeZ4|i(l)C^3
zI|1Ybd}f#-Jzm4FHIa`^2Q-sXihcQ^*_xj#Bn}yvLAS@Z(3s3CZUeG8h1mfJ<AYsj
zen;z>Yc#EI04VC(>fV1HxRU7<4Om#6D!2jckD1CU0dk7%1<JCq*k}RxU(6n}%af+D
zBQ4lNpT2k#-};~Ih<VxzxwAIc$x`NrRyNa(+vr&K%cduSuBkD4UK9$g=nG^jc#buk
z(`B{UJX8s`+-SSXm~L)T^{*e^f)Fifcog5Hy%$b+y+^(`$l}5%8tY08U{iVrdXtSQ
zg<Paqd<6%NjIR(YT*3qg%9n3!tgy~30Zgq2<1NB$f!NE`252TNVbp^sD~v4MZ-I%}
zb3m-5opLsTl7l!}A8i6Mw5L6$lc0bYG8=|b^~j8)u8;z9&|>(XXpT9K1*5Nj2D5MZ
zn{WAl@GVc#HZ>8T-*|Wnbyc~$7|)M{e`i~EHmLrD@ksx#ke^DqODYqpFk8og*>Sg@
zFcaJ|Cs8o?Kj290XU2^=%Rnh79_Vtfjw*#VFSZb=n}&TK_!1s`nx5Tvphfqrv}<RR
z2u-G{DU4?HL?M#48M^ik5LfPOu#I<{7m)N(3&0|4Q%3jWM#v!ek1$)ZS$=-YbCFy@
zEzX9xio$67NnJX9`d57ZT|BjBAts6`!3)gl1}PeE!rO_nlY8n24Yfy#LIX_$ontK#
zd58B#f6<ZHMg%gi6aaI=eA&JrY<#@~mEN9Qhtn)7ce=K>dQR)6l}o|XBOQmg?&DyN
zN>B7m1L9T&o+Nf)2Ce+j<o$~fdCA<8tQW_C@3$qAZ#U!I)>{0t^HAnwbwdbJS|ke+
zIguoIuTpPB0VW}gECru;OPo)t>X|WB-3;*;r~s4Iq1pU>0SS==i<8fw9|kbc*2x7?
z4c-Mhc^zn|L<FekbxStTCY8SIhPdrJyauq$-=cLnFTN%7_iDh4o~_OlQqm9vmwDs^
zJN!7pCw12XO^2ymXg#QZKsu1sS9w>IvC_-Q@SZe0Bot37Yw>Ni0H`}F%3(kz<^S4e
zT#TaX8(e-8BwaoYgg@?yvF<=Z)|BR?XY1CKPazKmuXWf^2_BdDW7t(}AlDjbIp>j@
z&q3KY(2&3;Wj*^Q1$*e$x|Tdbu#t?H#kUuqlCh=fpHK#%Arq!$UP)uPf06fJWp3F*
z>q<FdX!@f-;uo-Zo{g7cf5-Fuv*LM5iD1Debm27D0TZoROjjW7((_~;SPr-4hE*QB
zCIo>_QN?0+pzw}Bk69nHwf+_t24-<*y&Oo0fBf~a2uJ?JV=dxizNxID)58bk^CL~W
zse;4fo?w|U23FdvQZ#*)-yR1{bty03)IjvV4p%Zq7^MEV*JS{9?z3!)xc29IzFAKK
z*-sv7{Bxl14C)M7(|tfDAe(X;1e(UicLNX=feblg%zR=-d<JydoL}58T8#W!p7c(5
zY*|>~{Nb-IJEg68s$g}@Vq6$%rf>HFKH1V-8eui`@<#uC@JGX2K)xQ3U>3wz5=xt)
z_4J^qpN&1eby7G;8k!Ig5yOCX>f9BOoX{FCstzLeK*m!CeDW^te}q!*VYs{Upyzf{
z?)dBFe)R+lqJ2J;z_f@A;bq&kiJTM@AZtckH=upA98IyC={VIhc2qrhfzCdDm=b6&
z`pW;oM{NJCyrdD|ibWS?nU-pd_fmn_y0s;+qlz0Ah{P|LpUSe~R45f7X8pBF8k4mw
zAXQn19MBEXP$ftMJJQg034=}klVW;)H=mt{vWU(1{Dgh0LsgZ2!?7FuFC4N;?ve)U
zmS9+OC-UEzkf<(<luM-*s?W48YQV<EMs3T1?oiVE@4l0=d2Nmx7MrB9P;H_AYSBAp
z0De_~Myf#ENr?@c>OhVYe@BS_9U=aAg!tbP;v0$(PXj=-^)zWm@2G*Ohao>p8qquK
zKtgRW$9aYl8gu_J8eIs?6G;n>wFI-t<jyN`<bk|BBgjG!BuhzXTKhb|E{69tGw+{h
znNG@1q=l0*<j|;lz6sKn?i*a*jFf8L&{M~9=!68i&8DOdBa$BfB&tSVrs{JW{Q(2f
zw~q<$E}kMr_YmyWuY6fBb(fXkK0CyP*F;&C-Zl15;NUfR+!pjTYuLrsA^CL2^g<mv
z*#9IUBUduC+@(^K^vXh$W9xLk6)bJ1rT|?F-PX_rGp<g%j`6Ox!K0U~UMZ&g(Q%yN
zl+x847rA9sEXL(|N%hG6jnc^^AestDqa(jEG6Rt9E=^S{#{}XJIU!jOm~+DrkT+;p
zoa?N9=#keAXVI9sp-HEgr#>}QPX}*{jP-j=hqxlIbx8AF9>}jvrJW!77O0^9%$vPY
zy4vHGsQ<$8JAh0(K=gTE&n9BAWT|?4j2->{mhv_cyNlDdC*}HDo6Z%jLmhfDT8VZ|
z^D2kT@pY%Xt&Wz{(Ucb&fH`(*vxHDZ;efbmVDZUx9UF9{{PXSFb{*J!bUkQ#_#yx7
zrE9`Y#=GlZm>L>0jaHVH$4_XVE;uFs;*PaV{|L<VDN9>@)J=beGH!r0hw{k{cX#Pv
zdLbtOI(L{02qTTwT>Qkt32N!}z?P`tU~65arS31I?iQH3CVdN)%@&V*VB78`QKmh0
zT64?VC=Xu%u_>HGZL9N^`4%x#b*k{um?w4f`F+@S`e>jaPemKB(bB?ZGVDRzr7zP&
z33JJ`$wQf89#;-2KF~;R*)H)h*EWXV4lfbLr6zq7@j6BP&c|VX?h_BGX7RX!o!vh;
zfqY~cygE1LBm4i5VE+jaz=#IhjQm8Y`6&MBW|eM6G~Akq_M6fqJOr}#FSG<WdeLC+
z{(pvDB@M<d5Xs@N+~mfF43HoEi(moRuYOQGO<U#&$o3k{idc4Oo><v;+dIgt0aMe7
zA<fb9xTMNn23-<?i;eD!5JuodKI4a(T^7ii9OS?<a_O}I{cyI6yte;^2~VQbm$m~$
zzB?!pZgI@k{Nt+I!l#oz(0BhhjgfGvRDacHDx@!o`WWgaV=QBEGINxEN1gochUy>t
zR!q-sSTPnzqXc88X+0N6GcNZ!=KIr0wVBpy?O|wACdr#*2c^q9*HK<By4E4q7G0a1
z*F=Xhw#EZEZC?W6B$)sS9v#3K1e>s?$dhYd6-TB!Nn;nn!o7BQIT#ssoo~h`CaCM*
z-1(UM4Da-twUa-L1_`SMuN>tnS5$vTq`)IC#z@<$onTJ4-a??auGm}b3rkE6c1RTk
z%hpi?3hLP>l9J_!ZF%W+Jdq@Y)p^-&^d^}x%J?3a%abgY=di=C8l0c<4Zq|Jc$w`a
z_p~G4qX*|86|3X;-sg~}>n@iP{dBqCVRzGx6kLf8e?n*A`tm1?iHnHoL1TI$OIb2I
z_I88R^t?12H|C0qAbAi?{oSG9ExGzteoU{qeLIu|9Pp9U<o|TF58hjdOb8uMB$DcH
zO`g~=3klF<{1eSH6%_&!1DW^}24H1(iic~mJKzM_Hg~XDHMRI@+MC^t&X%D(Pg;7P
ziMj6>hJPxf=ZkUyGv{WX;!G|~>&KdyR3%BJcp<stajHy@BCY*{*KXVvJ1Ay)FEn&E
zT91~a0hjXkhf8pxvOUCnM5>e3e!|3?$!vaTJNZJiY^yBl3{CUqw<4u*fSZTe(RLU%
zg;Ud_(}M`~K7$qV|JsMlolBk4{>4CurVCm6HUSV#ahpFa)5=I74^|8f&&pb$;`um`
z^eLBy6;m3mMNBh&$FLks9OXnq^Ii*Lg;-2oO$0oN-h>3pH%IPxz8hP-@x*DIm3geb
z&IL`&69>)h9q2*@WBVHr7OxH<J`xZTyszz7P-O?>S)RKwPp5Z_nVb=>Y7UJ=X*is_
zd1bbwP@<K?(fii0ajnu*#N})8b*57N?Bpw__(Jb`!^HwG-RFA(8;9LhyOqa0Svcu2
z<#01nAiv{Kn_^&SY8V$k-+Zj181`9MxxkCZ?>E|B!X^X*L6YGqAekvDG?+hNvC5-h
zw(J&wWG^lwfI{aoa!{m#eCF*QhYuInA%Eu+%%o_ZBoea76(3dw|4txRPPgt$rMZiw
zvSe)ZMW}c_1>$l6yST|NZ60a50YLZidQv@a5Adt<G*N;yb{f;%U7MhXP(K8kK*9?E
z@-1oERA(^iP}4X+1UY2@ohvrurv*w#IspdmGwh_907x~>UJs=BXs1u1?Hd8qW^4*g
z0&;7|0v+I@Am&HMg#o}>T2Z@zk@kRlFKlvZW1cC0(Qt9FeGbg}2-=|KX#<6*f{kbY
z3DAQa*<4g*p2p^#l1VJ~q9Xk5u0qEv!+V|6(2=ejrlhcl$_F=D<|-J@qIo%9m(xJU
zEIbFOaed`zy2{qlP~DuM!)|bP^Z$@02IOph_}~=HP)zR>YEL7M#th%UNt;Cvh~KdA
z6eJ4K>q+3o5ICpw)PHHh4q(COO2q&==bN+0^lc}lH1FM7^75BlY+{(-CQiqw&<(#h
z+``J-GymCu8!R;CF?ZM|SOb?-*<io=F*wG$dfVhDtosk>G8c7$=RZY;Gu)+oQDs_G
zWuyC^RFd$rDicxe8fQDP3lXK#Eq(g9_tzM{hSYp~dymDfwcoqPo?;$J3WmH4zE;$$
z9LsdS;J*9ofQzRRt@00svYs)2S+p5tZ4$MlF4PU0arfUC%3iY``jD<?x0Tbnt59oi
z;dH!OSQ=NU{8hcU>XF&#@TUnNj!PCmkvc*kRu^cXGNwI<)`dUW%qaP99_HUX%)fb<
zfAcW^=3%mypUP=1yGw+<{wnry_+P=pbT<Hyz~$14)X9efko``*02t;%vQ*ke?Oqb6
zWHCpF*Y-<e6|w?8Qldwf6Lg!`5Qy;%w-&*46uh<ckL)s}lz9QtdO6u_xDc5X)-#dl
z7C&)<?(cx`|EoNaMnE`VkO(00M|;;bnl=iPaL=i%+rH_OC-ysk%`XemlxBU3A37<P
znE1OZ{&f(T2t0xYw59?LNdi>sSB2n3zWS7CGJoT|R8qn!f!L}&oM@m)&F*>KTl>$I
ziCg1+MAiljzVPUFEm*lQ_bu*~XVU*18?OE4xX`~R8GNA14g|KR%wXgPa>>2*35Zd%
zsbprVCdF655F?uLYghfjYz(TuQDeY$@1$vR0G#v++e{$+pPV<bjb`^UP4%(xgETJF
z6L&zdd@$nWrkn|Y>=wOfgm5?OAg}y??7eqDQ%l}I97N#?_6vd{qJjd_r1xT>NfRve
zBE1Mm3j#vGf=U&TUIhh_CcQ+7jV>U)gd!jykbr=M5)$5nx9slo{%$f0cki>ikAFlV
z#*=gA%*>hjd_SerRXpWoS+ZK$i?}&Si-M2=`7#UlUJ;o&=GT(-m;*F@L6!+*OC;%3
zq}?Az7qXaMX<rUdlYLicQxRv7?iS1Dhj0!JmxYfh?nv7rLg6vam^)B*m3*$z1?r8b
zhaHhP4`ei?VQ&D29vu(`Sb)4B5%UJ(QVHS>$%+DtF;7b0oG}52v%{4Ipa9YB07jLw
zWO?bQL`aS7Kb`Ws2^i_0c;JHN1;fCY0whgR^8m6_k#Qz~UGO3h{+yfpukV9E%6u1~
z(@nS2t~}OOEG@#3R}|a2vTUM)c%f9lZBSUU1``W<&N=R|y@pcg^&qKH&JB{P_oNFD
z%-l=@^dG^P>+fr`{te1x(l#^*lKq>8++OY=?MF=|l&hv33oUx0;^L%sVEP1H{b7~W
zab#a#-Qj=0GH-W{C88b_O9n<lSmxaL+~bElk7y$=&iUP8tT7d5JbVkK!m+8xA8BKr
zw`A*<AIU~XaEX$yUS4_~0TM6KK?-_(-V5XtvYx6-Hl=ox&&K&2*>|EV3WeTzI^E+J
zqOU|g4K`Qp@2M+tV~1r@wC|Id+C7{npL@8u%F{nBtNDqJq780oVY?aJ-1K3uf*kK_
z5tV#N?T6dzzNE)(!2yvd>A)D7S`#Z#IoXriS~ksQ_D^~Zg|oJQ@;F|`U($2_;pCnz
zG(rA#TIv#-K!H4R^zcdJulbc|LZBDqw8xk4o$=we!;B!DP-%&Uw%%4U9bH{~gtTnL
zTQ5Q+E?5>Xib=j!(_`FNO^6p=E^G2=8ocJ7o4UD448%(%A)V|t^Gh*E3U@O|=ebBR
zTbbiNoLpi%aHw66R##7w;!sI7$D3tUZ0v1@BS|8wSq}x2Pjmv&(|kaL!9w3i3r^@L
z3Q30Bd}bn_0o^*~4|4Grs65He8J$qPGwTqlh>%9yOJKn=tu~8dG^hI$rknc4rN&+W
zL`fL-!+_Fj|Jp|G?IJmw8qzzH_c4*v0*O7BW+xLhqkFJABm2u@Ni+jrhFV6yagAk3
z%b8(wT^3VRjPVY|9oi-%tWxGvgu)BZO}&Rf^jNKjj9cOEC84I=&Fbffi|X#KSk)bd
zAZBQ{z(~Ufd&!i`g~;{d7P6t}bpRT<kWw;4OR$V0>n)AbiEezMLW%On8WZ-5o~k=B
zG>3dCuOJxlFc@9zdYN4Do~!tOpJW+<t%UaMcS`Xrct!ahoJNTUswaH>uw`QzUU4M3
z^;yr2LTw%U1*Wbxqqp8yzZDk;44jKU>~${tQ0<%h=(5~5uN`irvwpNr4LD1)v1&S`
zXUPRopt&!AN~y|8FwDwyz_@q-hF7nfK?s}uK)4kbSOFI38MPTFBm-5Daxpe53WS-(
zMwtxKLL?ETPI~fzS6#aQ9s$jN4a4$J$T@Ld0pR><I~s%(dkynQUTiZBz$+*6<wb2R
z#cvHfR@ETsIDfxBH3|MH;kuw4v)g8nb1(rQ(i6ZUnxYv%<3So-dk3V|vdc=Rmfd-`
zzd6{d-C>y1%F31}yWmY}VPb17Ov?4#fj2|Q!=5z%db}KHYo0|)4{!m<4ck~_Rwxd2
z->9?UVhi?22s}Viw<g{Vo}a%@g5ns)Aj=nC36GknIwe6;n_3NKKFV@B7hvwC=-VLe
zZQZgU28?7(UKNu<1-9^E9wa5&4Fr+IXj}vol|gee*&2v8bg;oNC^!R>$sN9gGAGu}
ztu|&@uE8WFUE0LP>07l$$NSbpRAuA&dSnZ3HuE|4pqi>Nu1#W%u8)9hHiJoeY2*Ms
z?m7&~7z~|~a3s~RZ$ZL&J=K5$cJ?qg{w32K*b{zSpZtF9B?%Y}*i!X1s6C6u()k5e
z_wg*7YBc^LUJ@_ZfG9EZX~mbCNg}*TEkzIvv)b;P>2<z9XOeS+49}5#@Y&^WVE)<{
zDN{+bumK=Y2{6fQMl|zCQyxb52QT{SBWo~~ic!?au+cakYnbR{17+;E8!ycA5rb@D
zm1(1gN(tYrpBh(ir0l+z^R4mtf@D>jP!{LDpRzxfdd0`GHm&Y^A4|7ivchY}ZsU)7
ztL>$;G8rz;`R6-*42YKmw&nYMr(ND=#3-^-e$<{Y{AuI*71%f_9za$MS=(d)YaVC@
zB%kdTvk#<nqf0(Y4lG$EiM+$q)(wY$9ca}~v>_fqwF<{$J*#UZ?o<@zaN8ZToNiJ}
z%M{zDv@0cSQ3pZq$#Wg&!__X#Y~+3Ht)xb2%`+9ILRLEeRsjk)MS<ai-j}}W8uCIP
z8H%innW<K$G!9x+O(!~e9RI*@W$xVmZIKNXwYih;>;zdJiJWF$N>d2b{OFilG@EW<
zG||NnZt%v<k?pjJt^qPTU^-i*kbn8C`QE{RXrQc}U|Fq>;>7clYT_9CqIi|`;;T}-
z*-EKI(41P#XJDr_ANHJ7t~n3OD%JYV1scTY4?<b1`QCw88FMCgkN8sTyr_K*UL2QO
zS&qOmn-PB=#N-u0BcTV<xmn886CFe`J*dWNmnJyg?3EkcCOG3j%9v5|ku&lj3kG!r
zKtU>IHwf4yQVdjvq+I|(P{|3zQg$XUox3TDOD;mZl}#h0A!5e}0n+Hg#2$3QctY0^
zvewQ<(FURbm+mXrMb=EBl(?5=Cm{pN@-_6!8q9id%mZZ_3df8?3^Va@VLu?Q!xu^*
za?oGf#=APpNv_Yn04yT4wmbsC3MOR8C4$$2U<vHTWH37uKr6|gffOX2WV9%nWJKdB
zyFxK>p-_Oi9kGoC3NW8T6%v~uWYwy1UN9-azFKl2*AArMHR03q4Dt3XP8L&0h{ibz
z;?Fi4FCg<rJrG_Qk`?f5dm!40FW5ydM7{&bLgy;q1Z)X8Y4<D|e@#Z%co=^%?n$<q
z7u~&(<bW{~pBQA!)mHxMT^)_{wjES1A@-Mc@IHM=!4m6a&z-xwIl<wlH_>cnOgHLs
z5G6~=#C?MpXuf8!f|Aq5)?k(@2_EqxBUqLY#Q8Lf;YP!&rR|Q!YF^tH?zMJya(V2#
z=7HV!!iANJ)nOP(O;J7^bNIGAofd4Pri)M>IM9MLcK}50ma>!N4iS9oOn!N*N+SUP
z{%C<z)nWmYXf(l;MVl$c|H+}bbs(Dmdn7&J{+XB_poDOs0FtEijq4^kDVhc*y0n(&
zmD{zrd)}D2{38+n3VqkD8SH}h-fvjPD<U8Jo1Fw-6!UDq@ws7(X~Vw8(!{>Q-L;)$
zv4=m0e+du}eg`UR<Y|fec$OsCql#q<QH4^acuP?%9}+HDx`>3ES<NEok8CukdA({u
z(vlxawFA@b!7@Nxq}*6YNhc#fuGQW3_4v>WWch6NN^qY%HwG(T9Hk?IbE(jUQHR{W
zEhZ&u)_mH4ef79!7;?U&XvCh7Nk}Bbj-t@~C>w8dej@4>x{ygWa48G9i3b2s*_K^^
zk9H8<)0pxm-TuKsGM265Tt4>P{GIaZo6SNLql7*)YPbNG7ZB^{x$M_yLqf{H1EHa(
zw1WlSkNok<p-p%wU(um@P;?3IJ>YH?U_v@0CAediYkzUh{gD>lY@WMw0|tg_uIUGK
z8JSz;3It}HVZ8PCY|QG!WNsUzqn_JI9QtTvppo9EqvpX}(4**htWN-mWn%Hz^@({D
zzT>Wg0tA{HZU#*vtw0PY2l4=w<5XBF9t`m5$-3d9Y0YC{joIpqW=x|V6)dsbVQ}jP
zdM;P4jx8yfB+nd78UC8|-aR#!iMVeHRm9YCB0=b}7fz$#;h+uw@}L!70o#p+9`3uE
zkxiIc!^X|1Ho*!FIbeR|^gwk2+xz5G>^S{8NXT|`cY+vT{ikt#>D)j#%xNS$o^x82
zr*Dy(6Y;eWL%Yno&saxk?WQ@Yetb!Cf|ZFea#fcxcP!@cH4vJ<JNcj`LkrkO2dr?b
z7A5HcYx*ZncAIo05Li^Nh^~oKPYttdqGgIPkGQ^UIB+cOKwYf@wzuNs&^@xbNOGG3
z$~jU4V1M-D3e;G_SFFME9w5G%Y1<eaGwNNgc!aXKU0+(Bph`4(FK-w~CH+ENd_wME
zy^p56W>LpCbe3ye*M-8k{Y_mVZWdx<Vn<e5<X9N=C*o8l-2>BYu4u9C)va?_6ctcR
zTsr<hfP>rJ6~}lOl@hs}N&R3!G9IE`7XCuJ4Ejgf<@qoF6|~DJ(T?2Ji?~MpcX5HI
z?YI<8SfjeD7-cyV3s0GT{<(TE(wRz`tsU&~Ckezkg64DbAgk|2*JU<PGQkf>^9Q6!
zD7^A@EcK&aeM|RGqb2+byX&p4ePAr#I$Jtw;1{m^*TQW-Ak8%Y70xwS(eXIufG{N%
z*Q>h8F57x3F26R5sQ!~+;~$Wwy5Yg$UNOhiWc(T3$K9E9ev1n9v5Th+Q|Jw-#HCEg
zL7JE2$=foe?93~$m4$+M^6;t%D2Jz>*o=oliE{drML#roI+Zfcbe8AXR?l4SFpbdo
zis^MokLFCYR6b(dm-acdzdY<6$LnBUBadpXr{tvM<&9)&|1k5?yN)|*)QI(_{&;s>
zMpC75H?aekc0djNvav^_JOq!_e%eJ(2B*#K^rsg6Y_QICP>lS}bwCN)KwO8WzHd$9
zRj!eZ%Zn@!!@YT|0jGgU7HsH)JI?1LnFT`x4UZoYUxQ)rc}p6oqL+E!_%O|d%klSC
znnmIK3EyUdw7H%v$&9GrWr`i2pb-w}$!M)wSm=kck|=HJ@g~u&CJo{I!7t4_QRtf*
zP$9t)CyNUSEQI*+^N7OZO;U~VPPot-*{7NXvzECp(37Hh>96jryqmDIqks88L<;vn
zM?CEI-cl#S+rE9Xs=H6825`c(H+ChE6BM8-Nqzo(DQoqLLxcq#PsYY_#x0?W-ycFu
z+VTc3x`a=Ubh|#le7da~*J)!4_ij^aDKc}Xw#}RuJCr2g)anc5+?Wcmrarky9_x5+
zPo^L8Z$dfl4{mBn-VFivSEq~b0;*@?I^ON3pWM<ST!V*wG`@h}9Z~#p!C10(-hH~)
z$0^azXJ*#i6dAXP>=crmdxQ5Nf-yPry4<Oi^uouD+eY87*jL@@3PbZeg3s~1<Em`Q
zUwk-CF`#Wyd*!p4(Ca=@oRE`bl@Sxdpd{yxO%ULML8j=^Trd%0$`1OE3z{;67zJWK
z-eG>2MMgTEPY~{cY^-jMs6!V@c@NlCkZ2VhfShAPi&IiPWTolf;sExihK-vsQ3cD`
z)hFwO=c)%H&xiy0&<m2f-7Y>5bQ!)-I|ZW6r0Ck<Gv=S5U4msiQ>g(|BQUZ>_i!^f
zs~$cVoMRCot4`JmkA^!E*I?e230+*!W7lo4cjuP~^@A5);n{nX9E)OBX9@{vaE$#t
z;+|FiIQ+&sh-3}IIk-Y5ED@>4xCzcB82jyc1?sM8XL0@^&*L3;UsUQh1ZL(wddI~|
zS;4Vi!Ejn`Th9e7w+A~ln7d^f5WJpFMLJ4*#0^1Hm1Acr_Dv;=_Ug^jXoic1oc>o7
zs9i5`2O;}>X$v0r>ddL{PWdY|yMJ<-um%hlk&Y%=DXaqGKV+r@MaxUB3;|@q)AxPc
z__9|F<neKG;LlSx^8X3Caq!?Mkibfb`i*IwAashPZ2az2=kt|;a-WL3IsGp^@5nk9
zm4wEmh783Np(M@yy8Pxc&M%%HZX?P}ufe8<jR}nH6yqznr$bDQdLE;#Pdb=!W7EAK
zn-9fY5OX`Ti$CP$9z|QOwnwX}0q&H;Ox}XZ-s-cijVJ5R-Qp7G8JHYXn*WDrpM5A{
zo>h&^zP@a&;^b)A$Q^#yObnhUKiYBRw`?D6<xPa5ko5O)p?y4=>W%6SCLnSB<L_l|
zdZ`*&V#eL$gOk}KN-b~TUv`mSrDYG2ry*b5q65PJk0Dz*a0P-pt8$E%0@d5Ub*EOg
zTB%Hp`tcCo9IMTDZbGjP3p~q6EMq^k<0G}9!AAM`kQ2)fwfPUV`46?Z1EJJoc6ajO
zHilTFc>malRo!Q7Pm;`x@DH_l;jNtlcDhd=^en2eDzpUmF+b1v@X7f`UCsIbM78<t
zShr6|ytnZ=Z%O@*;383%K2;2l${8bZf!8qw?+fk6-Kk3ic*q#1pKK(rEB(l7M~1|i
z4J41hU5slyOWenj4`r7pV^D=2$-Rd?*HP0@t_FO+cz;{5OB@+xJe4kxj9A(NNX#^C
zvx%qp8Vu*%waPx&Yoxux0PU?-8{ZME;*pF^p6=CLk*zmboSqVr^-5dqQKj|^Dw*am
z#W4eY6|UR!<4m_sS=2FB4+z*9{~4-t>Xa6FI$y4hB`u^tIzZaIZG-5^71oK~fo%K7
z$fRMbtG0UkX6vH1Rz)3;ca$uX&JP>xVh3>7qCk?6oEP$uFtE%@1+yD_xXYU?{_)pK
z%}q9uM@W`F2jDi|45ILJHzq}$O9YE3HVi%`h1dR?t=Cz?8hWncMF~TLhm)IdYm9}t
ziM#xk+J;xPFyu+*r=e`0R(4*02S85w*AX?Z6q~s}pUhXzSc2P&UQ~J1RLJ&_Z(4Is
zak{T|=#h!SYd)zF`Ws|}GSz@cPBwm|>=w$s!JtO+yk$9NwT&`x)*V{G=wFb|9FVlx
zuz7~?TYxyXDNeufUNBJSqn-a@uJ&!IcA+?ml*-3A7Ir(2$x8RIv6=p&)e*@pgu&t3
zDtDm`&-_YYcz+m(_0cqlsnHR#rJxull0%z(yb2)L?z_=EpY^8<pxPV^_N0~|i$xle
z#^XjoqTKqx^U42;KtUkX{VxyWB?G+EGTfcPV#Yq2w28c5X~u=yrt08QJ>D9O$XLa}
z=7`h$w~+_vCxk(gYG7_qA(~;m5ZyAWvR;Vh`_Ky&q6<r<1w)(+kGuGIuRB*4E*Gpj
zSAUpWWQLrp9colZg8qq|@&*tqh;WMYAbc@MK~3tBOGoz6W2kmYss(`hS`Ow9youuC
zpW_Y;M94Pn%)2R{Ve5HK)7VDv>B8J=D3{tK%v`73%AV+S;L^pWzMn&=Z2V9pmYQYw
zKW|Cfx$#m@07uG}KYEotS%ZZl^H!Fk*I)|5@Zu`=Rqy^^Lw}xaS@}k%#n(@Ff%?73
zie>mp;_yV=<wp;;UUAlc)zKa{?z7!gHGr16U)rBK?+cHQ&6{Cw^|4XY$n4ef)o13k
zW?M!tt)^V1;_nVopiaqat>3eWk_%}yjP@z=_#mZ02X*MxR`x&Mem8>XHclM}5$Q^N
z>^AIM>hxBaJ{ARsr}j2*GkJ;kbNf=(oI9Oxm??h@$cI@N(EQ*6wb>8EGSg5wLpr!5
z!p5~To89ko)Te5+#mTeJ<bFCSz;s+$Y~qJMW(4MmXs@b|dk?V%2^U#Ly(^raM@s$h
z$9$ITh+{?kKr986%Wme*?9~kV{FxPw{jc@M{6C3U0`W6<f^jf@kTm~NlBUaEfK5Dm
z37Bk8l^Vn^M}=v!%ZC$hnKRTVpHdu|_F`|tHPaxLM@>C3{Lb4)9P7&|*}`?md*OTp
zAycqXW^PpX|B(4OX`9CuZNQzpEXe+lR4R0~G?4j2MTLn6E^kPuIOm$;;RkM4ukl6A
z4NuxVJyl=(dOBcRShUwe3iu^SmBY$!z8xF_^IqO45=T}Gmkq)mKlzm`GL-pcfVHB1
zRoTl_IERMP(Tj~z-I~@=%BI6_{+?zMd=IBz8wuHEc0<3!r14=Ji2(U{F>Z&e;cD+j
z-ERa0S+O5wDz*KR^#}|ZrPwG(^PkA(1=JfKaNlISicSRx7jZ%8^*q-2ZN8mecZl@9
z$+z9cJfl_ZUFWYxhWYi=(X#R`9@&C<29J`8xcx;Kh;k_0bzu`sB_QlAbMp?F8f4<d
zRCmRbR<r*57_tJn6-gHZIGMvX>r!ZtOrD>gg-oZ8mml)Ndx;k@3N_}-6cV1qJ&Tfl
zmUKN@tT}efR|<s;GMTQHhkPEBzeY|f%rswV3ogZF;M{Rm5WsS+n(%bdp&CwHbog+M
z$Tyrjy@|C35HpU`%v*1!O7>dEOYvt#`wNQTTg2^yG;hzvq6MjVPfOV^YacNWS9=9C
zw<m%)fvHg1k?ed<ivV*2DpwNB1r`Pu{&&GDrAgVdLk@2?yRn0q<^rQ}%%BZkJKU#v
zu>><nAmY8nvklEIcDj0@RRW{i(%Yu<Mhf+<A3F(fhvpl9;PYqo=X&83mL%XA2LmwF
z0K#3Q)i$9ozd-#LqLeN*WF_FLyR!a_4hLik@h_B{KQLaxBY%^d+Z&u;gVl@<5^k!j
z!O{-;@@0O~RFa_Kpd98RORL<E62g+ERqCFh+!&1^H{4g8q?6ki16h|lU$St#E(&1g
zOy8OhvTFcxc1ZzQ#h*wbL%H{r)Y~vk_lJo5hc71G4-t9u{hLd;7)VgtG$YC+qrvX*
zVRq3Y_lGZLm~_G(n+Ux|ZuRC0n}Z@j4xg}>WvnP8s?{a_Lwzw1H2{<j?a1tNt^fpp
z`!N}tw<Cs*;*D`J#0I=*BorOywg%Hj$~eX*d>e7#AIt%?@?_2{v1Nh8=%ILSh*?R9
z|3LgW-$ii1co-QEOf*d=X6*;iD<AMB%cy`HWx=-DhK8GQs7fX_L+&<r@OYK_HP{*A
z2fS=-86tb$-RwZK`cjp1g~sh^Aynbil@+y89JVskjobI9)rLSDi|al&N3JXEC}(9v
zSF70(O5d-+zCt@2Gsv;_3sR;I*DQ(`Fc|sJQ_5n!>auc~iEqE{)XvH@&lS6Fjcl2y
zl6?Kz2(xDE$lI}u{7mlj-C{eN>0W<3$dUSR+eUF7A;^V=0)V9}x$+rAZX=2yrQ@Ue
z^KPK(jzlo@!U2Q^kxOQMl4A#?Dc&%Q^rwq1w=sjT`JVknV&74qtb|GH4KJ-99wMn&
z`qL80rO8+fkcqiyn7ShBnVUryhq!0i<|b6GIwhdIg*eK>=7aqZazJ70wJq~a{D!Zb
z^vH0`VOYD3Z9<+<D;of1(V)9Hfr39iZc_r0Xtj~t!tb<Qe6I)3NUx&DMMxMMb3+yz
z+xN={M!^Ti_eRP~Vc&>-vaFaiarsJ`H!+?9sDs~Z7%zz9ZoJ;AXGl5sLFX@B`&-_5
z(?L9|eT}=Sl%DLaIF;R8ehUkG{)xYCWZMb|SldR%<N6|HI*F02ONMU(wHtt4hz-R?
zX+{u6{wEb;WXLjkNHfS8blMjZ593;gN54%J;j@-7oxL0es)4K+?Rnav`$GYkL*`aN
zN$G%Qgya(<H#MVyj8i(0jr@rLAg5CWpiimpZ2k`k@&Sd%dqGB^FId*6EJ^t|AdUPz
z$o!JjTTb3+#!cv7oq+-9Hz)xX_$)>i-%{O~N2>e10dbnz4w41|o1WV6BUYa70>vM_
zzJrtfzk!oT+hJ{@Ebs3UaSxv_sga8HP>Roe`~R8ZllA{k@o6ia70GaM{XNB};D4m}
zSp0XS_<)RuKlOQA0I(aS%-#es!J{*ID4xKoTiKO;&E=U&*7?@zf)fsy&%F{6zL$I_
zx3jq2o7GP3+HE!b>a1qRcq=z+5&ov<oqVJKzmh%c5e5^c<K2l_wOc=byQoIt1s2jH
z1eExb=}J(!(&@&PDKws6(rV8e*Ky~oRCpgF`r1<^x1T7sDV#OWWM}4RTj0^xZO?tu
zmQ;;aE~>D*^7HFCmFs5q1(8SFk8GtsurvHgf@=y5(v5FPXV9Kl^$N0|W9Y7I8#`U<
z9*guD6omI73X^T8rlN^0ow7sH#Cp6!G9eyHwKc=!jg9y;#;^8SNsT*}NOox|Z6b<l
z7^H-!e(_Io0UC!4Qw`m5w>{a~{2%f8)Zw(4uqR|Cp%f$Qek9Y)!J(c-kNzZ1-zAVW
zvmH?U2?}IM6X!{8L(v1l8H(=^Hh9HV))mNbeL2aoJFOp5XD607c{Doj9MXTs--alN
zd0g2~$Q;j$#>p0YKdZh7ha%)JPMcLucTBheC6aJZN|O~wP9cW&ejV)fX@P>!iJ`b)
zqE$SOW6`0>-O9lw$wh|+pu&+m?JEYvDELbo8EZ${T{-~Zk$wcs3qFFJ96A`JZ0bfN
znQ4<w#S3H|^8rACx4(#VqBy-Jz?{6d7^kKP$+wH4?Pln@eA^i6*H%yrPvO{dY_qz^
z2=hwUaR9JOVvr16$pmD$lwu(bg2I&Ma*+XR4Rd~=l}!0<Vk3VkS_$aK1}4XPZ3#3~
zGC@4x41h>&w&Xy~O%+{%cnn^)V8|crPe}0r4}=Ch^<i=|Qg7>q@k%mOfULZlXH(&C
zGI)cX><@{yXb>KAf5co0ki)0Ze89)>ex%8zJd||Gh^!Unb8^pp6W2jf@;_RjCCEY~
z*bwlY+#qVXuFVB;GUEa^!lb=U21-;UNsBQ7u{m4kL+%9`&hP~=akFs8#;xFBKw&;7
zI)NrB9}rDAH-Ki|#DNqpoGUZ+#vQj(d4C07n#E-8FkTkhtrvCYrL%<}zr_Pfbkp?i
zYv%5NjVJVPRGZ-dS^krT%mG<%CggxuFqFSbdsBNbVSo^sG?0wNa-f<-8+kjD*S#e0
zaswu^+d)r5=Qv_!_7|7a9!@gxPFICL!y7D^Uj|;UpDDWL{aMo2J+fPXzMQcU=H~YA
z!m*41SolirCWWpAf^b+hE~@S#6SoHB{kxeJFPMc$F{zm9=OsXJxH{Psy^CZxz1OqI
zx+y;SD-2gjx?S!|o?UidgBkBzgMG0#EOvqnd0C<n>+$3M?G)ZJUsA)Mm#@sR(l(*!
z_8A7%*6b%rriJ1C(+=jLl3!K!nP1SEp1_=vMx3^rSKs}!t-GiSU5?dg^XS<l`Wy@=
zGe#+Y;tzT6d`fzoPt=7?VAdo%Uin?J?$;?~Z|4<9@=W(kKW>n`-5h`cDGXFOcL3_E
zn~bt+Dq4f>7@RoRh<jybmUzZc?@E+#n4r7WiI(<+El;Q~DB-hZ177Vf^OB{XJQ$KE
z6Lyt313l7yJh&$;;H=F77!uaQ`yOi~$IhM_XHDBHq!)7A+bttlV0clz>}B{EZI;I|
z+AZ~?{pQ+kSBqmq>zR&(tZJsoKl>uurFWx^7qaFGtm8GQC=EaIf;-o+Q{MdwlWxrF
z<AR@Ns#G#2^-2oKiM$n(Gi`gDp1Pe#z=`y#J#Eu_kwhJ?f1AnvQRc44up`fEuSK$r
zJcV6GXRe1#IO2F_aER{8DqOO_PUOo*G;TS*WQ34_*ETjl;X)vXxa~7I?Oq`$SpteG
zEM&1jh%(`>4UUb7k4t*z4^#wfDs&2HkK!Evw$$G&9b#1RpY=xKFE$(VVGy=>&7gGb
zfF&lQug1GSD;0#F%PtF&>ZeNmmjm(S3f~u~npcm>FyS?NWrtW=h%KlO^FCFFu{})~
zY?Diq-9ty3fde7&ghy37aWhyA>6@s0LKap*AimTiz989!c@dtc0w#@=J1|9dn%0N#
z%20n|8!mK7@f)JZab9XLUl9q}>r1*M%*VY3F_3U~r2wk_{i)RsvW-k_XF!r(<9fMa
zr^}_o()W~-ntl?h%dw1Nx9S%PW>OHn4u763=vOzw&ddquN0UsBacB<WeiM;L&d2c-
zzuVFRv$KxSXiF{+iOi#2769(`#bmN;vP8+}7Rm+xRe?SE#e|ExAIEOZ4SS0WzqPBy
zM%7Dt>>r98wC={&y2EC;UYK(^^T$!00NM;rae-+p?XorzMf+crMgEERB?H1S>q}^c
zoo9ZD|FqYG#Jic+Dm5o`e%`MWW&d*e6RuhjVUP%5dP+4zl5Q}@3Lsz8um=e8i2=$1
z&GH1IJW)lj9`8a}i>9iH*_>I#BwHM<Y&Dy&Y{mtn^Gh3v%*pPFJ;Qnb2ML#+Ks!n|
zSBg5Y=-a~uAc6L|1sk`w<RBfF`n&?DLu?x%>%NphW`a$pRwLoHRem1?a6yCG0bJaS
zpVBZ07?L|st_Gwk_2qeY)!k)8cY&!aK)0ti(2o0sJ!ags0JfWXFV*!M4mF7^q&D;)
z$Y}4mic@y6f&eqvsR#hLZ;E5%fH_z>R}TO&v;$c{gg20n*h^=1Cy5d}14_k30p>%$
z#KsLX{2@<OP%a#KN+awki2a8rf>gJw4+V%BGXb)a)OIw0ClA{QBlf(?iONXpJ$(pE
z2QLg2nZ%lzvbk=N?=IJdVQ*r2+5#|}anc6iV$x@kawoV9w&;QbLF=SRaDXgxXNiuP
z`$bp{wE!;c3D?R>oqdCtecXWz+*ni->&XBQ^ev~?5PsS5?}A_c8Ge?#f$H|TxxW8|
zgY@9nXhTBEzyqP7r?e0f@W>yp9NL73I5ZB`gQ81t?*VtKfN2}QjWuJJvJ%(~-0`X{
z_v!3d#Iq;5g}1854zTsfXuIEkR_*M(7YTnR9IT<+GGounYpfoxQGp6+v`@YJzP3Q7
z3UR8EF@!PqO|`;}x@PjG#HS=k(l6hFn0!O_4j@go=U<mje&2X$^;fyLNbW${UC8FL
z0rlPH@~kbaGTBx0jCYGX?54b9x(#3E0B`J5U8RRrR>zTjeRYT3KSi<CrsVgxb(?q+
zZ*`3&q8=1W#y|Z%d;HNqW{<0IYzhV<9hmr*Y)Iipviou_QR2Q=O8v`|y-p>>c48Cp
z!`vV?X0WId+ubxcfb9uRu3EkH8Yp`_9mLGs3xuy00rH`TyVA>1$3}?zMSG<(ed-7i
zqs#H?jYK$nJl&~@>q)L-bJ-f~ZZHlZVqAbQUrsU_DMTa&cTXfZ#mTuwj_V=(9lr%z
z;*Ik2n;!G#aH$-ujYSqlSWl``Xi+|6^X_D+G72=1P7YYusi>W-^dh7UJ3G0r8dF<!
zv?$2e(Dz!jDLn7U&k-$ZLffzhc@$4qR<u>eI(cOn7%97K>v$Qq&CkMlx`3<VMem22
z(VY(!eK=ZD+g+Kaa-?jc87kbWK1ZK2)UVs4vtOHc>KHO>XZ8o53q4!iho1s*E7LUE
zi|wtnDk9XqnCwrqPUPrlP}cFh2`;I>bnk-io=fH;=fj}{)|1$F)R38XDSrPVUKV3)
zir0vx>L0Mg;%_#horq1|S$Vm}ctsrun_9$kVGkm3jy*Cxp#`Y;V7!Rqyi>w_VrBP?
zq5NiwF+gh%aW%3G!xoTrTSPL5O<g+W2*B1@EyqV%(I9H4xT{^D^-yI10=wPvp6L@U
z>VC#6R()^azL&2vexAKW0AbSEkXdPSP+Af9vg{;eU|GI~eu4O+gJT{j(@;2O9O}>F
z<HEI~01?VS7JVr@7RZ)Ca!9g4O%QLjGnr7*`syNsy~#a;JxTh6LMB{vKk@(?-;d-k
zTtWpPD_}s>+rPGri~ocq3tzAWum-vG?E;`@au>Pu?HER|O*XXvz}85QjLr-wcwC{Y
zN0?<v$)}5uE?Yos97R|W5)qx#&GBPa(qiZ!_bG!;kOxI8q3{CK4ewzPJyv)=%zzc{
zUJ`1`-K>6&xTx;#iq!?mbi2&~D7oxKJb2QvdIndbmlSHV)ul+Yw@C_}RUCXj?BjL@
z(@_J;;`yRdb*}s$Af~0S#Cbpv6HJRQ$CONpgeI`4UJ+drr=A*S*+k0}V;*sR*>K=k
z+JU-S1#EA{NdPi|>W<E@IYTiMs2<e|gAT;@`K|^$OK)Yn87C4FBXBPA54zj7cV;^*
z7+&Fo>Up~w(<g15V>`{mw-M@PlnCh9LjplRb#EI_FwG;op5lxKfclv&{)){!n6OO~
z=)x;PNp0xw0r7IWwB-(M1E{9VOho||Ei+R#Aq*KON&d(MDt+7_Yi=0}kVy5qpA;AA
zJqVKko8=Epl@&8ss&C2}J2{L9|8F<%3)C+EM$qNYK;%*=K9z*|n`W-<?V1-8Kli+$
ziWSaoeUHJXhoxCpPw(ouICfoJ%6#Ohn-Ilo!yCNBLG2b6_09z|`<;D@KTFbTeT)uK
zeQ|<2pBwGb{{|ZrLIluWK*!qXE?(}CD#(ret0^I5)Vx4)N^Y_=<djYA)S3n+y0n(&
zmD{zrd)}D2><D*Y;X=N@WF{{DQ$JE$9-w^X%fA4YY;8fJi10!<YjCekZ&Ey+cCYG$
z_sti_QQd61`+0TIhy;bpbn~TKNBrWZGX2I{ZWs{<n(V1|3SQI5hI;Rb=f^{B*%OX8
z366QB?B<&uVU)}dGm0=^Cr>2GLO%Xi<3>6lr4dIU*erwm!_lvpL<<)_et|5X&0Y!a
zljp`@<%^?qL~t$@x-jaH`?tlUM9rE{8-x^l4f9A|Y%>kOD<|^hMQts`Zw)+F)gb9O
zf4@F83H~YJx}egoijCp|FmR;&-|*pj*c!xM2c!uN-A;*b5L%hw1Y@wo#erp|nSnq-
zF~tC5)5MX~qa=4HNQe=6$vtcnIg6<Q9I!un<sL<h%*_xhkFUW#_98up8Ge_I?|imp
zj?f}cyC_dbG0R*T`=m1CMulah#j&&W2~jgHE^Hoyw{#+o-Kufdxav2xLTem%{YL!7
z@(P`&cCx&PlLxl+$dzA~<zPG=1ZNHN`@;3D;Le79oMEK-<{x<PJ%4~(gPDrrX3*}*
zdzNRh{2uXzi31KIH<Q%+V@Iav4Pj&#RfUKluJ+);q?`;UN2~^B2Gh(#><PxJO!o(2
z3Df;CJ*&o5s@p+?zsexBEQhIsNrh<xy#@xAi6Y5v2<AAnJne%pbMFA+)tmf>_ziCd
z1<i(&o%=X8<z)XuF#ba@u7MVI+-1wNEjx$VH$>lz&SW(m{^3pFLk%XM%e4pCBK}e>
z^AExJaIctSYBK(e?&I!EI=@8)`q;%&hAH$0RN_)5f08QyhhRKsvbvY4eEI}@|I^2O
zhhj}sbxn0k=8?D22mUg_xG2a&!c&8cVw@FZ9rMr%C~9Ovm^|N>D|0hj2LxVbium&k
zmXC`-ix<QYEr*DOjr~DZ(vl<e^%F9?%UX%eIr<YKgXof#r|ktW)_Go@r;%@#=Y!uc
z3VaSSb37oNha3DEvcu3Pgc8zHF?e>g)F7tLB~;L|&pU0ldE(Nwm%3TmA}hgD6M0u<
zUaaW#RyiJ13zbg2vdi4$y?vjy$tO{%i<BR&Qv>AaH@55k2yS+_>E!UTelR!6F95fW
z(~qPb{#5`tBN!;g(r$uyB0_tXwztRDQ~Jr?rWQpzv3ZBwPLX4Za%_fyk=J*1HMRDO
zrR=KS=!Oa^v;y(jAvY_aGnNB`^A$<*VnLPSDPS?mxQ;4o(h)Z6G&;xHU#iieC%;#t
zeJtCcYII`xM1o7e1Xuk0v@BGmO>T_FB=^WzMVDa)$IajpR);Jr&cjF|m02_ZWgR=R
zi_??j4BBIuMM<{lCp38}O6ybzSc1D8bMR*HaWM5Ccz}2zDPETzf>iB-Qt#F5{>03Q
ze0lFDP0?KqTl5LH<ikuy6HAxhTWD%XURM`8kXu2<4d4qHx~uIXx0wu8pmF*Ls92B(
zQmGH`2V%I!Y^pdkN?r=Q8CQaGl7S9ivViIsY+F8vFu2PICu<__KTS-0R#MPFHPGa)
zas)Qpvd4<rALG$NqClXNMwUDcxllGnlgpOKQwDIM5!o;>a0DoDhwBQdT3;5JCIAb<
z$I#hq9zFRL7$-%0m*{7MbuFP{Bwvqg!A+E)O%JN6sqb5pc$I5p<MQHqPI&WJ!+K7*
zU_&326P}M`77P(w4;AAFN$4oa)dyNu(nxd!4`e;BI*~loQ`E1<dr{&;xE!inv5p1l
z!s@T-#{_#hAEd2G0-G&QB;$MxFM17-ume^Q-kdo*5Z{Pw1~b^1s)H0NkCR5dAz^Fg
zO^+v&ocphR$}jg<7Tq1$KYWruA>ob#B;U-{A?t~$wDIx^Y=R>-0QN^Ou6utYN}6dq
z8JzjYT%GmwZ<MR19LrwxM4ZZ`dtkcF74?4+QBv2qcMUds3G&MKV3`}mp(GJ_FA;3b
zNCJ^QOOCYpw+k&<<>r$X`PV>nCH1GIf~s6EU7#RcV7;P^L#<wx?H*8EE%(lA8YB)h
zBAu4TW$(glyAo}P2T-lT@mSC58i_j<MLFDd$1JCt)Y3A=wkhpO30u@b(0lUGQPh8F
zv6a}l(3vFE5ZEs<Jf{-FoAdcTH!WARTbN;of2XA^$F*CMvkJlc(^3WvZAMhfAZjol
zTluZY0i|273(DPf>HBr;EzRcqYgtkB9h!27{QFfP79|>y?}#WQR^j-HmLJ;pk2wsM
ze&{b{!HoA-tZ<N7z;fY@i6@gWj;ut3%C2z;Xm_;iFI#m<ep_r!2{ax7_<s|w7t6q^
zsKr3`NuKqb6!%C<c0V%#ENZ``e)1?FOT_Jjw!*AKs3JldaW8=d%e2}oiqV|zPnd4%
z8<!d@<w*SmG~)vr^h|N2Y$3BYc?P(<`9@ZdYXkM5Bp|*7hz}q$fzDvZAUX0}c^OFA
z5)GXhY2orE=o5osPHQk)ChXx$D05=n+-hTn<r+*<(xpvooWAuB2dwQ!YFR=ul!mf>
z5f>dvyi171Aq20l!F0!_s|Ax1X9GrEld1b`5LTTz-{KvyXm71aUD)2`=>4trpH`Qv
zKLs6dR^TrUiu?AQvu{fP$CFJ=9ANPs99!;@+`)YyB_PNR2ms@As+$`zph^qlPv2HW
z|2!qztNi?dS?`1K?JhyfN!FAN__FF<7<26>E$W|0f;tumyERzVMMCgrL_>7%Ds~Nq
z#h^=BLR^-#D6f<OIeV_(d?49QJBfJNtZx^n*#T#h&CHP`eL(?bl+@X&z8oa3C3im`
z?I60RG38CV{ey*MEL+F9eC)aTJLT0kn}sMw34LbNZ~?AXYiQ~qQTxr#!y=ZRBl2H{
zE<59m6H$a$@$iw^CIk(vBNt36_$6hR4-+ji`C#+2{`Xo<P3`)+7PlR(B%eNn-S~1}
z@b){n6hwgjW75z1J&6OLLqie{QYZrH6$KDmM-9l`Gd0lfEJ>Z9r4dPji#%+DL*)Wh
z4$wn|y(E<k0?|fd1F8+(PYoa{*TSRC%(g&QdO*HA*k`GqE|9n)-RKIp_DZQ%H@ZNP
z>pFe!*y8WiPtVdbHmRQxb?9i(lp`6o^vC^*jv~tds9#~Bhcj4{l4QrN4-}wQgMa%!
ze`Eg0u7Cagf86){!o7fu3#W#S35@L&>z4g@@z5@6DPT~w)%fB|L&5U}uKrx&JOg86
zO7p0#`6uMJg-j>CqwM;2a6MjBEwitmTdO!DS~hZr-?bEj=gE(D9I2MvTl@MO{R$K>
z`Vdkrc?}INDItmw`QMURF#{SsK5q{9;}<;=`4gPlW^-hh&fOHnB^M#y%BB(05V2!~
z0BLk#Vh=iDJfXv0U$f&|7E*cI=&e3ed^dL6ODD0&%V=9vjQ-XT#^80bLd03(zN|d4
z0got3Rfc3syf`(Michk3ejYi!ocyjZW7aCb(+@H@BH?BuOUj~KKk}B8%GN~}y@?XN
zyM#t0rYuD4j>2JzZ7+v!Z#@)b#mc5dG5GcVk|S2u8se=Y6!8jcFu_JVomZ)qWMQdz
zvpBR${$nwW(7WM4%^S7$jxyDyvSxOK%+K2kOKp}*32U$jct5hNQTpcP)DnJA0W;k*
z%Z^Apl~KwdtC`iJ1sF+LizVXitFJSwY_h$w-76YlI7fC2$|Tf*fPdK((<C;r)LC4D
z#JxJB?<FmPyKyuIT?bD;{=mR{$p88{b<kazo}4(?JCa|(Lh_O`?H43%Ruy@|4f_LQ
zQn)+A_346qUwZ^#Zo9MXVhnXyI6qibQrI6;6}f`WnVP`DYm>B^axXd#^xu-BxHU2c
zd+1E@Y(L5SqDaas$vHo#c(8bKAG&9vtMJW^>H(Eve(v)lGdl$DiAkAr;u?<}*m#dn
zMbPOTACI!1uB_$tsdg;M3qR4+pX}v6u<TOmaHCP4A&|#>mTO{5>+0TvryljFQ&_?c
z_Kto<@w!J8eV%`l@r+(}$Y{wOvi8QZV7%FD@uCqp;}?phK7;`)RjWg;t9BZsdW>+n
z4!o_wdpPU;Je!K4@ZPPq@3$WhbKm#cjpF>L!vgOYC}Gqj+Gf3z{;@eel-~FDvfDUQ
zv%qVcTl1Jft0RPzs&S9QKJMOwf=h5$BKNG}Q`l9K8^BN!Bf3*|^|-c?)602osu(_*
zMx68R-W^8nVdLZO{qwT-tTcw3=@8^jKt3jz)K{!K?f<cJRSk6c&!?J1lPrAOwvG2x
zHl4<w4s4o}TAjvMT7AV#tm+OU&r@yu0^6{pJKh;0N0CZ1H@e^Zp#dRi(B7C$EfFb$
zn|U=i?$9?ICrkmQC~kN%5oYt8?6Y;&)9D^Ctl4pkb2@FVlOwqzyoq*iHQc}2sq0u;
zd6GU0y>3P<Ywx7e7c)yXMQ*z?dg_#uOh=p|sWZi4n;3HeavN{9&QUrt_yx%m(|>e<
zie<x{-a%825wVF@FPDcovwY3FDG6<$cjH2FG7+D><LmHz-K=Po&x~NYV2Ff|a0bb4
z*_Y~jY7Iu}IYfHC3)s|jom0<2xtrvi6T1eZS$v233O&!E3B+tdMzQB*aslC%G;(oz
zUcyXlBxA(T`#<{@lJ2~P<mT+WfA2degdhporR+LOq@TG5<>L}th&8P@Lkm4*E$~~t
z+-Lg7T&taGG^!!POj6zRe|-f0xP3ovAE^%dzdC>Z7=5G{ygw$-|J~)w<|j`Yj#S@2
zd<}K|F7RON=+oYX`kMiFbqehiB=%S@zfzCyhYT-RaDxjSh?u-~+tqR?HeiH^CRXIl
z)2{@}9dee*bQ{(vo{ZauKWl$fg+4^z<&eo&%WL(F`3FW=I3U`1T%+TT{sZcXgqZX3
zAE2emazh~|*&45W23hLZ{|Fy5Q}Jq7fIBSLPA&w;LU-eqO0d8flU;e(aGBNptgXQp
zQ_HW0Z$H2+@oCnOht79sSMYOY{+ANm8r@APRt#g8I6r$3;UeRR*yLy?r$OOh$0245
zDP88~o-^INDQhs%xC{d0dEPxE;%hJ+SdEc1R|iMNb+M@_raCEQN0+n-2G5&oFx#^p
zH!L3<Dfe?hy4qq4?+>XQxf)hm&6N+4L!GZdZUY+O->kb(ru+Syo9B;It3ECrfl8N@
zZSKX|#Hx1Le3@n(VgM>i5=tEw)?gQLgQD)n(=H*e@{_oVQWIZug;eIhjCdclC?ON(
zp3#hZA{y;)9Znm=AX%!ATh$#xS3q^(P>?C|AScE63c_ElXs+A#pi!2WgQK2x?$P!h
zdz?^`Y4rX2G7I*H&rbL5zNp`|XF&f(yRqU`>Bgs33Gf^?4aPZLb7vJQ6Qy_Kqg%h;
zfC?(^uxu`CwimOPr<T<_d&Ajo$!ncaIfy-a{|n9CH&PZ#lkyHNO1q`V-5sQ3X(%=s
zGgHt%zMeCO*NDW2zAA-ESTl?0iAF={^5(0*Hnu#P80@)|`LY=ony{WUA6oQ?3kfIm
zXq1QGpOO0tr~~j)CyDwy1ZAibKO9#ZLloT{?ZIgjc|Un<h%TM3_x|ACZ*)(d&S00s
zO7)z^KK;HgEAj)$vb_%nj1HtK@tPP+_a8(un2KrDGMYQ{2RzPLGDmCh_&<I+Sz0o-
zkRCA1tQIwBraZ=ZBPh#X%Y)_)bIOA77dp-B;@&jOisxP;Uqq<KP1bwW@m@vx>&zak
z9}TEwjx2bRbV=ki^W4e)5BrRlp4Y8r=-Ue)KFi8UF&YN<eX>BIVjd#!+KsBzI`tEs
zru>mV9BiZp;=jqiokS0wb@Fz%IdH<xFv*0~ugu&hvW{=n$8ZhS^&YjtpQU(u4Hni`
zC5xL{gQYfFhW^ds>hGqD_wW_V@Rh{jiMY#;9&EkhtpBRxL)f^_c2m^=TIPOff9kw1
zJU%w)rR0m{<-hC0x?lfKeHewj$2sG@3%WcHz2h3N?8d}qlf5`Xw4^%$Gt)%n>80)N
zF}&C8S(T$ly6v9c1_|`>`JX<VP!QAf9h0NIdYXeuX`EUJLp4g@jCgy|QMwNoXXu~y
z%mA%C+E;bx*w56kTLVsVr>R*ToW&2&OP6HXISqScYt1b<n3i&PI_niV?P1(4Y?#Ir
zqGTLdkGG1Gv)9ydPdd6^BIwFuoaN)4*@Za;#;1bbnw#Ba++_|cq1)$c9&+8q02e<T
zYz2*y-qI0`2t{IR)LW&YyCYHCevZ*PQ`Ie2Yv7v|+|$f>gc(aeu4ffgEcwbQXE^yh
zk~2%qj5pqqmhhZ$pTcR$(wNsAZ^O^STzpTn$^^=7qp!CSxl(ZRbl3FflDoOX{ynU*
zY1>-PSIRl099~GXf8N`7Bgu~L<tzP|oCe{9sGLLRs3;q?t*b}E8AhEed&Yc4p5?kO
z6?`-*vTR+%aJk`5w8JwVp6D;V`gfq_S%#n-wprCUj>2|7ov=IAZ%4Mp_MB3T_PuQ_
zb5&AZL+T)Gk|USt{Q&=s9BSO<;>l_^F0bS5Qf0l=jz!1L-{#iOh(QM2tvzyRgllMq
zQIhF>2Tz{fPsMieEZE(=!nXw2EgtM*6jcjE+8kizNf_$hH5~BS%}dgn$hzb?EqOz0
z($1?m+(M4|ZT5|A6%PfR;%-XZ?Ybw-Z<V7uKcTG^W`#I9#%}h0UvlPKSs%LjTeZ7#
z1Gsj-M$NI^@FKo}2oNir)|Acx5H;by=(Wr04~JcDght!W+|uWR3|ozsbu>HRyuIVp
zzYkcZ3)@Das=>MMm4hg#a=`LS<sj@xK$D7lMMb#O%o}dyu+wJ9j2EvL2wU?$;AV|7
z*<;x31j17lhOU_yJoo;1>NX=rk(KhJ_8@|mc*L40_O(B<KN53dsXBG6y=<N};?Qh+
z(Cyo2C}VEF_I#@vZOL)w!P$7kDaS#=<1t6#^dS47_z1m~-p5t>%nzw!H5ZcRr1iLN
zUw7LRg|JY5#}Tsk1npMZ#EB%vX?AOw40%bv`Xy({rJK6L%Dk>w&v+c!m5-LY-${FZ
zF6^5&x4@;a$cZlM0KYZZ`p(x>@um>hyh(|@se=^SyIdg4BWB+H+H2`jM4@3Yo$p+u
z-Pzgw83KXv%xAo67p!x4zG*+BONeCOkt%jBhI<dMd-@Htvcwd0o2#Mih^qINan<nF
z#sytRt5@OH^)F>@1y3sMZE$dW#Qa8%sUm@Lg6?A3VY^)qvJK=<M6IZnba#!mM`(rX
z1Sm4}9+Weq8C@)3jyXxiT;RoWetp>xr-sc&>~X^@^Ip|2zglu*$Oh(qAupUElkyeB
zbL&NX&1bDVNWc6-UnF1juzh7;?B$mqJdh<Ohta5>-0A?>d|RsRxQgQrf-m9zq{3(0
z6PNf2$=Jg_G}D7)R-dc;UoFCO8tyyhNV(ybilzdQl35%%2X%~&eio?5=)S86FT1(=
zIFveI0xCv&6cfX8Yf{lSeA><nzN5;bZ$<~TZ1r+-KJjV);Mk5&w_rzg{MqhuQHA9;
zW=u-Ztz49M^vG^><$L)h$nKhh>Puhr;)|^mrIgO$3O^kVgKksp<YH9oO~tPZPu%ys
zY8P3wXFK_+f=cJ>`32ag5n;X_-j^!RmManj(AMyRF<Nn|E@YU-zIsW8pXwh^`8Ia%
zN{2)@_dXdf?~{^VgPBYr2z12|Vh24#|Epf~@Bj7yWzyD1ARNv1dOe_H8Itp{l=0PO
zwJQ&ly1fh2^iFy^Tk^OZL)UZw=cSwLrM^285~^K#37$q_86O^^dzG&_@_xQA8biVT
z!9p_vnNoAwZ|Z|VZ}*$w9!zEbiD;AD%cDQdd8jgkmHM;7Fa6vkE~Kea`T^cHy?Xx}
zQ+d*)60vFJcG%o<=|06nw!1%Ii*C1-n^2248Wp^3^UuljuQ+>+dgbWL@J}^~?_?({
zed6<zueHeYJG!uHM@@HW#tDjFxITF_vfke00DM|9|CYr3)D<Dx@`2Hh=vS+EcBbmb
z?h|YG9<zUPII#gH-ejE`_ff4cC(FpbJy#*w?Ycc>GIuQF?9zOw>U==g*Y_<ASD)1(
zj+dWWwqSc1HE#R)p~6vd0!Qjo>i|0~Oz5`U$IqXma~cbJb2^aH@4LsXm*HiS%4WWU
zqLfl&<yf&g-p5<@(x19ypp~8mVe(G2+&WFOONl+SI)KAd5@Cp_Rk=)n8;==&eXoY_
z;4&BtJqcqx%hP?QN%{2!-FwVUyPVo0t~h8G;rro=RKt>7estH1-^IMPyk-&RCq^6c
zN<*3>HKC|<p?iO+Kyg=6v(}Br<p~N};;?x}>_EWM6dEo|6a7wmw^O!0x?d<lp3DB|
zQ>PG#;B4{KfNkEq7KD;1qL0-Y4CP<JvP0ugltfT;t9}GSl$J`J13XuGt0`-8YXHZA
z949jyHip?6C!D3nV-a@^*J0`GyD|IpnbbS06{daXb>mRo@$Vn%D<VYV(}nhy_6oAq
z#4J*AC4?(e22o7N(<Oylvpz>fPg;F(cad%nTi)&S`DUg4`v>dyxbe4pY^|eW!<&_v
z{WJHMG{QcvhH8J&Wq)UUbV?HitE>@6YGU!vla@<?&20<1M*?PJMHG+BrCVy2Q=07a
zpcJDnd(u*T;9TWdeea54_j7?wNtbEs7~cwnE3={)7gGaRvrhBSSKCEr;EgakD%|j_
zqdFZHmW+qY_bI=bs*|?UcqjPe`{m228tE$Yj+XV7v+cbff;i9dlp*!x`NlLO+RJu{
zm+i0K8ohiZs=aTZ?vS|*#XFC{H{!1y<5Q%@UgW-KeLt_;klClBlND*B6mHCM_p|-b
z{r=Z8A!>9NJtaLK*yc?vrKX1=N-#O?sqzl=)0UB@#_+wXHD6`*TFT4t`;jgdJF^Uh
z3KU9)?P5iqT}=`ZV`F}|H7RK<fHOyrE-}|)N;Ct1<%>=uH@tpS^U4)g%Ai}yV$z<A
zc~4}mzTq|A)jmmH48_GNj4y|3_O-~X!sV59i#!#3j;+Cxl-FQ417zwLR_8SEpEc$A
zx8s!7VB_J4!DFEXifb^b2;wrGrW{34Akl-JFvs~(PkwX__B=F`xOdVz)t3b)h8TZ@
zSgd_EeQm#z?$Mr~lSlU6lA8&dP4FZt1aMF$+@)Dk^jU)qENA;AgilKii}=Gzls@fk
zO$!<0k)ZvGHwk;HG~|y{t3IYUU}frKM0@?cQx`j(rkWkWbNd9rGy3I;lKGxKh0?tP
zQWq;`xS0dSZ-0}{a=|zunmM3tT$nuFsna+y)c3P^-g`IO&bI2Rmh;PP2k>tLICnJb
zv^Ts!-(_r4I^=ViuO|(<VjJj+TjX_*c}K}EkD(SD6@@D}gYKWb*$+E>uQPyyg7vPE
z;uT*G=34q+Kfer3>@1d{M30Qo%j|v(n)mkJ#>c9Elvu5UJSD{MUPpadu5G5cfg8Jj
zRGD?h$LGnaG#n}0Wg1yl=QZl{g^{HtuL4>-g|zt(=r$%qAF_hkhlVA2u$P`qqT$M*
z-6j!brLdpIrI58UnD?5iSNXM0+UT--&IMN^*dsq%(TkKymAGr3WV@h8$GymBJI`?>
zWLK-m4wtgoZ&h?xUIaWEIUH^I5c-Q@>~e=2=hat9T#WlP9S@dk+HhB!D!~0u-x)cS
zurN_0y#qd5!R2w<nc|I+Jl!Qz&gwmZhKRbK?`JTc+39ASDwJ9nSg+B~etPv-@^1~A
z8ZadO?)Rov>>mED$8e-juD{K;2CI~3|Hrq(etnz8{FgohZ4ntTzrSe)y$SWJo6suv
z`w_n1!(R@pxdt0N2AO=|4;jzb$<BoR!`H!js($T_$?J!J`XY4PJ-@$MT@=VN`Ac7=
zA1w}LnQS92(<kq&Kscgvt7>}E#cJ@H&~3a%2<Kb=oV?ih>&eZ_)4{xdeT(n=cv$Zp
z-_H#?W1;n{`+r}?->z+Uf&8y0_UnOap-13v14=7U3H5z2LH)|7j^&p@_WKB1zgD(i
zu2lv1`v-r2?;o!JZ_Um3_szZSw*&m$XkKsG-`bn6=jh+xGN{`2%RSrD#Iiif^1Trm
z{>T0O^)^t*KQW%KmxU&U^;26P<G)>3C^RLcwsIq$um7MaNBi5qr>%eMuVWI1GP_5-
zQS*IrsoA|c`^!hEyN95&;a|VciR&{*05r{fzu~g;RnQHWE4(K=2@wV=AzslILI}(9
z$od)L56R9~ub+oJjHB?kgBs^UY!azoKf4X7@2XK2fI1z}QK}Bn=ooxIL3w=?Ydtg;
z4(2Yd&K6hg*MD*}wWZ+~5vDms^Zh3weo<l3zrD}@>-$ntG<*t<4z4u6{UAWYF97|U
z)-P`h((nuZ?KdGBexbkp#(#=NNc8)!GBPxL7p}UxS~xqbA7}kn9Su`k3$tGit89PO
z%0du2l*ljtd;Q<#Z@4O6biL|o@%@WWU%PI7^%M<s#P8qy{Z|p_^MCg%KMnu-Ict4C
z`UPi4vx^q4H2To@o>QRVyJT_0m4@&8_ni6l@3X)DtxRLM{$GA?ko9A(H^}<+Uh=qZ
zv3}-O-~V*BfSTc#@8DCjFt@pS#_<O94eRG5Dga&UDPibPd}pD?f<EX1o!u`N&!=VK
z;^^jVX0iU3*!NT9JMG}$xc(8*UoS|}+0pI#_piJNeXH|T2bb$tp|3OZfQ|>fbIt;8
zV`ibHcxL@f|Ndmxzu~u&Rj|1RH86Bru0gGK&ce*m96D=N3kNG#Yv_x`zkf0Ge}C-&
zHxi2DumPW|=&Pycu*tNwJY}~mUZHNPp7Q^RVkaflxwn=<ysc?1Tb=F7U#=##wGr~-
z9NeP^I^HD4T0K`!l;CR?zuX~f|7Kaun1vZpTltkR<b=1GZ^ECl<&#0*A4dr)4IVDN
zq>?p|&Vn;e<>Q&U_YQ|)AmDBB&Uin0pI#XvVaPboXa$Qz6rSl?Ym6Q+6Y20FPN&No
z*$?`ZdB5qZqG7%F(Y8fHxUf}>C*t{xbh%E6f&LtCZ>mhk^xT2-7T<;pCyyi+2b>n)
z%^>om>O*oX?#QV}nCd861(#PMDN$x_ZVjA@Gqzheo!GkSciC8;%tuxP1<IVC=NaD@
zF{LN;L^GlND+i-jer6?ptf0F1uz|VlVO0_Di!Ar;>9g^B4C9ZCjS2X}#X=i6>Fp~Y
zg&QP=T{-?{f8q-x!$bD|2PaqP4|E?9ijVcQ;oaVNt=xU5Y8c@NTj`gcn4E)L=sCBy
zLg<kIdNrF*lzp*Y$~PT7?gi{VT26P(LEgNhUeYt>W1pFA?(UTC`j!J3u(JE%_u_By
zY&$gKjNSsTQFzMHr&Y`S!C5jcoW){~$YZL|=OygK3-`+|m^qetSZmaoojAt(A`o+M
zIl{DgKO05-@N3>@>HMF|nav#D<FDOdu6x^Sth5t#CH=|$u*diAcs`pvvr9z$+ZDA5
zj0?PS<o*|~eD&^a*O(06Jj00HQSZj?iMXA8#^l2YjkAHpXdmU7Gs*eA`cCg}s|~a~
zrn@B4q{HX%Uc#)VBks6f?P?3XZb`_e`=_sR?p29PWRm>W$}VjBzH56M=DzV2p>1<{
zBcDFf2|xa}{or<1=8+^i$Ce<MExQG~Q+5<x6{vWBB3ixW`T<eVZ6?_~8IMgIg$tH_
z)ehfXd1RQZ>AYnRkDkT5_n~_xXjqB|PI+Oz!0r<adu`7^$lIN(>;_7a`=~xL$^|G}
zjBIatf9lhn{2lYARH)0%_0M?N?wz^hxRc@NK-BxKJb^POkA9)C{r}i|3$QA;tzUd0
zU4lrbN-EvWk}d%O>6DO8=~{pyND2rjA|Tz}jdXW+ch>?Ii~s9B+kNiY`<(lo?>_hb
zpYOX@d=~1O@0{-(W6n8Z&fgdl<3!@KO6?0Qf=G2zlikiE&a`Uo5XK&%0wnb|3WD2e
zKUSA4>Eo0PL)C!?4*O`#Zw^sBH@o1YuNYeH<9<^J(9T)T4V2iW&Bwrg#hC$RV&tQS
z9I7Fe8OM{i@$DK@z7I+EZ8(bzVcazf^rx3Wi?mj!(|s2^HPrGp>U;A`wc|!nT--x)
zgt+44n&gu~`j{{lgn)M*?^+|E5qJEwpKRULrxo+!zM?(GsK8Pu?q5W3p^RZ8?#3s!
zW6;7Ovyczxk)uRW7g;%fCXqubt^lox_R2AlWtyUsaVLW{m6(bZix(zW*^0gIQ54d6
z37eIOkGzw>yoEMKo@|PVM)zH>S5(1VlO?!#P!_o`lIxxVH8m26A&pHYp7`>!S1mKi
zHfU;!R-)Z_4y;*AN<{vA0WX;ZUgGeTik(01r^eBdKO`AXY+}lIFS?EUcxa4C!))bj
zb4gMFdsW!AcT6#daxOvo!UDHPqEcukt0`G}LAttH2l;XLLf42a*;db^Qz7gW#$yph
z2}4BHC$wRLuVfZ*vD&h@LleP-FL9E;t$6ypqW&5wXKB#(JRZw|Ca{CUS#TtY=4I=n
zwU90nm7Q)b8S}vu{GCZATH<$KxI!}|Xlw<pk!ZCzHgHq#NU-x__)Tw?SeF|Qa#{MH
z;1g7Z`aio`T=X?g^1zL!W~_emyhtv}d_BtfxuFwVza>jwe2+TQr<cw$%Fhhs>f~t3
ztevUDW$>j=JPy<-EYdI^s7~)X9|a8<31x?s$Lz2_*;*-DOwlK2HtTaL>pGRyUJ<Q+
zY9@)v-*@+;MTSXf9(R_yYB8haOAhMNkd6TnonBK0#Q?Bz8$<hP!}2#@R(pnmZMq`y
zjRws;>9cSj!l~NR{&f%jVezJB9Y)z8hTG`fF^SCVnMYh>qL*_f)RwVg{hw+KLMA4T
zbbY5R?n>AmN!Zdf-QUpqLPSRPn2;~hshK{)$W_9ObK*W4V!7PGROuNK#$-VTNG+bs
z8=2L#VZZKmzqG}8TkkNDt@81DY7~D~XjhQ3mYRYr9iH!fsJz^|T-^9FCoQYVyc0vn
z*JP)aPsVc5wuE`);xEqyz72;j2bZUzU*}54cy^rabp{B!JwB`8q#jDs_srW4TdZGe
zNulgA$SeH9^{peLL=3_Rl=GaKi)}hc>5Zm3D{N)g>@IJ$E(POlr^p^#$`Ne__s;0f
zJdrrqVRwDAohbCheuDiZ>8bPMuk%f08e)>TUcB_fIywvW$#E)nBjMdzk<mnZe8)*u
zmJ<ay@rVl=!sdu21sv*YECKWD6N74H!+B(1ao2X<Yb%v3iS<j4KUT<bs8VCC-FA6=
z(*Aag`%a(lHi4O)T2#kpKE-7IqLE`$$ta52-gt3u)e58PHyUr}&H0QLXm{Xrd+&0R
z`ahPsZF@EGyc~L~n$sW1==Au6XH6!5n+d^nj_)9QzCumlG@k#}sbs`xyh$uU-G@to
zxq00obLp(1(`9){D_DnnWdVT=Dq|QMz2NILkz0W)Lhe0g4Awr<Fj37>8p+KM9-5;G
z&3fP5;m)V^S)Yw}jB;zTwD9P0^>lkJmvw7Y1>JW|d5BWiiv8on7V<@tNw-{R`)?5H
zGoAGvSPmPLO$sC*-#qKu;IQlYtVpH6sy2=x9r$rq%96!C|EYa-L3%~0v35fpP}^=e
zeB`NGX5|y<>g1!afih}`(jNJ<KA*Ccw)H#uoplP8njeV6PF>dcM#@H}7MX+tGpwXi
z7xW_1QbTbtT_o3SY}55OgBtPq?xH5#k=Db|-7~E!XO|fzkkrx}!i=o6;Blg4tY*$R
z!x}4B<Fr&?#ci;ReEdY9N;tO@c>RgRroC5}yzvJ~!-7^xzBzt!RZHFSR4XvmzRRh~
zc38%n=-nsA1$Oxk#0m~J*eVe<Qu6YT$&haY>&7ePKl5s{jJnknOvR9Wbym?$TM-Li
zf5_so`drph5Uezr-aGSA{_vzYZq~V{#;~a8T#~>4`<mO=;+;soiJEDRU9nX`!r6U`
zC&u#fv{v=xh4JfRF6|lL1^ODo8<HGDswa0+RuU*TBwyK2n8o`Lc(JzeY#vW=S2X+O
zwWicYbP(9+@A<JADdv4kC9_E+QpYSen5grRl2NLBt9)Ru<{Fs))~HY*p*U*faREU+
z8G+~<A6=pr!<yF0+>EAs+*KxwM0%e!(rEfW*x%lxW*iw5zWdC2$fupF)-myoLTsc>
z7Wi?9ga@K0yViKdq;k;Ar}AD8+GMjY=TT>`h{X(e`yTqQ1TeqmQKEyHOKN}KtMXN%
zgSes4*Cy!(Y^SJP@-i!N(GYwNlvLtz-5t)jp%F$(tJzIB&k|u4nUXn(DqzZ3mG;E?
z9Om<#lJH`e+LbpENfDl?K99JPw~Q~ck^jt($HwDsSG4>3pz!A-xetx|8GFpb8ISP9
zzAzuTjfn*2e)G_z(Uo>ZKM)gZUe;N2l08Icw(holhY18LG|~(ZFc%Asp&DJhq|A1W
zH|DI6PbhjkY&I(H<stQ%Cee5^n3<B0d4PIDIFUww>Z0~4L57Yxb_3bpz;(X9{{Ry+
zQfLU1VUDDOAW0pV4}t<-95btj6#0=cyT**oaD9~`S6hKH@}#y!*`~s8DkIDgrR^e*
zV1YWF5*h)F`Y2vSYT3fg#&=TeIKo;C0*Y2(_;(KWZIALDP@5>PlUhIvH^Kmyz!v^9
z`s)(Ru>Jb_sa(`bCDL?(Z7d3xAV*2owIr5Ujn%qOvGO;k%{e#p*DuDlh`cvub>8XU
zFJ&2g<A1&ttzpMAN!9^7Q_Ay0sJyjxxDF*~T=2(-_nePS_*}obZV`sw49s*S!J#dX
zQ#nbkTo290TbG;Xnxi3S4B~}(0>ukd;0x#5zH?C+EcLd2a=&o_?sls#SDFDX{H$M^
zVe9AJS#FSbId<MWXSZKbt8^d&Y1Z7^d{YaVy}8*BslBd^b7e)oi)g^UA6?scba0?=
z-Iu)3FxfD_5B5CRj#U&5Bi<U8pg*a5$fi$}(lvjB&h730Oxm{1{P>EgDV)OP*#%P#
z!jq1PM_&YuRn_YtLk2$PNjvf$3}d0GVH|05XU`%0@B1LIjgGj58_u=8XsV>$w8C3N
zeUlmeAD+>loyH%|#1FTFlO6E>etJ&7`7%Gg)dAd~Kfe4Q{YX`3Bd6ays^1(j!2bd~
zB}aR^AN~r4lcO`>u4q`8{P0%z+4(V8WlSy1%$+d!xp;m!Rn~Tns`f99foJ~i46%w?
zIK6&u>L_k!V{d2s!#m>x+@IgwAPMmoe|Ca+|K_;<-3hv#yj=w0%1Oyefe`M1KnTDe
z(CrLJ9E5^|jDn1Wf`W{Kii(1Ufs28Gj*fwU7Y7TM2%ngk2%nIUl!BIul#H63knjQ1
z18O?@$4?%UP%*PHGqBMzJZAXO2m&f9Dh3+HeGH8I45Wml4FBn$+a}OGG{h2A2qMBG
z(4Bh-i1!d~TR~JnKamlB`vLv_gK!5C=r1Z7ItC{2Kshex4gw<L9VA3#WF#cuX>Xt$
zgme!X?;*P=%6;XRsE-`*Is78Op;3z!HxsA~9nx?bIr^hx5E2oSkkZo8GdzC6#m&RZ
z$1fl*At@y-BP*x+LQP#mQ%l>}#PpS!xrOCxCubK|H+PRWZv);12E7lCivAcA8~5pR
zd`fCsdPZhec1}rYS$RceRdvnxme#iRj?S*`;gQj?@rlW)>80hB)wT7F&8_XD<CD{~
z^9$(Z)epK5K!|@M3;6vv!u~|pJ%Fw|NJxlCs6XgJxZ?_Z5bq%&KV(P26IDii>2UuM
zhaVcgSmd|jW^`&!l|up}#~}<t8m=YUqaURGM%lkdnE(G0Wq%O%ce<uQScnL~;33`v
zfk9Vsol08ZgB3^^rI<(8EeJvevy@}F1AZuM0vs=d!MWVgcj#|mc1PI^$!M^*XVGvt
zFLY>?J}>FwsIfgQ#h3c{{<zXLbYVsMLt+VJq5T#_8WjwR_|@t!4*cT4FAn_Tz%LH`
z;=nHs{NliWNe(b}My8Ys)};8$auk7loI1TeFKa#c)J5jx^znnwThfh&2h%%5SK3;e
zMehk;J#wT`dnhg1MNWAOQu0VWTv43h3aBa@V{UbkunYZ65ZvI7h;%3o4y*^czW4#P
z(qKNKZrfTc#OBF7=V`2QPpzydmF3|&7Bpnw6E5+fjFD^U7+mmr65Sqq?ink{&!XMi
z)9Hlj<avITP13QX*vsNFs&4j<+hA|tu7yV-5Mo&|Ef~S*viD__htn^?tN>Z#$R#yz
z%R_r$X%6+;<**Zf`lguKzKY*wA8jREcnhIY(mkRD95nynsD8L}9_tz<yrc`M5`f1Q
z_pEiki8(%hC$wnd(B}$&FbXN*VwP4pt~)5v=>o^q+TP^okTe7Fv-r~${?$IgClIJ&
zoh%U0Nd==#It<&q1x+m&T|?q-O6k9>?ahUH$B`8uM0iY1)S2BxA9leE&T)8cKDt6o
zPAYD08d+{KGxn?YhC|q@Cx+D2Hyb{(jER+suLsaS@TzWeUr#!Ev=8=ofG#K(`7iHE
z>Fp)I#^610!Ma};&VL{o_<F=V51a6!HBR;WbZlgrj#kY+ht77C!h;p+Rh~_po3qPt
zdcQhj_X0P@7vtpwBZl$A+uQdV)GK|No;_vR@EP*!F}z_YDsX+F5pMy$-!QX$Lnc18
z)YG^}&2Ul{_IfV^J4k24fR;VM@b!)!YD>huIp`OuhT6t(wADAt)n&>UA26gJs?pP&
z_zfI?%kbaOki=IZ22OB6zdrwacyQlWcJm3h0h?`fqvY;mvs;id{dMN0>Lx<sGlP@9
zA5e>EA^@y%y{fvIjN;DzJMw|@_d=x<Uy{`y=nDW-f&WLTNHECk_gcz-lwL9Xn@wi5
z2p)eCJEt+@0yX@p56bT$4M`V(w@Av)dI7u=yz&gO3xIrN0$6}!BLF{O@dH)xvrLK>
zeg#>ehna)^UMBRZaU&jp7JMkpWGyRnL}6D^`AfGnLSWCKepxKV4r!Z}*jC7;?v8yV
zEw$mvlueX;r`%0ILIUMwoU6N*jZh+b=)};=D#v;c%e1sqpTI~RzH~WTbYA0aJ37|O
z^`wi=)ZhEZxRwN!69O>LqJ0{-pgXGo4d5k)Bh(vIZUY!*G|UQere6tz8NB9z&t}3x
zufF`1u1hmGUIZ>=@U_}4sHqy<9`Tn3$2=BJj=X!pm5*;h)FK&wCA&cjNJ)^|N_9#;
z203I=I!gUhi@)~)XRjO5IgnlVlUc2)``CeFR!uO>Bcc~0<uZn2`)hS0Ylh)wMgx?P
zAoh(2xvM*M)-5c#zVTrSs#A&K_ldAx=zbftwyAa}ruKh4+6jj>9zaCpscrO8WEU|`
z`in<j7}0{g>_qbA|Ck~G(EZP|?m6OS#vk+Q=d62*lk)kGN`I7sM1uc1>;6wQ2?5r|
z6GdY~4mnExUGqC~0OE)ZKzB3R-JMDsNtI{HQ|J4*;v$f6j(9a@faX>*)9Pbwg{d>!
z%1hj1i|k=Sj<YsjofLZG6me~H3o21J_>OZ)Vhh<BYCPpi#xY6(@Num^G(ClGnalGL
zscsS$Dhf-Tkg^T<Fo*jcv&-kaaVNH*eZ=tc-mO5@!;U}^dMIzJQ5UOeQIb}r&ZBnh
zsK<AU4_XY#?Y(!l<epRq7_S%NLCh$?OHD^x4U`C^G_RCs<X6Aczp?wW23v5=Y;b7b
zJ^-5~w<sK;o}1TG;_<F-CRr^c(NppC-GX>}PX`*kCh~^FV`DKXm9M#PL7jnFkV$<Y
zW=4!)9{OG9VY1$grBxPp{;G}TE$C%g?D|s*85$<@Rfj~G4!P-+XjfNED)1!{7$Enp
z>a}Wz!J!|-#5)NBqwZV3{8DkLbxpZfE4TvQ(|{D3zh7>A8#hmOxT5>rr#JR_L#`Ef
z_9f3^ky{HT>hr2T4{ZEP{|;(9*5IX);pr3U!Qp8>uWH&5jhI;mT|C?w2KpKMtBH6h
zL~>L}@|tmGOIx^c+OFWiBZkTx+qP!<*avqJwyoyUB%^qwNz{?<ZDT(_JP*l)x=L3L
zpL#+{Cw2TEg?Ne#%F@TuB+71^S81+r36nNc%M*)GZEK@dp~Vr!a!hL_#U+%*PTW!9
zoHX0gY((YKu`yecs!W*^+OcwmK&<y8KHvF_M#E`FPtk8Rk;~h1Mfi1T=P@%E@P?T#
z&i=0YB$f>($JRt8+mE_T?ydo}N7#LBb8&CW1+T*xMXO0)OXuiM&v1V7?cS3ovia16
zrKNecl5gjQ9*YhmbLG0bJ8T)}D3?cMDKm`M9hxVeMUMcTn?Ou=_NaUd<ImIkQg85d
zm~}rmfKyLPnsL#I?6Yi}mG(@Fg$+S{9(%JL-rI17(I+W>z94dtFoQLdEP(wB{Z~0{
ze|`V2^ZouS-T+&f+W-#I=@#_Fn*(x&2dRO?i1;#WleT}!sG&>Enwl02%^47A*YpUD
zPaHp<-V@iJ6&HxPi)Bkpz~8)5+`KVe?4=nu(S`jkj_4p}cq=_dCKSoAnHS>z3BhmB
zBylRZ+jA!0XMKGN57+t|tCceuW854I%AwD59M$p?e*C@U0(04A1q}Xp67GC<TJ`D9
z3FUXFgP~{nmM6&d<N3CqneFDu2wdmZN`;=Z9YcJq<pPk3_~|KA3APB2pE1SCcMj2E
z$fq%xQu$4z!vc8n&}U!k=@jgZwDMGim8`tu`=0bVvZE@C<xEece_Al4=URq&t-Z_i
zvzh^bsz{(@3?HRZ3Fg<<5#rvPC9)5sRl9qp#5{>uUW9)ttW)sV?%+X4iw{+}f?W5s
zgda^5dbw1w1yN5^3w^Kqc?Z5@@P<LA<+MwhuEoT8oGF{GC`VVNFz1^#^|;m=e3del
z9c?4IJhjMzRHS>8p=SlJn>{MxsOv{`w+8!!Fj{#kE~1fjD@aTb%|TK2-j?34+XU1`
zwZq<$R(w3_GMXXVa|rEp<k@Eq|CBNva4K+V8qNUgGLeXg_#A|om@s@<eA%FWcH*)>
zmFO_ScUr*Nj;m=!sux;FmqZ(a8{!hXVEwT|3XfJzSZ4KPgm|CHO>Nm*jwXDbQTpA`
zhh~a|@y^!|1jqD<Ko^L7^w~Rd)4Hys+nLKG;5l%2A|F0r$&AXvx8N_X#5tTH_qIqy
zzGZ4|YaEGsW_3R-_g$^a-$hXbPYYp%yA$YNv|SOz)>DSP_Aa@ZqMljfmvHTpaKE!F
zWlhe=Mqjk5asNn3dSvk^&Y#;n|B;^DhF)c`PJ-zaA@BE%qH}^SXgQ67PTMr52zQ@q
zE2;O`TOA+wmz2sUxXw=!byiQw+;?6?narLl5qoJKMg*|x_o$A#8gx97WG-Wji*ONn
z)sHfWMvuz3Yn67`@&42fe@fnU=^9#?zY^W;8o`I{>(EINREP(yUREGdX^2|TI+C8T
z&OeA^IQ=TXQ|{?HS2jS?%I^|E>+hTVfpG**w6m3`IX4r5uMG{`(|TG3pdqTn?g}+0
zaN4^+7jXKP&w{?~(h>RW%_jiL=>!255YE}XTTl%+Mpn8<gae4#Y}CC46>i;vPL0(~
z^UE$=(UH?Q1_Td_Thl)`_&QoCwHqAs?j!+m%V2n@<uufQqQ0VLdhDjvUdtlLG@AK@
z-B3+UBO9>95+=4;DvQ78yw}Uhb+0vVu!g$gSQy0BvhR7Z=jv|tK`4p{bMZ^<%#>q-
zd|_t%BosM%;O6-Uqt?r{B_nk4^U5Ec8Q+m~<a_jvk5`D`j56=7hOd$KsKk;iM>DP!
zt9Mklu#TXPm)1Q_)6#Ww>1N%n)wD~lbhp*MmW)z?3fWj^(W54Jfdkx?__Dhmr{(wA
zd>JtiJij~@MvW6yWYcg}*srWP7HY7=-of3@%@9fAotYA927!w8-B&g(b&}An&MS@w
z9MbfqvE=mTQk&EeY2r7%Ty63!6CVXHf1f^Ii=BEdT=A8=VGx~ox;1enVI_VuN#aY(
zhPFTcILk`y5UlE=g=XsWNlbSE5%Ix}9!IYkv6zO2m6gc$jnhI7o2E>4H;;>wH#oz6
z571CEa~$&5HXK`fgO7>dSIUrm6Adl8AW+p9Vl4}@UTX}Js&u#naA*+@lh>rD3rO=o
z67uh)k+x37u}Y=$y7QKph%|npn5foR8wsv?IKf#D%MNE5<U1%*pUAH>`HM#SlX%>?
zrG$%=9qG5rY9H*&Pk0tq(Z0<nf{zK?Totk`yx%xG$M*6zFr0{PGdSLX&)?jIg~0W_
z8kHk&E+O-9|Mwy=g9C`T1jNVSqA@u|sgdY<VQ``|>8VKeyroO5>o|`qr*&0>OZXg5
zbbX9`<Oep9=SqCJF&m^e?cWNZu|1lDk9Y;_-mQJ8!i@H2e8nHds!B?<YTxeyWL|12
zcR?-hpSRIQbG}x17^V99wH<Re8=|4+G`FGR>x9m#mEycUyLJz$pbK#oJ#D_dIHyv&
zNLQLC$tFqcMht*y#77Wcd0vy*s&rR>@>%J0U+Myfz{Sm35jBM<>Vr3(58m|2W;J^*
zhv}WxOGsy0@bs6;n!l2+Zj`k9SfnChPe_@bL@bCR&Q;Nvv<?_!8gsWG9kN3!o{=4!
z^c01S5Q)0ko`A{TZd9R-CvK0DM}-v9EKc+~T%DBju^u@-bkUqv$0Uu#kXqJsNbnWq
zL*)(-PMe@2!uqgHq@H~@8nezm&(w_4D~a(y>H(zY#q|Vjq5Cn6YMdp%*G#2)0<*Lm
zUG>qnJgIF5A4X8s>2n5IZlZ--P*mmW-L3MiOWiXP=RN^ulPx7jk=Y`$%uwok<XY_;
zhCIo9e6v#a4hf{+j8`ZquieW$FYg&yM2TkVzWquR_0pJ<u5%Tw2M-8e?uChz7L5zB
z7jBW}C{P8lkje->EvY(**LY@&O10fhHMeMk>C2B&c1j_xaR|@MaC2>iys8Uc(q_b#
zn<VaS(0v)KaIe3k$+%ipH9Vw=wgzG_KHunTP<VD@w*`&O7xMfzH!p8t8$U8Dre+#(
zjdx1igB5lexYoImpdp#DpkwJmcu~QTH(r_?#ZLtNcugric+41km<jucLk^kH0pHLQ
zm^FP%iEef2Mym|e_|nzY*^(nOc}h07S>oYtaC{45n=<HMNV=pTSR1Pk%d6BVZL_n%
zh>OzFee@_iExL(vJ<H9iRlwl=X>r!3hLx*{UMgNriGR1fLlxG^!nZxeBg%jbXoS3t
zpiY^5EuB;3H%GBzb*$=U5)#Dlz<Rfh@3)})I#BvW<nu}zN=vP|*`OtTMD{P1tVLZU
z!U1v>m0NHN?9B99cmym$zw(GD!eKci>8_|pVcyJB7P<<wDG9!2=CJC^K#~FK;E*;r
z^B{~OllJ00H&RJOWUF}_Ne{0s@^e{ORUsl&br~DQE);3&YO`*%+=gT&{!~W}sdDde
zq_2i@fEtL!o+pdKYKj}v0Dlq+Q79cL*F#l5axz`m)2>57j$(rC7Poa$J6Sq(6e_DR
zRHZM#F=zH+wzM=r$_<D?WI9#25I6nXnbxj6?XTDxuk}oP!BdQ3GqpDDy9q{L7Z*s~
zJlkDH29~}mGOqgh%iSpvxIe<M$cCCgZn$_wdb!zW;)AJ_#-)OT3rHH(^XK0scm}fE
z{VMm{7wGMb!0ok4sM<TxUQ$Qpv4x&y8E)(Q-{)lxPCM(aWs=EW+#~;FblL8jD7pf2
zyi{+Tkbrw$S`>cxVs&*=dDc)v8M49}G*577x=NTxJ0=;^dURQwIkgtem|(W58ZNpc
zRd_`9y#^e}HRq{3CLy4n8c{NE?yl3@NxvV!#D|&%DBp|k@!Q+X%lTyOhZgY_aVa;k
zt3Af|^Cs!U_Ns$|*b!3_j6+Yej7r9Q9=i!Plb({U>Qhb_;^}A0t5spOT$sl4zU<)N
z;G0LSXJqs`JFUGT0Jah;3v*!Bjp`n(Z|hW3p^b6^ae;OsQzkU*?un`$Cs=rFi<B$n
zR(%(!*FCT{dnzQDQjS|(i$}!yT3h|v`j@P}%r7&}7;&OJkq;34zRp!G*IqU(-h$jA
zpHgJ$lj-)dt{76%%s#=)cG4g-b~jNaa9l`d&+A)|e%LMOTe_v!zbF8C5&+R3<hJE2
zm|1mz`bO&y$e7mOwlF>4LS8#6R|%*HcqX+r^I*dlmHb4*8A7^wMH0?zsbyGy%{!f0
z=|8WNYDeYrp*5^rv~zY66_tW95&CU$PrPm3<er59dB8n|*lh0EBE2d3f!^9jHcjMg
zWTSZeXBqlX!B!rDj8xCmS&OUCnv592ug)x~Odm>QNn`K|TD_Yq@l@AVz4tBi0<!ZR
zR_-L>GC6&W>f9{d9JYM5Ll0*3MYG<UD%;3h(IDzbq~H-KpN%UOrTiE|yR54<fb}8O
zF@LQF^}+cAT&u7us8zle8NuOxA$IK~)aKNUC84C7jwww9^nexhgCl1XU*5`LODiv-
z2)ousNw~MwGynd3bm_0%R3w;V-AxrH`8z=lz@SHUYA5C{CE;%A(~p45xERapN=`^w
zxz#=rs=f*JODYuC4I5}p5A5h@F;)mGc8fK;VZCA459vLL#ZLGxKr}CSG+mp|F|+I8
zoL_<K&Q9Z|RKo^ZnF&6AEJC=0NioV3mZr09<4wCN!hk2^jEp63ZGH}FLHdTGSG8eh
zN$_spqy2rZmQ}p2KzJN`e82UjBfiO;zvz;$u;`v{=aEZx&NgY8$o(Paax!lgRU57g
z*Y#0(fzUDs1hV}OQ0z2^=dqP>vw-(_^il}6z<Gar-yXH5y5Qq^^KM_1z5ZZFMMX5Q
zs_uLo5Z`m(P5neCq(wG$VJkkMXF;s;f<vdviYv)mu`{Xn*<$#MW9e_{$#_aD!nSsJ
zR?~_ROEdBnLrd?pLTe%e);Jy-W~C6SNTIFyZgpm@LqA(Mn=ZZQVia|Fy-XCzoZ67I
zn@tkxwL=}?NKEzdNv_HDYh}oH;pKY4b`jdK)1Xs+Rn6dO?x^)`HJ&|E0_L@#AcrU!
zvI)Lz&Q=XD&h$jHwpqaPaG4$M)?f$y^xbU18E`^}h>3M%S7~f?23lu}bI%~R;NByv
znJ^K4Zh5}lLUhB!HgG~J*3*aQ1)?Czr$Wb1)?PQ_ILRN}brV+{E|))VsI3$uRcZ4@
ziozva&GE;--vzQ4(2!JV|GzCJ{J#P{fB4v+!B_8p_*h9#ktHgQXh-8Ps^TSIyy{wI
zks-bX`BC+!r}%PEwZvO>_NpvW^PC6Ru4&5B)3c*Y`Fn&KuCAAFruaUrDSx*|z;fRs
zH_z83lq2CyN4>x}+MZ2HrJqY1-do8oK9J#E0JHSt=J7ijnVCA4_DsB14<#KQeOhyy
z(sX+G(H|@js5F$%#G<{7=ybwi%`7}x`k}fX<(zM0xXe6d>1Fhtm-YfNT!*5d@OQzl
z+6~UEL8sJ@e5oWk@oquh;Dcy5myy8%u)7Uu|L0#)%7CH=RUaaW`JQ1gO!mQx{V076
zRW}jW>_|f0T670sz=7E<D3!E$XBtie<E;jwK)LlWdn_{6ty~Rjzg%}Kkzb%*O`roA
zHz(Q}Pl3O?K0%;0H`K`SFD;*kIODl!^Te%txzHo(bDMnBnMkRQFkMzq8BnxBvqhc4
z;%HtgK@5l{J9J32f1JCl=llYByqpacgjvmZV`T*=C=7vY0(Y54vjJBSIYGXcAKBg9
zfgHc0g0qxewHvrxE)^!ooNLz7_Am>5emDPc{A)`^aaO6HZ~Iyo;z&N#;fEdRg2Jp@
z(4zb;D9rXB8i;_ZH!$CVl9k}kfN;OIk*jgU%cYA}{SE?H$@S;xRJT-(p}fQq#cG+o
zX(g^yQSu}n&_Hiy5y9Qs!foxHr_<?8pPJH*TV?!2_X6%zf|s<Rm2f}sB`3};h)5d7
zXg~<u7f*i+qI-D@THa!k($Cz(U+SAbYMcifhperx#nfs|t~7Nu?EoG~2$XEe`PkBa
z9{S$+9U3uT<z0%jmm@SL2+(WKi876zBTAldI{N^6ADy}U^2$rfd8K#RQXDaoRx^iH
zzi*67B>AvjG=56~H?jh5it1Na7S0IqEdxH!M?=c*F%Gw<&Xhk`c#WMxt^xfV@PLzr
z3nJLYBQTIuxmyuEeJRLU+w1nlW%nq8k+_5Zd_A#nDYjt(T%LDUuPR^5vjc3&n&`M_
zJZ*a?Q4Hoc9wBI4FH8kuEm2_%CmKUQtn?c={@F;+)s1*{T<R8Y1rZMILXfk90*Omd
z!AgaiYEqq0*7J=@dh*j8t0j498*R*r`&$|p?DHXFB+pcH897n0&{aCaDk)qY#SNV(
zEw8{ghmh|P+}>1hD0oS7Zl9Xvy2V2QUQqLO?33q^?Rn_ZltfXb=IV2o&blZ>#5bL7
zlId<5awDwc=lFGrd-!RN^9xEYLx>mt?gcZPeqXDA>`3YZ@eL8c0T0z-YM+5L5DSU}
zeO^$3O`^!mGCzKxTwg3148OLB)tFuSOk{~yO^y(b!g)37Louu>IXpgQ!YS8(qQp-8
zBa6ra`3jRF>Px@rGNGR={n_U*DUlKwZ?Z)q=?F?vijH@DugvkKk1@En<F}pKdh^R%
z;0X4j8CWrY)P2B7ceoxSQY})<T(Bo)#rcwE-Z->L$EB~jLmxU&Z@2(sIkf$@)F&ub
zH)I_5Y-B2aoKxsq3X`lgpAD4e7`+2XL<8*4|7AenjfFg@Kz=tgssJD@3?LHTnq8Al
zT;ssKi#%>Yo-VGyeNk3|_1ocbhqcW$>hH5H2uaDGPi{Y89=;qVijiV#cxklgFo+8l
z*!^Sb{G>Ca62i{N=uU3icv#t-_#pPXf`LT%vOF=~G|I`E3bj&ArWJM*q&&WUxe&q4
zxXr^mEW9>N+`$U4<|v0!xkO~zd9p*ZF@5>AnpXVu=>Ix0GloDS_EQQn#Y1?sU55F1
zq}Jq2!Q^tNy>QpI?6zzdeY6JM^_!bDxY6IH370RCVJ{o1=#9Ber3*T33QY<Sqkls6
z&yPs*mHzqne>*z)A(4N5{(s^@*6649VN8ZiX+8j{i{k#*)$!vr_%GArx6|bRcb`q;
zAY39S-EINB`1t(Jqdi?Sk<9Vf|J;Bf_WE$14TJY8;ayq~H1MivHLx2h1t_iIa*=;g
z;45skXLZwY0~{TfXI@a90%y<#>R&2yzBAnvgMnL?ffN9wB9lq8kWNUL`i#^x6LL}o
z{RP!A)r$1Y{p*NJoTHo>^BGCs((_jM3S1m!er*JCxCK3gbL-fUnHLfI{9c#JT4^7=
z3U1G}Nwp!oGw^%e)V=pN9k4*?n67d#6LR67TdqpQ*TgjVy=KJkrD_gR3`K+ue`+^p
zIaJw@+50bjR%;_pY101LDXzaikQ>Y{>0ADnUTfeRg&<h{-mRhEi!BQn+6eDV{Oa_N
z5&XsJU(@3^0q|dFA*$@9G->^lMV?;~R;Gyw{<8$B82+`$e~D8N=`S7dKkD&c+V+Rt
z^2<c{PZ?tsLlq$iW`DMqDyDgc4F9DCS@_e^6d4B$%MqAm!L+?L6Dq>d$9+=vvy%w8
zpH|X8Sg&Ob9Nv9ITfBf-+xQO!X=b@bp{hr+!QZd|+ti1l4a8|fW&usb2lbWNWG;Ug
zL_|B!h<{C5y_R{QaSYs4xH25g?bUK`hZMkjMtA;9E~arO+&gQaT>tnHfEQK%k#8#E
z5$oR)URB}0-jnjqxrhW(-u=i*<$mvH(yFG^Bumacjk=(}rMpV~qcs*}@@wTJ%lg$H
znZ5uAzCn^w;`iKG_6!@-q1S2$KU@F%3q$;*MMll03;$?e`sW*UG5F6@MaDe;XkX~}
zH>NBq50sOf=g$9Z{qHX%`b7|s>hISG0cp^FO*vrI{@=NVxc`|<P+1xNs5XQpo@NeS
zd=zH{afUo$L1q)qqNd0~4d#4?60a!yWY;`{n^q%vPwr*VSr`rsNu>&(^OunOCAAkG
z{Zd0f;>uro^+zJjUzU$o@c)gb-0;}KKbW7gKjNcUkl7UxrwiOIZrWfusgS&vGjv~@
zc!nwx%Bqr4fGt}vzL76kFuP(K3j<=m2*=GF**~$y0W<w{sPVVm=Rce2c|(!}Vt-s2
zV?|lE9ai%kiIWHahEcJ^49w`wsQnHNfXqh*03adc{|+DS1Vmp<DpAD@QFykJ3t7a<
zQ<QVSdr-QJI7;<|4A8?mpd&zd96CQj%*VvfnZq3KRB*&)?=j=CZ$IS%aR%@;(+{fH
z*<Auy<4?dI`@>aES0;#fus4YF_u512#s|3!XM7!7O3BA;=Ae|%I9GKZcwlPanOBU@
z`;;Fp#|#h{aWnTDhF)a>c=7NVxNyoX$R6?}D*5IA><;e##$||F-xCa@Hy`s>!j2)m
zkTBe1lG<4Cw>A-9lKRGtXt*)V{Dl2t?4w75@oDCuJ24kXMG(2&BhlBHYZ5ZHG8lPD
z{yd@Up|B_h_yHszL^cC=2XDc-{yq-g_@Dt!Dt8L$Lexvu=FZM7Ne&jwtWC0rPO6=!
zIC;wp^^l8*lYG*ifrB&vkJ0#*i%wHjDQhHMMnLuF`Qnci^3NB-zr8}jYF@;UohD;c
zQaRl)>KAWZ=bz>W6F(Bn4YFZQud0dXV_sG{mZwI3@ti}J-WN6Btsp;t2P=`eA@+J#
zo30uW`;meuO+20ElBvmyd4IaNgKzZf6z`YoYwGsT!MHlmnb!6L$+5GfyOx9>MC}O5
zXAyAUzGT6Z{ZQb@kC>p0Yes#|2SA9Wfw;sX#pqj5+Ir<~oi=324H_*QyuN;_W5HG?
z;G~Mhl{1s@sP+kJOQ8xMc_O1-^A&b_f``9_KIK>)JJ<N&%uR;-;^*M@bX7yVZjRJi
zR{jlcLzv*;gj{)f1rg6g>;%d_v*Kga>DIlAH4a=?!p&ws6~1;5LPY^1`9KTVXFCx_
zm}KH|`|@}7>$^7lq#Rq<8QaFM^gRyS3t=7&bt5nwq#Eb8)%zl;R`+;bmvIP``Ql@d
zI7D_RtGLlC)|W$bS9WT@=zJ`%Ce)W~jU<q*Xcf1yep%$PlJ3;NeOR9vQf4|*Siq8>
zD!WpxWfP35AvN3Ru4yci5_5JpFvd&%n)_>||8CTPep&UGR>Deb!c3tFPZT|ejkqW_
zxBj+hKK>5v^d;|C*U~p%ooI*GJ*{%Dk1|6(wQD2CZp9>+RgpBGJ*tU#KTk0RA6Rk@
zzt)_H7xo!9<CyvW>|U04-}R?x%+4<B^DR{`ro$9VDr9RXocmiBZ0K0?CifY|nal=W
zsgpFT@EQ7iJV<ta&=9rK(!e=d$BVrG%{|?~&Bto6vQkC2j-y=;k5Wtr3$1$t6b|aj
z5@PGV1(m-0Y+SM014*mTlfvZRcd5+<X^Mq6dmrhUA36z`7F1`Iuczl(@v386ve;p8
z`E!d`aA^*`xZ}QP65Yiey*S6J7P3f@@tGoouJ|VEh&Fxp2~NCPQ9%@Ty+aF@$B@0y
zxF$@8-ftifd%k#;jH=jhQqNt-#pb$kitPN_{WE|?sQ0Y&r<e6&%@hl9%(p^v8Q7Rs
zu$F%WlF?Guj1Uh#3KAi`DHRW1&^}CTsB~;1T%DY9^Ps&e-M3bSFlxrfk5WG)R!JC7
zmt<Y6gwbM0Zp7dH8TX0byC-t7D+zeQ3^9J>KE<Byd0rYLPGp|7AvS`~O5vk*xH3au
z0$)AGw|)_t+`_IO7`k4KbKfmjZOrEhRJkl<>)T<k#}|vf)$Z=f5hUh^d`ppN7y@B4
z^^Bga#bG$hy`%xKe3Xb~3f^nl0@0aOT}HxC+s)cHY$W@PNp(>C@red<z58wYk4Sxz
zUa!kijHmXZzv-*eJj|2bNN(n0M9H9P#THv0S>~zd4R)pqx{?kY*Kylp<+7j@Bpyw9
zXJ*8H5pn46amGCc?bma%ni!eU-CpJn?^YmPo|X+riY4R4vG2MrtU(vCJ6y3bcf0-$
zpgNTs2Bor-MVAC8lxfyUu#Y7_w1I9x>h8n?sFY{JZka6_+I``1-^7`e-Q4BEo)Xy!
zxP8Db@<rh(Ms(=pLqZrp9@K0;)Gx<*FC^)mWvM;syU=PhTxQz9E_*JTbovI@aAtMw
zjq#JJX7aIvfUB70S+|fD?ex)$IBkNB7>eFqZCRUDy(2>7E<<z`&qX!DLy=U%hJDkK
zm7(@B?o#J<wkm~U8{FNQGKO|uyX!ieOc;Gwxv*UuoawnpTb_QNi$cWNho%P24^&cu
zLFZ{rryc;9IQhQ<Gy_oMDc}p~<IIr<K)gHEb?W7F)GuBJqh9ia*-Q1*%{9d%&U)&y
zku>pq@iX@_P8yvQXCg$)!Y@%OSnCwBEFidE{7XAA<<*sAHngwIN8f*oeSq%x`VE;Q
zYB!r_Voc+*5{`vFZLz$9<&f>maLIU1;MPZH{=4C697Sg;*lI&U4^zx*60Txm@(QyR
z{po9Kt7Erq-lV*zeP!6t<To;$v;CcS>jNY!;${ezecA~gm4<J^)u_>Y01T~r<LA5x
zLTIM+VQf6>*>zi4#Vdx;7ZvLmI_6E=VhJ9J0+HH>H!biJ2&bB}H?_iezGMXeR^KLU
zeiKyiP3t+^rhQZBv3usIbRzV=*wNk8WyvF-)U0g}wXhbMA@loleFB%y8W}rDx;yA(
zZE|?BnwlO=WR7`@bWbRj29GFJ_>Yf23|jJM3wkriu&5SHRz<@>RRx*1Tempv{Jn#j
z!z5u;a#ZQ);-|Uya)F3n${|P<5V)m01L-I;*vDB@vfdMv!45|!AwXm+$HB0exQLol
za>%ENA}?vqn-_Z%YX6==4F)PuT{50+Tfw2+I&ja@ozl{8rpTGs>#;XdC0s_7>GeoB
zD~Q<D=LBGY7lDn3vb?t-+HqHZ7<C@hQ+J%TpgdpToLPHwZnlH+(_xkOx2Mu4lgPy6
zxE+PudPokj$8*p?o#8VBbZxf`3QEkLw9(9lv7Y89IW@QstpfS(@{yrh0v4N@{M)2<
zfk%(Ju|!BB$-JKVCRMOs%7WN7vO4>v9I-vlKQC$wTC+SD7LqNHel^_Va4sAh9@^hF
z<!H$2FS|K)%Dq8_SVm!{aKsbH43B}liiFzAkjjUcNy;kBu!(;VvBq_nAkY{JZf~zH
zgj#|_@XRl+E-OdkyY^WC0OH%&eH^+~*$75V`+Iy{Q)N`&D@0ItJbY?1w~5#mE-QCl
zb4e{+>n|VXVLrT9Eo<ss>wDdVb-rAaRO~hYe=`r{OlhWBfW@ho)!N~8xP|3xPYd@Y
zqdK`v>lX2^gbM2NkpltfmO6tjk70^ONb|&pJlQ!~0al%Z($>T#?gh>FskfWp1nX4y
znVkCwaZt9F4?5y%yx0_{)7Sl&qIA1h@cnxoL36dB1cVO)8mV4-gZnV?!|N9%BcfKT
z=&$b>3(oW2B|4gkXfN3quhUu%!+ACar_hJGwKyQ?WI4ZxW0Mo`HC|=oN7i(~f5;hn
zgp$gA(Y%18u=rKAJ-$9|I@mjBeOe>#g=WdR#4F`7rEbpSn|YZwrKOqkdZ=@D1iB@h
zt+6IhC0JMy+vt_I)Hv=otppnHV+M2tjyZ=Ddx0>bW;ny4s~;2B0NS>IT7N-w-GyC_
z#4>vC+t`k{6PCN|JM)EJf`^IuOSKBF%3}rjtaZ|PinbfL`{7f%ckbaYRt()NbM89y
z)L@d!jvusYP*Qjsoyd-uHh5-pGfS<@*fN#Pb>GvL4T_|cMa;1i^j|$E7=xC+5TLAG
zV#VF^_;?|}4BJYdm8fLq;-E>rP-UgD#X`|^Y_6tDF}P#-L1)V&rO(uRS+krv$H4tq
z$bPmuEETPQAUMymiN4$C;HfOPU#_`oYa+&>zyNl8>P?n&?Gg_A%+n~Yw^+ybJ>Tm3
zB{)$q4B}X(1V6#}!}kKR68v}jHwn%x_<;9>`@5IvSh)>-%QTQ6VB$p6(zWI-58E?5
zp7+{fQl<-Ju+$k;zKwEM`@c!L7iV)+N)xBKVZ2&p!N=`OE?xL<9$a7f3;6S+Mk;01
zkn3kJQ$W7Ez)>s4(~Cz7xye4A?umDc(YTW+9T-uYPou3`Z+dEco8ZoHBYQehuF1`p
zZ%f};8QO+4QCT`yhT#zeo3KebBzMqb#=`w6=6*-(D*vs^T+$b704nne14U(`{44nB
z2+gQ-NLqPGP)=Pxy4q~Bl*6D&xTi+^CIH(F_fp0Q$#WLg5I=;ewvWf=zvjeN<i74d
zj6)~oK^a6*Vrp8|$hPDmjQ^St8y}NL<PsGs#Mw?Gy&;s1L}@8ZFE>(VrBt#-NEl04
z8*<50lqXwtCins&{(e!&$KN5vN*O;pBu=FzedCpMP<fKC-3{IWWZG}OjN;cP%EKv&
zF$`PJ?g01N{P^JTL3>635Lv~-HSH@HpdBM)H{kVTw;*x3;eS~YnOG``ulB>E2mSaw
z;oVYsVKeOeMCn3jONSs5JZG0~HP{R|`YLSy6}11q(+2?5_-+_ozZGlr<8#D6aK1mW
zvq_R5Db1>BzjvOIp)Z2(_@auo;Xg<6YVYuWk#IB}_Y<7_j~GYsheD5vMHc;3l%Jx7
zlt0}$kO%Ie3H{38^N}9Vl$v2WcF^;Xn`T&!-2V%{{ePNU3J+3a5g(i(7LEhl=lscH
z<)5hO$EUzJ_1=s*LguJ1huhOd2WS%Fo$*2HzzMGb{q-JfN4+HCY74wzx1oR@oh~Qv
zLRKaGW7E$$dr}x0+%8PvD<~b0ejx~M8n^q7Y`n~v0oo(XL%(22TC^H1#}=7TE#sLO
zq!~=0$e+A=GfI^%odzJTC721nT7RG>uRy15NISNa(gH;A+n>=e1Z1Nh+mkU$BVrn2
z`W03pN}4U`QeQ9S3-2e(e_E~^tIOtLTij#6k<Jh;h<$lnIb3arhy(rFcoQ<M0S|B$
zM`%1OW@_BzTwH)r7T$vHNyC`rS+B65fT@F;dkbpSuvgEX-X`RAjZ=@UtQeWoCeR5o
zj?r3T;y}#e*A17llyU?v<outupd<3l*bZW2?BHobu-9pfT-%*XQ!Axo86DfS6CPt_
z19Ifi=O*g0AJ>>Cs3trj$za<dgJpGSSWABoUp-Q5Tr$#v44O4JLWK?Bk0OE*;WY6b
zK=+g2ZwOqj%@Kouc!l?-K(JyG3J}O~27v~H|Di^$cbQG{U1~TXZQKot7a(fhi~$iB
z41cM$cRp0%%NGIFj5RnVIkbc00NWKoxxDk-q@F+=**rlxr$ng)-8heXWMX)AL<}Dv
zbvR?ejIOj_AWU%q-nPdGWU8r2M*LrUPwJnlF;)T)1kmz7Qu3$16)XUt*#EQS{}=66
zE*o@I$@H~5@<o72X~h%zuiT*>gew8F--TF|5QVLNj7k{lmGv#?>?j4Y)$WV)kAwPe
zQ566UeAP?f9D$0b2qInFxCM~|{5FN=LzZL5!8`qSH=scjx^F9{BX%@pqjoSx3uj8+
z7Ln4mn$<fT8A74{I4f#DuG;+{rf#_xOXHEyQQ%Dg5aTe+sJ&S+h<fi9go)P!e<Oko
zSkc=+6caw=dus{cZw$PF9C|duBwem83(~VRw_KLJ6_2O;?=&OD;pJIso{|`$D5ZlO
z4gQ0*X9r*w5nBJ$rdHKaRz+DwO?AUz9#5rc=zZBd8`+8ko_6-7BAI>x4ZVu0Fd9gk
zX*y)0q5Kw<K7I=NQwvo8_*%V&X`X+B7U$IG#R8v4B=?F(CG;K2Pc-`OZIGRt3BGQ3
z2rmEY+WY47aH<qp&$ziY+83n?2vg|*R)v-iqX9I%JmTu)%Pr_B7sC52w<)KYE@p0E
zVPj0|NrxQ{<XzfUgF>?-s2{w6jzRu$=<^LQ3t>t^K+M%kO(3yH@OTaLU-|P_>T*r9
zG#3<J6U3~Q_f{0HDSqfK7y@7DA|59hKP8X*lgI=#!at5F!OUK&4alLQLFnE7I-{q8
z(s$Kaxn}BMW^+zKN?*`t`st{Rjw0<@dArv+Zc-%6ugN33@&il^?O*tRMxtcbfzuj5
z<HP|y6Pt9UOrd-T1nRVgZ@|CT#KB_+o|62>bKuKE%@wmq|4074z4jmqSuR~BhySRO
zL8kt+rHjMdR^@ZOY1yb~(Fc)asHj*RI1k3c%9{QpnDVCFMh%!-v<%$TS9MxneQL?G
zJ5Ht0E2hE_jBazDu?m7FgO_FVAd~gkx1ddS6=0v~e~ZZ8DJPo|=IEENm)pk_lsRg!
zdXHpY%|~MF%m2WK+lZs&QJpmj@twTP2N6K9xYEBjOpf&J$rdfodFKfTQ4DB+3^3L{
zn_Z#1b89Ou{OzxU^Zz`!_?C$9Cv%+eb|4Nh<1;WrpOXJshyJq(kyAMx5cW29XhDBQ
zN4VFYfzUz?tH9%lzmM@QfAU@VKdFO%TU$|b6OPADXaK!`H@?a4Z^0dw%`@_DvR#M=
zouor<r()t>S_Cw&tnlh$yz#VV{(ng_{#gx`SrXE#3Ygbd2n2=n^E6mqrU<S0^lsR?
z^|P!0QxV77D#&A)o9D(CWe=J_1w+?duB}+xtZqU06~#d4|7*x5iZ44i4jIcAciN0p
z$dZnH)=>k=SrYTagL^UTt0uS*QovOC(;CZNa=rz<-v|ZoGE%`KwI?M1Dp3B3+*h+M
z$0XY-Fe<65sE!?jWe=06P1D17e0@}R%@L#it!c_L(eYt!w$08W8!G4dUX#W_G9Sgv
zco1}-=2}G;dXA~{-e%uf39Us)(Kw2qyC^U8F2)Dd2XERLA+3Ocg|`XWIUczM$x-Ks
z+%bSg&fbD1HB<ooFtv%u_;1XD5feso>ti;F=USh`L5SIOApzn4akZV(of!qie!+U4
zZOmF(4i$46JZi(mrFWvMq{S7V{yKkoBN~@AvgaoimipwcMaJd3UY3m2P4PU6a=Qm7
zKZ;_k!qio2LjZ_TFa``ECBPO7{y@QjLF}NY+=j)MbI+3KgD542u{oT|E?=-OZtS<f
z<D!V!AG?k((k-y;zOd%}mPqr&^bE)Z3dG{FO!EvQ2u*pb{>Z^8{d=*63t*w$|5@L?
z<m$J;<v73!`t|594*cT4FAn_o;Q-4tNR%eC=7-d?{LmG7GT{JsPA1G+xrl%t!JP)*
zN2L*vzVQF_6TN~L?jMXQDk;;Ml@k2z=a<Ob*`wphXtY!S;wA17uo2$R0NSG#fD&wK
zIFI%KyJNZ?evnn3ThKYn7Wj%_jt*_FSRcoE<r;zp4O!mLya~)i=XzIyNn69A;7*ex
zcA2N?k3gMFZkAo>QOGhTf~&PXp%3;JS9N{UW;A<gad*7TT)Mltk^)HBiX%Egu}!hR
zHwCvkt+pI5-491LI|`U+2Xy8Mbe$QGfBoILj`Ijs(vvb0#s^-omT*z(<E|@Sf>k&r
zRINbAt+GYnA_!(hSI+acqzy@0QARXuWhyk+%+;~O#U7PHDc`8fr9^(<#JW%a!aMRi
zOquG4W*oAsHwHc>&b{A}$a$m}*ILi}of5BfC_Vlbq~KYeq-;U((%BJR@UE6i0gqq8
zhu3~OjrfhL=y^Z*k^|XfR|~lXA$u1t$HuKtRqkFByp07LAHQyNpm({MH5TSc%2y~D
zJD)g)<cHKpS6ul3q_si~mK7WGVXR~27T_hak+VHcWp9CHtIK&Zf+rfR39*|kp~sLX
z-G>J4!UpPtLZ0W1yMlf4EfrG7^9PDrK3(=a?4ZDhRgC_kBm)#2P8m@0j_+|bFGQ#x
zJJSc<ZA9)W#)@nJ-77QgwCCTT-kRK;gwfXHLA!U<kHjrW1K*b|84Im98{K0Q`!=Rl
z^x_Ukzs|9PTcGTE=4j0TFh`dvxRf@a2C&B5gtrC+B9E9C-Xz+PwP4#Vcgl<`Yh`Ez
zKg~Vqo(-!uoOy9SoHH^yJJajsm{Sr4bbqCtP{1j^;~h)XjBSG6%PNbzqwU8sWTnwt
zGu*>T0a|u}^w(x^i8EkpgR=4H;urt~K~}Gm_M9`o%{!RwN5_^mZ)T^V1?KDQ9XPS$
zp>JazR#LR$0aGKBTV=-%+^4f)1y6~XYK*xBk-^{5w@?Mw#8$587~t%<Hjs>JUk&ZQ
z{2~@5MYx|(rV>am<cM}E?CGM9Om!p(xh8T-y202_T2#VvOBJgDa&@>h2;27a34QuT
zs_U|s5Gp7`9Lq<1%HP$Mc1RC<2W-L20jF7FwK*|mm1o)PjRrg76>Y?sMxif0^5PqP
z4Q79e{o8+^BRWVuo=n9@05;Rhy!Xp9V02^qW$25QCKxOxF3yogG>B^io0p6ep=Q(7
zdapa?xei_Z>!@x3R->J2kf!<bj+w{@mX*JidI#o3b^SCYv|)!j8=-x4@y_rl;!U~U
zopsmB@GDl<e$l8<v?r4X{-_i;xskv@8(I6C79LW~qq$O9+d`yw3U}$>E#Jw>i6HUG
zElb$=I{7H7X8qD9)y3r!&Qm-IWjViAIcy79&vi(foqraPXhSFEsfD75Wjz}i>cgL3
zr@?yI(Ol$)(_G<!MWp1u8t3};gLM5|2p+zDD!t!yO`cl!#Nem->9D_XA=H+kP4Fl3
zjyM@*xe7uWaXNJi+F6mf1&xHcY8FtnHy&MsZ@kPQR}RT{ja&6Oj@l+#_l&=bV3!~6
zTjv?o6Okq*@Y$01h<DKx2pA$JjB{7Ed+WS7R0>Fv9nK33DWAFI8hy7ksog?jf=<IH
z7`&L>#80yA(8FDb?Utkty;;`s;?J9fy81-kxv86EZgmXx9SVaY)R4c44Bj+>G8)@0
zenpfSa<&S=HWshut%$GuSi+mw!O};<XKE{=d#<l|_k{@l+QP;Wc+e3VZ!l2{H^l_M
zZ=f4VJ}QV@rl9<O(56pWrZX8W&q2(RYRLA~x@hKuQXyZP<{?qYSp>=d$KHEJHPv=o
z!$D9)n$kNcAWD_qK~%aBL3&j>gwRW<0TGbiqzD26(g__x554y;z4sPsXz|VcoHCC0
z`Nn;|fA4t5I6wFklD(6)uf6uX)|_iD2xYr)T~6+@*Oqj}w-^^^_CD-NJKd*>cpTvb
z3^$YM!A;aV$p*ep#&eOj7Yw|UYRq6WUAau0w_uIn_%14mlYLErl3;BkI(sTqqTXcY
zgsYFT3WOfEM>6=L;PYBRTx|&UhM?M_(PAXxh^LGPEdCpictcB{8yNgw3J*b(HNY_F
zBS8c{s!L(`v}?Gs9@J-<e*NA+*SG%|+yA~9)AJ<~ozstF;TKI9r<mx&aOhtfo9LNI
z%60_K?gF>&KF0NztSxt2SZmRurmSXkwO&qCx<S32+|K6;yOW*%w9IB^t_{f(DWS<0
zDge9>QCgIVYZs=m8ZWUsSdgoT5HpcX=Qpood?l&K;DcoAgiG<E#9vIn9#>9Qrax-Q
zU6jYB_|hHeYsQwEJABeoB8x!1=E^wQ-wg0plnRDzonybfHcQBN;%1^x6JoLyWkRR&
z-ra0bU`2slm%FQaegmrP&aevRc1D}2`kd=o!#x1pBG?kHn~n3&jVloIEEs<PIFy8Q
z4m=Othk;IR9$=)4=qHfi7VUDO_&kUZz7?#!&pNM<e_;+Tibn@&UInD_&%GBM3iV}5
z^<^jt6lfIFPbZ&IW(qx<<0QdR$1|69ROXc+dAW)+(P+O+QJ4n_GZ^3Z{xAtD(djZT
zU>Y-xS)XNSHFdL}FLY(c+MUXv5wmYCDKqqzNV&Fz-aL7yOeED8Rdx8X_8Mc&!<)X6
zO<tY|ZPQ1muZc<(!dJ5q#wX(Qc&@xzzal(}W;KtyW>k_s5}~h!ougn*GcSJwLWeLK
z*b*PiZdMt#Ti4-mC4Uo{47~N)g<cujtJHrQHV#V@kitF+8HerP-M=~Mvb3}ts4}t~
z6lQ#hB^@NPYY-LEV7+>H7oq`N0RagYK*{lY6f_!Q?%$t~DAqqU*%YBdlMa=59-vtv
z+(TVy6e;qJY5LkH6kc9=9uU^|@ebk_IG&{4y9REsql$JZ=A-c$Xy^^br_P7GUDy-6
zrf2K6F{pFlJ*(N|eXz;mLX~f5KkqXG-mF<vc7sAM!Km->&)G;$#!A%;wy=+5PbW=|
zDqg6t^sFmoy0QbJ&3M<`$xWMo1IQ(mSLi7XC%B8fxzj(69URaq`n|0SEQ$#z6%%bE
z5@o`Qm5QH)7%%5k<U$5FJ7^Ze%_m&FBDhY+n8sEE`uc*jU;d0rq`xo9f|;c10u2-%
zg$&NNOYtJ<^!CmtV}Es)ZO6<Aggl8i<>0^+y`D1>@utHFg&B<5E*5~82i_-Z@yn7i
zG~W6QMI2)g<^WB?W1IC-kEhNQz-Rj3xapgw6KUbN>I$paRP_G4#tM*9Xa^St3`~7p
zyuvCGIhtyjP36%Tj#EdfbmlJ4-*K-UJ?*O0u=>9FG4`F)HJ@Yi4KDe%6elB6X;=De
zT^Q|WGpjXL504!K4uS70=9btu?&ha2W6Fu7LsZadE$Q3GRmGMozzD%c@eWVQ&)&4w
zxkD?2nk+RZRTLlZHa!2HfOkUTFx{2wxg)`a=@4C{!XT4>eXI!h1wovH6spMDouPnp
z2dqePipf9{cEu{~UUVbN02f^nW=CGH=iSf<^~s^yK}b}mk;qsTBR)!LbgHcaGN!4R
zTa((bY)YUO_vxN{?8}?`+e381pS%@|Q9v0~OR-Q2*sDa(reL(i&hQ5bWBi<pDa~57
zhzMQGWFxTw>SKvba9dp|vN8tJrf?E>ZD3utmn@3cOT|a_fet%vky+%4J>d=Cq_<=a
zBp#D`s8t11Z4SgI$5VjeNo!P#NhekDkq}x3BFXKG!;+2a<MMGsZBR+i;fbdQskhif
z6%PaIy*hewN<g{LqqU20F(@~g+T^ZN%SGx)%_==|T8ntE4fj{2G}SC#&NuLlqB}{$
zpy4!oCzgdIkS=-ZsH=@$|7BE%@cF{?NNG|~&J)-B0(q;Ui<XY}R*F>hS<;--8sbr!
zM^i>e-1$CSL*bbG<FdP*U0+jy?u#V6ATi~$Cu(=O&bpJY|E*~kIf4$?JD&A{%A=wF
z^N_F5_BzI^+e%F3<;zZ#pZtx&0b-9MAG+;wma&2<;QdvnIsf-M4W`l&O+IxS=*n};
zo%Yj`xEM9nNi)>WrQf<p%q76&qGK9+b*N*l#NW+Vmf6+4nlBZcbI;jZaTQ1nGGak8
z21{^Q{<uxYjFB${`i@2kDKc}a)7Q>+?or^z3^ie3d=rgLIcoHz9sK}l)<laK|EOR;
zJl*9^cMW*ZV&GQ<xVRA=kbJ)^SG>U1G%3JCJ!cIp)R(m{Vk(U^uKH@2J>}SLE9Z&*
z2{@XOvuye6_BUW1wZCCF8b6gdpN)o2nfe{2N1RFH_zpE;rzi#W3O3coF8I8<W$^+D
z@++Q*L~U&T*zfQZob=CzT(r=*6(Sif-ZoWK=oYhppP)6yvR|sQ*e8)_aC=CQv}TV<
z(SedF{amC8QSKf2R+zORXpsQsVhcsmf2*#voilZ}*lctb3vTw>_Qo||21|E3>FVNt
z<Kg+VU7&uT^+9`$DC3c1tCRRSdA9t(bE!k%?$zzvrJ^hpT6*ft)biXaa?4w)HYQ@|
zTp~HX&1&1BBbBop$283`db&7x1;hV^JgxW*Fgd^!mw$9<qZuJk<D;|i$%V&AK2Xmw
zSDp$V2P<3_2aHeMLNAq6VEo69;C;fC2h^ysgT6}KRy!Ic-I*qcoP@hVm+OJVvk<8<
zH6hih9Ig7)cM%6EL?bOrjFXK4<m;Y17=Ybo^td*$HH|+}<!F84Vs>-XY-}~1Q-M2-
zgRY>Ow|U7k%|^T9);{Mqfa5EgUK#@+ml!mW@||g1$f;HYl}$pm9v9-1Ngah1i?#3k
z)1IvM0P43CUAT0XV{8>j<8~kDD<nhM@&KPPku}A!wVFYPPswE;;dl~upZqIw$GP;Q
z{^Z1Fm>ihLa9CiG)<6gK{(TK7BZpp0^sPDtVU$3rNyb+?!bY((whZKE8`!-=h&Wq*
zWg2!$4a<Zl^n#yqL}cH??_BrSl8z*Ptt2LYaFhBQz&Pwwk+^tS=zAZ-dRY+@ZaHo7
zlz@EcCeLnli)QXiSD42yl{*ABtYrAf4)RTl&WP+99=1#+8wWAadZlVf8kt(vmptmj
zBbG2bR=CcUSXTv6>Y*@J)6p}i_gxoyQeUgpbZHe&QN?~5Dk(7`cNOW<eQyD~-dM}Z
z(l{u2jG<R5OZn`t3<k5@4L1wUejh#^<V?P<Gi!yXFH3!s{vjBOP5X`!skNPc&dYc!
z&|^p$CRhk1gji}!mXN36<Ga_G8Nn(otu7>`X*SP@FKH`>uBoEX$!5j5#-m`teay2&
zar|9l>K-vp0TIz8m55}NASr@leXeF^=bFKAIh`7{h<*f0r-2j?wH-kWw##i^%;-|<
z9TC_?=%%c#d&cZz<TGig06k>-ml8Djt`vLq@c!w*YlG_AvdE6?lPs+@Ja=<djeuw<
z5#)4{(3@xS^p+h;43ZK^(K?FLRsKlvea72SA*OVuHi@J?Z@UYnrImPOsuv0*kS##%
z7`|3LT3^$qpa^~&aVL|pW{}oVq!}j-AVG)Bgo}YdB`v#9$uCnexsB=T*$r?~6;#}c
zBygoTYk7nx$fXd(fwbim<Pqhu`*Fyrk{YhCu1zm?mClJ8TDdl+g7~{Wt4dL*OeNKV
zmzGyiDwT-a%}e$@buI;K;vmD5&!ZlBb4}bRuPD>PygCX!vZi;K-@&WUeIaa7gf(y2
zaK-ueV{uotyrD;+HYv6-*pD%n0b1Fb$Yb$*Zt!VMm{Ni2)}YXLA&<4wEt`+I%sz~l
zpv&zG7rL_z<$~V;Nok&`{H^m7S!a8)^U*E=l03*-L;y!VHO`|J9QR@#1xBRqw)EK{
z47%;w=vG~QG=s@)AOeTk_D>=!5w8lKQ30@;0dB?o3K;p&*uT&g#-~mhwvAviGPyB8
zW*jkoR?W7z;<4XM6BieE0~ee~Io4bO@NRg!^wzvpR)LHVj@C>lsUF1c#9+MSL+NP7
zSi|zeSe0M=l%maDM`=D@Q|?HP7B^psqske{z2g}~QpN22Ym9XBd!heg4fAlCyxwY+
zePG&SBx6v{*p2pTzANok@#Fe2`zK?ja3QCz`i&Xb$)>v~^N$XtUEke<F?-3*EBy)#
zsO+<EU%TOz4uMHqsi;E9XSWl@#u>=mbt(hc68S>D7DT-;;}xa9_Tk7ti6e2_r9=}}
zl&=x^mnL|+r+q+Co_#aIKy6*3`)79d9QD#@QI;?rNYi2a)lm5Q_*q!Q^V1<wm#wAa
z^5yv9=N!kY8Mth0k_B9h%SJ^Kh8Sac#xFN|_Gb!3EM@STiZPRl823+2rlp+peiCLM
z7<<DEotlPD;(h~oc2;&>=Y5qi*lO`XB_V(F)#2y3E?>e4Om=@{G}qu(S8se7Be7OJ
zVHNv|bp1m^Bv52We)KP-qzw8uqy+LSMHv^*qY`Du8$hep4Kmi5edl2uYPntD>$#6c
za_Y*ajOi=HKTsG<#_=DRtk7=v3XS;5Qw9CMfvXb!AH!92mLa}RAfd*e7?>xg^p5uD
z_J;Lm=C`<>S$R)tLU|1i<gp^f7=lBGQPP&nKqAznB==C8FVnE=b))#8uIuwY!dEZk
zHqA-+Lipn<{p5hE@fF$LlyI<c=Oaj>rlH(ndnT_VS9Y=<i=4z)vzH3<^&2c_(vhwb
zkB<)DkKO2kR~X4rsW&oEa|>HrM~mt{64DcXK$mmcw^f7@uUa{#>;tRDta)Cgn|!D~
z%=fUbe@{Y5dc~0V)^`TF{l-<knHkOEZhTHYj$tD`hmn8PFkPh2uB|bugGUpL7@oNM
z!S26^?nIzEfAEwyXqC`%g#xy0ADoc<P>hqe$H%=$Ae(xPT4%&`&2c>a^%%Bj6ALmo
zysCr*64jPQUNP)Dl%bO`k&CdFPhp8kcuq98zv_mM-MzU8ZC@l5)b+OZSb^S!lp7N+
z?!5RZyk%=zAL-+F_e1eZEr1uAZX+%KC`;R(bP+^D8Gay;JArv}PCnF;=b7o{9^I{3
z5n`6aYGK=cH|9{WhyD#XzHvL@-d5V}I~c``1=%fYh5$RS(mzRCE@BO2zc!~?H0ZIH
z%J7YqtV;g&^YXj=iSw}AN`1*gt1HT|Cc4)v_91xLJ6+1~ni}0x@t%ZV!*n;FU$8`n
zzHknR(G#<5i*SB*L=?P?AVO7f5v6YwjSgi0L>e(y2u(($gxl@SUF3nK9%kpZ>?=2)
z&x|O#;?d}qpnLBGS!#hx3ju|JGi1Vy+18pTqE(B)UF7ZkoLZ0fmuMDfMbzgfN1J}8
z;}SVRy9Q5gmrtk@?$0J=8Mdd#V@A)!I_ocz$=@gnre9OK0&nlJ@1BN{jky$ZPz|nC
z`7^x_H)Ho7gDb5yJ%@Ia>i!0lxocpI0!<21R8?nvQ}I68h#k1}iev<`pJvplQ#)Z@
zV?f(HV{dw>!oRg1Xk5koTb1fRigSQDEw=C*<y@3>n|AU>sl_#Y!Kc0l_U<OH3i8fa
z{P<pO#^MUrhqfbgQrrt67FT`1V1={|jmyUq`{C#151p&u;Ly>zZqhqAhN?GK(o~&^
z4v4SVeG?8A1l#M3+{iBPN(#R2yRFErs#hS!?pq6DLHaqzimYiGGOtWV<XO*5bPOhz
zSZj-E#@X;q+i02Khk%=<8zPiHCNf24B`=*a`q#~(fE}JfWzg(xx8x$nFtD_I!iK(r
zg*@@*BT-JOc+JO<u3;14J#Uh6mk8VrUIS}1dFl8WJ-eaUjEa!gHr5I5Q@L-`SkVYq
zybJpK=f3GtH`2=}*0HIhF*NZR!hAVByoqt@Y?hEuQrf5tJzNb+5ii{3VaJcxAX*XX
z;e0u$Ky|5#*FAv1xltRtG0pG7*q|~z3+?={L8!i|Vpfs#T%zd5cS~GazwJn3^0(g7
z6YtefrjF#DX<^G=qOgN<gG2Xfov)oj5p7OuYbE3ZDCK2fh|5q&DddydvLQ*U5LD7z
zjQa;@t#e$F$&Hu&)D&K`0~EBIn>2!^U~H~`190??7fa4^&rtMtZoo%vAh~h9UFa{9
z!#y^`>qqFp6GZ*SrlhaIeiyWUz<L`&S~(BwqV%OG9XY!W>l06?s;i3}7Obkpj~-&O
zkJrZ`2#+PE=lG1_5M)=eGa0d^Dl!>^J1_Pb?Bm(aqvAI_nzW=RZqdS)l9(x_#Y3;h
zmQl9et}8%NBfXYvW1Bl?=7DB0nO_Qi5Z&1n-Q%Ck7ARVuy=gi?II8Q-U_LX1#+uu8
z>H%jN4`G87I6UZSsaqZ>NK8fDV6YK5-wI7xf#hncI=@xGhwg{i;%M>Dt)ce~K2UVe
zwyrWGVO6N1qwDtC;nS!`oOO|zgxPh1@xAwAIwx?FjzpQ`42FVz$su#w=!Zv`L{?=_
zj0kFwb|=58id8<(Hw!P*>G?qUfm3b?t9d*5N$UK$+pRrH|A;It*}i1kzUxeE2=mKH
zEsz`V724<C()rdg)>DLZ>Oi~)clPhH*dm1#SpiG#l5ay+ErIl?k&@!%#Wo{~vfv@j
zFVf%m^JCJPC@wYbJ`h<;gR~=vZdglD`kf412^)q_jfr+HMt5F#s9>Z<+8oi%5h)JD
zuT&jRsb(0y2_|+hhUiJnK7Lvcvd_~En|^!LpF;Eeb<X-+#+SQJA|H2^^*QYOP`?3f
zhBw8M+}FlOh#S7kip(R+_AnmO4p;FlBbE^`Q}wk@-Nfk$4vB1df+Ci=2$iIqO!puW
zzc)WJv26woH~&Z;S#NHiSKpOuBRu((Lx1CaM46N#%dy<c?SKG(1GpdhA!t&psgWE0
zG$3nR4;DUIv5lsS-RwzS$MFb{BgxYstz-gNQeneV@t4yh*wS0;w8LC|9@rB=OqRKA
zlRKYl9c*W=JmNl#e`!>&xE<+SqgOQrmKKKA>dp7KS6rf%7QGt#7I0BvdGbe_*C2z^
z$r~BZnbd)Tj-S>m)^04}l<fW*001?M<=n)!lmN;}8c%ok&>VK(PLTO$RqikOnU6Jq
z)F_5SyHLe70!t=m#8Hui^~YsG4%JaXu1D+e@e=OhJst*AQ!j${c->cdmb2+Ka-%@e
z<~|q3fVz#8Y-=|@gRP=!Urs|v5_WqKpypZG{$m}6uvp%x<jl1E=WbExS?ENhr_fY7
zdftBcY#&<-3~C#;0p%`Qm+<l98>;d=wK`I`U0K`TPHQBDxHp%4Vc<c!hih@n+t3>g
z_15^Pj&Pa=Npc0m+>gYlVh!u*oO}(w$MPG^uY&Q>B+&aiS8OwBWBcbr_M4dpya!Z+
ze0-8}a<UNFsTOIPU13kjjY6-bYkU|56%!mi1W!%4d}789XNsqy#iEsm(>+|lw1~OG
zZ=~0A&uV!BhS0Pp;}=jWNR-M^RIt5Zqn#;vM8SG>M1T8t_Phf{CgPHh25E6f=eCPv
z3%Gl}9!QKV`3;A&vvr|v65DY~pzAx;C19`Upl@ci)H9TlJq?6?QxV>vuY81@(>EaN
z<s2zBpKG}J8O~5M<gLw`2Vv{-<vW6ZIYlslk~uk`b}_oM)-QO2s2{b3=>EL(O7Y!;
zO{$*!$)PKB>J_xDK&t^-j99;Q9~eb*DHeMxjetMGCtVE5w%xViZpkpeAVu<*X5WDQ
zN*{!T;35((#aXS!<eU=kMyqmz8`P}LxE40JUR|hI?OSS6U$WptzGShazC!AFQhsV;
zGK6d@A&JAz7zyfiwx=lY$iv_BtvAmyb6_FZ4hiy_sdhlZEsS^#vN_%_!4|jPyjj-v
zbotJp<uPZP#UR5k<*y&}X8I|6H{LqOsEF&jL4D>CubAgAjAI)SjHtUj_fVUi&!J0)
z4<T_nl{J{0685y_i*@V76B;*R0a<fK{-cJ2Exg@vPofYcw3%ixNdQ9$=p@SP+|<Hl
zm@DW2Axv7n&^kgVDI%2Siaxz|o0}BN_-WYC1C;q@98iHdZl99%_@OG5E!JzsI$*A(
ze6i7%nB;kuHPkCx$6#^Bbnk*+KdXm`$XAY;V<=lIojY}Za}#kHgph7U8|g!1R*jxA
zK5{wyQimBN<o!~3bmx85cr|po8VSn|h4&Azv7E~^vs{qRqk!#{$2W3FXppO7_^#!e
zu}-&|#urv2)619L+V4L(DM+NTgYjFn6A)w#Dl0HKW$P!6)zuZH8Ww!ABzMdR?gPw^
z<nW4&@9EP6SKTAdw)}+L63%BNoC4Z<v--dKXvE_#<S<%Dss0A!ZeNrQ6`o>r-j|5j
zV@V9<_20Qaz?@pB8^+-6|C1Q}-+yA*(SHj9h9%51{g))cHA{E%7Nc8kfMQGv6e^K#
zF+Gh~|L*;Oll3Fhe^^bOkNsI@p3Hw3La5ld3g+FR_TBa22pZdj*xAa(TbB&w(G#`p
zvjK%nco{5?D>h5TD>iNycta1&F{T8?JZ*K^kzuaR(1LkckR@@jK<sh1!#$%dEKD8&
zh_WoHCj`hYR_`vJ5@1x+XBeFW(!~dEgsJ*jhD#s9Fzjy_Y>^06D2Jq+nNq5^NEr5a
zBsfyE=hUTEAL%Y=el)y_i%U)%++e-@8}M*ZGAAal=%j#JgDQ=e9lNsOZ7<FjV%q4^
zHRk~yrV~D?*%Ih5e<$O`BxXO{F>*fdh4xRw44P=FOh<Fqi6b6vYo$Fd8!qNCRna>a
zPFR@5smLU#aCm_`_1AQDHJ(rxVWjj8bJ<S9D9D7LL$`DGr!0U(hq%5CJK&RZ2f)d*
zs#Q4`WPB9&3l&R6Dc8t#9%rU3^ZDeBuQFpgtz&&?<Dch@3N=2)`A-EzUVz?ME@HeW
zs}5MXok6p&L;eWYuvd|p&JTzid5YC{`)6RX_UkTgvHuc2`&dig7=ngYfyDYK8^(tQ
zHjW)XRbK{qJenG0iN5ok_WO6oO1elnS@Ac>pa7Wl1-x1;+ytN7u4x!%H@QmPkI5-A
zkxtEbo*k~;6P|TFyt)TzLtl+zrh5DtvB}_IZ=dCoN5=S)Z0||t_^6q6nPPcFakawh
z{FxZ?WAybHV5Y^}LNjUcA~j{ThDar{;^ps_IM}l_naxfJ@DyT;dX@Nk7gOL_*$Jn_
zqsRi^`dh9j=7MS3d(PjR-D&yO5RG;wPM5NCLyk7mG+eh{oF^NuPn>5tlf%9<(2l0*
zW`8IMr8$gMA)FTG{O5pxA<i8$Y+s7GxlRk=pd@m$SiJo;_*Z71DZD3z<dR7QUgMr@
z5#Exp9sAtv<j?^p>~d_<%(oAh`&D}>-sOIJS1mrWM!945&u6ikhFr91U$yI*=j4<d
z^zV~#tt&kKHg(A9Ony8cMD(gmf(Dl7t#p)=UZRp^Xrmq>N3BKuMEUvJgFP%jd4^HA
z_(cY&R8pAZpHJgXKDf;wcywM?Se=q<!y!1m@X$jwU#KnkIQ1)M3efQLY9oWp#{ckL
zLBbK<Qgw^xisSOL5||F&&EB|PQd23lMEeAm-vCp$Lz_9w?4i<%<bx{+Z2!Y+mI|d7
zH8O%&%=B%Z>?>S-I{SZG99_ZQ<{6OCV|^9&vxOaz_D*Wpy8jHH1B+&iM!6*_kvUf|
zJ^Ka|i9%R$T<(tgfcI!6mh9JM<^0D%$0-nYk3o?vSU@($mg0|vvUP3Oi0KQ!ka3H8
z7#%95p&cxLdh5!2>I$~r82^=tnyn^UE+o!BLBdIa@%`K3Dld93h3fIs6o2QBPW8)Q
zpJPpl4Bp4B0{m?O{{6W6F(~+}*i{36!Do6Zgs*o*a4DAZ?Nnbta76}r2W0Y5n{8r7
z{^l?nv5D-a6wff$qT*@(AV5UeMbc6vpgZg8`uw`N_itZT{*QodpY1y<AEA@3B5R@G
zk7lVBH4b5E&6fF+erpq;60)u8WT{jPx&EjlcZY|-twQ7jtF`00A8*X}i%#(szZbs$
zl)j2UizMD0KX&=I^>VT~-H!tKWa+;j@6YkoKKtw>xeILf<s9)A1IKCBn<cN25<F~S
zIqnAZy@(XFm=Wpe#P#IKZtHIU+qc(nrTy$hsCX78O~Sg;m$Mi7+I*AWr|^QosFN2{
z2ik3j<Y*kThgFH=d+p-IdMSS<k!5F~2EH~3j)1P7L$6T7n1+m1xn{<Hyr9~G_FvMd
zMqRxIgx`&u1?>#k&p=0>S}o6I1YO=CGyWRT0}Dpp`&zzzpU1?xkc3lDqHgFjA4yRy
z)eK&bh=5%&E#2ZDVJ<8%vI%}$PZOE4ie>f@Dv>Z+6J?EoV3Pb}=}M>Uy-3TO(7K^p
z4;9Q~h6b>~TARl62<7jh%tO+@2#VUbx0t-cBfdAhYX80EH(=sYca?fT@z1<n<^3nq
zTe!f0B#K{oX16}VW7-fpy1xGu($d<SH1{KBkWZAF;S_7o=O2?d7!}u1#}mx@iA!%k
zcEw?U?x758dr{#<N?(L-b>x0Hv0kty5*}PxPm5m<dm|u>{03_pB8aOj^P{R!m`Jh0
zA(?I-Vo~$WSTq0U6WQ*hy%=`sqs8xwkTDCob=Sk!Sy(@y1RO*#6ZF53VYzcp&e~;&
z%1Z3pXkbt_*>Awir}x%X`WHdcXJKRO<_EBVmel}RzmC7J6uo7V%{N}O(j-zvBQ_$D
zq~;q1x0yWB{R^$qXK6-4q@AD|v8w1PO8Jwn^ANbOk%GG8!w>Z#ow#gNgFvaEnq5%6
z7crTR;UW+-XPhE=Ep~w8?i)29J4KeGyOg8LlkNXQR?uglM<xWWaP)u$3a7mCR!ONW
z;0d@^J<Ty%vg$qQD+ZC@C+h!)2fVD`=AX~Izas=N)L_h8+JyVeE5;sQBtlBdJ!a?)
zMyEf0()tNfKw%_sbh{DaUMQ1CT&AbEHfJ9)s_?U$LH|uJohS>S-pT0&ku1RMZ`Y@w
zE_)--rLQb+yXggm9OX$5nB&WN>Z0q(n55`waSk!5HUE~g&9+l(?;S1mqwZL_=B2DR
z8Y14&Lh*A>B5N9H9HK|XrO@r(zuMPudAa(Lkf?V2OkGHV#kBzx<Rw)4$YaqWnAUrP
z7+umkL^Wsw`~z;eI?E#}$9Qh+z48rZtSyOhX%!`oao#X~tXwNw(!7RJT4^(o#<dUI
z;5`kbb9y^v6RvGSLggR+om>)EGOtGG?>Xboj5mH%5^+jQJ_o!P=poo1{R1;3S%B$|
z<K&xn&<FJ^(j?YKbfLHt2YUPt8zLs5l*zg}1kq)kMFW0(4kGkco_6?#kzRkooIi8P
zuElPr7<p5iX}(YWP-WA`FWAS}<!k_n(odWImw>g^^)3+@@qVgAPV%-(?9-nwE3L{`
zY%{z+@plfZdU}m~5EZH)X8_6m#etB^TiN~S8=SFEpdBzwX@K)Y%sN+E6mG-at$4Iw
zVHhFSFNlWAWw7waxP20jdhae`c>iKVn@ET20xL#6@SipADUM7?iTu$)IC2NBS}{~$
z6G8V-zsHe-eGypOP=mQw52l;XGM7!De_V$DhI)Iv^)uv`cfk%j@0t>wD`f;;c3W78
zJP7?!!7EDpk}aT%++GI5K>GF+pB6@mvBqRNbdNOHHL8vHnSI=9W{{=W!sY!lX+`~U
zLf5Q9)J2<~T+TU7P)-?;^vT=S=L{Tf&^p$5jh}DUK8O=#7TYX5AE``LqQ$>%qwmkq
zzr*Gl&JTXgTo515Z+2(xjtsT{mm6U?&!5MY*Q!x;*$1IXyrfB9-`SeVZW^@>v3ika
z71d*UvT7&nXt;SE2tUs~cSsaY1I`e9RGdkv{-pYX&)H8^m54teQhp`z#{WOd(tv-w
zB`aM^7$BfG<3?TT<CD)<p0RNdMA0`L)^92lsB^BFdgvv#8wn0eh>NupEb_fIIq7%M
z?{ny(yg7BGDSNYYGvME{8Ok%xHQe*JeD>!m-YY7G9TqLuS0sz>TgtGgceccjhkv@i
zbHCWLt*eO!G5KVSOAs?8($Xr!o?V7u5aD5(RFbgw!ihX&X#@-&=gICr{3A&J?P~Ax
zkZoPmjn}DE{qmarHFl5fQ9awDMs#tPIhs{n>Ecc$rz<{avrb=8q7BUZNuA7(4xoS&
zPG^Q4zO?3wqgF#lKhf%;<)n-eD(y$@$3FQ&%OgE>O?vEW&t@4{-{gF#-Sj7T$iwh3
z^EuGzcIfFC>;Df7D>f}=F!+x_TBt#)2HUUb+Y|TY&qBd-pGJOh*d<~qlf1mn0(}2&
zSp}L?A+IC>IzEvlurXY7dr<JhEEf3kE<HEBt)uZjA_RR5QBz6pWNk85a-m2kZS};;
zEWpK3V*G^MJ@*<Ef02J9z2d{%e#bO>ULZ}qD4ZooK~Zk-7n#_n?r9N6OkXz}8J7Q_
zH$z@kE9>Bwb0J?AAKlDxN4lqd1De-wjG*5dKSOsV8f@9Zr@V5E^>;jd8qdOm^mT_7
zN%uKwfv>PI{pbvtHHFG~oDJ`D=Z#e8D28W1vC5p`<Z80}wJdSX0QZdT8ZNh|{}`-E
zOywuSh4`USk7bTAzafheG+wfydJk#IV1h^Po&ybW5_49}fXued9Aunx@u=w*Q|qqu
zt3Mema2Oyh4~&=Dc~?rNLs0UMtExDzy$=0tIrXUuP`~zCFqSV%f!Ug9<3qunJeIX+
z5%R<w6lTI+LX<~=o^ki2R%BW4p|t?GHj-SE8e5#?C6)|JG_C+v`k#R-*hx&z7~}5D
z%0V^jQW+1iRu(hQxcf{Ey*=F=t;_RP{yC7*RGcWkhq3tLA}#uIUA@N}(;&5SueHAX
zWruV}`Z4>z>+Y<ulM*%{4e~2@M>rdl`F)C|s~S^u?l&A(ypCvc#{CV@UbhUl6lD7Y
z+r<v)jaA|=QXB1DD1z;8OGxg>Shx#m)o8xM=V$1}VjHdEl(1aB-lw_N3|5ceEK=03
zu95SHO*_5$vc$(Ak3+C#66PQE=TG`uVni$tk!~|EQ(`ODda%MdHeU;n$Z&cEX;eC~
zm*V2$Qi+HZ7(GW01>bPFlNZ-|2$1%snQ*!}zkRS4z9H~Il%9}SrNzeLpSN>{)u_Pb
zLKw-cRuv-Ii{qOSm3N`&f+96P;?d`YS4(UA&0SC7($y}<$)M~}h2)q!Bbj|6<$=fd
zhiGL)w-06g)@BahdB7+&$8I#~GwK3(#I2ij>;>KIj^~<$!Gj~oB{}o+KN=13fk=ad
zC+L&Sz{>d`V5Q>5{t2DbBEPRN!7BL_BoQrxLFiNax#+L*2E`crN5-}~{;q;~u_3Aa
z0s#jZ`@b-#kJQHTsunn_-V}Q>EHDK9XCC=8l2w8{bSP)lqxm$1bAg;oSf|FP6{>}g
z%t8);m#PrSnw9~BBSeTx37L+fN2Y<IWP=mcw=}%RkNt3|T;C5zI)-u~qK%Q5zVLrs
z*DyoVPBi^U)%#o<z1TLVdICh9TO{Eo-bObj>7OrX3!1(|sz&7QKC(`959D5(e(}WZ
z4Yyk-!^`Z4WmNCl?IZ|>tEL%JlKxCOyNn(0=LVJ$BoV4(hM$(KXo6#1u`S*ecPvId
z4jFWFU4?n_*-#AS_vQYqFL@GT329A_r;7gh{exNI2TKW>HQzsp(jP>rp6}+L8GRL2
z%Aox5@1Ak*|I?xEjQN4tXcrC-=U_|+O@g~~;5$(k%vjc4{4SwG_hmw@NsbhdF87BQ
zcy?yTs~D9B4_82B&Gr;o+6<w6zO(XFWrUu5l+uJP&rg}!$(dzVc1aAP2960v2y5~a
z@~BlbzKCX_I4MfO+oH7=+48*7##^}sYK^(5n94SK>3*y9u=`k39++`FabI3b%UzP{
zVe`3!qrUdT*Ve1X1YDmTJ7K1d`1et_y<d96iCW5{-d<05f`0>u(QmE}e**~7md3JV
zbgO>E<D*n+Dt*5Ju25-o6*csrWb-#*@(1q!zV^Q{_}_K#zxTpF<^u&`%V^x;(cyoQ
z4*$tTSZR6u24I{#4jD1FOR-!M?<vxr`>Dy20Wg19&$gcZa3RwO4-I`*@bKSX1iaTv
zRj~mC8P_c;txHgu80u-)JbMBp+UD*@&D4M@;?j~joed2Tu1)c+)_O##D;D*mu6btZ
zz?!3tXx5OY5V+rk{M{J;E_(hU&wrDa@VX|{An(N>@jLZwdg#Mv$dc`ncH0bDKpd4z
zP?w76;2ML|CzWTH`+Fr)R0h`XD*GPvkI359r|t)a#TMWi#8BWC&+MHt-nSMbD>}zj
z|6uas(p@imV*I1X5=%K>WI!~3q<C^v+rs@}2}y76(|Sd9vxtn(%C4M!_OuU`-V}G3
zsJ~nW&=JchgDDf2p#zA1;R#F&neiw2sI9sd`!7wT6IBsxMo~uN#ddnT1EZU=fds53
zpZI$DVggPcbt;#2f<_uJ{vxdDEsN)b<IwNq)AQR}+R5>Ox9#Ewd-y3H!Y_U`y1@ZU
zYmS2;>~|=i<?CAq5T#-Py{s}>yr5V6@x?<O_M!|;)q5HM5xV!rBtD4VR*?Ly>+>6R
z%y##`$g_>iS3x|FY@{Sm{uFWcgq<Pa+jRH*S&Aq6s8J@B0@EMn3yOz<MxUp0{{Bfr
zm4ql$^MW0*_)1zHS7M%hK6}#*4^Wi|8#Z<%;3EIzIsed4#8_2SC<9J||7x6kx_o`j
zXgAes(c`AAz1Al;ZnTX%7oCgGP{u%I7~)q+kq&oOdL6ibH}yAQZ_`S!R@(1ISm=vD
z@R<BG#dgUP*<@L(rxu(>Y=m{pv5uvFe2$YpM{me~SWhNLG`KxocO}PzT#PBYv$p#C
z6(3jdzQb$X#Ad@z_G!QzkoGsA`IO|A3#E@H&TneD;~z-(5z0N$=6(M+AXauc{pwu$
zidHKvc!`JDD)IaxL2C*qSuWt#xpU<eWBc>NmjwBb4DyW6=p09@E9swfy&UCoX?#jt
zF+I!Oow+bnX(`f20yNr4n>vB-qD^?F@RtI$Ce29hVmdYNAH+q^OP$TTYi^1W#aR~j
zc;(nQ_OQlJ1y$y4yoq1o%q~6_eoTOM7|^|vy)Z)t^LbnU%K|BvyAnliRgb9Ha}iJF
z0M-I8y^~Up6@u$Ho)o}extm7jwf=IE4oLr{FYJ>u_ZnUjYny!{=GMt?hzRy3&4PI9
z7%R~vbMjuQbqE!@N+>0D;y5YvG;ep&=hrd%H%MpffP8X(DbkIEP~7$UW)?av+V{oO
z;`u|i;$}%PO%8e4>hu76r2QJ(q5UT6Cj#I5CS00a!j}~p6udnDTr*CtF-&7T7g!H2
zB_$JOJRX@2i0s9alyjEQ2A4qYbhR&Vj0uKuqzE^lN77Z3`|im;5$VNyy(TqItIC^p
zzc@-6WxWhzw@6ft(uP}npR4PF83lUa^;j5-6DaORJ1^uwgVSidkS^!%%fq6oZlf25
z&Vl0M@Y{4~eCpioLc`g{R~Psy3L1Oe(0K-(O20%Py5rh0ZK)}eTFM@_cS9<_wuaE&
z{t*7^b~9VO>0aefhVOc$-7=PAyTHBI5G%GPRPNCz{cApbvN5zam9}|-aimIPT;TdS
za~l6+f0_;L(8YdHDEm{B7`ww#V%4wm@=*B;Oz$>r$PR36Y5|5~crQ^GhzL&C#Iwa<
zt71W<?{?hzmiGS3L)?R}*3Dpq&%0HY?>rTHT}9Pd4uX_pETgjy5zHa&HAA!^Cb^Lf
zT52fhavStKz1#qNEkA?qIsb+3+q9eC@cHXUE(*`@4jF+mCMvIe^xxKw9VW<C)rNPl
zcX7ydD70XG4Px{s<6<^P+~6Q&8qJ}*ZjLl>3Re&z#<P=jTXn2IXS}svAI#4wY?)1a
zW!`Vy%rJ4hP%+n^-CZQiI$F=4*gG?Pa-l)Nr%%iCRF=QKCWcPjEJ)%Lk(^`bt^f}J
z0)2I?trDiD^EkXUVRQ%n{^i4b^``gT-EzdQ8q|KGu-odivaG#8AgAMBpSVa?t~^$%
zx?7I3Vtz5NMtvn9x_4L5Y|0$%4uvislTM<c>*lwvVu{xgrzMO>7G-%>=@p%U&Y9D5
z3p+e^j|0K`GtRUE;S!y)IPq!;Os<{cQ~A4kn$;C1U>?2gkDRnZQ|hx)^4E@h)shvV
z8OuC)+n7Fckjev&Jg@>lmTT|gzMti15^)^5^!o6N{OSm)>Kh)kX=9Z{+p<>1Pb>5b
zq)Mi~&1AKs^<;&Cp^clmOl*_0GH3tNhcc62lD@Vs#p$c$^Vt_IhBmvZ$<K>&DkGL-
zpFH5BeETSJx_CyCp;b}|eGC3NZ`?&E%-LQV^YFzxjqi?)bwths7Lb${PsR{ij0+3w
zK(CkOcyeap+{-Ey*~X%p;n&<L(`5r*ygIv^g*Y27!^m|mNd*ztxI@1InKNY))cM=V
z#%+waJw=B4`m$W{UwH-g0M>ef(^--yqm>6Yv_Flkc(*QaHN0>vY@s&uc(iU#G%`;w
zjDWrU^6)!3!`{!cwmi)|T_YM`=CnU!I^3PPhQAaG?Vad``uqF6z_p=>xSTygT*i%X
zPu+mg^7JdW{6<F^NNBi=p<Q2}8RfB#!7n>)oevL8`GUK<U&#PIz+Y<!T)OU?t^~n7
zei~TUc}HbVE0SXNPY%1JmqlutMiPXVbHAir2;Av|GLBB#^aA%TD7D^~8@%OatJ429
zIcd#Dbm1ow5yC_oFDmJ*-5|Tn#oSKXCY3?hIwwo}szT3j0Q5MbEUE8JuP%|)HjDc9
zt#y|1`h~~WGjzk)tu*6f1o7FnH*jg6N4q9SgsnFGGNyAjTC7Zq9a^UpEBU1eN`vtq
z+xyE=F5@>~yR)89s&`hU3|?OPN!&}><&i8IC{Pv~fVFJ^{jY46CWmkahiO7(K*#$V
zIaFj5dHu+Td-^Zi)T(1&>F<SvlQ{sc0&Y3P+eq~#5v}(*Gh(Us4ohsmnMEsjcY`-0
zx*Y%?bQN*1TDCC8$2$n(2Jr%$#H+w@%3W6|eBan|{NRUTb)HNubBxB#52ARXtR*P1
z@%EKw*mPrKb%L@kSA2hU&>fBZnGwD;8RimaMJw1gif|W&=D0$C8=ce+lU~!Dgzo-D
z2aG3EL|A9cNH&HoG}vvtvOBb>vt1&h(YC;j^jkd<Wc)909mY*X!8OJ?qe5+6`V2J(
zvteEKk_+h|*0vd$bA0uKJ9l0`I?mtIm(2eSz%HrW!gv&Lm5o(i?~C=$YCL7FtAtR9
z+$3pm8xSXf*BBgRBtaEN@S9+7jJ)Juu53Y**-b}5fzTYA8P|=pI9;2H+ni%I_b0ki
z#wo?}bE-*nYK*S%dEdgDq=kI$p_@Tg6Xe~l4g{4@l*i9seS{Iwk;=Q)+*IvvKC>5e
zr)V_YR0ElF$r;-sTu@nEF(Bd6``p|&{9qQfdvk>;A#Y}h9c$R6QhW+)khlSrhMtgI
z#HVGpNM<|M%KGGqnI}%B79n5Dq2*4}VivF^7_J7qGzcWhHQCC1w?b!5*$VmQ<-Hdp
ze5s$Y;s-_O)b*f7D!zF@<5UDbG^YQCk0u6Xpxw4_lKAT2REM_8?eiP%wO`Rc>FXWC
z8Ip>nCTRMa-Nh=uK;buBD~dd4T5<%j3jKsVU;L!qJ|;!q$1%l?Ry<S2gmQ~AVa8V4
zG-2#oi08?uGX6I(OAsI68N*Yp83#VRmQK%!0shu2p>ID_GJj2HT33YNjPO@{Yv@1Z
z-c#lmQq_s|+1{Hqo=65Aj|-37psg2AhBt3;?!i_{C?L_%NM)xw!z@eY9yks!qpp$h
z^_sf1P01=fm*MNj)srnaW{=KyJ$JmtGp*5dBVd<QnrXf5^TO(90sLTUmgDxg9yXRK
z8Uf6+qg}|;=eT<kF66nUUgT71tFbWq3Hv#L^qps(9P(Gc0l{|*8xSQZ6At|jByp4_
zQYf7OP9q$=$IZEtaCdHMil}##^EE0SN5*-${-M-%F|q6<zPBvKJiEwR?9}r-+u3Q#
z$SzTg^VvrZvPTJOU&9%bBKZs>`HgCqhwfPU(k1*lbsb+;Hv2`!Q)t-tfScE!wD&y~
z28a~e9V(SKj2H17JYIDFU@+TL8#J(6RfCJm9O<lLZGLO-ei1NrbxAT`S+1vYjvKK5
zlCRyokI6w~4r`EqoCwq{z{R6E&U0gEns*y<V}36?cc&uhJM23$<NbrD8s*-l<*6-S
z?40B{5Gl=4Gzq=Rnqv*0y{5+9XNOq$vfFOAN#1<uRdqa$=Iv4%K3WW_L=ee4)oGA$
zCaQbDNrxoj2KY?@4YB<E9~}4~`-)bF+gH*<S9_AMTc{Sga;o2zVuDMMUR^tMSjjca
zEB`UKS&(>sxX^j`=K6fu%hYkx4Xb9!-I6E`MB~v^xUFDNb;7kWslLSdh=5u@%(lD`
z$HF9+1R%HCjZsp*mJW8Qk6=GhO`dLqt-&OkyIYdwz_V?e4ov=^?$1`5Qjw?USxxG(
z1qe<HoJMn2Uyv%DyggB5P8!rr?XeI6I6*LNSY-0Dma{hq4!v8KrsgwubRA}b1mm*(
zB@wC%-CBmpl!P!xDV*Wi_C>6<5%n!S+EowS?<1G~{H|<AYnEfw<m20Q;HDC<Rb}zc
zS{-ApFL7XJ)_SD56$J82#}_x*P<pv5h*Q8Tf_-6dZ~LUYHpozJ<6Ssa4dkNxEx0CO
zE=hD#06ynl-64suIVG^jm`<?kKAD`_a0Rk?XwU&ZcMrA=jiAjld63$izjP!sq{po%
zDkZqB!eRINhk;;zH@nUd#c|WMn=g4;HiYBV80EWTSWZpcyRh!M<ntZ<eDf$ATRx@!
zSqC6sH5t6<e~KT0@x~7PUVVP0zF!8?|Mnqa4m|U!H=OQ{2(!e+fM6C7W0^@?(jvIS
zVKusI-@2HZp3#EhP#GVX7%a<>0lAVVlojc<*>iTX^7iq?_Ri}6EPE6sXY0}u)>>wB
zKE=RLHhN%-(}%I{OP%j07I^YZ$m5vh<8V5kdI3V{&YSzYMuoXn)if5t3^BPf=U^$3
za78-R=7R5Q2ZQ@vEC+*5&fg~t<y&V|GjgYO`*2FzJ^-qO;3WDD%y#`8oxRQArSKEE
z-o8xbD|FhPd*h<p;wp4^c%X7(ZK{Fzr;T%a>42kTiozE~O-E-caP1~FF2i&|GT$!O
z(kya0aV$;~Ju%);k;h!AbM123{feggOrHZR+;%Rc^`eNP`a(!emgZEJ@{!+NXFcN2
zE)kxs%Cpl4nN4A8<IDOf96c~r-jvJ1R-{;h!AU^OWC*A<E2Cp;X$}Hx6_X3OPA8k$
zb+=`y`*6fMF8AJLzmgCMPg;HzC@pq7N9Tqh;NGN349l3x3R-OE$YV)t#T}?6CgFVg
z#KA$0QoPjNvYNy7hIn~nc(3xy9${l@*kyIjg2&?oO3}Wef|fS=frR<ExbJIYxPA>n
zE+MBql_$<%$zH>LJ3H27-JDks>bv(0zszLC4V&hYjaB$Uk9aO^*-FlKF-_A3>7f@K
zUYP^SguEnR`}Rjwb)EOTlXSqbD?nMzEuhv+W*%gyEpc*kf$3r6kC7^RsRjI$`jF7Z
z%-1#IOV1aN=}MS4==}%m7cr9n_BU!hiWC`gDY7ACK*8z~cPxjj2fTCzFT?>aI6PMs
zDr(0bj~$RGf=zg%%ir$l_dQN@CatYiOKsn5a<b-Xz*tOl+e4ZArQxo(e8vxVw#mQp
z&FZ!l8n?KT_VBkaSoE2(ul7ABlV=IOCvO_=y6yXneukn{{`K<w+uwlIGOdlOWl2Uo
zgz~_v1?{9Ko!8tf5l>~oy|J04x@5d8_i&tiR2`-MEK=tV8_L~iHt1GzMB#78{Jc8+
zV&bLq5&J-{uUt7q@)6l4TmDQ|EQfM?0s~V(Ys@r+&qq-3eufTCa%}zcm-Wuar}j?w
z&jlGWjxO4!uFe)J1U$ccrj8b<NLIt#?F==%3%{(t1Ds;hrR%w6EfHeBi)T%id?gxK
zH`7pkmD<k-BniJ8AN$gL$HNK8mS#iKpm%u7vpW#)V?TQZor=M2RgMq?1~V`iKDP*(
z;JW!7x!k5$$EVrC9CR69OXt2)(V&4uC3ey<2D@ZysnDEry;o0_+OKYY`)&=|CvQR|
z{*2{}dOPbVA&@SaCB`~hZic;X`<gFvj&J|N4>~7F=iSM27er7R&1jCb%hs8foAp3n
zk>|vgcJ%iI^OMr{v|3!rUAaRk%Z1;7$j{kUv%QNO&NPv6#a6+JpG5YeehDhqR&Kxf
z+1NiN<q)AO6pllxaNq<9V-{Um3^?;qRt3|{(FzYAoN>UOinOboXRsJK^7lMFE;7uB
z3EiVw5ET(URXn}6KEnt7GUal#EiNPJ!b8wTidkY)?_e>xiuP9>rA2{?g<ymYnS0$Q
z06P||Sa~XUoiJOikKaq*sp?;M@zV>V5hdG1dKjNg1PsBj@igl<fZ6REM$q>NV*>Ox
zUb_Rx7~=gg1LdxyX*N<~G9mbU>|oXwr-MlTrqYdRwfqxMEk!TtCZf*rHXNgg%K63)
z=2^}Ss?1L|6q7WXPj+_NWvKEbUt?qa=Do+uRxC5*N!gyVeHrkpcpZqTiu5R>Fh-rm
zl#5qyCtyhSO<-8FFO#8~S;9oo!gCY<*6voBQUDMT>wveCHQ9jm1Eklwll;jB>>aKr
z9Hw3W`Hj-PI63QsZ*=rOEE|mzTRq99^kDs0wtNEx`q{8u#l(}9m#+%%I1Z<IqF=>n
zM|@M9Q7lg1@Tl~3t7i+Tyd~};nNCR=cyI_DvlkeCm0<o_I2ks$RFI-@sY<m(0*KSC
zo>-|fpZHPjzbK~<N-EmqRw<%Qb03_TZTK33tJatjZc=|s+)^hLmWRKqaQL)AA^cIF
zmyhJEEH%?tpy2EW5$f6SCCh9OcZwB!$~{d16qYyoTsH*VU0+>H4DcRkJ`-4XFIY6b
zt-m=#f8#A5+5d|pk>^@!1ZgL#!^h4__BJW?%seA%%lub#G@@ao=F>vL+*IHp>1TPT
zMbK9BY`adW0obPW*{!|)0{u~S-1273X^n*(WRz~enRA`lU_U~*Y&wALK@E97ce-^U
zB(k?n9Ui$cxH6<4sq>Rs>%EVChp71eEhu;SM<xt$mV22rvmcr7j^taI>foFC;wmY2
z)h3$=oXer_rFky~XRR(+{<?n&1Vr1!w@W=KtwmX8?RZ+GSaYZ6b=k$u%v0;RDC?5{
zA~o52<+sVk6wSNPNGy9K6_~ZdXjdI{;MIZ$S1hs5t+&dOR3j*!#cCd$vq*e-q#FEV
z5w;)L*k{o7=o4FAL-J;K`08`U<o)#$?7%LW?KeKN-iUiMH<+g5J`FT96r%+;-e3?O
zHb+XugF)tb9p-|Kr<5jI!9%ne4%bQtMoaFi^c>N;-m--|dR@Wx+?;}h@@*HMzS;Ip
z%tE_P;T`?z#7P`}5kYiLxp(S%ym6P|<*~m6PVAx}SHa)F64AYh#1}sm9|h!#GOsh4
zM#g7gdM&Me={`YD^XLiN(_Bte_y;(L!tFfh5={Lgfn-^^n<rx!E1H0*<4X`48Wpoa
z2`-q~p)5A7&_z^dq-JrCwvf-aL{e!sZ9~~5lzMp+U0PNJr)3L_jZyDACX>tHvDa@;
z_F0l=o<@oWN0)P8KpKM6?@`S$v1Fm|YFn~lXN+@>itT{4BZmQ|RgK7u2LW+#zeo7#
zK2z~MUVjZ&dWOC?M_O=j?$6LDup?&_X9;Jl_~SnQTF$OqmQ#SsoiAIM_G%b{L)wt1
zR9PFkTXMNSrcO_>G1;evteU?mZ3Elq|14L2j%9kMb&6AQ+dmByYD{Fqz(0!V#lROC
z9aS+o?%h;@*As+s3WdXHm0l=a{uDNO72myY$c(a7LfWEVjJa;H)|8`v1-++pCwZNq
z&tYKJ*{gv2oiyCf(_il#eShR*SwkhJEAHpyg-t&DoXwPTG*<UBBlULygW9-}m5I>$
z6T}(n)RF_Ed%l2DuOw=W?Ym4G-T{hH*?FIL&5-u-2~A+fa1Zl0o2EI4NrznZU&;IP
z98}i6S~R%7&$(vg$T?V+MQlKcdsJ8l{48L|J*EbSS0||D70>qA9kA3UEW7Q`94qv%
z0Ti%Bs6}?w86Rxr%8XSSm*$NLTm&gw;Y8jMcuOPY9QWzRQrvgvWH*&(jfjEjzZ?r>
z40G1tzX2?<H;Cna<r0Fqt#Xu;J%QdVkRi@m@=JA^DaCrU-0Q=cMWL-ksf?s!hy*my
zWMaQqLeeyQZW<5M13)WYpTuDG=AG@ynnGKKlv%c>uPx4(N0@5h3V97Yff^qtMu}IB
z-9b)-IohYg%tnf0)Rj=Gbx?;jh!$`+zp5s7ewo(oqmhsnwmptzGOZ^9b0KdI@ZZFw
zSQqw`Ko}LqH$y%quXqW?Jd7<^*?2MQJjh2RS*9sqKB?aVUv1;beOmZ`*n7{QD7&Ry
z7y&^fDFTvFKtOUvi6X)XBOo9-iJ-(`BoA?voTCKEIR}YDMsgC6jO3gL7;+rX?cVP`
z@5blU<NongeRbYCKP*d1UH9s>I;`%#uD;CAbuxJgGA%h;-w*Q=gltr*Pe6UQEDH=Z
zIU(DYX#s+30bGn2H&@E(Z>&=tdc`10re)m7({q~<LK>0U@<zh@iQWtL9M!A1jD;j)
zuS0z9dR~aL_=#Ol(_XLnI3!3*td(Seh$E{eb_nI`L0l)zbpk)^z@pL6nNx67scA%!
zhZpx-Slg%Tby#t~4(*m3eI7N&Cf5=?evihkO(*iJJ1vA=X=uL0MN?p}eH0A-3|a9*
z%rd-s{S!l2y~nj9GVawbz0cSa2xWO|jFL;Z6GIPs=iWC8;n+R?yAGW+5ipANHi1L8
z#`%i#=w`Q{7)6b%)$On{1%SE8aPgF+MWKGc-YfbDTpOR}Gv)T#$j)xu@xvW<5B>z&
zdh>|2nzmw(B#1PS>M?9A8?xFd%8c?FMPgf@=H24b^9y#^lX&;I{qX^<&et=d!aQ+w
zD#Vt*bDil6b(eQtLF`072As2VLL_%hoE@q>gsh-Q3)qw7d$cS!;&@9q9Y@7_3>(X{
z{Yh>}z)Z4D<0+c@)1l+xuQXYV&Zagxl({yiRP%m?i%Y!<UYZ&6r{2(M*^Rk-0h|GR
zh1H&P{Cf0l+^3ipl1E${$!7#=h&-4QXhiVUFch+E5x%^QXUzcOj&4ieXH>^$9%Tyt
zx=`}hAWrd5y#^j<gEQzp3-Gv#i`l1)@T$(&E>uYYSVrs$yGQZa@ty>H^2awAqqegn
zmVe;5D-80})+NV0T0$udxIWHYD-)=3CE@T9^b#oR;(gxKDKpby4!{ShXvNv}|2e?t
zUqey;r~b|kz$FU)G1>KIzvL$U<>JM9DxXYtz?-2qo_~$YdO&-fl*l6>JY4z8EMwK&
z!Y8->!Q3j8Y+_%aJN`qvErnrX&EXEEJt4<*C)zL;f-N7bylg_V*IxVi7q}{5_j0+{
zySKM3Bv~lkrh#@4+u?gn`eSZ8iTzs`lwIN<#OOX{2mmN4FKHEkp}_Me#%=->EtihI
zO$a_m6aU0$wr)IS&K#_>U@+Jur+YY*KColg!<*Cjrsn(wpAKz{bHm8v>lC+MIkej<
zpV+n^JDw%QKnm8BGFl3n_t#6Q!yksR5~!%%6ss1ZZIUwl;MCdn;MbE$X`8UIc(dlt
z)rCS&o(XdAoJay(Bmh_JQe4tbhdSy4^kp}yB7I6uz-sKS;a9NZ?a$<Vy!*V$5qvy1
zlNNGjT%{xM<9o^n;*<z9X9*=%RnMOjmG0c=D}kJ*YuwjDU^O*|@jo5yX}sVOmn{B_
zQwZ>j2_Vfa0-=Oci?a3AYL$ZuRYtd@OJ8)K4<Kyn>^3zT=Wh)+HqQOTxL^Uo(g@R&
z%%2$d6ifgbQPp1r<^W0Mc5};1)GLvMcN3FR<jYxvb$#y?y7NAmIJ{2*Qgmr^73}cl
z`?+v9(D;9%2n@_&8UU(qKAD%m=o}#B`DpecQpH?Cpzh0%fN|uL#0zk~kI;meBYrhz
z@VCM4C$Da1I?~YG`B;+?*?!j<<Xb_g)OJQwqod8o27<hgd9$AIArOyRv*gWPg8Z)S
z$0@=<ZSN1uX<UdF!6J?hjYcn+C-e%!W8{WjhAbM=x3GQ41d8NkbuIzba|X9U$xgs8
z#>mGf0>>}<nHnw=!h^>t*Vko$)A~-J^xOHQV+*_AABLnNDtD*o6oZXydhIjfJziuP
zmhiGcWcE(<-BBw5_-emJSmlSF-jt43zng$N_26gD6gE2PnjH-C`=A9G;wJzE;twCM
zYDULfLxpS)T?l3tr$chYD+e#s-R0@R3@ZXdR0=YEWO@6sN1(*8qebQVfyQ#X#{x)U
zT>`t>=xP#ySe1>^j&di<PJGtuHMicw(&3wDTP*<EZP(A-V0IUdz7q^QJp_I~FX3Q8
zFrlg<0LD#L8WhBDGP>SXC&w&D%^)fCfI{ufBepGB*(W)mpgNGtf`WRB^zJ8(3HL-8
z$8x=!vf+bD#**8g#IZsybF`6{5VXY(E<p7)3S8>0-|yD%%2zaDMna*lrO9NP`8o6n
zF4GuZ3JmQgyCWNM{>+7zTKAm-*X|Uqnc}G3zR`qO{aR)W!Hh3%0C~~Z0}Y^m{BJcm
zO+qrE@7OG@WOvIs=16t+GQ%m&K)7q>{^U1z!^y<+T4b9;O>oPErmn6GL~ttnzP$%+
z?b1EBk*OzL$M=-o9(xvsNdCRfmZZVTlp|YrP4$_8;mdWk6)v^1KD)XZ0p8N-w0UY{
z&M1#;76R*6u8fNSSSDhFa$)z=%QcmLj;9wJ0lgKpk?^Q5bn*xN&Z15qg)bPWVvaB9
zfn6=a_Y~-_9GKwf#<A`A`jD>nxUTt~d)Fa_6M{~UJ8)#x=<341Zo>-tF;Bc;#myq`
zYB+;a>H~ZCw2nV51zCOVm&a)PgPbB;3~t?NjcH)@eLlF7Bz~U^X-txX{@xkp`uXci
zZK0Q~bGtAy?!Y=Tm-%9>mf|Ux)t;7XM#Rd9)qR7~J3+oSQ*#Nf0UaS8p_@DC2EC^f
z<Dq{qwKXxd0)^BQ_f1vA5SP8M2mgHpB0>O?LL$f2&BNQr=XNdc<w?ZRPIDZ2S=L&l
zenSRlhKuQ{j1a2(nhD4F)Ga#CNaWM8-3td|$xUhgzhBH(1r_5L-zL%!KHrbmme-ag
zASd`OE^YFnpThMzt23tPF!}+?0r7Sr<9nU>e9mFuM`J`8{|37yqq@VB$FluwrbwV6
zi3syIjTxbprLL!IQ7MU-YyrxdHRg<<jM(|h!?CE(jQfh0jWE}qUdIVL#GUn{!C4)A
zo$O$3O>7UTJK^2i7*<V-k5;Mxj@K)dG~X25zr6vp{lS7=V#>v4&fMNZ%AO$8Xft@Z
z`a>qZXH3^_M`F({#*mqhbyUXm%>5|fd>b*@TChp|yon0qOI<SGe&in6SBX;rPBq~D
z<3Q*KziRT$i*o0CK}thhJDM;FwMy?5-cVw`?TL&<Nz+GtB6DM@>i=FK1Mo6j@h(Lt
zp{+PG+=Mc;iBk@f#R3l1(MkuV##4RFKwhn20_V|9w%;x2_wQVWWy5t)TYENXC{aeK
z9Ag3->z4|q$nk5+7mrZ^Cu0i3+(ttyB_R{2!gQ^8ZU#$`){U=|)w;BG3*Px=cDPxY
zlD}DH$*VgtbCp{_+6=W7r^0MocsKdl-qJ1&Hl$TH^K5VAdjv<GmpYFm8ntN$7tX|F
ztWPk^z<l<`r@^LUZyrGyDF}??%^pon$__vH0>hvp2PoRc4pYQw0e7HM{I_S5?pO%(
zx4RVkaiZCf`JSSm;270$y>fO(J~hw^O`BsQf-ERxTwrqCH|6ck>@l^+pG@Ri{Pu~y
zRIi!h6of@YZ8ZOp7MErYU*q+<&F^AM`#wE8wHEixVTM}nnRZ}ZnHjTYOjlKa7>GVj
z$ZEFgqPLT5xNYH@aBz{BBw>j)<V{TE)XoCmwi@GPNCsoVDnijB!Dk*R1_mf^%ExSE
zOo~LBh^F^$yFmAf7I2iRF+*aADmi|;;D2%9>H<pS=6tXuLj2Y^s&$PRhhj(5?=$$H
z!e8dt8CA&F?CA5nTAB}e$aP^4rEhg1#?#RjZ;g~iT078SBdjUIjTq_q$tW2aF><$A
z@x%VKnjVWE^bjBa`Q-D#<X5%PQdAwQ9IOc>`k=@6WhK2emqOTMD^Um83M1<KvM@oU
z$Pumh!C@5%V-K$qYe6ljvuQY*?FPn0-RnSu&9iMRAPl(@<ow~rk7h{lhOG-1T4(23
zs3X!9gm|Z*a$J;ZVI1*NtZE~HWZ1yqDRz@KIM9|)xq0-k@c;{yd^kn)Mo;Ki4@K`s
zSf@`FASzmgMCh9$Z8?(HzIRn8ya1AmTIB@qNna&jwe7Z`s%U^Et9^g+N52c7xpfrc
zW4ONb5w+qq2Q_+sGWnqejO2N}v7kvXEa+B0_qg_Z&Dg|9t6km*jW6OZgH?l7jaUA|
z-@W^2vezM$#9Z~8nDl&(ov9iYh{2rQMt3#!+FcsQEP#yS)ePZo{b(6^sBPYZ(!1gJ
zqaU@JOZo?XdGr&*j`t|*fYc2cwDb3hXQ9(7aycD56K|MdHZZ%PG0-K_A=nX4B}1XN
zrOQaO{QVjtVk(T!EY2YC-bniHxmo4T{gD)5%Lt(%=nduSc*-uK?$~X)Rg8g4xWRiC
zd)o))?3c_I;4Y2kQdz{y`<enmK1xYyFY-^3<-tF2aWjFz^nsUl`m-|h-uHrLXP%Nk
z@Um=|r{w5X;Np(_mQ#vAFrl|#aEdDpq{=FP%?q=sVNNgnv9?40F_k%MCwC)gPszD*
zK=%3pK&ULL7fAP&S^Rkl-tRZX^mp%>)rPvxb-|r(E<~j}Xf9H?Xtp~JX3OgF;={x0
z<ijlf^b>;z_Yno|qr!f?&Am-<PLrF_5g}Ny>RfOb(?Af5R6`x~bt+R&=^kCmM-ZHQ
z^H2)dvUT9^Av5Tz#Q`tUlWpqLDLg%sBoG|+&jzjPP7CgV7*nVdQv-1w1`>RYnLL9~
z(VIz+E%3IP%7@%XGRJkK9pQFErw~$`NJNi9w$n{~o(J!FJ(Nf}rPhA)n>icbr%#L&
zN3*Ibcc=RVEGDCLAWV}!yx5{l--_$09oah+D}Lyh&zhsI&m=;LP6`>+lNRCljC&;?
zLlkFY_jo8pwin}ndpiJQwXQyLelyqR26tg)THkTforryyY6k4aFE;bD>Yp#!;a5*k
z>^dTKS8bV}-+NbRp^YvNZxQyX6R9c8pTtiW8|$(xxY7BHS}SldIhJit!m3JRaIvzI
z_0ML-y8@Wb4YO4owN!sr+3?XsCd}~D?eFIyQQcA~AOLw&C&JI|y)rCW#xNo=C|urP
z5>3;B@C))Zh5T4^m|Mxs2gl?J55*?`ebkW*MrFjrjTG>$dk}J+Z7g(m?;xp@v<zo!
z?ObHrBwocof5!s7Z>!TlH_}*HXi^(O%r(>xLuSk-i{B09r<fxr45`MTJGo&(ZBIC*
zthLtoZg*0Ns}xe#l97BLG@j(PKrbwc){93Rh_fAEy(m;bO=1G5Nq~S!AbiUIQDC2H
zzD3J*HQ@Z+hKyY5wAq@?2oH!!oQZdNs`7aaQ<=7EJ@1LSiDv`rxDOJ$qf_(kxU%ML
z>x5p!>`dAU`@7huOpn*=Jnn7=05JK&5T(BtS!y=yCx))lEj=?d!)}JNF}VYA&a|#{
zZef2UMc-78R1cXY0Wj>0ZlpNlq<0eO+3M_U#(mvm!wAxmL|8o~VN_ww5Ow+q^D)J{
z^fMq)-gVh@>29#nu-AB1KFX$6JKJ^&45CoNj5JP}8Lje24)D^H3>{-=FSRgq%KhEa
z&FzE0z`%OG(Ura7A5&loM+A3WtCFbP*Cof}!%f|{1^v*4K)h5$^vZLjV7n#*8{JcG
z$Zkpr7E3l0u`^w~$JiU_-(P&w3RFEZsZ;=9W-#?n|7@An=wS-IK1i|95nJq~Qk42>
z&Puh9DpCs7ySzLTcv+m%@Hu<)L!!_kl0n_*OJ^?MbvhkB%&(Y>9(cfOsBx_LlxN)F
z@0Ya5KoO!-4b7;{s8ly%Y&sb=FP6RUcz`=snOHk^^J&7{Y{_RNJ{JhG7L~vAY$X@|
zzTTf57>24VgYfdiL(fVJC`xoc5O+Us0xD-kbHBZe@-~uahV3r-whw(hmvv0_jVN~a
zxsZ8^{70Tai$#RyQj555%nmV1YNKh5=x;)J63Z5z9ztE^B=HoF-=uhBBRktHPs-3T
zdM4;P;PLpKkPbffe($lr-Q=`mtNT466wI7;YkRSB+9|!_TPZwUnt8>V&*bvmciykc
zD!*y{5E5Ek!0l?t9Fy6VJKa!1YKGZe!rB{L{B3*I9%O?>|HQobg2SL>+`?05kf~zS
z?sLk=Ey(Jf!WP9Rp50;Ioo}r7uQTE@d|>(A_WzbEDtCRnpwrW9wJ0-Io;i4EiX7b*
z2v|kl>cxX(h9Bj2BM5E=85`YONn9`>(K9<6O-@^zFgF*eSmK-Vid)=5fk@wC@k@+8
z{uY37(|P}6FKyk|Z+}?QPt4XjS96_FW*}&y@OZ*;LQmIEow!UgMrfVPfa&qgDhf-_
zFg^<<Fv^&!+?^gGG`%EJj)RPloq){W6y`U2eE)|kZI{>_l>^rQKOQy%`wzK@K@f_F
z^5TBh#%P@0a7{?M%_#ZVyF(J{C=-pRKs>@0I~B8DVH+|saN=;RURN1^?kE@fqB=w&
z^-b+v-p(pqo5~T1@wd2)RV#tl`u><~kz1gr1&$`Vm^>=AA=@PFS?NY(VP|l9_s$Oz
zG6^HEQ@;nYHz=7F65SRD$i78tu5UV~PP)bF&AO!<u_TwLhKOgwZmxX;b75Imp`MPt
zb_N27tEn$dG~19>c_`sYG<D|p&sGA2QZ4IeTIKfR0X%Y1dqn62JF*$gjakT;AU?&t
z-g>`h(Ti|8Tf%l8-XHQ2wimCR|LRpm?AN93QURbGo0q=l<umwp=(19l6go}v7_^r?
z9Q5DmWDo1n4>wsm4@r%kfsAuH<FIo01}jEdP^hvjC<mBB&nGTJNtgEj{>uL?a`7HE
z;=qB?9Hw0V?=!rHoBHbnfnWcXW8ZvQ)_>OV69aIkBBn3G%@$$-mNLu$R^Yr@Q}94i
zGFT~T8OE=aWnOyx*AFq{hBqu;V)I>&o@rdqKJk6An`dAlvfMqXsRM(`nb>x*xP8Bg
zYomxkHuH~^e6sgD5%+Ym-nROAMDmj%#*pWbw^88xRUCW)@1NKKNq?A16f$M>EWs+?
z_U&RL@yW#Aq{d*;g>sRZiWD?Udj`b+W0H+0L})@$v;4E|knM*@Si*{p&_!C+uU}47
z7G@wI1-as)G^T|v@BG%1K3vup5!cH1y)EsE70@%~KQWR-V$k?jk|zODMOv88J(aN!
zfr2We1DK%7DYTwF58odacLkcy;L*Nenx<$@05%@vif85qN$GiitWnl)7Zb@p)rop%
zM$bz?<M#d095==*5%0@#dSX|FIk^YVP%@+Wwh*XMf`Z7D?q`y>`k9z=RS2o_Rf^(w
zSJziUPKvE|4%=>C##;l!h?U0-Hlcfjm4`t5@oiOtCAfyDh(7^lt4jG3<3pP+dD&cT
zGMVd3RPS_jwl%~p^U`Bg(OdEUxprGMQyBbK^QWdoqUp_AREu2Ux=5=wB=aDG7XPKU
z8uCG?T}a86a<!~n)10%0!ezbLPYf}8?hEoMIEvK1ijypqSAwH5velg&)t7o_!c4Y%
z6Eqx%2`}UN79LT$xLvgNLzoWdRRWeao%k3aK(Z4zs|yz4qlGo9%%oHsjxeC%Nv?WO
z7|Wtcw{nCjL^NFQ_~<bC0yW&YtMhATDqPjZ>G(Kl7+V69p=gGX(Y5V{bF|^v`iagS
zzW|*6#6Z6uQ92+P=q9_dAQT3&_)H*=BNu~pte-3~1KZR}#*|zNhnb-3L(x7XLxeV+
zB+sb)Sc(KDL*RR~+((Dm|Gkvz1lr*e{!O;fsogt&+?2$?Jg&Z5dtCd(LO#OGAnn5#
z++X|yO@y^x%$0wp!9SlBDK`?Wvk6`bQNUO5*5Z5+c^qERcPRR5E_gG{&0G(e3U*VJ
zZaJ%rLETikZEkHLqGO?*6(y9Mxvo6j!8AJBCig9%01n%d=0V>gHMuu*&}-AtcH328
zP#`y|LR@H`tAhH~qlm9kP$sJ~?pG2<*cglARV(%2bLSy6Y{TG$6Ugc<JjAIs#$zA^
zvE-tAtAN}gO`bMn`9!a{ZF5RV54aelF-zrQZFNrbp;RXu?JOvwNNAcV!f-xBr)p47
z_5d?S8LvM&K7<$rjLzsvT|B+GS9w;^?^QvWin>5lBPu-h>}o9PyECXApohk+eHw=P
zZiLRjY5kiBRp3@yR?|!7qBSPxLW`1TToHq_W6-^eTEcpR!&%@PB$k1x9kNG+@}@f#
z#O2f4J-0p<#ZLN|0yJXzeWI(I`qmknLi!AY4OAy^#VEzHtZ6B(bYowV@jz28<9&@h
z*AuA(6GzHojjQS)RrJFHP{*zfc-b%QWK3_&o_A>E)2>0}ogbKZ>+1d>F#m48>}ou*
z76--qObQb4fCLaCW(e+(I8ArX*kE*2>Q0Ws>?;Uelt-ZH<srh+hPDp9*x=zX-;W{V
zXE)0(tKZf-hUaXz^8*@}e2E!zMf9v1%BARX@WI1P_Qp*Ov`GStxNYKY;DsT#|ASGx
zMcX5dib1>BA{Fo_MBnKH*l_ed{hP#;w`xx|6pTAqyi&(pS(6C_St8YAlvV95AZ`Lx
z<)T5r><|C(EiA`tU+?>2C9#je5rvYgAwZGL<Ci9cSwugHxHl{%u5<(#pi`o_fqc84
z7@}x#_czYjt7!ELkvp4l?eVGWNT-6?iE(YrTfMey?VrVQ<gl3Q;PXpkbgU<M*`^J^
zM1l4Z5>lT-?X`UAJEBmPm;8);9@jc3ne2+SuS!|+$_Hdk2%Jss(jxQ3#=atp*XhJj
z=2PobDorMtTGz}n`?klQ#dL?<TT5BOe9Q<ifs;!Joy02{c-_s<>m`rOF;_QZ61rQO
zrl`2YQES_!yC1YrkAGFBR~LsMs-i<S&&F5l3>J2X=zX1iQZH*WFMYO0U0hs3D_CL#
zl5_|Iel%Hneq9Yn-92v;%AODP&iK9nv0wD*YhDo-c@|z6+x{^qS(w^3LL^}8>TW`j
zn@XpPx$wEl#h(~{siw04c;F{SY|VoSfcm4cb1&K7_T;`1N^ry{UA#ENpB<Y=Ux{pS
zIuF~o$MgLZ(XF?y^0{r;mD);AZWqx(Y0dGoPvU4rm}29*3XNZ1d;j{{r{~gTb183#
z=|<K-x}_WxO*u<;l0Oji7gnA{S|t29Y1W;6@zxz^=}f4@?BL*p!%qw!wzJu@^~Nca
z3qCh(CEqiwlfXXosKqm3I#}!H4xnZ_(aygU*NZB?a0jqO22}Lu1dH^mQd@DAA2cU)
zv^6txMKPU8(@e-0Jkyvl_I{P~ZlW#$OO55*<O6ngI=6gb@5XuK3+d1{I*!`!i8J3p
zWDNzQ!EBdNe9z3`Fc&+CPv;OVyF$@<@g09-Px-RS#=77KH8SPOR-7x(DaWq8EVX>}
zb?JbX{m0+QHKSbp-~#9H0#5cu0bg&>Rm${On>_n%t`1}DgpORan)+8!IThLWQXTc6
zh5l1A`{c8|cz{h%01nlL_tOFpjO&2FWK2$c)jf8e3?mDXhb(axT1GPHzADN$Ue_XG
zH%zg@P~?F{7RT<4r313@53-LAR179(zM(i<EsV_7#XEx>qTA;~o^(7lM|`N*oF$f8
zywqqb(F8&c^R2-OPw@L@X&SaCdLN>i6rJ~MFer<9<Z7ti)h>iq>KI(F9wsr>7JZzl
zp;W4qCCwIo9PT@>Jv%v?yx#%9Y?~lJ^mF@}9po6GW=BgqXCxmso+jY7Qle=aa&xC(
zfyx$y4x-PVxc?9@=u6?3ef^|og@<dLm0~H(C18ak<y@$2ep+?GD%UL&<ThW$xs<pw
z)21+N^{tB|r&~HI@;(^jxfLE3UAKJ?gA|WBQ^@BbD<D<cX(v=|+(L+x21*_JW&KDH
zhf8A{K-2U(8WgK_0aC(q6&{?_sMo51JazH23q?M@NEg6Vztt-i0+XU^=Wx0gQeduC
zjucVyEbEyMelw&$Y!{e}^sO(CGTtv%krHdP3&VfwGt=~;7<~11T|Mexdkgs9<i)H5
zT`e&GX~vg#H|g0Z#6FpvYoX?F6KtjV`ZDewgKx-JFB3pMaUaZuoI!q;hlKL;oCSpi
zhh6WY`Y>7R5kUI%N|-_R?T0{g!~H?-mGTDi2HAql=t1?je0t3&pO=|2Hu<;1M3lJ(
zuCLhY<D=9+FDjAh!94o4fhs~pQXg0xU*4tM%qVoHyo@2DDIqN)<*hQv#)7Q{go65B
z7|nsfn-Clw-<tX)myEj4Nh_d0{^zHDuNSvJc3gvD)_eY)K{D@wZWb>N)71hT-$c+>
zNm8-LX(#6Ano0BD9F9Y?IaKa@XH~0uQtf<ghlg%|j8GyAoO6=|p_F_N4Nh{(FQxVC
z0Yq&>)nJiPtk$>87dPr<hi|h5x2#NbR2QB9-O6AEc=5*B<t#6t^kdnFlRXu|;z(pg
zp|<!_B$Bh@#$wV>jQ1dpy$;%?4Gn7S_n{9oU*~8k+V(=%gda+Jxmrd8JkeAf#A42F
z-(omz8zjr_zkl!soY!rP5n=5is$ncR$-{GRxa23s>tCLx>_RH9$$tJ)esp3|#VoTT
z`q6i@F)WUkA0EFTGSy~xg2$YiP0SqvZOxxm6-MkX$&cG(Cfbk{!JnMVrB<sy$p$Dy
zrBE7u?YgIdyF079>yy5#50TU!h7<`LMB6on;C+rGjo5e^%o6P=o9$UOXB1(r@0l@8
z$ghV2O>!1{Ol{x^aMC6W=4b!l9J(L%{JgVew-9>8UT0b@R<F|CY8*g{!E<}&F6DJ*
z@g~<fCDOj@$vIiYNHr;OEH}c8X0%@Idw2GNQR!_pWc^KU@^B<O45uWkJo@&OaO8up
z_voXj36vOv9E+v&Y`SF037-*5WdV_Hjlq@GvJTaM;cUR)8BX8!UfS_&rw`UCXKPxV
zar-fPX}0kJ5erJ*L+IrLmFI8g@{-?pR!Ysk{!%(<xO*@$ayS~AVjzn;Ep$E#rs0*9
z=pv0|XMgyXuUl4D&u<k&BcImcn+JhNI4(N%m#w=$X4%=~smwU5@GHb)b%Ovo`_ZK~
ztq0?)2cm&JjlOjB$*NAqH4$Kje%6*MpnE~9ik?^ZPKT-{$p)HMiE!F9i2+4}rgJF-
zsYZ+DY{zwmaj#-Ct>V{?*e2Yv4%j+`$g`irIFTvCRH}}avw}fu7+M4V9Gw^#m`;L9
z&12yJKxn$~GApGtSRSp5kC#B^Qk_Ua_Vfl@H%xpjrtZ<2lXqrs9e{|gW69oB6zIn%
zRD>;#l3mZgVaNr^n*DI!>^Wtak=P=2o1Fo19Vq+6Q3)l0p!!r(=}DeTqGMq}nFRj9
zeDlV;pxgIl+2X&pV;IaA%ZeaBV^i2O5MN6FvS~QA?=UcFpI@5<!b-qDXC)Q>vau&?
z%;jic<!}4Ypg4qgg@Um1mwJ@InR{^-=D>QAp;Befhk<k*z(&f+zD~!uW%GogLQFb6
zFqDYaR?VW8J@IM#Ag#0<V*L7W%0(FF*C>uXiaugC7bC$5TAR+W7gYX?sX#0ZtayJg
z(c#;n@BcRP0FLt#{sO9D+a)GjW_o8M%wSVk=xjq%+9iug7>YS-P9n$hxdQ8&@HYm9
zAZl|61?4K@BsF=9)95|WtmNgW+JCuEW@n;T#&icKGkggB;MZB(>OV3QtY^^-R48wV
zkWMwfl~<opvK>Au9w5xx^+=3Z-f^&LbX5`sZa<?%XA6I18Y@TgzLUBvakRAwcOqXc
zcvuxYShW}mG&J>H8$hj;%@u;5>D^U9S*)q|o5$Qzuy8t379+^uj$VR%wjR-Nv<$JR
zxN6a5$2j7tQ-&3ZWbFXe7gn`s2Wb2o`>S>e0l>>98rLZL#A)G`Z?ikmm(jvFfW~hQ
zR`@!gH~nb|rW6|v!#6`6vkqONsHP@22un+_=vQ_&?tnKV3*`|_ip(-0yDv;0j`i$~
zxubm<6HxlSSL{4#@?^A5*^>F=_2jKzW+%6{CmzV71$W60ls-y?H~T|!%_ba@bM^1m
z)Kn);OfKOYmo80xqaf_SXUsFcDCF5}=eyvw`vS`bSCkK1Nmkxft1GV`Y#3b;b-6LB
zjCU@vP?CcWsc80aJQNLfHaJ2i*)DBp9RdgZ>+vLsu-sD$&ow^&uRnu;A&BVM<vhTw
zofzBJ{5#-+JrYU>Giq-TDe=FM&X`<_;~a+>MQ;nlDA!};kv_Fu&RX=mfCRngbB-Sk
zKTMQV27?#P=xW{>9mzTR0bOAFoRdP^?R$40ZCGSo6+d~%+>z;iqn|tHE;6)@7`x4>
zXgzvQQ_1nDB6^*4a=Y@rqldfhl99NrzQ0lN`tbzvC>+8R>hhLU^@Ug#Uge9e`<)X%
zn${HPuf`;xE3dSd9}{9)@?rMp+>|r3*>Q1|h4$ui#~$1V_PS?=6qlN#ddEK7chr*x
z2hlrf)nA6vov7wjGjt|K3D`b><vvp!?+w4Fs>l7!MNOBj9*e|C9uoc%C!6+QPpN@T
zMSBv$ZFXVD$mc{4PT2RwKf~g#b7A~CPrv)nOnrY8Oeb|pDS8PyP4Sf))Xg@rL4Ky;
zS5Uk|;4v}NuNxsvqriCm?&#_LS0wOjdZuHR?bbLM{QVc6zf8hPK^)lN*81IjZ3BD*
zMs<}QGj_huT=TFNR+XM=HNQ?;wxu1!VevX5l~;ZC42?K^Oe>^^t9+77ed4Gs!BRG|
z#bq=iJ%wK}G}r!0b}`nIm(8eOjE1m6RX(6!eaw|C<HWY@n2xD*a65XdJ&mDKec;(f
zgA0S_3OU;c2_oUQHh9JQfSa(bBz$JPwD`+DFWLbK29sOnjA999zZClRu{J_!pt7-8
zf6+PHy)my0T~B2DpG67~(dQ^x?_80SP^CuH_2~ocLS%cCElqQuJ^NDHA@yye8^Xk~
zIN~QejaMFJSD!H%<zvMc!kfj@`*byMgOSFf8J#>cB*Y|lqeZz^=+=fA_L&cgI++hP
zxc9y*lv9oLDaGrw3}3O88d}UHrMYB^!ptSa#4|qKj_j$f_hZ)=_DH{wlsxzv)|nFF
zY$T>(bXjW><U|!MxkddeSECO16V&9Ylg!ng)G=2Os4VTEf}7|Plsv^)=6ReZ!VcGy
z>`@$h{ZEu?QvKHJ4LYvDx;uA+4})#2X=}^}GE8qw3;48;nRCIqnl?XRFoj(c>|N`h
z4~93pGYt#w+*vQqHRvV0yqM5iP`LcOTzZ+P<}(j)o|RCrSc_>m{RcsV<bOZ%GJ#tG
zKt(@}?v$)FkW_(Z{WOvo3~nndaPrFyEFqGW0|a=SLK&VLc|GH4Q|Igr?%=|4#z^8F
zIgq@yiKeX`5zMU<Pm{~4I7-a-zy2xW#S#{M+~RVxVO`nr9v(Iq`(TV-sj|1HGS>Hh
z+y=rTEuI#soba_@rj;T2?c`zO#=*e`*G}UF@!r_*{w&72iR!LUd=9Ow!s7$qdPMn%
zVK7E*IhRyoR10weTc=Jf*S0S%A3i=OGd;0Fp@E+1+4Tb`ecV{F=|Bsq(N?$|UukKy
zDo2L#+wqY1*PTm%*x_DF?k)JnKaNKQh%ACA1WCjXey#8O4~xERRo_H|_O*6$++A$h
z-+%&0XgOo8WeP`n(@+axtQB?-*oFnBo<U3Qd~M;KR(;0gmVW!34Vw;o+955H>lbrg
z3G<H5MYbM9yn0E6xiWC*bzs_;r@R$1ex)Q417C#q!DkE%3?=5=6YV{5VTIa?#`0lu
z<y?cFkB0mn#g6>xm^o6{wUlt{Nsc{4=rk;D_5cmRSQ}JcG2{|dgB3dYMsARJz9Y+0
z5MfUgMmzoT)Fxsl8v9+%EG{frX#nKEgOlw7pTDsK48bg#kb{;n1>`ey+~?~1*d4U=
z0eo$UYz?r5@PB)sJsGq7iXoMYAxij<P$Jt+2VDb?SzvA~ZUhokSiORT?k&wCp{*{o
z=C3^VmBaMczaxm<=|&%UJQb<MV`MKk4hm_{hTkB>Z=$kJ+SoyITVzl6XQe8{Al`dv
zeyW`A#=lPJd8}GV<VLVrY3%WOSdLb5;h)LOe+ChY{|xPz3JTYc*(Z133OgR7g#Z*_
z*P%TG>t$nUjCO6P0fO9S{e9+SGxtjL(|7QPia!vYTAE~#JRF|KMPpYuch^E{-#uq0
z1pgye0c<aO)QPtP0!=rT=|No)z)id%zav;sf}zFuwI`=bR3|$VQ{?bJtmFL8gA1^?
zH1KZ5Wj2P`4QuLg+V#eSlj0tGvR8+GxmOIN9~bqt7EjV@QSKEqTlqBl6j7eMbB{kE
zFP{{>cw?0qS(%MvbeByiuo9So_j;`$o2}(u$U<~=qp$NwL-jnTh=tR$h_;*3kJi*>
zUfz)GtC3&#`m~TyllW;RPe#EWD3;`WNef`bDA-2>kE<EUzViQ#RLJt`0+`bRl}Nw-
ztBUr?j`XF-O*UB>8B(<y|N7y>LdC2K3~BCZXr{G0-H_3!{UgW@SA_tg^1HwfhJZ2U
zs>+vrW7lH+5~Y|J2of#_^fDR&Cbc%0JMGhjl@(69ZEDf6-R&?Er__CQ-iA#UD_KSU
zpac`j&V^4tA))A7)BI@nik%C(SvYD#a-MKV5)cZI*+2r}HeHdLm_pu(sv7ETbXiVA
zty#v}W&y~WiMNgK&I%U(so|^Do=#DzrpNu-k)YuVaQddiU8P$aB^$S4-gJ){&iS5I
zYA`VJ705hc7SG#|j<)<@!zc5gX!cjbcGG&}VcA8T2=qkSuK)CGtZ~-`Kn``}0I{+#
z(ASw<=mPZgBW5q0t9kP+oDD(+^tjO^v4ZFM)rt0;T<p)&$zPtn_3A0(rod)Eqv9RV
zj|<l8bc);NCxLPdIKPc9(ImGE!W^_K%Seuzq98Kv_`FJUmtJTpOb8h00o_ELdJdfd
z#T-V*c5=p+8bt(GluJI7uhj4ZLZNJHi7}Z_qvBX(h0me~k5iH7RWWs+q}ir!VguP%
zuYXQmETDxhh)oa&x+-T*feCwOlZ{N$G(|bwjrV2cuGb)^J>>duu_CUCeKdD~@A|AK
z?;jS!=Z?;QVuUIKMO-VOT~AW`7)=aqJUO(TC`w)U<x}UW#kFz9b|A~O4I@b-@=YXU
z1V(;_a$FnvwU4k^tT&mfb54Al^eGdI?4Q?3<xEdEz0Hh|SNq`q_O)jp@4S|jXoH&S
z2M|k~WU(IP)c0_Gc=|804ZSM-JbGeNG|N!2I>ew2oUc=E();mXZGPf1=!F-Vex1ag
zn+*TFM2Xu1v9B{-e%?3ch8j=TQf&OHZN?M~qQqPvIgxyN&E%@ARu9;37i|o*<;-lf
zKeD40QqvR^_2b(U>^p{Xj@i-%M%ciLrHjROzd4pp>t)4=kslY%*R#rSpeS!s+s{6b
z!oK8t$Rk30^+W#;w<OlS*PwZZV_2ZqLL*YIBvd9wgRcups`|v}b*7{PnS7-jB_*{I
zbIO2VG0FPgiL~-qg+OfuiqY>~8TmTZco&lb$5UnuUMw@&8O;O_-a&8Rnijg7c@Duh
zpZ&yO4nbVq)?YLQs#A@U^r?X0Z0{R{Du=3$kTmNFS}q1WkP|jcW8|}XQZ4%VBgQT}
z1}y0exaSkSpMZf#^WWzYBQjA%38U&;4=^8fsWKKx^YdfyC(ASLh;na2_ocWU4FJp`
zKR^Tgn`)+C{hr#KlR){ByJinA^YwI|?bVll%hF|wmSnd5{;rDijy{Sr!Tr|gVZ9ue
zWt|+Kv{3SqolFV8?4a~A&$W1p8<RaIk15ulj{I<P7j>IE&^WvhJ`ZWRy24*}d>2iE
zd|Q$4gP!mgd?Z*g1biYD4=AS6?5RJ0s6a_5KNR=fHHx{ogTP=F{3a)(bn`gqQ8S|#
z$eR1pVo;rV(-$H>K346H&v0#)GtYq^pWuJL#g;*+;Pl-EvXGCtn~)+MgY_Z3GBAXc
zPrFWuYRTy}F=t&f#_Q+o$DxAXTm?|#$9{q?a?pnR&HKILEri5d>gx@H;Umh%6O?{0
z@tT+%Q!Om)FKIun!?{mv|0v$Ek;R4>g+zh;co&^PNk_p}96Lp)ZrrD^eiV_Lvj*qx
zY-^c;EBoMu%mTRcqQ!LVt|Ld9;5G2uFORS=1J`Dun+N!MKd21;p!_xs*eG28I#52W
zlKRITrQX8&_9*Ny%ux%r?pvLYI6B^lJ`^L-2vX}gPrf~EaVF_~Zxr3-L>>#R;8d9z
z<lFmVNR`LvBSSDbzC=fQEog~qW*R;}d0tpNM+LpKL(JN`{NYU5R@*0PPr&jKdq=bK
zVHS7Hs2U2wABK!|^Kr+f?&a1;@Zc|Nd|MS$@AoOX02P@DTWeWF_gUJ1BydjGW)Iwa
zHQpzbdz1RXB3Biq^ao-o3&bJfG{qTu2}Qq{`jh#|4;`)8xuee=Bv^P?8LUH3*uC45
zT~WhlAfQ|jaatrhN3@XtrATOL^-&==9n4b`F(k&Bzb1S%dS-u=YDBPGU;LS)q@Rs|
zJ-Ru#z;-WkO$J}bX%aQLgPVC#d;&eDp1mr54ao)S+nF71MsHp6IqoQBu-_ftW(t3X
zn9==cY{C^E=~*6dATobp@e_l-3~11A_XQ^1QDKbyaT|UpJ34_fRD)->7Hk6s5zG$^
zyK~O<qv2aFW%w(SYOC0;{J6TLU!bBf>D^&>&bVP(2AA5v)=~tgH5-@;Q|*&Cg>Ca<
zCezN_*^BtgYwMRz;~Rf50C@nY!+XoJoKt>dVqZ^gt};S%d^4udM~#Vw^1Tx+AxjG<
z{N-rM80VpAyw369;oTC2rxTK#T%Q<(kk$8iI9|;yvQHrDw0>eR6am}QSB0<PB%910
zVqtcGe05NF1N6~58b2{W!;BtGh!HNxz@4q=oe$xi`NxT&iihdH`z>n;!O<N7c6zej
zY;%iDCF=z+yFsOZ**$N%iEpBi*HWjB4n^7Xg^LF3F{;TFECCw5KUNCsUQ*lOvUY!X
zeelRIj<N8faSk3U&IweqaW4WJuO8N49c415t6uJ!HraHx_w-#|oyWy9CQmlaptl}m
zyoNpSyODCploVhN4WMeT&ww$HX$%PBTd0SC4Q-gp_w|*TO0sSTURSF7(Ov0cRETfT
zFbfkWoc)uR$vGKP8D2t>d(QWg@2>BgGq?l>4*MI!UVCvp#l7yx|J;+~29}r!**7g%
zqh9%lK&K$MYQ?8RFH&ka<GI>1w6XlrQ1}HdCso)DO52VnH_rQd&PHeBzlf6oXqotn
zaG><qOq~VqAFT&aqmw&maox)bzlPBRJ+6gg^>Zqzd?Ci+ZAM4l>E`g5a9vTP`fK4k
zqm=?k{d47$@B&R~A%S4FZqg_r;-n1~gB>GD4ntV~MR`Gv`uYX<O^sbx8_e>si6HX6
zoyIw&0iX3=c+%GZ5nYk-KSl=m#Bz0Gb_RaxA~@NFmDLb<wt_=1XZg!6bCei>g8m>@
zxqsu@$9u&yVq?6!L#@X%_ePKp8cuxi`vr~(1SCszvQ9=pYBG_g@9sZg!49ACE-V~7
zZ~*iYAoG|0lS1WXxAx!eou4Kd+tMJfMAUdsXvx?+qO-<tecP*IGG=3}#KXGx?hE6X
z)%<SVzL|tj1?pB+V?_!0zz4@dDEbwMrMsE;+FojmhpgjG@>)kkztaAb10WYrVE>yz
zRwINr9|>ubXWB!YiZXU}<Txztdq!K>B8Uj8#6o;ZaRa!KmiBtgi)zwtkevDm^RfcD
z(&;xLT3k#RH=2Tt*%MR2me{s>vcL$m4K(fuR3LxSViQ!Bz;U!!;MdBCwa-mMC9Hw2
z7$)eUrK5$m>OXWjuQ#})e;INkV)j)v;u%n8Y`_FD6wf$_i;jj~+^;dYxU`r(5pMu;
zO(QxWa5eXZRh;E6z(JzOOH<bT?wKSo2q@((=fM<PatoA1SMNf=Qx7F`puk~ZW|3d$
z!GupU$c0S*fC+?5n}hWgMhGK~KllL0`DA}Vq)Y1zlODvq{~bd`&6iSMZx`6xeIA-a
zt|l@+aXiKfFzRj_clKtSzAsU&$^6>({fNCC)#|-{(&ya);r<c|+x<ab9^Hg7#}8y2
zqZ{vYT3P*mwL!mat}j?xwN8R|a7#>w_M67{>1kT4!5PdUCK=3o6sD!F{jneTzszyL
z-bF5s)DG1>cFZ?d7g4A#3)xq#ihdTt>_qA}ud*7vB$hzqEp@pyaOn<TqUC~YNYIu8
z{ra_KwWD5LPL}Dtqg=}>RCX#i#WJ7Y3-=&Y-5vFW6#UTFpPjK#dOs0$0k0k9T6mf3
z$j0U+_w)nVtJl{CYv^x*X(nXKztnWynf_5KLgRz8z;{Eu%^J0dpaOX%jmbTW*Bh=#
zl%Hs3ro7g>wVYvi*{WOX#ycFK;+p?bJCXb9R)^tNm0aH`2i61FVQ-~5h%Cg-t{0?H
z?L%D;-Wq5i?O^1+9gbjmO@WnLbUfcXq`$`f-c^l0fGi7wFvEU%3d5l2ZpXl;Npf1r
zo2Zyn>bYp0F8qf9^>6(9aB2z7BD2uT%iJ*F`c}L=CbGjKd)-qJVb3o?rs47sQr$!1
zjN$gM;r?iy6wrZU{$&&_H$RClml3!%a4q-wG9spXS=zGMuY2CVPxktQyvD;zc<f9_
zhu-gw!4}O^LPtAjUu~B^t;Hlll*(#WA?klr!{I{f+5ssLrn&9eYc93W!?=(;Uq8xW
zS%7d0=$mm$2h~*(h_&lpv_52~z&b&!N^+|IhWYpfCKLQq(0CFAj67MVTJ^JZl_N{6
zjJF&UI%4P+3V9t^9c^M+%^`(l_`=v;Ao-S<PR{s=_6+Au!NAry?{wYvkkqye)A;4j
zO&fRbKM~jZ<UCxh&862^Jao|>H34k1_&<11?RY_1hQ%JH%}h6($H%k2i`vCmF&&Ql
z_;o36zn=(J10~s12I8V->nt;f;3CK*W$WXNg<W_gAC838@l8z#8wR6KQ(r_V$0;S7
zMyQDBpI^&*{B2YT&e4gv8zOOuz`#E4t>seFaHF!2sTa>aexaAFIz1+laK~Jzk;H{X
z5UOYu?g)aV^Ix<t+cgUDif3RG26ReTBH4OtQ*A`vWSR@72D`ku^K$6Gu71QjC=TV{
zxL{(v@(JDR<lt0$(Odh~(yCp?j{d5zR#ykYgMX*ElK#&gN37cAwZ5|Fv@CzGFIxJH
zBZ9q>3mRTqX^oXs%voc%yUZ)AVtBvm-g#&gp75T`t*dC_$%^o8z5*}W%$WDMC5()c
zvFX2{A%6;hZJXU0$5drdOJ~!)4Vg}<GyODlGKjFCTqw=Qr&dNIq3TBc+M$Xlq3m?9
zHBn{`t@ZLCat8?v*r0h~#q1DlsQ1A&XwqRDJ4i_L=uX3Q<oS@r?voM3zJV=x-*o*i
zQCyMxM5}>?GgpkYOTJt1y^;9a8;-YYW4Gs@_jDG~9_8~;`)}$=dfB^(D=BEEj9CiC
zZ>nkTFqcOQVd|g0I#0hhN7qtsTbchJ&H6>>;hTW92@8*h4}v-aW+8|swi`?)m7r1I
z6i$W4KZQ2c;&)m_e3BQ<%73`NNMasJ{SvpT68_qoD3QY$qBnqnvukkU)UfPv8))~u
zbxfbJaj4kJ6`F<L(<;n4UloDF)7(?7dhfL1^>r{Wll|$Frc@yIZ#?AzVt=@X=pWzj
zd9E)|G&8gVobGMb78Wi!dYPXzG~gSMj|Bbf9<oo<L|=#T;aFgDS|P<mdNWRDCR_0x
zb0)^QQfY*?j^2UPTu-HYSg;`kbtL>%FDoYN8=T>BxLN2%?sa|uT>D!}DaQhRx1{uY
z1$(|luRV*$gq)F4k$xrRtFZTPo0jYZ!;;wQ5kouWJ%#GLF3?=C*=7DCe@yN6T&5Tj
zf*VaQ&-p*pcB4FG>_yr$jq+iPYITD<oI4Pv(q!YKJ-pjrf`}-ro3NE@YS6_w_K3qQ
zAH9%JBE$kWY5nC)F*-B{ge?cn)16FX`N27RjWJwfN0csc6Li%p_f}L6?{K>s;sob_
zvUP<@$j^N~yy#9gte7s5o2>o*<(@Ou@}Ux$#l&6T21f1Pyh7y6M{FpN^1?Pf&kTL9
zMfT)r=X)DcW1htk{jP=<c_bsyzwnzFe#`#k-<eNJeQ?=(1SI}I3$`SA^<T<;a1czp
zt@j8$`|#$Da$RNM1?Ku<fi2pKc@qN4>)FZ?D~}kXwPL%L^H{^kZt_Mive<k8X+!OR
z7MT{bSGL{k;ib97Z|?4Q$KSDrW*fOsBJ$1d$j$of$Y_3hW>)K22pw3CTuhdUDAmAW
zKOq708m;-vf9m=HTxV}RsHHMa*I~@T(fRvlZq83mHEmOQ(ux66pijBjBs@}i?o{6)
z74hsnljpr=+tezJp~uc`Q}Se7%Q7$hSzlu21!0J2NH5?S#Xql%zN-a1(1bwJVPB_Y
zrEsf?_!#YpeX?pKI6YfLjJ30JS9Jw=qD_Q{kkl*PY=@nbk>ddhlkc??f7|Nsj$bp0
zyb1*hsKZa!?aJc{w`Z3-3e4H^jTe*OD(Rw<iwdgohJV)anY#&)%W4c)uq&94X;guK
z926?*i9=O*=_l0GD0r2>8dl}D<Gk7xQPWYcg@65t!D|3ytcn_!03Y>-6OTMeyc;Oc
z8h0*(`gAm?uS8pvoJA-yJ^bxNO>Zl+a+O1F?b<=sM%<X6z`8x2ffgSv-WI1Z;#@$!
z#uL1J8X?&e#aZWd;}wp+qg_VDFPg*PHT&OR*@BCS%!G_jP?*}f=1Md(bi<zqH<hcZ
zRn!=pFg0G^n3@W*FH96|i&i~JTA}WJ(>^)_I%iHc;V8+7Q4D$(kt4}Z_!FZR!+MW*
zm65FBDnaHyZ2F(bm3|=>*h%_Z&+L~+5!Y*L;l{6ZyFMZwF?l~;3eKQ+f9NV%1TN?x
zXptSZM85M<pgHEm8O6mWU<&#gX4^^1DQ#r_FZja$q~ELVmLNvZ%od|D{wq3_k)%Y`
z9R#PFdWY8f^rvW6SV`k*0=fTbs$lS2N78e2&`K-Q6vJ8LKmu^9wi$MzUKb_=H?Q}_
zI6i!O5u>iW6kU`&@93}7Iz#T`Qaz|3%V1P}6En=lA%W;K#nGld9HnBqRcGXw<&QbJ
zIiT&90d%ZoRCOIqu;-l!XH1%f!Gd2C7ze(J{$55C5xxjTds##TE#<RWytTh{4IvPe
z>$sKEF&{j(Fmb_olH@N#s*&dM|KVVox$^UARVDCdB9=TvN7aCEodI8p?-_02G?7*(
z22pkbs?D+V7ifhrdt<bLuDYbIW<&trq3-(@!!2{Fu!=CJcScp1*=(*;CL;<D+4BiS
z`HFomBy%?ODN%IcMQd?|Nx4On^3X$<YECVtsK_^Y9IB#htdG>%G4vIc_}44-nMV(y
z_(El=iH~5;kD24-ir&Dsw}Y5T_X7BNUhtQ2<bklTS1RE1hGvZilmNR9DbTFkz6LxR
zynlfhO@0v~z2pW;ADNeKV~FYZK>pxl=QuWIlxobc4m>~EG<W=6P?Wtb=~&$*(2?+_
z2OY(PFyHgyFrJNcny?#W8f`PT=pKx46{PNpIlCS^8X>ipBAyuW;9Sp;QRjMVPyP6b
z>|*piTYx>Fxp@e_#{Y}OiS;hftup{XW$_h&QO*6H0NyUe04@A<=<EO>c5?njc)CJQ
z3j2N-1pi)}2Vdh=2MiMtq@t1XWcyfm=(|kbr1qqizK<#cTgN_WQ#YBtbObJ&$U?!!
zL~wRsIntck&7#GKN)TBqSee6e8}BJG-wW1>Kt$vYKqYlW5bN5DitSWp4LlwIU_5$J
z0X*#j_HpBWS+3(Zggn~n@t=R=kbj4&VT^s`WBYYeSU`WPguwS~ELn7O?U!0a!(iKG
zw`i|`LY==lL${y%w)CB@M--IRf7u%7f`d~S?J4n#!|NmbWLk1_)dlSw2;E#hHPs)m
zpS^9aF}kY{lU<cZ0Bj$+dNW_=b!dRXg3YP;qzT=Hs>B_$yA!xAiTL1=lymXJa_R?x
z&J9CV32)_ai;dJIuWsu9aJt#>%^d*sFB-5Pd~;*38@R9Bif)Q$l7wcm)X$<A_$oK+
z2)Cc+9I_ya<s1L<^{-wJL&SJ<CKap;VU}*`vLy($nvv_(hPPu+{i8&~>-vc4?S?Dt
z1k)eFgylxL3k7pr)#fi%CN;(iXGAaMwIDBegS}NKq90E;vl@jwW-56sU^=1UFDNHQ
znPm~j|3hlN3;S53P)vz-D!h3>X36`_3FN%*P}hhi4yelgepA!Y<mB-H?^iM|5EVaZ
zys*kUn|5-ib{iw#=<i3(0{isgDen?ff-i<5i%DSo8hGYNoEQQPbp^5vNDI&?);KlD
zGdJ(9HfJ26kW8QLFQzen32ts_E}g93@}NgD*M3C4@q5HzxQ_?^a1DPsNZ6HNH2b#$
zq~HBgK6^&+iyZCd^<VuwF*4)ag#$z8RDy}f#9=<ETM-L)y;p7s&wt8&y!m}Bajiz!
zpL>4yoo~S!(hNG^6=6{*mF>S!%hNv4vXoZ>j}2ROE}FXC3x)q#PX=a(b|<&-&7cMy
zwn5dqNflg)M1VwY3>Etu4)+ebvudS`r}WonPB->-g)Z@KbzE~_!>Kn>2{Jo!jG1`%
zDJIUN{aaYua{E5w*s&6$Yg@rq^7sAx<ui_)UfNej?VgIs(B-=1!a|$Rg52*7N8Zs_
zu(deSv3v5u0p<01N*3>Y5|5+JZ;Q5|ZGoP`T!N~yX1BgQD9$RKJl)>O+8*0atnMPr
z$x07#C#W>LCm{%>4gb^HLk+n{h&fuI=|VMkjGN2SlFEXUZ}V0BefNG#6l0jniiXVB
zvz5BZCjDEDBMoF`XcClyPhm>E?<Z}|BF^Ogw>EQJqhVy&T+*!lw7;sdzg?iv6HRUC
zC5|h=Y~_vl69ZKPF7DaI;%{ldAG3o~o+PUT>I@gjv<2PP>d&d;197ApugC<eeeo)i
z*p{ZNFPI%a34D&?3SE%=0=Lo?ing0pBovQeo}qYN+Wx>^r553VZ$d!)h@tQ=GX0CD
z0URx37cFNOjh!pVI`+c#2`g_Gcm`Jiyqw#fQ%TN8)1PFDpO5b}sH8ej)QK^dF^nD5
zG=b}PFsY|pu47?9tT}C7qN`)3@!<t$p+`<EtA976D9-CV`Jf}FMWsLP+d=_gn(o=g
z{ly9Rj;JF2B)VCW$}~<k?6`7<F>0lv@lI=rw!lDv&1v^H`eim<OZ7hMHm(1~-g^c`
zxi;;hBO;*WoFqw9l9Dqbl0`%%4ndOS9EUWLGe{N?P;$;NWF&*+oEdTsLmtw2p7rj%
zPkp*}t+juAKTe(6Ra8+_Q9Q%_^xb`R_tjS;BXV|DWfA8g%Yc`L@4PXGxsc1QJl@Y#
z{w$xB!xRs88D9-|5Z={p`L`E6s;#}iiL}1B3v~J=yP=JHe3$EW6@eaM3PtPAIFlzl
zyj@=RWldPO<Vz&GT8^$IZ#~VRSN4DN2zfgq5jik}d<)fGJ!;M3^)cPGsP{zDbg|AG
zD+&S;Da~6;C(o&AACDZCHrg*Wy_m%38G4<(U6Qq!*@u5eZRzXR@@~+iX_zOW?MhVe
ztk)zgb9P6B#9e%#vbrrZcmra@UaitkZRYv(p?mm5`k&_Whd<ud5_G-Q1)tHt&vqTA
z+HSeu4vX>e(Y&4^66aE{sjLmpnJcvKcOZQiZ$(r5ndhg9aB(^rw5PBLXdcDEukMsM
z{`uknEd&0sYEGVmPUjZPOx+iVK&s;!!N-){i9>qv%CJHr_327mD8Pa(4b2(jgYX;N
zR#K!<n98rezrI)6@B4x@(!SMXHOF1uCDw8U4E_b8a4VT=@1xDk$JQ(YlqG6M)-<Kw
zF_i>FYX%8{(g@JJxRpw^+-w1zgUD44#Ha$qm1ZawQpnj@4hS94Qa+$<)?0EM2~hZ(
zK`Y#eIKp0T>MG1}tM~<ypXAS)aJJ-$FnWl<GBF7*kV%YU5Eiq!%h4S^azv~!mA<?V
z3p_1mSDUhlnn^vRU6~O0vZ?T(&h*vS$9FBF$5?9q9m#w*hb1miAKvQ0*JMiDiv|ka
zEIVDaNmq5WI6JEs<HnwIi6yz*{9H7R)8sR=Z~3euyizIWcP9Ss$0FCYb^Xk4^1|wl
zI)YqXV3c0Urs${Q0qrYb%TKQmYcbH$`&aKQ=K*cEgbuygzlDMmP?X#55rF}YkkZ-W
z5?H~ak{9GbPX**vw*|}k(td=hgE%{rj?S!G;NVJE@8Lma<rEeB`{*}6fhtVffgy?M
zcrxs7NBSPDS~bSyq->*X*=|V^ZNZl2lE)aTFS7EO_hHKG+XjI&OeR%MCvCK`e!t~o
zw@~r77jKW~0?sIIr1Du<8k0As_G-31ec4~V&s!T#d{INB6-GEMsuk8D@pRmi-`aWE
zBZ87|L6%c?=Xho3J^=)BNq;=wV8cpjqLL^~xl#p0-QO_O{|;_=z1z3_A$p0*Rv|NY
z-wZxY0XH<^O*rEcgUM?WWS5!2Jx0t@^UtyNN;>Y2_^w5cBB3wRwT@UroFkwwuW<u&
zt*t-Sdo72`#mO`#F%edNTmM1#Oz727Cjc1#K#hMwE9MN?S%v;LacHS1>Z4xn(l-3n
zc!`x$ZDxXK57m&$i?HTJ>bRsXN0?`SQAauD?X=a0$$;Y2H9eZ6uJ2x^ENT1#$s6nn
zT9m7*R?+J<WIE;HHFv}a(;NV`xIe-~VS(G!>+!0-2GYqJ+6ZUtHVVt1)AL!TwEE)i
zZ>msDl0CFJ2`R4jMjopQd#AgpiY5~oXtOh`8dfvfcsP-T-FliD>`OyfJ5(+0{)p00
zzI`L9V=nE@q0o&9|Cw5dn(SmOy@><mbBVJit|pV^7DA-2XoP;d0`vO3tAz4KQO$8D
zDgwvNn9cpt!)HjAl=Tmk0{V!wY@?d=S%nf?07HNxCHW*ZZ<zC%YW+FKLz#XycieM{
z`SuXM+55uWnH|^65=C_s-b_QT9VbAf1vjrbd3pT9cy>7hLP=UvQIY<|Sh&jrX!-ps
zAd8aRE#0&OifG5|Zs4}Z05TcOSY#gI+(<rDt)F-_7TJs2lJr%UTGW+vaF3?Wg_1GZ
zM@%wrE7pvv-kdXESJsC1YIGz+U4cbL?f9aCL309K`m+m)|NFnbd|IVmuhtC!C=lr~
zD%Fm7({8ytZ>iP65_)wBe9P0TWL?li0tQD;i)e^j9~bp;!N}^0%>m);9hYE^tY9|j
zyw}}#R;`HaW3UD%PK!StnFPZ4v;DQZ175}GK5zXnnV>~&TyU)>fZMVEgYr=A6iz(t
z=A^ehy6a8C!+g7zrCiMMy4j>7#@cw=rQ&c_*4<B0=?htCClmx=gdcGHMoA;CSZML<
zV3{>+R~wcpAqvgbCy_~*g=?nB2FdnGZ<f*Skm_qMG=@A&?Kqz9tUkA3g8;Qh<}_0d
zwhT(2@9*&_oBcbCQ1j?Zxmu7M=FATBW*fCV<EBQ6tgwj<aH}M2Y^?X?-DmLcCP!bp
zz1YGNT@5W?<;0`DhSq3rt0%h8T7}L+GS!b?ABEt#2lw(AO}MR1n*L!|e?z~YT95Gk
zZTH4BM^CMvfctbc6kuZ?8i=|ier}B(KwQg=`ZHeT8EOhrcDZ`9;h1UvU}bW1eYZKa
z9-8=PY|H!CB<}UHAuLj(!+j`}p{y2>lkKt0E}+m;Rab@iCQ04|k16RvM=qufPd|no
z25veDlE@muuj?@NZt8RZ{ANt1K{IReT9&Y;O+gN1W0YFzt04ThwD5o9((>#ZA<$yk
zY;#8<H`yUQ#6iF^&BNJVC>HGajJmKei%2UzoK#IsM_$m=j|TKGt-3qvzNG+)LISIL
z*kz8Z0H$jBn28;&jqBy|&p;x`58N;JeV>b#>;Bu(I%mc@Y(ght%(5fvFRw2Ai%Ojf
z-&tnOcGC1m2xPkDeNVmfZrvSq<ZC0;`kwxbG$PAPq)~e#$y^|b>CN`l#6jLwdJ<)%
z+Xk_<40U))RN6P+Z}=Q17mh%4?q58q;;^mSEd-ctwvap)*iJuxCWuNlF5=`-A%-JY
zuPr;$a3<Qc8>F(^Nhe}u%&F~8S`IJx!i9wN<J~BkV!d}&s}k5H382<))*r&O1gQt}
z!~!J^-NecT=4~%wMl|;Ty6B&-<h$7czM7F}SGRt8cQaM<*bQs`;`G*-j#zA`qgjRl
z(>;tIC+v1AqMx?AEK78ywRDx<YdO7`^&~s$HD}UbGpYaVt0(UN$)5nkT;@1c^7M~%
z|9|sdGry5EQ*{>4?xwM!rV)eRbLTAT!{D8KW3xR4foz`{vDQD%E7E=ncP$j8y<g)c
zdqBhex@L6Gpvu4okx`oBu+>9%_j5S|gB;y1^<5u8=;`08915L6$CqG4*_inW1b+4i
z!IhMsQ)=nzmD!smW0KjPL$N6T_0`VIPpglY<e27GbYBrqNE43n3AL1RX1iV86Wmv2
z&|@x@7`^J@>)d|fS1ZMT10@q=<JNqAsl?z|ZNzLRlXfU;Y5~?t;$Us)t8SLD7Mp=w
zpI*|pHu_O3hgY#AnYS+Lw+~deG*I+M#U&YHoZNxd_fq?*zE&#OZs=bYRvUG2UAKL$
z+3YS`o6x0hPu?y==m)V5%Y^GaY>b3B%Oub}G7iy_3Q@Zm7`37Hd*YL@c9izFd;Rw$
zO9|YEaMgG2I(z*KG%=C%t}|J$Zbh7B^59UqT37nzWaoZ%bghE=F-7kiR{}Iq_Hxka
zhdRcpdJI2->J=3tODa^*IW_L<#mNz;>vobDg|$Q@4qpK$OfIzLkW1cfQo(=oTAZXU
z#WA;cc5fl@6Q08x20OmKz6Kf=reyYO2&dEZPcG|kbwp*DqOLz%*LoS5z8Q5{$`1ZK
z#(#huJ--@NBF<N^cc#e-4?kj^nUJvdFVXA*`+8r9ZKVJ0YN<J^P;Jj9B)J;a!~I4|
zzPm}|Lcr8<;j4X{rHW+fQ@NM)?z^|nKn<QB`_}b!Sl2P~ot#Kb$yJqoCt-rnq}cQ<
z>Ihchi+Lf{EA$ZOGaQqv{2S6{hu!x6PQ{L_l(REeCd4epf~W!iS!<-moiZWy+1dvU
zpGZIIy7#qvGajM4QndueDD~AIc%}?!S+9rPQc)m!-kcp@+)WGrJF)>j(%G#$y?fm0
zuCn9XqlKx^tYPNS$tigcY)f$O%1J4cDUnI|tDWEnOUAJ$&pNq7IddmY7pT0T%ZKL!
zNEp`<cmZ5q^~L8)SkHEx_|F(TVT`}q>EBC$a!OEL{T*^3{hLxbW<+%Ra`OEGp|u;7
zn!C7OSaMv9f;&Q0S>jWZg(^RR@Qi5g(75p{|Mx%#d>{?dpSl6Ptd~u+&$tmEKHVKI
zbhPD+sb{!nBxx4DhwhA>nz^k-My`>cIb?w%gc58MTZp88VMsvhqi;!nF!HJ=TOLK<
zu_@+SxWCeeYh$T|RUP#piK*Vlx3!p~LZDaeyugY&WbPC1V&Qf(YZ+pzX)Js4hRs;%
zx>r6$TQk+OFNA5fw`|`8UKM_Z5tPS?;{jHoMp`b9i?{@3G$zNdul1Kp+uy~domk_@
zYc|U0>B)WYZ6C9F_zoO#ab6O%G`)9<kG0q;UN!O!Hhx&#K9A|y_bf*6Guir=P4u+*
zKk?z;;`rf}H|Q5==!g@Usn7xlAusI)e>>r8k^rZqByxRY3M780LmYbn|0Z-8`NWnI
zm=%z^w-A|P%~I1PWZ2~NcCxP)b-|h+&RY@bZPdl1Z2Ir+P!T?Lc5$y?*|sh5ywYO!
zbySvEjYypO(>cAY@_-70hcwI6f_)LY)nJb9?;AC!KiW8df`{@OwG!=J6!j5DO?^Uu
z-Q+CBw;WE%x8y1(8L1ujDDHmb1*Cmxu1>$#ziDE#iGRWUzck6l=zoD!>8>*`-|fhf
zCaq{zi$>rb(BR1%jx*^-_wvTQ?_FDC|KRi04$^5pqEP7TB33F>URzyzl#}9^!y%xM
z+e+M-qm#7R9rpw4qU-w?-)`22tA1Z6a|22^f`U(Xp${xzRFR42f`Y9Fi|Y)Gw()($
z>vfl1t&w*w-AK1c)bs)K)0MI2AR&xyW!#n_2^2I(U3<q_OTukOQ)NK^_ox4R68}H4
zg7{A4OLC;&DnyX3#VoZYkWshVUhm#zquQ#1xNWrLVO)`gr`_2t<q#MdcdNfP(4^6J
zC0m>~r@tc*Cce-t1~Zg>>Tu_-FYj)0JJRKWg*SJYJ;lVDH@u_3vZjRn$1f0Tn5Q{;
z_L|Bske8gIy<(O&xMeu`bGSuob^|n4^f{JTxumu>Tk+tx|F$tJM_Tk>pwDx^K+_FC
zlX6SLdF($@bQ(dY4b~PL8*RvebMr>gto!J^e6N0pkIdD{3kkJSt`R+!H#@ap?@U@o
zWFK~fmEMz~NsG$fTB>>)4$jHQXN(EEkh;Ha)9q=R++y@y+fB5C_HLpa5mS9#Oy9fD
zqR*OG7S@U79Z!VZdT}6kg13Q<F3ZS8c;fu9xFlUG3s6XHqOF#38(2)rHcKZJ<2TRP
z7Odx3*^qWDnooSTV=*FlC7G-hK1#+A^hJsqZ~nAM+}%U-Y~K*vV3{}p)(aJ-BLTrp
zE0vG@?gF|x9BsHgZ*arA(bvk*y*3h|CrW3>H@<rN0CV6MX#Lj0UE{a4NAnu^M@p#Y
z$wRkc^|>fNQV1;UMj!I+M(SuG@GHz-d}J(QGMfZE_Nw~0O+k3*Uf_|>nNizk4KPEN
z*IgNidg=G+dAGzi)LozKu=dBfIu_&va=dpv%2#Ey9@6yRk4~+-jM5oj<OlRTD3{Gn
z53%k$nN0DEDvKvCnqpg32x+*zk0~$L3D0}@**(-dRW}iC+pnKfdeE}w?nU|&3H>2K
zjaXP}8sVTC+>#w>46$cDY&~S-457Zw=_O4?JPz|@MD!Xe2z1AyuHP*JVp+DR=dRA}
zNMe+<?JtnwLF_Nkciky_J;-tjR<&qh1A9WML3+FUTVdaiAqee5A!ml5CG)4^c%etj
z_tO1uOjd#rx>f4QE{V&REG@ndgC%AzmVcg}2(Xih%bN_Ts&2cBw*(|EPnPFW;$;`k
z%UKraU~){MoEu}vfx#a_yzf4ePR2NRY})(l$eP6U3qE{hpxS|+ax-L-(U{(`NImML
zLWY!gvmuY_m~u}~6(9O~C^i{-zm`{+sp3Pyr<psUKB28sRWzb<N0PyfDy#bUhCDvZ
zCif>7=wwp6p}h=7z44lpe#{ykzKO0%qkp!Jg8JPz|BI64&30kIo-%o(z#pd_)1GZX
zw>3H1pJ+{Wn;P1s<JcfxK2{7FjLru3mI^LU1zUxsnyS~sg5KBTXq9$$a15HD&ZpYB
zytgPQNaQqZRl2slp92F!P?w_f0`|=r(`prh%6YIZ?niwh|C%Fp>b)*P0p*sIX>?r7
z#E9_Q`@)PfS&gXa<ZJo#*OQzK#%=@Ck4O#1p7li45`XpkWTxGz@Sl00QDw<p^%iM|
z(BoT7nK38*uzaIsY~#ub*l22X@Hf^zbIP&3>n=N!A8`kg&-8Mmb-H~|IYrytyCPgy
z;P-}13m12Yy2&cf<Gx^r7)M9zzLl;bWsqv!1g!)VH~s<*{y1$(ywtgHf09<7+ge~=
zIkUju*3Q;W?GZxnjrZ3oWT!n@IT~C@OFNWc&dqX(C7?i`EVi%u{zH#u$h!H1EDMz*
zUIO8>-i#~3S$G5>%Eak~|30J9b-5&U6It0!CbE%{I5nFcp9Rao_N(Fxdukl)_c^cO
z4dEaOZBEr;qiD{Kp6IA2GZb?c@FrVOv(TR_veCw$dmgFVsSK*UUlne(I_o5JT}Rbe
zqqJR*@gmM|t!;<?viCK2+K6wv&1g-u{MD$jD#XP3cUzLFx55TEJWtVU96BE5^-8v@
zH&fn-k97NRq-}KW)4gd31DnyOt`bN{%g{>oVl_x%=Jy`Hm>N^*wrvBb7~+zo7tmJN
zqI*2)a<d>};VUiIkw%E8?o!fOD&;F4<~5DS_0(=lZ}!R|K9SV+jD9{{mX<5<Ku^y6
zt->OjN2Ax;6I6?BZ7Z^#wsHOu!RW?p%t!N_oL0&3n{zraR1a#uOWKZ{LP?qe%-IP1
zU!d3gqi*`rl?ZrH5uY``rnc70N6OtC_T#ZTuN5x%2Y&z6*S%Yc4ce)lq$|y$Natl?
zZ)UgW5@C0!iYIm#BMz^R=}pmZ;ES7~LEY}A{-;sFdbDMery*QolBVAlDE5~tllP=+
z%$gnYDC6!lY>45UZRA|D-kQO;-ht<?CcA5Y+d4AEiZEamA<J|mXpDN^(8Rk{uKROT
zJ|Tb@bA#D80q<wl8k!Idd(n~UO=$hlEkqfhK2YTpDY~*D!6@nGXTLyYMbIm0OI;d>
zV1yI6g+SA-RHbq(<*n=yXLur6;gb&I0M4SBu8j{OIL<@-<%n!PaS3ZnxzR>Z)*xqg
zV7}dIQHuV<j%OWVJHgNA2GeT<&$DT4Z(V?-vWXKA145`sWi+;|s>f!sM7tK~xml`C
zo;{{F`;ZLx^zHD8k29#m!bESh07nMqxxw2}G_^=)lNDT>pF<tVqvq$62~&Y`bI!c`
z@;&t7h4Pm}I>d_m0EML3_7<RHzXiJPptCFXt{a8rLc05I9<8)=k)vLwuWHg%s<#Pz
zk9X)A3`h62b|PKl4auYD*@Tl{4bPgn(}g;1CU8nB9pL~epHUnv$;d<$OPiA9I6yNi
z1%H8p=H6S4_{6h{TWE1eQ#>5-LbQiE643xlI0x{&dRK5%B6!rzN}%*ev}3lsw`S~7
zm@G^jwmSF~WlQu6^aEE4H$xwp&^4-&EVNlU#rQE$J>rL8&FYh%QtuA%%$-!Oj&Jz?
zV`h;--&FPVzirjqgdI6^crsWexTs&ft0^ZzzqDo)@k)0a#Hl4p?cQJ?KW6`e&<n_Q
zQ_&nLxdAWL?VWinywF^k^d619W6u%8!(Jfo;+w@LB)0VMO*Jh2a+)^r_!o#h?NG+Z
ztx~aU;?&$=qA0heI_#orl+|D}9uw>RQ#||&@H#7HDLvxG5Q>8=;FRdPP#Ni}G&4b*
zFouPRDvv;xI(Vy@?!XOA6gMe*NjP;|ibrpyw(}23<NvDw9{;-jEZMoXOKz5oxjkLb
z$MMFkV#c68mi|lCBErlMPX-*D-qRESi#Bkm4omoJ&q^`fqR0{j1l8?^tnDowD?L@#
zZ9s7!-#(})qff&xk>M|>N7dYv+P-l&zlG{5Nss{$=P(?)$4-a(JUb<)lNMz{mI+-2
zSTm^xiSHsbTSeQD*SNWIFDSjgg|16bTh=s_A{j07bQ7aLByR{AawoBVUXU;E!lu=V
z!~pIq=d_EsUg)vDf3&jY>JWK^%G<yTwFX#ueVy6*yss>=2_xlou)w$TH!3Xkr6E+W
zBb;+^rNM}^i{Q?J_{g@IS2GJYFNj(x1BDC)@y6E=LM--NNHhZ7ys<sfv5<VoXyZvS
z$%n3OW}bC6{=~KzSXpng!(@HsTR&jgiLO*t;o6*X2kciX;mW;l8ngDdG^bP%0k;zH
zh*m`wUgu3eX0C(C?^K=J0@_AP#nQRJumYGi>9?gFstEj>PbDpT?D^1br&E}AYIF6n
zm+0FHF6)vKj%?-K>Q91%2suL$!d)GvtCm^57Uau4+qa{Ks^itd++3bN0w??R2WfnU
z@P2{pz4`<Z<GsheK(X4a6sv6H<B?!1UC?BLyXpBt5pgT?e!+YeB*ZAzx4#`3YV2S?
z+i)0w`Ld>L!l{W|I`Mg3dBdDnZqM>h#hxso5B-!{E=zuM-wJ9fbX%4zks;f*l1Rxl
zS3ZpdPh-SJ2!2qtweegZYsi73bhZv;&@^&u*+9uLeIa80b1miuD<i*Bw}2p##cXtQ
zRbAbbcl*bBn(;THMS|3G{m;rM!VhM3)=ZwI-DA#M3@ZBr<{8bo{hZ{4s!kqQaUary
zo!G_ezejfcXt<XI6EfQ15lg2xDkq5kG1%Qn>m+VOclw_lneUxyoy+G{^$d=p+Us%j
z9!^#_q(DrL&_{|yj8TqB8TIrW*tSCly`DtGlxttZCnQ5=v#uh;xcvveKO`qK4?NVa
z(?TQg<*gwVz8<X=?tY1TyPoe*1qQGwKGOM;Boo36M`3ObpVhOcBR!rdFG=DxI&k=1
zi_DX$4?W@^utTvR7GpEqU~SUvc8%UF4dXZ42cDadjjA`wtx3JivG?9%^x(Y5QU7bM
zLTt~J(os6)=Vp<r9=kQq7NF~p&m6F_``LoZZ)fZhk7{E+>0YC^0Z8bhr2*C2YR%J$
zaX0D?f>yf(4Hu1ci*Z|41?N``u-c~QucBF~y$NJ{vg6PmEuHokLrZtB&K__7<+5iJ
zs_8DNtA?&AqJY|a$x5x497=Yd7uCi1*FJCd^drH*(^TTlW+GbZfYl@Z#oSF5$4${8
z{tRCmoIwSSFHgP+JU9Gi7*Ma<x(7F!WGf|{<eRQe#av+xJxFSSIi)mYk8#BhUNcue
zS2aRyeZ<kkZ>rs73_Xh`@n%5uE4XfU(wtTB`BG|=--#o-`xvLm9w6vbUr9FU-W{2_
zENzgr7}1lq&g{-cZgwQl;eP{D&=2c!eXkKUAU|-t(=EmFqa&>r0JiU|QULYIuWp8u
zUR>A%Jc|qA=R-urn}<|dUxcXBg#7p-!pk4rAAGE<4V3=$k8j@WodaSk=}SYFC3Nz?
zK+$6WwV>1sfZR&OJ42tG`>0dEUMxdO<4zrcgQ8(-P4`p6T$bb?h&o1}V6>YA%JILL
zoZ%KzHL!jbZ<IWy6A}KF&*n}O3==1dRAR~ZNmeqmXzCg1O0veeYfv-OLIkEv9b&&J
zE!JtY)h>{KlIB6Y+Ye@AwmZzd@axv-NDJ;Do~_~B0Ow-Y_N#hJ?S{wt1oIU>_KqAT
zjg>X}Pi4JLWQ^~(9Sz6RdD!mkXJ6t1G8M)ED!0q1E2VP_M|#MIYeTpT;qshTkK$_z
z726M=?S<ZPkqGsO*3()pB&|UthE&0;hl;@MD`qKgO<1(JK0Lb1%TuDD&K$<JYO_2V
zPzXD#*AF;o-73Ac`UU#ga}oOUH!N{nHU6P$tmM?cs$TcbnWO|e+w$~)*<f_LO>pOn
zqABV&ziQ8F@37Fr66e~p77Vw5&f<ai&MHB&DKeO-XOA)ACVD2%XSH}A^zf(OElL0;
z5c>>3$G<x=cZI4?5aR^2?cfwZcB?LV%TQesSzD+})ZIbe{Ip_%NWmJfoVZbm{ZVfi
zwSN40be-3Ggh%LlBX6O3Gd`_I%h)^9fZ~#snz3RAD>>%Hg^F$vD~K<=&?f+gdUzC=
zQJk_pp=qFPl7Voy$>&rbZH9H_=1Y4NEX)C9$SQ{eDaQL1(c!lp)Nef4SYvesI|f)~
zYR53Li;*^fnpFD7x6#vckH6f&J05Y6+o8_?-$)Rr5p4EZ%5j+vT`&Z;>yGYn;p<G;
z=TbgY3wiu#pF^9Us0$k;?K4uY@qZWy79&c4dgYFfMTxs<2rwv!f9pL9-G1pT_e1g+
z4VaWDD*@VS*<+&%7A{v)0jK+lJ#{tpwH5J#C6l0exmKFsExBU*DQzH(En`Rg&p1|+
zU%=r)_VeT5?l#Kc{)h1PhtH^kERsALA}rifN!ObR%9Y<O8P37=bp{J<?b>@9lZELY
z460+;sr7~%3gF(3VgU^5$D9aQ8*>QLwm=pDjC2wTW_w*=z?Mc<SSrwrfF?}<*EDY{
zVUcqj#h|~FoqVDYyXUS`uqGbZXPnp{M(5nu8`B;`g6BsX&c!;pPd{0W&7N>Xy3ic&
zn5`T9Fqoi#Z%zldJkOS|hleNY?q?achQcea!SkEI(;FzZ{)zZvEi_dB7=04Dr#m5e
zN>RwFcob0OzWBWe*j*9O_L}~kBT;Umf!W?m>h`Brbu8+$MbDiVE@Uh{-vWq&1sEhZ
zJje$Sap!aA|Kr^e|3B0m3Pn1f?07#-oYIV!Jp5ceJ4K3U*$C?Z@Z*rO%XZM%dXedk
z{LP?yOJ~r~v8eV+BlEH6%cBnHzE<sxAwTfz%ZITmQDNjLcPTSqQ!b&5ekg5A=7V1#
z8cF@z>eONqRWQweFZ&%=<(<;5IKG<hBa|)fHd|s2eCQeOg%*P=x6mM-+wQ>sqQ4I!
z=BFc`jOnMp5upj1eVu02VJJ4RZaVbA)pX#x(TF6gq^K)3b$}b&jq5ML)Q`jby3&e`
z!`U@43rjU)S+MxN+Y1O4M3AhHNWPa<_$*2qA)9Lp%~mc(`Z!}%Swc8Z;ZORdACc>(
zSrzH}$Dm(IJ;;oa7tWWMD}@g8cF|o-0vDrm<b1&c<&*aG7pS=^9mN$3tV6gO7Ym+i
zojuQmWZ@IL#moUiiw#+gk)mFrdnY=INz*3KXNkTJFCML3;XNt7Xdh5ql^+)qCu>4;
z(?hK&Wcw5;={`|-93ww!`;_fo*oQB@pfjes8qNRo*r?sBYriX0^EqoLi2TJQXiH2q
z-{%*|vs1f9k0g)=+DU%lP(0CG|5=W?u=7*c!;d`od*><Wq@vt6oh|(nUr)9yvsNB4
zJ>`mU2k*1=B>3Im2);>>ln_{TCH2^^zqq|CW&jjE%_VPiarN!At=@+%FD#VAW@JYN
zGlgjkFTNZrU7YLhEd1(~X3Tj#F-u}hD)}VZZ}N7^?~KM(X1u6Tx8%0`KwA(dK$bDV
zk;Yrc6vnaNVuzk!D0CNO`s@}4^zOfzhD#n6v;G2wW&Zw1{5R808D^*_fv81g*G{sj
zn$L{fvF170j&>a%_=*N^MV8TUuI)9%FqaRJGGdH5W>AZ3{ppNjppeDg2k#Z0i;Zl~
zDfj-T0|cB}>Fzj(E9oW`Y4z=V;^dXgmHE^$uz*3+W)WZPg_7>g9M4_CIabQEZ4K0K
ze`$h(i-=Qp?iy{VBlh(ye@N_JPR~6*UI@d@2AzcG{QhdTl7>2!iz_FRwKcgk=yY<l
z8W*fI&IfD{ttv2&k+FAVj7nBuwhWr@W|ibF`+=6U474cqrx(qX3U>4J%-uoIz3F?o
ziCl^lBRR1UB9a&H4c-a&0+j=sCP1Nlhyn`NRsptZ0m<~?6^2_o>S`2<tS{UJ)*$PO
zK9~hxq0;r%#W7pGACKNhc@+)-JC?5wu4GQK(`91&HKkUtdg|KfH!0rr_Rd>$2aC~^
z?w((Wyv|=SV@B-v&*cQ0x7sXn&NZeB$rIaJ1z#A2Zzjk7{(k7Jr&_isSMjfR0Z_HF
z?Q)D)oSHS<&EL@a2qR=X^YPaEa6%ngza{E9?9>Oiaym-;#Lr#41je-?4t~`!k|N4$
z5*>yZq>ioPPr85mCw{+b!&R<$32X|86V+HbVD`tpde?DTzbXVZXr(fH4r#WH-@Ht*
zZ-`jb+q3_AqPtOyyWW-LjF;k);95$lX+ulL_p-xojz`dF>`@(e%`W^D=P2m*45+Lh
zIeGnVe%aO>G&XWewwRVEN*{o<g_r7T%d5aSKC*2~v(V8mIayUK>O0f@o)OR&?0V?Q
zP_m;P_}Nosh22_OW%PjTfX({!u(DUIH=Q#F`pjqU>oVybp)H}@Kc4c3k*l4xoPBdD
zAK$gx(ICU6jeuC1xM&)JQ`Bo;xl-T#KGeLk-blJ6J1WMA8F-^45x;`VGtLH6;2TJ>
z(_C-wr8gQvzt`RL`>WXc!$g!?zTk~XP@B2iG?eU+2_(2E<j=~P<r`Vl99n_w_F}l{
zYnF%c>qX81;(#C5x4IGAM*hOvsJCO*c<CEEg#0V>KU}`b3ucnx6twy|51~^<{gWYV
zp;{zQ41kSvYaw($3M43ZXo-VVos+Nbk9u5$If_;C^2Ly#J9EsN`uNPkoORLW-i;Mm
zZKNGz?Xv_L3shEdbn#%RvroJhCLQ|cqXUXk=4H^<8&~p<MbabMI*jb>mQaQ$sc~$M
z@>C(}yk#3&rZ}PJSUor+l_2-n0Sn7CvZ%Ky?T@IVDz&!~!<@=4JsN+Mi&@n5%tc%d
z;;VF3{G+!G$XV16{BZ^!I+{OV5Bjf55X}BK@b}Kt{vNmrXJL{=%qx94dy&#6o4j6y
z7qog^Kz*)ww=t6KZr<dL_-+1*Egm4PV{zP4!IXMa%I%u6@zSWvL10yQ%Td98xm7UI
zTI{8bEd5wcnLwA=!3k5uh0T!lmoCw>BHMqo<;-H>ImMTliDyj%(0guHNcFbe*S?6M
zoZIa63ZKkbYeu7VR+rc7IN*mkXqZ9+I=`g=o4?<{3Ej6R??p_e$DQC5*o@ehYc=s5
z9<LAUFSpaaUcI@O;vuensCJ|}T&;P!n^*m1KB-uy<8A3Qr);<G&*@EJ^>@+p_A;fu
zz}mR#>zX5mu#Va8xZ-@URzY^X%mtB<Zb~?L??<KtR>n|c7;oo_Bmq~5$%<CWzWr_S
z-s}&VO|RsK)+b*iuUgo}jQ$M7!}kVUWscMa2Bt^FR4pw{ohhVgCcm(HIKu8_m_%cW
z+btu!YV&Nw?pp)&(Uw3bYW6yYiV?128<L(hqgQ1Q1H?Yvr+>J#I{N*Oclf(sB}@0a
zuE7NYOXJv)U{I;;S%je0h%-eIzY@jzC+aXGdz^BGs)`Cs>8}|C(l|!VmJ(AxLQ#}Q
zT&aa{>;^c2SjD1FCw^S$K1GCQ?S;T_K}dKxQ+VvFe|)I=Xge^mBH)R=yn*NrG8o%z
zvVO7G%XA?aL6=~|9NkwLkG>i^CJrjGl7`r?PzyQDRaG{5h}#>~x_OQeQ_pz{^hZpe
z_7p;YbJROwI*)X=qKr&e<R+3i<p|rX8YlFtWB@NZEr+V?>uPfw5cZf0l{n}uz3V2b
zkLbs>6byFSZGa>z*yKbh0b_wI2B_+6^LesCk?#~B5XRHhWn9;{<9vQAP(rW;m3N{Y
z%wF0y*DFn7<JF}#?`1gN{3cf3{cfpF(SPzA+i-xoppB_So;7@<KocHjzEUIDViU6=
z%w@$G!_8b-vk<KqQ#j+tZaNq0>hH<xoV8QmTwY}HY=^2Vf1RTgw`FEIQpg7@IN-}s
zT?mlFoCAXo|9DBVsxb3iRS{wO=2zbUxRbiR<{IL<Zv4`~*^Kz(fvO8mctqz{1UT4u
z#B{WgbEP5dI<Mr6Mpn4QhB=TJ2SR`~p{Dc<^n_boSXj&y4ga@iIcvOcoWM(R;inPo
zLhETmK{&JRX~!B4n%zxvCE_>*P&L0mOw`HRR@(kk&3wwV2eYH6J0n)f8}oyoyh6u>
zpKqy9q8N}9Dj05f%B=0CQb+uQu`9ToOy&lm%G@8P%qgeKAWXP@N1vV@Dsc86xkYtg
zXK1-4e7x3yT6zeS5klY}gQz_>@KL2dhbRUuRDSz(PM}-X<&F3Zq#t;qN}hvn=5XH#
z1{0_u{9g6sA^E%E1CFflJI6R1MG6_n5^QTea}>MJ0ev-rF7@qGWt#S=ODl9+YDVW(
zdmW?jV~c-w({unaC+O_ftE<%ClMh9O*gJm%r!Ic6qE)idm_U!7NL2pO>l30*j7=Pa
zcQIdi89NMYO?t{H%WkctOq8FtGe4L}>&jD^QBTvqBq8lg8(4Vzd))pbqT;{d!-xi8
z$1S%~plrN#3CD2HkGqUs89e>Zfk{34LoIJgM2%1JwyPjjS5UV8Jg&-HDb9&3hgyA@
z$|r0z``*>X_>wcs<Pm3G$xhW->O7v4nw0gx6OE6DoPDb<^ZS$qSJn%&*b~FR2m@)a
zA@`w#8(4YT`1)m<4g6XA{)ynK-QY86ojKp(@^5aB09Iu)$;fH?1B-KYUM(~(D&=Q-
z)RXjR$B*i3Z7{H6chjC;<KNqHN%qcX@@9(RCa_2>Us%|AI!pgHzxt&DG1-F@a$BY}
z1*X$K{?FfI{`SHmQ2zJ}N??>P!3p({b0{J#F}WOTAF&2(r6%SL@KagJxZ*an{o!)T
z?z?w|cbvU=cHbc`$8wr9H<E}%la_;X&U#MJa659AYwyOwgf~eC|M{Sqt9`HLp&??#
z0=bT!_1@oc0o50+P6IEi$!3FR3|5erBL2+ACTmZ(?7N@cyt(7V`2i1vILN^S77=j&
zhW9cHb(rd1s(*p*i>HS$_&8aP!p#L<R#B+%$*q-N9>J(<GnNgz8kP<Tc4+yP-SG*x
zGuYqH8JM_cHEx^9x6416XW0~s=&-}X5FSi}Em>3RkC{>}CT1+`l9T07@{^5yuDMNd
z%`@x=iTTv7=6Fo}GY-rewO`*7t-1`G<qlvT-n-#9$=p#g%H39_I4HK>XMEqxjCNqN
z<!XWyi*Zb=4*Q1W?iA4v=B|b`s%F7;;quK+m0J~%Ff1`CN^+r>4_6;RgheBC{?XIt
z%q8;9$HnM0;l-+rzRu1!k5zek%^VjYIdlFCRFp^|%PLOJVIS30bp-p0jgO%NwiKvP
z%J1ZgGJ)FXYtP<(2~juqPr~Iorj$y43wjRG^VT!`#|J7&H94VLiZ%Z$CA+{K-}mNS
zHq!T6Bc+o{`E21dY*R@hjP*;IUk72dqrcSP)7;qD+A*6F;-8f<U`ZmV71S!4<oOH)
z1)WZhJ%Nadr7oPLyEpxw8wX_8imQdr!rQO=w$J*&H1^hfxbA8xs+E?~Obx+mvAv0I
zSWIf5b@0RJ@X7u2km9Q3c60AX0_M)v56Pa1$0#P?d<%@0eP2f(NwGvYZ?E-xIQtXq
zD*l!FG`P?Jxcb)haNM>1@PVZsiLa<=gz2lM^1fcd#2f|E&W?fJ1O@Hoi)Ui#iD`bI
z2eVCx8~4b359d5ZlTa|P5ssA0CEMkRyzqL;`evEbq2@n7^tImkirzt9!?FsF-nQ#D
zq;SV>hj?y=CEaR7`-?zFE>p8EOq8IG(d^Rg;iSmiye=~I=i=bG5_J;CS!d)1pN3h=
z{v`545tihOC-C3yM#dCYq6p*k3^MxcW0-1(T?#k9#y%kg_3@k#u#DrQvNT?4*Lk9v
zu7Fa1e()io`BiC{bBeg!wa8<mYFK5NK%TbD^dZZ(F^9|AhYvW(h1p1qtC=b#>;Zc&
zPw|Y`TpZS9!&#TlUn+4d8sO#OQ^>Gl$94<+4gmkCc0~LqZH9f=HhN3<0KBL@gdc`m
z8gi#0VPzgZ^RjJ*;-);Wm5y!I_1zmF`4utsx2euQowH<%%yh8<!KyVq^Um`Kjh)}T
zPiyCJJInmtT%vvtRGj>J>4}$jr+~D!&H?bH+^)I$Q851r8{5nlrAjh2T2}Rd2R7@Z
zs_!G(g^gM*B2KlcqOg!T;JLhmYFsHUt^<=$Vj`R47i?-A9iZUM1g6g_o<Je%cSux{
z4=JGG*|QL_4Zjy1aB~b+ToKQ8UGO{|dhNxgZGCHvQu=F}_12a6&B&RqJ2&<AENu;+
zQplOvq*A%fM_cYafrfayt@mjdOAZ+Je!hH-l1rDIr|(BRUy4Z<n3X-^td7%`3SnfQ
z4`GQDT*Gs4a8zTiOXDU)`Zy_Z6ZOL_qxNk-PNH#(?hUWner*Ma?3Y@rlmiOCpH09w
zak*_te7<7x4ywiC3@L-0A*dxyQ(bjg1n&1YOZ90%_9jdp@IRaKizTy$(Zj~N(pUN*
zEP)dr>O=y+uqdq29ZzGeMMOvCZ0LP8jn()kI0mF~rHzuMy9fM@jLS8Mp+NBKnkGTP
zk`o;zS3V;m9mUR>pJ-1TQV#sa!Y>MV-CnFr&dGRTtA@_K9eY_|S`XvR?oRD5+A0Zh
z6vF?!AosoCk3;|S;!2N`1%4W39QLHk-nQ!*Ew1iNrlbHF+g8bH1wX`zc`d$6E;V)|
zEgqgIK{sV>_1Qw?tAqC9v{w#`r0v(BdwPQE`xn7tb|T~Zu6bgUVFlZ$Cy~PoQi-Wm
za1O!b20@68K6TBe*?`8F&B3r<NkA^LM2QdzIcb}<X=j~fI&ry-q_a(Gp$@bUrLFfJ
zt}|I$kW)f9UCG84&lTUUo#^Q6>rN;64?Qzt(42fZ(}&|=hatQx8?-DARYJ%l290$R
z%5Vn5LKn}+UK5rDa(>G!>{$-GM_<;(JNl26lPzs;Iv}sSfztHcNH2N4I8mKq8gU*U
zvpU;K5LYCxI!R{`t7PJCdTI0Sfr7@vyWwYB)#7OErFiY%XM4}B#npwFp4V~O)Z!8d
zuR26zT@f#qdH+_b`s4Zr0F#a1oa?w+mKq|IR9ggQ;{>kMbLhd>8r3|aSW!2XUP~<N
zcV4U2Qc~~(DvOtBmXhcHqp|u2&?|zHsyGS;-Y5b@ITvi7Zx*x)<G4vL8pyrH0$GJ;
zrXs8Ez)KaWv$015x8FZHrP~3zjZV-fUOf0`fb*)CjF-qVkRf^VpF*-!Mkt7P&upmt
z|9=1f@Htq9AYZ$hX@}QJHjN+X143PZs;7pvjt1bcQd$WBTBo=TEA%F~{Ysq&#o<M_
z<v4^yoI=0PZca}TXVavUIk)<qY$F8M<V$923vFXpNmqV>pt5o|Ih~}gQKgpwUdy{z
zyw#Yqp=`yGpZ?nzwf5dL6C6(9!jxO}9d@vgr*Kwcg7hbzi|6<b3ZOf^tY{4i-n(Ax
zaR`GDXLG%!Zy{o$Sq;3a7Rx1ruicF(2OeAT*9{|GJGBJ?G2D8!IldZy>|j%0C5U0q
z&xA-Bbx>pwg^*AlA3hb*qk}v~ds`%Qi06B}^vk0VBTRF*nYjA|wAc*v#*PD!#fm9f
z`cVl6w?1Vp#`2UGvC3mKZkAaQCN5v`4-y;*F0j-5)dw>;W3`Z~xAB!W+hpSDC;R8D
zLn_NXVMlWcmPl_wfCPl1xwDN#0VEnx8iCkVIIhK2l{T=cDul}ve(qop%~(5k(U?#9
zLMgI^k?QBT1SgXFb$#06g<9HUgSfWKu>*NLY8yc;1Z353;3IPL`Zc^ejih06ATEtO
z>aG0V=$OMi^L%uL?C3#{*`>Yz6Im%?&}3=Iw524GnCLf!6RlY(u4+fht-bK_ANYBA
z{m3&J@w`Z28FV!?Xgg0y=?ePerhO%3FsO(S-u@rHuJcn%ZKsQ?_&8UE^He@Y-9oes
z`rSGOCZo^ymyQ<ee((A9H(HylaLRS36FeHVUalSCY^gjr6E*Bmf>OP_U;WAnr=eFI
zQ8=8e9KoK}D;XgsZo8c4DP^DEO%^STM!6=ZFBJ0}E6c{gzH8V)n380lxQhy}I(Kn#
zdgoa%M_v8(i|Ph&xG4{lj~0e-9|)^NMCn#k6Zw5fsfSjW4{{20OgVh~dDGbsBKse4
zcN;V;mU>zrM+Kao*3aE0Uv>KK2w&&S57xm^gD!q*)`_mR%GP<YExr1P=D?{SPp{=t
zLVav;)^|knJd})D^fBDRnCjv6KJ>Kt(O_-bVxy96f!VZpq1y5~-6KVklI5?a=y&I8
z3#|y)C{(-1kN0&1e?(m}=}`i`2_t|OT#XIB1fKz2bDDL?MZn=cUqfHvzU&5I$YO%o
zVwH-mY9#z{rsPwqWlw^F*?!;W+0bR0Q3vYW#fE$%+07s^-3+(Tl@+*RgG-%{x&nRL
zq7vkV;DTMulk#^npMb@u8E#YUvx_-b-br~yQ}m+r&qSD7@g8>UeK&dF#*A&$WOq>k
zbPrTIX`hU^LQSW)Tt(E=9nz04pNXzT<2$L#sM+`*bknE?RBS;pB`a!du9a(pZ1tID
zls269!#@^?py<NPz3)qYQBwLJ6yyD4Q6+p@q{T0gX4tE$@kynm)Qo_}d~{xs+x1Ap
zW^h?+k2<TLS~Y%%9?96*c9mtZqH13IlXfNr6EPp%PxNH(*++uB&r()$qdJ<O4&R7o
zKdCUADz`|E+rF@_K{E_uL}`l>*w09@<_(&L?pGgzG?6Kt?jOrd96w&9&+=}MX?^I)
zlB1Mj^9-8xGw<SUCCMx<h203=(A8QyMFJ{Pz?a0ygk|cenC0@mk%qP4>v46<@<#gO
z)VJ0_`0Ju<S^{Ye_q*MLI_MCeQ^eJkAXfK6s^Z!Jy7xE1IG3BbnoZYgyK-!2ghuOF
zj@2U9USo{No<IepNpfZ(eKL4w?<R3^_J)JycCKXL_9viXHT2w;3hCwCvKN~dRRhe*
znheFW#<6sHW^%zf6i{9JixYKTuC@lI{0pZ?;MpI63LoQrGuVLf*dL_JynT6KB;@Q(
z!VuzWRiFGINzx|3dmInpy)F9{WA0)Ck4K^Hn!m`s&qDC7suzzkCk$&;=&MrrQEkE#
zx7|)`O?c_eJ=BNOSY64biqarYlkaY!$6)0rXNx;R9bJ^g>prtQc1&u~?<-7^iHy1Y
z>Df1mh@8UWlGxmxw*#J|Rd;0KmX-1u0*_PNo<IhLiuNC=9qD(J?(gC`=@N}vOR#^x
zusL9I;;|ARK{s$5E*HAasQ@<V9tMse9maRg-Akf93a}|TBNAgDB`wU$N77VC(@J47
z3Uy*@&`F+DT>k>Sad(73<Kgq}dVsR^)|KbfRq=XLd>lO`Ywc&*kXWAtF$a0Ncdv%4
zJ!m}SYsODgd>joN8kXZ8-<c8`#KNrBh1S9qkA8tLEU5xRuEoqWL^vY`4l>SHDAX4h
za-UVoxAz;rQBb2a#MCirV&6jPM|8!{Y?UKnFJe}8eE8Y4m2stagfPjL@@-x}b;A@I
zd^R8jUA4uZ-WIXR=0{!YDxfELza&y-+J(8O^SxcW(<`*v%s$XeYC$C%wTe$N%Un}z
zX-bxA$=^AdYr;gyzR6e7KZt=%#u+=c(XF^+Wm9yB;@-Ycuapu0+Dy%(sX&P#@J{6L
zF%qIHYFIFvSGv>N(lzUyVJi#N^{p@U-#Ka?Z3do3aI1{l^3zO;_$JgOFW$Eydkzx5
zovjgxtSy*z?I^u(L5AyLUFc&4i=HM=Sk!ERvIxipy>W055AsyU^sV*>EWKTYbZ1(<
zeC!NY-NS?i$6U<+&VDT+IE_SCvMmjBBq*3`f4Q#FZLKzK-S_gMlBOSmdbGAWd}sQt
zHi|AvWoYw*yZJ8C`KDQeuGCWjQQ}uLlnq?Pa(Ej_FNup|AI$FOS_WayMX@9yvQh@I
zU8AhNA7lCX)l+Ho*gpEZ9Bo1qDQ2sz6g0b0N8U-LZf}q+T_RjCll2PhOAan87<<vv
zd(V=j*NhqHKRpG1FQD?QKQBL$1~-m!@hwQmjaV^-RAZagI)~g$vK5rlV%!{9rPpJK
z`lqF*&%?L6PEn1cw<_<(Y>TT!u|0P0$9O3D6UjWGrBspD35tNOo<pyY!@oeMt6)0(
zvu#h6rG0LV+CU-Jy70^BuDQ=5<?2tM^@=g#!9`FiU~kIaFVNZ1_g|pxuKYq#q8i5W
zW+1k{8qX?gnlKGL5T;_JJNN1{NjwC-G!}R^{;^c=Mi$W-=k77&Wsgd~t20;RB1pvh
z66;=Q0ns-i%zjMm@2k+u$56bM-4(#h6_P6&O&yE0Jq<@cB2ek3d3xMI2fe-<+r{l{
zX~f56a($*CG|*;Vep9l_5JDLhz~7)hu@EIS?A*lLLFE89gO%ycl0DvdIddmSjWLh0
zRxC8CGyV9<uH@OeAnKE49P(-4N&D2|qhvGfL;Xg}?WF+4;=%yUez9XM&&Fp$eWsy1
zH(LL7BSU^6QKXAF^cA9ik#GF0A-z(IrThV(ufXR6OHr9Oq*AO*K0k_E9w1BQj@}aw
zeAnp{vwNz5lQ7!uD=SCzBo?W`ndjyWCDL(Ao}9ep_~_T6o*2g7x`}33Rb?k|ptt0@
zuW>_Jywie+Mn<)x80xDUV->)V%$87Y#{NhXLo%7(JLBKi9uml*#ks?;=1^F0C14$G
zU{tWD<1!pykH4fak0Lh$y%K9F!2pdm;<3yleu<Lj`Oa`kGZFHcz)WahUHA~yTsw0+
zMUWO&gl2G;+@M|anbL|0EVxwcnXB!xIbTPDW}0Yv4aU3?drw5*i{|^SALL$zuHCR&
zdf=Z+hTKr*N<lMssBp7G!EoJ6qB$%W33JWUC(_I1gYOA&nJ!xX+D5_9Bw4C*Vs%RM
zu47gpF+&=d|9HxkDlx=j%%URHGEW%L>)>$@J-ImBZAfZ@wZeB0nG)8WAY>SG|B=@b
zNS9JqN*3f-T_(TwvC+2eanWEp&Pqk%Yk%HdqB$jd;$C!Ulf*kFgE-hhQd>m(I@8)J
zX2ua&X}+#m;%q`rO@&1>))ZrcQkc-J(59aurTp9e_m{k7?6t>D774#VlT(VoClqff
z)@w<PQWL5EJVh>d(tRER6V#J`Yftc@A*2hFm10muBCvMXvcUtNL{k^8LfTYBmb?}-
zz<%$gs+Wxd6XKro5<R~ysas`-e^4kmesrH&m{z%#A^7Siz$=13id9mBQfyo7P~z6q
zU@_81!N8+iEu|_y_!>}6Q0f#w7bhWLg}v9BuW-sEZ<UzhBP;>atoKK>y3E_&^c9`R
zuj2}<>39mIG_>L`#kW%SI*NEG{HK3`-haei4+2>IE{7JIdnUG|H!l+PM+5iSUslwP
z?H>d!G}J|Z?kxkPT38dv#j%Mn7x;hPh)>)|Ee{2GKWIs?e&qG!d}DFYLw<ja{LW^q
zrTj-8gY<sG{$@=SLmH2cGpz5(n!DxfuVoN2uD1}{-a-o(5s7quR3XIH!~_dN;ed%S
z!+6Og>R}A#_ym^cyNsdb;2UYuV}Yng_lcGmJ(p55u_HQSe}If*K$!fcO}Y;=F}kE$
z2eJ0`R1nvS^%KqL$hYE>KLuR|Y#~&y=H5z^b|;m6eQ5lcvbB|dR2#mITwHP|p=B90
z9p0E2T@Q#uFUnqyW{U7>l?~3byQH^fuU)h6$rn?1T-N>Y3pDnZm{%#+IQV_lxU+&D
zyVT=J&Vwxfx)_RsoTqbhjOmFkooKGAQAwGgi;`yXx2TJDy=P^URI}iH4rQy8xtAky
zJk=FHiwKiKzsldCj$#x)Qno0)b!u5b?MrR-xr^WCBmq?X1;rg~B_U^_S%uBdkLUq1
zK64aW&5dO7_Tr;a`UyU8c0*aZYa$QYU2DT!O3)cbrRN{i&bzHwUEec2ANX#{l-D(l
z>uqfO&uFWwDApx|9<Q1}@7yIi4l|hD%-K$37_C+YzaQhfo<88N>U!B2ap$&Ah*?Ug
zRS5ID&|#>U%nA*6dqVWQCHV{V1St~vyio=Aw9w#Bm1+17?yod9EbVuto2(8InkSHH
zkIP$G&E$-8m;|hSrUXbf92k@{eU4LKod7{Ju0q!%XnTIv{5HZ!u0H1eA%ppdW-oz5
za8b&aeAU!;Q0&l)*$L*UQ)QIz!C%1^W%_ne2ywM7P#?P3%iPpgrOKgRsqoBr5Mijs
zgIg<Fk!d5`34mFv?RCB>rL1WFNB1&i5{XT)*9g-Dd>zLYfpIUnh9isy2u4}Ltn*~y
zcby$7{(ehFDV)n^(NBzp^^Bgsj}3>hf*wXa=q#MmadYohsw*Sr%$gK%b$u!}9Q<u&
zvnM*}g=eo~!Oir20>)xGAZ~N-z@eX^t=B`UN8C4lKu9W`Q@Le}tY~C_*ybWNR2!R;
z=&NCXftbV(l9Jk*GR1D);~CS4)k8=`=MNFJ^LLzEKVo23>+CnE+5Bq!(8I9t`ptM&
z>V6e?fgPOQzMa1#I8~v!eLT<ESMpsl(MIv{9ar4_v~O%{&+=2&r!DJtSUc;9km}q-
z5}8D1m9iDx4$E;uMgeWnwJ~nk;jvv$pm@ljS4X5(W9GcQ^nof*-Y49rj}iDGWVWVe
zvgFsZMuj-U)m_~2#zD$pd<nB&Uug6=6E#QIbC{D?ZM$jyKxtU}0UIxqbXNjz%9%RC
zs6#}eg*hCi{c1R`p&H<~=0CxBqni4&Oc>opc<G{;s?rj6gMY#bJA>bZoR!idEnkis
zSBzIbBN-tfu4rfMwgFRn&X6j~d=0l{^u^Vg@Knn**A5pDoJ!N}_zqqVSzuJR&Kni+
zE&qR5d&{Ucx2|mz3Pp+)ihGe#+}#QkE5+R@4k5U^6^9lm?yd<%gS)!~XoI`E>pt1f
zd%iJF_dCY3zaQsE{$wO~GMCJ?=A75Ot}uH<XGH3t^c^v-1pve!3u-#Gp!_@r@Di_^
zwyQirS;_k1uWFEMf)Ol8AvDJZDOU8$we=25yViLW1ltg19NQN$(*IDcAT-TWI$3J?
zFnAZ9H}=Wf@Dh%%xv^8%`wa)$1U*}o1X$|_*aldkyLfFr<@V!em9<#YZ6GlSAaAa2
z2ncNY|H)DSwtDa|o}oX(2FL44vDRk_)jtxciX@6CZre3Tf<<cLKRU}fn!5`O7^SQS
zE#(1_UBxJ%6VJi~!n(GKS3LDql%DVrF@kGo&oQpQXJE$sM$vxKvLjcn#<FSVrDsgw
zdD7EP&|Kdz&%TU)Y-VFBcT|*G^8!)4MXPg&0>HiwT8E$Tp2nYJ8RmVZ-oSd$sGRu>
z6Aa{cBT58Cm1fD~70Pb;HArXUigE#GIto@rvAkM7>~;2tvk*K3GvN=^m=93!$^F!G
z!^2}#!2EK@>eI57Vc|X>tRVv!U~)tc>PDw^myy)?3!$bH_mZZD_N*$r@C<QET~)ml
z{WI}-&Ingf;_DRq9%}MKtQJ`Qt;@P#tMcj?yJmYF8atcj>@<x#cR>y3=Zm@{Iv>)D
z_wL^U)1`W4uT!o^F^k~%aM)i6bz#preeePXNVDz0tLUcX&9(1@Ud@@(Hy@Bf;eugG
zTWl7GsS{a^-<ABULwDnKO}Z*aX2}7ShIXH#y2Mew8Djdka)_PCfpT5_AK=(jSruuo
zu!6#a^taO{al*9MifYF|Ayr0p7v70XS}nx_MC57V%xs#$aZkwVld;-Nh71H{>{7Vx
z(}8>(=NrFLd7{kE=kl!;MAqh}EhzkPO4u51&u|F1p~wKMc$M+_$`EJ__(!*fOb?vX
zsAG<1hLx8$VcW_&&w)t-bG*aLEVU~6ki(fEa&^ufek1w+3SemWDN{xIe#yJ__@rq*
zRb@KM%Q$nqV29j?E&EvKPQ6hRtgIUED<5FgLG8m2*O^~vIXejh@rD#DmoqI!CjZWq
ze*5*ED6LoUo$by;QP4FwSsw5Gvb>=h&&#ybRRo~~z{E47i1#M0C+%m=M73EXL3?*>
zR#vSK6T<gzAhtJ_Vgr<cl|@k~FMqty776qYU?QxB*XIHZk>Ev@03%D;@K*J_+qm)b
z6DjCX6^NDI`dv2RsO_2*Ilm-F=O&)$F5KfqUVeLx9+%=e?e(dKBZ1^CJ(;k%%033I
z$y&e0>T0Go$?B2#gRa>7z2z^_N8Y{H51r#n*WbYbm~&dSz=}TCkqQYQQhQ9pJg4rs
zL52>$$VpZO#ETIRyTFH^xKEj@#-S#_yXB#S)f*>8pY6zRjQ!%FbwX!`9dsoswtU|&
z#ag*b7kQnuSdxbj=;-}T)j+cdN@xTh$*Om87}h}EA^K#QSEc#aiwW|p2*R^DFAwxu
zo0HmeKmk?)%`>!6;8+X}UU%VF>kPK8>L$k?d#^ib*&?&&H>}L=oYz1H!N1X{-c8H_
z#_Xf1aBx9YT1mm}Nl$Ytgi~jwDIE=KMwYj7vPDvSE1$WPi{U{berB$=ZX&832YRI-
zDm0;<RmHZ6D?#?lV4$segO!*9Q6ziz`wA?1g~T<|SH*5KY#p}0BF#sZGV)Nxo()RS
zDF>4%E#n}32WTrefqk{+EHic>r&q07$-~|(7wl=wPwrj{*`1KG!us03*JS5I|2=$V
zcC2O@K`L~tz0F}^Am`*c#|__ai9-VLR4Uzf1QNQ;S7Qxl$ssQJ2K!US0eK7Zo1>H@
zcsg5yFZd!#zYDT7Dz?O}1v)doSyvx;SF-9vivqVbG?<eOjk#5dKN;t#4&!#C&17H5
zaJl4+p-)QoHBUo`Y`gWAX&K#AYhjsyfElro)4+)2{0U_9<ThmHxMO|xn?!hT^Jf^@
z{+_FUcZ`|yl+fU}7W*C&vYumVJLVQTO!Yqlo7U!|dVNF5t5J6V|234m&H|=G)6&S<
z^9r)Wz9k!}E5mi1Dq`7!R<CdXr)KtSp3&kvH@3<4D@@e?I5og=PAF{>GpfDy{RKaz
z#7;dgTz_a9j$nSM?Akqga)WH$><Ufj&D3G6kQnXX$O9dos_<S&SbFejHEOD0a8nK=
zGE6trDdX=p&*gadeDMui9!s-ty|kuWEFHpw=OsA=?*cc{$EWOpcJ)+bhAShOd~^5d
z3UoE!2{~9;oqMxWNw!-j`ka>cDPNvJqNZ04uVGhxF^&>WsW-Z^Gz@9%$ffbRLmO|=
z#+2Qj+~G}!IFP@$+l1EXO3WoYo<S?A=)oA%zz)Loc`w~JffW)r#Ch@FCh|D1G7;JJ
zC8C~$9>NOO1CjD+y4U(cPK?s~542h)1ueKi2RbmND)8PjU;XKGn^=k$)^-l-<{KSY
zTT@`~Ze<LJ_E?S1fMY;vp!g;-prLrGQ0z_0XG6t6PSN|89{5Bzx?J*X)d22i^H>iD
z*;>u=^!NBkQx;kugwHax>Y^0FQqAbfWh#3S(BV0OGd-#WAumPV={-6{xghH)i{9Uo
zcgR+;xtW(YRqUrIIj+9KYh!S!jWW@>_@}%QBYh(S<R$K5k$GJLG}^IfIEblwgBB>U
zrc>_&_=cmi=fU^FqAtCE{CFER9T%TW<PMKxS2>MQ(>Mc>2HC9y-gN`&Fv{_Vy;!(k
zxqPk{mF?{~#}0q)0E%Dc3vIb76YM@yOl6B|?ag^zDXJC(V|cOATj=lI@TZX00x1@V
zDdE7lilHh`Dmmy*<d^hyAHMk43FYhC91AYvT-c)3nmiVB`dyHX9`=%V6;BmqUREly
z*45X07vDp9Ki82$=bO$-!a<k96bAdMBWAuI>Hw}b*{eBgaXc@7ojN1Xnd}r9onE&T
z-$pAD!FZ<^7aXjA9hsZE37A`$kmz_IBN;e!_i)_WU8jpDQPx_yxFPqS-o^X<{M@fK
z3>+r1q(yN2&{?oXo}kwe1>!BhyA2anAA@dw?U-7Yr<EcJr+(eShXuNLfh|9-=mvmi
zCR6U7KVIG~T=2l*Ig!tJr_Tj$W)-&TT`s`qMhvoW%~h(_>Ld}${yL)mWhy{4vGj#~
zTO5h0L+wblmJ!Vbnf<SkY<xjAWdzF_|9A3Fc^+$3m{vDJvu8wrrw4155gIB>rU*YN
zT-|oQDF={jMDdF$SN)s%mh7!U8U>3G`zsBM3%qLZDDDO4UeJ&1^uNiqcKPaO;El9{
zm-tZD9Q71sc@HCLyz#TI;!K=x<pny2v^vK<c?TcW{_F@c*lMq@+C2v}N7DzBX+v6O
zsng#j*nIx=1hoghK+FGCz_gIcxxqX2&+mOOuAce7tzv4ru}aP;)cL^SZNffoo$PNr
zck1;j9SCo|7kXjBHa7|Kq(pek12JJFR|in&_&$4zGn3$Z2-au?PJ};I#~G%#Xwt}-
zNG4rrN3&(WBeqLU55c^4(rrbTo^t3TOLKo5rcm*ZAs!F5otr|A;h%fsPBW9PV0adf
z^eQLfGNK+!G&1s8ON;pZ67<<EmNaqOu>x>XVwQoURl;3jw75{={ue@^?UXdZr29*P
zAx{Ok+6nFK2@6eq0&39bsL|icxq;4{U7Jp0Zgr${d1|3eOw1hcIvm%l_vQ1jui4q9
z^YbeDsKOc})Sq+gCV7b%%ysjBUQ*%j2^}r<HDtJKkD#*f#W%Uc_CT%f=C)pHln6N_
z+m61^Z(51a4lp|n%kNsUh)3o;d>9>dgj0lxa(~!Uce5g90}p&e`|@3aGC%4pmHv#X
zrzsEObiIK7L-9S@XsL|HOVKz%@$ikkW%9Fk8SC$h{kXIO=mPhLHDWHsr9$ph+}3}-
z$!{y9;t{TzudbFhzm4t{3JA}QGE`Cv)`A6T)7?L776C-GwWbX88$B&lc6%CWsVAM9
zT~yTpve1Mm=8;wl&;iUiPEWyR(~oWX{V{zI+CYL1v$=;L!=j^)3h-<92mwD@T~<}q
zrgtpu>vG*V1d?|NjCeW;a=*9)Fe`;#dy_`pud%Y&vswIwpp6Nn^+OnX)*#>GJM;oK
zoxOr5v43=}J}_>-&KzTm_QB0WDCZt%x}p%iX(yR2n7dR^`1KoOFl0>g8TFZdz>a*5
zsC$VL0|#?q`3?<|Qf`sdxnC5iB8tMPvrINse0tM65^>BH-B&8XavDF7>akhj6O<@%
zIA0Q0S|XFM<@oz52~PRUyES=PesLt#mtH82n?G$TH=eOQfP~kk@ZO>Acas3+?6RSO
zl#K)3jas2fKiBvU0uIQ_D_FlH9CCk;bJ@g;R4%)pM`cYF9G1H?ve$L-DZkl0s>5S`
z%M4x}IWvyFT*0hk^o8J!aj;Z(=Vp3m#>16die@YMamfdmSfczQ2Ep7$KkMh)-|k&&
zJJQWv^EtRsi}&gVm**67M`3dO*c&dm9y%{vfTTRW$q9&de(B7khA)Q1(~BUAGcwmE
ztK3ACOgJw=0&m_9(l0+oSbcU=*P1%w#d>!>*!2q3%|S=K7D3Gq^_~mpdDv+`1?A-A
z)GZ(ZIYg!2E=;r|h{vM*N|6My+enf(xO+pIXU?tQ^7blTU4P>a42+}wsco8BWP};w
z?l0wkcE@&`l`&9#bxl96vdXtPUt0MbpU=ot6v*|OyWUS8EVZ^0O5IRT+Mk<o!d}4k
z#qpI)r3YdNbc4cM#beE8Du%*W63Ck30q3yjfpd}utqU-us5DI(KhRGSPv*VKeVXYY
z-+5ebcEIwLp5e{NP~ea9@%eoVlTqO>_P)3T53R?^#VAEg#RrF)<L*Umh`6o&!W+A4
zqnxp<x11Vz^ATqhKTyIb6nH&>Pk{>x?d`B)@{Qe14}gc0TJ8x#(q!_qOf<oN?<@*=
zUhU7&!+JSApxCx>#B4)CxPVw#E9gysHU~i6H34R$?!WKA8frU~lbXc95GUjgVr4vh
zCcjO(T*wIX6IO||kk_%uca*yeJoMTQQecfST`d_?_hEHk+4gqBSC!cO>U9z+Mhnl&
z0dDl1Z5#xG9Q8-LSRsP_LIL*&WoPbfRN*|j?3-UpdXP2LV-oj$u$igWK&|{n6wlDc
zSc`TjeX{PRD+ygSne2lAQrr*9Fv3j68PBNG?YI$rI6*ohx!X?UqxSj)(~4|O_VD<|
zjUt_`qnt<%H`V)lZOzlHt9Mf;8?$UiR*)8eV~wD@WUf8Q<)$_e-v$#vE>{{orD1~8
z-K3267ec{pNnf%dLQ~u(&i!th_;84KYN>Xfkn3J)k=0Hc<gNe&cX1*i$+us@OS{dV
z#edsUsW$zP#e2EjYmy*&(~r7i(4KQ9<RhGVBqCodj~tQH7SBcI&V}7AFgQSRl4G0G
zJ!K24>NS*7YjP6HF=LslZW3prI?g?GipiO4Ig<KZ1Eon8UeGDl)iygek{fr*ZnGAR
z6yYOaBFHT~a-W&ypV@2{D?x|1*lKkv8qJ{r%?Y^(blK>EMd)IgF*qRQb)3j#QvW<4
zO3rKOTMI0fc=4qjVk8RBiFM`@2TU8PUnj-%Kb#i0xO@v(nvRJ#x65vQy3&oJOO&l6
ztS%zi>2mEi%|hY?a*gKMZ<{F7^&ajZGn3FMUXZv!{ew)Jb7F4)s(=MUHEO&bW|v0o
zYkbTEAMKZ?H}WAp&+pE#Q^<sqUJt!#+A5&VnatG8iGsBqr>t$ob#o{lWLWu{gSSL*
zTqd?8CPe5gqBP#OQB<y2!u1A-X0N{8Dwsgo!B#*V&1@akXvnY}gVjh*ia=+TCKwf-
z(JAmaT~Vl?Vg2lpe1O@m<+xWL5SksENo7>uu`0ZG#g1+>ubqfq;wrr8(StkDK`eGj
zy79xdOZ#h54r|Kz#PMV7eeaoaBulHf`H>S-MuVgYguE_x5)=FP$rY&iV#!CU{*1jh
zG)nD&;A^@(r_@bq6I1&l`J{`<-b|U=l|MdsR8EY>Gek}mjz308=(9-Nv{FY$@LP*<
zfx0{%%;kMoz;s5?5DG&KLz@7p&-07`jTIVeTcpjCUWHNPg~k#4#MO`c@}AKNHN;bd
z)*M6a5=RoJW|feTR${D{Lwsdxd#A6VW#^3@-V3_$`VmqM*m#|HYpg14)Z2A};0Zdl
z(DidIEv*@8A<zq)-#WVQ(R|X!4A6$)+1zW?m|4Bmw;@Zt92Dq$e9zT6y<NI5n%k5!
zQZkm&fx}+)6*LzQmOHA@X<Vd$5XJ^FxvVrkR#a8-pIOGTmh>tT=>v-O^)phB1}Rhn
z*ZgBc?$R%#P-A2CW39zw4Z#!T58Y9W#UJs|MoOL0F|y_ERUG5~2HyOiR{^cSgxC-5
zAA53pXXQtVqm^mjgS|O9gVlFiI?kpfX2W`X-1vQ*i=XVg>j_eP)+v}qwCkpi9ZVG-
z3L^5xb<S2OxEBN_Y@vmP*#o2rNz*<r@$nGoG7&W{kJNh9@hF6@VY@Q!O<^A%l-u7o
z|MHOk)rdwHC?jiZ%iQ}+?sYBx#=*!ZjlRAk{TxO@(lOWixl*1=60pF`MBrEH03iNS
zO}WgbRi70c#XQ>Tv%Z20^K7O->Pi0In)rcO_^r!@x&7+e2eJ0dGfl1X!lpFMgZ@yj
zqFc%g#fvvoexATKpL;*R&Oycrm7YOYv5~P6#@xG)QH)6K=mVqLB2JwQcXI=eOory&
zo%?X<s*qatU{U!2V>^GIJk>Gd<bi^)9;P1!TCHvA$@AI)&c6;?EzZ~#CXXU!(nV!X
z6}D32BQWAh1a@YkV5cQ9t~q%6UDv{?b7vbDlu*cccEJikzv1KCSXSj<y!`xv##bYu
z{epXm^Enskt80@EAYXMKz}iA|0cfFx#hDp-<tvR+oABz+6-{mFfy4z!+l*Wb&z2oG
zG^Z|VnXgvfe&%4;4;eO>-rT$g^g)244F*ESX2i1v2a2q<BPUix%@n6lql%haGWxU*
zAz0|Wc|TW8Ho$KZhxQCnL&V<e84h6OL`Kxi>KU_B>VE7(vZ1>ice=HTN;L(t=~W~@
zz(Yv3Y`*C&aFhP5x7S^EnzY5hIxDGkXfep7+lrBrjcCU~VuB(5E(!`RqPrH>_|fo1
zS_{g4#B&fJ_PkAI?M&ng#y7tn0=uk>!wIrP*Nl%SSihv}(#dVGUa*ld(4uDNfIjcb
zphG6plgyOZ)OOvH(gLdXg#6BRS8Vy_Zdh7+o#pU1p!cr4o2CBm0eAt{9~3LqJ3sZ3
zn5l5ayfphhP|7f0N|2Z5%a)=SVJpVh(&qO`Qc8wi{T$)NR?|*ZfU@`YeeX_@fOvMq
z`u&z(x@z&0QB;3Q<TI;HvsMuRC4<yf>o9L8U6Avqc?@D)tJN7n_&N^WftW~p92Fw(
zCdaR;G+~|!ba#fWXEs@iCvR=PHFl&uG1BVfW#VV(wAgjR8o{^ECQh9L7a&E{o@T8;
z22$w+eXm}g40-zMnKBV)&pn0T+GT}X<~Ir@1w=o4=cX$`M9unDvUizPU;P<&^|GSa
z@|^9eXkvX&>Jai)0v8;WysinBrCFT26QyZdmGWkxn*_AfA$tZ&ZKoYQ>6H#!`n*3*
z7*eM@2N<9xn}~;;1`3`S{V5J^`SNA0-sB=5&Iez~mHSHs4Q^CXwEtjA+OrY3@b=HG
zFfDzke>?WO3VMCd+{Y6T;e1PjF2WDeX<NMa@|<30^i0ew?IOo^%K7Z1mz+cD`kM`i
zx1-ny2~&FaqkRo`!URRf=hUx!Bev)|E6r*2=ZXBMiSok<ZLmY%GS_tL`|Aog=>r%Y
zMx*!(sZ1nJ@P1CpSL?L&E8T;6VS`K;?qcKB{WaL9hg;WI^^AAvxyoEREaR0d&~{vo
z<xt+8mi)1CKzTSS^((VvqS9wKC#R&c$pmMgfUY|V*zHUY5b1OCSX!){n#YZ(z{%w7
z0o7|8(yyDz4SKPaH@M(yxlOE~gOj;NK`~5g)*WC|o8(CoN6)75@#W6Jk*3?X5JD{E
zv3%o22}ikKwS4LnUDTE(FjFls^9e0%LkpZ9z&#75JI_r}K4x?n)TTWR7H3}@j}g_9
zdE9b&0*sUOEmNNwXRVEyE(=G?v2I2&2G`UDhSY~p=Gr5bNE{f&o`#(ZcOcjV(^;J3
zcQ3U36qSYWs8^BJYs)0g9KRAM)dnX_6&|-+A67&KByKQKo$N{nFkTpfoIF+-`j$95
zI*LB!{0N+zZJ#I?aw3zRr6~IUnSNo72ZXA0#%;JK1m#jLS@d*~!|P2H(eLyr2p;U*
zh)dgP^Kkwj@xk9q03tp<t!ituhGvS;enTk*erNGiOEL+(Vtg;%0g>t=dcXdxxC)8W
zu*AGi6DDr&P-t;d+{z6NW!}WSP@sLkD~Kep(NxMK{=(DaW0TDxi?K(-+-~9`95>KA
zz)CJpOAw2VqWOUwaZ=0Uk%lzo<`FKY6$&RHQKUMJur*$RD-XVj{R?4;Cp*_*x}EaY
zMWLg%rM|A&s)i0G?c^tN3QOQj&G&epNsg6k;>f9AAX`m(0g%MGO{@P|%kAKBB@unJ
zkm<LPxgnn9yz=KG1G?Xq1q8sMthY*Vj3wQaBhDX8BxN;Ihj#UbvT6+>7RPy8PsNId
zz7wqOCCIDrjZS&hYdg7gYo;_;+}LosG|mH9NYV$=Erf9*3)78OwUK!+4=C09JmX?1
zJUrvT`xu-$?%oCRl$=t9ZBL<mzqfvPvBbM6S1SiX9_@?nU4wjdR^oe&q9g=OHx91D
z5}Hwk#Pu$M^Yhp#?`_yN8&x<6mbEOI5CsfY%~xG?#s9k{n=hYmI*ll&*pE(FK;Ud2
zbL*qn*~=T6-*R2JEOFf;abhY08%02CA?diFLcKlj&s0{`4Tka3Z8_HCPRVrHZDapB
zR@IBznY%)Y*)8<PX=MX+$=XJw(*<dG+7UI$ErW}p9H{L$v{7*40<^HAr@s(T;o?66
zE02j9CSfPNLa}vx*UMxfLsOOZy5PD*NBJM4eDCNLOWTbxCYD7eXD>~%>Sd+ZR*-j>
zDU*q&!-}IZ{WY8v%a@e#iaCSG6Sy3OoCa*|!&e<}cD>W#f-`EeJf_k?M%%hH4cN}>
z#J{6Hq96RkQA*1A=kLq@xyFe033nBX9(hjZlDHL0WGfbGmFx}8=BgxHLpN*Lv%=`E
z1_e*l#d{{OL~omY7=KF-z@7&ktR5J$vKF2vI)=xO{ZEX%FW~j7wb#&&j#aouB?B3p
zKLyUA5-O$k46pvdk%gHK&+-K(-pfx)>rGi?oy$~H^%_u~2S(a#?zcgt+uBhpqk;iU
z?@Z(EPyTQIGv${}Lvfr(0f*<AYlYYj>j&fCVhiHGeUBDeCu&d5Yg@J-+Pn_NT!k8P
z94c&5;OFSz9E3BqNN3CXR~a!i*Y}=NnkK5-kG$+Bf2$Cp_y2{knJ)h4|F_XsaK$+A
zFFL~Lq@<c`O`0)<YN45N6xB6@pp(c<8dX2exo|@!tMF~a;2nNRr7$BHY_YY$B>H1x
zd$uRYnZvhq(_QX%V+#o>C`cpV&xil7!6|QtV7Ll_0G}G>>=cU*3|Z(yEMfclR)c>b
z*uT>nXmHXHp<ffF?bZU?<Vm|>l_8)NwPmlp#yky{H3><)amv1m{FiyAFYa{X+`Y!#
z*S<NhE8c$=SZlJR4~+;44ldk?J(_gMwvB696Q$CR>SH@9jI4BKwWw`On3F>^EK*&!
zFe!A@77!qJWPbDKZvOU<F=Rn`%qE)3=?1OUnpWiVp!|Xr)F6@U^S>a=-Vqe!En+RI
zo07$!l%{jyYG%$gsVrfV@qR6fTJQ8PZpo)5Jl;j+)@uzUdF>Nj!T6i)9nl*Y=<oo*
zlZNWkNiNg-9ep@6yQyNC<}^8e9epiFC2Y-}CN@tO#I{}kz5my!MZN_~IF)MxGtqyy
zfVBwT;CaaNzzpQ;Umos8J33;Wl*U&D6X0VapcXkj^ZteK?KivwU_%NHN{Ri`LG#M0
zhMma%gjSk2oGwm}u%$;#?Y$ES@N?U;lzW`%a9F0|x{&gi4b~F&Iil=;P@k#CC>0qQ
z6U+jcFZYbFwde;rI+u`#d`uUONk0@C>B{;<=20&Xf#7m8a~+KfGL;BS5RClOWB;#d
zPo)rx&)>Tjft=ekJWI4U@@pdq6WGWhrZNhsIdTVbd5J*%S>UvA+HlZY6=TOGlEKcO
z9zk<fM6h)4-eTzh2X(k%vbCRcZQF1`Bh%^#m1Mwx6rtW>?Mb+ov?^*Hx)vWpI_liR
z!rh7oXS6k`CrgkUuF1p`5D5v<LtmxBibYbHDx7JbGAk8GzBqa_#FK)J_BLC~^iXCh
z212}Evo+%Y7jV4|T<BXXEvRjYTX5Tso97yW3v*?p^$z7+WqcSwl$QUei64mSa}Ydz
zv|F2+nj2c;6bf~YwWgna%$qdHJ|xk)X>WW>r4-mx15lz&x|u`b)?w?!CJ@4Cf~?KC
z>N?s&yK12@WmB}um47VWe>ebZqyVkc{`hhmt!B5e;t_pG5a8N|bm?d~hB0=7X%G%@
zkXwzPoZed|ndW)I-jHjk8~Zw#c!a_7jdt984JK=<o4S)A&pQD>`2IX&|7niY+zlLc
zq@Oo)>+x~sQ7|92C&c@+e&$HqP8G!x#wEWM$&jEV59YDCzK2BET|R8ZgY50D2LH#K
zwLy?k)QJ6&HR0Ttf4H;!$)%OW-Sm&{%VhE&^`cvAZQkjm3^hiH$Wo>A*~0_ou|a%s
zA4j9({+n<S^t@YVeXFT?^{=dn<|^$V50>|h{m9CUpUq0h-AnX6$$GBuhxeUyhZ*Ey
z`vS30kOTQx)^y>^)_Rx3i<hW$*@bfse=edwcLvY#iDN@D?|fG?owvnu4ge^cRlhW|
zJj!ys4e>}D*M;=2h4~>4)XT52qwi7T)dCb>F_!}65TscTZ_om*Lh*!=$#Ys_ZYq`k
zVdX#O%!ZW@Ydk6dd(VSZb32Q-+DCs#&nqZCgePVJ5<b2vfrN|;vF_(!7FU_7tW!n-
z{IuDl)&(BFOWID`PLSoytQAgxClWVL5s(6z`TukjaNS69sOuBg@l|-pmcF%-8S&`_
z+flg^_jO3j1{jMBv8Z^j;lAx8mgR(W>x-Wrjbi<1@=0G(-r9!6ms?7JY`6dGsYeFP
z@4KpoJ;+(6>GwXNM)LGpvL=PebQ>fSykFTee89KgdQq0yv7{-o7Tp)Bc--O4Ntf2<
zi{tM;!#iJLC<3qGdNY5{Gu+^0Mbys;2O5nDvqpwW1dtY%(T~-oCipR{jz=>T0I{7e
zJ<NN)w4!Kv)+5(W!Xc2oMX<gjk;4!Zhf{plUDHWAyyo?fv-(fl1BDFPC1>hDZyp$w
z0vCP*-MZx#hU}6}H;-B5;flm`JA&o+-@evmNh$xVO-BC`)`@5fw5Nl3$}FX7$0h|X
zbdhZT?D&@xFz=v|%o~){kg@ha#!Re*q3@INK0nr*COV??Mc(P_@vp8pPcPlrpV+di
z7bH8TE$dp7e3|J0ZZ8Nzq^!;Fwls!2vKQo*zB_tr`ti$k%u63#s@|%hjXiC?eK(nI
zC1%(ge{6Lz@4`3MyXvfnW7xT8+)YY$Yq{`&PujJ`Fvlv^GTsO;oN0&}xZinc^82Q|
zr_-NYh^5&8=G9b}zGc77&ppJG__>h4BR;hSw_cX+lyfF({9i^c`oPgUh1VgxoqV>+
z{@8()EntRNbn*3yGA0on0ym4?8u=>bmXgyrAh&&n<-|^HeEl_0wcrb0Ld7|U1u^jk
zlfbSwB{Q6T?Z3{?*W#}B;^lhy@vYaPFebUIol4XHz(yDQP8v9zkpEK`pOX#++1XFY
zN$gK_Rl%RrT)O|S*ZDdx)U^6iU(wU6=QfYZG0GCk64&xXWnhKjLW(98)4HGrf+)fO
z!(3LGC(;L~uAXN-aw7bcru%N|!O?p5zEd}i4#fz4YlKo+WcFV!VAc)E7zZw%p4w8n
zm-2~<K~&OOhT<kntUYY~uTY7Z2Y8jlU)*|&`aBr26cQO*^9PI9jclS1cBM+RjNqBw
zHte*!j9LDx^Oe48bgiCOE?H16)i)X;0YqE4MI;L--Yz=L2oO)Gpd*!yTU3Q!`WQOZ
zTLZU<EM-%XoM=BL2=p}f>YLVLZUqNBuPh7p{>uc#h79t;$!J~SWVG=6xFVMZ%(zDx
z%SN52+10zPg=c$fPSp02c~D7#>+YASvO!4pRf-$dqN?t0hvn&lGFuI>wWl!Wt?aLC
zzjZ2p;b+4P$fYRL&7U3@L)LLgr<%Pd0BfjxWnY1^0_*588#tPLKej0ba37Ta&`FLM
zgV@;#GCytqp3<DO>0U)~TwtFJ(Z-#i8KJXAQ*GswK*&jbz5MtJ9uWT51s9i$!>!Qc
zk2?9tU#jd=C|fG)Butb#R<@*6!-+s>kszb?ONAdd6B{0-0`pf4m%ZMC*$U)}Ea@RM
z$FN2b#0!2T=scYM?$5~RACU=;A+eqPtw%RZIXqi-dM%A)L(YYFwDw1=O9RjHfGK7s
z)2cQ{vtKc2U6>i`)3R`eaI~nspy_uDUB#;o0>D4kb{)URjnKPz3P{+rDq;Q!3rs$l
z{@kAC8}7h%YzE|5oZI;&j$xNgxezNxm(aV&GPXP$ti|~u++e{fhmscS0#Qv&@B(7z
z_@Wg-MTzybklS&AhZSmyQ|Tx}v)|#eS*QkTg41~^F)_I|925Ls4MQ~3Z6#RSC@|iW
z`W$QL0M@(qoLZ94O6B~{A)Ew3kWk|ciqTxbz70@<<C4y7;y+=Yd(Di9oGY_T1oDd{
z5LyZ#IC~<z+WE)f_rHRQJe!~PuKbkb)5ko~SzG{1fI_6+y2N&)%Ui#Po{&ZkyVnvg
z9XVrO6_oB?>oEk^w*W=yG<*P&=3W+F=JCI=b+d*nMFkmhk#Y&r{%I0il?~fg$Un`)
zyQk|MRL9O4<LQ;+KFdJzAkptMj}o|;_Q+l2*$_Z%(|n1ys2gC{!x$$V`F4ag3Cv|?
zL5DPs-v2@L187XR>s~ar{;0X=YPM}thGeY+YR`^4xkGC=%|S9W&Y9kmqS!X?E4z;5
zKopiAH-0P(oKF`v7-6{Q;j*`S^DbZxh(!JpF5db_-h>cIS^iWkq^Jni1rX`qUpY+R
z-CCSi+;n*;vN4P*Vc0@`6&w)WPUdMx8$7)|a;VikPE_5VJ==>^Xm{3JTjk3slDKc1
z^XEhVaiej7LyLX|7|$=d!Yso}Z1nJ~?=61T&1}T<#&`F93dzj+J-#k4T$`D>!>g})
z+K^akb4}>n#lrCmfmIRIn|y+{Q2Xkv<|mmat;ihFfBhv<kC(;$%M}*D;#>dz;eLYP
zx#jKQ_XS1~`Rg1AV1UGFTzr*|ypInBRC@|e5WwtW;l*26%pD;3%ZNd3B-_y$P7jc0
zyvMC)^r@X7fwwv6Raagem+yJGh4BQi(0))rl&L+V(D)$#`u_bRBeLc5`Rhb$MeZE7
zb-5evyMv|-%XLS=cj4el!m!2m7pEJ0@U~lm5Lj0UAwZs$%_7)Z!S9@21}Ax3pY?)L
z$ws}?h|~~U@oimSa=(63>kmbq1bLRO5Ohiz)5G7YLkvN2ng5dKGS&}|hc4}2^QX7x
zlpA!l-*=ho+wlK9?+rv<B_|I=rQU$3tL+Q<H5A~hF3WDql9vgA*HJD_hLwa?106jF
z3E)xlzudV$ka?GcUiztPD#~0hYc)|Ct)}47Ip5joiF5Iq)BsK87O~-2y_Clw-kb*_
zH{~Z3rhjZU09BtJa4vqW1Fy%m`3-A-P^o~QxB_2X3$6@0SG&Z@OkD6cYT>IrDc3x2
zl_jQ7qmZYM0mt9Al#Bn5Y#KC%k<KlaWYeTHHyOU8z0>u^&j=GKn+g{9Y8MUk`vhK{
zAgcTtr1R~JAvXyYM2=D(#2xwNxmOa>dvgv0&eRPSWY3omImT2<kzZndSm<|@0VpWU
z@<sz~N0jHEyWVy**yQ=h!Nl1<_TT>E<~t^S-9v#x5Vnj7Ey?Nosa$5LfRbl}PdL4Z
z_M#<Jz?4>+)~0h85&6^yus3O&4vDB6c~VyJ;}aEvN%tnozD>5_3#m1u`u<X+0ew+`
zxLhADB4O$iU?i)nQ6H-|BU=q<lQd>}36}*)P?iYN1_&F$F$-fNzgH?!6;ST5(P-Of
z^$ao(V7{Vurt(#{#(ho=Q8)6=Y%{4*H9L(Y1DKpS-DQvDQNj)=7}6hV^$jO5djsBt
zi{$iJKQeP0pTcj3%(2`?GkF2;rq>AfC?Ghj?Qpo0iX4bNeAz(nFN7Etl>!>$=z3aY
zQ**2V2tnwyrWw2D{d4fZWS&wz6O?U(Zmwm;$Db+^X836mHpb#q2aeD+GXj4YN1bcc
zR=OQ4m1gZtZ%BNzz^8>%dn`%phN&;OFJwlU3GcMMz+ioMy@!h-fi#SS%~h@}p5*Bt
z<b{69S5|UB_*0JcX!IJzy8m%-OZUgkUBqKsqh_9(qK}|nZ-A9)b@nx>tw=*h)>3kg
zS5k@WIu4p_$t{RJEC7;%K_1$$C6cfa*CvDIhr0G~J?kn=c1MdV+RM!N!KE%fQwtlk
zMg~;qYDl*ml<ould|i`?Oa0kpAN@e%nb0$=N8|J;DQ<WA8O9n*xQJIV6<$R=(QaF&
zrm>W0B|B?U)->~@aK=MfBWWr9;GoK^DZhH9my`y8`pM_O0*Wvcnn{_~?`=iC0kX}F
z`iPxDqD&q08lXvcZN*|mV%Kl1e67zM9ozC)3R7(AcjS&b1w`_$M8fW6UoA*e)O}36
zV3H|n&MvHePMY#HnY)snEtupPf@e4~-0%vmF$Q&0ffK5o6r6L-RpI_GzjY1yWz2Zq
z&^v$jLBPm#N}PCCosn6XpPV&buhl@v>GU=8I%_V{UGD@Ezy197^tou2>b0&y!9Ev$
zt4y4r9QwrzbeRcMaYmBoq}_Imv*rW-ks>2~1?(bnt5N$`wN=Y|)0K~sr{@0bKN|uK
zGvukiH~&=Z+%(xV*G>e8k(`MK9*={7r5~p%bF9MbUKoDLv_PZHzd4zi%NutsoM*Nk
z7l0+UQ-T=yug$ZzJf@cRTd1V8;~(YDqF|ow)7{6v+QQOAJk*dM&iR&ls))&&wY^pq
zCH<_rz5Sj}BNm52t@*2X#NdEW+mD>Zziz|(+v(w0v$gE^=7cI<Q6&DVa7;=r&I4Tk
z$=OLsxc0M1iM&z?TbaHg%W{tQyz)C2qIT9Z<Cx<O2Q*y;!t{cnGz+xBQJ1XVYnZen
zMC*Pc?D(ys9&<Em8ie_6m#`9dppR9Ev7!ykA}+&@^^o-~BouFf_5+Ht_l_9D?swZ|
zY^d_@4M2-dx+j(OVv)Zo;tdip*haMit*H#c-g7K6%-wI22>Mj9y;N26Y@Cud;pwwB
z)YO=L&<l}LiPBs`*Cpp1LUq~;iCes?pu*uD*}Xcb!kj=N(--F+@|Z}CAbUl8NsEkl
zs}=C=#Et6po)}(8&pZ~^b~)y<fkSOzP$ZqZLC!fd!-umdh4nFPQ8^$K#J>lbaoQSf
z>J|%F-rV#6X}x3f{dRKf{i8MqtdUIG+&15Q??UfK<n9A>WG@*4!^iQbG<7Ttjg{7A
z(gNMYuXbR=a5`1@nlYxGA4ohd3P?I7WtsP<Z)U=NQq!4_8$_TQZ^q~zn*RDJ+BN0*
zN6xP4Etwi6ezGz4ZQSO7$99E2=ZMT;Ct`hzGmZhyTzxwufWzjQq_O5A$$?#aI2Pwd
z9x?KgcuZl#7*!8oeKQ$JJ4+pLhZ%}6%B8^puh=rDOo<4W--0)nJ;wzTm^rlGC%=6&
zEI&k!*f~JibRe-Sv38(n#=xwv%Py8|n6Y?yfZ=&$2L!EA_hAA^ad#13G@eB9GZ#ta
zAG|_utZ5_r@JweRJTF@F(urY%Vz`eze(kok@H-9P#aAPL^#LPssXli~s<ZI$M>m${
zkIlYA>?v*ejWK4lrO4!)R#gNOn1)Q>lG)XFe(Hir*6}ks)_jgB1);#JmGDyq+o}%L
z^!K3enQz|unmjA&O?hhkzNPU)>E8=YkQvz#=vQ!Cbww@NFo+AvJ4k-!nyGt|B(a*}
zfy9HhtUD#qgo%HWXUkGlKqEutXy0+ZCBf*IyXteL9A_(;Eg;n>a`U%;&T%%5?0sb8
zvT3J;0^OKn<V%+15|}AzG*#if#vWy5BB)*{weXVi{;3=VU9tepp(M>!*X9eaM`p7A
zboUObC@^aH5qkYBwT?a62o@PR!3eo;BkIB#xTjl;sOEGo+oWL$uERFQeC3S#<(ISP
zP43JaCfm#dL7!Px^JcrH2irRSgW*ckjLvqhrj~iO#Xax9q-5(JuDY*5cb(*X+|MpX
zCDr219Z43q(LL9c)YXK|p}=Ybp*kx7<NY%axsJ$38~#^0$aQ|tGGehCOYGWbRM(0L
z!w(@|E*o3UhzxPLCZzj{qc1k~)AEUs?QtE*BCZDXHbfLw_2qeZqI>2hVf(KMI6q_0
zQ#(q0Sqw3NW+Tko9i`|hs_x9?s?zj8{N)5N8ngY4ejP<&cT}t%=xOXbyVlOGbR+}>
z9n}5K9KdK)>(lsN&{6M2F4WP>1r%S`8~g76R1UBIot*MLC&{Xvg-0IMmDMfjD|;S0
zAkn!D;Usq{Bfm#@;rFzQws~bi_hbEu#D0jq{r$=t{~<FoQ|um0X-G0{u>3&~yeqcK
zpcbN_Ajg`&wACF=dMqe_gv7f^3h7-C$MMVge7Y2>Jx6FAFFI0<&>)0~QzbeMn7h2w
zI_`#T_H2>l>xwjxgFgs}ZSW=uO_na2o|uhSrK|NTPUjWAt$~+%=C;xqTi!fW+^PO&
zplwZs8atv$F^TTUo71}~@4G&hD$7U<TF^H3E4u6d{W%T(pDYb7{cqzWr)om&W8)_$
z9l}6N1ZHZY#0^BM%fA+uKDgkYRYqRY(v(yYO#7-=-AXCxv#QG{%MmnunCVr2#r>U(
zieL3Wo2}KSYX8}<J*YrLU1lMg#R!mp*`>yrxgIi^t!SKe&O5TaKPS{dHbe<3w|=IG
zoPB%<5``gURm)y{Y2$MGR^&GPQ+MIZM@RkMHiTEDsJky6vtONBEP=u8)N^dLenPcv
z&BZUccc?QTE(eT@Ogv9?+RmtAWP^c8l|YKlbk}b_jSG$BPG85x;l5C_yj-<IJO4`L
za0XWy3r(%~4pdT^b6J1rUFjVg6Z>kw%kGF{RKh~doU&p<{Hsgy%I*q2JMAvpB{XGU
z_4+Rari(GNwX##V^hXE4kA7{YD9$HU(vB^!i(W~IL(~ub8eG+<cb!%2In$FK1cdMK
z=P%L|$1BJDjpNFb8dGJ0e8rW6!zEg+J2H-SnMN6R&(@cEc~$$W@Z|E=CAj=;WSSJY
zy$LqazM|o;oF(JoM&oE9XIoPDMB5lOuak`+4uQL%A=(9krUtwpwsSG>4zssc0$CKp
zL+dvEEtAFT<Oa&D?&AFJkWRs2tr>kDMEsFft2wAfv_=ab_4Zxfb-yt2GPzIiLMrAw
zFx2i|XmaqSu!o%UK(1?sfG*q4gZn#M4DBeeZeD1)GkfcLS!}GY#(MqIN=eDO+oifY
z!;SWNp%W=Bcc`Xnf)c_D2#+AE<;Uq~nmwX~<^imy%4GXdM<hn<rW?UN;ocm0bH?d*
zrl5ig{bRw5bvM<+0dM5`gDCredj(ra#e(Qkqy?@O;;&2c4Uz%Wyn?l{1_*n^NtN3H
z$=esdfg3jJ_LIb4w4rWv4{B;^+Mlm>n>9HO-k_Jf?<;P<1g*&4QYIRCtQk75$e+cP
zt>uEhBp+=xm<UMru%yD#LPlTzv)-KoURTo2<VN?VyEU^FnbFh|C|?cwYiSKsAHdSa
zf*cc*NS^8~4rU(PEgRa_pU9-L6?_&d4OuK6lhoulsI77t7U%eTFraf(Msu%{vX2j6
zl-!zWBBJ=5Dq4C<Nj9AMjXuAd2L^drU=aMIYKBFj$cg*pY#Dw1Qlh(ey^cYqV-iY!
z7>hu1mAim@$N}Aw<acpz*;^{QVAV#?-Am4<xQ+C(0ieZUJaF=eUe`2`pk6#yH2u%~
zQ$=}{Nask-f^u<0>y8Df7-bB&a;hBiat9E{)a*n3VSt_HM@8kx^yEBvAWB;(zqPFF
z{GDwo1=xAoe)j_GiJ_1pf7({m29*?sd+Nu{+G+;68-YG2f66n&vy#|D%m#nOq+od-
z>kdAHKt!{nh2<7_2fOVxyhy(Tt(uL&HDijx;AB8}rC3@~a|Y>})bWmFI1}$5*{tV&
zrq$z}4|Oo2WT=0!&%LX1Jh6!dv>`g(_qM3tYN?Rrfj1*Fj-!(dK(*hL+)nhg^Uoaf
z{K(eFsK_;y+x|ejlZR|hRqSjdM)5Hn<?A|zS6A|eQqzyYEPke3CfVXurY~x|1nb9U
z;aMzNxXsQj(T@}<J8(r-<WW2ZcVJYxyaOE7@?x2AmaUanJc@Fc4?PK~)+;6`g7xTN
zzQ}%G{LLHH)9nK5Ya{8)gRPHdTka6#1TSRFXSdx88x<Usq2h(F*3aEvWCn~A;Vl4q
zwbOY=HT5SIg7WMMD<@3>A2E3VI9z7JcevZ?v*S|}8%8ec0THB2$!!5<#WvSR1R1_Z
zG{RX0O<lw&&B{0ccP%(2;+V|S6m8sZv!VUNTrg^xu&r@8U&omu{n4Oo6V%+NNp92P
z8`3#a6t=fh7zMOKk9<g&z5z0S3|TiiHLB(7SUd2O+<qA*kMV*?SP7ep8wO$ierq3$
z#jQF+jJbDn@geuy>iBAax}ia~hEwfOwW@@rWhVmmcE~rPm#@xa2vcTe@^*4??dq`r
zeL_ZQMMkOg3hqsbY?@{&zi{GLMEnURJu!NxJVWHAlQo5s8h<;6G@+7(+flZ<j;Wm5
zHNaLPTcyi;r$$hA57*!lZrUtPyUM)AU8II#@f*sxzhI?IctoMei<)x6DW`TS-ULk)
zsNv~1xrxT2GY|8N9<vvJA%q{(!C~h+EMweUyqEi2-et?V0qoOl52gWb0ZexzA5qu|
zJOfmn`eqM=-z<8S;#}~4wJu&?aTzTN|Ee!|nV^3Ik0EIR>wbZ?x6xwNwkOTQum#m0
zl>T3Y27-<Pv3xA^e6YeYocsjeq0!i6mJY#Cl*AE@^f#p8r9E<PNpoE5(_R8u$pPwT
zRMcJO`1Uj7$Vch5+anOmc8Gk~qJ$5R%9gS9UF7#~DYWEBEA4;;UQLoA`pSl@7TJ(b
z<pp|<Q7su$UP}e0PxZ#p-qCysJ<8LElKp!;C2TqkItUz|!~+KtWGmR0fB-a4NFO09
zOF|{#nerP5Sw400;1wzoug_|4+`aTA-tR8^xAE>@BWTIN{`P_!#0((INA)H{j9$x!
zP(xYirfSrNtGgdh{$DhijQW^n=Co&@QEpq2YwjLC9bZJxg6a*$E=}c~dDz2^u;=O2
z;6X2|bEi`qMP}oKU8&yDBkLKr!Wm@;Wr_{ZjcoX9{3a6e*F_1W5~+!Ld+Ym`iMLV;
zGrY`l_Owwjdh;Yivf!8;u#3S?wCe~Jwr66G_fb+I;ZKZj)rMZy1nzPznsEY%atDf%
zMfio;>Bi@lwpn&UG3)c}EpE5mwb1%3;m>he9c{rltRnqdPL1r~<&sl^b=>9scILC9
z%lntTlf`-O`V#nmX%V01W;&xf3-7eq_pOd7li#iw%z_!d+q^cwFxL<n-4Em=s|mRp
zv%h8TnImP7b5k(n<2z?L+=xlT-e%eHS8hjmtkC&Xq<g`8Tmf$@$_DG|RaOkQ1aAf>
zRe>Qj0g)xA2i@~V<iS^0B>Cz4Tk|ZT4KH?@;7k+!8UOM7WPe{}v{mc9FRE0b*@tdU
zC;09i1aISUwU4~b7^%(JYLIfk9L(VVINBz5Jer=3s#l-!Uk225FS-rC5ZA+U^d43{
zA@N7=m^?U0ITH_Z6~{BEpDVEI-|aQSD@dY^!xq95e{us1(C9qUmJivyholQAM4}=i
z4k5&Cz7QupA0ud0UBj<$IcI2`2II0FzZlpqRi9^|Vm4cJFUzFmwPDUL-HPv@0uCA7
zGeGC5Uh=Gwo7h4mKlIij6Vv`g62U!4)Dk1sUAYDH-j7Fvjne3?@s9BfYUI-1X1-Z;
zgyXmLTHp#pIiJrcYDX+F?Y{jS;6SYLHbdTS>WG3znXR(#GQ=Y3R22{s7`YbEWe1#~
zj-EGQ`L&Htvy8HuGfivj&R4-Hq5^uVdn@;g8<(*-y;OK5*&7D!jp1^VM>aIMzl`0*
zG&g7wn~v_F&u@VGDrd>x)<8y!WK=jJaU`$5ael`o|CZo6&iPI6>WE0`+vlmnN=<db
z(?VU%PC5kiN897x=ly35S@gP$`Kp}w*CW$giHX|>J99myRbpr1z3*KORqGzGL<}bg
zeYef(Whqce#Qs9~v`waZ##cJBJ~%%-12nL2h?C6C-|#>MI|mGcXZEbOG)o8sVT?!q
zRrz<>Q>q3AU3U13iue+7vs?lOITGpTV^aNk^AQeTlu>?<H*~&CTVB$~mfv3t<P3p&
zl*7SKpsORvagSLyN&5o2E;7M*osDeyJ7>v@yGae_Uo*A6P?htgr-7fU1_MEE2doaV
zkT^aGKL@;`Ue=qWaO8)On4RTj!^o%E$5N4fXpxNl8!hV!v80kk1CfhgdJ4iN$>$<W
zqa#n#azm7}dOJPMykm{QK&HNY+|(av8bB#1BN8+85+wScC;Vpx7Im|`n(Xx*#|cq|
z`4dDeB+W>0G@R<m2v0m1oQsxM#k$R%>g#mn*$@J*`z=kXftWG^h)xrtfR_JRz>K(V
zIFU|llW<j9h08sb5~_Q&B2vfj?n*a{%lGP~+pCp{K;VpWe;*drdR(kKxh*<tNGUNU
zX3#fB4)G!nt(iU-2l7*a1QL89j$MgO(w(bs$h$(7pA&x5VNbLU*}vcvH_*l^Ie-m>
zup7-7)iq~Gg{D#`4jTPt3}2;01?euILOE?(>7gmV9nOUuqLv9;&)DJtPf0(G7X~Fy
z?2yRHv`Owwo(X1m=WzGD6|-WP@`XK<IqOWwv6VOG@}_tdD6Eu&&j-umG#3d1F*zKa
z#R>@W{<D=W%lZ_@>?cUpl9*~Tv=XNt!?lS(zHsq(zLksV@hx#`tp5pIw6Qh>k1qd0
zpt=>?-`j{<l=a&dc0|BMQrBNIs<@Ex3|-XhNEg3X6K-bCIE6&lP2esWNR<>0p2q%;
ze{o{4L7P*ex5sP-1~E>h&`Vq5t4gDM(cO76`wO8pAj?|I3r-XW5BaEe6wwn{Mbrti
z83R?N@e$xJ#P_@Jb6xQ@Vxpqnm%sjh-$YQ?%TlyO2s3V8`Ly0D?&b2u#l^|2WUO?t
zD%>@QqK>U}Tww{PwHE=!S=j^!waC5ZZ*1$!5;#}MX}K{#Xlr;uN8i&y-pXZ&!Ef>v
zs<RRT0hhbBSyT((WfkdQ%6(sWl<V%L&l1<DEf+DkeFigmz;U^%UP(d*nSi1?6Y5WK
z*0yzBRI~sf#Z1@G>&0;@mb2H=`tcr9O|$cS^S#H*mtlyTxKV5HRx5Uj+kpQ0WLSHW
z$9k;GrvwZ?uDNr;?D5~Kp-v6c&V7X=*%_ILog~wcGs=whF_%t^d?kiN1-yOI7>?j+
z-IooXtxYQC6)B0<l3ebYul(DMt2PrlvU(rkq%#=0zDv)tic~Rf07Dn~`uRs57%&+m
ztgolUo?xT)p>n@grU1Q3wMp9%Z3iEYdR4emII_IQ!M=6fhgUURt`#aEZE_f&INQER
zqWPtDu?%vdA+I-PDd<kRDM$Dd&$TjEi9srq-Ki7hy;?Wxg1$#up35!S?IR2cyCf8n
z&ta`E?2^hxR?h3svbMSrf<&4%qipfsW{!xbp~o%huvGu_<z!mvMMwOA>}LBMP_ojY
z;7{7*<>lYuzA`(Zatm+9rWUn&?psp-3qc~Pa`E=KyGP|rLnzY{wje>cRgBd-ZmBq2
z9%$w6n2VVpSKjgF;whx!_+jNV&em%H{Hr2(&X>q#y()@Qu%!li%vx2~@zY>$vaDAe
zpaY>xz*#3&OBMOD(567{CW@hYR<sqCRzR1Ie6nt6z}Yah(P%h`Z*Q5b_99o4xe?AU
zfi+8)&CxO~B3f$e&px>|4V#Kr69$B~5PjZ6){%qtMZa#eFj96Ja|-WEp7#9Ky(|c&
z@lkyL+tB(x-bDG@;&%d<mVw{w64|?r&f&yBfYd<qb<TPR4rnEG`+3n2Nuw6ZCY?Z{
zrXkNSB(n<iz(|G_#t%3%{)Ld;{^`17scKZ={=$9XWM<RNh+<wu-p9N8!2b=9ZBA~a
za1UN|{`qY!>4REj!0%<zK7&*C2-&Dd`eHz|-Ty<|cSpnZetSz02|-Bonjl0cdY43t
z=-sH%jo$kNQKFY1NRa4dh%!d+UGy>-y+${B8S<Wd@BRJm&G)YL{_cJ6djGJDS<X4n
zv(Mh2y`Np}Wp)Cr5{v@|<-2z7A0HR_NXDYM%8ZcH)@hwh+3wC%@(i#ap-h;J{ef3y
zDw&RA?j=KkbcgZ{&w-#u_b-f>wjK*>K--77n8Svnc0u)NL&I5+-jF|E0M%$JM;0sX
z%es9G(#LYkGCnlkT_MF&*2KoPX^nmQQ~JOhwFDdEZ|@M05905r6P(rO;uW=RH)(n5
zD0jPJfr(_|w7cx-YSGILWZb>C<4P6n)k|_iWqF3MCL9U9PFK_#N1ChLg!y&_4eq<u
zC)X15eNx}5=&tg%>%n8eu6y9*Rr<31vN{EYt3qV!3>E=__4AShGIKZ8=DHatCp#5>
zM3g|hc3yJdJa}Y9KXyFe(%nhq$2ZDXm;@6SSmK0HX$mE@NINn*RB~xbm|<b8h}Wza
za=0I&LG>4GetU}3$f1MR{p<UeG=B4Z6YTs-Lf`;Oe@XdqF6=0>rzpl$M!RtI)JIdT
z@WtYC3X0obX?amJ`ycp0_=Ih0z*rgg#meN96PfqPQ!yQ~s>cMPr==DR-b=BR=UZLO
zD1t=CZ`N?rr5I4nsG;of?E<xXL&@negs5tsmfo)`7ijwGOW4qR7{yl<8eR*B1s%H8
zfgAgBs5~4`%vlC?OpW~US&o}eV9myj1d47|*Ff5O;Mwz8%lOA3Ye_+}5qh7FF<g|K
z(r{uo#vP7rxT@sJM_^s%qx<+R9v^qDR0PDc`{yI{oCbb6c|oHc+htGjUt90P2&?Aw
z`yT|BenN&?1L;u3gQ6STM$S3g0!B|pn<#-$e3Eiy-kdaNws{!wRHU_@`H@bM-?{W>
zD^H4VB7H;ssK$l<8)~XE2LObyzg+-kB#k!;z3y4BL=qcjHr`y3@e5;@VSxCeNf|{j
zZ+1j5yFa(!zy=$4pdD>nUS_i?UHyPp@?dx2G3Fi+%v7np-Q-tOTR}dNHPLt83mf5^
zf5^)cV}pf!MCI5({*>{kKE7e~R;*nu{QJSSE#+x;(Sn=}wIh4m`fl3Yl)}e^m^9_b
zk5XDaudPFG1X50lpI51n+VXm3;Nx|qQEuv_c$9fs56|O$j8`piGlRXZ+c)CYTwRJ`
zjeYNDu`Ee!_)^S>ID!UOZ!O&Ti<(|_c7@|%HD<3->b|Z7CdwlOXktySxUAs*MQHXq
zY1i$`Q?`!@YaB;S3P$`)4c$}u))ZQ*B8hrDy-O_a3%Jbf_zJ5Nx#OC1`bc9XP7Z<<
z$(bh}q8M{6PIup8Y((V1A|Mm<nW5J(rd>9Ow*HMM?NIUDkXgQxGuYI*;LSUdYPj{p
z>IO9hg{IG;9A@our5N5a(Q@<M&9tA@0zs!-g1uJr8VNl0nBuHAwIw!nv>AxBfoo_;
z*5msK-V&R{Ve>d%aQ6+ZlJhdqAIT$faZcxrz1m}WN3GI`DxT-nCrp^U&spfHofG6<
zCsjdz3x5k+Q7zI7ynNd$;jHt)CZ)kxcg~Z>k{~U*846;;L?K)}**@~mw1l_w#>I>a
zWiJIXO_z=Y!yR|=cd8%Gvn$w8?&7b%CaIlmm3_3jk#(n560^EF$Lp-K*fqyS5j!Kv
z96K*XwBD51m{lnFTX5Xn)hK7gXKN#H^^9Z(2SbMuqw$WCq}K4w55{JTD9~WVJ-<{s
zQLTvbmLaCQ+bW8={*sH517(M#)sB~&7f<cEB2WA^fD=w;h@aqf&XHKWA;@4Mw|J(P
z>XA7!_|D^C0`cebMd#qI%hSs2et#gNBRDixgOt{=DJvmV3Tg3)M+;kZ)x?UCc6O3B
zzR<uLf{oT&7D|@S*iur|swBqGVN4Kx;pAg(@7Pt3&nNg^jBII}3ZL~zm52itA2Y?d
ziiK?ha;7Fw5cj?u18uM6r*9s@noQ6QH){x#%BrQU5ijbYSH8}unDCMiOt-4*!_(SC
zO%Nn?h45W2p_H6YW=9j}<W7TT8d+EaKW(`ad-AEJzl{BR+rb_jmgzMmX9)4e!He!?
za528DuQ3g=_Fa>P47Toi&3l9?cb00X>H7+`jaIcYBP|XX48-O|#>rGrd?IcNJc5b(
zJuSBvTQFJT!mL`QI%vg<xc2gqsFB?xG{>wx*m2vvc8k&t{&4ejbOD41%8%C9#R`&s
z7~i*t;n2Dwv|jTIgYu77s8vlA5>V#$>sx4<4G5V38&#~>+cztKn|{}f;tXgoj<}Ju
z0`jY)fpe2Gf6heC2#=>iY6d-OA(AhXc-rRPq8BH@SH2NF#p{X>>*3?&Z^bI%tj~k|
zi%zpwxE@HC0B+i{kll44cF5SAagSe`vV~{@H;m}JYYH_=4tUIJE?NY*f8_r4Q`<gN
zM!Ihi&_LB>%sp~|_NQ0CZo=~P6W2_M2blMW0uADT{=HkQT$U+ii|Nmx3;D}C9uoK{
z-t!o|ljJU-?tQFODR(XBN2yt&E&P5?sCr2bT|iK&SLKb2q18=8-Y<+{d>05d*0ZJb
z9xFY$@VAZe{FP$qs|g1fc!}4Osv%AoxKcE1C4Y?5%O6|22r&F$7+^(L=oR63AIQis
z^tH<Wg<(B6P&T744c@rx*PT2$fb&DTOVBFccFT{g0G#&zAw1lTrOHO_T{J@zsEpez
zF|If^*ZFeH%Y10ry1|MiSlK_|jzWgs;}~J>u8FvY0x9YE*0;BWXuzVaM)ac%l3Y<I
zY*bhEvA3pS@M%l!<URgRK~Ht5)-9#pKs;IR*_oxO0pmg)x7R}_CvV_4O>cGrn9e5`
zTIQ(})srXoOJnw*3<~0o*{kol28U>BzXi&iax~NC>&srQK}^oUR|)}xoQw(JHMlZl
zEsdr`?|hHM$8Q#qfi@UHtJ*bKm0sv`On#aXtDX!6r>cWNuCx|28G430vxzn4tOVTP
zmz@g_bY6|{WfB-}`ADQJe|bIbn5LM;vGZ1pqF-XJo6emlVZJ5pi`{NBTJpm1^q4lq
z5Oys&*!}88GUiP7U~VYP?X0;OG2ZwkXEglwlhRE}opyV?79souDU9{>Jiix;#k-WF
z8*dUuLH)>R&YxnfO}(DPjzkCCTU+<ESE3tS0|zP4;!9A)r5k9zEotl$l_DFI(e{Of
z*ISRn)8{<|BQ<SXx~Q6!M%Cm&L$lTlJ``s%lo_qu1<w`wg^}EE8_&6VLb%#<YmeM#
zqWWX{W?8>xGY4dmIMIf)`G9Ww>n6(Uoze=>d#K&c0Hm9{dM0`vRi7k(x>9&|LwI*A
zZR2r`uL|+htc*SXY`orf%=edYzxPH+ba72!;+|BY#KWGnfzrz5&RHF!MjQM7`*fAB
zuvAe~52Ap>^mA2w*&%rpe#X~A114A!ETfivw6;Ztta>#~{Y<+KVw|_|IRD4-P4m*(
zMVb$DBtM0i5<$qa5<XvXeZ5Y7m9-;wpL~I)2+vHep=TL6tBX@N32or=wT5wh#J1wW
zW@5X`;Ba>V{}y{`(d*P?V&O>o#r;{i$3TEt@Iw{gTdMYV+V*)nuVlj%6PuemYw!FB
zXFWmh0r9ICE#-wJO^VgeuCx!p{>-um4yn0dkyI2c7fq@&16t_0GL=ON`Pw5%ACt3}
zeYaW@W?Zc)uF6bVURZ?&ARbO5FDtIy%l8848^_u0UT#u?Y&{*8NV&v;zz#~Z+9~@w
zt~>r6IH?+SykI)9+%%$(@2lJp)LLRzODxA&xqJA!zsfJni!licBS2$#c3jMPsn*T6
zkc(e<hdp|=&LG8+I(eBQ<#FX>)dxPp^i~+u2(p8Hh4M+VP9KS+!dY7pYMp9Cwa@8V
zvW-I*O<+2e<>55L1u!Nz=d*fDS-;BI@&2r%$~NL;elBK)j=aY$eX?e3g1;Cvl9x`t
zCzz9Rzo>^)DeEKaR%b*I##=d(%H`$@68ET+t4Dt|Z=K{jgI7<&tWWUZRn_ARF}~NW
z)Rq0zo{5D9c0_GrNv1(xErf^oo3mzfZirA7x(kX0*5AcYn`gWRu)*`2A0aJCA2^Gj
z#obouy1T1n+hn|U<7s?w>n8w%l3QK#vCbU8=_z^xUYT)fKEA@{i20-;Y)9bp?VTb?
zV%Cj!4L}{qJ*yCV{zS{kryfa4^*z*I6(|UFodWi}uECN@6K>a}XI&{Xox8B;k3Ln>
z8?_&0Bb1V|D9l=V>2)&BZ?8K(@*}e+Y^`hhI8&C%JI7#1V!h~_s<4L1OZFzj&a<a*
z-}EvgcrlX(bPhK}lmKBt_T$O$mmWh&_1c_xMJpk5R2VLv1U{6t%LB$8KISNV%yuW+
z(=|Lr_PT_b3oCJMwaRYcQmU5N;-A3yOl^KJ4Q;=2#pq5$&+&ytN?$aoF}rLYH|X6o
zjTiYK7`$xMNSc3;0GgxK!_pr`&a^((j;=Q7iQmA9^Qg_|0y??sj2MqALVPc$n``*E
z=(a8=qjQw(fl{0C6BP-tuZ{ctSN7jn?{}$DTy>6FBL^2<a2OzpD09lH06KetxmA&>
zJG%+8Gxkfkg3rx_A5Ux0^olJ~8baD9M`g@B?IE18Pm{3X<(zT961DVT782ZTnS$=9
zdh|#*V}~Rs5{BhXmX%id-@X)#9RMS$td}BqPUUk__4E{<C9CuD?#Kz<4xMa9K!(t}
zCJNKWknKZY%tr=v+4uqnsID@u&b(BkarM!zwO<;-wAD|VX$TV6QPW+D-5+8z{!vIt
zu=7KTPCp>b+1vAArTu8jkv&CS!CY^R+>_2a7A%Ol&KBgg1x|vE_^Ck(^tVJb0c1|k
zx24Q(xA%8te`NqWY2l5F|88H{cF0p3oA)$##f@msT_AuH!4J7(?Xw@|$3t^m7xhBV
z-h3R$2MZFq=%bmv!i60ibyB88*u$Q|IEeUwdO+~2XI`Azmdez{*hVBx21h*-N!?yJ
zI^%AV)1B_1Dp(AN<Eb9hFO{OAn1TgFZ(2EiKjt$6lx=7;k9F?)HCkp((VD&*ZYggh
zYh!G?8iIAWo8Z4K3l-*4>As;tk;xpPC4unB?d}hLdIDj~hM0=>wCiAh?Nt!oFANd>
z2tk%zxPxNid&xGk%*G7X<_~^WoUsMQj3OqrW5+dbGu3Osu^itN?qT*T<^Q06W{FjL
zhg)H}wk$G(W!O$kW3d>#3s#2LR8DI9e#)(tu{IMp!q~glSE}pcF9SYbkQ>`$cXaRB
z-_r*Qa^VqRMeV4(?64m!CDIJuiKg_2z@(@*9?h9Qn?ccN?Za!m38d|UEed=7izC4~
z^oe%H3IvbguskqEdEwI`H-*UFO8Q@34yAv3Icgw8B{Nu;Ib@du15I_w59T*N;3He$
zGw%}=*6pQQl#cEun%$X6m%Zb?d&6RNg{M2q4NUtO2ZBF-oys$~fTeDXIPPsQTpqBJ
zqKsaZAWztq88bU7EloRNh#%(Mur_O5fVqD8kqUIT4eOxg8(*3{o)c`Fr&DqO^<x$!
z`<}pvI%_rEWd}Wd-AX-|Q=*SWuazBdE0o#Hy!{b;^>%N4?a3j>kgkR^RjxCjp%s`v
zV>))iCGVFy(r0#1eu0&gZ}y(*HO+BUDB3Bnar0J`e4>A#;YuK0q%nF880nJ>uFs(M
zh#TB%uCweBx75--KBNtdN~WU0?GDKO<7)<o?S@<R+YxI!V#Y<bmmi^D&)w#&Rp-)$
zxn@qDcv`$o5K|)xlQEHI8vjg_b(Vdw((zpHT&0Z?@?ot>WU?p$T3Zt`Bll{y&%(|W
z)IX)XL+rZ1zkVqn{NmuGDb)&UYqN4CZUE}eOTUox3f*SB{>UvG^7ZXnU&cM*o@MAh
z@^bD;K<6)v(&mXF-BGj+(>e@%zs@9Bv8k@6qN4svb|YEWb8n7zq+BKG=_thqWRJn*
zei+Pgw^(m)CAh!pXkOGtaAQbj<wutgcCcBg6iyQkVcEGF2aH2hdF+I(?Mz4KITGX-
zXqRk|o*I0sX35<BO=eOajaQd(C}%R^qfL+MwCL{Bwk>#aN}bNkY`3E+W#3~-t66RS
zTlUp8s>(O{&bc&@vTZcb=>~DRePaZNyB3T?RvpG9ciu`~+9Z5vuqo2DO>>$=^IZnS
z7Z~A@b1E$>@XAjUU6ix56%)1UyyfM^ri?{L*I8XhDgDC8OJz%Rr1diEY7!~`fPR^S
z{F%lv<z<$<$Cskkh*9+Dh3i`0N-)|!%86H|B;f{nZNE+^55G44I(c5%CDI%wfq=L!
zB|8%8^%RRQHA(Zlkm6;ef6&7#QU^CquJecJR1H_L?Ha4PRC_p89g<LpYFc4<GJh{)
zK5vJ5xoT9^fE^$FXkr*;!n4n+`~rvLwsge;*-FI%+%0C=cYZhJlWC@Xa^M-^CvJ*0
zx;>fZr=y{NS2qZ>aTglJBYJl+!^U{F`2^^3$tUXD3jw9Di+MU@_qQ%Ll2qBysU&K^
zr(HO);<|&MRFio0ef^k3L4DADr({#&xyO|WiZ&xnvDKvR6ViDj*uj(V)2@MhZh!?w
zj4VZQTB62C(-W_i_I8=tNVPG0xBl*NO47a#=2y|CiFEEmgC3uWD&rOWm+Ie7<X2TS
z*H1Xu@%@~at<l^hJ%t71W)Y8C%8H|5)OWtABpCwINromg^!+O1Y7KN}3k9--HotEA
z$aHqjr-EI*ZSD4$qC}A?^KY5I<Se>~UR|D)@=jX8Q8Mp`k^QcW9%(D=L?ncd$*Rv)
zbpsQ}5^x%=(45Vo8@jJX`6C;(2aZ2kHQVePZS*y84DT`by9n+@nc!!yk=VQA`LlIs
z>zsv3+dEp7Dm;#P8Xpw7?H5;cPx4(+8hqsfd3pGV<`)KG-x`vTY-`0RRu&;9l1z5y
z;W9TB?%1&@m;!fmK$7)4H~R7(Iw`Y;<VQDXHnEQK8S1n;=?i2TM#XR6<B4Fz^b2`q
z7MMgMt9WbvdxN-djuOge@Tg6H+bf=*3MjIz!ZV13jb)Qt1H9Woan6%CgoA1Cc0&x=
zrTfq%(3H4-ML6wNLwKesw;>?`Wf{8q7BYI{c?A^I$4L|dlOIYp(Jvtdy85y+vL7#V
zXDjYbN(!64T1+?;?#1OnvvxB&8+5{B^T7D8*`O3zDD3EC5!cP-RWV0)<eN87kvAp9
zci464F%J{C4VUR6XsJj1`29;%oYqBsyT_8BJ!l&<C~S@PTr`vHK9lNYj_5oP_>$w5
z{bKx!pIrXJdC=Y^hxX~p>)IGoE0Lr_HJ|A4^7m9>KQL+0EL-TRYe~f$n&J6OMA`PW
zgWGqn)&+$xxnmRV1!cc5D)EC<YV{WvqbuyO^129g3m!|0y6}J`*#C3&u@R`qX4l@T
zaI0OdUf{u&4c28SiYk-WYxK~mH<m-|(F<~uZ#iLN>vc4@S5+1>$)UNc@R?V<2Hp9y
zy-o=1<-<qciOZQ<;(D?Ye9Xi&Vu~*TD?+sF9OD=w38)C*T#_aLM@*76aVIK{u8!|5
z=tl4bTIhbX>_V)2I@V>^-ipoQOQz+X*f&A2FCT2t5pQx4_vT+W`W31xYmK@DM}Mu$
z5(Y-(sE>;o=6XHlqS~fhT^4nl$d(@_s<Xk5E*&>OB?cofFcj!-+ei=_+tkHRobW(5
zMN-1~pOJ1|a!BklgI?iPvq)?7Xpzs&MbaK8!+}AQ+dZ_&zkmIJFA<Ufv95^yDnqk2
zlnulTuCSgVuHf*ZGBbhqHsPmt1BiDx1yH*1Cbsm}dFpiSSRlP)B`g(7Lyoe8_s%-I
zYYZer_exu^EfOevSi&7gD|mrKqObS9J}*kKk7Rg)fx}GH_3l>2XKl%@OfqXhV;sk)
zlwYcFbSf1}-qt{#>LGmSlBn)G-5q*lEOU6%tP(eRRstx4%!2?c=Vfu9y|y#uvEyhF
z(d*YIOsQsRD?QOqVjWI7Nn%`nVjz1R<SF=RQ<i)9t<e%Q_VqpP*7!)q=qh9z5K8EB
zd0CMsn&92SuYbwG)p05yK|caJ4zXKFH5<3fcxHAub&ECOCFd;};oo+n*dtO>{WlV{
z>H1A|Bgc3@=Oy{ej7G9US-Pj6Bv@Eju;=N?_w<)jFX9R`0$pnX!@ogMGgkYLVF0y;
z57j1jjy)r#h7&bB$4_LvnHxdY*|#qtAHS4##+p2&&C&Wouza|`)E%}lKCj1_lh9My
z$Gs;pLObbz^Fs#<H9m<|*BqwN?y1il-XJF#ma(liz8143npeSychP!JxNYymU;~T#
z?Z@L`=ke`hI`S!7BU}lldYv)oV+EyAWod4{H@#01goMmZ?rwKOf#9{~JomxXmSetB
zUfrCMoqe9uV4fh`k;#2pVVXK~M7o#bYZPhoq9cCmH{>R-wZ8lDk9eb$D#|Dx`G9^l
zR@qs)llLZfO!B{W+MxMR*xg}h{$;9tl3ZwG8JdwyjZOCgj=!Pc($^CGZg*Y^r)E1Q
zNx?|T+vcq72zkQvGo=i0M<-t^hv}l$=Ae63Ge*HrvvaNAJXEg*#ZyNhv0}b=X<me=
z1qz#Q2PUd-Nr*l$9N<XKfcr2NR+D)ySWoqC?6R1}+RWdsdrsW{Zq`9ehYoc|i9w+O
z^@h?ol9Pj9Ny$|r(4oBQEQOHxoA=|7HS@RcSoAD@F2tHlItw0?K1j+;^>ncW`{LPD
z{fw|{tb5PeAxJWt^<8R8(p}VKO%B}5mA-umDy>W6*a1A~iUIJ=sbf4E&~DxOS2HXM
zc=_FgS;v(@)0(b3qR-ToAyI?|u8>E~tM>ptovJT_{N&LgDK56A47vVTH!<sTT~nE&
z7{WPE1mUZA`26Cv$3WAIzLsKpRi3~BkLEwFQyVr^{sNTfuo!(5eEpRy>lcO^-BtF5
z#%3I(Aoh9$U3kKP%ku5rKYn-{G;)BR9M*z9PM_MWR54eC=!1vgB&#AkO$Ru!kH?IB
zy|vGJ748Y$4++P~cuzdB=f1i?;YZDhd7eCxV`GAM`pLCB`Ho;&%}VU+zN*h=KazGF
zsqG3hP90cP9YM#N0}w_J2yt0g=HeIiH}6KfS229|MOA((pxH7e{IIVZv(7#HY83T$
z?HOX;<h{ht%Ip?KZx1*iwNX#QNUrCz;MynyrZl!%PQxK;vxUOr)3O{AU=T35DmS*K
zWzO}adtZZ-15dk_dP2RuEo{VFJae9RhU@7(OJwDaRDF7}iP_TzDwUeZwu~p^`_MNU
zvs1PYL9nlOq=8{QD>U3Lght;QPa8bDnhAjZ>&pAO2k94whABtT+34Py)g<O1kppkq
z>x!~xZDSFQaIv9Mtu`gCDDUi|guT?(Z8&8>V~Oo$^aQj+!_YMAK@HnOjOR5(iJxg#
zC^p}Woa}l^fz9%5b?B_#r+{pDpV(zcQ?%ktHX@hK!hit@XomcmEf4K&zw(OyLpJK?
z<*nl9Vw1arv3awtt3#%?C_A1I9)d?Fm}3WpF_fPZzLZQiJX>>poj);aex)#Hd~<Jo
z0Y`lsGy%&b0%J2ZSn8_1qjq{8h{Rx_i}q=>`kBTb`oY%zxZfG;4Klo!G1J8xiu?1u
zH_3;hm4SYxCarHxr?`bhHj`=4bRgB6@j#FXgczsIny6z9kNRx5yfcK8*@<W(8{wD4
zf5iwC$1%oGRoU^DrDkNHKLZ`5AlTgVct^6XOh2L&$a`BT&NlUC^4p)mjA@3778Xj<
z-t1K<I3~}ZcRe^ow(Jk<<hI_|KFAS3<*3oOePhv5+rc(f8voe1X5L(!Hr_qnVMIId
zLbRz=9RWHvdbwFq;PplCWhfSjI3Y|VVzvV{6g*>D+Qg6qOBW4?9{20OU`MJ2QB~>T
zSSLapLwVwb3uIy(rWO#>V&vVOul1jiMm@J?C}P&)Vhe;jeeq4s5$&W+>?55as}(Ou
zrCG)Nwcas&-EQUYKY>`OB#Xd`gjq&1i0_Sfel{Ef!U<49$q_fgb6G#FrE6)Jns5I6
zohaqc`15)*BA*L)k4yWPe3B17>acSoTnB`Q>f^83201LiJqt@6S4tCK+OK1-u-Hgu
zr`%U#@a{*QULuOmxnwh?fCEgXt5Ak~KXs``sj|~^BpR%*r6oV-cdcT-uGYOcp`dt{
zqEM#z3nO#UL5C2f(>d(r`7&)(5V9*emCDf;TbqHGh@=oYBSCC=66@Q*Js)&#DBkCK
zB6ofGC=SS+g4~{lclf{9H$d5!CsX;y>vg5Z(B@PN_tOH&62^JYJCyY`!a9Zs$+Y#=
z@==Nhdp<g$$6zHOmrTTur~@TKycQHCKecv~vwFkdyX`?5K#Dqzgz8Jhfozpe1>ZXf
zHvfqJdCzocv=LuQ_4YfA#alDAbRXs^>QE|S*hx{nk5GM2Z@&!j!|d{PFDk}+Ij0Y8
zl6m_~Kcxm14LuZDbm0{ySwi6PpLJY8h$+7CRhDq3QsDPmNCD1Ri*U(QDBbz%wcsTs
zX!VyudlY5G43&r7EY1;b5*|Y6r@#0XxRFq8v<a`ovz*;0CX=N}28%dHv7TMdkF?Zw
zLcBuzXKnLhfEDSJiVmi}s)+TAW8>6qO-*gjd!9DfKje6RL_W!U%gYvap1G29(4c6B
zUs%&v9}+=4rHMoTaP}xeXmhfjRWn-XsNZa~SpU)2-KWQV{AJ-8l%p>`@MG1))xM;u
zX0+&5_imvZs<tibh$S)nIZs+K?nXpC;LXbDpyQ$S@q61DGfA-NL6}lxJKRQW$g@!8
z&fAaZ$Vcf4SOhudXS-@%R+=i0Y;W+Yl$ud&RSC;`kI}^RL@W&DJ%i%-E+R>3YZ=kI
zjv7Nrb}tQ*ILO%a=c^%KhF%;5<O@_TMGLCdY3h|eCIIHLqfem`%QxgaRaKLGvWuHO
z@5^PI;(6x7PWWeZ44=753wSQAZoKB$M<5C`b-3I4-oWpcd=j1&x$mkzsS@eX)VXAD
zv`S45WimaPa=x7Cofa5i;?%8u{-c3tiAuCNRDWPqt=?eE`ORAb*Y6C1$v91#)RWhU
zn69vcl^2tg(`8JxF+#8RX9PnoJ_w1ABNP|$jLXj%UcHZ^tB~Ch$KzbNOgoIl>Z$vM
z5zhAu<369>2r!&AeXipEMREO^Ntqp)Fzw04^hnerK6}tc{zYZ4&C-%G-|@$!CQsw_
zUIr9%)Nx^Vr2Adkm6vr_)!$a`ehr+ueJD#H+%3^CG2O&tWXw`M!bb+4W@vM8xiW5g
zMEJ=}B58*g+0IcLq-*ANcgD;DTmHEFbp#upP_DvT7+gWkgQ3KP#8}F?<rErFrY$0y
z7ut_wB=VxTa(-)nu$$+gzC)*p@!%LvS@gt6+U0cbk-ZqUSWI_<B<@cbzOnLHeh}3a
z(%0KcDB9d9w<&3@i4C#uM~EWc+Zyd$P#h<I<`Ag<lDmiVy%T}R)k(>Ubu&pBzqqAm
zqEhu3bdsDwZJkt7lvG^wQj=XV;uNe`wzVop!6G-+Jzr3TfYx1i!|NE|;b@r<$jW*b
zi3Akp8O_bMntIyv|ByTDeR#X&c!Ms<rTM;?Bj5oBxNT0#w5c-MZv*EUvwizm{_90F
zHgy2)WYxk$MV3hUNz2-*xo0hbo|e1{CoHlmxwa^_Ip>Mz-e!rbN#bT4=xXD1@tK;~
zyDSZ;vnc-CybK9=LPL2S7u_2XQ)3Or-)u#8>SU6(`h96#9?|5)WC^~E=sj1vx_+oW
z?gPZXwmiw`FN2VBH^ExZWL+a7n}9=cW}(Yx+wq{t#&n1ae9J9>sR~FJXrD>?@>SYd
zydnPSO{xV$=3s-T^r-v22E2m)0IZqNK;H`T)r&O#SnT19&EPm;YHIf~x6+5NBX<@a
zG-%|K9<Ge<nl(nod?ufbHS$KY6jEtM-N+87w=ZwL1%eH$K#~JZ#usmbucnUPcF3<^
zu)_VrOTitIn*pK+6Ip8}dZnv$GBf!{rL-z|UhQqk2?Eg`PXjZ3bIX}R=fkl4y(pj%
ztn&m8&(4|9e5a^r$Gj47eAk4D!Ig^~$*}J)4E1OdF_~wD(#+LcTQk={4}Kt9yAC^Q
zo);z1NZIt${hqxERg<dJ1#%&I1*S2!e_}|sLbLvbrYtFM>+qu9z^T)$Up{)fl`(*1
z6wUAf(Q=x?8>QsU4p;Zr8<dn{m5kW3=Tj8-pgX@D<y@(ezCK|mNfZyn3ealrwdE<O
zf;Zkk0uO2XQwS-`M~Bk)7Y>9W<lwrAvW^^I(5A+#@5z&*-=o8qi8Epvk9vpfVv>Gl
z@Ha;)9wb9OoiJsS_XIMcbnVs76L40He80+yy*xm6UM7MR_$TwlMlW6_)JyRcoFH3E
z?F_vZx=AnHi*<WX@jPXcQU&CmKf4;#MbF)lLKpMvwTc=Z**2He^uA?MQYeOt>ll?C
zmlrhS=&wkPSyeWH{nfIG4eoX6xMFxjxp2FPuGhteWC*8sI6h7Cw=`|2d`I?C_{p0G
zIdO7Wi5dBgK1|+Lo$`(iq6J8=;CAgLPR_RpgZt**`1RPjE9aFNDp^n_1yiVc#+;6;
z&C(?9gpGAdM}77e2{vHhQ_+?Y1Fytaz@1#(YhB(@BL^h2Qtx77es&#g^lVETH)1^4
z&C91Y(l=nU6cDYB>y#e~kS+?q88w9+a3-0$THj80w=qqX?ic(qjWe4VY#@+nUwp2z
z{9Zdg9=tT5y!Jya_><zJL5v&H9t;9WR@IGc8-+Q^*5+Z&#!{+eb^9*Rh2W)|xTRdg
z%v^@7yh*fzB_nH5%uQSQBFZzY^l1c(dofP3_DuLwgTyiNUCjWNxo+^Hp{huV_b{j<
zxL7ofj83^Z#Cs_Gh8*eT*><pXFu>or`$3^Jdyze|#sM$p(?;g&NtkV%M^N4CorQ<t
z#mY(=5jJd<v(GAI6H2Fv4E@Q?H8>m?>R_SEcjoT*Fv`-5M+K`R)Mhg^d4;kgB@C=n
zG5m^fFmqk#$jmWYbPhsvlGnZk@taPh$=sw$hInXopyhzUrQ?3gc`<(1T2D>4;%|2Z
zd@C<Q3)F9({d8SMx|#p=p^5)MAae-`awPs4{|WFbhHAqtuV;&*p6`(#_}svTwwqXE
z4G`u)vlUy*P@1<ayQK+AU;8m*WW6rrDJ~JU#`@C!HvG_8MUI9(wUN39;NF18UWBs4
zb|ohRyf{Hr6w6m{SUZEe%qfJ$HsU0bqE=Y(2h$81b+#UXHTzlXj_E(!7eO-nA@M)Y
zBq&GnV6cc4<xt&SGNRiJ?{JhwjyH|;{82ha6ZhkR!EvnLn+KQP48XIfq*|`Q2w0;u
z-yFe}DkBLzaGf>`SH6TRWajN=6YiLz?6>uG$*Ldc?V`f$g8sK|msWgU{dx~nD^#mf
zCNvr?o0JX-T)&i=gNKVz<#>5IDIOK>atDWoKCewJ->r!_jb=~|Rv5G2vB$jo*s!=}
zHN!;#t>i5~tP<$wn!imMRj!abXV7~$laZWae3vWZj*IuuTX69?TrhnRFVV`$b5=}&
z@Z&V`o|C|;2Sa9C@r;Yif_AJTT?|YRo72JA8>t8{Gv0>0_<$n)vQ$O~9x?jSk3H_J
zlw|NeUL*d5;SS85j$|_}HV|egJ6qYp;C0`DyK~BfYo*4m6tuJu!iOw4p?TinQRrH{
zsd2$MZ?=?eflcnh%k$aXty6!pi5fYx6=%G8<~(g9FqPr8W@(@9ZD~}y=y?o%Hk82%
zqWNSei$ii(t6<hVq4D(04SX;=e-IjMzeI;SYhWN&D2lu|b5MB(Q=s?f1rG&0nl}7N
z%RE|og7d@YB>mH&5A`0!kVc5{)m|A|_B<um)`&J;afDVcx8Zs`frM@CsjQc{3-7Z9
z>f>|7i-T>w*9@ec*%1t_Y%nJXepUc~uSk5MgqQDZ@sXI^2QRciv9zxO<4)oh;%EHU
zC2(N27~SWT-1x}Fyqbe}XS?u|mhM1&kh^>LjmlLe8{uf9ir&O7RDv{T%petiGUL1K
zZom94t?=2F%4iK8l~nUVm=`sY<>Li$6wA<$k)ZZ10toATvBR^AvH{v$@&S!pHa(Fz
zG-dPRG|ahFCC5*Hg8WH3RUrp-&oESrtpAp>uZse-`2!^^E@rHq2cE>VGs0f4gGViM
z=zX&2ylJriZiiD$Bm2CXt^07Vbe@ELyR9OqJ+?zfVTmrxqs}B|L(kM7LWN07(@@j0
ziXk*4c68yhi3d`7UQMT-HGY~TTFhB-<A}yxyB5Fm1;wBWS0&|m(Iq@ike)5dElB_t
zTs{l4ci&dx-#fA9+pp|tee(;${me`<9C<m4mKhU!=?dKxY@&(fx-H_Ut;MQ)R4-m0
zJ6XZEAENPt$=*|geGSg?E}8mz+4ENKa>U0Kbxz)?u2Mq0$XtrIwt9StiaL3j9PyLq
zk{y@IIT{LMrFk{Uqa?-xuaN5@w-gC)8ud^MVd+4p_slmjD?58TrQ}gT(u0J6cU=Fw
zU6n5v9$I=Vxr>eysaBbAEAg}Zr?;+1dfffOK3ugmUuv%%aeRi?=mbO09iVavuay!9
z%^*Pq8@oU6D^r__dZ$RNi~|fTUmRLE5AO7AUT6gQ{lY*ncApg2Wk$IvJy%cYIz3?O
z0N1{IA+;jZL*uNsfcG?JyFG=>x}|YoXG~tSnDi&)K3!LMrwj`;K9`#B`?;QkcA}c%
z=-D+v7m#%>)K<$ybF+2TP9`}!!4N4C*h)8AH?!Kr9I)RWZwMKJu0FIHBfvSy+G>T+
zvNdG}yw7}?%j3nMe(!Ac9&xPUVD^P&9TO~aht1{*Tl?CDjIKFJ7dHfVJ%Hinuw5Po
z9Oa<O^H0PpRE|rl0|yS578?L-h3S&kb6GOf1L0YHMoHb9_nzEcwVPS^J^^4<y~{m^
z2-N0nBlIOd<Yy>Ygbh{m_OIW;SX`=raM>P<tf1|m=x)!GjvI~$7{cmFg)YnusITs;
zx~p|*b#yKjUG?T$o+;VFj;3~4zC{qSEW1TgfrdUvJg!fe7x0x|j3$p=HfM@OQ0tg+
zH1Hw;lZ-)XOD&sWjsAqZ)VQU&X}m$r{rXyIX{gGCaNE!x$5KFLhGoHm<c#U^V-=LO
zTLEs(w`~spknW5(dzoOn`$*NLPgx~RdFKePSdlJ__Gy^9G<%u_+7Yh|d&w@8d^2fL
z2XIA!r|?<DUn_oEsfZ_;R3I1$9xH>`TGj&XJ=cnmTgl5_NpLPEd5I2JBcEp6G$q-e
zDuuk8`A;9cP>kIR9U{k!X->i^$Per6R3s9lfX<b<0|PjbDkS6g#H&8AbMlsk(Z@m+
zjAWQnA{(e&xkul_>o_Wsqs<?u*!;pUca2l_y3y<vGhA+T=QysZ8i#>b57GM^UD86F
z1YQ{azQc6W>gnsbLN%UE^TmxZ`<)p)V}8Q)@H#6&M<Ss32^e*||5nbn<6KW5*WVSo
zr4KFcW<qwg$-YPr3cCHy_g3s+>^(oB%CTkQ?MRZ{t=?J+y=oSkJAgzVvJJC5ff<NX
zx_o^(@96C#`ZK6#%f~&h(0a1&{XMb!(k$~$O%t{egaW+Io{^Pe`GyDW=YkrE9hU|N
zkwT2xR}_5-B_2sQs9zXDWirG3kxHIQF_*2M+E$~4+Mm&c7oI3dAT_@y4_-dzXvn^w
zAKNVf47A|DqkI1tK2yxmFxt+EqfOu~8OkC~Ine|Q-6$+s9&JukIWhh)iAYA9f3F?q
zhu|Yy%hPlcgp%ropCzc|@m%N>>U=`0P1;v2P<XwXlP4Ck;O%izo?y=wgVfowD#!}P
z_lJ~Gi(OakTIZe2Y}%a9bbDr7CsS%)aB!H0dP^M{@kDnchpoOtMT#v7rj04Elja(G
zqn0{&*>)wua3WxuUrxD`<kXG?oxVjp3uhApnnFU(VvnG>Lz3Hc*DL7Fue>t(5pTyj
zx&Ps>WTL@-L=Y4aAFn1u^5P#~;(|2_p;8a}&p?|7nIV=U0of!2osCQIOsO%37<qe(
zB*n)y?7R_9Qf|N#yma)q<{Wc@GTt$>Np~UpeNGr3yn2{#`bh*rt)^Oa5OM2M_!nu$
zC-*;Jk0=C*67FuRT&xsA7OPi)Gi(m!S{!3I{{t1{^W<6AUl=i3T<0&{hAu7<%?G}K
z)2O=uuzmyq0M3L0M+O}D0@^38Kii-JEB?;6ds~o72jO2BJ#G+(=>)>~f>j`;0#1jP
z0ZKOic1`TxZi-3QjsFy$vrS}EoiZx##_@tgrz%-|RHVCHc8!7=CvekH@bn}fjT&!0
z06G7{=+I$U!6RClV+N(XZk$MXnYBe6nyyik3I5hyj`-m*)9&0#E{2c>Qf3`ee_=@K
zpWP5THlLqh7~RZQ0<{VvDK~fylIIaJ2=<SrCgV~xK*1<*(|^6ycbw5KJ;bjl!<kF@
zkTH-$8m>Q9rA7C*ZT**hzvF^9>O+QT0QVR6Z_2nzP}=Z)(X(i(YLZ_auA0(H7}b;X
zrZU*qfGOXduf>_HmR!OglLT_xe_^!lp8dk0Erq-&r`&^5>qqaEn1xA?S!e}o)C6-e
z80>o-&Ux}o)iN_jU~D(Tp^_UhKz>yaGWO<495`7jfqvY@Cvyi_HL4Hz{!hZt9fWRX
z9-Wjy7EggVW~?gq{+~>7Gg~oN-!ty%Hgsy=1vxhS*Dv(;*&mcq$M^UF&@Dzq<NCi%
zYQSx;=P<WwD_S1)3&V02NY9nZy_v82Pwy}Lf4Yx<F!%3O4BfmeGX8VlYJb1qZ-)8L
z50w0atbi!AQRP8~CV}8qFmnG!Tn_!X&I)}EUN{#AyaX%bw|uXB#%{c}jL$iMgyiLC
zR0b8Mp}}el!<+v-srVZa)vg->oELNFLX*xyP$Y6U59XfV1i<#uv<nc_*54T=3oqZG
zf}OneA5!QLT&hR>{LVM$p22kI?*E6)ulv0owZ->zwXyL-F<!o;o_SsJN@w0YM6<wh
zrr|Rt=x<D<Be_gPl-uoZX5m}R{!k@{jck06G5!^N-XPH2iZeYixaz;~Y3v_dS0wpA
zd^<xZ0x0%;U?CEO+*0A2tmulo{^G>jc^8w3XMC*rZ*o*b3DlwQ*i~`7-kLcwR9LJ|
z(4E>&fre@^Qd2m2)8J#M<QkNwm!9VsA&s$X$BC`eM4wscJ={s&jO)wsUo}0~{*JI~
z!H_P*5XBexjhrQTG_*919Y)W5uNsZ7=~QFxCM;;y!e6OWfSPX0Jt>>_5Eq?{{l9Yv
z%b)D_ulakWbUIEtSe^b<#J>9%29ez9N#=im<o^R42`Dj@g}X&wK)FK7;)|bIR3)Xp
zNpWg0{rJpcwy49LAgTQCBI0^F`Q!>T;#MCy2imc@Q!*8+Q4>Ae?TIUEB;&LX(|b3o
zqW^b1O1$zI5<cXoJ_g|A_p&wr{&KSaWNnNFcO>s!?yXmJm!SaXKLWr61B)^a^ZVFu
z6#v&$S}L6m47`&Ydv)ix++;4}YvYv>ZfRFf&Lk>vl$3V`E7wrGeSfRZ#8vsfAa()x
zhOE3|7{*o%9&l$4no%$_D>bU7(2R4kXkB&VyCsq6#y8;ENoQBxgy&koI9%o7`nojJ
z9R4O$i(#LEunqPn6n|%T^Kx${^2*)cJAoYgzYuz&=&!y$M<mhfaDI<EqS<@ucwhf-
zjQ@8y&i(^cSpUvbkUv35iY%tyQu+>!d@#^_?=NkzU2SgCS`fdV_nR7uf0FvYpa}K^
zjHPUM5ndgvYNIq)={Na2>z0))V<kNX#=X@E6<lM^lzhXPd8F+#?(wqKwkhSs;<+DN
zFIgW*YiqRb%VsYjl{iJg^`ec|Z&H%`#OB`aX+6%Dq0jEq47x{7KOu>4Eif~Xw6=S_
zUUi0FXxx3(_;!y8H^t>!!K;rfx3pw2Xjm|F{uGP<9SXCE?51uL{6jVVYYcY-$Q5KV
zULgYM_{%~n1^)|E<-Y>qzqVC|aSZ<e_easCdIEyd1)r&-e(MT{!oR)Lf2C<8;p}j$
zo^jW)|E>WBsG8jj*VQe(lbeCRbd@CB?ocJZ(ERM*{$@@28*=?^K~m&rP=;-hfN#ku
zU8CY|Ke~4k_K5(s-2ke#pNn4QbRI`2{jo!mp82Ww<9ydNT<)eo2>Y$$dFrfpu4JW=
zVTQvmjOPvqR8-~hhB$wF>MhSJmwqQl2DMqy-!=gRRcHJ^)ES19yPpQ>$7Q{R{sIr<
zU8DrWwGgm$|B{XW20MVO&4hy0DK>7T|1#jT|34w7jzNXNZm=4K@L%hk``;RxbjZof
zqi(=%YyCIGh5St&{vB}}uj{R%yeX3<cc^}w#@di@eqGK6$wGZ3$X1E3x}uvBVr6i@
z`~}7uw{ZU7ctH~wx`8(}ZLOa)0b8$2Y_(@BFGp~J?ia}m@h%>UP-0{%)KOa2FUMAc
z{!O*&iwfuJ0D3a-C2RayeAtry!k??vB^419SqN`XKRfejzLfY%O~lkx=;{y-z^oru
zjEr%^j*ll0R{isw^1n2mx(zGog9&ngGep5(6q5&35Vy&={Mlb@^Diyv+gmdqbxsdJ
zNa+H;yuIlrFvT!NWj3*190mr~p>1YJ8N-+xvL1A$ByB;NgsvfdD8zc^D#FeB{(;uV
z1K-gt37V?WmFoJ+`pNgb-gemolbmbnly2&{V!874@j>_+2b00}CDTSm3-e$Vr<o))
zq<)ffS+&rUmG!;Ci+3cNCbvf4iKzS`8~;<a0fDnu{655a{yQQl*IW9u7XsYy-<6bq
z04LqfZ?#iv9IgX~EbaQ}KCajOc5stZdIVJPVkd~*uZv2A)%j@e|0(Me16~^n!Scgm
zQpqWliQR%>u%~Wy;|`pfN%99$NmI841sQ0pG2y?{fXH(3M+;<rN{-9j{Jhb;G^g8Q
z_=VvHVfB}9i(tvR{nrm`UU8w`rht-X!ECp^L(c6zuil?5Q#Qh)Pv!upJ@)nI(-h|q
z9P2M)!fM2AlF3eILK<AB4LZemIakevdrpcCE@S(WqjA-)c;()22RuL=OA>=@ny4$2
zH)I9NZHaiK`YO1n%mZ3nTUUStn3))VxivY7?8A~mRn7FZEmzZn@~qY6V}DT}>_@I!
zlB~ifbV+t@A^-f0@kni`09~*#9-xV#_WQ!@OtlNuTQbzZV}IXE>OU^~Pyc$W&1-$0
zhPjiL3iU`$HuiL=d`_eQJ3(uPBG$j=8eBSgBE)C^bX&Eaz!a{u^T0gQ)Bw@B&wN92
zlV|1s-p)FldY=Gy<?x&11O4rV`!Ei5ddlZ!f~nLWM%t)@BwzzSz6y7GG@qPN8*F`f
z9j~HY+bnm%aOY^5skHe3Km{@Z?tVv4%1AXlZuU3LtlSK!Ul>i`VKLEs&cv+EOP|1-
z=-aQHX9IiD%1T}*@b&>^&x6vh*%w6m=^&d@X}h=5N68j9T#eUkv)%wblqtp&T?%03
z<jmUkgB25ujew^x?w`ca(fdg)liA+S=19}KEbY!vDf)w>@BTgV2g*Cgt8qMrgpqFB
z(Z=oiF_|{3?czV4@_TF!sRGlT(O?ij%HPy2=6_A3{LI0OT3o10EuzA+`Nu)OIP<dh
z`{Wsp$VA&|%~Wy`S#q;v238!kOUt^UuuQ_$(fPgo&Sy3S3!+>JLsttdoXXOsT?*H1
zBNxDef4`jaP~rzR)pOOgLyBDa%CD8+_NB+t20HI==w`fJJK%K<WC?v%_X{6#3fwVK
zRt|8;n3y^G_xJC}>YS(qjVT;`znaTbG<66SRUEHsj;`o;_6Zm$=;UY%VJ0q$y4!PN
zL^$k=C_)gS9tu#Fg}8rhfi;sJ3Z9vzdX!7d5(14=fxc|km;Oh<^huBJ21Sn6t9B1~
zGW=0UsF`AN;z!W-#piKhYvI;<u)iPTVz#-^NG9LrOc2f(4s_Bpw(f0<`mB@cmDn{I
zz<TZqg;>h5>)ert`qlCzm^(+Ajo(2RD|R<=jqQtZPf|Yp>gWn7N~#Kca1>@=qH^Zd
zvtGMT?8gmsE~O$of3>DtQcm<mUp-5aR_bFgqBNlPq@<jLnXO2_7<|OtIaw&$728M!
zb`)<~nc^@7`C4bi?#Tv{{k+3UWhl@!y6&3}67_Om7EYF5!5unbfa<BX%E~j>c5(qC
zQHo?3Thsp!LEs7BDvgTyniP7Mfj;(iS^kvX<}kV2l`h9O#&UU8`k_*6z2EZmTimok
z5q)Q3*&Sr0H+U$*50fMjGf1t`=pVRQtQVUfXK)JV>QPYN=36q*bIg|`8#TTP_D`bw
zS@)>=(9;w&z5CiX4Cmxt9X7kC3zg!<g1TpSw7Yy`0@MuMlbWa5p}XxV54y@j9iV|x
znLcaLc!O#QXFh%>kPof*pSv?tM$T>?P24cYdBNKX4=!iAjSt4v75P{v5fYZVG(R;J
zZUzaDNM_N@D@&&_O^Pq81*kyHgA0PgCund9eVlYF&P)`YV_#_ojYcM)$L_Tc<!GC1
zw2qJ{oBbIi4z^}YG8E3&{Lm)tGz`qp3U=saFPCc$>Zqu>+2aA66FLC<tMl$*3EUNX
zAg5n9ex2j(X!b^i&Yl2-{ITlyc;%X*qifC7vdT*rAI@IfK>OYm5tAgh>;Uu)1hvfs
zR#!%_4Jgsh>EBIKu+&I?EB-tas*QrQH45s2tw!}}SmmcKLRnm>sXcl&fv^i&@Zd<V
zX42q%@KW)bcN#8@r>w{1-14?|@m7Y=?o4eiyG$dHFx*HWtkuO*$0^b%oV>v2gA?=$
zv-Oe%#@NR31S3AkDO(urs*m7)>5AFvO00wzT}B;2q3iR&XSAJI8dnB4$N5Q!rdErp
z2*xusAcXY{R5A?1@4erC>#^JA*ny7D58llRl-O}*(V}}-_!p}F<^pKM>lylQ|A6K!
zQ-l1DUCwQ-gO8heZ5HG738Iny`Rh8`IBfe-2%Ue2W3A^wpAC%FSv9oi7cVm&o6*Jc
z@A|fncm=h&n%THh@2|fq$hWx~h*^Bty=l}5MZ)HzA@<Z@h5<)L+bAdUBnBL0TKzxn
zmBdOrz=!nQGktl#@EP;d{n-OU5y*!+<yd<gu!Z|6$ZDEyPb<@!&XdOD>ISw=OMvo7
zU5=CiQ?%C0PvpNV)Q-w%^ocs7D19F!OK|s6C+*zvW#s{+qnCYGEu^~Ge8^$YMQfx2
z6>Dd5bGss1csQY|j4ZEFRCgnU^^>0Ls7vI?LOwV^E*J4>-YaNG^SnPt_ZI!lfWpds
zIsE6GgiC=4#8GkP13#xp?OzzvH>5Q&`$o^b?XlD-3?JRrUBNOpAsiYl^%Ff<K_Vdz
z+i}S#noS$#1kGF7IPZ!i!`3htKKp7EN`m>7X=oPu^9$W=eSIR5B%%c_ZN|oTi|M+w
zhv&Uibc0rxpH`)CMD4aE5H8As%>WM7FvQGe2(d5?y4%ArT9;FsC}+1aKt{VU<b&wY
zb9cnjJr9_lzL{XOaddwyY>5ZoTd6nuj2IS(D7L}Pv1GcN_4tM;CNsp!MuK{j??Z;Y
zpmJ4p(z%s<3&5|NyZW;Lm(>1L|IE21+9-*cf)`e(P^*=MthkB+FXMzDI@4}_e_ln*
z@Zp;YuONmLmXE8!onUtYXx=&Ai||a5`9p=hWy^lqVFw}8DPk|WC8OTo`Xp#9fR-t?
z<6eUT4QiU9mj!+=HnkP&VaDe~4gE-0^@s(zO&1;^@7Lcxlb))KZr)^m2wZ^*Y67Y=
z_6aKJ#|F^KRx$pb=t^wJ;}qb~MTtPg##Vuv?;Gg<gqIr`Z?V{$M1lznc9<&e%-&WJ
z2iH#WA^nZt)O>F;JRQsH#tc58y;!fQ=XyU+RapnCk@ncf3~TSZ>p~#A6uTCYI$BIR
z!I29%Ctt9dZnvpxa@aTqMDLrawA0=it`fcbR)E{kpcLV~A+=*bkj)U7(N@)<vs6q+
zJXJ#0I<e9lp()Ax5Z#R#Ym58`jBdYYz_u=?O{Tj}&6k@4mmiKHZ4n}HG(+;+Wrfb}
zkLB`rDX^mAk(i8^_YqKAAM+WS=JqSaRAL3_3HFCM5#qi%w$XR3jAqPbB%SCteRR0}
z-Mytq%wy3ISLM&yWY1n-1y~AgoktA2LPdAYt6mSd&D@wC>~Bo?nR1nuJ%KE+Vtc?k
z{kXBeqWEfmVSq{vxi2l`j!O{$2WeMHhJFCX+T8=<r`-RPa%fC&=y|0pXJ+0eFl<+*
zl!HrK#?CLxWR=dWrPOGn)8{Oj@uqWhm$-jGb@#C)76z}2|GmxbtTGb@1{^GZmexV9
zq0!*cuQB<r(<1XeXZs4AUeJ2y`Eie}jy=3`P*@vJf2#NG<H-<t&qfSe<uD(J14o6_
z$IasLtihfzdv~qmJ9M$!zgr*$!rLoggm&RmghSvzO*`p6k{+~nd}7Pl*7vG!FCye`
zZq?9q9|GnZKz1$a5%%HUM_GIhxw=H-wD@<Xe2S8E$8Aq-uDdh3ixijdq3@5iy-l#m
zt+Cj>%3W#-ZKQ0-Z<{AUail~-nd)5lu7#?2<PUFCa(ZdeX2l+|P1FLG3y!6EVV7F;
z)3i$D0Q^FiZRm#EhG>4%Lok*h8#GuRCyZ_Qj(LllZTPpH>SFw;74VBusX9*zeCS?!
zGHjMI&`zS%U1uB+rUAx9f@H8PB3=bPD(`I}U(d<gyYO_Na{hd!L*|YmeC1kzly>p!
zdF=9k*n7*UxR!QZ6oN&NKyVKpG`LGb@Zi!oAvhh}8f_ASH5MR1LIMPL3GR(caBYIS
zTcZs$tUK3Q``hR2^_?GQ?7Q#3I|e<P(NquSta_{Jo%KGFkVJ19ji(^KmEmkJko&UK
z`-*AFeWa6N5#p={zq)Bk54hgwyGxozh#wz5CHmkQ8k6)sJV;6ECrjL5>h_=M7LFAi
z@(H*J-2waas{TyALcVbPnJ531I%E9jkOLY2zZw8MfPcj<23Nwd=Cw%G>NldRE$BtC
zG<FfqHOS=8c^oV;l$V4w*qv39MLw?!6L|_T3V%q1#*Pi#mV923q^$Q*{|r8l*ztgu
zQ=q!RWJ|DwO;0|jyxDe^WxFJYV<q|_^TE=F7X~^+Zl*zr*v8?p0S3HQvG(LN{<cbH
zzuGdn?+d3H2aOZ5OZ+I-E~bL=t$D_WAM19G%^I13qqw{IjMnO6did`LJ-7s5!s6u`
z1qVN3XYVi9#V~~l-;ao@(IX5dQcZvfO>uB!rw}P<<^5>HA=Ngf!LiFYkGn(Od1d~m
z8l4cEay9a`F(eODffRUxAl1Uo{*m>5R9i=YlOwC(#eaN=sqW|{TyT#nXfKcpc8rz?
z?H(F5mYx^!DPLJ&WI2`JEU^ll)|ij}Zbv0HEEwPYFA2KE-Bdpd(`{;9$5~+aQF(0q
zAc1k;eA|6k4#P`oE0)uyVy(V#)d|#*S{}t+lcsP!r_Qcq_7?CGihcGe<2j|pz{7kQ
z^B1#(4~G3FQ)Tj3%@~Z18zJHPaavJb9LRo(-wCXh4a8JQZ#gmf4?sG!Rn}PX37q+1
zXxV~Yb1Ec#eA#wtX?kJVoT|&Ye*=#ZOH$(7B5qwtP7X2s9t?90O~IX7bGGSomq#L1
znQ3AWKXJBHm9n>x!^3Dc(i52A^Vfnuxr>yrus74^u7c`rDbnK#(wltmlF`mRF(xMC
zXy2?I=<(<F@&&WOy+Q{!V+G2}@BwZ%v#*f0rxcffGa+)w+6a|?qk~*5c5p)y(lLn%
zdso(s&;DBYSoB^-lRriBOEQKXAo&<*Sqh2jYNczYCkn*Ut!y?r^0KS1a~&;sx)PJ^
z!2-L&A}r$X$9S&`Ig}-VG|4v}cR~zIlp5<_IjNT|CrooB%Pl&hJ9JRmp(j0*=WRp8
z3l`UN79&uZkmS0$bNG3FiZ1BCxZbo+-!TvUK-G0qn{`#pFI-)S__2mm_HJqlS${Gq
zTbN<_zU(T_NOuHdrlzlu-8Gw%J)<mUf`*ICE=8k#{L37+nWmgdol45(pT(0|UBTXL
zJZ#MD$4a7e)9H!wE6ZH{^AKo-M%ow`apbho)H;<urP@wHhHn*NslvNk+$4s@?zYF)
zP=E?=H>XM~^HOepQLwPkZj<}%n|^Sl&6|*6{uQGalCAo>!Ak6@1L~qZkJVR}Nah_1
z{mUI(M{;+`qui(iTNl2%NpWjTy|n_(ZunJ*wUrVP8v&jYsie#HOEVyE3h&EVLwJLd
zZ(d|wJZG1YHqk=gTVHl8EI#!48C)}Ec-7)~v3BqD%5d)ZB5pNM;@ox$t=Cx7q!=*6
zpb<+~KGW6rLVvIGh<#F5=E)w#A|uKtbGNai1H4xtI>0E`6uT;cfw422mbKT)G+AD{
z+<Y7}oaD0cv$4LZ<$Xu3nBm9Q8z=s?!_ug{0Jd?yYNBun@|5Bi7yf(pB5LI4f%$G?
zzY>Vddouj5g5ZdG=F)Ph<3XRw1+%;qDe}wGl@<;KZX^{kjn@+E3+!6~uF<_=A+F+q
zXMAOzE#l{r+i2ljN+%M%h+lJM$D$1nvnSIRTL2AUo}SJ!$2)SQZDt<WxH<J8+K;=j
zAz2NQm5N1!^X#UgNWW6KuW!~@7&o#MlA@W?K^@ytn7dFONh>e>rA~ReM}^7ZE%9^A
z2pUz9ldg5**v})lI}+XJc{N0^X4xVW$LsT^UTC2jPhl8;MUgy7uVlRfz8m0_&CV7>
zql#oJWDgM<@=)~WkP>H1-#yQdTx&`YGv;XiRANB@_gyTGwo25i_PYv1_}nC=tpBM@
zcT`!o2AymuokwMK8rO#S_?Gt;^cL<$TJomWx^<J}e5)8E{wm67nl{)L3?U1a(hP*I
z9oYVYM!0Uf&h2LXLTG@wyh+~ES{KG6o__rrOf`~gzmos~(AK>Sa{&0&wv1$ImVlSC
ztR$67c`iKd4-9BSj%9lXy11>M<(rJGCJCgx^ExFoJk+Mn|2MYmthx`@Z1-c=SDl+A
zDH!)C1}L3TRJnBAf3YWh4sQsJ7ocX)Qc2&m+U!*x&Mvc@l#5a?rzgKI1_Zvk78#<y
zj=V@+u2%Q&s&zxjn@pdxG*lv4`tfI>zsJbChG+nsV;k<fH_R?P-`A~j{RlI&jTV0|
z$g>bX;C%`)e-jc!rJ9)DLg2d?l?_R_V*q3;hGVCb?`XfWHBM4P(z&YeooHoLiz%)m
z34MwV+G)oaqAd8D%w0N`e#nL&-5lhvL3!61j#I!qrKX}6lPZPnrDYjFNp9?eR7;gA
zsmgcX+-To#5XtBFd$AEYrjDP?9}Upa=uJRtiD{W6BLnhjZPpA3g5Bcd&2>Fiq#ey9
z=m6i;d<&A!!fyp=t*RG4Uu5{JH9^x78Tzb#$KJagCGZ>0rJUG5;;SBd#wUyu^Yv-e
zK+KlQ;n6$H#Q9XUWyJMZz)cL=d1<<Q-Q8GyvndPx^5>|qv{TIh_*Md3>)@0XrUr^!
zGmYcM+^G8^hyMU42)Wr17naW6io`8<;JNG)GxyD}x6HhSEr|A1N)&N_ljnbkDaI0e
zUUhsWr9fZkUkFH5UPlKpP9{DvSN8y4n0U&)_C|jEI<NTPX6^xZcf>wjN%txPrK1dW
zZR2rEPjsqtHhH#}ubUTkgj6&7ldrQ`-IM6b{DJS$NWHq4JE-V2-=2>7c-^_pbrpPS
ztu;kGO{n;rzsb0)k8l^Rr-tt@yq6H5oE+!};yGUGs<H^+0+5EQYJKQVdjy3Kca|`w
znoWfm*1bk2_mj<@_Pojo-Wrukiv5cb5^=m%8&6ZBGVl;!8u;keWW^w3g^zT`arV)S
zuR<<t^*8zg#Cz|+0aNScx<E7%k@}Z>-O?GLUgy#VD2|CnoV$>B`ZGCP)zsCG|46_v
z9<nidNri{=WnamL{evnJ)&TWbl`MrS9p_Ll{pMquAh^gaGMQC0H^67sf92Yj`OTj;
zq$8OBJFJ!N*t{tlHPUtc*?2M6otOI!Y&cM1B|+Tg5xW4lW9dg$w@Y`*^8?$v-Y#RM
zNKYv7ZOD!LN_AD<uB*d-yvT8fLNY&BQPM*5V-vAAzU`!EjR${VV9p_HZg$+jc1w4E
z)zFo4O;J(Z>Etl`0A(RMC5^_0%1PF`Dwy@xl}~xgEW>Rt58Li8B=uzOSy1lDkVI)G
zc0YR71XqhPD)Zca?~k$YFmIGvfu^b-Gk9-E0>FDtXWW;Px4~)5c;eXa@A(F%kI7bV
z_vU^7qmwW!Z?|r*#GUKh^pKnxlsA|QR0D>r-@LX}c+Q4Zv>YvhhnIhvSM7I{zl7NE
zx-?}-$yk^;(mYZkD+MpIHCs@Ejd`<@Yh`GXR>C#Gp4P4Q*+#6VrZH`F-5^U-r~Y9#
z5bLxsoC5OUaH3P<=h*(f(4Ig1xrq{geX8ql#9VuqW07DTzK?4snY{5BTFsInMo67m
z*?-Q3_}8iNQsk;(DYgByc)*4&(Mb}o2$!AMYFTYcDMYkOG{u}@%yzoOrFy_$KlZ_D
z<d5_PqsQ<syHd3VR9p!n>EZ=9^xhVMz!FAdl5Yu*(v)r7T?#!yY<dM@Axyd!3CF!6
z-x}IBy*D?U+|YT^`F@|0x*J)J4jKU@8>kuXzJsk+?n2qankjM|o;0esfiaBIWcHMU
z?3m}=gyYsMP`4R(twOT5V$+GJw8+@LtpGE;7;d!7kDY0AiF6uu$JKT0yMbDlDo#af
zee5!mJORhea`s5*its2}m?6rx22VNta23g2I$)}r&=Z_w^Hh=cxPHeB59aB=cSH-}
z)2ay>teVJc1Q&`HoOHJ7L)h85-P(k|t}bDlpt4s*GQ3K+FB)S*>Ek@!9k>>(il-a?
zI?z4Eon^qsqt6zm&PzB&r@<Mz@|`U5x9%+7`>!O!3&2|7<m<Gd(wiN>sF}P>Cx+w{
zRbm?N`A?MOoUU$32PTWa+Wo)0(G8a#owcaR9gmKBNm?tPH5kthuL^u~F74&-)7Q|i
z@UE2`cqX-38({PY22&XT1vA%$ZsQi7)un9QI*cYEHa*7n3|i@BBqxu2s<j;5R)wg1
zO@A9>$KZL}K9xIX`g;5ggg6J&c|wYmH8R0PQuL;r_u5)botdx$4|4nFeZ_`!>W_0|
zI1s|8BDsZzG8tv8gM8N8vc4CO^s&Pg@i4x-wTl-mk{w@020V3GqZ!bw-AlQY2>)gS
zhWg@zUB6l3>g;B4(LUc|aCH?-$VN(D+=9>yyBlgYKvi_>4-Bm9pH*u!0ZL9*#b9b^
zWcCCPH;?h^BTE~aoKVs#-~B6Ajprio7=46eic!VdjSa`mAiqYG#(>`V-3-Es_MP$i
zN2Yn9A6d(SBKPNKmZPaHBGgvZ!KQWN79F!OTOYF?2#*102?S8a_Q&xoeFls{msD^0
zJI)i$CyvUcUZs|mF7L&-s5VZJPkC;FK?yzT`__Q4G4s=QIU_@WqJ)(%l)QwnyJ`wt
ze6w_ZYLNh6n(sjpMc0(06at92uh)a<>!<QQo0;ck^-&AK6b%gLMMRTgf_Jgr);QJN
z%4>wQUm{U?e8k&`*^rrqMV7}uT!fWBqC+0lDm?THyz|q~co6plqSRrmkT(3@qnP6~
zsuS%0WW+k`<!I;4wEic~$DtwXPL$XldOQIXMdm2HZlu|ql4UU%G`?F~8^u)jn~esa
zvEs_dCDJHD3@|n}F3x4Uc0rZO?Co=zu_9bXECxIZCu;l;lvWjgTH?=)3l($d=*`IZ
z7pg#8qR~G?*JMw|D>F^<kvy=Sae1<pDg?H`>(DWagIW~#j}MCe_qa4y(o+g%>_MWb
zw?(siex>Vmh)*R^?4Jj{vz*NdXQn8a$14@Ohw>xd9df@*zuT3RcFU?!A;T}dm<!<D
ze5x3zlFLJualUki!S3UA3pGh_5KTRdLK61MO`g{xc*@Uq%6{k8!l-!6*<;+LD)5pQ
zEis<6klpmAW=UBU?OKqYMezu{(tIS8V&Hs(DVjp8X!P6ggqRY$Z@2vhQyWD+V&2d^
zStg~wa$q}PGR?$q>Zs=7uwnFytX7_|KdqyXB@Dp1)UW+0%fNR5^e<7*cO(v5L=tnW
z+q<evFz@+7^f444;0NhWE~hIQgMngbaorV<EU`>2pyRi6UO0v}pFR@ednhlGR#=uK
z-F;hHK1VI|>17-zP%^kL%X>H#ZdGpHyL?r~E#*WJVb?I}R6>5a|EcHQ>x3MqFQZnj
zM4xEAdS1|ibgoAte^e%~x;%QYD7nLQBVCHN1=Ujh7C4&CjiY+`OYTsUEPlm>$kfsA
z2zDMvyxni(P|DN%C~v;ny@`dhb1=oydcM0J<2w%RcpRD`ITdQWw=NE~h=m_tJ8T-z
zbHHnUPI-Qd(I+^s&AL!28ve;P-~|)6uK$F=j4S-9%sZ5)f_TV_x;Edc7{#F9JYMcp
zUP?dgS~d5plKF8o(O|PH`12&1PI4zTX(%>@)V<di%V=j?+h?xRJyC4f`{--Zmt<zy
zCW2_{(VD8}sLocgNxqWxiJrU(({2YYW+_LW1gYANfn@&VHuevK!wSMhh`OsFKRCN9
z0IxNNBCO<<)EfBE&Z+N?O%~}i_-U&;Y+uP*R<HlC;W?Y<`dotys)l2D5s{c#D0<bu
zX`J(Xs-U$am?bj&h0>f5O1*P7*AzvwM6GF;Z@R0?Tl$!MdW5>k_SdMZwU@cXNk>Hx
z4S-_QT=@e7<MzW^2S{G4I#~r<(0q=gUWMI<Nkqx5LBCOERFkG@vPD<k*eI0&|NH^p
zp-Ua=ME1#-B>jWXoae#~>|swa-qE{i;?;Q4vrGuLs6tXyk(gtp`jkyC9B8WmPta3k
zs+WXo&YG8@9ui)84TX@yy>1<Qk{vKOM>@2obRFr7NDzz^=wb7Eh2tuqa`k2P2eM`>
z#*2qYWujC{)b~F8Bi&mknTwf$cR2y0FRkMRdh@@Iz3A)TUM%zhh>F0^$xSGkEs)4B
z9d}z0p)$;nib*SA?@7fJw?MkH6pD)qW?#7NC&eamxnE?LE>cf|<(Lbaa!}{aXGegz
z=WJ4JqVv18=E+0Wc;?7-1tu}QhBaRzcD$!rP=Dbjha895l#ivQHAD}DOUUo*%)M?r
zp&R9N!c>*yn9nI+Tqhwi?$9LKm0+30ElX8%1ZjT@Z>_GjPfAdU*AHmfk1!B^@pzpM
z9wV~9biQ;wQQP$4H{eD*xG(jB+rxo;ykn0=)5o@N+ntgoqL1;Cthcvp-hrOP-;9;S
z$wz0}iwk`Ji#48TRdRgzC9(U#S+5QkNEtASwg_*ePxB*lcG{=}y<#k}J0MOAj?MI_
z4&=gnb*u^&7%1&70~<T-`}n10J$lCU@bT`GpKXvi?C;he1Zx60IeEtKx8_KIU^NGz
zc5{r{FceS$i-6`h-os{Ni4{pu((4)Owb%Y6xA2`7q`RyR(n<xgjnVVsq~?~fLmlBJ
z;u0q*0mVvYi89jX1JBwp4*Iaf%D6hy36MnLQZ&o{xv(ScsWWk-L(ePraA*>@tvGXJ
z*yNRa36`iBvky}v0rgy0vg~m@1jd6yqd(2Jd~){tFgqp_u&8}*hHyXXxtx8li>tC)
z?Y)@<FNK%QMP=PJ0hi#Wx$0@oJwXCKpy<(^Q}LDZZVdV&wCAHMxT5b<nLPLXC;Jb)
z@o%ei;4W&5i(&%n>U6q_>Qv>{p~uvpV@-Sm%Jf7AIikxbzpuXmsQ@zX0RI&U4=G~`
z85}>ma&~q$Z46GJeC_6{p}7<kyw)mKOfN9H0<XKVDNAzjDb4FE%}*6}VL77wv{ewD
z$R-VnRaYGY4xY>RMqNO+P>Tu9_SFIA)xwpQY3_F=b%C(qMc-_t=6Zao9#eGJGcHOj
zRNa;=kHJ5*^(q47S7>g8riEH)RFh8-`r}S#GrV0t<0>14n$peoDNi{PIVqC~dfd{M
zU|7`T6%YF9=_aqvuioa5nkfe{17b)LiVdqY3?vG6PI+^}LoE@NG1*_34sE{9@v1$R
zo6)7BQ<v-kU5;%}U$^u|tsLimtpO3YRP!E)o6Q;J4zJ9;<@~v|xf8uaTOM(qK`L+Q
zwxX_j*<tW5G2X$$o-kA3(=S>T0kTL9!g-r7_{;coaZeU^DLzG+$*-Vir!%A*`+ia#
zusnN)=jp)`OXfD=E*J}s2KVQm1HxU`yc@UWdjlu80Wl*uj?{oJ8vzr*p{luI%Xf23
zn14}S*2~P|Bo&vr?pZD|fi@{;4;PA~Ufe~Bq!l<ma1x1q6QgrKC!=307VnFV?uXwj
zw9g-km1Vb!1hE|-g`=NkFB&TZ+*580?Qhx~lH;M~U=~<=Dwwe{<YAl<($iAjNh*UI
zr!btA;xk*^kHuX`o25Db@$K9OXH%r!nm7v(V;3nV7RRmdaP&Qj_LE!L^2yN&Dec1E
zLWkM(?83qcFM^kM!zOHz<dR|sU0upFn5Q>!8E(v5%e-9K$3BsaQ>>|rr+U>A)q~C;
zwNtAnvvP7XB_W%`<0W&A6wG;?1pXZcpvI}fnsKMMv73tDw43#`hJy=FTA+}2QQ9{}
zkNsdh<3e=iJRYyBzr9Z2@Vs@r)C<%cjP8~4cu<=a)1%%yqV+-xFWL8|;mZ{;3lK|i
zw}E1dX+UUqq2~4Y|E{lB0QQk#Kb|iAv9Jh6?(*;YWf`jFm40`7Rmiq4^vYJfkAmIf
zIU_xe1@I-OKSlXmZiV^{jjhw!;mF<#M5Gi|@y8nP5VbI_Vm8>g$jTOU>Cl1F)fLWp
zETF<-L2?H#4nY}-b_JT49G@Nd+N~DQXeHS9WUNe8N8J8=gu~(S)hJeFF<0L$p&qx1
zfo`vSB?EVNcF;94uey$pRw=s=qAxQSQ6{)5oL94ICaXOTYL`40*pwDEqA=LxdZXFz
z)?AS)V$o8gb@KcHo^Z`-DZ444nX}4AsOf}HK4L}v+tEqp^(7_CVKn{^{NlY&kP8c|
z>x0{%)On}_aEMdB+oLdCw<?S0NIVDj`+`t7O!D$2-}C&~?cogD6uysZ^`@6<fB+8J
z%$aCbFWerVmoIe0Gxhas^1p#DC_SNxOv^R|y<uP$S!jCCOpq*HvSTp26@j+OcAPy7
z<&AU6F?t=!o=WxlQt+L@?~SUU1AUX^Sq)?_Zf^atdeyF|>yDpSZHg5^_9LHAvVgf1
zML860Xyk*3zyZJE4DCZ!&+^;AauoR)XqRIz|9s+(;MT(G$8l`AUExkKDfK~ERiI-r
z-THJwPn+5jXNIRWE!K=rnfH`4LpS*&8*Xhg8g*9%mY-jVO@PD`I7W=V=(`?AQM{g<
z0M#_Lj;)U~RgSGp;JdJBuz9`P5D^TB3aPFo8itTP9Pq`9D9N30vTABk12WGKDgn9i
ztqU$EDeXOhZu*iz(2TwMOz7VA)nf?QXvz|KHD-lmg5*sasqvh0KhB)kGSG@_WW*p!
zp<&<_v175V3ZPhBu+pAvmS&lq2O(0UPvwj3-`*eH@hAQg|9+FV=YIGgHw~mmfD^j!
zWM_<wX)VozxLZ7s@&@snEev05sx`2@R?M~ZSp?vhGF!bGcx;9C=~R<<OUviA$2qC=
zxjD+&T2pA$L(>l8kMSR3tv@TTiyo1_*@zpOjNSdyCG`$3!-aqU;MN{qwlF-gN?%@J
zn1-h@UPk_F&2W;uZ?W3)Zn)K?PqjE8cX+7ylcFZ$S(&ZHlRX1bV|bX|RCfKOQ+Wx`
z+LY915*7;eU^9&0n}r~(jfd_Z%eDLn?02c_!d;k<L?O(R*(RGY+?I_n#RME#mR)O(
z%xk))_w<0lK>*%z0kaHa)0F2UGl>cP=iTH9b1WyBQEmpG3OTLqd^|q5#rKN~0cdr+
zjl2v*hULJ(wcp;YuMcH9XG`70QT0Hn0l&XXp_;>Ou~_6i<DNp66cYUV?OHd2!A-xA
z9~8VKdUCCbA<RG)dc<?&#8R1IeR1-DxFVX6(ybjE#136~^ghqrY-Wd_Wz1r(ADq{t
z?cs#emlP~M*J?n-rb5MvMK5S9;tl!)0rjNRO(z(psj5X49I#m1Mam2pp1xys?-7`P
za@nvYv{r<;o;yX1<q;|6Lr>AITbaV8wfVmOYxjkmUP?=>)I`+H3*EETyCEn$fN3l&
zhQ7xdoqmkuixm1sL_brqX4X2Y^Nfc#eL)`nmHwoX<qfVig9s__vJ%GB?aMzf%qFss
z&8?(k!==TorL=CZY+{AuL`2}tPWwOJ-;TO#;9;>?n`}!A!imm#m=G_fc+RP8V^2<;
zG&X1Gj0Ry7nf5k;O=GHWR$hK;!O^$`mLlJP#<(K*`K>Q{s2p=I1=Pxv{)>oMVKtDo
zgk;}>#qC*`fqSd@TTJCQ4=`dn9s0#dmm-3m`2+UXv$TG<8R2gd7LHtmCF8i<8NFV`
z$_lP84r;Q{;z)VudlIl~NA>tL9>%RWNXa_fenG0+NL47^W_r|9_8Xc_c?S<{(gy{+
zd9Q0>xTg(?>%0?4>C6C6;-+4RUI&(pHct<Bn+j<%GgV*<)D4PRMlVnJ&22$@mhyig
zNX7xCFZd2F9bTJRWR^j&V_?n|3px7H*yQ9qyhvha2*cL854k!O=pyu{#Tg-XkdZcN
zk?c(ItIf5_nfoSoBrF+et-NX%uN+Ip3t5!!Z|~D%SR67uuKUQW`M``l(i7~vm41Ds
z8>e|?eIuJX*unblV4)^LOj5;`im5n1{G5)&2@9moTEkT^)VXAAETr1c(pS`Ke({Qn
z`bUI2;Zjf39Dr5;L_ot1%2qb^fKB|?=R}g|u^R2HLUl!B|C5E^l@hdJxT^y9rMunY
zX$k^_g~yQZ=&2@{ri3*mRx&?UiMM9hFNtV_$`t3*y9|2bbLZ{hM4r+TXPonM1J-2`
zFAPU!nI$plUT)c68z_WM?b@Ht!arJcNxYhk&ELFl6I|KHx7AUtEAUK5HiBP#gl<RO
zQ$Fr1_$4y!9Nw{~?qgObxSL2GHcOesFMJlJsQfT<<8?5XRmEGshYiQy^rpQm2+ZJ-
z&QI$n56)?tROl%?*bg^sFy;37gEeJpMo{3D?uFry9Fd;|yT&{lp;J>sNqHGk8nxPk
zz1BvaUaXG~a3Gjp2svGF>}6PwUBb^3UC5@ZpdKY^EZzu2Jku3{`0cT^DXz8CI{jL(
zgg#&7Qqe7FpyfIs(w_@>Hj(WF2T4RBqk1IDV(eH`Lakp-I<2V<?1jngIXRnhmJ!jc
zzY8X^@tDzTWk=%vbSmESF-Q%M2WOia$u&X~LY=$1MJa4)D&-H<OMVEPHs#u(<xy5%
zf!V0!Ks;jvzzoz+vP&4$#DFQ{U{Kkgkm*Bc>bt#Un2wv>9i~Sd98+d@xedm4Q&gx@
z8Huhh#4x{NNpfHv(PQ-I)SCU7ves$0ES=v%m4%MTjWk#NzqkkkbZTFQ{nWtkl|2b&
z68t2pKhT4scl(&VeZAkK|CzM@6ox;vm>nv1kdXOwGPA2~*y-e#&_muQ=js#wW{Fp{
zZ0cPVeR%5JKXTpJ_meva0J$5wBkx&6>_>DC@C6!WlVrZ)T}S+ZvB2;vL+5!Gj05A(
zSBV7$#2e8~E$M(5;dV<Q;p&m&>=fHO7p_rYOEj=~>7LKZ(If=1tvkNnYfBheH6t=o
zcG`ce96y*-Rfmz;OZirF3xy~}X?BqZv5i?ydS1wwpv$74YqwG9UQM;wy{?(|Y>JW9
zicoWsIPjA44>`xiLV;M14LDX%f!2}KImO%qB9is-VVcY2mC?TJ_WL6*YoMi;x4C9^
z<VomM=(>-dw!%B#%zsta{}1mt1U~9@(?U_jH1)}bc`utx5I?U&Ld@+Pq}+l=+*L@p
z{Y%qD+IkFsX(b+lr}w(;)>haG^N5zGsRtM?j!R+dUE6bad$&ZgRQ7ee&6O5Oac{;g
zZ)B2eaQQbnBCj~e9AR9ATwHWJMuq?>-s&Mo0rkn03;9@?CB^He<R^@aN(JWiKO97V
zN|S2KeE>kwgrHUDcxV|!=CD^)&p*ZbO^F;g+56@6@b{*+;m1Yl#_W?)U?2DE@13|}
z>$=rA4|Bia@$^7>n-OJWhMEKq6StD#@dF?{)f!C)>3~Lhw>&h{Xo*Y7Ve;y=Qk~mV
z1FzY2+Sm}-nIA`SzAEY2ho7aKq}zFg#W-Xu3{RvK%7<1ZZ<RXhCX{mRW5}B0u(K_F
zC6eiAzVk`pKfJh=JYe{JvE)2=0e=>7&?36*+*|AMiu0LBiu`DoCF{%Y>})NEX$B(}
zi3%`|tZMPUVc!3Od;jZw`Hl<RSQ=9ro3s+oyazfQ%zFNaTe-n%L}RJc5iK<3TvLv{
zQ`Z<>%rh5mM2SyZTzMkxit9)^k@9SUn|tjA$VKsB3t^#7H8G|@X7~JG{(XPGgYb|R
z^3&(wK+d&Jt6Py_Ti1TZ7=&vtzVaI4xa<T5`#hywU&T3@WG|*x*p4DvK^x;NPaPdv
zH%!|`f7Qe!o=fh*lgXHvXa>mP6ER{ZUC*>bDNkM)0l*FeN5Eka0DAwg7l4;CxbigP
zb-7wAG6Ad+;;gO_4yG18M2T&6f`4F)JXlUVNm4p5abxI6$sCEg!(aMz6e=qk&YK4i
zW@keOGp-)T?U*IGGdv)T!*GZVI?FTCL_Y+{4v--xGSOn!xD=@8X8<_FAYbn9n-p-!
z{vdFw9RFj@qXO$x2zPC}Bu2i=Pa*j$&sl0re5n4fc!`zYimD;$ni_bez9S!lo_Bh1
zuXXb)Sw4B}lmlab8s>{v&dj(Km;0(nk#{IfuR?#fdziQ-&Md1c#dO@5;<KZ-xv`ap
z?_TK0>(idVy%$twWMd&*_#X&gkbxS8SJxWJVH|nNAYtTFsS&K*&T+=2M66q`+!9$@
z;HL1v%y((lvY&=<Q6R_TAOKx_$GF$~`dH$fl7q|2<6^Afrj*2tT%EW!V|w_?kjUz|
zI5!(4+ltfO&<OzP#RfvDzjgaN2jH!2r^!G1S~7ucSAg5Jp#>w8)5pTV4939=C?0sE
zDAQj*kZQbC(@5$`$GP+h@a#Ew^u-bnXIO=0JrR`(S0JS~&Dmmq<~Rd%8_EAZVt@Wl
zHUueepY@3#QAv|ZQ?g}lc=-a`vkwm&q^5xTxmY8*VW&wj81*h+F3MzFSRANcTd}A2
zvfF*ud%Sl=dq*bQY4&nXuNld@PGXbSI!_wSz(*;MTE5fAi<6=%-19qc&CWG5dD(wI
zGFfL}G;xMDBo*erK(t~JzNS)V>L|)c5_!30dA_1&2PDZ3;vB_QGX*<{kGXh5I=R(m
zJS}&7>5&Rn5X~+F8MbjI_{4lb=jErLG%L=bhThvjEnwS^6CkB1F;x<`geo95bXopK
zBn(6{ij7fzn>{CcdZRqEr}7mMFA5xAPQTdr8oT`Pd*P{DhQ9FpUt$Nn?`79T{=m54
z-I2W}TVT5{yJG18KchN^-jM>B_nvKl!W#;N!l)g9PeW<(0j0CDRhYaO6lG}aa*G?l
z0Q~*l9~j8Se|&GRJ}X#i%V5$;$}AtOHMeI@LpfIN^t-g?g;<2@W8VZz#YwZ~48InD
z#`FkKp8qit0z6><u(%Ud>gKz;2bR6y-Oaeh*PqwIBl`CyXl@?SyAT=RFCFips0AO=
z|9&gIH^3$G7tE=<l|tSHW-I=z({G%@X|N>zaut~*8Q(li#Ndg@1`#c5UJ<}=qZ&2u
zLVe`${&4{e#}(B}*Z3&eKQJER0IYPcd2Kmb+5f-Mf2#|$C%tIYojY|Vv!|OyewqyA
zHTBaMu!PC7?G1G$IMIj(j<s*LP}f6&!g%lg9~kGz%s()8dV-1mF9P!4qqevRg3y?(
z9%v$)M$^Z5J?fwY|C*W4v7@(;_5)=afTCpA^{1hGzg%uHM)CN0TWnU~#HbIF00~Bg
zbz|N~Mt!rS_N4nR1|MS0;dkZ#engRs{U77*h%&j8Z{`03qoM?QEe|%M!*B&c{l5l`
zC$ytu0=g}@{09b_g95PZLAWXW_nUbs)X=C4Y`vOZ|FZ{G$g?8196yNVo|Z8s^7mIC
z%~d%pyDRt!yIw1yV^cM6{r8~PW-k992DSc_6gc0}*k%E?7eu7k7`lQlyz$OiM=*{r
zy@hMEn5#SEgmX{!d_(ju*dFUkih1SnQUv-1T~GN+PQuBdWCq)*fr;<iKQI)-qy$K%
z16ta)vL7bik&}M|3}G|y0DX5kING@;faed4r%RN8__cxT?bDjF*x-L3?*GFg^?%n$
z5or@vC!G7yxHt55f|*?Vo9SdD8tbAPeG!7LgEp!o{j;SfGZ0Vno$<XOQUTW6^&It5
zZjDwOAY!d&yep4p75zfYd?KOibVRp7v(TMaUP^7UC-)kGs3-$!d$|*%xS)T;&Hvn@
zqCHhZqe<Z~J1KIF2<s67&v}ELv^1DVKGIu%(XOFzVPE`nKEW(bu&1H>f8iAiF#dhn
z&;DnRH^DftfTGYpw}<~%?S`FeXjI--A@ME{Vbk|(65X12L;9>P*h2=MIQ9I2@y(lm
zRR8FoGhLYBil%zxhBEFh)w*o;e{$IWZI{cMjmi7!kp*@Ko6{KPL}|Y|t$9JKbA=#Q
z`LaIibMU+RSeyyy%s^(qahd(D<s5#?TlWL&pFJ1%&pS8-o)j4Vd##Fg(}gE$cmxi+
zz2JD+W-pJ!s84D|pHcOujF=~F>nE*_0ES~3*C)VakrTokR4X@vxO4?E#;$>m$5niN
z=tdHK0dc3F&}?~ns)zKg=F1*qp+N5Yk6qcgl^h@n9z{d<xft#~%_5ZkC-*mINM)x<
z>Ual_RY#r*?~gYXU^VWTO8vm1Z@8=8%lMZ?*DjI!QWAWgJ6`aIR3vvNI&9O)>=pv6
zDk7EdB#nFyn5AEoHFd#H2*dB-PO@iN64}cPSD0qd84$q69^cu<;`;CP?f>04{Y2}R
z8SeqMRNS?V$)T>(v$#L<cw}`bG*7eAx^O75Yy}UwCIPi*V4gFo|EI-Mu!I-zP@W0M
z>~nrJ54n8>J&fDX%zJT{C3~rKl0O;EkyW&ttX8md`n!3eEs?h;0dHp6r_=jv2*Wt5
zd3AQ-?AD~q*gG;OhGi)4iOri<<41+0m0wf9?<|^O?((!B<l2g59#z#IA7<w5q@>eM
z2rax^9V`KP+gLj^SG2zETQvT(<keUqb=uZfbJqgxqt8I(U!|RsYH8q!qjBvq%9vL`
zhb3rvyNUhAsYzAY-+jzi2ynBX=<NwO;+X5cl;xVgMvzHgeh(44I!<;x%YsCrU{5jY
z3>pL1ZOBR;=Pcy;gvas;Qer0Bol2j_H=I$>?aB@EYL{~j!QK*EclD(rQ_pP}p;T3=
zFV1<_E2JY>;?7)2``iG#@J#0O^%bJi-3-D;$JawaQ7K(k>^e4Jt(Ri|z~y^-Xc%c+
zxw(2EX5KFOby8@{LAK!B@P}7UIo8D58u>EUg5^{p5Zmt-Lf-Jy1@eNtBl;M?87oyZ
zP7xr_s@uB}mMN{`#g;VF5Y*S#rS9%7^TRm$u;L7)#bv@8ht|g6M~UYCs{>pX!~w5I
zJqP;8{lPTi<+h5tVe>CJWah%$w6&{S7KTe`pZ&@|(qBz<Sr1vs=%UG>aICuk`8gU3
z5nmN)_qX-YX!xIAQ=h4xE>UPYtw3qFjc-Wns+yE0$_W>;DHmvhuxT@1n4RhNayzi7
zw~AsWeYSoseP8BtVO@#!xq=ll?wY}8Cn~;f`+kmpyNCG2`EENq>8bWPeB$a@x9^<M
z8KWTSWdM%Q${%~YQz+%+_>0aKgI2^<@xhsJAKDW6@gh-a#h=4kMVRBWipQ{l=-V95
zOO|`G)cwef?|)zrx|}WOw%2MpIjn!-qYZ;BZPNIJjNTv-unv7=zjt-g#*{b`4w@<>
zD+l>dv-mxU!=^lYksX<GU%C>FInr7ct9@K`ix2jPjIs7~)-VOa*!-vOsjxw*XtjwI
zq+-Jg&%*<H(X`z9di%H`QpXTRTC2n!S3muukJpuK89plm#YqW&U?|lm|5gmL3pLqz
z=ZC*Gcdt+{09|hNz>=wAx5T2Q$sFV$+d_8>so9?M4+JLEhzq6sQ-=LM(I<e88lvhy
z1{ztajDy;s`}X*0`sSnd^ymFp_<<@VZvIL`b4OCNo%X&>fm>B$>Wk7ecUQt>^GJEH
zP?e+-3A3OWwiAXsxa5qaH9S4wHPXBaH`6Hx^2~foN6xnC@het-UO6oYqxF{bwcqs7
zdnr4+RW<$Eq%Mj1hX#jZVGkR>^V3C)<i9>O&2K9wRI{>@fxAhC->4|ZlH@<d`YuSn
zz7}V7q`N~+5FQr9|HL`LS0XLCvK!8Bo!Rb1Kj(`Er}O&g`V0Op)g;W8k_zJB%ByoJ
z3Q{|hR&18ntu?xn<XP)ynw9r;aqbc|dX4j$=-m%&e?;xSZkwhT@5OY0oX1TD8SAfF
z*^Tec#LzQljXF*Ep}>HUN1gt_W!3zDhSFLP6Kc1&!&{NUD0kAC$%RRX65|Xf&N4#-
zQfk9W=IyGTEis|>p~<S*21)VixO7kiq0Tcj`Mug;&ag)?x>mV2NV>TAXCv&oXYp`8
zISewb$703V$$Tcf8jt3Y@Cgy#8`4>o9Ju0<LVdJ%qv2TUq|Z46)V2H`K}KGW1rTNL
zUdNupHt&B>!uMr`SqF>JzPZ!?&dyaQO}MW}9>;AJ)||G#6v&r#S1U=)nH*m@yF2UD
za+?TD_HUy}jCV5UE|4>qoAv1d-64nW--i-kh2Gj*$3#Bd)k_j%X0G8yZZBQ-7q~bZ
z%>G*S_^v=ByC5BAkK?}$u?uVFA+>mfwk*gQ;ixw<5N5`*=KIt;nE(&<w|(z%F@&ey
zI2>?ezdmyFi|D+JtF6}m?oqd6dz7i+{FC;rL0;&E<17j|f<?=W=EheP+s7yP5y1H@
zIx2ELJMG*C*%ihW?4H&hIn<y`&LoPshCLZzBF6BToY9rqdz00X1T!g2FM|`@V#D!h
zul<nysBjCU4l3ISNgnFK+8ch>@DYb<B$4f2xYpOL#7j8sl*E|oo-U`alY?eL&|b~?
z=@_4Ze-hbXfDF<Q=>jBS)#};C6-imv{cn^p)@ePrPKP|3db6QRY}HXZASE(Y_gv8j
zrCPhs{{ArLuO;sF`>9UU(JF7+N(gJteZ+MI)s0XfGv%=91?3i2M!xYu-QVk_Z&(tb
zG!WNg2GxSh|AAr0g3U2J!IkF@#hjR~D%h~jp4@NmNc@~{WTs%gaIU%(In3V0N4rae
z`_m=|d(6_nAzsVZozs223BQ~UFlIpn@U8MlcFh`FICwl@79$J~i}{&QA`R74ttt3z
zyi0A<li@}am<kzuU3C9SxtBhvGk|L1;4F&ov0)eOfK!ngmZWvE0+yxhdtqXoj|t9~
zqNNg)FoEw+f31N{st)~xNf-XQJ;lF9zjWmJN!-JcGDiz);mD&OO0^Y{`<KBYom5W!
zAq#QzDE3@O6oYQn7}{>t0>9slT5vJ2Y)tU-V+7TxpVQf;u**u+qsRc=0@{q~y(gTs
z^xDshZ@~;**JNQaNZHQTrw`aupq|sGVeF2B{SkfF-`D*?0_v=+^B4IXdW8}K2A4Vp
zhe>~64AEyRxY9GC;t1o`iZzL(qa;+vvWG2j)Yd3X-Eozm#s`N-Jo^Xh>ANpTwF|ug
zjwD9EY?5<c+QI0_uH~+-wz~y+!A}K`pvTC(_*Hlf)JCeiG=i{_jgSyn-`7IS$p5<A
zywrq7rd;vy6qczkyFk>H!$eYo#4<WB4Ky7;*w(>(pe;-Z&j(@!W2KKJ5m^sNgB6vf
zK49ij6}~fjC#_1r2}6MB6h!};Rbzkc^^Va>+J7&ULN0&rq8MKP(ZQx$UDA%HFONg-
zvhx&6J?`r~Du4J0Lql>+=v!qIZ<?r%Bk{tvXEli6xT(7?opGX!=e(~u#(XMeP?I|o
zvf#sfa7lGb<acoScbIYXtC*1)M;EA1q;LQ0Unrk4;Wx}mxZf`lVE8YWWsf<j>+|>b
zX#R@x;QxBr_Lx&W0hY-ecl3_M{LF**3owRF{NmBYKmT6yWBdbu?1_p}6U<-K>8=SF
z^AEU<Xlf%S4ZN&|@aWg|b2+Ow?qApth1QW@(%&1q`=vtM!R)H|eC;TxW(xFmVC|bG
zA!M<){lZu*tgG+S6|7s?;rWY4v5F>%-_yb4|1ohm)!hp&MiIL;u9M3}JmVF+T=B?}
zI8XR}ZU;!>h>rjTj539)7mMW#8<`&Tc`1BRsuCGf{XvYSrZpH#h~N}+SfE5Au1()x
z`P6+$*QLnd!h9}e;n15D#0P*0X}23M>U?q?PF^DnmJ^JnxPo0(GrGLGJ?H-FkU|wT
zJsX|RJ2FPa{8MXC60~Fiq<GalBZmh`u5Qn3E}-#LuG^^gj3qte*71VpuPI}y7~8S8
zx)fozehceZL}ae{3cRf<CS%FENrO;VW<Q&X-Q_#8DEy^#EHcB*r0(uL_f!BA<KaLL
z22H&T`c`af6b)LwW$u1#++EbM&l7nv=u!<3Va~)Dl3f044kkAKQCH=OE<;2y>oZOL
zI`vy3`g#<N{fN8MdEu%-Kt~>3JH;q^NfZII`&i9m(GDj$yOlWAOLgKre3p#x{8;jy
zLh@lcX><t6ZMr4#uXsgZB9pDGG94O+8u^<iTvk*0J}<}0Ka+mXFkY3!@xnvlo!4kD
zqHADAKWVb8)}$tX)yrvB`l;7gwlJDmmsv(heCNAep4+fs>U23y$O|~48hpesTRLdY
z2+pWBGLdWg#3WG8SZ25^ilF1{l6@@YV|^VsU7j`A=ooW}&vT!T(&cO1r80v?Z_C4$
zRu+<9SJl}pvtxPJ=XIX`Nj9ibsgXx}4{rCw!|%i#<32W9=AiP1)nWux<YLgZD!Sl%
zexB^5j$pAwrPkM?L)amQ8HcG0LQ`W~JtW!sijG4<ZWJzCKqVDz=3_R?e>oG@Lf+h|
z@k!n4_(Vo?_+a8D0z5&jpwHbEERjGUSWMsGYqiC9`>cG_<2mpl4i-ydFb<0j%g^Gj
z-R=1>-A_>J(<7K)OKWyMUubnxXrj^N2J9*IlP`%+f6vj?#-_P~L+hq%jxfK$ag5t9
z_L{<QhYv+K^mDavG3jEVw9^75SqGyWHsht5UnNz}{2Ugynn&F5X#%dYqrBZ(K5Q`<
zZ$eirA-c{-2Td;UjkV3;pfAJH*Zzo9BQ!6PzPa`kRc`dvT=e&ba*r+X7CS+LfQsxE
zY$pdLxDxh0o^>*Q;E)853hM^$LwOsx<1y*4bR=|L`!GF;vlgggR!fTmwT$?`YZ;_9
zYZ*jnaFIRYARDsN+6~5+<jJr9*kknRef8t#^R!zt9z%X;-CiLTZXnOr`n4-SN&k_4
zwff`a)L1X9V}yX$$gxqliX|&sP?7S(45Kq+Y{>L`sdsV&37w3Dt0kL1Sp|%&BKW>B
zv8~nkJg1TgSxosm=n~P2;}*T<Le*n{h+UYp#Qczt$Rkb)%NjX`?)Mq_<5})*#*V|$
z!j#i#dHczw7t)Tf<K*MIuI<vpw^5)5Pm%)di>gLB!7v>SJ<q<r5n5V<qma92IB*F*
z*op~Pl;NO`S#tvsldJo4aWQGhNzPvv2|uT#YE8@ZZ1bHC8uo+?6yhR1O>U;DD<==^
z8mv#r#g^Q-qLC;M*f1P99A&jy5Fjg68Fi&vPK<^P#T03peve()Q{pIfc2f*BlF_H|
zx7e89<r->zW<PDb1VhtV`A}K8Nwxp_iQN-H2|Ek?kENl$V{H`?mfbFEQ`wM_x#s#n
zSKnMD$l`15Lk%+8)dL&8{-|Z5@MDy$R%;{dPA#LFxBKO{mt`I!?Ci14K{fL_xY)>y
zuD8iW{MrVJ!o?cRSG$rGSuoD%4^<=Ay@04P;M_b~a(egk4~#|G;nXKA0KJ+=O82kY
zG*F+ur#-4Ix6M&VMMkQv$M|Q#`p;KhjYR4sCO+J&HK`i{RjZvYbAHDcy=42Xvr+Do
zyx^-rtOdHJ&mkev#OW`XnvDKrVt<&}7nWA%D>;+a2UIwlMRT&uzd@zCL>H_>=bP8W
z#MjD&1!mmlyX?X{Qs5-K&19tBeljW9A4WU)ol{{sv8sFv*z8G7bjWna+t^Tt<)g<C
zLNi+BgxyUw9u2wup0jU0pVgm^46dxP@UP=C=aY>=Oxk^}%|k@q7wuB(Z-(+zCm-R|
zrm;4cSsXR>P4w5-8YU>Jh>w)`F?<k~^uOhFa_M?hppb3S?~-?A@RsUv<Nm45+kKW#
z?7!~o(<Zzal7<rjaKym<=F%BWi{7)UE91M?d@i3n2V?ebO#);4M)kuev4&6cd!np^
zeyP>!cX6A^Rzjf>E{l&9JL{x5Goov9knFH(I(=cv)iI%#pxN<p{^tx1DZWoMI;FDK
zfTPy7k(XSxE_mSCw9QXanyYF~@|xp^2`6F)XGc{-Zk%?ON$4Kad+slp)~^YlEi$3Z
zRss!YgsADGY%eay%zpLfb-murNsg(&BS`ni$jqgqbs4)Wz9Y<#?&Z;IMgX|VHgqi=
z@>NLY9=5ye3f*5E>7ize)te!_RifB^p^c`<!`Sc6H5^%ssW#=wBr3xYZqaC>VtUe$
z9R^ZT-jL#=U{Z*WE>J|oohddL==juGj>@__)Niaq=-gkgfm9G%MfbcAmkhz$=08%2
z<!k75yrzo*{KEN`#i$LN1ya3wGTpE}o{Kio3+czV&$oT0n#=fdKBT^8MnBP>P9CRm
z9Gs$P2AC30{4U*etsP(v^$Atsq9N=1^}Zjkpg2B2vZ-d=Q|~7dJKph{rZ3g&X3qCZ
zjYnM7U?|+L>1FhX{0*JweoKwVLD^;7jY%m{HA}V91Bw@$9h1hni9J3n@iu97hZqTi
zN*HhOH-G|itK((eLVlmx9Zml%;^v$O0&SC_IbK+98RMoN-c}rIj&x%`YCq!OiKMyB
z>nBS)eijwLeBA$5MWi?J?#3WCG8<JybK@(#L~3F_D;M3Wp7(`ksFOH&yh`$H@8f;J
zgKpDfhH&@_>2d7W%-iAv=-a4)Q#70p%ChCGA#t4=cxO=%vwJ#%Kci5%VD{UzdJq4O
zW;}lIiIC<8gl}gdzATn`xVc-ViN!*Hpi7QLUK*4ytU5RBVEMF*rDkcUijkkL(k;V0
ziSKRlCdY@7jvxV~Jc@UgOI=d!7@cU*PWX!9-OcfapYJ!aDEb_Mt%8EH7W$=*f#W^H
ziRf^hsYB+PDPF8(Ft83RsyqS+%HdjV8I1zCcw|!$_V(2B@U!Xh8UhowNuh>h&FUhD
z1O+z_=D1W9R&e-yFS{&XMccivKwfmuVrJ1^t!S^Xz`+j#x<7-HpTet3IhL2`OG5fm
z&r(;sf3wj3?r5mC)u%4EOl?Zi_fCcV1aMejrs!Iv8TZsAM=3*`DdM^iei>=fBj1mt
zreP221;tq^-xLM^#)Q3xwIizOB$be|5zU%w7C0mRZ)Q^mQ;STqX(0DrMciox&dEPx
zkB;8L2HE^T@pVgBMDW%4Hf!fBnJp=|dRA>$`bOQCdO<}Y_KJ4xp|7}Pj3E*)q~<ng
zaZ6=NN*%kEuHl>K7=akiTz8XC;?{$EP6zSy`)=P)RV4sQotn$Z&ZfB0;!Ti0AP{fC
zY-NIEnbvkxBTOoQW}B!9m{o%>yt$~{hW9UeHEOmb6qAU;J(t4GpH}jEr5W!o(&=pT
z+rlXxSBa<G%vs<!-28a+22`bv?_ttR!f2nSDv%zk+)mcMErZ!o(J=aB(yOa=ObE|z
z!bu@Ng+tPa`7~!yeqWK%5+wCxJYt9II`G$}g*4_Kjo<Bo{hd<!fOHWgG<|h;8!UkO
z%vuMlSh9T{S?PpcY-6;SYJO+8t<q0F#JY9Sg_wPH?fui?5p$1o`{QE5ud%NJ+rF>U
zVwvV-5D8NWK~YLH=5;b;H_93Nn_ai%cHcIy%%NZFXzCX>4tuFagclu07fl^fw07zo
z?EH{PVJj=AuU;z=R55!?3q0d_>au4oS~7Q6XP0I#!TT)>ZKlR>--I<SsrB<gi2|mK
ziSlrU-J)O!FLu7$73^FJwkbuC>9F`@S_lj$NAdbgn_p@ri`8UQ=d_usu|&gm6X<>v
zJ|rX(!y{Wj(X`J3V7)hBqh|Shv$?@>H7_AQlU^S;L89|gE{)|{x2gMW7#RHF4EMo}
z$(cC}Pf)Nqt%<Xy&?Xp7pyd9ErhwgmL&o46?=3L}ISmOy&g59pojV`svCOL$z2-kK
zehu6`K!B+OsPn!_r%jl03q<qR)hFOBZ-vJsg==(KyNx2gp+%7dbz!ad?2U7g4pL28
z@x4u3=?0&Q6agpJC;V6$rm1IU&UC7)?b&1HJnzZ|@YOsV5f5V5-gt^%E|}JRXudzI
z^zqH{Ql#B@^NT#=Q1TtNuT{>EXzP7h@O_tq>n{sURQ!VAn;<=RIDzMpY<IfYPlPZj
zU@*a5%G&bWlrA&JD1_w|ZK%R*aIEW(bK(5Jl?72it|M`U3neoJ*apboyfOfh2t~1k
zy&$Rj5aeEzPc{6=u8hm>HOeV-r}40<z;M>+H(R~~T~=;P(OgRfW@n{x^M|=`IhpOf
z--tW>#t&Nxt;f^l7t(6#)e_Ke1+NfM9+<OkjEm8R0>!ul2&u;oJDvymXxx;AAC1yp
zz?i_7Y<){obEkR|e?Sa&c|dwU@8&1pvBDNc(tL3Wp}geYHZ;C+-CyoK{@^P-j{+$j
zx7OvG?~teR97cGyXmCZIb&5x{OB6K<MC4e{bb>84#@&^N9mfM?Mba6@4$c;|v!<(?
z3i+}pZ9@i0hMswdex<beCHrNG!!j-f50={5)--;yW-{gMEUY$%@_H1xuV(y|ALD0N
z5miJq&N?|uf`*@EDSfN))lT_l`(9nfUOwRL*>guz71F)PiR6oFej-zq{VeQNGi*at
z-i7udT{7Qu{!V8WS68tib0n=XZ}ys*jwXfi(!z|Xp$P-g08aII(T5W2=U>`?%N*oO
ziHKa_HZDDZfV%wFsgslMIKrgyw74sKJeQrbL+c?4S}PdLjDm`Tn7f+79;TzhJ8R^|
zxNxW39iDf!J!}=Hc@g*@##A;r3^?VklG@tD_O$H=T=txx>dn1C#(_|Sn!i8J*KeA>
zqlNfuO`7F2rH%#sra6)%N^$G;h`tk6>wzP0{vX!fGAhdUYa0hi1q7v$PyvyauAyZp
z0qK&G2I<a`?iP?7>F#cnZfT^4Zf3}l82{Jrd7clC_kXSXUGG}&2R>fIb)Dxv_ul8;
z`#28qdtWQajZ<aS+o@w$1KN>y)6*k$bs^6q<cA*RVKB99Ryb$#0n=5#{-7OhO8-Hd
zj<M#?%y`?U%iz>0f^>rk`7?S-h()1ORm>i)#+=@sJ-5WXTU*_Y3>)ya48Dj9H>9ne
zyNKWbiCcbKp*V)sr5{N*T6H=XQ+`2j+X3NU?sO>X!>_N3BHBgD?#qTzgNYtz?H#KQ
zX;0!P2bZFEbH;!g8|JD|J>p3VMUZlO_Y%c<+i0S|N}Fh-DaGkr?wrjkBuNp$Tz`6Y
zcjD58{nRDLMt}=%@B*)GS}clmxq>0WO7)HZM;&J4qf%uF`hcm{2{OoFSvjyqU)FBW
zOZ^|gf59t4=CZJ0P^DYN5pxXL`bF@7nDSB9Fh!#v1?FR?^p^kKnd4JBcHkU2KT$Y5
z7aUXXwd|Qf*6Vq3maW-xEiTBg+G!=1+xc6FCP;7$OsY7ua0bjFtglvCs}0^BJngBF
zGi&z30F|2r*N0^baGCBeHoD#u%Fpw~k;ztAyHiCw*$fUgx$nP``ef%UVeAAntHT`k
z(jgJ_@V=GC2){A|FNC4)J_5Vp-Sa0{Anv=0{p)cw&{S-q-K9|}AiQv|Q(}_{jImCj
z&{Gj*@{>t&ZL^#pzT!jgFY&x@lpH!GKS~S_zxfr65opNAJ|L~dr-ai(o{e2U53&Ub
z&+w<e^EoxN@YH{p#H*NzV>;Qr?1?r9&{!Z#cXp1fX<s)q)U`&xh&_Bq+|jZWILSR2
zl-=xz6kFC7FZSi1dF%hIcJlI8$5rVO#T*{qu~4O!Zqmuv3*Efso??n_(57JT61Z(?
z8<-`k?2x)Cx_4z>I;850>zR0nbUr~YA*(d&G*UKT18LT{7^7)Jpw^N{JhOw>l`cJa
z*m3KeShkHk4q?)B_Us&lY3)(ECuSi{w8&RXySFV>dJcFx2Xl>Mn*`!-=PoG%jOshn
zOPd+uNe%K@xZ*a1K(|`pIQXXGv>4riKUs|394o?+F&oc3Jc*u5{j=9=N(mv<lj(vF
z1!bvOf6!<;PsbwIN&JmMH#|S_S0R8ZXw6XL^vfu4lW5cCcqYo>DUcZxND|}%(lGr~
z+UbJ3b@TKVp;|HB0*#w2!;<PJk8N|{oM9O~v@~HV*_RD?bqq<%tGxcY%_*`R;~K=V
zD(@~HwA2u64}^b$P1{e6Umjid{daJ5u!Apg3z$y7{F0p9)O3NmdbqOYaH!HfF~!?K
z-_u1p))fMaQl9>F5y3Dw_v$6h_Lpw6p@FmpbGw0^rI|C<#{-(e*L_B~$drxWYU9UM
z&!@{rzj?X;AdaAMx!yKy%a#hJaWO~@xFat|y04Ts5Ln93^4^9fDjqK?=3gfYe)nRq
z4a3al=HCQH|Du)L;3GXs8%l(lHIsn8*U@|;IFd$~@jQxyBoXbq`Z-3>M3J7YqR~wo
zFy76$#Z+;8uYc3L7A*sedk_b_A7bgaZyhovCQU?%t~a!rChA}epndirYM~FA_Mh+o
zEQ^Nh$5oF^lzO#(7H02|XghlRGTjSjO&XW8N@=W*Jk9gpY-ovQIoWd(Rh|rSl$n=w
z=9#$g<<?4-mj~j+D4a^fj%0mr83(iMhTI8w6&-pPHdWXV8QC-;`Y@i^nmXXC%Cy;(
zk~=FKM0^~mqUd|Q-&M6;1hZ(o|Ipr5@dr&weeL3W;uz0|T||BAWqos8Po0gSt5!nK
zc9Ml}@f_}CHK|3*YU$%y<{esW0*`sBW$*c*cG)P!jAvznmW|B~Ex$UM&YI8^c$l$t
zb%<1O=3l0&!lR6=Z@&2)w`Of`c|>?@o4qx0vm&-QQFX_Uj_J#U>xY|70uh~kqb=&T
zxbl()EL3UF7)p%qMT9%6smO)K!l@-B1hPc0D8GfI-aWfGXu|1){>QWXZ?%ek(F3}q
zF~=NKZlMOse5RPEc$-K3Sv0ujH-W6d@cuNvQvb2}bi)MvRDq@^hD$w^U$8$d%XRq;
z?$QiZt|>*mPrvSu$Xi*`GtAOsPx`Qw_LHzi&+;|R!%gvCajHC+I5sk>XO$!g9M(tH
zmKQ%_>-0FeI*+%4K7zEs@j%fO!vq6aH>RkqL?EJ@wno5qL4eUGkS<ykTmWBfVE@+q
ztWY=cU|CR2b2faqhEffkl17%V3qdbGSy}(R*w&x66G73SR<oeboFUQ`E~P{NW&j@y
zTTClNs%Q$YoU~LN#xL7)>okPqr)U|z)k>&Y)>U1V8r5ND%%FQsQIbFDtBuu|&ie<A
zwELP!FPtL=_4QROY~Zf(fj~?`E26oQtKW;EL9y#jeBU91#BaWE4Zb!%cn&4}?%)EW
z!-hU(OCJc^j72IDrn3JGv|Im95~)#R^;4dL4gE2WuU1Mx#cBw=qp`%K_#m~_t~$n!
zo_SZ%^Ch;dd%`Tl?HLwB6DKo`R@*5q()x}M_UkC8Q$R1Ix6WY9i%sGo2jj=lTXdMS
z=X-B_%MP`SALL|>i>!Nk(OQcs>5S^4vn^R1pc8XT8CQ|CZr{)YQ37@Erh6l!uHDM+
zHg5ptu6<nNeW>0v*UnjFqa`!eFx&T~q{F=$dqWKONLEVJHW;dX3r+=Sj<RA7^b8J!
zQ;Hb3C%zIb{)+nDQ!NBrJK=1xKv5lo6KI3h?>QAi!O3=&Y(EFPG3fnrxkn||%@UnX
zb^R&fjR6(=9s*STVFgCZ1S)Eh?6djK%|=ZspYa|z4Q;OG=5|csws~g?g!Jmo2cSrh
z?p|aDEWbajNil4ghmyHPAZ8Wq7*!0KK~yLH)ZkX_@OC5Ep~OhR{``A+%O?!w4|!R}
zsJver_dX7C$00RRL0Xa}z~~6~TN#f#QYv!aaTs?gzIkfR|HXw(GIV{fPi2%)I-BJ_
zHRw{&fJe=${q0Ynrg3JtazLc_T8;c;c%lG%1E~HHckh|9vXh>Gm;Ch~w19g^Pvjye
zCsKU=j%&Az<W+54Z#H{|*0cj(0O^;P!&eJDucG+-Z;!-h5)}r`KEyY#1T+bYanz-3
zoSZ3s-JNkunJ$M^yWyHxKe1R|HSIs(qSdz*8XPtie_h$62KTRRN=N+UJJe@ow`(6M
zt}G|$>3b1lY7r4!jIF61s)ZJPvC(MMquRH=<Up`L&#nKf$AJ|3)p^|bJ!z^Cg@pw8
zq<5EEV?gHGzX<^4AI_B601y+-v!x=JxJE>BxgIL7VtK)6RibfE%g0TcCMLigkH_9|
zVARY@Ok&{U3;KYpxJb~Rcfa`Fe@%Oppcvrq7PH3A_HTmu_1p_ANkcB{^nM5ThSY2m
z9S|iaq{jE;3{VdsB(Q!qd=|v$Y5hufJ*sih5OD~=u&22FxsV=`Q9bE%O)d^>ozK(x
z!rnp0U3j(MVg=a!zW>D;C}j#tN=Pq4h-g4nC(Yq$GxUKQ>~B^MwOOA_5rN%*6p4Fl
z;|T5rbhS6MRU$=tg~MXh4TE~Uts-an7jzBwIfeC}zL|Q^^sr@u-iaC`Al9X*0{IL)
zfAOoosbH_kyRWY#R7s|Oi@nQY<$$6Njqtg>;C}XHW|Hfok;j??QuG3xV67y!1{crQ
zNBXcRt&2ZycV-K^6<#LOns~`K=7@R)UrovdxTB?e9NYb0wawh^pZM;2?bN?l`kpq#
zn1rQ)J&3P?uWgWvR5N%y(W9j&mftAspZp~DU~YAaPjTZt$IeNZyHU^(lhC0~D`DWB
zdI2)<Ry(7QO6hXtB5GGrEQ;xCbx`k<1eajR@i#?DNzHT9*0VbXr$|&+LNu|)ZzG4p
z6QK<2ROz{jOL;a<@()4pXXvz`gO2n3TZ8PI=eX!SJo>ovOf)s2m3iH(&qMKoYujqu
zZ?*EggcVCo2s-)>9+*YES%L@h%dmZWLXK1DeXK1noKjGz1nN0TQ3D*C<r1p)g9%0E
z#fO@Hv8(C+RYx`urITIx;t)p>Nvmk`eSd+i?bSy{-NL74ylsQ#*w%9B=-Xbuy~6ha
z+@JfI%!q!&y~Djxota+TUCg58eY7kP=ePkCD!@#InWB6dKmvFJ8@3%P<Jr689@(}s
zn9G!ziMnqzB|d%bljw7$0v>Ax9#i^*R+z?;9kkv>vhV-Ab9M&-PV)2cd-;26B6nzq
z?KuL|>;sI*C7O9_>x7pxLTqieYhsY@$K-^s<<vz5=)M*xq{QjBWiu1^2Dix+z`B>u
zPS~HKL*og;K${HnHQW&<uXU2$zMFk4!gRxQ7RzmhJVh$@dLLI7<xgyU#SSXwVXJ9O
zCzx?;T8&_QirLSNK{0~noiyeknQ!Bs+8W)MK6K00IN4)r$yeL%9vcb13oKvXG9#lA
zzF~y_in-I4#an;&EQ+0V!!9<A@q25WX0swV9kvrMXZK<$je#*@**npeQ@%Y++Ik?A
z-EwNZeVYAvVd4{lWz`>1kQNlsvKh`Jw=hEVEpwyI0f0e$fL~RWt=LeVKp_sL27E^d
z=|T`b<LijCnk;y;<af-i%ZiLO!T}(3H0cEw>J-%Rzv(4+NQ{H>24(AZ8v0<;US!Q^
zHn=OEDEV_<_+fxouG;SOAVoW^Y1!!WZ1#3`7a5|Qs?$%O37)WPUA(eqUkZ5s`gmM+
z^cg`4CG{+xzF9j$CZxV!GuBqgnV(B;vKjkonVLIZ<2DetLi~~E$7{td#W5rGu=m-k
zL%g>Zku%>L8HE_nj$0N&hMviebnn#6t!|w5YH3}0)aon`Syr-naOJkWU9)fM!7`S-
zd7>>MK5+gAjkEWw0YJ*3{$=|3#dPP(H65ggTr+%ha-Uqa+(XV(NzYMxB#|qz_LC6f
z(As%)w2Ou>pGW>ac_(Iubi>SX!)-?KQA3Yt`(*tw1BV$o{yI*)90v1{APyb7w`gkc
zWd`)A_2NLp<%r@h*THQ?!SZr~TAT#;`nXnIJeqd2H`q#IJwICe`dbPQXj$gj8~CQK
z`7-(E#4XfWnWcGK60YB<bz?2&ISK9u3iCk@wE(;WN|If@=`z<S?01G3+f+H9AC-=q
zE%WK|$9qJ5#Ddqh<PTDOjG+6u-}3#o1MT8e|6zIo$RUbWb*!X6)bk+SHX&l;)66@e
z;TXY5sS9ap88w*+hB*MvUhc?DUxl=$<JL8mYskffI>C!QtMMpOBiV42QeSLYy`3JG
zQNg4+dl_S@8uxyVPlegs(+)L(@6?O?_AT2$%&0t@JX6E#Q;5o#IFfFz;@II3xUL0u
z!6w9%z<5f+r*evl1wZN3&o^pgX`<(%_o?~!qBU5?oZ4TDXpd;`HCNv3>c{EBEyF+P
zE&uwUFYRRKWb4v28Y)Ta_&<54T+bs#AS>ut&GHvpCDv@|jJ@X=)z$FK(j#GR`=TkM
zCV;;khgB*tX)y(&-$-+?&ug9G!)$JANqPNFzHJCMN28AD!OK{kL`hLNwR;_^5x7o5
zy2@}m<{^MJ1lV`b_G+~<#)WhGnwXa|Brei?Wb#bWl1U=t?_xcscfKiEzb5Trz_Wx+
zL=3@fYYLG50*Zd1{-YYkAK!?}MVvKw;)9HDe=qVF80O?1v|bnrOxKHkvPvaBm@H5I
zxIDUQv|#7K0{dA4BIw@2-^9UGBn)U^2EB5{8`D>coLZK;@tSt+Z@T485KN#5OPAPm
zu9T(R&2~|@`wwb!x++!MhYtvHb32?re!HF`mHF`e=;T`Aqw<As=c!~Cy;Rr=#+fuQ
zL(vEdCHy~j)5@qI9?=LJ(dj~dSX(-Iz=Ddn7r!;8c*?+%c9v^`ZpSj*pNe-hrLWe*
z3v2k>UNux4rc52EF36i$%#poXVebv*k<;8t@-Zhyi^mqG-YNfJg<_3+H(haYN}?C_
z)vi6GENbP=J4;`})z68q`qvTXkG<8smxh7N9eClk>Qv3uwUDl=u9lrv(q8Y*s2s=-
zRcpUur1OtmjXJZ|rbJlOz-xVrG_;R8;M&(rSxD4NR&|NFQz@h&ApSbzrntht0B%h9
za$eB>1cSa!?x3qRCNNPy^-FA-VH|7)3nT*jT3^9$VNEY9Zq@uOT|P6#ni}6M^<yu-
z+p#W>r_{#Wl8hgoYUGmI^xIO))+U~UfvnN;y~;2bLBjYI*_=F0r0*Jls8|9}L*i}!
zo|MM6PPy7v;eN28S_`Xc2eZ2=shU<ds`Gmoshr~~Vp>qZ!k0y~wRpoX=y3MEKXCJw
z**RH+g3&0S9Y0C=2teGE;=KEQy8b~UnlNRY2)kU;XP}BLqE2aQq_d8QTiSi`T{~vB
z&2NK{`f+_>RrSV^3oyk?)1M44lb9}ddu=}7Ae+88IKe7dYs3}hRRA9te8)@>s4I0%
z+5%^J<|F>-z@2Q~&b6_%??Os8b<|x|1Z~tODSEfV#>$A0S5b+Soo`8m-Ft6Y$%Ak9
zGSgnq8tNKdDvA4W0Hc~ZyFnj}^zNja<a@?RVAPYhVrZk}J+GDWq~r;uV)&!Xz#MrA
zpU0nFOI23?rwp@$0tjCjCxN>E9iem(GKcSrKLg^^Vq=C^Ic|9lnRes%G+y0Cfi)9U
zexjE2%dL?9BZ8Kn^A%=(3OgJ7uR7<uHuM(7ib&Y@UOvOGOhj)Wf2oy}kW4Rxsclf=
zDXyzO=DA08S&^L5xN1J5t%VKSi0`kdd;3EJgQcv86%Fj|r2iCYNDB8$4L#cRtlxVX
zI(tnp!PtsM1==#Mjmf_uR;M9fxmiQexwj7|XWaflQ#t!hosztXXLZ>jt<ySvi5HwH
zQMkjX!trBrAzUET_?Pp$iUys}hixa3bN`r+E||X~cPg<F*jZ8wT~nCp#e>*f70Q|b
z0Ok~jcFg5(%)?C>^w_!ocnT`%_J5eGX34H8T(Y?_?+ZDo(;scqw<R?h2LOZ5KTBSf
zeR+=~LKl3@a4SDsdCKRJz3?lw-3-gbp}mw|1A_^(QNU4XU1L!tOs)S$WF$)p;4^9o
zCB`K5oJ4Iu7Qn)dd?@&#W@z0-|I2@If}?*Bi$KL8Y<p{5Z#9$a0ZxV%g%j3sKmuq)
z898sp)DlB=s&M-Pr#{qRkT6FacBnh!UUx1GPjJ3UFaUb6*w8(1teGdvi({DGUkjvS
zf?{#MSEWuX00K7ni#F*`R}|704Rpsf1qeAuACU*l9E(qNex2LB<%ohfWqN6yiEri4
z5&kF^n}DB7y))%US>9hLLi8f5cN2}~rHe2kJ@wSGDl_zap?43$Vthqyec-K%y6g{z
zOigx{a&9MuWi!qExK0hogBT+rxO=tTkqI4{Y^1VyXOCHxPq13*({XMS^IqIMiQMWW
z9G~_TotiSbY($wo7JW3>?f<o`q3BF#dF35X+oBPG-FDYdm9cV)&emBElrJ<+02i#p
zNuUk!?Lr^B=>rVH(|vkl<!zg^GWF=86yQ>4M<23Xc&QN?$hyS3wcPO8q}}s$pF>}s
z)>M=BT9^iHy9a=7m`BoozwromJ;(ZNnf<=g_r%{Cmo_U@esi^EXE!Tl@IsR@tVd{K
zBYk>mzb(0w0V&2wVU>%)+UMcWs_0IG_hhmo7E2c1rdK}$Vl^>~O|T(*6Xla3wbmY!
zw9QcU;VBPtqm2pyB}d|D!jEUKBidg;oUbQX<>0t8$uYG?n7bZ=$I#)3BAf}*0}5-|
zCn^WCOm+^m^9Rt9quCvCBGhw(1zQzZ4E7LIE0X~r-~JrEZfZ3kDl0@Gu5c(ud!X&z
z6~tS1FZDL%z-mOK5GX0*DD!;gIZf|{-w_?Gk$@CS6iJ*3gr3(nxxZIvoEn$S!Q4a?
z@o%NFHVpMlhfpQC<&6zO3r-TBBXwaN;9s14Mr7Z2ZPkY#C_4HMJt1*K-?bX|*0$VG
z;uf`(nBm>8solYjW3aTQ4?<GY{iwGpjV3W2Hqj;)ZtyFc{O#Ig+VB7PklQn<&(6(1
zx=GkQiRO#f)*HfeA<?gho4KMekcefDujLFG{R?toAHyFM@Phosp0%Zg`F!2|IW6vY
zS6c2@r(7%aGE_M(2aZCOvc1qfD2Xql%cOlyYrV_G`vY;|k)#xso3^Yqy{k)$l1iQC
z4pGuSXrm{r30-j744+LwUs;B_sIR}M`*9aXKVyk?gwf8<tLiI1$xf7wQv1TfP*`Or
z)l3+j&CoOj;&dvEXgr|$;{Q%D=yUMrBNdbS^wY!9OB(JTV5WqK(n1C*_Y;PD23}SX
z$vj#XE)5tLxwo-t8ZmDZ#eWpmaFr}ZaR4}~j_i>9MQM`)-Cv9G#(^Y}+#;o)(eGK~
zkqM}vGEYT4YQH2kvXixySo6h!{qDQNX3a-A8ff2)(SJVL5aZfwN?!}Cq_6%$za+3|
z001I1)D+_UgZ*9?cMO;qZ)Lv(oyz9@-W%^y>j+bxKH=oZmxG1i)d_W@`OGITSoiN<
z`Lq&-rPz8^QO7#JEmYacJ1auQ-P5m=)~y=IyNG<pqYpagsf#J~bISB5o!0Z@*Cz};
z2ZA~<m0ew%1`TLwF&U5nXuXQ<#*U}Yh4=dfJy}N#-L7S;He448)|M_rh0ld<W$K-G
z@3(Po=ATqqrx>y!^Bhcl?2~@&U4g9wHeGAqEJVvPpb3~B9)18P7x})2cQ;MD9=fN@
zF_}^jQYTc4MlfyD4$vGnB1MZ1=QcldB1GE;e0+rYe@i^Rm81?>aEj|sgx1&VnJYf7
zj&#dW73Hm)*LE1*%~5%z<iNnqVe0m}XCYcUu+M=hyj=(e#T8<AvSYtq<eH@-+7O@p
zT;*TI2N(F<z>YWIUD@R4h52(CXnzlRaKIvjs9ldWwK$X*OarQ@-e=|?&6UlK`8Nr3
zhRn-*!EdEf7&TQt(Z2v=zfWd5S2vIWFqRJ?lNT{Y@AmJrN|%=a+9ON%bqHe9pwB=&
zgnFU5cs{GK4dBrRIf?&jr>q>yB(2GyGYF%ru$!ktcth&$gyt69tme2*TV^2@LTxg&
zj+46;xYxGlymy55&*92p7>`rlgwk$fL$W+CSMq_f(ZhDp+@)obR^gs~*h5%EqIAj?
zCF#kHFP(XHV-wxkFkjpmnszAi(Y{+;1k@y0VBwP+-m$!ZQ?sC^YU~0C#TTOqALxW8
z>>FDwm1z2<j$JcD(iUwY1i4*s#@HCV#lk!rV)9VXQ?N5Pw$qraAtoFKUkfpw;xJcC
zEEtLJVqTV~$0^=v6=u~`W?rH7duOf}f932Au$S<RUMLxkbl-GE)@SU>*_oP_EcC?}
zzI9_vK)*2W1}63R=%R1(3-PjeWaL~g{OaU+$d_GyzUej;>)KrQtb<iTHyntU4z8Qj
zF(t~_n<<}$?D1rypWd^6o2_SmjWkl7)|$gpe3;{Rh$$(Bxc-b$+%5jOyoJRksa9k&
z{D&b=rq|Xngd=XYW31X4{W7=xdVMV_wU_FF^?7;VA2j6%(}cK}GL(<HZ`Sd5%8@=B
z?jhxe+Isd^b)I$GL(aoduW@j2K(xq<3R0c=tZTti<1#6iF!tXbBIz&`HNd5a;_f=!
zv6-+ZERK+%8_%Caz1*j&in4cQHBa@`?}i4(s*BVdfB$|O>F|A)bN%b7j>&1IWh=l2
zU?U|SPtx)wzhcLzChHN;Rpi(iN&u3xq)iATyf6y)=d0VRyqcF2^#FU&jcPl65dMRf
z>ucdO$ysmgUzxZGAW%!Q_kX9s8e-(G<F=;nA8(|A$}pcQ+%eeb+@p<&RkwS%U2$R^
zCIyA+3rRt*BICu?STbr`LIhpLWZSsK9={!e-zul5TsE<@ou24{QD2Mh^y{+^yXPw`
z@e^0|+qH>)o3ce$K89UTRybhl-A8?2WNe`@s|$bg2hG-)>2l0&=JhIdr>u;^U2~DH
zYckOPAMh1|ElrRj>3h8kYs_LQ4=Uerve>Z{m(^LiQDXY6Th!WhQhRpwJ+u>u<l|&F
zc3_hgAy2Y&Nl2Jzsq)M%T98@Xl^V18-h`RFnq^l|-YFY-2Zk5S2OARDb~m2=lE!zq
z>JQXnvX|WA5`PV7a<vq!7W7A0`<~MeFt(0PRjoWPX1HfrMlisKNCs({N%B}-jlsBl
z=fO7<(IC>CH7nte{M`NxfyPEJa#ny{Zeg<ubCYSRP)XHeZ_FC(6~m|0FhSn7QuKT2
zOn8Oo`x$Zs)_$$Z%YTznQan=pyN=UtG)EpSUIcMy0Qte%LiYpuYd(hQDkY6KrHT2)
zkQTn&z^x!X&cfVUz{VNqS+2}hJr>&rHvhrn$xIYz9vw)L^6#AL+I@~2)4S3SND{h6
z;=V4puA9<9^+>#g%sL)u`q!3DCe>;u{&v0XqMvDaw&W+=?=v!lsRe)GMScF6b>LDw
z>blOBY*%_(v)%zDF+E<yUDNLr6mr<_a(HYQgb+Ru5l6F494#HTOMgRn4Sm#AhN08*
z-P=C{UV1Cf_1l3F3UzuhB<B3hZY}8bx~9gi{iKBsV_2|gfz?Wr`O?^3r8gGoW-C*F
z7C+F;VppC!zQn{M+2#uRjP9GXe06U-zn;t#C}b)mPr?oT$jt&%<3Z|<g#Xa$5z&kZ
zn<qqkPHSg%C@gt?;Bj^3>m~yAK#dsmIidh^JViuNVExIr6-CdU>EU-lztdTK`DyVK
zh7BrF+mN3-{?GTwg#}{EK^FFCQ&StbC#2{E4;=Gv>@NSHd3SgcbrVVA#LJi=n-r4t
z;d6O~JuhV$0X0ZVO0?VgEML$p^gDT?r+VMKm_cuJ?XQvcA!1hFHkVm18n`fut3b$0
ze00x7r}g3LS!l`uaD>n<TM>}RT0_r%)J>0MOT<w<t5#d9xo?Cy=!jyFfdxA7vLoy2
zi`_0>tg=&|mv;9bH2fvW{8d|@E!UZM@dLycL}Bz$H76O3Z7UBlY}MR?aG(CUO9-4;
z<P>|91H_p3uC{*ZXyfCN7nAWggleIZ4o1@**ORn2HC*AAZ!l(Ypfc9*AzAR^d$-u^
z{0Ia%d9r*f?att~6+Ia&?U`se%lawF_$MU+s;S5m-P|<%nu(_)_z?`BxGRH+WNS!n
z>N3kpSJ+e1yj+i-7>8`Ld83soLln*l18+{l`IOXEqk74?2Mbq4zN&pND@zJB`UFvE
zLv-~btkWqcN#r=(_#T<5_Bx$Bi)(rQ1P~t}5f<o$JW{dZ|FxzgUwDH?gcD7-t)rlw
z9p^A}X{EN^!}t171el))Ga69;$=cIS=-}W2gtoMx4e}PNSkH3|%ulGt%YLlOw!LDs
zh|MgHTU4OBjUDuZp!if|7m1%t>b^qV=`()<RG_bxny;N->FbfbIV~4v8p&HZ@moHh
z$1T2#{vi;^Ben_$2Zn?Eb^cifm;F93NE9f|%_ySEDJy<|t_C0f?kKnlB^tTQiF)w?
zS*9|1$7O2!vd=YM()Tcll}N()>-qy6h+dr4w>9YRx(b+OL<nz6Lc={ZaJ?B_Mfw25
zB0qXMI}te1pQ2Glsif(5L%6EVnfQ0h37K0i282CX+!L~hsu(u5<0-~SeUEqUvQkT6
zA4|Tqr5>7w_V*G|)LgIM%IuY5qmlOQLjbZ8@`k}1ye#gAs5YHKn;8-zpUlKQMWWJz
ze7oGe^2r`gO0t2C{PbXjnkAdmo0vqFXqNCR;d^cu!%ag{JD0~$`0bDE7g;|@=JmGk
z_4pGdkaRMnYgXb<UF}@@EZ<h^W`#R&Y|=4=NHSp*Q{X^tH1hNE4sX(TNLaM|r&tb{
z|MNwE&<2kW!;pTcqzx4+fQq;T?*q_cWx$J@YrR*vSyHM=Kf5sxT_jyT6OdqyM)L4_
z_!BpG$ZGkF+(t#99h8s#yj{mYMoy`$$-xT9iZ!6J=E$`Rk>UTMU`hjVO%Tg~tQp?D
z89cxhe{X&99^+%o%NWxL(kI~mh!XE%ai6R{YqPdHG1WCrRuFzOXikqwl@f{L;gc=1
z0S$gKQoOW`RCAr0B;Hlwm+Je@z?~?M^X))bGcIV#GgNwmK%kdg{T<tI_fs!{RxZrT
z!)VhE?+V8ox*MiG=+mVO@;Uc;V@S)_p>i6*9}23Xa+@~uIl^vywXF_*^G4Dm4tHiZ
z?rE?mxxp<nu6vbcY5b`=JzT17H1LOavK8)KM10J5^6(`|9o$HOnzlJma5JX1AVX;4
zmcFWqvQlw9JDJL}Q>3~tMegK532Oa?q*%*PWzhFk()mwf^x)K#agb=Cq6=fZ#i&yR
zPfTY~!o_ZZ%r0Z)1YGo!Wle~F857=!VUx4_?HB~x_jTP*H&z<8lN+CmTSs|}@DXQp
z8aTH26Qp*YXg#50Qu`C$y*G&@SYLc-a|?1?>2bg7(g_$5Yd_)ejy(c6zVa|q5!XQ#
zAoD^QJ2z0unN;6KGMXTRX}otVG}+6bD;gxp5kns2%KA|KL$xV-OQ13h{W1mY^MK@9
zwzq4QZ)x@Z+<QYs53H<q4;OrSZg9@BPc<dqm;G~*BKuwcXH+H9iTPfMvqolr&_)Ik
zIw&$^l{OQ=*f1M<wZSG=uG9Pn&7`KED;nT2{80$d^llki-yA8qS%u`j*JoMIDoKci
zJh~QU@vp)#I*wLe)Ne@cAjAZu<bpQ9aSmije#Y0_t0_9$$%<X0{OjD=T=R&F%5#`@
zz^U(ZK1x2k1$)M}U&&!2k{{0GF+}}XyK*zFo!gpRgntK>C`|{GsIRX0cw@O3a>FfB
zH?l-4PBw`Y%%0+fCrF>5#VQL?Fh%ZLReaD$PU}<7-<MZ@JVwj9L5R8NE9^r@YIVvt
zwJ;p$V;#4q_3R-&4h|CtF#*%f0ft=Orfz^H1+JondtGXu$|;(gOVZ_Z)9(z}Tt{Vi
z+JE!p_!w*T!DKT*nw3zBP_G-29P-8g!5rI^AiEve@cYQpCq%~##)Q6FPji!xn-09|
zU6@spHRhD^*RFkNo>rUV=M#Y?X$~V)*6yqlS}Qt3$@j+iA<0(0{6KdN5M)Y{ev@ML
zP0o^LPUbzX_yhtN+#*E%LEC7GVgRaZwzhKq8DARoeTUiIgqWvYvvfvWp*yJu?iZ>u
zHckL_n8g1RNx0DIT~GT@;AHEniDH_^J;zKc{2#e!Ezat8t3~Q|?pL`YPt0#CE-E>D
zS_@*M+yF`76&YJg!Z6;%vq48}!#(s9`R8at4C`tsK{9KNhie!3h_L%hU;q^1>emD$
z{ogF3#ZN1k{-8xwtUX4Sff3}3^9pSiDL(_8@Zs_fY`T<clY^z*PkwIV;E-YmY#I@I
z2A(MzFsbV9XmA%>Wpl9^A9FtA4tR<2-HZW0)+--dWy$UI2HUd-bu$G)wu&uPL4NY|
z(_POc{Xy%Si%r^GBe1!t*K>!KL~vNHT{)X1&^Iq#x0g^#DaLluQ-KlJq1t)|YzL;t
z>`qq_sCU`2fUXj#{kYR8Et}td+_T?`Aeu%G#yAZqS;!yV$>ZbY8K&II*D`+l;gu`S
z7&j5qywYcQYYz;1NlZ{c*7Q^WfB!dM)Qn_>_4L|-mg)-AqU+BX_wq;KL6zGK39%AP
zK?B}s+o-?ZdGcz-2NjSFWYV4WP!vbQE}|%`;*O6noP$qrV~XjyG${OV_o*B@NzAyi
z;NoLh`j=U`o;{Lt^|wn)G+-{QQ~@I^ttMNi=$*Imtj`C8jL}Iv&M=-Gw_e|4fJ^|0
zhPC*e0iE4^*B<32;q4(ntFdt?-P0)spAWAJ$xbSXu&2aND36yX&kQO98%V?xY7ACX
z5Ng%TyJpy_C}aX)<4R<~BW=fVo<Q{DWmRJ#qrbM<4U88YrP_$<u0t?PH^zK4yJfCL
zHy&M;g9wF9Km|lR_YGqV{a`+~N*regx2i3XbK`^r`zmZx)tWK{9z(A}kDjIY|J#Bz
zwhL_>6ZdM9lig@8HH<#0mB+j~(;t4)c^I6a8JRtbEqWkI+}}w%cPTJ^F(zZtg8mCV
zV)7NP;|`NK-fQ*muk~s6&hRd||Mj2Le**cy%I-h1b5E=5a#*-WlAYxfjUHa72u1$3
z@4<PYlTDyCBgW{dt}<UZS=qo0&ciRmPhk9VhUJd-S@(SvnCA9p!vbwa^1tqFTjZ{5
z92L?>XLd<xx`8zP$N?8rq>*9L^ILhCOsS~yhtq1@^Yedy(}s-xPC5gJTZRMr<7~(;
zmu>m&hc(dGBTXYuAvJ9t4faL`OAESV9)2LLtLhhtx&_9?k=XJKa4hnvdyI-$fq%6N
z)1FT5pY1YU?1jnRr*70AP4VZ>x{oOZpRx>=>hjzvCQPSKOrd~f(43o>pT1<a=(N^D
z%N=$sn2GQ4Qfem!?NY1GeV^Kf{AD8l^aPbnS~Ewkeqy%wT4$@n!$kN=%X0K@hq^~-
zg%}7+3a#`yVmtEnZM>DbTdG?O;KL-J4>K(>F&01n!}R|7yA^|X`Z@AWl@jS+*k6U_
zTvB61IchX9QGhTqEh%=sbs?I<j$8pqa5``(D)R#s#a}*rmFTwA#!AKPjJB2Ov_@i7
zby@k{l=WZN$p5rYn6W6#bl!62xIf`#nXGd~i`mML5Ddl$5EfdZXP;Wsfd8{3CB>bY
zVE$vz6pH3hIWyh0XQoyw(#%3Q@q$A8V>F-0r*<6v#gWa%_-v?zxYAhov1-f|#G;4_
z<?`yX4cbDr8Hr+LJFGo}`fixQwqx1V5Q*0GJmDLG@>!-dX67+ErG%&aI346uu&s~x
ze>>n(;g}zyq4_s`(1@o9^J#b47q#bUowK)boTd~2ZQ$jqEa{$B6Vb|&jFT;k5@s<&
ztlR>3YeKvvjU;Iwavmja2{iX&0KPkA-cQfM{^jLoyi@zSu=dlxq>#6kBMb)U-<qN(
zT0Yg@uj59C_6tYP9<GJ2Qq;z&c%4>?Pp{i%xW)EwfUN@1YBZ%Z9!UKDd?<5T>_z(b
zft@u_JJ%34Uzl-Sqrjub`@IEFUic`Vw*KDF&b-k!{dVYW8P2=iIq6{BQO~A68c_>q
zZpyxwb@U>o`<p+FeH7st*Nc~{>zQJ4`vGF>!(aWxYt16;nePrEs%m(GV%!E0Yx-Y-
z%&iRO@cS`x0QCbv1@0467{af^U8|l*dvHYf&}?a?a$58BKPJ=Y-^Pq}N*Elx{`T1A
zUkym5S4;@dF{q-N*POvu?+?@sc2s;5KnVVln?MECey;ATv^hb5v_4AJnR#dD1JKaD
zXi9-_VRQG4Xl?Eo`t3DSuKnfB_x=%#^m&jy(m~R-v)k=X=H60E=nl*&7DB((o_Cs3
zKX4=$#GD4&K;%|>(dnPuy#wW6<?Te7FLbxbplXz5heuZQae@Z0qg*kF|NaP7+hE14
zCr6*|<ZkL@iZ=w6Qq#+>!U3cRj}I<jJzky*DwLJ$2XoRN4Cp547GEu|c)gJCl?*&#
zqM*(+6$0H*ZB|qsAAwX&{@XR_*(NITmXkh_xolxb>LxK#4AUq6hr#Ck{RW>rJ^J;?
z!>btUr>YE2@}l3Fq_67G<S{*v(Ir)U1&MGLcG0~t>aBWY)4I4X>|ek(KgKFSqN_~O
znn>Zm+!R=pxfv<EApD`~?|>Wk_h!!>EM~>V6^%hkSM`7CN}(tEL||H_2~wI4Fa%uk
zNzsw))geEM6ZQGV<P8SCZN^;_WU~6P>BIm>qh$DuK89xekB=yAE!Zh`9jPha?|efB
zCO;ptV-3H`T5~&}78SavEF>hh=Gk+x*?0ai{6I?$K9~sZUe9~0A?O>=pS<iWxTTTJ
zDg>{rhV1_j```b)^}5J*)lYNYIrx+qNLpJyE_x;pI>UTR2S^LmtZUvv$gQ+#iIaMN
z+B|#}Lhbx+-X>c6<5P-&=uA>k9MR%to!);~m+W5$e+FI^b3sVDtb!fl#n&7E&4bXI
z_xS^-xwr2jk7_o=N%v4RiMW^gMY_BAli#u0Q=isWtvYb<SuBb)z7e(Zw#PGw7XNGg
z|9?K+>(26<Ox}V`6yz$36=kP4Mae<+9-W~ST)u!tGeE~7)MpL(w7<<eub7{}_Yx~l
zCY9J6Z|g}mf1u0sY83iV!|JzlJ&v*>WT}X>8@8eQv~TsQ&C$wsi?97sRvw>`Qd^s(
zcPklmqlHc8es==Tx(y#{l{B`rBk0#@ac582&svG#ybH<!eBYAF{p;A;_7`3bMM!Pc
z_KvjY4NWs{^5)6oq@)g(3`u)f1WQ^EjozyM>yj;rar`9y@e`S7r?p7%)T*~;Wqehw
zHXG`L!&KexSEiyc!|rCsJ*_&uO{}}pTi5d((*aDW9u&xpdnnU%hL;)l*9M6Fl{(FJ
zc5JE;?g>Zg9JEG$cUCnse(9m38awNyt5L3?f}U9{SkhobYPG0bKoD~ei`{r%an^g1
zP{u#QEnK40!!N-h!9c_#HE+D|;~$@(;bt40syx>PV*=8=HyknE`p2&ZQ-U7ugx{rz
zi}7!Ikgh_k^dUA7%ZDyrTle4kNwP}XtQa;im;^Dm);9$OxBQtQgTw%Ku*O3JAaecq
z4dd^_{f`7yRu8coTCXH?<i@V_G5ckpbM+u%>EyQ4HL~F4I9MRLBFk30dXm>COI@=y
zc1fi%dW3CaQhPpD1sG|VsVca^YN#3h$3gsuH*x1DcQjg9TGf-^(f<Ih?M2c%zZnz+
zUA%0u>SXj(Gw`d|X<#-|)laf8)n^`#khWv(vREag92Y&PsNz&LQnnBI_avv{kdtKZ
zx^<>iso|H;!mnv;rYCJoYZ~#D1Li13HHGU3^=xi<w!5wR@}M3&u0S=C&(vsgn9<Z`
z7}4unZkTGzmN;&X*_xS&zmQ3{rnhF{x!5BU=cwL0XvWa5t&`Kt+u75<PmYcFnSeF)
zii-{qc+umh6@|~DYRJ;8OUhGuL}c*1)Nn1_Zbzv5e49*y;>%UAV;di*@^t=XKL5Ci
z)N|hX!7>PR>km8LG5%1fmfN7Dq9|}^jeDa`#kIL@fs>$rlYC#8Y9e}-=R#VM`N$B+
zHcKN#60JH@_h{^9w*EHGfBbqQFCoRA-bItD^?b#y-nSI1O5?;undl3@+S0_Z+iug<
zBKRM)h>JL)hq0-yQ(g+SZxShAFg_D8dw+mOZw%|#SYOY4kB#%!X~><&O%<kJ_=QZk
zw1`seb<E)8(>{LUg|fH;MmEaN5Y^c{1}ABL4ki0n*K^#Ic9xP1D)p7yqPUnCK{MWw
z8x<ViY7xp%H!ogCeQE1TdA8a&nlj{#TZt-Y=&NCc>kSJT|7y1SJt)4PAW0v_>@?po
z*90$=#?{$UU0<eGID_VD8j5jnf9zGrrURjEYuG}4hm1wDxn&fWT$FH04=->7(8MW`
z>Q*)8{?|=uRe5@NV;Sn2#wTjOdo(9E9P>OTUnDKC_|dndM2U4R!;H;Sf&)F#of2yZ
zy{?|{0BcA7WaEyYriK~*kvtj}W}*c3Pi)9v%T`uuXcP9XjVd-{6Wz=N0!o=`j<a3?
zFtt3>P=$jW1V<8o=uN8uU3DJCa=mgb{mD{wKNx-+{_N4o5C+K~wEqn|`}X*we%c0t
zE}Z;rErM<Asu?wRWoP{IymRa^|L;+{d!yuRuFM(eUm47SqNuI%PflNRpRyIkhOVo2
zxrbP3%fIwsni6cIKCdyM3NzIRXxM4J?Xeb(0&i^%qx~X`3cJZ<=qdf@K`&||o`gsa
zZ1KOo>2KQu;3Z)om3+_W4+O8aw^Ej?vhaV(W7eGfclCjqn%a1MBkrkZhCF=P{kUwo
z-p;YlB=WUcwk|HET}^*^FZ$4PV~?EuW_I^CfB*15jk*eCl(T5<E*xd#b(Pw~UtvwW
z%-i!ULL){u9L+4#*rU$~^=o?Ax-wP%rOjJBa1_U@Ve&zGkR9f3Q3n}Dl5L0NPQ8J)
z3PQs@^Z>v8xbU}0`|Pi_5ohE|lL*+RGsD9@@Y0oCyw6!D>UJWVY}%btY?3LXY1Hx7
zcMQ4A6RmBqVe}hE8qkbtgx;vqIJYuIUO*o2P0*IP9)fNPi~lDIS6tj?jKt_R#vVr#
z>T!@U{lne=9pn#rW7Gz8rj9S!xer*&o&}%3%;q1i1!`2oWk?4=b}gcQ?U>*Zg7Z`R
zK=`}QA#7m;(E$kwGmbv0cAscCTp)k#^*^&!y_@S8UIJ_+FiiA0)J-Pwef7}G?%;J$
zdFfjPIdPt3YFf{ds&?(%g@d2_O#*H91!ssxCadXD5mUnFSVS!_=_kz>V|WGudnSH=
zUw6tOq$(}~p?3;=B1-Of0RYlUeuf}Ts*T(q6v`y@Yd*GNZ>U&btcW8!@uWSHF>CXY
zzs5(YM5lnnihxYGZNfi>y8h2pnUQEfsrJAASVvJW_OytQn?JmdYMxFT6_hXEmG{!I
zK^<i`BQJ(G{n-~s1On|V?LzH&f75ryE%bK-)hpkV@`JM8!|t*ETKUBrzZ)tDk;NH^
zplayneW*E|S};Tp`n~!-<A*SV=w?lb$_$t_8<|%u>jW=S?PwB;-C2F5;zVC44z3&@
zr>pz*9e1DF1{&Xor+XK|uo(uFeR%GGnkTmn3`LP(D<0`u>p0iiJ|4AC{nZ@Ru&f>G
zStN<z47}6z+Yo(dK4aR!O*0%aDiiB?xQzbuVvt5yt$5jvm1@1Dzc!1URlwG$mD4k<
zZ&fh0Z*dkH$}TgToWSLqvLR7~w(H>m%sGgMs2kXBWPkf~)EBknSNJm2y=g&+!NGlC
zP!{%+TKn4_)AVi)T(itbnn5pQCh@~^8klA!^KRfE$F{myV>x*_yGZ7pxiGiurUGZG
z;*yUwWM<u;#8X8Te&2CF*Ez&r;_-Ym<Zb{r4~+~3Rq5%>ja&psU1T#1>&wPwvj3}W
zPCt4_P`U3<mTCw;De)sH-JegCx2LHFh4p+El^X&$Rtn&rQB?%1HoZZwN{T-iGzqb$
zETUh)ynSXlN$*}wHQaynlXtK`X3A<(C~5d|vk8j6x2=Lh!^-ct@?;D5cfb)3KTc8C
zaUCeL;(~4Tj^fmb^$A&&rX8}iI<uN?R}1?{RQ0oUv<VT?_mp>>C67~D+h0uNJ0v^o
z8}vCr$?EO24dDrOKW7a$C*&#du-M9yzJoBbir~d1@HQGj{$$T{5sogNy4-fGOTq|4
zYL(-A<H1kgG-U%fG|ipjzmclPuUtD_iW25AMRI^--~;dHE*gaWrj~|#d@M~QQ(n|e
zpsjCKO%?JbP0d+c*6vT&si{S|w|c*FqoqIVg3->3{XC`?H&68``L4O(EZfN%fuw;A
zOt!OM{VuXh($Ij8^kdqNua!LC6<1N%;9VoOIltqdcdanou)fqCYt{Qb){-B&h3~R#
zw+x}yZryK;Fe%de)rYEFWr*;PM57!2LRG@Z(KlZNVx&}c*noJ;i_iM?MapWrnmJPH
z7zZt@P3qH{YzQlspY0i9T6-uJ*{ZdF1K@A%`uQKA;FUN-)}^wfdN^5<?Itrw{@Dk=
znqSZnHhvsqN&B=D&k65CRu)w!<z08-c2>bwzsh^Va^Mioz#hE@nEzeCh=RfZglzAe
za3G$6*oohcu0E}Pu5qJC7=7$r<YfgvYF@oI@?0g0gFT;8o@k49Hfdw+p|u!ujTIlO
z+c_i<M)J_~hF{o6n;d?wUk|S=b6U3pOWB*Wyqtr9wKN<lrM(3NFOC<hqg+=C>O>W4
zilT~+nVBX?D%%qq05XqBzT1-WdUo)^tZGr<s=O)T&)O1t@nla4#Mo*0oxpwahET3z
z+T}A9wp!c~00vmIPLOAFeri~U&_f)xW0ZO6@_YcZtIBF|zj;U4ojx`vMz+`5p8hUX
z?F0CVe{wN7<g>0S4&~su-@c|=QoUmLOb!?-YTh<^sa1EcjH)~0HQ-U{Xl|>iX$sug
zy#G}54gYR8>2jx@1nWIoH^zg=)q%wPDQnRmfd0nwZ=b=0F9AC3@pf^Vq7eV*$n0@J
z)27;%+Bo$XRYy{FmUVxIO!rC`Fw(_gqYCYpp~AjpnW6G^m0+B^=CA4w$^JJs03E)F
zf%f>+Nxh=(R-&9eTTvnd$2(`NXSj55HtmAFH+~t?)8Ec~<5*UC&$?PdFdSf0Ei)wf
z8*@>Yq7fTR3el|7sU574t&$2q4^UfwHWsv}6+6pkeZ<mFZH#IamJ>~$Eg)6i=M(S8
z4R%><gM@0$r}$${*)_15+PaXK<G*_&f$u1HB=@~CH*$)1#(XqZxcS#ye#wNk&svp%
zI2q~IA2br*x2v?s2$)ZE`Bqw9q>L}MSJ{h25}!aGWaMRJH)1X@`vrVuw(`-+%ioPt
zoU5^#+j62U6gN~XGR=Ezq;l%zSu(CC&<Sb(_O;D&fq5~?>W1pfqQz6wMk~pIOnnjA
zX?kG5;ZZNVs*iO{WULXf-O&5=Ddy9P8mR?Xtsu42^js^1c#O7g6N;lFv7zXBH>M>e
z-dYx(f%s^{C^!?6Fs(?S{V-fDebQhpueN2*(|hq?M5?-RhLPBy=K({dFc}68(9YEZ
z+)IJ!=$DoZhhjjM1ouAyh&2>hh6=IEu{8}Sv{40B>=S3j-Sv6!jrqz=Ik-(=+X%aV
zEuL3rIo5t|-xCN{K|`pj8gdMPpDOU>ZZ}+Bc#C)UATx^fjBJE)LS=d_HcsD%Du&k$
zhRA;;Y<X_1{f#?JtsH}y;(2r+>tH(`d`&G?JIDZ$f8tP)&V$eT+?`RFH)h=XG5YbC
z_ob3Z+pxkse?N=sjI~;-0LN*;nrV7FTs*Xr_qUxsxLya!{&n+FcS3Za5b4kzDZ*~2
z0)LV8?y=eQ$45;BnYE$a+B6w-gY(7n1XkqlkX=4cKLbohHp-4%tvZ=iyY)K}vMKU8
zlV!)&8b#{bwiWIGv?FZGgKw)bHGM7*G4+0KgfTYbnSP3Da;Sh(cM9s<X<){^N(x~V
zUJl~S=g%pr3lGB7luU7d9*?sHVfl_!e3;tfe5hXAu~X;7xYg%{m%>8igC?&2_J05M
z+UT3>Jg{2<4b`?`6{P#PY!t<1MfOsJj(CI^)ap0-0OoQwgp(GCdpY8EQT49efl9Xz
z0;Bo32ur5-k>@_1e3Kt4E`@%_QYxFyPO*N_s+q@dbGSbfHz53Z+Ly9?75lrQJU`u4
zBn+a)yoy_m8io7ESb*mu=R`N}bH6nmD0!xax4U?37(LoEq?`I?8&MEL-w|bEnXt*)
zJpfPSK~YrY<gk5|+OHW7)D~LwV|l?R#2*{2MeC`@6?|>i)h2V3&AK6u?V0q0YHT;$
zmr=y9W4hThm~lH=XeHD6Swi&Y8ch$o7_p5QeXNpcuU?-1fp+OsJ+16b6Vqp}{b;9t
zp4i#r3$?2!ooys_HV3RJ!v;rH_5%;$2B0`BJOMWQ@{`@BW;K^a8GnhZ?>Gp)<-vUt
zJBH{Ist2Q^j%YOUd^_nJEv5iEDKZ@u0a{X5PoZ2#Gh-Wtazou2sE$BhK0tMaN3XdZ
zJ%_CJg_=`y^&&Zffv~?cGchbDo8?PUxbhlJ`tLtzT0-n^tWjc!<GI`s(w(@xx7GTg
zl)A56TA(=97}SW>JmevNfn}l9Vr&|=){mnP?Jy6D@a_+BCyB}~d#tuFqu`J5s<8N^
z7hN54+pVkqho&MDSIf2z{oatPqToxP=iKLdgT>;DiwdZ38fOAZYwk7(qN1p{SJknR
z_l*$$@&-#c!Jo!$oid8hI<~r(nIU#9#-erUXDV2|c3m*7;WclSW14|^PX=vM%W}V>
z^`V(4^ZxjCsJ6~9^v+X@{1>XH=#GuSxGb0MBmDekDx(8>*~&>suB1#@W_uFdHTnx)
z&@Qmbi#S{EO_JoD``IcuT&)xSoi4_0Q7oo#?<cRY<`=SrHhYt&Sj&DY70v*CHp<VV
zKgs)`Q2cgV0@biI_XWsdAUsLrLd<7tin8#?N9SF{WA{)5({UDNCtdTqKWNRjhm)+s
zoq|gDP>$qc;s(7r)L2}5ya_~Ap{(9s%ZS!{IcwS|0MaA&WV&4jUL`SoshK*W6TCOc
zKd1If>^{Bj&JDIA-hIQLQRQhdDD6|I{4F7A7u;R;kkEIxsuRnbDb&ut2iCzd6HUSX
zGCVF9m}myS)qRpEqXnj5>3KeRloXd{WRS_y<i6>C>_>BbJAoUefC%f&D4a=mpXL?m
zJG*OPWDC$nOQ56t9Y8O*+eKMr2#*Ur@@3Df%qon)_las7bRO?TlfMi3lw0~*16>o0
zhJp4-&oMvuw2huPHp}ytx5c<o@$v+aYO?z8-uZv}=Ux*rr;uu2AJZ~ofVy~98mdlo
zE>Q)p;zdrv0Q$R0YsK7`a@D-qHm4dU&FGnl++6Xp=j8`$DTgjioLg7Jd^EY!%BV0t
zI5p3~K{+njjZc+W#cPK{LztmDJiSM)4#8jPP)>_wbyfF;B`4@H&U_M5yG&C?m%-JN
zTdnW^<Lxb=qHNo>;Xx2o8tGI*kW{)6P*Om;K}B*Ly2Bx)OF%$cx;q9KQo0+2p}RYV
z8o%3T@BMzS&tBjA?(bj!|F7jN?qSKybzk>+oq3$c$qxq@1X&|l{wr$u=bx-4g}I3B
zdPqn3HW@7CfglzZZD+Bn%!*P60I5Ax=)}f<FxN&D#p`m?!S*m(p$2O!q<T?h!L_;b
z!g#(h1P8DUf=9Pj%|4v*uW1E|*tqqqU}Pf1A7V{$eJ&}}52f{#-ia!4eL3pm&${>=
z^MzD71iz;3a!ORspj^!AD7mrGC}JV>_31WCMm_$czs!m#kU@c7M4l8s7?RkbyIr~2
zO6Pu+8}fdv<JoU->-UR^<}NXwZ%9;>>MIhd|N7+vuzG&+3xdDqJmvb~C>APQ+{KVz
znq!(yqteE8ws#mK9|RZ1@54rGmDnW58eUJiD_7&hY+cY&k7ATF4v`+xZZ1|l6I{u0
zJ5bQB@zZL`;jEaVeKacm*tJhdm!UjKDn@CH#uc0uZt9$jzaM8$aDkorS!*zZBSsgg
zdK+75y+taPcCvTQJfyPJ9eRW?wDw!VWtNIfZP|W}BSXizqfuWU#!QV7C!;!Sj|q?n
zy|MU&akw9BKlW3n>42$tgt;!xbtyPPPcT}BjglIt0BAq|o>evC_KEBUanrg}cygm=
z>?`|xC2daxO6#h2pwF-7Y9uDlP^qZYXB%%X(?g{Qf1J72Nsv#0v5GF+3EdMc;;`OV
zia`pGZqKi%hKTjKBFxm_<ZBNCe<~cd-$5I2)YEQTz_WBYcX6(Xe|`QkNv?z|H<e0F
zhKE>r?V+Df6%HQe)8@kxPoDD;+m9tU?^pKT56=%mFc2`CYw=$oHldCEvyEbGMK=+Y
z@zgB7{+0d-s_D42<6#QE4g<=6P8~oEhcxtcP8!jVd%7Ln;dnAn6;6b>7C%t0VSfob
z%6gHc(e<LQA!gx0<NZ>lzeU6KNgTADeVXG=Y!>`R+qA|rALhIIkEg6`l`*lX(GC=g
zJ5ykySBkeHI>_`z#co<5Ubj;ZcsRSyXPz{+{fK^guC90R`BG2Faist0X+7dL@v6gj
zTj)AxcCc;%HR$Z8AA`hibFlD}^WydLu}(Z@)XmcJHGAK&Y>UVcVy3!>&P-#a#MP>Y
znPQoT=z4Fht@<WD(u+6V-hhSt!2uf&2`HJ<mfKb+7tynD)O>?4$u$bJBraYh?Gmt%
zt9Ftd?->ZRL|!r)Q2>d3lV70pYRk<}cMi{kp*C)&5XTb)gX~A^(%d@IUYUErADjtS
z?T&rAXxPA#qwJ2j^iztXZ?DC|D|SOTcCTd|!pa%X_AU3IA^=$#{jF`&Jxz$2<Ri7_
z!-y>*+_3}0DJLU`?_2!tyYcmAxzy3RhOS_Rh!65c^u2lq4E6*qv`EniR>Qq?g{kqr
z#yA^dt4}OPTA}c3@h<7Q(W>jOzd-Rl!3&H*9vKy^g^tY5g4<yn@zO{kK(<|GAnhXV
zmrr_)d2&CR@F9>ct-=C<+5V^L`5A3=vDE5TF!lEQu(z^|Vaa&Ob~8!oNUF9g+8o#n
z<ZILbdDL6&x;VLFzvS8g{`XOL+;`E(vel{_^(~S7Kw1wa_30c14N*LV4RyC2sdp_K
zlUsbE8I9HD1^=v8QgFPkL7+XCj`{`Spa~M({T?%J&eP#MbK%YIskGe4qf=2==`plN
zak^Dh_Cbvy?E6=7={?D+6^g}>&C}+9RLapDOUKPK4`<7Pz9RRDP3<qqai%9_?WuKG
zV%z3Ox24=>G8I!1mfCCMY24jkpbsaNaOm{KrS9C&+|H1ZrL5v7iNH%Pc)yMIts5|w
z=lUjCR1)ZbxL-N(0T$PylO+F|C8~J_-A&eJ0B-H#p^Z%dGrsFdBWyOXyx-TuP|^lw
zP8z#SnZ5=8EKC?_z+Jkf(o~XGsfZR@;U*_6F?B7zX^TJ3Fndb6e+@d_dg<tL3U#nK
zs!c7JSMu6k@LA*O%hN}?oxO=0I=osjCfiStu=f8nj(7NJOC}i;aWR3%E&t=1ugJa6
zN&sEei(82Uc5hTLSuyOWHjdSGr^A#k5JfHU3uJlC)VWaQRl1u7N!x95-kUf7>n=~c
z<{Qq|>uK~=U=vk+DdLwO!1~|%)r#z^K5B#!P{_SQ5=xEo>jPv>il<bQ+5pcWVU|J@
z8#4B`@!eo(hMrPxhoku3Tzf=-Qegd~Fiv+;W;(}7&Bmt2!x;%Yy%eJ%%~38VNfV~>
zisKLJBJg0swi-E;?nkTU<Rz6-hggB9TuhEXt4Vyx`=3HM3!Qk;9>lV(iH3cCd&<^9
zsp2gvl5NEwUsD6);`l~C!U?D+HiIxaRw0^baly+MEsJl}wUnHVH(V}IbdSYsHc(nX
z$9+Duc0u6?Xe$I$1_WP=T4)P%gb(azoG+7W&ClgNuas-+|L{g$lj1#=0f6^Rt<Kg5
z^FJ9qD~Tg&t%NvnRIWl{57|r*f(5ihhpACZZ2VQj8TA3<-WY20L$*Pfu96I8l0Db8
zL+(iyV>>ng2zFfrq24b}Vnrzvxq?qT!&FlYHYZI1^L0$-nle(bZSYp~4`O1Ia>Pun
zcPVUtv@SY8acx~_RlX8SZldDWk*C1qR~J5bigYs+c@LL6^|*J&c70Z(?gXW_ovkGL
z@$yBhq?%pl`KHhipRD0wYGiT8`*`Qkmy<%I71OiwU`9~MXx<TbnVKM5GButciT1_U
z=3;f@yy8ql001vBeALLtM^SpiVUsOyN|SITUiEQ)k5cYUep26KG{bf?NT%&ZGs)%*
zU1&p6BUtGuWj-!utNt@-lwoH8c?qS?#0nb4w?bdL@UHKoT6<le9fcZ1!0AbZv`H4K
z#iJCo%>G~33>npEbR165Q&mJ0<7E#!qq208^c9~S0U!V?mpbR#X!+XquwzoQcRs%I
z4Cpj>nQ~HiZ~4wf{3aHrj^NkTg3V-Gi5LF(p*JQOJI+S>kD8-@toPa1w}I3tzKY98
z5#2+-TThvuHw&I=4z0#jZ;8^$`JTwp;4-}ZdG||ClbkAlSRso!W7^k!)rg|Tfb_$Y
zHa-8{3o<SB3WL|2%+>nSlarR*co*J+;lYm{#tMl!XjKnkZq7_xHr7WRQ`H1XGS+C1
z&G43oEm61cG~gs#4|3a0=1he*7ypg}T25%rQ1IL<0#A<AA1g}>fe3ls$sP_OmPt=H
zzqdc7O~Texl*Isv;roN`&*{q4za%~v@pJ1?*2dh1JcK2aT;t6%P>J+E(FYbYUS>@{
z*ODi6T|g-qx0PNYn}AtPW<{kGvpb||<W&g`61mgcWT8vf6>sb6!M453pKpo?kEdHe
z-a^}K!v|F!RC_AQ<DB15xOmr{t7AOy+3WYL(OP?x?SazoIXAd$hYQn*1u{SJWPbK#
ze^DPyaJ3+LMN~sy;}%LhwXJyy9y_V)@+6mbTiQ7wRO01uDV^s#J(SAUn)p#<M(f7j
zWJI29TG`?BiTxKSN?R8&W>1?>(bX&|Iny%xpih!)R;hOUoNUp{wZ3{&_{R7%qYI)l
z#|+5+!TYC@-QYia(oDLY=pS{Y6p;Wfs2i`Y-P?eV?R}{AkP~mUGHiJv_g-96EY!SO
zV$tb5h3<x_M%X#cD_2+F>T^3xEAmbkUCaajKA#iZ2EW03%*D>1NdI|O*EnpRV7T;j
zKwr6GY!u9)1+AKYxxcE&+;`&CeH}c89-?}o?=`jE+!MYX4XFD5^doLWyLKu$9Clch
z_+F7+g=PqWZv8xVRi^E+F~(vUL(VG)cTzu2cn(s#{S)pav;vYoJUKYS27he7%>TS>
z*2O1nE>Cdh=V?irE}+V)J^GT83c<Cj^{*n<AY2<Yim|Fy_tgY6KM7v?tVDd>Q)w}x
z9jE07>xW9k?N|cb8P`2UZ9kfw`3dUxRb#vz!jjb#ro5nwd{?NqXRxzrR9aNat5T~b
zZoifbclVzN*BT)%GyEqj=4(GX=S^S-1Zy!C7=+2I-qNb(iF6OFgePY2&=DfR?SZP}
zqYU*D-&o>%#a^4uypXZA7osTDXgoCYbIP@>F@6u$aU7}XDawtWRJ02th?ePXAsjcy
zYO?A~S_)@S9^tG?0>Az_cNwr|8oTD!?}s-k5<Mul!WeU@-k1c2BA?#QSXGmrtJsVV
zcwOx~pzfe+9chP(%E`HA*BNq-R7R~Le90q=O1W;2pYm2~A4SBKq<=wx-vao8Yo|sh
zahefcAda-CsaFpF$N}_>BZwsvYQm!3-pjAXM1#XAy_$-bsl@&=MoD7!Pql>f_*rcr
zt!Q5Z=zNI9NHPK1D&L8D<Efixd-R$|032s;2hY)vXcQvOmVRNq&*;egQEUX`ox^as
z;B`(#@!r`%zzEWQeEZzJB+8=zn}Q=eK88MFZdNXWrb3!l5{p5w!zq!>TT~+5jV-4m
zuZW=YouZ|ae*X7+8u`XgS3fXdr5mw~dZI1Ou>te2s;leVKDLqu+j)r|>8-xKRPEl4
zI_m1h#6rK5SOErVRwB*KhnMJ+DCnB$t&_0V_U0NnKQ}PHMAqsU8aSglS$xR+BWeq!
z3a<fsbdQ?NM3a|@4t!o*c`P@GcOMg;eP|s_o8Xc=gHSPtxHw)^VvE!j&#gPeL5^zQ
zrM<A*Q*%}P;V%2RXl6_*WSdG2M5yQ?_Tv%75=KNT7W4j!*cOKbej~IM3uT^U#ZjPV
zC7e}C^8M=$>4ln<K@X0LIypeJJk$q&?<11e)j#6xF=b4f5A|3oCI1P=g>an5J*jcq
z%dp5y(3>{Zy4T;K%m@naib_S61VHh&TmWMC6uxo~{T@9xpC~`xFa#`ca8VK+gAiuX
z`HW5C%}7y|3MRPBa_f;UWdBL*dcu0N?DOPGk!T<@vw8?Z_hyL*8G>DY(yG4N^77d}
zxOGAmN&Hwira6kd^#`2fQ7XM<&->}H;3o8*jO^hmfzD%mq0EyzK<m;{_fQTuTmG0M
z!prEQGtMR4zO1R3@X5@&qRVpc@ZnKK*$qB#J+v(nN5|rVQnN8-dThhg0jEB^Kb`!!
z?a{%PZwNb%x@Qi9mNvBqkPvs$!V=3S32}<agJM1rx6{e-M|B~H-2=R75=wzL?Ia>T
z>aB}@snw&%pzY($V*&r{F`1kf&l->6KP1n7O5PO2#V!_Ozc!Tatw~%~lH#J@1|#yV
zv*Sbw%X-*&AV85N!V18y;Wr2|HKh^r$MZwq!bqKub>@e_^go1Uj0Chy4+5BzQ*)9g
z^sjb)fza+-oc^Yb@wJn{KfNBwuz+3BRJl+FL~>^5T9IC8qoL2rvsiwR)p%5zMBYj4
z8Rij2-oQp$3b9+-q2XL_d0i8uGd(xkaw0|VXP!ncLv#OxiM8<LE#r%b>TP!|znm>f
zqRlJAvZ}EO3R1xoAF9gQ{lUHVXhm}&p+T#r%q0l(o3UN?HD8@~WgxvI{a}uHLYNuJ
zis@VaLm9X9OQ_+k0K#zh-aysF>Qn=MmX$+$*?^r`l3b9yrkw*hq;7)(i}q)!_&DEF
zW)BGIg~H^<;gywp_}OlpuqO=LekV_54G|sk!Vst%<vkF>0gpTBvq1#f&iS>T6_M6l
z@T<O}Jbgt*=zUju@o~z7O}eWG+s0RhVoysTJ`j^Aq^f6pGg{HPv;$d8P6P9hf99+d
ztv18D(Wk?eVn^uxIrSy&&lJ-d&<`^>F%hp7?iwbw&agL8RS#nb*jj285V1f?bG`jR
z;n^c?&ss%^UTM`Jy_WJsMR_I42Kb{ZUa{&M%nu27nmqb0wXfh)<@w!bPit<C8K9W~
zj0J69FTgz0+`U$Ow@{$tU{5UTvR!H21SN)Qqn-T)s_a8m$KnMS33w}YAoMs=i@)nI
z-A=UkN1Ct6cupaz;xDNleei5cMo&BygSMdPrp_=M$9GrVR>R+alXYO1x1)^KeDd;b
zMIPhfVuai#7_2&0>_qjd8XoCY>lo9Aqd^o#A=#z+MR3!dmenK!mT_IuOclNjv~qMV
zth$+>?>FZtF4Gv&R|M#T1)ac1&J4FFu1WpVAN>v7OzDGGzbtm|+C?;Sb)dtgChu)}
zisYx=IJ3@9HZW)IXm7dY>Gz&s=q#AFM`d*v*Qse}VbcdNdbdQV<PS1;{L`3fjjM;_
zHXZsMNm8|kO$n4LCCC8g>Hq@q)sJw-+L#eSWqbFO0wMa^gWwDHk}Dcie96G~%^Ax$
zp+{rui6Zb)mY}}+{5MgN-&Svr@edsqw(0Oa#h|5zJ3O-aUHNmYSz`#RDd)8b+1}a+
zO%VQz=RId7e%Jgzx3FG2MJw`PO;4M~&Q0_0J*s00?y`4S;7iV!rQH4nT14zGi~~ej
zS6oQ4>pc_frHFKrgSG?Q?(!it{%4&;%M1_8by^tN-bQsw?hBPDpcagfb{6&iO{L~}
zTP}K&Tf0VmefFID?pZ!PoH>%?Z+(WfT|GH6s%99A-%%-Mq(`clnLWA7Lf{iKsDU;J
z6&@%DV#h+ZYyCX-T!{}~2EaB<yT|(a%@Vw}Jl}@Hk|98&dvP`sYcdMze}GKr<j?K9
zH5#Cf%gowId_4L#LWJR5No^k@tooG8fo~|8K}#tU4P#U!IhDS9&=t0LYpgbwBm=`7
zI2CDB*pZKT{?IEAXr6d|EZ<N_X7S-Y98(}d8PAKzOMJ#lYUW(0&p@B8=w<m2o6ePp
zgqBWsZ#f!e2M$l>%$c3=LTMWoIJamERWK!ER42_OJ%Z$$IXm&gIMh+UtP<eN?OeT5
zG~SsygRRWAk3(0j$0T;&OI%q-7a;Rjj<~{jCGfTsiW2#D^>VU>y$}%ZZ|U6tH%&x4
zweuVKZ62^H;1t4M1E9O$=F>4IrR*Et!^v14#a!7!M5VH|p~+;aRKw@hO0JXu#<OlA
zfPX2*OX8Ua-)t9hiL{v6pEH%=1ByIYbkB%WYi~&g=Lf0K3)@C=^OAdle4B5SY@9xZ
z`RnnAf0&v38s;mxWiW8imWDGwuOikF+ZwS9ts1g`RTdYGuF@P>Q_Hk}x!-&2zFul&
zggfj+;S_9LB;irm5;ryaiZ_aP<cV`WON)=MEP40hs@jC?6{@)#2<xH7>vreo;1!^s
zd?&FZ^xLWCsM&Ba7pS}5jf%TBH7{FJa#MNNu4ix(Qteuj;AFw^-DM<hW}Qu_F9wXc
zk#bV)e85C6Ic{UNLSAyw*7RVcL4=pvQews~$mBRP1fsR=8f6!DZ#62$XDmWQ>&I42
zsF#b|YCvs$IDPE5xY<y+)#4#m|17?`w3b%nS@UIcQ%lO++ARd7xG!XLcSo<GKDH^X
z7-}w9KgKW)83@BC`jO>tk;K_rUT528?RNP}HroXCkb}+n`8mW!==TG4pFceCuS&xg
zjm&Q2=IQ*h4o)zCO1bgTvN58aLQu1%<elTSl773h7G-RM3%?7g`>cJ(quz?7olmS;
z2e7k}w1CeY`p_Mfljqe48nuIE)5g*e(`tfkcc-&}P|mcv*CJnebDXRdA)0MZ5yz=$
zk0#iHJYT(YI2@84KONv7HIz_|m}9Q4=dRj}t6-~m((%(DZBSYA5fE<EhAw(x%Z`iB
zL2zd;d>>lJ7%iwckI1-ZP#D&r`=rzkaQZB!;7c~^Bd|T<>LM60RGi%ShN37s)g<^3
zeMVT=5q_gV*EN@)aH}s-3~~84K&3SX)!Z*?^Sy7`i*;tQPc@_$?6Jw&UW^YEahJ|x
zXB%4%I)$|#RUkvP$Ezdp<_&bLC?f;+Pj40GS7jiRYZRg1vgn>^qfy}qt|{MjiUyK`
zHl|D!mg{r0M`!rlGj5M#Iq44Mq8YH%>}7jj02w;zwolZfH$oUkTW^G^f<?F16U`HK
z)5vF!h1k2$sZ*cIstj%9UP868O4p93fECg)^m8IKtH-$vy38t}5NQz^!)#wRxF7Yi
zLa$MjhHLCs6V5HaPH<VMMpN@)ZfG%|i4D_v!p4j|UzHNI1ODR=zx}XJx*!I-Ray_N
z+pa)fcsTvW>%{5A(PgdLFK#8&-Nv5|7x!_fFbE_Ka7^yxZ3~OV1uqs`BUI!`XlIsn
zX?2Zs8J(r$%<Xj}mE|`<n|BFEfJjdNlh&tt<F|1oKr-L>1d)>^%rQ_Lm$?FlU%m^N
zSx}e%5T|yh^R9o1PRtm(=oE1i^|+{cwrf&5sa<wfV#iwSV3Lh91*r~%LXZFJ+t?F1
z>vn&(sF`}%!@=0)>6>>sJHv{0rni+iIfDC)f$TL}wLRfqzu*fpQ-IFyRPWsoX0(~O
z0in=C`QrTvHO<<Il8r~`U*0rirDG+R;L})g{sOsdKzEKd2eoDDC-zZ19h~{OGh0RV
z7^#lWW-s?5tC-_HKnk$v4ZoXvcZn`q@i3-QK@w$fnhzsI^pbt?tjYS>4kEb@JFG3m
z2}T^@N;32FGrBSva2qCgZS=anKLQ5sVc_|K_6TS3!%DHF%c3#<?3TNxcV*l>?o&}X
zb5(uZybhW5Xd&w}Pr_D;jj;8^v3S52h!j|ZrhQ3;HS7P5Lb;F*pAR{c^1n^#41ce#
z59rgFEPe}%Ga>qBTGwp~DIQtw6eGWS+p(lm?E#L&*V%I6zhhdJ*g3erj+IDAOeK0r
z^lVcl;i;x^5*j^*Q>j+j$S&_5kr;!Dx8By#tJN&K=W2yvw$p=dgAU0j$rDPlKW3EE
zbARggVU)GK1y%FIi1Zs6tozwIds`rjVJ9-ZecAD6w<2>97ngubX}mN1uf4W{MD87q
zMa0ok{8)@8YGS;hGLNB3=i2eITZ*#g?Em1VIq2bkb_{p_p@{gopV1VmI=-Zz#MV>H
z^gQWu@W+vGoWY4-)MPNYEHk}b*Glcx;l}I3wVbpPQT2tnnH`uG|B&NIg+k}joAw5`
zk`9f<ck-fyA={|C+gdRedaI<9F3$XiV1Xpk^@+tdr6Q15vset?+IfPQ@LO!zu~S@D
zTmiWnMST{@`;^h{$<gvXjM4JIzn-G&QY;HHca1B^U~=@&Ay=pS^e*<44$R+-g}N{6
zT2^YFcku2a_M0_P%6%wm70r|84V2YJ60$(d{y+oi<FrIv8QuLOPB=>&a^1tIgJuR3
z{1HVQ^6XN}X5U*;r=iT!lglOF^3#jMnqr&Wh1(prd#N)l(V`_SxemnP{7X$Ibdsqn
zdWW2TMGJ<8^ZIjHFe{=h!1shHW}|}?qUwv1?M~3UXatLsQl9j#56%E{RY+@wsH3D3
zG}I~X0<&QW?$HR+#y%hMS||ow8?M-1clZ@5ZLM^{q`&yA7%CfMIIhc1Fw@vLpN}!Z
z8>3*>wV&x^OYn-cgF<VzHIkwvaykCShcE4#%t_@IlNB)`%AC2KSYRbkb6nkhe1TCL
z#Sq{3e&jN$@NNv4NM_MaCylsy^?uPW&`)>)bo06TCTFg4Ba8J{E(NOWH=)DOyvW;;
zoBY#miE&xfCQ9Qf%Kvw1^Y;rYk>xu&o$+ABjSASoZD~MxrbBf<rzTo(VhAIafi~s(
zNbjqf)pm!BL4}$jKH6yR_`WzLF0<yBngMHEZb8I>Y_$)IR{*BOt>(ecE0ojHJpb^G
zBIF2{OsXPrMY*miQ1i9yw>T#%dFQ=B71dUfeZFwwiLp(0x38H@_d816_xrN<P?C|Q
z8#3a}Da2YEU&*gfjwU;oBd<XJ_gB&`VBEQ?nv3Vbj{!abfk%EuuS{Jh(<)J!57Xvn
ziY8SMG0%-xmm4D*q}8Y#O9?h5PEMBdRy2Qs%(S%8fw2dC;f8$2=DG1DP^aB&vJ3vS
zb;!;FE*Bpi0TQZO(HJnpM&;p}g@bqY+>y=4_fwX3!Cy-?c$?{5pX^l5$ClS=v-I=%
z+0ACx)JaB2B?$PD32ZMg0Pg>ARVs>%UvgEW5LM6AFFV2w?XoROc*mlKhSP{LT1jOa
z-pv0B^sHAuI8NsS&_Zn`L*tkGDm36v9224<x$|3(7`2ZK6v`PQc?<2vlR5FX60aWq
z{ytXA*3JtT{*L$WjAPXUS&dv~|FNjy6&x?9@b9-7-v84pp#yTHtm2Vrke^!6WqIK}
zGd1a#a@%4a)N~5VO{5mIEagXrw;RF36|xrW%L(78{oiUlkq899zm0k!17pexvYMi%
za%!<OV+Uhn<NtdlYyZ>l|NZ|?hJr69XYhkWnM!8m%Q^N<ecuQ@5qgNRQcHdd9^S$4
zNF^P;(X=FKDt%brju?sRtw_DOq6`VHowjy-$10Vg$(n|jkEqlVtwCtkBXgI_v*xA9
z+W2EcS6gzq_j*e<n8P+|gi#FByaVD>ie<jNKOW;&u~icg*-B6<F)LS%@@}#_Zjxfl
zX<NxOf>0kWdUmw7q^Ro~b#vH=3TB9>*h%}&KD`4(S#=1*g+LzXFG8WhzX*kxNYcB?
zeU^r>HjStgEvrH?d@Wrqv3Y95&=?oJ*r30k*i**1pt|u`*#QBU^?yh{Hy-{nolnL@
zw4u3-tY3Q>B<_Bur_F~>G_0^iTh~nyZS>oyBL<y#`Rb`h(S|~tq_RZy?|jQ78d`hk
zjDIw4hxBS_q@0UApa@rZ^TtvEAy8=K^N+KZo9a2_QBaefrL-9S%-}v|$?_OAdlXL%
zNua8)iwj+>yLqtVbd?fS3n@$ha~W*-eiAc2)t>yV2cF+gZ8yB&Z0UUdbi5?9_+5Dc
z><7Wz?l(V&#BRay$m-)QO5TN&Hl1n!u}sTwH6>7K8wyFCnlcG0yeGx44Y{l->OdL@
zM3M{)9q{cG0exl<_KwbOc0!N}0<P{?HkSwaa{w4Q>K-a~W^x=w?1o%e>A?gPgj;Fn
z9G33XX(Km6rsn#!>fnb2G%7!n2X1@5mp5#qdAWl5C0gczrR-v_v{?5@swQeFok|fk
zx23%*BJWl{VeSHqEarcmkFX?o?eDV->;`~|`-ez^{{OvNY~W-4>AKTZa3hmuR!@C~
zNw0rKBGC$e1p_E&gkI@di}tKOGO;uN_z?M4TWp1`bhnh$wXw2l&edT+9W`u1ek)gU
z-5S^Y?l2<sqYR~pU~KdJPoAswvcL}Oshc5nl59Mi^|c!YoAGIM0M}ye_U;w&8#LXG
zTOd)_08O#ba{C3+`2{+l+fce64a~44O?~POU<5(H3yo!y<+~%XMp#G)O98=u{t~3F
zm!f0^3NWr;P*|$E7Abze-q}0JfkrwdUG}Xn&(dsP_5`QRf?nfCB%9zy9N+9;hz{+*
z1I~|}*4FHfm(^6Uhx=a`YWycCdOXrEzIlTN<#*8*PqQCqT-?x8#$Vjf0hAys&|@XK
z!yqf;g+nOnA;1^h!^auBq6<LNb;^#EQ)nYSa&*IGq)Db`-bMf1r<yp=?`CQ7&8*=`
zjBINXXlNR*f<sIsV-!MleD-;JaC>`4{n0`cYH1Dp@fN?AwTSvYSG)q;`kvcXAbNCv
zh$6&QyhZ^{%RlUzFP}srU-EGsASHk*apy14YNF1KNul0OqEbooQqI`NYRj3KQ9I8V
zh3LEHnu&bmO1<H|aBo?`tce>-V5+O#tW_#yG@|XmJx<~yxZQFb9yF?c55vtgh++Yb
z#blv}7`nQZ+*F-NhaYyP6f4<5mf*=2Q!v(=8F?7a`+Lsv3C8aH``QsHR)61*KTN!4
zQX0)q9V=SaK=m+$z6JekRVyr^zo$;~4bJ``F<P`du>one&EM`sVu@h9xq0yy=!Ti<
z7bx0FNwzaSj?yeF+Tvkzu#;^kLN;Q_<&kP#qORNnAB~a~KVMq`jcC^&2Xcq!>G{ZJ
z>3Bu3%qzLQ5~5v0o-c&&7{H|LQcJOJVqLtLYtVo5WdP>VX^6;ZzQ}#yGeWUCntMyw
zig5NL1Jd*jaUtEgOQfB)DE2bpa`S!5#AO7Pss~-dYWzZF^m916m>3J}?A9GE7~uB~
z$iDpr0${C6f(th>8gBy*+J(cb_|NC5{CY-;taVGOVr=EV_VYhsQp#&G#vYm%oyycs
zbv4`8XDft<f`txpBHP^6nX2wece@xa-f3sKkxSpa+x&0V4q@mNkT$FxxlzsP%ACuN
zv3lO1?YmC#NR6ZiQlR;@th-ZaF|l~*fOghOpkClSBJfE{&W=w+y!{ltOw0pAEuHg7
zjs!GQ5KIaWpV;OWYWVG=#J?80Cr3H??+Ps2^bg0ju4K|(+27U)1T*$9e2`sl&wNlM
zd)F|iyPM?RQGC#Wr+mRri%&!$*D7PBcaveI1?-G9?auVvf#2;Gs<925i<<|$7Ec$h
z7H$#*{^b!vDA7w}_pxDw6IVXp1O$JH7oTn@Z*Ftc*do#-6CBo)Jx}Gm_jG13^`nPu
zd?RtiQqu6^k<`Rb+K|=eKTazz^vC0TD75t#2&oKU7Z}H7yG|13_jt9$X(H87y&k_n
zRgt`k>z5+!B5slWA`Z<iUbQ7ts<j@9*r7qiIdA|EUM3Cm{ES}@526rXeZZCb%&EK!
zIG=xf>d4>4L5o*~)Qa0R6&Jfbk#b8r-nrDpVt5|=Yt)-ON0VxW`U9h98mmhYtdXBR
zO_wEz45dYlh(c%{=&l7Br>N@IWLDT5*P!<pB^=1wJbMDDA!#)rKkN4kbeL>|lF$6}
zfz{6$?R(G&gG2SP!=*leimTx=rObkh-MyJp(SkHXBngYg1d$|2+1FFA%B#rA-I^4|
zkCUUqe^P9{Aph5!HR=jpzT+Bw(Lu09X)xB6Mc-KDt4TLQL4+S8_yAj`mpqvk|4z=h
zsByl`6@S{hr4xZ5n?2m!nuqi3@|Ki)xa$feb+fH9#H$<MF(Y@bP*vMNw)!IKZ;#}^
zZJq)^Li;GbP0tjSmNPrM?H=2wgV^$)U?jU|AQv&~uW>wE>Cmzwbf>hWZkeU3dkubA
zNVVcY18)UGsq-Gc=MjeAWzu*U%bLqDmWY0ZYFha>5+0}q2yaq{a8uOM(EW~rjvQWj
zzW&4v#LW=7=Uo=}J0jyKz9W@jQL%G)k_xuo{1$1M+wpu~Ayd;Z8OJd(b7U!RlDvU4
zye#bx(c_a<4LFc38!!4$b2vNN$C(&3vh_p|>gBX%CU-N|Y%@>CePS5ze+IDXw@p$8
zWasiHxHu5R?#`$@Pak@$_|_rJJOZC&;14PbJ|*7W9wk1<KTXo#g?!RHNYrI{fVsU!
zPs)`R+b>UvS4-^|=wpUk1|PdlB>P@(*kYPhV;-`vod7JX91dRca05!t_qjHFmEOpd
zVK_;pw|}Hw>k?H{K1Vflo}!vw{wXMY+8T%JnYml>E=8hrtO%(S@~*%H7l@i&S{1c9
zjV&;5%_ca$-PX9MhG%OgAjKZS#qq?{fjUXE)|8Pu*7VW!DTzZz+A-^n#Mznv%G(0{
zTf9=^l&9=6x(!)CM#SL02xKZz#GsG)ikI8k{NWSmBm|xME(!CWO2fi}?Ai3Tkw9I2
z>|<D<nl5A1APKRKUbOr!C=W%A?C=EVY?GC5o#=EyTqj402I8am8Hzr?h0K=V&D%*$
zRMn%8sipn-k$>(hpTn|oIOGO*sfX_=#OP{s|CoKnwwQl{b3;&2^OYGhHQM$ofiBwT
z@jtHa<`g7y45niY5%rD?P%<@t+w`t8sXe}dXl)G&4_70G0kR$FpGME(@8`N$f*2XM
z@_K@IjzM-TUTxB5Qr;v$F_NBTInw&VjlUe7^E)Uj`cqED=|Rx*Iit<Ev8@<Av9rC-
z1be2h56xYO$Ow~hp4k>@`cP20Zh-XmZlNkFh5}eQ%YWBb6QlwAsEwDS3^j){3iRWK
zYf19l?M+JUs>^~mBbCm#UF+5_N^-ae?l%AxK_nzJ6inQZx&bAOx6h}Yb$U#_Ay)5T
zuquFWxvWq1mzHD`vzxr<eDEa{0gZJb;P&b!cC2+OH~CXh{oS1@&v30&jcGr$Fk&2@
zQfPozd%$G^4h^zG{G~H#3N)wOk9>2PaqKia8CJLmk<r@}%ZFdzY^n{hOWkaT3{=y^
zKx4~j6;6lTMcjP;wLJki`hJ1llvRaSg+D!0touM%^vV85a4XZQLo~4oQZqtsxh~X(
zPQh_b(}vgF&uFal-PnSPz7M@<CGl}cUzKMVjr{xX-uQi;_o`9NC5wO4Ck5N7)Z>n~
z-1}#Nerx&`MkeHkC!Bi)$~@<OVJjuLR?;gJcror%l<qmzV0Ydz6PnJ`=%rZQJ3UoI
z{)Rf`Z(iWYE!TKz{{qpMl&3boPXegAcmZ$Nuw|WT%*JVf5b2HRSjx++ghwEp)+464
zdr;vxNeS&eX=h0<y3k$$;mM!Ah&HcBFa)5`5Nk}nsC<%3q3=pTvMTYeYLU!T6&a;b
zEdJ;|ie%1ppb8e$igSGHpL;hrc$)tJor1{&eX5ZyoGtY4pD6q1DX~PVXdOMt7Hw-6
zrwo+wf5U74Bm>4Y=uSXr*X3ThEGDa88GWw`_dcJ1lbIWHqrOEZI#PaSSLYn<IdEXU
z$HB>=e`w0T>#s3(PcQ!R?9GGp%}$8Q8#1P1&XSjGSktqNh%8OdFRQGJ?<(+K^b|w5
zI=)zqAib&(E?>5XscPh@EMcEnW(UGn15IDMFrIi@lu>Y`8*lOG87VZ8MDx}AJZMd?
z;`Tf)Ff|^6WLb9$im^5&Wf|{eoL{lrJjF0W9TUV@DDk9mF3Vl;T<+8*nJwE2J*htc
z-2HB0x~p3Ngf<$qlQdf0XM^WTr8ZtNu}TO~S9IY(Ke_3lOy!1M%-(~pMj=ej_YI8y
zjVCvlvO;lyqSkXQK)kH0jb0u%xb?liGMkB!meTtaNc}f?pB9(i-$8E|CmZF9^+tqC
zjk2W^LJ$JqA$2W-JX0iE6D12%n=}oB4*&X?H7^^JDy1XiUyLGT>k=0<>qr5h;b8dt
z@LmxJB6@WR|ImNqz&xaM*_fg)bDOLO?;EG%Ehl;Ic!}OhpGCCPi{mlNlY0+zeb{`$
zh+MO(Z+tcZ-0Ghqr{QE_ee*mQtZtz1YP~_px7S--6Afu2_oaz8)1D89$FAh+?G{(t
zRJ-~fD8m9hwW8Qm?3(?fE_GVEm~Hyq$Z=9!>;`TCBlYD;<uB0t{d|Cnuj2*QpK|v%
z?F`KR)h*gYS8WJvBQmt8|M<yiV$3MZUij|p9*(QXd5J?^48RZa2I<$Cm@GV>l!Mf7
z+bZsJd+S6r^r<F85XKsjH$8Y@{goNIvvKvz9cq-e4%FxWjj#0t3=ij@fyj(}ETut<
zn=>T}Lew9Ctgn`9YsKm1nfkQ@WlRqnW&+PY=;hAHoX7Vcw|#RyBK!iug^S_MQjY+9
zV?ayazZC!RE8}p+hRNc0@vjLiU8b~2wX~rYv&VgSw}{Lc{-?(P>Hc#OH|)f@!}H?X
zYOvU>t($YIM;GMD&E;l;+qW)I*+-{t&_xSq#X21x!X`$xJ5Ob~HmL;r<`}cea{X|q
zL3(`y+E?j}3d}b8Z#VqA2n+vRgbf1dqjD7fNA5o{hoN6~+rJh=V^Y^H?Zb_kgMCl#
zfu$WG67vRu?k6mAm@hxyp}>^Y*4jCqvc`MCke+T;LM1{i@vj~|@0`H081Sru8sy){
zRfJ2ts=8J;4!CRnV6Xziz)>qaUT8J{w5K`?Ie^#$X5zV9a^3aaHi2}d;?~WIn^fD;
z$6kKD155=>7bz^=fgVF``OIy0axXKQ|NK%_3+sb@M<sd@8{Di6j#u-#RWa;}tFy0Y
z86pR$1Z-wMnXNw9KMf5HZRDO@KOUc+RU~(TaW%B7h{(6Bx?G&?7?>6f*(`?w7^Jv$
zxjnv49eP$;DK5z2_i}XRTt<9%+9cnp_x~m~wx~X8+)J$hU~Xg<!I=pkbDDiEZ0?Sd
zFL!+_{j64!{&mq>eULIn@@QafZ9eq2^m|i6?v8f~|H>Y{mPuK6KKET(eeOFgcUFAw
zV}+15PnBLi`}uEl6ZreltMkftCe*+L@61Wg*FJh=4f<~j{Z6b|r#H~a4-7s<9pUTL
z`)OT6{i8?MN6%^a=NQJdKGfEI@m6=0tX8+*|Hv;y&iLNH5Qvto@RgMC|E3HJ3tSyk
z$4>j;leGA;kaV{&leT_%O}^mJ3?5HJEnhxX7|m(IjG>seUdS)d^|POh*Rdsd_YhBp
z6+XUQ3-Kj>2xB0r{AW<;Uk0<S`~RWERH<%iDr-FYoM;sPB-i<>T{R1vwLO!cznKT_
zH9^yj<Aqkxd|3Xe>s<-1ja>AU?x>kBRyizL8HOu#2cK1n>~U~cKXDj!2q^7epMjCX
zjbIxtK6p5p(P+HlL?%qXc9boxN}89cCQf!Hmv#0T>+`5Ezr?h5_mVnu2Wm>Jz<``i
z9=1NQZN$skP47K3PA`7{vv<<NIR7Te0Z7ft_LY{uK%ir$lUG3(Zy&_T?%c`$-DA`F
zCF3u<1t1I}cb@^vtxxQJT9IvgIf#ZpE$_JsIfPQfW101j=8Ph&CUwlo=*kOIXPdNU
ziWb^euP5W9OZ`8DTYr}-vw+~Fi54VipCBx$D)8_XN^`czt~MK+LL?qYQZzSwW}JEW
zdZVv4TC5-CzHc^Nn~W!40&j0V#tTF>LnKZ!gx4IE05@S|o&#M<NohfSf?_rG43ZIs
zy@gV9hLehUzjlw3yALE+{>T&kH<!6!N`lZdruB-mG|R%?aA6yua+og69k4I^wysWJ
z%l*#h!Fy|2)d44QvZhI{T}EJh0<XK+@Rx#?_)vR_XX21nZR+Uf5%Z@m$EfBvh$|GF
z8c0d~i{u|~>f@t{$+Uc{BTGH1ZD)5zMb3QT*`OKGlG~`q>g$3k-+VRR`a~-~othUT
zH0a@rNQJr6z^47@E@t?--L4hLS7uziOTyYK76qsxi8-9HzNh_R3iu+Ii}`ot4i|#o
z)f?WATX``~EuNO0Bx@LyiIHIZ=wPc$(r_)J_<YXcO}Q@);^$|1Yk{MUXR{{gG+*<X
zB|5Q6gqlN)k1-~pyMK)-%|p*M`YND6mW?}__iFRMif$k1wi$kb9HFdUaz8>?+4{b*
z7n|0>fgmbav4<g<HE&x!^X+V0Nbi`aWX`tgEMLPY^YplAp#w(TZjj{TknRHKWV$5s
z#go>Y%_fG?v;0I3aW_gy%6?KE#?K8O7KIN~>!33R5vf&fSP7-S)4czam(k;5B@AQg
z(I4_4SZz}k+~!s6W58dHHy&(ks^Apm%bW$5gL!mbUVU{%JZBbl6db%yn`Ks+kHw~6
zH|^Ih<ChdY$9KZFnGrI)@{eY||LpYp|K$C$IQLB|Mr|#?EaMUC=CBp40oB{v2||wW
z+Ib31XuUE!@vJh;M8fhhP?{v-m`-n-=bv7c_9rb7t+Y@&1{MwQ<}Nr6%5H`1g1;c;
zok*tI_UL+KC5ep`F==#_@6%3~G=)I#ka7d5=9KH^exR$d^4mW*UH;!(9}Y#tz+Kyv
zD}0|y)>rAf8Q?dCKYL5Iz;-oNNB{Xv!82eg&rfwGSb#1=v`(fQgOH3VM*g{2fx_Uk
zwHU9#dSt9ttgxki9Dqm$3buOGKL76}?-v25nqVuHL~+mDpiUo*4a`Ml-*;m?s7HIT
zFW+(pKK*IOi!J7`s7q!1eO)cAf&XNa@`GIuZc#=42Z6f*s>=890@Ds2s5MqmE~tl(
zS$}MBSpp_d8tGeIX)c8D4Y0~_oc8H=uX~7?$`E!U<oiftINhynu|Vbu3+?VUp?pIi
z&S1e*C3eL;t7kv3<v);4FCVW-Mwb{VrQhqBv1J>TfE7z@L}UYST0|s@{tGznMf9U_
zNipcMzTFT?ND<P|jQtCg+Suj=B=V`Cae=YhdV_uip3;Y%)k{ilXN`Iu<rs;I0~<_P
zIG+^-qGfi>-(bokl4BpO=Nyqm+&o_{C2z}^MFz@O44>+^ryiA9uY@01n+QdakAG2M
z1NG0{f0HSic)C=gdq>Vs72`}|8V0DTRbk`39hJ+KeCT4$3g8N*TiS3yOO<XvExIoZ
zsq7pJ4FQS(eNy5-6hWcSq$iofa%l*y5WHf1pQE&@xy)c|IKN#2tOH|=#$P5^`zHDh
z(dhC?(2}o_StnGfswrAJ-HM=~F{^w(YEmpjfTc%J6klPh`H$U**AEw=eebCYVGg?C
zSV@s$t{M%Gos7&U#Q-YVh6xNzrd@M}BNf)7IQfE@RiYlHmMFHvt2v~y&0fbapQ4!5
zs_x@hrk61eS=N|SwsnvKd1@DW_`%+e#Q(mtEJOPq8B*MrXg@7sbT_ZWCpY(-u2JuA
z9d9@;DH0_jZ@5a05YrZk9Zi`|c2sf<)%^iX=!|_n*QF|HHlj{NLq2rJat%DdL~kH*
zD{ZwEQ1{_JJ?_hgQ<RV{iA%irYxgmf>$WkH131ddPyeGYl0mCsMQUP~_dZv(lF=H+
zM-ETEY<b?&kr&|R_S6<UdBKvtKmLp@;c!eoYrBu*Ec;mYiGR+IqPXau>+YEi0L5x6
zbJi_h&3QhY-IV)y=~iD6>CYTgEm)nxQC+OAkfbttnzz3a4F<o@T7RV_(ct{}8}!}-
zo-dYHW_2dZK~0pFlp4J=sY$l+df^4s@^2r(q6Kv03+SHvg6vXf9gMPX8!Z7&a3`)C
z(pl&cv7bQ&Migdd%sB7>W*vTkA~ZSpk8e1qme2N?OMbUU9_!J*pBFvs3ios}c?d`y
zY=l?8?68Yt){-;R9ZiGf^G2Ui7ZwshzW8DI=mtfg@1?i#LoaL?iPE1%%(S`*8}iMs
zso}x}t}2Ml*~&`A0~$U4*o&tUFm{;rF(1tw&ux-j+AW#9rOgh2(>Dy5FTFZILDTF5
zU`v@EnAyB8Gl4VK#il_ord~tZcuk=b8#E_prGleQNnC`M#<-pmxeB?uW7gl}RV$=}
zKfbDBuW&1z5chmE$O8|XD*Oeq(Sr`rDE<Q7{Vf-drarbZO6INpJ|Dna!jXlsL%4AQ
zhoSz2*A>r?63&kSd=`B6P23PiC4tZVAq<I<{2iEx1I+uuqWh~hLLd_aCuCPtcqX7R
zZyPo;BTLoytPXDG%d{;g-O}~Z>#i<pwqg$6J?>&cff}eCLis5Ex$|s!(@;I8E8?@*
zg)?ArJcFWG%X`=zsAuu*(L2I+b=PbF(d%pNr%b*28=lb(R*G(s<;ug{1>c>XRG7s4
zc(c<)tP(&O(^IIJmtS99)0AkSN7D(ddb#V22KQbhXh$0&*=a^hrk!*FadImJ5N1L-
zzP?BD1XhnybFcYV(ryBkEGFuqDL|>a`MH?-3D8&liRS*<fQi!Z>3PGX&E7{2w0mZC
zu_mum{TO{>j3f?^!I8wC0K={^=61b_Rqz98_hLuQ^xza&J_|)uf+T1qELvE*82ZOP
z)BU*wbqJ*w1c`S(K?`1Vo;r=BMOIrohCh8<Ia=ghHM-&QkzR34mca3iJsNdXgz!l?
z_JA`&7U`em8rmLu8=SjcPdEKJez!c-ZBmjehGE01TuYE*HJt`rkD3Q8L#l8*3fo!&
z86q>q{_WlOak*3BziwQ4|7H$4z;_kWJGq6@f~~q{SZ<x;<GRLZ*EWrvVu!n^!xJsm
z!Oj8L87M_~7_Y@ogR)1F&+K^&p}u_6K+hJ8?p3755nZ5i@!gsfZUd_5yiH$o-4FIg
zjGiYk5ib_)=2M*e!^oZ3p+EV5tJm+~nzx|G<K8sQmA{umnwsPp+uV1ARnpW9RE7JG
z(}Eq4k4=vFCIT|WN+W{VFrFEykgUuVU<CI0+0Nn-m}(Sq*|X&${h0<PV;38#-k=Xo
zI4SBJsJcH3*K;G=eEq@;*Qv{(f}OlIZ`JWH5w`wQGqFU(ovG{t6JU>b@r~<Bn{VnV
ztK0sp4gjT;KOU8XIFltGCcLhys>wCl>v05xNsFHCfLp3Sg9l=yjP@N9`S(V_Em(bS
zC&v?90iA}C{lLKeX-<x4W}%ZM(6cCVk{*l|tcVQw!XI`g^Ut&YpRIr*TQ(|#8_b7q
zq*5sw0-V0O2Cz*()aU7GlIH?}>Llh&?`eZTS!kp6L;uXi_~&P_Nwf=Bk-1~$LTqgE
zMaT5|D7ns^TKb3|;e72<*O==t`Eo=WS^~cK#85FJlf;yJeyV1SnD0O0Xa}2EX^C}*
zImdM_MZD;evVwV6?=0X;uH0&Ol<OdL^sRPBtNj#he@IiazA*HTZB=$Zwg*v^^vTy#
zn!%SNYxIrp){PTc=!pnrYpYb~=SZ_gT|@;g=`H*z`U=AQ*FZ<-FVN#gH5H($ImC*r
z%S3*kb{#T2uF@}lUgZWU#+l;InygtD?W-28fKS&k+jeVEzXfzN8Q(RS?sLt#5q<M$
zQFW4^>7#1Jw5CD_LiQxzN>C=_N*LuSU<Uum!2h{9EP8tL#{NH3>zgIUZXzT)^#TKI
z=p>J*jkv2uax_!fIFy)z_cmk@>oOh3;k|b-C3}yCLsmaJ>erztkV!^0(Z~C%J6P?M
zA1_!*Eho`vr)EH1-^#^7Ac&ne7RgR=iSDyD$-Jmd$KO8B-vm+5urxj{A7$Y&EwSTt
z$@2}VLJ#Jz9||S2Gju=8hOs~UG(bQo-St)qu(>S*FZig$7~1*W1F~)7CbcHrS1T1Z
z(1?u?(cqFlkNEn>L`7qQEwU3mV{BsvEww&NHtqz@CD%3<wZ1ydpl%wLc#B}S<O}Z`
z!*qZ;ga`>>k(31_Og#*l<wMpO>l8f?qP4^2ZJwV$ox#-9z{{F^ZSSf;<MJc;uuaX4
z&(euRK&xhIOfgitcIZ4PC89;Zmii94x6pE<%bzlg`JWELf0@uPTg8+xm6PU`sdan}
zz{%@f2$W7f!tcPxvuL7hnq;nZplMv$>LU(%XIY}L*a<&;p0;xR{X<O0dn6q&-${Mx
zRvX32A@OFa)aLyJR|#+7w{=p7r|NgORI4!*GHoww%J;!df9}PfK4<ip@y=CKvr9j8
z>TK)Q`FPJn#lr&v){1-s_fUjL0UR^4gngprU2ej$ovqXiJzC_fr0U5h`d7HUDob=!
zOyQ^X0iozav}q1ZeFg`SyWIx&b)vT`5<rZ}ZzCqAah>~d?(zMXrUSs61Xg8+u28k=
znws%MONeO%FXdn74o@9Dku+r9cnziJTnjYY?5t~yIT=d4YCOt5FZY0$n9>##xb2$~
zX2h6UVCo!l%aOF+2uz7S&buK?Qkkr#0*8w+rEsnInwj}C)_=*AUrQOuU)&cYUrpBj
zz9k_2ddgGvybrtx6ZTcYmNn-s*g98q>^4;sKYn(@rvK+7(y!fj>-x-f>Y+lnZI6^t
zi@W&Ye5I(8S4E~~q@O)(tKKJMGf#dIrzyH*&!eBpd}RFjEd0*kg4z+sqz|NErg*J-
zG3E69!>O(g8a!29s1=L6B;ToziCl+|Knyd<4(Nv3gxL24P~yIfl+FSCs(Q-$N)!wj
zzkV#GCsMj&v$O8D(6+~7WrQ($FnX@^m^YvSRyI!WD|mBF)PCQP!a009=(45f&D?z~
zVQg%UCv^Bq#m0sfS9ecs=n|(&Ek@diO?IQ?xhpE-)Y-E>nEs5gz3W~+^|AX=TRs7F
zn+jM#yBf`J6U0X(cKZ7eCQSm!`ZJ`{KDKn)Ffb1lMeX{@OKB~7Tb?~sG!t)Sk8say
z(X+!=g+|G~rk*Q=>kQjaRw49N{g~sPw1z9Bw8S(hG_I)@Q;mopw_4ChM&S8rmsg>c
zsxhL~27>v0Gzo5YS!Dj=&S03l*$WWpVNXFSag!mJGQ7I6W?b!EzHyI#SxT!mJYhUQ
z<B@MsuHXFEsb?G{5nL^lvw8w8xcoN6Mwad$)qYm-mrRMg^zL-_HQ*YwU0@kfuFgN4
z>U6&w*m{6F*OW<oq^CQrYk>X2+`{a`t9#oCtoAYvqwvUoq3&2q-Q+J|OVAUn3d2$)
z;wDlYS+^XH+14Tcpr&cEYR4l~%+$OtME|Q+0FTWxyv5{#wLs=^t>*AkFY)Eh3xf#M
zS}`Ahn9ZrGw&=AI^!yRhP9%`PPlV4pS3jlsrymFG`dQ#VTr7Eu;tgmk*D&qHF>L)8
zNWDi?rqbf!_7~$F0sgCP9e_cKQNZTTf)$ZGb3!#bnm|9jQW%vLgq&gnhD=Y}<uI`Y
zz$c$w)Q4_QNF2=#D;XbRW=D;on11`H4o3eb+Hx6fo!pQ(QtSje;Bp0g7^kZCo|{SD
zmb*CEN4b%16g{mCAFW-9tj~%WM1w6O(gL&vzNjqYD$h*noUUH8FIdM-Gu1HLf1}XV
zdQEWeX&o>Yc<ygL0s}ZsDSX(98H?dB&x$I)CT<77qCxEz0G)%1H~EURTc#)$WnRLS
zXg^+{0c%ER!UPE5a+^sBuZzRj+&u2j`6_#?*XnQ;XCdu!UGJK{I(n_wpcSq2w7t80
z{(jh+@Z~4HgN5N$hg7!dKcmN(Yx_QD&v03>-+=-k@S4W+>nF{#`$|>i?K>!9MTnyE
zSk<k<VdKO^|M}#?BYmd$C+lxptOa#x)S1^T1C5@?FNJ3NbqE_4=VaR5mem)pW$(wH
z!=594%2WiYOka?MztD%25I=0rp9PNsPT$9qG-kD-((}K3Ncmg1d9-J^B6IV9yjKv0
z8c&^eacG|bUEvHVKm!}(cLSRZKu~Uw<a*LZ%Xc&prm{@)WZ~tAbz2)X%r2`weDm&`
zjE89)0@QRXA5DB>#^<Xdi?*&p^o*(G&c=A?Dij-JZxfHKr(w<lU+TKl4F%56a&L~t
z{}*v@9TjEU^$nvaC@I~bq|)6XAT1q3g90Kg-3%q&2uOo;&CnepEg&@vFi3Yd3^<JM
zT=#un&wA8nJ=gcg_paAJ&n0u7``CT#y??vw*yt~UHR?Sv>l9M`UP0SM%3#I<O%ZR*
z2zChHH;x;8o1cGgZlO^BDqS~|+?;13#5v<YT&{d+uhp?(WeMjyQ(DxkhWAB6*z^i$
zX=Mg?6O7*aJ;KA|8;4$9Zlo?R$`>?yqSBO~Xlri2B@N1pM{G0~t>SfGG6bvedo!!B
zwI|QT{GWO`Vk^C>YfXJAy{T5w<Yt%3n6*XinxtxD=H<8|U~|C1b$DTvi7P6U2qF=c
z>!>pSQhKjGJux20p>U^S9Qez<K>WeHB+#`Cm49mdWxK*Xs%FeayS^;fd+wC%AkC)Z
zs8-w&LZV-o6Dv)28=VS!Bz~y-TuJJ#IEFh*8YOnQS)e)4J*}`SHQF(yukC8*#kTX6
za8bf>=8qvZGg^PIp@g{aUSLv3(My>yCUuJYSL)7|QES8DCtGMXYU9V@7i*xxQCRua
zvhDpEPQD7~h91LXxANr9C1_Xi;=g9nZk8bHZgXxl3afrjD+_PoIb(q8mUvzKcbqfo
zArzWaaj$WD%i_h4-w95uva(4SnH=jSuZ)p>_evU8X*H^&jEI^uk|Qd=-jBlns9%l-
z7hXsiWbW`rIgxL(0tCs)v47<avEu^6PqL&-V@{p_@*>0v3$_bV@-SqFZ|rXN4YGXf
z=A4x!YM&D!RkfSptHkJIWGp9?PNWd|1oPc>;NV*6YRl0*FB<{6&`#=xmYla-j8V86
z-}^BxTHg?*OPWg$*9<ZwD1w@P@s3Y_jU`mndybJ^XuvHvYJ4YhqqR5(3iZjU6riem
zg;$)QUg|{9a>f$N#e(zkbXxPplQ1k+Mb~e3`Qw}~kPlCyV5Tbmg|bW|KK>(VxbIB4
zo~YbmBQ$=96ZMd#7=@oCHQ(qpkXUAc?EcH3S;IqggZFxFQmPsn3#U}<*quxM9kTxw
zIxu`{x|l-LA9&ycfP3KUy~TdK{M7@tZXT~C{TUX5`Qj={`M}sIMSBO2Pg^lrw9ROD
zmC%Tc7h{m*GYFPdRaw&$$&8y6#Q4(EXwf3$(p-)a*W9$eBY8~eFhQ^<QJ-gq>iCqv
z60v_R49@W_FIi?{Zj`mvKWTxNLMOgGMhXjxT&(+VIVB3z2E1nmr*Zs2Yq!D{+5vy>
zy~=b#yhuOApG~XceL-Fzi}~@CF--V{EROE$@3Y@smaX$BC57P?1+#B&bVSuktend2
zsvlMsLa3!_+S#SnR!!iasaJez$Y}--$xLcB--l?TkN@k|it87>*Y+u*%{?{(<}PfN
zwl3Xlr)}KYyNEIe<twdl5U%ymGGIFu%#UK(HrC2<yTAIex*lens<Ack!DCRoos`t@
zr6g^pVQ1^aIrjFVlmOUtq9E+)z#M&&m6a8Hv4P^?a1He`)`bOVE<rk6>+w%C$iGt9
zLeYbCa&B8j-<`i$g>Qrche6?9aInV#Wt-dE;La=87ec8jWsJ4#r!ivj^$HD{L1!f0
z;_d=LoZuD6@d7k*m5X3(Wvdn9E@IIdw^JE;7x_*`?Oj_3;9v36m>%R)S5xpJ3|G2H
z$Yb<O|6AbwZ1SX$Kr}R#WE}*DH*IF|0&EFpi~SS=-uPUd{#Pt95%ix}BGR{;29Kym
z8?FZo7sUm~X0WL;FW$IMIx+DY$ca0r>2G?fmRD|%yz9jrdhBXQd*_5UH{S-y)JfLV
zM2oAc#pX}%apqXpp-C;j#K$kA^;{fPNZdv_TyyCVt;d)DzBW)6nCIq3W${1Js{ehB
zaMQGe#9YhEn7TPb2#8N<%<PLZlp+*rphb#Y0u=WTv$5Y@tsGcHFfvqBC-Jt)D-Q14
zdL9Rkw-c059D<OOm#zNoH@3uczMc={B2^r|=T&RWO1X=fZ;gLzd!xvV`{Hj`|7^y7
zOy8YT>OYa4^4G;&myRwBZBHO@&FNG;7oayTfc@i{dqwlb4`*x6G%S;LdZdjdv-RnR
zgG|5oDM5O$JPY)UgWndDfFkx9ErZP=wW4(Ue;L{qvj~74aOJ>9|4Ezvr(<Lx=*)2V
z(fuTGoYt7+hE^X92Jk-=gi7t2ME!G;ot-PMf#xyj&ypl|G2|bjwvvV9EZE*MM$|Ge
zMp2MI`r7k2UiLYy!P<*<vH<2Nn}W`qBU$e!f~6LZKF0;f8#k_Y58)?f7oxEhHRn)u
zQNmwUGRDanQAK_n7(3KQ^@MtG#Q3biT4}fxr`#geRoT?*YLxIy9P;!-=(LD&CW_zQ
zIDU8|YMO0r`R4JU!?ONW;&|gYALQa9-{#f_Rdcy`=d*X~hMJe$?c2q3{*1Z%wo;u!
zf0r^YoT)QeBy7D}1i#7UisC1l1e<8xyO1P+T^?$Oc-iGg<isVAmrjbRy^Gs%03-@&
z0Um<4P&=W(&*FOkreu(Fe>?3qn;v6!PvayD_6Ion7w9oFl>kX10@3eZ3%w0@)-Ra}
zT^95m&3;r||3tee9sY^t4wOPRh(_(R|MAfKC`8<#+|(<msv+Ti)kLC$vHaa5*{>Cz
z<YQoA@C%SVCo6fWYtIQYkv2fq<tN&L+1O9CD*6BXb{Pbq^gleE?m;L{3uGFc@8LeE
zPCXWu)Cx;jqZlZ`6uI@P<PnZo*=bEuoo~F^ep&Pt<iY)YfN!vR2q%^Tw!%21z3tCx
z+;s&w`-!#($bvg5I$^-e=bSikQg1%sQVxE<_u<jJy0GLxhmV{*VS9z#55?0VF@ale
zEJ7E<*uP1o_|KV@=m-HkE)(0nk5Vg^8>g9bV``gl6oQ5s|Nf71POdaxQ=5_~bZ80-
zGXo{F06FlcfoQRxXjX7P1sBJHQy4IFgCpfLwTo1hbxkMS&WDh<HKpn_xGy1JPs@us
zX8>_^y8EVnP3SB50YdA*zav1NvsPU-Uc0$j<?YpXB^;$J$0XGP$#j9o?DEgGq!$08
z>jMQ?l5rQ`-nn?*phB_hiOYy0nh--Hsz8T$=r<#Z<59Qb#7+)VOaDe8jCq2Z+A<cD
zc+G0aw%{vyxg=AdoqkP&@h5xFaWOW2qP2FRR&W}|{O1U@%aWVpC}^_i%aim`T~Pyu
zw1K><D;x<Dy$QXcYi>yn6z7|T!#-TMs6F6N@RM-_T{*nC=inx_gx^`YZ+Y=$=&7`r
z3(sV$R5+5pJyRpO=W6`W?&%!qy9Z1f2UOuxBpVtdMIv%KAyK(sP`6EqF}4d86~>3B
ze~XGH)yKXspDjbxdfvqhoe}KCHAr~Nmr(#IRaXfZ{KICn!$$jk9_8^_k5fAznFx<)
z_mtLyJ+C;y>&9DOeL#Ox$^My8CQvkK>DJc$ofKgMuBFM`jwt8R`QW@)q_hiP2y%NM
zK<v!$bqzMID#WIXX;Wl4#dw$BAE*ws%#je?6v-hv3rYwmU`RYNO#fS>xK02;amgi|
z`76-WXI0aMxmP6~-_cJK<337WY-iwXq87n#+4w<|76o~MUMUm;VPph`u5K0mlZFfS
zw+}-L7Yd{Q{;dM8+iBF*%ME0gt$q9tEfbAG`{S9;w7VV6GX{V8jmHLf(+fH3EAj>9
zvnb32cVAa(z5V9^mM3+C{h|=jYCxNz(>mLy#lO$uZ{c-GKuC{ULaZ8u@FD_NJ<Jvw
zCB%>^$=)Y|P+Xh*usIMvgq&~SDsn&rPk4-ENPG<YzNbJ(7x?VSbnvbZ-tRwW^;Yt6
zEwnxy;xMdm&nh&>5n}`=>#`rub}_Boz_z-+)&Gk+Wh0a=2ftZh3JbEC9FyASom!aF
zSNR`V(@aC|B7rClk(BoTDTozg;+ktTujwAC7rae<FqOA5ry_FgnnEL$?fTkT=eS0z
zY(`Z8l0GVJlHFNWDqA$G;_bIX(k{#1o4k*yR^RG?5KZ|2@X%6VC&a11xW%WYvpu7O
zD~JPD)9N#gvwG~+DCpK%F@aoYmNN>+#h>+e$aXgQ2Ah&(*7EKPF9T?B+-;{J{<-Xw
z9-TK7{e?wrMzZyPALV};3{BIrnqfZ~$kF)%9$zuH%FrR<gG<E7+!z+mOcWS35k%b3
zZNgwg&*4I^nF2o(9uz^R7;v&Jg>`^BPDuMlvAqr7rgXmQO?F$`zVrBp7JN*xaROX$
zVp2;a(Y`%HK-3!*pdBy2PI+Q&SWw2U`^=QU!>%axXgVMaPwmiVJ8tW5L9+T=mD~H*
z1`Hd%eaZ++w{r25dZ;PFjh@);*YuiifT4j;_vEn5o7dDUU~<{UW0@+|OV)CIi_sdL
z{JhH4IZUY|-~cg`aNDk~`8%nFO&MYl3>ldC#8EWlZjVoKB|CJE$_1(Z!$jV{71&e(
zuc6W=BYPl{u{mk$Me4~xuRY3!5wY9{<n;^RSU@{e<RN*}=Yw2TLf(9L0q?rW86N>3
z*+oB$3u9_7debUd(UqUY`s}UY?_W>?5L=}qx5>aOxR0s{Wq0c08IV08PP!xhgEnPK
zum0&kPC+flkeo^OAGS_&N}x(iCpPEH>9Z95Cy&>X$6fafNi?$Fw0t@Y;=lZZ2DM6j
z>fI(vh4A9$8dlD^N#P)>$Tz~vp2DN5hBZZ)T1Ff)>M16fE&nkLe=GC!H!pnsw(0sZ
zfX;mZHk+5)49xx1mV{!~HvkpoSbb=48O=wzGPeBR{|;pYH2?HPn$L0nIDvn7rr>(d
zQ$w6gLzbVDdty+C4gZ}yuBx$QCdf`3A=f@x^zf2g`pxr#jh9wN5-u)X*{_TUC^=b`
zethd~Ij#558)vF~h+F@t2MdSYIkvoD98I|Fzu2l)>cnYLSD&-#@<Jm&agbseCu6QY
zWlr_N@^_Oq9lru3H1LXhSXg7A@ul0u5{=e}_TjlegSJ{BYo8k4P9*>I`1e0-fW@C&
z0HOEYEJZ#((eVigqWt>l4o{3c)#D`IfhGn>K*LyM?*J~IH}gefMy(YSiHDt6Q@`FK
zRZH-quMJD8&QiqeJH9yN@(g_dqg{YD_rxlB+M88y5OQei2$-ce5M1xOpmn;Zcj8c?
z<bgHd$jN|Rjg$QT^HH4hp2@BENf;YxM|tTAS#4wE8LzS{^imu|N9vU<-IBW3o2u23
zbxkmES}MPbCi$@n7#{E}SEseT4svLbx)U|}0R1ftz#bBh>f4}gfGrsqnRTx(c2l2N
z($sRw``g7$p8HbaN6tuD2Qu3SOi;$%<?*k4jtcB-Y3Yc<s#MFf#yc98Om6)`QZ<vH
z+Xw&U8vl->DiTkuW6j4Ke8rwZMQZ2Twmv4TkzZ{IpVMB0T7{GdOa%e*6gVZ1XDZYQ
z)G9aB@D9Z?%9vp$=zo}sY&m<4KR7{*_WPqPlqJR$lZ{%H5@3cr!foskVZ2G;7T#<T
zMzSoBh6=`vP$)go--s6n(+FQ38I#nB3p_kkGrYFDrubS(zdyHg{U1dstva-5#&K8=
z(<recP7uV;@AI}?e0BneWI%ztVm3AT^)Mz5bSOzyDhvnOsw|<|8LBp==i4TYY&0oR
z)<g^cXx>VmIRgO?lyt7D&$B)?`T8#mT~_UpxcL<S?w($IsiUei8=<Bzet;$g&emRq
z>1})6+~^(nxRv);5-%U7m)lhQPpT;Wrz!&OpWJa*RWO<2ufjW2EID0VeGbx~4@P^f
zuqt)yJ{Aeye|A>nSsYz8l+~j9?dXqlZZCF_8W6?ImFR$^eNuqQAg|+pNGl41O1^Xo
zHcS^AQPn5SYsQHWZ$8y!m%J2NI|12>#IQ(N>v0mE?QIXn>MUf`K>u`+LHF+BNpH)M
zY-jw}C%Z^J64zx3KX@Gs<++>>`q3m_j&rJb=wDF{Qt8(_Ui6Coa#{BxiS4`MI&Vlq
zS(0QnTRiP9EB;)YkQGobZC6g^bX)&eA+q4)exLy*PpJ%#DCfI(&dt7bldXn*<9>X_
z+nz#1v+{e4-)Tm(3q(F&R+Ud-mG>v<BDtRQWGr5;$PojirT_mKgkD8R6c1GHzMEe(
zv9)n>$g`=HBLNjS+vjJ4(0K?%gB4#;i2V4}ru0`!Rn##;^nKsxh@r%HK~M0?!ehoW
z+09A|f2i8`m@I1w;ctA2ea~=d=nzj@tr53&OK=I)eZd+8_=Tz%I0o%NjU&z<Atj8<
zy)t!=iz`-#IjlAPJ*Jc<X7uA$6)mDHSw=9(PQR3mr6qWT1iR)mFvpj{(-fe7oH<XX
zEg<wKSmG{nmzI(CpcnF1`cZ)|eRUz>>~m=AmQgCGNm0~DbjTEN&-$9*ZRt2{Cl}Qg
z0$jdC#lP{Is3_Yp9aRQ5yh7qTb-^!OEcBq~U9@jo%@9o7c2@vb(OpAhy+nET{L|rw
zX>UxqAIROV2_7I^4QFmZEjA~1@{{XbjsAqlue(+aaWnQ26W-5B6KWQQbAp~9<<xUH
zpsxFkY13HYUwXYfm7p7wV0X)eZPC#DV#py2Y`bRP{fwru`ujV1e1Y-bPQ$?Lm(gfF
zyrvUc2h6_Cr;~?FVVg%|HFXp0G^tX&-UW=o3m%8vj9chILui2>z<(go6$Z**)#q%N
zTA`9K#F#m9*l6pV&Y4#3CM3bJh<K&Mxm(eO0?KvXV{R#hhj*J&WP{ul+oekv7P_s9
zGBb4pBdyFszVWOWNQ-sqY6mK?WJrNc9InGJb|9#7K&TL^-9NX=7d6e?w1n`9hs(N+
zUEj=f9sByD79^F^;lD+)Oo8<r%=%O+jOwjNgU+{CV7D<ZLrF~AB~Sh3_*Nuq{8#bA
zeP}DnN0>WXL;Py*VK*N#<e}kZqvklwa<A`LBOfjBAp;tY5VT9clijUzHUiM@L|^IR
zZojY_ji9c+fLH|Yslc}@Cyp6cn&>1KFR(0F{CLE(cEO}LO`P<qYNg|;9Qz3c0hRj_
zlk~k?-e=sR_`iN==^vD|d~_c*`?AOm;UBdFB%9R4%cTK$hn$GDpIew0NqLYcH!4w3
zP^mNLO$dMqcTVB5nllajZ4D<35pU{9cPM9v7**M2n9+F9ZR8jAvx0dh--DK*RRK1C
zN#={6Xv}d<zmg@jf;%O(wTGIi=svhY`7)4`QOk)`Sc3z`;h9;yX1w+^;TIDD`?V-0
zC81ZJ7<e6@w}_<&p&hfKdF9-ojv6-l0abfl8DD9dmP-L;LG|{T?g|fSGk|3I_|W)r
zl^Kr2xb~dRq`5rJQ1_>N<EZxNUtd`8>-V&k!lRXI$ZVKyD@=@DoOaZX6dSXqN-?{R
zziH+mGCkqQ3U~y)=uqOcZ&%`#70kVKldIvApOoF;zLQD*V1C$IgnUP4dd@pQ3^le5
zxIhT~i0k?F4S!Hfh9o?&YN!Z9!XgEP1sbMMpGe8Akk)7;6Ui6PUlY&gg!$$U`Etg2
zbgUM3x3@)sZHCk37lu#;XRZ%xG3~b9)p)$TPYnmsfrczMAro^Sfd4y*J(ErX3uLP#
zaY1E!4j?15ohg$#6$fHo!*+Gbb#HTgj`lBT=89}r@d6`${3jAu5dywSPMuG_oQ+EK
z;NtJ=?Q{wxPHS4iC?Yf-b~AeB+u6C_(gf`QQ7Byhc)T;yYn^GT+58omzDAQ$o&voX
zZff3NF=f2QPVoGF0363ly>(`OY?BDNRh2<R&)XR?Pxem&cT}vZh0*UuZ!bCRonxEK
zQJVdO^1F22JHd=>SE%r6q?#jAAFb->Pq~+H7i!1)_0ga(`@n0lXX1o_7~SC?xdaP#
zH&X8(Ly<$?q#vCcIJ6cgc~7ffQI<1=$)UQ%*J+9G#H>>;E&x~Ne^h~&DV=WJnwDIB
z|AD8JTdR0^enLft#;9dnDV3-}e4D1$4_`lFTQzbrrR&D=c5A<73^dDH%gL0Z1eLA8
z3&;JOtSU-76_DdU*m;kF6wjVGJq`WtO%<qhXD8>aA*vHI1NrzI*#_*P{3p}rz1g)I
zJs0p~4`!MB=+p6NQ5N*_^76>)UeMeMfU!NgU&Y+=VvwY6jf<2Q-fBY7ZeX=yM@6My
z+}x2lcxIid`h!7T>?xWK`+$vjAkR>dKhY5iFd7pDwDhYNaYa6<p)~e{3IbYdyZLWq
zYW&q!m55dRHwH=NU3OZ8#S}qHa=eX+Z>AP|fX^aTOk{!x9VKr9711u16OD6Yfoqq*
z8#qd4&ewFNvqQ5l1pYyCSH(>*W7!c-c{@;3(HtsO+tu}Z$l*q(I#zj0-FqOTVqV)#
zFiRwGMPM8uKo|X{0aG#OaP@?}YS>sgsXs8q>WMt{ar2H=_I}$>v}9o3V(v_K9QapO
z=7Zs;{lhX4P!(7Jl7nr-6dTv#Gi#+K-JOP+I6mpeJ9B|+i|ewa-O|wI&!y>04B;p^
zo!pUOaGXy<zl%yecsnY5|J$Ip%_YhsXmGQ;dAWBHcoiKTUI5SiWrXQf{Ixb02qcFb
z;SZ^!y1Zx4j|`=Lm1;dppJ{M-eB6cD!T~X5mRBr>DL_y!h(UTGJwii5vDlA!`r_7b
zz=W1HiKx_YHy$$$E3ld?jVdCD&ez68h*phHX1ZbCY#7nKoh;DxzuSZ@NnUuH_IN#8
zn>uzYXLF;gS^Kvj=;Y#K6~)iTDvt=Hca<cFC*gHwozceQ=Q|hc$D7&SuTl4*Z$GXw
z+XVt1g?%74`%q^=VUNlN*-#D)crBF^V!Jd`a(xTSCi{ng$bT!^J?%I*<j@@(UN79B
zWGHrEER+9Aqw=*Cp_Rp%qA}S$+*#BZton&*8#+8-_w+_=l%}EV+#8fcqUjNX)h&gN
zPKX=sNSvfd-p>j{B{L>cqeT8(x9-6Fx!>Xq<J*RaPUyJ_=jxT-4@&6@K?cYngD20z
zm&CM0W3dB0b0H#VBmaTv57gXmrM|2ne=O@);uJyroLw!mBMT|^S6*X?`pQzh9fZp3
zR=0#cFZ+vboa85NfFBN>*iRoP=6sGa;goC?`Ug?|e`$orPdFRwRt^aFv^y3jp0~?~
zaIqza#$tNBdGh>%zI|TiL>+Z+nlS_gIV?lvyYN1Osg<>cn7MKAxHrV1XpJt<Ss0>7
zLBluGToBr*qnnAY@x$M#EvNj6_I}^Ko<n&Tc4nfq+?b?4yO&lKrpri8@y?qD*Ak!D
z3^u#ls@h*3b~CT(%Q$VVpKR6IM_p^Ih(-`XIS3GwNu7PL*&1u4T{DfqFJH6)G|oWd
zt%VH^HVg<N<S{o*h4~%9w|1ozsiNYdOA+l_S64n=H<J0(1WcV}u8tA8mQ8;5;^fTQ
z_kBF8=zfiR${SJeE@tor{<-C*cG0ZYBG#cJ5dl3mL(jh&?KA_P*{$B%1fcEGGPZWc
z?7i!DZ`_uN%Ad4;;gHSE-A;|<&#bk#F)8%O{Z(QA2(w@N@j)27S~{231`%qnbpef}
z37?_sIpm>ts=d3#X{QxdXClD-RlYqL{@}>)a1PK~YsTu{e$97Mf{4pf0A^cGcF=k8
zd3C`Njru>R(09YIB5%4dw>EsT+bXVu!^0)x#-_mfRr*X#fSo+%k;s~G%sFF1hI+i-
zk=pUbVpW;`j^O4uu~D^E147~SbuEVXDmg+4r|(=yFt6%R6KqS!=M4bC3pzZQjq|+8
z+`^uWWqYIM<{p_#8LsHF`?Okxj}*Hx%HVd=jZk|qm(!6zNwb48Qfgt3%=xKKTMCH`
zWBzlja&EL86Z{CKI0t%|zKLbz;r<*Ao-DdE#XZ{9X86T?EW;OdyTVVZAk_Rvk;5w@
zoWRXXmq~8qDyK>3$6dLXxvUV<5|!T_58bclu16N`?hgdO1xofF?FvrVx$L0qQqr!k
zI*&mhV=jjQ8Vj{+(6$di`uI$%6)JvzWkE$FLB-p<q+9$OG3VA>NX_SE7j@<0O4tFa
zBQ>Nc7lD6<DuVs$?0$czdYrq7tMZ9;DCt)uOoBxNazDGTY0i}mxeFM}FhcW-{`?#W
zJJ9j7S;c)lrgd_^FD(D^EkBi!T}s`f0_-UU$>sge)%TdEXLSz0xlSfcn|)gX@8T;s
zrBD8DuzsS&uq%YSWjmU%Ug;^}g_J5&I;gGsgQ95%%y{PQa0l+0pBW~2)egeTy`0>m
zsn|G{Ue`6{yq!4WM91ezlj6Zr?ngs%T#pUwc0L0R5*eTdl|6NSqK&^UDC((-HTzXH
z{!9s~kqmT%JEHO}t5kG^a@G#T^8%wC5w)=eAL$RR(&sr<9zCDcrl3)EMT(s`oCh#X
zRE|Z>e9=p`!9cn|6OD<UxNDU7WT9bO9t&?Kc~0HTbxp)p*xkCBm5Yu2)4S^t;v+XS
z(UQd(b^NSLj&gEFF)`tHB#mj?osH$2Tvvg(wlLg<%`Vyk+LCgn&{o^I0b=DO$DSAR
zmfwS1Jo)b4S=KdL+_(-1T~f0s{3F}>EpMwxnG)ATL805gatg}IrrdF5kl&1$BT2=C
z4|;nQsqUQph|hIq*jnafD>(Lyd_2vRv3RCaFIqq12v9k*Ac8%AK3f^G`E9atzLkuj
z_!)=%IS<%g#+EW5F0Hk?CfSrn2=Vezd@^?q%sD0mOmFhSjh!6?h5Q<TeEshz;H7q+
zk}Sv2s=S3oyOUj>U7t_-D#cY<&M(TC_xWGEQ5_^>apitYdmmdb?cMg${|5?_;qeuA
z0kqj*c7!gvEukv;6hgEyk*@KHc@dr~8_$p!q#VQxK%22yb5M4m>-IS;aa=U%%MQIF
zXuJa(rg+u8e9CHEMf<9BQJD$&Puy#Ey6=^AyknSC#1gl9BCwE?dZk_zEo}aDMHb^e
zu^6Yc@wv!F6^B?aEGL$uS2Q)xeIQMxsjKN0;>^>W4ik9qap#oJVZND=d(Hv|tJ~N^
z?Q=lB{BYRP1<Kuw%l-A-whk)gE}K5>c#^d?%}(MP)X<hVQ?<k$634Vhtt{Er-D%Eg
zn1U++>LBOSQMevG2AvJMai?}l7UoPxDeA4fcz5>2pm?c!bTMvC9$3*1RY|?ecP{q=
zY$PxmP>Y5B_xNe8U1F_DUGoG~;{NVM05NhP75RmLe2G=zv6*<2vDAo;+kE{6e=Bpx
zs*y0_N!6ZDlJT5Zl4Y2K)c$t#>o>85;a|<s1-S{DQoo@Jn-P0XQq%RFm$`f9KB)LD
z8R!DsaIO9)=`HW-<v``p>J5|j{5FKRD*9b2<RDrpZlf|i&t#kBgos(pn8X}D<Boxd
ziv!*>o#Rnx+18Sr=PR1d@?&{M(knG>SNeGN!OFP211y(x(-zV$|4tv^M+pIc@F_BJ
z_BXqvgE|!K*}1odDbo#`t;yXEj5RegTt+zMio(3hr=paD>LjM~J6A9(Xa#vk6Qrmf
zIi2+)h{HlBNhK2Fo_VQ%`e&03uWtI*YzwWL>2?B?i}y^uYD_Xvul4o57cnc3i6gum
z{B*$t2!M#r-%QDJ4k&~hosdPDB98z+(G(yI!HiAQoDLI2`>98PiGvka+3{)@1;5+v
zH?VnI&$LeN5P1m06o^Vc+P~*Hvz2-^>~Oa5U}0PTkp!;G)gspkMv&d=sGt$NfvrmL
zupc_3-5f+@4NC`Hea+PQc!jZy64oFE6sWT;ru*-&_}w)C!Y??~l~1PNX8O}V(HigF
z054-3dJ`3hcN(83F+_YRGp<b$lm78}i=qmjZf{0ZJ{vbDri{6xj3>B{+)5)TEq&mM
z!MNr^m_{G9^4q%$wDfVZt?A->+OGmH^_xh76l7-_Mu9!Z`#}w!)u<9t3)kV%YB2r&
zNu?Qm#k1$+gZhY$M?rC)z9p|sw@tN+cvjfziK@2L#hqz4r@n||_9l*4(b|e#7tf-8
zFMYc|E%0XMVg?cVe>)5qjD<*2W^BV7@o{z%Z8J);-;IAU$XZgbcglQPF~i`f{+iXO
zak)YCH)H*$qiVm>JIQI6q=akT9O<bNq8g7O?+aVQXCa4y52L=)Cr~@-PXrE}-~haj
zH+R5pWX+PS@qJiRg7fvkPyO1_aI7rQ?&7J7pXoXvx|V?-GaK4b0MMxR0ipjr_R^;#
zv^o)tEZECotUICByS%ZNdfPPh{==JRDP-))VphXEgZHs4;vSY~Y(=^kwoeN@;G&$w
zWmS35RfnS}H<qK(dHJeMsvXv5@Z3sdVKNEgBwPN6uD5`xcergRF(U{k*R;Ggk1q?q
zp=KNVz9yB?J|JvEliysosIuQ#WUtNbz2aW9BNc2sm73%KAz~HF*y{G0F-7|Nqtopy
zdVFHM2zk|s3i5fz*ll!c2{MF)hLgtLZErGcN9H`gRrf&$=1l~u%u4q)_hrcK3*ce=
zhI$$K-vFY2A&W+@Nr?Iz^$0cU1>u~QAK;F!1R+yK;Of0~JA4CqUU?$|^veni+zBM+
zf??)9Th}vr0J60zNhq%R3up}6=72x3wop0k*0!^$qu__Kq1R<%0+v4nfMeRMktN^a
zzHAh#cpDNgv6iuREut#qnO?vF&n8jFT3B8zQ`B5Zqm@Zpwes51Cc_0-8hRKoP+;~w
zBm{?0QR+T(`=!%8)halkC-+UxQ$s5MZ;Y4;@PHn$1e^F5{W$jv&vMoIj{UTSifgPA
zf!m22WH=DBXMyU6*hWUT-1j!M8SVPINB)rl3to;koTx!cb@5LImQ4!QbiK+UdXsl9
z1)9=h3WiS?GU4!UmObOKp0<?um${0mx<ZEbr_Xf~oAVs0XtUOitDb4bQ4vr%Je}X7
z3dl`>cw6ndf6$?`Z$z!R44A-&)wB&Q3a!mJ8Rm2lPt8IsCkr37*H-IKsPNH##z{5?
zycc*NuChj>q8pLR{Ow+26M$U!wThr*UVM?pNm#s4l(+*;Y{!ry`#~b;A<F}Ucyzj6
zY0P8L)Qj=@1zaXo&e`WokGn?nv)tB`_e`Axj8)x|l(Xm-XPo4%JVm@2xCU}4(|R-f
z2#mh7^M2WY2#XoTxW=DBE4;{h8)x2ie;Q$m*RGHMnjlHeqxKL-^n46H^U9bjrk!;n
ze_EUeCt>fd$>D^ePHlpxIZ<3;K>dkMiF^sPw4$rN4a~)z;p}%JR(__c-ea@cMQ6*b
zv|wM^tHddq%60{qDv>grpY+pkK%mpsl#({*Jl4`RrSkI6qm!NDKMK>r&c5rrIR@iA
z+{mzxUuDU=>}O?DjuX`>lhD4Z+HjB}gJY=)P@3^+_n1;uAKzBUzNy?FYae39CYl1V
zStXiLeGtTxmw)GP^A;?h{ZuO|6op`=#AHeTsqA%mUd_<wepT<Q@Osb50A@4xG|tu4
zIZ*O#^;j?!Bm^n2tvhV@6K%Uw;CN$3?xU*h)^3aD^$e$AmKl@6rDYeH6C|>zVBeiz
z*Pwxl{7up`Fh@bEz~c5~DQjn;b&#odxmU8j<da;TDT=M*jStb(RkRB+dARVgMG+Rv
z9YAEic2D7A>-o&|4QIgzh`K6BZ1qhCUgjs2*EH`pcFCvE-)p_=MN)u5UO?^LD;V5M
zhC3fCH_A_ze5c$vbl7h<TjQ>*`M%R?EX9{Um;?~PPK2OIiQho=zk-Tr4RK9<xTX;)
zeL`L^3AF*$rl=|PhNdQwu%{`HZUVX4vS!ex+U-8sV%;rT?T8tG<fcn$n&_jU{^6mK
z3?Wo%yE={$z_|!hFBSu&S*Kvg*B{W2gQw%|dNp-=r^rf?9U4)}#b;2AkWcCXulUH1
z@1h4P2~$YCclPn=b3P8f*i@oeCscYez`=|NyRmj!x9!jOm#kaP#`tOw+9X;((Z>Kb
ziJEi0pppkt9u)*XU4Aq`$^OJ66zlHV6v^n<lN96RD{qdo)UK2W_`;3RnaC0bJki|=
zr{NYx9`F_G<@!2J`NLO864~yiaj)=RSZ5uD7`@_w!$kN<*%0Hcz8+mff7vHHp$y4z
zd)%<9v->=RHFdGzCTe_R571dpD{fqnCC5HP_hauQqSS;S)RbDd@)$nr^sao?Wyy(m
zhgQ?((-x(|8_Kw7dR}3iN^a>xw!w2C4GINN%tG=5RLdCKz~r%qf61G*o_Ees7qBYM
zTx;GDruv}Xr9D3KYh-7`Ty)QL`I;!-hV3m^7lOw%+NW<e{sn|gchbSBAhy6@T(W<c
z^}w6j=di+pWG3`nzbNUHDw3foi~HV-hm5XEA>Ztpk1+~dOSjQ~$ji(?Puqzw$gQj-
z@H-z=R;P#B4QbVFHiC<wdk~G%qWnp1D`#r8bwXmIKwdRg4w)Txdq>V99E)JV#NaqZ
zbb(EuuHN<5N$cSLuWubUQB8{9u=2zmF<bTq9NFykMB_*TPWAk;vK4!rIW7?@(~go5
ztGb5T=tt~cuMOhad*fgA=}oRTpJb)d(sae|kK2^KoE*3+oV|<2%Po3ln!a+&x}-2!
zb-<zd{KcItPV7bzi$mLekK;bZBsm-##&FKBd89Wv7kxOj+L|c_wn(WXca@FCFxzCG
zrd?NnB>FgW^$+g)(|L1EUb@^kWctNw{rM994wO=Kr|j;qLw$vJ9^ssbh?F7pQwRC0
zr!vM9!D`U?{PIw}GFrPzFD@+;i+vb%t>Lzi@Y$+LFo_SwwbFWm#BP1s!{a3rQs^+p
zVy-V`+rtMqG30R%$i+Qw0A*0m2o$6bK&82<waMU&%6{1qlbS>#UU{V=RsJEQr%l~`
z&YNj2y;aGMW|WdG9BvIp?d}8UiDm)YYjo7PgUK&Y=;<fW%I!soDFGVgU8u1^<>Qo8
z@4FR&&P(}QMQ&3gPt_h}dThdwMjy)M3V&q#yL1xY-RtdShCIN$WpW_Cc`$Pizc*_0
z97t?ycKiW*L3yR%_;&s!$KrDmtYVL~@ngw`DTGLD*9uwGrus!w(vZtfG(C%3w903%
z^J6OTbdMMIwvz(lGi7uju$rkEwq@{wtt4|3^6=B?+U+s^IjFqF2|r-3fALv#oqvWd
z!b0TMuDCPBMoO^j6o8Z)c5@fd*6&mmQf})=uriM<8~|aWpX})EMZ)WBI2J=}6JKgH
zOe)mXr7m0V0HP~c`K`2A51x!R_thI8bB5DYMcFnbR_xAv9^)@5UG#LI%_1;i+NdOJ
zoHSZ^QQQ5vhXD^)t^g(xmttebUThu4B(nvNAaRV5AfGBMn=kIF`og26U*b?SXSmbf
zkNtLXJh+(M@{!LLG%s4dzHZX7vVPvnTq!Z^!63Ul@7$iDn_kXWnlz_`{W$Cud!N`3
z8I5UWF9-HjDGS->8!_&!`w~P!;E}5s<8HF+y<-y4Z43M5Cj*N&KXd?feFc8fQNEFc
zR3>WU{RXp7&n!eJSZ<Rr*Yr(EJ6cXkA_Hd1=bugOYsL_~AMqVRbNuE>ZG8%+&~bZv
ztDJdtIJsx#iz@WaSAId%tQ%#k1r_O=da<e2Ha8L)Hnj36kc&kONe(ccUzD3-w8pEa
zp7nSValzP`U!gIgGpe3FyJBDwm_fDi<J^HY(`d^zO-a)4h~``KEGf}*vxKHu4`1H^
zOnjX1_sg|aROD_Xq{Mv4n1<iPof;56g(;b6@!wDXxQr&2Y%G{!VX=k_)SY%>Fv@)T
zptj*&)+>2~j%!EBhL*Lxhyw&e8HM!glWWC-G7n+n02ZnDv{=WdUY-j2=yhY9j30A?
zs(CT1%R$-pFKqa;wAwCE*S0QKg=w-0Go2I)B>AXqa%p4nt{*o=mbUMpnWN@!JaecZ
z4AX9GY=bHUjOLF97`c~2juPw?&(FaUaNokQPw*1s+U8bX@(CIpYeI}IPlyFwWMzR2
zIr|I$7zc`NM8<SL;c2OoOVyYRSOVgn0+nR2X;t~W=k$ti(Dx|e39I5h<^^cjWP1Nx
z1*5$yq44<u8cwRyb18KFT>OJne^C?16-}`FGt)PImY=q;0&mdRjJ4g%WkQ)|(r>uV
zJXizHH03$FoXU291nd{&#iwq2*ZDznMt35}VQVeIsMTc+-w@B6ln_h-#<lIN%&}?Z
ztqJl{X>01ofCxaZj{?lEI7)whIDuB$9zF43l$E;K@8$N=>Q&kv638PzksR-@diwlc
za-i5u8a#fL29hj%{9UZ7>exC*@l;)S*~83rSJd-7TV{iO-_a4(6bZm_VDLv9bq*jr
zUPu32*AgUmSYp4wFF{Tih}UyZXYIB_iItyexWM6J68d9SXER{mV9q9a*tHlo_AXeY
zDAHuyP3t+MZbt91+|s-sQ_)K`^@K;cT3yd><s4?*AD&Ic{3slyKTJk}GBx}w7zbo*
z6A2+WvemQ#3=s3q7t$2S;11UIHd*15*rG8TcT|VL!3Ibw#oIf&e*0QUs*elu6?AeT
zMm0vdlbZ7+Tt1~p$fdSe*ClFnoG9m-2GhqW{%~=rN4p18NT{;W8DGye<mOHD5%p}J
zP^3WgZ18}yg$2&;t&|rdISb@~98tFVu-$pJ!a@6G_G)zv0jW1H53?tU^!M}4mU0W*
zAxOSm;{lb&w9sh{p2H&Z)_e9($3M}cE@)`)G%nh`1?7+ZkYYGH^af2fo6*^1T=X{;
zFT(xboiNB->Y;(uPpna6!=|<EQd?eB+K^AsL#VVsS<Cw?nxxv~l)q-O`Ws3jZwePM
zG4e968kHmfYwlOLDv77_vUMn!_hQ?d?7sI|aZ^1>o}B1t?-T`EOs!W;#J5Gq!jG8E
z7Huz23-^IxGB2Xf*U*o_ip?2pUWP`IgijN!vS(T2%LJx_z*;Cwv9~kV%v~5JB7z;O
z${T)9kl9u65IynAw7XCSWUmDUZEx;mnb%Zrs;8j#+g9Bk^|FP~IIhPV0k1`yURqp3
zyMpRP5EA*(Y-N)+II%24*%evu_|C`Hw06tkAHPuc3pt#34h6jK;!iTc3yyjUehy(v
z&0UA5+b^9>saPTkN8JU6ZF5<AC2+g8iYj-m&1X2dR-%#TKrsTza0!r?>Adj?wCwKS
zaZ9a|C!WGbBkK5<SQUkPbzWHe+lGa&SLa6vqd(3f%0Igqy9VR$nV81@7>l5#ce>ud
zZ4IzhbrbRsYzmC7cw6-K!*Cvp%`P9T9d7QO36?$`%P>5*JuoN`P(z-(c|L`E_L53I
zMxm2RWJS!|Re&CxSJ|HBK0=7!-K5IJ`^pX#7%skK*C&+L9+PO(OX~qXvh^7OB-qx3
zFy-r<H9D|+55C&#bJOV8jg^xnqEgz2ep^b^%<N)MEdi98!FI;IXJ!bxNu68eKaUk@
zOEOG!dC8Z(d12QQk*+v!vCEbV54X&iJ`69wU}HZMk6Fu3EJu9zUANfLWrQ0QktP%^
z!0zTfMM2XJt>u;wSG?v?D=d(CShR4_fC8aqdbUuSzeqIU(9rQ_uaB?de(DNxnC|!k
z9p|a&dV&{dUyd?`jq+{*cAzlrw7SgX%0zuBJ4bqka8QqsmeP<^dd0<5Xiqu+q}`%V
z7obHWo|S;WLZdWa#{>OtY7|>(-H1SiFp}1Gd>3XY(AP2UWfd%Y<--m8?CW_B%7d@H
zFk#}dY<)fw)xSW_ADA<H35r{N;AnArNFS$vmJP}eU$;w84>x4F%<hAfp2~45&u`i0
zOMdLW0VJ~vvfwgTr*8PuDJ&uH#It|89gWT8BHnIFV6U+i+{L26YI|>m4pOLkJHG@o
zp1TEMN94@kZy)b@iw;t^2heyP56kBqDp`0hN2XyD(h{#x46Wa+)-l4(_x!QC%Le%o
z0mp<da#p<h@w@gEng)7S3v&w){^%K>7HCKt);h@4Vjh6xMnExx^w%F~-%(95>Us8f
zK)@FqX1Y*^!Z`0x=Ym$^FEJa>C0cb4s8*1XC6#aVGY;MSSCt;pNeA@{ADOtDP?Bdf
zFaQWAHDPR%Fl0!K<-$72ARPSplCqajBFh<O)*dX&jk&p(pwQ`h0cwpp0Ed@E#52jc
z8GkCQ9D62+WIWa#@pS#(aTsY!Lg6=#&gL8#dU5Z@1FSH9VQ1o`rZP`zK}5*ibB|ya
z0!xW)EVAM#+LzI1B)1X=h#ikV@Z*R2K2QC&Y3KcbMqkhcc$Y2eJ;f`wa!t?BWS`wB
zz4@<8i3HK1m5rjU8x6ok)Bpn!(rf;^(sf`1WQHBJYXzQ3cp0tC0Z(@}5$>=cS=2<J
z5(Al%Dah{IPf@$<f1%2;iT^~a1YX6TRbh=u?a|$?A$Ib4<w~MnPxW#C4W-9KbDtQc
z>4}M&awIZ;Kg6=rE~|R}=wGW=NOOJ5ZFc-!^K4WrZ0%M$7^UAbD~8ng<`0XY-GQ9t
z2!k&Fy}RYsaHeNQP$<o?ILL7(gC<l4S5}L(7N32@6HRABJu~K}tcc0|RmmIO<E8Km
z8kHVNhDm`1BHg-afq5HMB-oRwf-$MqURN&4+DZ-+tNAnb(9ov8;BYT&v1;WF)QztM
zA76oS3I*w}PO~r(`XxtG{>{TM52h5wW%Dd37{SgVgbb1VYvoE15WYZnTwT9(gY(zU
z6|DRJnw<u>Uj6{l9Rq2QXM{IBh9_i^eqvtYv^N+fR$g_ByJOCdEBP9-Jyi0WN+hQk
zG&&YZckWht1+`1F^xl%`HXNsxIinV(UwMFejpyQpMtL0E^*#zNC2T#W&C<*Lr?+!Z
zUL#pQU*P|DOveg(V7MS`DF)%`3$od!pLVEns07PCOC+(ljxyiCYRw-)PoZ(vb9a!R
z>VtVS;C42w)WlL=E@aH>5JiOMW2Q3`JIKusT~#doPHQFq{;T55wFk_{N0E;FkdB%9
zX6wldY`NxG$tA~;<{VNM+ZvvV1D6hcYID8th)RU)nkv>iey4r5HtaUv19r3T1?^KW
z<_A+=vzLY+uJec|2L)y3{{9x=moHPmZ9ddxB;qL<Dngq=c6xSgl{O+f%~IbVkeQs2
z7Wq5f-wJhfs{nGuPWLVB<B`;S>7}>kN?vGmKI-FJ5lr;Y^Aj1b?=Zx#TQZWa)o-de
z5R2^BN$|N8&_<GyX8uHz&c#HPIi7bR9OL2ohEBH_esriJ{@tHwC#{~y&Yx&!=*?i^
zaS)iju(M_Id<$|^a18zMs$NNpfz7e)^Wr*dyq2%ec?Alo`B!;xm&cW#>Y<FSpP`%y
z8-VfKQMnscX&9vvP{e;s*KVO2Sw6W^RRPEv@}`BjWxu|eG7RrCrJLqx@b_6*>w*-e
zLVCz&b)Q69WPhg*6JASFAxf5yE%Hj%N$$>g(^4SuftET!-Q8!Z_hey+nuFL>QI9KZ
zsr^W|pJ%A5>vu||R$ke3ol~GT6A@#h!iZgP)lAw-(}J^OC2CTN28r5vVuAfKx%Ubw
zjD(%Agb2J#1&!Oh>vOl9FqHo;e)QvZlmQQqY{L{oiE-}a#w)omfDY2mF3!f$wmA3%
zIce8S3w;_A%uL7qp&9K_r+$y;=TY0=xi^6-oM5Y>(7MM$P=}Rgh7?kAGYP&~pb^Y3
zFj$;hkYyxz$oa&})I21BLOD671J`>oy1*+5Nr&;)=UW^!6-k}W+zO%e%3-U+aiEq|
zt{}UP#Pcja=%$8V{iAl!+)CkgE;puLAUuVKb06+$?Tqhq9mk5oQ)yl<D6GEEz>UKB
z0W+CL?0-bc(vG|%I}Eggx<BpDwf6Qewo&pfWw#%~F*SA)1A6+J<K(Q*@cluJ!tWnp
zoq}nUZib)StGS!jnihfJDjitGRpJp?pAqb`YI<>Rz=>QbyVpFoqdI9sKdu`#V*2DH
ztYD?W4vhW%?NIS9kF5|OjZ8x^WO!@{Gj(I$S$LS$uVrwIq~sspEw-C$7jS23>_Rl#
z<#e;ZySR3Wvq7nrZ2xkMPz1Bn%FP%bWH;JQvVwhUw4#^0!bLo53&WoEmMe-vZBV@g
zaNa$zxuYSo&Kq+wld=7q^lYQ_<9#uzl5UN{D}ifpp|C6qTM=DoeBxru9i9p&xsex7
z8#<KNjrF@pvTmY#7+t=Ss#)q!8$D27L+Sb+Z1grhqCTE*8_Dnk^Kzrd##$A!JT*t}
zuo4>0{u-dm*5>uN@!jXMVAh%6kMuVkbMr>^JOM|fz{7|*$NBDz#@rGwPvf+gs2vW*
zwbPClDjgEE;;Y-88?m$R7c-OZCE)dp(Knpq()E5hGlAN#G)`DgU#NJGW^WVm&JR$^
zZ?reDGQBH2?!6O}b&hJ5`%PYd=P<S^YEjW3?O#aQ9}xaR5f>fUCdUw3!X&+}I2A>%
z(RGY*`L(+SLfi?wAxWPE*WaldM%JUYsOGTd0;bMI+NEg@)0`}x1+6HprP6#R<!ud)
zBe%Ynpz+R5;U8_2-qg+h%x*s_R|hNHFsQFIhP$qGq3=+tp2RE|$wl6K@j*tvv5%!3
z<PrbMAO}^njGse|iml21M4O8J-F3MuXhIwW+Hh60;th{seNLPiM~pssN#ux3un?hA
zz5T+K0%k_>;i0mgo*-)H<C2-zTDQ;pN?NO&Y=J2gr4EHu+Pf9qA|e)XcPht7;q*&=
zbOiN3s+<%WAZ}03eKW1?-YXD{oc053b3Y1>!_9>+C@Q3WXXWqa0x~D$d23>H!FqIa
z(PFm}kXH7VmXZ>$#6FTXjm^m5yS%o;bn~VNR@v7^Jm?^W6-yR$ELv(^7Yf|_>U4`X
zBk~9Pblue{cVMaMp08V%LMA}@Ub48}MpPeS)`qvh%Ej~3k!<z~&MS(3njpJP2NkVq
ze<@>?kETQ80cZQ9<qz><@a_n&1-t6Dv#lHv!eyrVg;H}JX1EUB@ddv^k*DO)6~TU-
zqG?Gz;aA@zmzS+s)J%Madjc3v?s-yng(ayBHy`?Cjv6>@MBh@99}j9=oL-^l#IUOW
zZmU&LpdYC9xsQEds5#)DXqy&(GH@s7@|_&^u1SGd8vzr;kplez@w*fTuUQkV)&|wo
zsRD<2*7)a_aF_ILQ^zXadIs=Ke*2KBoYYV^?DW*b2Ai>p^3ihM_jcs|U7k?~Q~>j<
zU;WcED=*C~c4;8HxK2f4g?cEFX@zjj1_zppVKxGf+8u0hmyYU`It-l3vS(4^1H<pg
z4@UK;5F};BexfI89~%{v$vm}8wqbV4G4@#dZ_`-&$awSp%auX<=th6|Nw?n_KXtT)
z^hAPa+M|Iu=N<ArGA->h2YNF`(@spC?e8rO#EUH&h+K|6`b%4AQ<6A29mHj=oh>Y{
zt~BTNVoAysORbz5=T|&=u=sXWQLp>mRF!j-!fet+nVXm!RvMxd8;I4#bO`#mvYm<3
z<5Wum7Bbb*lb)uwa@?`mls>)|m!mE7E%S>1auXBq7?Mn6s_JTYY2^0&rN>EV`gi$<
zKjt5@_eJc}RQ93fCv7Du8(WV%`eQO23rGvxy`A0fMToZ}61*Kvnuua*ONO&zP7Hzn
zB=}REWtUCMG$_Zc>CT0><n@i5&P=HF-p!i=_C~Y08RwzR()$)EP4b_q31!w;{deO7
z{qUWOyP{v6ko0YqSe5SLob;9Q^A=9*#}g(*arXv`3@lLN6(9YREltgJNAVjIe6fdo
zV_LGjv-A=IvUh7PNEI8T98;Hx?p&n$klydw<Tp~;TSIX>Yi|yHUzNRXN^^p$dRQ~(
z2nc3uvMCu*tZCXOZZwh_*Tgj55huuT`BTDCnEo?rkow^^5-5T;)*br`x!u><?}gU1
zW)eOc^~esXLE7TfOiyPE-!-NE^Sx|ktLaa7VRLH$`#D2AoVbbsQ++-B9w1x^A+=0b
zZS1AIZA+Ro^f=6J-iquY<Kepe;Gqy}lLGAFny1fXnrZFvQUpSprXRdgh{7@y%Vj>(
zGxC1@6HPu$oR?U_ujBJp0ao(w1~>584m4x4Xsr!QqLimnR0T@7B!xC5_idRfeq$Ua
zPoI87@_C45(;{j%+4O{|s5o0-ER>To$5-QuK;P{7n1htpU}Axu*=0(+$XY%>D#H9F
z0Q(<YXhBgI2z-Ipglq*S0>04VDvDEyo3czCI69Vev_fXoO=_{<q^Gxkun5Yos!t4b
zS%{U%p@X<7)#IA*r$RslLiniq-vk?DGJW~A@7$wG+u$dIVn9k%pZV_^Q1Cmg@#?$X
zdt30N9ZHk_=;JHdDX>h{XnUjbb|^{A?I*r!0tlx^e3AKf&O_BV2JX!bqjsttaYx$q
z(pHSpGBh$C!uV9?$uSA?9^fK7p=fr2mMV67s5q--(k=!zMt$wzJQDy`R_(~*h&JW}
zE{5my^nAKfOEWsoPvkmcqIa-)?S96|m~6+~(~uT0$p@j-GX7kz_YAHgKO@d^>@%#G
ztTrv+uX_Na;Luy07wk)j!FVG#`+x?UF0;$76DO_rMyN-EvRj;sb@#?iuu<K?)B7%a
zdA^<!!J0KWIwN|p^JLZUM&?hGr|WNY<kW+trXBL=TGfCjv>t3lwDZFN?=NU%=9M6+
zH%1X44oyol<`=BNN-0fu*GkbtMxDG$<l}XwRv}L&IM!zx<x`Jb66*|W%w>7Lk;^Oj
z-Ssw0OU}su!xQ};NHA8SkmL3a@tRI+LRRS>EX@_8b{fHSno?Uq$xg-H9!xR*DHBEC
zPmjz8(qE)&^j16a#T+6u$j2K3)fA5pOUA&%BwWAgx8`&Ml{%RX3?g_l6V}gfH}7HR
zprJ-j7)opTQL}-}iDfbSOP>=pIN~CgSoW3kimLL}7d`vrL>t$)c=@~uU#XRNNg~zo
zzFU37S;nD7A>d+k*(xM25C7OMZUV$ed)w2BJh=Y!Q9Ozala80-&eq94N2RLu8#EU!
zbf|SjzF$mfjvK>oa~<6AnEwxJZyglpw{#1WkOWAOKyVEfNU-1zNeCX?Jqga>?i$=7
z48aC>h6(Nv+}#=69R}CQee%BVy>;_DRp;EV>ic7=s3~e@_Op9;_wHW3mOunz-cpC7
zGe<2_sy}kDq8bHlCo)fZ)#En`xsR1AaNntw)iC3#{aRmc2Bo#8bh$@v#s;H3JAt9n
z#ku(W$CFjm(lo#dW|(fIH}-&Pr|7+!Vmvf5uOjOd$J~CJ&NO`)@xrd_X(n1hi52bp
z$<=ADe(B0ynqY+~n3LqhUC)3+_uCW;#(AT8&+|tFC~l_d4QXuu4BG!lk#|@g?6$x}
zPq8GC62LfH*DE0H`jim(|GFrf1q+_IPSaJK0~l5bF6h;o+ay{{_r3xe_!S)B5a!u8
z%=p(kISWPWZi%6%MCDYYZ2qo*%oT%oo^E&E9?kB2rzOTUD=+wkME_-V5v9a~mz(vy
zHlDJUH{aRKe(HCEY@TU<n$F^BiU9~^lzGybBkUj;w6VP;|M5mXQmKwsT&F!Wtd1b+
zkmJ;A8nNb*rC{w_T_TDDQf#445#5i64;eq$>%_IA78Y6yy|BEAoCmmita4}C&Ds`L
z#0_{hMq@<KsK0*r5G6XrgZ2=BtNura6))YLc=IPW;+k`zIc7~N%!7ekys~?9#ErAt
z^N1IvQa|m^_F0--6QP+~Ql%a<i7Jm$BPjEqL_66z*x0xkLp$lfLxk`0ZkAr+p|1m~
z)N&U8k`+x7PFQjEr@hdL|C1EcX@@bS6``*t4%LQz>V7reVm+Ae*Gr)63BN|N{zfTe
z*R6-`_AO<8zzHToxb6+b>r5S1I%M@489{VB2~E2bs%TXzUoZS3_Zzm5Ba%SS--%$3
zoTpJhS?>5b<eUn)5JDOz#B+R}3F>U8c;rWFaDRU2(SI<rZ2+;J0y?z0YX#~L`qHA!
zoj!PT03f5Re4?dnHC$!nJlhFml4!AHRjoK0N4%nxME4cd@ugA3L^H*R$y5~#4<y1c
z+F41Or86g%zwl$jDTrc#R4$^AxG~}#rd^eSe)RvtZp4l1+-$eJZ}Nc&Cb=M=*OD4<
zEJVfQ$r0Q)g6l1fiFihILp4#;8a6(k7{$gZvafMxn;N^J1$vr$c$w3OPUO_qM~z8H
zxW@1Art`FEFdMS8ih4jC6#n(Ai|X?u9S>wbHI(Vuv~Eu;Hc|&QLL>Vm>^4rPbDt^f
zjo-xxJ0a_Tqx?t?L^kA$ueo`?&Q8<O@Y3d64e2KbQCeF0xWZ@Oquyq$r(!>m3T`L$
z8cYwUk`uUWtxsD&HSuUIQZVUOP3k$tm}M&9BY!fN@mSGyb-(^RG3ZWm75$Lg2a7H-
z(Qf{lH@O_%Pjth@z7mtUw{eIjOsx7Zrv=)Q{)ZqE`__$w66?5eN`!hs=>3-!$C0%F
z1&|<xh<WyDDa8-LUZ$?0A`GcfZ<Cj=g>0EV9JSVXQzuV%@ZLm~WrBwDSt_T%L~nb^
zwFHw;g{&sa;?Rdix8L~uC)=>tU7FUpzr-6|y4gXBE1+JnSc(vB&uN4)r>iwqRAXC}
zMksS}xOse1DqpdSfT_fE;Jq)1Z@-BO<?$=di<?WBFj+Z*vXIgn#Tls?uzAoBL@Ivd
zN3&Verut7Q?4<N5&#k|@v@`t}7a(D@au}SiAE=Y!W|=UG&O~zi(eyKIf$jm7OwZ5y
zCOJwEjpOjEV5t<PiMv+JpM+YE@2=FtOvK+vBAzhtuQeIi5Nd)Pv^B*`TvdDNCol=I
z%#CBKWnfh*pXcT0A3)9x<PgHa!QzK$tTiiQGzN<@ALqt8_BM5;UroscgIMo#ObfUm
z8I`ohjv{o&(cku0;@igz=n^&X(nQ8i*m&gw=PMQSf2ff&3d)lk`ZfeI1ee^&<wm~%
zUEDkpQ=F<|G>(=ABLMD>qK{*OrR$3y5?{WUF-rb_$*j`OTL2=%Cb2)t-2>f-9|+2_
z)fuSu9Yf)wtBQhS?Z?WxN-CQ)dDR}eB&kSjbY0JZ2SPx!?YN<_m{K%=n~ikC`e-5<
zk_^o)%e}8(#tc$!G5LF2r%4z6i?#hT#Tk>8#lD&En7VuI1LA?^Y~P6W8y1QiVpZ+R
z66;VuXkDZT@T^^IP%9sBrv%xoCf@mRr{5AeDcnDK^N(n@N7bpl0Z56r;PrzF%`~vA
zGAy2c9Y3db{EZ^;dj6e~FOQ+fs-Nc3G$0-nxFhCRgzJuTjth|Hh$e_6{U2bZ^4qL1
zMwCCVj8rF}cfcVm?yx9Yb8GO8n_ld+n<_QO=`p&^jvkis)WK%M=#dpvPucB@(T4>N
z2`2K7!nv=-fXtXfLyjDn3~|EcZEpxK=y|ofD4gMP`ZU73YFz7M^_1;9^bVyWoL^rX
zKkaG<CE`<(Ptt(J9-rBB5cZ<K{QxT)^0{|9bZSjpRezI{cV;fmJ-g>1V83M*Bv}CC
zLZE#+m!nm#o4Vt69GjQf*T?fM589QytiLg7Vh!8x{6ZZXraTHwUf|ezEIiB{{mVTs
z(_#*~SV$)@(Wje9_Kt4t@pnYRLDX4K24XSfcy_L4ZdH{z$I5A|%;Zp*X|kYHbU#d~
zBLB7cx%tuFu4I`WMU>!5Q(pGtyi5n^$6gO7kqb9IXB5NO8Em_&X~WoE#;k_pGqtA{
z$u2bxQr!ufz(XUU%nD=r8Z8|EYkY7O9-dT6i|m3Jh)5BHoMJmv!sIhFJghJYf70=c
zcH>LEE%0Te@+~wgwIG(!bYXa0jBH*td`uBQJE8RF!|P=*qm^`BI`#_oD<ehDPFbqX
zl)KREIi&6?^ddD{%Bm+=BAfOxgy`0bBO-35h?A9}GK%39MuQHoVmAd$zhxuB_4jIs
zIOfD%I8$7IVSWgR9B|mhp@O=Q@&@gn9br>YYVbZ6IeJ^u-yrg1M@M}`-0Gp24QV$X
zR#DhnltQL-tVE^kBW^eD;v=u#NXBmc{CEqP+X~rU6RKnl5s!BACfi$z-65Xm#7+lD
zx6<KON@4}fxuLwhgBQ94=GZ(1U9PAIp=mi^DZX_jnIMCw+``!|HEk^k!ei*;N-n_a
zBqR&6!p^X;(Ik(prqb373+X#(<s#Qzvmb4U1)TVeINdWf_nhM^>0Wtq3vub1?=SR5
z;5)ttp3a|l^&UTwEXW3)mN<&KtRPn-sItb-`p1_%bktZtw2xq*9ukRQa+IMN=a$Y^
zr}K>Zum&^P+etpN_=TAKRv#Q>om~~0(-2Ye)AF`&_t(0|8h3kS_MifUl&{%J0G>Z=
zC=ffgm&p)m6Br!m#NSHR7!QmPHZC#V%kh3ZMy8u)?_8W}X*d3)DKm+bK7Gr}<K>`l
z#~a2itSrYSK6OB+6}Yb~|H*^$W6v+R-`-vEEE744h3i~-0XUStXs_5Of1XiVt{O0z
zh-jewwo3}w`G2qGf8N4>u;ugI#`;bW+FG<Dg;`U5V8yDz6!TvFH;PC4SP8Fh2{#U=
z`PBM7_*~5>&WD-E<O>*U1fl>VE<N^j4`Uj3bK;*!Edr4^9xNT14bQ%Un{pOi$&4!=
zS5=3ZI_g;E@!MixJ|Lk*2&v}>JJwdpQ7$QjsnB%b49y$GNw3vtk7d<=3ChK|mFm{f
zSyv8|-v&(FzS>9}!JzmlddVEodo41zTMVwhpYCX204P~+K%Ku)JezlcGC1u4{T0BV
z>?JIpPdlN(wB}D=f4tG`jm*ano@b<+R@1Es74=vXecC?5-I0$(CGI3%TG43;yIqe_
zo!PbjpOaMb6WC`X_b|o`Y{M@77XclE7Gn!d4ew)5O7{aIE|(EgHTzZ>W##@;GmnDs
z(F11G!kCCh@}I^P6CBAp%Y@0V#O^XBTzyv;#Z2k^%uo(t3Q@TI;*0z^t)`@>)9zwJ
zN5oF|v$mZ!!k@82*~wfcc_AaN-t1(h#6pAvA(CndT^Hc4M96IKJ}kzTHaT=(_Tq!7
z_nZ^xxAnmls&zaVY5fV-X)rNwCd0bXg3|Cely%3zFeF+`CK1JA=ASQbpc!8kj;MQJ
zQ(_db+XFwnCfzL#zDo0+lQm0@U?*XysWYJrlv(+n?k!3yAtIB;W`XQiKujM$jq1A(
zBLyZ9*A#GduH4@uW_1PtzvpWH^x@m)G=*0U2LeM&@?}9|qaWTspDRwC7G9>Hw>oPr
z()-Xd=dw{s9~1S?AtrmokX%De$uE~l;N1JQ_p>YlE+j((*-L5MxOXKHZ~Nx`g|XZq
zWd(~@yd9jgX3ik)yo^Vq?LSxO_*E*X-r4D=0T+_BTu@lMz>d8vSQfU)-<@KGLp0_2
ze)ZcJ!#H=b7N>iwx<<5lm$$JlCgoCkE$nNhYSb8hq-Uk7nyRqsgR#7ql-XSBuAj(%
zo_x>cWtwF=gnGBIf52uvm|qs6U8P_Wubkw%-J4k@bSV$%!dM`&M*p>ydRB6EXI%2C
z{HEk*-y#tQKGp^bkEz+0`P9>BsI`G7-ze*mNu6n9L|<nZU3le-odkw+XhSr%`RSFL
zqq?LHw;~b9^H)IX)--oJIS+q#-0mAet-~9Jb(3u6skzPrLB*<xlC}D>Bx6719=51h
zPq7wdR-HnS#m_6FIje^t*`&`Y6!W}SxO#f-wHBpN;tB8pnfSshyG22SQ+F_HNmg}*
zbjNZTv%*Wt0HF2Wp`nzw^u9n-XHkdeOA;!q6vyyL_n=lFG5Q?i0T~xuyyjDcA6+`T
zsIHwB6&4FO7L&&0S@AVe)=5%I%-H*@{Kgq&i}p%>NKqN-9tKZheDw9~eV2toN-rc3
zFr$7h|A$xJd!l>XDN#O)J;;PzBVP<*H13UL^JhQ{7OhX}6uUI4UC4J#ic`W6(cQ~?
zDf2+Z>E2m@j7-)`rL&pE|KKC|fTEJll;j#iw3I1x<Sd*5uYbSZ-7=)i0o?o5BmU}X
z_i^wM_YuC_o@?1}lqII<Jv}*_fP6G6v#A<zv;3z5de9B>3-D`F5Q%}y2qEVz9k3sC
zHiX*cAvOnl>^4(QRy{~5&{e>RV4PJ+S>2RqZGq>?)#Fq6$H<N3F0%y^H>a5#)FU|e
zaO?8$b5J6V9c)+BG|Fjy8&(@|_p)Fu8tR@)(5=IqtDP?duTD0Q!`zUTUPy)bEnCq_
zf#;Udl20f-r@o@{mM&TB0lo-d!<ZC*TN3=;GCV?6Ee7xuf8JEj1>!=fM#m$zD4{pk
z#G)2JW5v6Rsi;(^(}yjzk%b|5AoM!d-q0r~J=Nzd=i|j~3%d}9m}^U?{kj87z0VT+
zv>LEV@UhEqi7P}w=RW<iFKpMW)#oV^0Kbm?5c>>xfWGZVI#=)x@bv@w=ejR%3bAeg
zpH>pQzl4`<*rsQm>$5ET$|r#sN-wXMd!5&!m@Z-B3ev8gM!wXa?`~wN%8y5}o3J5E
zfyaqHJp%llJrx%8ixumZnx>LTOC4CR)z;bOCF2=6B@?Wmf1)WYbz!~~dEfFtrG;fl
z@qfHx>Ds&h?H^J9Cu#8g-%<5X3il@)VMO`A{zc>Uia(2|#wrN!ojO>s@^Z0-{q9$3
zY2&G8{X``IhU2jpx5k?~z?*iXVh&HO5nUulicQtpRj8&3MCU*+^CC76Ox!7fhpXNZ
zDnh#(oqn#)E_q$XJ*mM0u)Zz2u61%a8&pV$9?iajy(rmXJMuXwHw16*zDLUh@}iQT
ze|}EMDH5=*MbV+k{{v9T`_@Ycc^$5R|LYHK<<IN8Bfg@*(>D_0;`nOl|NG6?Q2D$n
z6fw31n_LG<K$$KE{u^bc0jNoAYdDSn7g|Ll_^iRoVso?YYVg9mQ7{MN5hvHDU&5pC
zIw?NBR$w0BwUpVJ1yg6z%5m;dM>y=UI0Ym+cYC?=ZG=u<Rv~R%_~m<y4eM@C)8rPz
zOl?=e4ocKSNj$pxy10Io7(w=?R|^|2q#RE9TzfIy9)#?4(!*A+7MBv|M}$SGT7g26
zXcJ|Xxa;6zQm$D#fe^QO)(&qy^XjIUL&<z1`>w?(?~Q1(R>T+~b?}e(WZ3g(B?liS
z8IGw!g}iU0Lrcz?lAxuNp{`$R>ex%3?T~z=PRv}C-VB7M0~Zxw&{Q@OWCKtJ0q&-g
z?fM}|^n!Ia{RUHQUIPmubU5PV+{L*v2#`Rnm1(40wRB!4<8)9_%$WDPyjY;%Td+_P
zZ{q4VV5W;tJ=U}#rcxJr{b<iRqe^4j3su}r9hNyW@0!?#MD@!JZ-1SyYeDo}k`vXV
zY)xE?oMHeYHm&YDT6bcRd-OnvWX0_42pz-Gc$!;KPB?kd^qFNjpN6YyTv?fJL;-n>
zdzi3516%Xb5AWm_;JzQbbEd%rm<P(0O}mT#<;R~O!AvrV6Z($y7PQ8UYC4;X6ad8a
zE05(kx}83h4o<0Xd!XQPt%GQ}ey}i&v#fB9)dCELDIfz~^g7+Pf-Gq!4omk-wVi@|
zuy&+2F_IZtL5(XDK~#P@zs>}hy1x;6zd$60QMEdcYMaj)1g|F}(d}Q}nl1%1jStL}
zXr5Ci3X4nTZeJh?4T811QjG+_FguFULR<0*gX^giDSef@j{-rD?neQxzf4d~;_95i
zpAF_cy~DFP6$Xc$_`GnnkscM&S)pF3)fauCx9jbADdNz0s?GRnd0;)R*S`qW=*gQW
zOlbNejt5j7NE(D_q$iQ^L4XB_!=lhW!fF`<kM{cgr4?olgo85`_oI`~bmBD<lRj?=
zsGDtEWiJ!}oKpz8DJ2V8?1TcJY#mt+y-Lu9GZTs3(EdfYeASkKL;_B*<5I9bbvdh3
zn)dD@h4MDLNej{Q3jV}fxB+I}ZN}%%N)&ocqGY+(sG|mx_j46<1+a8u$fVGRVLK~F
z?j%ncJb0(3O$G7CSstX#=jU9M`aGOxbnDS3ai_OmK?gKmf|`|qv1`1aL)3ylb<>C}
z%iCi=$OIA4-<zfH;z$F16R7q*Rv%OU83mEts5fhF^f#8cp}r*<=P4TBbe0@bg^DAR
z*2IS@wRfHF5OD{}XCswI7<;7LOX0xNfWSNoWXZLM=afIQ(#J`NJ4s`Ys0N~;rJ{xr
zRs$?9f~aFigAIp;?IQQC^e2UR!={eY&oHwwtq$q@uJ~8hjK7SRk&rubZ~jKXx)ZZn
zf%zsA7J6zcuujm~9bRuG<h+S36zv#zw>A9=AZY@5^8#Jlsxx8bFvL<&y-WJ)FuCSl
za+raE1z0_9@dqpR$QW~L91Zq|tb=!we2VVL<ITs1DTS^_(#HvRR2IjF@tOBoOiZDq
z;&EaxL$z8(`PEb+wjNhZ<7+J?-ptlqn=kbU@WRilT15ZYyKirip02q7TA+0npbtlN
zFeuTc37x;5j?qp$Sur(Hs`-wo<x7pu5U)2J=;-ro&)w-T);w!*J6LvNwKn||=Z}aN
zMa9{SVG?o?Jk|II40I8jfu&8Na-sv2$?o^NfNrQe3&Bb=@9{z^B`ZKA>8ZDzbe=}?
ziGzM!<8?im>$2j0nVVk}nH_C_Ul&NM8%d_;)5Q)<?&HRH+&neMWob!pA=fmdZ6Hv0
zVun98%;4XXxna0x0q`OyRz3#YNYgS6oHc{1`*dV8m*_p;)TKYnu}Q2=KzurQq&ue<
zL^W&p(m&SEH-~&V;`8a;PfuV_jj95WBIpYKjgn7V$RvoDHaWB!hA^PG6F5$7!E1a;
zCGH!kzI%Qoae06JoYUXi=E$K_Y^{m2&0VsC4M!8?{xOk~s$#@C!ufc1(3u*}Wx%hB
z*@v=lO8Lb7RK+VES!r|j8hUUKGMr~(`oHLmK=D^^<I|og)rIIwX6P*@ooSYCnA6FA
z2n{&JYn4SaRt7W+u@k0TE0E%PrpU%T033s*qE0XP-IE2-d|M(0f{424J#|%SRO6B=
zg5>zDnS~G{yL&k|;9QL>16Ruhkr^aK8!0|3J5!kt3tx6>)b^?g+b2>I`1W&8nS_<{
z-7pjJ7Z&QR$N|k8=Ughcs#%}J>&Wf+BOo!mi<Zl3^jVb*ln2_CP(zJl%SGC;&tofL
zY^=L{eH^_^(pAs=2ZKIgKRD05N=}x59oxuGo~hSIb-nm{@tUHej4?7l@SSVBl|4}e
zpC$QPGA*>p>ayWcr8BZx5;m$S^5%Fmw6q()na+>3<bYtl-H!TJR9<gfP}3Lt8EQnT
zM*McMNYaYvQ`cO|W%Fv%`Cf}xCd~D619^<64QUx%@|>fpfS+iA>b1b=ZUIkm10Wlw
zQzRQSaB_Tlc7WhI-3$QVbEnQAWLU*_@(7+1d#lQxtWoH&)zxXfXi7)RF{+}NSt63Y
ztTJIUihuvSXErk-+ZOAfwy!)!^)?_`fZ^WFn>1L*N8cwZI73O_AY;4UIvnA|>`842
zc2>VpsV>8RbZtc|;Faz=gjtK1*1gFzal-WDSU)h|RY7yK^iF5FZvWh4;e+Ptl=oQt
z13Tt84yGb0Xa5{VKA~lD#j2Y0>lw;KfMbaXas;R`i2$2;5ldWoVxZ9+qdg<eWTl=E
zyl6O!|8U<6|B|M$rd|CNycNPcPSaRBxfa|J%aeg9i_`gmGdtK$pc_{r)TZi0=6eQ|
zkB~L8$4xVfp`v@HNOj4EDUJUd#FF4+rZWrha>Nqkc6d{yD4%9kMo}@RaBfKal!){#
z<{mm%bS_kQd;AvETsyTk)kv`_q^&!%pw%v1)d?LMM2IHTK2%DQdeisI-&Ldzf2wHj
z27c1i^zm%`23ZgO7vroGrtD*p004p)iC6;dtofv6{w{%t3o`krZyfjU3EEr@KQ&K^
zn(Pg-Nd?KKz(ZhGD-nIDJl1pu&Fc<P>k~CbT?zXh!UUUCSj=ZwsGYpY!mw|-$BR`g
z8MS12T5-Gce9CH*A$?^e$`42=B)N+bL>jl^gRpP=Hp*j1N@DaI!#|$S%?1R2c4%*z
zH?SYP<C31$1GJWuSX=~)nA#dy2m+UUMJUp&C#$Hi+w<jXo|mxLhdWdWWo>7MQh&^p
z-tM&PB`C}Qxnz2>Sruto2;?57Skmf9^|_5LqWi@z<Tx2DNVH0`^!G`s6<G|H0-E)^
z0hv1xdLY$v6g|H+2ka1ck_rVt&_CTnw$&#h6BT5g3gLVDMB`OVG@Em~t9`1A4VtKS
zRF9l#GbyXu6pHV&Wr4wU`L1&oRseOZ5_hsSfNo{kdABk{etdLEG+*I^^(mc^#YxyX
z3}{)-&H=8qVll~vdHlz?>^fXe`q>jTx`(4bZ9e(idQ7Vwe+OUbtl)LTIi@H}|3)d5
zRh>*t{O{PZ-FS4Rb2n5PcIp!feh!NidQeb2A09OIxXz%mcf<1JmCd<MwdqSwxQp`;
z6Xz;R{NO5u@kV)lx;hUyyZsUawbtM2s4?3wq{k|ENJ52VSy{XI8h)&Bj+R}M@Ee7&
zMQmy>_$n8OVsfU)&IJ_!92-`4&}a-IY$@1t;UT(=VW}s8EGTvxe%A9JfTyybl29td
zu+M}@Et?vyMhj4uMc@2)0a-v-VCIk!_V%iKW#I`MHb{G6u(ABg-)xG4!-s!hRPQ<A
z<C?8Yqh<_@h!c4UkZ3pLMbnh0boRoYK7q{(ZEf=>uL)S!zIo-;gI{tMGCZ||L$cz0
zrh8lVCb3|9n~8f@oYUK-J}dW!@dd8DGPTG1I99pD&aIEa)H0vSeE$;fpYz;JD5`2p
zgn8^NjcgSy*l?^eWr0mGQ6<X!PMqHXe|vVpa-7h_*&A2sIJ>L|WwL35O7Mk`Q^jln
zjG#KnQP^ThHLeZe)WePS{@na77|X%>lmDXVTVHZc?w^tNc5q^gT_LPh^v|`jObtxK
zRTjMQIrVwZ;q&?#ucYF!TF_~Yl=~jw+PWJ9THAX!=VZW%Ygwscu@F7sHBY}_rvkLX
z^g3;CqVFQ-Oz$Hkf1}88Xo#)?n&tuw;huCtywAE<K}`xnkgXvX2uS?VJV|Pt)?2lA
zmcE_uI-fZ<1k5&fmni9TBhqEZDo-!^y=ZQPtq)yu6!7p42or-*9r|l4rJi`d;~_td
zh}X|uWwGvWpThzOuw=slF^n>$xUCE|irG*U?Da5>OSc~f(Aa!&SC=4(A|y9L^~mSN
zRlM5qu5J#yJPAu4hdgZ{e|Jyj1KPrVm%_@F9!H*3*RNAvtj`8H78fD_Oeu8hh*awb
z9~p!%fGaYh>?y_&<BrR{4N~Vi)2aLqnoYD7GOa5T`x}KeFCJ)B-Yg*#btcnM_Q1S6
z)i-jG#DbkrtW+1mV)qxkga^N3@SV44H?e~HF{3~<dg{Ys)4=JG|ALhU1=lf`dOYy5
z8F69Apcv%$X!z!J5G|3_$oX!f^q|qF=qgybKD0`930uy!+S}H+O7%N&1`4_LQ;wP4
zfrT=4$H+HS*gGxQjbcW+djeIHjRLtNUkANesZAW%E~}eK94_De`jt=M;n{pKX8>*~
zNC8G^pm=gfckkdTCDrpt5iAus$k0wHA&CSrFe-t1?9krT*Pj2CgKrzubH{|A_$NOJ
zBv^%P_7BwXA|yy9;^4#g%P)<}*N(9FYLyK(fGIAZ%f1X5)zSxMEMhePS}NG<mNQg+
z_2dY`WT(X#aH4F6Nd8u*F}WZKlw^$0YLvJ@EqTpV(HRDYjoRs*57kiC0HuxEsybjQ
zGiY^gb!y8d3DaL_`MZho)AFA$V}tNn)TYmCHatYHKD!G7-cz|duw`9vjq3Jk_ivOO
zo~qGl0#KIbmH%ZIp>~!uOXd`fOQ^At7P}$nq<M^&tq6i+r|-j(db|x04sIRQV+b;w
zuzDG_q_7ZE)O)dFNfh%|s?7(lnm-r7tY}|b2vY8eyRrEmIqE2c`piPGY9R3UO=J3-
zQr^RKgsZN(;!Ak7<O%VZs-F`mr1)wOhHa-;!5z(1$u^iZA&$j@AQ;C3$Cw99KdOx?
z9=dAmES0`)j&1@#Gr*$)A2<U_nn=_9QGIUQ<HhWpE8V<Mdk9W7(TGBxwB@N+GD7pQ
z7Omd(%g|p!kps2-Ov+}Y3)=?I;1*!gs6vlCIQrBW2gI?)|D}<OIfcfh(obbs`;*v7
zvp?stIAh!0G}LFE0_Wa)&S&SNljJYalZU{4@@FaF1#`#87A%}^rUTCoWP0kV>ubvs
zcuS{H<|SJxLbfHLcGKGOkxnbmBE@u$&o4tdOACvboeBF)hW2)lUobvLw3D-w1zRXz
zx{yws3ox~<jKCVDkE2^JLQNK_Yr<7H_2#@_hT;#Cs(&55Rv$3xCVR;1nIFZ}aHZ%d
z3&PTn9d+b)e3nAiR5RxpMV?a<CKiO*nviIXE?ob#*kan|ifU_9*272dH%focp&5+%
zs&{1&j|#_PuD1rP@M8XZuuSb~>M+G<TN`*ww1KRS+7@R(Ucw?ctYnMyFq7pT+R;p-
zF+LRU9wW%C<lk(kg#sr%#7lZ2p&GIN{58Y8ja>BCQmVh&g1uvnU#uu=3P42K-kG-X
zA^7thg&Q;4g1AqP2gq2Z6RL}!Q@D7IYA^l8ZLLTlpXRQ(!1zZ^Dw8M!fHhLxW?!r9
z#P}3M-;drEp40xHp&-UA-#>p-d&rvB=>*pV<}3M8zthBlX(xxhrUU;{DW7C!%ZHFL
z^}B8QuBt}8>%^%guy1xL2ZZEEjcXzt)f4V+d$Uw+KY72Sf9Gj$F9|!onQnCTP_)tz
z``O~!Vde0&Pm$bLYS4bAOa#6VSFyD2?iQr~vpS7mpSLC%<Y)#oNv7NYs@6DLG-Xi2
zWb;c`n@{W*PK^1cUu$b<KGg2Y3*c<c6?@7c)F9zG^X4m!gUTl_$e-g}AoV)VP+`*q
z2|yX*TRjUjXwcB<eEh(~w(}vm{S%x|5M)5Ey;`wSe_Ui~O^et>`<I``xd&yDITx}n
z3wxuKk@(@v=5&@M<WH0Z1LR@Ywa3AcLewA!k>CQ76_a*JYZso@p0C8-f5x@7j)U@?
zqA|^Dj^4;JkGzhJ`E1igY`B+P#22ir8y_Cd*|}`^;VJY@n4R^Ub(2z=CWI5X^{-GJ
zA57i^x=lRt=jlDAGYmw*RwxxNwr<SYlWIWlcJ`J+4_ijKv_6|I#i9CQe54QvNdMrS
zpcxkTP1%2P2e@gh%Rl_~X0Wfg@@whcxwhwp09%mA>jnfx<hpyMU3<Zt6l#WYz9FW+
zDw2C{I?eUyS3RU|HAPNGYQnJ0DALg7I-nFoFi7D1oPz0x0jB5s<32if@ss(Slfy61
zte>`LS}oh!JHVqnGz6gPVH>IB(CL<*127I&xc69sW@}6NQNEXgGD0%+Y#0;X&Qr|v
zGO4<&pds9_@CKVneQ1-cU&`7lRr*m6og`I9juGj}61FFkb5ngS!mGnQ2yt6R4omCs
z*MtbOFG1OS<!dsoRt>Os@haW5qO@3OVrw4y)t(IN2j}NmWQP>xH04-A!t2jz^3X7M
zdKC)?`IwqRVXXB|!rEa>y^Y4JKDav~LbW_{TV@xy;=&zF5$GuoYF^xZ+@cD!(Js#>
zculS;M2B#&4Uo?D@}ZqFD;dTC)%%11P4jAVmFu5}bF<31IwJw+P!bHy8UGAld7X@#
zsj|4Z`kAd%dJH}}t!%PRO2%;^PE0(D@^ZI*b#C$b!KnOg4pD)r%G$8QDY6t(y!RX!
zxZM)U99XVLerHTDO5FvE=C@I@4S2aMbR767!TdA$QGB$y=69S3p3EoBNW6(PC4wvg
z9ib#G=gbualWQ-u_dB|(2y10|nNjcp(z^-A02llLe}mM%Nyfdus<BA`QYcQ)3FNG}
zTu`RY;><<55c^{K{^z(PzO*9q5s=Ag<(${WgEJ@FUv^i?A{iHQePZX7l(gqtU7ikt
zxK!E}D0wmS5d?i#Tiwpycy*Qjt5Y6H49Zs#et|=R=Unn7ue%`%@3Mo7_4CW~$@<Ht
zNA($hqYyMoRiDZ@GOFQy&ifGkjr=Y+y{TJYBw@Fibh@PKo?~%$%vE19R9{M|o$F)N
zdkP6`aYIQ0`HD*Ye0e73jxRL%O6Kc_AmBWY*<zYyn-k39*WXXk#-4HAFlPP2SL}Eb
z*MY)McLAfQy6WW6)0cM3bxXGWT7C57{g5kWcR&orGIlzcpbUQ-o;J5-LiE6ZFlW0M
zel8pqcFKm~DcLaHXiS-WV-KI1&*s8h4t<ONlOdIS?I%ov7u>e5of0BGO7=~#>qOZ3
zyi@JXaZz2y*-WZDb~T{|fqHd|7shtUf`jh(nXI(w1Z!qUj@8SETI^+KMFoZ`du^&t
z8yt(LkLTkwhm2<M#F^3e;l979v>EhM>HA;PwSk}EYGdc}@gy3#oGFQ0*as4XuHig~
zUm1#fN$fHth<#I)$1psCXTms;3y8~*!`z8GVe5+<-Ljv4#F;3V0li3OU;=Bm)MDnx
zm}j-sg`_tTYhg%0p%d|?b>DroSt)H7X>MN9ngQ0J9pk(3w}}x4lElhh<v1I<j#S50
zm|$N#5s6kiO2PZP%d_E{Cbeqt%|+j)0ReTq#%O6qoYV%fbG2d5ODEkJ2ROr2EqiU9
zd}0G(viWZ1X#NcjNkU&F$sedEcrfSiQn;@Uw6x?YHLikm)s$r$cX(Wy#jAy@N6hiI
zhc=U-e-?SWDv`}#P_ct(Kb!9?t|5TY9MNBaZYYgzDC7t>k^G3%%NINW%TwSrom2FL
zETxdi_wx^g6~;$yHALp}JD{WrHB0dOqB&wzA*0tH*dx*!4<D_sL4;o`kf8VV@+7L3
zMt=pXsORA4GIln_JKI!4yl~928WZKNIx%fOByT1PX*`y8{`N)TQpVq5c&c#zs-Y9Y
z)*NK;1U_tTijDUHPVDv#B2AmeelzBJBj-`y+;0z-4wJk6m`yO*gkzG`c(fv44AWcO
zOZEvhVRJGWy^DK{o$DuD+l5lPr!v99)$p429AnLY@vW?2wV)$q{#^ZQbv5eY@>4!L
zVy%&q?WLrh>YDocGK;WdBO3y94BjX!11IQuNk52Z>lG18Wi2rZChJ>|sL4Gf=9EDP
zC2`rrX6V;Ar>{NvzG4JxCnW`66EylJA-_>rw<I`O!K6>K;=bFMT1OZ06l67St>Q#h
zSrK)BlX-%T9}k?iQEfd=VFqZDgdB&tp@1k8r8)VGF3Ts?`!wOpX|aY0ZYB!BzFV((
z!bOmk0?)gK=xU3OGD(hu1cGV)cFZt@ht0#Ql+GBv`KzJ}509QFaPD|>WjBVGjwJBm
zX{Za3eQO!7QqZ8|wps9uzL^&re&pHUxBdQ}Q**3?zaMN@?qL9PfDt5iC5Tw4Y}s8w
z%bS6Mk#?GsxRV1`Zet>mayKS!L}T1rHKjv2S$(xND>tCu^ypYT17z$GSwkex+4gWo
zjdHCJ3Yt>Q_J-N;I4mE-UI<zd6niDAyL+WgHXW4fY7LSf^Y!(TJyE#|OKz0eYK;eo
zz-|b$t$b+B?e#h_OE^emo#q9s_-JA77jwx3#>%^P72<2QmD~1x5!cx)Y0wiOSE<K-
z4m6xl2e`c~w@H^m9rs>2xOk3AThQvpGWimF$-gJCd5^$aOv>E7(5G&C4kGLud|vxm
z(?3a<YISQ*&k;#6cF0|Du4SbLi+?1dp!ADxCswPO`q&s;2i4i-<><+KTZHgMx5btm
zYn1-NuDZS@x1?e0#SC}9E=E4VexaR}*#3+{d9m$cPva5yez*V;zjM!e`gp*R`Z?_d
zRfvGv@W+<wxY1~<J{K4uq6z+7q!se?iL~%zH=8IS=_hr@Si?cqV29k{txvl-9M0+_
z<fRU&9_lk8l4yZS@`pU$)<Z|fEj`mSgUa?{R+7%{`Z-ATG$)2j8s|GdSW2Z1S%DLl
zpeD0-hfQbw7XN%E*~$9a{oExLK8W2M@)*3O2H}EuC@>R{;BZQ~5+9@@2|7T8Q&XZ(
zxZvNu(B>36k+HeB@KgDI1#lYd(bWlS7hjiFqs7p7+c?+5y+`?=0xg`?$2ddvcK|_z
zdTMmWFM^5b<h!>B?`ZB+XFT1IbEf`K<LBj&l6kC|F3@PHY1rJN)*-nhri|V~{TshH
z(8#Y|0o)2?4Zm?v@%sX`@K14Jy~jr(j>EX`ndjt&A+bEu*D?vhwKP@5r5wr{;q~}C
zeW|G?CDXQ9VXtEdur>yGoa1%pYopK=d-gpTNnYi_c&^e{b9Hi$bIUn&Ehu$WbYm03
zc=`A!hD6hhwTp7m816aqF@nHvit?$_<8}uR1Xpo_j!JUt<YX8>8U>K=;|@J>eRQhJ
za@6T%pd5jNZ5D-T|7F4N2Z5-g?GudFyISZikVWcKr5(r>>uTp1?4ej~DxC}CTz9%u
z1DdPpWb}bKggx`Im|q^;tk$`)t8sn*?j-=+C%11ctAktQv8~R);M<zI^%qx{-7;*_
zBOlP`A9@dM^={=ids*Ch^Hu?~(<>?FwBRLm|8wyH77|5h-%paueb9u}(E+RVEC0D&
z3{&4#&9xX#2`^%7$u)grghJb~COY@RL$q*h@b!~*>ylZ16hzuDZ<Dgl5vWW`qVQB=
z3-s)j+Rq<V`=)X#HYSin<oOK+kzW-Vdm-oo=7iFesG1gsx8}k4tB1mas;@!d*y>rU
zKxuZCu4~-Xg%bkPp@B};uWm9(-pl)vvTDTDbd}&D+QBBvwQp|42BIi3vLP{HX~isf
z3h`oWUG+-i>nbYu5J`@||DG>@rBzr}zvm5g(KjubPQO!X)_Zd#-7Il`6}9;?yAX%+
z!3}EI{<!*h>PHpD$}dd#5ux9YzD!`diA-YGWbDk%wQ(~6(jxZ3cFLR+cJQ#BuCWAn
zR{Z46v87i@>uUL|I@$xK-=N~@L5{UVR4nx`qLn#(ltJ1lq|8bsb_J@61n;&{4m6dn
z+TVNWugM|D0$HJ_n;6)g#Jjwdd^b~wjcoMR21l-32?zakof<>$x_hzC8<F%?VlJH&
z|C(_tl*fIAHuV?>$tNvTo(2;vRgtn%$Lr4H#NCPbqXD!=pDP|><B%M5y2W1wYwGMh
zyO)(0wW&?BHf%|8HFu6dArW+r%&%D+t8}#Eetj#$KI$?qUYd3X>23(<C2!gntC|W0
z(twt8hker3JCC(n1q{8pxvH{;+8;KKT0Gb0sYb`{r+x<-C7x>eApPe}la`12TtTyo
zUg4*|S}}ykjiMH!m^Ra~t`^rm5jnJH>Ffr%y%_T7`IKpw`dIkK`su+^Wmgm}fpMU=
zXjN|F9Y0tPT-aw{+Kk2T+~DoS(voyu6*-|%t*EDyHZn}w6Fd_UmfY-kyqH^fr65PT
z6@0|ZEi7>GLAci0!CD^u^tmC(w*B-1W>5)WDTR1JMHWOCBV1*Lu1c5nbyO~9TV)5D
z?YJf@TK2uxNl|QX3Z)B`E>{;4YFbR9%EO9tcM0qB(y<P{W$Bm)t=pmx^Bo;xX_tN*
z*N{wPtgRs|83AZLJMaNuAHkN-i$=NZkI?KvuKwbW>aLW0C)6?ab;9K$O`uVx-aGMZ
zb0pnWLdk67)Uknhepif*C1FzCLQU}(TfS{UJ6+f9A;&ZUi-VmjiXQ^_#r#EZ#+uVn
zrfUm#v_S3|q4znGP7gYKA1AR#!u(>-&bU*Smli>k4C%m~tp7JkvntM>E--zdRy%ek
z=RM`A;A3ikn;BjA%=f|N8*#lWxq|)zojnfO=LQ^z(r2&_!;?OkI74-es}$0TY9b6S
zmrUep)cczm3wKl99spdW^uKVn|Gz*WY_+|D@(Xj%A;CqZu|B*(XWwPVZMJ>{-Il~O
zB&M382{~;x%z6V7VL{_tuGW?k3Fffj0t)Q*0|o`2uk4g2Cly;i1uHi17umy<HPj8|
zhc*)f8;N{!w>iy7OEYuz&6MHN*2g;LV>*2s$lJz9p_FjrP&%Xd)SK?iD_WJBma)94
zyLa{9w7DC>H#P|-)UnS>hk4Xl+oT_QW&|qr(veR9Be*TwBx^XgdqA;#b^F#DC>*^T
zCiYp<2IdEdr1xL|cQNHhtK|a^mBukZ97o!!!2CvUOka|sIqkx&l>XB`N6U}?R(@(+
zdoMJC$6M|Fh3n1Zt5b2J&kU9#CAJiJQu5|?r4TvrUz!VDQj7}B4@g#*;7&(3Ph8uP
zH)B3m^&)VX&j@E1)#VgW+Uy)js{%&&;{I!n(ozIqp2q=7eE-8d50zzmDuxZn)ZEso
z?=I;{(Z)@#{t}PkBzd%ch>4TY-Q-YT)h3${GB}Q(y^13yl4xSNh&Pgb|Lydnw=7jU
znO#Fz)5U@Z(hu?$u$#(sBx_J923%D&d}U#wG(IagI)pA<V`TB;IBXF<&{>@71u<f|
zot(orA`pEO8!&Z09dJ(JB0f>ls8@PlcBsu;!$X)g$qeDFqYGy~Xt8|+{>q1nV#<DB
zqYuzDm_~>mK>@^Nc=kd4<vps<m)|H}=Aw6cIEph(S!T#LLC8fpmrlaz>KIzKc=Nnx
z4z?Yixk`ra1y&wn-r8vhp{*QUi3`!@nfX}U8q8#!0O%67{-s`iczjfIUYYk_4{h}C
zRiyz%(Y*;~7lJKPf~x!Z#Hkzc8}sRtE0Bz)^&*bY2U)#4I0q^&oPp$gM+5oSCruKw
z;;~4;ZyyeK#LLfdhsN*c^*j#Xbfdo8q!RI*KUm9^)lesOc44_<XibI%pG}QbVd=<D
zaMghoDvQkH#O)ktqm!lSLBaFg45Dm5e?3eB>NyV$W){t4i}nf&%-vCZ_GcdFC$h>A
zkLJa@;o*N!{i4F(yP5Y7%ai=eM2h!(_HOh9pU&yrAk+0Xgwa~PUyt3r_bMJ-jeK=;
zcq4wAn=T$dp!t3ky{E42<rc9@Z|}TCcZd)LZ13VyK)!I*jQ;pw0G=0O-fF$b0&h&`
zlX_ue8FFbDv6USE_x@1*bs~10Pq3kBIV0WN4Xrd!LMO6cZ>vV&>QV+Qlfj>*J;jpL
zl|6Xz&e@A+Lfg$gpejyOKyF>6<LeUwhgRV?-G43OA9h~pf(>SrK0Z~72bve(?5g%0
zRtzdbkwcaWa~E#SHVIqTDRvE!i~9R^si%6IP^^uvBq!_?XRr&5MAMp*itA&CEu4eb
zaGa)&t$J_i3=<K2e-8A55sqGen_sRKGljL}vJDytN#X}JL13r3*l<d-OpNZ>P%Lx|
zh)z{P1^s8cRcQfU*Di8TYCu#YD8^G^mB~s>VeF9bkkRVwsG?V>H=QNVhusgJx<c@P
zZ<{awAK&s1BUb|kH!>W{CiZN1H3+dNBi%s8&YE9!Qq*fdxsah|4ma;^G!iUJj0w@A
z1>MPtB&=d_Ofc3+a}B20YHqamzBC+u^tij}@2&W!bCPZOfjurlX6A0)P`XRV19p}!
zoRc&wG_<HbvP7}nk7IjTy)uGRFL2=mNGP&q)Q#FSau?r6E00@Yr*H1!a<9(+a!!@v
z%_hVwY7KB2encAm?+jrZ*&=%S<=)$1J&2+G)O_Wha!GEIlm#SPA9o`xVJ6hdJeJ7m
z78|6SeI0ocM0{=QT390Vtci`4yGea>O|_{dSg{t;QI+-L`7?5v%pW1Y^xuD#rrXLR
z`TOWb|Gk$^f979eZ0>#ZIuX2qo|2{S3(aj-Lkvfp9`-Yv%0JoV(+Lix$A12h1C`72
z7iG?=x|1GSN0?DSJA}4s{A|mQT8h<isgk>T68<C2NPdRT_U_hB?cX|&gvy^s(4qLY
zISN=%qhS8_ocAfn_-R`tbw7`2NV>AU!c<)gDWIXZ{~P5Tk@*{Cr|a+E46tF;O8%Tk
z*Q`L$=rh+__pI~iJMhl6*lp|^Qr#>z^sE*(G?Xh>2P;9ZJZ@Dw7AYo?lN&xp(t_9e
z`bWG2A>9${R$UGwn{jLH{x;-ut|9Xg@AKt8TSd4nY)X?IE<oVy5iWb0OMjiye=!ay
z(0PJh<MiJwZnpS0@^~_Rams)1YC7&cb~5{J^nfR}Y&gDw!9Iv3>d6DtRFl%buqO_G
zhsE8}LboCcj(rOOn~2A;fp;f5GONP*E(@M#!}4B?4=>U)cLX-eR(sB&tnErsELtRl
zhYPRJ<swU^FtOh>ryL(ryih>Uc@sBOkFr&PU?NQY!XhuH3co#knIB}3&?IvG3oV(x
z4#I|e<>x5NhBvSTiaxM0nR>`3xIeOHliK<lW%62Ujbu>zZ(9k>t_ONB4;=JIJyl$|
z=gcV?t1Bz&BdBH5-pbL}!TrBF#i9%wq!~QAvC|TvyYh1LSZ)$+OU5n(<!xV-y(hU9
z576z~WYAEbr+>$xXu84QyQALxS2XxXT#0Nc{Uy1^hVB~PNh*@|#cowtgfZLx5`p!4
zfOm#p)tKl(0-Dpji_2QrRPFKk1#AUNMGQfIpD@}Ox~yecl05tMLoKmH?8*Breu~;P
z?v%fm^S2o}>PR$13Ub|&i99|&bv11NxpTT$o#|{8=aJGC-Or2HvoYJ}Z`Zp6@zvm=
zZmdOMr3zThX)QKEYJbiPiI{~(9yF7gNbI{CskQudq@2V{aakQD%PJ7GyMu(;AuBxk
z7O***)4Rca+TSQz8*5*LOhP^2VIqf}FjQATgW~}#5O0X%UV~e*v~^yztn1<7t1rl^
zT=RLtA%RR{6qF}#*H*Axlqa|XfReTjAls5?TVp3?lkWwQ-u!fJ#d#fpJ->xsfYJTF
zQ}Ew8n4KjZph|-#OB!>fym&I@>ZxhvDTOs(L%50TdqvpOy%8yael1B>pB&sOf-x>c
z>jYKEgKK?sBCD`{+*H)QAzAe<oVLh6=Yqtr8%p)pn*SLRaw;d?0Y`=dG{0cG8w-+c
zEMED$en-{2E{U;=^h*h`xPg-yaw&D<GaMYegbuCN)bZl!GRHMxhir#g4HHhpn{~Bd
z;!o`B?`YN3m^)Aknl#tf5vk~ZN4QBn<x^Dw<CzJ^CE{na&#u?26FNNPkLs^?AgMQs
zmGB$*U5vH4d6~rv{i{(fj|PzJc(HgnD8)hG!3EQ&4b)5_)2rY$RZoWHC0tjJwm7qq
ztE_29dlD;a>al8klY|^Qn#xiNY0J-+FMSBz@?{-_^l1?fx54`KNzKz#bBlu|kMvz;
zGrN}ffpTr}NktduKSMo=Y~GcEn!v(g9ds{d9>k$p6_^87*Z-&<TQ;wywD@5_^EG`6
z6(ezR;qu_Ci?&`*CBwYEn;gQuN6CQ)-{k0WTw2l0=;HnMv|9eHGm<VY_R;eh3<kzo
z&CFe?+U#5fTb=7E!BcH!G;gfcXC&woiBCx$te*|@^X;jb90ztntHXd=8bNh#Ua0D@
zleMXAv|y6fs2=vFEfsZrw3r(5-yPEwmr4JT5z>$DI00u(tR$pr)wLC3v?!R77a{%Z
zsD5$M-A%?<rfqXiYI5i2L8O!kKDOM#(vND?WBXRT7er8)F}fL|-PIc=C_&<rK);1R
z(#$%ee`wAIOg5;O(pbY533sS8Dc-4ZF=NyCFn*^&AJWozy<)}tCH?@<t--S!r)FR&
zvYoFJ0DV0BFciBCO2@eqsyZGHIy&2Xt<Fg?IG=2d5K%4W1()ZMBTfme({4q@jv+0%
zS2X?YJF6jC;0~Qm8xQk*^cgY25v9p>+fM%&O+%8Me>lK@c#NZBuY)VJ#Pb4xjX$qx
z6$>QOST<d`N9M(`W5be}DC-6vz%8dZWO%26E&niTep<X_r$!*pcg`^}96vrw(t%4U
zVKIsF^ZSO^buK9O&RasOb;JMR909_^RI3V)1`FqxSknu{jPotj?KBN^xM4p&N$F53
zVP|4!k+@+BklPLT;G^h0(?s<Z5-jus2CzD1|8{-_yVDq~X#mfLg6XQ%XFbxhnmM^x
zmM1R;aj%)ZJ*~P98EZAmO0NVv1cD<~^aDEF&B7*mX0-Hn*aWok-i|%2!KfRiwIfIM
zi*m>>G}mX1O*k8Vv2)A?-Xrf9iQmkULgQ$ARHPy7To+?2d@B2I9g&Xg<MTQPvEzt2
ztn^?@$4HA!3eit^_j!b&<VzL)E`qoT)V(%|(*!AAe?~-}nH#R+ylC~vf-iJC_9UAH
z?XLCPZpX>c&HA?5t8+6@RH*!?T(Q=%Y|NrwdZLPj!+ev<s600RR%GcsZVkO-D{CW)
z{jwUubL#hHxj)>>WJ=nJFL!hwcF4`7V^D$nX7Fu1b?%}VBd5$ebR4GP{sDu3e-h1b
z^h9BM>ZAZ}s2;!#$^AyjOL_wdSZ=}J@qXDnxrva7_j2)~xgHzN>fL01iFjnByYk#2
z;`RFaAs4*(+eyhfc(@}SP6ekEf6k-tlYYUlezzz;%;4g=wFvviIy21<an!y*=#LXa
z&f$6r(&?RVvCtGvv<$7d$O=|$n($=kFd~eeu!B*~8ItEHNwomsok?rjiAs`{AV$ZO
zV$DTHOt*d`e;v`+TX~|)|FHIdd|7r6WzLOc``|N4L?wiJoa=yNB!#Xj>X`@e+DWP)
zIOgqPYa2v>O=Yag##59syGVb*0x#(+cwnaexn8r3i02r#o5{7?{&SBhs(*898MD|O
zzG=DR8?UHG0vQ&j-f?~qn`6US<K#J?6UM=Qyh61Z^b^@vl{f=dcv^^VY^7%-Ht5YW
zGCA2!Qm4FZ(Bp-i>ba3Pk~KWq=o&ag_1LYL>aQK!4cDd7-HtXiU6q_nW|72gvuvC+
zs1yfoLo<@divF%P*FhDR`R~xOOsnJR_G$>5p7pTI7&Kdlu!3+zQ<9P-<<+}(VnO>R
zPJg!pHAgCx#TnggMGJvd1G8k*ik<4L@&4}=C9&6IHq;li&)*h9Fm}}cj$8jodg8``
zfsVcWF91J7;`#h!v<%{LbD{?(B~1`$r*zTGn$7Z2I3}}e@K*s-vt@S6TQ!@YW|E0U
z>XjZY9e{CFxw`5-MTNN0)L}MV+I2!ZrR2NXZuk7ZPyau*mPNGm*Ey@fmH6S=9^&FS
z89I38vg7=<FS}!RBvWoatLRN^ttqoBi&AqqPwWa6e!qtk#Z+biedoeJ*@v%ki&ElG
zbAR~a;@fw`VI27x{C(KfCfT^f^7JAl<q*E*Z(AU;=DL!Vhqo|D(#~-1e^K)Fdi^>_
zwv?_~kct$;#Mit8#iqJK?L?rYz0NEHgB$lj)ApqlPvd{hW4{}EYbyZ>SXp{*PD$nU
zW=U)GU@eFss$+Kh01qDH6RPd9h`t<AxSqOM*#G}MJd^1@(^d$qB0k4b(3s->ap(kZ
zFeq!a1DUUPnm+G+$TyoBr+G;KV++OhF>^9o_{*v?J<(3*BO&$T$NdI7{>I7gr;KrX
zN!0n*35}QSCX)Y7>i>CTkUYQlTDkWzuq#_pz^1~yGTNz5v=Uz9s_1nSz*(G^>YV$K
zO%5<H2aKZ%?}^x;>uSTzV3`)|Iu_by37;<2HyvwF>k`rkMh;CMoRAfqasT7F|83^m
z?*A!7f87@F2{A2;+iJf#fW~1-szk}^z;P-&x(`lcmW#V~7n%`hQE1v}rRQkLqfWre
zmFCC_I8LimHiAwyOpaLk*PQ1MNQ!Q(7UrH!jsT-$1ifF`jznB_<YtU+KSHdR*xL_I
zdDm=**u|z5wF%E)XnUmC;g3j(LSng59fUXbr@=I4HuOm~{OrX{uW%OT)=&c)poEmq
zCJwmnm8I^a>GWStvKclsOnj+)m#bnC68DOk;C~VJmO*Vs-McpwT4;gd6o(cl6bcmg
zQlNN&;ts_nxH|=kTk#eN#ogVVKyd;IZoxG{gQX|W`_7p;&wtL$nIRv@OlC6K``&Bq
zwbu2!1i97}#gi2e{=0nhKc27V9_ZB{^jzJVRHcv5pl-Jyy8aPLNPLj>O^vI6_Ds<?
zeVjPLio@l5hsS$4*WTVqzd#Gc*7-{^u+!<ZZwCcpE2{K2CcQcPDGSzjdCl)?niKB-
zF#hWl`Jam`J)<YOl3@xr9xf_f&vI0v3FOcu;(V-F`c3yk9;M$6Cw2Q?!oGqZM;-fL
zBU}Id%^{L8C2d&)K`hic#T`$3rv(U^51)<a8OQd}%aCRtAAt-o{+|$sa)XJZgC&QX
zuS;sa>=-1tuegpCF#Pd>YGx@*)sWyQ0oGZ5|Ez_|Q|H2HxAg0ohR!%u42&nPDWf2)
zw<**se`5zTD4@EK%+)x-7D0&hW6+eFP5c&i*aew1B{A4Zgcj&(GhmQVQ?_ilYESK$
zmQx9TKe}VmIs2rSsIr&^D{N{UkU49n{3vFac@4SOhB{YKS;qjBV=3c&gqvd&iM?vZ
zeJ2%J5*r=_ENsQqEL=CM-s~yVCd@z{6s@l-_~^O~ejef{6pF0z#Q}rti@I{JdLEu0
zDxd#nP&L$hUQK82_%ilw$6SdX=iGPW5OLrFZDyO1%}~X=vxnErI*?hTk+-_bl+2}6
zdsq(_%ITUnW`M4m+Q%YMlSjaL)k#-pLayrEaTA+G`taeqS=qG?!(>q#I{Te~&CP}5
z2g%?fK>jV$hpC;_g;NfG85ZSlS685}z~?0<ONU<3o+YbALmihsBa9H&>!g$t1Ht5n
z0BF*Ty4jwp06b;yN5;g*sqq#)6i*jw5?);8{gYZu|Ha<@vV!Sc%yic;1N|v?CJ_Y-
zJ4$>T44XUM2%lV#XiL0D^K4_)+YOob-&J<XGTb7b%1Ot$iCjG#(dxY6HwUj)y{v4(
z(j-?`<aXmUzLu{>@~IlCJv|WAlux?;Oj6)J#-+zFn0Ybv%x9Jx|L_J#JwKIFY@p1$
zyrPnW9=_LR^n8%8>v{2!5n!+v-z0%$5`$;<LUBi)+L1@xfxG~x8&e{<!z5`dkwDKU
zMHL|N`D1_I0O)&P#3vC@o@5Rnwr~E=R{rr;w~Ck0Ui^!OqPY0Et9F0iny&PhJw*h3
z_n+4Lt|hrAE`)+#x@LPGfuJ#yYP3kZaVgJO=e07=?SyB3h;yJQEj0|MuY%#ke4=zE
zhufJ5v1`Myb^rwe*RF~`5+MOM`a&S{H0QOD&O4y!;|F2#i4z_*Tb2tPnfD1-mX8!`
zs*g(PUewNmk~GHlr}*u1S+rj8r1RTz%R1KXXRga4^j8O0VVm4|dPswQWn+Oo4yH5j
zv=DPYFAQA)gz^@z4@saPsTB)s)yeB|<5Ov&4J|DYP=gbZ-8I*BYd;zA8OU2-5ZMu<
z6BC#WJzKdHMP#i<c5{T@>!Lt&u$DTYT+*8ajgUSEnC+(PBacZ_k*QSq0on#ylZx|{
zNnbrelsE}_q0^ju)^eb3N<iJNdPlYC+T@~Y6b<N_zZN&=j-m!;{1J-8f2HA5z8c>?
z+W3X`>;%f{tV*bK8bqOIs_*lyxyEVw@Rcr!(HA4L)nAXhbcx6ptHwAgD&Gz(0F-mM
zec5cQU<RP@gk^y0yw!|2Ud7t-s`x7oiV><$?=8*ArSG#*bpBdqwM}%g6C9VOQ1|j~
zF5qi+vUlfgjmsCuot+8gF}Dz?9<pL%zCH#8+0$qaSP^Z1%<KP$LBb!#{0;vKCK>MG
zM+l0i-x7J&X5($f{fiu1FO^&ZT|H%h#$4@vFHhUF<7T4TNlV@>v8!QqUp)Gb>=18P
zNl&U?lry;QKYq&SS~qv9b1nR&Z9O`ebgxN|vlEBc-kYsPV*BUN9_||>{A_#-#iM2P
znti0~c69H*Gs*in0Zp$PKm29&G?heB6gIfY?oTtO{J5`WH}z~Ys*I)tJXRi5y4A^o
z;N3Gq$QEaOOu4o_W%}C;YbDBRaerWCNVD}Z=wBav)y?19r6#y^eRHfoDa6c9MkL>M
zD8U{aedl;|Ah=W<P19XfJlP;yhs9$e!zGsBo@k%3DO<Et5?b|U?sf7SEFeK9j?c;5
zo5*)c@+bLjpW0Hnw(*I#e?ZUpag`_sK7!J7)L#zTp(3^pj~+T~ral{(Fv`W3^_GnM
zg_jj>3;8Oz7i37K9s-<~j7D)BWJX3fqlHt|u<kaUkk2uH7{w`=Nf&a5yPOn$M2)^)
ziNm$}hRZaKFgk#%MZn^S3k?}K<HCqT2k-onK&q)b;T1H)ah199;AyP}S^;^gt%Eh!
z=876*M`kx&ZKU$F$32HN0U6O74j2t`r-yV3W^^`)mPQ&QV-=dI)e|J7mz;S;@Eje!
zg<^Rf2fsM4l7}(GG`YK?okOc*cb1n0tz4;c`nO?>_-rsRqQ(gxQ7JC98PBb)NS4*%
zku(_WY0AKxSYR1Mez4_st64OrZhLttvZqEGT3W~3BJdc5_O_h5B#cgPf1Al)Lp<c?
zX-I@nTF`lUIQSIj<FCD?5_olp4a^Zo4<aC7+I-m1nqb_Kxg^jlOLga-@Mo*T@a*}%
zZj0usiCy#T)Q7=@{pTN1poD_V^VZH_-x8lYu;TQISz=$bPo__+Ua;3J305v2<%qfe
z25emb6w#|w!=>K{BSROR4C(5sR2!|{(;8V{Io)~JUj>TCPdz=<kt8gd@06@DKK9wZ
z*X~?aU4*fTz69+I^Fd=w3GDq$;{)^qs}5uFy#$Ft&NfdMjhxK&+NP*(eUAFBt4juf
zPi8u0D`ZOT%{PnUrFogc^)dDdsUD(g1d!1i1d@7)^~eXY{Q8Bw=Jdl8ZEx(j518L4
z6<L{p!enM2+{@H8OJ_@Hy3fW=*(u{VgX~tz>kYbNmX{&xi6fUn$lQ%Va~jj8kzj62
zqwV`|ZW4F?P{N7>%?HsroajrDf;k6gW%-@@>^D8*C2rZoAd`0}7Ub(chCVjhDM|oX
zsXUFElcmc7d*Kgs?f>8ioNFore>zTG62kv(1LM=RD|g0s>9ns!zL$)N{T)25O62d#
zW}FUA?`SWNX8J+E@Ex4Ol;(<(63sZYl9%~z&g*XeJGc@k{#&n(ZP`7UXGEg)l%t{>
z8M&FIY@KnhDiW1AuD6BV;ExX{tb5ZGptyO&O>~gFXpi~O!g%)OnT9BltI<$me<Fc_
z@qlE8`-gZJi{ArGxf(psgCXC})>8knGT*MJQ|a19=W&0avgN@-D>0z0^~lre%8f;D
z8r5a091Oi^VJeaBK#ulg)U0p-r0s|N)I=wd>l~q`(QXm^AI1PQ)7_vt7oT&dUY?zM
z{KsBy04Wd<p%zA(8qESZ50y5?mdErtm@<(}qeYhc377fVN?N5uA$%SuGZpKz1LE?P
z>j7WdRQUQU#3`EpPPu^<nDnI>xv@mfZXv)n*ctY|32m5sPdb5tGBI7l(g4L~mmJ=c
z1tS+<oGy>{)NX2|dx6o~N$9A)qLzlx3U8=%wJ+->Rkh4!Pk-0zOT8v^(H5^tUL$cT
znS$x>50RB8m?Od<kt_1`(0*y2v;gB}Kf4B0d!`z(v=$_Rf9rACY2C0Pbq@7<6$#R7
z1_ub`b#*MXwt)+^=-t>~x^>1E2IF2I8Orp3Wd2PUT|5_qEMc%!CMAh{tzZNbzAq?V
zw_itA0qizy1BA8!%tXQFtMA{kr4n493btc{g=uZpI#C<zCiX21<R{y%1<R&?lyx1x
zz@OA5i{WoS^q8!ASES7hjcUhlRRMy19WUyjkwcPJ3})n%C*>VZ|1h3)v9y7uHVq#&
zRy*}!%cJIojF##1RS|nJJU}@)zL8<c95p+;P3|ZZRafWq`*r1Z@BrpHJBEuM1>R42
zob}5}24duZHZrkt(H2G5*qzc3B^k_!d%Z9bfqyuQAKnX+L6OfNL>E0sAX7djv&4Wt
zLpgP9iKqT%;4Uj|Up`g!g^6pu&rcKOBGoOuI=i_=&w#&aZ_L`sgzy+Jrys6mtk;1b
z#1Mt_@9Qmj#D%U$y8VdHlYLkM>qV(o=dVt<<y+8r(S5Ucqt~M=GW4z?DNC)~lt>cP
z(&^eoZ+PX~fTF)LlBtxI<PxqSQw*x?%~^22cW;3z{@R&4g|{K!9mGaQnX~tLoUV4t
zTYuHqjCr+RidaRC?LPK2?!?{;c4h>talgUZdWsB(#Tt|65&SV2zYrYHZFJCVtUGQy
zIZO0w+d_BlsfEJMxEeWylv{!4lM-dLY!xq>`NAe$Fh_g;VNjpe75d1dAss%)jYnFz
zmOn#4Z6M~9+sv(Q^8M!a?Tl{WxvHcq0*ymOPJNUGHr9=8_wQa2Ve<VATe)m2L*la_
z>g&t5o~2qwEAbkk^}4G!L5@!5`#lW&>5V@CnT|VMi>teVIasW9RE!tkJ4jHQFZbZL
zH5PbjvheY@55~)Xr4_U&oIv=vtZ~-@N12H~8ab8jIL01%m;8T$$8>%AZUb@m{caA7
zA_pq)oL~B^4|P+91a#=~*bCMH-D#?!wATb7G0Wug1hEBd!<-T~7cYb}$!^Q1(N*xW
zjtU{`9?}T->SRTQ9hBJ4ui{S=`_}v}+eF{++8`n>kfRG}=w5zEJzP<`E;o#qDr@)K
zYX|%tXG7IKV=y;T$FZP0@6Qlj<+bgFxI*rc9PcNPYgh;vIPX79|K6B&b3T3&$dY|X
zglnD@Me|%$KS9K)({Hz1Cj#fN$#;*{mgCIh#+1VZ#9#kcph(r{otWa%RKe9{#|M5#
z8Cm#FL>25rbxFgi>A87>f~wn(q@-;8WCqr0S6#`?0Hm&$c+O`+j-Y_N8^q1W8`GdP
zkdL883t~MwKys7gUZh}#Kg%m=6F+#?`uR;RW&fTl!<j#{E*HZ`Z?tni-LSKU^-=G>
z6||S|7<hCDzhpDB9Tv#H&FpCTy_(?hTKmyT@J|1PF8RJmWI||*@VmIQ<5`VmLnyL>
zYk48!604LmlqU`bbpI+j6pUp{vbbQ!8rXQ!wl+&tMxn~vyRip9Kx$X1ZGe7opB1#;
zzrX%lRy*L#sO2mtPMSNM1AvDOP>9kEWmA~%?u0dZzxrjZ%Mp_E2mht;kbOajTILk|
zVKUe*)P7>3diB)<kHsK$cuhn%ligj~%FK{exqee)wc4u3>$C(3w^stnTaJZ6ob#7z
zFBgmm#WUJ~pT!`Q--i`&lGU)#!PrQCAQ9UHP=Dmd8e4OQy~H#`hMR)JgQFq$9NUrc
z9Y#?09Ezo(4Jlu;dMJ3K7U*Bbq;EL#>RYU^*mAYrw{L;IHSEpL8V1GRYouC2x^=!>
zzUz+{P4YN2Y1B^76gxiK&fRbhkU&Odd_<4k{NOu|Y4$3=Zoa|4wZoUe@ph61;;3fN
zbyFkokj^0J+ACYHgA`-&pZxKS18v?!VvbW%XL{YtGbLcu3#9qYK)QR5+~}X~3lhmS
zCNgVZTr6g*j=eD8JY-=(axgbS)N`_GyRURbewTUV`>~ZdCf)F-ZJW00&Vd(gOu7Um
z98Dd|591=GTy`q{DK{qVWt>IM(^<p0#GH*;Wga=aRMl5D@t@zayv$mskv9VVflF{;
z^`V%X;k`X`;=%6M63$=0jqMEwK%;dr9I<w&uwVXWT54B&jwF?bSB0+G6W~LecZ&T-
zg^3eE-!bTdskcuq3HY{h6PpO!HkXX?l!zA%DWjeo%8s=;B(@8|5(;Rc9|;NA8?F~J
zY^!7M(EKn3a2mDUd0?5R-+qSWy7b=%Kls22gT>tWtb<7WhgbLO{+AW%QiVvYVT$%t
z&K+C7p$^tx%UPo?GWf1Jg^rKzx}7%gF{uuCPzj*OP6xggwFa<>b2MY4!t%~z#P=xU
zpWqtUQv1%2H=$ml`yql8@9AsM-wjLp=bFZphy3Ll+Ac?Hu}6=dbCYRC{N%9lvcHJr
zTU!)j?E^BS$WGKhhu%L>`X7ehpD5BsOVSPr5aq^AwGIRE0=lndF?a(X@ZGA?&`l#o
z{ya4orqg~Bhd4^u>d1W=AU6FVSuSvuJb9kVR>6m(HD%<wz7A=1#zyKLt&@9BQ53=A
zMgQIz+G>3twtij*_j9<d72S5#+o(Nt_pDP>s3JK#+O?zpB@9kwTTjz(zR9@pSTtHn
z9FzeC<9JHQ`Ezr9t1cE!I9B*UG|-9_b~|UlI;3m^k2^oakFNS$%x3mgZ*o%(90F#(
zK*DD09Roghqs^8}ef%IZ%c>A3#sI>M(cg1UR+N1jhO8wr2gcV88w8}fkU#TWOi5gC
zINHqFE8dDaQKIw;J`8Aw%j!hLC_8f_pJ)tdm`oAlj6Ci)?WX4z@CA_{wVzfl4YfpL
z8diuf(U|biRBwQ=F@!hF%N|TpG&|d78*`rd>YOA4$~1%)&lxG1AKh@exMKyfOmQBh
zTIQ;aQB$Rhlr~yauammvnf6_e`pR?hoSK}8kQo|K&sbfp<VCZVR8W(&)8x>|Htn7y
z%)~u|Kd5}!t-EF{cuYnCyqz^}ft_bLd*D@NwSPK+?6k8fe2|>E%8}h|;~S#={O2jq
zxWvo%O6Q?Mb#Lg-vFC^8pvoQ%>sM{*`0bQ93*jT+W5tBH&}N{rI^uo%+XgFFhRF9U
zt(k1UUA}iqKdcYMZGS_ztTS=^&v0!~gui=cdzuXTcRqnm^UaS3XfKzqc2ju-9Lt;2
zP0H7IMcaaCezSGlL%sZ^Rv!;I(NZ+{WE)_Mlb%y<P&j&2qx!>N`LA}KghX}*UIor(
z{()pd-jwGshwbeRo7&N<8j+Sc!vPaA^x(RqhvTWoSSTk?{F+fA8CIJ(&>!87G{rmf
zG=6J%M!dGh)$R7p;^Skhdaa0vID^b=)7^wlsu|7SrR$SBH2-uF>GM~cLoNMPqkl&s
z__9HlAH{iSu-zV>8`&w@m3h7j^w~5T`I^(2yJ=D&?p<u#O;tbrU|MeL0;*rvo^6pc
zZgKpkR3C;6L%skbEjGI>6tgtD5zNKP_xVW$o%!-hZD&(BOo{d-hy<v%&P>gvnD1`;
zj|oym5@)u0HluGZVdB^5CakFA&=xyu&}us5wn_yitfb6U!txias%(AY-y>J)8+mPA
z5SVXdFPgS;L&5WxF@{G(%+wiQUKqpjWm<fRiRtK;vFeahaUidlwP}3@3ohn|)`K)_
zf^1JyzpEU)&EW#fT019mL&fB`9Y3~3VE{6a%*c>CJwCQi%>ebHxuy=p)A9Jz0FJiy
z^<j?4b@`}^c9CjN(~a{>ZGQ=eRn*R--fmIspgFnT#3I`wOVg}hjRb*00FSfdhQAuw
zL9Oz$hLYM}T)ZhyQ_4)gc+;mnD?-p{A!OsInMGZi96v?9{f%j^)%>zIu=Q;2vc~Os
zc&|AIjFMsViypC;BZk9$t2ziA<J$X|=<AQ;$`o)gpSYkEwFitEex01yzr6f#HFtqd
zXb-N}2oTMAdBe*NSGXj*GuuqA9Ov~mZKJFQhTYtV?zByhmU}bb?ca;ipR{96hTT&@
z>iRuI;?KEbuJG_mo8C47T)yrIeX|iUBA!BT*is+EP3?p%S5K}6cKZlvY_k*^Iro$)
zO_aL|`{kKZszdw7RWBj8KBzKjbm>ZE4Ox?;UH7tnLl4*!&scR<EcV^3UZJdOQwSq*
zQqof8$PqQ)$luZemR}n$5RUTw2LCX=SKG{Ya!W43(&FUEel)xx{i(1``wf2<J*NB)
zmP@X}1jsnEuyP5NA^w?)Q(lu!h$EQ+$%Pzpdx8VjBiEG2*d*8F+O_Vx9^d;lw^i%y
zFB#q3xP_6aM+@dX{Y8S&J0-&GKHIt;xo(5-sw+cQpObs(hgYR)U<|JkVI`qvICCvB
z$G|8;dHNz7u7YxbokDy3+WMr{#7!J=PGwlntAjPXW_k+vL`QLxS03l=hca5u*S%iu
zE1qY|%rDjn<%wg<QwuEHoi8qB**#w4$UkQl8S@4(x7S<*#-A}fD9nnJ`UC9BWIg$B
zp6@;lky>hFBuy3zyVXrosYXJ#=74hHM6;ZiH|tEyXY^ZxPqFXfgm!(ZTQ++J00W$m
zGQ>;C6FOZ#JPTJB8=m~_yQEMxRX=}d6|<C(gP1oR2m?RYB<)zV(Pc@~Xx7*-AStX$
z2KUxZJ`-@_am&;zAQ@@G0e=#2(|1<|$qVK=cVbd@IVRgk3G474#}U4)Km>fDzUpd@
ztkRpX+rkrTjRS?zbUH^IOkcrDa58T=OYTqZbR!?kW;SQVZHf=mzcSlsh1xpNqP0lU
z_0Rrc_-w@8>vHk74{q8Imv^RGf*1FzKi6@*QdO^^8GVcXug2O>Z9pxn|0^0^B4PFW
zAI3RTaJVUgA)>K|$WSTc`e)-A>F11RA56qA8Sm)<c$?RCMSb}PqI~u`M`fLIQh-k9
z0SYHzs|d)*-MADxE|NKjd~ee(xE>q_L6|1(&7>)@^TmVfw)q06h?kx<LyCkH+agbE
zD_ze+E?lPqa%Zy&9zH=kMfhZ46=Ed`)`KLtNt8rEPQuu3A~oNZg1gs?+<HhZ**t5W
zn?}Y?w6%oqwm1;{?X|(Uhmog!VXag3@wRUFuxXO#^C>GA-kGAfnGpz@2&i_RDqHF+
z6fAk4=P>v&=mInrhw`c6oI%kp`xFe!0z`i#8yvP5#(Ra!X|Pzcd@|w16**cfLL3G6
zt8bd(EF1pS*wadvDE;H0-mu3^c)E8BE!y{Uoo)2zz!dw-nXlJUOS@qKzteQp%S_Mg
z)Oav`ctW<9F|AR=p{jPO?ij><E}pU(9CA4p90g=-6FYqt17BYL8}xPd*Jx7IH8Td^
z9n={Ss}ie$^sVqss2jBpJ!NGQ_L=<j;A@H`|BB=aJ^D27`6qaryL@G}0z<_3UVb{D
zxMM8K_OxoJrR|9xi$+2MCVt_!P@dT?zxwUcf>}YGOP#t14pPmdpjp*Z&LA3;&_@Gs
zr$4}Aqsw0o{5ttvlYkVd!T_662z#<<LS9fObOwk6AIb<9mjsk7N>MA-)#S3567YX_
z8~4A+Epod-A6uQTJ%gXld8I7fI=1CU7%}&pJs~`ZxitRI*3(kdD53u%acj~XD8?;g
zG)AXJN>*lUs&86RuY4{J=ry5C?3H|F1CAeTFtl&?AGKp5XtQ$B$DMlrWKXilNg1B_
zC0BRO>6B~7$H}|VCI6U*k9N;X)%CLc9|rxiDx2c{_Q`PP_bq-_i`nDRor4{?A{c?-
zm3x24*#oPWsPn)H_h9Dnvh19?6=&^zq1EI(Lzs&iB~z0LH{sPte<hS}c@N#*H-)$w
z)z!!uOs#sY9Xa>rZoZFM!v=3HkSO5)9O*g1aX`CDdS30CzIc!+HaTqHDGFa8GB$c_
zpJ%{a_S+ej&`QXi?c%mW-3O)hNguu-^x1#ZiKMr{q5YDjvkN_&^Ym!}b;%53nZkF|
zHY;M2T;1wL`y3R!te8>~dToFU0*CF@EyZ>ua+&D`<P9Tu>>U^ibcmP>)2C}CvE4lO
ze#dV$Ei6i^y6TcXebbA}b-uMjQtuaOB$theNn8d+EC!0qx(x~6*Qp#fcFfQ_<x+_o
z1JHhl4US1h1iPzPd9>u)7Dq`y4#)!w!u|8y$s1!0`Gz(<^6ez(wpZ`u^m9q6m=n*Q
zmj?zXwP8AFnmHrNnofT0AUgrjAD{w1QiTV{I-XtmN1`t_rs_Ex7q2ntCw@_Ufy=Go
z!fFqubyD(PlyyqL#2l9GZn;2#qDWe|YtMJ*lBdfLO_v|T>pEI`8e<M8wKLbWR}xA>
zId&6Cm)7kWNW~4eBt&I)kzRVIG4$TIP8BURSoS;*JZl}Mcz~O33dGaqM3yDVA1fo*
zEpFjUGaKDHpFV&jx>R{G%ivj`gGu*4ilr-BHanWYj#0K$!(=V0u$%155dola%p=Tg
zrpUV6Rc*(*Kb_`YLaV}m=zQ^32s$~YWew<NZf!)oZS>%*Hw1iTTThT4!Fooy-^)ih
z+(8&Zu{91rLpFa=GT?;N{jC2fNou6~-OL$x(FgXWC*=n6bCfE;weJO$`y}p9hT-<$
za3Bj<z?la3GV-^X<6B`C5;l$5!B4B}@ogYK1nfuJd!uX`m#{#=U8iBL5&`O820S+w
zbf(@O^C(5&m@FeUy<Tn=ryuCY|EDto216w8LAQ`_o7}5J6awWj{re4gh{ta0*Hbd}
zPycz5B!tG`NXaUUpqb@)|NG6S0%dcMKe$%+RhQM=1MNi#v7YY1<*Tv)8^TEb<ns}i
zXD0iYr;3bdIs1mL-G9)fZa{n<t}2cdGGf+9j|}SoM<ap7(Wx&MB1N1LEusuBkri@?
zS4&W(4(s&k5LbM-qVs!wDvg<u@?PR;7!D5kvoM%5A>hW%(9R%Pg<Z~?roacH*VmUU
zX!YbXPUwgN743zIcV!bOia#;Rgcq!%aBMwY2=)M(P#-Yq8<$|+7iIsD=-<mDZzzqm
zf&`Hfa9gj=zW0~hTRv6;<_;vif;A^Y;SbIz-3L)DFyes|<s}+O0}7&nc<NoAh-r|l
zjMM!Y=VkVO9fXLG`<fiGZsu&@i|C1z>v~M^WVv_Fxpuf!+wonPO51Zhf0()!a=NZ0
zP=_JZ202Lvl)ggfsagRYN2&MGBGCm2i)vnj;lBvmpM;I+(!h+l2S3sv-K+NVL2Bs}
zSI^p-=Hh2A^mjW*<nlRx^G3Sxb<kp^+}Ii{PoZ!g7!JbFNe?s_$q<~h7NCJ9(!6c>
zhhctNh8D;S8GojR<Vc{3tmtL~OH^>7_PwQ1qNf^)l-o~y#J#Hxw-SPDo8qp}kCwL<
znh0oK!-r_fh-zY>5BL<T*b)Kz+>Dy)m^+Cj=6tXtdOOcE&3ndt(_bTPCn#J29F>e0
zmvG)J4Ulpz15qT2JfYf_Hx*9)gj?w3<~ls>CPGDaLOM+SvZ-WkZQ+n7>U~@Ly>wHD
zVVn&wbBO*kkuh}BMHJm6*F)xQD38#K@cUl+cf`LB`N5aVahfpxh8twou~rk{c%B%3
zdD*`Fn0Yr8dMI*VyfWFgj+*oe({{}8c2;pLP3ajmg?C3lBLf0AYluzpBv>^`R(PqH
z^cj=6MR0WD+Cv!W%aRNY=&LNM(OoZKns94fn=wL(ta>xs1{-U+wZegjjZ%I1)%l5$
zP;cTbvk4WtW@GUWBd-b1@YWFh>%6Ah@x2K@JK^sbt2mL{<uDW$7b+5OQ0mhr6If@?
zyrkX?ASz!P5B*dWyh%6fMpLrZQDz~x7b$L>?-R4NwXW3R)fS?o$Ov3h_LUY|bxCHg
z(_H)x>XOg*fetLK72gH@F0F(ziZSwtGWWft9X!sndf~%@XVK+yQ;*i)s14Dx&v*yh
zEbM!W>g2lRp5O9_Z6^_W=*Vh2{Wt~DsfX9^2jfWAH#^;{v_?9cGA}CcdYr^rmy4np
zV(o&SOa4+;Mr)g}vmQ>)#gqx@k@o*E^kTm>&Owxa=j4ZXmSOXWKJFx#cN^CBjp(q3
zX*Ur@n~;I84jKVfO6sKp>;ue-R^lPX-x(>iIA$V)uClgD5(m3KOh1SfvDe!|>+CaA
z4{jWrpO{B7p$x=`To<KSODAn&PMXdz^w2_kKkGUxck7$nCB6f&{<o1rc`7NkfXJmV
zyJ5aQvVy9bmIt8+hE_+91hn-c`tRe#JRoOQ9I$y}q3bB5I;R7u>tsC7(Qu3;+!15b
z7X)@Z2l+(~GQfXkN$4p1Iy{YTOzn@RdHf@k>h-YPyyxBIQitaW*X;urJFIaXcP5J-
z3)cH~NiMGDLZS|jA2QaK9^SuwT&|vY{ELpRQ=govk%68)$0?<W&A$IItftafQ{N5;
z6mYG-S40h;tj)ItdOMrh2&`Tr43~N%6s^-j^Vz7FQ+mla`Ov~gr0><&^eOlq%=Fdi
zZ%L={pt+aupaZ$=XUjM9FL@RF?*%IT#_WZ#)B|}{I9qUMg|n685UuI#K1V}%dh0b0
zPf_14Q;a1y>T4nctnz$f&J9)AuhtHQ2ZyPuc0!hTU6{3#wCZh;8B8StxkV33@ZyT9
z>Xed0jfsHSMoih%P35xJ5$9Px?7ox2l_zhs5vGGRCr2+mj7er4KXT;VIGr+k@H$A$
zV4Jy5*9qSj*H@ifokh$b-R2Ij{i>7v%kii<<1<p;{9avANT92ip_js85+1_SWstn6
zM{B&l`nmfCr>(E}nN*c6?B4}I@2YmX(oz|zSX+O}MW=+Mi@PZ>XnvV)@~87xXr8;w
z3UN1c>)1?vhY1y)#Kmbc4sKmnLZFj10Chz4y|}HeC};e{Y5w&VrOw)F2~UH<z_{gC
zMQti`93zV^j(wDA{BYXhejTz!IvHjZBEV*#LLhS}j6<<e=A`<;2S<34XF@6%efTdN
zh&mMspze(ovD1S-lc+EswRq|9YiwhV3d6cNCc4S(spS%3gk(!B%~b#!iX4Ez5TwM4
znTlhNzkYo386E{^3Un8wbm-tzd4}RXxY22lmB{X<;nh>5dM2nTdiD<KYb<77j^+g)
zj`j>M1?4-Vv6EGfx2Brq9SGHEyUm5G#Vaw_LWS~~l?o?)A(y;QqvmRupO}F>TKQ<a
z?lxHCw&^uNhY3pr*Xv{|3h&{CC84i>Ri(CHzVvf9Q7kSl5I~dIsxHgk7c_iig~VsA
z7AU?T=kv8><Y<kXXmp~z+3KQ^L3pQlSJ`#*b<EBN3VjWo<!GHAARkbs?)=8YNA9A^
z(|U;$qii~G`QTYA!G98ro?VE@h3s_sZ>fcQ&{+p^Xw4NRpooeU3L1dM9TB=LL<#a;
z&OTvA-~fsI75lsS6|YRs_Q+%#oEOh~H{2ANF)&7}Nr&#NyEbLe{Ta&r_SKB^5$^5U
zw)&Oo+Fr6@E5f9oKSDA3oFdv7VnvTLuOg}*O9}vGh5EL$Mh3W-w}laaGRKA6#5dK`
zbsXO;AGZc!wq<UO&hx>h1*Y2?y2)xb|1hu~rhHm5#iE!pDOSm1=nUtGe*$6<H4j1P
z;(;kO11cL3+~-|U>Z7UHmOvAwee%<xH9X%nBtiQ-Qwe>+vs!V$e}Q&qU3XFxCP{W<
z91=B<EgM~Y8p-`P+CYxhZQHou#T(9a(@sp{p9>)M%r1Wf%>ae^!I{Jr=q>;~Jzux5
zqA)?kNWosJ^j(4B1D$<jJen(9^ngYc)Wn`WzP100$eFCOL&Pd(4cr9+^L)A)I^N=C
z6}RB$`>6fxW8lojz{LXQ=U>}NO7;oeQ9w?Db-g5Tq#&15M0R6=`D=atwt6MMNiCnz
zX(jwg*f?jGqzE3Vs6>bC)b%^eYR!#)nkhn4pBTG5Kvxi=rX-Y{y}6p);={$L)j50+
z#tG!8K-fIQv`;<ys-QzUb#bK<8`2OZ)6Ij1z*Pp{$pCaaCD8s6gI`z2@=ZX#<V9mk
zUl3v8X*_LGOxc!hyb?!~4~FIT6!JrYqE^-Adm0c}3-C;>DS7jR@&0L<Hzwxms9UXT
zPT(AxV+URG2!^LG94rN1=U6$Glaj0&h~v=)ePMsag)=UAPAJR>Y%Dkv?BG6sWVkXL
z`<#0PedwvkagO=O=mY4#%k~RuDOG$5>u1#~Xw0;zP0mY9kHcY?|Cm<gS!0(Dqzm*q
zJ@_`8ykg9M&cQ|u6Jd<oqpJfhOt_<suhyEy6-$vRpP*ImZ2-6@ov~RAB5J9#lH<#L
zF9Ogl!3|ny?$H`|?l84r;>W5yfMP+gRdvam#e)kY8F#M{rFWhh;;mCtQ#y-}VD)zf
z1Xrf;VA-40wCxNvr1Lzgq#R%(0zZw-KWJ|*D5X3W;OwzX;@tT;)`l0y{vWQvwq~O<
z^*;5O-BHOpU-O^Ys@mi=y|@TQypS%r54hr2dsKbZ-2Isn(3pp(@SCr*P0u}I<KNEf
z2hD#oY7<;jx6-kK;VU>0No_S;1zKo!!@JgM$^(Ipx_zR^3ob_so}xiqGNnF6F~tb$
z6<)a=fy(^UmEa0vj)!U+iWRM%ip7o~oXQ-75kPFgE$sgDa#juVJK?Ag#)B}dlsFsK
zTp1(Jrq!;<nD<;~B{6FdJQcV9KNfYjFem#wDTWhKx5RYnZ%NAxasEB<iqB4byFxS=
zXyqGxmZVrz-V^81<cS}#Y=}+#Q+~PX(2x5F4ChepIf5eEnl{&|Y)#&Drh}EbyxS9a
zcp?D4-@M|opOaf^zyFP589A7+IS3}{d{=%1C_K1JZ7}7p!ceyo);Lr!>nvV-0d!B`
z5K~AC&_!_E`wis0`rMeM7PB9?+!0NOpGD{)MQL>TUiITaWrcsB|7K$lZIfshu%gi9
zFmzbi!fJb@*xQ?gDbnF5=%>`kB#-nwXzJm(`ya*}efFB^j`t0H_?B_-7x-k#+mfo4
z$IMYG^+MvtNcRugm|7%m3bZfAz~cU!6Ke8Z^PJo(3ybxYvx)%z&wPRNFZQXTnK8&n
z6fxZF)oAv4k-19EP4#o;^_gpTcy$~yd-2n)fkocjE@Fs;w2|lHGF2vkZmO=<x}G@?
zjvPsi=62#N&sI&=-#ZEgF1n9kf`P=}s!v(=*5P2&DK*9*Q#2m|ovyTp4K97Tqg`q@
zs;&Q?mfFe7oK!2!HbefBftjGln>Im&oHb@LfTNP(&MgbA{TJ9-inUMAOeo_RvSkq+
z>YDqR!7D>IH%#Mi>3)8?@JIEK=Yszm{S_2cZn}m93=2{Z7%B%AMOOj+Z8O<+b(;0H
zL-}|#qcNCVw{5!F)6oS9s4|NCbdEl*rC=Rx9gPy|nydcP*bu21UkLPl@`kW>$xRQ=
z{@4@S$dUMbbjwx%J4HG{<Sn2{j-&25{-<Hp7eI7-kMO@4oP$VG8E4V}oD^B*JX`1Z
zZF+b4UF?ZD^yMh`i=|e_;)4B>(MbRYED&qRo3t;_M8%bvjc#B`1s5aRGl`6$zYyUZ
z*U0@GPwnI$(kx{4gFXHHi&5#*R#}T-S#w*1>b7F!1JcH@yK(Mh4{Z1~beF@qp;OFK
z%XU?UNbB^e8cyg-zxgwABzoY&5X$dpDhJsD7uQC3XgEIYbrqcYWz|c$xbH@JS$wS$
zY=|oFH*7@5XFLXYwk?iq{k+bpcVnluvP-&qV?Fug@n_QU-X%pb7aZ0Y2x<}h*RDE4
z@s0gwJh@n|w|`%aFo`>2@0E1<?nTxF$ZRpx9*sJdtlGEp-z6lvQ;$r`NS={@o=K)n
zFf&S&b0Gcx(lp$B{-j!5!lGzp;d%NjfJUt27rpK0uMQX63Ill`EsL~+9I&H^A@P!?
z8CT9dj#ziMz=AE)TO1j5d~43VQ>U}?kv?BngI5>$`twQwoJ$Xr$2hXt+1Jp+QqwQ2
zifi6>Z3HrD0$Cye(Z@@lrIjjTe+@WJ36BV05BXl_l_`oX+qSgpv`9vRHRqgbEbG8K
zt%e!K(!pFSsTxmCX_h5EsgGD_3XRo5-RIO|8?oVyADOeXo5Mb5^1SzUZ%M5zDOu|q
zJ?6=^2hTR)85^Q+10J`ZA>OX<;UkzdGZ9)F8*!nc(Ch%VZsqmw5dYV0v7=xU(!Ktf
z)7OL?Nf+FbKCX~<$sea>@QQx?<8sM*$7hP5w=7Q@?PrruoQKgtR84j-xPN_Dtpa&7
zU?5j~O&w8Or$+kbOaD814zJ*LmNc!x&)eU`UglTZuf3aT%u%AjyC0w%&og|&>KVu9
zD8p2q7RP7#Wc!H}mcZnLZkypMg)^>QR0<%7F}@1&fp5Eiz#)UgkG)3PuX&zaW;lqp
zySW*G5q|P4zVzT4ZnV1cMf-$=u5TSv6@4q-@n!gM{L)@?_UsPTf#wjY04)7pU5B?^
zmt4DK2m#fW@XZvLvYJCxKk&MLS5<w<7nUIZUxVtq!7ZMTyrx8l2jr=|%lZQqrhT5I
zqkMyF)?=3Ju(5Y!^30LX<SpVn4}#d}mMCiFWj0s8{KtnxvnjoBT~pZru@}*(B75w~
zsbUU%6Y5qwf>=Ji@Ail(dNU~}lvae$O?VL7G^{XmbbH(Y?h2+eCoJj5GBT3hH#y)Z
zLF!TLYwwrHLE)Dpvw_}&JQ9^3LT;F>7Fh;?Q8Df*b0_MfWbL_Oo>EnMhX&7j$bU5Z
z>4CLv>hI+?=nP$1hWQ$wU`%x>ouVHSh9l>mkrMRS1&VNW*K<j=z_G%v8G8M4)?kG(
zS;*3oMeY7QCWAD4brCwR_yXbYV!yi<ZX!_0ab#pnPt8Ad_~wFf>cYXdc@}MjU=8(H
zHAkUc0CSj0<S|){Vb(f4VWT*9jP8Bpu-T(3R~R<|;BGB;i_J5(%H|1`M_F%kv!O3U
zm?&*PXxzANE?t65+i-n{)mB9ENM`xCQ?p?0NaH{dYISB|^Mx{7?l?D4L%M@51DU4C
zvGQWNZjQ4Cc;Lu<LC`q-TtNfF1(T8FgX>T9dL_*fo0yfNb>dMTznBt69#gbBvQ$%*
zlvgI)_i*P^Y<s2n6ZTl6>iK}2NJ-tf#@(5!zJ|b;XBzFZ7IB}~?MY<!NX3(#*@u>>
zD69M8VJTs0bivg<P&J-0wIk?5%Q?W^P#wK<I?$_H7loGP7c0%wBF-XeuA&;pR8%b6
zelM{Z{{1P#SF@(K%dyjePaAITBal;yCbh2?2QLf;UxHb*5t^VaQ%c()y4f^+e!xPL
zijv2D^D-unOwvCLPP!=J<3A~LmZl`8(3%nY3G`tB7OZ&)+{_}-Z#?Sy!qTr)tFT2y
zO<CmJp7=qNng_OHjgw?d@VG)97(cYL9V!O!S<*KO^~#S+0igkEdm!8<JMniO2pU%S
zpyHlA!mY*m#RqGmy1!WA`vVd#Qhn6}rVWXMK+?I!Wk8<uW1cy@vcsG5N2!+JO4xd_
zyi!Jx90aDbt9U$qhW{W9pNg)w43nK>&Q#bG!nbV9BqxruY7u3>p*vC@K(Wq>e|jrw
z3|8D>AL&=H{E_N#k|b05K0YjxN;53f)kwVVD4n{hCge&*75udp(imI%2S}s#Mp-VN
zSOoJIFVTZHwx>XD<+44(nD=nn@Y7iVXVbWjd&XM`!IapZ{R!GOHLP@PVwgw!ZF-mF
zCfevAC_ly-ilTW~U$ubnj~xZ7skL<1{Tu^`K7WG_>+kkIG1Af(%;~=VA0`g}FrFS6
zbhf8;=T-&V2)Bco<{T&D2ub=2!)>#;`s&(T2Aq6vWi9NNiiTrLWl9(AZm8quC`4g0
zc241Iy7!)~Uol396((`MfO9))u8MPi6`a{U0?Jkfw&>WMNsMfX)`stfy4qKj9sVRI
zrF>T$#&O~UN)5B8C&5e!0n{CK?Oyq4_sUJ2)WZ}9;ox_R(xZ)63#ww!c%;|GanOg(
z7(5BzrjGTOtBUU4uEi>t=_iFNrn~A*&!%I67%#d2g;9nzq1`WY_^c7$mamzr2LP;D
z;K!WBN86aLn(gju=t|Ya`ExOoHRn@Bl+dj&Ft6sQ-8u3&{YbZ6?~OOH+>?gRYQHyc
zLMK5$GSZ>1jR;_f_n#F2kv(Rm<MuhrxN1F!>(lwTY(Ve!&nJ#6ZXZO*%gPQZsDpAp
z=9R8U5#;=_V+P96nD;U!`_t!lF3V2~s5lMiAl?i1FI{LtI6V!OIr1&WiLkXuT)f2c
zDGtulzxq)t>pCBK-Wfkcpr`Sjk<OiGc?hl)!HBzdV}{xS%9TdddZyFm+F?2PeH6`$
z(@`ukH1YrcxGU9gbvWukzjnFPWllUc;h#`>rQ=qg;=A-$-6-FxZ|SJVbrcg)Rrhmh
z+@ZU`K(5C5_|A+an_N3)$PB;hxOjMy9{SFFYl#sL`ssV3Vqf#<(X)j*`hX^o8#~?x
z-o0#qG@d-U8P;v@nl(g|0sw>Gf9mH<q*aq^JsAhpe^<P$QYNHA2Hneb&zsE^D07hL
zoKzG40eI0Sy%ENbOzOiDp)AkjoTy4KfB`yg%_5f8H5Dz>HJ%JV4X@Tq0b_|n$+~Ih
z#BGXvvIZ$!iwZM`cG4!ZoV}<h^c<-S1XI7IT_`vWhI1q>mGoRadV;GWm+w$rYVz>C
z=*vXn*pR}N&gA8^i@eO|jOh{s>;@v_dRSp$akRAB!4yca6dK7?+~apW<=r!))sk+0
z&(je#Ul%`6Q{^Tq0IBgt0N;74e1xi4O*3EQMeI#E1m=l1Fgbn|AvwVke<rer^#>sz
z(L`V~NUhqGfAkYwsxz2+aoX_e^<Xhyt5q+<A!2%)bT;=h)DZQ`^iTVLvMtg_Wk;Cf
zQx5>$S7X)djLI=5riR};DNf$RL^5xmJ!f^o*hU!iEQ|W82+STZt0;un&R7jDO5bAJ
z#Q({@ys43ZU!C@BDe&hK4*^P64l|816H?rX(()oKcG-RFk|{&lpKe@RZ*O3wZR$1o
z0}=`K4!i}QST$x2PoD1LWD=9nh~JWY*jM}gPTMpK^9{CVf!a~a|2^MwYiEtQ41T#k
zMPK1@Bz{+1I@9;GGlQhQ>heBoEMC7k;UtdGV77678`?=&XzxB)JK-vkr4Xg4?dneH
z*tSQ7L%&d-$$P}Pv5eTv0H<i9=I1&aN|_q<?mcctq^VOIspsbAI^8!X#0I?l9w*DF
zX1S>}@S-eyf5a{JVq%JHT*Gh#-1|{1vz_W@EW6RJ%-4t!b88>w9}yU|X7g&&BEuY$
z;tZPy;!+!&Bv6&Pm%mH*{l+hhJEyBg{2P7Kja%7@l>h3h3R7;iuRj5_r_KMvh-!=v
z@;8jFqCORK^~Vm<P_6%5-KL>R>(qw<D`rogN6}{jkhdgv!3IYt6RR!&sGE95fa-k{
z=NDOiS?uHgWFYCo>w>ZxNj6M0BO775+z;9XdiDsr4BafQ?en|O$I-iVb&)@xMCrw`
znG4bXu6BoUHg|Y$tjclHp*O%Wq$TBE<?Y`|xZ^G4)eiaJXBe$aN#H6o`(~1{%|{uH
zS|aWUPag;FiNRUk2}d%e@Ki<({TR8dAm>idv=!_6pQRHh3g;G>pBdh8=yq_xbu^N%
zzxJVIM~?X&D<u{C0@c*BHij6}b8JZPvGKg*C1pi+3#93hUd3D8vR20a`o^!2^z*FB
zyDWzG`1xKbGD9*eL-%Lm*6ou2=Z8x1u0=i3w$FKJ$~*fHld#9n!KaBkYQ<8he90U6
z^OCu^|Lv~Fmf!XdgBDG}=%>az%%~j`MJqLg>(VW9O>zjd%y;K3I@pQQ6xoK18*&lO
z1InCE=l5Sjw-lUhjKYQA^(3eT&<6E{yU>$2BY+vjOZFe>30;eK6}MYf1Wz@z(=tSu
zf6z(z>{j~dZV|?M)-c#Yg+9b`6CBoye~|u5^&zib2qt#kz5YeFFhJlDl3TI(4`Zsh
z%oUe@5j$A)Xn4AUo&IlObA!%7dmV8<h!xad!fYyT<=Nf^g%yaOZta1(MVew>+e6yj
zc_J*R&eOjDy`Q+r3BwX3080*)m6sJf<k>{ahQmEx0xvMI%C0uF%ZCwF(1ifH>Q$^T
zg1A!=&>LR)BNG!Ef>BOG$7LNqy=;r2^VuI{Z-CLhH>W<p5Y}te=naNfss}Gt0Iw81
zCS9Hw@o~WxFqkF+acC-&Du(~=_wv?fhZ4E~Mg+Jq(I>GyT<ud+jBd>JWS`UKr%tg(
z|7PM-RlcQ;;P8y}mUTi8DhH!RW!t1?STda)1P6sp;D>CXPTEt`TDmoEG!YrD49xc{
z6FBbxT#1&m<#%3;F?P2pbI`<=g;8$A7kw*W4yO{P@6=5S;GL^Py+N*<La*=yH~`pa
zU=^4x%{(ss{UQ@hESI0lb6Th?LUK?Np6DZYt!$@d?~Qlu&(?Rlru$lMW}RwkQ_pq%
zAQ(@ar_e6gjATumX;Sd;)x=NCw#AO^ltlZJJe=co_M4)7v`8*8swk{~vdNe`KghuJ
zQa*PIJ_h<o5PBGldsys|{)L}nqHYm~F=v75<hz>b7ijf^2tuVLT3pQ1<eW;tXG7ih
zne-TK*pB1qocqbz?~PnEg{geY->1sD8OVI`q75H+gid}=Hxs$sf0IifU>D%JIhNSe
zn8Ee70Z5`w@o6ymZ|?@JMTt7J`(n3xmHkewIO~?LfH1x!3yjPVTJ&1Iw&~Q3dH4kJ
zR59E_g=_}b-Y#hu&AqCQdd^FDyAQgrNCDMN*<bcx0#3FPaSxUTe^zq4#p#o6KdID$
zE$>XY=e~S$h~h+KM2#>j`tUEixrflcz~nd{cfTT^lJb8gq6i>&2CnbE=e_GJR|4o2
zcRMaWOi5R}8^a|duI54nB;G8^hL8REWWEg(S&(xNfwYTqr1PcHZ5_Mz7ydcJv35aW
zApwOxd|!Jyz}v0At5g0i^I$XkPOfEN(&j4d1mXLX;|g@?_Ss<%(}-1MH2k`b4e}yC
ziA%{1a5Wh+aj!J&`x9U`?MeAMfwHN??%0V=i_K1#<hA4p59L(Ai=z^4$ey-<qupW8
z23=!?=wYG#;ZpmR@<X+sfRA_lgYlLz>sHPjq+x<JqA?6`jokXG!&Zcs(|cu+&iE*5
z-qmhr5z3nGOCtQ!DrW(sU@pZ(W#f_F^c9kH_*Jdan~Xv4hDH(v-h39vsFLL!vs`eD
zo;>B6yRHFu*FTK3p%9ly0i~ED*&1}shk43SURT!R+sMG{kP#+Gy|_h1JWhXmbEzJO
z!LoQX@GLPkh%*EU#e}QcJxI_OZE_QvV9!@^VM*a9KdB*QTQX<fiICdxxZ5p#@Xs}x
z6ObSr5PcI3>v?A9nEJ%>e1W(}g2>|IkFbN!AJ%)cmcjnF&bLp+sqg+4u4Szk7^39e
z;SHY?rQuvjILUP@V@?e#f*-AuP!_E>jCBm*E~faLO=xS)0CfmIfwXMcmvoVujb?1h
z1^(~PV!<`4!iOB~2=0W-o|p2@<O7@&uy5jm<AfOrZI^q0s@=C#%N&aiO<o|%zsxK#
zuYE>S6gi!FZJ0g9T(kW$A(>^YTvmwnvz4*u2@!9b42bRi8eTQb*PQbQiSoy9P`y9d
z_2}qn51qx9NfcN_ZC>}X!YeD#4I?94Q!M98D*5ZQ6?Ojd+OTl9`w){oyW6hYN-;vp
zmIM^9?e$N?=lsU(ibc_|(X};wJSN~TY!~5S7k85#O%XK$O3h$&6N9O^@bKHFYRcL8
zKMYx95GxMcc}O%eMx5H&voM~u<#*MR`uS~$wxYQhy{f;qB*p|q7lLW%?tv4(c^cPa
zOyAtGFHP=1<P^_QgaIrtj*K(`Kaf@+&t&FIq#P>^vyLbWu+!7EER%%q3u|$J{T+m1
zK-`Z6@Qc7=JLaAq;xU&WX6B3xKMB=aL;dHq<IJe$4BQRYGKEmGkRR{*i?mB5+H_MI
zg1tZipBO`V3GES*VJJ~><8r)i|IKN0x|a~?7{FaTgh<+QlSbmD;S~tF%<%((R({cu
z4#Azy^TAhyeB(ktrG-BFMGgzutn4LLnMLOCXR{yQU5mIhu@$j<Hm5b6I29QaZgr<r
zBCj5V?C^NgeYQIFv6w6Wq<j~nrKQbA9GS$L7;icMSPEEs)-vlsS@mb0Q?OCDI>hp4
zsN%{Y-=tcNJxpyNG3t(Epv-RR&e+(%@FD4Te9&{;p7L9QKf+K{*smR&%dO&f`!E?9
z*$;uF-umfZU7Yu91mdW#jF>g2Ya8zn)uKgObbL$QJ}CpaWZaG?4{E`I%|~iFNu12)
z$>eHTG-Th>w=K#*66M7`2>-#%vxr<36)H~49&QIHPr(Vh%Zn08f9$Z)qiM|q({}=+
z%=fnhR&FUqDH_I}3mtieho;n5YGQ-QfnmzEI)Xh`vGf*v1Ox7**-sf%B^mxS-YZnT
z=d3*GBU&D;V`OEu|BkcIvFCq<nr~_CoY_vs<9tEM*c?7d`}sprz3^&B%GIH(sm#GX
zV!@EP!T0>V61C}BHhv2XQt=@+CPsCv#rbeAns)DAt}stkyb%V!t!N6)`VwY5b1ZNo
zXe_DItemCzL7y^dWM7Il?3BIJgnDKRelT577iGutf+irFNY!soWJ+Yx-QZF;yM(zC
z7^zgo-=+x;{++dXf~NvM&2FX^C|@>+;I1Wc1C=o+D{koK1o*-osGI*6V_zNAX7{Zd
zinTzY&{Ev3#oevNp+NECv^X@l1Pv|4JrpPuDek1WySoG{9^46@LZCO_nR93E*E4f|
z_mBJoGw++Mz1P}%$@4t%{)(ZB%~Lr9r<iBM4?q6AqJJ(1H7Hp~XWdb6{$v>|$Eop&
z`L;Y>k*L;Dv88xgkEghtKz>hO&l$S2WGa4)e<!_gHd(*8q*&FrQqs+IA@rez4DKCO
z(L&%PDRcV3-s9FTNj-8LpRdz0p5oQeohD7G!_LNP*aye_*s&WOs-y5C6IFp>TS@Tc
zf&H4pc`Y_t#=1CpPLJBYKh?w0#?jw7!ZScb9x<Y9bo;JdF9J=>q#H2;@q=q>f*lS~
zEI*8pmfcrr3c<<<<KWQvt#1$&wo{?4ECNZH@&hw5Fzx<RA79{PYWe%rYqc#t1|0Dh
zm^8P3bA_O+UP|*YE+f;|aQ`L$c!rVKfUv^G^$feg7x1-{nZ<S#CTGCA_x9}kX<M<-
zxqF<xEl_>$ovjw4zXwX_DDITC?Nlcm$AMXAF$VU`42sRYJ4Ry$!I6-agC@_`iqx(7
zrJ<iGUr}2TfFq_@fq&#E`qya_2piX0&4%Egaq4ZA=rdw--Rfz-;Jt(;KhF!Onnb%K
zb*hGCSh-$<-{h~8>D_NQ+T;(2uxKwg191@=HE9b9>$=N1dt+w{i`AulQ+#V7J6jZN
z2XVeIq~0lach8M-uyztqNKIb;+c;xUY8=(q8weWCKjHu8l%+7#pRQ=xWQ-|O*(!3z
z6>^p&AxoRO?`QD%BW99am!t0eIV_h`kwm9kQG8ev$+0;i6U;$+7uvYaKzTA#E4CSN
zbw;mEN+#8@;5g|xWZBaE4|tRaZ_kXvSwy#`Uh&mKLgioEs@?ZkV51{xy8RUK{t(WJ
zlXR(HE0B0zw=yNB$_~<B5qZn|7p*CKziIW^s5A<MJ(&EUO+yR53;k%BY6A+T%%1Xm
zf7kEsAJF7r1no!a_!x1WVkrAeK4N6px^rlY<N@_;GVx&Pa^Jj#>zVw+KLDS&HAjgJ
z)38W7UBpT;oJuKey>shslbvF^LF+RSBA%!o>JYcK`ng3V=fF3)c|8?&B!W2PqwpUT
zal+;Fb&c&o6CtX+C~;_pw3a*7FP=$R{V3*?gS2x&4gw4|ea9y2op6>cX)4V;5e54+
zv?nGA&)zPszEs~M`=`A6j`lL3W+i{C9U6X)$<jXb+)1-DE=nHO;v;xISfJur_xk|^
zIGnAQ$OLJWjP@mTH$hqz<g2&NW|lfnZ*{$x*2!mUg3SPLaxK?SqCQ5GfcOU@YL|8U
z9ZG%?cW?7{3j{nArP${vKzgq=%V60-Eo~+1i8y{khUqcgEvYdkTu&}5L^_Q$QZ}H}
z`zs<4Ca#Ru9<LiaG1ER4ili`|F}}=i+pSI|ElHy6#Fv5X2>hN=t%9G3b|2qAfDX)b
zYR{vzQ|Hewp}TF|bN*r#?MctHs2YwUu-#6sH~s)@6Vtt!TK&|0c>0cBUw19khqdVB
z$yzl9kJf&7OQh=Scv2os+sKsJm>=TgKdp^y7y9{Aef&Ei1U+FZgzhadWg`dI{r&*(
zKw?mjZ<7@T8Nj4(w!`QW6UNeM|7@8*U1fj-ye|rCcFI_Nt9k$uus(9=O;_Q5!Pv6e
zmHBd7niVBKl`|uFQf+Uf;yCk(G@L)^f#8>$rwJVgE3Mn5#B}e~wH!@XcO!ch;Cq~s
zDXq<@kFl5=&(l`tc|oDQWVf2HGk9_>a^3q1cV7D*EvWR@dKqz-T9(^StlE3?EiDXT
z7{q+)ue@MtIMM<oDu<a(IM+0%fYzI$`^GX1R$3S(+DZJGX3V>8gwiQ%jG`jS3+<Lo
zQ@_4=D`N3PslD9{Pj{9vi!tzQal+#zryh?@Ry$3r_`#-Max=V@&CHHUze+7RXq&$$
z+K-wz;Sf~*Zjv#^GDeSBR!@%{Kp2FFP^Vju3rA7cKVN-PbMWh!jp2x}=QUv9eILI-
zJzZR_Ql7usDLBMQdS;_ld>tr`N^}y=15&vJnxO#`bBil+heHwdROaUwCzdMK^QlUS
zse*NLN~<ZC(w{0Gba!|QuadByGPEhy+xTEv&}>#E)LeCp?`a^>*B(ikH3^v~yR%Uq
zJd`{f<5=t*#TM@{Gdny_%#8eHPT92UQu>n95_{d<=`!nnN^l%4$9y89lBED7_KBzU
ziTPH1-LHL?nQ|=onEmIM{IMVTpo6*L;pvNITlhs&R*$IAZyu&w$`<Vw&b+#}1l(vu
z`^{Xo0Tm+3VES?uu(uFf%Q);Qj8X<*PxHN1rnU_>_3Sw{HXfGhE_3P0U!Gq>3tVWz
zP5uD%b=h8&pFoR;qe_k3bRC+{{7N@LCw-=b=e=#>6M|CQzu}n@D$Xq0%J1TN@iyps
zl$q*ZjhZ5<*4v*r@)X;xFh;DXbLpw~l*l(S!>z`3f_(ZwVq*?F-D(FiPm$-n_srE<
zqe0{!xx(nfXWT}E$0$OTCT2Qhs_sQa5Zz^a6bIMaA%6fl2E}55NAS&B)%!SaWT2AO
z&TV1HSI=mt=E7za-I~`z@BGgx9_S-Ht~DPw-^V4I7tm+0BaKwVIox`3t)LQLf;QX6
z{*g>k#rQ^hIJY3(KdgiDF@fq)VtbTL!kTk{PnQ+oUX5V{PxsvT$E!jOM+*PC{cM`I
z)K>#yC<m7b2V(FjN8sbYJd3pr4W7Jw=T7MKm3VQPd2hbGNK;6MP3RO^MprbXBriQs
z@4HM?%?nA@G_0mCj-}Fk82bB)vdhs{vA@Q5Os@Mfw2oS6Sd*-FJ*8}PVQX=L<iEpk
zV;lOEHcY<m4(UW2t)7Y6zx`UGNTT1qwN#H7?@wNlsBFnx88cR@jc4KzM!Xt(C`yfR
z<Lf8=HJ66O>7ye+DV(x}l@p`8<g*L+3qmG<2fy9udV_@abWi!B9sIsa2%Rf@fImd5
zsn?jM{r-{Dhz33{YR=UTxAHH%guKJB7{j5)48GXsC@$O4&|T%6N$pl_6+hi6IR4zy
zc=4U+3Cd~O30e+^(BO1oON8=CBr-O;kC90Qv~o-{d&W>~TI;@56QBm*x|>Vv-5gyN
zmN`DZ0+d4|gjl8h9a9{wEy?lcUCI+pLF{f>0#SA7{L0KgIFrkwNVno7fU$hJwQY0!
z$44m8d7b~4Nw@103AG-0UjRRQFX(bSL{bMXQS<|mu{rnr`rWzlhoFi_m||l%MCOQR
zX#w}eh()agfB7kg=X3jSfCTwJhkQhxkTSyvXIu(LRr@Pb!wt?UkA-)U8fbwPg++A#
z|I?w~4jrvzxIe|?i%oEjY2O<7sT08$o;E5OS;s7685&R@MRc`LMpS~N+6&@P+~XkG
zL2@yalmmt5ZUt5*F*3xNYW~%?(W&3xuUWm?e9_6Td#1f)qq?ZdId`$MQ$dYDr1TUI
z@gv3WQzvTI7qH?Hq#8WWOd2Mn?&@4nH&XCeGO4Sr1Lx}GGrCSsUfN{SxSsXpCMo$-
zDNF5asEwi7iDi;*Kz5LO(1Y~M43$gLy&K#Jf3hEY$qQylMX#{)_{bExGsW1L<63++
zptZoE1>0y8pAU9zXL8>eTfMEU9JeA7mM6uDkz!d<ul85EDt#5{2)o)7%Uye0LH6N!
z)_l#JrY7`^X$+T$cGV15+hl>6@yaVmn-$3;GNw8OLr=o|ch<_Cw6*7#<H7!}h~s<m
zmdBpbx$oWdRZ<2`aJ2*Vu^>1PcbH^?DmLImJydAyzlp=_LjITMiN8L|G%bmKP<;47
z19b3irpt&sU+ksQ>F=CU3m=OEEy!20l~%1NMAf)<Vs8XauC1W3II}>0k*7?P5A!C8
zZ$^IDgdPtK%8qxq+^&f=m7yhMWro}280)iMY=`L8&c1}f`_t-P@B3$nl#Kk&CdWeI
z6`wKsp{#F~$X4kjFx)1ja4+-86gNGLskS|BlHjbxa?Hy)HA<M@O~b{{a;mZep8W-#
zm2f+@%0N2~%fmy=uZE^Cd|3iZ^;b(#y-1m72!G)TcvFp^iZ%&>b9~@wx5dpR%CR!%
zvn&<_Kn-zV*UWS>9j7e2%iEGZhAZgaPgR~x-Y)_x2k}-M;NknYlCzJ{>0aoAWAQRD
z*hW~|{UF-odQU^JkSCNY9o92hcsk0XADb8S3d@RiX8p#X<3JQ;9N=A|hTRvst@wFV
zgu(PzhiIShPBiUu>9mJ4iM{yD$kmPYp*KnQa0qVUo6m|5uSuasugguO)@vH)Li&b?
zoxargn$k%kH9JL0ZHw!|K$D=T*Da8VF4?<%FlKPyl<w&qGi^q_LVfSUFC;1+O!6TS
zKCE#LgzoK9cVn*o*+nhZYhcP>Aeh0aW(ZHVO{#Zza01igY_G$<S$a2qKSGqgSTz#5
zE?}AG$m$5>Kb0(vkavxiH{Ryyle4VHI^B10*wQT>oeeQF-akC5IFZ{+=GSA)f2jkx
zKbx^HF-1j}s~)H&PppE*dx+di1mAEm)O$8y8+c6|Hujk_Rrp@4&4F*FL15F#GEd_e
zuZe~H4f%<@1`-RWF{QU+)Rgsb=;utTDF|8nxhF@%*13Ge8;gssB-}zeDBRQ_y2aWO
zZcwW>P>{4U_(0OXL_9OFmAx4L^J3%BrE)uQx%J}EC$-L7UF)k)>sXT^mq*nffIwk|
zcYhm6^=W4CU22gUr!tEnM7c7_0?iVE=&KUajJT(*sWarV@tfl$8;-$?=bJu$P=}IP
zKO!^#_Nrh7x8bZOl=XEPuIoT2ljK?&Ddk1EPEskIj2wUVk#@e8J6G8_!Ix$Gg=urb
z7L5;a-4kjYM*Acf_&+d~R9a)F#OUMP#MfH|)|fG*X}djg@qOF{H>5wcRNl~+quT}2
zgjJ^%pFIxd>`YBm2zL1=MNeYUV;)lb<`^I&B3z^!4eP?XT2S=ZlxW|!bnwr;UOn5_
zC09ejMHk@Mc7fF%%MD}vK|f)bW1(?-)~*k@H-q*4hN3YQ$LEDI;#~4v8^d&(24>gz
z2RqV1bNs+U1W%8tA`#(ys&uy-l;n%O0Cgn+LqA)a#3tp9SqpN#f8*Ohwf3YddLlH|
z{GPP|9-<xdu1j6)S6fqWLHU`ybwko?9Vf}Ts3vD6*jd9#s5v5e*xk>4-Id>HC_5+i
zqZ5Iq^?oi*tb_qrfmE>gR`hJST_@_P`2i`7h8`WuPqeyXc91@Ls{7p^zzN-s5$S&;
zTwt%QqBNiN7Dih9gM0bsqbiQ~f(DzEi7_XV{lCC4|MidALLH+ZhLq#_sRnh9SFn~h
zbG{n21c`gswA52rmCWPM5wyE&RlK4b1wJRHOYNR*N!|8W-bTHnF-c`c54bAA-t(or
zof=(=+olMekS`9Q)ps4|v{x~AEwn6|@Mp-|)vlhWQTY_!y|wI+VxaY9BM34uB#vhN
z6g_sJ!S86Jn>bF}P_M}plT5CU3Rs%L2hDFmo{Y(>DpRwr1W)KYqZlbuu2FPo1jh#W
zOq~u9?qI%(0N+22`2!dftbZIuN!AU1yvr}UAn#jV)y<Qhz+Dacu$s~HZ6x2A4f2rw
zy3}zk0L#&_q_%dX{-uPe5_Nr|3YI(dwn9jHU-{tX3o)^>aiqKu&k0iI58%;1b3JJ?
z@F&yl?Q4GkC^mGYhS)XW_VWCG;3#v&y`ObMpf~-??n>CGBDdK1Rn_&|vwIlpm9%Yg
zv(9H1UePro-*q87Clp_yqmGF&$Z3aC=xC_C4g%~Z|4ak1F<6OdPTD9mLKjdUhUVX)
z1zpjiu%fG|L|IB5BvH4!U9fV1V8AD*v@>SIJpIo$A9~ka7IVbds2*an(Kx8{bQ<Ag
z*cUDKe{eF;dYcj#AeiE2@`4=ighPN7kk0MG?;=)~^&fuB*@OGAH69|nl&kAx{W(pk
zDnYNl{Tsi8k9ij1$x82OmFQkjyH3^B&@lGPPH}m(vJzF#FLDp$tc=&#iVl-#nr$~a
z|A$vJygTL?^PpiJH-%ikncje?aX=s2YmG#3^cbp{ZaTdt$6Uot=tV2se38?>M=NWf
zhYZu5?^Q~8<-FHv6c?!coF8{??#_yE&KapRFb~;KJtZlaHs=Z1Iia<4xZ%}U$jw2V
zeD-iAQp4Yq(@_YOVHYi!aVm_^A@7J)p%A4J-KZ6jLx_Z3NU1y5EWTt)<74cAx^pHN
z<BGWweC%b!x}3)?R7Fpp{QLd6_r#CYZtscEEgjeP->gxW_#UiN_mm(<)zo}g?#$7z
zLJ{uD1A}a{*KUR>W8Eaao7C6ES@50EOq8kA*TbBRBe0c7^<CoF*bzD_UEQ+vmhpy4
z`ILbFy=lQ+48>q@=N|x4Lj+wppZqE199ZaTG8VJuOtiaD;y@YjHDR10z9Yt+qt|(x
zx;^PBpK`tT|Ias$<2~cf3cII9Ki2-1rEj$+0D71O%sOoII$E*)b^Y6L`8;5y<#M};
z##pm{re-)p`nQ#%@wXA}GPjzKy3tQ4l;0zXP2&Dnmn+Y2!oF<Rz6x0*BHA@m-K%uq
zz~cL+y<n=pZ})(d-C)Rv;$i2mL8Ks>2*+D>8ps0#I++>sD&&}$Yf9=jl1uBlNih4P
z5y+o9I!a{zSIf+p8;3N}=-1{OI|{Q-T~;KMbXEgBxvDq8^-no07ez~GNf4O{a1P;`
ziJYd;=^!lam2sDF9MCJKpRWdQ8^(Qm{=*7GU>4%vF8m%|a@=0l>3D*vU6!gzy5wa$
zUunDcUG0jE3n`f*GULj7Kcsj~$<K;Cullv5;>ZlBm?}Eu|EVp?kxor0N*eLEFDw1q
zfX^`<HoC;AS7>S{M#JOOYhKLm5yU<1LhG_YUJ{mx{r)u0mZ`3mi?mdp;#4os{{~tB
z*Geoko2W1^eNgnl7vSyaWKQ@L`}ybJVd?K*mvgfu8I=~+J^t8%ta{1RP-D=Qw;^-J
z+1A)FZ$M%NurACTq@lZcIqG3lkmXon@9pb(VFt{Y=E0gg=4d1*eINgd`sq|7-GA`z
zy5wDngTO+2X9BOQ(^q&$kwOon($_G8IHLYvfP>xN->yVFTEtf>G~be?K6E?T&|_LL
zPKB@g_5jMkue6<U8;JOwl19~5reZAbb-f@Jb5&UAK=#%rCCy#JXs|Ub+0?5Zu(qWk
zh7%#^M<F!tnG!7iRrtgq(b<X7M&Eid-Azx!HIpOx@3;Qt({a4w0Za<83m@lA7!Va4
z;NnyP@M52e$K=&^$y>7pSe^M4p$z{37%R{iLo*%lE>7d$heK%z$XyF|G2A>$OOyo6
z_KCLa9%-&C79C$86o_pQ#At^*|0YEC-*;7_C+HrRs|COx<NX1=nW;G#m13=$vAtE_
z)Hs%}@^2S0iEGH<6)mIiSX}n*38WW31v$JpJl?2V_Q|assRHN9v2MHa+uqqs@O5Zu
z{}nYRu<sl@q-kflE4X>MDiSL6w70mRh4rypx)zVLMf4J*iN4X|h#SaVQN1q=_(U&X
zeb({`?{P_SG!WoHz7dHooBegh{cX7H(ozrX+{WU7wHUl(*qeIcYvB#`FUCe{_C7)_
zlL|q?J_!wO4O;OkV;Bbpf~y3(H_l;s6NiUdf`eL9@6-e+Fn4^sn5&-;4wI;$%LV@q
zt#N;CG1~g}w?;<GgjwB9tXc5U=W{BP<slVW4$U9J1%xLdnw%<<5I1$#Ty)fGk+Usa
z<&1H3x2;fM@8?kLRX=K==a273FrqJj|BkFP&qI&zcjTv->JSU6jMJuD-&Oc~+SGfr
z)<sd1)n0e~+fK6Cw~L>zy+j0g03h(|GXwP~t#=I3UCC4X^*XXoinZHx1_l&~UbkqW
zsgk;z^mFa~939=xetqU5S-<gFuN~+-%T4&jv=R4}fDi{;>u($WwfQnG8;rAad4f>F
zSK7v`nZU^ty0_<Cg%ApD`29r$Bd;eLvwt1|n&tpam@~@L9j{57gqhutIF@N&;FF(v
z8Z*uW8FAqoTyH%2%Y1(Y274}H+~P@1_%io~Y74BOj>pl5Lz9=E*Cye+7vlHQLwbwP
z!bjwN*tYwWLdg+pqh61tnDMz<d!|}ol2gjt0?D>+hOq$ZOaPh{-R6H7)l{cDEjFvb
zbmb?)zZ8f+Vo6JDy<Dr(7dV0D1n$hW5Ug1iUNvYv&Cl2{DdQ=XSE*}+EF-IGBqcwV
z$zYChXCXGapHoWpB{|!AdHhD#FSv8vUnmloNcwHE3NNWSy`er&%jf>?SAmS{!CB#X
ztU!~o<h2MD^g`>yUD#PIjj^J~Q_B``MDf@)|FQ#MW~zlW+dituM;~UQQlzkHs_y5>
zHC@&JS(t*w2H3zB<U0CFruz?oa1i*O0L^{<x^LdF<4Od!Fu*{=WE(S+>IaY5Oq@>3
z{SP6XZtn8>6U;u1HY49oYxl<bXANv4x+kHlS2Z|2<JZ^*#M@R3UAe2vg#+2%!VWpN
zKEHea6JYe+ID%`1xZZ|z!`ea^q3Bb_^VbjfYa#7?kMZT4^{UVmkusLnmUx|x&hFOF
zw4m}@uH*n+=?4@O73hA`kBa<1fPC1jgq^|7o7ofyG{h>#>BsAzc0htG$&yrq^F@2A
zDncSvXu%%Y&2DR3qzv9GiuRT-%nMK7><l+Rq(<(2k8OT6q!X%SA2iTBTOpjZMl4qZ
zF*FCO*1k=U0|rQ9y}$x;$5MnoT7$6H)_0#geg%hT--X)OBtc$kFKl1=%nDFoKOl3{
zeVn_6Mda|G%tto6cDYm^fH>){PutqAWcE!rN?OyBoLy*L!tRQG(c@OsaR}%rKZs!*
z+j$eF*`UHw8{YSNP@vM8Gt_iMV|z={`)TIy!3yL5J*qs99H4Fb?mPG8BEaE}M+o1?
z%p!{FumK{NN?OmZ8rf;}wkMvPc<@rJ2Z^>Iy}Ipv@3PJxz^ll=!&7dloHsm1!YFNh
zvD;g866&M}tVwht?|E{V$lrDWT!PYwPj1rM%w{95yXS5$SE>bl(|t3hO4Oz5%DtUT
zb^S}jx84FSFsZYQyz<u`V`^F3uTPU`R+pDSUKKBOo%iHo*jU9=fY?$veI(Cy!T%vN
z=PbPADIbNyO&{A%vZ@PX1&|tg+yxcY6Eu^*ptgWg&n(NSR!uv3+(r%f50<grDpWhY
zuTqarT{}NR&uqs!e*F(|Dhhq;^0*18xe2K~tW0jGGk6za`DHbxpGM$Q^d%r(Jbl{;
zsi{;uN2MRSqUB}f6C^?+sKOL2QKnGG!8`Wu1sm7hM*82r`S;eImkdV7%Y^!WX3Zno
z(Uarq`6xleY?6Rlp;GB$wT6?a<t+4d%a_e+o{UiD%K@<yL+`iCy`-5@SI&=X&JI`?
zN5oamo&`kgtT3Frw{QJw2Fp!B|2`#aydTd*8MG7n3;6j+UOzX$k%+j5N#(4J)m5v-
zd$%^YQjy5AaSR@$wFj&nJ-FG?YiNcsBm=cythKlq^XGxx+p&E=^SWV-Kd5Z~537=!
zA3QQYAxW3JYxHIAO3PFY%=zJ|yPuEHQVy?srJ2Ep(o7d#B8okusDcHq%jF#i<@&y0
zr2YqEH}0d-;0`(g7b$hO|2<WhxSR~_I|=jW%0v2W25?g(WD14}m<)?4&q-LSA9~Rb
zc2!`%x2HQ3x0ks*K_7>Eo~{2*n1vLwo7)>F1;dY8gdyRzWIi@iZz_2bU7vwsWduJi
zx4ZuS9{&QfQCu%!HnigXA3#J<z3^w#(fgvhqlPi@=pBkOAXUc--DIuqwBYSarc42b
zPn6pRk*gzOV0P9I2~H<Ji8PYX<?4UuwtwA+@zsOfR<aQXU2``kX&yI@<>@J-#VszT
z>VyZ$V*Dhrgzf_r9rP9i`gNb+i!@l{SC53q&g+hEZE{_`qiw1DcYv*$Z)~G4NXP$L
z?a9Ai{2FHAd+Z^CE@d1GMrH7$+x2P@M(eM(8{8QJZo7jUc+pr!Y!|+0yxgMQD<ihg
zwaq{&W?etW2rD0JAFG64goYV|Hd112KQMogrvCkKJx@(S2l2pEZ{P0Dv+^1qzG#q7
ziq{Mq#qFy;*EyV^rBswaKBx{%Zr^l4vSbMU*!?nAB7$L<E2)Ct(wZ4_>`|Yrlx(>l
z7|ZVG{E88{XUfs9RyWB>$gyz%u=$MV<%?H49KroY11ajQbN))}n9gLOIk98M62Q4M
z36o*A8$o_2+o!DHSs*4gHYwY`a}L1AJ?STt9?j~CD=Q0ziaE{BEX@s&ZR3!|ddEQ~
zfp`phf;Fp+a_ubmNf>i|RVbBOsZe#Dv1nS~ji138uJW&3Pww1I^31~N8JYiZMqw7h
zYD{I`Ol(YEEPA5P!SJqx*Q!9BIV|cOh<o}@`gX~_^z$jt$I@M6?^r^q0NBN~4UlCx
zmDhVSVSP+zEZa0Rru%<Q#KS7qYUUSbK9<+463zd5*Y(qAap{-BGsnqiCW-*kQ9Ehk
zDWQW$JkFL)kvCjQIw4LUp{zAu`<!<q@O$<R-Ny)(j52CC?pPhw1`WEZ6zktIyb}}-
z)y&j;Q~LX;Cgv9|ZoUD`BkIn>Y*m3Sgg$z8<uwWLQGxr`k_zoMSjt=A<B|q0^TZ`u
z5^X85BajBjp$UUm`n?l8>zh?mO9gI+*RL|_qInEO^oRZX6Vr4NbfI&yK#H246ivSb
zAI4#hfwK{Ek#A=LWL^W*5D@uZ@Bg?~{g1t?a1)l`u8&0HK8>!9x6h__?)ZY2J0D*l
zI^AS3`FmoC#{grxJJj1v_@n&jaf_7|(5w2-%3HB4EV_bL&(=HvL9Vb*CRzX97XOY0
zf?SyH&bsIXx5S~iXk~F|j%j#_WL-YioGVIcTe0l9dYKB<r``{LbFTd5&X&kh^`<FF
zk@a^@DX*;?CWLT_3ioU#=RUmXWHlI&xN)7(+QbcPec|+#N0lo7ZPWy~DDG|&ReUiZ
zGp%&Ld#`(w5c1#LJJ`B2f{R>6gGWLfb`|AW*ttpG1hHWU`n%H8F#F}l!Wol0GGsO1
z{fGd)KKZ>grFI6qtHzul1?@5nx<tC-UPGjHsiDIHG-7*d=c$pJJLwSb#@z?^g!xSa
zt@Rkfxt_GgD~UzU&*#`N$rlM8(tjqDl7-SB-Q6t_8~qC@A)YVizZc5af2SZy{C4e2
zEiA<^B?f&RQv%<4yjlC(lu|Ej_9bkqIo)dYu4(-QoVD%eRVbO<1YGXnOSO(<OJJhw
zk!2?8Yx8bHCKer_8J1{M10=n9Je^9Nw{j}FOkbIxFO8PtGF*Q3F|}k<{!FDSeTyuS
zzeYY1F$|!+V57$%`4wUiO~`_W^gUN^`aHHXzzF8&myaA9D~$H<cBQ@~--|56&wtoB
zYpR!3P?%-BP%@E(YhPOHecUX%$1<mQgl18kZqZpg5{DTy*`#PT;Y9!?lBxLOeNkcL
z{b%b{D83DK;||}^i?qH(A0V7#Z?my3hHFsQUfP<tu|o{Az;${<=xCuWz6vS4gBJ8Q
zdOpw*y##svUUQC~a%_T&)87Dbs}^if7kj**=3!vKmaLf~MjagQL#j!t;o_Dq=rp$6
z<loKS_MoLm&&eg-x#C(=KWqF{a{YQ^JwwrRs^(=ynLguWGoQh7G^FDJ05^EtsTRwe
zjyr1688Q7u@Z;EXxnw3$j{fD1%+@=OsY4+sfqmMD8AVMbmCuG|bxt@U{e0{AB>kTG
z1}%;ClSy&V8Sh))G=uDd6fQO1nCFYvgOj(5QY9c1wpxh?6e!IzK7x><Q<)CrKR_Tu
zkui+@8fR;|aqcx`6zNH0!s)y_nKOH78D+E#$e73Z(<)M#33k>VuJP9K(GO&n0W(=-
z$oe;kGMs@2DUjFWST2eWwcTqHIyTXO;wHt$!ao29Gtej1asSDNb85jbz-6CnCnoMi
zNrsB3csrizq*?R)={cvr>kK^POTc`q_KX6Tc3{O~;wyXSAE-Am!0cEm;D^y5U2<9v
zTi1RR)|`{9g&g43TCfRGZ*b9KXYT5rFqCUFe=uI0!7bN`SN0H`{~<1_PcVUPlI48k
zEg|!Q$i>Ic{JCP6Wh=A=jKsx{P0Q}h5kyj!MHUWYF$P0W&)m9_6K9F^*y4QD>#56D
z=Wc1@n&v3E#?-BPYYe7{ccBt2qKo&tQsWd*IixW`AR*!|F7$HvR(@thDZxS?D`tm5
zW%phBy#?N(q(~`uV~&x7R?i2+>5OPM#Yed5?o%zd+KBS{=oZ`cmuX5Nz~>Sko|}S;
zVr+Ly7@s0x3%6E#GbY7OQ?s`YeiWh3`uPu)h#uCnwm@^e+q0*T-Tl7cu)OElERC(n
zjHjHk{8pRX8cNy{HjM#f>(5JbN8X>7#|%CC&O1<vW!>3{4H~$<52!=YA-21f!qrNc
z4X%e-FXE3Ef;<2o(k+ow$S63{bDYpL@j>lTi#kj5AHWl)bfOBr-~%0s_qi;pbDG}w
zN)g%=U)D~km&zS-o6a?x4}lIwvl#_O3hrQU>L=(X(Q0o(Ca%$Xps?}2_dU_iCd5qh
z@`|xpw-5dz^xN(;KEfZik_kx4;)*CR%@R^alR`du23kQWFk&CnK+}fohif9eiyf|L
zSsM|po4_j$tAw@lwwpdG{Lp)baiq(OLb+coTK-xyg$q~Wh+ozDkx^SMR4UTPg9ls1
zy$WmQ;hBOB5HN{@bN(+gd4dE1=RRIN{~xlr^tAIgr)Hgq+irX~5rOd@zQ>%Ru&q7b
z5rt*qr!i~~{~MyQ*Z|xelgmo?Qd%XeW~SvH%Myb)rm8rrI8J0KV&SC6x5tcO@}$Qo
zCY{N;xj;VpOI1)uOd}hqCfvbs$_yFR8z}jC9lzlyd4(*Q=S3bzV><hqg{}R#yIK4A
z57fbkG`FM3**I>P;Mb=@Q%()apM3ZlEL<n31I5Y_m$ruNgtI5VJjGlaTYk=qDXQL)
zfi=IahTdb<Br4xe&E~4*g2_ETE1*Ya@;0e22g&zhYZHDf8i8t^B#A2)msIQv2hNO5
zIDpAQ`s|o4e!?;gX8jJCdNo>kY9u+>4+&ofi3gJQAqR6O{55kx;fJxf?v|is{#gF9
zfKL>t;_j#HFo<7kOWGnTj`V$dbrSnD9S>X2P0bOwUndta`>7D*s2rs}c{Gb}cNSn6
zu|MLM<-6nT?*>E#kcH{@Gzl;Rxlg`xW>?|<!2LaEjWsCwQji-Wzv0$Y_lk6r|M7y<
zc=YG3zJ_`ZHusO^TOl`Yj+}y|Dk{@+g`<bgsp}>E$#0YEx1GVB&cAc(PRW7<d7gkG
z$Bm}nCqcRD);QpF_5(|N^EV%whGbPJ$e9jI+G8cnt>LBS+^$S3>Qv;GadSVIuPDlx
zjyQy{p_c8$QM!BQ`YFw{+ij&4d%ntYMXQ}SR}0zSA$|z4vUVB}y3$lm$bqCMGy51B
z?(P4LK7G@3&D9JfO*T#!=81o&c&JkJkl>V=jh+`f65_j4NSEOuLh`CYX-!I45NFKl
zRySdXo>R*L6A6*QJACKM2eChA@k1qzlWw@`e93)rCY-`!P+HgSvjp<fzMq@qyu>69
zJ0cF7*KkGN=!dw02@1eSMd{v`%iI~RT!|2$-&AoEkq2TIbQ!Mtks&Gy-clx9O8U{P
z*Y@UfMcULDi9xu6E$EF}effK|F1T2;<E%W-e`ivqD6+Y-Y-^Z|ZDLJQprBKxE5K}9
zl$fPGcKgHYwT%3_xF3uCvrWrvrd8Dlr-UL0Z>`Q}$&(L`eJfwZOZigTemd+x5T<<W
z049$-y>QLCOKZ9Nq3+m0`((;ypdk&l2qAhAK1O~24yurEq^<4i9{3!*33C1V^DF!X
zmx&A&bXKX*{+?yhlPb~Kve;OYSCbdrq}Y)14N!9UZan+31}N-!@JlvS=y3>r^#d1P
ziOn>)kolLikMRQw)-%1WeE?0qVEW539G{W}+pd%--Rkc;)7n>4^!QyvimoW8%&Z;K
ztg5bdzl_D&T47Lnr(bMj^L}R3R^uwt+`RgfHTCL9W`sD5uWA5bZGq8`brU%Y6`8o?
zAi@FFp{H4^p3)>O6-yQHcL}>-C`$Q$igTDgg~kC<JS9fIRP5#+Gd^PGU=@DJ?9tB_
zyr(58n6HxzncQ!ETx<!)qeezBuOIQ4wv(L1v=HTjM!CogW3_?rzAdmVxVXlHB&qTI
z1JOhZUT3mtgqe&1&0!D;kDa25&nq5{pT&N7Kwdr*7f%nx%_fb=2Gy(12}zVbmi}=4
z<bkqvhXvsyb1jIB_!xiruwA{~J#N8i1)kutnz=PNGj#JwuQQg*VqbzB<rn!^A#X(i
zgk3FTG6ahUGNiRp5u5zRhMelm8X~y1n#~s-_epyw^v-Db0|0EV-}a!JzY;p2uQz2D
zFJy{Kvc+Btqy=zYSC99>Vtl`53k5h|v)#;p?=#}gqWe^f|Bf+sikwlP$I|3uLZF4B
z1cWck_j|_*b8s&u<w$l&k3;1W6A#ttAnlKHQ|z9Xu2}Kolq%06wI&-0h~7FzBWP-T
zx!c#J2w%*KZlrRrUB}E7_{Qg1rnx$JSY;lV5Atd7=SF_XwWi=U*sqw|cc*(6NIdV5
z=GuxFd18NkHOw4Jo{QlmI=0e6D|$3)<>0-b*-Hh+M!IYI&`c_f<#h1*z1xV!(eANG
z{y-)w8RWR^^N)`N5+FTukxE8w(-++?u;rI=A1m<sLV}<0;<||M6wcP>N7YDO{mw<8
zZnKn>XdJ*T&S^44<L%qA-knd(*?J6*6n;=TC1AemMvI-eHAu~`S!MbN<-%heV9KZ4
zjqtP4tz}c6t4*RLE9>Fni=9Fz4g+|bZQX3`1B_dnLIE_FqQ#RE896<F^TI{@z?T#L
z3e?1<RM2Wu(PL)QlAT?@+gV7ut+wuFlks*fYCP_3F(q$LvFZ7_@E<_3#yFz-H|0V~
zbWN*7Px1{*=l3IbQq!RyImx#_(svq;R_dYoppO+S;V%=IY~Jnw;`#XlIEFkI$!3mQ
zwAR(EaduQ1BR<a4;wA*M&7o1ZrbN+_29};{sf4NC_{;lR;S3R0*k?$BhljG3hH3;^
zjA6N#llSePY9;+4CHuA3-gH7<ZMV=~>VUAGEE4;x$>sgom+sbXJ>5)7TQ1@u^cJxJ
z9KXtTj7ycdnQkFD1MRN`bdNlu-qlD1aKB?rTOik`so;NzA3c}6YgAB*I6HQ9eoB=B
zGkgBrp^RDInkhu=x8kFX*jnuvN$tR)mnt5|?Q0Y|86R8w4+Px4G__ZuR&6Iv1W%~#
zu2<+ACO06;$BdlWn;2R{mw=svIT{X~o-~%Y2tl<N0UbG({0^!*YU0li>F;ErlGTW3
zfeZ)_gNjpya`ORavki#!2aORga;8F89VAsxijiV9S+Ec})|BkYGjFZRO}B1#B~9=f
zElEkwB-}D@vka{YGCruP%gs<#N;k{$VcITgY_%(p8iwM^RVuK5ao`kflJc>dZ(jw~
z&OTqZN@A{FuuB<o)WkIGjIW#>M@?{UrenX+PR_9hTmIF5#nGt8WD``B$X0ODUv8;M
zq(kgecwJpel?uz&o^e{7QwVI;w9EPDdZ8p8d|shb!|@H7;_B+SR<7zNkzAKVs&OeQ
z%83EE8gne%nF#dk_t#(rGHJjNM2nYHer{5VNB!suD`_2#S()?FX1~Py9pK^pbq=p2
z(YjwbnU*;LGDpRx)jMwByVqUw^pj{!Nh{yW3(|ekAtbB|Emu``t^bqLcj1NbHTxEY
zp@tGu^l5Y&9Owz92H9M{shWX}M;==%2oN){#0vWaU7kc=R}^c<a;z3irRd${j)yW9
znBJD`4bd>yR<%X^&MYjo^ELZ9dsH%SY+CcUiAnH%UDn4tT+#uQeWH@{BQ@*NF6M?N
zC1Zh~e6ep^q}_Nim}HDj-u={m{aJR+w%i9@F8IDqSPk}DHx^(?cOeHx9xHE1G%hIV
zoQ!Mu>4Ws3HHp`jcXqzyEkFmtXS*^hGNHE|4!?|~)b2?#IN-7IUdhQDM`Z71Hx47^
z9^hgahMn!1jhjoNh^L^O(k!d_Gt>O}Ee20=HsjstnF|Y)$6-PjB52c>^!Mtdeeqg7
z@s?t5i1f^*vu0rd0&CIwwp?*CNTu&QNL4|_-{9(6pO(D)L;m-$^T7(+^}gzLba{?a
z4n5mKNPML>%<Ckt#Tm`y_2O_dE*>LJqiww!CATpziF@kZ6T|YgdU4fwF;zC8y;b>M
zyTyY(2rTV)(T;VAb1K-zbgDPaDlvRp8^o&e4jx1HA$awK`eJaq-X%%+ls^Whx>B)<
z&{T&dJwJuSz*I`Fy->BbdTZubd(wE-4Z%uJD>H)CIFBh7DLU3LJ|!-q$%*>tDCXxK
zq$y@Slwz+=)SJIbFi5=S2MlQ5n#O5<ohw5|-U+ti-CtSjD>K+GXs(E^1+rnDLWL0;
zk(pGpg68#%qqOyQ-j8&NsW%95>v8Ffh6$$AOZ8^%eI1dsSm$CBeXn&)22ln9bWLqn
zBj#93pzrH!(Lf<05~JmAcr%;GtSfm-Lz=8o${<}!KU?w1L2%(|R6nKlT&Tao4+ZRz
zdQ~jrtDx^mosv6}#Cr>^VOg(!&&B#neCEiaGc_A0QEduoo!)D)!rVy`Me)l}P9-Vp
zCYEei;~Vm{fKXE|z3=b7YRB=z28EDy*OCR76)4kEh4MTe>!PLbXdNbgte15R^iHe%
zmzPil#7^gt+ritZOLNkL<2hjn$3q-zPX*u*R!D=`xMkb~5UrMXBt9N4|FGy|4d~5#
z9AWHlGIT*gOAhxht6((@ek`LUCc}147NIJ<R=?c<G(M90m#2Ev^hKrS8h2#BQ{nC<
z7Y-koUf!lOwbdCoCW%ZM(psO^8v~#Ar3H*;^#9_)NuR74nzy8C96<4<$NHeTk28f%
z^ODcI;m_LJ7ItAy;p1Du=>$()Gkvb0CP;Id?Q)-zgS4Zp8<SDWZsy7(yb_{^4>#%=
zD{7*0QS!4H#KcY>2_P3<irf#6ZYD|<(@k-)*+{Sd01U)_&g`DU`e&l^7OT{6iyi9f
zO^*U@GmR16z1pj&xACS%<*mKDS)=oTZ#Bp3X+rheqM;9F$`iZIs1TYFoJTV!8}8d|
zk9L^&61P7-?HHg5ysp)0nUVB{noyN9?q7{K;y72zI|Z2*E#;&Kl>zz!O>WNBo`$|l
z^;52WRx>x)K2h>6k~p170}szh+ziz+XxiMI@7|8ahR{e|P>tgojlqz?Z}~d0^Tbvg
zQ<XV=F=87J0}e#cuJi>ACqI=gwYoNU^uxE?@Oc228xCVoLgD_NLSn){*4>0;MM#=@
zd%CZ)IP=91l|?GyLohgHDGuf?_uFW;_gY?+xF~Gr)5{%DzBjm;B}uoROk#IBfR-L@
zS&ggl6+dixr^?^d{Iz94A2ujK6QeVI(M+Q)sIE9gm87_oqkxN3;l3*){?BdOr?}=g
zdW)3Bo+F#|b&($61v$WjG-I8HWY`>L)~}^#_bwD$gF<=t6-sl*$mG8>MR}|B-^uIg
zOri}crUIenAuE&wL<ug6qu=-u8q(Ku7grVFw+O{{_?@~f!gHzpeY8&(1>63b8y<r2
z5W}n*oe}Q-6YFQFfp)E?bGF4h(?dUDW`{oJpxtpAO=5oqW#IC~ps9b~7|>-5NA!K%
zSHHCYb@%a83`S%~Au`hV(T@=xTR(!w4TD6wPA>fAbJGDFyVB@G#?1RPrF-@|lc;ri
zJ)CPh<LQ!8HGp@m4Ziv*tE<WGgWYr%^IFmcYy{-bE$~=~oz&!{kh9Jk7ML-VMP93B
zC^(L%(wI4Bs!DamF$0fwqQ{JFPAT`eXF2`oYx~7=j`N2I-)Qyl<FilA&0wB#pXb4O
z4&rl>EfR$X=W0SRqtPk694ZZ*IGhXsx|Hn~uKmjuh3d`XGliio9Kx$LhRdR8*1<>4
z>6nL0fs7R(UstV|li|{fIaIVO`JpX)i1OJ>wt>v+*4jJCqyb}-)A7i>vx{NHpOsBf
zn*j}PakW|cUNI9R?*%K7OnoWpj?Un+rUm|IUn7ReClZsGkX16>LWg+5MS5?a5db8#
z&(W*AeRCfBbq#Vsb|r6H?h8r0th!CuJVnvT(w}=qkmItxW$fVC6<fPSbFVssyUGwN
zqiv?M-p9+^=W)judpEapp8t2fNcs(u&xAv@f<ve0#?430+DVZ5=UqCzB}hsMsPyYe
zO_HK-SfcdU^yyZfJGDAsN+e7%%`d}Q*`^kc%s%P^6YUq?gNyMkvrhCA_p0a<@RTEW
zLF`Mxdek56*?(%EA6%!7bGRlZ)8>Xj7Vg91!Cj^s<r?};Q#Gk1L(27vZHkv@%|Jft
z^x#i7lpbiXSC89l`zfbo6RV8SPmG(h)n(}=uZ^_JEh=5?w}3T_g%otSh21O(>*lZ|
z>-i27b7V>ZPw9FndC}V6_9T*3!fVH&Y*u5uWHfF>zqe~7sl-9(hmxfg)Y}xS3^7M8
z{0iNju0-p-m%7Mcnx&tXRtfY)54hz;C*5dKJ3e6)ox~7hP~;D=S0mL-I+IJ*EU_$1
zncayjHOR!zHNI*-s3_zq^p`;#Mc0#XMUL)JAAR3`D3H#R{~nYJ@511^4zWsx>DY?^
z4ZT=l8AA<w)875$P-V1pc>Lp_L!wQSDI!8+k*Q9UE}NTbFvU1pN;E?=ii>+xfApk`
z>qGZoHM{#nDj(z(J*{7$P<A#-D@$t@J;PWN$HJXq$<55XSto)K8+=1~i9_|Zls$<F
zi#D{;JUq?$J3PXvY+b$urn<aX6|39lCVSNfstBLUH!K=UQ@=C{#3g;h%J!H{T<?42
z>?rHS9$2mvN{w7ye<{hee)4c1VI){(6cy8x&XHSEY;qIZp5#0G9h4TD;pp>_R<B2m
z{rp!bxLl1>g?n81#j2%~X}73!?n<NGw624h>TPKt?gZSiFMUR_F)3?Q$a1*t(OxD`
z1XM`#+0s%#+7<7q@sg_H_0#xXaB%FBC$+0tsqDD#OZ}4l(a}<09L8#>)@WYqgUA<U
z(XXq=Z_sx{^umcxl%3yK{sFAWjHNwgHUbrJN$LP{B47OTd7w3+CA<5gn1b|~mM;B&
z{}E77E1ouuLGaI*axW<GY`bfFd%a)tyH=w);obuYJ5#OnlqNc#Z~(z(W(O^i>d}7@
z`r~V!5~jj++h#q7lj?rfAyyz`I}nZAAI}Ik(*f*OhZX&#Ucfywp#+}GD57V3le^bV
z*59VB_)G%|D7a$bt>zBtpQ9hLOIV5(wa9El4Ie4Jsh<_35NxOor`>o1t|=>jp|@n2
z<RaOKN7L!n4M2578xR*P{Q{kI-wU_Y&0LhWKXXjejW^y)u1^@b@*0X}im6LX=3+Iu
zSXv_lj3u>)UyMI@%mkRy?y~_o)ruUH%P@ZG)q(2X$ZUOgPNXu%-Evly@^3dEWC2SA
zpPi$)tk1oF(+Jf^Un&c=vch_3sRFpi4U&FTe?N*4jH1_fNmRsnQdLS^n{H*1@OA}s
z4|3u;&Yq++C)&I2)@*9KRW{UDA1WIpTumkY_CO7@lR-1kQSr1t6y>>bi{B01)3R?e
z8GoK)bFEyxvMkD%+EV3>jc53lIGNM<ws8yf%H6u&Xa-z6+8%9SxFX4E^*~}a*5W6J
zalj6DWZZV_CiT%<%-H=q@F=)*akxmWydB-FUUS}=xa9eNS#3&2$72sUg@{Pyiu-`&
zHN;Lv7K<a>R!b#CINr8+fI;TS(o@;QY)7nUI;4`PWSnL)`&w-l_7bvmJuKGguvQ|<
z@rdV;Ox%Orm1tp>Ymhk@8Tzb%h}`Q$yPrn$^|Zge&-((qLDo+a$P@ztU=8S)%nh3=
zHUDc+5vl62s3;qzrwUs%_eC6$17%j!g_uWOjg@Zf0-U=SCWi5xM7Z)p4>yHD;*z_`
z`%~+hOeREqtmnf_n5wXWk#yd>r+2AdR?$f*be`UdgAEA&yfw;+)8p1cB((d$8!pyf
zPbNFVd5NE36{?#=qCS?;KxNvsRaeaHx)cfCfkIlL*N*2T_btnHw->)@48lCeNz7Kt
zd{@6Ls?|dH_rx8Dmp(Eft=~Q?rMvQub2X5}UngE~e`JrIQK8cEqf6aPS*?cfHDgLi
zv1i7i$NlgR=IXADSSy{;5NpM$hez%V5we5)Yk>!_oyBn)M}ajZ6oiKW&9sVkxQT^~
z`rm==n@lZGNyO-Moq>V(^I7**b-K`t0yR6lu=wNV4(xC(WP(|knQOMg6(v^6LIKn*
zx$b!z<y2mp!R`;C)pbn^T;_D$dMoXjv?ir!r_g5CTx70FoKmwI>$D{Ziao+Fo5ulJ
z)GdAaJ|Wt@Q^>e`MXF)i*~9sWhEQEXeGZd`d#ge|hV@xfS>+L}G5>=h45u&Dv>fq>
z`*L&_BeBOQ-DoU%VYWD5y>QQ0*V}basJ2quow1Z|MdHbb%ol8m0l_-~lgd+h^T&cQ
z?AAa{^#-+a#Ti28pHGYjsmg|Dh`x0KM8}=PO4LmK+n*obtFB5wuDs4sBvrqg@59VR
zVuaKl>u6A}hGuC_3E_8IVh^^cu&Pio$_TTN>wOSqKU7qdEmDeZQSw_?*YB1?d^K1I
z%m8t2wFaOWu<Dp9iN8u=#@>~tI@5wI``W}SBT#aAi@RxD^B~LQW5E=yRzS(K*X~;d
z8^I`Gv<tr-=pOu#tF7D}&ZTJQ59T@s9$B<xaHpNP72_;_zca)WNSZgul2eu9xdS@S
zoyb9!xn$JQeiJZqO_8Vk-pAS^At%{J3P7D`!uo0B_a#*;rP>kkp$E`4Rj|3+g(hFZ
z5H=cTcXpkVY$D)`wxp#oVzM<@J5Az9?np$xs)ydOKp39J-@bny`}<}t-Cle&CA<c$
z2}%dc*D2epf2&sXi=n5EapAe4<jj7S^b=c(<vzREs_HY8v-jB_Kp4*5B2=c+t__Un
zH}eOJWgNp4EYU3TJcottx60@8ZO(};a`oR(-SraJ-iv5W9ICLIpA8L>3yzJ9uMe;!
zya!}&OB+5V9?L?rxVb-u3fT#{webTz)J49GL^7ql67I!WJi&PsA$h#%EC#S#<OUu}
ziZ6t=7VXzhE+|nA^ENiyd}i5Kmh0&M7=X=!Fhw^n8QNp=?;J*sp7y3iXR-yqK4lGU
z(%V`tU0x6r`Mkxf%T7anq+QWG7fmWAY8jaer=tMH^`yKVC;O5U_Bz?;1KEzQKCtNU
zJE}bB%%H$;mM92inhk32BSAt;Z8bz>to=;cR3f*S8`b<zAO<li&U{xd7jX1+3G-&(
zxPeq@yt^V0-P%4v_MW67`gL<KwJ5oU@vHER*bWgF>IdXOV(Z0RAF?jJ3*qfR6+hM0
zndJ7^{_6c}_xU}TiP5}?!&7=}VEKZOk61sBq8@EaLdP+vZ2ST83kcdJZqvjS^P@Ft
z^vv-3>t?i5$GB>Hg(Ia?SYhpUHQ4dJ-9tH{ky1*l3kqg}v{Ur@B$|M7*H|-hkRp08
zDqUr5su{<ea)LKUttzr3(L)b$sjU*G@_`&aXaqjqeudWxB{C?Jx%E_DTroxPbnhY5
zkv>W3DpWprbL_$A$*NE`+~AJlS|YN2t+trLd656;I@PV5AJ>=bC=w&ZW;q{7h?6(3
zR*0C`E=GlB#}RaoR_fGYX^&F7(>C7_!#;oPcwRnbD3*Tr$L0euCTh<eO0u-0y0}w(
z<x{c<vfHPcGafS4k9dArK0hz}Y|g4QHuIs(MPTr?IBaUqToXxj?uZI0|9;;TsPdiY
z^uZ&4p#t;08{p_zVX;YVOxrh8?N=@#J>f?KdYW9rB9epx@$5GTnT%0yVvXDJD%(UV
z7h9g!pALO~&LmL!Q(Nzqn0AR9y4}yJE+yRwhmts4lPv^(a;@0+c2}n!b(-k(Fdy`G
z4UM6~PsSqNCRB8UA{3jYvaU9EEBDc%e{beT9jrht*iDb-$(sYtShb$GOgGm7YC_7H
zgRQeg%^uqCKKD)cWWp%D4Jm`}oa?uZh>@`FI_~G|mr!DxUwziGPY5?Dj`x?SUlyZY
ztsg7`-GCh3O>9@aGx;SeD>l2bj4@GIdMw5sF_i;4HLk-1ksECc$kpz&>u_d-=~!z%
z`p4IV-^}#ROewT*I6bcnrLX40^dls7lRoX3NbK=d`qIV#LQ9aCw$@d{E`j2+`+eJr
z7~EK@`=_}cwp8&U)bSgDY4hc#`<nZ9c$swFef@nqk-&t%OzFbG4NYiyVYN{HA%~<w
zDB&zcCr$XSQn}kbTH+xNP2zU2A@>IWi!nl~6fW(7A79`bBQvS8owrq<W%=@Nw!w}?
z{ttEU9o1CZ?TZFMP^5_T4$`~QI|9-Lq<2se5CVkWn;=D`BOtwZ2+})|-a7>89i$Va
z6XIRIXP<pO-+jmazJ1OfXWaWoMn*ES)|z?deCC|bEWc@fT+;UEkF5o)`Cph!@QF*W
z!$_<pnW`oTza1M>%UI`BCEZvM4igl=>GHI)*S5mA(K%4)F{KMKm~a7`J(wRZUD8+b
z7k^|EC=kF<LX5}oYMWbREt(SO2vfOq1u$hvm#<$;C#*{dUT9x-=d~B?k)}wD9pBC~
zbyq##mh_>+e8h04kuL2OVoKX|n8&PLP|FCW-u->whjPsVK}EX96>;sBU1*%DGN_bn
z+{-*|Pp*WMZ=fi7d)N4nQ3V?)?0Z_BLNOy%(GR=5AA>DDh5DIRK%^`;W!cy(Aff<K
zJ%hE;D`MBo>k}aC_Dn#%aPS1#{HO^zG<;`^QbMKYLP#@D@OW2+F;1i-=hFjCC5ZrH
z+RjX}ib$75nR5wAFxf!`#hgHL)d_Q#YfJ=gb3*(42uBiv<P#Kp;m1%lE}zO&cz&vB
zHor84;OYXK+vrO4MYtvQtVTWSm9eQ0sNGw}mtMcs>#o$F*Eh1+pQsH|ap;hxVt-~5
zkkGE?b>ajf&!>Jnd2n6vv;H(ZZrliV1(aoeN2(yoVeeZ+nDe<xmrbab<kIYk3+D0{
zwz05_%DUDABouS?5jq=&<x%n3)@(o?j>PhI0$fquO+**Gd0xqB@D*g*%czHra8^J_
zS0OT*H{aD8n!h`lHzbEzD3#j{c_!I-TDVs`sjbEo3Ag9XYy=*eOgu*P)Y5*~sGGn@
z^a@T`sed%E|2(X^FV{gwF*;F!=|uV)J&)9$0?MrLi<mWJPyZJvb8o{v=CWFI+J%c7
z$dCEa#GR;2JMFo<)Q!)57BhJ3K$W;~k5cD-yU3klYgz&ZSgLfC9k-Eek?F!t63yGJ
z+qlDry#vBz4)e4)_kIX(qsLE5G8kUUu9^lU74%T+9u3t@Ojwds8p}uNaKByfcPCec
zcBQ2+yp3V+nsZBMX`kIZ?y0n{uo0CTJ?~taQ?BxyDW=OXYf`*h)d_j^P3K)I!~*4?
zgS6XXOjY6n+AaXJcOR%1l_?#e$J~17@jNLBoXt~W1jWF;sVUL0D<d-E?XuO_XHPTP
zRVPGXr0UM7>$P6?@L-vq6vzOwAJV<OiD6g&aKc;-F1xIBC!VP=G;-?1+8;+F5_iL3
zkV4{2p=(r6h|5|P+34N3v#_&*s_;V{2;>eLnLoEqLo;V~>iY<{y!_3MZ;-<h|C(h~
zfl(XvB4|20bm7sCjN{G5CZT9t3-WLE`+A4E<rVwBv3rMah?B0B^Yvt~HX-h2)aC;C
zvJz>DUL>C{-c9t<E?Zm5F$IapF+Cf|iQ0hcgha0`<6riEOH6{#;nd^1dW&BudGbjN
zMUz;@{(RWpyNDij=lHGwF!>7(1u6&pp91Qr86^epEx&B;BJhAHl0qN?i(OUuwY6o!
z_>O#aQ_qw@&iyO_XcDE&W`ui&e$kGOP!C5gh|i_n0ewBpV7<Xp|8eAvb^%#rR{?0l
ze#f}CD_y>~D}_6$cy`gOyWoc(-Th)!Z1G1jVHHFX_d&s0bWAfjhX7(3`Rb<!Qjcuf
z7$<8~Ezd7H34FuXMlMZjR|2o7(_4!3cp7lO#x=6vXK2i)cKwOucfVSk&(@s0-g7HI
z*_&}L3+>^hW<G=RpQ+lwPpu1j#3FZ?I@zo4#=m32ZmN8f6+jl-ZF^aPk~1-v@aq;r
z1%L-@BP9+FYRe5JWDX9vYVWOQ`~o>BaGvy1Z|v$(VmL%I>Axy6P;(xJ{19T3`ru=m
zC^WH4!HF;K<vWzb<=iG!P4B?;Mx|unEhx@0P)y6PBI(LMeFljpL3_4+t3N+}$W#ME
zw49$iFAb%nS=g<-)r+|enG7&VP*{`Gtho$exzuxA7o1pPz~CD^CrKk=W_df`g7Y?E
zAK&!MN_E=hmgJ%*X|DUAHuAGqjr4ZoXZdi|ge-FNZ~b(7SjWr8$051Lrgl<>Q+81P
z(?l0o)cxcXqPSg|NR~u*`NE)v74tYp%`>%5-SO&iBulAByk^GhHCkNRT$v&Y5kd{4
zxNV7h_Zrq))z>7njH)wO`Efxu_I(rL)k|D8Y|*QWwci`}1=pv89V8#Z#t+2(iw9S3
zm5r9~&+l+a=8TyrdD<sQx2tn*!aU5E477g+_YJ=TVja-vf_Gl(=cd_KB!$op#>u%`
z)F{!@uYk!AMB3?~j&vE&8*%qjQ1t-BU$cgs%_Iuga#Ahh)rkF+p5z<=@|AAEMl^0g
zq_(-?gapmLof&7hqR)xw)kCFSEP>Me%PL$$Dg3%r`x9zIbhmy6JHg{%%H+zlnEm3Y
zjSL4|=Ox->R4~g27w>3XkAxRq&$W7Q%dHu;?u)l455|!@>0_PKx%G)pk&qa^kfcd9
zY-<`neeh#RN}$4YJU4{3clL3dg@pxYfq`P*U?tTGHbnmD7IJlU6*$eacU>R5yTk+x
z0&tN!yRim3LI`Gr^1+EqRL6q(#U`bF4AZW}QDi9ONiA|9HtTSx3+=4%hdXJKKc2Xh
zWWh<lD`TQuhDNC4dDwZigXEhAmZ*Y8BNNhY((7PoZoXX3B7o|hT_P?xGsD{@H)v*z
z&UT*?b1sdCf%41s8+KD6X_{>ntS-!^WA~6VBUPsSY1fltt3ux_w3bpa`*;X;NtueB
zgfK?R!f|w1s!8<Aki#J$aqikX3*qu<r&E}NmQ}oOBsWkL#+tgr(I-yn?40kxv1$pc
zD9>+8c+D8o??_qANT7<&=ro{@n<+_@@oYf^THk5PILUb?MefmLu;Gh&^Rl+Owjoe3
z*@}(gxrrcp0`F6k&Y-#)@KT%^e0hs2?yt!R+3T6)m#Li(icGp!E_wJr851>$Huaor
zgV1Ob)z*67ku#=wO<gBNL0rz_R3dRWbxC4OY&I4n;TiUR`aMI++8iYP(h=s2Yw^7m
z=c5#tgz|oNTdgT59n{6_8WY+%-VeVL*30)<bN5`ibXA(WqE1-3pti4OKb`AIYCrqR
zq*A@lNF(dkW25^C=z*SDzrx);MZqejb`EMGwH|>-YW1N$y0IMUj<Dd^EB$Z1ERZ2j
zGMsdG$6@5(#vd9>g~9Fa_-a15wcJ`ZQMm_k=?XbmF*=Y@V*DwX^@{oGgHmOXooX(+
z`1vmo5#McanLU}*an!EoFHqZ?Lc6=Z{uO)IZ<n|cmepCf@+Y)7O0GFOl~*%*s$Kw`
zAE|TA)0LyS#*wWTG0%pL5J?ebNTF5QgLcBD<XF}88Y}QZGxw%OM%taO^Ox#2>ym69
z%d)Vktz*WN^YjAFKB+qHLwil0#|vk{LIh2ERE`(gah~6}fN9$mrUHks9DMxcOD}2?
z#hP)Zg-;u~T|WIUIc>{^8bF6Pxm5N7X{p)^NoO!5?^TK%3qK5+IVm9}J%w4GZ9Nwg
zJwTc`zToLyZ@ZLTnQ=L4xLF}?QEHu19tQW}hZ{<qoqU&dJ>Q74h#euwU?RirZE#~?
zpwl+JGc%)poC!>Ha9}h{%zs;IlUU4HS=D<Fl3W*1Xn7y2?b!%NG{Ubj%Vvr77*)C2
z>SdzdMX>v@oi=nMrm2XlN)K#Fne8HTu=TK^R|E^oI<MrUyaLkIgWKdY>g^Zmo_{%^
zGHe4UcWK8=@^y8zuy8+*9Oe9awAdt(`zDiJHII+5KBlpJ8Q*4kUblL&7c0qnyTxq+
zGMe$JH#x%L0cNjp0KN|%t=Vyok&U5Sdf~2K@F5gxRR^H7&2lyh@nNDncJ%EgOL4pq
zMMS`GOgL%SCJyWbD5DR8ry*QCE)}(nQA-^HpJn_;8_I0%%-cC+rQfQpYfuBMM%Hs1
zf^Pv2na60pamq&OM94bx{3-1%fB*9({%KADRbj9ng|C$26wloVQf35WGNWx6^84r4
zI$<lNmE`1iA{9{bi+rdaX292fk<ecsE&g=fj9R}7ML%J8s!Fmi{&ditLZxUaKnI&%
z<YdyZ9VOT!O#T?I<gbgW`-zojgsK?Z^D$VbHtWm;!y1nVg+j|VbTW>Y>Aqyskw1EP
z?=3mCiBZL%i6pFa?wuj=c}0<kk(jWdCw4@7315I%{CB;0<ZF0~Nb#JpKz*2{8Ntq@
z;JPt`k@@-HSLO;euak9B$zDAj4{}WTfqJ|gP2eHcElKk=(AsrRRg$B)9D`Gu>*ojE
z9<uZg4(j|Bhi2CR{(K5`>jtcRFp);AA#igAVH!TiA6?jAJip&adPmW`J=O@j+2ZAZ
zazvDed62G4CV8{(SC43QRi>4%CNJz7ezw<(g$}tv88u<N0SXK_)5A)|Kb8r^9amR#
z7P^ae>Y6OpcX1zBydlhy|Jonjw7o5+c5k*XukCoT!)9{M&}?zHUXa2C!eGqq^2yt<
zJ^1B)Yd!`VlwlOQ2Fn2S7cis^g#~RL%W14J0{mP5_S3P`*2imWM=xp{TWST}AN5cl
z3?4lt9GP$sp}xKKnjr`C&0pqpytCVEj1yCJOuQE!8uMx1hn4eL|4u*pQZ<Uytkb#d
zu{A~aQmN(j3%=!=iwfsWQ<5L<gqw|&7xGUq$4|oRnu6OB);KtBI_c`_t7jNvdI=TV
z<<8m^buco&>8KhZkO#M(*myupVbf``BJ#-gEVl5n`ME09poIXEP}YMxrk6y#+vjnD
zD^4N0Q-;G-3VsxXhx^p*!1wOyu#_>zPCc#lqiX69Ii(oZli3&&5GmC|MR7gag2Aj^
zDZ+Jsygh}kbFbFmA+I9u_ijx-WCLLf&JQh_UU+T?y{{{=)-c$eI|{7H#Peud?@BZ@
znOOWX^;~ygjx}9x^zBQZj_#LO?LGTYX?_LWcvP+XO+wqYL*mEU+jr#`unf3Fp<Z)F
zuUg6)ykq@kGKj;@e!R4QM3|Si=xhV1CGB=<f<#5-0_c%S2<o;k%huBr!sYufI&a@b
zSIR0y5xH^&1>m9maEb3}qqSqc(a6*c8R(ffR3R^H9d0V?bI{|7_&FAZ>)?;2r-XpC
z4?j?;nSLYG<PmNKR?^t4Nw(l2w-D)F{Gq_WpICq8JL>-pqTYK1ET$Nl_^YG5k%^t%
zrYXH&pxKaimW6T$2l-jSKrM4DPVI+T>5XLNnSacT;F{(?udALqdtJ1cde4<V&{x(Y
zax_`o+Ee&#Z(>O}J<byiP1y`*6TJ6MEXV2*x)Ucx2an0Q%_k4vHh=>Wp4j^L_2X6)
zff1DwPczthb#6U>`-vbgsZ8J;m<T&or8L^xd$3HVl)vL-;|?j4qj*+Trp#v!{wY?!
zsId^xJ4O-06ZUxW1%fk!ZX&O8$^{hZ42C>uFwm9$5}_uuA*B9=8{f>ZqR69J`S^vY
z5L}?Y%WbDrJ~oTNWrC8@q^NP71q%uS#XZBAp{FS|cVCer-nA~Vrs%0J?SHU~_&$(S
zTsX(asXxcpAV=WVPsT~MPNjWOe|8JmoXNTdfRq6^^r=%A{$&(u&m>8Hrsl(>0Gch&
z;}iR~Nvc@;IX}A+*<uC;vW-_6)=NwXCU|DK^)+`SFrTv2RF<nx2`V{C<S74=kMF=d
ztuG5ySRqU`gT4YD=1@coUz}sYcs{xaj3f6_dmC<C5^1!MvG?^v@F?U@u51guUTGoC
zOMm#$&mhIzOTbzl-p}Jz!3Sb`j~=iwCih`V3G@zr==8KY+IV!&Sj(4d`+EN53fa}P
zd_9juDQI9t*$Z$`GrntjnyS-wqjsZG8jIb2ZgsM?__%Z<lwJ=VH^vE5)q2N|Ge|eO
z^Pph9B~&+Hu}X1XwS``O%hrlfjNQDEB@Nx!D!`?>_>vMBs*uZ^b}hR!KWFo`C%|Nm
zlx}2THFSjdE!Sd_yKGSM-QdJ{{Llh;1+>QZ&b3hVFnFfs-D>#LbH%)50|OPdL``1a
zeFfn=p+G+@pnKd$tEB;m8erN;$k-X=5isXRl=k`-n2RtGwwEw2Ky5#&;8BBnUqHxL
zUE3<od%7<C2~Xjb(%ioOIoi`*IfJo79&Qwsho7(NX56k4=O^)8y!8Wu1IrbkZU=R0
z)mJK|m#*SMt~nl`x|}aP4{NE_^bd2Jz>lB7(jLaAaUbc7I7s)fsjFg9tHGoZks<jj
zxobwXzM>OEpBEW72+^Mp#j!C2g~)@VTD-=Oe|D>`<Kwp#T)WJH%ctNyb5=OJ=1wp{
zQ2To9e1WQGeaLAA0T_jOyg<R#7S9}9X!fF?c*k41sFNskzp5(Ft{p&8k_TC0dr|3T
zcB(%#_VDjCrEfzR8qUuFUGUPbk7}b+9hO{@ILq#R$6MS0c}F$uXeVsUBxVAsYYCX9
z=||u_^9nLGj~I<Ws;&l4ajzZwkfz8%u}!E=%srh0K+%INj^;HuacUAa-qBP`bA7|E
z*<lB^-6b|r_U&K;tND}1`(5vaiY*6@J#ako5PP@PJ#84{nW>%?maqi>)^m@K&wPWL
zXiLJaqWQ__jSiH!q1C=zUws87-t*WqyrS3ac4uXIWlP(X{?#e*qZ#b%qO#V#@az`|
z_c~oCs{DM>`DJAw&iwZeO7=pC?I#Q7=+vK!S)_Wfpdzq;%)OO{Pfyq2%Af{JYz`&-
z77PaSJCY#xU?~Rolacvimdo@OuXO5)$i8hgoBiWuML($3(t#lqtfrrZl(R{*et|S-
zZ*s4+c4Gdm>+6gGn>8ok-(SZ(k%@d#Q3pqyoNra-$p{X%BUQ*v@Q$DTaGcEEIj!)8
zs;@ogEr<q}8qs^6rUDf(qE&cQzE7Ml^-M7<s!K9`@oaUJYqAgC^>=p{987b~4AW4q
zMSrSqqdWfeZmv8~+MjEJJmsN|PyVaRIVF)k>TA7mKa!yRCGv?^N7Q-Be%W`Oq=>j`
zB8}Rec4G}^7fpmeazS6%j5Mcv;7&QH6EAm@g)>I_?Xqf|5*IM%F)6bXY)<cNXHT0E
z$P$F9MTpo@yEa{<&L1K}_2`cWZ-G7|m(KRdv-=0%01zOz6~D}<(6$z^*?5b2w#O$e
z*f{d$%NeF~+XCbpOXT49_uquCbv@p(muSx`pVuOz`Dk_ZJv*8{#p$UnW+I6`jbCcw
zQ?Ps#u$ZNuy0GM6Q<DjfMt8%y`0BY;+Iu|M#SSmL@g*Jn7|%ZXr8+agS9-KwtJ@uh
zZ_CX;ie+7w6myRylG4eY{Eg?uRueniWA5|DDpt;XMeL{wTee}E&GaWtn<L#?uf3n*
zM;%hQcD657*YLTouioO48_>RC{UK(R;Ys}Cvxad3Sgoe9U{nP+I6pX)i3u_@#h%w>
z7t!O)l~A4B!^HI{o(_okMA<A7r`XxrujMz1H$O+XMhBI-nmoE)GN_pkB`IpTihYC~
zxrjzCQoj6QqI@QVxlQCoZgXRDG#2^x{EV#IwDnl<y>D56v8jRQWaGlXh#Scn$MVkP
zToa|rJI;fN2a4t)L}c2LGDXO{Zo1{lFKzDs6cf7j$}lCoA6BR%TJ9t#KvZ9^f~;Z6
z0%o~h<b(s^gFpb6*gF%Lb~2+U^m3@GFo~i!BY8wkfm#%2YMG!=mE=MOfp<^<-`@X;
zHoX=@y{!2(hNHf0l;EA4B;90WVqV0!Jzl;VxxPCVLSU*A&ox0ACZ!rJ=|QZH^JDcC
ztmAh9+cKK0C_m#MgK*|OnjdP8{RRM(>T+~)pJftSJNB<~G4qzc8qwV%dJN=<Y_D-5
zT=p)1F8%NtsdYXcQPnl$I-`HkPZ@)`Nq!Z!lZJkU-P9l=&Bk1|lqr!MMJW(zxw3YZ
z13jJCbBW3|btDNb>a%=zXI{|<NW-yRg-(_`W@6RcKOLsAQ$85ao0?{NiD{q}$Lo7x
z*?13WQeq=X+A!`~tT-jW^1)E~2dN9MAXysd$rDehrSl5gy7ye=Ie`Rq!ZDAdpJCn=
z{hC3MnunT1lAc`>hLoz%nhJ;A2G2CN{Q@yv#_8fmiVNX~^G8>z^2z8RyIjdTK?)2o
z!=;>tRS_9wjYXP#!<Xe)YBoC=Pr1J`A8SkE)e&~D-Ob#O#NGxI&@ZR}%~iiZXQd^X
z&l<<uh?aH$z=eX5uaYF3G52keEpG!nclJ!~!h-p~h|4k8Q#X<x#Wy?7kwuW8PyM`t
zAGqmsE6Ax@`&sRw6p}*+^FF6rl{XT@l17IR2ZU?YbJi~n&2}bKeJQS9=L+Kn+=;^%
zVX3$x_U_Qtyu8q8m~PRtx@ms-bzY`qyf-awcAGIu?4m-cVRHY_ezmEgHqa={e|q4@
z1D3J#Qf+l&RpuSpgtmHQV4{gZKc}jiM{j=p*(sq-!rZg@2y?18EzzqVgkn8L*5JEv
zo%+dx&H8`_h5<~Ig^Z1j=zOmO;$UFj<)h#V=W2ovIwe}g-cBf~>1g5OjAqDRWlOw_
zsoaMzD(i$Fv7>%6jKw(kw(gDZg-@@9s$M2#FXbs_&OICka|EMvX7R=!dRfgi8<wd=
zq*)L*nT2F#XP_x#yKEg<OEvCY2Rp+EtZt;<pCyg(*=wP$ul&owd!)H)6A&I{^1C%W
z++&XES!sR=n?g%Z{7ElGw?;e|0zE6r4+3)?Rx=$|fS~1ZjfDu?{PXGlp{Fi8GTNyZ
z`J|ABGu21<)$iaB&1rO6tfO<@o2nn9ET;VETAKp7T&^J8<(+u`9s>;wb!Zh9C3SPI
z3FSjGB=8tn@rC}!^2C|D3WnOHMQjDNvHB5|rR=I=tP(!wx0+l4YT=N3+UO^7>OzkX
z;wSW>n)>IRP7%`bRK;|z?Pbvzmv>#fADm4`mQQc?cl2*wW$1$fq+icuPBhPPxPC0j
z-k%&>PejLOZ(HnLLcs`!{3!HQSADIzMD25(W9^8XONzzF?=d!v7J_Dkh-=|NS=N%=
z6Xo+a@>`xMZ`<D?3t4Pp#2oJJ%<LE~ljS!~oIOyP#}GTR-J0C8b^IFhY_x*qq(Xj-
z-pChUEkt;ZF=|QR-l871u;kgI=plhlM$1iwoYh5!94DiVn!aMQx7h6YmUZEYAq_bD
zGPBFAjWuw+n`Ph7VxL!q%KlCkc4`1t<<3k7xct)Ofx=2D`CA|h;51<@a>lvw3&g1d
zqquyt+-;~>ouM1}+>z0#<dEG#fuVu!bTr@ixF;$FGt{o2o8!gTpr2oRlo&I_T%lgm
z#Z&o*rDElz3BN!?2OX>6@h<O!0X8wgv*y~F)ytHGEm{JBPZhWx%P*$wxZD+(DrUFb
zNBYs6+_o#JsBXefuM5j|5H?LZ(~%ve3gQ-ct1<ZImsGSJm7P<OB1_79magmX)LOX>
zooW(`uX0vI$f?3hOHCe7v!CoA134Zbf~1|fV=8rb`=cMF-`WWythR|x?gnmQ()#R_
zk>E<(uqPjZu2I!e-8gBF8uf5HP_f<DLejmTq#nJTdEtQDFTgaobd%xp^K;hPPQQ9d
z?f$jNRYt<`+|-;0t)lGo>dz?eBOso6Zd1R`MWgE9>7HWCTc-Jf6#QhJKFIk>Clj~V
z5kK_wM+JjEl%f8)3pG(NI&rRXb<wn*2E-f1lB*nHO2PlOX0v|PJoXs&!AR}cc#bAt
zIB9gbHAkHLNJc?|udnQZ*#|=(p(lOU2~%MaWCde<qtCqc3dVISU32Cm%6*6O6JHmS
z^*F%TtFVV>YPiHq>l6i49QohP&up=4-w+sT>xsWzJ0i7o8zCqrB`+;d07Hn&Yjn?l
zRCYf4@Z2;UOWN4ID~wPrytk|F$0yf<1qQ`$poy+tb8hdm^~sb2n~cf=!#xTYxDeth
z@g(BO2tF2F&{;X_)J97Dd_|!ajw&r!u0!nf1Pp0RGmB`EHm|s}g!d{m8!$~DGSs~k
zcGX;d%I=9C;V00%?#pO;$$dRC>sIq5G=S&j`08i;n{C=iXE^NxTU&8yaFO9I>756j
zBs%r37#mdUZVKe*P}Iqy{Q*mT%vYt@+&6_7cb;~;Xcw!c2Id^b1KuN*3+qfdMKm!{
zS`v43e&+6M$1?K8q{}UjQhLmys{2DvT~gX6VaoRx{o>ww?hsyMqi%kMr+wK|*MYno
zVaLmzsw_%T`=%eJmi!Z5jDr|VJ*YA~_YMqz7I$cEv#Q#~Gq^jau0v>u2xuYK4RdnQ
z>-xN;R5@a8k@WatHxnZB<T65sJvNHV$BV-S-28Llv}wIX2bHiMeSa2DhX!0vld82T
zl>yG1K2zbM>08{@dvLdb-u($n{CBi|pn9n_F&pY5-GJb#9juFpK*%x%L<>BPEGoQ|
zKI&CB9K?UXrtQU;xeTUUFDY1+5v^x(on|~-E=ZJ+X@q>Nt8iS|>wgWLFyCn&^4(5E
z+?PrO7nh`T@i^w0Nn>-yDWT`&QeiSFf^KyA^ZSJdt3?s~x8>xrO;!X5(w@@7ORpsk
z)<vkRk=?i=9)`^~=R*f@_3>>4h5bi!D=?~nOh-F5aKTBvQ5+?(or%{XP`s#0wZvKP
zRzGQe!fAK-@YUOmI<a-o9shi<1eZ6SZ28I*^X|*_3sF?CIe2{6v~H6UbFB&L;!^)-
z1;wR|x4dX?ka^;=t~Gwz<9M|3rWG2|^}<%?8A%qnxQZ2Im6raXHko#yu_56+I-W6t
z^$_S!>h>1UF%j*D%w5^hkwyq6cbR+An%3;B9Z+gV&dmZx2f$6!-xT~Yn#g;ZB;Pb&
z?K?vHjY2ZhH{aO0jec^!qLzz$HOtxg&VY_{0=vGI^+t40vpb0wbAouxd@sb>j#Ak?
z@JSZvzA$<O!qjzLf=_o0`3l8V?{sZbBflk_iT@RpM=%b%KEn?~G0yH8vQ4^t*$xLP
ziY{<Y-iIYb-Cz0H12z~-_hf5d;_+vh8X*tw&`hMMw(i&!x>3oMcWZ|3`9F*?d`Cj4
zP}noTt=+WRZ(D5MOUrY$)&%=xNPJkl`rY2nLdRE_|L9>KZUC>|!mIT?6Ti?rgC9*k
zx`_`NHF5%!i|+Q3E%Y{ClukVEi-^jOeUCx&L07Z8XoUN-ZEpQ&V;=9U+GqG<d(9NR
z{qouf6VWU4W0Th7FGG*MschBjc6l=1AdGne?NHq%9-IV0lBtfDn=PZaDUDVLnrgfJ
zB@Zd}+Js8Z7=^Gw<u^=KAN(Y|u@AXkH`Tz~sC)e%hOBZyU%AkBV936^UcugRp(g7W
zLYN>wn?&7PTMtiTjK2`kI&c>*fZb6^7c~KQn+j9~LLMvB)CEYrZd9VXp$YvCcMnAo
zeX*#`G@5!biXQm2gEv*Wk6irh92(yNlZq0z;3-Q4TK#;wz!gxhFDai}`@}eSZkecS
z9EhGuwU$7qfMb9DlZvO8ts;{=WfdVZ3$rG(PpRu!2Cq|2cQ=u)tM^(Ah*SDq&WCM>
zzI|A@C*0SgkhN9Sp~k;ktZrV)o2ywzqmfs^#dVQ0iexbK%U<;rQ=aDP8k_H=cprDq
z;wA4rBp829oaCA%_;kLM?1O@GbGVAfm}7v0p5zBBfw}MVT<Hm|HMT=BJ(b1ganH!M
zPx71V0#6oKnnFaf9Yd6ecr(9EbyP=8+V5Ue>Nv!vvykQGO;_yHFL<Ex*VDn>aVq)m
zD6I9lW8^6rMKc~yU-gJarE|b8y|YX_Af1Ee-VX69Tl|^yOfRV%_zv$Q!P&L-Arp&q
zwIAt&F^L&omgIiNPK4GmDNBx|dA_j-`8JTQ4l%WNp085rze}WHT$uAe0hNi3v};sl
zUo=<8e`p9^h2*kfT}`L36<WFQ?;l3ry~HoZHR~>7wjiaD58+?Qjr^vj^m?ynJVW%f
zLVcozz`WoRx@{6-ono!>HEbPw_#(>tOn@as95?F{tkXK>lByfNwMYNaNrp{?J@;!L
zZGy|$Ojs8H3S!7y22S?Iv9QokkSl@71JpQv`F8-7{|Th>``zj?ut!z>dFyX6QCfS~
zm61$4So=;xjjMZ+P`J3edw&FfWf2fQ^2Tt_Pc`mNa+~K7P&D+b8HF`kLTgi+C%A@t
z{d|Nq7@Q8GX=oFbEd-AZb~CtZV*?pQgN);P(RAf-GYg5MxN45VGPoL&mxm|#8{mxJ
zm6P+#<J5g~G5pyN(}<NP($z!VArjG#6AWH<Oy<ih96isBclYPu^KV}gtU<_aPPdlV
zjD6Abs*aI`I%b+rhVSm?ha{U9)`awoEG_1VI1{~A@paVQiz^LE*ePY0=<F%8&NtLc
za?JwV$mE9q7VzsvDeNJaTX~MuPu`sn$@c{cR55dd?1{1t`W8eh0Y5xZ$IvRXre)<d
zq(nh)*{;L<l8KEq#4gLaN{$$s>u8&u4n==TAR4InoLuB4CmzF%b{?MjvlmF$wc7#3
z>;#GegLFy{ZRj#!2(E^0U;<}}*>T8D=FhVV|CMu~RU=vhfS0mQ29nK&7btuP?DC90
z307Y&wH*a)$-wz&)Z_RYr$M(P293o@so8p3q#SVT4?+NVT4uR75TdJJMtVhG%DRjK
zg`2QrZ{J^_-Xe6`UR>t-ygdRS3^1YS!X-njSCc3)A=+Ch56oo3dcR{LbbeNdL`=bs
zjU0hC2|b4O2L!8&EJjJnt<!O`S-X!yQneZ~!8yH^Ged53osR8f;xj-z@J~8Hrl=(V
zD>Xwj3H88U>M~qzhV%35S5wcZLsEa=REOtpRQ(6C1Gpod`W`)}2xEcr&qw*6Q1kpj
zl@9Gcy#bFu#L$0~S_K$;{d;AcB`K`=(+w=zYT6Vx#%jLn#7!7Tc~Tl5Y1OLTTWZ9D
z*GaA7PD*X>0m;|)1EBYe2I?<UNpV<CWf*x_W*#a%X`vIO)eywPV0`3uvgrQwdm{@=
zIB4%re#C$ipT*HlIeBI715_gh06zV>FtmR%_~qTBgFW@D^<w{(x^)1mJ`c4}wb<M@
z<?b?iZr9^~YVyw+dgtPgmC?j?8v@oXN?q&rUta28AbSJ*#SI&=%7|Ye%LOZ-C@mkg
z1VnWIoqs^x&VTKHP;AC9h6z0Ui;7W{>^~Lk-vaZG50v^t%z<I@9h3$BqwrP$7kvH*
zC82<%Z?Zz(f|oBPfDpv`6q@&q*Cfhg*X)w3;TLF)jncU4bx4o~!x)fK`d4<v9mI@n
zUwf!#?`_a;am8%51l^%lM4P`6{LK{r?BPG(mVc*S7CM_|iTiv#!{zrTE%yH}5zmo~
z;7}?OSRBsJ|JfD4gX3(?UP)l)8Aq&{ooaL9fNT4=+Zh8C+R7(UpG77dmVH%~j43nI
zYKW72wCw40H#V)wUJY-86&?EDxx5@wU7|IlUYLb;5J<83q~Rb1&$;WjK_WVw&%Ih|
z|6wl|fl;KDRb#arrQl&#mcThBb91O^9l3UlgGKv>3qP7<ybJ%ZdpE6ZUE2faBF3>A
zH)myN=G*!gAvz344EP<jf9|oboGu=&FanSKqr)@*Q(qb3$11*>TZ;se{q~plsls8N
z-%pPW|HiTZu+QwA`a>vipGW)t4+j4;z590t|DTB`M{<=lmyc|o*|4<_mrtaD3Rhm)
zz}x2Fb)0M!?oC|=I+yalsqNCtx=PZyrBC?_rn}4LiUO8hUg=%-TVf5GyeAx?z9mDL
zYhGhmCbz9XiI2D|50YfTA3^k|0t9TyKQRq|*CgD{Z*w1D=3r$_{@xS+T$QatXWzfa
z%#Xgo1fEWuxrVFzpaOqaw+=oRugX<c*%PGJK>p?f+Q2L4|BuSZ^uJlDQ;Of_nexA^
z1J|LmG18%$K*)RQFR{uKJxC^dV#DbDFKQt)S36~n8xO97tSJgDciUxwh#w$>@sFH+
zAkZC80j-Xt!Tg;WxB9xd@D~CcS5N8)8`v+LMPmj&Jk<Go>^)v|={BhnHFr32WJt)g
zSrsj$-<+UmJ+8=ll0XNHx)D(CG{mi|w(#`!_biv_w9!MLj`W*9%H%H;l@KstgLE_k
zu#`bNc+HmbIHIw%=eWN$DJ#Xn7qW-D&+xB9elt}8^$;la@T)yS(k%NUcK>cNvmPw}
z>ETGv*pBM|n>_yWiwjMv83{4-V<%Bef0=AkVQYa_7X44EHEnUS*)|VLTJtIoW8o6v
zLahD5;`qwn|AR<3{sNKdN8{~?E;Q*Jmc>zHz5L8Sm)><_LLw2>W?l!UjJnsp6(IVj
z(artCcCbhP&9?ka-997zQyl>=Sl`pvn7IvSf4N}x|AMx68x=Wm<pdI_mcO@Y=6sze
zOW#x#;IaMwOsw)x))>bd9($H9rJ<s-ZcWo<X@0Kc9`*}VZOSz-c-V77D!dCW_*2<$
zKx}1fDEy+5n!Z-Xn?4mnzBm-0$egX<9u@LWuJ^!={N4u*`tzZn=G#V#2BFxZLu%mG
z!1iDKFZ*BIk#0j)4{aF4)2x3pljr;(Q>t+aU{KLtzAu1h{HME>`!@=j1m>TnNf+b%
z1VEU7ThYc+=D3+IQ8^?$sbi*Z`g7Hs@=$?FgXxn2qN+okH@sN?Z{lzRCh#r)(PYwn
zSbokQq-(2CydZyQ-W<%p^SHr%uI!sVOF7836l%cj)?O5m_7|o0@1X`bYq-y?;v@fW
z*#@^!vJ(ML|L=c2uMB{tv-xV`;jdX+S2vYnZD$e1j~e;^iRL{2%T)Ytd0%v$#Si^=
zDSsaiG^yQ&BFF?DNu2&G?h~k~E}!_eh2(t92A8e54wBO20^<D9mG~9}LK9CZTm|=?
zE(#vPQIjtX<n#Tx?|vA;Ze19Oz|O`Xwh*T|ZHf-H<8L^C?jN3I^O_p5{&fA+s2!3{
z6d28>d5`f`kTy~vYaT49msEd|GPxj_?@xPp_Nn1ByU9R!_M?|scY#ruE?Ic-f9Md_
zKR4ii)qBp`tFtN-O`<*fO9lUPg{0POsmP40!jO#`{;jh)5-x+?>QOW^`GJ(R;XL@e
z%0~ial^_F#Z-YhsVn&7e_J4P$jc1}<zVJt)cip#kEEabL(A=zmrpUETCGBX8`z8Sl
z&Q4F^0b;H@vM$*`8lU}xY0&L+|HJ4_^#W;Bj?{(1N#RrkYfdqk!|&R5Cr=5(edtav
zfWYt~Hu2l;vwrk!;ZY(qx9}Cn8E~k@TLh0$?g)hKyNr9btup9_zfsix-c!=>Iw+9$
ziJF5vf6dOBDodB4MMz<ZWIj!<9fPH!c|<qAx6*8-LZ2)RC8Hfx+E^{B)xVD>bEfbr
z-Gb<)B6=JaJOI0}?0clTQgfv>1-&ETa}%$K2%Yks+fC$;rOYL>krX?zY-M((?)_0r
zz0l5Amtc)Jbpe4d%n67aSaks2>Y<bHd4+eG1Yjnai%S47y*W971!ZF6Ms(1|TlAny
zIQ$fKf^wbySV1ws1!TH^Rw1d5q1Ls7=iaks{w=OVi~s9cjrfXxd=8+N6Y}!+^cNK>
zyh!?)g{7hT7fF$SU4b^G<^KEY+`oPS`p+&zTi3%OmtGLeEX?<;`{)D*4!0Gt(W4lo
zf*Uu7ucS`tP2*doT43p(O#5x>oiNhbY|2T!I1KV#oFe~Nf!Sc=rK2=|o$Cx!a~{j9
zU!Z2GeyOotE+71S8^I>r&0UrAPb!M$bCJQmB~QrAXC$7Qlq--XQ7MKG);`l1%@_NN
z!0lpP9Z6=lvChey)^5v-pMU(dvf<u;{lAIef85@0k_aggwiCRj4BFLmn~<XJJb{9B
z5rtt#;&Ps(9}Xsdfz*PZKx2|LmG7t>y;N84#B4?Hnv*CDbNT3U(@$>hM8^AMAa-oR
z!(6WNcq^VdIEavpX?7uUq_<cq>l)3Zrc^Un%F|T&TB2-}gWyA#4)ivy@zwsk(V~gb
z$xSpX3=vXaYGCByY*?8x=RF(CoH@vPaR2p%9(sHr-*UdIANwU3ucCZz>AP`$gko4+
zPv!REalYqX1pYTYuO0i7yr@e4j~B)P%D4D7@qaB4Q-q`SxN$S;afog~K9zQB0lY2J
zXmUDABN&}=y)h^CFAh;o-V9#N5bWXo<L5E-qJks!Bc5&f-=gLM%ERn=CM>d*_z#!-
z{U^I@&A;z7{?|=GY%jkrptbi6bN#nS+uy`=dK*S4Kzh7XnX?D~nrwMT#ab&Xju#D-
zY2H`y>@Rsv7Bw14Wzo-ju?-H8_oskI%BlGbn^0Yr@Kz{w;El>>TBeUO)~UL$F_+cN
zO_A!F(rVhj<fO-!A;jy<XuJId!q*<JnfGOQQUA3{v+kIC8e`+Ep9R4<{SVt1T1P*v
z%x1`uok)oB^<YFj1>$ybdisYDLY-^=vrUA#&`vzv5@Rf1)%iHV<#kNw82mX6(b%iF
z`}7m#j}-AXUZn-4ZDart9Jc?98Lk>>Ic3RdJ2Lhs;gGREZl5>yGV9SZP(~rVk(LaZ
z!Ex-<mZVvDdq(a07i(td*L!uQkZi24dx}2J+ziM;LQyRJs2A(K{+KAh+)czBVIWa-
z2-}SMRjH%T#4|Ir$F~VkA1$`mKf#0*W{1Jh=D+0XsZ^IgPd`37k_frH^~W~bLofS-
zqW>;+^EUzb*Y(u@_Jw$uC+}RA$vx^1Y$zV2GjT8CQ%<AFNEz!K1^dy4${!E6_Tis5
zUrtzmqBTwcxviFdzO2Q}cU|*lb=kAVHZlC9m-sY&_iexNc@KaSRDCa;Op|q><Z<vz
z{AZ$izMf9wk(u3KWR18jlYqGKycxRNFHn8@^4XS>9GwMAApY3I4BGx*adWH8vuG3o
z<(h4<eQW*;)Z(Ac&#YL3cmV*8pve)v{Qbhn&B}Q{rlHBp&YDvs{cm5QsoJ;-6x|{B
z+w<iJKSqiMcMlI4N-PMvSFA45G5(a@Dl_+mt1U#NS&<8m@Wpn!Ro%j`_3jof?WTB{
z8ULWrvYAV{geW~UydOumZ~DV&<Qd3Sd^?KW;_G@t@tU1pM@q#f&f0Xjvw2k(1(P?x
z?0_h?n9L_+W`o#;lBUvgc=t!Vrc&e!*X(HZk2^eo6495@T~GTdyX@kasu~H%6U;e6
z-kp~g;~7+;^^LF>h9ISic1_6<G_lYhDdic((0OIZnRg?X0b@e^n-WefF?LpAogR>>
znmXT3q8}sN)gQYb`i}QIOQ?CA^<rU&TubB03uXGbje|}xiw@eRr!$!ISAO-kq#4mg
z5^g_lxh@yu7fd`-JN?*>TMQFhQd+#GrxNQ)-i!!qQawNMj7hlafPTB@<`XnUF^q_;
zh~#uF7aUbaENt!RwzAzVo;V0^zk@t^`X(>t<F`ZoqN9|gj^Q;U7`b5MS_Rf_<zl5^
z;%n}*rDe4`OLBXbg^}-fzjHg>dH;S?l{?;FsvGQUsLz*g_~QtIlRxuuBUvS&ada`#
zvq$23G714Z%Rjg@+J2Q}<Zr@ri6Uh~YOKq`d7Xi_n8V^xBqn<Y9K|r4by?p{Vbb+=
zVe#r*(2FUks&`AB|80yBbn!c5+KPh+9re*aRy&qH_74@DTaG}wdqb^%Jf5~Iw=1iV
zWs4;?zY2e~iQSalkDfs7sM%9yH0_H2sNHoHh^@}<jtRoNAzX{+W#=Wj_hO37sbsO0
z+;vQ5zmbbY8wd<5bV*_#4;?s{$gSbZA09s7;#`<3!%*SCpmB`G9=N}FQj&H@L>z8t
z-S#99f_Is?uBx)=trFtP^RmV$Z1UiIfAHh#8@EzIinbY!>GwT%-vP+OU6TA`h3N9A
zj^?k;^=%W~w*z9s{HiS<bsrCe`5np<_6w7d1E3@M*FJ6TkAQ^lS-n~2K+ke$jX&Ye
zOsQbSTK;tT9N*TrYZr$DzaC~8><Uv_PsyC*<4pZF1XgD&zRt8Ip_z$vo57vC3+@DC
zAS|`115y(NNxm=S?)C?Jmr{SO$m#CIeLUjIj;_a6Jn@Tljz`^mtAeq<Sw13THLZsD
z)yu#*P5t`P1F?@i+A&_|{5Q*kXQ;MSYCF&E5cAf=-2?u{mHJi)?v4zbRajrxJoJkF
z9?Q=Ez#uU(HBj<(&fgg=URGEwXYG6!mnW~g=>ER7PlqP&{A@?_oXuX4+F9?o{*wSM
zpW*bzjIH^&#q>~>Q8&>T*>^Ve#bC|yIC**b$^IgKRd836Pus&O*8^4V10TgT^0MwG
z`8r-DLY0Rf18|<rY1AjO&_%cucnB%MdCCQfd~{ZCHRtta%9q4$l@07(JdF(2Buf-o
z>|iyI5@D<q;eR)$_fbGeoV);>!Z$0u+K+LeS1ztjy%5_mF1Hc<=F;wF<jmNdDkVR6
zX7I2XwonFpY&x>!@0$RlMCA|LZ+D?6rfVphhy5hvCDgT5?z>D^N3kX_E{23f^f%tw
zIJCq-|5k>!=Dqg|L<<(wLdu59hAiul=r%bU7=8VGZ=LByR3pyN5NO1gL*Yey*9A%#
zHHTmc5^zX_j#)c&yS^PalwS}(y15-@z{4ZmG{sb6oJCxF#CQAAPPK4~b8s~;_0gjy
zzzsBT)}TOU+9#hIKo8sWJKetxv+h{kx&WbinEQ7p_}=y2t@ZrSK`kwTweI5spd<)f
z`YuDS&fxQ4ux9VZh!@Vx-5l@|Q+0F)#ZrAS({R#9W<|?M)JRwz^Se1kp8^n{IU1#>
z?KT57$CxWF#mM={E;(J8lH-GppBR+K1KMe4KfoiWCIBw#@g<)u+{LY?{&=Hb0G>73
zg)sSI{%-X|M;|t%=-jGje{U-cX?W#3_tTH$77Z!ozicN(dF2iS>^?Lb*x9VY>T*=o
zaP0unFXbZ$HV;x>=Db)R<}@FgZ=Vg27iMmKysjO1Y^wibt|0aHYuGBmg36}wIuFHH
zTl9#C@RQWc`+J%@V>__pNYTqg>KBU&Yr!eF;W#&QCiBSsFDO}>AqUdK05IH@wI|cc
z)3?A{$+L*lwjamT7$WBH?)?fUV`IV$69)gZy#QHvL)H2-#7zJV&7^C@QSXcQ?4U+w
zJCi2WDt1J?hArw88=kN5xmr3vuM{~hq6LP0_z@BpVFKPtkT&{`pTiQJxcK|JJ8c57
z(;9E*$irUVZ)bEb&kXHfV?9$@RO#{~oiayY=6y*y0jHW(&F9=Pua96HS$m?s^j*o4
zQ{mNtCC|glPL1Q~+L_=({<o8^WVMu~gP)2Rr8l=Xf(D%q8qzEhB#k$$!t+}oKd)fp
z{)Tbq39wS0>2y>D^=XssPQLN{+*0gKBb1IW$9d$XC}EF(nDgF5BP0aHlyb9bnzY9A
z$W&pAQof<N(So1|+lcG^H!|W$a8i<>Ag(}SvTKQI49u#|BeqZCCr8eTud}J$O2s|1
z-DPYbQ*_^>pi_6uv~z%qQ;%eHyQ<NF6s(9HNJ{_NDyn6wJRiaX9FDS0bO!w}5Lh2u
z6iPknC}#=Phs#@g5-?)!z`^VT5Br2Ud*6t$i9gbd&>6hRBv=GrO9j)xQT?7IUm&$y
znoASBCtqJvlrV(I0mbnfG(>0-8#=&@*|SC39zT|;9QYYWtfM)GuJbMrPV6A7fk>>m
zjx9Y$baPB^1z6}@^6`W?Fu^l=pLRY8H$PoSD@gtA$NG>*oRuF<w4nzpfwP_HBlimP
zXCRk&%aIk!DxZubfuXlENFH;N?KQkCAEA6hV;fPogtF11MeF*e&jUFREb6$Kl69hZ
z+qK>?2AHL-XQaweK#Nx|^TvE27NtdP3aGIgPTr&Uia+TgtREIUDFZaob~3=pb;p+F
zg*!{sGfb28uo=!;qgKr$b%ki*CZ0xfH+uJijdn)#uRr_BebE&VPg-VNQ-$qn49<Kt
zmz=G<Fox<7J+X}tu7QunY~oKr<}4Bv%O<Bcr%0jiw25=Kb11>OU!Y|7Zo`7cLLb><
z-!jtk!JJ)pLTQ1b+S@(i`nYE=@}tQ$zUfHjotDrDBkmqle2Plq30phv4w#HwteuK|
zz6}1t2YE4oy-LK!-tdN21f=ETdE4r^?vG<)-9|ihR8|8nwo3GXay@)eVUGxSzopw}
zMZSO~8-dWcOjT%1?P{upSFBw5s2A)CzU+iNYOMszG=J*pFd$;JWS<|)P>^!9p*|?g
z+(cPe`^O=Hrj-LEgTHr)hmj&|nyYQl-x*9*-5Dq-#>)8WL}cHSc;s>hB?V+cD<biM
z6R1Gt@r~M4P4wL#=M)<#zkCcdX5Y<YZ|?O$J2I0+L`pBB0_isjl!Q^xqSC-h^U2>w
z#5mH9K4l^DGb2x_MF)GeI<3o%jRP`g-G<LC6o<mI5(Zs*RE?)M5IjicCfbl(ge^R4
zhj4MhlqsPR{83YX>`_@BYi9;2HAfagE!x+2J^Jo0$yd)rFP9lrSLQPseGlvkjE&7G
zVa#fAqm@toL_YG9hqbLVGa6&L<A-+XP+}?tzCm)662DjTva12>Q<k~f6Q=(0_3M|3
z2c@UL5)2;m`0&o0;o9IjEo(K_!hCr&yosi`a!)39WEkw{<IwMPtKspsmU?$*p0Mvp
zoo)WcAfR0JODcXxLqUO8X#0^SiNnZXL0-#lx?xKMyLg}u58g*^!IB0a{Uo)a1NYw>
zfZT$nB@<7OuyRoV;AF&0!e*wkx7REE@H`w>O<X>Rha;8a*<X$4tTcIAl7u$bsB&{?
zG_lhCDK1xqpuym0`oP5au4mD$HI0<fEaWA6G(@4@6kBbUQ?(pelV@Fx!Taf0N0RL}
zSusDptq?{Dvj`Y<w9z1VK5&Vfds?3_I-#~-{<JNJ9MMPG6WYESFwxpH520E=#KUyb
z_G9r|E&=S+t#Pq!`7*F1EB?BiNDG8pVfH&cw+vDj6Gz)Em}feAd49{Y#Mt*MiFA*H
zrsBNV%FAtfyF?RO^eFs4hD6#X2C6R_^m4Q`^z-s3)9903X|wJ9)Du8FSZ(boE%2!N
z1yY0y<W0MRc_YoKj_+Amgq6r8MbnFj+oN;#MogLVR3eln`70jG?TC()W|M)Y1@1x1
zNw!wK=OZT+YG@)>e3!5oV+Gy76-cQS7&MF<nyKoq-g|v$HhCm2y>=9OjTQD9L4G{g
zZ*iVF%09prdx_<Kgf`cJ5pB7hZ|(s$Mp&j7dMM~2Fsm-E?JJ9F9&y&i%IskDf6}!J
ze=?t-M0+|zwbtZMZm^rO+~KRPHhyY-dUI1MYeoE_N~WBG@M~n>))T?E5kl&I9O}KM
zG<H_slCI?fv>P9yTaDaNrJ-QR`0i@h$e*{Yf+C$c{{A^t$#n*WMv`8-Y$NqZ;L|<J
zp4fZ?nYe=XpNq;WxBFI`5j^BTD`7$c_M+5BTRpWnvI^Xc2Ku<S+~L1KcJ=KR7?1eA
z6BzpAoVLn$$~3mj9O%v%O+%R4T7usih!>dG5;`5b^%OPIB*bxZ+X1*Hj^=MKE;MHM
zB8f{Bi!2~@^Q-PpvH5mY+1>#Wb)aqS7&Cow=Iqv9DQ^kf#M324jjjcsH?D(C7BpKX
z&au9&^~ezDJNZUq<oN;gEk^H%#wH9ARa)$$HNjcaPaw`YVPep{kFjJdM{Z?d-uL_!
zAwwzF{#}I?u!PsvPt68|UTAG97eqg-+p(ByxG=%uq3$e>7_&QeUL2)0Q`CA?V3W_&
zmI)t~mCn4qrqemK#7V42!?qarH&?aM$QYkqscQv#Qd>ilP|)R#8su}J2^r}9^oJKJ
zAiRxQ##-2L=G+RJv@b}{>tMF;CZw^&OQ`F<(jl9hb*ZCTy=jBC8onZGOzAVWHR`?^
zEmz5sSMn;y)|pF3ev^FWI75!%Xri(w$s9Of^s$AL#p5XN)BbrqBH8r2)!RXsO`^EP
z12*(Vab1Pr7754Vy*3WGxI!*dLO~4>g-LZ9AJ~s6#pg8%j&~+mx#K|OtSoixXJ~y3
zu87&Z^%DhJkar4`^*wS>@Lrt>djV}B_}r&i=2FqFR4zE{X588{Py`uVrg4s_?wf+Z
zl+9dvRK<#~?oZ{`y0#i`k&aOadtZdi6DeLqJ5)>S*yX6eMo&=GSYwcS1J|lBTW%SG
zJMdy%WWLQ(_l<r8YG3dPSOz|F!h?6Y{<5t)UY#OU)tNZ2ECNwfr+6~|fLp)E2$XSe
zRD=j#YP!66wTnz|Kf3h<Fs>qTskt{`h$idmc8G_oaF^5Q{p5!L!b#lw&-IfIP|ca{
z>j@;<l(>?sFFAZQaL;Zmm{>M%By3*v)oTwCB)D+W{*V*mV=a-9?p*w$spgrHk+{u4
zDu;A??6k+;Aa?sD1n^9xLXqg_52Ejz;L1!GFg_giw#`{(OkW6_rS93({c$5LZhxeC
zriyEA`Ob%LiV@b>w!GelRC}YNS4R@_4Ze{<_5tmyXS+DfwD~$sVfl{?(6lQAZ+YIp
zcvfbTPZhkKh+efBpmivVZ<AYS2u?|gI&9Hle$Sm)*ChMh$Z$!WG~JUyIG*#3mG(0|
zbjHl&D0Zoj;5AkERo9**tPpNyxT_H%)!6*v{FPf=jHIq7wGhsB0#@N9SF1Rn0bwUd
z+l~}vU2p$R<5>g%KrLCH{o~p%pE<EU@q$!yv6~1;A2boHJz><<h^J?XSiMKK`?MyL
zrhF-Vb+FY)vvR_2IL$pJy{n4Rk*_aL0Xs<?Lcg)H!H$1q*`&m|f*=je^?&GLBh5*l
z%n1=sX2c<?z=`S;x}&i4!@+w-FoSl=MX3hYgg<c#nk$6wYyEDVgE9Vb$(8r)!!nyd
z`aUs#3PIS}^7Uk0b3ASE|HIyUMm5=W>%u`0P@1CjE<r$=(wl(NMXK}`5b1^@9f2rF
zZvq0+L6F{CD1p!skzRuI-UFfc_}$Mwdynzzd&aZhv-dtfzA?^^dt{7cCHI{*=bCG-
zwXS(x5ZKoFWmJ0ydAD#3l$*Cw?!^6dR4~i?x(I(VXJa34bXUv*d(E)seUuxIH6RQY
z8YJWLR?L<f=1j#q_uTDXjcX+DlKko0tPNC_?&_=&o9ok?U4BC}6NH;o5{kp+uIhNX
zRoo5JhO0HXv)vvAlgyQ|%vq#a67&R-<;q=3tP*;|xnE{jI*(X}5jtgd%{MXEt3}#)
z96MyMST%03JOVpc$BO3)J4if@@W<btUu?*@X4mimb&d@#F)mrziGCAPG7)KEyAUfB
zLo?=-6=a|WB5;tQ>2x-w$2f-gh|SO8&T#8_N0nuLA8^U*k(9VBuz1u%|6Dk)H{Oh<
zzLl<?V$f!M7F+==V!}H#Z8#=ND_{hPxdU$WP?BQ182_EdL_d+{L3Is&b&71bV96Eq
z%6-~|3h2R$h&gi4rcxi1BHNNBRp~Z&ar3AdT63I)orRcJug`um8U{z0%YZA+f+?&!
zy|HjhmlAboA=p0ir{Of64SK{XbDwgi(TTgz9jXyQ`0|a>R}sCT8dWOey${LOLCD(7
zJ+M+QSWA{Eo+JD_r}XFV&wcQ(doV(xl13Z}i1@CrkN28e7kCD%Rn}Gn?dy-#@}n7T
zXT~&EWyF`AdkUg@S5CHI^_MmK4~ziabzR;ki@mIi1q)5%03it6H>`iwD_ap!M=aT8
zeA&UtMU8t3Uz6t1{X@35+(&kS?m}=}u!-(j!ahm|Af=e#?Wl;ZY!GZrH`%5>;D~!b
zoj}s%oHiGROG{aPqlb}U^z7*DW!_+Vj`Z#5P}ek8<2{n-(0f(2Bhcj4*$xARp&z$B
z_<x`i*+Q6Kb4Env#w`+ryU{Tb8FgkURCvZ|RNH?Z8WpXMyyH_P`uOQG2SE{kv|-j#
zJOKG#40+8f$ys1}`m8VZ4G%9AXY{@njcn-srxl#7QxR1-sW<`Fol<xyrmA|zHKRvY
z0=lDuLk{DdLd`=TpyjceEp(sP?B`?E-j2UPRsp-00jRa2OX0C(h3QRz6>BbL!c$@2
zSGLWY2R*f0Utbwy3jsM;MJkKZlPZ^q!T0n+kmYDeN8T^U3AlLdR2q0HQwhzu^vwY8
z^W5rkQM&tl47|yW@pdH&A(7>&s3=?sY2&$UQrO(wz)N_gaI>(ml-}VCUmPU%*gh^8
zsDzecti}j7$O71fsm)L>yH(E!KC47V?{|%e0g=Fn$j_TDVUzC14NzEoS=rH+1vTVn
z(ec?fkXP4@j7Vx0bQjo8re_xvjJN@1#r;P2Ln$Rh(H$L1bT|hW(HYLHYxBHZ*%*&d
z<}tS9*#qrr@#-HAdMXDNcP3?ICW-@A`-h9C8mL%vACLgme0mLI1vSIamr<(<DVhjv
zjsAB9`%N&<RuOu$!du>9UBiM5raUgst5crGa=2dEooM^2|A^?8bh%OcC9+GkdqCrf
z20?<?MSTcxGzLM<A>XWwm2JUJ9VT;a|B)6&Tc|PP&Z)ibpu?`v=@IqOV@+<h5#4^#
zFWPbLwD$z=FB8Spf4)U_t!z_zUw8xHQW3!>zbfY8SHClNx^!XRkxo3;X4v@TYdghQ
zoV+ca(*bh#L@+{B6cX=A1CHejg+azzFS%0|rAkUpz1<O2d)g%V%7PZ^n9WH!zllKq
zPhvlcyTQ9!g>^l~xF*q2M<~odfE(0GRBpu3C^3q4Xj$?>2DC$uW{-BnaE~`5e}ij2
z?L5haF{L=X$c3VueYtK{UzLt;b~4|K8ZRJua!)s|)H6;Nh|KJ@K}6OSk*{lnGw#2Q
zAoozf*TB~~`X>37uj0xbi&S-xu11z3QAZZ{){OR;0%{1+HBHa$znna4K!m$BJbhUY
zmv^E4fcvQ2B4Q<I4&kC@J9~fh(AI%vv<A0SvcaV33b~UV8rji5RLoUQ7L(#I(-ITZ
z%Q)^@1a;}~do)x7^>~`72p{IoeHzzCoclJZmh1KYPo#TcNiUS$b16V;+VlR;Bf2`*
zCh;kiilCvu#<s9#Xm2*N59!m64}tWs;@70t$s6>r&8SNvZ?2=eZX@R#zd-odvWh_<
z{jC~391A0HZ#QVJ(TUo(SGF)?+l^Om;3vh|mOx3^!O0fGuU95;lt$*(-HX-#5mItI
z<wKt7ukiMjudNSJuAObs<jkDSzU^%T8_Y(KNG$su@!B^jG|lp@lSTw<k~ae_5dj^#
zS{t<$GqYdQ>xQ0yo3*~pIl#|U=9i@E3e%9%14q*u$fGNt5J{op&GOUB^@`IN$rpCq
zUlYy}2sJhiia6wEZh;7TBcl`O1Y!jYnu+#+bbZs5F&65;wbiHKl{F^#2+zi~DddMz
z%K?=Ip6n_m3BrPgLi$*^s>HKvPIp97jPFCb1lQ-%owc_vY}2v#S+&X=ceP;|E=zg1
zaoW}D#G5cjjQ5nMmMWRnFjzC+4(oHB*PO6Tsa28x8Tbv|N!Y_T-K(35Zm=zYZv=M$
z{`uG)TMa=utl937>5X!$1?1W45m`DH+Y!BTG<*mYv_p87*>sw<)~v?9v9f>k))U|h
zJu0FrfwT*34o%w$qsA%sHq)QoAScRg;eGe|K)dMuexTS>z5K`c)ovt4?eG}S;MSN;
z&5{F!goiWotjgCiV%_-fYFv@dv_u>488qW!v~OqJGTCgnUYcfG`1xhHGBnmpqqD9^
zNjsijps~JH^xJZ3GJtRl*dI~f8Yo{`xq9q|MKngJQ<zR|oJ?Ad7g0CCN558M$5Q3q
z^H^xds)XX>ndSQ?wV14Uw%%(<v(Ty-L)<Q$we?6isf{&IuYBu;7c!whKrA}%&lQKn
z1h$Ou@ou|*j<qR6FV~D%aMaiOFF$LcN6&E)03}ng@1to-=p+D!GOi_+sV!x0wXbZQ
zqwcZ%0v#FF+Gn-o^%gV^H!h|RlAXuwub^jJ>mvl&Bgiu>#APsfeCh?FY3~EAa28{l
z(`1Ly4lRzr1K%K&dndcY?$eg{>-L16i5<zR!O^dEolECzIPWGTsyk%O{fPE5Ab*I<
zPnL3%%8B)z9X1PAx-sNA3%O~traLyL8zuUMzniu@g$^<+e5@gZT^D1=eILuubI4!?
z2|iDVvCrI0IFG1O^zstUb9qf#yee-ySk2!&v;Os=Q<jpce;$BHgNz}XO%%r<=U4>R
z3ia-&w`lIRx+Ou#mp!T2@f+@Zv7(>axx^rRk3cyO@!lycR4=E7Id(|jZHf+YMUy`E
z8)z?Ab~u42r*+5I-xB|#$dt72XvH2&dM#b7umL|VzjH}q#zPTPoz7H^{o$EgnXb=@
z9ju=wepSr7*(hUqKqf8qP^O@)*exHS2pp8qs4NWBY~rfErMr?Ew=uQ1dRa=#9uuQ~
zjmBt|{$ZDsZ4>kWx#T#qVjpS?+o}PcKfQfQV~lqo=&*>7qFd5q(8Qz`ZtZwOpjiGI
z2cD$QS<*`a3DRq8A^&0qTkL7nc02DwX<SEx5aM9K*Q202@3PW2qtD8myw-hZvV)!>
zr;0d6XQcf+DpdG=QEu#H{HWE!ZV3-9+pE}DIuO3M_b4JY<irRZm*ml>uy$CxJIZMv
zsHY3YHl8sAhp<IK?@j8Pyb9gf{>eZpi|b5-$GBMcEpk+fHhKNDmW+5K#x6N8&1taB
zAazc?+A)Qr2*v84{*uc=3D7f#1UE3Ic~dw*S1R@7n2W8^x6|H5Ww})Qa@}j&JQDOm
zL)!Qj8SX(9UmW1^w-~&lI#@8|OuAdZ)IpuP7Im20z|#GrCd;$`d~U%lx3P38=}0+T
z7D}v1oqR6K3cjwfpDROAG4bf}b>majLVNMDpwhVx_^oL>_w&e^oM>Y6J11`{-(|W}
zx3Fgzu3ZXY7I)U34Abe4y75r%w{32&ejia!XE)+lwW#E75RVOU_eX$!5KxHtS2K~H
zinO2iz{9o-koDtiu@d%M-(q}%Qn9D}ytw?r`((~73=a}JcE|jRR%WlH<eK6efhw1U
z8YIK>GAhq67$4cO!yZW(Szz(&#TxzWx1wyM`&<G7l40&qci+gY)(Tz045~+k>{EPS
zyr$(I7hW9biH4q}zIZEeyY3G1M#U$5QxDf7tVq)y#ZF4ey8G;{ghNxg<8f5D2f@#0
z;^>)&?gms2YC4(+Q8xz2nlNvSPOX*UHI=oEs1j&N@f|Hsln)CCBE7n)L1jsw)*bOG
zS#xR?S(Z2hERm5%D_0&Dy@np)+<AMCe~2V^MwTF=k5#4m4J?#-)2Kt)H2kdSeu3OU
zOUoAh3S2%w)yK#CK>f_i9iT8Tvr|8LE|3pxHCCO*q~!J5jicDSwn^E7=oPc5M0>eo
zA|1-E)*xE85Bet&prXvC>(+44#?!;B1|7mCf^z^TI>Yom<N1HUw+g6rVIfr7zKkn^
zl(nkLiLd$ID9M5MyFvT-O7jO1<AHaDoDAu8(-u<lFtgcNa|Q;JMzeBQ%W08aH_0jy
z114AHxH++H5Xge6x`|J}e!RGb1h#!Ug~%%CZgot~0ocbeCj0?<LFT5w=z+=OySpVV
z9ACm@{-ajz?_MdE4TsTVLTLcnSm;6^`h2|+d2Dzzx!>e`2TR2k2v4GpTF7dM;}(q-
z{Kz4-#(F?8<?nac#CKwluKT)-(Cho0x6RQrjxTl5+Q2PA|F<u$=+l_}?u8!MT6)dv
z?u`RIbK~Gnvc#uViC8Z?%3YwA%i?_e)N!$689<gd_MH)7Cak&*6S3Z#C_dmroGY%<
zQuT$9fgob!!Q>7Q>GoO4HcTw3GZuSCA2RJ={2-r!y0-V@f7fOI>Sq+`uyN^&?z8d0
ze+N0Z4kq0j>3n3n_!+2Wl=<r-kMaj<)a8}F<$npw`j0oS3l)rxXA=IKJPMuqSc%VL
z7Yi@9LK{l7SJs3a^QaJuJ@fvLZl~*N+GlkGg~>br*3zOSW1kLoLFJlpb#o^Uj|o#=
zJ$FugDh<?nUk6HeTw!f(Bd~RW`Cp(*4k`e1gL0N<NtM3j<`KaLNRa_Z#rLq&nLoef
zHmxbc=u%`SoX$H^lMg*ABZ;s<)ozbZW~R!q5lZ$v%(mm5Rc|r{<c<P!0qF|sR^Uia
z1L$eG?8U^(_d*#LRBq~5_z!kCaD)FhZLpM-DS#kh1_8j#EQ7psXbk&rwJUrGJSg=j
zG`DUXAuKhNtv^*bW9L6z9`eJd<9ph-S!;sm2K%9+U<~_Z&>XgNhW!`lX=5htpHC5e
zs&D9ch3~@zJn^+(puL72j!aUf|JUlj*Aw}h;*q&<^8!1~EmJ!El9dsY<!EhkS*AF*
z)kS6D$du;w`2*8PW9dlP(lPA(bnqAGa7l*XU+_=*Kb=@-OwvBj&d_ouY|D>Kp&@XA
zSZL+7gO)%vUwRYQU=i0p9JAQqeoi#4#LR_UK4Iu8TgZvs-;v0;f1qpR_3{@;AxM({
z?qi>(mbL7gaetb>#s{DiXPKk^1)9*6zGA5<jd~{v`_plx7tC#uhcp-%_Ab#cP}f%7
zm;Y*`FO!kENiJXP-`E44mlLijcTn?$UJC#=Dt}&{^g#ct#)#c(qOJ2~#VV?@W1EhU
zSG@55yPjRRnJzR^!^6MR>4qf8HhGE(qTR0*;iTzK959Vv*NOi}>U}|+A1Y-Ao{k-U
z%u!2vm|<lv4~Bs_uOc2q1uR>Zk>)02v+2CcP@poPltTols$>oX00#+~5Uhw{GbJ!b
z??%A3xtOpYCsB$r|77m}UCjE|8nJp-wi_i6xA9oC<tp=Lnw8tDa7R|^_!g$%FS^eY
zpA?=uh5{-le6AaA$eT3e*nO@0;|c5#e!yQVUrQKxpjjV3DQ)aP?vn;%kx=QwFXGwr
zOlLSIun9dNvl!l3$L0FdZT=@?OaA6$WL|hR+K$fGzTJXW2;C@Do6mmx##1u>=Nyya
z@VMQ-##1NX*)@CVW8Te-b7F1KpR>TwKlQjt=Utq3U^@7Hw)pS0TN5#i%&9Oq4Y;sx
zx5qQ=shf3svi#`cPU}i&?Gmi7k$U~X$sZ$~Hu^Gh()ubw@fS#yU(fk}((Hf63r(oP
z$n*Lkp?aY*l433S{4ZXUnNgfRTOm0=-asXew<kU6V}PENiuna%&5Z+gNYCf6iAIAs
z|I~GgfBXlJyBY+*%=(8*|7)#u+|+3|CKHl8UN+1H43%bi%93~)(S3?o>Rl^)cKG1?
zZ&DbbRW?*HLS#|;mZEdfsVx}M7`4`e7)zMdM-F9069<w(_?*Pn+j9PS3NC>V!M=HP
zNgq>01Ba(j`|SVOneH~iz`Uf-)||3p;RQHR<DtIL*93*151PkR1DqwC@ZXO4igX+^
zGEg<RHp~SQhr+x#@7Sx{DNAw&rx*w`6gM8nq-UZ`79nQ@z|JS6Hsf5AK@&rE`K}bX
z%~b%~a6QBU2$=p${rj(3K_B}7#p4F>H=ZUKnW#Livxnkpyr9e|Aj&%%Qd_(hfm20u
z0>~q`|G6TNVGsw_0vb&m4)IU<{-btd1i(N2FG9x6zlbA1|0fqk->j#|^Ts_n!^38e
z$)yKVvLu0@KsgcC<-3y&&mJs@$?7-KjAh>}co25%aRwl3HEjM*e*VAOmg1X_KAtD-
zx#l=k(38_=$R!isHyL*ks~D+lhNecf;p<v=t!<`BciSnN=}rfa6z@x4jpv<0mX$Gm
zH&5wQ*!?&6VRLGISN3_O_6vwO<@u(E#zrX~QPLcocn(A@ubB)tY+p);^XcjmUCpK;
z<NW~muP(ciru<#dfA{(yVXmkvBinGF9P8@~+)LRW@$^t4C$zFjdiORP{^p~Tv%kPM
zu%12NjN?})L*Jmhg0DyE!G)zUFp;3cPbwphYoCKIia$0crdkt7x~=9KkxG1yz?^EG
zEXt$&zeEiv4j(!hQY-L`Xllpw$X{fB*oRv*3-p;*4!*u*D)S^)W&NS-2IKF25%cOL
zDrXAu#g^31nv8~JfcX)FXlZoYED>_}kfxeMPh+@DkQ15%_vESG;8}U|3*<YikgnQU
z*%8aH-0y3U<;kU8Gb)%8X<-_!rAj%gB-lx*a9`K*=jwBx_Epg*@D)Nai->d*BpHD8
z^4&(1OfVv&H>~$-u6&<M%#qp}5_C8c8lGxV2IzStFTMEuYyf=xQkWP;tjzm7_wm=t
zH>BdUtLU=B@Ux@2yPn8)@2)I{+7dxr9pWO!Bw_(Cn|t^=A91P$s_otwRH_j&41DmR
zS%ea3H#F7n3CHL6`HChSd%1cTtjc&sLeOlQ+T?eyw`}<<_Y_`AAsVCghS5TGXoNt~
zbV^DutBt9daliw4Ud(M{e<h9%hu4gr&O>=u4#*P8ivZyH$HtMUnTe`Bxd1@9kUn5x
z<^{0+2t&+uV)+n*e$1yk?P^AK>FXO^TUuc}8@YyO=HS#d|8~!o^NIx}shB;P>w`7#
zL~+|2J~N&C&?&N9P%=kdYQj7o%ouGI;Jq<K=o40SSum%jwZ1>3J}Iz>PU^NhXNc?$
z_2HWrrPW99C%biJIpeuJ6lr7>)QM@GZb_n<%J_WLr@CaqIMSL<8LftSm#ARk@}hd=
zXUVElZ7*w}N1!qn9mTir?|TUHi(-5v8f%7KwJY}UV(iZ8z9qX|OnH5-afz<_5s36|
z1P(v*R<s^^&oyBDvP;(+;uFJb=4v1JDjcu2jT(N9>+%4{Sf;^uK(Rj*L1x4&0QW?*
z-3fdq@0$viu4fW;am3>ZYmuVE%*;0pants%D-0n*o!NI=cR6@M>8^5nDAF*T;XbUG
zo|nqP-Er6p-Kfy)(?YrnFQK`+My8W85zVT(pLzP)Z@(L^k~rM@Kq!FjG{!ImBNy&s
zqLQ+%iqNo^;k^f!NIn>N%|T84JlPiu$&cJT7$BaIFPJg;X<WTUjHMfn`Ef^3-5=%E
zUO)_p#r~yqXat$*@pa6B<fg&+f~vm)QVRzi;F`I<D!|_>oij}1`CcZha`+Fl`SI_`
zp7Ks|sY<9|F5@7rq;gEJFEA_KUMUpej5+*k`T2)UjB{<hm@WO0h+r*%$gO6K7dOEk
z&^(=0Ci)Hw3D#)IXyC^upcwOHZ%r->J{%veAu&=J6|7HCuP(HWm3MYwjZRi(vk#u`
zW|!tGZ@HEP>?B-+Ow8J-6mAvd+j@gw+Y{IG5_z9d59P*rk>7o)ZT>>6XSKivyW3aW
z>;eB;sxl_wg;i$X2lh@`sXAuqhF#SuPnA3!sG>Vi-Wh3+2U2$>$HQ*a35bC!%?jWB
z#0h&J){3fTkWk!{4ne3dL9P$HHJeQSkz8n;P3L({E(ELLJ0;7>9ucvIr)QaY%GW6l
z3E>0u=QVTYOy-oDU8~kBy}}74pU_Z=%F!>~^b(VZ)ZZfrsJZf+T~i*DRK;s%s84Yn
zA`#`8>TL9gTf1=$ijHC2c1}HbCT{Qxq~f^0u_|UTd*KJ{R%bw1EsXZS<C=CVr1AN%
zY$FwZlWO~8cP<*|{_W##wVE|?g?O@H*STO*mP%f?G{enV2Cel+R!FK_Rbq)3QxM|%
zi%c^!y((2=7b65YvrXDF{`5elR*KejDV(PA`oYXmw~po^K?3U$sC-@`hlBy^LC&n~
zwgR)cp5&e3kPWVL-|r`o$2ePb-dAWFtYUia<3i8C^u@__d;Zf;Z1Ax1Ije`EmC(!C
z7G@hs#B1wy<sQa9wzcC9)TG?Gdxb3#YnMaots>H-C^_Gj)Ma{H<D3jKAsRv0sUn>z
zT#DjCDPw!J<EqR$W%bMysNSZln_1cErWp{LwHur@woTO7fZJMo@5Ki#EF8!^S0t%o
zb$`sy$;0Bf^-8383JbSRvk~V_`EqHZ!bE7qmKNXq30*9YBW0x2pJ6>K5WtI<=X@4+
zBpJ3UNtI<gduLqG9!Yu1`}VQviAI8GO-6N2i?IqgB5X63A+z8nDVZn%#mp&P>m*Pe
zU}kTCkj*oh`Z28HCg^R{?cppyc2vTpHec&JM%V%ZJql(bv~Nhr%3->58aAada@ZKy
z7)IwSvAwU(Z{2H~@x#o0O;lb+O`P;WLX^k`)&qtCwt2M?zd+x6u{Timv_7=CDUZ`e
zjJf$E9>MEk3Fg;=BjbbBI$k*sqEaqJ_DJAC&DU%UzwX&eHfqFlH?F1Yek@b~a?3l9
za5IdP4^12xo-MX!50&w}F6|{&aj`?)h*~mp6+4+RhWjH3Clx=KVdg@uhY?S54Ff4R
z?k80_5Yg9pfr-85-_@NI7%6-EAy@UZ-ylg`ccnYiMJrH3cbl8XxJ%f8<bWY7#~=VK
zM;|CZ`7X*S^GGPqcVR|EYi~Agf$LOi3?NXFy^zz@BNq$@2R$LL^7ngFm`Br3WL?T-
z{rnV~wb8KCn6E!+@biA2EyI_uk%d!D<v8t?N(ld{U>T|Pt)D0?afAPwd^2Xe?D(;Y
zYPC2lC0`B|?t(Mv%sd;R&tHU3f|9&tyWxt?yTnhN$!vHGWQRe>IV-Q?<ga60ahaaF
zn>>2j71-&~*KA=k18H8@3t+sI?v`|3GM%5V-SYPmnm*N2#5BY6OgAW#d3Hivo7A{M
z58K5;TEz<+_(O7DO|;vas|~+V>bD#Akp^HoL+Ha9%`fBCjRkz!qgDYw$on{5M3Sg2
zze|6f<1mj-BnV4xZ)qIfUoskVa1c_NI&~uo-BvMVc?7EHD5MFAxV}sYj#cwEFJWvp
zJliN+ZQX)rY~?LS4A4)=GIdG^!#7W)eBg->D^rq)jpTFkLc(7YJZ`}|AA>~9-oebw
zX59bk@@2~8G*}~nLAc*mWsf`JHuXChmM7ebPPw%{1`E=+woKWFYmE4A*(NyKzK}fr
zsPa{^+oi(-y2DH5)c%N?C`x=OE#tPQ+fgHuR9$GX`zp?dFO8BrbV6<&bk=MNd3<g$
zo7?jfKxGF*Mxj4v+%MhW>&BSoVCw}WnZ6Ccr(azeB9{`Szf{0Jni{ubpYj_HxUQ6`
z3%Pe8edS{VJ9jRG!rh-KbFoJ5&9#@^=-uOL!#UI^9CIi$J#>W4#o&svuVPOmwWTCR
zB-wL(o??!I;5o|93m1>^*Sj4_Qc*7%s^kyiWqxFm%sra7E)&``oC`+QNUAQ(K+vXo
z$8vGV_?4XlpKlSK{R-38k4bHLB}MP=_2q>`e(M03MDZuO(`H}AG^2l_tEjvEYJ{tF
z4=$4-p{jYX#5I?+(}!_sM4I&>riz&+vq^{gr7N~zm8YQr2js0P1eRKFaOg?n$33e6
zH8N`~;;$`Lk{1}gpn<^Gyw&S`#OIEaK<PZ~<J@6kv3-wMI~tu8EiKG05n}`YC`(c3
zXz%3*$#|m&N$RpoXO&`1?EEs)<7;|h5H;S$X=GPj0tiSv+782UmkN6uqv=Bm4_B|<
zGx6VK2TW`y%hvvlX2pV-Ek|;%KAcHytSWEaTdls>v+}XMO8KZoxUPbHBV5`4j)i?J
zE^b&^?xjSq+{mReQxGq@S_N&mH4wHxpdKPrXbuYDTu5ATRBv{|S^eZ1=U8~9cgeKb
zsiGabi-lo`k&%XK5y|qi1zrm!ibkV3@3Z{vefNpT@pUzWelXLM?-e+R)3)!?Ck(hP
z2$VgMj&xlf>>Y44r>U2+?g<}ZQXmP^k@h5a4>+(G6q=#x)Dsc0P}-9(DM=eOC-yKj
zOGEchQ-&tU(I2%3w;nH6y_UT0vCzZ)3gcczk`$~K{5)QWPS!OxM?Ort7i?)v<#P~_
z9&k5y?tJ|hXyCkD<jMzi2Ge^86?7y9Fh2x`C5~OU+DoQ3l6~NuTx!F2qZ9T|UQt@!
z%vWCHGBETAG{;Z{UNS9m@QjZy@+dn9i7v6fayG@G%N)RT8Pda0l1KL&y_%W0E(H*n
zSUU$sOyjg^HS?|)+kxf1hcckp7GeyU-<3#cwZ0Ir;@lJ$>fyY;(m0iX%f|nZ`fY%}
zRJ`iXdOp4b`&DphtRHMSqxVHJW&#RX^a!o7h=b<JQ${+xb?i<PyPReF1$sy8PbUWu
z-bLn=2|5p0mn!rTm(aa)gm&qC^3R*5N6F4Z$V7r9B}g+KZ`n~<DYMrjY%Z&uxuZ-{
z^V#Xslh&`hyrk=mzV)*`cjjx_*3YeQlJ@r1kk7MI3$?Etx^v|@xwsr1H?FqtG&awT
zXS~nIvGrCA_Tx%{5w%mM<^J3tS1u`jE+^5;`K~7}TEOo6RCFJ_U>QKs7P{?*HQ(Oj
z>D>RCHf8!G&mc)=AN_%yTzqZ!d$)&VAffnbBOmT5p8*ElXkbU%A6IC5LIO^ls!mki
z1v~riE1^hlNWOx0;e&9gleZQUgHk$@0qK%#n`6k&GH~QwaaWZ!N@Gqij(^@N0YQdZ
z^>_mE$bA>9@=e`n>KuOL^0qTsC#Wo2g|x)-@l`RTSvW?5Ofp~eY1TU@Si>BrXrC8B
z@Y0=A>rPGEW03~GD4`TtzThN!V}nVD@Bw_5v;t<*i#reWMEjM>)BrdS*qxszFKlA=
zszK%Ra(#J}5+b30%3c1!vob5<k_-pV+1r@D@wmdx^R9~g?tFXNyib(~VF1k$B)W)q
z?;fQ^*D5#x95?yN1DOYS-n{fC`WV{)V13I@T?Sy)JloZ1b)~T3MQPH$0<R%MMY06d
zr2TAtR)rRw<TdYn3GKYkp438f#`exzrlfm}JiM<RiWkx+7suDEPBXqw<8b`Qp|CW2
zBFSVNW}?`}<D0knez$hhBQa){Z7x3McHmg1YD&HQ1V6tBrAw;=OPqYhGYmXzhi~Ug
z<ER_;YJFV-_47x|GORi}+#R6&CjI5*y;S_#Dl`^?aU3a}W;}-(0g&H|*!5#gI}xl%
zb)D@vjhpCL#2o}*bor#KD@)=gVd<TATFc{t3lURWZ#jPB*=hN=j>J|PG*!;`u1;7}
zJ?=O93iCX*pQF7W?E$s*cC)Efb#btkk?OQf&2(jt0H|6n?V>+i(k=3l0dN{xrn`na
zQL;QG9pbue5yRC{VBPrk0-gwx4`ho2LOdpdf@mviAHk|YL9)BEHpk86iS6E_wf^%C
zNmeRFP7BI<x~va6ES2zHxzUdyC$F{9Ap;qillAKLYHGZ)_Z?n^0DI0hte~Zzm5+-Q
zRWa#>ZjCc8MktoL@mCf0M9SR7h>#Lii@M5eMBwLgEfrxYjYk@ujjiXqA(A)Kf%D}L
zu`|!dkygm2x)H=rUQ&YoEK7OW)+G|uRKk%d3<J3&OK(*hia!TX39T%9S2a238Nn$X
zlv)r^H|F|-1xmEIZ?+w^LClkZYZ^IG)DbRWYt<wUhkSwP8Wj>n?WPgv2YXu@b#bHC
zTl^B$QAHQ|6P#@IUP_xa8<Uo`MfeeBqkP*tZnugl7wHs&9>RhjB~kBn`8oI&-E<^0
zHk`64%d&d}2%Oo(KR?l3b*($7k58i*+_A>lr^`PSgueaDpb)p(`&=`?hCBoVY{jo^
zm8i`bVw%$m45)-rdX!qZN0TjdA*ZYr41`Ce<h~FzE#&f^yGVhpNB*W^YGR_4nXJ7P
z-x_JlS}?4xc_ro4zJ^xLn=Ih4iI;{}r?#$2mK8)Cc^uOF2!P5ccQ;v{TDMK&!@o{X
z+tV_}!<>X3E91d+W4<r=%}9Z`Z*;RqdnbpTC^@?yi8>O6)Rf^~a$>gkxf^u$>zh9)
zck~i-Z{1lcOqhI@-st2hG<_)==~{Lh*lZYopQtiYni<=FPg$SbMkiVDP@^@30e_qH
zL30MCpNF+gifP1EW$G=Dk=$qFR=)%@@Gz8PRX>2Fbto+3Gh?u%&IKRAW<rBi&X8wl
zCaOkaxv6oKxmqKKxAQjG!N|_b=B{Pva%$>gwZnegE`Z|ttD1nK+7yC;m7Q7yqgJa>
zlJ<*d05;awsKZ^HC2Eo|bH774bh)_fUMN^~xWeVT<vaO}m?TM!gvlI~NUbo+BW@sf
z0vW_d$;q}qk-(PloFOtcu=mz83wIfzN&EC$qsu^n3zBrpX~VWyu3}D6D5*{&-u=eQ
zd-4+(4@qUo;?+dg3?U@lOabUivE2USTFoaE=|E*Y_UVGblW*<(*F@aeMHh3$+4iph
zgn8+9fgOMn<${?8GeDQP^lPpZjq1yhi1*OJ;^WOA3A$_BlvdLV(VxHV`@E0pc&dmi
z!F1Pa@F)T{*jNZ#fAr!~c|NH|B4uUdi12ka`dL30(Uw)s!HrNNi|;I>EL^O7EWxr-
zV$qB5h_dWKP6WYj52bfM7i`$y0ifB)oL83?n4JKsV4)I+)ma0dCxZ5*Nz$pSHl-m%
z*QO3GDj|3uy1dv~g+w}hnN%6+g0=RTg51dN+G!dR!R`+VHXEVA-wNvRB#@E#*fggH
zvyJn+w>BAtRK3Y=Z+zj>o-()e$U$t_D77oyoW8#%8QI}PiZ9lmp8eIcennYu?#>1#
z5w4#bwWNGtVE|gye;04ylF_ie^nRe&5CcC%E}UOBQo+2hkn?^fQm>FCw0ft$3kLvQ
zPJzfoHkoIX@v|u}iD>o__H?mT#2dOs6Dq|KH%_!0M>9)nkzB(kG?c%(i0xbCurlGq
zV5P`6e#MzdeiHAs;7b<i;BAD2#n&x>;nX(WwjuC~!o^$VxP;f154Vk0jyj*XET~%R
zjByWyxNX_@G4^kp%G+KKjsr)PG_Y`|Ti|Ppis~50;~lmRHIA+xT)`mSB_YoSSN5-@
z%hUxzYm;0b+s$dmw(Yrn6C!zXWP2G*;^Oe!e^&b8J9+`3^2j&NQ`B~wk|c|SW_2oD
zja&mYb|P^(4Y{|brcE>NE5(r@30YrheaE@&<ZWF#<{DREXZUL5hg6RxtNO7oa*M6&
zcIbe7FTKSsR1&&&t-Upoa<Z>DcGFoU`zK`DPPZ0mbx$YR{JyLTB1psP)4N-YdKrmH
zQ7J$;K{<lO?A?(izd%LDufqW>VNB!mU!V#AGP9BUYz+`@YGRk$bNmn-wBUKE>QQhu
zGJV#6&}WmG5+D$(a{p#N$w%sZ>e7I}z6k&8i=oKF5w;hDK2(cod>vGih*^$d$I{&#
zh`7O_fn?_gM&^j{)O)1Pfs(0dU4eV-Kmu@fhI?u#wi|J78lRU@YqUW%wB_N_dC&7>
zqD?hIlrG(*^NWnYK2G^s>Z|1A`vB;eh`h9pJ3@OtDl<xPRF7;Ca>Fy)q-OLm>GB0=
z&<)=*L3rdzLlou35crGC=Pnrw8Z$C2uab4aNVVY;&4dvHY0HF3(bun6YxSarhLq+$
z>ZH;~__yal<eKRoA;Z=ed~hwCEx-DxRtzrJiD+)ZZ`h0&OAg;4$&qjYf2fd%)>5_H
z5c#+c6~%NGpBqypTQ)V)pwrom24)4T9y*CgI^)~Y(Y(BSCshwR54*XQ&Nz1TwnWxs
zWEXv;lG~Kd;oANF!`ItVx&qBqgrdx;=`~ev7fz2Dw2rqlKK0(Mwd$hwNAGJMtbTOq
z73m!?3z&^-2&*ma@$D(=#71Y@Of{om;p&H%s22h);wzDTCCzcxUpK{H%33pY7S4X?
z>uhuaUuUTQb{1e>+0L4rW&b)couj<=^Y@BA+fs!tPFfMr>{LLI*3As3Clq-L>cplS
z9vfaon@*c|rheYfcs*qJS-2w)+-w4uxK+<;bLL4uE<QDFavJu1w*Od#E{Xf7Gip^(
z&n5*ueri@sDE;)on)N9bwsIOr1PG{Zx?pK)M+A}K_eW%hcO?1jNz=ri!yj0v>ICrq
zw4mW)PrxN#-aYG55G$4r9x=>C&M#AXxYJG#tDSgHw<a*WVWGR~A>&Vc8T+98y3P%H
z3#lNVI|W;`O*Oj_Zbi^1JUn@DxPMz`36;S8?wDQ`79Kb=&O3o*%f$CbR?urGLsUtb
zU>d2-T1^-oF7bY~ovyU7`lC<t^lABxA={!~#DxHOFYFYW0b$uj0}_Y;`A);SYcm&S
zHhj@n4C<q3NwJc{w}uxJa<k=jI^nje7g>-bPwtc_{*vkNAv{<W<;LZ;!;Nll7VP}=
zpmbK{S_Z;-T7uNS=_SJ*O>xQ^bKjC)FQEftFDi1GLTL8KTOrq$oSq+n@1XS%0$+Ip
z7y9^=qtu1Cd0y6%L#L20ulGw>GjJ-ZAk_~%E@Cgbjz&;eg4LfZH}YF;^Gr5w*t$00
zZu<G?YPMG-52djN&D;(PG$<7bB(OWPyP~3)Gv0FE@+00O3O7pO3b%3KDdll+Kl}KN
zwf}~KC36wiwHwst%CH5h#*wn_sWv;f$k5!^pWzRp?-V@^6nPVtU#PH<S}|XvaLx_v
z1o^z+L63SE24yBvdGL4M2o>>Sx%(jDB}h)Qmt2Xx88>PiHa>@OJUKEuY4~f+$b-tB
z2t&zL>|NiD;I5I2HIgls+a>@0t@33TYQ;Cl0iq)bpg3Q>e|;&oCnm|`E{G)S+HlPK
zJd*&f)4t{w?C>n;&8^o=FbM_wqESI#J=5^6bNAqqNb*HrL!sDhqokDH3zE_mV{r=h
z_jUB|Q_bc>%>e~x_7DB<y^3rr42?n{>f#QcfrA9ASax#OTL((?4m#hKBoF%Spa9(5
z+iiby7Z6R}I-l-5h47{UMQUAHj@cVjrZk~~-;$S<8r3;hKGk<@zWdmMQ~izXhd%DN
zB56uVKIsr2m4&lhOs{9~v#Q#L17<2^5P5yLmC8f*K)<x}ML3TnXR&H&Pl>(vN_E30
zcXEA$n!r%FiZcuGFohR*_NQD67$+)NtRQE|$KZNN*ansh?gaoec@2Mop5NgfCavO#
zQu<yoz+A<L8<hhuK_LH1@jT3V=&%i}!6B!Pn!`T4FXZag38skF*+;;&Ud?@;#n*~s
zN-sak%`+;j8q>!Y2>xq1=(^Nh%mQX0NG-+IePmWZMKUoi^9tP&VUqLUQP-+8$K!_r
zvsJ5@z|NA|uye|6irTNaq1pp(4%RBs5=jO_CZwxQOe_u2va*hlEfZLY+f+GE$<_%B
zQsBMy0zQu5%d^v!@2eT>{8Z57UXH&gMYyf_^s#+Z!?3G;8KJQq?ObpfLV?FkRnwxp
z_JyzqME!tJ1<#6lA!J%YPggMHkcnW!+n8Ul2<mJFh!@h(p>HR=B)|p7MSFJ+0*n;5
z1}xYHf{&(*z_d|$^a=1<Cfm^HsWp~Xy~wdf-$gQd((2r@^2KczEZrVMS3IUjW~A7S
z!xB}am^}GyfJ?Lz@+jQvE2jI~b50U}gQq7H^_T~AZ>4W;x>KT{uC)!Fhffs~f4FN(
zfPTD<i&$&2vw@Has;E-%2u(@wc&|^ZdI*gjr8*eeX1GQaJ|Vo(jayEiUSp(i>fOvV
zBt*wY0%^~lF|||mM(HNpF1Ssj5^^)uKTBEWE$KVgLiJhb5u^~n=dWUyRerJosEv$E
zGTF#~ISozRx;KtJ_Eq>!RFu*alp+#bc3BVJM>juRex~?M^kYu~UIATIj7e$z0*RWc
zo^B&%2Tq!h+@Zp7=wgr(P_Ji}a1U$}T?JZxc&5D+<z|iPz-`m@qpwWL95D~$(!+DG
z<rxGGt+CR5g0c@LYYy=xUQ(T(Oc&T;0ldr{D(l;Z>BHJ+qfw#o5^0S(<&K*UFSYl#
zc^E<hJgrC)!QZEJLP#5%*GnA#kqD^J1lH<7n~?1Xt>J(kmOPh%AD7v^a=*=VW_8h`
z`u$pJkrV$zJHCJXO8z=;o*HmE|B3Gz-B*q9!GG6BJp3j-s)$|3YM;jdN9g~C(7cWx
z#sTWC&t_cxf3N?)=?C1|FpkV?e_d4r=iR?Rp1{%GVDSOA;umOEx<C027+@FUk$eIA
z0@xI|u4xWx%B*t~&`{jf)MozoH$k~I;>n{p#7MX1_;%X^gorTfvuf1ZC~2_yaa>-?
zBkE`YFN1>#hMxz1yVRW?{D0AlQ7z19b;~!@BgY)R)KmqxCo6ls62;|n1)YFDg6LzN
zI8~l}*`0FRJ;(QK$DR+vP8+1A%3y;6T}&tA0I;ZYd^gxfC)+a|ZT}UZpRtjt3-ScR
z6SyM^Y?gJ*2-lqh0>T2G?7@R;F6w!zOO)@&vkH(5A?&%$=6mS)-`~S+eFY|t^2)(i
z|GRr6L@psow#19Q-O~zgI9QPmTG5b8d_;P-vvMfQ?3TkzbQ(|N7gSXJOemqxAZU(U
zBacw-Jf})}bCp60EX!OI<CEH4wGyY;jY-rc_}C8|bbY8y#W&|C`JlPv5L0aTTGzD0
zVwo=-Km})7M@a9M065$5-|@hk%;VJ?yGL9cJ8@`n8-+&Q>vB&}Z(^0YneVhNHGu$(
z0u+T@r&%Jq*aEg77S}Hv07U|s0czNsq53ZnmEpnZNc%XJHn@X|Hr3ho&PSGXIk$sQ
zFepr6jh!A!z#0>yHY91Dxn<~!Mn`2+`}d}lRdX5D)OESsQ=<52ky;K4lQ_ePJf3-r
zeV-0gRy9{=V0oi!x8@Fs_kypEfWxdkx2%OZCQthgy|w}6(GECqkkYskIK2PKST=8_
z5<%fB-SOZe{jCPo+Ptr7yxb0YK3aiXb=EYkpyM5ma{990ERcP@O+J4LW@d02YdfV-
z!SDO&C#c-Y5iFhBzBZ7OhHx!YD3ii8UF9Zvx%uW#ciLMM1Rdrj*y=y{64baHC+kkq
zEB&_}Vq{9c=N`Jq6&~*U06n>S-2m+W){AF_aL%nwsjySs3YYPSF?0z+X78P{ac=dc
z%J|*(yN>lZJW-cBm4Tl)=Rfg89eQ0qPx|}27z#5!#*ASrD3fdpiW3DS<cYkr2(8>M
zdg(iT;N}4zi`DUq?3l<AoOxR#HYmeS*_uH*K}xaTy{<KaWVrM7vPrMj4Y$cuzyBxZ
zHR*I|P>l3>Tx^HV-IxsPa~Ju*_@Yp?eBm<BlIZ>j%3O3;@uSy&_ON}x|1E`I#k$=-
z9+2Ly-_P0qFfs7Sa%v@1dSa$=63$nO-sWCyY)<ETtADG9d$?R%9v2+zc`bay@BMf;
z-QW5~#ljqojp;o^!pO5GkA|p6kAm#I%-kbVZ&19_;ZDM`ecR}>-hcr;QMhHFvvK~Z
z3L;nn(zF!S+Eg+}<j&qqcZuTIGTV5A{LM{%4+bcsB0G0+sSF`(k(Z;TB_Y1@4*2$$
zSM!$9^sxk^BZ54p-KN7lHIMJl8&4RQo?70NaqAcG$3e^d;e5aU>iDuB&tOg+idpp;
zWt^<Wc@$1(-2<bz2u7TKfe053$mvx3vA9}Ffhw#SrS*g@BL*){87Rw%kGxwCdZQ+~
z8^(t^N10W`|84gmJr>i*N7^g4sy5x1lwx$U>vg9q9TuLxkL^gm_D)&yWq~{pgL-nm
z9@sslb4REU8_R<ExpyNgsvWXEr3QSXr$1bcswLWR5kWVcT;WQZ1HdC&=}Qx)-v+^!
z_im>+Lte=C;f*5+%kk3Ihd=RWIB`_SwS9+x<vwl{XES)uG;#qBkJfFpS*x2i_ooJ@
z>k*xNR-~<>VCa7+F^JFfn*p-(r&%ZL)Qb&HWB4ddL|(n2;}c6kL+bXAA4Oj|nk+k;
z?4<ZY3nq-_^q<E~8Z*aoYGA&5(=JN_*bye6jtJEi{0o#vD-8N0UMc=|muRh1_<WOq
zR&3jePC8fJvP}f+=Lt^&1c7t=<3zV+a?{&Ax^_y<jorsb-RC~QzD>o%v{K(KX37Wo
z&)z99J!G(HIwHIGdxR+}G_?zU-bfpjvV`->9447CTo-LS13)AMMlzmlyD~UF-@{LZ
zPx5S2)dq%n#R$uok11^u?vUNf{u4-ApU!vt^u4PJANh|t`)IVI)%Z0&iS5B9$5f!U
zW9-aeiKb8acjNyFg)f?A+#`)&<ZxIS;<G@64X>c@d$zWH|2&-;)6XwP!+40(|L5fJ
zyP0iIgS({|Fh@&<n+@;7JO@=CM%}Qw#j-y9NsINx=JHL)P=wb4lH_sh7Hw!`nT2gh
zhw%QuDsz{<m)*2a??4k3uEg&@_=n%TT<a32sC{o;+~>Jv;oZtp;mDa_CDxYn#HY)F
z49Df2s&d{bTy~V{nGw%ZF|~X);S?RDrv;!--Xx`Kx;Y`qC@P2({Cgkd*R-+qha3z0
zfqf0Wj5^cb@9opMkOPn-O&?%e004zO0_Egp&r-@8y%vqW<KTe!n6t>->TxH6RP9k}
zx-W_IILiH)k)!;7g(DuJ9=2rNn;~D$r(>1pZ}NR@FA2r|mMIMVe*0QUi6tJQ4!zh(
zTfNc~&93_o`y9DRhvMGfD-Qb_C*4ucAXenz2hi?H%35R@n|3AFY&-Ha)!wj{qp_Md
zBP$gMh*%8&&&=XFiLK8)_3JR%Jh?YZ=}hZWyvv#%5|UX}u@;E8r_GJ9UAX8Y-_;G!
zV0u{{*HbrlCnrYvqhxL9C($=bIPS~KX7pj8Z+{F89XFLejg3SL%@H3n?g+lM*h#(H
zXo=>nwOntP4U^}L_lK<qSI34|0zcsue_e<HN4{@W2+4OkV}=4F$N5`<q^`??iP<mE
z$fvn;oJ`V}MoEi%Od(Wqm3!QM$9358W2o7^gXTU`;j<r1SCIJhN2#M3zeSPF)o7S)
zF64CfM61DnxSv5yIM!>KFhr`|w#TBS=org8SSrcR9-28yu6k2+IjMAvy0ioQ2$x3m
zfj8+}O{a>`-!1V+5>c=Kp<8F<s!J!ixo;oJBD2FdY$JoWR2-6trSRzR0}ms_?vfQv
zS6eOoaO%9vCs<id!(tI>kOF!&?<78WI8E6|fAU-K_#>M4p(0$leD8N_U3g^J`u0^B
zwzIWA1A*g}#y-Ep>FMr`ayDd|68BOS8r}e_D!sQEvh4Wz^bF5BGBfq?<V(vNs7Jo!
zczEFk_CeI(%#*~l>N#$a<VF!M2MAs5noXY`K*Td>S{j&lTB>pz=5^3E>CnzT2|jQ?
zi(+z2Led2}hixHL0Og2v*w*pLFVHjA;xa;0qYW&@s3V`15)TyEWi+sK36wYb*#kbu
zk#!&Q*BiR)_qVPL>7u>q`4ZK^<A?ky@`MD@Cc^W`B~V*Nq>Ax7zHi}iK#A=+Hl5Ek
zCFXJSab&Zug5rxHMFpJrU^g?uFRgxgkN(ymyvRN2HdCfihhjhk#*-I{MB!LCZ6a__
z68Q51CdNOc3u7*!W{hX=nt~)kQnvTe`pcq`ITFsdELskPmzPQ9iA>&a)c-O4<!_>H
z@TQf(+SIKVmCQ_N58;!lF+BKp`fi_b`}sh-cDNAO!CLGnwx4|Upy%RA1gFFc_d(?@
zd^M*VJ*{0%&foqCKu+*?R*$M#8X&Pr4xiXGOzxDF$6GOvS%S};_-s%-lTVFs<kC6~
z?`j|jw$>LiT2+oP^@<|$a-g{fU_GN)bvaU*lFCIT_vFt58)*JM-!qAipJ_Tu6>)b_
zd|bQ^4%46DZ;1K$gy9KA2T&j~g@H`5)`*w14S<WTaoM7n1rjEy?n}P$%r4{8Xii-J
zW0v@1U^H1SrZJuvCMwr9^1Y=KH|tmwd3CWFOEIyH>?l+=o!1SF%7XfwsMxZ9hUPwe
z_Vgp}yBnaGfQWa_sq|5qVIsHz4Rz`d`juZ_DqmGxRmy4NTCM?fA}{^a`<A!&Jv{n-
zH-8^ELQH3L)dLsQ(Ev$E2^|^ZDRAtiAO5_0bX+AV?Mon{08c>tY9;Drvr&2LH(mAs
zMI!>0q`BWh#Xl`WsIXF)zM$esx7l3s1vY)KGjSxb7JNqWGiN0A-hLJCx6))~a*kPL
z6D`5(NuTFI;;}aWmR#QXTNgzx?A~4XW356o4juvZ*(%D0H}V3jXzMh(Nd_Yxis40j
zOG+>LvUXgv_&Ot)u2mcX4pLH9=>K_F-2dBzsB^riDEnQU_rKrbUznfX=0c1%y?vXG
zB7%$z29@uix$4!Q;(+Fl7{AmNspNAbUgXV~s?t*qPTI$+a7R#R%A@PSaV;Q^tc^Mz
z_xpdu_1{yTam-1iAk(e6#|eqvyY3Y?Is}Y*aV5RFKl{s@Y-B7NM=1*0nhIgCMTMnl
z=J}xx5YLb^EpC@j7mJ)XKYT3n{jhWwC+_!u^oKtUdnQ6gBn5JM3bs6?ttu6?ZSkNi
z(?2L=bnsGR39eNh0*g6Et)X2Z6_qpE??dBaCg}T-@JDTh+0522l|UTeSkUS_f!`<D
zF%zu=ZE?$qQP(+YB37ca<=Xg;w`#i$XB+9M=XyG1p{_~QB4fkrSAo=BD_`7VnA~TA
z_(g)JWhV68m8kPh{}IInav`4{pbEK^X<$nXwQ{WKK89D><4~m?+c?Aff%$9mvUo3I
zHRq3B)H2vIbbtSLiEGAmg9kV|s9BUz;_hGlj=EWhV`cGE27Into4AN3dNJ(i#syUn
zs;=PXom?=)uYJHT7s{-wCU*92G5me_-}YSNU+#uwN${+0%=22%@d&a3`^!Y8l~u~?
zK5%ksF<UCJ-P9Xzu*z`p%~wk}P8h1LdbV~mBpaO37Mxp5*}xk8$3y>adQ?W2;ax-C
zw8E=OW$q&iG8?nn1cUopjc~#-m3cn!(t8xe*Q=_$Pa`J0v2vp!l#!Iis-O5iDtJ!b
z7*O}-8RY$+pQB3k<n~OX7iMUd#vIbDGqlHOMVaBTi@G|^87^MVMZ!Zf74Ns?+khbV
zx5MAWDyC3>i`Jz1Yp#jBn}t*Qs~25Abs-05Ixv#c0F^!Al&h>PQ#N$s=e-*rZ+-o^
zQ1OwUUp$J;j;AExYro^)rKp=GutnGhgmnIl{^sN-jPVq#^jg=#m?yz5x1~BkMagww
z6KHa=>$cBSnMII3FimaiB!(cmrfT`u0!g*wT4=KD%O8vIH~%)#j!TE-)dK|aY_w^)
zjn`WSg~-60_&>5t!jX)!cT%^vx(yFsjq+r?NK{w$FqJ3o-wTv}@Q6iOw53P4rQcKN
zpXaE5y~xQR9ee>h2F@HT*U)sqGhNPeG{r^Q$J#4eeLr8rc~ixfv)@AM^W>dk>=>Cx
zcr)wAMXug~*jS!`7{$7MP?mW>XcBH)99HMQ=bUOmFkJ8C6)E|`sVX8-*#<p36S+sN
zJorpc%VfN0WVA}2^`Sg>$8}tAdRx7TMVGF|)Wea90jH^WPiD?-HAU$wI}}A^)`w^z
zTedT#{Ad`pU0vv#5j|noK8J3t`eY(y6=f=RRvMZvd0V|305CL#M7(QP_CR&d_{Zi1
zH??)v5>3%9&l#2voxb)Q4H3}SX86vn=XyzsBCftaTHmO+9<6wc_nerhO(wyrPs-Ex
z(POX{YioHkBTu+;GMjbXBjK4&8g<6m)dWY%joY0F<3u)<>pEiRZ)tb2Bdv7@Z}q3f
z=#g3-rqj_oBB3ok8`{Vk*Q>1NDM$Y)fmPDx`0g3I26)IaQFbS{@aO$yF$Oi4xQ(!S
zfZ(1XeJG{=#Gyx&K3cu3$q6xVI|Mp!>mu*w&Au_caUTDG>nhjX@yqyZo{pmj^vymS
zVozx=^`Qb@*?3+l?M1uCq=0XB`@xT$<sx<(qETNj3Odg+L-@gBhPo^_Gd?tL<?#(s
z(KSr=h2_F7F;s+Vxill2Y<t&!*E}}|aR_ss9g{$7eeZT^s1Fm?nJF)yRvfMu^D%LI
z>%hHTyd16d5k$C7=7WpYvQ4K<xEj8IB>aD@y=73G%e(GPLV`<xKyVT?!QC|kcXtae
zgS#dWY;X^r;5PUmg9mpXU<P-0w{>Ri{nlG&tzEVMUrrT80aZLbPwU;?*M0qDni#et
zHsVoGWbZXn0n7@joif>1PO?=dVjq}a<~7%-ZyBW`roPS#!2kx$hFJj2o|m}{E=%)@
zw8apBxa!Du`kf}zM3jKUXPN0Nn*Rta5~eEmu`5<nrd_HRG7YNdKaev&yPTs_6yq||
z&<;$Sal#DE+>S9|m;@=WFCQ;&WdnAA+LB>tof`*VbUe?;Y4KFZMyXb$Oy!@XTpEp0
zy*I|P{kw);Y44=PaIPrEvixa88cJ%x6Xsj;F<l5(BHUG5;b9Vm<sP*y;BEFvaayrj
z1tn!sa+y(E3M6}rP)2?h;34F_*_gryIp!cDOWXg{ND9pbl&~b<V5FgvldoDAsYn<%
zLQBpWvkp=YPZn3N2?eqQj3$3eagyX`u%8Yjet4!emD$mQ<VJ8Gpm`0t#*Su}Q;jEz
zChxC*QV$oAqitDKEfh@L0s=DXb#ht3>q??DE*?(XQXFLdy$@}-{qiY1OHK;el~;b&
z_5$9T17va}#E(padQZ4ubk>`wNv}W|zoD|rWD|hbxr~pL+SHYTk^Hg%U`uJNrM0%(
z^?FmSY`+0w*_ya0pPAr=){Q-SNq7)ol~#AXIGpB}McL>7JO;aFQ`3Xs)Zo-v%;C|<
zfPtJfyS{%R>0A9?$L8%NEQCn2Wao+H^51I)xQ5qiWz8`i)R^d$kL{heTTaa8A+iu2
z+<FB6@LhXUN2=B8bBy7NyJ^tZRoXOiDuMn?!3E}D9wG6mMSJ$ykLX>Yp13L`-8H)l
z8S7}-j#4_#%^a7M=^Gc@mm2ibwU+43xx_gycBtvtFBGfud@V+G9~X2^reaR{sV2cs
zB8*|dB_-$-{3XFHI{zitt(KATpSr~W!t8)bTc|upWG0A<@D67qVXpA&K_GiDal;;+
zqa(8af;Qv3xd!_vymT|?z2;Hdsr#pXDP{^^(8u0`x#DFHcWuYea>=p<DaO{XuFZ+>
z7fW}&4|LO(neA2H$l24%I(#)vl>e1#5-5Vc2V~sV_0?R{SHH2e7c)6fo9=>^3TObK
z3<gqPtAOsF=ZJmnTc=m&#c@^ST1*|Jd+~#BqDInn9}n}%P&c5-7mDQXxXb!aB*<~7
zm4|ST1$`M~)5`Via;)cz@O`YeiD}NZL8IKN^mhfa(?vU`s0T*QAmsv)0@^IUOZF6j
z&xVQG0pXKs{VrIE#2XpB@mML^uf87u*H5luEbQOa?Ui3gVQSA0H*T(CJtU$ZJ(j1D
z#1;PlCMS7$PMhfLLNd)x>ndSNOkUIX&5LS=Z}r209x}l7u@6{Z-ms(mLD(N@&xJTS
z6&nl#)CM8n`?SJ{Uvk~)h?4OYN0gJ=;maHFR^+5T#*~{f$m2N5!QHc0%=7brOi=!p
zz%|xZsR}zC9Z!fbdJXaV7ZSj)4S_L%QjqXhD92NpZbRmg%S(zdQFD0QaK@Q-zz^5@
z%KXPsn-z<3sV$E?$BGsEgMH6>9R}1`2ilCci6rLQ563=eK_w*~Vx){lU%2N(d#g!O
zhN?wwsls^*>P9fa1xs=fl6%k1iaPwQ;X(7-yymDCQrq|+4+4HMJt6gkFcBY6&rC(m
z%J@4~AMuyE1N;L6<Aokm{cGiNec4}ND;gL-^=GEsqI6g$4Uz33=OTUiuZ%sjM!xt>
zZ^5%(qN0M`1#u%;JU(D?Rs-+8FA+^4(Fnf`Xs$HmbqlW&v#v0J-J5`0R(^vWAmEP|
z#}K%I?=@dZkqWoxY3nq*?1ZD0NT{2RG0(JFDqVzvVB@kSG5nSiJQvxwcG}UG5gAI(
zgShhVj<QC8=@Gik9K9nFaIR3bv<&jx!I6<t;ZobC-%(MlRwsiwa`gSZrdb^p@2958
z3;<38KKQk7LXF5<9g(Wr47iHkuLd)o`&G2-M6MNDUko?_urM^d9>m0U;CKk+wl+3Q
zo?V!jG~}k_Y%_>*YSd%a9(&=1vBVYA4Zo;tQJevQg@OdfR5;l^bI{&DVY``e3G;F^
zO{KQw#2s5TMH4y*wnDRSq#z&5d~=Fzi=^ZH*itK<Tk%!4jKGYalMS~I)3n|G;Ad_D
zTUgbUfL}6b6X~(Zz72IZiC_zsa?eh(7$CB!5ysN%w%kjOWc=$fYk$)9A_oSqj&A2f
z+1@Fj<JxL1828PvU-T#>X3V*j<{_l1;M9yWmcw=4q~mCU+cOwQ!UgN0H8MZRwrd_S
z`vYgSi$6i^<PSUoWZk#(3ZT)6zYJPDo9!)gXq@xu*}I(|Khd>=BjhcbL;b5d(x}*=
zO@93P%lGh}#KdYtBmR%wl!i|6#JLx+CYPT#pH)@mmL6b7WCbfjJIYj;N19pLhzx*;
zOAMxjwll8<@U$a7-}FR@PZG1V_zq1hmp<G2C<P7fb;TzB+YjRurQN(;gM)rwnvKAo
z4=uk^k@4Q<(s&(}wn%-o38bx?ReLsbqOMj=<bPc^O$jb?0=-Oh{M894xC;r{yQ<9K
zhw%I=(@3=asrg$yD~o}QvzIUvrKM=xh5M5iv3L9RM!m1I3QB!)nCg(kD+|2k`eOZT
zEnioa$;I^PEbfeIb*|UyBjT!@az~PX2ULs*p>8K(&pr|UZKg>I$kC-3eiXTh-A!&8
ze1BEx;K-`$-K!DDU2vFkba5#?Z--Im=(+`5%8mieymLuw$PiE^$B#xsi7IdLlhTId
z@N31s@I<C>T4*J7!R&EAl1N4wPNRL}hZlQk;7xDq^%s(@371)ICc49YQqB%=_5Rw-
zQKj5(=`JO<s%%Y^4NzQE)RV(DMZ*~)gda}M>J{)QLj?%B5;0wnME>#qFgdsFd(O}G
zA`|r812VP+w=7q~P4lU;+q_YCIFtPo>yrBVWFJPAW*?g4rlw|&wX`U#K7W`(9|!;k
zXtzs!=4Xssm{v*O&0G-8^vM<>+{qL1{Om8y`x0f%>B6E)(R{i?-y8ZU#g|g@^b-_q
z&RT+`jeJ7sQ>J(Lu3ujM9>j*Yb>>U^m7~LOIw~4x+!p%`T-!Noof4KF>WcR1$?T$i
zcqvjY-QSnt@bKf=vgXxmtioCm?>&R*adsZMp)$IIydYjn;W~oXBWpKy?w6V>E?CZy
z7OC738#p6K0(+x6ZL<g$HXnxOh*y2$4mrNg0#))JrCrAAa=uwE#R5W7hAmRgH-R5#
z*iPuc6Gz>B!x39BFPE8%{wljj>oY)O5_dv<LSJDz8baw5c9L;U=_l2Axb~@VmMOo@
zGKJ-2h$A3#=EROHv&By}Y}<Ps$GK%5D`OMjZxL5y7<IO}{OyZ9er_gB$hdOAep`5O
zaZ~unEb9WD1G}bB!%n5!a-`LHmF2hadVtY^qlpP$3G>TBFJKzuW!n?ZIq>4F1Yw36
z`8<o8i$=|3iz42yXg;qQxBjF{g1GY4Ew7Q-GT6Kk+f>(krevHo|2SM1MRl#E1L7@c
zSv>hz@$~Wuard=+G^@6W>RKf(L36Ji>i4#+uYyLMjK||bc&}?Z=|`i46k*gl)f<D|
zs+US+15=x8D&j&jb3Gc}T{C4zZ?zaTK&<k1hp@cn%yCj%=N{6foVCHe35-?WP2fWP
ztV1P8+xyrIO;rfR83XxXPj_mBeYRjtIS=5Ip@OcTrCE%U#5$=)H-h^<hCZ@@##wbW
z%Xed{uo6tik{+Vuh_F@Q`2StK{$G&Jl26SdJ#39ve?<xl6|`_|*sWELDf^m}jC#2K
ztv^67v=Q`*%s7#Q{!R=K-RRB`Po+&?Uq)UcCz3`bcOMtolSj~7=Vp4L`Wro@GCgc0
zw&k>*TsG>q5c4W*_k@bd>F-ZdW1lJ4+$MkvGg7q&Vi+iCb&h*PBDohw*9_w-YXebd
za3jZ%HEf2@DLI|{idfQAtOuG9NHhcat5j*V30D-CemB)!<JYIp;qG&!fP%BZO>nEh
z@pimHUq5qvm@Boq_!{peWpLuO)Yh%Zh0_IUW!3nZTp&8JZ+`!JZiGHvSn}@*VJ_!6
zuenb*_-+I;6ty`=k(lgM?ypf(D?0Gu2P?P^JSPOU_q{1gKOhKg)^t%V%tDTo`(thR
z*eMdsC3e0t^Yg9KS{sTinQWX^gRbR8A|2ET%iy9Zi6pt);#}et<>lGwN%!Yxp{g2X
zZJ{`DVZQMgK;2=-yOC`RIZ<WlVBFXyHb$%ik^I2cg^bYq%>`XN%ICgSb{9b$*3A5u
z^j#<28#dgd9~US3UaA1z?UH8@WWBWS*&C7i%pE~s_j8xTE75OF=Qqz@$J>rg^a_Mk
z)PMh<hGqWzf*mBb5P&kgBsu(`m^pu!qkp7~-r2eFO=QobX}V!2S1zd7p6abIx({+c
zeVk~VmrG$hdzjl+z~sUYsoO(7zuA+RcD2*?90XIX&P2D`NJh*Zo<1k^7t+GmguQFf
zi(5y)8(Z9>xN4SZ<1bO%zzM|>-Bx8XcNy9ZGbD=*kX+#{llU}<hs^s>X=tAj|LmkF
z@mL`g`GwJz)z@DHp<^h@sN4@eLeG4EA${MayEiy(e5BF{2!4%>!T;yks66Zz?=K|U
zsBW>V!=OuEkO*$4G36xN(FrrCGRM!t<|t<N@`idrwhNCr_K$F^s4D+PA;3mZD)xJU
z{+_QQm32*nQG!%kuFaTBDs4{Ns7Te0)7)c^N#(mP3{b@YEr!lB-V(zHNWcN)xO~i=
zf_~g6@kViGBT<2=3fop~B$BB|Pr+!@@iQ^<3Ti^HLR<YO{rhyU+R^nGm0n85Nv|O5
z`CTtT?OfN~^E(cq%>-O`Z7D6sAIJR^YN55eL8xN24UP{=P2o-^v<nK`?nlv9EkQW9
z4AQ5U)$PeV+`8uH`9Og7zIO^oG}>lD()a0DAq{siWbYu!8R&yjZK6OvJ~PG*=OAIV
zTiTnx5%u>fM&Eqh%d}&o0AeUB>nj5)%PW8PYofb5;y_04M}-Y++-`_^Iem;DQE91i
zt|#1-{-dkdR(=gCMKZo`^tN{;-1zi$Tx6?Gkv)+PuanPHzGya2Di-jIOEP}=KtKs^
zmboyV5oOxxbhp0dC~G!lmE)*DvqzkM8^$?7;z+wEanjuToi>Ch9#@$AW_|Cl*zz5f
z{lka0+`}ACFQ*4YdM%Ss^Fy1@0RkN6)Q{-ebT>XR`-tohv5TOf1cnH)wGX_$6{+X*
zm;|<;Lh<<?#GO7K-8BNnPVCmc5*@5og%m3;v>Gk=(0a@REG~S5>RQA=euQp<eBWEe
z^6e1D2iNK{!d8+mc}A)TJAS%8Yby3qFRhqTW`B&0eU3W@Jo6FE8Vpvo8Jr3i`FLOk
z;fj{wFFaEj+OI!NGaOA+!M-o!E`6N-1`oXd-6zLyVg-)V14yshu@%V`Hms4#5JbA<
z@ZtBWP<U75BR+n2*k4FTViryC>p1XJ(ox-0+SpRd$bY|QyHm?tPV1axx$X6RL%Lh>
z3UiFT8wpS=Ryzim5RCi@OYG%Ged*z#TlByXUxXk9dbrLVsnZ*T-_ckhFzK!!SASa>
zzSPo`Ffmwt^93(-{BzI7amG+%<6JwL%-XO<`NBR#>bQj2qJh^~5oqn@Le1|vh~@K&
zJbHr=;h2kb`W(7hnMssaElCo}QaI~a^zDOsp?`5gd^BaKcfQ;yYPdT{dg>Yq-P)>q
zrBBy;dC_a15V9phQ!CR?^^uqy3&U=(a`^EWA&l(aWB?(UIYYzu`yOmJWP8S9tE1+s
zlVa8}7&}rm&22Nri;@^{c>Ol7EwN8D5S=lfS^OZ{t4ae}Uk<S9ff<9R{^;@oDhnI@
z<F3~&9sH~bCI1)`ObOFjK{MX!sKVlrfCdZ4cu3=Dw4P`JVqPRC8UWG&z^%z+zn`5?
z_#cp@?Bt`_dghmgS&+l}G{~w6GILlELg&Aos+Zo`^|iOw_i=vDNGWC(p?L0n65WT|
z6xXG7TPdK^yzd*bHrf)yWh!>iv89YNqbv*xY#4H^+K44f{i-V)LHv<XnSXf+Rbad1
zpq*gys;NT#7$%$1PYpE?ie$0)MhMfQq}RrfdF>YRz5iv|^Lg4;nf(=Ey?w`?^*tqD
zQBgi3S2h%MS<0MWC&~bg$y~~p!yx4Hv3Sqa6g^t+NPe^4MkaaYmE;AoZRcv4nhM}k
z4W43Zn&>9%Rv>LPrQsrUR_18BL<KH2oyLaqg#+BVzS2wsFnA!6G(D%aS>**l$#R@P
zQ@6pLB=y~A;wkPZ0()C4O5WTf<r~&Hd^tYigq+VKBkb&Qw5I023hJkea*Ns_?7l7c
z&wN3i#e5qlcOR*6#120oi~<T=p&H#)hL7fFeAiOTY1Yj8M)5#{1Dz%(=K7v8Mu_P<
zR5y!Dwb+f4Ie+9|2M~yzZ=#)(ADL6+`fTMI9`8~?UcqnGlmQ`e#HybGuJRU>nWJ1*
zxUEd}re<fpo~tt$GUp%S>f0YFMh>I3&Z$SNIaLbS2RCeEYl!h;oYwP<Gj-(`VIJ)F
zb3C0K(2QJ8__g?<pp<4F_)oM}_4FaA9!}=Rghta?-zf1`O}a@_l^uyPrT?G2F7-NJ
z{08c?j>qJVaFeUE0K_|v>KSu2Ls>*QY`MIHRO)8f-gVztbh)`h*OFDx?{sOl>b|`|
za+}fly<&6C2g}JWF_PFewjDXLr@yAu^MEZPhotatlG08dTFjY2jj{Gs;caC~ZB3Es
zdTEX>gIWT8-lYwt_s^fIX3BTxig(;%Z`s2xy62XuGi>xvOj_;tRzu}M<)OMG!smMa
ztsMNr*1-Kogo6onB|@QNtP!+}QZU7BBqo#kti-!Az&D4ozl!=5^a+XUH3Nn+iZhA|
zLq^>HWf5tYtKfs#yc5VW%Y#X?o=L$ur{z{^?*bq9DuxX@U&jXo&$N8|7T@Dv=0`Mc
z7u0!hBq(;P;NX5F`hehV%%Vp+f+%0diqR8drXg>W`JiUKQPDqqWci1AWT{i@hu<c9
z84cM!#RX7(M621hMlKDcs-$fnB-{`bp}x&OZg{Ag4N4-LrCUHS;3U^A8zZWOIlP?K
zY`J?<b#sJr8&DR_nFeCQKDVQHnaU^vw=Y>xjJ%Xit0ErB5D&C~Oa2CB*XwwG-s*8M
zH)}dU7Hd&;nXB0|60KXs#kIRh<Kxqwa~X7xq8Ngij60+;=G)*GIF>!STp;&Te1heE
zYZWOGc7Qe#g|a}WpXqLr^uj{}4;?;uEao#H?U3*nq*UG`PHFA09=i^l4(gu7Xu?kC
zB3Omh)~mu{IaO~tl%bFc-EdI_!(LjKRK<(n@(&cJDs5K#9AHpml(2+N2jui73gtKD
z_}$LtpGH$Zvu%b&(kq0x0M$kZ!V;DY6_v{Vu3blz*wz9ke1%NbC;6$1=KV!d)^^3b
zx0_t`>0<^RI3tErGl4d8DQkds?EJ8&j%aWgUv6CAs}8c)xLkOzzZ43ogFho{KY9s_
zzj#sZUEZ5RODn9tSea(CFmMj&!jggNq&?rg&CoBu?N`uI9RPr<B}iTcK$ao7IJ+4^
z;oJsB4AKomkbtry;QJA{w487a?YZ0_PhX7aiuM_HPOg6~4`?)}`E5Blh>Vc0VfEXP
zByJ~=5;*zXvDRgG!glaX41}KfOKvPYDiwFL^u??_U`Fv5e)r<J>aMMidh<*t@y76y
zwFehsA2R6?yn^S?P;O7E+(y|}YPblV%Pbs=!XTFKePx+!NrSpg6P;!rJy+@N)|o*S
zPS+4X;lZ!Iz$=BhKj-=<D%$kRd2*kiOTQhwWvZfzhY9l`!fR>%9q+lLS)K2ZBZ6SQ
zku|Na7i6&Xw2Gj;erW_SrzQn_Uwu%;sv&V5AjjcDa*Mt~&N#=$RG9U^L?~}{_r=VE
zNF+*a?<=+$n5>0uH2*}VFy}HO1j1j*vJ!wN+o!l;g|&&Z?k688udXPrF9xwno&Q4e
z{gOb;nUv*UfaNk(FU+?FV(U&=tW0?oMK_ZJ=(!lDy-=L*WTTB9nJ34}5mMI|x(|%I
zcy7V9M?g9{Ks*-|QeXuo8O@aSdi?CK%lonl=^tYE&9U2R1@62YR2e*o?=skNeGfKf
z*-rd<HpsBeK!xp7J<xHHdZo8+Oa{zlT_itCd%oc{opY@aPK>WDv2Mt>P8T(>+50f5
zuye9oC1iS@-YufNHx1@JBJO)_y-&)M8o4^^i7i5l$<o#{)jBOaCA-a)YVE2Qi$tD-
zgyj4hZ&L3Xu{{`qb{Mf$ix?qtX**`aZw;O$+d2M1s;&sSm$Wxj`OeLI#@Fe?tqCCt
zyIq#p;SMxaT#|bfAi3<5@(^^)bShuIof<o<)P6UcM+-L`bbQp)r=;Z7rux2}rgH1D
z7KKf@A>UZnBItiuX_lteoJ@nlN-1(qK;}r-NRQ()%5p<-RHO2F)?<{ff2Uh;>8hyM
zNi+lY;~j@VK=vA(I$wI9IJnrE(OdY98#F34Rwc$)LmnQ#`wrXA6(g0ax3#K$DL2%?
z))-@=zIR5r+_sW-hWebfs11_3uV>yxhLu>yyGYQ<zn$r|8t`&MZmNFGnx(Bhxy3;r
zx~)ssNah(|n~#bVi#9HDp=2|C6x4Tcs^klVaYNvzjXT!6&Vd-y9$X%76*j8+OH!5<
z_C(e2VU9>e*O7wS2IwC17xT$X3ihw375Z)9{_qO-mdqENFeP(qFE`{-G$3}4e<ZOx
z!$@*j)#$f`mx6O;doY%;^xypjwi5xFDzP;9G6dC(h_jBm7MDSxx~!}n9v!vQh9pEJ
zO61zb%s!9Aq6F$mJwb!lVVu=glX=q!PuAA%CO&r*w@{pTEj8Y*++T75czk$HkoQQl
z&X~CjRjj6{@wE&M`^X%9`Xu@r5UH`)@^Z^?skSL_^P^}+PJVzNU2HDPpGC+%!JX%3
zUi>@f<%Rv1v67@$6xu^@rPHUFlxU{cptjLuHR(1ysUFi8s<&v?pCPEv!H~4)G!=RK
zOf!}WADQlh`ICB+kUU+-yoNA?h#D76=_+=xYjjKa2)hXu|CoKpsYXSh$ZbeX0zedQ
zJLW9B;gI=M7suMLed-v>76#%*skNMD9^$E`J!g*RBrm7^-dK)%f-?F=7<+B{7jFz}
z7DKgtf)DjLccO3|3ih^ebnikfDs2vmpo{j>=1R~l)z%&Q<#P)n70f5?j8o+Zvjf}P
zT&x*d713gH0{<MQ_vV2^Q*xge_<Lg%<1y%u0<-iWcYt;u+OeZma=u=L)MFpU+v7Vj
zMov+)dGa|oul)ICyZgXWH<X8i*9m}v<?dm8B&u)Du1Mq|u}ew{rMB0w?CQq0=t10{
ziEkIh>4-UZD5S+Ve(!ph?ur(t{DtIraBtE6VRnk?qh&)~xONA^lP1wRvUN0dK&wAh
z{bQ^g4pwYG@xj!is!%<PX>52mB>gX>{;!}>`#-*-;J~zu(AFw;shDd+IZ{O+JcUlm
zwD#jySuC{8`>geU+x@Hjg2ddGd)L|MP`;a{k-J)X({o+@2X!$f%_0rom-^F~iUwGQ
zRy!?{Sy%!!l&1RB;@-{<?{hUe51ps_ch8-z-Q`WZLpu@4wUclJbE(bB=8FGHs8BP*
z51@a%2r0SK!5jMZVi!d~wEjq@lN9AQqXM_@4>wE?un*u$=%+;v9Wf>o?YH5X^UWL;
z;Taxp@XEc(TqfiFO5-IWZllKikw)sCiz6%yQ6I%FGq^*i=nhMAw<r&m!M<Q}<v;1w
znK5~=Ump!iXB)N5(+#q%^|Vhn?8g&3E*p|*L54M&pXP+Vh0rG0#!JJfYxf>rs5z2&
zR;%I&P&Qv3=m0ML$O7yxw1L==&_%T_?!x(F+2Oau49H~gUnJuKAlegACzH8n@?;QM
zkio$%rG3es;C6)jPny_)rzFjmOyy*Gg~d^~9kkgbn@$Pt*d2z5TCN<HTQQxP`t3<j
zS6u+ki8^G;Jo?Lu9lq2KfpDS|V=s(^xUwr|BPk^JORh>ou4+SDD(4*0&;cH^bLLso
zMv*f|&M$majjUnBvF$Zv!)^jT#5xkkj<PNtN$V2s5z)|VMKb*Q)mBHV8^<&PN%tJT
zg{b;__}TH-{~H~p<*#{mo7P8474BZBtwegwqM@EGdeqRVsJa<6Eb|oyfuFr10hb`~
zwD6*!`JR<~+r*-&XHsu_`Sil+{Mn<0Vm{WI1D)T-pI!CR#=7x+H_2~)`^&ZG{uIeL
zHh*-E(oXu5rh-=+g!LuIv+5m_=V?BQ87BEJe&cAaxmV<*mkJ6Ijvr#yOtlgWan@uv
zXuz&F9XS46em=rCL^>!!k<Zg2dCOxBbqeubZA~s@_~Hyqg9jN<QPQcPdJlz5Fo%hq
zGhN$k4`-{Z;KvW*mhVfEa&%COg)xYt5Vi>elvRlDBkPY8#eX5$GxSmjjc^21>E^6>
zlfc`j2*=klhM)kjcV)VV4a+aD$yC@jlfZD2J<3k@1=#b1j#^^I$!deR@}xTub>fk)
zM8&T_rbNa?=-toJ(k10u4kRMWL}~STRX)5d9B@4ZkhfyA?1RuQ=gSsa(KS*Z!<vL&
zT<{^!%)llMTNc=wdG4QjjgMCB8*dQ6Xvx%5V{rL!slnd;+_hU2h*Ly*alZ46nNe0d
zvi6XSEDeiyCpTHsS6gh2bE?st$_jdsd;i=BI>EU$kUPB?xHsgY5w^v#YEE@csPyd1
zoIjLE3N^&oey37D+bUyehPc{wvv#ot^)stum49k)T(4Aq2-4rXwfUme_>3r@i%A>O
zHWm13VdZudM2qlinZHb(?nWjpt4Q+MUrhZN6<qA}$`l{_tGAtqfvicmZDqfmKihS}
zQ>v-Mk_2snAiUq%Tl*!Ssh(JrqxY-EBAa&9iTbF&kQ(6dB}1bKC5S?hpU7G)%`Cx~
zCk#gbndC%qsug+di1mJIe+ssl$*Dg@QdOLRsV+eRWN?k_dJj<h=FE;rxDGNhcybRw
zx#}1{Z(LgPpgU_1VT-&hw>MysX8Hs=`PG77FY3L784lBNy+Q6E-ZKmyUS}~;hYAb%
zxR{mLiBh#pUorV5kTe=3Td{tP_wO=%<-op?!cPcQSQW!=OHLgu&UE+dpAjCm-3-%g
z3TmU4ji!(rr22$R?heAmzI9VL-6ZHQ6yJ5Ey(rE=m`+&vo4XBc){$emdgloS28oCb
z-#3W_v88tG+}=@|dBQ-IzkRobcrqXCNMM{t%y>qN#A~4j$7$#JJr(&RUW$}lMnCim
zuMit>VI$jeG9R}3anUI`P@c`kPajO`YH2H`^MMy+aqll+jmN?Qg^RZD1TCN=&@_B-
zPsphA_UDJ2a8zg0`S-yXtLDUnGHR2D^(wFJJz>7GCD(KK1Ls5MgEY0|bwY_Fh+8Rf
zRPm3o!0~(ddEM32!z-}Y-yTUhOFSPY9RUttDl(&$VJu$geTD*UZ9EY>GmC3a&QFr<
zCJO1dvj|v}3En=@+#7@290LOp-W5^9=wB7u=MAf#CkZ#MI0Pi9g&tLF*-X84x7|u}
zzf#wSAFN0eT^8kV^c+AgNo1eiQ#vbizSw_lFS#0kA%qG4^tGe4zEy&J(!@@OPhMQ$
zwf_Q{EoxRJj`+@ZdH4!qBNQ?{Jf7bMLKt&E`#IKpJTjdk`&RmL%>uNQ$fL+&gb9On
z6IHF2K^IKNHn&?Y6Fb!Tx0z+&<rcF-qdni*@o=*UlSKvd;$b(6#b3FM_ycIL0w;&7
zKR7?;42o_UB&+@Uby+J5TN-(j6axH2;6Ih!h;5C4rQ`4Ma*Dv0AjV<2$)ox<!Pmim
zU>{zomeMl5_{OR1>osPRu^oe8%bkjTjg3Vddm%g@w@k39XPh3fSC#C))LvLkyALwc
zHnuMTw$brvwrL0jUgWFAvr9M-L?h%PL{$KnwF3&)?M}spB;AFj#m<Y*)FIZn)Y25_
z7j%r}7pAo0vEY4JV2owauIlbJ9yh5!JEl#(9NEWjrbs=<V?sMT8vh|eo0VH?_}d?3
z{0wb3(F#yhMc=j>K%<dE7iJ%M2>bF`zC7w@H(;E9fd9Hzb23fO31uY?t34~D>bkOU
zD_ephuOD7K_W8|hW7&d%Z97#>ZB3{txUsnw_;D`pV^cH|Q^tfpO@TcW-*~y-gYZ&6
zwish^!C1-mQ}oK1=ex+6+8u<%xW2HmivovwSUr&~T+lk4h5N~6J?Hs&&InS|;8zrr
zsLh8FMz=BQ$ykhxA-5W>qjSopUZ44S?tMdDOHE^lUh8}#Z`I3CAGjUsssQ=RHi=H2
zm0f+&++Vh;wh*aW{e{nHvNK6Dn~BPDw26o>WhLt+Zz1uPDFpl0eKWPsue(H!pe24f
zUHH%4n9S%HDn(7~r(&xWkNc`~Pm|Mi-zvmeo7ja8M<Bi2({Hb}DlF?8!P&ES_D>Hs
zs>9S&R*Vq=l6ZRUypv8KnTVp7lkNsL;Fg@N0%`@z5XUP`%nSUQ$`QN^j=k?W=O;2X
zt+SU;>f6{iP)usLTw8c5Es_}0>L!u^Dg`7XO>O!JOq>^cF2>2fB{%E!hA$sQ-DU0-
za!8+e;om)cLm0B6KX>WFvm}++g<TF`+K*QvkmD|L2;Aq>dGSikK`jL^LVT97`}`?r
zfB<n8Q{$zHur~Y(YSTc3ZKY*J`F>7JhH-4p3X%8%{tYZt>7><qyfw6rsDzPc3eVyh
z<4;kL;^z=T3gpu1Dn!aQCW5x4NqtGRPxBX&dk|v)C+-#EHUc7+B3fXkW>hexKax6C
z!BvY#9-aAzm!Hm+D+JEN^7h3}J84}Tc&gRI-WH+ED8U^3qOQD8sfS(v#o{zSsdM$k
zcUZxxQFddv2R5H#>*;oS(f&Ik%dahUOf*Vcp%+Bb=QCjspxN&`IVip!r$^sI^n)!E
zy?Jc0(l`bd-AMaBZ@j|#c#?HfQlE=c7<1{BCK&o$=!Qj)MtPS1G(_%*f%g{Qx!F9a
zb361Najo=ZvOYS5j-aVuBFIUgAOPW2LFya_m(=?%66E{24<2iyD$1?+yPOdCuVoq^
zu_*FrcY$87w>mgntoc#(#RaLOHqRI3xKX9ykl4~oKgs~Q{wP+^6#9n*b#=AOAyrvn
zw|?Xm;9mU+_Fn2oEr9U4tWXiG9|+H@>9*9|Q^={vmYEzj@b%5m?w5DjDoTErnudTr
z{)ObyAzw<LZOJrruG=%pwnF!gMaQN}+I@q^mMP06Ilsav8Z!>lR%7fOod3xzrld>L
z@7t&Mr<EyKld=t!eWD|sVWI^(5>kjXUaK{M=C)*~-I(X*2ypXKn=Fed5X#01Ta==7
z10x~xux>o{J$;(dvG|$?BD8R8fVcdA<?~S;^X)0;{RFPVUbs6-l?D8Y_Q{k!46p<A
zKg8T?l$1tmdP)M?`i{jGou*>``)_4$mj3=hQ-{6R0}r_Vg4w#P>6PZCda`CpPPbCA
zyNeFYP!Ofrsk~^bmNO;c?TfABSIGSilYj!acj}JXOcCzZz_V7fF~3^OrdMT^W_7rF
zZ6b8XEA@6u8I7i?V5<I>yM?x)VQH(Bf!S3~<e=wyFs{*g%eeOe`g{etF)-1Xx_`L#
zp9`F}{|m`0sCC2Sk6=nmFLw6BQ+niuz(S)iIo3t5jqWYu(3?Q$w4vx>Fng=7IXwi%
zr0+w7fxo@kVF9=GrT=oFsF>0W+WR#tB>n;o`5S*pr5SLahH$hgm1}Gc377-C%F;|@
z(kDl+KaOQnJN1up5gAKzzCK>~^oC4)TrJ+$<4B?C_OnVoe95j6TR19s@(nS$I|)O=
zG}zN!C+R6X_&Vz`$Fl|e0KYeu@w(1oNK4DyvGnuJa;#d5O6Os}*N9Tkd&^uF(?}7A
zTt&zd9$fL;a4Fr9%2Q%ZT7)CX2tcSn*YzNy_UGtk!I$O71+xrwa7u?*hs!U7!c&||
z9=MHGna5!Wk2GfxGJMJC%QWMnu5B+F$(uddvmZzfnRYCkx#Y7<=3si+hx1~9e`lqL
zvAj4EFl5iCsQcx220lDctq&t^tnDT6tjxl_IkQke!pY)t`^0J5d@|Nrh)$i+h!xs!
z<TifnuM<!T2PN|=kf(|Fm?X_?Y!!F>@L<v)-J3fBXL90un%=Jxz*;(i9HGb*{Cf)O
zwI+ZQb4Gz-1+lQ<t;Hai@wlS!TOF;o=ZpB-Q>84kXXu3?zVsCPPs(g%duxS>L-*lQ
zhPp-%FESs8P|9F%NhOTLm;h(GScx8T^{`ybW9Uc?n%Ra~la$>muT>s9al?yaZFQ?v
zT4v7qke`?gWGBB+Qaz7%#Eo#`Po;>+35@yWWIbpf5pvgNv5?l5qaA11-RPg>A8RQF
z*u|?R!ImKoZc%I4@86Er7u)P`2Aouh4T1E${S@mX@)poV0r0{XF$muzN!C9a{*#4o
zpYZVebQ0@}o-cs2!gS1vi8gGsSaSF%Y2==LB8;z3i^_dyyVW}a(iaOT9^xuFIr{8d
z^O|<zSGO3LxO2b2Ok4$NGQQG~8JV<IK3{}3om%!nS~CELd4@=Y?S`?BAx3OrhZfV^
z-Yixx3Jp`4VhfUPp&-J^(4p#i`F1F<4&3PZs93&Ht`klt<I)m$Lv~py)(a@Hy&uuf
z$wrQN%&ucM>ii}r)P}+_>Z!SaXAzUor}kZ4L;~b8uLCR`C|HM<R>qL5l|P_g@Oac2
z%ZPbxP%ys!oGAPdix%yEBhagJmX)*&v%QAmtQ~LOX_7k`H4k2sl(XMT$^+3iID~VY
zq}_%BIP}^H!Zp(LSIT<n;rv(}T=Ww-GAbI;7sevC=5_|yK>1nbG?pj0nD5D`gYR1?
zDOLNgXKarH*ow$lrfh>f1t)AajRpTTo%0Kky=h(8D3=0DmJ<yt)JlprPQFpfZ$J7i
zp^#0(9i>Jo0|V3k$U=R9pl)m9^cw8#uRkB(Q%Opv7r<<xiEx8I&xXw_O~D2<goRS_
ze<sy;RCP|iX8XnpS1K<TvE+txw`h47e4yXR8V;kG*Cx9q;-p3Q;S63-t2V_A^m$@x
z$ZKZYB4(UaOX0Bu*RM?VU7p=$0GdV*E*^)V?3h9yS>lD5W#14)XJP!A^XDSmQ1Y^%
z4Oewa*A+$ad;SWsW6EpCiKR}fEhQ^#O#7X}EG4gT9q;>Wo%<BtW6@n`#2sV#;iZfs
z-*8s$&r6<}y?dN&bJ7Y=v!RC7^KYZMAp1!~UU^vzx`6yefB?AmFs9tRObe0!dH`U3
zs1x4P_fg7SI0Y=VQ0iY*impR9x*9+4&ppwjcSV;+12*v{=6<QOW3hMQ?b@!N!#t)^
z#9Uoqa)9%L3qmZ5J>KFIspDLY?+K48AQCmTBhU)|M;g<9Q?k+ngACm857pj|$J%lp
zNa$W{2~9h>19LJ`*5N~+rb~~?24~WI>>VMjp|kyCF4yi;(f%Fkm`yY-4T;O%>3Q)0
zvxH}!{^i@R_e1*v+~_&{;Uj9B{Uc(MIZTat5SR1-a-(divIP+7-Osf%5B7VB-FuN(
zoo@ZnJ^Oi{KD_ZaIC<hULO$a~GB4}gqnO4C#vFNivq5-nC=+ii5~gQNJwP1<-VXLU
zMCXw|6hrL&n+Hanx=DNSr9&`)Z*k3x0mAKVdS(1YOZ)(@K)?Owv>WBY^*xQKQYktC
zAAjDXeP@-mY{wTa6xnbV#9FJJV@nq1O*#83qjy9UGuWHfx^40OaCF1dd>^g`@Zcb!
zVS-JgSIO;zMsZ}unvNG)gjn}MmYW`QxG*^JzL>AWyUk#$Wy)B42I38lR5>8J@qqie
z-=%2ura9|@Q)cT|;8Y%>5`+BkgoBX1J#BY@;Q5C5ta83X-}PzD@VAP2leE2%EFJm#
zfc#|;9Ny=sX(}tjV+SeON-;c%EFDR-WupgqEo<+aX^<&N&zKD@WnLM*OX%Lcr&zA+
zGr=qDMtduTk@bNlYp3~WR8lmu+&kcL315#MKf9t`l}_4K#O<o`9%wSJDUzY%e{i(2
z{P4tmNp+oVY<1Xdve1w_rx6<0#U?CmP(CQt^NkDX+qeEiT;b=G4v*gj&y-3`{@+!R
zXgh^Na?<yX4BU03$n()9<UUj3*Uj#?Uy!DUQRgeGFDwCm#}(V8UPC@iTWDu640^6Q
zGIW>}Z)tr!%}IKjz~2!6b1cw$z^SAX2wd2@)y~W2zSByXJ&cC3LI9<09@ZQc-ttq=
zHWrOk77N{I@&4TcR|hA0JDri>a5(+gv8Y6}ugAfOQ5)f?4sGXbQdVhsht?gJjg{_C
zDQT`rU-FcdU<ZpvxPw)gVO&=HiZQ1k)bG~XFmyY1>Z$cxiw5T#U0-vsSH0%UK((7!
zw2#S+fs`aykCa}!la^aBCCMBsZLH9!L~C%SZaB;Lz1XW6Z!dXLp6?CXK60*yJue24
z+z}>?llp6%6{19eQ1oUmK%L<2K6qo0iEe=jdoieKrI76JnYUQYIH8Zv<#{78+41k-
zC|e5YzkiFl_@o`3Li38;6d3UKg)wxQOn1Z+I*d<{Sc3El%G$AZAT%nd=44Z2_|ZDL
z@8wp_#Dj|wA>pVAx^x?#yo)v*(1u+)S1Rv+=9|TvPwfrtm#PH|(Z;_ED8M5v>Dmx&
z6L|Lc3h%s*6yiP~Wj1gocp)p=JZf@!gV1Tz@(5+-yKLV9wWK+^-e275NEs`?V~qXa
z=itG;b5G}(Vc)!BLcwU#@@ISrp_>f4eQl4aTfsup&=8qQON>li{9i992)r>TL@Vjl
zqZv-l%5-vL(wKArGnF{9f))zmzDXcEAB5=p{dXm3U~sQ}Qs$5w4&p3SSC{AXQZW0k
zg(?5PYG$A5GY<axhSuqGsqb}zBh1W=b+lO`VNRs^Nc=4IxAWI9xH6@G+2?a*gLt&-
z%ERbr%H;2w<{12|E>o>CDeLcHzaw0t{Pcv3E(6|~Pu*XAqTN?lHah+biE;-eEr%_^
zOoeXFhpDLtK?(cr(s{F9?=Q4AXqxJC)wBUguO{$W`Nowr>XEE9Ik<*imQp64Z{Q{b
z0@d(vq06(rUC$33)*zbe&M>MQ8n&Ps5uxpVeN7nSvg&P-v$oNk%Hx(S9)dY8IZkt4
zIR;#=)CegjB+<||s(-Ao#0sR&bd6qG8NcAS^(SP0QCQvfQ@Q+nXKQfR2lab2wBrY>
zrGlITTQ=+-_PL^Bfq$PPClA87<#B?wxNKKdGQaG@b@W<VU=amXEYwAF7-~Xif~?dY
z%eN#7xzeZLK%^@fF)M-=;8g%Y3hBSYcc!0b(xs){C2+mnef_UF7QhnX4SteK!fe}0
zBb(GTZNb4N`*lq51$+;3w_N?%Q_sv2eX^Ep9eSVZ4L?T*tShmI_2jd0_O0&8?WiCE
zgFj1DR!3(2Sk-AD^(h6*DV>8|#I>49)9g+TQ>Gf`7p{~st}N4?Hh0Z$FS3xh276h2
zZ}qi4X{eTqdM!hR?=M2-nm-GdS0g~K6Bhq(Agpx|D64}5=<5U?z+DJE8WNW3xEaJg
z!W&Gd`0>0h*2mmv<Zqv-Uhly3?LXVw>-{R3YRx7%doP7-jMTEyAXGjPNLZUWos_up
z>ZEKze?F831tIJ-Zj}+@I@(D@-d0%Q6XK#9fkEY8c}!B@Gv-NPyNbenyEnOe1F`%$
zW5Hn*P(;EKyVho6mlYh1#wcViP|_;45jA`yqu2=LCgE-ZM^J7k2Gv)9K58wRr#K5Y
zV^DOtb|XD@Myo$}h@A&H2bs(*hdkq9D?B_Spmcv+I_~J>Zolxbo&3#+Meq9yX*0vX
ziDW<C-dCwOLYVj7D5r`^!kQ0`Z%ZUzu|^+_^}$k`#-4wmi@NB{D;D%9vTlU>C3f<}
ziH9j-Bh5UNsHO#=M-?*Lgt>w}{?>8oq<Dlf&8etJ8-%?Q#(iXGALWF-xFOxvtkp23
z)MWlfvQ}~EVY1P+)%`%HW9`jMN5?9HP0K*`7gD0lZ6U%_K*<`xXw~?e&s4E^d;F(c
z^-NPR%L)dUAlfRzZXL5y8Y=r{?dkjrD^WIY70mP>Yt>GayR~|n+agIk`%$4hj29;C
zh1vWvW@KteToa?vi=3R`JES0~?;XO%9*nKhdruBA(C1{70XV09-OKtGg-)hh^YtB8
z`QWj@FFqzj4gT+qsPiaP>796eWe$C$hZ$8Qq{&UI#%`EVbu)e|)cp&ouGJ6NylV0$
zj__7NagJyn7B&AkPTT&Jl@K#evbQINFp-?VQu$Z=<iFwz{4fLf-PmxtNU0oS?mFsG
zkQuC4WLCq$2#`9zH4Z%6ZX<2I=;l*jFfv*+&>Iin4kVjOXZgiQDG512BKjb+E`=+O
z5TE>q53gZM$pIlf>Wf>Cp%<Y%V$M{HS#N#EKKL@eQURb|Q5Yu8G5%`S3D^62L#=JH
zquyPB`-smF%e^JF8K3*7`hIPHy^q5H=Ev8NH_qPqh<lpDZiI)=X@s503Ic{o5c3z(
zAosu9i!X*p0b4_vbR{fTWr_#0%l!3Vs~o)?8MPQM9kJF|e#S#-Y4H-7=vEoObtUa?
z$<t&VSYWm{^Hy7cni*XKO$}bM2y*OGiT=?O;Mx8JwFq&#iRjdW|L$7|e|AZAgsd(E
z@qx0Op5-cGw)n)xdb+eWh3RqPsI+tFzr3FVq)((1AHMiekQrJjv7RoX+A2fcFU(=W
zZM%hOSj*w4K%&adOC1Df;hzu7|K|Y96BWxEyRpryIX(1EyVh8FD)7lO;Tv5303Qi7
zgJ(aq9QAraV!C0vhK5oAp2dU@9>EkXo9_c=7sUr}-m3)&gn(kj{`ts%kJ*|$?>e=l
zo>LoR+KD;&))uf|i*(qjVF55yGM}PMYtHv9xR?RUMbn>V17YlwxKFZvnyk93KF<94
zaUVDerbr4(siu^_9QPIS`Of!9O`3M|hyWk|*a$jTqWVXJ@j&-)+~)VD4fW>@?Fin#
z27q8ZJ_7wH(pr?Q37yB@72_{&e|T5@5wwD^#QbWD8a>y$N#2Zh>>QUz>irM(l+<nV
zhM*^{{bRW7)OL=@2f`x@{F3L1fq4J)PE~zg)t=Q;Z$jSR>re80ll2d{xaqBuK{ig7
z)j4Nh6=dgZoH$iMW7`<)#S9`y+=zMZs#x{8qpCIPf3G>6+wZU1NvGK^pLn--G-fLG
z`&JZLOW!wrUjO2`$yl7am6?M|GC&yMF^(ryB*U^2s=Goqf3%EgaJwaeiI+Y*|B3Ne
zR;iW%W!41M+|>=qf9T+|Pfoo_wt-v|?(~zD#@O0&G)Cg1#F2VmeRxA(HS;UFmI>_p
zYOxXAw&>TK>F*j-oX+@;99T5g3GHJ#&}e&#3rLU2XRuZCI2~-=Ax6+YJ6@S!G@q|X
zSfM#xV;Dk~={_SJC&$tKa8Sj>DYKpZ5O{i*mT^+Q=g2U9RM_4?)TlyQUyc4Mn1Lo`
z5osx;&t=r*8KI<%Lx{@`HY5>ghcUR~xc{1c#Qr%++jI3$3Y}RctsAg>5XODoHAA1l
z^eL!8O?Z+tm02d$b4%J;1#CRyZ@G@flg%IvK5c7-wQc=KyXc}Xq0xOQ_*-?I7squY
z=cDrVb8FY$lYeB;KMSy{EL|IwQJH2v(e)P9Y6#uth{NSPh81jx+3=4Et|AB~D+Fv2
zs~vg{*3)2Y!A+R4zT(if0B^bTkgO%+ki^X{<4%;=rWQ2lV94nSX#$mlHPf&1Hm(O{
znGIWtB74yjUd8Q+V7gt}SS*gwEB=L40Yl-(VEp&2J2Am(RyWh?<mSOB>4Z~ID@T*X
z_^}#Hn>7DI4dF8kyq!~;VKblJu8D=6f%5e-*{B_4^w2ut&4v`M>!Ibg?x;nDV*h(x
z+MPuCOIGe4d9bFh<sM;T$_n2d({{*Wejn6LvL`Zq@c>8t&7;#xDPlzRN8dWaf!l9X
zL8bkT*w0!S{LaK$#<WFv^93pfXkv%L1~LDcnEGP<yMz2|W&%GNt@BPG)}bQ@2P*a1
zD-uQC)TsB-99qoB$8KOkX}K=pZ!hRe7@~N{L=+@y&rp7F@9`+4gM<f8h`gtyq9K3}
z5~gd0SfTGLIR>~{BzATFU0@jt_R`Z>WPuD|tv*?*q-B^l(K6CMGa|po<u2dq=pk-o
z@w<_t@p}Sq*hcp${2dYWlaI*QGY#vOx=7RhXT%wq`*!nyBjt2Y10SA&k{7ME??%O&
zqm>Wu8va6JJbrKS5dU${`QU5+|2k=ze>t<tXNX*#XqEe2nd0MRcjFm@z1l2Ch!HL=
zq*-2hweeb6nRq?%q+k2&QKtGd1)RSq$L%=x&a6|x3oo6BljDLzEs>KQBWL|vGwT0Z
z)U<c-jcQE|Zh<YJbgAWsZtGR(JF%YQg+FoEl9bXfDz)ML(*fZ+zy~QCo+H6?Oq80~
zO*!(!@y0<W*2!~<)kMuVFYZ)6vjkNgG~xeib(}TQ=+21EEiziJKJ_mLV2+qmQd%y7
z<@y3AT(Ug6K(hYkAEuo2H&isCASdYz2lJ-oL_^N<_j<g+s^#TGjA$<+$+gFUi1knl
z$~AZRw+c2+?4XIf2Ld>5L2!e~yjywRdV0CQ9a|@1+j?S?zmwef)487OY=~Dsmi}wx
z+il0WuplC|n4QMDoNJ4j4JIdK>elc>-mI60Wn%b@DaAc6#QwBYku;>95r4=rsjgqG
z;Si!<S~aJwGWESFbSZTC*HE|lcjp0#q3<u#&LGe>;oYjc6J;o|UuLv7o5w%DWaU4R
zThGN`+=C#T2X-NL`@W-xuFBPeF4x}cVZta0EB1K9jNjfOf^7n&UAoFXr~j?ZxKo#f
zGd1g`-$_nk-GkwV6%AfqqT&s_hxn$)Wsl*OYTqv$QQy1iXP892pUppgux&W`F#C(o
zA(4052~DjzlVlKQ=;yKA4$`D4r@`lrDXaR{6n`dKdykidA(A#0cUzi69XW8>rFdsw
ztpGmRjyb8LOSM~dw9%){5A+im)}lr|3CGqKb8ft&J*%!t9?OV;BHmr>>cRFeq(Zzo
zzC!!dWpac8d8twP0L`oiVJz|U<2m?oDB;)fNY9I_0+{?EepAOkmg#@TRnzZpzs(ur
zoGzE!7Suy3+qIZ4PwJ8QQmg?}fHf_xNI-EhQj$Rq-Wh>?&HkIEg-k>Y*7U%#RrQk=
z?Llic<&=+x=@Tl_{WmGCY}nCL;O~VSj*fp$)c>RP%9aJrawA*W5yB#4+~5mYaF;@U
zd4&_JGZNmN#WAzz-^dq`N~!nujfx&^)5M=%GuzkDN~QTF+wGmLXosG{&ovIo#C@E~
zpAZv^&_7r4lKqLLTXSV-QB%X|(ipcrJjDP&3lHOXB}6+?)kfyUguqWO7}%}YoxNVp
zcEY&@QETUH1Yy#g*L;svUio>>P9k``k@>F;#<%~l*4df7^RCmIK*>j#^V32m-RB<<
z%8S}$H{CItVZ^6iM}|9Y^s?`*K=%62^$Fd4VXcA?P&phkUwCfNp#p8-3z=TjM($6>
zb5X}8ovDq6hL8Um-v46@Xv7c-ZgIl*c2kBrXiGJ;f47#3H%rEwc!*8u*{2jZ^UN-@
zZAfcJX;dpQiqa+FDex2+WUH6SVhl6ieXXIL#<ZBZH)8vrO3~O0<W9WM2ZtH4OBAjc
z8S3d7J>|O%GYj1~#@Wml4<*@R^&D-o+Iw}w8n0(7Zd|&yU_K`l^_dqtd1u?^<S)Bw
z=H4T(yujLU{M`a%5_xyHOlG?URcid{p0xS#fndB<a(gFexX$xAyb$3A{LhFbU+tgl
z5BjsBQnNDKZiCb5y?g23-pr=We37(+G!`=3J^2_FGOvvy1_s`;7=;ve|FcK@J0dnA
z^6u9;-GQAP`*V)29S9IwxAG0pf0RY}^5Z25ij0o-!TFrsu{OQCbbRQ5R-eJVHS$G1
z!eTL&;eUT_%~~#5jE=$?-Em=|;U3fP#lcsnqtpuY__Xmg^YS6#yCe{ge7UpCMmTE3
z<>izy=Ifb0c$_eqTa$mk-MSRh#m85!?4vS|VrxMIVpY=@|6>n1OB8neyz^y>rr{JO
zPd#I_l_|&B)2`H`w$A@JS?BrGzwIbqc_Q1?)H2QD=)|Iw-BT0p=lU@6<)S_dM<yu9
z7~H2na{c_VI)lu|(IR%*&@!0%_a^oA3I^sIPG48?oBwv|`X3GP&(|)R@;53)XgyJ)
z){W5JOOKB%TEK~9lkSx@Da&!8>Xm$@8?HIdi&_BW{zlTQd)gaP8vR|!L9OjvkR85k
zzq#OD4S)=pk%QQ3F9gW<+)>&2A9gU%vz>^d)3LC$2H&9Tn8i6&eF^&=H2?lo@sREJ
z8)S9UU~4v@$AJ=&Lbh8s$Nb8m8)0E~g)i{`u=mzcQTFY=_$UZcqLef$sg!hssI;_z
z3@y#joeqM4k^%zK(hZVBcOwlmFm!i!jpz2=XYbz&&tC7d*Kh5A&N=%JmdjZ%_x-)T
zSI6h-V{{{BVwuBeLtjiF^p?iVz|rej$vXSt4nzR&*>5;pdAY6*%EN~}HE?SDD615=
zV8fPQH5EDh{m6S<p_M#2n88$su}B>e4KQFNFP@LlT|^b$yF0-!AZw|=6zD@l2%{w~
zo$o&*c1k|qj|af0x!r)RXDyw}^usnzGY?L^C)(z+(@JYXC!Cf;5u9D95Zw6K)~@8E
z_!k|wBmfZW>nR?^^7{Ipb$g%UbYmE@oX=a8({Y})rt$JNaMgH?Qgz~b-O7G{>ch(2
zPtY}w_e_pT>cw3IZ^Z$QUz8Eq=hj8GSB_^svqwj1l|U-zhFD#{%`#81d7+B}XB`UN
zA;LE!cYf9ebyZ)yv6rYZKdZ>OmmVB!81Cbii{jo>&q;%TB_n^VGUv}&JW%9quOn&Z
z4$`NKC`gFK%%B3GS&9a*Xa1$F8I4aSgebM7gQ3l0clYj`%X4Xppq}{if5vS$AnOuZ
z0Nq)i{CbNABDZHmUiN{;ig#*Junc1>LK0~;ht0=jDDZe(m8wg4mYjv!M9xg({0%%N
zqR7uE#QMj}pJrCL$-=p@8V3{R6eaiYWs5S`9-gn()dz}Ui<33fexgGXzFFz1j1c*S
za^E%?uS~cnQ&`j5uzxQA)nFxdm@2sBC@-Z|IylXW_EKJcMs<{IG3m%EH5g|NrQ%#e
zBI5nVJ^TgX-)2U@VEkZ99`-vl1XFoy@UQ8aYmAS+lQS5F%TQ8sK1X+2fQJPnJ+mQo
z^*Z7k&K%aU&aB`a<~LQPh&ua;flnDa#c8&V&<Bu>uV2$m9agZAOm-UIf|IS&Hhap>
z9i&ZEEm+;YzXG~N6Rj}cVMa!m;68FfEl^h;9=Gx80dhR(?I`7x54@xwwkR?F<+hDV
zZ`ABA>E6o`YTp~y8bZ?swt|PxH4wBoRui(ef6V6h5|iT%t$84c#aS;tGaTwu(?g}T
zRlS^Ih)xD8z8f)Vv(RTy*^VLfR7C+AjIZqgy*AIRg!x}wrSR`775*>#m#Bz4kGUti
zkj)A%lX{UabL9mkuaO{rkad@jDLsCse<VvlhHkn^f=Dd_00aR2cVwh-6!-4M&b_UN
zJM~0W{H)lWj_6y7P`LO(bZ;>M#9SA%4I8Qw!~W%XCCMBg<k4ay`Y}_A@+-3ES@bL0
zcg94s-m7k?-3;al@q#1%Dc<Ftjt?|@<x3Ss89JwF+C%9+GjGakLrqI7-WpI^l_eCL
zbFO5rfNU`w3ofNHT}!ohZ?B#x3z@&yd8HzukLOcR+ExOj_gE%8zaz)QnB6tfp*CP>
zKb72X&>a}frNkoy%SSr#Y#;aEpw^0o<V*YL3AYaqe}hCk{4dT>yuU%L_*{dRc5@9>
zuBhhSjq|r)=NPWGjPWk#Ad#bCU$XcfMq8zfs9R+3+Zt*TYzWOz+(V4R+eHPJLJl6;
zuF-Jks)v!*Cb+LT!k0XYb7yT89l99m;xF8XQLgKHr+=!f^Gv8|pgA~6Fb0KVEp{46
z5+Vw}9KO1>;WTp@ccox6|6ym7O3xLj*340k9E8S>6WfCOeYQQ-_Fi@HIfE11%8z4?
zaS{cI`2)5fB#RN^m#?r@F@uF%3U@m27+~oe4*+*;NZOJ0C9y_Xw8)TPN3rA*86)P$
zH66a=qpZulk%nC@JK+4v@C5}V^?OfEE5^^4tP6=R8Ow%3qTpdUB<Mi5luj%yy>Z8s
z&R~hPFm4V%MwzfjkvWQa_k8M9!Dg#%fJaW`<)Y@}DEilt4(Zky2-_;FTp3E2Cp9};
z8)9b*InddPh2Nmh={ojZk|cPqZ;hG%p+8l@;FQ<NW!w4Msn$LhH<ad7Pqz+MGRPC;
zCAmJ&`&9}Oiz|yE6N7f5n=Cr*x}lkTTWm4h)f811hVmaB#<TAvcuoG9v5<Qr6uM8v
ze(gM}NR;yx^p|9TTf1N0m>GedMO<Ascno|Bk&Q6dOZ7%TzleBKM%d}ZT>CQ(uDQ%e
znbByi4Y|coc^r8^O;-BIlkoDsBcZpmAsb)4EOfR~<h&GKwVYSP>|rZDu&{#&YC*u6
zQM}0+Ysym{bZ~f^%&)+FsO#pd=cxNcrjLdXd+j^g9(ZyOapy#pi}22|l~cUsk7yLP
zp|dV!e=BN;4q6bYT&|P5#ura9s*JFn;7Kv&pn5A;euF4;!B$JBIz??8lZraP)HPAe
zVwrFofHxjSe!AYyxOXqoCe;jPFc+#-Iiw?bcspAet3NtE6o0RRqp>Sx;q3BJ#d&%E
zr*g8Cy-QdXtlVecu^Lj>olfCwb7aKSr(vM$h39^9jTS0UYfbB^MGK*7(+l1Ov2(Tv
zU=@zd{$&kbo!-$5@D8F&cs4DP$9S@4JLULgQ{bNa9}B-v_?rP^>v=#!?S`&h`UbD=
zlc9R@Q>a3eLTTodI9r-g0Kr(0nWoW!My}_nc!H@5S&_zd84xcV_mTEh?plYI{t*e<
zw1%uX=LSx2H7xhy(9};`dmPtdz+%bM2)P<(gB438#qDDihzFa-B_wd0>YTO*byR3i
zjJZ0M<9R5L+N70*@<kgsIQOE<jeHIG7&>;2U3yhzT;md+z1_}r6>pb(bvx!7>6tW?
zOHgHUhfg<{8#XjhrU|b2ZODf~mj>)#=;4kF4#yhhLyq4IRph?G`p)QGN1_jC-Y5Pr
zR(r87Z`8r~DFxxll#I*67^xnktm*`@^5U*66AA`4w|*JhM02^-`1mtg5;Fn{D-c@=
z1(Fp$6Je+)Um?*iA|8#1izpsjb%>qaiyO>y{0$O9iF|nPp0$EfzZ4|gh-;5eS=(~U
zpFxg+Z{P2Ac-9^(f+2&(Pz#+~L{KxGVr7}t<BdADj}j31AAwi%UJ(k}s3>vKa{Aor
zAft0E0$-=H*tHkPL~@@`>{4yz3L_e~iq@z__ADmX$W@w5Gc<3RXY_54y^iS)eYE;x
z@wNahrPB)e!?>-Auss~<y@y{OUJxpdI*OHIv5y;)9OV1xF-Y}|zR$Pi>Ut@NaJs4k
zQU=0K?3W~y&^@A%Le1wb;@RP=j(<*_ICTc}%Etk7^HBxEmjyPRd#{IwH>t_@7>ew?
zvQ{6GZ)dr15B`F0;XahOjBz0~8~j<NFHWt$Xaf8hI;0dx3R{Z?QRe_Fh!ep$R)R*A
zeDunL=zS%fi?z~cz{Zu2jSF>xTd}0i*MZ8`PpgjKpa(AymW`lSIUpgZ$)6Wu72!Q&
zhQ`d}>v%zd3SaC>GQp+h+y?&VX$=1p?P1oXpY@d<WzkDS6M0~1qDsak^pXV;`)3_t
zY@(F%dDGgb@v2&^U?IA<U#EL5_azPlxj~#?q*=z8NEa87H4R%EivOhj1ed~TpIb0e
z2Cu;=p^Jjih514o&<&5+-yqy%^~gDtH|ohjLwVdFUPlrKgB?)$JT4BtST6Mhnl}Gw
zi^J+~(6y_pN+u|a^VOL|g7t)DM89_MM&vypK8by-_Kd8eh!Hf}b->#t+uh=61K?_~
z&mpcn^`L89>Keg^6H}@SB#{{L`MPE&uUbwlV@SFP6V7(MNu`6a7k%t}JCt>Ht|<iN
zYnMsPJ1VBv#&aI!#kzJjxroBPtJ=c%wXY=Xew)V=h>06t7yT^gA>&1U3id3B$XifD
z^IDj4-4vUi2B`b&ycpRk*g9g2gJ>E`p!zDw-ha9k@qOJQzB1pQ`pKYE?}wdMXE4*S
zQ5kAFQ0~HGJc+(C#L`N(qv}EE(AXqLC+VuZ`YuVG$K0wgH21WEnF4}ir4y(A)7+X=
z+R#rL=O;ns(|%or7ic`==6tW-AUu_idmytgK_7V>DO2v;wPQKQPGc3({pXj=TGv#<
zQz^+mV~LA=xj@9E1@K9;=eto)`rI`{HE-2?ULy7~lAXJ`l)}M2zY1rmvaOlg4`gkh
z71w+kHt%7Ey1Qn38Uewh)vgUvOjzsNz`-kR*0VHPyaS353!oldU(qh1Bg9CRUQ6U%
z2)hiByGCasR?$P$oQS2{Oe@);m!jUT=@$mLrsp$~ZMc_Y`(YbF>}|^_&ig<E!rPw)
zeFF+um|WdeBPi<A)E$}X>XCd$t9KTHcYYmk?>u`!8y-df9{iex;YDkLFMtTLzM@n5
z$oF2l_-|15e~3q8fC?I_>5qZNk+0WthkidP{|zcYtUJ(PEy|l9H22<bGZ*QWRV?}A
zkEh;da^1Wu2|Xpt#z-?wclGaA8Yv_|b|d?>qs_Hvp9D<+*~6I$c=ADq%5PB9Kc1o8
z8z}>sr+R{d$jw0(ExI+W=uK4VC)r7ju{B+u6_cT55NthQ=Zf3a3oPp=cTL@BC2@y`
zUF9F!Yp#M-r_$sop<WrWMA5iQL{VtZ0)-+q)yc(zJjE7hZiDr-%s3}SMmG<p=of#T
za0+Y2N&R|-N#l5rAE%Lclji!1NL}M@Rdp?>4wU-G(aibkdkbp*-N|Z^k(juIW1ziW
zhfNL^Drbk=^L6}d_FWOmuUy{uAVH@t>0=u>^K~?`BilSw_n0Rj6Cxh=J=`$EdyTyz
zrEZqtm#x(Ih7_2G`)W+YF{q@0(yr1U#rLsr+#BSp0&*t*2SH@ai;jkmP&HvXVnypn
zDA>)pIIFI%qC8J3Tc<9gB8AdnX8Z0^(z}J)MA-%X&<BfoxWqV5``ikyFqRm1!$Kn3
z&vjl&d|U}rtcqAFbm=%YVnffDangL_O`z~x%3{;M#smYMJX&m%;*Y1N4*ksYj;&TK
z2Rxx=A<tb=(m{?VIBOhuAM@$QUK|M<b^zUzRY;q<0daKj%pAyOrvj7U7w_sSic7-O
zKMS95ejb!5DMMp%C8NWhMNw=3o1Z`6^k!{<L(1EeBKl(Xnz*=LM(9W@r|<Wzj_kSs
zV_XW%1CH@2nUH#>3*+)#tweDKzqHagHOCA3Y9r1Z8aL7p#0A%RzF^Wtc%k{>xky&n
zk$@*nj-1DwkQaT{2pA`aoporH|LIZ!YzNn)=UI|%6<MB3J>5`&r_0<7$+V6XWNu4K
zA_7UVk+Rr9ne<*ZcWLiu$#%P4VrAi$Qx84qJD&R@81Vol+E=Zdd;Q7rUWdKP{9_A_
zVKE!fgW>W|M-9nqkPqM_kJ&mrCsu-u)}Cw~b5`Dr>>2RX9R*efOQXD;Tkj+z&^EI&
z#eexU_s9ga3_~;!V9}3W6dlXu8%S>3Hqr|^l{fkM8Q*%Il94&nCfw4^cbee5`+WU1
z&AI=d#|7w=(qaG)_u~EI8mA&P-Pmi+FE9Mg8~9EVPyu#sF1rgY2kSO0F)A`fnoFcE
zG-hECKD1?KAJ=tARQaH%GBg{!F8CJA3XjjSAWv(t@^WB#tzCZ9$oVz=r&Uh#K1Wqp
zrqGs_N+4<)$HR;V<J;5(U$3Dch{W-|9480_N|JxOo3X#<?le`fRgoHrCyRQ+`e_@x
zZn7_(GX<U4SeW`Sv+AQ+zMG4$wY6i>9Zwd-(NP&}D4#BZjE&aW$mi(~qfkw`Tcs<_
zk)0F)Jn&OUYn*XX)&hWXDIE4=#)7268FpWCm}QApIw-TzK2wsp($*Q_3ee%X!N})-
zHpzg_0YOLpL5V!;eJfyg?;}d@bHT*<%=sB*f0*7@63;F}@a06W2hU~R)lO-vEZQd3
zz|~vjJv8yM`|IHR7?&?pi%MGBV@;(GHw!(pKkCcIn2t#c`)>s!<gfD<mGiHofd9}&
zs(@2_WN?-wGtU$MBKfV)Z;)mc4589YF~#w?#+BqkDMCiLH=7iz-hjYTe?rx)v0tR2
z4X9!oKq&n2FKMfjpgZ65(f}{x(RUt}(B!>;M0Lz@do3~rYl5v{tBk`4DjX$0wJrKE
z$I#+U<tm_rIqR-kAAJud@Ea7U%QvudBv6aRP?u#M#EHKZR1^O#s1qh)Am3^o)j{bs
zN|$7NFD#5F`Hltn$!c{>klxD*kGGXR5Uu`_FSEvvJz=z#J)yZZHAW6PMc4G13U8Is
z*c3*ptv%Nt_O6cC<%J@SP+lEgHo$Dut`H@xrJs-vSc+;DT5bs!jLyPogP^NhkrRI=
zz*6EMF~puw5S(?)c?8{}3DJ137$-s@8T?w%FJf7p<wK3W@*zXD%{BKX?V81W7GGOc
z2PHzR%c_U5186v(5tmHS$mql@^Yf@VkG#Ctt%CX&6>@CyznZ)!ZA%0*6}yM;)f%$5
zJe0!>bga>mmt43oaMJ3Ln_}LwHiZ2QF}|N%y3I`PT`{4}#0XWbL;$|C_4taYLPoOQ
z<{zaRdEwkocSatq2>r)@zc~V}7HgqkVCn5|kiV2r_CF6*SMlzx_zOc8@<@|g1?B6%
zq)r9+3s^76I8h8>r@Uqq1zYorwU2e6G3L~n(`XJK5tY^RhHqq=h#AGWhF$Q?PnBA4
z+B|j$&AdT_6tiu7lQ5RkmI7A?)v`*6&HZ2Xv_tebRzFG;VKD5*_As*+&OF}djfQC$
z3p{J;sHem7%PGcgeB;)KJ@2-QYDbL%iJTZk4Q@$OXwgw~sEff^U>N&6R4olaVDKA6
zk#XILCkbpk0u<%khw{1p`|Az&xwFf41Wzuc)Z-+4nEg!R(5$ezvN7r1gG2dqifZ|6
z<I0YsV@}))di@hAIuY23Pp08N4c^`czv=8~h)(k!T@|}&A-9snsz$2*-93;ga-z@t
z;?>=0zCN)7t(%;yf2h~ukpIM-ylpzq<opfSOxa11!;&t^ste&#6~&3<bBw|Lz=~?W
z`lxwk=8Kj`6|hnS-PaC6=_ZMzdTBNE<VFoJ&jd$;cn<CX&|3HB9;@;gA`q>D5|{9p
zW<=-cw-Ti6uS~g0-RIpzCEIH6IWc8(gto3A=T@t4fXV8Hf-42l9@XKPdHs=Eyga@j
zhPvVHq;1}+hmiNVe67Wu0-uDFp9Uwn@>4(<oAEQj5YfApyT`RoRx0yzeyC4I>T*C$
zAnC2QgQcN>Hudv1_hLpQLc2tJ%U799fPWZ>K&Q~OOVGnHQnCI7q=3wJ05j8W(D=)3
zzCZA1J%<8e1P~N9;_#*LD+fAvo%(DmuzBloahnrXfA6D-G9%koKSs33Hivrbq0LKi
zulXQWOqH6*=I9e%hcyjzfyBo(VXTZ__pR|rp9qI)(0doj0@?(f)aeQS)vG@NFh-3D
z=r*48|4y3VC~g$Sp=e_CfvlAt;^@Ol^m?3!mgc(q&k^h1Pl9pcqA9hKE5DMsYZEvP
zd(<TE`;#)|Jnk1L40usRc*@w$Z0^Q-91ctduAOjd^EA2E`mq4cf-M~<6J65xe&Vq|
zQnf%WnGtq@0cZ{4<as=GoFe>n^$IvLQl2%xxIK9sfyScbE%4@^S!m!4LUDh%eC*#)
zW>$(kNCg9e%8Jn27Q76#6Qr!;%FM}c^T|IhE=L9>aoW1ig0Sd7^7aqbEBHR3?dfL5
zWrpWN+-twq7f}W0xW{>=akhn|34Kz2Xc_L)6w1-&E*j~`-RsguV_8v;<B&}^Q0D9)
zTbOJFd*iQ0yF-iLT;6ak7K(xa+peK4?_A3B-NHT=aTm~b@Xd^oU)IwPAfyfoZKxNv
zhTgd;?!TtjUgS5Y=vgX>UHb?|F^twzZgfbGcq)2E*IRu_>W1`u$yb~Enxmh^ls_&Z
z<Yv&+*jYIK@7_b%A2#(zuzWZ8F(Q5P4;JAA&>m3G(bh6l9Wbq4yn@0Q+Ah~aUqjYy
z1Fg$FhV-k&4VAYtA(#$7yOw<uQrjDoKBzGY`$paIi;lz($b=UamU-Pi=L_qFAj-_<
z0y&PQ(_=L?<(@{XaB^-+@!zg{w^3nqAF!HYM|gkohEMO+m`LK1f1y7AhYR@%sAmDA
zeY&$ie<th_EqP#@oef3l`oT+nDPmoQB}h2!-on;{Et6T#Hd{q1d40LOQzv0Qr&QOV
zR)<r!?Q$xGciU;zkS8x167EMPu<fYz*^0L_myVV*6>ZJJDtwj9<)=zL;aop%nM%@?
zJ_3QT7DvT!bfq%aV9v1PIG=7F<}+Is23xi5Wk-FryN~jo&Yq;|?n=GtujR{d4bt1?
z^Pe5GI*jFJ6+AbQE|NpyNs^|E8AnCYTH~KLKSz76Ixt@b0A2Vjw4liM@J<4U;L`{c
z0Zw*QzUPGhL3)+3zGS2G&Lgx*rw-Xe=)W*LPqR#+8%`)ac(cX&3_|ZfAep*hLKreD
zPj&{2JBFNTT+En${)RawlyaV(>3SgULtH-+vA)4KG=Vv6I7V<h&wHDgMZ@058KdbU
zX95$*$ozAfRLN<A3r-~$_HQm6K<q^^uC5~|D>S8sk{EDJm>!J8e$6&xqM3a;`lSi<
zslqs{Q}Z3MRW8PJfkMQ5%;iU(<co(+idPuVRzqt{q#5w!Xj6a;A8@10QKx>+FcdW+
z!-t|gkR5+rc84dw7^F$t*puBQq?MHca@qjKi(ek5RIA;s!#oH4rzx85<Tt)ouc6yv
zONu$9$`VANfBQi<EdUWIe_Um1JOn<H#Qc$lHlTD%f|S}P7+)ONAFc0>{aobE|NP4T
znREf&0`@}x1Hbvd1G_nB_c)%qG^fSJ%_%3NuHs{67m<2(NLz`&b0u!;>vgQh_l;Jz
z1Gnfe3JwdITXxqUKIG#tJFy*~ZU}Jnj_k#cD-Jo)6td^EOE6mC?~@`*=XQkd`mZG)
z92G%lk1v4cO`xITt~HS55(A&0@NF7SkL+{itu&hBih@|m6D5u&<Qb)O-V1$s9QyQY
z@^ezX9_%bpU2)_+tUmXVILWMeE1Gw^&91)cVM<}G99<NxRuS|iRS(Fb44M7Sj`MQv
zX_nmT?0d@UjDr0JG2qJsxr*e)!C`1KMJBW#UI#Q(Pwb#Xq%I#<n_gZ)W==)we}fiA
z`?Pgjft^E7cWc4XwQ;rXqa)EUlJ|Z5DwMDH-M&VhH5WGCb@ucfAum{<($XGqnxM6s
z2T<N+*HKJ!yX)ZB!ab(8`5xWanaiBk<NL|qut^Ho&e4W`gP=zz4}}fh131_l_G=o|
zCDM*mFO`NZTnM)u-yI8{g-*P)=BLGsTNRtb8x{j{<Um$r>jW6j$uIinMeuo;TBl*W
zzVkCg<}L&+4lXNW<Ezp4dT3&W2P4F-Yh3gr96mNKdcP17JALKYe|C;&*!A!NTob^{
z{lo`!j3yU&0CO9#nM?PoEe)kTmWR4DyCF#hXpobN{izv?ev1tKFWCMZt<TeAoYbZg
zZbeoeMQV?DzM3t<?L!Er>pmK>-kvQP>g~;Kd|mQWe1&v3|3~7?vz$iS$X*&mVZ~+3
z`Qf@XP?i3dM8*#&gA%SG@_38pGe!%LT+5B;j<#DL+8JJA7wOWtiKfQxCcmrS!)&R;
zR~t1U)YB2K*Svja(&fPb2vcDMDD3xNdIR8?*O|xRocJ@s$!vba#>tRU@Lv40eDcIr
zGB@%S4_Nd@RcKq6fUrgiBFWW6XxzGRSS|_21HL=`?Mbw2@aK@~oroVkA7Y8VQ(<1`
zhmjlXqWw#7xoFOY#Dd(UJg=*8tRuB2FV+Ya`1A+IPnF~v><lfs;NXy~NF}p4#23di
z&&Syt$T%J3X?QD_W{_iurBMV!^kYI0>Bq7(8x{p|(zTZen+^2_?xwYdqf}_56p%x_
zekz*lBBQ}qFnOBX0<Q3NaVzS`?#NmHV!#$xVb?~G9{+RjK`h@R?ZjV=-mb*n!irwd
zg)NhA=x5ti+llqmZiE7a*_q%YrBO~e;&E)OH(7tigOkLVBiPxGn3|#^#AWR2-^r)W
zh^IuxyP&cN)M#Nrs+;b(i7Feh98ILaDwj6Nmm=5bKC!zH_v!Q)UR}D_$MK36f=|X`
z)65_5e+TsjqgySNCImaCSZvldP}T3cGoPa<t~!7^?7u!R4lwNFT!I{Jfm*$eOCU$C
z0d4Ccq_jN~+$pbPJL2AT#KL?_LBY22?h@@ecV=sg2g~L8E({(t(^kfG+qLWR=#OEN
zkrA;P{%R;7yb@pC>=wID(!XdSgEhXm?VvsEju#_G6$sX%!?nWkjEX=qR$ayrd*Pp$
z(bEQ?=XAsu9dXN|<gQ5<t>ks-u$lXFZp%q?{sG6#jx*$)>)9n%xUEd+vk^iA<>l3=
z(8j}tm`j1br7&cDZ$>V&FHWtuu3(L(CT<>0kWqLEEkzhegp1ZON1xivYZlcLuYGv3
zN5A;NpbQdJ6Rk|{ol!DIdF!LZp$+Wl{7&I!2>ahkzus+E-_~i`(ONCM%`aKY@aY9v
zAL&~Vo+#tHMwBFm#Z=#tu$bGQEnW40-Y&nQY5od<8r259;X_8}*qD>Ky?Y*__Mqj7
zztyHaJ~pV`9?!<QVR!2aj@ZTHLse_-Q~~<+U*9X9!ycxRD8*0#8xNI`EZlU&8UTNg
zHCDb;GVze$S8fNHeoh&|3-&&{e)-f8jkmj(DrTa5C8HyHv_Q$sE1JxuG2QJe?AuFg
z;gH6spu>J{pbuFddfy$Y(=ZqEx7x3yRxKA2=h7;MiEM&eR<mW<aT9`r^rnlo-00A|
z-|a<F-cemwl+D`<Xmbzs`!NM}HTVkYH5J+U-brO;HLudojMhPiuH;_o0vf5JE4qT}
z$ST(qH{3k51L|=xxwZ?O7f|?3+~+Tgy%gqUh~&JMI!Pq$*Q)r1qzf0M;^Y#aw7Z3_
z8Gob-<%oDos2vjmT{woGp91afhYK1^`xUVdJiE9p{!Xj5x>n<pYo5-C59il93G>E{
zwsm4%#aPamybbQm#nOhoF&gdFRU`nu29k1WAx6?`aW7nCs%>6VE4ng@KIGQ3?w7#=
zb9O@+LgOxg#RLY~>conKsPwLD#L-uJyLBPaemOc?x{w@Uk|8+?D*L0K-RZu*Z1}V(
z>8Hj;>*OQkOZ8a}kPqj&smD*VwWO9ZhCWG7!RRpV1SU`#d#IoM)11Tb<^}49{=3!P
z4S=cTW~SDEgI3Q!*}jfG&*-gw;uSHqOCUh};h=bJx(s^LHg+E6>EY8*t-I79nRxj3
z$Z=~6Eemc-`qpsW|KT3~=2Sj!<GehyT3C&aQK@{C8lR2$mcAYv--Fwt$3u(O!U-mR
zd60^Rm^0r&2FMLff73DW+Y>xd9^A5aqTBmMPA7wPK^!yw#KDQ5Y;59$JHGOkA@<}E
zk2cT*zQ<6WWd?_Z%uRegbS)PVUx3M^Yi7`^+^0jobB7W}#t(YXm7WL~F^zLH020vn
zJdyo6h5ur6w)|l^r@oDF@`9Pq1)iLbBFuP%zWH-qjHR1}c6|RP!IFO2-GL60QjJV;
zZD^%2*ewJau<6cq+KWV^csgMZg2uj=Ag6AHedBr-dKdG96lt#PcF*}Hz65kbZf0L7
z?7FhZORgw>h@1|}nABaLF_h*pX?0I*wO$sgRN>rb4)DtTg)#3AZ%@pdu@EER3A$_2
z9-g83G9t6-U`kf*YSVNnn4Ro5C^{+%drIt!rG`QTX%Svh<>Lq=HlR__3f5$dPQW$x
zKo00%4Vk(A;J^APKM&)3T_jEe41ZX-Pe7s(=Z*-=p$Q4x=pw@QD(ZJ=JvPt1NeQs8
z7J8MbIYyn>1KlN}W1lek#mVLId3ne8d`<(F__^H;zHQ{Bf90L#;rSbcCnj=h?aD>4
z=<l9gD#{LViF@exI9_1{A)7Rhf+My<$fX}kMZKzkqtnE=ShN%)iVSx>5hT>SL9JYq
z>%4Frk7H>=UIrNz-d|=Mm6)CP1Q#BKGU*;qZ5<3>0w%s_1tq0-Q%5KvF4+x@Q!F&p
z5pnB^cgiB#JGAR8IddM(_V{+LLLRxMqTn5BL)JWR`QXT)afUp>)_7Jp(^ACz3s5jA
z{ACrAsG?DdXT$=T7+N&zrG6k=S5aT)A<*1!^Q<%Y<#RF4y{0rL=!VXVU&VuSzy_fC
zn1-6s-=M*xyR%<dkL2PVUtiGI%+lFEyIL_Et~0x-X4J|YYa)QE$XaIqow~V^g$F&t
z3`VbxDHLQeRA%IxtK{?^ZpiIoD(%sa9-3<T;}pPN5~<yb6r{CW`{*~jvX?#;X(+oz
z3v@Hx@IY_!9pPM33jI|tfKf~>HSa)>Tlcff9|K0W+xiI4w-0OfIFE+(NW|v#E=FFS
zt1}AOz1&R_8wb%7{z(<Xay!|c)I-%BoBE)H8|aC;?n0-b?oV-{K9uiVQqMs5*0bh=
zdS$(AUJV{z$;z|Zux_(u)C4k30mxjmt@_gWX$&tF$(rwTj2N1WifGjdwZynrWEiGT
z#Pjd)2z@b<o;MAb4kc!DoqpBT)cKZX8t{8pP%jnMS0_e1h0HTLtXxc83a}#f$ED))
zb-L5JSJR2yWWS07`yaFB3NR)#OKR&HYT-$9<;<r*W+q>!HAQ9nt=ioPKhU%6Mzjn^
z(MQn&WkKc!P7#bXrACedxOlBb_dNm^77*6lVOS!C5np&~av*|H<)7YgqQ#H*NVi;k
zu5vy%%ppoYQ%?i`tv1n(nlJEB+tu)9O{sqX`S65hjokYq))(54^zc!RQadD((S1Hs
zOyZGKLbVZw2E?I=#gYxXqsO-p>sAPbB5rv8=e|5YT+VJ=kdQs7?^#?a1aLZnifyhF
z`DPeXs5tMa%Q8#=*?QQnIw9jG>|FifJNJf*Di^TAw<LNZp_uUp=1}}R6{MA1?>G<7
zs4R)<XIY$deeZqpZ=qUlo`r9De=!9Yk|r$btAO+V<T%elRyUnyt~+xYVhcDA=B606
zVr1(^BVPSjC-9F~txSfbb`&FiIU`%_nn;D=>C`MGqR)~jrrx)A_qdGZZ>_{}d-Qm>
z{4(zU^)jN^TP)~<!~UqvKgV6!z~q*p#=kydzS!rE)@p_DLRbHe)^N=U^NL;voA)ef
zX3KYLVojWTB3keB617XID(ppF9lG<>7un69dOkI=Qfsxb!l_ZvaE6;ZR636Z=DVF$
z8|VVfQi!7;Te&*FL9@_Upwj*?-6^$X^qF<RqEC(<z_!@UxTv;#du{Qu!VcPS-_CPt
zDcOS>n}-mU4WS9}Cksd+)Kq3J5?#Nb_*-@)|AC9!tG=1UPq%qbaxI1yQLtjZ6Sszf
zLYKdb2JEX%19|w5ScOzaoOlGSQ?m8OdyEF3beK|Ae*c1|FAB9g*rxNmywm3R;ocq{
zd3veVv_*7)dTdDd+6T+`9@2Lyh`)M{Bh}(vUM@Pe(PvNl^K5;Vf2BA$bfQke326sB
zkS~cHajF+QOXJHs2fRDCifhP-2X5GDO>o#{2-5T_Sn4-Oo>L9adZiUbK3Yam)B8b0
zQbh5s9G2r~X(&?^-IV|5;I69Mi`ypXXpJcrL)%mon~urX+2=2@fIalVk(Eu$aQRYl
z;18>pGHK+{0QDi-<5m`;ls;n<0Y>*IwRYKA@<YV*dmENqX^kZoK9E<tB$Pu+E<lU&
z<Zmqd%BM@I!pxwBuA`cGFWG}vbxHifK{k)cRHg-Pf12#bqt5S0DyL4Iw^Edho~M#i
z5?tuXn3$PBt@D4Me6vN~Tmw2ItJs>vBDE~uWb~?GJjq1Ne$2C3u3wH>9vr@@$+fS_
zKi9(#b=c-l)Gx@z^LS}TwrO2BrkcZJ!nK9A)b;rY;nmQ)>&Na%amC_=V-P-gZt=9d
zIg2HF-G0uAq<Eu9fcuJ-`rM_meuYXK@n9JOT}6&8oVXs?^!xU{biZX-0saec{NFK-
z12s9^>7C~X$9I>~Nl(j3RC+vn(3u?1M!!9={tQA}YVYX5i|r!IpSg1idpF|5jxWOt
zBR*PA6CPNPBlY1H)NM7P({~Fh_IZ4OgE7q!97s|DI~t&l+5Zg+5K8_#!=CH;W{+~3
zYLN9qn;it=k*$;QO+y2^ZuJqjpV>$9WvY<=S56GbZC2|oVZq+?)9Hy;9G7h57+VS@
z@8+?Il$z(+s~$#lE8JQFu1clyiMo1sXdGrHs)2otEB7xpE*pY+SX?qt&YTD7bz<~E
z$`~3J>Q<1w{c3C6wCKq5HR)L$Y<Q=vr$C*<!zM@0{3?(C%WZIb4qXfZ?%gJ(3oh@P
z?mZs>dA~iwFwd1%t#)XKb;pXXB-!YAAM3%-;CrNYP3X$i)u^IuC)iP@zfNe_J=i=u
zQQg&a5h^TO3SGt~S9>Crah!GL7Hzo3ju3U?hSYU6)>~dNvcv9afDw`{m8H#FOmgAx
z{iZwFpnR%WW};@`=OcIWW@`F9hDd{j3E~6@42dm4pD{d<?Q%dnt^PU~^vid-*>Cdh
zEV;&DeM>p=uMQ5)bs1BC=zY|aH}gQz81r-Lo@fLd%b7ib|62>QfF3&sDE&FQx8z*e
zVnSfbo?)v?oZc5tu`I3A6i+^LJ1ZwUJ9{g`O7@?v4_;O$?-VcmJkC6XC9gsE2}U+<
zTAUkJf5i`#<(x!1lrOA#{HdX$y2i^Mc^60F$<uN*=Q4d7t|YF{ea{tMyDNsN?<njp
zO&8?6TjO2s6Y5o%*CgPNT~wj<lS|_Jx^HVwjCoS3cn*~KI!SVur_<&p<k^HEH9~b}
zZ(^dmg{R(ct3A$=c$C)t)(4C9(Wn@n885OoYH90gx$FclN3Y|e?)^4Bc8q;$_Ums<
zx6~v-RLm)R=*7M1T5>q~KtL8xo6@OoP5a1qQiJS4bwG=%4h>1uTp}l{>f3`ta#A_2
z__gDZ17l+MMXRn&2|4FUlB~a|t(zn#@ml~|3jN@5+cnmvqYSKgWgM^HL)LJEzY@Rd
zjs>ZA=(ipcJIwLs<geG0*FXs-U)kkMtn)cX2y=W=oa*kr{c+3?l;mYmkf+ly3;kY{
z>IGOOU>q*(Z_JVg<DMWpiTM|v<DiA7Tj{k)LONn^$en6(Vs~?E#^tQ~-bD_et;vt_
z6x}x;S|_M4F%l#k19#aRn?*Tc#Pl4{L1Uh2x!t{=ja$3DCIbQb6NV`UHX3gDcZHA+
z!8hcRALr4_Do2t8YDIFmGT>=;_UXA&KInyw52~t2H?#y@f>^TlM1JwbwS^Sah8@d`
z_Guc*uqBdyp;!7~LIJGN1uZNZ_DM3|gx&w6$p7n`<0XLN$^YFy|2^{{b)(#e^;HAh
znWN=Az&OaGGD14>vATh!1aHu~TR)|S2m6#whAr|#0c36?o}#Bf^#u&ld$0L1MoJEj
zCT6sWkoPnDtloC7w?h%tKZi@7o!YdVhi1$rKUgE*{*pVs9=BDN`5UBB6EPYgqsjX$
zwT-JJ)z?p3|IXs#foQDhyu7K#ZhqXdFRPEMvj9UP($z?-Cz-A_m8wu-lB+`d@kJVy
z9pGi+-~e@lAN@ds-tG@Q6ra>33o9SWSM(1c(MRa%6#K?@UHwKtQSw5=^m|v$S~-^m
z286KM?3KDu1;fxU`qB7_HTbU<*4B&I2~f?QK9JIL0h>@urx_xNWAt5vQg~XmVku<C
z9Ohb}Y=qe-h0D-4Ald7igBc2OL6MNe138#vOdy_l(Qs)UcKQx%bA{mvpq=>L{teoz
zCW+n$T3M9bXMTw?0m=yfUH=u%KTwB_6nB>=wDyuicbs}f(7^@e1?5qz#+*;`p&V~0
zQ#9TRJhD$KeAZWxjdZP1fTzIVwY(f@x)Y^Z7Cv_OzdbsjYYxe-aT7iAxcLfE{)xfd
z!=47{(^Pw`?Qt>H$1%9)x+!L`2f%LK@fgD9)-81g9<M@;JhWi!0ia3Xv!{8A0!GM{
zpNoNujaNp{#W$BYvv@axe2J+0SCjsX5w_2{9Bw}4F9(Gp`c5v7NM;Z{`vY~U8}&~{
ziV9|HcSHK3Y?g|vD{JaLHdpY!`}AgM-=m^W<TTThVTip9KR}QqCQtm>W5bMBj^xNI
z%Z|T00$;a17uwuB3|-~=1Kz|04E2Nz{^gbx0M~m4rSC$#LQXuo^eqM<sGD$}c=&;Q
zD46%lv)9H}2v>?pKjn2r8{H`A&9~2P0?2BpToJbb-W|J;3^BCMbIQfBZ>HrqAbjRR
z>y|(*x|U<H3XxRVwT{f!14EQf^IFa`DvFA<YF*BOu9okH6xit;EDklFlsYKwW!~GH
z4VD!VSVXvTy+LrBmiV?rU~LzHU6X{WX#G-yy0F`JCr%RAE87KlfI8RT@T=NU_5LOA
zMIq~GGQhGkK!dq~d4y{cP#~h2(52foDI^$0;<1qy=EpHhPXqu-Dri-@K~wW(USk(s
zyr`HWfooCAd5m9xpE1m199;}4?}CPGyKnotWtkubbo*fssr4yYf#OX@6`M0KZ#X0a
zkd%mkY<~M1ThLEEt+dP$Zivu?P_~iJWBOKhoL~2CTAr#nAX18i1|4k(^jc<n@ihmL
zLo+RrbO^AoB4L}eK}cFam)iT^Adbg<M>>_Xanpb(_yJ-*VA=$LlPR$SjZkSf@5ArU
zm<Vi=WN5k}bcM`ePQ*e-kP4V)%+e!h$%)UtR4NrO7Ekt&tAQp)(sUY*hu*##z;o}*
zARXS^VK3`_%Fc5qB=&JoPsobR_KxMP$jP{6==Jlg{wHs-x&LFsfq8D<HBdz5L}ic0
z?}+qLJcogyHf|ZQS+VN<eQN=Wt1_7Iq=G;*=)stfW>Bl>^AS%TE2lY+5Hjv5Nmj}A
z{rPpQ`)+P$kM<{PtQpCS6=MX*=7BWI-#$IdOLfbpQRobnrCO+~JvPP-2OGn4cwb&6
zjn7LxI{8%?^zo?I4dzq(7@Ft#Z1|FXJ|0g?+ykGftXNx1EU9~`QK#V1v%A{<%1MF;
zI+!<f9?kC0vYB(-KPYV2cYu<qV~k$REQV=-=flEP6xW_;1_>-jJ1B_sNolgOE6@k}
zvg=n6d7c55w%4S;h=*oF@g7O|ybet(R39~2X~nWuoj~qECtv$K+&EZvJ;TKYourSH
z+ExPmpHTJY-2#vxMP~s=XVCE830E%l;lrJK8xd<?XEvh21=Be$S!o>!Iu9p{Ywp(!
z+v`W%8gpAzum6~K`dt@N-J8IRWI3<Tu@NY(yKSQ7x*$CXi(YzNNR&kC%@LUt^Y?e0
zVh#gpXK09XpedD0s3Um-LCv?@29KZ9Q8@3Btd4dw4V)iD?>^oky-RIu>2H_V=*Zts
zOcVBjsz3kTX`1R#xs^ShmijP~@O|WqCtvg5<Y2LU^6L_4`50{&o&YcU8?rmGJ<Y?D
z?G@Xo8a!21h?m)&PBe6KuyYW;pIaM)o4>e_@(i@_qj41zydn&_HYjpK9M?nBvXKyH
z^5_ie^11TBX&s(v=_7GEjx#=8Yr06Y@tW;Wd>;E4E~`k={q*qS`9$jTiw<g>5mx;J
z7N9g1w=Taf{BxIB7ptp>(iYFe71l(8Vmb}Unu55C6sDy}rA<x<X+Pr+HI3%1d3)JZ
z5zun0BfD4gzi_>oT{R8s>oYkTP((qG9?oH%+>70T0Vg3N>BA~8vTvR<-nyWJqf<>m
z?Wc3ai=L;#%N3r$_x^v26RY}fsv=;l9-%N&)>A_azoZUv!f7UjbdOD@n^NnExU2C_
z=gVll7Yf6EH6P-j$7KPI@?ATh*KR&m@I6V^FISRw)VIazpd^ednA5{|jcF!H;;1dV
zu&#nSWV=<U!%n`o!>}rz8?)u?7q{HAJHbQ~5VYTb>r(8|e5S1&z2uJ2)#-3poVMt(
zVbNP1=<t6TP!v;1d1#<=(<BXnc@ckj3y%2HyTHj#DVhSM+K%;@rP;dB2)ZJ8TUlXt
z616BzZ)DbKGp}^1e>7jh9rCbs8ozFchoPi$k8UURRi*`wl`w=UiNQqXR_p+0;&%Fq
z3uyL0EBU7U-hBE%*~IzOhaX3PVbl^E=pW?1GHju~KU_93gNx_I7JNef&AGH0ERgZ7
z`z>7?@i3dDi|NOvEh+h3^*pf_F#>Z3Fhi`!(j=@}A)$mBPwb8^>3){k)x33cVwxQY
ze)2bb?dSpn1PX89q1<^iifqk2#NW@stq9od0?VD2^K!%PEOC3&VZpF8yA`5rFTzZx
zt&Mc`@0)M$+SyJkMUXSU4Oi-(v4S;kzb7&siTkTbe5<8gHq7QIZ!HgLfe?jTFeN!>
z(+27Z&Oha%j90j-;Z4G%Q)YDp-yZ&zGYb)MUp`Q&+|vjsk7u=c_qok3hqX5=%J{ze
zIIa+b3wC-0g*kobLa0x*Cr9m&r`&8y`bPC3QXzU6lc3iU9cyXs?JZJ3loVBc+^8Ta
z{{@~;nm|L?Uu=jn_;hQ1sbyhw-ANDHJcjMX>W-Nj^)y&S3mfA+MXM54m-4F>vCG-0
zXNC()rO`)amR0Ps#oG^dZ+^|g=hX3wbRe0%ZA;_;tS!1`eE$<;l@6@*x}*|Xi;L<F
zjUlq{a6{8vTUB<MXt9sv?{nUXjrtx<D^`OSOg>OvS{u|-&p*PRzc}2UIjr4g&P*$8
z!5Sf4(cBZw5#7k>!`1f(JK}~HqUNMXzJ`pBb$MSs<2zWG;`$2DO^f1N@Iuc@kt|6v
zBI^uoWN6rWo5jY{TqG&cA?HnX*$XW#VT-MJX7Q%*QP+(g?50y-P7O;e;1cZ^Ck#sm
z@8yst-Tht<%hWl##L3U&RP9UZs~6(J);nO8|6d|Ea7RRNSbL<_#c4i=8_Ti0e2BUk
z3Ey|E-RL4~jWr|`Oub!6MtAwkPWe(!j{wquQ^;K@%wfk{nmhJ=*?)R_rl;)N$NkdI
zwMtXrY!T5|pmzJWu1RP#s=8ss9H~78oonbEiRi<B;Ofq|hv}bA&`cK5e$W;1qDgkQ
zbJN$B&TBgWv(CYM?n>%){EN|H87tX!F544$bO=F-4Ck|=n7VN6_UtE=zOcOl{F^%O
zCI<ik!?*m1O}TV)7jpKNDSU-GY#8tUICJWKb*|&jeT`B|RY=h&-&9w6o>*h}Jc6fy
z_gJV-Vernk@H=;%u*PPEt$Y+X#mSKMQTfv>KjF(|KZD-w=0wP4ld_Nx_0U>I=~-kp
zRVG%ViLBSh&wJqC3z`ztv1#^y-BA1OOL@i@#IMQ-`TY2MaGeY3ekF4m2RyTU2NdP5
z&1X-6*%`Dc77h2%qLl7_hpaAPq01aYjxNeKyjeX_`eap26jj6nX7FjcVj$HP)T(U8
zge)wEV#Z|lJ5gHU<y(aNY}dqm;Hw`{RN_=5w)u<0aFaH9Q?M&XU@7J=brjJ4b-;R>
zCer{w=gn?>{&B!vC#n@6AH(*8&YzG{n=tZZ<_G^y=(CRCGJcya)Hoyqtg~TW!fd`A
zqSYnTPA9NVOV<^qwh*cLw;Fbc%y*vV?#y^*amFh0EiAgaFw!Qo$(cUbD{3%fa(_p^
zBldNyQtMA^uHfxUCDMU%Zw2Yy?X3Qy9%A+z>Qi~NoI>%TIdX*e9O2&%z)Lwptdta<
z5PYIG`mS95(1vk3vANBLvgq?sGSMpoyE%E;lV)|x$Z&H9vwJC=U%M$~IElX~+?zE1
zjysD>6-GF{{_ty%&a1ggBs^K9y0e&Ui|*-DOh*U0P-44bd#=!iz?<gcukn+rl>oG8
z<1)a@n$gGdQhsg+|5R0~rY!IjJ=_T=&80Wa8_caFY25zORIDX#0XjznPai&<0&ufp
zf?6x$A|{iGSOzSaS8O75nl6`TsNc4$Qhq#n!7~m7-G3LlsX;yB&$s2vmKYJW^u`_q
z;CLMdIMcR~c{xR!1nw$!GBe^Nn9!~rI|Va4--=dzbRNOoBU9G(BtQ{f<Rmq6+4;+%
z<9WOV)1=X)=Mg$F$jvmlCXxLn+uRVTHCBuxJw)=EKadZj{nOECNC;ialx-fS+Y|W>
z3KgrUm6`3;rq3%Q*XGdC<W>)d;R~UDgB+w=eErTe0CX|F?Q#m4_oaK7#|VG;-SSAg
z+I8Pf!(&F@9zv`3-=KJBjsdlun=e5UI(wwfQBMno=+X}#QPF!6HmI^04m*WAS--D9
zzl@>i!Adi}m{7x~1$}kUNvvCj*|=qkJ7jpJcEjPk6;*+A!V}}piEG6bp9IkEd`C;F
zvkUr*?!KAvz>&~*ulZI_-d2FzNMb^b?e?W)O;}V1&9re3BRg~bnZDBAT{4-JrS=YX
z$>XEOs_>HBreas97}_)_GqB!GEsD2a?W95bTKxF26wL+&+Q+{*KY!&XnKu6YGp*g9
z!{!HWGe=K$*<y1tiy$suX<g|O#%V2?q|?#~Z`Q}VEltiIVwzjhB<wyTj^4+ApedJ$
z>~L|9c3+S{k2sT~^{Sp(V)qR`pD*|eCykPfSaJ6x5^6<)cad#$;6TR2+`IEJeU*W4
zIv9o<tb4OQb`h&s>xIqloJSI+T{){?VbhEu`^pz6ytLlzF4hycZWg|;sY%@W6=N^`
zJw&#7r%oB=)gPL0PhMqEm@DV1p=rZvPKH}VPC8sNCGTvPsOl3f7VRC%E~fBKn`x$|
z9-8<fwZA1ledY{&=jbeCz5JPLsT@LBDjhjBwd$OgZ5B6HS60G@^=$eT*|U4|ASq+#
zN7TU&>6~L;44A-cW#;7#^#)Ka200T*BwMoUdtiDkV$=AmWS{p^qc(>agX=sHNB^zG
z@=JvsmFWEtfffm&On}PdCpL^&Hy6Y7)<_Ac4SiuenM7~d!zb#X73;Hi!m)Hl-*8=f
z&Bn)d#pm?Mb!Wgb@135qv89!ThbPfp2xj&EjOronu~nR2NdRh9*Zq|B!kh&iA(dga
zO%1JGcb*aUy9PzfhW6nJZk|VLFNe<$0U&aG9cW?0GD8ZqaBa|aS`XW7MSXNeJ(NF{
zvxB@No<eV$_gLu#YE^&{?PCNd>mikiUch;DIONBA^m%Zpl$#rGmV@QJ{ACIAfilke
zsnv|<wkguOKClc#ek~t>F)3x2cWO>oTNAp{RXZ9z{jOm!B@EXOUyt2ZV6{2@uhdFm
z2ljg=E6*6RzZh~Ntu^%k;$f1=mgD5{Fe12W4>}b2Q0QZDl;4zw8E(D7%1ZlP;yQ+g
zc`Z3DENf3HJ107L?tzqn7aC9PZ%`YBTd;T08^KbSg%lp>b<+GNE?im$up)2e^s!UJ
z(eP#9^!;5U=lVMr>|e@)v}!V|sz)ROt-`I4rY`%+p_tegShJK#?LQRp*9Ga27=>|i
z78=U&0rh2NW>FC`;cA|Bo1fKr#P2UsHH4V`y|S0eI=XTT$YBf5m^5p^cN7skd^S1J
zV^sKA{9QkiR_GSh%N4V8bqT-Gb+ZFx!zaB~!Pm&ptmV7L-X)#vE6ru9oKIE6K6424
zQ>|aPmb7Ta4K=eGHfPGP{m}mjkz)xdQS-`;$C!7X#XZSAxB0RuEXeM-=G1^qMu6H^
zVSq<7>T%A?@RnE#X}WCDiioGI<Gd1T(YwdC?MU^wJVZ)m(1wMr5a<fyKAU$c2{jRV
z(vz0M6kx{Oh}&qV>dGv>$L{MXmLKn0SRQ|o_+FE?qQ3Ua!%p-59p5LjT(mZiPAG2;
zl{ftD4P+()*|NgqMTWwHD<>dkn+fEOzmjW5-Kz}5=aL&<s;a88U%xGFz|qzuAm(+B
z7J53Lxfc^KH*#NRY^`DlVrl5ljF4cptO?t(cmLiZ#I&+3Y)A)pxnb`Al6?8IvC($>
zJ>&yXLwUUVkfYb*rQ(s)Vt?cjeK6}+@7bMuP4(I~I=SN}BKSP8Ys=|wewS0&e1Sbe
zZ+GU4arsCYvwy_^&m9i)^RLy=M566SOpO#A$#yT^?I1GnhWyrEIp#ia|Bo$pvHvl4
zqVha7FmQWXs7AA31^0a{t~GIB#NDPQQrdN<+Xd0ZS-=KK@KoEAcijV%{9-KDxnv(j
z_|Z*=!$-)AQcuI=;F)G+XN%_Okms8E5d?dY-Wzq2OTR(p_JZyROx|RwqEDi<n&!@3
zxEzy$>CYKJ%2rs9Zf(V_u`&AZwAYhDuxP{8+viO<4lbe}_z6%28B$jsr$B5Z&a|nM
zJuaz2>jRktI?(a6f7}kVrn%@jgC4E6{06x}*->>M!T<T_e<<-kJn{dID2UexfBoPS
z?TyWp>W$qmwn1~XaJliawErBKsCNAg5;S`gZa)9LZ12tOKqf$8F#W)i5|=>xk(zGw
zR#`&H=YM~AJ8onhqJ++Q1wYr|m{mN(YXFviDx&;cbcFwH#|l)g0$yls$sRmo65mq&
z;_EA}*T2xFsA|6X`UXEp5`Xf|KTI;URx^nPTlZ4BdiSmJ`0BZCD9)?9ZPgafA_SNk
z9PcNoZ@RR*<-x&t$-YNBw`J1ZzOWT7Yg*W|1cMLbUB1ab?*BEnKqs(>L7PPs-4L+g
z@j=hw#o;9shwtoa^{AS;o840&!;I!Z?PJKCG#F238WN&lz$_d&{&|c`n}e>3^ZRjh
zS113fx#(k8h|JIt70JpgKSaBre<_aE)LGvNuFs2M|M&I=?|gj%me4@B^L_=jQw<be
zGmA}YP<mit#=0ZTHIPLOJ8iKx_Osg%v17LN<a1oL<!SakuVvpo%noOA`>ECwDFr_8
zH)R`nPDBqD-HI>?MLXtb7`C{MrGNM#9`O>mKETj!UJvK=9!4}fZf2rgwzfFsFTCxJ
z5Mm=+m*)(U&MV6z4yvvQsj^*DzqH}nNA!a++9O-s#}Ky!){@RSojDcR_BMOYANJzw
zPtTp4^}HH5KEyQu2vOl{hZ@Xtzd<0NX6)i~^7<!4D1}0DpT0G@0kif;1)a@tJe|5r
zV<zivSPT6Zx(RB<i!DWuGp)Ubvs+UL{A*X-=C<N*`DA3faI+BX<PXJLlU~M(V{C%d
z&W-rfd`xdV6lCuBMDl@fFD8(t$$1cLj?@cSj6>bEe{^9w6Tm$DYb^iW(c>5q38{?L
zV-$&A0JuHDNHDs{j;b)nma<gu48AX|t9tob&>#J3@auE_6bLM49;p{IIUvG!a7kcu
zAQBz84<&T9k@;Wjy>(EWU(+^70)aq~KyVKp9D-{C!Gj0a;5H2IFhGJk1PC4+f(0F%
z;O_43I=D{u&hzfG`y_AG@BONF|JwcjpoW?%xM$Ak)7_{0>gyU6(pi1ETB|SmLT}H<
z=}N@0@l2b6Ze?I2w%7kVq6so1G82mah|?iO2b>Bf8sSACeE7-An$xP#Asn;<C@0^%
zy#k@<q;tMb#eU}unNGZcqyN5a{6g5g&R#4i1?#|Qrj)JZFyjj#**bEZdR5k!E=)xB
zLkE`tf%Ue4WIR@o({hmh%L-QKH0`}5GL;<;vlfEqmHdf!^9Ja3ci#*RmC5v)L`iaQ
z5JwFrALc6O3d%A}(<g<*hV4O4+(}-tIP;yF;7Y=GvpjIH;d3r>eV*6nG#gQ7v1fNi
z)`wKyf|^wUG3&gB!D>P8yQxH06dW)gWm@CWK3HVzVaWiv-xBQyj6SCRb20+?Q6JXa
zsLw31Lw(D#E>l##87w*Gij~Jit%;9SYwtTf(j^?ppN&)<qwW)PFNXoEkzVFmAV;b_
zJf~vFN*gOF;VgqW@*w~PB^42XmjN6Ef{0^qgH6Z9o$nr98OVis!{$!Y&(O2cK}R%x
z*ZiyNrXR=4iAbHew}9gHy*OyK%r_ao&`Vp9b%MtJ=w>@UhcTv5v}54S_B37C&a$-+
zFF<QheJ-pL3R@1Wcg<KECe_?e4mB{aN>Gno`pSwqGRE8*ONA+xb@)b#Pst;By!qrP
zrO@qI<|O`}!s_HGF7qLai7A9wB37I-M5|SlUrjZ9`$^?AuGVtm?JV@ha=Ax<cmATf
zMfA752gv7Gk<*`;#pg69iUu=R8Q|#6E8;?#NaVm+=`pshh6>LlQ8!?E8va}c&-Mi{
zx}q#I7cD?Jdm-FI8JB_Tp_`BEYt9|Wr01mgM3Qh>Af?IH*AFY_<G0QAJ}9}P`n)ix
z>{xNhR&$VK3w)u$$)Zs_(XA?$@Da64Z52ns#`n_kA^TWM_^X<+(tGEkvWOD!F-uMb
zR1Zy)B`+SJNwfUi^;G5x#J^e&ML`&AP9&=?Kj3b^o`#E>1G5ql0OCS{+jUi;$hG92
z@8mMGph3o!JL{%`cgcl<bsgyJ-dp`KHls${H%BX2l-7y2)+~7KyvpxG>-I(@>=ALv
z<o;5`@!ct<Inw>|(spQ2w}<)X^Qd5b@*h*@A*@28=HC_x4_7Ob55#LMnjH#=zC3E!
z5<<V&%Dba~uvp$v)tSGY>aJDS_>U2mY5J3o^aA+Vj?WvT-ZV75-YM7X8<S25c!9D-
z>z{zxm$UJhkBq4pW_}-9Km6eS8&X1?S1jwwaIFIuZ{`39Z;Bze;?{a(?#+d3uUB`y
zv{{4_Cy%SY9@<dF*A&T40X)m(J>Lk7ck=7-2!8InRo#K{W>~YFQ9n-QaOw*ArK_{I
zX^Rh&d@VmelodI%t^i7!XC$Na%W$k4@)QYoNLLBHq&(H}hsKks?2<i|HzTdw%{Na%
z5SbX-&7NbTx=ldIFjU5!`V9!(vK7Y~W$cjw-kBxR>RR!}Dvj3zLnZc6YkXmww%PX7
zNMk^2R$m^T5iHCNhss?DyM&&Ckmve!u8pnj*CN=IV6R4xY)e!o%*^Vr6<|zUHm#<h
z0)Crl2PwL`WvmzZZmR7fbfK0w7)<)fsLUI#oR*iaID`>ZDb0qX3Bl1GpmpFGlk?-S
z`7@NPma<jIsqj&)H#J;Jo*v$G(el6w%{iF?8LYX6R2#>E@+9yhY(2r<Y5ey~w7(F1
ziTz35wZK>+a>}^uhs{eR2hmGNe8HeDwJ-kp3#4N^85f(^R%D<Dcent#pM<;5r>xz2
zw$6$2lYk1XS)E;lxelcln^obvm)`4qoGY@f6kp3!drFO4J@C_3g^eW}U||34%E@DA
zRO2wMJK6V7Ix3`lN(*1kp+$dNIrFs_n_7Zw8+sV@-<Nte;f1ZWVC*#0k0(rbxG3vu
zi^1(=2z`qm5v@daOvktxx6OG&+Zzr&rN(Le`}HPR@{`AA1hMmI_IN-<W{ddScKm`f
zP5@RJpfy>B-B1EFJr7pHuEk~eke;Gq0HpF|`Swv6BYXr}F<vc9#UvMeFUXU-En!J2
zqQzt07hxDd@<`n}ZSUKmO8UnY!)b5(lI{{W!49{oy7KzUKu_y1owSrS2$LOBHfOY2
zydTnux5KLvHK6sl>FM!lToH)sS|`x^ATMKp)<_c=Mhl#(7uY!WWT*z<awK!QT>I$t
zsa9R6O9b6BAOV5r{TE0YsH+j2cOM>7%D9@Sh*-h4R87#p*9_>hwJ|<-F++lJDvNQ%
z8s!J)8ehG*Do41maF;ADn{g7`Jtk`WS8S8a<cjQ8Wi-^O89Pj+kxZOPCm=Z6@Nw8t
z(CYpmz0#D^aJf8$HO=Y+%YfhLi$T_%09<@f@eEBF(u%4#&i<{zee<dMU~@)E%fN*I
zQ&-SEb>dV#F&REg=#?q$L(@{C5SASa_(N%@+eGb8a@)b20_FyHCKU_f#T|oZ^HvGO
zk%gXl^G~P7IMbb={*)%JmSh@N%0E=(98O~<Eyi!*Ek&8>Noxi-DB{2fLQTf4GMVxT
z*1d0O%K=j%WY_5&s-4zcz3MHfQo#x;EoIJ?->>%N#XgZT62RWqrMYdH<7&BncK}uy
zJ64{k=4WH|`WZMiU@%1HH;f7Bn0xp0o{Yt9J}J#F9o1J`@f6fExby_rCX*eBExl5#
z3tt-c<@jpzVC+UKV0r8{<HRmM^P<v>Rfw~a5xwZOO0JAO1OxTr4Kf0t8u1L0G&!m-
zUa*s}#4-VYX|R`@d?pij;Gz3{LpZSCByk{&!nwaUwmlXX^Alc-H+NS{UT2ZP%%Xgm
z{?44!E$Oc90cEXC5*j;U_z|P-hABt-6NbIA-Rs4&9`cN+Rcp9;{WR7e6$RsYx4tPB
zi1O5t4cjrLjuVq`eP(3W&xR*SP(I@=PN57+<MQV*KZm+I$(@9aDbD|u8Gdl8buM2}
z*8d2LYOhDvC!MNpNO3oXA&nLbn7|#Avg#?BpMi&udcAO75N)J}Pl|@j<=jSwv3(xO
zBqhMM3_RAZ(|Y{e|8)%>|J_(EfA>3#hs{EVDxJe$2w2z7H@MmEw99am?GYdg&banu
zlwT3WY;<7$bSJQYlP?rJ&ApM1Kf&cW?<S<P)`DquwxGKgM7&?|U5lcM5Evx&pw$fO
z$+rU0q;8m1eQ`JMeE=Kt^(T{VH;w8ufjD<OCYuXs1J?GVt%yJEjo)ArZ!IJ}Y4rJs
zz-MOtk$7XhhJA9vjilpwt6hSIi$;dk1ejjN`Ta|1ZPT0gF?1w8&n0_uzdWW|IUgti
zdM1D_=k9M3uDOJ2iW`!u;XA@8c(O_9TCKMfT=MWWyo>r5LS7P628=iGJncniGY&aP
zz&eb3DSunhaa(YhJImh|eMpA+E8{nwH%8x#0_ycz50;Im7|MvRhjRf5<U7;m7;kc@
ztB?wP2&zk%T)SW0=7Kg2q9`Q^rhAu6>H1n}zH`n!-!#~1_P(gPW*&EC-IyPZ)H7n1
zLe{`+9ol4ElGPZbHloqmOg#={Tu&q~E39ti?{Op}r4!Z|CbQB)_UYsvZ^t#H`xjdB
zM(=?5PCAQkbqSJ9n;M7?(`j{vm$)j~?RbUkku6DxjBsD1s@B7sA)D8k5QE=2=Vkrs
zdDIOVSH|rXkb9ojFBM;-=$6-2L&t2+o21@L+pO1C>x?ATLT!<Jv!VPH>^3}_CXOFi
zK(S|?`1s>Q>ii|#Ju{uuk}D+hc6NPlRga!hrN)UVY<o+%Z3lv?2HDnnt47WnqMpsQ
z=PSgq^nD#yGwiR??2_%>^zEn<gxkkNT4SxAPZgG3^FK*j41{vUH7!BeO@nlUC4V6}
zh!5n><b)PKQWKLR?9-lGgbbFAfaPu=@xzd;T5z}oP{)4Zr_{^X^ibbx`~oi)F1%7*
zZyc+M*p1-p`n-<%^SDpHYwmR{8NFg-`3TiyvHI~FizG8>(B|tngrS*b%6Q!(M*eO4
zoN9Oz_xS{Q#&p?w=23k7e{!U9Z(0_#TITERqFOrDBkuWlsVldaCy%C42QFfV256P?
z2B28oSUnKnE$i;v@B5&`o`vb8FojvzvXrvey4*zfP!FL>no<@qJw_$`C~sBTQqsZ%
zG}qb@N9S+h^$9{OzYtz76aGS&Q5Su9SzQ`gTcn56-9gaIUNMOy1HvqS(J046)f+})
z5Pum{=l$WtGjuifN#)6Q$HqzZ%-B7U;y0%oyJ*I)Dxpr1)iDzFy#3*Qe@K+;4OB?m
zWiN&6fh$YE>F)ALsuljNNR0F9*SPl~rCecEr|DX9sR{+C=m;e5eeXMcg+k-jxYpIK
zgL2(`uB0Zon>bkn<gUg+HAuB_10Pgh#f+j+qPvuD{8$0JKY=Hl0Qlf6ws$@?03vIW
zp^Q}YByxG?+6`j71ZktSn7+IcusLb!o&~FYVHC1%Ia)KUrG3i;y|$b~hI$aRUC!kO
zW`Eb;t!d+~3eQhtSqUa0o0C#|n6SZ(U1-d4*5(4>wtG8R?_q5Bp8zaJ*}UQdLuA1<
z3jB?R!6n{A%Xz(rPKm;@_DOSEp%wwpv<ALP-o@NclHhCVa<Zovr2_jhqos{6?F+1Z
z$eUq=)sx&3k!`c@XBWLi2VOE`e>D!IwmX#7KU&vL&zEpJ4!oDL&-G#);o2vYC2~Gg
z-m0m1-8aOXIAFA7>BVvS0!`d7L8+<J)(b6gX}GOEEueZ{kEOKS`+3af8QB+wpRdU`
z*7=XsK-z#OM7-~{?G*t~%#faQE2fU>o8pUM;_GIE=hp`6FtW&C;~IYkp>m8YcP6Hu
zESVQh#k!|ShS(k^rnf!SElnB975;l$ryuhGd757ctTI9k;OIJ>m{Uv|PE$Wd$%73Q
z?VJZuiv6<#-n^h{jX#5e$*w+oO_a_AcUXz2Qmsq}nyt}?(*qW=;7@L57>P7}^J>AE
z4b3|xf6m)s=Ks$k4cOu!B&^r%==N2^Te8Y;SZ5F&jSGJw(vPTtUQ3NTWpj+3?+a3M
zAd7<^cQ-}`)cB?6mzC%PwVvPgp8v1^{J&DqdXhh5<&kWlwd3)9m*5PjGQ4Zzfx8ET
z>wBNoxp&z)cI#XJOT3{LB;p#l)nTcge1GdVav(D1bY@14y#;0x@kDG80WYo-=F&Qw
zaUC34y6LpK-s*qi@%z3<thN=vQk8K0q$Z8FvDDzWp=Z3ewnj5nQigxHh>PusRYHAW
zoPDwNsFh6Cd@u6Xte%d(fd--8sIOk#PkHV$QJC%H+TrtMkdfD26jxJmK-X;aa?um+
zm(KnRp}8sp&KiFUBxzHb8)_#}pM>PU?ImhJMd-$=iOTYEmWEj)_l0_}u!|mYzBBrZ
z`PP!z$?$`q{`bnDwI*?Wa{4h_)}t0zqWV!2M-Z~Z%kZ%HN1k!v<r~`w&oV&MEjvW(
zSa<sX*lBI&&bA2<*cm2-ENd(NLLd+u8~y=?u>VW4OW63|n!we}jjzxJ0A^3NqfMP6
zZ)eI#IgPMK_<RE<FXC$1MLv;V4DC&$vZj?l+7!*#qz(0m&!KbjF)YY02C;9LeY`+j
zM~qkV&d0aNZtd{fG01g2aq~)A4Wq=#(b2Tbs7iMSjzrN8n96ec7_?<HIV3X7iT|*7
zh{lPQ5ii}k@3Y@}8`+Sxr>@UB?K5-5LNcH7OxY?yk!T@SBEe<3_OToX=_B9QU;lAE
zg9>c)N4X$);t()h!&;d2yfk)VZ`Jsdx>_T4Vs&$$G&?_J@7kht#FMLgs&wpeF41c5
zvIAvzA4uZn@kZ)lZ?}P}X3IY=-f!&v#U8$3=vf5X9Q;Ub-<#@zYyZZJJC~UkjFSG6
zwiFIZdK7#Z7k+zQ1P}`R=SJ*>6QJT}gC6|M*JScR#2vktswR(HlNzJpj#wEYwl1)-
z+@c~3LBWLk7b}Ar?YGvJ+JPmxd&Ii^^mA%ly;QYzG2MeSvDNKI#&H>mGlq}ep8$Nb
zYzJU2+DYe$39cpt(My}h<Nb-W=oaHLjUi|+8QBX{H_lYOq58m;-aK6NxP<-}LRj`;
z{nZ1a(8pg0-j<^GdTJK{`5<dr0Ep!QqFCmT{%NHJch`rqd2$OT8RzZlO?5LioYlL<
zObJ6W(OrG+82)Nw<A~cBpopHnxbsY-{{Z8{xpvtCjlbhsfr9Z5mlRWJP@y&NJj=Tr
z2W9@W_^6uw<#Tjc(8C4LpoTd$xTB~Kjae8cFRsKOzS~p&a?U9Ev=r;@3C3Z-Pyljv
zDeYy*H$jmUD;A-;w{yJ|X>_L)MjVJ}bt~!d#(#bbia(ZmM_VvR4wvTIy`VQ608{YI
zUDTbF&At1DV9rB-=qa?!+jn+9Si9JD%;v&3<X(EF9(cO`zCK94K~8WwyqFgYE1AlO
z50pewz8j;P_=i=C{BfYiY5+c5>J#2i)xfO6&#6kcAcY2KQcl92#W^(cXw8gbUt2w`
z)n@%Wwl4yLF{a4#X=fI3X%TuDUQK5HuIn>bT%KFk*^P9Q;e>I~uRjlm>_UB0ok&%i
z|9Hw@ZsR+^E<7Tjx#wK#%oK(kCD~YA(ZI~XGFYTbCm7*3vc2r=u!MF(ZAp&(sojS*
zLl%adWQD7flWaCv%j~ea5zVpf|9E}rudVpYMsk-2P%JYrs)Tv<rk$UW$O+O+02~P)
z%Byu;YY_NcWC)^l>~>HV$vgp<(VD2Fy8~S!o`iQ7TGj+9o;g2FhS?elD$tOOh9RpN
zw$^X^V@Um@AwUc=ZhinWs;BRgA)l+gvBbs??gh)bF$UO}p(^^bsOwF!>a0h7rQ!MZ
zG$1boySM8YV~vkvW*5?Q)Eet2j=32w<cb<3dHiLbGf1};@`W>gKcv|%b(H_h_euS+
zmjcVT@G6XRfQ(hVV+jvN2L*rM4eDf<%G}e5m0p&|aK=?&he<KSXb|>1$u@dDF*yiK
zah;EpMEb2g^JbIfDYP>7#1gRZ?P0-9H}dV2rr@kaLX50d{3pxY)zWTnh6*&jkgFbb
z@??3fsK`1rgzHaBPs13Fp1vJf-RJh7HASw!_T{@kM4ND6&TVH#2oB72+(qhT#aUAG
z<Xse-F^~~YT`WoA$uBO(##c!xmt1?^sdg-pO~NNPAto|{H~RX=yaU1A;TxbX$C0hr
z^>%+S>6}~eLipQ!c|%aR`{I@i$<bo^JV&_ezUK0u=jpF?lq&(M*(Env{kKb7E&h!>
zUQ8dI^WVCekNb?B&b}Ev<cTRCj%%QI2xN&weuS86R_ay>m(VkZHv%Z05e&ya0~COz
zasN)nd0-^~4u298aDS>JyC$6Py6AO2tl-V?_%b7NS757rt>>bIwOu)qMT-dkXp!!z
zd_<`<IwoUt%E=Mg3q=@>4`D;iC|k94nFv$Aun6T;;pfMc`GE%UO(HixQIcuv(gC?{
zKPNdhoPlNQs6(*X)MGZmgOPP`YU?kA$s4V8qQ8ArKz2P)PI=_0H|nM4=;*=~g{wU`
zyD0g*+c^()Y2mQdBFW_Kur8k$g)I}OXwcbCwp3i}T!rP8I<ehYS{X=wOc8-!rH|~X
zGpOUa{TX`~){BRK^uxb-I&4JC`tM_CGd^E<Ka&`<5n?Ipv|%2da&D<0;8<*^*^2S6
z=WJf<4(uL~#6sd}|EZk+Sx7v`%JtCGwM>TV3TpI{@XSQ%Tb9Wo8Xh~RV*gaiKOQ?_
z@D}RalH{<Tm(UX7$$@~^RY`$f5>5IREc<k@qk`YX;ajSMhxs?W!C)|}khnQ!ic5lP
znRzMmzdWR|Cpd66rhz;O5B#UaD_eh-OT#{}xtG4Jlqgu^lTS=8x(o(jL$5ub0!HfY
zHls+CrGL3f;c7JP*GN`&ZH8Q((jnly*f>Z7Rh7zZbaj0J<Vf0MRY%Xv$&|to5D*FN
zPXZeXt%%>kM1xDJF+}BRb!s!A<ITe~XLMdQN%vhSwvL}aAgzB}OZ&%feEi#R5pyGg
zo#fx`Xio-QLRmJZ2kkd>WgZvSM7|NDd=}CAdLkN7+CCZjQcn=X)kMcHH1VT4bVdeh
z`w&dPcbMu_YX0Zf{WJ9JvWQ}}g9pf4qSgRDI;!b8p91nb+kAI-vNgRMEo?$PZKT<T
zFM6M-sqM{$@YjgAw9d<(xs|TL_n4Zblq0QELOy<OCx7>tTTNx)4O-Y_q=F*R&rg3o
zQEifqTRcxMLP{RyTfyFvE@!DLRdsY%mY%dbocl~3xG?u3ZzZJQXL27$ypU?BscI6a
z(xIz^zWzpGR5hd|@S+P6?87b9=7Rwv2x@#q7l9SZ;wtqrVQP(x>7%5jwiFJN?CL~9
z7jhd4%skl%`nnUqo3VzNu4$zl+CP*W%>9(u_D&`RoqZL(ZDA5J<}ds+ERG=6gFj!W
zmMrZjFV$gmRnmrOYRj0KZb(>?kafnBZ7_HG$7+?I`i1HYqwa;*<2~fnXPm@ZCLCJR
zK1^mLk<Ibxtx3m>6Pc(Je)JdIm=OI(XC!rT17J{F?11ZU?eqyWDE9;&;%W<R+g5Ez
zx9&aK2tzyTanO{+ddm06aRk$GP${L20KaCAX-7L;eJ&xHR#kYiE{#>_$kbfINigZB
zSKyv7hQ?nG@6W&ih)fuAA;*w^T6tiT3zUopl`@a?{6wVo&f*++vtkl!f2`$0bW-D2
zvg^uA+!d5-uz;bc@|I;X$D!5$s_6Udv3>9QQhezJO7f_)o@l4?97zG^Sxw4j;F*Tm
zF-!lt%fcbi_gm27+_TA%s$U3ry+&-uB5peJGbVTM(ruSH+7Hio*X@Ql#C7NWM=EpN
zh_~B;Y9fo*>(zz_fj+hHZbw(Tlt#sP#=*_v!XP29&Xjzg;gNg#vR$926(_fDSq!=5
z_%NNNIm<Sl=bcr!&hDffhB^3zT^=fb#hbr!MZvvgPoGDd4^~oZ6o`8S$&qz*VWoK~
z=4J27_mrCQQ*Tf=lU{o7Q9FE9k*!@JH7}DYw6GQpOnmp_>+IZ({XEXMSV}_lPzQF|
z$C(Z0!bOOG+Vx*2$qAUljDpeon@t>n6BQ?30&N5)zGAkL<mmxA8kQ)AAf?a6;f;Z0
zn0#BJp$M!2#gBfHlTG{tZdXRRf9>A~XY0?23R5ks^p!9gcGd_FokO~wgiokj!S@NG
zB0TG^xVp@m(_Un2Wa3?gWpCGnxg@MoY?w>W6Vq5w2`wM#d|ud&sf~Q}vzvc>>K-H8
z`qpM$XY5?3$!Kk&oi1z60e`vD_5xkY7bTjP)M?lw_aD7bvVu?(ic1EEr^HE4Jz0KW
zaaDx0mgU?BNx>o=Pw7dvkT(q}^<=X?STw2ICC0rcmxo#2FS!e*+rZwJXCE)cw?A#&
zbm67=AekxHSMmuuE|vWAwyA>pla6F%SoMQszVFhjOjPyefAx;-lgv1{gG|YVQ@=<L
zOW^BXnsb{UdJ^=Bm8CjGi*{lyQL3V)cA^C2Gw`m6tL=SYqC5Jx!B+^BLS>?C9RK`4
z+HXts5QC{=ZlFx;1eA$^NpXPuMi`~l=hYa%C0{hS7D0D=bSrU|n;{W5p!s&~X-{1n
z<u;*eZ|{O7R0DNWtCuAsM6^b<Mmm(z28bM@2a3HnjcMr$M>oSw`hRV%*ysZJ_jVz<
zRW|JXn)>uO(NIHT%x?n~U2_(^%5BRYG+(4&5cZ%OGe6o><jyT{listl_VCFr9Oelq
z(4tLMf6Q%Au_{|xoZ%K1?Y<-BGx4W4`z!s9uljLZ(%UG!DzAd!F|H0{g<_UC8=Fn3
z`^YCj(FhCODOm4vK*5|mexLjXt@W>cgrz<-)lblJcCsXu2U0e8eet@<Aw3;DJ)5Dt
zDi;0oM)cRR=CiqL0W<*saSYCt3+uINJ3+nPt-jT5s=(*VOPTz6F7-T&@>jiViJ+kl
zR_QqreH8A<nkxbystRajQ*76koUpxdT?F17-JNqYA=6{5kx=NLhFMVEMmrRI$>T%g
zt(7%lPfFK6sCM^GAClDc8L}_bXhR=9vUr75Qf_fguR6u;X}wIiuRiCmt)mDAKM4ra
zW;K(KqE1K<)3JSnh+xju&xW`+F!!Xix=cskQh;=H*cz7ynP}5uqS(hK-T2i{enDkd
z>=}F2hks0jP-lVr4RQ15`k>F;a{U%2aUBkF-)F7B1v9#X7RAv;Oq71>Dh(sl729^U
zjxnKis}PJO%iE>Gl6~#Z1al?#_HVl8X6D;*m2Ky~2Q0)T8fljAcX4Pf|6>pl8v&g9
z@ENPYwZzf+KJ4-&xn%I%b=SqHFS}!JBvXDN>pNpitvRzBi*j=qPs}O>Zoj89*;Hl$
zZRg@ZxtNjslC%U`?pI%IT!)TW)MGz`KRw(3Ld5p|c>%EDuUQd`6qQM=dkczBb%ofA
zlo0p2unY`tJ_JrXl#-#v{anC&GsJH9?#DHWN?e=yo5sninG%)`w)`~S_tua~nHM40
z!R|Sjyo?+6>F(QHySC<G9X^zLIQ<=!ymRY!I<wWjVMBLZeDmAvkP9Dmw=T!OU4Eto
zQcXJU6y3DRRCSZXoSv*8Dl_w3TgQBEZFHa|T4OBOCd&{9p<6t4)OnRflP9EL)*2X!
zXp_pHt4^JUy7-v5#?*{0nMm(`suO=q66vuqVepSj|6lPNYaif8qOoz)X&-a*e3L%L
zv|MGyi!<oVy%4jizb45%_=6nxg>T&s!m!8i|MLL;%>si8a7VZLiRclG^SWA@F}}!>
zckfKU`T<k|>r3TMWTG9fXL=o1A6%w-k+TcCX-f`+=8TLlZ+h(1)}3va-9B|AmMBbn
zd>XU>w5HYy4lyQ(+~?&_+ue&QT@yB84Yn@flioZ>hfnr)v>~Az<pft5LM(X)oZeZA
zyx^~^mp3V}T64n8{Q?#YvS+JXA(mOWc@5^KWqKqbrCasQl@a~&ua9ElrC&bcTX8{*
zn<}zc#sZ2$blIk>Mb}QAMT0VB+IwSd+*H)B>>sH{e|W`!^>GCA%P)j~bSRmEf@S;Q
zQ<T!*bu9ba?a$o&+<Mx_?ez-++Sb_2uA_rywwRlG{+hutE+PYn(e0b6k^GYx?a#4L
zwXPld%s$BnGL-0I*X2OpAWEf%+bUOOh*?woY3qMR@f~f;2McnOdO$Mrh?_<7e%?xH
zepmaeANWvzqUV50^mOpbH|5I{e)Sa-!wG{wKzho5`l|AKHQ|9J5*Wk8A@>X`vR{Ea
zy%LWp+JWBnDPiiixxT;%icb@R?H4v#l3b;*5lBJQ!{~kCd5`FX6nqE%;Wj4V|58d;
zasvR9uP^QkhNn;e_iz7u4gQ-QJR1BjO$v4QUkCuS<d|Yx``^Su<6<UZinyKmp@#pa
zQj!%wV<3BiM@^L#%J});Z{kknt7`kc{H+~b+k&~5Aiy#?2rqKRD@he09h2*S`IE@=
z8%iCGFTzHgpI**yC~lt{dq;g$nVr(Rbh0tMBv`fGv^l*nNBGv48sdc=FTu4Ek`4oF
zJ;uXi9kC}JuUlyw%S}w>q^ODzq{PEXNk0%{MKlVRE%t(Ptz@_giN4xKtZNygAWP4F
zL48jC>?Ng%<DmOe#WXqP7=WVfm)D{$PZ5igA18CO&WSK}NyR!!aCm<8Ed8_kP!>y~
z*0mB>Q;Mr}`2oPn4=xw+fMC8eh@6u%Xa{hn1}8gMirpvBo0;8nFxfR&YtneU>QGwF
zk=^AJdr!<lz+D#+k(exscR-WX+I7A-<OL8P1j!3QbT!nR)v2KRcS?_FeeW9C`S|FC
zG}yii`MkOg$kMcwC2nu$#c=g@$grp9;If~8bu<%Q`RMA6lDk!0hv=!+J=re=!$ql^
zR<TK7!b=|Lo<Nj53^s4#{wBrJdq+H#CJfItB^&e3mw!5K^|K&Y;7CP=aO1I?kZY;I
zABrYtY$RH4Val-Wj;B>AZnj)<;Dfs+g_&}k<*t~=AXPF%)>B0<#&bG=Cw99+aa|Eh
z=h}+mxvrIcXO6;~KzHovA)4sNuSil;?W;&5B_#yk!2&;(SYAPE1j3D;vD!9|l-N$K
z6Agq=s=tkN`1zPAG8O;}PKhwM;hdsG%9DGOAFaz#enj8yyUVV88U~xOy((HJ@ycHH
z7G?!H#b(XrhV_v?yU^FAuD=i})4omWm@dwb>sZkopK9E*Wmc~)Q@B}oXtWK>Omsle
z1Er^=X~KryPG+-ylScV&qCOQ=q`6-&Uz4A!z{+f^;iVG5RBKMuig0<vIFE#ejB6io
z-=KkULJgN82!!m<0PNNvu_?Iv1EfdFUEh1v^G=@ibni~NE_7-L3u9N2dF+Rp1coah
z2##E9fW%l+Ng4gh;9ANlHE{Q;bWd}%ZgrTzBAu$X7CKhCSZb&iD@_lLT~dm;(xnM4
z{%~o?ajd)ph~iyB3!5|YteCiaFniDyLfFNFI0PBA#L`j4W{!1*4=UZVRbf)0ReH;_
zmjYx%@%an+_s#DWZfL|8@nY0;G6l=KKYX;Qr)V8MC`oA^w|zN3-OHnLlO||P^gXgA
z2!J5_D{kS80r!ShIshB%6*<=4-AvpvMK#XC%^kaCZjlLQe2YHR;%@x4Ea8CN0WV}_
z5+uH+5y17}0V3X4`C`T1_oEj_OOaB;@adCywDXV4O=j1H>oB%(E>X-~+2UmG1MR$A
z0q=Q`@7K&8fKWQJgVaSyX76><S_8=QC%y<BOh2huOLw+u`!f92X-bpx6?T`BEXB*q
zZ*%tHClU<%)`tKR7ZAHRBGIF6xfi|1YP`_ib^>IvJvAri<;Sb>k`KU7h4Me7d~Cl_
z=);%KFKx45%7mfZ)6fm8#V+YQG6K=EX91WG3ye*&7M{bp#Y0_Yu|+Su6Q|u2-mnHX
zn#cx>;&ia$rK|ZxmOz6j?Nv?7Gt?HB{Yr>K%evzTNmnz49{7%CkNPkjGV8c0vx!=s
z!O#!w$AOeLxK`U5=*`b)4Z3;@sbBth8LO3RSP+UVLv!-P?fvN<KAhb918wEKNbPjz
zU7q56ra?7gBSpP({-c_Q3-Rz+yXHY_@`|~LpA!b}<K#eXT#@uR>q54)q3HrJu_<1l
zOaBP+RhVX4@tV14b(zRQpQ<roT(-%zK9YkY(AwS5B|H@s&qR$m2~OLyJ7~TO!D)Q;
zecw7~_x4Mr0apovvMHa+p7h7Yyd|`B$4DkY>3A;<7}K3cdm6#Jsuac09q;*u5Hj=>
zET^}Gy64OaBD=*!p5C6TRX(KE0!`^fIr@A4U2?{z8$Efht~k^|HqqVDZ+nI~#3s9k
z?+==PAxw~`E*WgPUXdpjS-A*^WN^ca+`*=%PmyJgXt1+PR!pNvV^Jo?xmfhO^~YGM
zh3QswXLL)iP0`*s554w(bf{r)#5>jqX-)3R%<>r~#v2MVcJwT0stv@0LM;bu#@Nq@
zaB<WmHT|Xuk7aK~6W8r?T|Ah5SVnScrzz!S@#DmmZX+Lc)-vkEg_A!TdL8blWN<y-
zekq`kQYa5;o>qBFn-PN)CnIpU7$1RKhv1;VcN}^K4$uya$-Zvy<Ou;4Y0q}%YY*Bx
z7tYEc%iat!SHAZ1?+i1!xG5j2Pa!E11UiAY-jl_niso#A0|_{iZzH}8HT3zAYbeZo
zulde&TLFgEWE7-~w(RTpXiV&IN0D5+N{=vCH!RAFRvhc805oFmpNso6pFBksdUZIL
zRSmleEOl~oem7C0+3%8o-7AFCS?|&{fwqUmPr6QiPrQ2nYPG-RxtkBc*oE}@&UwoV
zfWpxh)OcZW-@A_R$`lb<lJb;qR}UrNUe{P)C}Ul2kxMamFJ^aiDd5z&&h=fa=$E(}
z#SA3G2@|6)&i54kirqR$RX2KGlfY48wXyOMIT=d)E|TG07`z?%E>Pon&q&*0L?KP)
zd;9X9)vx3difa@^JLKeza(ddo5PDO)w>fh-<u;{K-D7c8sNcitPWXgiy2D-9+#&ZA
z-k0J=OXSkp^7_>A^|4QGQpL6z2n(pUD8w+I%CK;QMD-^x9*El&C!D-px@MEgSi_Mg
zq)4z*Z9t>(hIafYLXOD^ha{KqX7QSuV*ufDEKK|g$0AlUO`rEs{KN*k@KfPVdl7Cx
zX9&PH?XLrP&G87C6J3QCG%se>%9aC;!=CQmds0Y4O*X9T-e(vHcEl9$RBM@1Ew1-^
zV<sMnoh?sxlfNVo)EC3_x~bn8!-wl^Djrszh6i>Dgir1-2QLv;L@Bx-mx_+BSf@Bg
zcCATT_#u?5iG6td=EisbgAn*HY3(EDFvW1~_e&Jx2N%yePabC3br-p7O<%P6s6V~2
zSwVP1dVxn!DRToyZ5hdfTHiL5?+9Q*^V~iu=p5o-KARWo6zWN#WZ%niMsh`oQNI4q
zo{vKY^7AD(kGl?4`Dc3jR}tPq&kNP6?TUzk(&g9^1L=uuV0s4sfmxsAHd2;qTRtU&
zMLh%<|3Vle(QaBje!i<u6?mkFb1B$U!m2-J9!|<!7}1AHx=tMvbFA;Wwy3I9A@Ztx
zoW)r~AOT9&c;(?;oQP$KGQ%QQ`xF&jsxQCX<}&{tvw0k73xBTZRshIt_nAOSUlaC5
zS2Wj8KPuJPiF|}cySE};<Wjg-&q5M+ejyZLYSRGNu$IjS-2*T2^$g5w4_Jw_-kVM#
z3)-(zNR>~YpIgel!Y;gUc%n6ZuLsQTV9jd{7h7GrlrKfsH01Ov$ROA#$1c0OBdk*<
z4_zmL)|iIT_2#d&<vC~*=p(le{h)+>r_>*#%lz#$vB#-umkAd&^?il~Y;HN_$x}yn
zGt6b`oZs3bJZh5erVHLXxXZozTm>CI7iQ~7e>o<^k;jw0h9NnxSg8sfNNWqUc~LE;
zZiD!<moNJc^8QXg9(4JQZqnG&W+L0?MopZQ)Q~KPl$5+Vu<|!GWAAI2`GdbL0B4lb
zU|HKqo?k5sXcT`+2f=!XQlfEY|BTA_3!w!-KEz{BT^+TMz|~R47Qxrr%ihCc0@cye
z1X5?+mmyGIeQ6c@=Y|a-T`2T~Ly97Swfoi$o>;h=ddrG<O~v@h8?l2-Pu?ke+y0Is
z@+*|wU_7_Vj?Y1%I`LzNB>d#^wJ(Ej`+zFIGF6<M8ia7yYL5t`rsgR%WfW9rbQGeW
z;cMyo-~s35X%t*%dDfv3J7=j;dZpY&$36&V#vG0Fqbd%~jT7ytBjYcAU<0B#w;sqT
zO;jbpdMo}L8go9Ho(wwgm-$xJA^T2qOPsP$I4uOM>6o>X5N8R~!)kD~r_PM~coa<i
zEIlBkdyzXH3@-EHiE2;C*QlIy3R_gt?6t9JOu`*HT6<@A7)yBil%J@JLAw@cKcpot
z-+mfT0bup;^|1?Yg?_1VTW$=MJtjFO=Vj)xnn`82TeqWTjXwX$#a5Ch1n(@jDPfc^
zeNNK^NMjwZY%_-rR_!p?fA*F_)?et!qkLW)pBo9`zH^FR*vv%77fWfo=<vf_2>+oR
zlR9Z#CnR3HCjbpR&KWzpV4;&2)u>5-nmqR^afoG8IyZ-LHo(_VaS4UgLCT<cISzc}
z>5j2`WdO7EVS)*23d!dTXATzS_CI4l)skzck|9C#kHA)1J$*B$Vc)YJqvBS)-Bu5@
zMe|>^oFnS%71R`37VO0~s{5-J>nzHkI?`|~zW)fVkrHJ+3`IK1rg$y+=vdFoBlqDr
zu+jKqF?SVoPBVFSyCx(n($v~CUX%JY9$)lhUUEs#wd6^I+g(WK!(7NtzlZQcUJ_*e
zw>sG~IX-8;IhpNfD#|;IeA=kTW%Jh!Vzno!>2#lzWVjgCW6c^q7&SbP?m#zLDcs>d
zRQhu?MOV>}iwDO0)1B)>J$~Tz(%Wq=AH(;HGWYyM=UozVO=$p-W@x&tnRi4;!(NCO
zZ(|xq%x^(BXT%q^TMPT`JtH7x-6)=W?Jy=7VYKrmwudSNk64D*aa8#^zGLg^TOp0t
znO5~%DeGseX|}iHs?ZF1kl3@YCCx)8hcU|8&ggGdYw?80pYrc(H8bm}AFlxwTUD95
z@s+M9XPOsFV&hrmv6P$GTD%-8*@A(O=+gs^`)#53Y;bj)`leeQ81yDh&TYMYKWA=_
z$&)7Gigol|x%MDUXPjVb$cG-Dm7~6h+HJg|hsyjf<9e*I?<RurBk*<QzpzD1y3L^u
zD|(zgkRNvtA8ru0=~zx{mj*Z%SWI&iM<Bi4=z3Qez3CqDNJW8jAr-+vhzY+8WWTyk
z#=7<MeNCL^?Bc@DGcl@9<{4CyWT<Dfj74XLG;boSAno@pMc(kYK!$oOEY;C+iWvlN
z0g0Yx3G|%=Y&K`C>Pennn)pvGD^JoUXz+bdYf6n({D#{vuP^WU^HwrnNDh7a#cWmZ
z=XebQj==eJ`)K>a(6d8vl~~uBQLs~qEd(nszhGIv*Eql54$4~p8Ln5ykn?1Lx5mRa
zJGv_mocOVHJHI8I3-_e6ELi&iQeo>);{MrI+h`lDz!z*L{003^?GQzK{Nh1Kf0via
z)BBLbt2jI|A3ZW0kqL9}C$>Jz$?c`!A;HQ{0!cwhX2Ke?uGnbN0E=!m>*^UgK|AK_
z<l}qXeSq<h^1wt#v1ZOO6^m~kxGvbN_m>b?CBy3>85{EF2Gfw!`@sm~E;!j}wQ9bV
zc5J&t1A0rnOC-iN>Q>Kp73Rw&4Q^v~m_kI(p3;oL;@2Znv>9x{;*Tj-Nn{^@7fJ$3
zoTo&kD4of+m8<($6g>&Vprf#28fb;y!Xhru`awTQc3yiULXs|a>dN81n#qWB%u3y6
zqqSPqq!Sb2#j~O$Ss61U@vY{OoR+>0znC*jJ4`F1qtg4|zIeG%-r5wvq6f4H9*$gO
z96kddDjuw|f`u}w2;1VSc|l02h9=txsi~yqD5Oz;%)AZ&qPhFGCe1G=$CwyQYbt}(
zTm1LvW6eVv2NQbKx)W3wB4seqBfAOr$L^H`t5^&pgWBtp05(>md}|h&=DdXJ^<fN)
z<gl4N?c`1&38c-BG3(I9E3aKVS&7teFq4kJRN2QYiz|V=B4@Ii3=mO*Rz_A?8EJ+g
zzi?69b&*@8g$6mnIJL~h^7D?%A8jZL5s4;=I3855h7?t+rD!zBU?Q9G%i=9#7qeAl
zB=VfyG{j!xQm)RM*hH>sj5r);q#4a`;h2tJO7H=^v*>=&xY$@@>~Ddudn}V54gT=1
zrPDD*&bc-21o~Ezn83HK+nIP$Dlp9WJZob8cyCWq?ZCXDn&{_pvdXSJ?0g8We0Xsu
z(<-6+tII)V*t(rzPot%TSV+TF*fA$<a4<Qs?ERT~OsBQiyYz{tFPaECl=ca<hmbgT
zRsBFVHD|?kFPQ?tUmJ`InLQXva!EdH=m8{!L|q#BLs!sU$N7Us)$FBxm0g}`(_>@v
z_k^jE2N~WfVhv=8*YPq;3uq(d6D(!vyC9k~jH)hFX%z&!N0d11_R*NHKgCR7>whc&
zfH1*MU#TN|9^yVUq$qrmm0K8e+<rP4XYunbSL8N*aK-C%mTOUsiK?y9lGaLZ%wv`M
zG2`%e%T_oN+b@J-!Hk`AM1-ZS5$kcEzDBl88|>#Nsf_=o2xYlXUYMGIY}k&A9vF$<
zTE<q{2zjm+Js7cYj;m_1nz@AHpXNLt*uP5P552K%M|r84j$v*kddh2=amhjPz}2hf
z^#OLB*hNec<dmx}PkhOus*)yhSo8C}(gvho$_P`Cf#!mUpd;~O{}iPXGJQS>z#}Q#
z%-YpK0>`STcCp1ce1VdIuXK*G2XMQ>-EOq}HZ<gELU6$}rG><g2L|jA$Yg#`uaZ(t
z=A7h?ci3dKW7DS<b@nYbGPHgb>t?_t$VR_tML}-D8CxR>Hg?m*Gtoe-RpIM76q|Ja
zG@6u74pRtP6BO)k!cqkkh^pehCA;Zx09rA2i%;7TqouF1+u`(MLT~5<^u}d28GG8K
zO+J6IIgAl6V2=0{M5Ox3-(J`J6VQ%7G`Y^scMoK%-hVNFj40?jCsud=T1$JdrVL=4
zEO}CedCNJk+iA}405V)SYj!DJ+{lp@h&Wg<#uMu6ZSH;8J3hLv-VxEWX{f&9Y8gH{
z6E=R|44pW?^V}ywuc`bNOFyUKkpB7cqt-oP348TKB`vpn#rno%K9<a?X_^ErLdLAH
zc?TJKUxZ_IFM<-Q(>?WDpX!Iywf*-|%1|D5Avv^Iyeyjr<gU$jjJoYjJo5Oc>-SY9
zGu^Y*joSd)ZEvIG!K;PSXdK>b))Lfc`RzLJ=Af!!+Os-X;broYCeiwkPzMg<F(Al^
zv*Ey>Eek6Py3kW|+Q)b&=Wy2{)fZ!&n!k)K{edRH^MIbPlu5n5Y0T%<?DF+s2~D~6
zvzhaR@peSw@5OQMdkYB+VgC7GBtskwBR4By9chCg%hGNuFSg5=hXg~L#kVvu0`uK=
zZt9PD4YfqWY~7G5qME?_E@Su2#vTT@vk?8D61VJ*dX0bs<Ho5Y8vi93B-vi1IGh=J
zLJ8v$a{JKkv1VE~Rki8~TV`ioH(-C*4oQG<Qq`Aj4C-&RzMkN{rCCQz-eWy}SyNG0
zA2Zzxm2`i~|5Hf@uC~=oI10Xi1QDB+qqW^0WqP6n(`ltx^>t28QO)o@!=KRSn`6*!
zX@CJZTh~(*=*9T0+?K1-b)rm)xVIi_)Qobttv0<D_7!NxnA**|10%rI#4i-`AJ>@a
zM7^3K>jM3{$U!ssT%b#MgB+5ED>C0l^}F2r0vHoRm)<x^`1D8oLT|{bB7wG5*OJ`f
z>*1<cYl~#QEpoA*V(g^Q`w9ff^&X+iylM@2y#Wm3{8gB&1rRfBen8RM*LLyqTxVL;
z-(@NJg;2frMw)qOt8W_Z`y(^s**7$|>NSaLhtE{Uz|Kq{N$#q0X4bh?ZR8q8&UZjP
zQi1=*cdgI@%2T5q6;XP;8AxL7El(S(CH;&LAHU8>@jd#PE@n2GRXQFFVCZ{h9n5mC
z$WoG?0?uHSR8nVh*Rd0H?YXN%K@I;jmfv!*dj)tq%z5&()nnWp_{#*hs)l@bKtCza
zg2w+%L|R#eggT?0-A}{y67jWVVha%*Pp;`>{n?|d8?=Pe0RuB$d*T|7TIY*W#kSLZ
zp5+%2EfFGZx5df)_`Jk!Oi1N4-v*m>wlo$-VSVeFLlR)O>~`(I$~6pn?NR3*r`_Tb
z^8i<^u;?{aq6N+stP8gt2h?5pbL(Niy}e|agG`0p_k-3!Pn@jDl=KuX6N~$8sVkE<
z<7{2ApNrEWqte?VY{0Zz<^|m4xyN>C<fZ*AMol|r#cq(yBfh1cUzG`;TpYEmNpodj
zcUtE!>?P|aN5(lmkIxJ=-ePnwk0tc0f3k9Ewy}a3zp7d7X&r^7x$DaF*t9CSYv^bT
zB^eu+MCb;GeMd3rm6}1yBPt~4Y{h-(1-J!-czctc{m0a%Lp^=yIRtZOn7qhoU+6Zk
zV6^o~V<JvP$@yJMe}q;|<Y71#fRCHpm~O<%v2yJAF=#KGA{{KFX75M{s@o<)A)oo4
z%(>69G7no#9FJ3jPfj#e7Eo7d-Z|a$h!KCOBA(diicsm+96P*V;oM^?BKdqqmCn;w
z0aW|@imt&O#0DW%%ZC_fFgBaU?%?;n0n9-d;eIhO6Ly{&5n5I%5+~d5Pd4*1N`+LH
z7w7h&>O8|vqZP7Ut4bY>?xmd{RzAuIVTbO)pX{l}S!i$IPr17AoLKXw;BQT?D3u9<
zBo<JpeKiXBkPDfhppx6Nb`|{)k9mN|fbH6`4#pPjREECWGDm!P;Np^Q^p32R--S;N
z;jxTJ`^05|GZya7txq|AqN|I_sr;wM^d{kT^Mvk?zl4_)Ds|usp-+e1n@t)hgR$j`
zc8T}qEv;(iG>L5n5&50YY_;DsxKmI${#<;33sT@}>i3(LS}~E@?Ic5I+47V3y)^KP
zFc)_>0nAl->1ebo#}G%KA^;pO+b>(SjyM|KMJ><~$!ATEJ!%Z4O<PCv`Cud#Yws6Z
z;+J}29rLfD3VHK?4^`Clds`cfZcIDl%OUZUfnC49<&vivODexBSky(rmME80gR&cU
zS!e(CXTB}Q`TAdYWeET(s{)CgfA=p<DE6oU6*vf^w{+XT$zA^c@cMr<-i#EV!OMRk
zEQt;!zo5}}%VQBzMaT+e`2F)(84wrWVJIZR!&Ux3`G3BNkXJ2`Jn;zqcXzGLQX4aE
z&8%U}xxgetvG!yunl^;a4eEO(^(4lxo9y+l$I<3*t#A^>%K9l*8=DfN5p0l?AZmDh
zV1n%ignfX=pY}b&X=S9lv8?P}gdmyvr&SDkvH0|#d+*UDDOmSE)Ypg8lOiQZDvvlI
z+jl!E?dU%_fd@HF6N7SKy&KhyI!9a4I$hn&(SZ(BDsNVK&dL2NA*;_PT3UXKJ<yZ<
zLWs2hs#4-Aa6tSUn1xFP!)0=7Z8S%kNv^?fW0A+GCqW5BUK=6KDed_8M>JigjI%<~
zZ&8|L3cN&49^kdyVL6kSS-GLI$xUnSp25s`>Pp}95g8FkF&Q)NsfZJ=?g4R*&+Cv=
zd5V)@D}!Y~@!&-SQ2*gV_;39)`GhEA)9-r%@l_;j&RA@RoM7WEck60CdPKxXgsW0&
z^}yqHVwY;}PH5nfeYXC>_jyaY1&-jCvvj83JM(q=0?tLte?H?;uBh)lFHbO6(74nL
z{%#qSM6!ehof)$}Jw`osto;vPPW!2xv3tC4mQ%?QjV^SX&UmP9SK~6Sv~7OArKgn~
zN~mqyi1diby??J!HXIv6?hcLx^cd}1Zs?*Y*>-#$pInAO!0x6Xr?Yu#DI43e{5t$T
z$)_PEF4!CPr@($QS-%})cEX^VmK!s?6OO1j2xU3AlXMI(r@1(?PWT@l5f%`+*0}w4
z%;sX2&1q19pQfVzWGbGtC$>@IOZAfE#!Fw}6L(U867?N7+wpHD0@N;G>ODCdiPz`l
z1Sk_)bFx6L5Mk^v=$w<{|32?yIR_(1;`CbI2euVhmW_1yU4RYqnqKnc{73T_ZZ1vZ
z)9g@?`kq@nNBGl?m^i=jNI_L6QA9V0_{7wmd_^pOHV!k|6=yHr568skT>~nVih8~t
zPQ}ZAJzn%LTWe8*ih<Zx^8>32ll26I^%s*J9rnqqJ@7W@X_LGTIOt2?4tpfQ$=xiE
zJI7}g`dCG#FU37YXN3-qmM^{G>aLDg9%s|Z`GCk$VD1A@C;*0w`IhhFr2e!u62z&i
zJy*Peoh9TGc*OU-%=}pyQdkoD(`n8|b@<2r8|BxyVXof)E1&obi)!~8vf2*0%&5=>
z-AT>CdoO3<{oA&STizLv__Sr-#r<J@>&(fjJAn4IZu~ewvbrw3ld+pgvQxVC(HDU8
z2oGr1wY@BaK!EzzwE`~yIRdate|~=1Ih}6?Iu~pf`UofRfQ`}={H!11L;)<hleT%j
zFI95A@?)aI$phT7Wlm6noJu6eE~ln8H!G2}X*<u)I;~?qZAwvBNOe;%5R#&!0d?j-
z|NCF7qjpiNlR0UvtyWWM1Y*<P{m4whGp#Z&B6VlaStDE-nz_n`x=W5zX)TY&Q~;7j
zkYG8udg^Qb8AlL_G@~K>s#x)#ciEDK2eB|p>PM7HON)*vuLi6eqo0GB<{dgN9z7}8
z_EYNF2j^wfo!bTVSFRu$dE*#smb8w9iZ^J7j8QL`o>2SOwf<c9)6DquFhl-YLPM^j
zMy%DF^Fy9q=8ftwd6fjPsUu6(kHWiFlZf~eyVr5OMEu;25+_{|*_L4+KYn~(^TInP
zL?$WSW_!TgK`Vn#FofQ37|-v2SS^CbQ`sl`?E(>-16S%APgrx$jzB7xPBrNYn7fo3
z*yS|nn+l#=CDw4%k&C-Z`@&YI&1_B6P^Q_nK#Pf39O=<EJ|ZD@Vf!&4&-v>#{I?_D
zgE_|~ovpd9_D%^8kU>NI_P92K7$|-KfQSoN<}ZZZuBgA3KD(gZHG9TNom0on*3vXl
z{+-2n9I0q?{b?nQkL5D-7%R#B8|KoTRC)8n`Jvbz7U!9QxwRJWkJJ9rsTESv!fwh@
zx+r712F!{RbCtlwLlw|r$9rI=)G<=FaOicX!(Sft?@ic3QOvQZ_lW|o@}QPza4E**
zPs~nj6$CRh1>97CK095Jo8mvOCj5UdHb8`rX(iy3<m%DhdRkJ&#u4u3p6D`3PjvUT
z%YGW!m-n9KkJ0-=aO2BNgWcqsH23_RDeYo_2(vL{u_r+>ace*3>O~$3-Y3=+&(iCt
z4&)^^3<<Kd1(*3UE|<Cl#d8ajg&{iNepx(+%!kJKw+$mS6<;H^&oylh4o+4tIOtJz
zJJcke&C~W3%pnz$d~YH3`U&fng#-(su0HtmP4z2R*WF=MS>vitO^?rueb2!op>kIB
zN9N@F*=hdwD*gSX-w@Yl_@9Fm#lobTiNDl)eVqO{$@)pUB(0x1gjX6<5nZ}Sz&wzv
zg!gTR1T=I_p2x&uiKM8mlry|RHZUg1e?1)0Z|=wc6vs37A?$NYQi`jKF97wcFzcM1
zskUjwYQ6GzL@5@%^a(WSGW>M4qxtiDOD`+`%WqXqQ^gy{XB*{RE<7ia{&<b8{<qCq
zg^9aD9J4I3=iNZG*jB8kgE>h?26Sr-Fj5~t7{zD(jF(dB;jq=Sf#m<-?k$7j?6$2@
z5-bT8Ah-qz1cC&23BfJ6OOPNP+_jM)!6iU&2=3O<G#Y|y<L>UzxWD&#_de%*JK0s=
zKDX|_Tg4x`s-IrZT63;7*PLUFnL^|zB%1BPoZnek`n>C-yp@YyQPvanBBR&qX0+(p
zhK!@$k5(3#RUpl^wJ?v*ZG>MPe1s6X>&DkAJ^QhU?mjeh<i~~oaqCpNnP(ZEro=kF
z8ac;eaqda%dRRF;q}BY`@X5GKY^JYn`3b=AB<^B@hj{bnU-{UAYfQiQJFaYHY_7_G
z&7(H9jg$IBjg2&fZoSp|9~?9ng8U=1y}_U>!J|O&v*F~4W`?nu@gObF!OCg<bFnrQ
zo7uM!&)`5CCl>s+lzmc98A3g;uX!H%9=Wjt7H@{uYsiuKg^-YzpAG)$`^60fA>0(A
z3XRPlm#;NviN1FU3H3Kx$4A^}t?}&zO8vC5YOrak@LH1>?1E_<X@<tzIMFvE%q`vB
zXS99MQw&5`x`W?vc||fU4(;!pR>Oh~q&7c95ZAk3_9)oYC(eK8-{O`t;JGvadaqzL
z8Ipzx3f3P$4J{9x-ehhM_rlT?fHbQP1k?V7`X4**qmn##=67R6A5O~h>*GI!_cWwj
z?CKSnN27e^kQ<n@S4LV(Vf7}+g6CMJXhY%_rxYH2PMO@)riVUqy^G61Cn2Xw&A2YD
z_+#t(Gd4iZ8$DwYlp7JPcHYKnPMp%Gi)>2l{lu!Y+7Ty@AE)G$Qc-xNCp*q{i@|T4
zNc<UzFn@AY-tCLcOb{>ySWUPYAdEl4vOj*2ve6$}JfmmTLRD2=6=Ylsg;j?!PW@o4
zk3eFgdW5;HB?eFhwN!!1@6H|tg!%pzNWNF=SG5%M!%J;0o?zt+4TX~H14!fyI(nYg
zm~;5Ov*D5?RS<Q=(&9Tjo2U6s8}qW1n_yu#&d>8o=yb#9^Vm^#Xxpk+)?;FzR|Xsd
zIeIk8G`+|#`>JKgJS!iLKaWfNT%-^{wjAC0<%I?#ihFY^OWV(GylC1pV311fD7$Q0
zKmaVu|MfU0np{5TI=4gK7N{${ya}oufYav2{j_^Ucv5W&5_)t8rM28G$T}-)mRGJD
zFOzKE|0Khk8^rtksT3xxTP22X+mn(x_D^&CBfyRHo11K6$l24{@hH^mJ4Ml6GVh4Z
z?J0w)s%v7<1k?Hbj8ZNdV))lozxp4$-~@#(St};cmSKu;kqp)q>E&2rlbdSaMIB<6
zoN$?AyWzew8BKl4Q;QSQ0^s7y&y#b;*TxSMRILtbL5+^PIUD-YOn&HD#OpUx;`gba
zodfd)dg+q`_xG#&4);@CWAx)X)?oZcDeHgkS^s{+F}F4J_puuXy1jidlH%NUB74EH
z9cnr@UxWYn+Y_;^%x{l|JUu4{CFH8dZJlq!d%Sx~8Ez$OY(G{jMkFtvo-|^TM}Yv`
z^Y0g@Kjy5c?);<88<(-2i?Ln8sp>A>)fod5`Y3!~fUPrx#yS32Y}Y9nv?5G7rEjB4
z<{>!~yNNU}GeQ@|epp2~UE0oXoRtQ>jB@zXPyYPbyh;x=Amsa(E(@vhS5_-!OrMgJ
zqP3u((&ihw%M61&p7wq+62z3<i*Z`4KFn?mV-_abUnH~Im{f#*caC3Yyv2t%No;O`
z`)gbuLh=Cm{_k&>ZFxvmLRjHTe)Z|%#N+TyIi?%_eZH4ubGpr^B<dqC`&Aw~KP9dB
zDeh8l?py#PwwttLZPGHnEbmnkYVN-7{NbHnpSbEHp>iB0cLD%g@<%-PZ&ogko}9PR
zioEShHqOvIN;^(lpB_E{@UjYYi2X1)dTC#OW+V$8Lf4%&;2E(iKN12^0V=twHF$He
zZZ`UqNY|<UyC6UT<M+4tV~s+}BY1ed1y^hs+TpZ2_5%@!T>g|zojxhp9I2gY6`B%(
zJ@a=15rA?-kr13`M=_Y*nE@rQlHn-LzgY^a{d3Ifx@3*F>G(2HbM01);VN#4Hgx@X
z*SxsWp=+m7gL9Wu$*{*E<;#!>3bgQL9}Jn+Tbt(QiO%USbGgvVnnmJOVHKe*o2<2%
zw;5-H%s)jaM~})_%UH@~Yv{{frrdaB)zaa9|KY}%hKDvm{P*ejhmZZ+y+ZO=*L_kj
zmlp-6+SvYnB8IS>PJTlqMaXvm@=*GDi#pTf?HoZ)fsWozgHLVbHxp((%S7TFl=Q+Z
zBn}UtQQF#n^rf7e+dAZIAh(g^kgLBFug9sYFE@pU!`+^YakNNI(H3YN@Pyev!dQbs
zTDp2fh@foFYKJCgPG6q3pShnds>gBQQ2y;suP_n?QYrk8{TgUZ=A<%q*55cuiIZTH
z?Ga(xKG0ZK#0Q_n=8UT6LR*Kgq%(KcT(v7sWhJim-+m%daG00H*7;oK5Ks1+n$lj0
z<IyfENMhONnIOj8Ym?R{NRv4Eh>^7xubdb^s`m_;6?$4Zw%C@x4#y6(;VAS@%x3j?
zTxDjV+os`E8kB7I7m`%4;=rmI{AMuA)b9si*1wxm7M3D!n*c@NqClIA3(EowlA^aa
zb2$IY>3h4}zJ`(qQp7p8AvmOkJZ`a%*oL)qa%krBDu`_7z^I3U_EY3|LzKITXQrC^
z|6-aSS}v%j&MzrM(tqsSd<vnA&YvsG&m@<65r(H`ol#G{B@~~wCA7t@rE**sUubnf
z=-Bp#eHw{Hv8*HU=*e8oGemVInLDk}B+>78Wvbt=S;B6p`CW@8<~I3PzFmD?1Obza
zn|+KqhM_-J*^$aY;>S_3722|1UKHb6Bh~_G%uePW+`0LjVE$=C2G#xydq;us10X=>
z)HRfAA&BE{@PF2p4dL)UDK<BP+vM8z@CgI_`COyD9~U=_cdt=CJ)As`w^ZcJWL=fH
z<h<U4rG8qq=YJJaUP>5Zm2G+B>z^l{zeCsyGJo=tR#jOoPL`i8P8Rs%=gxFlK6rd2
zm#GLFi_;@H!p^2sI+Rc{JH^=Ir{d)!ckSXUwfn=M{@hAipxB85%^<nz$urp5ffAL-
zkUdK5q4`3<lMNYRu_FLzcWWcXn9~$J5XG<RV$gxL-S#cbr44Br5%V99Oh2A;W#E#V
zUz`$o&{XCq)ZE5OC$n)f4e>RzZZn(hh^;5r{J$QUlcHgexiVTnPa}B8`ITNI@(24H
z-$WY<SDFYsbML^`0t!@0F}J<Z;GK78*$o;`n*XQcfI{H?d+=fOhH??HiX=cP&^RZ{
ztr|PD1=<E^p(rx@yubq|m|uZZCe8&xUS$%B)it#lsL4VlQz>HFj|skYWZ8RMM`C>N
zB>VRN%f`)y@@w*$#0%~ZoBi!XQ8cx6vP}>s0&xmrUevGX6rN#AI1+QcT{}8PY67*w
zDb3}c69lU<3wP?`=FcM^T&V>+BA2d)_>k)y3`Bp~C>zu_OmQ9I4Z%Ik5O;CL4TqS@
zw9v=U5<lnVEjW?w(EVo%%y-|udFaBnf$6kQe<b<h!y}!od(*#=n!xFn|A+0N_%sek
zE)!<F_WQ@8Nxpc*xXqa5{6ak<ER3=E`G0+gq^6s$XpIzX)UYJC+9c}X^wG)5!L(qo
zaK0kM*`ET!S~w)XfYa20gyyJhjDw!%TK%^QJ8HpIh{AEP5lCR8Z%$hekgc+C>Sgd5
zeunO-ghasMs%0A1$a7Xf+LLtC84~8aede{mF<{L>T;4K<nb>W=SW&AaE`>rsQI$4s
zNQLO!xX8)Z+atwH(bw(3amW{))ztjPbojQfo>D&udl~l8&(~OrIdshSbCcT&po?m#
zXMLlw6vjQsB*Svnuh+BbC1@^%+chWKPZ-bYX={&;WFfcI;b{@h4M$>)cEPVpq#x&|
z(?ptPniJA{MRhU=?Tsu8Jb~s>wis2c$F-)nU3)wbR$n*XMWxJjdFGNX##^o8V6`M!
zl=Kbj3|@4kNX9Vp$>tzG(a{K<9pYe@DZb2nz8<i7a=`T|zMYV_T^Tn1Fp6B-_=~et
z&)0IIN7Lr#v3)M)6n_o?iSiXd+y|{pofSeBSS`ZkYrJxGj%?G22Nrb%1A^WZKItc9
zxu0LNCb}5*7Dn*;(<R_{66ux=);32uaP2ubn#m@3etY_AbpdTG%_OL-wY=o!wh2i6
z8R`l?WPaTS|He1dNX?{}*0!c(3Q>!g)3c<RhqOVH2YO)|A21JxUObAECD2-RpUc`^
z<L?gPew%rPsnG@!!GIyOI&sJsW~|)^r)G_&S)I4lSE*`C_2OjF5ty$PDA^Ad<H=ow
zF;ozF8^OsrbSWrDs|NaS>qge<4SHVKeo9n*oTb5Bzr37=H9?ob-Z&~GTxjjfHoP%9
zI})oZ2>Q}Uq_B>nEi>C0{=DAYP}yP7A*3^L)IIvwBL6szmm=egf#prCvGRraOdN-%
zzR$!0*{ijmeer%EiSCAr%+*$$vZXJZ5Az1d>NVr6l5r%e>ax57Qp+}O7>TpFvE7cZ
z|3b=Wk-KPJs2GsHIdz>o8e4ZUq?i(t_42IR^ToGeos{X%-6@oIsEl4o5K}D$&nyae
z>L0U(N{8Li=YzsO+eq&FTErRo4#{-wW1gKAdx}Qiu~it(%~+;%w&b`tkjc>24g}L9
z)Ajq`Rw!rM3AvQQ{i#l5nmB=l=>7{y!rFCd<K{1<n5dJc({^6f83TiPJsr3YmoM39
zGD{W{r9{IK65&hfRY^|@kFKDSX-hmK>y+j`-D%w`kX)RV(GR~V@K<3!@;C?8g;;q_
z>mACs4WtKM(E!U_nDXFFs!HT)6A^pw<Ct=J8`aXhV5zrolnFZ=_lq@^=8;y2Ge6e>
zuRf-8V<HTX>$~c1bvMN0a}Ne1YQuAT_i~B$o4O>#Gi6+B2atdsNH;%$Co^wHWucpH
za<Wr)AgmPZzAwT4@ce}Z_1M{<V|OR6H`gdvQ9`XS&kAcTnL1zGPjNds+Zr}?5mOYT
zHR1ZrA{LjEJH5thX75A!nK}5eT>s|L4Tbk2*TfrcMLv)(sgJ14I2&pN(JKU9GTrCU
zyXkKqHA0t5sz^v4XH#+@D2~2z>tW&iQZcf+aapcOJU^HGk~kgJA@$)5TkxXXyvbt)
z;F0WhF(9zx?S5E7KdwaS)sGrTojop8c?wTVjlx0Hz5Usny>@*^U3XIp|58hmjktrt
zptS)f&JCdEzFaa_yK^(fA+3*wK3I%rt$<9sQ8Tu@GvppfnEPLH&VP!18MKiQAQh(b
z{S3)b(LMz|dTZSF%!&;nT{TkMWj1<*_0#p+frT=Ua8CbXn2!D6w!M2<q+Pqz1(uxU
zQ7sN+LAU?8fBE;hV9P!LU_B(bwP)y%yT@ZlGulFW1y)K>s>xpvXU#DS!J7`Z)G<5N
zD)zn-PqT0%0RV{benj(9{{uPMr7a*0fcoPa5C^63K-_J*H7XKBhnSAHR%ZY(9oj*>
z>lP&h_M+)2_WaSpk}WfU5uqIYwYth|RlfceqxAW~(o5vS@>Mit*y9%OdRR5_MAk&#
zRd4MG*CIX#W0V!j+zT?hCgN9gr;V{q>yM&8!=RPNd)A~EImJuTR^)bXer+D4JV`2g
ziGxg0b@n2u&F$VY_<<+syo3{?OlZyFo`HqYkwUtomE>CCW;wiw@h$d4p|feNT*Hwe
zyZZV{6jSsUZ}U}AJOc?KL%cAGXF409M(HX#bve~`Cw0iZhRH|TBFG5WAOKHFEWax2
zlFm1OpK#!u{)+iq+y={Oi>x6xeN*>zfhCE?2Z4B<x4kQjE=$iC+OcHUC-TPC7j);0
z6j@oY*F<M&Tm_L9e%e1VLD~w-tqlWDEM^AZ*U}#_gEe&@1S#Pq3vkl{MF-GFhe8EE
zf;y<>#QGLF35mMri8L~7wMGbI6?e7u$xh049Z$do8*i`0qFUVBMr2{82Uw|917*fk
z%HVxjP}WP#DUMRB_+hgc4p8?4rJ}=Xv|oyA`0|35f{n^c89R;gFvwfZx^sGD4o*gD
za)&r+xdcer-_HM&xfnL*4qAQe9(URKe1}wjtUH&cximn7YL)~KC!X&ahEyMM8YRx-
z{Ba?pBB>jm%#SOlyrFgnSo?MOi*IDDNDr_!<p^N&ZBj4Rx3bV+qR4fvx$c*pB~H0k
z@~9aJW~li|f{h>XjF|WWe+0%nS&wj-O0zTs)y;}_u+VlG(i!b5ifRl$4A8ZjN9YYz
zKlM(g64VH*`U$6hvZpMc=Oel-I#_W+SZ8;$bN$NF=uYC>73lpqmoV<pIhN`*WTjxx
zv673EI(|U&GyAoIf-sKmM4$nJW_x&k$z3+?{s<2Z0v)GKGJ7NSiS=CsW@Zw}+Q~B4
z`{UdUg4zbecz)lQ+N9mNjqu@S;v}~Yolj~ms)oGO^|P&*ZlvWk<(0)6;o$UA`5fKd
zhOH1PU3nY&L<#0Mn1yt)hEo0Ss_oi(m&qLl`Hm`*b_y1kdQ``3YVTccOPwj%5Wy8I
zke2aR$NjP^w~zBzkC$i$fS`)@3o=Ygv}3y)9qCe;)V-oZ7pbwa>bSY~BHRXjmh#3x
zhov&xapv6@#Q7$SDk23QTq}q%PDztO_1uc>HWDk%-^V_e%b__3b0}iYUaXrRKr%@q
zC_O3w5Ei<Xmcx@&t%)+#!{?5VyUGL$>IcNAtP@-l8uI{{kQM-temx`X#d`@hnuu!r
zbrZB%wz7vMp*ohT&<G2ayRc#SKD-r^SIOVS*^M5yc?bHfNBALg$iI?etkYA66P#-~
zg~Zod39Urvt4HyF9_v%Qv-(k;bZZVMR2G?Zcv#q~Tc7}#Vd*YI>Oh@QXAq#MK3KA-
zEejUHvku_)qb(-DrZwJT<zI~kO7Xq&S1thMhG^+VVIpBonCDXcsx!AOe~&0dc=-5!
zj=r<{{g#L~H5wl6V;FUsF=AYOagfcZjYmzdRk?F|-<xdJ96?UB#}aYlnq8ouD&H@g
ztl#}=!j?o9GfziG<Q`T3w{{Eb56_;cwe!XdRYyPX^r8WM^5E^IUq&KgxGl|owv6<`
zPe4m&6@E?Nl6iBI3aEK<D;M;i+%@7g+zkvq-Xs&2@4Dnw&E+}Xm8Xm2|MeprLseGT
zkASK@lei+%dEwoKun36wpn`OkJGuJgRfkJV1Xg20+uRUy5`r+i9CYbRTRkF`N?&ks
zrfM{|IDla30GV2A3im{~CU&hviFLoThWgd+E#Zi--D`DLX#-KK_5NsWpuGJr334Ve
z1HXheCC?K_B$7M|v$2Dlic{!WSlozSE3h%g&bUK61P-I7RCh8+9)>F+f$)q~`7^(I
z@`SHERiBWknkzl=rCQg#u$X@iyC*W{!J-a{*Q;x(-X!7BY|v7E*`m8Z$_Ri}gp*c$
zsWlL|l$sLKaLU%7lid8SX=-b$k@V6VN?b27oP{-{eyUxw^T0E~70KJdD_|Q$Zf~h)
zQdys(=VZm);k|`h`kB|}S0Td&3B}<1)DQ6ofR)~rZEUKmI))wntwDU~T649iHPZB!
zH7U=hLJNVyEL<Bu?_oviVIplsKWkr1j2T21heSTEYtcd1&@xiS>fFmh-_%?`dKfrB
zwx8ti3PFX8U7nR-%Qx4}N3IpZW<I>%LIiqv#iQwIZH1>T>s*bGNoi&eVWF)g<9!lJ
zcTDUbpW<Byl-)5A1z(+OtwdK{xtm{i-__}<e|2Lh1iuo)v2UNOOUU8%NqErByS6qb
z>tk-ba|V}(6m+gW;*Bg962+==urW!BpFdjVIMkq>i^`=<+kz^A(t=kGgyc;f2q06A
zk{0CxZP*JZxL$TA|2*$<uas#(JPq)0A_oJ{^E~JqcHhD0xDwsQ?|`7}=b#ujnJ{e!
zk7sb6ed46%r005#+}5KPhI4V&^oM2653PzVk_-cYa^lM6b&4lLI5&xqGFs58B9?PW
zf1_3-#L^D6Po_{^;O%Ulfm;PJlcRk%f%GpC4g}R#*6a+nr;^w~Z%#Vch6+pPRAzXu
z^&YKPC|s6OJpxD{2yg^Fg05jG&DOW?qCqL1pikB@@p_4_f;4W?bYBgESzJgVTl#(d
z_?y5{5dKPV?uqs2E|YDUO+|hZVTeQK0j?m0pY1Xq%3CC-POkqs>F{SYA4+TQT!odp
zC}{*x2w&TLnz~8Mc4T>T@IK%zU69UK3+jUp#T{w*{y!PQx|J#VDT4DTE~1V>7rY;I
z>N22@My1mVgW?Qw-qsyz7t(^fVZ>Z_Iwb)0nv~1)%j|x`>rw7c!4z^bciDEX{xN`*
zm(@FxZ}DyL4-VQQn8QS!o(19DJd<|Z7|bD6VQ@_h(rX|=C%gIX@&4PAN|iRO+G-_P
zCV{_@47eU@4?|c)%c0<@-t;t)w=p}sWex?!AWdkFBG21-J6To|jhHv7;*1&-;RGm1
z9Z}2{o!}FuJ(9hPe-d^|t&Z$$%B)9riR`Rw3Z=;}Zv*%(68Vl8RO_c{zj!dUqrU5N
z$^e1IVX}9$Yi3m~NgqaxJ=Vq!&0wH(#C<Y`KQo?zrW!R$d<5=n%7k}o|J`BhGBS|R
zGz3pXHd6vUL4k`T+|ELHzqhDMa}iC_183TX4|PV}mrjFOIrK3&$jy+`hGmsqLa6nl
zRhx;4t77BNE?L8$=SP~(3tGw}KqqydQo}jz8R?SulwQg2EpumdA0-N5#-ZASvCiR7
ztVK~b$Ii>7X4jNuE#$A3lasS$S#udjJuIB9-36o2_!$V;)c3h<$b_kWc|yN(zuu&L
zc|0z_#pIt8%S`}dbsF{yj}jccs_3Y(;%#tE&a>)PpRC0?z^eNG?klOOcbts)Y>s2p
zi#Tm0=8)r{hiI#{dnF_EUDd@ar6pObbHadK`F`gH>}MVpEVu2HCw&EJtWwsZ1oPXo
zN#S=atC4DIO_j%W*}46X7s8X@e2{^Y$Cg$<F7@{_5&0PBM}EfU1vWUitSxY0VFT}h
z?xzGXGV%9RUL}7L5+vQb4Di58gD$^|?NH~u?u(3Z%O9!4Z%nV}wv$JgkwSc_Y<L#d
z1t4e#aZ<B3E6;d2P5EEWs8RF^Et9S_krc?5x_i{RPH|&cI`8$bkDl{u%N-TK$ZO=t
zJnynfGGyNK)AIKP{OXqtX&(b=P3emG`;c{S*6z)6*>@7((y1zxmgarye@#N-N}Kjb
z@}T78&eH>&@)6h#ZyuVWHGh+jhcz?n*Bx*9*RseR7>ZMt6qed|Uv4E-Y^q11yMCg^
zDHD~bZ)&`9Sh+suO_VR9tA2A5As7vju1)nnC1?|J;qIH=ZeeU4XK|rmVj<iEc<op!
zD|IcfL>gAzn`IIinQ5N!6%XS1?lF8-M8lIyK?=bx&ZRp(2tuRotCItLXCdqs1-~06
z^;A^wn<^T=u+O6%JwyCS^iXfMToCgkC}~ix);pTHIy<pBC;v2ya^``%M`fKk-biDg
z5R#io`JF7`64nP!5E)DhOZs1TTUaL%XM4JtSl$*{+TN7M3v;_~l?n3F6B2$x&|HH*
zz5ftZ6jwlJA<Qh*yhA@y;td=ONXn8#djQ|;>8N{BXS}5^{V-SE$l)jGgso&{>uHWQ
zU`TVW>o7ivyO$ofGpi*43&L^xCg?;WA0u5<KKS)Hb7K9;EL}{D5M<W-*W*NExn)z7
z4Ca(8*lHwNd#A{=x|T`Eo>#cAxdkjt@0(^YryV=?a$5052*bE$Yvh@a$ZFT6e$>N8
z88?}idp@Mrvd@~&`&U>89&a)a9uCt&!+1C7`XT(heyP)rZ6e*EuI!@Xxxvol@ln_)
zz11P_akVHjG4cArbu{gx`0_*k)-a<Jlu7Wu!G!1;aY+b*bTCV~SR7nBKet!(5$o`K
z%t8}}PoXSb#;0*ilqL4BJnS|_5MzssrPW|?Wo=|T`UCEQvgqZ2`axDj#rZv0A+>Yy
z&7||A!bORdudEOQ9#MhaoeEWcipPhp!9o<bTKx09aZgA}d^r#anZb9o_w_VhV;rw*
z>LL!jlFa9eImi68Gy0w$=v#EMk!`!(q%ESv8;(IblhH3a7Y6$z*Yz?g^H+K0)}lmq
z<COVOTX;un_qv*=&cs)40j{mYk6ywQy2e=VZ|>2_OsJ6w$w^2QOU|Z|T{ZF6sc{d`
zzkm!Kr%di<5`f>gDA*S8n}Dzgs^VV1JDC-XW^+AA9p~X(BH7dbV)UFL(YcY77W|9v
zCiCJ$>#fYG_YzloYwz4c#UPnetD8@K-Z6Fy*I!7_+!++7P#mm1)8q1rbxY&A`pLyx
zEM_04e`gS~pvDh7eR5d(ZQ8o70Vcwpq_0!nL}zBilE<-ccV^cV5vq`3_fE?LPCP5i
z)Kmg`DC}Zs(1&~ZMxP6V<Po_^DHEj}I{{d%H@mBSeMbjm89E=A8lAnQIz`k|Wj-<3
zy>!xRp`2)~E3;^f!eJeQyC38(WeO8Ta}qBTVnxA_D6hyxT36oJjYAFumB%YE77X;^
zHZ~`y)jE#0pD@wZf?_8)d^NwjtdaN<H)so~<;~7o^HR-W6ff!;?ihibD4M^37{A<S
zI%toh*3GVn3*Mx6{QyoTqp53KeaO_!-h&|&>QwlzY@x4BR>j)ZDfW|hTsOY4g@zc!
ztct6$95OSw*Hw(aN^sk>OgK1DNu%!~8!YZ46#vmCCf<(H-L$Jkpz7<LMDE;n3d^*+
zY2qPQl1ejD@r!p(8~JO2cQz6B9FnDR4`uf@n>aGid!y{htC}u>))0{?u+vJS9ga><
ziSSB`_}h149CXyrdpHCdphk&}T8>qmKe)cIzANWgZ0Dm&cZYXTfZ9{i^V;>?gUu0?
zv5a~)sA&hy^_pm0UQ#3pI#t2QK+2h<LJo>hO8NVY?rrIJ%h&C8@!2e)`;b$_fBNK^
z*z627B1|5T0|F)jYloJ%U4)mkJZV*aL0%3vswDx7d%BYHK2d>A_N8fM0y@qxr}Lgv
z{2H%a9S-i!PHqz+Mo}b`(w%3^{yJ)+BTQ@a!;|%oDKOEXo2d{XiQ+r4(H|4edrJot
zx>kfw$_Y{|u^@~?S>y@39DJ+!EyoMLtjA_`jTUyHJfzNcwE9fW;a<9JK_8x4ane#g
z=td!{+K#CD#NUyDBU=gTbr13u9;}ywfVg(_EId5CnPYPEWPD~`p4bh_*3_XaDEo8W
z?ect2-@FuVw;KL58=AN&bHLrDO~XX_j?Lycs|uN+fDXqKeq{j08mj!73nKC?OWk3I
z`;IL(!xP-~vgef(*X<UFf09Y}G0pB0-e`rERvcjl%r3(9<0QxxX;FzLuV1R;fgfpc
z+jXBp&({?I^&XtQ&8Ya*1NjF$Z7w6cZTUQ9HxT_oY0P4Ho=ZgenKx5{L$fm3x6|O&
z5=%<q`thw1hWZiGDak2=c%{bM4{=h0BvXUomeV9Eq3yg1<XTkbMLYcnc56eliPX+`
z!<|cIH!}V3+A0mQRqb{1UzEz<x|D^;v1;R2&;jX}OcZ^0FGGR4A_x0le<8i&V5av^
zAcixE@z=dgE5{)=Y1WRD)~vWUXgygfFnS5}VjBT#?hRkC5xa+OKiAHyO*Pup4eEi^
z)Z#tqh$Hw!pB7mAt_06s2^}eenMBBqLuaYYEe9g<64DsZv$ML)<tQ|LlKyG#p)f$!
z1V*N}(bHD6I;hufNIjA>{%Xp6L@Bm}i+xvBdIQ4?g879vrBUwrKyC)MXJFXR<4=Aq
zOcQr%CE(ACMze}6VLH|;rbZl~Pi`E4M~uPtfk?r#^Kt(jF}7Gbj@<whg$IQLYD8d5
zyr6tR@t%qiARk1AlId96)<$MF`&2Q4yz0Zd0M~VsI&Yo7kZ8(lfQU{Fyp7fbRUez3
zg{w^j=eT};IX?RI9BY+V#0-(Qz7kKVTg>={y-iXU+hfpK0JSHxP2{bfe6JlO)C?A_
z42xSS$LL&tZA@<>@BcDZobIg4y?{dNeB;5*==jn019<B}7f^`jvazcuW%K^{Dk-nG
zXrZO*h1KJ}D#pRcih;u=7imXiDlu!~7V2<C&W>vLK)JYXmEp(SgJn&>R?KzKOy2Ti
z#4Lyy*9-etw`8v#Ft@#RU(%jpz@5u4BbD-t9FzHM<N9MOB8{>hAc!F0>wobqi(K-%
z(<;g@$_0@wR?xAPbel36=4V<CRGC^1t-O$&qcg5Fjc`y~T$(y>O)?DJtpK`OO{oFB
zfmQ`?%Ulh}3`g-5#!)Mq!h0KT6&xiSt*+~euyZ3KOk)E)auK#QtHP`+qLoeDb|tzV
zk{cNYiY(sMPkY*5_H^@?<NusW(TrV7J=(|e1xy^2b3Mfy?QpU4MyTML2Cv+aoGWtU
zWJclaXW7x$lzD;fU-g@#x$*lqx3fC$H*|=*otS9t?Zu}D6-)AL{z4jr1QC^N&OJQ-
z>>Iwepr<{;C411sOYWIp8m}*I#r-hd36XSq{Y^@Fu$d>a>5zolEOLRZGsb%4$_Fy%
z7PC7{Rwqkl1^vP}KNztdVy@sucj{;LKs#)l{`n|toNn~h*vkak`k)VAg1(`vlH*3l
z>P=@I#CXqQV6eQR!ci<U0*VW$XLeL6Qx%pY?JrFCV`Vw2s}t4U<eHgJN7<udm4V9v
z&d~Mj&-iLUH)m?&K}%TgU+Ll-&Wh4{H6x2G$nO*tm((Um)-%p+enepGJgB-h5(@h%
zc*bfv3x@Z%hEP&vs(F|-#L3gZ8Qbe`-+SrQQ@z#4?^e^s+kK!=###V$r4Zx~lwM`h
zYKek{hbcWVY+ERFTNsTKPHE2_!qmpZyVWX&y-hzBxielR9vCS>g6Mf=`B8q3aMFdz
zEU(1+(N<7GyoC^I?(OYIMJ?$(DSIy5Rdvbj0^jE=2L0IG*Ijqw4Q*DMnL7Zh^>5-u
z3%ASd&9<5v<B;?;9JXffe0lq(w1~_eJc;W^5|9x>P;flfK}1P)JQZr!q?uTE(Rv(X
z@V?A+bDlSyzMuIq4>HsPiE^!6K!e_cd!t~n6>c}4^uw@q>p|~a!0x&G>`AxkB+FSk
z<}SNsW$sNxne$6?%)E<^Jmv3gX!de|)Tbx?WwcO9@~fIL-;p1)_umZ-xgPYoEN0cr
zyp)cMw+9pTk-OG9JuW-&a}7Z)obiSTpxdr`zzb+iosK5`xXl;wHg`Dh%k*@fC^0gr
zr~EtT2Cp}dJ6m9$te-1fWIh{iy$_|yy$px;httb5F4XFw9~OKjA8^q+yR*C3b3QYd
z1=$(>S~~VlUYy<qBviREh^YsgL*FN^fhnD^y4c^&$i+F`8GEj!{y}1@FEh{+8)w_k
zn=D_OI_OMm(0}cE9Dbb_lbqS7R%dfUsEMj)?H_>+s{P}Onc^-2E;|y=*`6O3n7$bP
zclkVD{Nab_rSwU`cm(5*FeEqv6KzX;+*nT(O2V=r(!WLAv|mI9lqaw~Ef!%^SlY8V
z_|x<5AQ{-`8(N4<E1phs@j$m-Vy-|SZ4tIx#2Q0pO5-l0u3+GVHdA6%(To)#i(An=
zhL<@t5&y22v7_~YxqGTO1VNcNNwg`BYrNcL-xeZqGcmT|sDJD7N~>mLesl9GeMP$>
zWqwJf4<DRX+{M}Ddb4%Br<cO^^-TB^BW1TrP=<*HjfZQG%q~xSN-y-vd_}wLi?q@y
zS^wK)N~w9LrE<=ru%8nx&u5+{?uoTz{Bl=&Tf{$*lVCH`cN!JYc+Jjvsh&r)aBxL_
z*&(eNFDzkvZg;yqQt1i3KLd5FRbHj%NZXj&*`G=aW~Q+x^)o~#hYCvj)^APvA45A8
zk+i0M04as0tP}-s>)4SmRV0;4ehbqGR4M!XYjYOdaO~WGSEW7!gKXONmEY?7DE)+z
zIrI|nl2lWO+7%C=79UdF!`hFuWGSeU)VhFj-d1e!K<MMwSQ$8wLFSB`+xFt{gBa>l
z61wQ3y~XGvm7+4zlC3N+kM6aQg`xw!e>^HOaH91n$B?y!;3^VKYX~p7&#<yNR)aHl
zy{)k%MsGbId}By*m1KEQhE@vSkm`61>#HzI@L&0QFz&o=k~D7h7ZQAXUZjd`-J)in
zvJB{3Ls|qb)V5mX^zp)~jIDc_Xxtc`)m!m0T;?j%H!%P-Q?|ycp2@EfLs_~^Ubz=l
z5S^zz_JG+G3%zKm+<*9_{w}x3@Op?{nJUQ>td^~ORjbwi;o_YBSp4oxU<aTRtG;Br
zQ%H`mt9cgX=CbY?1q8pLWhHj_+eAzU*j1l2p38L1KdMz?S5l^s9<7xA)%q-SUAaoe
zt<tzlEus74!JwJZ9qC9x;-<WOf2tAtCLIz-CtS&c7IC+|{<B~5HJf^1>hp$Ip86~=
z5OkG2bYHtPMox%51F+}^Dre_<g*$#QnyMZiUOhus1$BQq#tCl{bYcP0@1{cRlA*C_
zN5-Cosyvr;PB&wpTPWR=I;J$C4{yd5EZfbhY&){i#n^dHkIwnIe3U{u50co{F43Vy
zP}<gIH#ei_P0TiQ&u)rE(?{Z+P`0Re^VE#OL|&L_-hTdBvp;M4+5dj+;O171Ybl75
z1QLbIg|{F}mdN%dWa|tCo1JOtj+yP5hjr#m8uJl6Wkz&AKI0p>l0|sy68%=<;3^Tn
zdy&9AA-IN+);{FuL^-RQHYz7<C(E)Rm_OSGA(K6l@D=k(4^6#b^cP>^1bPkm`tX+H
zUdBG0!-%L%{Y=jdTOpz~J8W4m-VhhUl)2C!5poK_LWnkE6k}}BXM|K3T5=k10I&w-
zD1<xBZrf8ivPmAaVne7mQ}yO&aW{G@q>*Zh9Dl4<<v2PD;saKQvMSH2ZoCehleb4^
zU6dv1Cf+(dE4TOs#y)@Tatmz1#fQw{!D@7gaALc(03_jhV$opXJ-rSvhI6Eyo{xAz
z%7mF%8RoNWM<PqwVSBz#US)LD{SD^UO{0WX6(_Bvro{ACwX$&C(N|EN)$uZ2!iCx|
zYv>eS7v*FfnS@-CA~N{Wk+ttSu2T(irqOMsU;T}uPprb9!!4dCR)4sEhFK3kPP=Pz
zSZq|rbf<lPysw&<-kN6S@Y2h#{Aa`(xkE&zr+z(?;raYs-EFt$>1dzm*UbY2Tc?1d
zGHXe;&DXqV!SCHWd}NKB!jA4l0hA#29<DcZ$A+V$S}q<Y_GOLM$(S5JY%f_OnE0{q
zlM0ckhZmN*$@PiD{pN0585ZB4x)^;Rq76LHnO$MF;yV%9Gy2KTtTxG(3RKz<%yOe2
zVbIZBqS+tM3E$RtAG%@JQwGEC8CD0!c2k^5yAl&!YYy-R41SXEVRMdvMM6^c@7Rtn
zC5{i~i4v=1>Gx%!gR#Bq5ro|)jv%nnD2vPBt1abb^uBZ+LVa69$0v7UIkU?vhm8EJ
z2Qzmuj=+>|*wK7hWFDp&)4jdboLG5sm~BC}WZC;HcRkbkG<7M=Gb4|?{<tfgE0pSU
zi?PML?20&gM8sqo7|r?n;Q^iAZDKGF7MCg`jXwD@B~R4C-Uwunqgy`c$CwRuZDgv`
z8<`jQyAIMk*uhmwcJTKB6T6o8W8G$mqz*PF6D}R1&u#J;7WB%Z)D+#VdxJ)Sz#@?3
zjGyU+7DS-V#$~qf89VYF?HRVJv!40zAn5f<FmyCkNfk$4FG|02UmrPd5;`lA^iB_)
zo``N2Z8|Nni}2)J<j~h%lmOK@_BT2ab}!7`J6&r=fC;@>FQ1acA#mdz5^@C9*A6qB
zGPAmyU6K|_M%c>MgSX^rUelnMRH4}9WMQ&Pu?vt6*&(^>ci`Vr&OaiFAg{Cc+7kA;
zxgEXuPSix#OzgNyG^;SE97g%#lONfR)&M$Pj_=X^(L<dzi3qd14vjSa0{<r_4O4!7
zH=#3;317D07J`VM;OdD8o!g;qUvM*=>q>;&U6Vcn>osxC5o)f9?3vIB-?sbRpy0Bg
z{4s`!P%C~w{Z&oL;xDD}?98|iB-2efR<|Wx>`FKro%G!ucEo!3wfVy+)=@-TVG0ua
z9$TV8UhjF1+gf|V_%722tHkDgl$hj1U?I9pOpB$$ky=0vAGwqMDtz^d4whnv^UeRG
z*6c_RibofD+6lI&*KjMYkm;K$I8n&gI(8DC(A<}P=vzacX1@AfQ?(=Vd*4I><<x1f
zXPKvnjMq3FZ~~bNnG8xDN^`zPboZBZ<{rz~_g-hfse$bMULGzm)oDkW32uJ>GGSPz
zKm>-2;<8reY3|s<e#{!b+Sm_Dmn_HA*6JT%Mce4*<41=H3tQcrVrb2$i)buZx6fz<
zS0&sfm+&;^h^1~!e4gOF_TXiXTuk>ILl1>;SWwMgnD)Fh8~pi5St)laqw`qvC+*i-
zP?E{DYL(w(Pu%$UqZ{=pD%7(?ofdeZ;rsocUD{|*n%l@N_BtuMQ31hHs(EriuOPu^
z%c<BsN#gJ3%13HY3}Vy-`o$|@kq@$)O_!Qi5F?e0sdi7(r7YzI1^M+l4y6GL<P71O
z6qxxjNIDF$czCh9Ih~J3!&42tgd)SosM0;rzW&g*tYg>Rx!56nm!}chZ=9Bv(G;gh
z)HX6<Xa|>k_-K8)v|!}1UU?^uNW2v+f}nY^N1UKU{!EZ^W4Co(#u?+D@fJZWRD@9{
z+jeO3R`oo8XR#^fX@ef;P78$o27~sLyjOO1tHP?YH>1Z^)tyv{zZj(l17w771K}rU
z*_ywmE-kQ?x!tbN>2*E3^cSVQ{t?GmRYO!>dYC;4Ea6<%3eOB#<PV!J6*%V4bZv87
z%RJhmy7%<D<3K1CPC4w6URg%?Pq7Zs+xmV6<DmS7#3WK6ZoS9s$$oJzAf9UY<|+qd
zLB9|jXagu;w!Ms~DSC@(;jmKe5N)U1LCJ@hkGrng#@ZkQvr`8lBEY3XK3={A+b#IV
zhS4j9D_(+Ty#3Fk<m1zaywdQ*;I+;WAtlnJMx{*NR2*|n&pypFAyq1ps|RUFf-{4A
z#OJy9IA0wyWZ_g|(t!F3(DQwNt=2|ff>Mot;boL02jebLnwb-v`(Qk(c)M?xMB6xk
z<4MjQ#PCdOmGW1CY)!=RQHL`29_THRR8QB+yM_9QI;Q{;Q=pBHlOf$z8Cj0_ilFS_
zp$h!_NtYZ7x!K2>UTUZ4$+|o7;|j3}1r`vQ)qaHhcmC5y`%YtX*IKdw#1CV8k;;ln
zrdr;E?nC)XI3D^q;z|V`5YqZ$ZvW!Ca-)LH1=0lPslLi9n%;E;|5C|O1erpRXrvaS
zBcinZoCZCyGXcN}&f-pyXG$7wm+7g3;{ZzNqqe>+VUU*gXlZRKVa@o#=;}f!JsEB6
zJZ_Ju+%lU8j%5;Q?$lEU2RqBPjk<6uT2m5Cr*3akL{28Uj#qEnwRP)Cdt$S2CdVm7
zg}2t|8{64Ag<u=m0S{Rk@HZGaTSY!7EqawIf*aS$rNB~QvUpu~Lu$WzEsk?&9_Mtn
znYP{V>4=ahYJF`@lwPRpM<<Tg@eC~v*PdE(NGg6vlmXGDAFX!&UMg^wm%!MhDl~hI
zr<KHjX7C~OHsbpNd8ay?Z`OMBY1mmLbEhs^5k{|7v6u$W(Gu$*Y@7cfp~R(NW}&!j
zBCn~h4E8=Yxb2*T0yO9%8YrM%xTV<IP?wPDcEr9*bPEItQI?x+lM8&J&8Q_~GpD|2
zNnd>#Ep?@5KSDT+4BHu!Hkdhzgw_w+mQC-3L5ZoW`OU%|@B&MeSr5Ts8M;qK7riKt
zVepUV<)`hyR0|3JNJr?rIf1-muzIjx;BZazkK?>6DUIR^<Bp<Jmn7Cu0oXP#ygt*j
zyi`sdY#l+bDHAql_N261Q4S;Zxvs65qK)fTjjgL{(}vv^(5;){?wyyVd#wT;tbF{B
zg8F+&oCyavkt3Gzu+d~X^$?=|XQH@5V@tZL7cv(ZUrb1RusH*y>r0KW@0f<2voVvb
zFQ*)OH=pW%qp0KwjKH+GTMb_}KY~mpU5m7Res`&nncUCYB?ygr6)0|^5G2b{g~|7m
z+~?>t43_6@>~8@x@KUI+`!F5e+m8!pnhRYA#~M}<lr_oLG15pbv_A90T5L7)%qiO@
zHH6t#?$$ZXOI0)>$B3WzwB_s(OXuX7ub<<X>sS|D5jSi_ov|=WMyuQ^&n6nAehd&Z
zyH2v7=R7$UoFdI6UVa#lX-RP8s!Y~Gzl3$8M68jl-Fa#b#U7_hRZo`N9vU4aMmP3C
zV%ceX&*6Lrqm5s=d;}DE_i@Z0)lAc#xMDR*Q~P?4zytDrgs0ye*j>G}KAnKH;&X~2
zG~-LR!;8A@sY5UgKE*J<T7+#CG@F8q@V&Y7ZJxT&uQi!Z?O)Rht;oVrVt2G}puaFM
zmY$QPg6gWr^dDagS5U7}z2+wt_P8utKwc>TFu}H)6XoR};|Fx|P16uj=qQ-Z)Wd83
z(ai%3H?Ak2*+M;a*f@j1Ukw>2a-wW--aBBbnrKQ|No>UwjQN3YCT83PS4HAiNy=%`
zz@K`bV~ULMJ!<1yPIF3gFc?sgewGl-6)8JJAVyM7+hv3Wsd)Z|#gb->6?Y~@hMKAg
zoumiF)8SkMa$koBg)us^MuILciRdl8`t*S&aA8dvdG6Nj2U?>|$uUy2L4hJN4Ea)g
z6gylvMB4&qRTBA2A+T7XHVi^cbcdbTZ7fGasw?S_=Ed{MCHm<~<3-v(VhE_?Cqjj#
zp=Fwgq%SMS-bJge7#;mCAZixt{uYXeJU#!OUBThPkMy^NvM}L{zWe6_2}!MVWphQl
z|Gae;T6@+d=f!Z7U9o)6wyz$n4U5XfTz?=~PaFnLCH*zsYM6ja(+Ed5@%JCbtbBlC
z0txz3#pCkrRt&aUses!qfrJhy<CP`Gb#jEW>h)Ty0z!UQy=YJO$C++p^xTjUipc5k
z9q+0lLx;UQYl7qGlQi1kz8GaCoN}BEU6al6V46)1g1Wb-p1j#x6}29T&BwvB@+CS#
z!mg7~3N9OGzMuD)Us8ok7Rn!+fSJT88#*KW{6=D)o%U`WIo)mFv|#HN*BPXY3+K7y
z1U*=k=`GIa&kx$!xnV+|r^(|fki_3FV@oP+a%o!lWJ}4i0Wv-(6w=H06A+Hx>^;ZS
zBx-^rMiS2$Z3`hkPuIfK6~ZcqH*mMr=Ld9h7$3hkVtSWlt`INZV!!s$dUmb>Is15E
zUB)kpKWWR&A}}8-eBNXxy%}@r=L+^B**VhIY7stePOFk;t-vRFQE%BV;Kw;06%yF#
zP`8A-%!Y5c$BV}pja~R%u&V2+Fgm#@^fLl*;8({BDPp#!DTms<Z$?E3?jNa4tL#^P
zShO_^Tl(%al{g~5$>*(cT%`RK1|yp<LgV~KwJ3CUV|J@%dR4VzA#KXNN?@O@%b7^E
zNGvSUbgP*L#uj2GeV-#6ac$Q`7~9J*eA;s%<ohYnE<}VNfhYYHH|k|v`SR8n|IWc^
zCJ!>C6{(K4;ZCl~Tj4l2nol4+E7Xr97QrB_MV{FQg}`ww8}g>>#?Bd885rrF#No-s
zX6}s@9%;L^VhXW1$N3u%b48Fjt3KD7wxGuLG^yln4ZL{udgJ(h{Q~;_5vj~yNR8c6
zDE^JH=egPb8DXm7r<G17v<(VpW8C%igqvokJ@d4uBA-3i_&eqQnQG~R|1vOHq;IN2
zApeDAElt!9wZCq#!AbLnMy#C`t{y`>QeA7_TJL*9Opp!C7#KE;eJ{YcXPs1P*=zyT
z*V~kfKd!Rimeay|4>w$&|Cz)<i0<Qjy>uOxWX%?m8S0yEc(#qrZ-OmzM#6Vi9>08f
zvCb>75!~njTzEgm(%=rhj*VGP3jlwKP@e!mj`I`m4@Nwv?K}8oB|A&fC$o!pJe|Ib
zbCZEAXzg_hp2(cHak~n~NmY;?Nj*wPIC&!6R)KkZ)E>JU-t2gCq!uGha8`$quW^#m
zfH}nvZ%tK<mdh?zQ0(9tO8l@s={5UWjbv*-kWBmx=b6}zTia%B;<KP@0`**ILp8k#
zleZG72W4ytkV&0YoS%f=q&evSYRnL-qK#OK;yjqF)>^d-BDGYzmHZhi%c|n1)Wq9L
zc^<oR6jYbQ)9bU^-OxC(smc3n>~U6_pCg(qGDXjzt>kh4uc}h9oyGxcEf!ku88|~m
z(|En{$3y6=yE40&qtL`6IxR4eu24fFs$owEi=(w$xP?N;xb38`f>zQM>CMJbTe_cy
zCr<0}w~?Q%0R?b*W#EQWryX)((l-LL9~H#&iRPn?3b{$iF7;+S-Z+tBF-dGo=;wU5
z0Y#qM91?K28hQA6cA1pn|1exTe7NRr{)XlozajS2kVw<m1rET$Z;5p8g#S`B84?W4
z*-LATkm`(gG&|{VBlm?UuHb}L2``7}duW*yesq>jL1QNpb-qn=+e$G4>>#-Mx&$3s
z2n`g@{MRgA7fz5bUGHn0(n_=?E4x~9=iBcOm$yb`xZb=7pS@Y2=7IG+GUxNaA>uW>
zPw=_;`H}Q^5nC7p%zkm|C7#j9eI9}Kl6xID*=Zx>JJ!`+L<T6m^(t`1iz_lyLlzmP
z@Lnfut%!CkqxtqzeLq_uiHs=3rHBj^hv-U1^?4EBwl^d=C0=kxe>_<Fxu(;>Sw0x+
z&39@*&%>cp)I1=hlb21>Zh(KU-!gA^@C#xoC{0dFClHriv-e}158t|1MA%|&Q+1<F
z9n?W#P9m1PF;uOG4?Vk_bZ-SGIA8X?$swWJJc${)@xwNX^UXS9va%K@Fs{RP>HVak
z@SQYfmOoUegnh`%HD`LcAlI6Ex3!0VuiL#~8*cOucj4~56Hx&u5e$=G=?sig-M{0X
zN<Nv*^>GA+CAEQ{JNHtYEf~-5f03$(G0FTSQ|Cpdh^FA2Y(`&6j0I<3y_@XTP?!JW
zW)mjPL{bwVtriEC(_kFSmQo^kky<@g_ZQL+ato$-{SoVKm4EvBkhfNej=RJvOGcjS
z081@1Pr&jkSxqTa{hJ#fR8L7$_mFl0=}-l9ts1?+M}2sm%JqD-w6n0viI-0wPFJi7
zOm(Zi<s2S<x)SV~wFqOgErXoZYx&us8Aidnq!}n0Zl<(!8l(dAEa99xu7nq5yi0Fc
zIS=-QgRImwo#&5abv&Y;$$H%a?TT~=|GVqVWROMXdGrI~!Ff2DW~}qA)#`WD|7vH1
z7ZnhOE-oq4Q}`n+`@cU#<t`eZ%z9$}x1^QwuNn$bm9Wj##p5}6mQ`#w9Zz*%Ud%ip
zi6kGj042DIx%8iHYH+No_5{*+E|YXq^yVx{KgUXf3g`70EkJ$)@0GIRaM6@}w{zPl
zLN3k=?hxax$9fKbA$6!?IriYaCk<t&xRbZ#2Lw`>lI~tMSlr!%mac?>lF-^X_!n6|
z7(Uqy$Xd-EJqXK~A06x|U#}H`m+OFRRcP+RLd}qOq_jxu43z3l5}^El;RU2YGRwRG
zND_4E&NKQ-!Wn*jGu3+R<pVsw5SgkQ>lHM257(+LX;j9U<sE?*BvE)&pu0+HgM<Oy
zf5(9Lw-IX5u3_M=EHLOL$u&>JNo4Kf1*fXjXM%ooS4|DL&bB+W5erR;1N>pzWZ(j>
zd-;H4*Lro1WcaWM6i71!k{&Q@MX$mnr`~+~Xgn@P5uEz>YiqFmF{*zXwjXQcf6Yue
z*IX3%go5q2QE5>9#|N;1?R3F#3IJ_~`uEH@iI7@xrR$itKw4zhhauA%aicn-9%TAQ
zYPCvF7Gda<b)qX+W1;|+0w}p204Qt9a`3w<(!(-x-N?gI(-847bB#c?`am{X{Ug_t
z1-G};Fb0M&q`g*Xndnwj9?+p{F8YBc29zikM?LQ7nYj;)8qo)Q{`<sG9S84Zo}O2L
zmoEVLP4oxUKbLd9dZDpr+|3z&VbcXZGx*O7`uOs<nNh`Z9RMsUN?Gmxe?8TJl(CNO
z!n(C!RRmD<p0@xn(s>Vy01*9u)-UJ(?R$`J#L$IuKmW%l;13eTM!&ze%Ae2s+hG3n
z2StCI*1yxfzqx_*A71jv>(+DZ!F|{0ilzQ9q}A7C`qdwU1662;cm8)?@punZr|`s*
z8xO}ce;$l@kz-JU9O}Y$M+p2wApP)sf%Cz)_UMjs35?kN(@wH53iPYr5VsYsJB$A9
zgtke)jfE-tkFoyY(PBiun-DA$50VmSFb}|0gk(ixx_RPCa0xDxUurOs)KxGbO?LnO
zxC!`GaEFz{lJ<<@Za>P{&a=*Q!LM{GESE{tIwbx1>&pi;egeN6S<e5b@zvZ(l!&`!
zS-VbN+{6!ZmsSBaG7Ejos&`1e3NBnnzx!ozaO;W}84HGLLtWF9syj<=B9Fkv-p2%4
zbToZRX$dj>9bO5ADQ}gFe$X;hAV3jA+JdWi=R)4O$6Qt9g#C_L@3*lsKkk+e(L)f0
z89p2VEC}gw+5kG}1gp&m{(j<-Uu;jwWqP#I`M((}l7YZREcJJ8JZXg;C^>jt!05L<
zv{>{%8mGWPG72#_&3{=3*bYE|{GY7_Fy{ZT>HguPTAXI1x>q4Gttq2dy4R%DiF&d+
z-+J9Jx=7w78uXP)iS6k9u}^4;+L*A_HWSI$H&3*5#aIu9o(qO947l0nny+hN-)emS
zf7pBLsHnexUw9BClu)`+Nu{KbMkGc=K<QSRVd$<Qq)SjhKuWqLhekSvkcOdKdg!6X
z=i~35bJqEO&w8HoyXT(gk9*hs!^Lu~y%&7;e%F4->qXRgnn~RFm&1CDTW?12i0B2`
z_#dTq21W$8{}bmTLlx6#A&bkP6f}D!{KvawLTXJ+<O;C>=CD83?LSvTk3Sn^3r#U?
zfAr209i$n!({Y(lT2q@drVQb7%p5Dj)yV=meW4#~{hPThq6Ki+cWtY=Uv49h4Z%yb
z@jBBxNu?p0Ec7%Eo(x1F)tq@E0mDPZS?=<{xorYLZicU;#rZSbKof@2Rc{BX)c!BG
zT5^|xk-@&x=&|=zv+)g+S`2>tqDDRZg=(dK%Pqx6<qK|-;*)>ZO)OVe1S_?U&^<}q
zKi0E*>-C=lAyNvO{)Zv?CvN(1%C@&H=uJ=l85Ee#yszXs%m375T<Lu5j~o0?-NCJG
z<Y(<Ol>V%2fneVLObdkOC#Wi$RQDqYgmYw*AIzJiJXW@653M2pVxxWZ&X(OlbAQA2
zVFLbx;>Szp+3Kjhyd;L2`Lu;<Hf4l4qg{pjlaFKHKB})jk;RF+XOj_9O$W8;KRUx4
z>v@Nam#^L|RJfA{E7z-QJbFnED#`{Cf5sa9tK(#voy<7y0sK(gKR!qU_P2Y>{;PEa
zHQzJ?HD`%`F`ncMZUd*G|NQO-;Jjp?+UPP!ulyrG(iU0``J_MU8dg24yu~6$nRTZa
zsm!>=U^<=c6!j_S$4Tkm0-WNE!{9K~{-;tzuF-bi!=J7Maw>&$sx>2~(>ojD(06r9
zQH)mDW&f?-MjFlqw>uJIm>2k`eJ(G|Ze~;Jb#8|7?jOzibmcb8azUG@3j4=@3;*UL
z{)4-V^%|9`%HMu$?E__=dNttJ$8*SZ2I*?Fn4eyFzR95CviR3qGl<>`Q;}0089mpc
z<cD;#{RV}n^`yML5?Y_xI5-wQz^Z7Zq4@c?-zq}|13nBF_^^)Fe@HXk|6){-4SZ$B
z+_nKg5%v%B@}C=CL)yJBLl4G7JOS(V5AidY_ymTmFg(IQl$RlEHvPI#R*Sc+bG+2%
zcXZvKRM24O+Wze;3~p+|S|(2nc~;J~u4rY8g_+0qncey3+vAer48-@eOhm{g{lzAx
zxRS(8#uZ+_76k4?L}rRBfJL?-@Sl(4R?B8S%7(sqaE2ND6M=95e>nBMZ5i0~Kl!Cb
zKp@{O5v|O0M)YStr*tQ636&8OKp|dQ!<M42YZ@(G^}mblto|d?|Fcohzq+2^Ahkc+
zKkn3;nY0ze9sG&MD3t$dWd1`4c6*|RqkL}(UK^xltukNbGbxaXWvReY^#BASSeuZ(
zYowUB1$Tp=r3Cg1ab7rZvHh`|E+(4)!*1q|`-ofT_CVb&-Af7Lk7g88OAPyS1b^j_
zd%pZA%Zx*tzg&ttt6SOB+}bpmzFfnJ{ta?3G3?BGv#+6vA0G^QQt$&i7vz%hSEW<@
zOJM#_JXv_soO(aLq77%x2VR4sz-#R>;C{S13IR{_k2Cqt{jUpfYJn!>m10c)up{-x
zVcHPb@}8H@!$zHNC`?Y-F)%uQJ6?jYA?j02gO}F9--5|Ok4<op(oYGQ#3b5JJtCns
zY%UGsc03vhN+_9x>02Tq%nVl8@c)DHwd;J@<i}drJ+kPRd2BPAdW`Oovo%H>^M+|l
z&oFX(j~u0z;_lBeX}zk$yl+6oZGJ91H(mo!7-)wR9=pL%M8h8(zoS^AjtId{M?=3s
zT5+v;oE0VZw~=&A_`fCx8jZx2;3Q|Yfv`6ai^@(!dPz=0ttP7#>l#3P``+r`_;3F|
z;A;Lmk{X;HsBJ1L5k9MPhna=eP#6DCgCr>x(dWA2PW+Bv%~nN+6e*C1bNwv?$_(!!
z>n&gBOly^58_04qi>wu!Qc#6=7UCHQYy3D}v@o$FW+gwo#`um+3s>c&E7cTKFpa@A
zY@a1WH1E03k9RPxCtoi-@vKDIpY6Q)h0FjdNRW2K3b&>Zwa@dIc)2sPFkJ)usQwBH
z&}U>>zTZYKo<y9+waD^~;v3X(*h#eeiwWCP6*uHtSn+(HO&?21Duw#{<Qa9@_Ohq9
zj+{Jea&*v<29wup$g{9ZGb1K2Yh4O>C61?zP=VsejSu?8(zfpHxq{f3o}^E!J|=Ql
zaa<KD@f)P<Ct?v3RJ4<Usy-d0(rB%%A6pq)YO0C3Ys}ui$Q2pF`lX_s@T<Q!N7;LO
z%AG?GHy|J!-9A*z*WGr~2WLy%59?}j$Hh+O+wknU-7^ShA!^>yerbP?DdN1L6GJ+|
zeKOmKFL)?0H<Q7YQ_1J1`K5MF^cTTSmj$}99lNt3cjB`YUaV^R{;qGaLA(;71?We0
zSW(wNS+*qy{+v@Mv4+$z05A7)=ZGGjggE*Q639h=bI#hqaRDA2?iv8Z<NFc@`xOZ!
zNu-Z@?wm5w;9`cU<u@I1E<dwl1@P^Lz4<`!5FU0s)&e@aJG8_U6FmR+H%K<3k{#^~
zEkzIaxHoL12Xbp6Cz1Up{K@yVq`%}5s}&c~e|)AsMgC=VLw~}RgtW~SsEgyzZ2uH)
z^|t4pKPx#a(!&2(U`j7{2kfqCIP-%>JXTj|P_a|$4r*Y}xkw&h)7#&_%gr^1EWuIc
z#9?%dz0*%He^m7K)-#DoJ?oaIf%e4c#8nmLd2i(qUtYCp{jjmUvt2~^@_V;pGTN3Y
z&WV8T+g2VC!<|xsKl8B_Fzt=s8{sXZT{r#WgMune;aZRS!~FK;$ofR7X<(b>xtBgI
z?xet^(ka|HqrZDGv>HaXHB~HJzLGmpiWJ!Rap~f)=hw~l{7$(Mlc&_TWK@Pu%OPGz
zGl}Me1(~s-Y>V!#+jH*se}eE{kMB_#9#ZD|+TY&%VCPZ{<Bp!_n%^a+sA%teWXbz!
zzSi-eOJG?z&NtKN+0W``J(8+Lec4JKc=4Wic(=w!uQS1`MZ_tlWtjo$xfx>GoVdLw
zSib~swkO(p{@60CH*B`-;t4+cR-93&kz<yjkuKQRId^Nga8Yr&l%vBcK1V@o-aVkX
zSCcX4>~!nR*<(9l24`&)JW_~AKo6j-ur(bqpBSjr?;`(6J^fg9KKM;(yn=$lSYLsl
z3Z%2ar{&(b>z)eFo{!QBO-WaSLM=a-O!;28KcNg#9iGVkAj&1rLj*j@TPjrGqq%(Z
zW>$NubV2;)r7rXpUv%&r>cnUB?Hr~t&sZv+30fhw!-c>SG<lE|ff?E5KAdyyQVCUt
zxw!Tb`L*EpXz10@sevhdN^bTPV!yF<uB7#m(a-|SHv!<*${n=Z?8MMcRMRyM`bjEC
zs%j_`xJ*>Va3rwIhlEA-)!$m%x4^;vQG&JNy#wGAK!o33%Z18?ENW6}H8|_)fB%fX
z%K9p%o^W6QG~~;v`07*VIYtzNJY)|Na!4%uY3<PEYBr*$Feh<vbu-9JOiZ<I1W@eG
z9A0{S>hfb6Z{m{R<ZfK(eTW%_)G<zS1O>7&J^fq<y4Rx9;r?TgW6SaeP@|w$_i3le
zoy(mY>)C<58m9Z!T95WvT5BN1R_WTcx}OojZ+g~-ya=ame}gQrR>ii{F2D;}2b03t
zlq|+DLt(XSR!AkEJdl7X7M-W<CNl%)Pgf$^p|hcFng?NE$Gh#vICQ9fjjyM_AVVjH
zbe%~kw1C{Ci(54uwbmyznK{;ZX!ym{YWYZ0r*%Ndxmnu|e<SQ#@4^>(>_>TnbuA5B
zgi6z0xIX|izEKxyv)o$yP31Ka6!_E83Q_mh_fpipy;>dQG98$0oAFl=Wov%4su74X
z()oqVOTGCXwtRn1d0ljsm-f3Yc2rcvQECPOK%w<>s}&V3hE8O7HLti5oI(^qc!e~a
zz25zTkz*WipxXC`OuBM(XIOgr=2?S13%G3i2#pNv#bNH=CWPs0qsF+claZTq_N#7~
z8W?l@sJ+lU)e1#SK;aIwOy78G%&<xsO3ts>q)NNyX+px?)DALH;yjNP8t@T3lspd;
z@&?<tJZwK6l<XiP+11)=5sI5oH$&2dsS&iXxR+*x_N{Q70&`)VepKV8hqyUkQjQ?0
z#+9?*ZkfWPScX=fsxC}}Ew~g-_AGesp*z%36E#!8`+{a;uGBSj#fZoP7TNX9wIGDk
zUfoyo1Sx|x%ZS`2`{Rq&5tv^5Swd?uFy@IVXE<rF-O4qXMJ~i$)t5aG_~tyMCPvl`
z3v=EXt+x-su%=us8zrsqk{T&)&?(e4)|=lixTDV<@PnFS43d;2EKDSnnCx1l^0C#j
z)+4T0@|g46lCQH7bg3NQczf|qHNacok=LR1)2O4Ln@gK=c(bzJfeNB@Cy?slXUmwT
z@zPv--pSvfEJIC%AI>3Oc#~qWM=jk9nd)F^b9VyH$6J$-C;j(&MY($3i$9hi)sE6c
zTxHy!hg?brKbXYyc~X9{ui<{PFv@@Q{T*!)bBH|Q?DQHVIabt~Ch8#Ybe^f(kA3{x
z<SA#IqbZJ-^ENMG9D+mlS)8e+?L*Gk#*aPa5Ro&fN23zT+346^rr9K-+%%E5L8@lq
z@DNh2if}`Xvc09inGWnB{QTT0do=N4borukq`nkDt}%7ZYnnRc<6I2?Ao!52hB&ma
zrC#_`fw7`(e8CYVbfBWnzRC1Co_Zt2q=)mBz80#c8p#{O?HW#W)W?=NsebQgA>GpS
zmpgNes?5>}_Jp!4Bm`)$`CQc1w!2>N`~)V8C}H5azBSv&hNAF0+5W_%?lFp>AV45~
zUaNy9PxU=^t09A?Ix&a4WilE4wHiv(WOUGDgNL?(GD8A$e^6W&^OqaPGIQ5!Tisft
zOKKjVQ;T-|7>^Hjo3!oVyIVKO%cs?0sS7fEADua?Nd3&7kUJ^jjI8ofem}Hr;6xW8
z+TDb;DpVca`TP-rqX#pjo-;BOYE=w5U!zPvDRz28Ej#u63V}>xJIPt<#yn$k@!eu)
zLYk{j`xd&UuF}F31pO#gy>wr8P1IuKzAFMsX?&kS@m1i^aw!sj1N?2i@7NG8aXG{R
zd|MGWKmQb{?KHmxYBq*bh}P9Lcdy3@)se#KXLJ{@Ug~X=<9~8I2Vi#b%5fsr{)Xl<
zhK6R%q3r?M$WK0|B3dKwW$&}zOXRKqZx^R!Pit95!&c8=m*}4WL+z?2_YB|krjH?B
zG}pC#=GLT<SUR1G&B_`M22pEY^+dr;6Q@i+kKbmaoIM=2EcEjlz`VDp!Ba}#UpeF|
zMHsw{@AgkHf2cr@ssos&BV4?94(L62)oOwUs>bpfAcZ0YM;$*jJ=oc~9DfKUuPox|
zqqA3pGh9o5oi)S+GsZgG?l}~!JWJQ<-+OzEi)13iW6Ty3%Zoq0PHScA%!eB1Z(@uC
zyq6PO3m|Hc#LKk7(yJ}6$mzT+C{tq6%lmY0b04WGpEx)s?CCE6h5a~fAP-yq2e(0I
z@$N~pvJC3yPgij>rIUI+<j@L#s$FRhU$5qC&F^ltGKj|#8-JVJD?EWGt>0MxOqkkm
z9@)`qVU!XdKX9*BvvFJzr13PE(Zl&Or~gpq^ieV@ReS0b!r<ajr1UxqQY67>@Z{Ey
z76ZFSIKF$iy>p(TgKz3kIZ_-`LdU|ng*s9hWvm0dX1}C8&+cmCgeu^HzB;x&D_WpH
zorn88v|gn{sMhWzor{I0nnPfogb;^RQ`|S(8JzS_H<=t91md#~#m{cEubH;jmCfyb
zgEoQw+sg{ritB!MHgawoyviY{6i;@>$y@niW7|QX0={o8;&7{*qJG;ZN3S*92V6e8
zb$>B~$Uyentc~`a#6tx0@MDv=q_=Ra)Pkb;SbW;cJ(f@Jq7PgUi=f{idt{UGulU@q
zD#fPqN3xvE3UV;g&{e#0ia6iponjck*xX};ay*PFG|w+#yRh{4Llg2VnY)_O{OIej
zY}hO^w7;?X4O;TFCCP0q)jmB>)*FsJWsqx6Cv1o`f}^gH(equ+r@NF}4#@$mB<sZ?
zz1H_k>6cDVXKSZUiNr|o7JF8{G%02q+mM*LdwhHz&@}Og?1+$OhWzo?`Nfv@wYYT&
znyeium5Lk8R(lJ<y=pzy8B2fk?Bgz2m%OKb+R{w{53!X1S!#ZB{zHm4Vjn3^q_5YK
zq*+s~OVQHzbo$-xP(-88%K_PLog=Raqd_?Qn!=@7bC=Vo&&$uveoQ&-bz1SFjWnrH
zB)&y=T(0i(_`J5``IpK!yO!%wyfnW-i3tgJ=B2}JwO_|mmlLJeJ&ZTwiTDkI!rRPo
zNCl?v>%j<5niV>p*Edb=X-(-**t51Y1)J$g<eAoxIicLT3+fpY;(2(W5^|P~re^2o
z>N7jh6h%q}=JvI-%kF%41h!QkTa^Gr*?@V)5^pTuxtw!Lg_T)JNmu<mg*w(WD$ff;
zraYnFLX@?`vvFd%u-4&UWC#gv1GG1lK6h6TvE(*lz9;D-W87uD27^=~BM;mtJ4uV?
zE?TTr%9KQDu5vWXLu)Trx0B#4T&V7R;;N!DMDbMmNa@};H8)w>oPjG`RdJ_*&aZC$
zqu1P}9hqp$w%?#>X^Ws2<IDA8?FjsU<&fvgahlh|LfsSrGW-Kh3jC`Ltw|dP=bT<M
zK{K<LW2f%dBw7=zElDbAg2k!c`lHhBLY=rSuRZ(mo_h=*68m~-r(5|wnY8yKMtf_e
z?BSLdBA`&#&G@<~gu^3#obEY)4;)j`AxMdezESMU=DH@-_^6?x8>$Ur?tZuWC-#RV
zm#Bz(`ULhz^#>m=C3j)OT-QP?i^K@XnGOzr?pT|kHjRZeZ{opNY!jYn7i%fT7$t`x
zxOXUjQyNp8GiOs^Us^*|siNf?F05aoj$rNd$D-yd33jf24E2wJ6in2JGZ_E4EZs=(
zhWc8aIR~dNXvR^0F!3{A4Km2fU)oxHHC|@xQkR`5-b*_S@Lsem(0xwsc82>5lyp|m
z+)Ue=Oa_;xtr;;Kc4zrovZV_Nr)+S7b!k@BZR6H!DGe&3YOy5lr#n3^)oN}<98X+`
z2Q6M6V;X5`#SHskt1e@ffeWZ@$FTKuGX95u=$x@1+vhDC<d#RC=Ay9+JmR-61xh<^
zPtIoDc@hdvyI<?_qaEdpo>I-5pVL`Dk9tdrZN5o%weqj6^_Z9y)(Q$@E;^h_qzFPS
zVn|^mXuMr2M$!fV_@h$kVanNzd^=dY{(hx+bbsl{S)j-KLhg17?dZTyv}FMp=Iq<r
z6NmoVSyXPz{V<@kPl690+vGUVL$U}c;opVoa<fiw`55wso?LOdC$6zZiC_h;N1C@W
z2mI91O0zDrF%oY$)JVZ;&_iyKyn{kKC5&9xqE=p2gr})v84$+%S%?-JiF}{(Q9(^|
zQjTc>IB=y}XCpimi7fnC$?jiqv9MisW(AQO%7B{<oVsRus5tMn-MYk!wih6itv~cZ
z!a`gIA;u}Q>Jtwd#@U+mm2fH^dHNa9y`*mIOg4?WF2Q1upJ(qWcF*^4I?x&~aY=Qy
zWZ1}e<O-*Mb@cdtd+sn@uczp<J3&`7Wn-OU3TZ{t6yw#st`z=)anFC{Bq9~4ByP!a
zjuVoSP;}*oo-&X^v9(oLYd8xAI~Miy1Yh>C^cJ-koxR|s%?xuQUhEDzhXJ&(>t#!c
z;lNDvNv$}^J!N{NeD(K+KC=0lN-_En+!cO&$u7sk9XPGxhx94%i&Vq$nzWb5b~YNU
z!QJ(ocQ>5|jlO*25fh_=jnP!g`=R+p!TPD5wh1HnoHSQ2EKQgT4EC5_wv9-TrVLc>
zI6_h;Q@t4$@~r~<l>$GAeb{wi6mDauc@VW{{4yodC6Ko;dwJg2cmhLYec34%U9C6Q
z07J4gq>l|~nGmoev}6c+=$E`06Mp(gjF;8KVtKf~8D}9~FtSFe3IyM+M+$K{h|+%=
zttTO{LT-M*kmy>IS|jtyi<%qdSc~TLEv75)`w#RsVqs^Q9=q?kx5c9~6wsF0I_$yg
zhQ_Z$Cj0iv4j#xSXgukABw@P>GV^zMEv6N_lF(S}Cvqe4;Y9rclXxSy@~VYxM9|l{
zGtrMZVqsAwbdU1Vp)#tA|J!=JrER^%Gf>tm$2Ot2T~e%*-!gQYtD1!Q05nB7Y-WSy
zo!e+4SG)kv($hw&cW)b6Hgg5KO*_4MBH!0EqS65pO%=(}Wzx}&pS~@w&)z<WH-983
z`q1(CDGutX7ciB$RkZbeo6pMapnNy_0VF4SVIuMt&Ctv5QSoS;qgGyaAwDE9pK)@1
z_V~bl=hEnfnnz_Xy2!)cHIj~#d+~i0Jl$&KfCrm|FG-s3&dY8PhWla|q1o~n)=LIN
zCl&var(wE>R=^AjMe{0*<~G$#xTN|D->u*>-7Sme*-Y}rmFQ>b4`B^*1VB1h{JVoo
zZaFE2x=Q)_=@g!@7m{?Et{Ac_O-aa^t|*o4RnJ<~!z(D&tDSKS2dc!)``+Wz-7#e@
zEQ9s<aks>FHV7pj>Y-nbLLV#+>5Xy*n(-8oAH4O)vQ5XMpA3!B?(`atc=){zm6z+i
z%qa}+t*)=eQ%hDdCuT{$)0vNF$3KAUfJ>rS<Pl_C!`z25zd3oUU)=qmsg{KPgU`q-
zM)|uzvB`w~$LN0GU?ztzFL>4^_ipT3%QNEYmp3ea?i!v7PDDO0JzLYztm_>@k*&Aw
z^iXUp&>y-iuuf*z15er2SEEQscg(Qt40hAx7Bia}q0jt2`FErSNRcQgZ4qlr@8H8V
zKxT0FN@{YO{*^1u=&H@kKKG*%8wEpm;UPYMtV^fWcD=#Y5RyP{7lv9yQR%o|Klsj%
z?~!q$PFWw)9k4BKnS3PP)%0!MX}BOelP;Ie*oJJSbBwP7z%Hul<KtTmAz3g>?oTfw
z8NRx$yk{Zuzqsicu8TWHQBjPb#XCRR#1Gng7U?nQS%`4vUQ~qdJ$PWNC3|dXtp%OG
z8#hLQ+q}%lId3zL+!C%(bY@m5Sa`x=DWh>=)Y@c{8uL^WUsB%GnwGenvOZ5wB@aw4
z=2zogB$dCRV4D8y!>qc(D%<L2!Gi*9gv8BU!Nnh3l*Lv@M6ogOC`8TIyc+%Y2r&f^
zcPVz%WNGI70_1R;Z`<pej&fe<SH~BHY`cOlEL3`_*qxs~V7zS%Y=ZtFp|%G|rFHbo
z(%D-Nd(Ni9C1{F2)VKvHhj13NMT`nBZ^9P$t*IRxTA!f!!7Rq4nAYMTw5~{}uf9I&
zWY5!brGQQ?-l{ued7?V(rsD2x4(DXu81O=_rek~^ZZnT{HXI)B9jfy!TDh_QhZ-)J
z{ik-ak3#iilXCvH*h@6KU!Flv-p-@#xh`9R3m%a~G6lqWZ4sja)`N`(B722#33Y1#
z{7pXs0;Skn(iktbdplTfyCKh)@K8Ym`)eR|tO2W^p>+8UhE6|vHr06N5<tBC<%Fb)
zshOR3?mVx0fg4L1A*Ax8@7tZ-fLu*?X>Wc{Z~xtrCQG5Le2>((Be`{<Z^nu1j<(#+
z&whg%V%S8;#1+1m{g6_CHoD(ZpyTou@4(=VSGR_bZCCAxb)6;OBvCXp&wano8O}QJ
zswl#(!2I2h^;q`IddH<y%W=Eq(UTo0PdA+c<-wgN7jT}a0MxU)q@?7In2PVB<dV#;
zK;ZVZm7(Tnx5HELWEO}FuSKq|vNKUJ<(7q8#pJYmAyvLM#SCkc@!da^7oTLfn9*ZT
zyO+65*fDic-Zke^H>6W>kY}k#zOTPmi)IDN^=G}8qiCvE<73)2jV&W<qmL>_md6O~
zSzfcb+O7)=_(TR(*OCl*P~1Uy;)RvujzLWuo0TOUzXgJQa^qU&?T?b$x_uor#r<Fz
zJM~XnPj7sp5Yl8e4T=%GCE16!&<&GQuj(3G2yi$i-}Xeu?T3Lxu9uk2L*~{Z{K8j=
z+*JWZ6?i)-)GNd(O;#z-S`a8Yi3C5gR{NoWYewgmwjTRn&84t<PvGr%%Y&_k_10iB
z)SU3-aak72k^aFr%?|>adyV^=_NmUR454fVRtqHh0JSk(3qugwKH1>1ak-%wk87Pf
z-Cyzikz1$t*LoJVm$6CD+88E&gGvp7!Ja;M0^7YCt5WoJ&6Me=k8-IV+WSSrKb~m3
z_cIawYs<{C^T}aql1k;mKYdhJ3Y&zA*lOHwx0EeBj8rD=B2B1_F=p8_dfMgFo|XFG
zD_LBZOG8qqeUl|2NqOr0EnflkM19`fow~JSjawD{v)LxZ1P>h(q)z327~y8ThEd9`
za7GTkMyQVy#&s14@|TQ!h$a0P@pS!jjN>^L$W?$T(rB^7c;VD=YC)rRto0YrYM6a|
z6~Z1-4n4Wr<KNMYGMe3fgM`@(J(5YRC<3!~2Hkq9AvLhXbJS!KXZX6JP-lAqf5Kj{
z5#c=x=E|RuYzll~%ZwdD?;uOjw}^heWSx}cCiV&}sC{;%w^i}kU{=<N)r8pXAR(wP
zUI8rA6Ezu~maxW1ahSVznv=->CVpjG985#AqFPntGfMzOn{b?)ea}G+S3Q7T+Ry7!
zu=B*r9q7|U?0b>v&DyvpwLA?{7-t?Uqtl7>?T}$JSN)FMpU&Bv|D|(JlE~?Nf%gzM
z0J1VDtdFkYEEV4Go}7AH7eHo-Ox8Z{Pu2Kxj=RJoYY?EX7mR7lmtXbtd7Pc5ukEWR
zx)O$<hcMbgVIH$Hve;LdYhQucsn8Bu-@%Na8WpkgwuZE|V+-%LB2|kXjpW{Af*H;N
zQF>ft=4~~P6>Z}k_}0|^wiEy{bK^-X#WY?c$=Rd2>}#rxnI_x%4MGY}k;>D*&6~NU
z6vKQc*QsA)5AOi`t3}c(V_}(<A8zY}k0cCgDfBJ$BLcE15ZM1T=ldPcZOxXn9j3Mx
zs+68ivCuFs37!;s2kSjcfOJ66&$Xip&y&?-W<vHcE$=|*ZT6Vk%7=VD%H=)+zC0v%
z=LSn`+=@55?A`6&SAXQM(DGzanMY|beqKPdUQ^k(FBb4dA~3gFfvzdg{Gs7Sws7+|
zE2Lj8+h_PkgE@pdxq2gJ2XX5ui<bH)HdUJTdwk>Xt)(ROo5eelylQhzb7oUT4}`?S
z&6HLw<CJ13csv&5`r3Lmm=*?IrYPMo%&1G{a<rYQ@PqwCk@Q#bA)s=?m|l@viVMG{
zCA*v-1J$w@sWKB|VCc(j0f+O+#Awn=F#nVCq~^Fg-35>6gW!kR5Fot-sFpaSF0l{@
zPftz1AL3LD=IATmEs2wyPi4;PHL+uU5HzPvbH5?9<E<eRW!rKZKlfXW<1$)mWr5VK
zv*=@U3a>S2->$r^HLYQHBrvHyR{p$nu&MUtuMZSaH{S%l-yi33i_JCDF*M4Hl`KZf
z1Mp-j1>1fmAv$-t0x>?E@&b<%n9)IGUk?{PPrVSm_>uyTI$cIhwI@w^Razxorsr_8
zj!SjtyMSJ4sgwJ!dUZ$PN{78~91ayx@y={+JJj&w&`PeI&$%zRz63Jmqz2t{^4v^m
zL%B$?pkhDlE`RD6HD*cDCQXwXJ>nI49Xwa9mj6YQo<saKy{Ug=FnegpwMuR*8RYB|
zM^0_BhQmA-oOpPz<4)0wQSq|1h382R$fnIwavP5U5S#qXqA|Y@EwKPP)U|XH(8Uzv
zYUup((DDOiKL#nut~P!<tqVTm%!%379!}8*`9%JZfg$%aBve<3-p^`J?w1OYJepFd
zs|*10^{jX1!z1i?21Lw4k*T^e=9}&>jl=JjEqFwBsN{MWtB-S6r-AKr>mpVrDCLjL
zo)@qr>pSp>`HM<SE=ITrPCy^F){HD0da09x9r+c^s(|s`5_T2=#rl4K)xohsA->to
zOWsM0ocAo^6qXxey}(tO(Ru!K0YWKUdn7$0c=gOYnx(<zJxhY@#TWaVY3$gz*k{zG
zhsqe4l;NAmhI~vA#e0Y!d23Co)~Ji`!}W^sZxtcPQ`RW%kN!&s#BD7G_J&0>7Lp`F
z@V{)53K-v-0@${L0o<9Q`(7lc_W_S9ogkI`Z!|7%p8hMRbmkRM*`~iF8H(}6+XNV0
zoPSA+Jv(7a1DHgHGp~Pb{`7NEm%)<?I?m3Jy%_nwOaJ#ffu_b)ySSq5Yy~mRDEK3`
z1jDR116l1+^e#Bq!$;-n-{2in9$pdOv@6o|Y;p{AiITq{foVCVO^%lLkC*l71NKr<
z|8eyur-H<Qj3@%K03a6qk&!=Q1Mrpqk&!=Q!;y*oXW<{Q`R4yWu@o!)<X^fg{?kqh
z4HB+cfB?Jb<;|vD<les3t)*WaIWo^V-rqHi$Hld_QIMA>*TnyWsPyOG<I>l8H6S_O
zdHY-kq+cmyc_)<)QTkQ}4jCkFe~6n^cvlxM(L&t+iBtYyx39*O^PiQ@jDQ}01meZ%
z#+=`vU)nBTfKp#@a2`<H|C4@0tMLM8!Pyu}%2c3mpMeL^Yss`;+cic!CIpJ|%kQjP
zPiO!pa`L-CYXT5{{C#8DN(AUQO<%qG&@HW0&c4*c)>NSxZc#gdv+|Hbb^{ztr|x#-
zyM2Dm#Vvvfk|F`h838c#Jkwv8U9=r#=%xR@0`<Lm@sjWlJ@*{|cwyCbPW`{QNIgis
z8r7W*73!{8t~iUP?Vi`#(V$%apkTVerm?SZEGpqUW)y889U#3X{2O$}vn72=F%M$;
z+wXUQwYQJKehDlAWbhnRzd_Mcj`AP};3f6fKlA@C`>!2{tD^ciRH%_i`Aw`I3fX1P
zlXAe~l^IWcomwtJ3a+-DKUc&{Ik8#(TWty?{ZC2ge~{$uvcgqE@i${UyW09FFQIW>
z{CDM?rcQBRJ$+8MjDmHI{!;sqq3>)sO$xbIT*2QLf)TMKB{|Mrh@@1`BB(9}`IbLs
z?X2(PNm2u3uzwW>*WzXS3u1H+ro93nq$VnLalz^U6yUFNGy*_E+yx+4Glzo!Y05Ol
zh!}Q}|1YeYpd5z^BGSn8Km9pK7QG1ev?BbKq@lWqS3PWFt#*U?0euv|COWp5j>N2`
zPY(d-l`Yri|DWaERa@h*EUnNw$&IrVElImg_2KDMLPfpOkVK2uN%`}Va!OclF;JYC
z`n-6Fl}Y^G&<oMw$9#z6PTLw1uZ*bM_emYpg|0{5&{Cs%)lQGjvD2dfUTPgZ`x{&z
zCcrG+`VBg4m_Wg=Lw!tvd0ZW!7#T9zAO`vmH~;@)!~W@YbX|$GbCZepA&eCKU{~zh
zL3+Ao(D>p#jcE}wILNYDd(21m-SUWczH%vAtvBgBK2Es0LhK@m6kPM^9TL%MO|wnp
zy1)vUWEbhvE1-`(_x=PE=r^eM&JL!%AqkVDDnn!ZH#z$6H7c%(TH{a&!+eO^?2Zu~
z^+-8%rnE*@H0<R)&-ix=<AzNcUVx%u{+eFQ#QwX7i2eKN?{j1lGyV6iB6-#@4rK*8
zw3ud%=yV=Us&pS0kvxo@PAB0~fzx52(>=1<t$)-0f1lB6jQH=r{J%TI?MNHp6!W3*
z(!Np;==*qXd9tAi97p9%19>*nPXMR9#n_Lv2;eYJVlNm3GcM18%-c!Bf<MXMkM3_)
zY^Uy<zbNd#v<Tn<oq9c9jQ|=Wt{J0U@3vDz`lsh|EE$a@y|lBmwErE${7*bSo@Vpq
z*8Au{@o3`?Fzfo9yOhdCN$pV=CYsR0jKk}~J78FWg8grv*#-bxmuuns4f<XJyOe_%
zGW>VD!RQqPksU-Czb5uhGD|~1U|T6yrEs6-S&=PW_^iLcLh)7$`*+l@=CRz#YYsEz
zt3IVvJ)JZkL^unw@B5zlVs+FhZo>i4t=B8Yba?~x$&7|=$NIz8ZUdAt?+k%)P38Pd
z!t(#p@%~d6)pMv-4=G36cUB^|^(Z>@t!M+kRNp8WN)JW2-y=66`Z8Qsu2#mhl5`y)
zlyODns(OR_1oTfoaQ^k7^MCTsl4A_uF&CtVsyTr++7j4#>~Y?QK7j8rQkDG2pGf!#
zC&?*~ce2^=&6&Ki`ZTPk5jLeOeIlF{U=hJlNJBxcuJPbs4=ArjEM**vu+_CCq00lN
zTnnJi*z!g#TBLR~$b6I&crk!I&(QceC@AWFy6mGyUB4Y)&cLx<AxRb9k`qZym&l7I
zk(_TvsW6F7k$JP=xu#XoXRGBx{L_weotB~PNv)(jO%&vAUQ$Wffj`^%>{23fVqWsj
z<FF?*G90Euo_EMqqwK?cZu7)2uuViI>U|BEi9QrQc$)G?bzpgQXmyA>=Bu{cvi<GF
zEiXbOZgGLNb_#jzsD2YA(k1bz9@cWetje}B^BzpYvME)#d~n-FD<v=1v23Se`=iyz
zCNU@0{P?BH565iKU50j|dMrGa)pXjCn?=B{i}P~2kxlplKBi^IcxpUrc@`f?6T~nw
zE4$a5XDHUzIZ6%yPRX+h?#+-L5NyD)d)uMm<g8)`*$H=>;w`FeCU=wKz-k$`NL|In
zO~UAYp!=9fM-xNPXCle;8kH2bckL<?w(ldKJHQ?&4lW&2av9**U*e<-3b_~_kYx}p
zN?Ifl;*4fiL!IcI5G;FNg|j8%R&cu%vgCo8!A(ChDY*kpS+K`H5^-1~)?qhKeuI+i
z(eB)yO?$sVIkU&SK0rp~BU{yP(EI&DAVlgif&$Q2R0~$p_k7&n<#W%ey11;m7Rpne
zjB)#X2YBz>-Zh!{>Y#F%l+c;Ce(C*SzzcPKDt+*!SPRkqv7;RQ4YRM=0H1n;zgFY%
z{k~~bx9l_VAnad!2jCdq`W~B0hUlJfAKoQVTAe2T6xZ%7M;zy;B8`lKnsIG&Kay!?
zGrpV-s;n9^j<uyz#=b`RCn*>@zpWmdDcx|WMKA}u2ZK53D0=$?`tS;h<9x&$Yero(
zDh_etY%b|~Q(UiRJ-^gA$5sslw|X@`j|$9RfAiF9u>s|mUG}RXAt|zEu~rhHaJJDt
zu9y3%+npuOJPp1NiXTt}nGmi6v(ha#=kWRbUS$kjA9CvIl-mRLLy8VHztlX!MLYCM
zVWcVCk^P|UfP*`n?k2B~A`SI8(uWz<_Z}?V^9ggM6%(F~E~2~g6j~(LH$uupwW#EM
z;U4U`?>|~4ezNlcUtka5jbsXKT_#7xBxl_e@4?<jB95<Hd0{M@cCW=QQ+zST1<~8b
z!-UiFh4Y3p2Gu)+7`oB80Wv|=z$wp;LPBZmfAk#d8_)Oo+UFSOrNMYZs&hm3mX14F
zY8D5p9`G?#I%XIp@V-yn;0PRU2Ph}x&^$;^6#%>N`jc@R@e3x~E7ZD|XDUS`V-Ejj
zLBUBg<6=7kwWBi@75ZjkpSfm&2Rji+Gm0&M@AkvOLe+j`H1Ol%QA~KSx22Sao=lF`
z5a}zA3)Uy9Ru@^v%R4$V$EJW;A)#|U?9#m7f80t2BE4J2(+gJ0MLUHB)?Ogk?)2^a
zB%YVlBYB@ZNy(pUynFksZ==u(b1+!j;ttO(Q=Sm_#DLk4Y5?MRs?G(vQ5RK8w33G%
zRcz;!S4NuT@Ye&0$q0fvfoCk0CPn@;SP=mcZBx|@;);jTVNI&5#<z#PO^_)ADMbd^
zbRM@}gkjWtXXPHVM@4PoXq#uE0jN;pFy0!^CiR>}!$qYQm#SZto{{(xvNTkpFX&hA
zcs>)4);Yurs=4u7*aS~VsNl3P)Tg?P5Q%cnb~U<x+9bFI-HT(~b^Ln#QVb{vE88D!
zZ9LOmxbg$K{W6T1P4y31Ce>|}i4zK7+4{=-hSiWWH%=PIq205d*EO4B3JD~kE{mZ?
z4=Z_G)AY6%7~cHivuLHdSM@CEYSx&r{wmYNM7v6b&{@BU^nq2{OaAm=r8bJTUs71j
z-|K&7j=OfYj0oacjzQ(~lQ_h6nU8Z8<aQMvywjE-8x7myy!7oqH<rZOq4T=gv%)B*
zBP5GFg40)!zaaeR&#dr>?~4{s!z-cJ3qKxMNi^A7{sQ+g4zg~Zbxt8)T)I_Q-(~K$
zYr9uWoE-DQ_s7>YdTfK73=$z4K^R(*&Im3=aix^8yU}@5Zkf7qVFXKt)78zd@AuFQ
z3oY3ETrjXsQrm)CTY4QPge)%~zj&ocRK@Hj$^V%9q5Y1TNXaY)Zkc8!#*_N(+EAGZ
zU!OHCq2=>li9D8+zS2;J<$^#E4^F=0MZ~E@#D)Y_mh}SJq#&e~63yc+X>_iZC|Z+I
zo%6#$nI$S>JDwr4@D4GFC?3T;nyw8fT!)xIberVz4QB^Nm0bnB^n2VL1xQXyIbSc;
zI!@sK0D<^IneZVEiCH;JWax-lwXu`N;Km3#U-8`|Reno^b;f{++oq_z%xf{?Cy6m4
zTNrm3O6o<kM$>OlKLSHA1)=q!%}bR`8#CbIkK%*Z#p5k)hDIlZzV0-0{5h3+EpkW%
z4{5n&rI&kXEzzhJ*VDL}uJy4<0muT8@nL5eq?{PqF}z%9%N{A`wk<;tDm&Xu5yY&T
zxI8<bH-HB=;Ug74n4lKJEk~PV^Ynr#x7d=a?C#Rnd9o0CF8SA;7wUt({8~4(HJn<B
zTn?nW(nTw#gveW3Cb&vjo1YpmWaa1vvAm!UmPh)>IAop*<@+wri@Z5p__WN4mYM(n
zKjf}nXlauQMzVy+l2!%!IThv84BZ7df-GMF9j99j`;7%UNZlE>d~1epxzR<l&EK&)
zDwUc7XG3MAe(lUmVF()nH|1MUljUcU$|}`ju+)MVQ<2VCNXG{YQ9As^xI|MD_pG;E
z_VTZBljbuUB!TcRq;=84^8~4owF1Mn)>GbcMh7C~4_W7{50#xNs%udfTa=q_I7`(g
z>8gN9VU|a=RAtUtoux2Lh9F-Td@=wkLssTiWon$o_KFY3qjQ{tw&L_IVIOLINuH1G
zUW=Fa5DoBh!QU9o5Ue)GYw_&&mqq0}vOs-64zjC6qfNKsX6DlLHJgAMqY%)7Ufif4
z90<P0q10X|8ug@Tk7cvW`L&p&Ps@$aHQgzB&Ft|0lxlYm^CA4@Xi4ctOQ=FCX0Fl2
zs!1-%qdJ}%iy2&3%~!BiR5mu`7;j@7)<Ow2?OxR!_hDuaKM523vKonKjNt-rh(FWh
zxhp*XW!K5GETeOQ;*bq)U$hn4^;9uyTR&cDQH98r{PojAMUFUa>fYPg?*+yuN>ybJ
zAKAlEo8jEHf*S!3l<cY(t0ikEW*gW^*-eP)rKRRHbdR<gX7}Nz_9Nt{uqhz4C`Ys9
z2bQ}u%e9NiPlf*M$?1bI&6qw2j0^D3p<jwJIYxf>0gN{j;LxYKLw|$vX}2V}vyf;=
zM}uE<{(*3<S_#J}eU&LX{FI&L29o;kStKFg>b2chZi;lPt)WI_Nh{hPuz!8OUo>yj
z{A=MisPz%9gX-YTzDI$Nd!C1?5&$^0Lu9WMzuIx;MKlt#K=-VyQ`{nQ^GQIm3|))q
zk6|Oocugw_%*F!<16z?z<-6hRFiyn$#zh?U;n(Q8Ausw-0}lt4)l}8{ba7#VTO~vl
zvEogA%)YZ#vle_YH#XcBrJEOmt)!{1e}j03HpNlz*u^Nbo$ocp$}~0${HieQA5}^W
zCd1oc4NN5N&sn=A%D`Fj7govqrE;Q-JJW{NKaFTk7OR_T)dam&a%`Q~_WS0tB25GQ
zWj1Mw)Blo*(pZ>0x^9(PD{B>qnvhWNk>rh(&yT-sKC5CV{qUxC!dkC;YQuDf{MN27
z`T3)7Xa;-A4CqSZ?eW)HTw>!P%Ap?x`n#!>l{{CSDW%eiEmeP>q&e#xnt4qoy({RU
zEQyMAxBG;{);+}n_*7#Rv^#NlK002S&~Vl&30X6hL9w2maSx)=j&<*C2XFsEhR+f<
zFzCXzsCikAmY#@6EM#501{!tg%X^^4R}lF_$^dhp#IqEO4Aza@NBtBzNeFJD%Hyx`
z*zoV_*Dfur^`XXxwaM9rzu*hZqosmY2imGNR@ce7aWfKquVUi9t20u7CF&nI#v##&
z<&A(9pxZrUReAK2Mhn~nR-NAdj7^cV8vON^(rVq-xQ4sY-Nf!=l@?U+d`zsTwUsRm
zBQP|VLOScumz_n(#D#CaVjGkK)`#sV0{zYaLvhREB=F8)zp!<rI<}$>ZVg(?P;HUI
ziV?4~tW0^#uJ2vrsu8n{iy;sHjGaJ;D;-i*ow^Dks;#oI*H%Fdho`hl*M#a)sn#pC
zX^|Y?R!GJt>eT?PQkTC3=;tc3eo<;k(N95F>SMrpjVYI%bKK+c_3pmKkI2Q7!?42I
z+J^OfTLbozeq5G^?(eTPq-v5$?(JlfupHfN-HO2_7LIAtu#6geJ=pvkqz$OopmEjr
zQeWwulBo-6!<Q{|M8(&y4~0vdpw+$KMoNdF=;M6p)Xr8Ewwjz(5{9*+I$<N`+3soY
zOjbg+1JPbxf8|GwtDux$K6jTlP(7jV#x|Rw&v*M+&PAe`675*y5LF2{tDnXsL1ngb
zo{lSYqAs)5Rn6X#j_>L`d`8IVW_^SQqNh)KzrF0AoxOy4<Ln>6PxF^7t;MwdgjErP
z(B-?D)s@wwET42j<}$d~ER3rTXxcspf8Lko!~4`*X1~0*5yzb$a;>tWO1!<PHL<TA
z8fIaBceDR>uRrNUG07vL+qdY6GxsIW{e2#mp$%_0PuAzzP{ub7x~(e5i>DUqI5YR#
zQCo^)=uJ#aOeuCTOhz&dc1b*N`gF=Md&;xPUOkGh<W7g3W1b(VN50G86H~}aIIU)D
zA6?JF($iCdCd6TSy0Es>i_{jWLmJds9Ch`Pv3AQxy=i$)s8&Mg!oO)x6TCx<ZMH3)
zYwS@|-Nb5WXPj{6VMV<D7m}I54hn<#5{Y&VS33Wb^0%SwiRXz`9V;D>6&btrI=IN0
z`qNqkX)c?miv6PV<Kt2UsMpEMbfq@F!pMH+g85W`?maE0Cz3@tx(pf=?B5ZLk{T}1
zmc<goRy@DoAcyrLFwjCF1nZxVmB##pSB}+4KH^jkyA~JD-ITYcm(mrs?2k5yro+;L
zq-|&Jy-9z!WHROJSlUzSA>QdxU0=~q72*wv)K5!YfpI$EWb=R2ObEb1`8qvzWx}sH
z%P7KYnJru}QuIjj(|Vymr4=A-w@zi!+dHQ_e7i10h0>R^eSx#CwISj_ecUu<V@2oP
z)1Ej`w5CSYy<6W-O+S6=cA!NL!!KZMt*?t6B~LJLOyfE0$nLjs`)hk^hp`g=ZO3A2
zb`N8wch$ds$?=ZgH((DDMC`pivuheX0ho!J>mtq;s0T6yELP;N_7z3<RopIZ^*&6s
z2&ypdBS%lRM{H9z=7#)zBgUS|{8FXCJVZ}05uimnjTlimDS}cQHS_c#`ubrmrNK10
z*7QoHoS|>@sp;^Uy3%d*8mz3514C$Q%S<cA$4w)9KCHYUr-jhlKj!%dlC+lF<I74E
zG{gEo;`eSp%U%%_CPnW6IiU~TL*A`-ZUWWs_@;oDs6ymv;?$T@-(3(exSOWTjrp(_
zrP-YuOrG}I2_<vswT~)u@;>5Jn%?IsICyBmMIJvG`<YO)IGVYOZ_CS!);)aBZ|ZjI
zCs#-BJkLdIACiS&FqtVKBfp|VkjjaD{x#F+A|ERx_Xc|7#b}y2OkA92ZM~wbe52SQ
z=DJ^K#@q;xcb|)CwcyXYOQ~^uk8({|I+CI^6XKrb!wUtt+{AMCQ*D{`mHItL7w`k(
z=5t()=M~z(+=zZf&2o9vf`1DGYIG~bw*xFnsx+m2w>~#*x(Z-6eCEcE%@|m@feP*_
zt&O;(%%-T#%?sBUcD1uqjulVV9Wf-{aA11a5GyA)hPr40{B%O?Z4Aua{%5mmA&@Vo
z8mr-aw1EVu?=%(~b+8?oaNL-)7;D;9i*K_3oZ{>5Q*NG92IaT$N1FrqP}{ES<!O4<
z!8z4j6^zI&TPao+<(HJ(!Thpziqgu=1S_s(gvR2513y^wyrh*7tuHfq(wG`;DmPlb
zkDFikAaQ&2nE~%?{*T)MqHBi-Z`F;qa15JY*<;Tjw||4G7Lx6`#=eXxugw~Q@8W8*
z+#30A|0>YIdrA}aIT5YDOxhXmlKKV=3_U1o2*zR?pkd4F<sm*IuzcN@6<_x4*2dh!
zk8*XJY7(Aq#(t@CIheU*`fz%~+eT@`q)IMNUi)Z)(|cA$RH2=^HZZ1~IfRQmu!DN|
z<w#?{YNIibVd0a^UWbh?#&!9~paw`*rSG9bJ6j0qrcOLcq1S~g4bgfWtBU*yu>*uX
z?D;f3GzTJ)rttByvIDMC9y>eBv674qD)k@x58n@f6|nE8tJSlZ^QGT*^J4|#?i%y)
zlF}yi+bywvcf`PXq4j~n)GiU~j|y-sZ^wlVzwNR$`h~wh5i2{k0TCAr5jXHx#;3Z|
zPpm*7qwQ|HS@X)pcq$Eu$<&*TPuJ~tey)@@nL{XB3wGRvsm?!gH&CR{tM!<g7zPf^
ze&su+VO0IdHyx(5WNEq*E5=w6d-*>Sldy0JGU0q@p9a4yqQta9-L7}Owv#RI_#WDN
zz7YGsYG%In^p|4~-?bW+3%3a|2(_PwcXLc3$^Fh1(^|eoBTaoRp4qiL2+^;HCmP>V
zq3y_1-F%k9`R&$^+H1^iQrknmba3yWCHlDCy<s?9(7PGZUb+HNR(a6%D0j{wwmRue
zC$1~Y@@sMDac#LWplwzxH2SSkP^Xtw#Dws)uHhE1m>%iV(OYnW`e9~AdhCE0=lnuz
zBc8Z~lVP$glwjfxJwoc!#y2HA{&t)qZArKKj}E{nr95oMqSY8tp{i}a<BBoPaGLVx
zbxD(JOVR8Jec%n{>ZrwMc|*&PQ>Z{A`a~A+T{}j+MDt~l*;@^t&l)}(-&>maX86*r
zHd#+IeobME<%6x2F5Map^Zp(UZnO7uR21@dMyRbzn#Bf#_$$(zBD`?=#Uz}4H|8gD
z@r%4=PilsPh0?S&s-zxHm6i*7i&uD3<WMrciWjT>^`X);ibic|S<^{_Yz(&rnUt|}
ziID_fQDPdts#GJgcC;>Y5~(7~WD9IaidEM{A*oJgl!q4|K+DOcA0VG%raQFNm+bG!
z-EP-4oH6n(R&PpUop>6uuyTsU|KbZ2Elc+(Q4K#bXiU<rI44c{%@|wyyEEm-w6H25
z>88u`H0re%kIpKSxAm&MC?z9dUF{^)Ea`28A!9#g^-WF96(4EI7y&=6;TnICU=GOt
zsOh??U<+vebUTtughMVDFIz2oYnU$Rs)w(rV=*aaWw3uTY4S@5*yRH30y+^?_%$W*
z+Wa1mUd#Fx53WSBUG87XALnMse;Uw{UBU0IZ-1~!{kE@f&dQk7x3w6S@liTBI~_fo
zyQSxOW!@6!%LsRuc*7n};1;Re5m3KAr^kXV{eX_xvm0Fg=8zI@zPyJE3~c0f<yL!7
z7xX#*d=j(U>5u0m?}T9m5}T*9hN|F<uBSwJYQVH5RFJM<*}j?dB@02687^NU=#)JL
z$w;faf3PxP$2?w5vmC<Vl3J{@z(MGVFbmX|e!Q6{%~Fm4y7@8bL2euM>lhl^V)Rtk
z+vaQ46&3A{LZ^>iqGq*U`b1;MH<=!Nz=_G{UdS7@fA|yWxE!f_QpYQZ@OBfJm3Rry
zXtK62S+et3AsiLv@8n<?E!$B-duCZ-gg<qPS)}FZk(nh{wAq`|`@Icy8pUOp7Jb_z
zzwM<}dJwug?y5Xn`ur`|o0(MV_jloaio+?g!(5BJl7S>%jB)2azd_IRkFV2ziG12P
z`VE?eA&wO+{aq1ssrtTb!^-0>ogqWwk($i}sgZ6=N_WJa<BoAV%tI7~o=?v3N~phs
z@+Fw2j2T2ny%Ds-YKG$x=1@p21#+skr&BkN9*iDqk1vn2!z)#!X1>)tg@(Td`!w3Q
zJ#<nSIYK=vafR149#SMUr|l++@ayhGG7MOijfl*aqS|!s`F+rQJ$wi}BoK#eR6rZy
z_`2YglFLCDd{T;dlt)59&`W+C!Z1obruCKLXf4XDB$XKK<bJ)%Oh3UyWVj_Je-Oa-
zbI(;A>bJ2i&h0R4F9;O}-%Y;VA&Rv|3hH-yjn#uNiZx%BwAk!SajRJIbs9Z0<bU>N
zh?5iBHek)LlzBh#d5=Aa5bKlbcT`!0W0`eBXhaPHs^Zc-Xh~EPJM+1}Uu}@b%y)qN
zJC<9)+-otDm}uk6iPml)U9GGEv=k>TW6V_}3yyTG0{1zSo1}!u#hTm>8x!G2i*yrM
zrcBA}`_x-gQBwp^M+nyf>xhfE@);_MO3!>%&y$pc@<<6G)^ne(>C<}16I^`Wfa>FI
zQ>8<4TIhgV3oDp6{dE6*%2Auyix24!IHErIONTv`?$20eB1U9`3yrq5JJcqH9&70r
zCq(wYda|c9!au97D5LW=9=!1xwuI61WBLN5ld+GdrZ8BW1O;u@`G#8r)-Da$+kQS;
z>Kzp+BWcVb^Y<fyb<0G8@oX+^Zm1|04R#!N{0I;4M(U?>Mq1f%mvP&<U3~0i9wJaM
ze^AVMi-7ta7`9B+I9A>>+in9F8ClGoiF^`ER{T6z#3`bnNMZSF#ZryJB^QuZ@_Ea>
zH}0+%l9@#1&fi54F5>x+{7K?_&<k}0sS<k&cFZJfauH>Jerj^waDaiKxTmtGBc@(d
z9Ns>N;;MNOuP;~f;()ZjxAJ}W)Vgnuow23_<4O}o|Jm}0gf~gh|HIx}Ma8we`=X5m
z2oeGWcTdpZZb`5ZAh<gOZQNagI|K>t?$Wpg5AM*7ySv*ubDh2K89VEavF>@i5C4ZA
z{nB&xteRC{)%Vp;a+>AQ`-`Arr0tn4lq&H@zvfvf^kct2(^@&`BxdLCH(%=VOw|cl
znI+-uPn0DYE)Fm2&4XPS*2aqkF*-NVH;@s{cZEsMkYd+vCd;qV$(DHy)DLAdq9&M|
zkZ%(Ty;h@8erHIJTBzymKiF*Lm(LBA9zCgVc_Mq{Ks{xihfl$+*HDb(xEuD5*KQOI
zIK2!kw+Wq_WyyxQh(-Hiy&d6X_?bPzw5N|#t|qM?^EF^PZZT+izAv?VYiW~les#z_
z+3CEBUjs`BeN>vciu@*!?tDCVXsfLWbz{@$VHb_!Hl;}v2>r&_NdhNB7rs8gY^5fD
zrqeQpThe7ecd!5RTa44sPxcZjQEo4Ox{^52wk0{;ubits^1rlR@j2JaD8$4%UCzzB
z)h-CN&%lJ>kINTGTU~gioT<Oipw_vg2<;S%9B$-eR5T-6+SNmYStJrg6?+uGP-Z9D
zGaMWIDU4mrN!4x?suX4H&tqpS$35Szb+2Wjr*lsp6}Em$bYrC#dw_)!v`8r%MGkv^
zb=Nm-GaXq2Mh_VGl39WgEF+6uoUy++nndQpUYpZQI=m|U(TOZ5Xt`sy`7e;>L4&@Q
z*4*)PhvL<2Apk4WlbbFJPqi!!f2ZVrq>s_#i8UYf-F=SKDQ|a9_jThmR|lq^YlP;0
zN>0ClRe{xUd*=4*M3iB+ZmdS<iZXMoU17}0%SK~!Rp|N%dIX4_2TIM<^9taVkX?mm
z?LAXw^vPsm9zY;cT%>Y*%r;iSQ#j-eqaXb%iA$Xy0B0Ifb6Guu-uVrK@yb@|)99}2
z&~M9>4dF^0I#91lBXRhjkj|5Ls>8<p#PB?xg;9(xw_hD)EHTt%CLH-3(Nc-q8law0
zBza|FAA``l5|XS@gql%x7`yKK0&=>L0@rC|MHk21Jh-+(Qiun?fk(es{2mOrac=Bf
zJw6Z*_P-L46;X~8!Is7k;gXp@KE5IVzka6-&7lbme<2&*5GPL)=dMCudhvMq$azrA
z3<hR5^8NVQGtd5p-qcmP@az-C6elZ-OioRpWogYp4b~VVfdK3&C!kg}DMDYPRk~z}
z*nE3tcos89H}A^<I^~bwilW>({<Q4&?0KdXVf&tzr?BpJ`pGL4x%fPo1^#yqz`WM9
z?>uPnrJ*ZL8rEE!wZ;7#9zY_0HbW&U!&#i>YY*-hP~^m00#pKwR!7A3xCs`3%hfR_
z)~0pz<fB`NoA3GyDrEC@mZk3L!y5hTcTJ&6LsfOoR2XZ?+}iO#E>6LJ{E$=s51Lys
zP{e()XrUQ-2bs=pn5<`mUxBt2$IgH9*-AZu<9Ul}U*0*;RrHUma<l$#Oe=q%=@voh
zgRYoA^Y+APiB3}SNLbloLhLk%9PbO_*O}S7m1f8lqZJ^rwKQyfhABdMhx56cl+hS*
z+);9t4n6$Z?z6#O1;4jBn*(!}b7}2)sdwGVB3Wf-S)59lKk7Xoe*3kM9mq^$E;vX|
zylMEm#q}$E#FgN9!*grb(UTjgkkX8kj(}u?R;1?hWFL|p(Vzo+Pkso!8I$NJ9Pc%k
zeHduRXN~VP^9h3p{~4VUQ1L4Qa;}|UK9`(kdbjU^ifULz*nfWXpDy^%DEQAr_)jeO
zPdNO~itzvIMe+A!t7P^8K88)+0YCV1KS&}9x<{*@<<}TUvq6LY5H|DQ#E<`jf-6TI
z6FDG%+IZZ{W*09EGo0#ukNP&p7d5K;SqS#rJP62r)l2{1<Keo^FIsuHsXy1v?M%N4
zHn@&2Ol2d8=5W)vm?s5n^G*nQUD%&y@73_vmK6KNo0~djtaIvXgS%6t-Hdq=SRFw(
zG%+BOINNtJVmT);r;~dm*Y4;0NuS$hVOXWlI7c7(&20Q%px)V&U{94?*YG3Dd_cO*
zOtdk`m8Kz)DWceHQ$-(T*DfF+EVz4_^Ar$-x5=22npSn2K`%j<CrE&U>e89Oe?pEN
zP`BsXPKt5+Ne-Ut*d^S+d^iBgy6d|S*1*}A=oo>|iYCA&#@B+Xg*gi8X?9FHwkbj{
zzE**j#1U-H?LV)DtdjVnj7r*RA7`K0bh$fCU*9yBoynjV;E!h7i`v5M8YKh9NXX1I
zp-ZBrrP?&j&H&!$rBG%lrJtka<cc}>r#b?8PRY&cyE6b{QVMvj|BuJm6Mmbv>)u8B
zC{W_F%ciD;R9`6XQ>-EBm}x%sfeTv2K=rESN1Oy7C<Bvp_eJs0Q-dymW;2ZtIVq?A
z3lyGv)O_=VAZP$sXPb*W>R66#$YW~VT9Ciiwy^8XlM@Yc!<rkViGhDdoR(%+M-n9=
zF7W9rD4^W@rUAkqVTi_J-9BD!J-b0T97>@o7G>WF|Mp}PiRa&5NN}*H*IFf(9-0un
z680iHA+-iY94jBPYDBXi1zB;dmL^%bQN<oNG$VnxvARj;?DLz7wKP*i1XyEEr+vpC
zjo**Je~Fh1e)2P2mo5Yo^$cDs8N+w|Y>jz#z|0i3c0QYIBWiv4b#tAfvo&*_>wsIH
zMn*iDp^>j&5=L|qCyO!9!}RYR0(N!ih0=#qurObiHdrR(8ppjn+HCki?KSt3suWi!
z8Qo*roj%f2sC?h1a4#in#2%pr0Vn6n>$PFI-*{gO{l7v4CN}Z+jsN{$%;sHhy4CJ`
zG))Q$YP5%s-Y{=TQU07eVRFDdUkZBlp<0lryvXzOX+dVCY_5)lVx$D2Dj}83yG_(X
zI8aTtZiK*1wq=zN597c8jSKGR9vRo^b#*Buwa|i*Ykv8)n_Mw>ckp@o52jRko$niM
zWMbR@AJ1yZ6X_}3ymBo)EeR9+3skf7JN`G0k+4FNO(M--AS34!i^cYqhN{|><9pZg
zBmIvwwV%5b-k`@xucET%-y>_0*!<hz=nwWZ$#xAp*OFzpTHfdF=_4%P@`JM5(x}8L
z*O=ZWQ5SM$=05^GQCeORU%0P0;yGCdC;nqirkFD5Jk^!KZIm~+JRtu!pi%HYXURV&
ztB!Sf@%-++=iGhyR$Iak3PSqE7>Uq$zeGWMDRQMR<Mke-9#W9$%TzxH1N)Y>AMfDi
zct=r?>p}k*fd9O&R_txVhqw)GKd!f$vKSxtd6Dr}i>>9}yCU<BvW<xOY}jDV@9|sb
zb3H%kNFyeCf5MifIcRWJ<y72+8|2++f7_vVpyS`C_HSKOQN7{wYLDneVuMF<;kC{|
ziIzON&HIF(GN5cY`aq!;Wz}}!)0t7gye}njh|qfS7azU9dV}0N)K5ojhdRw@B|yBs
zO0PKcddcJ2FXKJnTUM9(%n}VbSh++$3x2u+Kw4)`xjq{!80r@NaxF8sEZ8dkl2}sX
zy^LP-o5}AY2{t{;I?vxdQ=S2DOUQM$xgvK<p6Df=`f8j3JdW@A4@D}ar=89$^o~F8
zDXGvXSv8%hUVBER%hYT=u*t3Kzys~D+d4ENzh7<{SZ~87G)kdK#Mhv5LXQfj^xJ&x
z5w`vh)DGy+@ILWpD{`mXnQvLYOy^a#&6tKA^AS;#UwaLiB%Odh8FRBuf2-7elsN7E
z;qEc!W%rzkpbaZ?=E3Ipgz_S+1Um~Gc^Fxf)$8Lx>7O?(*-uKzo?_|CEx7H}AkZ75
zt*fAhx_HfveYxD3Y#~L~ni3Q%WWEmfcyW|%m|-j%L*S&y?=KKAQ1l33BB?3>$dRs+
z&n}WLU#PWdc#k)Q4)#z_Ee~|#L2IGjH+=MglNYx0-sj3&)wRz-(d*9uU9N}bGvLxE
za*Z4P7f1?haT5#_?Oel%n;d24PpImeJft(;+tw8Dyrpr7h?0<O136^=>&RDoR5(NE
z*2SORn7V5FAjL|C#otSsH%0nA0o}7spHGqRvQ)D&f>Vf5ZtBFwhR|>t#2uT5EzP-F
zags=@MA^wF!b*B3DHE(k@aH=8|C$LrWbenBANi14xbunj;$vcE>cgcrSE;gyhc>aQ
zFcy%b-ZiU5T#_n!yk$BGZESTj3VKHoN5As=#YDpN8+{Z3EyO4ZvvW)i>OWT~1<UU;
z=~#zWk5c!w;zjGcvPmhW*CDNdezXS)P~~xRotG!9SlyrfsI5ajMh>N0Tymq7?h*4p
zrY9gtGvX7xC)y~lI64H*5L~<jRj;cwE#qW3%W$#8ubOD$JKyL5EyMZuC~D>E(x-_Z
zQb}7kS*dfJ8}Y>;Wm%mxmmXeR16PL5C)A$bL4iKXlaH>|(e>)}O^!`1cGZ9(j?t4s
zGHW9FQzWdd2m-<6;P|s$<bS-igYv({+Q{Wo{sO7AHq_L7N1(aEMwwu@W$%xYM%cIb
zF8pr7^t8vDGVG36G8Qq^7OUM>ZX&R6U3wM7E)7CR0d@Ujd!phbGxBvW$w*<!Q=ch<
zbtew0hIJ&+ey~&E?y#rxg^X^}bbNbeax3r$Vp;xLEKQ_emqbXB?HvV}v2oLGpjc4V
zVNFN>FVNI~)8w>%uAh;I;D4$)V;Z?`e4f1q>r-8{kG$f(8zz6!OUPhLoBnek?r%r?
zm>1~XF5f6N`%jLN%5lfJZK8w-cbg9yb(UT~vy4{=($j}#O=HWV@^1dDm?5a>p<zP+
z&OqH?c_`RchyFP!{}Hc>*Yt>Y$ru|mFi_7eLn%d%$tKN25jV<0vYv50ddR3IAB7Wl
zlpBpbg5IICeYlW$hd^&-7xb-jbJcD+xL~z@e#iTdZR0=UO8w4RM!>6BqvG%lq5Na<
zCP<L<@)vk5lrXKWuBHB=fHc*l>(LA)S;uB+97PIEP7OQmukB)l8)o!ELc0j@mTh9&
zbvi(qT-iBjAHDUc;Lf0RW}#)s{&uNBK*FLu)y3KW%8^;5*IqsRVGMv1ITH#`(5E&G
z+dg=X+%9rNsOhZh-64Mjgp?qe_X?yYt{=`<<WDPd-8|UEENzPR<Axa17#NmE0kI-f
zVn`Wwdr0oTb{E7`CyPEX`-}!!UPnYT5o*+u-kNVBBz*l!-XP*ZH6x)&b02C_kX!hh
zuC^uAG)NR>IfA_q8POPPHr!?tpO5^H$nN;hm_@4B-%d2i#ZxuS#TDlI6Z;#M)R|W8
z(*#pVJ{3JR+`JR6gX)=FWZwSQdA((VV-wVQEP*nER0~2<W#Eefp8^|&5ZKUI8T{kM
zCH(cjWC|_yPU9DD;|TC2+L*87jb+5XUwrbGA<rbXYY96MsblV_7peW;)OzkcZiFf~
zy;O&7=NF#_Z*OatMq)4W2mAXg+`slxZn^74w<cZAHGg73wLF#>pSrQ@(T&#%zqn$o
zDK+u$$=lL?Z_?B9nQ};z_o=)Cu?)5(n5j4B^~)zH1WD>ZymRCqvrzJnh5f)WT>_>$
z1+F|K&8u$|qp=<s_?&sI4ln#&^}{W!d!#&))(Mv<$iV{h$Fo8*dUESgyWY>PJ09!n
z94M^Fu_^vvpT5mxJ)P`EGf5iK!s<cHuivxIWBjlmhdY1R(NiL=yQ&%(l@0d1kuj%F
z1{b{l{2>Ox_a!JcAi@{ur>Lwj9)y7AMtO!&X{$%+r|PGgPYMVoJ9hvb##?@5^YGlo
zWfb7n|IwVk&(Qy$llO9BOtM>xzd-8YU+Si3WqzjT1hy6<a_~QGMH#khRdo%h(g#Rt
zA<O*y_f<p_|5^BSB&ZDPv|NC_MypO^haQQp*svt|_crA0ycS`gA}4aDyF7~gU!!Su
z!x<gGTe9F6<T>NcE&LR(^NZu*hgAa8eCMhu;V9pUERg?&UPixu8I|NX>GrwieH<Yr
zEwO;{*L^f<{k1;j)zvhGZ6xGBnwv9+lEhCvzi=CS^(|bX$2OIfOYI2D?fKg^7C;<3
zKdZ{%&^i9;WmCL&eKX5W2sRa?k*}-R5<)>l2$*&cTQ6tHsyUO(baLag)%s{&A<b0t
zUPT-qvKc22g8Q$Sl=`oY(&~QZ8W$Avpw0N{IpP@W_N;t;4y)}=a|@wSS^oJ<JFquG
z7YJ-PEt`Yq>)OP>HJX@)vq^>X7k6_4xrqvL@rO<YefIW$3wzDwma5egoO`TST0bE5
z(V!ON&3NCeS2Eb5Amcb&M)s9HcZ|Mhm*V_0ElX)cj<Oi3cuC5>>Gw6EJdmwlM?=Q?
zBw?U|f6Re@Ux}23X(zvpuc*o7UcWISP7Iy><OOpk7+5B^Lom=;pfJo_AG^bK%Dg`Z
zkQ$<#aKkbVg1Xda@Vkk+v_ISD$f3(4Wr(^i3)y`ud;x!fO3!QiI8x&O>_=(Sa&stf
zoLlMSkq2pbo(qMes1-<M)MhAp@iW>46u+mLNXBvcbRFqc(p@Z(s0z4{Yg3EP9`aFr
zvL(c%_D8a36YuQ*N2~sv*((5e{W2OW+%IpjH4c_=k)86AB2lQDL6Z+x9Rc9`k&q}o
zimx*>b|;>WlrFhZxd|2-NiA!9^KMb(e37=11~PNEM$?IM`SZd5u}4sqCpLSTr)lxw
zS{huj6o(rG)u8>ReL|*KY}bJ7tPJkwEtfw^7c5BGbBv?Q6Rk6=S+~me^ylasmvi?R
zN2Z%|4;V3PuE<<3I>MMHbc4yBce|C=x+HF$0bq%U887bRqZj+Tnm%Eh)%Z7=g3JYn
z>|QzYJT}Q|*LSIBjiv+@Ej=CQuY#XDz#^A9{9BIlxVz7!6B$CPd$Vp=vI@EWXl^XD
zCR%$pJV`{gU{V+XS)DeM{J#dR;$qjG?i81x!>fmMMUFgO_B{O8eHSkYYklG29lDPC
zURmq}KFZ{~=KPWw!Csd>+KA~HK9zon4&v=D$@uONp#XmL2d47azi;6jy=l*0C9I|M
zJbct?iyEC8mI`R3XX!`H0!h=)yJyV2%3e<=m!GAYJU;%dD_y1k=`c1)zzCB<F*cDJ
zmB7E>FNFsI?ay~(bX(%_vz2FEp%`jerHz5`^;|B?>NoCu%h@Iy-{@$oQ>BFLhlMLX
z$IB$AO$DYC0;Tg@>^Jcd=m}QnI|16!y{vcemLk_I`<eIX%5YPapNaF)CWH2rsV>R)
zss92w`Y?F0{~z_CJOgpu^a@LN=Rm9Y{UoY4u@H%D!exm*+oG&m5_nf+Us;gZEKB)1
zm`8T{=(5j^#Yy^9adZZ~CXk+Z9<wpvVZ^T=P{6h;*1Ju)pJc_b0GsDZTg)++Xnlys
zkN2LyPI{pnf!*ovVK-u*I7F9kkbhgKb%yB9l`xIeuarWFQQgcoJcPg)ePvM76C>6Q
zdc~L9aJ6#v3IJ_hWgjG9Yz;d*$1jdGilcHySEHrD#Rr1oynILOgpr%3tvQdpVUjaR
zinWkttUdS0Js#A31&tq#6a%>7EQdSQ^tkio33WUd`}FpU(x|=EKZ&h-X`+9m=Mtx;
znJx#RR3nxOVvUd;#l3Y}%$GwM7!ZukE`hce8|9jxuUItLLN!0Jpa1SscE_~$cvaBU
zvO=PvyXWqEnm4hpS*L&;v@+zg4BzG1i-<sD#7E1{doW_KfA8GjQ>^D|xS>h(y=L#A
zSaV6%I+j=_d0UV5Nu8Y1AdLi&SmP8r?5OC7djaW~yK-osaN@o45@MzF-$yZ~*KhjX
zbC`7slcyldr66%Go!N3XIsEFH`hkc(oPLgrF+4axrIyFr(F4BP4N->zWj{;*EgwSK
zb{moozw8I%5U!vwb??a<Sh)RZO-X|B;z#2ugZKz|-d;Am^2)5nmKI3J;5IZt!{yWO
zCX>bYJqC?Jq5bZ)>h2xkj?Cm=wU}iT!j@M9nF!d_yGh=~`a*p(0z<|uwz%5VdLWP_
z{tKP@y!RHC=16g~gEi~a{5=Fs#6!X^?-W4<tLNs-Ivo|=?xfZ~fdQj3vom$s5O)gm
zr*8^G6T^w{J{-J}xww&#>KbLVXw6lcbbLbEP^_Kxw4@715NvQ)sc$=3h+sHsTL>mI
zzaaGe7~24mu7Le&AX>T(UVCW!B!(CVMeYb)H=v9u>RT3-vzMZ{>L<wIF9mk9v%Z(k
z+$<+qbs3ZIB2tg@&U0Wmyi0WrH1KZ><mutdW<S-M>%N%?A7iVpmZTvh-84MzSv5{H
zR8M<5mW3N^SH5_gav={nt;iZTKQ9||De48e_>E`1K8krA<r05U3?S0@kh6&SZ$j&q
z@Yd0^g5$g-HlD;IO9)MWxPK?bpNV?o!d0&;73xyFpye8%dIoQ9yD;RGx3Br#)vuy_
z(yO|;YMq;<k;aHPlVF25<7HEGq7Al&8GrwE#ZOSg-rSsh{bb&7nJzU2U##+X5f5r_
zj$SkXd<T1MlLUZ?K5CaICQf1Wu^07lM!wRW*CZ)nzxEjq-m)AGC7X&-*+@uq5fZ9`
z0uCiC-X2mtIJ$rDOx+3?Fjdn}wI^8Ph{~<hU8r!s=;t?{b&qrPcAT!a^l&q2s1rB1
zP84;Ghz&(@6?oZ846nwoBXK_^Ta$S4wJB(Jma<v8z&0#*F{L!i^0j3m-T5eS(NQ=S
z&f<p&LN$aP6)Vz0L2M+uJ%3jn)qc&kc0CM>=KgDcOMc@EV1(e$7ewaH@70-F?~rh>
zqefZ$a0wbyoq+cDPVO($TV6t@>o!|faEf_T@%{px4;q20^x^K@=$$w#j#eHI=`K62
z>c=!nCiKKuvh9q6<m*I3PLh*Zh<UrQ>Yk=L=}Gs?M>Fa2@v_ZJITh!>{HB!R>7@{b
zqfFzLUc_XK;w`z~39FMuS{Lxr`Wm&YrgO_MQq2*0EGmF6(lbv&W{wUkld-`uZ%DaJ
zk;pjL)$We9qix0yn~z?LlW!)tgvBjqy|Roylc-$hbzJh$t#9Y%PSH-Tt$ASQ*ULh6
z;izKzn8?tAy0JI|){>gKOgB=Hb?H4fbN`l2y*v*S^Sb7i{#=<h{Ak_n+2s)ZGZeX|
zL+!~&@AMi|{-ERPM*9l2+{^1l^uqJRw)eA&ANQxR3!X1W$Out|Aon?u)zWeYh10$O
zCl4kvBcul{*_Ub=Y>m`KhyVnG4Uz060d6Vflpq%%X+HM8zV<@XP1jr_=*B9|n&!Me
zkaQGOaOv(pV`ibs6XGddunYgDJz@EHHP*%yp3pQcYLMvMYfNl0tgrR#O$G&#SHpK3
z)Vv!^+^y9HX4<$CyspUpfkRuQtA4(&^(G*fcEYS%S-JHE%22;VyzC5|O0Cp0Jm{i$
z?9L-|L}6;SAdEa;%r{OAS5uGUK6;sVWR=7=k?N)I^k2>H3q|s`K6K%KaXPZ@@4kl}
z@H1#hGV$=>)185j)vMU<nrQprt92F#k79Kq+cVoOiD6Hb#a(crd4cKFw2-7<*3^ha
zefE;&+^key-1iut`-oeVDE$?hJO@&^`<tr}y{YnAn*2v+wNeLj{FiB2X=<ue#7U*;
zeHk-T`%*X-br#HT%w39m;*!f_-amW_dCAtd33f)*52T55m~2W-t}ku6OlRyN3T<sT
zqfPHobEaFM!ZZE7lsrIuninWAL=xk=r??zhd2nC-d2afsRj2}b>kpMF=VOu00#}bQ
zF%yllrB57pnH;qc2-WbFYo0B9OZ}|%I)gn);jFxE5$|GeLMQ%BXH9VQ;nEKY8MovC
ziZ~Coq9yf_A|ErT1v7ezPR|FLDCV=@aEQV?7%LIrE|M9cicnn>KQFlHlukn7$?BJ5
z$EntnQslziI}~SW4=O3WvyalbuC`*Yirp!geu_iS-;1xdfDr>pOrpsOntZS=nh&qN
zDQ4=HzM40GOR%P|HEEDG>LB|X(;|S7JnD?`oy6Y(nqP1EBi_1S0XQb&PI;yvV$L0O
z^DewOunL@=){il<J1?;FeYxl`MKU|%=JlLz2`-lQs=Q5T70EkbNRlzf*sJxazY~@E
zl8bDnqSPP=vB$(6cf~%?=s1OBGV1gS4;8;&((aMbfigDd1t1#y{6M<s&)3hTx_bj4
z>t#KEEZ>)RR34o2dwsaa5Pp%eIY4cWO}W)GNjlsmiTbinYA5SN)sin>ZoIr6ZO;U6
z_IP`LTcf}*YZczxD3Cy*v-7&b{h^m$3j%34^%{K$wVqwxH?r<MG-4Rp=9GgYgatBj
zZ~1N7ejNeuT2qc_%9$$7>Z%f0J-+yHrb4(_Vx~6wFG~~gk&b_(1t88oTOgko>eSFl
z*mkFpTU=<R${MMF6&LF3@Y{)}spD1vRSQ)tLD27tl58{vsU;BN(ZG7yt?>Dx>n}zd
z^xLov-ANWEGRs`9wN|{zATeSangkZKZ9%|D2<fdRP`p)p?kE7}{%C)m3Yh;MLjpEd
z&rWbt<9$vSv87(T<|`z&)1jbJUU!pb-oW1!r6V`acEKFpkGD-=MYj<fePW6$-Kv-U
z7swKlm~;loBIv7L4RiwyMhJ5!0Z=x+>+BY|CeG?Ev?0Mz5`|(@7YYWy={R@Pq0^fX
zE6)!sw3FY@7kWOFFNBnFWH@Y9Kdc&^U?yd}+-|IPsvHpHqib<A4(?IpDqjw#Eun%@
z|2hfeU1|ET)`0y=9<A3vk0yh3QZQgcy28_>AUUUgDyM~#PQj0a4t9G}z$5$;F%AXc
z%_N|8{#^H5hrH<_uIjOiqZrlmQ+R?#mVKR$v0e&!r*GW8J7PO0ad~@teVsAMcP|bW
z@>qvn6U>K^gfWF^1bXc-qBwn(PW&s8+g49I)z#n4Rx&sRP`suGalA%i?=N(andX@X
zB6lT@dDTI+*@R${dur^qm{rh6_{@zTQPg@jA@o&TekJ=vkXm5f$l2fcG680a+g`pW
zpiXBc3}6#T!=29-rL<jqTI)5q!y3EB#In2xB=M-Bx@{(wv@@-05;Ga65>ijcVk!$=
zApg&A#|)h=0UNYuv8j6iWX>^D0?GG6N;RRKnM<aOCT?v^k=XQoU-D8g<5v?a+~WRR
z21$&T1>15rQr0+hWvMu3Ns|#Xl|f>=Zwqt$2sv%;EAycvWSR@#he9^A!X)wAJp5aL
z&>ILR$=kU>7hI54Ki;Nse_UT^#!Yvj))ECp4}8(Y(w|cjrSW%KseN=4zCKfTff;a&
zx1(Ub7C0pOP@WrGWy)6dA_hIidr#;rrMs<aj!Ub}=o8WJMLo0gg?(<K^kI~OcLeRb
zixSyV^MzR?(g6oD_s{KOg;!55LO3$5L_wJt^9@Z9?8sk?$&XEMOe2S;-B&NhcuQ5b
zg$dg0_3-x;ZcTe`_@DAOu_3u6bD0*ek3e}Hmjj6c&KOxce&=&8c<Hp$s*0A(ZyF%+
zoD*%;t}*04C5IY!HmzPu6Yh{QB*$9(x<}jkSw5T`q~>?iGkEc?t8bNEs2{ny6#aLY
z#()X}O}y_5gGJYd4-K<PpEDIgS;IphF|beHjV1JmKgLG9<KrW7(9Ua43Z;@ISD9u>
z;k{xOx61q!H-oE)|4rcntF=*~HSLI6<SohciKWwHfBnh$!6iAi`TgS!V;*M%_qeSM
z9>=vCF%53y7-odM8ubcStu8A-3R?5RJMXh0mPcwUkkFE<_CL%z_Y?jkfq7>=;#)`=
zEy}hs%N&#|n0VrF?Ru0kcQgLNhV2{g?p@zFJ6psK$<&fLu(tbJ0lbQP6r1w0O?I~%
zIH=&K;YMv!CM5i#eF=|mWwXpP*U@XFWRt`{q018>|D~64ZsZ7o3Ks$~a6+Rm4CRY0
z$mly%PPfafIK^x68H-_^@otleCg<m?CEsC*+SYfzzt@Ahr(x5NvIX-Nv-hfZKuY#|
zeR2jpjtUz&dDS+ABYjx(a&R3|ItcEzP$l9CyJ~adWW-SX{nm*Zy>EU|s?0O4#wk+E
z0b2~2Si&x4<&<kQ-zo0^?_RYiB{IMMG+b`Fl7lyegqoKLg&j;gF6>5~wmK!_1bYOy
zHHd@@`}i??*BncWNv}nNB;OHB%_GpGX2oB^7fQSe8%ldWFwpf_lCuDX>gwzZ=G9V#
zrf-2;lz3OuOCvHw$*zW1ZlQBuCy%FoarFC?R3=h~^gL1z6z{yCAf(pmt!X83%HKqm
zDcheVV#%bvE_cDm&+~DY)<O{Sy`rxoN#O*GbLj{R43r<2Z^WdBI$?zlAj5@ahzd#A
z+Pc9vVo1u*0;Wo;r^C&i9gRVgFy)%IMn7sxOFsaNdp-^Sy+7k;-&*|F-J7b9>*?rb
zK%sxGqQWGOS#{y~@lqM3XJqR#z%uYF=&K9dm?j>OpUvGL3JL20RlV4K70t<ewBqBn
z?}OW#15`<lUjppDE@FcWf=D95N*woCv)`4~Dc-61m^D1Gxk5@HMoU3=At#UYlcg5A
z%;R-S3XTUy5^t?TzkWo55!y79c0#{jqf2;v^<6B}A@6}Y*B32n?y)j2I<JOWuYUk{
z`y+MHOIW+1r5U9WZPx4joq+Z0B<>v<>8LQ}PAo5QkDzIze8i{rzD9Os_^^S1TyAWk
zX_6God__zu(>J-N)V001dkwkqmQ27AU=JWCvs+1kx?p61;P~>rD}l_S-#WNb#j<pl
z*&0ldJh-jHCk5#lW`9#X2nt*!lM`YT`H-sKGIgnyy4BFYu2H(8RR`W?>Q!Eovjqv%
z0O)VUF}u8583}n|Bd~FW3PQ{9;h{9NX>nMZ-Y@<ZwU|Zi+ZR3dW^P6t?KAGw+$Gq;
zmve0kHIi;4iy)0OQ({PTb8ZXw8~0h+*=nbCnR0GSG`%_^lO6|YhvF{OfeB6%Q1C0%
z+_;|feJNB4j;Z)i7AG`UL9w#iK+YB|Hx|dp&-WbH&MjdA{#8JB#jgHZiW)AJ;4l%O
zECIk5w#(;^@@So+<3brNb8EV#t)4)D0>BHbBgXNEd=)rdYCKc)p-h(m%}-W%`P1{r
zG%IPv4*?ck4hnq}72X|Zi9?)T=THN93)Z67E0(UR$Tn<{1VyPkhdO(C-mx}xETOVJ
zC-9py>+>zqgQm}ESg|p-V%LJxni<)q`RYR+#X27?&0i14e_2zJY~mWWAmf`l<~$M?
zWaD&CtVU<1ZL5;(*(9-+Lr%`h_>6N^2Au26+SC(|p;{0PPK!S$-o%d4Hh;1@rjA84
zafUm`<AbZ|HdXpKv-e~Tlq_`tddap6|Euy>4f?ELgXXZM<dBhJW*n)uG)7ODyp><(
z=ZVU<kXF3r?J&nNyrI%tf0>h7i$pY+?N4g4Y_ENWum}m!LA!ADPVO{N$CL;jXK1%L
zbE#a7C}eBRL>&5?Fu)kHDo=o@Z&WUHr3d^QE1hOTyT1plRO)ezA7=BjnNH;{NP-}O
zhYSFGXp{+=_NI`9yC<d;<l?p-BE0^HMHKHl`5uviKHCtk*S?*0##0(>P<Ak(%N5z4
z?nqTXm9jv{YJ{H4bjU-x6`~j@x^dzlZNZa0YyM0(<-}|O=K12rO4BgVn1RTQ$i#Ne
znd#yq;)pH5*9%rlut<^1%+a$@g|0+wPB0zQB;I^!XlQ?U7w(3^$Rp2j6JZ<77%;vQ
z)&EP4e>;0^3{z(x38gR&bTi1rL}RbE#lQ}aZ3|QosKf9|R&TgZY_e)BP0|KaLqB01
zhGuS4#HME*k&wwD0}cC`H~Gk#FE4oEl{hwHu8|+RNxNwk(?k=eewsT6Qe|H5;0cjS
zMgCris--PU<C3(8bW=OuG_L@pP*Mo)rvgCjdhQG})Nu*18+S9B_NY(1Euk66!lI9}
zcF6KpUu~-XO8@;5(byEZsFKdr<_a-YdD`;>gfT}~doQWENG0%?X|#{G6IwySa14SA
zqDF#v;yZBcXHZn19@jZ}(eVQIqUZb0tx_yn-n$VkwN$=XAxp6>gqvUM^`iGXF#F{d
zPM+L-bT#kY5vo1`gd0L$LXiZq!sU-e>RoPD+FkrFU$=sZ^)G){A$p+{WlxPSi}^TQ
zSYW~K(07lE#3&#*y!*)XH14ywCsCZaWZ5>ki?q+>h#Z1=Ap~9pQqys<koTKd{%_*m
zy2DTJv05J;f@z!EG8jF~k{siHuVEn<)B7?+2LtRg?}_6>>L$F@>t4?Bx({}~E?HLC
zt*a#H8xc{KVQuxZER}!fSNk1M?)&Fdd(#jYjh>Oy%b;kpr3MxxlIj6uq0)E9CR2q|
zUv%FmDV_arse<X6SL-AOebx9B!VHM0s=Tz}AiT4e<*cuLuCJ=h|GSJhqbaaUGySbv
zi5^N7X`*ka-=ZG#ejY0S+ZCC*O{IBiYdRMY?o|zw<+d$-V|x-N+DIJ0YqcZ9y%DWh
zS#et^K28^gq4~tT>9kT;%BMWa(?0H8;S*XVv<FlWq&#H{77vbc=UV|uUDG2B>%a{N
z1x_gWaVd$BwTp*Q%2umV$*r&YZM;U!v`?)Sr|Tn(_jxo<vIq`)KqK9cmLNUAKoNzW
zK3{Q~bBI|)sU=?TOlg<sTZ!yZeI8HW$n0uPXt;ErD6f7~pGGKh1X;(N&D>R$yN?b)
zj2^xM09|@w25;=Of5Hzkd}!B}rCjVspcLyI+;=5CNIMmuZ78}`5^rkE!22=q%gywA
zaFZ{`_gGPCOI{Qp7ZX$+&Rl3Gt?6jXP_VQ*=NdkjWqiLlPhw3^*a;^|xXYKld-bBC
zFWtm7xQE{+cr{E`ZUeB<rSRusmlg1F=AFhfy2K6kT34H6K3qKw9Noz{Ih=D5F{M2O
zpj_LboeXm0NNdr_BxJ#<O^_KU`f2q0^Ip5PbkWM|o|qf~%|YvO_L$OI_u$n)1ctmY
zy}7MtBfYteXUQVXFV@Tk$-OjmpI#aL0PV%5y+=G3xKNx+cjZ1p4y!18<f<I1Fq>3&
zJE6Jxb_KTP0R;>Xits1Wa`Y`md~1>M5*)bq+AdI(RfOVwq(R@qQ^&ZK?Rot<!g`Rb
zUcTdM?lDv+oCthLl<>nvwcQ}-%h3gu8O&djp%ZJWvDlhE4EmD3F@Y+Gi{)IZOGVlK
z?|K5f520D9k8q}qYy7@Ku(F>RyoNHip&GThx9~1a^ylr52XTwLc<mHz4>}#8lqtkZ
zY~_kvbx24KRU1A-zQJx*$77@nPUiFFIMau%LhER(uloh>H5a8#iC@SRhU6*TCl5aC
zi?kwP8d~bM8lH@dJI?0-<d{*dF=F%ckMQObI+-kX=Yb(GAG}RI)`)=k7$oG<#f34?
zx$C(jv^|&CD2cq?d08=C=WETcCEml4TqqwkV;>GaFCkwi%>zE0nT%t9fs|p~JLEpZ
z4jI6ODk;WnOz->OxXp**+Dr42I0>eBQT%T>?%$Byzd!#C);;)8J9gjy7swURtuy-)
zYrdXbclHH7>}?i&b``INk%$|Op=32p^p29UVrR{J&l)M-SB1#rv%bs<Qoi56N*f|8
zO;1iogoV8=d946g8vOlH(oC1N00rqauYBGTBrw#`RBL=oCI4!VW%w4_XjvPdk=*B?
zqy4w$<u7y1SLy5DS|*)}j5FmMPq$-eL+M-_d~YOQ#QOD<a*Vkvw$%~UU$HqQHUf;t
zGqgTUi$T%|=$jPl<b!S<8cW8yRUgONnBYe3ODc#HmUZ*kujs?_R2Ql0LqK27rdrtD
z=hY{@DCmJBIf^;|o3d+UMSa8fcP^UwGt&mVt28z2Q2{X=Q35H^-ODKBf<m4wmo3tY
z#*x|IWt^CXY=~cf{#4Oxs3^JyBEb~<P%{B8T=N;}7?wNHZGL{o+C_~I2rR|z0AdUC
zNK=1-B*zqQ(}QZysJojHGr7|9un*MOGNJ~CNI>_#hhx#oO3;c0PvO(2#AdE!9OdW9
zJ0RHKL^r}qsjB`ceM^&`hc&p~AQ5fIwLSZt{EWlW;M=$5mHhyGSOf1vKVP2@gTjQw
z6YG8b4R`xm+m<!t3Fnc;e&r9qg4$14=unSlbhI#qcpj|VE=SA9bZOtYHze_yGX%#X
zd6&>7&SOn2n`^J*&+C*-a_1K;nxpc;NJC2>haSG9&fjHd9?8Az?A-7b+H;HK7|ZLJ
zs*esMLu~cih?mTiY-yYvAo$34-oAVIi|WytxNZNYZ{_W+p1e$X$3kV9I!kV5GkEv_
zka;-VG2?0y@qOgs4&e-*lAOoetE3W75jUgz#-vM+(M%m@SLMrYHw&!BxLM}2DUq$t
zbX!iiFI{h@q+Mu#`T16y*Rp+m`D+J(9wEi66}TbsU!cxQ>?dYG?H9ASy$jwiki@`;
zWv1H`KzPN8uVvm}i`)~dW(2RYVwxpg-z2Ke$qUtRI`{40d&FAh>4zjr8jwknza_Do
zgw&Bz^@~n2JGRkb*3QFN26C3i>P&fuu;q2PGv+QD4xSBJ=g?LIRcDQ{Uoid!LOG6)
zSrWcla#7jge-&?9G3ZfXVK+#dFc(x;wEZbzohiTKoQDz}?j&GfJ%1VcrrhgG%fh!a
ziNf`0T(g#r+CxWybVm6m`8&_#^mD1;W=5)#h7T@AQANKN97O^$7qoc13Kl;$RK{85
zU+_Ekap-ged*bA}x~uDbCQ4yqyHn`pE_D+8oZN?KFE!Y?*H2p9OzzhzlD%)~Rj?pU
zG7*aR0+5~!o97z}G5YrIHGM^=5Wfneq&Orqz~;<mlm5hJ=Qghc&GRur1XmC^<O~X4
zTY9GwFVPmRJY6W?0<OY&!$*ETF&_~1`=yYCgP<C?(iOhHXPI$|E1WTvr}cRvQ!Zr)
zNt}xJ_sfr)!qdcZY#AsO(K5H@Yvl~zlH{V*8os41Husn72D-f*{H7;>E`1Q=uw391
zoI&Jq=6J1C6CPdv6tg^bEiWL@@RaG3kiPh|+<LYB!?9uG)+g?vwGWVM%e?F87>Ms7
zKaEKhQk8MDdJ$Up;};+tn#J?O`4I-$ajCbhMsqq<>zXRCT4p(HjpIM$u5oJ<Sy;-P
zZ3}BkC+=J(pQu-!=6rZZoxwrrN3^XLwld7;!$4;kYkg9MDfdHC(ns<Juv8!p-7nvq
zTQ0vPQxa?r><G?Od1(chZ&h%edGEzv@2VY%o**CpFz*C+czxZVNn@?m>@S1l+H&Df
z(M-Z@BdJ4s8pnu34GW`MRTTgQmu{cy%o=U*gCz8M@Ot5SXvcbK+w1Q}uJ9}!0J?73
zGj$JMT3?!`P7)>Rn<9D{`WYp9rMlpL1d;o_VWu|ectq?FYcugVaJD1*RJz^~st21T
z*=?rHgL<lcJYHIq+BKf{$U*tFlWk~sBWt1sJ6OTUJ>4pvIlR)Lx>3es*CJ-66X$4Y
zj3p5;4ifZ#C1DqKz{v`7_4#nFCL6AxP8snladN*wN%VEGV!P77fCT0TK-=>cp}Sc%
z*WAO>(*AtGpBa1o-fg{ppzAz0c7b{W5D$8V^n%NH&IC|-^jSN{nSJ)zGI?_1PkM;F
ztRz4ER$XM4S=$%rkTbuyyw7S)83;atIuLV42=<91CMYCQIQ0q46(4A-Kxz%ateSfU
zOvK!CiZEfx2Rn9%P;FTD8tcnFGVEGQSyaX%uoOs~`S1qC*YrEK03u0dOT<kvBvKgi
z$og#5RxjASrkb5+_Wb@#Hb={17Gh^UTdS>O;jAbY*X|(0G`y-`ZMY!hZRJ=|(6>Jd
za4?=Toh&((7KYYpX}`zD7@2TXoM#3nOhFjyq9v=M6+1e#OnB7J`Z0#sm}owszrm#^
zv9S(FyHIvodAWPPsQS(YOe1R)YssA6lUO5)dIU%YFutJnZ|dsY@Kf<|lewSax(|bL
ztz6bVVG5oW2D3bht=;O$%ur9|PCm*PEiE)bE@pBs=p#V+KhOyY0tPnn9m(*|>>>{M
zeIi*MCxnwqBnu_o@du-}mawIs73CI$Jzrxg#D>9|Pep=vrs`lcwQ;k|T%R@C5{4m@
zzY0%Y#Br;2b&kr@7;nyu;CB;oM;0&#27doAFMAzFOZUyKHj^!V@SErAF--=tprWSv
zl>C&Q7DZz7)!dcy!@|&`YAjc}$n)z+E>&4IErbzNk&RiH?F9?@l<$WfK;&T8F8_>J
zO_t+Byli!#b^VeqcWqT2xw|Q&|Ir>1LR0c7auX<t{FNu4aJ5g#oqHM2%`w@wmY3l<
zCa0fYOq`!DF9HEVzJTJb+uD(&22uU6X7Y4vVEw}<{`y7cEmrY6S`yRveK$VA$r`(@
zq_M}2N}f#tsG1HpkkTg=*RFwS%!COi9Rq*-W@4s-TwtCZiZ(skX|McGA9o$^R1>^(
zBaHm&pV^_##VMvg&yJ5}c&6jEga7BxROp9c#=ROe;u}79?|fc$9IQY51(HswX*G2y
z)ATf){C4`BX<DSq8hkwHzr9!9{Wb&Vyh?J&6a)|2DXRR~K5=MMFC_4_IbgVT>L+wo
z_E50qpuQ0qnZa&=Q#yBku%f%Hl@Q>0dnl)R*x|6(vMg@Il{iG4DS?%)9+mWp)g~(C
zM|Vh14KQ|sD_g}m$Lp6nT<4~`P!qJ&P^**OHf!!&4eb)gaA$67pT%`dpIiU7y}^*q
zGi&yaW`0Zocf{CKV9a#B>eW;PeM6OdlZL*Eo*@sI(u-`W%=#Ssws`{02q&K7JB&VR
zl~~|O_Hy%^RFv!}&TcehoXFS5tsPN3yeM{ogQE<&Q@&=-m<BAp=Ae!~r-}1>P_OHB
z6L1L*_L8O`8j1H827DIeVeWHGUW$zRg+Dd)6<1t8e(0Fu0`p(UOPAGaJWsjdw8S!H
zvX0DAAJcz%^-gjLe4|(L7l@9hL<T^zbKvx35YP69a*<=35nbg+92t-{#5x%5ygN^k
zyi0YZl>a#j5=2PZ5ELjqXlFeejV|3gDcGxBa@8dM!4o4i5Yala9Wu^uN+X%L)QQ$L
zMiyM|irfwDo$2k}s-NWgU80>|e|dejSP}upAhBO#=XZh7+5fqr>{e1@Cc9etDBpL!
zIBHggIFy+t5CxRe`lalRFMCrzLevYaDZK+zpJ92u%srcP!LIspmtJA2(>H@pNtT{*
z`&EK9edn<75Q0y}kqGcTMKL8w1n7(Dt<W>P%3>WrVluG+Qe)AMGDn>#6V40e-3c%x
zlu{g4zT>E3Y&>tX96$CX&DJ*K))bldOeLnnv|!$LHTLWCc8n$9Z=h#-B`4<)ugZCX
zzDML8Y?r5{`R&)H^mSmOWb6*R?Gbe~)3C!JO$s-xa0d`mT-B<w$$d_2_NEtFrQou`
zb*=6B9vr5XFnL7GM<&}y8FK#{IImctikDIGA=tCnC&Yk2P^c-Q8?@$>)|PPOPq)J@
z^LA%{&B@p6RDU8&H5;T)q{)!xqidWfgzYa=*8bP}Q#(hMV3d$+Sa7}gno!E%7VG1L
zrpVkQFSE|plTSBBbwaD!8LE!YXX3hY?B5&m4b9}v$J-Jg>AD}KGSsy%nWV@a=NM0K
z)XtEDg-LH2o;B)1FH2#m9(+gCfbSo2hHN=y@?ek;TR8ij(QT0H;HA$iSDcThn~<^G
zib7N^x`Avj&0}>1y9ksF#pHfD-Xl54DNpdxRl@Xo?GL&5`e{4jV$Ef~RDpacG&hSK
z`fb!#(n8XO#1caVnW;7>Etkl^&buN}&*d(i?8?zTf|w8)nU}iWO{DvX;Xw5kXH5z?
z-FdqN<7(S9=KxEitC4;CWos9cXNrs%pfh>P^C|jE%hVCLuolwN?6DA-zBqe)!8gQx
zyZC-Ai}$)%kakUo`j;x$JX_oeqZove-<GlV8vWE?Qa>R6#xCPBF*A6%V-)}qa*WjD
z%`kJ3DyoHze|8G@D5hjF4iYGi;JzN%*;=X=O`kT}HtQ5RsEk(bXgi&Yu;L1WBtFRC
zXbE0Va4HO!Th){zelsk@21#rTi~$S1NU&o|B*TSV%6wb-X1O3B8j&IahIQ}QQuz6!
z!0L<$a5Ia{W;N*pxaK)8W0)W}IG-=RTu4(Vk7@wHpBH5B3WDo=BPnhQd+cD;d~$5>
zymEPN{tKi^{-@`UoiO4!tY-yob3$=flX$}oIc?(3kHd-nbklT-5En2B2DevwY{&@o
zHL2^VhQxy%Xj{%q%v@a;)V+~YbVSzrgP1ryA^}wS;oe0}Q;?3t_SXo4M%SBxFW|<+
z#bmx6&W1%7NUso@${gnkc_#XS%WO(|>%FDLYwcd}wM(#7SR`?gA!>SO@#?AAm}cpQ
zUc>V3gDBY>50RrG0pjpPk4f2DXbaU3N^kJ+{`dC}+0uLiN)zU~sN;3L(}Jbu6*SXS
z=PU(n&58ROMqR|{akbowIGw!Pxs9i+!CTc+%!c(D6PyFyW2UqTi?frxWT3Y+k=+Tr
zgorUx$mPPzdZ#|jLQZ&d4Ob11<R61ixeD@yqB2YN5@Te_%#$?JGm6axmo>c#%vGg{
zcu>3bowQx%7ti18pO$I1)%ORNIku$2u|s8zOkErhMo_{qGCV^G9O;LDlvIxR#=`T@
z75|;z=Is`Kp3=AUU?-<Eu|L#~8#bo5GnA$c9d#QKE4tN^26m}veENw5Rv^5B*>xG0
z@8E?%po=kDu`<jqfoUG_WZ4$*{4&+Nbg<HuTxxnJ)F5TugFE(hT*><Odziy0`zxVp
zU9TbwMY(Gz^KnA?*xKdv74g9WljEH=-qzgL%%KL_H@+=F*JEGb*b~eZ?L$<dHo=Eh
zWd`cZ;A5+tFs|J&7HSY`aOX#U+;Ndh-06<XW_KlR7(BF}`ZVW`)f++MFld{VUe;AU
z6HT)5yI_UnaO=}rzvk{UPIKX}N)(QoqUXUnLVA+qAE+%n0d*RlJeFA~)~l1{$~0eL
zdh&3naKtjXK?eS=G-2i7(}(V_uC8W21}R`#<1l4NQ(J};;C3JyxR`)ob|;1aEe9kF
z+d9zx0woJ2B>;PLpV*&gx?47m8m*KCRI=r_{@e}fon!H67&Y3`yCrQe_hHH^n1r|X
z_fS|5JboP!fZ&F8Ik?!dsntojAbY+Lc>b8M>DgVySN?Dk>`mG_$I2B-J-t3%2_L!*
znK@o%d1D|!ogjg%kMzPu+Z@k@-<aR)mo#&k1UsH|dbpc0`>~-54+BSI+Rdo!XV}>N
zqu<G<Tk!R9M}f>bsSZ_5kd`H{ljSW-jvJk8>hOY9pthR{Rmf({>cF90R2yqALd%C)
zlwD7O;><^9hQ--d`rHGxJ+~sQ-xrALD<(a$c?0E5ipr{JR6#Vpol)||qx64(J@3(q
zR>B&>xdZLiyx2K2b<WV`Ezv2w1{R#9?dWr;(l)OIl<mb?3RjoDTB`CV`c?KCFlQuk
z&S)IAPc$N{E=t=)9D#f}PSl(*gWG{BW5w0aT)+wZI6=|;sNS;0em{3hTav*SIg4QP
zeyW}oWJVOuD36yF=amjNj>C}K#?PQ7K;xkC9qJNnG8)`TNpP&3dq&W!Tz?F6-<x_S
ze9rU*9IAz>lX{lXC$F?F{n1(yoMNfyjrawq-;4>!O-kxwxGCFP;4PC^PcJZMt{wG<
z;Cxj<m%T)t(~1p!C=0SLlUz~ey^EGNB*Pt_^};ru(wCf2Ns^yO4YwVt_V?>UJsUBV
z1jbG5O8)PK#TPQs_4$P`(+7r;7UwgYj^D^GBRB3Bb19`2POJyO`dQKQl<K3!b)OcM
zn|F{xIjJ8dKz%K%cns!Oc*p9%HI_!LDw_+3I4O{pK{YVy+OYbhr#O`=(SS5^DbV)$
zKst&I$E!#hKkdu8bZaTTnXzFD5>J%eD=%y>VW`&!=(YNgwiaXAr|MreeH&3fJNw*y
zrAXx*m_6xpp$CzrA8p>YunTq)hZ51m_L0s~!ElpJncm<eKA-)L0zm0{bC<!)K9#`1
zOSA(HfY6C;`SKU2Is~vfEBIWxUKrie{(k&XAfKVeY_8fO<;UI)7y@q?O#Q4W@Y-%c
zjJ{~3T=H3BiQ~DC4j@~7N#IU8o$A(99$`r*tF#{BYjTR#Y(qWAi5qTrCWxP-*l9ys
zm%V)KI-GML-}tUsm+_|AH8TFzkmjP^wMnZXkbnb4eGBf_r9nm`#p;~G`iM7}^%s6h
zM!1o1p?ejh7PO04>QE2vrOFFP#OA6gXhvWqSeUS_HNzvEF@Ut^FOYf0gpH||M*e`n
z@*;0!C<RW!=GBO`rWrt0Zt^PA(xh=uIJE1v<E3Y3a+^mP<sIA=iOIKd2GArOa4TAW
zcgMDCW&lN9(^)}nRxeU>l4fD>CpDhAW~-{YBuwURX^vwAGuo=A4d2{+>jQ3RtJ;_5
zI=pd#-6608ZravheSpL09kj(IE|y}Sr`9e)t%NSYIAyW9xjXWMmQ%f(3lAG32g3&M
zY75DR;ABOrS;L%5hLmM^(d0XgQ1CztqyiJ<InsH>DR92m-tpknAu^74<6-_62(og{
zXY=Afv$Z*)J+s`$l(%_`dKx?ufr<SqFVHNNrK`Hhw%gk6PFynI=oyEZ(V6WUY{LiC
z?ho9TPfr5tGBE|C^SjwO`eL>%f117{+OaZki|QfdRq3oSaD0%}>Ty;jN@#WAcENLB
zwC|<(U6Xp?&5#GER##*OeeVT?z~wL4>S3gcC+j9{m0>3JulL=Zu7bi@GMl~#{NOBb
zvX%j>biae0XTVX+Fot-F8#tW)FZSL7sE%&iA3SjIAVGrrA-KD1g1ZNY1Hs+h0>KIH
z?(XjHPH+qEE`b2~pM2ka_uY4E>dm~V`qxy=OjCW%>D{|~ueE#iX0P8~G9@v8JHa`t
zE2I>)PSw!LT7Q^WOIJ%duoMI}DKA0_?(iTE-|~JVF)z4ojk5L-fN2w_x2fPVBkqxl
zr`rhh&uE@t^xw)r6Y0`kedC$f5(R=$aCYaIioqLH7UEbP(}RB#6*wF6tMSnXrQz`v
zlvn}@goqXQ+BH7%v(#s~$gGjqD}*CFQk~@V2se<>aiCRn7WMcY2`vvlKxEh9$vLsE
z<YWWXIG<aqkG-O2zLGes6D|{OHgeq?`-YCF&eU$$x<eSQ?Es?vYRfiP>v9-1W!^Pl
zUl+Ko+i32NMwR0c2+T(~9cl0j{ODlo+dsNJEMi+{?HCxC7*E2KRyA~$0<pb?7fDC8
zUx;^le)aGv+wX$bdevv}mAE!dUT-Y3EY@p@n)v*>66_MuCIh443de1z{;S}*_==8t
zP<IYKV$l%0#M}3W0*;o&;D*c@+f;q5rCBQXKC$R<IeJRibM2p58vlL8uV_?rSNxBY
zDI9ei1^pHFq&GS|-#TA@^sM1>B9I0&;|{_q%{zHAVD@OOH)h7t3N-ZB^4GT4N}hhD
zpWLk@PLG?0nnnWU*1a}9mqX@gJq(a_pUSR-COJtb?KEu$iNQtJ>pql*&cfIc`h3`k
zH*a)ms0!iSD`~uViruE9ued_!cVwhE!pG<`I5$pN>8n>*>#eDK==Q&@hazc!8l0kk
zWY7)N{p^!l%ud`M`}G-5)_zS2^^;YFeH;M|DY2bAE7UQp<?2t+$Kb*1xmU_K?e)_9
zGW#;!Nnv=>9Cs;EG#(vd-dWw(3ka05xHFSp8R=ZM{%jhitD?{__sI#7|Io1IW|hQD
zfqr;Z74<`#@Dx;(d$&FYWrh1yw4^TiiF}~VSN_DC4berU{0ZD|xpak^(e$Qv-2ykd
zK5;)#aAfM|t<TO1;w|VJueIAk8BLmX+g#dX*?0gLfJr!c-gyl{#A(x6_6`o~_f1W+
zizabex-u}0Cr##WXqoL0wjype+3)wRyLKiX^$&I#E)F26$TK?iOzHA;PoAC|wRY88
zy(dfZ6p9ZYSm+CJKR-?*f+=|PjATnF{3b>~@Fcx87Wa$9#5J?$Rxo4c9FZC8<7n*U
z)ST|u6o%7TtjeWboX{T-PV`C&4^w@Tav9@_gssa(Sz#lWxF#|ty7<B|r0C_PcqT0x
z^L|)UDbAhJ?*(WYRs*!sv_ly-(3?KL+c7cVycBoOn|r!ATD++C)!%z@$7@V&Pkr#e
zjg)sw#H*yLGe<|Htz-nFH1Y3{?ySC35!W?oC-C8CeR8nqT4_y6bcS&WC$Y)mK@d~l
zC^NAx{OL0|I`}SNVPk)kI!`YocbgedX(@6U6;q`t<>^T@uQ6l6n@;Cw;?9v@$mYwl
zq(`MZmTBj}JHz0DaA@cz)HmxE*sb-xGOd`1O=<crWxvfmNBi4@*$sW0osx7?d~LcN
z%Ybty%%U?L#0DST9RK;g2}g@#&1L%@;W<CUI8@gmKb?C$0BT59t%V={$HHv=iy#3`
zL!bh^wQ+q*;)Yqc_w{>mv>Ruurg3+k0tKj_)=qFUX|hsI4=p&c^tJ8L^gV&@(I6IA
zEB_HH|EP2o1&!5L0{s>%s?Dd9SI^9kS7~bAAKO1NR^?lkSr?S9nj4tcu_N!zO|+Op
zpY3{uP61sXex7<M8G14#wiK7!_vKn_8h2(|R$S?5mGik4#cR9|8*CF7SsUUW5)7{}
zSJ&D|63i&+J6N6s#0reJRf`aoz!wu8Jw;_%7Y|^$#yrLh(aM)K`*+~7#zi%g5)!k*
zN-r~=K<o#Dm%O$4TQ{{9Z{0c8KgRZ;l&!8Gf0M(MVlTAvIp)%Uf>E+kO0XWsy-GcN
z{jZrRD>_tqJp@Zi3-df}>2#u*>|{bQc)S`JNK){tKXKMj*ucLF{hwwNXG0rE^2mRy
zseM?py?uXVy|LSCqOH0zZcNLP)mCr3L(g{TCX;q%H1;X+^-2HC__E_7!Jgj^CRXOt
z4|NyncH4*qa6NJ{|K|=ph*NwoG4U0@MiQIF;-&e0Rk57gv=$UalSw|G*D|i5BI(DK
zJZ{43Bhk%2_K|`6XtpQgdC0vdT35PV{udRD+w-?|ZiR?q60j#GKpQ+H9c%78QO`w@
zttpga59{<d6`KQ)`9DLsmUS+aB@zJseee;<-mf8GTo7Jm;mXPzRg=bGYPIAR^lU|`
zV|l*$dIsz)NFK@q0}qH%ZPuRs*SFnX&9AEZ32(tghI*#<&f9cja+tr2j+8h1S5J#(
zJ4f~!Qrj`O$)d+UasFtsbL`f-ecJZY&UcGeyb4Zo&Xoe&T3Va4dYA6vA!A66zR4FO
zShe`ZDohZq7sTOey7=_$g72cCzxd2~z)*bhHVfIj#GM`6hx77moVlQKt5$v);e+M(
zyi`{ED4sh#UOX?3ZN4eolO(Y6SJ~O~ahCG?KJV53(ANqXl$yvhvPrxsx7D7?F8Mi(
z6$1VG(Z$7YWJ>OK5G_Mqfi@d08=&@7c-QvctUP2pfI1}wU96L<8Gt=ha-kC)Qt2h;
zTw)Pp-V`WNGiM#^+!8x2&6rOXif02&t%yLvB_M%!T9)xM$guc06Lr3v-ECH8EMHTU
zKU0%>9LBE^RZw(oYhL<(x_IR&Js2_xg<a~n;%C-2CuXW?YBo&^$!)n-(}SnVHb&AA
zkThI;r!6;kH(}bxOVk<YXyR;MU@?babAgx1V-W7q4aph<u@JNmfTBkAT(r+NTM5&i
z^pf&~y~qs9G7N^*mT@NO^$VCdA9vsJpKZlb`=Is_sgxOj3s7s*S2)qGYO_7wEnC@K
zSnzdE$~9;G^ohbF<94NC<AzR0Cl?ym|KXi5LLMR1V`c+RIFmDh04G_V$o__o&PN-<
z{#kmYQ=s%{GX?d?F`u!2oVKd6N5pl9TD!2V?U|nMSz8y%lzD0Q3G@KP@d@n+qS~X(
zmo-&C!Rv#C3bE4VO}9zD3pjmkU8%C8ID+ClJC_k$NbGX7Evp)_bmGlE^?D&RxAc>h
zj)A>re3PKb{0E`KZW%{s{2yTT&#+**kamFP?sda@pEV4I^rZ-vEuBqF41m#Fib#%5
z*K+Yr{j~$$Q%GTE^XZOz3g8CTn!P<ixI2?(BWmc1ZFNq4-J$TBqN`p9#Y(-tgULkG
zI?IbBk5r~m{kTON0rgX*xYTC106eh|v6<RE@+f%Teq$~FtjQU1pN7w!u?(~oV)+Ku
zoYg9B$G3o;<7sWUMK$A0mrU=a^258L=-i;f4!n&M;_RH@BMRsKS?l!Kw%})=(&8<m
z6PZ!<iu<(`$1;8O@Mv)qh_DUT+>RAafojoLdbV@S+@dvd>^P|!+tA$+ACZf=c_o|r
z6maH0L4Ee(w0gdHL38oq_4*>Xlh8TMFH`(;^!oM9i8qr%=HwfDUZxbMus3Y^hQa+~
zT=ZhzGyWTGmX?|o-(4bSzaY$ZzG(*HeLlDFpuYa_l-}6-bobi+WRu|Jl*Vn1{iAB4
zIBg;(#V=CEE1O!U`dADZT;Y%k*FLRtv;pzU6+unfmJ`HfGzFoH+2eV)g&q-x9pG`p
zKy9>j;cFk`_+WfLt5-zL<EW1jNm{;P9#WaB(we#~3@TY!30kye*!2@;$eleiA~6YI
z1_0@~hL>>H>;$lsb+hiep3&xuUVPy3Oo}X0i-I;KFWVcrJY3SMXjf$%LAZJg%<t7k
zcblaoWr0&k5IdzAb^-G3*_q(F;*qlT5vufAIgDHo7$ENF6~^bFP{L7xWsWRENL@1+
z_(#}pp)=Gx&0nmN4k6}ARr)uq{GYsiiw+&9^0m^+wr2(~tW1$~zq{5}y;tSjhBxqV
zuEfy^?^oWiz^Bt2D&NrjXj!qs<8Mg$A$cF}%^<G0OJ*K_T*PAWA{6}BX9fH136H(1
zt=Zevwvf>&0LHoul6VeSx4Yajb~l|3V~D^bzUj47-*Mjdk1v@*iq@+390wDjo2T04
z*}Q^d$w!95JTroaGJFtkeaUw%E&_;Rl9_y4CJ22w6jE+|me$Xk&YbTc!>73vQGP8s
zK7J$F$1p}ndj<q14!A05i(t*l5wcLs?u^GM!g)E3Tqw^`7_&$q8*zgrr=3)BftOYM
z-#Mx<wO2Eo_qDZEzhe)uhcYmK4y}YC8~?h$vAj{>qhnxjS0!F4Hnj4&rDWZVWQoRj
z%+h6%jbMnJotzV4KqIM-b1RR~fA~bE)OTU$aAsIfAUJF5MWc7+?iBxXL0(ep?74|u
z@JDqfn3;nMW+4#NqzFkrTNA`O72<7*npLI^F|1XT${)ZSzj};YZEJi~XBVOdhYapd
za=y&1R?I?3I?a(Yx@z$3|2B4?7NX?R^15Bz3$<EuN7+!U<*TRu?C}J2eQlq6VZWnY
z(i}2JrfWG!<?a{Xwqmb@cd>G?#O!CaboJP4OvsmAv98k==wFFm{<35+T844{D8fT=
zJ_Yojk4h}IJn>k;&TUnMSLB?1V;~QoQh&C4dw`Yy6h)VFz$@71Xz5(=vr6aMr^g*D
zRp4coacSGElH%>8$64g$mU}mS`*wD?eB1mj8oC)VM&js=48#hlA|f`6^uxgWRFqLv
zRn8y&)0`XMzq{e|wN9oLEe}*|3OC;0msw&bnfYg{0ib6k`<$Ze7x(lO;47RLE<ai$
ziP>U&#6YGM&ry@8ekTWU@zRA@3ogZ9RNXanRf&;^&RmcNxGXk+O4sFkmSt(beT?{F
z6demMpjjg@p?M{6w~_MW*RKiAi3?k@kb2JJg779`W*$(>5I3QE0aj+77O`Q~%Fn3d
z<C8vD{B->I2Tqa|mviexbeKyyJXLNgmOAi-ab!`PyzN`_r>2m0x^i<i3azy|&J5oo
zHZ%bv+6i*W42i^JTnv_x)3wdkX?_Lw9q-TQ8~2;Cb2gv=n0Dd!tt{lb`4)XfChOM|
z&9}V|l^X<-<jLbTWX;A1H}446P*X@9Ke)(2P=whTNFFK@)vgMhlhW6Uem99eK~Pg$
zrZre4Y<9V7znyad#N?nQsyYEeYsI2HRpbWJduX^qLcQdR;fo`#iBjVU)<01%Yx1t$
zRAE>OQa02tI1d+T(+M!1jC@r{oD;GZhAgiW`xp(G%R&vhI>6#3$=1#}Lo7mm7M>IF
zawS^6@Lrq47{;uP65(#S$4JUc=)ek~K)@(;_I0po?d;ZcPJKdNSCo6=xoFIp@OVKr
zBB>;Zo5+5(cy8v_eY<wGO5fK?m%Y>7-QYtM<ta#5Pz`tIeYBpr*6}9On0~wU@~cp0
zmi^#I@b(mXQxHc8WnHylewLv74ig2NG^V2j4xsUS_nI9SF`D$n?F0{fMa8U?NqciB
zr+4XrrS$V|tT1s00J?HUb<;>0G8|y(SnOZO&ebbhzb;+7KfFq$GQ?=`qxvUrL9aP)
zUDAa#e7_?S(v<VmjA1-;DocyRc)cQD{uK*$YNq9e(zN!npTCOGC=+zaXl96FJJCVw
z+eH1DI66A~GvM`&<~9@E(kH)HuUd@Bo6)|wmgF;8s38Vvp?8qM@_137r32z0<|z~t
zb{}WqBFHuEMPP60TC|o-`KA0fpgFP#e4iXxX@^w#j2yFnyQ|^&;|%*1q0slO1zoWm
zYw1fO_Xn58;|^?g9;%mpigeTrI-8XZ0?iNV)kDZ)x#BshKF|eu25Wg0>tjV`NsBIt
z(XImRXcX!*(W&Zc6r{kGLAt4iG~c(ItZtsF-$`3}U(@V<ea!yyN!lMNVK+9#4#6w^
z;o#lTU9TlRRcMu$tD}37u9o?e=ckWWN#*>@I|R%5=;A(#<1Qv?q}C)fr;ybZ-Q*_^
z-&B?hFEPuKsUI2gRAF-ijY%_0x<>`wX;u-~Zlib9@E2lWTw!lZl@FIwA(L%oI>-3w
z>ex8=;p<;&35r@of+CG$g3+PLBTHG`AA{|6D=H$G-Q~OGoMI3n$HNLWfWO88CyTQc
zYSvW{kIbqYssf0^`93SPQAkS|yXb+VwIUaZ%7qSEIEOxl7<{NRA7A_&eLV*gGMkny
z&MzYj7DfdG2SuwM7z_oATl~FO&{1n)#gF;g8N;T`PmI~-;O6)tf)AB=fo~CeR-gbF
zA{<N*4Tv=<Wjya_p`!Aq=fFOJ0Gl>Lv6h0}His>XNTR?2K#JhGuM+{3Q(S(=ud*#i
z*W(eCF%i~Lk6GW8WHxp44HV@Z0rq5tc;o>Orm_V(Bl9*G%DXOO^$RQP*+P*&uVWxc
z9@Z350l$Z1MqJG{(Kf!eSwCP@y|`aIq^yXi+!JtvT3XT+Tf^<STt#FfG-G`Z0jO>O
z0358!mF_|r#?eA5tySv%!Eo&9A6;l^T&MWlB?#}2D&%UGe}_MP9a?o4t}8Dm{-kiG
z^ut@EqLLBhM>l54j$YR|u;XPCpV2&8vZYcaw4xOqUhakBZSIU(QSefnObN%$n4J7z
zqZ7oKEZ8FZP@xa&=GlLL-QGI!jE%j2Z`ssX2Q9^zvP*$yZ0MKcQv3n08_(wZ`l_~w
zMMUHD08$+eIXe=ffYgwOdaK6SlW%5c+aurd(Tn8^(}|vIZ!27$34nL+*)f{TdS~t|
z?~S=F?jUpk7thWG%M+9??0lASO{$~;D=wJ++aQk>Dwem0>a9wg1D3Kx@_JW@ZSJg<
zbK9<&mx{GO{XO~IC?{;i@^wDM0fe*hJpW+tNYxp|2JcpY==^=a)ZogyUC#Y6I}GXZ
zF@jPi^{5Z;{Ry3fdhKW3(!{SIlbFb}%G=QL3i{k?Gwf^o{dUHS6l8lRdQoxKAz&s!
zfwK#*lls*vUh?{S4@n~9ff^h0xfH<p9-yL7b(iPznq}wRRiWOs7&9dDBMW`atw^^u
zO(k4zj)_sJZv|yh<wHzqxo5I<q{x~ZY$$ki(Up)z{QPP#?A+nB6bgKCqL3RqLqTL?
zF9=y>#9B<9nXAH)teLG?FizDLp>FdoSi%PT1p?l7ae79vg%;?qhzacK(Feb=CK*Va
z(FaYs4A!wD#IDv68vIa8g4h5#&{g~lEjs3{`oaWJmhuvhcZblUr1%@m#>4lam$+fM
zT&Sjr6DWi7ETA_Ww=EByahj1((p`=l8@HTPmEVxK7&-cPA4xG>ytuvy{^*SK)nDjx
z?>Ar2BVTN1`2jA_S=Ny#(pLx{>m9F?K#!%STxlP+4<_`Jgy%T)V2r)zRHDrB<ScP3
zH|Ely_HQC?6ZJ#)20Tw`%`0L7vH{!xm)z1{abV1Wq|}UxpjNZ$i?-I5sLctph%%dU
zAM;NlFn;jGcp$2Gy%s8#H5M9_?oka~LFZeYsNZO1_*n<Y$B4ggwU%My0{M|0r^+<4
ze!BK;P~lG&+57s!rGW(t-Y;t_QZ%<Iu7Xidk#em*5U67FUw6>_nXNLw-M_Yv-t$IQ
zEJoTKTw32%?0PgNyr1Y5BQ=iNW-UXGjBeFrQAS0)eu*@5gYSKsOe$QGs5(|kKC5_6
zn5)2ffQh-`uY^oEq^N$XVz>!d)&;D*aU^RBrjCg07$w!6IJTdMX!D$}O^{6Qz{MxX
zIy_leII@V5aB1G&M*v!O75D4x6=BRFmq$bIkZqN`)!r=r+?b`R+qyrhkHay}{uF#V
zlwN|4euPsNx&<-qOeH&KP4LPBVoyu!*ds=Z+D1);twCD%2ymb0mZq#tuxswuJ-&+;
z#0!6jq{M<*%MD+EOR+g%YTy;y>~)BMS)<wb5zNA*Ar-erYMKZtu1wwO%cSVMO005A
zjo{TwaVC6Qe#!W&4uetFyxBU!*7be$P$A$%*CnH%qM@O5L-r|hubI2O<-?5>6~%KY
z;I<nWp&q2-u^!vrRrS+|+Il-QJeMiC8!is$2%dka1nb4=cP%nHy)a(<A|73sVMMvn
zLTrD;ZC-lgm7_{ZFL<@aETOWXjuTbEK>$gKaeVJV4X@bTWM(vW`fH6OtqJBviEdRi
z&pL{vFLir}qqAb$tYT}{>ysf+iauS8XmqH4u>V#H6V|~afG;duVeT$czZV<d_iIsY
zd)*vIqb4Kc?&mOVO;`303H!p)HEu#&N%Ibt^_L4@OT?`D`f(C(`lrhg3$;aI3);Z|
z>NPH&?!j&0TP0n3vzpv|i_$RWcj5rzfQpp|{e>odmrYi+m8L%vM|R^wj}P}QY0lQ7
zx>{HHH>u`3A62cOLZ*?)BkWieN+{z7l2(F(!>$kSH_bZTje?oM=GX$~rN$<D(#7vX
zh`uT<G*bUHD0i5-h5wSiQLs!{IKS1ewRAZp)y%lQrt22Hlu|SLS}8f{@%<MHShnlx
zKBf4l-u;`vvQLt!U(g#rc~v7TOXkI!Pz*W--hdlqz&|c9A&IzL_O*YqckrHH8Dp&a
zGt6I+(?U|Ym7Dia1siF;Z2YCuvyM?P4-m#?%<^W#PL&88>La~2>F*T{6JI>7zM^)q
z1w)KDqu(Cgt4s9r#w*eDtu1|GRQ^OkKMB!~7^NIsD!-GQfjKrlV%ZIXg0R_%Abs>q
zGp}OBKgE;v>587F=tM(>0pjmcoJg`Xt7UD7Ic|j3{ycDXv+LEoLo%T0TKCDk6QS#J
zvd$efqr%OX3twlJSv;AH!Is|rSN~-MoV+XQjzDx&eTT2|f|mg0mqv0rDazDOOt|r3
zqW<XjOpL<r%&c(sv2?D|vvM5?wH8Tor5mDyBCd`YaL67BNC2fJsMVGd8HJP4O~<ay
z2fh>EldAo$%IAnDsxS^)EMJR{uD1Cr3PmD7S<La4@I-fI4#Nhi_adLC)^YWATI=h=
zmO+EY2_Vh!YlGn}v~8RHawRpN{(`mrb}`B(*Gg@3tq&80s~mM}a>Xyna>2-@HH;VW
zn6dJwm)t~>J6=MSQ|7*w+a&1jK)LU^){N(;j7xc`8}7<H1U##R*-a{bc5D+K;+;(u
zITmyU0B4{zX(P;*dz$=)f;`01&%d3g>}bU~pZDw(df|;)L$pkT@HDL-lsQrG5#dhN
zXgdT_k!iYpc<tQhdhsEt?D8L5F<*Qt`f?}trgwH(&%DuN-rSO6HjAvnUn-ShEOs<X
z+Q5atQzQFOOJKdBy`u71u1t4)Tbv0ap9Ou!NF*cMBews6qY7E62je3QBw;6WaTq}9
z5KuI?`gE<oOOT>R)7d`fCFJQ^u)?u-YQ~=|nz+{Qhxld$$V2MrXBlvX(iKYC(K4N-
z_*J7#MzbMJ*?IvbPK*~FeTaYr2Kk!VLCzz=4&$e9|AP<PB4ci66GW@8qNHdGL9|K5
z5_S>Cg$y_Dh(@?K-GulFS4<~!=N`{r=bm00r^`^=3N12OFDI+Ab%ySL{dk|42X4cp
zkdF8b=#Vd+8P0K#c&-OEm-!$=rjutT=FT1Rbee+89IINI5e;K)iE!q)rhvE5)Ifl7
zX2P17C5#IH2$qpM0F7Fh=xUC_xumpl_32ptS41#ww%oVDm_o+}EU2vB_J>akUUJsf
z&Xp+(v$Lzp+T6D#3_Q&t<2AOdBx#PO4hfI;{=p}D;X2X%C|ug}t75uvd|bZ-4qMXB
zY(7{v5P;vdHxiav<Bli|A7f7loj3_b?466Jfpbne(XTjmc`ZdKnpRA9D?u9(`>HXx
zI|q@I2!xkt;$`;c8}wJGIoXyh3g!iQhco$eQh2du@8g5xCGZ}_h>BU)P<>Q%3uE$S
zV8bLT^fHW2r4H~8{INj3a~!}uU=zhtoYw7o+mn&1!KZ&H_Cgp1L0??#wDb6r*!pn8
z&)9wx*zwf?csOjrr~$eEwwK?$*8B!+2u;@iGpv2#ml5ntns5cIZt8zTypMOn(xAI~
zBOIqalThJGP^QyvhK7o!bhi`z+F|<4a=H7YgQ>qsAEP7B-w@Qi;&%s{k9qXA5O=9p
z`luN2$F=6qo;t52{C4a?`{+|ETukAno1=K@FZsHbWKH2r<7v9aX+Qs1UgJ!G2`puU
z@XgC8Gv8adIp527LcP&HCD?_YfaYC4k+Ob##0n<)Z%#td^Ag8Fk5(VKu$0dv=Ofw#
zdJvbo?UINo`S$Wa0!~a5Ky>GB)!zUl>TKXE`UKjm--_)kbkR?UT>`@XSBN{RHP>$d
zl*%*2V+ieE+m(0*rINfr)o(t-DqKSPMd%0N^l!i+3dDwWi`F+tM(}I?8oRZ9!P4l=
zAi3!M;i{r35-Y?<7q}5d4bAjFxYK{(4)U}hZc~n8kO1|Z5K9Wbl2@$%y?p#X+q!fr
zacts^aH?)t4~q(g(K>YJT*4YlVBqkSG<7yY*MIHu|2e6MHckSR$J<ip^=)`X-vX|s
zY$7K703#qOKlmU2yXAxNYyKEAi%h{%yCNJqNIOUKfv|BVidC43$o?Z16wbd&SKfb-
z%a4Hn!sx%f41j+ZhkuhxEJc_m$Q$8oPw}9o8!<O5;!e>d{<#}q923_Kye$5=F2z!W
z`uEr1-^EW!82-PbRgefM5v-a>M5Pd=YA||Y<yS(4z`Zpq_2UI!idc$0l4sY2@pNHW
zhJ}YB-9d_CKa3ix>%V!O|IgX`cY<j(A<q~#!Ep8z{3(w`5@Q|iRzUS?STOj1`)i0O
z|202N$;zn>(}v>agTASp|5fDDAX^mM(f==7kP-6#1+qnlIg~1&VF-z#G2pOtbe}kz
zL4GFFhm->vwPA&qhu?#|$ekV3Ht|aT8lw_RHR3=1kN$t*`=8T@+_1mAYr|;#{<z3O
zb|~sYNC(7Z{a!{gu`zaZaxgKp{`1S$$O4Ilixr6(>CZ2ARt{D!_J5Xha{r^8pC5@y
z+}6ek=|6t3BC-6rM)~hzHY66dzm5b2k(d+>ot#V@Z2naJbEv6cWMKmS`$|aM22&F@
zc1VLP|E&Je%}GMV$<WE<uX~GF*_jzKBe5|5ee=H#Igwa6|K*SciRC}9R&=lhtC%<;
zX+zrmAdbYOYU1XE#PnA?qW}07`^UEwlI|aZ{>k$nivRHZhb2{aJCi?@oBs9bU;^Rv
z?>3m^OpMJ9MQz<6E&QR0i<KFPotXo2D<&~We?TfaLbzf7n>=L`M_XqHu*shyj=zgU
zY;0`*s>1d6v4n%Iv)x}!sz6$GFtl;BGlVn;c8A;#Qu4vX#T;y+EFt=b(tjoPPYeG+
zthl)qq=O+nZw2YK4<=w+V+hr<CN`!{W{`&e?kdQ&|9Hl3=@UA9(eEYRb%H|h5!Des
zQBZ2)jkQ(pc?d;V`|A%UenXBhe%mIwK;LLG@e>xq7XVEG?ehf)|KWosIZWucFMi$7
ztnm3Tk}zJIN1nDC>*ty49djMMpo_J~!m`Pd8$q@2H$JBE=Rcjxes4K<Kh%YvzsS>7
z$c6HlF)0wfMtuEwmg~rpUu^R8@iOo`nY$171**?hm#uS^^M&8=ul2Z1Uf+v~Mdyco
z1rf5F-}z#b3vVn*+TF2Ynp(MRTs8+5Lqx9z^KpODcqr2Hu`(W~XVm80u<%rrzx~em
zdGF!doA)>sI&iTfbO^iNN`-w^3p*N>d?2#`je;8}Q57Ca;gQv1ql1hlt&i{&OWUeQ
z!2TG<rE;U2^zVu3t{d<ts+3AQ(u&4nfg)*v$lpIv?LF#@ihn}BgAEMQPkK`*hpxFW
zSgI<5dm=`oWB8Kp%4l~*22<n}nLmv8#VlyA*h-2czPr*U1{yD!0;G#7#gj`cGns<M
z8-8bikySp}`=vBeGcoGj;0%7LnbHB06Ttb2kg$_VNLYkmC!UR!(`Zz36zHLsBdDFE
z%IIf>)WPZk$6Om*mlrXCM=kz1k2g%jisZk)9|3RpjX?3h2@&=)ICsWCZQ+YPjAnW$
zCslEaot(UwY&CbFnp?t_(Bx+(aU)U{YG%x^N-PVTZsrBiUz&EmC=eXI2j3rZ7=_fm
zW$g_FdK#$V*&0`m&>+p}c~&_Elb1(TJ11xOTSX$hrB%0*4PHih3r8Rg8>}RR!yFx!
zeOlK;LAj_oPD8yEh)g^!ij&W^pov<#qzM*iposd+?^6Q(o*-PQTEu9wCy{%Fs$4OS
zB*_58tBxz7eOT}@!~eGl^%8|vBw|ZISl~C0wy)t-biK>|2OP<7S-Vl-0&&ucXGie|
zT^!?~R+8K4*zd6zux&}>-sG;hCs<+$LcP_=4}tCT3HhecpBInWZ^PyWKzO8E{P-1*
z{0j=(I5SSOG&8Isjh|WE?I2OFe<3Ml{65RXaCTd<2%Z(@6=ip68_YXH4>Ck_iYYf7
z!vI=8IU{^^@kLbhfZAjR3K%df$)*?~fdJT~IO`3ZYEBfwO9`|tvSQ<9_+bR{dSJC9
z>>LKdN;iIOoPGiRbqFTH7gnsC_p_a~_SFIsr3is~Uq;;a&C{{FremPYy1AEFw+)Ey
z;uO(Eh0h(XL}1HJ{UU;6x<9l_;_WL-eiojh!(z0;%18RGfbbTfy8$-BdXF`44k2sU
zsu-hN(Qsnx68%Xm0H7^<gk=8?J2&r(zNVfZeI!M&fLqj|4*7WYw94Bnq>Q`vz|~#}
zOl4viS>NCl0s7cw+#JN#Njt&MtV7f(v>`s0PX5MXL87QU&_TzvSS~4sQ!%)LRB&?P
zFsB1Y2BjOM^x+}~q((S{esW(7ONUqdq({vJL&?dnq{0E_Z)2L%5eSUN`_1~TvrFC<
zD8!M@Vw`3w1_&mwM9{b)f1o=>9*sb_pIlJLbR8kf6j^z9h-Y3-##fD1mRnTX(eGS_
zj-zC5&?z<`tFBz5QOESD4O%<cS)~pU57(^9Q-;HIgw+34+kC~Itc5Hfm5OW{)`CR3
z{|h3n?#NZkhM2?GP;?_re62`*I3rVGx#06Fyf-6mvGNrl5EeYhjvF@8eb+krsUJO%
zf!y1$T0(K`mK`Q10OP&n041aUP&TDtaPAio9k&HkGO6@s0!wp<={JT!F``<c;z=YW
z85MP8et>517vu;302HjY3K2y@sZj=I*bxfUf%G^eBwSkD_dGZQsn@ae%%azCD{!4@
zP7_qf>18&m2YQhz%mfaG!{&35{EG6mP9i`nY}+x`l4+eb3>h2PER4J1dJf96+ISJX
zq3n}~Z;HzmMb-0AX4!+?V#=|KV^zpBD1xLTaEaJ&%R83RB|^a458rZ4`saB?#o$`~
zL~}~%F+YECB<f#au$0hMNMU=t&-I{H1_1~d3Mgd1yk1aO_1hiSz7<ijKHLmt6`jl-
zk;<P`x%c>#&K7b?jf%T=%Glfk)ySeS%AZ#KjWihigK>HUHjl6Hp1hJF1R<W>V(PSj
zGP~z9Hmt$>l2~m!{sWVj$qkZ`PoIq`yFwV8^fuX!Q08!h%#PHQlKX{m4PYl(jzFdL
z#%Rfe6Yi=ipV=am6E=npDL+x*&IFU!4k5jFm8|@R&C~N_H03a<=zR?S0f;gcs5Je;
zQM16v;5lH%@H$-$e}JaEsFt2RDE|55Ps^UG@}Ziq<S-oap(vizx*4mVlMFpnw?p3b
z^ao=WeTwIt?oS^o;rs~WLFBo~G445E9@y$JwHZ*Z%xVE-sKLlVfD#PHP|}uJU(eq8
z6upC*!e&IgY4<hJ7pDyF+(E=X+i?tj6fjj0k=SyTKXmlnn36%`CRiHb$dW+I)e(f9
z%M>eJVuUimV7Z*wbd@f_OW%a9h|H{?^YEFnr5HGbiUs>Q-YYYa!a7N^uG$773h;JD
zvmjXbRSo&luCTV=)1l1TOk(#9Va~!IFuJtA`mph*+zB1+DvJA|;5Vi(ST+k?T)t>T
zbAq_Mn&Y`m&3b0ildfDYB7z-Yc<>wC;$|>j#kvSqBRKuggP3{wl=hf?@H?W@T}VQ4
z2Jn%9bJd7AB0=$TeV<WKk-zU0&3s(C<unm5TdKw*<b7+SGjAo@QY>F^gF9P}hLI@q
zCW@*<%iqtcfBl{IB7Ctx!F8>3K$hX`kZ_Wq!L{Awju&NKlsLn?738l-BO_6&8C%N2
zem6C84S00oBL@&EI8s{6AqXkI)!P5YsQ7aQc)r!F_elB6Lsz-0X4x-~CwgZBZrtqs
zA<B48kyP7;flwP)=xPLp54<3uHl8)UmC@wRe3(}cc9)c$8R|4_;u1x3vX~OYxa^yT
znMut@2^Hd@PliI+UKW~T#5s%&>13v#*ncqK5K9F`u8N2gD|n<s)=nePI%$ykfyqdX
zDTLp7jATO^_fXY-b+!;pUzJOQp|VIdvK~JtVx%gWuFiIwj9IfU=GS6m`|hkhb7tO1
zj-;5mu5th!-v>t3O`Ix{X*q%k1lvRHERM41toRS?$9eh>Iui-qZq^LGP230b-1g>d
zPU8NwJG4|AXW&e|4nyR!#7f|7p^Pgae5xqqjXA5Ktx?Y_nlYJW=nrb(<X<?ip;8V6
z3VpwnvWqdcY<?`mNc0beB=G2n4#$>D-GgFTBFux+=8AVu)kGeCS=--Z30OVH(8}!l
zcurJk5RiVHJ>(FktAoVPh4cmK*xm*ixI@`##er8}EY6cd*la?~5-x@oy0i(tl-6jD
z4wR%{=p5qa&CL>HH_wy}x|1^d{K1-(iW0?|f{$Wb)q+t#0a39|&GL$$jh(V7TpZK?
zUUc|$V8_sh`lE93-jbhoOcqhM{5{pGREv_-@3P@Oe8RZ#PkmI_iyG$NJqXdDb*$8*
zt|4&+HCVS>@{uB`uar>5EOIWY>%;~6;sWtqG1Z?csnLRKOlw%PUX*FY%CL3Qb|IMK
z(Rn|&;cn7d{rcC{53-?t>N49#%7O=Rg&rH@%#o;UI`0wiYHSPV27Bn(4U}rx2uW?~
zZzFGH?GRf)zeuYsRfI+yQ#)}9K9^UI&RVL1F0XJ4QtfTUFl)Ijo7aRsRoQdx^tV=(
zI%=}==kn<JT{%wi4Ly0~AX2PeLSuc$TX}b;<-~vT?wwv}h4N27@i)>A)&s*Afou+w
zkw_D(K!P>7YB-tDw&&%V-qFcgcN|muVrn<(%;`w(%-pJ;n7bee?D{C8vv54t1qV-#
zI)BkTOV+yH$9Wid!ZSD4-Z-z3VDSa5$<t4PV{#xInerUSw6ax{p`eLijG>lF+=20e
zQ5_{~SN;1rypO~t0g?iy0M|51q>Jax@dk9;0o&#;PBUS@^(ns94(Kpj*I;DdqF*ya
z>+5Hke6T)GA`iPV7o9h3naX4pABoGeI%o8d;?5XO2o*jp*JRy4bjn}2DDeMETIKR_
z%j5HI^Srw4Y=%?npgLwGvxpgVSB)F`z?HS>wJ%~O$S>8yI#Zvmk9%eH8Y4L3tMgHL
z5=2WbFNbjaTUB<_vFZB?V&d4>M};!UkyU6ACn!uPH<@#t(n_yu=4uxp<m>C`dJ_n7
zHHf}SOX8Zc&fN4m7k4e<^ER=sBo{4XB8!5p!R!^-9w~@HNhwEDvdVv&PHeZ$zJX$;
z9+f6JzX#Es_T;4zhNca7pzgT$h}`U}l5C!5tP$Y#wpN@4;Yx@a-|i*&D@u>RmwIDM
zJLk?@rb$@5-$?WK6a@MTmk}#6g4j2*6vmmzvv(0BJKP;;6x!{6-QVHB4QVQS1#2sO
z>~o-^$<h&O@pO0*krdMD$<Y^Cc%a^<T<&^2IwMdxh*rnY6;Yg7nWV13S>IpSUkT-F
zak(DmmDObSucVtq*g7-|n~eH+6yF5f*Jx)#E=BT|=W%<+_>>)QK5FIz=P1Z%O3?eJ
zE85%r$a!E1GhK7-t^j9fT?DJbMRu&y<K*F}PNr%inN`B>aiE5Bj}E{XQ9{%|8l;XR
zs&JW89@QZ(%p^eRaxy97`zuV(!`Y$3I(6&1tZp!OU{9d(>R6A#{R-kVE@2bYkW>FX
zSOZbKUplHw%gegFbG&ah4XZ3JfS##rHJl2{be6DV4`*m~=)D{*<I7`;FJoup*8Xrs
zjEtjssFe&@PyASBCvJ#lHqSF1FX#G87i2v%#GmR^|0O9=k0#xJm$I0_mgzDmxttNK
z1qs~f&on-*4QkQqlmQRcXFmR_5c1kN31>nTWR|lHYIt8op6(s6q~iXV8$!^=w!0u%
z-hLc?%S-9f5ZSsse!PEJf!^=7?np+<28~6_Nu=n0)D*4nc~$egaYoSfiQh<0MQ4K@
zN&k3`e*zEvq=}N`ZcJm`JaHfYJsXpgB@eVv{(VEV?PhaG7URXLN#ZX4<OJ6`J6f6e
z{Pj?on``=eH+Ba17%BUmp-1zFo6saN3nf8kehzO$j!f%3pM8N$^a=P?p027VjJ%G6
z)i|)l=5vGh#iK7ng-{DG^&;{Rxo#(6t=CR67mP$dvG?7;yL<d+`i^%-;WS|vD0?(2
zEwiBmR)_2YJzwkE{j@lL(Tug<JzqCurhr@=yl;B<lhPD8yZXAKtvajSV4PDHC8*4+
z6dz%QWUPZuNvj$p^xhCFvHkWrU)e6B`<%FeR7NL~@b)GC_rP!dd&5_=$IBzq8J^TK
z)h3omkK4GDwyLi)6*oltMv(+{waURpIvIJ*;u<Fj@`)EW5ycfh$h`*KqBeN72g!!t
zY=A8EUk31X`5qz;s4JCTc?)JFix4f!*v|#WXSGdNxwGRYG3OV|*XvT=H%mK>*$0oR
zF>*H(K3O91Jh<XA(pq^si|A3=J-3Nnmp-w#5^S#FYMVYS+Kg^?<XVv`ce>(Uv1BVU
zwKt6PgQa5$T)ozz1qx%d4HY`QuAb6_>~lPStaps>!vF`cAJZhRC8)pH?jU`t_B?Ix
z%{~~X>v2$X;A<SD&7l{%QzwO-X8n2_+(%#<Iu#*-G8+=e{_{=<@A+i${|H?AgGl@h
zE-`cdC;ajU5cyN84Z%|WiOKvc-lXDe<n$LT^B0-}0dXL3i-Vo*AJ7BI$-x<dd1#m$
z|A9O>*f^1xBu&gs&76=}nc2DjKr>dh4k~trU`VC^gjASB&7B+-O&r8*t?g`W{$M<i
zs{a9|d=OLpcPNGXZxHG~p_JcCzqbHyrNyPh0Z`BY02Jg8@Ou>?20(y=gNK7ffQN@i
zL_|PB#zH}U^9C6Y0}~C42%m(Q2%nIUl!B3pl$;(!NJz~^L(j~@&dyFk#UsGY%FoEg
z&idyjP>6_#$ZwEwQBZJM$q30<|Hs?!ZU8z00ssyGgdzt(qeB7Fp?>!RNFa2=LjAP?
z{;@$p17Tp{;1Lj!-asleyahl*0fEpkKv-B97)Whz$aw$^IxGemiwGR1k|8{~Jr=8f
zOb!A_w5I2s^2{X#n~_5RA`&(ZE*}1SN-Am^T6PXjE^Z!Pu@4``B_yS!RaDi~H8ekI
zfsIW*o0^$hI667IxVpJ}1bzt${u&Y*78@6zkeHO5lA4>BUr<<7TvA$FSKrXs)ZEhA
z+t)uZI5a#mIy*Q2ePMBFdF99U&hFm+!Qs*I)%DHo-TlMQ$EQDhK|%QZkL_>9{*5nm
z2w%`JFhCgiKYT$!yFzv#It(ls3mk@s61<^3CONA=0+wh@PE8LYh)wzOosq)~5;g_<
zkM~!9So@2!|7(l|{NLj2pN#z{Un>A)AQa@`0nq_MfFF{3$r&9#iD-bBLAXdfgihHQ
z-G<Gi#O+3@4ywr4e5eWj$7t}Dj>AJhtgjZgBwVnX#0iMVE!^;n?7J%Iu?mKPVF2|6
ztZ%%rJ{QuJ2ks-29zO3(a*_Hhw)`WYluEzh#%%h}E5e%UCtpg4OtGiA)W8S8d(@Ce
zAlt_c740b|tSy7GDxg7p?!zNP6@=*#5uU^yLN97$(cA)_pY!O}(2j(W0my+T5`tZk
zG%&=DajOE<6mgTReA589Ed-dIN?0<To2j2ln~PzH!;^3<D}GqW&}d>yvqY1lkmwo*
zMCR^?4!-#EYp9M{SJ^PYbhsY&HWl1oc`a0U57`F5sNi_!5rESU%#7XJOYU9be&<3O
z;-#Jw1=4T!b3_xQeBvHE%{y5A!(qs8;rRAbnmV~TXnOeH%6;&-n?%z>G&UywS-c7o
z+=)~9#>(A&$WuHe|21>I+i#2JRgIW?$fCLrzG+Xf`h_NjLR?&`Fo8H_JKft+mLGE=
zK>Prni1w~NP17JQv-wO_frCO;?W>-^A<U_>OC7eF_3}Zn0PRzHL;yVeLNz@lfKjtF
z%6F>6W^gs0Q691Tfg?U4Wl>&3tQ!;;;e3}bKr5U_c=PHpiyjy&nDNWGgacm$$i4eo
zKZ`)<z?Z7Cg&eifVa9*y;V~V|2BbLPIiyJj)of?F><ATb*_};QVU2)A-@1{a*5`;&
zH5Kp?Ufp%)?^N>MXMZs82y;a$0u|xj7HrXgaBrb=9pEH+1SX*I?QjEEqi9)K`*#HA
zPYL7VR=%OydCpOo9i-#C;Q^z^mA{b5+Xpx*0J8_Fp>l)|`HV7g3IGl))5LN-s;FO7
zD8%kwXwbG<q@_p{ir6!*J<zm_3?NQEfiix$F+&a1cvQf2*P>F>Di{wHico(ZfKgg>
z8i+*en;$%0&uyV1B~n^lPtgGgzU4xe$iY$m&|~gx^U<Ig4;56+)QO~r%GID_tQ$m#
zXwuW83#gU3d5E{>dSCTA<53aub~gOpLOVtY=hO1dr$gJx^L<Wha&ho@QUpRUR>GYE
zP=smvm9)G@R9=MZJLD({z_uT}Q3l^tSje|!0Y^!9P*!hxvD85UKqA1y;DzP~?yeJ&
zeOL+@aLsdZr2JgkX2;AHBm6E=AUkm6WJpOlmvk%cT#lR5(LcakdN<wmOw!D55KS-n
zLaB=aJ=*GOw&0K((vQo$HvHg{0f73qt0q9;d}haSdeQy?JfWS%+LB?c$lZ2{yn_cg
z!kZ@B1ktfM?x8dyrKbYXF)l7$-7Ei`hln-?n;f{0dq7#yjmj2Q3V%~p?bJh(AscDV
zAX5|N5jgeEg5y^a0NUfbSv=T$r%S8R-#)V4bHVB&fSyrw>sn3{5lP-oFaa0O@Z=a?
zE15|o9o!*Oi)FCom?dAo)sEqQR{(%IrS3i8f5ie2UefS74o`Ww!o%FGR#4;d2t_xr
z%lfOedF9;<Fv{C05Z4<g_H2deIM_+(Y^TJ3nUeQKm&D=Ofp5ZkX(#khk$B_B^G>oS
z3=06oO(azm*C32H<QNuFJ#;kttqz*ak2gXMk3|aLxt**H3e%J7o{-w}_a79j#}F@D
zLmA9RjMn#1{F;vH7!|+OymfaW!ughwH){+cI#YJMN<BcVACCt)*#P8NgdqzzU@?#b
z7eL%qByC6WmMw6@j}jgUaIzB5#qV4QY>U`Z@dpK_;{(9E_L+Qh?>_lcaKih1=N5Jc
z0hd%}Nf9XQ56z$<`C3RJ0h}d6g0$_hu7-yIsDkld_ei7a0mk4$gly)W=mPd?(x~Mk
zaUMv}x&okRrv1sZ=N!^ay6UPh6%X!CoUFYc#Pd{m80nnU`bade`3cpnghyqV(8DF4
zA2J9dNFGpK7RJQFv8g1C5N;WzYEaxio3pT#w#8qa%@(Oa`4#3?N^n1^EE*h5-DYDD
zdwlcw<(j_(Fi;VT8RnTPptfOUxe)FN#)3o-g=O{=-tsozx{6b(E4{T<5l%tpQ>Z?s
zt)EDkL?BhIM1&Z*_1u?EI^<)X3LFwT$5Kn9UPEmW`!wJe@$al+Jv!*@EV9$?nnGOW
zMUDqNiyf+XPLyFG*{riMBTOq~!_x`(1E%TSfkJu-q{>At+;`c?EIc5HCGxbL=R-bc
z@DH~s_=R{Tp+&5->{wQ)qf|SQz)Z<ANIYM_3KVo^DN-il)R6+vb}Z^^6wPR|fG;fq
zSoG=AQ2`J)w@F-|<Aw(S&!*$d1yGZPV6hxc@~M6ymV&{Q1R_5#-QSe}wxFrmz>-_0
zC*o}LcSkbONnuI@Fp_ov{}Tn=9*O`oov8YrzzC?+82hN#!2sM#R{Q9|bY3Q58XTf(
zI9{JW$#RcG(!XL8_-&ybC?!6DD`*6KCuv!?h@V{{CxQ=<mw6ttYol%K7fVXWqumcE
zJmzOt>I%U-#Otk!rj*9xtI0bp@Kqi|3*>xUnJ+wN+OwipHAE7#bq&-HTG$|al}YnF
zL|p6-?5u@?N3U5g7J0PkTM^)}7Bgub$s$~iceC4{mD$!bT=16D@6?0jJ)*v^{xsFU
z!Z*8GGHX?9gE2yxN{Dr*it8Spu!kr0T$K3{uIs5qB{O%i-&8Bss!Ty!il!%_U*LhT
zXDa2K?^d|Kc$WGQ0*RJ3X-ByNb;?-@B@}7k7T341;*wxkqPZ#Ki8711UrlPFAmDxx
z<&EOh#9Q<we-1uq;4~DaEuhJYi>`*sg&<311fUKd=In{cu8jgO#-?CuG(Kf_Y&X8V
z<+Ss@h164dv6!kN%2Fz<S56vh{#<Wk{J^WGaGQH4N}<utvhsELQal!+dX|xcNBB{1
z_e|v{$tz{EiPAo88!UkzJ;Wz8_1x%^F{>EBUiEfGM_QFA1xQ7lGF*t!q`VM*MTDuu
zymsW$*y;(Qmf`ksShI%N1+F;}Sq8S~Z`!PkwZWT{xbp98bcjh@W?u$pE}j{42$*!u
zmqy282Clsp;oS~t-K?8CW6$qpsYT{Br-awmo&ou{P<y|e%O#0%qw*TZEu@dS+zfi6
z-a<>Rp?Q5S`~XAL&jRFzC;Xldn$g0#iuR}1LS%C<${ip#-KPK`-t8j4`Xn4EuZ~%1
z@hIk@GP`kDN`Jqo*S>45jV}-Usxn&p#C$H4WMPx%D_G*qu{IoX%_%+DtR}epq!_Ce
zT%dmJ88amvaqT#DuuurK+YJ>;cs2ES_e|r5MdiCr*ys-Zl_EIqb8t?@acZo1(qiod
zp($+yV0D!rDlY2vPD%Ivc@|r#`=CH{5qm~lAze#kM$O~?WVWm`uO1!4GjgM|x!5hF
zVp%#qOH4%k{EJbEzFf-}X>OIcAs!Aw99B7QbCTT<8&YZ@F#BjeUB!CloYBWNxy}Zh
zxqcFk9-^Wyp@t;Sc-mzGko@qKEP2b=4&G5kPH36bGSIL8EF|+(VqEw)z?fw3M0v*|
zBO4Bec7eFWj-r)?Oo>p4ddcncE9JA~$sw!*C|7<sN+uEFrKJJxKJiyBEtXj8k)MiB
z&lLF$Kwfa;HgMF!-c8x&Mt%cOy)}@hy>P@1Gg%I$@6XcuEYC_~qR$ZF-S>7=Nftf=
zKPI+&;Ij^(|Gq+Up7ZCEdkr&%pNCi99m!-ZdRU_vID(|WoXknHXP6WY{zMKjC91!M
z(2oxvh>@*&(~T{T*c|OMA0zAvhK$^;Y?5Fy>snw&yXtI9j9WKxK>0x7csFy1AJ5t@
z^<5ddxilV39h}S17>U(WDkB`vm%xQALeyPa5RcHhvSm)x;CFyMNpiO@j)1&if>|Ro
zb3Pa-^kQ4(!3fWTn&8U3214i<YZQ`iaCU;)%b3HCuiR79VcPfYZCL*<1&)1u{W^E@
z<T)=cPT@p^1|)qYI<|om&oCR8>m#p$BuTxc`ql3WoNK8N$l_zKYE|b;N#5n!`3+dO
zP!M9o5#r>w)ob^3F0QPMokU{}`fO#bW9&Ng^Of9>Y`*Gs9G|)ygBcg{fIRkFu3FOO
zGjFRvV`T2QbzBsw%QN-8eP@oaE8<|3wWse^u#sHy+HU=^XRL2oaZSx3P7MMBPN}H5
z3rU3-E(28D{9bFXYN;Bu4of>(3MGZ<Wb`TPF%hT<>3I{_$>$yu5jmZ*F`4$6P!$N1
zsC{!W(U+BA(biwy0WA#s)I7r{x)gHp>U6_f(H@VoV+aSO>jcwTlo8hsNR{2Lgsw#9
zU9ty93VQ%3@in{o=8-i3t=mb=$<c+rybB7<8Qx=K)JxY$!Q_whU<Usid;g8Ea-;SS
zAv{C_#EMqbAXvxxyCY%5>pBNJPyYe-%$B2wU&`McgC`}tT=Gegp`l*&BLU2(BcT1M
z6IojKA>3mN#gq|vDxwKA`~YFAZ)VUnu>Py*o{C`Z-LnJIr|+@JFtA2wdMvLVs(fl+
z#UgH2qaII$H7gG#hqu5_^TrsgP{2YtEtYgs;%=j4HF<{=o*hcR8pIJ`5mqvHH-LEK
zj!f^%9quvjD@g(%afMj`z5^OvY6sM1BTxdz@_e+UzJ<!SJIlKjt?#(vhc9(8R0+%V
z4H1|BVT$lK;OR(`9|P5w7h#YUPNIT^B|nyX2$+2#?!dMZkfTxQK8V6?)r~BP%NKI&
zOA8~u6MgS}%(h4s7IW!=88|erB1~cMw*4v0431M|h~IH;CDqP-LZ&&9|NMz$PnP@k
zWcW-tm7F%m?bvNUmlg_swvcY*t~eb{<!Asw_Dk_Wb#e4vNs9gS9A|)oFOo5O=GQrP
zXtla1HfeE%2KIxd6X8fYuE!+!9N^J}Q{yBOjZL;O6a;W`+$3^)H>1g^YKH~UrZ%JZ
z{ufE#9?#_a$GsUA$syF1IW;v#<y37LqhiD`q@=!>a!A@tXu^;VT60!u&BP25%CS=9
zFqBP*LQ=zwkW(W1J$s(#@9p*4z3aa3>-v1&r;oed6~{bc7K<{J=e>~c6KbN9!B;{I
z4YM4G!v&8)a?L!5x#0USKBP^XN;GH&L`{%qasKp)NKwV1?Vn>)w?_cs%SD}V%NOER
zE}0&dYt8(TM7pLKE8<vHA#u_{#V+=|Xb@^ke_ug)_ijL}s{2k}rCJeiAn{*Zh|@1z
z2iQi`mt-%4xy>yPf-R1!jNQN3-;m$hmz~KjnTY*eYzX}Or5P@EKx;cW2ab=&#S&OW
zRJR+=3W<`+VD}rGh)w`RiC~dEHc<DhAviqmiM{f6SiD-n$w;oU>@~i_f4?|JYL_L=
zoz%M&=d}CZIB=YLgVtz&v`}XS7H|G8TASjWYtAZKp2aD~1zWMcaDT}v?N2lZ+G>Wh
z;L&PNSwKw(kt;|$?bz^xa&zK0tp{8pjQDNyUp5<<7A|VCq5(iRh2}ChFNcYiv}#gF
z;PVN5gYm`Yu8lo*qgm<OX0bPP0J5&<v)_4nYjzd|=_DB|h29yR*P$uZs{t6_&|T8`
zJ~uL{Sv{7Sz`1^ol|#BCe;9CAT159uJ+i84&^D)eKh4)eu2Y1XZ3kFJQBvLPDI?}G
zt38(f0&Ulh#LsTVvgC%<!#d}Id(#i0Ai_M7?^??$&zxotfyMQ2c)*_ZnF*>&qXWk?
z9geM(Fw?hL1ukRzkPYiM@fzIyrF>gKy=&+zGr)~fa9u)0P`86#P`z5OxySthvM1*+
z5Bj_3+*R0GS!QJq&y{1D6`%(~KXtE!c|~d;?W<@*!P7&`sO|@k4P<r1?rDVbFmfWP
z()NC<O!U*+QH%$ECY@8ygThoScDx^1EG4!+=2kA3c*rygdiv9r7f$UCN1;Wvj%6@g
zH<JznM@^HH>3CVQIUM+doRAe$tZ<B0h=9(=dL{!DGEz;!9L;5ZY@cp{?WkhRzZxQD
zgN#M-sj*Zy9E`#Y%J2-*l|vWrjAg{v>;^+bp9wek-v=V$<{xjQf6T<&Yz)j5Eq4lF
zo+X9!AgOGcELPZ8-cwNadP1bdO*LWC(6e|W4F!~7z31pPu(Y4>m$`E9IH`FeV<az}
zoR!?8o8ZA1c=YxV8GGwyhtjDc1<Q+t2Y9}Oo6X>Qs+^vpg>bo4rBRPG_OQfL*^E_d
z6~e%+lUZ>IU2HioM-V;DCtC+Z7HHM<j$Z`>qPSOPVwDDIny-Nw$*h6ibuHGH;`_s+
zQ7dXKoswc6sH2mZN5I?1Mip!4TocXW!E}ae<17{cvietx{Kc&td;lhnv1Gx=7_WQH
zZD0}T!T_epW~ue`#!6Ap7aGYvzDD8FvzEmEH!jD|Zl9*Q&DE|?gSDNWosGh6>8t2d
z`d8R>DA+_)i5F8i(u9d1nc$A@j{ae>hqQyf%$VrS$hAsl+!&Z<uS$;t8QH)+vH@{2
z`0B)gjM>!qUiLUy0t##wf(Ewq_v~?_EHOP5*#<hxy`Jr9k|eYus@FANeTc-~wFA(-
zWQ-PpU|x<7WMOpqT7$2d4v6(nj<2d<`RD%)>~=buiChg6s<E}cilZd{=e-B57kv9L
zp5=R=nRH-6uWI6cTJ|9mhoBfU!fG>kI@my0>cSn(MlnHM*qe78qDvK(s{P_7Hl6?g
zBW!tZWSlIBu#F$-N)eK}nV`N7ge|gS+Re}=i7}$mQYi&`erUv^K>MC06c#DAeMFRE
zC1>CPiohc6Lw)(Q@hEd>oqjXS<JS36H(BqDL>!lPLfY3?LGiJTg`Fv?<u^B@OU!s3
zRRkSRT<BuoF#(Fq7xVoyoYdBuwFbV|s0f6%JN;j+ic;m!v(ASk(<@U1;csf7b%w_7
zNv_s4B{zLHi}C^tapM3v%+{sCs(yL9%Du`a%`=o)m;E0QhS1VWFG_}$$ivU<nSOqZ
zLe}cx?m5&*))1;BBQ>jQw$sWjU^1e1@`*9Tw`$sO=fBadJm*pk`xtFe-^;7-jlmp`
z0Y8PJl-ZH`^;x@puUG+}@47?Bcj=@##TPYP@Nf1zvFC}ocNh-6L(t?x<@_v6r}X}!
zdb{in*?-}1B$1_5dnqPvZsK*U<=0auw;SBwX*!Rbh?G_mojDjE28%2`Fs$B~GOv;+
zbM;^u$w`!sSv+5Kru*Z!vzu1W-<rJV&YHXrJ`GOyn}diJpN{F(yy=fT^0CGcsGe$Y
zbhm@7BgxTfBmS+^)YWrQ{{ytq^Q`X%>FrWE)OATdlMh}zVsqcMBGC0}xp+|neejCk
zxrX2~4-~XMBT~(sZ{&NJ46xBx9#DtQ7RO}af6d=0JXxoD$&CJ<VsX9d@1e?dKGj>d
zQ^dh2H+IN@vJ!`Lx<jX4?-AVId+`n9-(RDX=82z6(IU*tPjScGnm#?dH@P_#avIn`
zL%|dQ?NPgi>vFBt_f>ovaPLugwo9iw@S>6HcIGb#?5}rz?Pw^znIHei;k)CfRG(`7
zBP++duOacH%pb*`2Oae$fLZ-{?6pjV%S*zEI@b@p*}U>T^JGz!|GcC6qxOBz%{~9~
zz>S{eo&loyYT=zf*m1`L)zYS<H$NnB2ux|i7ljAomfa($gFD-L<_ey0)Xv6=ALERS
z$C3*5UhQnZZN&-&^{XS7o-WLuZtR+W?|w4i>?hn+Ibr>%{~3+<MrgzQ?EF@B&qd~^
zyH8r*=P;aan<V!`&nF-+bKVXI=`!Fa4#COq(w?EGZT8$G7)dW(CKxBg9{Mo4^51vu
zp+)slZtHW|^n%e30L{9!GG+MKm{K-PGQ*ElxCyAZbI$8bPQCs+Hh2^15>S4EOfs4)
zV*06R>;<JUS8RT1xla049e(lb@&Rdm+ofc~6tu>Ru7AgVl^1MRmJ_};|F|=nD0A+P
zFu2)pBx@{lyQ-x+;iO`!tl6JWpKG4p=p>a`CVhc}4trPcGyF4l_Ddk3I-@>QR`zWE
ztlQlvurytG_~pw;^8Wzk>93PPuoTe7z+#I6+T@8;j0lnHB7t<OG6tT*jWtix6*f-M
z`hAaUg?u_n!cG9aKXs;q>e(KQ2ea$HOE!6DpH%Z2$(f&p7^>FFGij60K1q%t`;g>J
zJn|h<S8fkdUqpflXX3LTeeq@_GgTy@3R``+u*yo<m(wh{;n2^?f+5DcM-98iqrv8b
z0gCqam=Ltkyg6fgxQ%VsKRf2O?JPwL*jh2276I12clhp6Uy=z{@la;BEKn@4xo2*u
z08`<`C*2^lCRyj_ph)F74bQ;L7Q3l*#pvV5jPBK$Yn!R8D_#HnEOdV9WMiHLJ(h2r
zZc1?}8GF=t#J<h03A~n8VfwD~>jzV=B&EY)F;+eV7=-IT@qT^T56dk~kX*F<^q0H-
zD%g7tfCN^K95S_<mvVgFJ(ei3V%z^l%iPyVP}vFr8p`-}%Z45~kfeT^xVl!tX~dHB
z+}^Z-1Vfq@UXF(iW2);Fnko1Xih_5$CGp}1)~>%kBDX4B&s(VYoC{}%H>m%3xxeCG
zsQQi?Yp>gzvtPo(k3I?1egpzD_bi)`YF5wYT<Vx!K6p2=YbIhK@i|(6H#pZ_miV}*
zv-lSfwEC>|V?*H-ViJmRMVDqP82Z7q3i}F%M^K%bp%*Ry>Zr^}Hc>O4v<)&*wN_|z
z2x~TN;9S7?DbkEFr`^2bXW<6$NKE{k#j>#o-scKXSrEJKpn2<Tx!8ZOH=`?20Wcj1
zB19|S$-m?0y`qepI?*L8JI-z0m<5J`4_5K}Ow7s@4c2Xo;yX+_>zKILkOfjX7ZloH
zitE~<JiiNYm_pE79{_RxX(1?+gju(#FyC*I1laIQxdYY%EjXiEKuii2aGr$Yh5C0*
zQ*aBcTZt|QmW1dZi9iq>C8qB&wiIskNvS1~8K`#iqlm#o6J913mR8bkTqkSRxxz)u
z*rIg;3XM!{tt5F#2Db^0C_$LVHJ%&ANl}r^?8`Kx0fiis9R~zfL6SXP?S=t#9xOV^
z!dv|Qt@iZ>$@NDt@E)HOgPGa;prwm<*kpBLkK_bjX|wap=@R$YpDOmFbRJgye?*8v
z{|+m<QfP?wQB4`?Ozg<n+_j3o``3>xXI{f>$xu3tZTV=yVBJq86e8<$)M2B(M+0N_
z8u&h02mB`;!7;`)MCD;Gjcvg7SIYv~Vo+!jB~5(hMTL@elWVBIwh0t$HSl1xND)<>
zaTDFOLD&O_L$qorEWB&H!S@*GM6X>*%W8qboh5squ;0A*5jE4H>12(NrPQ>4?BU#K
z|8|wj#5D>tY5{MU(yGer{{sR^fZFjoj74m(p@L0kgvHeT-sG-Azpq^!J%bsG)s^Ct
z$8a-ft(vbz!Zd2MJ-mb;0vr$GNLRO_U`*=8q|a8ce5XrCVUcS^V5?8cRxg0>BjQRM
zThLuR-#l!@=M}LlkFuTz@DoAQ9v}d#E2U1QAge7)H#-JZnCBm01x#dwIP@^Du5k|`
zm>%!$@wC&~xi@KMLyMBmX8-_TAGBC8FH*#8xETTg;|W=KO%wi<h!p|?uvykMyts0E
zMf<oC<+ZE6L8;IBgLJN9whR~}xAZ0=i~U5E)Bv?Q61LFaicV>kV&3M}L)*_Xq&*~5
zL>9Jl7rZK{njdmH>^ycuKJS!<-C{a9&8KW4t7|@ZyTXB2buxR?9x;VY2G9<D*X%sN
zL)A$Mn2kr;GGtBV_%e2i*e;tC9Lx_ey0T_|Gkq}yEz}I5<1V)Xi1U5BjZ7Gp1A*zI
zu)nGD)duO2nAo+Fz;wkM`c}PdbK}faSbVLVH=jHLm7v$~jQaU$++h$G94sEf{Pn8d
zb!}nJ-MPRU1=#4dgl693M3}mGTot?tT`5F&38*Dou4+8U=sj=`lag1H+JG2pI(~PS
zk9?;PImLNweDBT^9*hw;^J6kQC~K(isl!q=_?blj7q8~`_^Tok`r7@%H3SRk`5Tbz
zX5T~G*7EPFe!vGT99n9AoGqD@r1lG?N3s||@wh?{@OU7xRw{r=X1yuShFxtb&dSjm
z2uxU=R)v*sn}{%YXk_dlEvh(*7Jo~n9`!?m*uvBzNg%7T!ED!Rsnp{}K5#;@<AG&X
z^J=NF!@z3s1w9$k(V%==JfsEDWVX*<u0_+#CCHM@cpWtO@DX<6ph+4@7P<G^5wmu9
z=IIIIViBO;=?R3>u#o5WdD;x?s~pq9fk4N5PfBJq0L_N#%_sk|VdSCIbIpn|YCA#j
zL|&5<m(&qKSs$>y6_z%OSBP7l#omQ0P=9mues`6)Gq&*oBJ1o$*601S-Ii(RgQe#>
zVgx?U(c*S}@Z0bez&Hw&Oh{xZ5Wfu;y7NOX%r<vQx_E$;A00+X%|2-M?adBz7|nhg
zS9Xp!n3SSNi;XVpGm-Sm75Fdu<o-r=U>YSbP<9ThY=WSN3le-nbrHoVK4q|?%<r;}
z>Iz3EQuvE~YA?emEuXaVyYz;wJpiF8rw+Y*1H`{p$e)QO_7bE{G^2#@UeCMx`yv!w
zIj0mIMOqJ6xP~nBrVGf(Qo%1hbZ=|OeB+O7#%uaY`|+4Cl?<$+w7vut6<O^x#p7){
zicoL{a0~f@30thU3UpIQ;Zv3aCD42RqZ09{3n*#20_D#qZ^CI|*1u~-{MY7J8}1Hi
zBC(Ai9U{iE&z^Q9iXNNyfRa^jIBPqWO9MX{|G~OVa%@?d#d<LRJt)nRq{~O>gV{F#
z&BFT7Y-K>Z9D~dBptUNH-rO2|xFZ$Jg{^iNe0Tbr77CQHopDh6o?e*Nos2elFizx3
zZj7A}$^mKGY(*9YD*eZiy?ooj`s*|(cshn{sG9$MKBRRpNdw4S5vq;Lx;i<h;cL{<
z!oDO8EwB~IMIVAeTW2?y%bN69$#!6MQWZuN#-jkyMF^evnxgBC%_Ut>%(Ph;A)dH^
zJw-`eDTciOfa7!C7KPl~yO6O>+K=3|Fjj_~GRwndIrK#v=N|Vfvjtq;jC;z-lsOqd
zW(isPN&9XEgd;y#XsvWP#ykYcY#$ogyyT?;&m>$P6^X(+9o&ZtxA&$i4c_5@*)~Dx
z?KAYF^aQR+JJOH(w>v}@eCGo-t><G()wAo(8638sy#p+|eQ$<n&sKxuD3WHz%Gpt6
zCgzy*s{g3nJhp2brWj$nRvu?GdBM)!JAbgYxHGrd=xr>3ph#voqM8>xzH)O&(<U_D
zQjc9G1i?4~d<Ze#(b<WfYQi~9Pi79RzLh&O{Ku}Zb#BDl^HZQ)Z5r}*j#g`NT+jZ>
zX!h*=`aMyl&)>TxK0Iar?y2AMO>wU`bLI`=&8MrKSI;IDe7_J}_}|M!oQ}evsI4P$
zb%kZ%H8>@mt^ZHi{@d1ln|oe^<$S@h%qHCT#vI*rr_|4iXt37J!W`Qgt8u#OO3BBQ
z>446K)GGVQKncU$`7E^d@{^-Cs4tAuOSZvQrXDp4G;V8U|1dR{oK_p27hWmmbcTWH
z1Ggg@Q9Z}e+=BHIDetg%Y?fMHax`0A7w}BR%>RIdHdi{lSLuGm(GbW)yn29!<sI+q
zWV1sqyu|fhDU18Ho$gB}GOw0<<8KyYt4<dYt;2Yc%m}r(kAIdDkPjn8X%8n|X!935
zn8J;y%@9BDH*bunF9L;Z?Ja-D=TBbd?NT<1x@R39)Lm?mM$LiNn{}wwz$XuEE%*L|
z<z4?!0>Iy`4FEC66Ik)tUrb<jU(cMq@(oF?o^ci9>VCSr>;q|A*oQ57*={a-R8-VH
zmsK|W1v2x?T3IQz?ds~X5jE-inQr4-#8Ma6-7dBSDsa5-jb5)k%9>bSPHa)2uq5*j
zEp8uu|Is$UQE<KAaRt_^8yK-9>)tY<0369*?lA`?wsfv=;>y4T%Z+3gBMMWr@zGDE
z3R1nJAG)9UAJPFLIeZLm%)7s$Z$xqANoKu@GJr#Ri;^M%25Ny|^!fe$ivp)`e1r+F
z0&o!BCH1&PlQNqc?kEvHP(dt74VD!JaI>6HaWb~;5)OQ#Aot5%_%Ce0CH_t~b0R*w
zPwL+m-}GdxlK2d@VkAWwAwOEJ=~^qbI@xss1+E}Ggr?Gob(ezsqFx~$o^NwMF@=);
z?l5-6_N>ZS%Oxno`1Ow02NPg}0mtWV_yPwe`ii9g2Z&7zRo{=$^UXRH;8eEBedcm1
z_SMZ!G>_}+^(YQGBc>(w*$be<xXsy%Ba#HN7Mbq0M!@*IPQ2QBKz+be*i?qksl5(<
zO435TxCGbkG@YOjy=4~0@MHOFneE1x?wskIDJh^5XCyGdFTt&!?_TFtXJrDjC-TGg
zpr5=1xv<U@hScv2b?e$uLsv=E1Mx6hhF{Fb3Ci4?Zi-`tRsRF*eainmE$<L|N84)~
zNp8cl&g05CZeo`XEZ}wd)#DSH(~*4)`f^aj>F-ODq|jRA%am5)uQJZBkz3;7>{l7h
zJoK~VQq%XNyHI+|8w5;C7{DS3M%2pjmA%+3O-&`83j1X;AENlPh5>-+FawhZAAEpJ
zB(BW5=b*IS3Z39aU=)af2}b^SSQlYIWLPY_=LYbkOA++6Py$^}K%w_RJ}=oAqu747
z2%U`NOo}_|s_@=OlLei;S?1SxeqC)GRs})Bwt}S!tj0y!PN1rhj2unm`{P?6$rej=
zhwuR{IvetUkO)_4$rHpS@#R`(%m~s5kP%tz)Om!i#iX<YywP3a`H-mZRS_~yDz6ll
zI}5z0Gy!~@$Hsd{S_J3cB|S>hTpUV$z<r-73kD4MN3B5lJEW>wlZ+|-bV3-EhnGy1
zSS_<-1I#)#OB+Do?as&j&yw{5W8J*L5Ps}R>9%pAb;qN`73&)LR-C58R0t<FHJb}N
zdOm~`tpMT?f~8C~w7F6bdRY1CrFA=T)8rv_)vMDx0QR3-W<udD6Xb!ZViY1BX$sJ~
z^;S*SRO$$e`Xlcv@)RVTB6c?Ha4`)t_FK_3B($`^NfZBSb14nPTHhC>=LUQiMAeU<
z{9M^}O7kYNmw?0IjpJn8>d2GV8&SOR&?Qo{YRmrs=<<hOH1FV}$xOwEMQ9!zgAsq}
zX5iMW2pP;w2kR#pxQiC@A;WfzrbcddtJV#wJe|=*!FJ?Af3N+ZDaxUmXW~N09kR9@
zIhIL(9yq|PUr%*fU)NSdQ+h`2XV`+(c&!E=bWmPERe#Nj)kYA<xC#P?tW7Z;G|imJ
zoro;wn>P^h*F=5k*7oR?B6u>(K7{SpdrUJgqEzotg3nG<TRvV9`OaQWA~6)rI-gS6
zo!Fq+yqNbWw2U5ML2(xNH~;h8Jh*K>R^C70$loGhme@Vr7#|U85AmQgkY>!qp=x$U
zA;Y!8iDtaOVk+i9&|$2kA_Y^DtE=Q{gfykYs+#4bYoQdB;Y`th(HD?Siu7lX{kAaH
z`u_m49u7w2T*R|jLfJfmo;6&2&)RRhdJEeK3-6Mo%}RqxW(9`>{Zv`8%kH}&mJYo?
z9=H1uOls&+KbVU1O4|R;Is<|vET&Dkt5x!F`p?7J$yuEp5usoxdLDVr!O~OI*kjk6
zMY9LbVk0sV*W*3&MST+Ck|HLqWZPM2hs7dxz}9=R<7m(rtF)DpIGW~@;Z`!oD3<gl
zeySr)doy)ZXwAwt^6{hLyzhyFOiw91DZZwaNnUr4XtaN;5SxxvmbC>e4;RC2j(YTS
z*Vowl!RX&Vayp*acdJJeA-rRGh58DkS~6!Jzj4o4-&6c&*b|nR7s6<VdNW475a@8^
z&nA-$&$GGhZa?n8XFFU@dtqE%L+=0$|173HPex*5f4m42C-puCf53kmYI33_^W`+-
zX7naw{emi~kG<3Ju0vwC9>Ts3G95U^wEnO1ty;TpCPw`CBzY9}F{0ciA}MAjE?9u*
z?|Z~BnRRso@({DwJ4Zy&8Fc&Md{CBPiT(Fq&AX#oU~{>fQ$$u#mgL5i_Fk42T184d
zNcFPSj;%J|6!zx@^KsefjUWiSQPb7Dxdpqrkcf?>)Lbm-u*(&A{P8%s3ju<NP+TEd
z>#G3{<NBZ2x#!7VHf=PP{;_3b379s>Y(>KvqklaB>s3?_-2(fu2Rd66CrMzKRJs;9
zzb~6<B6iL-kO!<c&ZUOvJmw;Pu>seF<}i|j(>DM72g@s59V1utCYmEJF%=_EfGCHK
z4M{Xj=-mKW$!_7945GzI<O{))K~H`jd}^k3HlWami+Smu!NQs+-ULe12`^|SELOHc
z43gx~&syQo_EnKr%X$pJG^|a9{gBM<?$W)9yV|}W2B?2MK7OroKu`Sj!nM93SzMi}
z@xx+K8n@uXi3MUUd#tcniApGN04PyofNIpgt0j}!NS0YXRrdHqU?u?boH}6CmI<Z|
z=Q@l!=tx*Ry^XXAsXY@(5?bm_P4fp=U&gzf=P@94NSG?l$hi@Ll02EtELjT6#I1un
zpG^Oh4I=TR_sHH#YFz;JAP}<)PTtH^yHTpPkF0U79-SVCd?6xrj!S~H@QzmG+0-PD
zW_NK9Am@vZTLf@*V&Hh-3L-CO-9M|BWKi}{XDh+Nfos3(Ht<DtsWJ&Lm95{2+UU<9
zMZ|#VN=`f4y?(|~C5t$7xuFAx==A^ytaFStTrqz=_EqU9{Mw;UI6I>08tO~T=;!Fe
z7U@CSP6`t(*m(-;50^Lv75wR2GR75_tZ|7)+QFki!?dqJOo&PHf|KmG{|oBBGdZ6P
zoc&Bty3hSDH0mcKcwe=#CEa5n2t#pRv*ADP&+1DyFgfXWG3gI12({p1MbGL%gxl;<
zcmyWW(BQsDxx^HJXe@&fXMM9K%;<bv8yB(_>)|xzk%x<a%(d)hIJ&<+_+8*LOVHij
zLt~R^Xq&Cj(#t^HNr30m=%1LlGNJ6FOuOg5`G%*T!XmP+xSuSax$|nu_j_!8ElOv5
z=jFHWwQ3UGo?6Tk*eV&l8~sP06q=0BO9!!Pk3*=mz2i9qASSeO%uh(y%1LmSc6@E1
zl0=d#ljo5UR)eOawbdxiZGerPAs>_4N(Av=N?QGBCr(0JG*OymPUw7P?3tr#9ZD01
zna^bobx-VQWqMyLZ-)8;j9aZ(KN<`YZ?5Z2gD9ybO^$(k+WZf`mon~_8@_~AB?Fkd
z{<7C9dP1Vx(!S#Rzm-T{&r?Sqs&;`;HZMEu<9`Xn=TnZx6tY4;JWDX~dFgQT@VUT+
zy5u#7qGwT+Qwaj~yuOYh;1`o!<4(!^(IwN^ze8t#7><m*zmPjTWf-Sd*ZHG9u5A6^
zZwqD=#>S%2abJ{^YoPys;`c>g-v@^WJna4cAxH-nDVZ++-%{E1$l2)k=^-}&Bw27D
z%OpwBh3w=VeblM5!1QuX_Jou~-T}BbGXL~wyv!wtbjJ8WUuG^b9n2Nu(_EbW^U1$a
zvgsc<w}OrM>>vo=bpjb!6XjbJ(TLFqm$}5LQGWY=j~Qs~_NWq^zNc#234mf;!<-lk
zRTkHy6hBli9my3{*81%6bQ%}Ho!Y+NjM<n7`Zide)2X-C0;&Vo8tAAd=3$Y?6d)$p
z+u%haCE=U>eTpURr0R6MpV^$)dEaeNdP0u<d};$_N%<swJZIi)p?{GraXp(LRWuIh
z?+~~Z7RNUwAm4J^4ww%<P+vx9oz{r(qD}-x|I5h_QOL_>7krJzeTgE{3g3!->LX-H
z)e0r+?%3H88z1|-wi!9^agIyhyAQ>Ei2Vo3e}+^hH6oZ2<tmpi^+R3n#$Vp2G>`Q~
zi5^%F$l`LOkCMleWR(V1*hee5$6UY^B0z!+0&+ARYNhrGZ2tRi);>mX#iQL=*(6KA
zkx2xD*_-0qQ9nf}%?9_r2RLGiL{c3ttV!~+T`f8P12wd-gF;uVIlWz@u?6$W?c6bC
zOD$FoYa>ZoN6NLKY#|OVl9o!?!`anN@q8)FN>cI|E6APK@93j^!(2j@FWLKMdPku{
zcS?0Tl9^i{yUILAwm)f|f%)l5_^hXxQN~xN#D4XQ-|)HLn;CL?{20J$MT`}^#8;*9
zl<sJiNZmK%Z1uSp%+_jf{x7z}OhoLDSC6j9v_n2TH)BnZP!)d<DGZ;zK~`|k`E?Dw
zD%o=Src$SO1u=(1>b>>foO@L@v&|!Qq~=%7+;CExLpp%(Dn2)%>;OA$uw40-7yt0z
z)o}RV7n21D^r$0L>l6M}ZF;s!*Ox!C-=s$chQ>3pAJ-!;Q3b7gyk1|()gMr_j#6+G
zkJS{`r(ZaxF8v!563;Kg>Kt*^QwVA(e|&1q;CO{hQ;qKZi}Lr%*nSEBIW?-4N~ypM
zGrr!^&N+hvg61>6Nfj@-+XmQhE>2lOe_XnM(eJy2Dro>`3~br>;41z_oO{3&A(-)q
zET6qH@{WJM+DbjIJ$LNq+v$(WL04WUytL_fQR<z0^g_qckLuy44|n03{ci1hsl+*3
zgTYGEOa#O;QM0-HA2_IhI`V>M`a%mUs&rb~=RT0bXL&(b#L4TU25?QD`HD+X5?i%@
zxG2hS6K0@etTpg%Tm;LSHXMS`@6s8l@r_=f`@rHivGaj%hz&OgY_ql4#MUuW^EHSW
zhx8g&19*$S9R?ursPMQ1AMA%O0MWNfF)k!mK5f1(PRwyA0M((3c2454f(n#LfUUH!
z*iw=SER&H<pc1D;MzA0ZmIDD$|2<)~Rl$}}h+a2SSx`X-MQjVTyoG>8wHtUeWGadJ
zX!geO*?{KlL^2rTT2O2{7Z#*L^=t)e-dUYUK!$w&=02*G4V0T0m!byI34bN0ZFi<4
z2>w<gn$vGaPo&5F%La_Hic}cct!s_51AhlzUxtBLcT=Sj(}57!RHC}1$2_7)jU^~Y
zI9#DVczXTA>*e7GYB#&2W3`?<ZV!OBKm;)NB(zm(Mn^nhY%@|V>4<-h5Vm~cU8@<h
zPh}}x=}HIFE1PlT@9F{$T0H_TopnBT(hTrffLSl;6u8ru30Y~r13{WEdZYqR#B{1_
z=+A@(xP}rHBw*HUC}luWF8e7)ZFv5aHO5<9opV>YDWvZShRV$#ga5k}DcNWY2NVYe
zI>VB?)J&s-953kjXF3WrBMgu4L_@;Y58v_==_oKBqANO=q$WgfOhz)!VE7G|PXZBo
zTHt3$-{f?h_}>XTSx=_2(yZ$t8n9WUH;`Arw+<-O_VGI(pDoM7Eb=%9C%1Q@L2o&r
zDw!FIz(3Vt9ANR60OoxKTi<-}A)1_+C##EzP4h|9V}!Jc&~WR4UYwrN`@RRskP_zA
z*;&^h%*zcAS1Xt{USD-D&yv!$Sr&Mk7Ga-YMJPWFf(RL**oNj#fQK#{Mr+y#^hngj
z{w|)F-|%EJNMAJVgY|5Or2VK<SqRhw)#Evvm^SG$YJ6?OqoEvLnb3K$AWHr-cyW!}
z`9-5Xa$Lbv;allOzg;k4b7L_TlpeDwW~=5R%zxd|NSiiDeJ2ZMqpc{e$BkO8(wqrp
zK>js8(m!RDLtaWc{$QMi2@!=f%bU%Fu;(WtC4?H<w_1FH*9~8in{&_U8c+LGYI^c&
zaZ0n*FN+O#a>Tt6nt>3(7Os0Fkvpd)IttV{aFt7%gmhj5T<0~}6Az4l#qF+{*F^n!
zc5Mc5`dX1SVIOvz-ZDLsUF8OL4ZSZ-O{+NEDFOld8uV{lEIIg?G1MvU_kp$o>+DC5
zv~EGfC%SRuFqVTFz}5P(MBU9otsO?{05boL_BA@`R$UfBI(9f1{!)tvt7RUs_paw)
zn~iz#jaH)B6Yp_>g;Qwhe5a>|;o$88XRki_(r~3>Bz<m)M&Y?SDd*|qM*~G#wI_8S
zL7F!P?(Y=At)?FBIvQb$Y<smUKsz!vXsp6Mnq-VYEqFbV$08=tv!{r@CC$*;u9BcY
zc!8;`w2EYZ_Uy!i)pwSRYrhhE7>Keq@{&)gDv*azT%f?&Lp9wZph!Z^(^uGgR6|4z
zgV?l52Q0aNEFC6UV(V-bf1DASr396j7m}HI*f^4P@qNJBR<NpC=KEQ!1`S-GRrBf=
zUTKK~Dp(V{sOXXzW<6Fqv%R9c<L{Ew3;WepJ0W~o3$0aq7kSg76|H1*l}<gD0dAD7
z6=%^OVQ<?bU1L5WA!oCA=09A|ql)wYulVR;!#zF<V_*x`KCdr0yq8VPcl8N0N9y|F
z05o(vT3zBZTIZZs%MfV(50G<kjt2m4g*>d0myNr|k+5c6YihTO<*b$m^IYQ_*qLtQ
zCL$xu^tbxA{{#3G7@Z_-gH3G66C4F@5~Kpv2$0}VGRCin^;U$Gi!i0@{e%0PI|T`$
z(#PF0SSOHeCl6ARs4Gtmm4zi>iONNWU`edA*du%3we9JN3vu_(Dpf~p1NVNqpo`N}
zAm)*-XXHvp34COo`*y=JQL|oO)+Zt{;tAE>tx!`S!W__FBT9Q$h(-+j^U{Uai&AgX
zt9cMj1E7W!7W2}Byu4F(2Tr}ZbFHOl8jrJzn!_qN`}qxYe}>UlN_tb8HD~NvY$am>
z82Z37i4a(HakvmL(SMS%S#~6#$<r?t5H-gumPI~oXaQ)BdU84;Aja#}vhwj4%9s@J
z3COvxcRrP!aI?2$u%-&>b&5Dd(`mPgO(P8qjvt~$j|5aSEaoh@4!hcB%{h?(AYEH-
zklu2KSy%B99v6jR*zAe%RmhZERr>_j$?C5~5uuuv{bpepAbKO!y}#Ioqbpt2EXG5B
z>ufCBG9MJttcz*E9kOQqP5S@cXM%njJgh_h4?w*i+!4~vq-U%X<|h1-43s}VXr3Tw
zkqmn1S{AV$W(#==BWeuP6m2^|4$^KevI<DTTlAY{!Q#)aw>vP807T{w4mL+Pj-TS^
z6uusJ5~@rjovoGg?Vvb@9^;DV%x46d6+HF+_MK0R4VTwYvxL_0bcNz0C3DHCa^ClH
zp5x~m#^pa5!U$PejrtLe5yr;$CU$|zG&aL_0r$))8xw=EULy+DXI-v(OAJIcfl}8F
zAD91G<PX%i54NtkQ|DYd>dTBkA=ECM!Aly;$)*JP>(27IevQ+pnc(eehfj3F669J$
zsXXvx^E9erq$Z^BpzYWC5P|D*s_662h@!w)Nz+i073dd1*%Z%=Caz2sfFdRokuh&h
zO$2FH4;MY(K5&X~gw9;8#0=_wAw@Cn4GlISzk}=)M>8_Mtv-Xdxy`YTB`#A~E5e3{
zkD~9ajF~zD(=>V7gN=1=kYoYoY4P*c;dO}wUxmK%EXs2`9K@2Fl??Wwo__aa#+&?^
z6&k!dRAGXWADU97C(SY&F18>23;}q4iUUiz3&2CQ`Wm-kbY^^{(xiv&t_9{&6JR0#
ze*iDPGZs20bb>I;4o1cn)YJ@27jG!hR@VVE$;Ym+W&QS#N-0%x3|d4m0zHDv*YAiW
zssTp*wt}_40$65vIO|Csn#Tdy<6w!b2*<K|BdKy?)YL@Q)>!L$-U~y(Eu^vO=@sGO
z9XFIpz9l&rjXYw@7iO)ydAb*JI}Swl8+@G-EESCJXp{)k5A_v-{X-mnZI)0cU;VQy
zYP>JV{yEw$DanbFcHqi#-_vtWckA~4ISv62teK}~Jy*PCy(KRH+=*Zb2g{m%7@+(G
z+{4@dlOzxKm9-rSmNH?|-Oee)s#-u0%&gw1^SBT-6H_c5{T}w0Rh*X`SQlKoaY%x7
zvTDz*?ndZ0Xszx%Yi6tgeI6@6So4d|xvH}?cgAz&;E}XSILC*3x$PTKXViIf7fPJy
z{P}~u<L1-G`d=Dl$&|=4$7ZjUP4d~gG3CDUAKwnwGg}MIf^0I{ZLZ3eFK;snWM;s^
zMW|-!sk(|ycxkt-ahQkTgQa)z*?nbav+HY8_ks3#%eVb*o;%eudSF-Ea}`#3+bXY4
z|LTFNvyJb3{;1pUnL3Zsa3khTU*1Fzi4eoEM%b=&Nepzwo(5@}HyM$;pL1k>MnMvl
zv-KwD(Nl6sP6hh~?&dj%zsQ?KMhvH8DkJ?y5w3r{QtD20>db*LCPU)EVut#u>BjAA
zjj+M+XifTRedl(j@D1{Ky+-4ecQp!dE2RfiGVX5UZG`j+Vvy67opJK#-;)ZP$r(J#
zsqsXpED&1yA+#wCT}qU98&?p4QoX|h^Z?8VMT6rp{#nb>r30I6fUM1);O}?juW3J)
zz6YNIKiTknz>h#}89Y<~v=e9d{EU+Ceb@3#gJzMkF@O(6{v_YcdahkQ3&ImJ(uWkR
zy?9@>iW_5&c1}5-eyEY@`e$I<b6?z=>XEgGld41Lifx6%=&r8Wh4V+?J7=6eTI#x-
zICuXtF<?gN1Ft}~UdPSOp02p<YuyV!yTo|k?r&EmM`B%h#p~PewO5(p{!DLst>n<3
z?<!8df_Fa)xRCys8KkEOw667>q()UddLVr_LxR2cr*>Y~)%lIG3TU#w=K*nbW)h1}
z?C)ocva*Y`EJ!BySVEEC>TJ7iLHTD8oEfQ>n0Ab*xXwY1LbN-3y`%NMlLex_48OjK
zByf*-_(l}p)VAcy$(<(5fwERq3&t!}_Hh@ePU(GzjYWoUE*iw*xPJeq)+_t%x?<sQ
zx}-oe;jM3$=x@J3l8vzRAbn7R^2AO;NV9M_ogP8WlRfx7$x_8`|4-N)kE9P+Ow14u
zvH+-YBDx2V{w`UM%6M2@a~d2XfiV0`hS)O(O88r&eaQB!(mQ#qQIB^DK?nr1pSCdT
zLTt#OnYBw*UAAmk75w+^iB32lthr1e>Va<RMHfj&#GtI`2^ImmaDeI%Tx}4{u$<yX
zBN(j4lFsfGsHPeA^o>mDZ4ZHy?Q#%ZYt``J*lR|i+B={IBQErg#=Wus0s0>N(Ia;t
zkM$<<!fUm4So*5R11V`vSHMt#R@00fa6GLeZ}T^N#C+SmY+^D$c3>Y_B2{h+T+XLn
z(ub#soKHkS1Woqd68Q;}>pWF(0lhkhEk9qCMN|;NVC2qcxnJrL0M*U*2xT+F6oK&E
zfvox4AfD~|V8l6ms-%aJYz(Z=JaaN*T-3)*Ijh;JdBSoba6`MBJzWhwPmL@>>#*{D
z9<Tvgj(iIbsR<TO^MuT4+W3VkhrvAZE1eA11N9>y1z3{hM*lY0Vv>!MRO^vOaCEW0
z{!zcx6|MwQO95|}*ek2$AkxIC`4Bt53BU=12@yC|uK1)~rUO3TDMXLuxY55|E4dOM
z;@~T>7gjpE>;$h@k635_Oy@nLlAR%7jM!EHok|L`WSH1nMmQYnfv$9fe2-Rib@h?C
zl>Qv1z<A5q%VV%%k*KE{Si(_da>j!5c;xJf)@=G-0ExHARR><12vQUBdYD1U&MlA$
z>POO~%EkmyBESO4NYE$3L2Qc{uS0~6Z%97T+rhuK8S?pJm?F2y9?e%Y5N34%pM38&
zuw{bqxIbMet)#4bqsfdnHUFCP4qCex(F!Yv)NX+O^glo20HezLhm%h1R&)c&M_4YI
zVE-8@5X^FXLGD*D3>#lJSmE7tW7J`l@ECz+=@-3So$W`%g)I}3pVb)fTXa>~c~mCs
zDrY-A2<GuVkx%`tw(E(`I>|CxSaJAsy|e-~AierxSG#$=^O7ZD&#|)-VuAj<q)Q}2
zne&JgH5r$9O)Rqp)SetOxZH>WD3H(We(|_%mv~Di_?)vkY1`NSWZ$i}n~q8_FTLZ#
zxQi!`xVS(>;9n)4lv8jh(8Xh$;q!L~e*(WHr`FvHc5~HwlXFH^76;{1PPsdRWKI&B
zg5Ynq+cp1`Rg3jZEmOovXSo;SCCx~v=QyKiK;6F;#Idm=k@K)9fwmA20Z9jqCHd?Q
zx6ESHd@ZyRX{{_#5_>(4WH6V%?R|Ja@hjiK)<q{=j~VOU&!Q31K1BCOn{+pXyW+DK
znM_)Ib|O|sVn~vYvGNm&Qv+)bh57Yru>NS47-n@ivMb5?$5xAv9c$IPM~^CI%Bnpa
z83B*FX~5OGg5@?6U99q*$epOU1s6C%;u~dqi3LJ}4ji)Jf;Gt`#fir+Ykl*%7-7q&
z{)2MB2zZvW70uqpB1Xg2=5~*JmYpaGB?yhVg^Y-xIB66co1Dxn+SrhntD3Z{sJZ^N
zv9Np8tV?2@rwKIy<^q#D0-ZD`skTI~YhW-}ZD}T2E5dRQ?T8&~!kra&>#dWtldlYa
zAvAosi?3*GaAR|<BQdMv+J>8SGAqF;JyNZmPr_OS?PmcyG4}vAr8>WYG1MRl9QHN+
z+H?%(5YO-r)eQu@&aHH!SAh`~MmMsC>Rp{~*F^_j%mR+wf$lH7C_O=OL33IVvvb&;
z-~fP?lyS)VyCn;9yB<y(Iwv9NlCa<=P&IT~N$e7aOd=1#`rj-3D%}4R|38313oN5~
z4lCR>c7q@xS~Fuk9T5KmRN(MGj47iMz4tid@d<FD)2?HM1fUS0wW_aJR-~nbD$>AB
z>=;Ypp3uPBB#QGcvQ?`DgUoo}@tqF7gd5h(-_6|1EutlMZkx1>P}9<b)(J;cO4Nam
ztq|zxIQ_lOBsY_h5jFObMW5C;p%W0`VHW0QlAZuC7+1K;t2k(C)|alV^!8b>Znb@c
z4aWej<A&l{^`4%{`bN)FnCQqSt`^=KCB(zr>}BJE&B9E#p_+wIwRdfg3sL5QFVtbl
z9hYM5ds$Iuroiuc-Ifw#^OR~H?qXV@)la>ggeXf^?ci+!Bo&zp8wai7V+lWx-yzs!
z%XFxDBrE0oidGpJtZ}byH$YoHe{v;FPhFz{iM5h^zxwh-GGB>W(_O}s6s+`>;_R<C
zbzrGaaOzC8?=QB#e+_}bZXw9vrBb`6>JStZ+GF1484l4g5mZR&Dx6Hu_YKO6K;6TR
zFeS|CUe0&dZc}RV*prK+TuCD(-D~b(c~b)vt{Gz!)hH%6Rc#ZcPXCs<y+-UDX;Bw^
zE!YW5!c&zhf^^%$@ZO1Z&zZI(wq>`E{D#gW`(QLzpQQJSPxXu%_}311|4Fhjp<cM3
zIup=k$6m6x&be1MGGBK+SAde<Ak2Vw`)B8QLC5FaC8~zZZO<kND1JoTtk1rs1=`<N
zZ+r?W+uU=0DNeRn7w!33c)+>%86$2al3VGMyMMnI&vyw4{`*B8^JaT8Ghw6DmFy5O
zQ+m<OEXzk9O5Ao7_&FiJ!Zx(Pvk}IU4ZWUeo%7I+W(jh+2pGRQYa3pOLe1g;%?MNv
zKtGHD#uzv(6<d`scY&<8LSNS}+MB#0i&MCMMlU4inJ6{HZ+FRR&qc@5>!SCrevaH0
zvsX3GkIoCByo;EWUD7A7A-3-tKk3h~q{<J}-7$*n9T5y4w3mNo>p8kjFjU#Eo?m$8
z4JW?6dXjD0{eis1c$@Fk6ir&Izi=O#K6k?X9iv&PyLhVFM?E~;S`gN!ukkqtZ@G45
zu=-(f`sPpG%%!Hg&1>Efm5)uIq{x?9Uj(h6dTlM!U-9lvvg(l0m${V+cz4d1?5|_D
zayc)IAqs7*ceR(T%u3Iv1Ygz&nf`DjZLkSH;#^fjI#5yIPM;qU^shc`kkGjEEqdYO
zUa`1}466#J=B?Jh4|gB+Hr(U4v&{4o^^i=+DU&<<Jq!er;KqNDXE)XvBi&_H5NTMP
zK_$pybL0_dsIlbgSsB$M+b?auy4B`X#+62<?0;tUu_o3(CHwaQ1~Rz3V;hXYRQ!ZI
z{?JAr{+Z%7V>;kGQEyth@7Pf{*DLRC)(0HfjXKa@RpGxUMU&Ry>Xa62gcdB9L=dZ`
zz9hZY=^kI1#h)c8F4@9=Jq^r}tg;90ys=Wn!Hc{0lrD|0SSduUmD-6QI@%sR#xSkd
zRFCYGfM({#Mla}HX;!*180L|F5C|Vh4b5k62-O<LnJaAYPN__}aWXC$j9S3q?PXLN
zJHB$Q8`uSXCVI)~n1&zua{KU<G-}wlF-iPE(OvnnYhqrLR3L5cJlMxB>iZo4RRk${
z7GCfoh0}1=Yi-7ry?U58^Kz@BNFtYF06%M;o&Bet;<H%%jJFMq*|8(2E%i}FxuVF*
z{PC^+Z)1(q6<<fYbd7kW;i0(8H0VUu4DzQt?X?2ywfy3x9~Zp7Xl5iOZQJVwLXt?>
zwf_N76&k^&$Et?Sn*S{p+lIB*E8~R>%fIr&buUzmuPFw00Dczsy(B$2wIzmlJ&jX2
z@R)t)WY_!rE(eaUbP8I`iW9T_NlKbAFps<Bt`4gAvrMN>k=0}ptXf+~1CQ#QJ2O;r
z`U-3w-MljQ$7@sSIb4ysxP>(4`~X(Zo3&_*)SaiDJ4Vv*n6jO6C~zsd0y=m1$S;jx
zQSxvZBSJD3d4Ew2c6Z`@>|$#AZ|OkA9abg0o-_&2@VoMSz6Z0HU>LL`-I$V*N5YtO
zX}#{}+^w2e?eW%+Rv;<Wk#SGnp}|o=^z0l#5#qNM`^l{$M-s$JkfJQ*$scdk_$|z*
zCghsYj4gi@DB?twzEj+;k#rJH%m`7t=@%Hap;hyXrff=?4skbqUFDze6OC3t16JE*
zKKp|QNDe}rqaPY7mY5w%qY_(04aJZSELwV**}F?OjOL)7Vy_17)K2j+Ve3)ok+c62
zHa<b=qVTvyN&ToyC}J*e>;VLfVC54koNP}`OY%lbi<Tlz0K4ryGdg+SUA9q@la%nt
zh;Q#Gf<FUc4*pr|@&Un#Jg`pCx@3@7*nBf4^va>Etg(!&Nj;%9ex)mzRv<Xf+6vj`
z-;p4non*$0GvEMWA|0xS>hTl*_0O^fI;4Xz4n7ZiOD=*LqXC8J4m^eKcH;Ie>w$NL
zFsA1XrFVJFS3$qn@;@7en$!Vju6AX`Y2+7-pw_N?G?V%-yZN?iLxRP({{8ZH=>QCm
zavD(y;+(I36qx8ZP9c2y82R<#VB0aF^!RU{(*t82Meg6$T0+hBjv{48I9NR<utei!
zbWZ?(`e^}5^R!~f_9T)bK%~Za&FHp_?T=NU64lgn-RUr;3SB+W2xBWmq=}m<ydEwv
z2eb~rl7EH(M#*{Ztj8$^Ka#@iCvVzESm!{$u85lOl5y2gagTX1*q4>v@<eBw#CeP)
zxxdn38MJ#R<H0mJvGdKFunA(CkJ1M!W!AN2t{)?_e^k4*7U*Y(<=J}3ionYy9cW=*
ze5@o{LuWR5-9v*;8KbpC;7u(&FYtxToo2WwJx!%b_tj!13nMOKZ1z2ku(6PRg0bHY
z8X7J_n*2j?>^QeTHjhoum^5sTan+Qv314sGHr(W-$0=@Lg$Sik(nYwY_gfndu-jQq
zGr=Ni5|q&!U6OO_dVC}|ibCJWll@_EJxOjNif@q8H9Itzz0-5^ZHm=#>?nmEu|tXs
z*L_LJ>M=irSK3>ivVD$+#)NPc5)?!3X5S%-5b#t=dc!znRNih~+{_1*bXhX4ZS?KA
zUEWfi%w*I;XYl0w^8;*h??1K6t$um(lY8X&N?Odm@oMu|5!VVO3TwbBJ5-k*G{$bo
z3J`Ly|I;++>n<_H1GX@;7E=xv^)h%%#kCsG^~VHn4~#&{n@vO8`zPk4m-(UQ&<!tU
z<rzh6%!0=giFAwN?A3u@IHgS9lG)!QZp%F^-->u<;l;5cLPSlr%JQbR=<&6uNE{fB
z(2RR(VD{4FxfTiqs`MQw0f6!=E9`+C*k-M!P&cJs!oju&D9sd%H%X89tH;DTOe6vE
zOUW#ITSU`dpFO)_`5ZWi9<<DXZ-#gV>1}8kq<@4$xD2XDtEPb`negjzQhgQm<Kd&@
zWeqSzhgy`95B8gWn3nyuIf6_$8n7Yh#Wai^D)BW5N<K$~rBmsq$?pUI_A9!DU2Y9b
zt1zCBxH+eEBCUX(#k+a<hT>zlO;+_1eEh;KmuC#n{>=zjphEw<D#>5rm>++F#{VR*
z{9wh05vPjvhmENNk7%g5ITxt8)n%}ZJ$NQzW95dvFI_a2r87?dXFdrKAu>iP)jo`#
zkZVB{h<<S|)X_<1eN0sd1jVDAtf$2^|1NelP!)m!T2#V~^Tu!QIe99^vY5+`HT25!
zw<OA`dq^{0sYJC#*D@pgT*pT^gvS)=05jv-rE88c8gz(*_g+s3#jYqgVx=fdf1H70
zC(6dW5A1IpCwH!>eSFOBiyNc;JHtMn(iMPhHt%y3_aD}%vld%v)l9zEG7W~@np(ew
zSSRRRctiXX)a01r`kFkK>UUifA_&VnR`p1B?4iJ!z&IVKkQx$DW=zhLw5)?P+ymu5
zh~!j{bR}m+?r?@HzL7`0RHv5Ns<omH8D*S8YM{XCwx3_@R60MfJ}FI-NVy?A*wq#G
z9LGfu7&Xp_&8I$8Q=K-U%U`_4qdw3V!uLPy#i=QNMmLwbOI~?~<%(LftSJe-iS#RM
z=tR`_(TH^_>k=h7KxI~p2UWK~rs$M^YEVZS);Pxc24R=}wFP_oYigU}=dsPj#{z(v
z+^V^}bYMUD*R1;u1b~d!KIF^nz4%4P4*)IFK3{VSu-I9gHQOf<xVMdKU0ZE8t`^ZZ
z2)n?U=pq5e!tLVcADbTAO;G$FF&+AP!r;!H%fUWo=S)}^t{iZ1U2x0!fN<X%r|J-b
zYj~ItW$X=y+I&A}TE+1CskHth!#h+h4cWjq8Ov5k<hvGB?EL?Qxtma$VLRTZ+R;DT
z++(gQ|9JxVr$2f}+s<PLw@p3V+gYxD=Gaxyepa{BlPEX{0qehoq$*ngLLP*H|EZ4l
z?ltdzo~xGv%V=pwm6_7K0gI9&3RBvqHd@Z!nQ*sq(p}E!ddjVH+>x;d+c;iT6*tAq
zKGVH*-;)J8p4DvyG*s9!onUVC!Tt6LD+;#r>rvI^Ibig`7-2)Xri;2B>VoLo{+EPA
z5+^(3W8G?b6JY>lghpt-9B>Ra_bX`zTTurjgCHe(G^;w_MMf;)34Qf&#)aG8<dXZ}
zVnR9HR~%*gKnfsn`x&5JBHv&iAh~O!7YvNLx1-}10NFbAe<(T^f2P|%jBhrEm_w9h
z7+WzN9;a%<7{Z9nIZ1_84wVdviH4#)Ys{gfHDr#3ltfaa7>Wr+NQ-5SB<JYx{Jy_G
zVXyo3-Tk>g*LA(G>W%T>8qY2awv*Pc)*Er!<m{bm$}6iK-i4+K)CYQZGG=ztBm2ZI
zVKncv<8fl<6g%_A>sv0UY=Uve_uGU=CMV9o^PvX~p1!*G_}Z7ObDfWKTKcb))SmM3
zIA|=2QjmH){*CPlO6at^|H&YMVs-7_>T})JmY@f1Xwzk+N7a=s@lXohw_7Tdxp({C
zt>~?&OAmM6um7Pb{t`f}$0EOrSsz=59jT&!H=TObH(-uce(Sg;b5mo&h5Q(ONrK+B
zdyUU^hayMh=Xh;19VE!Y-dVNq8(YpcPK=s3!F>S~Tj3L(+a&&FW8Nk8$=p1TZwVcB
zDPPo{4L?y(a=kqkK2H1TrzyIQID5Ct7Y}%y`+r}k+Hogh7y679V-eg9`FUu;`mbjD
z*SJmRW7qZ@ZuyaA=0~91&5EXZd`a4LnO>-@C@pmJ>(Gge1my%STro6mniuSSEV`~U
z|IZPx^U4~AYRvQJj=$W<l<-d1oc255jd`*kUfFE(Or^c`p6kHm+vS2?!3h6;nNJgu
zlBLSXj#jn9195n-o}{Yww|89F-C9sdN&pOk2`QLeT*y|@NvN7W)7PO_U+(jRHmHfa
z4jM5F|9s?JV4?><NLOLjb;<ynHbbYmpA5{tL^g@=h)xjw!Cq%L$%4`uP9&6K<Tp4&
z?>)zV>1%|wh>Ba|d6fKGC2S0-KUyz^q|&*@zS>T5^5sYiU}&+VdqBl9c(Lw_fZ!?X
zAn?Y(V$_Q=^*xGd?-{C_xt8ap6hm}M%3xs#3s6QX#|l`{1Sx|zrS-d-xSz_wRx)&i
zGTi(2z=-1kWk49VD)ghJ&@1A<u_a)X`207z?~#vwqp#F<rqkYT2CSCvtMc-E#hBZ1
zj?W_d$i(~q{s&Th8S(t+i}{l<WYW9;KzhaZPk#(q{M|tNJ0oNBbtbvIT5x77{!42|
zLjHm@98#`9uQx1|c;>yPq4!<dz6yEluG!?k*AfK!bgO{Q^5^~3kyAEJ(qn<u<a_(p
zLat6SqY@C(znZ0IPb`{Uzn*Ft3rb2d?zq9}gOE&KkRLzLFaUU^I<tVcq$b>Ly2@|E
z;F({yTvW?#t*)sb6)h*5Z1Zht7zt;{`Ad}DFTp_TfgC?)e7I(+(hn8efcRgRb<?s{
z=waTBgud`MCL`j^poA7B$*?Wg*sP2s3i<)7ah=+kk3bjeRHb29a#o=el^@lfA`DJ|
zj9}q>apL;}SG&>reZ=3rXQ?y^%+Q)MWd0JFGCqY9r+D=bnx1S4{08AR3Fu6+m|FDJ
zc4Il`$ips*1NTn#fdhOYj`!NW^No1vahyoJBKZ&Wj*K#bic|vPK~)}LNiHk=ic6n%
zim=9@9}NeXFWFN#SV?DuI`08Of~!(};D<miYruEq`)p1ffjx1(Lzf{*9%#z!A;<Jb
zMV#p2aHCap%h~r`*ax#ITJwcRdHc*1Ahoy(14$f7l5Ok}9gV~Dg><LO+85M`5Qx^_
zh62SXkI>=K8WUenPAb`$m-8(I4CM;mr(}IdOH1o8d6bf!umbhH)S$|{@fzFRyT2Ef
zwo-g(`#&w1x-*OPL6wV&SMR(jg>iqDImWHCzFWPMx9`n%X<yZC;9L>fN4Te`rh6Tc
z4o`5^i0x@}xx{aWM)^_A{I)sZSuk|v`I*>n^r6KJGzgh8c%gzG)+aarN>L$<(J4Z*
zVzS%@&USrGex7e~wkD<JlVM?So+-g+3Od+y|A0eKO8Wf!Vp_NNFkxm;txHRw=X#xQ
zEH7RwcW?{=3ySC6g3NQ^N!2e6>t2r!BAk+}`gdvqv^h7^p;I*$5i!Ck&xfjDov)iT
z0mh6@_*<J{s6-Pj131e&;ZZhuGJci^751a}5>V3413J}a(JHQOgC|}ZuPoy`&K?ke
zPDEKP?`7uS8gu`+8JW^8?bxB0JMUGUYDTA)>D#;TJKTG{(BmLf>ZL!iFS~mIpj~a^
z!f0+7lDcFOcvg);Ulj)ITWjkeQMB}mD@XJqE@)m6vs3`IkHF$GCrfN($XvtyHquPb
z{e;{Wn4}CDD}(-!HMQ8Wz>HnyS43h|zIcXOPv)s(b3@z~iUKw*EiO7*sIll?4EdF{
z;&7$7E@YJDAZWd{I;e~xB;tzy0Zp+t`jK}v(3sd_eW<FLd8Su%0#5Q+F)mfbZm8eO
zp2^BUXex})UH`CF^>dUSIzA|mp&|<%{X<Gd0c#G~I4TW-&}}c;_80c}U@DyW`z!Xq
z)g81{$^e&rXB<xG#U(e$n7}k34n3XP0K;^xyd@H^W1EkDK4BscB&2?ry{LhXcsZ$9
zXHxfTK}9Qw;>N@Uw^MvkbYlM&wXP|xZc*ZZ8mrZgx2wm5fVcQKg%s}(?B9aaI|uUK
zU#rmF7ZuLat<b^iRAp3IMI}`+lSM>Onp-|!6g%(K*%q0{yl>b2yHchlJ+gwiOqj_Z
zyNd;}V08g6Ock5QZH`@1datv5xpDjtsG8Il*;W4PQBG3C0Uh(dj;784`*3itTc27B
z#&Mn2rfEq<fipwuwEB|sEh~jyDovH4XK^{@a&jQ#Qsy0}BU!acviASx$dMqw{{y+!
zYgt99;H4c7mZj>!*)G;95?6Chj>=GMvC>6e>{MnvlBuLZ&*3<ON)bVn$h<FIGb)ew
zM%RL1MU%6cY`YK>dBjZE_E)CE=*%!%BTd5zLkN0!fZc>j<7A%lav)71FJ001s`w;5
z$W&6xWi7YFWSdaxJl*<U_Mgn0(+jv^eHOJ!n8Dcd(*T_e8Tx6YA6Z(U++=&loS6!Q
zvcmrWzKmxB>MEFIYK;jEjoPOmnf1($PBLYCJwno$zXn0$V91VJ$P%p?N}$hY2-V^m
z!uKoaFLJ3cZog8Fa}8+Hqyk7u>D$YZU6*?ga**(eyBu6wXS8KV;VG|cAPhrA_p!l0
zfoZvYN#U<TIWbb{!TLNs`UNu@lJ^e`koW$&;}aq&$Cmr=o6#13u^Q&@z(uf%8q;Xj
z$E6cWDJ;u@@7hhsLEp?OKg49AVs0mKt(c6tk|G@~2vkiNhf^M#<fh_&Zwy2xlVfJx
z`aE@AMbY4LZUs#1cX&yLgMbc^Nx&_y6?fmYAKzm_kg^mA3B?Qj;y4Qd9?CKa+tCg;
zQF$Ig{FNZo!Il5>%RviPw#WXTGjv6{Y%7%l$@V5dp$I}ikZ@Tm+7uUd(Ia6+*s5Pf
z+h=Zq1}(6{Ka)DOIP|{_?~XrxS*arxM_I;BrVbrAwTZb3Es8YeJ!IU+A*l;xcY3bh
z!u*M-_i{0OfiIp=-8vt%T;{PAaI3_Zd8V3}MR*m5LQvk8cjYzn)T3a>1AV?SRq%*E
z5g4$GmIMhXG72*;LJhcB3JA+muYbB^*x611aCykBZUVa8ORBaLpumOld6z$Og3hm%
z^~qZ-YB~`m&y6~rC>n3ZQ~|!0(ce9ctcrm6qpfr=_975jM>NZ;cxJs%TT6V)1eUgF
zo6>>H%rE-SQh<xTtox*RW!@R`*dnK*q^<mv7_0ASDsIoVY3Pg@Tdr}}c1dzN`(3e}
z7fHx^V4IJr4aW1X#k%Xv`wPw3GRQ?*%V-Obp{~+<tvfEO^E~g`HV4J~R5jT#hG`?u
zOJ>gxA|#FZ{+j<}9_LP{PTNiVOMrr9cP2X?r&Hydox3ChJLA=260^vh!Uwytzm4p&
z!$Y(T?i!aAY|cqOc}`09a~~^+G-M@V4`G6kjO4%#51F&u{Zr$nFuDy3S^DWB-s<<{
zyf=Fm?Jy?4E1|JxlEPGLt6ygmtyNtr<pZe@%oJwrp7NqdQxDs=;k})S4#GlMN#Tr?
z%<@B8eRiD`iTAnCZXZxuPi}YR+u<mO^p9_|G%9d`%L15%$$__!h8!o~X6PcJTKgmG
zGJr2$snYjT+(sq=zhE%WG+Q1D?<`|V#EshNaw@IfH}(Stsh9vaeq+>y&{?;z1ON74
z{M7ewS8;)~3;muu6(a+KJddEA`GDU5>`~_*0h_Wpo_Wr@xm(@moj@Y7pX0+ng&~0|
z{~+XA6~2|8Jc%|e(YfT>+cMx`+AgDA>l{$o^Xd_Yt9`nw2dNp{UrSrAZhWqhG8S8w
zMSy7zye$5wK-ior(N40-uahe*&PfguSko2X`ZT6SOe?2f2?h)DZs~M&*POVfmMYjH
zKIR-8uyFXU(RMI;ftP1oD~A&!J^MPSwr|)s<y)d-3WF|NrxY2EbHk5zUj!*G^XI${
zlohC&(3QNRsibD5O?g30I@P_eRyWQwpWNI9^(YCUT(Vm+l)0_Gb=289$vklDE1{~^
zdx8NBOw}(#tx)@uL6VuIYNz}UZKn&FqkZ+egiF>eI(-!~qNLK^Fs~(j8W<4d|E^&D
z(Zj_zuc9ixS|u*|EX(`JCAs=}ikX6@(3sV!=axh7_wCo!e}DIJR*Z}J_qcPP5#8td
z-<`P*7k<8x(OfpX$2-UMNY&h*>Az_Ubq<*C-3b12hx6&P%2)FCHGWk$Iuubkm6>oR
zhjP5kVW_u-iB0e7G~S2sv(`2Caxw#0d5jp~MUOrP79P7}>8+S5LG+R>k>}Bmois|$
zNM?y@YT4$ar596#^t`F!%CfUedFW=MfsUYLzE|Ix`aZ)dVa7JQ_yJ6YZ7-`$IhKU2
zSAOFnaB!7J2tOYPy5)kb^DaEJX)|Pzl~jfKlJX5#0TH0|=%+WLoQvn&<WR5K(t*5-
z)q)D^x7teeFs+qu#;v`78W2a{NC+A~Y`5KVaXk9K<;jV|D$I*70*7K|{N86CU~K~5
zx!3*wG{*M6Dnh5<E`!|eV?}qoRU@qmZp;c=6W+zhZVj7>bxNZ@{P?{kCf1b*b?Kj)
zPd?9W{PLlYQjj~ujhJcUcNvbB`S);A(pKh<opke=X+8Y(a!3P;<Rq7<B=YH2Gt8ka
z-!tJKZLC(O{CI!8mQy{|r+xMBw%7;x#xKx#-%Q7yM-1;gtlr1nPxpJa#k0N17}2zz
z715-r=G4Y8<!h8hl{ry#X2(h{U%}Me!*BQU8b7`7vw#v1_WCRWw_Ksw20>*a;Um50
zv-b)srwgV43>n?4J2i?pmDLWEmRQl(R*MzV<5=LXG9`a_DqHRgIHAM(I#0&*PZ&gq
zc+`{-?>!!*=D{%!%7NL9!6qthMtP}VIH8(>m5!qd2yK$hW2Y|a1NAGjpK9<!vfjDr
z>qn;lKbkwpl##k{0)it{j^g$Mq+!OslMtzK12zVZuQqP>9A2E+NqZY8i`$;A&`CR-
zdtjka!OGboYoM&8BU`8E<x+8TU<_bs!FSR(e1c+fO#31ZB2BybZK7?F?E(~2Qb8}=
z3(F~H##ZRHaQ`G3?KaKyf3Qyeo}trw*w?t@Y9C%v#cc?I9fpmpRSV-26!)!s4c~I-
zx*f_xi(|y^{(h;e@?;CB5?MsN<SJA*6-jId@+~E{Yj2C6hs4m(!Ng80Z>KdttZRk2
z7Mf_+;SjyJv4@=Nr3B}n1KWoFJw@bq>reuGp3IG`2tB=Dl~HzbX<n%iI0*81>uv*m
zbt6RAoRcsQJhY-??0gEsFrRgkZR)~XDC<{%mb(c{Bonyy53MS=U0@|B@sj0rhLA4T
zKa62H>qHp3ze)j;$+=WHzRrej#{Wko8ME_&N^9lrwFgkzjISTQhietX!lB|H&aSsl
z+f3ku<us4361&gzq8hUREfN}55#tU55lFKXunI=6f=V_naRCw;gPNJ&VHYJ82BqkF
znR2#Gkiu8IZr&9;>63C(^5+osmMpu%(>vtoxn2w&ecS1OyqWzwH9q=Z%BVSzd?pGv
zcZf9GrU?;z!UGT%b^q=!-Ax>|v9eeb8&7f+Ns>7o5>#u>(TkXPm~9c!42m@@(d4{s
zH9V_)g6{=}hE|l>-Uy7XMB~LW=B(D4SnE)L``jf(0O@MCzZUI;h&UjTy_r4SKZMy3
zPo=r>(u2g3+4tF3By3^jWFFjnY$DZG#U2ZP>6$ho{x#?-S`!9D{Sx5IM&%K06}0H=
z99}dL2%Zs^Hhk{OBLHX+1P=pj>9lPswvtR!fy4Ykb{3`mcDAfpf^(`$4+YkW3%URb
zDU^$X%@`kO>!S@X6-O9Uf<lpr19Lhw&R{mkk{dsHhl$0oINKZ-^KX&*<mB+ZJM61)
z^M!X((14>~wKZxyae)}k05Ns%a^y%7{0z2*?9ykqR;Jx7(Q^eG1RX)C4T(crNf{^^
zC%PWJb`#ZbeSn#cx@4?azjOa_Z@v!pu2a`WjGI+GyECbZmpi=BD-)JL<pMM%R1Q&4
zUp}W4O&?IXiI;q;G4;QswIZOOxlBzPEOh^st^z6~nt$Sk$yuxkT~Dj3Kv?1dW{PVZ
zJ1rAxQfjKVA5pCI9VMR5!=B<xMtO=dY<5uqSigkqVz_fmgQ-y^mQ={``rhVt9J=8M
z<t+4B(cBU>_nZK0BUwGCx%vOPQpl$RR?pppfYh>R{;!7(Tf<m~TY6shZ|0o8rzrQ`
z@<L^H(BHjgLAs7Rdc*IYKgIz@u(!&5u<#<p6V(PG;JfDh3_#rd)C$PLtmlpkZR)!s
zKv0f2##>e-5<$Al;UH>}@3N+enDtC78q!hlzX3RfSf<&e+2tykM@FEmwJg^VBsCRI
z-#oxug@EETGQWUKTFK#EBf)IGjuaI5Bl#TN;{~>hP`Uk8JS3biAz&4=;mHd^jeB=K
zSgZ9H#)<r+%vpCYzxkqWrcD#kPvx-~tfVYg@0NT%bhT<LI4UVA;>|bnu$^o{a0d=6
z1{cLp6quj{@nGubD0yK_rd`NBXsBL|e)|dxpqpj_<jL>~V=Yx!L~t<kkX9#nndgW}
z#p}MzJoM63pjWfU1R|D6=#1$#`GN_|=Of|I8$L5=sR_Rx%U?8=T(P}#n0W%iT<BWm
z!439kEw2a%?mTX8(-JL_QQ$#6S8~P5TKP$%>o6EcGLaW$W^M<88OsBA(pyf_gt9r}
z07R!k_gSIW#}rgy5HfD1I2EL0E}i(7-GggXvCdj3bA)A^vKY&~#%q1Rn~S(pXjjzp
z@3mJ)ORZx_YW6?m9C2!FRv0=r%^lH$mZ|36vbf>^$tJW)M<BSF#JAa&v>93REmynx
z5@yGJ&S`lL=Omu5>H|2&o-Pcq^3OrTJccR4>jIS<5t#ZCCR5Tk-REprRZ;b!<$^9}
zfwarI5w|i+hMt|gol3-uetEO)8x=5d#k`E@kLK&X2`BmJ9NMSHq+d@|O`NQT_T27-
zd6PTeUQ=HrQw*2NJ_tS2I!B}a4d<UJityYv75=%^(Mo%JaEe)!Z6^m8+=eDBcxfv0
zQQIiH=_gXS3guQT|B?ETXgV<cw<w@@QO<<0Z2~zb;<_d)+)Ieo+~;`;U792alJ&D{
z^B}J5vx#Zfvea2g;kT*lD_8rJ{#-$s^$rDzt@ps)(RF3c0vG#f|1nVcsgY?MU*}im
z(T{w=l-qxxFdNfBDKRL9>oRYbOBEX9XWcQZg7O=(&NUXfEzHR@yh*4bQ)%eTIwad2
z+uc=jUC%CO;qsc|Yne6cEgK%pPz&}E*MS{Fr@Cc>1Gk<@PHhP@V14wHA3hTd<XEV!
zE*jx738pBYKuz7}(;R<ULkPoXsx`n5S7vBfrL~?{OY*v8?xj8^Q}h&0(z$MQXy+1`
zsdVW&@}Zc66#W{+kUUI4DV&w6gJ{(eUoTSkUR{B&5*&o<Fd}}7rX%|y#1Y9S7R+`3
zxl>AJA6r7W^}kEe?1@6pgPbQA$V#!C+`4nsH!H92vWh_$U*at$o7+Z-bD5?LGu~85
zG5CUII;>h$1aywfAS<Cksu3szUNPnq7dy}SUCfAz3cq?eXO0=&DqO5U&W*z5=Z1!&
z>z7Q*TH7o%jKR=+bdIuqu6`^E3p0G-5pmcTSipmSS3lKhIb4vh#Y^zna+I$^PT=uN
zE%Q&ImbiCwc5F}lqii<q7_I<I>%dU1pyK8aKV%0VsRgat<OeMlo5)q^BQR;hMP+1`
zJYTOaBD+Z!7MUO=*=NJa1guzm7Ka-2QEnQ`9kl2)TK56Tskq*e+xo&Sq}1^>JZ7cJ
zm0`}J4fQkp&ckL*jIY0*Hc#o=8xkFt!p?gCs3K%6CCDi$yaZ$Sx*ioHoj-IoHwv_(
zSLS`qCFoxP*-jd;%3kgUg+8Hc%Md8u83*1<p67;-w0K^6CMf<}F|zGPV%7Kacl_&j
zE%yAOi*w&U{SS0?!eHyo^!AUBG%$6?pMBK&Tk!kOX_#~4K0n}Xt9)N10A&5%0LKoM
zA;j*I%s!N6uvQ#w-c($;tdbG1b)@0LUi{$Mj^S}7ywBWvk$C5|AJeP})NtvOlhnxT
z)8vUvtK_|NM(ViBv`XJ&8b%^;hg%Ub_u+%hd~u;YuDA}v5qbE8vceH;u2xDW;7nGr
zn3O*Qi0|&7@<GO;=xBG-te$w>szr0x8V^GSHeM&AZDItP8hlfa7$$4Q{9$#DWyrmj
z`QQ|W5%hp0B1jhq6PmgNXPr59!~5|Az`x9BYzLMW$+(T7eO?DXj4JdwDO4O7W1v>7
zi=;jibDFLtn5Fhb)0OJ1OQ;YuSmVOXry{$+^R%e)xg_^eSBm#}F^Q^zuHIu=-{D#0
zcXiK59%rGI1^fB_;ImxQZoKtx!H#@X=xbzd(PS-t+V8_QV;#Z41Ph7mgXaZ&+YEX}
zPw1Cx)RDr58#5r0>Fm#;F}x75ruo|1ZRXy#PSb0iyZJNt*?|hRY!C<lGO)J<)mMe!
z`2j6kxbSVqRMwomSMEzc8^5FPmNf=Ecf`X0-b<pTStge==0F}nbOFnNS_dRer@qp|
z8SvYt95b<nuYCLbL$$na_u+2Knr}|oJnETn2El45)t2+bdg<rD7XB1$f(J3ImA$~b
zakcy32Js19Idf7^l$_-nzz6C}%%TUk;bA}vjB0x`8lW^k$jxyw>QoSW-+Y463jk$=
z8t%+~{;{g136<nd`UcV%mqT;Z0Prt~F^8M|JriX1jG1aR;C#JUx77|1D<fU>$U|U>
z{-%RZjGu`j39^1{h_aLgLq*v<4({@^o;nBPh<yIx1etcm>rMHbIdCL;9sp@$gFU3*
zTbDS4oJgXHlZwRcn&1sy3$LZ2<m~an%A`#qbt?oLGiyz7Yxm?KCL%U#WpnTz6*PgU
zk!iO5TK+>P6(UycAQcU%J?%SnSOJHaQMh0AiXBD7iPJg`I=Dp{SxN|3s~7tYDdN_j
zP8Xaw<)zYNnHpby2AVQdM0YF)-|CzWUIzBYMf*VQT>4N?1;bQ8C2vaC&SSt_6&*Yi
zxfxt%*Fs!=8-9N9ecp~QdPYLOd2c5fxE+Fk-Ky5#!BCk=JawO;@`lEGr#0R@)&_y*
zlE+0$LWJ}^`=Q2;BgQ0QgvXVq)N&xPM*KgrCc1JHb8S{Snsy*PX+UAV--G1M#ZPmo
zr_R0#O2TqIL|Z}#;NrM#WU?G3#MCY3S+&yCM44%&m%|D8ovP|F^4lB2z<!{MZV5Tn
zC|_*01=}q=7T;?XKE}xgBjb3Z_p-H>hf^|TUizyRgLB!LH3sJ}NYQ!C&^WLFz`LF4
zd6k;nTz)m|G73f$_Sjm6+wPD@Ci^TZ7y^}7rK2uw7^U;om|$dRl`!CFsTN8c2O!e`
znfl5@qfN@j=Bc!-i10vov&LfU*ES(4h3J2^c$fKbE3rG3Ojfb;>)8ok7Y^Kw?^$}1
z3G4AZg9QLu6%{uA6%*2|fbtmy6jPO6m{k7()z&49xD}D1gLn%`|JXMkGw<CgYE)UO
z?tgFss&0osPn0X98*a*az4zJ&9nUbVb#5Ck%9*Te3jcP3UG!OSoL+=Pru52Ue0P3>
z(SyBnvz{8i`FAlD1R*^2!Gu<z%U%9nl025JWcuzN)LJVohWez)Yhk$K+w3_?Dm{#P
zwLl|&o74j*1_N{Bop`YXP=B|0Xs30pRz%VCfde17)eQhVjUQ6A0D6y_y%zWKwhP-|
zg^3rumB5~%=N=nf0-h6r8ZLwQK6m#f%}z^S`|r=hzkUtf+mD-}@d>?KjbC0B80uxw
z-J2!Q>B18)k!#-)J^b}<L&1*i?N9R&-+<k}(#NR8!r<sPQDmEEgKS{hoR5%s)dB#B
z*IO&0|JW1yV%$;e?(Q<du}MbABk?j{uf~ZILi3W<TK*l*qyI>v_md`?m&^0JJ8&Gh
zoZVz9@t8zIKC-<DH#JzZx2eyv|DX(AcU>3}<|Jlk(L<;T<APM$hEJ+>^tvu^fo~2A
zT(fB?Bg+9b3{s+hFf_{23vxvqJLhE}X2#7HhI=%D{#qz8#hXW_%DnS`kR(e|zfU+J
zhFjxP8x3$^G3+#-t2a6wmkZomn~;Bu^Wv-i88?^hBPT`R7y|rC%|7RC`I3<Hfw8|M
zPUxAelp6_Ai7}&Pz90Y?a^1m7diUh9n2`;ix7a=)i+z17N8L=t?Qg!Ncu(A&=K!e8
zIK6Mgz|l+7PWahR4L^z#+N^8~K61{X8;Hjh?j0|xYpU8$qMxKxtu0q5ah-sba!E@p
zPBOvM5-I(aN&SYy8rvLyU9)qupu5u&K>NKg!UVB1!w-#H#>}@>Z7+sIbImgqnJ3gi
zGcltnX`ONu+&l%{__pZfO1XPF3)s$+?g@>_@gi>+jN9<zNGJ$ATw|8t@nh?F=t{)}
z9KvP@J6cM^uktVeL#HtO+AA#)73r-d14Bz4MBuNMoIw%{lmq^5r2p#r^FR(KQBl4p
zCEHF%+0A#~6w5Z?-|)a3Q`X1u%y!xC6~XbE04JPeQ1fWA->Bt<dq%H&ZU};$Q63<L
zjWxVQag4CPFj(IyMo?=xz_3}RbvlLL>fY26k?oYg+szi>r<n{hnmb6<5+cn!wOcW|
z6yIebN<Jn(wOr1@;-R^{#wIgPM0_9J<LZMnSZ>ytp_5mstQURv&uYg9;iW8~dfB;u
zMMI%vi#-Us;QCN@RzMENZCX;=9~f#e*pQnU)=5gBF~IuQEnWkQlCO>yMtCT-sWcKV
zck5p}$>t&InC9kvU*>1M^4DFEs~x6`F(bbcJ$9;rESWK61UULRztHy>OcN8PGNBCs
z@V7@F9UHzPxD*hMhH@ZGMW>{+AU<xgpr)<QKWiY3^y+A{FX#_2su|<Zcyuey+)T7M
z1ocqZbpc*prLA8=8{#_S=baQ#Q>=-hKlhVYV@9uYuC(<Lu-C6WxKq<0yHcjW&_+of
zTR#EQAABY9w6Ff+?Me6#v?FDo3qm1Z^lLJ;i~i4EZ3RW<?|U7jTl^JU2fN*w&#F3!
zurx1OKG2RdqzQI{yOarfOh`i5M5^{?<-t_jd~20#C2xn69NJHx;05mQAK1X|hYmvA
zTp>|r3Jrh<^hfBBiGss-8bK~X2%`KX)<0%nB6ZN>fy3^hRGjCn+Yc8{A9w%J@o`qJ
zK%Tl1NhUCApT8tG4!-mIsF`TNv<V5X<h<Lt{jO<4ma_A?#>9^`Mqj9ZRg?alzJwAm
zTF9mh+|)oupv``n53^FYe_oytNgjLo;ZGVG#_69e9VQTG-ACVabj=PW4qX}AksKnw
zTz;edK|8B}5T0X%R6U3UGj&Zpb8xa((T&FBBjLwdAC3E{|M`2XYl@o(4#Dm-wQ^Fy
zb-I(@Kthv&J^`U7)Bzo@f7N<LSn+eHubKj?mSlpw+V=qp%0NMfKZC3wJcci>0!50K
z+oo?f+}QLp6O^Z^SeD3&HqW#_e2qHzK)1nIGcaiBQ!C1zrz=|O1>v=Jo)D)R8Ac%h
zZ+R6jdLNVe!eR(&q)$0UvH)-TN0@s9*C}g+$s$@Z2Tyu!Qe$o&8u|xIblL<Swzw_h
z3~=dTII-lhN6tknYTB%nv~*6^?p!6V_Yl9kk2X=#^98ea9Ksh5RXRar?5gKkrHiW-
zrDuf~hw_e4ZZAyjwbmM?`&v-*q1;4>UkSBI%nW_c-qqmb6khZy3cp;D72FFmtd}cj
z!=H1_&Sml0p8xc`D(V5))8o1s74Hi-8~1fMDg24w>!5w>QLq1<Yh3~*oMf-Y!Dp#X
z4j$RvyC-+iH#aQ{T(e$1Z4a~5cm&&IUCayO{t<rut62qgEp9=A%*gaZSwGiaDc_s9
zj&$1wUH1t6>3m60_r+a*dt6Mv!;X7Z#w+8WO#gmesX6N^I%wb^6M`FZ%EU_rde?XJ
zj(>PciW}YDEI9r-VD!h1v_Fq(lWI@My&p=q{xdyOy76xRiSYW5Kh24MU%iENHMel&
zvbm*%tv@uM5q}9Pr!+0n%4JQI{y`g#74}V^^Sr7s&ske8R<cqO4Zf@l++aP=YoC}J
zDDV&8RP>`V3s#ue<ShgxKR)JS#gZo&ZG!LF51@}Ds4ks}8<5ee@rjopS)Q+uoM7vE
zccbcJ0riyaMDXKFosaJL+a0a%RQ?ujwTb~OBg~D<s!CSrXOi9_@T;14Fi+G?)!pp>
z12~>fR%YEYRbLnzLCR@4m$oh4oAzX74@uK?TD!}JFu8vMk7)b{(%@X0dVKVj7}U~G
zboZ})xvKgmq-3erRo}y8D{i%JPq`&;?bJe<hOb&ns^uQQNUcn2{OkmWJq{RwdH?jO
zZ(l?@YMTmz3wtzXeCe84C!_oI;4T=t9B9eZRYBKjR&2@nw#jvdv5G8gY<zG;bT`tb
zrn~m(;gg50ULT<DI^fmcojH0K?=xEQGfR`MY-0k!@3E5()GYQSAcK}VQ0sJc%KO$#
zf6Lg7!0G(MrZNUUUKr^xO5>uzYkk;*5Y8l90kPw0&Oz!v(C2GFt=_1abD$6PhIGSA
zLU^8Uk2KMeSg-Cyoym44=gYs|uY>){Z<L?TeyvY}E({iuGc4rRi8cjoC9L;TFCw58
z;3mlvJ6C!r0sDG!DJ|0pLBJs=8Cp?5mjM8JG4C^{bWY`jBSFuU24(!=V*GFHuLq`W
zx{qa>U!GXDSvkR67zH?LJH)rHMaFP1pDK+F;WPHFO6qECJlaoA8N)BRvW^8BSxa_Q
zeo)#aueHvY^<BL#fS%_Af^1`y#*||GbV-x1noM&SkQOWU+Qj~9MRWaX`b_+UkT_ik
zpVWeXq|j;SvXLvIZEo@}KQ}|gqK%Zlv;(VBW0B;7VQ!)Kl~F#o2~DsXe3ya%{h;Lz
z<fmvovJY7&p*4}Dj*Qnul!y<7vhf8B4JP|=`3^5T9AqHZZ?`E!m9+9ZY{WdbyFzy4
zSrlo?fSnjR>*W<Pw|;H6AOHrtklZ9CxiaLtCK*;ml_fW~*z7wM%xacqKB&MbrQ1Bu
zS31r3Xzq33mFZL+ZIu1&us#k?fO*bRRMMx=v%jS&f2p5<X>g_L=NTCFiA_bBTz96{
zQ_<!eBOfpczl>6fA$u<_3CfgnKE|+8v%B5|{|CDEFll3Ghk<sOA^v;B%jX(Y+{#LM
zonkal;%cIAJYy0SUJ(Zf$4~3Ub*`rrL_yRPqFPRp$`|)he<V1CxmuN)jmUzG790-~
z0o=+RS2LRe8MI-8yZR$b-1zDHusDQ{N*S?(4_ce`xkfwSb|0<+rLB}91a5ydR=i%K
zQ-;=hQHL<<mL7XNVaIN*Xq5d#u?RG>u!la$#DYS{J*?E!au*AOG5b+jHDryHCK+ck
z_I^o*ZNMSpj>DQ1IwSr1Bd(RC>E0DN5b!#<N8*`6mx$4~x2VIef>V>M6kj~JUM&Zt
z_+Abc?5f@$MKO5dy}OSlKmhz<%i!wm*V7Y(flE^FNK72Q`sJ7HtQhWOxsrB8MZ}E=
z_9+Yd3eM*7Av6B9Tt@uVV;p`|?$TxwjZ3D`H+iCrL0!T!?Dm9tigC;HV~(;;<FvNo
zS}%iU<RZb8<P(eMOTE}jaK^8p6QMHsFY_)p#&?)}H-!F)HokD&VQiq(NTJ)%Hs2}(
ztNRMV{1cu^XzoHKZo8=^VR}D+#{(c2V-EB8Geww=W!$}!8XR_E@HL+to8wFGQ*dmh
zEePw4q3T<9tV7LmrN&#KSrrxoUz}h%(tq>fLEL!$JY`dE|1TfcFHMs1NiM>LA4GX<
zYGDfs9g5R9N$Y|=F(^2~iDBEFlr*mv-&Wt;f;^E$zuE+o4rgux%mj#X%iOm4+0j)0
zEoh*uui-psl93kavdere+}RprV&#DX`=kPk%!<t|xhtgzgoZAdZvnbZ5@>0n`b6de
z`Z=p~%4crF=OxqGtUwx3@i-C$UP0HG2jjZ{??p-uQNnGKda2dhjv|-b6dyMES~brd
z-mj7>V7_OHzeBTbwYK;<{=SDiAWCEUmKr~7aNF6u>EnKM8p}973TIHca)!G?hm%C_
z9%aDicYKK0j&GB$R59A{dKqQT>S<ZW)~iO4H)j4%mt4ixz?_~jlAG@7TdJid4q?+h
zoc4#7M}#f3<j$>Bh6Wl?)VH2d;w;jn9pq|XCmaOmc|BXOb7w3;C8F676)Rq~xb;@U
z9%Kw3<iyNTKxVZ>IbaRQNnwh%#oO-J5*+{g*x(x=<1i>+h$tqz=#uNv^}rn9^}z8`
zGFOLh$u0y0kD_xw%DGNfS)LSQ7>3HiOG*4VLd&3jNwJZ2+_KJ0*mxBxZ5Xmw6&gFc
zTyf$L&29?@rJfv_TvTR~@sXKBDZ_&TksR*2XsEzpkzqGu?zZcIJ+~-vqM*l~S-;xr
zcH!)Lh7OKUb-!g}N^juS9s`5A3HbjxNs6i}gs+S1Q^+`rkN4%?dkO=TMz?wFgm5YA
zQZMw`b&}R>VI&M<h%UU;Lxux+)h_B2rBINFS_qaU_Q~##v<#Zgl?bi3op8xf1$XG9
zo6FOK7umV9ETg5ZAWcwW|0#hgNkp@QQj1}Y*iBKy5a&p2OUfAu@Sb}x`Kr-nsu)(b
zV+F~CCumG2d;S>>9<4MXR2l>*9<heUe9{<@q~-qH7JiloZ<gBWBuo~XWFxtUP=oD_
z<f%eOrE&O>$n*w5ddnmTghy>2A5=UcG1PsGLcmbl;Qh_87p`#zlLpFV86J4U`f`i1
zbPdr39KSeyD!04O-2KC!w^@-x_bpy&!3+%vOYid`SQJa4*Ww;l!f@7IG58!s2`D{a
zBzqgiUH<Xm7!h5(qcG!3_jgC@TIWrSgpw@<rF#DWhwSPF4*WtB*!9U;$e5=~Qn4>D
z;FpCOJxxt`7&ywbkdF1?w;^U{-R%+Sc9_^Iz&Hg;lS=L24i{_9Te2d;)>S-w)aiq-
zw|G_4gD!1I_Z3z4Lh;~O1cn2UjJ?g-KwQFMxxD*Ich_(CLpT0HjZ4yyzsC~FqID)Z
z9yO?62m(60s;!zx?+UmKrQ9P=k6k$z#qPC!9`c~4I!b<H_@Hb}YdO@!fZBvC>MV5D
z3HV*xjjXwuUbn~h*hM>pguSHK{`82B!D~wJmv+QP!oz60Rh{aklus}MJY1XWTn0?%
z|5wkWAMJZ*o!>RhGbC7YBg~mHWQA$2!ig?{PI$KduNDS+c-AxR6H>R?f|uT9_&l69
z=T&@Zi-_JY!!_^jj4#D?%2Y~o``k^M`LG{+sVgyrbhH%T0V27s6CqvSVdo;kj4?W{
zY@jF0SX8g5$X%Z&y>2;ulK7Q2(yuSG<rHY2e5Z5313TmDBi2DkANiU4;}5wnpGYW6
z$HSJr*&QZ&=?Ewb=INPkG?s#2G2r&;Ra4Q$7BAOQw9q98DG|P_CH;bl^^%=!3rM-9
zsCAYEdz}gfYMJFNblU70@ToTINrrCVo#N*tYn6c1!=Mln-)5*8e08FvzS%|U^X2xJ
z&gdlR{vhpLvo}PNx*hip;)8(d_>>_Zb2kSnu50?P{Sh=L?*16o;LIbX&C6>gH}!!t
z^vK_UbdW^(m?Zjno@ZcPD+<bHz0-%DSeeYGA}k8v#8)f#9<cC`!7@LGlur4Ty^-K9
z%ms-BIArg3XNlLhuY@o+&=G?2!3Ib!Q!gUu5Lzh-b}T|cEMsOTnJDKxeC1EA*qa|?
za`w}{1gX0`6(4%sEn4>2W4CN@XOe6v5izFkf_@xvE%-rw&J6W2+N+n_w5+?_&s5Qw
z?dC~ssn^=a$rUsmUwU$@&8<4a!QCBm3pbL{$8QO1t$d5rXO>Qn4n5qQEnGChgJK~+
zG|x7Mk4B6c=?1U!f@h^Z|7Ieh7iXTPb|}g$KJb5Qhnq_|HvD;R3jyYo{+4J4zNP)^
z4e-x*CF&Bq!D0K$(_67u-0q`T70AbQ?>^HfXeiCoFb->z+V$xl&)gJ`TOcUy2~PU{
z9wnY#d$?(qvvBy_y`3`k_x}IX&#QK_df<6xM7<azCz<t~e#X*oYVu@B5clzW>M*FA
z{uy@{M=JNpjNLZdXIbA17*dQJKkU5il$Ka%ep+#yn5B;l)jHl+<w6+$=9UB4%snoC
zx?^;0{QM}4Xnf+yrlP>}2F)i6dMFN#u136Ulz#rEeKt#XI?Gh8^f=j;)Uu;sRivz*
zoeO7GSVqPAR0cGVwrGH4%$(Q4`DdX_@VuYj`@<$tnv|-lfezTGadMK$PMm0``&{wI
zu)C>MA)1=kR_>X8=$gGTT1w~*lYhHazPdPerGm;z=%vSBtW|v<`K{e|Y@|*z&xmij
z%Nc^se0yC}H3+0q+-Y2I3)F^7{5&pJ6fRc{T-LmMKN!2esf^|BXb7pF<n_rV#aD`@
zd}(ilomwOi&bQb{s0vgi%Ms!$`$z)%F4LFUNzFW19dw(|v42O_)+(T0AFtXppw#@q
zQZAOydXZsq+YAh%jxyDwExlEhcB;nY(7n>Z8H9}ikn68Zva@Grn9RU~oqUPZ$!@NT
z=cffA_kp}wxIauLZuxhI_7ga8&=x0FBm;L{UUn^{+z1GA!y$GQkSWk53VLT3!m!Mw
z(gRm4%a|irzDqTGrq^EVJ(N{ar63(H+X?0ero)M+{2*{G(H}y@^M0G41lzvyJk4x;
zw;?KrJ}5U7Vz-?F*#WrcRsHYus65tJ@=ei+-|+Yb1`IQnr`QGNXN90B6}p@g?=px3
zqRp-=CTNd^qao-zg97_quc`nmcPOI5X1~(HlNWTNvvF!MttpiKsS(@H;6H#EPHR=T
zwoFY`+A=CdeA%ZEU@nQ)XbR>~zZYJcG}C(q{tEsM)P5i8M#c==OyqUl#>hf+5;VX?
z1{%SDG)iX<?whL962IqFVveu2yhDVHygDoGjM#=XyH~3Xt9xv%>Dk@=E&NR@$oTcJ
zZjnS|Ty<RSXMaGD0tP44JY}A*g`!JZy%V<BfF;&Iui_Jb81(EKXrP{VGUR9Aemv;>
zYGwJYM$zUKsYg<^3#k)CsCNU4lU+i{2`juaWzk~CTNhMGol)i;c%E?!NvQF*NvUpv
z58W8LdWCcfX1!AU*7QRlgB;)8fd#U>Htp9xd{fX+PMgL^>d5JAqKdUh-8?f~->zGC
z1nGSc)Rxj~`tg>Nf}pb8D)XC3G<|_z>1rejWfvxZAIM|YrnAxeOve8hY1UfgGLx-`
z99^j0HXNTXt{k=ZrTQ7Z=ncSDFU#=cM&Z!|xwhXpfAjY_fODL+IshPsj?JC0rf=qA
zYECIZTBgzH1YWJUtel%|PG0OnAeRR61tEkopJ;g-&Y({68K!ul*Uh;?>sxrnY1)&b
zfISwOJl&~@(%6Y-Niz?l&0d|*CCuzUy54E`H#YE|#$c>@Bs9z6s1E0Lsb5zoPWbaZ
zM52YW$uB7<@4E~T^@k36m6Yy_V>J<MU8BDn<3OP$T2eA7G6=5)E27(*5R!IU-I0&8
z6R8dVE<BdkUq&yC16*bF!M&N=<iJADpWEOt`<RLBS~F+ES$8E$;D(olt0;=%U1-U|
z>6O6<Fjsp^#Y5Nw;Q)>vJdyH=nKCkvg9mPr@cbS$)))sJgu{+C0Ur=SL5rtnss$lb
zWf<MQI-fgFKBesxm3X1}2gQ5dO{upt>FZV_P3T7M#LaWazglxHPpX9EWoWc{Hq2Fl
zw)Gq;U$nej(r$zSbG(9u&|o^fP*J3pygX>0=X8-53W2VaCX9jv!y40pA}*{3O!P|m
z^(TTEpxt~8N1(GkQ%5AWUY0)PCire3U_r}m`qjVVvQfOyVZ)12QvYfAJ;&_z6PN~c
zZ0+Z=)|^|8*%3TSGCaUj1WjS42Ft@qV}lUjFn+)($0)9L!6cxDx~|vA?_!WB6oxJ&
zDnybr&C)v+y8f>opo|w7R^W+}o8qkP8MX4gZXy&kno<{0MceTX599J;>~@b-M1R6s
zFAe_Q3GvL0Jt1StTB(cfc$&gVHmIK$_7K~&CL1#Gr(eYO*mWk&d~-0ilt_Ki()YFY
zW~NfIlh*mFXaoD)F@ob^kBjwVxkJ8TKQvS>E*#n%`S!Ka%G&(lt~I01uW0CZDD%RO
z^3j$j*%W-Y1)rx%!HZJH0HUOa1_)%+TooE{fPKAM0Rns)=azm~dyEyR+fe&iEAmP_
zS%h_*ba=yOp=!4fR<q-@2IU5U2=q2weAIU&t>42$yW;1z_?Nom@kw@^s=7_X<@6~I
zaO-=ts(ANd6@-Z5T^35&3I@yzep8LkuGweN*|yvKJYW#C-W}6uw(J>o^8BDhnUjce
z+|}bU$eCPzbN&KsqyOO5%eBO>+G$>lm!L1sE9I4)34H`d!qHUV`~j*Yq8oidk8EsE
znrcboc!?u1x>nPLTIqZ(oj*qAA?a4EXxkcnhb{@CLS&+(VDVOf09r}I^nLN$qZ4yy
z-Q^R6v*b>&VNT)zfLo_~o95Q*%J(_qKt9p<z8I(P6vT4*1FNjp!_P0>F*ii*l9T()
zO+yaI5dqfjpeqtcqV!@n)@B{AHC^eP;><0hHO6b>0j5ji3Gw93pf;Sww}T;6WI6$>
z0O0@>d}oay8vkx*G}YNq%Md^Vs9ao{o5(ZJL=dj_x?Lq}P>W>>O>@zk#ziX0;h%k3
z&eWeiopOO+(kE_NFw1=N<zSJfhqT5eoB_n+7)DRUtnZ2RsE)jJZvpaMSwn(~!&l?@
zhN|P)OtSevgQpX`3K+pV#rRdJUv4l^Tb$$=?pV@yXqSok_>{%!pgQJb3k|{^$;5lw
zd_-Hc*OL3;xarb;|A9<F-_gvFTKV>aPqd@rwaW6*EHAB-{?Xv6qAv&YY#xQMud_6Y
z+jPPwH>Z-F%XfMWOtj@k)y?1N-qG--zA@)r4zlx2g+#}0r8Li`F~$IOc|NG3pIOw$
zz6|=lryAy_`|i!`YQU8{W0*&-u0JX+c+MTZadWZ6^fmh8xQvTv*xlN)$Qw@;H#*1N
zMqas=Ur>~Ph?DF~i<OQUzNWI@u}lM#^Q&EW$Cbs;;89bAR!6$~m4Tz}NZg4?pAE0N
z^w<wOwXp@!W6w;Bo(W)S8<#94=k{thb^Es$>z3|l`S)H-S~rYK(G*5(L^PZt4de9o
zKN)Ba*zKG9kz>8K)f{i``o?_lG3Bfw4!KsfXHM}XW6JuSg_ZouUtje@gk5_NtXX|h
zJZ*(I6RF3lq}X1$P-S!i$@~YQn?ITD=K1bzX1*AZ<LQSo&huV8RD5GC)}qaR4P(}n
znhSz`TY1T$9&-Ll5?os;QteZH`Kt?ag2;x=xqo(21tD87vYjM}g*b#SX4vGtEXrdI
z?HK?QV1fPm-+*54DQ3{1_b%GlutmEGT+Y!rr+9N#FiCC>lMN$JEQ?-78D6p8EOn9(
zA;TlgR50RPqWX93t1#$=zj^A;Xh=PO))UotgkY7KjSQXU7sJw(Ik>K`rth=Nrx8<8
zd<niXWxXc{|2@2gFMBvaN){bHgvb2(yfKh-fyRXNFIPft;Q5$;0HW`&Y+9;`oU=wC
ztVJy0#-qFuoZ5+M80bPd!bHAP`?;*+t_(~rAb?bSajBPI{QGSu6<yNd!S!Z_vfDJx
zUDzDS$ZEB@dY^!ixb2o%4tjSEz6(}!aO-XX{jyBF6i}O^>Di{EyppN;Sn&|=dP^d=
z$)=$%8VvkZ47f6vdqG%WsaF)^@&pyMv|KJhE%g$diI)^X^tv}7>7imu9&K=`y1ryP
z#g2Qo&Ur1`oTLz<o#k3E)uI?e#m`M#3zU_1(tHkL$D8~MlosZN0bP0N5P}`P_vo|y
zhdsS*$mvHHPW~!Xecc$|oB>Gq(U(+z6YCE=J^3i*$t~0IRXxe*(@h`!b{ihdiMh^K
zEnbU!CpNbpovweftJ7)rPsCldEUzT^5H@lBp`ZB`t(lQ~aqkCDTk_&&Tz0*rb+@y`
zlSP%J8*iP%LArqs;pm@PF-Iv^Vtt;}@Aqa}j5D0KC+$=s8(2`^^is83(DzeUhut4$
z4vbCv4;lH0e^~zAQJVO=d1TH`_3u(N?SO~o@sF>nP2Z(s|2o<2>Ui;C?il6~)?Hfi
zkay#Yxq6aRr!2T{isG9+rH3Mz7{B!&L{WkFbVj>KdHlR4a<KXv!N9(;dHoucHO(Wv
zRXOI2ka}axT}?Euz!vXeD^iK<Zkv2w^!h=+Yv*%}IBJV2LRzoujX{!`M#_BWY0?pa
z?!MwKU~OQeXhNzTO^Drczt8vfNU3IF`g%dV(9REP+|<r+K8CO2gO;+|Gk_MVoz)h>
z%Iw>@iEIv-6RKNUhSlZhwuY-f>TDW7id=e>X#h{32YMBAu;?atA`kv7)5|g^f)Pog
z_K`F#b=UihA5f>&1n4Z+2bX1~bA<}j`kVwoEtaPWCa7pEF!vEVjkj2fxwKgy2(l>o
z#T_TP>F?NAoah9eG>vFRlyd_5L~*^Y8Y`QCn0`SkNUJYqx$5~UNVHabU^hd))7%ZU
zLQr;lIlg(AHPjwMR33Gr5a`~4SvO&vp-g96GNCGqA^5T(_JFeWZsx9(;Vnj3Ul89e
zS>{%d^FTmiKA=wa#Z9aF83F2DNnccx1-v8-^xbjqa|wB9vdP*jay^Pjs07!4zKQ=z
z_ip~!CX~CS9xbr;X=+1;qFG^(RL-6_nZwZ}0`6}<=~4QLlVfRui@)Aq?<rQAbnnOj
z{h+M>p1C~ZMAAYrvs_Poy*{#waRIHt!=4osOIdlmFE_==D1}+OpysK%Aee?Jy9t31
z7y^rm++j?NXOA{up@zp4=EketgPW(2prK->Xvi+}HDd%M8e$!avTFWLS@3bK=;eP^
zxim{ue_(tiMK%Ko&sR#kIjsdvrEx;;s~&dJgX%iR_`aU=h_(|_2S2?}$rb&X8)roz
z-feea3r~F~@T;;_c4FlE{?F5p*CzwZVOGO^xg-1q+<KEOd!^j6KJb0+lY*_FXj<CX
zM6t1NdyaX3Zl=3G@6CT8LpIlCrOHbs`;xql!ae0}Q(y4NQ>pwN9a2tCqL+mmYrA%n
zHQe1_9wH;(2M1}wzd*n=vY%m&<!V(ujU60!y%-LbOyn2na;Q}r?_g9@l=x44mCZ4`
z-@*vx$+jSfR*1`N*JR;Wv{wu_!fpw`vi_FJz%vY)aO^hKY{Vf*WhX3veYO*fLk1~k
zgPOokX<bN<4^UA2>fZ(pwr*QaaWs8fxStrLFh56$X`s^+hg@2cU2uYkAbn@=9I)OU
z3$)rdz&qPh4Ke`(4PS#C^~9+%2&pzCnFdrhotv1F`kA<3)C4$-{<=@+O1h-Wye$S0
zv@xCDAFU0;Y3^vJrB+BMI1Vbe7E(66u?FfIi*m~Le1@HfHCdwxRi#h8!1p>)`=Vn$
z?a2N{v_qcl>UEkG=srHNFw7mPbgk+HoHP#G9K%iQx~9tA9U%z-Mhp1Hdz#Vch3bJF
z?|UQ~8Pw{=xLA*<DD%Rbka5=Chp}UK7J`6aCQ)Zm#kQb^*cL69d|Yyv&^uK*$6vN!
ztP!vk+F6J)zTg<aXkVrVXAmC8uqvd9kRi8onK=Zkc~}V~^s&AqH4J)o)OK4Wcz%UH
zopxGflK@ITRp@*S?i_^!>N>lo-skO0!Xr9N9(=r<3f2=^w1NmApjY<S3rc{!yqDGg
z(UN6kCleFP!gIA>^sbQPH?<+@19ELU1<%9&N71=>GyV8~{5_N9lDpb6cjeN}T!)QO
z&B*;u>VvtHY;%{IYiQ<PXu0GvmyjYPrQDTE2)U(<h1_qY%lG&G{Q=I-adzH&zh1BB
z^YLg#r|%+dK0SEfbBoeN5JE!1i%|P%f#3Qysz?Iw4mBLMSGoh42c>$C_7(M|6=(}h
z>K~i<G-)9NNBga0&X>AU4a#h?y0t5h;viFMYv$KFsCqfZjO}E}ZclCH*V$i%Y4=^P
zwqYt)%mr%0)n`GtX`AXv4#PwKnb7hD5)#Q1evxVc`(@KV|0hm+#X^*)(@PA@JPlIA
z<p6+Gu)D1nAd(s7l_MySyUDCy%6)=zIM=QqRd(jjD`@Y=vUMiM*Kk-}n@Xi?J59iu
z^W(Ko59Rmv2JEx9+mVce4g1AwDX`O(gD2qa-4W>ha-{&T!44mgxpsLq$mqX!jkO4y
zC6=OOPBQxJKvo?6Uk(ZFua`i;8;g;Jc8IYgI~ggI#L5r<xPRg09sDoOK6X76S#=P-
zRaAIDvFnxN<O3HFohFFv<H-FV=qGt=AMG!tGzZXj#`Y>L(}8Y$xcbL#!U9y9t)V1C
zp*k|Wk^5^YMlQxyVTz}o$I%WnR2eFeH+S1E6}c{C4XO?E?K5Mq0Ho%9(Y(hB2CYXD
zaq=-Mer9bD={U>BUy~H-z+1hr!22&#86HKF%{_iRf@G16$dU3Zfh;23&-Pl64_uz?
z!z<Rmu)+5aTe<w`&(0UghEj0fa#u8^m983u#VRGIqB%KwVoc%E{Magcm#ks%b=I&g
zN&7n>D%{DN_N@;Y%!D-J1tidGgw!S;2q$T1k4ak}#4BaUt1I64tliE8%7Q?;gM-gJ
zZ7JjK0BDyg_2^E2-!F+(I(kG4Sy!tRxwUptr0Ix-`p4|t)BLyH=)0;)3gBL_3=aNJ
zR;M0>>I*oR<eMf{0*hpd#ZjOauGdgXZ(pb{(u2q|_{V;@vhd$YnRslQQo?O_gXQI^
z0;h=iGz$|q`E(p~Jhvrr4J&ZxqJcacrtZq1f)TS3EzjQN!;w?HJ~&cVY?Srd57p>4
zKZB#|PHANXIY1a!RnI8ZAX?&Ka^vNxe5s8m<hN2BZ_L>P&{+TLN3FleLt1yLtXle<
zU(#cIOVm*QckLE*qsC*G?R(A10~1)~2FmNrE1+#dnHY4Dh8m1aX?PMb!YEz;Ojf)x
z&snN0ju9E+D)m~31z?!4DkW`@3{^kisCxeGv~0zYmDuztBh!rCRpZ5EC_mUCujtg3
zR58EZ%#3a)gW_exqcHFLzwqI`PaY<{AW$-+{zjiEn<_WRcz>%!q0FYGehxtuZy8j?
z<;9=!*`#!<;%dZiTv?pF3N&$4%{ae=P(!ma@=I4Nv*;AC;2t8ODG}K7p7?uDO0JL<
zof;9yEbsFU`rg~$KPe~n-QHmUGDUD%h+FG2uJO(A*Yt7>{aeWugt{+TX!Y0M*$#Q_
zC8A#ovpzEKA{|SNE#dKx!c9n-7XBD*J&I`7{>}VzCa?8Hly5Ril@U@opAon)*&`f7
zwTRsPwqUR6t^4ZQ$JO3tomy};*IQ8*CzS4htzUDwnb_E!==dXWTKTFUYDEB7-rD=<
zv>}(aMD>R{yzL^f>d~c-y(=$Wt*<#O2EP8(d;O}qFfv#nWiR5~#aJ*UNphjrm*#ju
z^lUyReZSLNYfpcv;o{WWInWAg4DfB*cATy0ywP8n7wHiumVr4ZO5-;G16kIAU|9zF
zKcKMxc_wyBOwJlpSNS8~zC>d26}h{=zuo(9fwt5mKY-g^hh1EEW^<|G@W!yQz#)dY
zBsHtoxcuVz*$RoPi>^oYK3P7%hyVO=rtF+1@sT;68;VJ>H0Hzd>ov-)$w@=IA?05m
z$kQ8(*~x|3s6nN>v>1yOCg=Q!P-=%nlqH0=ppdS%CwgN@dh5F{2Ln1Byljm;!lT{e
z2gIL$XIq%PC!0FZ+dc)eSvKiN?~E(Z%U;On22mB%TJpe<HbS&0Y|z5o*JPpYrZe{u
zf^^m@?&t{yW9O$$@)2@4d_nzHOro0=>P9IW4i^P5@qBdB@F(w3cXIS|3$nRk!6#m|
z<2^VfEw|$MSh&cb_CeK%2V;J(`aFzNsL;7$U=*=X=$DxQRmLjY!sl&l*6FHDOnwH6
z8i@p<vHvMMj64XnqiPSF+1B~1R7vBDqYZO(t45}gY!Wb8UozqbWXs3pW8%I@DBn8v
zYSZYtBIM((e*SRGr{=^H0PE9{bmh(W6A7Z&&1Ad))?h#!QrRjV%OcV~`6tJor(_-4
zNBQwD#&XHee>Ko>zT8r{fu>1zu4~X%-|5y@ywF@<<2_Dnkc`joFWBtneXIuAh;in1
zz4jKU$8eB43*B6X?yXCiTHVm<Ww9#dND|G6o&_f(L6Bm8Ap=YsU6&nax80!4pC??F
zK&_gM%KjUw*OJe<@2On!w_xe{xr~iEK6+3|R*!+RgKAsnGM`+nkZ7nxLf9z}gW|6P
zDl3Q25ab(Qe-+N`i>>gurP^7E8Ey?JY(BXu;FCry?@o!M+#2kt-}o0@eOnhcxGc^|
z>I!dusX?-NW>1(>qY3eTSPZu|UI4pmXVpFcK*p*ww@=2lsK{hNqo)m&cE>rGT+uZb
z$a*h0*E?{}41L-V+g_dQe-h}A)6mw2v%f2uhwgwqV3qPG8TYaae)t&7ke1EQFoX;r
zG1Y}5_ApubAD<B(N=y16c(X>wW67$=WCllfOS`F>-=eX;yl%J+g21hP@TCdEV-GJ`
zLi|wz0I(ZrIRij;y8yxVwCmZx-3<<%Nb6>Zfs}KYd5%bdCWB<^u6Se!E&Bvi3<c`t
zTtD*OBcrd!<QeS!U*E@$@gd#HTJkKZ{xZ3Wa-nYiX!PUu{vIfR9N{ZajW*M>n=%l6
zOII5m$xU|9eahW4Qiedt+xkSb%hTLTXPd!f8}6vFi+39*hqh?T@~Tl)K{n7aDhFa*
zX%_`U8T?8h=bes&uMGg2f+Ty*Ote*oWvAh5UE6uFg_fa6KvXbND8n47^(K&Hu)L=p
z6cicl>%u90;kHhSAzAHkG)aDeQ_9&5K2K+Si|4?@>wD!z>~T|uZ2bhoyG!kBLyhJ(
zM+m!1RJ7CRc_-UyVtS;At%70A@Ge`UCaCNIs4m&y_oFR0--IfR>V3lZWp_K_R=C$p
z-?BGECbz6*|C9h8TLUtdtud^$NFG`8CA2b$K{D=8blFy72{t36Ld%V)HJRK4(jvZS
z5X3?DP0|$pEH4<n@~(pCsHGo_Pm9vW;sNgT<KXk7@|KqMcJln;E7;}!NlOqr8N5{R
zop62n_WoC#*!(XC2`;kQTxl=dHGD`tZb_OREl{Hbf4fE-hF(*huR~^CtU#p)sU4m?
z6`=W%5l2^ooFYgN+DnH|+q%BrE_@(irt<6=ErhFv(+LXQLlRdlpC~i<K!x4y##7}$
z0|}}8XNKdl(J&toyJ8G~83u`vEt$^vp{RaO68UUiQSAIo&XKh3ipL9Bm?_kH9h5~d
z#vbA?W>Y)kMwuF(fTj7zOr66|u2r27#$Gi+wYeMnUF+USytZW9WsS+T`Gev~E?|GR
z;>s@?Pi6aGU(sAKZ%hHGcr1L*dHxP+q%4(x@PynOb+IW6uoC0UbICvocCJg(07?<m
zUMO5Pm#32E%8qu09`D<jicJEP$wzy}bLc@9%)mXA^$AXn=00f~o^k_en&bjh{g|w3
zOp*+qWZ+WEh1(c1$^IejN*M*0&Sq1jj2#{>89O`O*euH&JbRp}90YOko+>%hB+ZxR
z2T+Uu3yS=0dp2ee&!w;2EDFhb)V6Zk4$H0Y%uA?Pu}!yK7^&8o4<6dB{sI4!fcxWj
zg7z05IU<qrVpKdLW(HQN@$sTUF7<xjI;o37u8<JW+bd(v1|})}dMJUd@_6~+gqJ_H
zd7e-5U-k|8gNhh1O!SM#g+`iwQ)BQ^_~Mv1@^I8KRH{t+6lFp*1e1;;%*o+a3*MNR
ziuA$tW-Hl6(6o2?|M{+F&E-|ZlZI?e`{d{XZTeAEN-XxS`o|qM48C$qrd0X08jWO*
zN&D|kWD<iIljeLoifeUxJa*(*iGG;+JQ|ALTgux3!A*H(GKpkvAf!k1SZ6v%5Z4^`
znEK{S!QD8snc^`1Am7hufCU|;H;kUP66JWK)bl~jT(R{j7jB^zWqPc@xaamUZL%Y4
zUQ)+KHTyD}50$RtnvYXaRijTb#g2Bg9F#0#K>oK8=CLB&Wj^@N@~cF+%RZCK4ykmr
zJFbl??G|lj?PV@4R=<N3SvI86ASvOOIoW4#7uh7LsHhmJi}Y*Q8L)1BaVC8Q55!8m
z7jQ+4y)`pwRv_3#jnQz67jDng{sA+wZ0&*bPSAJ%Qt9DXk||kpxBa`)V}$6B;!s+~
z@Q%~LxrQKeBqMCUnig6tO&MKwdj5i}mNhN<kx`I%qi>GzmUr^xKwe~%wrnHQvPwmj
zG~n%WtO_6A?e~pjhri{b#%ISu@<B3ezllGT_xSXEVhOo3kuN`>()%p_#jx&{b$96N
zkHeD3jD%}{2<1qE03?p5ZU>aO{DFemQ^jtow!6Ss(O0r%##^Wa7=xB&Bapwtn6HPm
zwHMUs6~*nroLO0g{pC0Vm_)M%+_i;AHHyLjOPOW1^io<>$}#KH1`V_j%x{|qXJ=yd
z0=#mcfa5~9?pW6q)x|`CfY4IA<P3sUtbqiG?3!O+%}7ZQm9j9maL$3AXh%R9)`B&H
z0Yn}w$zZaDEltX>UgM-pjN}rnBZfxd<(#Js1|el<8fY=g*21MMJ`Za?xtoB<#sEs)
zsG+_awO6KyTidHN0$V{OvuRo^?$FX({&F*Go@BzUjbzu2mwJeYE68P-A~?@u4~IQv
z%Bb`7>~AeLY392>l;l~_#{eScw))2bRGI!=WWg^c{PS~aQMB)(_~xHpW)-9lT~2pW
zeUlUSo-c(bCJ`ibwA)V2w(pi};fg~SVhZ-~=W_Os0}1fuJ|-MzeZ}K2(l&trqD(6}
zsOCX)yMmt)*HucS`FD%2ia!LP?UgSU9#aJ@6%oJ%&?i>vt>oxqR&>E?xBA7nKu}r#
z*Dy)}x*Dt`&7aD9ib`+mt4U1}l|3&afmI%hVu+C>gdR$~G)PF>!TQNIlbMaa@zdgb
zWF3)ZyF9Vn0`n+P>YCiw6l%{B#-mb*k7gF)=4vtM{h`fo#i$#Wnp=auF~X0Eh@c@X
zKTjey0J$*Hb}1zcaM)%ldSdqf`as+trDsk~McIA}vTF(%a-rBJi6@Ef$wRx&B&2d?
z>(KU=_n7O0qutzV!{g-Mi)3SXr9Jr-r0=g%N@tVis=AQ`{dP_o#jCgM?I{b>adv^q
z6NjwvjCcCII5rKe`)F%jtLfdyvahMl=OdQi;j^25C|e7f!ch5--GUeDmvN$dv&vZf
z@zw;A%I_8ZdovC&b&H!QOeKuwP-gh!iG`tg<oM~<($cC4l?qPUv%{zfvy-*wKMY#E
zW@;g07qw6vmsha<^_vq(Vb7fA&`u|K#kKJJhZ7tt`=cHnf|Mb#5HAtx{8~_yWWnC|
z*UlfG&#+tLUSc01%|_$ser0R<1H3YpMwY055w-sB{>hx+KX-oe>;eS7)e1hRuhAEC
zpa*jBy3>saLwj$R)A=tkI}Rh8A2d}whZbB$Ws-mO7p`8fx#OyknhZ)EH~r&3?S4_p
zrII$LTFOL*JM2kb!KxeW8#LsE=hqvQUe9MOWZVA%)x^m|hoeudO(i4PfBtDiavNhq
z*Zy5F8TdZrS@BJ2`}yZ@dDn2gJ?4$7G(J>&x0;Lh-MyiPOD{&B3Rh9ZF)H9eW4uGQ
zSCkL@$~Vwz!{IdDvNNhTn$h3_1&7RF2#sQwe`>SqyVUFCiN)30m%2}6yw%T9vJc2Q
zc$otHGD*LkyKF8E3P*rT>_r}~(Z5P18$@KC#`$*!ee!7rW>aKGJ|PhNLSe*Y(7Q_%
zud5xpGd<2yXuro?QNONu2$+vieWWV^*O*_Ur{I0ixB-I7UG0T8qJ6+ygnlZ3`x0E}
zSGCqS#H?}77*k{yFzl4f#kJ*adwu+$&I=M&l;w7`Mi_PvGqv}MDiK|>cNdUhV#*vJ
zVBk@9yu9;CzuE{hnKZVrxrP(WmUrco^xcx?F*m|ig(;R6sL>lQml3yPjog|TV<w<u
zNI2lp(&d#%ezgJns0Wno7e+54D!+}+c6;i=0=CVr5o*?crb1CG7V-{!^&i_Z9y4c(
z#Y(ps^A*_Xl&5FiXiDjM@Y{Bn2a2ut^w7UcYOD&arb^yh{V*Qz#@J*Im+_u3tg4i;
z5)1?3WQNyF1}7K|?3a~O0-vfiBfK9yb9yK>S9;GpGxR+YI-zjrpp#&d`B7}WrZ+@N
z_{&j`<6Spod5i@&JEQ8^+jSSl0?S^u1w2>N^>{AvA!6OXX)AU1#Y2J5a?vBib1^;G
zBP5+*ah89cS^~?vrOtu-Zji%$mWlEAdl^N~8il}leBjz$syZYhc&e;l<Rl3m2+{c9
z<YfHBZ}@Xh=CyxB`n~J3Zl014nH@KHZrEOX^PltT1EP|y2wEyQ&Cjyc+z8{Io>f?b
zV5ekq%F~(oIQ*Qdk2_kuovfnBVMU|om5lB0meU|#>YPJ24Dz|uUkC(5jU1oRFXMzv
zBS*==Y8L>dVto`+_#=0Wr)z!Saalt(GB%SS=NiP<cF80`0CpR!O{q`2N0hPY101{G
z!;Hjp&^&gF$1=JA9b`Ibq>Q)eaMb-`yOiSpQ_K08m0jvr<g^3tGH;Cq5G0hzntO8N
zkJCfIzLF3!r?1DE7Q}*#PL;{=ngQNS^r5B9d<Ym7%|Q?P8Uiyk>zp+lH|;n7?q&)2
znYl1Ppxrv-yDHX)Lsj>r8-f*=lD&r+^E6jMs{=CP&jd{J#Lv-EVo$wKcStj^7rhZ^
z6krMM9ddC`kDdpAQz&r_6pLf6b&CW}jJMQazJcop?Mfc+`oYLi2&+P&>?l`fO&^ly
zskUAt&#@}Xpt+x=#o2I<Tx9mjJ%sd)L6s=7U;KAFI$UsOeBj-$BrYvt#go2y@gQ;O
z=$TRV%K{gC+6^XZb#1NBUj<*uBR@5r<sz$uYlz-^bGB5#h39g)L#A58{HDH1!o!0q
zpgY<q@<k8_``9$RYMthYb_voAE^?ckkIBf|Ew4us#osswS>ikuhS_`NXzjig@PY!g
zJLOi&$0{2d!}YalG;DJ?iRx;KH<+;k&Rl9s)~Exp@$Y9!#T!W+(ZJ0dZP$C<P<yW#
zywpJWVsf66v5M{{744vflnma$`AH)WQwI*H3!J~fjN?4Ja>zvUNs58E@y4+An|^Z(
z3zJKvN3Z6$Ogc<s3A3VyQhv!|NoOJG4F}dWrns@>CqXh?xQHc^Wo_-j-7FZo9sSa_
z_yuTiMAzl@yl;K&r++H1IUsJiiz~z9u`T{ct|W=huv$9)?>n?yz`52k7RPz$#Z1xg
zdAl)iM!fstyFi;Ed689%OOv<Pam)FZFyM|(M7veSP>q~VJ^pCl+DMM<`#@>piXVne
z8~yYX5Ts12r;3QU2fFjaTx{NvqkV=jAzg~DS6@edi%mZwC+!+Tz`Z?!le+#%Mo}jO
z12%F#cN>X{xt~aoNK`?MP!o*$K`+xj^M&?QL{aSzvf7svz}G?9?zJbDVs@s00G*_b
zm0csSV?p04=N^l`E1DDrrPUr?Dn@Z}R`$JxS9{`++qmz_YR6$v(28Q0!9OD=|64K#
zvio+3?cl^eY`z|q5_@Sn^$9_ux73IB%LXb<OiAR{8@f<*x{mPBxLq6DS4Ea(#H0<T
zYm80D94G?2>^kSCB7QNW)3s-W`@McY!GGdv9I?nc^-PyiKyqp%`silzxzY<$WtOw%
z(#5bX`|3r)+LE7(zTZ0`UxzpZ`=3OBprDNjsZ{0I8Qv=J!?3n!#C)%0S|C_xo*qfC
zB!AYHhO8NIBGbmH(+}kVok-h!nRwNDZMU@kQtQ^lC3Yp)%~YA96toOzx%NrB7PN?-
zyp(r>Y5^S5xhuKR=s;L8r|rd4hH*W`qHj=gXH_EI^FldFLb(;7ji*oKNN4I;GcqR;
z3dnC6_mp}N65lWN@dfPu_pc2joYErwPn28S2i^Cl@?sW4K`t)E>%1%sJqaaFv=J&o
zSycVcMY<Ji&d4lt-Cp<<_q<n}_9dP*ZD^nmC!oDLWD;}~=<9=}mGSky2_}x@#izF!
z@fKb*1E|J9T#9@>pt6&aaw|w=Y+Yfy3LoIdqE;5}%sp!6Z$66_J(x<tSv3oc<cjY7
z9ylEKmWfBQ^_33F37uT9O)(|#-A<v=!824Q>X1J6kuS9`1P$M-qR6gu@<FmT9KHnj
zH@MQ{565o}WQKzp5})py7xe<29uz5P<U~&LQ5RmHF<-$k>E@^mCmT7Hv*!HzCe4f-
z#PuV~S-(DY!svfOCHI^GJu9l&waY*-8@_6DI`}KGShZFhy*lzl`K$5%Ah<cv+jGL7
zU@qjh9CwPl@m}Oze%xev!|C`N5Ni9{z?Ft0a}^-wG@eKXLTf2$Hue{l%XM5A^co}-
z-CPR7VT^A~9FmXH6Ns`(xY0r7S3P1vt&=Ci*anX!1!L$A^rc59g@&w#Z2l@)0xjHq
za+UwD$6}FjtAt_)X<EpkZE<X-1p>1_a0xia*cM=0C}rwhhuw4*yvN<3fCPy&(ED;*
z6+QiAG%Rb5!A<NjnAtBs{R1>n^TQ=yQScua32Y5zU^*Fn0I~ucRb-ObnBg;2Q|Q~}
z0;6R!?p8R<hJN7cNIOiq_9O+)K_-pF%J*(ZQS~1w*+~lmpf9pxHoCp?guiRdbPbnq
z24JYOWl|g`C~$qL9ED<s!d83~PjE`MDV1>7r|{1R#nBszB0)%Oe872&H_q0rc%xhC
z${Bq!@i}m$4cW0aTIVEXK0WHtCXz-5;W_xvUSKB4*D!GY!oo<IWk~_EPVB5DwlhXZ
zVBpJEdCmvsDX~x^q_r+*8e@xL|EWAr;^mV}MPIc?Z3&Jqp3y(!XHG~sf(x$aGW}qO
zKRU|3J~i$93z@#p0V<$1fPNHShM3as>j9e+FN`EVsb(Gx1aFbvDs(+-BXC=7SuqC<
zL)s1%w53^XSXH^D6&1l$<N7cQur?W7KTZLw5;YRjN(~~ENmJ4Dl7GK*G^HCT06XK^
zZ+iebT6=Y``dn-$^#mPVb`+6Y5KC2^ML4?Nw&j%H)+J+=e_d9M{+Q+xTwL?ETfo_j
zXNhE8-A!5}^gCp|?Yb6D?z|vPR~F%hVhJn0w0KSXGGm^3kNLtHH7_*={ikTDM=&NB
zQFKH^KqV2%m3h@R1l;uOe9<^A+Jwa#SMz*OX&C^#Fnmwod{S*z&4IYLu!2e17o~RD
z=kahpGFtYz7qyo3rCGx`bI{27Bh~)COf!)W_}%#a(Wd@w0gdG+tvMMl*5rISL%aQR
z#?_-A7RYR8_5NE6{#fnp<*hi=EzG6--Q+2YSfSTA`_sRRgB5*$vud!qLxeghHTY`t
zZo<zYF=f5|IVPWqfrL?8SmVi$&sEIc&PtBJ^=u_yEj`=2hA}V82_j|vsTSzCep=+2
z^R@J6X)kBBqN4rl&(=cv-Xg>n$4eAVKKx)>VXYRY=nOY^!}QXHf|AKkqM>-{-MUMk
z)Ejb9yy@X`V5p?o|M&4k{JW=!-CCzhdn(Nj)pLKI=Xv=m&@OxZ*z)z5B7fhAfQmuR
z_iwFlA2bg{WSfgUB@39=iIw?>ZhpwRC?l-&i}24b^J77cvsI_ztc6EvQ>DisYS0Wr
z-H62@SQENm*F0~op_<QD;XH?aeS3M?<Cd#y+|QF!sxS4(jR>18GaekQ;?K(zV%>-K
zf?411EoiL4a=zgky>BgmjSA<f7#IE%2!$Foe-Ftx=7M#?Ofe;9Mb}0^8<|y*-R=)W
z#>9YkXSjI;C%c)c$`It&6-hDsYJ0(RJ-moZl;;C~IGdxof2E9|4b0DvWtp_I(7W;!
zI|diV+xL$zL^QR9j)u-X_Sv4HN3iy*4aoYhKvcII)St{Pq3rn4g*nj7N~<yaaiZY$
zC-vvxSn<>Da^jU_&Bre+F!p4Id+ldqt*3hofd`m^f*e)MGnB1$bZE-+8zrUxsjp>C
z_-J?xh`kg`6*H<zV_%PUxn-X;uKqjyRNT`G>M;&dA(8(=PXD|ymXt$|+N<z*#By18
zh28!HRYL`Em`9P%B$h>te>|yJYAnA#{VYhob=i*gq&@B71hmnS-W}0xC|J6Ov8U;{
z5MoM?JVfhdS1dMqpLu^txLULUm8ldc&r{Jk_CMgWuBiGGt|;ipi$9G9?I5MEs%)C0
zl}rYMxYH$Z@yA~>wyPEDGwp<4bTgoRn9-XXa--_Yfu%kD{KFPDQ{~Be<W3g<>%><(
zJ&|7v?$qP&gdwm3_8b4C9);j}bcI4czhBYH^qVTtt#=<_EY&t2-%MJNI}_8RtzrL8
z>KvvcwMU;?d-q-bnboPOSn(g5=^px{TUDQrHyHVD{txK*LVWsfI1g5+rEIZT_dnoz
zD=K#KhwkWojg(WVfSnZ;ST>W6_19d#7zUqbSClH8+bio3wm^;?>jZ&f5S@ZHCD0gB
zBV(=W5nSW}VT2Sxi+U7VN^Zk$jWkK9{Tk(p*xd)MS3FxkZ6Lk#BaAi4M@lECMv;IE
zo4%AWXmQK(_JM@2$)BQ(p`9Xk{%}zU-S;hp{-x&p$IQrKRQ!>*U9i`rLX#+<hdGi3
z*Z=E>Q|Gt1tz&5!NfywMtwSiN&*$kz3@S}>%l)n%{SMxn6gbD~Yi&aht$z_S3U+@O
zgBlg4m=I6or`T5GeKylCDOPPYB~%D<T?J)&Stij!L+&uGMyoF1qpSSJ^hh=zW8MbW
zt=2_|KuER}aV3C$kiv!p*tB}gGp2;^&;Gx<pc26EjarZjVL^1H_3EKl86a6gZ<s)C
zY99`_CyTDHL#jEETXdbJ+_<F$1!$QQpawp7=CU2RIFVU>yCBe|h<-0WJ<WjeFFVFu
z4RnA%G$d+E_2-_Th)_v38H`&clG(%Y$OU!BquGKzvIQ`(vRaZuwvZdMZSIAy&E10x
z=wym3#Pp%7tgBi*0974HwGHR<Oof|)J#BW%Uo?&SBhxHQEu9`H-;m$tV5A?z8&)xb
z1B*U=w&5c~`Zks=v*n+{nxKtGM3HV}9A<0o@vREE+VIu<wzK~!xi;%N*PIOqVi6l<
zv(Cf^c+iy+LNg)SV*ajn^MAjN>epOW=2D)1O394&LGaYcBjZNP_*-*-^P{XOG~o8@
zUB+L+{{YOeYJIN@eNS39_9=XUG1Bt;ZK6>bWDo~uxmwD=YsD9VU5t&YmdE_UM5A_$
zB^Oz|0=t|d<_HE2MS;)Ux^yf=ebKVI`%d?xr?gBXY^5NPrz0N_Grt-dv22yD<r*{N
zUTSIZmK8dnc^x25l%2NraGY#Udsoh<#TP8`uVJJmNf?HWuB_}(7HJ68Ye>x9@5r>c
zI4IypKL2Ts+ijUJQwiL*738_0jOAV?d?Z9_;=k#Rl}f`nQTwYYwKnh-m2j}i{PtJW
z;fT+isw78NT(@s;RY}ZR7D4b?y7@6qF>M9)CpQrS?dJ-}zABV4;wpiOfG)0%Kd6^?
z1tY#Ei;eqw5Tz?KyL%PyZ*^dof5GS}(Ml&}xY^*Sonu&V=iZp@wUx^YRHamzE&_ar
z>tQ2RK4aB<2ov*9RE<N|Quo-D1-9~}2BqNVhB+LT(c>3x_<8N84X>asQF;NfyHphZ
z6#R|-6s$NK%iTj7z;B5v04l4y#g8-cWIdaIg)iHkqNS5x9Y&5<<32dX#0<SwF0Drf
ziGNwOe2@1N5$(VLLH^bVV}v|u(vG_XBhtE6StHM*DKtnLFIz!>ACQ-pw9q)eNm$p(
zrwTlf_C|(OLadwh|Gmtrl6~$mfAXgC?DLEK;j3nEF+_!tcz;1JHe$bw5AMO|o^Wj@
z=S;U+KCGY1*mKBjB%{=lFOf5o(v9`~5`~@zrwU)?8L)~O8D`UzZlqoG8B99uq?zP+
zOoBS>1t~2HKl9K-24xi|rPzlUx@cPJc#6)A<I)juPLiD$Hde?tXwJMMMDHlWR9t!+
zkkwvv_L31CN!w%M@50W+ZA=x?0B*!;e$ct50*9i3ql1LNMHgXJqeT<MB;x`C{Em)J
zdUNs{S;Ay#SraiErtI`CJn{W@#PSG3&hGv3A?FA<C!aU6U~IG=Cx3rm^n*P52q&al
z*Lp30RoI~c57BP#2^hAUTn8hu8ic;Ig;QyA%r=?m_f*X^Kkt5cY?!dFr6*LvKr$Qg
z;sSmO<ak6YAJ4Hx_03=_>r{Ho_nhdCD70kuhq5#L_i<N?SoWTsWheX?{~FzmpP7GL
z>vBMeOpI5`6_8(dDV$1{=l9EAiRk;*&=1Mvx@>#@yoG+EQaQy~wCKOwI7ZwraKle=
zr4+ua!nb<MNk#3}h#IuZdlc-c>TX6>a}>{mM)#s>MS8R@X_Q$edtNNY5_`m4a7|7b
z&KI(39l4d7Sfp$8TOkuqu@}Oj&l7rXv!_aUR7?55r}p=FZ}d`}hY2@N8|k}#%@xK1
zGTIM-K7}%OG*mOMF8vCMj2uxnwM3k#Se+14`sKI{7Nl`vEecRLGiC=MtSDup1s+1-
zn7vA<NZ;F@H-27Zv;x@ZvQ`d+olDoX<g-Uu;@G3=KW<nSdF=J>6$w`1+V_^ykHe+C
z;=LwWGDgS7bIBIUIOsN$gIAErQ95PVB+Vk$nefddb*Navq)dYHUL<&cJHjLQKL>|4
zpI<c10*Bx3Axth3X8-8T*cd*prO^G{?jw;WeJ*cg`j!%vjv<ELw}L23iCK&54f9N2
zx6$n~-tE!)_)<LYJ|^sR_M;wsy6+@<7qRZ+3MhkE0C=z0JHk+;W}P)4(TB0|xQ`ZX
zpr1f)Pu7MxjF)DqOvhGnA(B>iML!%&F8_FZHBU6LAM&1Oy2&=x;k_NCd3hjWJ+2Ph
z%Ip8&6#UN<i;ElA2A+KH=Qo~>J<8S~c|W*E8=WAU&MT>RTf<<mM#X>%IkfuHBCb#2
zwf{w`s|)c<aiwVb(I3icIfLd$*Cs)3tyU&Tv4<G9bN=-$5&yX{b219BWl#Q9MkTtJ
zNF@O10y1uhtH4M<(F{)}6_%loTczu|Q~3g2*l}+wjryyif>+1Jd^rBJ$V*04if0TV
zSy7gp*0m$>5Q)lPy~z2{@_O;75#5jhMd@2@zc9l<g>93$fQfIKvML(!t-##LSi)Sd
z;h*8tz}JaXB@E|0)%d%z*4@PJXlnJBPL=T06uhNzFWd%)IHlSl$Mg$A%OU@1kiH&q
z1i1JwqrQscfo_<zH9UzMG4EX$N$ive3PSbv_&u_L;9Sxo{flpAdk`!4itc+3aNC_d
zAsxE+KR|!HLZ>>>K_dEc@C~@9TqdedBM+O&$o=&{z$3r3lN9-yE=0?S{g_pt>($b2
zpPB^hy{$9K<L6NU<KN%?8J`+xO7~Co>PJabm#2C?%43v7(<7wNo@lvrBTN4mn+GXc
zb(0%~!V9eQ`M`a>#AbW@<e&4q%*q*^ZU13E4WgI(!+S5W`AYVd5N&Hco0T&c>_)6T
z&sOk<&rh5w`k7OccjJOf?o0V*R+Q9M?Fw&czEH2LK{vmF*phv*qFU9Xt3M)Y_8v}u
z_{=FtsM;Dx1oro8*$$%%K{Hv+(Il5^v(?kR2G-iEF687NUr}a0@An;^O?`N7IFJ7Q
zc_C=GEAo6=P1zqv`nHNhRNRb1R+lo{7psHhKV$#y(Em&Z=0dE%hnBB*i=T`>$DZ7k
zOHLSPKa*Pr*0rY#-(?@aUYdh+&@b_~ToFn%jnyd;db?ZGm0jNsux^Jmcv9GBta7xS
z9*0=b`0v6}+@w+cj6(CgqGldAGGhWPvIbpLWl<x&@={~JxzW~pyH#}aAFq47Cvpa}
z^P|#x5oyN;VRgUMJHI}ZhfES{bQA8*tMdIR4dtMA1vQIXm<O53<OmrfX2$}nC^Pp@
z;oyTPr@>O!+8+1|^Bq}~!NGI74%Cj7G5dmgC0Ln@a^*<;0jOQC{<|<Xo+*DkiQ~xG
z$i|2e(tc=igKwDf#q#4v*sj%oKaSV@8lJ8sq$?r4k+$R+HE)HOVLM~_1sH9=*2%W=
z>Ls7d<g-mj(mr%TmPd+a;A>WlO_Di%mgVZW#>v*Wtw_8ZFQw(BzU;Z3U56DcvpeNs
zf7c?@{iJCX=z?$-bh;=d%@uHfV1jjL$!IgvC!MSyhiS1NBOUMZKO#pM1q<y69zste
zECIuYHK~{I8O!DSr&ngs&Hc$o*&$N~gShYh$G^F+HUF7ekVtiDW@u7&fHSCBS$ukW
zRf&T7@P{Fx6|lo>t<s*8_z8iGEPVHhrv9MG%P1fg^g8<gtagmHvGOo9^$V>~VE*c|
zZn*2=nPe4{m1Wxem`ry@%enNO7F9f)couGR@#N|BBs<gf;?kQo%RjxE>mc8~_O}{!
z6F!iTc!8S8B-c_vXK&zQm`L;yKJy6l>4y^vBXMKMo#iX^w#X5|;iGaAQ7PUPk_~_M
zDt2~|!afkEWN5}-k)%>-lzX;!IjRfb>)9?-hRBUk%)V37Mjj{x_0$0IVDW!9hF@E%
zMju24-~lwEXQJi^A0YWk$ePNrNim(_B}y#MQ=9*waJlg``VoLUx%chiLDE|dS;awJ
z_INJWa7!P1gmFSHZJZ`NH=Cf?4nBY(V#XLs57OqNah5`?&)T7N=j{Ng{!Ae^5xGKV
z>*n4r<pQ7#-9fUI<(l^%9eM1kVl0iMbeWsq`D@3^5b0s##9SmMSAUM;0Q#O>q4``6
ze2FSQ-Aw1+XNp;6(EonNsZd56brUh9!(k3l-cf~oTQFV@nJWNb8HJHJt{-VG!vNVx
z1JV5>q>>I<GgB^m>Ah9N)hUn*N<Zym7m6#~O|`ZU?b0C!V0Xocw!g%{DiNgTg9I=m
zYdvj%3KeCrykVioOfggqU&aZx012>74Qa%6o!|kD`d1vPM=n?Xcd=~Q;lu>rakSv`
zP=$|1EoiA!fT;S6Zx1$6QIXXBM=-qm*wvtx-og1-tPt!9M|`3}AgS<H<ggR|GN<T*
zbV!A%M_NvkV!Jd?t1M6xtI{q=vV8pa8$YlhnSGaBnz1p1R}p~g*Wk8p|Dc7{aK-VN
z^LpneOi*^fyB{jANZ1Kj>)m@>(a#5^cEH!VoQ1w7xsWX+z}&e)Q2T*sqK&80U+i)b
zV>3c3)iIp9>qalg5wv__VLhv;n9$+66RXSPeyg2LyPcyZJv(?Ybhje5!V5|R(^3f*
zh!p`j4Fu1?;NsigpIntV3)CjKN=S(k(Gf+!Q)v&%|JP3InJPyN*vn>eOFgE;D7@8X
z1S}(8B63%HYt_VPkQ?$;XBg+Uq9Zk!#c6bWoD)e4F4qw$;E&{qthCwfQv4d`eL5!n
z($Ap}0!7tOzKGQ|yIBrYPaS&MMzHT>ddqjRes}sPvRzqC68G2lQVQ6@0ms~zf!}8%
zkTzVl=?2glYxR4l_*GG(qm3rweym-&Smjd|=?uzL0TbZcR#Lx-fIy5nS^MRTtU(f8
zZHj@G(^uTvEl0bXb2%`b@6&Tl7R=!+_X1FGOmBoAA%W_ciOMmcC}Sk!r6_4E&f@y9
zOXASEg4A@2fNwFylQZV%B1IT-^Rl9{!>^@mB3j-(&lk8>lmFmmKWgZfjltR0mOs87
z+8_q$a*taO+_gge$gd=;i5exa$SwJeA<Ci*xkTDDi<Qwb38z4YLvfY)-TUZ1{dbY$
z(^ap$rOptwd)Qr8_hDy0!_h+=WyPJn_oWR6NsPD|yW_LaM0T9>c6WzdU6XSe#<dt?
z*m&`LS5g^&`~`iJT+MIX%X`aCp(7197Yk<MoZX(GF?*#q%^ilLYJ*_cbITV-wV5)D
z5epUSB7F)>lVc-@9Z8*~^zykDOfb`1A#4#3aqnc&eNT2?Lclq9R!ty$=C_G`-x9Og
z3G6rOoqYe@AxG^Njmu9z1vc`naY(B123=XzJpA{&2V@S_h@uAlF!-6YVrHU))%~~7
zm=r&0PkZSj%Uu{*U2lZ^-fj_m=Fuc<CA!k-S%1~-=CbX{7u<HxN?4Y;<GVsbenq^s
z>+~i!j9vmCknzSWAV85E37afW<1usywFvA<@m7zwTzf0GQ$pk*|CAW?oo5Lb(ZVX;
zbCAs~%G40T0F}?9@IRB2rrspI1r4DGq$9>i;&_SY`LN)PzAC(M=y7AUepZyt(eo|n
z_WfmpcNIOXNLyhS*RKXp>~e1ZrLG*VqrHKD-&T<cEV0X9-zaAs5Iz&BsBT|8pMlXF
zEX$VWF)h9Q0st0Y4p(TowT6jl&KU&U7QF#mLMY6|9Zz|t2pS8@Y%)|G8H~^x{j=$+
zw-1_3>M$P2eNiEKF9VKOA4;LytlK#^<R<6Ex^+)p0f+FBTmcK`(c>#C+{nZHK&?w7
zoxc&Q^|lH&P4uPmsVBUVG5HZqC{L4U62X9njK?7%PP#RST~U90X<%-9$ypSQUw5>A
zJ61()!vd&>uQ-&451^G3y15t1xF4Zh@pc58Ulfb$qOqu^$}Y9_I?jc^8Ro|l*oEeI
z-sO=plmXy<RE%{(uL2YEdrXOz*rVZwMCmren%cM+?GKZCt)637+_Gq!`p#a)82-oQ
zyzx+Y4@fP`l;duU0%Ls!so*Ve(l({VvNTYll{M1V;`sL6`ns9{tyHDfF{=Rg$M>7+
z-Ac~=A{l!mYY#;D;!#6mhdiOE?8F3po8<z<UvXsZRdWcbua_;ctSWG4G{s9by$z?(
zyw;_%$$#fvPVNn8lX;Ylkqv`1pbL%)?}2bOokDPNrO!1Cw^McU=}sf?ynCE*R+EXJ
zg8J%Zk>hrQgk^^P@y2ggZeUIDd|5)NB~2~6RVQm(PIbFCxmQ7sB#<9yvQT7WFKu~7
zmh(HMHj4`)wEM#vB96_k7_ZjSzl7K_&iN!<$-N6Du~QahqH9HW2Lh&Ca-`$Z{hdZ$
zzLevp`MEroID7sH{%Fsyfj}SURor`j@~<>BUV&L(m0-PccB`2dXRAOhajmrZQ~kiM
z1nWDR>R3?k9Ykm9Yew{HP)<?7>8K`R=<ePE=e--Dot0l53)$DkPCy>JXntM$vh0jE
zx|h_^&v<pOFoGO8EC8hS=c+gaVI;E`12lE)7^RtlCo&kJ6+}R!N8dS0q&o^E*tG)z
zd$1ZnyNTn~X2&L|YOX!Tr&6M@Y%<%1qFHhPP%iCnrR+`F5^zT`q(oIq0cZ?RHLx|P
z*z<uuYNYj85oAa5=w2z_ex4mezYOTgq+Ne>8Lj!lRj2^9Y6{FRw4racFTf>VH$Y?n
zBpD>FT8lzqzrsr8&^=pGWAW!9$0nW@T@G`pN5Btl+Gk3GQ~=RjP(GJe>A=Y%^{nFJ
z1#cAz4b^BAvqWNg${dr!l`SrgjU|LBK}Th&Y6zZ8YE(#ti5QX2oNAO5TzHE0Ye*Li
z2gFz;0$<-+rX2!6?LLWWRT3hwXa|@(1^%U|`w9{QFb%%?GpBhJ7bJH_p+g#2MePeG
zX$Mv=KQb`p21tjB+2w^}joe`I+0WVV<pUmQi0n&Wds3)}iI%qI=N{P?>Zzd%<~L|v
z^B5wgZsZxWF&vSI<|?t57AiRNkyc`@>2(a<S~5~|q3BhrXX-uBdrpq7dQr`MaxcB4
zAU<+J%ri<OyY(w2?VBNit5xEHQ{pcUp&gL@i1)uIl<4pHBiO2@rhtv2_-xkq&wJOX
zYTtG*WziW9PIo*q%eUIkY-hMM&OS-k;vI;1mXJo_z2}erul{xZ$l`hFpeLwikq!Zq
zjfOhGj;NzD{ZG4X3k-Ja&ZPvXzz|T{q1~!KGvU*>Q;s1A6=o$b+Z5g9LRwapBA+WN
zz@>Mw1g7v4Ee`>g35Cc0_k!N4HD-Iz!0pc52|xVROqh$e#^ZdSP34c^L~*~sF4Y#&
z90J2Czj_dL74jf1os=Kz^r52lYC2&Grf|B(+1Ena;h{3~XVe7N#nkPw8cqC6XV$FB
zCA0RBn<gVE-Qpp~WM=+Gu(!p00%9~ftH7T(xR}Y+jOL_m$E}yIQa&wOO-`W*_no@&
zN1;!vG6_F|R3Qub_s>L}hgV2l2-OI7KGkgPK=E$7#>dIrxN=Fj>V8tu{bxF?)GD2<
z@d8)61}9&WY1ZMVK2pK82+oiSj_7YHcbxZ@hZ8hB=)PucU8$fkh|isYhi7W<76tdM
z{z;Jg`*qbhIrGv2@=r6ox7x}zCTr}Vs-900fQ~$=>$gC|2bI&4->u0hpwV4+t>ogn
zFsTlkS5%oE7mAYu<xYdDQD8R2#EDnakS1j?(jtZMKjZ6lgXp%Tf9^}#otj{+gG!>m
z{PxqSDvST#i?Jdbf3N7!GMkhw=CN;hh$+g`hC8NkR%X=rBK_g%k~?DY+S>Zs*MpQB
zUzr_w_F-Wuph_xo_dlplp=X2E&S}qwr;JyQC;qrPyb@fk*f6Ve#%GhG&TV3@mP?++
z-YgexBXyypf9#|Me#(;@;?pmKQc0_3XT=fU;tm`|4sCdk^?}GHQApfeRu*IAJ{t%w
z;>0Nap_t9?h|DDh8Y8{ZLwf2ss2s*}627Yi3tzU%^oQo?v-&0g3C_u5FglmbNbw0I
zF)US}Syv{Q&NwnZ)^~LzMui9F9J$x6MgT+g4zU7y3>(33=-w{reT=2S>Qwdx`L#cl
zj=-WV5eBW%k)a9Wbw(W*&BOJwe^Nb=QC|5%DhfBtE}#`!O1pKevj(*XROABr4Wv>X
zvM>j7ul+ij{(t9Yq=2p95H^6#<zpj;YS1(eeyk!C4*wJF1DW4holXftvpjaD^8QG>
z+7|Kg?JVOU3dIAuKQGHbNm%UV^Ca58V4x#2h*aoj7x=dVK(c~#trJ{cz|<k~cW!x)
zPGH7XGc7oZ?m_NiK2ga&0A`zn_vH;4DpLe!0JVr2+e0W=Qp+d+1Jy@%zAIV4+l!9A
zJAP}SZuR<=t&3gw?H@ib=zPaF@;=|88+2pev87xN9sCyxMVWWiGt*yd@aCKm98%PM
zvkT_VO*YBSPQ0zhiGA{H`3ZB$ds(fr*7dt0<;bF-4w@FxGQql&mfm*ELVCMDLAe8Q
z7-egaCtB$RsgIf7swKK}a4^`=vP)d5QQq2>0{uMo>zZ5RCDM!FB6TVK7<B2}>S#WZ
zuL-96#w23`78A3(Y?{8NjO*(IJrOaUN3`Xaavdnhc@%4GJ;8z#xxZnRJvXxlt26y=
zgD@yL)*9qCmFv!%Flb@r;KYlvCZ%2fR{io%XTc1K5T-O3j}H9B3a#)2^x+EH=;{%s
zi|f92)ideEo;fH;d?u?U+A!i$l46a_{cit_jM_2v?1f>nmT^MWl4_a90FD{<<e}w>
zuzs~>B<(P)bSg~HLIO1&ld0<VG%}yYQAz_t&0vArAf{(LuOX2WDOCn&>1#n#c&HAX
zhlk(N6CK#&*%GyI4kHZM8d7MthDBzMunaj~uG0?p%Z+!=;|1FAfZg&~NU5q3FS3Q7
z;MRN_98$BSk?E8@G2^jnE*K{t$XiU-Yj+Bl%Y@a)l)Ho|CEDa*{|XeB(**hTbzVH+
zB^@>FN7TOxbz24h=79U?EDZ%)T{d`3yyp>frFD^qOd1{|=FGF(<Vyim;dMV}t@t0h
z0Dqp`i%3fsmJ;@vlE_W;O61{Kb8jy+#CU@H+A$a`U%NYcCtu)>31kojBD+BpY9#_8
zxw{t-z5b{QbE}o~*EdXTKKhH50qLBan0TbffJtGnhd_-z9;UD)*Icc1fWw?Tb{5Ti
z-y^qIcGO6YMj9!<B!dUXc7osyEEs_oxpZZnqrNoQTbBUP$$ss3$@c-4fJx-LQ&uhe
zg;wLSH;Ko?O%i*1hV6svV_#8v{Fc3&w#SmWeo)f=Wxov<y9)H1M`#FZ+<U3L{3+*N
zB=YyC?^0wg`K`kKharL?%C`^d{OH3}o_aQVwad6vEH7-m2^lk0fH>MC{d*KLWo|GS
zIY#9uLZbG%&OFMvXz~<>{FZ+d&Pg}JR23LOmrWHT5bR}xXGwZ9?71?_qT|?ZKuoyU
z5+}=uUvoExFUNGrW=hCzWpe8kjJ5ZQx??hCM!%h}Z0Qz@StT4ldsjhzzwcW`>(R2@
zoI!rwU@;w(H6f%Axn;V;^(BXcP0RP!{3MSI6^-wU(^Jv0p?^&qDN;>s#jAbSE^3jd
zjE=;+shZMQcd|_R2aQFG34P)?<X)N87#-HA?k4?S5V+YN13$+&zSo6O4(6o)Ng;kn
zrdzxQQzkx`)1p)rBR9+5?<ruLTa0%mlYfNlOVc_wBCP*;51cC8Up*X*{#mYCEfkj-
zRiHF~9@VWjY%MkwCiHgR4o;v5TgK3W+eIHfjA@rE_q7VEo!MFUyObOrP`Fi2%WZGH
zi;)^(WW;=7c*k^^h=pd*EzCb5$nWV3AVR_LYaZ!mN~N-}BQgjr=9{dIgpNPXAr~jJ
zHc3<Qp661=t-MyHA=L1i@GKILQpq&BA39_()aG}omC#;8tY7*RmR<*Bgl@X<c|D)|
zlKAV2+l%pLal;oBvlQ7_%Z}>%Qc0p^q63>hE3F~}+!Fv=$Uoaf3=wIc{UWJ@UQ%wM
z?_9pm64^%eICs4*nJZ3<AFs29(jRe!OZXar*PFEzds-sgiZLHIAkET@+M?%{MxyfX
zcjR0VBmhKEE!m2DD=lz)x2t<DNOuA2Go3Yr*)3wqddM^Out9#&T~GP(sCJC4;#XX+
zw9ud#fd&Vew&<c{(`-Qpkj|#Nr*A?No97E=@~i3`x>v&c-P!)+646=~YXRiOGej77
zbdndvo8?&{yG$atZM~waQPGB39}g;K>}1kYPPX=jDd+M2N)X*_qHxY+S@{01L>E@5
zI@eiJ#xi3x{(=l=?Z<*rqJ|DGIkP8B%tYac%YW|87aLxT%S~vcRh5pUKAE)ocsaP!
z)0RQ{uAH;j^zb+iCR^1bTGfA*fyr=X`yj-w`@~gpMxP<?fAMuaf!yu#BIKganCT*n
z;lkZ^^a%DyS<?ew>AwO$KeaY%DY=aa3{5>x$<|)Jrjj!laYkHo;+*&q1tiP9(zeAS
zNc9-yqqYZPMH@Et;%r}dd_5yaTIcX&{#am3#<DA^_Cls-#M+eR!D{>3)qj#((5ug;
zX7xlFas^+UYqxqRLhgEjtPrsbY-?wyAYLaL>wk|pQE9H>9$D(Z`&@p}SR+(phWiKJ
ze=yiWP~**^#`{I|)WDzWSM@KAk|Q`5n#z0;lBeYalmnXI4@MoR$0uNMh*gsh;sC{f
zvjQX}IrYn+k^BussU?Tj1T`sBOKmwigEB`I-RvmWwQ2tal8WR<Ts6(Pd~w<c>A1sT
zPSX~b{{bi5efvHcL%+~>*=FzC+mR#EgC{c8MyN=U3I%%MMPnhb&lreF$vrm6-Lo(=
z3g$DL2Prt{c@;`8Q+eGoYFOne_Dv4<_WCftPTY7bA$iVG5GT3_CC$gscgyfUb|w_^
z?XG>`!o&Q4NX;dAD!S63KUO!m!X~qw;XzEvjvi_00u+BeBd~%G%JozL&io)<TO^O~
zkhFI`kkk%E5|>jFzMjb{d{<j%9?9mqkK-Q(k7dwv3w;5h-9gF;gA97vT^P12(D>+d
z#+T*_Ps3&y47sfcjT;L#`<nPc>ZUWRE|}fqC5II0sfqkOU7B=Jc0#|>ms>eg1RKHY
zJX-awOR+p6{RT6`rt6G+@yGtB+I(1l3#$=HuCt;Ut8|@lwQBsN++Ll@eOXm|?M1Fe
zodMlWj!VZ6(Dq1=UG=6uQECEcl9@Oy-#<^I`mr3=Qyv@5lq9&TUiSV^;CP*gvt4O}
z8-@4M^h?rc4eI<+U5L!f+jdby^l#XrO4w^Z-E*@3tu-0N0pNFDa&KXLvHW4i>TqX+
znb+xvoKLxEme5@5nsWd4lDeu4OhVZV`YsvZn}4w08T7_v^>OO|QFJc;Oh4Wqf6p-F
z8fr4PC``${4Rb4u-0ukyaw#$^mm#<4lV<LPW)yS3M6OA>#9VU8wcL`)a=+w~Ti@UN
z_aE%B&AiV!uh;V_Zk1ew8T8#o&j0xSP0nVISah$b^KNs&K`vZc1bHuO`~sH*hxv>P
z1Eh04c;sC%_QbzRoDte~YG=3noBZSPqwhViR2q2#;Z$b)RWgMd<fAee@E3>*;b=iF
zobfI_XP!wf3=tHNPbuCWfi<oB{QCZE<G7RXH~f-MS<B6S^wl?)p4!UQMgjBrFCM~D
z6(YiH{Z>)XCEInUxBvF*f@ZtyE`&u*1%PUT#f%G_(*ZnGub1}&br^Lw_@w42VU{?D
zAp_?RgsmMaK3Q?dMmJMtP&7m0C|@f_aWb=qcL&ob=oKnG6m4q_F+(pF_{5Z;p<1;U
z<=FA^ooLCFp>dnx^*f#Mid|vW>;7;>ixabmd%0VzmGAG8SK+K~aj*&SSZW)9{T1$4
zDRfcI;-f9<zUXehkDVVrFu{=JZ3K(`<qN;Q23^P^;WwOl8`SoyC$Bd(W^PBEU7Aoe
zI+ODHjZf|rVcHvV=54)^)(^T%8OJ3>Br*<gg-q6jtL9%!p}r9~p@$D(8K|XOoE?~I
zvYp?|v+De0!asrL_Ya|OiyH#JN#TtPl9fBfrS-Hqg4AOVM%@~&n6b#--{!`50x)Sb
zs4cYdI3AOLL4^cn3K&9*nOtpBjA(NX#WY%-{E$v3a~P2^9>q1i$pf-z=N7zvsLYj`
z7tt+0D&e{ZMRx%Dy6h8?*%%5>#Z_2|<aVCDpwWP#pi-4TrmYZ3C+{vJbtj|{?gDIq
zl_*gBT?9o80lzhlhNF}W9@h@@wiv1m&pb80)+tM?P=GHy9Au?Fk854CFjmlIW>lC%
znTmip3uZb7houSRZAFhvW`2hD&_((IgU@l|n@Co-K^LS|s5Dv-$~V9Q7?>G=gAlm#
zKeNi|o>YMjWq_Rlh=S96hHmQuLuKgO5-~_nhCzhTe(FG&DSr#Jaw5+`dKVrG<cmM-
z2c(@+bT!P;+GeA9UiGpyY5)v@ACE#5yy!+VRX~S`DK@%NNlW%nS5a?3niFY~nCF$9
zR3g4x!~|iALa-{6J{eQXm-i;mWL!R>-%$}mk}7A?BYgY&`&%*!8tl!gZ?#i%zHI_k
ztXnUi`)it(c$^^(oVR0Zf$b+98Pw$)4cPs@k&%*BdGD%=_*mh`ra%{iR*{U*_UPZp
za&Op|07I%Oh?W?{JHz5NF}V55z8cto`rp^4P1MhO6&=x%VLPlXAzdo;;5UYvxym(|
zxOQH(3_yC5L1DyNY9F@eEd-&KkzNodc0fGpvGpLs<Pi(xXNC@Qbkgnd56ZPw4J^@U
zdJ>`X@m3o|cf$@L=-ldmK!9`?@1-`$wlPTa$$Z){e`N~Z#PtTR&K%CFCLY<kBXVTz
z$*D$BK9LbR72OaV7>R_RS^2FVT%xw9@YxH!W;!6i8>y%x_}$haxoE{Q9Y$t4tBOmx
z$pd(em(^t4g%yV6aSSw11kL7b+0MX_p(14_(Xq5%U!i$;_i`v`Nv-A{Nml=7)5Fh!
z>tJ27uiqN+8N6m`lF8M{QfMjDJ5A4Z{4cS94%NzVOW$f0dFvwtB&8%7bI6tP>S#h|
z$<rkB$1)(}+?q7hj0J*KfOZZd`N)cxA!Ut~4v>xtQK^pk?zD5_&8)D_yuhn|&gTHz
zc3`wv=r$;Y8|84bu-A0O4<~o2hZmt>#pvQ}H8IoziOa!lJ9^1d5q-Fu$85(H1G_dd
zTu8EwexC7%FJ2_<#IVKI)v^Hq_DUe!O*Gc$0$I{o!oTtdzRdZ<wG&Z^eSbtTiFSi8
zI)vIV$S}{-<yo%Lp_5?=`X$`1N^Baqaq^Qt8@h?@8>hBoNvOe=i<{3=uimBRJJ@)K
z;c_4E46D^g8e5}IrRE$Sj$T3k<4by}Ia>Ruz4QXV>l~5u(N5tRdugs1bsNQ6QuqgG
zbG`5I%`%WDi$bkne-qQbRi8P9bic><_0xYxwl(Ditj;a(AC*YIGr-O`DA+D5ru+>m
zxy(OsTV7A-)6?8ctE(Sl-!SvyX*v<eZ?=+@t3jnbh~!>NF#LGR_AU6SK|#=p(=)|c
zm$pVund6e5e3|Y@9>POEV#!g#!;&+q(;y4ZSl%;`onK52=%~D>v_4$|7qU`Mn3QWk
z9>@Nuv(Hi^^0KW)$h;^_&dBO@YR_^bie{u$=cQB1h9)e-?nOE9#RQtyxjGy6UD5g=
zT9-Donwb6m!tG3MG^0Y36JYQDSLgEeUGfjJmgR3yNvO~+6<_%Z1em}gD-4Wg+SgY@
zO7u$U==tokoMu=t<KU}UVyZGR?FST2wd*nnBH}?R&{fZ8jJF#GLmkp6Xzr4(5vLDS
z#<B+yfWL9Nv~mwb2#bz(bOBE8RRVkBED$_Jt9IR?{LAf77%XqEKrzc+I_3k!oHJMk
zlF8#}f0qsrDNO^iPA}M^Sf&*^Fg|@mUPDZxN-8TB8qnRz(wjVEq@AJSE`=)5KOmv!
zM0bVNHx&XktiPR+44tBo@4l9c7iYcWLmq~2tIZo}$6eR;=Q&RWm3`XsNDMtd+#gz}
zg2$#Z+xV>uz7mt^H<Uc9ohSzjSK}apF@8Z-1$8f~l~U?y)V}<!C@%T_1<!!|i5AW9
zzKJR-D&p64$dXBy9<wk>L2bV%Mj(JS;<qcu@l#M$a|-Q>Oa5V;ulDq%Xda`n_*<a5
z$F{7XgA9DXCy$hcrfWW~73wBL6FJ>~ROq568%2zI%Agr{p@OGgd#!Y;;72o3{M)a{
zpT@S`Wo(x9vaYpK2wNsL+i$K*F50$fyZF!`HFCDE7kll4FKFm(jf|(k(7OVxh$}9r
zPT2YpMOo*GR_&Z%6lYVxeOyY4abD!%?{j|l4fYZk0dl#I>zr4UzO)H1YuIkZ61}u`
z=4k74WW;D=VUShVXwmrZ?jy9xBPq}>8;$ih!wuIVB*oq<u32PS_MkE7;ytg2c)NXl
zr?)iCM=OWcPpHDNWKxF4Ew1mqbd1ay+6Gr+e)0pQ=WuC%<*CUO>KzDp=@v27US$OI
zaX#EB(Hd;kc+ZV0wN!e6QF^ER(T1^N`Cn$T{U!X6?cY3|0&+D?&)2d+SZ^-r{|^yc
zsbK;i2h1;TCsq1-Tk^Wf4pyN5tw(4N$VzOiDw@$QmG+w3nNBf-WCFb+Nd)na@xnTE
zSD+Ni#FS<dZFs6nN!FO3O*l|@x5$-c)!aAmR~j=yv^`3pvV0$u>>lhbIlK&NR>vo-
za<IBZq2OI|TK@(g2YjG}Zs-~!wtgDt4pdjVBF)qzk<0!S917jqah~Q(jpDm2_Chza
zdYrnRWx+Y;yb?y=w%pU8l4U%!FZ~z!?4Ftp^0TO7TS-N3z$6|#xdd6K5|pzFbG}aX
zc|1Qi>&UyQz?CwkY8B%CLd(F=9A~mgsn`o0$W>+{86^dq>^shm*5+O|*=r3Af8nwm
z+1_+-_}zO<_!(7dpX77O%$qyv^dEJ8Az?0RR+n4)&JZ`t&1d#h5nmrzQ3DNc`}Q~1
zdM6ck1<Iv^8xPyWtmW}{<x%oK8$^;E8+$oQVC0ExZ}p?^>em84e-5!*FKl6*-MX0Q
zz-#-qmGs26%bACVKRyE;dM4A;K>M7lkkip<(nP?*Io<sLjok`v)A(pI>D#f-GWf>~
ztHP9&q_%Q~fsJTsxQGmV9De)pn-n(Yt^N1s(xV%STw0c84&8m0LplMCAS|rG{9g;k
z;1=fn=#4+TE!aW2Rg8mIRM-$x#z7Q{W^y<ht-z`n-NmA)U?1BimVxD1!w@X6T^l1L
ze6~Qw{UEBp&5m?&@dOE24(SJsGdXo&Fsf0Mfcpfz5V_;lg&(p`7a`)(bhv@om=Kk5
zm?orOlRJH6Kb_Jd1IarAA?F$|{BsCkID)vV@;~6G=$m9Vg%If?0;g|ZybwqP&+}T$
zix^3Z-q5Grd8ZHZu0@p8$8MhQx&KfzI^ip9bVrr5xPTG>4mOn0OOmM<+vifI?|eA2
z9SM5JEF@WvDf_y67HJH2lvTe>ceFgu=+U$&oZk_<JYK|t)HEe}JSvoI2IGV#_BSGm
zq{_BIh7zhQ8y0tN-u8uumII1?CTT~IY7$r^TyOklYN#kLgs`}q9@QfjXt-Tv_4R``
z7g@7#OcFLa)^hbme6Jwbw;>|;#7+p5^*xm2m#5IbHjh;Qgp`8=!iGQ1>CT(-X9XFO
z&mkFngxuS18&2bOl?4hlFJ*ZbVnW?FZfc2d*#tFO%{6HwuRN##W%1@EiW%e-ioip`
zhf0%Usp&h{Z0}I-tnD>jUU!d6cnzPKX?dJ+F{9MntIqlPXAQ4pIS9P#v#3I7S@+ye
zBPdC6xCQ=`ZsaJl7qFg#{ht5zzN$>6guUJ2pV@l%6enJ8b2GW#x%a8#7MmYu18pdB
z)n9jiue0`u-7m$*4kh^xE3F6K36R&?d1Pp?thW$UYMt-bDn<D)wspSNgJif<?3pAU
zz&@ZW`1%*Bu8Hy=Jv!HE?7y=(%Mn4DSjM{H1K)SdlEP2V#~7$tVr09yr?bP0+2Dh{
zA%g@R!re>`lsM^Qo#Vf`F0#V324Qr#er$pM&5mogEi@>N_5kEIK~krmSgrn$K`^3S
zyyh{MyEhg&z9j~h4f_7rGJ7lWWa@h07cKX-B_~SG-Th#32$`H_FQD>#(zev#&7#|X
z6N><mG1>fpb%`e;e3ClpdCg6LqzpE=%WvIc9eo5>ner6oJziDkpFUwBP&3L25d}e8
zG8|>m|5Qw;u5)G^Kms%fV}V~DJ1toEoyJN^&*q2IDKOt|-R5klCw30p+1<e<S!0J?
z8-yk`5&-g51pdU=0tKIowslQbe}RaN;i+@fG3p{bu5ESl;H2Pm1_HEmv_<npstti{
z_Ch9ZJSEK99ER4kZUdlGjfG?|JOr?`l;ovGR>;x?An^m<7pirHz$MjEPz)QIb`1;c
zptaIB6$oA*al=u9fi3!)@&+*fondt#(AR?CPF0E0VOtKRa&YS|hYf|I5E1&~jFIg^
zamhsttwqT|2ORcBy3qiF-!k-8pTCHiZXR<0e4D_Hvz`LcPoPjwuUC)_AdRUQhk%xn
zA!eGmN1A0l<RUrJIPtG*Xdasr8S!=>Ud-NxqKj-<VITX4sGd3<0!skc7}6;q9&sUf
zF@F%M@(YvnQ|ENiV{ML1#KYgdDll<q+inRA3LIHLV>ZF)36OS!7-ayyQlr5Y9j>mQ
z%Sc(+{(E;pcVPooR#Uy+*0XeGu-pL7>WxHWB0akhBA)6y?KGe2ii%R~JZ&oS;R-Hb
z1z}loHweW6t592<pX?pKQC4Cn<L=a4-OBXgcGqLn%g_A6H<X5!x<g#zubnLJ?FiN(
ztzOk!w0cWHZ52=?nvO2ys}LSu3M!EjGT(o7$UW9`{&Xb8`})CCy#1y7m8z#2@2|e`
z@ye<%tpWohkm<cDmmJi{vsk|x)2pWM$EtpgtXgOe*TWDpgO|)*HL~{;PwCfeRzBPF
zp7zsMGS>)juI>}N&k6YkvH5WMXV`5HAOC@^x~a;Q=drCoB-^0ASe3O?)$?$h$+B0%
z7v+457Ey~<>ilcJwa@)g45<w6t=HIe5E_5+d~`K|?Jzl5S_ePTVi5Q$A5q3PP0IcE
z{_WtecQT%C4a*9lbED#M{#hc;dzE)MmSVn`1JJgA=|crYW;w_pi?8)e(G$5#7O8O7
z1wT4#GB2;uH2g5dm=VIf15L4F;w=Bn;(m;YQ+&xxdRp%-blO#>M{`%GuqHP>>5Fxy
zr|x}j-0ti600^^JbT%Nyp+q<rH~Ip#vSOW*QoCQ64%Bly;NM3{Of|r&N~j^*joJ#!
zY=s5g!%vU~5#YbU8UYq0OtdRXMxgJ3W;D&1^l<v79(d~uGJuO0x1wlu*R3V~16Q_r
zcb%$#1p=@<ba9YBtb}H{<amV-h)uGbEXxo!0&n6f0$HHKXyLRv(Ml;p0+%w)Q1uz%
zYNHAA-F_)$p#<7j-wG8L+F#-kVJmUgQ$R0_`WB#_=A%>9LF$X*ercl~95CR~BiJw`
zaML#a!R{~+2@hQ3tco;u{Es0e%0qam5kMpD3@cMYeXqgo33K3cBuoY*es9>BS%$VQ
zSc_b(oCET_qq?h_j29@Bu?qv=)Cz;uAd@^Mq>S75t|`5h7V1`c2@-K6>5R61i9%<4
zr977J_V2;B|Gi1uV=I`yhD}O%cL86r@0aZ!H1Rl3W|C>Y$gR-&l!my0wtU#${{VD}
zUH`lNeUFDCI6Dty(!0M;XWfVM&fen>DE&5{ktiv5ro7xz+AgIP*xD_5B=<i+Vsd;&
zfNwund`;DAVaoJ=>PcP}+fn0^P1HfWI=yMd6vVof4%b|9yzSIFE%?CJExY<rarsw|
zTlXV3U~>_y$R{EGV<>3czlVYO-eW1j=A#}Dk5ty#C4b!sT^Ug=^O3PSqu0qZbKgtw
zi-1PsfFae}VKzhKqEyM8s+Y_ogRPvgtdTczGEy--%p+}FWJK<@$t>omVhe#v))7jb
z>v{1W@hc_?G4cvP2Mk@DrFNVcyRnSyxPLirnMH9TaKC#A+nDvPtG5V56rk1|uD-Z6
zy@tFR$d0O{*j$P;w@|)$_AOITauC^Fqzo<ckUI3sUCXwO`LqU~BQ_8sL@T0Nw8Xj#
zx&#EvvpCdbVv9&XTgm;EA~~h6@D<|D{Hw%r-2ufV>+|t#%<EbwvR__B-Tq*1?ljyq
zo@E~}^RIisrn|3IvKoUb6!4oeT(aVf)0S9><RQpA^50#&3k3ocXY(P?MV6I&=Yq?;
zQ9vcDx)r=8ZlZYS%`ZWPcAev7^|_IpR(%LontZna_g^fa3xyI#CE>QvMNFK^=Uv|8
zVsv*u#`&h&+}2P6o)cNLPoPsFHk*)@ZdIc!Q?}bkLHnW#J=+FEcs~VQrom^=$#xj&
zcz2A0BN??=ypZLHrI>hj;YVOe6`DE;*T6u)>x^gNe+I|nnNQ=URK5;M2st<SwK?I8
zqcS`trN`5+K&6+=x`uH*7*osi<e^tOGvwexwfV+{BknQTN0T~esS&=LuK<J>8f0n|
z#It(d`EWPAk|XVpXhA}9oMrSM_mUOUu2oLILQe@ef4mUQSWmeXxJwSyU6`{DrlaPw
z(&JE*A%IQ&vyZOkZjIn|_$hM<KCw<Md(K&K7jd^z=4aJqp~vBV%%aLB%yBf;OZmT;
zAA;<uQ*{CQH``@aQVj?R$&gxT!ktQ|*zp1jcxou7r4xvM3&f5bSj7(d>w`WhjK)wA
z@-z69$4Lk@G#&l-bb`EPSs2m-iomQqpE2*!z-<VCK)4=Si3ZI48EirSh3^(X7mvMJ
zCFdd?Ei+vHt_>0tu5vHnvmc|xx3cBWpB0nG4~|D&b@c*woMsQ+>xh&z2_5d_!J?ED
ziNkRcq-*@EK4nDw=sD2Li8<*9l=K;rh%M|>7`*?6_<=6Hs>qngRfInF7LsjSqcs*J
zRVu*Tj1zF(a2f&UTwcJLz_btxN8&-f0pC&IZ=B^qjCr{Agv7HpMg<VBlo3P|!kAlL
zGZ0ZEl5y8dZ#K9~HmdAsUzJ4DDLb6Bk2Q7(_iy%BA3^NzZ|esKeikv)*sa7{)^hYm
zMX)cK^597=4N@<F7(?TJ;glNo?sbic8#stm47VaUMg6;l8>xF>W;fJ@TgHeH<hp|1
zlViBqRDXX&jN4n)SbfnPYw!K|@6$CG_XpB1FOHC}id}P@d~~!FycCE|{CHC!ShQ~B
z!k{qRz^O)~#r`^%P*c4X%-)IN=c@F=3EP4apSb51_^v}((%%5#{#r1%;&*g(Q=N<A
zOUsEBmxn(~!1_RVy}5gQQ|-3dFDD{myzpryCbpa(eJ|*!fbmQFr>;d?%G0^9@reFv
z;=7_5$xpuByHxlXI3KCKyr&6?W&Ld^;@fIvkrJak`QeA&IHg^ebHI@m^*`VtI5!Yj
zsO@GDX5Nmf3MY?{5Ta(ur}L8lcjU>#Uu}2WUNa@@49NC2ii1IXaunTnj<|nlb7Q+2
zlW4Lmghf#5oYt+ByE_#`V>t_gQCg#$fV7C|#hG#i6b7lk5Rdt*!XCp3Xeb^pEhV`c
zR&Y>1TIqlmPnyU(op=gNlRu^3K)KO_8{=yjktaJRI-e<+38iQ|0y&BepAhE)U^wkK
z75-X8m~}LY8SJcnJ7`)nP2N_Vs?ZcOZ!z%?z=Wy*Lmy(4X}$s4ilFvRG=N|gJ2jaG
zU)@?a{AB|DC3Pn%m`Qm&yT2|#{hY4bsW*QpTwa4gS^*U?D1>$8dWHfNKLTy>Y)<Wb
zrpdr8-#T|~;q#MfD_t6t>gn?NY|yZwD=?@UbhBOF{8|^w1?sCGrpa1Pfu?x73b<Uh
z!Q~pttNgm@wgNpv=e)>V<F)cN$#+kneeRoL#y7krYo5rkWR6^T#T?xiiQFo+%`ggm
zMfEVkKdKJqJ(c^u<>~l`{m&mILKYQUXFV3yyq3%UsZJUBZ@;#}HH&BeQq|^$yf{T-
z2g@%k(Fv&~w$9{T-{za5Ve)s=`y_=#NDh=;O{EW)kKQ#!zSnnZ8TM$nqqkWkNKwj!
z#s0`XoODV}B(bBV0}n&5I>kWunXOdJPbsarC7C_3RZzOdWZQghsP2=+tn+XTkHMOQ
zUHipK(ib%~i=aCOa|;b(jx`mvteiF^VvBB(sRvV*1lmeDyIka@c#LVNs!Z>tLrpC;
zRl%&UKC|a3qipNK1OzZ+hT&2DI^|mukkGpffosm$Q#QI6w!YauzgOZn6>eI47^Ipw
zsZtSJbkjv$dBipMl7(UycF-wuw@goPO3aL~*cc)AnQgn&<OsesXuRUuXlSKtol9u!
zWyJm0K9KfK|0V1mr%gyJqo_jm(VbA#ZgFAS9kR!k9scGU>dsHwmuO5iO|{Rr;koDi
zKj=20E{$B{(Z)=)mn1-#poF}#y4PHFQSD^%A1I!-Kc~2UG4*gOr$Nok99>CjV|`h8
z5NFhwDM)k;U~AKU>O1gtRkKT}@jw!il?3ptID5tKOpMpvt}`xL-4aXZi;hA;55`~C
zG>RC;?&ubMKlLo_{_r-w>+6!Ua1`!`ruEBHa7(N`h~_Gv`uIjdan2LhZ=W1K9jRVx
zuhB%S)9E9Nh7>UC;zyJI)iHaT<0$b|4mO&j-m7$a3}F~ztB^-zLbft87$VE6plZ#W
z8A6hc7C-8EJy<6RGTQ`RRmbqS_&iDdzFWvdW<ss#FmDkTlT)Hs$fKnN^hOmnJsy)S
zqj!`>?Fy`o+?7HZ5uL?oP9Pyfil4lgCZ^Ek(;5KNPE-UKMOD7Z9-LkY{upibAU(SH
ziBI0y(Q`VAKLiTE`nrw=_++QGDOpmO)_~FG-l3DYR0nMKk7Xc<FW|6*40h-zN1xVH
zxdRlo!Jj``01d4oG2{QL2T=pE3olq-r!;As$uLPDG)bS&58oa9X(o*{Fqf_{2>p%I
zVS{szHXYQM;Z1u6Ajh)ZP0~YuI)R&dxFP(($h#L@oeG@$H23UGu9?T_z{0>hFu;X{
zIeNqAaAq9AUI~C(w@YXt7T*OT#_gSm)<Jai%8-?-J%^E7(r}`o?c1T%bNd!KcM=Vu
zf64Uq;`Mv5&y*`~H%Co~c46Z}Sb?3LOJN*aGxwZE!*#<au8zDT{}ezVdGtk|{;Bx=
z^VikjYNb?zqUYi6Ve`*($Q^fx;l+^u0kl`66Y42R_lHZvXa2pZQ}H`@<oxlL99u(o
zXpmGKF)}pC?Qo)k&43&x<vMl0%FPpBGHdARe#-Qb#ANZO5~&^NcuPb3zcbaFkF%uq
zPv<+=tT#6KGbOE8667QKf4pVS_kOP(UHg(^Bv|OGx$;6x<>^tW29N&n$-QS=V$aqe
z^<=BM3%)@VxO`k&j?4(n{NSbCERu8s`f}jIhvpaI*7M)%g70bQxW9vG5>*=4XJdyR
zYnu^dut*0obRcqY$ut4dAQc!!+4ba``6|hhlZh;5PBjg!n922d+A-46-gljlPz?vX
zpv?3`O9|F%bzrG)P-Q`<+$OD&q}+Kv|D7w>)F+N5E%-CixaX-T%<@?jkjjP$rK#R?
zV^;K>4t3i4YXdjG{Ld+^H<zKq$5kE}p_pyxT-8tv&AurtFNAAu6j}OpE%_u6Et(!x
zZoeVBbb^$%5nopxE?4N-B10&?vVki^kGoL-;1W7m<$Etx{Vq9A-F<!U*eCYVXEJVL
zHcB#p8r>$X>0W0d><+LhPN{MpOa{Ha3rC48>3VetLWuzA{Oo-`faXM@3&q<7-F9e%
zw?S)dA{wK<WjRm&=yZGN31SywC(E$8TC6Y;MaS#JWL?DF(mwd<_;uVw3t;&|p%*Ky
zMaggwKSew@EZ5ymmqv{8aNm68&$g6s%4G0`lFdSR>wMlz2?P5i$Dv0OdSu3gpq=+#
z@y3Qucltu)?)$GvFUgh-=(a8v<^Wx=m8EmO7+@4*d`Lx7n@HVJ=+4r3stsq85Pav~
z!!E_Hzi-w5Kfs<R+bxNaZ3RI2WX@X!IL&+@Sx`z}u16E!sd>FYP3nb^9g_Gs{Xjqv
zgaUkix@ht3@?><O()6YUkvHIRooqlU%)e=;Bz36q+u3`51OE&*d`a`naXRwlxR@r!
zithEhfsiRmSoV|c8O6UAA<U4(_NXR$3tIu3UMf4i($_L3&;Y+QoAu4r=6Uy=wd!*z
z>uwq_I`<I6>ieEk^a;++TFM<oZ(;rFF{ISBY`jiQ;d4l5V3K@w8ilBB(!cR0lb7BJ
zj<vTl`(L{fpuAIfYuR2-L+Xn|14>e;@Var@#*d<(R!%Gr#V*1F%UkZD^;LY%dX)^_
za=P@DmD#INntGFYl@`fxs*9t`k@-Ia=x#VOIXy5TifZ7Uj=cMu9+XNwy8H*yy<dJ*
zdqp$=hCW{ve<eme*H`}Mse2y);Ud<w(Z*(#z^j{d=IFK)xyvHrnX*3}wstFH=DB)*
zgZ0dlRefCztXy}emwSzTSGgJJi?@wxx?>10Z<dX1hxnV*9c8{-uuD&5n=Hq^XDZ9h
z<N*A!Vj;uz@Dvhesr$7KxCy=gj8z9NM7!;H|4I0_0qlGMhp<$T=KNDLNUL_79O;+A
zvm1ys@}}$=1qV(9DZ}k+GN_tnRH!P!PjhQK%4<yDyPhY<i`D*O#VqBC5_J81>vikO
zgh17~66UM7*T*iJ)X51<Yq@7LUog6GEi5~;*u7P2hoM_b`a3sYqRf81c#B--KkXBv
zc6R|mAdKZz_S$<xXS3b?3Rp$yf=1-wXU=ZZy^7;8jdv7ldAf?kOQ6NOOW0*Y{W->p
z9ntgjr?lGG=1&*Ny{|(6{^L^TSl>Tw%d(ZxI;|(j6yh8Gw@_01t5p0q?p^s=G<`&6
zsHsnM4BLgRl0)!KX<D8}_+!}T&ZU~6Fk0!Y><AC~PN^~D@=b?O=apIn;?GXOyMqV(
zBSEs2&FpPGdqub8rOi#->x^kEhIm&Zw;8I?uM>L=iig5R@5M|Lf(ioTg>In)&j;!e
z{reSmq_%x}I(XSNaXL^s8PsFMOSy9AEZYn9aVwkX=y>M&Fy+32MfvK4wC&7|-U^(?
z9gdO#<$fs4`P0AmuH7`|(SqX&+Jg$ihHQ48S3>l(gtVB(Nz<#TjgsUoa}Hw?xSW&X
z{rCiDNud?9me+U&;E0QFkjgP^d;I{kxV1<SE%~WVMV6T}(A;FSm6MqCs!#?(4VD@7
zZ!8A!>XYTXg7GNWG59pCcAYtv0)kPX`EX`YUDV1r+2Cxw52Rb17j)K$6l|mNSb2ra
z)EOwM?!;vB#qr62(BqPCZEHGga~`6yJuh6oiImiA8d|U~nd{lc>|BhJ{u$kh!0!m=
zg!#4LM@AJYq$C2_&gVbk<go}NTd3gn>-8OSnrH`|cbunSR*i@DkHY*#lmJfdKmt!!
z(^Rux`FDn7RfSa$B4gmZL$Bi8Zb{xt!hLZMZk+vt3PPg`jJ1aJ+d)B-Bv+bF^68>^
z{lqwQ{SR=>XkNT1-C!j*G?%Hg4wd5AvPmwx@R_G>G~P}mP;Mj~U3M|wQ#b~CG9fnO
zYx_FFVyQ1*YW$)2K~t^uaxctykt4&e9F2KaWvnNJ5}yl{BaiRcrkq=x=9@_m+OL!~
zV3fsmqMC2GKW%JKNL^McBHC5PmAAx}D{HxG2Q+Nvnp1U_;$`U2q5V>P+pommJTC}D
zFTt!8V}&wd<+02DVAD*&wL@~YQZoE=j3Nm)3(htZqP-psSxL#$a=AaXo=!GT-AGU4
zWJ5Em1PeSu9LOpqecg?%yK`IF(M{9p<k7ze_yKM8|B|Iv4)@ENzMy1Q3Dy&6nue*O
zI<I0bAtgYVlKvTaLXVzIC(e;_yrGK&JQd8xrI3Sn!!i1SYV|su3W`!5b2}xlesTbp
z@`GM(l;$5DZv6`mUayNDX%0QfKrNiepg_MOgpiHEM;RjKlf}rfopKAn_r>VfdGVM~
zOo`YF`gr!OdtSt^$=}5vX`V~T6D^=;Q-dE$cGFyxvmf>M(wgCensx$z&ffWQ44KL{
zO_U?OxU=d+Q67GsItM@&$XgaYieSY4x9<%(`=*RQZik&NMW?zlr0?pmV$%g``OCl<
zUGbC@XHC8fWMqQUx3<<5lZNO^d6NnQ5gNm1yaMx5&2Q_vs2Zo1UFIrJ6?OhzAKTOt
zfpn<&LnJQTEvRomLZ$|tvcF>6qg&^2E);&Yye4YXpcQpTU)SGI!Vm^8-JXgc_(d-|
zUx$Sv{$(JN%hE_qRoA;0>bTCJ<C$Vp$cNc<RSYD5TJN98$BgCSwm;$Dmwt>FJ1;FM
z@$!X&vXr{Go4PZ6GKC=@-rn#JO4l$tW>IjB{T*f>R_1No`%RDCok-HE>z?&V)%g<8
zdZO%-fv|c(Y`2;GR^b<>`iko*!7D>6qfm6pf+gRtM$|Zkbnh(cz<7=kYg9KD8;|_f
z>eg0KY89sshTzm6Tr+bJoyp{zC<;%|IY8{v1O?7Dna|8r{?hdC^6iP1a^7ro4Q*9j
zm}svn#eBKw=_kxvZxA|o=bk~|t@qWg(ZrPh0gsv_f8V>bZlybyWIdi1e<<1#7l3MP
zG554Ba#SPa?B!Io1?4>zg7;F`%C27RlebWMOV^xu<xwc&obmFt3ztKZQz~Hc<qNR#
z1LHeCsLU6a@Zn8=<mu%;A78h`Pod(6u7n95<_CCOTB@nm`nI$2FKTk?sQ{RcoIyWJ
zjmk9ZoQz~i#hWC>iiaxa>r)n<--v@ME65v0>i)gkVt#$ZeWYA6T4y@XU$Qy4(yJ|7
z*-&hX0dzBD%q=vs*KPoc6kx+r);ZyNbSPkf%a9z;g!4COKc&jz8Y<1}&R@rL?-sgx
zrQD#P3!7Phv`*l<LPhOvffoaDCmTOtsI{2QQ#`k|gk`_x)<{#CV_#Uz{t(?tuS1bg
zO9`&VTEFSLg;6t&tQ6kp4J#y+a<D2}aM9qyl^MFK0-_RrXjK{~BD<{91%t1cO7LZF
zA3%%l_~1zSEIzat^G_;ND85x?^*pbZEB-IXV=&dB5v6dJIViuugvS`r9Z-%<u<k}2
z;q@RdL?UEqRmQ*r$>;<g^GK=;yhAjd7%-a$hI{gN3nWPnoK|Ph0#ANoB{jWNAi{hp
zL=f_g<TX?7E<P2=)1paf(oAy1vY!Go|H$Yb=}Gb`K!-^W=Xpt^F`@kmd`W$2LpC=#
z&2$f~-gy<7GfW00E5Uula+pnutaL1GNl#vvjybgH5miu(JuYUtuIJz-h!U-h=Kf*5
zu5J?*1d=?&5&K2-1in*XAhdl;j98n*`T6>G=)`qTzj^WM{{dk~`75^Y`qk)W;lTI0
zr*6oV<BGvJ;86b7nv47V;Ir;?H!#eM#Ht`eu}!`cQ{1f77O8Ch87^Q^SjTM2n<Nm{
zu%BdB7xRqhm8u^!+;MZ(z$({mVB5)f`^)OKVxKZ1HNr^sykQbmOJzC$a`!$^s$~At
z<=M|G@q_4F{{wjM$^e}8&2Mjg1WAS*M~@EeZHhQ7n<Wga2na@exI}SCwr5C(?wz93
zPD+~*>A|YYO4HsH=&;@RcV#)Qc7?$0tNWRIVheVUo9XwQ)ggtyWrbwa*aahl;X9Vo
zM>~fTx!of!Ci`dQJu;qM`a+YMNc*p|*T2vG2MF!4sa^K|bjEp1_0?M7YJcDXhr)j!
zkTC?viElX;Sn!A)c}pd!65VQqOVCU9JN@z-wvF4D?+gav+lzPIPt+&QFh&B0JM@mE
z>>FZky?W9REo$U+T$(R6Q4oUfP+Vf)dzDk;QbW?|rLBG}nl1M}6s&y4dR}-P?zZUG
z7Y6wjX7|D4?E*bvSh2qR;KO52<i?A0SH29$Y<+1m?W<LondVPom}-#b6KnsaGq@|7
z<HfgVj=C@V5WqC&;W#Z_Z!5U~`$?HIrs#EXAJD;;FS*z=m;J8VG8&&8(z@yk6=ExI
zz9qFL#F!Qvh?4s_LpA11OK#mMf<)blQjhSNgAnIRRyC{yzkO?Cyk5bwWiquWPl%2|
zxy^KimUhd;VN2vk0$f!>&P9@>T8Nc+voK6D_&oXdsdeUUv}kRL_)TYpP=?A{75VXX
z3n&{$-dqaV$^!tpiyGTAet&jP@MRK?UHdx(tTclnz$Fta9+r3?v*6qc#R=RrxVQuM
z`-~wd0McoA$+a|gRJ88u?9zDV@lWjGIpA5k8jF1jn<lsKoQs(m8(kF|+f)<68l9fS
z#$twSE}r>&w^qcq3HW0(tM-GE#Tt{=WbJcP=eT8wYT!VryJIW-mX%9iT;fG?w}ux*
z_SzZdpc9`}s>NF<#iu&ThHsR3WPQ%VXM)+96pFx^GM91n4cYW6QKPzPkrfx2&9a=_
z(VFLqm+@0z@r9^>BQ<u~-w9vkv`|s>|3!@B#*t2nr9Kp1>+v_0)iHuIT9gz*5pxz+
z@NR_=fuRpffuW1#enK=Wp9;9kk9ZkbE;g*V7xN;yY-!Lp@M1(r(OTP_t0f-$b`m0}
z&M6v};B840d7mA~iK9gLyy{G2G8a0Lo#R%V7|(`XTlV>B2y!t@#<(qOnG`97R1@xe
z$pdQv578%!R2Q4HHqo(5wYH7_6}$;)Y-5ggR8u~v#wC6~NFNmrG^T(Xa^2H)Edz6A
zvrl42REhM_Su!b3%r{kl^`Fhsg3k~q*e0muycsQpAc_%MG?B^WQNM0cJ?hmGtMF%j
z3F*C+RDD@ouH?9C^FRf`sMo4%R*z|ZM;orGbZ?dXL9}^SD*t=2;&yLlmyz&$yJ;m>
zgeV(hYPh=U=l0@k9zBR)JEZ|uyQ3h-i8t0C4yU#xYCnETv~HW@CyVZa>N@VoE;0mT
z4qw79Rf|s-ycif6rg95J8H9~O*GmSW385^>L3zGcrP2~xcs|M|G~Nl3+7oE*lNq!<
z@x=~({Po)qEx<kQ_&lc+<VtTCTW+;EiTS!le29}0&HLIY(?i#$s$7g02!~`aven+&
zN&f<@v(o2c!PF3cz4i3gc(!utdA+v(q$P_)mMwdv{#dSEs7^`w?bDj91~#VMWnMcm
zeF8%>Zrx}h$wFV9CToyl$ibb@%<Vgm@0Icl<AyB8L~Z@uvU25I5W5e?_+1noB`E|x
zKhREKDh{E+sK%=RY`iR0sF$0ajwz+{ClstzGbgtEC*o`IMjX{9sky&jB!JCiB&#=6
zD5S16j+Z$6Bv*FTEG#5EJax3&#yB6-v}AQl=8p|zXffUmlNfAq%{_V|p`7d`<xah+
z9V{K=3rVG6)Q8dcCFZO%k}P%iUx&a{I3qa=IJ3Qvz#jl|RvYv<+pJu7Zb+il!%K*&
zPd^;W0ewQWO%*n#)N<tkq>_T+pORL%wi=i6T_ZTH4!8;v%~~=uf8Tl{1C5soWYLoN
z14#<Eg24T(X^zpYm)My1%1rWMk_g)%C%^!2!UEAna2}0p3O<8tjXndlDI(e#;(T53
z)2O`yw5<@vhnCFBQ#GD_4AyTT?wm$@8&<SIlNgPJIPQ_OR#lXNeh<bcN<nBQI*EaO
z?AFNBPKG0JG&64w0WygTP$~9gBpFNoe6~gcS9veLk;dRXlF;N($riwYQ@E)MtwMyD
zJOZh}Z5^CDnxo}EE*e&{0J`V>4Z8b1e%xGt@^+!>zFqf%=z*ZX)@ibbnEwu!@_)_s
zJ(AvSm3P;9ka~(;azhW+%t992hno@&`i;o|k4s2}gq)J6a6Y9W{rZ&oj61EmVvXO*
zPtJ-P%iFj8cD1Ow^07m2DmQ*-$<D9f&l|<J2kCg{6kp>niv*4Q$%;zb)(-BFfk?-?
z<njOlDYKHN-LWZE(oIA01>g3<$uBVfZttH8(+S(Wms)Ut^#QxHQ~P+Wf@P(j&74OK
z>BouhukXgyc5q1|Az>%|!Ap#x@8WJhkNEV|mA>N}CqMqxxyelLY-Sdn^|_Dx(^0$b
zwC0bksN%Vocz?xDWAXfByB)0z3dGLyG0!JLmC7wGSFLN`BDuV(mk0RDghi{EdsoOr
zQJ+pAkQ?V@{xn?2qM~ACVd4JWjor$&i=4d?hL!iQy^L6}`JZ0ihy9Ss)7Xi@iiK4@
zAn3z2AMR42lw9LlyrQ~-l-MTK{g2m!zHBSdjU%he5+#zTq)+Q_Wz9yzG0mcHC?P1Y
zu6TJkibdF9{X|9*Mk!2p1%dk<ie&CNFu)95gf(1zsx6IqzZk<EvSitpnx87m#fPh9
zY!?@jr94E{$mbrC1Ww<Afj=&lO~?<p1e1bF!{CP=ci1&_+B)y{ohLF<mbp&%Kh=b$
zP<-L;S5I&4>n^Q0jg=M~{Qq2nDd52?_%#jcuQ+>BYrgBTcOBzXEPU#3Jb<U_{^9Ei
zi_BfI6PYvsPpV+wKEv0zAaU4;<A(8HC?$5XqRlTJD#|z<S-ZSfxp*{#U$esz=?UO_
zZ_Dy!A6;tm@xO348$W0gAyh*LnvlqCv`dxR(H>|K@Gvf*d>CmaM-LKQ-N2}Ki-Do0
z1z=4e6OYEcVu1x$(J^nY2h!PK5D+Z@Nl|_OF|epIP~YwL@83t!0QbkH%BFed7}#w>
z(Is()xM)sE;dq;SUmb?It20B1+Z;;84?egg&3qcuNtih)y(;BCA)3+evczX*_BDP`
zdg6HgeaRh95g~F(QFVJwS&1a{+o+t%c&dL~FKL-zSGSlZb?L_y|MquIO3A76I&*iL
zZ5>7pG%GK)_?77fO-VzXHn|*L`~Ye_6v~DCV!8T;|9f=ml|0EA{MOp5I;j)#D@hk^
zX5-7MfmC%n=e~Dn%bcR&ioVh*r(0)a`mUJff7&UnmTP|Cwj<cFdT{f*rb(&6=kXwV
zz^Z!Mnj<e8<I{f{f(>>Z2wXxXM1Om9?d~#+dMgGfRTovj?v}i&QEC5qQeM7?QE&e@
z^F}{z)Ue@Hg9wXvMeBVEiY_(r@|NZcS~$1OE($GXJX5{J|M{cyaE8d$E7zQs?WWf%
zGJ51Xtlx8Wx1mLMT5M8AFmlKdE7DxNA*Z(b=(7%{U@r{Lj*9OoF$f6q4sntxkc{Cn
z6Hs7wJsNg(1^H$M`Zsy!ypr^g3eolt9BcaquML8mowQN<R0W`VRveO0lM*xgvGBzO
zfHOLmki%*Q&{`}w`Hq`fSIif#e5%j{3+5FNoh8%r4%3`f0w1$BX45(AH2(?h6`nth
zh7Ty4ftS(U;goL7JKbNngCQtKDoO=eiTN#g$&iYYC-4nN@oVCY4Qv9GWSQt_?F`uK
zjRbjsKpgc~2stjHzb?2BUW$z86jDYshgO?hm3*l6X%uc$zd~b|(cXR@o6&{AaGaSu
zD*!+CZT_?&qg1jGK)Cya`Bx1-w^&eE6xV4WEYAO9I9+0fOy<jW1sg|<>@0qY_PNta
za4*z~-Su!UuzUoJ>ToMtmy&aDFX<H;(EpCA$CtSkIM(h@D7MEotFiAvTU1^J={SGG
zM;~P8m#&=ie+uMUyeA3%h9X`ZLVBuDTRff5r0im^MdfvA9z4~yy}ebX{-OE9Xyv)Z
zy?LWw?tK~_|3ovsnsd)q>0MB%*U04$xBfV)+2<^1N^Q~zUljY`ws!J^;RJ<cUy~{y
zlstVibD??{UG&6q02GGURopLX$+=S>_bY=W2vXc8?#t@2_4L%#yq2XQ#%G`X?7#7u
zf3>FJ0CG_1FBr-1Tp71HF6XWPKj4`(Hs7+b9S)vZm>&E_u9wimZm~UX`#I%_9d*6Y
zz@g!3|7mnwusS8C_K}yJ7>hmcn!wGsLpwZ7tqu06<rAL+)?&W@5AY0&FvS!82Rz@{
zZ5iKsJU^7X>-+ukzpag(C5JR4d|2R!bN6sJ4X=zCO)=ai1Hi)8$dZe*@o@3__ub4(
zg&6|W%MRUh!1_M~A{FT>sMCr8b1UV#_f)_1vAkEQss3r>72FauDHeOaUKU@n_QLa*
z8=~|i;&F~vU8-r0L;0giDt-}RaCNab`A2te`a^ZSaz7Y?vh4Mw6_@8;o_<A+<!7pq
z*NgHHY0KvL4ePWh!16ap`{(c$_oDj23z9NA-H~@Lgkm)K_<K|@-JHzZ7v$5HSGUf8
zkiJ8!v+TCNOf0!%fPzuQoy1#v1_B~vM^X*u6%1Xq9f=~#1$?>hS-@-nc$UEqA`pi*
zmm1TPZLti|T{Ozo%%<vEf`P$0l$8;yBgmNi!xUA_p#&$jEGvah9<-w2yCqp!V+|s`
zxW=o}r1?z1?(z%t97u-XQ@a1{yOd~tv7it~^W!@p>*-UX8E;NrNh>3p<Pen{-AywI
z-pS+mx}eOffNv8x=3C1aG*%-ps*41B7Vy&?K>T%16nK7dO`Po@j#XU=Jk1?i`q>YI
z-N}PYqz&=^P@y3>8M8%_VZ6GG9hEqa*G?X}mO7k7Pz6B8$WkBst2446>L6Viz(|1=
zn<NZO05Fl$z*QJ#^|L=>2b95cFM>%;(e&m(94Vc%z@0-#$*{#fMd((_ptU0laA%q~
zMEsAXy1zB)FAXDeE=buU=@%!vI09mU%`0U9<4=C)aqg}plwERXCW?j)dkS>-rliE`
ziMMqbI)>hUDH&~gRNxhzz<NzwJj(EYKq=*^clX5@2z(G+5^pvk&H=)uDV_S~<u^f#
zQS0rO8Qm`NuVi}F(CacxOc0n)4-Id@Ygt1OEi5m(o#|nHK?e&>(0^Tg)guPGL;d$K
zWz#st96(TDEi9h}-0Nk(X%MWj$Ozx-j7py2EN`2mj)qE~ju%33ddo#t!xl}>D8>G>
z@|QvuQjwlrfx1hFqdGP#X*3aSb^fc*MH-Sd+(~2StDF*aqDn^-iU84CHQ%Q!!cW2B
zvXCa7hlUFV@T3O<8z$dd-WnLlq0e1U{q~q1FELRxTv<@i@hgKfKQ|z<Jug~MhAs_$
z1J%{bU)=;mP?&ocA9l|0s^=7VCHW5K7@*-(j&Zs?4Il?Md>Njq!@OVO{W}(Y^gFon
z)M-N~aok2(mD-~h;y${=+Q4u@0kInn*+l00%|;>S(QlJ`W5O2LM&YN@AAJMAJEcUg
zIqdPjxZ^~2m)xw7id5iFsf!3HpRE24K9bdxN5xJcL`RQPx|hgdww7_Al-w*XA?Jg~
zrfha<${!|Q?630%A^$ca#+cMIXW-$}e$sW~2k@ue@b0{zCcoT8|5xVs-I<d86t#4v
zt2-6)4?I8a!4_o8B&G&on&kQHi`bx{vTk@`cUc|5<IrNA9iY!<GXhu)a6{SoXa(8Y
zO0<Y>o<}^Yz`0W~%`A}(EUn4r3n}Ux1S;LCgU?;TnRTJtik;hIAU*v~kI+R@aZ)VM
z#*OLG`vxNeT2B)y|9J3EP@=|Ov3=e?K4JeIQRe-5uFRr*uyGeuZL`re-ZfPx`Bn$T
zj4uu4UEYsgv*lhyOD&A|N^|CPow@W~GR@pp+#|unb+N!Qg=U;D#HMfV%bxb5Sd|Y(
zb*y(1g^53|yVPFT+403oTC}McS4YC<8fPMkyL6Xw9pmER3s&e(Dc7{oAy{w0qe9Y$
zk*yK1l(}gRnwvxejJkY!^A-qy`nj)i1`C`Phj~kulmLrSN_nE73BFo%6xeE881+b`
z%@*hw7(qo!sIXZudi+^8nMRUbnLzjK7wC&~fB0jpwa>g5&0+sHR0yQ>!@F0O`pqdA
zMawTr9nAAl=cnSiriQG$a0%XnC9Nd}Oh+d&0Fp_5P90})RRr5_7HF>>r#h-02s(>^
z&&$gHOdS}$X(_fNzovcLxAQz0KZc`#d}c4q;e0G95GGKP_;+nX7eNUTtp(_*MI!1@
zixLS^pzdDDGmQWkOcmjbUCRb=EPqkVBh#q`oSr_#MtAAxg)p1$MrP1XJRc>IB=r#9
zkF}{u4%IfkZrUVrw#ubW{zp1vYcV<>xd`;O61Q4a2YyWceAZ?D$#-Qzr>y}(F%(P-
zz7IbO%6Fc$<qvGE)u*=NhH{O+aDFwegmkZLI0wD<X>-npGZGdn^Ax*vH4i6DWgjY%
z2`?{Ky3EeY^@X!uYb1!dyW|x3%7%Ffe)iz)(7<<NXg^&HJ>_YNqR@!x!$W)1pDiX!
zlTW`>@9Qca1O^CxI^3<pmUNw%(B<vjM{GN;Ai_vs@wS(}1KK81ZL?M|9e{0XW2)dp
zRO;>tc3imoun?cU7cU{^Q-6CV?GK<_3*M{n`MD`iC5tgDBRV|7azJm0IEihiQseee
z|Ep)Og`SaY4kK%PF9<Ia987F;FJ<-hL$0Ol<0p;^-zV|hyL<nZlfoYXSH*wg+7+%Z
ztQ4jh@z%CkqU?6qJ~?Q*+vJ-)&}B|{RHroYm*p`U2)PgXHb`}SA;Gt9{Z;FUMsljt
zk9RAx5K8oxdqU1)7{|1ti<x=hO>48{4~$P#;m5b}hr`ib7$h-j7k-TIL`FAmqXi0f
z=t2TRW?0l>jD9y-U<6d_u9!iy?S-s#T0xR>)0`;IqIW8~2iO%V;nCf&^>;$1Vt?ZY
zjZM7s!?ea+xxr^K*BcjqHrDgpCRB%M?V&WmvqG9`E2_&#6FIJwk?78MLulGS%bj9Q
zefVCBtQP-B!_a+b{BB}Vb8nN2QIGHPE8gqpElG+lYUj(y<@HyMJ1zwLkQq=O3NAY{
z{wrW1Ftm8>_3YH(Df_ny08MZtw&T{1ltiPQ>plBM0>eMlykRly^g3pd)*Tp?@C?rF
zMBD_$@|%zzW*b*v_7mM)TAEUr$t}GIt_fhM^Tcf)W8LK0*>qsrTqI;Z`!ly;g@iv^
zTi4`rTI*n?H<Q!af|#X+SzgJVNDe}So2^#_v199SNLlHRv_`CZi>HyOaFn5|PM4gE
z+oGH+&w~n^RP9U;eoA}tm+@Nuobo1k*FDkwj-v+nkZZl-(1gzeUnO>HVvq>(W(990
zZUpRZON&^_%Tlz%3UBxxOIR5i)84~`Il{-5Cdb~t<Lx1z<_b`MV~F^Bje=@ha+c#g
zxZiEF{-yZ!5AoZBq<dBuER^tZaKxyB0dG(bVl0vR4Pc#ROjg^csSCb&enwZCqW{9y
zI=YsBV#%HZZU&n<9KYP3#)}BVU|6Ko<9-!$nC-$caJl2}UHG#lZk$`{yY|Sb7>z+X
z)5Wx}O}=v-ttfJ3-zNVLIJI-UJckmG2?*O2Y_mTlv!fMzD%(0IJ?A-}@>KHPfMwL$
z(8)dD!OwrD-rmY!!5;N2IWaN`3yi!@;~MU(Oc9Cr|G(gvw#S7mR}%E&oBcvw=Vv(V
zia$aSf+`#s2C&?Jb)n~#Brheb2?+^_L=Y0j>bF=<$~Zs05)BA`R9NtJab78G#gvlH
zk&FgN>8>P0mz;Ykbz6S5ji=X%`!gedD*7UfWus)pp$*23J<7C-*fOK#L=~yGD@)cz
zRuR7Bs~q^jPl7=gty-aWSv@j!jhh<W>3qaF>-K&6c*;wp;YXa^Gq^px{|XF<Uef8(
zRXO84oy{x(mmbd6T}Kr$!P9i1b>fmph_uvj`~l&y^U?x$OUV<!^m3~@B|WQcE@gKE
z>+pXRoqIe}{~yQ4FeG<1nOl>~ba8KU9o3B7?@8rWZY6WKq9Kyj+)J7v_xmN+q)2R(
zOYWgshMD_aMBm@}{kwnm*yC}|+4;QRuh;Vlrdm1^d+Hg{J4GCEjit0BrMLt+&nT{3
z_2ci;Xafz7emR*0{1$rIbd`&a8Zg@_t5)eYhVJ|e5l!=VH|zv2*?&<N>jIzgxvJ`F
zsh@HB#9gm63g;!^6Un&PDgBHnMK+mj*qzMBPMd1LuXMu3tDz5upI!2gD+saTk*lRg
z0wnJ!*@Y|z8`SZy?MJi-;N`b%s7fWh@iOX6%ZMCuHoLgSU)^rUK+s29?)q9aJYmOP
z?u5S%TVDj`?FRhX$kj7>C#*%f`)~a_Soz~9tNaBAzY3@@i4k|)O%Bb2J9!i;5<*U1
z8VngoY`Vy|;XTNmysnTDNS(f5_-DRZqP4uzls<ja#YDHl<m?JL5}|207`ABXX4~PX
z`8oPD#yyfVq&r<H|Dt^FZzJNS<#3@npK$+TZN9n)LG(^*q{Q#h<&9(67WTCbka?f$
z97%b=1j%93PYSwTclX=Mm6gd2X7j$`4&)HRa2o9zE^e$~<;7NBn^gS#e}RkN(&$O;
z*GHt$K$9qFl1r%6{5ypW$diX~u=9dLX;3iNSmx36-zM8_>FmIRj|rML?)9`a-&fW(
z`iO|#Ui&jD@U|W+PM9_Z?Nw`4A%eE`lOQSGS{aUyPXDZ|@IAHt@7|A24PWf#Zn2<+
z{Er`R;Y(o;oF2Z9?VviRoR&AwNA~joFm~RN;d-4Pm>bETO=DC0lFR>O%}?*X&X0d`
zIfYyjN}jXC{}|Fe7gCl2pFegtDf`K}rTVa{9JBSdLV`fRiFtqhy&tyAI{!33Jbxvj
zP%Ld|54{!ix%<wl<8w(}TKx)Q0Q<PG0<A8PJ#hAy?UA;9k%7zKZ_~p9Hh@UB)M;G-
zW$KvLDw;#H3hFnPm1^@L{cP6w9N+S(Nr8oZyxe}IQ~(p{;|<^n7me2~qF0`7>=>!O
zRi#uShIK_Mh%1OPIWuESB=s{S<i}?T`ALs@OFS}7L_7M2dOKqRmE_t((ORWUDC>_6
zwYGaYrK6`iqS*MIrttBCsz3ptVccFM!gn#i*yepKmfui;BMjVNb~1F#%5ICy@Hw!x
z3u>_Fq%n7LxrCRA7M5tX63<)dDtC{3KdE4`a2&NtMXAsh;mM)+@2sbLvRI=+uM;`C
z-xwcwL5?1qc&*MZdMZQ4Lj#=QXoXxNVRN~!naByNPQmQd@(|ohIo%a?MD=?#J?@eo
z*{1^>K}n_{uk#olzzi{Tfi-ROm^XKpoO)cAP5~NhP+n0|pylZl5;xVbTM<Y6XlQ|p
zb660-gPy1RbMWG9Py-sv{w@rHjt!h0h0<UXePx}}PNNlRAE!c~9o>j)9k=z^0K+D`
z9Y4VC2+qCjGmP@jl{T|?eO|xKZ1Yyr8nYdi9xI2^zywR{fkIBvY|xG7X}pMicGTUA
zW*d$_EQWtP5VFrU<a?ADol#3Q`+w5Qn#AR6RY2St$St9D3iV@Y+XbqpUG39jyEI3X
z`2z(s@<Knb$w}2$KIx8nl`F)9bW5SODVHd1#>V!c#wUUYMCGBb8#@Iy%BE1xs8{si
zCo&#+rM;^+-n+Hw*x#1D?(?^O&_{^LvM>r%Jp?RlAu=0RqgzRkv6vJ^fNxpsVZ$~o
zDd6iK*!EzgR|Pln2yx{K!J5Kp4jq7S3>(eTr3+E&J%<Y|71!KOqQpB&LA;MD)y`wP
z`NMTb^3(^m#Li_4N%40KZxuYNHbNClTS5|RIj*!Ur2%gq*UIEFLMQ79E6Oy5q0-0S
z5wt-2e|JgU^&$4h+-qb1cDv=+C@Y!p)NJ?Ttk3nAAvRj_;2DPXd{PzKqY`PY1a2$s
zk;JQj#j&K2qqaYYW!v&i%>D5~u^cG8>$XKjS#N~xSfiX-lQ`>ViAxa%El2vZWSEco
zrGM4Yp4LuN7;$K5Xy1&<lWQ{V8xdTV<BJjCDqq-pb{eHHe~IX!@Ievx?wy#fnTNGu
z+qDtdeWU2Xq))}qNz?2W5iC2I^ow$-max%!e>MHxKxO#1XD#~EDJj1+wLVp}Z$217
zOh9s8w^<Mxx#<Eow|kpwX`eZD2)a@QLaf8Gi_)s?v#G`nrePPpK926_Sh@5W&1VrN
zrC2MRk-#n-pgj^TV76sBAqKRf8j#PMmwt(vz_wDLR&DBivXK>E!`pWXGaB>YRq8us
zHoa4%;T|S?m1;|$_KPzw7<_0J3AbIQX6BMzkhZKODVOX&MGabWxF@qY@=8?2tzGlI
zJ8tB)XK0FUb*f6+CSrC|v&5LNBA3yvzEhGlCo1+_1-~^^F5Ex$boL;$@=Zlx&vfcF
zsfcH^K&mL`d?p(`=~JONiXru;<kKZ?6eBUkjzMZJ%0TIlo{k6cA1SIP54HgO)<gRR
z4;_B>v?co)!?d)no0oa>f~Jrqcjro0K@VGWanU;^PIGO2*Ie$&kvNSU{Vs|#Hw!#f
zya>LY7F=8rYvyo5B*GJFQJlsygGNW$2ykUuZIB`t172I|4gm#LhJLo9d?&<=l;3b+
z!xI3j^7IVIr^9NxExeCE$(yAFC`n?Ly-NC!t`D2nC_brzP)}HJu3)i3Zh>C7=!u){
z(L-6+A(97!d;u~$3qGm*@Biti)Bn$9F;Q(=8jI$$!jW;7he4$DZ=~j#biRwQL{K=2
zDD{}Xe%wI8CDo@RL6=C-wnC%mL1-cQ>vNil9<fPgAw>#&k%nEm7f>rZYiRysBs{b5
zyq*upH2`B+Og<qseTM)G&>{vHYfAlkoi@BvT!oVQSg3k^?-k%%2Tufpt9;#tWxNb3
zRn9x9%x)KxY>7B5m#45@NWX7DG-2%*X~*eknFN}tpc1&@i5{0EdCWk^ZJQHT24I_h
zXrkBj)|ypsrVD$}PA<QtbtCfZBkj2c3HM%$>6GEbZRO01d@0Eowkqd;)8!XoDczRN
zC9SF^H(<K88E(<T$-c{K5$k;GOTRw&UY`n-2w;&SpL>1&ce$fKH0Ql?Be^QbJXlYs
z^HkH+U25h8MOf@VP~M?m$<s~lMeL8h2(9cA$&1#Bv#`&dcL`y(thJwQT4T38V1#(S
zY(skNuY)m7*7qMLEgT&*PqLwP`42}bo@$)qOFX3oh3ncOzPsR}2S+wU>ZMc+GJ^6w
z9*=7{4i~%U2Yb#*{OvsSlb-WLJlNJ;4Ac5{Yf4vyFMeU-Z*gt4_GtZgjlXrIoM0wA
zZ%<4($qwIaW`8u^@`_{FXU|8&EbM~*S3UiVg#-Q46M4SX;>`RDd8^9Nw@nxwOA|w^
zEaJN>8@MzPLAhJE@O?V!<swh)JwjR*JDTJTdzN;JNxaOBGKY&MINtZ3Vo`>W7{p$$
z9Y5R3^{(l41<1)e8g%lVENnj;s+0?LH^5g5dKZA>>)6T#=ou=UPLFY1(DTWC-bv2!
z#i5`8_FJQh<9z3R$>$!67s0D(!*EhVUXc965mi^Zw`J<pvlBrhl=*Z@Y@)iq{4q*U
z(k1)lH|k$2M3XH<rMI?=%(^2!d!*uzl;3<iyMIj_*R-uU=f0%T;%HkWwAlAd*{&hl
zi5X@)SzzZ=1c8XZx#JZ{fbk2oxx}cRBCcEdGCzIWO>O<oTTt;d-|Vs|Ti1mvVC14w
zXDZ~r@15|TL%&Jl-3rnTsthL{M;uC3W1}5<)7n8W+w1fG5KT9?#s5Gm$YTF5Ua<Lm
zu;jvkDF@bRh3lm*k#hW^T-7&{Pc9=iX+0MbFAkj@Hk2dtJ+R@69V2UtB!c|NN(#}F
zCH>Q>5cW!Q`B4;7)5uXSdcwxzvT?E=Ya=%dTq3#AQzVoPwEyhC-2QC>MYgY?d)(3G
zv3*xUf5YWqc>5+D^lpW@5xwGaOfHk;6CFEqjJC4k8KIq)EKuDLQQqoeu}UTG%{S<p
zls6o08B5G-(%tJu+yWqm=3-**;mNecr>Ra1_ExCw8TId&&w{42)p)O14f&SL8>Ts@
z$;7?;rrU8%ym@FEwZYDF_?^7}fs}Pv-WN6*fW7TH=Ca$@3^C)|>3Sf#i?b-eMn5rQ
zkjH@gAU@Un=PlGfksI~3q2I_ug^@{TDeeBfl(smdRF}zss*VSxvyOfdzgcdm&E8#(
z0A(qrMM&T^_2|Bkvh+o`j)nYP=bCekc9W0ZzfbC|IJ0c_UYnsCdbs$0SKNcdvqH32
zI!Dn`s9AFwIL5OWI!GNY*uFE7;UriP+;6yM`}8}GYDlu&tnxO|g~((;YGL*z4e~a+
zBTVUV-kI_kKf4E+cUSINE$D6s+7qY`M^gGXYQxWqOVrp>=dP*VFh(3!z26$JwtezN
z*yMhIU!t9t<hSMFu5T4hW(zA1%_Dt9vE?cdj?#|GzZb;6o7v0XNg(x64Q^&I{{=uf
z#1s-Q##~D{M`AOG^YS^3pnKboD&wWT_?1stlzsbJ(Xz;Y<>pE53DnX}ao8G196dCF
zgc&mS{ob^pU+x=l+r+j=Jm8UbgI1I7yYD)d(_wnSq8_QAD6Ih!@I$}8m4^?@ql5gH
zejyCST772z9!tvbx}r}ECI8d(^(&pXZ+9qur~NiMg|Z`lSIXkb?dQ%4M)n<$=F>0#
z8lv{=RL9C#<SOCoZ?>-1Gfuzpi9g2gT++4(PBqrNu{P}8!&>mZyjg$iB1D0Mo)~kT
zC_>v=y0*EfXwuD1t@Qe_6lxXAbTP`5{!BmBaAMb}?YToUa*6UQPW2j4mi%BT);s-Y
z*!0Qcmh+wUzSlJ~aExv76JvGAmA059+MRlm)cw5kK9YaHIEg1_8<Y7DUOxzsEU>rI
zP6Zt<^{zhjs&K)<o`MXf#SLCnJb3oyb@zoJ+}YyMiL5cC@#xc$<s|zL8$cav;-s>2
z_4?=5q<N%R|E)vQ56S7Z4cM0k%Cs=)FNFcQ{JFuq#h|`#55lT4-B{E>SkbP={f2wS
z)?aS^{Gz%b+9)cJJM)%Cg%@6xtgnk4mHQ7=r=Hk)B9%EG!fP<;+vJd~>6gK$cdbq2
zjyD88r!Y9WWR95M$be(q@qp~%Q+-}zQ&Wcw4Id1O^xeEU{n-0=TCa=iW1XNC%FY)@
zX|V$P0gHGO=c2lA!js_^{ezIvwV9@FgW!)EPm+N3Oya1e(1g#ixdm<Ka<-%f7sA)@
zMNt?pGj#3#tA3MtvM3+<K>)H^zev7d4=*(@aVGETHQz56-#!0Vdf`=MkX!+|YJT5P
z|Jk6uoA3$)hwN7$D#A{eP~~>P3YxV=;Xzg-yqUk<#ObYk7sfT?R`E8amjoo8v9xFI
zWxua#34Aq%?NTefoxJxZ)8l00$b2A6Hef^6{fgdt)#}v7;rPGB^^Zq*mdE9$=k8BW
zAV&hqR1oPB(;FM8p_?mWkJMid9iF`B)p(UDVzT$Xp?@&)$nOykZ`tL<lKeO;keIq^
zj~tzU$N5(J0e!Tju=clowawf2Ke|Pz_njY__t1)98G7LbM9%|}$yX_!QW3fbHnYQQ
zd--7oaVjuNu6);H9`GSDVElYey@VFh;-w3jAMfb4Kz3=Q?jMA_IZNC@=~{6t<RHIX
z(0glk*E8T)Fsii1#N~Ib_2F+PK6ZhqQIAsrhUi$_Zf?m9qQF=E&6FXEf|@HWKk#`j
zNkuX8D?bLS*9S6MwSQ%oBC!=c(5BjPTS5Xiz_4wVb+^~8F}^bE^^s}KVNL6hOG+og
z@QEOF#kU&7bucVM`bn{~uae?tEl~UHNX2V84wWx_r0vHl&+E9wC0hqMgCxYdv0QJA
zPh)PzMRaSA=0eMBBoY?2?cE7|@4b-pQ)ttY;`<UoDJxcLId_A%=PMB>jd-S_Q<~R(
z70?}63yAH+Acq@T76uE^y^{&z3#6i0He!57?{F5LGzAbN?=(SKTgfJ9QQKB1AlpQ|
zqt99Sojj+$+k~B>K{yu@fZcK@*0IqFK?X9eJ1iSrulp9-Ntdi2J6P!)%oD^f^zzWa
zg~q4o!s=s{b&#9f2l&z8PY;PILE~ctsL2mjY|^LvR~UPOoEKL`hD0s#U|3R=p#6Zf
z%|E9qb=2;q7cJ?VUVE2gtoQ{uAP~6h?N{LrE^&*vKSLfZnQ++$?)f1g#_&+pW95|R
zzxvC24W50(T~ZPwbb`r2W3f-BxyAd#3y}yzjxes*0+-Tam$2??bYWwS)1G_9?^a<u
z;7TFJdV!7LtQU;Yh<Lw|A#sGC4K5cxUcs$PsfX3oCG$rrDv6C8wk-QhJ$km0@5a|d
z;WVj9iB04+yZmWqKzB5~`zNqHyID@Ke*$waO4z0E4iuhFlLyb!w@lTWg(LbP;`8aH
zP>A?;?vR>1!AmA7Z@09AR}I0P2||`WV`m$Xib>O!RepZFWrG-dJ?o)qEN+TYer<Q`
zZ*TU;@V)X=#DRNrrwMsa<Zx8e9Q889!D-5y<-OLCReQQnmr+iedzS^!|33RQ9C@=n
zthBPOUwsiFRqSb>@9vfGxfRf^`@&B4fIOol%jSA|38+2?g}a{MFH-fCxGU*5B2|uC
zwYXHVZ!8L!4rK(q7ipI-=_7IBcME)fKG7*#At{_2=NK3B2;UtyjCH#fzh-vl-7n#O
z;nCe>fgc0--$`8Wd@vhf`u9~U7}rcMczio|o};|Y5?sXPXL0eL?62aX=6eFx+$SJ+
z1>39jf+hjXwJ{t<A|H&O!v?lW8^&}aMushK7Nx4KPPL{1)`F&9Za8aLGg~A?&i=8k
z2NGHFZ2?j8p?FUBXq6mNxKAb%RIM)uf^-3j`~nYjC98l&j&+-&?d7F&Cz;V1S(zT<
z?Im6vR%m9E9^%^<CGl}vj^{}-$&lf!tJsHQVW1O|qB&!^*<Y*5P`X|}W0vK;o;S)5
zvh^bYP}5K4OAzI^SksjI;tt3TM)b9?i=0!jJG(_+Le1_dZeoB%ymJ-Ac~bF{b80-Y
zoprT2RmaYC%L3#X8D6H6DsPm_i5hT6*wffPBH~V>6pFXXtqGz4ar0T`RkU(4H}iDi
zQy}r(#ioWDxYb{Lg_j?>TY7i4RGD2M(`%#jQ;vn|c-!SfTwCjgZS@cF73`e<tao2p
zMthg?c{>%3pdqqjkd*dz7yoNZj_5UX{0dd>2!X}J7_nU-b~Y+|4zwRo=nM;106r8f
zT6xVzj1!}xMB<v>Mp4HIaDV(>E`OksArb{HRJ@dm16%--fk8CMQXX1&5b0Gh1Hf%t
zZWSSc+j%$llGSZvSR(JHh4v{yS0G<n*9azU^P$;Lvq}EjRr)r#_9Jh}9u~`#5tv5d
zVNAwgPp*ORw*Qtw<nudvB&oj1p$bJ2JGmfslid}|4l5I6m%*LT)Bx4}!HHuu<_BPp
ztOYD@%v2oZMx$DwGsV`MtH9FhJ)WSGXhu)PhZZk$Vz?wKxi50cxh8__Iu&J(e$Lu?
z&E1b`DUGl({9D<lb!DHhptFG%mgS33(9e*Sh?vhOx}|%}?TDS9F26&7PlG+G3r&O&
zA8%&xtF(vdA-t)*D&C4Oi$}K1bn`tQJy$w|!C`)-r>ZYSXYnZZ2`aX4`iWRK3W&pD
zUU@4wL==9uQwyz|pWcW7>;N+{?_g(EN>IJ);mE4Md0|pJ>F6ErYRIvBb?;nrDuZ6`
zPQCfb#u*OmCh(K#6<@t1UICN@TaMV2Vb%@m;}EsM*W%>0$F~JSZ5|cxRO`DA(yFve
znUYJsLmRnS5)0~W{1yT~Z!-4BJxp=615wvpc4$ubI%INgHiT*+$U86x`Rw4Af>$)W
z0%>_q^vbV6)pq(<{o<|XLbdaiU!HDX>VGg_;(Orh>i`&`14|K+kx64!m!}e#3edu^
zPBwC4YQDnB;0Vuky}}L*XTWC<Sge&xO^8GdG`MQ(bCya=qu+$x3G2UI;F5nk5u@Au
z)jdc+3|DbmLTXn;uvkK`|JkQ3hO=3tt^Vnt%!zG>?SoU>*n;Enu%ycHI;@l&TB{Do
z;8$N-Z)^-Xb|vx7e;{lE=Uw2V<q?d-AXPg49W&|ck^n?b;QtnEr?gb<8Hz+832{+I
z%d*ffsQVP`6%r}A;G?1j(c2n&HMrBEcif?^d2^ht##~0}*T6d)h&X+wWoo|{Ocu%c
zJo<ee9@a-NmOIs%@pU*lt)t(hLfIU1@w{s5S=Ng_ja<f=cL2>mhIsutf}}pYG*lO?
zbK@fl#xFWXRl|yq`5}_!pVC4U7K8P~o}PO%eU-xXV085`jAj0u-MF651Hj>FZ;N+5
z2*;a}ZBVzBYv!<fh49#eA%h=~+FU`N?W$A=pDV5(Z+ksnYMcJ+f}wS--U8bqzfa_I
zO)PY~+nj?i@vk0~o6KDZrRk}Uz0P?pRqv4loZ^~)4B$vg$2c)eX=n3a=M6i=oFfv~
zp<eq|YD$G)#9%@8f8^MD3eR36UDyAY{yNJ4Pk|cNHVDK9I~Yrqaq1KdVp(0k%+B8y
zWJ!rE!NNAZ(T?x4t+5Jh5!HGdQH`gGQ<s4~#G^KnR^rbM{+bsjQjzdbm2%3?+)0tP
zohftpTj7YFvP;(7hM_;Bwxo(1?y<DZn)a4JMgcfr{$KIM`&2}XVvk;UAD$VfAzS>N
zXV&Gaj3hq#l81lyhwR%@IbJZ;QZ|hGVx;e4lfq`n)EW$=+Frb(gJ#I5WX?nrmVJ5P
zpD2hy2aq7warpT;)Y6m&+f{e9jN3NFwPF^G%k|BW*$GRWvks55mCAdPxy`-1$6aRc
zKa}g|A##ZifFYYzQEQz+m#K<DtIe8=->U40yr(z<#8R9d)vI4O7C|Pnx+u~?`PyEJ
zmM!$LhwuD&_^qPJyn9O9I!ZlXbxa17uZ8Ig#5??uQ1btHu`-wnrOf-MErgeU*AAwk
z`X3CZUVj}0KEc5}ezOoq_d!iY$7@&PX)Wt<pYNrK?9h7CoF6#bI%n|M6|J4X)%v1j
zu$g=1xM^b<2{{nu{aE_XlPQ5lQre?D5B0P!@;XigUHbyaDT=~u`jm&iwI*5^E09|H
zRV^k(`O>IjE<R0zg1L>5^^~lDlO}PgYFN!aU6F+WhZo^lrly};6xkGHf^)N5&Tv6=
zd3`;Pma9kXW*`sgv8*(gy1X;*bXfDEzCO5={%>2by8K6V6XiZtw?1J{noS4e-j!=+
zbm+wFE_-V~oE1oBHd8g9nV)L5dhzb0KtjXCeTOR?8yS`xWkHLl(hHcj8S2#D#E-q1
z_ikhMlau+6V>Xa_64Hg5sB;P7refNs>j!U4OaJs0rU{^zCk!ebwQbqHrsR}X!Y-op
z-dUXl6QGgGPBV8J)gl}ux7A6hf5gMrkxPm9cRl#P+F%MqL9+<m|6pVAfo*7Tdw=BO
zhbG4sWyQ|j+iXQ8y3<Pfug!IR29w&<VcVY=ngKFMD<oJWkB1|UM!jUSVJ~enX8+^{
zw{Z9OpyaQS;<blmp7COEA;mo)(Lq#?9xs+egfymX#C-`O^DAF;z8`uI#>pLwCBB?g
zLEqY98FmL6_puz^hgRjlckcp>{mQGBytjU6IY4w;>Cs2Z7eoD4RJH-~32%!H8cDqg
zjKG?DMH!Mw;6uOGx^=#fn_H*5TY7H%O`1g>`9%$X%DO>Od#)t?vt2s5C|^FvzF*N0
zhy!@|75un?6@t54vKcFERux;UpZiLbntLC&Xoxa+;rITjY!mv$M#0sE@<zgU#!jV}
z=E!EbmsoLu2Ij_-`0XhW6muu}kqF7)!bT+_AP*yY!BsWUhY<~|G*^AoZ6-FE4k41W
ztEeQfB&YhLDszaOE6Kb2dLp-x3O#M8yj5^Qq0;QI6cF%aqgPTPc-~W%K=0(zllCQ2
zy+@PTuvLzF@e<ZiVcPOmcl!DR8-9!MLIv^zTd1(s<`q>EdUmH!A(piL>Hp&9$I;{f
zJx-ycVbh3nRMzEi*YJ75S#=J$0&G_|(fA=;_W7&KhZV)rF8}K5WKzO}%h1a@BY~}m
z()}lr#-_C~8CEJ0ZUcqL6(6W)DHWIKx(`!@1yd`rp{u&V%MmjKsI_Tob&SE|oB=V3
zn6J&V{HiuE<@-t*_tRq@%w!^OwCElHG6h!@#|h*BX!}qJXeE-=B9jW0xz6SWVoa>Z
z3ss+~^EGly{wZLOKTeYf8nHvXdhKnX?gf!tjBK5dX+Ik-M~@1T$XDWP=aX!0I}Xy3
znBa43hK<}OEXBr{>z48bs1@KyK2PR(1Av5cB?z7iOoRSu{B9z~gm(w++qy6~)5&|g
z#mXn(yb*L>kg;@lscpY;C0c}ej#$n=>a*wR0s8yb-W4<No)@8~Z3VbAW83wf8=vNI
zodAz7t=UE{dsJ5{Q(K-Y@cjV3z!4N@gIcq$1Gmpg;YS!UfEcK`WW;~gLq8qV&b16O
zZZ4F?*b(g#h)#4bmZ_scGVWJxE^i@wEs{}E@(FU5Uw!0M9sPm~%p+y+l>6n^&(es0
z-J@R(@b_@xy(%y1UQ!U3b{_WLLw?#Ik2tEVUK*6Hl()G9$EbH3-bBcJ1Xvf%m0%&4
zR3JI%pfm;BE>#jt#zFvB>1X3hSt%oRM+okue)M6962Dt2a4&6p9sd<QGE#t}wQKYT
z2CC^TD0;|Wmmx)T>75K%`?D=t7zjb*2T%GPc;c`Ha7Eie%61uh%CD@K-mU;7je`#E
zQcgG3B1^?n-V<l?ZoX&gm3`t<+|KoRHt6YT`z_ivoQfxIY!?_$DbhWDrWD-v$gi77
zEF?g59ipl)PM*K)6J6t(a#;5IMntb@YM~0)PDb+YQ-z$iEK85Nj4KaP--t2WZZuha
z_R{4W;SLKhWaO15M`!dS_!s&YQsU{x;*isCa9bWVrM1x%YMY_5Fqd|kNmf@z!S8T`
z3zxF`o8fn&SYS<mpObzd$WWc8`0f-;P<!s}P^zP9<u%M%#``M)ckbm%7QS_vN}Txc
zWj5zE`A%H{RL=2+o><bWY6Y!X+DL}%6DU*jyZ5^{)8*%JG7<^;AAh?9h?i@HUAP@6
z=R#jME-AL*wN{2CWQhN`yQg>FAhSxvj^B4V{O%rOyW*bq#u=w|OXU>jLCJ6AodIV$
zu69SIqM+*fQ!G*(-f*25kn05svbQ=U6Fs)eUlcwZ-4gghoZZViJ*OjU@|}Q}j`A)1
z+JTnbKU|!fPLMq(0Yu<-E0kX~aXP}o6bzh)6z8(9F56}#OvTS8b!Yy~;oPU12Hc?H
zG}c=&+%t_&FT%kfE5HDu_&K;w=ZhRJaqR31+Gsdxz&Z20)hS{1l%y)er^`6|AaN5}
zp^E`*<v1g5shCtnoehV?IH+{tRWC{B7pG48uo46Ff(Cd|`rEPRr;IO+9N2dX*@O5Y
zczz|*<plX<#g$2lh@3DIX4C!3orkqDRs;eAb6yU?mAin`Mk;+XFMWg3AmbvXX6%cZ
zLoRC1WG4Q$&`+1AQ^7T*0Rb4jjiohnX=Q1%kX#7)g$y6eOY{?fLmH?w1+)n2i%OD)
zRuPO?wBQ?9-OgUIV1y*jlpjiZwUots*e;Un&6dY=tV2?%zXcYmanxeP#+vv>-ectD
z@=k>|;_qZPDO2)?2Zs~*0wEULvo0iKcySv@6aAgCkL*+W9l`pQh;!lP-37}W44Sx9
zLDN!9A#j;H6c+K|RA5Or9Re2x<vq3SRy8$2aA~hcmYziFMV7XQK$((?>@8Lj;I^xR
zJyXP_O4S}+px{LVb#wrOCIPUI3?;p`3R=1vKA)bHnR9c5Um`7by8wI;f+{kd-WqQ%
z6~i}1en{`JtBZl0&g3`j&}(b8%a4P%U4iaL=rT051g?O1(deb8Y>V1<u?FG6tS&A4
z4oL`XK7-$GV|Z$(2u!2(t0$QT!UXPGJ(=rS!~AFlM^9yeJY-;$9|oVwOfwbI(pcTT
zTl6Zd_==VG+VNpZOmsfPwrLtn;JNwUQ4<Hf1{F#UhmW=THD5BqOf##LU$zoTZ=+~s
z3E0^Sl|;2VM(p5UJN(0c*E1!OEqihMV>>I&%?;;4KVyqas_x9FRbi30t0vW3z96%i
zahf6=eZ|<%>|vK5Wmc_nU4Zt?hE$)7Kl+x}LR<-!{U~&^Hh)p+k(<~jzVZu4n-7xO
zN8Dwr)g+aI?@Zs@WK7i-OJ|l!23Z;HgCUydqtNKJ!QCp`!0<M1fD*w&Ps0CxZ~f+o
z6dL|g5a@A_FB%BU-FT<<AkgP!qt7GH-4$ZZzJzp0>nR&YOug^BKy#@JYW2eGTx_!r
zq}LC3Po~_wvIPoQTGUC}Vp)vdb>@*X5sg1yAA2Zgf6PP+m1yz2LqER8mpWvV?)z!r
z&V%F6Ke=3|p1ms$<>CnAz}bG8m~XD;_BA6N+#TqhV+`P?A2~0J?=?ww`!baCnHzSJ
zi09nPY<wuOXC*H8(~F|4ogHoNV!&j!?uaV?dGy!Ml>F$#d*5L!(bf5VEK{E{dLmog
zC!=xpt)1{&a~Z2Z?T`h(`zEpTj?i|h^CoU5-OZnAuefuuGXJjzR1()NUp0C8^L?4W
z?qve6Vi<ZKPmLys63?p`bJct)4Z8YjIiXTn`B=XmI$ur+o|s%UDwC2kXDu>Nvt1nm
z&*TDtQ%nuMFi94kA0nFlh&PYlHW|w@4;tjpE~VipoT@b18U?UN?-eLODA`I7-A#c)
zr9Dv)Jz@ZN_0K<mGzm+?uGNT4Sb^_EKJAztdsz3P2V9MRxb=b~bgzstzZBgiOR~hb
zaJVJVQz#7_+)nhcnfh-hkR7^Kk2NztHB0hGh&_80dhWOTN<F8$$+AJ=t+wXLf>agd
zuMa({#n1R5U6S?pA;bgQQ>r0HH+HTL3I1CNx2F7TFcjecX_M`6B$K(fB)@|7#wYUS
zQHg>p9KxM{F!<q#N>Wn$zf)V}8`BE30+`C*zJKg(vhDVh5cbzzUSe?-0he3t9YOrX
zzm{yp`0~SiFJBBSbpR6FPA?I_n8uksgEfqtDdH9N$Z<mx_yT++)t-p91r0PHMViD{
zu5{Z`t+WS4$WaeR3NHy`IAzV0q$qEaodk0_e-?45E?G;(N+%ag8+HraG*>x?m=(tD
z+s2#+vA;2Hmuip+>`Vc?+_{&djZx4(MJq#v9FIPp=f%HD3t_-)1cccgG)W%BMAEwK
zBPA@7$y4Wb7@Cj#SK~=&YITE6+I3zU^<}5CU(M0*`3KCzs(*sRIr+%SX)-0B^eMZw
zNqo0><;=88$^7*W?Fg6-D6$Mrzb>%9*tw7~dP2r)Tl5J?D&k;xH+5Abbz*L~BQ&My
zq*|m_ti#DqjfO^VTOYOKu78e-DB9WSyYpjD<N38pU~}+W!q}tHNZ@WYzVt#&-F44I
z<BwwFWz15>Q1Xr(ZnCgT-J79od?%nTT*`%vQ27rOZYMzZ15%CUHU>X|;?4+h_^P1E
zfEX;{`yI`3+kr>Fxmsjm1-l>AX#A#MrNnDWJBTev)U+K8ozRJf6t}@rq<1r-nA{&Y
z(*=1F`2GXoE3eQ!2L{fXLiP-OmrU+`X6n7Y+FB(rM#4U2EPW`}rSR80V>fZ4WZHxG
z=j&zGS2IA+xE#oz*QcvRUPwFRx8($Zk*VA}sHK?m^+v&|$tgx}<5Sh?3z}L0`dUxh
z&NaY9G?(s>(9zS@B?sUgnIQfhc{+Nx=mf_GwUGUkUDHkdbQ(1<Lh=fhO41(j?!?i(
zKDNnoJZ1o0uu`6Wb;Eyl&Fy=+;O2p$^dT=uv4)o(-tIYHs0`_6h6_Dy&Gw^><xsAx
zYDZ6Q-eVY(D+L+&$kYgEj+-_+u)0xQvce?7UO{L_!H++KQFlXugqHw1qGQQiVZwG@
z3*cpSQg14<@hn~ToF#gRo?oGAl<!UOr}NcmZ}neM^ZdcycsQE@*R3*ePA@WK#q9x#
z%r`{U9nDLpjX>X{lWcABdUuhBi?W@9YP@9n$P+eWh-46&&4$fo&ZJL88Lll{z<}z;
z+90abbJAmwMKIZ=l;J`UCQRrl9Cg#aHPPY5T5~KFDG4fNFN#or%ZceJ2GclVX*B&2
zHlE)=fTLJ{Tkr<2)OTImuYUEOn_R|Yub%gsz`UA#IoJZqFl;yRJGsObg=o@9LRUU)
zmVabDLNAC!sb@PT)^3w8BeaHnmdeIj)Uk~plaq=qM4>m=`2|i#KiynKc66-$%*~YS
zVBen2$`(!O039j89`^QHU>CjF6;I-~nR-fJ3)8jmxGW(wF2-=JONrBo?g1O*Fcp7F
z`$6&{zV?I@0BZVoT+;9Pf?x-Zl#YMFY^MmVNzi^ZJs*|AXHq=d#cG_l-C|I5D>gp$
zU%47=e5G-;1^i%cLO&O7$>s~-H=fLTg+Rls)VR!IxGXH9(m!zp7+bT(Dj3`tZkd0Y
z!kh>djIsE3freGM(Obm@bDI~^uZfJ7%2!rO{VG9Id1b>>b3s52+^i&X=rRfxJI+=1
zShgmdYC82o;73|ha>Ri1KsfgRAYRBiEhY|(k0w*n=4p%(+jaXIW2k6BQ0!!MGSe@J
z=vAmk1u;qWb@IOnYWNKd8*~*SnrM{I9zh?8Lro(ZS1Mz>u35H54`_(F8Lb0>f?P;(
zl#*3YQ=8t1JdP;!(b<trCC>uzRFvIrR9&IO7rc1%+8?*JV&U{Swn%HJ1^YZ|o(|GG
zTJ-L}u1m12yg26uR5$gMFm_wRh4L;po>{B*3v8AvcKXQid4|lq1s{Ir7|se5JsdsD
zdhU0MZ!uR1CC+I24^&k)pz0z9mytTO_feoh-J-h;HOdJ(VFUQrr;gmF4Ac7JXpENK
zDnFZd7dFpF`KwY?vpzlw4prd*vFV;-c8cF9&=auq9aE%#cDR4pI{TOwvg<asKou05
z_=BhADb=^9+05+cXywJyFPf|Aj+Lg1r&Jy!8nxb$Ner0dUb{|?-;Kk6fj*5#!$fXm
z)c5uhR8SxaK1%bGclk#+EcU=*+1BL#X7V+BlJ9&e$M+>S-0>^&Ato{yIB-}#ZYCWV
zJ(5OxFs{j;|6;#M`n3%25a}<%!tR1NGuc?z!R3XXz}>9#1Ipc!Jh~y0T~^8d?w{jX
zLm8{)ovI3{foeV?xymFwX~)Fr^>Z*}dc#3T>|GkmTJ5ldfYd|?tNzS_oOa`~w17AV
zG|hTQjmr6}{@Neu{X)u(67$J4&6mY;eM=$jXn$7W;*az(1PMf?uTKXUXosPgRya0C
z>F37rp=?3pmFAMIDzl!9LMPI%<IfBDY>m$r;$#v|Ghy4P@-r%ivsrdlTmrXjEkoRh
zu2C9ad;jd$om{%w&!Z4+0hyn5&r&hrB8XOd>?hjr^FZ5KrVt>+UefId(dcsLr1j)7
zaB#4Kd^)*BH@GMn%(tn?b(Ij_0oL>R>;-K{7UfA8ZWk)RWp-F-L7}anj-AsKQDFo1
zEMtxu+EUid{L~2gAo!sA&#(nI942iVNYb8-9v_QQA08vf-k$s{w7pmS=73IV=QUe(
z6|kNp^ZaN&#Uskl9f~CwJG1rt2h#mUfU-@K2RZ!pZL}Xb`|=lfvP~AITnrZd)=N-b
z>yrVlmgtpVS>e*^;Ge0g9W<$*4f3Fa`Ao4w%ghV<&Baxwv+F*?MQHe%z)*@)98DVS
z&GuQcMR%)DsT<74gwCfQ{bHHo89)y%kWRwymi)kt94Rf0RB1~OJvHtPKlEnTnEnF?
zwm%&$ASJLE3`A$<GWADgrB!4$Na@^uUb;+$HX-6$7+*-Awmo=JF{ze%sS7Mk0*UgY
z6^bkM1QdQ|VhlbJM9Ed^e@;DiGqF+AA=^!hwS%&rw;zvVkh4J1!*IEcC70d8`*lVW
zOXEv7WcC5+y@P)qo2NU7(-`k9{>3$)qO+|TUG_aw-klB68Tc1Kum%syL)Y;;WqY9?
z{pysX+tj{L7|oS#%4%{|BpLR{#X6R{<JakZ*O&LsdBEMypo|_|eDqadsHHX2G;L)#
zu~M{JH1AttU8DWW+MTM|^n8!w*#i*`>Dn<SGW;2yWH2e?>z^P8bJI_#=o`O6ul!r`
z$k`D4#+-wSi!uAp=}2@<Q?&YV<JDp+vO$y`hl`V12P5=Vs{jmw7xn7|D<=HP<^_XL
zE6CC2ui?#V)VsJ;bH*HMKy1ZQ*yWO(8Xxua3Ua&p!dUQp{reX@kgt_Q(!VDgjI9zf
zo>Fw{=0HZeYjgPFGa5<mX*_P}UwAdP?!(n`?^VG=QtQhpy(<y--Y(yH`ZgZPtgU+8
z`Ep+LMK1>Kb3y8n_0c2k9v$_Ml2`1C3Yv_smh?-^{fL45tO{MVO-t)2-|U+QCX#E3
z)YiZ*<GULcHg&pZBr(_J_bo6H-OA-P35e*V{+1(s*%k}+q~3S0gFo>l8M1DvlS)?*
zCHY0lFV6hMHZ_LQgUc5S_yvID+C8ZWz>oZTyz;>xZI|>RWSQxv=w|V7o634P%amL9
z!H^Jnrd232cB>dMD}Bq%)`+2yw_V8L%BWOfBNe@tp+VY^LgPc3OyJq$&6X=|<1<T-
z5^Xm@6_exiN<jV7!U3H2lzXj&f5H1Mh?HMshv2Gf9eVqDgt%uxlm<D!=IAMwwM_ef
z;glGDOc)DjgbUQVDx5f5SlvGUOdcU?5(HKJV)Jx2F4|?crR+?0d20>ha3=FbMdyaa
z$6X{Z=2x4mJ#Omf`>*N)a4hu&O4GxpEzP<u0+!Z;lx!=#NB4nYV$c3e|8^x?yZh==
zI!WVP3jq`&-`3iRhvD^N@~r1;B&H4=AThdHje}>FzibJmL-xl5F-S>8&z^)p{1z6)
zO4MsP7$QNyNv1|Z=wp9|yVWP72bm4Bl3jdkPh4!kV@bE1xtTvxE*WzG&_S8t`Q+#<
z7b1C6iO=VEGnHWoBmM_EU@>9AeHx`JS3Ya3A4kFBXNN6tRA((Z6S7q%bX!_^Tz?eN
z46X(ji<$F4h&!d${XdGLPh5KV-iDIxE9VcuJd0DsYgy>y8~_i*q(|?84e5#Qe7XuO
zfNeXMV^KeyhzWoI``;L}UQi#DgYs(c4PAqxdRVfQ<ZI+(2-O_|xzIPThLZT9*%fA@
z*}6GMgM8$pz6A@;ms17gRN_5LlgZsL7+F5Lu@vw7@6m@!&GX5!sKW=Rj=9>T#rA2W
zG;iVzjZW-8sRjs*E8zXnz=>`>Un?qjTvWKnka1v(k~^@b=qa`Alo?4=(qliEU({PT
z7ZYSbKmSPD*G~Zj`I#;<PBN~P+`w|eT$x#+YT8FWZN{dzEFy9_2KusGLN&%Xc-iQI
z=CXOD&w(mejF!Wsx(oGi)ZbPgInn@sx%Dw7(4^ZiYB?7>NP3es>p^;w_eS@vNC$gz
zg;{8c<a6=W0H0!tv1smLiw5X$qfa9+f}Id$qi((kgjd4b|4$t_f6)tw!{Ub&C7z%}
zyRUQi{!-!-Kr4OMG42%=Nugki{J$q-FsiFc3nfhcIs1696#B3%{*uz|d!JYJ2AV3d
z)WDcFOPJJ$9f_)wDX{~nB}?$!@u|PX2UhH5l6eV}0t{<Y3D`PxNAI}#N1pD8<p;ce
zsU8SRafmdKEP>G2Y+Gv!UE(;HGK?y;XlYwJHA?koa!iG>5mEz0N~}!&olz4$a4P_Z
z4SY3Wl(OXy*|#BjGE;rj-YZ!c4*Xm~3!QG{9<XgKG!S>?S24!3XS|LH_!ulg(L-F?
zQsLv4jK^D@eygl3jD$Ds6tA>jAhhp5N(vF;2~*wS8q~mYlIpZO0haGubDVm!p44i|
zr;5E=w*DlgGvrW-ajxU$4;-2nJw2i4b6f8G@2Lh2b|>QPR`()=*=?s}J1+<@qFT(G
za4nJB23B#yF)=4`o%}qo`4k3c1k%7X*ol`*`v4$l39)$sIfphSkjfVTyxETlBHlw4
zK1`><gi_E#q5-@)0~#rWlj6*w0%<K10QY2|O7q9#Oo$j8E*<y$D<EOt(8*q;OcI{R
z-fHP$rJ<P?7y}U#N<tlr&iPc)(_qJ_t}evHhAEVyx=yEnsj<yO0pChpwif9x#IaX5
zdIJr3pT6AlDDn|~_4wX?zfRE4+$`yIR}gL~aYAra&h@}cPbuyC9sLPi{LuM%Ew-Dv
zu&|OTRFCtw7ZY(X&m`xv!KO<|)?KHEm6EU3=}19vmVEZ%NWCt-HwYd{z=~}HsD8;F
znrG{^l?$f9^alqv0|Bo?mE=fa9+eK>JpmTnni9eVs?e!}M6*z%&sS@DbXw=Dc)oie
zFcL++S!(4{<n1ogDu@daH};Iw*_-xaK)-%VCcKucf`pIdofk9R)%!bqEQ6s?Dc_wU
z6Id(`T}iR@g6>CUT$`Hxu|IOhm1_(+(17icLSwY|{sS3g+qN}Nv_|xZ518KW>mKS1
z>&vNh^>wr;IiY_nOw-y?G&`fq?`XJA>}Rgvs34o0f`a%=`P60h*ugZ%^IW4=Y~tdT
zQcooOEv;*f|HenP7-Zj`zVde$Iy<&$+}IOnY?jmg_DoXnGWN(<v3JwU+<TI{BV8=h
zt4h@<>D7};rxEyf1o<HG@uNy82>5>+?t4KTUf-HIvf7rr)B2@N;&^&LAV^p;b$_{N
z*s<(4g%)xCd=z%NF)H^||MhH9&mpAvHWT<e<Oq{ol#zRiMqqcurrYZ8b;^gYD(l}+
z)AAsoR%|_rGy&-!@_2IiD)3tWcsU>tDn;43|M$%0>~I#PzSt}T3aPYIdQ<IQoAdQd
z!X%DpJBG$s%18x76lZJOgo9@BBc+8FPLjF&ueJ+&`QHgEdARf3Yj9P&z;W2waFsvt
zT9`T!KT|I=EMsLN@mdl)Q+m1EzRK?DRdO7X>HsbOHpSki!{i7pW#_O`F<|R*0^Mt8
z&%y|&xu5lm2{6_$==~05j>VFRyvDLG;W65_a@_mPEDHrFjVfJ<fi_wM8f*OC3-}cW
zGWrjs{6I?8G!r!QM2|~5>x!%+d<o4feXisG_f|AbdMuNTPb~mpJIq=^3mP1JWuz)9
zZ-vgpD})*Ld&9jM&?7~*3249eFzMu>61>Bj@`e(DVoqizu1?$rw8D~l35Abt;n5#k
z4}b|-Z9G#?CkUf5Ves#rpkP4wUNPGX-Ps&x4q9UJXDJZN!ot!p%XWM^xKH+P`*t6@
zXsHY+LX!0zcvg9|L89AP<3D56F7d065yU<)!Kfnyy9&l4a<PNe!}wTegw!PytvCpZ
zV9Dd>11-=R&+5s1M40VH>LX{+(+yIAdsZ`q5<5Irh)ZdQmY8m}wt=u};VTwM*sRA`
zx`#JzU@Vq~gvt{*r7zx$N}u5&GDu3GNsNWhk?|No2E!Ybp|6%3-BHp=GL&JAmz3s<
zyQFLhID_O+M6XzDYCNxH)NwNm-GXZ}URPO#0Zu^+M-!C{oc#ncVUdaoa^RF-`lE1y
zA@$ZRQ;-?xGk^2i&>Po>{gyW~H4&+fl9tUS1<>16!!8hqCp(W+!||`~mtEPqRjFb~
z11*T;mLZ2=?#6a5zs06toyzQ1tbP8OTXG;nT4kG!pg7q>nkh!KQ^x<@Ei+Qt>C<z|
zG>1yr<p&b9rDj?p2J<QWdVWKc?-$P9oIYao=HO>Ek71twkkm@X0!O<W>0Tjs+>lc?
z<BuC+ixy2&KghhEySr`s{i93daeUu<LWvCqM+TD}WBKv}QLLLe^rO4Kd}frS)jQ(u
zQm#FaUWlS>FMZm0#~b+et&WEDdpZs{h)Jgl2kn%tBk%Nd8{=5E0x!=-a5X>wt{uR=
z;Fq;QBFiP}(8e?NVX?G-tbZPxRWI}dP4o~t%{DWWSWoG*iH7>w9Y>t<RX3EH%{9WO
z7ah$1Mo9h2wn&4{CkCSs=)3r^(gq!`#^x064%-+3ckNN`>w$F)=-TwSM#ifhr--uT
z@jD>{0a7Z5f}J%-ewrU5?D)u04PxZw-7;ceFYZrhxfT2Ml(Cj2ySdoA8%y72Ut=1x
zp)?s!Fm*U_p>p_q2|yQOUCVkHZWVy6oZ|R$k_j&ick=%0V$>4n=$*y;u@&58mY77r
zM8I6_en6U*tX;Vvd0mk<4i37zpxpvEd3&b|+8I1U3Zk0Uvr9c`yNIItO0$_Oii;mA
zg2V@WJ&QRWkPv7!<m{04th6tP=oJ%*AI?sUUh7h@FxCw%8~&<Akl4zL=GdG~j@q$@
zDCl~L&P+X}9r{@L-{lX&dcOGfwg!yUAFULQ@K$e^T$I3S)yN4rUo9OK-HN7Ic-JKE
z?Ik4a-xX95XcYM4m>OQ~;<uE~VP=K}WX;o&es4BNA6x-H;C~<;q7*LrpZxnBwbdJM
z)9exxYZe%A7++df*w16@-`kqE=8a@+xA3a}*7pB3^#2LNq}hM4v%>0a4C2R|SYuYK
zUEI{C#5_kLfALs+N9&1iClo&^vN-~CEH2ni?j~+xFgNAEMkb(N$*{d!6}^Ow$OUED
z4&v{;Cgyy4xuc;X>H!|g!VjgYn*#=Lk4Fh9!y2B<YK=CQ(QHVUY@)vZp=}LRD##2(
zq7TJzf{!=%h-Rbo>)*S_=(|EtZ)U`o4NQ*-h7bHUSq?u`JQovQCWPpze=r>D=}A8F
z<=-w$+y&gc#|%4Q9z*F;=(3I^P|jGvuVxY^Qpv@mN1P@~pr=iZ#o(wKnQvx9$(#J%
z3n-2D@WY5=W;Oo2>?Pqhu`z8edj%_)@Gg~8hSPz8O2unY8k=fYE>EXELR>l(wQK3j
z)4?ds-^@MwjTL-yHlj$VUuS1Nhhnk>6kW4_EGW8Jr;tb5*Hu|ouvLh(DOrk>qegs|
znP^K&&&KGSLaT+B3APD9i_)lD#jZ@sh)_Qc&4s~edkm!^-Ia`gtY9s5ft_D$GHU*1
zaRa76szDa!xho3#*@iRe4pcRSd}NxR>wt2lojMifg`|nyG~%}e`sA?R0sQ=Gi2TN7
z&$O&7f+v7?oBu#J&fZ&DRFdoGS2rcx1EmJ_$;gRQtt}u`>SpxNVh~V0wZe9=EFb_J
zwOf^CA?KCoE{Y$L*<ZInb)Aoxwc)$Z+8^XBi5FexLO4Yu0@^Qt#eh*_G#`(oeuHxP
zV-7x%j=eHP$$qEof`fZY=H^`{9O(lVxgv%}jsYlm?UFe<nq&xCZ?|H9GMO(k)ND%u
z63mC0pk(aIB~Aw@OsHRxT`f*j;5CY6VHb*VEm+Yd2a6IbxKXrjy#<bZPjw}K9@{Yj
zyIu5VhMcE}smpy(h#tlO!J8b|EW?*VxuW^ZRRvbEy@F1lF;kKSZq5|B@~(exZ!ftt
z7u`SjBghtHN8f?r(A_FJ#xi>>>$=tM2o6|cW-5kThj6$klKq))wf_o8Pv6Q8?~!Hn
zIzs&L`1$bTgb&TdO4F6(6-gXg5NXo_CT~$$mQP8aBKlR6oMD33qJbFezXpT~t*0H3
z(!)OfnC0^t&mzH-4QKfnl4YHey=>CO`!jFsrM#ekq8`oXT6{LBojR5*kRC$y$J>!W
z%ecY6-;$DD15y0|Rz6vE&?|4R1T;Az+2;%ojEyGk+`Mv|iQ1lzPV7YBXM@l?3N^);
zi*$-1R3qsZ(PO7TL$w1DpaQiOT!zC5I(F^xE<yvQ#x97BF9AxT1UJGO%j~vH25c)a
z3|{OXl`eLcO?=j)5R_Q;*d#Us0N!*36o^p5A%#jVAM})#1!SrW#ko?#5YW2sU?`or
zKYa5SZ$Lf?U2Yf_)PpR(*Q*GXd^c2U@=D+?w5eBX<i1yC4~^waQlTQ@ldpmJ0?@$n
zZh)Vu=vI%W{Mp$Ch~lnNz~Iq8mzk_H7R=;)3v6ah%1^v{uGwP5%gixNs87J4E5!q@
zDh~V}nJMiRcsNs-f2E}FI{*b;5cbepFwB5MAStFa$j9bVCD|u94r0oY@7s7+ENFwo
zd4pSjy>N4+6iSV1e$&x=JM-B?svgAFDXXlc*$zx;7{Y#Va!ae{onzkDKAJ*F)F5Wu
z?7usuitcBGL#d|M`u9JjS_t@NeGfQBP|?XEO-H=Eo&fEScoSHET`gbAr@(vpGn_>{
zH4rY4Y0@(Q;~n?@4;02)u{rbd6_0+wHhnDIF|>c#?w%+v>$8rX%Ks=j7k?)E|Bqj@
zG2~ctH<?3CIaRk~Z5TrsG0aMLsnnE1<;EN*8cT=WGn>O*xz|j_sE|rgDH20DWI|Fc
z!$RaR72*54e*b{S<J#={yg%>P>-BsYYMUO6z#PQk&fI!8^BV5<+UVx=O}KS#;F(4v
z`*$}S9$b9RV*hvNL&D|7hX#9K8#hI*YFV{pelU%(dVhYqb#Y6rR8A>uMwfsPg~K;C
zd(QsTZIgxhQE^jcro~xtM@vf@_t^n<r+(8<f1g?vq*Ti`EqL&Hx8&1*%_kI-(?sLl
zcFh815<=1CcM*~soFB-z1SEea-C9tEu>$w+ssNFXX}`%#YheT<(6ewX3FmlHG~I5m
z#&tSD?=dR0L|ONM%e-fXLp?DCtCvFO@t1kC?dypKP%iuClp7yJqKvnX<-VjNF<AL(
zbifxmGe*VMiNq+rKm#ZY_E49JAt2{3p~nxF23>9+QwKN|9RgnRYE(c5735R)Cd!I{
znr)nx4~-^fFX94DZNEe-KCFK8W6C66T?GR#mXowRJ;7#%=s*G8ZPmul19@Jkktp=+
zlv0_6mo|g3ka7r%PQ;l*)bmm?t-D7k%(!E5{4_~Zk4eIen<>#HFts}hd^(b2mOwGV
z_3}2(0o1Y5I7yMa^+(6w2_hvMU+Pnl$0S}Ymy>0Q7RLnWQKHbW2xqdgTYCox&4h!@
z-dLDU+7_L2#{?&NZcx5L)hmd>wluoy=A3TXyi5kONhM7O+fvpGtPOv96V3Ha`YyGb
zv1pKel>EHdNC@7k!Pqzd*9C1~KRrr!$~4}kwC3-_0Bh_K5#mf{WH-ZcU0%`{Q`AYm
z9V=q;J6;TSq5P;&AHNE$oV@!dI#uSd$=Ws+fHnfoxrH>@z_q9z^diWY&0jWBd^;6;
zX#Nx3;BnM!Jf^99uOGF!l9?lrasA@*pF-h}B9%<EW^X8dlqD|X4XM6l9WAh!$6|z-
zBJec$y1&w7^&?*FD?i1$vll7W8|chznDzD>#3lWADu&T34aSo*vmS+1Q_0UfMQU3&
z6BrZ7c<uQlhbZrEGWBqrDYfm~!~|Al09rHf@Z#NBzrwfUn}g1tm2sPm3M0Jwg%Ss(
zJhZTTFlg16#*_>s3_fVcvp~cIcc2(wy$2cwkFq*b6gBR<e9fE=M$}IZS~;7~-wW&1
zKZKe^Rz?1}uas(<;V_Y*GO*VwN@BCK*nVH}mmc&Sh}!$x<dn2R&JA@4lUW(Gg?JW#
z(wRl*%~Jc9AO16CNAAkxr1Wg7-6?aXL_JDuz}uK<0P9=V(R$*w_a2Ze@2cb{^S=+=
ztx)-<`FcwAf547<+fq)N(eroNp8Y>!^@>98K8BvVE|prh!K=;=?Uut5rVp8q-QqSM
z@7ea`9D1W=JunN(BZD_teffJ|-FZ$aeVBWe0<CCvDV8(e-}kQ#*Lp_%i(ArZKDMI%
z{)(l^a*Cq*?CpQ6{pRO4e%%kEb=8*td*ts67IR(9sp?Amfz4j(G8tp_X}{#?J~b-8
ze)*BA7%3D(dr4fD6vRYo6SL@uFzuR2Kkg%`Y#R?EuBfOsh&0U?*Fm@O@k~Nf``wQ4
z-Cj;{`2j^o*M-Ht7j>G#CphX_N3cDpchdyhPVsb66(Vgc5FXsodS>508#TfxRjM9k
zaa)$a9ro*AjF9~X*rP+?v8Ck!eRY4vBw3vMoQ%OvgN4vFJLZqw8~j;?h_I=&v;hsQ
zc`#Pm>q>_WZFycJ`;9JaDe8VdyMw@`=2<>F^H4)0zgPFzKhglL&2ee5yxn^u8o;Y%
zpu)3JOZ2j6Thu|z+0w4q4aNb{lUL+#<65mxfUvgU2W_+!@+|`tR$o-1Kh2D0Rj$nA
z+XEdXI-?_fM(YI^L3XLzAeRZm%H{?9C^b2|K!i%$0>mO(ezK$8B<%hHqg(%I>J%4V
zvg;xUc_&NbLtt7_QzJmYB&k^|#%n4{MTo}P6-6B*5=Jv?8_G~j8-)<ggk5aY+}p4g
z{deJ|3yvp{J@!BgFV<CEOPjL4n}|W^76Evoov*>86am}mWd7giKKc&tZtq7?O^jaF
zyD)-t26-voI?hk+0iTf@eT*2D*^D-0zwphVN{Rq*Yf3?sHq78r6hm4dG<DV7L_SS4
zgA0sv?6A#UfK9iS_ThlhZi`kQFsz^sH1%MA3T^0Nl0$~2#hqois9Y|CZJ}{-Nr9U>
z;A%cS6Zrh2Y)Q{C0l8YSJrj-s*S{zzlY~L)3lijIBpnIwE#KmeH7!ko@2LZzRa@<K
ztONXhlp>|QN^%V~QGWkuDYECD=z^BruU;r|KT3l^_yzFS`{z{pv};s2ie_QkmF>Sp
z%kM%IJ+w!%?>eap2O_ZnJo`t5w>CTfbS3sLfo{2_il*&PsKFZZO-ll0=wKB_tFfWP
z%lic_XtD^_1o_0@3_}H0V6fkbZIF)DsY@p4sFgnL=W5cvnhnfkui%wY&c=P6#^1@~
zpH0VDKMXA!I&c0WS-y!uSpcUiD2H~dX!p~|`!1f<;ERXLKk@@U8NGwOy0m-^ZWsxX
z{Y#=T(=_k8q1m!BTeDZEd^A7sBTXsrOuW{vdj3tv%)soEdwBDb;c`n~j`kaDvy6EK
zrP+M-{}~4y(B$f%Z;8~9nXqZW?->9g&>NLpUg&H`F|-BePU~3hV2Oius5zR0DSz?>
zpZNDl<*hq!t2qZkhvw>WPW{Ba8hn3eP6!l85}t<c#2S8u2p}A7_`R|mFrd<+)vtW;
z7{)~bc?=kL($RTdVND!Do2sGb&a|Um;9oi5V`=R+OFR9qhMq;9fjw|>_N>vZ(zv?X
zc5LN{Qj?AyTS#%xcOsmPfwNB25y0fb1saQFVkz8IpVs%SUBlKB)YQ~L+nYT=57W{1
zAWT0&)3vZ;ib~ay`dO#br6-{p;X2qZ;7Y$<sBEDU{6M9wrBWw$0PLs8F;BpEa~|dH
zi!337SoUOdG=t%ea*=Rz+k}NKVFASTeoZ~e_HL}6`AgKw525<zo%PP^U}MK_H*}Hb
zw!ML-8cw|k<sRo)+~gbKBW<IHw^KfFV$%X`cL~9<-HGJLM;aB{`2WI~tn}%b%(xV2
z>fN*z8E5ZvnRQxf{mYWf!5Y;;cMq7ZzT18aKII054?GYBvFUMLQJr)am%rR~IyB)&
zo3dYyuGjJFVQZET>5u%6gzb%|{jB&1Ldc4|u2fsA_0Te!h-zWp<M^ZZArD7+<QTbV
zLGbXEs`~sOJL=ORG&f&Si3Y-xy8Ou5xW>stcdj4il_L-F#?0WK8X^(*B4%j=Kd+vG
z9JFE8>Wc+;Q*>t39p%_N%wAd5uCs?b%Y=0H5oBqA-<U#PIpcFaw$@8^**m&H^eP2V
zZ_%~d_d$6>=Xi&Xs`$$hM~5e!EFo<mT%g>fU)7^k9Ukti6Aw&!!KtN&bG*N=&bYKD
zz1po3Z_`&_aJ*<AD%(tN`k0fX7Cx+#@P&?3vFa2Zy>=J!rNGFlFZ#{=_R8a~CO;ge
zo&&u7rJ-V8;i<oS&?_N@nJqPf8uwpuE~gtV^0(}2N=IJE@%xt{oIy8akXIN7u1@n9
ze9O0RP42**dV_`@+#NeXbqf{xD=qk@2i1pX6Wla2Lo~62^hj0$t+J^7F@}w|BY&B}
zdE~G#DUVu|XEUe}?E6}pjIO~}=DS>0DfKH1OhrzV1!wsyAz!zDXW$h$+-+}UObW7`
z6^FkJsgDQujDhKkef-jDC(@HSZzLLQ^|e~u4VGVYUZ0?=!tI|Df>*z8$cby3wa`%#
z;Tp;kU;Yb!WUZ<0$O3_~yREd`3@yA(v<HWCUi@i@t90kDdD`ec$@$cOF$|j9&2QPM
zT~TJ7z`jLCi_fF@?<`Gv>=`EHx8~^BvEPBP7~5xBiY8*br=N_$2470;I51n(c45l_
z!^^%l9PdU8<3a$;^D4?UC?@184#v>Z8gDwEl@_=aVo*!O0h2xU^i#PNKg%%FjAC%)
z)FR6j74wV6LBYHGtW~rR=Ujf{eZE%-NP*w0G@dw41&eK;8roWtys53gwu%o~5ZA+*
z^bTm2(>pFp32s!V!Gx@UQy^^I3)|(K2=sYbvp~V=OKklZUjf_=FvKDSO1{!q^C=Aa
ze?W~deN4V6P`wfVN(;R9{|Ok`d@Ag}J>O4VD#<t{F9UEkjG{9F{pkU|3S!TNE#6Mo
z4F3ld0^8PJ#z(uguR2L|@>J0aqRO%A)E=6SYA3!OsZ^9AUC_kUJ5e)NC#&~lcdS-G
z=t>upRp{P+)K6I>S&nIavk;<VuM(!Ic_rP-a$QRe$kul$tdLpSroBt6&-9W#c2V@A
zS}Omt_9kkE(r<QpyIeN3w2+)JqQ&jkMZ?0Gn>MJ`Ouk%c3T?A9wYszfma7l+Odq4B
z#~ir7nF|8a3z(rX%LObQ(ESq{a5W*Ha=x?lr~jf?I{AM<o-3&2I62vE;ZDWx2_gM;
zw3VvX@~Zjri;9|4Z<ox!-@R3zb7>Iom6mqFaXu>e^?9w!+@r}^4#zDcBx4x{e{LSE
zUw@HVHSJNf_o(W{yFKJ?S^drTQu5xN8<jGGbB`^dHqGXww;t>-voeB+V>DBHJj$X^
z9VP5*_&BQ_6q>$za>Jn8%lxJv&VvC?r_@Ym+EVXo`fs5B8bfVb&578NbmC??Gbquj
z2RD6dZe%%ce}+$}HN2O%Wx^xu4rDg=jE7&to+kyi8~1FgdoZ#^`bt7A@56Nj%NaP^
zo}alro)dM~wi8{|U-tp#L?1&(%BrFYAGc=yx)Ku{^063u^!JQ5G`1Unk$2lHbp>RR
zW%ZMRSTO8e9IarfEFlEvUr|g+bRSp-d9?oQdICV#dKUD#CdS+}%*dii*~}Ttju7AB
zfTg=18W`Y|^4R$)1h&{u9eA+)+)N(U-g+O_l&APkdinH9Xngu@+r1iEb)``db!2X(
z{iTjDx@NUEwtU2IbFMu2&F^he7P~O>_UE#)yLs&&+$%BSNq==QR;GFO$dP5$&rT~w
zS<lAxgz@sZJC0R~qQc)#YsYw6^*@B{KavmWg!3(K_0?8=>DuOhoW!=)db1GMq(9O4
zvaQ<*3`6C_>fw!Lhm16PL;NHc^US`70}GB?@A_*oz!rlB+i+94h^VM!Y5c$nrvgxE
zq&7(V3Ta<nmd#gxLwxza(zqf!F{%j2@JCJ-#bg9FTC_;mkpPqlf3YKze|fG9Dq0jM
z!<7mY6ZAB7r$E@o#azF>J7J4`S2v@1vf=Ag-b!EOt;8`&u8CCcEP;O<<;P{_26S>l
zPe{WhQC+>#iR;8jow<zTZbXbFZpwzJ$qIxLz{)CYmtTlwN~?Qkvc}?fyxJ4qW;DA{
zzkR)63B8T3L&s6wkYF^rfIfuix<00*Y>h-#$ftW~+~Y2Vo9?yCbI0-B@RDi#Yqv}c
zN<G$DuJ;#e30s*=hcDPe&=Ds8103N~7G>S(SC>SP&kX{1BWaw!n3^Aen&8Ol0Iy)2
zzp`7X@tfe>AZBnc$Cm2b9G~~<Q<Q0p!U1Ct#~RIYISUO?0D+mA$FF4$Htyx6DMoqJ
zUXt!0FnXPlW%s$xL|>FSg)OJk_>mA*{Vwa`f)!@!cZNUOtO!scU`iXh49%w+S^-P2
zJzN~xhgyhoGmVd;DGiO%O|H??<H%#*2bF4k!4yK7IpnIL=6(y^9mzK6%w9>yu!;{t
zs_m8))f7+5u+NeO_vR_PBIPQD-c`!PSYm3qQf0e1I>i~%QPJLwqix})P7hzN)B0s^
zBR*aQ&n?@k{6xDiGylGl4F{C|zLT~B1sgJ(m#{w^^ns1qUwkjle@3n_Pi;IG#AAc)
zvrd^Z6D_O*7G~kJ|IdYTM<r_z-VY;`Z@239>G=|{^{<e)mSi!4elF}H^t&%Pd)L}0
z8?Z0AIC=YH4UmwnbPsAuon%|S%nPaLC`Zk{T&-UM$>JVaUcjuV4)UC&x>{jyfW0~Y
z11@sc(*~H)<sx9ilL|vO>2DHRn$=98WSIlS|IrCTSb-Rd^KJwzOk;hdOFv4OS#DPC
z)4n0_JTP#zC-4oV8!TK|rjuf65$Gz+BgtTyz4?Zx8wTM6m!Z**(nje@C7HN2Pql?j
z3sMQ&CNJeX;e{1&1T8uYaB_xB;<ahnKe#>6LH$-j&{YlZ^T8+$Zkv`T;BB<jjzv4`
z61Ow{Xu?f?y>KxRVWsm1Fs2JA9^>`Ers1r;N;dhDqPPv5kMJOd7j_!_fHrXAn&qN0
zKSv!^R03|2jqfmQHFuI}(3l>ZP7i26jBXW*4K144BN@nY*N?l_oO<oO)kf-F>ZeJ%
z9PclFo}p5iStIr;2}EmPDo<TW#o|1@bA)@(D?~3o!p-de$pf5wp^F?(n+J4n<HH&F
zK(`<EeL{Lvj&9ib5ip8duii|wPJ4F=cB&pAZ<NKe;(AG^Ue%a5c{yhGJ%~6ehS5J=
zdRTVyjyUF>uZ->Gm{iG)vt#Nws-N(i^CEyzjEUYBSQy)8pd?}IS|cz?io9_oa%Vkk
z%l6Rt2D8Tf+jzUxRswGyim>0ZV`r44{sf5t1Tz@yOG3}~4PueQvGo(MU1+^!w;qLX
zGv?+okGM*Nq0YHB8wNk>Tz*2sF{O7YK6w!ZtQgaGzo>e5^Vp^1#yN+3r4`?|<+S|w
z&#hPESErBst5)Y@s)XsHd}!)fJU7+srl@9qGNEVoCsu3t)zwaioroNv*1Z0#KgK`v
zcZ=YLPz-{VKu+M|5f`Hgcf1Vg@HT7qR4(n%z`Pd!?}VuQ$eon!8Kq?@4l4zGTknrM
zMRVBoIz_%oUjJC4q2pjy%JbH{iD$0I#^%9;S?8<PJ!v_K&cQ&%;*~at-oSa6`h~h*
zC(YES+Aru~*5X3{E53OI*={&}yye<)%HYhn+1AqsF)|aQ=q*oFpZeIn|I3R2h4<aL
zFRg6zZah+$)Y-JihTQ&!tH1j#LC?%@k9Qxhbhq|davs|{)#%oBIvtL*zpKPUX`q5f
z4ckF;LeENbdsC$ZjzzjWgxE%y^7>0M!f1@3Hd_Xp%Dld@1q!C;_Mdc7o93=o0@AVM
zF5l?|KK4h&Q|e&dR&}UK8)hoCEDW?B2VzDbKSfyOcuniA!||BWLM<)FEyteTOBL&x
zY|TVJh7QoTv~Mu7b|Oat6t-oO{^6_MZ(`xTfKrawOsO!0Cr2W5!QSWsl#;n#d-yS1
zbNIcPfOvg;xpL<`crj3tU31#6n@i)IztbIU^BDP+N@DS!fl!ES?5XLV$F#85zHz-7
z1=84OTB{O|bCk>hx(1ut-<t~17X7>9(^u4E&0t2C=qhb})b@(YdUjejpoyN0;wmK+
z8GLS1GPvg5|M2JJ2gF=M6FTz~NGXrP`Mb+BR6#t)32oekEmsG%*`Er45gmvaG%49W
zoA27H4#4Ijp^_@V`OmI4+*9(#tUC|c)PqWLeG`cpDx8A;Tp>__WNQ*hZl){2h%t=>
zmxB4H+{r$=ku^NDR}IdD0J?+r15QLIP)nDwHaf8_uIL|uV#?alCKAqx`X&KoZi94Q
zQQmIDezstKqVBQTI5Do#4Jul0RnjH1!ot(Gq~O({i$Y>ZCQEX~BumR}%|ZYVq6Zv~
zGPnjUZsWJGeS}0eIedVlbIypzaA$1<t!4bxy~mu=NE|gdc+>%u^pUXBw-Qu#O!?@e
zKizc&yBzD>V?{8&cQhcMl?}g|kyq0)3J=6%<gm3f!9nf@=xVE7>mjI<nb)d{V|tM~
zaO_OLz&9^Z=^t)4PAIpzKFz&;;rL5|yR{A7ZSwHJ__Jedo8FZRymwv)llRq8+Y>j$
z3pv(a1aTSZ(ao9aZG5|{=&;W8>Du{&c{^)_2abQ-`&}n@mjC%Odal}GFq~B{tD_|d
z%QhAHzWHH@4%+|Pyc%t?^9u4p(60nxBj*7sBF5_K9J}JA&(51{$fq0MoN}j^2Lrb+
zLY6bpFRD_PN?uzTBE}Qkup{-TT;KA6{{fNAebAf2Tq^Sc`VUGL?cINoKT3VQ-CE=Q
z-y2$=vwthL<<>{=AAaf7mgq&VZ_--^&WpHh7?6&B-p*p_YubRi@8M$a%f<EwdPs90
zd!M|WndtuO+L?&oEsT}ifyZLBOI_2iKNK~?J40D2i{vyT?e*8ogXwA`pq;ELf#l=W
zzPy^~;@hQ-nu}IJEq1I$$G(@>gBu`^SU{x?(+srH(gI_<*jbs3%vPtrv8!JJ^*!<u
z6gBX*`94|kH0kLK3Ezx6<M?HvB`<DffUa+~S-(4O_>QZ=<>PJqS13M}tzectO+;Kb
zc|>;#XDK-jJb`RU_$UqvJR;clkrl^0_v$|~=weurc$hR4Jfil}iWXhBOnZL*R{O|(
z;TJAI^yO&ol|(nuQ2VlSZ8jLa9(b0OdhExyhLf-OqK4V165-Abb$|6l&z#p382o-w
z=O=8t9^?H<q4#F!edCfMskRau6E`x^_}aY>ETH}>RaXmI<WbBTH80-G!9PU<?6gsi
zyb;5bg0kfS&|KKxXA&thLnOOO8llwK3zlkdwgM0`SYQ_xN@HpCI>-x&=`a0G<wcYM
z&V2r*e9TY5LR6!{Bz_~KqYQK_zVk=Pm;2Z^x&Vw#hoK#QHtL}gxV~9FUgnv}ENmnH
zCY$my5SrQt(O@XdWmF}l0s{URL|_j!hdT*AUOB~C@|2|40aC2&`RNu29<{mK;s__M
zEj@~^3;w2nd)Gg3r+qt-3$8XnrLo>_0b`8bbaSPRYCCRp_Yo$_E!sO)(=BbaDMb{N
zi0@Kp-5k0xHo6}9vl2>W^+K7JS@`mT=E+}@mKZafvQwl<o?Q_v#DwAP(dE~vVj~%n
zsB6<yz)Cxe2)<!NqEGyMUQrGOy>H=re1Ne&mDiNY3ca>(eB9(zOC#V%aOvM9wr_H4
z?tl&#a58v-TWeZ){Qhs@Mi*9=4Cb0Prc^qzX}yr4O#}JP6uyNFblmtf3-ESBRHnO@
zW1^xAfs*&pk@#<xcHgWmJ@~Y+pB3#$fwCB}X{e8VT{tzOKmfPn?N~)5FKsYxinW(0
zz!r!Cy7!~h+j&c48u>+!&6ndLxUK{F*JRig@_jmhP;w;wG&6R?W2IWp`es^;CH74R
z0QP0JLP!5fE5PGQ1`1-uSbJ5QrWMI0aQE}O&qzhnL|%N{S4p;FWZpbcz#+&4!pUj;
zHWHz2TsF+r=ic{*W0%UVW6c1%_ZLFWA`(=aPUS;$hPsiIqVVhO!^D8ld18Chw<zLE
zz=|<l1Z3ya_lG6wBfh+dX<80u%y`fbC5KXq2&E=ENI(lKP&PH!Kb~PxEj<4*ee%mc
zyS3jqrIF+BjfIWTdbf(q-BzOv)Q8Z;p<{viht74teg|Ja7nB83BcM7K7R}3pWp>bH
zs8O9w(BmX;d6(xP+F2WXt>ZDEciGe7nr8hY!VJHEanTyiVEP1~3FCVMjAnuAV{23B
zLY}QA0df2OA2O%f??HbUTtV%vj&A!_V`ldMy0adflRE7t?(~@`d~9JD>lhZi|1=Tb
z0nNmBq-xl-rOHc6+D8y{HA7GBrpaaU*`X;{-BzVPc1Xu`e3nE;H{fTqMz5=WESyd4
z^3C|WL_j%^Yr^VP@#$Cz%sBcw_dGND=7>_<S5N3h&takLGp4-F#RDAaIn|$DSmP?0
zdn%xUC86pu0t~|K4>SPeNHo_M0+SVo2I9|ZjAn5+DFJQT&XhhbF;?4S#-kEOsZNg?
z0yF=Xe-R?PC-g<;Yqb8%WYh&>of_tEk0KR}EJnM^+>oti)^`b#xg^xzY1c=;$6|na
zEAmIL0eA&QFSQ%n<150by9IwPrup@m-~M$<9K<YNZUg&Ev#M-{kCcxnZuh+2)JqZ3
z{yn_UEfsFY?N1URAMeq|7)DJsz!GqAB+ERA35{G3u^$P`eUe5Fd}P<ZV7c}xT(c=W
zEBcwwA}U$%cB9BMW~e%?b+gd{`bCQEqfgoxz21M#_i%IPs?A<e*GkEUAj_0v#WPzr
zHaKjLeBc6*bn1VL9pb;4Cd~=|uD|!XT6NgXIc+}ZgCO+)9ttzpGrwB>=PSJY&&TXf
zbrBoi{cG~b!mz^R)PKqSNg#}D>E1turm=+SAV21xCq1Q>Jm^r|LHBQgxThicM?XdM
zekqNP%sNKpDZtGl6|JM@dbp*2*(>d!{1SW8_=Dcpuz_pN->5(DCcWML)r*)S)*Ew0
zJY2hG{gJKrmiu6Y?MeG)Jk>tsR&6kvSbX!#q$zZVg`POZj<GuZu5L8t?z}DJYCvop
zvo>-(=IxVB%zr4VC>^)pJWb2JU7Oe+Qz~F-FZciWC(^82qt>eU71SSN7KQ90^_toJ
zif(<avQ=Mg$_q(%HL;W#mz_)qrBqnP2N>SQ+*g6)?MNHRX%S3TtPj}J(Wndo_;5W-
zKs~b==jnwNql}^n?HDma_1?{t=H@YSla7ehud^!VKYv~rZIeHob*M1}wP3mH8Q|D|
zag4z(Xu~*bEav0Y8CHzJzMCvDE1cG=zNTqzQqdi$gl-=#G>DQ{!K8DJX}y@RCUDb#
zieOge1?lJ!AuH9C17f0W7WQa+bSb&h-GCL+J>zT$9S7dRh#_@K=&*pAGTku-2LdnR
zWad&NdK)z&_#iR^nql+3C<W;pP7YuFnDU*}7B6D4M(NsLnx_YutT{2WfUO;GX?L>;
zOt`8CqZnMg^IQO8!AlGCbE&+d+pW!lKHrXoCTZf+4ip+&D1J;I7*ftR3=s%CGP?oj
zYLqt|Jd~<@t?xR;P44e84()|zO#f&uOB@DKW1;7VT%M%`e;yB2bOBzmn`2i<(9dP?
z*&k)cK$lzvBskfnv}|KF*}BcbP3}@4H-0MBNOV06WV?I;s7$gcyMQZ$*XV7lak{)C
zGY4r(sd9>O>jCDA4j#V_zDf@$2cVcqO0Iv_n{08r`5rzj5`%_zq6dmffQMZIO&p}m
zLKFowSs(C~7aw~lYetSG3-(dWN5ZmFD+w+^GEtRRh*I$jX#RJ+rkPc{RHOH%T`w1}
z-%}Gxsx(NOprd#Gb=f1=H$R3<$#XneB;%{Nb*x6suQlT}&>G$@4HX|#Ez@ZI-7j|I
z<%a3e7Fw$9-6=g~K*VS7=X-jB*TCg4<C{~+en;qL+%*5D`kpv3O(pvuFf!d!7W(Mi
zQ!hftZCxAKO7b1^U$e2AYV?$UduE>CZv;O05RYG<oL+amnR-gG-E`;XLQGehsTTWb
z_;O+M!O$gG*kDl#BVbR+gCmc(ABi-ppVA(+IeI<y{rl_ha^Af$*ng?6ftl!hhdS%D
zUihgQli(f9@iz8de51<=piL!My|C>Hd~CBST+w>>XvgMU+ie9^R)(ra7dB0P9(cHW
zQ+q8LcPNv4;4GqRTP;eLO*>GvFK^O_mWUmFw$rcSWcLc~A!T|`c2!9|a=X_{?|`7S
zGiu%Mp%g$0#s%&)<PG(dhVFRFDe0%_cC6WjhIZVGC6ebA)f#%I><1~sFFS{~7#ThN
zZG7e2NO7LWxb<X9!dl$1niweu1F$pdMjOu65`?oPEov`wsmpRHW@gu{ttuCqILSSB
z)2xa`J$%G}ODT3oNzz#IHw$UD8N9~6<#Rc0Kz`Bu3mzd^cpN+p#sfo)t2~|mQ-SC!
zl<4}@-J6}Me|>A>fc}j0ec#g?WWyztubzN;aDCXuINpJFli{beZJ@ZLci&Ejw(@Rn
zPq;Et`~|Q3^xW|aBE6gT^fB&2jmd%kuI<#vj~V+7I*l6oB+NK^YhH@kJau7>tc1C+
zC3<2?(PE%kku;ZL)=(V}(`|h=W&=fmWSyf&|1bmc&IJ3`rtc?Z4cqVB3t4`*?d``^
z$KK3?{X2qrHyhSZHkug(0+?2E-`Uc8wQOYDy946EPt_ZpP(N45oTZZ+1JD&SMUHZ2
zY?Jiov>#3zp?U_jX`Sk)$^V>#$>+(qtvh;MZU~gsvCfh~bpcO~cxO=CjRkS)Fe3#3
z&7$_m2mvl@t+0d+FmVG$`x$Y>c6nbZF}tC4e^a+P1R~3y+0WbZH%{3cR9`K|k9;c8
z2Tqsw7~*bki!~3kURnY16xrVI9`Fm6T=xW^$gJyO(xfuOl#1q_YA1;p&DVtLzQ9{<
z71!V_18t-CkdTXD9TvfUF2JMj78biCVkO!`%tFER@{oq)aYEDTS9{f*`X)oQR!a&N
z+lp<%xD;2}$6~u|*oJe|X_ATz-ndUYE<lqVa2Q5N4Pv@uXS`&s=2%>|lWL9_&ix*!
zD{ef3w)!4ah@4>_H0%^(#k7<dHEb6~AU@w`tq*A7%mGaaX3{rwQKEE%oq}9>TU@}#
z3ZXaew>b9;6t`Rd(VMafMn|CJtUx+%4kKMEXUU*d<|a!*Y`2%i6=10hUF5;boc5*l
zLXqM9px4!s<itDyHA4^6b;5U3m&%$y;M*j`W|K|eRIR0Lwu6(W>;y;KU;ZE}gYJvJ
zaA!8ajr?KatkJs|kKgy>Y42?BqQ;48GXx6VS(@-u#1I>IW??|v;V+WnctB_`kT&*~
z4s!abBY{NQ^hg~o?J{%dJ^3&*s6&Yk72E4=r?M^L{xy+F%FJOq?6^e`t=(?jM~eHd
zW*pSm3<45&yi-r(3zCE<8soK*W5M<t_kOD1@WENap!Vp04{Ci1FqZqTk66<#Si&qi
zA0<iLhTqsU%Z(nEQdjGDTql@ThOVF%%pqTg+A(8G2-e>4OQt`2>>-O93Up1Q1#G_O
zk+~8i8)}lT5OLI+^bH@hS_!_Y;hKL|bd1#Zyb*yQl?C<jfMcH&;;~Cm{;%)88#eL6
zAiUhe-lpaz|L;jMUv?WIf+_l{r!iC>k4g|h2xaG`C+=&@@w(?UR{4#Zej#w!x_uiM
z3xiGvw8<FYzvuOl)b8}#d;Jza5*^7Gby~gL9CV#mWMy0P#`eObE4uz>8yJiLNWdE{
zyKYUi_O(a;HoD3!x=pxjKh#)6A)3*5E5_PghFi0Eb;=97k|a2(vV3(6G^PdCcNkjS
z&OXF(-5P*4^fr2U$qKM0m@xNQ<g<%Ag{}$4O%s9*b#qP$g2>e60K>_r_gc{Qa~Z*0
zN!8Xbbd1To+rD@+gUs(dNyD%f;8GyeK3+iU)qb5%P+^UQQT-EkiVXuo`{|kjqqd@H
z20QLML1-Ty@jQ)`S&uSGw-CdA8z1%rleRW_30SD%g9Bz89;RE$z_<o3`XLLeUvcVH
z7x&&P4H>Aq1)beabd(5<pTXj|UFL16M*TUuMyg+ls*}OD=_NF|{WcX8J3Wr1JZvLD
zTsnxhY$@q-zjC0T%X(KHny1$7NP=PX#o#IV7V#Zr>NoS2oWC5x|KrR*4ZBr;cOO}`
zx<8K-bIS>WFT8KisZ{X&op9!g*w}9+_-an_{hhC#ZcWCte~Vtv22wvA47!Lirmp)3
z79cL!qap^L9JL(sDEDg3h|-cNX7)X@Ei>qpp`ghuY4&t3tzb?N_ubEGy>LewVCnJG
zy|^mXA!A3nre5T>vbW$nt@Z4$1B-DcJx;DwCqDAd{WKjAXCGO^W;!FxmP0BT2bs?2
zsXyO;cFVd;lTO?_A9Z&3GrLMJVAmK{{|Ct%%qU%{kB6I7dERdQ@sAqCDrdgX^~$zJ
z%(ql+>O^Em*i^iazW!2~yK~)=rvJs6>nhDK$O=jDvcAHgcj*PpZ~I&a>B9}Pvo!+C
z7yVm4m_7CgEpDlNa3)>1gHqRqQ*m2A`J@kj5(}@r%b$3gypJSLN{@D?6U>a3Oou=+
znUR1N3=O}{vGqResg9KyS`s=mTzLK7f|)KKeJMC@0DoPs_TE+nt-Ay+S%e;(RIyu8
zZT-3C)iv|&d3*4NYo7Z)r|5vW@kd{}ah7|V&`^^=Xr=~M)^`o}|NXlqdL}Rpuye;?
z57NjsEs(XBQiCl^gg-XA#Q{{}e$oPAmkXW4`oon*ic-Rw*dk|%fqDz*tPm79fq-cw
zs68EnKOQK^tOuL4VG$~&`r7T2#1%z3Dn_7uqDM9$WJOezb9;+|7_0~t`t~WiAWZYv
znrxs9>deSJ7L}LJO9UCU`Gp@Q@vz)jn!0unzq|m-(`^@&e9a&=j3wK5AZqZA6MUfk
zgc!T6NR}$Ese@g?jx83YK%IZg`0HZ?k1!a}aASs>3`Yin@Xa2VAz^G1$0o~MA9)Nj
zNo2`C^cU?j&2r?YmbjcYS#*bt#mBW`?~$eHAd^gqhY3wEoV;gM^BMlwk6hwAXTxrc
zc0L!Mc3KFld0hk|d9`T9zHq<Mq83Y{g_|juRuU+~mJHMVw|-$5S&S%e_&ofd8HAWR
zjo)~CwZU+?^l`O?-u*^LlF?@493>4UD*l*Oib_!?n}}72q~E5$6Pr{;Np`KfRn&05
z%2{(QxTrCPWSXGD%Z4qX`r6_@HBO>VskO!VUxvcgLDvkrdb5a@*(82$*>a*DyVCFB
z#7-5XdR1#|CyZ`1-?e(^lnXb!p#GHr<MJD=jMmi9Cerv+u*uQlh-Q1o&pYZ(x(rEG
z$OZ1NDaVO2ceUo<qH<4YZM=myJehc__8H}DUd!J}rN7RXFSY9jueKgP2)WwrQt)AE
z^FiAW(o@&QU1Z$V7l$i+`}{~D2c7RHzPE9yqY{cc8`TeGXSi-*uUp@JkHkga2Gfqv
zERo4d$lb<Yhh!Pws%g)!>RP?nT94ueeXLEB%P^zGf}`lKlNjVk$rA+*RPIBru1?=t
zi;oYG9k;uY#*N|^Y98&*YIc7K0T}&8XRf?EyZ*W&KnpT_NV^BEsGfSC;d#7e+r4K;
z&WwYwvdl;OVB8V5wxY(s>LPD^_vLiUXAcNtXk)a6(K;_AP5L^22X}nao84sXn9}8<
zFZlO%e~O?EZ&MtlEtLT=DH}~rECqvbof?{>-P_id;S(QbD!+Ed3wXh9*q>dx7;_tO
zKwDO-EdSG!poN~;UD+lJRxYWTr<<F9-r4lJ?u<im5@9O60!F9A{yiO_e)JL?DrvOw
zh;2C5I5qyv4BKJU58dg8^c+tSS6j>yj>q+rW}znRH1ekBn*ko^*;C)E{lwk-BZ{96
zB8<-5*8jdmnexcBAoJtX!L&P{Htcfw>pwu2OFgzX)$ZsqyG=L6JBs=%E^esZ&-eLR
zv;P<M){J+*De&(XmlubnJFB)V{MbMay%wgrdghb;8B@u_uUmr_Ze{-Zc?++wrw`TZ
z1Br-I5lTJUg&a{?wyTcblhJ<#G1q@_l#|bok94+xR{?f_Mh02swGOE3#XHiNp3~e8
z0bBs`B4vK~<Or-`D<(g`2yl<5f~!8UVXc3+9p{2NRO^O4ux&h5#1=856)=9BuO@&R
zJ6)ig6(y=U3||tcL7ab9oWeBEkQDkAWuX<*9>|wstZ^A;uP>O(wv3N|(J2gX87}4*
zBH>y7e{RdnV>>FQ{VqI<YRVV?-F^M@N9?4VIZKk+A+#zKX)tnWkX(JS%foM4QGz5<
zW)m0-u%=0pequ#NjX7HpFJ%EJ{zI*dhh;u9{!kth=6i^vT?e5{QNaNp;Rw3CY%`>_
zEh+<KFZzkQdXOS5aouK!w-rdS(QEE@8Wo}<oF{S`fCy0)bl>*Wu?bFPvv}9))JeJv
zwRLMymScuJgj{i8np8?LKCJJkb-@v@1)pp++5WL7#(X3hGVT8rYaC2abC&4t&NvHp
z$KbyQWkF2W$z=`g_P~OZQPkZG%39RkaE0+<cVYmzSA!yEt-TMQPAdwGrS$@|^ho1m
z(?D=u`yo&*dr41Adl$zT8Ut4ndy+P-MMLQLHXmW2P*Kj!i{q_GI$%G99YX;soc6^w
z8x|>Cj%oiPLWQjar%vXxg7q$HBqzwqd{uCEfh7j_i5CiSLmFD(prm|RK8TRUi?Tf3
zwF7DWo$+v}$o>)$B(<5wby=A0D%1x{4NJTGT*An679N`hoev=FlJr9g4WoV~2EGDI
zxc_^9G*D*jdyfYieJ1f&nwzJKJ%Tu`4ZlSVl{VQJ{iPCjIlK|rqw}rI0|n)XYDF7A
zF6^134qs>MUXkg4i}nVJpWwwV3gA<H^I0u|p+#nVlLF@`xn`n8aH%ucRL{Oh0??Wa
zzJ(SR%H<dC_L&y<2OCns%!^&CwXU@|r++~d2^}c8N<R%l$rmcyWv1W?1okI48~q$o
zsWWqo7|`f2--bm_`&My);8rN22K0iEwYi{HG#A}rY~JJ=K+Ej3L(Lkh3E<^30<JhN
z;K0sUtgLL?IkFL7u~u2H%lCFpaOvmR?ol7Hu?(R4+@q_F{SM~+;ZnNN>k_#lL+Rq%
ziBfQqs`3LYQ(+O@phQZ~u`FTpiT(_GKoAoe!D#g&4x$pIQV{qA7`ayMwLG+uN+<!7
zKP8AJ!U{7EX$FIQV4m4XB*54hMB7%NwjJrrBqQO5Uo%vjkY&&_8VTPCKuNpR=K(Hz
zY)tc|FpM16(dE#u0wjO)SKj&`K3ME>iG|{1JY>AUS!}4r%ZfZTGV}@Xnr*j34TWK`
z+K2CV<<os|Q+Ii_!Fk&5(SHS*cOtBv=Y3!7aa`)QIOT4OmzDHHpQoVNFS@z6^a4OR
zg_-*Mnf8hOk6|<k@jz3XxrOezG0x_RX@V>|qQ261sfV&Ud0)?(Z?`m>zuQcEbUJgF
zLT9(?fsyp?xWCMAzbSD8jFxuX`E%Ie&JEy8XoXlX`rihfH^1P9jZtNkqB~Db3Byy%
zTlG)AK~N+P!_T(r1$imaUvR3^TK;$`3%1pLML0hH)%9j#o~RuUi}Up;zgvBRyIyFe
zMZ_a&n!)^95uw?(oghmKE`BjSYb7pz)kEWR2yYrsG*HE``NQjoj(+<8fK%621~gYQ
zBY?cv#tX*lb!SuDen!7ljO~>z4Ay3YQ=lKE(TnD660>Ttn~Ze-onT)(CqvgDrVHOt
z*g%b^(UFnm_;KeugQ1i&_r&GM+)3im=Vu^1YqL+Hf!-Z8=j(y0k=qx(mj-GtT_Jjf
zVDI)0_s={xe6u<5hOJAAKE9{i02GE4&s=cIsh2aybyL_wMo=4%{{c#*7hT!3i=|ZM
z?|;3f9>S@QUy^Wps;s3?xSvZZ4GBF&@WhX}#bs-56Vr0#`}IHc$4P1qYeOsLoJiyl
zWR{BmgLAVv6Ya{5?(TivKK;SL-#A|B&{&+}j*?$ZXj<U@9s7prQS)sU`Wc}-lFBl^
z48=l)Ckj;ZGZ{U7LUp9F99Ic<PIUF9RT^SoD+)mfI`PB@^guQiiTN=qj8~t*dD>W`
zlx&LoGDG8#2Vv?=cVC9YtjzBQ$*o7`SLk+hgtF2Lc^HH2slzo)vPQ29by?uej0&bq
z6X;P#JF(4ro4~>h!!&XW2D28GXQ8o&Wh^=zwil)Cn`a$>K`P2?tR%&50jwD~TU&*0
z3RRD_$#3=gA7C4S5g#sq4Az&|8(6DA*2$_@PBl!kFY$S`reiB4^Coo~=}%I+V=uH#
zZ5y`@?rbb4LQC50{HY5o)IRza40g({kMkIV7S-9K5~iYFoo^6OR=xz35vY$b;5==<
z9Lg7G27CrTASQ4TWn%{FVI;H8k$${%vHwTqCf*9W0Ac~mPvb+O`TZ1T%oqMc;Vfzs
zUI*L48)Hc>pO&*N?z8p~v7+iUz6}!y>ah=#;ht<!ZJO>Y>_%!0O@c>*rHUn1O<g;t
zVCIz;jpX91gGB&V=SyMXE98q(C0f5ZFq@94Y}4PvFVED(1UE}1`QNEv4sZrqqH-}K
zS?i{af96&sg?*{yVE(QGeK^oBHn@LbOA0h<61)!H8y1;8##Vfha%iW^Pb@r+u~e!z
zSsii)X=Y8cW;}?$rL8yR!$3jUoE<OG{`#;TJ0KbegH^VV9X$0d?Q%J$HR@ioj9*^)
zF{d*w|EsxvS7&{kFDqp&dVirM0fStNM*Mw&rjC+h<%oXHY)8i_`wm+yj2dJ$6Lx5k
z*9*59-EiR2il3IjM9_yK`Fxh!Oq*5RJZ#(kgaV~K<3y0gwfH?W;m#uuwo}|O{vRPZ
zY~QyJ+1FZDO8)WTe@Ie)9>VVer?4LRkzvYaj!v5Tmz~D1pFkhPF=rlL9*c0+9%s(m
zP5FD@NOZCeep37XuP;}iwQH6ym@}`29XnVL16Z<OM{?!Ny7Eh>O&NWn{#(C^`H4t_
zt5*t*gz>J0v8Q6|tbXp{RRy_-3%d#nkAJ8-)+hSCr|!(|lwEbtb6Uyuq`Mz~)Vh9g
zqu$?ZNS5aY9qsW-*E1FQSASi48sX#}usAF%e3?f8-)8%XJb#cWHEn)&%`5uIH75+(
z@J!0n((&8kf6pPR%T4Hxx{L#t0eR!j+{S;jKAN*;LDJNWU)INGr$(^)C=GSV0riHa
z+dr;m>;Ha5Js3)Fq;^N$I@FhnQ@c%l6h5R~7GR|u2x`W+?K*2;E<A>WVC^-&IHy)B
zZ#XNW?{$a`+`S4SAtF<l%QbZt2EV(Se%!9O94$I%s-gX|=%5Aq(XUkD+O75dKim)Q
z-aN8kH2@4Vg$Wb)oVS+c?DfpDEjxORn&I%Ac!<=nk#;GLUGEG^U{Q31QKN;AT)$Nb
z1%Xiz8^J}u-lWa^Tlvm(71u3*yEhh0Q&h+Kyld=eb#<0Xjn);we3N0k6EpO&pqv%)
z++wZ14aC_%>e&U70H_(ZoZEq%!~;;w1P`+<ADu5gd<;ymL14*(2&lxq9@%OF5*AXW
zRKNULqqWMW6ZieKJLe+9+}KTv#AEfY*(S{~ic%actv_dD#Q4m9j<u_AWQ;eW{%fRp
z%2~d-)xV%|@B2VOysf#;MH-W2H#qGJfItPCJiCER6}XIuvgl|<x)cxO0~ACP*vj4R
z@~{L07Tjl}q;kZ%&8#Qj<sH;_9l_{1{GU^08F*jPZFtEYMD^M++HjNOw$GA<=;AWK
zz}vVA$Uu~$YiL1Cl^u3GW}pg~QP*;7FXh<awcAE<mFn{=Bo^gUR{B?^ZM^WYA40M^
zpj7V6+%yY<dm%=k8eW#tjk$wFw%X@<f;LR%SVAkDSs?ybt`J&!Bksb^H6ev&(9AAp
zkS6pySbcTK^mIM|FEcmIFTz{LV#_x4Q-1|RXs54X1X}$`xHda{ZwEn*jd3OeY=56W
z--y_8lYaOV+=Z$gsxdZPx8LQ31!G)qc-6K`x=Z3ZWIGbPbhbgnAOS+U^i!ZR;}rK{
zD9|ws#D_YcFBKunXY^%@VC*8i|4JIgB&njuEt8|^hX8xbmjsZ^FreFRg-qwt@hiWB
zlh2t@@`sAl{^X6xm?c+&_M_x;qH1-z)0UH2h;WdqnAuTKf$VYaRemhjH;i^2ZE}|U
z99MNc7T_E8H)mt|lfb5ndS>O`aYTTwYARKf(tV(eNg`>lGMvGipd;vBo+0tg-Kjqv
z!Ye~5B^BzIrg?IGfwH@gl=3wSnb^^>gsXf@d6Y8kvD<)siKC<JbOlxHdmp>%?RzC#
zi|8w3a$-T_!5bal{8@|F4>P+}%jK}Kv_MfcT)#~dYCOpP^*!+H@)He4@QNHEcIz+=
z??a9)UyJ&3Ie->>Os2Ob{S%E{Fz&j?`!L{*#h{B1d;SJ1M%gLNqx4u?uZ#k~1}^Gs
z8EkakGeIJVt8D19;wC29QcHD|zK^w;2PWXieo8K>CK5J+g@Ssly)E)of06w6+3?__
z@j{jciH=kPzfLa%Cl%3Vnf1DTvY!@+keg6Pf-hUGBXk*Aag#-Uk%7rdLdLgfEZ!2Q
z>`T`Dz@qwblvHsxy?tA(HV=<!6(ZPbrZz?m!t*t6K=YZekDQf8eiX_1IGcRFWuR!b
z^)g0WX5!Id_)Cz7hjaU~+QYx5v{MFdZVI!&IEPDkr-+V>B0__yuDEO)*P=rmZrFvU
zhthIsf!2ZnVq@in@V{`2TT@2c#)CWbp(}5nXYbN`f9FBGl*+fvQGAYg_;2uA^5f75
zrG`_#xFXq(;c1Bh;=;FgM-I(bWv}Pp8t>Kr#Z!hzp!)i=X~93@zXd$XI&z&`AND3=
ze!VWtaYIsb%O(lx<h{PR3X@8#=y~~dPYo}OLky3NCHwQQNk5!>a&}My%YB)9D|g=E
zv84_&HrC3nCD`k^L7ipuMP~SRBHmQ7Y7?@%W^?Chm`3uH6?R9WcS-i9jr)^!1{{0#
z)`{XgKREf<kH>G9&s=MFUR>_;zhL|(*+PHH>UBc+`{~=Y`>A^a&yOs`@5!A$@?0a#
zp`yW*^La(B`tZaTqu{MrQd}PGVD4pyLwA=d3_rRnxtW3meP;$sHzS2T2D+wWJrVAE
z|3r=6#4f`rhYmj9R?A}%g_*qYEl-9U@75aT-O&-w!1Iq@<)?Xf53kG&ERj(&&kD4E
zPu|Y5vAlu9$m^oc{Q6sGs+D-4di<1210`4f7a`>XkF1AIYgzm!J$^Wtv+)##p90(R
zV?*I9hM^sEe*Ye;q?~q`lC8~fW9>))!j{jz-Lx{MepS!^tNYMFnMp$HzQ9?N1l(;O
z1bD0)6&ewHeI|sxWRnV1AKzNUN-BY%U2aCvifJ&w+N}3yW&eHF7-gC4J0z7iG*t$d
zK$$Qij|(Om1NWFORmd~~&Spybz{CmYDe703^+G`3!ozP$Hp8XFLm)<f^TZ@OQfClI
zV{}>n`9>RvfSoQw$IFZlpPXxP2Irwcdut7$@hej1CGh&|)f0@@6`(O?=yHtxzC&3l
z_M<8|O~CAc3|sLr0H$40d5zn1tbY(np~=Bwz3_7}QB9lLK^Z}^Xx=kPGQo@`7!?2t
zFylOBM`#&um(ruY#ECIqZG2^xEh2<!CZtJUK#4V*FH>uBeFaBA@|<)(4A70daN;U2
zycv9zc_Y4w(LCe-0c=dysA3t>nB3G3GiFpEQaTsCPv7OE1s&E5ubm;dnelH-62EHs
zLmqGd`)|r2-3xK8gyJ+51#utzS@&Jk|IQfZXtkv&L~@jFk$Xe8<4W+4tP4E|h{h@h
z2SPl1c3izS-ko~PqOyG@5Z0)w`2MMI5Y+2eNIIDBMO?2CXOOmV={6mHo*h+fd)ctQ
z65q65kPU(3eu>Kf_h(Y@&VFOKYJ^OHoUE4`E!nc-rtxa#n0A?idhUO~;>^M88!tiw
zx1Br7ey)I+KqE(aBIbeP*I;q(7Eq3B8yztxGMlfsG7=kLvKWj?mrMul?R=HlM>jQ_
zWv^BG3<EOkwBPTp%mE(pP#Sn2uzt^fu|}(kz1WttgnD-a=*He&SZiiT82Go{pLXlh
zo8)?gaazLHGw#cK9_W7N4V>YNz!M_U@V+pv$3cmwq}oLYaQ6-hykwsK)qHpGjI|FS
zkC$ruh3F-!X}pr7dCAqo8~tSZ?RPaZUVr<!Q2xn4!-ZwH?jXs&Sw`9N_E}6=8^Q8p
z|HM<=wy?LQ5m{*=`o;%+zuH^;4@jWsI~`&a`+l%1nTgyx^jg#9uc4(~NT{kw*p}WH
zeK)xo_kexBRm5f-d1G{c)y-$Iw85OqqHmMJ#O{#7p56UbuQpR#KrHC%KSd@ohhtl>
zqhga}dXGm_V24M98fw7bzrS8!pHbKN<CL5eJyz$E3)vls?sayEd*Ml68!bKYKY-3V
zFx|l3Jk69lTg5$UJM^S5zdYR=1lB$}<#YwxWK<YOGurJ~y#4g0J+{IF|3y9z6Jr&(
zW!sw+ZD)wXxH~-c2UoA54amA}P9z&s`R6iVKG)a#tisT7OJrVE%fF^7t2UwE|EX#H
zm(#8_a4ol`F#*D`X&wU&hDOoH62D|0u|f{JG)|VZhRTxlXVs>=&y>t{^AZh{K5f%3
z$Z4qmW~K7p{SI~tQ{(q5vHV-zzsrLY+($K)&??RMdc6vaF3B3MKRL|PGFXioS`J|s
zS6Q#gCI`yLR0GiV-<HG+6^q;e*90()0T68@pzOPel{D?ck}_H?;CYTe1?~|%c4OtQ
z5y+~IzmW*>Wr5w$(`aqjE%l-Wi&4Sk1q(5X1_JmZ;PXP~JT<9=4rvgc_!l)wSDp&^
zQWP{;wV^vb3cu8B4}2lS6(t9K%7<bEunl>3gpauF-B_`kzX`Q}g1!~Jh4$L<{jr12
zN|2S{G(B9j*X21}iik~1E(dJWC#SpPwGqti!!}tKA`s0KMXUCX0lT=S|Bs?`4`g!x
z<M=bf5Jsl9%q3Hd>LAsIG1QEhdv)ZLP)sE=iV0(hv}SIlH8Z)43S9`N6p5i+GSNjP
z!$Qhs5~=fhe*gPpw&(eNKbQCW_4c?5m880ZLMJy4ZY)3A%tfDH{ESVPAY%N_mJ_Tz
zoWvjt0j11S!kra{6301MVv9%#NF2)_OI0`KSW=Y!IyE40wSl0JNCI^?pCez3o6L(c
zg9rx8=J^t$qQF+t*bYTo6Vd%{ut9Gef<fz10M4m-TWe};jUOwprKe^ATm>pEyRCfP
z{&t(qH%L^qa1+0|_}&OyJK%hfZSWd}mdj@Ra%Mf=#2g;tYAf13;7ih^CIUf$k+&@<
zqeT1N)jmC$=D0fe`!P>tbg^ZI98qi5IUWv{)NGwuUw6w=cHS_e#cnJ$Gdf0P>;{|Z
zScLmU^K6CXv~NxwrwL#(GM~l%gD?Q0Tr(YZ1Caga%aZ+HwL!oVoW}Dw-|Ypi?&p-9
zVC6f$F+kE};;W9Nc1wfHPj=Zy`LN?e22Mu7*@0L5Zz=Z~)SLS7Wi}l)$5MM;3AY>{
z?f6z|pVw<n?0%nW&l&9S{or_+2ju5*-*(EEL<P$B&~Hxi%8RH(!;&hJ_beFwN7PP7
z%Y^b-GV(!~<r(*cU(HSqH%mznP&TB%G#%;5A7#zFk)TK_z{T$~WHAcRB1CL^>Ca!U
zJi@f46V=ss4o^{VQDCV`>O2>w9>QIpTnhTZ6&lAaM}J9q40eGOs=Gmruft71&H8Rt
z>744HEQG4>Rt4oV`z+B7_$osIZ4pjcGWf;-3x9|ah~={x*2_RSrsKlV^WQz~Q&ztq
zbM^$us{qK)sJHD_@iKi1Rh+Ad1;j7Zb0kY;(0GekmnL->`jt)?myx9mD}X&6D$|Gb
z9cj`<K}bL^_RBftuT(@j#@uO=_sLBE=Zu$2D~vVcabB9&Iqq%c)ziN;d1I{^>sKJH
z$7L6;Pp)eTFsiXVaS7gysO*%1KP)75KoH#xl7x<LzGeCNTt$;_!u!7Jbxj#1y%CPq
z0=plmG8?~wv*R+hyppUJLsG^Yi}*@@oaS3qCVxGQ^gPg(mD)dQ`F+M`R*6LM0+}`U
zSxtRM-S^q^H5vU@$SC_zV_tFm9DZ8K@ytv76#2#Cx&MGo`$|UXX&{C+=7}SHW4df=
z(e^L>g_i#SmwzIl5vDa3mw$5JpU0JE^FG7Ik^cei(LcGj?3@IL9G1~11n@IQ%y&8N
zw(}Fi*u%#r)<<;_{?rY7CpFFxjaWlG*@WpkCd%NmTEPjwVWXUp!JMAx^oO42vb_4v
zzM)))%}#%M%=%p1+a96syO&<lWBr!yy-!Zil<K#k`|-UyJ<n$yaFJc3{TN>F-to3~
zDMZh-QrsN0`wM9|L_mtXa;beD*VjpMRD12K0z0FBms)1JwR=+6o3=@|%kXM|Yly8D
z*|EsuD>!=QJRY!vbih8K15_>;+hL8qZNEsMx6bf-8?(Ebj(0%tN6RCzFE4Sfo62wP
znf*5e?!@x#KD_?$!{e9vbFf`sS7UGQz7)DOWg?56?QNM-5MQ=Et?b9HuMT=Cd)f{>
zmg(hZdleSX_-)U+IC(in6hA(=h2HMoB9++xHedhTfaK{U%sl%5`bj{2&L!Es>TpH(
zd+9rx0~^1i<>Fn({Da{wW4F^`6L{opwHTIuVwR$p_6v0>{<dODabWpr+YM^AdHt`y
z9w+xw*W1MP!aw^~p?-8k>aMsc##WJB)MKnXl-{%XqamfZE=;|90@U8%?XB_I5W3jI
zTd}I^H}&}hZ8>R*`T5?;Chq6^j^)6<jgWg1d%tY-rc*&Wy)ec#(Gj^y<a{e)*krv*
z6?m?!P1Qbom;l=Kja9k+u~i%GC`r_&6(`fI^Z#_j&l2G<7*c_spixYTke#Wv$;EZ-
z1NJs;1MytG1$JQ5B}FjLzl6ER#E1y{HfJM0OasD+2fg4N(QOUuHtos?b~2uHwg#$<
z#YO@czOu7z{XX1z5dadcX%m@!$~?qv8e4Mtd`no!wWz~5lu%{T&{9^t&E;paosSug
zV7pXe4YW=&w~p?nulTSR7|RuTeT~1Vq!b6a%E_u$hvwhrTaFg0FU=fqU&|m|j8vQj
zdwIuTF{QwG&T7U3r5H?G5~T`2!{45!@(xg+2pHv1)-@PN=S0C+DV(cG@5EFeQbVX~
zCjRo(eZM2Vui8-`^2O{f6!3$l`e0YUnC2=<{FFEU+g7d)WF)T4Bu-v(XhZw1)Kh6>
zA*`tjog<b7j7;21?JFl!Cf?`G`rL(;^x}muj4r`iWs<KqDPty0JAlCD)OUF_b9&!r
z;yUao`t10iPWX%NdCs#6M{8z0l$XhM9nK-Xy2OBNVM<pH?0h)jx~rK{cKcYo$^85I
zJ19mDxs2q7;h38qYmAduxjh?=n~rRnc<`xwYxlOpP}vSVA-V1o;@zd~MvZ^Ig@m}S
zsif@O*JMnD9pSGAd<andSN)c&QHIZZqyK<Z8|R?=;F9;U>y3vSf*FYiDze_kfy|#g
z!%Mo?alfaGSgd!|e+MO9U3fR1@?y^chf#x*AKm=RhGP?|7kYM%+!+p2%lPT99y%Zx
z)kS`dY~~B^ia{OFk}fr0J+JuLW0Y&bo9~n_Ac1DXiyPF{Z=Q`{ira(#fCp+5`Cps#
z|3vNlr{VHvctxA(frA#s%NhRxAr=`XsxAf$!;S|$!rHAslhZ#LE*h^#2)*!e@}GK%
z=)`w+l108m#WR8#qfhSo-ai~*Xu;y=@QlBO-e^zUUsE=R-3e{jRr&Zd49FSQ^;PNB
z&G6}s9AV*Fzt96Q?V+i9_p(miaZX7$12{rnR?Pm>eUx}n%-@vBxQ2%U`kD&4R`>O{
zO*7snLW^Fy5pGM?jx)B`B^Ael<ivw{3Ss}6K8)X5rHlBRvo$0Kuzs$dwQQ()=(2|O
z#}7_Nw-X&?=;4BR-_E1)7tu8b4Ee<#v9;8P-gj&8J*LeW#z!tdz?>FPw`t-p5*?vl
z0CUq`hWwVSNHRXG_HX3m&++N)D$1Y;@hd};@v(jLmXu9uIpF>8(x$!YTVgsW%?gbX
z50x4G9Hl!$exktEN0HB9_`x(l(OMtit-$^!&2iZg&EUa;CfTd~Kod-Gkq>$pQ`91$
zn1TE_5CGD;k|=TYa`#(yH5e?M{r^5rxV}^nVQ;|r<qJ^7;2I1VI_mS&-$bEp#xFNT
z?J^jA)1uT1bcs@DvVzCi?7=Kp2`DyFOa4Zfa&@Pa3hG92Q?ni(LA3AgFn#PB@lak-
znV_!ym~}j&G?ze)rmD1lZxJ5*)NEHGc8@@ctL>^}^$MXGi=`FOSfcnd$(E;RDi=a1
z@05@r;%QGULRVV+OaRQj<I1HV)88amXQn^ZtzmdbkUZZ5gpI}t6){;9yGgzq43Y6h
zicmij&5%fY@iU(0JExq%MoUM*N@AQJH|ndIKzQWK>a$UaHoOk{hL3cxX@iUV!I2;H
zSt+Wua?Z^Zs%teKa-$(l<z@>B<^X1~mfOck>usP!b)z3(j)>X>1qOOTJK!=B&c^Dd
zD(nT@Fo>6d4!A^$Cro4d9J{%lg`q+ri>;OLo9aIC=#NcdTX1L=M8o1|_12x@Gu7lz
zv6DP9!A!Sftca5Ues212tjegAMJ|Ec-D@c|1?F2zU_E(Y@uUtPt~N5ctgdF*$#Xud
zlau3tcXI+&g`myQU&e)%dv`iBU9<oYIbH9s^Qp$H^~5_%tNu;MD9<u_b~kg=1+0+)
zd{^kL#W&HBcTVj;ZS)Q8KVAe5Ujfag@#sj{7Ruqg{zQLqC9K)n|DUo@Be^m+o&61O
zLVqWSwuT`(-zb3|-%JsDoEzh1FsL3{X~9kS{@v3XZ<k>sgIvRaGrnEZ6!_<MU>h^N
zYkYN}q(j9hydIw%2ULQQFscfC#!|cG7WL@(5p%5aMoztv9R=<lI-iS&B7h}K6rr&U
zubAs_G;*UJ3Bb$Cc0hUoSe8eqcE=bFygWllz^&&RQVyKKKXxw-#DsM`RYZrKt4Li8
z1(Tz=X{w6zSyUK%kqE~J=&LSQ`edF0&hiR6#rO0zNTv8zF(PYk@iWb&D)z{%QP^_1
zqD>fI0VkX_x1CJA5Ps%pcR8-rw0W;}{nnVr=>82#6Pd`)Dd(#rPSfDD85jKKOEj@c
za}U_xdz4vL0@7;d5v$(l$l&BCy7wdY_z$_T>|oK)_iR~ez&(L7?Mp)Yp+a>wV;l^C
z{Lw*#l~ma{r)IoKo<fvI%Ro_ktvlpXUjKlVc`I`^OHHe|Fm<@v43eMd_cl4$l}5hI
zX_4KvAHZq`j3@|bL59yKJFY}tNSY}=x-atkv-Kqpj+~qK{151lU4rU~LIor0DS^>H
zb97TK_Tl!4v?Ykn8<Pg5<?g_gfPe7Vq&hkY%Z}DVO?|v$4r(mi(}I9Oh%x-bR#&@y
z+l{q+h%<G*QV<fiZ?hO@^H-oNI$UG}JWQFN$AsSm^@~rcJ7CCL8(i1BQ>=-)jNNU)
z3g9`Uc&)&6;Kt?=HxoJ~PstT;BH4ncFA*H-T8#e#4n1}Gd-%$)<uwc6EsANjv!+YB
zdGT%nuj>7VPV;A1vzAhndY(Fkb)0ou14~S`g$T+)6m;fD(I|G^p?^Ad=G5O?$)2ma
z+QyOj((1q%b@R*$H;3k1!DU-rjm}m;3YKAumAf|w<@J@D*}3Xti7VNW-pacdc|ZWh
zUM3L~*aRu{CR73~fPBVpFLG&0FsPb`@O3hZ{=f)m70~|d3-Gur(+&CS-<bF%oAp>^
zpNp5DVDLu#xZgDa->}*UeNgZ?#XP+~3TAl4BgQ{<&_8_SMBxQ=y*-+r>Y?V=w}O}>
zO9_<<n-_9HX-pmn3X~6z9ig!(P)UUur1O)N7>XFiY!j7~Q$zyCA`4E8BZR1Jp2tl%
z8mPs64{0HM@hZrKDXtE%qwM8hA{0WRqct}F8kyhUA>nGe2I@rw*r;c&-46z%3aTDg
z{Q#o^kLoS5bM|xnmqB8oRa!zhT9Drk?4FLd2PJqaeIHFfUJ*V_GNWC^5nSD!7Pa3@
za@Vc>4KsKn5-?I$E1^d9J7OSGo0ibpZd)*OlcyYQo2+ZXitYs46Hkv?3`qXNv4#Xp
z>zsE?$W(`|gsTO=2NI_%*R{-M-FZ5r;!qzOU4|BzUp{7#dh=L+F{R#EJG&et^D~J*
zY?>GQ!C8T#J(r@|gSRBX?P)$%Xak0%|H_j_dma$>7;LaUUYM|5n#_4GlS@G%j@Dd?
zIl$Ec`MN!%nZeaXFEH}Ds)oU0GbF*_`j#QdT)7W-4|X({RXfg?DTX%qxNRkA#($wc
zUr!J#<cPm@Dln0%>wZ%kTfN~&<OW1B<7^9U+Rj@+OHFF%;%Stc3Py+hY<;$%u{Zfh
zVT(}xSHbAGd?rZ#Wy1jz`PjdS1tVqP;ZZpiv^17H$Hn8Tjz8}+ogmPCtX6*S9I7x1
z=Qz}B8}1BFuHUmQM%~grPP{AfM^K>odh#jON<diWnMrEHsbn7kpj+e?b2Il5?ona4
zhg4q`?al9STADggzxREt_<{OsvZgAmIq|3JVynRk<K20L#AnMlzwf)B({&=^nbq>q
zeDLx9@<8zTAaqnO?Op89$|QCHcJr>`;HK|d6G(nooNjAY#`Xi8EXuq``~0RmJoF0c
zO+f1M2yCg=-u|@FuY(nlw<iycbSUrN``-0)&f4vloCL+WYC(b6$DsEgyWLkT!rv#J
z1mEo=PksJLZ|F<ItyyHEv^svPH5jJ$oMXg%Q~TH)xw+|KMC}QxvzkybRM#R_Oq=lp
z{(6y<MLT)}wBp|T3^uz#DYoegheGe&R^MH+M3^p#E-894U1hpZ0+Bg5Jo%J3esOHe
z`)r2vbe<lcQ;_m}<B3Jzg16Z(pXUuv1^AqO4*2y&Es?1P8FMpU?T?q)j~{*Yn^t02
zYh-N{t_~TdZ`&YtslQMGzlv)7mhh*(iJd1wRfU}K*`F9!MgSw$g7-|gHB5jt>>c7?
zfeGW9@s+8gI$p2}%}6e!)zBS6_~jd(_o*H`$uvHt+>tmaR8X>%E2e^bjAWmdRd48T
zOU9;v&)J4Wq%!5%A%Q0Tn;Arg1f{cEajX5by42RPBWvK|i49qmv`D8s(UVt3!sMW0
z&Gji|P_lgA3}!@gk3oP#EhE`{X(g&u@i#T)0*$C4OQU9k5g{ssdp=#u_w5GnmB2s|
zRjCo%-`$%2b1u>w;=>~LiwH^77L8_FUOSN1G?vfi!Xkm_a*RI1SM#aVokY)ZhQNbp
z`x{L8i>}E4VicP-c3N?sXz(Fk6snwuY!$j>0BQs(3HyJ~0a{&97n0AG4yB510Fd0g
zR{HVU6Dl0UupLt8U<*MkBbi<-DhHzQgi8HPu!F`tWcXhQUaBy7@>8fNR!#>O&Q7CA
z)Pq%hGUC5*bT0L6h1!ud3DME99BVJJqjiaNW<WNoJ(x4H$)^+SsTR?b%#8pze1YbP
z6?mX$z<$*mAogsf_YVjl`ct^pAG5?)=pys=u85Vxfcjv9w1%oqMgEB`Qo`}se&jxI
zT7Pz_LQAz1w`(i$Xyl2{jq^m6WIs<_ANrT%GFsMX)7xYcE6s9&`~*{NqM$X{7IgS9
zr>?c=IX`8o67qMqcCJd)o06b!(sPYv*YwDEsk|&xIw)g$T5;SUr_z$FsS_<Qi_XtY
zGu{P84Zl9-FLv{nFwKB<P=b&{Xs1*+xz^S@Bkn3{Qz)va-Uw|oyXJY%<6FpzETYp@
znc_g+MWLb}N2ufO0FrGga+Os_H#w8_=;B(?<bS2C0X%WXPie(({+A=?I0U<O3#iJv
z9S*ZbCR_Y-RZ*3nPFiB@n)l)UpcxW$&PBtkw%%4!qZkl@_e=bLhqjRkn;&Y!oOS3Z
zTwmg=tf@&oO6?YS1+Dr=Fr?stzAcFqp|G{H)qb&am+@M4V_2HGWAotWTc_VjD`$yd
zuuY7ultTr!sX$F@1A~Hnp%=m3JIn@g(H%_tU<};MjklRJsWnB*mnz_o)r#r9zWQ}h
z;LS9~i-y<RhZhHuP*CU$vHgh9VCR(k+flZ`r@#<?G3D*9t(I2pP#0GiFCG>}wxfB5
zKu~=Tsh!V7Fi!r(y;8#h%eyK``#e5<keUvaL^DER=>9+phk-_^(R@JP3v8c@Urzmf
zS6RR~>J*dVe>KChRUQ6$h7zpCv0e1^bzczanw=6VMw^)_$U$!Noa!v)9a+jF8D6U}
z3w7bx-)xaKC)Bp@d1)IsXT5+9f1A?Lj5+%ngBn*qShyAt5@qvTisa7!2S5;0YkP<O
z=-~iTJZ`!CW82dyA5OjTl@XnuI6*`ShvGJQ!$R4m4<}@=$7U~EePnJ`hm6v)7*-z|
z&sDZ6{_?Nfh_p}a2P{=4b9((bc+poswqs!W0+Rj52D1I)9?u*BOZT+HfvMSmQ+GGG
zj68%z-c{|5N!g^80lgL=)q85o3A$*cJDMYQ@j~r%<uuKD-y5Oq<S*G+T{W719=2AW
z9ZR>lu=L@uWl|U19wKQ7Y%jhR`sY=dxIfm_=tQ&L=dZ<28re%$;R|Q}G$*`N3{`$q
z3+#VzK=p0uar|ods_)g72D^o56@@%?D;76ibhpiLYQ{%4{N7;c`YohuN^ib{8*XX<
zJU%}3m2ZW#qLU(!V+gL7uK95qKPf44XIhL3&VKOLTPQ*`FL-p*J*4<(M~O=dIA^<K
zWbTG(6mseH_xgtTD(Y5jfqYCgXi1h8!mh;4eq?T$X*Dd^JF0-|+-1~hG+$h9wHlWF
zqF!N>va;Q#WJ^c2kR`>z>un%al)dCPTu*>#e08;X>u|u=mf?H*{99N(fRmacF)QA0
z)MD`MP$drIL{26~Act%`@L_cz9LO8-b5igvn^VTVedqk6FHr5C`CY5k;)(qNEb|y$
zVk6|5X}z@zXM>U7E2IQOF253*=jpV-1qlKEEBONpdP9X*8Zb+u+?}9Ao(!|k;YCbq
zCQZ8mis4TgnGY@D)qwkzoUEgtrS+D<n(!zMdw$7Mg#rjp=Uq|#h;P|t&LPBCUfdHp
zz%)gnq3)`EPu(M4FkO8pz}40M%`M!rvxMo#tV#U%kE%kNgf$f~5mH@DsSAq8=L;2b
z4vor03OqdvPN7IyF?3$&k~x(X>-uoto`;TVF$y9Wt^}f&W|ik$#D>+|Qv5YxB^9FW
zEJ;1!&R`E(&q)b8{j>*4^ReU0V@yRtqUK;}mHs2&9cKZC<f7U*I)?}e`U_DwZ5A{R
z737aKIl2RPNUvJ^j?^2&uVES(#0>id>`!w-yii5l(-=#b-kwn)by#wo4;Pk3z)V;~
zL^vR;3Y2}%gNZ&&pDZglhh2Lx&@}6zd9VZxrf_3X;Z;zP{p)kcQxNfDRsKXL(xKh}
z&a+f8s8>$U%rn<aKI%1pYxqz|n<-O?s`wUV6e_<n!^MvVFZR&K^lt`j5beCZ<DbJ%
zjURZY(`EwS@xD2eEJe6GsjX-_Z|Oeo$?Wy^%bW(=Pl{d>Cv*2w6z>)HkR7E*N}(sL
z+nz>Sbi`U@KR9{TFMQpk`Mn=!z{1D&hs6m89~^3?J$BNvF8|T>V-s;9%`-)BdX;wz
zY=;ZGADzfinV>iZ%1`fOCbgmDJqbT<mc+RY#(sQLYkt_EL+wD(rP8iCBTm56@^ie+
z@K8lot`D8{RVjM6DArmX)H^KINZWSkky7d1-~4`B{V8BOU|zipWw_liSrglg#<=Py
zVK2!0V8goG_AiY7*wvq1tY@LoC{~o}UatL+l<iWq9McxDma_U<6n*%dN4ov+X6cPq
zef9<^dm`JB`KN9`F`;g}3oJc*Ee^ZY{fc@Jeu^~O`zYfsX#FyO@lda92O~W1pKHw1
z4zFsvq7PcAq0#3Y$6ph&-WpV&y0IBeV*+CL_|Lrj^Y_3AG(VV07?^hqhk-Y3AY2WZ
zTqk)p7ZX8vlE2vsv49s>+oQ+N{ivv#$)0dcPMUAGT9+f>kLAZs4W#2ur2M!gp~ZSS
zxHH~7LF4;}a*D3l83Ax(Zqi6-svsX&TYEeE{$nveu7{)yGFNf@EFk4Bz8%ERB8tAC
ze|alhY>~3uMR-M;$A_-50(zs&2C}Ed)|(Q6gqq6BOlHTJ0Ijdu4ukefj1`81V}*@V
zS#Xa{j%wa8smmtJ`v$HCf#TY1QaWK!HyEr*`&bq>^2;|Td%g_(zrwR<_*o(|G|pb$
zYi`AiiT@#j=5Qli^xs{30<&q+bf}x38Mu!5SJMlTffS};AyWM>jhgzPM{%0w+TecV
z&mce(FuWPj5uH6CR#v=Nk!zK;6AWwxOu@v9qD%yH)*f_O2%0^ih_$w?V<?BZKSdg_
z>}n{+p|0waWX8SabcY!fYFMOzK#vbBmw_+dBZ)KQW4=J;H?~RE|0<6S);P2t8v%Gq
zI>~=ju-XAV4z*=`tPqsKm_a`OyXvdc`X_%N8e6tB9&*uU*ZatM$xx}Onuf{Ka|9K6
zg>t8&)aD}YF4!55ERt+j&k0leKoDOm#$*9|fl2S*M8m<FcP&H%Ygo%o2}0j|v15^`
z(P+Pwll`KE=MOUx)MZ)2!H_yi=K2pHe9l|pZufYcy+16?$v)ToOfy$ggER_5L-UB@
zf)%D>PIjR0qr0xPm?7r0Fcb*od5i5sc_GM9wRjw;t`7O9Oh%aZZRlZ33C+{+M>~>!
zM<{fCrr7@SgY<z^Y>dNT>q4zdDpBQgCQQ;;zVf$g<rL4^UA@+0d6q)bXtf9VF$2)Q
zjG&$t3%T@m`(iLaiHbxg|1DImRA=#v1D(1$;Kl_cpld8&=|d~93~u8{O+jkWN=|+=
zD-u^2VM?~eMJpP-43Llm1{G!IWuZ`q*C^A3*5ye7^8R>sRfX|x-#hf;UV%^@$~JTl
z#eY@(VKZUgjcXCY_&TY4!^mT&ERFnHH#28_o*WX$uami>Y`Jk^S;jk}eG;}M?a7<=
z&31)h+F2ylB@~*Q^sE1%Mb7XOPo?;AHJ<__?czD1GN;M$3i;r=k?hE09{k!P^10+7
z?|_RKm@^sNl5UC~5!EV#S-Xvh-%qhiWmYB~ssxf{q_W9vhRk%JoR)90DWisDJMTo!
z9Q|gZNmzXy?p0XpY@1}>ve~Jx`rybN(62D>+nsr@sOL>+JsH8u4!lHC3C0m3gPmmT
zIH54;n@Oxe-JFBBtK-0Rw){KgKnJWARdPi=`Hm}IUTg9*@9cw_hy5^<R#+eBr5Lxy
ztUZF6M9=sC8qPcKAt|YUUH#psknryAaeH>9x5_Fj``NAH=ljlmLlaD0ND(!8Od1|v
z;fR^0w((A$1;@DeX`~penGlw7rknqj+=Z-wW+jidA!Uf?`>B7bZu~A?yLI9eUsk(I
zqvq2#jcHNBFE9to{hzbH300{kVJp*&)2LON_l9>LSL8FkMyKE6VN?vKe$(emuo{N9
zQfH<Xxdn9SwdHYBY~T03IH<^^7Z2R~RDi3*e%)<QKm2p+KfH-XQ^<`olPWb1n4VYx
zGOv4Rd*R%MfIlG_cenQ)j)7nvCJvgcy=iH8qj7t(1Jf^sX?%QOL)OEXoCTSP=uiO}
zKSQApf4sSci2-qC#21i-CW9h#{|Taa;Pwt=8eDgqr=VF0c#-wVY<yv7&)=>qM5*cE
z>%E^XH4|>Tq|0DySS|5<-;&4(SCOkGcML@E;h+Smg{#n3DX(~{W|@F!S_4nnu(DJE
znAxSgP66a)?pE!rz=R9!2l)jpHh|c~QXl3qAVZ$Y>#Me=@RM!IX3Z00+l>tQyGI?(
zRZPPEp#9wJ?%PQous+RID21lA5$HVCl}=N`K=kPpntNOHhhhB)v+IY=VLp^ENz({|
z3ZbbA{u0vXt`xEdL>KblC;(m)k%vbrLWfeB34uVusC-PovgnHp4%*>*<n^}m*d7IA
z?r3;pCF<N?rmWR~Yey^{bvy#_reLqC(((Gomz}=4YN|^mkN_|#{9`do0Fx3mpaRFh
z%Z`unU<$^*7$-F6nK1rGC#|1jra*25bmXi4jpCpF5t{f8`al^d+$Uaaz+h@ad9}E%
z11(*hw~sMu6%7g$=lKSO2KkWnfOqVghTGcTrnTi(4&S{x1P29-ekjvO2P9J48-V&?
zn{b8v%9d7;QU?QSXp+WRAEV7H9kzqd*P5+0oP~>DBNRY46ZE?a8{3H}Pxf{VJV&&)
zw(D2Kav^>A$uj5!A%jM?Jgj`Nn@OTgWdR6Ur&0D02acK9&#&2MO5qE}Kwt($zUr5O
zdH*rZ;f&8aR%dU@Cg3F3s*lhP13jK~=`mJ(9^*>c*-oL_{VQ+f1_eElFVA;)dr=B&
zc(i+NXja!!&0+sB4^Fej-piM6bP^T?)PvWR$qIRR-_oUuC|RoS-xWu#wEM>@$>sTA
zZpEEaRurvO9O%!st`whQ3~TN<K&l%O{gtA1Hm+mL>5j6qXs#!&;cohqE3`FYsKXMg
z>fLYNk9hL0T<h!>!O5p)Rn?rJz=4VQH@B4iy7}4FiCc?eOdoQ*oz@#S7>qrR+@M6>
z+WgnEWrwKCR91J5q&S55$GQ1y>>0P67g=?@U4M<}^wQ-udVzXzCuaGv%erqr7QI9!
z$92Z1o}Jcydh4%6<Hz_@jGwNNnQ5JCz4!@aGOp&uvr{P#Oi&$f3*%;)C)pBEP+w!q
zXD2KF`$^Stb=Ncc^QI0vUBl0ZT-^*l+U{u^nTGc^R!NaT<FxNS@XumOy%ogR2$J)U
z%1RX?Y>VhPG<RP@F(>K*?@pyvW{Xqy@KWu5M~mxli2prDrz5*+d!yp8hxk`xQg-^M
z*%k!<lLPI~;mP|l4y4<3?NFJdI__(!-Ghl7jhj8v^Lf9^$(w&aC#kSEtO`=9)vF?|
zOhO}29m?kRV*;7c_@K!m*UFc;m_6f8@xo+9L|Kt>h|N|~SXw-2fL&Dg)f8doMCjlY
zCl4Y3$WU^T&T`V1FF1MmSJ(_u<9PQxd$JI&sQGx1Lqz+#Tk(K+duVF*%>KNVu2qSX
z5(xkA>;zLpAkr*li13GvHc=&p;%aldrSC`wkKBhZSJZ?b8)BODb(?|YEH8j}WF$Ej
zP(NFajw@>wACYVR$p_{fLYzd|4A55B0=laqDoW9j#wAYrp8Iq0j_#pp5HV`3qFqgI
zP*69Ym%7TkzzBb0?o;#_gn~Z>#!@@`JO;wFdEO)(?BfM1DWY^l0@Y#1iXc6f8*5QL
zii}tN16ttU&N<{8un?7Y{jOlm@8SlgaIlwzzrVtV(orVhGS8qQKj|Zw=qI5Iip+ox
zw_bb+$;*#Kbu9+~kl)A>2O{ZTu*BY&7~6g;QNdD)lW{)33fHbe`{@k<$F3w55$A$m
z8Z-V+Y=34SFc20zm`?LJt_Nz@9kS@2GD#M<_SpNO>l}s};MC>l?$qj#KV~~e6>8y;
zgb1V#na0X#cLY~EItzlaJd`@iqUE<aC?W^-yUxYWcpJ|dGm(c<vjd|YI@mhjvsCc1
zng{^*MU!fERcupMWiM68Kid}wIMW9T8L?~Gh=pi4-e7Q`6x|QNk!w}2tW44zDe{r?
zjc9%toUuRY{SC}h`{lCDFHuJckTO$?K?C{x2d^V_7lPHbhps!bPb-e1=^lzv9q~43
z8B^KJoW@l(nq+FM;1o*pB2ICgFau>!OyjDr?SzYV|GDqPb?dG<Cxj5NzgS^t_Ss$f
z4eG>khNSb|Z`*#rRZ$RM>GwMvEgcXY$KlXfse>h&s?h(VCxgHx%XiOnAcIISmajkZ
zgP>uv_JYN2D-i;CjZTNL{IqCX%Xgpr9o9#YB7iht8^VSAJ+jCV4375VI@hMH+YjSm
zPmKkZ;!mI}Y1(ZBztm1}Y9)wah|_iyZ0H1q1fmsMLU)kys8#P`ix57;0Q_QDSA&Ab
zQcIq%wN+@4-nw)oMFv9%aH+?!E*K8oZ)3jOHAs7g>}Hy`G9YHt+1gpk>()Qc%5&a#
z`bFnt&U_;y3(~pVzGH6YJGg$-NOSta@Gm-un=A!b!wv<e0diqU34;r6O|7!&?uh?y
z9d@SqXAv{YMzxY}3Qaj{t7mVkZ<Gl31#F{`m--MJG7GCtz=m!YyenIh@rvGT7*EZ~
zV%Lz!y4%X0yJY9ftGd^kP!28hfVs1?N8JUO0$~1K8uwEA^iJO$s+}l=lJrcdrw^M|
zT&^BL=WaAjEe>3$%{u+(dWCD(yIjLT_|%aSvuC=~uEvi`$IjoVPgD{ck2FlCtPX-R
zpo2d((Y}KGwETlUEebi0lBmye?ulz6AWGYf%7xn$=RKnTe#WWbQ(wX5nSCWafGw_L
z=mS5E=J#m5lyDK7>3CL*dXW;Cu=&RO6~A>VNUrPo$?JFBVm8uz8t}T9ztC|#Cc#Nn
zU0)x2Z`fgff7fM`>_)KFMW+tueVV^>^;hGMYP|Kf!vxjQp=0`w#>yVnp$tFndQj?k
zElCHIF%;Z8^y>HYpybBsXF0R3&R*2w$<r+|`$0uCnm;<2)jE6Z{KVgozCnLi{N#gO
zF6Xq)E+LrT$}M^m{gnM1JmSji*6&MQ$jN3DLDU)azM<Q!i=Ftj$XL7uxQqlIUS4KS
z-XSGNx$3Gx(_BrP53$1(Z2MgdIkxjt<cz#o3TE7%&mt=$bA~Q#rl>gf7Ot3suU}Ta
z*>|?@zgHf|{ismfOjZN+QZ%v5xoB|A64DO1m~A6ul$0I0k+Lagc*4Z+S*g#+xVM7f
zdb`;cW>=>u_>Te?d$c3<=AKrlezr|H#WsxLJ#`U1FQ_;2JxGAp1J;&$4K}ldD-0-Q
zA6Th*K8_RaU0?g6WvXA|JdOpk;){lt_Zqz36n=&x2P!iZ!*Nr7iY?1>M7xi`(Y9bC
zYk-M~)pPpZ$6$wX;FQRiMp)IVzdJruGQeyU8a^xAH=6Cm*hg`l@ty7PQf4+P0e|^|
z)5-$K>Tj$xU5?<C1%K;}&}tFx0IfLwp~V9NrmoSzEVTBFI}m~T576<<iD4%-iDVjF
zaKFsGavhr2s|5J(?ZhAf|H9GG@?GR@@f}I##272ES!Skatx;PPz$`^bp91qN2S)e;
zyuWb9J)PM5b$L91V>jsXJ5(XzPwX2w=3`pCl&A1HVO-6((IlKTa5+`;oaLW5Y*3XV
zFY-$5|Ajw*d~`rz!-0U!DkeW{Zk5L*m<%)-?;GWgKso;b<KC_qbU*Yc23c;=B6cB<
zUWD1J#VlBX=Z#h>hsB`^p=q|uJ!BXd0-*xRyENqx->(`X)4Z1U7{;ZQl`ecw+__S%
zUj|PHn)WZjwtw2S-h3-n+SnI)i60KlDrmG<tHubT@k>j(TQi%{*PS)#65Y~>8}~Yr
zJVTy6&u{(yk8bX9*J#(s1v)mST~A`QOJ!$e2Mk3UOdQ&iHTL#a_ozDg)^7sQ@a3lI
z@8DLLlDWt{xvoP6{x%GHmE`xmF8h!9BWvnWzvA_Ec)jFx(0{}iOncaObCtVP*Hroz
zb)U687a9gmKepKV;>88owp%Sp){Z|SS65%j+8(@M)$cv4liRJym~W5yV*>1tYRl&S
zx%h7y<ie=-`{HVP@)i%*Q{u*Bt63{knBg`%f70<w?-LAvy&nAOF_zepJY8S{|EX0&
zd7fSG{I)~ib=snOuJ%O&L-cPIxFx?`bl$apEMV@=*Z%X}_^E-S9nJ=hwlUc5yC`HC
ze{Sd0KV~bgO*wZwPS>4mqO&Gu4Si|9Pj*Bh33I*97kd~DY?*e1xp1_5G#Lu!S1lZ0
zsrma}yG_vkhu$}C&zy{I`pdYsCg$XaZCqDPpv8x2b;R+rUW()M11l))t9c8$U+-3_
zFua#l@3~<lx;mlJqk|cFKm90sz^Pd-gx0asJ#iC6Y|8f)#Ka@|Q)6}(%e>B~19aZr
zBUX7l6_iXagwcCl-IE;xvnx^Z844PVh4adn8HM=)Fk^xB&Z(h7TW`S9Nu+Rg^jw8z
zabP?WZQzOkN*@xXS<Yh9X6)!D4+XqX*-Dm^bp$W=^E8=DXc2+q8xt6JA4<lH=(U=m
zwEk!Zu(%+)vu1oRwVg7;$~7Z^I06_DENR`6)MFDzz>*kaU`+W0$gYZ04AU%{dLtD%
z)M+pDD=LxgX`o2^@Ps}s>i`m3K@}Es3t*8~eRd@K3F?aW0cp{sq^Y*7Z3=7#FQzz>
zZ9u0O$XjUN`)q`hTn>rq1zxPI?D=w=*Y@<Gd_#t+7Ml--AgKsB)SYQ`uvkN=ua7wK
zOg4~{xaTubQ|#p-VM>R1wloUr9a!S|;(CxK>*LE{gRhFC>VT1O;|s`8_jr@Z0=(%I
zX!@`MOJE^*29$p%!cdOxQCRZmtGd&Zh3ZoR`OEWf5eqoS-W!|<h|pKNYm(2HC&z<L
zG+C@%=+FOAwR^x|#WV}~Dxei3xXDv}-#6iFyFec(l{O4;pDzjLa6*0qCe;bhoMh_N
zg+U|(MIf_D`tD-q)RZU6D7i_fI69x>PVvN|TJ3-1%48<zmcSo0uL~(JX9-&rCktgz
z{omAAasS`IqjM8^F8wTDw3*5Fz3pCjqwGj9=ya&lq}FBD3l=qm{<BMGPAq8NxnJjM
zclM)qOp_5hUwf&d!1a`ZGWZQEkxg=@&8;7ijX+)}jAVb4MC+6J;_%8Pd5Y?Pl9!HI
zcH;ESAnDEU86P_>Bwg@FKIse7cPy}aeJ>ZpW2uxzC5TIeyALfmsyTI{rrf(>ALK&i
zi>N73`ebQ}PV`Sq)wcw1##~Z@a0gn~p6QAdVLOpu%-$~)gG8=DydEjq7L2)hyF8Zu
zEZh_|<;D-@Vlysw*v1J}_bAY^J9tEmoTbr$s!?cmwT+C1$pP`h{G}0GnWN=*K8>tr
z0%^yAu`2f7HdapRq{J|IU^EDctZg;|4B!MR?W%E}jR!-ZnXuYV@ggKjytyfx4xktL
ziN2d44W^ZdIZFWM7<j3*wZkEQVkN;;kgpr#P5ZN4zpE+4HSjE`-n3*3ENMebjHx+o
znHBsi;2biP9o`Um_oqe&k?<g(JgRVpOf48Ujc%#XLS*zE(bOQkVLp#_EVm*}OjIEX
zH*~0uf^1^zq<+TW4(qb;)LwIPsv3#BM%{3UqKWG;GqhOm@SRe(72Ht5KqM5>oRswC
z_~yJTuh4T!@&5tO@9Q0@-~8Zmu!?+z*PP|Iz)xi#WS@6+ocFsWSNM?POO^c0tohxR
zr*DRUiklVw^|FtyXb1oskdh2Q%E|ABP>#QQAEPpwMo=jsnu0(J>B+mDIFqn*Vg_(b
z<n&Vd6t?2$xy@BmjDlzY`%%Wa-{6kb?qwU!2*H{*Fz;*Rp_LQjtxVn3tW$eYA2Q-Z
zj!qI?wBbzHl2Ds5n)19Ui7~%)M|@&42-4NW0e|AEV;Uv>q5Ui{S0(>V$jqYaqyGQ{
z%&LFs-xj($-+7Yzj!!9X+r$4_?S6VHIpRH(m31Qg-qh?<kNRMz=jM*?^!c@0`de6E
z9#*e80c&)>yRGAKcdp;u6c3YBQ12)ck>eo(07syzY{>}nwhY=Jt+C3wds)(;3#^2p
zK;<sv4Lz4WMYMjtSDT}37f=U|0NecmtRnpYcQq8sG25K`ONR(;2=sP3>T8A$9|4y+
zq4+Y4g_yxrpZip8v%aiqjhd<+9FD^&mqWSq)(R=S7cZ}}DnN>*MD<t<ewyL`4`|>C
zyhGlJ!tj#|)OO&fJpq7TJn@bnjYF6L^X>>x@Pks!qNNH_3LG3lP#6rqf2Ke&x$e@H
zIyI@-OGb$*)u(1!0;aXQHvhUk3-bH2uL;a8S&9ltw?aExZ3bIVHY(mi%a$2R%YoMK
z?I<vM8JuWm0Y~7ce)%UR$0#egaWrh8j|ji|6;dyb|MD-K$s#t{$IfQ?u7!fO+)+yi
zNJ<JkiG>dOW~?Ms<Q2di(*e8}@(UasP{$<3B3fdoZc@{GQ$!W4;kRNBzx!CUMn<Dh
ztuy9%&fp*aHArXWH49TC|BRe2*$@+L83RA+9xbnM&3(LF1rzxYRifkNl`9_`e|^yK
ze0ASevtCD*LdZZsEIazC6ur6MU`TFR7|%nNO4Rxf*hol<Bqpt{O7xVPrtvmH&RZdD
zK^Q7ptk?tE6Tt{#YZ}Nhohhz$_bF=nX6N%4(jNTu8;9*T0je!sQ{<mf&Di_4Hy<9(
z5}wInSc04Sob4;WhijBAu0A#TCVmNg4_v->ytI>+eQe-vtzk?PG`oDi%_U-^seb3=
ztxk#;IMw~WsQwz9O~B7@O3NYSMKxZb_s{>6o;I;Rnqtd1s4Z&z6*xZ5*?0Db^`GyX
z@5Akfukg0chMn;`;Z!O7J0SZ^pzJXvRbCl%{{0q<ocGcH0bfrFhqms!ObfP5v6a;)
z9Pr!_r>J%34t&h9<55hk)bl9lr8q#tK4;2h^|71uGMC~PJI0S228FL4bmW@g^;Zwn
z=bd`;@T`f(i@vF&RHdGMrJZ?o5`rqy#w1uX>EycSqe)jsSX@-b7Yow6=+IWvsbWUw
zJR<e$P1%+($L=R*BYOl-^xwH%-~IREO^itzeA=RRu5Z)pcM5o7!uN|{R^+f@#QVVA
zUw1!LI=e|HXUuI-9`R;z_`BNVbkdd+0^M3nlSX~KK4DtbEs7MO(TeOL9oOrQ0_5YI
zq}#%k6ZN=HnL1xN1Dc=LX)ihcj$AB!a^fuXVpPGKHK%_++<qLKYrM~Ac0sl}tgmce
zQtapNYnPpIwfy_HaLhNMk2nV0g-xqG3Pppd9+^KAfPZ!*kbg-|_q}rcIUM(z2y=9D
z`?j|Mm6oEGp7BzwuR(DQ%&fvM&1CJ(vIb;EOCs$zv8$4U1!D9j+_wlwn;wX7Lfo-V
zDL3ZW1#hDDeqBO>6MNh`$&i4R#-NiA=2EOvif~CE@j}I35QXuD+(QOh34IKzU+%f^
zcTBxctDqd3LcQ?0QKb1a5TNN(Rr@?9^XWW~5T+KCt<K<`eZ_;|zDA%8G@uAg`7MW2
zAjxB4jBmR<nX0yvH4<Kq{Swgvvw4h`3l*X4M9I9kq=LhzQGyC&mEXbKGZL<kL0iK<
zB7H3Kv|HH(gvxN3Jdnj=At+PJukmsytQ<#nLG#==qZy(ZU&f!f^<gyM@N<6c7VM+t
zxEOOww@|_0yu`#0((-G7uZ0)VhpvHkNe`bsd`meRE^f9#!;eOSnpWll%>!W1FNs(J
zv5i*zpE?K%)>y8ej?2l*Ap<kLZZpJn99y5paA-X&eX6hAoU`@^0fgGjDdXC0G)iqs
zK@6bHlF@+BXc2r)%1rYlh^-7kKE$lYu$Sxiz!Mm7G^Zk`sZ#I~<l3(GD;SU*-H99c
z43PVmn`8!QoRMTjpk?)BA_2twID>S3AQ<hdy)e(BU@-a`TSwUFaD@7uHa41<Y1V;*
z5oibW-8y$^q3rpaTrjGAI8m@~PL~1;EE%4_kX>c#a#BC?69+0`Y&r*=lZ|p=&}z%n
ze!tGIi4qzQpa#_>N=A<~+5f0`3Vr{s2zG=aEeGIRm5H))%e8Lz=tN0=nASd<(LE-s
z|0gREO}O-T{PaV?a?{~zavLUHF?QTPQJq5k)%>U*+T|nQFO|U<(uNt&UQ4l}CYJ2i
z+3~3w*!-*Uiz|cSfC#l`%=1EP$Q`Z*by@95ooCCd{fgrkL27BY>Nq`>GNLMNob`-p
z%OPrGj%9Yfmy1&KxYpS8yCle}|8tEt{RoAP1|tUfuTRBbU#f~j9*+*5;ku-L0)210
z<Mpwsps6&+`B+AfpXRy{rirv#oyG?7V0>Dt3s5#c=m!DAutA=+ll{1MU#NRJ8N*T9
zJWYa>0ZoQpK9o)vYxrZSGn5G*&dM2{1V?;ZA)Q8k-HXMMCm7ni1bjfR8P*auX%tQM
z!i-2Xq0k=tJhm40P+dF5g#C*>V9X^Otx7t-#85Na=Iwog8%NdVd$HBSl_LInC*_jx
zHZ4YWq)Q`*&V^S_-gZwug4?y(egiO<T(AC^#bU>`mN|s1C)xd4Bxj_4f(_+sy){uc
z3?!2ANc32aTdwX1);qR?_+yr=hnt~52^Uq@sGIiYA(xE#d`4)qjaG}){#?1o97FTE
z@NUlj=iN@rwK_l9EkEm9dN&}&j?O97iD~C6-EiML6P~sc90sTQBaJN^_M1QdCw`<%
zhc&|neK;^GD&Qc?zRou*LZmi@<Cd1gK$8GNUQSwPY1%O15z0bLu~R_?(5mn0;~_|`
zwo04dZ?jLl{`I~gbkg9H7r5*LYe?2aLB=r`|Hz-~H^a8~X94$B0(|;TNyHyNmc>~0
z9LVQ(Lu3X8k|_tozeA_iUhEA&-r=-4el6Z+JMr0xk+(Qljgkp$t8-!l<Ne@yR81gh
zVLQ7f6cx?X$rj2M?yNfy{q;gHM>ywHQlMK^d$zDHQ$04Yq-wL@$<|h8=$}<bY2d*W
z^Gaj~%;0gr_8{Oi(5IE!Hw?<Y|1P~*c8Z<Tmi6>hLUtwa+Pd^&XXmMqn$|Vbv`4pI
zv0SSoyq*#pWCiMu#*w2&7wu#3eAnC^i)@iio=RP+UY{Jrh+DJR({wV}iCtqWxq*hP
z_7~#*_`i)eG3zXYO!XO^DEH7#vy9xLmxl+<Bpyt-N9vMrofV`3HFifR&3kvdowKtQ
zJy~sP%B4GPV`N{eHtQX;)uy1{3sTeoyUWn`0yC3%6Lz?;9QPI9ZWG;x>RJ|Ak1l$s
zG|dR;zOp8yX*J2KhcBQ`w?Q3?0Mu8z!9@4F7}0r9P=%cGuuoG0{;&P<>*kie<7pBd
zi^yOK6YhH!(fPMS!6vl&kE+Aqb}AF(&M|`B`RT_7{nPgtFcSS~TGhiwS$X)W&RL>L
zlhl5Z?dN<&2AVU&(ioepRa+6j=OHFuj<_Iq?7g<d3$$(cVjo5C!yn2M$gR}kzqopU
zIL=?qaInV600D*zLawVl`20E@F@u0eS_e4`lpK_s#E=~F`(yC4Jpdl(Fc@RLCFU?X
z%uoCQRtZ9AyudPXzvc%l9M=~}+&L^7U>XIxphrQ%Xa}KvSI1kr0N&sN26MzDMJN#8
zABH}CiultAdI509#nt=4W%($b8@aJFw74dcn9xDvg$WB_1T1sZX<w@ddUdQcQ#LU*
z<)sfnja`5mPT-f<rZBw&*0!&9AR+Gs`J>9pSinFDpBxOU2dSc0Y|euM&h_Je>C*-Z
z3l$9q1TV=lzMqyllMta$J+ph{FU22sP(c^Frg)#49Uqw*7Du)gS0R^WO+C;{ie&{j
z6E^MdVUIRgrEy&$8j{u79DJ+AfZnqoi`a7JhJN8><wpuP`}#AsZ0jBOpW>dyIQ$*`
z<1hXqWTS3cJ;FY+$j<(ov+m00OXB5|zHn68{<K_6gV!C99;C?L-gF+b<p6nR7kp#+
znEAFdS6Xu05MSc_9}j%<IlTSuToR2p4yV-Jv%Af$=~j`Q)aF(CUD*|pJNa><u5f3V
z!P3nJ_neOQCSSb;{GIfD`pO!PYl}zH?fovCI%ZCNB)D*`l6&tjCW+)3Iz4=QdoH&-
z`nUgh?5-Z0MKX|pVj?>jejCEof=!o$FG4@*inqLsbv|FcGx^=;z0^)aGm~Ej{Ys8v
z;vXqxZr1@+zcW*=p6t!}K-y!#52;A|F*y_`P`$q8=)Y~bI5FeJ+mrO>NexN#L)l}`
z1daN-2Ud`P{TqJNn7?m-=YOu_aEC+U{f7(b1v}R;U+ji;Of&1ROF>`f@i1C_e)@QF
z0Pp43*`~_|%AQBDvZkQHdCjWdqUsNQdQq1qLat0VZBFqBP~_fBt^38h`~-$8A7R8q
z-bsJi`>XBA&H?%94R(nc`Q&vw)7cO4(&BQ)KLssC>-V)DfLu%*KiC^1>yCnS7f&2@
z{?dJ*W5jZ5JzN}7nS1x22Oeooy3iWibHB}7(3`IO;<K~3#we&k-E0#KWfE6WCB=zM
z4`9Ga13ONU2f*y-iNBt6VyJJ$gew5ppV?ZjRUNEaDrI_=1K82C6_!A;D3aD=^)DFo
zs?8zAc-lj|jC{?{KhNU+{%8g%6(O`&B+O1(^A2TOaCf2sH8&H>ywr3l)Ka845P<o7
z<ikyVAWBH_!sr+V!&`yXvjcDBtF-2c(@E0+j8Hb8#rj{ocP@z_o$Ubd!x$u3E8G1+
z#GV>s8nV;O_XG)wQruIHu*x^LpyPyUeQk`8g2R$>+kJL1u;lnkiQT_+-oEv<n(;Hf
z>Y;?G)R?#S{)MgJXiQyafNe0yT$0)}%6k+-#UI4(uwewKoAYACe}2SMgicf4#`~2e
z<b)nz^EBA_1DJ}4FI2Y{A+Y!{KU$LtWB5sonH%F2xv+s7d`+ivLn|0Nv>a3w=CQ~{
z;z)=I-JQ?k)B#^5O;BD0;`1;s0)R7I#6CScNJ(an)xaKvCcGY7h5^;Ni~)mv$kAm)
z;To1HS*|n%qgxVsZ01z;sT$gr$SEHKaF3^!)2VP1hL>$kO-CEfmvw=eOW{x50g{wU
zpK-T7h^YbN+fn0^YpG&)z!fwHN6ch#=d-fe<1C_zbYf=Km)K0iRc3C9AC0RT>+~u1
zss;`+xgwL;R*{vjWkP4=>$H2_i&+U>$MLd<5y;jK+flk_42lEkP25zlT(HFpTJM~E
zytlU~0`j88e1tXYX}B3_Z-Bpv_cMu6Ew{J`7PG}*@*=nUPP|z8=CKTz5%fKROk0rY
zgQe>3iPq^Sb&wsctc!j3O3%6ys5=GEb%=&mG8R$0u|vgRl8*|4@{8S1h8iAa7;E$w
z4>0vNw|s#Ol!TiC>?}T=&mni1Lzp7`%)n*fbN5_IVANLu$<w^(j#X+8;cm;kGvMtk
zU!i-M#uQ){CQF@Nw5T6;vL%4GYS(P5C<gQ^er^PjucPPG>8WJpQ48f>*Jg^yC>B%e
zerW-QP__><024sOMpE=-{_cawmL+hcK7P6tY(eaGn6}<_93wO>4V0I35~9f!QK!P8
z&?*rYW<T1$5v>YHp=b$m&e8VVhbZcO?MFkYBhfSoMugJUxofhZWM^mwMn{syt;&y$
zWGa*`4&y4zf`w9~=-M&<g027h^Do55+^$$%T3~gFD<b!Wyj_-8ip{NjD+WXu9w|qE
z2F&H8zyQO@E6I=jtN51k$+7_q3p*ZXGujyJSZ#^^QRS^OjP^dXV10!{vN}Sa_iX7u
zeGpwgkn_{xV99lb9h#Q(o`g^BNg~(#<|z|0oZ~m%|Gi&^|Mp?^scq#((^S{MDO`s7
zQpJCOJ}$Om88jNR3uN48Y{dUKI`e3#{{N5PF&M<y3(cTLS(7z0_9gpnYzfIIOOipB
zkv%DmF}4<sq3p_56iJORgR+DuB>PxG_9c9N_xt<PIdhJgbMO1!_xt&JJ|9o#&#(W2
z_WDqL)&UVLx0f8c_iG!!?Nz$5^2v~j|HW_3*id1M1=pL?TaNd;E}X>+#cLjP;l>(v
zVDFHz^)t$Q52FOzUR?<uP3YA9zWR}KsBY;u++=6?<_(3ws~H}yHP`;N9_uwMT`P?~
z?J=NI?f$gLpz#tm=+6Odnz*sF;CcS$W2)h0sdrKlm?h7a>F7hP)>Yx<yiJXlT7l69
zhz#9+)kbqxJOeiL;UVZi13BMW*9V8yGB4a}@G2~}A2M<NvCXA_C~s-!ZXrYrw!vQ-
zY0&cCWCgvJ-Ktd|+=HHyV~+whVKY~<eIv#zF5dZEP1CjG)sGYVhPWx7HwngwABeF2
z6-n=NexhBoqB&%n{NUyZR_<HqgX93}3DiJt=Zb^T;54#{XveH(T5*dI#iF$N2vZ4(
ze|bOYM1Q~EW5O$*<LFa{qJCFFcoD&2G28rWAq`JWC$cFwTzRBiTJpRR_9Yo}=y$fg
z{*IU6NY<$<kcQI*E@x7%8U(%#?N1DJgL6!8mL6y2chcAwByQOL>YE9*Qb3bknf(-E
z5ub^&)3|lzFl8X)$h&cRV2JEmb4C8gMt{M$@aqusg14MB5ioiv?Oja?FFCGo3v$oI
zV6*gbrzlg0$BB0X-q5bCgd?R4_s7?s(&ndRS;1yklg1NUwQ=G(BKS^_J<Of0fyOL>
zp6vp}Kd0cf3z3Y#frmG*F6cjadgKn*Y4(5CI4#uQ5{#DIDT)=*02_Ynj!W}4n%F3T
zRk-3agGSFK*KACr!(CE2&xpWKrNvSyvm#6RT|{Qq_zUuMBCi_s3@<|uYqLP4%1L3E
znE?g~1K?%`n0XsDm#D;9j6$RayH~LR`lU?F1lX$<FPo(64{E%Y2ihQf(@7Mqn+>IN
zAnXcA%?oC&*W=~8U{63elrS2m_L{o}e5gu!C3FLlh`GGoEVD>f@xjSXkyUGeh-QsJ
z7kh={^v+@8f$;5;k6d{0Zs##bpx&cKLHoA5RdiE`6QJ&wF~D+{)n_J5&uE0KEV8;}
zsc3+vYYkwlktsq-XV9IU`(lPFb&z|@shn~}Te_R^LBTOG<w>H`Yo*+v{T4*cbF2s<
zDC?#c%(+%AC{;6}igcR|f+`JQR+;>K1_Sd1EOM9*t(wSJS_>+(X1xQI0li9&fnFDQ
zb>vwlcP@k`YVG&A$!Xyvx3^zeyXGsz#1-Gv@<G6V-8kVgA+ghNP+r-7j)*rFaxOW|
z->!}c-7KYM4^H;>$18AS%YjZ2=15WGPhm?%4H>T(g90OCrI{uI-WD-Hz<}*4+R^<P
zBV;iwqd#6Kx-WJk#!qzF40C;xC)Ep$ji1V@mk}c0pPM=zlNKXdT=K=Wk8~e60IKuO
zz^?8HZzgBv=mXQjf(T1(M3!CS46fM5)bsQ6*dn-Y4jZ>q#}e468?Kyg(5~hMrQrID
zk){YxYJm*1fXiVZWpdR3N{p=oDpVlTq)q-F9xf$JDJ~bVE(o=fAB$L8b%?h6h1ciD
z5g|4RP}hfQr-m!*vty3JnpMF!s7R0hkBN-_c)?7#F|_hLV25c3WLPQNMJ+sxTZBkE
zWzxs&yLTAKGN7|v2I*2=UW_7oKSqMXo2zeZk=Bw3pZ>K5?|3AQC2Pq-^H2sMjwt}b
z3W(bUn}smc|BDXj?TV$H`$)N8hD-Gg3+8EXm<R)eH&JapL#+Uxh<5b$*@RTIc0Uuj
z*L@Z$nCkAGXj*mQKVYj2eU{8WlBfi_5P+h7iJ-c|d4JA>c}R4sp>nUMe~hYrXAc;g
zGcY5}<@HXR>vQmaVOXf(Nt>mmELoJTxp;2x<fHQe{!#;3tOB9>yzCTBu^`ic;D2?%
z$GZMF3mNT0nFbEc{+*H;2kHkgK-pS5+PDAlJGB&Yh-`cd!>V7v^i#7oQ+)8V=@9vw
z;0%Q-cM6P=Tb=^`D(PuHEMrf2z+g#Q)YA;IiJHLDKrRN<L{H2C=8iWr)hWMksLH6W
zR6`(A@r>B)Z@&i}M8r?%@aXC_f{xWuG}74OAsK=$;PTRt;^WX+?2z{3Zag43p6{(%
z4In55akL=IM5fS~8OMu%P}Mer>)|tDCCpfzc@~B89tb0lnjNnkWCOEs(GMkYEXq~{
zn+4+b?4Un6QJ_U~FdCx(SKb|rf1?PQAoMxHRlzUE<}kt2#@{WWghF@BhhB_4mk1l8
zy3C=$fxCRI)@xlisLwuVNB9(5Qs{XSbEs;?d8}rMF=^IT+hdH0r|EER3blS-j}!uu
zgF)x|s*MOnqJ4PDKG76bjO0Lr(YV=}L=!Y!M|SZiT05dFVp*E#+YEY4BVecFVT&ir
zj_PK+HkrCPqF(xR)m4j=au|^!*1IHw4u*x*8r@onYTDhO%axUA6T=2re?WMx5eH0+
zG`ffDmEL}5mR?=58V8$qQ-K;+VPIOku54Nw4I6W0y9ed=>MOkwVhp&ROH>Mpng0cb
zV=dwlwTM`uASU7{45Ad`xH<7x?m{3lDXTyC6@XqklqHS6ww4t6Y74Tl4EOBGkxLmi
z=Qg6n{gdxYBhv|1MW-pUEeEolkF;Z>%36MnQ=eX~6OcXr^fX3WoX3I)me^J-WSU7*
z11@^M(x1RBm=~IL)Nt?+r>L)jm9(bS`LuEG+=5ZH3kM5gXH`Oo7W{OA*j~@#%GBa@
z|Ee?D?B36Ryj6+z8UA*nvR<_JnpCXQMkIzgoZJ5x%e8v7HNn!ll<No0E+(p|_bdgb
zcGnJ&Gq8g8Q?;;0MkKRtjieARB2NMT3OkR^_VURHL3$`%$M|CYl6kLz)iG4OGTBrz
z)xEI?dCy#WPRACzHI<7Inq>4RWOb^2eST>~AE1T*N-rTeHB08#mm`A-kokazw<oqM
zk^B*!=e?o)t1YjXMK)usQ7_NTS%*Wd3Na!b-M#^g8Ke3Cfc|>L!Kml&c^X8JFH!a_
z$%NqP{UN;OhDb<vq4LLFhFcS_jOKbkM$hEfTs5t*Q@8E*@@3SQ+WC*df%BD%QoZx?
z{vWT2^zafs|E&f02uA!_8{7NNKk)DJ+J+p)ic%yQvHr6mn3(}Vw&q$}SYn)kS-4n1
zAveC;BA!K)8ZCDJ-B-M2Lk06~D6Qo9IoZ92t=^#$X9i}u|7D726F4-IbGl06ed~9+
zZN5!ObYkEVX_ER&PHC?LgI=|imJ<SVros;#z!6jx)m<gGT5$3{TI#57eOEk5t&Q6p
zB@HJ0Uh)|Q$C!dEmAG9DHZY*OSrjtOrHRplXF9w~Q-kkh4UD`9{WlI*9ae)V-QgxR
z`#U`ti3vD^46)I2V6MdLY~(7O_8wc?R2MhL5huc*lOm^{VD1Qx<R#9~RsiuFX$)q1
zt;}wM8rh@l(AdhN8Mfbd_eW)7602_mdtwN%Y^E9?6QzxH%_|`Kh*@zC02#ffi=cD#
zD0P8#;RG5gHQP7b)Ik5qTBdIHPm}pxp})Frrn8(nGLZ7jJk8tXd?BXqgavT7Vgu}W
zVdL>9C^(6y<$wracjDZ@f(_VsC0Endj!*lwXpq*Rmg%L0O7#Q}M)qV-@<f7ZA%o!`
z1J6nfK$^7x_rzvzC9u|Qw$vEx53})u6!}m#OLG?J$`)T9f#PNS2_l6n0#dp{+*-B<
zauzy@TNo(G{v6sgX%H9`k#5{72c|%5WkL&kQ45%WA#+QtY?Z|`jIb8Eo(*LwQoh9(
zpo8p;Kzr$5%sng(T5TwsmO+l{B>+J--x6}ubg@Ywa)jL#(w`f7t6GR_%KA|{G2inB
z_0u&I#SnA{Gj-nmplGMc*2ViIg-n<x_KPW3`KWmLCQn5F2T<izY;1U$F4u76G3Pr)
zEA*Iog$JEb$^=*2_s&~Z(9wm<QEX;gJFh$(p&cOV3$a~_?0iHwW=XYo6XhUav8$AQ
zZ0|3%wttKT{o~;4exOAfpu!BSrNWDa4H255)^w3{ybWuXRd3JlWWbD_=bR)MoMthW
zf-*33<d`{zH9es()a=QbPvdHBdVAoWAYp64GL`S%&9SchaW6f$eT%QxG!ZU6;hl3=
zE=w*BoKD)hdc|Z!B1`wM;!LBxf_NNP#h(+H3GlMKwv{G=qwq*^YW-8=z{g$yW-*|P
z#bx|S<vpnw*_Jo)wz_q|MC494z-PN)fA0(Y!@x$1L^5FhTWBSPG64C4qYMmd#eiFe
zvFLt1JO5o~E(Z)GcJhIoF)_SOLLn^NSO%c<LDGZba<qbUvnw!5-JrjLl}kh%?AvI>
zNDE5>2=L+h1Pu-*ISSUOQxsTtM-fy6lqjHy(R~miT$Uwapi&FrwJviyo)7%90SO|E
z8&~yL*Z>)*Ze7ES18<uc9*jmyr79=ri(n2G+Pv(bp-c81FkEi7&-JI$a+(M`@RJjq
zbpQDMfkCFWgG}&bb6ICE(ho}Y*FX6l9O&37Qw@YBN64}F9wYir>9?QN^#+4nOZ{LO
zmp?5Lyi0i-ilJ0l8(t%Q@PrCT@td&w+kR4`evaq%?c;Sb{G>b+R?Pflq5nV5HhRI3
ziAI*2Gb{o$q^n}Us|XXS%Tu<@w*X*nyr&=K5~lL?LEDd7Sb>8Bgkz^jI#ab>UR>E4
z?92s>zJ$#yTkE9@t@Tain(7X6Cu|IZLQVQE-a$_kwowxIKbbU#uF)W^_6Kw})6IG<
zt`sW?#Tup$=31?#I)Jx#(vmeNF<h?c{h--sE6WAycht*3Nif%S<uN!+>gdqvSXy!(
z4CXux5Ku8i?+<pUf)gY|xh_*FJ|2#VP3-|VXCRbX$ex>`pyi$T;AhKZ?WQ`PT+vmt
z9icy2dB1qA9QgPUI8bPCpP89@an0jv1k^#mtaqafY=nYjjmHbSSBs)Ig{ppvz!o(f
z*v1mxg)SKMz=VLO014e~!P%pP-y2k54+#ciX3p0=%{rD=4T0Ds>c@KiK>m!}?8eR>
z7$P;fcFdO=KfvO?Im5qX|4Eyg-Aek@(XSe;+1~&`OD2(RPv<<jiNxE#5f%Y5tW6az
zgbp+mzyung)HpGM61~S-zir||OheJQQ;O8|P`pADJ5n>OgdIa;d2;Ff)RW6(P84jj
zI9Ne7$h}(V^8pimHW$I22=^z3CQ%RnVOc^<?c&64kY6e3$$7s8E5^|U4Lu<4S3cpC
z-me)4fynJ;D{hOmU5DeC8Lwz83oXb9R|XblziKU;dchrRFby)<gZ6@XnImLg=e>9|
zC?EOck3-kh`fMgfQ!KD#tqF=9%^!u<t2Fu20$iu=DFA3%3AKpWFXR0et(UCL$G+M_
zX0C#0_0aXrElhzQUT1?*4EY#jtBxSCP-?(BRO4)xg7^@&(^<7wPcrFd!f2Wl?zg&S
zuie-Nc*7J;2M3b164AxpgQ+89A8j5-$#`+;cW-{qx}tO5z;kWt(x)lPpzFJ@H?JMU
zItx!8>x+@Mung6#+D2Mngu+Up)bHh)5YtMerUR5=!H(vN3zALD#tHSEvQ`IFG?2-%
zr5AO>Hy8Bxvq+}R&`RlBV9JlzQ%20F*U;2r@SBT<7Q+Wz`qyfE;&KA!X{#Bv6p$z*
ztSdO!RWSP?Rlz;2%T?TPCY@e;>!Y9fj_|v%rmJKM6X3O}Pa~)v6E`LFz=CcabAFfc
z$n>kc3H0Bi-tnn2;26B2SG^)5BcMAzSihsvep+Vi&z<vVj|;~C0XOuD1J!Bts8zCj
z<~LvEks3tiua7w;iXvH*bo%S8!CwwHPs)aaZ5|k=uyW%HZ@srd_j+bjx78VM<==1p
z-H|ALcf@*YMn6T-tXGOK<dWO<ivzhZejScE@H;bb0o8CuUy4~P>|>q7kQx#*Pw2%B
zH(yCK)c01+cPqr0&|g_UngMsVJHEhL){+zI)U)aa_2B9*%%bLiil3JhUz8-jLkD;R
zSQjbc83qo4?0Us4KHRpCOrmyPNPC-rk7VpG74ZCwUotDt<o$)JXRW0jw3NS2<X{q+
z<HgYM5DsQ)V1bZsV}aq>DLJcPb|wGv&xuiBpXXOj7&11SL!Z}R7-WQwt&LDkF~|jy
z?$utTH8*hWNz!Pub*7`tlKqRs_LN!M4sPWmwLUJ@x`a$)X;%KMbPJ~zDT&8R7GFsE
zG}J~BYZ-Vd?xz+#(k6Q6DhY+QAn>;OLV`V7YuzlM2yezz)96W#?)#t^eY+4)v?T!i
zx}H&zgB6W|j`&Z=D0R8Kq6x6nBf=M|lXi+Gs@Ibp!rRcUs*Niv;Fxv)^v+&iLZ(-(
zDiUedBcr3)$C4~Gw_xo686$+1e&iy>W<x|5at+2QQTACKCGgOs-`ai9hX~U2c(!07
z%xK>M!PYHD{;dQewm8^f{bUO1z~NELL}H9TOu-C%uh#HjH)i0xZjXWZsInU2`$(-+
zvI^-i+5wWuU8S65&)B)F?YQESK<3>j)419=gJrqeH35Py1mj`s@srV1V<ja~>~Mh^
z=RM_ApCT5HnJl8+6{He=Y|vKbS3-wgBo?w-_k1EzK6}Vf5z|T646n+Wl`9fA(HzE9
zBBqHK2)^}a)f>ATKnjaR@Ua>3`tZqGMp=d6>o?qpeucZ45Oi<Z_A3vo%nx8IiOz0i
z%6w~8%s*$7f*(ACAWvT_>m0Gd-V9Q_FjB7qwYKp&kYyCBqeDT=k2HWMWxq)1Shch=
zB-IV<qz_TqP6e4ksdMpsVWoB_q^@V5w*Uy$r!%xjx@$*alRKZpjA^}kZE<-lIFKew
zww7sGFaTAfx=GMn9S!-ttjv25>C*Q$?LM8?CO_xSzhdsCTtDQ>6llU7YCifgrNjYD
zSIPZv`>^swJU}J*164*E$oKTmGaY&(<1d*{&-*~ZfnH5BL8>eVO$tncNTy~hY0o&K
zo|n>T(|SGe(nN9Pfl3RQzUH9WuVCd>Ed0qT=vsoQflLb<xk$#6dEH;$MHxsuHoixO
z&e0A82ZQg@VC`-2XH!6xf)}3}DJr7F1}KHdVCb?Fp@ZJJE|e{>LK+UyS(w(ctrRJh
zoXOG$SkDh-!(~=S9uL~FK(c;s6b1omh0hD?!LaeZoo1*B$6U5owFRIbwNsk0zLx8^
z)Q$#g)b$}y9oec+vWN-pfga^{^~PRs=&J_tunEy~%Z4YFm6?uD7h9+%&}Dhx=)$})
zJ69%xCC<%?ixq^xiR#Fnc-|`n=a|R^+!6g5>6Pb8WVp;hBn=5Pq{rhkEHwL>;Je)r
zT}0>Akp-FR{{KL>_df@2kmsxC1{KWE=egB%=x2~X*%%_{XZJs!i<js`^iLysfVEWB
zR3KQqj?v>!+ZX`>?P7kc+*^h3>Xq^>^jW9KzM!!KEJ`bwAb7_M?v|&~L)-PJ?6TG5
z=&6JkO$pSx&r1F)q4~uc2;XL?V7+Lu=<41#1{&P*5K@i$whB=wH9?XeJ4~cy$r_e5
z&ualU(_XW_VneV~whWWR50x6w1K#{K6=i>AOa`_O{8%35T%VX8bMz5!1OpdP(%tlc
zATzWizkd5wvWTxpsn<01Q$N{DnuoT%U~`)esyh^M_Gqk91RgY^Cd=9UkqGebXaOzx
zFnJnkxE?JINOFgP!7l_=cA_d$^3ab(R@cEM^2q7*oi0wjgpzl15njYiq3=P>=$!&i
zxN6_ji|oVztI1HhZoMFPIW`@q&o6L+0%Z`O!acTU3%{_qgllaTVi4N}kl!fLPIWE}
zx54uMz|Yq)6`~P7Ig7kY<_Q@5FiIytsa5Nf_MpKNpA2xhoiXb`ftTEv;cY!5prXG_
z9VE3)0|<P(5@q73PJECpC8(pvmEiD5oH_KQAc>A&l##}470C<8`*4FpBusu4aA2*^
zi=sA{NhOUg`XL`2*KY*8yc3P!&FeagfXxc;JN5H_CvGoU8D-pOMf{D%eql3_9JF9a
z;aK}0fjr<4uzJX_E#D@<D+H~Vu<UeS8{%-0K_O{6KxTE_!R@+gd@x+AKjYpWp7f;P
z&NoUh!9nz-MXLU}`ljp8A5C)T>4|?&nR?k67*<|&Dnwj;jGd6X5v6^#67BI$%M3B$
ztC#2S&}$}R;c+e_`=4qC5l6a#zVRA$P)a(u{$cIFw7f}Bs*CxZ9B1*M{^fS3Vu8dq
z+ZD-ZqkfxrTKp;Yn<a5K-F>fyQYpiEicPVl;@%S8iKTITW1TFeSppq;voDx>8B-*E
zre<Y?6V>|kglg9N3(n#NL>CAN((eA)vAH3+@R7017=H~{c~74fd~o`tz-+j5fSqiJ
z&^qWfkCBU4Z3pjo4mr&ktf>VU0CY&QV(p(xNQb4me%z2CT*uoy{AdI2gz|@TgJ;q!
zFQSDuuQrL6I9voz#BVnpwR|MWN-$e`&4V%Yf`@L#@ll6X^x4-Ho4V;KWgAmbO{d<+
zkFuN7q~NjjX?XbVlY85hF;Q<_<z-ugB+}j5Qk<Ge#u?JrZqr3@?<{(>keII2_K=Sq
z@gqv7a$dvkguVQxbi72GZpk9D1)g!X25WDO<ihyJUOy205?lZ*^|IoqB{}LRR~3xs
z5);Cc<&<Eh7FFTFM!Yt*mbu4)GoN6TO=#|iR|&B}S`gy(=l$nzUC_RMeVry91VE+p
zXFWXHKV~7){G-dpIE4)YP0ZZmO(hBZhUqGeOQz>j-Z(T3?YsRG;a91d;Nvapw&DuW
z2u*#mFr0h6z$@zKuw)9+SB8Lyv-ni*pJDC2Lx>rpFaG2vX3|{<kRBDyge>!x;^6Yf
z19lD{k4!GJIk6_1z8}cKK|80*UW&yW<w@B;%QKk{tr8c$n^**g6Zjd(y}37ci~{yC
zwaqmja;BS1&Rlu1Ok*sie}3p6)<f9kXpuf~d)~vu(9!4MJ7L`TI!7~T-@F=en`a-L
z^Q^k7jT|Ch`F+!*abWrO<&%sP_N|Dl%RY%+ZIk!V(vs=HI+5x^;|zJ4hWNE{`fL*;
z^U0a)4d>)GzYFh<t-A6pbe4@p20^vj&f}hRE7&+a^Y6uUz(8-{kYZZJ&t0(PNpnH!
z_1mXihvjF_WX*og<Q&1cQy>&-j(h1Dcd?||TOM)HCd-Ci=jl=lvPXOT^Mn<&`V?QD
z%_Y&R?;A&{C!@JZjLI9W1vei1xnWj)kYBGo1-o7B12@L*q`O8<YG*=L&F4NV8L@CK
zc)E`Zuc^rX7$L8A1oL=#R=p{;_%_xZaS{$^dc~o-bxkg2UM?KtX_KSPY%LpUYH@2!
z$kRy0u_kO=Jv!P$;HkK;@3z*=(7DIUSvkH=UhZ!VP((3{b4{Wc)aW*m^ix>+l>XUV
z9Dk=A?|VcbtVWJ^qgzI|*|hlVt3M~+H^i^e=&~f06B!N(3DoZ=564I#1{{{2b6KQw
z!7{Il7Z1YE<faj%k{qsNj7T@2<AMseS+xM20Ge@ferS=?@w9UGc=2XTk52hSJWSiS
zy7*#cGF{cyD5IriS^vT7NNw-D{Kp8#s|ge7RsK%vr4o4nM;q9dQ%cBz&-F^Axxh7i
zn56GA__Tkun*|D1-JRVUjgq*Lv?Ze8Xmx-eK9Q4I5^cxQ$X(z|S(oJ;0{}eT*yWLD
z!!$B}E+Ysnjh3)rX|GXIl5K_HGnSmVe|Y@tmhhY4#!2KsygOSJ$1!CQ$$_ENl;(>;
zy55|yVy7Fm4P`Bxm;wdA$29c9a4HJ_Xc|+&GHC#n6!U84I*il?V*DCh`&GC#D%H9^
zM6kaR`zx0T@-3}Tc;U_y|FUT%ryYOh58Ey8R6+&6@?Q;4EZEfceui9tCV_?On?>y3
zo`q0p5oO#H%I@jK*PHivG6rgvoz66mjV6qks<EXFTriWG3GXZ$nKYkRkJ)>b{9!Y2
ze`9dagvm`~R;zuckGhw4NP*d;R~v~9u-`0i#OA9{Ht1l=W*ToP=;~v-S!yfZ0fPB9
zjjzr*dzoVp5}r>>pLMq;;)m69%DNjvOiawD5}s}};wa$1S#Z2Y24g16wh?sO(_kEv
z7iZ?x(<UDEs%fW-64CB)ed<lMt;pu-+%a2kYE+?GzaM*@Dsm(@g{f9Fz&Du&xUsUx
zz;aX6*h@}><>6Tyf*B((ewnS3lNxaP$02*QBSk#%^^SUo+~6#dA4^w$Yi^|islrTq
zE<qM42fI@yKJ_r+1qpy*Xzf~rN1l=04g&n`;z1%2FD7nAUUiN;zEF0MUKb?c)G1LW
zy!wciJtJ;fb%S<Cto;M7ly`gVKVUk|^Dw|>fanFmN?vRe&_{v*U(f*xNWvSK>WX7b
zVp9KeV*IIjO@}=%u*B}4Q+%T+G?!~_aLw#`^m7=L>SypH!5InGIha(y+>eAHD%^<M
z>YC?g$6r|at}QvUtR-aq2J5c4^ioJ4>n1*(Q<Lol<1wYAx-yQV7m1h!n`0z403EKE
zrWm!oU}k!iR)_@cGeEu@2W@%Df}OBaP(2HpVUXp7cRK#9tD!bf>33kD07~(GEM5op
ze^bCRY$!%NyEul|)(v2|!9iT0_-2tWSq8ynR|=M*!Kwq?z3`^7vIbgsYDv5xOz18y
zH{$QV{%~-W1J!jt`Efn@2U74vGUbybSGYNA_*N0n8cdJcD&U5XVQC$Q?6Orw6GR{J
z5JDeIb$=d1H#<qkRA{AC2#DvyteP4bbQFYyj@bbx!F{zYAgsMv!p5-4Zf+=G>zGS0
zV5sHI1E?%B8y?tRKLP{-8Aj4T8>da)hM7KeJSVh;C0+`YEFuc<SwrO81u!mN8yN&i
z*4D;9er&_)sx3X#%p|4^l7v_@b#v#Y?iP#mN`Qu#c-3XAAOrNonhgrP7WyDN(AZa-
zLR_<kB0*l4ovCP9v#bz%9+Asn)p9_M^8q8kkl?^%PlSMUAz<L1I5iud-;+cG?a07%
z@u~YJ%H39_=`=@cx-wQ0vt7V-m#n)Tpv<^K!FJAU%{|c+Y=^RPeRU*#Dn?gSto1e&
zIY~r{EB9yffEGTnQfby`gq<TKK2FsJHP<1L!#Z6$3%Z=1Vv0q6#mkC#ae0i^guuW6
zcUl`cIN%idV20NsYpzovYFntAR?`VePE&@}DCs^&UudZjR^yirkKvDB9keYWTGd{!
z8eE?S>!-|!mu?ihpEuNfx?slPey0)1V;JE}3dL&NUZQS+Edn6;8W?TBAqGS*fY~WT
zYV4mdhS~*DGo+sw-%XmlL5EJ{PKj&_=v8rxPNVVp1MudKf(iWa-r(hD;Rc6to|j>@
zLLB}xOttj_;{PbVH~}Rc(_)?ALdn}p`uy3a46e|NdbE5tO9bl#S8ZUV-_uqA>B$6^
z9=_QN+SzTTp~GrkiY6SJYCwM@qhho4e3wD5G|?gdJ!bB13z}{d*-^mBl>vrETxOl6
z1edTkLDQyLXx$80O+&`;p5*z6`~ZZ$*-u@+f6h%`gu=D;TZA#^r*V-I{~^}9LFc47
z_2{<QRez3|3Q}S7Eprck>2l9jEB`zPw1zUn9y|!W9B+DfKIL7tKxg>3%NOGw&{umA
zu`kLOkE8}ZC}sNR8o%!?lS|H=9hKqy*X8ob8;0AglABw_exLC_e@mM3R^wJID1Z4D
z2aH_2^rqjo)mry(oa447=DPcenb~#s+a1nQv8NkW`R-^AZMu$x)!(=;sFe%-1RYHO
z02_3c^LJpW7P?<mIx9En8ogEZ%xLZ1{X1Hr2n`p3aW^W9yK*3}F|O-B;C#UO6NSgr
zYuk*J-0!)+<mPvlPCfJP(xms&w`{$yrDM2af<&seM)7Wz`LniI1d$PO@_19-gy2{W
zH0_ryLaBG{_69mZDq}u$vn-&e-FR$XTQ;Wn%;M<cqdqmoQ8#m;3w_b+@(pY0pUpN8
z1!6)?o9{AMuV1SCS;Li(*%7teqqVJ*o+<H|yOI69-txcF*T-MmEFEh*eXYkt>BPR>
zww&Cbxeq;>-gzHl)fgUCE`3wa%x=2oiHO%tac!}`B*`1f-&1<AD*ujDCoCM{T^mUK
zFt~88Cc){$q~iKXfdAcKH1pk((+Vom*Kh1<_Qas!quDDtKfWhgik`|^7O;BF_Vw~<
zZjt>9uDC^24~diysI$%fQh&{KokyVf9}-LM`sk`1n&!fQ#|wpURd&fx%I&h8KZKuG
z&bf67m^b-{ke(MH<>pPJKmN)-&Q{nV6*d!Wpnbir?&<T!dU;V6<JrffgDyALeC-BS
z>*Oy!u=7B@oWY&pq8za%?78I3JD6_QR7yXJxuJs{#*WdZgt;#|B&I%^9~qVu^dB|d
zr%fb~l#}uo+{=?+cp<!-`LF!x6mF||fYPqEVXzXJ!mw0<o~72>@s^tin;j@OpS;(-
z4yhP6_ZOLci`{=yi+=fRy_><~WyX}?rlBs+?>EgroxE*~Z;K({k68*GOF-2?)sMO0
zxZz0ie?6T68kSBZukhp<7M-Y_s@6+M=8qk4x63%ruJ_g5fGVS)<<KhS-_829e!-U8
zzD;<!4hKWKgQDONeA2EH^15qKy-VbIwy)P5Ik^Hmp(1oW_c*zJ-Nkpfp|nzT+1pIp
z%Y+E$^OtYbw3L5+)&J~*JtE}K$t-YB!ESm5yH#Gj6$#Hj&13ePQ|NippIH?SR8|7X
zOm~-Yhp1i`&K<(eA+lBajGg91BZekW>`Oz<z2+OG<GvhxLY+Pqr+5uFO1gn-@8kXB
z!HSdaBF{+NuE_lSP1(gAM;y2n6ckkHmFTZg{5s>fJ}XN|Nc85a-LOKSr!-H`i|4N+
z;_%({iyCr_f+Y{n;%e*3ZePQu`>+Rf9YcN_8K+MK5;u3)8(;p&l@%4?E^j%Ov`?z1
zepceVtpL{tCXz_JwpV5^`h45it(R$UiD+Dih{!$jws!LIIYED{Lifq0t1kGC&Lf0!
zORrUE|I^7hRu4b7KN=fP(kh$Ys3i}+^x_|Q8~VFA%ICuJxzCbJJTP23|K;Xn9M{;5
z2xU%@gGXyrBMsYDY2rTga{F)Rs4AO??4dS?pMF&Sw;NktinpZp3hHbQm>CNzk^4hz
zJ8dzs^LvCl!LAo8*Y6L6LJs>cOCABvXM?sz7j9M0MT7^ruE!*jXyHh<+aspQ#SIS-
z$#w7al+a%^KK%!H-s@E<8eKP$Tq{lEyZ0~j0!DI#(fjUK<ukqeZ{40B^{$0yK@v!;
z-%zouV~Li$75TKG{oR1>6YSBSTc2;}A1XUme?a-hzBcI*eOCB7*((M-p_9uU{JJkK
z#C@1P@SRBi<C^8vfBj!jnj*(jSLJkVp0;2|DpBiiFrIqDNMcR<H8>xB`5*9{Yvlke
zAp8+4EiOLnd?`@z4LANxzJe<McLLuJ2@-E*Xl_Z0^u0Ubfhtz^U#p?-!lZ<CXTo$R
zh8{ZSVk!*3Za;j>GEpiS&&g=$U03J7T1PolwrRp|zX0~$R{bF?OY|3lZ5>$*iw7&6
zseOd$Iq@w-(d!um{}AQms*i8;#nsw~SkW?MO50?gZzd1slB)o0;)aU(o#I=i0SV`K
z?Ws`+JFSxmEz&%rl^Q)FS7}G}54ML}L_2jid*5pMf=Zd|c<SvD4pbFf_VdD}x9lRY
z=Fo+(OX*)jwEkfac7O!3s{X4mo?r-KU6zg3c`W^oGrEC1`Ouf---!}`iV|;LfYY<w
zS#wCM&8cK}+^qJH)*E(K1SOQTY4L|o>DN|)f`9$G?Cj@^A7W`+YGWKh1OcAV%rRv&
z@_jC`={$B%j13nXV{T3#yNB#0++FnGzySO$3$DpO8PW+$<MH7BI-^|+@;Wz*RZm0D
z&8S?N(cLi(INO<MCrjaSJt|3>5?$mpXzWZTTy@X)AUC1f=JLQu1@*&*m9{cVIV8{%
z1Diwds7;4`HDaGvcI-QjJ4my5%8JjRteG8SkB~FKbS&k1J)4sZCDn~<K&YmoMe-ZL
z@aSAWmP;Pl)0D6hRKt9T*1)L016LNq-b%j>5ejNWS>(&*%Nh0!U%b}xv9=(rwr{|<
zhlcMPsBssZbpUI18cwAXA{Fd#q)73)VJvx<9*u<*-?wj9F<K|S<zQC3#SRR^))wqv
zKXRX@;8)E!T24kH36!Cjf59q|-JYVor{An*bn%^7+bog#`t)*{D6`&?yteA><FYC2
zF%{kc-75C3(zhXOT-x~*7ArASXQeW+wx#a8-s3=-mK?Bj@cB-xfC($T$)^6!)Ba)0
zfKi{qa+_2YeVj{@?oCzksLZY<<0#Wywib^D^glH}F}-<9p~~jMi{pC5$FF`R9u5Xo
zUQXw|a=Amm%w742PXp|(wQ&8QTG7?iPhWog?@LfyY-H(m#V{Y{crIgZ>9X(V_hr{?
zYdnKO?|$XkAWV}2#$s89XN~d2<2Qqz63Y+Lj$iE+XR4hXCk~q(u@4Iy#a$b}nlRlZ
zHCPh~bI%q$%vXt5iFjQ)+W@wug`{XlQyOsAI+&`@yeaPoD<u9TxJV!RtX1h2)Tk@u
z!?)BN3=P|EvrLBQsjwaA^@lT$bF{NkQkMp3nqbwslHxdUqpSrtuNx5c_e?*Z&!ZOe
ziI*N_s4d2lsjT8Ft*7IxqHAySGN?Y&M?dRhptlkWrit(yi~~$TNy?Ob^uK4#dR-}z
zr?rZ4nZ*R(@#a%^T#D!o|9mbXlc0wIZi5zeT6tns?4hd;@xb(_(~WVv)@tP44LS^;
z2sXe){x(M{M(vj!)nCAE_pOi~vqIBn!H&%7%8>5qN?CRgQeWF`eIoVwd#6Zj*v+om
zJ1lyNvN{@a>L_Wyre{?uW;26V&4Zr4dN;&(^`WfZpN2pz``d&!@2X#VIc}IXR;JAu
z3}9YD^R0$2s1NrDNdDZE8ce#}Fk<`jvUq7YFQ_4~ky5f4B1K%PJ@OBm)(S6o*wNT|
z9g5PK9%r9MDo&0YU@1y1h$FR?>lMada&#<b09vRe6>k=GAY;EVm)8yB3tcww%rll*
zPQ`-lq-ws%{k{;h1q&CRcHmkw*k)&2tu{F<gp;mBZlnTMUjO>3FS2jXU@uqe_yO8m
z1)DEON~)ATK$aFgU}MlOv(OH}z^0cvNR~yEcBnoFte{wTkT)<Dd`hvI{9_1#z*h&$
z_(OCtlr$J0LQKU&#iz(2kq9tP$3&JvgmBf;Lyy5KWAL~JV6Eo~5v5+Z!G8XpXgk0b
zy=2*kz#4(yUj|~n@11Kax~#v{YvF*FC<b64D%GrWx)QyPDFAyl$z~X^b^34-yJI_R
zF4_so^Yf76d28VIb}?!w7Xm5X2P^t0F@6x$R6`IX*exm*s?RyF=x@uC{y|gB3Xp-k
z0*#^I*vUq^Gyn(c^^jweA#oN&A23CpvFAx}v>euXWA=QoAD<c#U<fI&@(ZLA1|A%g
zNfPnaJs~h#0_%CtY>F>1N1T|kORApt6XUP#FR^{E8N+iilxl3HiSJLywwQ_MECTLH
z9yy_oi}u*|lT*;z{G++-lITSl7!Mt9=BgU##XC@m;bW7G6;%U{x0LWjGK?%14VZ~q
zgaK2;Ul{;bH<Q*{BHIW9Ca@3r=_)bpswgS%c;Oa+zlYcD{uZoy5(~Eh(R52C@7V&0
z|LmY-CI#`&F=%Xm&Bjob81ekb{iu#sH6bjC%T0qIVsEQbSb(mhdcLcPz<#KCe0tU>
zVvskB41&a;b_P!0Gzr1<qAJg_LQ?bXEkRP_Fb##c_nd>yA>|-awBlu=Ik1D+oXGWB
zG<A=yd!D)}aTow0$r**Ws|hr+ZZS!+Z7Wcn1~ouSa1YBzgo+nI`jZ2FHwyuZgWx?7
z+%!doqa-Itgj5l>5g6XYe6wA>w|c<}b`x|i@@OMlsUJ57y-eUCCNlIPklg}cNh#?z
zvigws+`hTizhy<3RsNy%HKw2hF`WqZ8mdGHL}QIA6fwGmNO|#%cDHNU-9ni`w-<$c
zCEQS)=JR)F3L7OJ^qIf-g+g<=Xr%|4x-ri*ii`gB`}l6;-A>Avbo|MjkP!V9<%7ke
z>Zvr9qt9k9t}AvqvSX9n^Y6De9}oy`-D-3hmL@9(NV)*#0cOUq`Y@O3?2q;yjj_1_
zu1bZZ(5xJu@9E_)!~cF*5qH)ypER{CM*H`yeA3LZUvkM*7FYUG7c3Lz`y-$z`q{{t
zyHbichZs?V>9wjvrt$0dbu!y)X|0*5LP?AAPY1Tb>b#H;i9e(pKD!kir`RNPG@XOe
zF8}G;Ca*a6l|F9Om3kl*a<k-cl=_tz%qd<laU{Ogx%<-E<3#)L+ff$U$~7VzZDedB
z8k(`|d{kX=`AX4smd}oXX|1r|`5i~X*!BqfUD6_bmQ(OdgL$XO-Ww`pc{rc&`=>R-
zsT{Fp8+u<a3^%yujEd|yCW+p{_P=_Y9_-536%w7%yJVsEFp=hi8^j$1=p@^;I-$mT
zvK9YSneB+EBX1zZW{4mldcY(lgaMT6t#bYEBik7(*WuX{!OCtDKU_RG?P6b0-wS^W
z6ex(0+ARFx_($DA=j(6=C6OTosQ!^ns=N{B^-Emk;~2?5Zc?I=_1fbNp=hqW)a?wy
zSm)_iZe!*_lZD<K7*@hi;%+Pxecetc)FPLyQ<|(iAjRDuNytl+9kR>J_IO%c5&0xw
zL^zM~HzOh-{1uI;=36UXNQ`zi$xC16SdTpW3JLf6pliDmBfGtSt^320V&AAua3p*2
zB=aW!JeI!UOkC8-J?I$>^}mTo&jx1r(+aY{d}n19h$rJH&Skl<_op<ynK<$9w)$!J
z5u~h9&r5uY?xnF{<#@D6rw*oKc$sZH#rNjT=Ibv0XH2xA@hWhw|9~{XV%^J9F{JY+
zQ}WabrB*}p9#{un0=MZyFHK8&YyqF!ox<feZYoIMc#bM@8G7v+^|nr0vD~_ASmE>m
zO)!CKBR_N`F@Hh8Rm+^q!gb~ixKh?9XF2=Yexq=b#0)A&_0`?*j5A3ba{@jyq=~FC
z`};);^k0lN^`e@OOMdg|$zhoxfzz-bPSKy({ZA;X9Ol^Hr(Kic_Yjw9H!K#qBS7~S
zeE;lUFaO%{r0rwnH;3T`EWr>tE&QGfQaAs?^m<vR6!$cAO?~M|eUzU^DEe;EV{(Xr
zh{!&^zk!h{+2zgVgPK!-bnc7GWnB)_Wu9XUK0=zm9NQQjJ)0soQ7+PfLWtk1oxR9<
z@8D4W)iBQKkrOoe0Un%JNu;>VGQZw^97tB;#7w~1u75A~37bAmajblgEWY^irTWMD
zS!XTFvJNzgRX{~E+QoWJ@yeU-qWRkVF(X*6BfcTiQKGslPIIPiVQADT(LL|^y%jyp
zrC1rsD*_9Tjo2|aPuw6({s2jk!XIJ<nKwTDDr%~wiu4Oyu0ci^1VB)4K+uu&U*S;!
zO92B`&}L}S{+D*FxaUWw22a)|^x%fqd8vf|fT8kes?L@B#~>}M_R2pcMR&^Mr`Zd$
z=Cl(icq0`|wb;Uosguzibm<45XW%gg2aF}BJJEvUk<VHQ8Fr}m3G9&hpWLPcOyO?<
z)3Lc-gtW%qf1hi#eNm=Wk(O4d8!ck0&_MyGxNWQ(_J`aO>(8Ga7f~PYY&5ZM49p7M
z$84+X7QjXy&~=><hjI;`HgH&_)y{SPABGLy5YWbCtoKD6vZwzNIM~%543T)O9m8Yb
zq9QHzoS}6?gB${vckmf;MNDk6y!rfxOnSPk-<pGx@bsVNZUtMCI41Z<iZ1q|K$x7U
zm`1J{<|Tx)LtRB*1wk_P^zSbb5!TMo7jBz>S^v}khRA0cUb(Dja2qzP-W_?*g|ugX
zDO;&?1dp9}J3}wv-Z1;ZH&ZK}AMjL5{z*k<$gJ78Momx;cv!T`+&)VznWTij<ScYU
z2{OCW?Gp}V#MB@1Z;Yvi(M@-qW4|F0#7>1|65JdN9M5+r{@Cgz{Ln;}{G#<#5+^9W
zn<aUQ?Eo+L^ZPxPSSP*^)f3BnC_W!gy^(UZ!_+EIV~I4Q>Rk`<v9X28hcaitvfV|~
zU6)gVWwX<dwHW&7j>;E<Ip5knUoAA-kEPwP<%+ulhcWGtA+*_x<>?-u8=<Tg1|wkZ
zc|hpWq>XO9d)aJcXSn8@Dp$Dn;8ED{&>v9~>60n87PAKpd!O;6S(dX528c+V6{L48
zus8X9cnb6us9pHvQ#555Hz9o>|BPSSFjYzRPQ4CatlHkiwSG<YHQ^^1h4FumU@Z)4
zH+M9mO9awaGuQa{zGz56d=zbF;BG+M!9#GrVOL;8?-=<Hxcg`<NK(1?1vvCv)Y~;b
z4O~V1<3qp75`%sw5)v#>9*taja(C{22u!=RYaztV;hL}s>fpSoj>H(M?Z0_vdt)eC
z2=WLiyZ&(Ljk;+nOa7yuhp&xQj|74^{>g9kjw51oDEf3w2mW3AuH>z*dk@x7wNu}l
zKgJ!^^GumP4S#qBhUwWj61G2u4Z7xk;vUpj>;4u3Cy}NaBx84GS}sD-xZ0|Loqj=Y
z`MBD2)tCm%=B+k!<=yUgz9-#g>_VA^RA#-pkY)SeikoK6m(Q;LkN!M}cYVp%2>O{Q
zVi&(x2?winYbUgPW&89D%YFTLCPt&Mti|KQ3Tv=w5c6*dafUdRFQ*#$KJN?XE01z5
zwPhVk9Qqw>^Xx0V`?pivRosMw!VmMz4l3eTQ-it9jtvs*yY5F;<bA;}5sCu%oxeMV
z-c4}Hr#XI^Li+e{qFDbq$voeXI+bU~cJ2`x21ScAYl>;2BLK9@TGv7Rbj+91E5qhp
z<4@KjxnR54%a?{-xfgAKP1;e8+XYB=wnE`<C>U32V5N{@I>x$=*Vly4H=@7aE(UlU
z?DT#H#u-?j*#Ef9aBP$=KU|7SGfuY$MS27dy<P0>5%sZfeA<qjxKCV8rdv|=5Q7%O
z4<zw1x_?9S+BWxdGa?y?gq|q&Y}poV2(|G=+rOxt)5k&(8lz_w;DpT3y?&9I`Jihk
zR^BHQ@P;LaEK+1yu5~GEs0FRUdW*l{*OxCSJTZ$Zr|S1q>W$!1yO~rcQ&^f6+HHA4
zd+1Na&C`rEi8hCrTxDVqW=q{?`nTHn;a<6{<KqzCHw<dZM#1Hh*cH>E(vH<E(%=(j
ziE6hzOuLD=j_Uo@I~8DX>x8pAq!*iN-)<16@t99P_;Pj4bJnQhGeYeHn|tcb);Dkd
zeL!iVrZ$86wOg|dT_)_I<J;OaT$;YteYR)6o;9NP;op-cmN9{9IeA$-8wn_8MfKnG
zj*XQY&+q+O_4SdEll+Aua8KaIa;INP%U%kMF%d{CW*z^Nb8GcXa7L$W&~AwG?)FPd
z)t55)_D;RVs#?4yj{FWB4yS5`&WlJomO&8lF_ACS!oKIhW9}0lpBGe9d7MV53poxQ
z+aT+7RHSPY|5<+286yV_zISxsSASVw*)c11f0;Q3|NiVut4;6CP`=b7{zr1bZ_e+;
z|7rb*M&&w`43(keSFSA)3~f0Z@7^SHzpma8j{AIG?U8`?%6f;7*3%!g($bAZ*FyuQ
zqv!+aU9Wa;8;*9dD}So@!03QSYGcd1pj%WSLLa9@8oIg*R;&irJ=CiqFg;+e#8wHZ
zkov3KR!7JGzVd<@T1VLi5Z{E1C%{As9B@ML1~9G#_s8e*T43|L;sN#*f&+zr*#veK
zjE}R!>;BB;s%Fa4e8T8{08F%~*Dz8#*NEYcrO`n9z3LE!S7g~*JbUE{a-OA*c5mjd
zrd?6Z=F}tmd(Tb3v`dOV#q_F8gFM*)AA#Ud8@el4RHYfC<&X+YCFw)Z+IDep!Z%{7
zRdgRq7`m7qRfIyu$k6+gcl)3z_696uG0%fOz#q0?X?6ly45(3?+fTy@V%YT0cRQdU
z>E$oF`)mlhXc05v5G1l>#U_gMkH%_1hf~81kbb~fa7adqDi8y%xEbQxrLq4z6cTye
z{1LaA&1O-eC3-e~EKM_TxNZLn(fz?5GYPl5+;D&H@Tj?LMEDdr7*h;ZZb6|Py~P^M
zCu>`#Pv@Gi?%J8Xpm6e7Aujxh@po#RE{4_=-5Ed1k)s0b7k_%|$>r!-K!m=$&T9ao
z9fErB`K6VZY_QMjpW~gxU?pQV&KCC!@U353&KeRDvygJ~{q3D%o_jL@7-~ZQ)k?C0
z>V&qVAN7iemXMlNbjlzc(g<cB)_ku<ANg8#c{u%ZZfit=4u=pRVB{sE=VoYbPlSU7
z%NN#F2v|;#K?fAB;zUkoXL7C{%0QpXXV?T63BXXzN^-=HjwJl}i@@@|PZn<%KTISz
zJu5X}ESM*VVwja@zx94{$KK-wyGH734EK}F6D7lzNR7|+<qQ^Odr9VqeXfgvVE1F%
zsRy0tCG#epI?(F`8dRmx2Ma|vy)?5x%9{bOMj<%lVA?e@Iz+`^WK*Wgwz`!NW~+k{
zTO|UfP-wGu%xVCr*hS|8fu<ppiJ5(ehOQYB8^?urn3h$84yoxx(8-Cyh%A{Wo~$;~
z@9;)5{}xmkNUdW^Snm=OG3-UOX;>-F3KcA}FkXb3WzBDMfNHpBOnh4zzaaNT&}*j$
z&J&e-vB^O4jd;{tvz8~M?nayT)Y+w@h3fNp+n0lQlF|y7Jm0b@I`?p2zSAjC@OIq6
z5VGYt_&O%{EZ6JfjCaC@!dm7EQO~DO#TZA7&D1`hEfukYh;|_TIPM;fYaIqOCow}*
zy>N28m2O%FtGWFb0_H+)`l-DT?3&rc2u*W6qU$ski*{mmN)tnD^th@VEwe;U8T6em
zU^Z)y7Dz(KTK$hYq(#A1$lXN1njd?biZbdo+MFUA7OZnDMwYVJ=xAbVH(1O9#RzOa
zz6CuqfgwR&PU6H(U}B9JYz#1;(~jyUx(Y?6o5gtTT*=(aPN2?oG4+GYXs-8){OE!M
z%L(mR?=&ub!<PuaSjM;)>W8c~ga2WQXE$&aK+V1>bMX{_5skX%>;NeH_?Eyd?C>31
z3l3i%;<C?M!F6OO&MFfV=+>&iNP<}Kt!zB?JI~3_7w<{6NJ2Ag9F4nJC6Z5PQL;vx
zWwjhZ74+4JmVfuyohZqJr1h7z!gBZqN*GGmQ17t_5X0m4pi>eNtSO#Dd=VWfH}=|Q
zHuGghvK{a92^Y)Be7-M*9`edxO}XqSfa;)&?$b%jN!RtJ5V@1Di@)#7;D$+iujH`U
zw5MBr+mT(KJ%p0z;{4Rje?N}3O8P5*jcSp|{|~6Rf9DcTz2)7t$YRmGD^NWv!Q3^!
z^L>f`ej-f_u!+j^0si&r%0RwigqN<8{{FCFq1vCw^~nZVwQ5}5n)-l+kDubhcG+LE
zHzkuO%nWyr_Q|`-Ub^<3y?T$Q9jkAfW~!%2c`GL*n&|PmwNmzcVIr`lg9?PZ@QBXX
zanCY`*{mOr9X|?0RTZ+hCi2-tal=im!i2ls&A6|I6KC>%F6!vzdAtuMh=0$LWs29Q
z-sxdp&<xN#cOUMU$cxI|EQGB6ZoQxU_KH)#nZ39P6TpE^G=Bo&^>FS-)x@Z+Za+Wq
z(@lSeKoQV~f5+!R`WLw!*ubDTz1~d%<7Qq$8g6k*9UHX_V%(_Zru{WaxOYH<{Z;>7
z=EEuu(OD7=J3LPp_zwt*^jr(9zttS-e~La$wUk-SpF&9Ba^DBtJ}J|?O?{@I@G179
z;o4yY_XO6z*}m05<NFDVYY7OSSf`U-+!?*-vZ=w!66<efCkF!F2=02Py!(*Lo+*6U
z?`>vKP>Yj&AGtYlDJx;sGUrLft#ZWih3N2F-2ra&qYy?s?38WLjjy+P0+;>+1iYKm
z-mr`n*=>;RU4b~kM+Y}7>AK2w7qEU*iHHmRwKtkxL_H=siZ_K0?##edsiv);&fl*)
zfa~@pfvij6qA-7v@419?8LNZ>@LXjI5G&>iM0-qk9e09W+qjf`K9MmjDY4}A<t6}D
zP+ARt_&Qyawjp!1rA+FMfCvaO%j<f{9}hyjn_fTZHT<y>prBHBS93k~id(^$1!#{I
z2#q%f*6cO*`&(IkF-3L-Aoui<Bxg$?SMqDnV4#<yt1%M7#&T^NCzjOGt=4dx6`z_g
z3$7V&GR6x%mmor@Z+PaM{Nzq)`u{jn9=W4M{0hoEWgl=QF}=+pn$LvZ-_J<+bRb`s
z&EYZbqI>BKWkylx+LI$L&I5U|XFn>;<=?RX2iWm{t!Wdxl%H&Tq!1xpvr`h2Ia{!y
z806uaz7<T7*{A*okjpm9c3Kr*d}DpI@G$vk%6In4m&z+oNj<KU@3{wv0*I1P<*5&i
zub*8Q#-2jP2Hx8zrK|}LF1V$=yMObjCFB8nNs_Ygp7S&`uW<LucY=mJDJhE*yY=2z
zT71jpYgq97pG;Y9Vkw&|B9XW3|0p`^sHWdG4iAP5kWfO0jB+R`(rk1njP6E2DM<-w
zX%WRS8UaTMqeB`*6eLE24C#{5-6imQzwiG$?Cc!Q^E~%`f9~t*w1{|_@(|NP5}}1b
z*~<a|@P#)nxQfhTe5f;Nr-WGq`i5t0`<fTsqN?-J<2oASF&bs6>i)(QLl79l0(wmr
zJ0EL%R^Rhj=8-pAREex4SmKI!&Y%bB<NOnWWnP``h%b#mGIvT=TK~%V8a!4OT~e<S
zOrsMof*iv6WXmEBdUDq>YQ(q-9UQP}Js6*WKP;prMrtwFBQpC<!$c>jNz_4u0BmW&
z!0e=0cB3mB_iTe7{wpei8cXVwKllEbV7J1M*g|0uRJOPrR)6}4ti&iezV$>rCmy<V
zlPiGFqg{qAxMZ=yQL@*h+wWglRRjt|+R8Rb6vHWM@`1n%S^1G@@N`_E_qK5bO_|+x
z8qM_AGOu0|q91fA(7<YO;DuIAms$^SP;L`0j!Jdm89H_ni0xP`dgN;pH7S01*(})4
zF>*WRy#-SLA4=E56eGHBTzjRg9dUvbG|GQVK2x<fQ`|-tXBooyv1Gc7J1&3{uu+52
zk!>=*m;Zr8jk+`bB%Tv~i`2C0E2SIrsV|$}LLI>)WY?*=c)aq_3v3-1Mv<YmFu@oN
z<nwnF9^|whA^E<S!8R6szFb9K3O$@sRF>~6gOBXf9b+^Q&oy)tyR^?Efkme7-XpTW
z$RV6U={tzKXU}%Vos)5o^GTHvH9HPRW<2vIfxwNWbu!V5j*mIp?4?uQ)%nzjb^J|V
zi|Wh-84392BKf4fF;4qt>CB1=w{EF9a78WbdC*xJg7plQOa@4*g(%1{2)Mj<?a`l6
z$dedNBp3=?SgovVJk3k-dGM?737duu)(1HhDDy*y9S1Rca9{Z*<NI5s@eqA&50QX}
zc~V&;p}!~CHHjAno=Qu_6Q6tG;n={%Eco-`EEQ=Z>+SnqZ-7H0IP@5xjZZ!KVLT6F
zPZo8*pv8_XD|rB)e~w^vS`>)z958e_2g80foydeF7wUdW<h0iIdbzChdd2c!5OI8r
z3*PEX|0qhYCbM*kERmmLV3Wzmzj3^DQTmgy4Zq#hnYIP4uz-i3#~@!-(ZBst(FN*=
z93}jw>|upim&+84vGc%@ZA0QhS=Kc--#ku*{g6N}0sCWHhyg0rer)aVI|Q4;vSCWB
z9}*N#uF!LdVvpsB6Y#{42aayG7=^uHddC7OT3EO^Vl1FX8y-U-WVdzVqwm-7+-w{A
z3N0}Z8#_y-&{qn5rx>p~e0%<<^B*4Hco4^acgcvw9o8;DKMA98GSu_4zcFVmkW0B#
zv<CDH&FdQ{8-7;!<6Jy)Y!Xq-M4Z^Ns{0K`o{1(k4I4Pt!wIJV$Ix)Tc}<+l6Hp~o
zZMjHL3eO&@D**AMLil+G$<e?=;SDue(Kz$M`@uCP5q~~R!}A^2P(y247MhMN%Jy|{
zbnHy`Pf~`6_+utn=HGAC{+P(>vwoxn!4`sL`89OxEXYiIYf$|=N=F>qH?z(_*=}7m
zi&XcgyA;|w%?T&x0`DzO-CLLZ21Coelo#cSx1Pbdmh46oh%nn3Lq|+xjF+VIny3Ir
zmyq;PStz5@2bv$b_#JDPtaR)DK*p*>3$^&!0sAxD$yzSCpW6K*a794w7Db1E73uyv
zBRc^}YM3pd&gslG^h-CzQqR>5{S?;c$-Vs@x#w|QSTAprH<C%NS6<eHb<3kuu`Ilj
zX9MD-z^_~E8i1HY4n1t(1VKBc&q8YF7jZJww8_H|mT+AD#Rzd3nxl*wVDAuCWOfG0
z0~{`nNNs#B<L|jlg`07M@#q+XP98WTXjpa)@>T3Db%rhgQSH*={a5RVNe(&zxEQB6
zAey`P64(%VDk<~t+VFR8gs3(En<(+mCwm`wUAyI}WdKO(5P%X7bcogWU5pR~R5joU
zT@bmHu0JzT?4G70a}IgRdCjI8_85S>hAV6)jfF7=UJM81v+{5QCDHCwWWvZNU<COT
zBy=^x3vcCa7|T*X0LvN!-K%vVB<3!3G0%bI8!Q-6D6+(cXKWoTOu*;lf^tWXh^*b4
z`uyZ<vnAZ;?~g8v4I=y(3`haGfx?9@asWg|cijSo9Olag`sD17h1~*%GA$6XeBx9_
z0N|)0W%ly#RFXPsEzWP1OR@Y4!PLH!m&fo@9v6fe9>xbdb$XF7Qfnr9#^HE&<9Wd3
z$$KEuFqSUg<4ay0w&VjLI`!wwc;_1)Fp@-BXF~xG2vLtMJC}(|H7h?G2j<`i0`F={
ze_Jw)Oj*_j)T_<DqG!XxZzcR}8Kcn>-uhmX24R3kn|D4zfhzy@A?$PjdUF_Sa1uej
z@Rau)1qGB=04SdM+J|<=N4L%<ym6JoP*X@p#upeA-X(*r7Uhxr{0Od8_gMDsQpCNH
zR1OE&Y}7z;65}CbbNfha=-W)>(ZkFJj(Go0A-L^3G6u}?O=<=_yZKi?k_Oh6KttF3
zTo_5#QCP)YY)ou2!_c~ZZ0~f?MT`qAEi%9D7DF3Z(s54k)}B07fMrC`N}3l%_xfBs
zKA}#rOSN1)nV}iNZk{4!LS|><scA#*K`D3CAqm?HBv7_J8Y1f4P=pdk8I%`7=^z=P
zC$9BUXoL44+8=fImW11g=Y+#X*fD@&2SMh!bGCK(6OyooPZr#f2;kN42n+xJZ)t1?
zke?A$NdUl+i5gizGYK79RiIZ1v2wOSSu$izl&np3Pk9^Aq6WQp6_~%R!&RGEb&_YU
z$-h@`Udw)Beb0S)ExuvCCO>hS4(!xFI=30ma5dwcI&Whw9cy(VkCVT%&DHB6VY`Le
z))#K=mZ7a9scHJ~;r%OXTf$!9eeLb*qPRCE&aYfx+mCkC?C7S#yMHYune3sM0fKN|
z4BZ25m6hi`;Ftg|HYrSg_DEe!weaU=My4SUCU7*mK_*CFntU1$uVnR}At>@GuuA`-
zM^e3$@g9!xRpVG?e9PO$8VrPd8DjjHqTflI@So|@dSkD}Mm*8CmEyfnYfcf$4W46}
zJ$e|m0`ehf>%-ViubG6okLWtL!kO9n?oZxqO8)}?Ob1gPEH4@InZxToEHD69H_OBr
z^LF7p!?$g-h$WJBV|VWQY4Q{ouU@9p0ikt(j(f>x8KXk;Cx6V~ZKgy$LRRs@P{Afq
z>fY%1&X=a|@A&-=$tdfvuLVLc+K<ap@KzJsT~3ybiPVm=yvhu1MW-Mgju?NN4x0!m
zVheRGA_1eyxSu8D2MRJYV@3>0qeHQyMP49Cwssx$2v=SN1pHHM#b7YdP<d&igI(RL
ziJNtUnLugkVN)J9W7ypr?b#z6Z61jv19c>2C5K(&k$ClY6@DWnzXN$s0i&pn|JHqK
z5T^;3@M2NNG_B%lJ@2VI)CN=9rD{H?SG8*+TtRQbVfNwKB)1GT0K~OM#`XGlY10TP
z>Avz%<6=Ad%f?tV1zU3GW(_j7#1rr$u@z4aVc~PNM;e*;1Kz~yo^w{yd&ybn9$f&a
zu$+CAVVK++bI%ab>`(|4_WiaVPcf_!+tXNg*LE1Uw;Nq^`0NSOCz)>tjT`dX&iPqn
z!@Ivz=eEPyJ6ZT`P6j;3{Dk`Mt)H%OH9Y#)Fny?;tvn7}WtAR(wh%1gCbF@?-46d!
zjcS2{#{q6vlcN@Xc=2Sg%wnY_VYwl?C(8xtD-2M(?iZ0QB%EQS|8Q%SAjya__nL|&
zwqN|?U_VNyyOwdT*h*mW$X{UBxvq0a_&aFg$3oMwrv)3<;nMH&LYFB&4xw0oX8);E
zp24gOp7>HQncBhsKu5MWAsatZ{5ZUBlGE%(O@Ln5#6GXRe60BQ+lvt0yPBW-b(Lw}
zI?iuSACxRR(CeGuo8PN{qf)Ke$Ml{aMEcfMkX+9C^H1{?@lbjf^Zn@}>plUSB^4nc
zcJ>AhKKqlqFdH2H{JCVW`qzm`eI&=eRw!h%H>xXBSXcCyq&yB*_RAy)yKiY69euWc
zCo3pm{r`D2+<hrj_eSpq%Kmu-U=K0c2D9%aIJN!<8tMqWxb=m9PKAErG-%xTThc2|
zs^W`n$i*K&R#~Y8<I3Ok4*Zw?4yOq4If)VM2*xyIZg7^CS7oJK*9h}1@ybfW*Wa-4
z1yvI{ov~rtLyNK{<c6-L4Bfji(%`m}FPZ^qFalYw4tK()zW#%o2T4GVUr9&>S<<yd
zy=2RFd5``$fDC;CT@0V7^<qNxST1H!kon5}q1P<SVW=G~j_gw880Lpg?emH`0+E_=
z|4RSiok`I{72@(vSy_GvXO(622a$3x$@u-|Q`D~OTYV0@1acFg5g=+hdKSNaER;j_
z=)O@a%U#xHDz(NiG=sWZR`*qgN^j0N%fG%$?#(W`Txw~92QQw>w$PaSJ;=M`dsEbA
z$)}_va!B4hbs=m^)hfjZ-27HogQ4}fT#91jyByt#K&Im15MifWt+?<~%?Gx`(~y*O
zy<R%z>(HkjLkdZc9h9Gv8Ke8SOY`Yn1;)dHlxrw>HgtdZ&%1-+Kh26WhqAI?t8IVq
z4F+s!8CPp6nVup_q0m)$#-_}@k^|QSs5==NLqrT{y`ug^U#6EQDt$w@G*Ksqb-)Dd
zIhC_ISBWo?@hyEtnh(zF4%-baWr&yk1RfXns5=%)^c@bK!=CKNk0=e2n;9E9SQkMK
zS(^!#19E_&arP<|DevE3hH@npn)Xs878WxT$wcPh0&T!HC<rumolx-PbaRD+hY47}
z8ypD?Rz0Xl(_i&fmD#6?X`Xd{@kPr|K9e)y^GoW%>5sRBvDZxE%LK*S5u&Mss3YR}
z*kYesVK2RD`T^3kn`TW21^*FnBu<0*u!3xA1jb{+S6Z(Hq}BVp6BfVB*Jcn3(_>xo
z#HylGVp3N@b{SPyQBaxY5C!A6ov++4Q|O`fUs*ssu5a>J>piobBd>2451Hw*12285
zke){=ZHsINnU%v8VlSCAm|-v?vTe1F`{Zd3vj`TDL{<GwHw|;J)_#YT5$ZVPy9WK<
z`u^df-}qRbG-F-Dkqberu+)#0YqdT7h`$nJ!m&p$$4JIL=0Yul11l74r0l?vae*)Q
zzD0OT(EY2u`jqgPNvB*z?~b`AL=fwDD0<~|qdr6U5TFJH-y5^0UA%)<I}jz8|Hj-s
zh}?k4O1;KeQ+J7`L$67*s}CM5u7^sCbeNmjFefoDEoCG*q$J+$<M8ABW}I>63{o*0
zT8`AQrk=*e!@}1iuXsydRekQ%yY_WVB~ZoxyQic$NGY?5Bqm|~i07hGUMHGyrajjw
zWim)-Y55iTUpO}Q1`xG8V3V`VQhCMnG`PT)d5gl54}@5hoBt$!zsJ7ir>}42qxY>G
zcC<iQFm~P6@YlBqoRFk9?<Az`{!I51Hz-lZ87cF&O3ZFVYr`S90?)nd>U#t9F!Q9@
zUjK<sTbo<t!KR7p(Ptw=mk+rNz4@IttH}1Z&qgeqs_KYb365y=Dk!GXq0fi6bjMI_
zp{YLz1sq$n!6jTH`Sqi2OEHSKoNiG<7dW`Qbe>0I$F{q|SjpmZ4Tg&Vgk%=7U|Kc8
zrcu{Rh!Q4rbn$zuvI*;{XW|j)qw<nc0L_GIYa?3<pFS#<>-KKt3Kllm5v%{u-)-6e
zMGi{aTr<fwnzhZyc?c=W%68JG%oXTYln>m^P2_M5n`|9YoC^oj`bN%Y%-?yYO%BYS
z57*TnQ7ycK!NS*qJqdM>U!X(k(VQd>J(ko*q!}k$iZc6~7K_7<T#j)CG~!$Sd@2-M
zPEtG?j1}Hq)A6419*9oI9u`M%g#YHVr=6*cS=s8H-_UIwK2v6<Ofw`9h)iS~+n+w;
z%!JwKvivPub({#DwdG2#fa1yefST~q(zOxEdgkOw#hp4?RJr&=<MpIY^*oP3=gKq>
za#gEY=TSI+wq91<BP!=!Vi!plU+lWS;9^r;s*2g&+2qK$kxE+v6Vs^NYci5U-tK%x
z#~!gEeZsOvDGH}@!(O*nHJ6#a-)I7i_hsOAjdqSxIl6r65ds;Tc0AFnFn&Tkb}k<f
zSp6@d2TWLhHpP)DLP3+28)v?h=$UYASWxm*>={7uUf1skaXr0X1W5tB12NwPwOQgq
z{sRq`wRuy*`+d+CLR@kGmhRz<d>(ZkJ?6GNkkzuA0~c%8NGvyelv8NEuY9Q;(9KG^
zKS+60O0b@~pKO}(*VOy_wsi;zQ2#;)RmJt4p3KY7Le3P5QY_Y@q0`2CnRk2Rc^@4B
zgrlmz6>fGz^55mVjomAY+wv#74{q7p^WQrX&<VBSvj$s=kHy<@T@obJF8PX|?l?*%
ztmyqHwD|4M$|s`jt$z%AT}0UfbiQbJk8xo1s#sgRmW<uwa*7xG>LR>!x(FP6zW_CN
z^-|`ZZceZh1)yZP<-?`F3hm^<;W>s$rjoGw8NzLV_abnZmjXvd0_dyi$dhd(obnHo
z6mE9$s*+~Vs>;<as0gDkbirJ!ms%=vCwwL_YQLkRXkc>I>VM_bUO1A0=$60!=Bok-
z^N0#d1jRz$^FUp2G(1CF+5vrt3fu#7g&t~RY@lN?Hb^-SN2CI1=c%9w4|@=6ajPdG
z1LOuHQGm+m1HnYvKuq$WUq(E!AdmpD4z(Nx$1FLvs8&@AW26ih9JzdOm&G~!jIIaY
z{}KM6pzy<DZ6LS^tb}o#;MNtm<&vW-%|QTV@4_I8TX_H^2_vAc4Hs3_Rbbu<O!=^^
zxjK@+?~uo(bZFS2uI=ie)CiQ=n=qFIEhL$_HY7>t-aa1|g2OU2sh2{McittDEyXQs
zDp2yr9RSc|=t?rrpmzqv>eM?<oS)4d4g!JC!z1)po@_8`T?hSUl7ooo<jjrnDjfTa
z_MoL3OO<aF@d(yJgri|T1-ieQtP1j`JbMOEh804gR<*E@hbdu<?s`BfhR3}TUnDaE
zx(i|$DhH%jeBRovk~v+9+hch=YFm(U6e9_io)?2t98|?|+#}Hq3}FN~Y^PCt#rC@i
z^J7@gHn_YxDALbL7{lBBQ)m@DlHoB!@4w|lD!6cy?TCYILx`ePoVjZx-|+1%NrnVX
zFFM&4-f*LLW8H9YRl$<zE#ahTz(wB16+xq<r*j&`anEp7X2~0URB$`Xzf<EY&)@f*
zLWPhbcq0HNhOgsEBbv3<nAdpp8sJErD@YXeL^YaPRUBSm2wS3Z;Q?$>_d<=pMFlrr
zP*rs=;?N7XdsvI9?l`oPg^#3iD9B}oB!lGsVm;{eP;m#CG{%)B?~y2@Swhw*DB4#C
z=#7Fr(F-F7QpZPPTOb{v#Q-Xd&<@R%RhU665J1eQg#{qyHK}28_n(6aLF-HP^1B&_
zcHGVh-Lh3yDHRoBK{ePo&i(9Dt$-4tgK><@Sl{)XfQg|Gw4iMc_TJ10orm$T$fOt&
z2gH@j2tontdBvNv+=O87O|D>Rk`1K_T&h?g*&a!I7sV>&J$la{x~6ziuyo5y{&pv5
zVF{+^VH*iT4Y?mh{Raxb_$Ezd7@?4EjfJpV6sxRZo0<YB>8w?>z8!U(xy@`{H62@R
zb2wRe2I;RQZ_KFs4CE;=zO<v2GN=}fB(Sd2z+Kd{u4iG>Qy=5|4p!q!*Uj~u&7;#w
zB@&yxhx!J*$D}gHvaGiTLC*=y<aG?j<AqALO7l;0V<GRibLzf@e^F#nk4hJfZxNEu
zwDaTUK<m$F$qw|%5`>fYI-@mxfvd8Qnz)yHCw73mOL{UrfBF8i{=Cv4BQ2|wo26kK
z^|!dpEJ-5pfc=TYsI0PpP(d~<2i-F%dcJGn>3nj^pMF%s70qmKdAO;6$}5*ICGiDQ
zYU}AxBM=)qaUP9(S~jIxxS>U+x;(|gmOjK(<9Z5Ttsxl0vzYgUEwA&F1oJq*CD^6^
zaNzT23kxRa^Rs`tq1c$p(zyOi^M~<AT*q$<f$IJy$LA?l$33g#KdtzU@#akpaa${#
zp0^fwnL8g=xZ+-vncNU0D<QFW>$u$}m#w~*Pg&;VH9O#bKT$Zo9sT>p%sA-n?^fGx
zTYxF4(M9+?m<Z)GS`pj8kL2c=8a5-lKgfDPTn#F@Kptu~LXF1-IowV#--6jCEjG^x
z;Q@Mc)=}plb_s?u{j?f(`&ffy<kBi)@Ttp3RsJSQcM-<N<`2Wmi8sY--&4#$BSiQ=
zDNkAb=C47TZn@ebHVq%R;VVMRou3rnueK8meV-9kJA#jnbNUbDoT1`fo|}1_RG|Y9
z%(Sq#Km41o5^EcvKN-Q9e8aWcmb;30T*2_~p&`p@W#6Fpv+TF=)xELIUT&6YHK&8i
z@HH=>HKZ@M&bV(i@KY?{VM&*)^Jx^>5U1UsQYIcQ<H%NLWGOAE2=Q2Wz4>h6%)Z2V
zxcut-{`Z<5&QuATau#yVNZ)^L(QGNCZ}|7AMft_Q^~MAkC3pj+lL<Fmh3d_avY+v|
zj~1lWiakla*~RH$>JtZw@`OYWWm2idukih$IC$F6=?BS5%HPDl+X<bLD7LXh7mEKR
zUP(QIx0|zNIZ%I{6`E;>&QPvzXKdyXrnPy!=`98*jf_&Cn2>?IMBApr5SOtJx0|YS
z`9|K92d}1T5VP6UZlYcZ>T`4LXc&?N?M-{hOAQapcoT2V-<q77b;jkTkBXcNgL+ND
z-PW2%E6uyx;dY%-nACVtnuY1FzfR?YD!KP6Ug0xd-;*mW*zh!)ZgcbVs8*E)G_<@!
z@Pwqp7jFp@zgno0AErEQ`gQrlENPLvnmbwj+BwA@`YTyKZ{sdiFlxZ|rJ2+fM(P6q
zQYHRsxPB<~>ixH7esbow5mL983iz{s-=qobsI-<9&OVL0xrkV<kv%#3lwK`lWEALg
zt~j)5wwv-ok%(NWefXdOAauh1h`v+CD;mg73ZJPbrvAf&7EAh0)rpDHMolFAZD1x-
zbTN0iqRN{sy~v~PwzBo*c6TuLFyp6x^ZSK_D;Gi6Y(Ov7m~i(&O>?DOZFss`+rmEs
zPkalHYr;0lu1^#I`O>I=(kv4lYB7A?CgvEPq#!J#?D6DIMSy-ktz1NlgxKw=scvQ~
zBu8xGQ>5_?MKZSIW%CJ$W&?L^`DK*FUSVwh@QdsI(Gj(y`WHR5_6sk()RzwOk1a6)
zWUv)S@;|?a?)5S_Z3Wsd*Gg8Ez{r_7h`C&L*NFAAF@X!&@#G#Beo~L0LJ;{(*EUa=
zAkx|OQ(?<#Nj5vJc)Hx3@~u{OXWvuJikaf2G0MhFb2Uq%&O0Ao9F;C#_M!un-ReIO
z&fUq1?W6W{nb?&XlGd%CItCV`N>ocQ8|sX5@jor!MKt(J_#*nvzA^@7xO)YXsyWl|
z^l)LRlZMO>UNLXNP5z{gOs14?_vo6$4+bV|kPDw*jD3o^^gihbVts(=VzCNIXZv_9
z|Eb)oK6OrM*Yhwda-^Z~rt_eH_I+M62DjVy3r|&e^Ml5<>}g^f!hGC}7e@zVywcz{
z6I5m@WAGo)anP&Du$lbq(^7{rPo<9;O<%X)4k;lA#3>z+GACuZZ%~V(KyhRc)!AO5
zPtM^75dQ8So6PKpy?tk_H3CvRuBhQH?5HGr&)R6*eI5WoZu$QQk{M5YRA2U&I?!jD
zoP*bNeucXLQ9Rby@s{<QZ$7!m{I^fp<-YozJp5t-J_k-l*^;uKT-a&~r>C56%MiG%
zyfQnJSWu_de^(n@Pl}EyztD4$8^uDyED(eKmp?ND0$*nFrQL}`jZT`z;(L;k(CF*e
zp}(XT8(w5jTtwbNvKhQ+0J>DCn(|+{R{J-crl#2{o!o5Q3;Qx8T>qxs^4vD2tYx)R
zJR6V4|NY7ME#lj=?i=;7edugJLc<+-X`DzFL<%i-Wi}`XojbuD@9rcB!jdy*t=q3D
zHx^w$?V|XjS*>7YjhNY`phhF3uiE=z!8HEc_0i>4-xH==F~0>@Nrr74nR~<<%xQ}Y
zr_<e+8e&-$gg?G@<TyMvOq%*Mo^4|(&Q`}h6Igl4WlmK?Qq)R8j2wqItZK>e43jJV
z{D_er|2#FbmMU3orTD0~TN$daA)a9KLWOEYC#|UaMzkf&)6hOn!_SEp_ht)^l*n-e
z?zS=gi>>l%vHw6OJjb794X)|u=`dOc>^WlXM0UEk^EU=Z23F6O*23)OHUvDo9wmn&
zd8yW7C=Y$;XKR40!T#$X&2rti_O#HI(CBkE>>KaDd-CH|7aaeOkYbKt9tZ4hnW5%~
zycS9nUl7N4<vYw$R2Ps1l&>|HCO61}EFS|HGmXup1O6+^U#Fn~>v((yj|^p8Vb9p-
z|3H-2@v1#Ad_8IQUM0dJlSGYMXA~OV>e2z^Cc1q%{=9B9qxq4-!$01iX(5mG&)ZC5
zzi5s+{5Pa1Csz%=Ke!ZkN^zZ{a*97m%z0XqEaZCNdG@+O^9(aPDv)9LRDtLe8=Cy)
zkL0M>=?iU)h;{&$c%-Mcxcd8=Jigl_!LR1uVB^``(7=b!+K;(xK+Aio!>?t7ovQpV
z5Ebb1mr$Fy;~ciR>p$I}uVmsrJ$)OLjvcxBF%F`kAH5}fU2Q$IYk1{e7}`4hkNu{L
z*!78T-#+qo_#Frw{b7`S)2xC0R%QiRpW~f{)+mSv7u!Mvjd$E@E*l1w28b+UFK`pZ
z>4r?4-(LT~%pFlx1^+?5`10b9)nDq*5Qq<5XJ*w|e1iFxmOQbtCccT*Rdl>cD5qJ~
zr9!OWlL6;;Sd?;@&JXWSn`u+^$$;$&Q=v8<s-<g{avG5-nY)AvW%lN#_y2(=fj?<7
zdPgfVcANEb@cpH(0)p_F`>IM$vg4#}y72aYAUFAoKM7Z#-5SGjn&smz(jI&k!B9)`
zm#;tB<ayht?PGoAYJ*>tZYXu{@o$AZzU;#<+RyJzkYsg6pBb<(3g#2NChu2{CR`TD
zv7rQF2WB%m%wjrkY8p*o%9JH%Hz36)OgGml(6`IWnR=${Dn5C*5~1^L1CL*sG`VoM
zJ<9ocJB}D^zF=dK1Np6`_t|1}wOvLl!t+-=zdFrBO7}YtEqJP@mDM~fAQQaEvH_JK
zEvX9&TNlQHhjtDsFUl0#x^&bB4U%R*w?A%g{~PgyPVNii-MSP%FG)D{KZ5GX$H<RP
z6ku-9Q9-Q!sIYh8la53cFA!T=zEpXQUF^d@(Zw^N<&L@E+S^<|L~MXoyO%#j^pitE
zjw=ghq@ytkUr^mMOp&A%-AfEpO&=cLKKyv|HEW3OJkj{|fP(pq+@lFN2&Fx-JHYM!
z4uR%!)XJ}0^9j}w3)|0nS30$EdnWNY*S56U`l#U&+pqjR9HruvdVi@mi5mUll&YET
zyWY#PGFnA_S}&=UW*xe-m8rD{^(Fh0&q(5GZ@nqj`KPGbJ=+6zTHQIS&`mlUr8mdR
zsgX$*6(`$1aPWOzm55slTuXl@St^ilJ6l467JDI*__JL6O@Ym#&uY;Oe|Nd<=<7-J
zRPff=f#lpv`<Fcz@hZ-JXVIOUR5a#$hnZcL4OhqG#}!V`=T!oS`-|&}H@vniYY-H9
z-ok5;ah&%>Wvtkh6r8o@=4Xrw<Fd&{&^3Ezz*T=nMSff5@y!q2K%<8sYP&aZ%V{4U
z5n_8;jHgZA>aBNVET`|B-9D)lotbHt2v{YouUn<;o!!{Gh%<w-4}M>6{1A3jsdDBo
zzo;N2{BPwtrCCj-d!^0DhhJil0Dnou31L*r5$H!^kqMoO+Y~_LbukRFdWd5c&bURw
z*hIY0zq0_?3wYn_dmsvEb!2&GwKz_4Ahd{eMPMe5wZ#c)2OQ;qU{^0M*8sY)PY&7r
z@bPestlIRpoEuAoKu>M4x5MB7cm(fN)2`N*lNS(RMG`9&wV)5N6Mzx$t{7;~yA=n=
z@ZN>W)#m@LictXR+bmt^HUD%5JA}a~H)EW-0Tf!eTEbbNE+{0KwkZ!unru4~b~m>b
zw-d@oPB)eeqXM~m1uaJIjzqTQ&xj6ypt6C6!P+X$N{TQ?CgxvRNJu$Iz5IZ1G3qiL
zXn<FLNhY7kvBs;0S5zacE0Aof@KO#rQ??GiBncW05DVKA))))B2RPTz;2;w1A?9tp
znjpIvP}C^x)uGW$>}08k5WE0UQX%w|6GN6TmI>@U)4sLcFQh`fh#Yuq<5a56EsoOE
z6&*5nB72c6Ie<wQi>_=q$Zw;>$Znvz<k?1tMP$Db#*-4p!c!I(Zb^K-HsaNb3?FJy
zy#?9}<<z&s6y8ruXJDdMc8KblfhCN`1Qh{+*G(-z)O-_tLr0Tj$7!?O?iSyDs-!rp
z6doDdSE~w^N*!#di^ViGD_Ys&WeR3|NbOr;D-a?#g45EyjlG;zm8`PCJb;WO9^#(N
zh$KtcBqX4|G}}2sWou%d3kV6%R|aB>-On!!?MOjgS|I6Vs0<cE%Uh;s+ueyO<Rj4=
zQj%K9^MxR}Y=;d<AxJ1U<X}K09UwC^!HLY9n7I@-#wE7eFc;c%K&yCKV7nsg5zP1O
zyKN;-5-9`lIl+yd-D^(OUXs)fVHDgMPo=91i*`}ukxeSz=Y;s!w>Ct%<VG;iYoWx_
zQWk)OL{KXkVWog=*x<JxzYy!5w-!X8^_Z0h#JzGJ#j~0vJRD?T<_A*4|KJrS6awwp
zczQO)9_F2=s)OFyMT`eR?U-6OmJh5~JS6i0+5oSpTLB!7xm*<+ZkNH(nJ1ti2%=bP
z?|9s$TBVS8ngtM&vl~w@P=D+$Wm0e!Mz<Bz@1-fA+R*FL-)?`mQq!a~Y%<GNbWwSH
zIIb)C|9LxS&0-`tEBS90;<9uELAFM27~&&vOANp4?j0|@tLNxv_0+Vw*+n`(`QZYT
z{zs!&+vl5qqwoAOtI!9Pn3iH%L$m%w-%T~sVE>ehsHi{D;_ire_|JA)JtvaIL-a_-
zw<L5g=2z$Y(M7(NeZr=Gwg+5?8aJEl?R1(T6Xho&2^nYJkiTvENg`=dd$>Q!PH!+2
z=QDQCAv3?bfx()eiJ41+WY_YfrKkW`{CzKSneVNV%1x5F%wyVjo-;b!`<;>qcmW-<
zQ#vc3?Ij*|TtGH#VL4Mj@xlSQCd=<j_;uIdlCa3x<vo6RTzX9<T$LTf!>Isi+_f0b
zSdNN+{@@qAw2wH$XYC#)rr=5a>GnIu&rOR{!Zv1072G~9V`NLDNT!;mvzcbBgyVGT
zd?B%0!sm4R<=aR>8mz<8_1V=9AB%4@?}KV2-JP!DqSoGAzgz)T@9gWA=WnJ}Az5h^
zNnIc6Fa9*Uxz8;&eU+6m>YSys)lhA2sQWhW<7)pN17hXR|77qrOZ*?>x;rtR*(H^5
z%v^i^v7?m3y`=qq{o9j^h&bt|HrjIb=3L=-kEMf3|5?1Q`ljD2vLqoHDz#kUwo;dd
z_r7k3@S3bhrK4*l_QyDt$LThIGm$UuaNC^{mBh9)+YUUK7!fG(^W|c9UMutY9He2I
z>H^WEI}TSH`YAq;sGfkwxtea6tZ;pB>;GLeMWW4HD>1P7%y?i$gk`Lqn#@LlDJ39(
zaPz@rlNx-+f_nCbWz28E(VH#eFCGp4?c!~ivij`uVt|Pt2;pOwZmH69xu;}4(H<Li
zlaQst_vmQ^kbi-QtxYh&Y%tEUC}|!WgdP?%y1bVuhI8ViKMdTG-XHbGFKZ>*vp-zH
z+nD}gdLz{5I6snM?G3|TI5Y+5SZ_W~?I(mMIq3&3*&P-2=4(E|fMo2vb@Nng+v{ht
zMq|n7C2sT<$)+8Zpq5iKl7ch*4O_l%a%qZ8>u?0~*X|{!{{UsxZ=b#CvwUNGpnCI#
zkKOd;qePdoz0|IsBs!$C;gE*@?5jYdyWeaFisRT~E1p^OcwT+2m$JNTLI>+w=*Sl<
z^fe1Wz|X#t>xhS%R{c3<d3JBN{i5a1753$@mgg&J(h>5F31sV%-G2Cv$fS&<XQlrO
zev4;n@P^c#zbg@Iyi|SsZamX|kC70_&#~;k@{~hgX6B|Jw%na`P)aJVO|ySd#u#C;
z%WI=ev27Xate;W`Kl`>OHp{=l_3<597>evMQZ^2bX$j`BzU%bu$*uJUk(qNV^Zt@5
z_oo7q9wtc{eP`jea_I}RQX`Ao?#p*~20UO@Zz6lRf6A;hvEEbp-V|lE!n2He_97_C
z_#<DL5sP0h2?CV$c1*-11@p~k=EaDw>ke*zJo@s>iuAx%&@VNv)8(oQg7`W8zjkv0
zo&z=e2ffu@Ga|*tLlu;5$4vd3lBsyD#Qs_h-%@Jyuqp^+j1VZ%Q#|(z^~caCJ`eD}
zs84sWe>ltb@ad~>g@v;FJy$Q)xNWn_&4$dRliyf4`V^d1>Q;T98L>d!H-6*(GDYD7
zW)7)PxL*=@N9X<P-HS7wD+=TPKpiWgXQqKguH^Sgm9XgZ+ec-O>3}yXC0llu>J$Uw
zKajuf54gk?VIBv56Glsp;Qpg{U8h;3Klv}mHltZ2DgX+5$EWxoC@lPnue69iUW)3&
zPA5%_YtsU~LW%2J2}p>iN&c^d2s!66qKF5gNC4k-!!%1_2+WlJI?wa@x$(f%ryJV-
zKu>WHEmHWi!8~!%NTw2kH3)FvMxPc&0X^IBj+}ps;c>T8jeELf5eTN+286Q~eswM|
z+QXT7ftxGDDj6(tjAgygxh^3USP2~bHC(agV`4ru;cbwFBk{sA^g54@o)B4RtCoEZ
zyZ!sa`NGjZc-x-N`g}##@e8-%Cc>)+5teSVj8QCXST@xL9p~wfi;xdC`VH*%O)}35
z8mLV6m6|TS&A7>v>&Zp&W6_MKD#D%G_u$&0>}L^wsRVoz7%ugcI^zDVr-h_^^pPtq
z`RcM+Y-hQ|FYyO5%F}uorL9fbmgm=pPMV8?md7uD{5%}N|8ilFeC1e{cc;zPiACDb
zE10)443wonWV+E#UY8kc0;Hg?Zs=jH#Zr2f$Cu*TYu0*Pt5r^UeYheN+Fx4U;2=dV
z91{!pZoazfe1fr>n0RvDZBNMQzVvmd$~iZF3L#0RdhkvoAdA_=^?j$A7cIpGqTsWv
z5o4{&(hu={#%OMRyH!LC7dk}!OO71>cqU4!ZbkOa-{g>Y)g)jzXbEtB>-ma4J>E9!
zJ<o_GY)gN7y)_}1#~rzAE^*t%92fOxYQ7-_<hBX#Rx<)s{YABs`N($hXM!KrZ#~`#
z{VMo+ZRSzUOj$J#*BwrO$RGbfSx>Eim=3O)ChGB*sMc;J6szow`(0bpG~)`|i)n)-
zvO{$yjg3Aw3H1<t#r2~i+r|X7KGDaT_xxBt7Es@^3NT!_C6jv=%7oOD_$n!izM4^J
z98|Ubym?MVg(cteR!6{wAHtU}W-L*nU0aWj#fAj$EAsQQwt9$O7`%rCUHs0rRiL}=
zG_Bww{blaUzUnn0mq^(AC$MUX7Tk=VKyLn`a?o)lcq@S3O&5hN_=+%G-QYmoWnbH8
z*f9Iq^(m1TS05w5VM|N<DA)4B9dThFOYZ+iy}bOZtF7-CH}uri@M+_^=H^HmJ+q3U
z=?en_iD-6zhEY=jG({ssRXRuI+SwVtj{S|+C7XB7hF%S`{RXQ0$(NGe5+T93cXCEX
z(4z%I<N#~nFj<d})Q_j_#h`^9__<+m(CcSvjVUo0N-q!DlCM_tnc9)8(z-XQf?k_`
z{np4`pc$LJs?MDR7eQWB6{-FdJ6`W*-c|yC`JL}jm*7`#);h&9aTt@NS8GRZKhr^9
z-ndHs`ESwp=|2BKuY+y2B{a$TxP>21Y|B^+;Ox*#W$RqG+#TzX6_+^@ghn(XkORV2
zC{r2j-x3n<RQNpSGlrXL66buC(t5hKj682r)03kX*yhy>!qq4Q*&NLZGaS-x$((p~
z*cM2mgAC(bqvAe!Gv;4T&c2gB9h2SQOo0hQrenNx1O)LUaSD}*@_bL}8l1MXU%%o~
z4pV9t{F~*a3RySJ$VeS^eDPUi%XbygGh{x-Fqro;Wsg=VGU{SX>tF3BuNu25FEz2O
z)|haTA)Me?o31IQFpIa14sq#h+Hi-5T-oPjHzOh56?8}#_AQ)}>r02(Ffj0N&%8+3
z6VAF?cgwuvC&Fu^_mvSq37zT6y^D^1CvzRSV!h<@=7^bC=Y7HQmLB^b2uj=&pY{(@
ze)e+4@|oq$XL94OJ`0NU<G&Og!+#RSQYwZZ%n-h9I16_j7}4pwUm015HEk3BQ(Mty
zY__PMz9oWWJ}%RGr5P-Ef=UCeb=a$d8#%6P&&80AT5Z<3@9}Y-Q{ilDQ%Z&)g(*|g
zkVs@FiAKGMh>o!hWW|}+OjmfW@YURupY1-((0r-u(Uu?u2d&x;jk;|Yg^l-`bM3u+
zRAO%W_%h@r#KlYQRPLvFGdLJ$dywZFKr+Ro_6W#Q697C7ta#ux|Bp9?a(~vX>F%<z
z>4&bCnq+85z1e`K!Wbg0KJA?){Ow#=?RS^w)1TPwOEO~pJ(;CCk}*T;&sex?VCje~
z8}e{MAn|O;xp6HVYoZEA>q^jq%mI$wqzr8=;nq%zC(5h#r{#z)DVr8Au?1W~QAh>S
zyl1I@w8q=CIu*v~IIPbQ83CzdYaRB-2ZEd~0Hvp6?nQ=Z7jGaHhz?8|BQ+9^2MVtV
zyt+eBl0JeZB!xZ`4`u`%cXO@AcoOTKat<4yg<jsuB!$I!|9|g)s?@FxLoZ;0c|kiM
zs0;x`cBm|5g<6b<9p~I&-g?Q+u8!!*%L1fzu$72lpreLf<v`z(HcTG?2~S|&I@WP;
z#rS%mWQG}ORd_(_dI_mRf$^8EM=NP+tU@nIHse)z&sVdTHNhT({-=esSY2>4@U67c
zhbTxn=cXnYjCDw}z0vm$*(I#+m;VSOtU#d%u7kqMNg4;3d)SgeBXqVgQK?#ZnaZ&;
z;#k@_{tXqB$#OO8`uL{rfY}?Htbme(BV?E8x_%dxv~MBIhW4lvj`d#G-W*Hogp6Qj
zXnDv0qpsy*7)zK%A!A;J=+r0Jm6HY8>d$fzx30prj&@)?sNi-d(i06Bj&Gr(7Z`Rk
z;=w@4BoT&ZzIc((8eTwVXPbaOz%j#Nbj#|%j8@9PV-mr=pQCKSJf#4^Ax%JbOYCE@
z)7nt)`54`~RWVS-Pr;{>Aof?5qa`Rvc;p5zS|pfcX_!pl`|BaGoWEY4G0Y)0hL@wm
z%672*wr!LX`c=vY2vv}wJ~izs6Tje2+J&Ju#eyT-5oerY>v<$8Z$(&f4=CIDi2$t-
zT|p>LZP4rPLBajckM${zH#Oz0yUNs?<YqmM=E-bXd4-f{>7H*n6>`t-6*_`3o@$8{
zNRHLW401_%A+a!<3*7*2Za`@m2P}JMwi40D`HxcD3bUId=Q2oWBK!e+^bIcCpMlS(
z%4Rk0d2lgA05%bofZa;~84Cc|Xe3#T8rR3C^2vM{3B$u6upPswcZ{#3;GXcrFbDwx
z6dU|EIKtaDUXmc-ki%j|kT!%o<E}fo3Z1f!uHsUNN|>mOV)&OiHWAJ@q4N*F|B~qC
z86@W?)a?TcTOWt%NXg}h%i=3)wO>|REXn&1tFr02dRiCsvz&6ZDZugu8fe<U@qCY)
zm`LECn3)@}at80vDu_Gu^||E2FeT71XcjqY^_)PyrN9|q@#NKzM}AC8-T?i4R|5;$
zwH+?QUhb38H@{y0`{5_M>L<M#QaKJ*?U=%`#&CPT#{WQhI@r}6_PzYfR>Ho3r(jv-
zD;A0j@l~fO3vR>}KWs<9yjhlZS3l)`?YBC!M`!vYf+MA8$D5{B@Y=eXu?&7qK3D1u
zTBWKX_EcW(^00m+70Crbafa4&zML2Gst9KcDuN@Aw++ctV+)^Iqk3F~(J2q!b9t_3
zth>puyMf8SdBd}GaE|`c?9Pqg$eN3>?DxmTN0a4?u}0|k{ia!IUGkYvKDQ*OvD_K9
znEDHkG72^{3fjH3e&MU}!_voSxnv;CX)7loO;m(@sN$*P+?iGHReEo&S5=RXyZ2F9
z?GIcfJaJq+bUUavLAT_~U+>Y?;;S1DKt7??CzJU|E#cnN1p67o@Cadm)KoTeOF_KW
z%?&g*e9x$5l96Ayt<`<TXW;cnPY9!m`?lLq&Qi?sYd3W_iPJZp>B_NXE!STffJ-f1
zv%&c8?e3X`q{xer`1?0AA8t5NYMDK7V1F$kdT#t+Ab-p|ZPl2XJYe^k<sAuM8y(tg
zvCkpTd$`31olg_3H}tjcL(is)R3ySTch%f2%~Uy-A|s!<)yyg5ejN-keYf{WXBVZj
z?rM6}{1t?dbt(9ocyiK1?;@VXb4`?FMHIAsd=NFdU)On^-veS7oKF@isb1Ubb0tj7
zq^C$ln(XYl!=rnD5Wp4~MxH@FuI5CddZU)ytWCJ;V8;RQkU!RcB<*a|b?(YAe5m%O
zf8ssNogL7^-EV6p{kT9~@}mp;<BkhuP<QT9wWBBVNkPhxp1xFy?col7Q*#x&%C5dF
zb>7v;X{7p~sifmiI*LMs#)zB1NZI{{UdCMlNwyz8FTQro6veI|+b_^<+ikB|v>rR-
zx4pwZU~pft2X?|-@gJz&JoZBKWNd8x!Axp@>UsCGd0zebtqUv$QjB{X6?2jGyv+Ho
ziNR;y{CPJQnK|`%xo3kK-aAhnrHVOd!;ZH2g4XHX^mkAP_XB2=<Yxs?SA2KyWVYo2
z<umIRtb_GoZyt@9^8DHmXpz;671iEzC=6i5?IghTpA45)5B3^X%|M@j!|=IzJ<Fzg
zUFxec`><fJ93xTYN~=>mBYY&6LZ)&}BQog1>R{nN`KBQPX=Y~XotRfOWbI5y-A=^W
zIXycQ?PM_fE@H8s@Wl6%aK8FHZ}<79j2gc@8v1F4A5{BuwfocBfQp*Gg88e$LS(qs
z$er_*yLSVRs;912&D`@jsO`|aWVeqiN;}NmGmF+zdB4msCEkqsHqGlQq}!|D&@(iI
zr4N9%4v3XEeRj*T-WN3dyvX)-AK_yhOKH$*|A8rbL6JSm_UzTQiktNH4~G9hN=yy=
zGB?gXmV$(nC@=q_$JnFkE)A#r3bTNvf*(;1KR6q9vK3~CL1Cc3z;<=c&{w;xpg&EM
z)FZAhrafQ`-O{S;y*0Sm#?=CE^qBW7hJ_}j+8e|7L*&wPE^C#8Byw|Gi#I&pb6wv|
zeP0nzU^nk-(x<>bz2bM+4~$1%`@~6jbR;Sq<@bHiToPj59Dpo`1b~imc<lkX+?qQb
zJVw!L$>24sJWjLonJMO85eE^TB|Y*X9STlVwZ@S)nLJZ?o$514)`z{iSM{Q&CJqyT
zU$w|+zVq7wzH=TE_<GaSV@E<GB4i(WS&G^UK+JM+Bjt{mx<u8bY+)B8A!36p@8s_(
zx5_r_GsL*-sFQ~$19D2<F3xybO6ALv7kOl_<p)c9DOFanZ1PkNwLiG*e#x1E20eJg
zY+htSr13ce4~2NM8g+RJORx;nz`_yVYqwOwUdW3Q+CYY^Q1xh>dQ3S34>duwBnJ%7
zoV*OQ2^uC-YrHHGO&Y<PEh?pfss@8!@+?$`cW*|HBuB#U7=lSc^ssEgSvny)L<NSa
z-a%%I%*M7-Pqk$&#&D(+srqqd<F-Ml9|Sh$s%iU4z_-%F`BlAYGrQ0wU*c`2`8Vh#
zzSI{Uc~niZz%*qwCT#Xeqx9$O6CFmDv}!q@0cj!bp*pdQx3emN2>dWXj=+qVlP7ta
z_My+<rro`_Gu&G9@nR8nTRKZl2i=r(bI5JAT|MUUD(=0!L0#!<!}A9dPYMrmA~ESj
z=nWI7`;X-RKthg1_>m||xp2>kp)>vP1kFRxD&(M8Hx)TCabk{B&-*7J82#li>yORj
zzC?w#F43W7y@(}hRZgG@kdg7QF~TSVk#B5pP@|eafO4SOT6oK3RZpyE1pQAz!q^y(
z!GLw0Tb4i68a{C+9RRI{jbi$#wdIh(Gxv~nCXJhB+jmbXN29%q_Y7}(mY6?nET#`g
zXWv2-k1DmlVI=67mkmKsFDcuMzu#%IC&x?z-~N`*DEq1)fnAE|S1p9He<%+sx4Kx=
ze?&|~3^J#G^5Cx2sgRBv%l+%zkZ+as<l9#buZ2C&(RWAZDVSCFj>8LYo$)uEwtsi&
zG>}hIH=ay4W$#3IW_>5wp8K}$vsSxHE?7vd!OL^=Nm*{%sjeCrS;@Cw`Ef@)mKK^{
zmr8lh77n+mE+PYY=m5=!lJ~#MAH2>?kQr{N@E$mMk{l^`Kzq}-l(ZLVC}zV1m&snW
zoT06L=%vDUBw5`>N-hoRqC2~0dc<<aeVa|y4@8~lfdEgK$QKoU3If~>vvc37JQ}Dz
zH(i)K3gXaGckoZNM0u4rf`_Ug$HhUUytIfxQ4^bnl(5%vA&4$o8e<Ko!hk78C)>B=
zzD5XLZ4w}`zE&o#XPei3;A9^jDqtz0^bU+T;$~0L3R_)$_OVxxh#$#$e|<GU++l;L
z`*f~O2{QL4LX*Nb)yT=V!@CHmil`P&%p??ci+FC5@BdhG%I*4-*j*PgO!dd2=T3Jd
z!7Qdc+zD20dENrOrZ-><SQF2`L0Un&ndPrtnm@nnp%KmRPpHgwD@<CG%5EKQkjdEj
zbJ8?1e-<)wXl~+iGwtYD*H_v3Up@y(1N2-`R_$opau@x|T~OR?&L2&Nt%jjN<Rq7%
z%gu_!M;cG6gw}V9o&C!4W&iYP++V$l;tG#D%sA8vym=^w*UQXU$i_-&@NPzCrR3MD
zFrA06RtyF%UI_{&N{UiYwwWpj%(ctd9i5!6Ka-5MP`EQrS)%&N9mHn%+%eTb_EaQ3
z@_=1^FqmyxtFgW*0cV;YWglChdFMgM9$wnJ8Nv$M)cSV#x_NQflE<dmC_}U^@-dQ{
zT!j)A7uYFRbd;+i9HDmit;F5f@1~t(pm;mmha`ZEr+k#iRBD^Y-$^E9sv~49uoKhU
zPx)8Pp$jNh%HrsreJ*zx8F?ya`J3gPy>*Jj&J<}@{#U(tFG)|Uw&%1tB?H`(xMVCP
z*G$J_*T=K$dRKf&%{9FGBU|{$Ux8ZnDUY`M1#5yw)fD6<WrdKPPX58R7RIKAd>?3q
z5NlEf$Nm*^?OdPy9!!K4m4q7wY)Ktn@ySvunTya;HG}7~_?%sxw0UK3HwN5~M+1ye
zI^_%9V2FD63|b%a5;_EF0q~E!rZ3`_obctGGB)=tPsBO^p=p3vrd)C!4g_e<6*ENF
zQ9-^rH#P!)&ok2U(iu#J-HP{C;Q^B-hiB0-g5EAH3=40n`*(tqVnCqQlN>)BI7VAa
z7o>eB2kZhfii|DD(M#R%RG<<)Gfc;uqYpywdG>VC0#?<$7GXfrvXXhBH@>L=7To!n
z36b@13cQ^`x$%^Pr2z{#n8)J+A><hEZ3S9c1sp`iKy3iz-3j98(pDYN2I|z?LyWf|
zp(9}|fbgYE=!P1Gw~*}UQuZZD`y7@W!T7s(bqXsY3=|C=#7#{ufLw}43^C4lNa>O$
zg#&_X9XK3B_;9X}&z~st6vVk0K3xtao{unf1rQ5flIk4B#P;B22v>(0whU8Y_v81R
z%UV3MGFABcu+;y7=$tDqvGJn%UBVtDoBFhw&O##X?6D}(xwk^#6`1ES4$3V15`LL+
zLs)o%IEMx+TnejYD=Oe`cR3kpdv{GK_>sy}8A8{1NG0L_T7m;`y0U8cSL)2#LILoR
zG$9xf$Y9@BdV3`EkANa3%5Eq$8FYD1WG|x_KuN<PuSr;zY!l*elwGvQ`&gB^G}jSc
z=GFm_e9@4y7Pnjzj++?>X9uvN#7L+c`H)>skuHfSuA`;VC`DG$O}!EjzL+)kA%!JV
zH!)$lPNDT3l$lAm8%`6atkv#_&I-IouH1%@3Az{Wr3T4RZTEp54Lp7{UnfQ;m=ihb
zP^$3@AgUTw7do*3*+7OOSM=f7J1&J5kbF4{3NVGRQZViSFZ1zyJr-V->Bu2X0tMN>
z3&Z?k6(}>~aMPM9u!)P!fn>Zqe>b;?X7kntt!4o;T`)$c9DX&T3c!WbRLB(<V&W4T
zDpz<&K4ccI&tbKRn4>_ye4D2raTQuWFNEANZ<{6Tnz5~sA>}-{cnR%y0wmH^LHqg-
zeHRvhK7dD8a9bg|LGyncoo6%~?!$&d5H&k!qh=emtF{EOTC=rhty;CUVviyyT8-GF
z8lyF0j~2B{ZACQpRzZZ?tLE>`|NWZdoa93!d7k^euZ!IFZH@Y}P;JG1FXHgLsHI2o
zI@i>aS&{o-c+DduId*6M50IC2Ab@swk+*4633LkjH#D*|WurvtIyEPOh{7jEMdYOJ
zMYZF&>PS`xUF~4*Y&n6J;~B|AAYWpnkmYkj!8DAx6)N!>L2(Qymo3z5`t3V))u4ex
zbYdjn!d*u+^H#Ra^t;VOXzAH6l3a_}y)hJpw-=U-JfitZ6ZNGU;LgDiY`jg=I<qNh
z`OSRM@)@&r9!*b(f2C01TI7atgXzuf2Pb~~lhWg)8K+#Vm4-ra)7LWRS4)!5xda;{
zH!WN}=dGW(mA50B`Oj{sF0?zu_pSotXvufCL-ZJ5tRJpUpHntUzjbV?ckb#-)2A)U
zS;KVU578cZJtN`S2riCs0{+p{!M9zVuEMhm^*a{`dcmifm>gw?Zf9vxPx|<Z68zj#
zMs&_FrwPQ+D-=MoiqD8&Go&7B`g&GHQ#@Ni)|2z?uQheKHOKu2V3Ir=mv<L-J#zXM
zQfFc+^pzYx{7*oqEoLcx@WTG&y&tsB@`FDrspcAd4}&-}6?Vkr%-NdE8)>IJ%{Eo#
zlBLRjwC6y64;lL;{bh7zed%~d`a(9q-L+(==~R6V!WFl0R2ERxkKN$alCXZVR6RQ$
zO6{!yI74XFRvmpVtMQX-g%~!CRq>`<?lEY3|4y16F%5Vpy3{g0zZI8C$C5OH*>~p<
zQw`$bY8f5xbRh5eemff4r;vXTUkYOr48FGEm+D;?#{cMR+5qhv{jIoYVVu-d0vmu{
zhsS1|L!WfQLINB!FN-KOJN<fJ<LmDj;+OHx=duHMZwCdRzru+iOiD77tARHy2*Hs^
zEozyn$k(G`M>5!WrQg#DM3I-O-V`Ks8dEvFhr#87TS4oD)r%IgLZwzxR)pfr_&x7S
zZ^sp`%wp=ajvk1^=nVF*-|%ugeVJefm2c%!$r7y_II)*to}4tAzuzhAct#$*dQ3b1
z_>q&m)|m-=nU*Inz0ek~bES(*08igMZd7_P&?6JSy`tH%<x84&R2PyJVApHd!Ep-X
zM%NOVRtOcrdQk+8mO#gN3)ydeeh{JduPfa4*GjTZ%=vd9y`o!f-Jw1%yw9m_)>@8T
zRMfreJBAj22quG#A?G$H0P2I4b^|00VRWYMjqD%yT-K-X`dpt^-)kz@x7Iw1?B;}h
zaW&)%x&uScb-x4NI=S;(`Tt_uE&M+ywz^|~9ZzPQOo^1UL{q&28-fouBdk_?zDZ|~
zjDGxE88*P6=uJ7$q16KxV-O!%;_CT2+G$aq6C`s-=pI{AOS)}-jxGf+V$9Ll^o*t~
z2&nhcPI^v=!YP72B3GZrt+C+viBvk#sNluyg0+_C!zQTX0gt2Kdq;i50q6}St%BnT
zq1CVH!CG4Jj2_cxgge&Lx*QjD+x$j{A($93`MouW>tn&9`yD<;#pz1^o+mC6gYekk
zb*a~}HuokOA{S-^J{qSzUvy21-L2vbYv4K@%Q?O^m9WgY)s|0a)!x8w$QOfE%cMNm
z%*!<kBB2VA(DL|easOg<Av>X;$sd)WbQOM{593$rGX!qCm>0yAvokQ!_VJR5p9S&Z
zdJv4&z1|C2WBwrEKfOGD37Y#lh1D&^8{$2o8>n7}_RG;T6H@2<%yh7aN3Q}kFt_XO
zaAMeQ3a;?ki9<}E6J339%9e`!r-Z)W@tu|8_{6em2IhYg9$)GPE(*4`{!Q?{pHw_$
z{eeg`K;6LC6scNOlM*b{AX1cI=Y(LxPwz;FCC{1g<~~z*gY#at=Q+9{AL)YZ46gfN
zD49uSGSO@u9h(LU<__q$jw94?wa2b^LX|1l$$%o@*#raVHiUc8?u>3-8v3!;J>4d*
zR1<gp)avqwjMZ_{`-^B-&IDo3hK~jOS%zWuh$Nj-C>69X&jGq*Xd9uOpQUMEui3w8
zvc}z*h;G1b#?`hT9hZ(q-b<O}o`@vLYk`luu9@HJ!7J7tnxh6QR|LU^G&I}OhunX3
zY9BbixyerD80tE)ad-a#L<ldybHY}tQR8D|G$JZxZEvk)j&K%YoHkh~r|pAqCXj|?
zb#rE*h4n4<bE0M*xAqG)l>(XGI#vDaG|V;n5vTPj=zY;U@ok2Eu}cn$zrtM0u6KI|
zWJI3athPF&sK+pqnG{A^a0>Yf?MhU#gjk1Bl<C8*i+?X4AnD9p`i6tHNCvp{%<ukd
z*lMK*?Qj`khedy-l0sXdTHT1R@%sc`Ut*yk0(>vfUQFnmsmpohQ_=GW$F0;g{C2R{
zc`FG6wS_ukS&<umpRMHI;UB?|D)5~oJs2OWU=aaQd>2_%8DaK0HC?=b+|^gjv)caK
zqjFJA?bg`O2~c46Fw#C;acY~0u~tpJ`PJhzuHiyW%UWKvZ}<fxiJ~#apIx~l<3|Pb
zUx>z1C@SS@tl~=g^J22x2ngSF`*z&9@b&|<@~hGF!QX$jIDC#-6&D<Q&PHRR3if;Y
zukkB<vkhV3N_)c;j7N$En_Su?&j@b|nwFlVoDV$BC%I|ezRt0?c;O<ao{9KGE4h`s
zS61K!%LlsjZ|N8mwGD9B7N7lSscZ^;>)`g>k^<%Z5n4i>o&5c_{}k@xfK`;N^J<@i
zt0_5ibqvXlUlP<>D`{^}oWeCxbb*>Ih}VF2!i`7&3@M_tq1eBKsYjwqrV9T7N@A}r
ztNs~BxnY73RToqUgA_f5EUOPSW)7Xv>tzYndB%muOKFDfjxut_kR9d<;qQZ5D{I&^
zdi%Km#3v0yv=iuF>P5p&);lZM738qLv>k=tWePDg#y5OwtY9VSC@^+sHuC2H+Pj~m
zG~WyTW1!2Hd88OMHhxQSy-S&cQV-tW6Q1_O+!q)z%J<p8B6(%VX^*kXH1}nlNu0u)
zVRfsNo!Q;;_iqCXGKtC?Avt+xQJM(Svxl{Z%eB$8YKkU}s0|(Ydhe6taJv?PAHFA?
z9mTT2J{CFmc%A}%2M$iN`atNk{pS^6eC4Tc8}_%Yn_Oy2NX8Z)t$J{R(M8$Ki{;}b
z%u;i>TnnntTkd=uZk+pl?&kCZoKk$yYlrIT-PQTlwj_A%SGfmUBX`&p57byZ+8OqK
ziCwtS*VVmdXkUhZz4ly}BfD!USv?dED4%trcfC$U9JWVn=Y_|ce#~qy)#4F{;sE%z
z2v6<qjwD2T547w$#>#Ia_SD4whhL2Ro+(f7OiUm<yHc9+FAI&uwB{64n8`*MXy4OU
z{!%q$NEM3rLv_0I=zBNLsq9Q*j;loQ+3I^2Y6+ut0bJlcUJF${=May{yMFzQ_wRKI
zGocE0!(wN%T&Htv?#<K<ceFSc@_qn+>U#D(GKwg$K{lWg`siL*e`!gmQ@?8}GR;H2
z(v53&ul#2x>X4!L`$+iLQhO&yX@e=JB8m4(z1r{eh`qVLU`+q9;Oi^}yV#nuV3Y5k
z`%Uv#PqJPS*}_ZRX0WLl5})42J&2SR$fs@miJ}<g%R9w7KK~$mKbj5v*ME<+xn(_{
z^UaPa`xtJfqh%^J%R1k9V-V?xY`^%*{A}sCzw))=c<uT63g7&f2EBBNq<EC%c!a$%
zK`8)&)$X_G{jB{%&Qy*Wr1E*T_u=J4Tm4K%s(lQfPE9cbnC4Vh1p?!QZ+_0`THSdo
z;U+e~`&0Nak3++*c=g5fArOLZc`LX5z?h46<wo3(!e2g&Gw{@(Goj^FrOOg!37Ok)
zC{EXv-^o+%J!HW%Ib=v?8Na*?vzQg78|0{5cy8I|Gd1dKNL}WwDZ%wa#YWIQG>Gam
zp&?Z<%$At}PP@&#X;ZcIkvHW@{0i?kd2#;TLW6o1VIS=Yxen3{nadUD0__Po!2;yN
z<p%%W4Ya52DB$oTJw7<fdx^mPQDy@2Wk<xh^agvibB&RumRH7P;^|@*z@Qf&8Tcg`
zc?U(d_6Z_XsF-R2u@Re^a)#&RVV&)+3jin;6}2unb;v1L;Fkwf@NzkkiW<dEq^=;8
zX|?Fwc%gkgA!7xOcVp$X$god}CFi^$K?0U#90mnJw*{woSA3K~+LU`^zIn_&*$YUp
zgoc~ZtP}w~wt&F{I9(t=_|m+Lvuq9lwhjq+G$u~9Q;DFh*rHD{mnE4fsqM0*d~GI6
zcQg@-O(Gd!zTMbSW;WVCGbGkXA-S=2kNzmr>M7PbNacf<6NqZ<s<0xCBPg_lVmQQL
zvQCUG2S$jaU|ShQazqVDp%LU0bUl+G6QWztimNu(A0MJm^(qjO@Uu+zKGwfqn!;lb
zGggDLX&KA&3NdzA^+@U~(fFaF+>T;8j6f_Zjy008rB*1vA^-(Bq691WN;y-7;B#te
zl_k^!pzsiV`7?dRlR6+rAfZkyZBAYMNNT^uD>&F#Sx_keTT*miUt?rMi#J(s0@(=$
zBm^UDU>%B$WR*Q_4~@?=9_K2>G>DkKL<5ecGip*v--W_UW5kev7C$W1*V|vq0FxW|
zfF~W_8g3mbtmXgJgivB%_7O4u()7%q6ezZoX()_F=Zv_-zXKHxv56pVe5Ne*7P>)-
z;+hc}D9&}*?A^Fx*z7=M>o6Mk0l{A>;i4>PwZb)*YY}IFMsmrGEoK%M*j(F&uTy@z
zHFgzLNZ;^k^N^%|ZHd4YRS5HvjL;O7Dl$)O=OB-Xaf8$M3-mv=ztUQlzpKlNRsy&P
zIIH&t8|rcRpao^pY<-a7+Cdy%;T-xvx|K>VFTqv1deyzj3bu}Z;2xHGAkv$;6`(HB
zTL;VFiiwQn^)G}V{_0^X0P1gvC`!4p=xgj>CDE5cA{_frY{^f|KKbr|!;{>VEL6B|
z>;SlQt=LCXOI<g2_?*Wu6b@2r1ziOyD($4$cwVOlSw+*dLb^b5YExS)<k+rPC#XgH
zP2GcLVBC=xH@(7Nr}aR?V8p-CnhppL9wh*9mdXp@|E_(ArocjgcuWGX2N$2v^k2b3
zOOBg*c_mwK%M?dC%pGFb$l%D$BAS^%r1jR*?AzD=^_a+q!OCv9&b&NloRJ=C+gXl(
z2e@Qrbv7D5Vifo6oqm|uS3t=WY{-8+zLnRIekE*fndnbQIM^}ps^Mt6Rv-AQGhBoh
z6`cwEhlnFebHZz9^Ith@X#%!wG{|xI_k!Pk!tb8jPu#~it_CE!XE)a64FCDk7@ur|
z4S=x-N8HvLM*IsXH0d9v5d<;7)qr3sx;#ojRpJ`#;ije~Fl8pUrUp}~Gy~0Z8jdLI
zbRb$<3%UozOxTTwx}8j2h&3Prmw?%Y-y%pCWgi2lSqKbp4XJk8ze;y)9BOKoISo10
zm#OO+cp~UZ;JE()#dHJwoImJX2vOR4Y&2P>^i$s)uyby*_l0c>o05Z>D}1jl?J?Yc
zdj8{K$kw`WR&7JW_fMhuUk4TiX2&LtJOh?t_6E|WgPB)i6y1U^@~m<~WuN?h2x&;W
zYrR7Ku%Dl;(%rZ%=IY?hby|CaI<ttQ$|fzwp{Cwql1@#qCz1P)RZMYxS=cWZR8lFL
zDVU5alStB+nM=VzE6$netrnFtZpwADGZX{Yx@~WY=UPmT@=gp0)JW87BckH#bT2_Z
z{<uyH`#IXxpqEMNn)b@2vS;II<=(T;pGQN48_>e)3!7G`WlQr<ULCf|(uVu==Ds8@
zqOPFV+^VL+rK|9wz7EIFJ97n5r@qC0rnCdz-ew8fY38q9WR82jtiHuPKV;Q*+nBrM
zosmg{VJWVG38o)d;i6y=m>xOJW^sQu@+%PpUOFOKwGn!Y3m+z>Of+&~ZDP(gC-r}|
zGU1^=$yz}<vV+-TdtdcL;yuUZnyrM-hPzm@Pk%v2j|+XW;35x)-%)q)qbSkHjeopp
zx8oy2E`F0E$<3jW#LgT^n}{XcDP5bFxJ&QU8`8qJl3nzp1%;y1AImR&Re0GJ+0L@2
zb}PSl)LoZ(%`hP2%m!=k{UQB6Ah%vGt>eH_m<&bU%Q+IEV|atqf>yy~vVTuhjGf&b
zHTu2vDy*}7U?TXfVB7F|{*zHbX#0F^b^+=DMH%ckncPdzG5gtcT=hDCuG7bM5?>o;
zd$SDLMZ-|w3<2>hEt$#kCillCn|Zg;IPoTQjXvdU{%|WtOR6z*)oHdS|4*y>ZeXQw
z1Qflz7M}gfgQ}4@<t)9!#T`QkJ&weG(0TqF8zli46|^s(y4qjbFYw2)Rb^kBgAq54
zNRL8j>R!rZt;tWVnMU-`fH}}Den&;0rgSPzKX5&&4SB@2DW=){{IwGmMZ{H2HG+gP
z(E<Di=vKpWEiWrw(i(31&%_ti`EXUS_l9XE+x}(y4rL|}Z8UAe@9F@y_PDabNo)W6
zyM!+O-JG+h3g2GR75jXH_fX)7Sy(ySU2h$ifnU71T8CHTb~&*wN@FJSh4&r<M@Lb{
zIR6{dtOSGaNhpp(EY+zNoeF;z%WWglXoVIS3OK^)8R(k~B=fjf@`M7)ORhsWR?bWZ
z`vSgma0!bND274c!-9bilGb8VMma9@b@gNAnf?mo*#aeHfsf|rW=(tYEm~#LB!e86
zc!ZHHVrz3qL#X~QT8&c3O_*Gpc={*m#5f`+SAtBbU9I?ZJE7O?qM@?PfWg<jX7(5F
zm3`w=@7oh<AV{D>s4zJT%-rgR(6Q&}3brIdNxBMMOshPyx|d36QgO~X{BR{X1I%H!
zpaPvq5o26?L{3|pp~tCVc(ZA45u<6!eVEdm(m*8X6)NPFC@)v<DgN`|CQ{{L?{}#w
z8qv8>S7yc>%yChI<IJS-X~efgr$nDgB|&muuT0dc7V*f3pF4q^`FxjN&vKBe`Pl=l
zWGfJg^$3XsT-!=!f+NgR#Gm>J3^Hf7)=Z5*MLdko{6j{M-OcJ$A_46jR*2|!xs~NF
z4IN2wC^F(W%|XXstxZUi?{`L20^!+JYVw$UI!$?C(DA>bIRXbkvC&Wny{}A+`~JmF
zLB}yf^3f6NbkvmsIqME}ty>vB+^4|lxjmk&6yMV2@!%%5^7Lp}Ew>$U3xofHcD%y1
zb;%1wA;iidQEFI8&IyyJ#9_FHK4kEjJRomwBvsrXfxTgZx?=Kl@`fjDoXsOr$Rkcy
zby==f*A~a%OV>H)y#kZB;FCNrMuDC{$_Nx0m1xc!?C<3&sJVu$&b#=Tw$GlW3R}kf
zEpLlug{#B^9AKNXER=v9tvJQnE~)F1$RHRDww8J&70b3Ez>lsSoViZmBvm9lemYx4
z(t$wYTzcFe-|7mSe|@!cB%KOQY)O=-8{4~guL5_jG&W&a4XsKV{(){~4u5z>d54X|
zODN~d#tB}0AjTVkc2|ao{qbgW-f)zj{o_Re1ozrqu@c}3%9=7C96MkKnPKd1E#+?t
zIbr?KwF=8*kwo;hkMCapW7aMcJiW8IP#Dh&zW7<u^>&_`BfbLn$3&N2RNkadS2V_F
zKz6@`Qb(5h69|*@BRW9w`lzq9dXQ4RwD>ENm_D{HdtJF5g%F1duNn14_(`O`82@WS
z`3Rd2e?0j$KdH2g`^me1NMZchRnv2>P7C5cI65p!n_jb5dS5CRue)h9;`!{ZdOTMy
zJrAQ?UeZSmbrGd1g-Ku#B1GY<UWoAEsmNe2|K{oB3%lhCZk-$f58o|qUT5GhOQgwr
z=s7m7aF6;;S@XC)Ye1zJ&HrvsE6z;ne0@v|vUK3`9Ms*o*=<wa=NuS2W2E@vB)8RF
z#P?`tvHAPcZ&gi9*rsQzJ$q3nJOJ_bwHikWfa=YHoU)0!9Z_joyRT0_q^G`<_}!0*
z=7;jbcrJrYH43#cc2voaTou`K4KUhV;4PEmj8_5N%K7O~B095jQ~h5kR!_kdGB?N1
z9@)kEJ=j~bS65d!X4m87B#U4^WA(vK;$!B20MIXt^D6&8Gz^$q81f)G{p<11nWyj4
z%#aVqwqAjFbF|2WDn#9pG{TgxWj8lQ>Vw!5{|X+eq?YSBvl<IZFYu-7Ir{al@57T$
zQ6`!lJs`J<=G_7FsbA^N&Q=-zBE7TxbuUTp9E`XYP{F~r1_myX$=Vj|Leo%%+(J!|
zG%b{e>>niJtK}%#KISnHq`1^wKtF;3UOjV6+3QzaumVn;fwp)Kd1|J|;a9j~p8{RO
z_@89~<WTrq!vYT%5>v=-gwC8X88xxo*8{2K{D2bUun>{d6HfOG9h1t17<K{hCQTrN
zQToAnhFdrb0PUs**`VGnD+Ra}Vc_@L$`~6l^h8}x*M&l5rje!e{CzJa5|K2M3IN<k
za$`6QkNFZEDt$JU;Rni0Ld-U8V?V`uF@y>Qj@)2}`01_LIAu{44n&;6Gdc|;Jut^z
zn#5Sx+1c+L#nb}l&jmnocyitBJ}R*RH<7}1=oq1l#88ZG>HyF_+PXA|A=!XuWbM6j
zAj^_O@Tdw+_9XfcKwh8bY6natXCnd2=v2DLqYFr8EBuWV(h=4n!R;{~d7V-aErFfL
zA&d5sb~Wk%CgHttZ_y#4K1OZVX!2nEGl@N-6gw$~G@Q(Zk4JNk1lE}p9W+4{qo7s}
zKNbLtUnyI#M-YiTD&(F>;aIw|&qk}u>EB@i#sN-CLW_a9ZZxm~jJS2h1~d1&;^)<K
z9NczBwzg4cV;Xc~Uew}L8eYV;lM<CpB)sJPFf9Sztx4+<NvqhHN2L&TQ7Vy_G?O#0
zx2Xfk(be1*Agk^j546n_Daac??rizu73WbYKo7?O$>7EqI!%(2Nx6SVzoDbAmrRG<
zdbzZeVDQXdxxFXYSHWmk&r3%dBN1&Io(53u6poaf;y5hU1G#n(qf8^I*@NSvf2I!$
zP~`J4`Q!*DW5lS#wG$tKfU6t_T6}scxrG2@KZs&mc8N(pw-`xR=<!Ox)vcK<0D}sN
z98&tS$7mYmNIv5c<3ZgRLDz}vo8@Fv-!nCcZ|LilD!+4&t>Z|k0<LLmj9Nm>BqoEr
zTh-)WQ%5FsQy>ZrCS%CeE&cjXWh`MAXK=-`a0hcF#ljTCwnStZOz!;ADuP7nlEblr
zn-qP$o62-rKn3U4`_(`+Q3^#C@k++oim(GelV66&^VlI|ASnxE!#v2WXF*Th4j{7S
zZ}(qKdbt2)ySVphTkRE%ZiTP&wJh9MEmBt(w@F$iH;!(G;9*>k|M&2+c$y7?bz@2K
zHaQFX%}2R(E7^sCR%rqQdUj@?Sf#-Hvz0e!nW?dtGACIxMY#7s90n_jI2&F1)R$&e
zx!T9jHfF^(8E<lA&hs>zv2gZx1VQmj!T9avb8VTjf`Mk^AoA2BX_S0HCzo+<*lAD`
zC$IBls)^ve)dT<0U#g+|anWm!jR$ko%bl%*{P48STJBDU{^%>JvVpDB3?NrpLZw?m
z>4pwW^|N}Hp`tCQs?EK){+fLUabmEP$y^)+nQ8oSV`28ihU(KNWIEr|i1@)E+~Ma}
zH2Q2D7=s2@Ldqfb#(AAlheEEKOFNiTL%aH#qnIi#2ZZ%8F;s#ve3z7n3{)1BzGGX1
z+GXcUAE*A6Xk0&jYPPxXEv31p+$5ij$o@J|9>DOGN#^@wBM?K2!)~cXT8pdOOCgik
z`MwUm^7c($1HdOs+aZDa?97#v_}{XOC|in&Pm4Tz|J&9IoC0hmgdg*{{d={6#~IV?
zP|zhNT;f9}H4v`@d;>Zw)oXH;shBsd(m!&hp15V8e)n|77$UMr+rIGIKj)pY)|{f>
z(G6UN3uQD+L{4AxtTfp^iXW*OR9Bg!w)+=(wm>EpIM)MuN?EF}Ae$ESpy=uMl3GVj
zulLH~S|a$}4|kkCa9U2zysc~4HsxRC30`Yvx7Mbg=cBiDAOGg7Put!v-Al8CS!;^F
zrTzPe-Q=e3Pa>P+oC;{B<nJAkc$pRNGoo%FPq;<8wd%w#o%ETfH9qpd$X>qEA@@JC
z{w@XSI_*pG#0$5U&dz>%+Q%7yL|t9ihpKB-ZnBgr?ZwiGx^qnV2PGple#45XHoeCm
zrg%h38mJk9>9D(Bzg({PO!F|{qej-MtSzaMzIIe262-Gh9jL1{SqH|^wc8p|y@djX
z5C_v_S{16kwu`av52!333;PpT{@#&HQFJ>aey-BmRcngZI>4}-a{t?(!~m$u&^@h>
zJCsA4tio|^@bLHUunUn}CrQgEeVxWl$`Vhup*#I0)3;erw_>K#O~FFmfxWBxZd8mm
z>jx3?{{hz3TLWD!^gbwZle|8iYgXF7SI&<72ocg<U5NzMhi(p|Ui(xuo9`P537*dd
z6up;_iAW3$ta!l^=osjIyZ}C;eU$uCgiVYt5fKUG2;n#&^ZdEk@cdu1s9m<4M|Z%A
zPC6^pykg*$&}|=Gso4hD)Sm*hX8uhHWbEfY>HI%fyJc%Qf#<6g#FrmxN3w|}=*3=f
z){GRj;9FK-zLOo+GX5p1g@XceJ4r@?mVX?xWU3s>MJqFexrc8<!%V4ebiP{gnPd@Y
zv$q;YvoE{ix~$DepsV-VUAw!Wt{Gdn;wV?pe*hO#T-O)u^6iqksECzFV<MF*GNFAX
zj5Yd8cwYzBC*knj>EUU##>}I?xyk}h4z!~Zq`z}G@B@s!FKUwIZkTdDS5fszWYW-e
zyVkM)?H`AKNk-RC`TONoD^X*{WjK8a`7t1hO5vuDQ89b<HP}{GWFMAWn8R86qc>R;
z9rm-X&?p9&gfg|Bxvj4OY2~BEc?CrD;rK9j=-Y`EawaekjH@R}aoZBMEoUgS1f%fM
zgfsG%wS%H^0!wZ%4HY<Z#tRq!#MmA#BL!X*NrkKuFQ48ec-|6wRzUu&%OzTmZ`{Hz
zP(<DZ0k2M_e@-(e8)_|8ivOEPnmVYNp_yauL6R*tzsO)|y#2?uIl6rWc@JV1C!XcK
ztIYTD;kwK-2Y%3|alz}fy?H$@j7dLk05Mu<93QaiO<`-yt?Hsa*8K50>V?==N;gw@
z;KHYP5ogaUb@60s$mKENhnvf>9Ot9=&uS!joQ#vbpPRg6P}PX<{M>7BBt1No`}G{e
z-8ZrLF3jYuBhkwifxauyN2qhq?cVyBDexd;8wqHK<dvl_)$``=FrT=2DnVP>Hr<H(
zFQpmE8Z$V(^rRm|d1l$6w!bF@6N(GI(}=4R%%nQLcim=O9MlJ0(1yp0Kb&UeOhj%r
z`pgAi3O(hLo&};6#{UD1MEm{mt>89xHd_iq?PyWcfFN<6@>Fz>dvt|&4EA@&`8azy
zN%Ds*%RyV30#emcSZ%AQ9BP4$z<juifbM+p)@<P;=w{Y6(qWzqP+Re&&6S>FF-sP;
z8#2O$7cS1f*i#RV&@7j~8`#fDVkyY!)Es&gY$yQN0RktYRJgNgkk^mbQt+vG`$%vm
zui*_8=TD3VWnvVXTEbBb6+li35p0}-v21M6QVqDq=cwiMF0Xn-GzS5`DRrO9o9{&`
zGB2vJExXw?<Nbet@y8Ll8Q`O}uhm*WHva0W#Q#5Q<o!}YzBib4>F7H%f$O|)fY@4N
z*?{RgDLc6RGCN105EfW3Ayi+M*5s{zjlLP~Q)`AgmhY+u{uR>V396Wdo~oHT(SzTt
zMukqWaa+{9(yCGW%lG;cM1De(TuM=LHjz=ys`ZP(q=2o->cj{Y%4iJZ1@;KdlS6Qw
z7m2cc^WLC&=?A`i_(ad7^K{5*czked=f6h_^z(@pbFPLG1tf(9111_3L&>RxDz2E8
zAJ3qSIV)G3!uSga!htU(;ER>bV}{9_BD>A?V<I&80<ymWhULVGwx#KAKjhc?+Mrdz
zQx{UG1hKLz^LW**;ghv=@zT}%#7xjn;-j~DbO*z{#=5(q60q~NALrWV(&ydo>}73}
z41?s;KIh)^Fv0N(X?oIXz2Q%drJPQzMg8B8zbtIFCjx$RP~Gm{4pR4)Y=Vw|jEqR0
z7mrxPkV8n(!JQ_}ak|P$o~Ybs9E4Fwg`1W~bl3#H%>KPOR7F(Mx(3gA9IkDmYUh6Z
z1MvYK>qw*PjFDQWnSQ)0EBm4DiW%|(_Ar7wyW-tueC^c2vheH&_fE3-jjq4en+A{N
zO_@}1_*}WDJ9&6sHpM$8{o-2;MS6&{=?qBUMA!J-VUcw;%eaDfh$Bhr_m9DmFA<HY
zZwji}4EjlNj-Ltk;4L99b#X13I`!>R3-dFWf|gy7oga1gnbnh9zIUk2Y1r0#T{=j!
z6JN`*T7MY1=(ZtVJ8`?4T39+(-W0%!CtUB3P4gel{{U0zTYOt9KFw7s6Gfi2a;(Oy
zj_7Q-n2+9-2`yRWnw82?jH99({7cEqF#;F#mPyjt?9T%^a*@foR)|F@q_-An=YLFn
zDm$E2h+zm*Dp#mVK3Ne?#m`|d5v5KO1SQio!dS%nmNT&0<lY{|Yy_@C0J=GmLLQ{8
zZE92SI3XF5b->%M2=tsmLijL}Vv*&o<6gJG;iU^4nn!bdT>Or#l74fe`^h{xCIJ=7
zgB5&cvY;I&*f1%;wgBjUmSkKYSP740NYW0Hirw*YW#;EE<hgTd$kiZ)1@|Dj`Mh9x
zdB9dtSi%3MQTXd~NCf#9!VK$mbI<2e;W{m#)m!L0Gop}1>rn+eMb2gh`xlBM^N~R-
zc&bh>Z@8rLdu0M;s^5|!lU%rv7Z{dDt(cnHFsuVA6uXYMC2nr&=GOr@OJKb$wWEtt
zfKWLjZls#l%x91P0B6ONpcOyj%xA^cRv~ZkVV}5&gQmnD)a?}qGX0bMq!jz=u7n6p
z5HKo58@8#*1mo1J5P-u4qwcf{Y#tWyC%AziIkjB^=W}6vsTihOB!l6Z6Y>GY)9dPF
zO2|u1d&<Z!g%DvfBX(Ob_A`|O3&rgPUAYirWPnnPV7bz?p+>O2<!8c7M4SqY6z8<i
zu(fG)djM6n%p`Pc5|ah+f<bxd5WR-&!Gt6O$^eFhfdW#$2k|J6=0;RUUoqwt!1iD)
zE_H=rly-m!<wA}C)y;~;w}#Z0a`eb`zB`=aD&P(<X-=O?fs2f1W~H}vPC@sS%N2VN
zQw*8}hkeLWL61O3ip--WLpdU^S5O~FDNSfq9Y95=daWOXh33(+A^JIf?<b3+(9CWb
z>0n6JGj!bzRMlcT)n2a@U`euFfdZd)&;bS392VW{7fudk65N_1f(il3x&bsGGCq@U
zZHcQjUIa^(v{=H@9%d`gMI@Jk8H~kXkU~{jvl(&RW5b&=IRKt9o+=m{=rGT*d|Ez`
z@(a&4wH~LMutZcpu1&Boifb9k(Vp1b<`r5hL#;`bw3EXqB;&2MGm#hxM#oMdIi6DV
z^H0XnE%|b5)6gZ7`Oi=xii>ri<O{;%W*(xL><cn*b5P^PBYWy#rFXP<AFjc;o&w2)
z<gA0tfp?SqNi(e;pr1H-wkBSxlq?E}(jQHjf-QpqhKO%v@uCCU5-WrtnqBwPd*KL8
zCT30@#XAN<u{=Psr!gJBJfEs_>z-ZOoDA_|t(=6fsMt{GyE06C0W3bLY_|NpG@kr>
zX>7^pW_Cv=#|jhX+_>JtL#9b*sC;r_P3wAeXnRDW^3JwfP+ZNxzx3mYb7QTCV)o`p
z57D`LLds5$um}ShVM+M;y0&^;WEei=xH#RG>+89aE@&>Q75^1<y7_P9tqK1<4ImKA
z^07xkaJ~tjTu`ZeA=G8k{O;Ec1Jn^~HsdeL8upLu-{__lobttZV~NUo9;gZL55f87
zS`XRuo96rOx<_ubvM_`y;aaUD=*kokIhltA=<!=n6T^@QLlnc3w}u6T-R-Ag+dFEg
zj2D2=<|+&95tK)mIx@yj_k;==Aw;Un4K;fnz)T)?KP<#do;-d1>QnZ&j&-56vI4Dw
zAXV37jW;WgOu7Nip49ab!xDn3yRbg);kv^L#=56YNus|UK@`kJ#*ajZquW^vzB8LR
zoBWB$lzSA)heJX&@ttMYI~$-yx7X#f=0-2%5q>U@oIct{#F!*Jh!$%^Y56lIYi;yS
z<c{NjoYXhI^m{`Vk+@n#Xb&Q5x@C8>)8o}c(c6Dmd?JPg{|aZeU$pxX4~nHB^?&5A
zQw(XpwbLTDnoa1@bw<VUwoX8mg05@NPNnp38n1Xau1o6ggbjzwIW6n)OZQFByr+Mu
zPQEdpUjBIYdsCb6KvnkhR@M<S@cJW1E8i%N@RqvOJ(+11)J^7Kvd9-G=Bb6;aqs^R
z5b@|=meIfG;$iy=_J<V3)}jDPCjbQ!1}|kS4Ke<1F8eJ}h0DPf<<oyiR(6*S$p4lu
zeo?1h-eHWnO%}<*s`MIaGW43WWU})q)#-jU6tAH6rU<Yzv$RA;tEZPLc68q-?@RqG
zeLqFbiDV=7x-}TDnm*{+CKkJ$;2$r=tIqEvFKN*jXUt8B<TpEWHu+W3EANI?EyKXB
zNd-w?BKO5-O7%SIVP~eH1!gnjM{SslN01>N<L8bK0=OiH-RBj=|71T_A2EBHU@11I
zx@MVK0YRI|#{%xyP|)|7RR&3G`M7n%EY%v@=Px)X4QWCZ&vkz!DPD+cnsgkVB3}%~
zEtlWV!gZM@>D^LOFw?B!K*pFdNYKJzl~K=jGd@&YDC6=;GucrZ;>KAf;;hzluRH+r
zG>AmEMbyg83&VGxGGFnV)oZQ9z{}Q3i|xi%B4H$S=5k?SeqH2_Nk~qk#8%QNFJqo_
z?jKeQlL0QtEhCvre6!5fP}(uOSpxn`m;>+L&U4(d1G-zRp##JUW4Fv5{;VN{K)2Po
zinZTB!<)wL-q3ECV@C9Hx=RoR3iTehSIDE5ig_Gze}3Dp9wCBwRt#-XOOmLRj$RfN
zg=gNuLe5sZ-Qr;Z-BVz0=5c|6P)YBCf>F*rOhgAq9HlLTE!`(-<EV?r`+0PC#BYDY
zFzr?Ue_(r=z9VXXCn7SmX|llT^X-)6ITnS4!l1guWj*V>|34_q-sB#L7&%a3Q@}?&
z+wTMytfl&G>CPg>R6uZMrFb#O|D2JQ{*%1LecZ9Eh?=NHR)Y-QD=CPDN4FKHMg-C_
zg4BI;Pm<|}j37A*dLJ3Jp_C@l=`jokALwumOsz}*X&MIcrVl#6))fi?;e;>MD}A*|
z-iSucih0```JH2t4?iiHf2#Vy8l&R=Jj{bRBWE$B!s<J9jYzwl(mZxb?A%hYoslX(
z*P49p5r2m9`t-tU7TJl4Sja6Bx18wU=#cUG4`4O5cWP)E^{`pKCcu7JxgSyu2Cf4x
z1=G7kzuAZKf{s{uUeXQd0!1a{y_pY7?$y57Vpm^yo*H`(FhkM7X0I;qcjjYl9&kQ&
zmM>Sj8;08Y2Z$Pl6%1d)P2}ER5~FhFD?8#>tULK_rf4(+Rqtx<AS&pyQ#mUf7N0p4
z)T^Z*FUYcKq!}QW5;Z}m_!I-3_hu>nnmS9tM3y^HC{45M?sjsu=Fjm6V_t6QA3f>B
z&a-F!-<m9BR#n?i%Y%TI8-K1wuovaOn-ZMR!ag}zZfzN23172i1yDP#XHE0(`=onL
zFBTe4Ba@XrOcaGPyIy07Kjx7skw;baa)ur8XLg>xSaKxkY!BaY8Ddut!dYzp2l&H{
z&$_wX@zj&|&DJEhMQCM2VXc9rD=FQCH=S&ZDqIt{=3depU!7a>UpXLcs^ckU+m9>v
ze`$=`On~IxsC{I8&y%Ccb<{No_<#FfHGoMxYavF^)boM+EyJ5wXYc!#3QND&t_Ky#
ziw%P(1HO<Zyw~f!;n~f7zXhFKQj<gbS@xjO>Vh*TQeQT7wh=U5%x~~)v4z2mb@7Sn
zeE3=Usqj*pLFFxyT5Ib^v-#KVx#GQNb)*JDop-p4|N9>z=Q+VIZQ!J5Wf6y!XWV~x
zM_*Ygzv<zKE=0~;bH+_0egFZ!Ge0ha!)KTa9;b&sZ~u5FPIbeW=|6yO-C`#^>lf^i
zhoTq7sRp}gy8JH{G6|D(`yX|%#9p^j)sI!C=K%`4HGnq-q3VK-r{8w0K_B?gmVHk=
z%G>l|MoD9nit1Wbs?mC`)O-~_>4jri9>h1sUOc@Z@;AI{dDok$vGa+l_tVMlPRjHE
z+Bpfuy)E<7e?We|HZwUgtLBtjE1k@jz8&?ZASJh?Selm4J$4}d-s4+a5yNhss(U{x
zSJnR{ejZCY0_^=8lPhb<U|wr*NaM$(?4ys!LDAz9*6N`+=h`81%YQs5d@K@iQo7pE
z9f`gQ;fU&;J1q4MFFCuLQ5_eb+{vk9U1vC%ck8>jIPQXKT=FD!t<rKY5C)rBOkfpo
z%(72u#u^=MSsvdF9l!k9;q1wa|E{Kj2}v1YuCR4|_GTL7w%sDW%xI~NnRQL%UG}HW
zbDVG3m7wk5jI|0e7~8Lr@$)!-q_R}|P3_Z*v88H5da%(+@)dL`G^m`@?Ogk7YnHGe
zmu70>r&xvXz(amgcd+zA#BHpbr4jy-)W>V9;}aVq!P!{<uzcV|1Kg+cwtw>5xF<;g
z9$Gj0ZhCv^ZpS7<+X-01R|X>kzDvp8798c1TY;zcGL_JNI?$V?s06HZpyr5z%xL}k
z7x`o<HIx31(}vUc;MK31;33m-snz$`nDMYpJMzCCJjP4tq0Y+$eW4RYJ1fRs#k6dk
zdMX55_K<0^^NPE=0rjFK;||@Rs@kg{d)UlS`-?%0FGrM3)Sqw~Qh?fO<F^Nyt9P9S
zwZo?w0_2$uW%lMKQ~$xYrFE=aljcPXROofVe`09vxK&cvcNKToq4nI3&f$~?mhoo#
zZ63uP?;QbL1Uhx)Qk}cdb=QrF1-9Q?T+%VzwOjlvYOd^aiO?&P_l3_MARBZ_t(Jm)
zmz(bFS{D{D>DRC66i|$qirn^e$h^iY%vmvoFK(U9D{TF+5#nDW7ZUd#1n_1qgllkm
z2?O&Ik!A@KS#rym{D;Hhn!%W(JiskHhDnL;^|KpMPf@6|5rAI(wZgtxq~6GgBF4}m
z3m}Q(k7KquE#PpNz=W;?`uNd|f}9B!G(H_?BYIK*B-yuur3~x^7bWSQ#R0rl5IQ|t
zYuU5p2v1WyfjoU`0LF<)l5{}1ZvG)m0s!KL+LM2M{GUshfkm##3<<%21Q29XTkZxr
zH4}PLIIOPHkw-q~YzPu!dS3*iY!9)_6#&8G`~U^CJf15v4>)u$589uH3MXee!vb&t
zaQF?JV(Onranj7E3n<pV;2!kovv;dp@Lf2vaF`}!6g-+jdIn+4>BJZG@fY4Zx>&#d
zXDiO@gd8qmpd1L*>%J^ZuBt1}Qe4zxH__R9nvD0zrxByktj8Fmh@xCOWr|~Ic5ey6
z73V_f_TE;2S(sdy^sT67Y2m9hYuu}kB@TCK`=u_JPFb)2X$}=q;|G3b0qlz7Q+*~f
zVG6|iIdZ##Q7lJi`ZRKe2@@HlXR5)5N#qtF+_jx)jN%?+2b}p;?F5x0Q_g&;awDjk
zQ`Sq6*1L<+k_)3xMcoc&S0N1vN#<0fU35c)q9XIwlGtJgB&IF|*dS;xxo|nuXGo=D
zo!~trG3Rh%W*P(>#f(roMhmwro%u?waw<bP;cgP;OcOStCF}lZ<`-@N_eUVO;3q^<
z$_A{23647~l89kr0FWhwVlP{}sgVAdsKdOyM7eW3WoM-_JQ@H&RRUmJ-D<h7f_+Og
z$$HCrxBFgmRfA-}kK@H${bF7|b%OQ6)TWLfFEId8jFVckx)C*5$>ajipRI<%5t{}|
zLQ{Pg!FMyl!j3_2;vD)o-^+U~be`%{X%8}8+dLat3}I97dGfBbAQrF!!15+-z}sq}
zJkBVz8bCb4q>mRx-f~OOLVLs~a<<5<MaArrC{QwDOVfn|*+|L}H{fg}zlRL9YL{Yo
z9WW@{F%jK4&pe0h6#D4<&-Q&fxb-X?WUO9lz++jM^j8oG+A`?|I6RUot^niP8>}j(
z1*a_%wyX9Q+(w|Bxd`AqN|`<$;!F;J2qr)~itcqHCb`p;+6a^2JcjHy34h&3m@lfs
zvGdZz#56kWWzNyM%{}WT_yV)JWfa*t4o}z?>~%Y;{$KCSx$C`z_z*u;PA!8!<bK8v
zaMhEg>z+IWo?~psO@&X6P?jF3f~bb}8v})vXad%PW_Ut}{n@C9L$dqxSI^t26H{<L
z-6l_ViPLvaZ@jaLVu$s^V;B|Tikmv4DO*|Jlu-pjV)JNuGwwQB)`dZejaE&ZmGR6H
z`e*mymiA-t?;I(9>dDm}GSzFDQ-~2_Xr7naSNW;BSES{nBK!9JGj|Q_CcsKl;&&f~
zP>AiNaQ1ll&O<*M%VVdso+V=TuTiB!(foA-o=A|wU28JSJPR)VG|A#76%h=Ih@<&E
z9(0^v+$Z(+3=b|qdCB2-l`mbHG*pH-&;|OGe|eX3#82@6H3g1GETf5JI1oD*c+B%~
z%OGcE>p4rY-SEus*4^646!>`Ep$~7Yzd5mrV09Fe?Nc)Uu&#cH$S>jr;Hvwr@yGeA
z@=4Q&t`9Rj8f3k~T~6#jyT9AX%NtkFaavx%p3uhfs+)`5q2;&VZpUBe@dzc%O|0y>
zoavOCNwPT~Kn=T+LxU&9OXfR5f?r0?+r1MoQ5HX4jxK9}(>cCc@nfARNT0cif9>|_
z$<4>nw87%Qqe{)B?}fg1!=o#=x6)Tv&A+^yqeNA67aDyxxNo;a(&IaRnBOKBR`;eg
zCN^Ksle#z8duat7)UEjINo}NZvW`NRxA6*He(|R1^>Q*W!p_?J^E+JK!}%B=!4ams
zJ$-iyZA?8_puOxyqPb7|(z%I_ZSpLl=l4~(HvR=Y?HkRWhp6RGy0pDD+|dF?XbS$B
zhAjCMuw*yX83uQm3fUFx&{9n0y~B}EH+DR%6Z|^DQEkjTL;r)*;NTE4Phuryrlm(>
zVDpH`y1_*wdPdMzrmnD*R|d+bRD%nZqEoovbMX;8DjOMNAVOq}j@ko7FVhX%Uy+;<
z;2tJDmf??lE%_s=<YZn1?z&-Imb@V*LBl+RQ|Tq(3hyOo@y4j7%R2hn4h(pykS);;
zHq9?T+x+Y84AyPCx|iH**4cIPYWDH{8oC0}1r@gWej;Wsftv~2P?qeL@s%V-GSsyg
zV6$+1SA1%Yyf!R3;yWxv5a#>H_`+efqV~nD{s6#uizn4tpyAiTf-h{Ey;Nd0jl?Qw
zZ}9%7tvgpY7P&gHp{4Tg2u<&k9c=?3Vm$TCj8T18X+v9V>q6V8vddO1B@N@C?SFtp
zRkV9uUWFs>bM|*hK^(gVg!?C>G7(T>5AA*`d|HqwS&P(L61rng(MPCPdve7Gy%4Ab
zFlZF&urt2BF`A@LdE*pU+zn@5XovL(F@of23<Gg`KZ^$pV!-4M;Kr{SQ@9U0P1Ok)
z0J91+&b<Gr9w@l33op50j$yF%-_h1r^ywMR@|UURSBO))J@Qh6$|o+@X%!G`>=kVk
zg)x~*(q?eHp)3*olgu-0T8bF%Je|xmKg!^U$6VRBnjYS;^U{DC^}wnGYkElG<Vj;C
zC>uSM8KnU)9#)Yu$<cSXkKza!p&-^A7qYRDn>m1<JOQdG?s#+fHv{UyvXrs^07;q+
zk{G4EiysCTB?pnOUMM7wbL2kU$hk1i;0Z0cvTet#gbL=*zMzwXKi3+ug+zQEsn=8A
zUo|5ClDuM#f=G7CbKHJ8*9+zjG*c;KTwt&BiTo*S-M~pR?UUO}Q_cB%DdpEYp6kW0
zGwau=UN(|)wegnm9&#^^#Kqd@FbR)ya?=H8y!ie(aBr+GVZwjO6v5`H6eE=6Qgp~d
z^S6&HP1SnG!NwImmakj)iF<i8&$nc2gud=J5<bI)^z#6gMRMaISh^8H-kYnKCINZl
zgwp%&^Uj}fgJ`*n-qUeYZt)JHw3FTW#3@p~lu|+q1lu9K$b0Ot%1{6KQ!B|}n)5lk
zI}Jm*TqKMpE3}V@PrQ{hWT};(H6hCRRR5*W<RrBo)oUqE)yodkA5CP_mqb1Drf~<1
zBQEh)uk?q{dZ+p@Ex!lpSO2;?sw&?Jsn9reaAmvy=IU7li#IaR!u%oNv&k%Nz0{yB
zn^aGc@2_MgmK=7#lc&oqEpJ$?f=s^4e&!o(Bt~xRA!+sr;0`Vy-wV>+kZ41-!3*Zo
z^+ke?sy|vsIMSE^XVyM6fqMV-IT$$4iE#F`uRkXCy_M-+DaNT-NiETrAYqj1Ku+-#
z>#$rtRC;=t>*$07-O)5=i;OPumW-A)`rDx=UY|xnVeDJ}GVk$vz7N~r@i>^sbg*9Z
z9qm)tb=Ah?Fb2o-Hx6XK8x$fl#@ch|w+va~5&SICOmbYQyv>YSCvrGOEA!cPgL3?A
zeyrEyuTf)!syh3?gn>^MN%=FKZm25V$R;HQ?UK*xZ}%&gkk^y~&&-sTWfm*?l%aI_
zN$7>6)jt{M&)S^*G|meKqrmN_>WXO-f$A={qeKlq(}Q2O=vmW7`&KzKy+7^+-$zA(
zyn}C+!vpA*US6$B|3<%PI?epE*kZir`0L??Jd^S}{}XAPpHj3hmr$xsDE-?cja1Mu
z3S0758NLaG3+IC_Sae>;V~BBAm*1NbE@>yAKupvmu+Af}{LS&=_WvHyJkNia`)qQM
zsI<ckAxSJQ-CI`%v1Db)iUd0fvH=@7My~mrfT+=O5f}eT`~nSW;;HKQYvS2ZH&2lq
zzWhKcha}wCBsm`I+d^7PYbnsjaQ|C1&UmL6re<B&j@LCN;9hB5`j9S4G5KP*a+Xu3
z=-$2=fa_S*&3*q>2bAggnR}wEw`$yfngM}I7dq~6o`XNRy6_sImrD9BN^cV!eDh4Q
z6THI<gEJy;{%Mgcix*?wy6wkge6jqn#glw*_lkA3$<Axg63V;W#Lm7M4<G6-?3^7g
z+i%e|i4B|A&}CASZp8`T61Dg)H&55uqcr=wpMJ4GRc+4M|Hc+>s6m#>VXyo@z&pvG
zGp+bu0rBnoVtJkr9*oZ@1pm>FpmfXaYiPQs;dAvr(Z)~6mOi1pL)QL{n+o5W`~D7g
zC7UPv7_T<p>xX%#xHfsN99IRs^yDp}xA!iP`KdRcePp7Dh438AWCs-uxmnFW|HTev
zkQJm3SqXI`cZn8AcS=IA3tH}8`IMSCUaq{TPT;z?u$lgz;<r-E=FAF0oIYzooRWyP
z87LyVarhb?0B7*L$gd}VwL0g{ScR1QPJNPh%**|3a`R7s?Rl!G$_8NAy}o8|I2uvR
z=J(W<P2W=^0t3995SkhmA4&Q*nR>ea?fPnu;`%zMiuL7<L6N^`TDt==2+#4Qpf%Rl
zs1#q95L~l&S#bL`i^!vVh2jIsucA!4Fv2X{^?2s}*z$AAE!4N`*ZMbY*xWr8b~5wQ
zhQ-s2Y&!n9EWnw5JDQr!$O1b+9K?&0LcSTHXbsr&GETrNWw_)-?r(CB%LEK|z#K~R
z@RYp3v3{HaLilMu9yrew00=B|iBo-f)GvlJA_emt_u8=(y(DEi`1+Y|L9d&^jxsH?
z0-aGeH0*ws3JAtA0&M6}$)`Fh0CNhe3<2(KY16`8nXMSsQd$9;66&tZORg+OYZ;45
z5#$`}9#rawP3^5-Fqvkb;HE+T6w_B(cLh6g#USq~S>YKjT~|XHWjTmN0=6)(@Iq0E
zDYiU-06$PMwNjpfW63Z#BLx#;q|)C9$-0KKpb_-=UI(n;Y3DF%KP<S%$itg(&@Dhr
znn^^YC^K<5=d`897E2YZgyd?wfRBnOqYgq0&^~c0J&cc3^(<%vNPSp9h;IRu*XJoo
zIkRBN_o7%Nl*GIya2Dp<1w^~L(nt=m0B-cS9OmUP@=F0)OZnh|Lz<y(Y_hgwKl$T(
z8=*qY7_JMZFNIEh9h`2r#?Hu$g&GuhpmAwfX7Sgj4vC6&_X)4W$qK$6W(zNcy=T4f
zKy0ME5sfJ97z>=;Ejm8l)X?>L_Bi3Yw!Rm+7)cFf5}>q&@k7{lG&f_~@3o~8a8!sb
z9T*kk7bL_>6_pSkY)k&a*DEeD&z{%huTZOv)KoY(ddxcqcD(2vZ^GLKJ17<*10F&7
z5{VqU@b&95{(q_4vWpp~2vQu0u)eJ=o&TfgEZmxI+c3N_U^JqjLq-mzm4?wFFotx8
zNOyNg3o4G$NQ?o}9nu1VNH?RTB%O#LjpY07`v-O$+p+EUJokNF=gB-151{l#y;^NV
z6}0_YjmD~mKTnbEV`sF0+UXE;0<mi}ojeab;4<OqFd!Cl$&$_}9jCxL9Vb-%%PZu(
zq>f2(Q&x~?Ujm9I-|csK%mv*dsKnnUtoV3^=)KWFMvo1!or&66(M`B_2cDNu7j%2T
z$5jA4j}!+=k?)#YU~Gg&OVSz$!x9pY!sg$R#+>An)k&-$$qtz5NU(H=JXBJKFMWn#
z?jeA@h}}H}3IstYO}L;l)nla$3R9#dN~={k>f9bGD{&8_P$)+NNn|Zr&T3?D5eps$
zKv{q#$r+5}U`BeX1X3Ciq(S*s6jGmY%}ZJ*;iy?*;EM}@B7=(yTvw7r5tBMVe;{m(
zv5nU&I=s~cs0soHR{w;#7~&b|hVurXhkEE3kmp>a@U<%VO!j*}S?n8m<Z%(miur(V
zvI7A=6T^|>N8C_X#@PPwXMliObKt?J@%~qcpfy5Y2}*dBf^`*^TEM%O@scFg6P_=N
zrFgL98Hm9__|HswJ`dvK=_>PQDa)@pLuiqt<0+cPD)afVVw|mUPW=*(5%Lok24LmM
ztalG%C-reY0hfE#FVy!sMC^%{%=jDReA%C)bJeTF4|6YUloTpLsB=k_=B=Leu*RLt
zAK&8m`^dVjXKt11n^rWNLf5@?GZ<bZM+;%M@(yYWRc8d6$}C<iJ)7oxBA$=GJ~YLO
zd<$%z8#H)UpFsg;!?RAmzS*TM7$KMy{&r4B3)4b+ic$7oC?=B&F>BLUux#17$z72=
z<P5Guy3EC`Dp}Nv;MBX+v$Dqr19h|70pQ0iq5`nJ4_8mE?a^X1zk5kOO&V)DuJ2Ow
z0EpFng7pTt&?kGM5;<kd5?o`8ve9K51taz9P|L<<Zx>vzLypaR%AP@f!U*!sx`FZo
z=%#4a>gd+>=(oIZXC(ls<d`1k=R(*>SuFa*Ob!>fljpLNd#&hsx4^^`c6-pTeN^*O
z6Zd%LugqI!hWZqf!xvO$YG=*@-j#clv%2-lM5bavj}ka${Ynij-#92-Um6RQi)D3r
z))#U<Qls8|;TFz;6DZ&w$F(RS#(dhV7hN8V$#}orl+-D_xNXeX4CKbffD(~Ae+2$&
z7OCR&Sp``?d#uim*+z>HY|K|rX+ACX`U_lpk&~`fgj?}`b5{wj{{Hl@drHv7#Ro>Q
zoWM|fei4~PSCz-)0-r#oWtAhL_9fiMVx+AD2lxP&uELG?8t)zAnQTm>ERy?>KdhU5
z-k+yoOLF`^|FwaD`37Zo)DF&g!<<`Mubx{(_4^t>eXaX1xy+4)&q|dDi-6GooO<MM
zst4q)BmSc|P^uhXdN$L2v&IOy`c8k9tH%(PB=b3b%^l`^8IN}~6ZWS!dH$}RA-#Fi
znZ(<)$~W$;e4ooX+=26Si0g6XU5Y4dI)8yJEab)&Cqp4pBej|A)Q!J6sTEQJmG33F
zPQN0DF?;A(+&6#ROSjy99RKc`-}_(k)`N<BI&GF-p9C4<`=K-5g2zPI*T?<de>H@x
zeV?4Iu8;q`J)AHTSg0O#yC-Rd#4|E%3yja#|Gwl{T9&gqxJ~v+Rs!0qtjf84u(!AA
zCIZ*Kn)hR$^5FOs$3!iDyKahHs*d(hu}=E_r_~0*avRt2AK+^<?)&a!QNxh)Pg19>
zB&mH$jD(F~Z(jK9B-b0pM+vVMP{?2do9cZvx1->RkUtn36vx*0oe*s9`huuf)2wKi
z@Z_DbyRse6b3UgN+scYW?Y!g*O4NR%arn5v*5mg<uaE(6cS32B$PdPW^_R+>McGZS
z5%b3PRuzglR9}p=EZ>5-F6JYHdhE0zzuyVJPST9iU5c_uF!y!pbhE~$2dXkPtw=gD
zwxJ?6zm{jW6;dzmW7|LyLdX9Bi0BL3dCggskm7%IV;xkub{l<l+GK-d%a<0F$n_{<
zb+o1H3JH>6Wq<+d7^8>%qw}5KRB0qBTz|o!{J3lavO6ZM0|c<Vk(nv*YU8Sv2`m$3
z%e}l}X;KOx@y2$#Dy;!JCHDv$zCq5DlcN5&iX_eV`lY60qT#<n&x`o36^^x^dkjI*
zGjSI0;d)?Z8s2NyrWV^;mr@TJ#ox50F74it5wABBk;MI4U)nHbJ>0>y?2SN&WbGG4
ztmB>Gdf{VSWqQ7OE=PzoYSnd81(E@|0m9_fn5L9edY%3-NkyVl^7Ld+vznGuS7AKp
z7x%>aVx$*0&?`v3v|11&$wi1NO4I#-8u-M_U-%-tLonNmnWsdhfJ&hD=NBKeI&9Hz
z7C-228gL$;YyaYT8nL;P_zHBXuhyn*Qo7}roho$Dng6SVOiSv-nV^@bdG%^?0zH)?
zvXg8+uV{CW`<X~<0p^yBvN5H<Wvrr?Z_k1Ld|dr#vMe#+sjFv-I%VU%ogHl)q^8nM
z5&k1F%{Q71b|gA+;T_fPrD8J0UpnJIqTw1~nAGMox<FAuDa3U%>0-2I8hD`^CRq^(
z-lrR)5z;4OR6H$v@_=3b2lLIL*>pt5`{QRL4k6D5grOlba$QX_1Hzv?B)QlOBxR3W
zPbB}m8cq7D-6`mZZsO5Xi}?BxfbyDk#-tkAM!}h#d*x0hX_=kZ{MM!&_}xBtG=t!M
zAyOm7CA2v<`BY(BkXq^f(1++}q~c$XV-{PzO+4KlLrtc0wO;U>ARO#Ttka|R>9h6S
zeTD<fwYt${3Frvq{>ORI?O5Op8!<Pr=UK`3-Afnqr8hGi#2j%XXx}I---q3F0ejZb
zS)GJa>r$6yUFSLPp-{JCYZZIp$YBLW;*fbpuaQSH`)|0XMR=HdxEQE<?AkIEgc-j_
zoeqsLOOmz={`0h3u5C*&>)3hnl`cb)-kngPfTkwSMVGeL^a3gJkV>6|QLys@SG-c`
z(s8kOiQnS=meK`ha+1D5w8AKI&$h=69XU&lT--F9Vfm{St?^bocD2xH5Sp07kYoV$
zk}_5<a5W0?$ey$ijT)_5Fyyp~`f*SzSNuR#t60`ts=!c_TjQC1!aYN`vW8b^vgMAz
z(`t8?BYE1TA<y!-Xj9H(hJe)cZpI7W9izfSIZVp%z#g#(k(~CK!s%HRbI2{T-WlAz
zH`bu%iJ)&D@<G!#Ib{4G?%YeW@3;B}v(}P++q*qXdxcd>k#9=qjq8JAZU~sue~b;*
z6k<?b;jL>9!|M6C6G-Rrq;^f0w1nH9&?f6#bBFHvo@@{y>zQD8S3JoeV{lRNnxIyE
zh4sHZJd(>J6tNzvZf_Crui~X~{;<Hy*2K})Tap`IsQ1E^{@*P}?rBL*)ks?uAfI;I
zQe<JD)g`B~K00D^{Xk@gCBzV}a0Q3sIcgU7A0m^ysC%O$_CEY`C?6If2g%2B)p2|<
zerYk6P?^?cBTV~!ix~Zb=hil{{}Vd!X_NDJ>Ec7SSX)mvPSl#a=Ug#0dO9lEZg7OO
z&)-aQuM?#W&1UE-7EL(vbX>vhm+4Q`K0jV<3j_O-H$<SUZV8?1ud4e$v}bDFHkw|4
zZIi%JwMqvi0N3u#<azH!c?2^o`Tubr^K>m<a6TGZuax9!Tf}|s%PQoIic|}CeRtS#
zf70bVS?T>9buvQ`%CRY+i$2e=y@|Sf$nI=Jj{hg-6JpviNzhAy3wk2f8#K+=G+U#x
z$&+q=9tp*49bbQ;n5t&<{qzYzkjy|{jYI}73k#ViyQrT<XTNV+s-RN$mKN^=NgFsO
zYJM3mH&J#My;~K}cqESgSLUxw)|EOmJn-3x*tTxZl)0`XP5*_~NN>ApY^ckJRNf)!
zPh|N5M^A7glH=y6I~}0pxlRq`gRUrBkLd}LCe$bD5!j&2hAh1VnOqi^%>4U*>>f`}
z;R4m!lB<x>o@HzAq|)SZpI$WP;aM2vvj$se_V(6Y3#m%ToXs#${+s%5HIEsbisX(@
zNxj(nUjBesQwH(tO#73qlk2jnnQD|v5L@!)ym_VRud{aF3ulVxHi}j}!>9?pQv;@E
zL*d%R#q_t-^C`&ADz*^a=^`rsp@4x0(%sFPVB^6)F6E6-dyYF>^Bye0wi194)Z;=E
zcx`4WJs>8`S%Kj1r3d8ezu8tt`)bJ?5=u!Jzn|H@sr@887XBresBA#c_@d;%KYie4
zyw@gpp0EPj$Rra$O@<ziJq{uCN&%@qdp2UC6o_j=r+yRz*m}6Qc920kbCE(A%%qq6
zLx3Xccz!XB@LNa#v0W1Khe=LEBJ=2vXyM>K9^KZ+pb|o6AeRapv&5QCY-cMU%R!S_
zN<6rE*vIj@f7xnkBE)-l4?*aC5dnm~e>4&Mv)!hx4?NdnX@ifklmAgC!W1$-PC_O2
zrz;YW_A~@%Se|}&@p#D8br}%ARZ5RW$oMfke_PY1osYL=c@vdP;JDk)6<QEn)r6U8
z8DZQJ<_t!XGykIR)}5etoSAgmRRI1)NdJsdWCYU#{NQ~`*LbKw@8pa&Ds+;>xQ93o
z*ZIsFt?Ckpmp7}y12zfSW4(UCQ#@?3i1~A<f!g1|jUo^Ty}}LI53#`%mX(0ICt!0J
z2}g8pc@*I<LQ>y2JCInP)9b7csz-bLS8J&cfb`OuWc0m$)GF!$NMCAU_C2=AG>D0s
zXWm)DaF44>5})M*kA#aVsq6$R{&@e`)xWDS9&tJI6#-qtcM^7=wq0S0rGjCl(3qL1
zY!pq_)@77-|0H=2Y2-r#jE|aIjBax35F=@cdtoF%-VBwZN=gdPcS;fmkLE<}2i+Rn
zzeu|eM&FdjKmgZ2l>20?h=c)hAET)4*HCome|-vr0c%8pA$T$COp?FomEWZH5glZ*
zgu<>_B+Oxm!e=?$CgFFdkJ^^g(($WO=#g_b^LI)3$<Oyx@9I<q2_G|hIk`plDAZuQ
zwR<guB4H|Mz<WqE(zYD*<x8<(Vj3MPB!DoNfZE0EE=<c&`beHmJdWhMV}K#iy`7gV
z0894M;`Q3g7@<)!I0Kq)Tf)N5ZYxRED+C9<vn<GVY0$vM75MV6WA!sF05NTUl7-q&
z#WpV*krotA$qKU;=6rpK?o14U+)<FhrqQcKR~6ZEBt_CkMXRl6`|^N6{8H0NW6`~Y
z@2{YwWj=lyE6xC4LI2w*w2o?FKBDH9g!B-+d-iVWk~VNKvvbdzFF4UjFCcS-R1lN7
z_m&Q++B;G|^M=rGD{|@h`n57V#<4i$!8^e1w+<Mp-*w_6EAJN7e0AhMQ@pJlr@Z7I
z(gbRapf8M@=yH+`zC5W_fx@)GyOTiec!?Cnrdg&>BDSmv<ZW6Ts%k{pB3Pl_R0Z^9
zkN;;UBlr`)tGAI%&x%{D65VD~-ONAK;b=lpghM2H9uwzp0}|XzMm|an2y6zImpjoa
z`j+=Wqo=3GUe>8ioG|qMejnaa+(d7mdwG8+YA1eSs%eA?0vV%<Bb>A22IZnZ`FEP0
zhV}?4l)Y<G+?`KxLXJ}Xp<+qfdOwjx2j#IL!WY2Hdi5~%gxzcZne>YE*E2Ieo8JV`
ze?BI5jkehFcb8D=<JDo%9sTI>*6UaYXUoT(xPT&*!)q_YMA$Fa!Vg!h-_E|3nbaVz
z7J8q`-nc%_-9IIs7LpMOd^Fc;x&A$Ow$9{a%~-?f%H!!er&X(0m=8hpIbrteeDQHT
z$+!1E6+e5NGQX`!p0b^T`MVVjwJgDsmFr+*E3ev$l;B3NylN02#Z~!bv-sldS6d+Z
z@Nf1wTg*K4XSFOa8_R;5yD~H>N~$R1U()6bV9oU)$gy0dpNX0lvtdMdtX6OMK+hU7
z&J7Hj)4u(t^mu7)zWCy2rFWROEB?s>BrZA4Zfzru%*2fHdkT*z?2c{pXy(8dMU#-T
zT$Y@&%yqXy>ZOpqYu93p^xVZqvj!U2Zd<XD-TQ&}LsHdzpJx9NW|dWS7Wn3v*LDn0
zl`_`wE$Uc>;<|=dc1-qtXcc^y4r`pddwK?IK4{g4hKcj#e8xv}fo;lv@h&|0yZ)y4
z%<JtRBTG^|EagW!>70O?dd5#zMUNgzcF53XwPJ+5f7$og<}X*zlz&nTU^@)Nbyin*
z0!KnQ%aWeVT4rsY?&(Eg#^DwR)QXkj-83}b1H~r9DQ$m9jOP~iEOWG*oNn)Pe+gqG
zQe{>zWqKo+CQCkaT0&)$83MBSAgv>k5>!N;OelqNo{UL5OfBsqY;hkzj9cC>&ZG9H
zpWe|b;fo7sqA1`HXw7<nIROOnE8K{559A4Xh0YiJBisCD>?jlV7Mt5rt)l(f`(Glg
z4PdENn4g4REycyN!A6Z9eE`EPKc@I-&J>+K`7t_M`)Bv9-#^bK&t#ECjkt@3{CfkX
zV%wFueSi0y^FO0EDBqdnORlPtdiRU3`9Y5{hCQ3q)>=kCRb($--ac-yxpQ$>rfe@7
zu(-gNt<BB}8ca9Y+?N>su@*s5*|pIiHjv=|Z{G?_t+&65&{9_8ezE$E1b~*_GBT<!
zo2YbsV0`}EY$I^_kG6i)AKo^-DrF*wKe$O;Wd+u}&E(~!MZSZZOSOfG`64FH_H(0B
z&oU4Hj}|Nm-?Ny?e9~De^s7ZE?>b1&yg>a|7}-?jl(5N`9d#>&&9CHM50&)kN%^bE
zy(bVsRSJbaO0`J4R$em3lVaHgwRIJE>QBbCdm7P%QUWbfoyq4Y+@tZ=!aWpL)rFd@
z<UfFs_u#mzoJETFAWX)u8czBkHEJJTH6+~Nzk?Ia+)yF~o)TjFd%LJST}|SBnIjj)
zrc53vb|&scWcnKGTunX|sU!>b6e)DfdwlM)<)VCluwUMccmR<ZZwMhtegi{obR<VU
zT$!8p?s~av`Gq&7N>*nroMDSN;@i<0i|_>IhT4J#8rUsZPrQa<p_V}TYT3s8eO@W^
znmgY%3hk^aqzTHlg{pDnC42+GcjhvA{vh5BpHdKfnkjVSE}6GegH~!FdE`?A%BZNQ
z`jC)~0)h#~lyQ^O?$%#ypZK@pxUTk&L1I95<6S9IrVeICaAJK1Bg+RXTLR~B%&I51
zVGV8LJAae<;x6IyApXjrwcVJO0@is_IC1-0p55Y_@nTYfnrX{1u|2|4)1aOH4Icx}
zW)ZlOoB{`R$%^!;IW0Y{#@wYCeN8t*C_KS&Y~7o_20C>bZ*$+17#nf=L&RXB@p~6q
zL7Um}Zq{MB+P`@TTTK2VBB3|diT#z&frf0+eQA5lUDgC{YBl>Ihvh&%k*Uu4Lg@*8
zWCRAs;oxeL`9wWdOUiK@s#DZJx=bbuq4Hp9x_l%b%PIsn+ia&>2y<=)8VL1pNlti%
zI5V{liV6YZ2I2j|l?z+$^}W(<{m#88qsW8(I+2{`z@eMphlFFhvSW$7)UX)4{<?G4
zuz<%Kfa0FUkFpYUr$X_y%8Pf*u@f#9G`{iHlEhoyW(Ps8hHbHr(UJj(g0w7EuV99B
zWZF*U(1Q2t;`&Sz$7-H|CeF808l2jZgMB76!C-oC!$M<KcN4vC7R@Kd^Cx9X<?!lI
zZR(dl7S;UeGrqz}4MYUxFa#ZyK{<spT$+Kx!(-6BBsL<#?Smk{rM{!9Xym<^n1Pvx
zS+B&(yS&d{@vx<GdH*xaarYLb^q;N~z^Ye|kUC|$yQM5U=4}+e?>l$~VPXt-;Fq&r
zCCqc2<5NBOw6Jf?iq$!DW-73ZGes+LO(f=EVb)(=C*|v5ir;56TqwkGA3R#YS6v&W
ziG5Q8KO^!Hf#Unn5a7<<v+yT~MWfpZ8_uvFyK3i3ml2=T#6><{zxnekkWV7cAJ|G>
z?NdY)D8wjvVu_gxFD=z9ex7V0<1yNHGsQ_0)?J-`7^E8bLMC@hLIk)#tL@^{9C2U7
zlJtHwY}@^63*!jiyqfj<JzvT<H_iU1ym2NF{!!US)|tjt&3GD}%J1EH>+HXh)H<NM
zyJy;|8RCa$>_bXJkTg$5dk^Kn-^09UBJP<|2?zC5Yu`&Un`BkI9&@Baot)IBjDJZy
zlFNBwl>Zia-MD*T?4ST1(GzUFr9%!4e5rntU!f-q!H-yM;aPKoR%kZNRrEhT;JUT6
zuw5D+)BV8e=xGt(W*5I`VzaKc_#&8D-fuvDxbk`RnO^YM&4Z#dniAizb+h(B33Mx!
z=I2w!Tb9|(8rv)rU<$?cFs-HZTutV-=dy?WiYG@ssCnA^y25DFE*pGV9&Ua6iAyfC
zFGM2Fp{{Mx^Q5v<m5-doTUbMatk+{&7(t9~B{-F7B_`i}=jm7Ul7Bw0>0ILSFt_82
zbscsM*x2ZVpq?i_*-@JM71WwB$KF^Ipyy(CZ`pZKwmHAj)~=%3D?j(!tI=L3nR>`X
zx!7RPh*8r_6JO<f_l2w>06IqYz<a^qQv3C_vL`%PG&p)+KMo3IS$o(w>$jW31GQMn
z%rc2n@-dz?d=Zn@Ry7wJ#<8^bA<2Ac#NF8^5cufZlAiJqAoVLYpXK$MmzEZ~^yBKU
z#8CGzst9NI;;b1VLq>TXSxS4YAW3F;jgP9u-5}QK>Y-8>q9Mx{hYE#soTCPHL*uiu
zpH6mHKb}eLjBA?U4$j}Hy{Re6pfp7e5)CroFpf~+W+`m?{KB>BbjF%^L2=XKz5Xq_
zv~yw+yPF6q<4m#@#Q3z7*K&+8+o$#ppNzR_WH)WbBLVa*Pvd@qJ^YbfqIq7wB}-?c
zUrU!gKZM_xU4Nd<kpRJVb<#?8t{Y+<tujG}+9mE-YS6~{=kX6cLM3x-3UDvVo1JP?
zJ)8WMkvs_CZQWeh_^8<uU`ReTR8p0&Rw#o%Dy^L-0LLM`wBDDvOJL$$(JuXFKxn8Q
z-MF@{A}8Hk($-l%2?!*50AQS$p+K<+I`>8ccK<3+VrcRbxCst0FI8vt0WE?pIA#K`
zo}}uVSj{8detKGxoH~D;PXZuZ3Qu=L#)Au?-qT4Z1c!P)342ZpeUxxW5;u5TR*^pc
zC^S?D6uEOb8Auo`Dulb}D}c46rngw+c@=2k<J^4M695pcDY>>upDFFFK<vM>8VO@d
zoj)nsg#6Wd1+`_H2^#mEiv#s~Yb?;tB~e*HagmpL+_V6kHjF3_Mbmax0*wa{&gm<v
zWPO7EF#0t$-jK`bJNrU6P6Gu+G6Iji)Cg?+5Z}4fn53X$87wvTW?4RI5~5G^gmFyf
zK(gdsycPF=4}yN5FoElQvY{<X<^><{MiSnT?`pgixRl-@wXB#ZlK%L#NS4-2cRCqO
z4Pbv<Xanz4pQrD)po&UejpRkpvJq^^HTV>2({SI3SB3%dLYtA!)KrZ8WNWwn97n;I
zI2zz)UPuy+GnE(gtWVN!Bb!H!nJ02RF(l}ev4kdut5b%c2Y&~Z{e+kS_3?m9k$@l=
zD-Yz4;<)oKax2p5h`deRKWtRO8FJS*)Y3AMdoef?Uj<OuzQUz}qpxG+_r3VcLJ|mZ
zqSh=OWJ2YPbyE`v;bi$8-gr2!$cFzRIxS6`sh{c%fe#b|z%fa|XGO&OkRe!eh{5Za
z9t+#)Ooa(~ap`*sWKbVLdX~b#m*eRTBMIMG`jgxTxgghvT5Ps#YZ0OJfEaMX4{fBw
zq)4Q}`OpT27F=*H`kIQWUTy}+h$ryaV<9leb@@2tDZq9y%{t9G8k^~n2BgzNFtQY`
zeze=#e#??MrUev;?xu<H+Q>Fw1gpr7`*7FYLDA&fh3Z4@3QCr*sP5A^7Yi;S@FfZ#
zyN!iXvX)Q>TA?%6KmZNd?qXG=wMop^WC9df(z{=gIrC@I;G*oXmxAOtZA7uc2nGN@
z5py<Z?Pin>K$m2164U)?K?15&CtLN%Z=5*Yf2p5}u|H?cA(l{p_es)Rhr{HH`KTiI
z`JzMo=mE$hxz<t!${xb(AMrY>B@~E>T6hSsrCsN|BSoj4BB!r+2eGap(X#v8LU8K{
zPEVykHU#P3)v}<Aq)}^n3Q8dd)ksaTj-Y%`^Hq)C9^SkOp+H^m`&tIy8IBCu%s%nF
zOZDr+f()5C`V_CbRe=iFwd?||JLaPPC0(Pgbb=wb21Sk~l0^i9Slwyuvkl-ecfaIm
zIfr5Lu=u{0Fi#AbF#MX=RXsqfO^xpy{XoWFe&i&dv9{u${U7{IZ$=_hm&eCO(OPQf
z^ZOe7N1vV#Fez`czL{>P|6DhlZuY>)CyPRhY|P<>(>)EYeM4LLAn!s|TW#TF0G!$w
zk%P>$%Mud0U@E(04Jp713VW}9mM-eh(08qP=J65sjv?4=tK^xwJz_-EWkIhOd|2_G
zjt=I;<fRFC5|PX0p~bWCOPeL#symuS`k_HEd$J`Lx8fihp)tyZ4K+A33!5tzj9wJ@
zhBm>Fu(TDy@^Kw6Iqj{xbOwV~!N?tAqs8}%G7sPsf!2tgvl>$wT0i!S{Q^_KRsLO(
zQv#UL$UD*CU~iJMfod~AYwoPvTiYhJzHn2gvSMlPw+*3W)|KGvn0hMaYdBLp>oFIs
zRBlKC_(gztnU$%Mf}ptghB}Ebjdrm=%@0vN%5>@D#*V((yK4j?adEI{bhLKXnIPx9
z$oj|vzrS6^+N&Z4@Ks5pe}YmdWm;R)%&YCJ%*=mmz{R*4B)9X2jJfurzp_~);<|_)
zeGE=U`O#>5n`_zYAO$*K%oA;kaIt#Na_11-x2KyXjz+|SYpiawPaljxvq#;T;$Ct)
zLN`;@bObF}yd?WP7hQvKHcf2}&grDHR&7<F<0nEm)Vyv%&^v)Cfm%8x-XzX}<BCw=
zJ5Pa|^nn~=y)uWD7VCalzK;*Lznwjx6noEZ_b8JGaA;V1DEi)CSdrfIZvDbHe^zAl
zOL_|_VF-*Vtqj)ENe*(jBU1wo|5&jb;m=F()|l7*altmjEd_<<#eDuT3jRw@M0ZTv
zq=6=i8Ttd+TYqBIp8K8@v4&Rju%T&GK=%bHxlcX&J1M(eHor+cv-Mm^ls}t__}X!~
ze0wRVe)W}bum_pJg3ud=DSj!^R*FX5)*beyh#v6C8tUPA=~u~XwG<2J@~}2%+pR;>
zqtz~!PkP(w_@s(A#7`#MF1(Yp{#wpvc?tOo0wS5?Xm!V&>RN8UHnUGGzB;37vwQ#o
zC+5I!&zt#1UuexeO0x-Y`rfTPq|>9p((SmK^C+j69qnwR#%!2F9G(unf3z$_$L{72
zhp_6oT&nmI+doz>QOvEcQke<49w=Q`7@Y%}e(-6LHQ0I>ub-7kfZ%C!kT_h3OPq)C
zc6`}QT)!?Cq(Pi91ga83gSR=@Jm*CD^T`TjhJyTl`@{R$k#;$mH-u=DKKhs5!g*Hu
zdS>R<a*ala9iDZNLM3a9#Lhzaw(Dd!PIK!i?-w4XuunUGPfF0FO2@m|S=Y~D2Ok-|
zdq6CW^@281D5`kd^$(CO7TFzJr3Lt!9|LJjaajHp)z(?n&|4eC)_FB~OZu{x?7Ll4
z+_u*OYwTlDCE5wBWGTD{)a)XZupGy@x2s2&R0NQXWzQz_xz|i$@wQBd#@m3+eNa|m
zu+K6f62xYeO+2DZd_26#usL3O72*%w{=v9eUu#Kw)hGW|OLC(ldei4$wAXS=X7{b3
z*YZaHH3;g9b<WqvK#!+0`IHCEX?`ZrhC6#Ha-iQ}dB}8lRhWBz7EU~;twvx3WmU+Y
z<Hgd@e3SKbkwCTp*#W$I2w4h0Dtymd_lIN1{oP|nxwdl8<D7sYwr@hIlXme%p^YC}
zlc%4Juadu`a5rquqi!XPk&9H4)I57r^IY)ma?a6_<lMb^=bC=vZbw0EH3l5j(_UIZ
zPOQvA^B1=a6N}dS0RHY+b|n-Z{Th!J*)@I=t5&wqiYv5I4K(ych1gUp6*pEj##a<2
zF$IoBv<uS8UUY9(8@}3eiOMmCOXz!yYqYe4R9)zhxjotD!o@MW%#NG=c9aj!&CIjF
z%xWaP`f$eB=S<BB``oN|mXVJorc0e5-eZoK2ni=Ww?GdZz^)aG8U_{w$OzICazcnT
zKGli%GIcCGR(+Ln@*=B$@3KCh>Oe)AcSG1m+AvaB?VrIt0tpc&30kZ%7quR8EZ-5f
z(25<Z&jh^Ac*-Ib(U~{h#`^EsDPohqe+D4z%R_*>{duH;fAYn#sh0<Q^Qb|X);({o
zZT>L3)&60qb(BSx!rn<Om{zLdcIahW(TwHxvjc3!Z-`h8gp@G}&zjC3esA_s!V9}5
zif+NtgvsNZ#ZRoLj;3c1y@w-#B8T1o0RmEJAvr-dubp4Noi&yVm!gUYTx`#M?&#S)
zl96TlimP0kqJ7Nez6w=az%Ny`gLy+Mk4;?Fr1`fV4iy3XrX;|T$u%#gUrwb%C*i4_
z887Gz<p^S3DOKEj%CRU(n#N=kJFzH)iRgBH*m!8@KH7Zpga#8}Cx3u?`9tJI)m+)9
z`ZOK~PEz>5%6U~V%*iq1zLnWyJ5E1NsJD4tQ14(9n)OeUr-0J_m8wXhdsD3FYS<_)
zZP7j;EFaGZ?~i!6`}HccN!QeGp}!%vmU++ug-N|I_RkmVndI+iU9;<93^sw<ol&^P
z`be-eE&dDVn?JZIh}&3!^;*eL4KO8o^<Ee_yzEUZH+k`W%(d@JORY?IK?~I$oYgO6
zE<jcKNS068lB)f5Eh)}xBtthcTz4rCZ~EQBhX4cn(@QY1gutXKf7omX?M_EE+QM&m
zXr@qGTaMeZ@<^Y(!ER1ELQ$YBh50i8KIVtLYnt8vONE1*Fx7oW>Dw4WXE8t0Xl3Vn
zZ8#I8VzIEo5SI6)UmX8W#cT6R?6K53vp)B~HaqjrzOYJG{;*kC8zG%aqW~+fdEZYl
z66)EmIWPhlj+DyAUzXvaa|;qzuQd^?Zun~?Qp2IQj&*b{kSj${y_%NZzwuf=R|i}G
zk-ezR8vn8?r#5N-AD~Ccu2xA!{5qjB8o^Di-qWu*CVcaK#$)OH!N;g>$eyK$w3=x}
zF4YOY#~=V3F)L>9fnzr6l<~Z>SvT*GaYPQQ3m-1(szgjnM{c;=f8$MEd)CBxzmQoo
zarISeSXJ}%o!-QCw%gZp>Q}?s&*xUNw%+fUBwqMtzWOfnM^c7H+CZTH?12JPeopD#
z2;?6>X=<O7k^AYPVi?L}ZF$U8-vid*`k6Jq-G9c+>l?`BbuEdfM`A1g0#)-YqeCCf
zvp1-Q3w&=8O^7-s<_8kowrkTeF6Wnh$qN?`&L0LOwR@C{T@Jk6Za3y@OON~M5te8%
zpBMDoX0dNG%jlW236K7OrIfL+>$<c&Wn&4GyUW#RkH2dw)Gfr(#a8}+_c)OuPyBSj
zIpupfmz#&roe&z4i@A&j@v=*ir^<rWBP(M>qt>7yHAX_jeARmS>5I-G#<hoppQy}A
zu!q>)b6!;7VCAtb{A+o)<!wxM|J2GI4Laibi!V0@D|!wRM;Z@B72nxY1#exQR-u1!
zA62rv&+l2k8q9aqaLV5K60~nXY9RzPV0lna$bLX+!tPJM0BPY=n!e3VHf(1=4AUh-
zQsj=qG=l~rZF7uguq!OwC~gNwzvUuFrhrX2*JS)@^%G5&slxXLb#0-iz)Te;M28<=
zw3n3swWfjnB-HP-us;t+E+Jo#SrHk-ZD5ytu82RZY!_F}qtS*1_}(7YY?w5<?%w|}
z5{)pq>m%N*HlMvkFn^@SmTZ!47_cm#73&*%;{pN%NPek0uc+w=A;}iy(*b2w)B_Q;
zWrT~!G&ZY9=IP_eJJ1$po*p&JlS!dD3^~M-8>r>`S7S)7@eRCRICMG+yQKpdX-U>(
zO?cuvAN5z+ZyZPnTdHb<n%E$Ojy#%2RcOW`@}VkNR@+6}MNiHnsMH-+LMC4fU>T?e
zoU>N*bQgjrp_4=z1gkgj0wKzhma7Tifs;lGttLUQ^t)o>0j`P2_e`x|mXZ=LveU9e
zZDj=jRrLS|Mp()rTbA(H&u^U=cBYqx<C_@q%(6QoZN3Qd2`*MMfKbdt4L69{S(`0_
zSCSG3n7&h*tin_$S<IFWCNvlakh*_0_f$oO@Y9jdkbAlkD`WE6t|xyJU2GXty+Uzy
zQX%^KY_uPaN+X4E*~FlD{c$G{OjZ+IYoV`n=VT+Q4^os54*8iKCfUdB0l#tLl9iqW
z>V5*y!o}DiWkvmx`4rP9vYjqOG>diD7z573NRc1$$`47YWq@dE)u2n<00E>p6X~_1
zSOh*iEe+Vn><;6(s`H{2JvlFCxe383**1iywQZ&%Xra1G)kLfiwpZUkD~LWMvloq)
ztcVWJ;&SWIDFY8!CUKMk5Uz8wc6C~E9{>&eTjI1xHb@u_74fD1-J6Sq5T2&_EH~T=
z<b(ZTmpZECVEBIkmsqm!7o~w^k~ch&M+W}CBY07fOey4NTY5+8{Yq$jHPCQe7|49%
z3@8MuQzse@&`*;0FK4ji?r4wTQcp@^2H5=jeV>CFCL~{a@c??dyTNm5$(RR2djs@2
zUIA&GXG8g<602Lb%X*|szkcXur+O<!#mcQ{stO8<--swsHby0B(VAIbWP0T%D$Ze)
zpTZz=jZtq_S>K)H+ghZeSfo*t(6nEqvQmWmT#uV=?euHDlqwURTlU2$%JZ}&FIv%2
z>QZo%WI{rZBr`-`d$5XDUVko<gKdA%2rNU_lb`RvmiLdYoZjb)1d?Kt4c)P(YrR}$
zU{{V`33H}EZTZReY5fKgr)UZ3whRt%I(AXB!TeWdQVAYB#k!c7Zq{^5ZipRoX)RZ^
zak7^WViVU1P|%IC-g!<zK6Ggqr#kMX2ot*p10cYR19FXV?2HhZ&C>#)9vMN`rfNV$
zCb^c{Cu)Zg2hsymH`HGKG5<rw`l#I)`%TWU2T#;_?_2y!<&JLru$ysiZ*Bo%iw2v%
z`+w$S>%_Zz-aleApD1pfl)7IiPQVFtO|tO{#s1(P!hMtTQzQ0r$MzlNy{M?w&u<%D
z-C^1vM!gyug92n5q$pB*jdaYNiS|WDr#*(a2)=LDV&9Pc+ECw$OmPPE<8^JOx)A*I
zCm;9k^cf$dG!kjwIF-hZ3RiIRmv(_&Vo$UDf(@URqMa6ENwmi<3`8cXT<-L%Ux{i-
zQqF$TY?u<5GfZ(m>Iy%mx_w#A7f5;bRN`%lgJ*-e^kMF(oUVaefyT(r^aa~p&HGAa
ztgB+33@BcO@ky|@%chLB@0q5{s)jLBicoH8>1fClliTaRpSfMypS8P<^*E7Vm;{`O
zVbo-OcP!tR;LWFo+FN)b?vFlS&4VL6nnMz18=8$I*tL8IT#ETV(-sd}N0qjk=o5bi
z@HLalGQ0a#KBp|N?|h>}t8XHAFH*Bwb=!BlJe=TAKjo-c`JF<@CaOI8<LGTFSXevU
z0o2?rcvQYGkoXo0=gj(O%xfMf-R^fX=3ccUFw-t@Mb3~Wsui+^PJghdr}QK)dey0i
zIDcysSM59B68LiQ>;Cpb9&#f?7=-!Fj#`pMWth{M@wC~{P(mGT*&mlXr2t!^cKQ4L
zXt&yKNVbeb8}vVbzQsBhQMMH?rk)A_2+>#P#B<@YTS|70T>?KYN*Fp2gbv-1nuJ$O
zo^DwC?a>C_<7Tmef0K&}KAf1-?meWs4)Ax-&(FbYQ;lI#O!Zdgp@7eE+PfCbwPjBV
zgB~MZyX150K6}wW9OWe}6i+6Q0%w-e*SPO?!m_ekFnuj}K1bl6vD^9}4570U))w8%
zlu)P*rv7tG<9)*(X=9YJt9`*voh84fCuh;CzPv|TBsw!<3)QPX$C*@A0A)6S+qBe~
z=iA3u+XGs>H4Vkh_kIxW0m#NeDnVb2ug>o^;Tox!#Oa!sAbL4Y8wR!mU-i1wKBStC
zbCH$R{3G;68}UQKtKQRMwymv)it~BJY`-+fmb|ihF5+CLu8FH}T0)ZtzCQrt@U=26
zy7(umzBq7k2y0XmS!$pD&JwA8Gl_YiUiD|l-yZpNl@}b6(u0RXU*?CfG(Y#yCs$5b
zXJpB8r1oe}gucqgpUzebx@IGYyuMalmQ~yGxFIqLF>zAMRlaI=#r#zWSV-&@Fx)Di
z{4>hgcODSY-F@5Sv|Kdy+UHLpfoBu(!(hrQGJVzHtOtG@Tw2C3R<w4vC;W5IZ4-!t
zG8*S-ll=9R3xqnmocnl@l1`VRaVOtXCUwBqEJXQNyZe>;M%cr%{pCtkD$S^$M6|@h
zafH)5;c*twngbV#+CgtoEKFA$vEJP|lzGS7k=&q8Nkn6g+Oi8AlsSA6G}lG%W-kYs
zJqrE1b8>SkZT9Aw>Gi#^eA6L!S6|M2^6q0YQ-uq(mY0TYYEOmkr{xa<0=A!3gURn&
z*}v73x&vUvDwYl-lK|s{v8Y0hwF-4Neg_*-EpH7A-pw8lZ74kW2-eds3DHw6hVciv
z;o;>EW#qKBA1CVzG&(Zk#YkTp^DjF>HnR(!LW#oDOL?!WlY*)Sh|Bwfi+UK|-ahe?
z%zsq@bwoMDt&^SXYJvS=p!{9L$Js7Z-yiUeM%(3!K~R^g_)7d*UVDd~5y~7P2~JK{
z$g+OG?jthcaulY&eW*DEO6FlL4q0}MUAu7|YD!Xj?>Kzm0JYsQrXH8EIj2bM5uKXG
z5?t+YF46HVqc`YgnvxITgF?}w1D^;f;>Wo8Cggi8`3Wo1Y6m-W;&x}D==CUd=!gWj
zehQE#%>2tqiRJawBJ_?-71eo<=!!bBdG0r-d}611kjA3veYbR_*0W{p(~{6e!~EpV
zVs<&2Bn-ok5CBZ(Z2{Nyl@WC^iw}=Q^MPT54=IhR?6~~XkYA0WNkLMkAnGpv-*k!Q
zIzO(sYeGhH21O<Z2}jKa0#kBfLHimh6dCS4QEFDD4oIE}nXUA^ApSBOZVbKgy(O&_
zC)=DZNb^`}OnH8c80}YX&5&vNa&dB2VXTnJniOu4LKEsxWARz0Vjy)}W$0v~!%#Z<
zIgPZt=e9u$=YAE9-;(lwfaee7Bm1<}xUy?YQWjMTp?2Tovns(gh}y}r&$z^oa$y6;
zzq@VG+S|IrIUC&M`1mv$wSUtjj9VC^IG=Y@d5l9H$tBzqzViP8Y%RXVzD&c{!s0(T
zor*DWk86co&WSqd7yaOE8s#muhLm$Lm2Gm>?kMVrps-=iLPOBg>T#o|jDL~d*pt^(
zr=qQlvd(uPj4<$Vshz%-h{k**w-t2^CULHb|5_uW^!tD_aX`OhPmiBXFeerz>&m~D
znuk}U+%cUgrijNG^WO6cRMU4X=-HrDnXTo@;%XIWvtFckf21l*zPGED`1Sr>MiJk@
zqk7#q-EPoL_P3^aF+L`PrsiBD`XL=#Dphr^6j}9BS~{0O^#>Zq(7ctWFNZt+R&MCK
z2siBf^5<<_sc90oJxGXQRLuVKI;@Z?|7KQx<-Am7T~ln)@TvdX1@4Rayma%cFMCFi
z!}~RqbOAuy)T`o?fzl=p*TtHj9H&vXZS{ALyuhXT^kFX<=3c&Y@yls=88tbu9ws`(
zk?N&%2e2v~878|cuNV9ZF156ik``}x43VS>^jpizuK=0O^l-lH(&pMCWFabFywDEn
z*>@1GgOEf*SmSti)_=E!AFc$5Yw<WeS}h1HX9z6^HK2$p9whee8X`6^xC6i%P!m=h
zA{ZavXqcRqzVdw{C_ibg$QQ?&>qy%!vSVh+Wg%7$h9=%ne5w-!3{=0u2HqZY()t3g
zIVF8$f6FQc#DW6m6vC|&U9!a8rDxwqkm&)gU8E1F1or?$t&(#1R7(lv#+1RB{D%8h
znoCg7z$Iaozia3WyrQa3?UypFyu+l-R{wLa>kXaI^}mXg6#gQJO!`lB^ly8iNAp~m
z^UJxpthkwC+7B-qMljyjTnzC)!hCnl&1^ho97zIM>qmq3j#!WX&8T_Tud?!TU;>3B
zkb8}f4>mY|93(ATjK03ED$4wNnA?MJ!|yJ(x`Vw;>*RD!TVSk&*F)7J>DD)jHs7`%
z$(oIrO&2%bzkN8{IAWmxI<nse_8a08)?F)jX#S(~dN<e~dh~{O;$b8dUk0nzoz5h>
zxIK{jShn2CNr=eS=4jCWhL6uJ{5n~oczVyQXz^KnN$uTKZ|kq0HgC;TZnj~6pBlQY
zxpP#m{tGo~h;z-#H{CPdPEpnCGG~eJsZ+eP3!Rrt<n&cN_^ifT$Nl>X*<!<#@Wo<o
z>~z1rth}{-Ru0GWqL!luiH@>-4j2HOtl+90eVZ{kX5>Xdc?Ji6a1jm{Lj2!Elk1ji
zQJc&DvSih}^6@O}&B2V>-#_NC=kxZFT{<Rq$5@arHvmlE-y=XcT5xmCCx2;wFTR)m
z-gs5QExfl?2l|cZzDAVKovRG%yFLqSkN8%X@u~OB|IPS|s*0k4)7{VWo&MR6hT3uN
z_^W~_D{#T%j{c{hU3K!{k92H=RRlRB2sYzGpsLE>Q!F%B9hKlspQs@(PxbVv+b>Mj
zGh>ovTDZhTt;H*l_Xo3l`~cbPRGi~k1E}J55!W<QA-GTJJA+044^Wo@zewm$bi%ct
zLk|(8-s7^)ifjQyk<1ttl_%;yBO`7c;x^*}&+$8muzDn^k77>|rw_zefy`tRRQy<d
ziz?ePB=0LmkQ-Ql4)fLq@u6%x*<rF#EHhoVjQ|Y3TGAFSngzA3eiHPH1i%9g)ko|{
z+!%C9Jygc#{sJ%y%|#6`JBdbaUD7Gg!nOx@bXdp-Sm%m{@Tu9hk%~JC<ex!_+DNU=
zIA>vzcpdUBJ#GLI7VJjhw5tVT<_4+?^}*u$74eg}IB8$i9~OFacig*AH|MKm93eaZ
zCWnjgU#f{Bq4cSL)&C-cWbmR6k-+I}Z-Vy^o9ir+7~%3n$iVgs{l2umF;j$@*Bb85
zy}><%8hkv|ChfSVuuGQbt#shW4>F<CcgWUs0Kq>|R)<L1bwy?;AZ_Qf&03ca1snyh
z9ErUZ?%dxx#?DgSk$=(z+t!l3qIlP!I3y`E&7Ck#TVGDU&m89>{xTCivvt)8xSXbA
zV}w$O#NZxB^>ptnMhb^r>O<Bsc6jVeYY`Z<gLEzs8bOAqP2s8~V^EXq&uS{`;1nU{
z{k+fD)p_MXnl`j!{nF{sTTvn@63{QHTY5mz7S*jAkHS#5#}A~TUhpDqvzL?M?}BC&
zo_Y)*tlQ|L_#eRTNK-Y(7gJZho#=w`&|k)?t+_A|2UvOc&;uX;^v2vZ{`W>7DQ8XK
z6=Y>l2^K{(?IIPayo}{$01P^m0J;2=l1RiU%krdBGoiTLr70Tf_@haXQ$COr705Uq
z@ii&=yOu0kp_r=M?oNk4voj45$__u{pHGS*AwH4{;~~mmS4tVk?<dbsQM6cN>2Sza
zq@Zv1C8+5j;O$<==pwtAld^7Zau}#owDtQuF$=2W7$JiFB2f)`s6p3C0-Ay9k-{Nv
zSND(x1xDb2;I*@oy7jt%L~S!-Zms~*;LTmlu=QXljR-0pJOa@p6h%Fx?t~Fa0syw;
z7$UiYzgnEwQZOS)B5SNF$d8viUyutJPx!Zq2M8lEn9U~6q6TiRSSZh49?~w}#zFr)
ziY;dPqhmLools&_=K5X8%5y5q^BTjz#pchrk;#h9kHF5<Y*CT)2agBmlK>UiSPH9E
zhf7&H%X`Ls6vkkFASQxSBZd=ND;gEaFCLQ|leeQv#+8~ppY6IOv<ZU|>-5_P#h(3Y
zsUCl(iI&d|-r^02W4@X%2twf%yEcn7<Bxy6<0bv;X8iyB>(5O&P9zzm=Mwj#do#b7
z@*KUshotwwU(Dxwi#R?zByM;6$YY9Ksqd*N)xq(f=IHu^%95yuhe^ZZI(Ft`2DCD(
zW%=~m8*QmPR?T@J6VK!IjAuQ_mz1X*3G!2?MF*9yprL-ripk-WvW$Ceh;Er<1NMWi
zD<|reQCvfrqyxnAUv+D>k!<<HSQQ9py3QT;EC>F5eb)1dz3C&mrLBsJ1H@^?84F{)
zyY55Bu=pGde8@KYcWL(G;~ropO{CrYql$l7)t>ff!T~SJX8<DWvaw`#k2AS^L;g-*
zN$;74PM0?X!17>uKJUJRL!fllI|ql~>TuD9&tuXWu=@ehS)H1X735k^8H#LD?gdK8
zgYQ0dWTRoXkry(Rx}z=@>Mc0jh>3$`PadQXYT8;$8$II%5|*4CWg{ie#qjm0bWhRO
zZY)4J_^5Oyy?**$b>5wp{iQ$Qp2NaKdsR;vq`JO5?#(T$oR5qcsw~;x7V|C1HGGXE
zYJ5%8l~om5Ntt<C=&&`yC)w+m0WK)E&I$P^e-Q8dC~_HbV=yl$sgJos!&i2gQ>0P4
zpenLef|$?(unx}ilXI5;;(mK~iT~&N{aK6A0m{1L7luXQuy;(OSrnVZ$ey=1d|;&+
zTb#cWKFeevjyUSv_XROQ@gy-VI$)Si*}PG3nAm;8Q}>ko>6S|T{xoG~_b)Qmf*O5G
zlMlK)B<0OtuZLAdCW_q@?<W(iXR=xji$3&Uz)O&-FLW-+F4-SDxQU%U2L`%msO2-h
z?A=8p#$26^+N%!vGg2V=P(G16rHc);yx`}jH7O%T^{vwdb!~xf`>qk*?PbrWn>CHN
zZuYLZ=28CvV$}oL1(6P)(1r$_QnnXHPA!wo$H9D#1W7SrO68nk^y$$jkx!51Y_#PQ
z?o(p&+3hS?q^5^FJp4)C1zeA$AjTw|0FI2Z-ufES-z}=PtOV^X@;r|(48Q!pk7?w}
z{xHdaM}M5eAcLM)VQ1F}-xX}w5bm&sGPD^URt0hfh>Zqt#C#K(@jLz5#4oz5F7Pb{
zCM5gG6jxa`zHDc8Y&f@J(nB{mva~HZ_5h)2F_SST>6vT|^ihQ3JN>cb%@O~!iPz0t
z%teG?QNv|~PElnnE_ZB$)InzJc&<~w=UH>TR{#xrx5vNbCI+{)g|)?OHQ<^&?N0l7
ze67vQo9sGpvW-9#j1+{ig{64Or(68{u$~~In$mx+snQhs!D(@sHEj>Due($RZh@7;
z*SFi-a7|0^{@_!{H*(L^nHcOZ-tNx5AJh5|VA6>WQ#~@zBBd9t(VD`>)UhIuW<E|E
z&FnjuhUR*tJ94-P%aHZ27rGT$XVwi4LKtP+YH-gELL2#lE1$jRe=R(~5jHg*NIO3t
zKX<To_|IeZl<9@|&y7GX;U16Cnl_5^V}K$T7aQH+)&ZZi$>GoH3K!)+XA)+w6oDq;
zBcDe(^D;dc`-3>Cyv+?7reIP&sez6vrN06$tH!JY=Bho`ge!UIGQhC_?;gO_JX85g
z=M1UDw<oOkzP}jzs8J@=G9$1_+$X6*Oe8s|L(8~Nk%VBr|N643h3`qh<6M8IVF*8B
z5U>)dAza2;%jpP*bc?;&V1@j1RZlf+xgBnpjhfAxn^q%Ml_{ov{L=_5(CYoyG+Vl5
zx$phg2%4={>Id&VYws%&i)YMjjsFS%otTvJ?J%M6plZd@{Ehx$Kyr!6&b0Goc)DOq
zOH(Etn{<!O+7Tp4k_+WORC)MH<6sLA96@u^#H%`YS1n0RiD_s&?ASEBHh%Bga8r{@
z{|zEhyY=43(GmGfhaR1x>k1%%4omo&Yt9YwUt${#R~U<wN>My;HWJ9s9LU$?n8adr
z#z%|`Rvz6<3IoHEo3-<uBnUnALFNQ|f$!e`bS+{UH?tWus8?u<Woi&!T4X=7^F)}N
z9?=Prs84A1muXedrxb<GUK|)k0v=9eB_9<fqi6Yx47}4H0pYvPG@F!Sl6R1By~1RS
z!|Ugzj9iP!D(~Hbb9}sJ^WWSBqRIMs(-dl$0Je3NQ`|P>V1kw@%bqEA$I`sE>?I>I
zA1{KAczDV^Pt_^RH+=n^D5#x)en!&Buc=lrVKSTc>5HgS^DNVu)g@@c6mMK);%5#s
zda|XjLUlq8RlNx5E-4#qC!k+b(0dHgS;xaJ!t{*>J;m!|JNzjmJNl2qFd?Sc(0f{F
zNLAc3{%Sh-oUynakE{#7$|dC2KHrK?xI{OJCeJvr(?)qLwD9=*04C0>iUwE@?pZV?
z_nm%WJ(`Nh^;?C&4{GwsNy4X>|3}k#N3-?#|348#)gG-8qoTDsY>5@4X6;o~l-i0S
zTEwQM)rehc1hpxx+O=zIjfUD3LF~QP`+Gm<cYgo)Ba(A-a&GR;>-8KDryOZt`Gxv)
zQ<Q5IJTIE+Le2S#<ptOH%1v3fHOzZxaK=Ju0tjg~gGY8g`M@`@0_jdgZx6B>RwgDU
z8g#{^*l7D+j#$z2c)2zbkM(1>n9oc<S=Pt&SXMFYfFPF^IMA7?f5nob2B-dBsfwH~
z95rtC<a`Q{mAhk}a$!t$*+M!Ze?bxI?1!gmWjF*I_i~F;djlc%vpo9)|FepAb~cuo
zZUxYVuJ$`Nd%Fl-;m6+(*Da<~Zgi0{7=)z*#paw=^*)8G_gBHt(Ob86Mq~LI8lEsc
zfiN$NE`|oZNNc_$dGA#~s>$1f`nDUrE3yEKH?eiy>M$!x^1V&C`f!^I<CE_j{=7UE
z^DkL6&_3@<SZ}`q__AVT(QG}V9zqt~@+*>Gy`pfr5ktf>&Uyur`r#^CVWLhY{t<=C
z?J%zK2JcQ~fim3}*)9*rBwTv51mr&OEGQmE{LZebya3y#uX*w>;v-WO5UlsJKiv2l
zz~XuXL3(8hc?-&*ewP^gvmxg;qWFHHWNzPvR4R54QQp#i#{DTM=c$$D<fl8{6EDRg
zJv->YkZjf-<oe*MRc&N;q(1FL!^htHdR(FBo8ue{zw?NC(yvEW+tsAEa8B0YBKN$P
zXJ^R0?#z^C5QXV619z2pM0?rGP)vfc9lj#mN<Z=SSB&dV>fNx+SWLi}8T)L~(~bAV
z6u&oq#L#1z#)*U<+tjP0zCUyl_1#$r{=XsOi*w-aHJ4eo$Sx~bFAzSti${|Yy7DW!
zC^f%qGm=M`nQw}*sNcSAd#b+W|8v*Uv{ZKA$LwRk85c{jce$g_AD0{4_9bq&e#TK6
zV5pZb3~6ro#^o{c3)}Tl=lJ(7SAye0brKeF!RRZgp%e4AqZb8rdlPT!C@q;N|8y&q
zDr(LDtMYD%AO7BeRGJFARg2bu!p2k=YTiswohn+(H)e)nvb0Gt7$4yPO(BahG1uRu
z3q8>JeT`q;AxEW>nceZ&GqbE{iJCE7E0AWd3<bd!sZRs<Pu7QyzM+1C=tRX<)mBX-
zVGNv(Y~Vp-y-BY%SGgf_uQ;vS{?OVxjmF>borzbBrwkb_lY1JqN#mCx$wtXu4tJ#Y
zG^|_RI-A@0xh<0EuA~2PKMGFPHshJti)s95Sci*P*8p;PDf(sZtM9gpEUDV~pXl^s
zcgV7|JK)D3{!P|a6<jN}EDd2z>I(ow_aYq8E>IC1J;(i7IjgV1{XzTdv+_?~{^$}l
zTQaT1kA5FAHfiy>Trb}5Y@an?edFx*$|t7`Yd-vxF{AtK!7*Q8Si3Y;@%U@GhBlKf
z{tn+Srs*0<_h#-VPt|Dt?Ie_zwbF9l%W0<zz1$8y>^+H9v0_>_r)|sp{5*Gw8nHcg
zaH;Du?iYQuEF$+Ly1F`EO{oOpPMd*Y4#Uk*nC-r<eNpNvBR(ZUwe;Fyw$3)OE2I@>
zD#AKQd0>%om`D3cVp_9IXxdZr?vtjVe!-@5u0_0$P6t^Io85BH`2>l}kDNR6`!xqI
zJ}`&$=rk3|`p{@gF8#e@qIZw!RUl)1CEjb~VBG*CYPe*kaJ?;UCiQ#t=ym((&E$^@
z_6r)nXvn6&m(R9?_E)11?x9S-5pr;H&a=BI$tu(xQOLgHwFw1%sl{N>&H-kkDPc}F
zDE(!!xZ>zzH`4SRU`Ay>{%T!?-;%k}HRS5nA~H}Y&STVG5CX<mEo|p_n?2-MJj?IT
z?Kx7vgU0@z`UC)_Z5W4JB-2#BkE?Lr{$`#ym9|nXwD4E*)DbuH_jAw3JD~5<^cL;k
zVm|&Ae?yaj#*?B=WmzA2pD57Edn4D^4a3F+@R1pX(D?5B=WYnRI#qZ69XX=}IWOGE
ztDc<DS*5}U{X<S8M&PzVmPL6+ybvgxh9>JL7L5&N39MUH5+JAHaixR~pBezHJW9F6
zvms@No@^Bw67NEIDQ=GN3bx~-E=$*31@eI%t!g$QR>vf>-31W2P`MvQAmkRZ5R7%&
z%Y#-6@MdY-$i=o#MuduuaOiBU4mRDPCn`}xxeve@#E5nEYuT|W$bOI@EPy&DGRUv+
zQe7}Olj0^>y=6jBkdQJjW;hmFgwj?5BT=b&28$pk=uUQEF558+Y{-vIGL??kF>JdN
z!tagN1h9A`RGw`tHlz%%RZWB>F=AVZRzN{Wc2^J1E>HbZu40&w+Ra0V!_j{&EPKGV
z`X6YtV9{poe@<*FmXC;o!$O(}tYd1OKz1>Rt*3x2Y&6a%|BwYJNmBBY|8qhh#k$gh
z1eTo#^99ccFfu_fl<Tx8BYx0uvOtQtxSJ;#WEPCh7`amrEH3J`X@Jk*7Ge=4AyyCa
z*&!J|0CzMmf{;f|#qtJ02iT#9SCt0n1YyQ(8xZVp#ehpL`K}%W@A6p<c0Lq@%!lk}
z?>K`8l=zw0oKE}zq3P`>KiaT=?42TFo?s*-XKLRFUSzi~2rmdWR$?Oerc~d<FzZdW
zMTcJNE<j!Syq#j}f)=s7tzX<a22!!vSZOF+p@ljsO8zrxDmwXH>n*Z#ECETAE2jnD
zeucVp1vx5c4YoWRNMi89&wlC$*`0iPI)Wucl5+vo?1vtp<AqR$&*F=lJgS3By3`X0
za6M@hPlg}|OrG627s4_E_2jrvpKNHd8+{xm+HrZ2<^j-)2UqD3CVI(3t|S-OACVP8
zinfG8->^LYBHB7fDk|#X%@80DW;wLECeLFkAMLVu)D^sTkWEf4{T7OVi65L9u};?w
zLcXm(YK(}<_3(oTu+TLFDcEc~bxrC3UufD3l8dDX{kAX57huE}fEVSVe6Y!ixz#rr
z(!n~%<mmMiW93^<G+W{1cBrco@5||+IV3T|*nFqE#&1iI?7k-AUi3RTF{A>eXn+Y$
ziG3>04}mE9HRtKAm_Z<uF>{z2h7m_oO{i*b-l_~0i_;h_xK~w5W}1?7aK;hkH9*WV
zRBHEkXx#uvE7}kSdUmdE%FH+ZfQSc&WA}l8nu(2V)L0rwxsAks46PP2u0_(&w@Buw
zNQ03Z3TjgNvuy)N7EqW!$R=_8umB%bM3UT-{*I%9WpGexA(k+klHm6XQUf1?2Du;E
zNs)Hd>RBVaZz8^`?DBm*y0>)=`Mz#Yd%vf7rQI94EHc^}cz1s{i|ID@!GeaiilPUy
zAHkr^3yW8VzNTVb$++tQb|ce=ITqB6SCVakxUR{Y*t@TIX|-|rcUzEk=g*uZ>V1F9
zFb#*%P@L9v-fjqSoy_|)Bk8KAU5*mom$Agg(eIbum`t8YwWYz9U}D#woJ$P_4i=BD
z%Qls#mQggk%!t_M_6%B&_Vs7akN+hBt5E1iw4~qiXRDN8GC$5Pg7Y#+JZ2l$w^HZU
zV9z7I42-ofj<2IR=+Xj+H;JPqt+Isq&GMW~@qBX`oiTSWj%OdNygRNre&Du$F@giU
zqWzu|h)MMzTI*pcxiayW;?Ub{7d-*ddVDfhoq1Ao_4f5H<6C0xZd>waA%~@Ull{+I
zQl5@TcZa=;%lZLCG@cN<zOmeOPY;HAjWyY<&GOd&^^8gSaGnhW)jvo}nvNXa7<q*(
ze?O1=3(XK*z0_4AOQz78_HQeSzs@8|wIQtH--TfPY({A@JlQ9=GI_~9zXer#QQA<s
zb6EYxH-4)07G$epaKBuHf5-o@A0d%+t?|?qU0Y3S`B;{}WoL)?`rWg|ki+!{CIRdo
z`*w_);kGTaCA=Ul1%)E07ovy#AcvPh2wGbpl0U?$R`*W%m0LKGZMwS*o$U>+wa{<q
z+fm+BE59l0vh9=pw6IoMbBYck*aI(vugS{CX~s_$IU3h4b)(**ZMa$!8}M3%?(B0m
zP6;k~w;H~g#J6plzACWA=~04?O5Lw2fEynv-(-xLI*(WcfmR~}@7~&lvuV#Uuq~u)
zGTBAh1Xr^cL|8^SFZ<dhES}j9>sw=nJn5k*LW)aQfDs3e+tPiwXNT>NutWeqOeyC2
zSmu1$sixYcv6|#9a(}7Y`!Rn=b@cu(2U>AK%bNKvk>Nn<j+63j{71Xk6AnNtGa1wr
zf7}H)@Asw*e>gk%=eVTim5ctaNASPqM;n-CYJy9xi$GwxP^j`gN4oLweaYjn0#I3p
ziiuAb9VRSRwM(S8VkKU+WbMWZJo0P_ZfSeN(Uk3oGC$q&?-rWm>WkA7c;LBsL`>We
z{><ycFCGp?$y7`FEPwd+{hnI!8iN<tC4n~2*3q_Y4WS_Xz38B@G2{mm&8C1$k3z@;
zZ8ao_gOZIkK#hH@YIj}M2Wb8`WhPYlkTdzk>Z*8h%!`LG>UzBY*xj-eh^OL}rjvuw
zL|Z@cq*Rw1zV~gYH+k~28HhP!4xH7^vgB!A)WhYqYJ6{;xbs;QLX&7HG~VGIoP3Af
zJLC<WP%5tzC}K7*Pil|kNra)F4AW?K9IvihFvZt~D|1m8WY!<Ui;5i{7E#>_UHAwS
zB!~I(rF!yDrD4QN-QZtUH5~w~6J1kxzB4aa3E5rdl<U?d%l$XIIih7%N&Ke}FHdmw
z($xd2=6gw@;JYpOkU^4lE+;EQVL;?}pqunbn$b0qOWPqJhp(HeqSIM-*i+!gdv++l
z5%vq${>d=3pn@;=)uCk=p2F4dorKnGhKBrsB#ljklBFr{*>DtFx3=?Cf|^`W-g`&I
zdcK~L9IvGe<~7Z$WSY4U`-zI)UoFA14^A&ibf4dec@lk5K3CjrjVxLsDOb6-F3fk$
z5|^x9a;Ms-CQ7;J-+Vi}Q}kAg&u1}U%8Gh<bNp^aoqQDe?lAdd{kduv$tG>q9v6?z
zI2+s}HP0r%G+1uL9H|rH$1_?L09R|c-_f!%`HtN787gx7s;=a&)?KaMGS*2{wE>gj
zYs4UVB+n(LUqM&t&lfgH1~InFK3sDI4<R@G(l{~phdPS7VyR`qJ*gzKX8t>Z!k392
zWgvX#HRA@@D`8?%+z-aQ+O3Z^d-LiH4vdt83Myi#<3Fg;@>pdPNx)8GV?pNq8ZcnU
zHq!=O-8>Ns*4!!Blx`e9@QxXa&DYj^Mb3C!F_}Z20kj#YKjvMe0Z{3qk4kPo%3+y*
z<3WiSw6zX%aA*1W+AVO_RwV>;vZAp5F8+}a6n-IGf!z`ajNk&jCLWf{t3fSBUsp)o
zG#;utXAACk)kN>zN5i?>XB)3h!2W^RbJy}9<7BRIN_tA=*rQmM%`Xse19ZKgEl?z1
zKtN>rr#GQH+eJFACZ@3B1AprqJSLgF_{*2gk24w*#QF3S^o4rkpKO(m4OFsJwr=+|
z^Tzs`e=_qxjyTrs<4RKrDDCfF(a-n)0C-5EY5m;3=1rGYa<Cp~cMK3jWBFMEV2LRb
zZgvS0V~Fy>_NYhP+*L9n4$B{dx@;OM8;RTKVb-qi33TA{v38kJ=_{TZ+>2l4`9|j-
zwM;~RC5T@;==5CH`r%cJE~NfD(SH*4i<|eyxv27uo7`s7mw#4GL|Y+)`k24F<VMe4
z)G|*f-yWf1xyGxqrU{WR>U0Wm`j-(_ILicrGRQ#7WrIZA6wK9=j4>0eg0%v61v~97
z055OjzV&Y{l9-~GfmfH}p~3F0x7Eq#$e1{l>{D}ISeEwi(4pqtFZR(_YE>D1-F@kT
zZJwf@{v_7q1<uq5)g~WjotKoE!h0szd$%o3nEg^jT#Em&I*;c@w$6>I&Aag7W>>U#
zi}#f|d!U>eWoR2uO3~ozA;0IV?q%ieUkb&^q}BVUF5_Mla<uq3&n&1e^uhy5J+WV;
zL+I%Ir3Uapr6HZhcZa7$=@j*_K!5Hb**AJP)@&R#_nDi7S_uC5X)ff*REef|OLqC|
zN$!@#f1s>|678H+nzxYRgNss<L<{k&>R4;b3@wk~mC3KldIP*VlCnTpqK!Yq&%}4F
zBtDKUA>-p2{za$UH8+0!jT`UC=qD%M^UghowhrnXE|l~Yo-3;2uCXg72k6I4wTmOX
zs%F2x-HwMO1j(9eg)Fj)cJJQfBCi$G|EE1O%+Opc-DT=fnHn=g$C7}`v<;VE>1Agx
zyS!adVo9R0=<?d9Ke~3Y2Ctj#2<ApS=?ZyAzkfD*khMz^5BIlL_bU%kRe7GV)ja?{
zSZL4{P>C=YzJI^`(D~rxqbi*>)2W=QQ@DcjnxFX(57PrNAKQ<K*rjg$uJ7gV=(q8g
z>rKOrLOEYbVchqCg}sA8v4_TQJ<#I$*zE-cn9I$*sSja-8V<C>2!KpbwLzVToyPzE
zpw&d!*nWDhs{i6##*#)%%hvAVQDoa0Hyu>_<JGZx0_BZF%K{z|=C0Dc_}*!HYfu-8
z`5(R4-J85l_5aIOeW`iPJdsl!zLXKMtc$oFt5j0odX|7OvD_-`cb68Ka2<3&BwSBV
zozU}r*mmupw@cUKYmCR6RW#@H>6+-Ce0C+iBiXcj|M*Lg$j`ILLO5HQley_5$uH7H
zT*&95$b}zea`TQA0aO{OWebSOFI`%k)4~y9SGz0;FYUAf9z9`F+eKNN{<^D{DJ{pC
z&|b6EaZVg<xTITqR3<&^a+7B5>Gf7v+T6eS`ARKpt+?h;krRaq=sFmeN5Uu1Ivc*L
zn(~3l859%Q7YQlSzZ+#U|4Db1dn$wMjl1ufJH--G8|R+m#esr0sCl+MDZ5~<65S;<
zmx0#hzp*$+09n&xyin3Exd*xMmNE#;9|27hh28<U;IMN7kqezTNC<<P3b3<~X(8qa
zmndO+XuJ|Fzwf0GH7OUZ+?T;!we=x!HtyQTE;f7I!JK$r#EAhXmwFJ@iV!`>j{N|T
zfvGb{IR}N2g9hL{2ye#jqrKzBVQ`)=1WJe#^=JxOJt0Y^vLmy}?|StM@;u1NtyKwH
zRoZd}Yv`OA!FaSq1t*mU*Hy{LIK4>!)|KIfdZ)!)el)U}FdYb%dq#*Binv5;*sZT?
zE39<U!wWH#51y6DdCWGsL=^=27e27j3(3C)9UG1YT{yE1=HJ&)J~e=7_Ci~L@oGnQ
z_&t#yVEpOJGZR8N#5u{mokfyiA&13!dJ>~4NKUOzkSLwF5K)AX3#DxXnPhu)ih>^v
zV}Zd{mJn<4obKR_SDN9vrZWhdPaarh7cI7}1X?w$Us2Pf(_p=Rh+qL*>xpBiLwD-s
zO``_%rL4YbU76msqf)4o;%((_Za!q}QkV5Drlj6gVj=^$xYqRr^mhF~!jY(B10FyY
zlO=BIKxXq;hElh#k{E(QIBs%}$jC>Ni?};>!!N(sUzsdw1e=J&4=aQStAnGa@6NP)
z=I#|_#fKSX<D=CzmUTgoY7>)@JhMGK$-HwrtomOif6k|idkFl+7`JPLGmh70!-CaA
znZ2f;dJYDHgx=7^c@~Z@=QDov;L=ivJu%Tq?W-|~orjzbfxI(K;@8KbG0CvxR(R2J
zTK+rm_4{%joibExo;gk5=@*^BtwICT2|*f?U2ME!$OFlv+dcOu6p(D4>htl<TbwyG
z5_)q&LYdjD0?mFGE=n-QHl7ZlhJVf!VPtu?5kJYq2K%%A1DW0g$AnM4Z^sa$Un*#j
z`?3n^ZoYXnXfw@IfHAgGNnkf;Y@_yc0W*w0J^4U4w-D!);H|t4e4n#RBSMuSanNT3
ze3a);u^y81x(;R7TN_U5;GH|Ee{k1YdwNJk#n<Tcpprj-W0kF^BUH(lvJnQS3bD%C
zt&4Qh$BI=s!8UqNSC#FBmG2f7O$HFi=vWTsqOoz7=qi)+JwL1L0Anl0NM!?me(uzx
zY-iisI4UTlNIuO4lo$bw4xzt#C&3#MI_y)C0_#e&aD-rM)>as>ljn$I@T6+DD+jjl
zZzbJn0sjx9J~jVzjwfbrzY`=`PvoUMJSgN^Ou1Kw*V@*F@ZR?;6k*6$zovKq8jhJz
zjx8+XMM-ajs)=O8XON~1SZGW9-CiAL(>!A?t$7=;RQ%jdo_fx<I<@O-<@Hdo)LOz+
z-fmJHr5T0Snn+^ZjyowMxYzG9ya!;j^CbJut#@53cJ^9u(RP<a|D04=B9mYoysmdH
z|0S4sUk`a$IwnhT7+#fNWq)5wB*DwFXKXV9vOJw2>xsC0@dtM&am}kyL2YQv+>+a{
zelyx73<ph`KK@c!J_QTOvkLhKkM<n9mpW%TP5=D!*L9YL_zl<Bk`Et5B)=>WWZ>#v
zvO6(z8M}9sNV4Q{|D5(?@vh3<%B4DFF7VW-isJDR=>a-239+M9ZN}8SJT%aZp#CYS
zblNRaDc9Dma;ug5pG8mONJ8IHfPY?+ytp{i&2Z(m!p-8c@noUqw?C<ROyz+XsuRB(
ze~|2`*e-1<a^C^UGXtC?L(P1Z<XO^|S*HIxR_yrS4Ywe?$_e#Mls2|}>{c5zhurMt
z1;4bm>W5Egy!x;%H(w>c2VV7`od5q`kP|@N6yqV*BQShs%<iqn66yyt^W42%0FtO3
zbAWW*u*Xi<UhX&_9W-PgNy$m*+6k+x(-V?Z)<{co=z}k9UoBq#2a2r$Wn2zNC%qWW
z{}5EHMDE19e`ai2e5?Yz<Yr^7*;GXmV|-Y~@aqJL2;50YdxwD-$XXr5)@xlA@>9(N
zou1me<rN(~ndS4q!MO5niP&jH7cF%jC`X^NxO?Hcecy*<q{7(6u6|H3*<yMTE=cgG
z>OA|%c;i>jBZdYovJ^+tP#&GLzl;lPAf8pRIiRh%;l<b{<JrFcWcv?#2gTpD-+-pj
zGm~skr^G&Ya^__<aL{*6UXL!Towe@xbp;HS{J-bbu$=x1>qRV-tWSkeDa{?N5B~@H
zsx*2}rj+x|bRq9@WwoyL=(6Q$NBlHI`&IVmL)Aj<Lh+#j<%5C|^|KN557o_R?3&qJ
z;J11OMaOa(i|fUc#rhRaFfUC`nEgUAP?sXe#(=9|9Fo#dr{KdfPGd&`FhPAsMjP%f
z@l~}$p?NXu36y?4{TNhO-ps<U@pj5<j)*}Os}M`DwLW)6>2y2`t&l)yh0q{ig5UW_
z*rT<++_p`S`3N%1c-0R4gcs8@MH1~Z-)>Ahy#BLv_6hp92`;CzrLK;8H$pLU6zS-m
zOU;%Twj$gGyqjC;+h-?<0BKI@8Qb>h<MfeDaM);)x7>4lLtu?nXae0eH@km({h~B<
zNv%c`ZWX<&3EqBlM$xI&_20&y+j-lQYd#GP<pv${FD9;t&E~++O4lv$-0x%GR~;hF
zn9DU(ko^v$Un8$^3k`!HiWqE=-)A1C+ZT6_`_paV$Tlb{v>;Tv+-n$FP`ZgzyK5N*
z7l;@#e$Q=yKx`VL-oFWEQSZ*I=chv}wHg$TCe?K}iFrHFc0=Ngo^ZxB`2j-wn6N6D
z=0a70To`~9?sw7#YNv6sMs{i%T}vKOO^_Ed5P_*^7yfdp3qc4S)qv|GwIp8g#T$bb
zBOf^5k<xyt#%C<XY7f8d`WwhCXFyX`2UPp)qqy(?W2|)A7S6hO^<tQ{)+X%mE8-+H
z=ha{MNv=@{FDl<e2I+-@h~H0P?xB<TQ9`8rGAkxSpJn;iI3cK1-S0hJH%XZd7A>w}
zL5EpRjVfXzWoa8o=vo7p$!Xb52v8Wv^gGkTYWGyx?|s-{F>2A&>9kP>gt+aI&gBg@
z9jrz0B<p|aFyz`#_7*#2rQA4ie{6H=;p@>|0z@_>1I(WW+y;gRrkvU)$C;$&3R_$h
z=~Ww$pD&GzeQUNp6ulA5-OTsbpnQJWych4sw<UF@^CA&H`_#;t-^|F=yc~nezOo#R
zwRda2V-333^^KnGbt~`we(cNr=wI-%7s;JR-^n6DmG<0OqNIOi_G0Wsb{eWewuMh#
zi%)%C40#p&^6xv~aJmM;SF_2&4GNh!t9Rzq*rUsh4EomSm^$`NU@)De@6Vaq#gz_z
zW6c@#D5&%yqkB)q^RpvZ&a6rwc~QFkEo~_3vpn^{U!I~JstuP2PySH!x*ksyP*`&9
zG>T+JdEd;T>UJC+y>8Hlg(c9+-T=RwMiR@cWfgPfop&uX`&wDuunZX3^0#Eow)26`
zTE9<km@^{#rG_#t3irz>h7MgA#GfE(hwtW|4gH|3;GMpk5z&1=cj|oPvPtSFW!Agz
z@>6P`x+k3+!A>CGr7-HypVF)+K0(~xa0pn;->eq)3wRvwd+$A*-|4qr_WvF#%3YUC
znSAE|;SIj`Qyp@3Rf$V6JWEplrF@)rgF{Ts_rwgwgN5|4bqk?8<yeas>XO9*VVzQm
zsGqbbz_um%iL0j|Od40%{$n|-V5Qg{?QNHA^`4V$M;{id=B%+0B*g9g@+r-H(y9Ki
zGtbN+W!>}M^)thIzr|qFw!1%=5|d{OwL7%<zqp)4?)@|T+x*Al%0AfKs#AMU_7F6R
zDFFQpI~lP}iO3=pJhr5PIW`Clo6LRwagzh5w~-_?Nh#u_^!J|6xW|n(b(JkPcXcFN
zx6KPKa~rhg6R*vKFKYx-yS{<EZBCA0zLBzOA=?*E*ngJO8Ac%$b7w0!feSI*vq#|6
zm`-`s!myyYP0fedS5#h4{9`==lKAhWByN(WsCPgPWBMP62}nrSS_aLb4tPWI4JOqk
zhS#5oW&Q`^!f-cJT&*wPm)O*8j=4cKu+y0+r`!X>1F5$w89OY8`?i>17rP12M(P*k
z;-p6-FT6<6JvHu4Hy1oGvp@WG^~pZZNlH(nw+V?gr%;Q1r!n5P_Og1sLf&p;Gc49f
zxrCYWsy}J-c|*!FBwF@*@jKLL0kS++XY!TYH^X$<z*d{Al%=`dRm+tH=S#GeV%+an
zPlw~^k9@|7f4yS+KFh^ynC$FxrGR|)K}hcGG2iT2bA_0Jn4-LO+KzB@Qn-W&Jghbu
zR0+ZTtP7#*7RlRqXU+~1*g5{HwUcJq90gon9Y9jHe8d-Ef#fQmLHCK(E0$4GEHD~B
zIlbW)$e!;!_NYXvD+j$K-WM;GsL~KM!~YEi8Js_Pj6cDhzI<7Jdy+LTuA;RSNTDf|
z{_)X2(NizIIZ2qmcSB8r^CJay2&3G4ULv8M9(J$xC}!&E=Tluc%S0<&fbA+I=IKQ8
z{Y=Jw7wIeeE_HUf@Zv5n{MEr%iSg;a!0l#D72{jq^f(2Q6{9X(54+OQInVsXzd2i(
znL8<|^n9s*a&saImAWPz)0Kq|l6VCB>}c2Kc$#{tkLiRDMaK$PO!}caT)gg;<+rz%
z1MP;qH2rl%4^4v(1_i%uLerf=!_h~nl2fAhGQ+=X`hw_Kn8pY9zw++T#T?CO@7~}1
z>}UH<3}*y^-fIKl{Aj!N@PF6S?0>|h-;1d!<m~3yr6tYUV&9r|E7TzhZ@N>zP@b#_
zD^YXqmr1<km7&6UebC$gP7Wcd+l7N$lUy1Tk!U5acq@8cH)~Uvx9$z7$B%Xkd}SKO
znTO>!Q1mt@j!Ej9zLxdX>%=P@`{t8JWT2JgLF$_8$_Iy1@4w~32-pNqF?CN*Pp=aL
zdj925P~%R(oRLkb*9nJr5e%2P(kc*+Ue%;H!#n>H-t7U>h~}`}u-Oc~trHdy_nYM;
zF(NF0Lxob50y513^3V{7-O29}=|*lVv!N_hM3LDP)}j<bAbe6p#Aw6-S`#W^Z--<d
z0}c2W?5;;cK_Rj>h=5mlh(QHiK_2~|5n+T-8ldLa?;wvXk<At4Dfiur5bo)>synwo
z^d}MjDc=){Tqk@!FXReZGf+nsO(B53V7(FAYj`>rfN{!~MyDTWTu+juF+lJeVtw*p
zWD<I`1GFGEVq#W4*Hc~_LMR4zust*+64U)v+XE~ga<+Q1cnGb}Q}A0?vV5s`jW|Y#
zlioNkw3#ENk)3&lWby*-PD4%w0Vbggjet_rV(qo6Pdntp(iY0q$%#R0)4S4JkaJOh
z&R*pm9%R=dBtdj}$N4OoF2G&T25=XTyu_uh&t`2KBDtK&8um0H_~yS>KO75#y{Sl2
zmL!FywI`}t3Sq@8cBrz48qc)-tbl}ym(mw)%A0AH=fmpCq$a_(6&LJlWrg<#g%Dga
z8{2@~NGNvU&8@jB6DB!hJ&odQJfeWl%s7GH$p{stu$trPNhR<nB~kCy>Gz1R&1jE<
z^#uK3e-_X#8<e(Q|5%s8pITIZIYirpQIz7B6A--P$rN#b_BTLt<{(P6)Sud>n@>CM
zcVAC(=>96nIw+KUX!|Qzvi-&~d%U^RNH|Isq#_E?tfzf1Tzu=H_s10;q0?08OliWR
z&qQrd3@(&1AkMF^SwQ((R;^r30}^LLl!`Xg@zbzn{IzGPG$B>uVy8x|{LD?tXGBR*
z`}7;LZo5t?nAmwE?q`M;jI|dQis5hu)qnth<|{o3B}iQB!LhJQ4?D(Nfu1jX+D7P^
z{#6T0DD*kyUw9pFh%Cr0!j`tuMShW+R^sk@kC}qR(D1-Axd-{H#mzy|*iKOd?UzS1
zN6V@7G-BV1EdvPBO5~!%Ap@8q3lSdcrLA<{B5J!PPJd!Rep_@sg<Pg^=TeO#lsv<R
zhD=z6%fu$qNRGkp>~&F(T3-r{Y$#YV6sR7SJ!WOzgqIVbyx0+(cy=huS?o^H)NPCh
zbf+JpN>+YIe+aLp$-ho!vVXZod87p57rb;S>)XpqT<;PDD_Sz4@u|g>Gr7xciX$1k
za!R~d7_KUU%7iBsV;8SP@Ba1UL$DVXGWIXcC`)M0Q*qk@tVCy!Wjzww!QZzn=#?=i
ziW&`t_XtqD#<xrU865H%bWKnLzY}-?3C}ZDS4Y<e*wtl|cO#+5i&c%Ur+o1fsdFV*
zUkLf|5Pn98rhC+{GKqEO&C4ZgHj}OAn8n4%KU`P7oBz%zqW1n5_LT-iryxA1^QKb}
zXu`^VRr>m)x1~-|gEDd{9RvbmDzjql!0vU*OzfWOLxNngDKB^?MvBG|VT0}Py;ElO
zBfKK#w@a&H^PvG_!);~AXoH=$(0!6b(Ui<V>`lv6@ya$%GLz!TR_>5l8mMA~;^E+|
z*6qWQS|&MY@-MFb!~}2uya`;)X&O$8_-_7t_a9v*tWg8ZGW|Q>3nl&g{zv^h&vj^e
zI*vI}<*t5?IL~pFeD&ZXv>t+0I9a+pZhA5ElgSf}S@jDRBTm*065v$|A775E7}U1z
z<BFKnEO$$yZ$=+vTYxV@^7Zr!T+o|oz<;6!?=SK=SOyVKjjpSamZfB@K{=UltKTRP
zX86d{qDl(s_D->{WmYoi6ROeG&x2sRbgErHCu5xU7;KKEL*x|?yRN|UGCw`r_%#zt
zQm)b8=17lLQA0U#xBWhk|KNPGc;!<tDu0O58IBqaJIwF>-{UdolFv4s*7a^wgjAmn
zH;Dm`4WU~sl}sR>GDXeuFn?e6Bfr)aeWIq#haXwLN1h+HFA5Wfu%prU541Glm__?w
z7Gr~=jkvre+9#&>><~YlcBLHU<N^c#kOlSrZ*@VNO_#Krwi-iq@6Vf(-i_We$#bVv
zX0kb0#-5nP*1f#U{6}&o1EM!ri4d-CF5$8~^DqF_E~l}8`k4VMXL(H&NZWoZs4fSO
z%-8B|kapI%+c9qysqv6_z&dflmOL^mZXz0%TGTbae@9&5@=~O)I=!?gSGSf)xT4L}
z4RZR}YR6G$-6Hh)bxu!Zfvm<BqGcUc$77ZMr7F!vNj-N!$$y|8$MdUZ{{JxuOb<Gr
z{6#HF1pNnk#uT!mUP`^oP5Po&azhL*BA!vy4e^AqqhhsffZIOe(giF`)eHU+YeCP_
zrMbHSPPtDf-pY`TpT<=Up(oSpk|(lK<XSj9SCycn)fabFPQL2c4e8Z?NgLjofOOQb
zBe)&uhgmch9yWd29{%yWbIf^OgX`L)gyDnVb@F!A3P;Z$s#cpu+f9Q_BjW4q!wU+Y
zF;i^_!HW=u&3-_CJEir9u!wEVKXEeLO7bHdd{8rXUY@Sv-?0F~WWCchi60AaqL`n?
zXCzR{`R4VBQ8RTM@*C4FP5O6h|M^H;lJj`^%+w{fFA^3%8aGrC*GL!D<g9dJm;tnI
zJxf}QZB1*TBuMXh4LDO;$MPnC`5KQG0I25s-{ym2LRTU4)^C|Fnp;L2{{t<s50rWY
z*%+VIo|tN&(;0Up=uSfNfIn~^Wz&+sI~@~T)It{{9Hr4iJ8$8VsoAgc*P|(giTJKe
z!1Z|hmOwRm(qVk2D1e?+zKAhY3YljQrlXk5AYOjlHaqm~ta!&w_MR@tTj{D=o42q%
zg<Zh2?!(K%nLr@&?0h5|J@SX(2M+HoNyxsaDHNzZvq$B7ADiFwg%oac{%_(QI-v<E
zT(gRrutg;=HQ789<cOIpzWs0j3@5+nsyY{(3Djw-%TzU%r|Ig)X&5wTS@iO6E!RLf
za5?*Q?qR=RPQs1!m~JHb`G{Dq89Y;VIGpM+&&jEzOdxl_AGfxuUmn5hJ%v05A!RhG
zVqGj^t<#twU2|aUc*DgWu%HSkgFmVZg07Musa3tOx^2+Q@+mo0QU|cAY{%;G<XZ~l
z2W?%qlviNfPknFkB_(wMkXZ}3(OCQC6nI7!A&rg>JuLtH2kx;*11G~th}lQP5{@le
zyJSr#mtV98Rpv3}7d=3j<n&LNd*o5dyr~n@C+dmr=_ykX)$}Q)Bon)exdA}}a#Xcv
zEmWp9bm!ro{i`duwIpY!R!OED*R}GemAMg}7Cwx8vNQHxv3Jpfqv<!Xci~1HoQ)st
zI$mIJ@Q2)N@+R;K@XrAah;3+G%MOq0iaCdVDRRl;(P!B@d0ShiWKpYxC+TmD+n$Fs
zZEHcXZaFFivm2Ser}+*X?_F+V76&9ou1uumoC@=0QV9F-btW0Q_d(^;x+NC=A{4)|
zJ>Q!-LBu#Pm-6-#U+M1?R=qF8o{7V&qcd=y=B}hhPdpxV>}+NwzjXT({vSwUpwFxE
zh$`rO3|YRV$lE9`T)M?>>fXMETclqypMTLm;xqf}W&EpoZflP({T@vr+Ab@|%~gFj
zr<NrhHydvZ=5Yz`p{vU*chlc5SHmyw{phYM;D1i1F~sq`nQr9CMBusdx3@^g#W|j>
zGe!$MQ^4Dy!DJS_&yH<Q4hofjblqBy6@vy=Y#@HC@DMM|MfHMd*BEx%*i7f(mbQHH
z`2MAaZi;rpjo}{>?zE|U>U2S_%ZWLIrBCID^qKgOv2=7=Ant#L#wTB7j#k9op*=>@
zi@Sqmu6`1}M^>#?b?2%<bLh;{RV!05)*IXs`er(|tcH1}&#0}o1wFDkm5}YeUoMSx
zQXT=PL$dwddI}9a;1rwY>+#6{)p666NTszsmbM&dR(^kOpWWPTt|Wf?EYaL{S4zN8
zU0<~@7db>Zyx~ICC8W%T7_>f!V&{4>uI@<xJ`!HTyB{&UCL%9H%&;STJ;}b>8iNjh
z9Wj+>#s$nhZ#I^@5<gJDLU)><Uu5$<Q#PF4JePN4iQEdpj9?3W`*IcA^KYNiS9Vdg
zT~CbYewOd|W%Ks%aV&LZ*xrX@^036L%4)Mu*9eXRe>K+44*FYmu+k*bxpJFPQ}gc=
z<gr3iNn=jPcc;bJ1{_kJuyVgp9+4)`ICeJn=(Bu<>zF$yubr*v?MQX$eak-!&S!_4
zz)bo2#bYOMrJYzi4QZ)gWxBA!SQ)+aTO7I#zVa)ZaPZ6VfBqV$B>n|!5^KrWZ|h7&
zgWhDnb;>$!z9QzzVL9e&kv2Z{<x2S;L~~-26Tx=K0{_{mZq(tdR^S)=^heCcAQk_g
z-!~<s7obRXsb90Y{KGfmKQLYUg+6^8knb#O62M!t>)o@bSyJMbO4|_%rtuo&T2C62
ztSE5xo*FRITu6NJh<fgO1orKK#Af_q!S+Z#Wxj9mi}ox2YTO?m_tygHIy4s7hz5j7
zF{GUGd>mf;d=cGN8Xz5cEZ)gp6DoH5eu9RH!neMX@j+{{tU~QJ3jUyX{N%-KY^eFi
zZXXwJzpxJ<zj@k7D7g*up`8fQz@(3F6|zftQ>K|`Ncu7r52#W)oY|#)l9C&miW$kT
zOz0f1P$VIx3SH(hwU;0bQ|%4h<}_t>|ADH&eX*WY<+++Cx<S5f9_8DNyhh4<xopJC
z0yruZWnt#fCmtY?648MvXycrzdY3&XHh|);UO$7R4Btzw(TXhsKoCpmKRKk{<}Of5
z<QQ?QHh2!AI;-g0<;R}nc2um^tRcY4>_rJLyjN7TYG(QsiG^gD+ZV;572K)v!|m=+
zvg|bwrI!3~=;jn5?xGBTLL?+Hv2oA1gnnpc<FQEOe^4#T*Z^X@6qLuyQY+o3R0zoz
zB<J?p)PXC=4*$3hU00&^AKc3ZdS}I{y7?loXdv>si0-^~%YQ9sRYM!u1CL!-YgK|_
zNi4g40Df1KwqM~L5e7_@)A*Ca{1q{LName6bL>%}ARF+z2t<tma;NME>zW##A=K8n
zp+KU7QqP%9U^Xs(tceSAw5bFpKawN}wVq!|GB)fUud9OVjt2?3-X;;DuExV;X=|9Q
zRE!assPYj@&ikH&0vabs;_A9SI}}GjK?fO2Gs4)F39ylB^P${z$Jsib{CJ@bFCFs4
zu-@)`d2BfqX~clHTgiorNEsFnxDEFSp_~!x-DA;o>JrLx%<El3n6D>8VpvMq#O*Zi
z2%JA(E*d9il!M4-7Z@(P6Cz6mvtLev;hh=0qE(OU^A!*aSj^lInQt!JK`wTGG@@G|
zUWXjXUCn$>R9LgLXP*5W992z2J>VHs!W=QQZ(JvjQx6z{UhhH_JJ6!?5wy8{apAI9
z<CKH!$1pG?u^(t9fpiIJAUnmPWwFPFxTMx=q-ssYx}0kt@GexRE`F<;7-L4y&bn|j
zDUZb(C~;NiISYi}_1E|g`am&><fx)7{6$tm=649qLfW<XT2`7%JpzQM3<NeIdrc$b
zAaFJenw(}*fY1P)&6G5Hl=QlJi&uBjd<DsK)`ulQErQDr4FbUNhTmo~Jou082zd`0
zA{tiw^ANO|ISNsHp=>hZp<9|<pZ1_bCefiZ7o8Xn2;xF0U*`Toe#PbAQ?J8KZFZBm
zHYLSE{$RdPNWGTx^zP-5w?<3;tzhcpE}&*ga{%1B5fFSQDX=wrbFkbQ)Jm;v(B}sw
zq(1Sg{!Z!5MyDoEv&Z^$#ECN1gvm2x?yev>09MI3CXkaYDAL<4kFTOXjy{Vf+mchK
z+LASZus0iLeF{=4pilm!tbkx!9BH7A>x{-}7WLeEk1*UoTu?|tQj1OHJe5fbA+oV?
z!A2$|>~Pp(oLBr9d%ipks4RXe97PR!m*W-@DNt+|{hSZq2=YJVd5cI!^2Wy+_JcyF
zBO+$wXzWjqyb^~2doHWhc=Dq3W9%!Qw-$l2Z|o_;&fCjWYXw5ldacS00pa7kbY7jB
zs;BOe&zqxShc5)};h;@{f*>KSsnExY5f?%<ST_f^C38Blf#53dvRatv0EX~pT6$h{
zb25F%UK$NVk8j!GHS{!qon+eh-N0{R8<;=i;jRBO)$+XM3vXW{v4Ci7z*z3=5kH$w
zJuN66Z3L61x|<Ey?HtoI?<yM95j|lXY#pc32?1GsNitlNa{F50xjZQ>hm%l9;#jnj
z-HT^ZNo$4d>g<Enex6o&#aG-SGp~G54oP!j)HC$eelAK03=@-DOTpDXy>ZbEII6SJ
z4yuo%Ur35Rx!14y{^tZwQ%|{f*_Y?c272;+yoa?EJ%6e9g#FWVOPEa$r9$a&`~2dV
zxCSj|S3kJ{wwUh=W71VIC#9`0|Kv#Oc$4sN?2d)kj(QQBVA|ggm`B40<ym%$U5c|=
zK4=Nur7q1bV(XXX+v#5|HkVEU$~0TVyWf(cps^P311XACHs7k&<}$aPd6}EEo25^w
zIxiG;zAPSis(uRq8nf3yhKxU8&{iUTJSMc&ldSw6zr@&ilHq<l2Bvo%BiLp#Nd=gL
zGCLKQCvcf}c{9^E`)cyJ$LjK&f#~<y{L<6VK~ys8ior@ZN!0nBZTvpZPR{(=Yl?UI
z7u}*9F@Hxweo~aUPg^jcX63Jv=)taj<XT_=V9m3WzajjZXH+Oe>^EhX)}~28T+amR
z?Q5r2Oq`rf9J<SwXQwDCwEUv;ne-ij^DlZR?f3Jp{ZIIEqjR||aTb3?XKi}`tDNzT
zUSv7;M9&ATQvxDF<T+km@DZFoC1u&T5+h34Cg4arXBl63=ABS~R>Fg~Y&#w-JUSen
zJKr~Z>jt1o)gdM&XUvC_Tm#N~-Uyb|@{}vacjNZ@g9Vcz7kowZ{hneQRab?Nzcn{0
zze46s4UyJ$n!8NN=D-b#_2m_T_ZZstdoP50cP>AumrA;A$ciF*jyq*SO9iK%hg3NW
zS#M_C%dhxRXR^}tq(N}&g@^6U6o#0IZ*}07H;_=&SK?FR!<zHrB;yN_){7t))VEEI
z<I2M_=cT=Z#tBvl4s?*78^|P~mBFhDr>iJ6-AaeH;@!EdAGp5TZ(i}|p3$CY=Z{^y
zav3o)0h9WRQ+txdfsAT&R{kRQ!63!EtK^J@`9+(;>-cM>kM*tsmfpK}Fas_<7z{mI
z<<<PA%ksyuU=0@72snTGM(LS*mUf^YC9A^`bU}D3GXGh4qd()KPooBNRozYL!5;9c
z!0M#%$sZ<!Ps3=$Z<MHsk$#~;(0U@Xb_OrWJs|y0sad`n=j!;9l=6Qd<`4g0h_p!l
zl=s^A`R|U8_eSuGgvX(S&IUow{6764qu6{1v*hlvGVk00qF~OqkhyC}Z%E4^z<?~{
z27-;N^l>}Y*M&?e_HSjf;kx!j*0TAx{}wWldY+D4^rIyxraRBBE0EBd2@+0<b~fjf
zyuqQSM%TzQV#}TgnsK#AYkW2CMqZ!|1HW`?^29v6x`Wtw50^^<$(fvMeb~w>Qw7j8
zaQx@8NJH*xq$bB-sw&0r7@*mm;tx-?6MKrmCT(1@&*N(<X@Xo>j1q1o#x~*pW_mZ+
z!JXL;So1a@jQ`}#f~J<?J?G<jlBV+N^z2=(os~B%Gtm8}<n!uE@HG7NHzPVx1zM2^
z^>7Dzwr)LIFCK=ZpdS-0t8qM~k6$txwJC3QdOc$RKXC5&53oA|02{OTX;McBZN}y=
z4<E#TppP#9tF8^jE3EZTu)hn#w)0$tRzHPjm$A>kVz^wB^T}u1)&xGW;<<=8Ay2JK
zw9<ft@|_P<Ii<JQgG&JVdBpG`t2V3p&gF2%%O?vETz2H(8ilJX^z|oMd@F;#hnk~B
zk}T~G|Movd*e<rlZ+j%T>d(3@*J}Rw_>M`lY1fy<u$s=N0yR_bo}%KUK9%!zFVGrE
zPO^F|o3?g?r(my3ub9}cW?;aIgU`6TGUqD!X-5RN@Mzd(h$m_fZkFZ1b$!9UqQXjV
zMW`*IQ{7L&2H1VV&C9~QLEJy9=M8@30desP<H5jIR9D5Iadf2Qiz(EF)|^rabn*@@
zuJHPeYpC}Z#W>8-LBT}U$;Wa;$2LC5RIGc>Wk3{pP@?pToBjFZE#pZu$nN^ZTh}-`
zeZKF3V)41iE(xJ-1%LRN+1J2e)?<HkGY5CnuZ4fxd5v8>UD&xpg&-k4#QI5^3RJ<b
zocOjuV(5T~I<ku0nuqtqk~ctNa(UWE>)sE{sO<YbQ`oQCJ&t)6)p>L0X*;#Dn;E}(
zo6Q6-NZb<;hzHv}*F<k0)EdF3m(5I+L(LaM^$}k=($1<fN}NB9u?v;L@qs+nYARE{
z+|{E`Ps}F$jyZd~2Y&4VtD)<x2S)`{Cq@JF>@hQ~Q+MMpax`WfpXndH$gwLbZwV96
zo9N?eF3cuIt3zN;`LE(mRQepAzr6pwytnJ${PUKXqx`70BMA}5trgbSdeTSyKuK_V
zH(~3Fh_Zda*Bxmz->BgH9DiG<8S?OV@VQf5`{`q3c_cS)Ba?XLmSr-9#thf@kj$qk
zrj0}Q^9gQ~GT{^7VuT%V+o>dSx-S7{rZXe8V@6gwH-9Hm)L`i-WrJBGZ(#pwJkGt;
z{wnpW_b=;!#6QV5^s0Ia7^hf^m-ADjO(x#C8hT@2ebV(Sr#c~Bmd*AwngZN!Fs5M(
zn>upe!iVpxGMN6Dqu&lN6O*SyS*XV9kJjhE`8?(B+HdM|`^CpswAw*NE0&i0uJbAj
z@?l|s7N7axNh2ZK&;27aXMNmhbVo#}9OH_JXqJIkbTWOP;<M4JWGaN9R8Bs!R;1D^
z(6Bh_-qMsqB-P|h%be*W!;vj1X^lGbHs!EN_-R^+J|s+s-)<{*pfZv>!=azm@zp+6
zUArBxW6~Uv5XVgqGGZqDc!))@pjnH!(Eoudsf(hiu^EhJjd~%zFRlXqdf`PIaT3pj
z0R594!#w~wc_teCNuGyLI$Kiq<1LgLfh6vgrmo|Odqoev-C}EN6)5v7w3SY}?)N-U
z!uDllsDk?v0Bs?Z_ITwE(DNqCzutT-`8DNdB16kQ69WGABA`b!1ah&KQC^yFc}u=#
zCU*?);&anD6SZ!4mXWsRlkYHEejHZsc4rV2TOYlY8hj=Z4-BwYxqMt6Cz9E*8>?OV
zoZmB17Vox<$8+XCLnqN;`$b2f=q;Zz4V@2qb%a+DcVDAXX#(#&oHIZ`l-wj#Hsr9I
zc78Xu3Ow*E;^eWFOOZ>BS;A$DdgSE?Cv;z*si&eP9liYUQ#|(_-RHg)wRtPnoK-(=
z9;H>TIo@E(Gw5KUv}AaSob$vyrd{A%u5U;_rc6-3yLFTEyEnk6Y=~j*xZ<vUSvBtG
ze=onyY;vO&(gqcvtebgh@;$}qQG*<X>63@y>?|w@<fOX4@i42tot{I#{qG<?7GK9t
z;Y;C>2oU7oxXI0WoUiUFwdQSe*#1elV)C%n$^%#Uh)+jA*`4h>09#P(FWW1c#&9_z
zJo@KH!cV{3UOq$9BB9@Y#5H&gJRMV@aB{>LCM;=jLEl_xuLij|1$qB+D_$y?f474)
zn0lS@s+WIH4KvN**b*X`HhIct=}s-m@*vw<%|EI=;3;w-pLK7ludq)nZ=6K&ft7SQ
zO)M9w`u_Jq%&F)XORcy0{7%_R-n~m4vh~dPO?8FQ_=?n5==8k`5g#XSUk@*=jZZ7F
z#r11JuBrozo2a3ZZPq}!#sXU&p`b=Ky#E$zW$!&}1om>M9fIImYijO_6rimW-#^SZ
z{_XQ&>Tl@50gHWt1R<5#gPu)3I)shfchfu_e0@Av@~}%{vtOb@a_e>MXdK8mBO=<c
zl|R~f;M$yBaUo6vs!*v!3xSraA?Og@BLtr<#m_M_l|9)|It2ffWO|4&5NeC>yfvUu
z1g`H^jaT9a7{YP$n#cJf1D@zLxgoMpC^?bk4M>nAk5h1N=hiwiAamM3C<LzoWK2Sf
zv_549lntmk(om3%R`D9%%jM^$xW!Jo6Uvftm`#Tvfbo<evYzA_zCbLGAJR#I8-h}%
z6de~Z=t;!7f-JLsh691qNv!X-)`$_AI8Zx~5TgB>sJx;ymuBNuL$7z5?VNNuG!x|9
z3lBRX+!s|qB}4I<g5Y1Rlz94_g<MM_mzv=Dj5EW9w+2z89CJ1#yC=xy1r$~(_>&t4
z#bN;3N_QbyDBGME@A0;-&L(IC+sGs=+K~Xtwi~SFS|P$<)PNTveqDW<8*?N{WuQ#N
z3$jak;RJy#yPKD$vpfNfa|z|9ct}i3T70#-Y0&q&2wqqQdW;^cTQ|fP!lmFD8Fpn4
z(X;tUx7Nd2v+00}W4uC<ar~xIFH~npE-?+N=a*0JG?^MjCW=^2dUcQot2oHt)Mb)G
zWCPXNaW-j2bU<_R)8{MsGUd~Dd}=ROyiQG?-I}BH@Uu}y6|w@gHwM?U;pe4;%R<eM
z`y&N4VHY#bU}JyI8X2y?A)g9Ulw>Fz6&?xC#jc(ivohi|`V_qOVwYVyQ>6{t-~}`7
zd;K8MiueyVXh_XUsCktl+F$N3gI&(GfQk#`tw>=RIOkuG<@uEfXspME{josy0Iksd
z3^F3jrYKJ?l-CCG*95J_nKLKnG&BT>E@tO<hksrq@PZgRgbqBCNO$XP@*p#MLf2nf
zBA-jd<219uDRC<Q$I)3vMfHAdc*p@HB&9=8x@+hX7`jW4ZX|{dfdK>rhc3aPq+1#U
z6a?v#?i#wg1b*-NzaM9<S!b;?bK-gSzV~&xa!+EemsNIr!jq^`l`Wu!?9?($d>LxV
zE`ZT#0#@?50e#NK=y%IFN19R|`laB!U3SszeBTO;PS)m$#B>fh3E68Q5ZQtfSp|LO
zuCoY)1zF3m0~85{=Dnu8OO4Uh2n!lPY)nz;J4>_^EuKpH)qjzwM5&Ned<1bf={~k1
zyIJv3i?we$Z4K%~79Zl)Udvj7oyfLeVp4~52g{vF-6SYdTA!SWlrTxfvJU7om+D}L
zuf@FnFfs@>1h(-U?8JJM!OL~x`UNNG+F|iH`=PxB5c6FBD==~#Q?q*OGana!t`5{7
zgAxyombg=x(+iRCwN$K-LvurpBZzPc{t?l1n(rCNi>8IjO1M>Fsz>fTID6)Qv0WpK
zKoT8j^saeonwEj9Fc>jlEbt(Q6=Y}WCL-YjbzrzLFPLiUhn_LNPD+~jPNGyP$Z%(e
zySc=iy#yXqdZ4MzpIzXt9yk#>FnXGY_|PrHpM;7CmmO1BNfqgaqtWe=9lrOY^_s|G
z0ApeUliJ&fRB!9TTzHI2@t|VYHP3jXJ!m*oZopYL8Wv8CmYRXUT<@tZ0~=(!I*CMr
z7YCZOuhW8oMHzg`=bQ5@&BxEEcg1&Jutk!AXU{}ymeWitijqKc4qlkv)qgGg_Z__1
z6SS>}>1rLo2zS{#Wfyn6Ywv2*pESLr^0a&3%zBe}^`PXeh?MYN&S_T~x%K3H>2jO*
zu|4cF?@es;1$p0o4(n9$7eyCAdH%@rPQ8Ru^rk99p|trZ`bgE|A;qPWYIi0=>Yy)2
zr(YC3Yo8+PHB6CZjy&8vU-0Sb+$^R1oiCu?d#@8ESKd$buWZ(`Ua$&J@2(PE#Tj%(
zEgmMZ<BfSxc?7`_vjV+R3w09a7FZ2m9iVPFw*S<bJorQ<%W)n!^!x}VYZ+d7R5pXd
z{sW;~Tx8`3t;>+zIxil*nE7_xNt9*kgorIzE#RG{EUh}W;iy-lj5=xGSz;LcQKlbh
z;Exn8)BHSD8&us_WO_I8Rz>_J$M*{bjDb#84D_#g{#gX>BQabo34;iRtF}791iAQc
z^&iw&bazwADV9L*9pVcTW`KDRu=-y$uV}kri{G#Z`8s6LQL4C*_hbn;%7?pLO5UBV
zhhDq(kW$;sawn^}xoIs0?wgyYP_1E^`Bv^C-Rf!5kiMqoGuyD?8d%b;Pq^XENpVnp
zyNGHggNt}xqg>tN*p(YKN`B0uEh8B3!h^E-9<Q6baNR2lwV|$Mh`{Q4;DkrM{u$a}
zE}@bW7V{qnQl0VUbhMyisn6X3gV7!>(`Ix$C~L!bKuT9709X=f7dNE1-q9pMXF0ZU
zZL*EFZD=q6Rbwf&{Gl;Ez^h9eH~t{p+}bFxCoRw<+CN;UgmPTM#kA#TJ{JxPa`7oz
z75Q4mBEN;(^H-&n<r<8UL!?dMt<$Siur-ft{H~d`{WiaJ6~g6-wwKlW>rBFURk*Z4
zS0{SdmX&!I%ek)`6oQ<k+fZEGz~w{h2d*758xB<@X+%?zCEM>JrQ+&JKiU`gt!Qw_
zfg!arN9i1mKNur6-tG11c!_g%IUjfsQhIWdKgqSQv4*&OLpj87THW`G@<PpK%p<jA
zh}_qhlNQ!c-=EYA=Go)`R*|-|m-_2GIX2^;P^=7}ty{%d+h?oa%&PbDc_h_f?1HbV
z9+|seAEgd!bhJ=e=TUI3GHkevri*JCSMW-gRNyxu4a!AU?do`{8w*F`nz=q+rwfSP
zBVvD?_16}D!4}<m2W5ODa542)=oB;+SarUStSk~`{!m%6g-K7glaE5o3YI!$<dC%r
znvCAui$P3c$qm6&ORW+CyFsTRkzB!BPK*^9ib|I&9hn8RU&KyydwSk6!*O+S%00}K
zz3|3}B}@_Y<;u>rq(_;AT3noy8p7TIBoUuo%EnecWHi$Rsmcx<rRcPZQ60qQ>frr|
z>>pLmnv;n$N<mn+n(vf00&%hYP3zjLC2V;C94W7(x827`pr@8lO?0J<z<B5bv`?+D
zUtJD{#35Hy%sCp|j78*Y^qqtasQ4Zf9rO<n-NphXcE%TEDZHo&3{cXp)Q5L-7~6OZ
zP%(UZnWf^u(zI=@A`JwGiMm(dWU;fSSt%RKd>|D;fKOt=y3+W-%9^&ZEPTB~a``}@
zAHt&E<j~r)wa(L%Ji$+OEc#qVmV@LY6kPMcr{tv&e=2u)^`8tW0buJ5py}=Lwd8V~
zS<m?UY}FCi%bgK9jdou+B6b5tba^bYm##WXGPsIVHZM%lW7Kom`oSz&HUo|RU1CT5
z<$vZjF*+d|-_mZFbfyEnp!xQ>yop30#57eQ0sRtwj;FY;1V2QI$RZFP#pdAwc2;*Z
zc$EMKO@AWnwL;!gSCLQvx9!w)3xxrTM<*(2Camtzcm*U$=w+6XFuB#}85sU62^bET
zwfyDJPuWL4c>9Rf*l0CQF&gr%S^{~SuwMVAT{h{hi1LUFjYn|pBS+%qbXniMaK=cY
zrLNRZ`;CfFUgz=CoI}9{I7}&&a0*|KMOQO8q`_+?UIL~pAIy$Ma0=FFIRRD(oT8e3
z)I8<zM0}_wb|ADMSF7XgWZaBbDV^SZ?C``h0ve;uFApDATDz>a`#K+;llInrMLlXT
zU~x3uZ#3aN{rSPjpbeB*wI<4MbKM_aEzAg%yYJjE2E>gyhen2J*q@Vsh?;cI;DA_i
zZ(0G>jfh)a|JvzxtMV3Y472)2Pp?Pkp9Aw#-lj%|hK7)TB*-)dzH``Q4$N4&Y|Q+s
zmGpSp6-i<9DzTqg%oUO6bxHoot7TLFyHaC<xC*{8TMI-gO5YZB`p8}rfpnm&SFv0@
z<4%R8WovC$J&{%2XjSPFPx@Qc7HbM7*25x>r>g*LvhfN9F!(_8&6IgmCqexMkSdv{
zVqUG;vG7U%b?q3)z>An9W-0-lvImkr34PoF*af(o7w>kSO~<c28I-wi&}q)BK$x=l
zX`RXC5G0_Rsu7wulRTH7own;&nX65jzYh%1p<P!{h+}7PaZNZq#MtU&(&YJK{K_NW
zGU(M!PmVj<b;r|vTVj**xhL=kI>`o~fYyD{T1v{|)CB9NM#nINAF@=Lzoyx@;!%rJ
zS$pp<>A0se8%|XR_XUo|`GEtG9lRsbNEQ_^W`F4fm^x$+!J)F8U<;zqh;yOMGWSng
z89m~^fi6DCo-5QdI@vQYK@a+qaYm2P9Ii$p7b%{S@*q65up4L^(AIGI%HBg@*dHIZ
zI#Jm8SE%no&G-$BlTZ!<x;#+m0sgg=Q@O+PQ2yUzLK#N9FpnqO3CsF5{ImFo_^DAo
z{@BZB!KCUojIQFOF~<1S{$u2Q2j7)lYu<I^TSHQ-r*+^0z!ehbV|4~A<AGL~P#P4l
zRofpsJSQ^qF8m$;J1GVn5qr?iZ)4+Cfa~UJnXbTzJ_<)-^u1jrey5WlX!J6hRn&GA
zderAEPrA@SD8;HSXvRCo{mBT;iv&qf9xSC&sKKjwv7=YAaD*?Cz#iyo;chm|dY$!T
z=zgX2BPZaTuzN4d6NtMR^yOFI2|e<ejaJz?l96}v*W_K7C|eaj7RxsI7WtNe-n7sK
z1KD54l54d%>_+wVXC?1p8ur?JfT5&DmO=!5{ldW|u3Yv!qegm~s%bKPFRZcQSuJ$f
zWtKZ<RaK4eX|IOUv>uL+gUXjG(}aSvR?prT)(*JM{FTqt)k@8C$aU`QmF*K=RVrx+
zPpg6z&P2TcUa!+{b4mbnM_;6o+2!cc_3O&pRBH({M8Z?QfhFM@8V1J1PnZ91kt2Z?
zxorUkN5Ia@{3*@d7sqjV2(*ZVgP9^K7GijCxs)s<8pb?+Hl}(;*mZ9xvrhBnz5DH>
zwW(xiU;7szYa^vdaWk<ulR?_~e5l^iL3>dFy)Z!`VkWz&)E#ed$>E=3l*F0a71>&-
z^^z^t`x;a~@F@CU!(3pqVPE!H1RTpp+|u}};?H32ZH78FRN|N4;(4`cVX5-F=~<`v
zm<`;U^I!9mXt@?_Q_7w>z4q`<+%O1M3qz#avTFEmS=ES1iPodOw|`FWkE38y0UfZ*
znm6MtU$ssfx2_tC+Glml!jHI^GPS>@?Nke<$glLp#1xl&5+itRJTu=d4x)XIdtK?Y
zb=SX~#>zr{r9sr2l~Yl=IRBN+)O)b1j*+kRF6NT*#7yQh!B^+m>ay>drf$QotS}ZN
z(PV6K^kJ%9(8_j5T9x_k`y*l#*Vmmn6YswiV-zdf(`9;e*Y0!r>C8%USIiGx2f57c
z%vBn$-HklM_-l&?)r6(9<Uq)WO?sM(Ub5OKPY)iOIWQ7Gx@ZQOOewhf1$kb_Mt<Yj
z8Nw(T6h{NT`Qp$|uXxFAG+_Q+nD$6KnpBk6EV=jqCsF2>)v-$Ts^%#{>p#vB-`UsJ
zl`BSr%x0TdtQ^Bbqx@lg9e$|wzUWHVkK2+dqw}#qXX!XGk0UV%e`3qsx=8a;i=-g{
z6VCdj=bCEgw8nG1??Lq_%q-+ct68%#P5MjH{1VnA%D4-S%C}UvBn6J`)%oD!qN+m|
z_XF)O`i$pi(=6?h{>6@CC-Tepxz0LWV>?g*S?Qk*YkYDC3B84T1g)Solu$u6WM?KK
zIq=^`Sl81{6^N;eg&r!Ymp})(`Xh?T&zht;Mn!ucqz&xx`M@1$-$8vN2T-6|REOJF
zQxgc%)DlCD>qh*l(SdpaEF*FHpqmj81nJF?jZwo2x-JPy`oq{~whgC2-V^mA@bUew
z3OuMf`)0GW+NIdgx{E1o6I4Cn%B&F+U$7<Igj&WvXk$cUq+Av<-g_NsU;whT%QAls
zX^WnlJe<xknOw3qWqH9}r!6Q|e{sZI7KkqZbympP8yuufB<Vn(T6nhi2PC>TlNh%w
z0Z^+aWW@@51@9+7cwX?1ps66}et<CR`w51x(mAQ1aUwUPJG~}k;G~-G-oc)dKbVRP
z--Gg6s!WzS0`5fi&<-c6g2an&hvA|10eYeb_7cF;E6d`W2Tn=qTALsqGiS%JMaJrS
z&6Zfn;t^4n{$9Jjxh_FV798skLeTEyI)nUV`IXophy2R#=^H>_eK)go+k<ow4kbd~
zlG^At&tg?AcH}lUCuM~$QJ1B*2fZO_62Yr)!=4QGMnHxiY_D!g@8g|q5J<vCBGsh)
z=m=FJI!8COoho6-d-}_lF=3!wRct|o&rKe>G8v(O#N_j{g$z(mLnrhKFvk`NLH`4}
zU6RK0XW_Dn6^i9Oi;ru@;!{4u2FqlS^`R+iRK-Vn-C^jWhel#-dKhhuO?>0%hrVZ*
zB9GQ8v600iydF%1o;+B5D%qN{`|@3?i;A4m-i>G&?1nA#Qjwh_+Osl~F4aT2T^pnO
z4JElR_}_5g6B$BPWIa&}gkpU1E>{CB7K-gxsPh+yS>AT-4qa$tgy<mPp)1;0kk&0V
zH@eTSVV7e<MTxWm$H#JpG{1P#a9~NDT5|mlrReWkFe_|xJ99fH36(tgh|KUTCE!Es
z#{mOn_^M=01L!#q#P{?-Hd(F#2uN6ek!67+U?<`1f8;}nF~%>H$T&&#c_1vI$!zEt
ziOU|HM7>C9H>GDjKy6L8mGO9QwS+9pw-(IWB1t<AGQoS;mpfEebxM*?doL1nLv{*J
zh9QthT0Dj9d<DWlk`5XAOHkKq9CO)gs=Ps(tvOuq3B8~O8(5z?$3l{!2*TV-CGnY-
z(^n=T5Ts-eIvH|ZvzY`!c*>_p?<=x%Ik|t|@pfRC)u@NEFa-zhu>DRThG;3K2?&1T
zAW@6$ksO+6tiOQr*Em@ehnCqzEa(*+g9Ydzv4Lph(|qVWaU>_@I`33KS7c;(#-PC<
zYzXtL5K-HCxC$L^9;PJ-gE8<-!w2h=gtAn$MW8Q~axV$0f=4tIA29=`)@R#mThdpO
zw9QdIuTU*;<dPwG)@k9hV@X>0jHYF2fSL1iDpGTDJZ#U9PF4!<VoBeVgX09RfE7%)
zhhH6XLc6xPQ^kmuKu4sPrQ1&gSRu*6WOo6^uxhuUuvw*GB-oy4WheG@vpIcxZ-Pv0
z#h(r=d_s+|S95sdT3EJ8-);n6*C24KDMYMWDcNT}hVA9_WG$q+4VSC-M|7`H{EFu<
zmDH_j$E;1|sH?>QNJ|NFMm(wmUM#UCj_-pAIh8JYM#}g98ao}noUpVkuYLGt-GM8!
ze8~`}!{kSdga=Tugg|PFI(e6KMKfhqY7{UGzl_MFn&K2dgii1sDX1HFvO@!1Q-6Yo
z=6rVYb}+L3Ol>9=c^Z?#Ijc{3qj?);<7cnGn_@|bt~WPpmtYc~<o3@{#$0GDzxUIQ
zekEKLe?3Y><R3D9!hL1f8swv$B!_;N|EbFkbM2BlSM^WZG?(x@NdDA`b*qWwu7MxF
z-@gLbD7Jtm?DA6dYAEO(uSSH1!M`^fYr-Qv#8JlQEpM!83b0uZ5b=sORfW2mPr=`f
z47uJErMgPh_K|mPF1AhWsR-MOks5HaoICq*+X<*KB-c|&wAcB5f7%<{1w4>;IRz}w
z&bvh!Lw$a%h4SWCkM-A1q!SpbP?`eo^s^IMTb^g+Oe$_lf`|*_AL-EnzGJ~fd-or&
zVd^;c&6abl2)MMHc-k6+>MDW3Z|8r4TpDbnDeu&SeX=iI;77>5-^VOOU%bq2J~9S4
zwBi(f`YZ`du#(IwS1HGFpj`M9hFH*-96a_+q_HB4I$E_OqmxxYsJJ2XNX4hWFE%}N
z-1qAh|2-_q>u*v3DhIlQthz~3<5}kBEIl$-p5p?T0fr>u)%b0dWE6i`V|YY@9AGD}
zHd61%nKb03soNxfrO(fNR>?on2HhQ6o1*=ZbG7asy+Y);!C5{Kc+f3BT#<9zsomX7
zo?CW1x-g{kPdeAJDF!2nvsKsl2oH7wIEn;i&pwS`0$!}Woj3#J*h{yiEhufxvkNR#
zwctuESHtcVMY_pRPX<T9mWPM<r9rRQ$%(mbYigr|bG?zW+6MMSyF!8Km}|h6nXEcR
z{&S8tOMXL0pKKt#pb0(CUml?j5q^&tE>XNTd+>4p3#s4$_bQiNYTx_~H5H-xnyJ10
zUfJ04uXF)A=W)w{YnNkz@w_y=pS*_>2sG>*>{%8WawS@yg$s1~UQw=*w4<c<6bE?@
z@-73VGP_JgvoYOd$Cll1qVKR<Ey#OGduSAF@0?Oj8jK2Dq$v}+qhwf3>Ze|2$6!A<
zNP_Qhrc-VOEa$pi?S$}XXPuvGS|gAMA06}Rm(IoX0`LCrSTU~0rhdqr??E&E-c?Uc
zH-B&*yLHu{t2=GgbO9$~lQlm5S@LjiWa2_P;P6a=27Nq_#hZZ*Fr#i_oxeR8Z(kfl
z-~U5KaTlhm<Uc0-H`ZmI<sLal`E;*qT9LgPCP{7+xX<fj>Yph)PmEa~0;XlKc}LM4
z;83)0^uwECt6H^zaH9OQ2=<ZT7>T%_wm`Fxzd7)Ge}iX(X5#yLL;A+zD<VN|%IlBF
zgVfk3-bM$T%*;*W?U-gRbzDRIIa+))#6P1XgQ2WtB0~a`<^AFL_lG`JE?Se->85H1
z4tA+L^Hky-59OYo0>PZ72K8SxYN6DxDH8A&N0XngcK6Ees;)hH?ddEoNdAc36A&o8
z$n(et0Av8#I|&)K7#?WIQv$1KDm)z^J0Q~y&@3M|m=Doys|y4vgNxMlf*f@}RFBzY
z)frCuI9=|r6a=sE_iqA)K|0|A(<T9>YWauQVKTS=tLg%S2}wR~>VO8dgLhgq>5j*l
zsUo6STd^oCuk&P4`m5eQ%<K>rHyRbXu6@qA&gtvag~I@`IBC_G>eAm+<WI{YO8iXR
zS0f^JEco$QPD8G=v!ZsNmXme7rgj>2lVrTLs+?yk$u1SO$qF!#GlumMBoX`KL^f|f
zu01Ejq3dwr1qK=QqiMH7t30i*3P+cC&xjH1PG}WBG&B6F_C1_t_)l6gn@UGP$12ir
z^iaH0;4Gzlk6KM$2H?9ej4?M+2w?)#nh3u!@|nF~&mN4*lxU5s%A2(sAxaNM=?tH$
ztM@PDZgrf~o6^sm&0i)7vP^iq#PrY<16}KcE3?E4cANQs{u9F85)|6Fvh3DP6ZD}R
z-&?{6BSBAp%BEl`b#c+ABxS86hUDd5KuH^6ELCqPNlUeh@u_l*5M`Fj5swafnSB<?
zD@D+ib?f5oMoC21Pachw>fF*2A5KPmqDfyxZ*i?2cM^Z+Q&Sh1T98|TOP9}ie?iIM
zKd-xE@Kw=qM+5d|`<U1g&3LfHOh!~8v44T4C+;&o2<<jt@RKH(_+U|}wh;=3vEk2(
zF!7loQX(;rLa&txdilI^#ZSB0&NRRD!C7@3Rf<#SCN=xov(M}M$x3;;!E>m4T}f7a
z=uuXi<L6gxb{?W4Ggo(U1VqE7Kn~7E^h5w~bRo2lbwPbUIsDfQz?3XGpo*8|OG9mR
zXL_HoF$jqQzoy!#xM8-V6M0BE<1+U8Ke#yiqp?zseJ@`zUQmMesVcO_y{hfBN{OGE
zbUjZRlj^L}!#iTJ4BAL!e3y5fS2(<zhu4z>w~TG1m7}x@@+lK}y#b*;=hsanPxW4$
zfHOZE727k*P0*&}Sq8=lhGh(@f6BGNz}vJroatv1*yBm{5!=KGH8K-OKmMvy!NgXt
zS5aTnx=da3a@L>^(<Cs&WyNH|ZQ369+~W6#qU6%=^o?cfGBME|Oa*Zrp26${{6qs|
zGw=YRFKgN!d|oq&(f@&l*kNP+tAn)-i8Pwiso(Xk)vJS&SR5FNTv>-{9m++|g+CXv
z2ho|x4*Vl_FJ@8DpwD@>7E&|@CjSrgF<OAQVcx>F_CHXGld}wIxTMAhEkir2OFKh`
z(V|oN=(9KM@o#7LV2B-&b9{Ys7Kz3rR<R&8L$NE7Glm1BYt7NZrcCObbbZnvQ|RC`
z&wUr-vli4$GgmBuf&x~I4rsva^1`<NDJ=>`IJZkg&PAMWsWry~I+9eDj(DH@=$uLV
zAq+cUV9f!9uJRC8dU<L8y^RB5VE)=311{}Db-5Xq1-qfTep&V&thjEtY~$b3JD+hb
zk#JRo%+W$Ukw>rVJ$(+r7NttHIj#CTM7$_7_;ZId^zi$ov<2PM1rwp%O(83575f++
z4C<9K(}59IAz;wbs)(1N_bm)w!3mOvQ&Vj3DPb*lQnAJu+vb#1DM#!E>aNA-&A1^Y
zz>;mrTsMsCZq=YsC`t21;KYCrN5tpW3`x|eo63IRU%HMdxTNn5VRQipKllv2O@?UY
z?c(lt1uq{=J$8=)!Se5S161IoUe3>?hGY|4vG$jf>2b9`X<`>p^5H7UVzylWGEav!
zxA!%?#Mk{B|4l_H$4d>$7bO1j_NBj~|MBvxd0VoG3bS>gK%)LbK|VQ@hYvlGUyUHD
z{<`X9a>~bf-jgR=k%(1?D=$Zr_S~tn_AWE?%N0v<sJJ5-qej&aLcTmeUMFVv`qG+T
z`jNBZw0m#pTZ;co*zicMgj<kJmFGu>DxVdS)_88Z>24BMoAUw@2z_{q7sL98k<(wq
zpEq(}HU4(ZeB(-zyUdUw38W!=B~cPLo<yv|%^Q6tKI6NDl4+wxPNTp=+C;)Qtm|Z@
z@wZ|SWz&xrx(|nYl5E$U#Y><2nv6)10b5?p&ZraL18x5#*Iez$s$unFMj3A<@m$sV
zb%}<?$?CKT!<U|`Eb2?H7RM2H`t+|dS*MtM@MXLOsPLNg=HM<-&mPMjMt_9j##+jY
z>1tJLxclobzFaQseRUV6!$b$%6t%J0Eqw>3(p0UcUjB5iEKQ*Eq@p&D<1Q5x8Fjww
z6^v(kvSZ-nze)ACIDHn*J5b82>d${j3s2kzsWgA{?G6Us^O27tVTc(3=$0=?)U%}E
z9OUpH$etXX7la7;p#Q`QS~Mln`(LIdOhEp)lhG6F!?oXo-ELqD9s7sANCS`?Q;by0
zAAwt}Mg~FmQ7Y(KXp$BNL|f@FVf1Ur(X|!Ln~Hjfoi>q_XV8=I2Hm$k2Wg5gwzd{2
zh>MXnAmUk=1Rt*<i<gt<2U6kjT_0pTi#!QVnQF%$b1a@3najkv_b?ON1S7`nGk|QR
z*V7NdQ303l-*t#S6&cAfihp=&Cwi5zEpEj8dQ})YD&RrjD{iTD#<fdqLYT|P^ws^L
zPV($ThpzWp;6Z$qdo*P4!}DLNmlgzjS*Z&?z4_nvU(;MA_9XIAW*QiL>RNj|j=rps
zJiVJsL2>x)Boz7jF8p4&bq<ohcox}mG2!^tZ8c4{3qv9dT;ukrDAXt!IKrjiUi;T6
z>nXo%j3>83HS5FSZ?^VQk2-$H!rWG9ng{jItb6-byaV>_xuV}ygFq93U$#>OM{HC;
zdHr2e_QnC7B1y2GrinWfBlpBZ1t(j-gU;V5F!SXuB$wEEd|#AQEWn`H^UqtEG!-!v
zSn84EtD$4H-EfwlU0K7j^ytPFS7r}vi4PP$Y~+WT<H;Y9a}`Ox^<#uPZ8E(f?HnOc
zOfiNpeyXf<S>dZWI-Z~Xa=@6viONt+AD`XYbj!|+U<rYRi7qhh^G;k%hok>Y;LWBW
zXTGJfx!jVXL+x&FrERj(Sfo$F;gPB!^U@v0rbCQLlZUKTJZx^w@4Cj~uTl4&XwHv@
zO4<qmiNw~EyV+EKVxi{rtD5bmW#%_c>;Hj1pP;`0SCACYd2%*n^xVrt*AzCiO&o2<
zi=5BXli4TGlHhLA?j&@_Hz@AwSGnY*1r_bi0v!_O7#lkYbD4~+E!Xik71aE8I+5;g
zyR@iw<BA7dop`L0H3phqMp9l;?)qO=4S`AC{=Vy<BXrVtp25>Rn$LPR7dY9vAE?Wt
zdheymk3h?<vUY<c5<)IVn8c0_+1!j69qx6HUj^CRX=B>1p~T46lYkBp)ORzdwZxT9
zOUwKc<YSWp)RMyH7)BFwx|0r|G|yInqRaLUFc^#_gnzlWrxb)t3}#oNJo^IzJ#>qW
z@JNLHc`ZguI}thLshX<_l2-=WMse-vUWXczc{1J(^q0uX*Kks?1I^xJr(Zil1ueT$
zyC6y_|LdYr!JM2_I4_u14?eJ_jiL2!%I_()eKTC_@~Tj5N$^%1J)*A>Gn|l6kr5)Z
z6AR$Z^DrTj-a^Q6W!4!4?bUW7F2Z&ain;U4MsqXAsg5Xvd2h@aq$|J=cWN19+zjO)
zBL!-5dI`)g;aFJun?6D%%t;H0Hi(3o+#E<3K!euwgckKP&*}R0=OqlnpVJ3Bb$Y2&
zjq=}3MoR^bWBkwq0r=h24<(okHAPfZ{g~tEDCQzYb0C^R@1M7p1#;hIzkLkKQb0aB
z0xdeGjc_N~BaO|#5VCPJ2<_$TJXl||b7mMv&=gk-xU{gdvM1qfv>3}%8fVRSRFZb0
zGD;<tiIuX*47HGWHY-$iKOUu8!VDA<07MHOWD_|N7NM>H5X<Lwg#IqR&Yj6*B=i^h
zh_4Hf3UD^y+!-L+5{xot#t?EUOV7a`UXSj3{mAg|5_4fU27}*$&4vpFB;bYP-g!0n
zqAO1p2Os2ZC-WOyMxK3rQ;CC?Z?8dAMw0_Qk7Vnb*SfR%q|@Q5<fGqRhykOw&6GAq
z*BzV<JCKvMkv|Q?vTS+ZvtjL>M<p|dxb208k4KN&f;ij}O~J~ynL`W+o^2G^{XPb}
zkY-onK6zhsWNi7Onh4nuU;CMQgH;xvDD$ilX<%znsa^t6f9@#Vl1Z_mPHi=8Z84T+
znQXB_ZbU0bpe>*}hld<|_!-^E*R*7r^0c>6wBP|T1YI%AeDkq=1*IGTi8A{FKCiyJ
zJt&CiK}<@5+6!*v&vG$KOO2@2NnebZyUN2Q#_%+CZ}VicUZ#C6epyIkqB2Tk$u6J%
z#NGM0#R@(ZLZeA)hM__CrGj_$@kL(%qagrfHkNR_WmJxp@rvxvW}*a8pp<+gx@@Tl
zeKrfU9W*fO@jtBGmRJpLd1{pwzl3*v(v|yH5)1Ndu}5u54bX<@)0bf6Ulr-JZE=ZQ
zkI5<h9py6)q_$)RRUx9>TEY2+y`HTSVOJ#siK_?XUl3Mp3863zxi%KMLPD`TPyrt%
zP$Z~kFD3dqg@3b8psG3DC1D&-7?_~RUXBchGE-5$gyVbl_i8D~Q8F_FV;R^6m`Dt$
z|5`kB1J0b-Y#owD6J8#4k(I0vmMmeNZ)v<q(bvfIjbed;(Zk7x@-8V2D*0hfh#^ho
zU-v|o1POmED1MW@F)23OBUH}p?YlVAuE458yY{<6zB0;%l6Xz%m6YH@8z<s1M{nx6
zmg-t#Kea`)kt?n2mzoGcY-Z<EQOo#Xh;SoofnZjf5`Ba>V@I8O@HQ1|O_BQ;OI1qb
z0wJHoV<^XVgCdEuFNetE6>V<d0e+DBFG<^DX6N(yG3R^9)~5r#?F&WcvO8LlGPl1=
zDl|MeEX0>px#$aH!G51zoL>1GQ*gq|3;zQVv*3-N*{8GW1(B3W=>Hs*lL7?x8<kfs
z9VBN(&B==R{4cRNTL?4zI&41Oyz;A;@EBW|tXsPNMbR-6=JlTWXZnIf56j})ehj|d
zVcESW)`(f!!yi}QTcQ|hu?%!NvWF9x{kZz59x8A@*zq*FVESpG54rKvjipknlg3pJ
zdy?73V`B$Y&nh;ZY9{8o&VJBv^@BBhhti5lcX{?a!pvScS$I{Xm=a8#6wJCYM<42r
z2*}nhc0apQ!`a~pkldM?`8d16H_q+4ph7KS;!!4W=a~rm-K>Yi-#km{67Kh}-w?_6
z;WYIR`Qy3<;usyu6ioEPr*9`7kR;XKou#gr&pbIkre;t5vXL|w-{(64TTG~OjV|18
z_~FCXqc!)ZNwMNZ%jAh|(m>KTF25!<+RfZ*PZx=GRQbLU<KXi<O!R;q&zbbfHlc$`
z;vR<@og)(qLSh;q>W;mP5w8i>F^_cNsJ(=EEUfQ@Z2v+W8GZ09h{i9X{J4ODPka|)
z?%&hxn@lg(C4Bg!DDr2%3kx2N?`mRczabr=m$^aJ-sFPjnFf_ISVHT9emeanchRdK
z;vQbAXTe$?x4}h#`uWzReQ2F6Gen>Fyn>g>m~fu<pCMg(Nzir0&^z9NWURQ20DX!J
z^jel<F;pI=FI5fQq>swwUUx-*kqXD)a0`n~EnOXFP4k(^SC4-4^@gi{ZdyKjX`&ms
zo%q%RbMJ-J*0xIt15qs3(Tm?PHH)3s>DRhTb1ha9iqH7)w1&w)vvDKNjE$Oq&(Ckl
zVf-$B{q9p<Vqc!(Q5Z5=6H;~LfQtMmO`ANV5M}d0yC<dnC1l)^V6at85=jWU+5OP0
z7K<`%zo;?ya(pHz?STtgBb*;AsnX!^ER!H~m8Tt3qqALznX0N<go9YDU~Nc;)gq4-
z&gI9t$e4jR06D?`E^LzxkK8~WE&*hPB>v1jEoei~Sx}Q(;QQIC&*70+<P&|FVPDH)
zJdZOM=Ot8%Oc@iaT@yV#q<5=XjbrlKt!2V)@B@Loywk8!nmyXu?^a<w)5*9cG3{sg
zNxiuAX&ugP-UiKLr_%;pZ))n_?}d<RIF+ud6`NJQAO2}A=m}lp`wt|2HGXh?O;2$q
zFPl`gS^YKr_3{^ea;8)Vv`?6}MC&&-xXtZte^1hl?b4}i-d7Zm+e!C!;H~y$DV12(
zRB4sJt}fMHS!A*Ou?DKj@!&t2$~r5)D+<n9rXQ=Xo75jl*QneNdA;lkGGSp#i>SNP
z$;U+R2I%s41_zJ2rWQ=cJTn_K0zF)xKP`IMwGOaKaUetZ|4PcNA89mHnbe%P3*vF5
zA69?r-nO>}TL$_uAD9RGlrJBM694{M$cm;DNOTeVae0DU&ZH@R1J&!{auY)yAL(j^
z31i^@1{t^lfw28)BPJ^PBD&W8P16bV9a0nv$R&;1GG8)8ngLsPZ<*|%mbd1E)W>6B
zDii(OwmQbPn5@Id_k?ZHnoARE^jC~L#$J=?)nfD?l881q7CS&x#VlWOm1Mg^pnVvi
z$xu>`tQ(zZjw8$+%o(LRaAJugi_JD`$?Imf=jSRI@hZEVL`GfB)}~-kSVG5`*2SLL
zmtX6G&A1P5YzV@hQM_tnV<;2el_r=>Q9SLqL2RX^yEqs$e-atLwZkt=)EdS$7xyyv
z<sZMP(LD2BwY^nYA7YWm>iKEIXZ0Wv!w_Q`x+c7#@MhI!Hm8a?;cr9R3582x|63=w
z*TaaB@WY;zlwE8UDfqq7xVX}1r~JJ=2S+%THq~zw?B17tb$D|Ye46#=#nB5eRXCQ;
z(`7W!Ct2md3e-y`#OXXTJ9oS0Cg?Y$P3Saur=|RT#*)v%lqG`Fka?SmF3tqg7Gr8E
zS_~{b%`EA3bo`UXfAEEX=DqE(C{CdrFGT>@g?CuO76mzaE6sa))Rc0@0G)a-`;V}&
zR~rq>pjQnop3jp|a4Ks*gvklEZ%!G&vOquIjm?~0DW7zgCUZ(XP?sL8wch;EA>-NR
z>K$Z3+OmQTEXHEVBjIpf9qZcYFg~a{dQi6X*5<HW7SqkD?_V!+&7%*Y_Z~esil6ch
z%~J5NCsaIb)Q?^4rt(#rP<+3oPMZg9{C2Tk+b_C6pVA~xLPG4I>oOy@pT&jWs60v%
z+Qz57q6``Fy@jn&SpFw7<u!xGfFwrf&Avc)*q-_V02HEPcx$4vgmamPUpB^gCfh$R
z`_+Rs=?^FHkyR|e7kA7p71qGV@D^LR-<p!2eE4=t<*zIihHt=ibw(5`U9{>>yGy2|
zc#p%$+D?4m1AEnQ`2!cqjaVtNV2~{QbP$&{{7u!9aF&*E0W-s`QbT0d@64&tRaszB
zJ;FTEC@IDp@HvZrw&*oGOg*V*4NpK&V-rQWf$&<)!qmdSzXfP)zmh875mT*CKj+!t
zDrBXD+sRBcF(w)MYhR`H*htm)y6|?llI*Jr;7$U#Os!MWgz@nNHO!9Lee+xIuMa_m
z`JVY%vL=Cuo@uonX6j0dBjb4>Wd;9h7~QR&`zeqSj5*ky^wez_`pM`;Q`~YTx7QUh
z$A6&1MwfL7@njPccOk)cM!Xk(H_FJ(+*#oS-c_+tul`Hn3ac=`0ztH9U!uto;Y?}C
zojwMB)LEJ3=X<@}dS@KM7ejGhFc9#yP!X~X|Ndg9XJ33oITjUv#LcZSh%;+RNpYkD
z`beY5U%Meb%;)4kv2pt*zPEE=4^2*`k4lGy_BKNqXBW3LZ;f*W6SNKp?r}Udp}@rW
zYvf?yb)hZeSv<@<X{V(v{pDm$HIqqxU5@b_UG*m@1S0t;S5lo)_9HnfxSQ>j=JQkK
zx66M&$XVHZTU=NIUOQi#vE-GxpqoL|jqV%S0&LmTCUv&f{8XC&nnV12E2ii5M1uM7
zvR;JhVQ%+@R89;Tse)%RGsNzBz3W}fA%Uffxa-w*tryJQPO`R^((=nFdc<r_-pojI
zOhXGQjc$i&`Af**rO<c(3boJv_Q>!*VZ_%mah?i`@@~%JznJYeW;p|CdjemV-{F>M
zdU*KLGK{8qYnYtB(E4%&u?p*YI4Ep5GyIC5lHn3gFF*Jupda8=_hy4Xd$$xKQ#=(0
zT0{L79qE5gPhM53{$q#`xb|*CPV5HOryERezapfBbpg<(j|NV8Sqt{z8_cv7H)%f*
zh}n0*0p@mEeP2M5y4i{2!wiCh^=HK@SGr60C*H~Z8uHP`sK)91<0Rh^FqRIh6Rf~t
zTb5Ek2k*U;iE6Bp(U@cjKSm8D6+38?Ct#vY;rn2>CgV!go@lUlN*ZYd64%fh4)09?
z)_b|iF6m#TpO-ma|7g}Hu4h{WxHwT=yNV9g5fv0{T(*NKX3w*nU>Ak%`^VxW8}7y)
zuM8(dSb??@4hEgFB=ui<p2?XF<@4k3i!dO<#IRB$rQf6bxWw$;<nVSgqkW~aCVxeF
z{g$<1+Rt=^CC9o<cQF+%nAX2fK>e+$L)^?M){QyNm;YazDGO@*kNv@qRO-e}J=19I
ziiXP15n1*5F3<P0HOT%BF3#~eP7zPi^_Lu$kRK)A<SIChuny*Yw3z#m`AV^j3&i4P
z9xeUUTfHanALzIAWOZ>I?w2Tag3hqSkYne$GpSspnSzG`o0+S5&%b{&_Kl^=<w6>G
z&^9AXanv2DypM~tYV1H(NifzKc9ByV<=YvJfBI#EN%3+g#tuvRIeKhjATQ(unS@tg
zV<4Gj*&juz=UG4?itNngJ#6)VwJgxTyi>@D;RkI&m-j?vPu3OjFA@b;WAEBeZY##G
z_$<2b5;%&CC^3Ep>HDp9)D7yx=h33kY7w;h1xyBT7UI|h9rsJ^Yy-^~w6s1uEA0xk
zpTE_H5-f*fPyf<|{Oeg9=D)QJ@nMT)_okUin)f~2^lC1B`1Lm8O%h?4AHz_Kd4-5L
zkkD$Mdw>WtpJ?FS!l8Du$~D7cMdR-@->R8V=)bRE-yIzEx}!d*q=s#9wpu@9=E)Qc
z9<A6q8ld$a4aGyXkTSb51Rc-%6p3k(tdu_;Hf0DTWv`wOLBOYFrg4W>jx1@ZX?F?<
zTc%puT23$f$m&Qych8%}uE~?~%92<q8A9{!jSBqzSDT~UzfIWrbj0tB@b@gfOG;Cc
zJr*E%=GEIHr$ua&F|pnn+xsSYX5Dm{6`Nudhkj*xbg3?)Np@aamJY8eXw$pK;II1!
z6XB(ohZcQ!>eMD~7#ujgxC0O{Bk}F*vyDEr5#4<s^$O^pcLDv}i2+w*2O9bRgsIHB
zU;D4We*T;Pyf&_mMoMrsXPzwnK2@+g)i7PeNIlK>4hjHzH(}$kUjcG*;+S|{Pl?+E
z(a4<-c}<boUOII{_z{WeYbC>#$|B9x3@5!rzYy@RCcoB2)ws0zl#<)<{Z;d5gC;e9
z-hBHERtW})W*)&DgV?p_ut{*%RO{5YX`AQWxN%f+v6P9eX82erD!OLkWNhe&FNL^F
zv^!Hgw>YIqAxLsCtk8N1>9($KdCuq2`nrvq1En@WdYC~Xylaz8Mq#{2n=WPi5Bbl4
zt;vN=X(5N5Fr^e<?b<$8#J%0f@d3BS<}YQoz^vF<YAZve;Tij64@>0mq!<SpGbNpt
zOwqduk)OHFvdsLv>*ukfg>M7nBO$#<)GZ*N2X-_}?H8D&vyhU+7uB4Cg}w?lQZlMe
z+7<}3)s<9UO4ghX_Cg>RqzZxnQHBm0uknk$10|fUepKFp>=jiW2!E3hRNyEEZgw_<
zjS~gR4XnYXcF{c1mcSNoMY0#`Q;z;nN(6(Blz~~C7|`+ZSYF}3zF#Qi7SsyT7|0XD
zX>uTi7*3daVKgm|j$$^Q(wCq-($!eOQ6kML8|Or9M-XX0kTJq$Jex@M>J7Zk<28qj
zFs>m9gG<q%JFLm<gp?DB-AEWzu8)ol4VDzqd0EJsBd!aZbEqvkl)wXNW2*>7D(k}b
z)Q~92e-k#6s52oxYRW*ET-U(Zx+Vq{>J$*#f*zdEh%tj0-fDOJyD1ve))IoF<!r-W
zP)UwU>%@otj&Chu&};zt_7^?CE(<~Npf#W}H1G$+MBgIR?t0K?qp}#EN{jFUc!S}P
z;-hX)m?kT&Z(dmLo-CeniK;d(eM1C74}PBoQh)AP)Frd7Aw~v@mLgyRrl)jKtPf6*
z9cD-|-06`(k!dIED+U1nh?p$`848o)BN0;x_e6n+`>8k_F|s^M{9wncd=F(Irg-rA
zRY^Fs7+nU>14Y*95B#L!zQyPOy8=vqIY5zkHm(!z1r7AcduFvU#F=ih8p(RfDl}2x
zXJ{ddvv*mx8JVf#L7Y*%1-Yj#H;LklHT^fY7Q%p%jn3Yk_Z*ZEuU=0WA|p4X!bb>Z
zcW=4(7SN<MBP;wQ0z=SqNk3GoR)jVTE6Lz*z**+LdW7j;QMzf(Bqoz3=L(#^)56$i
zm+y<Gk|BSY^=EKXreC5O8^Cn9{8S#^C%eSyz9Q=$lQ#)g-4S{a*o?ke8ft<MlOb!Q
zrov=<!v|iknLq)NQdH9XP$KkI>tOMMdB`r9#ewE}=c3Rs!%fU;w>?QVqDd7lL3^QL
z39*!8y(pm|2>bphm^+dAJ5eOkT^{Gj8(*F_QSBQF;gID9#Zo)flw}pWw=Q-a2=~31
zb=uBP^6Xh7jgJ65WjmsEJsIfcUEIW;vv;l~LTz%@Co$}N;X?@*D@cQ;%_ye8GaxfZ
zkfvHY#3r3nFjK%@+v-C}H9&=(6JpToiMAU!_5P2=Np=fr0Zt~O->jF@U0NKCN5qM|
zIk=rjX}9r=28a8Pi0CzD8k2uO++f4$TG2oxgdWR(B;tmNSVBpzh4IR`Kf;ob*qvp#
zOt9}|o3xhzq+=X(XX$Co2b?9BF9LypsS0){R)PW4+RL~+hoqdAVo<c#b1<g2Pyr}3
zj%N!HLuiF;d~JuT$OHkF5j3_Tv>ZU>Vb&CYn)vv>v|s4Dmp>w@Pm&rG*6oS5d~%>I
zo?N(g^-w-99Z}-$oM7Fot;m#WoG5{~9N{351D8n!^jFx=`<@Mqy+)@0@!uC5_shc%
z%CI%WGTo-sF{_3Hqd51)pY~{~hMo^Qu+?%Tt9ftz0NzgX&Nx^Vr<&uch_wiFlS1dZ
zq64jGUy4oCtW0U3lEkJH`-pO?d!Ou)^k%Gv{sG~J{rDC!3_oDy@?JaU<kiP>3=x4&
zudKzKA<Z-S?()UK^!x1Z1RN<(jmlh7|AD@gTKjJ-nV?ovT47NS{s-ny*eZICr-GDT
zQ|hrnelB{XeI(6if&!7uQetAl1I{_b{}eL9))i)*QY8Ob8hJT|L@KD@y@u>;gR@%P
z7_GuB7Xt2pz+%Hfa=nrea_!`WP0#jePCZR7&!`awvV7-GzxG!7?NZx1v>Si(2a+hS
z#w=@Nxjv!3>`)iqz)A7r9EsVW$m2w5!No?aAw`Oxp9H-~V`Z|K24}aSxHGODftM!{
zOSM4={NIgmHI;p0sTC<Z3N}VwYCW-l@%%>%=yBV?T<h_|ATBDMR$ys~G``Mq=XCL1
z!?L*Z-|_W|qjJEZ-ZKMw$FasWIBEj{13nk>u+zt{|NMC~+5#aG@gT~v%j(CqiEJ_z
zkwbJ`$Mb+=K914s;G((CT5JQrMi|ZF3z(eri(Uy`ixi0BxqUUgdL1iB^~(BFK5C0q
zCQg6an^Ks@kiZR%iep|PdZMbS!?HAQgqJQ22PLCg!y7AfDI+-%Huqj~ayl`Cz027g
z?Uxca9&W*6i@+&#CqCQ1Qg3b9#H1Dz&fX>I^KdX>@yC~Ay&zzfzT)0%qQdMpLM@BM
zKooCKuHOtcs%)WmZ|MF^)9r|+($0~SJ4Bh;YMm_~Nhg=3WL}FOHrd)6$~*ca^P5&(
zA1w@LBg_|G5Wf^^(VLfR+>oWkH^8H{!r}mA*K4h=mEy9zUa$2p`U4GD-6GZG8=XII
zn_kx6)L6j<k}F#n{i>CFnqK%(*R_kB4;GQxJx?U$kC#rHAE|JvOLLt7Z;FuQztbFd
z>#4&JCmKRLHCVIvHi(&iw<;ealJ=q5m7XBRDnbfWup}*(|7g~RAwwEONo*X)<h0`q
zJNX4v@1$c=)LqTHJ?waJC?$QW3fTU<^1_ub+}zx_V*EAX>OPl=J-dh~MKLebzB&!D
z;D1+2|B+sXV^_1vvgct`AP{R$T|7HX%8ucb`gakYFx_U_Xt}|eep*3LAf?kfmM;G6
z;;iJSE{3wI3N;BA%Jw!#dHR#-ulr8jy0w^YPQEw4FH|#Tl3Vn7lRX3)^a_-|wi_0d
zS&$mM^=n>&`tQ){Vs{My50t6gwyx2`M-HfMlvuLdi?7Yu@zQ!%S5?`HOFQ~ob03HQ
zt_GAfdq(aH00Z}Xe>r}raK+=`i`w3wJ8Q@*x5VSha~y#^%OiD?`8&%6euwl{k3^<@
zGK2K@3MMU9%ZT@C9`6`Py-eX)u31eAFiRAi^Q{gtG<2jyNkE@`ChCH}xpQk8UjV8u
zKaEq3;sV^(sUg#OPFE*FIp2eZK<{cZJ@bL$(RShKHxrU+<bNX~tr{ZQ=s0KEjp(XY
zyQ=8@H!rAX9LE!TKu}91anf+<2+6C0Ug>A!N0)-7yLR9Bu>@pCjRlg?EGd(5`o;G8
zRJEdhJmp@~tl}T&mdqDnGNr-`IOG^~OQ^1ENW@D>XH%vH`ntJwSUNhIX#BL?NjVbq
z-xY?u$^G5&>TY06dYSV#L3+{JDp?;M^B+lvu?EuTR2wWuOA`E`t&ndWpSxF>zn^g@
z=1fn!frgtl0Ym56a_|AJ;>y;atPf~oRF@^hIjPkM*kpn;E{Ft*SMaJHjwPooh5DS@
zeCo5#Q$GB+{J3vefs<b1p}g<3I%Hr~>(o86;cErWXO{u@tSt(Az3q|=W<i1y=9AKH
zkn{3Gl7F9xBQovuIOT`wL6lyTd;wR*L1$MVlV7MmM*o2{7yZlI3Mb))wn}c=?)S<{
zXqwv$C-gaUReKejKZ`wYa<Yj`>nwN%NW~UgNcTMh%KH1vytL<|O!b%6zZ}2n@a!$J
z$%)9>u1h~GJyay-8dg@H+E=ZiD`$dxh+||WiYRH(Pro7_^e9A0BmK%tF!?cZoQEsr
zk$#c}mQ(?dozfBfLL<9ZIE=P_C+dW%aAmR^t7K2X#g%+e)K0Ni1k|R8iYdwii(k_N
zyj((o-@*(z*@MbqTK?1K?@QLima8Os5#>%el+tglDG^s?8gyN|b6TlIp7+$1OS>b}
zKWUmdbxYO5r?>u2IGW)4bENwq^P>wS8Mlft?^bExH{$WfmI_cZkypN|Y>%6((!#SK
z1vX(y!H!aneRPg2W*!7Qf>%cxCGk!%af&hv6dH)gOx%Y9nQjzy+`b#<SG7DG$iTTR
zV~C|;p%)IXtL9RQ03yhZs&a&pD{y+;O*U%Rqwr!23dVSdCEi<G^sxICU1_v|9j;*c
zwUMf?T2XOByZ33>G96g4g8?I|XqTyS{0FI}P$#+nKm`<){!PMa%aZYNwk_9q$G`q@
zzr8h?o~kIR5MDv#9ogqPvfe@yfd{Avic<nG8D3Oe$2AIN(7LvU1mm!UmX<G6V;A|x
zb`O!ZYKsRS7o3yxS|vMaM77C1_}<E#zEJuPH1BM`gV3i|us+s#JP1(U1ll*M$W4c^
ziL&?1LBHD@SEU5BHb@^h^RHN&G`w<1-j4;sL(!2>3in1(c{sRi$>m5O<7tSrv$y6t
z`uv4sFFWB1_+@;DR~Dh*N{1lfo1WiivyjUoCJ%^Yf~sCvd_gP@C0(E{O<}Gada0Y&
zjq^)`R;s;8a!a<G-i7M@ywZVQHdACHyQwW!6!=z`giktkf*;|wC)e3$o@U4gt7WvB
z+9_gV#vliHM1gv<lypwQ)^E`}ZN$dRIc=23S!Sx}HzZO&u|!E#eoU4HO9dZL)t(@Y
zEY_y88@?uR82=5KSQ4^}_pK=)az^z|rHPyU_4O0&?ou_hletwW5$un8;?u*BHWBL|
ztLb=oEA5*O9l2C+q&<|}beN58t8!_6D^j$D!<aj4;JPaC&jt_xeg%y2u4`$V6x!i)
znC@-`v8az{DY3BmdpgZ*mcze%ryrlZ@_&AE1?>z;?wpnB{Z7Hn5)7tVDDS*;_!<0I
z-g0Jug4$6ee(1#39a)^r@;Fmm|I*KGr3+LVO`C!r_kS&lKSe4bDf)q(8&X|+g>^8$
z?)eSt>Ov)N6pTs1^Ora6q1466k-<^pP?;URWsDj~Vl6D?U^c5&q{fdLm$|`&>U$wa
zN*@Fz{U4~xPRv?w`bk;csm;-TKTE-wjNUPkZ&V&dJ7f0!YNyECZ<b_*?Lx;O&Hvd`
zu%i9Ib1Av)AC3kY9NSA}N<(^|&OFJRn)-a1ugEp<vOi*TC@ahsIr~rJ&C3P@^H}^Q
zN$56awgBip>&z=UFy@Z#RwgWe`9*ji_!oA;&kw)nB%%VYz~r2k5vhwSg;Tl=ho#F@
zb;BcZ^B_xnn*($HxxqjdJa5xIkj&Zb=N96=W7Z=hRkzcv3)@p8X6A(7<+~Boug*CB
zkEC;tXZrEK_<QD-*bp@tR+L*Y_qo%>E%$p!m~sgjxlI^KrI~w4Gvt1!2ua9gD3{zr
zqG2w%--XZb{eArY-#^<Pd++r+uXE1RZ#0oG_8*Xcj^&W88m6Who);6C?HDn>cq<!h
zh~%z#_*P+j?1S`+Ri(;Q8>2MkK9kABLvALVvF78PAyB7X9+(o}dD|k(XX&wW8EBd0
z)m!U;!Dq~C`Nwi*HqCqpEUyu3oxHym&+2`;G+$ofzneDep2ca<iB*N3yA*=yGk)Tx
z@O9ryEEczQX8sI$)H&|~Rkx<Tw*JGdiBqgWkuMyS0NKg~9Kqe5qIgl?MM0rdTH)KV
z%CGY9AL^fLuYr`{N>f{DKO8C4r7oUxu>@OT#QQy|k!-_sht{!$@Zy$LT<r+^u;Tdi
z9u0BEByM{mc*Qwx?CSe_DU^bs3Q^@{2bLE#TctfBWiV>sWUI0eJ=rQR<D0j?r0V-y
z#|mmng?D~_AL#t};e8A{B!D9_ItsG3KdNx``wPW&VwaS?*PB+Djy7$pynEDi@aR_l
z&#}pls-+Db6o*KQ^_(S>gAC%f7Q}ZF4O(u)Kg`gpCU`!k$Cc$`=SWLJ83?*6o}r#k
zgIZtOyFc_vFXD+paH-VknvC!LUxvro-WN@tRx<up2Z<c5Kxllxme_Hf$$tw5<D~h|
z_SFLs23sc2UgH(XuZxQB*taXR#eQ*E>}Yq)j`zD=*S8*9Ul{!9j-*9shJ@KEYt^%A
zsS^~{t%>B(Mg>V9OR{-mpXtcz6@{znQe`wIgls(!R~9)GsA*S}FLpK|x?h6!JC?@(
zCvnJombBFK%7d__*t9wpNzf9O94%1zxp?LM;%<4)={aGzSJ_SLj8ZG`pZNO^DC1^W
zyC$EbtbW$zzmG1bM9K7HYg~O44%EyyO^Oc9&$fW*MF&_4kSov_B2dT}eRMHpI;iX9
z(T{zo7MqFMRyxbwjl5YBz8^Dt9<auaL5!{h3oPynJ{wPv(t(2x9Up+BHFC)Os8psu
z%zdRlT>hE5449!YhO)B{ZVX2%gW;x0H%72<<tZaMIr6ZdA-k`Btw#({a@_WX3p|xi
z&;=opY`!6)i#?)1@>H5-Rj*1wyTs8X?4%l)*1-=X0S6IW+KA3x@yO@M$an`+=ttsu
zu>7+Mq`42hNh5`pyk~Qnz`3zv;Ag^+z`oa&1J<;=J1HHQ^@dDSw*P$I8c2K%1*>Z=
zwg$qHI|V)fZuDTt3*zObIYLH%Y5f>#Dl>ib6Ga;#hhT&<(2DS)?Sg2+sl{cj=v6Y;
ziVjR>gcw)X5yo*j^ge-oTR9H{YWubS0gl8CEe0}}bz7z7iFJua>-?pd%xS^4<+JAe
z`v)MgcR|7kUELjZ=B7AuCySY@9Vy7#m4`Ys>yX>WX>oYBR+xB}N%~ux7)w-Vh*zRS
zm3Ir{)%Lav4EU>d+jV5pUzs9f{jf<PJr}6Tx!Td!_{69WyW@T<H44;a6{>9*UT^8k
z=fEhb7pwU%nplkW6L6@2T#=o2>6!~jp*cgH$Q$?h1$eeE1^Msv?OO;uu6XU|x>awh
zME||b^DD3G!s#$A%`yyH%T!e-^eJjSO0P?KqVeu%?UE<huiq-<)UKlm+fkKpQWi6r
zN#3`-m-^BhI5Q-7&xB4kWnk)JxBM9K!h?=w=ez}9lVXwwY;acQszn@!(Z&)a$doLe
zV4`^!4;YnwV|c2&P8VHgNk@v^X+I}ej5qCW4v<jiXABQ>=l_9gf_@pLZ)UOXi+Fn_
z9;y0yTqDM{MDCo9Uo;H5M7Y|}U)drQr*10=IM9$pvQP&>(CkB`nDfbq<-qaW_^kxY
z^enu25UT1FrKbjhkGB@hl8y+am|5^c(1J&N$_}g)&_NF)#M+p<3s)#9vdX6RzDOtf
zMY3!T3%j})-}#TfT4VS+{`ebr2Ab9_W~S}r`63?PW7F@LIo8Er15B?=P0}!3eIWFc
zs?M+~(A5H3ob*}QEC9jJ<oJR-OjR>R@Qu0zx*!msA>EKC^1xWfsmUji!<P5cuYKUi
zvt?&L9PH3hjLTKj7AS(tz5+6OjvO*O2teU=?mUCImXHIG&X7=t5mv+IaWg0dwzLRl
z8t-SzRZI0#l{@}IwP2}%kz|Gt2RB~++4s`~nIqAI!S&`;<vXne<C~~Eb@T->2*U>1
z)zl)!PfK!TbkQ78a#Mr$4;oCrVst{rI$d#^c|MI@Hs{WAbyKhJxhZ7s-{E;Z3NC`j
zf%&o}xx~odeA#*ckrawIPmB?vF$U&3xM8S1DTLrYz)vGXTt|gHc@(vim6U^N&L;hR
zTwJ%iti_l9f?-@cK^AVda#tg-^<cn6aPEGf7p$55=L_-GPZ4vZt00rV#bed}J8$C3
z`AGUKqfG{d-CvXH=g$hFD5p3-Kdjf2SZWVU2v!RnHCD5Ht!HEU;vpaD@$UWGDR?L)
zVp?nTS~y~XUB@K_Ne8?6p2F9guHS=VN&cHpIS#Kry3S3jA{Oe{r=1;L4$ND5+@JmB
zFTqFXwOyS^viq<4_)qiIHZzojmuY#QjGLc94<LrGXBuCkBUbo#nyKGVcl%<ONg9g7
z$Uf$^95J;vXsR%Y#>?L+v-iy4(|-WRqg|1jor66&w?j+0$10Wgzd8ImLkw^@##@~9
z$2%RqUA2}iLXknc;^jE-q;=%6vi_$fMq@OXStf3|Z&6R<{9+E{lp}guD(BGr@F*0%
z<hLsCFySWX5-z3L5%Z}^m|jPSXuLQN!UACOi~J0K=78<6pGS)YGhfn*ZSOdop+G$E
z-i>!YHrkW?hVw)VQ<w!QE?`vO&Efb>uf`w)ttv72_<_+0(k_+h;bkIwa%55j$V-`j
zd_5a1bj!Le<x{X#i}kqKA#>8zXIJw^>iG*N>7k6IN%4m@+SN!QGIVsX5k>lylG;$)
z$v3aX;s1wj%%=10<KcI(5nw?9{doX>d1_B^R3c(G<L>Uuzt0b&R(lAQf<{A#<!|wG
zCVDHA8$n(yp9v8v&F9WLhu<7?r2BDeYTI~Y2YgO3PL<<@5>8T@s&hYGIM&uE{bE#{
zcmlSW+y%+4WqNi$!27ZxA$fs%B$4p)dW_YXTj9$Tts8u_$X5Jb$;DRv*Yp_swBf2+
zU+c|d6UXpph#mO|4~@>cIg-7i@~fVvx!vCydGY(^2Z5-Jz1>+D27AJ5Rs9zI_uZ<K
zrJIJ`$B2!YTW6m!wnuq#<BvwZ{RgxUoD75|sMS+-eqz53Hh7}ru??Et2`{;thpzVV
zE&QIbD)@2r%9IQ)LXx?UYobsMTmKM$J@>X=8#ToDMf{&g+Y_RMqwBv5VK;+ZXUAqC
zh1cWF`Hv(XguZ0G411V`0Waa7!mW6lo_R~<**Z04ydlZ<OGNJbD1;nARN3>6LPYly
z5)aR7R=XZvIMxqxjkc*2cz98C3~cO_uo`|u%iQkN-Vupk1o3V&ckj|qG|QUSV)7%t
zei_oIPFxLdu;&4*+VA~j8N&X0J!m_a`myHkl~b(@RK!uSc!fMz4q2j;C@F`SiF?y0
z0O?Q-x>yW<c1Td0vZG--t-&Xk?|#T*lXJV^q>1}9aPlLy%=HrC>003Zsr^?WL9GSv
z#wN}Xunq<`h=aF9y&(*ZLSHp5^*gP<8(*@)N$Rw}Vdd{nQV|!%lbM-}r~MO24~Qnu
z@HzEDKGlemrK*!ur^i=@?*fh!LS9_)BXx8;i=gEC(eq}p`jY1!-~F>9^=IIgx=cZa
zYjcPQiaRU1Mr$QOmO5CVKu<K0x4FEetXA)5%Zs7b1nJI5RUIiQt{hsNo00mYC*)Cc
z*U>+I<o*1}p46`%Z#eb5(DUk@A4m5dBA<wnPQQN>+@UWT9t5BH_a$Q~bd5oJt>!Mr
z19Q*Q@QZp7SQ)YSpg6F>F9&kVmGB_5Zr|h&6XQ*V5=t62@?dtjL@4HqWYxr_kHsGc
zq&4ePh(a!`CA*2C$=xI07fPM>Nm3IgN=m0Lil%A&5NPmmpv{F*aea3UiIIsGOM!Tz
ziosOy=<V0WwU_qnZu~fS&tz`nVQzCNipb>Cc+)?p#ZjGIL}hL?4Z{EQ2Tff|^}|t#
z;=`wc7yMj9a+0i-y?b+K_e5%>+^;^nzvr^w^ymEV#a6BL*{ja)biUjUPjZk_{zW2?
zXZ`GpmTvl;@c4a^7#x!_-UJSdcn7YpXSTtfe0Pqk_2o*f+v#$)8&_)OxTQbrT`{$)
z%zmTx6~IX5WDXLt1Ca;Vn$*O_k;u3dM>qCcxW%pWRSm%GpLZ_=Ro#a-J~P;ROuHt>
zhIAQ%zDETzB`3C@XXRmp;m{lCV1<I|nfa);a5bwO>V=TbMRPM`*;9d-5aAkgY)rG-
za92uVB1vUf-1c77)><rc?52!0?OnQucTYk{&y}~auhaq+*xlyoB8l2J@_uTIlGi;V
zKbGrv^%<NFXvXAoUwfbUiiIziVf7n>?&bHN4RRN3plZ|pc9{YGB+vNgJRhI>sm#e8
z4qxpoTL18b=+?Zh_`9LVKyD{i^W^e-`0sZ2@eY%x=daOUPB(=5^U=2zGOO9Q`Ua}i
z#63_wJZ6^Qm?@N}l=X)U6Fb8{SN+<$H0RRg>+xoFR(JS_j$-7TRLw;;qUss`$fG5C
zn#-%Ri!YKX)2@~(s0mt9^hs!UlVJ>x@L)@AcQ=JILb}85^arMi!sc6oxPR?s@UuEA
zp)R>uuGPsgP8j<a9n5%&inY?SG12GpMW=zYn-}#l01NMr$Jb52T-1_@s}(ZYKdLLX
zm#Zjx>YW<XPBja-Jh|0-v9QMVbjg(1J*N+K-P@WnvzFPh9*QK*xs0LjGNY?)5qamw
zCMxb0ov!x*Eylhb$q@OlChyl`w#Tmm9Tb5!Lw#Z7x_WWYzt8M}`3p%GhV|b-b-c?h
zi=BhfP1j?sU9?06ShOua3R$>)y=^}+g>fH(8~+DPM@TI8iLST%ot(Y!(8uPXl||;e
zrh_BNLgDm(SF(SzeQ}G7ySoDa!Gh?+!<77#sb$a_mNhr9SJpx-+Yi&ZLaNRsHB;0*
z3bMX##G2#T**G{i_V@*^ZBSAnt&kxke!Hkc?L#UfmX`~l&8?W%^5o#2_{!!)E}PXc
zGC&rWEs)OPW&>%yXvJvjH{Z+?+SNhW5)H9v==hUoJ$U5?iI4TS$w&j7S@=t;|Hqj>
zLhfo}U{QA;YE+QQ@M(=%>(XHPi;#0?Xl(7ezZ|D(=<}M*2RS*XH~6N|)^}W(+@#ZD
z_&|YYyVT0b(icv%ca$}ew0<^!Ur_HKRkUc$)}Xm?L0!^8X#L^?QIGegTF}V8GJ_|)
zizH7b3>EOV=B-qjuT88`^2Zu${cu``Fop{(<9MsOPyv6cs$1%{)<AN^BQwCJLZGpv
zyG>PZ+j%|J5p9E6iMG6L{3DTomUO&{;`*)b8STb`0Uy<!7P?%tR1mH7SQk1M9=unI
zFpIs+%4gQR)BY$N{1ZtqM=}J#=Or@@pT9%;Wksn+bXG_!?7w?7qjC0D^(<kU?D`)N
zBcA?hzDnSfMQwZmuh{V)O5`&`{Gh_QtDZ#->^Y!@+oj6KO#IpJGpH6;13$UdXZ@9T
zeJTrvzTu^#6TZhXRk-j|MJg++$Rdc3Pe9XO6aS@{);j)5herar(={oxo!6fn`*3Hm
z7yYwy<qpw(bGg>Y`xD<elf;jeOOHRJscM`?eh7v|KU|ma<Sy^epOVx+w{108b|1G?
z`styS1Zm(~wWfvgISQEnFxI!a1cp&>FPyXclA+KR^y=)75Q^!8qS%>A{w#Bu=w*l6
zn6K|07?iog9c*y94z{;)9TrAMFMsbsr}M{L>qZdrY@t-`=(X+6S~W1H%;j;mdhL`$
zdw#o@g8F40kF*k9-|vWo9KMOs$U_@QsYlRxpWNM114vx=2XPVHLKsYPVEflq`GuMK
z*SATV2saNaCyUq4L~+r`DCP2V_OIv;BkVGSK?gb65?P|4eLYl7s7&>oSi6FEuOEhe
zfax;o*_u4@S~+-DIN=>=DOoD<di7)JFtx2Jf5>}Y0bmGR{q;&9kWPt)=D94Iay!}_
ze9TM{Bpe=l_76{uTFO07ay7L|e2bdHfz5k|BQ`^81vkZh?TE!mTMcoCIDJU6ooRU!
zIitM@&V!WHn!Mn1_CvI|q$&58ab1ltw&>BJ6JYc~uIFK3Q4r7Bmtrr>9CRjbr(ijn
zn_XD{{ZbY(SgAg?UKN_OwPmWo#@s)6L(+WF=s6@kbP2Jeo0JLhRMZ#wP_J=IqPvdG
zMqMVk&%|JdgYUNd#7(bzE@tujtT}CF-IYCjwXOlC|0++Z5ki)U3Yx|ax3y%V3UeM#
zOR6M(kk8>MAE?SAT5_5Q#6eYcALc<(KEgtFzFu%M^2q&GEp}fV=^&5xuSq(qz{!;c
z9$1~QQv{^VoVuop^V;GB4{b{va2mAO$zr;uf{X_bq|urE7OXCS{B#%yd}L-}!Q?tY
zrqcsgT3HI$t~&{G07{JPXV$btMeEcTmww@h{gy-up&x*l%eCa)GY{^RC%92eMpC4|
z%Z8@_N(j+1C4{p2LBYqsjbtN{6~xg31j1kcFaNdY4v=m^bRrpv&1hk=7_WjWRj#rc
zteQz!Z9}_rL5BkXtyz4_2NtOxHc6`UuVawTCU~D;4OOED{m?pLQIWk|0TVE5!Okj}
z*-ciS4#;AL`JL)jF{khA(FRiJ$Ukpu%awB(4K-Z!7=I-E0tztQwT6}#K9XrmVtisi
z<k&zorKval)IVyOwD6+VGdJjw2Y!=D-iZQNUmOzz#cIHpM%*&;!bW!Gsf&LG7ariU
zNqA0~7;@TFPXLn*(}m^%Y7i|(a)gR`E@aU_Ssuu=yG|XT{PJHmL^*AN;U(8;dbAOr
z$nFj^Il{nLqZ%0OCwYF3W{KRlN+xev<$6W2490q~BA}UeF9jPtb&xyCJ!o<gPA{7k
zGyinvJ)AkZQ*D4fIe999N)*JKlhSephZ-uyp9hHw6ive&Jzn-{_h4Kj>^R{)@+X!I
zA<ITS(W07mF7h8&G!<n-dReJM=C6WG8QsTbd4>818GH_0uTa4%x@v;=1)Y8tt*ok(
zU><IE2ADyPQlMmYI3l0>?_?ZpSm$pzujJZI$@!zQF7{K@c?p5J@MWFlp%1PRQtpuM
zPHkZi(WdO3`9#yo`?s-|OlA&ZA#s)S^4L+okK*n2!l88GxM|wDJn)rO<c%e9yCcHT
z^qfe*U87<@PxCyUhgMgQu9VjBh4r;~w`Pkb?wdmO`GmjUb3VFKr%A$@bzL6Y)R|j2
zrOu(ZTK_L6zQlsz!^UT~3IR<CfOsqQS9emd09dKK($+L3ayZ!LQ3sh9S5pMqFX~@>
z{M0H%iS4)SiB4Jv9pj|i1g5t>Ad#yA;bxt=5M1w^##=wl3~@L)`)(_!G$lO$nV^h{
z5zKm&&()t871C!A(zy__#2>V886lhG-|!1>Dys#S8@R%7CklKs1QEDr;87KSRFd+Q
z&*spvLggK10`pXh@i3ND9CCQxLxgl~>-PXTFy_~5MqdmPZ+`Xy3HeG?^+SRQ9=O(`
z*V5c^N-b6ixgsWaB${^ticFB{y*9`;6IDbfxii>2Oan{rp<B`gbZuucJ96)Il$fc`
zBq2n2G_#Cdro*3f3JIpN*tBP=dX3~$Ii5l4I^>99;tMU&(jvU{^{f<PA=B+>S8mz5
zLzgsmlh45-*cuGMk`tz*uZA5@huqdTWl@{nFrEtH<PFJU>|JfKrB&d~1(hUx5lAc&
zR3SAeUs7Ot!aG?k)7g@BU}!A!b<Jg&_yW99mY}XY!3yca*Q{x09`0!D7a`#}jlD=I
z<#CG&L%5nk{kM>mutj~o&gT471mm_~N@;Ushk84dKS_l<Jm%S~o9MEBM!{G=HA)Vw
zd*;35QmX&3K!LqnPsD$_;JXs~8&~9{rBoo0#i`1r=W5vSoXVFgO!kd9Z{8Nj4)-5O
zAab%Qs|WWmT)*x#9hir5)>9jh*wm3_VsSS|%c^_uAik0h!>#7-a@#A7u$f2@jWtRf
z^Yu5oP+<?cz6gI=<7_4$eVjh=`aNST#3hYQ$U4s<R@QZ<!mi!}|Ekos13^P3sahFY
zIAB>~fhzw;mr=#MEq!*6mEyUh;MXl%R*W&HZ>65sDb1;>cvx6s=or*|Pr0+qTXuEo
z&q~g7#lPGz45s`#-%i<8klp9CBAxPHAkVjrR7a0>$nEwq{yQ<^%5XA%5m&=kzXuK$
zKRvV&$oSsM8g=~|{;^fHnwPH5=u$n53kU#AQ{X#Ozze(jw3pWEDP(3rT$wbPyW{Sq
zWI-A$XK6jZ5<?zPU+$KDYU9GZr0bCW_feU@$;hQgHQZ}fQ`R@2bG?`r;iCN1gmU+!
z?)nAR{8v7#D-$CWKR>vM=Toa#N=R==7Q^)|?*%!7Hvn<B*CT#1LGD_eSyV{Y>D@LK
zMw)2Z1AFdsYDt(Q$+PDUB6rI${8z~!e~ZI5ZRWkF)2tILr`+?sQn#=2cF{{$@;WmI
zilOz=dtZ>~bQ<lDG?hZsW^{{QG_tvp%Mi>1QLSG%)uC#BN?*8QfAG4GmhMA4Ul!4!
zpez<h7ium{f=_3Fb<u(>xZjRGDj|mUL(hmfktr$A&6Q5%z=}i`$$wP6NKYB04{31<
z<m-qQ7GW>sfMtl-r?(+c!TO?WGSdJPplFr?#VFhyS`(SZ*<JG0Qg4#TK_AZuV>D7Y
zcrTp@;wV20qX^%P<wz1C2|gVCmOh^=%2k81q~xWvm1zPJ@>gbOIsFfZX0%a)lLKh}
z4HEcsps~%;lP6+xN{I`jz{cjr!SGh9iwtpB!N%&&p;0G*yx<d7pI>`9;<Vc8w}(d;
z{1g0Z&Eli~N56b}zp6`QV}JM`GngmFZ0tSs?hP*yJ4vNP*bS|_ZE(CJ{zx=T=oR<%
zg)<6W*G~`!$=itIC~GU_mV2{dx(a8BHzK&O<KWHKSR$9Caew^O(PFKvtbK!&Hq~q*
z@s>;AV=Y}4=t^;`0BJhnYjhJ+s2snJO!<d`H-OB`w3jgpHom=KRd<xyYz=~+1qRFB
zxhyky&R=NuYu!FMw+JN^&<by!Z^(Sn%<%|YFz$2kAMo*SM43bQ*}%ph-ORlSFZ#~G
zA{6ef7X|FX|D2|?TqwX&N8T9<i1NpuW5m`<Xf~f%UH<sh$aAr|gMKx#&(6d-CbnUR
z`A%fh4<8l!-0`5lc~gbwGac{r&+5wh=Q6JmB_4ASR>AKlHn*DDbKi+(p6XBN#Pt1>
zzGDU+G0QDlV`0T@zKn+WodeqlyQLQgC4c?AeZLK@Z<Or)2Z%_?Y-h&{=i_u|jOpdd
z)I5BL*?E0L2bxI=k8P6wOqvW6*ERLvA)J||u-r9pR%by_cNCQ81$WNMGW*A-bf9Zb
zXPOv1AdAh0TZvDzKgz|X0ud4(i3-_wm4y*`ETo|VkuCC%J^{}+b0&XWWTyQ`KCLme
zAjiW7Rk)`DWf3IBitO@RwRjIlKiPsI!J57o@0KlQjoZx&v(~Vo9f?=$$Pfsd%Yt!8
z*G?&u7Y(yEp8E3rQz=_%Eh;A4kK+!TPlf_Z*~`?M$_{u%nSp|9dc53^1R7$igba83
z1n^e+8J2O4O8XcV41M4eD`BP%i50AQ;gt0hMPm#Qz-2DlS3w%aq$H_r>L%v=Y&2+@
z+ZR2x5h8)BSH-0e4Hbb*#KyY3=?JC^{X~HhmFD&Zhrec3vFdNS%m&MGcZ5jVDkcKY
z7f;s91J7D8-jprP@+&9{`B}c9f_^J&g)!Y9#|O0JnEQ>WVnv9nC|Wrfg^vAR3?+p6
z<S#MV4OJpsbpEmjf^C;J2?6iR6VZ1Vc9^HbN6Jom*}3EUq7SVG&qO#))d7T(7;8G;
ztk8OK`gx!JnzQ5R(L`|(!Tw1k)J{fR<J{0BgutaQfM4f;J0pdYF0uTG3p#rVbjU8n
zk{1X51I}8)B}JDfZMaa!o22lK&hqkA_m!P`L7K10d*{IDqz=@%L1bc&!Q?}i+Gpn&
z77}!O;fr_ZF^>uwN4(3eA2=iB%D0nD1uB&umrO=HtMPT@bNT9v;QDNH&5hC{Qui@6
zCl%e@9b(OBuKP09!=~X*yhY=n*N$Y!$gKv<<*9Z-K4$(wzsx@!vJa>}WwYyR&sWOt
znc)P=zIIOVs}9@G^X&oC|3=NQg}?5&$1LgpEWcbAA@hc0&-R&?btD<nND0|HNLu|G
zy`_Zdd+1nW1D3Skm@lo7R|w^k53Rq*{ldxneT#2X;0-6X%H4Y{M^w`XutUi<vtY9u
z=Bk%>gxPgq1L|mPfkqWvQNhxCs_UbP1#^4nI&G19=ASRRfNcr=E{kT7$`(<XOL2LB
z=BHLi2K4zK+}Kol1)N9`TPYzsfATw5o<3OkMnNhCU6CsF%Kq)rk}()K_ltt|({Msy
zn>13F?F2tWgg&aeoO?0(bC6afr5Vi_>L0rWXAX{OZRH3OSTY{?zVPje0iTs6k^vDt
zL>U&WFVFk+xAyEHSN%(v0mT@%NrqMDNS-st)l8^UZ#TaF3w!Mg!5kn;W?@er32azh
z<#S~9Wno22c6vSbC^g}>cbI%L<jY6+6**RGv7@Z8tl}*F02**SzPnpgB(f_g_%3y&
z|3`RQR~};g)OIclo2;L>zB3ik<N7F83(>s1Y^3I<zDQLAwKO*&<9PyCFe9g4ei8(g
z7|ZH~4Vp3HYngT-2%Zxy7h?l3y<tWugd+&8*dRJhp9h>U3o^%`z~&#Hhv=GKl^>An
ze{?Jcu|Z8|o-|6cl!FZ`qW$z*o<GVgO*k!xlML}h{%KWz0>0l5rpu5>=+Nq1(}LY*
z*430**1;v~mDKxp=o(lFkKHG5v<i6e_~H*O2uN^Ev<TwGG|RL4sz0-XsW_cCRP@)L
z#vPcVy9~vtAHfVrONaXfy<Yv?PL_(E15+rWYcbxySWDB+6i?4AgDN*?F>-Wi7L<tz
zYeXgd+sQQ#=>(aPb-zyVL$2PlV(kXDg)N0hvLL39hX9*q7887iDUcSPI56i`&SL6i
z72aUT*xBwuLnv^Kp=m#~J4C<pPjVjPx{i38vrYsE+tdwDDV7;T<nlPh%+B^hTl!d(
z3$Rr@!?U=NxJehnIr%4B6nE%UGPnoZ0dVDIJxq@nOJN?0ON-rkGYJ-vXBE+yXl=W4
zVg>F#3~w2j`BvJ|@y02e_@T!GVjO@IJ(jgIS9D%uC`R>Qu&P5mD;e~mPY-eyqdm1e
zqRYf+HLNUf&ubX9|8=N(<nEkUwt2`Kbmt~_O`|cI1)2^+H+fG%p+Oivv%@X(cm=|x
z=N28;icYRkiodsOTVrNx8KU%}N}Snh1yWz|<eBM1q9ccO%?|vHy^9+RP}r_kZ=uA(
z(>nAyYl}(oUkwX7?hu4dgRk0%ut-(&-IK<PIa_;`5id+kMsh8EVFRql6$w90q)Uvc
zOsZGyO^I$znU*YOHEkQ!H}5sJqz~jJUYjMMJ#Sc|=In*{BkAjZ(&w)GA)u2V<+ND4
zmj?q?L&F0Q4pOX)g2t2V7M)_+vn7uhSCw<QUYXUL^TC(6ZD+AQH%rPQKtx#(dFFZ@
zJNK~N^a`5Em6m9Ra~>U5xcI`{3#pqSzdBI?`B2t?`{qO*!E=Eg0LrKJ>4KlE_{3|R
z`yK;)L&-oR?B9#=F_9!CA9-M)*oK6l==e#TQ+4G-t(+jS3X*kKxBfc*7Mlg{R2QI{
z@-J5s2O<+2R+sE4&ju*Z+jV;tcgJxD10@>M#yqtfqR^wgd^y?5Z*s`vzuUPCseA_x
zReUUq`&N(q;!;I5aszjYVj(f?`l9pJ)6uIQ`RMwN<Aa4dR6jIEk?b@Z&I3Sw0FX&K
zA6YG~O45xuskv~KpvOXbM-UOs*HI)+`<o@S=*%RJYNV{w=1_Bybh4{O?9LVNB^-d(
zsa|cT(DP}MUWvD)rj?Mig4)I#GL#(Qsx|Yo5^d3gzm<3M86Lld1^b}=$6uo$iM5Mk
zL#}7P5+H{|(U`>@aA*0*dOB4tnH-SsLq}n22Po&}x-jZ>Am|iDd_3v4nZ*Rqz<X_7
zXIHauArB;Vdw07a28G)S=YeoiA0LZTea<ni3X`|<tFTn#?de-i8&pItgV5V@|FHoY
zX}bY#wiydCt)nV0r!(u=BQAtJ%M+%sFpyj4l@F)Qk(_eTTD<odx5%XWLIGx3e5ln6
z%js$OHw9*hu;~A;Y_7~Q3t{-ds3)elUi@AW>o=|;=t#n2DzpsHqC$tZJLL!Jod-2i
zFBm3Vqf<NriSz+N{h5lc2}UkQIojT@KlKpA1RMPOnd1lJm!Vi#&&X%h4!;nJRFepu
zy=3%<HCY1{im+r8<E>&C6iPP92W=rR&ubbMWZdtO9G3J@CoE&~q87V=xc0LCvN0G~
z@z;+ETgU+wnDVWe*@&jP$J}a3rw-p|E;{g4=<Nr;^?v9;bkfP$xcVQ^7Hi@hptAM{
z#g0q&HHHX-4i2VqdyMF4nV7k)(@_p3m5Db4Sfqr|Yjg^=8BY|z8DGt5*y~;zYzU$j
z`k@+colzi>Q*&QOw%M)BW4!QmFP^?2j+W0BW~6*RUsa1Dhu1K&As~Im61}=8!N36q
z*#b9V<aYjLDDQNH3OSoi#`ImHl!*ZlK9EaxO&%}MQo_oAm2F1435ZXxD7OP@^vXXV
zKnPQCCUMOGj@;0C-mKjl!EUY?NP)|5b?70@p`ZPuV}Ykbyg+7l(HVYy#I%JyyIcbB
zhXRbVC@&f}%O4L;4vSCF*|kdOYz0Fk4)a7CHBzHE2d9PrSe|RFYULo%Mo+XxI*Ij#
z<4iTLpxqH0z1nMrSFTrL^3;Sz(p&e&c7!qjkxa$OjdtzAxKG}l$Yg%3kO8?I!Z^EI
zxVk?6=%D$cqQ)_Yytr3LK845q{5bQX8ark=22>+ISl?DY9C-zDLQsu3nZa(KMj4dQ
z$cOXb@#IK5R-7e|`OSrq6bt;|Q#AKY4nB*1;(1q-T55k?bI;$a(al1#WQ$qvV&9N<
zouwDFwCjGE9?w)?0K{?-`J}hf5}^F|h|UKM$L)`1JvP00GNjM!zdO;UybUYW+*X+u
zh1^d802?pBk453v<C~Ytg|Q7+BOXz4U0t!iKo@BI*WSHP%3^ZI88QNl8z-O*V8(d3
z`8+v`on1<EEzzu*`d5y)LBH{v^i#8KD7|i?uols+gWI_&|B2z!`pV~8%7qUfV}!4K
zP>!?2lA~0&m&rq0EmuniCJf)+f0{1p5M7g!>YUgzYk9&vWOHld%WFT2@Ox+)rX}$<
zG@R+fzLilM@%5Fq*^mC2_`<(%f1B1e#hS=wd%vu3<Vnr2P$N}%s$Lq#tuT#Iej2&M
zJ0h56Gv*q9{B}OLZtma2!G+cu7G)t5J7%1bW@xR!&Ue!~3?p4YF5MIk%~xNn$3QWB
zAhK`dHQy{(r1p&`LL%_TJB80t?Ee9p_{6#=uA~}1VQ9X%h`6fcbFf8e&{iNPe#jKh
zp16{Z%}jaRI-ahpHjhH6v(QcWnn74XoGvucMChra?=5RatU%8NBrHXc8Y{CZcI~=}
zu{b(RoJy*mbPC9qzlBiqlSyv3d#cxA9I{iKi1nQf*ej{xs`isx?zv~W()#z&d3PrQ
zEcbA}_5#KyO!ADegq5)lX3^f4piNaLsXw4r)GzBgZwks;3i0EXB(@9YXm!O>>Q(J-
zhUTE!fQ;WyPBOWsnO5$DYI1XgPcr)Vj~dYu!5&&`D##T2-t6yHh}JM9hTk3d{C6-o
z1EK!rK0~LmO!r2Dcx@ro<i2;#eDj@20*eFQ-<a?^PDfTtWTR^*f9l;A$^f(Tg~z-d
z0ArAPPl&F)-1fC^`JOClVfjenj)qZ>M@L(5sAV(a9ueJvSK@u0L-xQwGuhvNp7{IN
zs{Mfu{76_Okt4whbL1g|ypj{pynW?Ctvl*%o6;%OC$YD9FTEAfX}6eHKXFLjw}D@{
zxaj}0QL@I}^<<(^>t9uY+*xbUcj6t|^#6~Bx-D3L^H%t-Jv@9*f)9@tVBIbMG<aR*
zRjR_^?-mb8%GdL*_YVjbN5cK1yxGQ`QgF>>;0Wg!IdiNtK-2#`AU!bS{qv+>%ISIi
zlWB1<&?^n43|%Ukwb38_AZ;6b&&DWr<f_kr(V!yLHk0Ws)V*)U5m(_+d)_fy;qz~F
zT=!W=ZQ;RX$1>-F#X~R7$p}xQu=9q47fU%f?_-)>+Sbu3Ht-O!;m0QKY8|9Mp(*1u
zj+iTo83h#>+Qv>nw})7}{J_xcCE1q=iL2aFy5G@LnM&C!u>&<xyL;a6b-hT%Cacp{
zeyXcZO6bF6lY#1qmmg6V%=y<|vFR|co?0W3k;6CY>OX#YrAIEEzIO{LbJv+Hgu8v1
z@o0u8?m-0OQjl<1`|$g0KHK-VYDJv9Er{4A-htrI85hrU><=GOrp921cQbDXam^ZI
z;Ai?sh&xW#;;EGP$j?>2YaLbSxLhj{;;fTEJrzag{awvH*_r9tP^*foIcs&AG;xh0
zk>av<wL+NGw9Z6&6@Tf=Z5Pduw^x2K<FS0gq%S*T9%dod2~zq_u@DUcTfrZMPnI@c
z{no{Ms=hgDyi1{bWv98BKHq@WdQOKkynCm=;BoU(*y$VuI3uR@>gI{l0mxw9#o5QX
z?AAItbrYcL5lTLfSvwfm{2UoM+0Q`2585(eN$LwIB;`vrSg+J%rp2KarA2R)n5h?L
z85~J)BEvMQOBPi6p`E7(k$6*m#weVTIg1&k&7ATR8Vi`WzXeO8kR=gM<pqBpT5N4b
zQow^ozqW(Yb>k(>(NlTp9x}ITEKXP%8DYoB_IVqGocE!&OnSAHJHi%A(ZTbC^Zv~=
z`9FjT%{+z3X-ZR`M3jl>H~~WD)IJ=*mg81TuIRNa8ZeL|44ALME6OmH%{`LkAv}XE
zf@w5)piy~cZ19;{><tlVVbnmpb~<qVl{_RCXBxU?v>-P{0Mal%klX+^S>>)gQHuWM
zq-$tp>PP|?9c*mZ_HHbKomv1LZl^>J!4k9nC+dB51xVzES<wN(%Y_27?PuVWX%`bY
z7K0-315qqAEr1aj>)xU)zq<X_FKhuaO&VHhMKGiRNI`KEW&$kb4AE?_K8FWzBXOXF
z)pqjQl|Un9C#G}RYW5`H-t!4ceu<ur2||91_w8@6xyy!UPe{qQx~2Wrd03;nusql1
zNp<V!VrN$Nw6D5^cJk2@%9q6;K`>+%tlD2Q<{92;$M|34%=r>hI1z;#$pmG+b$zOO
z5pnRg1DXNT+^gYazkZSYnEG$MMC>mavKGr{HYUT(sgjs{XkK+w;(C>Ut_atmsn*x)
zVlxR50l2=Ag!ckjD;m^v(^*4mFujOlB&w~vS<7N52(12!vhh>lgnQvu43C%BT_+1F
zz0O#0BDkMtH_slVL6_Tgs;Y~HWCVX&cOHG}XLMp<5K;)`MSawi2v+5nc@51*B_5{x
z^pBaZDiYZtBd<NHPB-$C(%J$2BxXbJ=%ZVm3S448U7q^l5>I&Y45Y;+Dhe43HSM%m
z`J;ISPD`EAjLc%3ip`5TwHV`o-RRXca1JX=Fra5@@0+uu`R@J7T-_;1edGdF)LTts
zv|zaS^Zr2sC0cTT%)_ax8j9R7xk6+}Wh51VMx{96_laaeXk4Q>Fk*`Efjq0~@W@J4
zhE!tcnZ4xDtN`Jv(|UEirx<C<;NH<WA!W;uLq<-=f2Am9V?R4L$aDg`^9hejmwc%R
zHXVN>_Qj~~Zn)0MHV<%I6@mrHmaT{@>i*>LRKzpSHGtDtg;Krk`$qNaMigI!aSB$V
z?I0L2Z7TDG(D2;pSJmKedE%-2e!=Q!nRK3~R?|qocH>}qFMeY^Bv=<?%0Qq$!$_c^
zFv`#$*x(P7>(phlR}hl1uHcS%ZxF}WVL%q^ZbnvmkYn2P{lu}VD{`X}!N@Ri&b1C5
zV`XI!GtR>BJ=d!*Jd};=xfg&Ap0#*Rg(5+b_Bli3=4QyU7EJXSBa}2%J?T#t%2Oi>
z%o&eAc;&?%R-Xmjt4bV?tK--4-^n9J>0M!&8Oexmq<R9*y?S}qsTDO$`VL82qR}Mr
z@P$6LbiksUmcSt&Hb`;j6BgMpUhKVzLWIV;b41BPH1jYCZDiWmU=T2wps()E$Nq9N
zL05ao%2c^U`B-A|2{}Q9v||x&j8<`pVW2#Lz1hisC3ryP$$}EsRV+>kY_(sAX7@WA
zrQ(E@&;CHgGqZxD0#N3^*&(Y3Z7K`ad~r7-Rzas1=lksd8DX$j^7)CW9=+eD4^O59
zR)k3lskg-)R23IAoEa;*6>A`AeluU_vj;U#o@4}|@^ah7k*0w9Vl&Q&XA`8202dHB
zJUR1y7m21&y$X|c9{We%3Kj%!n*9ertTq2Bgv2}CZ^Sl(WTb?xlg4K!Dor%~zfuL)
zcwf+K@i>(Cs(+7;5Ktuwt+{}0bptkb3dJ7hNOs_+vK(!b^q{dRA7vu@uA7lG&jaZS
zY&@iB%A0mi`$y2)!92IG5CFeZrs_qI8%a3##~kJh|LFPXz!D~_Ud$SEs>9Q_IXTn8
z90FdY$QCf3=;a}cmX_JUODw*~O??Ie(s!&^1!sKs(<x}sNcuU6Qw0@Z0ibG#MWpf7
z1gL8)F$W7ifd`ODejd+F+ZbdzJeqefE&0$SePsc0W<7Nr$S2{fTeOfCQ!f0vdKZtc
zk_ZO(A6zGbu3%@yZ%k`mv(^egRW7fXev8V}+R2W*Y4B;56W1SY_4{>Khxi?}$~zeK
zV4gSZN^TYMv4YCVLS;&)=l#cm3UZwN``yZJ3~))ww1C!SVS&%d`&JL0YP!}57Pf9H
zDE=*nBToW&=!ydbSpy{8QT&}C_08f$T>fW>DWid{VAJyJynE?Q?utF71)_T_i*1FT
zF>uG>qM4!nv6L{eW&QCeEjEkh%V18_C=hXIs(L4}`-mIw@<#ame)^9VIvS(A_Vi-f
zQI1>xppUI?xt*fUSuy^Kf2WNE_O0%JKQ>Y;Gu}m`&xV{6(ovXvtRHvd2S#&qcQ!t-
z_T$5ia!DKO^CMYsGu&m}FSI-HapTI>4IY0IZt)wxbwI8%4*(I!qNC!R532mb$c#GB
z923@p>B~6BQm)w5Hwf;sCc|3)BKVtzZ-iq{z7CmkU-jXkujNN<EZw;=zgBx#y?C-v
z#Avs^^3{I-wLy~Y<9%Ag^*JA5k;+w7a7rst+LH_|x^t)W0e7FA0T*6sUK9$3O%$zP
zT72-;lEm@D3!SaI|El_GIjVc+RI2yDVF?NgpXPF$4`Y|#miajfHjifQnX?>k*Nh5+
zzF_|2)*Uq>{&;Dd=TSZ-C)q$<9B!)f;HPo|ESe&YqnaI<vj_G_Bar=$QB8;0JKKc<
zpE!Q07vDyBK`AwNE6hFGkpWBFT6)d&b@?;|av%XMm(F64i>p@@Yk{WwA_MX_sCK@K
z`$O+-pCOPxCdwosRJ(`JkteKZm~t*gIQrH^qo}8oJ|_b4?`H{4`g<KV)2;{sxVmoH
zxTuw%;`6%yzA(tS=O6qN41y4N;KvKaKz~nFJz7WCso|(}dtW%NCwOP7piCfg=!r16
zH|w%IEW4B9Y>S6lAs>IKNkQb|rj(%nkjb6X{{ghG^=XJJr#Gkn@?mz%-*)`oWXAm_
zI{k~CTN&clYw0zJq~fQ0G`hZ=xqmxS@7`j~dmV7w@VORZ6gBZuDhP&_YtH5=6$|3D
z<n)lT5345HC#bm9BPuQk5PN?R&imvwMAdQ<)FT2kBJv*OKK-mz_>@28Cb*$!Jhbcn
zk&>Zg(S<q3874R90BbC<IxQU&aM3cZ`wi9be;~{3=QEd;-}v{QDqk8FuG^6BzIAy;
zA)bZb_6AJ7L%aN}*-297T7=!IT9syOfp4J8S6x+OS$2)7`8*$`$~7jtOH<EEsTYfq
z#FH$YLa1!b{{*@trZ0c$VH>f}WcRc_AN(tHH>>Y_rL}u3K_xM@(>ZqTi;(2;Ge^Hu
z-wotObF1k80oU@Ueto+qpVTUMQw(8a-LgEmXdrFT(^hl-#n^V)xs^lMOAn97E8eKj
zlZCykwlDbD{hR3;!yWte=0aTG0`h)^QNm7K{k~3UIkiO6ir3-lOCy<O>hu_{`2aWW
z&Qkq8r-(A&@hHP=5$-pfQMWCRIw4ezH@~PO6>o08=??M`HZemliC@~KJkAmO{&7iW
zR{vM9T7HPdA}H`v8f#;31-r)1r3aXcKBY<gK#Ml{>acDvcyzb_q=-$4{M`Ec%~=N`
zDw>bm?m2hvedUd`&Kts>D-L3efdXj!Kl)U54fY-RXZ_4wj=M{{7f*ifU7S3AleLAO
zAXrbzHJjD@`oY2?%SR1|%F@sN3+PTLwalyonaw+zF_LlXqp_<;ss&eM#yfW3%YAxf
zZGAN{nVc}TxR0&5@2T>pp4@dx!h{`y9J*QUZT?RGwqQ>X@7qOBuK-~`;zZ6BKwaY=
zW}y|jRi=9BGVAk`rHy@?XYPASU4F&ydw9HB!y)6k<(g%oVbN6|pHuX$`sNJ0W!Ja-
zzPyqa@4EcDTu-1-%#U^9Cd4>+`F6&|bqHNP@;PIme4Z|-v#}X6$le4{EScJR5MYyK
zryzcS2-yOK>Tpx-*}?elI?UnuZ^5n;7=jJ3h-<A{z}@PF^W?fEz(NOgMb!%d3Ea^^
z-nFcRHdAzPhmpeTXwolthU*k9@LmAGj{1f8wU0dX0Kt=OR`*NBTHV_P3|b;bUlU+3
zn7X+3fv-#tz(=FpG>BytsOl{2Y-XujS=PdlFg(B?T?|HG@ogoQXR9VsIB_aR!bWsc
z9>^t6M`}Y+lw<K*LSLgAB2i&XP<C2W#Ch$Nkpy4=krZy7n*hcYe?N)}wqy`U#~z5I
zpIMAFwPYh)3WkNJuFv33y+yJfD`Aou0D%~+2O$`$vwrQodhoI_0Q;Hc!bBqu5@?M5
zN`Ve+K$m(UCj)Oi&u56PVf4N!i!e#o4)AS-;SUe{@mtNgYJzFG;P8T*9Uz9n?c968
zqGB+#qOLb<E(jC9b!K!cS6Fn?l;J)}`Pltpa#a@dM?l1-<QCED)pGOUu!o+o`muPW
zBwFOq0;HAWHx35<lLr#D^r^<;xjyX}<c8ic-0nIL+(*21kRh#6hB`ul2&l}by-@!*
z5T6nyF4u2P8bTpW?Bd=-7WZQ#7LB~PsCF(24k=Ey1l*Cfujb)4$uuf(%`0qWOtUag
zwpdE|1#DH0033;zr0~B43dpN1m!tGrBx6K9DY85+l<OC!WDAB7wTlMN?+~B=HSzmy
zI~a%(!0%kJ&Fs5OIRCx<OW2d0Z)c9hi4$+7FUmb?@uIC4;ibE0boXw9SnuMht{*8}
z!zo8isetxep%=4v)09PGI@DW)?=<{c&XI%*F<LUZZ++v?(lvitf0CYH1n~bf=^g_f
zO;G3b?(ok;S+Y@Q4lPnn@q0{aoh<Y)0Vp}<ZBRGwXLRna0xI{YX4`qFr>4EOXU4Yk
zef;z!5YQnaZ6nXk)W%0!V9d`QGLunxYEt)f{U^BBfQHq_C-+bZAsmN;EK^=9d^@w|
z&h_IEp}#~BAkSxPBeFxw)3|Y9^-|J*v>&^jrPtleOck&x%o6w>B9i%s2WXD{3q9(F
z`IXAW!h87`T-_w}TZ9H)<A?;IFX3yN8K?j^k*Z51{nOEgQ2rn^!bzqfU%a&Gf_E8Z
z%ri}r-P_53DD3x14Mh9?rCleaYp6Lx5h^jUx@eXYl6!$ftK{1IvR=e@T}-50e~;%0
zlXvOcSc*3IP#x9kK>XxOP4-|(Xq&Z+Ojqn=FUV@43fXD#h&M}o$8+OWMmO>RZ;V9S
zMhqXdE(?Oa-_20gkfp{QRup+#i1Bf^>TVH_)PKMmHiGhseyz_O3K~h?GGtEN1T#$q
zUj4=hr)~M&vB1bk68xXzwyVUZy+%eHpgMoW_h4-#?UvgYlL~_b@n$G;dpAEJFv?fC
znFkm~DFMX5Wdmcl;a)D^ujEYZvWZi>KF1zOuLqDPM@H%8GA8yXc+gqE@Ge2cG*+8N
zrnmz@sxaexItykNk26-25iamF^!CB&F(xR|QkVO9zN!be8<_NT$e7ll$XLo)7HdYZ
z$l2mN-8TujLIxRKS4nuwOA*1wMo=CSv#O;@YR6v&JkETD1tZFk<J^$xd7UA%O=dMT
z9hf!6)iOrx6ar_W$sm1C`qWq$ZfLiH{PJO7xc+@n%Feb<@rhOLfZ$7hP{@X?-Bl@J
zI7c$U7l-L5{Dt(-ni)%=!SD}|ZA(s`;4O^V&8O%WKr{PzQh<#1tAg96fXWc5!2oX6
zx8xC>Y+<Ysz)~0&vCSD#2FN$0jmR3e-*-|!1)TX0AjNm5`HFkw6L`Zn<IN?<)Wq3Z
zXPzV2`2@(cQPqfDyG_=V>P{Ai(VAc!+rC}9Huy#2P9`GaL@PffcO_^EW~QP<3bt1)
zJ`sJ?C{a0LRHFY>);qK<T{OWR8{KDNU=fJv@Gw9U*Wub)XPuRWo5JhL#L!ugQMKgT
ziR{xf0zT9_7jT+|F#(Rxx1A5IB1t+h|MW7%=}3~w{nA1<c!XyHyYmOq(Z2yDj0;9U
zoW`OSxOjatT8QKhSRLpJm1!bcgg5fD5p2xxGG*{lIYL0nY6HINi%%Xm!$9ePT)EQ2
z6hrF>TVS}TfgO}@fMZ9~1;Tyc!sEHdmN37Y3|!2X^XY`y-Fb=yA6>}K8Diq#md-3p
zE{EGyNILtIYFsy2_jZbtirDn$3F69~7|oMUg*I3>3`@aC>8(wMEKZJV;a+Z+BT3h^
zQ1q>3!<1EJzCYxG`6IDJ7AP3#5TUsX#i7ZP;?!Rq9$FH!NTy{YN#g8L-Lcpu$^#d<
z(9$B|6Lkk7*=^o}I(OTsPeA>FopiF@@R`W8OG5jr5qbBND)2)a5*~_5jaT)77x||Z
z{{yb92V#A<h1J6|j*Hc}5*L@XA%@|A2)Aa2n!g?mMcn!w>r^X=zLU$KH?i3NCwr)_
z>7y^uQ>t6xTX&MGY|+<fJp>Keb!AWX%+SbBS6!cY|K)wQLZdchvcz{^BL`RB)Zuma
zdZmAhv*!^zgAw`ejKizSZ;CY$B5pF(-@lzKDhuUHR%}E|23r_OCNTzz(94a=;WL}V
zy7vPbe^4hrI(_O>6As<cq!|xs(q=-sHb*rbEUrG^^a)Y@2%ZPBPvmQJ-;zvjnrcei
zVOx?NTWP4pj$3K&ub0{9{tS?PH2znG-iW=KD2pxM0Y~DXoO7eX1J*+O8wCPSy0*D(
z96v(UW^pH*qfU6T4gb4)kG1c`ubsT%{Ym+3Gcs$kCq1-@``zY9P#0_N?2?bpk2rsA
z42n2<Fo_|TKI6{e(`a05NOo7Py2BE){XoF@tB21YS(WdWoZmGZpkwhCb{;bsV!yue
z)p{2fYi-#R>FUQNF~JMhjIXNZC@I%ux7Ax)&F<x|m`ye0t#_pE773$eZr+qo8(AZR
zxJo#?htLD}?;MfmD+M3;>N_u=bQYcr<bRUO0O#cijG7dS+Q16Z|IYOKm&Dy7&gKa#
zt7mI>i>_w=+0A||of}rv-`vhn0-3M1XwYo`D|Rwa@bl%;=Blr&l*&M4B(*FE`}I(F
zd`k0!j8SZJNMFmP$P;O2hrJio-@K)E8LQ0`KZi)z)+(#bCR^PSV0&+>Kl!E~7dIhO
z$tvK12Dh2hPJ!joUk|M)CA{D6w7JTBD$e*`#~8|WN1;RlO%LTVhWT{TV@bbzlid-$
zID5+FftBip=NjF4T%+^mZClB``U)@V2(U1G>?6<ON^^UeZW#B6OL01?@pS8Vj#>hJ
z$YH&=ew(@uHrg{2lA$!*?(^D|F-sp|zFxeL^KBOi37mI^rNv}pLHRT+csYIKjEMhr
zes1>MVhY-powmucSyWa%VLLy5v3Y{*^KheR6=mzH6%CL=z_y2CYxC52b8hP@#$r}s
zb<5cNrE9~Z81=q^|D)*K<C*&ZIKCMs&0M0knp=}=$=!xAsktQgTW-lEcey1d_oy^;
zS7~N)SBTuDCYPa52)Tv1gphlL@9+Hn_t?W8J3Bj{_xtsFK1+M(>8;R0jKC$bdS_2m
zwM}XlRQP#?8Tj}yja@{f6<vGpSatDQl!;b(Ag`aDSf3t;7R3H$ahvdqI^H$=q(s7F
zdICg3GpD2x`7Z0m=f1&BGQJy_tEpMS-j+@vGFTVW$)D1G#kojAyiYsoO-G;m$aGXw
zhfNA3?>d$=&P`mA)4er05f$&-UVO|OVeTp7YgqDIF*Un&;N0<rgX|Q4KM@JdZxd%H
z>intazVk#!+Wg&})PY1lJJ!r_NBUv+Dt4T8W=}qpg-=S=DNwjR2{89Zpt5YUTQSX>
z$ckN2<OXZ}r?e(JJ}6q#`W7*>VX7nf5!|ZH(V^vhpYHqAdxx(}2W2mpzt;*E&p=j)
zHt(nMsIy7Sg-maxgzYMK9jb@eIfS2VG_-%a`r`bNOwqR)J9Ev(3*U$2uU$^z8~0mu
zR=r&xP?vEZ<Na|8?XCl0M@x<}^jj!jKFi6M#b4{Zj^cXnj$E-9P89mKBS_E_-(*I#
z17!0B*qLZupWUUAsvZ5~-ZIa+80C}wvcGuGX%6tGu@9TDht0k>?l^6oeeZC14{~HD
z;H;kFwd(3_4(w|3{2si1#L?q#9e=T{eki!ST+4XyZmpDWWd)}qe&FiO7*CYToLFq2
zwpavig?-yj(3a4sfG{LY7s2OU8ttg<JYHqD<hDdS5d|cqk-q{)*x<`b(W_UP$(C>b
zT!??)4c!e+x4$x8Otx1j?Z0NG=2T%b=ej-H+&WXvchX^4Ww=UDTgXBxmfQaed_m-2
z%rALI%e>I6HKec5-<lG=M9)2TH-~1+1`X0}qj2XI)$8At{wcujSWdLo3pjkVZ79GZ
z56CaL>M}$c9-d2h_Jyl~dDqYdb0lN%?W%u!oEV$^sqNR1qG{(|Uu}F615=qpEtLIO
zlaCHaVb?yevgETnJK#2p7jsWUxEG25-?+HzvE1jYRroPo^j5~AJ|#^Xvt0o3cBkg%
zNVWp><Q0639!ytED4*XSh=1cTi0=MErMfeMC18voH$Tl^@6f}ltF;p+Wge(POrFPs
zCZP75_LBWdZ!A>p<Md7-=^Y@1NP_)fJ<MH8S>z71NKz}0#_q%yS_(FKE^$%KoCBTS
zx^5sxm|@g{Bq4s&;ea;-z$afpsf3?}tHQOUS@l4Ew1t;%T~k`r(yzycA(sr`c*cLA
zifHs)&|e-YLQucySPnImsacb#>MkD5&!a6=bE=iDVWLp{)hs0pD6PAkyvNF^SQCEs
z3i}B`PgS8usd)H-N!Us+WT`_E+ld3RIZgp|ny)nR-yoT|yCxN#5|K>AU!|9df%^>%
z>jE)50x~3FQ`0R9AS)7w41Ngf08Bm@r6)b<!2eDh1Y;$Nm3Dq{o9iir7LI|p0gEz-
zz@_-nmV+^KW3EcWgf+%U8_GYe0Q{{vt`Ao_j>kfkK#wXB`5T3u#w`dMd(6sL6LYG5
zVZVmiDe8U^1mzSWY+HDF3fuL%0t6itFfz?Vf3yWf=M)dWJTUvHA^a(uo7JK^C2nXS
zcW~+%FaTeo)12d3UCkL1)Bw}COiU>cGuhTzNa|CH+29o(AYOt%mun39Qh^{Cd%f%r
zxUKxC9Q{y=R^t;Sj5?Yb3b$AX-Fn{OvvcnF?tJ2t+?1!aeL?kMTFDTW*lW&6os4ne
zV(j6vmb_wehHRu6G5ZDBa)0*9&q=Gv<S*v;QIzia-LXLVV}9_7sTa;Y+8U>q_RW&M
zw9krnEn=Bl{IgH%{U;(2MNzg_%KLcW|A7Ef@y;)>il0xyH5?sySS`cC9+vU+E^WqX
z%YF$|Xrok~r?_tMgSw#pKbd$Kq3f3(q<T6#(jf1XEH{ozu3C;0#fG|lD?rQ0<5Q({
zgG(#6OZYL6Noo{x(*}U(tY(Ed$8NvQiJc8F<kPnj)SLW&p3HmSk1p-kkM^81fglvv
zuum73`6<!3Qf&<VN3>#VuSn)(h;D4-F9vI>eu7xmqYo#5SvH^tS${rbjddy(w)H!+
zp#DP}+3k3u&}@Sg-$#J>p(*!virDXo&D8k^WrNa16w>U_35#)tW7-pTNSt=Bmj49+
zfq|KgYkA93EP*_xX3#B@p3mG2B*J!pO18(HsAqmbU5s+fyXxsuk;73Cz()mdu8o$*
zkclyR?7o*$lbVA_8#g$ijt$IOgPZ!Y=64;fF$We-3BPD@BM@2<FmUFyVKFxU8sUkE
zWq6>X)goWT`g8KuP;-?<XPR8$dcbZ)eqv&7v2;f%9u<F1-)s~rcqF9_@)H5fnS)9s
zJqQ}RSPFb3CM*wq-Z@PNi^rs}Plt93+bYB%K_nLZs&0>ERhrf#%o3iFa4sbE_YI}F
zxNapj`&hN`+<9$>vSKK!J9Y)n1xn*Uaw?jkavIH}{f&Kw9_)<C)og9ueuCOr#e>Zd
z8!?o7h4xf67UG~{eQKvvPf*-f_@@+3Jv#e~<d<=jAqqH}TWR2opnnh^JQp<f>Y`;F
zd~(BB47IIg8{cKM95BujE&3of(y`^nwO;{dA4QX)*>~`cj13yAR$D?5cAHs0bDeyG
zS!ux0^T)UWU|!Tg{f1)5zjtsg%i1{w!A0?l{@n*=$fVhuDjxUOf->te;()b;^0Xcn
z2`vmSP7;$3busr3RryVedd~t}G=IMS{@r-YPv2dr$QHl)C`Ae`r&%*CmCUgHdevnu
zec3aBUI6;dzYOw~DlAX}l}Y!`uD%aO?q8|Y>|w({eg6=eHEo%so$_;v2a$`5#xjxU
z;`ym)86k{PT%E3M&0F@T{+&S+00O|DtZXKBJ9Ex8cz0zWhQ|&zDXyTmn7D^KFP9Cc
z#>M|rtBcIn8h%e`uN?cXt-+h7c6QHONq))7lxi^Ec>)zw>xp|<&z_7mC;c;L0gcM^
zNjo)agcQ<Yx&jw?_@`q?+y*YihGgk()8=B#LjJvdVx$F3Z-@krHa7VB#2>5io!@8L
zC9&nyMttjD0oyNz$o*|)HJB46D#?n_Wlj!Mv@#+6b5Atnnf{?3V1STBF63Xd9HJ)V
zkc0m3)e6jg9z-!8Os76l=Ahp-^PB-TO`!DqMvF>=-Gx5x0ED%*zY_3uh1A!A_9XHO
zLOv}v6vd<jbm4xnINztl^<ES07Wz0$d3xyZ(Eu6NwK5!yfEJs`n|wq=F{K>+X5kih
z>+ho6KNf=S^n6rw&H1o%D{?S~WZ5{fh;(AJlvD*%HpXHS)%*mdZXrO&N^}GdZJKCN
z0DriF=gpjeE2d~k-<`TZbP6&ed=?_!Qv!ZW>{_8h?@h$Rs-bszmPM~5PkhnSe93K0
z?DiRcE&r&!-l1MsQgc5k-mQxrYLxTNE?C3h<2fBR_C$GYkUqUbv~K_&mQUF@FiY*k
zshcB__Gj}R7#~1{^rDkX;B?DFr^NmitxHcjK}nB}HN%cP(e)>rxq|bCE3$EUMguA&
z$R;^peYh!?zk4B6tu1-q?RKBm(!<yPfvQK)uLDZ^2emF6<px{Z&AOpmi7rA3CxxI<
zY0N_{+lJqLj3(?kpT`w&I43-JU8;C$`UVo3em327yoz^1^4GUG(jM&N5iw#~DA-58
zjZhG2bDYt{Z`I~|N4PCEN^SC^dhNL)LD*W<2Gd4D-AJb3`)b9-9q*C~w0w`4tYsBN
z^-D2Xa|JR?2|0y)_4e%1<NrWD|ABOlWNM;X5@)vClJ0cvZgFU(R?HvoAB+sU-fE33
zPEQ7+UhtgI0>4;_Q~?DJmzltfeGNWy#;P^`{U!l1S5^hewKwm}E0MYT&%P1ush$jk
zg?5GjAfiDK&^hiMjJxlNG!RQF^+Iy*mg=~8iYA|L(&DV&eQ14&xNuY8Q-VA8B#BvR
zm~Q_%{atJzT&D1k9scx=n@5}9t(KTnpiLY)W||}+_Qr*Me>Fhk=Eb_RnN{y{m{yNi
zWhi_n_THQ-U1p1msIX_U0)dB#jS`&*uZ`-=&9@;`Kpwf!I8OC?8=NOC)$NdOYi1VW
zerrbe-vd?S2gly8%U-Jo)gu{;mKsh^1Xj!1HE&&}&D~SJ96NTten}pGU-VoRHOVxz
z!^F`R@k4L(PY82pMC^P%$<y~g5NN<?+sL27EDxUI(sQ+2SCZ9{Rq*%Mu5f$j0K5Rt
zSae1SHu>Bm%>L_oxnsya^7gTk1j&?l)$pqC7y;b1?44s`un62J41OKD&p)g6_z}6p
zdU?2U&Wb~AQJf0>%h8m$gZw!2yxd*YJBVMw=SNKsjj7(`zGS5woG>tpytsR{&}atE
zF9!vNg(Zh#-HVQIUh49u*ddQE0<T(IS$0B1(t?DF$GuMQeSh89r8=v9I7r<ks0y=^
zKHMaT$$$5zg9GH$C_LQw88=-i5)GgE`KKb;(9H~}q{An@U-G}nA%B)(J0O%JNs??~
zoZ-g;nbJJ^tV{r4oKUBHzA#^8+f0D~Jlb_<Z1odK>JLf`nTK8vJqFw<u#KGxBS_Pj
z$hibVRPsPG_t}7a{o^I!_<&)iZ-F5{Nn~05KM=)Q#q$qiA^5hc+t7@O5JDDHG?i&*
z@;-i=cf1r^oG&|nsrfS`#KLv(vfUAX9s*X@+H|mSFhVAGy8mj`dZ&yVWsHe1>eniw
z`e$rC$PX@;d;ouHKY?6o#vXag81yVP<=RKQ0)+uy1LAm{Pv|YPbB~=%Ga<3STR0e!
z(>S(tZ?Z&+)qMrcQAX~Gb)R{{ndMy6J$o)ePt%ls5MZzI<DbohnhJ-;*%fgy@AlJ^
zbpzUs>D2Rn9LV*}q4LgM<w#V@rF&n3{-y3L*gRTF9ID$mv#U>?3invQctJfIu>FYq
zY5PMzWV`)9?TWem?XPyO_vehcZ5xALEjPXF-90B&1Wr7pf#BLAX#oc6@A^6%ZeZ5#
z`~Qtq&rz8=Kuljtn&gxFC=Fug5UO1`yYTAr+UN}tmMe-PNX*KS_q)MhoGmwZVNJH>
zr@rd0FAb<tO9qxvN!)VK7fW2zb0<9cme}AFX$FT!oqf>vrPIDoANSDXrc?b^Yv_v;
z1j9AcG|o+ID|Bncbh6Di2<E7FEyn^aU1~NREJ5*Opzbls9URnj3fq*-?F`c08k~hx
zSW5}eJf_wa?!r40Kbm^*Iri}rh6Xm=^Ha2?qWPerKab+qlwX3QP*vki_DTi=iqdr;
z^>>3Prch@S$AfEt+C$<=x449)l?vA>9=++HlqlHFY~x*c=(AgcBfk$G3@F)s4%5_&
zdf5ohjNOw!EC<;|{YeUa)FJZu?(JIQ>5H_0@ssHjA%&-hJ9otPgKcwyBUJ{KWeBkv
zR~_0O?>gnXAOs&*P>1p?(3FzHYhjlUMb#?EE6RhPkiwqVCL2)hloH`o%o-bU@&)?^
z6p4GuAh7u|_m}lAPn`twKS0?j=MW3&67@^EwqKU`qxD40PNnGT=%?v=nG^utMjaj3
z?Lsc9d{=?n{v!-D)qvkU2G7;nHA`Vv;GWmhTiq#`2wTVV2|!~8OK7E#5CTpL;<U5y
ztnNgAEl73>yzGhKW!$xu&lHQq6hK*``LodRLbO3$!D|?KkrI@7EHE{Y1k+-+cM4g-
z6izTS8iN|3P?)tK;2Ct<H2M@;%>4SPK~f0+X%QX_?Mljt6<wq7y#i3BcIyHqj0Qm>
z#WUOsfk#P(ff|au4b$la4n*=>JV86f|AEe+H30#pP7EH#zzRm-Jb$*~5gI&Uw3v}v
zkd#=3nmN9;nEOT0K(>*ZyLbvLC1--lrdWayjyL%0mycYQigt;X$Ai1E5dJdasa`3;
zRzv|}j|Sx)PMFaBxK#jUCApHR+YjeVSax=cO8R}w(rA!aPl4)CI_(5#eSi|~0wnQC
zLH#p?wLrij=)aPE1@KrB6bH*e&_cO6mCz1#{#-{7Fsc1=so?UPmY@U6x=y$n(eh@f
z<MyaPZfsDmDpF|?<0I@?^EF_*R1$<9;a~fapJ)_*mi=VB7Sov3ucUPm8nbT9N+zCl
zz95v4lWg#q$KR7#DFNLd#7lKXEGvYAd-dAtbyiH@Vz6j_j!}P>G<2I#^Qq$h69H2M
ze}It$EWjRlT$~nix=r$z&HY1Zv{)Ee=O0j?SxNTtd5G~9$suw4LQF>(8#p=ae||;X
zM@0rNVjQMiN`Dt4k1e9rE9Rx!iu5}pqs<WWAo=}Ff;ve1fHR3{xLG#&S7WfQZm@9z
z9v`YjEBTD3NL_@QwIOJ%UH*7=0#<B8Pw&C`GtgIuG)}5>p7lj&9%jE~8B#@Q$ke{2
z1Ds1$yKCYvbxq*=mlaL2e5Zel1jD#(!?A8K<da|ijU@(@tjiM6`r?6T;fCpwJN<h=
z-!5Ks|5-+N-$}qP`ZUvQwb9s=ypVn$)?WQqSaKzO9nZlB1oc0?CciY^Dul-q^vB-E
zceg5WOh|62ltQEtyd9#Q0{G9uSLE0rXYB&cZ4!vQv1}N$QVjTZ8aKLDzQ7GiO5S~0
zF6m~bz^=F0$S7nH*RE|a=?Q9OD81AdV;h6wJqTP`c#sC$cCpKzJ4{<J2+vW#4x*~T
ziDu~yGkA%qmnpXvF2&Hr;GX&rKz!CEC~wG~QvhzvNZ*15#2gdN71-I0X1Rw8eB3FE
z!`aq*(Wos3FvpPNXLIZBJi(v(_8eJH#9w=XQsxixrEhmg#n-J#8n9^7=gdHpjRt8J
zklaE7ea6IhUtc7qUuiQRDJ&%>d|O8nD^d}Lfs)L@sZ~}J$jnDq)J;I+N8d=1O42z6
z0!!l>15T%r3(=?o1u}*qo{{t=DA!BC-zJ7(zPf6_kCNku-3f>pFWt+>LL^f4j4)7$
z(ndO6JszYKQ{#$S#H{K;aZTI38q?b#=adqdu`{Ma1f?F$f9h-c!1K2FMbefrmQ!)+
z`D!N=S1k!ferC}}Km=|cuYp$9%_+WJNQPIbC^SV67<1U<&|Kmu;j^!Pg$E5#6i0?r
zNW}>Dn8#3wS`nl~08=<eIu<k$L=B~p;`%?%;JKh4zoOJsLG3ZXDi+MT8MdSJ=e<y%
zlsx58a-q!h(bY6<AWgfM>fJH)fI%UF9qTt_uY5p`8L3VXfcVab<n2m{EBZdcJ!B~D
zbwYdB3;xq+^k8;^5jQTtyyN^_8Z@#NM&s!SiU#n?HDd9R%Y&u)wVE-HC6#I@U)g#U
zL@ykb$#r>t*W39Fwp_Ep&3#c*`l7qwb^I`|_T|Oxo0-XntcwR$wt{`d-`^Qt8xkw&
z)Zf9CzEfQrXPtI(uR8S7BMUqcLpeFQOW?FF4q5x?wTf;1@RtM!*Zw3%N$)M;tt=qX
zEXS5Jj;Kfd-)|=)e@a(q7I5y}WUL!u7GB}&&tGH*<R^~$5)`vjHLCzJeD+zuqEJQx
zX4CjqXZAmXoepsIC}blq8nglIW&=_R{fXZj^dW;1%7*UA+ScbWeqo26u%<^M@Eu?I
zukIq281fZr=xdKq1QRDEC&ZMYHWb6L66B!)UF`!iK7LB>rxcLerC7D>fVonJP$usJ
z@U*Q)fyGb{zp`vh1Q#*`P#Xi$+I=@buIW?{Fo%e+!POP=&z=JGJU}Z_>go%K=>-|c
zLA~@f*P^7k*;5<M0Y5S+`Y)#A3KI#<e$K;zU>3@6HMo-QL@Un2iY4-J%gw7+U5r}0
z9LtR4C5xvpkglNQ*)y@)9Wt@B)bw%wPmutT#iES91NcB}9?D(o4>~Yc0RYEaOJ=aQ
z{dv7gs^_EKDXd&fWJ)F51>yY@jmNc#JGH?#AGnUH>tCcDvs%gAJM?yZ^u(I!qN|jU
zTqx+7f<zYfX)~3kYJ{M+dKVQ#xT`dVBmRulVb_2TyN+@&Mc637;<8=f50d{$?!)l^
zK$SNH8!YdrT9`FGjlF-`(hoOu_IK?F_w*&@=>4pLZ|{~8a)Rvr3JiW`nQ4zc64@KW
z$y9!auRjX8+${0?ZRNbiM`rS;3Y-z+D^nEfc>;TZTcWW`>EFBbGexbY_)*!=`LhL$
z8Xf<E>^o%R1^Ntf3-3-gD}Q;I#!%PRjEmNiZq>T?A+tH8&~MI6PRA*k7%*z+_N4Q*
zPr$dA|ADlXr@G`8k7i|}YoY%P#<`Ly$zMmJBz^)PU+8}z#aossA1AL5Z7Ool>VAtZ
z5ZUOEEI?~4v@oC1q95cdJ;LNeg_BrOAuHM$FU}o(RbOZl=2%wAx)fS({`m86nG~Y{
z%JxCxqWvk-Y`VM7&5>8HwOijM=Vn=}Rq_$W=G*y}Jp8gQjLl<O#Zutjr~aL>k~RO$
zw`PJM1C{Re-(J9de8<~Ya`M8bt_K5!2GRJ=prL<>lbVu)*M6k)rF6aC(`CCZd}}v8
zY--?x;6F*i(mmB0iPs@_+!G2N;Io@t<|@?&yi6<BHHg0iX|LqaI?Ojh`Ayxx36NO<
ziM+pV5}I#P_x(a$)=x3%4ABH``~N_uHi<0BUc(83JqGV<?&b+di#47u;ph_7Qv0QW
zF0mcG4!k*z_r37|L`T)Vc*t7QlXEWo-`SPQYgTb_;m^%q#x<#Z<SiZka;Y%i0TILJ
z!}K#o_TglBJkL@Mqnt9TNtydZAzVa~{h!YAy9J+v>t#ew`HWexuum*vHD~LMpD4`)
zy0tgBo%|NsDlszkevLR9HF-t#`kfGo6aRXDyl7(09o@SxRmxuHX$rfYaG&iG^~H{W
zi)~ZvMqa2JcfAPpxrR%*`AFsJJ^m-F-94^6ZP4vECC_P4?9M_Nzx~g;tmLYiJL%Q;
zb<K<C&d)#P!zzFC^sUonJ(VfQ?wvI_uZ{<1>spIj735Ddw*&1@rN~_in0@v8+e8jC
z&)eMT%R?5-v1lUWx%*P$_xIV@Sl$#o&RfN?K{=D_eEJ!kv<(^%gS_~0Et}~}zI5LF
z2Xuri?@*kCKW@(erUOK4q!+j@rmNFpaa?farQ%=b;ORZLZw=C!m`j~fmr*BGOkU_D
zV6f5?WJ!1#`^^yYb@<fwv%L7c&oY8E3cOhSeek_^myPT_$H>OQ9*_P5;a?seE7x<}
z`ST%vtMpSoZ*t`Kn4-JDG*Ns1TDu5o`+^%oIHtS{k<7IWeye9G+DzI2M2__7HI6eP
zsVQ(hE!(xZq~s?TKnb^<7#G7Z58a_7f|{AFz3G9tae*=VuMg+biSJ(D?4hN`Y6VB$
z^~*dN(DLZ-$zHwMXHOb<OEM!YKA+jCXg0jNij!V9uBT$|u{Ca`ibYVJGdZu+8_or4
zW_JDM&4Je}2gVA(8<t^-S~))2K<6bTRcz>`@%zc=Q&%TX!s&0Z=2V<idA}CVShhNs
zEW>1QrcN#KqzmlLTL1aFd4ve;6lJR;Y(3HM@W?Fu>AlT@=czG=c6}UssACu9pEjOj
z@$u9g_B@n1I0T%9{-8>5Ywgct-KjXkIO{d$eJ0ROx*)*N;8kuDn9i)n6i>Xk<w6N{
zD9lpF-X~NGY>vm${SnN(y(KFpnW1;t;ZNsuW0F(POD6=g#ySMGqFG(gm4#QI-5K-I
zz01EMe;J&5o#&heO!z&Vz#U+5H*2}`;A&%C+Su)+jiyYTVwdtuwdvH~A$4`)$Hu=)
z$A7=HjJwvTbF~dE0?Rc-1#-+b<-m7pHZS?ymN|2QR0fF@o<#1fI||IK+U|Z@9(HJ@
z!K}pZu<1K#o0Az5zr2T)Rs%h$6Hm_T0CIJ%`i0*X(;I)8Rj;2K)(b7{Jz1lLTV0PA
zH}6>-DIR#~p-o0F$L(7=zLCuW@4j}9xAW|36^=R1eC-8IdqEcgMI>FbE)C91^*EY_
z0xU4WcUxxh4h1O~je%(w^q)635?~3(8O*%|4?lSLfFA<8EXng;IAa<<1j0=7Nfpe&
z19oWcloSpcdp#`R6LpC8piwN6A0y`KLazDlTQL2{1N`%oQ5b)t6Zpszs*%tusdf2e
zHYnsopO&<CE9(Bb5#nU)99b$)f3X&%g%C8-H2}dv#Z%Hrkn|;^b1?ub9?zi;kcCvH
zCaBv3@P*cuv7CDUPNEQ?R4Z_=H!um4fE0><r5*mz9D)~%<$AHIV}aJWh*0ho&!pC_
zCBj-z>b4SCQsj^4dl%}^*B{%h#X_O$`1T##(sh_WmOsNa+|>jGR~tO(oDmz5Y;U$I
zM&!kFaG)W1c?Ky#L+1L@g^#@a2<!^_%Ti!j1uQN+JDIfA-K&1#*@QXVBAx6325_pK
zF#{PYx`I;R{g#h8Ae8%54)y)CnJR>QVy6I${`!^WR5wFpw-6N4C-t0lr<6a2vH>6j
zB9g>$Qj^z2%(%r&SV+5tI9)G%0}{F{rPtL(1E|#5cOlv4E7^C=TW6zr>2tuad$`Oj
z_c>EJpc-5jNC`gpO0NKZq*lI4V#LXr7oe4eqD%cViDnp@>phywsdaw>n?Y0|0kbkt
z0CXL*Pw}Htq)mc`Hl;;qi?}5H8kdhui)fB@{Z8)4p;;|yPmQyzzR&IuEMasQ3kH2)
z>Gb6}s5*0bGBAp>O6)P6YbCXR60nR6$oSoHF4Q%Q4Lj^rR3aeubEjY*<?puw-IOF_
zE9sAu95$RO&BE#P=Zt1D`yz|-MJSDWqsePkkj-^H8pj!7*=hE`eBr*AZ8CfzmA5hz
zjQ0=BpIG9*<uoqS+*fW)6o5>1LO${0xnPLXK7TOkgeXp@)E7qA!J_~c?uJIm)TomU
zj6#Mo^^kORfw&NmQ#!D~;3T!L-Vwy`f8w<Ot)_p|MU-;#6vVT}Y$*x_9eEbUoc!pO
zJmXNDisw~Z1#9=IuXSp1S~x#e_3bxJ)5?+QjKfSem(Ys@er$;~Xc=w8c-#EIZ+ka)
zrr|rM9rS)-TW?PRUHiA~)y&u%7&HqI&5lt5pW<P#!U0X9T$-McEkJ9P!x^{O$R|;p
z-X1&FFnUC<!f2@t?r}ihTr`DdX3cuAC_H0cR>4A9EZr+Ba=vmnYWmGMz+4IeIxY4e
zD0q>d1AamxL?QCmLQI1Bmb~dtL{VJU7#Lk8Vv*Qj)j0^XTEwRmjK%YVIWX!?(|i20
za`6@k-Kg0VCfFD%=H>}1`=ODESQI0M(BAr__}k56rU&@!{1J<Fo+^q`J`_nNb(?Nd
zW(^53Hq15>Ah6GC5i_~bVpQxdtpu7zT*T1W^N<)9%HC3<_GZ<zd*whTSj1l~O;P*G
zfOITaBFzJwuaWt$an2%tEv~h@6JTRJsmI_R6>20vJ%tXlod|T-dc<}<29TYHn<vf%
zF=$F`bK3}<6ex#3SmRr45OowOPO-+~PSBz)W*$L{i8@H~<WXs%t{99ng{&Ay{f?qY
zi3I~4Br;1q8oOdi*<t0rZO#+aZ;4cPG*4#~u|W_QjGv*Zx@nDO+KiEbd=3bVxS@@-
zcU>$k3`kaBU113JD$mnd=N9V=2|B)AoeFB%pjI&#oRmGQ>~$EdTz|oL7gKVb&z~Sq
zFXlHXNbj%k@PR{SgO`J^TlC#`km06T^=}D$`ZXq$SFRJh8#0q$r*o0qTWb+zyK;<9
z8#!xuk$q5%r2F>dv3UKV0IPqfu4T&kWcf_Q0cq=Rkeyi)Gf-@&YGEtX*e*t=w>YU7
z(Y}!uwAze2lCH}uT(*r!oU|YP4CAZMs#XC~Ez?d15Xb)DQuzkLje!#agfr*x!g2?T
z0*pgbA>Btxk|CK}64{2iPWcDJlqP%Yp{;8;^?>VBDS?Ctsqg61>A=y;1nqLgw<)#@
z#DZ~)RQG)X)CD^q-_EL2iZ#6}23h-I82Q4X5pb=(J}+>QPEFLZ1+@r0s0fJtfm8hd
zW<IYuaP4(NbtR|bS9i>jmqkS54LaM-`PV%U7+qSDz@nZ$_Q%$5<W1|ke{Md+@ylxC
zhuS$I)*A;$#g1Z^_F19|iR1NO<kW}sc;0}VjRSHEp`Nz~^4-O#@4udaP{RroZka(L
zi8^V;F~6_LsRxTO#}b?su#1Ht5&I2l%Qf4l^C0F%+3UTobyA!;`jA2e%$DDhKEi_c
zO1~ypE()$-#hk4Xpq<yeU4ev9Y{A#hFX&5&Ci+N;><az96Vr+Q=@3M}&j5@4Z)f5L
zaMOdIfR2?arf6o&KNAj}W0FkR=xwO2=44{n?bQA6B1Z}VWNhj6^qr*+&`sGB4B}%=
z#GJp{kZAQ^oNggow{sMCxjNX>UejOE=u$iat!#CAOi#S9&l+?j`4)D0v=l|$DVazo
z1u*z$gLYO--%;WPBbH)VD>tchIA;Ck@99(2hr6$<=loEpt((=TDicL=XUezBpq)O?
zUw_5m`Q=tqtxu2$!P1$|4f1w^h6*Ys(L1%3m3Sx5lhZJCdavM)1D%}X`Q*2MQ(D#r
z1)tVDiKoxqd7HZ~T<#YdQy2OQYTjr4M`T#+=SuDo(>7SccKJI}C@f#YbU0lJ3HW)n
z`zFX44+r0E9t<KaC{+ukjuGSb_h9s+K<V|3v;7~{T^^J3#t%$FW{yRM<ahJQFRed>
zTe}739V6`C;yK4<?F6F+o=4d-@4;oO)%eXcpI3B`)_-cqh=Remak^vA4!xK|D-m$<
zi|l?uo2r{i|EO0bKD6F=l9&a`eStK_5fqQu)FRCw<4&cLkBgw{VfG}RsArqy<JHLu
zO|I-oh}fVl0oLP!;S*X?0`*v!i$7;VqJs90WUc9_A$c;<OXUrm`^C>+*NCj|dq$TU
zMsjsy?m>hGTq6lB?50m_T>d6S80j2hiBy8~D&~-GCQldi=x<TbiB=rU-ut%L6G9-T
z7U;iu(SDyrSi<kV`09`ThT~O5n}PXn^H0QHxbd;*NUt(*YT4ianDw|0X%wG~IUU&i
zvBfsKh<xv5L1I|X^Av?@N#umyqL#ttVq&I-j#=dLe<0Bdz30mN_)~O&MRPj(XStVm
zlftil_HIYZ6jT<7hk%ojA)$yPg$4y)*9_EAndb-JogoD(+S<yJ4!SA2Y8`+zZ|+hv
zc26kt#aK<S?;YQ>H%T6(w3udpu{n1{>z*<qQ&abMJ*R={Ufmg+0pV*@$+;AR3uZdf
znV?0)Ts94UEqH^MshWDn1zdA7j%TG=v+;QKj(4`mH%CyqMk%1T1aY93Y;JF;dS&Xa
zpS8>{Rtiygf}rt|w;yiUX2VI@gOljKjWG3q8c5EModau2+tk7{Qa&ym*k+M$HTQ>;
z=;Rsa&5*@FzrNr9lGna(%pl+IK3%OkEIW5UBRox>^v|N2aXC($%Wrm8hNjW49A?(o
zDW|)aB>(=FXof-6wKSE~swPP8tsqC&GG}T1o@bwS)xN6*SY<KKd`iF6c5Sz7lSgG;
za!<?!xm#SB;K$m*wf#WSXJ5Bbb6Z%zU?A+3WIb=qyj}6FTf|#`4a7Ym`vHEP6TTYB
zeb4^gGS~Z*J^HQs+d{%^WTQ^}WX{8T5~Mq|BrcyG!8kwrSauoe)Alr_nOy>0CB0_*
zaOG7sW!Xn3(=6JlWF_6cw&jh(vd_IiVi-KbEuf28QX;lU34Z-7B$n?DA`J}D>M7;Z
z7ugXmyn5E_*LZN?loDeXIMU_L+Z%#jVj3?!q-zZ~N1c^bx@i+U=KZL?|A))!raPLn
zINTU?Iad6y){|$<J2p(#q|t6c0107m{p+XiqpPhq=%kJA*-T_2VcuGdH+SXQqKX)b
zM1tdbLyNuTl_nyx{vlxQk02<fPvh|mKzbG(H#4b!9rU1NmzvZ6AE>PH2&n81*&NLT
zu;V`5^d|mz280Rqje9e+mvs&9-bTTeH3t+Ky`&MRV~3H)uy`O3ocB(lUgL37vg3;i
zwZ*4-WWtS*!k~(GEOuwZ75*hl6wd>unDU<R(~-im7w`Qz$zmwo97IlQ4>}lr{%3Wn
z{I1yWply3|B0DuASFRN^eK73aR>zJD1|g1~yKC(Xi#iCT73CLAczXNS4Zd0McjKzf
zAPM1@aZ<WLal8UjV!f-U^f%zi#jQSmm#mzBTc0AS)uYP}Cl+f1sM7Cqdz;Aza<VV7
zRoy_*+UiY23eozN-NcozHfobHx*h`dH9l{~@$=TGxWws0ohYu~BSHFiA!jB!T)SIc
zNEO%##ax=Q#|xR8D9M!01YFs-stL;s-oHb8YOxM&d^Z+9wDTVCx`==4V_D3Eyj`eK
zPU8M2`Sd1Obs0~+@UKdBPkSxGxDrxy!&@DxEVU3TsB&7q-PScx{0{#8-3k5M-N;sk
zVPf~hSa#~rA#S)PN#@!=t}iQsKXb+2R1-qpy3sl5LS;}#B02NQp2hKJ7r}Ruk3s<V
zB!nEkQ<kN9vY|mn?AdOrjFfcqi(K-kB}U8f`<TbA6Q``+p0Nfp2dDnk-e?Z^@sb*u
z7{#ftnUIOfu2u~GiJG`|F=V7~^Q}WnQv!nNzq41VTaR`UapmC(P<7;}8hCXH<(FRY
zoVCj7^XQ@mYUHlROEdY=62_o_V$1KIwo;kNi8_SK*IZlwK*c!I_|GsV|3<&dFE4n^
z_0uMv4WO-ojItQAXA881#wH?E)9fFVT&@HoZ#Ob4aex5X>^%jX_|UIUWvFc}CA27w
zV>xIlng;~EMA|Kekb>yzdZ8#2uxYF$c%I-nvCTRdSu@!#v<*5cR*zmt*%krjt?WMT
zkSVeaJMI?<lsYtbuNaaE=sG+brAK#we)Ap;@><vw@5F%$>HsI!BB3S1_9mjnJ($%I
zWdsr+rVO2GmMG@Wv%U{Z!R1p^>BVl3S<Of++U&7#MSNRUYrlB5#a<_uR3}!$JkmY@
z&;C1rGyprsMb_j661VeN;aZM0AaIvbyqrIV|LCXAvJ^zlCmXK{4KeQVBq{uu<_zoB
z*xpeZu@3|o)@M#q?ibKk4+c(mcQN_%hk%j|`8j}Lan6|Arnv(#C6QBItvkga^+azc
z5?Os9Z*n+>jKq~rO4YEbm+;Jb0*7Q$GLb_VSON^{GYc^!PEXAtP^X`I_G|GIOaae+
zgV!Q$eDb8PosT(0j&6uzisj~9bITRAX3XRe(6|n0Y=8kAiu2gzhk2ker64+@Bu0II
zp$Ij2wQ6avu{c`&tkW-?XPXA`yJ*bPk+j6Wf>VDj+W&Z+)<7k)`nLDhdwM)4rV*qJ
zP6_weP$`0RPK27^xXr=a{V3S|lBdmXA0im_s0e~qxoI}n!`RArNK((kg%s(c@0`t#
z{}oe?`5(=hw3pQfo>L;Rma)v;zhJEOSiHc4PsK`Wd1S;J6(MgVUG;YBBny<49Rc_~
ze}Er389ey;EXW9Y(SjWu4qu##NyS=T6d<4E&a|s+>{b74ZIb$Kt<M<StEZ8B(aF^X
zD%h)dzenG!EQ&9(2J{4JB~8E!>h<pwHHtZ{v4wUjz#}tGFV4e&#frP_jpVpgQqYLl
zSC&T3@osCx?|{UZpYvD*V-ne`XQK$K{Gy9u^2eLJ#rDJu-o?^5v@b3<yY~4T5ly$I
zQ6%>vp&c28vIKh=N)eJ0QDw?<!X*=lgGLqCLWJf{pRCnhN;MU@_~pc<{##4N8E-8u
z`!#s5C4n<Nr``Ph?+3(XgR+!9CH)MoW1$3?@v!^rbz?e|jpip)K)=HQ2AGq1LlF54
z$(%<D*=p7Af9`Jtn`EFaloVW27hRCKLKh1z2FN#Kc$9Cy5?I7pK3Z`I<+NS&NDyum
z+UGgmQ|i0Sfbi1^0Xgr5HzmQpY*bk0-%*5)O739h?$ZV71%!QKf>S{2QV04}+%HLx
zrPFk#h!7iQ(<q83w21tWL{@We0VG>N6moPnh#itja&qGI6qZN!5sa?k5TaI2h`oMf
z!M_)M5V`)h{GhKY)&GVb23q61E{r$KZBeD2^z2>1>v$Ntf*@~z?elLRSfo(QO%B_z
z2mc1aqw3A(MgioH2KW6!`JIB9{Li5dqY_lMYv&K5>2t85w(TM{7uJ}5105+o0WyJr
zU3jhL*0Q`sg8=CA(g}BLcLzj<4~&2$+Zx58t7fUX5>#W;#M`3JVmWq|5(vl7K|2L_
zWVHfl`GyP+yRO&<fNBve(?x1-KUCV($1n#{>YV)m_ecAgJ_1lt^aj5Lj75gL^HIEh
zA>P9>^=tV4orwToqIz7b`mpwTdRXz84w_>wV(sC)9coj}$+<f6ynWcQ<YwzEf)}%%
zW(Pz=1k#JW6_(O<m0+w@75te{luJvndC23Oif|dn+NO7()u)ptuavAAL4^x}*~;U4
z<A76z^}~nEAEsZdHr(fv0@9$ROKHTR^w4_CEUf8Twndf->CqyH<Vrl-dT|vMusCm~
zcR-1XF7umS{mOs880MbalfnX3s(Hw|Sj!$akdn>n>)Cea+3V|lr~B^;uc}=FVm{W{
zS$TpvB%z4*7aTFMi=<6`$WHlnSGPYO-igda1qcN!?=z0o9d3QPE_Rnk*T3tFm8u96
zgJJ9_4K%2_q(5uR9uvJY_{{5_)NKVG1BwcEAur;LHMu9eeqi24)V^DG{u4_;`rquG
z>u)Q)U8}|CILCF-tX-|i3sN5>E#qdgs^&Y<uy2=fo%2An^+A)p&?Bzt3)aKseStk<
zoj8`<6-SDZkv<(4T8a4^AhfEddM{>t2XZj-YC6GZgG~KSiQy!iXg!p&E;b@^5;S(0
zQxDI@bh3$(v8IC?1z3zY1q%X%0_=g94v-vRq~RX2h+9MjC3^m&$BeXK{T0Hxp)va8
z_7Z=BuI7%jib#s_lBIdPcmWg=fLu4cRw>8F9ws!Dci^J2Wx_raKsxKC+M7z^)3voi
zIulr3U2_et`6JwE%U-7=5kzx>oczzN0=AqPJ1u!ucV)?xY4_BLvqko0bMRM%+*zzU
zO7xlz3-{q{JK18yV)o;YJ>WhMF{j+&=!<Bssg|+`I*H2em8N$e6?ITX_wB(062z)S
z6v&HZBH3>tb3Bl$ubE$XWda=6-$>(Fbn26lzNzvKCbiRX>qSCnztDH`dKOwK;VH{C
z^QF}6(7-pCuCm)zq)ji&h)E+hHtx)}w@j+%NtP>Vp-U#s0#3waZ9TgbVz~2jvTA#n
zL!=5*OA2`~eD&vwO;nAydHWk{n<p`?obZU&H{E@AQmBFY2j90fe6G|Iu1dk725MhD
z<oPmSaSWxL5`NKCh3Um&<rgJxmISS&<dGQLwFZ+=3C-FUWfka$)JCm=7vB@^rwXhe
z%<o;(Dhx@j0JcnTWv|SOBhi%yR|yR-DKB`a%QE%Vz_riWd;LM18{_k@t5wSOs_wyc
zx?IAyB8vCT=ha_5+#Qoj&3(>YvXI$#`{|DWGm|e;R${w!NQ<8ld=!!A@bxMl{f*x>
z((<9VXDcuM1Zx=Ybn>3=POrt)u6O_ba^ISg>>!>45D_jv11i;0-0~R?vn^*0{q8z2
z_D6<XFHhu_&fSUPk8}w)7cMp&WEgw7P{94f1O6~`qM$@9bLt*TMR)tnG2MTWweIcK
z^~9^gn|6JSFKl*!rF~ezmR`$0wlXb$U1C`y;94!l8)>ZM&ro!bznvzvcD4`bK%IH_
zAL#s`S5D`W%Q4>z@nqABvlCJ`3S?E?acbKFy6sK44{5udKU`1BPLIFTAh|3J4ZD?3
z_L35=hfx(K<gCz`ox_#<KU-WOb{Rt%_8gX+Cjv(&Da=jbOka#K_hpaVrY2q_;njTj
z9v0U&7R#<~tvkD_Hr!h7IE<LJf*~Y3jdYcJ*AdGyU-N90or-Q_FzSL@vH1$UC8=me
z%;^wj?#E@W>rBj)s4FZ<M6}Vzy=0r^#dNU#ogu}()3PMpy%y=aX9;L>zaM_Tp&Qo`
zc5Cb0QHWaZA0xxm7<$Fi)&QiRGFP>RE62Nf)X`cadt>LnS53DdSF7!p*`Ba+R3*ra
z+%Fzz25zHk>vJv%e?JQ;CB2IMcD*KgF{@J-{grbbbPg{qQ@+vkCS<q4*?QsM7vq2x
z`{;X|a-a7TNiD}SXNPXRcWv{qce+<h;vo{9hOVDaZIjjC;h$!H4^<u=la+jT4jc>W
z0<Ja9vo7c^%O8=JTC!LGH5wn_!StMidzbxrE%R9tMiB4^qZ_v?)lro<-W9>SmeyMx
zXz%1X^`OW%i-O$5k0CVH?XjSKTUr~Z{9y6G`<`2zs$|Ax=H-2s8=cx$v<#+cA~x;%
zYzA?;KGqRT(HuS#fWx$J&E}zBZKM@PTesg&{xb{Mc*Ji#LA~)v)t6EDQ<Zl|D|+ch
z^Uc#=p71{V*PKzRL1j?e&C_(RCF=c%D*;$><!36~YJmu{KLht6lPUP7eQ@*A<wrV;
zpA>=o`LpD$CA%y#qs{hJ+UE?y_;?)Y-_H5BZ^CL@I<=UyyyX8tA+}@nS3U?28N@2`
z9RyEERiUmi4j;sj?^}C{D0s^^yId+>2ZQ@y4%}b)xCa`VNf8CawTj+_px0n5V83(E
zgmD+>p#HfC{Vlc2*uC%vt)ybxL6_P3U2kG^(k+e>p~C&e+Kp{)mwGDvrDtKHb_ik4
zuOke)U8(wKvOVjV$Tel&qYCpsCouWf#q53kcV=~xVcj#nk}STM5!Prs1hewiZGDfm
zu-fGdR$so?jjZ3&Bj2qvbe&rMf{4X~NXeazNirtMrW-}1cS)_4ukKuIG5Wo=lAgG&
zzwMy)d+SZzx25^|XwmjWea4qF!cw0~nTX0W!=f+szh52RdhpFaNQ$3#OU6}&+X!EF
zU)=s%_K1$1by$UM`0$-HE9Wl(u{M-ptIYBia-R6>6RDM!bxn$HVvl1QZ6cUo?=Oy$
zZ~I<b)Ms&B!;Wcg?se^~;k*?>Z2aDLT?pjphBdh17%ke9Nb!nf*MXg<T;`@x)tz4p
zX!bhiL~rNhOB<w;Zbz?@;EfDBH|4L5)(y=`=S8?>L<v**AR(Dg!S{3AV|6n_E=&HR
zE2RHYP~aY^WI8_ad_68r7<gw`eq3dMm^1%bq`UIh@><?U#i9+R`5`fbn|fRekvQr3
zckGtx;qK(l>dVY0<)Z&CY}yw*UC?b1@O>X!TqQyh^0poEYxn1vc)#$f;!TsvP~+aq
zMEev4AV}6X_}jA$3W>{Z{}C7U-m{T4l`1I{HxP^MqT$O)(Lq#cyaIdFSyIJdS|FER
zL3|&W21y#lsag1@1SNZg0TLXk_gRY~XF)e;(_{sy#f8>Bf2qQdWLx`6#0nl{@BUVa
z7qBJ-_nYc>fG{XY)SV2;F#<89=xDxcWx_lRT3-m#5)n4l)1T}NEs8bLW=>JwsB8jp
zM)}VP66aHPwhOr8q63T&=rk@C9-fx2epd4s)Abvyr${g$-Eu-A70(B5Mk0#d;sA(@
z!w(3wp8sV%>=emF{tXS>#qa`~V35TwCH?$U4*^h~PVB_}LJ@aBBIy8{o{rY_imLYl
zB@4}+H8BS5@b9ulvujD;-Y0Y4vc*e6QPZ3^-t!u1-A_#f9ZItBsly{m`C-iDKc!-<
z!BC~vlu;bc1M%Sp%_&)D#efjn$L(d@wn1a30uJ75K602o&yEE7K7b|QuiYofLYMHB
z(CN2z0vH#$6tV|TkO7=sN^$?&NFfOMJ8Y+j2aG0}C)eAaqYi;jr4GN=-y?f{KF&1L
z-r|vTx*E9wO*Xi50|ThixD8Ti5(p-imWEx`3n$&n$A}TXnoR8<TS^PR#9;SI)KEi@
zLysf3zg>I|50nBN3F5DG*8J5h8UZYAfjnHFVN4{=G;Oa*JJz0y1~HK|!bG}^)0tZt
zJHQOy_Tf!ri}rsYSMHS?sls2tLvbWmmXGCVHfc-klSk7EqubrR<_f$t8S&{apT|+$
zJ=q;U>e6UJFBXLs3PeKA1xzFo;%$O084{?Vr4G@F=uUn)O~>Q;C+2^74@-;BUEyjt
zMt{tWETUSD&g@oTK(cE%te_{U{3FL1B>fx+x}xV=5?@X4lKUvj9<Zv{U5nh~Aquu3
zk31p#(`^0zjr1dF{3sm~p!u3kb47Ei@;2=BDS+~NctAl3{EJEZozuv-ffLy-Qj4P2
z5D+*Ul=Lw98N8i%dcs4(+viss^#ns%(tT8;w-s6^eHwQ2IZZ;43j~8uAkBjEbfIlE
z$?+83+li(}Uz_#UM-t6`mnm38aX>4Fqt8p{!w?llXZ{aI{*@HXNuk>86;}*sYm^<=
zBsC~ZJMDplBw4P4uaM=`V6JB$CykTOTxj7oIN<|gSM1v5M>!q-r8AS?N7m3)q<-Pi
z7oNK=WOD=>bzB;%$Az1;2hs!tyO8YBHhg${7fh!jo|7G;5fMI=FHMJ`sOmvWCRtLk
zVJ_=>cMziY-D!fqz#TpBB(Wzqx2Cd@6qQ>bq2d-fmh!FYD)jw<0xVrv7PL4bGz8ja
zg~=~gmSe|58BRge?Jp@k?G&Ns{Lsm6b$zYNc|yh8Gzi;s5+9z)UyueC3`$=$t(u@O
zUZQ?@l@m*xrp(49;(w;dGmLf2VnawmlQ^%-v$EP_3eXmgABgpzN?<u@8&^Jgva}q5
zpjKHZ;;#pS!+{CQ{g9<zkPTdsLA-tY6J_D~Z<c7B*ZF;CZTeC+-iA*UnjSNd+oHEv
zAsypq#BD`iESLSw#|U6jCpbZA1QP|QKyG-cu1~>ftRSe=Jzbs}rV$~N`hCuMlO+_2
z%H|mmZx|64i)9Z#l1^VCvm~{}jHKUu)5r?QsZNswx({1CM_+BN47l=5EGm7QJ)!m9
zn3?=}=S`_8CoqGubUkO2o_!Ij^B?F0q!a-WD#~lz5SzlA4lNc2#cYl)ya-U_Xzl7+
zntCRQnraT-Yx>^4dCxaLZd8)x-LhTXWSG?NbC5qJkHl*UKDcJnfy`&#yi58+=3rf-
z=?$RK#ib^hZ9Rqo@iD%FvprVKWa9B<aGS$L9R8P9<@}N%;Z1tkU#nRWJ<rPX%pqxD
zE%qbc_Rm87y`pjZ>%KA_V$yjARgeXM2I$Rs|4waEP`rYo%TJcH;af6a%toy{Ls!V2
z5_e8FuJPn|3l<D~mOVWsUoXOjs$vRWS9d+a$;59gK3==LHuo(*%>rN>>5E0)*7PZ0
zIk9UW4K+GZ@^hA}XZ-hdZ)cWxq}4BW?EX8d47ue)*1_(=@{O{sqv?E3C<xq76EJc}
z^bA(N_2>e+Axqb(*|$sh>E*xH;fsuhLnfks;C=t6XP02A94sYcjXn=1|MnLHcai#}
z?RfGnk&O|7mlGNHIz9RnR?=Hr3r|Uis7Brh)HU%xvoI~hQE+Cpo0Uooe$}S7r3Mq6
zNKd>^iB8{KXcYVC-*{1u$lXb4dP*UEb5cuJ6M_U$rC5I<1lxpd=X1?6sL1Gpor1G*
zt60opi)fC2j$EV@LCrk>#W_C&x3hPu>Y5D?gS@XSX5Ggv2IRYWN5e`id~f#)dKO)s
zc83ls_Z7DBz?qCfJwLrJn3hlm_`QQZLd>i~`n3yMFvxyos!HUvhOpz%)6n@RaN`QN
z6l^I@Hqd}MP<VxtiWT_sbi@yG>hJdz^+h;%PKblXRh7Q&7+F)^7oj$2+E$9*ccyB(
ztqeIw3nE(=5xW9znoDcpoaJYX<iaDQhwL}C6!AQtH|I#XM$$a=xzz1mn+yRFcwA}O
z@5W!@gDh|6Wcb3#naK(<q9Vs)R$qRqtg)+E8Gha(9zgUwNFaQd(zIM)_-@B}Nd{{&
zF@yUVMVQEW9*veLlI*l_ArrTYo05v5F*neh97sV98eFEsNw)L^<4@#+VZ-7@zZP%1
zj@(V2CrwEWv(;{`DO5(@YdawoiNB=BLDwK6XB9go<#@gwnEm@kGD(o^$IB?*wAY10
zk;+9J(CqG^1qE6+296gRExMavJZ7KpYl{~mEFm%6%q3s{K!pMd4UftF3v(A>*dL8z
zkHHREk98j4njJCWz)5ern|u3p!eT!9>5~_B^T)DWGThst#wA*PX+o|h#>61XxHbc?
zyJBW49AF1ptFNDnDl<K>k`t(C_;-;tSpM?gD1(wGB(#D~7jUJ$CvG_=d_k}acl0kh
zhW=bZYf$ta9y_<NT>iToebD)_%X-k2Tfb7L`^#`uWPa;xe$;cAd!<)OptQ<TdQ5M`
zSq<XLbI07-9BY@YX7brGIrkq1#s27wd{w*=m9o2=z)p&HKKB_7DK7jUMQ0uj<^P7^
z8G}Kx6h+ohw#aTQW6hd<CrOrUkulbhJ(R}Smoyk5`@V;e%%B({WGM{UWtkzu_xJw(
zbPk8(%z59>=Xvh?x&qb*9t5<~m33h@8Vbd+%k4j}P|hpeDu?v4-l?W53G+4!s+#a{
zR0R@SMDfapc_s@!4JG6!qAiumkLVW$ZjFpP4P8^H(3IvagAtb=-i(lX6!(F6`I>rS
z`R%SBkro^ZbR@a|K=Pw%NJ4j5OT8pA;C17Z{kq{ApM3S#Us>O(yuJ34eV(HqgG77q
zB_r<!$?d;Ldj(ptG^+j5@=F}MnD@-@`$QtHVnDd+q0y!lG6VuxP6Smgpjy_6+~x&P
zP0LyPhmV?Hd(mg5QuVR`fcO%W&0(h1Bel=?<FR#B;c&LL>#v^gp(``5q;3AdM=`9Y
z9Qk+udTU&rd%=C>vVYG^UZo+M-JlS}pDPEpv1Ov{)Y9Ye!+oB1+s~;mKg`-w3mJeO
zH`<Ojxb*}xeQ|4<-0Dk}N!TMPmE7)is=DeE`yz^oS)jfDz0a+)y2hcd%QLr7fkX$U
z{A#&ah33>&MOSfbAf@`EhVSI>YwJf(g573b*Z*2CGIV`M8L|1O&p0*&P7zNv3Oz?S
z4mN!6B1+V_EhNtjuK`pVQ<Ih+d#x{!IP@Z^tj>Xlqu<Hrt!4gd!&sl>Dkok#E+a23
z!HPmDfA?ycp|->g=vV~6<iGAjF!g8c=R)u06fXKjL7c)pXByFNd&TnW1u}g5LOJNO
z<cW2k(L00x#9YyJ$gxAmHz|9?o4zmpzQM`X%dAxJWjS86IrMC^c>5;%Fd+BcuYZl*
zd+nPhCde6tRmMxpf@0w<6QDv~q=FXJs!Bzz!9PY%ql24WW-9ESnIKw2HJuiK=neB!
z+fFVs<0b=>hP4n1IaU9ZGr4;M)>m-l$JV&%y0OpPVUahi@6ruE+z7KX?8m5ILImQW
zi;P-*!ysPZ&Kp|)5Z3D^u$5^+^|R*~g8Womj}sGwW$G*9xFNSb>dm>R1b#S@7o8!w
ztl=fSlegPkR2va%*F2ep^OF4_1(xV_<^l@UO10wsp>t{h8i1K%BabXDjw}xi_&q#o
z?X}!_7_7fp<|-E5-{u#YDM1vg?0(`TwOMRz_w&<!nZ@UF?and|_*TZW>fIoOJL8lC
zR`Fl)6}bnD0Tt`RRvCjz0KY1*PDi>59`|bTu{Sg?q>izeIsiF>Ko!&+$#r5DRvC{a
zM09UvFalMCzaRZRCR8DYMO6xXkHV-L^jB`tF)>_W%RuwO)E&xq*LT{%g<WNBOAnbU
z5JJGH=o7j(eVndOWv-J&1%+a$@VSF}v1f1O`we{4@e}TJv7S@)bjp~AZ9>m$G3Baf
z@CWwpWc+&FV*~U2BF0+IT#}%YqtxR5iLFW{-q%C@iF@F@?)Qz9(xB7C7&07U+-84g
zS9sFiy6c<Lfr+jL#}0ABx>`<@^dVh;$>L>?j6nMJ!sU4r({YSVvY5_@9bqg8ZZT?|
z=yRTrl`^;<|1_opInj!k?(senR|rOXr1!(fwF<vOcNbjE?s->gz_mjztY;lAC&A!g
z+9uzhUq7&&T%B4i>J>~yB{{mA=*f-!fHT22`r5crllfF}XrKoliyY5-N#gNheon@L
zVq&2V5OxOTBo1JFKEMgu*_n_7-&{nD7b}gz%9z?O0^?1XP!u*${41U?wzzTvpo83I
z9AAm1Tf|6fFhD%g21HFAoi8$(&h|XvVK}grYe9DfG_tt^bO0+QSa^b^xcF0HgE(g_
z>RYUypBGiS(&FjZO@;LP+^$7zWEVi{DsTO!UW4}|nKaD?x)P2cmI4Isf^IK;evcML
zHpb)`9L-FB8GuWK1gkX{xKc@Pj2F<mZ)IrUS6Z3;X$0Ml*vcSfau6){lW35Ept#8w
z1t}>VIV8Y1a22kN5CKPSEbeOxk>3N69_A4OTeR9yIG<s#h8c3?rbS1IAbcHMtw_Zb
zrHo#=!W4yne<aVf!>9ui__!1kqXB$qKh3Aoirk69$0X@N)iR6In!k+&$wdc9>(kTP
zCYeDU*bw)}CRl=TLB)b{eBL0@l2|Dnbx-)lTRm@3@+s@jN`ro0O0XlifTDA;Pbo@f
zxtdZ`B1EFXk~qn7;~F~y23j5*qaqSpvvK;Gy;~ae^NUHT2=oLy5Z(l!*3dl9Z2dSG
zxopDBxuEN~j7bz743oc#Wh%x<Tjcj>o5Og*Mx>N!t<4bEmX)JvO~;EaH!z5)cltpJ
zO_=3XF$OcS)}xA2oae?G+nvE;Rg$58vE>8FN_P~W6Ux4JP`&@vDVBT%>zYMe_ErQt
zhIv|>a{g*>IC`J>rSZ0P&L64(FpdS2%*kk&-XAYaQOm62etZ9#81$>ZKfKd2Ry^hB
zZT%G%={${{mT~yD`Yh=1Po6dh4mR5;dv)j}`gi`SOl%zg&JfYTMT|c9u29hB7~+z?
zVG}l*Y7LCUjzK;i?AaTh&!^?Z=YP-Ce;q9a15ISLNz;5!I_9B~pO#2p(%S1Homz0D
z5A$fyG)yMN_XP{pTaK-%i&TJwo_(q}FJNXHsY_)Obsgp4_2j@^O;y-cWwgk07Y^gU
z8goD?W%$|w1Dih9bZmH9OB!>=no;reHFSz^nZHqslriy_H5D_9<}`Sm5rek6_k00-
zVFhX*5|29!B$SGamBS<mPNdlawjCi6e#UIV(uiC%ViYQr1VZojF%2}$FnA%;A$&P8
zvn8{^1tz9X5yq^YvfPZ|3?sUaUUp~_?|H={n~E-Y+gSB;XfFg#bJL~d3LA?Gw@b93
z#L&=?aEf7CQvwaG9)CKLP^wj}`Yl>EwvrCWt^v^`6VNe{E#c;yHY#m@*xczv+zPwn
zA_i#`bZJnS3&o&FYvJFU3L+Rf!#W(1F_XM17O!O6IECxvK51m$-WK6gY>~E)neUC8
zPMeCpeK($a9}A32dSuz5b!`qW0ywV5D*eu)6XM2FaP*Bb_o<*->ZLcMa%LDAoHyFj
zVkU1`tSIi)0YT7=j(|{k#uv3#i**jD=L97XQ^#@|W;cw0($M;nxHXEf&%-z8J-u1d
zj$v1#d0PN|h8oK@iv~Ef;nO*1rk!a|YrgA)ORd$)z$vTadEet^es=6<H5f@&u>zAu
z^@|o)V%_X~gN*kp;H}4|cjD63Ja4G~<w;8O(D}CY!Mh;%oy}Hgu>393__eh&F-Ro<
zl$o^h7{3h+`wyD}PgbLGjvech+ldwHw+}{Q@I@R13s=FDysBFx*|b3%uXYu#o>jg2
zr+u1&&lrtd%d^o84t5HPYk-)&GT1fmw6Yj-wiP(nARgc7xTzXfd_!w{!BozkX*+Ph
zA&h}#*e<o#RS@olTTJqkHdOvjXS@39xP+|)Wx?$Mlw+B5lyKo=%1ol3V3mmkgOXwx
zPJ30%LY_KZ#t!B2ALzUJa%u$01OnIReiHK%#b9I!JUh9^p!b&+U;D@o$>^n5R{k2;
zIv2O<;@NdQ`rVFHsT4zlGmH=CnVLO~-z;3Ex^j8)q4G1TR8{c(OS!-y_PH&CBp*D=
zaO;e(#Nm--aae_x-{a=S^hKSn$_8`nl@i|A3f<j7uEtJ@lQGxVFE5G`-+NwXLB5(+
z|AU@n%D%CXwG!;`^oEav!%*;hfpOWLOIc5zs5%$K)v9wv^6cerZPXycmeL}d#JcVr
zFH=>GnvC_A6CN3Qzx5l;5f^WG@1{zxH=T4ZsPBAp4Rh`-p?!a%OMO`+a?WL1A>+ZT
z$iZnEqwqG#@vUjb4rqG~&+RW-(;htuJe<Cnb6xd~^PL>SWw3Rwv;rO8uS!V?Rz%6-
z3u+p}Hjxr{k{_0qvlis2uc5Rxf`Z01&xw*RyR2E5uY|D{`QsY>e2Ze>QvOj4x%k}y
zgC7sGX-nQP@XC{E%9Wd4WB2_CFogAXpu#x0@Je5~Zp|HqN>+l>g20aZkt+98c15+p
zQipFdT<ub*@6?p2o2i6->7An7CKdytV4UrCXBu&);%Lky1jqL$NvBIkRXLJLyl{WD
zr8Q&u%WEHY)=w5nMy|WXG6`ZI<FGM*tjIk~p^0|Z>HS6p`ZMls&a8IfvMkI?_6J)o
ze@cJMl<wKU+y&2<M(kTBV?U%PX{i6Keex{vLNXo#49OGM>FiU}C`0VTU$dJiBfR*Q
zea#BrFGmO&&b;V}@Cl^<Rk1A{nkL0IS8-}!D=;niCd;^kL;X|lMb;9ZZ%*eGwU)Z2
zFB=c+TD1ZcqmdgIVWn=Do5PzK8%08igZ=VeGF21MsYY`DMI4K;P%P@-R64gLlV08U
z`vJ$mFE5TO(R~3>RQ(#ni(pu*Ayn`_CTnGMJCIcK#BuL4CNa&SF%}x>qr4N!OkvCY
z=ESdzMwncV8>K6s+~p7C&ALfV!l>6k*y~wHHPQ`D7~Dh&etvO+VOJB4(BQUxognEu
zs&WIL6G!2!>ES?1G!Rs$xC#mlTN+keqF&0X=Zm~QJ{=!(W{VONRha<KldJO$1-YFw
zjxl;m4hzyrLzB6U?LvF~CuV_<>qc!0bC)PTMuI-jKl-alVSad+a`r;~QwL|{iql)4
zn!Uf!zS-Ed-x7EEkE9CJ4cq-tSClwDo}TNd9x^^kIef2^|7B*y3T?an&DlA&ulr<6
z|DBXRwMUIlt=fQBOsv4#uixH-peG+_lcVa%9a=*j@BF`7`NGnoXZ7m;5SL5@+(nrf
z6rDGt%$?#m{sZZ@@k9mooYK{)=3WEa3S~QjR90+pbLmfOOrr#33;)v9l?*yHIVI-2
z*<mG>@eJtkf2xh}ew_R<i#u)w`txI!U+DMiAM|Exy=L9<Rd>?n<Q^BBndW|Gyo%}l
zuGZ~SwCDA>((wh}h(G_Ax!p2wjlvdxkS@tcH>!OuUJ>@wX3KZrzDKw#DCYbZs;t86
zx`S!9pOKsX1Fz&)cxmhkv$@lYkYru8>uQ#~iT{9=%v5a@zT@AmTCFuCi{6rxA0L-Z
zkl^(u<x*WSiQ=~tfmQhrS1><{X{9cOp*7YfK&RHECAgW9fP_y+j=!3#D~R;(BgLnW
zCZRO=x)-m-n!3aGEtx3K{sUoYMdbNvF*~}-qzWC(VC5?Eo(P*HzwW+SbX`~W_ew?b
zs}1xTKPss-#f0)BbnEu)WTVK_Ryw#6JHF2FPv7?}2SbbbwK^Jldq^O6%J2t1>L!Wv
zb*rBY@BMpSGqxNL135<mo#-V$B>(QM`PVY&qKC8uR#YMG0J9`;7E{KXk6_GU`H*O1
zJ*&BU*&>Q{=GEu7+_9x5APTWYljLGt+Dc*2-DX$X{n%bBB`TQkY_#i4@``*#g+j2Q
zui@Zs%FCxZy*WOMwG+J*=v3O7rkmt7<8;>MI?YYyx)uZo)Duc6<(NBuTN7CQfv3;P
z!+UloH{Xrn@2u4xY=zIEfvLfJnqjjpxr7%wJ=Lx`jBUVshlknI^(#UJGVAFjIL)(u
zmKBYJGY-eg;`LO6%5^?v_3{^Fjm$YAlGk{`<b(XeR99}Sowi9P8m8aZs(X!9cr8NO
zRXnIuXmmZY`+M^8Y^!@;wXfMAz~5gN0LHg-sqt%$IS1D%$|hF~gyq8&!({&Y7HM3H
z+ZerUEZ{fcM|^YTAopd({Ct6S;GePYzWttq96a5d_I8&zQ3<yUNxUZ)E?wH~gvS3s
zmLc<DV;SVng*86Cf4}`9D0$inaYwNL5zu_M8PS7hLl@Uy7LFuRYCJC~#6`}71g+r*
ziVVD;HW5vQ<O0|l+V(N)z3<Dt96nSk6lwqPX+HIlfRci<i=b(b8=p03LH1dAUDMre
z<69j@6-%G2%Ro$S975s9Q`-`+96gi0jxG$$!TN*eP`don+OaSqfTTT4VFF#VoD9oX
zXZ{aljk=zAH^}O)yPJ!6=T`{<QLA<OC#o@ozh-T!mC1LsJL;e>+h({jc*-Al#xU$~
z)CzuX4I%o{Hn5{(NA>PBY2j)Ci6v96Dl&<@)nPQ%=;-zP$FS(3wTsOfcm3ch(viJo
z_ToR#{SG8eKHgy=3w*ELG8M!ZDCJVdu~M-v_I9kI6K?;>>-f{OMb?vpr21J0v)-V=
z)i8kAYwi=+b@*6EYwn?&jYLb1YC<mzegGGhfB8c3lXImjoJYf5D2SRxmb_e7x&9$L
zFIK9x4H3_n#8Dlmn%0h0V2Xfkdf)M7cvUh*ur3Q7Cs|Gi+;~5Md}@`9qsdb}f~*c>
z0}0UClKOqQ<maoCdaURjkr{pufJ6&4Ute^|$a{vc>0}zYGL8-laX``jsKs-!uBN^+
z$J~Jz=Dx!XZZa&$QN_TD-^yGD5A${MR}?SbL?Z=H5873MG)##@%&I7CRD39K?u%E+
zOCcJe5I&fyT13;1Q=K=#g-Rtr4>f9Pv0*6VAVYL?b4?26r&1!FScXFC<chK2I1H@B
zlarcpyujdho?f}&h6%MZl3W7O=8iUrsCdx!MR#fPzzY?ZM+;g>Ri>~}nLaF&lj`IC
zo!d(Tml9#QLa#)NP6jk_R1D~=8ldANoNGqW8t^paUU6j`*VrP+l{}6f4IiT-sgBW;
z7sulYbT~#p3}JZKmYx<;gF^{68j8bWW2R#0+t-v%$1x^e0k*saWTq4TkP#4%9=w89
z*FUthS7~TN!*ZJY21sdEM+8s*=Vu0Y;F+frlfFPqLfE<vPv>$by1_XVFu)#<fJ92g
zkVI``>V%DyEfZmNBfu0}zn0|1!6^rsDey8d$K;-lgNuJtx53LHf@4W$3bD#@hV*zQ
zByfMjNO^I}D4mIF?wWX+=&vI*STafQ0VygvB5f&52t(oIE@09#G;)m|1(nP-$6-?(
zSYigDN;@V(?1R8w%OBV%xmnz#cBYiVAO+3zuPIb1xDxJfSk%}}l)o2!ACWf`w@aWt
z_f*{<0O<*fMYibd!9#a!h44}^IO@9rXn~;R>3WX`OqH6FODdHdTiEjy1RlltbkL*_
zC%~eWf&O<o(LO4|@eNa0sv2+^(C3mVM5A+&dku>r7lD6VH3)`IWW4CQS2B?=US!Ms
z+GrS#2`xUvsnKbT(SM8=y`ea(wUnR`Z=P|%*7!jtfiXBPx>`v+Syufs>ucBe-U0iU
zX}aZ~+fSm`3Um}DIU2wLC=!lLF1^*dSeVnv`>RH<VWy%Xcui?8gCYm|@yIO+7aa~#
zI!zZ782)NSOHFZ>@f5xCRZCEssJm{gU=Ukxvq)j!E1P7{)?Q9#{c=qZPCG^mSGMe>
zNs@hR@UIv6#Iw2dHu%BA!x=66c}iLhT>A(PAh+_Q83t2sU-eM{?e`kHyAaK6%~RR;
zIIUSy&xUP?0fY;BTF{kZ;Yr0ma@*9rK+km5I3ysX(U-v07z#LrZqf!Y1wb8;@m|3R
zi>U_B9JGPWcE8^?xIlE^lc-=-5PU$+cm9X#bbc2?-%f<XvOPTv*f7&Qw9h9Fe@5&W
zi}gibnDVH9${%)P(v>2N=h^<Y;g9zN%Q2!V8%fmVN)lU!Kxqm(*A3bgD@n#J7vhoe
zc;=5HRI;%%KWDg^LLuF<G$xSC)luBxV_MN*e(CpQKdyiy9uv{%vui>uY{9}Ux|;nS
zpv81!b?BJ$ej!SaPtulujoXY`>0h<UA5F9+Ml0cBeH6@wDWMsTz2vV6e3EthdQT!y
zq%D0{o*@W=8(W}anb`#Fo`F87;?qkL35(+_Up1&#U#-EtqR|lURIn-<`#WApl-dIh
zuL#cWg+nj>l4DJnVMuLPi3Ug*r)E^0*IjUn;IT<>0zx%a+4927R5(>rup4Y`=N!1Q
zHWkfwo&Wg^=Ll@qeeMKn5zoo_DK%_B)N#?HO)lD7^l7Yg3_g5ZrQM?FjW$Rh8h3x_
zX%J6j^L36dZXjk8PfnXP@k^ip71yb*x64Rby{F8kFmwbM@Jdm_F5G*EpfzDBnCeI7
zlQlR_R&n=+X_(yd+pN@*aa)hV4F~u|TX6P=h|c?h-2O1$mFY6O=L%zTT%o(FmZ<6L
zjGgh-cdWy9(h}4iV;qq4Kb|Y?%_I64T3doUE%-IXcl+!4Dr#>(j*6@cuTV{I$|oSX
zuaS>yvx_eu%a~Zsxi+Z@?A4?mJUx?kGpB_pOOjF^WnPp_-mMKawQ^-DTI!TXGk0Gp
ze@x~VJ@-j8cw$fcsS?hvG2&~defiUN9=`@e0)wO!S*181J?nU8^%qgPIaL#~6#lO9
zV8lxnXeNU<yTex^#J}#=)ZVErZTpb?u06T+190*<{Mmg+FRW-ZN1;jSC7+|r;lzgR
z^M|DmLVNlP=dO8HRs4AGX6^LQ-@r+EkDhlCLoQ|eJ|-%+O}tskohk|ygjYTY<y|&z
zh&JsQc#=$aN-6#SN$cj`+t3ip2ja<EoR@TkF5kF{nGxJ%UbQ9@FF)MGKWn;w?WV@p
z2ZBn@?WC<!%leFucm))xR9M3&{J~!7&p3}~NF)MMJuc_nkghKVRwDhZr#~Kna6{Q#
z^MY=Bf&?;JMC8mMy4u{wxIE*zMlU^cjY~tY%?L4VPHUQW7t=56@Qru6)*>A7e)>H7
z`gR5MIBmWb#cueAlu~)CPBErS+?E{Ux<GsHdVFp5j@(0+2VMFJg99rkZ?*kyYQU6$
zE~TtN=`YV&zIaKN2M-**ub31)U+-UW_9(!CJNM-uSnU@N6&t_Te(Zi@h$RK3a|p&q
zM5*JO4fJfj&INqC*~WXTG0vo*-)OvMn`V$+umlj%9dqTbKrlN0f9F;i=Z$~A+wAE#
z`<>dnE4?wl_}|PH(fe@z5PKoF^A(luC6)|rG8&%_s-Scm%@1CK0pF){WyeZq9Yh9{
zf<Hp((>dhn*D`f0N*z<bhVSr^oI>U{Y>Y{{)EcP@J6m((neI>KL~GK;Vh+$iwZ!W*
zD?cZurAkRsVZl+NJxP@>7fRE?`(rEVaIy5InT#n_!QtR0*bfT0)Q9^-<|*`Dnyv^S
z0I2lnMl69*toMqOe43pb;NKmQA(?#Z(yrC1xZNNZFv2J;pETFh;coq~vOij?gE%>z
z$MwdaFYK27a<_JG_Rzaf@56x{fGUD>kEdHa+S>gLc-~K^zU8P)4x6t!+&CS;yejq?
z-<mDa+Oo`fmf@){%3{q>g67qo2m1Uq$h<;Ki%LiS$H}Sv`b&-6mHQc!$X`=UUvrd4
zKF{W##lOz)<(0jN5WjXlHq^ofxE>5k^V1MzK^0AWum0HRxJ}kVnC-bvr!~En_rpL<
zQ#J3pTQU;nWqMI5mZ$%w3-}p(S%0?Pxl>^6tQd}B$g-x;TiT4h#YZx}Hf($7s)tm|
zkY4L}nbAuu^9zH<*{N}?J#2*yF`r*XsmICFbUnz2n3+u-GklYgUZ2^a@YRYZj^D{K
z*>BFi_4Tzc;?9FX{9<Pg?A&Wq)V?NHr?r~sKB0HYXum5XOR16lrmJETk@g?xUL1c$
z{gY;YZOGp#+Ls1;UkVSCYGUbyBE;qbUZhRTRyn&0AL8ivkfJMx_QzpjaAt=I!QbkJ
zBOUnQ#l?%vH~Kg(rU-TAdg-`yT|I~R>E9dxLTzk!P#^{)#6CnFQ;2`3RauIR`(r7s
z;tx71x7W8=AasKe7gCONOaTEp&eFqo$82?$Dd%7H;5Rz@zj{W*JIow3-2cUO-#`Z{
zWr2Q@9xFYW1ah1TuHdkPFqI~R)!Z1F91>e31287KU(9FsEReY_z%=f|uS+aHc|U3s
zM}JitiKqKLe!UJ{t`nxd1+gGgw^9af)N&P|Tb1N3I7F$rkIVQdm$vcAo8NSc*kl@R
z;X@P<(^$kD8y|&}96*Ny=1$_ix1+Y-vfYZNn^`MA<T^8U3F53xwi;RTRS0tAaI&*c
zM0EP|J<7eH#oqfm7pwZtR5NAGDb5r5*gI<D=S{%tk#snhk(&=#{5sF!ZC=?m^PhWg
zb?*ivMbA>iW&gTv+7Z}>5cLsWi~FPAqA>G9htr@Al2zpTw~5k+<1L(lRroyq66GD=
zUM%C<srAkA9CUC+1>LBm%n$5-#_JEty8BN@1O~6%DHn^h90T-YnpQ#iPdBGtrVAwK
z4(|+Zp#fU%P;cL&W$3_T##<so1`_7Qb+@aXzESK0-xBg}Y27lb=D3PM4m|C7{o5<u
zEX`fhNps!b^q|%iZ61S}+*}g1%8_-5tr4nzQ&;0tQ#Dtqe0$|tX1QRk`lkjwt!8nG
ziI*N~JWFIE<xcQzBr?Q>_2Knc0QBbhFw?*6i{mP?Ft1}7#?A0+&n=uH-t#7hwQd1M
z9Qj#Ki0W)IQpYEo-q^inGxzf8?h2!8DZ+Wl^wDUi=?zh1H75HQiDL|6yuJFY8!BJ$
zpoZ<4^{jRb?+LL66!-Urv-({_Gk+A=DH%OE#I}drvVh=$FnbG~Y9QO5t`eo(^QVl2
zwloOcMs1zhNq8P|`kiinkau!_#@Pxc+)*==citDlGs&6_JHH%|-F|H`ijIBEN2oRr
ziS~n%<wqZ|2vB2FRv)S7>xk$sjGkTkp8Y)<1STt0xcfgX1?@;QFY<K(>9MWvZjYl?
z3Mg_IwLwh|ZtTUQbJR)GH(3d`_zyut4C}HK35R+^Tb(YmfE%}{gH=;j?QM)~xV{hd
zNt2IU9n58;+<r3W<mUX1ngxoB49ehPN7o&}30Q4gz{i?v4{rLh2bhGif*sL6{%NJn
z176V}Gk1A@?dP8cvjisx#@6Np(&wMK+`WAH{S(S_TN`=tx4sIV*DUI@nXE&pu}r3q
zraDZST2=c~Na~5~ZK$Ykw+JS(CrS5_p9c&or}gwoHxK5#L=jJC(l|$>7WtRonF?Dr
zbb4txk5*eJ(7BGS1gep0JT^v|6K&zvC2MnMd4+mWf3p_~l+yIt1rp|<w<nAetbAlu
zy&LW*(zhCKbQ?f#)@y>|#!jUx^ODP(S|=tf$9B>TujH_lWlntVU%i<FeiJoIO&;u9
z(>*XH+v4eG_3I4oCrcjpNjvDqzoS1w{(jHJ0A4laT#1ywlO)<Y9<1tN^8HV9lnmGX
zSJxKaBG5|-q&`73awq9-tp&M>+A)JTd|BOLBC6>w4;XyE-b}r7l5eV6U~d~4>N025
z+J&)SNz1mg#;^A-Qk7x%v1`RlaQF4W%(Yujj%2orSvG^wI8mmu7z|~{rps4#x$DWo
zLwRv4_nUDdN~G@aTSX@tvwDykqc%8WOWXB;B~H9v3n&l-w0V>)3qR$6QuVy`-rpR=
zM`pflK<}Htde?sC0mK;@8W6*m=D6u8Y+1Te`O#so>O{;51|~>(*Q@Rg;2n6ICl(Bd
zrIG<qwh25EO)jAd<c=wPtfBTh^-3r-58T&xIwrlKi?|;XW5g%!(TezM*$Z8TVkSY+
zXEQi84kkU435U(5Xi0D%(Oe^57;{-<D_!F~6B7cvZ*sh)aS0tOYedsTKKJVP-!bOo
z90IC+ONl?(iefC(mC>=qaepn)F@+Oypk)L8Cz<I$eytm{k9J92ZHS?aK-i=mlbj$B
z{m4JU8-`#(>=?){2o!1c2BLI2=Fi2(BAW+tl44SKFnV0hv!O4<pdsuuiCaXDXJG$X
zkji&7Xs8RYW3pJ6Sm3uNQpoSq@XX_dJH{M+P&Uxl6(9n?Rh%(qX68qV(|}B+4uOOq
zWB)8)j>wyGELx_>-MkECyE<@JTa&F9YDAWM;paqi*T~Yefgs0!Gr-`O-Jb9@wCZjQ
zme;!}f1Xss==ov~F^F3^7d6<1M~RtC#?T@3L;nzpN(E`-h~sHm5CU9w%fgw2W;KVz
zqI@efHuZO6jOkOLf_V{AU_<(izm_1s0tzH0)1%EBn-o9j$Ls*wcm?xCYcmz!>S1`9
z69%jrNKL#wS-KnIaq)wXmKj5N%jD&TQ?*z_WTj}{AkrvGRnq*@RWw#Z@CU-2XAx?d
zwSu$UI1Sh+U;;}yC}pfx$nND{?Et(c6-^>yY>oBMTMct9AVuVdY=*5^8EaEhe6GFJ
z@ck<fR9>#h?ai^hw4$teog3@&te}&ZtTB#@ZYec4i#V!cIqRwRV{L_JbF2T{p1=8N
z(GSsE!8k5G$Jqy|P!Ecr^;);|;Rjga7z5z{Y({-cF*_oSokyX8Fv&|!%s7ZG{g4gs
z3@TGn(clnb?k=Da{USp6+Rs7C&|q!XaS4$H`Lmm-XGx{9CFlaMNayA17xPtV?INl{
zm$uBg+3_LQ)_8huXbUnL?!rLKnb(L1o1P4F8c#FUMHiz>(iI!d634N2Ebr8_68%M}
zK-XO_SHpmkW)<rMHTnQ$sp&iy;?d^7@%%HD5?lwQq-#}S#7H4}JHD&(*CY%}8^o4`
z5H$_IR-b@^xp|vu@Z2jRc-yjWIl=2h>U3Q&SNFyM`zvA3QPdjrXR%4Z=ZlBk73fp}
zz<-8<Y-uM~mPirbD_f*x4{-{1uqg?}&VWroIEG!m5W)DJ4MUQv6#rr{&)?F3`@FCr
zQj2^-IBNllf}@jeXG{g{%uh^G{ll2z;1yb}i%hz@1_bXgXV+Q7nA9HxRYVf4-ry*h
zd!GP0_Zpnj1Zys0!dCY4T-!LD=>Ft^Hh!rtqRhZ?gkfDUa4*E5l_<DXOn~O;m=&$r
z1K`GbbcCa4Y2@i;+!4gVb!c)$pfEwcc&N}}?@`Hmr@@+fDL;z>2crzyH3{9Jg3(vY
zmo*ImV`Oy0DFeEiN<!gdGW5ECGE<pkGsbL$6zGx5Z>0rj?b=L!{0DN^0IW<7^HFaa
z{#eWPmVH*_c--M@uV-{l5hioic>X~uzvbpfhZf_nf53ijc0#nZaWx&>rB1266xEx|
zd)vx-1}9eD>*x&Lu?!6??WS}Ea7SKP`$fIn<r~fU{0*(93=|ZTk~^+nX8oKvd){-^
zLBSygO_}Y0)}cn;Xi4*&i*;o91n8f635;&`n<bF0jW;%8(NEgWq+Yw%$R`<my!6&m
z_^Tc@Es6X1(NNV_iCRZfPKy90S|;&tU1B%ZKAWj9J#Gy?rP2qsOuV&8rrHG+q|@(t
z8>b8B>8&>O3vB<W5VnD@()n)bgMYNfQAl}-pAYqr%iT7fgVHVYZ}rzTgn$cQP1+mY
z#mW=JB6q8r3zPIbS$MC)L8hSm`@TY}s`m1Nwpp@5pIpxe%SnOgN>e9)u-eLW(Bgfb
z4+_PBX7Rj+3F6o$>0aVg*YISqx8~b(yS3kc2&g~g9#)C6#MM^GnJ`yZ%!^uob;jR$
zwwGqA_9ZN4`|mY!$i&H2gN0XB*iC=eoY)qCQ=Z#uE}y&pdt@DxnVx;L#c()HogO7?
z2i^TQ*_iS1UB&}tXrknq_N`B!Hm>y1XT9lDI?2-Dv*<sNPolN6eYRAC;<-Jwty^?2
zEnc`x7h30pvozc`o*_(iiAEH8?K>?vIw;?ler0jZr7wC&Sd3OV<d2<7`-pF7ierXt
zxYayfguOLx0?BK-t}fOO&@>+~(9%dK28Wj6i-v|~L8GWKX^}EE$ls;`Q+LnloYc8Q
zyR&JlpZ)Rk8l&nrTso{%M(%SwNz+Pss~X{b{~yAme148zwU4ca_slhzNj3>X`x&>!
z_91@sm;Tt(-5qCOgJ-Ykcjw0t97brX@zYt%zs=?I`nWYge<}Vq>xfF0Z{-6|>;5YU
zyd5(N-~4^4zNJk!gRw!<U$y{Tn(?_!Icwf#Dkl1=xMbw9pdfqQ-2g7#fwt(t&c8Iv
z)o22BrLWaOOo223{=wQ_jdPCbb40z!pWj7%!`;GqP5%^<1ZIlfyyo+pIT!U4NWYb>
zwUXR^2?MSKlC4IEX^XyMAk|fv>*#JJJkr5CR2jd!sS?g3Wq1Htt+jiGH(AOiYGOln
z3TRMm336YQ3?Dt}6?XS;5Dd5u{lofeZsWm+J5#covjtUGK9Ap5im?l{G7{xRWeFdU
zOBR0)j><o!co2WFs`B|R&d3Gc`w<p+JKeuDsobJSV}arl*}jvvI7})<5eYS#LCh>(
zk(LRuB5v0G9>3=yQQJLPVbb#GX61LgwaT-1)iz;7aIV`w+uFawa&f&s`5Kag@ds5h
zbvRw2NM9$@_a8?LX?tOj3Ei%rUH|FzD!VVsw9S<L5Wl-uC;lJk^Hlv`d+f2EU{q8i
zdjeqpW`b(lJ++_77?Lj*2rD_}-;uXork`kW9!Y(mlkIrG?7dCC1T1rCr6=IxX{|T0
z;Ejj1`Qfx_#Y5pr3?LON(r<WliGu5liErf16aNa|HkPyEj^W?c^IjWX`zjAirKImn
zGbp$QpVu{0);Z3D|9yX!(Au;WsZeN<v8(0a#l`JbKpRB_P44}AU$-x4(`8&5A|og|
z=>D*rDWVs;Uz<{oiE1VqzM@M~bzagV4S0eN&}q>!D%STvgO$i=vDvs70t6jci*$~9
z0~^ukhi=VQqkZ`?%GM!ZTINVH7_w47H}d3Rg=O!?XoQc2W)p;yXES*QYyfiQ@sh6j
z`bmbMG-ALqL=wz<Of5AuV1y18ZZi?NV_+LMII6;%#o3pfU}B1T)6k>V;z(s+yXhsR
z^o)a<te+yZyEfbL?Bq$0;g+gXXEhkQTYnKWRL5GY8ww<eZSIn;B#FEah~1k%pb_O$
zfSoSCoktk{5N=g5Q+v0VS5%QD#iF*?C%j+PACp&F?)#5B&iSXE!r9SA+vx?{NIftM
zlzngkUsgAN=n)qpA5Zqy_}Z|hwn;iW_eocs0}{F)3TYSh!ZOaxqqe`B&yx!XQr(r>
zpCv9%%7ItYe;}*1^AEI&s|WjW?Fz_E_0wNdA0i~JA6=?UXOYVgagpKd2@Wn`=1`j_
z<*jzwnwAQ`SrXNF!q{dZWj4b|MZl)`O_JK*WFbB?r|jnKlAAgWTZB^<>XsbuES|`C
z{CnS-f9tj95n5vi%{Mvy&F${5yaT<gyt?4KUpr=jEMb}41@6$uIe3wmLLS`rsN_(#
zAam?0mG$|;zht((DhYZxV1<lE6i(XwN}MvjYa{bW_h>`tY0|hTsMU%@mQVH`&I|s2
zB$KRoyOV<_v_#0YPJaEsTj7yc{KZ(iwYzY^YE<ty{Jd<AKh;s!O0Yt8O{juzaGLq(
z#ebmG_0!7Tu#c;h;(+OrFXcZj4VEbCvkBgHTB%h}D~-_o{7750!}y)BMcAfc+F3H+
ztn7u^|9_$})s*9QCL?P4!E(t%3zew)48$FsS9X0u5KK>2z`=w0ITlIZ)z|7FUoARL
zpL9z7&9e3>-gdRfh?}sw2W1z!YV4)>hB1XJ@Rl9Gp+K)N7_MhpWfkBJS}G+MymPK+
z{}wIrc!b2-M8c>_6Mly0h(DuFujjnUmJY4a4_wgmw|tCjKY(Tj=$*)8A1XU-dfg}=
zcGw&QahdX!ia5p{{3Dm$_XT!oj+#O`O>L+w;)GoN+`Nh5T)$9h*iE(uzN|;8z9SKr
z(C*>VRFvfs29PSk<N??DoN-ofWasnNQMlLbgitzrT)M!okbo>=okNy|Ot8@gI<Pw)
z#JCs&h*=S1!S8RvlzwBqx4n~4Um))bKwp^4v>m@*K5&JgrwyuCHj-2R1fSkmUHT7X
z6XDZKj7sFQ?1AjdtliYr)vQR$Y01p~S2Z!6D)#P*2GO*}Xq-JhdX&RCX7-~aIVt!>
zm}1z_Ez+a!DdejCrYN@sSIDt5D^V3A7N7Rj_8u}PrBFNjckMl7>B1qJpERAOf$@GG
zfeT)nV4o=duxU8Jan(~>beAz|xZ~A<9~e&$SHH2bvl7|@qE#miO`<)-R|{w(DkSiO
zXR3tb+>M?L%=gYvP*cvja#WW%w7*Y3lS%iCZ>nu~|43BNA9~0x9G83{`pm@jJen<)
zsyVlBC+2>sw1T24wyIWrmV~{~J}f8y)-FPO_)9XY29|9ID=0c+!2)R%f&-+O%%k$`
z({<^p$M+XgyU<v`me?!b6t;Z*q1q3@H2cZH@yn$lvibx;et%nP7G=Iq4G$BsI4MU`
zx(pPqUp0MMvUF9~;&%EEUcu%?nTjXWRADEkq$DQKk*c|XwpZ1p4;}aCxcZRPubXuj
z?=-MOVwDv%M;A?%xLw&(9tZnc+&jT6({Yl<Cfn><vtCFhbAf){T;#o2q*M<6>#zNm
zu1TCgN478rIKJ(aRQ<GN-xeT6Z+<#m?{IgxELa!er06wT;msV(z8(BRY_Wj(?|AlF
zO;+bXc8;*%cqXQOO9O8J{5g8s0|uMXoPb~M3M$Uf#1_7RV_Zx78O_GnKr}^Z^l}%_
zZJF}>tqH6C&I>0M0+wqI*g~pTsXn|(7q&2#L^niDmWzIThhzW5qModTtLNOhkP{sZ
zP&ShWs>MXMq6m872Dvyi_wfdxp#$xykc9qO+7;k<FN472SUo>!3QpSq(jd5@aW-)C
za@@Q{<vy^+qk-0Xl~DK(M0=e{r8j#4MII!!ok%jk1gQL*$b6gtl3O}%3_HS6gUSc-
z%-$g;5uyQIafRNVYc&um96HvZ3>?4sFG5sGVdY591IW%Yuj$L?IYj{R2tp(o#CVuw
zqDjy;1s$;^3WX<WDE63m=|+js!FAO#Lx5AgmcAPKK$AyQ%7Dj<AyouSN6OQH!jYz%
zO7AfSM>yIn;#98SpZ3X;Q%l6;5iW$qO%W9aS9-t54amoV4mGui>Y<@1E)R~>U|MT)
zcnsT03LTIpe#!Hsa|3G<4l7d#@b1cqHXfw4-No(FWY#MN8*v((5L%2jiizB<mYE<N
z>Ba2m(Y9)cx?r2YhMP%oNW}asu>`uH$ui8G6&gg?BHB{RHD+)`A4)O;QRGO|{1YHS
z&T_}c80D)2rn5zv$h3)WkRORbCMo#rb2gs22OdEKD`)+a;@ydLRV}>ezJD8UQO=R2
zTK?$Gt1>EKE;j?t9HGV)B<2lO_2=prRsOiFK?W$_@H-{fSC?p3b6r)fs`w8+=@y}4
zzanC+^W%0_u&ppvMO;ygz=!gi0r81k?YDFHU07QZxNg0T^cOX(tZa|yS65L+N6?Dy
zJ}1~Pq3OPeP$PCV7K2OVY@fLGI`Z_>=)%a{#~0Rj#<60c;lAK~jMps}`zLAEc8rp{
z)_S#KLRpi3%#@QbAZ($1>y~{hmeI9NQ(H_f|IJ(etRVuqM9W(9r{*RB<Q$c(*Tcl7
z|De!CmV(o~t$a<4nV&{U;N9bnFQQN24|B=D<=86z)f1tVilL!xF~yTfDuvj9&wEVp
zbxwf~$^gvfF2Aq3^eJFn=Y-xdSYgUsdf}K}`jSfvi$$6JX?UR01Q>l}H#8W<Kw^dk
z^u$tXmP&noS2SWkPI%a{zE8E#a$W46O|W{11Oaej(|KRPrKKaLYel$pHI#V5xR;~3
ze0XMf^he|#zv}l#PIp7NBV9)IzRZMM=>(^~eYr4Wx$37CB{*gY6{_d=0Fvr%xMwcN
zPh=wb{k4T?7@<b6Rl~BALvX`rp3MWAmQpHp6~wp(BC~Nn1>jH67Qt4jcDyti<5jIi
zLZ5qqHl%Q_e-wK(%`y7cf|q*<Wi^6l!=XYAf6fH5u5;kOLwj&+coFN_xu$4k%-VRo
zW&0@^_k6%$bpFuzatlUE1Uy6ShK+{3&zkv_U<?Cka1vC>C9ubRs{i)MIB05cHXeFV
z0vLCG)p-ZAxuLO&7G5(hUrR23K9-A)Ub(9til*Sse>otiB~8tH-!ra8J5siO#-yqb
z&%jk|?_R58&q=m2)PL<|yY}}1|9>EWB5O2El|axiLGFxqy&h1+{~8$gjWoZmL{iPT
zh|H=H_Nd6$34Hdq&a}|*dr9`46J$@}CCuA;MG^J#)9;tMy?Gv)Y*qynGbL82y=!f*
zW0~1fHa)Vb{Grv3agq7f=DLY+yy#ryar!CW*>)-XYQ&G~%nrfU)!uXZ$_mrU+gDrB
zzssIx1N@gtBLIASQcZ!CT^mns!n%mEW}R#tWQ}-xUC`}IR*C3uOM+nY#H;skd^Y|a
zXR>CvU)p+dX<B_o$6hy(qxPL5lscpA^-$Tq5QnZ`w~J99t*hM*Iyju*4ejTkKlk02
z7NAR%*G^lu20<v=l^CUyo*$M&02+TW+?I3s(zEM-H<#qiOC9ACzqU3=vWcx>sWgR1
z*#sDG^ySGg!QXDH#Jhs=mWOT!;cMMK8`4}uJLDr9w}K$YyAs*_ZcJy^4U2c#GVsZ;
z)5etZypkL0FPoJ}*crz@p{Lc=xk6Ga+_5ND`;srd9EO9EPuwg7=Yy;KHHe1;Mv~VD
z-2&!QZFyc+6nr|XGLVQLymR7Pzr!h9&*$_hZ&vbs*aOa^|3J+k^=!|k%bc1=*+K{-
zRr2pTwTvi^FSAB!(R^Fx5!uUkq}noh>4pzaBH5}50rjLwi=3y<ykgok{Z~ewNg52P
z(3L2(arU<5T%5>xUl-i^nHNzR*xdenCqWy-%$*c4_Ye;$xpFub|NgpojETfwt1lh_
zy$x+Sa1&d$h=g^F#CyQ0aamldgUNgME#vg{G#x+sv|MM*PYTOKU2x7np}qiGL%vd<
zfugOWr|A#uzov@_2Q=;%z`fI5d^u1tt`!eCrF%ww=TIKPu=1-y`wnZLX1A{3KUo+E
zrGH6}Qua6#{P0yGd*U~|9o&;vI{c@8x7yp@>xS<tTGq6>rkWtO{%v>NgszV~AoF|9
zWSrfjWh(w_UoTyK<05KT)f)VM3lj5wo)LvdoQyqJti6ADS=ohoLVdLM&pUyi9*FnP
zb<#(PU)+<w@cek50r1E={^pD8YW34b^t+x+149wI+D^jR{U;j*#b;hAOCwKYVvW@v
zcgNOBg~4Tse3qsK590@c^E&Z!vVR}EyX8*?8-cIWJc|R*M&TQMQylus@|)a{uf%Tf
z+!wCPIQKRg5<i7wG?ZL@bt%GEQ`q<|WP<v_{+;^et$=#^(ue7xe4PUE7H*Yt!^dsJ
z&~J%P+*5)tac2vy6s}q$A9w*<C)Q4y8}L4f34ZX&Z=ezT;_3kP)$<fd_<i6DcKi0B
z&5?{G8$D&TYnmJ1C!|x;Vz=Lq8n^mxcLiI6mPxYBMqyFioxFve)ol82<DoOff{g6W
z{+j3B`26zj;vI>2B9t%iyOvF`oAE=>Amxj=@TCRK7_F)8&wUC3jgq0%<jX0CN&N)}
zGIVZkf(^ereXrtgi|aOZVN|}{rsgO;iRO)qOCbo<I&L^Iet&cO_CvT3RGg0R6)>Nt
zyu)~x8pF*pcZyYi^Ju|xeJyq-!8R_5cKgPscJ}uU+F`Rj0rC`KT<uSFroUHu|736e
zGqdm)TxgC6y>zze16<uUPSrAf1Mk~y3qWYhb&s}2!}%gVlC#9UXOwfk(N~#1-uw4S
zW_{{v*a!61MVc~}hfsb*idJDptv-i9;Hv{eO0(>y@Q`at04+EwE8sM{2mnrx5012{
zQu);XMcMz(hsadW(L+9xQh+1-?iV+?>RO_s<Mp-inhHS%%@u2T{2mj+rjPouiHZ2t
zdn)Clh=LZz!ceTo)ce&;SE?dptR}$_6srk5DdY{ecIzSO%GRV$Yc=K_oTJRp7KrX+
z5J)+0a<b|ZNfq;*-o=3Wf(naKMgp^3b{FH%l8C&R11=PXS@2BEBGma@4AN6SuX4l4
zLvi_M;7&hG2+-W!;{V(;+<EtE#SN?Il^rF%e1s>G<!HpSRrRaGar}nPt-DiksfOmn
zrIDM(8yXDoaO;Pf(b4b0!@Fw-RoXq>mXlYdWyxIrI&@Phc=QA?`ulcn9Qczd$nKAU
zbGtM)W7j8_Z_{?ur*tn))Tf!>gEjSMp(5aus#Pg?JF`aD&wV;Ede4vfxXIXEY`d)7
zMf6vn@W0-ROezj#o1@%iIIG=3k9V5AwsXB$?uBl>9%$-&O17LyN5+nkK2c{Dh=UXk
zV>MHaq_4(?&PHVg&x%Umeq5a%CaioFPs+V|6){S8F5WVRd9Lmf;VS$eh|l}@;QGHG
zDBdStHS(KI+-n>9Rx)cpGr9LQR}n<>M;4(q5ACM+DnzS?;_to<rWS?p$(&BLC7q0u
zeB<ri2PIN=3k`?%I%Rx>JuQsxsJUWf%1&*FN%whfg_J|0xE{b$>g#T|{hK|xF%X{2
zjVQ1&KU_{75tqDlh#dz56Ldu12+Esv8=+(n1d*%m>UoY4eSTuN*rT22wQg#H7=e^p
zya>OPr+fTjEv==3J#$bs0p>`h=1vi4?s8$@-kHG<4u4LbIU>tvEL|ZvWqh%A@qG*E
z4E-LtK5&w}6S#i%*(`*c{po2q!~X9M#H+ho+AUFFtYzSq(T=HL%&4d`(|LsWoF0SX
z^Bb%34+_%?rNIXzOvGUAz^`*j!J{x_L;DHxd&E}ESd0943%yX<rRta0fm46n&ku?F
z5*>L;3Rhd~5nUm(QKg}<O>3Sf%gr8TT8I^c#=9H>@Jz-*>&ynOhMkSSHqYYhYRmi?
zWPh_BBM9(A8&&Pfz6$%h*>rA1CnPp1-u-WsrLoxgN}7GP{t*Jtq&ebia`m)0xrGa{
z);+p2b7@u0=#6w6h}ry)UF4l)-q~v+Ruw{iXJTJMlV-j)=FU7eJYV_+J+%q$sn9NW
zknFXpfcqnXaKu!tql8#ewPSX|w4OAd_IUn|aSDgr_TuyyOPZc7FnaKb`UprpZD@yC
zr`f;za9)f&GwwgRvGPt;5yn3qSMVQ*Nv$jx8f?#lj4Q0M=W-f-8p{(L&k*i`Jw2+#
z?W2RrV!vF42{FBh8wc*oFC`4@cCAu!l|zpG)QP2zx`5Wi{o9G&;PtH$%VzP5R3`rs
z-pIEd6@B=87{D#DV2xKiT^;p#_Zqo*Kc@Zd6V?Af)3SvVd23IAwz%wrG45Y?iGyu^
zT^TP_BeO)FJ^slDvzJ9b+j`JueDR8Z4To2IS04yI&<73u+Ildp`eP8a$fP%EmIC2A
zbBRzQ9LY-l)K(|;mU*Sex3mvl$P+*6ot$lo(>~e`(^}!~*qVqjcn@PW<?;~r0;)Y~
z&2|afZ(Nq*l*th8j1#LI3sbM_nK^fcx9^v6FiNTO77pXGOtw=^UH?v6h{-qj-HVA{
z+;8J8=n7if+kHcbu!r!PRUxMZTWIW37xY|>(P#Y)MDq;`{Z1~ixlFPWCt;%HCZ?tD
zyF~PmO4ScvX6_Y4K^7?(O<U(3HRo{jz{pujmA$V#d#xqwjIlNN0H$u}1-Lb4W2O4l
zGO-?@{n-+V&ZiUSSmf9^Qyg3bDrV3}<S33toSIQ%**Ugmb5U5zAAM#eo(h9AFA$YU
z__*{2UZk)0v7v@I1<vg441ubfIy~+r2+PG~OtbM8tF>=vbL{oQgl}WOq_{uE!q9F}
zKo)%=7w!MlL+Ny44y=nJmk&azdEaGX%ay3dsQh~QOdXv34OUQNN=|^n!nEijkR~ys
z3sMl_rIL5=X&uRsc?2)QlBkxs%j~BkD8=zdR~IoFnF%Uw3@wF<rvX)16xISVvvLE3
zP?zA*kqjuVk>jR<i*Ov2q0{tfl}5lZ+<8tafyX$SKdH(|=F<g<NtzR!YLhGhn&c8N
z0Z#BX`B4ItFFb|Eqj^#cnM_bm@=Q_mWE{=qNedPesjw1$lm({Cj0(V|ig1s!FnIy{
ztTxWysptZlyGwa69QB!~Y#e5C84wFfoljtzLAX6*`8OtNPsg}0nNyp3b#lG&L?>Mu
z+tfuYxr#|fz0?Mg8a~;OhAAr?&YykT>@oIjqKG&ZGf#&{jtCne3PcI;jZzZ>Hbx!Z
zGJ#S^inj~vwwReFiJO5X5rQe+FXJ1{Q;yjhf&B}952lp6!ALa#E7P0alnwlmD>Vi}
zqXgF!-ZFI)eE~Lb7p&MYvHJ!NdA1PK$<ND7k+)YICHZNr-63F6*0~sNy^dSf){Etw
zgQpY0ox1uFMU8AbL}<6t^;M6wkjpa+(2e`I`eq+_;v=6H4rz?srtzHczM}ZN%!`_-
z$8jR&kn{CNJH|EPJtrF0{tj)rqso<d;NWG9XS+OipL>zDmvTBT%E&60+=UifOdI-w
z3Lk%VOFwn7IDl?cElUJ#AdmnyQ8TXjgjpHCHful5(onWQ)c%7VlTiQ{Iktn}3Ryfg
zs}aF}Uj)f$l-S;(r30;G{EwwGkA~|1|M+Dv$Wo$)#ujBSGMKSzVaUEEl`zT{8Dp0W
zvNnx9k_Op#6(K1KV;@<|&S32OzI}f8d(Q7a=eoz4Gc)dazn-t>^Z6iYNb0oooWZlu
zz%HEMjJlI-fEG+-WJy0cMH1IOLw8G1t{Q?5aG=}om6d!IN9Oly2Gp-MqMj$Q$z$pf
z3EIAHFmk=HBnO>a_L>~IvwzR~iArqOP$pn3#cZC$P;ki)=sk;Wp!td(8e8!!g^qpc
z<6l&?hfRLS4+$akToBNds-TCybQ(sHS=A2H><OWsnu6WA2j=j^8V_hLy@;oYAEgtU
z79GaL0(F|<2+jBKiA@CpIkLyIQsz<wmE3B#56#5=86=R6m*dLsK#&Y><N%*>x<;~#
z=W)qPw|oXUZaS+_O*L)h5JQykdqDCUOT%3JdS(DM54Yb-SHm!z>8N_x!|;N{4Cbr@
zdYM?8ydG0{gpKJ$X?PDwRkvRu2?6QGvSRFsZQK`(i?Ur6Rfrk1G+eT6C({kZ*d>#n
zq96tlPS<11kmWm*?#RvkS6ePrUXNP>@P;Sq-GCJUGdwd-@r-s6Vn1QK`Hnt)iD^-A
z2fSQwI>e1)HZM-st>MF=^SC8T@-F|FQMKNCtVm+RiHqX1Hav^k(bjkz53RdpX7|Lk
z;f0+_`RlU3pG42~@3vqMhkDK@vv%r0s(XKUZ>Y%czdd+gHpw~UG+m?&xzJ}ktkbE*
zGq7NDtsgP1`u?p2MMwj>sLZ!DwPJXspNc(ZcjK+R72{Yg*0f?^o<b7b=ejN!SMuiZ
z^qZaL+VE><)?ipZ$=FWZ;m~_{oM+S4l7R^Q`=Yj8r$w)YYu~ksSk|swx$FL0G4N=p
z!tcFhFq_}qyJ`QDty1k63N)_2HNu{D`3t`4XD{*KSSIY1qxavljyeZiiS{UPwDeI+
z#<-C;6)G*LII)}(T;K8SAptIXryoB+1oZ229#>qa&D}VwjDxxCLyN%T@Ce5kc#*`U
zKov-lcdrkUOxM!AJeqb|aeV1x5$eF?-T~{YCFMf5mP6Cvaq8xRg@d-qU>4}t!akAU
z(-=uBN7dSMLOsj(%{hx*IQ%~ZuZ4rQs2tpA+D#VFI*$CD6g^>5@6NUiJrZJN$_fDJ
z=QN@97DB{#x#YnVaU7SzK*v}8k_QZqKh!JdS6A&dqva)uVG2y*XV&f}y=eXt3}%@<
zL6_}to`K=PJIz`l8bO@0Su(A*&=#i!&FoS*_i+CFgMMqZjOT#+Lwu%}5HYOZqRo57
zQd@M<ilS;8tT#(fBlKtawHC(+f5}#E$@>R2vkzwV7_4Fd_;sWAMo#YF82;1|S&GgL
z<kc2PPP*JBWngi~MOtNxDw=$SkRHjH8EpfNIAkVA!P3yI(XoNUamuk|$+zaCEbabT
z;aG#el-Y;-qSTRIV&ETJ{e|qo@;|zK?<X^+Y59Yt`BC1gZhWL0a(m|I_jk(f$akys
zXN#!4tkPwr1#-qzS!HP|aI5GT6d4&|K~FT-ko!)l*4w$6)*`~l&2YG_W5}A#P1r^#
zcBkBQ-!op8>vFgqq!?2>ntynjY`J*XN0r=cDA>X`sC?$1&P-FV9$BQf@`Zlm_Xj06
zNbJi^!4pplehUs?MTg8r@%)y#-~YAd4i3c0pkOP*rFmbJ+1T^y)zOt1?0%1LPJI0L
z$iS1(-PgqX9wwIVxF4xLpt=8E_q@9RZ!f)DgBdF+NSCZo6!u8}AaUM*`CENw7+vVr
zaN+k-DR*CKqtXDo4a1~=kl)InXMBIpj0`$=z4#34@?6gc+dA*A@DM&jiPwBVR%*q<
zaAH`Hc23HzRs-Mv0QMp8{_l`CuN)U$DUp&=z3P|B{)o_Z?=XG7Qy*(WI6hFXEf&|B
zbR;F4$bY91W!djX*N|^=_!o#L(d)pcvv6D6ZH4B?O#!SiHz8~s{dAB`IdVX*C$q7C
zE3BBvG)NJon$sSqfDR|2>dr3W&s<41`^ZaHVS9zG%DCa2kNVqPH)(UCM4TCcN75fk
z=)XZ%a~2SZ!N?x#v-CPNE^A0m^_>_W4tY=C?vB5zjM1RPOku#p*#3Y_tkT7A9NT=H
z))MJ<I_|YO2(TUvQ|?mylH4x!w-B{ce7Sf$Q*pUz5|2GFLu7Ac3k4TEE-XuI{14dJ
z@K1oQ4uNz?>$#y5^x+^lkWaXEO>`vK!BF$QGUhKu`T}8FZ>r6%XIGp!BS)^P-O=??
zoOmccFKTy~MhGrW!e%7V4vqI1WW7pNxL!71p2T#4*1*eO=t?g!T^)4bhd?MVVo$5i
zF{vBX{M}agHxJ(r=*XC~1I4;3Z0w$)8oQ4TKWcp?b=y>9V>-Ar@E_+!?!13(#(GL&
zrt+b2S2zk<^*^&CQizz%TVAZHxLhf{kTUn{#L)sOR7lZ>2ZujDsd}M3-PlS197aF*
zQGX8BYBKdLf#=)e3l~kT#--PP3^tne#RcNF%O2ig6r%{f&dj=>m-z1k8|hq#L$rFI
zIxNofV#T3p^($drj22FP5bArTMGn+~Y>dv0$}#A9=8Fh9yiC%F7JDX}v}#6f*Z5Vl
z60`dJD8YCAl@!A1+STF4&mOg~7L5-I$HJ_mWLWKcwvwhPT+75pK}J&w+bv%0d-?4W
zpZ(rW#{Du$o_vv=^&haqdU5b)>UAy7wAOvg-Ak?a^SGq6r%iql!a!wKr)0^w$m-yU
zh2B@~;qt;IgF<Uqj&PJvc{{QT128_n#W6FWm%$}hd|#Bxo*J1e23r_U5Ad2!yAyB`
zW&Dbi85dMoAMk|}Yt+!#r3B%=e<QJi^QIM;CspF!c#|36mB+>!kBxoyC#xRiBK~w_
zFO_ikr)F~YJ@jip?+O_FUFvm%AWyv#bj;nEJq*>H|ItDYdYI^t*|{bkC6;)VF~Q%#
zaptD{@3YXy-QP|gpK6t#uAf$sg`UaM*2^Jkr`$n?#~jNaSdcA}_7ipXYN+GIn)W!f
zP{4MfZj=5Pu=H3m;MTKfxkny~Us_mJ)iE*tcDuX{qHi*Z>d8FsG#tM{jy7mph?1H6
z?LV(668m2{=r<VFQmjY5K6TSll*P;{iJkPa+jX4Q2%MfQS^vBFsHH^jbS6$~ty*Mj
zI$`u#_0%+jyU|{wLam4S{Z@IB%HCXs*Tp8cP~1;=;9PZC%7ujOdAZn9k;azt2`;M}
z{F27X#|{4h6Noh5!*{J>LS?AKx$Fv9-xZ-98FG1tZvN-x)CBqX6X(>f`G0N`3}<mI
zEIWCVH&!}4J-Izua<F8V+isb*^g2R(yiKaNi>BfQ-B}o7zauFNCI$pT(5Rgjs#(H5
z_n`y5?g&L-LeGJ~|5+BbuwZJuq%c-I3|g@HhCV+4%!%4kWa)c8UtHvmUH7+a$j^Mr
zSZ20NWGKE;`@F6weUbqK5364uwSrpDd!R@1@GDf)YM89J9Ji~{X_8(R*rUU{$hn{i
z%&cR(kcoY8qC}Xe2Z~=@O!TbLWjwbm6pG4+pKCmpRD4k(@)Pm%+9(KnVvO(?Q7hy$
zOgc9b3%*eGZ8l@i@9P1kE8S?(9$+E8hY3aI=Mc9ALdaOq;z_Vi)rL)H5Nz?;>f3k=
zQ6*8nTm6LTBsfV25$*{hA9_&~rZ@kn<M^CHYCQTkdpcH=74?vVUA)cMnFYy)%smxg
z&b$>(u`xjO1g$fQ^YT(b;#9Ye+5)z1NmFQt{sS0@l>2E|nH8-H!l_1ga;Nd!=k5;2
zIY7wPH~necsb?}=ZUjjvpXgW{<G`Muv&y}WX{JB6&y5-bIzMR!5NO17lF2y!qK}TD
z6M0s*TLJ~TOSOh2j4p=^#wDnU18sTfyWC#SK(0h4q@T}~jnl-i#i&#vRultHC3^t6
z+XZsyTR1ui-`*=)l}kY7+>mSA%iP(`Oy|P&5;j0+9>R^^e<!n-OD_$$W6TNJDb%5^
znMjO{=Ro21uP(b!6LZ31Y*+fqb5#g51hZLROxeoj#$cXkZ0Wt^5Lh>k!rk&*`DfC(
zANK#Qyo)KXXq}51ZT0zb!2-hg0IL2@q)cw#ET6fo{3nj4p@<e}2sGn+^l7ubq^kwV
z7W7%NlVvx7US!3BcWel{UU22L3xg$N2ga4XhF0dhh{wkuTYS&2w9Tb0M%6l6+5@c*
zw-&U}pi{8AR%6UqeVzYcMgRG`7j2?&&j#6pmw166{bl9w(zlks)`1g7LFMGJkeZ;m
z`JYr%IgS~XU!H%VSc=%k!*z++OW<VEJ#eXlh1RDad(&DbhJ)pKD(S}#n`e>_dtIkH
z7?ulUWs<6V6V6aU6*}aY(7T9z`WyH?I~MDL9XGG>UP?dL3=zI1d-PZR-8R@G%YR@T
zGhz`y%Fs`HbkrW<`S(&(EBBlVv#B{GaU>)7v|a@Dgta8+{H9|%7?Wk6yMq)>tP$tu
z%te&-G~iiQhBmkJpD>LoQuk8N_4OfoWQ|l~4Qah0th{lnQ)upR!^!(Zbhj@?(Aq-i
zdRMDh8tl0vhPT73BbWqaGT7XZm4$+ZNtd28>cvhYni$Tf<Mua<uC?nzVN?~TGwj2(
zIY|%b?1Bld_N7_)?E8t{JkFl8oso&8{es6=&_H<i1458EENcV;L(yV9M%7LID09vQ
znFWpT0JEru#wpxj>bcg3Us1#U41475yrShtouj0n!uyYi(@a=WO|$mC<CE3~RW}*}
zc=75JtyJl!3}Httm^IPkp*TP6EY^hcdrm@NMk#<?QPEKaJ9kU0(j(f$z(^xe507k{
zIWm=%)P#xUfiGgRgTMyg+sTaY56$OyF5nh7NhgJkr<-9R=>l?VXb7DZV>fzX!3Y36
z{Fj}>%@cmdzK4<q#Fr}L8)@`-J}Lu7ltYrf`H8S54<hp{N+=C%Ck#GWMIz|f=hg3u
zQ$sn_leb7;M|O^O+feU_M%IVdmQL={dtkc_UQ84zuGk;cy9@pY+*B}OvgEFvH01+E
zUA5?zbVGHxF$&^M&UJ*{Opdx=pQ3&dOVF+S^>2J1^N4Qt-F^L`a}&P(tH3xo^~5!N
zJ$?*fJG1%(O8Qp{s$2IaoHrbL(qC1*acj9G^i}DTK;$*<|A4wjNdvv8CmV3?S1I=X
zC<Rf7Oe+kspnrPVP+}Hu*7w))t7wE}8*<I~oN0|TnJDqfb~-ClpFs4>X+agrG9rl1
zRynP$Gt-G~x_FR!(JaM5^@(58jqwxMcB76bho#y+6ma%`p29tO<A$^5+-s<8jHCkt
zkyDRAw_ujpY;GbG$Ia09wQ!^|0lVek`#%s=atP&e`s*!|_KWcIXND7P)!yh8lhXS`
zp!`9LwRe0pFN<=p<Zi~^1mDINT1ik|Xia`9zzb`^#=OY#Ot?iz0Mv@iIL^l9lhQ3}
zY#Ay>wFJgof<MpQd^Hmi7vLBpeGS7nkQ@u!DL319Xdp`_Qr@C@=fNdr@Aq!nnj4ga
z>k7E|TX*0(Ra=ND;?9W{Sfc8jn|<C9Qs89WlI4Fbn=xt6H4yPRB0|xfsMQUHsuevt
z|LbsMaa}s?&h*t|c~!Qe?EVC)9)wfXNa@uUlfVm!c`c<??{+I=tUkHbw^0g8|C!yZ
z-ME%6Bl@m#;A?bFlAQT7xlyB9*mQ+?@~X??g8iidJMSkhj+^Xn;yEir5^FVE0(lr{
zQ0@~9nn<;bkupl-jd|6`UYBQxCDqPV9J>}?`5Db4;;FiX_|3Vx_A)su-(~p8k0CeR
zFt)h6pF}jmxpXUtQ7bv?r(yZ?>;LZ3BO+FL1+<M@EM*9oikXdl(oTzJG$WaKpIh3Q
zzqhF1S3$=l-AHDs`0*XPf`_87J$rQ_S*A@z<qtpcQ|cY=dZh3f5mzx#*OD0}P0wy*
zu0y$<YySq_uZ_Wam8ni?+wPUR99rz1g@bq-TPS@!W~$qupgrWM1^5qWxPuePBE7=X
zV+k<<>7T$2roP)Gj^xsW)@E56%*<+6$56zWvONsZl*iWZG(ph4*%ebX?^3rD{g<$a
zHH)VY%Z!XAsq5&KC5tQ6a$f2%Uam}Q%O40l?1|9}GpZGoqv8Y7oFMH;cs%-(-{j==
zLbV0>j5iHFoe^h-Y-rYAAqaS?f!KP#5L~VS>E&a+NfC{2$F6@AI@y&?nV9;Hi@UQ?
zw{}*B%Txq>WL(1b3q8=HY~eFUCVH^KR`rQ+s8FAdwY=74JWs%Y>-1j;+|BOLBF@9*
zQr5TeTcg+1lSK3k`}A9E+)m#-czI#^kedFIrm?>{C@DA^e>&ji_xSYY`B<w<2QdY!
zu?EY={Tef3K7qWc{{hsNEE}batime66tlWzhSKB3%O!6lm6M+!pV);mPlig=w|o`h
zmpmoOv(bpWfq@Ff)<5&Va@n2sg0<XP%xRiFa=a~4rR$(l9P@IdZ|>B)<CDN$N5Sjs
ziF+Z7Qbp^F;XTujSHG~Gum}FTxbZlPHmA3pQkcJj_A}LX)_D<g^G1GE(ETZ0rw2U=
zD1{m>Z*4-vD4ae&j1Wf7^^tczv`wIwSplSd?YJFh)m-s}q&Or^V8?AO$5v;jOj`Sb
zg;?i@&~y+DCGsW3sCN*}I`S_zb@kVE5$7eN6ocO1I<H-2mEdn)Q<!QJgGD5u8XsKz
z0uFKpdEkm{20a&OBE2<>Q!Y2J-TOPPAT*Ys%;HrqZNMZW{WYQSr%#P4Htjy5RNCl*
zjPynX1A{TAUSv}lM^ec<MhA+d4rb|L{14CXJJf7TbMgLS0f&ynSC7(E6nniWUvC@a
z=8cuc&z7+q1PmI*c#WW?v)=YHUlxwSa22$YUswdQkAGQW6t$F^k-KDGy&=A0{X^<W
zkc?g^v-_fsi%`DNIhdkEL3^SzTuux^+8&LQFw)YsIaI9_790HfU5dSGFk96Z+kBZh
z#6*Yz5{IM=e)>j~!u`5*(ITUhSHOsumwdVQ)0-lh?0n8kU61(hIt4r)#t34*4x4<Y
z2TgXdOIG9Jy`?g4lWD!MY2he0JR4DYV1gTY7cFp&^@|VL?*2IcfQah>*X)4F#{=JU
zZLQ^3Bdc^R3@X0~gb|**!h3=mCJB9?JzUE+WIo#5Ix~Fzy{N+sh-*S_AKtqnE#II?
zVzC#?+Y!;wA1aS5=POjputQqiQT-ZJXEITcSEh?teOc9uFdG0@-=hBk{=uc5!tato
zbs?KPLoVMJJ_mpQIass(EW+3ie%8PbwFXX_BcWpnQWsz}NUq`8*Z1Fr1^tPD;60HV
z;TAx|frp{IDbrO6PUJ`;X>_PvAnNU_1EssfGgpIeXp{=0suGb$9}~Jh@wYA|q*6~x
zKz4@Q`#r9JNpIwuZpeFaCSzrXASs(ZPCq4q7ZEc)Duz;$c1M%S(^V@R&qIDC*xMRv
z{8JEr_Fl79SDpl?LWZl|{XZu{#USxJJR#W*<g1)2OP<ur?fQESkiImh^^Kq83mtE+
zJ@h*GDO>sN>Da2E`u!*DAqh~`5R>}}h=s$+h|`;IR4;I?%O|UzB4Br)+9akRN5J8N
zInOq+TGX*OIRc7m%aa#}IfAj%U`lUTw2Y35y;==ifMqG>bruz*;L<UiTXxP5m0L13
zm0tJ{*yO7eDf$+FF!bp`Xm**bT+Bwj$_Muz&b63bG-pTpRv**H2c$Wx`W8bbXgxp+
z#fG2_QJFhSrU9XGIyaqKrgVO~SDpun0dzvNo?iIVWL&zycK%mw<`XBnTJ>~Cg2}OY
zCL2}Nn;X!YM`tpfk8CmI%tc~%^3HFunbP8dB-s300@j`77X8)?RF!Nb8m-R9$4{iu
z|4K$}uNjizY=LIC=!i9Y+?j_l0EZSsK){~_O%*>i3D(&f)u&0<21dZ53{N>x$Jku<
zj$lbAq}o=$Sq&x~GyyiAuD+}k25=!OdMJBfkK1+=oyn*{L!^?oGr=<zQhkmvV=TlA
zj>LTtmryW7r=y5!j4>L)hMn=6F&U~x;HtsddDRJ^<w<CB_|eASlTfO?i7nb76apqn
ztmLTVqT5}IkyQ>uGg7!eaNL0m4aOyEvNB%d%oRd7l4=lurv{(A!PuIfyyh8FQhwS~
z!$8wjwfPDr)L!0Jf}EbAxOz6CL9TBwm0Yi$N)xLGZV4S1eGyEZE2(W*N-JsDB5aMv
z-(p$XX>ra8m`leJ^Wxx#y$liy%?kA(55h-H#SFGFq5dnbfh*u8Vxz|qwo?$dOG6cE
zsm3_5K;T|o;?GF9?L6Z5o&1n~v$JxOL6Rkzwp6itYrAmRykuoQ;ialE(>z9`FqZYA
zkQ`F=k7SX=?I(^;sJPgsZBPnCq;Q;nc188aJs(4@dEFI#zdqY%aYgF(O@Pi|Nt4Uj
zUWa6v4>=J?*iy{1^4cWr*C2C|UfrK!Hk?$b3z2W(E}MqZ-CH87wJqIFxpo^}TEWA{
zT5fbJBhOF*XbNe{KuTt>;o5T8{<_81gl$IfYbcw7hb(!!m&RR`;Ky5C!ZGsK8tdyk
zM;&|P(U@BEC(^f+I!JyL>vJMN)Ze!@kD>+R^4pifIv5#K@hTyNE#pvAe(J1Di!aHj
z6e338Rh(p0^VGRh&?dq$DQoQWrgoQGKASPx!$aMk(`?n5dDH_iR=0hi3Mlt51S%yM
z`g+?3IYa1YKirRyl^anIx$J(M<6hmK0t<HT;={9?mtto%nb3w8pQA(%`wMttzMOAt
z<;NMP92Id)DsSKo&}W!b00!bsFyRF~dl4d<*futL%H4prwAXDQ^Dq3hcr@cML$~P6
z`l%!SfB(8Gn#>7qB0`SvAT?*S=#&v;4mB4>VB75U71Wf_YPj}tF}54eXHIY+kmODg
zWXr}@;9NR&J)bVlj~^wvk*4E*i@#25d!~=h-0k57W95zUR6{EzyTyP$Z7X`R`?Alx
z<V|c%!FDrn`?nA#s|~ZF4?7d5DSGG#Su*`rrzp!|*u&BQ9nTV_*EGR{9^2>fx{R*{
zpmxOV-WuTTZUbVo9YPN(<QcOjDePgfQ)DWs5+A^JE`4TG+sS*BPLypDbJ$z-sg2?6
zk4WzKhRa;aSk0Eux{wZlLtE#$bpY3cpXGz8TB7n00u?w6-dQvs%@zw8#`Cpf+%f{4
z8`V#fW;)pLx|9ITEcEl~-BYjq&1~UV!EXGyAsJE)vVfW15Itjom(7niu3-4oDB8ow
zZu0eSX9M2yf(WD>ey{st6TjX{q)<0)M`7FWvz7DEZMO5g#<-q%!caFCyh|kDi(vo2
zZGAlt5c-h=H>sPQ+$jYD+<@6z*d@an%_6W$)F*wnAkxI>L$q-{6D|f=ej$kE&)v!H
z9I<~hFthilA*074$a3}WQOEmQW9bwwM0e)NpwCm0^|9DrU%YIGtV0Xtko}*a`H<ND
zm@2Q4f2kijn=*!SeR>C#P?9h1aDfi>l9#5Ho6HOPBI~6rwY<EDUP*m3^nzvte9{a}
z%|~oC@;58}2>fF=s&7(Fl+dJD8;Vynu<AQ*<Ti^>_EykqcQ<ObsTGYlD>*aAQ-$yQ
zvaxNfEf{>wXpKX&u!r7|{4-FNn&9qm__S18u|HDc@hv4g_E2V#;ru9DMQmT9zBBLa
zwWcqi7t`Xik<A^0m|ETwiFp(~xQeYuhe<2{v8}yvofokKkJaykLb)f=8XeqCkF+l<
zwCGSx+3PfsGkZlL>orJ9DU&5Mu{ZTyHg^mx0pM-zvaTix%cG=kO!x<s*PH|`adzWC
z=Vw6Y5-&gn9sLWM-1#cAVnb<*FW8Z<AAe?SFL-JS^=Q{RwXgNeP~zPy4d#4!#z0R(
zZ&lJmektwj@HZ9R?T&X|1_G2L!|^f39M9#NXNq$a_221qX??xhwCX<E*KZqaT=6WM
zmZ&ImwHj#JW?*U1nt(i_TsZu~6`6lpNXST9&mV6yte1%rm*(TtowgDlbhX2Syxv;h
zY1K}W+!uZRHb=g%YM%e{otHekQdbQ=e15<@6JM66?WvdUrdI6<z_E8X7<kn$+t9zX
z%8I^MAt;$K*HSj@Y~2)~Z_@HMid*&))zYr6P_*#S(rEf=@e|Ak(xUl**w-zKq;Fs6
zQ=DuyMIhDV3&VAnZc3l>@8^U%{PMTK(|2Z`W=?<Jj%6LwD$3ni{uK3ncD$p7N%I(~
zkdrkubuVfrF;Q46vH!!O(bh+$e#0T11Y&5t<5aJG^8+;p%;CL64mAIpK+fMyXF$4x
z_qhK~w??k*x3nLT9%0Zt4;R0`DgQ|Cj*F0Zk<1p!+eb4y1>*5&2F`}bo@KfCztd^&
zq;bva7M*?+J)mT4V<OkAh8D8-jjv{<ny7YKrS~vFTNd2~Jb4J0Yir0WA2ar#%YSHF
z3wW&<Kw0I6<1sCCa9aUJg_>pTlBxJ;ahfYft-YaK4AT==(5?Hly=F1;;9k1U-h)1c
z`Qet}FSF!5L)UK1{DgJQvj2X4&zhO;IC1okRufZfE>l8CjKme*kfS%1Pa{z=TBmJU
zJc7|Mw1(G&_22bAxBkDlt=k<|ZKs7lz_QR)Z*`THiS|PGfLMEW<KU*jr9OX!$5@~E
z=qpjYVui)lpv)WHJcQ~<G#@I)9DRI0>S~vr-&={;A1(Q7l93XMC3l%)gp_C4=vj)t
zJ`Y1ld+H?wgB8BaXE<Qj^y1XWJcE8tt35*Qo_F03H%{ap#>GuV__Z*X<^L)%41Kq}
ztZ}E@S0wm{YwKhu&qBG`LtNMO^)x60=cc%Z*VbbzzcOVu5kw?JjU~G_N7RAjUxdmD
zr;-A3*5feyZ<}YsW8eOU2!suOs-czZ)o0tVYgiB`3vGEqc*!PK_O`Qny3g%Qlk>`a
zY_49Zyp<#sxdxiV0;cXImwmZEF!iI)=B#4eKPYM$EW=a~6z+CSq~q0oZ~DmaTbGiT
z>;C<irF@sSSD6^DArDf9c<QF}WO4}E*Sn6bw$+m(r%WeC$hHh8A8IhM)7Ik~mTSuy
z>6|}XID%gd$pr5;Z(h@A43-a5V{&<*0=6glMEtvjF8&_c;K9sq)NiiJv$SR%z<B8V
z4XnMD77!7D!a5`<3pQ2GhKP~SI;8U*)D@YC|A1c_Ma8ca8{RVF$LpEoCq^x+Bc-n+
z#w@zJzKFl&y67t9^#pV}SZ^*3end~SyYr-6ihLn>@;0xk-~PvUEmpgD*l|}s*Uu>%
zwPyzYjfFD2^S_cVuf7wEDlNOdf+520r@Mo0DI~w{UYWjA+DE-28RodqdwZ{YYz1(u
zQZ@b0!=oc~v)ki3Hmi^F4=pYZxiJ)qYadvo@bb53oV@+=d$5?<T5^6MXYAiyt-D7C
z+IQ-{db3|_w@BKyBSnr{l%HGJd`xC-Jm-87%Zi3$7hNoeWK?HTMLbG4MSk?1NIZV@
zb?fa-f~KWS_7BeOybq6^imnv&ekGs7VSH^{uVu<zggTGrBbR!PVj_uE{Y%xB!{J4r
z*={)U?m>>F-fovWa++EQ`xnb%Kbe^eZpfsZ%$|BTGc|p-^(`ARrRt}s7auQ0i|kQ$
zPD8(^@9p31Uu=A#@8?-Vy<7qaFf|M>$_7RVQcqu2X)@r3OBz~#*xLJib`$l669jvI
z=x?K!DXXiThM+g?W}eE+Il~$$3eC*=EW`ZGIK9n#Cq-pl?|pB|wdgF|`patiA5da)
zkTy{H^vFbL^Kx+TltQBL!BAR%C1y7pJf0LjKVj%EZH)c%H>Xic__0qgB>utb#Jr~`
z3R19F;>HE6>nd*4K6ZNOqqbyib{a7Q>2cJsJ~xf=E{YruZdJq#MF?i*_8r{UTH2&#
zVDvwWI`?73);N32o*n8Yk~=b9R>JPy?)ZX2TcyvyAqH>98@;T`a^9MGY~J|#OR)e#
z2vt5sd^sLmMu|An)RS+H5qU2qiGnBfo+o;3is#&8)|*)DhJ?If-RPBjH{_ZvzSR1y
zU3o!Ixg;!oLmQiTh}kIC_?>pMB>4}<i1wfoQb!DC-4#c58_M^7#~Dy|$I6t~c$O7u
zMDX~1yISqVm&qqt?Zj;XZKu;~D!tT1lBAKolRI+W8JoVB#muHcOv)yGaH0c{h@YoL
zhMu@aZr^$Ak|rlaGKelmDqNJawNGn=lu5gs4wDl)0h{pJP}4~X{$w>&4w84#;41o<
zU6|M?be2iZ5F(Z<kDT<7i#HOCyNo|O^9k+|<jkCZj`FNWhhfr~o=J>1e{zre4~4%O
z2`>=pp(k;8_~*2V;3W(>0;faXWNvc<_(SidyWh9)s65AXg6XQzkud~MRYPZ|+p;R-
zaa|C#AC-XZ3{KBaV=&YoBnKU3Cu(wtQib}ojkNTzAtM`^oSnw>UiNbPeWBEHJ!Z1n
z8vqlwZ!FY!ya3hbv-xgnYYKyJbH7yW4V8<z>5u4PHPmsJK(55dQ>;yag+V-@CZvxW
zvZUva7{w9A=>i=Qm|{~;TzZW04dqjAz|#oqe1K$>=Zfzwp*c8=T!32*jZCQrjg5sY
z1+7c5G|jW9=}fT#vb&`3qLB-pAfWs|lbCr(w|FCjK5l)~beF;%!)Fw%=SqV^n%O+i
zdGZ+0R9=SXK_XXO?Be(P@BZ!2bZ~^_;R8;V4|fW|*i%<MDxcohmdalkWeE=)@IA^`
zPj*QBYvGSJ*<mn-YOlu;8hLbJXULs8Hn_A9b7}nq_f|-PT%DRS32ZiouBL|;dCK08
z-d*&Nl%=qhesNz0JbW=~UzRK}_Lp0b9m$WDx>+a!`Kp}x*7zjf>yqUi4Q3Sgd{xJ^
z%JpZjE_iD`P8hlWuI^>!Z$9Q&FQe~%2k#SGfJ~<7v%h}b8NCE9LsjTVm4CCrqL7Dj
zyrR|RE{Y{8zIBeyC?S&3lz}!|`z!XN>I)E<K*otnLL6LDis4cA?97hHVelKd_R9$#
zk0K!&UK!83(`VuGp(FPz3Q6j<YLWi|k9)JdTRC_vbog&r?RGoy^0@(YAtVnbBOW<1
zC&`f4aC`?o=rpPIPl_x0E+(BLa%g8ddhB&LT(^csSmBq`WWO>b^ka@cdeyn^zOE@Z
zri{se;hD<6R4xxXsyCEg0o5UQ<x`)aH6T~HD#T<$GW2xO3;{0TPq&m@qT(+4=rVrp
z3_Rs#y7z2Tm&R~f3FLO*JvsarV#yo%?jlH4Qqn8=RT+FOFIhtiO+yK7_2SQdWzt;?
z)(9|dj>9X45bL`T>Edv^005OE65rOa8jz^Z=)>A*zRiE)oX`5b0xl4V%9jlN+im1?
zm2lluF>KG=TVNY#V6g>|07qb7NVhJpNduJ^F(~H4BFg5lLj!B<wWL=PnA@iD7j9;8
zOI}+}cre1lkn{OXHr)fHU@rRL0Nnr?&&GZ-Ki4)B0~q8+knMdAeGxn?>F~)(2k$J7
zOB&-K0Lb=z-B&0I%>4<8%8C)#=5kQ;o@m(gN1rRzK<2KXo+%BFOQcvcAqy^PZIjCp
z5`Y8@bdgH?&#UyvrE`SEFrbXuSzxD?Q+rV`>JX{2*Pj<4(746LRB@WDMo3DP>=!N%
z<-{1Aqq7LVW*#JE5m*-IeN&zid$(@#iM<HFD^2F#l{zk?rN`R)Q7eB|amfcBy0lQu
z)2gi)!6Xlja~5YYku*I6C=B`&^|A6S=XZ&|Q08vui)$R%E~(jfnlq#%cj%qW7Psy9
zuhZ>vZDRr_y-$o5Oxl&?gy82}TwNYqzuJE3iU)&KRn+R(0}w-W+C@dFhsEqlOgUu6
zO8OPxRKCE<SdPD$-GA@i7bl-i_dw&{`&4|_lEG=mZ%>*+u;n`q>qs1L2o&6;w_c8G
zne}C~uWiA$xZ;kkizal+FQO1{@*No1ZWgu*YzJ9t?bP_9wiZG)SoH(>CiqM-Yl4*A
z>$|3oHQNo@i=R158))l(lfB7mA&2(WU<u%PwM{4GhZxk@_W%EOxB5{&e}FO1f511R
zsYlRVYmAtBKQ*_BQ!Q|-H?|1<_(2H8?&r6O<Vz2!vl_|IKis&X$=i+G&RmGch=?Bf
z=I`9+T=J0hL8(d{7fveKHIz;)&kqSjKsNK<GecpBAj_MF{ra+;w!z7InS>eps=<~E
zVyu3=%_>LAH<;)sgR#YE0m-XY@JZ@ct|T3(C=I@=ASkiK@AqDUg@`z7^ny32SDja>
zMmUaFzDZ!3LP7^a96k&<9ae@dnaJ1d2!3E7uvtd_#dIs~?#-n?!;JMomUISk1g)c!
zLncBc{g{~T1`J*HKM@3LDTAdW&ePP+JDN472Mc)Ug3f@0;DhL2`lLtwZ6`w_JEaq>
zS5IzZGsd+wHWu6Zxz8NnyOo0V2G*N<?~hh4D{*_<{>Xt35tH+u2DptY>0qW^o!oz1
zbqSrDMqb?0)LX&-6b&wuO!8F@AM5!VF<a*Fl(kN*&E133x@Yi(?o_?r>4T9s+#M=z
zY^Q<OmH{U0GIaL-@YDRMdH1rb$|m<5*)kTchuhR)$E%zld!BdZKUnX#JX9LK_Ef6i
z!HrpnJ37K@74s)`l3tmPR9|aw)AT1(d8#e1Sd=V(t<id^3gwbhik`7Eaih+kAYk?u
zL&_$hG(O-?<u~qppoG8IsrYo)Da`^?d9w0-`}n8il_wX($J!olIq-TjP~*D-b@1`p
z$q-1mI5}hQXOm#}_oveS#fc$lU^tDTtcy<`FULyVxLRx3vgYL-f3A|4U8N=~NSFbi
zia;a9rZ!h_iPMHt;R@HzGY;%sVHG3(LM`Fe1+v~VvScmtDqgCh1468_wD$~fth(<W
zrlD7=0q&&x=~6tiI~l0Z-pm#lrjSRbZxtImwO2rXW*?7E0B!l<T*SLR{IR8y6_cmj
zZLM-7C{rk5%)s}res<`+T>sD5nwLBazD0Zk_(dI_Idb%q$GfpxMbV9~AFy}vX4i9f
z3*~e%;ZeJp_UTU}+TMH_GvNNm{I}h&wMG0EalYyGDiYiY2t0FXHQKWZrsjRlJ}QBh
zI?qGh%P;b$f*1ZbG})zn)u<|yJDEBTH|IC{21W$xip#w3M?pU(f?ST6oS%N+=Jmw6
z16%rvmtS)BH66`?i<JP@HW&@@pe^d)7gM={2WD^+p0P_e=`HQSRn9wb;DYf72TZiN
zCV9gc_{jnvICH%PxHLAd2yI2bKadH$FSs$0^*i?Qw}bad-_L4oXYOQwOi+_rqVRrH
z^<Ii`mTIMKm9q1}R=ta@#Ek#c+O`J>CdcmIyQdLZIpCx?oXLLm62qoq_0Qf~SB!|>
zi&EY|UfoA<A+q65J&P7(>v6z6Z>7k}X7JX6|G$+#NHh2S?_n3UA0rlYIg)=dt;1we
zkY<Su#^?)Uc*3H`RC-v7y&6ldB^AJ}J!%>k=;N6jc?LKNS9G-w8<iJu8%)(BbeUxE
zY)!Hpqi;%rz(07BW%NbDZgzAA(Lw9;7WRlb^UOiGo<(r#f%Vrig)>aize4kc%FCEf
ztBS=Uwwn^TWHcG0L;`V*>OTfjrq%ccdmFEQjqPyTfBufB&9WL)Ecjfz)M2IYMY1qc
zwT?6(Nyik@I5SBDySRs$SG09J>2{g}_E4CMJw7x^EuThmKy8kT=fcpON#tlQYqh%;
zb+bsAj5#!Q5J*m1_~qPO+C}Y7b6WI%W8r;CD4(@emocar7n1X2c7#V@jy#Uc9Sd(L
z%)N=AI(XmFGhFufZBa@O5a_=cM|h6RyQmQnVEX*P;MvEzO9inU`$DxMHF+c^HI-f_
zq)0u(z!m#iy|ldGFHa83x5~gNzwAZ8e}LY~j;zL)tN**izwU@#JCXWLxwmSzrS!}B
zsw$^Vm84*TR{9h9SerXH<teKDczY$GP43<Dcpbm5H4^H6Dk%&7{Txl&zfsfqm7+Qx
zvK)GjBICuaMsFK-vqDS`u-m07w;k&MwhWny>@uH>?$0wv)0HLBt`+j3=c3xk!n!A*
z>>W4WT+iDYU7>FILh1SA)B0zl8Qb?|gXAeSB?f{?FC3jbUnW;6T`;wE02#eq2tU8(
zqnRs-=j`Mtd$AgN(&~2C=oY_ow!D8zTRwl?{bjv`^ye3iEga+fv^4GW);Bi5){99m
z$>3zO&yQ9o*O8~*&wW?_a;{cyg3oyiH`Nbop;+)oW!_|s@VExfbY1>84;kXqO5Hir
zu_t};mgbX!X191Ab?`az&5}4Y{Hm4}$&ySe4tyJ9N*W_RHA~;`Rg8E+;enQ(qdS`u
zA#b&PHnqTyiejzRwm>e=6&4JHDv0GVNQe?8jv_tOD;t{N8^mpDLpL%LD$xOdn&>PN
zJD4~Dm_lNo^*|~#nc~h9B{%|iG7ryzfT}Z!RPsw_XOt-tDVFxoqXCP?e4FHY36@WI
zXf`7tp{QKg6#lRW5?MI&G(ycU&wXabEP4i_$t+KjXsl37-&rz1@&}sYJ)G#MBe7Vt
zA;67yINuj@i`0VWzCk0M_UCVN_ky-;c5xBNARg@ehVA5v5NLw8&_w|ojk&5}n$S!{
zSed+LBb?-{Ew`r0><Ox_4776f?H>7|(ren#0Kmf?t!mP577&LcO5hH9=xN-!o^)%v
z1e3bK*FdUze<UQvW68j-o4FYfYVqVmtlmKodYI72w!<F!UI8YYo=z?Z{+&vY3o~f6
zq^TMs;id#qB~a5P47r+=5X^cjeT&Qu{B8py{4WE|-~64<whNWRb3W{0^uH8lJmWsI
zTlhHNrEFBGul_C{pRNoVHzD|jAu*PQerXp^M#S(1#OaLZ@gS*bScb6w4Mw)ckbZh5
z7js%>n?QeaBfm<20e~Terd^2z&KWL+Xad*sK=B^Yf*>lVg_?!WY*})SHS!kq5+Ib9
z27p)Z7tufY(!ZhZej3)8j?46!imUf4kZn1>Gqd-JvWBucRU)%6pva0y$J@5MQ_80K
zJi&OjJ?^KtSZJVNcj~egf62!ylfnM6IL-Kv&iawqJ9McD07Ywuwo{O;eJ=cO?MQ8M
z$Z+PKI_X!A6KKk{u6dH6&C9C!Eb#EiI6l&IQ{L{|7C!qwpxjI-+Rjm$Csne*=7#!@
zO0MWj5+f1F$L|w~<C(rWkh|08t~SsCo&f=X21S8srD9`Co`Z#7ev~wTB2a{d<d$;;
z^7{kqKPJDst4+VE`o$4DvZ8ex3E_C`aa3G+S|#%AwsdFF4Zx%=?;uJ(@mNJuO;-&l
zgcKEugl0k#<m(^@!PY>e9i7%gx-EH-Gtng`jS>@64eWbYO%=gH@h|891K?)3ts7ab
zk5h!6;-MBMp=Tf=ZDh!?bIeqZ?E@DMpK`%)^*dtE!2^Z=4t-RQJXpSnA;YPM#sG^H
zo<~b<UdThY8>MPSgfTXXsX+s5m-ak$$yEU2{G2bXzc;S)FOZ(@u3njqx~A>3-HZV0
zJy~XEw(}rK*R0Z$jXl(yIVS(XC}RTsxkP$ApxSr$Ney-Mv=UDU)dUn-G~}ondXP8S
z3A&3x;vQCVC_2LdO0Kx01skUt*h!DC;|`&~0nV)ghv%suvU>!rQ$*a)h^u)T=@CdL
z_y&zBG#$)C7X^U`mclM|z$bArP7R|?a18eahU*=aV4No1Bwe3KhRa2vG974o&l$jq
z;CtAU`4uUKY60hpk!Z8cbTGS;Qvh?9Xf~W{q^^QrQrWEc!l}4WotOR0CSXuUry_4=
zg_pXZ$Gt+P8jg$*-_7Cq9uOQ3)ARv3A~sQ*7ieuz>yjkiWdon<Ot@1iw={O@`Ic^7
zo~`e}UO`gx*ZC?Qvp;s2WDqOIc5CPzY#6nxCz~)K{|v^ZeR_iNFBm=JDs{i?>9csa
z`28q|Sje(uPZYHqTsiuQOn7q<m!TTgKYpCwxT<rER=ED~k`M2RWT!RLCp($%dxvga
zIojUFeL9sF#Ds7ZjCJ2@oHoui`QL}CzDz<0UxgBzKkrzJtn0P8X(`Li_P0sm2LX(&
z42}n<3I!HVp1c_|N9508dJcyq6BWAp+C(m3M$^}oUxxljNox~*u^7H~_0fZa&n)Io
zC^zu~1!b4(65AtqqJJfJoUbAN`tqJtZLu=;>m5lC9aR&bh|Juq&l~|Wj<q=qlL4$R
zesf@3Cr^=G+Dy8X=X!r<D=xr&L_%VG_3?6l`_KS<Hy1KX6YGsz7BWR?6f7BzB*^2H
z`R;j7`Jee~jBVpTVx@~Rx3y*K(UR6}5CLfQ4Ag#s$`7?|6eAb=e(g4xD!A&)^}$Ot
z#Mf{bO3s#C>hBg|v%sGr$*ryEeom-G3$@uJ1u|$0CaGF*fqJQr7j#{|?*3vRtv<ZS
zkXR}3eRq=Rs$>?bVxWz-_iPYHQM6Yj-QVdVOrz<;x{dl`um?mAxkY4-G!#SF>XzWG
z+1XaFgwS7vvi(XkoC4!}XnrTrbLktsaqIF8&|H9@i9>^x83wFNaH??xHS?+s<GE*u
zNN&ak@H1pRn-$d(;8>3kz$R*Pnxfi@E%Tq@GSC#8)S{3S5fmA>VrdKJ09-@m+Rsz$
z3_`8bO{xOd&b~$uyuK?-U{vddT5n%xdZ8Bf7&FJ>Hch<w`CD~n8$|8Fw!n!LrF7Ml
z{n@CxUdc!lzmdX{I&32%BgfCTyEfIowM!xz{^Ub6crX~2pO>OZr{^4w9$p=eLC+jx
zr$!9;rhiQsIhtTae_1A1GqN^ZgJwd@O>x`2KQ8yUA+CPC@GZwT;^vFyhcB`T=fhh3
zOS*JyNT+^jbKsIo2r~*++v}{zVEy^dZ@z74J8``_(4qTx=P~QCN~HOxM~=qMT%9A8
z@ef4Y9PKt|-xn}U;?;2J9xq0k`bLaOyPtiO9f5>LeR8X5UG!f`+r2cwy>MvsyU&%a
zy)P(AyQt(wXQP$~DIjtGUesbNL-nS@XM{%_tCZs0LSiDZmST73c0z@jTU|0(WB%~_
z)B3)~cJ0`++u<7OuD^xBOFymm%FpP0K@%VY7q>>h6hw(-ODygqf#((ll?!o=SPis)
zC3vk*4-I#m0FCF%$Nx^$3a?&D$)arLOU|6aJ{r{oX=Sq7&S1o@7U|ELvw0O8kj5mx
z*Q2lE<<>a(4Ye5hUB*}_g1IvD!YP@QTus97|LJV;PijVd4do|#KU|kQ8{amU8D0NI
zUFSfT{}5C+b15BQkuHZ+*F*a`4{db}8BCGOb-GcIUH(nfi(kTGzXyLXH<Y$%eYJ51
zTAS&`qjT0b(?sW`6J4N(iy|D3Id(BJG!Qnu<$aW&@hgOkV-INCDU~@(wG4xUK|c>y
zqyqwfm_fVe<pVK`RBIE=Rj6I`x-!V2Aod^N?RP90b3$FM3bcmxPxKUJ9D4<an>+@c
z5p?-7Enm67vZ&(GbLj`j<1^wK-GyP6%YF$D9iz6$M;)gKp)0&>+#89HG+r4U>p2+X
zz)^*D_O;z-BZWS{+jGCXw^KAg!`srm>iD0#k@KFIl+_<j^TAPjxm4#Iegp9tzC&u8
zNlpA)qD9<=(R$_;YonsNYf4I(rTdv2+u5QS3-`OzpRV@wyM4;^*5w7pn~1Kr(EZ;}
zOvfcIN#5e(G~^xx$QpV*J;aH#|I*Lz9R}A7bVOw_f_5p00l)jV`83OYpH)lftUybx
zS#j&1YmYuN1q@kCL)o)6+B>$ckHdD#SfIQsF>{TkgvpUrE;nnk?njr$P6HQE8IqTu
z9(;3*weH&xHd@XYOYUBsSWTn7KpZIyh+bg2dX%jm@lAuPCP)a#)qSbN<~XbH#!B4Y
z)aH)Ox+6<$oPE^`dH9XR&J<Qc#04QFgQF+4oO)l+Gpydl&wWnnk&|loIqM6?Myj*u
zQ|)?Hi<8%1=MV|s9PeLymmi&_;aJ_so)M27{&Z}V|3C-B_V!a#`2A{FKO4cf+3UQE
zVxE%~x`r-7y{3e6ZuAx|uOK{($KFs)&PIWye>c9qyI4v-k`0??Y{(h>D-FLgm%=;!
zBR2D6iG;fx{?1kGu~3?kHL5Z1jqxNdBgq)uCDhHCE8H#dF-^+FQQ2X_;?(=M#>MMl
z6rM2`!A<t}v8(?9^EYc8c|ZIIu-%IU6Zv!jX?8CaRk2}4He5DPiIY1@ta8<2M4S=Z
zi^7W#Hu=8ZAFA67UqwsC-zRFkE9y3EDOQY}`JiJ~8QWM?lFj-LZWhQ~E+#FvU~S39
zKFO%Xq$p^Vlt%G<#rSV)l|eDk7j_&=yC)stj#o>Lop*-FIML31TG)yit`WW8s-}5r
z|H;c!-;;B9|8TIm1LAUmB5!30T)V#C>XuFCjD#Ldw7<See%Axi2^D){KXnEKt)BM3
zy*=B=3w2{UZ!Ld2{dNOUk@Qoq*tXH;7GYaKJ=kl!JvjMZ#hfKHPiH49_4gFUR^!LB
zL-?t;6CCvEp$#3~j|FL#5$MSTC;Ngb8E1W_dMBej@@Bamo=v;~jyncfRTBs7!;_A4
z{3peKCoy;r=8|#Rr?<y!>0D5o%JUQkoNio0kh9iKqZ+DEO}M@rJNTh44Ai*JMa;b9
z#(M$wcu^6+3q&-j+7g{J;c&uqx*@k?;!Y-Hzeb4Flu3C@w=RTCLmS=`GKLri2uOgt
zfwe9~wLaM2oNOd^Xnf;VizZl4MHV{c#y~_*&Dngp@i_Y5^$0HH(ux*pJ4cj6N&=RP
z1%AFkLb{dBZI5f#4B6Aqw`JbWI4yEk-Pv8ZDWE$YM{vyN2E1Y0xeGm~++oB!z#(l(
zlT1^SU{N8Wx`bdT?(=P+dl&F{cCPvQ2IOy_C*5v74FaQ9BLD!^EW+jk-_D%u704LG
zbKH?QJnH2DL0p<_s7$~I>^DTF$2cMPa+gL~fk(f6!RWla0Yo(h%gak!&t#%ibNft(
zBKZrzcLQ){rXXro(4geOxHE_M%T})xU~;0<-9|)$7Mkgh^qpxuPt-_H|1;0;A=}Lw
z1#@YBnXF}=eurrxvAy{zYSFDHF14to-rP6rqCP7IBEWPK=V?9QaAYd3iQLT-_=}t)
z>Eyfj_p0<T6#0>@{g5p>(7}&d6VRB{Cy`Z%s~RZUVc(}UeKz@C5*^vvR;<kBd(9cr
ziDcs%g~!^I8QBuJp~-)S>pws^ZbceNm02_te~Z{0=`a>G+j~a@C;)DpWQBOv&Md77
zCjtc!@llJG9$$yp?=GEp&idP#IWbcbwAw^>$oqZn`ZpDfWbn`5s~-Q(SCD>#r!%&q
ztBqB8nSB1j(~b|5XGcReLwbU(<3EbW&;$BxZ(9IXVA3q^$Jsi1i<jm$cyHCcw!An|
zX|(X&Ct51L0{?cqkUT)`6FS@$z~rGk7ZP)He&!+Kb;1L&Gb=l4k}OJ6dbvsR04#zs
zWqQ%98V_Norc-+|Xy~)4i8!hAWSI^=CWNxir`KOTO=;SM4Zi2PVEF|0G$^y$Zds#L
zZ0&-kXYTvesc(F&HwYXS+H-p=8J#fz4)gR(F<UyO22AqxbUv5`Rv>r|rl5toyX~3P
ztT#NAjh8(EgPJQ5MvHd<)&}{zn{U2{^(UHK82u+xJ8_(z28(!<^%ozczLDbr$_PFj
zM$bt7z;WRVwm5Ot8xP<7XxQe?WH98I!?fkvpT+A4(b53IjBM+H&hrH=w@zIP5Iyxd
zb|aI$k#f_}2p(cEOus6o*1Dn(@J|ZRwz*}2nd@Wx0W*D(s_`SLShR%)T`R1^9uGSo
z-iTV#6jP-=&o9`{zc6-Hvw`~;HqMX*&I-^cKwD+W013+P9PX+66y(m)=fK%WsSTMw
z#yYeA!hJtB+_d85_6BQ#X8v#`lvv@pefj7AYU>I)rU#R@>9Lh;B-~C8F#Dc&rCIF;
zuhs4(TMyIAJroL&PoQh01OUdGKsX$p-n+HZ1v}7D^*!vxw!uTv0MFQ@^W$-Oe+ahN
z5t8#cqKYGT&T)+xW9)(^`_pA8Z^PA;OsH6V{F=U~&%(TaJ_iWR<7S&xeKGPvDxk@B
zMXW54Z=Dg&x)&Q&cJY^ztw3?u@y}o1g>W%7%fgynUgLcI<;&Omj^sPH{^=EjoRMRA
zF-k{zSLReM<W<(!kdm?+5Fe!YCof$@+(PpKf14OyZeqMDuYOu=ofMxl?rJpk!F_RN
z+<(J5LkL}3Q_H43AcAULS+Q{r4w_aeeyuQIn7@lvUb%Q@_w6#^E>AeEnvctXjsLr&
zFj)K~$GWv>D(}gt`6kCilQ*jDR+H!blHCi&`=M0J59Qz6e6L+L>xq*K)m6{0|38+_
zJ)Y_J|NooGkes4Sb0}(#<=lob9h`DL7LxNh8FH9pBZtJC<uJ2yCM4&i$oVYioT6dQ
za*pu+y*}UD?@#{OxNX<#x~}Kralb#mAJj?v_PNKqW@21ODZLhG>B#r=#@b>lYT|oR
z>=cUzRG<7QBiq4*s4hL68e@fhu3W3iZT(D5h?H_{TXjC|4Rf?)K}Edhh)BOI(Y5A>
z{0J2`fwEr~`}4yV;R9&pWX<h~B6b|_!$IB}D7hS_+huLtAFegdv`UgS?oJKGhfN(B
z&2iJNrI;gP>}PB1+v8`y-4Zm&sbK^dsDxUqEwH?aC<|oPGQ3H#edPBM-16ef97miR
zRGEZh1{-)=#+A#3HzT1)_)wiN!h=Pi^r`?*8$wZP8*i{ecyEGOEfJJ``GS1?r%VZ(
zkMKgEqIR~wX4Z2P%Dcy-nOZ}lkZwW>4v_Pq)jZvPPEUzzE-t#iehuJ#uWHS`e4ZW%
zuKAiEaI62pZ3JShK=IWxi9|-a-4t5BQiw&4M4v>d5YR=D7v;v59yu44O!}pHZY<Q-
zz3r}j6WioKJ3)O|vJ2W<v+%Qc)8_d!!C!p_yh1+8KOtBaWvaAiy%KAe@yh!QTp>yb
zHk$47r5Jkm#bdW(Oxm74R{ilITC<dp&J*^(g7M{>_JsG+ZI@al)+rZ`I_|FZi4!}N
zMDAx`K0M-%GG0|=&ep58Y#51F7rzp`#P>3rEcSJ{Uk0PPF#J0qe#81op-`jrW%;LX
zq-&$OW1n_eMIaE{g%a`TR&4T2<M((C2#}Y!;e@$S{fJd%_ok(?Db1C_@I2zYE8s?&
zqq{scl(KGG=5re>aoPJ`OmFeTxz8ifZ62Q3cm=%XYGCo^dF@^=J+027^t6W$!a`e)
zhdsLzs}q$s7nU|XLV~|#J-R4OFt1znF<#--nVkJN=4B(7*=av$bMaJce>|evT{tDT
z(vK+kK=VtH;mO^p#uqI{4KByNLxZiN(?gVr`6d`t{^jt4&m*3cnwr?$3`dFL;)i>P
z+K(q<mZz+{I)sAHu{mnBwvIx5(9g8ue<M4ME$JSz8%Do+;4<)Xh=BI;7uS5tp8@(U
zKKDHndIaN@L>43I9S&FBBEwHmCGM9wtR^jzJU^(VM4e9<pWZLa`8_FFmO20L`U+<!
zv<M{9_eApd)Qz=t;lPwS6&$rR7)(LD&C>|QR%<-D&pqddm!D)g2NURT{HJ~=!`BAb
z)^&nU#rebc6*xi*RjM{)57iK3Ifm_QFYhZWNN*S!ideB69Oi!$3tmxMMZ4<Jk@mK9
znDwN|Vjpr@r*TWA+Uk11m9}D$g2G$|#(s9Ei74G>2J1ZJcH5&{;ICiHDCpl*eKjOO
zmQ59^k-l5Os2;-W7QEj<)w=b9pR|i%*U{sN(?gak*71BLh1BTcSb8lKg#Vdm1J1S1
zJAgl7^d7ZsJu1!us?BDRs`<k<cC;CB^=+Ndx1sd!_cf(|?NOqoGwd%D$Y*;1%XCYf
z2}({b{_>C2g>ln1rFAIg5C8<aI$SXNRe01?9PT6cWe;&Qx^|a&HPwl|iH>l{UmBMd
z=dqVxi`ILUF@EyuA!#S<$P|3|jrqqIN2bBOdrnS<;f9Is$ly)%1(RCd3AL~`tB+dz
zkGL;iwR3t#X?IIobsK$SM+;RqC7e{AiVE`M%pc5c{oVV_*P3(0yEF~Y)?Pm03Hh<v
zaVjS;))*6aN?Y)zhD4lcXw4?GglXc22*9_eyh1q*pA$294&)T(Akv{-o!4KJQQg==
zXL_C!`uXEo^+OiFK2ak8Y24_H6m4tUXGl`IU~Uw#tK)(fB=PHF3#Gp76}?zt6tj#m
z25metpcLJRCmE|pM!va#<HJku{0i%ETRG8atcpvgJDIINyJ+<?%h%&Mvg}U8<OiwX
zcJcQk`wriRC$AM32rdM({T*k$mOOh^SCVBj*#gBafRLk8V_~}%4l~T4+g}wQwJ6oO
zwkL6Ag%NN{W$^CLa=wBK;7V)D<tVoL7IBXB2MTZM29a}viu|q<1KJp5XQ}S{(e|O|
zYhzipBR^_O8D2*z(MqA@{N$TVa*+k{nkCETBbU#vSK_k19kZA5>hBK;6i^@c{RKv4
z9ut5#9Y|(zw{)E~uC)%R&Wso3U#8lXYX|g?t%Vl+`JJXXQmA4!aA<kN`<FThdm8&`
zVfTOYh0<F-MCh8CWFTi)yB~0(!I(Z`>khtu`(xCTt#Y>phbhky8q929(Ij`V`Jkjm
zB7fPlow@cb6gYjXJlsj!j$b&dE|u!bja0^-tO;qWHV6{3I;!1u^nW_=*PZ#sUEw~l
zO^v+dT{JgOR0ZD$&}WbKpR7G_JE~5rc_8H(!t9v7q^}dVrqgaIt0C0=Vt?{ickx4#
zCNS8vnE6*r{cE}X`+q-oz+m))wrt_AnHY@Y?w+j91{C`(9F-F1fWM)JjZ3PqT4F_m
zcjF!UcJu)w6Ue@{G~g`lU3CK{<STU9eZmF?-(RW(pww?)uv9cRp+6gc&R)@_mdma0
zF!cwo>T8;zm^Ep9u3<45#sKq|D^n9Dq_PK^d-=@DC_;jbPt`)Lg~chE1Z1Nkl}T*v
zNrJ2{U4n5qofielaitI*rfH3$g5$8T{d~eW+!%jdtzQ(hh=f4POI5=NYlflzzH|P0
z%OSiVV|*YNJXi#=Pa!3uPDH>^dIDx{dzPrxuhs_ww)tQ|%5I`-7~t%U9KwU{EAc0@
zFy8_4^L*Ho6}=E%J^gtMR1U-ugBxTG%CN@X2i**Ifrm}vrF^3Q*N)N0fxCp>t%`7c
z(*}74F0182`Mh0QeG<mvN<k3l_{xJ0H{fJPVG(cx`Ku-L(Fa4RnhZFBv1FV9<Yh#%
zbNvz?MT1e;fj4tQ#<dw2Gh_fLm4=&}-|1Uni6f1;A$H*9%K|!2#T2>*(5|iXm4+2_
zG+=uDpjm}HYD#3Q*f4YSoLDN6+AwN=MZcpsT-l**vy8(|^IGlY8r0Je?{bxSt&uRU
z*zXyj6ex^q4z<8y%$}%t>U!dw-JNk!pdVQP>CC17BRXeaEydeX)ZtblGKB}zGV0Xt
ztEqN3ia;oJj$#SwbR`^htP~t%O0_%d=0Lj8lN9Xq#{rLnT(QF5d2VyO^f>xx6Wb=J
z;p=2od`rSRP<YNXjr#zpq?11RK*^yN@#jSJlUN$@u0woruQc#Ax-~FKvYQesu4ulF
zZ-?dwujqGM_T9mtY$ib9!I!?#cNI!x<{@HXcvdOwnr3?Q^QY@l(FGEKV-bAU?mkkY
zL&-!OU$>>b+F24K;)rnDgDHoIsbSSQ(id736vC=}rhs{Uf-W<I_WMwZ2pXFa^S*tq
z-c0i3{?}#bNnC%H5N9-ZR<3Z(=v=TKN{+=nM~G9+6ai}=g?yFmlIw}*OL=Qo0tbQN
z;1S@#6p6#-h|`OhP?^~fh`*nL&#5nGT3%>y;(ka(AN>bHQS6>h`&}q)S1}}I>kNGn
z%i&S_S(B;^CUkPG2y~}wdG*&FnOuz68z>b4zwxGQG&!AdkP^|$beGh@7*8x&PjQbT
z;>4VDRbv(y;rwPD)NB@X_P@W5JoeFL#x!?9myYTHEHhW(h3w#}4(0;vOg&K#m%S5`
zqU3W<__l=KoF9MHE5;>wV$VnlaG3(Sa%NQ0!Q;V(vlYvs=LFOE`os&5ye5p-`c=N}
z#pLju`xwy0)r8T4q4j&!meED64xD;E{b*geWI?e-6K|icyaCVqpc_9Tpa~<#P8lsk
zB!Un3JDG|EKJp!0KjPI?MK+>A%%MzO)R?98P))<>;W#l=I~CYvGBxo4D}@-y)`00K
z4!*bQ`euitVUwy1q+(1CJ*R(XnBS~#XY*LX^MB~YKwTiEJYCdmA8kbvoW-|8?qXBF
zOmGn>m*$UxZD<}r$c-ZUnIOo<U3N94$^jaNQN<1;2x-?9_XUyBMN%br4Y}A*t&K@S
z)X!<;-0x)n9*(eI)mPWDJqEKCutXQgtH0?;e!h74$xl9&6e_a@-1pRdLPZS8OYc5X
zmHk%GJnojEg@!FN%8>@&2kP`qlV9IC`doAM8<6{?Ztj4Mxa!Shr#Xk6J~oHcF2Rs9
z$L2xvY@D|v$L?^--OTi<lI2%BsVgmV=`HranM}I7dA(M?n>S&pUdQiHtHi^Cy9wlY
z`OD?T<hIy;x*vP}c$W7$C11t6;<^Egy{njPe-JrkbXD;zHqhg(MSGN?Ct-&M>2aka
zNkfYu1gqyGIM6m<m`l0eU0Imf3tJ5Q>DJoVXZsI7!b>l?_D@7Bi_pkbO&fz3zD^W8
z=4N6Aq4WSmKnG7(yQ1@v`Ij1HhA!CwK0szt#V?~$HPb3e&mXv^$pi8hOOQzZ{u@09
zQVI=uk|z>sR(sK-)#3EF7aMIXQHI~q+~a28z%ci_;(qx1J00D&_*Y)JI3xRIM;nf2
zB)US6gR>#|;(%NH9X%P7gSK-S*G0eB!wCcP7|VLFs&rGolF=Uxp>3}5e?RG|5Qdl+
zKhJzY4mP{G5*<kT!UYmm(+k|(E?)4b_Yz~-;lBqLcWCsi(DI`-;~PWuT94CGYi?hD
z@L8VrSKUj$)K~G@D}I|#k5Q(|^8g@W=)+_8)Jut6Rj(~!M^PQ9rHmJbKFEiX*O-H9
zExL^|EnJ@Rv^^_w_07D;Aj|H_oNA-4F}z)NW8>2Ke^Jey8e+LS*o-~Ruqw3$K69mS
z>E+0VG_7FSV*Gi54sw<8)5bflS0i~4!ajYL!>Jd2Sz6bddqfulHnvQ<E_BTu<A#6y
zOcv~yL3UV-bd|V0AAG<)I<4c$i_AGPjo#;v<P&EzjpYwqikP>!?t}l;8Vu!AsVhnC
zUSlFV#%_#9ScTQ$%uG+eYtP%85~b=VbIxby30GgiarG4PFO@#L{njsW{)+4TLkHg6
z?&7wuf1vqdZB<W&@dZ#AWU^5A;quEV?vYTGolDMzx@0Skbyl&OJUNT%ANFE*D#}Lf
z*m}8GoC$h0w>g9{eV5-N1W_wmg;o#myKssaE_#HveB*O78hK`78!uZ0rxq1CQMIxv
zXD|bvZc<HUO8!MRefSfE!bbiu7Tk7G5V;i$ZzmLX<<CgYG`vdT$?EtTP>O!ghKrr%
zoa*wv=b0;0#;~Ytj~rODa_e0C5k;%ke<sc}I<Yy`IWr)?Ydvf!@Sw96-7~+L=6gX=
zsVDP!w0mZ7?-0ncXZbSUTi^{KCd~9(7ymg&y#MMidF=t0L@&i5zQYq>o}k6wylFdr
z#op#o>p{1u1r?@^quqtfMx7ciz!NJOY+l;wfmVPNeeUZ0QWmOif!}j}-fh;rf@Z#~
zobKk=(#^c7s177#<<#xgMVFTnqqD%vUwM6}y!*pyF94{hB*o>6=l>0wZ#cc#{rh;)
zE_5>>`Mcwl^lLMzM;hMJ$H8I|??2CMy(zOFe)`Nrc2l=4Vzdc`puqPAUKn;yd$jc?
zS1E7yiwcemi5li4Sc!|Xu=`A#e_L_8tRKVCDV(u;3l`<D?U}{PGr1^8RH|pcP%2`d
zw1vl<h>u8sEH(e`pE=bpl)n4qKk|h{_!SLYH)#lsWn`&C-I!Dp`o(3sA|<me%-UxG
zD%7nDtFD{3Z=&+g!LW6^9d6~S%nY)`zguQ`N|^<EqZWn}gw72N>~@$^C0QxKByc+T
z!jr~k2;Z8j=kT;i@@wdm72?RJy{-lRJ@xmwj-5#8HpR)OB=Dx<0&qENbzyaV6!GLB
z7AJIb#CF>0%Rgg~+wSugg%HI;Qd-_-ivEpI^$XDQvBbhTHk!5+*t4a)8gVUM`aJ9k
z{zhnG!^dA$m-^e<(Up4t?l8Uq@A8j6x?KUj!b9V)`aWT&xix6uNhvdrxBHEe9m}r>
zt{s$yG0#!QC?Wg3!Nrz(H|PHY1&3tG*Z&-BC{88r!yc9d1|X2i3j#xx?GP5<=HFHF
z31<l$XeuCka2X4LhpoE;r~-D=%&VVQp#LO?Plrt-Eyxoa^?JX8j(FKG!FPUHEPsKA
zVEu_-ZB|yotkxriNzco|nt$$WL6NNA{>cZy5dQ``7u!RaPKczqOgh3)*kR%R{~dkS
zq7A%V&xs76UF3BPT%cT}?F{R{T)I#f`nheb0jjpl%PJOETEciKBJ(O#!V4E2A`E|N
z(pQjSrh&G2+VGC)I|<w-cN@XA!#ccXzQ=g2el!(DHIHd;1vskG#zt-=c=lanbNxeI
z-hRouh6=lvm=-H96hH+Dr|y9#l1`QP-ao*@9wyZJwJQY;xnJ^H`Pl5^@P>u(r;n#u
zOl|I;19R@=^rAuf74ft2(!j(live=xC&e7DD#x)ur5XCXOwKLh7k6(4Oab}D+-J;_
z65XMXx<6IIKhXem*3_okV*x|=o-HwRVTt<@mhZZw8%jIJQY(7Sr`WVQ`vtW5e6CJD
zy5cX^Nt18nl$4njwQ;@T!`?i>FTH-wc9R+dAAg)beWOCU_H%0?`$scGSiD$vl&`zH
zh;8E7^_b14O`QH-XkCBX?VB<ttDY99K{dIEa2u^QQPfJD#a{eRi~m4b3L#Jb|JiEe
zaUXE9@c0k(hd+CZd47?HME$1P|HW$ebOx6>|MG_5THoWU>f45o6U44Y%;dE|c5Mh%
zK_@`zt(`YNs?eUy&^~aw<4z^+T=CL+iyG)w-JUnlzRMZpTweMp{Pk{{z`Q~5nXM_D
zQ1{a0m@z_aH^#SvZ`*7gd(hh1Z~85vIPUN*qWaM%)s-l8<`FNZC&TcX#2<}xB5tgz
zHPin9bXJ{^hyNi3=R4|i>kawgKud(~<_7ZQ{hLpXJiTNPv<Zw{6Ck|<|5V2kdzZ$Z
z<b;Sl5R_SnApnQ1ZcACrf1nbfANtSSN^CUJj*#@xpF&1&t9}njF|F{>T-Y8oc2-uo
zBn;(rIDj6Fe)K+Pf+tAtHMdznuH~BEzUe9)^6U|CC|5fv`6=1lk8HM1p<3womH!OI
zren&TYQcD6lLtPdJzp8LvwdUy`;eiG=%}?7OuLr}vy^6svI#jpGF2$XDH&2rb}cAV
z+CMg6T*hWwfDF7f1-Dlo5E+}f!blv=?HA5<3JH~SfxH@vSg~z93wTi`&^F1RVmq<}
zI-n@XcHm^BWMqO}KoK5)L_s-1*W&quI}70aGm3U;KFz?>eXeCCg9$aQuaf-Z7f+r*
zEJ$fl5(w<8y?}&m0oM!8f&>5>uM3SpZmIP%oP%ER21F?5032_Yk`M(x65s)7fucc%
z<I#pB`yC4ZUZYmC9EcLC$gH!J)CehG!LY&)VR>B)@ixx0$uR)2;HdsoMA&mvG>2G~
z`_cpyqbZ;bt-i^MGXjTUSo;76?vHhSt~4&tocjODxSq%rJ-7iKiDN&XN-`#_t!c&l
z8>I6uxY*Q`O966rS~RX#2m1y5-_u+`o+%gM7mfI{f<`<8`amYh+nsaFWhZ-UWVewl
ztZ8>xA`}-PcP~ISPuXUUMjpYlQdOxBh~Go;M3v-7p>m6tK+}5+X=OlPDEn(RSIqB^
zm>fuCZ_SvErpwu84W#GRh&Tf_xPQTOu0h7Y0d8vpZPK=J>H;k~)MsZ0M@*K^V!9W|
zZQ4J&8vHUe2li0=t&(YEH`8<oc=k031_}Kxqfms%Y8(KO$Rj5k94J#GJ#ADw)Ha5O
zh_0klNHCyB(bsruZT!&iG1UHmkCXLLIM2~!b#N$eb1&xi!#83gC{G3|`DfvEqFlej
z>{KLkqx87s8O{g>?{4yGB;LNM#j}s3+}`q+p?OXJ^u)7<zU>Q<OJM=5pQ0-p<P^@1
zodx_W8*al?TE6a8N&-t|4ts~P7@-MLa3j7hO8WYv0k5A;dj%k?r_GOlE;#D_n1YTI
z{tg?6f-ad(%d~o#PdE{x`63SO-lgkpy%mP6tOmW5>%HBZ-Ogy3A}q?M)$y)PGx7xi
zV{rbN9S=!lUEdm+uT(WutiFC(S%e2sFPt5+h-r$?@|x&06^}`pj&^-Km9EZVo+`Af
zGE(6&l|0SVB{3Z?Fp{AK*xHcPu=ZdPaNVzJHIQ^y2Ou3FwV5~zatz$juU6Jnuz5<K
z*jCwNj~7Ed%z65&z6r|AMjscV4RYx;pb4gS^mWML9cb4hZJ<vq3?8HycRqPRB3DsT
zlcez_StUtB_=^bSv(HS*<bo9)XNlIi#E>ji2o&<n2D21@6O0t3LXa!7_-i)Z6oJF~
zGv9eqA%IcMz#6PGV7jOP5wA%&Mc}5FtPb=K$h4meyI&aPDLc4d5H7*9N&R@3|2eBe
zvH|W~4U$4R^@F!!Y)sy18nhDP(i>ePVF-wz&C`{=KB#1(CKv<vr!dsdgtw!*<XU1j
zAmk=vQYb5v<c4nlG)HKwJuuG!NO4fE(pqfu90=e@HZ4$ePAHovE|NPm!O$Qh9>T;;
zDW73E05XAs&<_g~qLx)H3<s&Za-fYSI;C2A@<{j&0Mh`mX}hk1QLtm9Tav_AZ2fqC
zjdwiFxp#Nr_9|5cvAJZ?SB?+&22d2|tQTfBa%m&{4+<eu%4Zbw#B%P{Z0_#U2s$2z
zI)j|y^1tRO<!E=!^#|}PETt<J77tLQ&k;^=mgfSoPMmrmnEbDR%b1VZef1;q^5IGR
zR$?Et5DgrIY&!d=&vP?VVu~Bo7qee`O<Ug0dzcw=>)*{Ohs_U<9!-bgv8zmF8ZBkl
z$8CiK#mEJ!-vPLC)vA%p_L}*vkn*BO+-B~<WQV6+_DNw~{m5l$Yo8#7u*+|#isz*X
z?|rUqh;e@mcsvcn=~iEb;4(ICMPIJ`s+6>1zjrtBj=el@BG>?ZT68GE6sy){3K{2W
zPK61P_Es_u2eN|*Mw%VgfDcQMg^(B=G`#5G#8M0e2k_7n_xesNM(nciZWVV!!G}dD
zUDxZ-TGz6lGV99(X1)sgYDaO1t_XSxnb90$wy!mSN?;SVG#xSP3-A<3nb_r~cmjz=
z9HE9AlHi9$+-lb!`<>L&_({(x_jC{OsPmh+VKwmUJYj}8PAO@1a6d4ihp=-1hV7sy
ziob0+r3^<ZsC4f@kYVMq!$`@KHkq=asrI>G#l1X)1G3~(TU@xc-!0i15dFEe$LFe3
zsuPQkv_F)DPHaq%E2-409<=wZUnA-^n1e{X%l8teTZL_kOZ(UTR-%`(Z=1jSVzF%N
z{#AsHsq*8~oa@#)&-p{^uhoHK=80Nm<)(wBr9(lv&!eR>ql9hKh%MQk=(Qv`S&=YX
z6{_W;lljcB8)SsWjYesAaM<bj?8K{DjhdeL=n2pHj8$D-b$uZ5n#Be+X<mkesFoTh
zm=py!?UGnWjy#1EOwZE^@iF~=pHM5+EG$4%Q@ED-3hku@0=5>71s~im$_mViLf{MK
zFU8)7#Dhs7T!_VBwfZ-*9Qk<!(*Atit?O#k0^`1ORzJh^qgOfPy2n;?KRR_vPKdyl
zDi&Q4^^&5dokz`9PtP}XLQXO)Gl#{ZsQx=YBAWWO5aayS^m(s(BlKk#d$_H?_`bXO
z+oQ}UQ3Hd0Q20@oQ!f~M6he08IcX)}m2k$-V=i!P$7|O<ISgsfFR8x0{Fob;VC|fJ
z)9rhEA4?*5C;zrUQOD8o2!yBP%JjYEccCAdz1Wn)PQ@1o@~`&kyT(;T+FW^tl)us@
zX8%Iw=6piE=D^S^Ck-PA9V23KL(3CUv4Ok4cvd;zUY~e+?Q=~6w^RHa2v^i$bpJ`@
z#?{esWi7~5==t~gGqY`#Ltj2gdj1w?+Ay0>WpI3&`So!V4Y^-Dw3_$M*FCh=7gqMo
z?Ss!hg!kgi7bYs<nX7NDLXXUmHwYW*6Ze8&*1F3HR2c^O3$<SQBHL2tw9Q>oqrYXo
zUH-gkX;#8#r<|@ncdMw%wCbk)638F`H6X`7gBB5rcbDl1m0`pAEPz^SEo^u?P#t;b
zW-*`HG;V=&yR(!eA9kg%u~M0ndUV66zj1Y%{{e;NO`9E<XU*iXN=S(ISiPPsQP&Vy
z)#lFRuU``^;Dhp~D9F@L`b2vfH$W*|?=)d3#K*pKT=`ZJhCLiz<w~RNGmks?A_cVf
z0^f#e=<vG_$d8JC_y(k4QCLgZx?Vv3ZoJ}f6zU+KL`)t)vq3%efRSL9ffIdVQ^GQ`
z<mZuAF;?WCnw5jYV65o#OW=Rgtgn3K;grBKMQ=Bki>Jcn%Ff(y>S5o0o8hPFf?LN+
z$83xG_yjBm(BM(j!e4|7%=0xC*&xY6XA@_>sWhXBApq`7U6SzqNjS>rg-adt4v&2s
zzZYx*d~o{=Q<sW1<v;$yRk#AS8pFNinUEQI=(foLzIs7~&FuWqApX<$T4i|P7wZ7W
zj<tsl5KA%}vaV5JGkdJ@MaqAm>RakQcH^7rBMH0MXv2Y_ctV301TCuvEB~Y%6-$>4
zAy2dcb_jyz$T|Kh@B={6X!raEfm{Xdqa!e|%3>Bshg^;Ia(E-2aGz802Q7K(HQ^EF
zJ+^q+6%$72@OFuX<o8FbU2?hM6D<U?o;b@L&*a2)XLl_={U{x0-N!jR&o-%lb+OD1
zl>?}<al;I>-l$;BQQl0QC>75JFc4CIJQudfcIxujXenb=<poL+Qjro_+36+bxJ$}1
z?C$#C&b{oP38Z-g|D~uGHN#0xNc$<il8c(5!B<Q!{%ZZ9A*{<=Gw1yi3cpAMmj-*T
zikEP6NME<~*YW#MZ2d4rWVInyC@w-H+VEQ96`oFXN#2iVW=lJoOO6f?KS8`@6Rf_6
z)z*lcxA?P9x+N<2Ra;0Fd+DRNe@5rwJhj{+pPrvZd<t`5V=hjaImEzLtOg8+8ZNwC
z5|0vcvEr<U)>?&xV_P=2hsx;|R;~-`*Pr{_pQ(br{C^`N-2@a*+0sc!>*tX7|CeEN
zt*`TlF=zEZ+uBu>`gM^#C?oaiTOrU%>G<ie!N_2C`X^it+llXZ2Om{3*~6Qy`%c(8
zfct(+BAI473u@<b!b}!?LU~MG3FgW%&V~7{YKU2Gr@qXM2gC+VTBF&^ho+gBSuZcJ
z0pp36E9B<N-9rx<(5$|Ek(7XAh!q>{5l*xBDOqnvag6k9dzCf;NEwu4%(pd5*^VW0
z3Y*cvMIHk(F9pUD2jeO=nHHRnj2@AnptX1evg91m=|JB=LceS%gvHcS=wJJZSUVQB
zwL?~AE_LwQ)c0^oc=hs<FygR-h#&nJL=+<_>jW;VmRdk5d_Ea;??)PQ=iJ9$9e9Ok
z9|U}z7ec{bno@by1f~uitt_#enXZ4V0bQx<ce`G{>i7$SID3p6N+QGu4W}j55-0LW
zY=$Sr`uFa<v`-?7*7NTv;P%_Z5;f4$80IU22b3KtS1!D!;BXC%hXw>w=$+{@e$vMn
zh3`?<?lKG*c2evvDT9Y+!(Zwn`#{gTcmQ1}0SNhGw8nutGqe7{c7cNpJPE_n{5x5|
zgZGZck=*~1Uh^{bT%>SXtsEq*Ltoo#;h+t4BcP2ZS12CpIg*216#=WMrij3eHJ)gD
z0X$_cFa10~wB=d=z{?IPyM53ywiT^kVSu0|iI|fCZ4_)r$pONbl?`>MY9WQ6^dkv4
z9)T0$UEuy)1qC>l4!-*!r3_hMpf!L!`q8O;Ksg6LR5p&4W8pPIQRr1ukT{|%8v7sv
z#E3eOW1*E^UD;3rT152Etc>-oj1qmuqg~}dfOqrM?Y1?vOmy+HZy{-)515@X4{dim
zTQs;>We?}gFkYJ;p(nd(vr~nLqUyIpEOZ=>*>DLM9_p_=2s`x;1>ZAF=|jel$jO6J
zXc6%8FOfN~!2N=-U1o=S-b_XKBMda!p#pOh!3L1IHC~w51Y;lQf?^LFZ1xJB7qKVB
z-s+0GlO;f*;o?BP2<$7vv<lZp`a&CQ(lF?G(e?1wIuV|AGlZwY@%FLvugSDB%fp0J
zr+@X<po68?j!FGuev9pN<-HSpU8)PFX|b$J8n2Vw;jGZ}WZ=yFLQca)vMy0$g+$GE
zOBa%n)!^5%(YjvCt`94?w~gsdbGE6wkQBamg4@<~<<Ly%xOf4t-K#)FxJAcAT86^9
zSvCc01@~9h2G-2HlxyGG(_u`nVub&ZOjx6yfIAIiYD?frWAPnAm!&I}M1*T0OH)5W
zQZy<m8_l=88Y+&m$MU?LCwIUR`U$dl&`P$2%k;xKn>GyST>orSkO93zipS9>C1*Ek
zfrtHmVb>IsW;Zq73kjJfH%cE3btF`qW0eMaTjUbw<8Q(~{ghByhW!T;+NPY-?KX_-
z?TBymS<w^uX+t~r(#d8<)=>Pi&B85E3@JnERcIiB9GSs@RN&S$C~3H=VYZjw;ANTE
zx+xhQUkC(u_+GE84rp5m0`?pUpHL{I_U|A)n03>qb0I`5S%jn5KHG4Rm3C|l8?0y+
z!!OjDH65-b-P3J+!)c1!#W2r#&OIGa+gNpzG56sFTZi4qb7J*})3uU=(QZ=Ob9gD%
z;I93Ax^UP9!6V$qe)P7XXD0$iQ~6HPxQdz9?2%T@mK*+lNoWgx4qEF5@{YFxhYi5J
zM9U*Q_6&j!^Jc1}1jJd93&Vb7jFIg0zDgBnXz{B(>G>WkKeY?`abrzSOkhL=o}|-n
zNoIo3;jb$Lt{P+^AgKLKViIP%o8cZa$4Uc|bquxv)KJ&{yBsleN`72pNZ~>_j+sGE
zHm>2=K>9-qeaun{4?8OV<8+R)bF|PLr{=;&o1pN~M@{+-m@sR4KB9X%QAS!%LVJUL
zF54n1@d|RKi3@yF;~N~TrvH}yKTxb7YAN*&w&7#bu>myY<e`mym7q-}^$%z~102!Z
z0moXu-hR|f{vn&l`ZCMCKitZXeZeg7PPrM9d+jCjP^sL1AhsuNOT!z71{)85i`RLg
zHLd^t{sK@D7yVAxx2=2TG6U!Tj2ud@y3@ZqxK<onKgrgssk{)qlH*><JoRw2en^r$
zvSt(zvca1qNXO7WOYs!nqm9*VvAZgKeiAb$rT$TQ%-T2pCMY&aNPsq!{rvY+&nfF5
z_qFuWtcT*C3Y|n(8yVPy%^b$wdi~8Sd$#DB`=!z{#Ys5+gNi9)gvDI<M%MjRpAobC
zQ>IPXr5JC_Qi6AmAk|+xcoOVoazhHLZI?tMB~3OCw|va1B;FSz5aOAZBH9DC`oMa_
zMBrK^{^o%#?}gqDko`C9#vr!?_Kqt(ZykF?meIx4nNc?rI_X9C+bl+(y_^w#B5IIx
zE=c-a<Q>WjaTSbY6Hj3l*}y-TIzX4P++53khs@x*ux?D$!(txB5Lspa8mpm?<8U%E
zTAjk%+5xb3S8f}L^XzP6pF@}@znr;8nhJX5p7g4=<asY#XrdMvnwM@ZR2eU%nmJBt
zXQYdlTyW_hbXB;taeZ{EIMrwO;;zlVvD;D4(@r|=hZi01Th$C{49gSbPutodoxM;Y
zguDq2Oh6&NxrLuss<BKN{h;d;gdV%y-J4VB)JdD#Dc-2_0xu<dc{Av_s`dCHi0vN;
zpd*an5<WaLjD+*cgG&qLiGWTTI~FmFTFt<`UUZ^q5+j6K%Ho8{$c94@BgPM(BE_>q
zENt38LgT&l_wsgG-0md8>X5m7fQOo!CAL}veNLJw`)$5v0n5T1S>5$V>!vn~Gi)hB
zJ+}K|gf+zg@P<{)?YH~rj;qhG&+VHbRQ0lHL;1`Q=Wo{4maQJ<8mn|EHmchF4b_Nc
z_ek>+0psW@gK<Vp7BGw2GIp|&X=9A<{zm$}Hz_WMH|MzVwnq?PtXUwihYxA!>cer5
zHF{j?SaeQQa*V2J%8A)NG9NJ3Dydu+p6SmR*ZN`9EqZ;}F5~&r=1k<%pGTU|r3GR^
z4TD&){k`g;FXv0AwOnd;tu1BmnbL8?<8vT*z>fS!>^~5``n+prec~-CwcQJ?a85s>
z>Q;F^di7SU#h1(c9MSR#oc<0+;1=#4zjf)m7FNV(xDEoO0a%0y8JfpN<b6VY{k)uH
zxh1udw$c_<TH8baXzim{ka^T!>D%sx30<ZDQLVOJp^ayn$+V5lR<h@A7-4W%Q~%vk
zk{@<F+6teWkr-LjiGmZ|Fa_l*z<J)mCLVcG{M?GD%4=huf<eN=3>87rN29fdK&JbB
z3gGNs!^D*2D(QOy)k}&wAwEEPEU&Xu(3ciH@LbS_N*tA_QukZH`3?ZZg)t~(Hf4gF
zhxRA`ViWQpSI#VXVM8cv_RC?b;C~<w1^s*=N|xh^;c4y<b|-8LPL(ipuz;6}5h{pz
znanbrvAzX%{en#4Zv6IO*ox_U)fEQ;W3zMSap(OM_f@-Jx#|}Q+n=HuS@rh|5s(27
zFInR_AVYz!Jmco>Y-{nEFqV75p>3Q#@Gs}cNIe8saQg1S?c=S#7Zg;#ezUklvzr(l
zt4kFcVb|FC(8M|)Jv^rOBJS_yy${WY;l==8O)N;}(hkFB*#}jK0dwlFGZotoqgCj*
zoZw9)jc?oXB|Fds>)ATQ2yJsmb!1Hb3A}N(C$I@Qj^6k7KO6b#tRntb2LLXJHUZ^d
z)#zka_w@ljDM-A_c>pVPG&CfK0Z~|fkWmzV7oK;42RYBsfrk`<mS_VXa(bKKm1qM7
zZ#J%a+EC2GAV}S0m~L)?Kdb08_O_oW`gM9<f!npQgWJ9m+{{$@L51@3fu2GuNj<pe
zCEteUUq?8h*YAoen3r>ZJ*E?He;?@88rC_Wb8Ma-Wm3OC?d4rP*k^GdzJ~lB!~Jw7
zxP*SD^2YFF?Ju?a0RZUZY9+veRb|832iV<`HXnG)!b8rg*f3SE=5=eEsZ0}s@b9q{
zO)HLT&ho@MoBX?%=4hwK5Fm7-Yc#rNnBSTx94BaZmjM#j{W&MPK;b=^8r!?;_sEYt
zYB1;EFx=el`T<pz)+QM}UGhTp_hZ$6B`0lO!?cYH8;@tsR4Zx!fqX-xt>6o%d7s?7
z`m0-B^vB$8ZRHCnny0S>kJ~%1RE>aMj5^W1_z^Mr=#kI9k@OQ@e{MnHw>;|w1;H&q
z_18c*aXq+C|5*#_0uc4DabvQSu;l5wkx2(_pVP1)539PUB@L3;@-V0ObzL++>v&^;
z>nf(VdtWw`LtrQ3MuwRvG~j>xv{z<$dYg1SM#?$8q_aJIG^9*2-+notnx^oH_Up*V
z!mB@6`qZTgR+W4R6Ue(>AhC+<7g0C*`L<m-e;*L7ntu}PZY6m!U`hmb`Ud_Xj!fM-
z@3qD_a5QhJy;8ZPAh2I>Iy}5))}cRCtaet*A9g(YZp02>R3D@*u&rG6KNi%>lnq9(
zK`;($Et_NWH@cNS!n7|)F7SNV2+*qE1LAXp#EWsBLBkCWEW<J;b1&uAWB9A$?%f@n
z+f@UBiOD~j&@X}HOc19uu>K;(l7rwztcpg56#4;Wp!uE@Diy%hcq*$IxR$UIefJ_i
zb@DAFlx-{?OjK1g1X>($MZ=gF|6HXAZ^hlVD<56Jjf?}ZJcJ-{&$d=8w5GK)2L#+P
zj7mP8dB$M?221mI40Z!^KHf6X702r;Xp<D}Cp*9e^3MaY<9KC>B6N5-dRJ{jlU2VF
znFP4f85Xw5nt5wl+LzHTU`*3es8_(sSUia(RMEt-3oVP`WZ?gq*QrW1NL1HQ#toK-
zVJ>-VfVS24kogg`Nx)JMLMr=Hc4G{JSD^gqlym$MVHirx0T<|7te~)g=9;z(h#?Gc
zXXSB$UcIPWN}nX-d~|I|&e!llP_$@yOpx(0uY2(DiWb3igxzPqkP+4)Z>Rsn;?+)l
z5ic(kzTbX9GY><{aPoF-NesrS-3h78z`QipL-H)&m)e;T0dJG|1Nf_@5bv4~i<fVE
z((kUBnZW5Z#xkxG;kQtLf&m-tvZ}vdP;Quz;le-_B3D}*hI{NCl<2RS(iS!0+d~nT
z6*)gnZF)YumrE<Oq7nnTidVmhs|-0hPF2}>tN+&8qazKzj!wTDReR~V1ar~|+wO)=
z!sSlqSnX7#6=^@;*~Zn7jgvv>e0Y;FQ1z4}PFbcJc`Jw|PEdjI*i^Jh9P<_cFK%I0
z6DDV?>4P2q18F846qk*{AU+o-Sicz18x^t#B6~Bx7jF%qwP@RgQ+8<+ul)MC^#xgv
z_KVJY+p|=#=2Ej;M~pmLZA8Qy{8$-qF>}~BHB6iO>{NkMm-hpZ9)qf0nm{;9Q){=u
zMyFWu1pPtR$+1Bp*;=9S+5FV^xR)wboF&&5Q{s%Q{)m7HQKqK8lA)P*99aHk1ktk=
zQfhuwv40b3Rz3}sXYG(V-6bVz6T*Kdq>qT4d&5D3tZiYKqkA)7OZ*gOc|q~F&vv^5
zGMW$lBZCFt2Yk~<QBQcNF0|c(P`bCm6_E2}hM)?HT~dS?BxP+tczXoc-E*77KdeVz
zq42C3Ve3hC5*Pz43COUeh`$oM%+tfEUkx(zg~05(i_bd~_KLVfoLPQODvC5AhLTHU
z8p4JA%Wbu;(0jLFg(y#+sQvwo2W6_+<+7fA)7H5(-Rf|hG%`f!96;2!2j=|>U&K~_
zQd`T`2E~L`y;GGHNV`?5rt4+yo`~TCt-5(PtJyZIiddg5<%lsh(*$VIHuo9`DCl^c
zMSM~FaPt;fmjz>sr+~ZKy<Jg)R03HR!}22gtuntG9P|i(2rH40dH1d1*hHs(CRLdk
z<d)C?QwqvZw_m9x(%?o(Dg9Cud*WXB16elXkwJP7ue$vW%)eYRbU!y~OB()f=qgVa
zS`nnQ6yMxDsnuo0Ke3b%=??CIAPee+IrV~=V{Xj=frvB;v`mjFR}2@lkfc9JA^wE{
zg?=qTDoS|}67TTOU+$pOcxo8EDra{&p)=2~y8?<=9E8T67$+%~ez2z)=`V<faZjD-
z+dQw60v%Z%o3pcVzvn=c+{Pa?;tjhHLybIt%i24db@P7aye_C?c^Kbd>X(T9g}nBq
zSK2r}aKAL`O3U$KR9a1@v+$31lMccXZo#)X8L)o=9Jz%Mstw)0uWXt#VDEWc_LlFo
z*Cxg3X@mL9M{jfqE5IP&_*?uR$SC1XQPh3TTleobfpEuX@?HUK`a=|%fVZvE>UTE(
zU5}cjp+AMRY=7uO0qgC?+I-%93BL!t#S)|nAsAxS=W$xl=VF@tb8fAvio6$mo)3{?
z>I{r4ZR)od*c!={gMt~&A-w@oYR8SV`p3CDKtZWI;Lj`P^UYS|x_klYw-CIBc0$cU
zLO+gHeIp3mM1c~U=H_0seKw(_#`<kaHY`$W$FdxGm77#`9Gu7Hy8J(cgXf&DxbVVb
zt|wm%H$XWJaPti$Z<=0qfrKgwgwQk}U1HDE65h{$ADR~>1ZSqd6QD9t0P<pc_Qb-a
z385UP%?1_ZWr+M5<a@B8vxkWBEl8-0ZOzbOp=R8@QpGCWwKbIN#p<g128%>D7X9Sm
zuZp;xuX!R0?ieC@gFE#02ysueF>)j_j*QioD%P^kV4nBqucyww^)#W@u3_F7>RhW$
z_lxb9V&Z<dhy&(*3{=-Hx`?JLb%>#~hiXkIc(9nIpKlgR;7zFj*kK_NOGXyiCD_La
zCJ13kR6fx}m-{&3v@T%|7?;fgB-<M8mbLI&zNeF62Dt1N(2hYF8F)?fulwjMYAy#i
zuj$C&{iFt|Ulxmdy^~=SD#c7Is1q0~zt!91{1vrf^1>wKw`D~Cop1x}>HN^g)&|43
z?`mMyAA<G7X3}{+Zj6;>{(SV7<{{EV%QM0UQ;op`=(VNy1Mi((=Wp@UymB&srIUD*
zb?HQ7?PTq8>*P#-eV}CPKz-T*Sqf@{F1e}(+MTSbQbLx?KfE;mpo!1F?B$<nq{?Vc
zl3S~Hn^M}cRG>f>!{=X7$B*+9e&>aD(?_5r$IMJu>QZ6+ByiL3dQR~hAJ$#6M*Fjy
z8AEDJn>tPHLQ;aPoEfwFe^|@UIovAZm=J~WRa$q-5{O@3a!E^e4KD1<?E;qCt9YM`
zB&9$h;!^JWRt*p<H9E^HM|m_Lu4k|4QAE)1G{O|DW7Q4Da}EYP5I4F|t74ZCphKVm
zQcIr*(3DrhPJg37hb!iumMpkklP6mY1IUFDndpt-h!d<98HAw64Z%IBXpyIRAA^Q?
z#kCHJKEv|O0hw9%8F{*?JHqDvqCGDP2yI@o2%ZrkbPaW1-cYLb<c8AorVZU|$=P~)
zk!ZI86sr~KRP0ko$J`-`Z?yvj<2ft_jD`YuxOdQAZtT^Oc$Oz1RkD)FZSmLr*r_~i
zjbod&e$|w_-XSl7o6b!7gzAl+?Dvq@fUb%2Shni%;@;G$n~J}&l2AoSam_-lP@QVz
z`A5_(<{u;dwzWcJ){v`@TDFXXLML3-j4fFntC7iewB5q{x?piR9q7z+)xunv^&FNU
zdm>ug{5#_8#@j4ZOo;R&Z+jnmqPzZghgc`<8rwei>Y}1u&h82Eh54WKp8|~;7I#~W
z_RA}kT`Clhhjujq#k5*6%PuBYuIhpkehq_sA2UdoG!~Pg^Uug<2w%5*sB7_Kjz}{h
z!cr_0%!K)638sul`Jg+3?q1Jek3TR9p=0eIO_DO!&zpI;nX$W8wD~xMir%GqCweoY
z;HP4`GDllChfsV`%$8-SIn&aoc2AYLK<rI_q$kD&xJp?XT4cx?aPutnw>7y_(+!sP
zm7_mPOLJ0hJBqbB)C35QA;%mY&31_z`AQ=hk5_g5D)gH2zk8j^Hf<TLjioNNE7WMV
zM0V|rIP<8akObddXS$Wf-Crrn+}1xQ#R@&zF#g&7d8B=I?J%nNAqX25uVgOgPYA2`
zIh|8?H*fJMFiX~MaluouO{>*E%wlYHyOrKm4b{0%Dqo_zRCA}H*0bj#$(~QY{)0?F
z*>J0L!B2ZpBGbyRJgmmM-=DpVee(P^<%<OyVZ*e;C#&MGNFjN*h4}9K`xl&DKZKlS
zuUScUwhhzDy!3y&Cn^31@;l0$KfC&7@SjNnr_+5<s$>l7QQ?sU7jC3N=0l;MCum10
z<8RBCP_}du+hz>^uK?3Py(Rmtgp9g3S8k=lnA<dc>E~<-^g#mp_It%fHIJiK60y2b
zuaD#05+{}%`2f!u@Z5Z9gEOgVkuCR#I5UZOGL-4@lt8K|eFReYMCXNp+s}TIqwcV?
zog?Z~Ek4<=_Xj0Rt!eIH#Se3y0`mY0n{oE{Ocxno_y52p1bdSq;Mt;<i_AdSN*g24
zA-S9D!9;aEGc{{T*RO|^q1`(8je+Dh6Y!hf-|9S2q(FZd&kKo%QjREE*vaZdv4OyB
zO)%STN#OTgt?>IrA?jDY+;vhqDzP4BeIx@QlLEfJPWmk_5i;<<sMBvA-PRo(^J`CB
zU`SI3$4Z+LI$&cma|)0woWsQ&<l^Xn{0es3h<YJwWOfFb3*;W4bX>pR`bnXvlks5<
zsAHo`%7Dp^pRGVIdAOhP*yhw#cA#J^LyLt0H`wGwD<6tUXcM%L0m!3}42&vrj+dz=
z*hM9$h!R60>VgF61q>eysFp%QMVl5*?}Ow*ze&+Dtb>=Enz^EJVPqwM=Bpuu%H@GX
z2g3h&i)I~h0sJZvpb{l$924!YmV^Nz(TYQ%O1yd{YBXgapEQSRUIDt~*7pThG#`Rv
zo>M@zD1lNrZ>_CpwL~dasUV{mf6BSZz)dBSdmG9mzoh~wLjDR%5j9&IqjGgMu&9G?
zwMusijx)vk45ghPi;scxSLK8aWs<yHKyYU7?A>U+FNb;j$so9aB|}&|&{zQ_WhlW}
ze$+OKtZiUktuk`8>=5rO$6VAABB%91cr@PSr#9~$6u>#zJd?-Q#)S=<%H}x20F84>
z^Y8rlW9rzu0ikz=_IE&{CJy%1g8zOIMFb-#@AMb~xrV+ttDfSF6ZKHJv~dE4>C%hu
zsKXM>NzPb_NDt05p&LLX+DF!{4dp`M{P*uMXr5Jz?GmD0cp|qrCQJ0Z3V3J$dyzHB
z)U|nmP1{4gH9;=HF)P7u5pNZ4wKw36eQ^G6R_|^5_vGATc+mFI(15Hs%FlH2ojD|F
z1@9)vtZ8cK)msd<N;vYR6&(+19!Sc5Kv~_oX~N=Mo=5*B?M1}(kCZ<QtUmvN#){5=
z5x*9pDlMRZfi5d1M3*0$6rt?=@ahjZ1LZ*PjNKYKDg53oa9p&<2MhW5*b3Q8re`+}
z{{yL1D}`bsJVan(Af9%*P&aUOyoX)y^ksxFxC_8f3Ai|z+7$CWs!U{M11^ekj?7fk
zlToS)4EjeaL&@sBQ?GAGIIw2v|20Z9O#i+yJB3H~qbLlY!<j({?DSORllye<g6Be8
z9rgUmefAGZP)9$1jz}4`QVa6YE1|L#X`TiR8X&ezKA8~Nzc>SW!B2O7PM_aVqdrH9
zy~g;|74KI4L4)$s2q`3I7m!1(nabYZkwPWz%=Zh}dSU?o>>i8SC<EAW6^$+=CEj@p
z96cf5P{RL!v0l*xBVq~SR*2U3(TYHJ^7&DJ&Egpn?t}|5QxZ0VS1LYHoaYk#LU9?4
z7kHRk&Q%abhUsE^sx?6i@WFEta6y_IBx!4ex-4zTo;xSnMCC8|wx+L?d+tsmmv=|L
zsAiWf`PD5*(H@0i6D5q7Q6T7CO?iX|g>}h`ij!F8Sl}d|u^d&YXF8jbdm9*zSJy-1
z^#YM=`od4U=A`GI%MmApV&Hc8cXb^?gg6TuHj>Es=H}z**Q2%YxtLuuOLutOX9kAA
zzI)5+OkI4?c?>)L0qexdmZqARW(OoA$<s@^ImczH1O6K?E<<9)-?G;^ittjks9H;r
z9DH8*IPlE5^lCzOL!yR2QBF)4(I?~O;ALW?7P=@Lfb0#UC{PA^`;mpAllp^Z+L1B4
z7XvOMo;Vj|Ka1y4ADbdkxjvmvvm^!rT|~4>a@iM8U=+!Z*aoitThFe>WA2`c$1pUo
zy^cH+yAS#IYWFBao2s^EarK%DT_BJk0r`aD#*6;Cw|PHw5sMg&O;mz9zG37cf}i#5
zmf!kxFDM><$*}*&^mvuUC)cxcLz9~#W22ieiy3opkEch4av~7mS)0N=?sbD*4*Pz*
znj$V4+X8~Lq;~xW^8ZFx->BHmr)oJ;`qbGy?LG5*Go!rMf@HS(vRa)#j;$7bjhk7@
zx&=(!Z#4f|NGGJIRKI>MU)>Qazp|cg0g(xJ{PzI^qHaSo)>=wNb(VlyjBk5)2u=;P
zLKe+U>fkBR(~2kA##y@-EGe@p?pn|Pwz@l;6u}=RxBj99BBW9^)`Yl5VAE}@bAruL
zOLcvV&NXXhrGub}DhH_IWv{l^2fve3B)oGE02l7lCORqEX0F|=4}^L?2J}jC%N7+-
ze#VmK?3EfDMMRmJ`1fM8Y_J;uL8Q64Pej;96AGtJ@zv)`cPBM4*G=Q>;ww53@^=mE
z9Bet`F))BCZuOz8=ap5SgXL{$ig0L?|FY<h0WQ4Yi;DwKhKldod=gAF>k_<34x22R
zZXZj+f4~TG^f?a*myJbqlPo{sGBNY`4xQ~4-Hj<!uEsB3RX=O}@=_$js;c5(OQ&(7
zj0TSBs=gf2TOCK3B;v#R6$b^asC)TIc-)R?xB8G8@PT1maEJz>g!m%eaQtc=a<f@b
z)oxO5DB~(yo<Umf$xk>h-F6)dAUPIDv$5gzdfdvYwx9p1g966)%LLN$90TfWCR*!N
z6^2jN9)V_ack(N~ShsY=_;(W(y?{ong7oAYMK8DggzoPu#%5fXU=Tud#MPaVCLFnX
zH|lVrAbjnyK7O70Wh_)@z3`#4+d>kFunr{szddRHtjglH@$U7lt0t~Hbg3|qPxj#G
z_il>>Nwe_s=ufYeT`L9CHtdbp16BXYV^O6~INTD~ET(IB*@r$CdV?ThQqq6HkM4~;
zc%)$Er{VnPRJO1(<P(sz`Wha@L`BZoGkkeFKjd_*-f_j8e|o%>5Y{g$Wf@&8!&Z&t
zSD?{lq_J%nA<u{X9Z7xwo6I3jv>|JeXw?+;+^3)rMT~a<pXfU_`wo>z{(Z<-t{9&&
zQtw@mzC4p>E)9_<B}iJ-qRHzH^sMw*#&3cy_8GqgxEW1_j@KGaKBx`wCl4vozVW#_
zo{R84C$fmXa5Z^RSQBc8+Al-2iPvl@6W^Tb`VCRN4v=NCZJ48NILofy4P@M_??R+)
zU9_t{y*<gqbAq~G%7(gzQQIq?xVCOD5a3%NO!#ys9_nVhv}_NRkk%X%`+p>zc{o)4
z|HjW4jD2~cW;6zkvR3wtb+j-jJE>GcSwe<vV;e-}nZ{VtGzKxYLW)pii=kqKke$JV
zkS$rC-}zp@KhOEYb<K4-=e$4n`@UcIr*d4w%~p7EdE;P&8zbvKfRTs#E<Lfctmjr-
zyN6?(-f07$#XTSO>@j1#RQvVQy;)Yc+{J5Bgh%_IV85ZiC9xpksWH;zZ9Lf&18zx@
zav^MT;dAaY4Mv)YsF~oMz6fdnSg+31lB51}W<>;sD3cM;3GS?IQp=fB(eRhQMW3sR
zRK-{58eaX!IOQN?el}*s7PD&H68+GBB0_7bOKX22tfI;QCj@woKdn|o?%I;Qbk4fP
zZZg_rQ5zER&_S(G26X&MeGgZ(DN)1QBAY4UP8ZbzYPYSm@8PmfR(st^dGy3FR@Sq)
zG^-<*i|^Q5TKM$z&J(YYs|lY72`^gjWu}lF2_C@RXMSi~Q-Oi9Ox>H$!qGWbpIi6y
zRL|I{xk=(=Ba+6VZYZc5X9kviDBeKt3{o2kWyX@;D|2+;JLMxwh4Z<BYB)Dyu8#CN
zEsXya%#wC|p<E<8`{v`r-dFD`4pmvt=A@_f6YQT~Cf57S(&D0&m95Gy+=(R(z8YU1
zkWW0}Dda5V%9hzDbbfPBv+So@{`{&Wf59;at{}@!8jW(}y&qLZJPKlNoI)zXg~#6T
zHFK*QY)xmJ_G14U{+3?;{a>l2PnyHbS&dZw`DGq_V#U!n?!(SAj>j++)`FHl%+kHD
zNG`Xlp3*QT4hjb_mVW?u+^~R9YJ|XY1+TBaeq>^;Wun*0zlqILu`tQD?3fS6_5>LO
zpW9J`84rgZmHIES9X!cBLewX3zFxz0c52`0yk2g5#LM+nIQvOKP6d<^d1cgrNV(a6
zx~R5vZ52&6T9q^~JIX9Q_>f?7X8hK&_v?kTV`jZM{zLDRb=z@!ZR*MBd8_zm=`!c`
zN+1zdaF)U0TRQ`9W0<d=u}qS`I+<p-)by|ZO&WAR`1gdKt4zP0LA~`V?{EyWs^~{!
zhEC7a#9&fz9`CSA^3*++#1|_MUn!yEZ%=PL{t)0(mUF6U*O39TbH|$P_evYckpoO*
zlF+T+m9J$c&h&upw5qz5=2A-X_&Y;zroY=0QqXoe$n2c%s&vZY?sx4aF=QUNDJR#>
z)!#e^W^q$L#q>E=-1&Fe!$a!-hx$%FcKnk0d@PHhG#}rl;NPHxBKAgzcR?xM_{0^{
zWvqb^=*n-J0eLes?j#$N88W@<Sr-&C2wN-U;z#~gVxqZ&E{%$suo$wSt6IX{AdPfi
zD+xe`ZWKZLLzotTjS1qXw+S-7Kcv70Sm~1UYXGy?-Jv4vo^Rwp%{Ei3DN2k$fWeLp
zv>B}8)|KA@W7iE)^P)G>frI=CtzN#RUdl`|#{z6T1TYS<$;>h(4x$UH9}si(#;6U{
z+Nwdx%qm9jdS0bDNdT}h(>{9I_?)!@a#G40qXiJfJ9h9EyfBwOD~HvdZ!{>gQG)0~
zf4G|W{vX9|kqe55MJ54w0&(j083+tpaU7g=&uJ-=p%g+N9is+fmaGiO_4ekASdk8i
zIzy#gR}#UFt`17A_Jc{7j$D#>yqN{Jl0gs-vY9{M2J`^dyi_x&#L5jH4Xl>Xx&D2n
zGNxhJqQ$5XXvL=RieA0QCu6{+d}wf>FldqbZ`m<Q_ED~<jRsV#NLZVqiw?*k1!i`7
zgO)5N!pPpdYP!t@&~uXhrkIzOgOXQ>qxv#e-#nCIU;3x>5C*eRMCNZ(3!F&M4G1qJ
zik@rdC49fa?D(;#{N)cj6(ebPr$u~7WaE?n(=ePHE=0knbOyi4;(FnELEPV_NdH|T
z80n+%mCTGBRZ&J;60N^{@KT5c%>cJD!?U|#Zp$GFsPX*>8*}ks%viOATFZl@&x`sG
z?xc&!%snxe&-hpV(9oUdT!-XRb->KH;GvYh#s*dLmw*=rTDkt7C;R&Lc6*>d_=B(L
z&}5!rKbMjlAJ1Pp^*njBCH0y?s`c;K9{V$I%B>J1BuTgn!Jdn9JcY(}4I>SE4Nj{+
z)WXju!U9}8y`=T}V_V-IaeHNY#Tt&HSHr^woC2Z9{a<7?%}a<|^>W_ur+%%udp{9s
zqBE1f6B4oP-<yRnjZ(58nCH<&{uTlKI5r3FqAAWI*N`0Pn43Lz7`Gyh-K_Z?rompW
z=ltGJu49nvlb!*S8v-I4W_2>%6iPABzQ^I-Ky3U6NL@y_C@<M&-dVs8iGI$OIH7g<
zev_*+7-a!B9_Y1Pp3mX+vCMb8-s(>U5YN4vly!}>1yey6FcbD#n#Hj|mUF&nzScDa
z_TJmbeXz)Wh+z5?gN+&5HMo2rjW+p5V$ahHjueq3?Aow>EbFH_1$bkOXB6SjU%!G?
zc6$k7+ks8p`AcU3i2dBjOod$O1OwM%4%#T&3*i2JsA626WDjoFp>%x8#2_^z>ow>v
z3CJJMM`M<Vrg~ese4kU>Uh}h}(~C6%aGTRK^%T~zlnLSZ7ETRAO(Gy4P5wCAXC1tO
z?4|u~fQ`%AQk?Pq>sWExYlEQ8NgIbrNZgOTQkyy#6vUWPAiyUt;>D$LMjV99DWADW
zqlhRs+duil{>Wp>JW0gl^4UnX#HJ18r&xhyBpKFQ=E$U5a<On|PB*2)HrjXnml94P
z_b1-!6huBiJ$CWp$tGKHGq+a9G}tOq-`1m>-Sh!jdtM>id{6^-E~0_)wE5U{;z$RW
zV?mT-1s3X~e~rsW{s;V1W0a3?3v3#A@Zx)XRj7Vzsm6bR_<>AJS!f@kI!DlX*z5hB
z{Fq?wuYET#s`;30GhGhZxV`o$A3JmYeB%OB6&B<3=Xr4IR`VaJ=!_^-j`Hl7cv51g
zJl7aO{JKP%*XR7Vx=WU3t5Ic?^|Ir^wh0%q)Q|+|@SFM*WwX~2qF=9v9$use{T+Pa
z?5*JySa$GXnvdHyyM-_N8BGM=$uerG9n)DpX=(et;>Ew8$#-9LWXUM6lXk%~>OyP9
zcwvy6^t_hU48j>4VEZgM<p6Jb#fln6fksHWDA|EwaW%aCBt{m2Fd1@9F77GxAUi+*
z4_IiC<k6^U$l`F80Q&S=obIys;WI*FG@;*DX-_hBn>x|d0QundS@f}giG%j==I!K$
z^Fj22=nVDHlwCk{doF7RNeo96K!GoS2^0Yvpwvw2*~jnY1yS_fD7sB8?#LO^a;}>P
z5-FnRbR$n@1)4%^jU(Kt8hYzGlN#lt<bIjQB2LtWTz%-WlNRID6_=N&f}VEC!I1C6
zqSdzEsI^7;*<@6c<GViFoJ2Y68$L^n^pM3`NZMa2GxJixA3e;J#PDc}jp{8EV`ZY6
zUT>zH`Fzq1bErJKg1`@nxj4X45qld9kb3F5>=dfELC9opTI1XTGl^R(s;@7FrIqV}
zq$ss(5CaP~nwD_<BP5}nK1c(BYTKkh;o)y}ou(aC%|#L-?8Ux~rsWiu=q3AH`7Ze`
zaTL<z>%LKNF|BIDfU~ERr-AFdEUk9oR#;P<SP<niu+&@QKGlqoM-f9xr7~0S6+ZLs
z5J%a2cW$*5%T!#QZ6EvQE$yt})A^R15SY(fD9F0mUcIt+I;dcrQUB(pO5W`hhd%~!
z!dhMrX2QEMyUh@p?vF7UWvtL=hNL%KZ-GF~=Az6PmCr75Ux6;dVBCSwiMQ^5_HWu{
z{y@Hzw|S8`6n^|)53aDLW@dD4xh2yGp4@^`PHM*#&`&)2EOkL35b+cl(n5~fy`OhN
zrBId5UA24anbz<p9n<M=w=-@#-8udk(=;h0rhd?MvM6=~bNa=TdUH-mFb}#$woU<V
zpGF=XsQ<%1eO=QsxZke(;3ytyrYCttGSD`5i9*=g!(0<SJlJZnL(hwT+Sl^Ar}=K?
zg?m$;?meE>ejOhW>mO%~#HuV$i}_^!WZ0?1OOZGNaH6ql&<)aqx06wKS$h(5D-Qjq
zvg2{<%kB#S=KFVh#3Hw$tAEPF{r#jLE+1`bLiRoWynYG!4wMf;CJYiq|BgO^JQZe?
z?wVYtZMMAnQ>i)HCBmKyqq*ZC$}}E$g;Rqu&SIOiAXj5*4HsTLNm%KaD|7MS%FmSq
z&mXZPW#^P6hl)3w3KLiQ@52iM9gu9pHZ7T_FfK}mr>y>=&2r;5iy(0h2D3AG)A%Hf
z9CbHk)zl&nj4&T?e@9FG2MA)=JyH7oR&~fAI~v6(y(Ry*p>i@t<G9Ni4AQ}4sg`?(
z{N4Q?$VxO-K>aPednC|2hP`00Yk%tF-%Y00E?I%}2Yzt>OT|Z{tbOmN(%-CZtt)9C
ziR^zvd$1S7IPax5(9Rg#3u|ND-iyAPKNQsMvjJ+fo@YOi^A~hW6?Xbu6Ss;&m_GOH
zEp!oDiC$JmyVGKXoKw}uEB;=~4u8BjQ*BoVe-^tSdbMtflq@D@y;pf}_6Gg(!RDbH
z$vq{4bYDRK6mFDiqq3xjLUQwxc6&FqXg&T!FqsJLl1botc9z^<ziTIOvxUM>kFXKB
zgzOPTOMAgliXFh*(`su*%Tv9E`hSYOMnYx{MI>_Oc+St|A5rLWn;%#V2V2FyIy$SX
z*0KQl=F5`#9M`x1$fut93K23@kDqtCcYh?xNb-Hv%~OuDyh7I8VrD0bT^2N4MwD?s
zW)9`F*E-Bz^|2i)NTHs34u_JfjusB<>Ow1vu|Nu$hle;x5s4TKOp;Mjdhb`;JY6>b
zI@@Zt>}#T0@l9DzaP{`~j1Zo*>(rQdB&6)vvdV5E2DYDf<#J^DX#V@7PUi`Q<Y9v8
zqEgCD3=f{1!@hEIL;FWqqQ*)0FNbG8ZuMN2GKERpQvS@)nypQ%<C)kCb8$ZiuURV>
z*l=5Y*tdN-JQzfS*n^*P9nSCa!@uV?8@~VlZXmjN{9(H(Ex>0iJ*kFI`phY~c#b1_
z=eui>mjY<_?^R)h*fl|8SCam|tuM&h?&gP>u!_EdZO|Nl_K8<=!}7}lr1(wAt2Z~F
z9IO_8G9CMv{?lybsdPZZuD!MGeA0cP!?SP_F&y=xsQAk}z?Gst*x2Bc_WX)rfaZ46
z=RQ_P_yPLw`qfvsYD!3xOmRVYR?alPcbcCp>ObJ~v%6oP?DP(&{kfvPvR87_RGL+&
zev$Lk{+#aP)&0IMr^=?3^`(8E$b)(Cl3H=QwelCAQ98nG%FX0c5h}6#l$ue4Pe!9g
zPToN<-kcd^o>VwTeh8YNk3ZcHmigR3otQK2)~$el!-Lxdo<hPs@E#o!Oa2sG96`^#
z`CI+RB-B(%z53Dg)Bex`0%U|H!;oWh$Ja3AVA5d)Cz)lysQ@eeBthv`(scU$X(}fV
zv`A237On~*nuA)5H!z0UA9S^>yj>V-<CpN?LKMMWVVq{<>j~zD+x7ZxF6UegmleMV
zLJ~j+fV%<Gel_K%kA%K?=QQKuBv%Be<xkN9aDR%p_@OlS1}z~{4?)OX3;5-!JDpC7
zZ3ET}_3Xssm#{F4u+ACRx##2Q$lw_pXq~jFVX*=#-BbD!Hz`07@(TQYi-nwOIe*;d
zJa)z%lSj<gdRPuHWKrP~5W4>690f9uGg=NSBH(e>T_e)P5HRx$QWiY|8xtJS9MHS`
znpWWwA?3xxSuNzyz4w(0z{<zXpJL0P840AT;K2GdYKRwv51wzFq5qfAhuixJF+tkR
zi0Jo4;BnCn#XwL$#5OI}Du}E%olX-XduMG)2t{jBqSS5QOoeaG+r<%R_HcZ%{W-2z
z#JHd#2hZ_BJiX!4S(80Ne>zc}wXs>k$33%I{Q0-2#2Ty&D$a~tx6ScMcTXWJqqE1X
zu(`Y`>z-xKkB9+g^7thi$x$9>ESPy6mE!lvM|2s;xY%PkgA&uq6!ll(lR=JmnoVKS
z$|F19EmIziR8({6e62{0yCBk4TWpYgF{Mk(bos-~XCg*OFEs+n;tW5hfs)sY;@Nb+
znGMuj;RS)pTDK<T+cT@`zhF0bxG7p@T`7(t4${A_B>?vq=S`)~no69|Z2GBG@PtGY
zb6z<bC>kAu>Ypw@=YO&mEb~SyfXVr$Qhh-8`pBEwd7I8|2}LNzVUnWR|2?+mu2H|h
zk;Gf{2zHGH($BVb#mzwyF${3v(q7^>qyNb0s%)7akx%{)xNds$et8n&Ux2?o0J6DN
z5_mf!G&|p`8`HAcB=baDP(}T5fad-v&y7#Jt5jYUu|#cw02@VE(M^*}isIdq%%I4x
zre|F72@9~R8GoYIzJC46mGcL?09x8l3p9R3)bczBXrv9~pS@zpE62}?j@W<#(JT-<
z__w&%#>1{d{e$kUZcU2v#bd{ysr;iuzQ~Zx;uc@muaoK=!7mX4++bnV%{jhCooJUD
zLm0y>Ek36n3q)N~(Q!`TKC$xbd5KZ_!1dk$L48y<aS8Nt2s04FF7L2_h~CbwTkJFE
z42a`nPA;@hVVI&UDPO5v>i`6A8YiGDjn(ZWYhBj=m#>Z`3D;pyrjD*!i#WJKKIF1|
z``t0e-&oh&vStVPfto2C^x*;l0eLuIiilwe)HU{7)Q29}SJ=4W-zFA==MArs4Fpxt
z2RZv&J+|FiYtZJE^UNP)FhkWrC^hPBFZI(q=idN(5zBW3jbW8A;G+<hG~Uz<I0eCQ
z=t@|HSvW5dnySNw?${Lhq)Z^e2qc&H17a%-Ei*toesV24UmGE#V`fe8->ZZ&w4cY)
zQmC$`*9M-n*0G|ql~1_63dF*CDeolQY4o}h_}r~36uUt!`p!e)ZUQv99jtT5iu^J3
zelUe6h0a@;FVd~GeuQxgO@c8Zl;kRR@?Q%Ygm}z$hdSrLhLx0oB`C(vro+1f&&KXh
zIn0Yr4_>rAFCFFDeHWj4<YmO=h_Zz<PAKtjpMPBNyr-hCqLQXs;PKCR{C_~1i~nQP
z?(FfF(#gyX$wjG(M^#a0EP7AMy{qY$$60D#g!;)$Td$QTh0bagZ-U@6TxEa#wXi=S
z7tx=OgfrX#$6xB5hCJ3&4kNcTW+p9QR`pT~{?W&)vtLGKe(pY@Qq9{J`xnZxX!<?M
zGJI8&_WH!N#1L6`ykQu~%=-S|X2aFd*|wTr&%C<_b$^PMAyk9Xz%J29GRo7nH1D}S
zcG8}gYYDL&Ug5h6yl%En8_{Z)(HX~WFfHs%48wmZ9)G0LXOIMVwWP#}gztM>2CDIz
zcYDEYQ#FEmdPc~7?R`TwQ0#){vaqhYO%!f%9w+{Rbf^Q>pAd%%Tfz#f#MU$tF1p7~
zH0b^g3^bpMi*|t|Up<G2Ut%`EzXUJ!J~cF7-1mm?Bu9szpfLTAGvxGHm*3WKX76*-
z66liOnCtX~GD{Y*SA>;+*zuaGMYW+t=)~x1`FL+T(Jwt*%4(X#aA{3)zmTboFf^A<
zrl%t{Q2~a<9fBkhId>};`$-5g#96!qMa!;QG9#ljyI}FL9l5HCOn+emS4qTnV}>>k
zO0VJ)B+*<sp)TL~!gT#Wx17{PHCIvY{>Be$TlZYIK|(|vSR)uz<!*G)|0zY@*PxA6
zp?%EfKVV4e&3MLT)hk!5S5NWsM%NZEwa>>QWFvx-ID1zDoaWIkVu)l|Nt5Ik($kYC
zx?dr~OAGFG8s)LC6SS&g&nag(*gtq|KAV-pnMhhLH$c4jc_8x-3xBe0IAyNVub5vp
zGQY>OqyqhWybSLiQihC$U;+uDz=8D3n^#wZzIdn}%XsFTnen#u&`?BxvGSV33w8*h
zT*InkYeaB1sYf@(NyM2pg>MUMY!m$U>TgSL*bk{QkJxwP<7-K0im)+K92iO4tkUva
zglw!;fc}ohruL)3d#VMg;hmjEwXC&bTE3sagX0lzzgG)R2sa1cS-W<8O2@YJbLwjs
zvU;)!tHJZj^d;Ue*0t}dzfF(ekE-y7$Z}}(J*oB1;KR3XW<PcuZnR!+bEGb1hma1m
zPn9PqdouRUoUOdn9v$77KoEn^_YKsZe#m#}UmdkG;E=UV;J}hvu2DZ7THw(oUREeK
z^cF}k-07wB$R(f4m@BZ~oXa;I8zlAhEG<zKA*uUI4X|qLHXL2(;~j|e-Pl_=g34C!
zlUC&7fBo4k67L`*`z|0Nso~gcpk`WcsSy^fyTKx4+FG0ylpf<-yy(V{$}0MZflA8s
zAg38m#7Ak&5!uah`!*n4v2}N1>iWexWiy2Km$0WNzDJ$Azo*o;;CVgb)!cdp963#m
zDq-_Du&LgQS5dCx=3Axfo?SQX547DWVZ{o%8P-<%A-TQWPYpE0|2HyR-=FO!*q2)?
z!~DH#FfBVl8(o^X<)omf{+*n88+!HaCUqqRD4sJR>9T4vDE$OM_C2-<1kDeW5F7`;
zcvn`Up<e99o4-pvq3}g2M0mw=vj8a-<L^!Cc`D>UyPX)Le%U}fep*Om^~_qSd|Yva
z<joo7twiRYgE?4a0y1(o0w=bz2(+P!$uB)CQt81Gs49Wo8xQ08c`*yZ$Ki9aCOrj!
zEjhxDU425&#<7j-DJ+>Gi|kz=rYyr(aFDSy%Oxtn8ILU#;^Qszs+C$Q|K-kEJXmye
zt4H}n>70*ue3#AYcrcS3V79KE;W36e{^N<}%kNH_MQT_`M>ABiJu~L{-1G;*FOMpG
z_a5<k!{hSd^Jy-9^P!&?3MY<cCA6MaNL&0VjCU=_6S?wpuS>w>%3}cpS#yn)(_8WL
zn_Pd(Xs-AhHLeRy3h2QG>!Pcy!U?9~jH%-5FCV}<Gj`seGHJIkg*VnpvC7-?U|)On
z%PXC0W}f|_a)YXVZRvh~5<XLJcdMaj=~aiwGc~(cJ`qc|g`c!aw^`>;9Gi&V{>|;-
zIdQBeKXdqQf%>~?@mi>%#h{`2XPWehin)snMiTYln<uJ8R3VRb%f+)gBwF_NUEFF)
zClkKp;*EyU1QwcN_{@J^elPR$vdm^@V@kQe%7JmRefo{NAHjP;<n|N)0X?AIHhy1g
zCK!9+77grAZFIOlHSv+p=%!Dm+-@6l>!HNADhM6cz<-QC#nO{vBDv}rZioJYPpQfI
z>hMn>2US>z73i?OjbKHaNpjP0KQ^_79zCy^vOJ=BnvENa5kP~Yks;U$Pw5gqGiTq#
z4l!20$~-VE_@zUNb_4xG&EWssRgmC>su*$=9Vl2^HU1=sem89Yt2KvVcDFgExM&!x
z^D_)LW@vnW&001&xQ{;4-_WZ7?vz1HWSPeqgCr5n*qrWHliSwa(e{qNtmOUKNxtpI
zf=6Nh&}-YSA)2I13yc@7qLh0KSG#bf{@y=TK70y^j$Mm^++c|{aU*l)Z)i`gY$N<&
zVAbAQg-6228-x^kwT7WV<D`4CJ=JU58J{w5Z6Ic5^rN8NI!}VUDk6IExA%k4A`TZt
z^x50q*oQve7~?0WgZ90aO}!umuA;NJ@SVP7g_LB1XXH8#mUhq`;LY}K50mI_dD<A+
z17)E$9>O<H#P$n$YL)#o(}F;zwl|9M#neQ#kH)49!i(}|eiQK6Ln7WrRYZ3M%ubK_
z5>^B;Nw7;Mm@rK&$w6Jf=^}|=1RFD$u9k>dH6VvTy3d;i@~tdc;D`GC15A+XSYcGv
zBtIHqG)+|t6jtI^Y$|B735<xfVpl8p>-7+(iANgb5WMLk7zq$F>wR#j%j)6p={yBA
z`GO^i50=xCC2G)zAD|I-?A!-p0cP20|EfMxp!ekNDi((BTQn;}2f{2gQ?LTw50hf9
zo(;?8C3=BW0bB=TrXq4P*WC(sgWliXt~4W4uJp#EqQ(L)nIq4sm;zg)O*oS1wXwgF
zhcN~Y=?OMEu|JhQ;i+yp&lMO36f-=wJ%wHbj#cm12X%`$+6ete%tfrQA)apN^XZ(*
z-hvngbF9ev15w>X^?6P^&5A(9nlyFk#_s>`Bp||H8Y=(5SA^%9p@?!eYt;BzuIa`P
zHSj4KV}`nKvZk19n~%1iAC6T4YFW(U#lL;i{K{{$>tH3muA$%w$o`)TkDikL`O={~
z`@9G&0?gx5v4}mS1ZQ=%B)8-XH#~cmUgGQTf6!#N5+Z*@)qJ}~4PCKl651iJB#-nU
zDQ)gGW<yb6mB<&!TAcOG7V1|)grIVQF2aDe1KC?Re<vfOyZ6ZQ3=)791vyTL>VDDb
z4XO?R;aK9b$*O@<=Y+dkb(vV*Vh^{J43QyK5p|HCl6<lML%eb}lcwf^0$>Q^4D8SD
z2_=`q&ALr{VE@M>m&(91nx{e!wUFa7tyRsdt$yc(KmQN`8Kycvysa>6hj^{V&jca_
zOlm1t;z;-OKjf_O0NigXo8%SH3I=pu9__4LU9@iZO3=Xtp>AhlL$p6kYwYjYI)PWF
z<{KdH*yH?2mH()bTVQ~pQI)@klboru-&pdrVT?rrGSgE5*kIXPn7aXX*ytjKja;`>
za{(M2-eHuX`C!{jRl-wn|B|VAzsysb$7;_VnnUHOZGf~(1rj=hma1IoJQ(1%d`c}1
z&|SF{fa3;BP!MhWYcE%8E1=Sb^Tai*Jd~wdfSCeCb^)3!T%P3WxnN#Iyi61R<PKWa
zo<o`t=*E)bjxQ3;?Bb$_L#Fyc)JwTjg6?3NA63LHg3+4ZJtt=Vzx_TIAme)oy`Xi+
zC>?l027EyR0V(Hsk+fL@?yr1KeFPP}O1^>b%@UUG7DZKIke>4KOol#Ye&7XWGKT@2
zojHu@CJ5X!Wfoc3jf6`_Ma}051q~Fq$9Ah*4eM<biU5BWu}v8H^*$|#oPHchl#t|J
z2cO}Y>0{Oz@B4Ug#A}d15LU+cZ^MAK<PGsH6C2nbx6>*0tI@|Xt0(^u9)jKIR|;0I
z=7}UZk!YxD)vX|Fxp3*^qo&rkhF_BKCK!q3HjhuCA#hdeBJGL4RvN>{vP*-|;yJmJ
zO)?C^>4ZS4#BqFfw{_v&#?zNe@t}AtG@<Xx&bfLv5G-A!-7ipX%PMYGIQCrDFW)fe
z#{ATM=??&Ha!1N&{U2*vX0`gDGXI{Yg^2)UF$s%%blZ&=rZuZr@KT5v5kas=$DF1_
zxF*@Pdf$Ql&Mi2a^33WR(~8iSZKE?4SI5@+HnS{W(p30CXL)EtB2kMbhK0@#XN9{4
zT;_VJD-B~?;Fu-3=lI)$w(UP%{Pi*=6TumOUK8X>zT}*6B9Ke&jxC**bnaYJ9Q-@+
zq@u3e2V`&Jq0dsT0GgOz?Ifemd+)}jOR}=BZ)E?^H%CNgXV6G-x$dY8!FN3l|5y(c
zgssZSCGySNN;cn6BT#vP>{jB-K6?M87<*PILZ~N8C9_+TDZ%rZ<_-icVugfo2GN4U
z>3HfP*`?k54{jMv0Awp-y}w5;zrr}<(pq^h(5-=Av`yehV~d0|g^+|*YM!rd-EBt!
zh)mi41Ta>EX!ScbTBc0V7vSR-{o2D9{I-T(%l7U-C(T7({klWC{ak)oKBp{L=lS`+
z?N;g=<(6%yKRCFMldR{=%aP3ooVk$M#jOdnG~zYjW|Tf{<lb#oQV8uR5m@cy^ww*R
z!bQ9K`w|1Zv-C^;PE+^@hius?Z3ZAq?~CGA0eZ+t+BD|PIUUn0k2s?-2_f;bw~}TJ
zxN5)UF@xQr$al-o0F7WDk#uZ{JB7uz>=D{zs7zG+wL|fG3k4u-Q@RxAnOZ$KXfFe*
zQWd)SV$yUm<$XTjH`Bjd<l1g(sK}oor03pnsofsGmh;Ieg2+hl&R`oZkmfsK1{-ZB
zG*52JClBObbWQ&J%If*Glw}@=k@dGo&^gzip4gTBN+d>V&cH(RE=4~+r~CagtIM&?
zY{{;$$9Ok<>Y3z4N9nIGBUNV~jzV*MycexFZhxk;IKaNjxi4d}ZI^3h>Th1eTdyAp
z=@p4-u<Z_Pq6)uwWgckGzb)W54p=jd8G4+fcK_CAfzASY`VmmbcG(6{v5)t8E^FTg
z0Xak9Y;)wIqkBj0BDp;U(|5VJNfMWKnb(TS_vawkW}}eLq`&WJ3fZKPT(!D*@pcb{
zteHH8*el&i?D!9O@W}HZtY)qBZekp|XGz9t^ImIx*kd#6F<Q)o_RrbI6}3%FWlZza
zeEqrH7-iGVT&dl29Je+@Q^h?miQ2jN+bXcg9+;NEO@e?Om!YEI3aK}lz@w7U4FnAk
z^DzttRDpWR=vILzX|q7UVFm?yY*Ai<-NHwtQi81O4{xRDdn5?2ar(vg@8UO|UD~Ij
z7d<N~Wd`be-6`JFro+5eD%3)h=2LZ_JAW8a!edz%;Bs#?q8=So$KCNuu(mbHNLs=i
zdtr!Qyljya_eMs$V=(aDWO$jMjP12+W4$vKnGWuQ=sgwH&BCaGj>W4EMN%oVZgu?&
zTffJKkL6*w>337n#@SY$@;sgF1}wq$Y!c(B+`98^rcPS&j>kmDAS_aykh8qC)D;T)
zWtj|SMLKv>FcLPB9@}YW#&N;4{0H2QF8<l_p&uQ|2j65T6UxK|!%^X&3DoI$N5b1?
zXz$D1u2HjG-HIebb+M^}Zaw@`NAYZD#`-?n>0Cwxg%6Tm!mhm4=9KpA8Z@q*D5sFJ
z!61ohTT6S(@RS_d_sSI(KJ&N1#JIOQ%kA4i{Em~=)4lWm0b!s{^kWEh_<EDStj7jI
z)}z;;{_?8P^wFDt|4=-U;yd;y&Bupk@OC3{vKi*El|a4w#Y-ltf0;f)H@?<tRyK|q
z`Uq+!MssA@1B_IYe=@qwU1WT2XQ@}-fpbS+_tLN&3q?OPy0yu?S9T2sZ*zFKLI>Mw
zs(8Rr)8}vK$!UF)gRuyC*sQ_Yg)q)T<C)uFf-1Tp^>iIGXrJeNjiD;6sZC)}zBj(v
zsNNRLorg)Fh>%W}7LASR0!Z#u&80R#i$*l_aRI%g-NGj@1+q)vOIeFnDJ^{3o!Ou^
zlj{95P`zIONIUuzS}f5Mj@Fu5WaSkm`)>g26x?)N+xuSj95=yEO&1QDZ#{qVF)au(
z@4b<(v_MTucn7ob*i)Mm@LMcfOEQlvLRvE^#Ejqyt&k{+U&8TT(jx*mL+_x)0TRRl
z^uBW)N@ERVebNOJP-_}Nw&LW5C%}pD?h6L4vCVr*xt?@msW9|#8lV8*%-ua?M$l{n
z6b&`JO*L5-{`zwXV1Sjiei}yKxX_Ltr;tiydQ;K;_FO@WI3;TftAl<%xKKQ{-5ZyS
z?<Go*M6cTLs*k4`{9$wfa42Ff4)bR-f3+|T+a6D@2YKx&@hM6CtOf;JEJR^|I=)>b
zKA3VbAi#_OyyDEkhV!|Di)v((NTP*4S8$M{4c?#jY7Kpi-~U)zvErtLGpnIUBi~(n
zEB-lJE&Nw>Rqv3SdK*_QIofuR{@vi@p7GayZVw^)!=kGhynM2oE7)hQT(FX&LnMzm
zswfoRrZn#m`v`RD#ZvP^*UC+rv?J-lo?|lUGwbAZzMmma7$!|4u}l-2r=ve`Z!<f$
z3GRhq`$|{hDtX#9<HkUq)>|G3R05sair`e{KF}?`;&}f2Td`V`&*X;P-TpwmuWg4l
z4h5*z-`~>W`excZ_V`wZeYa6nylneNXCbSz06y6XJka;p6q??-++nOU4g-S0l2@$9
zWrx!VezlVk^r}ZwGwv#H6%l@Q&77jw(>cti^`)h2BVJ-;X~}o`kz=sP(};aA>S6WD
zxn#Eqb>$5c^)W-0xP398&W%@d1l$McxmrKV{#@Mt9q9_`pC-!5Doa2ZDGmBL2O#<K
zuO05r4^Wk6Q#}%_Rcc97p+di-ymemGjnrnqRY!w<!7O-j(wPch{8Yie$7Y())wlaS
zcyMtl{+u9nmO?IcKFu22X4OY|rOA}ZAvnnj%`CfcU|#Z@oQnT|QlgxGJip~({YSR_
z6g|(^@Pq2ptA|5=o<W(bf+F#tt=KDugV?LH%S<@S#ICJYXho4vm46|8lBftdo5>>)
zXvK$$r^hI}JxrS$2S62g;|3s`pdinog%$`C|2kf80*v1)LP#UFfuhCIU1yzNM{*Tg
z1B8B#>KRuy90s4q9!1`&>ozegA&MBe$C7!_IUm|_dAw$?7cQOp)(NA8O%uh+B_cn?
z1>!AUaa9Uvv_czHI6lSl`$|Q!uU$mOz|-I!v$$y?!Y-Ao80_*(A;S#l*upr=prIbF
zO#g<rJ=7<U;kFZH#^pVb#XgAyQ}ao8q&=5f09FB7(x%<)>rPv>Qa*DievkpU11K-9
zw=@17GcqmI#xMtRo&&vBUWyd4YNw7HTT0up{gD+iZ-Nd1CPlkR{|rg1QvsW3H+&k^
zuaoPr8-Gh`)Zcl#7jfb9i?-u??^02p3v!z75RLEyV+Dg1+3%l?fW$=9=3P6to$5up
zr4<J}muugw@%hfrBgdE#@fKG5r{PHJ!vlGpp~<P;&AIwT?Vr>`+&yI`9L2GH=fV8U
zigDv}tgkZ5A3d6{f$rtzLQN82g<HO)Tj?_Unn(S$6|Q-sEy8y-^V5Yl>U6Ve#WY{v
z2W$m-aZ_MY0FSwdiq0>SyJlM)_-U=EsE-<y(qvf2X)qUl+x76`WH5YLiCmz`i==NP
zy?fxnN$Xp*V257Zbs#6XItc~xbH`jw(5wxCPg8=qG@IJa(CAT}MdbnJ9P-99L-J^k
zz8v%vgnM(|zBQnOp@H@1@4^C5>HSNm^<VSv*r-VT8NRQVUNKv1szQm{U%&XV&)?6(
z$Zf9<8mOcUEB7HC5%nKBSB0u8Q>?CYIwXR-UZiX$QC<7>M;;${O5B%5FJE>IGMe{g
z<VdppJhd*w`5a|JwXE*4;gK>sfK7`{ws0Q};CYS=TJQ-wdn-F%HH7kVi2m%@OC^QD
z-z9>sln)PUr(=a-f;Gta-b`DP2PuVSb40_#Ly4)C8gRBm!Kh(h5kNGt=B-?kpAmKi
zy!79%4i_f7<yT(%aXlZF$GYl9cyhWfL=9}e+{{fFf-DeR?ax6LaE3pPmDiiwAU&0y
zT}`l(l|D&kScb(S_n{7xy{?cDV=d5YEHG_wcBDEHN|6lTk0}edb9&3NfBDPh6`4G$
z2p_t5-cIxIak9DpB~!y4`+reEH{_OtVX$%fQLqhjuNXE!l-Qpj_{6-DxoW@V_3yq<
zFLY#2SgQQtJ<{6qMvc40#yN#|>A&NAzm@Huw`2~y2SkEKq`ezDuZc3Hz4gV%(^37C
zYIVj5awI#=9*S}k658$qj|JFe&L-^_WU-Tw&OcgXA4~vOhg3k5S)<k0V~2pY^BKm@
zIAYv74WiFczoBz~D!(oI+6v~o+V6D2J~N9NJS<}65#14k=aji>b!9hS9ev%YJ{pKE
zk-8loy|PGc9&F#&IY;I-78nbnn_YB5RfT%5i`0wGDd*Qoemso-9E}B2SdwE*0^yWB
zf;*OaHZbTa%CRFvhzP-GBj>9s%9T4LIwf>W=1uUKFRU1OXL(IE!U|tsnF7>=@(T&y
zkWcuBTa~S^UQYIxC;bl3{U#~zbS=cbS(r6Y%1-)Lhd){3dn+Am6{KS%q$#0~qa?Dm
z+)G$Dn#3KgW!=lJ{+q3DXl<M)>G%N*2&m^qenR!H9)uU7inLY-H*#<P>{vtF=#Iq2
zNY&)7PD?<``;tGGntkQ(gtKIxT<b~Rb5LK6uS)K1K)&6dLlx<qjGn$hT6w}1zh$Z@
z`G@(n?O)5kcA~eeq?M#jC@zAkPA}0=>2p0<N$0W}@t<gV`YiV}y%>Th5$E+m#%DcJ
zWRvlhHLE2VhU!$ChiK`A@FY8xNzaKSwIGUeGifFTXAiolBiocDS1+Nr`)9$ZVuDtM
zG^R`YSo$N}=E415%t5u1JvoP=Mnahp3ck!8Tfs$amZ&G)f}vVU)Gm5YXPGLWHT342
zCvTdkpHu9rZ*9yRYj_gybZ^3}Ta6|ZF&H7+R?qAOO%K}5KDtLL$s>IGcfWRRwi<)l
zrOb-JmZvxnl&Q^q`(O|>vq7~__G};N(?)gGsEGvz>J7HN{f?YDT<aQ!K_Bdtu0^fq
z5VA;Gxoo1@qD_Z7+LP`L5uZuA0PRAhqpV$Q8YAsoy}j>dq#?SejWh1zxQ5@E!=TVr
z$!7%`@*0^3Tc}OHf4fIa@=!O9->67AS)|iT9@1r&EAthozjgmhEcx-t7Ty!*>^hxK
z7HiaJbK^~t-c{6YShM|sUoqKAfgC}K=5PwFW8|`2lwqlJ55TJ^_rZs0CRMBp;uY2~
zD>z<&vuL5W(RIRYtjk&?1#~r>tl0hjt0%*&U8Q|bll8dF{9wzvw}A{<y8||7y(IpH
z7p!;5v6JlMaY4yGqFC?AoLLiH=60JBqL7~315L(kNF+an!HdX{t-?cV6ap141Ul-H
z0yhmCgw+nQFh#LVAhFtof~SU#%ZuzQJ<K(#n#9Q5r~-Zm8r4(n@)6PmJ5h_9{)$`*
zE|ndef&661Ym;uD(1YtfvKoPq<~iaCmsC?>-SrVve>2ISrF~+VZ!rZc44&>B+rg-!
z$j9_tJQc9hPYO^NnK!S&Fr|O)>4NMEt0P9$@MdoDUb>a;qAgjp0g$_SF2xFp>VJSw
zvCss|oq)aDrl#Jt`gKUV_?qH5nn;9zD%2WjOTt?jpf0Fw!V4fwt$w&W3tS>+)Ac<1
zJ*Hmkxly@#FuCP?TZL#3cg!T-?l)m`5&OWPoZyzGizKJ#&e#RBB>+($8?`9Kqquh9
zj|Av$;2_CCmyDn2%GfAj+W^z>KMd$vE;+)+P!axM_MwG4s5EUZu^P_*KuZ^M!S)HH
zezRif1t(+e^Wko06<Uc|VxmU$s#p_)&_ye#ba<}lRRIZCLi`FY{P^3Byx5L*!;*Xo
zzKuKAP}w$nqW49+DLyIngzh}k0+Lo3!tSLJkaKCsc&nvLeD1<cv9#|hIkiE}Ory;J
zdbQQBDfpp|IigO-=#^Ro_bH6Rya{mFwctg<^(9u<gv43_G|^L8owj7VQ6OG8ZpmY3
zeh2B<1KpdaJo;+!CXN+1G>J?l%u&+iOYX?;edX(9VRe7;9Q~SbR&jVj-Pfb0e<#8&
z!AwZ!o&izN6}p&gU3TnIhd^#etJ{;$AEH;$eLGaD=0_bscnnwo7HtlXUjNa`;|uVk
z3wdzY9|?fpd)$0134+bCcp?i|bzq<DIYf)yiB31K#_>FLl?gT*-|2OIo8cdy78lgV
zP#g{rnS@1puE|*N1j0OJFg6;k{$YX_ua}oTY9=pRsZ&#NRuZ_bFDPEkz4=edvyM7(
zBe5rIlfTsE=JC5$5}g(0Il7&H_DYZVKKXDqwv&0o=j^q6SpoUkbx84FhDv#sO7P>j
zg|JC*SNtUxBOg#I5@5Wu@#3tx&9#VtfI$2_74NMxYxdQ|0j&HbHxjia%<G?yB{+hK
zfSn%hUyyAH4~{oe`{+}_*FuqhTh`O86x=G41-l{cthzku49WJ@Zm7uqP7l`+zh*0w
zo4wRuvo(ijFUQVP10!G7{l+3i?QJ`(y7}EE#@JLK@;om<C#)%-BaV7Z2KtC6t4#tx
z=g8t_33eNc)I`Q#<e8vbf5x&u`k=Q=VK>YfY&;Om*6NGRG?*reKlTj>`mpw=P!`D<
zOv<{?9hrN7Q>&}A0O`8E2Fm)&ae5(z8u8s>T?Sm&6yoU+MsQ1_0<j(dm10<hA%EU$
zcuKbtlD0aWc(X8K{UYBCa2ms`K0Brsfy&TCvg^7po&BNAT<to+_4`_7k)O<ID7{)L
zel5)oN>uM$!nvoFFzs1}rR9wEp|8YEQxJNX<MT$dM$+0r|Ncl^K(6UTrm&XKcK5D=
z-3Kt7l)1v%<LgJKwHcX?g{q(|^$%@>@KhltfXcmJCYC_)lZB3)$j{4q>#;SDoy!tl
zxsmb$&{FZ&e8kdSsvV?>gTz3B5k<i3-8OS4WnvVZH1~Yh*JY+EY%PQ0beE`i50OxN
zJ^R)e1gn?YRKfyw<{Apare&VW1|OvNn*J_W9qm0V02rX^2i_&;nwPW>9x~400)5vq
z5%b_W*xdi{$F>Sl%e$gkTgR~@3EaWp>*Lk;-E6(yxrzH;rAw?Y`%3o>PYi6al&v$1
zyyTPD=daW>uBy;pg>qLaBw&CL@H#Xv<c-w$(FS$RVz@v6OhGaYe;4lqqm!N)E*8IA
z<zfE0tBU6`yTWhaB-~T`Y#^fHtDq=zfadZ(-ZGDFY8nWukoXWpTV3Yylh)B6(W#C7
zu0!H+!-7fa4%z&4zue@3^6A&DeZZkuE62|>fcpF;g*jb}Y5-=l<hHF8cjw9PWc?kR
z!)R{sISduqFIhd?r;f#L84pm3KG$+a_Pl~--z-JGQ^R9BCPJ1-aPdK{f$it})W}C2
zCWc43k(-6$Iq5W!qHzi!>nc*qmH-=D4^aIZXMddy1UlOZ4wWYL4^moGgl6Kx3LkW6
zI1u3*^ClcjyV=En3s)N6+%<cGa6W=@LdPk;6my=O6v4chex0vxCLJTdKbq?)pl?%m
zGTDc&68P<&=dflE6#EDn`2*=W5Z|&+`rckG=yU4uncHJEc*E6=Qum6O_AHIDl;KZ7
z-7y&f@2AFIeTBK^=j4{J_1wGDvi7oeA6RrbTnToUKTie`HgY$jZ|`X@5D-3F6M5E1
z{G~R%G|6dtlU=V}FJP$n@L769PdI}Zy&qM_=)VY-qUK4RtW*eHPM7(@@SA)I85t=4
z>n8d)wS}*VuOVhkvh*jPLb)=1`kIhnw-uf$0z>wJpM^qHy&b$*Eqq4mnbjz1*L@(5
zL=N9^U_<bu4y4O)U_E{y%Np97Lo4#_(`12lC=cOV#q#Zw5hBxtFxi<6ZRli#XTu4t
zbF#Yfu`UO>qIBJEGwq(b?QjIMEND1cIIS7nbF?R!Jy2ME_2j0ETY3t`LB!}qb@G_e
z{#^x!n;S||Pm9>+Lr+w+bQ{8!+ciyYn%JLzMoKj`VV}tNwmr%xi27c_ep!>-)2JxR
z8Kw};j=eg`*egZpd!j1^yl;H5d2DI!c>-o%MH7v57?T2#>1_(wR&TBsPF_d7G3Q34
zV_M1{J7m9+b3&rjckHqZJ~csz9I|rKC8nvv2ZuGmybf0l?9PC*WQl>PzV~GeEN{oj
zRaZi~Dtr3+gPhlFQqaCKwCUyH$*4!3@*Xo0c*n=Aa~CV~(-!R%Ioj|hpD-<<2GPBU
zJXC>WwnWCN1U7!_(H`D$O6F%$c(Z~r!<=FH_B#1o|3BfIOv$mQ`fjp&-&jeP8OLW>
z=Ml=HF1;j?YU<V##Bgho4{u(Nr_9ye>Z89ROXn=zZA1w6=}uP{&M9b3l_(kpD7zqD
zM4P^LAqf!5t*wHt+$||KxI=&c!XvWDb0Dw9B;wcIS01l*OHyUB2m@z*K8wn`55H=A
z3GKmO`Apm4x|4J^P(!Ij=nMdHXfH1U?PF4(g42rZE6p>hVxpKrxK+6J_3E%r7Z7Xd
zvB7H4wko>yB1Q##9bSEs5Atzsvae`9DN4Ha-JUyRII8RFgI%c$X<Ffkjbe*HJqOX!
zT$yluPmoQvl}1plQ_6#X?Jm4{KuykRDb2Q%qiLH4E3yKtD<oe$co;nT-lR<{nNX~)
zSV>x+zoeJsUc9%E?!5gCPgMIdU->@A{YFgbE&oYh`U9DP4`)6;c@fNgJL73`z}=()
z(Un{Hp+h@^PoH0SrRnJ;a=F+{16E_ydhF#1;r=V~B(jfVt?5}2Q&VB52RYSd6UFU@
zPa>}w#+mun4{_w)Zug)5N;2%ST3r7MYn-Jf+CQVklG2zAS-BM~9FJ`>=z&~D?DX*L
zYoL{B_nq_`FFHN%K-;9yXs$UHU47E*$1PlzM!J96d{pmBM2vVF#ug-N9@@KPdW^3r
z6v4W8)$}9=K2PtD?9;Kf%FrwP*3pFQ397kg^8`TR?N1}vWtx%hFWrALuDC0#KsIyR
z#uoIGAag{hXnOpH7I4m8;-9;JJ=mY#75urkpfWUR`~lj3nf%xF(6p|aKDgX(<_*D<
zpdGKqIc4BzyxtnRXqggEJxA8>v0lWjh>@#$HG8w^c)F5i;<6&p40?bUM75ShEpE-n
z;&{cN?rTNy^q?*+a@79(B$N^c=KUTScuK^Rak)hGu2WVKZbU#cKBvq$&Qz(W2PNur
zggc0q1c-vH))tz~)d-ZZW?W1*V2t1vz#A(XfYWpyo7;YU4V)C*k7X|#D|;cDB$o4g
ziAQpaggmL%_hzx+Nfl&(2Y@B-q6YQ_2CLh1&vM#{T%v@){T?1IntiKlgbjqQrU->m
zVIY`j(q9Y6UZq#{^~O^))Xj|gfh=}^AAGM>>!7N&RS3Cj$JG)6QV`NA`W^6V`N`$p
zoW!O=SuHw~A!Biq`5RQ>KtcF(dep?4l2N_{P^y_E%5Foj(NvSs9;oyBPbEy-DPs#O
z42Q~#*t>LoMv18{I~h9TaE~eTkc|~HJ{dp!0@bkKG)c1;SPKZkd0lA7oJd@Z9~pnX
zIQW~<+yy;i2o$-ObXya=5VAp5?V2oJB78!Juxr;6z|?Z5fkIP-)uYJK_`h~;w<(%!
z&_ZEoY<rLe?*%(CQk^8&ha$ezTz06hh<#;n?<{jD2^c^Ahex&4*#2UuxMKUYlvX5X
z(e9XpopeU>8`{3HvS@cR4h~d0!ka+jq>TyO$*<x>z_q-Eu^obg$BYI5*r$=)=k2N(
zGnW;I<liW5o5C(`wQ24<Uobn{7K*X467hon5O~-e^}*VmZuV0tsd<o)+(6^da_oGt
z&)<ZQ>g3-B#_aSz8FW)-%d`k{$qU8HMzs<p4y78h>gE#cOhN!53e+=ggJJjeSIG#%
zH;4ooPdqAmx{4i3qwpWx$$E6tN2wDg4*>0#)Ip%nO!Bihp|l=NQR`b)0S@kT0vRj=
z3O>c?#&J{lWgZ(djxi~SGagkBJm)yj9s8j6(L{OIN*Rm$xGUF<7Llh$g9Z(D?63D%
zivI?h(6za|9sgFpzl8(RI;Hg@=JEk>30ew|WYVG~)>;E|Z{TUr9EQSp5d8S%qgNWU
zfn)DxeYqeI(=Y`?@0$=b0I69Z{0HomJVK<4)os7skW>)J6<zUoXPlwN6)J{XVFr3<
zp^NP48|$N7U-MzHWW0HzJcP8-w20;XE^x>nm?6)w8&t0>i25LJIj;q=dgIQTe)5MA
z>w5rvEu>Q>8;ER8_AzPFg~1xj6lX|*5jI@BkXS<&<H83xDzWeYW#}WD`w`za*Z}C(
z-f8kp4ZI|}Wg>BGy_OKICG;B3Rw&8kJ6fbG{kH()yJooHi46o;@M2=S8ADC#auM6+
z{b_&5OYX=94fEp9{@nE1f~Ewkqp&gqzhTY6!3I;dFtaFnW0hj4B!piO(Jj^c0x7(x
zcRS<&f!J4`l;=qA`;gx?uBzt9ZglI}pY`lM{uZ6%q_A0ZSWbQM(hcW7JWqsa(^ZhF
z+{uV<N$QIifna24g?Xj^{pYs<4{ZJZ-L8lC$_N+Uvo8`S-8(=SXNBd-zt1>#WVklb
z+^J*u#dDL%z3E5~p_t9mV{N$Z@WmUg25|$~QeUD;f47|jtayS^3Yi|g?v}R&VdH7{
zd^gGs<-KM)z_;JT>+kVRw{qr$n^?zQSS)EwZ=I{xm)`iJ!FUyGB7d0ExK?D8bc~|i
zs;TZ?n?@UGe;j_R(0NpB0TS30Y9NwMxmlQta-JSR{o)!E_L$kGQ;&Rp^>AqDs<U@$
z{fyWTH&I3qb(!IJvdZQfSDuwQI_c+$-kJUvB2y{$#54HVB?t0DKc2R#r*@~)kE+6h
z!FGW29u+V9rBuQqF4gJQ*7C>-*76!hfbQcfQvI16C(201?M>u*(%`Dhqxv;pKb=<=
zA#X+4zn5G-j+?_245;6(FLXwqr}(d@Z*(pV*>xowW;nm@#z+k5X6XHM4b~@7QKulg
zDLnceNPciz7qdc@A0qJ`uMt{rSH5z`)X^TH3K(pbt|fXRj#@Wx$*7Whj)_^k^wgbi
zI}b;4;#bD2v?ZMV{BnoR6`xG|p1xHIO@!7ic<~gY->nj@U$0!#*~+SN-b+7OyL87T
zEv=8rstn7oJ$>Ta17A;ys7aeeikjDGcW&iaTu_bi0P$U6^{V9~_babFPSqjodk!SK
zzSMNzK8vSoGN-O945Qy<nIE5j7MD2^OT?9Xch6sGS_o8<l?2dmCS3mePbo9SsdUBv
zqv*Wjsrvsoey)p)tfHc>QOGXaz2-&sxMs=7&M3mo4i}-swN=;6$lfV46p4$h?7g`z
z**oL=JHNm2csP%TbA3MV_v`h1+QMGq3oe~_hpWs-1+VQ@=T>gg86CxX2bxe?d~dA3
z7W%~bwMI{4F(X=$!SNb>PdLyQSXbc+f3_Lrka6|>&N1V#*4bYz<-3^u{8x{@+TJD*
z${i5WEl=q!AJ+BRQ!9#5`57*?$i>F;I7_#z@yq4?S^r?s__y=4h%?HfiF`Fuluy*3
zSjuW_+)rVe_B%bV1JNhVUiA06&pztN?u;z@>rg3vd(C}-IT33X7=NhlDi;d}7|i|*
z-AQFrFe|cj0ZfA4JbS>_(xbV)VVp#lIgrCszeq;4>0R*#PsCZv4Rn!AeZ6RDB<Tlr
zu0wnlm&I$$M6SYJ|AkL5JiufiZ)!Y;d%s_Vo>|N;oYr-845CZ?RKM)0C=4_H4=^|I
zUsd<`*jiv>9*E!Y-AW!weB#v!e{nUvFzoP=Kf;lpcO(pqRfSp<`9^Mx2VIpKtYmrk
zR+F#5_2@>*g<inrh&}OD<$nj0t|44sz8d<%ygHvO4dJQq>iKcS)a-8%q_Z7M)wPLc
zT93<4zFfS|Ji%rD{{GdJmB~t0v7PXSDbcF&^6N5(16nYj$FN0X-5je@OMEXXhY&d(
z{~J+CKGVktvZrjoscceF`+#p=_2^v(_nnU4y&(s}9M{z?&*^#(XwvxT{plOUq<^h_
z6Ya&Vn2Cyh_o~BXv^QBlzcqZF#T~bP>~xxa4h7$r>PMpwI)$XXH50r`OC=Mh%rx}b
zO>@|DI-id}85}24!a-bq3&(oN4rl6l%D`>M7O^{$8Lxb7T6y-$jcX15<p`*^Jxae3
zT>4JVeX<>}bm=btwKI(3GBywvS8^3olx#y&t+zbukGjPkA;z(d=v#5ivcKuMP8gOk
zx;6hAWFP2Jrge7kPvmlZ)pH6%>Kc|{by?1S{LCA$x?4c|()LG4Mka}D>WDBJg%6;X
z`5ttzA<JA$4}Ey<c7Gt^Mg8PCROc5Hcnj#|WW;C`*FH3|t!WPATwf1x<4NBtod4Qm
zBpSt?k$NaB6_<=w>x#N8dPC~_2!L?NtYF=$-e%mY2<-EIZ=IXkyuOYLwQ&9r5guxh
zhd;WvmKe-n=WWSm8}#o6!=NCEC+7DR0)1lG;6UD^@u;5Wa;5bbWe#}tE&Im|zEV`1
z0iEk(LqA-F!+A{-6Z=lujC6fcU;eV=yvg=t?nca$u{NFZV6!j6KJnoXU0DvaY8`Y>
zRYptbU#zPPS)ML(#W`&xwj0rM=HzKyK1#g{fhypYe&~L=KD0PCDwiz#fV`o37~wM=
z`-11}-vbRJ1HVdTE8}|D=1zPdr&7{t^a0{fT4`!_rf**BIT$~=3_B>rUXVCWaspuC
zXlW+N+;6u>81JM%W+7A}4y0zQy+#kV9xcD2+*{L^_1YNt8c_P6^V;V`YX+#_{+VFN
zAPC_tb9QPvkG$7Y#Tj}db0ehnUun<{E|(?Sc!MS~_zjtP&h#7ndwGnQwtE|P!4`^f
z_X(-?5&>s*(#b`2m}`Ny!yV4F^luWN6?eXrTh+gW3lXq^3yp+P&UF*R`WnudSLs@X
zv>+iOgVI3(9f6&d@n1-Hzp1O>mV=R;W3m|gTC06W#5694-=){f27&u3-QrqKt$7pV
z;74t6&g{D68kghDQlq(J8r(%>CI%W;d9m^^lRsg7ut`MmMAgrQ9TH^%3CYh-)(#iM
zRYCWd^6vbtah2RN78oDkxH6#mys2^HEb`IBlV@{t!}_;*M2kq9T?UH&S96!tI8iM;
zF<QHocZa2>RDW_)gj-J3>}N7eyWQohKOaJoT-il8aKp;cQa*{syYmvQDJJBM>Pd@R
zz^CxGc(x65v*N)oa$?8#N2R(26!`M*Ec}roWHv52tWqhS3Fp;Fx{1d+JqkMuC@&Z0
zf0?|S@g6?ZS)f5=G<T$zAY4Aa(Y_aKFzcZ2>KL#*8=gXOC@T{EMavJmk=Swml*0e+
z{>dxZ{x2+lzD4XSu8;8#K4x}|dsSH>(rlL!n7V(&mFH;Vn&8GPC7I>q(6WkIQ)Do8
z>$=-bs)%?syqJTSrNhqfysAJ_h8@QobbOy9Keovxo46{8m|NH84_2SQy=N2hba0`!
zrMYY>d6?x@{`|F!BVNUjkL27V)`H2hyMi1J7{ZeA4Nne#))as-Vg`Tis-am8<GT0;
zxWZT&Wp;xFHRv)e9+zyOfO&&JlQ0t4&wnfcqV^%d!BlrKctb`SMJB0_2xttTfgp{%
zNAa_r6>X}pow+tH9c95H`k@BUuuL6W&;SO9qG-f%f+q*;xr=4@4zj2=@B;MWTPll$
zekkq9w->pSeNAkg2&qq4K>25ix2N1ff-R?<NmPIoPym`Q_eP~=3MNt<coI>NrM-!8
z#Nu8~#YoCNNVlW2Q<i;ca{eFCQ8;-sx{O=oJ_?>uElas$*aq6Y<o1mB^KUVkfT)#+
zBgsFS*jlnEd)Zb}{?sb#7`p(R(cmM^?cr5MQV!S`!lL9M#K7kO=g@r1y1p>@oDjut
zrq7d)cZF1`B?+eLZ(7=eT_|9yT3ZwE(W)?53?`$X8kz{sH_@z&Dr{sOY7EF&Y3Ts_
z#yMv(Olo6?x%`Ri8sJHlK8%0?{T$6bY`g?7od^<aH|vssHw^wH1Ht;MncJ`6T=0`d
zJ%`-C5$ltQSR|>;wQ|X;&1sFFZfp@D1sS+I;vVyN65WfL{UKGVCMn|b>T3HiKM(}I
z<lr6wDZ)%IRQ|FugQ-bD%<NLt=Cg29P^^^Bd`shF%2i&wM>R>XGVMl*@<*x>4Ibi|
zdZ#94lzO*&|3o?SS4e4Ts3x%c^Ij&_xUgNH<TieY;UJ12IO^a`c^aDvJ(0u`=CLy>
zs_rDOs=Et;wk&5o!dX^gc9jOxT}b=DIYWy3bHakwS?~-=-IY0Ep-6gftu-%w#+Vz5
zd8WIqMf~N;smL!%_AQn!rp>2S0M^MbQXc&PGuzL&-zmv+6$*u=a=oA<q_~7ZZv`fe
zi~gm$ucp9jyB*@tfA1I%ya77z`zmaL_n`}^ydlR|w^W)*g@uQa8tpW5gis-W<2=8+
z^Mr)JU}XycrELr8T1pN(caxws39Eu*gI$-jymPVL0nplN0aKBz@UHqLxCsQJJ{Gy%
z5MF6xAmQ44XR)*0zt3s~Z}jrZvZw!ea`OQqFAl2!2?Kd4s4j1$5L@L&rrscPO<TKa
z#{0EUI%Ba(?Zw*q?D(F<1T=J208&qf0=u~xLwRbo(`>8A#dRITgH>u3a%cXwmc!3o
zeE@jg*+~Zw2T}-7-0VHp`>n2h8ay!+aYQ%<MdxqUv6bW|QEFa`(p*F<6me(l&s?I=
z1YUp}rqlqAfHnka*+6b3;p4AbgA{KX?j_KEJWv`4BIUczh|<E|Fs1w)Wq;0#Dj?l6
z_h9AyL&fipsdPfN%A}9saK{0PN+`yY5pAObz?l{IbWWywfvm`8qh2Z~y}RAe(gTm0
z<rnoDA@<@4K}q1*r|==2<j9vs&0W{)SKxN0waRMxpy6>ZCgVq(V1B-MvW}(VI_g>s
zSt=CbA8!%&r1rD8WvzBOV;j#9w3AE4GGd-Hw^(8NK_}W%mTM@?G@HNw9dE5OAYQLo
zSD}SY`^hZ<#D$8`wKW}M$}AuvO8Wf_vG>Oj9KBDURmRMA38|o1i#Aaex_9-pr}lO>
z5GBkkk^BewHP_j>37!JHsY_gWJQ=d^xtG=JoDWsPA~=zXfiJQ+8aGK&)VJy=62e<!
zoslbHc|%(Y*9$bg3Us~XqD0zE6MLta)-96MslI$!x?QviTeot`d`<d17+F@=%2_tL
zTeLsR+<6!!E7G0oT%ptQ(?EY}Slc_#q4;8ux>qxH11J7ltQoOie(B-xtYO1U`A=y!
zAVX-Tp(4E_ZDMlit+F^7-vXt?^fj5@a=$-Kq|o)?#vA)NV!gB!(PSMhQha;Woz{dD
zAtJl6u+GA4-|psTc5TRLzE~h#7f*7}qnbK_KM{M}w!Wu^cizfAFzWQ&RhJV%&eejR
z?h<#IOK)?$Zn<nY*rY7pe0@~(_&-38tI5)ilz2WBJItZ^C~Zx;<~7Zt5$F`df7G;3
zJy@KXZCu(m7>0d@haRlaJK|2(Rpz!4@IU=GY~PfP$bP({s#-~+uGTSsq{ES*Qz};H
z5Wm-BA5rC;A2c8-$$Uu`+64TL6QSfv*cI<!>oJ4EVr^eYHTyR&;XwJtBnGFchH6vI
zjzIFM^vXqC1U@J|lF@$t9TDFBYg6xK$-ox?!YJOyGdYq{;}zaoE%7)qt?|jLEcGSM
z^SFm1x{lXc7Q-fTPD>4_nW_bBW%imCCG{SN62qPghkhL$#n0W-l8fx*P#C%JnbipW
z<HSvWRuYfKH~w3G(?Hnkesz)G*x0$6NM8Q!^`W_7a<b1)uJt*6vX&<8jWma2I`SFc
zTz#Y3_lsTh7guJk83TV&TsG$HKj1_8ucv7@MDF}<#RsCW?vme@r@+|f5%?9IJqP`2
zzfba08=t1;9JXy<FGJpG6PONTiq75?kAA;7QZ=VP^T9KQT9<MvD=0BRxG~ve=jzWB
zY_F*|qFJirrFOCF;KHhw8nb1OTIWA}g)`>@DRG5zZ|mWU$k}2`+y|cv`z8=-(2BQt
zyTMmK_(xP)ohqi{5`T#1=nrrRT&H+v;Hk|O^{1XuNQaMR!wt-Ce6VZANv@e{u6;Ev
zhK^wgLK@G)fwMJv^>K$AVP{gMH=EQzsg9-sovK8gqH9-uJIts@P}OS^=PI69FvFot
zm-#~hH(rRHAQggB#6<99c|fN3Je|6zzKPRb$UssKT5bLZ1Y&vkV@WeneLocXJu$eH
z=*_vzt^{ToS+0V0^MCkFBrI`uq=t6uQEg6%uVS%IeFV1<j5_P(2|wpbg-#BP2SM&J
zO9fOlLy)=ct}bpr#>;6IgI=5|w|_nmj;<SW?p$3)?L)E3I#YkBpE>Cf(iD}#>wA3p
zKMzG5ez;#49B?aouK9xUM$b!i<w&~3ugr{YOQ_-s0PI$$T^F-1v|f<iWZMqCF%r{B
zm*A)h>GgXM&aG(|j^Lmvdy&}}X&q($vNW^_caRw5_0;L6gjf=K9@rLIN&7WcqU1gP
zEZB{=6ahZ`FSgOsJJ$iGnJdBQ-;d2<{CApch~12D*oikgdX>kemw`P?lVh#4g+(MR
z#@5Cn#D$`YH_<?)j~}9<h%KOtGZ36RU3ed^muhrSNX&Qh(|8&x290#jJuIY1(va}>
z&!Qc%0+-s)brPN2>qW-NgoDD!hO`!CE7PLqx0gJW#@0>q`yT;>%@&9FJfUt<4)vk5
zP#bpk?j=wE{rpSTKVJA8k<I$<&O1sO{FM(e4fmUlC75~_q;j_?O7>_#co~2F+2ET(
z8U^38`AxJ9bU4V~v~jC@R&-cwltkU{ZNAg<2q#vAqusIywhwOWdPB8H)gfG4Nz9Wn
z=u11nkYfh|bi_10yzp_^7i1pA=s=}PrTMOC=~fmjD~WBfjKLFyL{U9Vxtbz4S0?K_
zA1-OKL7EbI)6?pyWi^l<^`NDg#On~Yp(7FUY_W!lu`1K>3;(G$&n=as+l0H8cJijq
zxKuhB?_5Hyj%jdlR{$G%OLyXTo%t7jDuZ9YAxX3wss`O!z~w13!!~mO<v<)MYh%{D
zD<;brTxiBO<*U}243sPGY3b#Lvzz{lNoHFg$w>T4eM@^n!c&eZP%*b5rlU-#W2{94
zSTzueNLymYOx+kJv9AgVa%<Xp`Y|3zBnO2H@ND>aDv_zbF(6y&9xzfb-9q~!ul9aZ
zxW8oUTxL<#xcfnc-7xg>ei5qG=;qxeL(c~qT*o`b2D+YZn|Zsl2DFrK*c|<qhHnds
zXJ>(&I#{<ln0Q+LcbH2(^Gfom0P(DvjRaq)a?i3ncN0L;SQ2~z%vp(i>wmx++yVLS
z1Y#M&25D5)-ne-=vk;`Ky^&Y{8s%m1y&%9XoY#qGnHE$z>E3k0P1|ru(kEN3*)r5a
zy@*O5%FF+ZxM;{#bp0N5g)=`*6O=6?H(h&`4X`WcDRZpyWCY~(Ra|X)4JRPD=WrUq
zPlZ-^r<|f8w5K_>WtNQ%y5^5+U;cvA5x>^Wx_Jl8ppF*46sAUBGmi9onq5PJW!km*
zc+Cm4`<FksqEU_Y^b3vj(SkC<n#`16>AT(amXO4I^0?nxOw<vtf=rY`r;IsW(FTG{
zI)J>1<&WySe?wjj4(*L#nZscgX1)Ck0!xr}joEiQ>nJ*<EwDJG2E_v{hdG3hDhT(p
zelbl}ECFNC%Tx`BH!oI<;1OU1c`%(4zAyD>G-DrFkWhhh=@<<p9Khf)eq1_WSFNRh
zGiAz4GY^1nnGl5|^tn=%0l_SqK<C>j%<BBRpmiwAXDw*3`Cw71f2PqSO8l%4XuGwp
z6Sy}L%P^Js6U)M95!Hvm({y$qvrgfL6!$`0W5rrC&Rtt^xtEPPB*r+-$&e?~9k3cj
zH$!p5Um-?YGX)%SgUke@4c*xowM;8RK#=Avn5?p)69E1^AgKba2t<j=f%OkCQK?`Y
zjLPfNae?EhDYsR~J*w-Si!muAFAg_Z#5(G#(|Qk$r&qX}2HW%`{<RMW2oUBh=-(B9
zO7)|W8)%ypuYvGa&23T@8a)b-UgW<&@hMC{!>pc%q!f#_Dp#<&a}@Q`&}llLJPdNS
z!OEtIrgEGDqokf1ho;g&auKPEH<pv?DW|sL=>w(W&=+V@3_#}CW5<n8x;|^Dk?7G0
z3;#rMRg+Hp<jrQVE3Wf$GmqPxP*`13P%?T3DoEF^*6!7JvJyt`GJM@O0fyO=52axp
z&@BZ2ZTa)=oFwlTai|G<Soek)=6s4bc8v}S&`#YQ+T=lWf@L%SEvo9RM&(`)i&C2T
zVdG}E){7Eh9De*W!~A7B>hxFGW^hrS%rEWJwz>||R6phY1r#8f*{G>THp%dp*S+`h
zEN3D+L?%ZGLMm9+c_sC%?Q@LyXxf<oWL!dk%MV-3Y8&jDr{)1j3V?-b6ILPWAtY#i
zDnkI#D`rA+0?J@NBN8yaC1IxGklBc4<8bXv8t0*FygZA4z@Fgb?Wqm6K;O~l!jmMt
znz<HSAeI64G8^_@VWU#-P0gNBG|wGT5R~+G>c0{W+H|^$ganLL38@|d2U3trRJ>bA
z5$);GJZV}kF^*j-g|Fhgi@Zz8{fte5&@UAXQ65^*Pv^n^uNOKYSCJfIN>#7kO`*6M
z1q@h|hj!MF2X<)@<cJ<H$|(*jVrN|p@1mdp&Rt;i=H7u%@R*39pneLhHi;`vv3G!G
ziA0gZ)(7MD!Us@=adQelqU8gS8$>r?vEVlLS9w2TDfu8z@te;U>he-@yxIuCz!N=y
zKL)S?cjB7{vlgX*R}`3L=u8y1w;Y`z^<eT*QT$QETnrn)4v%k7Jb6aqVK0Ez2W;s-
zgJeXoV#}uphi&3oqU0W`+8W?6Ckza3)JoBRd5>895%_B-=hb%4<UM|eP#%l5ZcA>`
zy45Uh@_E!fHiEl`^6|REL7VXu+Mz|HjQ_{CsDY7dX#wWEE=`Z(0$0-Kr>{3(tF(4|
zjmOn>vD*_nVLud=XWG%WNNMzZ?+5oR|G?9>+OA8gv7f^gqtV`4Hou0?S=2LsjSj4R
z%MxWl+86Ky1qKPQoeMj;2sd?4diz?k7L2~sT)1QB!Dp^}O_)aD?STh)ax4Bqmiuy-
zd<O~Nn9&amoM>YO$G^p4*y0A&c$BcxW{b6UJMBJv==6!w{eU64?|Hf1@CLb}X7=7t
zx}@dlqYjdU*6G+`=MvacSlyK3*b@})-PFt%exJGgkVoDx@!~3Zj=y`n1sC_}wS=!<
zE|Mn;I*Q180mfXl$b?|wk^1E^m6nzb&2`k0x7M^Sfmsve3%Hs;1#a?^6x#%zrwauf
z9OP%bO3nxtL>p$E_EWqf^6W`PYG}>j4QcuwyV97k^HYaqqX1`)Rp0&mO=AO^#p+w9
zjrIv`qJ2=-hVZ=%*H=-K;gSb!QvatfWIg00d4lmG9#-E@r89a%bB72mo2+(MU~XK2
zKBVe$Z?GVQ_lgRctdqO9n|y32#_IrgkOJKy1*~C~3Pn&d>LGumvYvey$gY<K66EnI
z?Ii9y+GNe76Yg>b@i>@hOB*)=jQ?lcN~rwFLhhlMvDy`1?{&G%{ye4DYDa_iaUG&Z
zOLP`A3^fVtazvZ;sq~1m+*SJ7rnw`)yE9TRdR_C~FD1UW2CwII1@F!U53}=Lphoq5
zJimo};4$!2V<^JuLYhl5>E_KnwkjT}B)VINZK8xi^8((l>$q~JG44bp)|YgA)rUoc
z(L?izxR{bZ?}JwyW?{<lBULYYs0AJ_>(y#JIVFyArotjh)0U<l|LA`7vq&*YBJ`v0
zZLtr{&77$#!$oC@(==pXv$tr}+uc~kh;kwMbH<6o;Usgj2*$-ki^L;JN7FfIyO`or
z;V*yvYjT{u=0AGbUSaWAdwj=XbQpcIWii7)XkRx{b&t6@{lRguPR>_I;_=+&W0UU!
zXt-bCODLqjD(*jkqM7R-ZAnMu87zlgX?M2d-XP{h`Rj(ZsV<#9wfY*>5#}T@U#M})
zP0io^#unw1h_Jum8G(BPpM&saQIP;NIbH|OP|v|2$g{4cp&3GT>l3Yb9b~^ppl`X2
zhZG)oP!Ru(sq9vaBu@UIu%p#eF3_|jDMum9DCy--WgZm0Q|puWL^^#C(v>+h<h-9t
zg&`!)HmOJno%HIP+eLA+ob)%z?FPmq#db>l#UT&d%$mMjHt(3bVhXhej9Pfs&7|3m
z#<g<7f5#4fP9Ip|j1W@H`5v<8c<L#B?p9uJ`)*`YMadRvk`c{z_ANy9OI4Y6smGhs
zj#**B)z*P;iF7lXD-)NwJ&Fhtr<bRKMkMs*V?LVqnC~e}jq4fTw|)4d%sT$zJC7bB
z+mdsc@0Zm<NrsWwUvbUu8%B4d{(QD`?9%=lfk*ZP7)2C}_Z1q%3#Gn>C;9h%F8@iT
zKGEy|bqgCay=<;m-`1D|<zH45H(a|;wtHq~Z7~=B4S5NaIafd96KJ!3&nffm(Wh%}
zDs&RFTfX4$dZ%%GV_DPI2scwI7veKA^VLeLTWh@?y>5hxhem7C&E)(z9<}0ea)@51
z?O35|%oV1zX9_M@bq(peeGu2Ykt#jXu_qxE{7Ju9$<Q(^<HtyfG_mXFd<&&*6d9LU
zW+QZO^8V5*bl9usT?E#M@CM9=wJV;)7uOy6y5+aCvV}`f?Ba%K7;zv|h{>JhT9=dV
z!ze93VVS?6k1h;#Dz|i=zRkO1(Vc{7N%`CikKNIFBLt0ZXW|mQrn2EM)#F>sw!84`
zauOzj;H~tb@Ks^s`<=crkL&N~E>-Y<W32XcmF>IHRdJ2YD}}h9y<0|P$2{`}36BQk
z(Tu7;auhUiKjhZh;|gCeT*9<W4qcc=v>t8oU_2Nl%yCSg7g86enu6dyeQC$HwCrZ3
zf%^|A9UT<ce^hTrl?0B(xyv$ZX>^F<>Q2CA{s9>sQ4I>vW!^@FgEh^O{G4DzLKzr>
zsx&}4jFy>8-iMr+2R&(EI#%~ViMelp1r0C>B#`{`U%FP=p{{x>wW4_9M*Kjg00!=r
zB<8ipEJ*o>QHJGs^zlo<LU^LX(_RB8J%+5O#5%Oo7Fj#@6KA-Bn9O0B%i><dmli`Q
z*j5@ckMAF-5Xd8cX~3DJ(#(F_HZH%OA-}mbbCI>)90Pw0Q2;TItkBN#?qgjelAM*M
zqLLSJ-6)gR%^^8o^FJV%G1LNSev;VvvZQ|@AyV|HUV4;^&L+7%C1*AiJrXvruf}uZ
z0s8CzNp_zxJjrkEb#4}NyeXr^PnAEi%nUggwD7<Fs7aG~H9e+8TvVbE@mC`74_BCU
zeZ_+wDa}2+IJb!e))ec_R-^pdZ=Lv9u&%25x`Z>5G#N!1)v~_F7^;&nh02S$Ze~{%
zu4!<Pqa1l4Y{&mGS1XLJ<jR^?-IXSW2NxY5P}5I-QBH+;%v4oTZxos8QqQQ_ZqrH)
z^3^;{<N1NONG%jyc2{(dE4O2)_e633BQ=@HIV1p8_S$pQ>oLBL#fiasWQ*~k<wsG<
zjfiu>N}?+~riJ74_;PeX-s4lK?UV8J3o88}K4Wo@X-1W27iKbCa>07(Y12Fj-fYRl
zAJUdTEXIQs({m|fz4qt_mA`7kEfc{{J68M+yo75`lwye$IiPRTGE?KK)VF81UnC)7
z-HM?+GJk8!glT*DeDA!bn}p*Yy#bEc;3MDPihbST<*R!{s~VhMupU!DZzlmD-~+vp
zuYD*b_O?s}rp@=PLud9l@hF$qFiz4)wfe8ZYr8Vdwz6S^z96V{F0=e;=AU~SWd*PY
z)0itOj+@O)-(dxX8>88a27==}0*okyz{^%1JI>X#g6dMwh-J5IKC*H-7+O8;D)!~>
zD|1TGq%2`o`lvaQE$4?nc8%BDFE+C=T)x#f#NU*{&G&v=+@dD&#PAgifh3KNWYv6*
z0(1nYv6onS-AKQ0T(`fDGjMYfjuXCW3#sk~<9p}AMcA{LpobiGp0%8}yE0P*c}^bM
zaVq2~g;z(t?vXmU|H>Pq6G+dgFXhvj$8BE<;FQY*pp-XM84=VGaamy~2A;4Uu_aD7
zRd3XWQAQm%3yO}W`G9ph;7ss+a{+XB4-BtRr!c*{li=+wsHw*Y4u`Mf>T`g^h@N}A
zr#D>NT_BGzSa}m<-(z(JujCVxK+c&eV9P*&gNpk!XC#H*IR+3<9C?@jf41y}sRK87
zH=sBwV2NbkK*0&Sf=qN^0g;Cv#x)R$P>uwgipCC?{IV!H1TpyMyZZ$Y+z?RT$DWhj
zD=24(1}{E7oI`nEkXer9LB?WWCA%606y~~@f}-?=yo<|gZZL$cSH?mz#SoVtVC!%v
z9~wba8m3f;g+!Q;!t?;lXpB+plZ5?T7{ND7b*C4>y0|L%J(_jSpNyhyVJ*Od_8XdZ
ztvommrC<p4jl~dO4r(Ct6d3EXC}4R|=4}HZ{`ClBW>5q(k)yb)ECfXMb!j1$yFNih
zm~;|%B_uoZ!@@?AA!3qbo$Epv4Oh)9DSE@kAY+_5z*X)7zd<R>C4E;8Lg+`5V`CB^
z?Jn#B<bwhSp6z@nNPpo(<=>W>|MHaItU2-xNxJ-)KiM4La{k*EPC7A!85j!h#%P4>
z;!!pMhGsfA&ydZ~4_U&`o(O1Y31U%3YuZ^=K{eM5sby^)EBCWh&oV59UjE9ke9lkS
zS^RCaLG_v&f`fsr)W<k&I*`EJ%tj;`m2lg>T7D1Dr~;s$ukmhj12B#tQ;%Ot3%->H
zApK6b11cVOT|~7UhAwE5;<49EaLj;mV!>clAq7WvNBhV#za?l!eSxZu5|mnDkwbFb
zK%{^YS}R|3(8r;#QNBds&Gs@okm{g0>k@av_Z4p@t6Kg7J3V??%u&rbS}8yC#^;F!
z?32wPI=A~>kG?UC0o&;L(P}`mu{aF|yQu-wc@_JGkVfK?){mPsWf(&)5|WMJpSJ7l
z0}ira&RI9(xj*K_0Jh`8dyLxrO>}MEH1?(r90C6U$UJTV9tBW=Y?oYB%O+wVD5k9}
zX0$bu^07fv0XI~xq}~T40A$o9-1`Yuf~V`Ht9?i5<(fKT6laa}M+FI{6qr8NW_wRY
z>dhgpM#!z#i)HN1JPIJf7l~lo0+}1CU-nPxDG2^*NgDoHU&2e3Oh!kgveFcmc4<Mb
zI@PM=ka0pFlLZa3H#q1;E^l$UTtAfVup?Jhb?#iSnWHuALMnPIk=z4NVp|o9*siE3
zMhW(0pbK<VnG}{5`6saKv+Ro#;Sx<?x08i{PXyNu#uSwi9$p=+!;!U1FG`{Z0b{QQ
zXf>dEdm<OUI8txJb-!f3;dN)L*y3#bMUyWNKWBd3>>Gx!_h&*@<<SejFRmIMC*)Or
zC_^RqUuvznoV+|`@I@&I%W-n1dSNzt>;*jz93#drnBa(*(1Vh+AIcLpO#8pzKcxPt
zJ|mf2C1@PFGZzYdpg_Aoljt;f*9u@udA2Qqu^86>D)(Hi^4foZvZ6RK@WzyT$I@v`
z)p|4c66dQI`H_6_wlJOMq23^MO2WhR^>2zjv4g_=n>RFGB-bDjhsriO2bUUNi_ATJ
zTa+YVQX<QRJ&<00%)J9Wers~gx3FEtDTWnFxJLE<;?nVx22US2e}PFli@w2)rr4Y-
z*{vN}=dPF=g!EVII0hB3g09`K6g2#`fmkwzGyi*Zn)T)R0>;w1C$;Q7T@in2xw`P9
zGQ|={ipt|i<vi1ij)ViZo9f<xh>KhBWxu@PG^*ufy9ds^2hDj;8_X!L*+bejr72b$
z5S{->$><x(@MLY(oN3zLcnuymnWu?w*tiDX`v^-g+B*=-w4@vr<_JN9QE%DSn2t>j
zeKa>*?&jHSSUM?KX8f4RS~v1~E%yS9i<Ui@)QI%fS;0#c%DLzLU5l>C8BaB+N&h1H
zZb#}*X+qt#Rq=z8|A28%+}j=nSI>hnMZqAUkFAq`tm!K@#@|O?+W`=#RRxdg_-}*K
zt?z*kvIp%9JtLHU##d^<{(TPi&o4AxBOb)ub94%QI)lOHDF3BXuD*u`E+D9j)Kbw;
z9ISzZ1H+H7bhP|ou_lLCHu>K~@4jC+HMB)NVP6c3Q5r6+JpHQ-f6%Qu+;KlmV)-*G
z37H29rM&Q0ZyvDx;=N$G+4IBhH>lhSzF{UiMtnaj>pon$%rM22r&F`&B8pYiZhQFI
z`q4d>aW?zjjb6P1*bx4+NI4C=J+&CsbD50o7Wyyq*PLcP@Ls7GCIlsT?f)~ON2tz)
zXKnNfwiDze_#X%VfZqHo;TJ-sRYT9Htq}C!4OCIy^lc}x%&q8t+X9~hen&*<aq>;c
zEA4jJU>QQ@vbF5b-T07^U!YdK%7155OS$8Q<y!%d{gbw4YO#WfXV8DU!XLJArT={P
zS&CYDNNaKqC!>+EUw%n11--ws9HpNTJ%4i_d`Fz+jnZ9}r=1kIi2VEI)4c}Nbf3Yl
z!_Rf!w}ng_*1{`$j8EPK77-1po>=%7pBivlrrq)fBmMJ_U(5~4=kWen6BlgmD3sRM
znbfRu-LztCVCMP|UobdR$F9UZ6)DWcw#h<W&+yQ?aoFQ!<;s-7nTTuJlm7sS;U}{W
zpN7dy7XOSH*7K#KE4b?gR$i+BS3(79WJ%ZZBhUTFuxqD&VbhhP>n+N0j;j`WN_5rk
z&JP6d)_NCo)UMq!8Oq%IE06E^b8vmA(HYwC?$-FnCT-ZA8r?LRV7<I8UA6Iro9>@D
zV_;+y;@J&D-{y$eNY=q{%<;&bLMA<<a1C(1o8hWvN3+jLAGWuG8OW#;*7MedPVE?|
zwTmg!sd#m1*^Io`V(45qrhrJbZ;;ou90QOP>CJpzXa)B+$?uXVW<)FePa^K5kF0x(
zu9f3lfY{9>|2>rlu5lfg(rGHU!A`^&d%`^Rr9BO37YlSCgoE}s9)pr6!pVKmCX1@U
z94rNPe@$3>*jv#hPGb;Pg_wHX!v7+Q=5n-hkir#L&S_6-%e|tXb4xfEg<6GkSMS>=
zA0BPAYCPnno|}JNDj&xv_z1@q`)}c!L)Tu*Mw_asb5YBgYvK5+UQ*Imq|LFq=*KW2
zt&L9B`FY`I4o`#Z;*Up7uV*1z3Q`_V1?yYX$A6A?NKj&_CTeu<ySZ%VeeYND44o+_
z{^rn7O6kc&AV_sNMsm!5z5WBX-?S#lf`G_iF!=YA2h!Kat!(jE&o(iPSnj$YrnQJ0
za^w8Tf#YlB#ZqwU`JEJ%%-<LOxXUQVV%^Y|*#88dP|k#IHaUv?duwbl`c?mzOz~df
z{OZWXC`4<`*pLv3z=Y1TVJ@@_OI&lk0PP_3jLLNI=k>YV*_CLLl~b)lzU$&<>Mc)$
z0BD(>1ElHPWqc4C@5ZXT!bSO-!}7PG=CoZ4TbZt|R`uI(?CU%z#?f>3Jdj9B<m#%b
za_zou>>TCaRUZ5_Klzkj@&3jOHN_;<imWZWwsG!@+u1U!j8IXVVG>K}mBiBly2?$|
zD!R#;**n;^=g}DVWZbxvZ{gI|<7&CFTQCVxQ{FHlYmu-!9G~*%!IRiPJp<Z3lgz-B
z)x=0%Z7$A(41S+pi#%EVu;kI0KRUeC-0sp)cgFBfLA+|6RyQ1`t`MuGr!pi7N2OEm
zR6o6+cZ>KobT}fe)6+C;dh6Mu;x{u@1G$52K1UG<k0Kd!^*6@&)^ipaq7#4rKBAy@
zobd5ilv6XZ9cePERQw~=L9x|?{U6+fzMFPUP)ECjR^`+AbW_z@Tc;?v`a?fo63!Ts
z64s2e`O1LnddQ9-am`y~AHkE*c@i4zEkx<mzniAnJ=d=fEpVwds88f+fg9Q(&HLYp
z_jxkn1{&hR(rfR;3y3LSd@C^f8tK$;DdP!4{qWWp?&E6H4`sB;h{1wNhBT_qd5kel
z&fFYk!+1^Wk8RRgpA_fKp_IAXi5Ca=&Uo-2_>Xi?M)PPM^1x4T_}A(av5+E?Q?S0D
z^SgM4wV>Bx<!Bpx#C($;mL52L(xhcsz8N9)X<8>4iypu|;WB+tJ-!TUmCK?G0CqCJ
z3l_9~dp|dsgldPz91MEozTi?7jC0HTCdjsApPbCUCcfEsZ}3Hr4Z0qum6Ig%V5&4O
zykMe1;P*^cK$${%=~)ju1pY7ef@M=ovBc9Nd$lAn5$`=&Ot8J20ke8w94|vMyWx@a
zC6G<`>FvsH_m;my^YrOq;<B9Q!Y}XV?jrvU1n7o)%7vJ5cFewSb6GNfV?I`c8Ts<u
z#_(lft*3k_Vf0BQ{UXnqi%bV-5-Mu{`1<2g=|>!Y>&QFtHSq7*$vT>ybD^PduL?TK
zUU+TVtP^0A_bKXwhK<HlMH;|kelF6{-1!JnZI?CS0|z#FW^b<-E+Y4{g8StLeCOu=
zXi+K$oeVt-v6uHN634$j2dk^TfqVE+BfYt~FkLLd0x%RC%8D4lA`l7#fZ5kRDIiC|
z(7>|#E`r#^4F(Qwowkxy*m{uPaKw>>ea<R?G4RC^YvYp7L9U^<hAXK?0HOjxvtFB9
z!81x8<eiR#6LUjv{|z<LXqjyGO3JxDAj_RNks@2o?NJ5&Q=dfzwzBc^#^IVg11a9r
z`hb+I0^S6#`u!wN;RQb)FuPd&*B`V)Yyu25yg<S^K*CkC<|Gnz5@c?EXR^>-Zx4X?
zL$f_z?PUxruLiHNVJF*VO&h^$6O2(iw}n2SfPQHq0)@>`)CaaDHDI9O3UQPL?1rRp
z5{xtQ|4-g;JS6HED(;}j8o@4XBka9e9b6yphcpTKD#S#-rtGI=>T}aG{-GA@rH|l{
zGo-jo9!N#>akvK3p)>-GY~kn%*1C>=#)0+(7zss#4NWxQ^$ev$i4RKo7>$;3bJn-3
zEBL^wY2=(a_jA26Eo>#!A`!5W&(#_X>^2?@9!j3U;yre2PhWQ+C^0Aw(`XEJ0Q=Bc
zTVOH{wrCV3peq;oys0{1X}=Fl#`?$9L%sm*n%vH{qxi_0g03!e+$&DaCJH#s1nXBx
z89%spa7fCiNJFX^imhv(weWXULi$54f$8Mqe}iv+R`5g9l;=?li7{9#g=QD50G?SU
z{n7lHSv#WhuORU|LbTs`0v}UwbLu331ZRl>E-^C>V!MHVOuIr7W|zCNMa&s~?XTo<
z1skwlGl?T&6^l8(|3HFnb5;oNvz)t+aDO6!gMau`6Su8o`S;GS?{0j)?k(Yk{F!#-
zHbMDJFUmPb3Kz)lU2)O%NY3M8(iYnh{kC?GzJO`_j1{4B6+GjO7OH|Bl(eml<9=wA
zOj1c?@74H%GM+1}S0KE}It32GSLum-ru)!J;&K06!(B_Pr{!!Dz>REC48ou%Zs^r+
zgNE1^`as6k`h57J!rZoU8K9L54eKZpZ*V~>yx>fwyVp$}u&-FurLEwjz@i7h3-?*C
z$ovZ$_zJXX_~%WCC!ye8gk%(Rs>oz?2v7vQ+)E|iLAk5a>(4sG8w=lS1GFSsVLQ1V
zAi<SHfDFdOW-uWRvw%dbh9-E8aeya}N-?ExgF8zI_h){<4~$#JH-&qtw6lBd=dMDJ
za(FQ)26#rGY5Es!4hD@yIyuNp22%xR3f4F1D4zf*)#pLIn#o$Gi{&nmHBSxn)t@gP
zCO?l%hf#j3{Vsd&IA#-u=yThfeVZ2@ef3SV>s8d5cW6Q}Zf^Kb`u5i28s^`2{w>)b
zRTEmdxk9^#pEDnW`x%vQr`Fl7?wZ14M}No2@fLe;g~=kz)@9Aeg{FJ0nam35KDCXP
zq)@g|8`gqFWq#tWZPWCF-*4ND-M^LMVTfSpan;|k@VYi;|5{6v>#n|~zXDTn#rqET
z_dC0Ahuy`!;?5j@it)4Yg8DkZ+3pFE9DCuT)EPekk2|a`^UpE9wo`iakm2V~LgE1j
zYp|DfNM@F$zfkw@LMy)Zh8GPyZx|nlPI+A@f<~J&zr59J@z3WsWNu1_=#>^*H|-26
zE#c>%Ri}S^+BULhrPJ&9QP=5>XkXxJt3dG^r4>Z9ph;>~|C$a~iz4!IeGwcOgJ1Dd
zD~zGN<EfLi#JF@=QIwKmHbd-eLrPz5xIMwPm>@Uw*;3m}LX)`@gEc_0t%XF4R4YhR
zCwkch1(jGCd@X|9cXT&v2e{*H0?B_B_+E-$+bI{_*s!3U8f2+wJ#->cmWLRI)ZJ<9
zst=F<8E>3sbGEhQ{ZLLM!3reL@AQbolxAbFG)q?kFUR8Zd|bVpybnid96lJZqaS~`
z(5R|PhYk5$sy9A==Q@Gwta3<@>?A_N)`CkuJ*VShcB`ETegCI7wmaG9QoG7?L;tfi
z*Tw1c^S34MN`le}cf|rt7U??vdQ#-bpzT=~vcio=O)PZ76zDs~6m<w(%O(b@7E>>p
zBl}?I$&X|63Gke;Jyt6>0qL?{2eqM1=}RMz9G}od7yYA~o)GgdcW8+?zq^zX&Xd{w
z&|*-<*`04_?GZCjG@kzXpHB~Ft{7=ZO5gNz$jY%vx>R{7^)0np=W0_An)P}zk6i0=
zduG6E-mr5y(;4`{%)g0X`<+A8^q3A4-xZ^e#fYVU`)p-pS9*`Ez9lgz%|5#f^dw^q
z82i!QW6EU?HXL0WEEWjf;T8Kyi*#(WayI}UZnC+bsh<YKAHEGZ)~0h8X?{7zzH|@1
zPg=L;e3xVSW8&qR=#q)MFd+*XjyUR*`rUw8VDQzIPj3(Z+0%`_4V0ofCbG6A<2`}S
zK8pG@x%`zaDqV-S_{pv(V=aGZ=+_t_JXmxEY**?Rl{x1Lmj$^oAh^I)E+oEyd@Vyi
z{WovvFT(FCs_9<s-j$_2;&R`HnUh^CTuiCG>4tQ0nS2vF>0#dA{4_E_CQ|svYtbBD
z@G1-ED)W6J;Rgu6-Cj8P&KIFP<B<H9wtQu6UPQ#H&Q>Ce3f909cA*@Jnd3Vx5L7B9
zcUNpUu$5Wxp28D9J&XI03s4g;CAV4QMh)Jpi~Q!b=YCu3t2XzNm~o<P;FkZc{5Qw<
zjV?Yjqr{;_`0(%H54pG%^JVpiuDZ(8?-GA5ImY4)(9%)2s|aPm4BPuTG&2)N_oiB@
zn-=s3sH1u=n_W?&D=vgPD_=AYPgXFF2iHrj%O+`lo9OP=7)uF<EfOjfqlBrgAKt*7
zYQ?_%QvB6Jfg)gWqI&*Yu(EN|!pZOl)e_Cdmu;ppQ@CG?%6bnKoDpC%B%57c%4<U`
z>YwE!I5S5o7aKi<n~QkW;imRMsr<Mm;mg$4i3);;eJ%8(y9)nDSNf()-2Ce^O)vRE
zpWambv+N*t(V1WK#P5wXb<N<XSaFaX{@1VhYMYw3eP&>C?0$vipn~$#()NLA4c^N&
z!wi#(p*IH5RAd*-p?T%SYQ-h-k2_3V#INr(#(ee=?$EX?<8ljXRfI%Bgf(_ZO8>!~
zr;|>P3@%B~!|A?#XRFkcn7l88lPN4oT&*F8-!f=SXcA5}Lu=p)(8b87Z|^baBE8?;
z^g1$&iD;9vb{o{5K99>2(feK1`4#h`{b`l{-Es84yuQIatrr~~NOky58|NR<1aGC%
z9Yq_%p>juOmx45qX&RF}Qgy+xdem1T+C8#Myh5S-ZG$wa92Zz|s36o90}c$KC&O=_
z-jBoq0H(Rn+kL94Ec<2f)C<=1*A9IY;c8S)U?tKvctVZEPw9NMmv&LAfUP4J>P3NN
zo4Tt-lDgxi^B*w1PF5v=Ohd>)_M1Kq1_8<o7>KHI;9-4#`*z?$BDRBPCy!%qB85>R
zfHmr2s$`N}3@XIB8Dk>hVM3l7a%tr9NWq$fi?1Qtr09bZ4S<WPxgWCGSv0)tJmoGZ
z@hxMWkCM8$5BX3}l|F@j4Rozez+-P}Du9KM*;RClfpnFVak2BCY2!W-(KnDIq~=@;
z@@}!jZj266sXd~f@jYwN5ti*JH{pG@KQ}mZVi_9BvVX7LX((x$U}cz7aMB}B2@h+d
z#j32T>waDw`)9_h>!1UNlQMPO?(q+jO#qn{{M$W;AAusmF)TcZqa*KZCvnsIh<l1f
zI{(bPW0rl<?{N9pbk9KhJiBCEuq&{1n3Hl>tO9Q0o6wA-+m{w&qwHtCB0s3})6sjm
zxfi2#JvQ0o>f#-IF{E!@ZAjEElE%WtXb?WsY|9*we|5<|ELM0_>YVUmeam1n>af7Q
z6CBtVF1nHseSw~j0jZORJh*)-Hk+<odjQ#|x1%qF;=d|{rR69T(r$s%sR>IYxw1<z
zmFcL!ehj39drb|vxZuS59ViVKDFZY1m#rvVJVT5!a;}QfzhN@bxy~Us5P5=T+d>n&
z#RTcq=k|_GzV11H{wqM+%b@HGhJOqxpSGG|CCBiuf;Z)SkBSn)r*J8y6tN^AxktgL
z4^&nnNs8p=9lQtxRKS9X)u=Tsg+JsN+U8twSg45(><5TrYF^iYaL4YAq++cwnI3}T
zSQP7jK%->GnV|T|003YWT~AK5?j$%v3(D^8WrwkY53jJl=32lPDX_n#Mb&4db2COQ
z{-PS#X@hdi#z<;0@klvS8d8Ag&eNf$UUi=N*9Te9EX0Nm8p;Yu?o+A)JcAankl4eO
z44OVgO{w>r@<xOV5ZB$b3a@N|u|_1LPRB`zEZF5i_yDu_|1U6L>9@8I#khWK6idqD
zHe^yTWa1nGAYmCpS?;8fWVmrSqoM$$6^wIBy>d`q)IB4YdXZ7|o0#StUI-br@D4Gz
zp9Mw02kY9T!U%^2!2%GNC~jzPh!K$w*`p9g^MEJD)7d;ktZgjbj*X|TAi?(l)MT--
z_aUU>u}ma1uz8rTo%tT5k*k_}iuYK68B@06&z@7Ea$l~m4`4aHaDrL%`+2$W1OetO
z2jwoT>-c&y-eqeBOYf)X!rtcw<Egm)4lM6anP_vz1k9N_XPgVLEk+QAMDfW=)i<{#
z{Hd|GKq4YpkHht^H=08*rw(*_wdTtWK*;#VXU2<I7hpq&iS-pn4m)QRr(6tR1scME
zIUjIe<Gfvf8v`f)6;_vxnI*&Y*?NOwY%G8`^<a1D(nBgcJM!pEtql+2thrRwcJoz4
zf>#gV<NeKp8)2LC<v$?aWXnh^#H8ML&M_9VVWO(RzV|wwH*vN<a8R!BUe#BYDp|WN
zRG2|ezG_3vl5OxX7>_hAMoDmL_x>64J#&*dHOt&W-csTDQOK32CD!-(iY1pkr<kGu
zz-E%+9hj-2a+2<ED4}INH5V+vW(!Q>US;SD$e*yA8S9FZ_p@l!#ChRq!ta!R;#Gvq
zNtBMhMOx3osu+Hqdab#pUrpI-4>3lwWl@Ji3{{IaI*4~NB01`(9ufo;7HjnHBWz_o
z{?d|TK9|;sAYiev7}Vu(Kk>OM0nePdbYhv(qo7l`YUE8*PGzN3$PxhKC*WPE^ZztJ
z-e-{hpW;q_w*+oF41flAShyEqQ3@;6E}mv@0J8;QwrY+ED1M}Z3C{ZMHAJuCwqQvl
zTRYpf3ydFtGycThkU+y+lu~v&4CRcO#SjQZY8OU7_zsR*0HQ_osG=uOXtADc0)%aG
zqYRZ^?@%4U6@EnnRwjm=P8=+E)8H-Y(=&Ch@q`5ei6|%dp1xo&dQpc^14Fs6(Sz3%
zjcD7&0)Ez?sJWw+JcY`Z)gK?#<9<Q+vtS@5j@N4<;qn1UE%W4N6a;S8I+p>`dxI0H
z0o;LJ242lX3%B#FUMw$+I^4S;Lx5-HT%h?Nm*Q5hH<B~8=eVy`v+c%<2O(b3j$yw+
z+Jt}kJGRvT#Z`EcIB@_AE=d_CV^8pelXlNyA^(ueDwjp@DP3dSGR<Cz@fHVw_cQ_|
zU)}rNxuvfi8IMH2I`qowEqIA8H)T4f&Wo6jB4juIPOlGG>xG<C1>WQYA$LXu52c}#
zyeX@~dA?)o`6Gy)Bs6g^psfCTwb1dU`vcr*o0s(T>7-)1m+OJKQ4h>$p3#Wq4L)+8
zk}mzl)f!IpM1`q?HJ{Go*gf&IXM2yX%hk!1rv3e-Wy?mJlvU4RK%;O)S!n##l?7?`
zyUmbw{QO<(GH{qThaF&U&4x+uACF5@He|}bQ_;yyU#(KqY+e04ajh=Zw#N4EB{5z}
zfuCW63M71W=z??oz)}r;|KxY}s|Fgd=e7n0!RtI~I}A-1IH`v7GWyF2F`736_^-0$
zOtsYTPN@pz!yu^j6S|$;3}Pk6rpxN}DE3=bF{2wwj*}nFw4XrKE@!mTh04uD{4zcc
zQpfN9T{-!9-;=}(%`iWQv|%jN%g(OZOfYwdE~HKyjV*RtxyuJ@+H_SaXcqDn7vCJN
zyZJ`odN#C3TIT45&{0~xSCV`Hi(!UuP{UiSZzd+~iQ-=0)rvsa*p`~@6Iw7-K?YyZ
zg=Zdjh7anXT+=*`Oeo|<>gXDnq;r~OroD5mU5Rj!N}lKASJmIBSPB>$YqJ;3`=0rs
z$Da?QILo!$%{25N`ZWjXN9E_YX}--yQ%S%%#<cMYD(UZkz-Q%;R-^9uxI<9`>i+=K
zW>Ot;{n+bdXy98*NvK7tQ9=C6>8jKC=fm#Ls^Tfhfr`a%%)qYNaLoBauy^~{eSOVS
zetk<v;Y*$J;uA>9a^>b=;e?tUvzbpXR*f1*-}HZ)W9X(?x<DRYEh?P(gnsV+VqJ7(
zQE^c7C`FQ<2^CPGoYs@?$N$M;uAx>gvP%J1Gj~PD0W=K2>Wid4DppfJJz?zN`zHLA
zAH%85{m<4xsbHc~Q~^wfe{*?Rg3Nb$C&I`GE}FM#NE{ez=ji-e>~wmKS+%-D(-$#Q
zPL;!zR}IiWf^&PEI^S?rhl9|kONQyDklKt)gUnRJuOk24lYb!JsC)fuFHnB-QiY`3
zzH%1n>wL~R!V7(#f{olq^aQdAPgo}*#L0YA!wm%4$o8!(#Qy-O@-ewQzD+$U^$HG*
z%x=TZo_^d;hb&y>FVYr2n0Q(-^!H*szXR(uL~XPddj2Rc;%(YBZJ%eQjw#{^&mD13
z(M>ZuPM<Xy_ABlWXDqCZ{G7l2WH9^n{qme;cK1olv3Ky(&euT!D#j}C8><UDK2yHT
z<I%ST{s|H29SII=Pg5IKk2L*6t1Trf21N!R4SPJP|Cn9-*y*Eqy<a7pVGw~?5h<Oz
zU>PSj!e>r;-<`YNdy|Kaa?T-N?g0ZSrXWQue%ZKCrmz`Asw@*8A~6`n7Wp?V>syaH
z#|l+ujoUUqjeae44PzrxG+160%(pD@^xZF)Rj-u2UPyPAwM6=^oaei==yqsG6^MMn
zo1DBBP)}Hx2w(M`xnf1ez<omM4$B5|?`n?55VyS-wG+Q4*c=e0zpsf87L@sqO+WoT
zbRcG77@w`ria@d{9f&<v6jYtF4eN6Q0C*U|zMiopDe@A*k9AJVo)IZExH}hU@{Sio
zpFz<!>-zRuumX;vY4dV9j6TSFK3VDqZVFL*yJ~n5^E3c3hP;RVA4O*$&-DJk@y`sy
zVWZY*GEAJ9IvujIv1Ph(vzRg6962SFn^Q7Nm}s*~Icp}AcGgVH=p5agqvDj)RE*AX
z)8?pzmSIUqhTPQe_x}Fbqd(Go_IbZw*Xz2T7a8&yX2LcB@)5<WPb4_?SR@Vb?Kb*5
z2rN)mjvi!%9V&GgD*L<4l#AW;h#B<xwbW3jwEtrh-gJuubeaQXZGf+)CpBxR%nvIr
zf?mH6Z!kJx*#w&kuhA~CB4BMU!lbot&r_22ZS+3m;y{`94;KaN7MPDkLC)fBe)&z`
zej_L{k6zNm*}8V`&c}cT#ucT0AEZfD@B-8Di4gNVBx#lB!4feQ2HYAoJ3u>d?DcdV
zzio3|B2F(3IDld#?c3p>*$JB`42P`nqj7G*g(l>Usrn{DKC3F#l)iIEWUa1l|EuQ@
zBKL2NIUQAXp@D}$+)qi4@Im&t$DE~%y-gcvxN-Z81$C~Pcfmci0jnzxw@yoXxvkVL
z|ERk3eG=6%|C7Q-^LG;O8(0C=t1GJL#WzxxIK|Y|hq3M{z#LZT$%S&i8XX~Sa%qv_
zq_~gf#!N@7QepJHqSM9Hbxv3$sl{{esQzvk_nB3|)@gec`gaB|yE{@Vz5)j(U8)iz
zGqVstr`@-ewUXv)X*1<Cs`tihHAYFC@TUikgsD1I1lWsSk@a88O~h)OyG=Vos2v2w
z0lbyfP7H|*EW<~CJGW}nEiy82EHu5nYo@Ao$LbNHzK`4BOfKYPVz3cswfgsXh?kmW
zYkG}WcsiM7XmL8As|!6B;PpUwwU)sSd7r!+8_(K~u@M-$>fG}<U(pf5{JW4b((8X-
z(9fEsi1e`_Q~nJ69bT)um7HkXiKhY>IA(;{wRPx9LyN2JXbG&S1-F_6lmPdDaS3bJ
zmqZfqh<gtzq>ZMP#~+6J-d>F4K2o5oSS{;(3(_I`&Oi?HHC*nIt|+HLKW|K9PlexJ
zxE;9Jli_b#c{Hzal$U4IKSNWHx=h6iM3JV6j4B(>1;TuzebSq(J8DtRkY@{&%If7J
zpIZ2Lg{w<I3NXza%K*$Jd}^9m^`&6#j70OO4szXtk=sAOc3%s~Uc-Xo0hDU1q4Kuu
zQ&W}<8Au_?OyI8Y>8jM7Zmz@*=S9O17ksX3qEA$#npCvtPg!$7Q-5@poZB!KY9A<5
z<n$UFWRO+;nK*P4hv72={-EXcU2$2nz4#I;3gO(xwe}>>FNSZ-a+O2SE0u1?#ZOYA
z%ye5?fJfGEhyFgW_2GZSz-KwhFBeL{{rvTxR9ljYM)h!W%;r<`=c<Jd)p|(n@UR=!
zwN~KRdgV@w5qAxT8D^}nP)OoP)ea4vp>S*I-~ZW3{%7NnZ@qp!*KcDz>>JQOL|}E`
zJ170oWuU<o2?rNbAs#)^$)aPsjf9AhaG^)yV#J(Y3?*VE1tL)X!vKv2W7HL><Ik>X
zK<4*g$PtibHCj#T{2B2h=8SZ<31<;NwEr3Y<I#Y$u)9#YCh#)DzRJxb*wK9{Zc*bg
za^;XEO`oWZyFV+lyy+sEKu8==cWs||_TN<9L?QaF;sqynQqLTZ4R$f|1ZGXeM$_<u
z-?v}-t@(JJv-|zFm$szX?4=y{&F^nKxg4t!hM~{x>%aBS54mVmn?<78jg0l!Ek<zO
zXK~;ut>PJi-LKhIYm5wf7Z|eG4WIja$iKfs39T%A+T%LxDwQB--RyQ#T{mQ@ID$XD
zAmRZk2zgO$(Cd*il9{`Kr$JLi&>481@^)*E7obud;Ggu7NDW1`kaOX$tTD|S5FqwG
z=Fc_%!0FkMK1g+*sa+crX!cYh<Y>0sxIeY^@cSo}oEoE*A~dhu{~i7nZW0IP&7|OF
zS8j0ooI}YO{7xd=w!PX&kYYSDD@&CD;zb4D(<R<bdqVNUzkFBYc`*I0Fd9BJ@JHb3
zWU5gdt9e5h!LclkE1RAQak-2&d~q|1eNt*WtO0G-7F05DAE`ylBj*u*QK=aC%NU07
z;liyw?Px5#TUzQgCN1fxx)(-+U|3GX<pnzDv=3x~YI5GVny8{ALa&v>Oq$3X%lykR
zrRR*qF*k`@vvp5vstL|10L0&DX77lUB!zE-{TQH_Pto>4By4xkZWTLxMFy;}mAj6d
z7s%P(zD!BlJ2~8)mW2i1n*n}7=27q>X3wOZUc<RfQi0~UF2{-v3*bykF$@+^$6u<A
z0RQ$bM3!V!uRI4J%r+`?tE;Uu*p%Slww*cSUI%?o*gfg_;5@rZW;ZftSao%1WjX4n
zxdp_`s^{mvZpaB2x_;hdAkX2q&~7S9NQklM@`7W`r30gh{-2Jp*Xr+OskFhX{<B%(
z{vq0Xo4=oqk$n5R<(Ln<ahBFineg(*fB(_+UBs5Hd%rmdz$pPN@z(0TJ(ZS|*LPlc
za_o@k<%dAl#817Yx=@Ggt0}X;#H|~_-B?jkb}z%z*z<kn+~Qu_tjcy<B9qs{Yhi3j
zJAERq@8N}RP$509+p}_S$h-7%yN=wVCl+OOZv{IokXvq%V^V#-mbUkYQgq9&AOpN<
z|1NyI3+#pZo?*ax{f1(&XHBS;V>i=ozIF<;p<j9waoj2?ug}?6K+<x)tUsV1z5O5|
z#(CfV?3G-YaavA$i~HMEyNMP=_+7?}f&6nDl~yzD7}tA<&F`OyEB#wegiKd@AGDTl
ztjj&($45<VY#*yX?elKRY5%W#Lax2iI+RU)e&PET9lsQg<3^tL8S_#_39!fW!;h4W
z?O!qcP#6_FS^rPb@MVS_ZfR++Jo8{n-v$SVhEQ57=_)U-aZ`o~?$oQ!NlD=W&w`Pg
zb(IhNeDcChkN<duv$fqe=2-hn!|$$VGdMrl6Q)@u5gf0&V%3_EmBIFR^L`0n*#G$I
z>N$U9e<l!S?0>%W;$e8!?*q{-pqo-1@c3z?l40~I>_GX|8{?H*-!`C5^<KPJirygq
zdKdw?YfDG|*cTi;5x2KMVa0ra>poGG5~7A^c>&qdvbx&C<}2Iw`i7V3UmmG+#lpBg
z$j84D-yC0y^u{}ut!*+>GZg=<{P)`4i0cwz;A7>zhi8xlz++{<xj*X+HurAlJC5_d
z_PJUYJ8q0MG7B?$Z=T(SW&IdaODpx=705pNxGMR-hd-$Uw${miuN&Q=V3CNw+a8M-
zi2R9jH=j4^E2_z!4R)0Q&J~AkuiyOED<f)Epsjn-&iBF%%2y-q1Jc6HV@FeO1O&g^
zl=HKE$;FaAd~@p17x%{j&D&h!O+NhgV;}<kW%L;Ngt&fB)wd_Zf82hT6q|K4cX!Oa
zppM|VUDewC|FXNxPCu3x(s~^2j(rElm=(H(7e^1%E!tl>WHWz#@ZYtrGw9QYzI85M
zf7)q(-3vqoc2C&3y3s$?r)o7nr))6IIh*{znrOInxuu;}FP_ZV^6mE#1vv%UOV3U_
z(ZA2*<WTVZyr2(R3aRQ%^?FG^tNrLSpJq3Tp(M7BG|Q}EZObMQbn(?#i)W+#Uu=46
zpkL|cd<T7<hcVfRq(}eGaTutD7W_Ix*XKpDx{q+}+Ke;iWbh(!w034NZwvRO46$X~
z7fx&$(cXRgvta;W`9)#@nQoCj%w}>I{Kv$pVI{iz1nr}ZFqy@a=oS3dI2{toW;#q#
zhjRlYt65Vj$0!J<bP?7+#l(6|6^H~5*^7~xPJeJfH_&gEbLeY!u6(*}+hTg9E$(DB
zoHiM*p(L$_zf8DG7H)z$(qhP$vb!(140BI|#iEh9y$LxDQ1jsZ8d!rK$E4|<Zzdn8
z6xJ(8&T&qnq4UJ9qmkSgUhz~=0~V&7qC@dRVr#9BHe0LSB=}lC-RT+hc~z|4eP_zj
znl#=UFnzjkB6$4rXJ_EghGS0F?4L@&_I&XOjJojk<J=AF%Gb5>YT>>$>5#LVdzRzH
zfUO^!YtOfBwr>3(j;|+L7Wnr{8f~kbCEZqLshL$uXVc4~^ePuJ@bN^YAcwLPob)Qc
zY{Iuc_$I=M9UjG<N&l#}8jRKiMr*PySXhw{Gwhqr<Nzow>1q0q*z2?ALR%}|QlN8o
zwx6K|U{-hu4KLp2H{mB#91JcbUULv^mg)BXv(-f3Kl`c<6<)cCr!E8}BAkWzzyXKr
zqV9YImc45kT+m^UET}JaXy}@EyhHu4-wzb8P~t*k7ok>KEm9TplrpxV5<{r0!=X>e
z?aeCo@(T{+cZ;bWHpTqBB&A?lUABKzSBE1HtBt4uL4*&V@LT|a<C1Lve)B@hx=owh
zTxK!zatv@#wCyJ~w~!OY#R2e)n^|%=FPM8`yv6Uj#z*3iq;v>O-e3e1Xh$VMN^m&o
z?Z-|7<;N1FMziA_3^O4q`>^^ZxHVgPdQI9b1uJOl{9U(ky3+T%{bGMnRU9FXJX8XE
zBLgN6m~oK+lpJAmPYij6V#u)~q|1yye7e%%Y6tcRcO|jI<j*&Rm0fk~d}fUcpv*C#
z@Y6LfKFK)G2g{J~^46kO(;x--hi`R97;UUNA_=7Utx4G$_qrf=6XJ9o<c7`G@YadF
zipK^e2>V1xl?$LiJT;%|*{$YuLz$+6f>hh6l)*eM(oAP625ql11qYz1?NB5T)Z<-N
zq<RW?dqjD}8{u~>|B;@nt2`ky_t8ecXDkaC0VJ7$xY+F!Tv;<EPJEv=MMoHMEw$Z&
z%s`g}bi&O<h%AmnmMOH^8gsz^fmKcDHrs*M-Oc1}?AP*uuO*ge7f5rJ$L)AyeR&P*
zN?1jbQSM4m?S}>sAZV1ky0;`1Cd2071A$t%5Jqu}FjszYBNw%pDM(|~Z&!0k9YjGP
zC)sk=!JzBElxXx&vA%tHjsC9e)a7x>?5gLxdcLgxwRdLj<g9%QbaG#R#qIr8^>>uJ
z9R{mQ{<_$<YDd=64bSr0stsRL9+$x~BeEP1asm?k2A)Ya`k-VtT#_8((8p?9hX$s@
zgF0_uV3&QFt}caR5k*ZPbkZ7(SSY6@hE6>oSx|hIEVi5MiA9fab<T?s<+E8zS8@)%
zW_RiNqedr%r@d&Ae_5j(>0x(qma~VCRbsu;!cyFh{3LI5qJ|e2Y<sZ!`x%?pw-+`0
zzuOgq+ytRvwkZhs)~n+IL8l}qlpRh-Coqs+E#4nzdHBwo+XNUn8SP>9Mv$Qh7GND8
z^hf^K3X#hnvgjxK9|V}SdUZ44W+to#%k)J~_wNc!D|)&p6q>Lw4JIv$6HVxJ(<H7|
zhIi46PY#iEeP#3y@oaJGcfoC#t=DQHMFur%vrU_bo0gM&Ak3&t>%M|5(ZE*bd2l`@
zQ~M>r(e%s7ev!o6sLGz|D0GAUPSv7hRlav#8;|D6yl>*!e7*(^T{US+#YgLb5rr`F
z2dii?Qf36E%W5bRZ=9~82|jHKBg{Dk-VMl#le$4vE23bFi3idj{lSz3&{Z{)p#e{<
zih2q}C#zEygsdPFiV1x3Q(AU}<k;{hIx7g{rhmkNe&(9`sw+re@K|^k=V;b3)opTw
z(N7D07wsNn*CdfTt(=aY?CRxyr)+cilI)#AwfF7bSL#~fQ2+0xAlKqH0yG=5_vN01
z^RJKRPZlmY-&%THzY<Q=-@m(QvUmN1BYB4h?9y$W{YsAo&{m<P?N@vG671f{tV3ie
z`!ka-h^xyOd)tA>z>X*!2V+myMTM>o+5YJj)qMQZk*4`y)%(|Fu6L_hto(Oice8Ok
zXASq2vg7OTjz{<Yc5TaZ^R>ND;1ax0U5dK^dwCuegSNPE<m2i1UQ+1Jxer<K-%?NC
z;0cKfd+KuXM!2tk-a^@N^t7CFidAD={y49!y&2xqbNXj_J?(4Tu|X#J-=w`$k6(2O
z7q;OiWbf0Iv0LbjnY(vhOy3IV|LsyBHV&-6_F|@l$>06jK7o!-E2|ss^3H!O&cjFE
zyXe)v(6jr@$IDeO`wua)r@9O`XXk#4)2Ppo_UJ@EdyD_;!#nT3%xrpnbm-CBZysXr
z{_FhCymn>t2GynmmdFQ8Ko$O}(&M$}W6hIeDc64XzWO42Q}6zrCzk0UneGnrX>qT1
zl1|wtqr6vQ)5la}KLz{!K<0O^Nf<cF^(?35m%Ydd{njY&9eZ56WUu(a%kig|UrXM;
zr4Um0fZjEpbiEwzGSfw<g16GM*%8zKy$Sz)mC0OqSD{5xRbl@<&o7^n552wS3A~Ow
zqi6N5i@h%fD2Z)@RaoRTcZW@XzJIolwkxsndxAa1?iWnqe<pOo1FFaO*TX+tzbQ%4
z)e_}LYjsV#p8l78FRCK+Xwh!MXX`_;yQk)Nn*O&+h-U36ZBS}ay=8AQmlh-c(&W%0
zWq;Y2F|)KM(7$0Ez3+!{Qe*dJD0KEj*CyA9u$l$umsFPWU6SMI!6>Fi!U%}`ntnCt
z_o}?TSg|ONDVXjcZ2V4dTWe~hlVo>$QWwgQ*Vt23#y)9Jt){5ME+{Q5w`?MWy7y%E
zP}yErX(<j1ie$-g<q9-xMLNkAT8vacG5Uh!^rI)N#_7ZjW)mT%n<NImQcD;XRjbey
zj{zs(*doISR@%qW6(mDGpYX##Hp=%E`rHrcHvX+m6*ooI;Z9U!+9#>re3Y4;{5pfs
zh|!0qmz(hVDfXZ!9y`QEU~r3T4%wB%3ra5SwSSK=c0duw$EhozQ;#BinA~?sumuE(
zlJw+uwUe2$y=MAuQ*vw&*5PxtAGW~yEIk+@$J^>EzD6Pu_KmU`k(aby8PR~5<fxC?
z1^C#6wKaDgFmPeK4v4_aH_oVOb`fX#Z6>Ux`|BF2oCPae+?)%r88@t-zbHs04Kr7M
z7kED^^FyHR1n>)HwzUK-d*^1>{x9K_`>NV05CLdOC#w0a6rvmpxix$vwE_uY!-r4F
ze$$H7@0b!X%JfVZZgG0oawNoM6~w%~!BkF!I9ujec_Jr5U1bU(J)3D~Uu&5-Hbwsm
zrqxvTM8Fnqc0`QR+uV{TT}D#YScpUYIX8J1fq!;65#gf7sK_@n6^{N38tiZm#g~DK
z&8jj>)oS9Mlbn0c5-A-nO&(y08&}V3O;U23ZV-;@8Wk(w++9Z?e%$H2+@Olu_Qvmi
zG8TZ&1Cstn*{IU$vCNWTa61VXA+yzjSW((543@P^5`h7SHocAVmqm)l!*p3XaTyP_
zHjhz<3w%YPP|TMkXx5&i{xX=FTk_k*jt+Zhh>PZZW^fq(2(--`vITT;QU8b*u8P9s
z4K&KqC?-xq6}f;Zz_J6jC)CJhRLNBD2Et^$WM1A0t1^O1eL0%wX;mFLMo=Eob2MuL
z_zj^fIrbAOii+$`YU>vgt3CaFbKIOo_-%7tO~#gaxh2pwe`7U_FYWng8b<SfriM27
ztqH-ZMZT$9OX7+^`>(5Hk*RV8RX?r!gkS52fBKDAQ~)tmYLVvIa)WEZHj>WotS?uV
z;TXl9$@7UlJ1)pY3#qD+UeWnGGw{I@7+;M1pP0tsFg%shO2r9^XAo?@vIrFR`PPn#
z2VX5R@0@F{7NvPg6Cvyua1N=tS?fD}yR$*Mia0S?Ou5rnBFIZ5s(KhEtj5DB?oZ=~
z^{b3;Y|rzOaC$z%@4Lja)!cP(2*PWZAF5HU*S==Swr55$vY+#WNt@hYfi%yeKvn^Q
zz7v8tnjr1s5lI-a0|zgnwp}2#W2zh4bZU9J?w<SVcc>Hz!*~a~Cst^9h-LXZJRv|a
zntZ>gu(xu@I>-q-t-eCYD`7xM%v#`5otGC%uc4BmQcldQ!ls3Qs!j?ENkGGl^G8S+
zqV~n+o41#IPhhk!g7IXV=+1jy-%NKV!vEa(4A~3+cS&WB0KGnucn12k_5VSXu`>$=
z3Nmcj@5w}%e`8TF&aHi_Ailz=Hs(P=t!+%@U9Xf`QtWT{5#_n~$;f-p8~L7FuR6@y
z+MRE++^5F0oUmAx%OKiL=7a`q8lmE15?DiJN*6BHS}{WyYCa!ZH77Iq4u-2ej40eb
z6-qjO3xv&{8W5tattHQ|lq5*Hjnc!VjYHz?s4|Dua$;T>HZ_!R@8qpGb(sYzz!^g3
z*4Gx7M{^7{pJ3}3#Azdu4x?POm-BIBew%h~ZRMf6nH0pjs(w3L><<z6E$0?9WM=y(
z&vlU_FLbZSSuj+W_M6QU(MIO$r2v$|JEwm0Sj7(|;b85ZN&98?sYKZ&6plr;f>QLi
z6mmj>q<CWcmq}o}0hLlld3(IxzihAmmNYyQQDYepxXLcg6EqaS{js`+TEzNGSs&aT
zByd$z(AD$-aSZWOmDKRqR1JV%%Ciu=BOsWW*YpksTi{NFxmudR3l1#}N@f-Jqxn>r
z%0;(%<+Zw5;wop<6??DnUGqEy&W4KoUe$ZWB9h&sp}IKWo2fF>RlavX|Eu;M5j}59
z$pV5o{q!~5Dm$sql6rNsv(#<aFsun`Unp#XXbP7_^(JmmYi_g!Oi!t`<y*o)nd%w=
z3_8&oN)|!O?rtxzk_1x;d;Xnu)wh#Anxcj_3jWMxV}5JWGmi$PA1#JdNTOKne16Y>
zo_~8s5}9xbW3XpaSHOAO@2poTI3XAN*MusuajrexaEPpbR2OvdlL*MY=M%D5woTC*
z2eXm&N@jbP0vjR33c0iLm{itm2jMob4mgBD<d56aC&E`=Znwv4hmW;}Ma5Y?6%Lj_
zl@jk;AgAL`HUK6AS}M_Cxm7SVcLV>v@w^VLdBN-0w59(yRd_+xGhUIv0^0iyb!s|D
zfdTlcO_AVT1#@pogiba)G<F09btb$1^weXVZuLpf4c~p?i2cm2hSh-e_@A-&0p9}5
zsgbjg8zM_5?a>uASM~1#$kHree?ODbEHgk~39?fS;|1F<KAZ&}jx$!v$fVD%TT9*y
z^(QH{?1gT)=p!p=AhUvQ-bD*JrShXefRwc@?W})`F;4=F`5J3(QE7*tge5sr2?y7l
zFnT1vecS;2Q!R*_CWwlvwpPwu6}(}+x}xh}N+7ModzFpf!*Q@3I+u|k&OkRWSY$Yh
zcH*3iop^9~Z)w&f1s`wAKqc>3Qc=dZmF`a#nJx^>3ZJDOK~rILWLo@N|7LqPh<Fef
zNzn12Hm<RD;jyI#)|t7eLCNu?gPh|u8|Utk?9*qRbm(7R-zF&T<(4Q@+nN39Mcv2h
zTLYb-sDew$?zTKWK&ZT#=sF7UszGA~i97g3EzVecR}_OYHzd~MzPO)Rd(RUbJ4(sd
z&1Ub}VFxg9>Iz|=_)U0=8<`n>v0h0HtD^)H^@9~w<>O%($Idbo$$p{cmzepnFjqn=
z1lY|U4hkrNG_P=w2$Mbfr+cNyL|A|iGkCd%q~!<MnetEwLVitkt(M)zF@ILP{0`<n
z!kePe@#g~xiYa)oz^^XAw~)pnJIrFnB{M<hh=AEDguR<_+#s(zqM_Bhnn>1|kuc2)
zqTQXb;N@*1r$A#HVg0UoHdW<t?$;mIzbFb8B$sdJ(}C|=Q|F25C_mm=QdAF2X1Z>1
z^zx0YDpw&2t<4R8X^_Pykc=dlOT?)H!7OI1fDr_ZivEFgz-&|yLuTg7YGJzHPP-rY
zTK|0h&(1_d%{bM{FH@c8rL1U3DUX8bXRD0)Q;u>sd(U36xqgA!1daD{vD9@!vu5<Q
zz)!Ljhz6ON<kXV_>%(Ds+Op&0B07300`s;jDs?0k*oQs|#NqR`5Z1_)R9y@%EYm8v
zo69ZwwVD`=_T<pjwKGL(iCtoga~h=uw?-oJwcu#)u|f{q2n|ByYC%)`6U;D!ZZ=f_
zYgchRFMq9vKEX)Ds)^wDsJB5r(o8gWo0V;|tu~^#D7Ysr5hgn%%&LX84Xdr$o#1><
zgDvB^GaYb#7Y#K|wa1&K9`MH=xwI|KSKCb@F4uzM;bLHZSHtTKGRp*Mecb4*EdHTK
zmz>}LhHngD70QrqurM|qqjxANLy+Wf&_-&_<GQWqODXuLhcmGnx(7^VtkMC-S7(@>
zjv&E7phO4*=UC;4u|s~rCDZq)-jZ9<!v9uyZe#6K{zcjOy(h-nCz2a~glmm7#7fMn
zi>MG*^QgRT%N4)xA%c)2Mj%W}kgOp80V<CNN|b(UAd))hPYq*IcUKj2jN106TEO-n
zn+ha?0_^uzh&r5nii&*Q1~NTJQ!66&MAcRUbhXxbZm}moURco;PDNo_*<qk=6dB;w
z4&eB=Jf2PWyzs2MKlx)mXKYmU!rmn9uUG5gx2BJ9eYZCT{`-q0J`R}T?ifY>wmz;q
z!|!c)Mdyzaz2o;pU(#U9A1vk2Rrsr`Z|-e<2Sx5U+jj%BIFy!^wv)ko@cH8jyS>t|
zQxR*{o@_qSYPJyI$E5E*a)ItMqxx7lUGwH=Pwfq4&~noA+pqHmvMhWoOo>)c-TX4X
zJO2(3!?>BZW)jC~xrh6Rn0NRGRO631wcNLzKMEn8vtTK5hnw96Kx2T7ZI8M6Tr%Hf
zs3Oh&a}wlwwn4b^C+cfO=UO)R#0i7^uK6N}#7>VySej)5_H-0grj?dW>=Nze@jCHW
za~j$pPPb9YKbFYV#UTgkg!+Qq;OOG!>X~|Q1%!y6t!eCTVEW&e?s^ly<<>u-t9o|q
z%%z}C6JV{>7wq`{nULS)eX?aZW9agh5gr`sHhwY!sEMNe-Qf?uk<3;%;P_H-!rEP;
zqg;)oXKGXjl1$l`IBEDBPw$0&1nc1#VxucR^i)w7qR#j4BuwEGVpkJH_y{8}YI-JZ
zTXt+x6}L}Bz&^#z04E}NN1qX5GAPO0{IQWKDq{xR|DV*%mLT(~@ax**KB>R4!5}k9
zMX|(ZxF52{BCKiU2crZRe+PmRR`D|gYp#||cKT>|3vB6|I*{Do39U8CT32))A&Aj%
zaZ4F;OVrzL3+TM3CDMF?&xDs>QCA#n>Kbz2L+nH(Lka)FFr(!SQeT^bB;2s%+u5oB
z%A-<<d<VRK?gpq%W{yYLe45wQ1-d@-aD$?`uuiYfV7!rl$j-BypuCzC4FqX^{cW8v
z$utbK$bV`M#FjI|oxT(Lf_Knu9T{2Q`X0sLh=DafjBrM4eYzB)WbMYyyxY0n^8Nw0
zoys;cM^k21371125X#nB{8MFOEHZRM;QHp~uO}XP*b<<&+>nb3NL;!&F;`s+JFgRa
zgJ}-43*M|73p0in2^{JlvsLRPic#fQ0TkgW@)E=|%;7Hxo?2E1jub82kA{p;Z~H``
zny>5Q;t{c(Wni5p?GG^|;v%!><sUMuuDA@x6_`JkNER8e2OFrMSr|1~h1qc0CnD7f
z@~{W(+deacC6YYPg4i#*uDc+CgD`z8n9~uoX^oq0+h2EW?HTdIca4XbHd+p(`mBin
zi~PYaNtJnEsFr`<062n9veKgtSBIqeKU;%c=cOl(Tth9wI0me~9UqkILs`7mAenuY
zUJ-Sm%A45YvHHf6#RcUc3PSZ(FD^!=kc`1kyRts^+H3oZxYq7q{UHC@a5wzm_eJA0
z5@a(L6lg3RsP#_Gy(%*|*NcS=)&njm$?0N+(}T88Q6UNvA3RV_EA(?O9_ye%N+tSf
z3p6`ETTN;<&MldqtxAVjtvg+CdpgY~#&_{L1CwLZNeZ1nSSgm-D;X$%8nvq<h?8Kb
z$bCnEnlGuQ6{xloRg_HCTdIy|=pd}6X0O@fh=<gcakumV*(aw$HU#+a7nzMNGcAN1
zU0;czdR;!eg>Y%_|0<gZPv*gMK){};wf>a6F(W=*QM;Dwz?rL-Vk{V$z?+ZsWn#3z
zA8^!Ww&uU{qz*S1EW>G`d9K>)#88P;Ix2qY+9!rRxtZC4*QVkNGP|N8Qmf`=uwaC+
zzH0di|8oy5Q&D``I06Pb_>N@B+t*7X;4MzSNalt_SdT6m^YPg)Nj_o-%fEy#c*PV9
zN8EYuDUR{=SFIDNZY(#k`@{qLEV~uF!rH3b;6uUO=TA6rb;+k7_;@&fCS4~F@*Nem
z%%b1Ur};9oQ}F@dp{|1O-{23&F*fZN=n21bfSX*Bt|y!ed31smfed_fH{hCS4yWg#
z<&X%8aFzCOkFDcUhZ*2iwQ|NH`lNF~QYTd}-$<-75~89~$xH+-)pqQ4FV|ioLZ&9^
z-+ZiI;g3dwU$E(;v5;_4K+*>&Dmg8)YSY1FQ=bTUPlT`mjM3gCxgO#mlQ4(U{AggX
z!>tJ<VE@Ew3T9Q&Ow5EUnc<;wxGph`wCO)l4PbWsu!t=MF|a^Cnwh><fkY7;lQ$aW
zBze8~JJfA_F~X(;vYOcTkrT7@oZpVNxdg65{zDR<1of{xK}1a}7_N&Y9A@K0H<PNr
ziO=fvWjKMe_0+2Q4ony4XIAqN*KV;pCyA<6^QNfE_#a#eIwibU1mjKZ62ze)@HcJE
zSY}{|x=4D>4Hmp0G;snz7*Z!Eyr<g;`S(C=n1g|jo0ZQIAi=M^*$Kw&=HZzC@?g;p
z=PJ`d>vS>f(3Em~5Blx-vCseQ`_(dYy!ZEWon~vrF@9rI^i|uAjj5p!d{Bf(H<<F3
zpidH_Ob2l+XXWU8Q|_84e8K4T!@B#u)y{Xfjpcb#ZFIIWDSNPFzG{k!P#3$Xg;zU_
z9UgO0$<c-m+<`1Y13~~~sEL+cm<5hlP<UKU<GWiyK@G1%(@i*%BN7y*D%OKjOkFiH
zv?=?=_jR{DJ;~+cKZOjN%(a5mtlxj0!`k?`CQD>9+$fhh7EzPBIu&DVcpvIvC6|a;
z%dWK@<jYRMk1u0XcbV&yR9CyNkD}twpK3Xpy7fR)(ir#k1<V1~RM385YFPAQ#O>BQ
z&qQ?7w6Hi~$<qjQ`~*N0r*1+EDG$1{5O9Sp0frCfLS#<Q(br|4f?e;rZTR5TdOGSj
zF6Vz5LbKIBNTkQZ=gTCr!{g$_J^yTEcRv4;h@A|74Se+#&Tv<W`ZB}ZzM;M9kf@Pt
z0Aq7P@jt8<z;8-0c0AghYKp2Ox(inL2)+_x{<y?B334J&u?g3OV2>36huHk~dHDt}
zLC*Uas8IzAWKvP#Ai%_?X;YxW*2<0E3D^XAPyogg7>Hb`(bk~^==ZFp{v*<$!;an*
zy8EVWm(0gCFPTPENbjsbD@v<VEM$Uod27}v*P7q%`Uu@^uAJm(3J07W3<X(j0Cs~w
z{pF>szDHj@tq@G0dx4JS29u{M;T<Hi^{P78!GpORX0e4Qkn@k}@40V*1#iaNQi!wF
zo{j?mErUT1Rd8MXqUf6f9iuoxN)3#ASjb^wV}wtL<4i+yP5CIvnHOUEDHDF5076=W
z+(tOYek|*VJ=I8LBN#TKMjI3+&90Q3+LxFPJoLzZr-$>Q_D+i1Atfc0@^unrt1m#*
zwz8<!qSSvDEl%xfw(lZqlncK&)bpKqUA8ilLz=Oc&BY_QOa8S&pCjUcy+s0sG1chd
z*GQ9vzdqtm7ST|)z~r>!pUdrUsVxByy`3d7k;5~>|AU@^N<T?FxGL<%v0v0w+sv%U
zN_kwRvqgxLT%~1SBcacYAslSP{Q<I}+Sx|r8+rAcUY>PJ>5(Y51JWnL<^u73wz|O<
zSjepC`%fmi@cDxI7Ed!vGyUDI{+}ccKn6LBlkg@&I~_?{P4{q|5CEQEk5N@AoqNGD
z*d70H(wNzrW==BYu1>US&<<x*|4lc;D5nDGAHnpd8nHwM0aH|E#`itU3y+6qo#lH-
zdk~U>Ur%O&^fmRVb=YZ+NHPrXlJ5xE$DF3xT<&}7@Hfzk9qIqsMz_ISG3|<#8YxT7
zHSVP6c+y>O`hH9@^<GJB?qrEUg_XDcyTca2#<8ND$!txt9hYDxC~m;AHRz8X)z?}1
ztvRYD8mIUrvINR6>XkOC2nA__$_QZ+SJzun3>E&{laDa16n$&V`QO>z3DrU_$8cOE
zdv|NvrcD(0XK6$NB+L!%=d2Mp3`|EndgRa0Spg##zhx60hS*yFR>WEe|6$;3z4DCZ
zbl2w|nT?QLAV`%7meyPmQUFrkxaGYWb{?&1L+hHmqM2qUbf5I9GZtyVlvej`S;oT3
z@?@d&WsE&uFNqV&&|2o-?~7YJKH~i!^Ij7mE}%j-Lk_yTo`39PFM<jd0t`16$P7Z7
z28MCGdW1dQmOAoccn>@LoL0h$ND%s3#1KzZOSGDN+RyP?p^Ry*Onaq(Ywl5!`1Xz9
zsVfn{%GF#)O~KEOCG#z$td#7?qge!HP&?^EQpTY_U#fo~0l}e}thR9?BSSrIH@nv1
zh-hJOdxx(e&6~5AWSmhQkoG9*1b;+VET#qsGP04gPHn1ccO1t?e0l@aiI96Zc9Otk
zn5Wdq*C9<&=+>h`3ea|sy#k)a+1g+g`ro&7D`Zyta-uQvr7il+BNYMbw+iFpn^4i=
zbm<2QxSXZriIJ<xY}$StXU%2fILYGZwc^6#QHhRTFxtb7sBo$ZS^1_{vUP0gvl_X#
zUwtcNRMaXFuv>|;LVaH;Z&)YCkyqeh?pwA#>Xai!bgPWE1U77T>jW+Z92T{;r@AO7
z(XSM;;s)$=BMpfp5W7q6P-eeS1?QS@r1fu~IOrDC8-0#Q0ClhjQW)zEvQ$6Xb`2Sc
zf8rD@Gwat%dvNn`!mh`&qi13;@h7T0RgDhyHoWrA5-uiAj$eAHh6TYD+xvd))D+TS
zIyv;ozsg8p(^q-e6;xc$YLsB+1u`=A=>dtB-FNMN@w;pWf_$X>4RG8A+WSP@9upMx
zmO#M>sGAc%#IrKawQX6SZ4t1$*;R3uU<7(*=4ElWLExWJ>5z|+!`J7L(179%t=oEt
zC-tHZpBTNyFPiEVSth7?W<E1vKuWI4m{*|W5FUXcRyVx!UD8}=AG*5Uno5BBmlYVf
z@iF5B1&3<d31;JOS`#t&F?uJkuo4`vyj+Ulbptw_)`JCVc+?_}6wgVQ8IQd#_^DAg
zt3W;DV*J-#5m=<c*Ij(b9;ce2K+3PMt54!%7%JhS?pm6eIW;B0|5%Frw-G>~0&g3t
zjDK5O#D952ie1@^{V!HQa_lVeVi&hv*Z#-^kLh#~fA{rVn)F)oV+TqSHx8|7N9*3K
z<AMGjTmq)X@pf(d6oZH;qFSon2Iqwl9?=jq2-3!u2$R5?eW3={*kW`|$Wo!pT3LNu
zEXR_Qp-`+>4pma1uFWn#>b90ZA6TI{fjA3OUBqi2;;s+Ljb1dUl80yevy27BZFB4X
zdiA%yDJ^Q@-wjpRFK+O9WHYxF6_NBRj!Si}Bb@3eK07s;XnAtw^K4Yq9TYOP!S?&U
zJlP5v|NgBer?*sWeC~-eaYe-{TacuDupx7;=vzxh`LB*A=48W`{4Q6*^CzpdmpFO?
zw9MxTxE?H;d4w4pF01$&uuv9*WQ~u7knyBN3#wD+P%xtDoBK&AU%qtMI!iqThKh17
zRX@nJo6qtS$>KVi4RVVu(yW?R)8H-w%<bq#A91R0$ztUG3r7KC0;c~P42^37P+(R=
zdO$?I`Wo)LLRb4*{&&P-&25O0X>UTj_FH==8%(>{jh^Ct?Jjq0*Kyb6TjZz+d=VQM
zNVt2~iVB}`ZA?cdUWl^}q<TqCRG)JvVl5a;=Vc~DoXpu-pdm7sYoFBG*9yP!=<@I5
zy0-RiwzKbN(J<a?uQmuhTY+pXxaq$<hS(N%6RO(4;$~7n8@S^$aMi8-V6tvPmQcWo
zj&}f}l4y%C6&%BuL%a`3fd|~3L{IfZ!q-f_Yi}9qbwi9p3I8nac|!~okm%<|0)mMd
zSidr~BdpG#(d!%10<sJWZpCd*@gUdwQdRoek`<96U-h@x;oQj8lmJQxMCn<zAqRgR
ziCSA!_)k00Q2krXiFTPe+z9D2D#oPrg*v?pqkpbKfJ+kaiI}_h>(-TcKVz$Uf1NLh
z>lIIM{cUx(!Es?yHal09N)KwQuKou5ku@H1f(br<hixC(#Y(xADg@RQWp{31`MpO_
z+&h#h*Jb>H-#Pr5VWUm>_DfAZbJe2Yqn1NFBkf9Y?yi+HsqTcOrzZ>@!S{=V<<dmh
z*{?CA@!s-vTO_lp@bGg3PHpeJXkQ=dFxAH4clMAY&lESm3*?;VVua9;0+&$SfpZS2
zIhx)T9;6?&pd|TQ>~moET?&AVd^5VXQ&oRxKYEr&B_1tQgmJvTbx_<)GGp{xf;-r&
zzoUx=McC?0qWoE@D)b33H?Vkx(=yYW_Q9k!GLxTb4g%FXF5dms-n_On!*dLDT(OAS
zIKo36LFG!Myz4hj&F+R{$_XnqcYpA0ta&p!JS;3(zE;6?L4u3e5|8-?%ie};^t)*C
zBV)e9g5`*5lR;oAADit`OEO8e!*kWeZS#8cCw~SKp)M=3yQxPI*Gh8Vbsg&1a^R(k
z@-C#*8SpAwjPp`WDPzwD0-533;xBk+ezOkr(dca_1}{g0Vm)-3?|Jww+K=?T!V<`R
zB-oXxTeTt1w(B4*9(PQc(y!5&2tkU|>{X1{c=#o6_-pj1G}M8+Hm;d~lf9z+itTce
zV+p3c;*a0GK8rE%=1w=GwM0<E^pWE*RE)80uADSXg@k01rGQ=I4WT-({CzqqIP4!@
zFVE_iwN-I>0LxO~+-i=Cl-~}<vByJTf6w`5$d$m)HY(n<7g|zJwu5ejq*>KHylU#?
z)}DWtm2tKTojVFN8hp$dGk-iI$&j7;N7^XI9RvF+F?2Ctzpaw+b=gK*YO_EO06>v9
zTTU+;lp;MG_@fUs8^%Ljod+eJ^@~!shV$o4{U?*yq8xT8Q9llvVzpr7QAFzUqs0{z
zq5csVYTmqQ@;!UzfaD{)z--}8P+fz=OPMsYS+)W1upD7?Rz>qFF6=E4RCK@&Icrh>
zYR)e@B%ROH-;$H9143c38x`VA$1ULccdj$D79v@?ePa>ks=iJ{*e4ASJC238WXNJ<
zTwvECrZ;1Uc+F^=QeEA8Zh!nRTwRu$&5JnK8CKEhzBYKMI0imh9<AvN3J*Cz_XITv
zF9_!X%#AhO=elmyId8-i7uMmlwZP^ApJ`buNpTi4Dr-i6&GYJE7i`C-MNStaq||Gl
z4rjD@qKLpM6G{Gvgw>V|TU<cVJtHh@^@b|A%5u}`HRcmkoHrP4Av-(vAa9<%tMCe?
zeHq{IJ}@kqN_Ke2rU8j6R^-tM${z49WhT13Oj0evc1l|RFSEH>U+re(4VQjxt)x=Y
zDDFQZVF1}5l3@QpZM%;6^@OE^`OvR<Bm|#k3Qm)%6`Ai69Wx#9uXKu$(5c>Hi1;Kj
z`$DwCT_@YI5NO5zB9J$6=Yu9}LeBx8cuk{aRtp5huiPa?+(q!pqr5&9av+p8$!Jyu
z8~~MMFb1Ey!fykh`8B2>Iq;2?`}G9!YKuKG(cTSat}ob~;_uff5~ziexUB}5le4tc
zIKQ}ny>)f*XO0FMka|*^!~W6CC?=F`Ro@h~EmM;H=M!O&)*=d^U8A7zp65cJZaWr0
z7eVv#F`)r4W=Lr0VH&Ghk&Zz>@0J>n;IVA#lDm-$>j={wZXZB-K{?%>(n#zYiNJyx
z#V0(*?!E*x`kBA*qh;!9#=}%i>tWFq+y7Erd}8gZBM7cWr#ttSMgEpYL@Onqhy*@S
zUxy>1D{&SOQ?NUWI?fc)lf9woJ}&Ny2{C?tG><gaD_~KP7(x|RL)GD!e@fOsNlX1e
z?TWOKUadHn9sZmX*T=OJ=z8V9D8fS!c~&Gd__WNty(8dF2CytXD-MB^x~dax=((%T
zQQL0r-M>(gO42K6?{5a%4xcdG4BPM5kd_54b`wrMQ^GHqx8g~-KUsZc=u}hMEMWJ{
zI=Mexmcib;KPAC8t!(|@y3(ubV5>NQKDf}njvI_iQ8~(SMq%zgCpvbRSqW2-JA*#Z
zZtfEi;p(eir!me#9|nAW_)C9IPEtc>aI=fPZZmRKP?xh}R$=w;mcmYv1u2@-leTp)
zoGi&nik^tJ<RbBB*piQKkk$QSP|Bb_cWNWc&_O!iirh9=bKBgc@EbK3$~asYJyeAq
zhP97}AU2?&HL1sbPxWu{Kwo-#>(HV)#sK8p*OV5I+b(f;J#1g|CFwHkicE(dfijik
zqDk9sq^gyfBis@G{uJt{#FNig)p-=%uR)Ac5jd>gRaRv?row7=dB%ior#l~KUIL6>
zq^r6tH#{$EYF8(<qIs$(0<t=%<EcxyBr+;2D%K;mer`_;D8F;c8AF-u$BMIz4Mt`E
z2W>GM;;#B7W>J3^PeD82VF1#Gf_NaTv4+8kIDvgG0*#AQV5a$$gd}wlM}NIoDGWsn
zyUaU-ZD;>TqkXn!X(q%KwTO-QlT}Ivj@I?9sVENVHTSgp#n({0M58HfgDVJ-M}O5y
zfn~u(j2ljxeDE!9b`^4<?!6VXtHB|gadJl5^L#!~?%6t`lQ?#A*X?yq;V_=08h^z9
za!Hagr}*}@>L?44Y)$s#5^mS-ck-tsZ}AOsuBHx2_m3Fo4V;%jc~ob(fQdPj|LAzs
z$w?}fo9x{=<nI`k3>BGw1BhI=+g;diR;?kW?iF#=d8@dNUvC%_(%!SXXCnBQ^_c3^
zTjOFgr@5KJWGHdzl|iw>yqRRbDe-jaIktoy^qB~+At;j$mami0&6O?QCmoaYe<yt&
zC=N3F>kc3kx98P=3>b+;95DP*SOTcdl5Wr1#|e$q_qH2l+1KhIF5VHg-BOsPzYF=M
zY#LB;4!L6NYv1xB%Ah4Ch5f(o2-Dko-fKyZZ2Cn}%jQPL6LpEn0$1-$fLL8>@m}2h
zTgm>SZS&(10%$KNPdxwSt<)DrceO;Pf55wRk#kQBoY77z!Bf+(lc;a4Z?RdmzRUIg
zT_?vaoNOj6^L4RgF}#5_39I<j80+B~;@`^B%*wX4OSoQiMh15DSKN0z_!O&vgMaU%
zyA=i5jgTl~Hd$Rqnb$HAgn~^9A$!3B%6t;PlwRF_t(?Y*!J;~^{$StY@$Cj!16z6*
z7i-qCef2lZx+WUQ73go5yi}ZIh|X#wjb6E<ldnZ)0GF;&gFS^K-sbUe&OYgL8#xvP
z{xfB!?E09KRrWa#y3KJgYD!Rx5w-~*9|9;8CTnAO{X-HRpioXw&ok}r@H@zt_8lp^
zc-d7W$G4fDfzKbhBLudvXF$ZJF6<>P151;+a`uLi_uE!43G+g0j+HZae-S^puq+Mf
zX5_B~%YXBQ92QmQaIMCboB-eh!Ow~ZB_6Bgo_|LK#;L0i<m{nqkAYl4x00+mPJcw(
z{v-w&CSU!H)%Q!C_<w|~-b%l$ok5;Em6@G`5;fMLzG^}*h%LtPyD%NF*zfH84>XPS
zn>dEijsR=Q&{LSOBzgn<WAjv)?zp`>fx?@hcdo8J9kub>HAr)n`kDwR+b%1Ja>zQT
zreR+Iaq4w%72~AfWX(soC70DFN5G}h`pIu?FTPSCh}B!)^1)p#raZbkb+5+WT%Kw}
zk6bw@fmwKkPeL(;kE;esY$r1-Zd=#%h0WB^MsAa8?^`#S;`66aoKS8v*k;7gy@E(C
zf>?<{$|~6Id`ipz%-(j=@gnL{WJI;uRJoq2ba-?2hx@cGrEy(RNY9BN6A0wxLIVoC
zv5UE@Hf9>@<N*rH?ekMq3jy3gAq5i2w4sLf_75*!2h9h?Y{5ASgSrTl4VW=1RG!T6
z@Df;15dhH_vVug8(2bD3B*}(345MkO2^l!`5w;MB=*mC=?I-OVNse$&BUOKm93g|N
zsL(^vcOCw-rDdLbf-U%l^d!x5-=U%z#{42+G&!lei697p%GH2rp8{!L1G^yP)RPy4
z*)QPe%l^6>(>i#~x91FOw&u^vM2vG&(29zQ&+3(3_HMSOR}x!&)<C;S*f}{at{_nr
zf@Nf)A%`*<s>}lMw-vtCiwa@ZNlf=IGCW>=EkU9<P>M$o#RS5FFLv-c;eyPB6s@tn
z=hj7-JJdq;k84}5!SFXIS895zqid66eyWmuOnR!v$Ph3QN5j=o#xCTsI)aF%T+8PI
zsoNq0e1RDa%Sm*fHHfGPP(x*Af+zV!A<#e}hRSq=BNE8MAA}(apzvqqQHbq9O<=Gp
zfxyGqt;y%0{1+H-RyQyx8i|1e5R6^`E%Eb5?>M5|wI^0E$y9T(XG$Gu%#i$QFMfoy
zp#}01;Q?vpWNp|$jU>K289F~ps3iJ5D*;;$kn^;+Q}aF*(UpkhYz?rMK^y5r`G>@=
zw^Xp!<0gR5nsMrbms${aE9$_doSje*)Z$8hUSKz3|9_B$F|+(E>E^EJ|AUxLSS;Xa
zjHg`KO=e5>+TX%bKaagApBbk<@B1zFecf3cP~I7V2WP}*gEla}41V71=2EM~<)+8F
zxImn^0<hr+5}Z#;fYGELTihq{_^r7eOv0&^e1X6wywNvkfz@p@PCwP~-CxpD+s^LF
zOGtWl1Z-7MPGzycMqCmTcgcM73XeAr4Yf#f=g)V*e-m@~wz-n>CF#s$s;7t(cQ<I?
zCSJEdi01()L~1?PMVr#KoyT|(BW*C$9^7za+w@rYZIk<l&%XnV4)jesiH(Y28f}f>
z2u^8dIx`ixzJ3u^4{l!@-}0oDbxv=?DB0os_Ub>`^{KFGI5KirASi%6iAQEBCN_A!
zAv`HP5}VT?GY|athEF^@BnE^1id9$iNh}2!)z-90GAIlPwg}cQMjW@4NzI6a6}ygg
zVX8lRz@|DNzmpgwlI`!Zkxoy_d>8l#t(n<E($zt0<5HX3H#?oaBCT&0D&Ya14NCx8
zxqxXN57EicJTAz2-`Q}|fQCM3vkeMwbkE40!F&=dkT{tL#S&F@X2HfQC^gQ*41k;7
z*{K75T^<k(?e3@hl@bNn5!MaHycQ@xXIvci(xcMv1k-VnFR+{jabuz@0UGj^*z_>1
z<4DW3yV%9uU=%;pFe@`R#Yl(5pH&AInkT{_=%fI~kbr0;?7>N33#5svK*tvB5>Q{E
zFt9hTjP>tI@llJahQDqT=O-SoLu?2GkM`L=C{6f`1oGF&b|Mz(m6r(j+eVThDts{s
z2!eW{69T^|Is$jgq33z?)}}<*N{e87PGr8br70_%SKMk!$?oBfpo}fkW!r6q+U%7P
zL?TmyWruI|R1#a0-n}j{%4!8$h6WXzjw{lruNRNRaZ~Y6xfP8nn$hE9|Ew%-31M>s
zX8>|1#z6TqA|C-K7ntsNHP9U^9ex|^s=%s)OQN|xkw>2fY|82yp{|IxMvaI69Yi8k
zg-l>IO4}IDNg3RBIAc7tL_~EArw`n1b9GN9(IW+M_HIVh|AQVtks@nG#@ZWs%_vGX
z^Lp&f0J;^l??iLk_*hUdBDJj=v2kCK(j{FX+9EXv$>?wU|0ynrW(z*Ld&Bmv?2c@7
z-|1n@sK^gtmKlH=iGBN5G5xR$xE3Wnam7>z_VD|UNRT78@R6Z1#YRepk%MvqGZC@F
zj45rbZtV1IRv2020kIVFRAH)^pG5e0=KYMj0r@0=uPi?W-%;+a|D(L~eAmAmt-50#
zzyx8xoI40o88{as-yS!MiZ%e?-L#)_hic*9ml{ahK{93)U`rW0&6`KL4xsfNSQFNn
zkN1^0{wjz}dE<G&0HI3a?%%{4As0yR6XUK}_-fkha&mwH?Rjg`WLhP~Or;A^{cER|
z=mj8EZ!D6Lj<R@S0Ei~GDap($CR~+ism8L2HxUd?0!u@-dd_%A5X0{)(Mq%bv%Js+
zMxpW7YcC)=T0PZb;(W7g`wKXNl4RERstPkJKcda}--G;v)G$2kfWIXoYK4Y7_rmCI
zF#UqsbRpE)GJe*mB(;$QVs#gU*m8R5x=iH<QVn*34O|hKu>k*SbaYsdVOwpgN6g5L
zEv<bcVm=Mj7<uHz;s*i-Igwd*FAERgw|}bx{HKO49Pl6bT}e&^s40R>o6rQg-t>GS
zW;}IM9aL9R0NsJ}@u5&^fJR9S&YB%ZYgJ(*p(V?eh~nNeOaamWjkww;I**J6ct8ph
z4DRD;cSxX12}{m=hfMmV>!3WyboC>GC6$i9>3QGp>kSt1c=-046IJP7>!BO6n_J8D
z1yqC!Uj>3>g;;*G+!-^~f!p!J`~_f@KZ~fHy}q+A$@(pAwgrv_-P49NJBRv8<8!v!
zaN%}N1f={1RFijBI*)cDwL5A3VB?!lLOl9kqD?<jyV@l|Blk#qa3gX_1|Yid{0-(U
zK|wg3-1~UP2j2)FiRM?p*NM$0dYElmQR?Yyo(Rg98d!T5qEUrjww$Q`VGu4SF9J#3
z&3;B*0)J_!#PR#T;Hdz=4F!xncq9*4{rS%h5TwW;VGPwb?JzoF$+?YLtq5Qy;!BQ{
z1rnWkbh5s@lWQGw|8KT9bG$2riNb>OkMaK$oqJr;XaB~(90WDROxi$EF<gpk<*5Qi
zMO}(c0S~R_e9TjMcshurDVBjOZI1AOE^|bfAlhb!J+^dZX(gzoI3X)DM{1!tGZVAS
z`u*<x(I3^TUS?nJ@BR5)*Y&=_C+XG!yyHtP@^oWogkHMuj7}H}8&yy>@8Z~S&@rHW
zDn~XF1?6afVgS-HG&>u~5sp_bO-L~j1JDKx#rI9F1y-o)-1rZ{wg+;HrGr(-3qEEt
z^k}=0#zy8!ekNfNLvQ7|<ep-7;Q+#(H+6WP-km0^c{ZIDX+X@;F%UvJED=V7#fkw~
z)oc(HIXGm*C6(YOkB~#T(4>H_1ZTau*Ra%_U|Sws(pAoZN;07h5<(7{PU%5f1L6XT
z&${ZIWP0gIkwX|$86NSloSmDQ*Na0EKt2sF;#Nh%D9UcYJP3Qn_#DisG)`YbI8|=m
zh>R8v>F4x7szBKEL>3M}MB~g-^X}xufyjta%0yiOJ|GjmQJqN;n0m;BA@n_Z8SD)J
ziU2e*UNIdGz-R~Q+JqQQQd@@TFNtJaARy#gZ$I0$jw8G3awk6ABNN_@>vld%;@Q0)
zZal~?%6n1Ipvv*ge~z|l1FvfS`-87{+C}U9&oi>$9Q#uIkg+>m)6gZieT0F!s0bRS
z)(uZs?X(X2p>)h5vAAt2MK2N#>@F*T8DELpTVQ>Jw4B+I#;COxcs92pp}<AVxrV-`
zgh+&xi0K^b@RH#?4TTmby~x}}10eZ_3L~1f!eN--JCO`_>nQ1Wg){Z(XDkB-%~e*H
z)o5Sn*Bg~s&S=T@vkI8jmp?VByVmNSCd#<v3w<`mAb3cPTOHQ^<{)O~kavsLzsi!A
zCfk6T5EmB~LI%JUIIF#378>k{{F1vBds;n92wq)?O0ppNGymMcI3|foYN7zwXsVy-
zCE2j9eR70PqIyJ3Q<N@8FEgk!tkEzSo-|yK3C-68(=9%yVQMaVLin!P5I{31;e8ky
z+bht5qn$D(1!}U?Sij4tN^0XTej0!nIHyK=^F3%)W&yf|CQ0>Kw`IU~;$sDpVUZmk
zz;x9al7soH&({DYIlS1wN3kK-W8_xR#jJ?Iu{T9==2YS&*hBZ6obD_t&qs45BaQ4}
zZDM{4N9HvM9?Sa|&<Nij_NzyX!?MRQ%UR;>z}oRjZXa@M`&D1ZUj?Fk)jEbIYDo^`
zcXcDAi&1mZ`j7}@n(t5j2N7Vwbq(S4zNwUuJhhBn_x-g1GIR$qwzL5(jq|Gpk4Jt-
z_h%SopuTc6F*!Y!kv}N~N1DmMGL0&?l^&UmLEWwfYo~5J&~A|aX9Y8|wgvtex4d+l
z%ahe?_I>8KQ8WanAVnX!Gtq0>a|%>c9O+4Ya!OawSt#h>h$cI0R?Ca4d|IyiPwuIY
z?yxx6Nw>d!7pktixjK0u$Bq>k^v36Vz-+KNKd=a)+e+M1vpovz?D1h-iFQ5Fd9#fh
z)?9q__v+l@nxX9o@wv#@?_Hhh4D9Xhg9X4@ZDHBZ(T&&0BDCXkGtq~)42iw7LaN%P
zs{Myy{~Up>w)_Y2HAgIs+wG{j63~0z=LG4EJZ(ej#S7s{H{$RAx_qU#`DxBhK46jj
z{2%GUBTJ~_>?1_g_%9xYj20|#IZg(6?EB9>nKcx~zY=?#NN&A<g13$ns}9Y$ygq^6
z+tV=%%A~%rJ$$=zn{a@MS_2zeZsLcOnxMtV)*HOy4!L>av;Tw6MxF}{KR$fEW^btt
z2~2x*x;7LfwyO%*HZf|yVJD_nuZsL0w@@`+Z;^^~+5wT^4&s`gJ-;|=XJRE%30uDD
zy*AKf&dr(a)^t*=wg+T6Ao+fl-1H)u9{OFXkxDa^TVa;|HpQlPO7|RtFRG4^Tf~<d
z@-)7W=@3_)$#ekylacAa<)YvFLgm}T!g;k0uNJkTF{1s3;`Q!N_yM5FM{0e&A~JZn
z-AVo9?)M-yJ*3G5f<af#elPq?^j>IP1o|QN$K{(%KQq%v=hS>6=Kf=?Q!S;~T+8%g
zf9<Vmjp9!sfTfgbE!IzL=kdwy0bT<E7_RI=$OeS9n!D73{|Ve;K6-$w*#3n%rt_Bv
z@qO~ppCF5=50*ad={BcFDoa>2OZs}I&qH|wM0F{2T$!i~^AeYh$_)H43U<5^pn2(Q
z9>wx4-v4<#A;k(4uwq$xOgAPN;cuwTpX?xA-C8j7PWN}EPZS+njYf>{otVcK%5$D`
z=ITX%_*VwjTzHH-ZwMv9$6!^ntX_jv`Ul<a;>CwUaeU*@vXb+t_#dY-=UV8EnI$uq
zBQw<{->pbUN!>u5ytE{r0wmT6Isn1fGtGPFcHDKRICac09dpnL$yCyaP{tkkiJxAQ
z>v{ZaK=G>pfBk+7k0SjAl{5HdvG)y3nez!-$NpRv8ar`|O#H}+MgZxWZiC1*8E2w%
zcR_abG2Oi{v(gE|p~)(`t(_ni(S@6hLOiT2if<^u5sxSy+5RcDlTOrX`!PjJs>@&p
z(&!O+iDvBl98L$-&g_UFrRO@TQAvZTqg_N*m&3wY&!dviBWFEUZxHm!2H4*tg6c`t
zev@1}>6$@ld~F;Sw}aPvB?c6qi}V=|6$HJ8)G+(7{-pHq3@DpEgSg~W>u#_c2$OEP
zm>qLUj_C8{7eH24fZ>itRhC$MIU+;tmOKRb{;(ZeQ6sM0Dsgs*GQ9O`%Ar_4uw@S5
z={`c5mH{HJhk^1><zwVdHH|955Trr0y5sh=Lg8D;gFC#;$NadlL2EQYBMoeX6(-B7
zrs9_z+VG?sF*bdwD9!g(9jJ$O5E+|a$mFllher5}Nm?w%W>F6N(eY0mr;5cD#w@ny
zD-b$2kg?47(L9d|?#3B?Ux9q0CB~w6LMXmdk_ozmk5|!QYHJ#-&9=ugH=yNH4P^DA
zQY0Cvi4%L8%TW+Lu%`N2RB_%0@w?_kM~zb(^b_BV;+((^3e?M!xg&i0UD9&@JXL;=
zdlH9!SL6Fk=TurrRv*iH)a3>ovblk6FileCKbZ)0J@Tt9$k;StIaQu27$65s%Z*^Z
z1C~uw4{ZT#m;uZ^0fM@Eka@oUR-f~r9nZ=*tRU~IXw7}f3*kK7oC;!fPRuO%5fxzJ
zc)|iFPPOATzBW9dz|gH|fdRaDp%4HXXIYLN0}%R=J}TF5pMr)M^w`+zb~6+9!y*f(
zNyvH`SR)^D2?qCF?x=78&R<_<Afw0C)Fl-`e6uF)Qi~jEq{+w*RH#bJE2d1vg*?Ap
zTmxN6%W_t_AoN2&9HhM=8(%E|NmBdgv)y)mGl~2D%ztu)s(q-;->zCSH`4y}=!*v@
zCkd0og2t<%9anULZHC}68w5dLB&N99jw-BJ=xS81$6bmSo>WpmnPYCk&Ouez-2TYA
z086y(`k2MgQst<hQ!VDt0cW6<l~mRw>moyM7=4=T?2<0)4$ZT2C=I4x%b=~qlGY<|
z;A3)M!S@m^Ms*n~(ST<V-GPQ;35HrizVcr*o2+K?_8j3z6Y}fiMUgCGKA7C@1=>eq
z0~43Aw-uf=;5{?Rk$Ia#N+5JA=?_Xb2*NUnUi;7x!T!IJw#mwZ9->pL<Qn!hW=#05
zD1PmfkDci4uQ0)(95P?<It=yl<eRAvQ@TENFsVEwqAvghGk0E|bdtu2y~C5pb??PI
zShs5K_Mzz_u-DqQt=Vx!hgyG9%OtbtHsij-LA)@kFEpjj0b=-MHE*FL>!rDyBg?lM
z+T{vrvh4z4VCpwAt<@7$T6xx;bl9N3xYji#Un&cOu+VsG`)f2yxji5C%4D2o7NDER
z%COupj1L_yt!6!oedUVK5aQFGL(+_kS&f^#j}^$*Ag63%$)`>b-zuGtxbmSUikY_s
zm?1rK6=|2K%CCgN0Wb5NZ(ow1*S-l)>I9;k>#xVW*r&Upj~=P!=p#H4<TGUZ4$O=o
z5@F#u^ILv1k;~k31K1PNT-J!W;0`nWJ_&|=i+zvXrURCewVs|n@8Y|*{~R1}%M$t_
zjpJnc$N0Jlt0}%|TD8+=LkCBmN-BMZfp4gHHm2kDxiluL4g&i_#+ctnvfzlV@RX{a
z6Z<{BXS@Gin#dliS)DvYZyQ!fGobR2cl)`EY(i<b;Vrm=#~+?&eR#@Smc#E`tW2CO
zVFo22y-ru@;~tzu1H6F96UAE@Zio{{LtE98?MHA;Tkh$l3*V6Dj$%;$ykUgQ??s*E
zoy@0FVaR0<n6JFV+?5kqZaI~1Pj^Z3<VN2?R1GU!A&zLNXTvd_HY5`!xU33b&4h-Z
zKuUy9hU@N5qD7o<H~8xh)8g<JG3_$H_$!Y0^oJ)J^4<%K7XxNeDoZ_h$35s9u6!5C
zA2TT_8KXR>Ozs&0A+>A_zvp!mQscnrn-RvG814SkGIwvy6*raAjG^g-c6hHgl<kS+
zNjGu^sip=sDG_Y4x);4$dU11fJ9TiVHg3Ff?QX%liTX3$Y%}+m7fz}f`iUU-uk<|o
z>@-f-OG?9!dnrqXeJ3A^>`K6=jKQdcsd>(kr_VN$&_Z_ApGiE+pF_e)|Grr*i__*F
z`s#zo0ba9AR=syL@q;1_IfRhB`dPb`aO=p{4gWJEU2)7Nhq0Y`(BY%*X?p#_lIth9
zJkbn%8y`sdLbMX{8hj?u`97c-gn~i${K+cGNTtY~1bAGCF8?dCn>E$ambVkq*6Xgt
zzJ1~M{svx)%qP2K$2?LhnT6|Z=mF5`%dg+pOkU#9ZKzML6YTf>^M_wtw;E=ce61iz
zF+hcncwb|uH?_o1r4a;GY{Dy7p6;)c>LMMSy$cK4tXPq`XZx+Ugw4&?r#ft=YgNt(
znUuW<0rRv~`&JwYngnj8g5-$7@PwS1rKY@jCXjo7UzION?N4qG@LSPKT3k3I@?aU+
z>NLJLfXBW8@4$oCRUZXx9ilskz|i51rb>iDruENmL6QFzUMH#cv|3si7gl2FOiygO
z6$mGhpyKuRaC4;e$N(+PG1}9GI3L*7j2h<cE5jk+5_}>iU||3vClV|Z4Hd2KALO=@
z$VM3$gvuassqBoJ6II+X&rCWKz<Ce!7uU5m$JJGVDSXThf9EY7j#)n~uPo|(FEZYE
zhXZZIAhX6>S8`<MBEwRKk}D$9@IwfFe6QwEGggx*sL)_tJd}(X#wK@aT2*kj=4g@b
z52J4UjC373l)l@-SqUw@ooC>-<5U%_J%fT%v`elpei0dI3(UN(HRtZe@>#_-{3s)k
z1*p!$l^dCVf9hm-?%oUto6gtU2`l=|7C6W3uEdO{h~}xpZQ%)!9TFqu#Wz+`jql?*
zB^+>{IE^?$LeDbLVri<h?A)ca=x&_jDfgwp2syg;Jy#sAq<@YMR8_?pi62Z&427Y@
zLXIXohG%m$2WxuR7N9WcoKy-7rkJvGa^;+4rXDVukcQs_wVGc)^)6KGoRXPdIB(h0
zFX%M}kgcL}eOQF4`cP1gx`^?T=563xt@FmX(=dQAbQ0G!15*483b<`IrMC%l{+vX6
zmH6S2CK8J89pve5z7A|FYa(~8wP_{VUBdFYT4G#T%*!l>n$flD4uh6eoZ0A4o5>N7
zAPO-P8J^8NGZz_TPp3wQ@uVwyDa6{7{X_L`1XwSjIgvSG)*Gr}rp9)#P0itqN-@?B
zjM+hVHN97EroE&@rnAv#z*VV{ZiR>h?nsRdj~yr-1}{=RRX!mh)cb*hm8a{ZqQJ@@
z+h(4)+BP2XR!MuENpft4)ZUqW^4FOfB?4=i)f<q-<Hf#}L$DrP?*=|)StWifN5KTb
z9^Blhls9ZEpxfR`3Lww+0w8G)S2G#w4j6dEw0eO+%ey?5J}F_}`Zl217T>EfGc3zj
z@6AWvEJN`z(6T(|k%E{<h`S;H9kXcXI!<s8u3vQ6H|>oaczOsDdf+W(K==TCz3%yG
zaZ&uhZJoJOvYT*R%7XnkH_G?9wD7lVsb^NRZBF<EJ%0VmSC}viY=9F;^iP%$-~r(6
zl#wZ7d`p1oEiYq=4}xBV3qx-d(sWsgGIS7ecx&nx1j33qtNX{XHOXn^`{wSZiDLRD
z9p5d>%}8hxb&j4UJsi+OS(vXdMx~U{yPgg}5&YefnVzu776fhitrAQdV(YNGDBSGO
z5VGtbnkyPE;Z;X(j6e|6*%4hv(E{Ci45lu4+q4aMl?r<BY=un0iI^@xyl2CmYhG!S
zZp3CZS#&FVQz6GcW8un*^I(CuF(|P}-%tu$qBNh!Z$k0(zuum_6$x1+J$<j>3M&rv
zD@df-7|*BIMCprkb2=`KxoI~%oJl@$EhiX9E7FzSmuFPb&BwMy&_31NzP?*jCCg^R
z_RG$GeCdYY6n?SLB)8yJX^gXxOq6*OqT^4A#!0{KNG?}x27PT=H4}LuEPT&%=3ZDZ
zLJ}R;3+2z!F+?-yNb}h9+Op8tYIEe<=C>vJEx2Vl3d5-qjL7PqR?~aTf@8zoC{3j^
zD?`Y8i*SFt=%cW%x4zFkF7Otj_W6SriXtWC`@E8(_9`zPb3;q?!$hPzlzbSAzL$I~
z8Vsl3BN`|JJ2uQ!CL1!8%x#rnuz(BrU^VE_f?kKFx!s~R^jCTU9tqXeijBUsk#Ebo
zA3O<f>e^qz>h$&eyTpsd+%4&noBuM;gGD;z5GS(~`@X2aW5vH+#QUZBLhm_U2;lO)
z1|42f&;(WBni+AY1&5QPYNu>xVleNG^-{i{srkv8QetvFP~@iGWQi4*NmrxKot6SB
zhGmJO0@(NyKfdH$w=!16REfmrWj^mx1?Knj&jk-`@S>`NKh+px`xyk?`ES3h`n%QB
zcJWPR;c}D8@_0fK^k}X;_1x)tXjfN~-(Pms?M88v1d`P6e!wR>jlJOGT}ZA@K9Axi
zDAqHNVr$VJy!hm~WFCA6wCUt-EAGe4Fpno3QGQE$H%Vk)9yN!?0R{s1#Jo0gx1La0
z=-aB>6h{7>GKLu{l&2C7;f<p|diGtXP@Cqh-hJA%q`FBv4^R*S8|c8Ee*W%l7|MFW
zH*esq;;ZhiSCBB^%h|XsquNKWV>s*-tg^CQ4Fs_b&bMmYNY`{BobT$`g|#`2%u{pe
zaZ-t_C{B2^CmgJ<ZaHtG_@3;}<!D;{_Arf?uKFMw(68l4$Y-5}D##L5I2YZ`ro5;U
zhg2{dJ0V7y`LPvFgzd*?$h`UJ{pW=ev1yt=%>t7byxTmMXA0C)EPn-%<>7PnA=a*P
zxWDsrI&7xukwGtCm5YyESnp7|SYG8P7_x`V`=z;A7NaQOALZbJPK7adLxqHT=nVRv
zhWAC#b>docoHA4do9VH+M{r^^nWa<Ncdm4!nxHS!56{oDTc*Ql+#XiN1g_g)3E7bH
z(K_s8@9cnQEp!DB9ae;mUl()%>c6s(LUK+>T#y>rHuE^AnzOs#fE4S@GPfeTGN*6`
zXbo(haah<(dy{oCUBM3~Ir8Gdwk`HhU&m)$VrKCnPimm)_8q~LSYcU(Mw42@eyZlh
zUnq3!Au`hb2rEG5H}7(|+4i0Z#FWu`)TA1wY4T#EX>qPr!(_xIm9I)F8Ll#?y`7=k
zM)J4WF!klAF{#~H-1DGkQE`>r3Z>^4q375^wPwXhOmcIM0u(`P&!}dSA#GYDLqo6|
z0H!>)Iq@7*4=qh|NBN#q1>sV_fV-Q_&l38tQMBYcb*OG%b<FK0jj17c(m9512Zb0f
zq1Rh(BTT(6XkpyV01h?iAnQ`LS!&WL?NeV}Nqk0m+$s6K8Yqkv(}RFNBKgV}W#<x3
z^=YqV$5Rg$U}5RGHm2s?2S5Yu%{oKXF!&+-*OTc>%I9hqTl{1^9omsX>ZDDQ2<e6)
zp!f>E!GWxW0X1A;h|kV9s)j4kPxlLZ7~u~8dx&f9#e+=F1%SDh9tK5!7Q|fcBYmt1
z@uo$*Z3Py^sp_4iu@Q0l!!2E7-a#IMWAE`Tjn3p5iS`*It$VCvh80t#Nr}ci5jk0#
zGjodSkqln0hqo#p9U5zMra*(e1GsNkE5tV<V6=wKo*R+g^6Ue93d+nd$mxLVoHl{k
z2I=0%Vj{X$v+lwb7}EnB8e6B?jQIyFjWm(yH4(A`1){VNo8zt|h{~aZpcU4A{QFMw
zppBA<M}mdGYi|yt092<CmXsu_9O6b6?%6+VMg-N_7!(<jTj@?3(b(}a-wEo{T$Gsy
zT~k~mt7$y-bb$^?EtTeXEW3Dd5O6@gA-FeXAh-Vu*4rn_4Ir~3F~P`;awy-=ctuGR
zcF74s4KEJVkRZBy<^19{=MnM8X&5NAAj!^)A1f#LYpv{Ky^l?+ncPV4OqkD*eLl5m
zQW|#xLIdt}Ff@rx1F~RQeduV-(oC2S-MlE{s{5occ(Oibl#jK^j?uL`)f|??E2Rs}
zx#$39Cf@EMlrjoL#0urs!7yl|HvBo=lJiF+Z6UU{ix&SiN1H}3we53sx1<{%mfH|@
z*YoD+=vH?s&i995gph7&1FQ<NEOY>Gc(ERe>&40^fi1+V3c!f~YR9&BiwSG{#$ZzH
zy>}3+*qdV$;EwSAKj?W})f2qwqVwJKpYjcFcp0l79v(Vc9Bb2>Gfvuno1>$CbWijD
zVan#vh|<!lt#o!U`^KR+LXgW0xNuw0mdvS0xU%j7zxyNwfhwUwPJX&zL{kAFo^QZ>
zQUSap>ig*|f}=tr%j{0%k2&#T*X1v&U)^kj9^Sc(P+d}n1^4Y?mMXdl27q--^fuC@
zphg^`ZHvE{OP|uIEtl8K$Dkbk*Np~~Xs!t_H}CC5T=jgNZ)_gS4grI2!alBaQTPxG
zJ=lLS81Hs1k<CcG`x@;W7x^PUyx$!3d^k9K03xzkSa;WZZqIJ?W(&g3Waci!Eu_BZ
z&ELTQDVOZ&Cy~Zk^nFBMrFiBUZ>2=<+lgoyfI@ct*S7lD%iwMZ)Bw9$ZBMWx5|-p<
z#GeB@$rmq}52CRK%v&H2kS~Tk?J@zt1RnZ>swS^l7eDpN7mh(algtDs&VjcKggy1C
z1OMU|zz9)Y3Y?J9EqAX4>Ho7`GJrj&eH@np|I;s*FQQ{XARgg;la78^@67cg{p&}2
zy*tA#sMTY0!Hl3jr2W0%tuO34&W*Y{4X0aHD$<vgd6w5peRMPQVhiFy>_bvcm$5}|
z{@|B}4{fi#M9C{dcPKF<QrxDZE5QE_>!sp)y!V_bH1$wC_iA#pw|^ms8RnaZ9*8Y$
zv7EyP%rt+<L8maks_pK^LSksm{8-#ym%F)A{n3AdWj`#bG$j$5`)DlG2g8`VL3wkL
z5e4BizI*WrdY?9qPF(jBNEePBK+5#f-{%+fChGcM5Ukb}G*4Jz9!$DP=<85sxoFfG
z_b<XB%i4#TI4$aY<+?^y0<>fB!Mt|s#(ed$q8Goc`x#Ax4SF%tPCf`jQv%!NUlUGG
zO*%c;(DeO(3E)N_|5@+kRVu>(qHkNfzx4>C_73=ws*l&YmiN34D^UDY8dw8O$USdQ
zoG1S8TEn!*ou*-%jSUFy+S~vyy7}xi8~`pXtG-tG3s%Y_P|r!y7iZUM0Vd$vC;GKs
zeJi@)duut7Sc9=)srl`kK?Z1-pXz2rasN58+0XuTS?nF*d=v#Hctw$$r;n}w{-Rl+
z&rMHYWH_;DcfN1cT1R0e1tj#l8qET{J-);4fBa6j&q2B#c+y;8EE>oJ+y7i4G7jnV
zDJKVytE)+WZno*%T%4jMa_CldIUq$ae87x>Jg7na9DBc=cJ6tE`Ryx2z)5{~?SRpd
zG9leoI>yWmY*(Iq9_AOH{&T92R2B`c)7?KB;yH55e%!*~u`E}IUD<DEV>cp`#Q<WW
zJaECBL>jIt?4un&1=a``A*r#v^5_Ng9?0c=DQiz;E;&xk6;0ItR65H0pzFHJcRDX9
zv2Ls{-*;e4WTn3=sOIfEUyE>xh7-;exiH6)>!r=Ty<KQ(bA#2Dik&TMRyzo6c>8FW
z4O$X2XLc?BASRmnleg3;&Z3(EB^1f&BAv@FI{xb<b-JKQL?~hMVyjN}Ix^&z7lL^7
zDa*@&J5w>?!R))9jM>;0W9H;a9OUdR6-Rq;K4E{leI>v>tRGY|ArQ`9LL1Gn*rJ!(
z*VK1vEUvOzMTHil&=>Qi+arsEyFSI=CH@~oi>nR8<WOhn2vIu5bQijee%%xBJ7a&2
zpFXoVO$<^mbsqtqW-xyEvtD3}Wj+JKxObf7;p^t^(H!~`Rn_m^sOt=~p^1i&iq{O&
zbQVOxO)V?ts(HL23xg9lyfnluou292@1tydjbB!2SR=o*&&3RZ(3%EMfM*#}atZ+u
z;Uz~>kzM#K#}Cs6Bgof!MS7wgIpyKcuD|x`aUmuX7U(vbd)Gw6m+k?mQp~k&uRwZ+
zupZ2b;PYjf<FnKxnj%2QtgWWI`Ly!GyESxHLNbM#B2as{+!Ix_Mt%NYs|Be(nLjoa
zljDTmpAo444N4-Ta_<MLvzYPD&v$f%$6U^Dz^?U+t*S-SoZ7C40U)a;5q+im-=Srm
zhdZiyxWcaJQy}0=&?js=5)<Ziu9bi?NM(ArHNAj5C%oo{j8EsPJ+lvV5YogR8$2EG
zL^ix4YH6NHJP}yaUBzcj#`5!_aNxEp3?2;divDC*#Y717#*q?F2ghSGR;g8Q43dG!
zGHQT7EJp0$2E~_O?*MNr%%0A3x24qV%$M{*uO3jMcUc}<_NAcyzw2y<Wt10<piK+x
z7kKBM$6VTpUT6W%!pg(0!<e#>N=|)Zo-Z_vVu8KLp!>n6K=LTLQ=LOyR;Ve5mz6Qv
zR=54-I|&>H;t;9^;2R1Eu^5LTHr!5)iAKnLf@#Bie-PYr!>Ug7o)=lgLg@d49(*&-
zzx9=i!PMgkd^vUfi&2P6N`J6~s19FL;N3<~;{k{PQMm*9dQzGp2-6A9McRzhisI$T
zggjpu4!O1{?y_frFF)Pzb}rUVP!5Fzwl&uFxb)FtK`Wbjhhwt>;J{$P{pGm1?j=QB
zx5~C1HZuUZB%^(wEw{gDd~^ijfxj+aj_h&wO(R&MK|Y}e-MXbg0qUXc{T71H^Wgzm
zndkY~zeXy>+;4Q_e84|3%D9nP=Dl)Mdyj{+(u#`J8ziqX@njm8y^T&?iPtm?d|l|u
zcB$*3q=|-MGT?>;86q61)$ui%Q}r&E4Z*bFUIub9`7@DTQr#5^9R**ACcah4WF`T(
z2l8CKr$NR=xY~jmx7WYXXJSzAoAKv(ISMDAnZzw81#7(miXI+0zFfGn3q7$dki~5O
z)aL2G`|Z@;KbMz(wcYlB1|9qG;IKal?Yzy;zF=QcV{>m{$!|LvYN6%88*z{M%i0;X
z+$=QrE>GWR-4Q_&Q{-kD2*I?uZ<*At&&~I@3wLcFCF@g!(k<vFcZl>=b-|~@5BH{b
z?WtSWI4+H_+=WjY2%AdI_3k_Yeb$|l$ORjrmH;y*<LNcR()yU)&E&SVRJV?;nS=|H
zhxiG;{oOLHt3VjFUs9#nZyy_M#RXoCJ5nCs403^`kNNRpo$D(97N|U3FZcF+boW@}
z%z93@<p(1Ou$fqX#3XJj-i7H64e}Oazs5YhG4&=BHaYJc7sF>p&`fYy>qDAztMA1T
zq?0{={Yfuzp*9;^Eo=zz*hqp_mQAX#Bkry?i9-l&KZ`OKQ;A(qkPLc+fc>RwoHLQ^
z2(UCi@PFGy&^O1E-Bd|g7kfb6vzVWugni@w)st~Pe9fuH&{EIV|M4HckWv$&oG}}o
z<!X005zr}`9jvC3SK`X06~A2b9eN%w8AOrSc<qh#w1&O}3u{DY7`F?7Z;3p07b9G1
zPCUI|Aogb?>xd|@PUloU0#2^3(9JAfk#j8_1jKx#%PT_)T!%I>wSJ(BFa^GJ#OG*v
zw^j*3&$#pDY3Xnc0Yf$%+>a1@Y<FGl057RWxrV7lna6H*u-mm(x_OkHP8kK;(=bOj
z|K_mPHBR6`nP=qew$-VyE`}+QxD7_yIF@!UQJ?8KH!HhJ)>>H*fl#>q4!r1J?Tt5e
z1+Ahe2S=a`JcwnkmCHW1tjV>|f~#4iQ4ieCIlBl}D}QxINu{4^R4>?}PK7|`Nlo15
zQx!>{sz#3h&cXq9uDPn8ig+lD3Jsp-iEEz2z86&nWHHz03xQ$Ls)xTR2gE$=E>GEx
zHf;L(2QyOO1Cs5vCy(@dE2Q$n=z6Fwa0wDs#h~tLC`3-xsEieBp^ehP_fu)$riK1S
z?dfUWqy~=vJe<m|N+QB|Y~NGoIWq!a3OOqeQgghifwjK7J;DLOn2vdDzVtB@p85Sz
z5SLB$q*dlnoFj7_82exEuw6BndO_LXx+4c2-(7f~6M6|E#NR!t32?W>gn|9QpZ^D~
zr8>2#T^o?FhxL_ze2!D(gkb`|m7~6=*h)<Uk&SL7WjI{q`4Yq0>V25%c*_qer$_Ws
zj4kugeY+QAs@8zITH4{6n0Eg#|4%htXM*GR=lO=~D61bV&7V{hn=Uelm^MDR5D~Yt
zviFBSCzc;^;ZLGV$Umg;(ZXT=Iyx4ij+kX7*19g^n^>nV1SM2i?1conX8BrC`+>Ww
zck1I#C({8exAjfw%&@d9)5y;WmM6b|Qkm;hpY{h9UKjwWE)kr#di!$v(PtV|-H+^N
zOx8_K$o~##_P@yrc5L5x76&^y?NFhvw7d(UX}Vxy3HDs}cjk-ehMDpmX_e^Uzd_-R
z^SSm<hu;JzI-P0EoRlv1fN)t46oUKQH7!7$_0Inrr_Pr*(v}|&qPJ$``z<@Sf^0~<
zQ&;*hDP_>lHrl58u_3P1=b=*#%<9)gE90T#**saKQ5BT1|3=l!JPU7$%L8GxqphZo
z**nzcjw|+MIO<mKTrb^lrFG>ZfMTS67}x)9ckR&nb%ZNMFpRi?=A!Nfx|^VcY|*P#
zT81A=%7pzcwIUct&ZA#U;^xbbuG(r5)!e998&JTx*rh^<s*kTMIsMa&prVoGh0nOa
zh6yLbHr<kC?l~hMO7qW0oj`Ob!Z0__P~;ZS6s+1$Cua1{F<@gBgu@#Zdq-~|%9H7n
zFP3ThBo(#6eZDi{{nYn=0xVq%0##}A^{B;a^OqVlVkX3{9kdxHUZ?^S!v>*a_p4)B
zeL#38#Fd==?HDgM%=3;2G##AbccJmK>|`_!?`rzhNi!2e3CwT|S3<O$cCg_{gmZfX
z+jK$^COagcvl&iXi=jBqq^ig4fFP}FGa@I>i^Mrp$7c9JRe9#%q%4c>c4=b`9CEwm
z3*A=S&!wmi1cXn9I)P2-6Of3qIm$--=#q=>4A}*OhQq&!=DM2`SB=297=3GVxRQa1
z2V0F)iym6exO^BlgbL4&#W3c|6O-BA5o**9DD>J_f8$#uCmg}f=Jg%QQVS{^RHH6j
z-zfEw)PIhj`gC@NGXP(^D1EC)`MGzs#lVS9?n=+igpxY6SSzCvK`YK9#sDWf8mcdd
zYpah+KbKHIvqyd%PA^z)Izb(z3<Q*#FD*9|zw#MZ$e}l!$d0L@aBMqZ9<pYmY4u6R
zEkQ7_Y#yV>JXR$8m>Q1|t3W(}mp+^}r2F6;nP~v47!Z!z=*?Q1kohgpKj`^zNhM$#
zv{Jd?g3d4i%WB4Rq|7Aj_{SZ9zfk!=M^Hw%b-J7J#3qb%xZ=8SgpcLhV9TUwP2{jF
z2&9Q2VIUwp8is8_+VUk7-2E2pKh(UKzpn!SAsqI`xTvx+?5l?%hQUR{OPd5B0Bmp1
z0tL+y3LO{p2AclKiFWzu4x!;vGZ%cK_-P9a95|CSOO&6JHON%@LTR^@#My5Kph>D6
z(Mp^RHv0bhH${#(ggx7GXGmv0Avnnq@7VBhUb#iy)G+!E{AnX3jWb8SP;7PbGs#1a
z%m=^BLMO(QL+G1k=!@<zL~O_#7zl?EfE)I&1RbnRfK3&#DO0glfa^;_$~0HMtuagH
z%=LU%?CBrxJ()sLsQ13aSXTOI6TyWdFg3ZbZ~a)3h?Eg{!~Pj<NA1Ze<5xnN9`>YX
z(NEk?DB3AM*M*_uH)Yqad+ew|7VYfq8;v)Zy$bKlbeXM|nwFMS4O3|Woce4@n@9vW
zO*3azq-xM&#Br!YEQj-wV}JN;Z>&w|H`k$NG%;?kOC>yFS?l^?2z~_<(c3khz3t5%
zvn?gXX#)(LEgv0Z^t~G&`+f4gbrD_KNxH4oXZ~SB=z~jpbNd^sG#eX9X+Tnx?O-Yn
zf*Dh8-hXlEmwbUXfgVOjR~M|rooh}F4~;RDj#0GEkx-H2Z;zZ4hkg=GO2IX58h;Jb
zVe}n%g5!JhhLE`>Xq*QI=%#fSF5}X=-Zu3<IqlZyWYg)IE{+%r0YTZT_NBcDH|H}=
z+vuZ33#<wvydbDG6xgg*mS*X;lIzdWP~0<i+Ck|bS(dM11aAE)Tr+X+E-E-IcdHqY
z$jKy9OiGhK6`SM-m%8U=S-;)LDFC9w*Lyo?Z<kwO6ivhGfHnU~nJU3D`CmIm-}8##
zuI9w{S7AjD_`emr&#{4Y=9ZqjTBhouA0&h3UCw7IdkbBsFg5NDA2p$@Q4LYVk&N<5
zA(j%YuagCJn%rfUB+oE4IpN3v-LTfG8F)B>pY}li=TQ9K8c&l!cjnC5AJMH4LMWT4
zgC(wlCg1|rY2?y+{Il2L2$1}7`o3^5D?RsKiMN;9-Hj*gqRy5_RpNwFCld@SzZ_V$
z)Dr)h21n`HIPX<TpImBi@V}lsgy4^!U|IP@2bU)ElGlN~qt93z{<4<_EPoQOr>9$S
z+1DLEUiP?c+lDc=1`}a7=h2-IHT-Ct^Up|`R}aOmT{H!YaPz>7i8F0IwxvN3&`Q5C
z`${CrSDgB;2DH06Js_g*K~_~Gb?fhV9b(PI8U4SfYIwq|v9KH)?r2kme?GXIB+90a
zw*4h6brWdUZ!9E1!ntp*<$I$*RLN!(PkEW`9k`eDaQ(Jz(&JSzo*w-eFBzC(Z4RAQ
zr9^G1WF1^`v3_AEYMzghNck)`A>I1udgxej4d+zj)ku1LY&foaxtTHgm<Gbc*nQgo
zY_ocIAFP{-UQc0zE<iV@t81p#F^Ftpm|@Gcgz`;4sgjOm@7RA<KkWIWOP>DQV>jH^
zJzwm5BD0CC^h5${3jPSgVivH;k>`9c1(Uwds<+v8)8cb8ihU{~tG@Th3CBWJo4?pQ
z>3D)kH|JrN5)Wb&P7$+l;$2xmt<a8B_oRf$ku&^zdV-TjNRBAjRWPRae4`?jWC^~s
zt3)xhdw7+rt+MDaO%~2EtB`0c@r#9rB}2XVIre(1E~9WT>&?aK3Rg^f)5i6lIp%UW
zyErjfJgzrIsV!z#TQ2;)*<34ExqRV`K}WI8J-_!TVuyWBOUGDK8RM+%tS=rl^gwHV
ze%kv~Du_<$xXh~x{(^<WO;pvbrGkzjr~BONLvfN<MrvT&gFEip$!|{ms$ucynC*b8
znvm^90h#F$1^3OzY~n4-jBu2{G3W?lxYBA%irB<YYgRd(Ay^%e?})PT>RRe;5%inh
zm&NT&&tJD7lHE%9ox(B-=^A&3%SC?;NskyLbb?i0<4x8c9@4e_iAcz}0kvzdylBkN
z=`T9&R~rr)HweTOlDKhLDq^HP&hmNliqz>#MUy(AO~U7-j-_Vy+(Gn2b}EIs|No$1
zw!E9NQV!Kt+y~EIXC_j(5_2_QB+jIawZV|9o+ecZTmW?JGr7O;HCKJfma1XCqdkT}
z)hw!<|1{f_I91i>I87a6vHk6#(xiMtTxABLx<HwOvQS-01+dFs*YVP}x&(O$!5uk_
zHQ_;j+)XQShm(uoydm&fN?cN&HVY?+YliL;2SIiXMR&WbvZ{KwuTJ%)a8zmz@qvBH
z04QE(`;5}q>Rg|`+34P}ppS=P<ZcR9gHPu4D%08!`g)6gad86lIY^$CS8f^5#>J>y
z<K@f1oR90@zHLVs3YVPM^5{*DN8pq#9aW&gZFPTEXljBD<*CvrAfophH3q2hQfC0|
z2%V)LJQuZ(zn)iJu+;qYk3TH%gFdk^;ehwfzE~J;ewGe7Z$a9QNIO|kLuc5iOj0Ki
zA?%imoH9wIhk7=b&!MXWkHFCZEia3c6q2YJmtN-+j7H1iHt01fEbCEIvmtMQVr-U&
zfWXN^&}ejrmRdI^0n}i>SmDsVI!r-8mVvjV0V*r#ALxbbvv6wv^4Q?Xt8h{=W5A=t
zr#}3{oogU_64V+IG8y2mKnv)=h)u~M`<0`-%Hx3h4CZigm_8L_YPk7YtE9$lti#|(
zxetd$1bZ~N&NFi|AvA&aspbL|u&EYPW#vcqRl;A7Ii0T&34wWo(nGTu<lCd~dj}=#
zawdZoq(WtPH%K#R5(?A-WO;Hf`Qr(Qh+AQYvl55JWlA@qfDWUA?4}0WfvQ}fuX#vO
z2KAqyuDZW+hoN}(xuU;Bhvj*|2V*D?DV&NG%1Udj>LI9?G9NuJ6fkErSSLOkrfr24
zO#mswt{ws?VRf(qIym#q-}Ml9-P<I_wL6kk61sT-E#_|}l&<3&SKV>rDqlMdR$-9F
zh(Q1a$6FX}M88<Sx#)27Ntdp<dZ=baS0rK4;)-j`_hDF(%y%j~F_(b>2TqyNeTvHf
z8LTBGh~uS78-)x|kR_n6(SKk=+L&_mQxL%19DZC0Z58ME6>nW5xZE;D(D&r}r8Y=v
z-G(LjpNcgp_->6dr}&ExKa^6Q>aHHK|LMd&lVkDKI|V=0eJ?8`t$y;Ybi5x0-G2LW
z$9E?y+cmV0)C&>U^S?Wd)3~)Jl+*7@^wKx}Bj-2GxgMNGC;935%`h=9ZN0f<vp03C
z`+wSzKye|kAS=7R7j<^T=M^;D*;ptT?+~8&qQ1}#QL#A8x9|AkM;xX5Emq|aIT>g|
z_fH9~H-N6w6Xkq<I%p}~e_;>Wb-~obIMwmL%0>wG$#(=+bIpOSIJq}|J#7kn_+Nic
z_?RW=7p;xZhO)krfGmJGTHCb*eycFot|MhId%M*ICf)V0$_&N?`r_t^`>I3Zps0%9
zj5iaH9s8TN|GNp=r1SQzw3g~K(82lHoqyFfZ9;ik;N@$6`Tbs1w=uAWFzIGSr^Q+w
zz&Tv@8}5g`9c21Vj`Lko!{(z7%L!)2=UUu+FcC#aJH$%J{PM(L#GHU`w+(V@&<@x6
z$R5EZ_s1-&bX70OcTtedFEl4T%;MO<^5w4OmLtd*Ev09NyTea>SmNGmd8QUA@Wb4$
z5)DDP14yS`^#_AfcZ1JKkT>7&5{oAx{w@$cf%7-eBD(R8?#%D0uFI%8#Fst<gA{&@
z{On=ApIC*3Mg~U`xiYdN{t@(u?adjlDP=PzC6T+yM%OB^y9kT4zF|b*REMlj0Dikj
zzP-_jXHufS(g9Ku!BCn+osF*jX7f;PIP!z8|G6M2Av}06aHlKqU~MgChZV=@W*JPs
zPrhqmU4yJv^6hIa>L7b4^FJ4CsEW`(LYVM5)w&~AGTu_tl~@(J`l&S(aryUJG`#N4
z^Dp(~yvqk+wEAz^)PNmO;QF!chl!@9KTm07ev+4&KQhO;_tG}VVnPqN8Y%|)8@^68
zCpej2?1UhSHgcx}FmOx)^M|LSR_SGVjzR$u>u<k+v^0H;<E_oP5k`daJBe9N0l0N4
zM;%DF_79=-u?2m7&5xO5RT{_lEv)3Q0xaY?1=EY$%1Y7WvMz(u;~tkTH_B`e^kt3)
z`xyH>LN-yVrSxf<l}As2avM4(83(aO8uI!;6-9Pj@04X4zYq=Lrg}Rk3;cBUx&nl5
zN!8-dP!~2u^qG8N-kX;abG+F1+K(!V;Y}xPaRj5|N_@t;bUX0&#8IaNf|2^xwmHL;
z{;yNzAiQZ`x?@V3EOJ(Q5~eMsc}ZC(PM#?QEc(d0%63xKdtD^SGZhsMQZdyV-&%Q9
z^>~sYVU?Eht3^q~%Pi=<n7*;j%0H&|meo+iIvd^ikMu6&Ynwfh9EV`al<BPk%83_c
z(Bi+T_>-bp??GsAlVxx3s=1s};vWY?6}{c+_5L(~Ol-C)BuJROI|mEq8OXsn^u_Fr
zAzgwMefy>kL@No7gXvndSlHSRjbdK>6$9CkTQMj>3+cB@pUl+5FlcJe)`)dL8PKu8
z*W5|f^vmI92<J99r+1^gCMBGHESsH!o{g$0V+QxiL)7^fZHlG(atq{Pjc>2syM#*V
zZb1d7h*><yV(faS$EJ^CcKqzn+iO`#53G{^05f=$&CMd+j|c&v^^!G`wjnb&#Nff=
z+7$CIMNWQ_@n3I7opCHGKg)bTecl<+3{M6;-e{u3k9|aO4L{w|8=WLylAG^y_C#E|
zN?8{v{&chL;n8bD#fMv#A6(|8@;9POENC*5s!H%KZVg9^UHS)1ADeS-II&Q5Dx3lH
zfJ*nK8(W(HI)c&$gPF(1vGdfH@k28V^gY(jXD4apka(whOzf{u`!9J<u*~DT@4t+>
z@ciVo4aoVOgvFd26zx0v028=meqDg;ng)HpLF7UAs5z?Pt?zpj$~(f58&h$ej-jMn
zUr;q!f^|HsV^>pn(1`%Q1GGu$5HePDk!r&7kID(fc_d-?>NE+)YK1m?dp*H78Rm>2
zyA})Ie*6TYs!N^*QJ)SV;RO?bi5T#s0>25E_M!a;XqXOVkOxdg9{c%4)oX0pr8jc;
zX4WNB3k&>vV!qxc)Pq^*jl~QjWHL}cXvhzk(GYXE<yi!A2evC$GG@FQbeZOqB|QJ)
z+*!E|(;ebeF}&IlYBHnOx9<IEAk*dqZ6EoCOcdpCS!&kCGv2S%XyP!8s>Octuee=*
z26Sm0f$czGN-Jd))$dc5UjGNZlv}<EDx8mVdpb=G$P#0i;gMB=ufm=5P^13|8e+(#
za8glvBE;@%hbWZhN9p1Rp47N8{a1GgCOO&+xYf(tlrBk+XUAoH%nf@eiHRXUQga7j
zz_%#k%reaXp5J%k!%b6=wah0Hg$9MwUiA5yZ^XrIFo85riF2!`yG1R0b1vIU9Oe#!
zEy<qE`zR{41@#~DS=W~~Tiw+@nxR<8&Cz|7#f$46a0h0Qc3|W{IvvZ3Tpc^yLq^(y
z*r#y#te7{P_QHg1G&==tG*|w^oe2ipu}+vtZr*KO&wd2Fk2lFaU?Fj*MKKqg6h>xf
zBcX%iRJq9HdtM66$QxRWN_T=lH!i(FUK!3ip!mRs%WSY`2mA>u!vuJdxD6V=q2o{1
zN97b^|KZHc(Je}LY#BNGD8u)x-w>S308ss4{Iai5H_HE<SQY6vY^LTi9a&f?4a7;(
z4=Z~JF9bgd#chq3ux*x5mSdJRZ6&{{(o41j+D>?JKBe?!HfYi4`Fgc|B~On2=v8kM
zIxd1m6A!vU_DHX5z#*|Tz2?N=amzwHPC?6GZH8XDgWQteu=qG;2ZS!qK_EI^y4Arb
z{%?NAjy1#jsmsgCX?I|3RH}DCF0&)Q_F{D6TZ6x?D~exd2-hS;WdyZ67gO#)$L$TP
zj640r1#rABJv?$@N>bA4w+k^5cAH?FKhF9;=s)hFR}|`?r_K6<*1tu#Ne@8B{VsGJ
zJ0AHzR4(+gAVFU}Dj&5_`yI=U1>&hxvIv`DyCe@(N19f%IifuLD>G<|6}1l>h{?Oe
zo`n<jcKL=}NKI9(dpzbhi39&fjIo~UOYpP*<7Qm-&+Kwtl*S$Z3AykD@S&fT&!JzR
z-;5KL&?i?{hI8-VY4RG_0K0{7r~m}h1n4x5N_gcv+22foz&2TPgfdzH+P*a{)0q&r
zE$tm>0}Pypo@ak+-SNLu?M+jYC0;|oOv!|C2dV4XXMcZ2cM;6@{<`kktIN==X6u@}
zIi8AS@N}krw&^;TMg0Ab2;x$cI#`W@&5TNO$Kb5y0VwR{cf~0~X|rs`6Rhphnz?Ts
zzqy5$JxB<_!Xq}RUZa7d_Y9?b@D-@7n(|5!%23%``-z}xyS-_Csv2GkxF3#p*2!~t
z8M5r??#4B;WB&Sed*drPg8>v33GNBQ%??0Jjin8Vkb0(SH5_>a``i6~3_7rL#&2)L
z6mTAmUB4KNGx<)}{`48qUE_Ne9Z(QJ4mH~eE%(XMR(@9?gVbiBDY<l%ijszU$j&HY
z#0oeseF$M;FbbshsG$gx3Tfp)dOjBu&Np|RB(*}{xsvC4=h**4;_!Do5uLO}@tya>
z2gVg}7#33Zx#2;Gzl{o`cLzX<GnXMGcPy^_&|Xb+2OvzWf5k12U?cYvxRvB*YjPvH
zUMTX+!U{DT`NZhE$<4&_nwFGmuyb!(hd5!RI$k(h^R%kgaT+E+uzww0^*bt$IveA^
zE);Y2r8-2ep}eR&N%&zOnjam&#*U#Fc<f_npRqa|E)CorZ$xtGR+K_0=*}RTC#`;j
zxccpvi=}AF$82>0ZIN#E%ce&N@jI2xb&({RI!d2%ind+bPj&cn2+_MqZYZ(#6;;w_
zfJN7XY!S=M@#@7ws|R=X&5xGtwDg*dJn<jyBTlHOWhxCXM<R~6$(x^;0sPQVNoN)T
z_U7&EyCKL^B^)G+Ay+YmCo{dfe7Bkx_eJ8rjd6U}A6DD@+&~lC@TE__Pja8^mK`Ji
zAEXWk@^ScQIhvb1-9Drzc(R%;$&P(95u`K_y6)$%{~fe4U5`({oFemzwL23sNx?qc
zzs<(EEHarvNfCzuDU`8+4Z~A6%3xz*;n^Z-lntFaK>RGx#W~R~viOyGLs#bG4l4Em
zmF@EmAo^-afB45EUhInzm7h78SQPJ45;ZW_E4OgL_dD4na98_1wz}Q_O4jzVyJkV{
zMYpls89Y1f0e`XwdXs(VeOjMpGG-eB?Ir{s;r(7+8_$QCKVi`HKUUuTkk>qjET;_e
z_VK^iYvAeH4Y@m9o_DOooxCm7vysG~UAHG3mLGuL*brjVs3cKw+b0Vk5JKBLZRtqc
zafNlqN%Y2s8Dan@_U@e{I5#DPAA9r)&5Aq)`_B7V59REoa|t04x$Ov0nGUY|zuZib
z?LZKVk7YH|s?Fu*mIqG%>~t&Pm(rLD<G`-HA7AfzReu@7@`YY+lkzMNZNdcE6VBc^
zqH^oE015-S;LF+iogg|8K;GAF>FKThA#n*@bqRT&;$IhjiWhKuv1`HimW|Ln4ah~W
zw})NfgTVKa3452)FOdOoOCw^Vf{DoMRzU0f)MTz21}f^wfk_`{+WiIS&WMecZwLK#
zJH-$B3`YQ)>{$1*(nf3(6Zy36aMJ;*6>zlJIsRHrhRh07{^@ITID_Pt-T??e7ur<<
zk+C(5=~G@w;O~H}ECRCluVF1VPXlHe@lzRBUCL25No^DDZ0?f0SxW#@WcM5>Gn5t|
z9=^N1qlJNU9zLIU52J^<OmVc?mQ!oPijs9TYa2-m%9L6#(%8GZ8n03?w-V?fBH0<$
zr4SYm=>hjX9+}lke4QP9s-p?ml=TpCW_3nW620Nr-)bqCW$W<jtj77n^X0{qWd;5z
zy=Ol3Qa`|U+i8^npNvuEkN~E(cp)vGcLe+Y%d6x^+F?Gd`bK@uv+&3eG*fSIhgEOE
zI~LimJ$hrYoNFcaj|EJ*Xec25l?l7>x3B)gnC{A~t`!b>a_ZCa0*>3CMp~Ixbmmh-
z5S8S7%Kyqzlgs;)0X7Ms_L>S96v4B>lPH14ahfJ7_T`@{8|VpO%!tXqQRfFdE)hhw
zbWK{WXxNZX8L%wqah!${Pmpi}8>y6+esL8blwW@9E*A{0DIbg*Wd2sBCP682X)f|}
zskn{L!6!hJ7viFrp&__fIz055*k=H8r|GWr_4r~;3m~`26V5OSWBqkys;e$Z5dcfQ
zm7|Z9Cff&h1$JgJ-e*EooZ_jZivFCX-0VNWhdNYFlns@66VgI}Q<6?fW7^U$&yJkF
z+(=+Um`qYVG*JWi@yXVYRKTJhxlLeF62Q{jr^k(*#d!Nd@F^N1(%8E;2r5~;JxPz|
z>5!Jk_6b&Oy8egJn!aZIG+fdNr7y`-!4t@*nv^u>Y$#OAd_Z`a<cUTHT#x^O3#i6K
zSsTp0;&e4Ld}G}^DD6@!1BGTTIfy`|2bMb%R?xueC+7qJspA|k1x<C#GLBcS*dswX
zt_rg{ENcYGjvem>YHP^<$URZ4KxWdZsjK8kFvZ?jmW#-5m5#94&<y;lJ4_MpJw=8x
zX5y-9D6>1$Q=6Z@|A*`)ebHpB^!DVOTYLx95_VM54TEv@<A1L|@G2!$RTtNGy*ts(
zmpa`#&0}Q9*Ft!MbLjAIp@TRh#ZWJ(TiaofEp7P2{6GEiM;vEkze%p{=$*=cnVmWK
z7a!%v)jx<QVE7VEz=eL>YY5=rewoYBANGCYonu34Q4nn_y#V}9*ZT@WF3C}O29aU8
zskXnm_zd=~^X6xw@~l)C!nq7Uv1}#RzS68WKP0tE;glTvfA-!y9?G}xA3n!mm}DI_
zGM0=ov>`OZV5Dqe#!@OR)-2h^zElRGe8(8O#2DEtX(1FvS(7D13CUPOl<X4E@x8A5
zx$o<`?(6>juKRgC&-44|)@#a(v-3QU<2;Vz{2ZUpd*L~~uY%N}HQ9Z~M{w{EmJ!?t
zncznRg-r0B3Q%CD2{XAKL+!iceJh3lFJ>b!iwa3vnTR*$q>fMud4I!LXb*WGNWDle
zLUhUC-GW-Z2mO9-?k)TvlFscy9I^I&(C3UvW&jw4wS1Bg<S(vl7h!`3ChzxS(_}?o
zRO}v#4Dvw${Kaj)#;4=HX8H$JeeThY2=un4VU7sAEIoEIwQkJ$PeDP0*g%P!Xx*T`
zl*q#@zi!~=$*7&Op53E2*2V1=9U;{MybVmF6&M)>SL7IhBTH&65@*s~N1~WvUEE`l
z5L_}$+AV{d<zt&1=Yu|loiZBP-V6tH5fUFKG<n8YO#DJl@TT=$L1Z%14F-Ff#UY?z
zxHcc7F)N86+!aUZ@`+3GIGHd7pQ*(>>Q8F@BmyiT5fZ22&FC3QV(qgZwXr4-zcr@D
z2(?9J#;0p5@66=@8N@WZ+TbSF0K0K(y7E+}U5n{Le}X&3*h>&%^Ds9WZ&)#a>pHKN
zA%LP88SV*@T`B&#`lb5fI7v*vt5u;0Uve_YCp4h_)G5moIfdHp-I1^sC=7Tg$%<_s
z6zHu|h>BvdyTv6V>bS!!?}?I$3>*|NL^FWq-1PR?Cb(NM{2~<-k4TzdHLO+H?tIC!
z&Jiy2JJk1g9jsn~-qXrcHR1>YJ2HNfwFr}tQMLg4hg8||kmVws*=V2@Xkjekpc+hI
zb04Un!Atj}hv=~KfZTL#23g;XRPYHQ38=3@Ysu={;@`AwTs)g)ClDaDVA1xP`neR+
zR!+1Npmt}RPHe4{idK5+IEcW;31K6WLFqJ+CL|TEDK9bAOQ#+)baieH#rQRwA|az2
z$DyU7$MNwInF-tv@pV#eC+v*?&;p_{YwVteD>2L73U%K?v?ntvumK8cFqFx*r&J3Q
z9sLh69C0}n0n!*lQQj)jc;u%mm-2IKQ6H_*thTC>4(mm^EVfZm5{!dV6%j@dk#>r8
zlP{;;33~h4@af}3skY4Mp_{vTp%K;uZST-^-6I~q6@_Uqbn8r}n-+7#@xw}C<WVOK
zO%bN@8kQI}z)s#a)k!F+pMLSOK+m_P<To&EbW)@oM`}0$5X@4ML2mEE7DVa3V&}R|
z>FQY$lGg@XdDby|M6t<GZAw`XnwqkRt(RyL3OC_;9V-BQ-YGmoz(@r%f67Sd_Or!e
zeUFUwhoB5J9>lXWW6^P%ry2O7uI>jSP;X6d8;!+rH*S0AKeDu!NmrRHFse%#s#j9l
zy<%=?0h}C#zY7H8#pSNNRFNq)-1%nQ517?G<b&^}iT9=+7(_-xm-dHJBWA1~t#Pr6
zqAYljzo<Yr%$R^CN}HXiWGL$*?doM&saU!&wMmP@bMQLvbZ90sKss+AiJBydR!BUm
zJa8D0LK{jh#43o(**%0fQYH5ml#;ts&HEHSRY3A>&mplUYMfEMVjaFw`_1FzjS`1Z
zF~%L5u&`e9wU|hulI47gO0&BU0WX~b6)RVDy3?tO7qS8xP5J8EN!Qk7;vp0MZBhMQ
zmKeGt@m)k^kxp+^BG`QbiB*BoI|knjrSK)TbJ4S`@&@RM6Cm0}`s~a_MJPk9*a}@}
zVIb9J9BBIqzwq_TqCiasFex(~y*5YqdXKfeZ}=|AcYEEK-%O?t`Wz*XNt$WISv{97
zr+N9l1QSSLzSlB(fR8B9EeHeWsPhpz7ssR-gj!i&^PiBI0?(49z!sO3qN{?!TZV5z
z!j#2RiF!EEfhJv347BXiqmukqDF|pH%U}+O1>3{DrOTIO_6kvyRNer*n%s{Uy?kE7
zK(k;aWNJ7?0Mq@D69*l~01C{PPSpFEX7^z5E}z8o9PU*6smTl}1oFKqfs<UU5Q<he
zi?lIiB=1+x<|EC-X>bbtNaM8zSKT;W6o}N$$JY_MoR{Z6nuVW4@m=<T<tqDVc7-vh
zN9|ywW?{Xep!{aSL>7sd&=<jLt_Wy%<WBUgMe>4>2?=*jsDKy>WWriH7mIjWfK4f+
zLOMqeD!{@sVQbgQuNw^J6crF%5ZZ@9Fm7qAka_Nlp_Cg+7QlQI8-!IgyKx-(pc35}
z+Acxz3)in#<MD!5OC-@cAYniN9X$p}#pg<j6tEy7IVbfR5Z00tPtcFJ3+<)Bx)aU@
z{pbPGsBjvmOpQ(N7Rmt9V!I&COny8l#<sAZA|3&5X2%y3<L@LX6;d0pG^E293obrq
zQOOuC%^qtWEFB4%-^uO`>lVc~;zg242#}R>3bh<bK9NP?f&s4{wqL87v@1-=<lLp(
z<N@S-Bfwn(>noQ6+-L;I{u>r`r}$5DQ$mqeb)z&fw03aeGp_oUwOB5efw>|T1O>a7
zQI4`A#$8#KKma2mE_5Q!^e27-aAMBt_heq^Z33$#K?>;c_B3g`oAyZNf;}PpXGC2)
z0`d(mfMXfuS+jtEaTQlUM4IQtaVvOO(iIgFjay{ju>fDCzEYqk)?#rAsGP(F%l-ze
zU>|OO1(b_+m?a}6p9;Ki<UM~YmDaryi-<gY%IMAf$)brJo$jWt6Y9FpnhAC7KGIkT
zOS}SAK_+MX{AQsZqL)=Mc@68G0_<2uLc19pZN+|v7@Zg8ao4L5vO&wJ+=qmYx!$qe
zdO_Sj@Exj`El=2{;C2UQ*@c~qs3#Sn$CmHjjL&80O}p0%m4}M;(e@+I^}lN4aS)8Y
zU}k=l!<G^%#XMAC`t?%avD;{&evInkhd|}GuSiQMC1J8JdQ`i?Ib&rJ<U5BDm+BEL
zch$z*KC-xxi9(M#NUDJqb~5N(3pA3}q6SkwSXY8!#Xdxhsx)aL{rR|*<wt_PXG$vN
zN0LiGJY$Ja6H3*aHezEYu~0<&p`&MRE<>P$V<hTz-(<|i%`RY+ziIW{<g?u`bWKS?
zGCh!tkOl4zyZJseTg+ItWa!ff+6;GGYb$;d&sF3RgKq|;M@b}XL@-55@S1l9qcAb$
zPGs<8p_2TdF;8UH$|9RrF;KFafZqlx2Ux`Xn59^(4DO`;tHq5e${3Y)xEm~|BFPcu
zW0R$%+o{%e7>%8AIT9Bd#5!wLj0Sf~u=!6uREA_(Zf9&<v3RZ<>vj>XUxVw|4?nS9
z({Qk8lZTSe=<|J<)A=mT(B3NUr$B-C=tj!LXMP~>0kdzNwaCKNeK$84guyCBfRdJK
znnP9Hg{#0Lx$U4b+0>FijA~K9qpAmLNoyg^p$YOyuX9HMy2CWvm{Ur8Jcj$)TvmbI
zU`He}db>X!4NYDAP7>9jjQsBDdRHCzNY?pLbA?LBY%$-|bG0h`fVnxWvjQ05DT69d
zv&qx=1(Dujxc1%rxRVSaB`TSo^hw`2tc&MSj4VrgTIX0n2uPG#v_+$dW7GlGPM#+{
z57nR=aR)=ln#wGVG#3)zeJxHUi`sbfBLac$2>po@zo~npY{nw;WKMFVUncWQdRccy
zU=nIX+HG*ZHsd{^_zO47nDfBZSKyd80RdTv-DQ#Go#xp5W3M>G96d_(>mAxUDH~}(
z)u~kZ#RN908TeORk|1JweMLV=#g-CmsZdm=o6^Y`lT66pGj*kiX5Ay_Ig|Loj+ND&
z<O&l>_Y<-*N1q~YRG`tf5*#$G2FD%*1E;XDpSnsEV^da9!R}ul70OI_M{gm(@*^vM
z_>ex3Y&sm!X=;u0qkcoUXK_$45pI(P$ge(MCZtk~?tjM+SLX=o5(J<edhBzJ$0S^#
z0Go8erHA2$n)QBNU^1eb1S}Z+rbxoMLz0ReSMRFH3$TEzr1M#Q2B;9HBB@Dk(b2%5
z(ikq6QDe}6iFErEWy|yty3*@fXJYLSob7h(z2Ui?Wn4U=l`_d4m-@+}?4>$)p8HOY
zbP7+bE#Y8GXh6}=+s_s(8e@<noZcXDS)PoA7PjM)=TV*F0{3qG(0Lhegv!s#bZ3rD
z!T}aUiSTpNzS+EjJJ!Egk0V!@td$}dm274wN;09t+96X-CIZ!J3m~p@ZY@Dq>gJ6r
zY{$nofrZ-^WDT2Bp)hRi7fZrprNVb5&>A9|7ud&KKR6g#Sou4I=ZN#2;!f-=HIa;N
znOUbmXytl<OUP+V?yS}I>PhVE%k9`Jy9mURL?fQdl<uRm1o;Yx%;0vcA|5Nh2=Gqc
zktAYJA(JiO-|T)SohPJ@9RNinlZ4LSEz-%doP866ad}ku5P&?h<8|e6P}Dat%QZLh
zVV_XFuZqu&Ox7Bi+XP*)w)2u5a~!7aL=%eSRyK;gUX;&A-T|yT^kQ+OeJcmZcUWe@
zJ5BT>_1Mq@y$j8yk|xZn+KPU3|Ha&Xe6u^`6t%50+~nAo2!KwOGPFAm+1UY7nGhu4
zh*Ew9)c><#Sg9#<KA>V0W6@-I4Tt{uL(ohSBM^5~u!kf>_e*Zn4)$1?G8G_Qw3;yy
zl=RX`i4pZJLbn^l%5oj<Je&ASa0sLu#QJ}*5xCa@>pji7@hTyRQoOILcq4pYGrn+a
z$7FF)5?M+ynrs&`LptZPK2NT1UMeh}Ol&Pt`3a!5&@o<H#G?{~tYBeg)b{>?d<fnM
zsiZ_10g5xA``y>dLP8Gnoj;2>a73vJNr8){jf3idG(T_4l)1Lzb_nmQsMi5PIli%o
zxSb^cWo6*AhiLUEPXBFee+5yR2jT{b3vY~2*$9+iYyn)jgea{@`l@@@QdN+U3$q9Q
zd;T)1S{M#+w?Io2fZQXEi&yt7eW6EPbu8{W{gEy+pZjKfZMafs)F*UtKLTB1L+`eG
zT@ASY>sGYZv8--!?GohJc~E;~3KVxJvbTRGUs&3GPP!Z=i?+%+YhH!zFVL#gc2fai
zm-6=AO~z_P%)@5bWFP=JvRDLbKm0(IP!ti>3H)m<Wonm-cz782c9`HOcwLVsug2CA
z;f&BYHwjDtn+E`qdR?{|TD24qfpWWGN<YU_H*wA3)^3OT=M+eVrRiS;ERTjWVBBJB
z$ZN{M(>U19Dk)c>Vs)FYBD>O#YbD6h#H5ZJp*(prc|%!#<`@br3#gEFVwrAy+(6Zt
z!q>8agWxPzofJV|A#_0t5K74d`%S4oC9V47pzVl=#@#cGijyGbbz<UXql{ElLGe2G
zF`pVFViFAGr8STGC>pmkLPvVET@lH8^|F@9BxtOQG}{O*e>V&_fk@l2j#1`1g_(x>
zjd0<f)6V4X?3qmcmO3>UpYB1$I(k@-o|buNcY;0%X~4JX&-QEF&5;5U)<JqegHCvT
z7l{W~-zuHbUZ)EbX5@}Hz3WjMfqC&9A^x&t0ALElg!dQh!_cq!-&)M;2h_dTBDDHh
zPBeZJix+pIXZha^vWwm?B);E8rR1TKf%%|Fr~5*Va1sjMAIN*TYspJ|odu+s7A^#o
zJ+!M~NJirCXaOoVNg@R!R2C{{Id_<*>JvJe%$-DrPg(A^`|y=|HpvwGsa^uR`ot=i
zVhtHL36k|Gy9We~9q=>Vh3I{>!AZbXR0IHJ?X}T#ZeKxTG^WR>gKw&*6hE@@scI@}
zn6?Xb<FQePQFF!a26q@ieo|*RWwfpmg7tjGB?5A_U;`*)MMV=l=78>QvEC;I*+Y8C
z9okc0^eE&vVJ-}9cR6+pHyBi8G=YK^_N&Y7pI9zz@<CLFpAEt5M}e@K%{@~E2a?ub
zy1bep>LU9I&-hE^8Pr|e*AK0odL)rqK%mokk@AuJhBVU)EJ~}5JaE#rW`s{;lhN2R
z;3zCsn-PG;mtZZ%JtgD?$q(GQFB$78DEZ_Kl#1{1CBT7zv`V_ay}9vB&t5jJj&~$-
zNUQf-jqu?r!QRdquGBhA@(f8h^%9mlIWvQ{6Hx9e4ET+2Xsh)16&!yPV+SnGwkxp(
z#27WZ=q0BplHVOCnoS-Xe2JumIyvNO>B}%#KH6pwfg!kU`|Ivxx6hsJ&AJ?ul4%3m
zPlbvNUVikAT98~523Xuk;5j>c9T}p-DKMW766@kD6{@*Jb4xd5I#kQaq8$j>B6gAZ
z>m$F)KSUkAH^wv&`eHS^jTy3TVOMQka;lyfy54g%NynVicb}D)$PCH19`K7u3X|?V
zeb6e=e3-xE+b&nLPZ`NiYHe|RSol}OS>$zkNuAY)Zmvv7a3Qe?XX)3n_B?UQ%&$TN
zV47t@eLA|r9O0R~3Ou)-)C0AGqZ-U2U<#?Y{3_F;iGO1|WRg%$^P`J3YP}_1sfp^#
zI}pRYK0zDN_@SzW1e}qHP6?@4_vnc25uaJE29~cAlXR8BxX`<Qy`srT2K+?{G{~Y0
zGnw2SZAuIOLt9Zspnwl?pnr<A{TP&Fpf8<oCGYU|zDmTY8>dWn%*=MPuV_FJR~Uu+
z4X14|jFl=`_$7j7NL<NB&=5c7+qJkKZKgEf1n%>DfE~a-s4b$GwWt6o&JN#NP?VL9
zp*<W0GAs%6C2`}vhr2+f!h>q%g{)FYtZ#(W9_&3Z+emy|<q;_5ez^Iqps}`_FNzL?
zc2Q2EgA2pSlFsOHvYOU-ho*E&LFGaONQ*;UJFFNRqlFkol$3kk0*+8OS{f<TP1~Ik
zqm>{X)g9|hp;M!d<ssZKF12bRuUI5DFZ1JyJlyIzG&qUA`#9+_@2O@7rF!2-BR{Wx
z<tE*St3YGjkZH3l&CS~LS_=K`^9W2J+wnG+j<(y4oEMle5d-6kj*Uo?1FXZ4m$r92
zBU16f%YE=9*x03f0|8j`S;sLaM+p>6K=#fP3`CahT^*_!*1QxWK^L0qZrpr=c*y4G
zYvmTKK%bk#PZS{b2V<r53NiO~K!7IA1<+Gxoth7_f9tL<(i`vqXOJ9Y2~_+Od?Yqy
zLaiOE%FZozx?4<<kz8~R*du04C>2GS;!n;n!!;d~;%p;_d*>G*p`x=8;#>fVmh=Jm
z360>Tig)YBNP%2OJ5XGn4%#R9n>uK<CO?^Zlu83(1hAX6OpNG>yZNvzr>_8k;|<a6
zpvk7pT?pHCy3VdzN|Uk$$<0Yg60PiHv=qm7*%5yOZFxicsbur!$vDcJPXMhdSG<k!
zVakGb(nnAWnON^ED`wGD#ElWg!RqW|F}+!H6NxdJf>}KgtyUnBuro6rOhc^HwEl3$
z<hV{RM6+Y~4d-KJ*So6rvGOXrX~CT!5h;Pb*k#GPz1M%G2(Lw!F>zOf%LV|`?S!Eb
zU!3V<W@x6MvbI|bvQnWEkmFiN82?#QOIxMTT}j8~=Ub$rHTLX&><2`g^;t%(P;XIA
zgOv$~HwQq$1Kv26ty&%euvVkjIC6n(9b8JK`w!?)E})3i&&Juy9C=jor%N83npU6N
zY<_ER7S!Z=jY`@^zv@P<Yea7IGci!ro`Oj<efMiL64IxSjNVFoiTV-J?6nA0wRz1N
z@$XH+1afL+zZxzS!mVBA)#i<&2y!gcC=-TZ0pqT5uh{t#LBAeuD<_HFK=ZyW`%V^{
zk<FtH+qN{3RVx_G=F7PDV>AoGV-roRos#=fubl!pnC(DS?>NCmZM4QRB29wL8_ur~
zXVi)MdHo)2y=Uj#1Wg_-+YK%&`OuBj;R*|L*~qj<yEEwz6rr(6z<}Fsv2M+_q?W_T
z6hms<(NG$?T`fz@Ql!3kJ&x-&)GCh*9`kYADWOf(le7);O5Fp4x>@CdMg;?Y9V#T?
z`1U~4ffa1EX6+$}=%ekdtR?!_7s66kQ1cxsi)=_Bpa{4Ybh=+GfDT@Bj5|ueP&B(i
z7JKh-xyaNBRtS+248&xv)w;#6RE;5nzq80^FX;g`2ZXbz#4Z&m9LTZAggbt9Gm;nq
zrC#E1KNG_The;z7>9RnH{1608IF}}v(mt9!vDg8cV67r4e>8>qIS$gANPg;OyqLEN
z1oMIXF#?rW00(Ffpg?H6rdOC_VJ`780{CheX&b6tr}ku8e25cN1wOU{E(M1G3|H`7
zhZ{9*66hH%bQbL1ZCH!<af=Qn&I8{ixa)F(Tw*xcggQG#;-}Mh*=w5-0pF0W2^ODs
z{iW&&3Q}%$(nE?EM_m(Mo9zoCUCSkh>qqmvU*?=memDdABrCC>l`_ZIs3x$Gwd<k@
zWHFU#Kp~r0B*t0#ZK9NggO&@VYuykR_zEOC$*-6~2)Qf+fStihJuyclOvO2%RY~xQ
zlh2f3pnC4!Whu%1!@c19n|vq7Da$6`%n~g$hUWMCa(h7G@8vFA$ylj--2uL)9)hZR
z^%FI1HV!?J{FsHsEr@VOD^|bXmx~dMidevT%r@%}b~Oh=Sl8*$uIH%_4TRJm-t4v4
z2g2Y(?mpM1BO(#xvk$nK2nwO`%qzw5o7x?^CQ#Br`dd_%6uX;Aq97zBmh;cqVYpy*
zMU$6zXvdDZL9wnaXihESx}{Cp(qdsMj*mE*Xq>f|Z_F_XtTSHY#@vAvGeMz)%GG#u
zft`dAHs?ZbpLYtEu>&Ca%6S{`(DppLROAs|*JM0)(zV6&Bi<wE9-7DK9J6L@g$<AX
z#8ByGKEeTo4VIxClWR8e@aG4LMRQ|G{KQKc(a>JKSFG3KlJRf!2$Yb$IXUTGesfw@
z{B{jAa{^Mx1SWE4!jfx*VW_RtI^s{5<YEuqf~OK>T{1HwDhYLqYzLf@Eq+_3on>kH
za;rGbqMS<;Xovd!YX3kCPbS?s?d_$K6lVQlEk?+M&K#o!(vJ8~s>^w9WBS}{I@}JU
z9=XyG1gtJ-_Rq#xzZ>!PF`W9PPPvS=p-4e8hQd9q?-Z4akcme`u#}A_doB2IDva8Y
ziP+t!L&F3xw+}F35QM|xxdqlUVf*t11b!$Yy$H=%I*0=ssx0ay2&hR88q1q02#V@i
zj#DOty85LlGr8k1Yu0PP^;9P78GXRlV=)t%Z_N#lhNlX^J}ggtnmXylKSY~6(Cbim
z&`>takFs$;2%@rtJh~Odhq#(67zQKeAw~H8?BeMVbvLGXD>qlod~ff5UXw*m;*^oy
z^j$t}t*|&d0V7C2+Ca-{e4J+S39Tlp6y&sHYV#|ofZIFxh7=EG7bBqMCMBN`yDDhC
z*TXnKJE0UpzHRMt$@*p4@-{ywJ#bLKDv|4fP9ATpML9@_x~nLWO#|}@miaEp{arnY
zB-4W-g`WE}T3=-Wg6bLb`3NS|NLs@a;W-6HFdRu-<X6Td@Jv>S);Y&|8O*8Wc^aQD
z#tJTM_~-%e&_x;&F7R75gR%+smZTT3lid4`xsBRNC_c%UsGlq#WZ%SM8QUSGx$U<4
zl@gKQv9Vvf5<*MrTIDZg?V0A2u0z^kc?V99Wlh}Q+n<2dxsw~7>Nga_qogsmZ^dXb
zj$5s2ke}!;S5T)i7SId@7CS@YvLlJ+#?U#tFvnWuU2jhdII*&oC~G{SE@ge}gT(rl
zCTdnt2}v^arx~Pqz9UZpj)wx&ZpP0t?j(N3vWnKM()sEf86UnI@x@(R%;HEvOU3U#
zq;2oSz^&4_+z!_%)EdfP@j@_C1jJKsBT7Xdoy5M>XZ5x}zjn>QhiBgx23d(bP7;uh
zteVE7A|l(9dx)8E6$j|6A+|d|^<<9jFc^4)9xa%_qKCtIQx;91U+HnOdap;q;E0|+
z+P<_7jme<U>@K-<33-N((lcS>72VXc#Nr{48;+CE7Y&(2<u4Ps7fb}XqE@Y3xO0JL
zS;J6Op?Obpcan!3Ed*r4o}gs~7V~eNd2h^-a)q4`!bxX{%i2+!(Zv)x4Zutzj*f-R
zli>DQ7?ETEoOmi+LuI50lP;`|{dpgq<D?t#6vyO7BGi)ag6+G#-zkE2c(D7`XGKIY
zzL5J7CQ|64zM1`ks4rrQ4A0_3nI-Qr*VTj^1#&#BX{?-7HC16~2?!zyXuH8sHOFAh
z2sF@N>6~}WEjh1$kgvEW2K&I3>u4<@S5uh-_SFPTAUYorBUKD5noFE%Eo?Ffj7s8F
z<aBi(5*0P9fN&n5*6IfInYf%E<4Y(3ohYcgNMf;2B)N$?YXt~-#T`K-R|lYDQYurH
zb}lHIXT5GJaThSeE0&3tMV}L}j@E-Glo}xR(jXnHSrcBcWo9TI<-ltpwPLvLn3W;7
zP>a<dS8S9SnOp}<dLp7)3bs|;R?xXsBuH&G`BTmb7Mn_(k8_;`u|jM#Fv_+_jA;JJ
z-p}oeaJQNoPDkbXx}qD$IMuo9R<D@8nwCdEYi3%czBZB7aLq)ELH|+aeFJDg=z<cd
z_Nq{Un$L#+j3ur^C=@dF;@+i62m5ZvMzs+!Q%G1cSB?b()OLfHVTr4~QN(26T-2oa
zJfwu$EDzrEUA$C4sMr?K+s$Z*BdHbvFh>epYCDjim_QS$?L^4H?LMDHYa<a>8I?&o
zGznxSB7<j5AfT}esI>a+Dy02-7#B6*@r*g54}QV~tb!nSR|#2vUKXH~Gg8Fpp*@ka
z66|6CjWe}_=ag#u4QJ+YCzyo({(hDuW#Gm)((@vPe(eHY4eF(kn#VzC!idSz4o~I&
zp`^Ecz;8~m0p9a7pCE8t>ml2|OIpjy7&zkwqfc$7N??n?YaQNBygIDet$-*~R{$0q
zLTM@f^~84_IH}*RFoPXThIX-3<3VNMcnMf51eDzhTL5X%4~lNLw)N#%(6e0j=F6%k
zclDg{g>eHA7&<aot(LD{_WU3aum?DFu1JmF!)_WQE}(elMD0s)I%EzIm(UTEz-T1!
z#p{UydOwDt7Ib01weG7pZ5(X4Jm1O53by9sRtGR%KwQj6QSW=BREd_52}JSn4Yka1
z*8{q793yj}3cZL~oQ*TjTJH*;RCBrpjLd>jT-4696lyo4ri*Ky=4XZ)(V`gOV5)v6
z`b+nQhIX@fU12ZJ8c6YdZ&V~wLMd=)BJr7YHGpxrNy^HYQdDcA(sWW5J=;F~#sz3u
zGm2_ecR<k!rO*ijYMiCA8RQa)gV3_?l7id0?fo+07%tpH-l6h2RYincda+EYtW?)%
zmbQT#ZCUNhpnqY*_O8%N#lryS5roZM?+f^jG~O`VoyB@!@DZk+Z~;Undu6=POHG;+
zwfk&#-*HTWzF)XpJUPpTwP+hoZIl>NSvAxSUh)(PzT2;#ux@qY;Je8D9DTDxSz7+z
z_F0~wJTTIVHTRpcihYyBe{P}s9@eW)-m$pRgx_@qLx-<YxWD?cfoW<s#cz;Nae)_E
z!`W89R8kKG$t0YG<S|}&-GXC!PLj`(I}9x>Uq~kDoty=j!yOK=sbo;0K6CnuCNOJ1
zHd}q|s|8)Kcad_J+Fy*)Qr^}~n3SVQh(1wG>?gF|gJ(CtP@xodjd&sXXQnJAB#XZa
zq5=@Z8OWW1HriS_CP(wy6l6JNJp)-C66-G5T3HFS_I55uVL`#bb<9#>I>r3x#_Qrq
z)PrlDZ2#FQi|5gv&q<go)ga+kG?q?P@J8R0fBGK%Ju|<`?batP@|(QA`&e)J9a9W5
z_+BXlaSKv%x*M3rJ+|JH@eKiz!dLP|{YW>2)`!@BQ>-X;rI9FB!<h9!z1zW-WUE<A
z8ebhZ98fs8&E6v9HPEcyeq9Z{y0Kq9KdGHCbA0iMYl{M70R#Y$fAi5JOK?cjQcI`F
z>y{TQlF5a5ORiqbKahktKl~yETA<UfrSt=}Q3BAyQTds~$0<->gJ+5Qbw{XL)FFNG
zV}evmOjN7f9sTm}M1e6O_n-r<bAF9#4fv|17I?w2N#8jsLleKBRfVY^YGeu(Y265Y
zkcM^_=Vy8n;c2Y}T2T;*2ndssN_rfGI97k?h5onT_4l5+gBbb|3oGH%j&yjIm0aDa
zZ-#A*MFIQcmJOf?(Js3u6qxWWmEaBRBN&?9Rcj=;54-}7RWdi`tY_YcJWuLCUAoV4
zCCm)x27D-}mmoS>!d`o!5<5xSSEnTYI9ekxSyU>=br)(qxn>ZemVa%Q`X&n0gZOOi
zWu2t`OclH)FoIFT`Nw~EbKp`}-Id|YQW}t7zVQKFUpz=_mSrf_Syd`XX9X0GQv~@s
zgn*fW>3$_@q)l?BW71BbUCp*fE!9sM)kj5M`)(RafoKw;T!G6=1%&C)WHXX}r2?yb
z1AuyXpktrXtg>7%z3(3Mz2@=(wh%Cn#nuv;pkYiX1%}hHoL$-|HsE%V;xRDZLzcxz
zyElZZCf03eT5%C<l=2s)Y8BZdf||&*;|c(P=i%ATp!t~|Q%%SybL=o95|GeXalKBt
z=D6VsZL$Y78(~tZWdxY49VqF%2fEpc;X`RaX~E#zI1O6pk(z4ZDmf+5GQn)Z-skN1
zF_b6~gT&?S0+)(mCwU@dt?xzK4Kl_k@I3;jHGB{hMPE}F?a<L%SZ4FD>d^uN?qY>3
zKaxmeB-zxzQG;@&LuiNyyhlFd1FJW}9pAu6&E!m|R=Q7~E<o=>ulop1S{!?AM`-;N
zWl|bhx5!J|{S+T4(Sjh{bG*(?U%HzsagNEAq-57#p*Kxn^K*SiejKxWE_I#rLUG&d
zNm(DDr-h&DFNF;9AfTZjwIbW0$(bTutpm3tmn>~aQFVos1Y9>j{4ry-vYlcZ|IQAu
z@YP*C72Md+n4qqVI~TK-7f1b>C1eLHFwmiNS~POW-MYOmqJEV1N4>=QE<b_duSUi1
zZYHJ^nt^nY>Gh1Y(F`LIma5w-@apvm5+)<Ethk6g10=PdI(88I;K>MLR3lN?2UyJT
zZDM}9*N}GFx0?nDNRRd6G&;x*IIgCnBZ2wffe*IKo5%tmJ)p_fwOJnZ+YVg-r718J
zuS*Rt!jvWbNC-Djq<NC*%f$~Uoq3Sxab;R*VqZ?DPGlxv>$pt=Ee4ogJ<5@$GC&jQ
zEK++H-Qm^{-4xnm&c{oWHp4s0I%-d4@r+DlDU&Y%BN%EE)#8Csleyc^N{DrJ3MC9)
z?>=avKT3q*Mse&R6p8fL!gtkqN<A^+g-{ddlap#)gk=;2t0-xssa|#CTPq>0)dG~P
zBtflz#HlBe*3ffN9`>ON-Xp1L7k3H~(X;ouT|T|%mhs8OS$!_?jtT9l5sZMe8=veP
zZx--++r|Bw(Ak|BV=c`oswFCJ&(r`yk@2ugSlt3s;o|y2Hj?Z`wS*@EZwq`rHIYW(
z%}%%t%w?|Ff%mmoVk3S8gFFVoviwZ^fS?Gl5*_ku#L3_|386L^mu^~JF@BVZgvpQ6
zf9huAUAP1DvOk+ZZkWWzBYTX$GnRJ4lQerzw?QFL7xy1;N;cd$Q;o7yfI$He+3@zm
zz-4a86$7qBs%HyeA^?Ll7~|y6<{b-QFOFsza3Y2?KP%;&CCSPjQY#3aNgT*DBmsj$
z{}OZ*tK45LnhFF#fjAk%rq>E1@Bmh{H^gcw_ZbL$+<lB>t!QmRCawr*r5*pnuoP09
z#)G@uuBaR1c3p&oJe*?^JZ6RQQCTdCN}S^X&Yle-jfV^{mQl$@0PLL5Wycv{s&F$_
zTZ%B^5`|f5AjQ)l;3VzFjs&i(-{y^=4k{4ftX0&T#-XKD%m^5;-8p2Qjq7lohKIfb
z;t61Hm@Zk(*3m;GlR!`mStK(K>$P}@nP_IBMe1irydd;Kr^#AoB@~4oRX!pBy5Y-{
z86#x`M{lWfRFOQ?0$e+-Rp*!3htRVocnpBKlP>`3AxRflN++0@PoxBZjEBW*yY5{S
zJifCOQnNdvR+z?I1UjW0VnDuvR7k=1Zsz<afR<%cNG6v@9wsB;Tp5#6uIRV(Q9Vn=
zF*{7h1eS{Y5?*B(2C%n5lM<WOdGt7j#vuEbb(VMs4(hChqw^IQ+hvK;RcwUg_E{hu
zSQ|_znyi(F)84EATbl?ofiQ|~Vx|YT0z8+vym)`6Z_QYWP>QINf;jm5&nJ`wHFuGG
z&$fx6Vp%&G+L|_57oU3HgrX;D;pD#BZD+40rYRJXCB~LED<-Wl!_~S62Y({WHLV*o
zWwt&doxPm={C%D6J^%d9+rb^Fa)f|XM*jI7k%&BG72x0>;^T}wWbA40^5;KZ{?5KW
z-X8Y;&PadX0PqtVHz$8rq{?B{!^lHM&TcNQ{z$wA9(hRL+r!(}%E#Uj9COS$(9O}=
z((owq&`~#kKZ>)jzPG23x0kaQI2d`zz|8}k6&$8-eazX>+X?&+Q)e%iKTnHS0XJib
z)X_oy+g)yb*cyR^O$>|;AQ%?}!N4DA>l368@pAL<@^JI=^6(-MynIMuB$A&Wi4qhN
z5Z;MGqj#cq?ARr>M`o8K7PDiA?0#A7UIj%ZMG2V$$_H@DdvJ=lKTiTfAP`7Cq!<z@
zhTFAc7w*6PwN(d+@WGvU_Q7Ft5SIuHE&|(XfMmdZ^1%M`1^wF>j0+C#7s1Dm+y)M)
z5Qey5a5xt?oQH>-8ytNV{2t;K;St@fqQ@&{VULibqEsUibNR4GAJvOnzWX76*ugiF
zAGu>ET4L9py$U!*B{g-8BY1+Q{;}f*hDOFFR@Ns^*_=Le*3rrNl8dXGyPtnRU{G*K
zXw>!SnAjUP<C2n7Qq$5iZe`xd%P%M_DlWPE_(^%i)5@yqXRls2G&VK2w7%)?>3!eV
z|Ka1nmr>5x_{8Mbsp<Kj3yVw3E30ekf3^z-!T;JU@b_OE_7Ck60qx@A=7w`4{%jYF
zD+qkxBHTQ?Rd_}9ED-ioF*(%;KGe~~+(-5N*u$1T#2tL!A$Q2Dec3brXVd=DvVW~%
zk^hfc_U{e*k9G|}0&p03cyJL&7g`s4wZ5k;cJah{osK=nZ$iF^gCE9k&KVcy&+p09
z=_z;Om3&}#R1b=($mezv4uMAE2Fj9O>|Ooibb3?ws@J~fT2i=XXT@i?_*EX2|B)1;
z^y0Z;bq5YU6}(}1X*Qz#$LZPXh!#lH{5><7#y=v~=xNjO^sH2W?B3Y(nKqT%V38Az
zIqk;}NEjyWkr=GnQ`clj4qe}7QT<CgCm`TSc%qnbC4Q(}jJ_$JrPSnETpNFvl8tZj
zJ$u4C(IKv(s<%M&Dr>o`VeD1g_&MnWoVgL4Ta+IY)uWz#_x!mw^}!b*C$AIuCtBiA
zCXSGY^H{2UGOG@D7M&e09_3jwggx$>SlZjJ_HO@U<MBu_%p+vTBt|f=DF12D=Yb>0
zxF@!z%im7yzx6>sRaTLQEW7bxiX^FKqqyV#ff_AORDXom1A*el?R$~Mfo)DJa42lF
zVna7zPe-=XhXn_XM~|u&;9kjjic-ERtxN3fCQ4B=I~0BGLgLz9wn2IJw`J|kl^dLZ
zR$XYvdoP8Mg9R}*MxJ9aJRepC+U0f<!-QY1bS<$3BjXw>dka+2`%48Ld)*p5;S;<~
z(VQQVq$lfxC_TCPv07-);;CWhm&;dnk|oU|(0h+kn-yeCXV)o+6USZLDtG!_oVFO0
zzi{lZ2mRhy#3MnK^6)T1rxhbg{S@$ve*WY|@9Ed5w6wkw<%@^6Ctdu_8mIQt;e#|-
z<#GGr%f265Mah>X9G|qG9t%?O@(^I&4z>Gfc*Uh8!MgXsrFUg>2RNraEzZerQbk3J
zxM$%J%<w<(vm_}V@u=UACT`m%JUNoAklCf275}E#{0ylX1O=QjMBM46sT%gBM<3;x
z`48nlmTVab$84{8y#9k+h=T{l<rZCNr}_nW`*|_jyeqZjfk%={6fNB3C5Z=R@&Erv
z+<bH{xX{T=bJ|%-YL~3g@5PbL)I9|a$=??|6`p>ghZG2YFYE)zrPFufaL}E&+)*wY
zz1~~K+_olqQZKAXJHOt4-?f;Xx4Gx(dELp#Eht*|_1M#>!Y87}Pj4iJZQP+9dUqTJ
zS()MAAF#wZmtSJ(^ChhOp^R5a+yKOPkb-^K#P&PgCw8KE$UuGfIGUD(ewr%gxOtWt
zE|k6+%6k7u0r+|K&W^k&PaBxqlg5v_w@+Zq=C$-bE18=Wr*HicazynQzjkU|LYK{u
zZ~v>!!&^||Yk+GhTib#b9Zw!JH9IIS%&)vng}8nywMKQ&^bsjuzBIcyPkzKDV)f*K
zBb&s$jqqD#daKUfPL;c&mzHXFUUYd}o$8q73^$Y>A-~0M7@EIGCHUqVf5b$$#}8Fh
zv%=hxgioGG!E<K`toyoG1kGRG@nUy^4b64H;bSA>*7o1=HLa)y)fmb-CN)V=RTVGq
z8=P%`F8w~|P$?j1jF!D5AHlk%j+)l-I^(?sZJ+pc^GKL#g?L{u*BYm`y8N=IPVlwH
zFkhZ_y4XYiio~uMe|e~-NTOMapq>{tdbxC`;kyTF_rkWFKVeZBcJFq}w=btW%;Zn(
z!kq`YEc{4bWBI-UjJWvM%tN0J)g0kjv|RNa9-XnSIT93_uaQlxLVJoTI>21k9IfJq
z2;xnvX(tqG4DYrTC_Ttp@vV4xQi=O`$6I&{x*2s&U;tNO6)6a7b~NQKY~9sTa9&S(
z>E-f1@5ft^dx+tirtgoPCJ9Y`{cWAss@Ja0Y-bqb;o8xVpYMa#^SaL(tlVwOR@ZL-
zUf7tn<$0Q9z?jWc=J4aju%Qp<w5csKokwZ+j$eFH5%Wey$#{otx9=68pi@?8C_t`+
z&vZvaD2wC&t&e!%C(~!uJ!OaTZv0N_J#=gLh;s%G-n+1N@^Uz?6J2$1_u!Ef=;65q
zfMW=a|MrZ0<G|wQ?W^8a8p{WAG}Oui9bQlHwAMB0wRWDnCWQ_~-VF*}JZ~EoUVk`i
z&4c>+M}qzq#J2@~deJo;ls>_UuWF($%`QFgdb)A4$e2BCId!6VTNQ;@iyspE@W2SM
zaNlIydeYonUAj_BMZEaEg@10FbJ^`V@gURg0I8GN{%zZy_mOK3d~rkm4vezCH+Th6
zIDGp#A33)0ea+z=w@@sTj7Vdu(!QGe^3FDPK}A;OF#5^HbCX2#>EW;wv60gfve|;t
z1k^pnMcJQ9N{bh7oXWg@_W0-JiJUzt%L5rFVEYhMPq~%}*}CjE(N>r&Z|p$Lbj*F&
zaq&`i+qlFQ)T7pRZgvYw_(awXy7>H8W%En(Avaj^aevK<=3Dl1TacTp-=xg*ik_Mh
zA#7gAwuE0_sppo!Q#rdS?vVM!==#0p%K>uABlix}M4t{7CSj*Y5-1y6_B3nv^XjL!
z4t-Zg_f4p!wa$H7i8~FURhpU<yh7kFR1ddOV8>D5b9uW`r_4{89>nh_)msqfWOjh4
zzR!F!(T1;f&kf~MoTno~6F4p<+#MQnU*5C#>f4VPzr*&FJt!4DVUyU$pQ+rweA9pv
z)%q%86&Y*uyz1qTiQ9fxiIqoWE>|bC-)ei>#S~TzsoNiZ*u2i(;y8+iyZ4N^BK%oy
z;MKuh-a~3ULHrTA{t>JGW5Rr6r-sYCd6ONnuHO{S+>9H&THpS{P&raNq>X{*LP$P7
zEqEag#};~*`KsneV`{IZAy)W4>$J|XJ*lJt$Wg+J7m`nI47s?W_A=__SIJSKU-Lp+
zkW}90u8Z}b7q`zNey_%EL5#k=)A7gV5<j|!3tf7DF!J+dvxC_=nJ~}Ch8NbH?bxg_
z*>#)CcR$q*r-yh-P!^8Pmw3@qWnC7^&|6SU`j4RB@GE*-(6!y5x5~p`pIFt}jCdit
z1-%sBg60Q0vT;_c;_)+NvGWG%>K328yOweOf8g{zZr*gDpJ;h|&0vr%Y7B|=6zGNJ
z+MXL!s~_I$k;G-dk+)+?*>W?gn!+Y(lK<h3-+^`N(8%|7-qonh4KM|oFYD)gu>KZ0
z)W=BbEV|whxcp}1#)pQ%i1_Eg2^HUb_PM9Mr~A8d5pG49lq!Yj4(i&<%!Nb$cox_H
z+#bZkk`K$z!%lmazUV}H#^$8UFUjZhW;)l#*FMR6E!}67#-nxf)gisk{<5?4;j3=p
zi14l>4KgdEGMie4|IqJj?P&Ans`o&>d`F8d-VOVCLUeNC($I5xx*zLuQ}~yH4FJ+3
zeHIS?d?S2yR^~_drr;LD_P(L}y+L;)khUzYCH?5G+XaURXHR}#`L^1(iNfbAG0_O$
zB;x@iaraLqm2q{pMlb9%THUZt@n6|A&H0tvMWw;t|KUFV@%eX2zbbP4F!4B`DrvOo
zSj_0TkeK5k;xx1j&IdN)XLj}AKIVljNVMZ!M!suX(}QZF=ipWHx&DOz^sIINp$V{W
zN`cyp@5WD_=X9|4x@h^`l+gDiSXyI5wT<$x%C*1!m6z<XrYd{um5R3c;E32v-2CT%
zp$i{vK~5h-Iu(+F4j&e&eUyfF;PpAoqAnF)a0~otD}KT$F-?T)-kTPUNInS(EE<9D
z6z6O~|InQYe}5rT7&1HIeAnXC{><q!%QqE#0`Hd|?BeA;U+uWGEOpPaM(ck!1YL#f
ztsc#(*~I>9-O?2I<NM#=!apA_?=FBr@%MxMzZj+~yY{_)`43OvpAI6<@!+6;Wk?LV
zmVp8Izn$T5F!RFV#lL+17kZd_=YKl#zg#N+rz8ItFR8yQQvWj||2OZ4|C3X@kSt0T
zNHodKOEh`R8lj6^!2XL1*RssFFb~JKwarDJE^R@h)89nog_}_(JMg_q#owSh@loCX
zS67z3?CQ$65!qYt>vkhzO@^k7Ehs*?<oDmdeHAv;D*rZS`pdif$>66(0{zWxx`&jY
zk9C5+X>x8E+IzsNesa_PKO&yx5JtD&v><LTB}GTx`gZM=Lmb^TjQZzwu*ckj4Aif-
z9~Qhk8ZI`KzVpKVzWkG1dtX+)7S)~13w%J=Mple*Ob(J;FaA`?HtMmtU0Gsd2BKly
z79=xqIsEl{?|}B}nxh)=oZz8d>YiWHdCWtjdZe$<pLz7Lb(fNo4=+M4d)Y0#dOdC?
z<bujQO`w%jcX16}V}{7f{PnJyI*RV@JKponW417bhxyurIX~ze`g^<GpxK^=pJpoC
z<>_Y_P^&f>_5I0--<`b{e?67O8!B}RO8@J*xEd%IJ+F=pT*%e9<-73d`oSM&UP1Ku
z#|`f)ITan+^JjNR?@rpT3QS>NwOK#8`Ic!IGy#X{hB+Ec*GU)n+7LMe_2j>vSEv2Z
zimt`U-?!+XYyNt6p&9G&?5kfNg_IckIZ9>3p*<a{GAHnyp`Q|5T<k~kH0(L2<bL`0
zM&})GNpa4cJT01#rM!rj9r-2fwgp{E|CLjm_pN&i@>@cMUvku)eEagp&P~0gySg1O
z7R|k730u(30CszG_DaDQ-O2RNzgWP#@%P;_wYU`_x#Jj<j?>4gmGX4`osuJZlE}4(
zJ{D|FPUC*5y&U{~T;^j&=i0)d4W2ECdDT5(p{!Q)>Wj(Qm+lL?VLj|7mH4WuN{nNn
z(i2RQ4{sPU{oiimYUahcYj+a9y>;1GOW)+$f?9Mc4A=UH8JA`@b)2`LD}eD4_q441
z<`}aTNoU<Px|{QH=jVmj;E7+H&--;)atr$NFxtzXLZud)0V{W+#lwHe{n`u;=ge%X
zg*#mg?-bg&8s3z?eCf#Mm9{Mi77lo}c^fm|k0X_~pylH$8$UpV+`r+v+45owV#%z6
zffx@O^ZD-^gTme0g8uf(|8b2=j^TgTk(4`SAO!orFP!l0kMC<=z#uJKefRrT{J%d+
zL|-vz+OKy<<6izwyb3&kbmx}<$4B?^p_h}fn>sH!hW~TN|3~`x^N-Ir#=G_h?0HPz
z_KAHXnW^ia7x*nKE1_-R$rkiCkLTZqj{BE%PDxv)T0!`amp{cCDDEAXzaLi!O#C?X
zhZZJHK|aUI?7tX1>bie3&^G@v@Z-b>R*#Hcyg^iO^0@C*S@oDZC30%pey5*-Og$M>
z&Omj}-wvq1896&_<83Yeb_&JIpjV%tnh#hE(rkD$Y?&H|>-V5W^}|2I<;Q+#^Y|_O
z(}@zB=6G?V`ftw@C+_uX^RnpXQCp1-m(HgQFV^i|PMLf1KbvM?B76V+M2<Z_y>cXQ
zR^ZX;yBewvk76`tSP~SGwZ4Fhe?Q^=*OQv;5}=;?rqkn#GljHApNmg6QixmFNOt}G
z-%YQ-=?&c{DlZo%F0O9dg1}KSlNUqxl=qi?o0|kFyI_S3o<maiO{^Vd_U;@TS*Vow
zekS0bcE*2hP8{mw7W7{{fs23hF#oy){(rS<bp1N-{&Qdek2>3mvb!!ea9o9AjOXcP
zsv0*}7YA%NnfUE!8^vez(_(kD9K~EUkPTOW=h&0~iyklfZ>>uw{>h?SQQF&AsP8qQ
zktpC%Coro`(tgszXkc7_=NX{>Fy-j@DQlIMDsEL)gG}cKnxVSOKN~tZ|E=}z(0>|e
zaTj)UJs=w1H!K=x_x3U|-q-2d=x|eH+Y<uBgseXFWyeN(&k;}DcdfKJ6(}~PVy52P
zuj7(dBJx_~kwn5d`XRaU4gP~Si&hOAD$jNl94KvHZ!WYg%{QiM<{i1UZ_P~ZN>#j7
zU^ty|xibCSJFzoW^U~>eKfYNRMrHEvSlcbCKB(u=z&xxu{%Rl3o=U&|%%9_hFUa4Y
zT>iO14(YIYyjgK^Vv}>dV%58N*gf=oZDCP?nM;W+Il#Mk-y2z{>ncoPM^UclWF9U0
zDf7xNXBKCr4_xS>JbYhXbo<+EfKxXNQzehhzro;#n1Lh9#9aWYzkTLZXi;2^ZfV=y
zsWcz6{PQ1L9acnak30Lw`oA(TI?Z9G`WT>|Je)Zf&>HnxMo|6yj=A-w@2C0>&Q1uQ
z8QSy4wsGgJh4RESv$wV|eKCf)s%k+2NXeJ?kC%<&%+1PXia>TgadN5WvL<hKLGWdx
z+H}k3SIL%7e_03Kb9!M?lsV6IUI=noar)iC$t2q96da8IQqZfOtxKt7w3Oc8@!<Y4
zbx!wr3J<qNNWJ{X(!Fb1AVNSyfLSCEzW8AD_NPhj&W(66&oc5)<)wJ!q)AVC*r(X&
zJMRw+Oo&MANj*ltu0g7QBYle_{^-kR-o4fNL!TQ*&35#jsbBu1*h_Tg3V+RB^A-v6
z{u)K?YZcXHQ{H8(y7jT9FW;THzqq!$igER9->}i=S<$CRW4X$sLgq_}Beu^kUldv$
z*mwJeeG<n+<ke#%)SE5H^~NkEGz%cA;QBqc0$+X!6U`sAI^RFqVZMy2e4d7W;P5OS
zeYca(E=h<Yb@I^?^y}2iSfV<$bYOaC;dJ+FvxnA4j-)$pRJCQveG$+8L)b^0eAJxB
z-p2mN+`{=MnTubOzcvl%?HWEay`oX#?VDSvR30Rd`@`n$MjMN-T`lgm+j-RfnuF_%
zGHuqayKen~eO;3G;`Oe4nEi6Y(NAOb{i?hGw>)6WXVwsT!ZmW)dPSe7`uj2mL2y_8
zG9q7iEjRKp-rok0kCDE7SoKd@!IwMwYjpF?3O`)De0Kjf*|^E8DK=9|Z@T2)Hh9{x
zd50+~P2Vh615XoW!bUy|UbcCf=&rFTxB0FYbq?F;l;>oB;kZM@i&GA;5l1|clJ@!i
z(vuDKEhyH&vSiPW{-wDg-Iw~!UiO#6Zrb~9GZ^QWQWe}+&{sn!vRysecClMstF5Z2
zCQKn_qSemHKOVz8WizPbqvd~hQ>n{qapvaSL{)b|%$W}gAJtD>P6O<W)A^U+QZ0?%
zp9X*b@#SEwKgD<~ILR$gI{qo2psq>A<!!YZ8)wN2>cz8r+8%5{$y*S1pVbfR0qX<O
zCHKEBhd!=fj_DpxB5NBQ;n^?T@W6&yND6^V;O}@N_B==|{5*XD`|iFi<>?V0Ta!vN
z?A{5zZ06%g6Xjp;Kf9-0km(~HA8q%Vz9{s0YFEn6(CF;J^`hhu?g<Uo(VxU|hhrIN
zm4`&Tk@wnXr#HXXUlaf1c-4=rF1>uT*Qs?gwZY>G*(yrJg^98^*0dKje)`^Nzx~&|
zH!r?#p?|u3afZCGgx`V$S5?&8_s(q|5_Nrgr$eaxyuMGm?TFbI)j-ml5a%z(GfO20
zt_VE-+IEjTdLG$to;Lr@F4I2XW;Rz+-G1)7Ut;&~{Hl0`Kg84X%XdjbKdON0Ik%(u
zQ-(-q@A6}T#oFdDyi`Q#?QP=yFGQwxITse>)rSZ^q3(Y)JWa7xHF(zqA2sBrM|DZ3
zd_ML3P}8Z6=(j!Zmo9HXdtOdBG=gy0g26eLVDqA<Jo;V30lx!1#&RNxzd!0DjjJ$G
ziA{Wk30xNpA8gaQJtN=K7&o0zVsIvRM=YAD2y2y(=CfAuQr7IxE4z6>T{2v3VD;KB
zgEUvQ_Cw@~^phH`QeSAJhT8(7wdWJFpkVca!poV;&(bY=zaL<Q8L7R0f9Waj<<sM2
z;%>_Abcd>^Ep*hN;5$aq39t&Wp8k4yNcFt&y{Vr09&+Of@mX8lyP3ys?O)8SW&>CJ
zYV*{8zx;TC|D*s-HP1-namhd(>tqBR$~uuF@Y&XN;QU6r@NFw*Y4(jluS=#QCa8lN
zJKoT<9wDHJ%;gzxnXfAs<bT|^431FWEq2VyYmT0HH^cMNQKyij$uEpg)1@;y`0GZ?
z0!o$0JA)mYyE=tFCe87@=r(=h{5bgOyr@{!D{E&y^f^y?jB}&HKJBv0YeB!7?wWt{
zf7y9nhm+91vDaU%nlWShZmf6K=b+kGr^JGrk74H<xlP}g^BFoQUlo+^B}yK=<@$0U
z^F^|ANkvulu5+D-2Dn73^+hD&PnYeMc<sxpO1gL9VAt`&vf|6a)9V_!h1$&nvPt{C
z4%kKq3c#ZFT6>69Y0~W?LtSh}19OCKY?$2*E;8;@yXk*#{MTvG&xTSBhF$^(;72k~
zD-URtSn?5?jIMuH@}3<3eT{V~eWmoOuI|kG$BZ;-0mj0sg_*pDXYv{k)u`>5n?VzX
z*cheje0=iXy!5b)idLHf*HF{=AGgmwJ+l6PvG<liZAEXtXbQBHVl7r&iaW)fLW>tD
zw78Yxgg}wtkQOKuFJ8P9mk=xjr?|U>BEj8)dwTLe=gXD3GxyGY-*4x`p2<x1-XGRp
zd+qi7?0I2sVPRta8ZW)&x7zq`&H7|voO~C{q%XcZ7Qhb}jur*MQ+kFmETcp5|CJ{E
zuRfphM$Q9+MafZO*PWJm2!%b%T?bVvk^Q@Y_ujAsG0SUWr?&HZY)VgFb}Kx+Rbv{m
zE>?<7?LHsH#QNQ!upCif&XwgB`Q~ZdGR$&3x%hX>>$j7hOoVrGlg*0dj)di?-S@((
z6bVUcWA>A6Owhm!UW&?HY4P>_ggV%k?HJlo4@@`H@8lauxs8%T2j*N9g}cZKXDes7
z(f+hbzKT?O)w4Fg$pkgJ@?PF1?@7PNS(V{BLTXkgsDw$d$$qIAdvZFKzUd2n_<H`@
zV$stJ5*wDIpHsVj=jVMF_wsks5)H~R-Z5;}2M6@%(3!e|qdqAUN93C=O-0lnMjEsM
zw8;FI|L|-5u=a|A(?@;3L2aJac+2VfB9aq%2fIq@0XZW(aMz!zL|gJ|{Xx8^hO)tt
zT(GyBPq<)Z0>99sVa>RXr4|kb<ok7@c&0{!1N#76HZa>cj8|k>{?|^oV*l`8Hn3G?
z>r&dOG3$mj?{17&XJ>kEC-1#Ur^@7-ak+&<U!Ah&$D(@rr>Z-aypsc`Vn0<}<GZ{6
z7E+fBPS4F;PI3K?JSTbgztjx>Q8fHl9~TOLPmrAwNaWMqlyNO+o^Q%3Bu(SN$h52r
zeU4cmZyZy!5f53#>V`|y&FtJaCXlYuMZ-p&31e9xQ<`ldN{8uk?c2|wj~@(g%rTj-
z+NvAsMs=h)-eNwru3*(>zuIcyE${@?&13sIxA0hfqI~}lOD0B<9ElcH9diiltgmn#
z*2;Ee7rE2Q%0P%A8|+3m+sR1@<q;>_Gx@-7#fFdzx+MpWJq78FEm$N*q%+f(ZOwm{
z3+8bphpw_ygSSzbK8pAP1aiM;3BSx_M1`Efn2+D;&R^vihT$2l#-7-`(fv|N{{?VX
zAuDdLO8GsTF|m!~s3;fyR&?imjQY9Aa+vz2TCU!S)Lf}d`YsszUC-ti6Rn#P(~?zo
z$j8|emZI6|NC1}HXMB;DZS2FR4fuI+y#_NuTSlDgJoRbo5}zdeFkX9&n&T5ZV*5P1
zm;Dp(?2vb0SfpHqtT|VM0GrTmzI%9K0r8#w*8aW>Z+&sT`X3-TAV*p1%IjtlxT7O_
za>LtjWxvWVqa0^g+tSoJAppmVlnHd{c*!<nYV)v1g4fwr;iU@k$=6^4$~hmCCByMM
zt8&Y|AhzZf33=-J=DHcEZGvMo=L2)uj#wIv_}b)l27ly=t5zU{V|0pse-3e8be+wv
z>|fCPeYNIzD+F|OC?LileX1><N;|zo?j(*h*0Z5ud;GI{x#p?0>>5sk!n2)J#>Z%4
zRGdfB6gbe}O$NQ)+;}8udx4$8#n8JmOp^?x9n1bao@z-(AXZ^FL8=)@(?G!}0oiAc
z7sEUT==H~}!PjR=9fCi#ryEZ$t$kf2&e{A81fcgZ7jhD}thcWZf^=@Y=jxnKu}ckK
z-6?|lc3~6I?2Rp0Npb%HX0i0~j(In!YtDZ*;HI^1Q-&UE{{Yt%0T2EGK9)evN}Z6{
zQ40)0c38X&Mw(5t1P`i{ne;L&L{`3R_)hkPp8Gl@KDKBkZu6vV1#<FSrrOcfwR?8W
zbClAF7L?>wcX1=q&G;E9Etb_4&MDg*FT&U|%D}5&G%X<JUr^r|J0gV>iZd}n_n}vz
zldLpx)Xc67wP<E(J_z=gMLZXI>C2He*i^Nv$*6u=F}jlTz4m}g&SK)?@K&vHij3>v
zyy<aQqA}>lbLs_XRnlEIwZy=q$87K53$BaPtYOe$*KU&@gk8#9){x%sY7yyqW%@+n
zifKn1ePUjK+QUIcof4Q@$lK|&_*KZ$UFqHn6qG80_%ONTy83MoH>c6vx-ejOyXjBg
zLsGe~W!Z!+4ame5R8>Vk{|t;NLMzF;rpnPCfg>?@=o?tki<d3&OpAAC=X(BBB>7FM
zSX~<?arl~%$s7_@c<i_BMU~AuQ8?+D%aZa}JDwrhUFsbnPJH2MtstjdS;q7~z&by+
z!K?YwKY)_h+<Z6DKLA0kq>IhTuf(oIwgd?H?Nc1c0}c5*!JVtxw)Yy@>&bWj0Gt@r
zoN<fE)p(fsRbF>C<2ZaC#HumA+7Qd|FuIIlrb=aK<e9ZYTAE_u$ZIO+kj!T!EieX=
zc1DsqOUkPZbzz5sZ`m1C+w4Q9L=C5tcx(6@vJbG)Gq=rygU4;x1X>7JY;~3`rR*2p
zsX)GW(TeTkMb)@jLPTYvmM|lExUT;-X6RKCU`1zWAsQ?Xw{6y6C6-veNG&!3rf0RB
zkF<DBjxtP^4Fwd(jd+}5vmRYF+jP2T%?_GOp>2fOS|+V@(_k%5J<{I|w^|(;)&$?|
zji;|p<~Sajk;f&4^x+p%9!lt$ZvVLIxgp#;BGmyGI9z&b<#phtoDK%>7BdRrk|#)z
zHv1gB|GQ&tc#LN<-7?gL+M)77JJtUKXxdnDWv`sbo5rL}{F2F_!S?{?*?R9_r+exh
z4#S6;ITP%!>ui=aQRL)@I1E{gbfENpN2?i`5g{`x-q&h&{dWzEW9}YHVj-3qKBg*@
zqEVv+bAJO{xlo6^^=oZuwm`4!0sG|FJc86u$#Bkl;cm2r={e}1R}$@Mgv&cF{F{*u
znW0n79l3|b_1AG+_#bdx%{F=@QaMfMx7yB^j%xIiVIY1;!sHDGw*JA;b<L7u4{>u*
zmWNteFx`2v14U|af?7&hSM*;f@PM$Pm-sN*%)L7!Bp5{4-3SX4%^1vJA~pV16RsWe
z{p;$iyq8Yn{(RICbAp=G@&|4U9!=Q!P5NSqd(99~Q+W&=1K!Xg*JzuvV5U{BLHI`E
zj%EE?ZMw(proCf&1V0Zqo3=Lfzm@S(GVjCF71nBao=vfALqhTp>?as1db>pA<2R_6
z_&!`mt$T!zLro`p1`1~H%FlC|%l_abBqVa`H`OwasKzc=_mH>4Q~qEiT9zo70PkZY
z@3!kx)S}6ihjEV1u{wIVYi_z`!7NRHRd`^AYl8b$TEwQoj`@o)so(1PcC*~7=_vVC
zj}eScz1H8<>S208IU<$hr|-`L@OQG<^@nUJxWVeV+Xwfa{{S*1V!p`-ZP(eR%6^=8
zFM{Z$k>N$D?;5Jd;2F;wBV`)mZPh<C`tpkpM?zn?alZmM$G1b<p7^}|>oY?a#m@tL
zmBO*vedxM8WtHHS{88P&C|);Mwsc-a&1U^H(h=xt+3^psanB6?lsqateMW4p9E;Mj
zR-Y0*tH<j=8jL<oBC>b<C^F@FPMKl(ru)~9pIpVBG1yn@Fz;a}#9<^MHC;~GN<HkE
zS50vy*1x2~i8rGf2WKhYR(J}so`GvQnG!2=I>2pa>t068iCnm5zdhM4`iXfzc9F3I
z-nufyzUU8BpiBHsK?+EZPN1gFm{^QP$L6i}1emai_v72kr>3&;U4Z_DKUSZmw&2(y
zdEOJCRrFv<brLIkOqV|QZRQ7od~I1$4Z_Sx2uOa`x#znnjcHOyfoC=QMGuE&dH>*M
z&*XW#N?buqpMV>zX}k@wgh#-VvcDUW&%Ut%yB(8N_FX<uA=W$ol(OV!vMaNN!@^dX
zwf%uCk7octU!mo8dSx=GI4%IUq){y~M=|JuB=+mPxe1J40Q!!2RheZg0S~tlv!@9b
zIVUl6cf(R}gejJ(*sgFl5eP2>Cias=6k0los5C9|^P}waM}(C^zNY80xl+W@7x%v)
zD=!yPWKg8sp0f*aT{((jq^zq-H!intnLOf8w<Y9?HHeuuBar~iO72B3+fzna{jO_T
z8`hqkH(Pj3k02ka)TEbu!>8_ObN#~NOOp)|HU_A5NugtDlU;5}i)qOt{&$OoWw^<k
zY*w^b^Lw*)`&EMcV4uWyh*k#;HHxHcma1xMdQcy8NP5`{h_l^$Zn$)|wTOT5+n^>p
z{BTA~>2Yp?!N<~{-(8|{qDMRL4~Yru{gt6@P%PWDB5+3hX;dTRee(qPvFLm-o`n0n
z^lKL8cz9oXA0FD@02D|WxZ;x+)g|$q+zFXJlS|p1yp$y@`dpa5);&0)l9EuQBO*l(
zUptssr=xKs9^KZ>_`C{@Db|~iQMYTL(t{K(`ZlEHf!ahJesQrzbGxqQFCtFvAh7Od
zv;!I#2y*S3NnTgk?;?1n@%h&~{tL)6CwZpknT>39m)bG~aqoG-q%yW_8|SKuF)wcC
z1a*t&qRE4q*J83^k(YE@9DD8Aq|NmiUG~atac1@KX~F$Lxhaeux0+S^Lj;wbOe9RH
z_X~+?99U9RCjx0GZBSKy<v#zex~`!CGoZU!4kK$YP)=ZW*Iw&u=fo+zg_vT=3QP2x
zQuEqWNc-%G32)<7cUrS9u$Y(ahZAjJ%aBMmdzP2;sU0<Sa^y>A8ymD~$%=!3z>fTi
zGR1ppY>5Z>uRaX74@Pg0H|ck)u<`kvbJ)2kYZT2zkS#&kI@A#J+623xnf(K7Z^58;
zumt%3se(g<`~xi6W1e4kT{o{?@gmP`oz9jX?49lgF<BB@T$#8&Gim2aAmvVb%U<(k
z=n-JAzt``SXKVrv)lpMNYPL1h8vh}?7N%IjhA7?SjI^H8h20Dbe1MxkO=^z7CClSw
z`x`+yNRNqDu|>iI&CXVa$zR`5#($n2K!a>!4gWlYl>kUbs+u1b_|%R316V{U)r-?Y
z^A&ceM%r59{Z<t5Ig2)Vzl9yH(seaO`cm!Ct5t`|gy3dwA;oOLP%W_CG!<q8OeK@P
ztoAzbyu!%#v>?pLL3FyYY!P+qwKOzi^nC;dPsW%-U7OF-T*QD!!E+1Q!sKar4LVg~
zbICulrR{SpXR0vRO=T~Z;8obC6g;Ku00yznh>e99PF1)}OX(-~<8Djqn@fCXouoCG
ztk{A(zUyU)7&v-AMGvM-7}z>@s&z@sXh|6awXULg<Yz>ti_3hgvnX^e#=9ub3v*ZE
zt~5lM2z%uge$1M5B@V=sRqV6UJ$9LuMfQX9s1T*yw7paXKJmpJr9*!nTqEN$Y~gMd
znI$^OJ@<l*RewXfdcuV>U9#eGS;Gbu(a$41e~NJn{7RSFtTBG^Lzq>?)bSJGTp_Lm
zmR@>yGg9P6s4SoB&GuHP@AM`9uE+=8w>5$(q*)_oBij3!+AIbe>c-5!BYCH!l&}g=
zod1ra+{nVr@v?I9@4&d3Qu`WsH(%e6%Te7p*lU`}JV5ZcnNfHgFRmJ^+<Vv%%7~qV
zxVJ@TJ7%Q4mfwT)hF4ms^w<>m*SGyhuQy3yu#G(n*1TQh4gc0$ZCL}zMLg-0RZ>z;
z`F;GHI?ej0kzT$bclC4F&(6=?PpEspqX_jGNAFT~u4r$-B2pu9HG9)BFwZM7bdz^H
z%qIosc{se*4LQC5VYxzvb+an-sMB=j5*3X_9;$Z3=m3D3dZx1-{C|LF7AdZ;X(9^t
zD-(2E4-o#o#v(ZcdNER`Gg|Z3dpuV~JxnL!dyw;c1x&Qlj=~D)Y6%kpx#s@QrDj@-
zT?p^@W()Gyn_dYjJrXaaIO9AlTuIlHPx?pn(*ycJkZIODp`OXE9v*_7g>%8b2#jh|
z+bw=S7FuD2eMBQd_n~*@<v!nydkF_wf~S?%o=E!2SIjq@^+E%hR@$CAWz$a4UcPA*
zNAS~pZ|x2!VU7>O1LHJWAG`K+S>L*15zCKQNeqvOa|TUhmv$keBR5;t{LXfo(OX;E
z4^vJYbKW}`dt%O;o||+Kg9EHoHZNpcY_NrH<d)vVGuuTXuto>b)FW~kFa>Jyx0bd4
zRc6R2h!ha4sMu)b0A`33)jwlaMzAvKF`F0H(?7&zsM7PHQ>mUlHw~L%T$SVKnJ^u!
zL)aRNb9I!a;Ngt)HHTc5l}yMpne-pyc1bgI`Nifv{Fa2AahsJiu9)I!enn1qzX9GZ
zO0@jeCO>+JsR;VDL9ui`kHKI5oGRUYJ`!hJFe>EFE8&fJO?w#KFbKF>3|8^lqS>M;
zv*0~esaYMoat(OxhfIB`#H`9y5{maj=od-3wqNF{MF<dm`8u_mRxBBL0sr1Od025I
zns&%~Yn$;Vdb<K+gzNL}l|wt=OzKgCxvJ8H7%9HlRe0wo%!1KEFUa54Us!v9jYv;F
zURRP`BboPyZ~rI(RuM5%huv&EOER6jX)PpyR_vOzWM?=Qn_bV`I4ju0%_CdQd`E-<
zoQYHGGo#<ZT6Fs8x)3s*;@&dH6o`!w-5VkG+iSMP&FiLcGS9zL;Bt_u(o}7focPhZ
zx)abjSJ1fA{B(2QY4kFgDr;^#_LEHUx^SnJ3_WEqCs#BNrXz(92Tf?(5ecxreRwKc
zDc*y>aK4Epjjs0o0UoUxG$PI-4KU&}RulVYr}wFDKu4O$2j2N}W};3;RS(u<GH5>e
zU6#iv7_>}6;e`HD&GoJ;w{ipf?^`4u^|HpLeOUi^Y=Yt%gVsU`JD=AbiD;G@%MEoX
zJt-r|0+>Dc8p_}?0<>&TH~e;Pj%(5|RW4T8G~wKeWHsH@RY~0Z@G4iUiDIRFWOL`}
z&&?8cfsg4pRu@Ge?nt{jCiw$ivL}H`oo<HVD<fCX+Ty|(-!&5CV;ySDv#awGazn(J
zOTHzs7Q=mWaRC<A;5Y8X@zM7X!p;5_eM$eMvjynglwAHhh3->VFZ~1ogJC5frK0?;
z>O><Js0ktu>GJa1n5uN5jlS{J?Pp9btcDKvdCwWE8+H`otx%sxgL8q!8vXurX%TB$
zzTl1N;fp<Z_<j?S`ua8X{Q9-z$z8KsjmwhL(y@IE-{HBIj4}GW`@Y~lbC5qPq6QH*
zsYTz!rV$z;?@qG%U5!cTlh5dQtsJXC(+r%nX4i|BD$YqjfW<#FePyAsrz%1g{=|6J
z{oMf|Q$k~QB7o*M@RE_dWg>ry{|x&6J!YU8k?on_?<-uy&8$pBL;Wm?nmN|7tjY8S
ziQPm))f0o8fH&}iOZu>eRnvQyXAEa1CSNdid*%Xje+NCLS7VG~{m3I{kYa%pK7=}B
zqQ2*JX{%H0ttqBuZ@#Kr#fw+`HOr*fbwd`oBhk>7^DZuRqjej+^FNXmlOHN4&vn8Z
zRf-C?Q&MR2Z)($hZ~1B}li%o8uWPcdAf$G_>a}b;&Mc)P);?`G^jnUeKnjM|ufDD-
z*E-OipbUU^HNc4Sj|uA?10RaA`)qn9R8h;=&Y?vy;N*z|&ufJm0e+~JI6AOM1D>^p
zjRJoYNAp>D$nO%WK<Ow?g<iZr{3dbHvI(<;QXtWzw5HHM_*~3f#!2E&5kCpqKT31Y
zCjPmo^wE4XwTy0y5=&{FoICVyqUo6bv#S2w5$Ep>9+5j%bwStYz6k032WY>&>o+SY
z075h|_-R{nUQqucQ_K0k!yBCt(!Ym>pR$e*4SLkplHbRNbORk)#b(Yx0{qegrW`e4
z9$*S@>A;rJRBpiY_iWA|?(%XEOfW<f&4Q)dw9_L6R!}iiqU}Wk?UG)kXpZpjhfhGW
zMI<EN5;{Q~QL5;ywqQ`RGQ_%KAk{B(#;u(skBr*-jS61Xmm}Ao7rMPpt~#Bk)pu_e
zEMmZSAjsfdEJXV_rNK(Ph-b0a^CteikL$tjX7Xeyy$;)tYO<SkqD=H7u41GIw+AZh
zjj=40o9UDsRX!dY)YcCvn283fGyrtLFGI%u-U-*nu641Q>{&2J&diKlYDc|&LE~ao
zzb-;5U<P7%#qi-Y@_T?>RaE!HpC8x)-SqFg4oA`nY%T~Xj$<tQ1wgW@DL(!UpGAwX
z=zQts{FI^yAF_wIBObB*a11(cZLto_1Kv!Z8kJECh?$q~9_0v?+ve-z%L%*tUQiFi
zc0swO4hJ5M9W!1H*wr~DOa<3XwdWikkc^M_#Vs2+wS48_TDrKMGnf8Bn%vCHSGc>t
zlJKWp#7c@<fvO{Wr`>ZsiKp1G`VpVOw#V(1J>e@?HYt|RoydP>%PlK9RDWdC7C#jB
zXo&s%>uWH!E6q}}E98pZqZ556W{E7xDEApPn*rH`=+z_A3O=Y;$oJwbynRkhru|gy
z9{~KH%S1BY7arHOxD^&84^NSof2Om^21?pAsKo{;%CID1TO&SNruSSe_sO2@xR8)&
zG)QEulDjX@*05BUwc`ypcrqKxZ1eu~X+V!GQLGPQb@6#;D^+v-n5&_FBa;6&&gu!>
z_ZgH-a8on<dynxH83p2J{)yY4hvs5Iaab*cMh`eAR;*0!S?za)>agr~@2(rIyi}gY
z26hfnA^>gb1Qi{zHrq8#)d@blMr6d9|DKv2fz`xMUy1B@_k$_IB{6?G65*I_)``*`
zX~S<tSCC?$w*l?E#q8+AGCsc~P5QVOecoR{{qMvB7c#esE66eyVLF34?GY-%)2teS
z9(wf?8<Q0RC{uNp;j_qP5!nrmQ~{M$HO{sc^<O^WdShCn7tZ75hH9+Y1k15Lw(k__
z*5Zxn@NCE=4~#|MIog~_*d1Fy-O4LUJTFouxSs}#X7><S#R>^MW3hQz%<x4wI>!V#
z-s}OsuY|!wTGKB^ZN?psRe=|tUc{{wuZrm<4YwsI+gYXP%_+#1(~wt*-Q<IAA8#NL
z0jj0&=GFcFGApH_m+%w?VZ|T#d^&PMfX&#ZHGWsqx@^LogB0F~fW2?E)xpRE5(1Wj
zllXuR0ydWs0?rnXDZL%5;(Sj8N@51K{|$b0Vcr34oQtrT0MS~}R!rkq3i>bu9xTT1
znKPEG6}$51x5ANk`h`w<D&}W<s`HK)2~8&YKQx|{k^Y3G=&*ZRr=R+9x43Q!sO`9f
zE9UvM>5oH~qqNNh#J?hxWgHEvwPP~F$VKhmhKwEdtx^BUpSUxJI#!u?Q%)H^T^thN
zh`gEO?eg`#-~5{#hS3>%r0qBJkixR~+R*xU)p22iJ<JT~=;10}CK|<SwrJe`d0^MQ
zK(-4M>K0S~2jGbldYlbsL<m5M>f9`}2u+7xOdd>d=Q$r5zj(|Vu$497(fg~yD-t)^
zOWOC&dzBk@7S+=l!7*Xh|LH|-nB+k}b5>R9!=4ZH)-<Cf<^KSLK+f04#1(~T!lam=
zngpO$XO{wVk9nRUk&w98#uV>rN%VmXIZ*-1#HjR{bk~Sx!xBZ_VjnRj)`%Bx_ss~*
zr0~$6e_4MWrJpV=^S3Xw+_^Y)u4#J~_49&zsR|*;X7lm1ol+(8)$fEV7-&__V7^l#
zn<;o(Al_SeK?^@A+%qbgq05B<Ux{ZVVvWI7xl&Vx@VopdeW6c^znTjX*;C=;v}e(v
zKO1VYxN{9R+~GX?t~-o^GiL=&rvA0*G7WD|d;MK0=VX5+u<`O#F7;nmW&2HeVYsGW
zOdWv<u(0~cF=ALC*ZSd#b>_Nn-|XE>qojBAWmVqB)2`qwCCx?cm7<0KoGt*xgD<6d
z4?d9KeECmgK<NkFR~`Qy<q!6r0Oa-t@}?JCm9L52NP#g`n8HvuYx#a9lWX_gc8)2y
z6wNGopvRwofQnH|-9bxHiMya(h4XtX%an&|&G}}t7L{m;Ro#dN<UAdD*Qwllow`1R
zl?7p;;jKJO62ul;t;#W-L1}r9TFP&8=*}avhK~O4|8iZ_95NY|ER0|V<1l^-JE|9E
zkkj#h0FCkAaX|T%|9#c}9*zG!H~!~)^xyTSj7p$kk)rpw9qGeK=^spzFN*kH_NA&Q
zhnf~zKKLEa<d$gF<M!>yoN}v6?!~q8<j&-r6Pb@!Aej;LtAn@w)9RYOkymdY@u^>{
zh?p^ktlVpw1LO8*pXJrPIvo}5#}f+vOxVxLBcOxJW`pKg%n23qU$h7mA9FliXn)X{
zyfy_*r}%EoXGi91O+#~C59=u?t-;g+Pa19&_yn=MoeAX69Z6GXkkmNn+?-s0hFljj
zj+oq<6toGZNF0go8t-IY*wrkp)FXNH?6bcCNde4JobhQr`Z6r$yvrN;YypKrb^H*y
z_78qjRaXB*!iCQ)!5<)1#`!fsDOD3t6>H$HE|}-zlAFS96-{<PAGtwaL87lN>scP9
z_2S|POX&Ox6-$nYHq$USv~pJh5Db!s{25j9d%}olJI7YM3MY?yc=hkS?g+$O_g$-Y
z+Ws=lF#%5?ldaP=_8B?Xwur3yUeuP@^wpC3lr7paL`<#r7BR^(5v^xl&S#}6;jyB*
z<{%p@vS5g7{-|IjugJ$=XIcPmE~yS7onx-Tv6fNY6!ov!xVBDmA>6_VM~vPLz|+Oy
z#D<-;$gpN9$KoZRfnmCS-n?{sk+Q5iId9)%>(8N|mjhALi7V#rNVN%B9mmg!vgui0
z;GsRgzFCR7ru0)&zn+v`tp*cwT<X+L9>Q2omfOCMI?qpCf2Yos#An^q!?sA99S?X0
z1)6v)Vf`n6T|x9g&V^bg6C4o|poQ&|FvWyNMkIMt@6Ow>m9xx(L8QhJyj3|+q#eaM
z?VQ&<aVJ%d`rDtCIBzt_1_}uY(`Q}|R(Mk7m{$=}0y?(F!WW3+{p?xgLYJhIAP7qH
znb}hz72nafh6?`97vApk1LLCcFAanSs&iS#$C9lM2`C|oXiPx`y!XQS@%TKm?^e1^
zFtwuO!}a*&=bT>?gncMDr-={B<giARRe`k9T|+OwNGEbfiMcn@`ZKxA?|nt%#m^eS
zi@~n}Po7KZUPeG=R^^$@u1wggr#R6wsbv+p9Hqy6kU5t>PiOX;%T!nugQ-uJ#23C=
zSTlu*sl#FWWex`w6&*B2^A@i~)xOv?X~bIV<0fbVWLC?~d_>H{KTMpRI?~td#?<vM
zH$*zPkQ~$->qgszE#ED8cZ*FdV(wkB6sZYKz0yo;4w@fQAJ<j3a_J}_YObo^kZl|#
zYUmf>wOi`$W1Fp{?bd@o)7WCFGaVp@j(Y=A>N(YJ#GtZQpLr0z>GFMg@R^z@I<`d;
zCY3G`W*DgmACIgY`K)TPG!q~&=N%3bYYH^go^o~(phb%RwspXApgbLFlQkqN${G`l
zN2!}JY%uoWt!t5{xK+lei=(HzRf|`_BOv#Y4S`x8Yt<TH+9#V+*-<fdy4XW&Hk;^d
z`0(ycQ5bj_zw_8)2`KJ8XOVLu9?LJyofjWkEy*&p`|5s~$s6G}kk~GLX5x<00pjtD
z(Iq2NPAD22zHs^=1lW1Mn6mg0oo$Aq4XWqND{?t6Y+K+{9IK?YyLFYa@xg|lW7bJj
z^ux8M#3m6dZP#r(<dl@9keQtIkdDTKy7+vb^qCC~M=_ZPK!Ru-%I57Q{sbYR@Iv2i
zXUFuVu!_3}*viAAeum!`K2^{nXlqZg`o>dvJ|$T^C+Rd~rrOgI4`?!zc{vBUFr8Or
z%HU2ksEzooHSaAgoBPA&YYJ}hImNBQ10XUbY?pHKA#BcM+zxw63|sOmcHQ)MOh+V!
ztm&>bCwE8JA?v7n2%YJPw0ZzIALxa7Q8UBZHp%A-axULD7@=qsKQ?7bHudPO{~;Z_
zemvI*!N2N}Q&OoNJG+h1Thpw8M^4On6L=RZKh3h4!`62EJ^GJMsAP#}#Ww2X36T|t
zU`hF2hVn)$T_3^2Pqj~}B;WPe>Gtm^`G}avGn>Bv`mEHSC{MmUW%<g?+cY9v!eu=_
zvaGf*?2`vxKfgPt$R##BpS+9Tz6_F2>_l;)_x%vzU}7?UDQj&1uAk~|aAu#69mz_e
zkNCXZyAhv-coUnBTUv%ULsnJ7tkxK$H)uD_BR{sPq4iW{s@d0o0r^7heNrRVK1{mx
zDSsRc#ibV{s%2kl*&KdnS6&#eOtZEHwF&jLGZ3`*h&FQMl6-S5*92(Eui6FE&?*!2
zay_go^roZ%R8r$dZ$*-OZ|?cuwZH$CaDv$S2f$l67F+sOad?Ckxog?c?M2`n&yL~+
z={F_Ngy(Eh#Vam6vet9Q_G<l4#nma#JtY9Y9)a1HFRHfsQ!mGAde!$xl=r+ED0&ci
zZ4>)S?s3m_GXr#o%H7OK`~v+m*}@c3r-Xc3X8lMFH;w#A5TzR(eV*G)2Q5rxxU0K3
zR%T;zisg1?(TsSpejW9|jaT3S^S5>YwzFEb#-QyLWu6n3w+*?6m}Z!0m#sL+Gwsr{
zPh;v3h{<-(Va5z{Rl1&P;x8FrjIfq=e_ZNqU}#19=%1VE&F^!~On+5%-ZgCmnqcF*
z@Jg#|bCbX0KY7K89~q~LE>CT=F^Rzx6*<g^3|Jx3@38`YHLJ@yK8FLi&)`!Ea_msK
z8p|(denLpi@s?Twd_wPQ2OlO^8!z0)8a7RVpvd9*CZ{yEcYiGu&4Q&Uzm@NJ&j}Q{
z6*<*a&!Oh)`d|F`Sc3T#t4RM;k^Y^D<G$YSNJRb)(yz6^)vEB%<#TV+YDr{?!uvlA
z{jvaIheroxJi6xkOTiVPFSJ<oCeEP<ZbzZY_<sO5-b`le7tB0ePZ=}?R4r6KB4wXf
zIHY(#HyksmrJ8&!Kny*5u7WT1z~-3@MZW=)xD@r?tE5D!0iKJheAG7b<^1luYY}xK
z?<Y;uHT01*B#Ls1_zZzS@3&~J#SM6fnUl0#j(2g)43(j~^suMMH&!RgSHm4?G!J%3
zq<+yS7&Z*(np38Rh&7ezz(uL*yfDBHSh1y|4a3;VwCtAoybiw0XCJZAzAz~U>JnRa
zbps;FGuDuE3X)4YWsr}i;y*xWqH)OExc60+4fURpr0@u@K~^FCSJp9TcfUIP7F*Q3
zT-HH%ZNb|gedARYp&=o01L40oy~c?t-Y<t~My!QBMj7XS{Qg~dsB0O3uct-#Wq`MA
zDuCSE78vkeZ{qOi?2OFP@nS+o%emn}1Unw6_6Id<70uQcwP6Ihr^;<5s_ofpn_d-o
zvQ^4@;}`lL06-=J#qgj<#eporPK?4}CTb<d(6~0`aD>{rI-&~%_V%DGm+2d6XDctY
zq(8uy+@k&kDrksOc5!H>nuh1PUpzCtrW#>QS@o~~7%Ii-6u|~o>ct0;so}+PMRhcm
zIUyTub{uU3?YxGma{V6`PHq!b<hJ4XY!%>anh#0yU>fo*9sH88sOlraq$l0p_(bIo
zu+5nDlY$>J|4@GS%j$pT#{4Hc=D+p;0MFd_?yc{&g51*Y>9L5o5jIOqNwO-(CYL{8
zZ0YzG>#szfBQbG)Hx?G~)7OyR!#pgpjkLUx+uQN6yg#&Dfuzf;Mkp*=W7w}>I{c2j
z?OfF^YHuZMKK}4rc+PBIiTPtWJDWYLtf4BlJ(#}{Z_~jAU7-8YiUo*%;?3h&)mMH8
zpLl1_2y7H^&YufQxozJ4-8v#UU$xVJ>Elf^Sq$Z72ZA6Xvx7S;z#`fo-qEHlmx%c8
zE7+gs7`lnpC9t<6pMRJCC$>zi^;utQWhpFur0Qd8bu*Rt1W|70k0Cj?*+3vuyVsWC
zv0bvQ*AW|;cGLLJAFsBU3cxw^Vi{?&8tG>4wO%Pz+$U4ZR92Zeoj94ht7`_5YQs{Z
z^T~ClpuoeY1>Zb3B9oYS9J!Xf_qIRzz*a6`EAxVNeV>}Dnf#0hWaRqJE{pFNma&=-
zN@E?cy_+kU(k-=ywny|unFaCjq=TOvCau_19RhTJ{6TolPKETH-?6!UM?g+EisK~2
z<~rlm9tIXUN*>X(QmmPc)MDp#m^?WVBn|KQ#H*Tc;fP=y_PzdD9l$aZOisKJS|QEl
zE^=dtTjq%HQ@*P+2_+`(vL}MxwI9muy;qFu;w_uYdMWsAHs0&=?1=wGZw0XF{#VfG
zeQw^t{6!o0-4J*_9-$DsA0!5q)$)@pw%Q%m(vnL~M+AD==?k6ltQ1)!nbDgpF3Mnv
zGOw(aGrDNIq`|dS-F#oaJCY6v5nz%R1lteH;|3uggQBs|(;;@eZv7K<mxS1_?GJZB
zqS-WFg3MQ!mkkjZ7X9?8u9Y2)7MlFub?}=@PQIdWn4Tz4dmZW$q1^*Uc7O~}DC2C*
zpYLN04`O|2&R~*I%cl#Y_iZJ`>1Kh2x-q@Cn@!uYbStC84k@XvqV@H_vfQM)a8}m<
zxBedAb$wNGSw8YE&8$J2JlM~I@GuT7tF^woCRZKSLEf6<xZugoR;CF!dn+)+@A=E0
zb^8M@dx_~yYdQFiGky;d-vdP4_-@RGD3eFt`Ytn>*;wOeB3~c-W8N?k1+xAFjO!<z
zk^&9FtGx6;Vjxdb`JNwt{H4JyrA?7qGCO69-m-p?7jh7+>=1q5^6jt;>`Ot$J;XDg
zZtzF;<7a%So5<edwvbx2JND<_?*v5)hpNNWsedSf8fey^E_{L)WWFn1O-Rn)&oHrs
z5AAN~mz0Q4uU1T-Be3n{mHiaH-9685Ur9cG9(8CNHlTAZ)bn{n#{YDdWMQgtDO40I
znn6e(g>2Q&0~1Bb$v)$A!kE{x&t1iSmAV6ga~GGcbL)I{HR1B9@Pj}Qs+Yj^x05%m
zSz{8_d$~~KB}vO<HzenA`R)z55+e;Z)XuS(P`m}xIe5L%He(+%d(Yc`o>N7vw{^?a
z=PZ%KIdnVkZ<m5Alp+9T;ernwAhtFQWN_(4S=iaGQz3(WJ9oTj%s)VvpIRHdsWwu0
zKf{)dKJu>uKKx6A#0B;FAmp2GqmC%BPRd6A%-}^!c(;3B8{U~WnWQ_*AnvH&X77g{
z-Li*IA}5nmn-FUytxu>mrZ%^<P|sR#u`=FvpTYLjY|6+v&A|-c(0%<kZ!)csrxg~B
z3Xgn(j=CEcyk2-2CDE|QM}VUC<#aR-f1{5&|DId!Q@aX6Y7xFlfxV89w`;CDSI9S2
zdxW>8!z1eEC%v|d7ecWFs}NsxF6Hft%fM8RzG9d%`sgdO!qbW~V%vP5Pu~huBkEFV
z%!{x=$Lecxxa~JoX@Nk;K(?Dz^%E95nMX&BpT*ZnP1+7L1j-#1rNk4*&5h5`IB&&E
z3wQhTlV@P1+rDtheG6u6{V6NM5QBnx_|xmbZoYwrSwDOHki@;2*p&yM^BX~}ZH^^c
zpxpf>0r&2(&p7Kg^v5CT?e;!iNl;!n^19T6UFQ?O9k|b;3k=$H!zg908rsa@wyGtg
z+Z22__ppYBmwO|Y;0~VwSe@FAqCCbA6NKGy@=q)nm$2Kg9WvYFF};&~Q5{6<W6^0o
z1|Q5oHW>4#u0K<+WlG9c4N5W?THztjqzj2sUv#RtwJg>fETA0^ok&Ok8E@}5T{C)P
zXJses(T+R|y0s{<M2nAXzHgwq%t}`YH$i5NqfS(i;EJxR%FJjx)w|90n}lzL8k;>`
zrOM-e#_;rsI#-pX0;>FL3n>4yEWQf3QI9&z-v(8F@`M+PhJ0h04p8>BF0)j|W)ybY
zeOl2J`XpWv6rR3!1|#ty?D9_BF%d-`TdL&e4|PSnoQg)PF7xbddKRk}W>hyhnzP-;
zzZNJn=14aj=h&Y=kz~SiAY65Qs$AI8jv$Ffebk!$Gx|2NY&C|<A&9wU(!g2>5twad
z-c*lYv}T^#aZ4Zyiwx`dM3l1X(9eJ_O8;|}fi=i&)?mfUZ5O(_I^<GoS#0+sZ;(q3
z9-TeZ?7A@jELf-Y&;Mv;WXJx0cr0*7F?43YU<QL;Ep#)AbNuiwzWA@ItH?caA)1j-
z6x8{}BUW3nVp3!LY?SaS$CS!o^o9D0)Zw8gR7vj$$oilWWe{g=10Y3L5{ZOZa4QGN
zo?9Y;ObAJH)P38dw!ZVd(Wml>Q0y4iQSIP|uIdQLNPcxVFv>!FPLZ;+8<aOngd;0U
zbErH+(ehEi6*V?PVA;;OF^#qd$y<YkxC=aN_5v=9?{_%t{PeCvbbs>TAK+n-)>6~d
zPP6Hw0;-sm!YNUZf({~~4_<yzTzVOQsL-4g##ZOk4_Nm6zuH#ocelj^$+A>C=Ymqf
z1&%$MkAp@ZqD2U16kg`f$B7KeHo3o-6qRfB#!}luj-unUJ~^Gz7l`E?95aVGj*?<U
z#x$Phl#~RG(x6H1cAm%hl=0}(IAWh$g)@B1d+xA$CoTx^KXL-><r-A#UO=?>lY{>^
zLtG9LF`L}q&kJ7bm=n7z%Um!U^r@ED_I)-|)~ik7c?VQ5YDKg)8iPEW<b;KC--^eG
zu*lvmwZzXW#7gdHU(lHi^j7q)49jTCbBuXDb7Mr5Z3}6UWO(qj3^)I_O)ym&c<z}&
z&LSSh3W%P{ep1&k*0y4??YE$3>U6YfiD1v%HE>{lA^I>Wy6{5pm1LjUCG432S9{Wr
zKkLtCk&3IX6zZ#Z_6-wf^@4>zw7~v&E*uS?A1};jmTs~Ai2Rk9K=KIh0CwJjbs=AI
zxaY4oxVB(07M6QMmQ+{v7UPG9F7QC|50&tQm1&N~+5|Rtb>>GOA4uZOoHtjtqcdKo
z>?(+(6v*CAsNQcpeWiA%?0fHNG8##zi#{lfaLwPD1IM&<ntz%a8fJ@*{Pwe-^+Na0
zp8_U#aSO{3oiovNkA$|I)%1HE?c?VmhFwAY$6;0e)@6%39*W?Sow@0xvI_<N7xuB@
z_w%?hxsOr#*3_jY7g;6dSFG(5#y<3Wl@*b%op1<yPe^klXu^~g<62H}k=c?k`rpYd
zDE*BqOYDrm`M_|vgf*owjCPJ*Q#E7bKR#kvk%^x`r@_v--tR$AwksV>%nx&U_EKfK
zYxz0;eEN>lMZ|R}Nx6~q-mlCrh-7WuyD`x9%IJp5R|N`MBMju!4DXikYBY#<bfb7-
zoUrTAXZZP}tsP;sjkvtUD%6DI=jFgne{Ge*r%8}&?arbB?^D@Js&efotg=E>hM-Pg
zBK6^b6;nofWYO4qqdo%OQqvUG-%!(J;819`ZtrM-Cxj<l$sAkHMh?Nsf^x2}(;CH1
zybv203)MD<o7jYGHgrKu*|xjcu&D4z<EyXw`LPpjBF`SrHTZf3s}7N~vf>>}N6jfj
z2hglhcqO)LdVpNwllvxRe-}V==xyAW{{g7k8>C<YGw{dfyzmra=|Sy?cQ5AW@Mi%>
zsdk^V{ZbTu;1s`)s%^MCx({fB_U?PaZ%l8nV3>JR9NpD>i|XS?Wo5hRfnAO77wO^-
z*y*4Zda47p?)QHsu<_+==W8J`aZ#-dGhz^GClu=>UttUSU?Qq4P~+jEb7d%iJMpkg
zVB#AA-m_?Tk&UwtTys3UMdvrPwF?btyVCgI&aW}Vzyp%-(murV3-6~%wLc<0eaP^D
z(HHmiW1CtZ2FN!Ox2FCkyq1;T<mCkmIfap)YdK6jpdJ3R<iWkL?1o4I(BJKu%ORq&
zJexG-UaL%qsq@AEu5D~qe_NR=MR1~4x|^SX7dhL{AX%DHay^eWz_i+FXEa`8IP<W*
zf5$2U$cu*|Adlj|g$P&Ym?9K=y?tc2wH?v88jZS24`38uEG^H8{Hm3d0%#HxXCJuw
zJ!OK9SaLq9jbmIjWtd+05m_Z6HCq^~n=?sXKUePVJY*&!D958pBOy}#KWhE#PO;=#
zMq%_yBf7?X4{NHLD@-n&ErU1r`t`o7Bdqb!;h%d!=`lr=K2<YL*4a%AE?ew$u5mbO
zl$dxi;R0m^hK9Xndq%|lvY&-CLF00baz(#rWzlI*acbgXNSS4Be2{3Tm3z%9JO<hL
zLrsqKvm#*9a%%^Ab{FXUwxr47HVD7Pi8d_Up^oZ;e<c^}0ikRi=G@0V<hZj0p@0e_
zzL&6(zZ=I19?^nK?Q#_nYggy|03Sz=DKbstj$xW<BQuGCH$&Y$Gs1TKrH^Uwd9hYy
zr%ET42f)0YIWt|{+a?9kBhC`L<i$9}p3gEQ+U~oc!-D@<6|e?XN8_bQGzR;zA&o>)
zBP-4c8T97gOmj?3Dp%Px$4;nxQ<~>kH6zA0dpPa()7o`-y11mu-y8O3g|iOl9@;h5
zD5^UjDjYEW`&IOE#RJZ!r@Wg^J4bhBH!<O<#SU}IBY78Yp!<>+nis)eKzgqd2l<{8
zHs?A6JhGi&K={@bc8e(ddoJ2^UZ?NO)L5|DHDKl@Cq#_ju%l*ILfG*JUM@T@m*ipQ
z;zhRH_0B4S3^&+x(`00_R>Xb<s)>23NvK1%iv|kMjS5x9-gp0o9cHnBKR@gHWX8Sz
zAU>0c?RNn$ui&2R-loIyeA_wl?r1m8s(OqT5}PiC-b^}TDA)+S$u#lQ;-h+>5N12D
z&cl0j^fg$<z#w9UU&A%xCJTC>IA_+CDseoIavYYe;o?X1BR>7MlhZdkkd*49mbX`y
zM;YFMu8qv%^n;eduNN-&MoD&-&}jie&*#iO`R}D!wMK4fgtZsw$9qM9^6ZplENA0`
zRW&y5p0ApkYjz14*M$_AnEf3TL*=+R;=CDq4Bg-*xAN9H<#VQ)turj?hjEwrspNU*
zJ9*88WxWhL{M!{T30RJM=fgV1_;`7&NnsB|Z854kJ&#>zWia?{P6$S-$y(m4gQI5Q
zDvA^oZxrN(W+G8a8ClK#P_>B0i41N+lW*?;ugp7Xm4amjs=wP9jtNNRK7Tp19NFKb
z7g>`c$R$LI(&$P=Fq1uC1_1lu_g+i--`VTF=Iy*0u=T1kc3;1^Uyp;U=nOQeB5<jb
za+;6sAtqHy$-m*4wtV2ckE=l=dU)$QbFE;$@ld6X+a}lSK{Rp0f?w>bZa<f=pBfQg
zWf>T=R@Cm)i9{BZi&IiQ^DP$Q^RG8v`^Gt*GP$p)ysX{o*)DzC(BALjU(lMIXLcoh
ztA!rP0<SiR#`vvw+Pkbrta<83u71ps=@F;A7GKY4{<XY%wQYVCwW>dKqZ5|cHSzba
zsVS-xNHn3i#ivo;xxb$e_*2~8JBVsdiOfb~Y7yuE0051w49Ckm^O3dH>zHOOr}^fl
zwn|gzbV9vNWwN0o!p!qAPD~NII!gp|`pWk2;E8I@O049+=fB#i{h#|iYEu<xn^BlT
zZqdNT2Vv)N|4aL?L3R#Hr^6_KnQkyx>}UMQQgd*o)xq`ZehRX8gVlzrwgd_i{sXiO
z-U*(n_8oKHmP5MQIQS`aEqwyi46Cjn7&R3v9t47%y|j=r=g*0T6Y3D?tZc8;it8ON
z>_az+GBX*l_2cN!=gBUWCk$*k{R~$`Z@4sE0zV;#lbeYHsWMg%cn(*BU(>JoGe(lq
z+ykLk8~F>0tKg|F=b2PpW-^jjVCvrW2Qcx9z0NjraMp`%zM@zZX8O@Ic}Rn*)epZw
zr<YjI)-!s2ybNps0H3*0&_ly_q{%uBytEc&EJlZk(1u^z5VgR2ZOpDFo#tl^h17VC
z2b?slU(Hk72UDuiI^PAXIz>rNI9A$Oghk90B3oJZ<X_YRrDQWSIrb>)SwEkB(orbT
z!=^e!gNX^1TPOKh;Qs!9-o)@!StZZ66XEMPt#_@w^l2p12YF5BjkCA5m`Z=XDi@%t
zHRs*VTJpMUWFTsL4!%%g4I2<w=wjt$f_`qSEATE`>h~=knOso6Ol$jbMyVHh&h@eK
z%G>XqdNwG)Hb4n(To>G8coBq6d)X|(8XpG#0dk+5lrEtmkw?wk-fnJ1${^OEU~%#?
zAzZ07JOkepMxRW+o%f6X0BMDm7SsW6c}8svrWsxwgVqzGdk`Z-a<6`Dw$!Y~R#_MJ
z7A>N#yq1jN$!hBB0gq3E@fYP(6~6f}9CR+CbUc{fovKX;S$s)Mj2mfUBED0fJ_F)a
zrttdTiqh!|P$cAyJ)7T4U+Z1w(f2G>Ht*OegZo#+Fc{H0bMqvv?-$fmd)4fwl~wpm
zp?s)TJ4QQ}{@$2(`Z@}0{haQ6BuNJtWrUagA0d{mtEOHPSj0zD<1X<T9z`lN4#irb
zyDvr`|NEVFu}_Fv<s^&+uEuw~QLE7&``lIPleGVnffRGek)*YUbn0~#sNMP2Lbw|`
ziKo4P;8<OTy{2_A7j@@@9X-P^Oaf$^`z_Ons}>fUz$_pMSC^=F8MzSE;qSs`#A=CH
zg?Mq?0b6{KMsED5qkn)EVtLvVP|zRkfMMun;QhU~H4LHgp?Y_`V=Vu`M@#+2ylo2n
z^33)-R3F48+TxtL?RQvJV)7b2soW;bCOw_x_J)?j`Eg~2X5i%5I@4Puul-tI&)3r4
zyel!#eztHbnW98r)7N*V1V?5$p#k7BpHEZ>_=yYO?0UN-yP}+1NVoYhXBQTSo<wy}
z^Oy6jQ+p!br!ut5=O`L=a%Xbv4CILV!h-B-Th1eQfwCjyktH-I12YI7zq$F=aQzh_
zoj(T-53=nrnig{AuEBTU;wu9JD0DS!bHV`iDOFbd<qy>{gGUV|^02Z+%RzcK*`wxs
z>nE)pEwYqPYI&zOE%vh}+g7Ycx{(DYF#?81%Eo0u5?shCpBju>P|R8Q4Kfy~S$sA4
zt_=;X`zk6PW$%grmR9~a*hy?+DzK0tmOjnn3QRM<!HTSvqIr5Ooy0AQtk5_PsfN=m
z&c35KN%-~nIh$OK$6jfLS6{KE<O*J$xe7NrUo%`V`|<r!5PY*yyTChtsoTG3Xl&t)
zdwE;mP2^E;_kn5u!?Ob^7~oH4p4*lE4f2tQVDYgql-i?&y+|Y`{cMq;-YkHMQM5on
zmFj#$ujSs$UUh}vY0d1ah7H*W+(AAw64fDWUF+l?`78$<ymP}A_=RvRvW=Z2D&;%b
z;?w)G>f-go#M5V0Kj%mFK5+K}xT$-1$@SY(-%lOFiar=uusNDBvnX=P+GO+Q;eX8{
zdYzRJ$73S1+X5EqUSqWgXP-|M@vDfNd_9Gch4kixw=F={Yc>A?I8I5iFxIUnF!b0p
z>gZ0FGTrIvTo1n@!8$L|7K3~5MA-4STOY9iQ7iZ@PG*ESA`MdmF`wNHls1%;ZLIw~
z#Vun&t{0RF*>ru+q+%2~O*IjsIfIo5-!8}9MOm=lklsHizT(FAkcUOI=G?LxK3s9d
z&UD(UR(Ms|jM|aH3{7$b{j(lwzws3a_7A$rqw;+#cmnSTn+PwNBx|(Lc|qi0nf}FH
z-Q|MGwTrB{l}b+4<}J3*<b_OI7}JSn^Ly-?-*%=}9*2#LlrqCo1W{Pym>W{;*H!1c
zaZ$Sa7c+E*buEjVqLJM_8*`suKN$0)g{?4=S@@W~Pq@{IMX6h`5|Eeh1}pBXDsVx0
zmU%U(f5NVP5exP@bQ&U^hzp6^k=qVN%1Y!NaJ8&Om+0ccFyYffg}`)G*|mFA)~Sgl
z@trcT^r~{+5kozBc9j>?pUu_g7gEXpb*6bq`8cH{Z|^c4p7veSmsMSsT|EZz(%D*S
zIWgA5oDJ(970an*OYt%RH{zyhMWd{GkLg3qW}Dk6bqB;ZwYdd-3mC*Ep?}B2daX)|
z2kxNaOHDx_Ph>%iEAc--zxR~F5|(RFtl(UAy^Bj9z4yY(GL*&Vdkim70;yfPigtpw
zBijQKsRIYHE~9NGeMqo69BQ$p+h{c5ABGyFW>M^s?B_&4y;nYi9akxhL4A3rs#Khm
z+Jy|0v3G}-9J*L2X-2m4{~1c!lYhR$TYA+xIf}bK)6kHFcq_;%|F_%LqSoPkvaxgW
zu)_qnR3+2frI%A9a->~X^X2{{;5df2psvQY;HpUb?Q2h3l<xL`_C(-u{MD0LbY*MQ
z%5-__BTet==APRirL@M(2idc|*TcRiLkCJ?zRvSCT7NmAhX)(8hq2~<69vPb$%o1F
zCeE;}h2s;U&wdl7A~^c$xFxs+epFRntvpk;S`vnnh1JLS*scgadsxX-bc)Q@n4k_m
zh#mxr=9nm5A$+Y4KI!b$yMF!ZIvkMITQcH=X)(|iUC~)`Y_ink1foVRcXAcp7g20+
z-<A~AA)Ic_O%}nj)sfik)kBmcZEE+U=CKurkLlfWMrq>T5~G*>Jnw-L9lszQ_-ont
zC~OpHgq@3oHWe_{`)*_@eD#C-2CtaR5*E&5H@t)34i#h5QFMg3en$e9&;l{o$g}KG
zo#vn2c%doG%XN=F%MCjRd_Y6PznyEU)&5<~%NE|`rsHQM5y^Rt4Ya*_tx}I{Rs>qv
zOCpl{T}825KKg{0D0mR-mBnqRUnY}l8|al;u1(fy{lOpRVD&ZD7T;t}=K$*iP*Er7
zat3P)>dkv>`H<V6cklRru=iGBadm&XAcQ!s!6CT2O9&7=K#*XCBxs;0+^qr$1Sdd%
z;K8-ff<g)i9^4BkEV#Q%>YM%jyPrNSGpBo|=gcz~=b|na53*Tn?IrK;6|WOab4Cmx
z1x(%iI~j+Tuu~HLHqI~v6DTwS%4E_MIyI=jRmxWxy!UeF?IcP5`_!k=49)EoDII8~
zGkRgvNF>CAlHKf{|A75a46^<uR;%gG*PgM4-Tpj!q+R5x8L1w80(n^fA<e6-jV5U3
z5_f%7&bvQJYO~c3&nj)U;drBjcfBijv7f_2147SjtxP-z5<e;gdATPxMv<rugO9f%
zg%{AoJEx$T-*bWRJHQ*H>u|w?<IZ;(!u+;o+%El1H5jz7Fy1c#W4~3;t{uAf;7x%z
z2OlwkJmsoruLHHzmEH3B&W^#?zpxw~r1FfrY@&rb$q_dw1!Y5z*s}P^=j6jnK4CkT
zD&vmqv2<wj_4=ka9q&RBkNbw7hOxv7iPO6pA_G^=G<t55S`Ny{^ZD;9v&N!?!qvRI
z+@8n@3zKO3F{GSTdfpW65Jx8(V$vp#$L^wAOhz>8YbUHH&Mgq8+61@7LBnH#$*)&!
zS38e~RmcHGn8BnafXIt9)ZxM>*v6x4On3&Ldp~nuj<mCvA#j~B<ScXe3kxmg2Wh(q
z%C^6t49FHkG4LKp4qs~p+3sgazyQUSX5o%Gpt!0>cNfih>=M>!z8f26<8fjQ2s^o}
z5&K2BbiVTC=x-pi%%O7bE>10MM6GTVUQ+pP)JdcPDN46~kxG%4jV2X7kQW+S4-x2o
z!esg}e_!_6XOCsfL+<IUPf)L7x&aDCkmKrG+Uu~R@_p-TPUE0`Op!#VAoJ+c^>@cT
z1q85si*UzT_%3!~xG`m~45bY>$3kL*G){<Ywbn!cShPMH3`jJ#O$rLW!9)|xB7)&O
zbE!Ic@suSp%Tai7?kRbRLD0~p>&m7cbrKyww{|pe-nJAtHgE66U2vsnoT5WdIqGSI
ze1)n7e6x6Wl<&WS3u1O0u{xO%41NvJ$Yik_XcxXMF3oc*`;Ca_q3TI9{pD0%3HR!~
zv7Y>VC;hghm2t$EzKjBvvxSb93d_GK>y<+jsR-XASmLvhcG13{RwPN!*U~suH$t*a
z?YS09+Sd@W_MZHuSqP<>0@l6YuR-RSgR{UD)#he?oI9x==u}xbf|UTViFcC$#?GvF
z8hn}WY12Z{0uM|$^c(fE247lSk^2$E6mCz;5h3|2D-w%dq?c`ri^o`_wjjwHG`<F}
zh*v+*tQz)0IvT*5=9}#Ti~L~$ibV^iJA#j`krSbldUH%ot>kN}#|<9|#9ah?{l%8Z
zWR$Cn3+{GHhioqi@rQq$XbMH-2ueBeU%Gf>|M@NLs@Wp4WYP8(W8sov!?vVS1YqU_
zw;ipNW8*u+N)!7|BD;sA_BAFV$2_0WnzVzKEU_<{!33dSZw$rLp=7f@D*$$_HNlvz
z5~4B3T_#Nld;OkGUl8%FlvW5q6U-P(XnJ}>*afjt9`k?+J$AJH^m@{260-PVronpN
zKu8g<H<hk>n#Z>k-5bNl58s`mq2qr&&U?6a>KxQjlic+D6V^UYY`Y@fzV1U`#^3MK
zS{I?;bfMgG+mS>G-YF>?bGH)~<6>tpkWL$5ryHfQuW+z|8a~w4_+Xow$*8w!&6F5Q
zOOO@P{1`Z%KI_0QoAc4-f2x_=$ydl8J8G_KBw?$Wx34rZ0577V4=xL?1pw>AFsX%j
z6ogNdS8HY18Xm@Z*~NV7{m3?&Ey(rKxOrN-5}YD6Gogf5$bMH7+r!U6{7u0H#B#SJ
zxE;Lz3gLCoc9tIWzHjiB7pi^5hJo4JwmpS|e(~mNM0ooD8k~Fd{TK7+(poDPyeug<
z`<u|D(g2#VLj&}KmPF&mh=cp@RDUr=hw@H-RFk+YrM8O-tql7;#t-LZ*RKs((I}3Y
zGX)}dN)dwUsg&}Q)V7%`o#3MRZ3MMgN??JShci=c<7o%zm-4ukb&_?@Jf5(aSM-Un
zBB<ixju-PfKP#>l3RD}0=#y4>88k=F(kqFKxBVOu9dqh6b&)=A+V3Zt942@xUsGlf
z;f4rl&?~vzT%ykcy*duNsVQP)YK^b!cP)>2VLfI^Ht!t+>f7%_%o@?+c9~OO;_8e=
zc}+Gjiyb%9`uZAWPga-~k_E#<KHFH&2#}TG^s=mN$ZGfCmMm>2nq5Ivz?xDMdoD&{
zjYOXpM-l=K1?tV(;^?Q;DxB=<FzdjQ#W3>gyMm5Ea#P?f)FMuA)bo(QNUk@V7=+$V
zwjI${%EFgrdV-hmErMC0>?7F#6NzAm@UGe0%FkcI?_hFWSuCx`c%%!y@ibA+toza4
z;QM9Ri*r^krVp@HeieOSv>N7p!Gdqm<Ly^b39-+ecMzcQJ;#@2vy8=qkilqvT|XXU
zQ@~Ok!E@otjzmH#Skj>JD|511Mt0BMpY0OXvhbA~KQ!T(ZM7UiIE`xgvP|-l87}>S
zn&Hi}vrO&%h4mYnYNw8@JNC+482}BjYt%+|^wr@$s;!Bo;vID33ZI>P7;kK0FGL}U
zwJAB`yaFZoQ0sGO(OflNZV9iin%vv0i+w<><Vs$P)a9~zs!q-rw-Phts|8#2FPk${
zrs3t+7}v^QK3uC-Q#4&hK%^H!_zt{&0A9cXSQL3zi7=J2tCTlHGbz){3EahLVuCr=
z)=QKNU)#-ovSd-NQPY<$Y99hC=yXY0)JD^og)^_n9iOX+j*{^ILPNIyy20B&=}rD&
z;n(v|G@!q*kpD38OC1Mrp>&L#=)d4X>Hsd};CyxWU%`cRK=cgb%u~-Nv($|7Va=~|
zR2G@5%l*P9qw`k~N(~a-YI}g1ri_szw_+RRvY_N~YOdlm+S@|j^ZLuEe!n``UU7Hd
zEE#Y%%T@S?>Skfo<G~aUUnN^>>^P0r)4?s(jl%4X+kLid^+`w_A&XOj#7V`Y;zuxd
z<Xeuu?iRzuy9;q6hgdE(=k04J_is8%9+VHr-BsYAKL+DtGr2=tJw~2X5-{7Nv1Bt#
zX^oF3GlE^O+e9LzKN$@pIa`h8b}mFisfNtCZ{{~Yl-<y$@>P~7*<nAmV9kgnSJ8E-
zJL7cr77={S_R2E%r2q|Gw}p&vqf}xapLx({5gn7J#n>BD1HOqTK~vAtuuLHrIm3bp
zQ41lT)7(JJT#++vqf6T3@0(gOEgQ1G@7J#b@*SU>rvr#Ejnvh!`~2LQrFkVH3i-B;
zxo1!GzA<o{#E+RhxD0i61g`s)ETMRgrSA>qe<m)`J{=i7OFfV3y#IjstwtYn1{cSU
zrb3tAH`7VDQWH5d>%%(RK=LtjA1Apgz*cJK%@V9ln2FOsX9s%+_#;IIqHkCFO4Rii
z^2rQU@~#whCUscd$>Ds>N%>Bu{v2zlr!P-T!<ine+0Fd$mh9#*C=#1A+izG`c2Vmy
zxh2*yv$$gtjOb1WQ+(26#>m!Z*fDr}S1y}&50ZdP)$Z@;8qJh(?kRD--JTl9<9d@R
zYaPA?lciB?nYt9s<%l4lH>TvOoE-Q0q#pQ8N6f9irYX1DhLSdVifh#U!hUzgyx)O-
z42Fm1LZw=X6+rO|ss<Cp9{o6HpLv^2Y|op!6K8u;-u)Kj1N_XyMfK)|_q40Oq?`Mk
zW^_LnCe8-p&l2SgB~K{+Wlxs5IB&3?66#oKM}*!*jrYq-8?bFjWz}WA)|ApLIXi)_
z*=rL@MIPTxUuP7MBdqf6FNvEqVRLge%^U{N86SO|dtlnjWpBqT4q<iSe9Q<O7o%T&
zvJc&X=Pz~j^1jW!zSpVmu(RX`cnqfHM(#Z8xahOD7d@zhI9w9*4A6$VVN;!#m6?#i
zhA+>d@gmz=1=oJGE#&2B!E}>2?Fl~17XE1U4F1-jq<jontd59@7YyR<|1{Z$Ts<+i
zS=%qwvP5~>{{|!5YNLX$YgjWkaddbh>BnuTIA$|t?q(B<MlX14iewT&^$a}a2*X8I
zp+y!-&<`;+%1T_n{H^IH7n#zsnStjs^CHR7>CNQDqvrO1eRP$r1^T0W!;Px~iLWiO
zbzj2rDs4K5;!8L}q|<f7cbhm@w^nbcDVQ>fer2^yn+1;+=MAI6%*b>=l%aozc=|y@
zD#~T}e{=5}+>kY=>wE>_LWRMU*Z2KC204!-J0jP+my_9^W@IK!1bJ<FEV~jCii=e2
z?XL$FRoJIh#H_SE-KEA)&ZbDPiras~nf^SVK6N_-`zoz#6e&rEiLvuv=6w%4|90)n
znDtv({`@s|@3iRV<URd062dxnp2i7XecN%T3%|44mPLdVy{x{g=X<ZD3iz%kn3u=z
zGP*8w93sPmh7AGL@bL1A`?Y=8_pcS@IGNiP?qc2^t9%-X^xQ<jH8r#$Qm2lw<C=B3
z5?Jft{t<SzZ-Q7KRUZ`>7bUC56sUV8v}y7z>^mj<KhqP40hLxE&6;*SU~QmtS@#ay
zAKOc$S@;Ax7ZQ$H;%RDbHEKPo><IZQ>cJ!UF@G@9DTeEj*R_7tfamtEIao=*W*EE(
zSxSK(G-FuGdr)wat9r}{;x_=-`+Z6K8?*;sY0>Gfc2UG{@$?lZ|6M6>&EKq-LKSs^
zEr{p9#L$kn;@Q$Fw<Y>9q3*v-u^!3#kjE{zIBa&_bWz77Pw>3DE0=hu{8$v))5_Cw
zY_li4nD5HMWgwBa)wtv4pF!B)!2WdP8C7v_0=lgZ%3Lp8aBi&Bce>>CMOul>(6{UF
zhwx?p<iT?MunILT4t-w}_Qa{80$C~C7b(J{H6NYe^26G#qkix1aoNgWSVUXs`W)7B
z6H)l3o2k4bo4r-seR74J7dG!yh87ds(LKR=R~lVUO1nM1154myU}vxZBA#~&*$WlS
z^KAEs@miIkPnr>r^&p>o*qpy)ww?B^l`38H!+`V%-Jp*uXz0}&4W`OLEF5Qv%HD#)
zh3qBU>8%#+IocxVE>OMrbjeL=z<>{PKG%E<+SQBUHmGTAiS>0<FlG8lS@j{HLvr@y
z>y=!n`%POIPj8r3+w#5^L{Tep8RDe7F$o&EAN@q(t=VMW1BrJF%8zO75Ti0?dFEF|
zs>f`N<=501Xq%qwlGK%C#f@-kj>7(&Up5?%sTfOG+|$+%J@L8ak9aY`1v@$pmuT3a
z@Pa9*n@Jwe)fpYNQ7SFTo8a~FAr^ZEr@cSa{PfR*M{HAoS%c`Emhz!?OKlh$JfIQI
z)TAx+D49(uNjT=0>UEfZ<Q7t~U<+*+3a8S=SJnjS)!rIsEc^(OTk4}<;_jdKiL1aA
z6}&mdi+_=x6ONR3Ev-Q>?-#@>fp8iy+qfi;50idw)XDriD@<`fwgfnK!4Ia3uBpr!
zN9Afn;s}=li-s{%b>Pe_^CfN)q`!M&^MRd=CoJx%kJU@y&Ct5o1x@kVO+bRCJjwh_
z-71y@-`uxyDTo^`N-_uNH47HEG!{oip-l8_<9mGYIV#@GkOP{U_UID{0H@a#=xnjR
z5;v%s@Q`~3TGU=2f)+;k+syP1LSKmW;>0Bxt^IaYytR-H5+iYQH7^Ci%Zfz(>bJeQ
zW;J+F?cuR%dBn~9mioe2fd~ee2R+$QmtRj3%;6?<uinofp_=9k0&)AQ>(|^HE(-bR
zPYFiY2dd<Q)0)3E23o{*{r`w}dtqprqdpk3-fAC)xfv35{jSirvG~;cC=EPVvWO-C
z6jDVyH?coZ)S3Ms`~nf^gG#4zlq9*^Gl#Ak0b8E_Qt{}-KAl99`mB41DZV>lwwSU$
z*L<*H+w8^$Se~rDHbkhBDE`ZW&HFEFq!Z+0W<GhHhKQ#6ueBhP?y{{T6SJLqlr4>S
zYpguuw^yZ4d%7O5Fv@kq_3OPUvhGjbiRPHki)`oZ4nWIxh~+sEp}(HS7rqe=h_AJC
z9!f;GP~~{EomaGR2W9TrNDdFr0g*dR0f#wj;$Qz{9r%bloh&4J31-mRHo=@##y~&)
zf?D$0i|4fYa#*9Q&CK$5yk5mMs&{?w3;H4}h4PL#+r{;@ZLU5hNGVAzvRXs;x>b~_
zNxpF8XxMLO&q}KG{0oca??|YsKO>mLPCc3vvCD~5iwy`{<5d0hiS-MCql%<ujr2@@
zovF&T>HSq@pXU?b=A3NsfSMDYGR>iHz{RhPs6)Ih6N896vmG?5FvTx3WzH&W?scrb
z{D#y6zKN3IH-BLf2Az-2fl*#rWRo5v#8*Yy$Fd=_Y807Pbah>cCi6sPG%7qtMc<;}
z*4*!cV~PNCMiSZSPj}Kbc~^HI#?ba*=tC_b3zZGEjsD*7+z)eH{X*K+MZBbl^R_#J
zKX|$8fQAExY|--W$f6t-g^}vDG@;HljL+sQ>dchrQ)tT&gZkK%^PE<vCF_Q5tGsQW
z?_RW0elc&GK9}He@_gd>j(A&*d6^vK9|y-rioXOE>FEd1lo{Kj8KPi^Y$qFS6G|;L
zdseO5FW7osu7+AA26sDdPi&<jI(da(wH)IoC;CE4hdjCF=jLBn`mDY&9Eb^)<NO`3
zxHApJEfs*T9;{`-4loCxiv#5)!uJ#DUHmKf=Bf~pVwjy;Iq!oJbY27VfCnLq4<+MC
zpo)XVm0@*fW%x#GLyEH53p&jL4G4mlw)vGyc+Jby)R5qYSa0iC?!x-x{TQ@QBtE-E
zdZ+b_{Y_Acw|G{9h}R~b@ee~TBkR>7iN0Nvn@3Ub`s7m`J@?Z2Z3C39gZRamC8#FL
zPqe=bVmo8|X(O=Q>!Blk*nsvnxN@z}Ev@C2zfJo}c377o%ylQ_M&A_;&Z2qtjBR{l
z$slStS#ALt!9^GEWI){XJ2<38%V*;-fV*g5c@lMoZ|>hL(xQPIe#p}eA8RhLwt1VN
z<oO(Q6@1^LeaMe4rAw1!0(6wiI0^HZlczyWU;M=XIyV5EbVDz{*m=pkBaL-YJDEEq
z+c7Dr4Z(b1stR!xK)~UVD5AT28xl$S^%C>)600JscG4a|J|$qjU!*&I0*FGd?gw#<
z%2gq)ia*HNpJMtvAV`3t;&dk_4(aQi5N+iDh-?e@>kVy#*Z#?*8_ae%kwf_kihQ4K
zj^6Lpi@q$uuw*j*h1K0O5`Gp(vh7{s>f`htZsas>iEH;Lfa_yy(Z+rc*#FHj!<XJ@
zr2MLc=y%&d<>BRb<K4)PWwta1e#g&0qPdbS)f<251P|ZmK4H78z1@Rd%_BH1w0HHA
z8jiA(@<I07D-bV#I;|V>Mh&n(A)FVfg{>$}MO4C^Sz4j+`&=Ubs3;_N+JnySO`rq%
z$sUhgYwWOyP#@DPeUiIiO4g551GJ<FO7^<(0F7msVRw^CcpXGr6%p~Hz8)pAucrYn
zOzcxq7$wGw#CbqB7W`}blMw@6g@>lpK-Y;w7Slwzh5mSj$QEM)ZnB5BHP=uL#hV7b
z(ZqcN%oK9}Cg^jIZcQs@ALIXLY0cJ0rGp!qkFRyAJ$0^}Wf(T1Ij+o}{Z5aiAo9h`
zv|IFN$Ld~6Hn=GCOZ|;Y<COEEv&bPqxl7YEszallC3F&WZSz&QOo`E!Rhd-cerQE)
zrynMMdE~)|xInu7^B><|0=E8_EH&*u6W`N)70Q_4D)G%&0Z7;M742vC^jzcT+5{F0
zBL%*sO0IUk#h``-E_kcM>v-SjRN)r_G&C>S({$&6)k}L9*qWHEI2)Vy|3EwCc4pJ$
zI;K$kKWk9aw_>{*QZb?P$przMB;_w&M>StMvOw}fe&W%~muIs7)Lq&}E6pQ1rua6I
z8kJ(CQ4+8uYPBaLGLqOXl2~?GQjhOIxieehQsf1vYIKFcqTj?V*>T-Hc?aFa+7WI)
zus#~`d98ia;;tA4zH!&Y^JA?c5=D*Me7i5n^gOzGpZ-lFB~%cy;X-yq^Dryrr1oxU
ztM1yHz%MEYpx?I*{kfsl9O>NRhm7sP+laSbBLvtyzjxw(XN|WaRSBQ4H}L4U2_|^q
zBnjk_Jh6im?56m!!Mp=*L{E&&R6O7DUN#Feo<t6?Vf2r@GThC=N{*i?C(r@zX;r-I
zli~yJflkHcVMnI@*M^pZgvrgm%kBxPID}n`;&ENBJFsFfskV2)&PeeGw*}vXC-1$l
ze{88ARo5K+q<r6F&#T*-i8;TqxG|vi<hzA-V(QNXL;-2f7KR}?P+Wg{!-7bj*dDT6
zeaf4cazEU}SwQUI<BAXttsPdKgYlir#6kWz52<OhnVlXGq6c3I-yXQIrlG4xE_$sq
zJf}g{JXCVhuJAE9H9CG#bCZ>T@*Ap~`Z?hYELJBpjm(f7))Qm>CyyD+KSh&Zml>Fg
zRUx7}PKH)SgcYmCt?DObq-)kOlfNabPtbCVn{F}P4L!=LSVch=a#w`sh@i~QG&BC`
zGvK_4u>+huk1jhnR|a;!S9p?7K;9co@8duFj#r~v-AgZyXOk{Dg00rx?N%;t`SRxo
z&Uo_>srk`C(r-%mZUg_JCvJ=4e#*W6EfY8{$$qGYjL@S#UmBbus?r$XIBJ2~NRmu|
zdvp7^{}h)Rj$esb+}&#miyWY=`GBBWB6+4cd#y^;Dj_LB`}Pn2@_ISi5}@qW%C=Nq
zuwM*jDSb_v4E)i#{?Yo4pPeL~YwUU3iX82SNDRvqQrgRMQdFZwSU++$*Ud6Z@Oh>N
z<f+RV?GeF&^r|wjTD>4bMjrHPPpwqJ8;{1S!{_IQ4Hj*Y_Q>R!XssznC#+Agb$k~9
zVb&ZFQzC-QZJl)8P9{zb@A$7SWIDSRsiQQ<MfUB~+aQX{ZFZ58)}Q*4IrV7r;>88@
zPVWf}KHi)paB7w#-D!eUeu9tSewhBGW5l=C*4(1HD3N9O>P`F??2FQhCpM;u6FBVA
zd1aV3m}XwkTfivl@B5A5Kdy~`UmgD!ey}UYngOB{=D2cL(IU?fy36oS0Ttg^cP&H#
z6BUPlF;PiMX$cr#I==o_QnzP-cr@k8Vk0hoMf(zv#6<+X_WTFwNp1S>Md$%3DC~JE
zORcrej@HX!q>3|m`Br2+4-pH#CX=}oQYM%OUI)7(RN0lH9%90BD*E)hb@EgK2{ucc
zQzn<1sI;b4Cq}tUE~OX^?L~I0of_W81m8@jaOfL-5zA(sUT;fNDWGZ})zMz8y}LMZ
zjOtDvl?UfgK93dV{p_?(hCk?^t!E&k0kL<6ETf3HSn8JxPrf}2Qr2#~nMCjxfYS`V
z+fAbSSBA0gN3b}~ecV#!yg^kL;sQsmJ{x8;&`fCr&U3wX`n*aq1wACQo##;C-G0Sl
zFh|FD(o{BY{Yh(BcMNRs@@tojxIIA}^MkIj;uPo0h++4|8WETfiaU<{<xwveIxjq`
z*s{SAn`+C!*W%R+CQaKw`-13xR-;$1&9r<TjXte>SXtCv?2|L}OK_3d7r(mIO-*9E
z*Zh2hTz4c%R(A`9FuM$#MP~3drY)R<j4x)%`CyR40CKRuGoHP>J!hC(B({qmX>3u^
zF6hmyQRj*ojw)Eg+h>K>!$d%%QNd-g0aKTGw6ZJ*cXB*149p+9jwMv$aC`E{A+(~2
zv`3?CkSgyqibyJyF>aI^?NY+2m9Uj=ad9#hP<MxyBjq4ad;`z!+r0^5x(ZsP3V`4v
zt9p)TzUa|#aL4*|i(`m)TNF;N_mUrk^3h@0lLHQFIOuwh^HG55O3YS_{*@ritQw!s
z+h8Z>A3Iy2s2k5V=~NJXpprDJUCgplU&J|CJkJLQ6}2qoM6W(|QTN-q01r&=-pLg;
z`&d|1Cx2j!w^g!>Kl&Kw=M`hc5W3GN>R<MY&p;LZ*kCrQOz>P*+CVI+*ra`#*L>L6
zYkqjkN;Cfer&6MuKg^Rx-YT$QXWX%-!EEb_cm0<XE#Yamm2Q$jsfF#-6vDu;8qPJL
zMX@+Md@J2-8o!@2DMP~dE`+7II^A(F65GS+^J>MDdvNP9Sk`Ul4QC|4dp@nme~Uen
z<&`)c9RKzOy;fQIh?UTFeTtw^>mwZJ=W&Qfr=@W#4=pG&K@akb8!T?@MhW{f^4?A+
zNq97y!#=d$V(vwk6f3*!T4S^=I(mk}>Kqrj>Z?C#)M&hFB<>oZXVIm>Mg)TSHuVx!
zkB1h<-Ex<cl`toyzsg1ngPkk8%lKfoaWbzNiN($(hY71HoV%V8o9%kn&edP#C#8b!
zTiY#WK7Esc*70(!ZMnRTtTR@A(#Tz6W-=EL+h(j`fwzrF+&+1f{#LGm8Dre>lKoub
zt~4gfWX6Yy`=Y9@q3PB*#$5jqEq!Z?lmRs292c}8{wfk}b^=0&uhXcaXK39d@3;;6
zaY1oks(SrBFW!oOaSYYKnvr!KmO=%@lI8B0ADCR$G~LBWPVV$6pmZh>D%VMM&mrYk
zI_Iz8A?OSAd)ij@eM7y`)#Hk4k6X^3PwxIa%5UqRKyWgiu=FSgmc>r-?TH-XXEJLw
zJ#!o4PnYS>=jeSYd{%s?S2DNInHL!5HVy)PcEf%^X*CJu()zq}(j%^Zf=ECt7f*fA
zLl)TXRc;(&l<mUpS{hJ%ApLp1PY@f~XLMK>rNqr$JIA%mCBJMWn3^=fIyKWG;Z7B-
zM7sinywmnwyEAKeIOi3%Ej-dr+1xR(f~EjuoKzG1pum3@dU`4alS#e`EF)24+ZNJZ
z)>vjp>BO+Ob_RaOyLH#!tK82!a>}thS=j-7_RuW)Dwvq{4Y<ASm**qvC&hUS*4WrR
zsW|*;4SBZvCQ58B63^9p_1Vd#yrH&BfdenFuPZ%8*w?^M<QbCO$x(A^1y@16Z~P(h
z&XrE@1(cZ;a>&kEvi@-6>|H=-fF!wFyBp_J#NI98!ub$b-MfTyc6OGRD#-{<96B|%
zxHW&}%iOo3FC;BVBtaAFA~;@r^;XfRwM$$ZZg)L_B!xl>cSBY#EVvjrr@h8~nPZbO
z-}_(iTGDjUAWL3-^oySC&&b$eK}2dCbBQwLXd>X*TNcT{2Ksqn$#vn+4=w0^0e`GM
ze`Fng%RIxVK{Gz~`N)3uzCcxKz^Q|!vv81m+-uuvo3sfKs`8)?H_tZVVLU;{wQNdc
zq%LxDZ(OH#?65G)MnC4qvZpsU%mAJ0H7=J*=07)ZiUS#;I`8(7BL-qIY!fjJfKAtr
zX>ptfX<|-T@3c2TK_Zj9b@;v&js+y$>p$?}u`f46xN}{hM$rl5BWHrqDOCy1pvuWQ
zdKuYe!2N68(@aSqt6IVTmQ?MS0i*0IxBCrxgRc-^1*5fHCy>}61GXf@DzBHUm457F
zr%(2cib$o9B1)@Y_gB-_L#4(liX;yGo7?#L8$BntGPc#DJ~M#1{jUEUj;`&Nj34J+
zY3;so;ydiC|1`;doV|T*K)2A6?^h=8?7cDj1<RC-IabJZIu@+b4KOp#_XO<s({WXk
zIeeI9++4tgu$_i>Ui!*0kL$L{%>oB?J?FQ%*XOs<)H?y{hU#OEB1Tu=<KPR>RzI9G
zhVfb%o(qB9H`*orB#R7-R`!rVDS}5Z{i#apNl%)n#-Otb5dEjByOJTPqy(_)?&<a=
z^y`mFPVqpSqJhdKjMbqiw!4+RBQIp-R)Tpj#%0{@wztJoD!FJmQ+_WLy(AfX|4V?+
z+t-9zg^l21p5@xww8g`b2A9{P-x!tMCuDcsHl{moGU6BHgVG!z^pM(DT_tp0t1v4Q
zktOcS1Vc2yiNIvym#7DwjP19yEw^Yo6WZe_A7_mAvZp_rH8C<h=TadL29)G0y9C;U
zrVP;dGWk0l$1MJ^3y%32MWT9~t4J%Vf(e3%90$Tu#S+}y(j_~D>Wlyj@u^**u;~bz
zLsMU~QHi%{w+%8hUF#mltfs7aIHBG4ULpLBVMUHVdXX!`&zT(5ku4r}ryg?|@O_T{
z+TqK~DPH;ky@@(CYD#BS&+nY?VhMcdlSB~IUNJu`jAqSw_ZPO`98!NR{xp9slh&xL
zrk<2JpE#%C-xBnyN5@H&uRM2p#5`Nz*lu8X37_fD((^g`H5hf#(9x}u?OORs@s0Hu
z`EVxe1BIA4BFe_w+KBmAep${X9pSydE1|UzaqV&VEcFLo9E$H1qX$}A*!!r`3>zQ4
z+NMNjP2Nfi=}5Pj0^OZqPJT0~fLO1;<FHQusmAx88;lbYP3$?HbN_;g>>3{&tV_gF
zG7Cv(H9VCRwbB|BHPhBf)SmDd*loVLbgmCsSWEKC5YxY>OlY!)p|DSpn+;-{=4Gn`
zK)E^!12@x!Zim)@wGwWY=(2`atP;b1hTfh<@^-6%P{Za3_G(lBr|jK;l{=Ne*V6Kx
zgo?9~?-g!1*zu?~`jqC%#Jlvn_*<(ISjss7R?4+!31KLwCyX>%&t!Ex4b66~AuOaq
zzcW7f?7gFRMVIYLv6bZve+B#5Tx5zwwJ<j$e2h~he&Ib-_Mb-h1TBNQFcgRhX4mCk
zcd}5nj8nN(L4Le2>!coRo38>Lq1eC;&Xn#;S{u&!`%-6$q0+fb?jYY3a74d9WG=%s
z!!AQNIR(Hv)-n`CX%N}hrl;s#=iFnPwh-PIv!(s5w3+w68nu>x_dI<(U*BrG=Zrr*
z{3F|M<QUJDEj{NuQqHwN*kt{{CP5i=+JHI7!NS@P{k8Ic0vr!7WnVw@hr1ytyv0W6
z23(y*bWEQoJd1x?Ui#$0x2!zI=-A(=p3L7PWDZ_Bi}tNFs7hYe`@OO)(KXD!e=mo8
z^?g{6gaUW+xQ~C^=VOvIRsOAT?*qn}8}p1k6`r;WWGwZ6>ca3Jt<bUIJ6nt=Po?4~
zm<?e?)M(&;j45K-jIA@y?g|o~iZ`wcgz6D5%L|!lR=EdHRS5+)maFf|kgkB}*tJn2
zflmD!n<`UX+-?`{;Z95^Yx7jN+}s3>%9Jv0f@u`Z-=_Jhl|_4k%Rvsu+lEqFIRquo
z-z2+%qz1drI*1!K5#)KW-j!?ii95N9!qy38a!2@FyP(aZbsbvGQQCL!yt=(_prI>A
z2PrFsW0h>pjcrGhh8GW(Pn;;wYTsT{3H>Cdu2*H}Qlq8LUY=9?6Mr=1NeIvvj}j%T
zmM%jP2bcSQVOb50tWX1L<?A4?JGqhSZ>6)6m2!XB(~oD4?F>|`J-PZ_<S7}a%~rMo
z%+YkAOX26nb-WzEEbFbxdIM>l$Vh&$#8vHcxA!`1oI|g10o-F6fc-~fya4in9RMh3
z=KN`vvj+CH1ZQbFFJB_3Kf-zpLC?<aOe{)Z+HM+~yS31q{@&#lH%-c&<E^IjZAJ?5
zGVt?{ST5SBF-Ur;^OC(gx)tz(EdL%-vV7jCDFyVs+{R~CMVFFKuzeHV!q8*FlQz;d
zLZRYWX0d&l?1doRF2S$zVX2ONXswhus9QP~gXG3Z%sP)>l{}NU<Np0^N@QPa<7^As
zl)Q+Mu+q7RIBukV#yhNyCnT{7!@orU6#Peb5qgkWC<vOh$z0?k+)bVN%{$FG?7VD1
zO<r)s*@`FpN<!jYKD~Sa{Kzn}QsytL>MJlP``6b_{-pQZzHS7?Gv<`mF21nrFWD!&
zKDU^ky8!GeFjbbr9YA(;GWP^;)1r|${Img)L?IaKo(7mMAA3EMZb1S|e4mpWwaS+|
zn1lWD*jbFqn`FZC60qY5JYaR>DS;Gyot^5$om!Dk1q~e^zHVoi>Me=HWxFdC_ehS#
zw*<AHJ!&g0iQT$0tVJ<PrijL-Mrzw=QKNk)iYNGsFQJ+7KN(lO`+Y|gO{mS2oXZwx
z2kMRXJ@FZ|sw1bqM}_aJrl#HdW1N30fc=xo_#wI50~&51b?c6<^{^quP{p&L@*0{Q
zzp}_O7NF-@3eqg2$+Wz<BE}yS2N$Pa5a_GXNbuxQnXcU<z+$SBt38yfg~DI-xn2;8
z|GL#qUNlUN-dl=x>XjIFwNU?XV-prycBR!X%jxl@xiNAbwwhpQA!0mo5fY+eb&?W8
zDCg@sN$WygSC@CS`7?^Sll>#T(KBs{E?e2%%_m>9#l3F^Z{n8cw75>zPOG@k<_rAS
zSrG5#A-55=DE;QKIu4OOh3^OJb)KP@f%B3yTK?`s#6Iq(DasIYUK-s%R(W2(`igg0
zw6uMH&o$IYOixV!bVacIPaU7;z@KL6nrh#un58{vS+8?*>{Rt}rYL1AyG5@<$`i-r
zohG;T%(nN$0j=h8>sdpyy$t@cJ7ksQe1H4aobG|W3I_f_Esmr!x)C9FdY<o6P{6vh
zQR8t+u_FD%L`<vs(}Q;U^I)^#7@+9k-UU=v$g6=@hrNQj<WAEsNDY%ifu5WklTn0y
zF!#QouPokf^^#eto<~X_XE>piT@$A#QC79mwapZ^k}Mes_8dRTjJQCc2pFGbLtUCG
z-*Z<Mx1MfeO4_jdZjWVmxHxbWjZx=jZXVg7$-_FTJhKSah0ekL#$jwr7h!bmR_@2A
z9JwE*q_ydQq!Sc3SetBj6x0zSu@dzrRfi1k0hSmRPF1;?#v9}mzcq65;DDcRt>^lH
z#h&g+Kxj}+28*kX%(*y0<6Ukf$N!QPng6R)8tOmP&HrQ{WRX$Wrd$EAo8=})V|nam
zIW!hq?f(sTh?n2*bm@r?&8x`((HGUF+B`Is&S}PY?ZgTT>OyL?cuz0fUVHM8d+WmX
zrr_rmYXOU{pGu;0OU4(Zceh4(b6c!1#Mxh#&V-Dizx(-*^Zre%63|H*3qTid+kR(D
zVk#}~TK~ejdXzY34vg#Lk<P;#DxS6@n`c*J|E`It0b(#(E}`v&=l;*uFaN^&DU%g>
z9(Sc2!~h-b1L`%OINEytee*o=(VxR+%wuTTOdEe227B$yupHVUd~}Nm)8N0OQo@M*
zyH@#kxx>JvBgH@F-PZsBcSLXx-xCJ6tFD8GaI)$q%wwN6Z5CMlPk)Ih(Fz_O-%3`i
z#gTflQcPwADhql<$o@a?m9l^7l*Ip5pGe^H`tEr|@a#k0#oFuVEm&QKstwEiSDu*0
zRojC9idBQDr;i0aG4h}Gl_+$VjqrBK`;G)UwP%sC1kmeG{Kf-Klt)R`PbT_}k^6s6
zLj-T8^Zs2A|LfitC0U^*gL#}yJ72M?JnvDy00SuSe?Aw0;`~34liFWchSfn9&^w&I
ztx5n0{A{;;`3EoA;z}s$?!$j*{`0i^a?=uZ0!Vy*(`zgF_1-bd5w>kv*8p(?-z-*D
z{$2B??-S+{Q0v{7`yc-#H%e}q>I#@0imWLZyj(!V@E_W!*9@1fhgZ-4TVwhE#r*!y
z=4IX=YajyD{{V<HW!Smk9{_g!kG`_xy9`IscP{|3W5NKCP@)5k`48=Xo*YE~dw~9X
z3()@_p#Pum5dTjH2o*$dB)UK7bz!pJ(%tpt37O$>vv?5J8mjG%E0gec8hUvK4dp*i
zd9?Yj_q-R>w>Bd)LERS-t-Tw*i^`|#hdttu?PglL3a&1{;Uc<HkV^4lL5&IvH_322
zg}9^#j>OZhdn$^HKvbvSi<Gk7vht&uC2(;(zOZInvsl%FuqrvmWlQ6u@+3iH-)^)4
zA~Zmn?lAg%K-0S;*~H_*@AakNc8c)4Nk`2Ov+_fh_K=KCwwDdEWv3gkKVB+3d|(Uy
zX$<Y}vqK`Vl;vDSdfARxl+!*76K+bh@}R(A1M~gZCv-|G<-1aajczH_r~?1uc_v>l
z@BF?n*IMR}YIZ92IKOkbE9C&80Pyl3T%8G6xu>Squqr<<q@o~UaePCG4W+uqH+MoU
zq<m?Senk6zbRXV^1(f5;z?r(MI@E#Ry=(-+!?u^OmK#4ze0|w>s0b`rFbKwi4G47_
z1GGVA(2)blvKEDl6Pgdsd<X22Q!))C#>Oa?VXq(T>r{K(?#9z+`-Yt+O5d6wXa_$C
zV%Dk&G<9MuGyOI3SyHnclKJq0*1#5)54AJiMlhhM1DED<PLXBC$X>)I4J+j}s8w>M
z$%4`}O74-5RzGS&D^_|)WL}%2`pby#gTaApX}i=hvUg$v9R2}+VbMW<$0<)mo5}T<
zvrjl$)l48&U?#>rk5w64lO-le6YhomTub|fKsMFKu1Nc*=Eg3|G$xC4v6_CW`?w>7
z-G1=EBa46B5&jnz!Ii?!Faw|eAKA@D$X-A%>93E!GYFGjuF`Q^{DjURvS^OU(!PX=
zG!JC5Yv1bY^@*b46}GRgJ6@MXOWx-A5eCFnCIQ(JQK>9xpt)no7NOlv;#uXU!uay}
zMZCl0xwny&b6Em0PHV1lD{^1d<7G5o#CbCNaGjcs!Zwsh87Bv1qMx+$QY$~E`c33I
zB7>sa>vQ$y83QSSX{v2PNV=KnKQ;?n?ffG@IV-MU=XhsVMob*N!vf^VJ0A>{i@zR!
z0L_ph`AuAhQ{m>fN;Wm4k<7KXK4ChQ2%`Quc?hlhbe-)eT%GPEn0Y<y+H10P_kQ*L
z3Z15CG3*>yn+RUQy(E@@@;LI-$<Jo_2yeO>o?DlDUxhPq<p>$uj`{Ld`0?@ic%SyM
zL!Q4r=1D+C(Y}w49d~3!&<d~+ev96KBW0KOak|ER#P#DeVtZ&>KG;jed=^%>Ogw06
z5^k1SH!7hSVI+<oH_1=A6RW@L`<7eD)>dY|<oa{>1?Ta@M#tnERCDQ$0JF2v!NFSU
z+bZRkmdY;LFV6E|K5<$NN1@5V`P(U8)$%@<mApec!^4Nv&#`#a-~k^mcTF$ys1=LN
zlqk^=++5L{Sfr7Mo)4Uf0z^kQ!LmZK>Sk^r@-%c0jb-1u65zuY)tt=E&Yq^R7&;9K
za#)Iq%FJO6O1aCvBmIUrwg`v86AR{cZ{Q~Hm7~!rzD%9fwT)glh)3+qv}+T4cUCK4
zURfR<q)PeROzt<(hspxgDeX68VuF3Ei_HuqTLw*mi;ejof^eIr9M4=?>lWeo1L}#4
z()p}3eXsB&3=~iJ+1XvH{eKu6`^a@7y!;-8IRWY`{Gp+qf^t#hhPK$-{#Q<UztCmT
z&+o6fkB6NBge2$*tGc-Q66(u$(4y&_k}JR-8|`(;G992vBB_u^|MaB7`h9s14v!=E
z`Jx0DYZ7ZIv%lz$`VMnuiNK{Va`-Cza}(W^4J3kFF8Vlk={nF;jvw-QWXkR9XtPW^
zj5nr|ZaxvJ5ZF8j-I6_(!hhJiypR%ZdsLC??de-K;xyLh>QzFf9$)opPC%~9*Rpq4
zbK4&{mU!KDX3FxSmZU9CBr<6%P$H6SiAqy-_)=;gNkj_<I!p=DBjdALc2$&*6}w-Q
zwlYQr+D^QE$&WMtEi+SVEy?D2)$hya!S_QXf1Mcx;OEUkJ5)UFii~yyaPj5dOjx1#
zhiYD>JlZg3A$j$LHaI~zxJQda8^?ZkWtF!u)oD)TR?@24*K9BA!nNI)GLf|=G(lnR
zJKg7p?^P;`HZc~yeED>kzpw`GMtG2u`@g3wn~w&?)6_eHbz+tiATyFyOr>t_v1E8b
zEEAZq7R;cO_Z%OzcCZyX8-O}N4q62bu6juf3j_J7{P#_ErWa{}^KghP$qhK_n+{tX
zHavD`@dI0ez*xTP`=s1qg%HJ$YCn7Nq01T)b$@W%iP{ledS)v0dC=$3dE|F`1vZ7G
zmu?^`+u_Gp)@q0W)WsiY#gfaE5gKE7?a)?v<(`NHn7IB0N`>ZNlgyrUA|1MXgsuz+
z+549YE&@`n-NaXkrg6$rul!JjX=)EN6Bbk%88hP7H=WtDGQoD;h9*R9ZDVj}LiwkP
z;<NjeX&bhUU&|gWuvzp=SE)UXijJn2Y+EfB;eWbw39tYaLr%aPcM)}JPHe`Dt4_va
ziq{UovG=}NzFb>d<1VaRI_7^h2>~u8KkJW+A|Z|>J=0xj^J1!5CUd<|uAY*K4{v60
z&{f={XI8mwoxFzn*&R3f=+Ky{x?HW(g^(4cueDXi9S8k*@35yMx9(V%X}-fXIXyy;
z&irCl@-M}urm7kZ`Qli-j-N+#1e5s2&OG9Ic<>RC=Y4Yb7O-_YWzJ;H#l)|Q7$Piu
zgoc;Yr}$;$epj#HX76*5^R_pC2g&o6YQi5|>xJ5)scL)8!QYO>LwMGX`5Mr4=LK<J
z&X%7vG&N@ok;7{^*dF*KrRg%b#guB1C61=i$Bx|0VhWVYZ4l?MIGNn$`&ZCXjf&ar
zi)k@&BD2~09Q-@2eVn<{YHu97)RX;phPHdrkZnC5!;YK4>B#&1P)LRS1!~AwXvTN!
zI-jltOQ<IrS6aCdC(p%QsjYH%)X7zSlT^vSZu1jn`oov5C(Ee{OG;~W6ia(^WM&1(
zQAy&W?~OsUDU#7&=QCEWE<4a>S-~q&;XnXekEXazEUu(Tru-pgkJ;p(eBbf#1{|sx
zZ`V)1o-}g<d$HW$_bJV}k~I%Q!((Q(nz8c%=|C|;HY$-h=`gds*#uSMj1z4GmeryH
zKZES$M-xmT<LJ50I6DY#UkO`*^TzzngL{E_{fPrsPoIBP4mA-nB2DlmOIr9^@K%}2
z47eOt3U?G&T0$RgU(}1gxw25KK6ZlH`}>mrsq3C>`+$h$R8Y1Gp|bMU%_sROC&|Dk
z`5V6U6kt7Tmo1rZ-_U>O)2z|(-y}L&b&a7Ai60(|P7n~nmK5cjZ?&mh_!AWLMO4X;
z@YC5q8{Xa9aSvIox!29HI~QoGfVmG&%UMt89{UVNx=<Mrb>e@Ti#P2?Wz$VZR_;@*
zjCVX}NEaHOV~QY;v$>yv-BHYPhLy#6aoV=*eENWUY5i*HF4}~<njWhy{Vm|+mtDM_
zGP*lFHfyeM!lN{GAynmIs7oMK=^Bj+OFTk@qnZuV4JMo%t&kvy>P-K^g^zN4JL^3}
zAMJN*zD9GnZ<Qw#Fq+kylZFirSrq;;j||1@vuNNGdG+xyUI^o??|U9Ej2};}@4Noj
z0TTAKHn&8A!S2g+G#Xbn<#l`b{E_>)aAdN!;5Xy)ajdFuzaCr!41IM)5<C{kN|WR7
z#ZUqxX>kMOkEQ^!2<NZ>`ez+}T7^wwnPofF$QmBvowV<@!8#1@h%3`cH8|h-Nj?=!
z8o<%&R(FujvQhGj3q#V5U3u0?XX7iCIFK$4IYOM-lNaZ-BZ&$PlRo7r;D$a}!g(ag
zqHoS}wEpEwE8~KFlX-TYLsQ@s+%P#Cjs7&(OY6oM#CrOEMEBup0@kXC7pBS7d`xWG
z`4q9?n@Nre&>H7CvmlqP&vd*%?K|Twns4|Z;P2WJ_6NF~r7hSQJ!Q4o)ufX%#{m;>
zJuCp1`+xl-dL!!ncXCvlq-Icz830~DOLAz9Mr!Pa78}xo0ZYK$6^lzzi$7dh&GyaH
zq^^Jm$@Yr#KYgV_Is@<OR$<(FYBNisFpL<F&D&S)DH##r%RmQ!)6ra(no|`5njmJZ
zYZ4BT^`XNDUvXos+Ai=?{=!mFFK=3(1<r{rlGX^0z2VWu1!-C<iL;94=2Xg4MHUjc
zUeEEbBD~mqqQLetfIfSK#w~HI(49G9{qUXh&NXtMA0@p+aplx=RF0_1xA$4_7ITMZ
ztr4`DRQ}kRMl4E#{mUX)>Y5T%twYl};UQSP^0A!mf-|e-dk4;d_-lVX%hb+V)o68#
zlMiNB`@Pc}@2k30ex!cfPgJ?oB#QdgjZMOL7T?Q0SDLTGd5ruMZ6@Q#*2AszW4xlz
zgd8I2Rd@&T9fRIl?e1$GtW<|mM3rh%_fe$#9ar_&0A8Cr1YF;$k-A8?JeF|vnyPkP
zsSxgQ(fe5^kQYlD$8>eIxT<-v3%1PeR*keciIJxRXIav_pOFg}N%5bXW3~29vwObT
zxHxqCHQbop7)K#$8bP|ko0Q+#UNm$IYb9{h;TrQXpFUT6n<<C<5gpgxBL8l3`Ir|~
z;_6|cbdsisWvLcj(s6C3;xwslaKFM=l<Zm^UhxK^+ZDXUwHOi5WLx6wbFu649MT~s
zasQ%}D23V}2jaxX=jfFC@hpDD#$qtCz^pR#oO^q?tk_|iWT-Hl&eoVR$@~3DX>969
zk$TV3&^NqO2a|BQ*^8Ib{CDTjW%+a2z*>#;hCS<fkhbF+(@q}NX}1WXisc<)bWTO*
zifpIZ{Pr^vEP4>-eDEj<5Tcl2Hr1Ydw(w$CuaV+H06rd{LC`sw)dBAfJzSfwA2&7~
z%wwbE(^<k?KN6J-lN*P}fHV<FOl^%PgZ}gUX{B0geFttY>L{|8VK&ZIw)M$lR_}UN
ztk!d}mt22i$azDfRblJN>yWW0sp;>uzQ_ui@umERSnk|#IPK@dgKL{CaUQHrh^DMG
zm-#OdEt#6U>p1Mhj_Ja}4Pqg^npUkJrxWW&3PTEq!^nk^S)kXfy@QmJzwHVi;5Xwl
z-`nhHTBt+TjuiFBD;F$8m}Bkup;$c^nL{YgDCcw{d+6+jI||D9Ui+*y=)T-6aEphW
zl0xTyjf`i2KD@4_NQH{#nJL-0T@0Y!MnuM$yG9n7N5M=TP#CeAD9uw$2L-V+t?vn1
zHc!R_bMD^C44;6>Xv5?MlQ|N7gWqGtY~JS_QCb_<Z4j|C-o8ZS#AFt9|1_uUCVlau
zfh;9i-0OAj3CiDXzBpMZ^~Sbo1h1*+GarSlIlh=T@_wx(KAf=^C&N0sKa(I8Kn<S+
zMNq)J`1cE4S%e?)#kOb(pXCAG9Q~RFOPvk~J!8{e$Ay1>|BB3d!|Fgo8a;8&zOF3w
z(-0P2g`sa~`JXsHddd4A@1<y^4<<nOAAGz2=25a<BYTB?(O78Ys3LFI06Ef`2iB3x
zX)E`V!^p<|E-7Yku72;Sx7`GN-MkMM>lmL$<Hp<DpaP+ME)~JfX1pbXE!kQl*PTTB
zAjZkXaS8N_T>@GBO^-(4`q_)K#)>msDsi;uey~oUy{i-G;JP|#WJ1*2Xmo9Y2f{Zr
zRM+*4HAI9*d!ffKc-M^gO#H_A6aVUT0r*Q}vRo}b#yPoDI^z9T;rJe~xG7)(N!r<V
zJ`UaB&~@~ZG)eaN-M{cX>U;J*XTmROz9@%khifsosJ^7!#JEz8*6Bs0q}3G`xa3%=
z-zQ4B5s6TG^t$2XBg1KXgWeVK&4gQRRk<t5z|e4<at~J6;38ze!t?Tu6Jaoce*L~F
zOx1=?SBXpIH@Irl`0$RS$qQhzXXPiRvc}|}pgnsjot@S5$_Gkh#7tf^f*G6C+PvL4
z2gn@pe*mJnk$~|HRJ#?)h(=pWOnz-mV?&G&FWKv#L5%vuAZ^i~A(Yk$ZZ6DkS!=gr
z>n5%S43Y5Zf~u;9WYq8gQ77$deLU<0*U7|0!vNVbzS>n7{n}6Fh9@=NkN$u|<-}K2
zgzGvM2)Lwu3)IXdtUbbQmEW>3p1(*U_cW&gY|+>w+jbYAXHxA+j>_pcN-P_9&Az2S
z9dYL#RoE9&aE>XFEBsxL`oH^;CH&j6E}?rl`v%bI-*E08@;to~|C@1~(EC5WCba=;
z%omdr7f}Q5H;4NJ_{ygeC#}5!$#Z_2UR%}+bA^JRre!?E0nd)P#%L4U0nyQP`MQV-
zaWz_%yypGuIhL$@u^+J>xYJXNR>-K7s}!M!oSoFwxJTT&EhC6=YbCM1V(HDGGQWg4
zAINBwe?S--c#&=kYKl%yzpzU#A?_ruriwF-=4Yz%H@?OgKtIVM2K-yj?f?S^A_sal
z@R0P&dkeW!@X(XIR^y;M^|?IV^q>=xmyTyYd&%>T#d}tJnqu-t?IQ~2Ue<`uj#~(b
zjH`}ou(`ZAW{&;&G<kZtHP5$X+v_4ND@in~03tip`lFH~IDx3=rF^vN(|sAT13_b{
zrBJ&GxKEwGrb4H|c$RZ*-BhCLeYf9VV-uJpSnkQseVRG?5ERr_^tZ$^j`a-FR@qJ_
z3LX;M7}1Q=9&hb*y)VsIc&n&!Q6ijqtNo;xlGadT75BaG@53jH=!NZZ6}!T8-<4;h
z*W1q<Q>)hwPo<<XLVNIC&L_Z94>JpVz^W}Ny3K*wy7jmEUS-y;>P2bCUu{mk?JlkV
z46mlqFUg$(=)AOX?tX6soKEBA7>{TsseW=G*DNdntf?#Uwmp8WPZ{B!(fZ=jq3`IT
z?N40c?nTHPAStY+NJkE}8nCJ?MAI#~Q?9}cQ6k)#+*)IYPV^K}`Uvp%SJugINrZ@I
zaUOB_*+m=lehHvV+eq|=K8p|m>DWC&^W`*Xz>e6CQl%MfWNMD`&u>O=?hdc!&381`
zfy-A;p^xF4$@07=M8jADr*LQ^%5i^<QevGY$;jhCa#xo%Ha*8o&3Of^Ci=+3FnpVO
zs`?d`<os45r>w*;<|U@8!}l8gjqf8jxQoXk%a6jIFrH&iff(Kp)`73wI}NE9Dsuds
zU_2so4;0;fy(|Wz8$0-jjc2MKVe6l<{MPwDh<ndyIRE$GSBnxYMDIa}Xwf@C^dN|C
zlpxCJb@W6xdK*CyoiIA1i%zuYj5?!5AHDmY`Toy3XP^B$dq3G{owXl$@>$Coi!t|o
zzpwZ8di@pK_JW?!e(t=J8Gu;y#ut~wU2<#)(U8FkZ`#~!4R6AnmX=(&fyT3k(wqT^
z#d~RZ&_rZI&N~Z}o>uf?#+r~-T-||LpF#o0oD%mR+|79cTZHe7x8K3}n4VT!Q`46f
zGe^ShL02M0`b^kBbvKLU3-%-o_F2R__e~=)7BPB6qSe_jw{s^_d{4|0HAY04+*{C^
zoaCmLBu`sf1zCF}y;)uT>=7p#fcEztp4Da}xesx#yjqnrej2Z+arpwF%2MGhJ1noe
zY4O-SQ_rgsO%m_e5ay}YFE4Z9(Q}{M$V@DH-F9gsSt<ido!iUz!}{HP-!yjg)wDb*
z^axML#G{<rH)oiJ-oLP|-lfagTGm^YN$vHtsS%V^PEh6MK4KPUZ2bs*Q3C%rPl{*n
z*v!k@L=VTZp(liz*}5~06?vo+=&Ke<p|wnLAIc)U$qphKUwr!heRqw=+f<yL5_e<Y
zRgOQ6fal5$vkd^vqw^8|S{0F|QU=wHQC}jRAJ*Sn9{E;&5^HzsIecjFFR3qF+#A7z
z(`!J~q%UZeDQXnSTg(+QF*k{9kTLBHkXGgFkaAF>a;>w%!b-RE>lNX+>`YuAh2I3P
zdXM!2fDf*)jaq>ZQ)|^3_gGO;-e{d_kdQ^gomkF8#b;izo9w_!^~5$Bsm^VIK@+s2
z-LSAatn!@L_gzOPc<xqXGi6D~)VY85V<9%-_rM%^ysWU^P9jZDwYIL<zAWCd`mjUl
z56ds-uAhV6=OhW{8iREG9~?C-uz6Yq_olBi6dI?C+XHAgz5zbjy)CLC#C+XsHS*;4
zDYM<y&F*!~X|Qa-(tT_plE@_Lo}KJERy_rYPEp}cz&(FWVvW}2+TQV{xPQTuzK|HM
zitUk=5hE4J{hsBMb?NhmBOSL`?x@(P{qRIX;uUstb2`kHngtW~)hyhC^n&I{WauK`
zP)ZfRpfE4EBAoJqJZ~lKO;PsOAqfUcus!PKrvG|<OJ|*?v{6;rZJKQsnZ0`qRuV&s
z>W2tLsts%?qjVR#jk?~UpcB?=F}D<qF2@v};OR}?YZj^n*%hc~c|?icD$QLlkqPTm
zsM9I^e(?*gy1B!HX3~VvPsmh-xxYkD>BAG1(}O2|68NQ1bSFqWcOCs0hr29mkrvkd
zd=W$^<D)6j&h;~>YW2vs;d2-4j=TGHeiH6S2i!S*DWm7VYgjCw$9N*L_nqlAx-tu%
zJ9<#o*V4z24u2<5h#2Tu)Ja9d-JS_4bf7;*&L7+Su;OK?(>qO;JCK?oinF$@oeik_
zOS+C}0!H+Dl6Qj#Ibnm2pH&7s18(vcBL9<ES@x69sYtb#GmQW&i)+=-Q8utQ7Jfcc
zL%5UNid&GCxaTn#JVJ5g#Ec<5c8VI`jv70dG_~fjHnbwu=!~*iD3?FH8!cK7_hG~P
zgVa>)uG@vgK9pDNikf7b#wHh!o<96|L7yf-_H7n?O7>lh#hU%8iK%86v}>L6Xhm=}
z6B&dx-R<j71ZS$?28>Yl%@h0_2pfwx<I=yA=(*ovNdYm;dlp~UU9`&;YZPiA9GsC&
zMn`)3ZB%FQ-${Pt&e|fhbE;pu-wtlGI9r*ASgj8oOY_UNN^2A-0<l#XCWkVDZ9K$3
zmA(BEsx`1lF1~M;E&=qq@8UmwAovhF%V^ND!5wecJ8$B>RYy=d6PdrGyzo(nI<5A#
zbp$qz#9xf7vUVY)RFIU)tgy4GcEAJY2m4~LNOzpc5n3q#Lt#SPuh3GKOX+zLCFc2y
zD>{z~qXU;fQwR47`y(E2LQQU!u;JR!kq=~M152@)MBC^=&*x7H{FVaXePP$=*q_%a
z%Tf<u9m_e$Z9=shU$I~Ku<&Q3TTI#t&0C-Q{1)+HCM6}Q$F9VC3BEMry-u!^fm%C0
z$iK~>cN*!f_Fe(q66hQ6Ra4bERWO~x#7vVvio$@TV?&BCHsl#!RN?ZXX0=A=tw!5c
zOV3TG%TQ=P%?C50)aG>zfpHM{wR15#^N=rNKk~`tIFSuQ;zT0%-_5ekverdT+9rNX
z93IsPHx$SYTDXyC3qf-K@vf$~_{KSN-izQKV>Pn*7F4&%3y)#64fy;;y-GDxp62~C
zT%&vu#78~Xko}-xuY!YCHt1xaVgcNd>bA4AcyAuQ=_?2HoByc#DFtxX{fdPL*ZsRV
z=XWyrOs6<(j>i=$ZCI=pKye$_TI6cw!OKL8ZmSsmXz;*_BJ8H6_rIuO1xurU=68my
z9q90C-@w<PQ>@mN!4wp$H+l4uirDob&(6XBg(^7_{$%XCtpQ4pU|lWkK-|BpLemWv
zG^;=pmt=IQ-{9<>{_)ImH+$x2&FBj(QQGwbcA~Qh1{sQw?t5Pn)kllS!IIVckH8$?
z9?38xi)B*M_owAuGw|(zq)}*8+K=uh+DZfX8wq}{n0t^`*En96Mgr+r37kI~d}EKg
zBlH6n*r~8!&`tt(c0t4s5B4lT2wG^6x&J750*gLyvOSv!e>XkuGf}+4J5$xKZ<FEp
zdk?$PzDP1bT%XqQmj&3QuT`tdxy-~t%+S9!K6n34a1!6vV{{xxuANiHXiJ+d>+F`x
z<PI#1Os@nkS?mg2e?I*kL^D<~BG^us0nZFfqxtP;1Yg`q@endKu>ha19RN56Ehg<|
znAOr(f2;B<H7|^{55E4k=6^iAUValj@!ow#ACTY7StxaR9qsKbr$2pfY$fxMep%!V
zfQW_I2#hMzcqBX}OTZr*kl)<l)Hz|wsX~)UGosH&hIN%x525FGvrVR;Nrj)b$W*td
z6h42o{kO`>8@sBLJlLJD>n)svZx^Q)op~w`r^csN%vusC#{Y~4pOLHaeofKBpur{w
zbET!HC;iWQS^r<p|DV0C$p6;sVnFx0G|}l&;*FR#`9Byf=pyv)#|t<*aH{z4kKC6L
zcE4qx{)6%D_#x~ix>}b~eXRu_pMM{4-KZ(aX#T!PVOz5R^H0+ok5x3b^cK3B>~XfB
z%9i|Rps&oSoMi*=?`!Djgr_^tX_8HHY%MlJp5vZ-OZwPmoITxaWWjAZ<cERV@uh=C
z6XuQtcC|>Yt!v4y<U!W@?7?=U!kPS2a@)@=2=$G)=VmV{mR+bN*Kn7NJ_RWs-S$W=
zEIj1Wm%`h+I+q!~E*PM1vRkP;o9Be@Zi+&_%X8UD9EajjMkrCuAv~+Yl&8#Z;g1u>
z4WZrYsweMv#^d5_-4pzFjo}sDRgV7SMSNCGnC(LasmJO<U+_Bd_Kk#fepB=Ph3PCh
zUi#{lW>N@o*WG^cMCaQ+2CJ`vf-d&O>d)vb!K0tuJWnYH5#~WkBw{#YoT2n>K?>Jq
zy@c#vitB@}h*mn&anqeCSMzbGsR^73o0ts$7W~xF>X91r?;#vQ)Yr@l1B3Y19zH4~
z>IU07sUhe-mdSPEfr+C-VyVNGn<CpAJ6+$V;4AZxo|fNSug<Mo7O$rb>SvHsyoZH#
z+RG}PMz=kFPh`GKsBbk&866yN!6LW0ixj^KTX;7g>f7gYWBZCa2|v6BeoWanGc`^$
zimyzBoiG?&{)E50Of6pg2ct)+VX?46pdl@4d2u&kwogYf{x)I^7*RKM%mV2-BGysX
zU~f7olZloA=A&{;aiP`lMSy*)c%-f(MN{`*ZKylN=4WN1IQ=L$H+%P1oUv)-TY2V%
zEEe>Fsx^A0)qp^P{k*6k%Yba*+W#ExfHHHWyW{<C=QfS>aiGVGVEci`)WJ<|@VGqF
z$h}nY%{eFi2qW-*N1FBSHi(-8Y}TRT8K5!kb*Qbe0IONtb06{zD*ipl>eG#}4xVqF
zJrvH)BQZ5K<3;YqnL88?>l)W7>{MY^y#_P5Hk%z)@}93yn`D>*OvaImV#BUPPVcMw
z7`V*b<Ic>A3~HOQU!JYVZx`jujxMflR2>(8C<w2lmWt=^p9BCe1=k!}os5zxmYrD!
z3Y#T1D3y)R<E<?^OecxKl6CUZ5@g5As&@O|Z|Av{7-D~z9XwsKH>aQF<(PrG+I1|{
z_B!>?zER^-!=@x@LD%OwqeAwJ&>T@iZj-FewvdW`9N(#mB8gX&l;~xEAD6`=WoA<-
zNIq`7ZMmaTK5#vh9%S(yA}3`1=V@2|b+JoT?w~Gg`q0T`vH+r*k8jAbp8A*A{iB}y
zdp<8n>*tIzhm&67i$+K}cHPi)o1bSK>US@T^+iS2;en_*L+!L&1M7@yezVX`E%^xf
zMg)=nnOP8pN5uGuVO{MB<L)f4w<*2yciiUCU9hlg9D|z&iIDcx(K%3#Za1=jN{ZWN
zk#{7ez!2_ne?E-<{hD=P?Wp`%S?VpiPLTNg&Tm~mMr~{Se%;{xoV!YKw-3y%y-teT
zH17DVR322f;ODP@H;DgNHiwy_?$D1*!`3J?usP&`;^HbNkoG@MJPnqo=$WxV<bdbe
zsKgkT#vFB1)9j1H_b^k{6r{JZtDxa&*1H>bx)OA*LCY}j%GXlBQSXkF;n%NEM-%yl
z$$3u|*n!QV{V^<`y+^_go@%)4REr?e3`i~ZhpXpy8V_cV|MjG>2PC3<>@s@&=FD?j
zvtA?O98-J;HnjoK(1N<=XOdQI>^$y6>dkCVjTgMDBsaSeiBWV_vA#jpz7;@fpEG=(
zqm(UPWbEh-Ty=zFoA*n8%pfN%?b+=s|FzrwkO>t2H0<J3(v@nWT%!==;7x3&J;S?E
z#|?Z^Q6cj^An|AmQ=T~2O-)?JaV-J8JA%0$a)-_Qz};LW*}AkFXzacotKH<F3yWfr
zXP}-aDj^H(@qx}~w9${aca^ijqhRCz+Kb}3g<XKRru&biD647ya|57^tf~uJo<Sol
zMeOb!G&DsO`X_9<!v;ik1fTDH6a{Z1X>6LO!rdxUo(OiqS*1QQm12A+`87|kL|UDL
zjyFEkX*71>xmEQdR<_&hM0O`RC*vDJMcV6UkDPT^w-jCU?T=^`*Q@n!GNj3}#-^q9
z%N&|?;7dz?Cn)@S&Hm2$k~4fiJ$*Ooe}xvuKUjZko;`vf_oT!(pFShh5O>x?&!~yi
ze`?FPXZbeuIt&}<RvjX$rOZ)}$)ed-K~Vb|o>1<bOC5`%3huY5LS&7hU+Deb4${|Z
zAQmlALC0Z%5>RuvQrXgV?48O79k)cvl=$QbKT0s}jd3*I*SPf)b0O2LHE?6R%NTE?
z)VE?Ko6p`&U<nRez|X0npL7NoNrVvTJUs=UrQ11lL%rZkD4n~?boUm%mVwkjLUE6^
znsbkU@vn_+b3%hsKQ^_vsIjDjl`RF9;|v};CKfu$|N1K7<f_DQWLW)Ovi!1fUM&ah
zu<oZTsV+8kfVtX3L{Di8BjE#twyPhx&;j}p`zu<BU3J+5r}i$~yuS`2<Foh2XPUvK
zrH&BvTTfaEIp(rwLAtg}mqzU$k+XbTn(BwMEozTEmEQXF?i-CjjkM+Ztc=Ot<8gN|
zWvo&&>iZx0A{rNiTTS6*CC(gy*V1R()xSS}>1_8jclJbEisn^g^;;(|XuMk7w^r30
z_X&4O7~)H1S}I#Lxjm}#ivPiwK)qBk2d>>(Z2Fkvv^O=OuHp+@nj>lXg!37=*&+mC
z|LvVIHx>cjU&B9-7o66eTyKvuZiW~gd%xn%WV7GEJYfq}mj6qtex}aVq2D2g=Y9(G
zx?Mxn9*rP1G?mx-E<2e!CyTR)g*2uQZD%#>R6v&E$vrDp+JQE97)-<t4q4lAe8n@~
zQX_V`Q^X?P#?Y@>a}s(J_#Zj87OHsb*q(@CH&|DXUlis8eQzl@mUmNmT-lw8V%Qyc
zJO);DHr({*^Lw!bG54O(KZeMJj7BLL7o-1@H%w>F8xKtTeP~Ig_A`zmR{Qv|mB|zl
zJ>trt_ld7`eTTWp!lr4v(d37t#$q+(F%jsN7I7yC_yvQjWxj9HrdnlH@TF0Y%f}{+
zFA9sh8E>or?27?C1Fcre*z`kJ#o3e?v5Fjj7N&q0)ns;WJHJ-i*DeiLI!H$5W?+0X
z*;_=Ce~mlj!SzqbEy!}#$b%j+4Tx@aX)uz;Hjp`>XQzFVo$+N3iSC!t?BH8b2m%m>
zVL6;mk8?y)NW+qwIeVQ`+KZHX?wHFp<sHuoczqK*hXb1&bSGO1BYZoy4IvVZ|M@YL
z#63lN6&yiPP|)i95E$>Yv~5>x@Bcm?m2J`_cFPJdH#Y$&;$(Fcs7@AWG^Yz<6}ecX
zeev5x<L@Z74c0CiLthV};p@2ng695re!Zxktmr~ZaYSx@1J50g|Mel`BL=*LwvWy9
z2k)~>V?vf^L(YHtAAbIigXSZ*`d@N(`z;L*+5^;c#Rl6;y}o+y`W2ns+1VNBrW+ek
z1%X11C)IIYz%lEOvm$Cg(z-#;1Afj6*o+<A&(}lNPUauLS0T58bo;_kYqiNPyC7U=
z*IpE`rn6p>U2s|Y1wD{)(OerNE?{19dCbY9lN*KB$7|ynfl9l{EKHR6@*gtYt$bP1
zii#DvR0df>CFiQ6D`lAjWoMrE!slW_kc^*R{n?{d^LL)2wk0wU!Pvn_C_RBDM&A~F
z*bO1|W+pXRG6vD9rR*Ox?RhdzHJ{<csV%={V17Tx**}CHZO5DBmLeG$FM_B)^v|~P
z96lYdrh)6v=aRZQK5wQtyk|rNRLABrPMycUbqr>h9rXw|{+dN;sRmZ)^6q9DfSo_E
zA*xz77Tf7bqZ)H0537pnz_(K9rDZ&YUjoXEvKIbb&iQ|{RQe|(=FOR>^3-ELHi0iq
z?Q*tWA6Ue-aQ<LQ_k4F9QLcHCu%oC=<Ussnyi_DSL)0gpa%y0TLXbew=9%oL;0`X)
z)n3_<dEv{c#_U6xO=G$_-|*IR=St-e^+MBNvFU;-X)CD1<(V*Q2{1ygKKSz2CqZpb
zlP-clY4n5qW4g5)-a_)@q}Sk4r9k|sb`!1~-Q2BNYTb!;FF@@5wT^4qQbQgpZE?`m
z@2A3euqx+Djq`yrwOqX6HQTz(^8vURIHajm6lSoC<73F7P{A-&|N4j#pSQ+(wS!P)
zR+<{g90Q;2y&eVhBkk8TMe($A-;kkd%Y0~_sG2cbK;6t4r(N1*P&>%g95;2q!iW`_
z)!-=1jO^xfeOqIs<-Hin$#9LDw;g@mcc9d-vTlwRP+nmWeACUeN7@Vx!L(<hw1`@L
zb;23bP?4i?CwR#XDu~?uA!YV;#%^AQdpej>1Fw(&8OV1);KuzrOgRB4V=IW6L);KU
zu`#n5A-Dd-Z$9cH>=%DDT5EErJCAM-0H`9D?y&}ZDiB?S*BLz~xn1iYyJ}jeu!e(5
z%vCuarWpv>0<qr8$UjIO+*{4^HBN-1AtT;0YICMbiH)@E_|!fOn7=Nu>L00%mhD%u
zPA)sjl`k);>GT{R+w!o9ECU+C+~xu8xttT~N7blai#v34ZZhpQN<I&>oh<))_Fj!T
znh{~DA(BGS7x7MORC!}h(hbPjlZz)1XkCL!1UoNtwViS*eQKM>iPV)M3ng|6q+$mN
zA^q@h>~lh%n@6BR?St7J&8g=&GO7E6X)~?cmfwm&!k^VK8|Zz}?vhdB60IUILlq)4
z6%9^GN((@C+PSBye4pRNOTfXKSfe0pnoYDcVV(K;uH;ria@p?l?vTK4XPr!+QMCce
zZn##^9r)syh?tfC$^D1it2<Ry??T2U2d4sr^HtNT5yK1T#VS*?li)<)x(wY&FXZt>
zveyH^)w$YRCXVezuzhkG<_zv&OX=tll}gU;Bki0wqsoVxy6Nq#W9<YrmjbiT>~V<U
zomvs%s)%yH-;CCdj*8Cg&$|p~n@^NoTO}me?+mAI8!r-jS4__OlPWb`HwgDd<J|iz
zSW?y>2pNJ|n@MADEm3%15AR<PV!<P!?qzM*Bc}O_B*8y+9<dd2dIl36vVvACLY^dK
zJM+$N9*~QF(jDFTg9*R`2Qz~zdYW`rfpFnVNL4pZTl$Q^fqH7#MOFP}@M>!w*rta0
zL?Th4)me@?WNc|*&3`9QEC4x&8U$NSr)cCbsmjk1UE9XFAUdskcc!ySR{B46MFum1
z>icfpyZ)S;##X#hkMVuYO*X@a6bq)UTp}ezUu<W`lYu2>qNPq%XQqM&UigBG#0k0S
zf6>k6?RHofD$rkXgefjdrrrU);L6U2l>OBF$g{E9!K|GE>J;3~ptez|4(VarcEoY(
z*%_ALeVkX%^#vvjenszplC&Em9w@z?t>3jY*05u9Q%Vu+He;zjvgkv(5q9z3Mn53E
zZ(AT->!#5~tKiD`E7g}@hR^p80h~RtOBKfiftm@YNYn5j+EOcS$mrJr`rOA0yAAW=
z0O$Nbv4qt<P+_8Cr0qu!j9^(Oe-zi5)B+DodMr?^5*Do$+G;yFhm)(*a60jgeww+;
z-#V)cIe`Vr==snq7A+ieu>S2(P0dhYH9IYdw6?mKf2uD~<78_T`F9Vy7jh6eRMxWa
zk-$Xyqz%)rnyvYSI@0-(9u%we2O6m3OT1h&WIGcG1H<)QJJPWotdfG<xVW0ABzQ>?
zd2!w=FT7>A<y&+6ySX^@1Aj@CeIg9Tm|N@RkD$wotGpP=e9;O^7$CrrQV4rFmHseH
z<RR{Y_H(uF7&Tqzm6XK4{B6<?ba+UpA*Z&3G%qG}$sVA;d-tLx(D+2YU4?vUpErN}
zN<gXMNvgmmLXCF!yKnw59AWD@+)#}JN;H^1ItNIp<p!ybWxBAMePSgc*&d&qV00{v
z2^6Wkw$`PhyUY_wUwY-Of^n?(r<@iih}a)JchpK`KDa8^D9<tdonfTk6~vXK3A0*k
zuaV;j(UsY|{E8$cacnK^mEoZ0wOLr$tF-Kx?IB~4j_!Sh@#WEiSzY3r(as~)J^MV`
zE+zb@<iswrRFY`x9w9)3(YNJWCWW>f%#gSnQ87_ZRiSOz8>T7LkAJ55e?-oPCH<^^
zrTg?;+RzSlv=0b@d+2wjoQ;Y30^M4i{H)mF_`9&94Ve0dbD+GP9cq8jgniX_$@O?W
zg|Rl}o0^Bm3Z6RO@fB{=bHpLXj`_TkaK$s?vCR=2zrTbGHg_awM_o=+qUVXqdsJ>_
zzHCL21Mkc7(8W2f<6`{4VLHV%j~&`ygkR^-6A`=1nBX@c`?0v79}yE*O`>up3)c#a
zA@&slqJiBZKJ>C}FUKTgx*1$D)}bMNV$@K?A=Mrd-zC0{^^Ns&hNMc*1?<#mFcdj~
z4_qZ{j$|fts5h4W)u0q@>n4dvOA3)Z?+`R?4kiuM08(c%?7xW;ASW5ykr;F=_GGVr
z9Mfs48XwJC2S^mNH?8p;6XqfI53?k`Rl0K_45sdNm{K<!icz<IpNwrlMB_h|l_|B^
z&-VxYcY}GZO?yqKBk!5Zu63%5!q8epwU_Ny9hZWbrwP;*?#Jdq<=O%6-rJ5IW@_#Y
z#Pc|i0rCBD0rQL#y+<{}o{8J@HgsgTk-z#EcQ;EcqMd7<m)Zh7fANM|0A1Nk;e$TT
zQ#3kF5Oyq$=R=2a2Aut_M7vo}9#aDl+u#4f$G{d#>^uC=T%JB(!-YM*#P&nQBA{E%
z{H~N8{S|d_5lL!S+WE-rlLT5T)Kzc12+}=(Dmw1OdK++{isL;lrK_#;-8J+;TFlSg
zoj(@MW+F6FNQ;~z6*LX?Oe(ssh$GSRKZo+iF)>cx3!RYMsr;GJv8C|Ye!+d@VNPM4
zdSPv5she_WsUKz;`bNH5<N6UP7iW01=51Zi`40vr^5>nxUsp#->Mwze6}wDSC%DOF
zj{Z3_Z#pgu8IRL1?b5KYlreEIRP=7<v+fm8OCXg2|EkETOvn_V`~?kPIIeEcWwLq1
zNmI}E@dhBgX;M0QPrzu{>7$LRbc4B!pPtcL1AFMz25EHg?-Ct?c!nS2Py4>sCo1;8
zH}AE{!@K8NKPKC2wXKf62-xZB_}<Hu<3O^~JiL6G`^J4zIcWdu31y{$Im^tUbGMOY
zD})_q=V{g3oxj}BYhtuSDWvBgjEjqZFzOnWN*4b0F|{>ItCcC0?lQxLI{K#Up6D+e
z(i|-eZfIRP0Z3rKn2F9uCZhc3U`T;iGZxyAD@_>5hv>rf-@VN|Z)x{1MK(k(K7V}@
z*;WbK`Cvg~KQDSk#{)^~c1ppiff3~kC11V87T?nXZZqok9{9qNP2a<sn$Cn3jwof#
zzDd8~tlblO$GFrCmr?8vCPHbIBP^c1_ttpO0Mwx){J@6TVHnIiE~zLlbI8g6>8bc+
zk+<qheeJIgf@<g0AFdhy!C;bm)^%Wno|60_Hn?V_j<Px-9;iTS8vOpPfgiij??Y3R
zfhT2LL!yxDz7OUHMs6R+$<poyQ(wzG6nl+vf(zOrrE2OJAxI@2R<@G$Hnl5}oe<J{
z0dI79gL3y)vq+nD<h9=xKCU<n<9Ol+`+Sol9cB7NH~+KjMB3eq3HM6EVgAtJ+TsQ6
zjG^(3rAE+1Z&_&=k~D&GN_7sPHB-*=Wq*fXTSuLDG0Y?<Z&2oG5O*I0PL++|))X8X
zo!p&T3caHKVHIrMyu%(xggxOudF_kJGpLynaR_uq%$t%GnT=qpcc*iFDE4e@cCrgQ
zHVq~h7{1d3e)<HJR0E+IRY*V-&D8*qbR95W%MWh<EJEP2kVA)B!Q(L;`@P}obkWb<
zW+a)bbxT!}%ajNJN+>6@|AS#`nk$;=p3~X#OC-|(9xz=}MEr8_5|mVz&-wdIV1^{K
z|07iGe^ewwmxY4<qZo88^#3~guda|R=CvJ?S4t_-u%V-^bBeDK2P_rj(j&k=XKM3g
zK#beTR!%^f`1ETi0VNz{vSv7WZ&hirAI#p~Atp=H+}<<?wMFZgIWYm!Jqfhx$qnh<
zi~;kh_E}r2@jF2Yypq~t^qq^PODh|+cb$%+s~xquLVxrt5~=qysOJqm)}D)uWlk^S
zC$TOiCvrXGn=vE7`kJs%$$r#;P6Ii*sxuE-(TiP6XBM0Ojf2t1`jee7=i?(j5k|=~
zEzu0R*|q16qVvYOHt74}Z*}YS&#a|4uv+BEb~BjpQN*i>o@q1QK?d)#89u`&!KB^A
zpXDw`4M{yKEzJI2nwXv8)z$k3cnMVf9r<2E8o$79=i;90p4Eu#q5#VBbVXkEi9!85
zDOhnlz~A1gVL!##>)R=x5SH<IOh3MPbYjEJdTcZambx*1=D4=7W<4EJC)Xf5k8Wa=
z2335X5R*F{ag}mU>=*|I42GOypyVFDCO)Pw8<0S&_Dni*vmMIJZsu;C<m?&&;7&8Y
zaX}2u)S1n>iD++4dVN$=7`b-YV1)xD#O4kCyEkfgH|#6hH*HbmUW+r{`G@ENkzo3?
z;o+l7Rd)rwCbf$G%mw!}5W(K;O5BS4eS+`p`^hX+Uo9z-pIxQbu9TglV=_=`y+f{-
zZtvPh#(eUauaVua5SX1PG5y;&f_CUF24NglUv5jaTvWfwjAU*`nNmR0@%yjNP>bIR
z<S%h>*l4UGEq$?*{KhnkK@+A^hruJxGL?`5Ye{);>nEdbL;ejw);DpvcW=k>ew2D`
zuH_+oAAK(@eALs@oVuXYH^H2xCM$qz>+Y<3Nm%rSGwUTkMLV^aB+=W<@9%tx{E`p^
zIElSmRd^djwz6zMa(pN<0g<vTfO%ug9uKfMsvhkQW5OHNG>9GSWYLD9p+YUD`%PUr
zF6T?Y2#2N6bv61Y(s^kAr=n~+RMRsA+2Lsd&~nfaQY;<xVzBf8l*Wb4SkqvT1Q66a
z%kA5ADXI?sm+DF?s|(L7=0cmUSDMOW75#sw$WdYm7Cd|r<IDO4BehjCHqrllNrTaR
z5UCv=s8<FD80}?2l0jFj+f)hKjp)9MP`afoimXe^m+oX_|BhF%XK%1qvZ~M>SjJks
zx3YU;no`#N2di#Kby?8QJgnOOJdtYOUnx%1Kj=8!m8fovjwboCJ(=cv=x^;;?g=@!
zanr7vV)Mtd!4*deZXV88(_83gz-y+(^(84#o<`U7hEc<zVZS8cp_N~?xA+%muuioq
z4@I|GIO|PH;js4XP+Bv<9X+)DBeU}TDuvc$%E}E~K`*Kvg;V~)%}wTsTdQ`ww0zMn
z#3U%PVA6PTwW`pSHimg5M;`O5Ehj@>#?h%3SL;rk2-I=7^4NtXVRB1Ijkvf-w45hz
zE%}oYNpG!Fa%w_JOvPbSSDNl!<tx1u-(ZU{*OSgJA&cIwQ?+(9CC8%G_i?^jDTIvg
zOYYM={SyhmQyE-rZ^U~2$mJ~STf-5qO~yrRp7l7pGTJk#APc41YrmhnRP}p8ds%67
z^{RCy>~6hVewmnkl@mGlj1^NYD|-4Jvr6B(vd8WiTTSFoUmwJHHiEFlhd0mOH9GU5
zpGDMQ7k^~(gxZ!YrtcGA#+GR0jTe<ZeyK^v3l;ghX7SQJ9@1Yc&#(yS4(C)#k3LoM
zau3jTW)yK`xOm+-ksIW&wof}(g-T)2gz-2jD<tHmt%&uvc7D%rU+PFT1!!Kz@RruV
zvM@R21pEH#kPtAxVsM{|toB}Ai|86ErnSEleZ2d3z`n|r+z|g<XI{7*vIYRpE7ypD
z9=5^-O>B#FF>OAx@FB(tu+hR|#EDBD67Y0y4M4YAUA{<KV*!t0&zal={UYT7vIItA
zcA{u7zQ%b%9tGxq%<(r0lnKKO*P#o!!dVjYch%2B;|k-jnrUbTo|uOrIb)nJDl`pN
zkEZCCH1zCTtf!&rtl=r@m7iq7US=l=4byg)tgNhEbmoO@pR)>Y(VYH0hiyFs4VK<m
zz?sCRpv5gwdM8>DMF;I2pEwLU{UEPkU9whD<J#FWABav&bD2<)U+SSb-Lrg9Z>hdq
z`wNZmBuyUQPF=MgzPaRgH?-D~(z%TrCY%ZEnjb~$ogJH=%fGA~RIi2AWm5i5X8o3o
zEhxx_vFsifm#Tknh*WbKD_FSB?t_<R@WV|2nxg@qX`T*+8o&8P+SMk5iz{I&{D>xq
zbnS1plJBaO(*J{D@YtnTI^{iP+Apb{;B>DoeI+UiA@;)&Os(tjLL-Op<@O>OQytNJ
ztxNHwvHp-^hInV{_)$?ijat2Yf@56yrdT%n#NnNnomatr$o4C<6G#hmNz=6qpt!ZH
z`m*^>rbu*qYe3b(L|E?yPHF~cing9{)_6q#)cm1dH+#JKbR#Ob-y-=LD-j0X(;vYM
zQ@gI(^Y@3RA|I}9IzlejPDA|mI$6*YQ#ovqtQ0eS4hdTUm9vChyP{j*%}t+9L*T<&
zW|WqjL^VSN98wWbE^kGAu<GRVCMav!Nq>=P+qs=2*v>jNbxfz^A~k5~{&%?Fr+=#m
z6#qNp+<#yD-$?gg&-wou>F)pEk#5PZ8Q{N*bUFUx;NM7hJ270AWwL=-+uVXo!<!gV
zT%=hV!&^WuS>J9a&hDdU<UiNt&5@1<$ZX}@*I&EL9Uk$rK`2y)hgMZ-hw(~OORweB
z{)p(IAzTF1(M#{h4o+2Tfq7yQE0dASmO-9}0NcUdF5(dcqbp#t-En?$*S<Kpp)_2o
zrH94(#pcEzWNS{U;0ywJ!c;*WX@@!m*r{Z>d(0iuiLx`e7_fPKC+V~6@RDV`E=8_j
zzfaVzn@KSh@0wNdb!8k(e?)k*le(n$P9-S|O3oU;X_+(wE%g~Py$<Wkpew4|fAa=Z
z#jfwllknvQ{oBg{?%?AM{zR922$u*l^n+qMRg%JvOt9D6UX;kr!q`iOiW)#pLKISt
z*u)`Ou@WS>WYGB}4wkYfCeTn+%l0~f!t$9onhMaxp!AuOiD=RiwFW<2okR5tEjOHq
z%9@QDm1-lpMf#tq=m1LlstHU$26DtAX=kI}ny(3O0;gnEyoU+Dh~G}tH8XgT593UZ
z5jJ=XbWhH#m*cU70jNqhs>vL!&8S<yBmsjBFC%%87IGsjrAqW}Z||BX0_TO)<?-;s
zw0cC_IgvTQ9+TKLkpIm=mAMdMjS~7QA6khomu?TzLz2d{b2|IF{&3`WCSDFTPKH{g
zNs&bDC?@u_m@(L)s|<+<fT96vuCdDGTX28TO^7|og6sDr(Kz&$afZ&GRKL042_ASe
z`a0}m?jh@4GD27Q3jfC|+3Tumq+Lv)M96yeQ&32+81+1N(aow2>;rzRD@#K7-F)VJ
z2r3&<ywk_sHpz(Gy);Npx#FeH%;<iBF*MBbeEtiUFyu#-2b@2;QImY+W5YCGdu)&v
zX+5A662GnTuw26)q)g02eL_`%aQ?)r_qH7<^|xC;UEdV_KuLtpw#QwBvWqzX2jltf
z?P@yVFmnu)@~AQ)Sffb(Zm8+f3G3G#9U__~$sg?hM(muKW*<({=3ePw64o8!F*@DU
z&&9U^Aqsb9Nu6d^&**;?o4*Ha^1=MsLy5lqh-8ms=PbwnLUfl4%qocG?b+_EMQWNF
zO$&F(>2{z?%0r`~$>};<FJuI9wKuY)Rgf~Kef99MDs!3Travzm-v9nl3H;-R8(f;Y
zJf}oqjNex12!nH!;^r5vXgCC5yCfKmKh4{dX{GynZ+ODo_sBIp*K06Cv3Nv+>c(;7
ziGSF^$KAN7k_Gd?u<KESeG`-*pawunW9EZ#J}-sm(x6z%V7bDc&m)6@ZDO4F9b@pm
zX_#)>9t@2Z_IzDgxwk<iYpJ3=(&%}vV<VN-D%w^4x2ZL!Dcf_ix7;+_wD@$keQ0=m
zIZ5?4jt=14XHwEZl0#MDy)#&93Wb)TG11LYN;hvO&^Nl86h<nV?i<zQ%b)^gGTDmP
z`vR;383F|_o)%)NmpxS$?`F8Fkmb3KMY>WNK_SrKJZs`@VJeggmQ;veC}#5mFsUH+
z#qyD`9Juq%q%f#qiTGns79}?(WL3f(BY>?AVljb!mT)Bjb(x`#x;Pq(*M_p<@*&1H
zSlYq@BY4C~zrHgC%srtnellLIdi@ot$!y*=d%k}{Ja$Lj8mACR>)|>2&gs^D(6Itp
zO$+SgYKOJVxxx)#G@;_NpAwinPg%cUUJZaKCv=pO%+BRcvIl{THJbM9NtS*+aDKtJ
zxEMa%8O&z$T&_rGlQpGT;j*f?wKJQ>E`_HvnY3E+<AM_BthHqY!%s%CL<>C&_vZZ5
zV{d#7Qh83q3b}^v#jB17WM6<s1`K4yQGk1c`3%Gn6UNU|V>7ZQ{nx+B^_tUVPJ_6|
zU*%UsOc<h65{l4~iyTE`Nf|m5Z<%r4iFq1oYaTdSPOrL?q|6<6k{Iv3Mx)^ZKU`1e
zO{;t}NZ!w2dC^mb%{dSC^wQN)Tjm2^7xtNyf<^Soff=mZsDc3-vY&xJ--v&B!cl=_
z)YG48fQmlukJU|0PEE=28vZt9sTsofo+O!SEUZ_PP~F4)Oj-rO?Ev)xZkei?2AEDf
z)nxhy<M@f&TUq2!wGBpp3o0d~@dW|LTw#)W2KnnI{J&VqFzjiXs$eirl*f2skbBvl
znAlZ{UxuMz!&E26@_~mI9(F1m3W_zG2~?@jDBl-jcIZskG1mlVKFv3bz;L4=NzYUg
zU>t}!F&v=dOQg!Q{)t?r<igg#@leB%NnX@=bq_iO@1S)fdvK-ILQiYZh<n-6FwmQ=
zEV(E_fiTpFNew%<^CD4+`^EB~Ki;v2*hY=B!kLc~A&z&5j8C0&145BFOdb9D?Jbbg
zqkxKxHR<sw)dg%%fnjk5ZxLdOKA^qqi&<fs3!EvJ&T-h~_SB}I{iDshP{VCJMm#oL
z$WotwF)Y&MUXFMO@Osa?8N$q~W~cMT*P89eI@4^j5;tZ={&kq%pTe2v>Mf_#9~uLs
zlD8`SlA3$@M@a;w;+Xw^7l18+Do93MIbu!3dFw#3FmiYObUqW~m-E8Pbd$U3Blk)5
zQdRq_TRKh0PNw=$df#u{0-5xFfgS=~KV-g)xqsBHV;s}y2>IA{LbzYIsw!faeTch_
zMqmg@EQ@}@Tj#FoxbEKw7+PUAd}qvRUwnG_!b12>H-Gr%MwiP%wM;=Q2eruN2~{a)
zBrEF7EUZYy!)1;*wy)UdXeEAyU_-nT{HlcIf3S^<{Rf@5uHEni)Bb}|g<ec3$n89<
z4wL)OqbkRxEJf?HE5us(`Uzuhi#HElWT9*hg@;P9LuG}h2je9~S07d0Ev_t`kmEQQ
z+AdK9D(!<8H#TKd5e8^V0?Q6q+tm1qA<}_g`)D?EL!}>pS*RWKgFfwrjNZrT&k^Z|
zXr#uJ&oYT8BulX9*&F2$BG0A0yl0jCBC-21Y%_e)6C|BreolQcYEQDhY2rbqJino*
z5{^Bl4vUZ47cv=RK4^z;*LoX-8u1t-7UKnYx%P3|wGqfQG|jgiU&T|E_WbFn5B~@U
zMZ_y;B-4+1de<LIgX;hd(;3Ykv)F|Lo&tlXv^^PV%`7RDJ|y^C{l+u*I+R1G)e6_k
z=zERgaIk~1e1dJv*GSDJnCnxlXUcD4$1JX^k%ydp^FBHtm+`#`jqnMN6SF5oE_O-n
z;m+*NzmynJ4RZYZrqvw)KYOz6)~<`S6WH$^?h1PoNU~kY${y9KW@j-eoY&MJmdWJ)
z9ZPl7OI)N28SS+q)?-cwUQ%heb1AgCY^jE;jdn-$m4E59gWxXwy31{!!-YP?U&@Hx
zvE3;i25aB?!ke7VJpaMqX*z?^+%2PDi+)!!u9Fb;xtuD`=hjA22dvQ;5%+5QD3B}A
z883Mt0L<Kr&MM^gM=SQwlI}PQ3VQ>%K?EXp$v3ljmM3@H>ctcN@bNEv7{7W*T6RRL
z*T=YfZmYgR&GroFrUAR67Qkfa#j8TKv)3#iN>;#b>pPxaR|pYe!(O`i$aV>bvNfQA
zVU~X3l4N(OlC;Nj?jd|@w{W-hpw-z_1i)inbxK;>!7WufE9XmN_`r_{D`8j2Fb$33
zv@|m6veW0@>7_5_UiH=fHH{e5<;tTmO}E#{=-Wn?JloI9C!uAWYxcK>7O3MMH&DWa
zSu2ECQ72CeEWtL_FsI+rLUO0U_4@kb`gb-a6|KhP5|C8iEfh^uwTKeQUXl>13josE
z#MijF{Vrm7rh+iw754t)&D+Tn^6c8@Q6_Z>zhP`DS9{`a_!D<1F8+kXE*Pjuvw75D
z+d;25B?9aKez=n@waT}@EI=Zuo7JiqM=F6dsUshXbE007{2}P|g2r=pXK{47BcxVd
zYbv0L6(Vv66(fE-YMijt*B&W2AG(vj(#nV8Z&z8|D@}_4)Q=`~G!>jV?o^}HTW8px
zx^kp&tY&Dn)u>uxD(t+LJrOAlRO#K%BYf9n68=axb>Th3K5PCm@lJCAi*Cg?-M-KM
zjUtoj_EOR-1B0%MYKx5BZCf#JVc7f;I-%I?3}G9rMwkZdM}J7E9U3Co|KbiPDYq)!
z%OmxQ*Vdfm<q=W4a1cJbG`6#P9bITU1X1aA@tnr0X;<%L_DR`Ln(;Qx-1=6p<XbxE
z@)P|zW4y_}!(bT%te9<hFziLQmXv3BT!r_m4|k7VP`_z-uaZnMkNIV2Xnz{~?VjoC
zDnta${eu@?&GYANj;>KU$WozJ9*!c!E<3iXKSL?zQ4@5g&|i43SY8>Yi9UmUBj~o2
z<XTAmby)+_csH|->WUSCbWX#M0@`SMmVP1Cs2#8tZ*hn`HmV&vnEPa?4_9BzTDP4%
z`3~R8`3<l~4J3Y^7wj9}_RDol5o25)P#va~0cOu$XcO&ckwzgqI_I2@8#?3;oEc2K
z^i<dgY}^zxXTIM3l09}gmpa|=%&Wd9{T02^xb#T>NSbtv>tIej>qYFiqgykVb*xr*
zXBO{Tu0*Guse=_EdY~7DCzV~=^;`*!j$i8*U1ja6owwEK&;p9DN9n{62^6ql8U6Bw
zjRw5hXtV+u0-C0T6Q7$b7mab0TJl;6d{Kbq&~Mc#<32l|5QoMKnWARbz6hgprTuxj
z{>rA-G+6OLCGxv!LUfzQRLS&duABdK5SkUdYx0OyuMMqwJhC_wt9+z2QE^9-^Lkf5
zQvw3*0!o!i$cSKXmOW^rGWbLjevth1>whQ9w9t>-wN!OI;)Na@mZqxv86L_3voU#c
z-(ujozs$Dp2}>%e7}<cbnZiyeb88tNGpz%FwsxPI+=?e*;D!62OSv+AUuS$d6K1Ec
z<pu=y$VEz`N|zlo=m0sD29W7yjShuZ;rkqa#4r#pf@NY!wd*e3g(Z1Y^QY5~G?@}b
zO9!0~a_a}WVTiHL3g3bdM~4r8HQn7eN2t;R`K+?g?=04I#-a@3ZvfS0d3rZIi4DGc
zHXK7b<|sspaUh^fD-?9~^-00-mt^s!=Hc;eiJnkgf^jL+E@m~vF$Ks+#<aIJGKT7V
z?eNR`QTAqdlJpxZ^?U_vDyf!FOU*Qt!z<UTtJ`PtCv1vuP7-oF;ywBL-&nANxY%+Q
z$xj+Pb!jX&8MX$N;fHA569aVvY~*DA_Ac)DIUHm@uzjUIWj)8))tEZ0vCA3P@3z-%
z`YfCX9Q=v&+u+ya2`aP#>)N+xK7)>UZx3d&)$rELT+y9wY0%Bk7g9?zA{nXxIitwc
z633W55m}3<Iyx2sP-%Xq-;cpLS(v~H)^AIpjmq1mN|s;7wbu0z1WB}Q@VfTOa?S8H
z-i%k<Rj#OX2GFc0X!tY_h*b`}{auO)zOhMoD}x^qtRHlX=D7ZY@pWq(c-gRY``A^)
zms$)m35mLmgn3&*8xP}9CUt}5?`nrmd7?nL%jwv5E5qad-~|*c)JBpoPoyh~H&DKO
z_2&eS@BF|VJt*5RL71DzcFQ|H@0j5gGrykEtyTrXUY2=}?&a)b6AU)p?KQ@f{al59
zppN)U_7@}cP$>YL<}Yy4E6C*<6!5NfN}AWZ%J^m7b3Z%JE$H_O;H3lPlTPRxoeqs>
zxa$j6`n(cZr}vHbA<(#NNbLM0<`8i88EQVt3#zEo6=vKK?WlvcN<KOGKnXUr&Cy6D
zJhG&B7{J``x4zCmT&$GFHfr)K^13_NQ5ceI`=7vLZPNAAIejgoH{8q%+1;cF=kuOd
zcOjU%V3S9Uyv#Z+GgF%)>AlJoPD%JFf_vTH;wzT$XfG>6h_0iwEl7c_)Y0ZQyp3E|
zt<;dRdi7Lg(_=QtC<Btko3D6yxoI-zj|~>65Y~<H6xZANkha@D`J7?i3l~ETkXmLZ
z2x&w9^8qV+AIRCe?)EMo47H#oWfE=500ori81h~1>=AGOcZ1^qPre-ACyQh(a<9KF
zW&}K=z#cbZ_|%Zye<`qcOXP2!|8uw1CHC`NtvPRz=du<cb1jhLZ8l9CU(bQ)#Y!qb
zEK*vt$o#s5=A52}Ue{T=uWs0ZDz`PF$4o`o{YF3_o+kRfM*b#-!H#17=CLUR5}H;5
zS?OAjYrhVL`K<3TF~Cq~Dt_e3PTtIov{u0I(2p5jDbDG1?>2F0m!EnK*d^TKS>^w2
zU4iemUdF$SIEBNTDg;{{)s4FaFez*-Uj@eZ;xV}Apc!MokJX(yh&6gl62i#Zo~O0t
z1y<v?+$kbO-$}(q9e>B7c*P)41++LZh=iE)CMss=w}p@`6WC}h*}xJO2-^R=HMTip
zmV3qNg6YzN<OiW8T^1-Ml3-__>7#!u!^1R8(tn`sausm+qVxnq6BX>eElbW+Pt`9=
z62U>H)yCD`PHgbhDty&~xc}!s?eVPZ_KfU=NXtSztI6Q@D^K#Fwr`bRS_UxI&twH=
z+XawRur7^5N5X5by8tUEuZ1j*lvn9;a}PhB6;%T=G0sJH;X5&W>);)|upTl0+?bc`
zQzg~TzFSM#e#OR_gnmv`Z~wAcn)*I@ixXyIUmaBS4~8jvo|iA=xfN=<XfZd0Xq3Zr
zSY`afKGR6ZYiF)n?E>YqndT$MuMEt@!W0nDhzyLRg}+f2^Ff{`6788RQ;TJJJ?k&+
zXNj8#@FQ-wN>J4nG*GhpHI64vJHTCls*XY53ifFrO>+YJsQmk2yzbtvrN+v&zlpL(
zgB`vzLce~`$DXVmIcnF>2ZbrMPm7efdPR3NmdqS#Wn-DWCU{Fs$fic~3*KxQqzn(w
zNk_w;BmWf$`(>?^JcLY?E_adVg?V{TKe8KveEUr(sEOSJh|^F2>9S8GdxZI5rD2v$
za${ANxH$^=yZKy>_Gz!?w6t9Px2HHCl{jDK3_blp1o?!4%{~usMUFk)M~dcE?-7^7
zjU0IGo7}pc8T;y0TqsCIvfe!%eMYW)V8_@}TD&hyS#tt?%op~}ip=vQ8ldHC_?vlH
z#VloUaLBFl%0k(a#53WE%uR4ean}be_2a6%VAzAGASX(zi>kcX0Xfc9I;+KFvbslG
z(EI|NR98sBP8KTWz6P~7z89Zgz0(HY;ve!Jxj^QO+pmj6;~Uxtl8qXi%4nOK^-h!H
zz<V6mu>~9*>l)uawWqB0UI~u4?UpVXXNI*l>C$9>%EccDBGCeE1vBiU%_>9dEnUDM
z+3PWePOpBeGxkW;DK&|~-!^xHKRBBlpgwE2_x*m0u#&u;8+-58s8E*XNfE9Ws2P9f
zI8ms(RauVWXj@v5xf}JHn{fWjXP+^YBRsw*U)7raY7)&Os&0fTY;SpQf>)2YjTQr&
z54Tf4(Ta0=VvJ(2VLM2Sd3TDQ_*56|&TE!m)9tH4_7IN&H^Y$*bnFR$@>-4345rD(
znzrGWF=n1A_wQ?Gg!3r*$`SEz_Dlwod=;+DP16GJZ<>Ec(7>Nz{=%^aXLROT%x^uK
zq~eKDtc6@NZ~Mig$%BDpm(|3kj%R;6S?6uqe94Ue4#R%OYpsc@1-1x4i1K|r8xs(5
zOeRZrc#mY+6OD{|kL1h}!DCy|k0V>|ZNb4oEA9!BhT0{dJmpr@Rpf#9e*EV-XDmN<
z7!?_NjG%Prd-AClF;_OOn9YOC{KA!H%h01Z)O>`Ki<gnN#vSqJhw5Yap!Rgbu0Dqc
zn0Dp+zzv*M87uDl_b;!<tJkB2<(O9g;;GNIzbj#Ht_SdWtG##0?-gZD6UFT29#HlK
zPlm)8w9X|~?fSQ8LE>G@9Ch~yInv4BubMTV@h%Gus5AcbpvOu0c#`01KIi312};>M
zGiaV^7@^4r!+&!FKel;;h4J%8G?>LdsL>8{7HhSJ07ULXEMD*d+io8HgBd$*nWO1m
zmPWN}%jQ_|jM1skx9cTMEw!<Hj#zw4G^D2cmLVam*fV_!wBPsaI!vcdG)BCkrXJiw
zz=toSp1ebHz5YC}mEh?cLHE?LKk;k<+(+p2{{I(2AU^Q?^M6&lgFWdUXwkJIG|pS^
z{;vv&P=216I`T+vb46O?ak~O-h|rt2lT+W|liOUr|G!RV2R$S5sL%vMT8<74q;*IS
z=Xy2iHQmcaKiHj~!Nu7owvFAx?EVGiFObE@Sfvw^yz*t^;&Y!=o;5okc$HxiLHCAu
zDX7A%^@KnAg80*YVuShUR1IFlFhZq<hB?B!(Z>dO|9ZwNo^vn@a20(RKb}b_q*@>+
z<N#M_u|PiUV+b((dEI%{Cpq{vP*FH5H)g~6878YXAx`tu4WiFh@zo$sP{8LFV$c3o
ziwJ1|VyO#PzH~XnZZ~;pO|bv2Vv*)Ki%U4_mtB=gqv1>^yF(Hv#Be(BB|<}!_`-|K
ze4NiFCsQb;j0T~kq1m<&z^KwEN4eKURDJGBd@X5z;N*P3lIugpO+O6qn0UdqjW=EF
z5>KkqcpX~~O5uIIc4bb<#2Typib&1l!*}O%96P3q9Z_a-VYII1J?tbTg6HCHj8A~L
zcsYao-Kx=DIg2?1sed6}Ke3Bkv=FH39Sq`-*3FyEe?*5RdL#aL#N|=b;&O!yE=G?Y
z9B(b+SRNM~KFXvI%&OESF>F4Q-DPmDcAN3yet{+qkb?5rV6%bp#n&cqfSjri?MoeB
zt&!Q#P0N5F?w*UTXi0a}!(%FfpAc>@uxE7Vgm%iagGqe2LYi9+Uh^s<UC_O4M36xb
zPF?FCr~JCO3dr-<M2suqR^3eJ;;^Q#o@FSXYCnf{e%e6!<hh-GVn5;{G2I{5F3b>b
z9LwiPcqQVMX!IbH8K_Hp656i#neSr6S?Q_c!qYK=|AV&o4r=P_|9yiBSU{xrqBND>
zTL2O1A|jnoL^>Fd-m3!An}BqYUP2F{7efz4TENh|^bQe1y!(4*p8LD^`JK6Q&Y9<C
zX8*HhvXj}fX6?1!pZDkWX1~x1IdMxO74BQnrD;BI5ypBBx5~qUo!xCxTEBO0`U-;b
z1~@E>0>758Xt65zSrl!_vHpa)n^Fv}nFVA>F&Jc+$=N10fk|{4S_ntYr*Iw>5d4_t
z@@LI5J6eWMo@q21H{NGk>5+`~8nrvMcj}Sd^N!a4=}&O<d|IQ;`{B<6eLmUeAJ=%a
zxSp+MT}>x1dLKJ>L`AP!S~83v5*Gr#sH(4v<63HRJTLVl!sXceicGPkVo(ZZEwv-6
zc8}rAS7RyA-Brgbu#<d3;XqNB+g+p%8mDGah?Sc`@(P>#q;9R3)nou^+?7(72IF|r
z!^)QB0|q+=mh8d-+OX3W$MBpB-=HGXfqO&=!EP}L<%vHHhG>n~qp>!#ui#^_J@{>>
zg{AGsdmFV(EArpY&dV1-M?Dvxz?wwW)CV!z1FVU>LsSRPn?_|tGF+n_pS|i+SYnpZ
zIqd5TxI3ziaD=Q+J^)*V%Wzy$Na<fY#vH-w^#g^cVX)2z$RMyw$j`@#!PkVIL3fU9
zVP@D9qXfRV7zV>nvB@s(gD<rCeG^`-{-$YNIbP9dY1+4aH$Jq-UbEl5mQmQ){NVqT
zg7iN#JN<u+{cjkd<i$mqS+2~d-cGoGy>*f7G!r&OM6E$#^ce)YGr(SGGU3lt;UGPA
zp6m=|STwANcTJvCx%;CgOUl;sE=cZd!e6=?@$pB_W3+$=k0~#TVoN-YR)dE-{mDER
zxWIGtON_MT=8oxgxBkG2rbhQqv7##5a;*A_kD*UF$p!h-K4E|xD+S`sjGvd6clcrK
zxQ4$H?;ynHph^y`uN~5Mup$G=oo4LG`gIfEYs1wJ9{NT5u(yVMOBKD<!rO(brL`X&
z?v*N&-V7Hrr9j^+|NYQWYNo(TA0cG&V@SF<ol<z8*>h8JlX@3VMY-M1eb}}T@3@Zj
zh0<Iy^6+@rLLj-16u>fZM(MftB`8!qn9IX+ejEU9#Je5=65S2QzZ@8{uj|p`v^=%$
zhTS2XLb>U>Yit0mAZBSiH4WcBVV>G?NO(6Ee(iouCQ<qE&EeQYt8DRhnsH?oM@Pio
z1H%xZ?EDi3*<Z)Fnn4M|lMo&622yoCMx<tm9VRf>nKRMRXir=3fPF5==Lw10`=ca+
z&Mkc$Q1N9WyZIM1LkIN3oAyW`{t3-u;P#Ajdp+*#ex)h5eay;#4;ynn+@|$4B#JWF
zRnD3{3sA;ryBN^$V%hWD>(ukHzKubvDcB>sWY77L_{UcCY}UcsvPvFi+=nA=Ff4ax
z8iRObnZpB>BK0cH!h)o--1@-}>Y)TZR{r2sq?z34H38suR=3F88fq~=Y<ddq5t}N!
zXkoJ6tNS&Na^`t4{-Vba`E>A8yvlREh(->*YhvVOYV$PfuWELc_aU1(_DQ!bZY|L!
zDeIc#5UCC<>Fas^1(8;Yb=@zwEW(;OQ~tgPRGoaEk4VSw>?@PeFo-XAO7(HGO{lMH
z)>p<n#tD^a!h)<JDo_v42ZOzsWBTteZgOID-55%kk_-tJso$-3W$a29r4?tYuIK7P
z8?*?AbQC{$L4OR!SaL`ZZ>+ZSj9VUVWEZni+DYGTjE78}(s4y-Hl>(tENBZ4@a0+G
zYu1cR$W$Z`R(8-LgqZv`Kdf?>b$Y@F_c{`oO&amw5q&_;aAQze$L|RnlNG<;7`0!J
zDS+!GUbB{lDZ#J(5FLwoD{jh%gGZ|3%|iP0Be!=Tm!n~`uK+G8!nxcY6C2xuG~Sqe
z31f<iS~pZ<@U-af&+locpRV_7$%L7|nBwKLYV=U6gmFXy033p^pjQN9Ft=Rn8;p(g
zUy$=0Faf|~LSA8)TiE&z9eWu~&W4WUzaVyY?L*I+q8a$e_f+vrOC!zJ%dlpXu(!8|
z2yt@>3cYhnn}xDq>WYRm#}c*cbZ4l?oyL!Q(y$6Lj<+du>^?UWQ!FOnzC=|8^VocK
zw3rr)x7lA164M4xHX(J%Pr@(`kdwc8@+bjn&q_=rT#%eyOq6Uk0q5zs<t?ota5LMJ
zdQ27iOu-wkaI&!~*k2-a(f-!=q>pO-yYuA^-b`7$WIh?+aB?Ea_rEYF<wiS=&(`yr
z!`!<Z&r|D-3Z`J}YMig{=-PZCzCxz-Z`8}N1ogvL53X)j;lCgu`erO>u;QVC(#PlH
z2Of6}Oqv$>^6bTLQaz(#vruX3%-iy85$M&w@0pzmfdi({xz!4P+A7nz?GFKQGDhw{
zz8{*;_1LlTe#na%%1<8ubZArW|E&21`UvT=7G0FSp?Kq&fmfFGo7a7a?9Rj)t0S{M
zaK3)SQCNF&A#x?N#gs?2zA=iNcfdo`il<RfxQ?(_n2}Y$MIT1_(r-P$3S*dCW8Z+l
zxbK%!e`fKE*5@W9&!M}=)3Dqc&an{-SUxJ70jrn~e+7J^_@4}})sLOcv2&NMb`tsw
za|Xw)4@Pa-l|%JRhZ+B%=oJwg10eFBSxnkft(+D1`l%OQ4<IO8aM3*f`~BtS=;2P8
zd)>QbGi*x<F2jDk@g-YNR^;y*V%j4)hb9zxcM5J(8>{YdQwlwZEl*3c<M8hi78cZs
zL9Ia83%b79F+h9ba>Z~4X{27B{5FY`)Y?sN#BSdd>K%9WJtgQdGXV+)RhO~4$p#1w
ze9+;2FI`{_g4wL9cSH<!Aii{QK&BcRC3_XvPJTO_V0DbO$j$6Dtz-3vt$dbFbk@l8
zy#CbHFDrmq{0uCQypYX%Y2D@zb_|TUN?8)bXp;A0?b$w+2HtiRUpk8O8TQD?4x2~x
zXwhIB{OpsFI))3HL`AyMKHUxLmgEB$M(NqlUb|&oGJKj1O-sJo&A39jO>6Dw47wi>
zIyQ&rI{T1TkR#ny8)zjGW(VA2$mUhp%hd+@`tNJq%y}ZJMda8#UuI&DPL%E+Nhknt
zz#O|Dc^}2jh!$9V2tMgEK2td?U;!WHgnVdrstQ`poV_QbTIpV@%k}k*m=T5feB&Ef
z<DN|5x!bUX|Kr2JLR-3{fpHI@O;{@{R(xde*Sa4ng`2VAV=X5;Z(pT&Oh${tmB0zU
zV<_HXjvp~`q@{&4SNu5UFXjR`D$V9iG4{qDb)T(T+7~E?W!d$VY;Akh?iPcrmh{rW
zlohf1evjD^8IpM#xeeEOkKlss;u@Q(dU_Bx(rzYPBWa>p)3Rzk)?HQvPoY>~wBR%B
zBHLcYWTBmLmb%s2q|Bff#qnCukZ3jM1&fe3PJ8KE<JsYN$h<>?4n&JDF1<mUS7!hI
z%qJg;+e2Fk={FBceU;=orWVhBQtNN5PFx~@qT2DN!&mK?i*xyze8|LmXR5YI4a#Sf
zK^b*4$Ai#Y`=oJXg-U>hDYXJK6`t(G%YSf?iwc#|RK_fc*wXPag&E*)DfxCp3>o`p
z(8QLNs|6HcZS^J2j~dl1jA#rDjiR#Ss7~4T_(COnTslas$BVEn%k1BOnHxVBcy~X|
zEAm4R!h@tn8PxZl6=s0Z#v>e0iQlMGq&XkIT!(9sI7mA_t8K`2;W)mXAJwOgXmRcP
zHcJwtQp^ssbCA2!QVVZ?Qflwzb?JLYp#I99xv0S;xH~CS9HUA?J`;1&$pQ5ihu$}5
zF;x3*e;Jl_j`H}xaDK)gk|b%m`jm#M>;AWkz44aoz!RjgR=Ai}wTZWbiK3{WY&irz
znW$!0!*$%z>S=GL0`1<LO-8I!^I`b@nB$_evK$@<K>&d0T61wQSfvPJI_hEnK5&3x
z*o}%7eKLGQT=0NG%ESDt>$98eVno?XFt67Wdj}8Up^{FKG(R?u8GZO&Las{IJnW?;
z{}2o;x%K!?$5yt_11$|Ne^&7A`9E*a-@kb9C!X)@Te!R&U&RoBwDAA-MqgNJQ&2vP
z?PxRR^j_G6haZ3{SeP-wD7h7?=ZXGEEbC9g@BK)D_Sw%~)aBTB2<!wMA8*@~%Rx|=
zv$%t;4WIDjCDS0i>e`mN&><z?J?gU2l34|geOP^&@-eYx5)o)y$<0lPgA%O6-pBi1
zZ>*PIbt#lg(QJL$&u{%O2zeFFdZ)698h$pb=D8)#8=M{ZZu<wv5@ovH7w7;TQENo+
z4T6<n$K5nokn{Pk)|Q4Yk;;<@$<BeDJ{Vc?*$kQjIv|(3@fXzpQDN)=eyvX`p%$#=
zBfj_9^tFX<4d>Tj5GX52T5nI}hxC4NnL`FNF6VgBJ`u$?Co?JP$VeDiyup?r*u-5e
zHvYe~K{fm6Ic!<BBga2>V9_KU5r*D1?WAKjMY=d8B{1u?UlOgWEEG+(Z(jU@V+Fd?
zv=>kv+i5$;bzrv_hfXc9!sx9A4Gu4ubmyoGl|{@`29s2a`lr=Wk}T;Z9-|}<&72jq
z20x#p-D*_#VNUOw!oGTF33FM`N$-ugjPNYB%2*PxP$nzKd*l=~ug@1~`}e#^P26B3
z=E&cVpM&}MpVI=3Av)z-?VN~I)a%KEy`q}xCe!5ay&PmxF}T6vhXic4S++z)#sR2<
zwv0b_shMCW*IE+aqn>2`pYToocfa#5K}74MYQ)k!Um|FSb=&SAIVAhv#gA!Qsg=e7
zpk(@QdWfJu-(h9;N}HB}rp@`r2<p`Y=cHBAg5dsh=^G%qk)Wr;Xq<?PJpik5HsVO~
zcJ=Fn*EfGDYYlS^v?69(3g9WjvR>dkfZ&a`MSM(n<xVcZ)dqaC)&D?aZyM;$5AEfR
zc>68KN46>yV;1Z`7^0}BFAE*9<g;0pmXhx`8=kbYW9?V8?r$L^Fcsq3UGJZL;lv3`
zCv~~h7$S7G^a81a23{TJUWY-0P8}xYDT3DWu$lNDUh<b>r8|E2G??Z+%%~4(I#&GX
zo$GhJEhoN1<9)oO6>d9gjy&VuGJ*Lne5~+x?#U%NT_oOVZt)KM3wqg<<mg!ZdB9oH
zZR}_;F?pB*`u_GZ7_v<2_`|J>1!2Di`*9F%H*XcEcV_TL0XEFKEFbM*D!p*dL&vw$
zWQyMM@?fHPCG%dNE#vn=tNaQd2UY@^F+ZG|zswV>W>wQt@4~Cq*7>1o^1j;aSp``f
zCVL7%AO$@L$eZEI9)O34bi4E&mzcjw$Jui&eD;*;_veHStTf_8-*dzp`}ik9pWODc
zl+|LELF)sXtK1+rTlW@zzI8h*laJwV6zEx2+9PWd&sdpp)aWX@fl{+yyNxMv##+27
z`j&GEzSCjY6TC`1dC-jV>R*sDoIGVFLpq4Un_DHKGlTmxSgOQqzCF+9oHlBMGln-r
zL9%NrIVQuugAnIPwLx4{OM8>G2|tEd9A$$pW?&G&F7Dyd;uXCWUIVhofM;=#?(31Y
z)r~j!$qTa<%%1km`q27Tk&g3AHZpN*OCx<(hDD<Y%ib*=5tWPlU_Z`Z9}*3D`9t_d
zOpam5cvH3TGiJ>InPpQit?3}UVb1!Nu@YEn{JB(B@XEGsOnCC59Q=eSXoq(DX+GBl
zrE*`CC^G~}TUz9(O~+|BzW$Da*tAkke<?95P;}k^>06XySzu;13;n3~dDuqpBRv(9
zJ287sFQ5-%4DjltRo9^~`O~`x{_?hj=S_#=JSn6Mzckp0^Q@uBvm0sRk#U$DQ{t{g
zIuw;pEj()b#Uk?;L=7iWpd_YYdu4SD{=~y}e5JZ6SzAR2UaM^UtaB+gKVvtj?rf9}
zr-VM(J-eq7pnk8f@x<wXX0DWixkZD#zq6BBNb{(-YL$%CUv<g}&eKzK#F1Dwr}?f+
z!5~(P(AU~CNyV4a@Af86Z<*QcNBFS6f(7T7G?(;uYPaWfnXH1naSq|p1r7`w-%_QO
zvM$n`2Yc?)NS<B#O&9pvXFziA`ip0*7^K>ZLPt4bjJ~F=CHZE+zuTvcc{~4Tr##%b
zXKK*XRq4EcbaF3X{S7$I)57%gK@Stggs-%J(O>AuBfA1YRsb%2z{iG2;j+3}`t(!c
zAA=_r)@~){inf-wlILHpNUp@X4)s-2Z`10_F-*8KL(C8P7V4lSSl{D?TkT2Kvz}J`
z5>G>p;}f#1)>s@H4^wlY)~nZE-3{6tUX<R3JNhN%AtdA9?i);Oko^S(yxFMU^$EN9
zK}PrMm)3_%e~PwddM-rh{uA5C0AsOt$m2>cq!~FHr)gVeYL}|%L6iO<W782dSS<Na
z4HYoaIjY`vh|+JX!KQs%gbZ_I3OZs<5loF<1a&(JuN-IV`4n33tO&$hhDT6oT<6Nx
z*St^}_$Wf7Wf2YlkGMiOMsvU--?mw}(0lc<4CJ!cy$Afl%OY?Mz>fDlV>E|5)aT)s
zcd9e_B%8OG7%pYH@C<bySDiok8!gupBaOG`hAFCWEt=={{{4^%V#&Xt9fMKdO<Xvf
z>=Fx{3!jUr8@zMqVR-z#L_vw_HNk)IBF@8)b{rexL;#*c?q86SY`~^DQQ*H1nM@%>
z!}~UrsAv485TW!Qv4NN43;Pqwwf3JRgenr%z@L;TYIEqE0%rb#-cGv}*)e#;cRQ1#
zNTl73t$RQ6R~5^imCY$Q)jpDL7>-Z)RC`#we=7EI!kh~*R2|#aZyU`5K^}HT4m=B@
zSA3kU0eQwI_LoW<c{I@;z{lBw!Ek}{ChBG%&CdwCPLA*EA-7yIR`|j3lsK^|cytRR
zFeg=85wT9Zd+czdm9LVI2k3Np3l&Hal1s_GloOXH)yjnc-jXLLz?7(PMW+Po2VlqQ
zVUhzDWWSc$i7cf1HbgUBHhgT;oYZZJN*&O?P<T!zS8myL^NP3EyyCfM^lq&!qXY|U
zoU3GIRqtg(K5ZzDzObjnv?yKti*?eNjm5pjmRu4Y8MP(1xF4Cbn|N!pJtk7>U)~EN
znAsor+o=l+bcKx*R!O$8H|i_+ISIbT6@y4}I`un{ZF-|&t-7@{c6HezFDWr?y@`%I
z`RS`BY2GOL`^XLMs_Og>;COj2I`;*Tyd}+4lnzAbcxrdKEJGRadLvH!)~!aY+~Cif
zdaK2Er31xsE6gE_^Slksra9?!uZtL!(-U$6ofrD|a{HLv%PtTCK3;s?<rD)vG!`Tp
z6gL9ML3%8m1g5!2sd~M5gHU{c@F*nvk*4s8e#4bgfy&U0XWM#{6a^OPcVk#vy7G8p
zubQ)@Ym`X}!im}9dYj28y}xTcV3!?9E9?po4RtJ^VRsQj1uJjNts6*jeA2s>mGD6b
zqmXBAsJRm0)_v)j!ncrKr08MIM036}ZpmBD<VN_(=gninI6(zAqLJI>3smq4+)IDb
z3I_(8thCq_vfY+~&~eFct<iVb_$WZ>jDuMMY%v=dCYT_|><PR-<wbHz!(R{&UM0>z
zsREk^XT6WHOTB!RU2HfzCx+&GIW(@?Ut$!KBySA_2=`4<>*%z+cwJT}2_gYWFr3Ql
z%&T<g-o?q&RF%$~sxPpmPI0xQ7YaQLe*oh3)=qL!m&5V5cF=STHOD?z#|I^Y2cyn9
zC=JbGZM!qb!bRnQ70B{;xom6V9B0)mhha+eoU<!G-J$uKjPi|DCR&F@n~7H1WgW*7
zZ!OKFO;r(1((@>Oety=GbgxLcVJ=~+$EX-fgt3AChWXS1{<#hsjR)fOMEXmr)UaM<
zO^1l6R0t`JTakUJpF!g|pS8Oi*fHsV-gbG$zx(W*`mMuou|My`S&8WUoioNZhjs2G
z=p*#Ae)iZ<&{#rrlDCOR(J4-z*21j?GY`d@9B<DYZnVioaE`;;V0+nfW}3s<m^vll
zO?Dae>W9G(Q$lWebg^CCwDVO?p^XyQ)lnKB4-nCq<QplqKJTx1xhX)WAE&>zM)u`U
z1#DALe>hx^=ZV*uV5?Tk)vUYXThrg>Gh2Cvx88m(`8t}UTUqbb*{!mi$Fo6NIUVcQ
zd}<!=rc?id(*B%+HH;_OCo9p0qC0%joX?`2?O5O5Y&T7hl-f4LKf9Y}uCj$;Vu;II
zwybn;#by{eJxbz<HJ-cUA02J9My}R0M@=N^lFCLa*{k`1AuR%$+_S)l4NR?h9`8ob
zI*F^dcUmxQ@-FC-Q`PwdS~~7aMyemL?fCikmMc#mck~}$^3)#LGz*BCDk|5EyZgxs
zIgz%NsaP_g?w0SpvAsF$$>!GdmANnO>jXB@k1V`Zsnpv*eL^&^$WUMgHEc<hMk%+L
zVUtz$m9B<^@NGWGlAeevSzV)Yae8QcPtKreQ`Z21Ue!kf(5ohK2KITQ1!H3*I72DF
zzouEEkwz$~d(Zr9lJ}08qwXm*2x9VRKQ3PNNW;kfNs$A?tMm#ZMWLK|fluE$yDb_-
z->^g9^Xn!xftHvyZ*1tucGpqGlEj%*I8YmKOM={4rkJT@Js8y9|I^|G85d)0W7lbz
z6y1uE@EqZY>?FSB`>~7V+o1|kz1X$qqTXlDhLHTN7lYQGHAb#$=htiTaAmE*78S%z
zx-YNKe)3j*_{aYY+Y>RF*xk(!UHyR(!<A>vnV`ID<zD%akCgYlqH@PM5=9Y|r@^Cl
z{H_X9r#0#(*zZyy?IwgNM~AO|G1p;N<5HA?+x$<g)c=2t5s(JPnEn%UbP*fqmT^r7
zY}SBc?g0ZiGUm6f)_5bpBmI9IRi>?h^9<17ne28XaFtPoPth`99-;BSI;2@}Z0TTx
zV2~UWsO8Lh)zvpcyH*h(f&nobl<{HxA_=cQ^U7?jqsFBBwK63A7L7tb2Q@}fIKc-f
zay>ajJ(~tARxBWw+g>pXuV9AvZ5vb9ziHpCB|<%x{iRh*9a&{)ZoD|(wwn2kpM|UK
zx!IE}%A{KI6I+;v@$TRyvu5n{C$Q8iE2%>>OJTV=<kw=4izokk^rMnE*fD668+55J
zUOk2_Um?olj5(ZDEZwFUphCnwdST$I;Q2eBI0Mx%<^d_ucZ3RG+Cfsh_vXJ`-=+en
zs)YrlV(3gi5}u2KBqBZLCJvoy=04n0$mk^_m=Z9$lmNWe0>mVku?*`l`s_$PvtT>p
zWs(X@c~NIwpKDmh`u8=OEu`(A>GY{K8O`>|bs>AS7wsE@q-tf8_`zr|3%8&CkX2HK
z(XLDGa4;k1SvNz#jssbccL@E4tT-FDL;Op05u(Ch_UOEdsA+{~-aui>=63TZar6)G
z;<q=_lt&EM+!6v))}~X_Xmsjn6Etq2&{D6<$vUSpnHhCD5J1HE4(hYcff^O>w)}&~
z>k4idoMR=%+jf=plbE=l516xPwp(<u`ej}6`)@IcS>YU68%@lf^5K}uni2=@ZWi`9
zji$B6<KA@oyQa~Wa<*+gt%6$Mom)a`yxn_-QyM~Y!5&4bu}m>ZJnW@U2a&hPXQI@_
z@8zJ%AzI)4$qq9eXb}2?IS-ROj8=qNRO%mevc8tA<X$=WT+wQDL}`FN%@eF`7V-&n
z-E&UmP)tmo*EBoI4Z~?zEX#81PM);{7-%$qQFLZ*TOD0*AKH7WOmH*i?%FK!a<J59
zTnv<-q*=H6N1F;k<iSeluT$(T(bv%2Tg@%*((_0nAtaNxk%{7o)9FFP6Gsta?}%=J
z4-dXhoz6@d)pT+XE!noY=%W#|I)B8gHALs|`=Y#a9!t7Zd$1pyupK<xp+Wrj@dKPj
zK$%_hRAGf@8ql;)OFmadLS+7x+PPB67Ms5U1|lcvS`M@88!o-V^Hh2D*FukjU5Bvv
z3x9)bQ;3#5Tio^?i-h1VtLMeUd0l%i&=W|eH<~0heUIlEr5`Z)eq0EnqLo#F<SrLS
ziVb*d!I_;^k~XyDHZ`M$ZH7Lrw>C+D2&A@ol7S!d_P1P(RWXJm{QP{n?U`Jes&!*u
zQ^svN1u^tSJfAA6y|R+FK22>L&8il98Q>C?N9D{L&7?ZY&h)fofcxiN3RQm3+y`JS
ziz;uwt_J-_7UIc8*Qu*R&xo#n{qb2d@LImM7u|6NVJBx%UPbo$qxsv8PQvGFw3u$s
zK}ojLez~bt-+$0uA@}nwJnUHa(^stKPy5Twn2xw=mRr&?U$m!Atub1?zRB@%EHOl%
z^|ig^ydACVU0KD>*I4;ChwuhiIj_ikpFbw^*Ui?Fw~vmIR&Sa1fqq*BJw7?E%IqTs
zzIP*Ig+IU7nsV>DW{IX++(=OU-Hlr`lQxiFiKq3>G@Kx;tVmRNw@X(c?XTZ8<IeH@
zMiAJ5{dxR{rX64L{KHWs!wNS3Wz)16Po}4c(U#k6g(Figazi7zN#XQnq2=!d>BxGr
z&yKMAaffye!wm6Q;mq!ey&P|*BXna6kjT<dN9!dG-PJEHsJi)-wL3;vTsmOykBg<f
zi>nUfCn1r&(U(guS}BC1+F0_V=Zl>eUNpWqHxs*Y8@o>q%&<+2forIW9tXqmyt;MM
zq*HOc3}?!`+w`rZr+(SAy6{gZkD>+S12$S<NughIRZ<1Z!pIZzw}F#P6|lPArBItA
zX?_a%%+-*-+!Up1qZqD6RZdnSM*TW8>hZT5|G|q)@j5qXtp;n0Z;{7G`Cg5*ll<F2
zQ@N8pY5WN6Ua$0Y#3>|O=6P$Hri8>DFhW16Rj0kjT9>~<PU~xyCCuK$Uv=7<Z_I-z
z{Cv&6ZVT$;YL(>kFa^Op0!b>!F0KY|lwfs`<U0)d@bYci+Fx77>fKH(3yXV{l<d%F
zB}PQT_toAKH?ir(lX*L<OpC>;^FYmC$7|F~tatcDik?ym#@rZuL`i+nwP+~o_0OJ<
z9djXZf^!Fg?&TG*AteCR>=);I_njuue%pp{jg*8s1;MvtLIx%!3q3BO_gGwdY<F^=
z<h~iV7>Dulio&?0z$f<asv6WjsC?aHZ>a$-SyvN36LuS)^_K{}yiktULR;I3l{03-
z<o9UIbjLMrJI{mPJ*N_SLyZ)aOF<dg-Eh9`;CnVa5Gv#N6~-2gnm>;;5fL0w{#n+<
zO<cnK+jrqF2;H%X-6mgan?Ab^N;l94^r!mwr?Wx3*K!lPf`8<o6>^X{x9sCA-0&<I
z=;nHysX5uoxm*f`1Ki*(G^<rcSANz@!#VXor0ajIpb4xUJ3X!!z5#n#;uB`ZCJNN!
zJ_+C&Vcya#r{^j|B69{xE6f7Q<E?z(1``~F9WdFsn4yimTjY4W>iHit{nhROuQS<y
zMO&v7PJP5va%3t^i0)}2Gx)zZyYmsYPQb@iAGFAkrAe2r$2$y+!Dq9%`V8O=aWwHd
z4K#K11e`j)?FP5rt`nOaWn^|U5T7e2E?*tg|5?N|z})Ikv+M5+;+<T*0){r@;5Exy
zBz6qw$kK&*N8iGVOK26Q@;eaTtT(&y6cpn`Rr6=^xP0-5)jazzh%xF&&A(%bUfL$2
zc)>_TwlB)v@eV`^(G+!5@RG^ZG9)dhRcHsR8_A!!d{z2L(9Y~}+zWk5N<W4duCDn+
zG@~!q$R~(l77MUu)4_%}D6#5y>`8XrPN<m_l1^4=-;OD97+8p<rqI#2J<pFXC#9f5
zd3kRSKPDtBK6y7R!IEt)737yh$ha+0wA+~b04`JxL(LjC<nSt|y0^uiTiQ<#Ud>+O
zW-pxQN4DpWxTD^S?kT>Q^ydsJjwa>bHMPg^dQRW$A065IaLk(V@{>t<BijdE5SdUR
z)=g{bj9H;VOy<ka(<^8AyxF`_h3nHb{;5c-w?jrLy3X|6N%>rGD45W>%oJ;*$!L(Y
zs*0`(sv90chdzPY-m*4($WGQgh$QRhE_$-P_fH<t#r9R5l%JU2-e1to6U0cLOx2EO
zMlCBh5~H6fqH5&><7ndjGonB-v=ftcNU#cXazsd*79*h&%5`X{7~|O#S6d?VUG@vR
zpS|BGIqZ|a$cmg*N*}Y<&5si8EkJ6WdPP3QOdD0$HG|uUCOn2IW_3b00+coGur)Pn
z1ov3RBKc<$V$yo0w%)+QGwuJB2a1a()u-V8g19eDvT&;HNgCxX*{mv!Xs3#`+Du*d
zblXH`5~~!WTh`}UPQP*pq`*`3t?$x|l`}0$z1@`Cp>i`A1vkJ)6P20X>-n-wmA`L)
z5@<XKa}Odz$z_%~o(Ozq`&{2}IP)iU3>Er<PvR@1*E1J-f;f?2<LCpD-^Tip`KH?#
zbWxgbcG|3E`0UF#U4;#4LjH-;k=KB`E%0<<8sEH!-F@k!2fO?e)G1gG_1sjgnc9OU
z{ok|O;J;?~^cc<#&BEL;=5)%(s#n+0;@IDg;hw7%d>u437!pqPL7|+5>aaHiW|xt@
zhenhcj}~FB%eEh%Hm;ktzx#H(cUglqTkB~XfH;TZxR=ikyQR<Y9i?5CZY3I)pm=pP
z*4t&Xa{=F=%gs0Dr88J_(>9A&NV~4_Krm5M172?OW%KOzxhKPqog36m8t_D_+i{k6
z)>{3Zb<#1tC5T!$9PPfdp0j_i{3?L>!H;IEn%Vk>1{+q9_fQt*bb9MAG!JL_lCzR^
zGnaRz-Mqta3grW&MJd!3TVi3~nyz%cZuvNcti|8F#iCWRrvbcr&LusLn5L&Gexr(!
zrS+xIhV}e3yEt+hRZ0=T*AnC-yNNyboOec#jH65d*!i?`N&~4*Uq(+vq-aaySqroK
z)}Wb0Tz?nQ`SVYf@12%)?%pGadF!8_6R1VAEo|4U`6>FIX2I~r%%Vm6*o{rO*U*{A
zbWWg9g^}C0qIPwbzi)eGn0zqW31pI><#Tj_miKL-=#O(=B);lL@Z6qvsefCglXYMJ
z;D_+6v0VaVc+i9G{cut~c6!y^8xmgg$92g+Eccfq=|PEYr@+!1ueF01qAV^hUM>ql
zF9zp4JaU=V-+;i#l%sW;yBa6i;*?VLm+GLxbSYnBl0LU-z05+Ddt(A@NH5#t3(Oqa
zRep_>a=6|Le|<M}kb_)=P?F?z4#CJX(NT)u(p)hYse(Hb3yw6<bri!4w885ZvElm3
zJ@NY=jKzrUH;ZhiaXf`s@AljZN4K68x+MyfJ@x0L+a{IEl*1cDi!nDF#9zM>30D1A
zCQ;#Z&<-AiBBSrKUG_PBxD2CkG{Q)6C8@NWa3tO&bbYaOLjnOJ7*$^@ub%)5eKW=K
zADCsDOuchddxyxF7cH6dspUzzyJ$ymp0Jic#vawQyhzx?6>sYkP~aV5+}x@q`@Y@+
z4uc_tBMU95a(z-7DnSp`=KHA@_JP+_?mE`zj=GRBOOTQ;SMd@vk5WxXI~tDqz4x#~
zLz1*IqYhkl7@4F@DhwSI?B66tSD!5sI;67jW-5%Yq!~Ao7j|>~AWkd{`zhVtDIqY}
znc(YpmXEsJf0Jc4dO5TH8%F!{%<e3)K&^1Gvcm9jt)my^T1?3Ls;A4SI(ovNwp?xH
zu{+FR{NM!_ZF7dkj&1xP;+fGp<{5{DDogQAQPKhSuix9GH<wRo8vu-#`R7wE$X80~
zA&amfivF6&{BHaDa%pSf&IncsrgiV=F5`gIw5s_nhMxIZJFiGv&os|_?<<Y62_jRC
zB$$eyQ!Q=Q<ZWI124!&SMoT*Ixb-p+<JdE@+ln!P6Pre}^9RT0mcx<ePQt!Uy?(23
zPX^myD8&MrS>x3a_4-gvL0Vd~yHCUTizxbA-+FtM?{@w2QVDiR@+r0ftZN>RlG0SF
z`cI^JS|?lY*)H#iFC6q_z}8Efo0=LzW#u|et-82V*HI`s^UQDbl54B%;D+RH+ZpRa
zN8Uj%Cp|=Hhm>IDs)J3Pz?)sSI3Q|6*_wLNn^kq<z~A0F&pUPWjec`WTz>^6tTpvm
zG~~|Pqjs0%<K<U=Xr+-f5o~CHfM%#)X&ADLL_5!i;~`*YlmdHFUHRYvElF@=3J_g>
z+iDx9<uIdnJyhLi=UKH8lQy6pN3rsP+8e5juVb<jeD6;=p}H{F!yAb=w+tFe%ld0D
zT5e89JzTrYU7x#N-(OMo-Uus^;%o|0^3^*CsjwawC>THe3nG8P2V2;f)o+ca@lEP&
zDIhP2c|RC#EoZsLf1AD^72o-$3Yl3&WoFLTI<P)K7!obOOU9kb$(LA9LmGGAGbc3R
z%Y<ac<H}6U!?RF3K}VKHQ(V>X=EN0v6nbJ$WVnto*AeVca;H~gEhp+3hfqW6rihY<
zuSEEJ?lE&Cw1-S4v(P@i$8pW*UgSOpNQ9NQ|J&2hCYg9%5OICRMHnxRZ>3F9>F8Bn
zfb;nW7ztXRM=HgT=#9Rb<&)#YJ`Se1$$Qzd@|ArLm7K5>&sZ3yNkixFm0;*9*%SKK
z+Xo&<N4(6AyGc^{N><b2^&2mP|8$+<Up0#x4F4s`;5NlB1-$TZe9@;5tJ3r*r<LMC
ze<bApD>CTUf75IJht(eJPj-a|d~`Kt2S5!{(ZFN$k9aPCoSXroI|$0sfS$gN)v7CM
zU<o+25^E`%`Q@Ftq#T{ExWaq`sogMT)0D)l_&Sd0wqCHLWzO07g$RUB{&p*L#W9Eu
ztE2Q0(h;vF9oxz^X8lMw_VHZfsg!)SA^>D)=WIKYh^%*PbGn2+HXo*g`>4e`40^`+
zl8_B%f5ZC9-}Zlg7&d?2v3%9yyeG+`#_Mr=!%)xajq&sQRF+MrVx!)}tVY=AO8x{`
z;I#3VjXC3Z(cxz0**YgL+Xm?gHM8ZP8;%RD<XpvN{;aj*fea4XGuTv~CeF#dl`I91
z4-xxRPIo|-!H%e)Wi#vqK8%$-XsOm2&(&-y@q<ACsJ<4(66?Xo!4RAMjIg3ow{ti4
z8{+lWjkn&edEiP?z9u^NFoZX)$aIikb^4?=yXDxzk1X&LO)}Q0#BaqD5gT22-i($b
zl@;-SqWYNT?E)z~(p1Lk)#Un|9UVU@&j=2!Vh7%8NtK()9?^}pvM%#UXir1I3M<(>
zuO)0&FwS6w+r5tf12B0%?nw^cp=a(9YmcyZ{Exs#V{C{iX6r_HN3$UpJU#gS-5f)j
z0lKqN{cU;0Z;0@F2hryD{Pn2FA){44xLe{lF-7i!Ed&Q$RS%9faq%pVfXaVtA3oOM
z9A<Vriwt4}6MmcTe}CFRs>oc^(%Svx30qnkcW^=C$DFBNZ29u<e+V1fG<bnSi_ndI
z`&DA&2v4*tGUlx7JAWq%STT-YfB`pwC2#J4V<i?|j?-$umX{)zbyg^gc)HHrLy7&|
zuD)<HLD@as4l>r%AVHxl6vC<@>_@yUxn8JXqE`X3TXJGJMRewhGMqI6tmlmpI{qYY
z(ay!>^Q6UIF}|%u@*soH>mp=};f457;DofjA#8cFU>rRBipT%GMn3rosBhVvw+~+v
z_`Oa3+<OYfE5~EJ=x7|)R>4PdweQS*yCq#q-!dlI2w_fI2#05^;weUnHP#;{TNw|%
z+zZKiJj(r3$84vLxU}X<J!n7y4m=~hVtk0Hzce)>l0WdyR@!fl`qW<K6fzaPfF7-B
zx{7$_Et*^^{`!sw-a+PL&^bdzsGog_DX`-1f4sHaT-8`|Hp;XWNPiR*%s$RPp$9)~
ztL<`gBc4nDia)XO4VGp(ZRQBqo0Q}51~##M(-T-5(^ncYjNyj$vyapF#;M;wtydQc
zB@zaJPjR$JAe~pCQfXPFXxremFa|TS{wkL@O60M=Le3h=eMXqO=5qO0oJLS3_GX{2
zY+Q7Sx{Z&y4o&TknArx^h>fL;2=fSJE_u6*gM@_H!<xFE)DP{Q_H7N7I^#H$4N-|G
zLGY#9^J+MA{ti%(JJjj92$bw-?5J%{dR(8{=Ef2JTZq?^uOH;mcQd2!FuTs%5{cp5
zPqtvbh`}lH@Mmv)ON2hu|JA0~$UmHLXNgcO|42ry^@ya%8>h518^HK7ELm#;>hTpa
z`1yX+H{6KJz`i2{DIFUd@flCG<NIlBcFXdm-$OU98;a7RQC=(`2`8@^;(|pCr@)YW
zd*j%%&FIrnDu|&bb9+^x7I`X%FvX1<sE>oygR67^nd##xOlHNbyeuHyc5GMFvT6o`
zI=R_&^AVy%pI7!gst~#?+5q@ZmV1t9LL@#{9>Dh36#_%$AKnc1ANNc}Q5Z;pJ}wka
zfPKDi1(Bx?t^~;-J7yx6xAs^5gb+xjsC)n<q71W-XTmtjBS`mUd|bu1>9Z$d%-lMS
z5XbU6opvOy;&V^kO>7%@>JRllmSTNRR%v3FkRI204$#$_V@8UQjV2JQX)*Nx*0Iyq
z9FQ<=S4f?E+F5cHYQCEELiy1~`<_{46_!~^L~i5R1=ztw{jqlb?KFuGh6~#(cc5>5
zLRJ5Q+AZNku000yJ>pf>Y3b>!#Mpd$3uo5YB6OO1V`J>ydDItA5;_vwS@|$u+a5pX
zXy?^=wbn--V|ghb0k@BJ8u?#Pspbql{`{a%?8ILJL1_xPF4{1NwbH*{`xG*2=GcPW
ztBgK~@*VDtFN=<*g#__KAhAace5=HSucSlC8b#+k6awzknzc*{0M+7H2m9j5jOW}*
zHmFo4rd;iqK<eiyk?%Ap)Yg(0lIl5t*b&fw@;a6Ob%EDl4G-F>`wRMAT-Ca>H2Uu&
z84Vi=Gr0Xj&h>@NQdxZFN=p#wd`~@Z(sl6#Qi|vEyAK9Wg{!(&KMs5T1s$f_rLu5M
ziji_1@d-eXNk(n>-1q2Gw-R!EEr%W<!IIO{tWZ_@s;3jXPG>y*Fwq^O{rz>xI68J=
znViPEQeu{`#>7muw1L^}j@oI#UN|>|&ab6-W{K<GP$o0(+J^1?ft<-AZZ905P5>>+
z12Y<(x@mAY8uPH-9<1^H9RzDd*0dHJoV4FN&U_<O1o*X$Vk`oN4cyr^Hvj0v5b)5Z
zanjn7Qt9f?;=V;N_d8w(vR93jYB-^)qUsEd-@f0sD_hY07*#IoE~z`QGo9d7xB=Q-
z(?Bts4SkB*leVYzRq=8<tmAh{pd*R7$lJLNGVK7xyvwNj6@(1DzbJh0*(&mMo<wQo
zUaVf~G#QlF_2~?A--W7Sf{K47u~_M9#~+Y4E55T2=yurWiK}e56rh1%A5H9KRFp3d
z{8S^1-X4fB7mP(YZaDQG&h2jBxd2$S9h-Pdc!ro*&@MFSM-J6z?@W#A=85-Kh@5+k
zPADRg{#7DLQ&r^sv*e|DW0dAkoT;;qe3}?OgKsa*l2r(Yon^W&r)QZQ(&Oeu<0bxc
z7UkkBs%`Qxi8k?WMcEy~FFE;aF>y=i-t47ODhE&P1^aeJbQK@xtv=bdm|FIwrRC5B
zAEF4@KQY$&Y8;EsNSzza&Ns|Vx0;g|x7v9Shx2og=K}(mAb*jh#&B*z*ZikA7D@2L
z+avjCoMeRBN67SPA>2mMD$VWLqxVV3x9s)<QmZh1+auPPGb??lx%p(b_v@EwI`5g5
zJl>P!I@uS`xEkoE_I)??&PN&`ni~@80E9sK??YqL?FO_BqgQ*J0^64tWp{hK2|3v0
zd+K!?yl8T6P2$Az%;rS5@^?@{<=f;6PY_}KcN2?Vi})wj**Xs=BR<eq@i+byi-wxX
zKHXHCd^pANlww4~*63@_*XI&U=PUIdjW~0T%b<v}$!Uz;4_IoZHy7_WTp4?0^UWBN
z`!faEFsHvD7$6`gW|bB-K_>8oRTt#mxv#1bsg5nI54L>MGd$%qE4-d=7bGWd{D_X5
zqwv{+9L=?*{ote7X7Wk!j`J~)6|R1!a$I?5D)ASydTrJN<=bM@-p#DE4G|VzE3*1f
z4Rv8U*w^i&MHR-dTP1hccV*NMT`)-(mc?mH6W63%O$AM@fcAs8wUujHh74PFU!t~s
zHH>z|rwwjuwvS^V{Z4DK4WH5mtY34mh1T8|R3$21z$WekTccS%*1lEcxQUnI)4ncA
zm-50|;`(4EO66br+DQSiKDa=}X^yeDDwgQd_9OyJ--cQ`5b>=)UuU~ktBi9-yB4_G
zCdTn7WX5n$bg4&ERIfqo7mtUbt4u5bCHBVi^1uddwCbJiyX=E&d%V&C(Kg!HGh$`O
zZ=kiQ>U7NceGA<|@@QmDg5<K{+L8-I+WnFXc8Gd8Cg87VU9bRgs54bZh+mL>&5@j>
zK3;vRHR#P@AXe-x(!-DqV1Jx}06LVKg3ze5CGTgfq~zNI7KOt4LxZR)FtG2&Izn>$
z6OaNa7Cb(#_e*BX=&U~Y6kQfy8!evPQ~4)n3$f-ai->>kG|~OqUK+Q+$c5CJIBjWa
zJx$C<NWL4s(ewt%%`DZcWjy^8Y+6{4$cW0!*56cbs7==HXo#km|8g=`sRwZsM~bqF
z>{(WeygfZKWd|aQ;G&1WFO~C4G>9)J;SD~<axN!?#LQ&Ibp`f#j)_(S(zrCDQi~Oi
zfJi34rN)?)&7W0+Y8*?J97oER^5#2u0^wptQ6MiFRl40EPcEvV>HH(=;~V${^p?|!
zIRqrG=*%lrTSmLsmOXP6{7MQq(6$`eq)B`R%ddX^McMtpO!+b=gFJL-Z0XODAfv7z
z-ID}G_ggGd2NZVgPnxIril$;mYW)0fhi@>#CtqF>KjnzcqS212bR{4LksGr9y2$<2
zfnl|3ydutA3n&Kqt%iC%oqHuLvuq{v#0y8!7x<2<Zig>WXP&^I>C=(i9-8L6+Y-&a
zu`81N`KiwJkeRj$lxyKvAvM=fAq4LogZBx7QmZO`$Jn4AhWWps$UQMEEawktceB;`
z1ml-ny2pjDy9W(#&^5|vv9l8=w;XOX*%tJanf}InVX(@3>E()P{&Cg5|36aLHa@pX
zRchpmSJA|l$|ZeEZG#vHg6`k9>RljXwm0H*T8uc$^OYD5!g8DDlTypkJ2ac%ACKov
z3RJ=>$B9FCzmQjiBt~@_c$!$=iff(rvRr|QC{KVz5i}Vs1G4p$zXmLC3?&O=81;$y
zo9xzv1+^!$D4K?S2oa$;9gnyFgfOEwYTZw0R%GrNi@$35NZ7@4X7K8W1yN*wGGpI7
zQfO-_#Rc*6D~^*A7W8_|#uQ92>fnmrIzuc~sMKlB%K;ByaeI-RZ|$({(mr&0FKK%W
ztbcJ%Zb}YiE{Qbx^SQsmliy{On@Qg+Y(*6waI?qQ`LkGY-Q-y$-@bf(Wvbd6^Cxld
z5_&6^m_h{$tU;Yi)45}cfQ;pQtn}1Hjq~Rj@sUzJ!*m3+e%|qw$9R45#J&f!@`5L#
zMTOs(xtu-?br)|aqr1e~((~TiEC_f%aRZ^{foR6^j@@Fva;W48bklC1{Y$}(C7*(?
zmi`}meO)q+d{faYjv8Mp`D~KzeKt{Js;SXeCVm*g6iVi6zY}EM`xmt7NBLB(Twr_g
zu&>@Bm)za{;Y3)*&W#0AMSp|@dOND$nQ*8o#gn)5k0T<7R*EB71njngg6xU(2rgjr
z@f6mRPA@Wa8J$?Kz;`s9=cNVGj{P$&`=vGsl>MiT&}XKu?zxc312}!YX(Z=7a%iw=
zgy7u=5lr1SbpIIe2Fjz>e>!AnWmcVC`{abJ0@=sDex`3w-55hVca)*=h^kX}uj)5F
zE8>ACS*4);zQ!t*X`IFPEevcJHeb}V0j3r1MW=4@IzvAk4ROCQu@&mANsb{%PDVie
z_l(O|WTB!u`9*c5{7DK#{ic#1Z|%#sj4ZUC?hNZKz?`dAG`?rVnDrk3`BsrSy3LbS
zVDrLXTfW&l^FT(zRNF8{x<2nKT?`+k&|SgVkgXE|$#S=HZ$HyR*m<ONiOO=nj&bH|
zMBK5InbbEAOjIwG=OP^)JsmQO)m;30(I6V%EdR4z)2A8emIIjA+m4mLo2z<Y5~hvl
zrTXgef|^ASKavdypn^SW4Y5=~ivRd9vlNrHN#CsK?KIuzTY$-_gL+xGIJ=&oD4sX&
z4OO+gciU6Sw7E0)z%4-}W;$0}3o&{$C!3)@aE=p~Eyq(Fko?+NByAt|vt}-e@DNQ4
z?`7<G^x&8$G$(M2&I9MxNjEBXxC6izFQRj`n%a}R;YP(@B31eLCKPyG#LwwTUVdGQ
zS@Sc<)}AQ5SBI|@uu1aV0eTp5qb}3<M|Qctn!h3@#OB9`#!!UaJS28z^Uxu#XS)Vg
z_FRi;90;X*A5*+mtL{2rXrlwCiyY8t5=WRGXB#mpt2>mq#BQZ(^6wzY_xm^LN5wW7
zrazyxxjfW#Hk^c0eM)ASp9gn|OgpW({B*A<(=zaU{3hm&avMB6g*)6?z!v>Nx>e_?
zV$pTV>}brYz(#zEOLEsv)F~^8cel#2GpVt$ce57BaDnEd`R+(L=STMbJ#XJB-&fu+
zO?uD{*xn41$8@u!QpCh;{P+-Yr<wDtx;5hhd|;jr&Gi=<0mD5NNp#R6knoE!_OAtu
z3jJmg1Zi1IJ1p!B)3HU9_0Cj)gGH7(yFy$akw&y3RU9XJC#y3~0ow9ea+_FelS;SH
zG02qf4{@CuV)4uiH&VVLS7QxxOg*0Iz?d-_0`w9gADc_-kw5)AC${DO-5|)VL=za*
zYh!&ippD|?f3jNruY2A4mk`z=O&S;ttmCkt(mW=~k#PTOp4eQx=4f}vzC*{Qo~)+?
zanx$@fAcG)FLlst2i~7_a&~uf-k6&eD=2rlox&h){qAm#bV)_5`mv_s>!wz~0&bgF
zU>$jbjboEQ1>~paz*9T_@_8Y=F=Kp1YR@`}epMz(b*B8u*)8{yk|Lr592X0a-ti4z
z4q&oegJR#Q9`MF;#Ek4~hzJdEoN;9;@qhrJcjwP3I84J3qFrWgVj6AuN$}4I<Q>^E
z{hraO_A_RKNU%qR_ebQpG~e&qc&)l1;m3P>sREf!b4k)!20ThsN!9<a$J#u4*Ly^h
zQ8QO{@^r`4Q6U@GSJTYf!b-QuSTz(ICoKPT?RUXc=MGq@(%a_Xr6cs-4@=EPPko6u
zivuzxtUtajfdXD>y1HvW*9SaiPlACz_|KpGPhSMTgX#`&sq!R1(Fm|OjA@zsOn2q}
zw;?g;@WYxz^B=>)n^ywenDqj5!-YQj`{0O1W+TjCG%JPEDlx_D_NQX{QT6@(`ro`b
z=c?@s7mjo3(J=0g^!HAdPsgeCvft<}q@PfaJbNoFJ^d-5c5_$$-PMal%M<VcyU+2(
zDr3Xxe4NNM^*dQxowzB!{7L6Gzu1$gBW>SCGiEgtWD&k2V9z@+)G%*e^bIQS=syq0
zY&)1fGhfHn&En)gz*d6pLADYb57z=&I+9=c<PLpJ3s)3YUj^0n(^)(ZZh0kDc^^4!
z9&%YdB@t~i1szH00HfgD>#_}dBa$N`BRmNctqK)e(M~{rWeJ9_r9R;^znKuDAX0cK
zhC-6VgPNtT0;mKGnm8J#?B{=oT(3a5)en^?d4_gpS>?$7PDLQh@fw+U;uZ3usg6oO
zo{JFh4wp>U{5fRC+BlvLbG;BAVCVZY7vvif4D$T3=3<;9^B0sr48#!bk_4Srt~5or
zJwHEYv~%X)=Z=~JH&PfGp*co8zj3eA@A9}AO`q-=AdQv2G(#~CzCaF(Wiw>z*a$qG
zkW8D>BHzk>aL)Al{LdnA*cBePuhKde#RUOr+VR2iyVL^s6ipT6=pUNa0KnYt@fS4y
z)sa%`C@u1ImTtHHfP6<k)g_eTwm@N=*sZnTylN?~TD}8*Sbk&N!iHUbqZYq)>|mq;
z+umF0nBWh7A&OUKUN|RCTB}^;4r154J7CHc2s5`9S~S3EaAQ+ts+-64-0ic|qvN$X
z`g=S)_nVaIz^+0W`9-GQ?_?fN>yC?MW_D#C&pOm7GP?DW!{*|Ia4LseZ@43i$My@H
z3C$dvsezz*D+Zu49U{q@uiAAJeB-{<W`^H=jdbI_Z(DfUXk@c_RHkxk#y-%GhtxKo
zp^X@5gxGUw3tFK-FC2ccWtDP#a0rTka-XXp#U|weV8D-;8_1vqn#Gny#C5!c{AY(_
zt7$PSbZ@no%;Mf#yzMN>uFZUmZJ=A03%XgJ&U?l?LPyhqC*b)+H{VnBi{Vmm=%a7A
zYW|<^O#3|V$<2WZNY-AV19Lxi;K(|fzLXBC^|hUytRrxgseqkijn5C*axDJS_<)(c
z&c#!UN1X3oC*vv9T6aButtqse4!d5CM)@mLLO9#umD|lRw`b8ZElpf{@5vMB60;~r
z+w6AC*e5E%53Rr1OIy!Zyf%~FLAm+X)wT3~es+%n%E~5tIoUTKi<mvM$A{Owa@CqX
zc07~mptq}al&1t6F{5EYfMEkOr&UxS-nEp}D@mV7qa~zXt}K37aUUp2sl;slTs^D`
z1!%l*naqhi{5Hf7yBw>6;qG0tGeJm!1^ZXy;JpxRRrmiz-CF>))$m)tP$-n*6!+q8
zMT<kRQlQWlmr|S%f;*&Wi(3f=3beQdP0--(?(QzZ{keJ0`QDjx-nsM5Idji@zxkM9
zGP5UP2FTv~pY>nsw{+*!#tttY40#2zm4VENc=MUrg$DHb;KcYC7rV;<L8J&I143@f
zJOw;JRX4%(#&YcQ3!c+ZZXk~pO^>-AQ7I`Q3-a{ki<%pnOhVZWL*&&%;J-l}iuDw9
zuQ^vYt4XManq8QQx1B*;JQlRuBCYdF#`8+fbnuRmZl?_6ewrkbQu(<ScPg}%t0yoR
zibVHK2_{-E+E{FN*%|p03StSzrO&sId)2Z%mp19Y99-)nx#$T(wRlw=(sMytd8Hh0
zHyZ~hd&Y&$i@E_$<*JUS821M;=-4z(ABKFWN5;;J{Y@{2Oe(tp1-7^DQMx4^#wzx2
z21Y3M2H9u75}@_<2o%S0x3~ep`Xd{u8Wg%HXEGa_>Qpj6j?-&LE@hu9C>>2FA?a<=
zbr9!8n#LzI1fh$Lhr49LrypVM!3$xSB+s@PcR`uk`RkyTZ)&;OJIR}6E51XqdHS}7
z%^?TbW67$%4L?f_mn2x-&y;@sg=Wja;vviFHF9>9Oef!sUTkD28{_w^QcB1ReKXMQ
zEK1p8smbZ5+nFc0WVqmw4!(7jnvS3@(F>poJ5$qt&n1Wu(rCcuvHYZ|>D(3=+mQ;M
z6KkIRrg>*IeCeG$e8-=<q?Zx}n*HV2P1WVB$v3`z*1SXCIXArvYPwBlkM64U1Fs2|
zJiz%h`X3r3D=WMsqn8iB#oeHWn8^xcx(H<xyIHq=GL8deuim9Kz1f`DugO$)Gh=YJ
zo55FlKNf*xtMkoO$}<HRrgx<gY18G@=tyypn#(CT3A}dhB)(2Gj#YmB#%C%oRqd%p
z!lEi8<FEM5Z4i4#x;-h7jD9)x;?cU=Z((`*0%fPE7~NSuRgu#A3(ee!;o*tTYH`4P
zR|Y4%T%E>@1mHBw<P8AP-4|2mYy46COlaRy1bz{anPB!?Nf?d-(**rb8}<G%`utZP
z|9wQNc+C69h*a{wMkM!cMPrm<?$j}W^)EEnPpIp2;eJK!4j|?~&P~Ri;s!`7Qf-sG
zm;Zy|seddr|GSU>ozPW_EZ(_4zh11K!D>a*v^Ep9bsE?MXkKp}$9=y#l8hEzK<An`
zO$h}(zxI$^rrL+39*6S4b`Q=|jx5IcY--`5R&osnOKQPSC5GMwI{E71WNBr!Z-X86
z?Zr~MlP)DUs^_OAYZTdz76qf|>(&eFu0yvL2fmDp8kC02;g@JQ*Q>5c(=CIBW?4>1
z-O$juae(<YH?q^WBbSCri-=~CTd-j||2?w|m5j*AV`#zd)YR*|d>a-DNcFT%FUZc7
zDG|WpLIJ$Nr(*Uk8@whE*zuS%`znI3_z6B#=v)vjGaxDS^Nph0@mHq>m|YK}<yDd4
zxA4?6%@MR3TR8BgU%@fNteK>GXCiMI5fVouEg;xwd#{14MV4mU2~&Tu^BCcYzI00-
zz!y#sPU!tbh)`WGfAVef0pNaH)=;jbCIa3?_3Z#gmt8X_VX+7M(xU5kidqeKZZe)p
z0I{E!_v@C~4BVdGQhMs^xbZeC$2hZwb9STM-g#-^o8$sF$BcC;uG<c0ubHB-x}Lfk
z!ne{~ZSuPFcg@UegXoe!`2Weh`<OEHkRP%hMZlel3@t~Tc!nGU9nW`}tHw1DNZcL2
z^SFh9nN!c3bUICib*yhEC`Z}wBf80_J8-;u=dA`Lb9MQdi9!43FgPD^#oHMBbIqHG
z_C?@n0j&ip(@c0re%2nql=%LnE7{vM2leaNM|iU}=q3&HWQwaLIe(LN<Ci~9rJ!d+
zQMobRl%te%9fR{?>uNQqi0Y~ymP#Tk_2Q7r_1$7I%1ZYa+NDfd*&HrN@=kZa(D6+4
zMn8$cLjdJ&w1|Pp!p~~f%~{#W0`||QPlWib)g$YyBj&jE7bAIyAe@xvPiNB@bhH{h
z!2hN9Wr@bCw)(JKE4s<XuBdpmU%W#od6==ao0FxeJ>PlQFrLS4@%f%Q_=TZbfn*j!
zMRf`q!Pq;r{U$|iw@aS>hIA@bu=k8xY0phJfL<QFW}?zzN=<ESNS2^Er;xH{!0Jsd
z-cCiAGo$V({#liQlWNe;%eQ?FJ3Qyav5-EQE=tU2WXzrBne~rO_C<F$8xQxs3LUWw
zIcBPo>g%W~GyjZrb^g_^v2kVJ7tSfDIb!sFu~w+~zO@>7SVIOc*}Kem(Rgz3NDq|R
zZa37-;)j}>pr+yDl=3bE556xiwO;_3l6Ej$Yz+;X_f4CMZ^yPiY}@5FHQ#F8Wat%i
z#qCjOD~o2m?aP*E!CY%tlsD>Nz;~0F8-5q7lWYv>w63lQo2m5H2I>lC9c_m9_HNaI
ziOp=q8gj>k8+C^E)YKbH>;)HIVoRXwKI@TS{*{^Q<}(4FWq5v`M#T@ioKUV3nTZ&C
zr1_>gAo$c`QxdqTWlYaykt2P4^awbwgKJpV`Joi-ztGScQT1HYS`E{}(S)s@hR}={
zmg<J7z&bk}OKi80Y;TUhZ_j%Ilr}bw$obuHx%siLJ&uOuP6h{(Q_bt@YA4`fHNSed
z`s!4pC%kDsIfpR*it*9)^-~zPo`Cb(Z~x84Z&NIo8MbqlqFCik*^JJ%^Gkdo;6NM4
z(kik0OV{Ko9LB5nW)vy{r1;?5DAa$TJqRr9CJ{fQYbUj(+~xyE*4WeC_?<t1Zawaw
zMI=pwu0gUN6kEVEH5oKW($sHZ!VUfD>{@ppKlF;s!Ah;)+_b$bj*__h<3s2-6f9qH
z?P;|}h2YLJSv0jjn}@j=n-nRL<TwzE4iF;g^($_tSyvaqcMR{Q4`l|o!S=I}8jse?
z+$7mYT?EH<QO;A<C>H3>{>r{IhRG;DC=1?{aKlnPp*!#F{)wZdZJUApz5G_%zGFXX
zqcnX&!QE_Ra<SY0XagV&g!%Gcs~(k{@6#!xqag9r4nCbX)v5_A_x&tED9=Egkg}6_
zZzs+QP}<Mf3O3F=Z=Gqw<H66}n7A|~&dp3>S^d6J)yNg2{ObVs4+f$y6SAv}u^omV
zlgZ~wbVqn}DHJ9QyU`!!Ub-blp-F5P4r#cV5+iqOy-UtF#$nS{)q%nVBAkDrxpQ@H
zgCY!i<>)#)pbZ>#X!wZduk9Xq!KL+ytioyj&2+LWm!by<VnDH(m+K?Rvvc*`Qa<fB
zsZv;DlEvP?Q&roQ<2%E2BPE{W5TLVT(2Ag(syu7c=lqz8Sj)s3?zBG9_o08GxtxCX
zewOn56MC<MRhl>>dOEMl8bN;cb((U*?eLo<;Y|YIc_b8B&19Rc`$IVLhhiWszIRAJ
z(RkreEW_6XYfaq(Rewbv&GnG^k>repGnm$eZTV**C4Q}6GbeTst>IR)`Xj?slmD%t
za&D7ZO!LWdz9sV0R0#j^IgqA(L?LeQ(igB*mr`oU)#|C1d>V5=qL8)Dj2#2I-owXj
zt8Y9GdpWX#NbQql0_qrrLp*EeA#U#<4S!pF&83W!kdUAXV3|Ib)-@{L*CHG?FJ2Ug
zU*x|sQhCYPphN+oa*=PbqeSa2qpVufBDa%aNib3WG=ds0Lc(l4)LoxmB?Ea-&N-Nj
z0dS^OJnl)mcq?ODGgs3CcqKqK5ZZVsDlBY~)!fdj_c62W_TyY=^dvk>^K3C_O)0Lb
z+@S5K5AQSjbi~d*>nhDpm<Fd?=*hWH^jgl9*z3viIz7Hv77ygh@U}n_@0b~E9;~CU
z$a<Ubb6l;bi#xAueM+F7JbEvT*@~$NMMa!)^$xai&wd4=V#g*!$!q;nCyz;d(fpyg
zH4(EGbsD+{M#BIu`3*I=)P#)z6UI{vhM$4((2q^yrYOuEH|k>+UMeK~u<RZkgrKqk
z<=Q7_Fr4TkpAKLCcn(=v9N_(p3d7D}3URho0r6(n%S8IT(pt$~ypoN91h-?|?YB-L
z3nnH*s5^uK>5C_bw}YI7b;^_M&((G`EC3lowNrl5?)j!hjH&*r_VjMRP$gn-b&@>s
z_kzJ0UkQC8+hv$*#$o;+lqX?V&13FZ5qhdNL>jaeiSW@r@tuKZTrPwbgM|LFP>Oqo
z%y{RhF^xv>3S@lsv5>F9CV$>|W<lQ5dM-o^DG4KVEb3gq&#>u-2b!c+3fAOmteWBO
zUYT+bH9l0=<<A?5Z1kINt8B%2<e>Fa3-BCLZxBSc4l22>&8tTnsW@ApS|$yp=ry9q
z4ZlWgi7puT*a#9CH@qSt_C=4<GsyOPW1`mqSzSKRiNu1{Ot||7x^oY(sb!132zi&c
z(}q#AiQn6$3P9c1jRI0V??Txn{g+R`W!J9OXRUvs0bq)2m?r~&Kv|~*k)TUp1mD<_
zE$#R50pn%@^<Q18j+)MXzN<h!ROC*n!$&mPf-S9}`{}P#&EHp17JPdFV^X_sjM1YG
zBx_qYo=JUJkNz@b!pjf!6aAjd?KZM=738ALc7~{qw~Qwh4$UldxLDyRq4VwXpdf!_
zG$B-}t4uRZ_CHVd>~{@4^IMF68X@qzmWtiE1<m4DS1EV%z1TfNcR&$wLNX-t@11K;
zK9X6ja`d8K(qEL2jY@c4GR)*)HbIs6*Qu5+%X)sUk8b8F_Bd0}*xY=3tPK#iw~#Ft
zr9AFEed3?pm)LLd{AHYSsG*Sliv(|a|1}g9P=-;}kq@S!Bdx>D0VLPIP`&@vNvY&Y
zRkIlTgGB6+sS(={3BL*Q*Lo*If*4~BQ~Ng0r?6NMKc!b~i&?Z0{)0HA70oK*g`o*|
z4Se~YaQ}kM-cc}OsW-qZ{O2S7_@RU2pOdC<7Hf-!W0$AgcYw&kfKd>wPDoTYrcl>W
zt}5%-02di!*H*hGvQ!kPB~!1dar|6bz&Onkay9gFvumB2$BsEYn~LSL<r5eCuE;ey
z^6~dIlNZwbx=qu}b$3QX^;wFf3CBw~^5~ymMXk0<t;9^_B0HNZEd1@(8oAVG@+Yh&
znSF8NZBP37Z#$o6$B~MgKI@sEhAQa3y+bK20m&j)rFUkicgTugq$%MzAF38yPi^Ev
z5-4;eSv+rRbq4&?5az|=_Htc_v&HJOBAzIrqmnCyp`WKIS2N5gQvDhE8VXPA5W%7=
z{e#2_Roj?2^2Dn&Xu9i?cRdnBZ0{r8k=2U&|5Y6v^1tDHA|FUCX#1<StyHT|t@rrr
zB2AZ%N8~!qAV6b`-y&jf$u^?#Hti=%q6CC0gi*O&iY_ED!+Z6(e-k{m9LHzn2{dVX
zaFmlm2a6W3&TGhOkMsYTPS37Hgl_0Z79UuB-YLzYbvIq7g5tBU!lo%a%0!`g3p3qb
z)pPL`Ns9+3(ab?_pMnx31bR$dP_gvmPUX63Kjs3F(1(_j^I@*E2aQsjI=sFa@3(kF
zAJ2_H$B1u3PUs5(dDm@I`|lHbs^T;-D-V`8c`6WAClZpL+c92isi(`g<&Afuci_x>
zjBybyT<Nah;<R}!eAL7~uQ~;(j&neiLnOh{<OYaxD>fNg;TWNZ@02ZdCo$2v_d-*K
zmsrW29;1e)>g+%Jc&6;o^xs-Oxs$Q(5nsZ_q;6d2r}2vE>N1nMexo6^?Qm-{w)pno
zldhUaN$Ky`T@i`}>!I3^lBd_XCF(i*mvf<ciSC}ol(R?8RlG!DdOQOwig#_UlQADp
zB?^5SrJBq3O?cjs-h4nwhh_T%XSe6ec-K<=A?N8DZa_)B2@!8gedb9KL7OL8GA+zz
zqHGYImU9<U3vLKjZ5rT#O%`v-Kr5RH?rp6XtaJB)KOvY(i<`zs>Qqx108mGoraeUF
z%<SLt+y?IoHO#6#-Kn9Ws`<J3f#%rcMv6>UkZLyq)iYYQud_WcUGGLued4OJIyG_R
zCqkZEpamAGfFm-De1S3?3Mr<#1fkFPNGbgAXgA`uy%O6Y^z_%k?s>aD0ntUfSGuF7
zhG2j_A&AzwC-6FX@SC(MO^hl=)Fj*WcXy!dr}29ObLoeq%N%zTh#1&Xa6p;TCFVJC
z%(I>@`HgLMZ6tkq>Hbw}^7r%pUL7UXL+JV4WVMmks6vs|TB6f)QjZ-ipN!>c4KTxW
zZ9>u_>J*WdCDi(f+UL$GWkjy!SC2z8<`$u=Y5fbs<d;ztr>IzejSXO9gCM_fV;|I+
zdIz|g8iMrOS=l&3JRp0U15SA!VHQ_E6Vx2=5}eRlD1R`kF7>S{k$#~37c2wN!kU%-
zP8`TiOmEAVjRKlc?V`fW->620P(noPe-t7-DCqY8(}Dkcm5HsZP#AYC@jmhHWtGu<
zLc-g#g$n(wHwp(sax7@1mm>M*D`|JJB>U97lauKox9>h^xQh&@Y!<z7>TpoDm}bW9
zfyzEn&$4?YM)FQo6{-VV11feQ`*tM8ngxSfZy!IXX7VwAT+Cc&PCeY57Jf73D5a9S
zSMAbx70MQ*)TH_*+LK7Xf(37=&MBf*4Y+WzRSrqLk!>0*>qkl_OPKcGPJ+|!Vo0V}
zo3gzNcRemsGm=Cya)Hv5O~1=H0uzY3<m97NpC3w*9tj$}UJkVxhk3z$H5A%)$1*@w
z@X16~OqZ3om;@$qmM8M_!80d-@q00-!CnT}$zu&)ah^e|XuPKdYvh6wkSwVsa2$u~
zrA3Uwr&daxp?0YAG#eqFpZKJkQNun>qmh0?%};q7w`5Kbsj1D-n6iPGpu<x<O$qUy
zzJDNxzyFaCZ7$8+epJbv)+pJb_DEWVGF_UyJ-m>9JAbG>2Ti!)$^dl9Cl4-WE+$?{
z#@HeqZhzE^g(bhAa(hr%l4PnbH>|Ik?XG=1dQVC;yN#I`JO#Zzew3rfMj3+zQNmb5
z1PGMgEPE=fQQaup(>^84ozAT}dhAF~9{I5b@bir&<P(Vy(JTfwhmTE^Zud7o%G9ky
zPcTKeu#vV6_8i}zT6O3N+ewNfqm@+UNzTRX)K)X<qwdOIXjpV8)3=g!)%Zr(n#2Xb
z$eS4qdppC)60!J9T5?Jy(D4xJC%bN2>i9BDJ(@%1c`xG!?uRU9xcr_IPRjv4p{5l|
zl?Xj}o9L|JX%;CVIis_5r2nNZVo&%>vDC{TRcSeQ-R=pDL&HbflgX|cK!Ismu{yqJ
z>-&WzljPHNKBveKT@N1lmQT_+;$)#F-`X1nJ%#||Sz6gNc9;Nfo8pDJ+{V7Jg`&{~
zp>M6G#b<n8%)(<_z+AWYl_w2*uMw9%)`j^d^G0%xr6NzyENa4DMi0!d>#f8I5GAOh
zk=UP{kloLP1!84_^UVwat`DhWk63YvTVc<8R!2=#d&D_=7^9{g4p+-0O-~-<Mbpgv
zp|<5bLEPz=+GaV$+;WMph~YtBX}smSX)4rLXFs3#9|!wMKuzbA3g)jP?^NDvJH?VE
zM8}7ElSN?N7<|VLj9Nh|7=iVshEJv+>8Rf3{4g?`Zg6{iAf&4cg&whn_VCjDU~%ga
zFHJT?(U3u_xV&K1iDSOC4CFxuO&V)p{Ftzdyn&h1P0Qg}@pZ9$!+0rsL+bil2$jv}
zOv_2$QlkV_)-Ult@jRKynnA9Y{2}#pqw?(WYihYOKB6;>;tyQrC4A@eNIThqsccv>
zU&Eu;eH2uy^@H7em``3+_Uv9i_8g5mL`~{~a)Gp5k)+O4Aq9N{&vGpsK?|u@P6HQu
z#VS_-6=oJu#qx{7QE4ey9twRp9PP(?{zV2}V0|P-q)0=dpDZ}X{=LZ_xu@%1hQ`K=
zpR?JKJ!eVbB%eQbwIG9oKVATe?@$17U0(9_HdlG9IP*HAUEy(O(hRqbg0tb&W=@?a
zx5z>KCZh{fuKEV7$Mgya1w&<rC)V#JS30JJ(;BW3YFTrU;xeP|_-!VjK(UbCSq#q2
z<WTmqsT}x;P=7WbR5sj=+vK%TcSVq0=oFjVb9J<GlHxGha<kvLC{r%H<{JV?H`pQ2
z>zw;+)qs{WscDpW?)QZ_=86YawF8fy>9tCZ9V8VJ`*h>=U`J&)st((smqvw>Fr1b|
zh)~YwgTLWHGnLUP#Vakn$+COYhBGCSqWwWxGTKGj^iFe(LWKxEP@}=}{Z0Or6&@$s
ziVJ}XB~z*tjyHWR&k?93QHz|rNG6xcI>eCni(C#iO9JW3_noyZ`=&8XEU*dSy%u2g
z?vUExH>!VEX3FH_Jd0--MmR0+6zNr$vJ?8s6eOk8wr$Tu<pZMH`;c*5?^Egw71Sb0
z>LgUb(IjGRo=M<?lce(NbpGu}pZTMEM6WwrS-w`chAhRx={`S(N@;JtSg42=e1380
zGHUt~Wy|(r{V0Ui7tJ`=mk)U2t&55G#F@|Ul|L}s&ht!I0jQ}^?ZNC^m+~r*<9+Rn
z5tool2kjFqz&sQI&R+CNY^zXP!<-1wAg*hu7g8=Vho|7gZ$8(&Vf`ZDV<FCt5z#mW
zD@0XQ#4;#K$y%deId^KWI3c}j^Bt<1>p0p!7|oqwan8x4ze+9}%QlyfsS726W2mvg
z?Jh>v>?CDmY)cXfQc3&(Z>b&slb{S?>v`%)O8kmb{3YG@)^l-`l<H7#m4y;g?NRD$
z-qhNLovT!{?K9;~yf@Y&Ul1WS_&t=pPoQ26^5m&ae@YaKcjm%=UNP7Psg`BiIg-r?
zVBw``mus%<2?pWprkjP&`N=RNMGM!`+4aX*$I6lqKdbxGdJ@ys3c&D|>^`^K&gH5y
zZc{P6@GET2Ouo4FPBmMCpQ8qyvVH3>`d&hk!??qxu_QZjb1kFY!Y-`KDYP+^MMR8@
zi4}F2F|VgtO_ToY3W>D=?Pr#E!ri^S?cDK5>@UNamBabgKBBz0bpbl)+qvG*57(*Z
z_ss)Np7N+o$NPW9u=C&fnW(|2^nVRTYN)|z_@e9|gVC|E-#=|_%4((bUdrC5Wrl+n
zCc)=LK7aSEuk~?cHM~>!A4Ej_S2s@o{Jj4vT4ErAyYAX%jaO1BRu9(L&@{#e$BdBl
zcWe`6nKH6`+9k&AU?nT4jDH#!ghMvxWw@+2dT(B0wjaQPXcUv7tVL8$L9G((qS(<*
zq}pPr-p0d{TIqbJ2sQk{Y{Pa#gT-J&aLU?8y?SG>7;ag5FVUsPwRP?BGU0VQXQ&BM
zG#lui#3r907aqxnD~R=KNPs&LNuT1p5{tIDb0wjnqBm)&R?!87QvSZD)<x-X4xNNr
z`&Bjf4A-Bd)n|=-1GxS|%ir*Bbgvn^u3T>=&vY2e1rf*viSuWwy<@rwIW#Kc_Yi}u
zgLPEkU-p(~mMzA?m9j9I=?&ED{EMxJ#bi(WL6Xj~jY9z6ZtyAEiR?pQ>|@db%3<*r
zTILN|g9@FJr;O}hXz?m7442Q7QF>|~6dV@7K7HuNx=zXKKBz;<1B+)ZabD~x#-RBb
z$bsILnNml&=WqK6;(ny~3+<(A0~_S>-Xuos9a8sC-mD4$1j?4u-o|&$Hds(~aqaJY
zA-KPQ9ILvB)>+r9H;ODcSdZh7<K<a}zjM78<SLZ9=(2A-ob0?<sL`wHcXoY6kzn_$
zp@BZ9Vk6V%;F0P&QghT|@{r&07#0bYXNp-iDvweVfy|;iNB7NBX$@!x`~ChLq=akI
z^{}WTZoe>f|EUDvVFxT+=;Y#Neg%bT_rBsf)P*R$A1lZFYFx2#n|l6Tc+gCZo*hY$
zT>=K~joQX7?HXpLu?&1kaE~2QWF#n!MBsgWe>Ov1x6&}5?kz*NPkoTEXpg-9F{|P$
zNe=OKV)ifHPM$k(Qd@T>9c#+SOmBWA@lnmy2=I5Gz;gWR#q@POh@$kHx!syH7f|di
z2^H|iF7Zq^a}ruPCpAb?;na1muF>pKVY>MOWimTwMg_m#51*tdhHYta;Yg_osj**u
zY(--~A<aH+d(4bfzYs1wQZpMq1#fsikR8f!QeP}bNExgi()?Y?38m-$xjLfXSD^tQ
zbr@JB7Y$GOL9wtQXx$^xO0++R9G4<q*|$QPg~JlrBJ>S*D;$H2hXwjGr3Ewv0zS0R
z`RFt^3?Q0mP(Gd?^B#}&;FR?rdIf&3kTT7HRes7=K&gFPt5r@ouSLv}l0M}^2aX&8
z>HT0&_lJF5qfS%C@c=?QpU|+n!ue(6{b>y;<l<{Yci;E>ZCNpyy1es-^Lvxfp?P@y
z{7K!$WbtaF-p4U_##`=8*aBy@z)xNGbhB9Atk0iX#cx!lzWM~3uDi1~g%d`Bem6Cp
zoL?F0#(KKVNinK{q-yz!0@u+5C77M=x??7#Gaw>hA|<HN!hpt6ybTDeIQG0+nI!y(
zfqAob7RZHBR}tqaW+<u`keP|XF}$4A0Opq6pw3wOR~r5zs5sOr$9VpD=>Yd;E9=+F
zCjzQ8OrJjCrY~Z%OP}eBoacwafUi^$C+X1S`L*bywT2kU8;EX=-9euBN1-faAUY$z
zv9BI+kzFB5L5~ggql#-HfUGUq=7slYs1I<_Z>GimJpJk}CwehtY~k(V-q`fFm*(+K
z#K7=!Z2E>*wruZFNy+0;1gY5oF0-$fK78nGO5jUfbQ|-SpUaXV(_uc%8~JUC=5y9N
z)Z7{EsXKx&D!R5%L)2BAT%_WPyY0+;r{@jcw!AAHtZh2QVF}K7s*tpngYwRr6+-8d
zxuv>bFcWP3Y15CR!o?3tYv?&flAb?*OXJKDa5s-gX_vL00L=8=2X#einyYF;SQox3
zy<nM-_g>Y+l3Q8P)62S6)M`BG{#F9#6cKkjk1}3svkbX8w4c^7e*0GRuy9j38v{dD
z4644^;LH8@#cKL|U{R&U1dP$r!x*RhEUPIDiGMg*_Dv)OmE0!H#9PpS8cBEdCak^U
zfqsc*%B;#3Rfl|ehQWAM%5NIkzQl?^%0^j5AYo}L@M<E1BEx=fr`>NUG1K~i97l3G
zYM;efQt4xsr?t+?*Y#3N=TWoUCQL62)$_I54)yZ!cE?TQ#Wkq#Ey!+2A^(`9o}V!8
zFjF+fPVxf{tCyB~{v<zSFge=1wsI^FhV#YI!F1~pUzv*CP8T!DDx8dxxep4n4AayS
z&x2H7-19%0jbZC@8lUl+$xR9CA8t$urz>iye|^X6?tsLR>+*nLNULaR8^F)s84@IC
z&mF;&^?oev2^foAM(uKXXHV#o{xqimybd1{>c%{E(y;Wp)1e*;Mq*7#13pgWmQUz-
zMCxipT2Q8E%Ua)T4D%Iv$8Jg!+BGGcf<v2!Pe|<-Pv>h;s9h;h80-N<f1-pB1UqDZ
z-%weNIqdwjs+U#{FMR-u0wcp$PYda1(=q2nckYk6n5$)%>7}(zO-(~|sN8L>Mpoi>
zBW<`;NO>_U6q8Lt5Q&-xgFy&1i9>rak26&4r##;XBADzBzQ!Ir*Q=p(>GCbk#JjfW
z(90m0_&mu^&I!EAEzNFnVj@w;Sqhcs5-RzP-nTK$ARAf&qa)e>g#6)?w75FSHXhJ#
z;}VyYz=#)f3Uk5eM?*99mN<N$KISjG+B`6xX5`*{^BA$snziFoT_+W{lWKLDEevQJ
z8(ZA6GG1rl5T`04QAVmF`=SzF{u}LWg4i@V&sOx2{(5xP2tbva+U2__b2^*%zViE~
z?c%4FbtnAbnA#yMXZ>nwZa|aN#9=giutTulS*jniqCG^R0|L=XVBNv3mK#=Z!aY2@
z=Y9P0Vex$Q;Yxy<dvf#IJx6U#7Q?7hWPm(?F;$g4Tm;v5D<mgSO>K>a=4D{lLeMjb
zq9*b&KMMbnIcVgb%i@eNtkTHz&~kz?f{NApdExi4ofeLPd)cLxk%n(D!};6g`xugA
zxhbCW0ujkU_V>XWwTz0Myj3|uBset2QM6yRu;JFzqk2me5#k6%XJ=8UH`Jck*udmw
zoLSzLX<mhcBMtq1l@v#c#faMu<HS98$u0x#z4odv1L0mMFEb1Rh__<D1x}}>q>9d;
zDMvgB5^sY%a%s$i`MYoLwTVk|%C;W@WaG~^N%hKXc>#aC7}}O?kmT8`cY}@w8<73C
zRcAK-l{arI)wY!TsSmNgKzdn{R$bMM>xL6Q^w^d;!^RvDR4aG=;Rt0nqw9<QNE4mM
zfvQEVO{O1Vv_wYE))uuz=R96$8(vo*g5O-HySwHBsE5Dt!g09)X_*JP^!9y7?j%bC
zCTx}?sVEXBE>O({sy-f7qWv~^Ud{8KE|xW`p)ATE4V9<~s#L@JlRv-EF0p1XZ9Ob%
z9vH5lP2Q!f^|U^NJZSAG@n6|9Xn6Jjc+d!NOMM_m{Do$S>KRlJcTUHfk4fr5S+m%-
z*UYX&%pSNh>hJ#fNU7v6p6kj8j?!_Wtp9(Rn*VRCPK=Si&}^1(cmk+Uy*I;up=D(>
zos|X4{_~+y`}tHwi!;|Z(|qS3$pdG*G4I;N%R!l?W6I&hGwte&!zg4%5Y*VK*|@f;
zz5#NbQtB|2vGOL6d?CtPHP9n##fcQpqf>1KNZqeD=}4pR`~5tPMh(O_x0qx(ll{C%
zp9oiy>6CD(G+*`FAHd#0NVMZgy!Seaocx2CLHFlX>xTD5NVIpLtEB0y42{qCcd`w)
zb%zp4Vh<iDQ~Nb7>rjQiYxb<2>i~V<;Nsy(S3@?RON)%y=lJxxF7Gb;>4<ynlIzMx
znq{IT_~yX-@5Fsv=IAVV92mtfGV-OSf6v`Zk8C29qpjQ@pkMf4cf}2ZY`)(gXRSw>
zUvoD@(3VJvs0HMt3FJ%lv`1jkimlT!FHdHgYskd}=S^o#2NEm8F-VgvKWgIW<i6dY
zcX4e4HD5rRS1_%}&mYSQgNp(6kTRRRIeQ8j_og($*+acAWy$oeQD1R3E+j;%*62{n
zQ$OC{9f^B_dvjKqvv^pecq9RjYGU3^j;kH%qV9A68r=~%FVnC_!vrrP&HpU}%&__b
zBqX&ijv3#x;{*VA67AN5LJ%Tk)v<P$i^}bXu4b^rlwjQO59ofwJopuXSJK{jmp6Yi
zH(F~aOQ8=;NzKvlpKcA(QYal@!EjFb%U2UrO&mTogh$Ss*}6+Vqj8^EYqHF3AE>Z2
z1mZ(Md52vZNRKsID|*(qK1onY>DELDa|5{*PC5@82FCUvTCM_dK}BsgaujHv&9RNo
zQm0R>lUDup<fcm9x$*5v&(rwfJyW+ov~zBfh&Vntc8WW>*46u-$kd!QuR9@hG<XkD
z9!I1Atltbz&5Fi8wW$i|<=Vsz<l@XW^=gN=z37q+36QpbGkJJUQ%KSNK?Mxr;`E$6
zSJ!oF$sjWxK-(^0mhOI1er&jSv<cwI4V$SD>=s5r4-askzSn9RJuhuuT@G16(q+`S
z^H7In%cPUKsN~v}6uY|6T|#s|ofNi;D@(<s+ZyhXRGMDqeeoJMHSu<L^{+oPzvF8s
z@s?2*y^+zBYUZbPn6H_uxi?r>mu&o?iCU05gYCdJLj5*hQ2HTkT!pWf<PVe9ui)A&
z66^uWj92GCLe<IA3#j73ZF*Q}_FQD-chgn2T2H=;k}q1k3J?$4AChwH_+u#h3YKl^
zLwCrrTcHT9KljIpztAenc(>D8GM3&I_NfvpVku)<VLf9`wLhAAgrmso`#P2@rE`x^
zU;plxrCuma$|yv|pB(aAHl==Ay}H_E;le9hmpLP34GtePQ=)$|evVJ?ue{|2#{uO+
z_C^`Cn^-i8tM%BQzW(LDYYe~V2KhTbC()IlLYH<T;D$}|2tRySJ&G^ft!K>*E0lq<
zWd!u|9I$GWI@FQ$Tmy%EK7TCpp?0s?f?m(m84Bs0-DmE)O2{yJ#RI9a5H(4uvn6wD
z07{lRfyyM#?Mf;^So~EjE#61YbrUPM1``>rgZ@Z>z6OH9ZVYPUwa!vK%G_m)S4H2r
zuhnU&6^al8`~J~*DDy6!Emjh_f7J!qcS7%b_MF@bKZJMdiIYA-ga^xsbO}AlsED`}
z|JtBc8SJtl<EYE2`b0cIX-=*>AP|GLc7HDH=vR%|2`YCVfU;uiaoHIzqm-t=E$_?p
zV$<EJ>B~!3Z>Qz<OW&lKd_Ui$iUje^j~kznhI9PU?u|6+k(!l|-jdZ{i%N7unIPBA
zKDnn8y)<O996P?c&B4NDxO??jaMwb8fQDzztbeI;%|uo-`#?dULYfC>dvN;T_;PsG
z=si1VB@IMuHnU%uyOb~T%So}IBaCvCIFRSF<ouTO59hhG@ss<5W@0glY!fhz*(r)8
znK_QID%IC0?5lBJl*#$HM000bhPkQvu{=eegirz+jotk!ZBX$p;7&W-G5foccV4Jk
zi7D-kGG(jMGYp{vov&CcQJ>F6!FW*SS|kp6{q%PxIJ~NHJZt<}n9)y13B30HWEz$C
z*q@}<vKR;*z98MoS;Vf$r!GCldvm3VFEinTUm;qIXc)B#gD`XXo(~GU51x;Wex01H
z%eQ}@uCB=_P=-IKOn=#S?h)=c#npuytp|ABusy&{Wk)7I{O(tVf7mO)ZJMp_oTTwl
zIXt}-IMS8-C;sb#HnLH^g;l<lk=7>lLR^M+ey_%d{W33!AY__?{#}KgUfUK`mX}om
zr}mth(`@KObO&(_nrnv8ahrgW^PlSgD%RxAxsV<9ST7<&o}V}`q8p-q9a;S1VEp`R
zCBk#lX!#Mx_~c#|U+-eidY}H)v`Cr(<3uU%mfa^3Kx{=z&5Ng9n28}IvWv#3SK)1w
z?jnF?#&(5PuI`xov{<w3sY6tJI?S1InmtyyVa({Y*mUB>^z5*c#^}MLq@3;&EiiyR
zA$d%TDq?jqsQTqID$@H72EkYi<_zBJ8l{ut&@w(@nn_f@N5AdYT142INKMR2=`rsY
zK~$$~DDM`h)GsG=Jq@$$dzIX=igcUxX#3$eKqkV2Kl$Y*NSQ?2&AuSAlvJjHmKR|x
zs2Up3tk>A+c_ca?e9fQ!c8oMg-z|?`WBZ4!%Vt!Og_A(eA-Mk8c~QM)(yHAf!yfhG
zWLWid^{ZC<e)?RJZswj!x)mCikNBCM>?mw+NZu7-{B-=}i*^)Tbu80(qExufZ9lRG
zGG<ie&s2*yETNOzA77h*b9}60OaF2L_QLfcO&CBn_G~-Ii#dbpBa!m;hOTle6=sa2
zt_CT!fi(UsLa*2uz+Ge_ojcg~hB2DGB1qpN3J+7&0M8!#GpPmp6#N`Sy9jpR-XA#5
zYpj|THuTe;dq}4X289xFVH1$u;&(c!4yjNmVb-#_Ke8a-oG$3gWUiSJ??FN04MO%a
z@2l{DR<Q$dmgxO2hTow{WS3s|8%-VN2i^KwMXZ^<UIp^}hTka$soMGFm<a@_(NqPg
z9UEVe*6Z7I((ztJUliZH1o}QCI~6-tXBh~mDgRV1hRY@QFFiv;^R)DtRw?q@qv^Nf
zhr0iTMrN1#BR<*x_2}iCe@^LCk|jw{QTrD6W@4|&%obuP0%UX(nef`^&xq|3|D+qh
zi)lPrJ^D9rRCDfANn*Cm%aB2;M8<Q;O7SiMPT^(>fT4q)vywYmhnOpFcve$&1d`qq
z>|JeT-kf-bo|pj-RHE3E`82ar;%8TCus=;bXFNYxG|1F9EvD;aEL8uiP)m@;oYulo
z0F4gqkCY8m1=?S%$ooq#QDN%r8SKt2!ggK~q8jvUSz_De7jlO?J?rbHNlXTq?m7bS
zz=SNzQiCN6>3@g5jFEIvWp}U-bWXyi>~h@$$hOV(j@&B(3K35>nXO6Mj6i8Lg?h%9
zeN}iX>myT2q`VkOhTS%6%fyPFdGNfnH4xd}`?q`a`0u~3sU}KNJkcYNm!jpMTygCd
zu`61d-A%srN6hmacYN8Bj_^DH_V-dzN}VWaXT@>klmO<vVn0=%3~qm0smIMR8K`+7
zzxi^JX&u{{=9~OTL{*kox6!Br$xz!GVO2M025ZI`O)zE%9>V&K1&x!04k6lQX+VT|
zUjxmpO5{Z&r{mPpAzRFmwiI${zSAR?gC+cVUy0ahfP+m2oUS=SL=`T%sDRRM5eVR!
zdVzkcm;SZ{y^E+Uo-QjXHrIj4l)KTQ&HIF_54CnjW@r^?PtiVe6|{W9`1%_S^~IG$
z`d;8)G^L{m_mQSxR6?|DDA6pdCUf8H->bROT)aw^|1&^s+W4we8FVAYPx2R9T@gwp
z{CMHKuxiu!LtDw?XDF$*94dMFfApLF+Z`&j-)nI){D6YDkzQP-`%(S#5m()XF&c)9
zM>3>x=5MbL29=3#BXv;V`7jBRou2YYxBeAWHNugQgZPj@<9-(6`df|}N4@`R)Fxkx
zU^q*iteltNV2xbYo2m!rYiGDDM;9P?#80*m0Cj#ydm`-7L+`zn!Wc%RiSEr}rPRA(
z8I|$WsOluF%(obYKE;>u{mCe%gYZeJQi#X1ifYs1v0#=JBMX7+f~TSb^rTDmO|SkY
zHwRwRd4}D)X3g)_vlW-HWj|zt@`v+GdoelL)2YI<!{qBGl0SXUp~Yibxh$bmHyv}3
zdg;7+j8C)w{kW95uCcK(l+ot&3Nze7&xzD=LBEdW63tat>&bN}9|YZkw&XIwO!;I{
zkw>SUl66jktWUz2wkW}C*MK}#>2N6tTqyqx!2N=<_D6kb+eQf53kW-QU`EI}sWb?@
zZ}bS>Adb>4zCFAqvH#!e^~K1h#De~nW-R-7yDLzhVlHJ)gT8)SjN^7&a@UAAtxaty
zRz1FYyNc$?WoD6yeZ5n{BLhtS3uc!`?11f+P5)^(#{$LBQ$kSYO%gyDXir@hCQ^p)
z<ub0_G*wb2T&z;<9;_MRwZWzrN7S|YY_;XCv6#KBezP<_$17uOmCaj35*>gOE&sgD
zc9}OpK;T=Rcc<kZwZ>7VUH+n};$|zDIAgY^@Qg@M!HGa+AjdT(sUqu|*>DQB-87Dx
zcbDeG?`Pko!gDl89OvssH}Qg5@XF~_3jXYa(;q!+p`=O60KbS^n_z@i(X5I$iehZg
zSd}QrUR?oEoyW$;E0S-;3?Tb5u400%Gr!i2B>V<ipOr3;e7DHCfm+rfAWXH4pQFw)
zewGGY&K?|X)+A-wF?}g9PqI=_$^OIDzCgnD7`*zRZUTrsm?6%tmOC33?!^=ca>DIp
z=Hk=BV6i;m&?=&t*Y$b&7g~qOt4|Z92N$FhY-1qUcei4wf?VFI9TRZZZNC9C42_h}
zCHwe=p=XDmOx+1g-Ks!q70Rz?qM-3<4b^D@Tm1SGI_<3+r5ubYxY-1(dxGea#j{TY
zn9b^r&YPHo2vt-g!ffNwdOeb8yNa+`AZVVQ`n4z44FrX`yIW%tHj^~K#8y|*kp;SW
zr^;-~Ui{XZ+T#d7Zo|Xv^4TNol~X9xUv>qhQ8+V%>$M+^8Qa#!6uU}Qk=vG@Ums3>
z+&Jl%3i-7jMF@5Gsm?6A_Fbj_jxsxMrMo{gN_Q}Ak%xajeL1%xKt)C8<810G48kiT
z4F+VBng3defj5_2o4}3<<^UeI)#(K@3&tX)z&CxPJq4woLgMqSX`>>Na-^5}2dULe
z)zgMgZ9Ew|q$v)UUQSvxAfNu4+f45>u|4UEwVoF0=-u+puul-9Tj)~lrIH4uO<ri>
z?WYocTWf5ZayW)H${qk|4c$JdFymM{DW*&W-nGaaJ6<HQ2f6RSHW3+9&p!PY;|B3=
zaJr15X(Ans-|C@NE1Xm94&tmptzZo%3aAenzJLOa4hFkP;Ad}U%+ghw9@?m4g7gAF
zKBygh1|DPM;{J$=?aTIJhq})LnN^V@(7tzL_8w2BUQl9kdyh65v3xcse0LTxGcMAM
zZ*q;Hb@JHgTw>S{C{*_`?Hl6k_`VZa!^;Jf<=n=GTJAJGn}S0nj!_qugPQ6XS<w${
zP`ejz(yEW#ycHRHF?g`G_c$*Do=lhV;!kkr;hMqVS%avjP^)o$eVZ-(TXu=IR7H5%
zW)qcZ#_nyreH5+Pa7(z}SDiY%SF$Nl0q5y2&CMFjK!0(%0oST!xvIBgof+Nfde`A@
zkA%o5pO9#~Kf71dxn0RN0J2=z5y|oUh?lQ>VfZcLMo~rh8$4b#<$!*N|8E7%%KN?h
zH+!54)MfkmH_W3)_x|kP5ZbFV7a)Q?Y8FG6ZWhR}K*GAc+(~OFSLic5{iDrD$Cb}|
z?4IkszG;Kl9npC0U9a8yL<Sm2Tm9l!a$-C!)w`x{RLz6qTz_?)$YeY7ejO=waIXbf
zdVNXlT_k!NS(j}t)YUg1U>+az`bBV*otuUN-ScIA2wJLt#~`MVa0IpPdtBhVBQ7EI
z&jN&0!=!A-gHu;GLHW3>o1o!GoVqnYGp@<vl6^f->VViZ3C?;&#<TlkPnK7NvID$K
z!L@i@IUANIuAW_n%VB;W3QPcJ>88U5^|5}Jf~~ZWL+2=vK~!LpCI;DQFYQ+!;^<;8
zNux2IjoJy|;i@1Pq8hc34K01C+l3d0EyTWLhRCL(+E?@vGt%Ibya67rMX1V5(&{WJ
zB$Fuho{>LU(=~n~j~j$8Es<-P1nEEFR-PzBQ9y1VYeZq`dTpp1-Gs1u@dFS9$`9I2
zl@?`-5sS8@K^H?Smwdd$5*(SvF%iiOyeJ+dhI`3Y#$^2Q?7M|$k@Dbtva(a;CL$pH
zs!2#jAG>P6@74pSdC<}vEwTC04idRje~fECcF-T4w?{%4IoMHusHIB(R`E_pSD4<%
zCNw0@ogD<1+p?<ej<(FRVBV-Kt;S<gNcB%8BB&12g&Wsk>=<UExvn`0w1PL*027oL
zTR%L=(*}t%28sWMjnCvNk%834OE3K2F12d}9`PM9SUQ*K1mu5}Oz=Xp9KoO0{g_o>
z-2Bw!*_%}5+}wR5M^p=fIrHP1p154s8@W&48DB$;V-QiTrC$8TqdZ4^WxwIJym>^%
zG)6moQ3NhedYC*o6G~(pTm+{AIoVu)d^)sHYaA`LsG0b4YMnrNMCMs+EkP<o8{`v2
z@cMS@C}kzBp&x)%JK;7cbF58M!c)58p1Nc6TzP^kFfCL_2xEfQRZfDX%=JfBJvToV
zz*9HV-j>(l@P0bf?0r*EkK~{BBJZJw>I{N~l@mZ_Jf6#IL7l$02_=-yJ1W?F9CSyb
z5pySyVANWVtqLoJKHtLJ)oGWM0YGvHQT|-?wVP&T<HCW^r@yh<S8_hm?rqA;`0Ou@
zIM~<>NrZBmhgsAd`K@@#FS_xF5ml<K#6(sp;VozcIjLgkKlJnpuGx<IrmpjHa~GF)
zcUYRn4|6<HXI(Hz-aebRV-!&N@@g0@J`J=Q{bjwKB7iBZHzpdu)y~`NjwZo~>S_TY
zUSmW>jj*x|*mFRk6z$ZdRd&3KzXZCiUVNY1JKEyb_l!>uQZxA2Br!+eJR~SLukK17
zu`ue#TMSUxJYcFh<^83?+i~U8`piXhl0<bcG=>0;B@TyHn<CU*7bO(-j*a!*4jiWP
zDqP}f<d0C9C<b66hu=OOX!z;&>A_XCY2<>FM?@8mf`csLh=5A}Nl8ggF()RGJY&Qk
zxwe0iI|P+E=Jx)ZPu%=EIv@hIG5<&A7&z>+fns7Oy8NRx%H;1OdH?aqzx7BND3R*f
zegE(HW&TCa{qN99P$rF&xpiZrz3SJX&@H4)tmj6wa-XDk=1~($)iTd^q{aB<;)3sy
zsvDc<W!7;!Q(5gzqJ=Z;>6&X#lI&|hi9dA;^QB=#1BZS!|3!UTY$DTr$Hu*=aJt7J
z>izOf(5%&6L`cHB$k>bE>D*Tz%3<HM;E3}246i(hzG^Buu}&bNjYIGjp=MIoew$Xj
z<59JL>eAF-Xkit*T<4n~;>C)qho%i1J$8oG5lD>P*VA7S>gJAdUYabY>s8;$V<yAr
zJ#j1`)(%yh;gTl4&kK<@s#+L3)lH;9N*?u1nV;f+Yzu630(($A57p(9*Qb5ldSw@9
z_d`F&tF&tF$!^2~jz8of9jJd8iiM@UAB8>0EU7b1Rn27;FR9c%p6XC0%&xOw1djc)
zyLP?!_XOgtI|HHJt;tkUJ{8Z)J1L5m0e1cSu0%(vVV={&-ghe_|IQf^%o$fPUjyUq
z&n*Y};W%g8rsn;@^sy{DH8fP?D!hA_k6FM-tE<vJBqg$rf}oDjfzR`(R}20;lu15{
z{e>pTVZb_D*1Eu5a}9JZedcaNC)Rf6m8sHjs+?^_hZw#xa}n?=AFUxkACi#3s(=l;
zYE@On;Kt(GPM?;#I=k|&_1s8osJt$t6W1O`mOOm9U3%QLf{z`X_q2ry%n1*KoSg++
zsyIA~ujfk60A0E18yLO`ABtb6$&a7{N=s$GTZLZ(2a2vlPs1T<KwJ)!F^6{{bCgj}
zUg>yo&21~7?7Y5z_MO#$#m(UX3lP^rgWq4jkC5vKrOm3Lt-o|#LMZ8HW9cYj#Hm=A
zV22~L*}oHKY^#s0G^NUmOdb%|rf#+{yE?iQ|4LBc3er>+r+iV}{5KzOC8aMhVYBJ#
z?#3HjCg^9hn(nL8P**>BuA$R5rT*<>>fV@Yd@svas;`(UFN~&6+p*h#1V#n-^IrFA
zuhbZ>e#oOUBgwWeMgcM$K$Z6DRMw`%e7h;pD}49J53ht1gt*8pSYl^YFrNJI@0s-u
zz?U5vvl~LyK1Kj8q$N8{@y&>@Yr3dA4`a$aa|fSJ<>v!*b;@S$Vc{9#^H&Z8q9M#a
z@ljt20dpR?o-47~YE~<*rET?`_yy1S8G2;=7Obhruw<?V2u;1#5H1nASKfNbtKhSH
zocEp$;Hk_FPuc&(_<$Dk69VX8UUO%){;~6{4=FA+J|-W5rJ+YK;t~mDFRbW6v^Dmi
zyVsJj@k_fG&8rqW2AkCInke4$bUp^s#kpNWrQDA9;nwPf*)L661CxI83C7Lb_(s5O
zQ!SRc_u0le9wIg1P2>6Q`XzE_3x*Zq98o7N1|~K58-na2XQ2*WuBMra3A?&WQ<p<W
z{A^o8hXz?GuJP%)`a~^6eJw$+SK>4t?;gS1Th=?Xc5}<gH{SFQ*?X_wqD-C;(Xv0i
zuEHbzuXmq3)lHC8>lk>$Y`?iVhr=N7E-LCp#~#1!qu_~6l=hs~Q{F*%y|NzjyVD3r
zwV!i*fAIZh$i^0;;eX!|smV8n0&iTLKGrZ)jG@>Y``Zs5M^d0w4WIrF>e8|zyDO4i
zEjLG5*bm3*IyDBa(f%vT1xg~)#OW9UQ5n8#PyNYz^J1^qca^DE?KN-tpcfnz?v-ss
zXn9)oB@J&$S%{Pcdxn!o-)Gwvlx9xv*pItx*%a*1Q%rAPi<H4$(-$)>n9VLI=!_|_
zhU)-_5H8uwEKWk)btktwqPM2s`8Q7Xf0jTeT8k)UCq=SVF#%#2{sZ~0fn7`bXs%~a
zx636y_pw8s3w#>YNtR0Gh_O8+t593W27514aZ!RQ3AY7{+gg!f{x+!9==LV%wd4Nw
zbw=#kpq4`2iDtIQ1AHjkI(4zJQZ&;GvYNq77X9;;5~CF>4JC#Y?UZ$Nf!5l!ls44v
zRyzGEg2_nLL3rJf?><e5-bmP~hw^O;&*ucn=+5%ju`F5Nih-z=H0!PZP$$=0PS)}J
zBVSaLz=&6Wd)R*4pl7LC-Yff5-Lx;IQ)hJhv|TfNgR4?Cw%<PuzZU}N48Kt)Bo&z|
z^Te+l%x>CQR*h7vheel?P~pYB5y<Ig36W9bUXIcW)y@3oUJS+lpgu21`VFAM^D6H;
zKRS$F%ydtl@m#tU6GH=>nO8H8yr>Y$JIp@3roSk#r>4uAF`B6f3!NOi*S!<YtlEB*
z9aC*Rt@~Ww)hua~+@&@ofB<7&*0aa1Pr%SubJE_c@!H@D+k7&2TIPK5ih@SJ_h)qh
zqa`iWo4&57wUF{@X>7io^BcmWgZptrMsBK}hcq@-%YlSMe_>61^2IpHLF=4r1J-K4
zMJ-Y$WVpR7Q1ECTcXi;4k7?=}<ejOfl4{gsxDILIPNH80T!+ba#R`8bdivAW&{Mq#
z$(X^tta+iZGpgc9)O)5J{^V6qEoR1nTv<wSelyZ_Pn6#DPqrP!>)6@On#-JU{<-Jq
zaJ45|JmtoGr=jKOL*7M=rPG<~k8k=S?FB(VS>{ooWfQXT%xEtFZvt-ie7IntH-B%c
zyx-wcd(gRVMm?BVK8!_`00)!;kklL*%nXC`U(56GN~ssOmh=Op+S(+q$RnET-9jf@
zR9=QV<;P(uJNYF<{3t0w!BERmvV$E_HY&5T<|65^emT3x*S6d3sUHv?$&eR&&UT~1
z<p!E>sgk+l3d)+Bu$~<n7_x`JIh)w`JZdhr>|9BVm%BmU`NF3IzpIzo79+xcUVO5E
zt!y)XzDY;*bC@A(HqBk6Kivf|{6FlyXH-<nwl>@df=W<9auyJjq~sh_auOsrK}2Gc
zb8ZF6NkDRvoM|$Wk(_gEa?YvAsePBa_c?p-bMJlcc)xMSxo3Rm2V+pxYgMgTHEULy
z&okF-=U@W-S<ohf{YG6AYyZ7M1D^}V#3!Wak*Z>Fx{Bb~2RqQW;<w2eqxW_F&Fxw5
zeKUmPM4H$dF^#*px2E656M0zqIbY6uhP$V@$ms2)PS&H^%z_P);MuU8DN_==Hqsg+
z+?VsHo`RzDp|6~1yq*JdC+tkmRghB6@(^HErnt_Xb^^-}z?LfO_q$q@z)pqCSN<%r
zY?}Gf{iSRjy^I~(IMO?7lnnVhA{!*p@2|i{0IppM*<4gnQc<e=Xh-@<pL*?=Mqy`0
zT>0tul4$QyU=PQSr`%PkqTuME8F-H);jISU5mTq(LZigOPj)D#vEC|q02b=nwDpc^
z!1x6+3}(Jir@7V4okZn1P#<Q*_D!%oCQZNMDc73yCNC=fM)geqoQbw?=i=y1b3psF
z-<lv*Q=_reA%?6nd~0P@FssMC+ncCuIGHpxhiwgmu4*^xLN(ZSert!jna_SaV0nmh
zD*`*QCY(NaP?gc&(`}DvLTz~}+ymj|6}Xh*xX9|S#=ap$qJSr3WMFRTik;6cg^^JF
zr1WlS$tTnsX&98OE(pyhuDTaPbK_SiPaMp%<_;YBLjza24mk5H5WC247L}^f3*k*F
z+L<%f15|go5+Z4RXgwjmsR5YMoh;w}2XS_QrvAj)DZ&Q9f5X`=2@pu_C;HRVpC(^C
z%l$luu+RbE`oGwKHupRmmR}ct2UYwBzb#cY^#=lE?>o-`lB4(k>_5S~Cje43ynP}0
z0?^xw$6I@RXYBuwwOUY>&LzxU2whelZrD260+3fzgSG%)U1lQSgITG2!7^Lenc2<d
zdoxwWIATg?noz1R_2c`_Td#ffJ~<>wWT=hmaV1d>?_|VHt`e%@;scniq6}(K_{R_7
z1?Os!#1e7O>T8F9<J22`CZk@Tsp1+0605K4edquJrS{w(@r55KiW`Gcg9hV33~3yO
zK)dx417RH5|K&4(`c+ATuss5_lV=+MG^e(Q?@YtqZ#OIngJNiJ8E7Qabo>Gy+-+22
z<i3iJ_80yIR@i_&l1y`^dsF;{sYf1!np3FC8?|&|GQOrzL(3N*no<?>Gk6Wrpcp><
z?XNcc(T@MTKNrev0F_P`+AMqw1Vui2Jw9u{Z}bmYy<l5OGq>^uT~9|L#$i1GvaDBH
z8TsNxH5-EMVqY91i?i}O2x~YU*rMnHr6qp{g^brXlQiEEBWil+t+<XMeQ0_A?A(su
z;cH#et1m72dDgh({kT$yyq8jn4P*pu=n9<vxe2NH@jMM@hKY<w&+njfrthFDhtNMK
zs}l(q-)SZlUnf#drBox{#n3gkheoke-FzwX$%^m(w?4?|I%Qe1<7u)mfVJn?&^;mo
zZkB*u`cfJ6Ps#GVQt6`1H5_q~^Lxc>6R0YMoczZ0#_C;&?3+<UI!aX=iC>n4jxc_d
zl>~qdu!b|B0{~8fE*_9=@DJ%<vVP-myq8`iS@Lq}Ntey7OgY;JOif0J(bum0p7*d$
zEs}j~MO>v$q0aLS`@MW>*XY6sjqjkd9m>C@8qRiHYq?K`)k!B-&?gw5ee&edT0ZR8
ze+}-5z9+%KT+RD{FF~IwC;$}>kXH4h02^VGp@ww;&>7wf#9%T0E&UX_PYe|04#)#5
zD0ruwB$qEj^(G1PCb{6m-Tr|AiXr#8StsEucKOKfAW`6$>HY6-8~;{X0Z<xbE+x`H
zsf!FGeYLK9uq~nBA{NK>)d|((7+*V@92FO+y<K7DH;Hujdr5vt1XK(N^edtAL!gUl
ze!euu2mI=&iCLie3oFqpV;mpxAhzgNM1{_vH4MrRSHUPd^fT9M?}6Si`PEsfzjf9h
zlI2I(V)oYf1vUNrX8!0JMe-O6zf}(XV|{<F{IDa3*7(KBVGuRVha^cN%3z`QClR~I
z!?nFL!(c|F7v=erxu5#=E5QUL>OZ9Z{TV<DfoFbX|I)$V5`TXN=)fPU`sarLlr72+
z6&W9R@akt{1Nf%jwB-#z`M?f6fD13g*}*QbD6h~hk^H(MioZkwn3I0%mC&mw;0KAn
z^butJ4#Qm&p}jpJ=%4!<kot#4-9@4TCj#WKFAQG<(=Qupfdd>Qah5bd+}n<n`SDBI
zZ%KfMr18gqC_lRS;HP^3r$a^f4C_auy#KvXei!(68Gj!JTE7W)apO1b1jfWq88MT8
z%J{n|(4T_+2NDC**5CB-hgP%vro|{?zqAAJECqyAxW3u{OUU0vsrpYu5k4aP_3b};
zjvnc`_Mddh4}10d$N%V+<cl9)4E={*i2%k5@bSP8GQXR-pRauf9l%d7eszlgD$u@C
zKy&~2D5KvE4)7&_{rQnB-#hxH5Kb6C&;Gr{AC2?(lnyYB|9wPk2p<vr_WDor_4njI
zmS*|$`~EMb{r)k(mG*n`A4~fsEg;TcjQU@+`aftufVj2vN4xx^GW_`EzoGuW8zqz9
z#tHQ2TNmiR>sG_B;qxmSc!mQQOaH+$zq0dwRrvSBpUUBAxWEFw>i38Kp8EgxlmcL2
zSdm`BKMhR1=kLR3?vL4kX8w1dkpQ$8{L`c;|7KEv85?Ub6FLAuzUY4Z@?#+WF+D!;
zUp?6mya~(~^Nc{-T--^mNn|!R{2DE!B{{@}E)VMbVLnP58x~@Z`Y*64uWkai=!YKs
zc<cB2#;c&l)B3`bglFGDE|f@KHD-F5JavnQ{n1aD0>ivK*?tU(?S0BKLw9zhm+tR|
z_V0;$uP;BQqRGR_>o^Xe8tBhHFu9H^14MZSyNdi_8K1{xx!XmB-8RHtu|SEz`baq|
zGz;(-{IbxE@h9fP5?5^s$QzYE%$}$a*#V!wz#dVohA+k?8@1Qgx5BaAU7idd79FY3
zuAI(xhl{(qTZ;X&o>~c&Mv+dXP4JbrB(d32mNavsIi_bV)FvX^p!w@3Z3!w31~b}e
z+J5Ht5A)WA2D$NPrX36U#BN{mI0Y-~sS3UV=0D5VqY^e62loGhY@)52=f3T_I560i
zv#>w0U3@%kMa5kcTNfHb#Lgf&u_zXfatQBYeNt*MhaA0w)1w;8EE5-5>@3O(ohHAi
zag5WUvNz<}23mw#ZfV!y66LNIwR;4<*`1_pd|=70E-TSHR-&0uy$xYFr6sbv=+a>a
zpy9pbbB?cb)aO0Tt9;sSYsrMivYw$7Qq?9(L=&)<BCb50khtsc_JCvS`Mr<k-O%<U
z-JCv&lL&TF;T_h}-HN*>!Iy#O&CaA%ZPUB$-2vTWxIAk$KD#`%V}~T{0{%od)0xN!
zXn5uF!V>VQ=G7d<?8qeOS<VWX>IW<qE32ax4Fe`)Dsb+sb$1FJA}#>rC(@7AyZ3AL
zr9$+{Yh<OMTXUtO`K5KzaWP%3l9m{Ip+TUPc;}KJG*U){td_vVYu%x!9nC|t7RL0N
zU%dCQSn*VW{Q7K1?MkR5oy)|UyvL^Cv-GR*w?rMg82y|4R*Z%LpfBG+@MIHy?66AK
z_qX13RFPdgqY<zU;pL3ACe@kL)@ci-PFlqGV->EJA`IJ>U%en%&;Ek*_J!4>-h&bE
zBJP`5q=z+q=2cUDT>7N-S}IOEyM=bEwHmA*1J$zFq~hBGog$wOLu+kAcrRxctHE2h
zSe2RE6V%Y~r4mt5NA9Jgo{fH1d8sURC*bJ=ERY}rD!t5yH)EVy1sx`IxQx7?+PW0k
zJw3E`(Of>Xiz?e^)5%;*gYD}NS4tEyU%q3kb&e%-`!ZjMvMWUv0X|iY8u!E9oh2S1
z^NvIXxjScxVyW)us~*rQvc43%gE4Riv}$i(>$%I2kDR$oX4LoMs5fSfqV<`0){k|U
z{OL0(mk7D6O({0r&g{yV8;iQMg?rI&DCuX~8vtMb&Gj!h8qhLSDrlv9I&uAg_;(Of
zqOW1!l#4#u#i86YQ-ZP0`^SX1aPh<No?TLxy{Y8tDNL(p1CIEk!}R`!{%JM~;2a4C
z=#5(s-#@z&ezdhCMdO-g;Umm!A+xIm6Navm0q1y3sxxXOC7zw+<^#byb(1kQ&yJa-
z9_7D6`6o~U-{cRJT8T~MB+XVnda3S5c{+r5F%lJp5N+tKNm_Gww)&COBVO5~{Ozw$
zbWftH@Oo1>@4w7gc6G*Awx`VjslXXfc}!0hBz9q?A<1unm8V}02Tu|?p+bPl<A>n3
z{H$zhk%xtYA~(?kutC(hnjc{gD62m9(j*2Xmbeyg3o0DvWu}>e*38Tdh8~fT`mHsU
z<{sYP2G*=eZu|W1e7ebXS`l@xlj}f+fDwHD7tg|f%u<||{TGENEeN0KB;RjXe+#U*
zNG*}v5?8DWesf39pv%F)3`1IIxlreO;v0B0k@j^ke62r7)H1J?sp6E407c&*nAB6@
z;En5W84OG3EWYKUF0nSw;B!TjYfcalrex`*WxUC^CII8qROA9)JEQ1l=C31&+L&H%
zSa5Lz^gJc-JBZf2;cSL-zfOn-I?xL2>bT~vEQ$>GAAN!Q`tFo<_X;b^*#~H7X_f_&
zvemb#;yz^iWF@bbLey)t=|Mqo5nSLCpQmnmT8Za;gOq3Yei-5b;BX|-Nl#{!(#J6B
z%goZT^?#|Y>Kgown~TIF!xlX!V-wfJA}1RR7x0l$0vk%%saR3oku__kb>J<)O!je!
zY>3C)jC(es+I}g{j}{9zd4u?v;e%&PEp@ID88Re7gBCrs&@F#ba@kP04uHhGHx5XV
zKCD+^fM?5+9kl7_EciR<1tC&$3VKi-sI>3lOW53tsibgkeSdaZOPi^bZ8q$wieLVl
zTas8cA@U%8-yZ8WAS~tN-q9sycb%HdQ0fSsalZGKOnj8;ofc=~1(CPtYjE~CFJB|q
z+fU?dHS9Owz|zi6_s=aF`sY5@TBg9PlibT3gE863xbjyNg@c!9(7)<va;k?-eBz}i
z6_*eQnmTJXfMmIejTV?udy*Qr@Z;V(p?{h}%Yx1(CCESY_5AVdblxtP@PFNxU$t+R
zb?h~7DQfkb1xWhLcoOTLsl;55_A8<A5E1oByg2X`AHEVkpa%~fxk5|T!PU1?XZy>D
zMnjpT1R_QTjw)kpo}a8-VJH7tgukdMjJNzlp+$-(8*10WgG$+m5J<_m5Sgi_tV>r#
zM*7U037UIJ+n8Fo`aoxqkOLYGofDS21?gw9_o&_+JMT>Y(ldXR>D}}d{|J@q)Qg-A
zg@Q?Ne0(r9?Wbw++>`_(qt89Lj`(WyUTvcI;!EF1S~RcgKZm972t<W3k5I#JLO!ec
zvG2@(nt7Il!yaJ5we2}l;L5s%B-{9FC4U_Rz-AI7j`X%=xg11#*sOJV?3o<T*D#}S
zCd;Xnm&-Wf+~$2wWMnoNp5nH9N{J^VSr~)v?HK?O@t>6JueCU5JZRrenWTvR4#FH>
z<i5tzJ*P4M4r*Kfi?Z6Uett#KMIN>R{Vz31$3zU}-^KmA?f$JOf1E@AJu3eHX;BFO
zHrM~beAXf#0_SbNuWdeE*_`=7SM`9^79$kNtpoXGKSMmYuU-hcy#Q7~z(MepMSV{V
zPuTnQ+pxas>j$;Ju=1kq0YUl@8n)#mNO(L_uDd1qS6npvXwJ@F06xF6sPGFu4}j%m
z&no^k!SY#+7k!Bf*B-+vBLEKI+-xmiafYfEY>yK}y4Iucl?(@cu0S`i)qy~>uf{oJ
zLrt+ccS1{}OpP#)Q5=yFjaAGdg4`9JSBahP#i6_hxocwYNS9cvS~?@eWaS^jq{#6R
zjp<7`A*GY@1-(zo0eWdR*n}j(T3rKPx1_!Ks*J}UG%YQ*`pJ3y_Qsj&U2RIEQ$fHB
zV(QdlF6#;u-QsYn$?9`dGez86|LL%_mhd6(Biyf+pFh9(s9#9BUr+}`)@|Jwr08Qj
zXW_{E=8ipE?83V1h@CD@ix|GYVq1!lWUCP^ggWXmlRC9wqiNcipI08-8eh`R()7Y>
zHJ8o2o&P=28c%ki+oM2d2qfz)@Wsel(hgG>ytcX9kq67IBiiO2Wh^&Jdv>?l5a5=H
ztC>~9C7^$Rqi}y?{F5{CNpN8T|2OMJ^slA5G0%YQEY5((I*av(&Q<^cI^M8AI|iU9
zgnCabk07p4)}A?J?t@U?#;sDGcH(wHh>Xs@z=bvdbg<0Z(2N->B$&P6XMgJIU}%7L
zUi?L`O0p|zjXVSrmZQ3^rKAZ1LW4@E7%d8NDcl0DYtBYG+EqB>X=(PGxKylQ1*Aka
zzg+N9R3KH*ffzM6;1=4=VNDoU;+}aDnQ1CeADJ8EV=`7O(&{ode`@(8f)S46)OIt}
ztDJETL;Ea*u;P-gwCE{;CGV)L-m=P+XMll-yo9d4TA412Las?Q=iu0pD=(-2JD)cA
zavyEvpy&Na|1g^tl&bfudElvGBntL(_>SZ07IefN7L=bg1XO?D#1URzJQDx9(r6?=
zn%sxn5XyA^;k|5Famj5oqaY~hnHLf_8E+Os`3@{x=Jy?BRjBo7Vw8tI!L4d-yg_rc
zVjsV8NVtsC-AHmU?b5E=p?jF0JCTArbmrwe%2ykCMz$ppIl`8R4I!qe&BiA5wbBnP
z{vB8!Q6D~5N+<tTeZQ5qaJ!)ZzX9_>l?8zN9Y0{V^S3**R5^A9=jFY^(J!x3rxXlX
z4Q>;x06MCr;eonSdrRq-L!7}_vc264E!xUJK3sei2NV+g1?Nt)wQ`wkCme(@#b!Op
z@b23Llb%)A$pbXSmKbJ6ghMvQ7upkI+B-0#`NQljxOjBhR-91UqYUB6r6__}0{W%B
z{II+a9m|g~639G3$!xm5J-n&O&-y0%Pry^I!8Nrx1aehvR<=Q7zW&FVV^?aq5R<!;
zaVH3wVuBr{h7ohnyb<x%hu51V<lgCH2d#_lBzry4-C-#K+qW=I=iKf{eg`>PpA;}d
zzF}sVR1gL)YU3>Hwy(m)?#%2ZI)0|L_#o1Zdg`}vlv%iA8QqU0GEYC=G@iW@DT!7d
z;oQ>3krYsHw>XfoKN%S7Ks@TC3!!9sYN#~P6NK{CdH|c8a<QYx9ZM#qpoP!9%(};C
z%MxxF*o`pg>yI`Hk0IL!hgBDs!+cKR=6x_D%e?iAsEqV9DQ5%I;oJIR#Eum2j0+#w
z-;rwPX)^(KXgDwyJoyl2BMH8wG=q~%ZJyYcq4x3^>{+$XL?10MLy{IVH)nPCPb!xx
z*Cm*_uU(*x$e4PJgIXa%W~;EReka6vDRX^ck>>RLGE>nxbDcAl=d`Db8mY4|97g{Y
zk?PwUmfY>{kos=z4nNAkopk^LWHPuu=927hZ*nxjIuq5$4;Hm&3P{hB?s_MZO@xm@
z=Z}H;A+FSUe-G?E$=q7E?5m^=#E_hf&2$Xyk<fb2^?+*mlejZ#oWuA9LhP{^7jQ=Y
zjc1cFt76~2wXZlAE}FApsh^SKTBi*3#k(LQGOpep8MiM_!rQ;l#2I9LEab$tVdj?{
z;n)$QAo%Lq@y^bZD4Kuv#lt)*EnJ&40exQLJFAkb>jhJFclt1EB$o~z1zVf*8bGqW
z+d6K6uGR<qpV~ZCxg}IfrhX9Zeb+m^GQizPrv7Uj&+2{6+owzx9|k+aX^E&pQ0S9H
z(lVN3x%J}!aOnRC6ZQX#19{}d<KNuew~pk0^3&W}XmgKXTdm@4Se~wxLaye02W7k-
zSF@e1lKNxLPmczIe?^Z554S78$>0+*4e$Xs2d-J9=yK}uO+RfA)>BtSxk{$<(G5Lk
ziQ<-`rFO_{zp0hH`^k1gJqbHmt8!f55_78CKBv}3yr|WfCCIPig%`0Z)}4q1uU6#)
z+|AqhGc2VBC*&ee56zJs6*V~M7@u=foW3=p7P^k%UNZx?v#~pfnX=2Qb7<IRg%JI4
z)|j2P;iY1ES<whbU@*nvEbapnTMjv5r+IlLZaUp3U%MNu1Jd-;H%M3_()zRS;)v#J
zZdDjps**HKmyONwhD$w=-TZPdVMi7Soh!#LWN;0E9-gzgM@7{q?=zo+cLk%{tFzrH
z+pJ7a<1m|@-AYXu(`8KGMSg7Ai{5Tu)qNZvTQcQ0)wg+&8#U%wQ5E3SVs^k|k1JmC
zm})KZjf!tE8pZJ-CFy4RJ#zuU{w&{Z4CG*rbVpg-#8Dlo^1efS!I`62?bxnIFV1JU
z_Pi&YmuYhMb6KI$VcU(e_jpB1T@<moarFM%wSsA9?9xexvf;GJuPSP)y{Y3|nGrW-
z{4%~db@UxS5qDUNJMijE&Aphr0B(F%C5lx6qLMt#wS4Uj>>M|~vO$`$BVtZcZI?}{
zS@XAWPKHh*Tpvf$kx%k!^e~qd<Rb_HUxPnWTO>E!oQcWY?zsAi+73EHQ|wa_9(taR
zKG24iyZM<IXY}a7!VLSR{AD+N2eMCQFFL3)YJDk$xBbBjsYh4I(*@`F-Q6(Q;;u`m
z-(Eg&4xxV~HvqF(D0Vjx2z1SfH-kKpA`1wa!3Ue%3`Gr^w^dvxxFGOd6!vu-X7xSl
z6|?6RE+c7I1;<3uA!@5=E&0S`Bj~LJzrvUf<oXJn7a1=@@8@^sbv}k<#NEgA-TMqO
z7n;D2R8*KzL=@u$4+oz%EEZflCqhG@<vp(|a^2Y89+Gw=JNO)~zJn@HbmJ-atj|Va
z4|Fx<Qm=$1Exv^9<ZI9?f5O9a&lPXJyTC(rI5CbbrlrfMP%1m5xOxS}n?BA9#Kv2M
z`PUj)=WXC^^s$J2=8E2*?sP&lb>x+By$$S>0V1<Ze|plESkR8LAK7x@>nq{2FtAiH
zk{|~;S?=nf;CSLOLW%{#Y*P@hfT5+PMbE69dq7tuN@{A56;r!Hfdf}6X-=ly;%r-%
z8PlA>rSAv2JO=MhOx~9fFF-Iicl6xVdUrzvKiPb#4)qdKC17)z6tW}6Bs7R;UhRqU
zuIM_Kqt8m(=GKZj3~fB#N#XTD<ZAMD{6hERV@b1Swp&MKb>RcTuSsJj7tuUDlxmkl
zY#_l@o}xq#b2Y1Ujm~v1Mq&mv9d*Z#t2U|yGcq!LmsoFh=5H`&Yspz!8#%EIZ&$u0
zUo%Qf^pma-N1%%jd%ZfNAl1gX)E+nvel1&(tU099$CzCh?nD)tuBsBQ-pznrist#;
zhqTxeBSBHZ^;i{Z-#{a;a0ra#=wn-ly=KCwN{6Tt9pheG8}%oxx!?{z5Ls>RDhI|V
z?xzBF%SP#Et){}|WtS7Ib~Sm>?Mr?obIw~VL{en83h%USi=f>Pf9gtdxXIv>hb=L?
zil{t31#tPIKlpq98CMg3t@DQ3dg9u}_(j~+Hf)gpcLv`R*_x!|F1bJMxvKvm=O<;^
zzvwP(ZNccu_n7h$)l~RGirM4}@9X8G;zh>L3hjw=P5deM%mG8=BEnVCDi6J>RZ2yz
z)A!}B<b+yL?#k1FQu&1i#06;@<N^~qPrqq=CL`$MzLQ0f3FqAXQcqErSin*+JDBmc
zLUL9z0lVw9t@p;rGoi&|z!_x7{OA0@bExeM8#v)2fHwrW3F0FvYR5FO+tN(3O>dFN
z>0MQZb423E-ye-IF}(CmAXDSb)N%^dk;4Fwx+%x?ei}Dh3Ln#W<ZN!}U<kqpdJ@F=
zPJH6B-iz#JgMWD-M4N3Eej%wQ7r9#M)TlvaxKh!9K7V_SxXs48vjB6B0&;5Aj@Pe$
zhYqg$0g^cd-c4jLpJ*r9rLo=$>*W{<_kb1vPSs)vUuo6K$OcU4xAW4WTK61mBhfQ2
z2t|1=L}|kGF~3;eqt@ae`N8B;H-u5Nia<Le$+yyHTrTIVS!LW23?Z}@HL&IDb~59*
zbkfvM*s~ATKU6pH!<ms<ei!%JV7`aE8o1Ju+DXKrM9SnZR;f0O`Q*(ECcze1Z*Q@m
zQ7Y^=8J{B5A=TP#8O-o0Nj;g=7hpq?r%#I*w!VXyLksv9u8*Q-arg1d_{IuMtPq>H
z?HN;8qB$izdT0d=m<^=pitRlvjt9=QGI=tKJe*^-mOJVsj{@w)w0)lD#=PR1zo{6c
z9{_H^+ak1lGpuuOjJ?y=Oh1?gksj7uiv0z84}%=TOl5Ai;kZ7ju6#R4`!Ubt#nle%
zc+-Wv-Tzpdae*`V)ECB5_QH0NwEdZS&)^eSG$|U@{Yc_AY}*DxbLO2|T?iAwKD^&K
zYjS1={QLth@v^^0qhix?;siiVp3{7Q*J4fUM?btQQ3Kg2HBk*mODwJ$;E>ScmzZgn
zZZEH@9OaC)s8z@@rRtIm*J{629XmHI;GbN$*W_oyF&8}_Ub%%34+~|UI=s^U4!S#<
zRFnS@>?V1ZRv=1dvw0!=Xt7lr^<3T{nB>jf194I-!H~PAc?)RcEN+(jTdHFMGL(MI
zEcRR>v--3{GMMyH+QgY+X4u{DZ)@$+<k0&9#Hp+Ci(Gk&y4VV~hAde|p*<?ouioG3
zs4{rtn$sb8sFHrL=0~w5mBb$?<2aNF3FIsv-kFz7H?N6*D~|6EuM^#Ptsq8vB-uL@
z5vaZQ9h44y>7--pEJIaQ+>i__u@g)=32w^-g+I}|<i`mm#q`J7b7LK=Rv<k~)2-eg
zf4@*Q&Z&`7SIlZp7Hz}UCpPk)5bdhvCb{i^i(1l_2X);T5VoFr_#TY~`mk(8`CE55
z!${b+6#mWCQm8X}Ja*6J;&9qC&ENom@>yLn91lbKgyUSVQnmHrE8_fxp55Ah+cA6X
z7g}eXOO)7Kj+KN-WY2WiMQy3W8K03cZ7}JT&=|bo)v~9lQy=2w<W9OZC|{n-K6~cE
zqd)jg;Vf#pCOx;_){>{Q{i;NeFl@wWw{qz_=>FELSqXR78`ouC4ku%;z*4p$L$#9m
zOZ7nbYBH<GgzZVxGNi8Ry9J-XVE1s+kHwYXnAC5i1XfALM6^~jw~sk*yC&4jAfnID
zV=w7lf1E-f1l1(=-M#00YK8T3>a%WsG-kO~6iY4STn@=$p`#;p7(t{de)y0aKW@C?
z;8GWoJKT)Da^zB`R%}vA-T)_TnB45WPZJc)(khR6Pb~+=Tyl_+wn1=18`5$ic%1$i
zt!P75Aikf$W2Ku|xouug3b<vnyT73Yy`tr-oCt<ZWj-UF+re!KeLAgA0k|2~)f{Z~
z15AU_Nwb;-(0RK-7wHUoqbcOw<Fj4IIGntk&V>fDvo2Tv^aEvEFt}g=;GZ)sDZNcD
zycXM(d*fLd8J1z{88k;1!i}UJFNgSZ${C3dW>gi2@0||aM$N{>on+C+>ESjaBEJ!2
z)4gQw&Uv|GV5w*c8x7wh7<5*n_92qOnPWa2*?k?+uVcz_;896XWu6D0rAyo?+4h_K
zMqX=NMGK22`3RTdCAFI5?UQ3gRAxpEA97j&C<E4Eg#q)qz$*!7M-xZK!cAKpI03{p
zhebOp&<f=JDY4Odm<QnX-V)-5XcizVGvRZlYL#5wnd*JTa{Se|NoFv4(3Y%e0hY!>
z`Mp-n$kCaMmYmGHB~ivHp|TYr*gYV+6!jJhNz^DMCkoH#mRY9JT3Kr31mrQvz1&co
zWJ^?U6?m>DhmtZDD1H8I1bkLs@pPm%?n>?W@TqZXfWiL;0-qlQLbr8O9RU`i>m}X9
z$P0R4C;1&T`y=|%iEJLQMEKLOZ1q3n{3|aJ+864AgMmqkh46K0$jL0W5Mo`Frkb(#
z6@Q^LTLoKM3O=;ag*-H<Rw|DvPNl0AJ(+Wv&moKk-BILgFqWt48hznX#Mx`1`%}G+
zi-Fy)>gjQd+VrnNc+!-5w$0z6h>(RVm=-K_ukL#TwU~2GkxseRB(k`optcq-g^Out
zj24OPZS_mHX+q~&_r{SZJNz{nGwyJ5^0nr?$Hy}yeQ?)avT2Q8=bXvSn?_%UY5WM7
z7M>f~fVwi25&ZWci2-v>)%B%W>c%J4D=A4x2I9iP#rPiYcoV$}TEw(<dmpdBL0^6R
zQa2;G4)1kUSylDO+mdMM(TB88bTmIdOS{b``HAM{iZ$YKzoMFNa2fb6&c=mYVa}qU
z((JHC`N%_=OS@q6FMdMnOE(;e`P)U(0!+K4FLjT<gBU$%x%r)^jsPCY;U3G7D-6Aq
z^=bgFT742s=Z%2FEArT?O{F!yJwti$?hS)ma5Dy(buueVa@0*MLrY>YkQEEtNU7#P
zZiupUT9cOX_Tg3QtsGh(jobX9=T?|jj@JE@zO(GFWSk^gsBonC%;v7-j7Z^o7sIcW
zchU^og6H!X_fUGFw5N=)?whUG2`JHBuExX!&&6k2L-!=VweN-&m^sNTAY*f#jGC*1
z$6^;TKaXT4vT|a|_$`$WhjU}DN>vjOfui^monH4chqmm{%N=m}a#s56WDRrFNR}N4
z?6A#nklu=4)~L-dc9y)UFiV^t4<+5Wc;`XjE9bcjF@FLXsR~$75$i46WhZW?kab40
zLpzA8<E?Fg^@0zcc??JQLz^ul$iIVb?Rg);Zb{^udZ~;G%;+pBNHMX}RK6fHO_xL!
zqo&>MW8+s<^W%uOL_aIgbA@O-$|u1Y<6k?_`M(QL#>s!F#E4EzLt6aF<v??%z=><C
z>D8IX;$F)=P59=p4&d8yuLJRXGXTGo&)d2T!F_i{{bFS`ZE5d8${>ep6#=Gk!H$`^
zVj%^i)8~h4rpp%*@7Y`x6*OScGX~H^0Ce<l^tc|5bn(CtEpTF#ro1npcb{zoNjzXH
z(2c?-Rce#_(!29KHU`w2V9(ozBkW_BjD42Y=0P!JMm5ItrmmXc^fBki>mns_V%qyu
z7}?)m1ffPG;3T&tQB@4qGddxf)jXZc5;fw6Hr`N4Q4o{A6LDh7uYyZrgoTa86SfFG
z89Qw(U`boVHWWlhf@8DlKj6N=a~9PPa_%4Q79c>43y?nubdNs1HaVoOLeyBokP%r+
z*XpYRYAI93mWHQE_YQO-EQa-_6suAD6-V{;%|3wVRxecM@Qi2iiwA231-*T~R`T^W
zBn5M2;H4AArcq^ADqT?vs=+D+>gxzR17NA9d>PaE%hlQ&2UEGBuT)Lg+>3<DQwq;~
zhF=W}&{<;H=4}vU-tNvuiRnYQ)gqoY7xLzL7s6)T$DsSzhKbj6!e<!Z{4>gCo3m!!
z{UqP(V#|D!4fZKHd;13mGcliP#1-E@|M=d@@#zwpZJ25QLSZylY`P3r;v!K2j03uJ
z`*@hm-DgNHWJ*I;ASgG;Ii+4N#AS5s%6g%rRvYF76D6r@E6w&-f-}|_&j<APJ`aAh
z5(XS2HxeoKNiCuCQ<6G)^egVy*O0|^n^r%HCr_U6E;B*fO=)L$&hR9^3T0Zp!PEDW
z5do=-yf$Y&BZbB$Hvq9&8|L@U)paqQ9=%B2I0T>BjJJ>^ZssG}-QCRfD*Y>CmY$ci
z>8PnsA`hBAAdWdXPn#~e0PW|W+$mTb(O3IgZSZVLLohqpEnZwE_?r`rbt5XRnqvA^
zbi2r)B}XWx)|P{e*~eK8EoX?q6Zm!9yBOfAiD5Rw57o--X`%S=VsXVVD>e9$o^uXU
zB>{^gxc41%%R>ya<%%0u6Pw&tPI=L-wDr1BUDl!HEX7G!^3t`-Ua@cHI^WIx1A=Pd
za+>{$&-#)nCi<7!J>j^;nb+}n{2DPk=3n%&oHLC{Z~_;Zbv9jJ<d|GgB)&Zz-{SBW
z=*qS(;l2~l+9`5dF}QtCKc0(%YJW7<DMD2J*l@o-_n_C3H$=D`E=95UG4r|v<!cV<
zIL#`l0{&fJ&TEY3>WrOy#+*$)f~>b=-2JpBmO{i{mcghzHyv_7#n@iqC=1Z2q>8P>
zb2HODSoiMm#qQgg{)MQTvZ!JCG5zwJ-o0g&2mD_f;Yy0P?${=H5pRqqan{qBkl=W`
z8X2X6P5qfFDo#V0XO?YQ==^oxsQ5n>-!`J>S!aB-dl#!<CS5fyq?9g)$-=^*$e$b?
zeIV?%pMJt}EQU^kZNUMf+JODk6n`)7nzHlT^2$=D!tEt*>j%>D%}lUxhczOi{?}4F
zhsXv}Y&S@GGQi%eizHhDK$QPGS0r>l&$d5WEeUl-0|(d|e>}h*SNU7ccaYZc590NI
z<pl|}3I3q|;VAZJLawp+H&F|#RddC-94sx{sulrGpb<FK$CA_i?Uus8TFHn<FP@fQ
zR}b?7Vg$Rt8p;YXI(uKB;GK-19D#0QX9HxBwB?TTSDlvbi_RGpKqS5aR^l%)MN;U5
zD|EzQj0vwj^*W(dVD?4`W<7#gY<TFd+Ezz@JgyVEXc__&BtZ_UhqrC$hO`btXKKYF
z`^0adeR3JO@bxUOAx;TUH(Ln@N0v^RXM?97#QNU}U8ymn^*SvcxF9(eq<Q6ioQ$nI
zMe5GpeCi@L6BT`E?kn419Q*Dy4cRW6p4T&aTvi_Z!1OcXG6?ov)sZ7@N2$^I@$LK=
z-KPi(R6;|i@h+vOukO}1CzTDIhPwkh3uyFgQVU<<IO3WWU>+W2_Zb%;EHsXCBvc#F
zEF&1c#e!XML@18Ii}LP1|AS6dN-kcaEv*$--_ZG_@s|fzE>Z6VI3i4M)8#K125siE
zkghy5e7gi8W+xa$!}5xR-OXRzJM$19bmZKr<<8SOv)I!09H@veXYkRuY9$4)Ajx)V
z)?`0D<;FTLz@}-eM#8ctbtb0Z9NhUErX`yM2U1pDR^4QlR1UmLAd1vFebM2gZc<>!
z?j(KLLShetbNDk^=F`fA^6#j5^<X@tp-_&u?hbNx8)Zgc92OgNL&@6WA~113DG<M9
zxr^mpb{WQ?9ARu8l=o=pMV{S`nx$*>#Vp)$?@%14bfp>@Ss1(OV)UVWM?!(H7z`J+
zupk-W+_|pHVQ1l{($JRD3u}7<gqjP3*qXS^^zf0l@Zyp`f9%snbS~W%GRb??Ugu(w
zw*Y;xMTxaz7A-kqX&+N7<$Tf-fbJkg!h`7l;ElEx@j)xOHE#;sPXMPY=;5}3o18>N
ztG)Va7w5F7;(*2T=GIi$xcR*?DPh)DdgxZi5Sxv;3le88bRDUoHj6#Rd}Uz25a^_O
zsa*NFrD-DEmn>?!QBP#K^bJa9W4aL5SYK9_`U~ug(YCb5J`-@=scCTpmVrQvO+d5F
zzT~{uY@Li6qx}KpVp5pt21RL3qh2x7H`#pJ;3RzdvqVvlV;ld75Z-<eA4Z@DsVTkm
z*iroDj;f?l*(e!7i-#(?L?kgN+5*SLJ|}CBVXh!(#xQkG8+vQ*;z$5Enrec32UQIA
z3x)Jr(|=BqFE(KSyjIN8)2Y6LOo{|IXLIJ|Y-Ngl5c?)FXx;UA6fhGS*_w(Kd;_K>
z2Z^q`FV;=lL&|of`*_kD_IdY5%o%ScchrXV3D5K(o}QjtK_pt|5GZHn!2Q$-a4cA5
z`lTvP8?NhOSQ-&H+`rGpne2<C9bBw)?dEsj5}0W<cfZ+Fv2-~kL0bCo@)M}zIF%Iy
z@b@yh#uS+A?hwqG`P^)%<i>3-t2p-RIlOzP9mVz=OnvOAW(Q-5GDtwC5Uyab(9eQk
z=j<`$*>me4Rw4@2?_rwY(b~VwgUTrsjosqtajPb}d6AjP$%A3-fNS#eM2-~d)3BJv
zJ6@me5b!qgGWsb@uOf6mH+1yFYrcbYbk|m$+WtG-argu&3*@#6c%<<d6e|0}eiCYr
zY-&6i(4sn)?|-s+>I}0Ocr8*f%%SMc>iZ61Hm^&sjQB~WlFAwXp?>vsRpXK+6Nopw
zU1tbAIJ@h#cuF8HU(-FR;66H|Oyuwwt8f-$q+YEZcC8)0r3Bs7!6<9Pab>TohDj!X
zs064lmYrOjUVx$Zbc}N#q^1O>{dPBd#2N4<dWK|bx<%MMWk7c^k{<gu#dVJDaKtbx
zZC<Qfyw}u{unNbqc^OtLi(L?rz%rchX59A68T56<{&>h0#mROOBRg1<$^Uw1M3K-)
z-S?_YAn$#Hv$(h^rLT+NNhEZU8SizaIlIninTGi`b?rk8M-#$RCo_B_l{a6Oc!?H#
z)XsIsWj4-9c=r(3oJU(13FdR&_Ke^f8E0KtVN<4JIf^WETGG!qUdWaZ4ZN4YYD5T%
zvHI82=Q+K5aa~lQSoTc=7`C&HPr9qr^DSB)6H)tp>!q9fC?H|vXky}+Vrn%z69snF
zU`{lOHb#pK3U09-Cz`(?0nRjxs|$Q8GiP*7Dl5i%Gu0bQdQnq}31(2KX!WhAmhFks
zPa0xI>W(QN0d&{bZlPSM0gt2pnP~Pu)=lT({~JLv{2KQ+&oLm%O7gqzsy(gzALJ0U
zK+qBw7&1~pTczJ+#qcL_8~wHI-=hw~|J9-n0>><vkdiY;W$q#{SbNtK?C7)R(Jpl_
z4YfG3`q}b*WqVS;!aai|Odh6G+sMlIRWFymu=LDc6>n)9HSzlw2q-#RLzq5Ii=}Vk
zN-&wJgn8$Gd`k04bWc+lGt(T>Qcqn!Zed<nI4)83l`yVW*GxI=`A%3fW7HIKi_9S(
zK(8_aG{deIsx_6$4K#hmFv!<|GC7IXIKjd+BLhc4pJ1V!Y?;hPX7h3}^`2rT=?~8k
z3mTp&9eP1QV>k0PD=IDsGIBO3NRX|`Y88Hh9|^3>#3qm{L%5U>1_9~Y=MpsZ57pcn
z#!l$rdA80T(O027<&o4?0UA^x3-_Bj*a$GGFm@Bux$er}68fn2(oH7gp2)s}ukY8m
z@1W4DSeVGcPGr!<-C#8O=F`KC>HufV^o?$#M~Q@S>u$p<FW+H2iJ^FdfkETx_BKN%
z7OEYnvrkc`R_J6aQk2}pl|+`*G<iG&k*gZr*(Kp*Z|e~C<g`f9eiI#nd?T0#Zmf0>
z+Yj|hH`qU+gKX@XTa=Z3tr>afefq$=M`CS)2xXPJlW3zA42EhqV6u^`K&D{Fr$+)@
zFyqrAbsgtZKJ(1<cu53HoQmwlD!q8e#S*-ZKwErR;>^e-&)7x&Gj?B{J;`;0yywo<
z`>+ymO=bNLNiB}~4P<-!(Lv^{ZuHjnslhK4D(ch=SSYwE57ShgPEl(twiED%AG}zU
zF^}%e`<&661)JZtNqRiC>jngyx_*1YqhD3~x%=VsTOtZ?ZqrjLL0IZwEl~vK2aJoV
zb=jJ&9(IZ+e$0<<hD+(Z6f+_|50kNY;v|6D1`%%NGfaanh2H31)MjiRGC3VbYT2l_
z0%4jIi^^>18affXWNbd?e!Pu09&e^uRM3q|GoM`J18#(!429#Z)$y&&=|!9M4@NYJ
zyYpQf{63k{WW|t-aoPhOI=d99l>+*?>`t!V0;)ZH?~j`GR9fPMn&5Rbt&H63CSpWn
zQ$D85$qQJmj4!r{2rNbBJKN*$#<dXe^|xB$opCKm4p9%Qu++CR7batuMOi*zekdGE
zlE=1U^#T{i-O98tI?E)y(wk#k7e@yF<bC0V!ig#K@$wE?%wwCkDC$L8cu#qCe5r_5
zPo3+b$>;ZX%(ek;--aGUyd@#uhC`H#PjI?vxCV`wiM>;Jtlo1QyyY;JQ7PKn_{HIT
z)>^Hu<6c*Sjz(YBD=y?492crsR1Ck?mQ=DbkMv?rn}=1V+-tuj&n9X_Z)t64iM|d`
zip`rN=R*$|eiisCX?Bo+ckRWS2*Fyxrs%hlI{2bgR!=h0BHXzFzox8J>AVL+GVTqq
zt!1}!F&Cjg&bmJT#XXYg4Hu2N$|y_-BWIbYiN!EM_c;%IO66(F2V&kg3Y?T)By+m;
zW92jY^1}vv6rWEa=GeL5W@`p}^`5Xce94>Ns8DK*F?f0T=Td7fVdo^az}<GwVHcyr
zUdw5;nnSdb#(KA{nR=dB##CF#EiwUVPj1w3?#BYh^ZLN;w%w20Z3d>Y8t{+X?Nnxt
zGv<j-+FN}x;sKJh5uR53cPIjuluoPMVAt+z$$*Q}gFl+<f9C(dQ~}(J75pI62j&W3
z(W3b)B3JUeuBuH45Sv}Dy(Rg$Uj<l#<!t5rL)PX`{vhBm{$GzjNWg=1PJP13bD^BS
zW4mB&c#rudf~GpH8#Q(LVW~b7AF2wIy_5jEdv0^)^rY$inaR#Kr?<kljh9hvsjPx-
zwFwzqVav=jKWx_=r}I)Fd^AMLm{$QdA>f8SA^gN(sESHwotT;L1Q8t;kjdYiRX(j&
zjW*C{KF7*)eyZNs^&Qkr_twVw99p2qDm3TQu&-eGa^@1&pm2ufpu;tq|8}4kHaWB>
zen>F3-KMGV7$M7Y`$^}a@J*;+&{9AZeW-y9LxJ54s@U*DIdO71@9eMqD}fFJFT;y4
z50eP-O?7>3W^~S+?U+ThG`3U`)2*CG=%WQoeql6SDG5(N={`401kdu@2Cjsib0#K@
zU9ML~N@v?m+t%dnVHZxhwY0##;_#UJhVA(j&c@FH=hec8beH_P-GKMae8i>)Tf8Rs
zSh4#01ug_HZ<CvA%WBrLzhR99!S+S}YyKM}RIm3>a`wkQqtLX?QV2DXBB2P)vRbkE
z0-<i1@!g}~x4S!K{4J$5GBr0V)R_9-w{$bbhrCX?V`U3??Yzn#OCIyim`ogj;=5^E
z=1<N}nvQc-j3r68W_}aMGsLA+xxHffO^GmU?olb-L1EUaakyqX#1JkxGVYLUq)MtO
zh2|}<z9I@j*%;@vl-cK>J0scB0nbNU=a)9?t-R|+lOyS7aGy43v-{T9c9d67zW*pO
zXJeKmd{3jkvVMFmYIcl>V^F}jV}WgNH4h|%+C+vmns?|7_^#cZ%sw|ig*GzMx7@Hh
z)U#a(y*oY0d=&Tbm1HF~by$<<1E%K3h|tJVb%c)GV#9qIXV?~3R74jlXYYuOGn4`4
z71Og~AVda=2*{yeWnVQ?Z($+VDNwt*9OHGeET;aON||b^^!n8};m^BEpd>~{m4Sj<
z#zlV);L=o#D-E(jTP&3|a|^BWp^p^)Ecdx|QoL;vPwTz2XqF2P={fI)bR`Jb61G-|
zbd48!a*#ENq(Af3+&?PPF*!vD$VW8Es=eZ33kgDfGw<@Wk;<!AIdBnww4mQNeVD`i
zVG}d%rcAdJ_2CSK#AJ<gxawOWvHAP61)E7XygjJS0wv1oAliiDtjxW~1BWCG4?ZL?
zkS0W-DC^UHXxHo;tYuGwAQ=XZg7LI!>_;qw`e|l17Ky3)o=&N%slJZ5db3RS;oCFp
zG)u;N*NO42tUtmu(P)kCa54;Nu9N6QEd+8zg=>`x7atl}hkij1mT2L2@y_(O<gj{T
zaxaF8A)VkgjntuSXE#O6V&;gs04LVThJM}_UP`oivs^~&{b2qQ6sxKJV#ebF*gdD$
zBEuYs6q{4pqZW@wQx13ZBcww(QG1_#+GZg&>56EynDcJC05>d}Jc=mu(mD%;=1iN8
zJ6y<zWt#G3zpJY&lL{(H!(zM3CUJ|jzA=4?xJ~q(?!7(gP}wMQ8c8`d*)lM{oPt@K
zQ<x}<XRIvPXUX%mr_ECl8U@WWdp-2ZLSs#?I&0@blgG3$OWQ0z+y#B@zK8aaoo{$i
zB5hFC1PCUt1crChhnRro(l&YxMAa%=^xNn@c}GfKQ9J9fLP<?pTY@eoo=~s5f9WCY
zPw0D$nA@KoDLN<%H+FH=I4c>K2q(4kM06d>b1TqDP)1P@AQB~=n(`RgP(5*!SHG@b
zITp5q?oWGHlf;aA!#(NnK2Emb415)Kq?q9;fa097Jmzra@7|$l;Ts)Yblx&Z!!9s4
zulg*<NR)orQ&4V&az}nwB&QHbsACakx3%)sa)+)ov?s7jm%0Esz(VeS4tfzqwv;3X
zZeWK3-s)?X8_!q`%K#$RmAT_*Uk-YwN$QL338K>rd<vhrX532N4nIZ1z8vs5{~%5z
z_>?Ex?mLKB+r(wjl#eSh)8xPz9S$a1bf!vr#B29S5&*jktd#J4BO)r+Uyu_zIn=81
z(uhFbPo#Prt;FRNuGDVIWVN>v`=M=Bu?$!GDAPoUpk$o0!b^NKu`HWe=LB(r818gc
z|8%vIrsm$BIgoFoA==I(W3X}Nd{q;5ZvP`fCWa-O_iT-k;7oehnWcDT#rsmueDS4s
z%kPC8O@d;Gi0;ham6tbj>TWe^WdnB$1!qi5zaX>nH^;h+;}G%tD8(2A!k|KJryX^z
z5yqjL$(rO$ln2u@RboGi^A}J@z4=O3<y)W7Mbcezc4+%7=};}ZHN;#$cXn>N7mZu?
zQIU+D`brSr!pA-tz4tUA*Ej{sm~mFNJ<G=Bb>K+(#|88MhCkqvn;Qy*+JPKaH@y7C
zK{yaXW;DsR>k_vDKu#m94}RZ3ZnC(<r7d9NyGiW3oQga5R?o@gfMcKUKCa%?OR$d1
zNaNAiPsBfFy<!_pzQ$IgJVR@^(x%++R)rpMYC-3LSUm^!qdWT3{gKJcin>Ywn;EkP
z0G}GQ2Dp-BzJpo^0Zx{3fLQ2-N;?t-IL#!KC=az-G3r)U8)^7cDR$7mz6q4dtAQB(
zuPe86RX@d1bt@Nh2WtCEO@I1kiZQ|Fe}ChD+KK;e$A9bNkJ0(>G4s=E{j+UP2(rHc
zp?<~w9i$Dg)QJhYuj!D^vrb-&Hwm!}+fQ7*;2fUhwZ_!^csG)9+`3)!^hs0x=Oph|
z^{ewU!2VKSOCTHJp~!F<sr})W`%X5eS~ZXjGYf+u7V{lLUngsRl%gB8IUQSVf)Lhk
zMUZHcZODQvKw``hA_W9YYRw78ziso5DMjR!Z8%TX%!UW`xPXkkh0>n(m_k3JX7}}%
zT@WSLS@$mJ%{#o1$oSE#f}gIy9Ep1~!W}z10+t!w1sh4!V=QY)CztZ^lH(7R4P(6S
z`&-;gc-&>yF_Vx6b>)b<2=(Piyem@~p)pWS+AU`><W$IHS4ADmj0cTfl^meqro-Xp
zU4qxnsSeqblN@fx)p^f&j}6SqjWFZQ9|3%g0aZCp;1&{%3X&x6+{yT8#5^H^jl^o@
zshSmOD9wlGE;CTgxx=fSiD-GQ@(Yiss|H$^yCH5G5cf={Owzdr&?edH;Eo7sFY{&~
zLiC5n=9gJw2&6)UnKOpKJVSr@*lNlbr|4#Eb7-~+Ut35w!&9w(bLJ{s9Pu$Kw`Ss{
zq$iVSUQ1kP+<~>vMd!V8<bWAZIX!%!JhR<B<81s}wUOVIpv72R@K~Z=R$(;fvZE+f
zIB#VAz$z+=?V$|)fu}=2PNoxLSQJ=|r@~FgxitlB=B7+f2F}CMPlkmCrX)cXO+9rZ
z7iuvQnRDHly*UyFb{B5)G~pX>^>KOE^UoUT2jUvCoL;wRCMBO-bBl}?ZhKfB#k=y-
zhK4jeMYEpGsk1;r1)(q{!31*%Fh3UveFp)A;21u80=FRxb7wMkmkuRk7Ayki1r{Aq
z=#rz_&s&_&6}qON1-3fE<2!Dmi<l-H6RUE3T|=`?<9#5>!Ilp%o}#^%>THu|4~k1k
zJ9`Z*NOP(O%gDj6DzIL4LyTy%iR_7Ai93_I4%af+XLCl8pr_guh|oO#ym|YLNJrOs
z$hx4A)?rA(>yU7{bKxp5f<&6z<n&5=ZqY>|;5bpJf6=l<n^H4!r|cTS)wV*zdg6>f
zxa6SNDWdj?&B_TQgIo3h!<VB#zmX7cGmfrxEIzxN`Fb@vQ?S}k*nVaAy2Wf6z-)Vm
z3Od8M$B%ZboC>$($8a~-blK09QX+P6J0DZ&TQS##NIbWdtJ`mD(9fPy*I9STs5>6N
z2sA06m3p*B`7kVMZ74M<fD1u492{rau$T`yTYA+{??YMXwCof~@LY+K51~L$v*&^2
zL>=~&<8N{4^<Isbj{zvCSrQEgwXuT)DlT7!hDZoAqPDq=X`gys$z*k!11?g&_VFex
z>Gv8-HKcvi1o2UHV=i$_PLX#GRFh5UMuB@C`);uDLA^;n-Ak<mtYR%3$p?$)X5$jj
ztvwd4l9}%y*&{hfiwD_oJ@uJyTbxG?dX8X6qTMAU#Cddd#XrKW4Pd(Z65-7x)j0ny
zkU)p4s4}n#(Yx5s{-S6|zhXpyzhnhDGSBl40T-rPvk7kf+9oauI=6r=DBL$5^W0J&
zu!mqOeM1{pwRssIDq8iPcz!7Kwo?$mmgd!bQ8g^kzz>k0M|4h(J6zW|T&_JRFh(5d
z?n8Scwik~Zj<e3~1jGAVU35aToXixA@=B+{F9hQ!8cS*OnX&UwqqWMEh=~|B<!@`P
z7Vp$Q+PIyv=`emzur(<yJDrd~{%dSL!K5Bei9RM3L-2c-AR9)%{UD)dRfC0k`zKkB
z`sp&P5l<?zD^w4qyFHU@!|<oGi4`M)-o35ru47azm5SSK+C=lQg)mCtF-ZA7Vv}6>
zD$J^BsUdw0?Z420T0hGm=LCFvuXv|TqCLpVhObl>=*RKPrZ)7x7LDC3tJgWJ#Melh
zS_OUU3eTOe+`}=Yysc~OK{3Lq{p3^~T*t359M|RkyleJ(R9_#lI@1U35p(T127$z?
z#(uhMuY9OkFwG_7E94mcjqdIKwd<L=&4ZdOK|Vm$206jliX2lrY!_3CHYw(Ym3EPV
z?gRIN5>A%lgtZ0jDwj>VY5-gMjb&yXZpQ5pb>I{)`}Hu;x$@aJ8>$Z?MAMqo)U<2f
z&oRgl)-?y3?)0xl@-6M$ZMqeeOUg@~QUVspH5pWhLt}A+({tKx3pG`3!R`QlT}l<h
zg=OTL*w2^oZk9#aFqM25H@zRV?sCVX9EeKt+=th`4o`VFHLN0S1}=4{c<a47){ouI
zkk)v81+szWVE{wstN$0g=KsVykry<M$YLPW5r5v1_};btwcJk(=##aaJmFi=WpOWL
zgC)QcU1C~bJDYz+{T&oWa`)o80XP@!%t??i($GxyD|2U=7tP+}8aveIr?tWnip<kx
zcawWN%RhRGYt4X)JjdTMAhxqUPUNkjg{7?iANJldDvoeV7j6QCBtVb^*8ssixRc<7
z;BLV!jk|S#;0}RK(BSSgE+M!(4UM~{aktz$=gyonGiUC-Yu1{%cfPg0AGOx|qq?i=
zt+%T7-j8g{hU<?uOx=d{W=rC$JV(p-k4xJRH>r+NJRKf_w2UuL+CG+vKi`42QBSQ`
zPp)&&IuH5pakw*7R{Y4sS}p1xaU)e6JId<P3GbKTnRJ-CaZrG}w(2hO4Bq-cC6jd)
z@G;6+6k2FkN1%M6$I7=tHfHf_@|r1peJ1s^H%>-}#=PHGR=*TyDHx2~@Z2kB4OY2y
zt2q~u@gN}7*);$puH)(Ou4Vc>yo-=9yiJ!Y4eK+faDp81WeKTP7P!PFIVJc@ww+>O
zvZpx(39&g<A3V(?c_+Kr$d*sbgD?5gL#0!6{u^@L110Yx_uH6lPztF2ubM9NtIRGT
z;}D*LDYxdlI+)fI;y^{N9iT&FrlgKHP8S$cXL@DgVo%8L{3rbqo5Fy;x&SJJ<q^Nr
z=u4EjzukNT$E%=x3YKn<KOoE26JJ4*N<;SPMOx~9rc-CpHxavM&3)$-d=nQ077<%7
zzoVX`e8t6S=RvXkFKU+c=wJLV&S>VpB@*50=Us*)E|@IqNYPgl1kCZ8*@>vRv_Q8>
z;tJa>B<1f`?@bO4%II3^lV^N%X<|$;36klf;x=_2p;{fJ<nf-&FD;6Farnf>@a}2!
zfk$IhKqJMp3a41AL>>qG3{aIFx**qYFNQ#`DdAbe<QYsy(QUDK4<nIM&8eNy!d{7F
zJ+iOO?O!$xm4ZMxjXg?EO9bOdKPGu=r_V{)wY&JV;1~RSOM2hGrw1LL5;v0RSR^SA
z`R$L6WO;wes^Rx|JVJt1)v;Bd9OIO%If5cU9^+ZYCfoh+dTKqGmjid7C>$%2N72cL
zHBgW!r;ydLlL5^|BRy~U-T`t&<wV&(pL{Q_2<bR)cbV{2X3uoV_Eia$g|$?9!WcJO
z5)M}F@mC_DD)C6ElT=n6)RrVI5@NcmY49E;{WPo*tlfpEt0>X!q&9nbIkJJXHf!vt
zCQH(BL)zfrOA=Hsar{KIrW~+N=}Ss88)z@@iP+mNy)y2cEQe-$Dk!G23ma<7r5~(A
zRqExFPuB4zd_&^o6vB{I!3Rz=MV?YNN7n7nU$xga8QQSBp%w@>;z>Xi8BZoG<{OIQ
z7=;bxw#z(Q5J_i<xT)8zO+M!qZjClN10+thha=9MoIW4b7Hyk?=fW0^7e`DzlEt|#
z!7;;)-^`EXH!`+Unr|1DXD*FBu1SR0dXoV|=Zl)#QK@6{dN>4=XD&Z{Qa!Z`UOwIv
ztZTtULe02A(VJ&=XZ@<h>1kR}@qOTst$(}SiT2Rwt>K%)w9}NIb;tD)$oE_DF2n}C
z7gqJP$4SMvZ4%2)=MNYR0Odk1RXO5vXa?-Sjy&>L)K3bybQezHC%%}!8pmW}*uA1_
zuYj6K6H)j<h+Ggb4jy0WtLhtoyMsKdjhiDrZK1#F+T<EJWUc?;l+u0WmOZcQ30(!K
zMz-+!WbLMw@C&<06O2SwQ?^Zs_>PfHl9jt0ng$L6&kR4i9{3V%wXW-YWMpiu6wNni
za6=C{x*+i$sL;Vze@*zdM6m=3(Qa(4F};`=_MvUTa!UA8r*R}m8JM5hl;a=n|JeR(
znt?;>9}w~U!;@v)(X64L)=lntHq`E?qzCuxs5l=hdt-;-s%wYWpgX=lph_Ret^sUd
z--sR#n>CBnpE*~OVVrk<y||FbobeqcyrcMqvEeX9wUV1i_@`!S?YMaSjk=eRC;bdD
zTg5m@74(@az>_oMwC!<zr|bkBrXqi!=IuHDai4N#`(=CZB#Pmq{oE-Z_%I`hFPslZ
zo1PkfW=ohjcWb;8CRZ_jI$gGcP2TAn_X%s@N0r$YN{pO9$8ow@x7e#0q}IGH+|BUq
zoQ_bphZhjNK0-kWC+QHm9a~~P#<ZcDQ>w7-Rh*^0C22|QpA}*sLiW}%zXTId_H*2`
z+zs6)0<%z_>EGMr>GO-!y&%h)%Xk-6y9QPlEs~d_LVe1XvYF=f>1l$lkpP_Tehf6K
z=zeJ8WLJ2dsGna!S%IYoK~x@5Nb{V%SCHQ$7kd-m!tOcj`R$lK-X~v2wqnO+$(9h;
zFNG}9=kOI>lnd!lhCbnZ0(a?`atzg!t>DeR>RaN5)ZhMA=^GAW#^0kH<|o|+Mh!GY
z4VuMI+m~+=3hV7!0UXvYXZ%k5ac;(wtGJPRhOQ#Ir+)3?*7^{xhw<h%%rDDGctq?f
zoyUmVcAb96bfRRVkO0Zj^CLP=NbSqvORtfG^Dcl)_O1*9#x}b(R(+VE;P9V#@Vs^h
z+6|5zHuoB(sdMlS>s@NbYP3vql=CtUR2vRD9&#t$<_ZcDBS&90Uzd2>fW^i2QyS_o
zmro`ia8@)OYVSitmpo?gdgjuu{Vj>yh3$KWE_*~vs;@c#$blWWlOO%W0o#L|a{v8q
zqgTySWiYZbA1y$Xk0$BzdLx=u;vBKD>75ahTIQK*1UHFcbI_mWCC&l&K|P$`7kisO
zW_X-B?F;BYhit^`u6ZwOfqEnm(ERuT7+Zk;8*C^n{}jgfduZ=OFW>auq~LW%-O>Ym
zpPHl42Ptdu{foc&^DEL9!$tQ-e^FiI{Q$0J{txJ$HRXGkyW5I4ECgC~r#n@~+YGI%
zOE4@R41h9oJ{4tIX4x_h&pZ*`r#hd7?9jBuhOBJs<*L^>ExJxqV&E#hO%mjF&8zQE
zK5V1hSMmJL^UZ|2G?T}J+LSweHe>cc=)ttf5TaXoMEDhf6EbHpZLWIJJhYK@ad}43
z1`9GdX3(iQ8r)TQH+o6aWCoQw5FO1be>ImrmzHcPNSBsiw`&sIWon+xy->B&HhFN@
z(wr$OqJ$-)|I0YV(0I-enwe?Va3wJGAYSKTIy62Y&p?-+-xgYt{(uF1Ag*lyrZZ5m
z9#iteGk(*xd>DDha%wg1cz9d#2lV1DeiK5-0GqipSyg_rv>-_kG~fo7Qdreo4Lx`@
zsxpDsTXk08OW15E#)0oCZ=cg(`209!eBE&cG5noogL2N|qKA1Y_2__2u}ADRyv5Ec
ze-G@%>SS{)be+94M+EX6;Ot6}Be|JeI|7Z1(b#xze?ivXVsjxaYNpv#yo^i}NGRS$
z5n>6iM_f-Xao!QEMFZ@t3&+-Dg2l50JEnZ2k$O7pj&XB@w^<a<K%<|1uNwToAKzBn
zh-NycaVpLJBuWBkK4@ub{yytE)_22YObZDOXmQH*#L+lnhu#O%NAqYCUfg^+m3xh+
zK(=Z9Yu#fwYMbK7TdS^U#m^rH+Y|GaZg<j-lEmC2#7p;8>ZJ@H%C7{W4RRH<n_9$Z
z*qtB8m$OCZONGhWRN{ix<~ogArLJl#(-4bSGLPlw`vpq;A5HVx;gHy6;K1E5rb$Ph
zRD7z)lh!pNdacl352~)*1C7|Y#o~Cz40e~SRbbPnvLP40x~D`3PmRPkzDshAW1^0V
z@7wU!Y)A97(}W#AuUd0>(QoY*Elm^fv6gjQUy{->;M=3F1bKm%pv;$dyhZynDZE>O
z7rh$e6_YA~n5Eb1NoX%kg&aLaqg^fmixJ*M7pZX|ueHB@JB^QIn9NO4x;Qc5V5Uuf
z{uE%`tczf2>#vt#YE6?VwjUj2*Li28awXAbIt8xknB>H92#Cg-8Prv+W)gb>qEG3_
zZk3%Tqon+0Y5!%Dh6FDw&k;>YbCt-9RwWQ17wz@uKYksZ8OCwOM)o$I4Oiz$SN)45
ztf8U3WyTS{fYCA)0J2_(VBfJpkxju3aMS6Ju=;js;)dXSO>I|-rx<9@78;KZ!+nL<
z?(KAreDw^G`L$-rTN5`PU%I)=7k38A;v`5gTD9RVL~CG&pP|ZA=lc4?reHO)OSZ3p
z#1j@SFMVHp&OsIR8AJDjJm4GS=<oQG!j9Rx59-&*F0qRier4`d(V66)j5*D3VhFIQ
zk-#b*c`kR>5v80zG-lgXi)P(=Mh!a%s0|GCl_UxDJXxP<5)U&XX`2~|E!^?o)Zh0O
zg(JX9Kk1oJ)GEl<<48Vm3u!4;gaW)O4x$~zXcX-vYniL*31V(`<dlToVtz}QyBvhJ
zf->`2KodxwXxAb4Un<1UP>e=bMz3F-aoijQ0W(|X*!h#R@@Tuu2S;dh1X%N37ok32
zO*fFkwWs)dc$TO4h?20x<fj5=i@Lf9B1UISW{?xI8)W^rtU&rD=)Y);a(#GICy?3&
zRTgc9^~UELe+YMZ^gdt$A)}_+p&p2`L79|wv^KKbEk-x9J$-i1cOX~Wc(4{Iqfh3*
z`v}Rl$)gatKM=D$Q}aOBkAIc0%g|6)e|k2!gLhyhr_wwxSB%;Cj9ZR8ex`T_@wE-F
zZ3bBoh*@NRc3peHX_y<9@sUcvb)h0w0)i*iegVJS{{sS@BkV5@+K}Qa>D}9bwTkU8
zY_#|}*^`_c@`nre>%3i&JWeuU7RvOp9Lb&o86;EYE>l`GyW@LMJ@SbwyfZM(rCK0k
z1&v)hvuAo37c}X+PW*UWh0MxDUjEgE9qJE*UK8@B7${n@GHdk<ip89eM@+aN&*z<v
z_TSb&+jjZ$jMpN$$=EO@+v=j-?EEwzri)mwPu>NPuDztDxR*EU_5NqMBS(LEQ>Qwt
z>92yvj`ALWl<3QrH@8E{*bpl-@!NdTjd-OdQGSZ@ILcyC86lg_82OniJ=B9(Bw)jB
zaW8|ldMZ`F?&u+rEqF9+o9Yw5YE+Zgl>90W!-10aG#@DnenKaYkslO$GA%*3c;yqT
zjH^R+U#8p51AD0D{V<=-7qrU8e)@B5$wy0!eu}jmX2(?DrbSGQLOFyK?()E(vkLD1
z<oV{8x6<;L7A`-REE|5u1=vDU+2TkRt2XZZuXUGh{2@%RQtxK;H7ad}BeIRvmQRd!
zqT&<JBDbixQUsYb*u17b+4was3j^Z4(Z|Kp1j%);QrPjNUVBIkv>?)A?4X<>+&py%
zpRW4x$^0fcI+^^z(_QTXzEnuZ{z=_prV9~iS{>k4UEdEdu}BYrK6zw6`EG{v2+FIi
zX3D|%`n%<{X7&+LY0@;HF0Ov+^U?}J-R_l9!VdN?m4haJ7U;-gTf(u$qzH3tSh5te
z4tW%E1f%tXh{<Yy?aOfo5#B<v^v8MZSq|hv)jb+Qg(u&>5m%ykM;B!FRGpJ8%Jv#D
z*g=KdYTNYaoaEgoN^!eMgEh3i|6D=oFjZ#Aur4_Mi{{Y>$Ty8PbEmKC;HQ&E_hN?a
zVIsUaKp59^jJ!vtl!yNC{{#9>*brc0=_<E&EjtjLy2TO{wT_XJmF4L#s@yAvTLbrf
zK_6^UXc#spi^z^RpshdnZkS3dlH_Xw4VcPcKXxUx>Q*KiwNFO0MHauAH|Qo`raMX~
zV4~T0j4r9Q@kj`-TchguAvJfwQ~8$aU2_avvMu@6V&+G63z7kvv{3m&MWp>81NO3w
zc)9way`mu`e{EuM8Ho8NkM9O3StCS+6b0#yE`zC~E$Q;pOInxHFplI1_hd9L$&|Co
zj0xF8p9imM*BsR)*@@NITBcZUH(Q1WcNX-KIyWGK4j=FNRrT7{3laQc8h2g%Fk-sV
z2lxKs!7Td&6U$TZF!8K}v>k8{to<ay556$wxFucaXdW6(|DN)Gor+_rM{qZ#L2vIK
zz6b!>pc$KbPoO~eQ<O;O=rH6QCoF^J$S@|zA%E~wJ%(~?T|<Kvw=|g?p(<TWo(>a+
zwc2yR-{9RgtZ{p`J8`rW%H)~)CaQUM`<y9rA!zz$p9^;7x8zOjSh|X(4UpU>Y&5Kn
zpL7P`qcpv|5ZWrOmVG@ueAOU_FU|a*z$y<56Ikf3d=rouPto3mEw<!`suugMQRpJl
zf+DZ<&>y?Xe6ddEixhF3PMX)ZK9asZ&cuy+eU1U+BVm%0ksF9Uq~pNVAO9$NNRR$&
z)7vX=QJG^kpVV~QS%VU&Y=W?7T-T~ZxJd6O)MQi-iBCqp0^|0si`uFYPg&1y+1|3G
zHm+JFm6a}yTXIn|pdC6ED~moAcpS~&4WF<UGPsdyBTRXMOkz*eY$iNK48(cigOzzn
zX5>D1Nc3(|gG~(l>bsCyGm9xtOciIQdVZK=T*`<u^xq0b#hA^VoOomTOb>d!J^|RH
z9K+uGOiF(hKzey&=FV9|lf@X1KQ-~#<n125B-E2=_}Vj}pu_Q<{*be{m{5ROH>^Xo
z`^~QzQt_~JHbwQO3ANt$<7eA#ja4-nN>J8P0z5q#4~cHL)55~z9&Rr5f+(JO{W9+f
zHuUyY;+bc)DK;%b$p?*$W5YF@%w6lw`~&W3=Y_5gggVxGUDY;1EPSzUwlmsw{PmVr
zjnS!W-w9M$u(0zqz=-E$X%#1vGmHL~Ws1ho#e#K*D;K^)-AT*l+J?wZA&d3|{o%S8
zpG34hiJp~-?<g36w8C>eD1A9%%tpvR&&(oc$6e34HK}ZU5Uc+A?}=aK1HSz_VDuPH
zluO=V53kkU=Gt5O=%Q}(;FMMKsrYRu^+%Slw?BwS7tH#%^Es|=yHd2n%h~Kdxt7dh
ze)||Q9R=TYj3!t8V!#;u<P#&^Myv^-fh1K<7fXit!S7xq{`V3<gaLR4(5=2=WbYog
z<qt^bpINPd0z%6l7f1u5G4B0=m%*<2wAOa3-W5<fqG6>vzl8use~Ib>F(Zu}xOd`X
z=Sb;_3fgpba?lnDUq~+?#VN0gK*Z3LJ$0E#RPGyqJ#$+h)MBc5GupnY?&&ad`v6GR
zj&dFd_(Sd;+7FNZfS#R^vXtCvlK})u<0Th}rHS}9;x@*tlk&-U3qRl_>+1~bWFI~i
zTgz!<Dael4C^O3Qa+ywa7~0E|Nhdy0*D?Zpu(V_X{vVoQVQg~*@d)@zmWt+0FC@Dk
z>y5h6RsEv>SS2-qi(4HiXW+N0zLP;3+C@5&1<ti~>Nc^my^QuKdONm8hw8*clp?wP
zgP~wm+n*592T=uzHhjRRA~#`b`58>kHF6nuVNf(zjRJr76_FxYZUSzzx>;bk@}->M
zS=R0)|0(<~*08>;Iq#Z)-4~<yzFE3{Vxx9CQCHiJERx?M#_&rh#;}I@e2fQ(Ys5*_
z;7W<`WCpH$Oc+`;DvHoef_a4|A2<?U$FpzriF4bd#;RsK^mg62-i$<+F5B|eC6k84
zJLN3s|9TtE4m48XAb&a_vr)3CP2zFDrSXX;omP6n)$1H(wU0N_(0!P2uTw`qIc0vE
zTb?F7UE|S<^r8qGpMKGboB5NPGjpMY`t)|?(@FR=d3o!K*I6@#*4DE21dJ=sfUWh+
z-SXqb@1cRGr)CnJ&hbfXBf{ixTBE`BMGdjobpc+VVf59OHr?8!iPtc0g<qx~gBNC}
z9AAfr=D=OxZ8y(pE5fA*<M>*`k%Zn3MABhU`JF80ykElHEHNg3+Fm~A2{W=on)?R>
zZADcHg5z_+G|wXG4iKoPrF2!lGXpzY;VbNPJQ?WfYcvHd{B$u2$g$0MKIzu}e5XET
zada+gB2}>kS6}vZs^~;=($ItFPp!B|?&MzYCVADRjzyuNwUEa)>Pt2WQi*$na1WK-
zH_8@m5=Blg8#qWvmh$9A7EZMtyq9Ny0_U<<P!YR+#jgHMW4FHNvlSaE1Zi7MuJ!nR
zlcBK1ZhGoSELrbCwj*dkkb&U4(+~Q{HTknlLPfWaCa5lRKcP|^kKdxizbsOFzOwja
ztvR*z6^tWPD}~N`DTqGDuEJ1Wc(_zwCXa;nk;=%rcf!+wjq^i;_O4;mUhU)8-zM^J
zmGXk4%QNbw74Cm@6RXod!9d$4A^Azc7*ZpD?aw59e*@`!BUg9O3c;|r%yPp)S(05}
z)b7;t8&Z!JOdItPqmB?rM9=g8Fbz6G%jl#F(ENQz=|<rrH*x0YB0FV1Rd6ff{A-e?
z>(1{yf!9%xJec}4C{E%`9B&z5O8n}*O3gA_>@>X@@FKia=bN3;NDw5TXkxCLz@)?=
z`MH%d#&*Vr(*=2cm~V`;n-a0-46){oDXr&XRowJ)mRoX-_)h;}#m7lqS(ET)c6bWP
z;^zhcO%B(Kly-&I?u3c@y+q+>cJ188>@p!NmDE(ren(8S_lv!VT37`dds6<a5r4R=
za6E)6)#fFON1NM{N_-PKDi+QXZNWrhuQ+0hQD0Mxgv%>>6G(n3g#97&w;aQ<mkoEe
z@Cc4F`f-1%Tz(a~iy79$V!5Z`ZPT<Sp+{-BUcYUBlu!6g0KQQ3%CZZ*|B0r$&BL~9
zol;jNYYrp^wl`8YE|KvT*m-yS+(sgm)y%)6zh$2$jJ(A1pnFzTVCVGH_qCH)*6R3b
zgR1}%#_&S#zLC2cBl=k;>~SaP(Q)D^S@8>B=)T2?JM@~PWi&(k0XBcQe@{Ee^Pgw7
zdtQdqt;ZiyT5HB$cVpP8GcSORRe;33kB)y?Yr9OdAQJWSyhnl#MfYM!cuc$!rc+)n
zS=TnD)``U9n=hm$RK!8#yx&GEppMauI8xGIl6SpxQ&@)YyjJrTwg$ujH|HYd^Br&^
zp`H?(#|3$<G0Axc=c=^#30!H8^ZZ<FC!dQIDL=>9Bxm3^O!4;BB5747VJ|)PRu5mr
zPdqU-IP}7bC=GCwABZ}R+OR4bN3yZ;h?97-D_O}KzFo8Pi4^W|&$MX9JroxC{rjzE
zHGdp8Um9uX&m+W+2jU>K)HcPU_GTvG!pTtDHL(M&jHbFYp+{E&{EZI(CFf!kF448k
z7V^Pc-$j<;F9r?9`|pyP$4Xb4Yh%Rmt>J`|$y!Ze2A@8E#u<rzl88Zzt^%~B>y9Py
zRJqbq^aLDVoA<+WVoV5rWIFfkP>_G8kqmsYg73BQtioe8au85>>T>W{Ha4;nm`<~8
zNP(UkX}XZ2_K|&~6motu;cE(`LLmHp6Ezu5w_o_B7xAThA;O}ILDNPzbEkgvq@P$c
zngMp#li8MZBR&l2xQ!M2Zx)>xLH-(?-2Cg{WB>?G+Wr!pME)OwlYap<{!7^Le>*O+
zovh_+f7Qt~pQ+HS+jMy6BMSs8XS^y`@!Ye$r@)&aqv8+9k5uFuvJF&1mt}IYn@VGR
z61-0SfJU|dfZC!decMl`|9}p2RL7;`3=&7758mzfXV!oJX-oub;6}zj?<Jebad!^6
z-I;Rhy=v~AF(QSR)_S=P8>_T7e;ElkdDI__ftFS&p2uJ=s*Ct{j-p{c^(osq(Qv+(
zdM}nHP%MYnl*#NnYS-S5H+Ncu`&;_IANX(QTw-V_X@i%%=lLTFLLT$d-!f9a#HZm)
zT}`)$)z!LV=jlsb6svzc@dDBFyp~jkra*=s_m%+V4O<<{2-jt_a2kjgG2V@;IoiWN
zT$HP-IT78za|S<jbG(dr<4L7@Hn5%=ob@5)MUM4*+q~51b{l6I?}iB_oqPXjV#c=z
z|A0h|A8vR*VD2l1&Y@4?*JsNSKP0{G?&9ksU9(<ObHuDv&FqP!o~ruieR=*qQ=0Wn
z^^K!*+YttCCkuSy%o`8Xz7kbOLcR0_dHY0sL#ZiiBj}#%+n_gZ%CQ;DdEMQY{_SN<
z%OA3pUEF7{5i4Q^&<2lgD>`^MxMbEWNV5xF+mlfx3BMw2`R4@@D`tGX_Xl)2UWhgR
z^b5TdetcYN$eO6r2X_s%k++2;bZH>QYRrV|e_Svs-871%Eg#CG`z!=8j&tR+y(oEr
zDY_jX#&1_eL{c}3|HG6hoIH&5F|{_=*JDo($I(OHsQ;_~$nJak@0^#pTQp|hK(SD=
zz@s!l^8dvh%ArF^aAd-p?okcGQE>rQGV~u8L`-pAj%oedxeB&mpc0cTqq%%-#iNVj
z^N)K*$m)z|$Y@BDu=awU$!*A+X@^gbhrDCz6ORUNHGrJ`&ne6Kr(fElr_g`T*2Nw8
zOeoPwyT^2<i#|-jyd~*cI5Jex%fQ=gu=M>8h-&N}lINN<s;Qf*K6|%u^yy}^t(nZz
zXi2|JX+42AghkTTT;?q~@j&HAjkFC)=7KP&ijw87TPjE89!hAc!-X_#){#>rPZP7}
zIf%k#sR`#_(-8`eKCJ&v=?yCvoAWT+wAKb+q)L9z{%QRE@#b}?!#6)^0CQ0MyPTQh
zROBGyGXFo<jP=o9#mp~C@{p5fjhl5ft*{~W9$KsL&cX!VczGb7eN-wMMtxZxcD1ZY
z9b~h5;3p#fQT!s>+c*~Xs&q#j7i=~IQ?k{^mS(Vqna|d7g(KcvIApv(*(><=pgwkS
zga~Fg*Q<qD<IqQ39zOL{*3JBR0||K{+n&&AIB~$sWIuy=_skHVbe<a}AUHtQ`1+Hd
z%`(nmZru^|b6M65%uX>Bs*)_qK5L4t6yN#eHTcT#YL+`j%xtn1G2sM(D~}D&T-rm=
zo2*99>sMdS7;E>2x{e}+4_Py5Zv{EpjJTKdb7BOx$+dqhcxGx&w7t+-_Vhm4m*N+D
z)#5@BHH=?;?Ns>|g+vwbO%OhIpIDmjzNqeSz%IQ^@k?Kvu4Tk~l_8guhEC2dzZiQ_
z7`%{hX6)UlV1NKjLV9`EQq%QLyR<JUX>}8|6V%{}JTyc&%Zwm|UnL83YfzUFb>-1v
zFAlN6p6Wtj>S%q)!8E~kb<$UG2Cpf~M;Wn`IN~_TM`b&NdKGtU;wZLoe}>Gi8_ms!
zL9*+-Zw+`2&!ZCV`Z}ps@C8>=zS-t%F==i_CN&u!HLiWtwp%-VX|OPC^BNk}qFt;E
z7EBgL5^&z9hss6=cZGVi5$zi?MBk}aEPC4gbX?d^DIHsyg*L?~Hj-G;>`7n-`kOwA
zY1|QI&TcH*`mM3Ch6EHP0UJ}=W8Nbrg?5=FB4(?t_7`iXogpke*6ilo(w4Nr>93>s
zq&}5mu*Bqgl#t5g=bv_vGR?qbe3o%!vAkKsfj%hnP}d~w5%4yN0PxVtW}gU!eK=M-
zXcq<m2eFxvVTc~&`^M6XsXGg=0stbravtzgBjX$j6lLQuuf>__+2ZpIpw9eSAxN8+
zvMxs*C-bDjZ~TtR#ACGrXV%uCsKbO5Gmw>DPB{atx2G5`FS7^}DV+NF(Q50wW{qsV
z#Q3@0o81Q{F_MN<y*i)B#MfPxx_aHD(&AP!pP;N=xQ`_dwJvP{$3J0+@pL|~n>^cS
zhINH;qR!;`etWogNFw2&jjMG4gzl|noRU4IT7+ZX!kdrYH(QN|A*_!B*3aqeg<gF0
zet2L`-C0fql-Z<Ai$;rTx5#VbBLPyD`8F~ggwYjC=N}LlxZR3AWkx562@5PJcemXO
z8Uk@obMu(1ZfBv*?J!s-Mt*y#XEKG4a?Hc)<eoM8MdYSMeBfPQmPT<U4MXqZ8L@+`
zgL3c9U2_DlV3Wrk$33Kz5~3&n!wx6At}^Ar4}?M*?@pZyNN|4W+x%1jyv#c`Qe>I%
z%4e08KTu#^C1r1+tX7d!rp&#NfItR>3c_+PpBQ~x3GKq$_lPc%6^DZH-zNO1i5XcR
zR{caf`(e61Dp~k*KLcvf>w}Uuq~9|9e8$jhD}rTyUTw-15@AGoR310M5waE2gE1Mm
zwR9o4{*I+D)BWxI@|GYiD#j*peGx)$=}Nhi6ul5@Cgk7`=!4lHLBx$Jv(*wu=EEG0
zUb&&#0rJxRIV@+`KKy=n{zODk4xoWs9{z3;%k+S_)wU<vVJh6ps>37&wn`S~m95-(
zVGG<HE|}joA~czIey)_D_EBH(p2gIx>VuV4XOQgDN3f~$UGqkLCPF5AO2w`EVBI<W
zOQ*2SM6wS$G3nBFk*S6(3dd+OH(OPCUnb73Qq^F_-20}BgX9)<EnY*4#0<2XJt!+0
z46d1wlLn!guQ~H~zkN5Qed>xhl?kqTH5E0W`eQuSV%;vBx|F;1J?#h#S}0dT9HrdA
zM#38vPZGEOJG&LIvCi?^{W|E2#k`g^`P`Jpa*}Rr+$<mM4L}OpbY^tWdw(|npo<iv
z<>_+IV1hj{-l@lpN55tc*o@WS(HW&?$(K5YP?hU=3tGuG<;6_4@cZp0)J+OysN1fr
zK182X`jjP@;PBzqQAV{0M$wh!x=ee_=-Y|1a~7Zax_A@2IK@TuL}I$qAt4}p!Q0hK
z(Xc7;tY6*HG_JQ!ZqjH(g~F2Q)UW9BAcx0i`O|G@?V=EzW_2P%=TrS0fVNhV5jy-;
zyV}m59_}iR?JF26-PSB;S(iFgrTa8wBem%99PMrSlXWyoY{zy2*L@0xHU6+t*F34}
zkmDI1<z^~DM$xYc?ZJx6hj-W-<p@DN#_aDv>FocSh5RG!o#6jz6MtASj`??+_>vUZ
zU-%X}f9G4&^V+TA+=W#_;K)Cqhh(MqYr;Z|*`J^NN4H@(WE~-X2{chHWB&WNIJ7G~
z^OwoEv<jS^bXn<ZZz9jP7*3&N5hnn&dA8?GzEfl8hCL;t=tZ!OR=&C?G{w1>?DD><
zmy@;knWJOx>=|!-K|ev-C1FAbZ)<6#gW)>Hrhyn2GU$3Td(jFzLcyeY5+OH(f%+*-
zd6A*&p4ls+s>G>iZhl~Vkn?%F4=Ao(9g*kLfcITb;#u!j=B1yVuncE;rq4DKO^GA3
zdCwa_I-E2PTH5)Hsqt_wOlEN|ow=lEb#`*x5_nw&Wl#dnAGgfw1AWkdz7wOjs0)xC
zw`Chu##$KE<$#k0x!^Q8(Lmwwpa^i@#ed@fvcRlKpQq#xL92d5UG2oa{=AD~WaFsw
zUZ(Hw8pEuJ#iq?<D}k?i&%Wr3U(qx+9(DLig*xH7>j6+<Dzx<6G@RaDjWdU5HvSA(
zo$JRXbib*6z!@5cL^@DGgp9XV?5}1_Wi-!2<D=YT>WrQHwqMB5Lw0IWGghzHINSY&
z(wt+i`pRJ$0>@%`YnuEB_jqrFVf5E1-z28Xg^IWGw0CRuXNMr1=blTGnn#K6OmYXw
zx{GXXztN@n#*(gl{&~K`1r(@p&M_S@JukZ-$fq~;bz#`j=lX=-kh&8_S@J7!vdR^C
z7Pd{6nOVMSN8s{+l0Bjq1_lF{?xThM0(f8O2;cUi3f>i+HDHAOzI)?$JgOGk^SJZ3
zUCys@zd94r!zFKgS%G1O&@!G>oG2kz$n(7A+}6@iEk)fFMT_-ID?w^LKk=UOJyQSh
z!aJ{N+GB#&FBkjSzxwJU^4@uc<{w-Y!v}M1sEArvY*uK&FQJcAi|2JXPok)?OZQqH
z33lwu;n);9l$%ypH#9YTtn46D`0c|Sm3X5uz12>^VZV8V%nWf2K~+CSADE+8#-!4H
z+WX1TFT9Mby78%D8h^k6jDoDYi9gCsp6YkTn}(Dn4VNzJw0W~Vq7&YE|FOR6tH;C}
zB(hUr&Co)QK$i4l$d@*nWlyf!`N&Kx-m(a~F}7OuryAV@zZs&AV|$=$9~yBYAD&nv
z;)sbn+#>-wbVa*e#foI<g%Z*98|5|S&Si|9C9G*TMPYz6Qo7<*R*u~CT(m%C#1Pr6
z<T})8$J=U{c_8r>OVoc0CxTu;Y_!(>Hw8!GH&e?m+Nf-dNGE|WIsUE|{!(Y|Lg{6)
z#~YDd9tz^s@J;XS(=w`Pz2Gunfr=18Y?yh|5Z$GP*FO=Gf)`om=wr=mfE=SqEGfs(
zjuJQc3~c+0z9G;~mzV`i!aVTdi9ol>of;fi{EYYMM7oUlinRe7nmgrmD4#DDu-zf}
zzBaiw8N_Y%fftx%YA1yCwYBwe@~q|S*1uw$M)g)6URkSq+Fe+O$~XUPtdF7MK}{2u
zZwy`0iT#z<G)ttInu&XsitVzt9aze1XWmqkF!H-rISv0&{6vjE>y`SuBiYdGW1?Ww
zhrSu4y@|e)0}Err!U~Utd<U7lc(CzRV$S@2J7EifiP!5P$JX>YHitJ-cjzMAani0g
zR-IJXI(vMVqv+G;!_D@=73H}Nc$q51@hNOR!AP^m$i)Zo9jtXbzEBqK8;a@0tH}o`
zq{l-G!ynK%*nqOp3A-NoG`ru0$FcW5nsbpBon&#(t`Tkpn?9pZR<3M;rR;4@=;TNx
z$-j;ZSYArmV;JkcVwAtqUaj^Lx1bt=i?8fwSsnAQ`3-$%!kF8noqd<NtKIg*&fDn<
zoUbSEg{H0NYKhrk;TVfqB#4DWQ{6@>lR<YZ-jy!XUB8<WRb+$y^R}8G(u_c~$Hx8n
z1{J0+Q~uSmq!{~gbg?ZWrie8raGQ-Bk0nV%dIw|B&??ZE!ef;RZ!f&SP!{khE}ICa
zuClW9v1yOAmwA-={zm)Fk^A0&@+0MyblcTZm?7^btl{(U#$aVLr>h_av3<_Xv;%5~
zLxC^2eUiuU!^N#)s3JDap!X$nA`uB%f`mZtOBQSXsj}nw&KI4l^JUJLhEoR{M3rG|
z?*rIYwUT5Waj3^^r(9SyMvT7a=V!+!HaVq;wLqnVXFiNApC|$Na>by-Jt?f_SZ<*G
z*_{OVbPHnD#sxn(y-}a5vX39=tMjKD6JKRHzVDtAqWewSsUUBtK4^AZy_eQc>nMRt
zd!|Gydvw3peRxL=K~Pd2Q>49hs2Qs6Nnjcor~9B#&4p&}EdC6(rVGfUzU;52M@5wY
zAl4|c2(3aqW9%_Xj2OU<e6n|;4Ivcq^JdTDyKt{_yiN@ndnsqIJ%;OS<3^kzblg4R
z%UCn*T6F<d)=FSuy#4mto%s(a0_p3sRyKb}aTGT$T{aw~<URPE_i<8mM`Cm6D2B*-
zp0m(Hq>s-L->;Jqq69lp>GQ9_vP0u!;Zz_<BfS&SDAQ^k@_gY6?AAT~d!}>nlw|0~
z%k?DMLi^eMw{Ry>K9SS+(-j8~SXb-srw>TC{(z*2QtTG^m%h@Zmnypi3Kq9N;w`y<
zEXx1u<}MZKMyBeMYfvwP2ABmFXGr`3?W_Li6ah>G+Fse!{5r~SetnSjOrQggJ1+A_
zSqbDB6@f3&(T011U#50VZN$EEBRTPw%9HJ}bqv6DN8VUQoTm3L6^7u;b=3^94&Yw>
zh&a1BS`KVN_J*}FUgh81ES6OSN7oW@arVraT~i(P(YFExj%<rYyY~QvX2-vMqDf)v
zZ1n0ObpM_ux3u`cPTB0V;-_9~Ok}yDSh2ly?u@op)XaEkOvWb;;*X^R&oQmYg4JWy
z!K9Ze#yCbJGf=HV>xl(@ItRKBk2jebf1T|SXF6$%pyrBIt=S1^{er7YCt=Pi7xtRl
zOMVoAc~}UCQ=2&Z6(v)WP2EYa3EzuLOw2AwO~`=>EzF*=e2gBFK{ld_N1NVwi#Oju
zwtS%S&DRj)&}#zZol>d3-fr>*eBy1>rwZQGo=5$t{A_g+{2*n4kvEAkO4deKr^d}8
z0vSHUs_YYYn1+0aW!K&G@*V-W6IrZ5jBV>>5NuHRo_n}-!V4yTb;1Y5Gsyh|;(AN4
zZmIU}(UVb%y}F9k{d;zO&jP!rn+>M%dC_-7QThRauiU9mxYDfZ6*%s_f`8mXfRbj=
z74%%3*tY3lA8dNS$Xaft>wq1S>45p(CH<hP)ZY%P3T3`XBq~wiQwyLmFg|`NT9XAN
zSN(3!D^?a=<SJ86E@r6c7iWY6uovEl*6=yj&<I+`ND?~=u2&G)udi;0BayEgGL>{@
zgdOU<z%EacRuJR^@rO%0s94p3kDmxof3B4eo=LVeSb9C3cT5g=)bL-FV!x0U$}aCD
z)_l)M=J=?vhpU@yIs81bzS5@Ri5<yCV;xsd{I#0g>RiZ}co=F-P#sHt+m#28*pms~
zF#EG**rJkS4QtA9N)H|(cj_DJ!Mou`Njl#~RFM_y44fHQiB9<^@CxqmtB}Wy%^~y1
z=Uho)a(m{q)VSX}s67bu3bq0Sc>UPw7a>>TGytL{B8x8<=qD!SQ`a`nmt;dNKTnp9
zD&_v7)^EYJ)JH$nPhB^8zw0JB8!NXT_#Q+SrQdh<eZM)lV+OzZ)zp*Cj$pAyuEP@h
zGxYbvO4nmPK-`TiHJ3ZCT{3XUwL-g<C`ToZw+ixYD#O4Z@zAB?`cSxN$+;Lr61*oO
zH*J1QTu8OC9Di=P3MjL?;lU;5$g`B1`t-5kSDKqVYN5SQjNdiyTV+za(GnZ)ge6&m
zo^KwybU;r&?8cEbH3C)Q{*AkqjK)&rvt{Lmc2u2~go)vo&BWQKba63ZK|km&O+h3g
zE2uTcvYj&-FOLt(vTdrBU+3jy_rS48`nXD*B~VK!e<c_cvm9Kb=lJWBq%4O4X0Hjt
zeXd<k<^yUc*~)Y>-6MGEeDI|uy-JstB=b96#I9<0hO}}_W7#~Qy{MVr!?#6kzv79U
z%3{59P2iL!>5&&8nAkT$Ii`=a@^LBJ-G4O4ssHU^@`d6PHkj@jmZ3&Ql+0wDBz06P
zjOk?Q*S^2_F(nLp!vkK)F)zpO0JcD{g$f{9x*|q|R{>E$@1uBMueFy|^{|+|IdoY4
z+^YsfGPlMER=g^!r&|Gmve;vp>hex2%6R&-qi$?bW__OxmF(HG__?GUJz5(eyxLgL
z6#&cmUfxu<Riql+Fi0k2syt6HO!kQzc*$BT7VEhnRzZcob^Y9HXT81U>Gl<W3=@lW
zMcD~fv?h4?na{qQ+EbH>Z(jTvD))oQ+(pqpe<i{mc4#LW`p<_I))k>28k)VpubcTN
zSUwM(CNUc{l7&-eJe=n_td!YXZ^y4!)y0s7vnejw^34pK(DN6Q(5c)yb8AzZd&Bu;
zo>G3T@bdwL#xYzG^H~+E%Xqd%ls<J68v)V_MpC<?rP@zv?6CtASU5B>3T!jP3HQeK
z*468LSnM+C=Bwv*^gFTQ(+;%5ab;Gv(+6C7f0U9k#U{D)SNIy18!qb@rXJQP6>R?w
z9H4_K`lcm>;};h(6rnP-*@Cru5KASdpAMFl3G+AYmjrkQt<e$+Ka$)vz#&)*e6sY7
zO^nYqTVsAXgtbvO#D0iypCrW=(@dEWI4jZdO&}NV8}BLoT#1IH6$MJ?;l8>yZUu|c
zWX8wliq3g2<WnTrz&S2WazWwB-@dQlu)XOJ<@9{U=p7l);ObhpByfygmyZ5byAOZq
zg#+3ag1#YyHZA*u_OSHzHxnH!d?C^TyEQ-486`qRpPA^hPxoKG7%y53W-J4_T*#<_
z>snP|_RWHC6|B^oH!}vVUTIQcr}qFYx}K<orbyZTI$$#BJMPOcmoOQ`m89LKwf@QQ
zwe6U`z!5P7acIt1)^O#=c3-o}*O})!bbb@xOG}kxs;claJ8Ae9LTop4>FqW|8bo(N
z2%yLTT{f8v4_@t5Egzg<msn1d5p}+hwO4L=3-4U4>~G8y6s_wJZna!J6QFW;Ium_r
zlvC7+Mm?tMP&yw9g5IzKxH%A^pl{Efg)QcC?WVZm6*n3<oS2=&e_O%s+NQYbRxmq)
zL2tBD%k2`3C4Bqv!G!2<*ORdPCuT`d#aaAt6t)<1z(LT0cb0%Ms<k3)8=lodtC^nX
zWo53lWR51L5txhH8)cRPEAX7}5^`_0DAl!PBh0b-l<YV_^Oo?nQbe8t@)MRD+7XVC
zU0QZb@<V%>jzB?^P>FaLC2e(OO>JFsom91K%#6B;{p5TIT|Jabnd`YuTFIj~JuJ`!
z*<{%SZL9cxOF*QMk(&a3=@m^^_a9E`|D#2Kf3rV+yA+4`O#2jk+s{AjFD9^;(SOyk
z(gQkH2%uw?{+o`q$YpA}{fqbs4IqdyuKxqN(dB&;_8YJq0s&6;|DlbA-w+5z0ML5*
zA*8lAzrY?&IQv2O!-}ZwkKg0m+OmT06Noph5mH*#^UnBUyXQr^x*v#f{jm9(Vw@7*
zk;laBl=jK1$-bZVtlbyL$M1C@?RzeXnsrg)s``<6v;d*Zk;>a*zg<LI0iVh9u{Mkp
zv6WY5O%SRmn8?eHM0x3c)OEWaty%Y_kLs7uvsDqp)n#18V@&yDhEVv2BrxmJ^m=pr
zq;RSrnIzIEKpNYCUA1Q76YJr@A+qdM#Koyi!*?QVCe?t%<wpspvXd2VWQw;X0v4^c
zqw&HVqm<q&(>IK$96;0G_%$-OQ2oiWiX0;iC1P;<yD3cwj;Er;(Yo-Cw^DjyL#K%9
z=PqxnGJ93&z-{qzPmWIS^UHbObi$sCeQRYt>ma`IF{|SeJ)%$^Fp7b7lVN(yaR{f>
z%lHF3Jpeo1&fxDXld2Lw%Ji%>-+r_TRIz(m96J4<2g#=hm%V+s)Sr4~$#<C&uAPi-
zfs*tD6|{a{o*kj}uK8KF@v|KkK-FSdo@C7`a#-t^Cd23TedM?IR$XEKtHf@KF8p^w
ztnqSr6vXD7v}kxba5222`<Y0GT!URg=iOvv6PaZ!V`zrNo$|K+SJjW4uErQw9#Uya
zxjS`)iO&<HpM_ApGg$5sf9@ICjlkSVVcspV63|N4|4w13t53}c3KXb#n;nu=D!lLf
z6`>h*6J4GqTB_`48x=RA%|`6df^u0>t11!2=JQL8>KJ{<gLEn0%1^|u%E+@5x7A5y
z=K<rWC(<9<q!nsn<Ni4~nK7_(6eDG4C%cb*1Q0<m1jAA%y^40Uh=`;%`i`;c;qc?K
zeKKJ?OdVwDkBFrut}ijKpB0OKF51cNaKY%J#5uYQ%hPphr5riYB*s@HW{Z7)UXnr>
zlxIx{=r$&irCAKGO(Yt{9$<OWgqUB?!R);{HGC;~rP^BENkh)%n|*>9ls$Q^HGvmB
zKEhvc9C$1llr?G5{53^iqHIj=*6bk2#VC&*LhM^qv*+SiE7)jsH=YP+dY%w-$8ZZ!
zYmJ2FTtT|3S)r6qQ<dv$!_Ddw9_CEg8yP-Ek*~O2hX__kWJ4JbXtImZG*Li5RRn<7
zVYok)r-Gp@a>CO`$u4_7@|!FJoPwn=J3ZLBbu$UJ8C9pPBFmOrXzHo!ul1HwBlf-8
zEJA-)x6{VrnI!nxmlz&mP1P|J^>GQ33vc@G7R82pTFHDz%Zn=pAHq-vV^U+i$AE_$
zmJjJY6F1&9d~LEzSZ?)#J1%lkbl6^7RNEb_WbN;MC)z%K7W>lXro7&%P%4>-b5WKe
zz4*Na<7!001pQLFzkMr<+GLjyJ+%BPd8@}zVGpi3X<wG}MlY8=VZakzs+2GG&`SI_
zTzD1y%oxu$WB@bOPN`DS@zmgOHk_2m)SZQ2S_EVZ7VqRw0qo%lc3kFc#Vy0jDK{+%
zkFISWZ!d~NKfk$?&{8%O$y~U+Ye!wEwV(HE$Bx!G<}Dg;p|BvB$tf_{Ia%mu+pM)6
z$uN%?7{}gE;2Kf5w^P<V&X418Ww{p{cQ^-&s}M~X_2*0GUk^O149^buZoGwdC}8h2
z?2P!&Xx3oU%C>ww`GB#Z7$wxcubzJ#8eIxw<JXCmpR%WUm~^zL6(g^zTWI^}SK;!)
z;S=t2_vkL?$95P!{!D<T`40$@!UL}h`ptLY#kSdozep43n|qfVvMv(Tw@qMdaAee&
zt-D}oENMHY|DL*muYSysn0y00PU^S%YaQR&4YM+rB<7iFb}s$DG{BQJb11d;ctEcj
z=M9Ik2$zZNt*t#}1FNmR#xH(U)}+BK8Rg9H=&dyquwEu6{&eR?^DNrTDUT;xFj2B*
zs;l_0g?waSypk^VYn+S_-Y5~EKG56l^w7H_46aSJk>VcRVni%+9Bn&M37H23G+32c
z+fbsz&;7&(E_#;6vs$ebH35Bfgkp$#h|anfYSkz)=$t^?<2KAGxO55nm!_HOHb8gW
zeL$*}xz?Pno3@X?SL9)3^ZYiGOCsJ-G2jJ7u_W2geq!opzpf(75m(S2{+qhYmq&<&
zCv~!7{N=OLasn$S1(}-@>G_^yMpLfGJ_N0~gj=g+s7A~4h(zvnXY{10WD;`ILg}o2
z!g@Yv*+OU5!n^oaQ#9W`nZ$lAwMHgpzW13>I2gPc_fKYWK4>q443*^MXIu{O`lL4N
zt32h_n`b@D=(LjyqP#6BxT>$PUSc|q-fGSoEL=MelE>bxmfi$QtHP3H7t>z!8Tib&
zT?V;DLP!ifO_vDTrr9>RIP2)LdSBOb5~~QZ&VrmBnQ(%5Yl?Pfa64_>oC*g_>iD1+
zmv}8fB+6Xm*_8_|_yW|I*?0Z=Hw{MoTc5fo3-rNnXS`6DUKal*Do4SHSUOe?-<%S$
zs@S_RfII5#0s2!@4`w4;`g8e5X}Fv%=25Y>Wsp_y+a7)E?MzwAhQtA72A$fkERZ@i
zHC#yTEaka_#u0sE-fX9rCr@6W#q!fw?b`T!!+Gb3>SU*8+D(kCGoDFr-pTX&Yt+rQ
zR>-@8w&RM>(Qr2h!nyKNx8b)4ja#&_-V1As6mfQ$(=Wm4Agfotum@aa5}_uJF61MG
zAtrK0C@2?qUfy>+*Jo*OR*Kqu&^gQOqdfJR*2;=DX6c>yF?}q-{*vx|Rn^u3i`@>p
zMLpG0g23W;qJ__oWy|n9F}l=s^%uJBZ2y3)>u$|C+3p(~k}2})ODV0sd1?t@W?+99
zRD#}-`Byv;$H<8;pBLPrT6H|IO_qY)_b)G@$w*f?_paK`%w?P)!`2*Ybx8O(N8Oir
z9ovr@So&#_PrTT&Zbfitc^nTpHj6~q*ZY62^ET#OX(=vpv&jI9bF$WsWRr7#*na|`
zCv)D;6Y{ttS}ekzJ?(MnmM-*^HJI$`+3M&`^5t2>o9<65Ux`3@T`h=aP98;RGjF`#
z4}tDBW;-eE-`fH8pmWZ`va_R*x(Di(akUw~Dc0$X9n5c0D$KFpbD<u|pRLf6L6kTm
z>Nvr?iDd{IPQAS8^RY!xZ9~i|9r;E$t?4&1eFg!;0)dVnzJraS()Np2+G?=o+WMrk
z&Wr59m*acx6OxS*bUcHvqMx8S4&l&Fsa>W1@~#h&5}(JkAbU>$ta`R>=hEh+h@RhX
z;{%DK$j7(H`<sb*RHae>Z-=G-tK<DsxO&^uF1&vxcKWYuSN^NQ)iMtcibCTzbQz!B
zikA^b5NG2)NVNJ)?2XkOnwFmfsZB`@iBi5j#7^?QU;Nbr55x|DqDBRQA#bR(c6C^5
z4!<}Ic$sadWybvhk^akZXLhUw?nTtX!we8mXE^)6yR-iL(C&GJ=+}3MH!in&%MV`t
z*Eq*He;btwF<z+RSPzdP?I73N3>)G-v40y??&Qo#iT?iw1(E)La(YK%CT>`gnNyQO
z1x#kj;QV=M#?rBWiM`AOPFk^Fv6LzQqgl-VuIrRRZ!m1mSGbsLmaVM(Qj)E?)1}=k
zH%v8Pc3_eC<VmqmbeFbA^(cB8p{n4({7-{yr!gW+2Y;RO(xrB{cJWiuHvQ#k@xi-T
z@C5G@W8I_a`>Og$5pj=P!#NuW->mE4MR>9_H`mBIJ@FfSCz{g$ohIdgRGG@LbFi{B
z+%??@+kc=x_!NhJh0EP4+Bc6D9dtV+xNjsYt>zBpKL=bZh9RAJztbBX?)8>8PtQd=
zdykauvOOO}6(uN1<zZ+EGmbSfZdydxC-HB%oM2JkBW(j8OAf$8r|PP6`MDJ7@D^wU
zEJNOQn1k*oYePDAJ21u~c4EU_v!75tJvzF4VSEhO&GM$iGCwqvvf=2Ax!!XFa?;Kv
z{I=uA>2?><G>T;VPx04BZZ%g<QToDqljs+m*C~y86(t*L$6bv<HaEk;DaL*!s)1y;
zL9f7K8wvz;2r@I~{@S>`MPcobj9Q?n_0~guTY9~veN1xuooLzBg=nJYQG0}2Y>0cE
zVy-QJ(~uEe%dM$2sxVzNxtG<?Ux6<DKg*TZrjcdakzo9pEwV;1&#j_jNuhy|l86&?
z^J8*OG;rU3U4wUP&Qgbo*Y?70T}lF&wy()X^UeOZbTZogSld^*iT=t5T5PgVW8?0H
z3$Q^MybBWHEnSl9JyL)Y(p7`bU75h=sgb$nhK90Ce5i7z{EKsklI;pyn9ia<;cy7k
zeU&k(;i!*yt>Z?iVgAUlL2!4b1==mNI2tbU4pM5=i{-(e@ZDTa^2yWRD0J(4N)}U-
zml_V^96v+l8yc2<9+;OmMml@--1Dr+)r_ymuWb2}0!KHDWVfjfw!Daa?izS={<Zna
z_LQddN$oAq!v^4_GU2oZBxYiP|H*xoV$%x?RckeTSo|SdvenJN8Y>g;yWx;jdNluj
zT>7kyBC)?Fz&BmJ?+-|0CYmN}#{Ti`_Yd2s(JhsrEk!`LLCTlIvef(O#J0-jLa$be
zxQty}S*PV8tz0wYc#Q9OOgnPkvk|UXTQkK2rqxL3CuLDA>H0eO>_uEAT|{}YJhfa|
zRQzPb7IR(+)at?G77!n6QdCUdJhaq`YD*qH6o6MND6T}2b0S)nb#b~cZs!ZL*+;5y
zuC2YaQT$J$qNc>3pZOpGJgZBOzQ7(~`9Iiu%c!=#Z{IsD6iTs{;@YAuTHK+yq(Gr)
z&=w6e1c%^-;toZMJEd5W;I5@uvEc4ba0%&?-(T)M=Q+<fXPkS_l^4$o#$dqSN%mSR
zd(SoJcYeMtB{o%a({dj2M2BNMhsV?G!{0k(dYyQ?2(E)j-P?4aoxRb-ZH8#YgZ~n@
zq6(qhkneRV6Q;t#iETV5n8$HI!2gJd{C~kY*cHETN6ur;1+Q03b1t*?7<O%xi1_!v
z3QO*8{Y51)`)^c|;`z&xtbdimvVJl%`k!z3zxS!kukQ$jt@8*I{r~-!y^zjmuzhEE
zPU(Ug^kak#S$UyDT=34W$_>C4zf7e!if|r)^<2k|iBZa-JI0oqT<}||U!8^>)X|Z-
z(s(vs0ioS~9daBiodIOHNTq=>du$N314#-O{4a4ORwII<#5f3D#REnoD}*=aktj;E
zYbAD}1*dtu1h0`uhlr%_m+|`4%8gbWvBW=sNEBw{zL%PxbfcRm*enK1yQ3`}j4T(o
zj?~ViMP5dr<Z@(6!M=n6UN1jc^yY^j1jwxTpA}qTgfI*kgo*S%uP{1-tk0VtxmdiC
z^|{um=(8)w9EWm#>>~5G%DDP?uUK4Pab5RHH%Yq=dj2Y;Zi2g8CD7c_oI}P7;@CCU
zcp@YDu+MYrqXcY~fduamMYHm`d5kG857;zUi90Kl{*-z--NIF*l#oNEwem`DErw)%
z2;bJ^S#8?enUC(ws^*YzV&?!SyQ*Wz>UP${W=YrgMe|G7o{(yMI|UpSe8$6PBsfkg
z(otHFu>1%#7Sh{<y|zUK!ZLoYCIw}@`1Ju__O5|W`!w*ts5fkFiOlYJVSYQ4Bw%xR
zanlfT@Qw51U<hsihhDoc$9S{Ms-*2K1F^BqO-rNvCB&5g%$&VtuNtooko2+hztVAB
z^Ei_<@aBJ?Gh%*M;u_MNDWBkr_IRr(rq$YEK8|{@M%k=KhSJg>DYEr+SyWg^Unh@h
zGK+pF1)tPQM3H~AMRTZG02v}ucPu7y&9H4Bp^pYSHiRxEroQVaEZ~*!1-E@S-1cO-
zDE6F#lsyM$O$1T3UrKUhUA<pZ#@NqpwcT<U7|Zd?NmkRQ4Bw**d7vzv;haSa=MYVJ
zecZCKuKUCG(ss&8<=N}n(b$oMIW~X}*HeR0myswg@`!IUBkxx^cpJDjbf3(3z7li!
z<#IX1#-*4P0>sEjsCH9LBLy((A)8cA&%}*|>iIyHpPvCmxbf`xQ2JevZ(9-A_to)!
zqw<8s3B-P_-e3hR{+#JBVNP(w<5sJ2tX25RbF&LrKgmXIw98dCqZ7*2-@g_fu%$gI
z#q6=9{@ebnVxPl@Xp;`KDPAn6!E3bt5SPXYCVD9KrQ+MZs}u{ewZeL>awP*-HbSf6
zmSmA4ep~i_61x)9+<EbtG@Uy7S%@rBH%cm~cs>9E{8iQE9Gyewv9NDPgSN+1(5LVD
zo!M#m{!WSLntd=KVbWD*NcoUKNPYj)weJ_>-5$$IqI^L~nzgJDNP@{Ex4@l_eNoac
za5aIK`G@b{#j&DW6ETTTyuQ#1luG$dCd2Ur#pn)yDG89}q$ggFDS*8wQhL4F0~g(b
z;f=i0r3gj=U9(YgSN=(@bdzvL?i?EON`?3IOxrW>5fRgF4Rcq}J_-t7Rw+6peS}a%
zNwcB{S%JZadYOs53dbG2X5!VZRj)GNr?y;w098k+BjT5^6f}3b9&f>{-6Ho@RK7=q
z_NdjUKp8bv(xQ0sJBbt3CKdJ;02b;(BS89u6nS|U!h+TwcYmt9C*iXixS}Sm(MX=V
zb>MzH16itrrYJ95nHRVSYh9C910%0(OzG>XDnzc%F&)a6AsDQJq%~@`g;@I!Al7o}
z&e87<d%U$&_xA=$daXqKDCEgileWxzn-5?MwYl1rP=IIrYk+5JPe^YjfAhE>e7~8r
z2xxJtB??WnH<4<<i@dKS!X~)cm>_cZwV9WaS&rrGCC_c9U8dh-j)i88a^T9XxL)<B
zAf3MG%*HfhW#qjMQKs-Ob2Pf_;6?G#ispxC4g)%Y?Of|beQ#vd@moydFXmT6L{_NO
zi<;j`p@%5?;_Q!4g?R2YD90eb^olu0Zq}l(inr-`k2j91e=}8AQD_kMBo5V>2?Wwa
zy!e%nWvV)ImGxb!fEe|xl^&0^thi@G{q;3xnFhg8bh-nsC#1<_xvp|Sf7h+9QC=*a
z?~^4bqibCKy@$gZMP&U-Yd%W4aZ8=8RLv9nq_I3!U%7IV>DHD`UtRWcNcV|(&TXSf
zj&;(@lNy5t-4b4jSl5LSL^m)j;su@y+HS6CPBj~QtsD?*`7o%C=7bsn?Wn1k6Q`Vd
z3qC#iUeAVwxtoXgmItjO-M@1ul<l~KSW9<7FYF&Rs^gk+E3oLts1w7b`%Jh)IuVHQ
z+5}tbjI&I&j7SDw>!UNQhVn-~A1<}8Ska7a>Bgoz$!e|;#~)0uf+5-I1Qy?(Et{<)
zq6>TdW_c8&o!-3K*5Cx35sis_kUV}sK^Gw`B{hYTy11klIIbT*`<kymdx8;YJ!mlh
zv<bk$t^Zk;723+1)rs(wNc9P@<==IW0FzKPS0-u6EClY{OlF1i$_aPHkQDsH;n}|q
z8~N}!*6$U^fP}NNw=b>t%Z6~`nq3BPm223NbqZRho%w8tbrw585{JvZ55kToL1*<%
znV?Hs?$i7l8AT`xQVR0e!#HtZzVw>)<Uo%RmfxQraO%;<KoO-jjZ4wou7)<QrVnRl
z^qW2y22I4vQT7?<B^X(URk)Tg#Eh_oxO_VY=H+DDSkyoEZ#8#LxN?*;i(9(#(?MDy
zifBPo!3U+Bp)5tf^Do7HST=M+uC9Yuz;{T=yPnRggsx+-CVSx1K9A}n(RDMI^3*bt
z0gyGyPwpI@IHo83-}Bpg&bD3*S#1vwS!<9A8$G2}a*pH)-&ANTD|Hpgs~)#U%iy-y
zpt!%nD@d+_Z;cyj8=H*jH<wLpkv^4L3i!231m%X%+fv8bAFcoMc2SmWn8Z?Bo9Pv9
z?V4AG;H8Zxq&FznR*G{Jqbm~UXxJA3pR36l3*EDWd}r^q4Evys7nA&Gkc>!<z{2VW
z*M~`X-ETOThVt>$1?Npmjm-YD>Zn}qzDw@d*jodc)wdeIM5#nKOPe7j`aL;mrqu<D
zQJa`MdSp%JyY&<!5}kxi-$xi1A*wzyCk^^vNt&RYMx2O3`P4|UG<;15_W|;Q>@XHH
ziY*E5mxW&vcK-5nNnUOK>5x&japRY@jEWxbtJUS-mJ)cJMZ7dpxchRQJE4dxJ=Mj;
zF6UGu@kuQ0cQcqjEp0R&GJM}vno6yVW>3G=#RpF?Z1S8Y&9xpXytQ<i45NC>JFokS
z|5Hahnf8^PDj;qRO3d({5Q9j#=K2S)2V~>cO8c9W?Kr9^gzZPIk2`4G-qp)1IO+|u
z>akgr;Ws^fmbJDNVq3&9cb0`W)AA0Lw`3UT#tXyW;Ns>!f0*Ob^W6E#^#u+97V4xZ
z=GfJT)ayaq3}qZ7l{wo%!0V-;k57NqzGu{Vo2iQ;dk&*JvEwtP-u1N#V<~m3h2$-$
zxq~lU-^24`m9;mbwI2iMGo1DOJny7SJa?`s8=W2NMvkYD(|arv5COknx76B@{GHeH
zdsCVfb7$M!OF!{wm@NwwMX2_bJO_}&m<N<c@7QIhI|b;)gut!cWcb+1nw_7RpmmIc
zc<o_-ha|5~!s<OS*pG(ezL3L@NjGY;FPIHuV}Gv5JR*Pp1;fypDTVQ{B27aJny1dw
zfGQjJQa5)+CEC6KzL8T-`(qrXvH{|n8fzNkhgE7mH<%4^Ql8z?2-4luNmBT~*wYZ}
zX^)A(tu&^7@p#XKJ_&zF3au12=Ajb4i_@z)>i?0JSdkL@G3<Msw`?Q4;rJ}oDk@)J
zA=g+12E~^0%KLdM4CPZDRQlO`UwlGqjJHi5!;$<Qf>#e;#MGhHvtl;sxh580LRdm{
zjtg^t4;!10*T@IHr;}($RF+iSvN@cSHLTHTrgbe6=!~C<M3-1uHhH*sDQ7BDaAybW
zcbF!=zE-|dbC}(%02eC;OuZgEt0OSTuZiFIdKZ(%5$OXEu$96vAGrj8u)I(2ls|Xe
zQ+QVOm0BY$Q(gb8kIZ4T<kHkN3x#FSdx$)hbk+~(Gq@^S^~0G5Q_G9l7EDcVz{gi=
z<A+v*@|8}RbgYcZAAXP-DJL`-J3HXhJuXb$Tj~GM`kQP?1wEwD+MJP>@PPZxYYuY!
z04rRM-|JXgAPnK`PJIny7CPn<#jiOj$8vCx`^GYn@_j5UUgY({#RE3VVLp7us}LB0
zr^SyQYFXPx%iNh+TQ4jA?(l~Mq`yAQ3)7OMKaC5x_c&p_dcW<ZU+Pk27ITH`9pnyt
zlNqs$2?>p7w#B$w6Dk(2?16~}<vg5a0|T!7vX?X#kZpP1&Zm*F2K{sM25B9QLPdqP
zmwoD=a%(0SC)nz06ry3jr<q5f#0~}1@f1OCm1!SsluAIDQ|U7izMSyU_27kP%~j3g
zQR6>H`!+&?nv1mPUw!{I=)WA8C|WKiO}AIsj_v;3KDbcuy<2ve{ECocU=26%LSLOa
z`vy{lCpoDNk;SOZx{ql=?z`E8jJD(sL7j6wntJQROp>6Gjeyx-Ly*TH!<wEdw7O93
z<eL{}it74Lhm@9k>!yz2W$yapH8biV1(LIKa<)mw^Qv^Z{LGF)TK6230rs=^hSi<S
z{>!|lOgD-W>aO>E&}(`WfAzX+?8%lbg&lF1A8_Yak0xzSSL#Lp>!N5Mi+Chr+v76Z
zYr*!~`&5wO+kST7i?;?~x7t5|nG1J$5ct@zGG6&fdQuc=tO^_UvK!gZ!d|U2hK|k<
zd}ilmgU=7@wii-Y#@cdA>HqY}zZ`J3zS$Sqtn2-br5RIkHje7%?R%K?d!!*x{$Z$m
ze0@8>2_WI5#s+WhO>WI-{9Cj8FotklsQ<qRg7=?>>m}YW!2ZTnm*Du934YeC7NdU+
z-O&-xJa_)D=!<zJSaEfSv5E@M0Z~s&f5ffSG&r9k4x$}f_*&=2x3CLlQbx)Vcqm5w
z0MfS=vOnak_^9h~KxM)spc)`I5FlmARwuDpYlD#y0Ki&C10Epks$dTSD}iT+-dixN
zXz4PeFt{jTvzC19=Vt>i96H+faa+KnN-vB$jfK_)tZk9L_QXRd%CZ!CC0VOT#ko*`
z(0=5xt?J8y_rlHtzSI)XGL#aWq?elo!HP#^M%Csfu8V<&v=JHGNE6lEJv9uMu2GCm
zP%NcWwvw=J!>KK6=E|9~gO(cZxK-{(4-PpMpT;k!`|Mf8>(W@?JHG6^NeU_2^QD>8
zWIMi0T~kjOe9#=mpYn6}l}aC?s)kFvPYN3@CKOjR;}M|{mbR}2biaV*$T~eac_=bM
ziIFf9Yv)G4ZRqfpJYK8@uhO}9x3UQR*romvCDmsO%zxp(#_fyT+UeUEx)SSK#r^#8
z=<Jq<2%H?N<|8?##+v(hWsZscUd8*rUSxBTYODhF0?mkwiKI2MZTu7pgcf$5gytDB
zGDeresBUydu0Wo`cUay^e*ghr+pbcNY;qCPJoBe?Y@OiMHkw_N7f7kE5a)scFafnO
ze4l;eU6Pf}w0Bv;@6-Mw)axsVxm47Hk$^KF9*wC|`<%ww_=ik^FkLFGb|T({^ZPB_
z;i7My`GXpd(Z#Mv4Ot|<9QBOhPF08W5st3n7QmhUEK}^bH%B<EhKJMx`~+@DB@q$&
zwG%%=_x6{{p;%0ryNl*83W>TNYM$@|DR$zgSI(-{6I{cowU%s6k5}rdpZ>lHueMu(
zKJm!v2Kkn(<-Lbm7WQv}z)5e030g9hBps)TF_NnMzm~*F7P$sN8$Ie#C6K1Z?J|5t
zpQPxQFL8m33GVS7I&QU%%5*W8tF;(Li|8>T(Pkx5vbVEZ>P#hUt)CsF*2%Rk9o*b`
zx5e2WEP9EJSio~No7Ri*@B$*2KA&fi)F!XoiJ_;oCM=p%SlXUEF3RpD^dck`bWrb0
z-vhCQqMTR62Z$f*&)Rr?=2voj&q*O|qsd4cY>$KEfwF}kjC3z(0F#v=6iQW@HiLY&
z5uOGBrUwYg2Hf$~vzr$i`00k;QsenoV1~fLxY?O!PfC~HfA&8lA@-SHJ1(`u9|`l6
z3<p=)fOIREIX3#fMI14U(BinTtNS=8ctS|^xnWzMC3q`5l-fN@-D1G7Rq_6UX1t6a
zrRBccY~Se5M?CoY`dX>#8vL&0&-ND7Pc(#1&=74rHv5@t5zQITM;EFuHi*mzQDEn9
zv!E*_Od2}?1T0ue@FC#4F2U9+kvDb2c};+qFQylERzbdZ=}QBzY{n#nHr~|5&+p$d
zg?5s21U8#l02DlRx_OOcnE89F<QTuWypL@^mLcmS4nfo|vBs2p1ggMC$PvlrzvzF_
z8QNT6YuP*%g<y3`F~)T2`r=J|ge0g0ET=`u8{yo_(}NRi`yvBo0PDw+cHgdoRv>aZ
zO=IUHg!3|xRl=7koz}PmnL@XtQsVS|a93)n^i-YCZgFbPVmWMs4PSoltMs!(85a#?
z8=Yj>X&|?vxo{#%!8g92@>SbS)d;7uIDZnUK5L&#cR#qM%L+9iZJzva97)Zoc}=Zb
zKybn#V*DdFac!!OZ1J!4#SvmkWQ(;%o5}c+;ldouVZ-3Du!+kR)#4b4XbOJ`cQnF?
z`OHA$(rY&i6=&t~4MUtyeaOWbc8uwqC+BA~`?gH|Ya;0EjFJeojnb4qmY2^!^7R)`
z-%MWTeAOpN>~%}6Tq(nSgXFF*fxTPY0U0Mo)~)lEt#_DXar^;rCWiHIZJ^=8og>%8
zyV4gp6Mkp$AdTS6XAxb=jT>{OKyzpAIA^GxfOuEfG@(D)hPsjo@16lr1BHv6Ld6|4
z?b+|0aSt3H8kQ^(a|eCHkC3!oG)yUM^`C_|JCZQNwE2Txlg75!Dz%ZN%rb-=35wHj
z5t}wQCV5RC=+E!u-h<CUQ&JKy@AVP>IFUpmKpsoLWW#X@xl-d1$%Bgwp}2DSZ$rE|
zOeFKqMc#dxiE9#7L|=fp&KZcnV)V&S*6JKv;iS}se58^7j*}c8i1iPEe=sgv(O#9-
z-nkDhkj$rHhi=<|_I)3tErN>sW^ENM%y%Iv0%~r#cubqd1S6Vie;<(yA8_xJ&lpvU
zVLj!nvKLkV{IX-j+(^)K>ObQQ<p`}vUWd?}i*xa`ANeiYmBF9^#=TV|gdvFu0#5|&
zICCx?Yx>7=#c9UMuiV>H-HM7lY=JFSH;cEXnTB5aX5;e6Jf_bBZK<XAIEf!R@EZ#y
zubJZPWHKF}H-T)0L9W4>jYd;(3)lh5o4U7hDFhEjhB&i&@n+czzpf3a;VK>vM}SL=
z7Hp6MevpzmxlP4{xi`0RkZ1Sj@cAy^?dV;UVeslJuF$^9z(jS^J*zg2lUI5jAf1qq
z;Nn#-x7`Ukb)Q#UQ2`6w+X3;nsW#|$O_BFKO3U<QYmY0!na5EIq_a^KU*daMvs|7%
zWe%re*7I1}VE2R!d#sU-|CA7hEdx!7Fi%6nqB(d{wWH(Kke!?S4?e~3yW~tGzkGG)
z?(9;L=r+4m;>U(6g?)Trgl^IWd8@;H#c1Y7RQ}BO)z$eN(=A2`t&)otEdBa!evb*e
zw_zr2<<5P!^~w*+TOKJCW(gAzGYKP|dZ)pNS9rpNC9dNZ;+Nuh620!v!Ju$_n6OGr
zxjoAoR$^MCcgo4*=x!D#AfIl*ICvX^dZ?$gcA3NwmC2kr*Zt(mca<jD=E%563lBi{
z?vZ$ajHG`r?0kZr=XYPU_ml6oVnG?31(q)3d(=Z2339Z*j7Wc7+Z^ulCr#u1WDw%V
zAii)=<?;nmx`>NA>53DHBh8xQ3I4f)=!#PHVB<PMp=44;fy18<x}Z|s6^PnqnH4px
zH)AedB@lO=`ZV2;5qPv3yT}BwK(E}7dPotw#=RzAvS!C`rb}|fbInc?su9m$5@*2J
z65=k~{HQ<ebg*WuN?LWEsvN%&8b3-_ueK=<?xi>M$yMrO%1ZpSCTW{vHF;anI5_66
zv2ZGQUJ;`E*v@k^D9>(+B6Tx9UiIQq%;OWL05ZSIW?+<r6-%Y}jNZ8elGQaNwX4S1
zAvgd>xJvTes=tU%Z?lrAoU<F+ve!I$(lqeQLiYl`Doq4ldW@1=Q<F9h)XrR2Z}dro
zH}CGAboaNKGcpFfRq0G(UUuM9h~S~oH|$w~Ss|^z=1hZm=WOZeW}N;2Y#nI%U=W5_
z=LW^qd2=Raz<bm9yN|86Ks2ti6nIHv4|*lphLv!96tJ40RNdS<CLvd5Y{HgV3wkw+
zK+JuWAFB-4X#O>)2Y8%+xc(^N-7!&O?)1`<9cbgsEq19O9cN0-AXCRfzMl!_tI!6e
zg>&GZ@j_PkSqp>u@pR^ho^^d~u$OS<Co2_w5REP_cY{qn-z&|DbdrW4r_{P`AWVYC
zH`NS&YtdMvLDq8jSx??j$(B)1>H{AKT|~Nbe;=8Bf4|!wfS}*r)Oy~_S`3}CKgBcI
zpZP~CQh>O)haF7*WS196Y7vo=Z*$?G{6h5?9yaZhXitQ6u!Q(sLy<?o-hqkIg<4q4
z+{WRluZvp4&$-L$Oi!1xqlb3KOIehDooZ#J6pg)^&w&Gzsc*;d@;>rL(fQAY(3<<d
zl;ChJu%QsUNN_CIp9k4d8_p8S&e8;ul0fy0cafzj*RNDd%pI6S7>f+Ovz97QSn?YX
zuZkuhy1<n9>d}$O=vl-7O??vZwkg8h;7h674gr`+^^pH$CEC}7cS$h06pW@1dp+uk
z5zjq+xO9-}J~NRsazt7hPm)I)K-NHs8!L_>r_C}1)!fm@3AfE6-tbImHC6>p>TrM1
z_YYNllJf0!-!mcyV$Y$;tggLfi_t%TIsyDSWU<`3@hn(Nj#D>>naDD>JrebW*>Z%|
znso67=9hrU9kpqhzx1h)Ml4O`B>Jr2Q#FgamRwou)lV|jG)E76Y*yZi^Q&Y;k<$$n
zvnvgfH9C&a(Ml7R<$taDQaQEROj9;z6vkgzFum5_mjvWKS~xnrH}71Bg{$fV?DBM-
z3O*Yl@<>qiBigwMf=~W}32QFcKE-`I_S57Ebr4N$ISN3`oH{ij;aqg(YdB|6D%d@F
zHhr*~%76d*B{T7JqgK@Ccon&%xoI=HnMWWlF?1NFG?ODS?l+ZXy1Vps>%#YbwODjo
z?ylGx$RkE8SQK&)RP^<}KuIIzMzV*6)vq%}EYJ1x9_{18MDvw2NxkmW@&Zf2p@p98
zTKKrua-LkZ+a`FeZ;2M*NxfZ&KnZ@k>QX>vESCO|EOi@O*pYfuxU%(0N4B@)jTdch
zdUXJnFcp9nQ_7|{??`nams3yB@=?7x+@)y|qRF8i*dS%Mit_I#zVyNI(vigM(?>L>
z(DyW*A%4bme*iRoU!!ubpvn!$iv{Joo-KD}QDysXnq{q-3H{Gq-3a8~eDa7~w>Ytd
z5_;$kV057^F}I*U0M)uUu7m8_x+jaK!@E7^3OEXH9$1;5V(8LCYAZ+NN_i;B$<k#z
z@=1GFAPj+DCdKiEm(wZOtcr;-)<DU8gx0Fj^uZp&;R;u`dGdYzNkL;{U1P$Vx=0#m
zjU07e=qCjoDWl?P?`f<``edK@J850C&%Fi%SlcQ8`jsP?t8doI$6W4*A%0rJ0Td!X
z<#q(E_V$o^3mIVKtEC9;73m*NUYW1cYo#~Fe@j8`IoVvttLAeLZs)PetbFp#`jP+3
z=bt{t_;OTFpji!sTD}{B`ipnCU7E%}o-!%$8L3yoY|`-B@u=VTQ|+A`bC8es-WWA5
zeqE*ea0oks*6h?oIk6~$LwPBaR`5F03kRcSehFVz1L18&<ypz5r>uO%5WliEAnHt1
z=r>9lRy;jp<9W9+QN7q_+q<Rqn6P}#ySuxho=5}|5_c4VW<1u-vMkuU^i-^LcblbK
zHCQNE2$<tYvVQ%+GD)rP<?kR7(S19oCC%f_gq$6>6FV{TJQ%oaR)ef3I+>ZDB^P=s
z(NB$SwVu<vCE=yrDvGo$yZE}A0`=C!WGwl1g&Eb@3G0aOGO-Kl4l^hQuBFr}*J)4v
z^Vki+ciz&+e)%9L=*{5>OZfosSbXUU)4^!Coa|Uy-SvLMVhCG}df<i6JcQ4sW4QOM
zT&N`(h^z>78F_N$xlkrZQzq7>Va#p!^Dsb$*_p#9XAtN9)@G8%8ukI1Zll}M&7I42
zv{SroAA|HKIthvuOtMkVm&I5W%I@XIhBHlNBJgo*3%hq_*=*T4b$k-dU~@xQurS=T
zO0%6Cq2Dm}cy=d3XpM-U$;x$>=rGWIO>f`(U5)`;kW0}7VQ(@ad@>4Ef*->vINnc?
zql~>An%}+!h;G&yp|nL)Bdxyr*krO+jbC~sUA`rBhPccfY|N5<VOAT#-GCJBsA{+~
zNZ-BW`E`V*j2KBBfnJf^L9W~-rg|0`>W_!(xHDWi->s0?6os&g=DK1EOn~J8aZgO;
zC~K7*6TJ{RQT^Tiau^@qROB9$63GLCc9MH+Y*Zq{e0C}MQIq=>^_Ub+`+v3<=YRBg
z)jQ&UV3JKU$^J^&RB06F(29&yS^OK(MUnGj8H&lQ6+0+K#_ONF<gxI;15G~<w6@Q8
zo+E}|{%pC~x7wzQ(uoYV5x0FO*?8OEq$VjYV>U3bcQg|9?Y<{FF<jwp?OOBVTU)aq
zJ0SD_x)-2<*(57tIdtVc8bS9#ulJ>oQpf(~HGO|)_rd7h{LtV2*>*X^Fnxf*`6Z*T
z%Xt3fmHCdzu7{=FMK7Js_#LH6SI(imc<xR?rhglkyuS~cmkKWPo27kBRFH{50(y`B
z^XPx|etEOXqKsC50Oob53)9=pnE!S-BKhxQ`u7h<KPJ=vRQQ&zZL12?ktN{wkHc$P
z|K;#s#1kohZTsg3&im)lf(3t{jeks4O{|mre{^}0`GN7Q&<k<D5lajs(&nFo0si|s
zi23_S95B<y@%#Pb(v|*supRJUE}0ncv;RHgRLs^~TUU2_$QDiM*T(dK;cH=$(Eg`R
z4qfYij@5r3+KH^=IGeUJig66o_&G+Dd!<}sdV|072XOT`YYpUtK<iynoob>jFXR3{
z=H=f#S&0j};pgD||DXH!CI7!;tddGUYE5xv411;4y#<*Vnka07j1(kbz1!)pP(2#@
zzb-H9grdrFt~*x95CurONP3FQO+qX86UgkW-}3=sO5!+-Pm+S}l;wmKf``ViK66dW
zfWV!^NY&D5?<BpFO{AAUbF%t)OdP+08cgk0QUKc3Z48<hDzEP6qwM;bU6ryR_3`Nx
z6DGAmmA5^9Rn&u50zQDfFVtT&R<f_Ikxxm1(DX@)V4B5Q3bGPVoL&+L=*HFjvQ35D
zBqvJnLIZ0rIn@w6>y~|5m}gfsz!a=sfaL@$AH>rIL`|<n>O>iK2~lTUh7^qJbsgIX
z&!&uL-m1p$lUZ?eN4RtsKXSjH2W4YMs<G}jg-rte_WVvHHW90Kz?5<>t9blSqrcb1
zai4#p4IuX1j_GEg`tiKkc$I`0n@$yqW^b&Z1^W{H_%T(Qou*nlS!(rUy3hJ9+n$+&
zbqW|Gi4B`eVi7_O_`h;gL%R49{uVS4fO$)D&j{38-P#)cJXLaLsS^95wIb2dZBIan
z8VbOfeCpMEC%sIx(<E4d628uavJ?!u#ToZQ`DO<P;|71qDi1`p3(G35q`Uk)|Hd)t
z8fDe(&3HT*(s?8Q4T>>Q1vbmyKD+LC8uPU=)=A0)u*DW~#(=+rCOSSWD{GBmvW*|K
zm#)b~QI3fU?T76D)RvMm-z2{s=oOoU|7a;{%tu_Jc+g6Ty7O6ci;t!XgT>QY*mS~V
zn?Unl97=Qi7ejKeF+u0#sDPxnOygutl!Ql)HDY~iKYnXO=g9*?8q(0-O{Mu)cvu_K
zFC|}kJ3a7yY4<+wBn1ZO3lQ>Ml@i^G@l4yhbJI9y5azE_^TRcdZm4gWbj3;CG>n+r
zOTNxj1T!a&&?dyI<WGFGKO30&c+O#Pz`ZJhnUF#I5ULIJhs)t<3X?o85nYaj^MdfM
zJcZ3{nn}ap*#+&mxVXRoC0V=byKL$8A09F2Muk6sT&*-+IOb`N@0W6TT?#uOvr`RY
zo7i9ZVjry%M`=y<z+Z6bYQ>x3efd>ZS8XF{5+BG|fLwUbk+}-j;78}%;im(0^#t52
zLH+h>;*hOB80AvOui+&`QJSVnhu=!sJqgoQVmv}@!;T{TApy^Eqc_$#BF#OiuT6jP
zHng|Pbd?jq_~uajKPFud$ajCjs3DgZ-UDXB)j)jC`#W7pKW9&(CGpLoYLaTNeTDx3
zSmnyd+U(G#n=oHYZUXvdeCx-!YliA@uhW~_i%Sh!CkwN~x35J3SecWFCTS~a8jozF
zxDta3V_i$46qOGS&Wl>~Q&~lVo_kQfua13F)Od<$UcHz#6rYQ*`*N}stQajn?Dj*1
ziK&7y@u=ebj;DPTbl~<JgM^O!D_r8xz3lc}xJV}Y>Q%a{C-(8Vyl#TAcn|$((Cp`B
zGly3qrQcuRyZ)_%r7h2nIy1~=N{l<tt7x8&a@J5~mV#YbTt$nB50`#YHvC@6p_-Sg
zqmMh+<o?OL(O}Pdsx|jvUoj_)Z7~P)UhIa3VP)JO>fx!%+|M1EoqBr=C~1SSogPZ=
zvcJG8l78%M)gFv=4^@_U?E13p>iZ@!Tk4B!5}?`t0Y^cMgP_#Woki9WHR>3n(QP}A
z_iO%#G*{4kMFW*^g()4K{KG@=^56Wa(2?d$QvpEwzxao2!<5!K!8ZoybmL>(#a84x
z!PNJuc$5RCBfW(I-JpVj!#%q2@G)f|&RQQ~l5p$L*tpIcw8;&>qrLj~d>XOFrLc`u
zTN#_{h!%l!M=vvlaR3YxQ;m87D0~b~v}z08f@uqq1zmne9fij0?|Ab3yq*747idz7
znjLjLFqegy%1^oy3T^<D5$-&A4q{j}k>f|+3S~>i1Fk-$wtB)^osj%gyCQdw82y2#
z@ooEO7|>5;_abv6?BJkWB8u<E1(-r&L6kJc7a#p7{W0;gvohikayRr#Bx{{iMbS>3
zlS09WJ1Gg@^c?IP1sM7=SKHJ?+g%F2B6w|jiuqdkM8xa49o*2m)>anJ!V^Hd!m;oK
zeo)Gm<q1A*<r{`CnOD8GYIY`*=QE56hLg~9wotOD3U2xj{^x*7kqTh*v2K|ADulgv
z^TAj-*Vzo5&TT|JqcHl#C_(Z1&yAB2s&`#tk<p&v-Ns^)T6=P-ruU_y@=bQ%Dv+(K
zxo>DZt;FFwspcRN<0IRiryt^|X)D{;s0lYhVB#n2jU$xaDwmQPdSpWI4z%0#NNPxO
zJ%*g(5cPR2lEAUY%EZKINn^`oUd>TxQiIQ$drtd-X2LW8K<7`k+bVfnn{1u!k-I8M
z1FTF?n=lU;R%3hX)ytdgDh;N0$>j$0y3x&>o#4hz6#4j-MKNKN2nnlPP^H?;C1r#l
z4L<A-0MTRTg5*p$-+c61!f{Ak0m<EzqrePeg%|IP{+i3+JY4@Qdj4FwzkEsNI4K#n
z><E=CVR&jwt_OmDnOou@AOOTzxn-=12gdVvuGUIWtw^#Sb(&DNHvFzhtG5Ro8tWcz
zy-nf>g{(L>tcF=Vs4ZMO=|z2t8xe$n&}{`3^H#fxQ+1|$N82!;kTAg^Dd5!jd4}rb
zk-B{<evzCg#*zoM1Z&(XKL1XUtVdBtD7k(zuilOmugBdD0Q5^70~lmXA}<zcMw_vq
zr9C;IJysvv%~6)t)Kwv&?Qi|vTF(gNXyb`NzmS&cCIrZjB-=oOS_;Hlli9)?2;q!=
z;p;gA3)zBCKZoa+y~e_ufTKRUJ3c)xSr?N1I%d)f6Ta_KOD;EI`V;oK0}`Kt21iA3
zzs={<YTqn{3TC);x(=CYPDF~Hpl6&;KMwQPIf@M9YN(!7Jod1|6nBH7*5+>K1dWMb
zV~X+9T#omD4Q|KvoWvyJ3lHkyQuPuG%E=z1JhP&`pIet-v8p{9c-!=(3bSD#n^%G^
z@HGi3!q~66c(95!y?3Q78sk)c&G})(@l1oGv%-2&;f?7fFFSB2-W?uVH#eqk9)hhK
zz7EC%Imq2VI2nYk$9tvjp$tepU6PzsR*oLYP!Fo8iR*c_i4ZTxa!o{*913O0fm%6@
ziRkb<E38)_><AyLi6Mc}5x1eI_#qmx0vnES+(p8P+xG=ScJ6hHMg_kxcDx}}(qV#g
zQFH=nQFiZ=RbPLvg}O4y=BU4ZsJ<xfs212QHrbq1Ww?72sbTjdU?F~EqKj%bROVWH
zeVs_OLK7h&zS1JM$`;y8VV*s=Q#HrcF@6Lo=cXErQyhEnMTMzY_mRvjX<)P$jVClv
zz%as(xPvvM0A6+&axswh?VO6JU<>9%+x3x^r9o${pX0ItKtgsz5B<x;xIb=$W_Ae?
z@&(+=jwDJhN~7a9nJnE`cZNb?%#P{j*D_d{=TRm@D?AV9dvd|Re4dcJ2`Cv`Lj$5L
z=vRXaj0vNIRVRIzFzD7UY9{Q0)3enTMZTpr=}MU$KcZ1J!PwB0Ne%<e4jqu2liYVu
zzkHN``a8iN+`{9Vc6WhpTPaV}UmU1d^@t){+7SY=Y{Z017;;BZgFU@^9wfzbv+&l$
zC*g0ZG!3$U4~l-2^x>7Z<C|l6aLlSCP;254lY|`?@DV*K|M+n$!E%7(fxK>9#&2HN
zd3WJ^m64GQ$LLhk6M-#s^Dt5PLKDJe2BW@VJRbfET~9iN<YlgRh{f{O3lzSV8DU?h
z7g^qNU#+25&nniRvALm3O0TfA^Em0^>S_}BQBsw~r%NMa9trRnqT?3i@k++b?9`$|
z&HpWJv4o`508Bcj=?}nw4a0E>@(nS@^gH?eGachzBK^p3J*y8RF-ZO!wMDlcV`)W-
zSpm{9=r$gVr9+ji^^-QEf^k!mtMbiWI$1j#Ei#A4Si`s#h{nb>>)>5KS`)6su{q^u
zTKau$Ojwat{(=W*Y1>6n>j--b1v6DrqgQ7or?zgdV6Bh|m5s;c_&#G^IzCe4TEWYb
zo4LtP%%TDS>37ZsVv-pxec|x0)?pSN3$pf9SWM-THdww>n$=C8Hf!snm491))mXSe
zC?tnLwlJt+keB1f``3IpxBHGga&`o6Xwgg&O)XJ~yV#3%Hl}nfutN_f?U?zkRSTjY
z`>Do^UhFNd91I4vr1<K}C!bmFs8-nqZ`DFL_r0QXOJ8lUYs%w^IBdRsS)nyb_90r3
z;BhS82fWMT?9+9mV8KH9S7$KI%V?)<(pUQ)0{7aa%HBgaVN(u8NpqCs+dk~OKP(A~
z*cD~U_2hoQ8<044f`fP*`5k&5KdEpfsCWGzVMLW8fVVilZ9aEd`Sa>Um;R7Q&&p*T
zo<}CeDs)4I`5P5nS(|K)aj|yNJ$e^QbE%Mm`5dksDes1@tQCeWM2?SDADU!9JdMMD
z$01X`3)}r#4Pa+?IVJbDYW$<cW1w^V_>+w9lDK7hEme~)_0)&snwiMF4i8qE!04;9
zGD&M--K0eJiGUt2-6)Xe{aBSfw`&U_!IT<#&WDu6Wk{S-`HTC9@KPYu+Nu_lgeY8m
zTv-y+kePqSPBD6}9Xdn~7hkv+Tbeh(Hcn=$_mve%5mNLn#bRDN%dzjQ{JXzsgCOkC
z`?;fMPIjZh^B=tMPju{RvL~z3IB7MBL4C1No9_Kgsma~da?-)BI05o;vX50CD>{jM
z_bft%vY}hXufqY0;~Dwm2O0g=Heces(siVt*lHBcaJ&ux7N;vbqTjbgVD8(`nlx@!
zvwrFdhkH!AkVEUam8IWBzQt;*JlBmGg4jB`Mjq(U>r17am9)}MSWa;2FDPxycW#Q}
zyuzdFgWDpA!v!D2bX`^%yoq9rdrE5NM)F#;PcHB^g{k2<i66^RHi<Rm!eaS=faB|N
z<=x5`^G2C~^U^&@>K=hFHA2XmkN&*ue0_Azd-_5oqQ@pB_J>A>RPS{qCtR|L!i}MC
z!eUjt0G#(2gv~XYCO>lBr-`UHU*v1B&qGwZs0j@<^WPV&dBYsy9G@Mpyq8+G>_ub!
zySu70UWJLTT4bSJ1S@m?Ev^b-H-9^8u)Ig;@VO|Ns+#kgXaV<De~!EHrZRI6?T2OX
zpHD+`8{#y5a4{`A*!rNhkUaOgutlx8ffvlDk#BM4Z^|McGmkBFR!T2Gmb`Y}fsE%C
z6*gxF<NL;)(x-Tr2k@c%@2tX%`W!}CS29Ybu*S>uk5ORAYLxxr1H6YP(~QUWnAom=
z<MbSsy|;W8y}SD&>$Y@$G7Yv`{~3rK!EBxP@@Kgd!tg}}k976fZIrBT?DhELeCyks
zm=n?^oJxw+2}UMtFnd*}pMR{A$ju|bY_h?4Zm0^&`g1&XqQiXG65YC23$iS=i7b(4
zmZD@s9<04H`}WrHq%e@X)-Zp&<O6;g=#Q)?W%aYMszcNlCWHX!yzPw-#xqxP{UwiD
zK?B*>6$66Q;2QU2(;C9&b#vST;f@RPF&oVh0nH)7e(SgeIr8;r=QqbLFQKq9g+~Wb
z+yKpO(QKm3f3N?rIe9Gv<+J?<aQ;i<?x9|p-v4_SQ15q#W{~dBRP;h`NGET`@Rmn(
zE;58@*G>o$DsIn$lh_Llo(MPb(~~JxkPT0%tr!E}j-Ji!#T6A?go*0guYK{3^sJDS
z*$OoEig4D>s&?~qI~uz&nS*6L33}^FQKJV!8$-r!ub-N1Q|oMoxEEhJ-E2ZDm*))^
z6rXe^M0H^YaHQ5&H8$$n*?|jnZhJ)r?w$9zQHbe=l-p1T7p+V*RyJ13u=J#lv^;v+
zue;aR;@X&JxSd2zSdbN_9zqSu-+XZ}(|lnM<i)nXp*}^3X(ux_B|sJ7x+;6WGEk|;
z-qDu<I;P@PDqQbI_aLIFb*VnhBlOW!mfTEH^V#!r+8KEh6Ujn)y5FOmAp)3wRF|JY
zGB;K&h8h$5hCP|=6KA+lzjwHVR_G~)9`LzkIi_~~m^^|Xg`ioCKWqZ4?O1AJYl@to
zTbVidh?J2_<xRy8EVL}Po;Mm63@+lNj%OY%!jm!&ZkEcT*#|Tl8eTHasUtQzYr;Q&
z+sbqdA4T>iLUTO|Z`G^$D4)Nq`RO#DTiM@!sOE}(HFYkD-y;N4PjF-@%m9<((`p{a
z2fqcr+MZ#K>HHzZk&fAL>PjL10JigsLb@l*KqT=smgI<5M>uL9)7GHZHC~{oBHpjU
zR`jI;%EZ*!C^`k7GX!i3#3nFj&A;Z;*ic7WMcoCJYka7JjRGo2>oLZVk$i-%Cill8
zeV-!W(lwyj`GtyUuKb2CiuDrx0bXk{!x?MFECt6_F+LX&z>+57GpcoXifWTsU%Ys<
z(wY{s?Z7*I@u&+bZt@3ER1CyL4-7%QR@;&gcRr6OOlW?)DDSTz$qPK|E_pe7#r5Sl
z*%yRK6#X6*eDe_7WgrEC$(@y)>cXoGhedQFBM+Hsah%V}fMreymFMH$?zumwbSq0`
zcX4OLSov~76qgYr!DlaO7(&TM4UOPEEf-nLwOS%w-aj3P+dv(wcA61i)~_23w^wfk
zrtC+G7C-(tD^XE=qT6V!ot&W2<~nuwYWa98=n&4EH)ofu_N^KQ7WMbZ$ls}<-Ky{$
zfFC#Ag>=VwF)29bKNz&-qfMHHot27<dwo5pgdFIg5htIc^n#btiF1bB8fhtXTWOIK
z)St}VY2TJMr8zEax=ZdARu_kWv|Fy-;b`WxGjRG@qSz70txjmFu5<P}FRS@?Ufr=<
zMj2j8zpF%S%Fh+q%OSHVNC_r<Vf*d3cj38eSAwUd!^Fl`li#}O{2_-@m7T+*=WhE9
z`pNG^$OsdvmH2G~P0mg5k9p9F16eoc&^tW4#gdi!n7iv6ru`G*OTpcd5x<}+`Bvse
zl|!yF)E(aqw%6A&Qtpc}_JBj#$aq|4*YAx&1w5aj@Fwtbz^-A76htzT0?f#kf;&tn
z%(3>Hp<Blf$Hw6*P~Qt!(!hDJ3eVhCG5`Fg<3m{fv*(uBvGuo|MWYge#F&kc?40t%
zT6pL1<Pr6eR!~m2GR~?Nk3itaYYmOgW-8yT;I?Cps<FensU-}sMoA61kHCH15Zx*2
zO2>`InQ36bD&C|-fUWfma7-7xyujNBm<&aM^T4wfLLl-$9|-j>;-=)TM9biGJ><S%
z_lwu!H}QSZ=NZn+l6nWTT&>A0g{7&#n)K%lnmC>InMI^*^H}Gd>+eN7hlg)<+SDc0
zHu{CuNUFmQ#|Fzv1|{m8{rd*P+*xI=6C7wgBjH{<EtpX96y;;U^$sOHf@vHH78KMV
zH?UPJoAdBfN$T9{c8;l4^DAclp8bn?He?{m-1v$mz4m^z67xnDwrw_vJxa2#D3p^J
zjVL}p!Wt=<-mMe5X-zDSVqbwA<yG_J)>&D-)kvepq4^S7Z0|U|*+3m+X9GHsWSv{>
z%`;z>WWVTA8)q6no6e~XMgYZOmM5C`t9<f%HVKzRndya72TbV%ORj8oJUwcSiFQ{#
zl2n>I7=h2AT&<eznl+irnTZ+Z%Ll5L9aFwcK?kk<ANL6!qz${iqlA&UE$4oH`!sH9
zdh&px{oQV=eU!^zOgOa<2G1*N8~DRmT+BXOey}jA1lXI2mQ1CMpfF03D?dK!!n}>T
z1*c_XNC@licM8qNi0m5|>MxB!%?`T*RBw0letj_e(EeaoDASL+ZvyJdK<ANBZnT3K
zyS9nzVVQ9IAxCOUrU|mf^2dD;CXop%Nm{&LPpxzjTv571E#POLtUlvuZFQR0i@g1o
z4iF|%>9I1h!OOjh_hIXaU(ly~J%8cAGAep6*55*bT|2N|SXLyLfu#1vS9K|<tx#)2
zZ{rkoj#6*yS>z6Ub5*>0eK0nsH|nbBWtWndww_6%y}@kc-~Nq#-d{;p<a?5o^tek}
z3?8OPwe9XWyDdDn^s#Y*TrVU4<fJKy^bv0I-8iE9zsv_S6hh;s`@A<J;{xOA1N}KX
zW$(iA`CaZ#V@7&Ue_Z+b!$a+u*W{GP&P!}Nx`KXBFu<p25Bs_OR?`c?hCuhPS>pTx
zUwfrYTOysu1s3Gwe$=EciZpBF8DGa=I|=X_e*&Oyk3Oj|93Dzd7L<8BcPSI<L^cC+
z<|D39bILh}EvMy}8`bX@lxDt2I;lj*MtBpNHQpADtSI+ZsH{i8Tbvbs7gbIPTE>fV
z+e3RgU&p`HJJI~0Rw~oG$@M9nAU*T|{S16@x=sDXldgZN#_+`fm$lb1B!cyzN`UcM
zcR=^rVDIZ;MVXQ^Z{gOzI@82`OqC|!TrAYU0S?_1AoYuZdW;~%A@7@(x@a%ITHTc^
z%pujq(N0Ws;+%%3Zg!`8m^DeVwB7!sIlG(5!N}#3jN0kiuj}AyUm+VqJW%@sARJy&
zL%N=&5+zH;@dOnHh+6{lC+&NhFRJqC<<s5`DZ0i#d-az0I+R9Vj{$-d*MZkr1yIJH
z!+F0^-Mbr&=|AxuHfKt?@NUiwq(4t6@^Ds<QLLUo0ZTLrJAC(R9cO3pi!F3mK)UZ3
zAG~h=Cd#QSVni^RHWK1F&)sj&b;K+dzZ0iqKRCqS?E67%{oaopT;>4&pR|*0VXc1v
zn{9?*Obn|cV{_xzf&R+!U+R55ReS8(GhF$7R;G9dYF<$6)uOG8fy_o)(+Uj@0==`@
z<NLCiQZ0)<mkSa)afvHW2plNTlh=Fwv~UTaOcr01V=Q@QMB<buVJ=DqwA{IZp_-B=
zT-z``)VRoJP0hz^3$s26iW93<vO^A4w#ugiv9HLwpT8xrKIC0L9j8F~tg3NzPhkjh
zVmb#wgRkUld+pBZ6{BBta+At_79u5aQu^_o!jmkW!Y!_ERgHRe*6G)jCVo`x<9pYm
zIV5K5X5SzCc!*T4@jPO{SAmk=3@7_I3OEij);vAbU%<*sU{-!5LwjFC;?rLq+8dk3
z2UoO{q?&KC{|}`3|4kA+dsHSH1LfFjJFmb%Io3>brv3$#gKl@EGwYfS6NF7|{LQ>Z
zr`&5YD@gi8W9=`Wfj@vd&eX5n&?$cR_uso#RnF<8IAA2o-5!ZQ_oX`<ZC_xK;K5HN
zK6nAiLVqmk$|}<#wZI_ni`m{{XYM8Lm5D-P38M1~1%NrBl;dii-^pG2+_evE*oVD2
zi8`nvjHR_Ynku_NM+K{PETvEC{P*Z<O0lFg82NWWN#<@VS3ChN2WBh`=Rud#55Cz#
zvKY!$HmQ7KE<TW@<)sTJy%(3KuLl0MTdh`SIheE7(ceo9n!?m&x<_65b6X~OcqR#^
zNW8P@re%KnWvQlhQ=3h=6q^O<SgqvQr<i$c!fmpNJWqkGiTmd?FvbY&@K^C1PVt`M
z;Wu>dI<<Bxx$v4`b>=vu2Bv8}HOy7mdNLY=lMu(E;daJ_c+!nZ6>wcQB<&AMiL@8<
zQH9H*sLq=y1qFave=em27xz~ixnKQJL%o}9%;QHjb79TwE@yKWF)Z&AdKJadWOWJv
z8S|%dme8kbo{HZccOU3Z2~19YBzQ3B^pco1@JioBFh>F4+<{Vlej<^^#42=`2SZ)l
zOdwLRd2QZ-PkG~t27qiOnV3gB?uMbuTU=ohkKo1M2Du<*?T^6t^~aK`HxoO#f_1@c
z<Js?-PZVd|)|@lXn-l<=V+Z-QV_XOMeJOF+A`;eQrd{Ox;6{13DRJ)}D>m@Y^#stw
zTO9JJLL-o$-SwRGSP_h=V+2=ZNdI^!a@H-15I(#lh&MbQ*Ix#DfyL0(=zW3n2XH{+
z=i@L|IG#yJ?VBY*|9s+zd2W549lK-eQ()?JuD_@q4WYFX{~UP7PO_xIV^Q~6p^uVh
z^-2rhP3NUn()C*Ge4^P-ukx_R0iyBI3oNECp{L+k@7Vc+#c}bdA_@90Lu_x77BBU@
zVuLvvfG==GO*|2kr1u8(XZFNoB{Sj;jX?ISY>DAta4YF{r-EzdTBLxNtuAp}Uqmd9
z_WEoW{sUX46Vqr0<R!+=eCnn2*>e-P2@u(ZmOAsh*<eF|=9tB3)-JESF{Kz7)zR%2
zv}vkDZ>@y%D$URn>u}P5)v@J!g78jg6!Lf6-XRBl_#IJ!$V3e1<mj<OF}u@dV6~Vr
zu%~JsoPg;M$uKVjX$11k<}9#^c6`vFpV;G}7)*6-Nh&DPw{@J2G=z`w+VmC5P|^1`
zgmW+yk8W&ioSwFoV{X$WLqkIw8&I{VE0m6Ra$~{o@G0LMdx(W5{iM9eZT6D@q3DM1
zy3|8G(Q(D#QD#L<eT!$v3KtVhMm4WB49k?xvLonIbu|yJAeSV26ZV%!S4Wo_7AC?C
zw_M*Bb{ZiY3%Q>Ic2^mP!^N<MiNvicCFDxx?HYS}3p^^BPZK#Av3VX*L?%poB3wy}
zSHN1y5=>TNDXDO#0bv(gTd{?qi?||id7P5n2bzH=0r*LxoHJ}}CwV}`q051=R%O`p
z_{BRiW`ld;s_7-%4?7s5EJt<r!6zq%z@;rOv}eLW(a?|&1e#cOO=saNkfi_K*i?1g
zRVC+j+=wF$%%A8}D3ikt!oFY?qW%Y97@`yZo^FChUP|jg-+!CbQ<sbEai?Zrv-zDg
z#u@$lkipM=zZLPX*1|uwZ{C1PEYc=JkNS7pt?#uU^=mVqwbWKk9<;f?n7kjh9!r7}
z+7HZZI3KdmR25Nu_175Lwk{{JmuAd2p~a+|C+ZQ0_7aldyhd3rNC8aKU%cPGL9|!;
z(Liqa;^Ro}+-CGCmHIn`#?Sv~e{*`s^atSU8+uzBcsJx(eY&+`jS4wuxW%%SzER;)
zJ1)@<QEovJ4pz@9JRjwbf8tWvsPY^iE+oQ^;c~eIW~p}nPrHa>HZw_>@Obc++pspv
z1+z#_Bz60`Z(MGMBTAQSg=&+igX0|Y<_$Y#qqwcY@_1<Rekrb(Z0J$BAM$E{6v$vw
z7;}N0-&^@97-8%-M84alZ<v%ix5cNz7?z=Z|7k{X_=)GsBJ07nGAP=Q6|-lW8b?29
z<M8RLy1LXM&bt~WG&z;=fbt|kSX{y&Z{mNXWSrckpawShorMfB6TM&}s5Lu$F~zGv
z8I{RKl&g$TV5U7Oee~nvS>R$L)0&TV0AW!`!`bnjKL)%j_|gDlq)wllXPZeh?%GDQ
zU6;BrGLtiw25f$8sKk;cIhK?-i1ujLjlJ(i3zHicd?$~TOb)5>!vVir1joxK?2=Ep
zzs={@uxx!@{Qt1`)=_mW%ibuGK(LSy+=FX?;K70i2<{#%$im%Mf;+(jK|^p0?(V@I
z77oGPZL#=fviI31``mZ-KI6V`+;QI+?;lvRXU|#H)!o%Se^p&&hh4)$K(LVYYH;pE
zkJXJsRUa@8YcE23&KV|~&p<k7q5rp1*fT~JH9yEMyKds=%Lbb-x*1=Q&GdR5AH^Tf
z6Wew3tOS`;Eymo$HB;2OIh{duhZK)U&eEVv;NUu(y*VzH!kj1@Cw8lF6Di6l#o5mV
zR^+8icF7Md1P~TQhM|&&``0Fiu*BTr9NKeVjqN@Mtd1u21gh|jS9#IK`^eQeYpL|L
z6D9oOV7nF0L{2wqX2)`or?$7p?=W&^5z6xEZ}J7zo{rSnHC;een@iYBj)u-_LvSbL
z177PHxq)Yp<rdS<VSOh?xBEhbl`Ek;QWg4vTNvY50+pdu+tCPyHkGfY4WP95NIeLb
za|?j{ALr&t()^2&D;}wpb_Sn4RgbvCiaEU~ym&i%$^u4VM2Re<8k#uH68(y9y{4#0
ze9`wc#wu%;1hHz;6b?5J=UxyyLt=u9yyp@%5xe~5A-)Fh;9Yw+!Y7tuRqSsXnpuW`
zPEvOPPtJOEkGPYCRM=o>nsw<~oz@4GR@o8~$U~mq5K+*ZO*DzuxDmYH348Ynp?t5w
zB^_*FQL3xsYvq-j6$qiQs#bW(6i-$ukvNDVCrn&`vy^mVgR<@Yya8|>EcfI!5zNE*
z_*R%SKA}ttdE3Z=i2vmW`ETmUQG>E}Umm@pyr(Lo&Iq7bjCXKaF@%hAJJ+yk0dC2P
zii%;V$x<z63bhkjaM3=~!F`BV{H|!j?n!wmidxUY%N~fW1sP&HC}R;+M_QV19zV9D
zB{S3Mgfl9C533^NTbT@j34GO?53dy3ompR=gwP#$=MU{ye>d-ifrXA?#XwwH!{f>Q
z(Mg#Bf?{i#`x=!pZja#*6XJBb-W?;YBS$2Mou=UzNuF1wdEDPmaI(2gGqsS-&bZ%>
zLirx2RbxH~&gZ!VrjeePIHsyW?#<kS8mwsv*vHcScU_VHuRh12U<UZHy!aVe*4uSz
z(`n<n`#R}yd)N()?2vo;VY=xu^bL6EpL^NGe@%%nKYa%`Z}TlY@^%thpcMkw`~P46
zZ;(fge25-)^VFNKHDfXTNpRmrp7;p!_CO29&5FaGF}O<SR|<>-&|;vg(n@FdU**7X
zfb1*HoA`?tM_|B>R~-hN^Gr7aF9P;P!fUM%0H~M@(?9Os2d}%{!ELYOU1eRA918*;
zxc=Z3n`<QQTd4j~=AT~D6#qH$EE5k}dXsh)cwOrcGxyqoMkaxm^)Elc-iP18f$^X~
zPK;lkFUiWyyfp(TGI?*n3}D3u;3Rz@7bfL;+MoFm`t=o{Eekq8C$NG0$ZGH4K7tEA
z>aQm(H23^%lZ5`!AhQ22H0L<duL*11QC7}lUQUR5L5SXH(6xsunrD}BV)Ju@j^4BE
z=LJQ|&hD2wOso|X3?7vKvH>!OKB>8(DP3WVtkRvn(!!bb${v1e_7!hkxYpZXcAZR7
z=i*(Z2ML}|yqC&cs8nHb5kXO=CJFzv9&4*+EHUmNH);-PHiUCOy@|9jrRZ7F!bnz4
z)vJY9$r#_19sIY(*#uW=zW~PdPe2G#kA40rJ<zE@xPMj2DjBA@XHf}fysup@#DdTV
zDMka#{5_mnG{(=#7^2y<yn&1}Xr4eyITa&3d8Us;Q*O*T%k#Z5UMf{vGbQmI{3>cD
z>dfOR!GrW}c$*a~L&((Y>Z+z_oG}x(!Ua~`R|K_IW$-l!Ze4cC$@U<Ti|(Y`Ikt|I
z>9%0!ge9%5s>z$2*L%)vUG+h8?%y3`IliQ&?SOYiJTpe)iq>q}77x8GPfN%wL^X%K
z$syfE7D?k(gduVx7QLmGMo%hCcNh5+*CyoIpg9?P%avmm-mDW&^OKOyIR#Cf!LkJ+
z48aB5j~jgRMjFsb0z<@VB{u?^*cn%LWb5V?EDuxBKp;))4o|Ua$yrAJg`;V~rA(W9
zKMZ*c%9<nqjVIhsu*;Kit{TNx+Was%^8p>53H1e#AJ}L|?h@=pUG3L!-|AsyftC(`
zonPsebNeF;%Lsg7Mw_;SuGUz)6Veo@o(<Oa=w$?kQwh<H8dC7*6h(D|FotYwj2d_q
zBm9;4gO2OY*=dd`KhCgYomqS!-eMk=?QXjnSqFT#@GOqYMaivAPKlKVC7!e#mv=KC
z=+-?o&~C*`UHVei$ZL70ujtX-Wx!Ft8asz{!CF`AgL@_tcD_0XowG6?Hh7S}`wd*>
z3+Cr8E^5Q+VgYUxYPQ(6wY1JckbGOH*b%W51<L8w<9*1DB}Dbhds<6tM~uhQaw8XZ
zqosS+R%fzrwM(9CYXv=zp-NzDdzS5Tfk|PyQ-AoGP?me`lB(z$8ui7f&l%WN<AK}H
zOpA9O#4lnA((Ncn64y1wpwyJAzl13#8cBRagenHiVH){D@-Kxs`_hP@fd6tNR`&{;
zOp0t~^~YY0=(gUq1PSvfZAAMe1a-ckZK-9b{3>tuWqAH&Lc8+ZOlaQB>IseuHaSAs
zGffTBZF@}533DL8Cvx4WX~fFt{Apg&%7B&QjVl&Ck@fm?l)s^KiGsVz*oed}7Q5q@
zl_`%qxGgS#Q!d>jmyl=HZ!4nvy7U+)XseR@$j(DPdJnc|cD1dD)-R%+6~}bJ=%)4?
zIG1>=od(p*Y%FEwC8_7a%A=gf@3#uE!At6#lE!V+{WnvorSDE$1NL(y5RU_23H#hx
zin_v-;B(jRcK7+c&W%8H^{`=`9^;UHNwgO-_?AI48V}V;ULB}$gv-iq_;4r}S%h6Q
zkw)O3YCeHcS3lcgC`q0jd~OHm<w)`GPNaNAmq3_a_i^s1MZK10EAsiq%2?b{oz;pG
zEJmJ#04h^tVpQ>?jUc72g-N~wW8BF_<A7x*tI2h`uM(Zfv`I)P#M~lYvLbpLEYZ*`
znD<-n-i4j(S!hF~>VKF_9`ZsrwZtgD;;`M#i?j%5SIe^7=G_0_+`U}v)hcygsj^Q8
z&NisevccT!TKrvt){$VOmpQ61(+g!xnv-v2wf0@AY&G~w&du}p+|_}QuqY3U&M86X
zTVWCxH)5rf{oMH7iOmPrQ1_F`qDGUA>i7cvOA-#f=sc+zU?KFq_2x@i_s!q7ceUvj
ze4e^u&aX;5Il1Eso`e(@wn@rgt=s0m3$sE-B*<+d+g67R+`$Do?P;yZDr=5Zm|I&K
z*WaG{yxhL$S0(eYy&Pkv3;AUxaoOdpzO46+ruMk@&Y5w2XN8_>k3j&IXmy|G8DH%8
zlc}U|e*L1(Vr`4_>R?k3%X$hfTS*(jXHtx7T^U@_auRb~at<*v(4wuZ3h00iQFGtv
z*eQ_<5CQe^f-XdNey1*Zs>(lUVOu7_d}R*qsWGiBvEv}GV0PV5IApQ_T(nhH4T;+u
zDBFr>FI1M>_mQX;8HDGVlj0SS1I5%Isbx92nA<U!`|f5X(HV^~XZkw8p_r+$5k<qT
z#ik;sXB}~ea@st30InkZCgI1B*`71ovaITy4}@}xLxiK}!T)j&#8>t@W1(rrx%KQP
z1hS7C{10XyhyQo9gg^VfMEQx~Qe7uOkAC91|8(RQ*q&;8JF|p8?cC5Tbj8c5QhT7*
zgahssl)t`dzJnX>%}bUHwt&%1+Efy3#3<H_4BD1{`<Bn%0!Ns0TU!7gR=T-^Lm-1%
z#4hdttE1}}<Jm`pEeU$Mk{W1})3&s1tx&@-Y;K}?limxk1z`f&6s#>4Pq6{}K?|^Q
z5DsOjGPSB;bu7Uz6iko7R4<<FS%BGZ033NXsrvRlOY`B=J2)U0!hkl+Ct>mO(H-2X
zib?oNRAw9ji7P|<J#TD?Ksfig`kW9*`6_L}?9Xo(s^+x0M%4!|iQd75n-0SZ@Miub
zf;OuHGrdS6`?oYSPnFLB1rz7hx|a{IGl2Ok1Cr<KMR#z*G6&EH;G@E8x<Az<`?aRt
zr_ZkCDrBgfeBCvs4OO3ZkNW4TP~^M;RJNc8)HHGj_dNpCe0JSDNO*kmT7X_8Wu=Md
zbbm;OxkObu>kACU>6n*h%E{SKF3&4w2<j<xIr`@Y4t;JEGLpYipL1)1<edDCsB`+T
zKYXAGU!_8Vj}42|5(pPs)3?1Xl3xeAx!gFY0sG;s3)nrO%aLC@79<$r-IaD+Qlt0x
z1U^Up<c0L_Yo`0;+yfH8vHVtl@^4xHoK~6xE!fAj`q9Z2!Yd?iQKB`@WahW++4&v=
z?lw_J>>bx14yOWT8{20qp`?xjj~S#OfpFKJT@4Y9h%4&QP(cj9J^?^z>Ee2N?3hw3
zhZi9Wx<Yj`TLz318W!g<GfuE$NwQy?ZuaZA<xCTIPyH!~6R*l2BFp&qRVC;aG;t^-
zT&xjtdxiWd>D3ro0+8>K0+~!X&i@cO_<vU9>F`GW_tGq+^?tTN;AgM@MH4g&i{poN
zIUCxhlToBezTBF5Fy`*5t;@K@&qv^j_|Xe?C6s5*c;9!J*asqxJG6V#OfqxU^WrJi
zeIQWPq>4+_c;fSbrmi_m@ag!<5w^41RE+j)H)_*#a<<eEEzX9!Jk;M3I6hJa-V~`j
z0KU9<(ylKeucs2VF=cK<((0NB98U#MRkyt)avETCXJ@?NU+2}o%s|G8-=<*qr@x!6
z`HJFHqYsuPqK3p3qrs>qzYW0uKzEGD|A&fW3Ck8q_TD2~iT`|X!zC|0iIo0Bjr`Dm
zf2nZjZwSHPnwHKdgc5Hz(mk1uaPxpA-YKhas`|<79J0EU@iQI~VIa~PCh28@dRnJe
z7zpfuuJC$9BI=a_Tn<Tob35i0X+?8k+BI_lUzh$d7l`ca0<c$rzD1BGoX1?Kx74|n
zk2-CGO-tOMHYL#jCiN$!{b#j0qF3^Ba`G?!oSlEAf|ZWH9D6P@LyKlzmiC6Sz06}9
ze^EkzF&xvxe^YZTe@j9E^%WJu%WZRdkKcq;2?%LD@K=qU`Rl}+KzIQ6!PcG7@lh{-
z0rBI8Xl{4~<FvL&BPr0grsW&0$i3$W|NdbI6US!*c~zhG$XCBjyLjtb@CBJvCw{I8
zUx{-yw(}AE9GxSz84X3+R@JV)Of5ZB)*rV%0~HA#Z)*qfr*V2tGO73=-@66PFt&Q%
zzk}<Uakzui1J;%dW{(MPaL1!CwlYPv5i+|dIpx;Q-bFQUS15OBY4g$jwryv-h1u4e
z1>FZ!F5)gB$WFZyYF#Rh6eX9KqNPU(!JH;B(zP1tW9topa-&pl1~>5@XMB*J`+hcO
z4@Na@<8v#9D!SQ#uw!&&zHC44#<tK*2`_v{hZrrjr`o{lx$vm@2qU}R$iv3PA#3Oj
zxoZ`_{i}kCx~c~xw{BZ{OclWLt^Xr9%+CD$=zi1Q!-$jRiP-D?a8oOR^$2UGbs+Zk
z8AAD-c~l1)u5AW;Eu4u`z8gsp=U}JJvaY`7SRsdpuKn;37#n>`-A;C0WT4{fES8%!
z&*}zos_TZn?9p0W(L!+E97Jc{f=yE<%OVO3hlN=hf5b15>eXYP<C-h%jogCvE(mjA
zpyMsgl*$olo{f1SWcxAoZJk8buo#)6-Fv>Ul+|>_PEHeQuM)tmDXtldD5YT!h-AFA
z&fV>e_;vVH*Lu%!-a{g~?aInZTQyOalbUJi<GYaOtk{AQ%f1mjLkUw~ESe}riz$!9
z69SOR^K>t>w=ie+nXz#Eu3(0KD$$}$ektkDn)@|;H5-xb2L!p)4U{X7kf~C*Y+y9y
z;d?H(=6U(fBjrXChpKTG@79~6J>sU;d{$tCaD8h673iT)DXmw!FTT84y^x%&;-@~m
zgL^%}&%Qh_vGe-q{x=I{xr8MDtPVTKRxgqN3DrCrI-Cs2U<3VneD{iTO!nm`(WKdS
z=drCM-7i|Msm_VkNf>^z$4m=q8Vz3%at_cZWt+oKZ=VaHiDtLDa8|`}ZtHZ~=6_y?
zxDbRbN7C^7yg+ar&`Vy>pIR@v{Mc;Xx6!;@-5YTS=jYOPt?oxT$tj$_ooZcTm-8ha
zFKRX;f>VhK{_}@u7gGX~0>%zP*=k=;wXcnp#q~MzRyYHB^;jKc;ta@Y6!bX0=uzR*
zJp!&p&XWy9PRn$jLUt}I516f-%u5WS`5qX%J#`XCok<a?fw&O`9v6DqpC}$(geYt#
z3CxAwuTVR$;>w-E#A%Rz>`-a%CDlS8kegFD)wf^PJP54hQ5M&WR$u`k#PrDqoGi?s
zRMwzG$2&OmP2N<KcZpOpwW<^%-=Y2eaBl}+B(EZqwZD)LfGVyEVVZM20^zdi&7*n5
zCT-JC(^H~HKlp$+{wAXfz85&Yv?~8d+iVf1!Oftcl^-HkIAHGh^$}GhdPEsHKdze2
z9u;Cw&yH;93TYh3V@WMR@d&A$)ECU$KeqTX_-SxMdTAH`#@1RY8vKAbt!rmf-!-h_
z>ciZXZuQh1oYdG6tk8j!ad@wSyWC^wfoq9WwfWb*+<Ewo-0jlRs+UCvCteH(!4)>B
z)0+#Vscr2#+9_`rha^5J1&^Y?9{Hf6o#*{1wP0#CRbMYuSX><l%dfPrX0Q9~^m1=P
zGMAAfQE-|}Yk102)I8Tb6{|Xccj7cu`QF+%T)(NCpq?AP!4&aC+m!l#(~i(3Qn?)L
z0Els1H0g=CT<d92aw#tgo35VZI8EHkuB!`i-S2;;n@LytROBTO-$y$i-kwU+!zr0h
zuScmr$sM7qO(hAP`(1A(3bvcmbXyf>lS-&c@DDGtb_-bSc=H^7*LybApq?JCx2icV
zmS=@CUtue5x}G5sW8bqb0k?!sw?TE}OA;C0AY__*sjnL$Yf`EEL^fh*R|LZ0<D#&d
z*f84q5GEOK4^M1Lfpf*V@C{a#0L5tTA6jfmn_N6}fflm(H#~Vd;&@dA<pm<D$epRV
z88tO=eVy%??YGO&G-6>a1hyEi%P+6olag+hy*>%MaHi~@PaavY70l^A|F~C}IxgQN
zn@QcZ)bO}w2|k)JchsqGHQlT_Nz%XAsh+w@#D=Muzp^aO%6s7XYiU*yY#XHx_!=&J
zbxQLijaeW7YEcYp!+5-QC>~$YdKvD@W5g<ZZFp}>C!!jD)xMQzeU|2uge`mJ+})|6
zBUq!$bo-bi3Bsjos4f{K>QY;p?TbQ1>22}46pF@}_dsw;VZU?LFk1ls7zYNj_z`Z2
zlR(CJ#Vw{>smIP)l31#V3eOCYzqsM|^n1Bos~4pMpD-V}T8!{Zr5C!FyXvdDu2&~_
zlR@^VBJD(!y=UO&RKj<nPB3yp0^5^dzRUAU=aV?&XC!FKr68h>XpZVM^w#RG_sIzL
zD(^G`T6^IRoBQOoovxr&oGw#q7v{GvY}OlxeYy}C^BfQx#HVc?qJ5b%_r{8z&hI|&
zpm5mf&Jf`uRz*0nNMm{V2y>-aytcMScl`b_Zvs|F$ybJskCe{rG0BcNF)qjfYWt&%
zvXYw7<MG_w&!@#Ad=brF`E{@j+Q0TKk>j1bj4RlDvA3799_*0MU#c}b)1dBb*H#lk
zExR1A-pl6@hHjeo<@^fpR1FVk;)D#Hs6m0FP7m#36~&*o{ne>}|EYVv;z;kXnnjBN
zLxL3GXgEZ8`|#%puA44D+f~8d!I{O*ylF`{YhrO4TjDo|uV8TnhXpXHWAN1cPd_T1
zW?%4k6(D5Gd%(ZlN>{S2<cb#9*Xg_bo|*e<-R5i*++ZGi)jS0d$X4IkF*?qvQQbp>
ziMoSte}vP`K+ROIV7bEB0**i&k-_{JETEXf`C!5`K1}RQ2T(IsWsgxj54nHX*bwb}
zFhW=i3@0Y<QftOB_>2ToJyfN-id=`z|FdiB5*G?D!GUi0_fnn9?k)&h97XMTl+yhC
z*TNm&a>1)xMoRfnYv|ME0dFriT!{9Lk*STfuFR{B<7wpdl7|sAU!Fe5)67DXly~DO
zzPXqMS$J^T9>#9a5@m0=f%Yrr6Rc+sywK}y9%y%ef#~kIj}sbK7c@a|gTF8}CI;Q4
z!#FduUEiLFT)sES(cFGSlu*Uaw2rX}A0A93weilaz?*8shF{+x!$Rv(#0q|4^rX`X
zj%T2V)O<|KdbM@Tx6Ae~876#=!?nodD|lO)<6SDT#>xA0rmi#QR(1LZb2SD}3B+?X
z9YjX!CvVQG=Sy2Q^{_(~4^Qhl7YZ=K3)M-*QjJZ5mVm^b@&XK)*q3Hzlat(4E+gB7
zPMbCijv|4SxeV@Vm4HDeRM?ph2ufH2dq-af$URhZIr93l<_>N++_|gK#`05q@;+DD
zY+SQ8bWln$Yqu~Hh(WM_QKuL9L>yba(9J;iJn{~X$^kgxS26*!okIMV>raVL0Eg(t
z>_2^e5R!9AeMOAnn2LMYwv%L?<?$>NBMg^Dh%HM*7$ep7v|H|MU@F5?u=JDCp?atl
zvopck4bRJd>?aAUw2fAg1q>W+D|>}b$5yn>QSqp;787gHO_B0q5H`*OG;x#9-341O
zlC@HkjgO6;g1SbU*nPgFGJZJ{3|e@46cCt0wSq_!^~8p;o=EXiwq%xS{n*A~b9=#!
zz#As+>$v{6jD{^``A$ZW->PNjaMQ4$92Zzjc1<zF+S5x&W^?E;D%9hgpxoO_nZ!={
zxUHh-z04{3sI4}C&V6bAd^tR=EoYbq=!E~I9fAmA-?n3J3EWjH(}`AgzWsvkv|6Gy
zJO-t=bOc#RYEK%Bj_#(FOAJ?plN00e@S|T87qm6uji1u<%h=_M6Qj_i@Z0%P#K){F
z*TA{kP0gt}XMJ99t!_^xtsRcD#z@I6uL*jQ7aV)L8Z+#h1aaMX5iaprq3)t$Oya`b
z;^rE^`(B1DuX4lg>6EV0tQX$ZN5X|rOn;~Pd(CVX@yD}8eN3+vb-0$`tZP<zi_-At
zTD_JqkoFhaCOZWB`_^W&k&qE-^90umJXPO8wza6xH}`O35O77~sPKqMS3VVid!HR1
z+<MJ{U({5q@wkt=Siz#VN}o%|7L10J$(%*%_MY-)9uD~^>-sDZIBCzuSNljQ@c3hU
z_QS98uH*zN*$}!qXzJ?G5vh!&-{{~ec0EpnZ)Y^h{jTzYx#mddedY)=b+8kNC_WY6
z_)U|eB`>PHty^A^W3MN{a-)T=S@*-t+}Ydcg(+84h@5T^2{J-yTKPI~NH2UK$3s_Z
zL2WU6{p-eBc(Z?B320XPYSFqLJEk>W!Tj1}y`ZGk1OrO(YP@CeYUnlMu-y>O`xP%N
zFy;={w9X4@6=bO=`*o~62D-?RL(o^A0DSiba0*R|S?LyhTHbw&xChwK2shiNiWs6c
z;>K$$%0>r!+Mh_o8a#V7)19E*Xk9$`?7tv3V7>Q8j4<&uz-4eM3Yc6JMQq>$4X`G7
ziz$rdrV<SJ25-GOxjxe;zRXb>wsEW%V4eNKlGFZFty;2=*teHpm+@P{1V4CX9wgQ{
zx(9^oyN4|2|IJ_dgxJT8v@MfN9-@{-s>%{7SuIa{h2xV}o~fiWDD<$vyU8rk3c#5C
z##&#5YDt=aJ)2C%9~Zaa+Y;GWwI{7QF+VPO(sBJYnPPgul5MZoYrnnNwTl6K-$Fep
zr$d)wN3k|~#W@+_m^k^((Vq4T*@mRbgz(c)=8{}l$8zz<Z_wWxdrc2zOK#{az_8pK
zV{K+=xxKEb_Po0#YeOPJT^QXe?_1SX=k>Iw%Wwx|PJB*qkn%XEe#b(!hmpLoh~Mcb
zv&1Nz+nOc2!uaYefq`_Y*DzO}&t>D@YBf$aQ}$uAPeo~d(4<CXXH7J<Z6{Laa_R7r
zDXE`ot|xtN?-32N1tK<(HO*)58FT`o8nM*q0G!fNWjpp9P+5y?G|jH6jBh^Nbv#tm
z$s4P`u&x}vX%t$HYS$VvUmh@0^f{5Mo}j6Y%LvY)lE~8V=|o-_$|%AN$@T4uDP;R%
zVc_Q{j+)6<BCL_h3`ET+&;<0{O!KKh(NIV?DMxI?urLs=X0rZGNl=b*L1;5f=E5_A
zmro(@VTcR>I&eaT3;UMrOfokgx1zVr)700v#x1BDBpds-;O8gZHbyjNZbG2zBy9U{
zJ+x;if?^jkpSDGOcPj9v9<lZWos*chf9A^pxh~hedr{C%5oV9FDZ$9zMXDFM?8VaV
z?WnBR$v&@pC0lFcjE|D0@L~#=M7YiZ^P<{w{@kTGZV$9o8S!l&1aT;t*R(&M*IICH
z+}m(Szf8l)n6z@7;TJiNr;Exc*U;%k_3QCO44_(FOv*S45hl%LCZG5ojqgJ~7Dr(8
z?jF8%y%g{15NFEKyN#}~RhTQ_1CSmPxH2TjH_o<21`E|<<#1}Rg7tYY-!8HUTtKaj
zK<2vC=g~XWjT>uQm&B7XcW_U&g|2tgt{)ZGui`-?fRneYu*#k-p<|qKATUAikJW#t
zi4EMd0^V5=+R=>zF9OR^fPNA$J-BB44h|bkV|xa{MADd@-l}%54k9m$fIViicw_oT
z-VlD1XT7HG3=``Tq&!u@g31+#I%xD&)d`Evq<86qyu5pZlc}7_>QK)o7kB5A;V=>$
zC3er`0cw*HFh!&v2VW$nr{dSLI^&q{(XZCz>nZT{(HWCqt>*m94#l_W_ak<--S~KU
z2?iZ*8HZQv-oxlF-Mdht-;V8SK{T<y<2`DU@G3xVuL5=`n4G$_vS`mTNv`MIh+5vh
zHlpNgMOPJ@Ft67YIp|B$y3*MP&O*LWR4-3ybTi6H9KuAKlgik<I3K+l-B!o2A%?dV
zMU1FD(2j?}m(@%tO9ytu7v&>}4ZC6ZlN<Y6E(e{i)Zr*E%i^_yA)VN>7FdZstTrry
zHT&!X-0gag$9J2kB=h>#NH_+VN_DRC#WLc)Vw+N(T&t+`Gw=-Rjm1&Zk~HpcMNgGg
zLFyCa5%1G=NAK0-G$lwM$nza!2NGqv`jBC4sYjU~Zs@w5qvcVkX{-<o&TXvI&SqJ-
zHZH0i<^+~F;jidAZ>zuj_8xusRP7DVP8eAcDe_?qh#L}+V+UVbUJ+MnS%|13m5N83
ze#WWZ<!%##b+}VE|MC6f2_wk15-aAneE3a97Y3|OY65DG{aN>_iCFan^|6gARL;x*
zYpI$>EE%zwN%^6pE5cNoBb;vEN|s#~Oi8PIxFMg-32|IfdhUl}32c+Nh*cfkgW-=e
zDe>V>p@f)-Uty_QW%=B!X34CSJk+~vR)NhQLb_c*uKC8o6anuK5g8G@@^{s7C%vB@
zN(Sz2M7VLxl-p66GElqBsgPdw7Msbj`q4^W1`ApP5vZEEZyQ1S-yNl&CvOlow_Dkt
zU&hsf_huIs+0k8bA(|{qdz?4g;f6E11E0mF-!#7TTy^F%f`S5peRQiS>{;d1tz!eA
z@QsTR8ZD`|dA~i0I}P2Myluo}e}d{6l}u@6Tz6UxR?fRL032y16V8B%B3^0g+6R*u
zFoHD!uCK%4W>8i@_3X%81C!)4q`bidsQI=O*jn3zHzmsSkJ-RW`q#=F;C(cx4e*gJ
zrbjp`S6i%QUcl-%C%DL3yw_lw<p^5x@Q88(W$#o?C3TjS3nYoPa4lr$BtN-SB?}-s
z76d$f&Ze#jcRab%^)^Xa8;+0))>^;JCT8Iwh?^uh+u|WpC7%|SPUns0(RDdjD9gy|
zE~K0tbG8~}s3q%Uc=TqUjc9^q<=K<{OqV$_bD(m7J^Dj@xzi8^SKNw>)zjj5wU1(+
z!ygg7`An-o8sDfcbse6u)oZg<k6pZ+k}0|LzR@|djw;$}BjCu6m=Eub6Um-4CUrkj
zD1GKH<-jLidkfoZ)>m2}QS(_-H<#R>1XM<E=Tf3j)tQHO=w;FAEz`=%8L&2_qoqon
z4oDWbDnZ8Dk3n379qQ*YFIu?76w4&!g!v!ef+{AkEiO{IhnbCq^W>dKIv(`n4WfnR
z(l%dC3cx}=K6^6OSC1=F)_O@1cM!9aPs0tqAZ2{v3MsQ)Px)l0Hl{Lab+K?`7Mkaq
zgY!&7mzvhg(YzwTs;DWGslmXBrW(jtiBs{aqM`diRrEZXY|Dbq$y91!mf(=&DD@Fw
zY__KGrx|su`Cj`dvSy#{7+hbI)}j`lvdj!>hmmS>fLJO(>Lak@r5Eo(1TdW5o9@~|
z7F2PTK+c<6vJQ<h*l4*KT0O$!PjQCATOYtL2Bc%-Bm+R=R%DILPBA;17mGdBgr&9`
z{`E}-;@QEDXWHJ>;mBPsTKm;DS)i(Ohb@<~2k2-BIdL`1(jT5bpi)co;RqEVQaF-=
zO+3=mZ0C^fLKr|mH`KWhY#%Ly3M>_gicJ+&3b^!Cj_#UhLYBT|>6`bU`Nl-wCnXz4
z%5zz*Un5dmX>(C<UrH5{X6%ZMog{$ZhVOy&KkYYGU+K_&`=Uci?Q!AUcmVP`Z(8Id
z^hVG&A`9W9IYR99{QBIhblEwYWAI)rEiKR1xM9PPYTU-SwVq5Zi`?=34!`)=hls={
zJ%~k4-ta<4@~+*m);qZIDIC2Btb}J21&!yre9wB8I#t#)q_k$68W$5c7ZCv4q$Tiu
zQv%ophvOT!8}OF&q2UQaXWNU{SW}Ja-F9R*C#RB=#$@}TiL~Tl-O9iK%eCr&fvouB
zW!?3P5JQnKROofd@U?aBV@~D+8-W!&i3XKY0}~x4>D3X$xvyT`qj+blS$93oEp*Ia
zzIb-y1WeDpO@L;UvK&Bow&WJiMxPd6GU<6$!zcisAqe`U@Hn((C9o%-?VMjHawv+s
zkmmkx$#e9d@S$LqK8&Eg>9ly=E41+2(JJr`6@XC<M-ZFN@UlGA9Lm|mot!c+GhVE<
zfB3v3Lb9~jcUc`81FYaB0Gt3Et}4*E00O`ud6RV^djMwgpU15{Pq?qQgcdly?Vjle
z)}5-KFlQy!_}bAe#~OS1NOH=<9<e+D4+9&pgB5VNcNTgd3SG{g(M9Ho`PyY}Z;2^O
zZE`2h7?5@0KH%$kzxfs_5BNI%`i%N{#1oh|5OM}Ve_ei@P5)$D-+?zo-Ps}Gt<f0O
zdY#SX%LdsyxR=#;aLvJhjsMpd-AJMUM{11#V1wlZGuN<rW4vjdPkPc*Fdp~FB8jR@
z=OtGnb1^!IXVBXYhLZpUvaops!de^*#$9?$DHjyNid)gVjBvz#i?9fT(O!<+!9BnO
zJUMZJqculDUA4<WEh63{s^QQzuZzlsfRl{yWPwlFdoUuaMbVF+>%jk>v*O4-Vp`~J
zB<x;ufBQCm$<^84%7F~RBY$;621NmX^b!R;N(Hkn*gqEE0N6`3FR)@wZQsH1fGGbY
zI(M3crGgr761}Y_U$yIVP6l~V+szU0;E2gm+!9lb{MT|Uf+2S9e48l?-I)n**!ag9
z2rrB))h3F#`IV|Gtek-Fe~cY>Bay-Dz_`lR7FoYk@QaEC_#-+)q>sDEb`)=56={d>
zT>+m{VD$n&fr6T{+3&0ImlY71!Kg>(op|z=*<$Bc<<uuUS@Nrm5?xF!>v09YtVjQq
zY>I>`Y|~E8g)XsxbSOf<_nL#;?svSmmgwloQ<9k$5OjA>1q%rO=m3FGQ&kOHqA+iJ
z1mN$=_owEQ{fRY(ng$$=<GK;OXqn@;v4=Hv*4r^xU3YLv>`>*RrpA1)+_w0`Zo+nS
z27AhIcl1edM<DL*FKq)>SwFOn#Zxr!&1KrEsyvZT4$gy#@Pvzms}NUy6Di(r$v`*M
z0j9KdcygbI4-TYv2Rl<j+4ki?*?)Re5=yT3!vk0w2$9?Y_@OlKq5oqjME;|-*y{3s
z9&3^RGM3Dig*JA<htx2GGjw(6b;8`B;lF;lY69vLvq6e!GcxC6Tm)Kq9@;@GP5nU-
z>BGk6VMjB^C6fgC&~MYO3tYKFQ)@Wuh9|@<lewIV9G@CfM(aTOiJQx|_-O@da=<R2
zVqt*2Gq*VHFXTH08)*X%0S@X*GSDHuKgKjeIVF;kYM{tN49CTPFHXr{COMfxCwM5&
ztAE|s`;Z-D?t8$&Suv!qQwt+(D_3(9OEORLL?X?cW}d2h0d4BA@Zeu0^UM4%WHhwp
zoXAo2%(ChIq}aY{R^JBf(OPV-GLvglWj-aECRWQZCO8Z9^3r7fW!p?XzL^Xu{2}hQ
z@`xesb@n%j1C(XNna@)bk+C7b$Iic35^3iFf2c2(|9<!OGt<IEs=#M6z)?S4moAno
zV)<K-?prg!X4ih}R2iz)P{B1!6|%eAa`?~|j;2mNMDXDRr>-I2?Q=4I4nwZj{*)wF
ztBr1P4(KdXTg_&LpU;|-W{c-BCE^jEoH2w(E$qmEvaUUcD2o8EHrIC+@md_L-Bip5
zpmS%dMR01R(O-0ZlSV)G8o`Uwy4eN2ltKJuwy4mM97du2=40Lv6=#XLFx5uk&cEt@
zE$|=X+4v9Tmh2-;(qaFCDMN!za*zl)<D3&R>sl>7X5z6&DHc!iI+IC4#^<m_<4v4?
z$E3}_Oe&#YdSpt#QUa;DTTSQ^r|H&-J5!WMatUx4J0$B9O>};?+i&0TJxTg6JF)Ip
zmGqB=#NpL`;&gxQ($Xr&Uk`!Ee@<}0jF3CHG^LxwennlOzhHUfHq#HN2z)8DBwPjl
zzUq-2w!<WgSaxV(p%#Nj3DEGQ?prV5!y<!lUy#I=QT^)?72b7RZFK}(2mRAftSk@H
z$$Zz@7Oin0l4#x7UU)y=a{^&>>^xc^BD$Vozil(*q27pg6yu`IeB-$Q-n))l;b)TG
zZ}+UMjH~9p^V8=S2d)q?OT0=_t@i4~UP@(CDcMij-d|DBkfbUi7jZX^(f*4m4ZzAe
ztqwQxARsg#pvi^U1Ghg8%A4-4ffkp+-yN{)XWtGCl=IG}GXAxC9Q$<<r~F;7BrcEu
znQRHN35!$Cr>Pav3;n5re3SEvSRP$QPwt3^N{(3SjkcO_V{w$ZMa$5zMSI7l{d?`B
zbKLQUT2UoVV;<}wUw6(Oj&Av8E8lwPrtbE<_HTM>>Q~kEhcY&+FY{;Wlzb_V@ab>*
zIpe?fGj9lE&R?z=zl=uK>i|ZWm(2cKV5Br(5j_L%Of;WTm$;YEUP>(sNQ#edG>)$x
z>#iQh^M79@kAAiKwM3)DcL+3A5*C|RU%;$*KEq5f(ndF~=AQP*RkF3tCCCw!TS8qI
z&U8jUDMTG>{9HVFP5wgM2r7SgmJ?8MOFGyl^*wm4=40Z=C(#rn?^f5a74;v>eQB!6
z^y1CR=?x&PluVTP6tlJ-pD<?b$PWvlD{;N~FDL!~H$)rwcRZwzh{I8P2P}XKW46sc
z|Foe+xpx{llf0zKx+G$hJsgsagWU|dc5ho}aVWlC;e*iq%~|dL!TUmYGpHuk#tx45
zCI(hNe%TmWptA9>qOzj?_{Gk{&C0{}&vLfk%h|Yjc%T2XoSXCaa(;eP76}_`N7R4(
zc#g{U9Jr_STQNH-8~Z=6fZv>4|GeZtW#jng6&o8W2hT5;tf(B^KQ9FZQCSoW934&U
zt$$GYaj7A1XklXX8&N4M15*=rPE>%y-=6-hfD0(#{o{FYS4T-@M*~NbpL_~i+L{@#
zqO$#HG{ET3OQ8Pmto^)XLk0NxarY;6dmAHV6Gv2SfDthXR2CHzS4UKqpL9fi|1bLc
ze<@VmACLSY*B`R@A=e+`QE{_1`Oy^9pMUL50IB^(gGJWF*xW$G#ucFOgD39iK;v0C
zfmgAJ0<r}vIsjetyC9WJ9BiEIjZA(N{VqOXYipaIReo=Qq`i%k?N5@*09AVfYX@5c
zfSi#V@IIhK%*5H;$V5p}<Oip}GW&zVKbVy;w*({(^r9soH8B$-8)Ja$*Cy7cj%EPi
zAKm{`HouP}*W^l_zKA^u9FyJ0hAnuka8$|eLILFPN>oTKarop&xtUZUatJ7|uDm88
zCiTuU6JC7X!rZ+AjVnOLfyFbP+dV_|^1~q;NZ=a^nD>?Yl`~rbTU9oe><8LGq1C6b
zv$GZD{@$KL$-CCXkBCD2@ne|KgM_}tcpKK<>OR_LFX&AlIB6~P?oB`&xI8$khJ3u~
zW+hLmNk{PR?AR1~r8Zz-^6(0=v{+32$hMy=OEvp&24gr=bb?y{9;Dmp`^T`ct1?gp
z7|Us2=<tB}F#gdaJR)J9X)TwOS*(V$nbpj4wz%)PF^@#Ej>XByJl0vjI&*{x2YA(<
zAt=pSOmW9KYX^6%eWrZ}f^c_-^T)kpu(JX1JcR}H@M;s;Q^<^*nJg(>$g>Li9I%_N
zsP_ey#4mzf@nrjrBHW;!q&xFTt0wtgNs*hU0+aV^4Lj<1Ym9M@c|PFlI{I4i*>_hx
zF2Q+id%(RXWonXN{xylvAza28#GLiEs4fk<ODoiDkaZQ-gEG<0pK^#iV-a+=#9x7N
z_Te$Yg5+_3Hts5joR=)x#k$h^@v&RwdxQMpWP2?u1l%Y5VG2j+eF${1(du9KrqL8*
z`cSW~rN}Jx!pZJATc%x`h{<ArNbYql<z*OblX#2}-}r9dcX69?@g_K#!JJ%)!>BYf
zqytSlk|Nd>Y_O@W88KWOA&o`yQO0VAYRmA>)Mw7~zan{S%(42g=qAZaHxSv2lefg}
zQ7)^AO}O>>)^Qz9Nxmlm-8t<9+WvV{(}}JJ(ZS(ol>2NmOX>&Wp(Dnj2(!XT!<p$N
zQYvpBLFrLKkaxGgp)`gxg7%BKt@aVmc&}RI+psg$#58;2zC(MpUEuHVq}enWORURL
zW=fuM-Ie5$<u20`@)HihpHeE?qpa(l&FMEk4-d@U-W=rO4Ybr{8Yy^Jjj!4Ok~nM2
z!5$8oXv92uMq}30g2W~HqJr`X9<%aighn*W@Xf0a_vD3HkozYaP*tLHnkmJISNfEF
z9V@;XKKm}%6Q%yOmDg4C-dhE6bu#RL)+(NkY=>*9P}^cg5d^HG1rT<Bz{{c1JaUAv
zxK_5${6uc7PhT6rW3riNVhG?&BYo_v)P%M0Kn@)uuBDV^kE|R&<Gc|Fk9)I9Xngt(
z_ms%GW7xBB?cT(<i;bmdjfkrk54`JXWcpj~MNu8~zRHGg$0w*IS>62TFeVOWC1)Sz
zvpfr`GW^_@oQG=>ok*hdyr&=edN{WTY2M}YExSF&?dzM43AY7lhZ6S;Uw>bmz6@?!
z83{TCGzY%>b+K3?eyM(!($T^1c`uEynA#XakkL*pILA3(jtvuplvKAMgi#6xh7F-a
z@h;P473v8STj~fK+F!S7*e@vItH~HRCF1KuOSKuEA+Tv?NAPCT$%TnozmXF}k>!k|
z=$!th*YXsSr&Pik;mn(k(7h}L%GYPsr)fn|Fyv5av9~h92?~?5A!Vauh&T>0{X$C+
zPWUKG<|y%-C>z|{<R18VMFy<whn)C!qY(y<@7$qD0mx6v=vQ&*`(JWwIWm2`x4`RQ
z3xsY{SrUEU^j*V@+qm%o3x>gAaKQ=xntu;k5c$*hdd<T|A5f2M7eFeA@K0m??x8=B
zjTJ+uE7zk7vaAdK5{tmeE+|4F+09xQ9Pqx+51(yXCYO?rb=)OLG3BG*XKyBnFU;%0
zUkvZnz1(!Bq7!}VSkELX`j+m5_oMWSr@q6vqaV^+UunCGgi*acKwQyikccbg+q7V=
z<P{wEuR=oS2;hIaxywSCM2z-;yzqIFo)T8O1>Mc-@NdH(wUlwCfpb)eACFit>llLP
zC)zG;@)ubjN_0$HEv!o6S98p(KZ7c~#tC>J5fqX`{_KewXFoR3!*t)cq#vk+N{3|&
zKXB5ox$M_&x`-HrTkzFF(a#lR3%y+Ti>|@Ge8i<dCi+Bai(qu*X{1B#j^ruBS&{QH
z$t@i!&V=aup7__EB2O~EobV5GyS70M52H3TcO9(4F*f7PaCxXuHS$D;a2&7H-nTtG
z{oWhaqw6y3;J+ldr1?E&Jh~vtfLj4AF5HvXPSpPu9_gWsC@t~V@_yRdxFxDB^tlg#
z?NU4~eh^1PMTUe&w7X14Qg2f=AGx8lqTA39EDo!`<$8eJL!d~N%pcrES85Ry2eMXV
z`)ryaA1(UUn(qN({nB(|+Sb$iaf~s3j}rPh($#C_vBab#u7!?d=&DS&UNUNJpgpO0
zDC}Mc-x%b@rG<v48=TsXs%*mh<+v*%1cqK#%TI)%_P{(8TV8F=Pj5|-s2nF)wgcot
zr@79Qnk|NCo8fa_JF1F&$Z#&@og0hw0I@O5(JTI;%t{*C;|H-H30ljCKZWXXlw=gu
z2S5TA6d><QtM=ZkKR1`3=)UB=PKBJ4rqaJ8Vv<Fa$JchgMoLA_B{(~BIF(!p=9IS7
zevy<@E_c3$oJzMGgxOV6TxBUy&Lkc1%@fC?T=V6;Q+6dwqo%EE{bNsGQ%7~6b9$K{
zH3*v<6y~Qo;9z)>GU8p{H*UZ^mJDwnrQLs@-4Z%ZyG8wMd1!Yyf4$r>eeNw!l#Kt*
z(i3OgE2>H#2`OWcMIuqK>DxyNgG{L0QYn1zO{3(Me2J>=M?P~K<Sh;x)i@^Jt}q|U
zUs<mq>8>(`D=|!4aOso#0&;Jqj7#}~xV8>Se31V-{$5^d=rC=sLGSFO9U|X%O^@h7
zuUAY=Yl^b>tQr!sw%_S>3KEs#XeNNzbq|u|C;K1@Q+yvwtDKUHt)AKM45oyfitU%9
za?C~Zo}oRXU`*{4^&RwQjO%ZF<AKCtnD$-W4c}V+^tt<4x#QcJk1S#q76l8B`OzA+
z7d-<GiRI5QRI@l`jo$Mqs5->?@m?FLu26DtjKt2`J1n`qOB!bLL~RN*J}SG3>zGE0
zkELkfg{#)cTw4j-lRWmXA1JjdRa-Al9}bi#K-;|krGf#)K}D)2v!8&Lb%0(~F_6an
zUD8PM?Wt_qOhJU8q2g1PWMb~dSv@Ba(Xoz$O(QWkx{c7>*HRxd1N}bT%g|elsON|y
zAwf}#L`{)<o&AOk9I01DL%4s6ar*F-?K43^zU$~XX!GeZjWC&g6V}{F)SH*9^DmT{
z4I-RTxKX+++AQ{hmm(tW9hK_k^^ZJTrfF>>5eC!LWKy<T3~N^xfvJDgym){c!*-jv
z^#0+!Pz=RE5hR9^blo;tpSezr+u%i{h*MADu}TvYPVb0)1naWUId$hXF&jxqZ+i<n
zgXfa<0ILqN_7Z$Q=`R~LnOOgPYsnLitfKHEJ4V|=4}%hqUE<fLde^R}9(1=-gUQ3n
zwR=5e-VySa4|Iw)?~I%GUE}GJs>mf@@*-RFS1MyEe<x>|nv0-dBb04j@9OQz8}Gvw
z-!XVSe=)$%%{*M@zN&0yI*y9g+3PMEoct~}s7XRC1No`VSDz!wqhK!U)NK4(H}V92
zrLOHa$}A=OUojV31Ca{2HOgW~hrOW0dkFg@9nYm6#)mB1l~-UZJSq_T08y%W!l2x@
zhdKkACc_!G(mvIJ*qk5RIjFv-&e38G$K3NodZ^S|IJ1K;82c1;Q9-Wm@S4k}o)}pT
z%O`<r9D!vilf=Valh~2#u#w8;DfUh%#r}(z$5PVFb5W8^r5qD9_b{e%08MHZ?mtCC
zcp}<HtcqoA;<Ho=i>0(@O4P+w?<D7{;lEmFMV5!Kg%#YZSeR1_R`PhnTCAIEFv}=~
zc=gTJCU&lfJsyw4^~rk|qp~(VNb9yU{?|-TnU1%78UhNb&k`E;GA_vj)ebSxcD^~h
zcR}2BF6xY{N-kz|O;m=a7dbQ5y`tY;F#KxyaKf)9hrx{@bjoo6p8&FMa)1AJcAc$<
z;?+07UIG+*oXqbnuH8da4kERY_#zgj$X@(5@)hi1-wJH$`vjPnjNJ+b**GArmlOQT
z9ywOZD$YVA+~VxA$)cm$SrygtitZq*{YUvRAOzpqqhwRgmtiMm=JlG(=sVTyf@&kQ
z<k<NWQBEBSwP9-_^bI0y+{LXms{7t5=$tyYpHJOu@t?4Xf2V!Jf6g^4fSV)=MMs0@
zb#{4-X*nq=XU~CK{n>LiwTOChj{#M!q?Du`=Q49xUco&M%STlnt2fuISA3>J_VMZ3
zf?uCv-4nOr&o`?b8cnU8-z^C&N4MGV8)Yr{1aD>yZ0U=2@9vq&nkT^52$1h|1g(E^
zc8Mz}T-T=`e|;Ct`qHv8u{>PWI{p~xwOPjdIU<cyMfmBdlk+IyuzPwq(JJ2x)`R2A
z4&OO1itc|IPSoh1QKm$4mGxmU`Eb1r*$)vrt=OZX5t9j#)NhLe<4Rg```54-&*GrJ
z2`Zl3pPTqdJ>xR&(buOb`^HSYm)}C<1EthuII|PcUZO&-dwPX+E5F9Y#JC=H2ZhVy
z64IOXl*vd5ID}+(IwsVIy~a)+5AbWT{khi!)HIV0KO59vlnODB<K|+Z<0b|P;<{SU
znGS2LSIcN^Mp}S49-%i(QYEC&(1~ADx#XoMe-nKa%(4D1H{<olI@JM!60u=Rb#~sE
z@W=J@$&@qkCl}vH>F@#w_3yo9+|#0cj&e}pUIM7ND1_xL)k!VgA7gkwR-n6JN_+cg
zE+DdO{77SJ%6Y~IPbAFjN#4U3VR8ZtX0PmB>XEGBpU-*4miY2W*=g>hy}*x8;LLKi
zH5!l!`IL^GSo@y*;9;sgZopTBp1A_H*Jj$FbQ3*Ai@{eZrAf*kKmkta-m2ZQ>W7I|
z@w;J2dN$EEsBlHK{xk0dvA^Zoz+Wg}t>?zuGLlgZX)i^uV1P6&iCE%^h82r3O~%)%
z3dQ6^6w$>67;~5HB_84{^<^tsk5|2=*SacGC@hY%&+QTWC?s83{~5CuC1ft~G@wXS
zBG-*48Oh14fgaE?>Da;KkbVE%uwf7C8RLTn+HW;m4}zIh*=yH$k@*$IiAFwT0jggl
zaYxa}%W9LxAi@HrguU|>(`3x0uy!To_^Z(hzZPcQv55PW^5<)Zy{eR^4T>3<{?by?
zDpR6>(${KZ_E)P24z8pz9XeaW{N7t1pIt%7Cn|}uQJXr8-#b|CQIm9{!d}wY8`mwi
z8S@?8g0}Kqc8JGw31SW-X1W^|5-;@JwXP=f4S1ki_OMbZ@QpJmk{@)v5n<1ynO2m|
zlKGg)je^U#$c}%d`o*eNf$wl9_pSYdk3JXEIQv|EpT$cV<&t-d_52wqbX%|+dY>H&
zhVYh(PEW<y-nSs^KBRXYE3QZGyY8>h4I@Pa$kDl1Ob;$p`td@j=R(4wmPipPTO%wO
z0P>AewkOL`i$Fnhgau9DJ9^j1`TcgpdP*cDXH-?OI-nqCe!Y{jp80`<J#wx&aeK~^
zY`rt)0=HRr&*p3uVQ2KyLk}V&^dAe?TVpdH0VIw;UVV6IFi_I{ZhcB|;QJ%i`v;{v
zf`!w0_zJt&`9Y5G%7--d?V+6Yln*#+5yv?qmX!~)buls5D?Mjei6~ZIcK3X3cxE!h
z#ws4?=MlyBh~MxH`81`d@)l5XfHmjky5!Q)(o!NB@YeobD|$okK0vLw``z0d3em?~
z!mNk~WwVX0Z>o`7U+xE?%dS4~A#jb+Ub8A)=jv*;3@652wVoZC9_fB}jZkedQb_fq
z0rWm7p+kFo6d`X)7b=QeWWQ!6Nhh#M+F<S4BwYdNLa^v`_i`u6Ul?T&BI^z)GB0N%
zakdsS%GydwGSmY*5r)>QlH%o(tmU@p``$9PcN3gquEbA_dmB&`ZOk%P@2*Lo3+nD3
zPbiHaK;4E)(A|eBz`BqUw<|Kcvw+0^Cw%T7cpC@DbKZZVOF!_QAApTE02TcKIsE{I
z{y=g518D9i!u4<QwI6r?9zFX5F8dcS?dQAy`{>yZ0Pr78`G1L?{SFTPik|%j53>9N
zJ>&fyjQj7RXFn+XgW11C&v<{s9Rb<=fu0p5NkvjgJ@!91QvP7;sUMO2;R8<#F%S8}
z+(+ypszCvW;IxB8Qwdk&uG5M#nXLT~_pQ*{neqY3X3N$qS)t}s%o#i&6^x}m*Fghj
z=J`r_xGVIN@by_~mX_8T*X`{k<@IP8=|Xj&(CMB0Y+5zAv^QaoyV>jRLLPiF8+m6E
zSPULWSTN!mft{?%e1cZouBy+HUAaLFzCY4pcF#{t>GJxdqRcelU*tEZNliP;c^<E8
zjfNWE_vY!>(GbuAD_JxnPFS;UzmvyUv>-Ki)k@}2F;aMeK&?VGzh_>tKLW1EX>r_r
zBWr>boRb${9ltwa<R*M~H(68y9mvfZ5>IY&Rk|&{HuL7*08O+!|LiwNxg#o^bs6!^
zMNGLIbD`5oWs^LW*^_xQL=?MYGf2&_r+tF{nUb2i-`SEh0}{0yN$ckbER17C$@?N@
ztn1^kF*3;p=;u`iFC3x+JVZE+WZYsWWyAP7`sbebbTma2RH`OW>+B3<L0Y8I+MT{~
zFx0O<52uugyN_LJZ<_m^G4ln>jxo<W2{i<MwzWO#t~hL8b4qcfnvN&2jCNug6L{E#
zG>HtIq=D?uI<Uk1f|qAn(Una^Hgcc)FMMW{T}@K)Q$qAH#5c$|ckSv&4_A(>h!ES+
zus+1Lc!wz<z2$EQ;X&^Il>L-2=^b-M#_eNE4N|E|`KJ`Z;Y`Weq6v8{)1MNVO!4~6
zjZrM;K9V3NvnY8CmWt8CqZf0>5VE?DAs&C#A7~RHld}#+4Q1>kPeeyi#wt}#i}CU=
zeD_qvR4FGlOcC8km-nTFzGxWa=|C7x@w$^n&m)yC>Fb{4hh#o$FEl3!4U%%dkgLw8
zyYP}Yrzp#GS}MKl&3LG3|Fo4|S8ql4r7`X?+~YLoFkhF}OtalZJZvU%<MCGyS~4!j
zZ;~pNf}|wLMyU|RNlWPCC~e6Nf~V=(kpB;LZy8%jv!!dAnVFe!o0*xJnHkE=WoBk(
zyG&(fW@ct)X1fek<L^61=bpaZx*ARQNHc%7l$o(}MaGsQ_j==rchwDpv*Q&R_a`DA
z+L2B_k?in^Bg+|irxdpdQL2xkU!foi3-Tc(SyB*>Mdbw4CQ2$Kd;_;8J+>^1vz(|X
zr?y=JHKriQKfu!@M6S6Afe&Q2pyk}E3{vd#33u$5?M>7ZX)cRb(Lq7mBR>JdHI1rj
z`#IVU;6@osoT3ZripQ`RZuFp(kKAy9pMZA=b<aVMfrT7Y#X?a$=avsx6H`ZJG<4e>
z%^1`{z(K?Owrrc)XH^KlIp;pR2yip8z}hqlr-M8z<aHzOWl_`L$0MMn)l?--ZQbL^
zjtb7MsPgomLv2Ck(DDhOeO1DOpNgqY7ol>mg`zGD!{T*_fDBYs1{Q3WbB!u`tMI|~
zqEsC%aDz%=#mjrG^Dl^}GW|Sc(b=1zDy6&+69yKdzYr-sE-Q;lLK52rHV-@yQkR=$
zL=rLO>Ic~BGGP~1a?TmKCu<J$!_X7=nf5O&`!Im11>%NM7mIAPl($=w!(7(8?a=rI
z#ZeU|bf5uW_#<x%6QhV2QK(CU1Qr^LQ_>)}w`3Lwy(oL3R+cqNV`4k$)wRUXK>mrP
z#j4!bTEO^8yI#mu=u`Wu%X>hNC+b|Ixewg!z=RO3=iLMt8RrC2^KUWqSp5@7Rl~#}
zV!dJriVTe6GEt3YE_aQKiPlo^RV4yAfx#L>v@A#&r}Q>~u1kF0_b{XX%Xsr%kXkZ0
z5KX6C%P6m(lERagd?t{I3*~2Y<b<R!uvo@<!Lbc<q(mN;gdXTJmyqPJYXwM(Cq2ri
zQ+!r>4G9b+O_F=i2h8V0U>{GXA4c(nWR)OA#JUDSJ_?1ZTD)G^Mbjua`Zd5otruE2
zfm=3efJMz>kTDQ6gaT^<$tW0|t7s^<aGnWKPTjaD7|0};S^Df2z9>KuRcCmWm@8A$
zT6=Ybe3cnKvWM1|N|`BRfVfdPiZ;nl%&4hMct`0~Lk*52VB4f~l+#ldhLVA|;n?PJ
z09UPc4mn{d^sQ)+bSRW{)51Wg5fP?RR8c|rY`nR(&f)$Vyac5;f$Es(JC<18q`OG@
z@1(@B{Je1W8PO<WDbO`qDw#b-f+j^4{M9U<m`tTJFUXyvu0y&duZc(5DnisG<0`0e
z+cj0L0s6Ucl(EP>`Qw(UC{Njj{s@)y!;}gm3>7rUfqRzjF_m<59dhb<G~kL`b?nSB
z&vS05M<(qF!C#UO#T6I5s=RwZa?l5YY63=zhgv@>35&{r&P7V}a-O>FMkHWBQpc;S
zoY(l5tsLYJQA<GL<R~aCVRFdA8!CP<K*7XNdeffi;JP-ut0r;Ob8*ran&D2SyNUy0
zsCeQecJ@&u6)`1Ji;Pjp!YBzfX_Y1scH|O;7k(A^(FO0I@V4sK2Br<7C<2#D^8{To
zBeBi`=ribB=u%AEz}`E#9>bFvEtL)@3*}g=(KMOlDJEs1SL%A#X6hsp&8e{naA_2%
zZ0<c)aHLdMMSzolRH_$9w;Y-*3XRyaH`C-!*kLASUWllwzf@@gyfkEsg@%gPM!nJv
z21Q~_s=0WLNZo0#t)gNS=%;7|FrV7=WUsX%zBgx1y~Vp^ZmO}!hnO*2*7G-&u>Nw<
zDD=RsO>H=p@5}eM_RU?&#gVdfvYxCDJP5{Vq;qz9Dw5^7aigY}vByToREscK0j04P
zLwQ2=-3E7gW8(zN00~PdLXB2Kw&sId(``GvjH0LS;~q`=g#}uefOsZPX;(3Pm_l{;
z38e5_Q7v{{bmi14;N)kw+YKtW6c?M=iAUUYg^>9y|Af43*)qGI?#(?52tJh_p~(ej
zL|e@p8`IbbRim~?MyA-vHr}YIkNQ!?j=}oN8>_~#r(QqFf>l)Y1u|E`mX%9yz5fmE
zDo7opY~9OQ+Ah;44_Q?)5qW-6uw02|G$IMXDa~|uFZnAq^EIV<<dWX7RFu2p(!OGl
zdnMNM*B6*SSsGiVJx*=Vzey<UZ(_EB2}lg<!5>~$v({RFgH+I_qiG)r!eHz(d84$v
zBik#eQ5yu+8(RCTq1f=}pq{%$cXpEpBqn`@cK+HGWr$wj#pBHEKF!}PdAu-An!ln;
zF<)EfZxvW`THOIDXiu_9c<0qkcK64Q?bHl3_=Gj910%X5nCE>D@r?@Ji7&KbHcyd7
zPo<`&b`iJ)AuHCh+*W$xELXbHmJqI4Oi53<yfmBO48ol7lbh|@Omor0&o{N-_6qVr
zP0k&@rlrO_vvbM|JiotJ50HO60e@=Js{2iJw$NVFb)_tUe0*ObTvR^#^~YoxadvPa
zrNUI+3mQ2FWU-C);}^8A?xWbACFVww<L#CJU3C`OR=Ys>oa2GTUM_~O5@)#Qg)HVC
zz{nS+`s{g5yxJ)`KC<CG6Wv$)N$gA+zoF)WtE@cH5&0Ganz9U@^ePdh>Y6T;!J!nK
zw4hqRKhCC`3Wt{_=_JZl%K_|Dt5G=2uR}(&xa>8!$(r`H@i?l!33(vNHhFsOdS7Et
zdsZi1VlQ0JRbRI1bfKcgTE6DV_DPbpRgb#X=ck2>Ho!s!mCwDMHrbJz(N_J|YEHuy
z(<_I`Dy8}~_M1K>{rs7=cdQ<nRXcdIn=g2ty021a!ll@TRy+G?IbleV%Zq|j{O5u!
z7VLBD;mdK;qE1eL`;^VvMa-s%c1M8AFRhx2AA&ExR!&<=nj8`yZo}24*Cl+Wd)y!C
z7JNf&9v8@BmKP)Wh@-1^UkY?8$SU30th^YF)Z^+dXk78FEyGzZkSQYo?K6=|zW1G$
zBM@8HBdRcREi-QA_io_UeRwi$dX}+T;DD;)v3^i%^5?NW*C7j4nP-%f_ZhMLZJ%6@
z=CECb_Sf~J=@u$XtH^7NHBm+~ugvwOcM+Km_eWnL1r6?Zn3dD^eyRD6sy@>uLNJ=I
zGD~W)6|^&+TbVL^@h_kS;kV@H{SUr*EyfdWwL|5v^>+5(A4jIP`RV3A;)r`rb_6(l
zb<E!fp3{2Xu5R8}Dt|wAY`mmj;*#oAJa|hB_&jWK9q|9bJUM?CO)ewW=jW3wTAFtH
zsqpZwDv&P!`0(BOPQU8E$mjk}0scxBSO6^lE1&y21NrN$&cE>jf2Sufj4H0iE`Rd_
zvR3vsFpSE7;SV}r2m>nv7c(c*7yiJ+z{JJQ`2|9-GqEuMIR1hISh!diI00--e}M$T
z4o;?D>-qlx3;=(f5&HKaCN5SE_Fqw87}b=e{_#O&>Ehz(%+1JX>R{r`VBz3kVQa=<
z;$X*UZe?r6Xv)Z>DMT-&!Q!H3?&!iM?BVL+AjCoM!p7#T$Sx#rtSQ98=;-uC8ko6L
z|C2NLw;c7a)azfl(m!+5|A{>G{~d~h>wk{o;QG%L2iN~bad7?jD2~4){A+CgPZS5&
zf2KI5bmeNurM`(7yQg6!x>wneMNW?1fWvO|OG?u9(t8@!)ow$H7xC=&rLMk8+(LdD
za8lM+FxOYKpG^H^7v^K}-N_gqRY|zZ$awL6xQ+6@or!x7J4N~J_x^S_H9$Z8E7itH
zDUb7ablB_4N?g3kn0%PP2;#nS#K)}<p5N~G9-oi*gO~KftPzFZXTJ;#e*f_Pxb9&R
zIqDfI(I%&968L>xBGv8l@hlN%us6eDj!@%#N*JD!S-iKW>N6cBj~ppG>nteeR0d;r
z08y_nd?vib%FSQS-9q^49^oMaC5f0P$oaO+p7V|qgh;+y^qOpgaZXmcTIRDf(!%#}
zktbj(6(_)Vcn2%{x-_6d{neilhs}ei5rOYOzxU$e@;)vI{r(8tE3)~$UfKSQbqMf3
zvi-gtIw17>eRBW(&+F^$(t!oxwixO|t8cC&UmRk6vP<T<_s$;%)KB!sJrjK*_)3@J
zw}YL-KcAc03HzzHEj4K6-@eUC@zEX`@V7_{%gWH+8CUmkH3cuGf>itxeF_tJJ;Th?
zVX6xyA6v5BkljH^-$o_rtKo)E5G#Cu@Vu6kPBevy2W>+oLe-~jr@D!YgKS!o3B#yX
zih=$}Q@5c_lKb3x`TcuXSa0Uk6q-CWnel5IS0!7?Bo**mXy7QcCkq)feYF~<Hdz;v
zGm=&(Z?d13k7+ZD<rq05|H2gWWV9muq&>P~Ra5UTxM%Ujly<>xUuIDQ3`~ju(2Y{R
zETxtGd5QpP2y4qsuYqm4k-L1)KDq5*IXlPoyF4~`lcCx!)XOEB+%wQyiw~WuM-R%^
z52&&|TX+SV>SpCnwcDWh6G3p7=HeQg1y8fmf`$!<p~uo%<7Bgj=3Vsd)id!N>UUM+
zEfM=3^PRiR+b8bb9or00`m9COll-CNU`xhMLq+oVL}`G02L1Yq$-Yl#bu`3Rv2$R)
zsIHDp5eK(6ch+P)5&>$JXzg9II@Uy3NSiINj~+$oId5NA16?|!gvF~Kv$*UFXD1I<
zeEd@urNrnX{mV^*@1~hRN^+Ld{82>O8VZkeyDHH*+f78@_f%p}E!UT)!KAP=YcxR(
zP~f#kMH4L~Sq<Yy5rR??rE1X{MSFc{qlDQY*LieBcMSq?iVKFoor#}?V!H$5NNVfB
zCW+%1h;iV8e9>P^!+qxmayCHH{6#xo644%*=AC@1Z-Gu+9i=5_<q0PpRjLI2(>v!w
zb7__#(vz1p{6;v}@0_KcrB?8yaqx56U^MxnmQEK?TpxqgRq>cjs032I{Iw6>ogJr6
zT{7%%e{05GMsU#ykx2PC;aK$o$i1$6Ik^kG6!oGZNl8F|4zvI{R5D=8>OLqYP16C!
z%2;kr7Ye(%SnDz_43KOrEtV;!habuTFG{p%RgRDCPL|)s5(!`yP1=V16P-h&W)pV}
zv`Co%0et2|C{=|JwSrB{#yTXd@Hxc4AQ0({zbzgk-Ek3<P{NfglVgPk<*0&D)FGB?
zkK^>CxU@+ULnN8T-x8BLF6;xi3#z592cZtjBv|r-OWUQ9jeSh$iEiC0Sh1puz(dyN
z=O2sR>FIJAlZ?P5nJ_90+aBv6L`8qF&1jki@S6nW=DM;v3C`1yqtPIa0i~m+fL0Ny
znabkhR@!2n^#Z=?>llqK1Yyr5|BggDCdzbyz|e!ZQRZy*7+GT7UGOhRRc*5m_kvc(
zIWR@FIPe^ULB`w_k_K7wD;Xj}+uy4{DnkGXq@{+YBVtuzVaoq1yxiYlMS-JC^R)mK
zo`Dx)zsigWL4m5$znfnjdn%~0L*(UZjwJnDmyFbm1&JKlb%9iY?>eq|x~1%5N#|n5
zA67CiJ=({Xi9tpMxW~!eCC!-g4&%hAnRB^>fXO^xh9^81)&hmV5W#b1eQv>?>IVZU
z3t4<hY+$Ggk)~QKLy&93G_wpgEYYVd{c{mC&sr-}`S_>$4gJ8-Bii6(D{pXrx%z#0
z8F6gU@Yb-kOdIBdxv0{pcy;cFSVD7xaK5&wF&ezI<!b+!Ilr0rO&Oda-)Ks02nKVJ
z<f(XBz=Xeo8R*j-8*xf%0XqIZC+;?&$f7)t26I~}jzmd`4=vnstoH{ilQiuN{wJ6M
zT@S<S<O9`nQ~j`ns*ElM78#1BowNc?g^z=v8Kl>nX}}4?#(INDJg5iSFOnuY`nf9#
z>$<x58c6$5q+f%eZfBOksBX!>NLp~jf~E)Izi|=-gHDdhL1Hx3g>V{5L@+YLO1Zo7
zW@9facXSn0)6pTh#j}t|h4V-BQ?b~b(zMKX8H>jW8<2&KZn`5;xG8C75S|f(EwLoQ
zVXlm_7Fe_~qKHb1zY5$=NH$BH3F1nhprR%tDA`m&^F{bB>Ck3X%T5@DTCF2wwAK|=
z2!vTy&rpOR5ZC0Qj8+iLHf(D6HWSyDd&nSBPv8$ZQ!4>wm*xA|vo1mNM)@WXGM8}o
zi`Ee75|)^d-_1lofmO^*?kb&5m0}LrT>7pgZz$qga{*48;puFXniad^dc=2<Hns;?
zBrJo<t@a~^mUFrzP7t)kO+MJ(GCT?;q<m#Y?$H?AxdiS+VZy%8ez$8jW72M<&R~Af
zx|}iw_SDd2G!U;N^60?+0GlDRc%*w8`U?}evbU|zl@t*&IGzOeLq@LY_{cq&eJh@t
zgY!syBk7vN_&thHV$CHDIc^sU+NQe(NmyGnidn9PCQY-UOuH$`%N*qIWvbLBMdJh%
zM`BP6!Ey;7C+A7hKTS15tq}i1@B1<t$DSMBMDAbD?YZ+aT)O4aSdfZG5^{X1i4@s1
zqY!vLkg|X=QDkD{y)^=Vze+&zgr6)9>qrpH%x6~JRd~kO;Au6qY+`%zm<M_d@(SLr
zdw{uldt_~sB0|UANpc?3$v`dtAa$}pKR&q30}T;Aa*!pZzsvADn1Zpv;flwPLBdn?
z#dC?X==$>P@W#!KZERkcuB;v5fZIfbU+`Kbm~zg68%jyeF~K&E&Sv{tY;<$FUL9O_
zn?f>{gnrOphzNZ9dx~ovzPfVKtu@f5v0UyH_Cy>WjeC~Lj<H>|#azBZ6njJ&IBOFQ
z^h#NRqeO;Ac5mb1rYe5w>DQ06a>=;!n9_BQhLQ>6yGOVAc<sG}4K9b-Q!s;lRG?c{
z!A!b`vqip12K5x`w`o>xdn#KCZhGot=mZ^m_i~DUlXxJ%^Mz>Sv1re#l?0XYhhC%D
zqrlZAv-H8|K#QYocQH4iRL^~JBYlgyx}5?@o3j~2{LL&WHZGE_QngMJ06b{>uX}P?
zT`cz`IL07+AtLG;fX{^8Sb4C@IH?(73K~M8zZjLasJdX#9`x+9kjO%tm~rzDwsz>&
zF@|pjTIT`Vq0=9ai~ECzIQU=D>F6)8uVfuXECN%eeBw66``Nh3e6sT^yEukN*!q}m
zhUjnVoE)jaejdQqxZEpV+2l^1x)Kxo8koL|01s#!?nvLP*~lZ0ETlh2M!Jb7=WDcK
z>!^VAEJ^W0i<qN=QD>Q!S18$LP)a74ZnE2<b6fx+w{avM@e{YJ)f9V&C%p$L7F}dp
z54jEw6oEuF-^W~U^~~IVJPy#m9|hm)tI*fqGQ#f;P=IaTovmM7pR@a5;|AL-ieQ&Q
zOszQh){y!Ii8P2VZYsB-R;XND!ED*A5~!&z(|a{PUwDNyX3~_-tI*TQg@5`$K+N}6
z)vO@<WQLUai13~DU%b~}J6&o{IqFvzpnHJieXg=tIs;aFpX;|n096W+tu{bhrgBXH
z34*%fb+xQL)=LHVN2|G1ni@Hm<BnjPMafolXk)=Y<r0UM86{=q#z?TbxjqiNNt9Pu
z!wkSB94%^z#{`_wkFacX-fWgc`drsBi5-|Ho<cz!$Q~S}SeHKutE$6*amQPN9iD@h
z@Q==%=r0JQ!@VrQH*Picd>QWT{S9iGB(JVqWSCB~ts%QM?8->k>LBC#+PM~)KXNM$
z%jxu0-i*;Kv(nI8Uv4^vh$4xo!m2FD!qpxV@el9?(zbw)_>H66^6;bYI{D^i05~=M
zM};r7v!nOwIkRkUeXpLL3@bb}S%vNI)SGDZy89>%TQo;rVcCt%%@g=0s9h8QdX8M!
zNr>BT`s`O6w1Z6FqhQO+`GJX*=!KV|MV^>b2emyzf*m#slf-WPSm9hR{Sv%_^rNNH
zN$yYq1l}D_1h8o$S8y@@1RXN{pcm()6wsJaI!Xl&GtHUnUg+RkHs>Rb=+9-3EXmuf
zA^8_$G}zemGV^kq*@6Z)a*|ToIj2DcON5l-?+~a94Q91tGQEb2>}@x%whm!^P0~HT
zp=UeR89^Pr1>XmQ_p>e-V)WEoYVdRle9LirTizyzew1>^c!E;6tq5Mm$i9sNRb6<#
zkM>EB)WBF#9hp5$rrg*1`|XI_6wjuoPim<QK>me@93j1}&)-CneVN~VAtE;65_<j9
zJ!QntS;Cu`_n$Bj01u5b_iJq$oJ&ZYz>}jY2EcQrDKHoDc>>wx@Je$m0vweppJKKB
z5bx=`_H_-4%2G$TMbzhE&a%T35GUu8Vg?#mpJ~Drc(#6If7U%gWiv&m<?4;EZ5&NF
zL{rclDazb1i30o+9FCn|PjSdw*^@Bnbgzw^*V-9K$!Po&1A6j;2UKD1FjhRBD%Cpv
zVUA#A5Mr=CD?GR3!u*a`Ex*;i{yON9w8lY{;hJ^Na)e|*&rf2kM=PaZK~1j(eH+PE
z@t9y9D+P}yFL=Iyjaw<59RKd_rwNQsq<z&aDA!pdl!vlHri-mBj5csdcSNZkBodtc
z$nCFXAv#7I>+9WN?O7!E0A<rXh`??hk8>@oO&B7Rnjt{JO-VqCr+7Kn56@v8d8Hcc
z=7={fd=5Ecv{bEj797tmsUB*e#*}Mwo;Oyiu5O;qg|Dvs4A!|Lg4_mKLAptwP~P#l
z+w_<B@+~7`d}&5uf|g=Zf2b;qy^1CP91_SSZI@jQDc`@j7AzM3_##Be>Aug~x{K#|
zp`z8XY{2UXiCUU*|4oR{4up3KQZwIsD|<1Tngp-YUQoR6`W8fIg~n?sKas!ip7?`T
zc%j17<H3LR#e~nv))HTjT(?NQe<Z`0Ec2<#ZMMU$6-TO_0I9X);;qhbf2^B;U&`5Q
zI1BELwXC#Q)|Kz;b+ahlS~45T%*3*ijIxU8Cz0FvRWfI$PUDnrk8{NamsCu+C(MS+
z!1~z4!Rh!L@uQd%LR*rypwbW@_74c{S=jU66M}iD=WTU2Z=SvJf6eTS$kFXe$cSJn
zE_IAW<eZ8!W?y6EfKsL3V*z-uf!gpYaNFlloG`_7gx)sMXxpfgi!#y>i@B)ngkTd5
z^_TfVEe7AIu6q&ecM$sFEv+sG82hp=+O=w*Evj#f;Rvx#orRT(O8lPfzn)g4pMEAC
z+MXYPidR;`Os4w<qg1o=K5Y0H9{(#w%i8Ur{YyYZju3nT@h(c|n0?cJ#@0C)OB;S8
z>+@dP?vyJ&MyK8EbS_h~9erdf@x3>01L9xzmYb;s3q#Zl1Z`3c{dzM~^lgRG_w0eD
z?g-K+>GhI-@h7!L1JkemMiz=9rckY54)q&9SL-)&dJ{K<WK6zZ+}pY<TY;YR1{{+V
zU;M@z3vZ3guOdX<Lh*jSnRKXYegHCFu2DH0VXNpDC1UHb-}2r&=-?4*R?pLi{sptx
z52SA00#8hPgc37n@4|FW*f;D)Y#oE4wr#P{#cV-W_hxP4I7GQNd<!(YIGl~1XwR!F
zn1O~zH(%;n`x^DI;4~<6*1QXMQMkVIpbMRw)LlXP6yiOcFO;U!YOf{7TguR-sX#rb
zEIP$H)5SGL8=8a75*k5ID-f4kW$kM?3CTS^Cv2pXCx<mjddSOqI?cttD3K;J{g8By
zN2%AI-(c819<L)Ban^pHGv0pQv)-kjEfRm&7{3Ge{G>|%uVlr4VIpkI?0;SVO9%Rr
z1^=nG{W~V|x9apSndtx5m<ZSZ945l`pD_`x|A>h&1O9uM$lnqEHSYfhd5#(IpD~do
zy_q=r5w&KpN^xN!(>@Sf+XN^9#}2=o3KexlG?DEj5@KL46!ALpS<wjeDVcr$U`#rr
z6S3dG&sw#+3Q)?ynze>~{ZXR#B(S7)b!Zp~nzz0`j@>kNuDy3W%-1Imsr}r$%d4Hw
zKdQNxUb;A5=iomcwBO^icW<IB2E2oCa~{|#TTMx0zYi1rezFbMl6HH3J^B!FR7Mfd
zMUW7<?YTkt&hG;$x{a&<XZ+}8`;(T#=b}bP=+~cpQ8qG@tM{FD<OKIH2Y#I2Xy4V*
ztna%`_kLsxmJ^H);sqtoA?_y`r=rDJ&n6D5a-(S`Mn?EcCDd^aWXBbm8oqkMQ6pkz
z&ku1f3+XyqP39id56_(tt5JH=>HB*UZfX_}+*YX$MVAv&!T61UNRr293TZg0<4a+T
z_u*N`VVp!V#q>;^Ivop^2gv@&e3cO<kte=~-YXjO<Ouak)*wP4)5REti9)I^Fq8{a
zaGi|NbIgz+F7->Mf)K0X27=X<28@C;pd)cUH1Xl6;E^sX(pqi+s=1W=afmay2USbT
z>c08kn$AOs2R<J-F?h<FR$F45F!UC`a?{jmvXoI+jTe*_gIZ}yF(rRUO%)Znq1XbU
zoWUEKQDbt{b4K)Ku^RXKGwq|w$_vBS(p)JTaw)4ZS(X*835Rb-1B^XzjIb%jp)y30
z=WL*h&|+!Pkb}?rsL(_vE#PG)7Zq!1B0eQ0@iQx54;#Yxz6@Q!4<tD~%Q)D@&?G^Y
z_hE|-y5MEll;7td9pgbM<Vyrom3S`uRa57&OqrB<p)h&zd2RKno|6N?V1Th~yRcS(
zf>^lx31=rF(pR|W>4}B0#o!9ZdyS%5FUzis(u}Hrx@L;L;j?9m8DSllfRc??&KFXI
zD}=)7$bACx4D(gh4{IjRc13EPs_DKV?5L8>si<nqlII|J*~LkRu2TU?@oQMuvjjG^
zZH`{^Y7UDc2>L6;VL^60AOwc~ZW0Ob1YmQbK=_O8wM-ukX845bdX<nd#Sb66N)Dsc
z5*Z`cCE2PEX3hl}{=}w9W+lZ0-Oq;cbtee1gt3`9WJOO$HJ8Mm7ZbfD*vBqF;g5(v
zw9FweA}8Skk48;rU#$Y)7ik=-ssq>_VfQE90x^6cBM=@rFi;*SkkqS<$H)*zQ(;K*
zw`77+Ccq8>#FS~0RJ{y!@`mVZBzJ2hiwtz!M2TYF$~2Y%I-D%3us6X;{dUO%$^je$
z*Jv!6^pi*gAt4@6O@t%8ybzP(9sXuvz+9+z7_d*#QI5-|nE?x6xSR!Pf+hj=uv7zq
z=orFNeWxIN%^dzs<(s3&yLF3!Vr+wnb=)CS;KA9GRa`-R#P&g3mUrOIAOiPIf=+7K
z&Pd}Dn#iqC2%!NpB7=}%<)a{9g|Lo^7cZF~erkx7<%`H6i7M~Dh7;nSf=2|d$1wz;
z`Ctdmg@5!Z`sb&<%J61_6ftCjDS^2GvGon}HQ^Zf5ikX3ieQDZJ!7F4(8;&1LW@=P
z4Z_j$_a`D(hwdj5m65axF$I1Zguqrtkp$!`Z*ZHw!utdx!?#5t12i;)8x)~pjru(R
zMP!1Crjv@I<iXd(l<5K7FkQ11idGR{<<_q2qJY&9K6oAtN24u5$Re57g`L9hxAz-3
zqgx!2Cc6TIu{-gE%M{&~ZH*9E27nd8IblN^esjPbnPa3GE}8_e5s~ylE!NY*Gzh=I
z<HNKFmG}dJL7kCM3PZU9s1ZzF!&CJ^=Y4xE(9}cLFbNf5NQC>SAjTq$2tyRYAJvn2
z@k7Hv3sW+TIZz6K#IP?4_MKQ!5gCl}&T$MQ(O)f_V=Mg4^r6H3#unrzHTqyM$fmAo
z?rA3txZ&I&YaGC>I8d|&DWHpG5DlRZSZF1W_E}-|;`b2Fr{Fkqsal`q4r*D{Ey4|;
z5U5xKjBrG;jD;;4S4rvcRgMN^ZK;U;jlftUsV?EAK?5^anTNsV<}6DnLacOyn^;5o
zcd*&9%5MP}kfj;g;#S9$aFzWqzQRV|Glm?APw|p50kH(ApZyri>dw<2yD@aDwWPx8
zm79cOKB9F(&^8+yMC;z6YNCo^!G)8}jwTwXTlkUEK(WEb2*Wp(fK)Cvw59K+%;l>J
zV3ihuL-C^l`9~QgyNn3NLQ||Jn2&6W(XuP39#S`A)5bqn_;QghYzC;XXai9sG1RAP
z=`)d~$!Pu1GIqkhFqFD}=t{seOGT)<YyoFkYTjPf>!Hq2Y64mvHOOdxmYJpS^g%Uf
z06*9UbH2~uafI4Rbe%^aC>ljHw%I3GNMPRYZ`UJ=szCGO^9(IsJEMCVa9<=!b7MoB
z@1)$0W<nGd`fZ)!5LBjU7ILuqQW3)~Tnwx)%h?9Ib@@%NoW9)g?kb6Pa{vzN3KURM
z9q&`Zwjm;^goqRc90lo)EEKw`l^OSa(LE|$u+o&4+;m_LB9An`4zNs!I18+8`y{TS
zp17!;$?)8ebJRrm16e?4w!{MjnbC5oIW@X#g<5$Tev?p$J%xH(MN4KDMSy6U+~;T;
zTuvi?RqhkTLW-R+FfmAjx=@P!*oZ77Gr`7i>QIBOl8`cP(|mH9w>e!|MRde!zHrG{
zw5z%RJfd-x-SjyUd!qKYIJ>$vm586?3jMy-^NDOscP&57>wG13d8?|hvwBgOEgOBU
zBkI-`gu)wj5ba_xwv+&X{B`~rYlT=*OPn?)8Ms(@8i0%yqJ>7undf{|vS@d?YAclt
z9uI+`k__pdpYVp3zi|%)ZXlB<U1)5q;bdg|gHVE5vRqczUMfc4`a;s34HXiKr})~p
zl8_~=E)?O;?7k2I)6^o>IrjE+L%H+Kwm1#4BTcNF0b=e32rD7)F&<;#X1jw1I~q!?
zOr^^=0Q(Af)<V_EswjV`U_(e6h1Te51}Ju%jnebIFTvK;l5P3PF&>PX1j_gUGIv3a
z6_wyw?*suILEQ{T^N$gZzF&7bj_C=3>HZja7^%j@cy*jbd^`(aS-Uy6oIlg4Q!TJz
zsR?@ZBU5lYD<h4(d{8e5dSI!a@uu(3wX$cydBULC`#Sc%p@2FyGs8bBXZMDng^0QH
zCGJyj3iv@P>pF5yR9bu!_jW7&YRI$qO}p;?a&k;L60$alq!QfL&6T)TuJ-!}L-DHf
zUoG$a8P?h|4N*Hu2`HHiJAx{Vh=;IsC7F)Us`BRex<aN9cl1MLew$l8!A)C^Og(;J
zxZxwzBox+-S*kHt)CMP_gj}=m0NvH0XF?`>XKN~6t;d3Slbacv*Eg8U=mp{~<eIq9
zyo}{IK}zOEHFOEJ8>4yS@YIO5g?Gu#4^tsB*3is`=9(`a84tZ7|ETnISiahi?Qc0F
zABfH*Dmq|FpU$rvAyvD_TMLFV2Pt!|+f$%@^q9wG4!bheVuJK`mq>abi}-OZVT;y!
zm)W*d%wdWU>e<9{l^z815ZTthAc4E~pyZo8H*MqP!gldBU$-^;=1|PYp=ZDX)sPs0
zN&yTz2Eis+qQ(cZO8fj3e@N`!WpkLqyOB*z^K7H=1lo^f8ix6~rp|s#*h6hryXafW
z<~aPhxU11w;3DsavBRRl+W{DvBz8M;1I!gwYB|twH9y%t`&&A?7W<z$>lexeQD>yr
zp2R{1kYqQ5W)bMhd8w><PSI05Z9>mrZG2N6!H;X+SdC5US25hEe%ZBN#;w;VVp~t$
zOo`-sVsfV1+KNOp{j-W99)_>rxzUNybco^c-kFNW<0N5q1vAJXP^Y$q#m(CjqtEzL
zFKlLw)Qi7ixpuk-(q(MHDAew8niIacyyVHl05xcbC0AL@TCYvY#Gt>CAn=~5iO{+X
zk^X{Mo}~Ylmlo_gX+wy|CEtyISh=jtw_YSAias8-l*q|7UrPtw-v}iOeOfUge+uFq
zdxh$UD)i4kYfQyMC2qz%EZvDiZ38(MP?(!gGZ;d_@X#@G?U#hw>wNiX`0bqY8Ro0v
z@7VS#VN&Je(^o`ucc$q^daIQ9YxbOmh190(+GO?LkT9WcYHz`6gOX3aw`Eb)74+&)
zieCHc!j<_)X|I@pFs^A2+#?ZN0En+J3D~7gA;mC810oQNo#|Gc7gWQZT*wfS&=KJ4
zwE~kFv8tD~LpaG^1Nnrm6^S(riQz%6l98J`dJ9FEZr1cq72(O*N5HY7T=nGr`$5a8
z`0VJ*XCFt+Vw>x+L332&mqbmOn1$A@({n;8v<x+h8NF(6$5C}03`gH4Y<;EBztNjT
z=~<83q8tqpNbISRn^M{^nQcRkY6>~RxTmZdVRrT;PYrYg?6PE;O)hvocj}#v-Ya3z
zcc%82U&h`_QZEfU8)#}b9~_|=iy)_y;I_s77)p8RBk>_XrsD~n>&-IF#jizZtBo?n
z+J>JW$AzoQlJpewug|027n(B06sbR;W-q-awpd{*_Ey)t?1h(mtoGNea)EbCyQBi)
zHk?x@)ybxc;_Vt&)8uoQlB6bA1VM@vzGa(4A|L7?He-T23ktF2$WRDK^HG*~4%C(@
z@f<e|NOR#>v}vkkth_{LMUr9TIqNf|5A-VrYgYHrN_e^OIH{(qomS#re0zIlb&%=X
z_Fl=NR!HZ%8RTtY+Q!?(o?^S_*F2rgP!6q4|8oE$GGrI)QYToaMrf7v5ZsSpbOmid
ztP0YB3MH~Yl;>#&2(d3kIG1!g9n97s<A^Lb81!mG6Tw^$+_F3D#%UXKR;gl1N4X&t
zW1tdY+_exVsqx@!xcpLD!&?palBt;&de?^pf>k=yt(9`Nb+4{h!OZjOVrl5BAfHw8
z>&efnk~RaNBoj37_q_Ezji5npYIl*p86P-8kQ(Ee#-5=Vi-`dV@)g-uy1F37N8oIF
z37DkeV`Q*RV*i*;N;=8y)_VdQ?tsCXhSli~Gi>f-Sl4^BbnB#=c+Ws)%7I93vmrzA
zI22w<Ct4?{OzK5qi;3#o$F@GB$STM^kCwkAW-dTOak|tZLTB;X7OYw@X5=nQiclvg
zr(-f5Uo7SES4I_;fMyYCy*`oB@;BTJ3BY<Dx8co(N+=taf5{K?KzELFJrZ-^a-L$+
z(jQ^W;xg8trf6@#cVD%=!N*!Hb$N0$3gSpZ>}Jtmf;=qK<xMu)9tXS!Y17g&QnnV5
zq4gGRt%X{~r<<QTh59sKieKIuLdqRV0?zjm-#*6d%Lx5yH^OZNEcB!Avq5dD!fY;Q
z7%g{vBDHe;zI%M$x%WJ9P>rma9Q_IXv7@UWKO)}u4HKX!W}9<y+o%`x{VitC-Qe{J
zlmF%X_HkoCBTql-(s|@#4RyI;DJX^c;|eLXCSbk=a(jf}x5w)nkNqozCnD<29^6f5
zUfWd5@7FoXywDq)s3=Hcw@Pyr?H-r!X5ge^z57$0a?2BpJ@+LXe%(={9uxlVGYT22
zz8E;?ZmNw?wpmr*j|K!jZuCSkUZsJB2cX*-;a)UMtIUws2cR*j9r%`a-aaJ=eeYC4
zQfy#jG2z=HJRMUpGKQ1~8?&l@%nTv!eDv{?91KzF+is<<)m(}+5=~*+IyaYJ3oq1z
zThm^4zk&Zg{=pIj-sX&RWX6#EtiD1x=X0e{5lXn_lW?Rvx<B-Z>f)|le$oVi=~?I`
z%hdUFgs3me^D}uW*RI~19!;$H#GBV9^4CF&fp4Wx=ZrKcBbUR%mQ@Kcu|;JLEIzW&
z!O784j{2BMn_Old!;aqf1Rvj7@C_ckjVpuehT(9#2llZVlZ>9Xb3+I3O!Xb?T)(U7
zv`Gqu*>>WC`(?ZFo(7v#r@&+RVO*9Sx_eyU+bDxotBB5)TB$pXUk{fkDK(t8d|T*Z
zpL-L3x@TxS6aIkB<*;U~k|@*T691m~^Xrw+P1}5$GTe`yfBXWV{Axa?-9p&)LHJIm
z{i?jiK9}P{>yy>@fL~$~`1^bA$ANrhvPa;te$=5=qbg5S`+%lP^Z3*cs_m1{IP?>-
zxU0{R@3-I3KY#d6lN);<c!)jmPmD=y=YPrWw9PNP{d;Mo#rqcnD9b+4^~O9OnSa(~
z?DGb2yZvuG>pyFQhu|ySaqGRP`QA?1vs#^9;iO^8^$F53o6{2dAy(pc82>zb{0PG7
zxWJb2Gpw&zy_cl1sW$j1{;<ufXY#sC6IqQ+;8}`xyE2N}*H5Xtb#vc@8dV!tApEZA
z=bd*R_){lF=j?=kgNPAVN(vYGm%HEHY0?%=^yRNl(Wd}%5Za+vjMcYUC&Cl1$HisV
z7w(aRj-`UaY^@~Oo;%YYW^ZN1IPBrq3l*%H*9}BNIyE0SS-=l?mA4Ns-9eq^+<vd8
z-`%aRJng-gy6cVUE4}g1J@$ss{pd$CZ!~_B|1myUz5_*FUgXe!(0jVl_&Tn>8%V_1
znfX@GUf=hU_2=mo!$Qb{2M^oXbdAKTCL}~UX~(9ekNw5!eN_4){X!&4v*7+BY_L1-
zB>jf({S1V0(u@}KdS&_f?a%CrK5Ew$@**4V25#k6M?)8d=LTx=MN_jtM~QsbRZPk6
z)2A2r^I!MOr_dGNP0e<&6FMohkv%U-j31x!7n5F*r}`6gMzS9jU2H=f-Ci9m6%9GF
ziV6u^l^eKg49+^$P8-a>FNG_4#N28^mRT`wTqnZqH3IVZ)*|=Fmb#{!Npv)onkD&v
z?G7op@eGReIYwUV%ltH}`p{2@PvjllD2K-xDl7dNa_!8dVvKL|_>sEyWd^My+zfkc
zU+LL+b9Mi9sB7u2F`?lj@GGMG^I86CLxl1%K#JB#2Lz|R?}heHg@Di5gSP?ocg6io
zL`e1zB-gW|@7v`O-b?VlhVwM}CqARNK0D_gyS7ICD_v?67;_u0h0_>@AF2DOsxKA2
z!I-dm>oBu5JqCUiJYPWaPC2KLdrg0^fvSGsPGt3y4CC)PKf6U0)fXOK=sQ(`W3HPE
zzMCzf-y(4PijTKu(taxLyBap`t4GmhxvFfJx0aAwk5@vNzvvhICR1uM^k0tpE(WWf
zU2j&RG>G#ql*HJjSbBK6YH<A=v-V%$#QZ2d)!!*8*+;j1ZF_LJh^soZfBjt4(d~Jb
z|J|V%48Ht}(e!qwZLQGTj$<$H52zeUVB>!lz5k(;{-vn0v3%K>{ZsV*hfMp|+5aGV
z|5x1U-~MI)(WvZyGcn_UVFvue)a?JWj4CtW-_5)JTYDv$0sjP2|JPng<}Wj{e^{mc
z!)c5e@DFP?#{Xw~CI1oO|DFi`4;c2}_ew75Da6^1s5zLbub@bU2P{PqV;!Cht~~X~
zgM;r=TIAwGk45Mc4c>?eo1oBUV(ueF&>`8xcLH|&LooGgcR_D~@4@4ZsT1l)L&0I)
z=rnKNb26`Wwp!YEioLHbDT-d7va2h;ByfQr=i8p&Ym2a7AFMx-WCwdr6vAF0S#V5b
z5-kH`S3mKCUS}5iexxVOonbC8P7mU}?isKC3i;#f@H(*vDR}?;cKrfVz~`oB>b9!~
z6k_jBLj(x}m6gETwvyyFZuk56t?S1mAlcAPJ|RyTsI*@EAjzF6&MllBN*!9ij(f}q
zt}Orr!?;h_e+X~H7R|hh&;$goCyt?bFIxuZW`tSvKo%?MsFlpG(F$s4kkuR)xM4Yi
zX#^s)tqw{Z?y8q6-+dBD>amDyH-<VQS`>EA5Pq(FExk(gV23v|nG=8^Q78iak(iGa
z<9~z;^#j6W>U3R69f(QLNExiAHUf$ntXRxK1Y3n1Q?--{g~BbGpJvo#1pzSflM@_!
z<R=K&xNW(L?`_ctfi$o^{xF}nlP0gG3Iw6_WT9!5P&)Qt5EA88YqAp#Xv9RKL>{vt
z(*`q)VK<o}d>u?!VkCTgBs!RglmVR;YqGpQf<Ng`kV)2~52~1`ZLOnFcPxOHPvE$i
z2415y4wd1Uit2U*ZP9t)gL=xWi3e5z_P8`+Zcxg$w42E!UfLK5U@1@$Din}4Xg8n=
zhusm`jSpQd;sl;&TR#i=&D3j<lLP@{|49uAJKMi`7490dazOYlxw{1cjVvrgWO}zG
z4Z^LO1lGvqn~iCsU^df+)~OHKhKS=_0<^!-N`o?dKFc`dET|7Pl6grqt4u8*mWd{u
z1T<t@rLJpnj6z5YxRE_Zx(TxeC&WlI4FajRMmT2OpL2oy)Y>v^4G6rXmbXW_C<tC?
zqOGBq%@$qhF}124OmFs-XoZ`NB0L5zysuPPid`C@kyi9L9cW5t3glROhJ29kzU)62
z-@~fdOBe2f2Myj^di#@!+L8Q%w?%(c3a<DbOI~Ufgk3Z}?1n4@yxY7{P*XY($|RlW
z1oR_Ybp4tYW*coiSJG-!k+KR2r4=^Lkbad#m@FGQ&9p2B!+waAmn%9-(Jo$#c@@$j
zO3k-)LmCx|#RzzF8Z2qw&=n=17llhv=m&X>B2^_jn0sIb&@jM!_W0CE`5BDsl>8Z5
zQ>YOtJBzdgHpcDNRNrD4L^mH}7;dhg+o%|TyH^`;G&Rf97g+&|3Z+s&j3H|`GRG8$
zP^rY2zh*Bu8Qe1@PX9>~%~ob=$SMzMpO5MP24`ep7zzQ)8k`t3&!uf!3FNHCC4FL8
zmmKKD_L^9S6)?@!nmt&?1)LMG1JS1c3F`vxW-0@55;=R)n-VumqPPc#2AT&Mhv=xB
z3k}r&Qz3|UjBHqk7DPiRXx+az5pE#tkEK65iK61$HduZjeGt<=vcM_K?jlIf;NtG7
zs}b2P$t-9%G`Bsq8sbyKEpam5CZMq{L<y<?FgR;VaL=X|pcnNtYuZ{#oQ1Tfy0=M`
z9`0D?!O{?ghaVtpH4$&fQH$)wI>_MFtD282u18E23S(j{EDiKSGLQIH+Hp$+MiG?B
z)T>mTcp*~Q45~aN2XWNNaHkr)UG#fu1PN>xJtrii!;*kR(A_ygc4k_XJ%~QsG&&TI
zlrl$HiV@H#NHq6=)Ngz-F8KqHWUt9t2oEr-081A!<5a8e>VSURc<NqY;9$oD5Ftlb
zMQVhi_gfr&{Qj;13o`YLIZVQMn0^r<>d<tMEq)Zj6RV$+o;X+(JRY=aL*`_<z=_Pq
zB5PzdG}qB1oQG`w&~AoZ=iK!mrJiej@8B{lN;=@wtBO@#8b}5Ozv}{oZVaE;i0#CM
zVZzB`J*<Fbjckn}s5i5VB~gnzf;>?1W69A}H)y_{VmGk7GIBzaW%?UodtmjG#3=bH
zn4V+7P_on#hXBEmVks30?hvsG#-rK{uKHVAE-D}On`ehLs|NIMpM7mg0$^u>&cV@}
zRGnj<sgtri!lS*VrNdc(#01>p4bK^OZq0|ZE#oN*Xp*9`tBQtOhdd>WNRZ(k)-JY#
zY;Vv1><_{LLo;d&!OoJsu+JX_GnAA(&i`l@ePbqt5qrMDmW4To{_!hXg>at>sg<q>
z?Q+PUel&w(mCFvEi*(=#!b9jnY|^-TMHcb)sic1tOD+&Z(cFA`mc9a6nM}?PEWsc_
zqA9&90@bY`nbH)VEkoEzk(Gad{cdbInx2@dkP0L|f@5LUKYgSEG<KVd9y^}D(8G9{
ztuLLo4~Q9b7|iT9SU_N|8}|hh89I=Zk#(ANcg^W7dX9f+eXdLUkx9juUs<$7g@0TI
zN$3JuBTYc17T-OH%t|Y{1B5SqQS;H2=3z=cL@bI@5&R%ls{~Lj)`H4~6+AaK6OOR5
zIRI;|LU=UaNp1m|FeERZ=+Ro-*@@yZ+jjI<F*F_cxf;EqOF0`+$K&m~bo5urtn;+J
zlL(M+Trt-0Q2mo~YAP`Is#D4dJksE1nOcjJYE{RZs?cEV#rqPIB^SllhA)#G*wu~U
z;7|nVZ7}sN@cb3ryLXzfIutW^D6oO+R3R0U=NaAk;j@&5f+3PYG#6xkGz6=f=b1yj
zc3^Xd1ZH*TD$i^ahzYLMib>>v+ZAON8~pti3Rvgi@mhbV^CtPJZ4F;-mIN;w;-5-g
zJSY&{sy`oCUk)W(OA|u0@|~;l;hLgdotVkhxf~8roQby3Xk?SAW1At<7nP+n6(p~~
zq0ZS(k&?%ZSy){-P0WLJ5d$YpF3&F$$mz42O2`jvppfu9rMJKR$XLVri6YyX?yvJ4
zpB}3$>U+8j;;b6>#;=Z)>|5&YW^*%%SIm87x4ws(m>Q$-uKA3_Dx~yeWJ{xCYOl^G
zO0my`mATlZIvqG74liky-B5pY({TIjzJNM&hbA5wOBH;Dj8pK;3f8*{#Hel9eCyks
z*p;yjF2A6V4<H6(0<u#|&xqt|5!nZ`8(X8B1=oj-$--wDtWT>O8e*$GGByfu&tS4G
zbq|<&yx29C*&D1$9fWs@%6<aT+kKjCH3Btm2EaAyZUVKmVr96b;WM}eEIium?qh_Y
z_GqI}TFOkD2Qb`fTW(%zuJW*a%Zjow91t^yrE)WiGSV~T`Q&b0Rpz{_B>x7#MRDTv
z)il#`vljRWp+1zJLB5xsArvh;*MhadyVmOdjCZrtVP9Ql7tF3~ZStnCT6hm#m^Csw
zlbjS5R+2j5lz#~#{E2N&S48XJHQH8#7G+VozjxB`M;N^s?yA-^QbCqW-Xb)u;Cyz>
zGQ?h@;v(yMjc9xLI)x;8^3=oxT%+&{s<ra6sc+c)TKh<jTU}wT>#y{D@sxz^T6hXn
z#W53^6jpBnVNNyR!#1kd0l4;#(}ckS-AR`H{2OzNZ*GaJt~<n}1JNggQy6@SoK(kV
zX6s0h$feldGPWe}*XEU~;)<Sav`=l9NXs9}7u)3n&6LFU@%+<rYe6Dr3v`YB&1MQ~
zJypn0ch5~BTRV;uiiP5gmmWf!dr^fN<g`UY{MKYF%Oq=|>6f&3ZKp`BCWh9q?Id%8
zp7(Y3>yM}>8NS`>m9ta)6~csT#Dq_8s}EPV8LiewdSjNR4=Gu$tnD+i!0|_u(E^A?
z6u|@!ZTVYqYWpaGi5(@|VqKHo2z#=rTR@YpLqLOC99fMApXEj=1Lopl#~`sQ2MagS
zr!PDfysi6~%0XsYcEy3+fi{3QVFTJGO;Gh$fW%Tt{?iBlqqWf$jf*_S+<ZoHtLKNF
zNQ;&BmoJn)Zi#%9wsl++`Rp$~v$S!Q^RKD-1ck=+B>3l|Tbc0BN+m=;6oSxCx)V*x
z6>%O@qIE(O8r3O&OO>Ne$iu+CA&<3LIyTte+S5u5`Fy+_ReW2GY>~ENQH>b^+(5D{
zMV@BVJr;dD>ucSRwtR~E7AP{_cqD_ii3bt*4x3Xk&@JmTTlG_s4Rraj0ptA`5X5Rq
zn{;_AE2JbQfYq)PdmwQlB&Vb#2%IQdDd|Zcj8l`>?-V@gHzurmdWdHlX9ABF$P^F-
z7(qzhZu00CB|}H#@tF=}0-|C08hlB`frs<(fQX9XE)P-f5kJd7XwzqV5)Ob9TwIE$
za^jLVsrR;jZEF1Vex^}BXz5{QN^n{l3L@;vE1=FF-Aje)3|VAxAPF80JKKb#HRFOQ
zex&k5&n=gV2sQfD6@O-#BF%4n;tL<4<xm7*M>vSqp^&n5-lp3GnpKsJG@rz9`p?_A
z^O1C*5UdRKLtqc$b?Mhg8aC`%=`Mp-o`S%aC^C731h0q|#_)zh5Zdl@rO2{65S@r1
zCHAu%!2^m%ztB$BA<zbl`FI{+j`vIqn`Z$Fv=|Q%QU_DL2N$Rei69DvTBOy(WB4Cf
z`ERV15Xl*0SY44ULP^xyeJaQ1ZN(u#GiU5@nj+KCuwn|e(1XVw7xbsT)tiAHzlPX@
zMqLihzL#K!Rsn=lgu=G-kev8#Rr&6LHX?Jc46PTVEDzhq)ZdSgcg*$Rb;h19YXaD^
z?DB1@dvSyABKliRx1xJ^a-DzPs-x?F&tH;iCBI!JqTIVeB;e)AMdPTAf)3qp)$Lza
z!JUO5R`Sx?S<U7@bDer(^kNIMV1h<4uI;o@wS0Y&K558#XBqK1*i&@)5@B{jYk&`4
zAoY>(e*1WwL||{@6Yzq3%*BPSO#gm{6mSbN(Hi^%AJ^UCyOFFv^B`}$ujViD#C=xe
z9+oEX(x0}|CBXak`*uk}g9ICE3Zh8BKSAPB>JdT>@(SmOMblUDwhYuGpjles<|nsQ
z0c(B~wCUbAqx;~Wl<fJWgVO`qmmcHQFDMDJdV1G9vZhV*79@$}1G3>h47~iwsS%Yk
z)%?DVmz%(io%+iXzlIM+^1dH<_>Muwr?w)Vowtd(X(_7T9vcvzRVqyLYnc~mhJ`=G
z*keE?jFDKJo6z6i28FmqZ5{#bmo!i89;a8k)P){g9q*dsdmFvaRfmePPvB;U=Zrno
z`R$z`$~)dcw&2ba4_2ON^tcM!a`~rW%lIetAmp@5BOUv?A7)A#)nJ4pCg{iS6m_qf
zgr4Q4?P2BQbYP@8H+<Y@cAnISJ$gIj<m|Q}>>WK}3<O?X*TJb%kBYo#9#uMY%+MVm
zDE=yV6jtg8v!LYM64CVRTgY&P1Xt@n{rTiA$w=7s*c0U#-7*K_;JC$?3VtZBHJ<zW
zX0b!(u*IVjYC%OsQj@>Qmn(*``EKmuv3K`rkdto#i7fHl*SUdudGEk*5c+z%4%`T9
zmhI(8Yos83KNNNU%-nILbnMp&YscOOz!-t-wdWkX4fp{Xt{^-fD^%lv0-xvHhCvrb
zlgcd4@5p9a?<Nz<NQcJNG?`aKTNzgQe=+xt(Umq`yJ*K9cgI{YI_TK8osMnW?AW%g
zj&0kvZQFZ2&x`Lp`+Q@MGxk1bjPoNuvXW6XXRUe9nswb*U6VyAOYQyPq;_=9C^5p7
z#xPPnQS9Ij$pdfK5~%C~Cyeg<#J0Tao$pO<-Q1~Ks8ZFoqUq)$)7?1P;WB1R^pN1v
z9FF+Ve6HCJ#`Ki&N}fk2SvyD8n^(Cmogf>RVY#*cR?gsh9ai~v6P09(!W=kibb)hU
z&Wult@6pueaD<Tcz~g?kP5+Kj`ksvB7OO^nY%3c6xUE4BZPTsCmc)*BZx`~6Zj9H~
zB)d6$tBS7U#L}ob=??qz?t#MYp_+rBmBT*)QSY&O!>IMv<7fIK4TnSLoy_Q*@j%2x
z6@8m}8BE(s2xEhBBiuE~NGEkKEjL0&FB5Axwh;!Nm1Ond4Bnfvi*AZwiuFwJM@4lg
z4W%f-lh%^gQ+NBPYH@K@o(rWjwQ_KZHHj_Pr|m=B+pLfa1Rk5)s)Sh7q|Y;ZfN_2l
zpHuYvKoZ(A08crxO_hGINjCmqH<Ms>rn{+_p}wttUSw=%r+HraB91u`-8#4911>b;
zW%aWB!@sPl9RkW;^}3{EcCYZQJgg^7pgHJ{`SqKY&^`0r&_~bY=h0`P*!KwBylpTj
z7DI!LD^&iChqIS$h39MjLt8JJnSuwP78~sn!T?ezXUC`VP4D1i6b%7lBJ0=H*Jzr$
z^{%8+){Z!{KsoN_$7#w=jbio5qV5-yq?0*p=5#xmxTER4-2mp1$Kd<vpY?JbY(4QW
ziGOh8AA9h;?3{cr0Gv3Y?$eo7v&K#}=T?oeIgga3mt_-5)|HU&cY7b-m@Ymb^ys^h
zw?1TvZt~`D8`%N38IeN1Y1WT*7`J88GBGM{qWfg9Om!}vS;`&<<Vh#SBpuZum!+wB
z9!~_Xs?U$;C&txr4N$jw-PDmkuglf#<Bjn)U+3jn1mCpEBrFx}Jli+m2sF3&yI1?U
zSS#Ou*SK|Hv-8K$UG>}9+O!kJZ)&zqt$O>?=Y8%camPl<G?ThswZ+Md-=KZsoLg2H
zJzaGSdu(o`TRmpMCV0)pjN|Gn-ROstJ|nDaznt(N9Eo(a%3NTT9>qM9&LgaU7$bfd
zrX+%9DQ@o;Iftuy{H*z+dNSp?(tjZ!%8<yga38&4W^|1^<e|Tne#Y}Oh%RFyiNhW4
zzkdp`kIfNQ=jyMGfEzx#&ak`s<q==gEbS{qY}>hx#uY*>_v*S(i;l#Grn$t&)CV)y
zGuz0j#d5Pw$=D*##E=%1fl9}^g5D89`*>Rof{>E*7%aQxQ9-OmM+kt`UDTSX7HP9?
zgr|YFs8#f%pZ<FOs%hvMFf(so%A%~T)jnZo7SkcVr+y_>Lk4?t5`n6PH;djoN&9gu
za~TluFwE0EBhoUbU`oRG$AkaFD&>nzG|p#>RM5rb=c~CjcgN@U>1X@YeIY&R2Wl9b
z5i?5QJo1Bua+aE>=RE?qr~du<eB%n>;<oc*`MA<nxXamFWHWC6@Z&y*$^{sB=)o@s
zX9}O;P{>P|J%)JdN4pwVF%Z}H?YFJuN#-s$t^uAZm2U{(A8$OtB4398I~@97G;1b$
zCZ_+wq5nlr{tq1bA8_iw@z4JU<m-Q6)c=J;|NT3#dj``#aM=GJ!_xn$iuZpAOaGII
z{U5OOzdLyR6PEs0>yiImSo;6+df<P>&Hk_EApe%|tM^o&+;54=!1H^Ti2YI<^f;;y
zD!BoMgFo4gK8E499_JGK8CCX+Bt$4gyOp}$(;{oVw0{Okl`6Jh@0y0@(~0Ke7V(9s
zIo#X(-Q|6Me`DfVOU+3vll2o5@miZlt9nl@9py8e2RzAqCu;Ka4(j7GOZ#*8-r8kY
zTkG>loBQ){@^iNRWB+ppKH{_VXCqpy?CYa<^L;E&=f^YfhvTEUjUXUdK*opXIW?Kc
zOKCAJjO*Hype4O$wLfW+B;jcS^Rm$do~g|q<iIcNGBe~pd86d}X?>d~%M$vOth!gw
zad)!3=PNBV&eF$8CG>c~t23}iuv1Q_e%3~tzBcmU_1;q=!PU#WHsa~^NYK4X?&M`W
z+)K(-yD#@>%Ny1HM_Iq8#Pp!J8_4E@xCuYI<DXi3sq$x*tLA<vb}aHk6q$3Ef(f%q
z?ybi%tonwV$l5NSWi-4alWYQ8#=Uy_PO9PSt$$1*qu#csvQZ(X9R99Z5AZzS#?9kf
z4$ZlLo0!QGFSk|(hq%46I{!=2-SS$_wxJ)9QEAF3X?Ios$Gzt1Xi=(wXOhFrl4j3l
zfWlWMzE$lGcIB7W_;T1LUP6G(&h*9ycf9;%w}Q;zs<+2&=5OEmxDc9-?PdIg#^@^s
zX_I@!=_6UHk0IPne*`Q%|6GZV0cRhp!3#}K7Nk&F!=(y?t|$<Ro03ir_3?P^JmIcK
zV(e0CgBtMaP&4AqJx^*?6-aWA-J%x^ep74hPv%5kb7a3xVKR_KXD;)*Bemi8^_ej*
zRgq1P+0YsBv&rCxa&FbZKhUclU9^1rUBo?sODkMmli-Q*n;m22@3?MXT|{Y^vo`Jp
zt)a-=hIKiw$PC{gaX|qylmySt@C@y^=|`vzyOc53QvzKAZsoiZ6L(HFxr=V(W@SY;
z=6Bz&!nGa{b{E&GozEC_r_m$5vYPL()<=2v0&}=JU&kzaNv*2&a(_2>jqPAN(0oR#
zUvQ^4TQ2pL>-06%sN{(}2d$~~o#kc>op1G3>}zcv9;o|?TpRDv&cyeW#E>}uo|W}w
zQ}sNYb!mi*+KCDbFTH-(9i%jmrDiX?oRO`Re6h|orK%+`kgVkc=6<ZR1k+C`#)trB
z|L~B8qpAUk-gf%y&XB_Dxxi?;c{E%lSJN)#!jH!(Ml|;;I?`3&UUnMz=boKU(#T#r
zZ1!FUbsLrA0zPe(kIg<?72r+QWE(In^LECwu<u(ewv35uS9FDIxk1ZX%a8NCSMH)}
zVOE821NrKAw40P1omk%h<!`hI^}-x*_oh?sswM$|+Fq<k=KKe#X@2LF(_JF~#EKg{
zh#y8O8qsR2E5C~(`r~->fT2`Z4ah^LY$a2>W;WO^%ng$Y43sSfN|yP7Ilqhv@^u^r
zT)^*wxFJgMl=;`<pV8gLJDo54P`5&sZ)3l1DDPo4d$3YAaFR{Ra?%#8hk?5&)Jrva
zJ9P%p<Dj@oo^X#$I{QvLG#}d9ma0N^1t7)8e<Q3x4I$+gsRB~-KA}8KHcg8|=!lx_
z?(8~y&ZhjNh>A&HP6c{9K)s-MsFS05L1PBZx@1QCsvh)56*_r4v#aRwI@nSbjDe|X
zl`Q`vDK?=pIhi1xJLY#NA{_`1p;G6Aus<$^5XA#KFo99JC<RvP#qtqOHLZRH`$%(8
zOrbP<3U4u>28VI_i_5rYxqncZl8>^m$=$hLMB>#-OVB^jlvOFuCdxLj6e80J0s=G9
z`^r&4#i96%E608wl}2Hr1+af%i0$7FveqTaG1UbShB|mTU!Iko<(Oc34*G~yB2IN6
z6_Rx~ggpLnP^P?t4JF0>swQWa8^^EM&p}U|tRLd=rN&9%BCWq$B`rjcTT||}hpb7u
zJ~(pYr`JX#uZ{^LvqQi+J~iiAqW&jq=z!uCN$wc5(kbp$U@`|v`a&sVR42T{d<B-#
z^4zbq6(-AHEz62fC8?&$Qp}EhGS_EvxxLOKQwH661?GRWu#AMwhj!}kX&bc)GjrJ3
zyK-8}^In#OWswmu%dQTv%WPvlHe@4&P`^+RDM9$b{_*J$)Slj-N@TQMH(oC3G9W`!
zno3GG$=)#upQ3iPztlJ~a7FU&k_}NB=VNao<4KwH91i_@Npy|{ga;)0l((TaL7BQe
zmZuB541(upKNg;MjtHtxG2rb<@&x<b0;Hr0EXCfIzhBzZ^DAE-F~G~C!8yK_aMuaW
z(1Dw=P`exhvtK=i{NM=xN+){wrB*oR$`@hLxd!F0Ma!^d&gGDJe#meruw*4?UKnjH
z<TCz*3bS&R$;+WTIX1{M3D{I~XBgOH1diXcAeBb2GMY+GJNR^rD}4iN{#098k_asq
ze(~p1WtTmz`=i?Oi%MhkJH(N$vTD=ak^zoQq#q4jA3rMI%F5PJ!ht&<-yK*Byo4{b
z5+nW#v9X($1wuYQ$Lzs0-)Jzu<dM)x?fT%*<oH}%Bn#S#0}zYukHkHC<P@;flDrzb
zrFzKZ@g2P-JYO>;BtFaLjTx{S^v8x7v7aiegV&o=z%@3$BfcT6P1Nl>9V-jWWssIA
zUpT0sVm;1(kl9i_;4<sB{h4lTMyqd$)}G>r9JE#a_1mp!cWqyqW1{(CVCN<6YO6pW
znbjURSS%JPj8LXS^6M0**l55XO+9{~j8<%E1d$$RH6;#vPYM9evWea_+&KF=b*gl&
zb^Ju<`$~v*@0539WFkE6mNDs3yc~<T(H+%;)w^ygg@BL0qJ_KRfXP{L9dRM<3soXK
zqlvs+0P>I%D2=@J%xUs<iGxJtPIIjbv%xt!X<h2vEOhJF_T>hg9-$_Jpv2>QDqM0U
zTrz;qF34+_e})jZ1F;Pxz@f%4sBXvb4+Ekpl!{?S+4~)N2e`K(?<;Czc`gMjK#EE|
zhz^!45z6Fi#E!%jOLcgKJ~N&)6-hk5WQr~(J(et4rP1&HGw4%XX)UrliihnteE!wg
z36+7jFP$TBUXu)URlGn0ov_Oie4RGw<^sZ1V^h=V7P=b(nj9S%Dt=KFHUNyK!sgP>
zmToSQ*`z~dYA`iON`I$79BjoX6a&>E+6LiZg;l9##@MlrJP8ATS+Uv&bL(^fq>)p@
zhSD5`8;c}!&dAZLZfwj*$H>uZde^iv>vu5+&{B>iw|<>Td127@t<y~lIDa)hj^Pe-
zBbcdz`#x#{>_7rs_RumHW2Xr2YB$0l9zoB!Z`<^BBl70LG<ugx03}^UkXzcM*3un<
zl)z@B>XSI*@nofASJ-oKt^AFAD09VMEd`4>1MhJz*_frn3~>|tjXb*OIV{+VMLU8`
z1n3z>5<84Szg_#qJrBBR2Z%=jVZeo7Hz%J^rfZ+AQsSReonfqicL=W&?m~K#>b*Qd
zN;GnAsYq7=WN+KYYw33KUsnb=1f(~?l%72Lbx*xVho-nGYOhCnQLPBTIEF1_BP|ri
zT$vc_c85sP!H7Ca3OY~GtJP|I9Y<&(+gYjb3_+nw!(yee1AFHl+^tPdhCjp`@K_;L
zfk)jS9y75IX|PSNPN!%^(G5$dqgH{7JR9HraR#9b=bYu3nhdw2u+h7LcZv5FmEnB<
znR#@6BuV2+wZho6Dyjm!h%4Zmtj*!(Xza_uj!gAN!eB_L3%qHJ2;CrSsBZx5KElv_
zp>cpVFKGz;bn+{+a*K-|sV@}!cZ*D5Hlx_g{%eGo@3+QY*sQa?b4F3+4f~5nKeq^4
z)7i+5$lN&CZ~Zbhl?;`7fXWg8q&_uY*x-~+$ca0(lGl#TADzO8Ae*(X0T~ojR=JX^
z=F%94_EQ-9J7HGKOwe=-<q9vkj-4jn4|yC*KzTsQ&}xA%`YK$Fb`%FjNS}C`T@E_4
z+Zu+0r{*Ce+;&Tz`YMVe8ZgLDfYuiXNTv3q{eI#bP<g#xhhI(+kOa&A?B6@*24*9U
z<HZ-@tL4>{Iff&o!x7S5@s0*_aka6RM(}{%V?j@@NdSm^U3xSJ^A!t`i;09uh%wbu
zqt*;|M#DDOonLDO38ZkZlNUxzF?r$m=cwb$2GM1k1lN5{Avzr;9$~yB^%*mDvkAf~
zoG)1#2O?d`)nlC)K`ZgwHC1|)HM!0#I7!)BAh=bu&38(W7{hI5aIw%F67;L*EQ7E{
zFE;-Q4f|WGu-AWt#t>G%hQ}&Po@P7->R2gTYlP`<I{-vLQ*Ag4`g(D`D~wOI=W057
zpdT9L%y;n<+JxeXuVvE`197}i4<t%NmVi%OR4Hd6FeHR{IgoK{t+*q@6~y`Awd+0m
zA9l`cr2vEb@thre(Oj8g$d;aS2&qDh_sE)ZWito22e>fNf!|{4b6u7(qzGP>FuhE%
z7OD0`#HVbTU~v(;fU#8B3Q39a7Czb$vZP!q#q2P$i_6@R>_)f}8_vAG^~1_vr&MXJ
zZ+3#>7Vu~VlI8G3dnB}aX6G;hT_6NHCfVA^vZGbkoZ)Dgu0FQ0X{X_I_{V3&Zu_v7
z=a}ULuXCEdS8Y@avI~Z$KBOY)`~#HinpRyHh4ahjQ)HMh_-0BC<*#2(6&e<-?}D#I
z@e>Q>+N-DL33b7#G(Bg=8x}JBmHcNoqHM(_Sc<XpX3UO?^_lI5T{=Wn;b5lJ<@Q0T
z-9$X>^{3LT@C0P`PT8DFqYj_iXrTA?GloQ3(U<@~6ACX{$7)6Sa_dcW1iN*{38Brp
zB%NLkU=;fDbl{SPrCuT3DilsrYbaN(Iv0`j#HYtqk-Pc4N%+5b5)~1z>|uuYe}luD
za%QCZ;`Ed9GB|5W3|bhbB20iHaOeoLgT$YdTFf~*E|TwlY`^^F0@Flx^~-dT+fZ85
zQvV`~zLgvt3rf&7N`b`oh;@Z;A_|ioh|>6R67Mb1{r;b79xl^oW%n<4@$*xxq+NDm
zx0asxw*0?cf6JJLCHryDWnZ+ttLDatJc93Q$aXLbAxPJq9Z{)o>Y&enl(;H}LatKD
zvVkletL6=+@MMpkSz_R8X3`$%#I@5=UW3k1^=c?(aNzpaIK#o;BtGUc0|Jdnsr-q?
z(TyzW3dSWsG(`|2r?c_Gaw)6LnT4F8feI)t^mh=c`QsnFn6OZc^g@#}HaI3V4$PT|
z{UepOcC3K+Ays|hM%%X>Hr=EkzNv4j9kk~0+7{`?L&1s)6<EFv{6A_$B6{+F?al>+
z?)8l>lfjKXm(79^+56NS_`)%7*okArthcJ4gq^tjfr(V0whb%vXLDJ6ffsULLGXeb
zip=Ui@|JvNG6UzV`C8zgofBELh5;Y@bBz#pvZYe{7-lh`z<5jF>_9a)63pi!rE6}Q
z7kzB)mRUWvOC@ofJ^5Dl=Rva^|05bXi5-e(8obe*%=yNJK#(s8qp6UJt8)B}c)9x7
zAYYM<>^<_axfG`&2t_)&{UV#sW`=LN&dE}H9-g0-@%+3(Ev$-f!`pe@bTR>WQA{kH
z^x8veQz>{xT>B#KJBH#wUbaYSpg)rt2~a|*5`SE`FgH&kcxO`><@Bs?_i`WGA<@Ql
zx%UqL$lWSTl=&{H{%&1_n!LPk!+uL~>{RHTBw5~q=l!#)Q;cfQ$BT5%K6Ryk4h#A(
zbs(W{?M<gGV@PF&mn{E~C(w=HCR)PDQ(GOYbj|#@zCBc*qs0VG+!An7L1b6$QgI5=
z<v5>fgRB=s0Fk&NXdMwnan@U;b>)U;$u6)((e_0|wO-t^EJ<9MV}Jyn>;n@XnW5>B
z7LKB?ijBv>AO9s5Q8sN1?u?uHgzKrZV=UWi@KwbZaoLicvv&2hYs@M;afm<%n%kh!
z^m@$d6etz}R>v3#tW0ut;Ndqi>g^{nerkk~4g@W@oqz%Ta9LuY>Yj$8>h@8i5a_}3
z6t+34+BSaqz5VZzaoH`FBe->z;pdRpz^S@}&Jd^@&LX9ChH?L8_2tx7V32QmFukS@
z)S=h5=CXov3ZP0b=(q8DPYuW2W({^m&ke>&r(jk!N8MsH_K5XR3P9HcZeQC6vE=-Z
zc?oW+bxFj9jw()SCn%o$D$}C;>iq^i$BXa2P4PR7hj7^;&iz+MX95?)1=!vY!<-JE
zEa>p^r}Ep>zmC^7VVZ+~>^VScYQrY3t5TZQ5Vz6lIE9~?Uc%R(#HsFXm|xP|R^-&(
zlfh^GDrfhBZq_3Kls55AO3i}tjwB6}s)VzUEV#kB(1xF2D|K<lw=u<d8gzO2r?|8L
zske7dfh#Fe)5s%qw=~T%{8<E^LB#?Np-QGi$I$(QJ2ZJgt`l8$A<~KaU<SuSQhs)B
z%vVeFB3~eX6guy=dK&Tzw5{4I^BlEuwcm;X`gnHe{aq)-(*yH6VLkP!N!h%dcpV}V
zinW|>HFhcxO1s(a?i8u|ZuPPBXnkTgdI$;3(y+)|M#}Af3`cK}Gp#ehLVAX+jAaJ-
z5+8q&StR?F42FEEGgnOinr|NsmWPrjA@|sX5d6dJsBb@KOEKN-2^hL4V3lWe0R!)Z
zQXI}Ey+Wp52heY-_;z|GR9c4$CL%M8&_b4IhD$$Wc925ZI;Yk8^yc#jxD7FnZkzy|
zv$-xNe217OfDh{OqmRx<YOp?-<U=y7$8fj@l2>)j(oJqGwZseo8Ln+Dr7mZ(W$lNU
z!-7x?x9WGt#~?Gs%@i3o;rkI0@jnqL_ky{Z3tUw+T*^h?@eYPhu8myBox(SHF$AxT
zsLi_u+Tnbrp!2=xe>^$$wB#Lz2k2tex-5JAX>YTS&9GcAxr@E{ikGmDf$TV|*Fx7}
z=v@^x&?02vhXJ#Xx$EOzT#=dbU?<I{`oz$kBGNWR;`)-yVwsVHtxVlg5V>KiEoC8e
zZwDE9a)b$skL(Nfrb27uMA)s@@P>s8n#t<MF(AoiEf+=^;qGPty}Q`>Gz|Z)5>HCi
ziB0)H9_6%hL!u$XeS5%s9KF`Mx_P~;tj!Vnvs>=TYwr1vnpag0hEDvOqG~A%O^1Qz
zEKkl;i_zY|&@!ldzD&d*5AjpQA=(OuBbXOla<gU>B!LU?sV{um6opL);U2!QbcG1~
zJ_)Rr68oa7gstt(Q5hgpDJ3EpT;NP_&?9vGu#g10klM6O^XNbuao6VJIhgAW_7>84
z>i3X1#W$@)1xD(YbPRcWyMVA5OGt_^tIP5Md!L#OEp30&*7^w+Y9_~I^te=$t^%@>
z^cD&E42qVo$nmQbt7yssRvDZLMl$euBBfJUhoV_k3sQkafGm7MYE#$D>*1KC5L0Y2
zt;DU1P~jYJ%wNasPs;w`)rksEGpiT4#7iAQpc}DqU_{|5TN}X)jy)HR0nB{w;@A=0
zL|&=>Q;e$!(v~U7r#Ex)lolu*>#>OmrVIk3*?xZCtH3Ym8OCXYm(j3&soiX7_m!8<
zVXz$|e>M4^%ak|yDNx!${JG^-@PLlod0d^oqNg?r#+-|$1tvyKtHK2+rd1<>Dj_In
zA|2?Bin_dw6d=#Wjy3iCi>3O_*ITEry}&ijdpd8ZYZES2)q`Xr4)<qrOIj^<6d12d
z{cbVM*8@zTo&0BqusUrFCfscUtUi_?I8_)-N5;Z&i+&4nze)b8?`h~h*yfSjaWjq!
z4r&KNq=C~DY!mPe+GAhzS%Vq7ZAd^?rwk%-hVtwtnj5g%rw!u*2e6mKVq_9i0k$y=
z0@p7=iepD!n@-Wm&tgq4@$drxYj%e_*#Q?q;7NcFeQuIj;Te*Pn3E`3945BKiO?lG
z3zK@;bgP$GHv)i^=~BfRNYJ9?N*Fze<lwX;AQR5F$VWZ0T!!cj+UKV|R_jZDm}{<=
z_ntWB$9*atRD77}!|ss+U~DhVe~#cRBP#ikMBC4tNpxigM;jo2^zDk%w_AYM6!H`e
z!My+HRMbVvk=5W9D#^1~-5q-U4OPzq!w(U6sFGH-M!(%MW0j<2c;L1K7;*9#1L9=@
zJ#nn&9znOMMFot5`QbR2DZ+MP(lldUxkPEk8`4G3u8krEk<E_8raBx8VQM)(%|-<g
z?Zjw>?mrn*U6ky|H_RjFP{mWKtuSpV=j52<llhaNIB)z>AyWct$ABPS0=5C?nGx%+
zOy{|9D5yvC08T|nt2<GwzL{hi`3pSIrC4H7T;S7kMyiWVh6o}t74Mx7O~9&xO_q`v
zcQBWSdb;+OFHy-bS+!EN(_BrSbaftuG{FhJl$W1qEsY@ZGzP|yiyP@tB2P=-R^^ig
z&@*3IS1N9DPElkUrjHnmHaMIqIG6PA=8Q@UpdZ!9J`?1NeNz!9r~}-uBA$f3xD<co
zWQ=dd?OWYiql-Er2y(XS@5+L%sJ`ONU3e$ZkHGpaGqHU&re@W`qs^)ZJ)g;2;tpo^
zA*U!E&+3R}%cV1{@i1exMpae=n}F*a!cqNu(=J+a0_)i<yAoaD(oUfs^X_&e=Gi+A
z!hYvwVAS>-O-SDfCAtyIPfpZ19OT;3oP{3iKJeuBPDlWy5gvsFjg>W><JSd@EjiFb
zH?7F@oTRJfSeN7Ar9<2oH$F{TR<u_fB?`NZ4JI%r01AH+(Vor$M|QAq0-{fhgb+}{
z0emEOyOjPt1<UE@CcCHI+G0;tx)!ccvlVoreXPMp`}ImMR$RB>{dC3Z#bTiR{WR>}
z(LG2H8vUwsViIkxkFLZKe$}QPWn3OnN61j7i)v1?V<F?F(T^6fO_Ir)S$)>&Ynz<N
zgNWvf(9OpY*nr%JhWG=FFEs~3!eCczk^bz06_6^8nl+;~b270IxftOA)gLqNVB>L`
z6VirKg9MA%ZW~s!C=z2VKYROr^=9Gj_OB+3*WrPN;gt8Zq+YviWQP;!QbbaTu+-wb
z>jIu4>ChFvv#p=T7Aon`^2H)|%FR5CKFbciK-+SJlaZymIHVp3BXo!*<T~@&Pix;#
zIorvZ!~Yt%{ey(4?23kFEg6D6?}AxfETSQYR)`%+I7z39{c5BqTuI#g+yW2~>Q^?Y
z?(1SA#j=6$EZm|2iy(_)H*%uB>lwKUp!!kA;0KWnS1?%dqlXq&KV29;^SVn9$wlRt
z(}?*#2|7WV^m=lRe0U6w@G(wJ8nI|4Vb;4e!p*}Nukdp?jzepE9vvN6^xaQRG<aK#
zeOBcwt(&nclunam^NeE>p_o~xalfSS1A1+J6lf`U8nWP3i*moPeECPtvkEXmBP6XG
zYyoYzC6(IJ(bDO47p^~wpp$W?P*!c8B||J^!m__o-g4j6OB2vhltPrY<;>_@s?x-2
z-tDze8@4(R!i1@Ww0i#pF{wwnl|quaslLD)f6qiyG?Jwoq&}-Kdr=GzU47M=$#r69
zlrgR0-&)hDq`!lf>}pTXq2k0JiV!yXh)z>?{gyjgpBi>?W8o3dz<@&$%y!j%4Bwu@
z!2YWR?47sS)nHw2oEGy)uJ$268)~s99N6u9wNNHy8h^*qeBM|y(6F+IkLrb5uF5C(
z5wlIay*^W_Ts#vWbC4p=ah9m-RM{oSnu+|FM4GcL;}4i+Ol<?QQ-WKR);4O{SzDr}
z{+7rk0~_3_XKS(k)mDlW?kbf_jBAwo!94zcUpZ|t`H6vU^ynDJ;Y&&4+)dV!X2FL3
zqJA8#$<;w@yoOT>)HACBhpc1+&MXOWNdY0t6}Tz?0N3z4GGyD=_QCQSibCSBt8N4V
zeah5s6VV{1J-J)X*<v`g>uW(Pf_tN0Gb*q2W7Kg_WMeOk>#G@iF5Ro{Xc~5->C&~d
z47AzOaZ6nNKdJm65kx`ev3#mNZF@P5`Xl7XY;{fs8%dmbu+1#3mO36;lnmXe+50n0
zaGfm~F`2;zAu#b3x>Esj?su{2<JJtVV|nk}eLqK=9QA^rQG^k^L22l-o-dzZ^<6VW
zSf%G^8DD3=H2O)^bPa`00ZW8V#*TN;$ymA)d(T4Eqv{jaLf7AkQ*s{AAEdF#2Tbsx
zXE}j?ind^dCvsg4oUZhF9iv9x=kr(<mzcQf+M}Ph;NEsnd9>2^5}c8X4qU4F#?z7<
z68o(0l7-6Ox&$)_-0B(&|188OaVGxq^utMnmCM~HXj8m?jloHxqeourjsiJ`kXaEE
zxh63Q-P|TM_3a~D*fW7FVJnlnpD2fa#Tbiag`w$|dqJqiUv5VHtkc*JPOz6;v2+F+
zGr9vrVx_J*)@Vt@*dM>PQ3^Yi{GmEBxM}vo15?BL$DmsSOr|qJ87<6=iuhOleOJyV
z`CTA-ND3zlt|EV(VApccn|bFfQ3Rs8HCv8#k8ra|=tnB2gYL!_iz3C+G4vGVI9TVk
z^b>n+D%ycEsGOx-64r|GIV`*aeSfVW|0VjGOdA1%$wgofzUy#uT<PXP5?DZj)R-S~
zU!4IUGQXQV0P{609}DK!1S(2+U8ZqJ@=U*&qzgRf7m^fTr=!z=>V^>a-L9(uS|Pba
zMX0Y#*RPuV4&U^AR@zr5zR`MbCvw!evup0P_@y^HxZQV^>iX?v?M8UGz`bMKf{4v4
z9`zQVoI>CEy0Y=2&DHjfO3&wQmac(Ah!(c!bvOlg0Bp&ui+WM^NiB9s4Z<Mr-(<c!
zyI*z;*=hhdZGR~gL3^^nSDVEfGJM`-1OjduNgc-(7|^u_gN_AL(^O-niP_wMdJ6gh
zNxYNgab(DoLBFxFJ8s9|GQ!(U7CL&|A2xp7tUy#gf5U9+zEg>P0Y$6=HmCo|(ZV9<
zBGICP6?JV``QzH)SWUInLHveQbM%jR8xie@f(eVG|6-rRM5=C-*fM*$!})4VD~5q{
z85-%?EDBN#2$Y38J68+4n_Hxv1SQK=i-7`#^k62M_@-LNl<iJyF^#na@~{0hq|opc
z1TEa9F`T94lW?+7^@Z;8=^UG%B#y>(csR(<&TYUwiAFhGPJxbiI29m1=3hjm%x|0O
zW=o@dJQ)wee|qI%ZjEE$S>-6q<k*Hu4>JNw%GN;dUAbD*Y?C6Wog3zGK|h%nCw)-w
zPzcuML=?B3o1b1#&<LBFBE4jeEZl4+vld!mciHn@%I+0eVv!JFB}bptFoRCwd9Z5U
zMk3%CkkoGqu>B}cqOS3=YZz`~rvr&ekt8w4zjUWE8-{a1eYtvqzZB7H!=<Qc&SooZ
z(NCPi7xQ+yQ%@|{>@J;h2TQ>a{3)07M2!<uQhjA`_yrU6&}FfH5rFQP*NK|h^k~Ki
z<%a4OrD62ZL~BnO^6H^JG2^FUl!d?myL=t&2}whENe3G{>udx`v`-Q|h!iII!=031
z!fv@gW2$y6je4Xlumum>#n~zjLeID=Yv~BrAkI!e7!TER%u+3R{OH%&xbS|UfH?!#
z#xQ<27%~qW;r$3P16WQe*%jgaL0<(e<#`A$slFS|Qf%*2G!3Ip^-{Uame2v06$!(r
z)f}-HfvI3|H6{nSB}Q)HX}p$fT^ub(L1X}=rf9neqJ5~PtHqKbK#NDhI)wnMB^Ds4
zx9h3s1zE{&?X=YO+AO_C8yrC0f4MavaHd{y!sj=^Zt@AIWyo#M&Gf?Aq-!)-t8|=i
zdd--Qn{5#XogwEI@IIpR0E<#RH)@d|qPIg@pS7vi#b^B2OM@W7r1KC`$K2o$sg1Ek
z7pZ=Fkw(t(DKkzg$Tk>HX3FBVO7BBgrQaz*96p<|7GnxrGB9ZL)-S_N>0!55O4u}d
zSFTuDE~wheEsq$(6t!_?MNC`2jx@7mfF0?nT6-{t;vB{#QruR@YvWQ~INVZ$_7djO
zE^03Jd~GEVPQEc}R}vHv$TGk}TalBQp@*<w*Izd%g<xR{U?(y+ml9y=E6fMO^C0T0
z07mC47@SbuYJZW4k4^45bzTcr&?ba%nz|S?iyZrF3U1_~RZH)+c;yaQ%19BJ7n20?
zy}F9alK7Kkc886*uZhQwCd@Kc&<#pV%?;}7=moDfZ~_EW#>ZyV4!W&K?f|WQrzGO(
z!~60L<0t~sMBaTvn1qrC<;PX<F2HH?AQv5D^oN9A$fbLxeLIfh0wMGK93%9*O2>lq
zmpfW@25a=~^#CIXR~Twi$EXi!f$Gf;x#J9=vs`ffAPDSvcQCJ9`j!`Pz>fD8Fl|(t
zdRK55n(;qXj%HV4@%zq*8Jn601kcf4+)$f)<m0e#5XF7tS%<NwJ~n7zUqb6mCgND}
zG8{B-H*jB4zg`qSM`~{DxO=;y_G*`R#r9na3{G5c;8BKV{qpoIyfJt9>XI8qax*|N
zj7X2Q@>`_0Z|s+ASi?ISj@)huJ%#VZ>$O2)Sj|aXtDs*>1M|`JlJL&-QdsI!stQ0R
zGKvjci|57E-2Nv?2sZ95hZrGwp?3~m8%F$u!OAG<JAPo9vgS2~fv|oeX1loO(o*4!
zq&XsEv9|mTdcqcFafz|;)w>&#7s<{gAI0t4*M*~4p1k^+cFmuaKecYV1&gdd-_vzu
zT+Lf$4$gTxTxITkSop7PR2RZLxJPdq1J{y?`+k(192P75*uak42*D<U!Xk>Z7CJ^O
z$v@Y_CZ*Le(b(~srnX|ERSbo_9g@PAj623Cu$RhJP>5~yP}6Voq=3{9WdDedp5N`3
z93*Q`slFXU$Gr?`Ol1;Y^hK&Y9)=eTnY|_6uDBDKS%p*R+8F7PVlJlrUEL#Fy`iJM
z7Gjf5isna8yb+ca&9{gZ;f?RJI4{E1rpKEJNaE!KBWc!{#1~WOttO6Q5-fS`vZ&U`
zL^U!w{xy&>(4;Tc>_cO}cFjRMaA{-`95*I17^i}uld-l7sHdzR0^3cXvzFQoG~}Nm
zu!iD6+Y^#<=oPfmJ?XPI>ESoNAVHCEn6jcW_%TAQp6y`H5_V%oCzUpI4oAkrs++VT
z9kM-Ff1(RAvEF|*!XGz3$4e&~pu}Z+bZ<sj|9H=umh58LSe)t_o3tr*2)k@<w?a(t
z@+&Ya*0lt3v_<Q#hUg+psHGMe4c)C-Jyso?i9Ky~m>%Ua84z`3_pOUN1T$DzgtyZ0
z(V!=m6~6)h%4cMT1{P9+FbkBU&>2Ow?D9}`$_q~Wkf4oNM4cSUQmt31KG#4>x{c1L
z9s5jzf8G_YNKyt8aBa}`jY=zql8;&m234Gqm1ARk&X11=8AgFzu8#W{pr5I@^M{j+
zdhLEH3^2m8L$h1pe$k%>(u%`pEG)P@yqYulo0CRK*@DI-d)Lu}U_JLG@%r=>>O=1n
z>~s8GJp80C@9a8L*YIYl5)S+G9#QmpcT@ZGY4hW;^S$#a_kPQJ<TT2gTk8f<Oa6jC
z#^<(Ae23|(lE-Uk^W(Zx>+@RX^RDRgs^~3C%lqy0H0$H3{W9Sm^kwy>|CRDnJm6US
z)7vcVSNVTK#Qd9__ZPd8j+PF1as6M40DqGM|0hKN`o9^3|1A^q---bLZ;&flVCepN
zW1i2##zgo3lQvaAo$3GRs`Y=ywFFX2|Gw}4pIpoTNdn+s4*hR(E&rb3-wXf0<XZmU
zB>?I@rAjSF9oL)J*Xc=Z1-md%R7FWw{#-_V`>sa_Aqgto^ewm=ABO<Dy3*o@?-OEi
zl5nt^RdG__ZsIiJ*J8u^J21GwrXt}~)BNxJ0~qxWf0`#M>^D8#H(vpd?e>GJznGNg
z-~RkzJACOL&RP%o^s;=5))@HA+RX5>u`@pOprLNfC)4`CMZEUDl>UpEnW}xD?K{eJ
z9W;8}ul=;i!~Nbm`$#v0D6Rc@n8fqG`?)3UeTPTKzngVpXHF1Ohxak9>GyVh+}dgX
z!t(S8Wdv7AcSq9#Utx@XRVVY~!D9l4c;Q<{|4+!$idJ%qhKwa{VyK97_R3o_sgrw}
zH*aZNnl$O^2K&nj&7$>26wk8nJdjxuls>buSFDFwb)OgN4%ZJsMU~#CG98~pcrx6X
zc^_=;?-#a0U@t?|a|%PrYmNHD8(xQZ2}RoOFOM>xSH~=w9UpfYMb@3qH_9^Boz5=@
ztCKt)Zj(pj8TPl_ojC76cU*6U!e5nTc-&t&-tJgrykF-PMEoi_-|vnuuMW{=I^ACA
zKHkoblVm!(z&b%67G2H``MqKGJ~go4RJh*y9<q%yKi<aCf&bS#ySn*$REgT#+_$05
zPV#xvp80W_5cz35sC}#RV4NiYT{Jbx-GITKJmr_8W?4c8rcISjzqJKA)gFXul;+3P
zor0Ite6aNaVeg4ed0$(^vuO6QKTE>{ZNCiNtQyGD319d`_w-fci?|mE<n#0FCl(6y
zGc=n7k9Q^nY)N{WdG=<7%F#ZKxz#i6E;5rj1BZ%lmRtYW6;0CFXqt_s!mU{1nB;KS
z_PLv9W)2xFKk2g!yZDrU6q0||*F(Rr)O@ob%6kIA^tBen^fcB$;dji9yDH(!?2}#y
z%Bi`-^w}Sa*zdx+FPF+O&m{S;*40+tM87_eM`qK!NuFQKv%Q<eRu5yVV7?C-28)0>
zR*mGO3y9N3bGXpy0Q-P948RUCz7zY_!`CKP(WuYfDM-#wW_}Es*Zy{m%ILd0^`O$q
zWSE(3Kgf(?u!9&sr71FH%W<9<c|G5AOh=!+N%*m6{!^uG>(Kr5(Kjm@{eYK7`}NkO
zAtP@^k-&(5Rq+etxv;9nYGsv^B3{;ZL&su7pgR;Q<c%Lqq!;~=WO<!Iby)WndjaWR
z@rP^WFfo;lfW??(f1IOl%e@r$F=qU6-pR?g80hgLQ)KhP1^3Lg^gaBgQpWo#=;98y
zMrdi7Fny#jc@<t+77RtwyBh8~?X%}|()#@l?|qZTbKA-tdy~P)zvx8X^xSFh)CI5Z
zE{H4DoZ#RK5zL|2l%V`<f}&-)iI81*MJS$!UlUW9CMlZ67!#tG&0r^<ldWGMr-`Va
ze|Cr|aWJC}!$LL>vgs8`liFmpJ`H*+<sm?HSTN7ef5#9eWVqzXM*9BOl0M?EY$pGf
zIo*V5sF$8zDU;Bp(F}7hAGe_DS#uK^)HEKNPwv9lDLxH973~{M5{xNT?xGGz^J`Sf
z<o)YAEnIIc-vTxVfG=+iE`}BSLUc9M1UQFMi|=+KhQ{I%@O`#|xlWM1q(s?ZaJ%kp
zmsziNRhF7w{o+^B?fitu#{RbiFbuVBdBLw*=2{9co7DR_)k===%&g4GT0eNMtjpq?
z7G+H&SrQ2$lGfSyLlbp^un4u~=j(Z6{6DmPH}?4>a0j+QmqO2)K;0|8OXQ6ES4Jl;
z={jrJCO=|DnGA(&<f!BXLH2^F-sSL*O#A>$E1J?{@ez?oTv4z~=&qsk7*m$1X^0t9
z;j;Z<wL9h*bLkF$GU^HgLDmA`jOG~Ml9;6O2<C?!MbjS>43*#T7C%S_!b7%6PDOfH
zw)a@<F8+A4$Ot3})Dt}x-O-CirE}jUd8!tbl=aQzw@`L#RtyrN{*}(6URi~xX51EB
zY2$RIAci{f<`$mpcj+>(Ma;)-J)5-6&U>LzceVdz5od=j4sCT1i%D}$K;O{*s1co!
zIpW^82bVEE`N8~-?gd8aw{fD#4Gii6+oHqSW=|Z(Y(J7mG_MQa)EW)6MF-*mH<F2t
z!04GCG`Fx$fXwzJ0WNgebobNUoi8t}jG836#1$V}`q&xngQ&-`U;Nn-pQy){UQ{0P
zY%f*@7bhuEVpl1n%8k=lw5}QuSP4!Gw=iMw)p2V)%I|Zi0>{g<I@FU`j|Y_iwmBfE
z^&@%u<`@?M?<fo|d5M<cpNx>WrEg*U#Bv+Z3wv6fC(>M;KKLOIx^Q&1&DTr|enGD@
zv`QxsXxc7}M>t_~l|L@tb+(=xhcw%b<PqL7+#SeH1QN*ZhsAFM1$^gz0tY2?QU*S@
zLCp?LhfCExxMX!h^T>b2u07Nr3D_e9x5y15vUXR=s|_05>p^l!0Fl^;#H5!zWqSE$
z8|MdaDGd6TS@D0HHFu6<QIdwFQ^HV8VBiFFCD+QXDrZ9U_c73bZ+{zb4)=L51h#m^
z|Fhyq?q?MP^_n_>L?>bb0EmYb*!l?;*oMnski1}iN3a95Y~>%8{rKCm;xrtKVg@9g
z;(w3+mwOZcaPOa^lYR;xngb4Ngh8F|@X@Ciw_J!Fqkk(;E%)l%=|Z=S{3fv;gu^Vn
z$MOtr0xktJ5lEqPn6$Vga4G0coDdr3q@b(jFz3F}1G6)t91Gi$tTA!doz=8h@G+1=
zFyIvEUAqgf=T3mGd`FHB;mx*)4q63n{0ddj6Wu8Bo4{(26t(ag$s?Gtw>^%2^u5+O
z?7~0!f%1%Qh4d0@1@01i1&;kV`CNHPpbm2)qfT`qt6klpsJBjAH>x^qdv!yeYY@Gs
z$_GkS^!Iyn$JQ$oJBN!b2B{;*rp!u3bb)SzW*(xP(UTL|82$T3BM3ZZ?KALOts8EL
zW9+?+tAkdfcsKxlt21zm7x}7*o3G5-IeN_6zIgmA#+%ZvqN)^}vo(WXxE-{s@^}FB
z7>tIOH_gXt)(=&}JV*FjVC3+ba(gY+!`uV*cli!%6XtiD4_Dl&SU+HzO$;?50@@N*
zl(13mv5@jh<H3Z=iy(a?i8}fBLo<I>Ugps&+u??kVZZulNT(`H^-;4`O0U=vJOaJ1
zX2^`ZeoMKYaLE>dbf?8C5s1^v)|n3DQ`oZP3Frm}z2&R>kvYcgnVlD(b`Yst`hZUd
zE>r#(FxLI<T+xYo`$uB9FXeU9`Ml|T`^ne}<4B%pBgT_PWPQ*X^|*2d#a+dAfit?3
zNnG`syk&pM+j9Yx=Xfacnehmqz!Jzw7xw?|H=+fm@3YudqAx0Af$F|;2YN3#{@X=*
zu4tjXXX!T+ZOhINaj9bslfdM2n?O>x!i`5D^3RzifPDf|?sf?WcJqUNtjGoOc~4YY
ze??3@v_yAGZw!WOrTS1oj9{x92@ZzxNc<w5$<N3_7L-VaHoP=rH8!1Ii7F1j_!Y(H
zP(hq)vG#Ulc8_%@4#`NOTUvG!2IjhGN$r%-IO{f9zw2B4Ca!yjX6n9p5_Kl84;X<c
znVzjV1@p*n%5_bS(RYZ-OfKaX#Ur&vHW7R+j-NLAUGgr^8BDa1LH5(V-w2aS(YjtV
z5@OXkW|hc6>&zF_ofvh~{U^wAq8iCzVsaC0pkZ^AVIjDzxD|kkKi4So;~#5Hp|l@t
zwj%<j)Df~-;3E`>XjwAT^%}wku!TGfzsYiKdnAUvb%(xJD{=TSLK~JL%^@m5R}L)w
z>|j_D8I6|@0K`4HPQmekZ*{4a{O}Bk%Wr6BNDUWE%FJa2p_!SKD+^f`aXyak?~Qp|
zs8x1BeHw?5EpQ3f!qiOc@<rfwsFbs8?eX6VoF`}V34%`{-z)18bzk-g->0(qO-^Hp
z&$iXyJ&^FjP;XYlWo0CAewQmyb7=hew{zbMT|zN3v`h6jOzzlqm5oycla;GjS@AA2
zh}zx8Crwj_;V%$F!Uk_jUj-lx#zb>IpFGTBZbzPIvTaCNui>RQ!KA;^?G0vO8JPyt
zXgD!`wODP2e52+)0f+SR!JLR;0JV=JXKjCFcF3ZMB<M-kxoitcj@G>9u9^?04VL9h
z4tb|r^4q|L=C@ASp?C*HgTO|W`f{KqcpX|h)T9eq725LPps0|#gYXfJ!Yi@OR+$6=
zn>EY;z&Xi}q8%t~rp@Tjsz<?4`-z~A{?&(=3_U90(gR6}3C_G(rf$$FjL%e`gw8rS
z+SpA2f}$ywkUW8kKHK)Dp(leKA$Gz~xax-xDuW+L0ciJWhORFbu72d!$P{gLFWn@n
zx=amzyz(uPv^jl}F|8g31NiO5U82bsQ)?V@-#qfgxxMgoQbpQdLNu8;2{i}wGqG|r
z*?S^QryH6*tp@FUO0qdxSOEIUd?Cp%-naM2Pc0H{56c0vx)g&WUEG5NK{{WP)m1Tq
z<+0H~IW`v>m}kx`B|Ud4u$^FFEQzoIg^&6ivH})_@C#Yo#MO`$)8RUY5Jr3cMUj^G
zg><F9yi6RC)6N=t$uM@j)pv>}6)uUqq=9CEWeZgs8KLl(N0_Q`D^)I4IKDtZqt-FI
z=8-*Su1U21QeSkKak~}jcX)6iM1;j=oTjgJLz2n?+wRd&AMx8!>1XPzHy)jjTA^U`
z-)Sbd3D>RJvvD`RD4RghK>F_+9vlYKv;b3L;j;h-!y-jWv<3J@to!vuuF(}q$|$<p
zz1t=;rx*{sWi8>PLubALn{KJrCDG(`0pac7?}<`r=r&1g$Mr}pDwujG5nb4kwUtWR
z*%!bJJ%&0=*NoE6{FcfJsoC+;UmJ-0A~t#+pa_8idPCqoXoJiInEDrw^!J#^``Imm
zND#%lv&?y78~p;m&3Z*}i)sb!N*kJ$_#IGas=_ol`>BaP{I%K7b?4<%Vn)t&!wIo5
zB{tzQ8jJyRJYUBu1VU>FCo`fFW91Q_PV27IFcf7v<yf7Us1CKIFeAJra=pVDa7%|O
zVE|<rW~gCv&&n>)Z_v(*iZO<mh-NXIjsEx48}W@|8K~pSt$frZ?tgEF;eD7Vg%(&l
zPE*lzX*Au4x#zW!=FJe~>K|e@maQo(>3n!_BN_=K<5<l89bK>Ii{PbWp0LcuP!7|V
zp2mh@7n|+EBZBHw4*5}cz_ZH-fwwi^^kJU;#4}ReInUrtTM(0U<Gpqj-}RcmT@=o%
zS5`DG%bCU)Zaa?bnZ%nb@kbiqubRewCQ+c$^K6saaw&z~iW(vRJUgemPCM^WL1~rs
z2b-*t#t*SUf<#6?H3}m{^E;~*aq_kE&V2Z^{p|G(pN0@D3dz4ehEry=Fddc<v1-kQ
zvMM#{OY0`mE|;6_eP1&&UBw)Yb%LOVuYJez{9QAQ8c5%(99S0uC|&{<K993TO+7Qr
z&m%Jpd5NLRy;$v8%)OM=teIGN&6XljYmn|JB5i-pb%8a^#X$p@C5OK1jMLPV&PwI<
z>yNZHJ#q#QLs5p}0zKd+ds#Ss6<T0<lTcup8wdle2iwz_dr_$kal`PM&qD!C<<C>=
zg%QSx=5u#8JdLU=P6IXhntT$y7M;R)*%o#IIb&A|1eUo_6c50)d9TB)sH&6dsHr>u
z$LKu44U3wFkjxN3GEvv<cCq??=(^V;!8<Tm&DzG7yO9{rF9~U;DCg&;4(G*w5Yk*B
zNsBBi-|5Lo3~&7NueGv*bIXSM!(UOWi&K<|IrlfG!-W2hiK)8Iur@4rOl4t$h92`T
zu|Yw|G(Sn*s*4K@E_I+&ADm+rv7M?6*H(f~ABxxp-M@wbr~R=Ed=3iV4^h-FRU!l$
zX}B3#oSNEn9NHXd5U`Ks8uSLooH)Rh=<T0Tr|PsKZcQ*&HuObf(8J_eM{N^{rD*$Q
zM_AX??_YSy=g$RGhu_C^wOv#Cch-<0RI9}T<)hCEmjd0VG(?i9i0G$BLFOTfgB!TY
zrk8s)jj`K`%VRghfTFXzY-HX?8@X{PtG&R&kN38aR$huFKL~Sex)&~SjVo#;(*7QX
z-QC3k65hwCLh=zUBYz3FzyjbaEay+_sxewl6%|Likdz<TlgF&TB&O=TZ9Yg{oeGT}
zA^%zV?ky)(cGufVm>wR70*ofttdju?#mC##&kW!zDXHr~_LrWUN?z1=lT98H;oRq4
zxQioO$mz0-U&*7uurNl98qX$}nwUTPr;+d9KzUBHIUxoZ9o&w?QE%baT^a?E{d5P0
zG$-)PgW2Z~cITxin6fB$74@vkaQb*VGgY7~zQDxj3IG^N`Io94-*Ru|Nm??SBwUQv
z)I^C`BPWf8-?#W!#1R~`C~(;B5>CIupH$V9WsfIP7uuiR7_%cY(wk2KJBhs(UsO?N
z8%8EflNoXj(n>(k>iM!)4mKTe1&LeJDFv#rHTOj5%J#(S&r`YeMDQ7pmof>=U|24i
z^(l5Igi`Z1LN3ht-cw{$qSN6QMoFq*n3uS8ps7|$Pv{yQML{0JeD1lr{wXo5QK@G-
z1<x?-g`B2d{O-`-ja0;~_kAkk;zL7j4X>%da+RP=ZA&@^7F?|XTLD8}ih=nAzA_C3
zSpg-U8NE>{k%9&ev-bi9ws?t)mSn9e5(-nDQ4hpicZ*e{1I2eI#J4+>TD#f_+2}rA
zPo7tHK@NhM-3P+FSpr5%rPR^ivS6-Tkgpp&g5WcyUj(y5hzAySC+~@o#71t0qI=}|
zyLOViA-VB)tm=V38llx9cb<M(-Db+rYl{N~p~|e4pc=5JxsIBa{Sy{A3j%%mViLJJ
zRf1Hd!ng}k-*xhSfXQGuEYrj0R@<3u11M+W26Lg-rFyvz284|X1GMscxT;f=sV$!+
z2Jkm(JNKY!6E0x=y0e}BctQE{feDOG)d>g6gn(gNJ7BJ)95J0*Vw3eo*vOEh1-{o$
z3}cvUkpH~4c?^a3u!5;L{aLMpUxWxA^_%D}R7g(&jd|@N9x4zOw9%Q!-+tUF7@ouA
z(o6h4-LZ+LBeomF_1CzcSMeXlM+>@vbA-Ypx?*WOR9SfyB1J=g)WrbHKjq;n<$`Fx
zO>^D47aHkXY)W3ymR<?lx!sZD`E`xHK-9))|H@#dOW4=w_W~x6sV&f`$by?kgv4x1
z?@rsH_CQ+SF!iCIk?Yn!At=ffy3CBuk7@r0YwrLh$<nP2PrIjW8`HLJP20AuYIo1H
zZQItgZQHiZY5VJQ&a3bJ?z-!~_y1Sbs$7v(neo)#Peev!<g+&vhrMm4pI73sLj;h6
z#6oEZ(-i2KDhjiga%2i&v_S!Q{efHRRU7cMzKK@zEh9!uOb)fks6}A!)|r|q!0BiZ
z&sHF?L(FVh4u*pOu5DGj%82e@hXHMfRERNj(OwiR=u``unC*uhA?6>DaKbDtPMJP?
z@P?oVrM;Ii$mb*V#~L^<Exj7RF8rGorW=)QhKQ?j7&khec!LF=@w~l`O_keds7jaP
zL<GkC0SX#ivFqg^hhnz1V*Vwt5$sM^%P(mw)DmJs>~@A?Ey~+a{Z`nr1xG$Wv!FWA
zGLtX^majqZ7~k>yRC{XZ;1U6Iah1FhazifFLQ0&Zb6mjkXJ^WFd!v#x_j&718a_&H
zM6gC5lF6zVJB@Nl0bJNB$l+N7!gRKNV)oT4lN2is`zv2-vp%O0?nQcDg;8#B5P4)T
zMZ<;zzKs9?Qs|5E+1&x{Q95Z449dJB3x>}4tS^px8`v~43`U&*=Tw|}Dl7hQM@HBu
z6mSPcjFvRaFa4Izt7yO5{m?;t4=u4d+zQ{YSa7)k?&!!Fi6l8&plH^x=*3ahE%r;=
zgzq--QYwHpbWQXNqu;^BhttJtJ*mFHB|Z%BBq3h7Rw*^<+>NlW=A8@fDl78#q0+xn
zUb9c2)>x13ft`8CmGEd)G4x+h`x>ebyW;FFF~#8q>7trG1H}dezjdR=iouUD<oFTy
zwuWiG3j+#@5XbRS`h-kEBP;isz9^|goN(Id4l5TcnHlbWsbiA#6E+AKVRhb_Hkf5$
zQ1px+*k45>{1TMPCO<g{p&b(oF+d|by&h<hbEEw1{18!Lv9y`O#w7BvU?(T$t`R&|
zDGs#_Pi!4tc`gp6=Ple3*+z%<`o%<_ex7h@iXAtI0oa`S!>L4)vYdz)jjAvv78GS~
z#4&7Xe>mHny>rQ24!g^Cx7FE?N0XIGEzeU$9;)Rgz15dT9^caYO;JvP4g9zi@LG-q
zV#hWNWmnXgkJL0wPZ|nC0boQOy{x{}4+KB>w%E?lplVdXLz`|6#LRKPfuAs)7ws_i
zkjUkOO9XA_h?amNCK{+bYzTH#L+<0}(Yig9G~o+M{F9IpS9~JT5S+n@k2Sa7yrb$K
z;1wV9Wi?wkafEG&Q9GAWJzm4-{6@T&foCT0m=`R~`1@B)h=Kyx9_)H;9IG^DY47aa
z#wIN`9NXDP_X=*vqG(hJDU;u58Pe=BHRcrhjfKOsdeo&(ZOES2$qfmmhS&{xo{UjM
z9S~OK8#&buL2U_+v_9A`RjKA({aMIVb#F8_VfA^d?+f?r^Kp!ADD}E`gw?E&ri`;q
z(@yFhY4sLu{di3HN7VzoN``vf){W--F<ec4=+Ibx)}N!J<!<84{1FJ&>+gPBq9+e7
zl5?j9@`Cfp0i+>*D!X^JZ33lLwBH`Sj<e#&q<)4019qj%OH;8Kq9~lvGG)7X;Gv@t
zBhuV6Pvp_vkIO0j4cv!;Bbo@7CS-qXRnN3q64kJg)J>xuLOiAhZLVae#~DYbS)o{n
z^{rp*QH~A7yMaDhV1Ry*MjI~ms|LURU4bauzyYZBHV*BxG^v}FaYl>SX>qS7jIc3<
zBuLh36z%nBi^Pt}WG1}qfR0!$-5z_S@5+*m$uaA%KEo7tDLIT3GhVsb5iHKa!)w@t
z(6zaR=G6SqY)AS`=8L<o*D9TW`jx?OvNIe}a7+~S#43guX>3gm!CyCc4HG^;`~V&|
zZdW2U_GjM;<*%Qsd@hhGmumOxVw1~?M}X!B_4gIN=V3F7V?!`v6x>z+?DK~h3uQzx
zrybE#!XpnC>Nn@yR*vq@-x@8(EW6KiD-lfKkP4nZaZE`gzk*6=v2ymij@|ZCpj96X
znuP(4?r5G(*oe@fvTKGY!j#72zL{-MLJC~?J>C@;UWbQ?!vp8B=K;oKr$E&pZ!Edx
zw{h|P2rTqzQMO@Hdm6lu@D!)$Kv)v70Wh8j@ymMfhj%gt*L{d8k0n;GjdtADHa5%n
zs8Y#QaKkU?Ing4Sn<4Y-6~mrK8;;TppnlHbmR#rNaL*p((KOx-`UspF1q_#%Lr(uf
zKg*?eJd$VR-US9m{Hv!gjIfG=^e;@I-zio&VPODdfk}IJ^C6}DFnAe*s(?M3`)tgd
zO9sKJhgr2_(<!dCU@G@&aw#FDp8fvMk(D$&eBVQnIH_h};fY(TflS9EqgG>CnF#U1
zleBE}$f9Wg_)zH*0mo1`d3v85_7g5gL4}6juJ$|o)x?~pz2vS}$caPYwYLPXfZh-C
zIjs5ST5+S6Ftzb}moS}Mfn;8VR#=|$Z}c;j&MoM**97=o#*V}lXt8Q1_s40VC$~tS
z%PZMVI3_PF7M!j_S$ZR1W@|X4l$;-1zy7wYtd5e?tSdA3ISS^A*s=vrbZtVv3ogu$
zlLiqybUuhf@)MOE1GQPw$@H4rW>$0nyyLqmff0}S88#t}xEv4)8G&PrK`MFqnVhxY
zQNC)yItinab<K`(KBrDKA$#8>p836YiO9$dxa4ALerLzR={@~Uk>#*A5xD8l(-eS}
z7L>coD|iS_y~#j?iE}gQ1Twpi<2O3ud^^J7w{N{S0A<^kF<9~pUP2@=qU=QJ9M93Q
zgvIIwVcAno<lS7#Sso&d51Y&KOLG~vIC^8So~Vwj5lY)MaK-LUUQGg(+o<1l5UE}v
z=YhMF{mio)<*mtllj^?BAe&Td0ltE&cZgl*_GloM>yeQcYu*vV{6jm<mF*SjA`Cz{
zdz@6l4u->>feBcCsxBB7L6qez-H{|gMKxPoEA0yRT7cIxioMWq1xR4aj?cI{=GE)X
zA>|c9T~aibA=D`~{Ma+zRKr$aX)D;%#$dsFURt)VP4d7$;kojT8I)siQ5GgV7@0rn
zJ<j*Yaq}*iJC2&%HFM$(F31JSM?0O4`KVi{$`e|5qTqNYCNyo7rd|`+cz2~8NKk~D
zBwSa)1$L+`9|b?a=bk^xqzq^sO`P>H>JBeOn5wL+WK0LYT2|qP)0(UA1aM3#np%pi
z?VwhLtnhvl>Ap6O|K2^3k)xejGhrz7sGG6q@!E%$AGt3>Pk^IY>hbHwGrZ?P%y5vB
zQHE$VmqRYf?u%q1W$(#IuuoN`BPIXUlxPH~owVYhm3mXH4F+?S0u%y7rFVmEOaU1=
z1x9>i=qnZb9d*5YfIF%%hkn{<;}+K(Vo6{@{vauAZ`6_8qmpUC^@z0Dy}}U~ipR*b
z%xBv=lQf<_pROW3ITPUI_<a=e8Cm@BYZ<?S-i#6rX`@ofdr6Dic)5Dw99qq!FdcYC
zPoCbW@PjUT$Zc%%N8sosYkNJ@p`cxo=&heJ&}4A+^=*1+A2RJT`ILj4YXNCH@iH@T
z9&r>d(jhQhjm;j2CHQ`^CLf;3$rbFXbf)_0N|cy;-4hTO)gb8nDb^Ks#Or}pq13Qs
zg|aGzPti74t>JH^Ff0ih51hu?s}QVaLa1Hs+Eh**u0=h0J9?*BtF46DW>d)5lZvr*
z`WI@v9tX*gBp}=cwkZKhKvoUj9BmSV*KNB}ym>NC^E9PlBH%2lV#oPnz^|Z~>T`0L
zvj!sUg%cv=|B66%p{;Hj_A6Zt8ysGt^?G!*1*<Y%_s3$S{Fjc@K|M6}%lzRlzb}&0
zVWow$*3O;B4O@n)>||hQCck@TPos}$Bcwl%5V2YFCtQMRY&VxNna$PV^1%){u&@eB
z9ZPM4jj#Za!o*7|^%_4@Se2Z$3tFJTJn}YP-RTt~#VM{Qlsb;`I-CPP7$Y3uf`XnL
z^BE?V;<v6;q1qb*u`o7c5Y=FycK2|-RJsbg#T>!f7J5KE{-!-9a16>+?kJ|@GT?<s
z12%?A=_cx#E0B*9588<-g&AA?O`liZHupp!WRYK<%b{Fk%YuHcqU<hu=mu^uJM_$3
ziGzm|2)wHz3PSOKkFAe)25i~(3YljIFJ-*PT5%#|RLZ~Nr`jTE9pMz9Bo-EQpD9j_
z&80W*+BN)joEl5yblvrB;}OSYv~;qNiS({hAT}NCw$=^K{kw{9r5VQcp(-6PbYh*1
z2A*sE95h$)9DJ$Q88xN&<*peB&fpbo?-#ak2mD@<wrCqP@(=x&K2$m>*O~!NW3I7Q
z)XWnXQD1slgSqX<+tOujA;Nxr=3?#yg_uCOQXF=}`7MI{zFFfzGmvDnfiG@;(?wg2
zCqv=)!y`Bm6T!$$dU+cdp46FVGx9~2xympBK}N6M%-UK5PXYE~Q4|NM@!hgxk8*Ey
zA=M0ifC;)x|L!AVJ8>P^nL{}u+0pdeIPS~NK@L!*c<vCyEMX={$b)f_0EYhRO(0QT
zJwr6Iv);?TK*;a}_QtjL?_%Iss^Ib@ZRYd(Xsj{G7bs-RaQv=eCU|*_QlVLr2|uEJ
z*Dy+Q&#6-|PK@jba71jXU|gqBl~u{vP4d5&{7z>r4U94l*4%KTS0Q6irM6i<VYUmO
zg#^$HTd9WQzgd}c;TaK0<F#&}Abk^jK?~b(e%>-gW@5|zZ5MV}gDQXAf}bO&dga83
z$-mu<T6<*u%cZ}!MqCd=K*)|n8~3_ud0$BsvysXbXo&cNLDx-->lium)+gVYtm){M
z_k=#irfiL^q*wEWJ-0*Zp`^wnSyt>j6dP+bPL)W}gM1Ni8l4%{Ew?9^vy79R=y;a|
zI0zA;;NWrF@$U&`<CO2lr1~C1AQrTxrbdl0kAe2m(6+8({q1`IyNSEqsQN+lBk3X+
zTFS81>)wt)_Jsjxp_uUr#W;}d-k3-%wQSn9?2CrQm*P=UTPHPGr+|_|8vJ0YR|(3E
zSfBO|{O&4<+rrtGU`y`3#c|+Uy_4O?$&(1Gk^P<ZI3g2=EwBD$`NO~{z3Nq&%e=_<
zVGexr-bfp+s+v0G4f)eLqu3Ztn%&n;Z#L}>ijp>b1^=c3nwvhcJ2Y7H6gZ1JF-8Mp
zw@*@|dGVt4_~|qa<~5|=Q#)OJx8Pi<#m)1@hB$1v!+QJTcn>6urh}Q_PNJ}H>g3EC
zlAcUBSf`VRA0Vz16;)aiIMBt_rE`w4RNjK9Whh1E{Ajo2dn0yRI6AoIo9yPTWLak;
zuwy^dyr)<3OeOrgP}Rfb)06H=ZNlH2(#3}7%~x=Um3yGe@SJkfa_bGM87hl$s8@4G
zU&PC(UlQO3K5&^>b88ae@|C@mIPs3jsiQREbb3lBUxH`H+2Mb~_o3<t<h!3`%3rHx
zJJ>-P7%=jC_^dm-AC|JNxA*&*@1kyzOSEaSqE;^i_*Uz;`K?kCYF-tNa;YY`yvZ|+
za+&AZHADqXV4fo?4J^jyyez!>ZmsfO=0zk#iyco(VD<KHsp73AsKtJV#amB+l;sI0
ze*}51nSC)c#A&OPi_i{(LfxYHjC5KJG0=lc&6l^HUReU`yt?ZZk7~xBa9A6!uc{^b
zErm29!9^7JQbN?mUKk$htYMU^AReNU7DvMH<Tv?}75QvZ<YzWHO6Zjg5ZBdRKk#z0
zKngtP26;q^5&kMPE8p4d)Xy8@yBNy~4Z;LMc`;!Uc|fonpDUxU<SL2!3^K=R8_N5^
z$BMZSY7aHU_c0KzA<0O1PMuk5RlfU+nBFxRPQRJGKvh}>Ft!lu1R;d%wIk<MM7cE!
zXcNwzrRPPQKo!+LbkBh6B8L=R0WjAVl(!d+;`rj-O%SUL^)i}sd0w&l8Vq<Idu$+r
zo(#@<c!j*>dP6YWept!}htOa;<K}>u3xPrRYj#N=31cgx!dbn=l%KpkQdv^_OGSpw
z!|oXE<U%!(3tTw`pKiw82=<xOG%kNz4`YNBYrf%-3}|$QLQkz7ZaF4Cv7LB9_24a!
zc5~1jUf$Jm<hnPClGxwNdt&A4U0!4@Z<dYL-}WLxUwiLhYJf*17)<ZO8Pn|4oR~5m
z{*@#IZwa`+k~4$hqup+lsL8d_+gPMfh%cH=Q@bDnNPaWj2%uay%A_uJrb=A)s7u~<
z2C0o+gOp0umf>y5h&TjExfy=qtR3u6<7+!BI2N=s@^7p@3az|GZo|17E;OdiZKEK3
z4(>R+okq>7bymBkT4UPvt-%Kz(DQ<BCqq~Fi&wZm3JV`cXRz7QTT?I@t0E~jgahgD
z9O>-L$|(cWO}k08!hc-U`?&s$|D8QwuVPG0JIae!JE8BH2ns##N4F}48EyX7rW+An
zZW(&6H}p+f1`?o6jIiDiW&21^9wpJcHN-sf)xRs<zy`>ph||fU)SKvgnBs3a`CTbP
zjJBytEnj|xz#f;^1L)maU~OfS(hG!D&MeWoQO~K`Y{7WiwHL!%;&26y$TO#Ts2-RQ
zm{#6KgtM|oa*t^EOYRFL{^%4eeAm|WvJ?RjZPVu`@0MIcfmz*MQ&x-v`axsY#VYYY
zeg|xtB)6ymI|%TsGrI6b?{9IW=}fcOvgG=VhoJX`{OR;$?qZpT?#V@!WhT!nDvNL&
z&3a_kjHB<ss)>xhI5=#xB8M{<Ia>F3AQEg%n_%u1?|3$84t8q{21c#gK&4NE91L+^
zs~kt^NEWlp4|B4iOzZ}fU^t+mvJ#%8d86(HtVA#?m!y7zr^Z=NsjNeOtiP=4J~<<0
z!g|FO9cXHCX|`YFNlM8wALU|K($VQP4fxpHJAbryqZ6wsT5F+zBn1Z4Z%H@8uS9rF
zjB#G-QH3YQdBMI~5P(A8;3}>=cZDrvd8cQmN2dqz6><t7MP}b<ls@&@_QK3QPgCS>
z!lxaLZ(T0*dY7e8_gT|(^DmrSEk3R$@o=O0Zr;XJm*;ntPaS;D{2ezd49a4v$yaDe
z`yWrBIw?)eUV0LuM21B%QcF`AsFtJRH*$qBi3kT{sMENpnyr9t=~YK|^rg(=)}<vj
zB@K7`esOXL(pY~jj41*`vgAG#{VlKLMdalS|5AUgyo})%tBGoIxi+K$Bjp)EEQ;pH
zTvLPr;F2+Q-JcW!8(=W%6etLcAwG#0XY~aDj~>hI<=%`*!eC)R4_BxkeV<m?gOfyw
z3CxZ%S-7TQknuKQKk8LqF(fl#9xcJzrpW7+?=}mQS%!>yZP8IMqInomy4un+IbrN0
zxo)+ftVyO~a&Hxs*I0?2tfF@Ew4v6U8MpwV8`q#7c{p~HTJD&DxfyGLQ?)~Cck-%j
zyjeAS7B}90xX-Qm<&M+bgiy@rQ0siQ{2Rj$p?#tLTGI4+$^zcFmCmp!ZjpETp^Si>
zGpbsZI7+-En)}VMJR^@W(g*(*dDU4(k?@5cOiu|)!EsQDRoT<X8hgE)l2!W@#DsDs
z>xO$FLLcct`iDO_W0Z{%SIN>z)BCj^PN+z9Z<!^tw`Qo>mW<6Fwt+1}<lCeD7|m~9
zzp27ma66!RMp+)*(_MBjQO0T`BaoXg-yh+#>gZxwv4+VPkkBVE_cNrfTeb=NC%LUZ
zBxrhf%@4b~DyY)J1cKc>zoP2AEIC(gm15hc`cOEmru&5=rhHkx-gTvCx>I1-mm1$Z
zK-7GRS;0ny=K02LV}7I>JqjkoLvl}<;rP`>3WTYxS=Nn>sw>Kr^BUrHnPxS;rqN4n
z+B;yoZwL7*{5J-VWZ9g(z*h1+5sRXFsOig;uBo;b7zxX_5qr_Zk!v&$W*4y&?G-VJ
z1pC=h>(TknT=XzT(RE!*d)+@5tlk!gDS^xP%AU!kO?RaZb~l1&Hbj**sJ|Kdi|@XZ
z%Y%KDkY^Ca7{w%>JC1Jb;dg;V%=#sSUd1nfH>^SxZ+aRIQfTDkT)L@-VX%t2<s3i>
z%TGCYVI!ao#gL+F;aVh`#iX3yNAm29hgVJ<n<BgMtjwiNhnpP3eES@zLye_~QC~}2
z=tpX{vU#IVjK?BR{#_3>0&(%{11$xip>KuJ@8n&-Hd#vlM?&?&w8ZQvx|W#7t}i+m
zvx3kg$rCEc;oYaZJ4n{Dd#Y*)>qxNvg_P>aG)qe1k@o4~JQL3)U|!dgAVevlM^>-C
z<oj*pv;K&KuHhCD?bjU%F&5Mcs`2U!3<sJ<>-iW}_cSGG*Q3(ay!8xy)%yNjNAHMZ
zU+GU^%7;>}pqK*L2E!k7Yps(|-7AFE2x0`P_Q(TwoxvS?x-mjK7fN$s<W}vB-Q}|Z
z%4h?q0<{WiUenz1ZWdD06!IJNQU=n@_nw4SoTW1fgJd=weAoaE7F33EFfWGSBz@%y
z26Ix;){Dkhd(|%tk~Yl!5eGv`Xd>l83kEY{l`ixrAWh-?qcNmp4h2iKI|POC#vH4~
zbR04jIAux4ic1P$Iwq0o#Np(I;=JPqsliIHEE;UGK4HbM^tp7#S8z@#z{AaHj>Kvi
z1;(Oy_>Kj_vH+O2`~0jYDdM;wj*wDs=ITRam5o^lsr%u+UnOEcmbkR|ln394)i|qx
zvDpv=gdmLL7#m>7g=XBaV$4vtolTUbb1?+<8Rp|5;pz6Kz)3T61Z2uNmy&ld)Y_v`
zxaB!yV-Bg5VQPuFEA-jp7xa6R$p`s=au>EvD2P_myTYVwrWPXRde)#6;%A{JXWI}~
zFR9Tm7tzJ51<XYm1Uf$1F7JW0YGY1>ZQuS9gg%a89}<(R5G=f#%cfeR0;C{#IVXO|
z^RJkhWqYy14LOt;#y`#8aJ}w4Cru~Qp(P&+giT>Ej+^rKald{(xc&Q|4{qxm<aRc0
zuD5=qZiK!Eo9>iY2()<>>9)U398>A?w7+c}r`htoixW3KAxHMXA~-W=ww(3L*}fmo
zE@u6>zAY=t;(dD^XWQ_+zR2mN5@NCrd5CEgTKst>`~D#IQxR=K8~))SOx8BDBl6?N
z%dr^#$LHg2%`XOlqgijYosTm=Usm|ukIr^`sfatwZ9A^2H-G(>JTYcjvGqF4>rAog
z`#t_lhTM}@&C464w2+&Zx33Fx$Mx~l_`dOkjsG&gms}3vd9#YI3+xJ-lhTGs^ZL&A
ze#Z8(6IZb|?uzfV?>Zt`<U80!H}Jf2`SYf;uJidwa&YC~SNP*Wm~BV+XWZh0#jC^1
z&L^bz53tvV#m(0NvefM+f*sB|)8vcm(+_w{R=AG;N(J)waNG=xOrPlr|Dgi;XFP6h
zZYa9HWD){@#E*ueQ*<%_xY-#)(Mg%xSVGY$7#jjU(?>G1(9^Q9L9w&Z($llDb3ie3
z(9<$8Ff&7OaQtnLHq>WaNCzWhhtFTr|M~jdBLMX;=QjkH+uD3q07a*)Ao14+xfuXp
z=g3J%XJ8JXwQ{3l5@2vLVUVYQ`qZ0zzW?Rm{|+1r2OBL510%yf;juC?)3UO&{r>{*
zpXeBs+-#*C9sWaftc(nwrekD*Vq^K6saRP)&B)Hq!un6Z|9k8GD?EUpu*pB*Y5&vR
zf2daeAv5{cNb8?!nNJjds$4`r_cKHNUGwrs>E9B7Lj5VNQTW3zbaMItfU$$k9}fDX
zs3vP*@dr=-Rupjsh$#Z}0mgqi@K3Q1{ihD;uX_G0GC=(;csSjkMHVQAzYA;r3uVwh
zbVGmE>|krCX#58y>Ewh(Ke=n{`bk;|YkgB=!M|;V{<f8X(*6V8-$?%t<<mb&^~az5
z7sCJ14Cp^utnX<2*EiD2pVwA(DlsQ3b89F%5gS8WBXb+m&$AmD+W^b~ZZzUhbi&4t
zhMzU)+W`JJ#_<yuBf}rz-W5J8r&F?3wlV)a%J_5VUxC~I1<(I0RQey{k#@2K=+g+=
zS{eNZpcwzk-THrnV*CTcpC0|Yk^Yc8{hcX)bqoJPPy$v4#tr~QeH%v_1!GeuD}9Im
z1l(U7{5Np_2<!hhaLj-2wf<ud{$(*~V<U5?|HP3@e^K`ThQ-A2Z#HB8f1~^VPi^L4
zu5Tr+^dA_C=`Tszzajdo?fjEke>Um=uU`BQ`Ni~Kk)G+_N&jc6hW{P1KWz0U>Hi~x
zG5=SzXa0BE|CQPJe}(HWYW?SwXa27!|0l!$wLSjTZTuaW=zpgWWciD%pDg%CHim$t
zRSOa}guu%~iUY=GwKYyjJs5qVE_4nAGWhJuSXPj0SBy!W$8+MhPM5f2|B!B*pGqY%
z+LR@iyu3d?T)DOGT{_cs_e!+y-|XfbJ-nVg6B~3_i+b%%&vf7&+{j)N4&7JQBl=}+
ze<j_&x}MRszP!Ax{}Ot1=jc4|e3H>!xIe$RIIL~B*?u(t7{A2N0_XGM&3Lz(Ja=8D
zYYhr&Z{US_Q<LSJKWymit$~l?+zT3A4XQq{jo93fv9|3F>>dhhSX4}Kt{jxLcIgby
z3VM5k-#ye{jBJUa)2esgk$e38t2uEE+vx`eRuny+a^N!6-Ia*$d$DP;>B&=&#D?FP
zU?_<sW&Rf^XbJv=Q=~=Z6{)&qa!rcU!2Gz>oN|E$9BXGnfkJ3wyr*J@Y$)l7sk6G=
zbIHn~bKQhv6%*qYWwQrQ?Uc3>si-PWztni~AF(VYuo~#P0z}!d0xi)dRtua%W56jQ
zUaEf28k!W6pXn1qPW!xTVu^~!*chZHo+}$%qtWDGv*FTI^k%UwSk2s(08YilcbJUm
z<Yn;%X)JXelOnr7Su(H6u%k|2t*;<WL>a!)FhPC|gbCs$NbaiQ>5U9bg&H>lDV|id
zWg3lFD_lb*F;>v8zKON{CJ!7-4kTgZk<o{NwWuBsiN8E8=JSEG)tTMA7=F+&KlM`x
zjm599Q390?fR)xq4OLqlp|tsxuCUydq26(Q#Hn0SKVtzEa}LMmp!GzH8E+_W;dH<y
z4M5t{f3hV=QxeyfMk3jHEa#O4$3d*ZaGKCtXI~6tA0py~x@v=J#Z^XSLAV^}-=_z<
zEGe*C=AgabA``oMzDCWNqpoq1CPSYlo+gyvLNL?N6Lb&|FOf+?BD}(5<hUaJokVs7
z7ezGYB13>|$X5nqPvD5w)cwow8pH$^2o~L)XyC*SZa75U_?pMZ&=l<=CLE6|Ga4QZ
z>j(jSD71ul@Bq7L9JyosSBkj!RMb>BCIM;_Uq>kTh91Ac4)icDKFDe{9Jt6lDfSU9
zVOY{f7bGOB0WE$)Z_o`PpNFL;n@^<DJ|-GlbmXt3as1=!<+e4&wl#q(ABvks$9c05
zaONS<29o8@M)k;WI3by-g6cUiT<Qii1kMshNhBs1Df$D#vB4pGjBp+j(8fSDMijf)
zQl5S(8_4aZDqPho9K<ImFd-_y6-pN0EL292jH!4?+`G<V0UplH)J)OW*^>@l8Oz}o
zNeQC%Xf0#o@uh13c{}Pz2(7*G2y-U9AdNyS#=Q_?c6;#cP?F`fi4r?mw2R@k<+vZG
z2xPTJYZY4kxDt#P;(iEH`t+zSBosH1fL^bDD=c_s`QgPupY?@0gZS@=&x1fD+}>*z
z670A*VvTkHF5_9qG*NpoB#OB?xKa%F6&MK#twC@b>Z+Qq2vS9m@d4?aH5Ax~N`Yc2
z_+pV-vzdu+)>bo-#GVK&%QX=+tM=ia&-3h{SDvaJ!UiVLVyJ8|gH?ddQM|YlKTocB
zgnd2aXmgrARqf=kZ4(igZ%QjlZVV8G4o|I05wN$cM?I==jB^btsYFv;k4p7bAvxnQ
zvhf)+)G6+5!+2orJD{iWs>+uU<Uf(u!=KK_n##|N)8uIO>Z6|aR%a9!zd|r4ZPTP6
zcL^qUDX)t)D{#=>;e-K##Q^4=_Q-$mZ%r3n+xHxa2OBx!neoVd5WfuBAZ{lsFe&(^
z>xH5=481r!Kb4XNxEZ}UeaQ9X%^EBs;+4IQVDE&3AH2VVzQ1)yExUR_pB{Wp`Y&cx
zpEHerj*|ZSPWc~$g@1I)YwZx8IP>*<yblu%DH+ST>lqEwGZrqS=ikd}D9a2gjG7;4
zH4~`@SO>u9*9ZLJ0{#7E2)>dMy3L^ru0Tg;^3g<#5%3ENLQ&*%BN2dBEp$2_PLw+<
zTM3OxZfs^nsbY<v@oZjl9A<jh;DR&2^fDYWQSUB$4s48Mq)j}cyzZj~3b2q}EVn3n
zJf=<dUTzv;pxN>~ogsHFU-^&FCtfm+8IoDA)?E8%Q81Y>j=`sGah<Pj!AH*W_IBT~
zHdQWv3a-_E?O(nlYv~SewMWLe*lslK54_1To^{pR(VVThE@aAP?AS3a(ES9@{I%wI
zlE|}DulqsQ1nxFw7>@n1bEQwct80M2YXAz)@FQ>#Hr(IC9zQekCB>@=WU{-~j%{Ka
zW+ODH8dnTnH?&fSjsfvNFtHaKlP)ueZqS8ZQjY8yzA&mp&&Y(Y1K|VSkmq${n=kie
z+V2qsKv;_jan)Q5e<}9%D1Wfu`@qQ20KM4@(97gVJMSvWp)uooKi*ys;`8P6c(if`
znH|5+;ez{_D8F1V=4AzYDssA9ACzSPk$g7>na1~u%G!&=>G`oOwrqYT<xF^^*%0%@
za085OV5ttVI@~t!8hWn(BRK2Jn{Jnt;jESa6Q<_yYr0#ywZ4u4l^Wj-=Z%*$>&@m^
zRx;VL#lh(r!42C1Vxe~f(@*_(K7eLNQ7hHr^7KZcwY9m;2s3NG;+<3duyETq6>VkA
z2!9~~X=Njdtp{aS9-Aa`cDD)rMs*r$Q7QM08J|FasGIsnw8vJ^TApqU{$9)Dpu4P>
zP)pR>X`ajTQJmMo=UWJ#em3a6)-MGyq%sg16n%CK8V0@n08H~aIe^=QiMD(%a=odl
zyB~1Fz@;^|9S#kl)i(xRsRSnrwG{zPrbRL~1KL!~co}TRptoV)Ez;_?9T=9br{%hp
zJKJ{EBeFrA4NR*se)$Lqj2xNeIoO8m9rkqKLeg{;f`!hgl|Oz-ZZ~cFsU;pX7zhx(
zNZ#|^i*!Tu4Wq5~rq`-VK}Q6hqbB(Nn0!(}vNQ%<x|O@oRvZ|15pR!3Tu=}ZhD9_-
z%?XE2QF{a`pX){@fnuvO7dw-Pjqc>{>n1NNmxfM}>l){r`dP7=cUZaGv|1<)Qy?r6
zn2C)E`@QfhjxYlk@(^@5m_D|kbDxGhWq-cHxO4}lEvoN_?2dIF+fJHT?W2Sz#2f6+
zh|0GR%WG_@=#T?18+?Tr(%@*)L*oL1ouvsS%D9~U>{5&6O^taXN&UUX)iYN06SGUR
zOOa(GU>+@3LVv+xna|Y13meEi?6>ngra?WAu*!~{AVqwwE@EIREYxS6dyS^~%CNvx
zjzo$<I>5v7-%?c98Eb?Q4F-7~cvW`g<U1k>z#&_vF@Sw@Q2J$ncf<seJnqM$TF#yQ
zanes0a-60iy9psjQYJ4}wgupV;)2pDz0hBO=w{?1P&YC)R!Ls3W`j}CA%InJB*v*M
zg}6pn#=%R8;C(pUnsyVw1#oZhi&P0Fz9z(CMeH;xOQXzZjbDtajH2@XbXaI>?i>SE
z*2dE)8CB%ZjI*~VCwrzAvB!*Fv`ECGN($G_ENtS5u{%8qBdAqD(xye%P+wnYwR6;v
zhaBxnY*sf|hEDnDD>{CL-OErapf1WGme0+X((v3~$qsB7rA;CTWDgUugUTg7at0Hc
zD}TqQJ~@*P0k*BJE}vqww7cG|4=uH<ozN@VU$^<Hj<O?9eMn`fhJt^EbnS1K)~J;c
zn?9r}$v9n5_%&DKaXoe$b{1mcmu_%R;I~F1iHA+{yaR1vG*XMEiM>os>1H(L@DAli
zhU<;GJ(LCOXWz70p24@f_9A~kDL1~^Myp=+mfe+1tM(GTgM>#rwIbI>FRd{HeZq}z
z+7-$7`<!7jg=LYPN7Xz&7PH?5<zzc(d5CD1sYeR&o?c=ej;4|>BzcHlI>Ee^nvBJo
zGgmTC!HIL{OQL;t0jFJ|Mb8;B6PTrPC_fWMeSE*s)f2~5D2m8eP8NAkof@^XT8Z88
z7hU?w_|5%@n;Vp<$GS?gxPu75N2(|U_GPcR=bfS)Z0>Bl*^@))EE|={npw0wJj-Wv
z2t&)<Ow8tNN8q{2sg6)(`Miluu;@&7D&5eSC;J1EwfwZq_R{Lu?ARigbuF;rm=pGd
z^N#R4Ozs(?lLnfh<X!XeO#-AcZ;gvoT8@*~?76sdjMr1Hw!L;za`RW7d`D;oj&BL@
zY)?BwF=75{MilR{wR5I1#ivONNm8Owb#tkt(+xu{C*o|=sFN+Y&aJ&~O?@2P8)hzj
zr(kl>9g^=O&7IU7IJ~mPx<ltlBxqd0cZ5`BLo6&TY=xSdGfa6vC69~u_XkRbiq;Lr
z?)96pR!-5w+aG;DO-qB(dehO>UlBMHD5nb4*MZt6C10xo25O9mQV3GRmC2CZJqeHC
zEpjSjYU%I*>NF~0igtJD9xI{W8`E4Mef@g*Fugi>w3N4@SHLn|G^m}&4;@>DnnVuu
zcGw?Ww;%(#RIJ&}3rB5?)iYi0Y&7|P!H8+*Ls1sZ4|BPd&7*ni(Sh50AP)ALfpI0(
z`+3!K+aZ$1-}o4EsBlVMlG2NhPn8u#7L^8&jJx*&i*Ep_=labG(kxN1TfqgDc?<e_
z|Fm}Gz#)M`%Pd!A3Cal4po9|W!FAecje>ZP%ikYEzL#}b_U1YSz+PxKw)=Z*he)yS
zY`v*uf?zL|^G<9#fXQpdym%c=o<UmrVHNE4L-k-Cmgm;hlt)nPe@|14hM}dBB=^Rq
z*q+w)&#}!eBg7H?8Av|K)%E)X)@EXRi@TB3Jkk!|gg^5EWHfB+k>oeM;SjQ~s$j4`
zrGvJ{{64O5>ve_eZPsEf&X`W!j&FMLsk)s@dh>x)|1tCJYgkVfvPGYPi)Pngx=Px-
zVdGcdaBkY5_3i8qorq5GYxb|01_675>7k`@B(9{CJ&CcP(os5vanf+bc^R&{Xp5*n
zqQ9DN%MEg@%IZ>Ul&e5rq8y&FAJ;`6?YN@W2O<6-E-nz;91ZmC;OF7r&nWMYi6-3q
zYKQ~iWJxdx+okcYNYsm4hy0zUM$?^mD^l14E^ldJXRQusx@u&VUg%lhX*e6%2fjt8
z!J)giNv|!`*kY&kZi`;9_`ZA8I<B!aAW{xY$DZQ=4mLrhlG}@PIY<01PzXNB$J*W>
zS;_{?8J77ZomUvx)4cCzX%d>vlIYS>IIdeoe?ZdpL%Oce95(M48+qxhGMIe)p~S62
ztB5JeDg}LSZpv<Oc?E9!RZ(DeY2as4+eru`G-w91#q^FR!XtpA&ms|LP0MsA8w7D1
zLLJ9;R=){+s7xb9cjT8zMWcrtw=>QmoU&xOjl5RQL&0WxlEJ#v2$nd}3g9@>S`+KM
zi}?+3gys9`q%@$I6>l!({0Lqedz?whPund=uSagefn$F_)F><O<8%P`p-sRwXZRUB
zqHqCY?0|x(`Uu+Rrdl+5g2L?AZ*;}@^Ho>m(XsiUQ~)(%)_)WbB=?u>d<WtrgoF5@
zDSvV)^S#E8z?;3yQ)7n%3+2l=t{F!MVkeXt0aSdBfTEv-45(1N?*kg#LRl%&SgxWl
zPfIJ*qL8)&6c#7uR5$)rS*X^Fg@S@v-=W(RSPB8*)R*zWsk}$<D;(SiI4}YrtT1jk
z=@dL9&QwNgL}pV|-dv7uO3D_wsyG>{E)Hnltn#^>)2}#OLGJ^OGaQVM(KdMMrBALA
z)Yv1_)^`xjxO;3Zo!+f#Rg$6{e4_ya%N7oFm_h+-O<rTNz)gwIA?(jq?NIHMw-C}G
zVjRn-^f)51mNJqvo_D-T^z=#xRH2{K05o)Y96lT{>HVhA90eR~q}a$^gF>Va^dE7@
z-tTn^sG{Ft9asn?A+D3iHBW_TaHM|^JkLfit_;+Sqfo9C2dFsJ=AN3}HAy(OU84O^
z4#^b{Z_?r}diP(FvgWW{>@Y5kTRgDhda4U1;K%t%OFWtyxat3W;N>#$3{JY@MbQtf
z^r~M(*-827HJ9lY3X|Z9tONJqMG8%IyD{0OhX{_^BBl&ez2$2dCF{A+d0Y*Kq{v_`
zIlTIA%9^4pdU6}4eMoM$SDs1&N`?8u!g&~IV!aw+AZ#V4J{9TBzKZgK(kmJvvg^<!
zhoHu*X^Pz3X~fDczh!+u+mEE;H(^JpSiW~qLjPn*Z&}cCMh<*}xci7h<QKBX^xJjv
z&>y5{NI=&<;b?Mm1IBN)5TIoV_0g|2rYpDPb#I<qdI~DpE|S(a{oa1i6vK-rO5$&V
zQ`rK5h833X{+n)Ha$iMxq|LHi%tt?QlO!R4mEn#X$G%`9s~&I+C%S%fA?m%qtjkl4
zb7S2lGcTMJj8dK9-S4AKV*PNXA_C3=K~+CW2?bzNkt22XzUfU1;a#X_n=sJo1Q@s_
z-1mZL%u<KfJ<fhe1f0W7q%C$^kvDPcF8HNO0gt7KCjM#=6XbWqs#U%(_nna)C_Ywn
zppi6R9#2HUEChHi?ChO`oAM?{Wqce*juJ%G<^7tzEY}lH9r(0R&+ieoOozhCB;Mbo
zZ|d?@q%K@i$)o&)(eP#c7Na_l_p6VPRsKK%x%8pBM;3(^2w$+s_u}j8<vaxtSlfMe
z7|BLuPXSWbq4C^|u!ihsY%EUpO$GRAFRLa|tl2lusrJn*oXR`obzPYAC80-zIlq=R
zG_h*>K*ls}v0uxIgGI!Ppv0nJZ_!*1Cz9qOz8H5g5r=SJqo)M45lk<*w~3=69Mf-!
zA{2v^U{3_GcH&FtCQ6ij+c2tsyHAc{IfO)`K0tI)zxV0ERzRcY6}TcB9g#Y{^cvj;
z^pNZO1Iy@<{FH@PNx{8Aub8%M^g}nD)Nv=$-&5+)qyzKC!Xpg_KKAa-8JdSat)oAL
ztV;JgEN2Zv@Awi<QdQ7dNJoolz07o`aimxu!>~MT0coJ>FqjvKgY|}3LM%Td0Y)en
zjik_Z`KuSi9n2+y7nxw<TV5xrXDm@Qt8(q~dZ?a@D-|VnS)0y@5nLJq%2r@e3-Otg
zV%QmT+u6^4qPXWJW6S#rtea|@L)jg}1U<y7>J1H%UH{?)P^Ke(Go#4w!-9-3^M$=v
z)r?_E6d!}szF}Ul__wS*ZZn;Br1IY5PY9(0>A9M{;*o7iABJyG>fZ-O+^yZS(AxL?
z=YUgbuGS6-1`2<EeF`FJ>`0Z5w?o*Zf7ZmDag!O~#T@IIgc9uBWh?QfmN3`SE)oYt
zJvNO-w8+|k_<b7vB{k9_z)#UkNX|D5E)gR`xJy}?H(k)KIyNp2+8j34#Vj>b(bcpZ
z!Hl4rDd0Ueme8xW5q;y@oAdlf-y=?T#c?bOU0VVqsAmWJZxUeehE0%$-fyhl;F!j0
zgN0ujP8h9#kkia%)N9bJIZfPEd|3<SC<GRUo~G%%xcQ#ZZ%w|dFxTf~=PUK&cez|%
z1G7&2%*D@i;D(S`>7VDtCs@-}+$K&G#_o!}l&LbRj{<;<P-D{5n5$s)#&RacK7%AG
zWiHZ`c#}RIZJsEpC&t;%m89lwY5t%PYFr?E!wEmzGqwCauF0Z6Krr8io&>C<_;X5(
zE$UZcdYe++j%-NbJ4CxOnb0p1ZM*r=Sn6Gmd)J|@;GfuLBipXD2*q5)c+n^vZr_ol
z#F?EYK57bod|3xOGW}UpT#~dStQew;kxEow1=iWio^z;@0pCaIi?)X%U&%;o5a>iG
z)ANno>#;GPGM8UDjUiU);Hui<7LJ*KP5{JL16p=^n?xd#m=!LD%)dka5v?u};Ykj^
z^m!DYJ730K)Yb<^AkpA4pI#(DXGVS=QR$kfv?VY1H<*EO@jwsA6Y?`N0T+IB`y)|*
z!BB`S8B2tY6c`PyP;_zkszk0Ko#@x#c2Heuok-O$?B2=5Ln@q*LnEk>jQ*rDXjy``
zx3XI%G8NIVoNnoOZ`BOoWeYi*ETvfOJsJ35Wd76-h7VaDw7A@Ko}?6DBqey`g?^5p
z+ZEmj5roXlk3SG2>*4zaMu!o;Pi4My<duT=z@{;qQM)?L21q70;ap9=xku#sLUiiy
za0RbyCT%7t1zkTg(UiYrD7r~F$3JEe4Q@(OTCn?L^X>;FZ%6aqb-mXX>q9^Ef$&nu
zMW_UgAC3HO8Q5_vV3Z3IhIR&*r}b}2O@KpX$ShI*mQ+F>K7uN)RERReIN6WzDb7um
z+83ztbmn@*CAq`JPuibbZyC{g((y`O_UgpsV)Yw<!*|SJ2amvX+QIEENnBJ3R=Xr2
z03$?)<323)#uKh=dFmUtnNhY!{{bV7EQ}a$zbuhJu=2uTHhH6O9+d=L50qIZ_*2GA
zqxqh|g|i)AYSa<+2^)p<-g>=X%h7aJ;6}{Ss6V*v1M9q^#oHf+*RDH3hzjQXjg$g{
z1e53^`F`Vd(fl$NXI^KKOo`N)ZC<C+&*BnV$>U?=5urBX>&`4et87g3dwzfzA=thF
z1t+1wSkRQYA|uzb0J7_6Jh}i_k_6cXYz}&c6S>to#f)?i&N^rf#%e3xv^s&8<2p5K
z7B9aWx7OZdlBcJ0-N$aAq9ec(VyDgN^V=+6jdk3pNv&Fjuj#D$3oF~5l;wgYlVLV@
zdoUvjAv7E6cSFP;dAZ7zh0bval?uqUF)Qn0vdzyk%L?dKL>6|x67l)#fgDu8^LY9Y
zaGrm0G#ZUHzG3~PORk|-CXJvil(t~4MQ<q+*&{p#Rvg09wL&OVGNS689*wUK8n1{m
zozKv1Bn6H>ok)#9F_=nD^mZ3n|3c6$lDxZaYO8}^g0oz=NOhH5&$WhLxjX^_=Kb`U
z-CpBYja~Pul^Ui_^}c_CCCUPL>7gqtd(Ey1JUo#6pew8%iMkRuoeyXj{#UDD&(~V^
z#)x#&owY`D5+vMZ*T9gQ*X?ug2{t(DtU=;PN6vG&Gu$K1Hgdi#QpE*ee<1t&nm4@2
zowcD?u&j_xkT8hfGCN5H2boBVC<{8vvz^j?LvRL<92pVUnUR_9L69~f>SDcT8!2rW
zOk;1KNvi2I#zLlA`<ABb={uVWO!ZoZ4AQjin!yk6okSHP7`zxay2RTRCc-3O)m=TU
z$Th!-G}rxdffhL40{h`CMme)Oy*kjG&K-oXxyWT5xY&&;(L)E9?)6OMJL40R=i$6q
z7uZmFyfu-&g=AXqVuF>%gqZ|~Bv)xFTJ0|eRB%W&jO1x}HQ;_AreIK0?G*7v8GOnZ
zi6zI%(J_3C5D9m{k%kGRjpOZUWI^#BJ}&iqE0uG_q1wtat*gda!O(pLi|IVWdYo3s
z4_glWGGGI|no&1PD!wOe<)!cod#BTiGx~rtHlX2<ZJx~3WHpUnf;$LtG36Y`L1TRB
zCT*YWB5gc|(99oqooAVJ*~+8yi*7xah`o%Yrfxk}8FK|UFovwLde_mYqmwZfwa^kL
zoW3SU52(P>j8`Z$q6>OJ_kxnKuBL3HBO->UuIi#7n}pF9)F55$TK!2Z9lO}C1!r{)
z8^Vgt4c`1u2q6c|jYddLPV&VR!J>n(#a|bzU_{iozyv>p{r5SgkZ?^DmdE>s^p-ZB
zh094}zAp&`aF04T(Hytw)nn2=j-1>TRen(=fLwL7cErZ6af=BECJx@=H<hg9#ffZj
zgUCIF;`QC|F5WGw&13k902Zy+jZ7TrlSuvTMmC(Sy2jP9ClF-H*k5gjx5`{Q-{HLQ
zMg*=D%0Dg2YRSq!jV<YZkKPDbhAXJ4Ffeli5C>xKEJr=)>`a%_ExNcRxDG!nCuZTu
zavb7hWPyH`Jn|`CAUQ2^G18R6KeM^e@yS4IJ@$88I8T9|x|NGNofr#kWSvBz_mv|K
zg~nRJYA$9&!Mo{EAKVLY7-ewPpTwJmHf3cKHZdx6!q8!F_gc}4$~y`OTe#4ekf*a6
zHEva?uV6}_gAPbJw&GM*$7N_oV1h_S$c*^tZb~6P&KY$^5z%2&FF10{CD2?EVoR#W
zG&FUt(VMm%`ze%!YrQ<5G<tW=>83%;cD~miad#IHmJ}=d8nsTg;kld0<I%9@dK1#B
zx%jJPuO|l<JCL@`Xx<$J$o=h+;7Dy1X0k$iHC=}7*LfLKP}%eEgd90if+f#WGPd*O
z+T*xJ8*tFk$|k^5AnYhzyJvIc7F@i67{LM-B+T`fJul*}vBSj*jrxllmkMkw4VT3P
z=)*B}*L`K^&*5FL7{rZc<E?boMx(Li5BfA~otCEN`g-%>nFDGOJ6x_FjYvN@ddJI^
z{ZX-tW)GwO(E0~YtL}33n_usbuPIFERf+e7q+w}XoT=z^<`%ZneJ!m9!$#$0T!{pb
zmBJ4@*f3PWH$Qy4P7SUhYI_GC#)l6N&$wJBy1LRG7Y{Ww9Z%T+4RwH>pLHhS5RA)K
zCVKR<D_CVC%u4ffN-WIE1GlJaW-Pq$ole}`+oiMM9`1#gJjU*}ms^?2G{=C^QkJXb
z(9IE-3boA9!`8%#qmf4Df|nOXY3Y*pcL1`09b5~<qJWJZ4gxh#by0i!VIR$&<LDZ|
z+S>i1O^Gq3C#Xi+?=wbt!`POdVncmlDTN|tl&VQ;sm1Mzcl^xrqwFKmN)1!i=)TJZ
zLA}Euk^*uPwPktP=+@7%v<~y#E$+uPW-lE}7w7FBE4H`%j>r1lgE07V^#-ePkOz1=
zO;*p3dPmc-WRG(vM+k_+nnWp!ckUU_v9zp_I?-NS>+O*dJ54e6?})FU2<(y2z(i?8
zY96{2z+x@V1A5k++Fa~;tQoKt(wH=#muP8?XbpYnOjzri>)_BiC=$v<jhq<c=N1*(
z$-BG##9wD8qb4U1zx$AHK<+R@^;rHQ(EQ5MQj3MM<+s_EQZBTJftFUo81ZmpaCeo8
zvy011o#s+gg4G%Nsm-aCl_|cdDZz@XRf_U2J3xIe)jdgpiPV_SGk!vnNuTSdvt!-e
zm~1~C2D-YW7GlCDF~S!Y1|UrP;woy^;$w`}Ei7^^o#C?`qiRvjwAIo}eoa#Ar24dU
zF}CAEqdQBbiSl~X!qzuet_%#UR8|^+%y+kDgKRe)ZFSE}CYJxW3M)&Z)qd;8Hi3tm
zXt^#_2LY*7Cqx{5h>=@MiXzo0;4h^m81-pE$pCp$CFUQ)8wleI+w`WUibl7HA(i$g
zvkG=j3N4cX7CUyh&s|7tpx#hFg36hCC^~H9|G8$e|Cylh805$0)|Npdd9+i?&i!lG
zgK~}3TcjqhgU-S?{-8;N`uWfGsJA|3)&d-~g<)vlcFWDD#<j{{w689ME=aq*B@Y3=
z3UKg6#IKx;rm+L)fI3FqnH+_Oj<YS#(ii4-oEn*(kH1n0PCTV#QW*(<;k`PBmcg-$
z72p^GRjt%%HF0$d0wJ8(MrrP*LHB%q|3H465JSB8d}ZAVJFLe*@*Og@?}5<lqa;k@
z$Yo}Y@&b6ou~eRI9W@(K33$#H-sI@|GE90*EOoHrX#Jc?p&k0D9=~XDofVCrTU=ni
z#K62ZSnq(tQDb%4NN=VBj*f+%TI_j`spm>%fknXQ$2X>%LS)+$@~*?`4MI+HRh$kU
z99MufWjsi2vL7lNB(%jmm5LDR__4<bzg*ONeE}`2hCH*7>H1Z@3Qn7HvHR{6uve<m
z&d4_|)1sO$nJ@|mSLbA}hkHcA{@aVn5HNmBdr&1GM=;aZGjuG1{7QHyU^$nbiF}v&
zjoen`XQvVaPv_Xa!-}<BUc<q`G}io&=OJHKuWDM$>H?F=bS|%hTku*@r!lo!wla@C
zn>vh5pH1A}W3EVc(>>=S;(#_qt=UB?57WJ*mfKWYMA@TMX!cFz`qJ~8!h&G~u%dp8
z5GN<;%ZuaSWoopV<VB5Drk|R(A1D*&W^gh`>>tOFoM=FtmPvvi-8Sf;IgQQDJ+tY@
z+h7|ugXK*G%K}7SzLawq>u549YYM{PS=!o~+gMlD#oPt9>6KZgczkEM8v{8~4+grV
zzmv-&!YVBmZR>xG;ZJn;ZKU0yEK%HN8F4n+8m@UZ(&TgSS=2XWIJ`Yu6%Q0<J7*K>
zHYPqT&lhdav+%Q4kAVq^mD{qg7~986({d-@V&5Avfp8kf^TxUGL<6~4@JwI^yE5w|
zm4Sgsfe-z$zyIyo@eXKx{6*?k754Z@z1#vM!im<9AHDhHG&R*?mgwsu=X1*dQ14GR
z%y$nQ%>_(tGU@%sv{va(ZLTshYpc6zezAl{>xl91uPRk@2PVH*P8Sd0fpj07kvC6X
zW3JR;Jm-0ukG0z~7}DmUO1$-?0ppmFk+tt1fs1%_t%fFV+d{5bbs*eKVbj0yI+1T|
z($hj5V4THG2F#`0mYu*((im^wnhRS7V?q88082o$za6)&WP9Scp}015tyh#auk^)P
z8qx|EghO*vu?9d+Dwm@=5_0iwkIFka(JM<8$*KrvRTTyDE`6^_Rte#6K6u*DjLy`&
z^=CYwsjBwic^B=NE(lJtlAdpyH@mMjm1&awUVq3XDxJ&bbtUJ|Z4+2*Bg1{WHlMnm
z<k`EJ3TXS@VK}Cp3Ff^m$kmRV77Irfm^FFKU_G{qH<^&%mv?c8nQ&O&|2voZ*{r@T
zW_!4Npihx<y(5reT5TkL=VyLjk1?A1QB~W1>5lcSWHyesSZww4=Pg+_V{VgO58{F~
zwRz`d+ewV146Z*G1~J`C@0S63?{DGo-(`Y-4&Z-edhccv|FV3KB(-%9lMLBrVa3hU
z`X5oo@LzV)h87cl-TXO=mQ0_UG4a=*u;U5?|8~gZYjJ@QnJ$9A9aVH8x5Xk7{8|4*
z{B*;>Q8{#EOWLM~o(+Y5LL9?xZ#ELu^g=pBFF5-eAyI9v@8LuN5>@A-`fk!n>8p~-
zioPpV?Tia{%%91-1gI>S>l~OpI50QgMFxpELF8sFIQhc8dj0vAGwE%D2DhQ%=uDhC
zleSs2^Z8k`+b1$PfUur>i%chz%g1YKQDqb4v6TwWqKeKUsg86w<mK6H4Efn&D`qS#
zE!j0px8umi9^LRYg%_dLq{#jtJ9noM>e!8|FEvBmdF$7OOB?8eYc^sdS*NSVKc;D0
z2K!vd$&sWTd2^j}=jOUyNN=fm<mnsS0y#Tjx)Wlx&0w0)nWAdTWLzgw{jiu?H!MGB
zGCi<vT{yCC{rM)-tCw%Ekf3fet-4Ru=4K$e^PHeZ_qzJ__PTl(nLi~=y>*Rqb(@~X
z{0V>Ve>2kMySKS47JU`)=DrSp#q@!tZWpwupwR6-Gt5Z0U(@6bvj(b3vhTFoEH&LN
z-EAEmVXM^&-7CRT)iYzA1g0VkPz>M3BAr1jA1GtcCOTNkqI9#-abnWdv(sd9Vqa^(
zpUbav3r<K~ZLXbNx$mni(%|12nkFsl?p0aHyPY;W8*Zs<ZK`Wj$Yd%6Jyz=ISQ?;A
z4xlfw7qV{fx-7{Mb#H@@G;Tr_*`mv}))SX&@{h|9Q%CT(@!dzspf<Iy32RprYt@0_
zH8qK$bq69=YvihBYX#zGZqv_pYFcM?l+1_eQ%sf7rpC%@I}U0rAFb*%Ewr#`p;SKD
z5J!P9I*Oe>EK6<4w@Ch6|Hu@U>S=BbVxH4270Sd@wefnHOo&2uhn0qg?nx}wmao>0
zq`)UT&Qjs=ruw(H)jGy+oEy^0%*(g?WR$K%$ry5wvo4POk&6c`S`>*!B&1B~KXack
zT}?UJDGqci0jQ*8djWd5@Kd_N6IF)<VPxHxLl!pl-Q9b_p|0G<jeX(Bz}C&ZA~|M-
z=kXhMLJ}H0`Py&p+8tmu4g1bJ|JhHbRkZ*)yQaBBkA>$r$kKu5jp$rsrF$!x&lVVD
zXOYrMmLtoyaAWyy-$}4_l<y{(cuLGm>+ZPn`e^i;o9@^k*sT~lc-!a;K@`LZ6;L|7
z4gy*bIIkcEgLt)Qw`m$QLy+h4;C!DX%UykI+Y@yPudfGUomy*K`{o*19|zum()y_x
zF@0B~?9)(F4N4`EBS!2{uSk}NI7w}qV1eqf#a2^W;ai2DlvrWuhOfgFa`5h_cWzO&
z+^l6Ib3&oHo0rcQ2~3X1@0x~CqNmJVWz&xpa)|3!Ue-`6E1wp~sy0a9$$lH&Y9nk;
zMD^$;eO-75)0?kPW{`(LP8Nkaz#Nl(07H9A6&mknrlrP4zI6tZ9Lq7`grwaqT{D~M
zqPos`olTm>BELjQ|0pC11M{yW!-0hKEyJrrVZ7d9cTkp`-C<SL>x-1<uI!&DkU>jw
zlv2gArDrT8M~;xa<tn}z>Qy6&fY1zAU@m}yQ50_^7E9MhJXJ`w;7M)fEnzdZ$D9O&
zSXEouM&@AQ`PQHkP+HF0deUH+=fbnsjqLMt4wMat3r})R2{pLMWIxoFh*mfHr;HkQ
zxinExoIz1^Ic4P5)E`S^4A$I9OmOD`cRT5|sxEAoFh_o{(IjeUC)itJ6?G_VLND2^
zdBh#^=Db7-wV8W|$R&E^jTTkbw8pLTmUIhr!@Rp^-t1*i9SSb8)WcN(8h_P)#c!xe
z<LGbFnkooEyOZZgpF$A@w-`h&O5ulNWXPT&S>M5)W@___8b-0Su~ECOHsp3ik!+#o
zgOqo^OV_EFY#<+}etlDW-{_B;G=*%gZ`VV#LmYixfzUKB93FkhDQLKsMs7$*)nwtB
zT64=b&jl{f)ZGeDpxf;U)^i{}6_{G4CNFU=6i`uAKfxich-A#$L|Te-!p{HkE<!M7
zM}OL+Dw<M<8zCBvzM?{nogX6jL=}hhT}{w8Q0jkNCrO&hbJ7w`onETNgUF7*4<6A%
z_L8|Ia!NuphU!`fxJ-3Ld=g(c;`tYo!o(eguQY~KN$a@m^erQz-gpbHwQEj3D1rZO
zh(rpXA>KUO@PnXMTX>>Y4*I=OE7>~FT5VBx1<(1e*VOIh{*2}r{!HqjgnTT)Z~Ag;
zO@+6_najQT2;1ML_U48lWEPEQOk3J%dUI}W=hh%MsW;1sw^OQW=M)<q^|q744><WG
z3V%tt73N|G#7vWie;f~A#qs3vt>+qpimWtj%=Tx=0UN{^bzL2cG@g5!@^~6}Jge{I
z#qVlb?K^dfX0eJEVhqUHoi-~NV>d;=vb;_{ub)<<`*|%nCBW%Mfe6Y4U91;zu?c?O
z(l$j6Y%ANZghbq~A#L=>r2gstEeH}$>1R!dqfgZbHC02;69*5}Xlk7oNa&DcC4Na<
zAw8oJrW$_%JcVQWpjAqC*9B@&g&WCHRMCoP+8Tsb92(xNi?qEReb8p<!(k;Vr>nt@
zT(2!_1!S^)Tmwtg??&x}0cm?_^HjP{4zDS6heGIk;lf%6C!QG&-*NeMD@bdLIo{<{
zJyq2Z?Lr|SmWgMgU<6}z+8d-Nb@85CZrg!WO>{w;2f2mSX0_T_yM5hF2QSjJi#~eO
z2^MVGe&=<ki4L31q4Tc913K?%On<(<r>i!QL4g?3SVG-hLOl~htuE9)4S3fl&?M9+
z<vzjn?Bl50P3rJFW(wB<^&O$Yr#Z+W!YFj{_A};D?wl*Asxi^wh(w?V9FbL@SWf+t
zouB#i$yn7O!y?pq=wt#%`?{O2yfCPJ;v=8h$YPAPe)h(_qCRp0+=rPcZq>Q>Gqdtd
zeZ46Sxe`#30__NXtHuGZ!9U`6u<b6?l12%(p$_HxCpZ2?4cKB(*Cy7#BPjv>wQwgW
zVQsK*r-KuGA$I`M?eMu<Pn~ZnLe<n7(ZNL`cDt+6C;LQ)-B{yE6|w8n-~+@7$~Cd^
zhEMDdYFAu->n01vc<Wu)pHbAr?WkQpaVE+%Fn#$1IVzSM5?j-Ns#q;5L3RdNSS+IQ
z7&#FVpuPphd4SR3(N9hDnLODl)*vkVVswXbGRqpLyBV$M^nFpXzLSirRTh39#bhNT
zw3*R;8dC5<6-7o5gdmT;n6{;8J96tM6M_#E{)i-(d1T7}5a#Hk=FpGM>3i&Yef+8c
zYIK|&h8ytvY8z^xkHpe0TRO?HiU+A~q}8BcY;sCt=g}E!D`KV{-KfemXcU?J5^R3-
zJc^h^AO74Z>#&Og??lnUZ-JgZfy_qECG<WjV?<_XX)ro`od~TRVRrMaqRz|Vx{=T#
zS@Q^51o7!z@YQaxP;IUbs%M}DRk%tjsa6)Cy32g@pN&w|Lu1ur(P;=G(5d0@?U!F)
zj80OxqSoWIbK#KP;jGJKsv*imB4pM?Q_pUmGcbr0RTNb-GTCevyQQOdur(NL9h})=
zVJ&FdqQQnB<-6P9+pEXplv0VLEb_UL&tvcnRnSTqN2E&j9$P$)qRHvD9Rpvh8v)_Z
zUUI|oGQy&j5Vi{qspd-X$0Ff|uA0RxR@IVfs58d>RqdHzFw@c8V_{j;-`!aoWGu{f
zCV&s%!@yW(lF&EG<!duh)Pd@f&{dF;(}gK*zvy6730xgRyrngQwIJ?HO)-*^m5bvJ
z#nbPOv{LHr!n?rL5kw0MHSo*NMY8|sAA9<{yZiU-9O&*I*twJ}uU)#FeB#4|<yERm
z&qX?a?(~ft2ItKi+^}JAZfjR|!F;l?aQ=d97jWAK+>*deG`KbAE62ErBoC;7-UyqM
zygZwNb|#3X;zYYXNn`Z9Ez2Hl<&&eZ52#!w>fz&*uZ6>351qZHEt6?mv${2t$qx0!
zDl21s{bXqzKHCf*mk?@&!u%PVHqThFVDN;^gY#Rvvr87W_4Z~LFCl9sEzC8{1MDt{
zFC6q_V@xaI)QaLU6d-1@V3!XZG8II*3b0o)iZb$)oXB{O`P<QK#4a5j35D?IRD`~)
zH<r5<gr2!><$?t(uD@=@qD3pOJ!i15Z}6OR2d7ON#Cr*k3(0WT;g*KM8I3J1jWY%t
zTC!D<rlx3hb+oA|Ql)c2ZR{?{%SyNa^a*tSSGe4;dhz1bH(bAF$&xkK@0-=%KXd>7
znfd%Ie60%qP9=n1O4PKrR3{R#=GK}-R`N$9K1uRLqJD{RxsZ7pUyt89e!f<$O-JK{
z&n(mei=R<n+g<o0T*x8xxs&=jI;QQ|*4x=RZR^5xGMQSmxFMNrz~`Cnb|#_rhvsy?
zzX2?i?`vpotqP|bBGuKAhIClB(01m~F-Hd)70ej%AxDQ(^4;C}Q+AOUv1@rIoz5&@
z(UeX%(de+>j1D{NYkRs9sZ^q?r?$Qo`lAU&)09N5s_D_;y<?6JV6If`n4`l{EjC$n
z7|xRDFa)2it4pK91tyvOgxYKAWOrw>p&{AXolLie)I^OM3aK>-H3W>VfY$4yNAy7;
zRDppJ_rBuYG5Fx_LI*H<5{v_k_Kt?bhePP*y*(Wr-KU?{4WFkC)z#J2uNtmTChPIX
zO%FVQc;GifT4S0lg-$nWp;kdqWkD1LS#t`y2cj50pvQ=RGY=%~)4=Yr_Ni$ZX`foi
z?3kwRHM6S?^@+~5WGa<x>rB+QXey-TnkHArbPv1+od@yHeT4YuBLwyM2f+_Q;D;Cg
zZeF=~@yeTTTD4@!s+$fB_V>>?@4#R_KZx%lbheR?M<St2V>lWOH)cYSR<}!4Tpo{0
zQC)6gr-SGs{4tgR-wQG+$QDVv6hqypAq71f-S>jJ?<r85Iv|!OkJ0yz%|>|71pm`V
znXcH~m&@gM?Z|g^^_{#plS(x$TGCu!--JJ7y5I)$mxsf_+C(rC2_|ZT;Z{-fc|?~>
z^!P;a|96(U0W9VFceB*4ylJWY4q~ay;-yW*QeQL;w6SQZh-O$S8H^B1c?FkC@DfWQ
z{MzBC*n3znqcG8Yz&hlUQH}{9E5kUD)r*)_PCDD%M~*ZpJ0e6saez$i#n?FQ;OnOg
z@VgZSU50k)BNyVKH$}3CTSPncbAs_}%>5v(g7Gs|d5LF-+&&QJCE_f|Dwc@Tk5D0r
zzA1}NBZ90*n9A9yY3Mh|7YvR*PY<W~4O!8JUqiExT|(Q@B;d-Q1cQa$RKTVBN=J|&
z>Jk)F0#TXoSS1*TXpTwQO_zv>xbg)pSjf6Ku&(Pn=2#p^TW9d8&ddDjBM|C4CPE$G
z1VR^zWcQ<Zg|4wR-~l5bL4UV}JS+@HhO9$ggmP|#Z8%zik+#M>NTIJ!7vqhU*#`Vz
z>{qzK#y)C_{3zKZ>fpm+{ExzwXs@OndV?_JTxeV2dc9!~S(gSVPBKu$Oca%+C}Qs$
zg>f)U>^u|6c@&AUf%UDz)#x-p^ClfBMJE-mqqtb!*h7tnm^%%<#PhN&98oLue2Lh2
z^^eoa)h3p!i&}Z>AMa_}=*w<0YvulX;azgR3h&05F!8h@G{-<tl@A<I{-n|aN0<Kc
zE1Fg~l}P8^=bS@-qAS9>Y~e$e{p#;Q_Ci{<ZhXMQaUAb~9=uV*?$u>i=lxK_qzD;N
z$OS7b0TDB+xZ*tU6qT3^l}}RBPLYwayI9@!?Styp2IdE&uhq1x%vl~hK;8`n(nCxn
zU!e|Lhbnkr?njOgLTmX>dYn0-Z5<1UF=J<SH!^{+19Y(Ob7ZAI$9Zn!93o)wvm8Ax
zr0_#JJy{rW(UTd_D~F$a-*T(W$>OT<atm*}^cKU7Y*ez3wbOHt3V)#QEGW!ylQVRH
zai1>P`@R_y$rBmh?ILGIbMDVkxgM6KFIgyj&0u_{m*+SqFn;L+$Q_$7pTPJ{w|<5a
z;!VOfL+~SZLfBE*MF|6ALAUYyXFR!$e@+;K<e!)}wi|-)GX(E9Y>YF|{!zK%yjPt<
zEI4)C6dOiUi~XA6T3@1KpT;#*>~9P`zu`8d_UTe9-mlbSGVjy47V;5jOrA5izG6s4
zufBh&M=<Uva097i?@^i9uNuz$J-2b@0PcgRc`S0#WNZURW{b9=t7!ebk1F|Yv-bYs
z14{KzCiO5SJ6aU_F-rDcD)c_r7+2xL<C;c~m2v%@yU6u}Nj(;>Y4k)H*Vl@6o%6w@
z%9BdH&8V_B8)ECxQ&j9fsMy<#vxm^{A^#eS6sxC>6sX*d<w;ds7!~QOzTAfl!RMf}
zX|3Hy1wSqt=gWX?*Ojyf$0qsMje8C{mm2qGD)(MfE?D;i$~_kIo`d#NJsV>0r(!XB
z#K`|bOd~mUIW_DVt{zf{ps$#-`9e;N*mxs~tf9xpmgay($z{nO=~nqBbXf2Sm(e!x
zQVNGce23<QG&6zB@Y_a6*-mpq)~Sy>*$@3e{|&Go`a7+F7=5Ayb$vdV8dd?dp)pVw
zD9th%>?5`+9TQ>SNjq3yCr!G8^E^cJnXi@N_M6}ej~U^ALkav6(17}9#|3rZXsGX{
z>OGylnr1Im`2&-KzKFcP0a}kcCI^ktEk-s@FxTeQlzKG8nMoS7GQ{#k#Gj>lzE?lL
z#&a)K^H)m|{}{*0+nvXCc33~|ovbZ-s;K3sjqF`v>dC5{B=jHxLssx-i(9dSKUdX5
z8a)m$WYWf>+GFtLvqC6z_7NQUOR9F4(b>A1x^UqH{WqfUQ}jCo=krFU|6$=g`J5mM
zo=bH}_50UyoL^P7Z_{%n(ftO_I<plhv=`%lzmb=d6V~J!nzIGMD5trje(Xq^!HISZ
zO5L?AJWce2Vv|7q^fRBMOAbFbE@6L^R;yprABUM@8{BK;IZ3iwrsl}7rb@B`QwPwy
z>B>&e=e|IXYW)1T1n7JU=t7!)J!<BBOPB|AR5608(mE7S5veVTI|!&^M?)o>%A(uF
z$`Rc}n-b48*Hl$rOVRug*HJV-rPbnqs%@nX2Kq5FBU3-19D-yj{Y>7Py>I=DB~9BY
zq_gRd!J^%|pqEKn_78|_ygQA@bq{svd(58(tUB~KZSOZyyIo6R?GlYqhh8JgIYw_f
zUfL?AUFF(3zgYX)j68_ezST!o*Tm#NJ{qulN!z9)yWazmfph=o_ylPSg>)9xTbq%u
zVDt^>MbeRqW~M10Z5;Lu$A>~g4grxM=Cnvrmz_myZ8NG`Q*!#ekwBO}Uhe8gjAx&S
zL_TqCD16NkLfUs!_4lgwuF;qYMgsAB{WsFAy=8hKGs0A`x1;N!T?^*jY6bLfaL#S>
zhf0ob)6GnBO8qpvv1N6|^Ikt!cwX0@&E{mi`hcseFk+k^eNN#CsxUgDh_c3s(Wd0g
z(If{Zkz73T?AL{xCP==Cssj0+E*1O)>8$GSWukIp|CHR{6mFa#_hv(`<2$8tA1%sV
zhk_vY=lYvoT{Z<$N;l30Txjg2mijW3w$e0yY}SjtsBj|{P`EjaLXe;k325P2g3V^P
zi>I3tSh{9W03<yIl7JzWkX6JvA5UJ^iAzOgW7S5Nx11#og~NrLA$%g6U1Z%N9WS~O
zeNmQ;+F4wYybkrUw_`u!Cz8B8LROsPEP{U$UFwT#OdS%hd9d)9P9%)Ng_8_#dFKi;
z!*~T<cBnI10Oeasbmqf3*>gmlnMP|X)7hB0!U&zWQ?L`Q?Vwp7eTU!(B7X5P#>=RA
z5qS`6$2rjk6}(hbTTJ(hF>T>c7cmGBanZLwpqX>#6xWxLQrn@_zfuMklF$&Vlh`nh
zfxWs6{g~BtW0X4^+P+Ie!IMk<j4)V>8bQ`?s5Ni}vJ%gB_$S&uK}D6?JP2Yw8Ado*
zH24kZNf`xpo7340W|l*wyO;Gbai)vO=BuikhU<pHZgLi`>P5LWl<N#|Ve+E0`c{-!
zWyCsT7OIc778CYjl&p3%<B4_rusT`1j&kXqwt5$NF|PN~%dXz+w9u8))0WR!z&Xe<
zCFoDZDGe2A=;6Xgk$%1m_^a2Ou<>+zvFdT#&@R0fmPb2-!9#y@(HWvsh!<dH8)SK8
z?6(RycIA_irs3p}ibN-F%b@`B!LJsJ1DJa4Y87Q#Jt@<G!E^#k(^umYBD=|ScXDpN
zJ%Ui=(X$Sm>D1q;=yW&c`v;9m^5wGWF2c3%b&Rp5xm+;|Swd#9T0Np*`=idR5A7%h
z{W7M@^_jN{Mq@gNHBsGg<q+dVHW!jL<YOD#QLZ)M1pkkvQE)Pjai|QF?5!azC!eb`
zM#Rxw-GlSHGt`#fKIgg}vfUBPPtT$LQeu0Ix48}8bvM=z&jnW(-Em%)`G6>(PISgN
zS|`%i@By=x%<Z}j6=oXQiP!D24z<@J@XQv}RFBCNV`H_{J`HKCgG@1wqn0U6Ysv=p
z!8q}NzE*b%4>oN(Zbp*4r0%Zzfmkc;*M08BPpuQ^z9@I!(3(6sRGYXjGCG~3PtbPz
zADUY8nCZfzOSX{FW2?pDatind^!!lFEHk)9m{z7WUs;E$i4lW7=#$!9xUmK0nq|X?
z(Mg$(8Bv~uQhdTBC^6te-RX_l+4QBip1ZHPc{6$QC(sca2D(tDq#B|i3auVtP5TL=
z%yRnbe~Z95K8-rH;OJv?#_?&Dtgl~&u)(H-uxSX^3`qi6zKS{20uI^cu}M%f*kscb
zYy$Q&BIE30ZJWZZC`ZyyGCp<dXRqE7v{|EbR?eDj)VDv4HztmJ#X<?WT|T=c*}z_w
zFX?U=f8FRe)>B$vqB|&;F~8R9T0~#v6EUm=RSgWKSG1$sXll2cXd|<tJ=oQ_Av;sw
zf#G@fvdh6tR^oN8mVuclJAMKfbqoz7!%&=~g5^1~$<X3-a9=?VEm+_wqi>jR|AYvF
zIGt6H?s!e0=n&&VJXtJlsV3_hTT!mbPe#|kFGEu?v%YUy|J74?gOYmg;wv_pq?!k&
zqoxU@PMEt8(XOdO=R}qi11HB7I;VDzlT7<vJ;rI7(aVp6rCOkk%MPc8!pQ5!Dtxl!
z*mt9iYwSSDwWV*9Dv$e<Ri>gJP7E(-cjxkHSz|)wnS-C&;e-lB-a<Iow_uLphtJZU
ziqS7gJ~0*+#Yzi#PpZ{s4G3=bF+DaEzC3Z{O^^A6U4rRk8uQ^;+i-d);z3#kvWO@r
z@sR{D%XFgJiOk}JSqdF3^i4)Bydb?uq2d0CGjBVeyn>D8d3WQ=RfF`65arbVc0V@#
zkaxxP7R_q4x!rE-J(SrWCu0V2(6n1)K4i(JhT<}UOteZxxv&>3X2%mvmf5c-L}vDQ
zr0m2xk(e>S*fW226B(o7Jm0?lvi+h>cSmvl>{-3&x-yeJN*ASk1S3r8Imz%2{ARPU
zkk_&M$42q=sqnF0Qku?1M`W!6)BcL$Cp$&yQPCOm?d7zCTb4nRU0Zs-M}DB@hsJkX
zz7&ZRUW`PL`|;9j^6?M~J@Hrw6%jCRGBJXnatuL`>?>CMs0=~;hzJZ9nF0mX)pJ*u
z0{H|0x#sHPnfDaSv;Q2H>SM<8(4JB(rv-zjk)=2#c|FleWxm2=tqx#b#kr^g_nf|R
z9H^vwVlKI&qY@?Eh-Zum8dI{~r4T40w0#fp3%j`IRPyp)aG~AB?jH2PpibY8HbAx$
z%6pu{(9MJJYsm#zm#x^x=%d?HN+veRUSYG3ap-N3rlFJQ=mFYF`xqNkt?-C3emgKu
zT0QhJbZLG=ns1^sLa$UB^v5na^!E^vw8N0JLqn(@#Jovg_lb;mZm)xW#_iyHN0&i1
z+ysg(gf8RKLvMzO2nXpDaA+4KA&jd2ijIQ)N+qXmttA}5qmNR4oN|~@{#&G*giba%
zoUEcZRqc7o;5q$NueHo2fd6dT4|7ghe5R<PqZg0PR<%3y0OS6QQT`iH{w>F?{96=t
zn3g}JDtfQp4&~o-^zs9fssF7=7;P&l{T@|Yp_lGjW}yEwlzz=|Lw}8;uF@M9_i~D!
zc^1mw0p&;XUZ)3H{rY*ptjj?U0o5h!Gd675I;!kaQG{d=z&M1qlc|1(+YqutQPFIV
zK4du?k^U2_x20s<ubSy*7C>JyF?YCgxPPd2NQ)rZhngE8`3VQQQB5mKSp)_RE<n9>
z0I-+@nPY%u2Va=&PU*P|sC4Q}E*U7CIPHb9E-_RgEB>&jq9&)M01b*Rx#_$`!C-S!
zH@cI?mwizb*+-kD`$~rnQEW?7A|8`H?m(<L+j9c8V3xHis+F_ZRM11=adQlD^be}~
zZ9P1=C(M?WWl@Q|tS3=bNRv>mQt>cod_!EOg|Q<u$`nDn(vzeYXL1fN2MLAKDLQ;k
zaky<oI>_S4l83)?DTEhw+T3}VEo+8jJ30~xMG&0&VZD*srtZ^htc|s*3Oq+%J%$QT
zOvo@G;vaqt{L0Cs$jEs0a9}uvP%?xamR!A6<4O0jNT|<@fMjH?^t`)PgIS4Rw;FzJ
zjJJKm?vR~GKV^$o+-}rI^V!dU?wzzJxV}-1C_H%$3*tj{>DKjsqOs?X`pL3unNI-9
zuK`MuFL(iCOu<mUYFV`kNw#q<6Tw)9uVoT^#b)9kr0zWrc@6+1PQwKS0VOEFTWF*4
zHC0<44~BfaNO}?BM0IA>k14!o$HuAFF`oyF=Ye;`^8Szqa<eLlV60&SHnNwxh;d(W
zXI}UC16A54QDG$f9~P_AVZo3L3l0%Xy>Lu>=c#IQP^}Q0V0MfJe`PXvAq^Ynt9q-m
zmidz&^^yct#G5oVml&_PeUqxrtiF@rB5M1F)#l=neqtf#a|)$)g#a0rT%wE9N3jqW
zP($JHNmOgwH3J*TduA{qc}s}C<~zqjEYsl>8>(@JVqLmPW|WQ$uRB^f0e@LJkqFC8
zEM>$f#Y;-@BILk1m$e+tSk?vkGkf8ocZyk-OvZJfz_P(hbIf|q6lG2vrY7jhhp5q<
zvcYM+%w8ySH?Z}OXS>f>7GDDLqC;;6QIM_B$DKGdHt?yBtR94t9+^UK=t%lUkCfzU
zYtdRL=PI%<A<yai5OR)*<+P2JK~@)BrKog-dL3E_-#%~z6#j82Laa;QUyKeYsxdsK
zqnHKdob~=toMoa|i&n$8uQ<9cs8Zh!VysZBgI2F7#W8|zfRdh=8VB7^orO}~3V~^y
zkfuICwkhf;w!wFAdVd^l8q*}T!w1mhRbvds`qN(houZO!*g8~)d@4>vP_9~XfFG|d
zSuI??hQ$aI@hLi-=ENjzv_@NK0{g8?KTl33fF7pc*?spx|G0MQGjynfbE;&pkc_iQ
zPL4sW%~)^hWu&}7Q09u*Qq1JI%H{i6-q=xLG>A~9vF^Z2-sI*QS7hmw{uD(PR}hT8
zXwLGoHe;@Ssxl`w|K(+l&AJy(E#fq0v_Ei}>G6v}NSW)5GKoG{Pt@m83oR~0D_mr*
zd}D40E5(_&7@52c(LHRD$woPrt5{_>SH0=cRW6<}W;QhBaGY<C9wO%nSOUB;QmJZh
zX&UG7eUbLzzF4oHIYnd)Ft1LKvG!PG{A%=PL`GEN4H~NYsxISpD&x*tUB(?GGiH7@
zLB^VL8G%V<6h^-jiQsNOZ)BvJ_A3nnsMiqj*|;oGT|LPzWnP>hW5u!X_@B|I36DnE
z<e{lAs)Wb&w3gjiF9mcNPlJqyKbVZaj6PE?BN%*G*VXB6eSN|HgdwBE=B^LR<{!SU
zzH#_fwvYK8$dL1b#VeqkM<Qcxh6Jc*9mP=)Kb@bYCsMV&O@}wtU<TVXt$;&3|6MPc
z>hNAvuc(^J@j)p6Q7C@{^P3M){(H3Eg|r47SJly1!#w{TIuUbmT9!)7-}}#$uc~#p
zAIkp`l>aS?|NMHji2pt)e?-@hk{8Fyr$-qbS-@*lfGpSIK200_2`K10WD5gVaY@ot
zkYRx(%#S~~1r((YSA&4pLBN;kzL>L;V+<aF@;5UteSq@cr38Y(I-G{`e+3%)1}*=*
zlJfscx4<tyK>2?+JP0f>11#_aQ4n3Tb7@jh$}RBU$H@ZsR*+*OEB1`Hz&z%$f5HN4
zJq{_#=$jzm9(~Z$wWox^|MfcdVSDI@UB|4@vOU9|foh98_E$3l`OHc^ft-V8_2Wzo
zhog8t8tlQwmUnt4!Q#~@S8^x;eXU0-wJ)X5Ka4-*TRyh!#_`G0MtWwOIS=jmT{!$l
zIu+JixD?_z+6NuZ7uJ*4TdiMDPGDF+JsOEb1_vXdP_!^tmJ`#G*|f`Mu~?v|nrNtN
zt+3mTg-x|)M`jht!RKjmU7ZpPDs^?T*2;5!Kksz%em}=Q@bj90-)eJPog8`bkyW$-
zu8J4UHvkha7+~IJ!eso<#UUlEAJZfHEMo_(8okKk;f3b$ZuDF?$jPIl?=`53s-&<N
z2x$c-NG8BEG^!x<wj$MRt5alhkejkf<~TA3i<qw-eu2${?b=ADUZo&c3R&9pW4qXd
z4{=R;i(7KQYx!ZWu~Iz6gXP9Bna$;s1!n|B(4Qpe>2toq;<OY9_^WZ4E~*)QyTakH
zb3XKq8Y!SCM5T6nMbKrlNr8B4)aRoLw%Ob@6%H=ot4!AT{eb-;z`oYRuA>I@z`?}6
zb^><!2-p)-VE^6dpQ9*(odJTqqEJ&62uOiy+)dBDaE-nMnCzS%y;LJfaw&M9ud1uk
zKL$SOaX5UwXetKa0sTFI9{TryKAxAyqhD#~npV6o)lUWg@1xIw>Tx`vzZ<>4$Nhev
zuNu!c;s226-r+~@RR#hf4Fv$c!>fXK`utVtXvG+O#qDqeeBq|3&s#*#{hOiZi1NLD
z(Ps7gs}iN?D?s^vf4DxPqraP=XI`P`m8x>Dp9FpUgP|{sK1t9g2zrOFV5<!HEBs-+
zWDLEXBYyvn8h^kactzDL7T(XZtj`y&mc11eJb68eV6%HYp=i|OrFHgsHV-|Csr-J`
z`vN~zo&E2EmDJgHolrIHjzUW%QGEi3j5_;g=<M6<0(vUut5789jaaRm*I~6*ctcf{
zUayIrlOWi6JfV2l<7SF=R{Qs=vzqSonn0Ysx}mhrhCJY1zDO+zI1FaKNuo5eFyxK$
zk-X0mMy@0|Wtmfu525O{=KgD<^#H{?22Pfe<?wZ^tj)>G1#&*9gICal3h#^->f@3W
zkXz7GwX&k9_n+w{D)*n_BWEZN1Ok;8*7_x%KXGNH&qq)_NLu(YRMkE*?aQHD*n$9^
zYfT9%GzkLxBuH7y=;1iDtASeVtde9|76e`@)TlhP{t9|ob_&QMN%0F}#BpO+0gx4C
zC;=5|(c)vMbVY%}OkJ(|0J_4jIRV8MK;htJbgQnb0ir9Z6+KidDT;DbUHyAnkm^c>
z*1wL4<t5ct?M8J7<&p^VI1<LlKc+4^iC?n1w+xK&ry_9tT0x{~BDgmCQ6k`{R}P0%
z81i$DL(`_wl=_F2{y@MNeMY}Ju(ZMs&v=&rw(sd0E5Qc90A2~UwI2{0Ya4yn#1=!p
z27jaZCbTn!8G&QL_FuZ^A4zX(J}9=>=(9z=VP~A^jZO##3Xx;d8?~wMFR<xfy1HmL
z;F}cNxAm)YXH#sm7?!#H@XPGQs6)rLgqfLdUc6v_Uz=*1i5mN-wX?03;xDDf_7l|X
zoFyp5mgMVWM}3k5CrSwD$$L406w(RAkMeek;yRT3|C=)N`;&J-{Wg~z1}=vPjlSAa
z-{&H)QgRAnN4nl4)i$<^f|I=DKpaSAsV^aU^=hh&*J3`u-(UTjes%LQpPd{_u<T<)
z^QP74Z_=}{_GnvkV^gLrYA1`#c)?yXZQf9EmCbF3A7@WPWUoysAFA;W3&TNV@gu=v
z{KzSeXtHF9zp+4UvX@dCR7+1TMt@nma-WAx2XUPHv~|lXD_4x{b(0r=LU-}pmBVy7
z>|Zwz_H$%mx7~sG&g{TIwv*RiLk3*>XKXS@jG3<h*2|9{)@(UejD}b2bB|%Is$33O
zotzGJ#V}QTIn>ta(_1HjiXo4Df^B0C9m9LO<45WEp}*d?a^b?2w|$0ue&(VX`TUHF
zE}q%fH{(!4-QYlNLqqMrU|mBt6wEYe;jq?_35G!aS3v$8X0kVzkAF|_(d1+1&Q%K+
zuDbKim5Uawyz{b|{rxj9yL@IoKl4yS?F=e^M(qUo4}<(ujthSrxNptk#l!dBKfHA5
z@cq}$nLd5)HJ_N%-#>ete65MfZ_<eTJ3#&j^ZGHoEBfgCzevuV{NjJE(chB{^5@)e
zBYBhk>-CB01Bv?j#K2&@zC}|q4RSCjH)Is8X#dxbi~Vn3v2fvv+ixSEw_Qw56TA3Q
za-JuV-=D0nPxepOPp@lClMZ^iQPuu!_&;?V<fFgdxnlnO<)6J{`GN(@@3?$m+O&bo
z4-WM94m=gF>h7wJ$E&-#tKzKzUn1cP&`(2t9=VS}|3`gS_}h05Em|~m=WVOu^Y%+-
z<@2*IzKpye4Y`}rvj)@6&FR5e>86&dNJ}PCRTas!kn>ZG8aRgFpL%Qk9YYHj4&8A(
z;8=CXrL(~IFS)b~L2AZi2>#VRco#(LlTkY(GCfRhzAiajIh;Xq5=AY>j~?XCq6*_(
zNuBgXY7^dSWh}2LInz$2^S$HO?@D9%3GQU^O%e|mZViXgHoC>+!01I0gu<xCzI^p5
z9<uP(bH=(w;mG3kXVQ%rr>$OLLvek37iu^6cAc(iZRtk3<e)y**chv)e{W2;jjblX
z0{VbwK+NMH`)JKq20b-(l>yet(lan?V-D6YkQFbL5^_#FD}8KM<_PDB+l}+Y2S)di
zd74XAgz&9i^7cA`<B_jW@M8LAJM6iYtcSwikTE($M)3Z6k(+lQY`41)UM(6Yq+g+*
zB!2iXv(-44FBW*1A^%wAD)IyFY&Z4|#R5Ol@5GdA=o7&z<B6@157H-oU_5cP@x(~6
zj8`WwBebCS#LH7WaeDEIC&oQ-z464Cj3-Vs&vXksVsN;nh>*_PkFk5K1p5Y^w~76~
z4eaZTC$^D(z5c{c=@aTK<B9u9kj>GbFp#O!3}g=(Pv|RX@Z0djqx6ot-?(G$v5N)1
zZQS{!ac3nUyI05jq*3afhTM(D6U#s@ed2lJi7y*+ziK?8uin+=ev{tO^2VLDQ2OmG
zhC7eb?`mH+N<YDTqKNr>#&>^M{O*&+cV9HV`=asPnlgQtcvH|;;t2z#RtyRT=7pxN
z4nIRnmz+lFzc$La%y{CU>8p}xSo5ml9mCHg*|4VRiA#!4&{NN1lFRt+lf^rRou#z#
z-Peup-d<`&)(%g24O<;3>X~TM26uvnB`!9;yS&Ki33!5(9ygx&xWW5Bich>S?umo+
ziLkr)#5gJ1^W&tf9WO<DWt^0Qre#ds6)iKS)wT&*HR_erVcfZ;c;`u@w07gp4<~%5
z)420qsTPS}Nx5-a95MY$T2QWmpkh2>t}~5EJ;rz6HtsAZvz7XtnFe#l`0mQ0jf}b=
zb<sOoe^F~M7;=Y<?>=sP_w(j=$79x>F4K4kX6+Z_G=6bWuNRNg>&0gMm2RTnRla0=
z_b%g!ONv^&%=qrRC8bhLTw-V<IpNODh87LXL8(OUoU$hd47n!XF&kZOlzx6u&t~aY
z8h73)>KCks3vlNOLr2q#c71Hzov#$X^Mv8ipE9)fgK^qhr`v`+ahLJLZw)qgmhmmo
zZ_%SK)@wAudI$Y(u)=ua_Tm#pG%_tvj7Fx{jMa*J$64=SQHu{BRg3o<x|-<ej~d?{
z@9BDc#)sjFuNu6~R%fUL*+40>l9~)zmyYav<-9{bDn4Px$(QL9#WsD6-3!JOuNqI>
zWIS<O3IFmk%=Y-M;uEI#{?O3f#JKU4ap$QLWE=GFJZF?@#<-;=PYjgFHEZ0;DdoO9
zRq1NexYB8iC;s;Iq&D-wonK60GaBPdpBNwG^%%q=c;Xp)rz8fE*v`Y97pAZ`tqG*`
z-y2V?G@kf;u?+Kx-x*K*#(2W4D`P(M)RaE+>J&b+&8!LX_*QqL=}q!ft?mZXSLCWG
ze1$x5ivC2*c;d6h6JIFGH+)7mTW+(h88Ks$Ty1>!mH)@yo51N+RB7Y)eY-$50VR+S
zNC-&?+4p_zq_cGPecw7E3E2n<YgiK&*+ft_Q9%$KTtG$v!QG6bevS(|jym)4DTB*6
zGmJWZ{vF5hbC~~m?tPxF>YI1zPTqdI)7<|3o?pH9-cwblPMtb+>Qvp^tX~#yllr}L
z7gGFvy5D6hI&1d-9Vr@Tf9YMimUE{C{Xe@2#lMn5J+u*LUSf)_)DXv7mZ}W-7@gBT
zMxtGv>`5^XBGE4MB|Ee48ntUfy41$`Yr8a}bJ`#9GGnivb7D$n4UIAz&{Ss{Wp<!Z
zXV#~5=0Ky)Y%QWQp5hWxXhpERk%IGQBSm`tJkY2!s{cDd>C>9zO<R!zvLc-~Fz=rl
zpM10C&iKh5_QaXYdmzZ0l+Jn^XJ`L}^&U1mA83?2C3BdKI?$+RDx>hs^WR3XF{MTN
z-bJs@oB8C?VtKmCn@=?F1bcF6QeRhkdnwIxM$y2$P3;=;ZfD-KU0c>D=Pk^84WBf6
zd!0A&$$J}1g{3>ip6q9-g*~>gHPZORiw3V3Gw%<XciCa3Urma%9bI>rMABYgqn{)>
zcm3BU8W8AY<A^(~=MNik2O3A*m83X)#HIB5Fpp+$<Cwf5dD1v0FV#xFb7EP%S8!${
z#kW!vX*=HdUG>ffSo$N4^=d5M$S2<k>P>jQkEK$Yjbma@qh#(NMcOO4v{5pTkmCQQ
zBy(xws8KEdLf)k_p7(>~P$Pav<C6!Hyk}FY=X54Tqp#QbrsPSmHsrda^Uc(RMysrK
zN9V_rQVY!JTwQd2h!l&-vtkb$()9)_6Zqr*WltVt-d9+<{FS|pnn+D()I=}M4<vaH
z)3c3@68Q*aB|CDtJjc%eMmeWFM=#CqrgUUaBS-SwzS~&pH)}4B^ZbmZzD`Np*hr!N
zO;ddIuzKlzb@}sQz4y25y@O49;52(ezv%4ySgN;u-%dQn&Ws#2u6q(Yg1o<F53EY{
zZ<04Cz3Y!tedHyQ_Si0O920-fK1y4Q4UHrHKiFQ4^ljK(M&2$bQC3f|RdtPd|0$73
zmmJ%DJ4;^{ls+viy^*s9^+cBw$=PYCo@iWubh(iAA0DS+Uv)Vzr6c~yh^D+Zj>X2+
zMVIc(8?G*ryd&8vS;xAv6f2u(g!OlqQKd8j>)kFrQyS5zXI;+c6M5I`)mL3+r21-o
zV|!<%B(auXBJ9<rK6!Gsk2b0ImXgQYQoZLnnN3bEDEh?nNUPB0BKB+ADl~e)T~-(A
z`5lezyd>4m#u#yzD^ohL{4k0eNFk4KH7T|?%4$zaR@>!yce#prA7kk&8%w7**;u-~
z$)|(*FA6z4dnC)y+`9gMzMG8aE(b_)4=K8lLSNzP)#Wnw*^_*-RPo*}*D~)j%)6#B
z?~g36`S)G!A_b!*=X|`e49?G8ZYBjI;pcwxu-?6ty(`Z&{z^iu*L(S72A^z@9qYo`
zx9e)w8?VhG?91b{boBJ>wXbeGZQ_4KZ%LLlFK(F~M{B<F;7i8w|7>$n%@uZeywT^B
zujbPKxioqh^#Ai-w}bZ^{~pcTllS9kg4|yd&sbSK?A~S<<*nSP)^NT7_v#EY43i8K
zjrLzGox*gDVWDAx;g^Ql32NSMu>85x?fMDB1jBekXG5m~^?%*!{R_MI@0O0X^kA9#
zCo{b;RsS@@RI7WR;Yy=9$F5&ud!{JON72Zn{``*(-&C5jkzu$xcQD#k6GbEPTcR;F
z2c!D@p=fHZXLN(z-({F-`KRR%M&oiTqFt6wv-HZ`)6t;(JS%%%bgy9&aiL+HVX|SC
zVHAGH^hw^ah6#qz`2o=^v@!o+bVmNuQA7S8t*oD0deE>rYOs~+l>D!vhFqs;x7B|}
z{;p_aexTj2wddcCpHIr)ZE2UNHve(EcZZd|EIKp)5B7VTY3T#eSyt9aLpMVYE8|ej
z(^1aSE3NMC`6zDt{CsURF~2)nnV)0r+-+seh$iJW7=OEs&)Lz+=s%-{250muqhCiW
zYc4a|B?i#$j?)QN&dPjO%QrQ;AYX64qv&*#=V_L9j(JbgF@~QS_SXzBI@JGk^kjay
z)w?MgVtkwrUQL0w+3y+l{PLQf(V4kJCg&&`p8sB4-hSLeYW-4Qvpl-O(y@l&hJ9An
zQp?-Ne&1<4O|<k%%RkiU2iyIz#2BMnmw(#$Du9|pQFr5ghW%~`ksDz342TvR@`lrD
zFo2_IkF{meVOSnL9j8&WF@&|RtMw83c!%*Yu@GwdL~|{jZI~3o<Z^*wa1P(lHCP$5
z4O<MgX;}R`;@^-*2=v9lXjPn|y{I#l#%;GgDUpKz321+;%a9LvERz~fGva*3(kP~L
zmUgoAB$IJ2cY$F*^wzk|1ES;ceI-k0S~}3uO_r`O`fH5-D%0tHcy9G=wBJi(EVq7(
zqG3$CS_;|K#Miaaa$TbzA<J}{|C!kX-Lw9TWt&QE3=fTM#t*H`<<T;x-5S%U%?=ER
z<xn_XZaTi)#zT_U=sMOH>$7I3Pe&)kV-7l&^mA8^`_Adq#>IK|`&6?fxwwB0+L(RG
zbn5+4&dQi<eKI}&)wr*t8uKWP2D&!W>;cBboc!;j1$JF$$XQwWn%#E4HtLoCW3)7P
zuOaA%`1he`it)FjW{v%(ENd27+aHhR*S+RlCeQO@onDpyr+B=rw!G6V-}v0@=nTpy
z%I!_$R8wzdKNYuqgJFx&<?^41y0Cp`TRJ)BuQs-C7zfjgW-$0SdvKyXTWkG)i_zX`
zZQTYtWPB_o>a9N;VttIF<ql)~prO|4;TVZ+0N%frE;O@`3{$L(vpC-3G`2T3=F{VW
z@;f7~Z*kkKT^JKhcve1)%McpZs)yxRzYQkF7>1ZUb{VD_Afqvc+4lPeO9!9~`@J*&
z(`cB<VN7n9l>yzL9j{63{dqC%A*;`H-)wqAO)eTp{ptaEqHdGjRdL&3YY#?O#5UC0
z6Z7?58*8Aqen&q;hwVPv)!XikG}_gc{{-sxM3V#baEtN3%;=ZI_ohah?0!${>$>=P
z6fKU&@*%Su2cylgT`+y5Jv`ZPQ7qR(W+$M3wb4S_&VezF&G+%|Uz-k_-vNE+{aW_z
z0`P3<`Dn9^jp-QMXeZ_g*rl2$qT_0Q8eL>GXR==*k2Rcg8XDzQYx5w=`iaTW^f#7G
z6w72|{(oDZRk6HcIo6zId?)qJh-HN`Yh%6dX*_JTdz-D#8w{{#U1~N(+w&ia{haA8
zitAh!>)}D;!~7qU!&Z}76x(Xp%vzg=4#u*%D3)2RwIQN^lIUSWEHBL8%WZx(n`6)G
zVmotb+z0F7s~9#J-6{FktejzSdE;vCwY;_FCt-f5HG7}Tjgw&yO|R$2cHUU28EpF6
z)B4Qj1MuJyojxP(&-vEx|8C{e?xoX4J7{IO#0J6l$(b$LZP-M>w*ofBFyFy&f%P$b
z(3@Qp|GvSVLC4k_)?2wx(svnT`o7Tm?S$BWdD`mU9Q!zZEZ-*hcF@-v_>S^B2zv%y
zHXk^iU%tlcuNnTAJ)fGt!uUUA?Jya|_Q`zg{P1W%%|}cJe`E9AYc{vo{BO?|<GEog
zvCVwH`LVCGE7v{0EBY$^?w=*l?=Vdx_bln3P0-|73-2EZ@<{s{dK$W#uG9j##Aac>
zh-yA+bCiv1OY1G2Qge1R3_4B3<**O$0BSxS+l;O7FKf^*4OZsBXd3dFoEOx*)%3ZC
z>0%G_dzo7QK8QZ9fzH_a)NrR=Uu|V{$zwb{ZMyIy>zn@30j?8Z5B8dW*VBGKkY8s$
z%E9P9%QMpM<5>fJxyihq9nVY4qZNia{LZa2duxct*9x;aNtp}cb%N=2{xep_&uqN?
z($ZUFKOf`2HvbFLhZCY5x!>B{_PC9u{&s(&J^yC>d~*K2IGvJz#_ru?`nBBVNR+YN
z?Dl>3d#AN&yJ2T+&!4IJq1hi>H(LE?#k#&M=5dnMw=_S|(wzoNa}AbmF-(q@Mz2RJ
z49De9ik3vbGQaF;qn&BkW^LSVspZMlTY9>swO0OE^9_C(z0LUOlzZLqtLXIHZ=!Sa
zQSAF;ov^E>zuBf_tUX6taURzRJ-ANTYR?bE>x4(+b;5+h)(MYAYiwK`$jyn)HFUQz
z4|}pEUMDOw8@)X0YyGswfHe`;ioF}LJhts86@uAS%y~0Qt`i1FXVv6m|8lR{?8%2=
zd30TzMv1>6#5(qL?AxzQuLA_L4T}ri57r5}V4bivp2t#vTsXh2Yyz9l^O#eSqP@$h
ze?c0zy>yCpOhWsSwqTtwGtO5mP1XsRcl%g+p~<<1YqAr$J~*ChB&`$HaGkKj+EZ`y
z$iP@GKaA($C8h^UimVgzTqi*H&6SDQCVL^vbZR!F-U#sfBKlX;(63F>FGizl;FBin
zf~5u42~)W)D4g1uHM#*zYjjO{tZa5_erLSKO6=I_ae6Qw_vfb5+`+gl#~I(}SR2tk
z_)a}6g-+Mkz~}#d+$S|PA2XVF#cP84e0{u5sINIaj(61N|JC}${O+0utPg9Wb8Akt
zIetg9B3>JOC+P<SuJR8@qiUXt)>*kxEZ+gqRLRe5;J_NlabfHiF5x<%*7DZnpSM0v
z)(P-G`$<k_0~+!-#BJXYxBoxPKHU}j25M&=*9p_PPMBo*vBsF1`?Qs@(`;02^bVuF
zCAJ|?N6#A{V~HU(Uv69{tg!2q#y7B4V<cy58e3518+D+WeN=F~!QRxy^Zm@&pXPX=
z9uKrSCQ{!fa(ts*bzCQSo|!K_?;ci9;!948*9eD#b;1m@nZ?%$CpE4U<|gX|$8|zn
z$D!!t#&rVfqu*;fG=%Gf3xajRj<{{GwFjdsV;gEdbCY#~^?N**nGV;S8MnKO`Hb+T
z*5odX`?*V*b;6LM>x5dfo7T4cjMyH+kK7i^^-%1aFXcJ`wsS(TPN=bU!dR{ojt}mK
z>x8p|b;4A%({N_ohrhIO^fO!g{<qPf?HHeL#Ci@{?G4rm!{f3J#d<!Ove_Hw`LUI8
zFuJO7oe(AS67BNYacqvVvh{jmOJ9vHjnOCST{Az9je)<~n*THz{V-m)PBMR_F266j
zIFC5yqvmHoSI)5ca;lB-C(MU_$^cvX9+SZz?DxA(5771pqf29Xp^VK@|G55BO|Gy(
z*IGZK{`I!bS!=)dntpV*^sR<@(Rkx?Pkw1MqH&#oy5~jnxK5azOG4l$nC+ciGsfz(
z`2aj{op5?wH`WQii`NOU-Akv9b}(5dM2+i&0nx=x@IxzyusTjQoJb#YzhO{rm9>4U
z`GYpL42!JXJiU87lYjU>9*TFNRYcB8LOJA|(^jb@BpsYt$SJ3sEt@Gt$tgLXM$Y9d
zXSO6~=2Ygmk;5=Ej4?a?_W6E4-`_v?9=msM_g>faysqnYUH9wtyznjDMi4tu%t`A)
zMfP_uh>_2XBw*gcV`r_i5zb|1Nw#uO2h2_H`m8E}(~;)c%@50{yb~u;53S!!9m|Wk
zUn$@ip<XFaqYNAfzRliqd-&hc)S9^~oYi_?cWQfbibpk9v;BQ!#4>+E(5l+q^b1(m
z8?xs|riXVEWEgfCx>&B^!Dv9Oaz&;2kWsA)-7oq;R8rNn)J*SPL)>C^bn0F>D9K1s
zh8lm^r_&xyyfHHRX|FH*DjD(Of-&%sRFBT;)a4KW?rL3a=7JPI*&2Nu+ZDEEJhRmv
z^BU)SA;X*kNRTo2nDDHSBEk>_VsN-dA}psU$HKI8Fg_aD&P-T*Imr+mM3_ayeA%+x
zh069Q5Mb9x`!dz>G?8VIeZX_XEpFED2+3Y|nnK}Nir2-+m==Zh=V7V<T3*T<MqK@=
z=g&_iO(b2qDfYT(TeT}N8Wx?+CqT9kH#By6d8*?>8Na{UZ0bXme8t$}(R$_0>XsD4
z7C~KH<(=5qswFA|MmtA)r#aO+hPO}to29;h=7S4Dc|WSC!LA^t-kMC~1$c|xYt6?M
z!op(L`Aw@A>KAXl)<P_bzE1Fm%1-R0jQtTRx=>iB*O7rt4KOLC83SybpibV)5PqG3
zlH9)V+zgWbZUP~Y>aFh@tiO(PxshbvqjuP;Me=!~oHXz6{oPw(BPJIZvjT9>6vhjP
zz17uH8#xJ$Zg;Pl`w~Uzy!X?$U+DA-*|9>(Wm`B}&*mVsFELE_^NJ#1V=d*NwIdPs
z4d~}9wcjTNe2D#pQ^q|_kEu8CWNh^BDx2(7K)ZWNH`ad#NMpkJukpdN6P-cgBdEL6
zx3Sr~5srLMhAwK?C=Lt2_z-A0iumsQFPuZBWN(CF+`1sPS3HvX+!{-mwVS3mDhiW_
zTcKb5F34SIqh*qAq@6&PBx$dF=iPvLy?MH{{2VwYRg{5YMiYA^&+i?c0CJ__J6Ny8
zX~*lp=2%=0-2sBSwmycQ?Z?$eBUE8pf31`{;K%#!E)(|h9W0RLV40(AGS+Imeo3K8
z@>Z-)z+EH+XgvZY96blA>VH0PS@YQxJAB?|%^h@xvd+#|C6AC!hQLgL{8_FKRi-@2
z@E=Wpb&g?t6hsQzx0QqN+lacTLNBzkmfSLP!KyC13r_f_c!9^A>~ABm=tk)d1o5ve
zPxGhXxaT%9eM=m>#~mYl!$N^OhAUCS&-HrifNL9<DV^SF{@k8UCPw%uYgO`{3Uy+X
zCs@!$2oEWFbnktn7N+D_E=!k2T)k=O$!Ef$zo-26&1TaXgc>w$f3AnJuM#<}aNlZX
zoQE(JQanMPmg|1JCKpr`UAKja`yssYNKxVzwTq_<du7#nZN+R8H6r3TAm;*Lypmm4
zWxWGV6;glS1EYZm3u)q@?u0_m$P?30^=>FX___B-K`O30NQ|9GycKj2Tsq#WEluj(
zSmRWH{x@B9*87VKcyECu5EhTapJ<NU@8dCKE|IZ7{S5OS{Y}g{W*YcQ;U?OdsZKWY
z@r0+vGsXLH+nNjJQbsL%t~R+Dr2y(3iPBnF7&qAWIyGv3R5!>USq|XVo${&del)3|
zcpx<SriH7~o(;lB2w}pPv*m<0)UMus{}h}ZIU?do<~%uuU?oQ(oma?9t)4o3YJg9w
zN&;}ttR6jYs*^&ywf(#Xt$97!l#QaP8zig@^5~@o#6;}<cT}T3Th#&}rUJMjOld^i
zdUz%e@_0~i0JggOmbMZu$iC=F{FhOliMd$h`;MROd~HxE#9%2WYgDtcb0sRbi|#<i
zVp0K=Eokpf=O_pkwMTk%#l>qs`mXYTf%|&s1-S-|ruj(n*<3|fVlhY+`s=PH!yf8;
z2`(`aqu9|oK9SrG(MLF~|4o~;J^F7VJXr&HKr@dv7u(X1?m2{Xo$eZOs55$EB27A|
zV0NZ4V-}YvVzkRRE$GCyO`GJ)H8)hXCiKs?a7es*H$u(+p1rAb-i>!t=H3^puH0)r
z6c6w%;J}w)E~|Z@TxU6VrA8A|CO$3;5W`2eb-Jvg2;g%nbwnP;k!#VRqF7&y--Qq{
zX0-zxx4d_i#<hdSI0W3I2`d9ZxdfLRvo!;+xMzI=`h&G{jDxg;TqP_W_uNg|uHUsk
z&)Dbcf~#w`_H7L1dauj%_j;v8{M?qK!K#W!E->SF8RlKRd?+<~{bFe}PLzqg9^(U(
zUDRPYnT+)a_Ytg3SPA-$&(~bnKIia^%#Tp`%{NBoeJ|W~lx+HQBzvH>O7v{TjN)E>
zcX}}%vMrMSNqws%k?NJnI<;X`Mw*g=X6kMSaKMbj@-$%8h0I+#jOmw=5V!+5(088w
zqS*2Nz|ZYy?A+05$d+2W<xL#wt^-_VZ0GG!gyjRAncG<48zca5J?RLTb)P^hOF?3e
zA4LRT`fiOoc=WLJiTReg{yi8g``l5)=x#>Baz5{xdI~IlkyVcit6spJqpoZ#cY>N<
zRIl)SRCbyxtZc!0YwvZ-vX|6PM4<{u3&ge*rR5{NjpG!*ZRM_=G-ltp0N>daUP;z-
z45)F>Fl{wit+4tPwEYf)Rae}rI^y?5^{uLa($a;W5&a4!*UDT(-yBG9>K@#=RBv4!
zetBip)IGrJ3C`UD2&e@}x0NO%BYpZa6S|kqF!Yl`TuxKp8t5k;`MO*}X)Ex){@A+2
zNM@x@Wgg~!!suAOOopD_?83>m_Xa^4U0;nO{3X;C+F0&~GM-3}!(<chpX8Kl9!SF$
z7hh_=$)?cesI>6N*;?%UZ_1lhKL_V0tUll-8aSWTcYz@Zi`D`x&8())IZx7_jOYE_
z3)&d;@9$U>`y*Dbr?d9+;x0obE&kvMQ|_~cul*&%c7dn^m+QhS1>{-lE#m|{UoOJr
zy0WC%a$b&%2EA~xUGUx&SRDDC{{W#G1WZjin~3<-k8${8B1YKBh=$tL;dvr7nw%WR
z+W+2!Ab%pe4q<67r(L#hZOnRY0>ol;CP?B~B1C_TF{K>wal}Xe-cKcQLmFROrfqnD
zn_l1~a<21E(^r-=1N?9gcx3fYr;+GAF7aSbqE!N<m-qS*#gD=_zcq~@p3~b&Tn@j|
zs}j_=+A=rrJLEZZ71_s(h8oo>O}b~0pR51diEQcjcK0pkpqva532(_zF~tW+xrjag
z;zW?nmNlb^9*G2-zc`mDuq1%|Z`0D7g}XnK9)4|~JLI_Q!o14R(m_B)!owceY0?7&
zBjyg9?Nq<I5GLhB8$+r1Lpwv>##EnG5eSRng@v97c7}|XSgYhWrOUQTF4diD?z^7B
zhycRjZy226393#mdXk8Z*#_~EniGURnT?#g!0X!6`jR3J-c1#_ud}>s!Ll5)FCwhH
z6Niw$1J}9eJ`wjfanHqn_0F45e`VC1q?N%h7y;C9nkg%7{3Nvui3A)aT*dPuEi^+M
z*}b!)v|)?719G7<)Pqkm@$wtpr#MM#nJi)2+t!#J`qkOM@KaV_z=s#olknl3`sUa-
zCglRHmTe)ms1th<bc@48kjv4TS#GNLCDO03L~AQ}?o^uiY7gSd2RxofVM(<;^x-1V
zYlxTjj!Gp>gUUiLk<ROIjr})dUUSVYYT-$bS616JH=#*<X2*D(Sd^#ejQ9no%DWy2
zZ1l+};!h8><X{Wt;4+A`9-zKA*DAl5dJDlr#%T$eI@Mu)uO^s<)`F*_SnpjKR=34)
zDi)zzn3J&%+66G#TeXDkh=SJx{TG!<nDV{UfBWL~ktqJQnp_57c;x=&ppHq|K#5h@
zlzyB=4kHTSOK1x-EneSxk$EAThhJ)u3^DcRmLQ~7LM6vJzd-nBwQ#Z&U=c3~Q`=st
z7;f?iFbUj#@8}x-vL7|@ZG|ySH~84@5)U2;uW^l<juw{ZnrnjS166`F0>GIm0@cri
zcCqlwo~J{Cs!V!d;G@u*2GEZn8Be1ZH~2hJjc1TI;rysYfnVBeQd+-A<xZouoIapc
zcAr6l&2u7;n3imp(@)VaKo5O{^3_)Wq|l_?2L$W`vtig`N0irJoQzq5P((QiRU@)Y
zqpd$hpnolUp6NpnYq^d)V8Na2;p5&SJpy#&LxUQN^tRuamcO!rXR4gOSIIIz)&zUC
zPeOPg?^R^sC-fc8KlhL1=lBf@yCr@qg3J3fUE(ljJ9sgip;6AGnm?u8*rMi0mWk%n
zi@DHwV1KSFT$=+f;`LQ%D${xdQNSnV3bStNcmQF&bA`W4V(p*vKe^-Z@8xb0ez(^5
zGIK_j*+38PKXgwaHKeFG$C1p>GzkNhCZ%df@Rf5Cm;UXmou%FQ)y+ZSZbrCV0FISf
zlW=to3x0r=W6T<EeFTGF3J>Vdx>nMLm5q>_MB<*~=-Sk4ax|&Sgl>BPg`k(=YygU<
zGcpc?$F*y#qxXfN%_w&SBeInfyrDX9Hezbl{_AYqv*)nr;8*RAJ&eLVi$|fGv^T8a
zk9_~agj_iNE6TK0-xI^)_vEewTDPOS{ftE5@dwutPRRG5xEp&U`#RqS9hC%^=Ms#b
zv%9B32ly0N9&s&u`%Le%(R6rvg`bPquDft={J#v`emf|eNQd{6t*u0-NZan<=TaHa
zf2upZzX1usM7*)o#nVEGG?VFSmDbBW@kiRKtaalK|GEDHnR4=SVmvLp3U(FKi(ast
z{XLVgxCvlUzkg1);*#|_=Mn4rUvf0@S;o@u&<{kS*GZK%-ZgW6sHm7BBre^@Sn4<9
z48kZhBF@KrkJo=|xxK|?vv*VQUI0?OD+S|EU)I@BU40x^iJM{Yl;J`7`tUmv`r~2a
zju?%+<C!v7f~rk6H&o71dsTtGYKu#lvme$$4|O`Rm#`lXue_+8k!?J6^b#3>p3K#$
zPi&F8O#E>0AEjOen|vthA4mUDq#y5B@yUg4Y;<rS-_1}ULDZ#p$94lG0E-Pit+0x;
zI;V5-%75YG%~lph29f4mSdpdp-m5_`{C}Bm$%%`7@Wl1eG6bw@0Meizys-B-Ql`;2
zR%3Q*k)Gh*CGK4~4;gv0V-xY?nxr{s@y2iFDax3j`P)j^C6R0X_NRkS2Ltn7kRP9>
z$ymEzvb2=Xd)IJmlH>h9<F(Rj{~gYnl=s$rQHq!2aGU*SeP;9C1@m7G)K!1zasO54
zoy$er!a`SEE=6dix4t&w=%~7UM*Zi}D)vt3KOHIN8D|$#pmC1G!5Q~RG%9_!OLKMD
z&w?U#SyGw>a&7ru#-)-h6gb{HonB&h`0%Oz!|RgZ!j3y2Cw^|wS>(YzJnZTm*u>_R
zO1kW8f!>HQ$*D7k??&wo?J%nIq;>#B5{S~QZP+;?ox&4E22gKY1aQPr$MH*(pBj{$
z721+(=hl`M9VMt)M&7);o$e3~5w0ENNe|T!_`_`8j`yblD;?xh2R1HP@EKOGY=rD;
zti|#YVsKAy^MW^)HtlzR(M!6~!$mh#6&~fQ9Q<!<*`|WUlhM0sdPwwVG@a2-DHpq`
ze-f$by@ryFOgsZ-U9C;svFD;4=%5{HVB1Y+Tw)R<HO1(%-Cv#yFMeVKuea8RJr+B5
zgj@Irxq&6W-+Dghr07JNhvrNr{ygll?$&)Jgz!<h8Pjm$-;E0+qsBv07n*8B?CyV3
z-IXW2b?A75*{)wzQ<=Q-A>DDk9bBJskp9_dYVG_GO3TyG9)LU_69(`Wo|GVD@VFdn
z1OR7;7J$yHqfUoA=AYT<s8x@HY`S-n<~ze{U{Q&Wx9SCKetV_2v>$X|j_;lI-L=gg
zm2NysBAZ?z*17PRe0yXxQ>}D-DxX!t54w}h5B9#us0K~&{L&AMxO8xs(|2LjU_67j
zXZUAGT;azhr+G6ejYff4h@aCdz)q3fIckr)A9wTbk$23lP^!$6ILP6#ZNG@T!|gT1
z6yPm9a$k*Nd)*Rw3nvz+v8pq5YAR!1kr(3Ya<o{4ox)6u{Na*XOJ4?rET3fC+B@Av
zz4<OLbeI2ZTD|xh_N5~`>0RIe;x)asy)R61XGl4PUI2e|aY7hxB;x;?*P0$`Z{x1x
zx<;au!V;hjKheMI!qW&@v~@jLf=@K+5Y;c`{Ceck!>O3pvFr^o%!Hfz9#RMcbL>Lt
zPe4l)<1O&l5uThPyoDOryGP-n^hg??scw;S$p*B(sJz~#nLr3rVf?-v&rDtcnPqa-
z3_9trU)=buq<C;^;9SHxw1LC$4y!4}%&KvHr6@5dL>3K~4PL!wx;O%D6{%wpe&_uL
zy84V$rmTL=cnQr4%6@PSlyRl<G_nADEww_?q`gEmBK~pQlC-}(L<mE^E!|a^f%s?L
z3;FTJ8g3xGorvq82ivP`&}3#mAzPCO1CrjQ|BUgfB*9(S2em^5jMEzLp%p9QUAs&B
z&nEcW=1fMI!OrpOhLZaeP7b^1NM9a{4_jN2zTxWYHI~0-c)c2p%D~o3KOZ`F)0(5f
zT!>XCPM7nwT}nk01}OmA5%7{(X}DEte%qzy1GJz<-s1Q9!Phv8$gOF?dA+Hv)lma$
zj#jykJOkUIevcd*)~f)I5~^BO8d4rM$4BzV%){R?_Ny)htuud$hrv&_0+P0Jm5RKo
zptDQlwpe|5-A$>~aHi^QnoZNWN(NN#jgAy$$BmN=gl1I!zQT#p<_-!ymrZSd<Epuh
zHM?`aso?m$l0xggLZr%+)+R)O8EWwpQFY!Ac{vO@ONHGZb2PR`)5IY2_N`p+HqZ9_
zq2=PNOh8ufryDI$X=*c%F<gLD$jB(AoN4>W#W8=r=oZfLfrq5ve5Xv&mxtb$v3Et@
za0iZwQpmcugF^LCrBEGO#3%CWq>{F1qTS!yy8W{Arz`juWE{Kk=>oCFpSF%7x9TF5
z9kB65vqmi+A1+m2$bAt7IqfA*WI5vLnO))XE`4^)u8wxN!7TmN&8Es@^T9^<t$ZVt
zwZYG_lzmW!vmC6AkH?ZqH}A}#Kdf4oXxD&Z$2b6z9P_6sECz?KKhxCpNN2J%R0ov6
zYXEmABk*9*si~=9k|}m+p!xv=Yq=WX_1A9g0KL#uIksCe3)y<MTzYwDzP*xzthKtU
z&Tq(>1;029vY8ov&PWDZyz80VgV>Rl&9KyISr0eus4Mbv*g~q=uDJVRAUI$LDTmeR
zY^n{In)qcSX19c|!Mirf13`)V6z%&i1g7|;BTDXOl)-}uo=vG94VL)mf+AH(k%o+1
zwc;2S>mKZ9*TfcwA}hPeH~hABT|Xc*&W?J^@>BF!h+@W<aBBC7fy|UYpR3jF^ZJxP
z*c#-q;pE5?k(Fg&Rv$0|#Yg;w<fedFo!f8)gxopFC1xZPx%uxPS#&m`W6E5#Mk*fm
zF55V2|LA)WM6=){ywo#dD&<N<g29XSK?<A?0T`eHX3~OBY{stwsgImmFZP8N9h{H)
zOK(uT|NeX@srXI-p;*@A)R?l_--)?^w3IMQzIC;UU<n1Yf}>BVPvWWsQJy-ygV`6|
zos2)X4x~Q0FZ}7Eezw&XGujOc#%CR++_sJgL!BW;OPjaO{m41B?tU>>f98kIQt1Ui
z_g<Y&tK&<)v}D8DTJS@^yNIo}AgS{kPxdjbLUX)C+k)M3-7~8SA%3to;l(rXB6&HC
zYrkHxQS3d$zA@%cj2XCeO#FzJ36!u0J^DIyd+&W7XzbVSFRz>?s@jfXwZ9gTjILI_
zL#Dcox{wwi|BM}Z&4rq+5|DGj1-lQ%KCwp5d)SpzgbG=FgFVb+|KboU1`eQM0zRx-
z+~8=%@Hm<eD(!(UyoLK%BF=E($diA?xc`dL={B0)8j-99srWB;h4uVR>jY-8<M!Tg
z=jUZlQY6qBu@1rSlQS1=50HJ~@7E?UH<}J1Rx^@ojygvHT6HN7N_PM>ZU>AF+#V!p
zFVnLl?Fs%DoPpnZ%6{j&E6KT2IQtmWda$+NSgx;K2XOp4hfsXwu;$p}wRZr1gakak
zBIU#~=%d6O42;EKNQ$o{u(a=PqacxmMNZ6m_{v&=2_n=i_*(nvU>bQiKPCYl+x-1!
z@Dcm|2j`@mS%f21{K1>sS<ZW{JrTbXj<sSXi;8Osk2eb6Z#rLI-H_Cv;sp-(1s4Q|
zy{>dHF2X2ZJ2mIk-&!`;S}*D@IJoo7*UVATuUs?qLQJ_E>wIis5oWIVk-T4lT8fsD
zTjk%-zc(9#>#g;R8%A@GRYl0Bc6opEq+U&KwjR5d;ds8N_?5#+`)AVKl1Ev`yq;iE
z?@b~rV8j-fQ-$!<nr&#6(yIB>z=&^d)Jg~Ns){S~@v2HgF6t?fdJz`A>0z;EZ)<eh
z$PXO7amfdvCD?3b{5<~8XMEwyk(SD7tKm#kke^{v;~$KzRX$(wI<Vp%qA_}_;a!ys
z)x<Mb0na6&^vz&$b|ykfNw*a=Ha44H(CWbpFK1IJG!X10pWAG-%KnG{<E-(Qk{(Od
zuUuCNe!*&O2vfN?k%fFv4jiTzQ$8kanFsArT+5Wz;0omQ|2?cvZKsdp6kqzxS-QR;
z4$ffmW-&rLyDvxJJ~p_qKd8$$RkIqm(@*85U)9hS$_ANGAFuz&f?0VoJQG-teOSQx
znD<BQ4$8#c2@fT3;{~$@e9YuFYUcGYc82L{M@}kOlK!Of42e`krgWz#ym(l3nbhr3
zclg+KY?4Cr7#m}JOu!=f{@(pxq5U7pu@6Rf{*Sc2&M+T05N(R_MHDTZ<t+GRLiH0*
z_`3Dq)R%<k;d|-hx?iX!Mm!bTVw~O&9IQkMPcU|NEl6!c+U@Yx{)VcKo`auSJX0C1
zRT{dlY2Sz{t~h}*#s7KTDW-hCMjQigtnCyxX5b8I9sLbVdQHD316+`8d)9__6^H!v
z?F0Ll*jGOb2kKf9ywLi2RFh0p3f061&psD%Bk7`Hw3gxO|BP>w&Q`fAb3D5X{H?JA
z>(#9BGw)AuaqWaALrSS_evHAY4CtFlZ>TnCQu+U-&(=c%9~)=m_*;`LlM*Dc?{REt
zaHltrtl3zm)@aT)b^kw!tf~a_u{BQCqt_08|FCyt%K{)9n21;Z3q()aGyd?9B68>F
z{7Qme)=@p_nPn5{Y9(lR2mFnQE2Y&uLRg-wbchhGTp1K9ET_;TwHj9;yBgQIn@&t+
zu?18|aV2_<5WRTAE&E$4bjV}1YA8u#+5@WQ@cOJX@=<G?bFC~DQz-)eRsymhGQWq=
z#&;4Y6JmaJzpltCqtG9%lLUhHNCLtC2W4y>6DC77_T6`iHz*Fp`=u>Rs3xOW5gGI%
zB9INL8jOgVhOpNx2SB0{mWlfFdjJ28w0A%Kn*r07Jdbd8zwzy31<Zyv6G;1JfW4*z
z(&){5HV)PmT18FXv)k-_HVgXZ#%d5^V=8tZ?6qi3NzaO6Kg6%+=i-;)kNFT4J?pTm
zyf2Au>o`ul#a_SA5t>@ik#$4VcA@K?N8_1RjHJik)0;4)DRgw(W4mHTgI^&lod2Nd
zVmxyGP``k70WLN;TH(h%yrNVz)^xL*TzDd^>WW$5i{{!`4Wb!5NN6+3>!scgNyWSM
zRU#U8wl~%LN4rKxUVT~QNdK+)#<q(dSpq<CiQQK(<YO=W9*@%u(hSnJcWWNF9)0lU
zZ1hJcHg}}@QuUWZZ@y~YF;ki0-)`giDy8SZ8qkYLi;|a$sJ9=WjSQcZRk?agy*T8!
z&Cr~XZH##1R8s(tb>l^FUE?o2HCo|wWms)|fqKSJyQ^Vy!uYrJu4?Q^+X)8n%>~nU
zu(RW)&WJ=0?&0fQ;$0qT3VC9EWc@C|t_n^K4*+sl%^+XIFe_1j*XE&#2YY>_Y}cn~
zhB8&_+!2>9Q-o6KVYGvF=bVY>AilZugC`*}#4xroiQg+B-cL!iuUX}ySV?Hso*DYK
zhHzU6i}v-*a0msWAlkPY8+mVu@9=nSc9OaM-7Gp>l)3pet89pLrWJ&)>3KyxO9#%p
zwmRY3xO|YwU9U~m6<&#OQWzk-D3cxPS?2lT`}*yi`QWIM6Quflf!HtFMTaKNAeqN2
zFr8<4`z}bU$BtY6UDYSWmRj(9D%Z^uFyJfmAkhfJR^bnZMN6cNtzga|#KSRIRuKIB
z=)C3Is;7|8rJrWq17BlThvpI$VgjE8l*>viH`o0NBG_4DsS2&+FB%6CT}|h*nmZ8r
z;$;Fm``0+;N%s%@#~HA*t>EM>k#UAk>{f0O2iE7%`2jlS!KlQkHEYKoB~kfWhS8Qc
z?FjqX{66zIkvjj$v!j!YX;bmx)_nirXU6)D9Qx1xO>?<c8A=O<B`%@`=jWpl7m()d
zLj;mg%R`oO+6WXKX26hlwb*E#B5BMQp2$17PFPJV*Me$$beYH6m%@byt-kTuqi#dB
z4;c?Kq5r5(UG7l?_s5v-<xF&XNjNZ=(c(rK<CV?pu+C2aoWMxEbOX}UkigHcDT{8q
znP{tT{KYeW>|4!KTYP<ylaWDJE8Rf~uX1}rvu|O>)jo}#7j24pj9FREETLU}gQVSj
z#rVsK0V_wk8w+E@M`c6KH&1RSnPBf8uc?N>xAo~T*JGRIoj}}8sNT;4HB5I>i6Ni)
z(wd8F)h9-T-$!>T4-Tb0ds^o@RHcFQHpAc?gUuPq%W*ojMLAky9wVP!ZE>ZTeeJ^u
z{@{M#dx|CZ2~;gk1JtbiuK&bVyjiNq*CrE+__z0u+ncz*O=}&a6>@RK89O9Ca7e%H
zpzd+>EQ7V^npcP}kUcE-xkby8`4T{XDms<^{g17wtJ&3Cg$!4xs_#d(6@~>V6?R<v
z%F_VT1D%@9{|4>t|Jk&5)X%&bN_2gy2aKZX{rRk;G=zIhd+Gy;W}d3)Yw$*H;Y?f4
zn}#>k&~ImqaoQd}R?5XCaI+)rx9P^ln<n&X%7?qe$e1&K8xcMR;2@2sZ7eldx#H@x
z7G&erh;KO|?a2K7nKZV??4pjmM3dV1dAR11T9Nv}4*!K`-I7_Ddtn$EUrq>UZhpVl
z)EL?HAYZoq8K==83F%S+vua4fIS|`nA4u;SOVJV?jH|Agm+ImZWZWhvY$j{Jp#iEV
z`mIuBznrk{ny1ZE?ESQ11yZ^AJaR8s=g03*j;e<axRh4pS5u}QAEtP#qyD%7GttBF
z{Mb30r<{Mi?YL;}@K-RKYnY}6{+X%IZ>Y*YoE9BTF487*bTnY|X%z1}?+3*kSE*nB
z?5F$*c6d)^#}2D+eu;v`(5jaNlLpnQf&FK8;2KF@Ms{W=Nf*<;Z(}m~>hBh6^>^Ua
zkBrJkZn|#gIZ3OIPwzf`lE(9WuJJZIB4aV9!v-FSd$P(JEV36f@>t*E8`J!Z3>#<w
zO7UaWzSYBxziIf+t6a$8goW2eyyVgYy@BpR<zVKl{oi97-s^en#mHGcTvg@{;K^U~
zwd(I|8}P88P_8za<4%t6=gG*sz~5*I7dkkuPzsQv*rCwWS|4I}-ZQcK*?i<nG`viu
zBPKgfYA{u`{=|MmFg!%VRBwRkr!Y>r+`+PZ2zM8v&O7ei4Wy6d%Z3M}7gwn`u`}d9
ziRy+;JQ&Pz)EE$IQeW`khOJGb;NO>4AL2Qx{$~#I*LQZM{0Lx~&)=4TojN@eLoNxf
zYGx?xD>B-}eY9B5B>(2nA|d63>miT&t#6m8NEm{@F_>-*D<8=hdAQou_uKwV=Lg8A
z2;)CWUOLUa-nqauRH`TyG=S<rS&i%)KDLoi`1V)%B202KSq<Z9e{M9T&<D_5!0EdA
zl81O^oY1j)sJ}9rhgJy=dK%6&Iq=cVd-{<vztc(jzari*o+)e87vtlx<EZq1xPHH;
za$s$ZIQYuDuyD3MA)zr3VH*yrsa%;I8=X8FAKM)4ylRL`Q;a@R8{sW@nt6zGfL)EV
zkj-mIIVik~vh)BeEQkRQ-8=x!-rHhph*saz+$mvN?E^$F1(MOHmj_Z5^MvJG>|^=;
zhYns-6_j@`5#VnWXbSLu=2E>vZ1{T4CSyko&ZS%}oZ0<-aCHX+{6v*3bXcdp4pR5H
z&3FGVg30tN9_tvmFxxqcY527g?;EA{v>ry}XPe!T)Wl!T9^CJ%UuTHlLs-wmJZU=R
zsVn8IFOn2@uMLxiSq$3`k8PT;{seoCkk&~?NSV|$!>lT6;5@?CbwPis(XFw#MgEy%
z!)z(*O+G=h9KTMueV+hTnECw77x(&7`$G^YS?!ZSw#^Eqcm$u;2DFu?2qv)3Z>??i
z#-2*CFdnK1fTdbjm)4g3uHR!R8?#Wc=UoR*Q<e7fa+4A;scpc?(HW+N=yx_B?w>fI
ze9XRVo|1f^!xk&|#~!O-sH{$3ySaqycf_~Vonmfy);@XQ3EC<W6n$ahf%C2HHk}Nc
z1xKHguQx;Ys;_T6(6>wbhAL*u_vpuM+5-++_J@=4SKm@)^Wv{2hkBnp>SX`ze9ry!
zm*zT(*U0TNjC4xO1BOcV>eoM+{!@g;yh2-nzm1qwO6tHx;!@H6%6$s{!SF|)d4vT2
z-^ujJL!@1K2s;U~MkR(uF!|wJ!Bu-u{-cX@gDO6y>#>lhtg>_M@hUqNEs-d}Eu)~o
z$~N3*U-NRxGtPC&j}TgPO1WRydxDoA@w>*idF0Dk^NLcrr)RfAjgDW)VNW*y=iC9<
zZq4Mw$rD@8&UrFM_iLn;-k()CI(uU4z32bc*yACOi?D`Xa05QH!q5GL_2*XQ7+0mD
z7^b<CEq~E0W~R)t?fCDvJ;yUr*`LUEl61;{oZ)V~CDwIh)KmlWG*w`a+$Sntgml$w
z=|QR$aUa}JTQjiVun$e^`MilML1oUcnfQta%0g%}wjf)vziD#+zE4g3p|?$H<|b;l
zjFW>4@Ws1N$#5Fy2ZY3M!~+v{@@2Kj!ZrzQe4j&7pZT)K;BM6DE+O$ZFVU99A|R*t
zWEm`Oy)1SL3I8?^|C@&+X^8W^3eO}I-Yp(+OgEH;_?`ZrFotu-;kfsOx;8?7cGVt-
z5|HCs-~X`e%Z6W>j=<N+zbgONAMT&9wpb1|8cmOS#*M!IED&{ymJR#<;bo(bW$G-&
z?f0*c$M=dO4*=gp)IA8)uZ2#Y=V?_s@(0MD$(#pnsri0h)DVpy4G}>aw6_N^li^<8
z0ewG(1(l1d^=bdXg<BuG*zuC%-1XdbSzDx`!ka#sY7cfIikd5a*B5%4$ky!0ui0fC
zSbKmA^oixUD_A+@;Kt?qk4VYtF{0Xwq}!NYQLHyU{c5F@j{z$<=tl$chnD3to4gC8
z;?)f^BdR_>)Z`fH(PA5Cn6PJ^3DPRk@0_<ZKXSTuzGhaombtSWtXdsxDTE1D1h@|2
z4WRBNdF!XrTHd+-1m!Hyn>=1scgjYH)6cc{)+7XU8f;#yTHU{mN4cm+1t+>n&UHZq
zf7idN@>75~h%FmDZ|;+2&IdIL_;l$<AA}gGl721ND9viV!31;Q!lceJH`OLT>08xo
z7Au--XtyrIQ3k{KCF5|}!Q;bR(KH*%<6VthdVz#j4huVDIuIsKbG|re-=}5Y?Ufst
zbCdZep&(^;H9yzIeuBzQ$O^YUE{D30PU?<VxUe2NA#RmQ1~Q>5mnVzWdh1aowYguW
zmDgnU+%?uo3-zAf_#5~Ucp_dCEyE`_{{oBX!IhD?DO@wfB<{bp(DmwNwOEKzZO0)l
z=KD1B^|;{{As1sX-!?`i>6nE$nhU8{?|CZ_L_6_I)(CW?%JY^DoH4YDbn}5_Ut%pP
z5&Cs#dYQv@SbAO`Khj`+dLZYasZ+~>A3x0x2<hq|*nj2vlnK{xy`j<v%7oSAK+P5m
zra9>>;M(kUitt8ncu;+ql)ldb!^B~i*qG~$TS@7DU*UDbRZn|uPy(HZIkD`eN&;L0
zi&kHVGP&QBfx;&xPNPvq`Z;RvI@;gwSK=AjQ6b;3*>AP{<f@l)K`QlE763o3H}G`Y
z{rt`wGiKB%jHh?orV>&qMm69pBtnXsanDBiMQfjCL%RHdK0dgy$z+cs=%AMMY*ilk
zMakxN%S}J48rW4YIkN8+l%9<hXn@d>f_XZA(~_1EDl{97Y>9L=%$uEJs(NG2;Ddv&
zLG)tO=7#8jeO^+l;9o#{Qy}*fWYXWv3h+{Uo{tf{(yimjO=O&G)7WEhh%;$*su0uV
z4L>mM`Wvm(-jufQ0^Ml4B9Mc4GA4Wj^zpz=6<~i`vY_evlw)q8NKdP9{pq==t>@^-
z-1g7AQr+z?)>=UU+SRn3Y464pYT)1W1y_FBe;%)}fSXdL&e+<`HvXdNd(bqWB&lM`
zSCt-BmIRa=i9_!mn-UzFzd$lj!1<#Q`+_6arYZ4?q36i?{E0QW*ZKmjcC~Y;w^(O9
zmsM^8POCW#Am=V@H-Dge2VhY*SxPTnYmyRW;j>dlE+11j3EN_f?-^gER4tEcaFf?n
zdIa`-fwcB&GUbH^;U4IAX*JuA+jQf0C3<QriqY_iK#rATz?kIH{>|^1%Yi3J1u6w_
zz?akXA(ytQV(4;jr<NgNBqSmaywJ}7EifW4*ZldA(<VhN=a$ZUlIsxP#sm~rMUGeu
zpzOZ_>LoHtnKtIFx0b=cac(@Z^Y$+C6Y(Z&bidyI>r%eX$6%#b*l2U<M8lk>;R$P&
z_<;WpGE;c-DPR{c+xBrUOYh2;UY#Nfy)i`kW5?Xg0k?#U@IdRyn*%SA<f9m5Ou~FO
z^D#Is-`g_D{0Hm;$$>!E*Gi!_CSw{D;g_oS9qKYSV^oLqqI@Qs;#MD73LNt7Q)Ci(
zAxhw~JgNr#VX6KtuC`d!mY5&B{jBSF2GS;_TXeEzlp6YQrOC`K0%pWZcj4O#h=_CO
z3JBHnV>Lu~hILL6jCFiuM&$HBiKYSAbjiC+O%lJGRK?dgLJkWIshJMUZIY_bY5MYg
zs#IR=b^GV`bsNxR(+~u;<vbZ$OKyZ+8obM<QGK{;k%E>TNoKgMmIq=<UipeDML8jQ
zsL3Qheir9Z1P@uoU8>53QKPP&18*w9Qm2^KyVxkmYF)=nVXowlXS%bWU{mS48C|WD
zwe(wxyur8K^RIPGW9AjIjTOCa5X3g<?H#GXi$Ho(Udpu2=EVCU6<U0&<dwvF>s5KY
zk4#muiY>W7e0b!w`BO;R@paB!UihseogDf=DbMiqEwNVy(RC8PDWn%tXy;RTn8%H_
zCXuLAMJsaWmEHDa;uj^`g?2W_5}ot{r}CnuKKEeIqF2<>+_~+uV^7F%XvEOfl6>H(
z=rJGM3O!@`r*6K?=md-odrzjgT_J1TAoack&YMVHNnU+|CaekW>gKe2B9rIK0v&rh
z@!`1#OM(*_5Az5)h)`i}%!4M~YVwkN+cOS>o<|0QT;}9MzV?^#A4A$dsX6{6l%r|S
z@?(H;a`2h1*?;s5sXll048Y1(fnqutxoW&uy7vre)O^r%t?Z!78xsV?t+m6oa)TH1
zCWm=*!JoVo6I^Wa?TGXlLDeLqz7gnTc>|Siz_*>;=p;9onrPwSn@OODJIosgo`nE#
z@#)pFj5iURubA*(!&h)^HqjL9l^Y;r$qiH<VvF9&q4gwi`Z&J#{i^z~>yiR*O6iS+
zf4o;i-;h-~hs_7?t4Hmo7=Ra{L-%VXrlZQen<($DTtC5}qG>vT8SqN-l4FD&JWVI%
zN3-v9-7Nh$Iq;Ia%xIT;%P@rXSoM0!$=v37YOwY)Div0*Det9Un+L&vktD7Ux)0`n
zxiC*0%UD;_n%=GS;}Lftll4`f?pOO?(c5(#cmYJjFQ`|#YU0-IzJ}*Wfj;FXVl;2C
zSdv0D$lzNvOFb#=F2Bld_b2yeGpyWitk5cCL1H#rE8cP&$qvU=(r<w7xv3_4XFBJ2
z<u*m}u%A)9F0uaN9B$u>e<^SHBT#?}?$?hcSNS`_U2*#c0(+fP(&iFW!@Tn4i*Zf9
z(tx)6ymmLHA!3(WG-`<1HgW^)Q&g&y>#rD8^sdc)tneddVdf=P2p)F*4=B-9xj>P-
zUTOUE33RXBd6r0L<7B;f_cX=gp{<I;@5VQ7w;z$D$FFXE%XpzgNX~ij{ko%N?c91r
zXdHRxJ7gKALzYLrQCqQ+mlQcttWy%R!Tz^<El;p;Y@ctpsyXdn+*LoFS&cVAeY`jy
zX_{v=87IVpII22Dzj(-LX9GH18&NZQ)VO3_f<#?vtDeGLqM#^T+<Mj5Z1Hh!4rO+Y
z_PWi<0TO1+6@f~;-xQ`dH}O0x)g*{-<b2c#xFILf^}szD;j|2iA|uCzfZ*l!1ckgr
zt*TeR1WgRJB|nY0F^Fq!if=y%h!}bCne5N7xP?e`|F(15ae2wJ{pzGjw$1>x<#d23
znkKw065++rjaM6Ox4}ad4{zgL%nKE=-+WXIM7T*ExFbInjoI3%zU+3qSDRM=#g0%9
z_vP`hR*oVIP~<~q@t*En(}iXFT-{rUV74S4Iurzz?y5!iu2|`Uq<sCcQaOb7(@Ji3
z_+*~ZDwpummJ(H_XVI)l%dm5J%ntSn{vh(lLE-){WjvcC$m`{-2A*A0J@DgyQP5D{
zlSp}QxkHt*uZvDn`om;*3KubT*FmxBx*%W|w#W0RB8MZEa;3}}VSd?U%6;VI-*(4e
z;dZ$=fX^#t#l}@U<`1t;`YN#dtRV0FZ`}7B#I-TYIJ-Cq6|`%3<#WU(vI~M!>wF-s
z%^J<OTbDL+J%Kqc3;g?HSF4wLL2?Gb$oZ)sn`;(~#aoHHW|F;}sndhGV0eXFcmvS(
zuFXsMJwl}>nq*iJfHj(!D>J~1JaUY!-w2<WseY=LUPEeVl4spQ#vo1fw3|U}+v*IW
z6i+Ho^lPu35zFePIHJ88EEt8saYs){nlF`#TN>Wf*&4TWrH=xM&W&C=)p9qa<TCr(
zcRSo#OT75|?E<nTf82Gys;z?pf(4gbGJ-v-&5%j-^b;vw29U5gYLQI%eXCwAv{UZ)
zL;ItvV3%|2lb_wR2Pc8_2aOJ1gc_ek$W<b3Bn0UAJ>!o!p5fgutUq^tyFMdW(Wz}x
z7j@9_4%VEh|Fz<CN;#!qfol`+LVp%w@Mz8fxp8?{a~NV*3M2O4Lh25f`rn?m`lCHW
zRjrStd#bz?gE*{a9btDdlrJ&!XcDhiuIdb=<8}v`OENwAA<f8yYDy?6MzcVdyI)EN
zPD@WGjiD1YQ)>sQ{u+rZo~)-kEyhFD)-$j07-!K^^&Bbf*pAyF+IrQP*xGzJBIu(M
zg4E9J16Z+62QuvkINA1D0TUS|v>)F(2#qkmMLU%>D5yR**PJnuu19kDCUMOMw0fEP
z&Dv{isLOOxU3LxEf~J9zhOOCz3g{>g#8a)O5$mRS{LjUd{m1wb7a1HS-@%rY5E@Z2
z6dXbPrlnE<jo}V{2`g+UoBR?uZA8n#f&bX6Cu8{0BiVI<wuN8eK~-f~2+Vc>`XmQK
z67e?AW%sHZm|LTZmxQIS_UWeSy&p;Y{IJ$N7iIyiLPO^Nw%+#no0tF3blk3iBUs-s
z@2A)*(fkI9#qNUp?_(^^(_BKgZkXC}qTfG{9P#y^&2Hff89~F`e&l25{W^@T{9fU5
zc2u<ky7zZ5n0D}G%58L=K4_ZO@QWIFb=SOzpv&UunEuyZef>&O?IegM&*mG~ByHGz
z4y)?8Mr6pR6{{8mm-HAN!c{F;r|~0d`95OSJeyIIKl=)A#81j)2^-yj`##i)NF#f>
zSMq53x?U5k#sFu|;bEb~mBDn;Wx9B2K#Z=G%zupC6IJV>8V!@5E5D#Fqk@%PYjR!Z
zmfKMUVYSY29+)>z!;f`4xyoq*x|CI%QKq40BPQkc-PeAO<f3N<_j-GCappZ85RQ>7
zl|4|Wl`d=e>7SDwI6S@OW-iqbHBX>J5>s#K^&DUE0{u`fgR^b@>I@=PyvVDNYr5a+
zDau3f;S2D!s%lM#N-}PI9HKdF;_^0p#w!hAkg}W1iq+b5rj`jG@xd)rLEYKxI2s}t
zjzUu*X8w`==)}9Z_%WRr&t-zd@=4-_MS2(yV75Pz!b!+{AQT&}@_hFE;Ai-SEhl5g
z`f1->uha^oTJNcn2D-u9gYabG+^(c~v43<V{oH^TH^gqxYuadA<AV=&oets76%)*L
z&JNE_99)ZAI)xvR8%Uqpq$7ViH=g$y6?q&Fp-XPjq5p}zRIzWo<-*rmb|ZQ6qHgvv
zNuKMlDQfWH>)pU6lhx{YG{V(kz1`PK%3k%#w0*bwul>$2Jma^S;?g|2_f>C=fv$ky
z%<ft5DCa<rUan29wT1AUCeJ#V*w66=;tj|xQoF%iUqm`FxxGgZ9`b-DpH)4nLjv6r
z`jm4Z=SnExnW@jd*9VUBt`1}}azrXjR;r&vl2RuN7s#q<Et8No?P;oCyBD!Y=b@MQ
z_DQLKmIFSzgFjnCW5`}n#b}y!=o5;rpEBH5%QW1Ooy~HW*pfUXzScMDesAulvdcAr
z1!MxPA*DBd`I(vp9nh-rhg#2LT|IBwCpB(!W?FDqr2z3GM}M8KeezmaxXMKa<3GY5
zsxp1jKK8X0nRzCyWe^g6E&E6VlH^xuP4~bP4_;!PqVCm5G%ULtkbH_ZxBP*5&q#D?
z*dAVb_xcb!H2sHnc{Og;y)EdKxd^47bA?Yq?AS4j!4vO42Oc<T0OUgqnfs>)LIque
zK9a*f{B%Gg1jZaAz28hq@1iu6N3Z-2Xwn1WuS(|MAYaG3oD$X{eHzq`n!iU6zecmz
z0ZuLO52<IY+%}hTfe6<~<{C`e?CGF;X>7ZRHVkhI_C`5pe#+n(DJJNW)e<2;+~3n`
zL}s|M?&S%Frh*He;%{rXv%|-8yC5xBky)*`D_#;c(-8P$iXHKLaD<O+TRv^U-2H4p
zwRSBuj%t)66+RP{7C*O4pXSW9vSC9`BWx0Rc7qYhZfzfd9x2qlrZ)=#J#BQaCx??J
za^R(Asyew!7|6ZuPIi&c{k*Ua$lU}K+~coGwaT$w+DRhUKCaxc)R8i2?xTjC@{U>k
zY>ZA+@4$VvCj5uT<m`Ue^fUF30DEPSz3OM9*tO_<@`?vb_RVG_@RpQU+*@Cn!ErsQ
znLt~SqFv428!Y%8C)^LKM}&6bILks}8OmoEkwrK7quHey|99ZZ;&h85SMbfmBV9k1
zH0mOH_9V3+_A_BF=U?#mT%5~T*3Bj3*Sm}P5xI89{n-5&S5><+UI+wJO!1hYXbyb^
z$wwr*ZBP=Ke53)yK*Bm)z6Q$eS{1Vjb8v&ne)Jl$`^0(k$((Z4;^x=Qp}L=mxOF;I
zS8)yA?JlQ_(z*v3`3zo3kGEf^x85Qs_Hhw*R#Ke6c+8Dt6y1s1w3uarUpUycbvM1I
zL!xcuAn1>Y;FlF|P(DK{HZRRUzo_c9x`{;%{Xvr;{WW#!O<UGiQa+%~e&R5_r}&7U
zmN{BnfF`wg8tC>yq+Aoogo+k)b+$z{`fprd1S|%hP4$+civA2Y%sJrrK^enl)9>_~
zYdxbpYhPywb@!y{N~tG9cf?49o1qJ!2chQ^CGG%&tBk#tGjGA8NuP%UBdRTHv;1$h
zBo+5mQiL1)+OQDtGySidBW-u^SL%uK0Ge+0l$?5$J{P-+1Dw#klp`nDl~Oq|y_Sit
zcK>^iO39L25%7e4%TU>^mSOE4?4g{G$W4@dH$BwpYFT2Jq9N3=H{iwKkHi}p0i$i_
zUuIMK-Bke_<1|-YxqPx;Eb(njX%0d!82Nw+^+37RIOaYZn|Xrw`2i@{e-|W99H+gu
zO*DVOQUI2#CyQcc#H`O0*>(+7cQfSdoe>%(JvZQ0R)M*jpZ=xFv+ms{1#Ljh3|7>z
z)G&z+?}d)VO`c(?tD)b>%xpS@Xm&A?A}5$F-bEpp9^AqEd|cf!u3FcTi9ex_dmy>o
zWo+J{^2S|PpaSxY`O^|Va(PYvEjq+ZdW4Y!;*ExW%7L@)Hd+FIeYhFDh(ut&MEs^&
z7ysMarTwUSq<?p3(y78~N522{XEMpuBcitf{ky<-YLS;qau4}-6NQ%EK=z~!JOkSg
zxGzngCUSjK5j4Vx%G-lY4nA+mm?vReD@^d1uETdw*WAie2j`Z%<b|s1yJqBC|3Kz@
zpwN$Gue4%xZ?R^=4=mff$Tf8%qC6Y*E$tw-joR<jZ|g_?gV>H#@@{oX-a-Z4BdB45
z{7jIw=!*l~UZB8Aa_tjF_1WCaB)<+Ubw^q1-j3vS&DoS}_SB$Z06S>(MN#GCk#$H=
z0$J<z%OoorSl&FmX;)TSYW@AcN4n`H!EFO5l?9XV;w-OVv>h=$H+zFFD&o2q6hUl9
zQ|s+@xhfc%(^*a_6PNHf^;DJb>P#m^OQPc%J-ndKig9S_a*JY&Hw*$gYVF*{<35k;
z@+=ji$Pu;wu6&tl^jS71y)t_-?KM>ukEY4EI82ZOVhz7a=vtK-+?wX0e$}&1II{OT
zo6Cr9r|7b(2paf<_I=>YW`6ZpBcZQ))n%v5kE1UUgKWbxMl%KC^*U(9_4KP=@5qFj
zSBl^}j!pIYRPEP^)`UG*G~(=Cy_LZ=1F;TatxoFH&U5@okU|MF!|Mnnx_>%%MmUdm
z9N35s{3fwrvGbg2XQzPaK##14+f<<+Y=|?w@tCFAe(eaqASRr{*-Qp!Oww6n0CN+|
z0)Y{l*?X@?!Zjh>5<!-Dx#GZW^U3Rps|&Ap<J><qtuy}X5H7605qlE-wc<zBX`JV{
z=78ga>9zSU>)!Qr`85P~XIzAFHl+=1dDZQG02**)L*j5!9t-EvohYsEny@aNNu(@R
zu$1vQS&1d6y*2IXS_~H&A$$r~IYyQ2n5|at)io+tw~7V4Ct1b?Vto~Zu}DvqClFP%
zN}wZXFRz-?8=dTSa;3DsyKb7t;j6pA{ZgHi<ldJ9J{@GQ7nMp4I0csX8*(7`faJrY
zT=YnKoyq-06_<{(13Hf$YSl{o4ozq#@UIOl7oQ4OpaHXqCsEUCW7Hd?@_3ZNMfh<B
zRG9!a&m;x|R~11#D||uB`9H2`nyhZAG)UyAaf}-JAHKdai^n1nIT*>f0!u%!YdL2h
z-mI64BmcGG8LsrO0uMO7C*w_vVzLUm)6s=L^M0mJ3Gd~4r&DBCb^O$|bWtTq@G9gO
zq+J9JH?bmBujTZ}ZiW)gudbfoEemArN+<^bLo_C-n$^y>COIHGT{Hw?0sOownhU51
zHX9ju3HSa)K6)R~GEHrWd?Af{9FBnH9ArvYcc81aH32cffDoXYEclx+RdPW0pw2;C
zSIXT=--f0+gAp>XW9&W?6ysL0QYX3Ld-tY}UCTl62o>e4&%UmHOtJMc=@zOrf|`vQ
z6_|JQK-x-Mo)AQT1hRwPmErZ7?=wUAD5_mxBjvPZeOwZ_lK)5AIQ9$H!I40hygV>Y
zbC_wfGz}~#`#TXo<pZbeI!sDBjE2GYRZ9eM$?z7fg{EwiRjXnCI&Fg-97z1mOiT_~
z{aeEK9Gq}W&VqoGLsP=adQLI&mRgjCSgw?Su&y8PO%>SWg+CG9oOqY;FE&+_lAki0
zB71}=<xCpTaL(^AV-eED8_h<8R1%1SXYZeSozOfGZp=fAsh4ajjjY$pz);T0A4sl3
zB3(g!IBUa=+#p88^%Fbwp8|{xYkM71)}d@fVrWkQkA$i}GlLtyw;X1g1R1Tg|D!`H
z*V_}r2NlxA?n|9F+Oms=nVLE346)h74h^1k^p=zUKid8}E~@Se9ED9#Bn$*;EJAvE
zND-x!MnMq}5a|YKP!TW)1r#Nvr9-6~X&g$rlp0bRMC$G{!=uCZ{@(j}|G4*gKAd&d
zUT3e~YsWd@r!?zrF^Y7gL-QZ*HB)PC3MgWq&wZ3>SviF7x;x@k*sggZ{*aU0Qt$?|
zB$E#Uo%qZxK00fmrP++zVADsu!m~Q;frKHId(}p63wly;qFwl|tfvZjjpd!dgvRoY
zw1eH%E*TFBdGdXiPvTd0qG%aayMCNcpEeQmjBI|jrgPxW@8j8B&XLFVZ*5#y-^uuS
zjDMZ3V~r}&u9c?Sqwc7|SW>)p^@czYb@rWzvZ^8uP2Hb&>*9E)89Uu+8n4~hDSOA3
z|HR$dW`B9jpd|ZH^m`fcvDhDZg9@$AO+poLy(c1W5mKcaFYg)6yV5Lh=1Pd+^zvkc
zC2(t5=9BKpHro+DZL8p9?f!S?o|ZAYb%jO_bv>E&8R+zQyxO%gd%C8>HnU*d{k)pl
z!eLzW%eJ-04@7npXj`Y<KUU+)!V3gt9dz*(^qj?r#i|WPe5+?r;&)7_$Cad*xHCzZ
zxI@}o;+ZkJ&y@7~2j_}Q<$NV3sJnh%`SVg(u&iI<$4onNb4z?!c(7fBeGO}6v??-(
zo~4;UkR1wf<?gd_e!|?FvOZ6tGkqg%^q70^Wo%pL=wPMmz8d)GozMgJ2MfWhF+{62
zb5NYoP3QNed90A4VDmly^fN!PGZLc}!Y0R;_PIDJW*fQ}ohpUv>%ZG@QDgg)74W*L
zz5Zh92V8&P5##w{foK|o^{U(37`%I!-O)%U#tJw0cTq~>^V-~zoM#xm^9<Q(D_ePv
z_kE?!nUrQQx8BwsDNR$`sDJTg*})^w{D7Lf0L9|$*k;e{vAWb%)}+HNdEd+DB16tP
zwVs)+&vDI;?obTr@OEy#IP~Z36{9vk_93HBGk5T1U*c_FO@%Anfoo4}4o0sIY~+aH
zu{)km$yFZ)b#RH#%@ha7>f#dmAH2$7Gd!6%<yei`IBckUSzI~?cQ(z4IokhxU@yK+
zhxdLmGJG|QPIyO5u*5F2RGsbI&LlYFDx;ZZo!oRR^T9|c+LOi7JF93tz-E?}MCiux
z1R%pKSY|iT0UTL3-Z-G<2AW(DrIPT@b;lRqee{}^9xiS?Tx1vD$jaDGMj4w&Hs{n7
zC2nMh$VrIgCuv4ZNp!8xosP-iH`o1`T7C(?Vsm8D5MO@G{A8z{)p@0op11JzjsATf
zd^0Kr%VpYrAK3c7PpsQ2xTmbQnf1)~A%Ry(H4!bf>+fa`<I0B8#at!@&4>35h7L@O
zyYU`b>CC^Xd()A{aDY>mUN}?ZAlIoC@DFKA_`%AzG9=mReHu%n@Wmx6o01P5FBx9!
z;bAj&P&B&Rl9Ur}RPc386zq<oS#fjEM+zl8d7=ir$Ce$on{qk}IOo^7Iv4Jiznqct
z9Aui@%!}~Bcs|rM;*rT2q~e`BfNwVM$fm5fvMwLGAYRn6zI4zlGS4}ywdE7M=hs<W
zt-E2nYgTE?s#hsnpKHX@9Q~zV>1z#23FZl1sdZh9c!Q;05vG$ZU~!V+!#6p;sX6p@
z`sRKbsVAjVwEb#3YaDE^hU6R6Mn01_N=K$T>n=^mCWc20`A&{(zUwOdBr+FAS)C|z
za#+#`7Jo2D$n19Xs#EP@(P>`Ai89LbCF4$`?LER@<dplqmu};xi+ka1&McKy{_XXW
z>+TVGj*FgO1AFZ<mgcTr86x{c)spJ`xXBkYmj_-w*VpF-TiM4hEsY$<&t4cUjhMwo
zuNel;GvykVE_ob`Qi$gjBu{tT-Z;ATjJt`4<q8w-Y&!0k9LM>Hom)aRU+ej^Z*qR(
z8%`1!>m6ACG`{%F1s<qx^Ws$0_-0<R>nq>9*VK>v+e&fHxVd1yL^lEZ?G5kYY>_ce
zSCOyl3qyVDR^F5smCkcj?Vo98J!Cv)7d^h&b8@!o?(yZ>_i1@~ORh3rnu?CYH&)4=
z9?!O{S9sw1+*S<G_^x^}C#$2=hoU2&IXCIzH!&e)@Sx2f1vvb&wa1*Io!YZwn!l_&
zv7!@=>o`xXYeQB+C2!b{M9ge5aCIEjp~LP_^&HbwELpOf^){E`OvJzPj69{%pURfW
zS&%54X}8%%^KI^h9o5-^ddadWzZb(@!F7FU9|E#U7e>wUmyB-Kh)9%<zU0YGdlxZ0
zz17VTS*6_5Yo}g(d~BJ*NtGdJ`U3b+1&^Jhxe?1;>9V1cYtZf67$KqLyK()X_#blT
z4Xo$*y{AjL>ALf2(Mv;49he|d>4iJ4@2G&fsR3oKWLpwJTXtvFv}p`3v4oUFo}Az3
zOk;SPe(}#0e3v{Pv%{a*Fh##?CD4{UGZ;T7Ihe)zI*?DB<??&#AMkqcj%;ddQ&`<D
zt|rlK$0MHQN3r%>)-{8u?fq6&k!)sDOABs^SY?m?`{Pxjc8rGX1FtQYZ9Tqqhb!N>
zJQr&ko$1If(7`#RW=1pb@puVU7QVEtZ`Ea=@z(PC(1wVFZwmjnypMKBXI0Oa<o-7o
z5{7#1=IHm0UEirCn`LI4KfjTQHGaM{XSQk}?$23rOwgy;cpz2CEBokHm!nT2Rzky{
zvZ1)e*|ml5Rpb2z^;M}=1-uh&-&F}3yY0U3ZEE!@)4s1IwW_VG@OYJPA~~s2J&rkc
zi>)<k(m^~<m8EaSsV3*nEqX1|=kNu0lLwui>cH+7^-_$IVt9CLN`3R%itp09!S>pc
z3|yb-=WF8Zox)<;Y7(--Hj?Z#>Eu_m8K*ZLWfJHc1X$iT7vdD(NbqvW*j(tTTL?LN
zzrT9Dz$0sE=+CdK&QI-HfB(pv$u~DMmiV5Rqq2DW!%I$b3l-;*Bi~l4BD(N)5koS%
zRevh&1Qt1Qw%Z$P^Cy-wID4Ha`W(TrJGI#J*+>0_@SWSZ=EFu=O64@G&rsMMzP$IN
zsR3(+B0Cav^R6Q8tfR>S&XWy8ulV!}aqB{SCF1-OManx1Gl+%>=53vNqpk%VPrSoH
zhmIvj$Igpv?(FM9%}HVull9!VKA9fQ$lA8whxk@|86$S0yar$1tyQ->@%s$!p@7l$
zG1(-m*{LE%3{7k8x??%}PzNrvdT4xeE&sGgJA>?G9PY>squV)?QW4Q;!PV@V)&jbD
z>)55aj)*IROtJzVOx->fxE;?pMO@%cOi1RY<vRI`6=RFC!FBkSwkDZVe#jc`-cAI5
zbEm-h<<c}|y@uIAe~EM<v|3_h#7;&l*x_vW4qDw4QO28$I;Sj|(SJQ%s4~8FJ9@?s
zH*Y3Rt~(OB7R`Qr!j=Z_P6K}RY3>iM`f9F)V+(o7?X?@7d3EbH?ZKacdP_EJ8w|ol
zrSFO(M>nG?*xw%Bu=}z!cgW9vyRR_El~LxPm#|Tg;zDF_r0x(m8M|&~RGBYUVo335
zFIO220-wb{pZjv`-nNgpoWN?f#I$DDzP2=5@m2PX{kQoN+y-lGPb;0u9B`sykZSe;
zrv|JtJrR|El<YnDHLq-+HT!x+$w0jRu&9(T?wr6obXU%-cAb(Ee(jnA-3I0A*mK-8
zdU?zVKQx31c1Q=WHedVcYgv2p^gR_0FxdKWLimFtkCL57TIsiS8$0i%?Pf4P=ABwH
z{?_w+>!IppuiSgg=?2j^^qI)isJ)<1GVU?-rIutw;mQnhURX?5Y$Rn-u6Oq0vESB_
zHGOh%+hW0@vW|)mE=k-Txi}*+e~9IgSYfE><)I9lZ6?i6vVmuoui|$?8*VL%KU@5m
zRE)Fr7?5B$Znn8GR`oDW^m3?UefPv@v42ot%bT^aOcOWDdpog~wZevRh2VRDn7}14
zV>HN3i_RjsONCyFe$y`iueldEs<}ozxv9Y!<lK=Pw%a@0-}J-nZukn9&3#yK=UAT|
z-xMFC7-Xvx{c+9ClXLZ${q&VpJ0pDa6CPZW<C#`A@WS+PWJ3<E66R&|;(n`%_G=+O
z8JZlQEX{eZus6GCOi=2>8{diwIEcUf9%>;REE<j96!A^UqWSVGBx6;d&0b&2NG*|T
z#C}|DU@`ryYmZKgfrMH%b$Sn(8plu8N2><+<E(X!l0JJd)o!S9jo4(^1ePv{NxEyr
z;nsKDV;#FbXS857W>w56*N!%{imk&ZyPNLghcwzY1clKlj*q_VphI%*P8FwzO}Y8W
z*jTu?UpAY!i|DfGCNGi6s#`}Q7j=)<$>K#gv1OjI-Cf|j2e%J-OG6gQGcq=9;Ee1`
zljC+#xXaKL*PJ`}iHMBVWtBYrHDMZloeS4n0}aD{3KEB|f8^X!#y9^N&ckhvFs^<m
zTY4xt_vnVb2ip~!5C=DYU6t(@n^yj6>q8}xx@J?9g2qC)Wy|3M_^x;7BLYtc7-+>C
z^m?{Mz#G>c14BhJhl0*WDS&;8)ucz@Bi;1Z4!^8omt1M9A|*7=O^BIRe|tqQoXh*c
z`-TSAv($h+`kOv$`Zu~mwloHq^LN|D#Coi&=MWjK8cPv@hbOgL9EEqv>_dfjJQO7G
zWjr5{&q}>*qn7Zor}3?~?^I9Hvc2|aynzig*n07tM={CD1Ps6(FWf`%sQ53{#UJ?7
zo5_TC_?0~IJ3FdQ;`bjf+2mi#nA~uE)qL@>=nCt*nwcZ`=3)U`ap}Z`13L7DiTIJ}
z2)0vd5j#GK!{ZLPIU`wmd$K#OgIhf{+ZA7iBVKTO+lWqPZ{A&bJk0ZAg)1Q5E$3)m
z(ZD*K!XQ#2DaKtcGWAZ)rc3nIIWp5`s&ze1si6mnOCxd{rd|=Ap4UfYr@Mr3wQ;X>
zZ5|25w{IR~jURIHRQMzO+@XJFQ>XSm-a$!-eEoR7c>B5|D>?aAtH6hfl}q^9EBU`#
zdet@*bAG;nKgSD_afr3Jr7kIe57pkCZfGmAXG{_f6v9kgpZwD43f_#}bbom{yUm8T
zC~0ZPSA9lp<ubXY-QX`d-|2Ub`Ab73?aTra2G5t4IG3+)Px3BalsN1n_-JLKByW4a
zz@1=I{_i3bE*Xv{pSv=<bC<7Wt9(y&oRiLx_*}c+Wx~P{Uv?}73I37z!Av)i^+PY(
z{iyz&5j7r&efOm%Vf;-!Zi8|$^p%Fuz<s!Vse)_tutts#Tk^XsT-=Jyw)?Hw6DBMY
zHS0p>7$!GBoOf;=7;j{9N_W(y)o59xN3eMh#VPZqisvV-s|q99oTDX65A_aqAh+m*
z>~#tS`_|XjIq+NizLz{T450cmtB)^p<Orv{tm~k2@8no6m$BDi%=i3ur^8@?dk%Su
zn*3zq=}fXIZClTe8MpOMw!qD?O_wnEU+;O7jPqQ(R_ecbw~l$lIB&@%*(ULK3GQay
zts6<^4rJi>vk{inL+W@3^=+R{r&pP)mwd51JJQPoC_fYYW~o4D<v@>>_IpRLprtjN
zWy6*|_#P$y)h%gh`)G)ehofG>Zz}Cn8xNX1o;hUJPJj{1j|ILauY#jyxsteARz-)w
zQ0DQ?+j8F%@_)>KV0resj`Nysv|QNiC^<qiPtu5X`l=RfGsEEE@8>~fy_5{F`*qN7
zr2T(%6LaPFUD~k+j5>a?ZW_b;1H+!>3zZ9;%r`tdzg1<^|9Kyqg0<V40dtw${M%GY
zE2jwS+b1@YxfT0+ZWOCBb6QxE`6UGpv0Y2@LliS#1Al_aiLWBrHS9V1#mMLI@W6H@
zVX}o1E|<QMql2aB7q~OVPGXWtfw{~^I&9aB_>5oRlIY6K6k5j?Dlx8zg{{Sj!cY6Q
zBYs4XQ;hVB8_s)kP37Y56}D`7`HmFF>@Ri1xXj2|Zzo@yzwsn$iL%VpbHYKFc7>Jc
zN3Du|MY?aCl5SPwQU3nh%<k#m+$9*UZM{8S#^bl$i9RUpxX+E_1z7<49V=Cs`EPkz
zswhP_u@^qyPYwCS#w<~kk7CVV|J?8va${JC<6_KC*|&Y>+IhBsSd~u4xb3qqq=!yl
zGe|sLF+C>KxvbakRB5kQywd*k;^BMln1#~BcZehmhmvLVJN?p%5UFwbcm0WB5lKBI
zg{6n*U6zEl4hJ$g($_Rm`5JU~SE&rec{_bUJP79tTl&?YpE0>stoXFvb~~&p`@{8P
zdUiEe!ma2OM1*-+qwhWU??@OI;Gh0}V>3<gt!J6D=0eA~Uc$G>sTt2=J8JsE)Sg8<
zr){ayrn@?-r40>d$Dk@|)D9HuoS_on=w5zQJMQ*~Z-418o7TF0G|uMOu6gq(=~4$p
zN3zrBRDL8kj12$U-(+biF>ueoQ%1aeo3=@5upphX>DI41s$@gYVh0}RJ}gr{6H19X
z6X=TLJJ_CieePLo$*IO4=!ERKn8kc^TkrX}#e6qM3Qr8PM!y{<V<xhap1SrX&z*o&
z5tf7boE6(6RA{>Lva7AgMAt6SF50e#G}hPleJbkecw4(ta;o3j^n_*!diw){TC`P^
zxi}YLc}JZUy(XS(b3N*}jZOcbD;t#}<~a9Sjg$STIj;G*@t+Tu3aoaFpNJ^3=bjoe
zX8kpzwJ+~PnO|%X-DkeRf=?FKYon+d0ntGRnMNC>wSCcMFI+9|4rnQf231<cO$>}2
z>^H}R{1D?j^v=Y|@sX8Gt2^h3>jyTI|Kxj0KH@yESuye$yPtK<sfEFOQ`C6Y+1Pl$
z=&MRLvB9EWXP&N8(1ZuB%&(AX36wP3&$+W9icegdvtp-qb}R3^%Z54g0~sij_(ed}
zMQeYt%5Arnns$SYQ=;O+-a|62zD;XR`buh|SV1WtipouYnoLs;bCzZLJi1ynRB1FU
zeE#*#uXCv{16M4_nnJgK`_D2zV2a9JHn|?1z5E_6DsFRrL0V1JY;{>+X}_hVyW3(8
zno}H^#Zu{(qGUm1t#NFDa>4e|5M8Yur{PB~mn6X@1)o`&M@79S#P1rqaeH?Kur}l2
z>Qwj#6Uy)U8w5T7tec4lvSQ?m-~Cr;ln?E^`uS|WDA6fK&BuVktMQ(S&qM!6?tbn4
zqFVcg8eg5Q3TG`7ad9hD6RG@hDXz4kJ0d1FzqG-LOX}K!T-6#}9SqJF^h&e$Cc<N+
z3>3Yy6HZ%ekyNp3^G-f=BRp36oB0jDrD#jOCsdvp3drJ>x|W^fH4;Esi-<Bl?6$%+
z-)O)T{k-9W5nQn3a5p5ElDzN4pw;gyK9n-gG~oB0PK^Yn`!+wcILpC^V%|^vwtNGw
zPAd>UA9uc-Ej+Nfq{Lq+$4l?Ao|U(at`GG~BULA?_t1m77B{!;*;)))?m4=D71mfN
zH_2M#@cfN83ya}rc1~W?#c-FG)6#`h3?9hOJnVF~O6BL+t#T{4y}H{%JSD@OM}sWP
z!D_~`Kga(S=$qB&x!op@%=d;L({0E*AECAXhUNZSH;;Fr4$_>_p`52VT^`*_Q`(>0
za0WQ-qt)RV-p5*MPAOhLmESDLi&RDPyp%FZ5JY(+Wgbmm{}FR(B$(Sx!h0yRRyVTa
z040()Sulg^u`5iSmJR6!FV74c=1F4R@AI~tx#}0?=_(5b*ynwLp%oed`^xHC^cJLP
zw;Teg{T2+fex0ek`FB2Hp`_6`(+m=%R9kYBqe4ST;PE!Yr5BUwk1QC3d8yx4oMM2*
z&v#J!X@n1(sqn;23;8@}fZ5+OCr(G-Dz|TyZ)iOd_zd&7|J%Sv{^zunM2%ou);XzE
zeNW)$4cL9-{ZaMGDsCkWPJB{65B(&*@NIV$Fa&V>;a<hC7_^2nhqCNv<$7$S_IvQe
z565q{Xhk`_d7)?57<wr~9WIM1UlR?lTvPq6-MD~`9Q=CbuHpC43fw<G?|5!3S<)Kr
zd!(|w;V4O4p{>hBu{b|Vfnj3OtkfmT7Q-+JNgYJZUwf)9#Up#{f;1i%ae#l{|J(nS
zdkS9g<ZK_hO^ttV8073RY7`Vcd7+)MjKBF7R(mXdeULZI>RZ?N^`(OK?{4Peh`Czk
zK&&ZsxYxM$r=c07RXF;a<x-(@#|%Osoc`O=`0b_7@6n&e<vtCVBLl;~jjJqW^%%4I
z-DdlQ0>5+zd!WhDc$X$mqpCW(TC7Ox4>?TI?kt6&<$XJQTSGky=*~*tlmaG%p%A2i
z?nFf?1k|0a4Jibqtt{;+1k@b#?Fp!q+*POrqQNKxuISkr5+6{wDSh+KZ5|m1a}x^+
z0q~TXvz@)6g`DLBD*`iBLn9L)%$b5q5{NS7rVvoFy>Do1VrfLdbyG?W;A#%m*5-y5
zhCrMkg}69T@>N4S16vbodn;QC7)%flR0+)0tz_h`D(G2L2*}+B9Zc+<DFm)+PzVVM
z3Q`DYP-uY%wTPHDg%AZ2i9&!D0FclHL!^K^Ea6E)FNpW<&HoYC20bwlD-4kp2Ki3{
zXhcC2EI|nNuk8Qj3Gu*!Cs7C(^dt%a|BuJ6?7fn~<0vHb9Fiasg(MY;LPCs?P`m(u
z3?X!e`k<gDU?l<Up`f8AG?G9;qe%Op(SSlU4FyaCuGv)y+zEjPcQJ@P7EXag3kpF@
z(1I`$CTKwdg&-I$NGcdD1U)Q7@DCb<@t?A281N~Y7#=hf9yAKI8y++YO%M!ZqJcF?
zG|--4Be>hE5*iH&CTfp{v`2$@>^_PChM|d(LH~;k#1q&BE(F)2v81j=Loq^QiFRN~
z?ZANaLSh67eK3N5`}}hbMi3~95h8dPBSh+9j1W)+Lr7r&ApLiP{a@HHFa-1fK`I8e
zM=BhW3P(X6$G{;ri2po+K>#B#2%<s=5`{=qLSVroNJ7S8kpG);z!4ZIlQ1A@Aoi&L
z)$Ff&P;juoe()3)L?2vWyFSK3amNz9f(2dy_y4&cD+tuZg6KoNgrHtRe|rf*y8P1<
z3%rKJ5*>tvvH}Z(|0e*rX3wKApfMJB1>y>a9)<tq3Ws#T5J}K@#r{nNEJ%gFTu7b&
zpNUu~v#}uf5L+yyI0!z0h=S@0xIlgefW*%P@-72F!2&X{5PAxj2QIs{2HZg;U=c(j
znDe(23<;Wm0T2af4=#xRq{1Odf)v_NBMQ3wWe11Y5y}VvP$!TByQ+dT04SQk4}k#;
z{z?LwfD$AW69E1i0dWT@fD*(KbpT!f_kSe;AE1Oltbuw$AkhEV2?2MYgn*e4MF@%z
zK@jBn|0D_l`%ywLVrO7HNoU{#Kp|);1d^VV0tqDgLkReTgaRCc5+Wo!0Hpd0A%Olu
zgd7I|=r07UB)UTg7>W`C1p?9%4KV=qZ<j<UfxFuNRT&M5#}HM<>=6$N3`&SlFaUtK
zf*jf91l)y!5d#k+<Tat45IGpgYe4(&QD}-q!9W57ePF=;f9An}8&EK!;jlf1!yv<9
z#Aw6*O&TC@FyIXojA%FvG8_gXNz@63BuV$bLHW;27z%nAjA=*>P;z(G`1{<hSN`IV
zEZ{hBfr>Z^21eN5F1xn=Z<oJ){~vC4yZ-;+0EEIp?Lfha;|9KG+`yr611Dw!{9iUe
z!k~U2^HFf5(5^G!z(oKhWC0xH#y_vaq5OaYUqN!fbP6v24SG1Ji6}U54gsK{`~OA-
z94sABaKcOq07yPK`Y#DeAUMbzs27wn@c$|hxPzF0@dc4UB7w_)(Sn0qLLtET0we?&
zSpO76fO3OEfZ7RBK#Gx2pb~>1R7?Q=7H(iY0t`8@x`5^q07&K%6aq{g;6gALv8Os9
zpz44C9)lhL?jn%`B^ClC7J)*VvIxjw2ry?r6x5zRP<|nZ`GxqGUyyEKT1O$kTn_ai
zOyvLNBmxa-P4pZBc#cE^FsY-EApD>Y62yI%@;^ft31&?ck~n~nP$flz`bl68?m&!?
zM28^%IpqJIng8j61TF##E~3PLwQ^S?Fas?2zy;V0sRS7dtuc3n0kctHxkDfUoBr8>
z1a%0k*@zTSV@N2#Y(OClE--(RQouR|Ebs`i1Tzu|1<W@TDBw>>4shjvlz%!xt49>H
zY$SlcgB)lN)B_j58KQu?4=%ftEx3a`Pr?M`C<<E6fk&Zr+&`VsASpo;kpj{X1uf=?
zE<l3>{L5sQ*FTnMsM4Vc3mO3aDh~8QgAk$6U{M2c0|oE@9B4FD?$Kb_K~I5|D~U>A
z7@{y>`2i>xu=e;zfmUWH3^4;R|A!0!!ZFZ9iXp}vLmKmcnqxq5KtYQnh(8EExcuig
z42b_<lOb*(>%oN(Hw;uRF#oMz!5wfM24n`r1xg7Fn3#x;!+@Idm&@PuB+&jB+uI09
z1bG8uN*LQ%FwOjR-roTHKi&WiSZLH>L12i=U_op^IuM2`76j#=H?bf#fI=7^*uBM<
z&=ukZ)e|gnO#!W}(9jx+Km>OXum4qMuRVXQ)doF5p+ggwGywcH459!bXhFjK2LQ=z
z4KM_t5PS>()c-#pgF6x*Lrg#lfeVz!XhATsfy?f465K&OLG>ZDl8hkG2s%O2G@wB9
zGq~&)8*qmLD8V@ZAffwRkAgd>7g1kmz6SSydw~M`*C{|N7$`7cpg=AL;BU=?C}2WC
z!wAy|0FY>~8X<ZX1_mn{4%7ji;6Nd8*`3YMa1cjufl?QM{~cO@Ei{RO3zR+p0O4@p
zTq0XIC?sfTHYI?+eW6Z}5zq_>QAmd(zyJ&490UMK-9kfi5E?<4JOKa-BS1%@AOxWk
zF%*b@YYZR=0jee%L8w>&{8iz9lL&ee)JimxFqHy8GK~NXScn9H1M-m=(maAHFB)u4
z2$X-^0XML>pa2_F0tL)H|Hc4lgeZiqD*&VcLV=-=2DuM$1IbR(2iiBI(S&6$0Hhj#
zAOZ^5%s_p>9QJpt0Sw3i_7f-|BqS6lEKo6n0C4I*3bZc-n_5ENVhM>w@Gr0j3o1Vv
zOY|_bPXhbg-J%WdU=$cZkTrr3AW3$Bp+OVD2>_5N2QWAV2AbADA0!xIe^me&k^)0?
z8~~(!Ajg3wf*j}=<6j?WTEd_~Nd?@XLxF!3=xhK3?fW4L>6{8Mzzr&!fC4&^^Z_KO
z333kxLz+wg69P?yogM%r(*(dU6rhe0<Ul*ze;Po$T(C!lxM79B%J44*U_zjYFa`i1
z;RY}a1=!0%+yEfq1~9-4MhG1iMjASR0d6p`NP_x+>EoXq7??${#8C(UDK}^of?`e3
z4Nht)77i@MA_yJ@00G_a)(UWkqQFAy93TiuT2%oC1R)9G27pu$5)uUVp->;N$s|z@
z>>(+zp!7i$Q07P|ppt<mFt<V!P!<0fga#D{OFaAmfMf&#462w2!a)iINx}-DP`QAL
z05tj$V1WK*38BzbiX>zg1o!krg8TxFge4{f36Fx>N*Eka10)r)3t|jeM8X(FIMe`3
zb|R59X5d*6G$AnCKt@84#7YQ-B%lf50gyC45DN9g5K0dONxTiA(CPv@GlAG*|LrWn
zsU|=n^|6Fv0zr~gfl#P+V+q3of_vP6CDdE&t{bqVOKtEh!5_ql8(@3Ai-o)kyhX4R
zKvFva3hWdTBE|(k(zpN=>Iv<5fhhoj?Gm`|PB7pWoaTVD1i}D^AgLPw3fv$Bt+Jtq
zpoR9oxBwKA3Wbh9BpmV(;t6~NnjtyF)iVTvJTP{_gM`HhxCPD!!<XP+0QYDN&KL+p
zLcoPkV1Y{_73}B%5jydNq=Iz_DG@9_2#rKr!BSx_5mEv=1ts((-M2x_VC4Z$E1-%2
z!98w(CIZm7>xMn`5o(5H5|17s2r?O5cjr~;7IFmf5D|hTRSH5OB5}HaAZfAy6fgl-
zq8q@dCp88ON*^HZs)XGe87!m{3_3Id#sEm_BY+Z!gdzioq*Vq&fu-QggfI{RBprwV
z1-8MU(_x4$bTs@gE&v7Ig%KwT2$DJwpb%R$$O%GEFz1u@gigF+kmHDu)I*>dcnC(E
zO8^8z7`j3u7fL2@3&IAjL`yMy1{7$9ECmx0kumAI18Ro!#efAIfe)CHNK}HRCLtK{
z&=rCtD{u&fWI~6kP*12vko1H~1!yEz6#(}Vp{fEWo>M}QH0uEhvK|iphu8v0+7qBq
zPZ)8O0=S0=gS-m|t%RQNJ@p7Q13TgHUA6!v(H1lldJ<M1&_kq704Q(*I4vRg7C_Q0
z0x0k;xDsVzNoO&r8IlQQEMy9ls{cF$P~bj<AaNK1NJ<1Kfk>Q0zyS=YLI4E{A&6TG
z2$H%Fpul|yXxji}0!XSYK!LUh;$bQT_w<Cu2WTY56F^7<=ya8sV&IlYCL{{L_NWAg
zKlC*4DkK$((mzW9O6W-(FJLMq9WMX{K0<)uP3*ZR|3EXumU!d`;GT&KpdkGbaFG9y
zOprIEGT~5if<{7I0Nf)J4h|Clao1A#p3DW!z+?oRSWy7n<3Ko6QNU(`kemRLW)VQ4
zo<LoKLO?%Kg%D8wA&3WG5Zp_I5(Pm#`-0#ewg{*efkvW-pkpu+-y#UPfFSJh!9&2A
zq(o@L4@B<v+%pG*X2`e1Z3+bU*a>Y^phlu8$i41E65NN}bsuuC`;Y|pA$QXnxi_tm
zgtSHy2O+QviV<{Bwwq!|LZUzmK1gq9sYhZAbQT6R5~cy*1=48%pinMA?=zvE;CzvA
z1vU`MBWM5>8(fLzfFnLq#wddGi5ms*&|c?5TLsVvvVg!Cgr7tuXqyFy#A*Z}WDYn%
z`YV+%6w$kZL+=e7nh?0%x{H9e0wjzHbr%6G_#vs#n=KL|^o9#G66Xm3N#_ZGf_VZ2
zl@M|Ofr8))B291vxFwK@`3vGmnrHw8s)H-R!${DBL@Gdmhmk@=7XnD?LV$w&1qY5q
zspvhm0W<^gV28F#+*4dZGepD?&hP--v&JF3rUZ?IGcySOO>W>7$R4o30!wJ%b#Ntw
z7Qj7vVF-FbZ|Fb|!b`e;egr6FE|!>W0Fq`KKtT$j1c{*qkknBC1wFx);3yPyV)KtJ
zK!Kxn-^D<Xlr2CZw#3a91WC08DDWb9!9ma#z&$bvlN$;;XaS}GNSZGI1zto!M=cN$
zI%pwL2s&~R0%=W1CICs337{aEz?mbFE%YXqq$k)yLqx*H5`v_e22hYnsNGcsfO||K
ztSZ1!Akh@UJ6C}HH!{F2<Ob}nG0+=N5~<LePiSFFFa|7afl1&BY#^jCxCH@6gCz@O
zD}aBK0%QXktR}z}I^-fkQl&sM@Gm&vB@*F#GzQHO5qcj0^@QF8{8I^_Ky`4gLsSX5
zXJmjw9iSW7FA~{8-#w7@1gF^$akuB5vly^bC-j7li6NQL0WnEW3{+*oK?xx;0FwF$
zpuk7qRD_@q_#S{X-~a^*5spa!Tfza!Kehk`t_RoMo_oqDIJYMBB+h*RBTW^6f>Z&@
z64s{xl4b)yK{fyj2&Mo?Y6?JsDZn0rZviCrEkJ>9F+!j$K-z+>7Ksx83bBO|2QYwp
zdP0YvfC!d2P|rO_ln@F^A7*!s2XIeM!W<783BCo8)VBbId<!R*Bn*5{NdhS3A!zvs
z$%NL8B))~tJwYQetpVK27D{VStq8*qz&*Z2K*JCm{}VlgAhlB)`V{HE&!Y&_>i_-o
zD3Xtq2%k$S>REsfr}lmkC2g)}WJiG@e${m4ij@=4T#$kf6nx^yf?gzOQwT`f89*OE
zVZh<90K^tT_`m`UeCTAaXKrF3X=!9`2s#Q#=~>Gfniv_|Lx>vq(&`pCp(ApaHZcd^
zX2F1~pwFd9)rXA#Pkr!|y`e4WVXkLyc-7Fr>ORo<hM}dAy)gyxgqqOTj`)F?Q-r%(
zqotSN@#3Y^;<>&@!i~<IjlXpBBDMQR6N&Qf>o3&(4C@}3W%ekvy^@tY03UoGxnjy<
znTl`teEyik-OPuAIf=;LiWatr1GlP5k&mCfv+QuX`uk?&XUU1`B9k*QsW;lmuT@kk
zu`x@dvwb-Sy5`S3om2EO`xYhUX648_N8P!7h5W&NQLgKWF$>Ri65NAXvW^?3%5OM{
zDDq^k8@VaaX+G6d7E0+7)J!gy`{euK$2Rxvh2dz}zPQZc2z3XkmQ#vlt=zF5@l~SP
z%~j4{uU|F0a$D}){cDZpaD{XJU0-#A>5e})ptz~?hoh_X%2~d*AN>!-kf}tRlRp#_
zq3m`$I6s+tP?;iyTaJEpxL3UMYG1#EaitRCF8J27?LpX&py!L0UhRIySd(Oto=SA-
zf<kfyHw#Cq+;wCUmBj(e2j2_)Uew2J)Z*&Ib-SCF;DPJTn2rjpM5q(JH9KC#oGK#o
z<?L))<r>Y0_Z$2F51;3OH2wcKfKaIS25{ER*-cBPWUeXVeEmyav(Sq@ov#B>S}*B)
z7A+ftLccyd*=57XqhKmx#!dC~GnL%+aDF+H#ShAVez_~Z)mn9&9JA>!PdMhin)7f!
zMRDcf-o`sznF-45F(EaDLs)#BP21<d4e{cgHn-CELrt5wCM%D=O=-U4@<);{ppQS+
zbY#w#xBcS#KyY#YkMl)qvps$12Uby6j00YUmAGbLK5qzQK65;!uX1F;eKSY<rHGlt
z{EWg=#J9&1t_)<C*p7<_Y!|iC=;p4ac)doK;bkT~-yX*w(<pYXJ%<&3`Gs7<XZyM<
zJ<Tt;M@P={SN?7iCPUlW8-rzAr<&t-4liT3S3NV%cV)ZZf6YsQ{!}$1c($?map4;l
z{zx5<0OqRb+4~~yVdCH3w{92O=X}l+#Ze!xWF51+$X1kXA0(ED>#OJAWT=e}l|MFW
zKN)1J+kKUdHn+v~sEVwrYF%PMYwQJu!Rx&A3YTj9wZ=oJ%T5aL&%6z=3RBa(zfek{
zD*15cRo;e|q&Mwp)mJjV&W6y^EpmHvoHo&Ol-H9pNs1Rmq(5urTl;F_pl4tEQJ*>T
z*rhA+7`ytr%G7@Xo8=mo5k9up%Hr+qQi?P~-XeZgN6IrxxhSdLS$E^XyBWJEK0(yd
zUraD{vD|<DWOVAV`dhW0!#h{9HJ7FCB&1|XorT*`ydQ1)ap^bb8)-$PBLAS-MG;JG
z30Y2wW`BXEx^b*#$Z42ZUaIB|?klR5IQ{!4jD%<t@w8qM8h*B{oaED2<WB^{6wl4x
zg_$>Bck_vE&8%<QxkY&_PJ}iF`>g(n{axVzs<(HjPJA4TE$}wk8NOko$WQh%D5wtu
zexp&tr_@tk=)!5Wvo<t(VV3?A4bBXxprw}-eWhA4BJAG!#){mD@n5eYM|jWm@GqPW
z>A&*&6R+RL*jpFogx<^PA%>XmX5TVgG@rg{lG<|UD%X$xV{H>Q&abspI|LW(c({Vt
zuDnfnDmGSq!s6vr*YCSWM|g%M>^^s}y$_yx{3|)*<PTO4tfo12Vo2ENNrSisT=nY^
zeYqzpK_Ow4hjy5sMhIM@8w{6hexf6vTn)Q*^WsTF*1?TSU%U@b{(chw{fY^9by!41
zq}EBt0NN_~Z~W``<g+hw3WSCCf28{3b;j}I$m;0HY&z68zT4@Cz4^!A^d4HXbyD+4
z_SrG4(4}ywI(g;3i{*13nxt=RzV6xS30SU?Pq5jp@paB4tm3L)<!a9EV5FN-9cE{&
zpC9+7v^Y%*bD~L5|MKR%+}k5ek&$X?wmOVAo2*Ms8K^@;>9V%)GY{oW<-|SR^y)2d
zaMhmNKK_05YY+4DkYRa#mBGRoqd}LT>j$i+gRY;mDyhGC(8|63;(4pB`irNmrh~7a
zF1C>6zqy#p%^kXuafbeb-fejvdnTG!A#KH`Z6&aEIty5~DXb7ypc`&}<75KI!j5(6
zK3vz4f(sFWd6MAgEck)pYWoDi&k^v$1%A$e9}M`puR5hMfOzvYclB`czCM0hb+vQL
zLH!!-au?qyt3IowJ5-*(%y=t=zQ{02N;kBsS!w7FYBs0`(IBQ^Vxj|6?wVj;WRo!L
zyR=eFr{t<SrGByb9@5`vxx@9GW;4$*HqKwoDP65~ANotaD{611v9yp=TYIdZxbSj-
zI|2TFbvY?yX2<_Db;-dQZNU>ZGVz}gxKsPpi&lRx*f=x4H=uT;Jjs_M^;R|X6yq=H
z8e1Mz)^pj|6K^b%UyQzKxT4>+@R?U`t2X;VbC0>|9WA93V{Y%YROy`f>$MS%PvoAA
zN>s!?$$W=j|8gMt&aJXnwa0tB?W*h_<1w=b^u4_!bI#GyIqHX<rrY{J@8lt}7JluS
zPntkrMGfrXnUPSnYmx(prz4F{-ENFO7ewx-_o#|N=gXyAqe(A5UimR+!siv$b1a}m
ztJC|bij;bncRvksCH)5X>8Z_kqB!)}tr=aFvl4!ZCf-fBganWNfx9m5%EPvkiOPN_
zmOC@}Pa)1nHTOA~)%TB)-;z`13O9S)brR27U_LB48i?o`ey7jVq_ANVEWcH~tQsbK
zB2UWb8}4^fbJ(}YwZ5(meN3`Fr;b&Xo9d(-v#)u7t@X#Q``(i6@{GE)-_P6a_?d?3
zs;7(=KeYe#0anTBU)SErCaGV^qP9I+HqkcXDIhRzH0+$FE1hy@OrRo`AJ28t+A%im
zjnJ~oNy*z?FFnFepZ1eF%+EKY;>BLcVv=xBrF0xw)1{A{vgeBYz!@Y@A10Skt@2Te
zvC3Pkvr|1t<TLE3t@a{oyx{R^No7TI*+Hp}*CxlO>aIl?(SD`G|NJVAt9pJL{3z6)
zs`IY;z)yDVrm5ZHp^lpI%O(cba5C60-b=~fFGeUO<l2hA>8)AgeUu+ESO46(l#`S0
zcT|MtsHg#Zt{to5%n#9s?s{iT_VqVBG^Tl%=#y4I+S*LPZt^RZNWOWg7Mcn$|CGBC
zg;xOP8Z$C@`e3QtEVmc?P}*xL_BES?)DmVFs|xMZrI{{SoLxeLltWbNyv<NUibkr~
z%FBa{^<_?}(zdH!nleV1_}39X8U05oyPo8E8kXcGi@gDV?00mg%j|-Ygr9(e4-+B?
z-v1Fi#4%5umge}WSFI<|7|>E)M{Lo#CBuug&tt378S5DWE-I<NNW0rQeoDTY|Jo5H
zHeTIUZjWrn-?~k8ziMB0JPS=_IILjCf72{EIU`Mwfu}BC_V8m%uP=<8*lARy=E3(V
zDJd|G_ZFzsicz`lC%NoYF3hOl^ABD)RKHtTZd_&y_1uhV9w^)hSgWfI$lg#2%r^7<
zyy^O9ur}0ldxWi7bQ_~XyON+b1D}!V{t|B9(4(bRpXlQ0U#}^r=|k~U;l?G0b~`Mm
z=!+8#tM^>>qFx4{PTVXge4|Hc-TKw}+>5PY^@Sx{@OL9%>Mp0W6&(}B`cA_c6<B&Q
zj6Z)mA8ulGpFgRUw()_8NUUw$gl(Z%lzDFBL5@JmTUc869ZjXB%d?#EZ>!Evi@nwk
zk6Z8jGx+;e71Onv=h8d%cXbQma(h-YMC?|II99cHlx1Y%wtn?ytUg}19?&$O<xnc-
z>=qwq&ItIk`P$k&OJG~2`JO?sbKF|MPoL$nSH%UNeT93vo_U>7Qa{lfHXrYe3y`d-
zw#G8O$7f%*YM4`6ksFykY{vf6Q`c>pDU*S%$a3!D&+$otxw#%}*+qYc3u$U!Tv%k{
ze%Ri5$BlZn5}PenQ5r(ic&PLD$^Ba5Ri$(#qc8IO{dHZdFJ`N!V9HXBcB(#Ua;k=%
zReH5{k~4dZS26r%c~Qix)N`NP-pr?|GV3xl6rQ8C4Cs&-PZjB%@<-*qPf;-8Zqd(B
zBA1ftxvJosu2qxbKk7JYD12;)VswfjXJ1Tsi*gPX?d@7B`9tB4#F+UDmd27MW-_$j
z8FNQo7<wXz{QCOS;t>7#PmeA8OUw`6{JKj2J;cPZ>RFchb^oG@OJ6?As!r#pw^}GR
zw%!kFQBAfdA86Jo|HFzo-dX&9&b1?jMFHV;Vq<vmn5*}7opp?x9Dn5fqYuy9Gn`+z
zd&uM356h>^3YGXqnDR;L^{Et|=U&2;Z*Ye?I?nmF`7tR!T7b=ZeP}=PNsw_aip?LH
zS@1c|)r0q~CcLbZJ85c4RWb=)r`1z$>1Uq5I;_y8SbMJBs>o@)ck=h*LGJ?U&>{nV
z-R=mR0%4S0<d5S9Gy9&<W>_Jf9mp9!6wr=6T99Mk@L;Ua=DvB(H`<M#gW;LfSqGB>
z+cgRut*3`a1b*IMxe(s?LstERA11l{=~0i%E9O(&-WFG>1mu|?hJUG)oiY)VNH`xa
zeFN)sgF!>EGr^_XQ&vn>V<xDgvz~e<!A>fZS64SL!9BibuyT`iDD6U59{uooA9{86
zeP3ItWmZ+FrMGBIo7|tnb-@?h3w~WVP1T`(TrA|MrTlx0<kfS6D&5y8$zV!2q05*v
z0r65b^178a((HL!pCl2TW8-I=rL=y1KUz0P7d3f9$sR??;Zjp6MW1KLe-wGhC61+P
ztHeyWkX$5g+b{Z?OMj_)SwC72uKT@R`0YcH+0Z-Y$ye<fS98^Q^}bZe{J7q<AFh6a
zM{acZ%lz1-2Ci^H<x9i+LS{StVpCf6sw8gl^L*=u@iQp0&dk6Jg^TWkKLOpD?i(8I
zqPIrw=f|R1YSKKLXH~f2p2zaUrSL=4+$XOKvSfDd2Rh$G+&Ipnsq?NJVJ@(E-?;lh
zJegM^eYmgBpB`FiuR|0s^7?Mnd44y98TP?>_zUldwY=~WpAV_l|Afe#qapXn#cL%o
zO}P&&&es)s=;rd5Q~%QIf-5y%<@ge#`|u9kx6bX(jI{d8U6Q9x9J&33N-92h)K2OE
zV*g=fII=ud(CYYmJ(?TR<NkLjpT`Q)sB9ECe))o^c5}FOOqBPk6bCY(pH&UfAXO9c
z?ST$FMZLmbx=@<c)Yv|8`uu=U-Vdfg4$d5Z)g5yVEc&f!v~v}%_fLK^pR1X0yK2K-
zl?uzW+?lkDg+#JS2Zxm&hxA$aRz-POD#}6x#-ycVUUyX+r`*;TywaO8#qJ)ve9}2Y
z{7TC6&}Fl=SE*_EU-dV!_0e{ZSn}Rv8Fd&h=vK8_%ciAC<u+to;OU!cdSm?N$)vrq
z=@`R}xXuQX(aft)EQNy`&Y1Yd&fN=qEogF)r6BjXI^*X~ivCIUmBk~h%3hAwO8Al!
zH9tIlYNAP{BPPq6&yXL`;hN~SwU9-3tN!=w+b^@F0r5qxDkjBO5Vx>ftD3y5OQ^0d
zWQkg8k89LZgkI?fuB%G@#J!JCZ5_$Qq<!hwpL(5IKETQGb4-tZ-|%XbIM>DCpa|I?
zM;=`L7JeN0=BxC%f>-+)WEFG{Ao7^(@fYs;8urjuR-4_l`gMbs(Z4=F*xOGkpq^vB
zpoo#zp(Cx=D0^TvysyurcQr%pQ#RGYgbzoUsQcz>--$Ce7v`n&@4vDi6Lxa3TcEni
zb(A%kDbvdK;z)8&|8(|}sP7-|)Jts{bO#Lc8Y67vJ-FNR66~V>6c)rRc!g_ep|s)e
z`@lbt?xU|@mh-p<x8R&=m{c9vYj12i{3Fpm(lE4IrK=!2)5xHc=BIS_baRZCX<Nuk
z+fYf1+?U3VXO+&x8h86V4MkdCoVZ<e!v3(fsMQCS1V{dzU(KG0xG|QQ^07IODhb^T
zfj{vnnx$M6=PrEEE~e{!@F7-HQEI9z_~U3Q<ImUXx@x(toS{35!!K*I`Z<T@DQ>kQ
zFezj!ni(IwKg(K}>Z8&Wn^G&ogsMbGf1xkGFBL8hp2<AX$*<$*;Bbzw4`=*Nrza2D
z#;)`<yz@aqH6Kf9W7JFSTW3Vno9>TOXER0Sf~h*wb*X$XHT73_$!6BKf#QW0AF3|g
zh0j&NR+8qAo$M?<N*ou<n}U)%91j1gvSJz0h;b3m$gGuQ_{}-i7pyIBkN-sRhSkG&
z*o8?fx7h8-P-NkO=&>yJY9pbOO-Qo49Qmgse~eKwYuuZv^~g+@T)8VlcJUo2oXh@k
z(9f@7^o<ABjC3U4kCsFa>Zb{59F0{rL@}W}3&*76-mAoL+~d~qc%GhpaxJI4$=8Nw
zv+4B>RA2gY`!+>TadlU}j={Cb)f$^styb?{D%RV&|Kr50dfJhN;&>sv<C$)T$wPc;
zo6jyq`LVz5o2|bpBCL1lw(Kz>26WPO){<Yozhn=?SxbMlGG_MqG$~k>|B9xf>hrZ~
zl6WQ@JMjJ)d8!NzzU)xfn9ky0nQP4Fk}S`}1c%jzCxgFMlgLL~F1OWc6-Z1PpgGVw
zpFF01m|x0XX!(;Y6|UO2=3q6mxKV_9xQ2VUK2`MKZ2w0ODXkCGSk8)5zrPe8Teum3
zxOuVl10TQ1>ZM~oudG7^7@U_UGlrG9#0$R|e9JZ%D5dLp-%Q)RUw6YvxJZ1&-6tb+
z`RY_(TZ(X4cT!9M*W|@h1q+ws(ogEO-;<G+enCg|oxN?k;NaQw+L@gQmx=NfC;2Hu
z<y#s?mwv7lMt(tFkdI3|?H$u?N((b;3ku6A`g~#g(rJFWRV(w`5k<WNA*N=_xt+Pa
z(s#l+rEM!}Zdv^~zY*}cNvEJObSAXwpou62nUt-keAiUC_;=wZQ`2v^mTp}ysT%p1
zT;deIWFT|%;?R&-pW09hystwfd}X}|JtePrr5-grVyKKvK{b3j7<W#s5v9;k$6k!0
zBDX+A$8&ssqj5-SDy8(x9gAhhNP5F9R_xE>B`@F3K^HTWNN)$Wf%=eeZFsEvbDxHj
z&a1awRA9lTURCIy@@^*>m6onHw};TzhjdOJKB>J>1NT00k;()7OFi5Q?LHmOa;`gX
zrfc8);rga8G<!|j;$W!s0R^?6ojChMPg^yEowwV0cNt}y;)OrGaZspGEXb>G@6LNa
zpo#CEwZE2duWoAIlJ9G+Fk^d>cGNrb)%?3RAAb7Yf69W<BGY&CrmU3b(?2&vqXp|O
znUBo%+VatWlsP)t`^f(4>yHab!P^T_20JfV@`snXZ&ll=?w53WZF)fT$e9ki_gNo0
z_T@-*o*zsseJo<Z{(EciHU<^K_Dk&HlD}0E)!FUU75Z<K?QxAVf&KRFLT6C>zInXa
zX4Ehay8HIiA(c?h<P$64jM^!%NQE4EE}l|)e>KaM7om8s;6sOdMBDvlo4s*WkGOF+
zQ8Gdrr{9h_b$eg0EK{xPyC21)!9V1u6XSGaQz5N%ROaNdp07?dWwpF6HCp;x-}s%a
z4a_{%;`P`U)4yIe3vTYxPvk82Fp6!-*)-NF8GUYeP{CcrRZ8%lBWn`x@G)nmNX#Vr
zGG0IM+;i_bWN*DGpE~WP_=Dp-TtY`qZGV#Hl77J$$Cfm4C)wCWl=Zvl$m*#G3F}{J
zE>2r~2LtpoU?<;N-~<DoJ=1v?SNZsP{<(gR*>3({FTDH;u57{6`J6K~3#`9tJ+t&&
z${xi1xpiG3*td+;v+t7w=KGK9IWnQqYrg}S!!+@ETlt+PG>(&VyoWm}ixnjiPTNno
zE+5R)IG!w_+LHGD!HRH_YR`3<k=EDVQRT*;2Rp`D?&AIPta5Lfr$3aJ(jqU+8?SnR
zzhyW3z4xkaH^qQmf#Q`l{?Vq{f;;pf%nnlZu_>cD0Y|YiwW)5rz=VtuIQ1=tz^_$2
zftjDgjwM+~a!=<Qw7SdS`N&+)hTj=tGM|Z>q@?OL3oCJW{-J%ad-Szx$4qN`549B{
zq_3C!O{3y8b!y+GHAJ;*-0Gw265rv<x%AW>!Ht!AvI&0>UwNn~P_ML&o@>4Rj$iV2
zi_sK4r?no;ck;XTmU()SKFgh7NzJ^T&MsWyKhl?)?TzrY;Zjm|J=Hu`>Gr6?5f-1?
z>L^RIm0U&{sh!Td&AD!)<zqqTXYwAjACcFs$8EmKillrkx5zzvTg@!dFMgps%}*`(
zqp+CtM9S;fnr^>ys>gY}#ZGfwLO8OG(g|9m#yUM%oWI3W5wU-D5)*z~;Xs7Cr`(K(
zfAb5h1_wO*!G&ms2FlfkG9qy(*ZeSDrovX`+?xJgsf&q;hgN!G$&`)O$xAan|KP$O
zi@MA_rn{c6dQdx<TdRN7Nk6M5*Ku%qzHoXdUr!vC(~`Gl4SSFrNN&nBWoq@&;UP86
zn#@SX1Mcpxk{kL3>X8+KS|%3h;k_KUoYOj6le?{7S`CEV3s1PD%4YsW-ASr`jPsHk
z&POw+bWkBlf58dC8d!y1R4#X1@Hr*RCpR8OsqUFhHUHuZ(}|CTUnDQY7pkTqzo)FE
zo><{ARS7@d=HWR)&L$B?b1g3B9<O|~&fD8(J6n#AT+X5yRz#ium?DRvPs<Se*d<g(
zUBuBLlX|&hxZ5(X=euw6OU{T4%ChG>vvseF#NFnq*owz8ieAZ#vpU^hU(Yl%6j+Dd
zqFpvEFjEaIyLlKzFX#xTp>}Jbk=TJVH%WGmr~GcOcuaqF-SMu7U&gih7rY+4sYPB<
zFPEPW<82=Ie0LE(C?sa8^L6W9yXr`ljKC){^k>U=VvKLy#aRC=U*@u1Xj-iL%ok)l
zZ<<}#l)^5w-EL68%Mzh(c9V~)3Z|FwtS%)sL|2NVB+PcQ<1}36n3k~ci>lYQu1$ky
z91CLoAG)$9=6X&P*=xQf6PRRq$3`u8P|G*mr7HJM0h(d@XrEb?*sG73qXu-c_qzsf
zo#qM=6&*V|rC<<y_h9jzxv0Cz$2XkACKA*X$vtmlui#!4G~9n0+?`x<prGfGS(Ssd
z2*&4w4%1lBE7WgT?)f5Ks#BBK*QA&1_$pSzF84;h(ngjVJ1BIpb!&)Bd-<+W@r`>e
z=RR5q)zONVI5F|8&_S*A;9_r`&t0U>1wZwl+ZcmJTZ$jJ)SYv4x7^qLGFG1JQ#X62
z8N94Bl?>*-ez#Qa?v|^m#i@a)tR8Ka#m`jjNdf_@x84ulOJk05IuZNywWgIXmtIf<
z($~hZ=XJJu-G?WCn4UzbG#87W{CV{i)7z+<gA5us9i2iZ%S>D+I!pQGs6Qj9$5$=G
z*-Xsq4v)OHcKuN1y3s#=z}=vv@8`!)>b){KBcEbszffnkk7cV1FKJi7_t*KvwQiZS
zExfvsv2vq<bJG#~t8o~0{zhLq$ENopynS3bxI{v7tfOAMx1Oywl0n0Vj)vR~H_n)3
zaiP#zUw^nx&t*XEtd+NkmbZiba^Nw?{tCXY0xEwHHcR*H)J|AAq>wR{iOoJSWn#5G
z#uJ*T#il+dkLiEnp>eJ|_D+@wI^o)n%I@X1*F*jyy!sAOY3VlF3&z2;xbKUj!Rf1*
zCi>>KiZLsWSpUtTws&uL4)BOlu{q+IA71xo53=cysSCNj<J>z^Z|`7u=;eoPv#0#+
zv*8zn1Z}2`OwUJ}^%fQ;@t$-4L$9H|wPfhpem`TNuol~KJ8qlPXLCr5rD!L*YjE;?
z=B$LAskhPke6Y8agj%1G_-1zdwBpWwy=qUo<k6i6&nAYRhems_9$ryM>MB{Lm=bnb
z^_(!CFqHN`$*}$Bw75_Ze_`l_?y;+MmGM#TFTMv`y*f0@{_WA#OpY&U?`201pNw&c
zf4%ARxdk06Z!Y$Fa^vz2o8Qj!r<!4y_mTG5$N!X_w@7<}fJt163cet@Evvt56dx-7
zbj8V)&4j*GItZcYV}ic_>=c{3_h&tU^DGysMz7_NrTbC^KRsT->UmD@=fkUC;etEx
zs}J-}CP^G(y&%+im8|=${)3YHw9h{EwJ_Fkxu2NTYV{;H=421`XnYvEHFRJ73<q}g
zY?H*(^;;#gQd%-$>@ue}$W_a$a9lGNPMb?4>jlT3w9{EUcxbrsLV005`xXZ-V*iZ`
zSBI{orM>)}Rl~m8(B9j&_U`oO%eIx(@zD<Z_<mSibl+rhIX0QZDSKw_KHTi!7HoAB
zzWRtS27PLa%jPH3LFc!!yw^=9)LQyBo@-RU`O4>U`r&X6D)`YnM;&#~gyS=&SCi+K
zUC5v3L`zDz1#+~pn?KrK55xGH&gs5Je0oKhT64Se`1Yr5#Hs8-m1VXX^h>U1I~2WS
zTBS_OcKMo$RZ-zt9_N`iYqNTE<qqDIRqfbvW*=1#{~E*A!D^^%G-=YoifjACJafqA
zQ;`Ex1Wi9(YPQdr_fH>^GyKfOupN@<ovTFO2y<^J_Yg3cLmEf_e57zLOGaXbL4+o@
zA7!*Z7p(1-zqEQxu#@%8oV%5CXdp?JMd2Jg>gi6@xq#E!cZ=ldQ!BPYq6e&VJ=Cqs
zwEbz$=OQHN5CcD5Y){hT=3P0WXZwuemRUNQ8!;Mr{rJX566s`tUN9ZQgDj%rx1{_}
ziQQ5c)K6><I$L*Arir@M_p#E!#tEaA7mpqdS3g>HzyFNyHE(0gY}K~JRX<y-$KwLm
zpT2Xx%og|e*;wf7`mzZGQ~WuzSY7+UH)l4qx!VKToiIP7%N{M}_ikUekH&`2i=t;Y
z^AG3KVV=C>-*>+JP>T{H?uzc@;UC<iS1p4n%BfsMeVO0I-Au4bS<t2F8QFJH%>Lx8
z`lMXPkc<3IOfLS94$bqFf}eDCF2@!x1P<LiKJ_I+GWyVRf6Vw>yR8s>P{$9CRQzcq
zjkRvM<FY{h1JOD@$6)rYL$-Bd@zm>ytm)A=&vi<8-@06iJiA&@w&=D--Jwf%bLWaj
zyH;!-S(H{sMAF<s3SDVU^Y4_mePPkyZ@o*z4W?{=9SfB!Ia9;f{4+!N>ba=_?~Nla
zY`W`Y3$>-P#aEdAFWTM$sID$c|HcXKZb`7<5Zo<5aCdiy;O-jS10=Y+JHg!@f(L@T
zJN(b({kms*rn|qXshUb4_wIepKKtym?@iUSp7mQs#BcSlWg=d%)?_ibAF#&moNss0
z&!*S9V2yr!-B}frXy4?FkJ$=&Lsb_in;_%Y-|>z|0P#{bPmx+CNe0fzm*_$lipNyg
z74@;?o!&@f6H*7_>6+gSnC{$LrJN^P0Y5qcI>tAT+!H8TA-7f8yr2AO1CzS5D}Eui
z64W0EY6e<mK=8rd6LeHKLHWUE@ehm~cRyxG7JTV@%NkG)H9}5s?<z`{0d@@ACN;39
zI>83vHd2wZz4dK^4U&06`bOP!W2X?z{i-Uv`I(Vd%Eq7pEHXDOoh+XA&C<uIvHEN_
zTw%?~DipyJAF$^)=>>zCF;hnUH<WkyTNXhpUz2z0J9LWE)+@TMD%T`i^%#DqG+Avw
z6rb}zrDt@M*EM@5-TE9srsLc;=Xq;rzwc}LcCwyH{IPWLhGt+C#iG7X0|jyonppMB
zo4)gWiwpN>3di8^{z3tm(#tUR+mdk~l!XW{A+vUPwX9)lBcDBs`;;ls%NzY;3^V!F
zM81x#zDKT!ZXs^*s_1x=Yue*%OL2m}{augWCDA$C?}wwS)zSO&TTr>7>Y{oUJ3Uaw
zZhViw`6ygDbGHc_H#}PE;WeUgj9Qm2r7X>qkXG!uy1j8g)AMTTUEtr_d4WH5m|cx>
z@JxQNi9BvuR<#`4ELoQ2Z6>mz{i$}XILqIp`z-su(EHAJ`<v;}h4GW-*o$K61Mg`o
zgcMjPf;(c<P`ESlEtLHU*`h53cP9$o?$g2vxaUpY6xCUQ0Dgx{Huyq$9gO5&E%-zD
zEPf#6XSqh)BOD0^cmTxtN6%C1A$<kzGVyt!+QLKPu!FcAQoE=uuaBXx=O->K{}ZPf
zu`Yw<15-M~7dF8ebCO*x^Atf7XY%zxp4lEtfr!+4|GviG=o1LH#LbLCI2+Tr0iFiP
zN20ajwINkw;u~0_11^+bjT(^*V`fhoIzl=xtk>Ds-4O2C%CML_G$;F0Vg7(mhMrln
z;^t3$n-Cg*zoDU3BIruVi1OA2s4m8hBwz#XAo@e(Q!Cy+IL5v5{c`VOI?Tw|0TCg}
z7+9oVfx{C*GFezhE#UO?L>=zyPq#2^n7<V_-tP`i5<@eb=jbypGF`raA0^ahoU&g2
zCK2VoClPsR$h>QN^!Q_k)@F9P=kc3xgLU_XRAX1|_RS*YWXKrwABQv3jyLxlE#Pcu
z6%f|}HWQa*-mso0A|4p)(^i>_;HDV;wYGQ71}d9aBz=T`uq!5x5fgW`!5(K~=B}Pi
z)_wFM`iB`$1?gY{)qPJIGMA9rNUb2&VIv;)l$&{<MQ)gS^1!|$tckp=O$bqL^iT4^
zdkRk%oJ!Kwf3hL{UY~C^6+68VXt#8VyIgixbNX(b+_xf#11oyZuE*)+<etmYZ8^sW
zXOTVg%EEo;`Q2O5pp%1Y21wa1)%HL_FR-&~I^X^kSn-$x`K|u8F4B&9aGZ{LL1NS|
z?QoE(CyWa^0?25wnovE3Ut+gyTer^NtW6oMTQU+a!SRxGiuE!sCTs&^`Lg-;53D4&
z5QQFaZfLugMjm+Ge!cb3`&?6lIz8UEm!^@fXx-~|S*G#$#&Tk)`Iukp9?5><B#3l?
zVYy8$Wam>B^u^<|R>57hdlaw6^ZFXX0A<%^^T@J~>|WdG1$H#$G4tBoA9U~R-ipwR
zFjz3bnkv5wdy=ww1Ldpno4w};9Xgpn)4IAIc7NT8@rD*hg*tWlnxI?x8Fb3eb*@Oq
zBMlJz0wi~;w|q?D6caab7WsN@p?t2rh2HFrXFSlK>VD2@RSWZzL=Tg8s9tJ0&~#j|
zRn&axhkK-Nlnp2M>p#S3etF0KCfdASZ%M+(pb>I`hASUDy#U_bD$1g&pwFoQJ9?)t
z+i#!gns;S&ZRXK$DT6mi%QHUxrmegJvI#nU%~mwL_1&Yu@Vl-G#%m1ThVzF!g5=<p
zm(l}b*3?i!@*f-bw7k){9>ixaJaeu(t}tF0l?3Y!rwsMtOX1#ampl(l`xh&zFE!&}
zJY&BrFg=+6@LiLx$2Y3}ei$j6O~B+#+(5)^it1|L9lz8-YtEVA=Z#{G-sB5nDE3{!
zJ0}t;ooq<(7S0lb*T&dQdzPpnhuv~n_bP0NEs$ILk<Gy!<c;fUUQz$88TrHq`Xn1e
zZS(S+v;%`$M`2Iwv$*xz9e(H!6pN>Oc7NInuNUV`K5LVu&)gOnwh-f|NoC3hCAxNu
z$J1djrw?+PGW%<bzIGj9T;<SpYDb*ar}&4L#ay%%^SYxY7L`{TPhK#%q&q@HJ9qaA
zt#?;kA>^S*jc~Zoec(7Tu&KVR0thi(4-0ToVBG@XdL6iO6*uIGZCEEgWQX-hGgHp3
zb!#$&ju`i<U~Y9+6T`D>8}EIeUT|L4hA6El`Lb}-0`4roemnG>ed&5gormSk+zfy8
zA*qDd^yBtD+1!$c_C&uWf489=h&u(g9kCLayu7pCT_Fk-5@9BumUByqf`u#UddS}Q
zCTiym*k|;;N#lg%5&VqwI6ejEnG~b(Bkx*As5EK5Q!;QN{e2IzPQS)FCsMgK7xCo!
zHKZa}I$2LmNDNnWR5a>Fug7$F!&lpLLeEDC`t^VL_ZcBG5Eo`ZJ6GsImg+Ms9_b6x
zj4-RmZ0w-NAiK$S(ubdAg>pwP+!kx-Oj|FBF`bSB0;z74rs<dn2KnzzE>jV)?k8Z_
z#_l7i<UbY)Z$IJ?^@v)0#$s9(K+HuqtbfE2x7mv3qBtZ}ho9DDNL93N7^8zTGNKyt
zxKUjeC`@i~>M!L|>*43T;9?u%ij>Y?(_>^`lav(0I!lv`i1@*H$PyPD`vS$iWmfUe
zylo&)=ikhU{~Pq2w3DTyKAn)QmC^qde-7ky{r}_7{Re)I703kuCC7kL8?^!FC&-%%
z^5wDt$zqJ~pqv=c&tFGyz=N`DK#p2wz{m^&fUp4mV<7ba9^`fgu|`;dQCNXI3T?og
z3ICeo@|xfR;tK#xoba!f*jGO+3*Z*jh6lW`uh#lkUp?SW2QCEQ+CaYne=Q4Oh6T_%
zz&jve?sW>F6c)fw3-C06lyD&70hHkJ`Y+(f2EkK6IVfy^JsFf=59Evk=e*kPS%IWj
z5Ks@qfC1%avcB4O0mj_lhh_z)`SI2649eRC<&S`d2JRnpk3doaGq4(<^bx>54zgqa
zm2>f$aREwV(FXqfX9Fwf3H<jx@^AgO|9M;dGZQWyV26jNV+DvzA3-z;Ams{l*}oZa
zU*G<R6Bm>-^RJz_Y{04i!ix(sZvLYe7qmowyOn?M#r<pB0n6}rFK&?1aMX83%#{l)
z9T^<b%1G&$_qi6u66%*(`A=Ymx*tCyy%oZ~dr0+2HrI<49NPRsva=jwb8mlZzq=@&
z%iq6BVva7o6ckJU<a9}9!BwaIKJiUi26oTd^I<SqWM}`9arQ-)<-Jim&R&ICtJJ16
zj~B9+bVl4|KdzZoOT6p-g?+@WD^YN}W4;Z#x`Oh1ISdRhhi(@aidg%Fi+7(qxL48*
zM|`5!8vFtcXy5hS_|XSkurwck8srO?CBN3)R3x7XisThmS^*OcX=pzm-Oybba5EZ-
zH*P9j?>pJz@^-ddkTyA0ne|erk*20wJ`an9{1`D~P$Mw#{aXYJ_+7t&!7BN?m%zki
zdm4(0-*b#XRJbXKZ>Az3Abw6p(5fMZRdT<@l&7tSD1=&MS`<ur%FM|#Xi(_(Sdp)z
z%Z3UHO8y9z(vOKOh%BPfl0DFX$!cOLFM{NT9Z)ohr^$T2fcMau%%gEM$=O0YZ6kSt
z10O*p;NZsuJ)@~71$7T$_&%3m0`FV^SFvV+F&_rePQ#^oR;9itO7bg=naW$^sBdaI
zX%!Y#-!*cfDz;T5f~4S6Fjd6RP?JR5GRc1$=2qcT^H|l)NKvo`mpRjzyVFSL2<F2;
z<6A=H5V9Gc!0jA-B<Z}F-m2Kdt-#im;8VTGvfy^-&llz&k$=2{9j5cs|7YK#ppWMN
zY+L<(Oa6UZ^{RQe#?QO)?+hd%_W4!<6;K!A_%y5O)RQjv41QJ9*I%mRNVW~Kdv@m6
zS7AWHD8edye49{8E{D5EPA4P!9d@ARyfT9KV38-#NqV6=hIYbqP-rfWFIN_q+%Hd`
z4E)jj<c{xGvVrMg#o77v9sN%0iCe|aQv{>X=it`Rx6{p4*4=!%L-4NEL|I$1QHV&0
z#WJnvBA=0?W4xe<bIZibf*vFq8SvHHjV)gogm%{3VBZy)TW!w6)VEh!vkMJ*y%D#c
zN3kO651B-Gv(@(ILV5FhNS|2l!*$2gfxnW!FFRb^^k)bcGokV%oRY2m4{hBIzipmB
zaPl7Qgu-pp`MZsG@!&~_4fKD;9WnXXYY~KBp{#4(x2u<(a<guFhxU>4=QsLI&h=j~
zCGL94_(Nj7m1D)mxX_kWhE0ocX=MX(62@T=LSmw@(bku|Z3OVo)9tt2o;W&K#}#_T
zDb*TfP9HAEmO8iV@7bA7PFGIPW$YKHtk~{qKc>_s)Tk}d{iw+A3um07Y$G!rEcqNM
zS28QDCRwjwLKY!Pt!!j$8i3g%40p~Vn%z+D_MYcjC`I<ygl)JL5>&nDp(TNX=e;38
zw`^(EMqA&CWoZB}r%CisdrgUhsQ^apPANg%b%5X3%q8&&Yo;Nn(YSra2p;C55W<#v
z!lQkz=B=Sb$Pi?rTX4>m>&N@5A`V>BlPufgyVXlKsFpk}rH&vCtWv5tEor4k;?}Si
zRG)x`-wsCSFfJhh>Nnc~{2Hbv%+|L*IDUTpv2F9^k)Mn+C&%AZo(91oHMLMP&i1tb
zlmcsYfGQxTF`XpuAvN)xct{C3Dq6&kUfiT%@`yiXij*>)aZ&jPV+4#3m|vwI#5*sI
z6&P~{lN*^cestP5E6DVv-u;vwb&VUMDBqjc<B=>bdMeD|gW@-S50eGf*iGRY9^9>v
z4ax3@RmW`8y#{}xW>{193k~^bx8~QqbKrYTP8-WyeS&`Lc=h>1o7}ckJWd-`)A@1%
zJyq2mdYe8~<*wC)8P)6DkT5}X#7f04BsPVAW@2yc9)GqL&!%rmXEa1qyUK0SUqRm;
ztkFj*72OU0aWp28=yURl)7AM{zQt1OC`3rsv>_$xUlF|7AH@x^zoRKy_TJFyUipUR
z7DG0<z1+@6{+FgQe)*K#>Z8mv>tS}iQ77A;9sz<-G!`lob1hd+k4fFqp3aVFZMDGr
zPw6lwR^Rp^uFV>0)pVwIXH}3NO1MkD%?(Sm=8^MRyXCgBXeb)tS(Fl8(sL%78v2{0
ziKNA*t7=%5A2XU;NSr6!KYCi)iT4&qL_i3a4bB~X*c#f4y3Dl8i+N!=E_9AaH`21W
z2YZi<?j1K~9;_{ln`QNGBW}<nzMC8us@~Mnrn>f*wVh-<F*^ONE3VQu#1T395%}Xr
zT@u{Oq95@q35tBUce%KJkP(5SBe^f{AgXFEtd?fJmS^zc0QFTN4E8?krSplZ2wTC$
z9tCP2W7HHWt3eRQFs6)+Apq4h3R>v3c3TlXGHgOTQ$EVB-+Vj{*e(3*`E~p^_qsUI
z!1UL8C`E2U7AY2m6q(9qq4Ib*3Y?iPS#c~nVh>?+-TCNcHp{o&8CPbt2bQtj*ff^*
zU-oB3RW>I*QgH?)htw3^WUL#x`!ZUqgo;g*KMDg8Qig?LsWD-g2@P_0wmpe7#0~Lu
zi`lUvP1u?Te?O<OVkhqx3uBA7{sG#tVV~9U9vy!}iZ-~s$6nefqCOzsxno|lCZV=1
zD~}=wF4T_5e20R+JuQXdScBkX$JXh~TNb8<u_&il^A2+*jzDeB%$PK<gw#qgpWilo
zgnJV8skve`UQt0mf_qa~R69y@fNot{WyI`vd}n=%2Su)dLOeFcG+uieHe4=s%Ygva
zPP2d)$;)^e5|;i?KH5S*yQA8ohSH%La_sM?&AQekAA3qlG>1dt;-&<`wW<t8;0Kb7
z#f>fA$rhrgILp)F(f^riSuq5E$)Oiwe1W1uz%5Qyy@h8Bsf=Pyn%P%0dL9g(Fv&PT
z^Kl=W3ezjfVwqPAk-P*#``UPQKVZCP{t(srr&Bn$C}bs4W0od^u{q}!R?QhNSHA1A
z%k7%%$eqherJE&O^OvQtRuorx6RQkg@AoMamMFOkW+`D*Uf_<B&7EfABWs({OBRc<
z?B`lVPE+-<7cbR-SdAfE^+?-uQr;Fw@M?3~G+Z9FT2&plX9s3%g5Z_zy(oUjH6u8@
zlnBO!W>nQLXpw(vE2Eqp6wCT?!UUEd%Rif{6Zp5v^=NQ!KGIbQ3-FV^yivAIag8&w
z*ljZxG7|Ub(l4vd6e#*Y8%RX=E)DwEC7UJ(TH)om;61uN(Se?^glPYVWV3*?LsAl-
z^IdgA$j}I_R<DProA`^#8b*FM0};~79CO9<$R22Cqg{eL+*T9|2iY<K3+En-g8}(#
zPMRg@Sgr<2!n0=HD>P4LwOmuW(q10a4WE$2s_iJY=ed#O<qM>k1Si?4Cv1e=KRu-~
zLkX#fYo!eIX<M_zJGK;?O3*w>SzQmC2^2Swl$v%=jq?pfZQk(}&JGi(%-^$NgoT5c
z-aE*$uvy!Mw_i1@R8)viKEKa$RzhbUK&?Jzg5~W_xKWPTc(4qKaV&XiL&JemtVB^=
zDIpS0eqrU5cCg7l(-~9leYf+;gT?<xo<Hw06uKT2+EL6F;_lGCRFhtyT)J}#ZCw4b
zoawqP<-w@9nsMsOqXe;TSSf`4$>o%^gmP)$w%pQe6Maj5_Utk7z#pUDtzTPFSk%JD
z)Zdh?ElMJg2Yu8shpFjCl&Pk2&mrPvPH3vR9qcb~n5DLdw)Q@z2#s1GwPgzsjjr_&
zX$d>SKi5_XZTpK5!c$!m#B?5zdR*^X%rt*yg|s+a>OafC8=g||44(>nV*Akv9s;&|
zj@Bm53DlZkb1#%{>4JV9$S96bFIlANaw4`RBb-S}y%$#N_QABairh42@pkAm#_<c8
zkRRn7KfcYdOkUVptK#Irx@G>HDgOxhjP~f|4fjk@IwYmEaZo8CY6)vXScyvV_3T@K
zwQVh7Cwsw@?WXK46F!pnZ?deP2{!o$SPvf-x3M*g>N+jeXRvHG#_Lf6yPvKPtvq}<
zc=X2m6!(f3CB)Kz%5B;^g{8`Qn{B(t-rvi7Tv+N`*5HwBOWm~%-P|^t_fun&bw~)%
zxFIf=jBw!c<i-wlJ&M0d*-zI{+94mBVMWTYqoF7iMWEr^S6zG)JlON>C!+o1Z{mX%
z6_<*}z-~6p;=tc^;97T3S`##_5;D}4v{0CKR8AF*a*O<>)&XjjNN6X`Zz5(9=85W7
zxs&4$?o0Aoc*sLY$oDrd4~F!Qe6|}=UWnS4#0wa8ad2~jSZ9KpQo>AkXM!G-Y##Yg
z)1(=(@tDtU#s%F=dun@XYa@~F*u6>4vns*Kt|PxvvHaS0ii>kc)=Eo=ZZw;VSNMb@
zBKzpJT=}m;F^sVMXrZ5u;YKboN<Xm`pc@&F)7>jrg;|yAJ2Eu1v*s==YrT9<^yqfd
zUNAwx!U?geuawzd+HF8y!g!oL(=)yL&~N?4$0RZ_QKYOsQ-vVc%N*%*8BEEvOdpJQ
zQ^n<gi6x{L^&ITk?zd4ka7PB)#^vitGsl_ZvU65fb}<5qR(V2eq`CghtE;o_ZBav6
zNrwui;Qku?k_GIVrr8avp*WYhW)IpVVi)axd6&fL1IH%kKU|}H<*Sy(L(m5v7%mfV
zED|0yQJj<mxz&|&DP;<I#R(Ev(2>N}2Bhvp);W}&hB1_zX@=L<a_Jawr@x6V(bZG3
zdqt>Dp~J)F;Jv@vi?N>(G%9d#zb$WdW#Iox^K{ymnB3Kkj`bvgFcFP-`)r8CLa@G|
ztXEX9WVDA;D>|1N@zYOmc$(q*l5lNYq6C@P+?w~Cs6cABui#6?Ko(Gqu(Ndbml~6E
zx;fINQu3Ur2ILd=#lB$51-IkxPHL)_7gyQwa9ISeGt7I!x#`su?6(3JRmaDM=*mYd
z<roi7RE|uX!t`YENAE{s3Xg3nNWW@Kg!LU~Am~D=%pjhXNV_w9hqg&g`Dhz}?lRu%
z93rihoTODFC2A;L>NglA8~ek;(CYTCbbmuY+x+{<hDSgSv<};Tq{jR`sW7&6n$C$r
z$^+z>PNG<PY#qntjH1d@_Q+*KE4lGI!@yb-D*q^SOZpu|^Ah-OByJZr<b?0sgh{^M
z@)oI+1$FhBc*=L*_tfzs*VdzwBcUG1s8VAt-iW;v3%)%2<#h*$u=A<aj9jgKet#!>
ze;c>tpoRMq%$v?J?h|`n{s(bc;$1_JPo>OxO(14gg5=kWuLx8p@ISU6yB`Kz<P!)5
z!xiYWL>xVFKi7x*)>#|j@9p%8%uuNNd)91%jd-bf`l+G&Imz{JLpo|$WA4`b_U<}w
zMEidCZTUhX&c}_?2y+YB7EVnyfUm|LQ2XHLgKWq(aERkJ4l52b;PW~6k^ImBb<S>s
zs~WD{v=VO}hG?f-BbghgU0@U?GUtP?{jp%od`!G2L0=GR$c;l4p)wCGnQYiwFH|uY
zqaQe4z8vd{9SC3tFK{r2V)%ajo?m>m#5Sn&wQrTdB`0TlaD11(M8@CXF!?Psrru(%
zh--COf0g_Me~|mt((zL}P9-Kk^5%{&)Vgp2#V<IA1vfd!P`|^Fz&~q2KSc*c!4C1F
zGk3jiQC!(j25?&s#PE}IIyJ$+NYj2eolpz5A0#1xY72&kyOcoy_wl855QG=Ju0Rct
z^?S_7PDF?9F{a$DhBY6Yk0sGuZ$sF~hx`Io-XE*m$kuVCq69fl>khfKDVp2+(>JoR
z9DP+<@GuhW8F_U}fE6Osav*#<273jnjk6GOqc2>s6B$eaic<^9YuYvzqdg+{%r-_c
zTg?5?uTIB|3cGWeAtrz)iZBi=A`U7#LxlcOxM#z<5W-5$Z&;4mSHwkc<pzAb<H0mj
zw>h#H+}#uA6n;b(W>W!ol<@}99t;KPw#xqz-O)0@#rC~QHY5@G0Nl0O*Bgj)eOWiN
zWL$k8iQ1^BFALQ|$bbC!-?o$6Pq+~99Ei{;BFe$K3x+TbWx9o~K@ioGGRy|-g3E#-
z2dsw3Lq0PU%4hg{H|VuOk5^>%>&>9C+Q$}jrauU-k>n)q4);_*zxZYhwCEi~3(OsS
z7GLy>#@k-;=bbPmKc&ZM?mqJ65A9$RFh|EaJ*19s@`Y<`LvW3Dj-S|4^@NVh-r1gD
zh`(HgxEzFZd?<OtkS^TYXo4(FD-Z(BMTtI`D!fQ0f}QD9bNL6t(M0fGDmz{HNSvz?
z?5XZgAFo6#Bp%LNnanxP%d&*_RN?lN425q9xw2EYUY9uH_e;>bx;qmgFWlm);z(1o
z0`XHAQ#4aFAD197W1WUzaB`(<96vitWU3m!Tq`GRKfI7vt#v)f5xUQOkhqK2k@P<u
zw=)=*q<WZq0ppr{!uV(E14vB#oBHs-(QpN=42<m^74>Z#=zxMDPFDIrg8KhWEfJ9N
z`fs(|j{uh7@1;aQH8nth89-_U;4i?b0J{KCazP>~fMo!*OLm}k3efzDJqDpXfdiRA
zN-fX?!VmyJeNYoSJiu1~v`>%>4C0UiGA*F;f)))xW@rM(zbeIm(h3?208{}-y^5fK
zvid5izQQd)pkWYU4v=Dj%Y!EK%0~l%1c4?t0Idl$0fPfq1+WVstreic16_d339udj
z2qOr60Ah6lO#pxKl|=E1)ByPYK-+(nVc7t!7}N?768-`<yy6--0bLkq1+f}lp$Gu2
z4Hy-Kx&vB4n4woa`Y#d{NCF00|Dp>4696bZpvi%xV*q#p^Z?YDzu^5K?%Q8IKr4up
z0rZ2`8gw%t`54p+91AQ1(E18n0x{u1BLO|Yj6kF~pyw6V@&Ad?!116y5CP-$P662&
z80&A+{9iKzp$T6B+f2Y}Xaf9Ckf;s9F?<9h>5ssj15XjS25=s5HmDW!v|lA|V4T0^
z`zmPz+X3hW?*1b%E6`>DZ4waw3DgSc%YP~Ez{+UCgZQ05E1<Z8xWT}&uUsAwPaM<=
zjQ`3|`S{AyVFy+MXa&S+5Hc7z7I+W3hu0Yb=$OBdHGctX02U1pRshJ;z|4UM5A*^x
z0zj24K<|Jn1LFYu1OU!~#(7-}P~ZV{ePA45g+bV2;22<IfJOm@DPGqec)Gw|1%)hL
znKFOzJOG~AYnbBod|>@P0zbe}z?%HUdHaj<28ts5R~aAl{Qmpb#J`pC|JgUgKb7-=
zC8Gn~34oLY;H$5X|8HVGC-C|D4=o?`Y5Uh&K8O|bFSLBn+Wmu;|N312c0d1K%LlFL
zKVliQV^%DB-l7Jbc!f1B>(DmuJ=dZJR_DcpKTp)6=sCv0M}{%sxILs+wFJS3kudM<
z;(6N;6PRM0Htafu!?_<w^$d>7lR9#!^*dwXmP|8D7Kvfuj&C@pphra>@RnGvpEPmg
zHFj)w-Xh!L`b5IyI6+$RjazR!BmX84bA*G6M@PK=wW}V4!}|V9oHarG0UO;?>D|Gt
z8ibHYD^14a>N;jZU*WQEDYlz<Va9nJV%nW5j>zm4v_tn+bGy>zx3E7B-@O701IhN`
zS1^dKKlMXSo_%s`j_-{joNJgz(+=3<?ECR``?LNW?%Z#una&Vpkq20m9N&h2@*l`+
zoa%qJlAzDuKd$7FriZK2Y@M!01~aqxKs*$L%o|gV6fz^?KrpyyUww-B58y})Y2b-?
zahcHa#Y&U)NvlaJ4iDZ9^?B|k4Gj!qzV&9BTN;+S^$oIXSC)0uWl0LLZ+eW5ZI8Ur
zA%p8zD{k6jPQKM$uUhiYIh@4HilfT&9Z>{Gc$6=hE0?~p5*pv}TLP+Xdp^8B5I%W}
zZv9DQiJ|>GnC`|jE`yBPdE#ar%PVCy?mP0@C#7bL^HJ4I(wFeQG&3Kfqg0yuljW<C
z+@Btk&(QL{u{0IOgL11Rd{US^f!AM;Qna~S*XVV`YH#2EDI=P{JZf~hNMp!)!d+a;
zW52M)u#WSp4O78u`Ga&0ll^;heU-*`011ht!1}hymmW15PA5gcCxc+%r$?@?ju;uq
zpQ>d}dlwrpo@mu6i$~ht@vmB`!S)1Vi+%2AyoLcCMMUtL$Yrt=3Q4n0F=47MoU3&N
zabuqCiWw5NRrm9hM0g|1@nUW>(}uR!un@?3gkeiZ58`q>MByCo57qYQ(8PkvbcQ)+
zj*{yLuIIzW&pyd^ol(Sr_rJ-Xvyy^2^lj%i=UiFYwUE4{GkxcPph!hilE?g0hPQb+
zX^Z9Dl~j^=Uq*vN+NaMRzB%6fQjJHYLyOsA)ZB+FQR2={qu}l8=0s|)ur@7XQDggX
zkx6+ojYDOEyV^!(2wQ=|&y)mGp`wH%IhSgN#4rxgg|0CZMo4X*v*X;&D#NJxC_#tN
ze9|bq`mC?B-><Bq)OotN?ypkr8aBl#-3fEv`F1wW+Flt3SmjW@sVSAoZ+S{#Ey_)U
z&!sJ}wnjJfW(#id={XA|(&eem$gMBKk>)n(7IUWE92nIkoD5LpNDmI(M9}n{5!yAF
zG6`4xvN%PBE#6R)vmJEv08f=3$_gd=Gm(UE#RJ+M3#|)nV}je7{Qd~hLqR?H@esQI
zd^3i$Advq^s%6z+N<E*OHCg0&UYUTqh_MuNk-w-z!1eY>p!glCU09bo6^4v$KJNx*
z$U8H28F^1=Sy;n<1sSG>xlH8<l^&|jk9k96*t8P?UTJZzi~F*gGH?;tb`ss%2XX2(
z4ZO;mm{-4A-pi;rS~^u*mK|ThPUx23Q-;(i;p=9MBqj9`#eU@^e-~x{Ns(5wr#<X!
z7)|jv9O**ZNcCB!bt%bnZ+$NkIKi~2Ydi4{)o0>kalv?*AMF@F3tIMRkw?%Imnv13
zvy2~tP={2v^oQc4N+r4SoJS-$g5I==vq8|C<W)Vb#8V<rXQ`F)r==YtaW(`#*68KK
z@2U`oaVU1FcRErZj?{kq!I~_CU@DzI-K~x??a-yppy<PKV5osLw#}4=Hnz>2MpQ3$
zc<ee|S!pdoWJg8$xyKxrnZwEPw9K86#iY{N@f4p|jfkS)!==xJEyZO?UlZ+aKMUAX
z@|eH3l=W_ZEzCU=k`RA>-9)rG(WRjV%2RT1w@L~8^k>{985vExTQ(xq@=yCgoGLl`
zl<4;F2f8>v`^p^9>eMnLSeIw{sCJDnvPU(tY3@pX$>nswuO?<9kNxyyNVgNkH2%vd
zwQCN->D*0CdYEjrkuuI{x#kPM^iN4`v7_O`pkEYBK~8BX9s+)6<I!Y;v=JN#U6Vs|
zq0^7ipU@_FQEmOg%`7IuG}5%*=q+A6Ja8Y$C`FMS<6>$kg_yj{SL*0Okgv+;GDc;V
z{}doWt0}-l$xpn05WSc*yBN)ilSXeMa^)Un-Y=R<M>$%TYwdLITZ=gCBQS@*lWU-*
zdm&eB&Dwn|VA4M>HO(^5;RQbE+C1+Z;hK-r{W1M4K-R&F+d&3KOnA0|d)<(L+wpWO
z0Y|k(@24GGl@mFuJkL5J3dGn&uyWOVODv_3juRVgLESY3ze?90Y;1Slx^lWhm1Oh5
z-I(}-KJG)A)r6l5ToytqqMD0YPJ@NBVJ+WfPn<P8>F2Sc*hA;;3^U*szix`O9MF9i
z_TEd5?-5&0+-~Sep^k2J#oHH4C|mfQ&>O$vy_~CJNu3%Q2LI=%sUWia%q4?uk?nZ7
zo!!uFK^^zrgP^Z#EL)C$td9vMZ;To~L^SP#Nl)SsVMg8JIbK0Wl=&>DfOW1cW=g@l
zt(bln5%b3_>0rm5cIq&7%5uXpHi_9}SGe3|2MRe~oM6$?DZjaFxen)}4GU%qf0<;x
zFd2_l!I<A$@}_*%kF7PA8PQvxM4D>A9>Xf9A*Om&q&k*WVCk39EXxob1h}>JRD*7E
z0{xo6BJ{SqPQA0-n>!2BXKCZXYJ!cE)rUWhlp5lh%!Qz2V$;LApmAh1hIhjT9!vU9
zdr>7}j9BY&_F5Zp_G)+8hqWZ!L<BTN+!&c)oD52(-WXAIe<adlt3hPurR|nt7-pO<
z7{h{W5J?Mf8lG)RZV>`rG!!~8H7ElwtoOA>w2Q`imz@_}&k7+c6zELx7D`w>=og5r
z9A_<r56T)XwNorvhCj|z<NY2w?D<2UQ_?0~HxqHdGR#~)PaA&H#Z}&clxplpz&Z?J
z8)9{^>wY3fNB%4`T74^>YJBFRpHEY%SwnkjGg{rzF6g`m^veVNIzT@$@bkbpjpf>I
zqP}hd^wa%@yvrwao9q*k(aA8JaXi6q$|m)!a-X?bqPimjUYu=dgu+S#b>njz%@n-T
z$G?lE<ufAMQMD?sK+C&PiE{?1U}IupVq+#HCc1kjW>pKQ3qVm14|{GowKXSk*;y>m
zTqFD3T*F?s9b7M!{q)#!2}ZXculilkt0)#s!tHEz7EAgjUhmjm@cbP$<%u5zdSuqQ
zg`tE<)#WTJJ3}%_qSLogE%Y;0k#9;2RyGVZ@0HK9?j`Gg{><4-Q?)^yD{p_X4qvOj
zi~GPQ?cW4`7I@2hR}_q0$GY=w`8){IK1fx7KQmftdf`)WRVhN)fb>L`a(OAh+9)bc
z(I%;t^tziC?(9eiE4oNc)ujHZ<DsHNpWH4rW?7u1xc>#)BWa#89k<OxJKK40Bn)pQ
z@`7G`1~y5j_3dJvUf*1oxzlsLgO_abPT2?QV`}OWi=Vk=#+&vn&0Af4Mbr2uNe!&R
zYY;!SOmC^_vr?>;gWU236-pTc6A)Uy7+B;dV#U)8jXauX>E&sw?p*w$bGo3W(bU-f
z+RR;XkgUDbb`dqMOHhJ9zhZZ}yG8VsCW`pj()NV(`FlX?)@sGF_iT|gd0Br^566hk
zll5b82&UI@y_axFaIlvTOG9zH%xBhs+lD5mUGn#9QCZ5AlAb<}4`MHF*x`z)%;es@
zkgcL+21u+!)<y&lX2FjT%F|vmAGRk5-+q`<q7~dTw?Lg{yoMUZ;dbEsC3CfLw4NdS
zqFX34mJ6RETUJeY)UHs2OQDIaK*uW^c}aV(lk3ncTS+`^D<6IanMxy6t3dYU5cL|X
z_Vc0dH||3C9WE5d)Wh7uN2t+narlux)ppq5gs$nWI8@$j0uFHKH3~(e0elUr9r@2~
zD3<9E&w<y<W+&jbU|3B#_T;<WwNqwYKN$2M>EVYZCTKs5vwtAd$%DA_-jAUPjgTCm
z)TENt*u9wKTxfx49*q+W3m3*r0N-VXA~UZp&9ium96%X3z)Pi*$w8DCh?cXJ-2THj
z)?|3*2SJgv=T|E`q{Kn>TCK+@_$@=Fx5VJj0&W}O6JFRK@AS{ZckCI2W!oE*BrwY}
z_qJvA82An#Qmsq-f7!9w!5STRq^c@}-@dWB{BYRqF_P!LDO9XzDTIO_*bW=InW>&S
zVGMt_YrLPNb4x1?eg`%i>SQE1{_E5@ZMQ&ugDUqo>SzL;T16`MnQk<r4#P3bcs&Vh
zur%>?$UxIGu3w6WPI4F@LM!bF8NY$dg8@$^L!SXWoH~>{u>n*YE{Z7hE+of8%s~cP
z=<?fhd#v4y4zwPbv{F&p8Q&<_TNBy^_G)B47}oJ1r2Rs*%Spt07^^i2=D^4WUOx`J
z%)OlYh0|s_8OV(UC;m}3dZp#4Uf38-kAzX3fFpEYlmX!fP9|4(tBk1S6Qv)~>rzYh
zBhg@IEZ9F_NnHa_w7z&p1Px)Zt13zH2@{`@m7((Yq<T-BfWJT^X0Hg)poW7vx`TU>
z<Y3v8cuqp#=T+X~ISra;^7k&Vo7LZbm`g)i;t!s>Qr>;$uk8FL|8O%^E5AlUwE4gk
z!>&NY8`${FW`G^@+s*(oW`5ep5DOK0V_+}E7YWLbtLMdhfGEChz=6~Sp2-+Yr)LI%
zLl=VUNoDJW=|=;`<#=HM()#?)bN&WhDtGBFM^%AEcO(l+a>=<1BBJm-;u%3l8Byit
zIrC<M<)B(&>c$+FGAswST)ZB$5IwX!!+wv?Tkjj;inq`)^GPE)p|@OzPI2!~jemxz
zmg|QKEAOD{7TON8jBaUh4b&;m^0-8^%k|(pT5<-|7bP3=a&D`MeY58&YNg5c-Rs8}
z`;uNVxX}`RLOQdQnBx%RGmwaGNWZU(W${Pm5=Eg+E0FupZPyL$oH3l^7U41_%ALp;
z33)5Zev}OVnN_|#fG?RK=0%(wanqr&p<<n?izAVM(F6>p?*uYT2KKlht||s{Hy&4W
zW5ZybVx3rz<P>KeLG4C)0xL5h)4}h-kK!#P5tJFq{wa%G@K;u^Ox6yzTN`9Ef^BcK
zMx;mWjuS1Vi~CAlrd=XjA5L~KB7$A0UHSD-<@iTe9SnXXkkJr2naI0cw<3-Pw`99g
zU=5Bo^;3giu6}*vrkC*_vm2kupKF&|7Rrb_@P)8Ik5<501uxscnF(}X@lUq!uW0^b
zbIFUu<9A&_Wy7NP96j@>*xEN>DY6=TYpmO$Gb9_TYKXFm-d}{Z)AXh~sI`J?Jnhk_
z$339ji&1uv@VAr0!CvBT!ISx5{%+Jf4#<ZaHfqH-h3dnX-vxe@cpEx=ou{+(xvnV6
zG49+*Cy@CNTLLxQQD%gz{$2~t{1DWk!BdXX$L>`O4cJFSxGfm9Z!T5%*!xudbZu(8
z=v^iV-IDQ7+d{K#^KTIiuD-cCOrCDqW6c^)mkmG)Js}KH40Ns8w-bD;_|T$%q(!y6
zCP3-Om;d2G?IC3x%h8T+0-Uyg0r4%Lg!!#y2SP`Mui>Gso4pj`iJjpM7Eudf$wr->
zLE<LM_*Hk(^7`i=#kYSNAEC};H_s2a=w+8oGq}HP`Gh(7l-{8JAT8^lYedKo$oFN~
zd_IDB!uo>s#||d8*IT!@wPFiqgaj;4fN0JW&JpXw`Isk@OILh`$1K^Yuiry&V<^@B
z{CLrVK>2rsE6+P|Jw9L7KM<GFoy6VicHWzz-`i^@GoW4&Pbn`A+g#;OD0#u={rH=B
z9GNZbDYxDk6VyfB;r~jv-G=duG2QnoZyTQUdCR^oV$DSINf&lki`OJ6KquTOy)W$x
zqHCCc`b`ds>6ItKEsGH`Si0{>VkSe2Bi=-S-EBYNR6S$)<SDHP$^Lg!&PC5_QKU`Y
z4wZF70VuC_*j0!&qH3Sn>x;_BXur1osIs|(?^a?n?@6If?{#5Tki%|SEd=E)rTOMV
zz;5RrG3QXrE4Vs!k(vpP5IQno!)j8VGKua9`&0!;`fwkA-%&3{`?h6YDO+wbPcaX!
zSmJ!)T@2N{c-U>hx@<9X2@vyQA%RA%*tWa0)4DX*v|DmjUYd4g-_;a^twTv5K|L{v
z=f*j+UMxSlY2j<Z<lDZZ>xk?SagPFj!M7^;4!#P>Wa25X<7@YB9nAcQJ;2a{{L~?$
zhR7M>1WN52f};-pX_Ftm#VS&mD^pg69fPkcqufQLZex?vj5R+BAxzX><HupfHZ;eg
zwvv&A`q(pe->0hxzV<W!D38r~GY3LD8{66HkB}N=)*Wa1KTvoM)6<@=Pz{_&j#ncG
z8a%+qTB4_|bcA~c*u0!KJp{-*oHraiXX;Q4#3%$H7aK$o1%4DRYv()}RNB(`lI*+d
zsoC(RmO9M8X}LD$W;N%H7}r1a5`g>C7NuW~mkwjCdr@HH`9<cGa~ymQ!r|(!aSV^Z
zQL9)>PzP6XdC^|sZX3$#qggA?`cIt3n{Cgu_&#c)VTtI`jtswxT4b1h?Vn@97vgD(
zF#YV8jHZ4sa34071dv!R{N58e(01G9*=I>SNc7Up7o$KHW>NGruOjuuyVK1rZ8}{U
z>hkR@lCTaxzF9?YWEiz>WUhcb7I_FLOuPy3!ES~0#NMm{A2?5GocmqIt;dt7XiLdg
zQ$1~5zQ)0z&d}4`gnP7Nv%IsM+%h~mYTNAnWJ}~j(Leo;SFF7IJHC@(+itdId&WpG
zQ`4_M+gB{s-<cgIc{aAY1Ik}cCeJ#acesw0{H{rycuhQtAH7ybV>7^`A#WPn^jbF-
zy_1Ft1QVGd%U65~FUB4fj>#`JmL>ZreKR0YAjh+9kva?~<ZUKAe#;QV$ZlAV-1JJ^
zAUkggy`|qW1z(OoCv8+6UiN^wd#gtR&W+&x@`Np*jkN}bIu3D0&KJpQ+w0Z*hKID+
zni5yjo)S}p5Vf84_Gh!4@LTpCZC6`T9Oy@KIgj3$^IqRKg+HStUFh2yET9fW`-4fq
ziB(-?&Y~x%L{QS9hx>ZruAHBCz8sE%ucbQ}MWmiyyTP4MdLIxay}R<pL>y##vO^kJ
za@BNhbSUvl>_EKxNEdLJz&xgK)HW=-s;_<gV7Z;luD0yu(;kJ<9bgM~54|e7ZG5}!
zvc`GKMh(RWMhl$;nb*-I5GhIE>wach3^oTwB!GAdZkGvf2JP=lVq0324Plm}fY!x6
zBh8|&<?D>19M-EuPv7fe6imG*?-{}ycKs6n$WLQh+WWH_cc8Fcd~xO>_~m}DkKOM?
zcAZ4f>Ir9~6HZDG0wcKtih|Mazr3_X_aCT9xK>DimZdV|bDC%mSkkT4zH%hWB`Fg(
z3A&XVLc4z{S%@XqJ=FX(oL$2+(-B$UMbB(AHe7NcbK`ctT#jH|ptTX1oFwLi)ptx&
z@R2$j;{2EbWh<wG)|sR(^0|;Nr-4_K)J7-GanVM`1j%B2&i-Jvb%kuC{=3Iq(HQ1)
z9aec9TvG@4(xnGa5E872O|+pmBTdnhZ^69e(a{USq!#Y-Khsk|+Wg=2)c;LD?l1Se
zw6T%7llA{mDDE{<^lw9Ppjrrj55<8}4qhV;Ktu(UR`FU~9EeH)F%=+r0EqPfMeIOP
zlGoBJKsg1V2~>6kC`bZChF(jqfQrxlmx#pc9RB+{{o9DdKQ7HbjYa&GS^xwLKY|L)
z{NJP&yh`T(7>)o1l>T-z|2`b?R}}O=rxs|-b%MeXKOe9hmU(IWE|uO0{mP3GZpZ^L
z-@9a3_=#UR|D13$t<X6Nr0jgZagE|>_{MgNcpjO3#Mr$aK>A}-2s^8P5;n`?%j&kS
zk_~qX8CiIX(-=pcerUG2KpQissmAZqKL*ia?{o*>-7$9kzF1~DPD*IA>x#)j*9hqL
zi`0>7PK6W1{#E2O^3a;DcENsDMG@GnR~J$>`TIwN$VdH8lS*3nsiyRFjEz2?btU)u
zAv|9!XCte0gBQejaj%PJ4a;t-&f7R`NZR}B5YQ;;mZ;DgzVNMk`BCLdE03W>&$^cU
zvk%MvJSF4rA)vo|=a0PLT$M!Tu8W!_T_E1+!x;q}Pms~-BfUR}p&*bHaQ=*&00vj`
z24BgM&<y4mMC0%W>ZQiFyAyDs;A!AaS_0txXoTP7m;0<S`^Jqi2cK3IZ&p$9QPWah
z?lN{fn!n$q7b_Obc@*!@Oa(%r^~!~^NF=+DdcNe>&htU;=)89rsdby)X?4^d<Z6@!
zQ<Z9eY&ItuS7#0SP>%Vr#w0<Oo_p@F$*1E5{SjvzEJyriyX-6e-f2S$lj*a+IIlM@
ztPgiKvGKR@G_I5g9gNU(m2Q5+u|LoksfQ5=Xmq#m=g)4ci9q^2mleaL(`YFE<K%+y
zpg`CeD)~W5!Y3myD9@2v=lm<C5az^;_s)@!*>snM$>PydI_?@j1WJ!;zdKJM%=n+n
zR}kzXYsgSYgPD>?cFlvmAjeuA<<i%}9aVls7INmH%jKQXB2&+pc&}0X1YMP+Kv<U#
z&f>p4h0iq8oJujpeUH8`F1!byN-3mL<rMGq-HD%9prsC{RB^^v!Hl{Mwu~X7UBgzM
zvZpcrINznmnkiZywJGqe8;Q2aL9L{dzH~#I7~IsJMuK30zN6e>y!z*#KlsqaH(=;c
ziXO+{HGTY*@U<nF&4`ZBczXm=Y@}*~)nSV`&((aDPVy}lgKUwW{8mwsA~EKk=HMjq
zqgZgSeu;<l@ReQ9Y%CJiCi|&a$o@q8`0e@g`1J7mx9M>Xk-?(%Xe{LoI(a5Dk$u^<
zDDSq{dK>KDwT0L2Tnf>A!_U&T*_z8Y-P4YJ-yHhe;D;5%&d}AO@*k0?l~cN$6tk0-
znER#ol813fTlz;X_iRtOzpAg3XW!V8#UE!q>{6kHq~41J-9~ayuYPm0k82fcD_F_m
zFKypQiO|p$budG+&aoB2n3RmbY{z8oK{9A+R9>b-4*S;IZ|_S;YC62Rh<GG%gyK%$
zmU9K~^|fk5&DdK@Q|qB%k$>LX(pYoYjO<dMNy3M+Ol;J7THl>$&1IKYKNKb#t<5`@
zzAsGocZ*yp+V@`Uv&x09S~}P#UuAo~ZCKhVptt2qCGJ(Twt>4PwyLbYJ4p;V^HP5n
z_AaQK(6Ch3Kq<>m$sQFcO0sNNe@MPAPtPWqqpNkOubNxXvtp{plO>=W2~J;g9ekKV
zY3H8(J+oA&)ROINZS8a<bD%BJ!!0F9b6ZFv!H>75?z(1~Ww*4)ko|6vUc?dgsaLLc
zgp5g2iwZlF+!pho2eSCE9Y;1hQ3s=6ew!mDe`s0#I;P2<qwU+Ey<1+Z$SQ@)P|mr>
zXb$VdM%|~f05-W6C7Std%XxFly2|UgYxX1FBZ4DXPdZ+eo4v9tDPBpELfNT`x%mT<
zJrX>ONSsKNQ8kCCrjb&nm%XNi={4pq<|&7w9g}hT@sd>qvmNG3Twa+gzK!I1HJS<H
zobN_1yz0bpA(`Xxg;E3*Sw;5YYVUmLoQK%@AZjWOY3Q>s+$k3CIhzE%Ngph_KgHro
z*BG&Lv(}`vVdZ8#BYKtde{Cib8bTNeHpt?!Vav4;tY$y=R5>U%HD{P2Smf@?vCU?`
zQkxX=q$imY6+n2-ykQTc(r)?YU7=0oEgd}wk-ZSVIy<o`*`pGHVEC#2_M1s81%n^<
z)y!%EIg93VBA*z)j$k{M@x5d7*XD47T~c?{pV>d{f_`;MVLoh0{ZwGX;uhaW$#MQE
zLXd?wx+`i|R6oW;uUk;ES4k{sYZ;w+8M1X!r+*J;n2_v8d}^s7s;Uvb$CabzBO*m9
z9g&0hge%%WP;13Y<cKDk_!W2BIm_jwlY>!!07eF##q`6a0j+4L)9q@IolpqO=qD1A
zX!%3bBbNRF{8SqjbX=#<OB_qFNvH$C=A~2_Rka3r$_UuuGJ=>5?E4s-d^!X3qY5+P
zI-zklO+;4sE&ZH{eKMM@1N&MnkL?E$OVd!Yd(5@9?&&pGf9k7wGnOs2k}}eXV`p6b
zlYA<cKt2Jwb^+voTCbU(*XZiTSQZy@Yc6KFS20@{RV>}jKZ2*@FMazn2h(X=H!EGC
zub!|Hhvnxy%UYc&7Jr-63Za%cvG!#ocD7a-!azCPzhvvK@%{9;I<%9&IkeGkaXg-3
zDiMBgwq|BtgwiN@@G8^D&&wyHtTRhrC^e7ogFB1dz-J4MJad;4p3lvUg7)iD@ZqRo
zDK&+GLE7(m?l5Acm^Vxae$vBAr^2}YM$Pn+5-0dsCOiglF|LzKJa+v=?1{_i5(nz>
zcfcLEPh>J<HSRI%ogcc-t-}^^{&K?y7sBPez0h@r&#AE|DB%h|f{mxCc!|(?cc06P
z1+8@6R`Ap-iWP@hgPB4$cF{px6n_eT7UDDt_vcfNYqk5J#6cdTiz<Ws#{sTOL$vcx
z^=W8qFZ5l}-X3`xSFp(HOh*DEw0-xPx<uf)5}Q6V!=e1ITT^>$v&8n|&9<RgRydYC
zmJ)sSOsn&rjY_trzzee<L7o@gbmcE^_iAyzvJcYe=<u^Bm(YGr-7~c{-m>>`-5l7s
z&)R#Wr4qysrD2Abq(O+ivS2ZoG~>6Amy`_aHlV7$bdYXTaef+tgdU+v+d}DwvWH}*
zHci}^%~c9EpK;oorK0LwnPZZmI#rFLLe33wP=F+lznCsgmES5na3+I&8Z-@d+*eDS
zSg=_r7Cno~(bw`4bJI??r?PX#iY&HN?<9vu3>FG}QhfR#ZU^SH-y40dqr_Q<({oCN
z7K%mRO^|{YHAqt?wcG6(MZ)$G9pZVY0uCSb_L0QYo`Rc@ne?}%0p)>sTJgJOr;wWJ
zE+VeVFxT@_8Tr2Fp|u>veoG6Zw~P#(DE`|yXl6@;<X+90chl2%&=tjSQ<$z@S+TwK
zYqE+8B~%OKC1kXcoJJW0aU4m)LN=eZFQ>p*+$gJ>QgN?M=AOc3%~osmL^CSQo=H2m
zoLwh(1ttgJdY}D=6bh`v`+oec>Gqfn;w=9%-D*Im%tfD4TqO5ltA|Vf8j~II0Poh6
zI*-2O%rz@9jPx<+ci@!ZbqyIC?-QkHah1#$S`isBhcLY3c&GgK6TD~Uu=z>_VLv8i
z?8p>3bvzGIT&2;mFO|ZXXDs;~D;YTXRl6y8x2lFm2fZJ}kzgl{+-Sj`YSg1{5IdFn
zwf#{nO$(xeaCfO`5FnqshNgxFSyjv=Ix<iTm+3N+WL3v#J~&|&^exs<vuZUqLs_#5
zUkVn)Bxqux(uk@+_l8Ykgt<`al~o!@+0|iwtYB%#Ek^1Jb9wmcA4ZchEOmYROIQRV
zu{24CJfoTWGp0gTv%!a#8GOO89Va*c{JGEHzpbB>xi*g?P!s#OMhp@tYUz3?eWTrj
zvQ7}fTY%{_xIxWhm$Cif7t)dY5TLtsBRr8A|7ZS2-=Ig!IfJrPTc$A6Y_(M++uR)j
z=SJ!zHa+FnoK^GXo}J<iEwS^j%ae502jru9)t1M(H512u_Z_+i28ImJU#vWJ_9}x1
z_q^^0>*8lmZP)qkvk@(KPxVB}Z5-Jr<tGgpsp$f%!4|WWN{CqF)9u&jLz0;%4L&|z
z5S)+AvRYsFDi?I@QIjerjoqQiAp&^m_B0F$vBI}l1a0yNa5W_1_oFA2V^-i_z$SPJ
zan23>TztJdINtXDMuMb(%=v}#YlRTUd}PxRvn&%%hh&tsPrV>!O=Ht76{a-Aqvn~<
zn#p6D@b*Nk^`~0kwGm#Ax}{BCOGi7-Z^cec6b-}|ibl%!I;#Cdo9Y3qlppl`*NFE@
z?e~{dJi_SbXi8n=zoF-HLa7Dwi27nfh{Tw~ry|hej8DU#wbtSN&a8#HV=(25Ihhdr
zY)aMTfLej{D7h{p$SF19`j*Iyk|b-j8jlxl5&DY6cAmgB-Q-K!!G7R5w=oxiGhX;U
zq}wz2n}OB2kW8klA?&Z@Xt<?L1*p4LZ?SNxP^JjIKETz^uk?lFGG)3g%h*D;PYmy(
z-$D;@E-r{4ETAAN7FNpa-Asud(d-9R9*ou%is3C1V7ER7HxKy8Q8EW$3$~xfJ{#!q
zPCcsa3FAcyKBoz`9FR~GX~2|<>h!NTZ`AwwFs&YZ_;Uq$^QMOc39-im4*Z*gTZ|8m
zjf3}zftI!HfHzpmSHx4z51GfM@q{6pq-BU=DC`;ewRj&bC(8Q;oZiL`uM6#^KnC)L
zIL3ivn87*1@IkRb*7)%WpiLmVVVut<v<aE2u_t;9ut)4n27mZIrQU*kF#AyZFhW5|
zH%7VQ8EC@&d55K`y>cv@R@r88xj@ZStN7BRe(HgtF}+mL3DZmVB?87CPl+VZrYYfp
zXlUd~zl>0l20&*=f2$m`ztb8z>T1qkg!1ajdfK0@E7>Q_#Fy`wydtM}`hT?Db8uzB
zx-k406Wg|JPc)er6Wg|pi6)*T6Wg|J+qUgwM_)3xF3!29PQCTk_x`ggd)M0CySvv)
zR(GD~*DKkP<C)Jf#zkD<2E$_5xf27}+set=8JV7Cd`|4m{=oo2c3OcPdF@h$OZwm*
z9~ZE;uq`fPW2|Sn2`keH5=VmN+wZR-mSqG;K~-abUc#!4MRE-42Q^k?{S3VRIC+87
zgX?#^!JK~f@T8Se*$9$9fq>P1ukM?q!!M6oU%c56LAYIOdbQS<vin*7AWLOe_%^vm
z12Bb-LqloAWqUcJ+JW9wceIvE%Ch1CNGDE6+0ndTM|eY7u}(T&$0hOe$Y5m%9JTrQ
zxP=dhordzt+r<>{Z}8Ht{gMxTf^j`JH*q#C4&{*?nUfA6@H6IKe3`ISjZaGMywbeS
z3m^qmngCc?1vMnMHF~+)VhU^xx}Gl2RKr!%Wdc!Ay!}_0Lp!)pEajf0Wf&a_)`9pp
zoSxC-oUhGw0YsEL9x@vPoZ%0A>(!%QPly}}>O?K{t(a=I-e`1H5wg}{j`wHvOXibg
zS6Up3#tI<LdCeUQxW-+bJFsoqb9rWYxn<%R`d4Mb!ed=8FhPH~ad3Mfo`u>^%u7z~
zpO~^8$CT2E`+yN74q9cegUcgN!0=L-yJV-i(W?tf)^g}E*sh+>s*YiBvEmzTRJbN8
zCNWQ7%BGA>P-+l_RXG#HU$tzz+qyljc~s<c+7S1LlFUl`U^0iI!Zbw`!};GvPs2p=
z;E<y&ceBLvPA*9j_8eI$*!j=)nngYT&?tPY6jcpwqKnQ?`j!*NcZFre*gx%hn<br&
zXvI8`JwY~&o_htf9kEwUsQoLs;v!ck+o!B^u@=Mtp6WG2H*K~)iywxu98?|3sy5<x
zIO4KxeX&QobyU?z)4Qn#RjgBQE6NVz3W|$DUb-mwzNI?oI`(4DS@Z?<rM1ZW*{}8%
z<SVc7M(IHhvPWEwU@NS8q{a?c|JhksDjr`YtVJ22w`Gc237oGqnFFA$F4=g0kV|#C
z#0+RMQ{eV=4t49``XnohzAYdhE{rCu9ii<``VMY$IX1K>8XxaaYMcbMuOxCG`H1Pf
zMxIY?oBj6oJ)g2LWqZEMpOxwP{&fX<<@Zyt8Q9Gp&E<wD%B^=uhkyAbg?ykg_?kz&
z{+*fYLWs#K7@t|dqYkka<hECGW`yvDI>dv^JPB>V^`cpX$zecY>@O9B;!=9zVcIac
z5+c_EN`{sRN`_%|6`6+c1ImnIih?j#+MEsH*GU;0U@Z1BJgS9BcHJD$fa_X4$FxQL
zGocoAF<m*Yj&<QxAjf%+$(>I9Mjrn+q($pzy_UO74!^u_&s39mt@OHsn$3w+t|xvi
zz8GtjfKAWwz6u1Axn+l-ccxJ`-^bzQo{%_k9-Z(P`gtF{Gd)3!V8&6=*--~LwwY!B
zjW1WkFJjby8G~6dl9Lsf_@e<|*#-AA%u*fk2QOdtcWBoV{5uw>{UDzf%Xj)qZw%ms
z;`>*BWGlREvF*Y;^g~X&ION)rtN@^wv`w4i`hw^5&JL|Bl63;dz{W9>r<k|F2X~^5
zRiW79p1A;Suf_-f%PsC8XpHxT_wfW{hUj9A$@5(>y)X2vkj8+KKYTskiVb{0J?s*M
zk@Oblp@U%BJ7YhTuhEYePVB+W_K|3wDs9l?ZVx%&9PJkE(X-;Rnx3_Xo%V#mhk$GF
zJ7HE#R+L(fL(@qj`mzlZl4mQ@2|UShGL$Kf=5&U!cS*qwE+Ae6-iLQ?2BFCxgusj&
z{&>GZd9I;OV|AvHvlTHVy$?ZnL+ngp4=pzJ?#rzZdb`#zTaPjykkVeT&r3Q5^m~50
zQ(HNn4jW!NbJ?}YxaXWbQs@u@KJNY&y!TyYUG&v=Fvg6G7o0=IOc$Xy#oiXATQi=Q
zS<=S};13>=<&gpM*H$|?D^e}VB&w<ZqXm{_RB9dkYsHL1g@8A8;21O7-tAR7#vxpc
zMM#F!+JhS~cGJA=#(SV?8(#pFc?0OY)J4}h%!1DI%Odtbo@++kT~<_`Ojo|;pfl@A
zwWR>f^Hi4kYyPR~uH@`!o+VGs>u^2GN=0VMY`S08Fw38Xr((_VR(T&wG@U7TLf~&s
zhn9n$6f5e%jQ7359UcA4hu#n`5x#cpr9Fu)+e`~*eT~m-heD4U{@!QfX6K9U^Ozof
zTxT6;?@bQ79ZUtrJc+1&H&<G>_Kb;0To~_~nx^M(4F}gZqf>VWNAI&2<2UsB07dp5
zl-hen;<M?RQ(u@z2E&6lO`qJgtD09N=g^a=UbU^5=7VJxsyKz<5bp<vE(@5~s+sx@
zji5nq&4mqIf#t$Xen$9OhyBShOa|R|4Laaa`FX2Ny4yFwrFC&CoVNj>(UiK3fIoJa
zhY(dk4-I9Cm+ug7V6U0K>73=9iM%3bHR>ngy+YU(cQ)xXy^ld|!IOc0bmBf}-C!fT
zb<i`NTyv{r=z5hAfDl`D!c5~kl3h~1TwM+r&{`X__c!9@2D=L2v!b)2?>rCAczDiJ
z-MEvnh@8<)6bNA+R7^%)t|#14)D@^mUZn>e;~GKl%Vo64Li!M2z`4D&>gdmLK0D;?
zCnQ1+81RR0HGw`wDw=$)aatdE{e3=(E!SQXygIrjx&KO)UNJfzmwC^0d_mG7yLKBI
zhp>Bi&o!sI?lZ-&WWqM$wxQMXGu?5#p}R`M%xm<fc3nd(a9#Ac)vU~!fe!dWdqUc=
zA}McNrN8-xdLr~-@p-3hG_ILXx?ntp-H&=h1bg_I>F&m9#|?%l!Mo@_>(px$W|2K{
zhsKZjxwRXxzxtduFFD?R0BaK2k#9X7wOWwzjifG6^`Xh58o?hwZ{*g<ccwqa$nNHA
zODcB;-R?5EZIp_K*S#CUg%Der3%p9<@)OEkJH!nS%l2gO&eN+#i_^0wy^0Qyo5T>n
zu5;Z(>A<0t12#ONLfD%RaENwDGb!}y>=fjZ13IXVQ0$tpa$vk~N(i}^9OSC;bUFx5
z#|L);>P7p5y3mWwqQ=tr45ICOd*L|dPFhW;p%+_(yhn1u1X%2?v-w7I8b3tmGh}%{
zM?`Up@DB}eBnJEw?sAfgF(>k`i7F>2r!m~s=>tWRC_mfTGrt-@)=lkqdoKl7(ZgL>
zL#<oz(oL=BD7!Nx7qjIv2T|6-hfWCU6|w9VY<9rA)4X`zKVxg{r<W`}&p0Y<0a=1~
za*Y_pvFs|xoTsAv;XMCSkJGwdE7>J&K*Ohs5M8qlDl^Oz?Lr?vguPpZWF*9|4g$~t
zLp1pn;4H%rdUthbU_#7*95PZXN!n?Wj07E=fed|_v@Ztovg#1G<7t0DGw}476ayr1
z(;*jmlZO)m_UK1Ir6W(;$pFCG<J9442nBnz^3KIg5CM6SBp&g*f<9SXKB#2(0=umk
z_k4#wl#?^nIm_7W2XrUzKfWIizM^*m7MgK7)t82ye3>S;*)HuTeSlO|G)QD~oCQpi
zy%2iF2Ac5>fx>HUwj1kY7u{$$-R93LcQV{jZv&xx95yeUy{T>RJsx}^e4S)ol{ue+
z&Z-yIz17><$I5elVerFAf{GEfBRJlg&GH-fxI^4N09}OfU&Mv2m8ITqatn-`rQu^7
zdU)aWhbs_|&W-VESQWqj3MyuLxWsap<7LBdm(`ecHPJgg5nnRKJ&k^*OgMwU?}@M{
z>lmi&Srw_2?Jv4%T>>yM-<nV@Jw}rssmQh0!#H0FhBpifr;QL=;WsSpPbyC{3a0%i
zW+CF|Q4<_7aG`!C17;q(jgnh$F=LpwqzTtY4zY3P?(u=yzmu-*d_>c_NE7xLL!mrD
zN)CD&Hj&9*@3%3HZmDNGkPDweboLW&bD2_-6~Aowt@F;4*GC(y^}rk<m~!WMQ_j=!
zAjfh^Q2U?~_XaFr2rT>~NnU$Vk9&T8Y}Es_KhHFl`A53sY|>0mu0e!Mzuo9sKv5b6
zM7;`zI#R3%&X|oH0*bTwAMS*V{aP;-exGZp0_%SJVaJ8@eMr*-Ce#xJ{wRkBP~8@*
zX%kA1s!;9)`+Lyi!W4*%hCoxcjrfpS3r(Kl@qF8RsN;LwRe<mHi<*j0@O%x&DPN#h
zr7Q|n*u>Rr`ZrRi;oR}7d!YnekNKK}AXnB&NVDXoa50>oNqT9s+5;@}ZLDt+mKkom
z!{sSG4z*W!mQz!4p)Ropw+|M;=aQgl{QLwj3%=r~Z-cL4PsKL=F6L=H8Q`lxqqRL;
zqw0n&vUm+MDta7?*9DUZbo>FaclYM&Rax^yZvf|FhXnH_wcFbzz7yFk@FUq(;T`@_
zm*R1|egX*_$h0kh-a%UczdO!00C=V@hos1QLsrdH(Fljxt23*^K+8ab;kVej4%dd)
zAA%}_Gw=OrmW#H=TjpTn`L&TIpfVrXebzeKfsMn0^EECHYbtuafmcuu*>hI533Y+F
zg5$L4{lzNF4g~pw7f+4@aXFXZ6OKtg7N*Fq2k3Ed6c*?nho>al)0dm>R;(+a3I^o)
zcSgDWKK4=%T+e-77GV@sNl-vpOy!&S*6PE__1JSX!{(V`Pt8V9^}7$4Dd=@3q(=&+
z`L*U_j&FR|C9X^5aG(*>s<X?=loiJ8*+t<)cr$a$6VK7xhw3Zf#qeI{{;s-o($kc4
zpwQl8l3ugwD)8mqKzJ>0>AN&uqUi#KuT>{7WCP2jio#?0Z)JEdYLy4HlkL<zNQ+8#
zBTnyww+OTD>KoFfSKo`b#mwIhbx{SY^8&IOEorlDcq{h+#JdoO^F<kl{&sdI64O`*
z+4%tjn0>AD1FgFP)8!=g47O!$S&bAXS?p*V%h7_bPuX`oJMQ7o6r~v9qLtu4yG}U)
zukh^4^%-?*O^{~A&z%}aTY%2xdb9weXdUoNUjv&OJdgN@<tWRyBl{+UihG9H9a6HA
z=RBdhcKob~kFY&*GK&l%+<TA=4zpM@pb4zyzRI%4@iCBtcG?TRRycDK_%r6OD+(1p
zH?P?3DxiftTrcVAJ-D6M6Ge~bfcCUyo#Y6+7wPMw76B+l7x!q04JZAUZ#}=dG2z=V
zp_gLjGwNCdA-NtgY{7?lB8`V}ielN}PPP*CE=c`-$QUusNhe)1!5T3dgPN({Bo2oj
zq9IxF-Vy}iO3&af+Z`&GA%aWp?&+xmq&0(XEt^QFBjI9)duOOCnCUQ%gk<#da=Wr8
zk?|TrFY`hg7PLEV+CfH27*)vkYs0U&(E4R^zSdAxPA?n4R^Ermez-+`*gI+cz<ihG
z2wW$S^*QjMrgRp3FOY`2Z9osHt6BXytTT_`PRuf0{H`$Ww&4J*jY&Q+_&OGGU3`z9
zstEv)*7}tGhtN5#ZIXE+my4A^HK|ahiD|(%BG!!!+oDy7%lPLibN*@{pTYSR_7!5q
zhk~>A{8LR?emWrmdN2sChxUS{1A|JTsRzgBbaS3pU~{t-yVjs$Q46(I0x<*2!W9pr
zVV7mq23!q9`7-fcn%43<_iMF4+^&Z@rB$8f6NRvck_#Z$iR*Ru16d2K_l}7M!(Oi0
zr|~d)M~<DZE^Oo1@1rd7gDp51%_DX~KD|jJf#V~YC6*)@`r1nt)^(Ac@0_+Y{R_`n
z+-iT83F^-3;?+TK&z@8R;PctX(<v`v>$@N4zU!3T-zF>_$t#9SH{Gwd-UZz7K-Ogp
zdpKAom`fbHAX1HAU~|3_jlY!v)<o9$&qP`O45;HP&ZTy_v{cFTxGMG=gssZ1?IGM_
zl15S@Mv0p1Fk={v{!nT%f;5pD%EMg3b81=(Lbo|nF;F1!7@dYXn!9ujdRoA*P&cQ#
ze<ahX8z6jQH`Me5_Z&81YfV?SFmFe=s!UF4Zy1nZL%-%HT|IuFya!OFKNG&g?|;4j
zZJ=QtmMPnK`_(xM#Uusgz|!sD6v9D5k&Qw?_Uy^pX017_u%#L2)um1w>!)qKkj%={
zxp#}ZtgHC_QhSId#-$s4hlY!^%|*&wyLyyNb=JO_^+1$vLZALRUh#D&X2G}zb!kPa
z{WX9T%e}eS`s|>5Z?z6WUdM}XtwK7OZZ`gcwCL$=$o*vH8S5B+$lG0T%?JYgf^ZjN
z=_V*yI2~LY;tkdl7`N`BNTzMP18>{8NCUxY^BJ_RC8A+cdqO_kg_11A!_q?(X6i>P
z!}#U~8sn@@fu^Ns$F^Oo|AWnJfiSAP2vXm>-RLjkUzFJ)|91yY2C#Qg8o+PBl-Dki
z1oUj+`+~}A41^D9z^*lRPTfjO(yqsoL>V6*XzqMFcS)X2!@RPE+S&p}=@bZ0GO6(Z
z!eQ=Hj5@~M?G6{lBK#@1V{&dChyd_}s36qmOKk`#VqUIUgi&yIpaD)1i=w<A&tA}=
z%jQENDdEih7IcT4y1>{^m!}}GkmSG|pg2H^Lrf<0l~9W?sd7X@WukXhYx4K#b0w%t
zAJ6@kduf&)6xzkDJpBoaj*H(?_7Up)0E_x-^wmpg4pz(cInpVHhQW#b{YDo!lbRNh
z-`T~x4z{RvGbpv8uBXK4V!C~2rGimrlTS@!liKtu@?$4+$qU0h=lP|T2H3{&5oze$
zQj?=)y@>=Ggm({ku-V4f8FfQEqv}CDfTi1mFIuj()Jdc4Qg)I+ErISqg8g=UsiL-?
z;oEIS8mP42BAS7?I!SdwD=|3XU3WJwrJ`-B>I*4a9Dt}cx><zUL(SVlO<Fxc%Q<#&
zD3^7LJ?_WX%W&1SaDy3o>}tO`;Yuf)EDWj?cUT}q4ELr4iScFC<-g5pS!ktAjj802
z{dh<@Dv7zcxHNfUhd-p&$zvpx|E&^pQ?d&w29(#y+xhc^Qd67?Y!$>3tQ)8nb^@%E
z0Re~sSiFb^5ljq7`^lcIx+o^NgvG%NG<ih$+RfY#U4T+Y?w0H+HJf4B1Z@pr`OB@Z
zXL)mc6a=dvCy@+@DTpb?Pn_!_Jgel#Qs9U^?b<Yi33@?zM%+ZORoF!P3QH}meG7k)
z^h{7~e?vB}?8AWCCCM(ec3oq9)X9mcQT`5Jm?*e6xFqJprh9AGrx>>xE88oQoBp}a
zBcSi|cx|z{EpEI-+xQs6rH8EfGKk9$LC<Tx3m90by}QHZ*LZ~N9kH1DzK|VXE=r>%
z+1&c4<2G&FsHLD;7_xS;Sy%aE2qy87+!cO`g-#kHQDbBU64$E!1cXi+5yz2zH6xz=
z{?niM_UB<>K2+%DI7@3=fCRCl;7@$CtS?Bzs9CT`<|JRer&v@;W=bGkRB{Dl@IV`9
z{NAz!#4=oyBGILT#|sRk7Q+toIu+Upf4-DiZS5*cX<Qse8$9zo45jnvMtedaWpr7%
z2CV}-wq}}SicJv4m_!Tmrhi@#1h%-9Kq%8?@|P)dEck!B4_Xxr7gFj+>W*)2lMGTr
ziNBNG7rs=lYb?*FDC2^WTiubLwLeRL3N4SB5x2)<t`D1&c_`fMV^*iI-m{k@*|oGs
zJTElZp|TK)t&`g1|8YfX;Jn>GzEB64_iD{0$v#4m{@PHW!BeMjSIi#-Iuk`3-Uyg(
zm14+dZGvNM;kLrf?o%;wzCA;V;GC!5a4{oz<d-OkvGq>9|9QdY6G30>CEmGIKk{I{
z{C(q%o=w{}eY6yb(BtL1ql-GjMh;}$p*~n?$vvH6^~l3XtzY|+8Fl6=d}ArdM<At*
z(mvP*VQxYOdml!rU~-Emms!FSU`c_GbDUmB1(j&T*;!C;rJzU(v`oq0z+*lHt1B|S
zE?s}ZcA_ucQdV5HdEmh8NaBw5hW(1%6~_(7-Jngo;%KgIT5{c(ZN5qu{XKBNI3FM!
z^%83>)ND`j&Aa$L!~fkrPh}eM3&-3q!>L0}dDL}|_+R;tJsaWhvmuKyDBWU&DnC<D
z<);!?Z7WK%v7^|iS6NCZPqD5>wyBA%sew6YRc4{E6*Wm{jp?NKI`&#pewwyAN>k4`
zOD@F4$tm1e*#EXqzO`9xVSLApQaDI*0>nB7wHUctO&xAu&i^6XvUFCZll;})a6|CC
zM%Ru?@#Wej%!iqZYQ5|ZLkB%vzkObyBR98DEL_ok7vudWF6(~A_wlgMq`kolE2ELJ
znmuMj0(+}OL3;8a<~U6;sqo)3;3GeN)KU#rn9qm})m|zF{w^}zs$g&+1ZBp;`kwC=
z0#BI)Iwnkua$X@aJxw@GEgc$y`dyLOj94@@oQH0@4@pgpqFP}uH*|*CtX^uBNrn6z
z)3Dn6xPX^~M)LGfgV~ArJ!^MbP>4$oTia<YJlEFr*M<&TUGEdja8jOP{<to86R##R
z<phE(-0pJ;K!#WRQUv}SXRsnW6x`rf2|2{bP02IFGddXgLBc5}=XQ3w$!=XWeMOj9
zDoGVm>Y`}sLTCB`)cH^sC|5;#s*3Emg|2Ppa9CVq6lM9fg0;lDNXmIMoPJhCUeOU*
z(-_MBoyzbE2cMbVF}^B|Mxl_hM57)d2QH+oTmf(zge@Wf6_RbcBj^l_jP5igy;<DS
z&L6qc8h0?S^hrfUQ(6L?<>t%>?a`O*-Q3#tIq8R8J3{xD?yjLHw42ah-FRXcfevCa
zA62_{((O?PJ~y^Pz<n_<^<uAKN%TrAGIR1DJsD_C#1y|geekIhzG=kxxr@RhQW>8p
zi$<p2_+tt)G)p)9#w7Tm^UwBCRyG(~DWY0-w{#DcvoiXU_cnJ+qEFq9{jz?$@L6Jr
z!WO&4S}+bxNqOHsi4Z`i(0t+fUxmPZx)uK!I{1GRFDhhjre`Uw^#3YU^gsB7PZCDS
zMqENfTF>@_a4<Bob~JNz`=A|E{)!_16)MW{*HdBoASpfrLRmiIFf~3xKtF;>|2g{e
zv)KRL>VF&k`CkqF*MXlO00rHrO~U+H-AA3D2FQOh6dWJw$p2s{J_1<(4MXv%&?q_@
zSt);l+YDkh){Y+$okkzT$X`k3ALBkhqZ0qK8UHr!^RK}Dk9dMs?1*&$BckYoXJEn^
zaW^}#|Ig@RrTFSYVd-b!etd=8e!^hd>jyRm37tQJxMMRc363o-8&BTIN0OMQ>Eu&)
z>)_mQ2f7lqj)z{^wYF_(=-Ul^$xIRkmv8pThmALD(X(~mbaJj(1H&4d9E2qsBmlU$
zf$IdlW6#b6Za(+}vfRHjeo7^aaUSbui?i@2k%Y$eDDz;Py*jG(B@#q6jC}jbLc?kR
zDPAz8`lX+MvdD-xqL5(Q4Eg#zLyNfh%y()FP;^r=<ekV!q2NGFwV>9c<U3CYI-GQ?
zPa_Cl3+$Bni;5)LXjn2|(?6PJfzWloP`gy9uze`$OP`Vvp{p_)R63eF)ntKCV78$-
z8&q0dp-QckvfpIEnlDtXtFsh5m*i?!mUbu)Vs+eMcyyj7M<UOJ+N;(#I<)?BRDG7E
zm-Xp)vLYiotSD_WO$o_KeHJOKe$)n*8D_b)H*4eh5!w?Qrey~x`QTD7^iA5f^_hnY
zCiorPz6p$&vaQ8`aX)@g?*FGl`g!I*4r!eVw54Vr)|*Ls+X)Rj&V_rMg@?;VJD=6X
zR-4z^7L5!p0cWotX|Kd7Dg9%l10wDac_=JpUakLEAR#hTsp4V~CB$0t!Vla5>1VMh
z7$q935^H95Jv20C$C<!I846@7Wnr0**K<eG(}vH)C<`Kx+*e#mSC`w3dcNnWOc;}X
zU}m1@daEP0G@mNq4B2hXLIeut$h-~k=y*Q^$&Jp%^{eS(20Kmo%*%U(JIg9#Xbxb_
z1|;7Z1j{8JDg2-T;OmF%Rx?+}72AyMOCnqWO0_&h@XUBe2u|EC8MKP(Yij=Q`@MCB
z0j_c5qa3XA42X!ob*2`MMmj-Dp+$-|R5E`w7wIZfvL5?`bTFWPu|WIM74FbA7EAX!
zlScv`I(P4C!?}v%Qp<q~AOGrEXk_mYZD}qriMLpl!~lmn56{klAmYTvztbtGdjsqU
z&ZrEqxTS!(21ai82Z_L*yQbcT0S9Fll8cG&5$CYx<)$4+Vy?E?806=!IiJ$7am$7A
z@^XIPocw7DdYf=`m7Q)m+ijtcyIrK>nP?bxFvu=1&0jz_0sCSMmPbEiqVEYa{T1{{
z6FnoFg=7LY#7A?|v!K*1f&gV-1)7?iNA#<r;x;rY+WXhXCkO@V_SoOSYE(T^_<Q-P
z${4Kjni2zOXe^wP-THW80Z*g{*&5dpBlbwYSu(4N9jM4b%Jkg_jl~63)EoqwDjM@!
zwgyp|%J9C#+NBLBA-R`KtYg=N9vn(JA=C%t+7RYdK(T#aRy{gZNLN&sXzz>>$Qpi@
zzkxEBq&oMx@-rDSlij6DJNW7(JLhk1r|Fp{!iY`b9D>Kw3t2hf3)kIRx3s3oi1<aX
zW$;x$_9NbIGq*Weemm6BVNpTLNFt7F+2AA0)8T9$aB^ReLh}ojKY)vvbAdfR5ORSP
zmd&I?U9%W&88&j;h^sH}?(NaNK~6`Ho^cPQPFiKuqQ)USecyI2KO~23&>ek8E9#0m
zFS&XV%r9so%^jnJ>z&q0@6}k+TY8<uArXP66TRhQ4;Ebb8p9N{?=8D+Vn!<8%WE9L
zC2aoCqu<uWSuZwj?AL;^K+g4~wXKi?+-jC6l@2W;(211MHDc3fOlkc$3vJGuv^}?!
ztdpw*6|*1IrZ{Mf!!p<OeZ`jazbz}WYnaPs5!L5}c<<@5ve#C7Wq3bSR}z9rZWB3>
zy0}bv8+jfa&sR0qb324CAu~vp?n{n_vVR!AWjPdfkXzQ$lxo4+U&52*^S7bC%@0<c
zkoPlxSpf}Q|CY-k-*)dvto!BKa}xDiv_Tx_LEDtRiKmIiit6aIb7_23v!;BzQ<nm~
zSe8kXHY(&w-FNL{5Ok4tPX$Wo4QA{xxN=kc(!Ih*Lu?(rT4e?trc-U1Uu%8M_6E(>
z)-ET-QzDM0Kb+;$hw@ks$F9h?8Jv$C_sFXIpynj*?DZ|Z(N2hI<ry*CX}^x{?lIxx
zwQN-p-B~^V2;@+jyHi%apHC{$a?>IG+7BdV4n;PoR%LN^=JZ-y6Hoo~3)iZr!5b_D
zE<-HH9~sF<D3%eS^wyM{u~A|R#JX%RePTVk7CPf7$oRcU-<94L&DNo@du|>Rtw-a?
z+jN0b6?5>GOr-4C{G1sA&&S<byWi=k4XvJADJnYBLp^pwzYQt4nS^A=JrrpS;aM_`
zX_l3ms~Ym0`+^TujrDSJ+#@We&+e6^qHErWb1GUSUVL{|e*91geg8H$=FffI`Iy#B
zb(%0uZl&B^fh#>5#l{iE#(J)96s|g|7t3VI3=vnAW_4!3^yE^&q`Vc1wWp(8M5#O+
z%$`fXiXw)<;7()nYTH?V`1VL<(d`d!**!d*-dtSgV<c_LTt#k~wQb@^uD-208&GH6
z1i9yV8)HMLGAtfv&Q`BkJXOhS>Tj1-xIAHiyzTC-*1tXq>oEGvHTWF$g5P#S@1>qc
z&k?aKcvU(*48KC46sLLvE^eo$CvWxb(yCCcs!mr`ez4@bWfQlyRXDix><1TYC3x2;
zlcANXRz4)5QY_`&QZOZt!n8*}F<I<zUClhr!kQml<0)#Ug>sWe$tBKx^iydnQ)g!Z
zik3nzqFXvZh^W!Y-gNMEp=E(>Q6;)27$ItOS(?>~k)~%IDGjenD!4M)%Jq7`hDEA9
z4Ni%B;)=T-LX|WTi4BJ3yRc}TSILU=?D1V4&$9Bv9C{1^)g5pHO{NO5OH<5<ieu)p
zpvOR$wD)^{0N#4JSW8>g$Vp4pxN%8~Jims7@$osb|6-Pl<Ga<b`tZt>2!9;D;_e@C
zstorkoTmqIVa>F6OO=ymq>I%BQ)k|Q_E;BM0_%znw&mJqHsRhaC>&V5U=n?~{@@gn
z9JY**gA419Ci{V3Xu?$v_vW!h%jboxNz`iiuR|4^e6AsDqbKNRBUB{=26e8y-w~oT
zW=1^-lMJ~61ZIX=ajJ5+5)i8dvE9Otd=ZAIrispYT7SRpLfi2jVfH1yOiI%nj$J1x
zfUKy6o)|iAlM(-lTc=eZZm)((B!KF>&nMV$@^H}}<JxSLwS(Xf@6RWDtM%b_`})GU
z)<2eA3c@zx^N9bTsQ?_Uoz5G>8)F^IN(UebKB5nqjuJ}JhX3AQ0lq40G-+m<c_65Y
zOt87kvDr4rLDHd|3Qln*=nZ^F8^~b`Cv;7^8`HY`5tY|#61FcxI8L;l6}b8PlEu>o
zxOqfKhEN9{Zk2zxMlxUod`mrsJ=9xf+hgt8<5t^KJKQ<kj%qcsI_&C8Zv~bQ5M9Cx
z{b2{={RVLdGW#Y#zp&G}Y;%4jbHRW>t*e=|84*vnkM|=G4(j3oR1IA8cVr%-Sj*P#
zh6J<-bbKZms~didh~~G5je$F(K>?!WU8-s(w_jqHZQrh8cNi(Me0hT}Xpoph$SE7s
zC>5)~Y}3j`Ru-VF)vwvUdmtUMV2QtmT~UqG0lRaQ!wDgA1!0PBvfK$hCd)%$M|xw-
zf^Z-Ex6=5fLLBH%QrEt+qsAsozMW+5+gCCy=+U|a#NhiQn)TU1Hkwh~kMrr~3-}_Q
zbydL~1ZRR|q}gJhOoED4!@%Yez%H7chEGl}REopcl_AQK1Q~5oK*TBLtbd8)iZsAC
z$C|vb{|RGpOgte>;YQH9>WnBy!6<icjcjx;$h8pIN>BBBXH%4Oh-maks8=k6Bo(ZK
zVMrXg6?uWg#Ni!`r8~5s0c(pC^zb=FP6pqP_#AeAmn!@WKh6UsH5J`J3Y233*8Cbq
zgbJVpk%pO)0#zAg2e26>SOH}(g*>;h#_DfHJIEJIn-4tbq}$xG_NO%?*ggv9+cvSA
zRPSZ)MH;<93irXEphOyY6u|F};?U!;>V2^psJWvU)ai6JnF_AneOB<Ql(~f&-Epfe
z^50WvQ}&N30XJEOs3qvCV}Hqb1nym69t0MV{<5&M%6t79;(?@$n;{P5t*Dunj3Mvy
z3trnVQd3Np1h0d-?WyfZQmi*QyGxYyN@r&D$Kfbhc0cNxtEl^?#%&4BBo1;~bND_z
z(m^wbRg5XGXh%yp|J#Owx}Exx=(0B&ws`Z+FUR-yw8&Q*iMMs);4O%kWQ)LB8!rnx
z!E}ltVcEP_#5Yh<P*&}K@dW&V`2F`2@c-3}^uI~b|A%`+v3{l`{@WzRPtozeW~QG^
z<43CE2WR>5vA>`u#|Lux303}2NAy3u#(#7~KZ(VEbVRv6RmV?9^mFe1u^rS0!}(F-
z2kH2i==|Ui|A!{}F=^ELa3KGu5&CzE@kvE~rc?f-5&H4!e;J`4PUOee{Lm%;QTY7Z
zoWH{7XVpx9Ia9U|vGU{Gf6_hK{wk6GTlf5&mH&tC`8kbc`pD7z^fv!P@BEZKKa=yA
zI6l2i=8t^N&#w9>)AO$i`l)07l}Z1ao}VRs%)mcO`n$!{|MEQlmh{h_=Vz^-!^!e7
z<NoOEfA%~%{|>=Fd!8RY>&LmDp65rme|G+-^2z=&94sI2eGb{jTEO2nF#l}>`$xv=
z=er-K=l`}iKV;L-5<Umye@mR7ZT~BAe%PKL-|=JEKI-{Mdi|$0jlUP<e=Y|6_kHv4
z*EIh5R{57}8z1^89rFh=%k(LI{)YqmpDP>x{{WkRugHH`*<k%#zxmI`{QH%S&otkE
zoCa&jjhOc^BDS8;+$ZAu(;lEA`u~=@%#tWtL5R+)Lz?{^y%+G#Z^0!^05g5g$TCv-
z@*(nEFkd#HN`+y$A6Ru$jSdkya&k_Hz|ALlitlmcM25#UY2}9->^yhog1yP?#?64V
znBZ`G>c1q@k{>`WdZnv(pW*IcL>{szNl{fU&Sb0LF}RCt_SM_aUePmnT)$BA{|S-9
zpsi;lS53`kPpl<~9{Tm&&ofH_w(WI5C8gwq<D375{ELwx8GJIj{7K>5wra`7wbPxu
zpSU$kfk@0q()W3`yqm{HLs&bfco)!oNe`@l@yqk$^7}vSx6dB_$9_BWa`RLYt$#0S
zZn!x6Nj8T56~r-^Tn{=1(XSFZ4X%&!=Ny<)cmAeWIxTgMFC__>oGmz#2yP5;oJ??6
zC1<Y{Djt})-DH7Gzm{JCC^t84Q^!S-2M_BQ`}pYd>lOdn)=ELWqEqp)(p(YQXHM&s
z=JX(o-oE3;)tjtONHj&r=+r{Ij!(_=$r;|(Thid&!HG@tPICmfhcOb{axm+LOggKz
z{#o6{#@AU_iWfc#lFXyiUgyhqAfM+U4%rSqo0alEBG3{deB|q_PTid5m7Y}cU1^uH
z?QW}Qdvw>gNg^(uk+<#F8Wi#GXV(nKp~god(r>%VGG%D#dGqevb>!9j2szfj?zje+
z;x~{(+1XQNL)fP>M8&sqsO`elrzf)G55)q$6=cZGj5+?s&)R48$48Sc;v<{>hE3|2
zJCxa{pT{->2%^t|G%LIFPc*R-d;z_M1YjY1X2T3;b$t`~O+Ll3jG<)CCu7|lg)OIp
zO^$4a+ZL5UK-43A%lN9jYW5ngkTS!&yAWkhwctL)EtF<f)jsP)c<xdg?hMtFtSg;W
zKO0GH7<AWuhw;5Y!9AH>C?8fnM@Ov4kz}l3FFXDovJpRPLoUsfvSR95t3_^_5L>ii
z(n?7P=TLe|3AF{jvAx0D$V(K0Ehq9LJHv~_J%nbD#a+0h<BljI%jy>5ctn5=fcdJn
zkk|}7Pkmx!F2oSxTBX>!JM6sXb8US>b>e0Y<<^`f3Xzj~<%rNG(sE?uC^BBPKWW5@
zOV&ZY43+UsJgkF3V`#~~{+?dz=dw1anaN}<sz{V&0p2a~@_t9rpLWDC(O-?4;TR*m
zNK0}uaUON?%jjo(T8AB?9?w*8R;+31S!K84%fcRkFi$3-`gQ?{)c7bRB4x0{!q*gQ
zWg9sJ3$o4AC*~)S8UbYlRH45=a)d=4ChKJt(X6r>%mnbVa&BF=klK0;ui~J7soQ<)
zA9A)2p-qSyHraJp*0oBy|Gh3eF=I3Pa7fVXeWq?0$#No7TH;Z7-qh?;ic#v4$rBOd
z!wn}AwhmY38st3nv8(|KNaQzq6?*gPGqt1po<xow65Qvo&2|;}h+ao}HzRW&4^HV+
z+=_O_D$7qwAa>+&RU_+7Dewn!FDhBmqTp`!P155#jQQL$|C!`kPQeMr(b_E$z;x~F
zgkcN46P!z#i<M*BDPaB3M2dAdqGHT#zwKNg{nYb1mb*Ab6Qi`m|GYU%qGl4g#EkCN
z8wRi`U3<6^-T22_kbyKzX$si>0UcB{rcptYtQ<YIm)9=CRgM;erceEf*W8!;8%njw
zpeC1QWNhqi+ckfah;`S5bCX6p1HxcWbZg%J0&}hPGNDy1yI2djQ)2np{JH1|{S3RQ
zN1aPuMQuf0&tcskcMY!~eo37yffAdk4Lhx^W-I{<trktTau-bsO$t~uQk=4g@_x8}
z_Z`I<Mvvsa{jWECH-#;lwdiR?O;N=B)oA^?8cjm%3kM-RP^Kh~-v!55CJ}m=s3WI=
z%HUt86L*L-V3xky^rwmmBKZ3>FADMXTCfg8V;hUM{rS30qE^yD{Gs4xOVv(i%vsyD
zQ7M{{80X~K7pxLpn}(fIh!0V)BI|_Q-Gbk~I=ic`Qsz&I*{R+lxrE{}1+T}3F5B8M
z+||r~*Xj)w+V=1Vb8O&`DbKs{7O??@v=?cVaZF$Iz9>mYWs7r6>GawhCEBV5Gq#u|
zM)d3bQG@l$kmWtm3b12`+^Iq{j!p@0s};pe>~jcz1JDA}--I?A>xFZ!8DqVFaER)Z
z`55o1CSmGf8r9<OSTk$=Lb?I3-4%UYa$ys5=iUEp8GfvfEsb(SKk7bGntAurDat9B
zEq)#3f@w+=7sY~+xVUR7YQ1v;^wv-Hr=9E3(}`QT?3ze%mW}A|ZzxNc2*Fw`T9R5g
zABo!?E@w>5S#=kA@so$LSz}j)U109P?RgnLalB@JHOsjSuE10$OiEWPdBj|cGRGT?
zI`{IXAIutJ+b0Fjdw}dbiH1j9Fv)64cNBnr{q?7C3M}qIj9=9Bpz2#2JfCY+;nzWt
z(dD!w!s9j7+ut+t+CW@<ztl<~n7u@Fvg_!`R4_(i!1YnD0iosDp_Ew^Xkp)PJC%<k
zlIjGXNtRpMF6GiqDZD}3nZqahXM@~Z_)&g0&%)Ka4^b_LsT$D!tmrz9|C$i;?vDyx
zI3Qt86eJhbtQWndm31U^MM2j0g=?r;wx#Tx+&#=Yj34@tWeg-+@I0i`_buV}WTn8R
zA{Bp)Vf_5h++Fr4Jysfz(`j`2{Q3s{+=10fzSDR6lH5O`bjchR%e}Fajq*JZS9aDj
zwnxdRvw4#Om7^F^3^2z>ZzJ?0h8;e*ApN3Xao}E1*sku$nH5rGH)-k2zHtkpd9aIA
zpm$V(0}D|ABj+nLfL9kExVKInCSNVsIT`qyg3e{7y-v}pWPA(KYEhByB^tRj{Ux|)
zQUxQY?f&ks?rIQ2l_f&{jSK-Q{u-Dc{T#kEz?xlu-mbq-Rd>k2FI88{=8?LPK%q(9
zW1vE4Ji(~?XZ}&<wAQb5HI>j4`fhG+W}J{Yn6XJfK<cB-NF+>_<@rNuau6Z87;^))
z9FFe#hjUSps^(eNl@S&k1%M*5rJ1xaf@Y67*)Vg}Uw1?;gCgyk_$L2}>_N0Y-xMuS
zLecZItgvwcqZCUW87pOYBQI|dw3XRPSFKMFwGA^um31|EdiQ1ecV=P~v6m)FdAwGK
z#M@VRs+KN{@SB4t3YAs4pmK?FsOd@`1>vC~KPzQAG7JE<Slpvx0I0%C-p&_w750K(
zdM-+JUmn%d@MD+qre}Js7l-?yKXPnyz76C8IQJBWmVU67wi|&<?h=3nLIKDh2_-@a
zK5}ezV%_EYerkUUk}U#Ku_bml{LV<<QQAEd+><15`2FV53rzr-wbSQu@`z|B6_I4@
zhNLR?E?0XFk-!;}h1oxir{-7U)1l(vqRx|tp>vWNod;lqj~|hh04>LAApZX7*S@Uu
z9=x^^Ugp&$*a19U)hj=C26DFGLilth?M`B{tyEYHE(-^);)M2oFu4s8`?3bu+R@!R
zGH>YE7m5eyU%fXXvei3bLC;}9k@Qz+%5hv)8m!x_8F(8d{Nr}uDSHW~RMU1tsM393
zsVd54N7H`?3Gu<b!{*JR1YpN0fJ1F`W)_?>Kew>*v)!fg&gJv?7cB$Qn^3v>_P=4B
z#@aP^T$sJh<XWg^32F0bp+{h9$s_rwuL?>DqM?Dlw)>$Oq3slxHSN6eM|J3@cq;R2
z$ZM;jpHG@wJZHykcJ}2J_8Lw>4pUQAOf#UvmcfRA_lPH0-sn=)=!!^u`;w&dM@4-J
z-;QiWw-`*RuoS^4Bg#vOH1m+?NLik01w_Q*M`<}ooX^)fLbQGOVCZByx--V8FFh0}
z#;`8!Fanidq=r|BMbq?@M}Yl|cc)KSe{tM#3ze+~mB^U$h;sLJVajCZ!cJ^Fr=4;v
z-UxTl$lm7w+j_`smS`xO$Ig<QJt8wQ$~@L4qX1*zQDkU?&io9Tq-H5x6Dh3yCS|$Q
z%_!wFkvfb2kzbA%ZhWJI&!+dhrlRffDxl2*(4MNOaGt3im}aiQS8IOGmoPFg@%Is3
zv$d)&VYq2H^@B~;T+KC!946!Q>a#K!kZCr1m=<r=j=N7h_|^VeZrkQr`hK^d?e=gF
zoujRskEBxfR57hw+u>#TwS!=-Y;{;)^;u1z4#l&i@nZht^QpJdEqv4c!2Y=WH9l*)
z!w-{H1_Q=!gU}W4tki6&gi9-35XJNB+4f%8Y~T>dR)w>7+!5$HQ*$9LNP`Q@x*5%(
zV#Keoj|G1Gq#ha+G2W<^=#7|-$loCQfmFCK;dlK_I4XhN!uLE;U&E~#A128t!+gd4
z>^ghO<!_<3@mbtwT;avl!eW96&e5QBj4U&aY#GEosS19?J&8~4g<OC<2$#$MF`_3z
z(F1#s_(_rd0;y&^=@=&<oned@)WUL&|MT%#P~1P#c2`>Ad?HbNF8-u3dd)Or2}%b7
z78D)WV3L0{1Dv1XBO%ussA*de2PC5E$R?QeRo4bmh(+GJUC~D2PK@vP1nenZ%4Fc%
z9|q*;(33m3O2|bFA`R9*sX=Cyqx8zJ15VapxA7j72xkfdclKU-uf4wec!F)tK=g~Z
zYpaG<zNw&^8m3$?OM(J{W~8?irp5Q509}|dX8gPYM44)wOPBAl!IVqia&T*Ppszc=
zB>v>pkq0ow7*)dix!*BRV!6cwb7Y>bZGEQWzBAuiKu@P{BKbMDVI=yqtHQ4iUuV6P
zukIf{Wb_s`ZxCD24O8i7N>zXyTR+f@0loVWF=P!_J$K~;ZQBT@@FSdpXzOEj%en6h
z?$!CRHg$1-S%&=vaSt@2y5Y;5$x$HmboGs(;uej&r+Em_)x71db#!d|XRSN{8zwB3
z$${l@0I1A2vY)(pSx7v0?;dM{dt`?!mE#2cL@JRwtzG`;6-QHcz6c6X`QhYN!xn2E
zDkoky3b(s3_N_-6xofUe9Ji<5(MdIFsV=zkUMJd`+KFhja2n*oJg!h{1=9zaHPRg)
zX}jaPMKb>pl0}%-eHF$IU+dLfz{^C)_Fh2@0vs;Jn_;o`Y6+)JCJ1-75dWe#Nqp{u
zqdWojB3afKC{s9V)~TO)fJv~(xr+$vwO$b8(rB8<oI+%C##IzETxEcJS0UVRvC2K!
ze4DS^sFursbdySi6h+^JQT!R~+aze>5~O<GF0YhAG8ABSgV3qOC+MXKJls{yA!y^L
zg({ETEsmW~?B+ss?W2X8OLkbHlR`IG;T6z?WHj_p#SfG!a2Su|?wC9-dZLgRbjOxl
zJ$~5=a|~h?XxD(Z2<&;dS<zWAIWXcY>1MV0q*jKInBzxQ->x2fa_7Lo2kh>nDv)zq
z>k#LiJmroh?Pj(0q*X?TSrBa?(fGzIaE&|QKsw>jdLK9=J_Ge8&gk-@HrC@|TFX+-
z1FR;fvRgHiB<^fFH;;gsql0sy&NB);4}T_Y5nR=+ZnAFLre|4|F4)F1S5d@vui3vt
z)%wSt=c*Y~TU_hNF^wgIuY5Y&vo11H;RXoHMfYV*a3|)1z)fq<u8_~qF8E%=`{wq}
zG4_p$F7On3*_cO@KqkOVX4a%T!gllscSBI4csuw=+$?_``ur}FrYKZzT588=zv{lQ
za^jQ|-XS7?Ak#(bF7Osdg)H7y$Bxes;Y9k}BmBwmK~vQN4DT%te<3PsoUL%@<X5>8
zpttqMJX3kbQi6Ij>ul5v(CCi3D1QMT{tqkpoaIBLydG1S@flayC7fMu-&@&ft#eoR
z)ivOonW#8ReR_GLAJae1ea&68$`*Wj9yy`#a3o+f$I5&tUpEZZmYKq{0x)%8Kenqy
zpB;9JR@SGblRGn*5#{x+4Vd+J0=vV>It>k&yfQgdHXxy6H_vo=u0lT*@4yq$vd-1E
zWtibmABd?(bVE#txXc>n-*TeXJ=?j`pO^cMCHVBMhneyjVb5Gga6Q-*c>lNNgOL03
zr9Ao{adzw#kTpxncU)ce%Eh2BH;YQS#8EArnljlOgn^{hU{T<&4VWG@R4N{Sw(m}K
z1w18h3{{$CabVkc!r6p#S{5r@vLcuDsHeS^PbR#|U5Dk5kgFnnr2E{d9xY6>@v}pd
z!CjCqp>B~p%gwRRl7V<m)OU9T@4;ko(Qv{x&&{p29gD*=%0z;^A&qF-p(xdQbdwgu
z24A4eoj7j&_5yhnwExs;%ZT^a3>6#?J^9P#J=qM4@_2#eF4bBWYJSD>W4jh!++t(Z
z;5D}rZ-Ec*Hj44~s#gU<1#RX}Q4TQn_l7xzOb2oXdCz&sd>VWvo1|XHVBEc6a`7X6
z!`c+xjJ4GyZA`5R6#x1@y^Me4Vx(vjbn4I5HgaS~{c3((z7grhIkG%HX{^B8V=9#<
z#o_cjgV+=GG5e)F@-~ql%`7;^nJ8%-(zBX)nF&#Cz}Cl?{0-%i(jSnh?`d=mc)1vS
zr~rE9fo#;Sd&h46b~L$AIV638Rux;0RyWTydH~ULuUKt9F*i%PDhs8P*_{JGXr7K;
z;pN6X_YSWVXx3ra6>nE0Mw$;`9JTzycq<!?A98QN2gL|GUqx>MI2qx?5R-GMoe}f`
zGkm(0>e$LEhgE}rx9|0lz{9+ILz)fkGQ%>}5CFAmOCu7<Qwm~-wd+v=yoHB2(``A=
znJ21TmApZpxH-Q2Cfuqp5qQC;xPg(0&kQo*@LA{dbUO?!O^ZZClsfD^`9Ndx*nm`k
z`aJ5;LAujJHGgr1Vqa^i<nXWjk<rh8LZ|-K(H?l}Dj`HBypQ)M+heZ-6b`ft_u+;w
z=}&3kK6A%b^mF^(Hpo-p`9mtl76X-f|BlIhzNYaZhOvE<c7sai$cNges13-{pU+l6
z>dr4{lfgnhA^^h2??QT@sfm!wcyIbZ0NZW6$7fL02iaTTc3{E-=tL%pW`7?x#@Mr%
znp5HTnp@oGD4##eCP0o6)m%h2xA@x``CD(TKoRQ}KcC;fvbH9025_GNrCdmh^{yYZ
zdZaRn`n>gYA#}O`zMha;epg(Ysx*op8@taDj&EzzS&HrEQdEkwGO5>DayEWOyM?Zs
zSb=fNpF(S$P_YkOhzV)>;hZHQm<>AW5f{bk<IlTca4yja0FYRY<iQ?f-l*fuYpAv$
zGaj5H^OO+?J#=nBSg2{bO2bT)nT%GMl$*Vmyy-NHy?y*A3=vW>8xg)^T*%Q=1@a7Y
z%HoQlFL3_c$Bj;402{AK=Dp?ZlAAzG(`VQ?5qJ=fbA~>m9+ZB!BRcI_@^#8t{Ab5+
zyL8vRsCvonH`7!kpZxQsdnx9A4NUo+^8}C`R@n@5FGTzbJ*?~jyH{6-mwsGopf5d2
zr3I0R;@rStX<i8g)}?;)wAvf16qGBkxJEtiJa_p*V_eEbZTD(nedvqR0!0tFH(MNc
zeAHH<0n;!?4z=smUgf94wMoCdr~uoL$6r1YctPSj$L_o$_(+Gng?olao;A-LPQ-Wb
zcA6}^9OO@LtoL5=U!X53bm?W7sEg<_EDB#;;O;9j^t3(G@>98YYGkl~P>;<WTRwgK
z!F7A%J`F86&QMF4#gjp<$8HF^ke^*z{&GN17B~?!dhvKZ;6Bckfn!9jhsXP!Btp}?
z<eccV<}vgekKaW8uFex(9JjEHy(xKy?3KHbqk@IhPKd)UzhKdNEH`Ldnny9yGShCG
z@)f;;3-bU~p@4YKBR#D*C?D<vH{Yq4*S6Rcbq!nDv`t>{_Vc7YM+Q+tzEP`o;KGku
zuQj#tw@2C<uim8mVuxDk%-xevx4MQp_Ucu}3?2e2meF<``|+g-ixt8QTtbvb;K%FJ
zgS2`4gH?y}ntmOfj(zcrnTq_dTbW|sXDM`x`VyjRvqD1^D_lCsM%vnuA%~@}dMmwL
zIolrfZsT~GE}2az>|d9_n;gLb7El>UP3JkJZT>++aPuX1X1XjzEd34f<I0t(&0aPM
zAghIU1t3lM2DhN*<>RCqiY~4<cpt`FxuT0P<eb_fqX9|hK_ohyu!fi07fg-2%Jx}~
zY}%mahZ=3CN(F-A+nV^C6e_@kQf`F`_snb)iqvER@T&9P<WxF*{?%Ga^M;~Q-JDRZ
z2RNL(({4>u#H2=TRK0o{LL_v76GA4^{@243<HK>@IG*U%e)~<x@67I<{H20zFkL)R
z=z|^d?82)yUer#FL{P#c!}EGc2IoZW&wD(22ijH;myE|fE*j!oY2Ph2_L#X@b|GSp
zS5bo2#w;7Yc+7OkL!J=(I?n6(?OZcv;1c^lH@yw~k+>05$pK2gf@jTy+W<aR$tsf(
z_h#)JskLB59A~A&mT|TJ{DA=*YJw*W_u#t=J=Zu|IzHUbf_KPWPL=jIQ^Hjr{HI^p
zewW!ggab{>O<t^s>u<dFu#phmkm4hLPi8EYFdnlTSAftufU}%;gDdo*(xzKu)kR&o
z!;1~)5qSoP4{b#Ni0{L+YE+qUCram};%0Rz`uK`$0q%)dW0bG9c|u>S6VGWiS}OC&
zJXdu)5a1a~U?j5oguiY?(MUM5`K%t#fG?7DW%J@B?zxoCMN4w>NXE@@LH>%*;|qFF
zMxfgZ>4McGRpqJE;<JYA61$>S-OL}0GkaP64AVLg=Cnuff_-pz(C6M0CW8JO^|L=B
zQf}ox9L`bA@vD^A_E*&e`ft*J&2GJC`+ebpdAFCWH@P&=D3~rvUUxI*+5jSf_p0LS
z0q+%q25`5PO#5RVMI;GX=l@@AUjbHC)9p_qAf<FGDjlad=YW)`D2jrFq$nLq9YVS+
zL_nmwq*S^aB&0<F=}zhH`0vB}`F<ap_ul9J@AF)J+}razYu3!Hm{~J>&pHOlD^7G~
z0{tv~PVk`kr@l=2s?)2ERBj}}OfDQ9ltJ(Im0Ai-vaJLvg%r&m;bWlt-8G9NV$eXt
zl7}6-YdB*FrZ*eBk}PaP{Y+~D&0Q~<UZm|UDVtWjTy|<)lDi@qYP88A(a}f}s_kZ9
z>Ah9_X;|Gpqz4s%s}-;Rsw_@kO6ltok#gjGeT-J3;B4D(rCKsm{k+;DQEApzR1dwT
ziFDLQ+9|bs`=!s4w+A_g$n;ka0#~?Z$4Xvnyx3Z-e{I|y`QtUkWNyH+gS#26ct)j1
znQFlOK{NC;?gl)Hc({=DWAMJ}#l8%Ze#MPVU(8JfomWci$z^soJ9U1XajKC}O8xkG
z+x*?qO3)znjT-2RINNa2g;=xTgRa;Ngwc~{E`CHznGY)X*zI;FgO=`HiQPGyue;Y$
zMp4qZ$rL-f&E1jzLAXBMdA-BDz27|!Rw0YlTl`*i#b}Yi@b%|x@2o(7u~8(BJ)YA1
zbHCiFp2fi7-kr}yVhihB4jE%&s750=#l6015!05#mc=)AuFAdZMn9Ja4{H1d9bI?t
z$HcENOd(Z_ipTwvoh1j5^WV1j1IY^}zZBNk*}(Ic_JYZqw+@L}ce7=Nb+JcwBW_me
zpu3$yF#XwWD6)=@;qvPpKX>iX^l^^0V&S<z+&1U$4R-6rkaoa^*-=K;8=cwBiNm8&
z36x*&?bT-MG51fu&AVRSil&?$wq(usW02+KnY!gZydFh<Q}d(Q9eoK4R!FSmjV@-d
zwW{Yh&XkW`Ry1S>hHlBVGQM|6BRAt)=3OSSJd=uN3V*_?Sjm&yB8sOe?y0+=mb}Sj
z<fMaaQG03qFg_}Pn=-ekn0Zx~PQiky4ZmkzUzgF&|Do;GCbLn86_F;7{E<UM(+=Xf
zUwo9_TQ-9i{o(_Dqju7R6%P(*L(p0kflHPB{tcLw9m_@6Y(MCs(uPFrd`5S=y}N&}
zZ}xgXuFy_{Yw7E&_d<7EFK>mWaz1`!AXA>y`<T_rl4fC-aC!KuEc$t`L+(0aE`*5n
zaU2UVH<t#bpQz>j<{tCh$CV`8s<MIIuy44P2T!sDYzsCaT<S|w#F8THgf7fik*VV6
z`X4zTwHP7y>+PaoTS@f`)w}uEqZ_xMr`r?9_rKVgzFe|s6ZxHKv88&SB4n5bf%s(n
zLRI$RlghHY7H`nMUFPl(HI;N%n-e!b?f>pb{=CkCvvIW2_k|sGzCqO>@nk%WS@7|h
z-_O1!ne)p^)?JkWFD}0;7mPO_ZyzRUa#hFeReek;XbkBmGxfa{C%rF7B4VJoF;(BY
z^*Q%-rAObb8>R2s*_ADBzUFiGvf0ldQn0X|x0jRg-GnP=sw|n!BP;iRZ3$ITFSB{J
zqE|cnncBP-qzioVzPI~@Ddpw&jDNNM6+^^oBGWCkRLgdt+LIbv#Y)h3v5a-*S=EAN
zidP$6Jx*lQvW{ZGXY{Idb!*iljbT%z*4~Go%Qqe|M^GAYXjORIY(21dAb1jryHdqL
z9A(J$^r~O8((jx}B=<P!+wKP}_7Y<f1OuCg+R=P0R%2gHR_`TQu_k-0G(S;7;L~aJ
zYZw2rTOrTyl3m`r@R`~@=F9j&JDDHr%O9rXxT<SAbBs%PU$-VGY|Ev~wJ9GI1l(HF
zN>4rG<e|lhJ7-B^Tf1MglquWilps3PFF&<ayC0&~ZxQPxHa*_-Y(CLv>~Sn-Oce6l
z+a_Ne$zt}jU-vdb9%XG5{3vMX+%tKXpA~Hu^5fhZPtS+@KNySznWm#`5u>)Oi$k+_
zQ_oNKTBP!~mrP4JTs`}3K*4RZDQGw^+Z<iMkuv=8@@ga>-|HpbygS?FA!Frd83<bJ
z`j)LHN=3&GP53x>TkDUO_R?qe(lCSc+B47UUk;f@jUK(U=lx-U6kHD(zjg>)d@N|G
zlk8?#UMm9so@mHyr@80R4KHGBHz2cOzZUu+V3BP{ynbF*jomM>8+~40`Z=aWr*$JX
z_;Ao@nt1Q3e01?@ud_q#5}Mz0!I8B;sn2ds1$bH^cKv}-h}Xq7Q_S3Vlf4cFM7Qoe
z+cwkCWeNFK=@n9<@35=H-b*}e95F_n#S=E$N(&C&gVtAW)*M*UbGp74zrVur(U<VM
z+6&g)X?}#!>OlQC)mktePR7e4P2w=GiRn1^O(#u?9mH@~r?|0KcT@?N!?OpNl)N>S
z>GzgmmHuDN*ef;JU)vPZ=Y+ECL7(bXFfCNR*M0*p<)miSaeKW+?>a~6G-@lC=Qdr}
zYmc@_^!4d-z0oQ*(;W0>ZELYD9An?5LzYG|6%+*9BxI7GtRP?d{o|gS<xt3r-)hXJ
z(NlK&a;?Fh8Hxsv{V?lo3U=g6OV5|Gsw;dfH(f`|wGt9FSrrRqvnd2e><`-<D+8A_
zS@vJW551pH=IYd(8r(l}>g>9x9m3h|8b{Pa%z|R&IvSZDukT!XT|limQ4)NU^s6LC
zjX2S0?E83|1cdJd#)|0Z5w6#g&&4?O+VfXyM5D<Jx^FJLIvVdGaAuY{3#q00-(4(K
z&m8)w+Pv8Pfv^Am5~c0r@H}F#F|_eUj&<$8z|FoZeP=n&4NE*Gk5iQDS2hr7qEPk{
zd6r?!4dHZ(RKb^x^-*~~Rnv>HH)S^A*M2wR8y~<@md&g1K7FRn<yl{TWWt3))@LH$
zH>a+6rSoy{R9lhb0>1@9V24XY(09uXmtU&mmzkLietE+vqkho)ek~`WF0v6PA>i2W
zM>ir{hgTJtYc{twY*e&l1P@K>f)m8aGYFiW+>5IW9}A5nq;0#N%fcbg$bX}G=Yi&D
zaoW}A;>9a{rV;qJ7Odo`Jj)tf9D-%@Ti<?qVc6@T<-d7`7XO21U$8R%E&bB7Pn&OD
zbWr5ZjWqq5@M*igm+hktK|H<m`y1TW<P|ShiE-{#rhZbtXykUEJKlS2Plfw)=|bx2
zB?J0IT63;=`Jd(&Bpvd5<DN-#xfkHFX3BrODc2^Y;>qPC*u?BUfuBd$N%Esu<D!8V
zopEDO!iUx~h=S&D>e(JNGor2ggYpN0bZT2-TQfuM{<;2mLgjIx)VF3;s{&^nH1sP|
zTf6U?`YB@qJ|!VXZwRo7GiRDY6L>QeH-8Si>N}&1A&96WV<gnrp$q;Ya6vz)|2ki%
zhSJ3`^Ugj6vUU#*%^R^@F$o@VpFjQ7bTYFursT;WMk@hnbyd?3ReYI@x+m&Q4yc(s
z7iEbDGD&qbf`|AbtvmAlf(UQrt*{hLaVKTEf5t0U^@#Z-bzem)mDHHsgp4|u%A~|J
zH&v_DHw5qg*H+W6i!X=<lUWwT3@th|Ol})9e5ZgXNf}$KXz7LU^K|Bg%Y`U+Wm#>y
z)90JCubDK!;^Z?;!-K?aU;k29NxGx*fD{(=Ixa)VRA3<kSMQ>IqmPCeoB(;3IsIAc
zOJvyG%UIgpJJ%|BwyZcC?I&Fq%@2KkzO9&S7pHLPPgeCEFrp;g;Y!XgPM@T2c=}~O
zEat_XCe~HjCcK*0IT1<k*&Ck0an^D6&r272JUUw<9<=+aP($^hhty_p{7r8y^&L6x
z#Lwf)$!Nb29=}8rT|4s#XZ4Ef=>c`I(*0f)m&{UGX9U|XwKJikhj0#}=cQewfn&5P
z#ephX6&!^RgxWtT=+RwZfQCP%V7wbc8L+^&I6KG_8_LYXcsrIXiHp<5Ma9v{;w!}j
z*96SkG1a%w#JtQ|F6a&Wdt-9e$8z$MeF_vtIq<xW>A@?ZO-UXfqog!AU|IK?<(ivX
zG*WhcI)_)V42$Yy$PW3FOx*Tf;iDfFd+mI#51+t2$@<By?<7+(*Q1LbeV7_^^0f{g
zE!8SMGaR$qvlMLR9(7*^$NQ=wJ_c}>!H?rkbjy4r_eKP1p{!xJ1Fw2Nvan2!a1+ZG
zj{z4ns;OEr1J$JR8-_E*jW5fHYN}F9#$Jg0pq4>A6d{FYSq$DLGO*N*a1+U9j{z45
z>TR{+7wqM%pKcvBjw}uft|bA@U$-i11?(s6O?{*RPnHgqLxa6k1rYl2*I_S~`aBfu
zDCd!7kD8RfZp0M8X(ErB<C}X8J_RM}>f66=Bg@<r{<E=+IG9e)L^_uIkyI7zg-})i
zWlD>^R4ejXeD2(wtRM<;dE84J;_}vjU2W3?d*S&Pa<41pbNzdT$lfZJ$AVR5h>>($
z3-ae?G#0)OG8u8!h^naxWT{xB>;Ae~63}8l0k>~VmS1qO7eyAcs%#?c<)+ma#kXSk
zkNtEqf+~y5CI%B~ee+e@XrpPOWnR-n%M;U-`|#412ma#O<%>v};crr07m<5Nv%@1A
zU1m<bI(2E{iY_Sw-aEo%y!&{O9@_3{T23C7I3e@Y#wlE3GA&%Kty6*>`MqBd2A+`G
z=RbR%&O@~#eKllut(EjS5&pWS@x+~5EY5DkkEyG-a3+~JN)rbb!;G9pQcCC9jIDdN
zw2iV0b9=hfpDyyV&G1`~Pb6J?2#fZ&zC=KO+2hskgK}c`sC9}12yC!&L*b4EcX>*o
z#(duG6e*&a3vuVvh+FWj-Jf!tzlC4M`vvwhl%Nl-zDOX7ljiR46IXj(?Y(?t5q`fu
zXLiPH{!N;1lQuJFDp=zw)H%B1DP*J`ov~$DYV|#@nTD@<W6XZ0*f%axX6QThL6p46
z%Q7*kU$4ssr87uui_YlZO|4<GFz1APC=<=~vz)Q)jQpMT-k#<IIk|(FhyDxEkC@pu
zZf^4I=<6gd6cJOF`Gt2@UzfQ^_q{ADN9RY1T7Dz*f(AbqbWc+y^r+~+B4<NwJR&~t
z(%^Jvp7=+Wf<L8mmuSOKo+*TvYH2XMn8_Pc9zXE>p8rPt&v@zN%C(F;nlswoW!L*u
zmq?dx4DG=_51x61S4{uu;<X`%3e#dpdy80i<YaWrPO*K&mh}>9Nq7lia)#0&b8}H2
zlBOKg;Hz0)*I-Fy8bG)DC_**;I?GIX4fC?y^5*8k#AebXy9#u;STP}YzhF68Um->V
zF}K|iW%}b%J8&vd%hV6D)>4r?{M4ub(I3`2C_l(%uV*h~U)H}MGEkyf(l}Vw_laD8
zdARnOd8(wZ+01@AU!m-3;V!$&wgq|VW$k;_h8h9<Ofg(<JrU<qjmw0#w?+?5sU>Y}
z+9$uCuTH+948JJU!<U%am-mVg1AXghxDxh3?!uzb4PyntR62OVM-4R=xa7;DHix9R
zojX8;OO-w)#3PXOu{Iq40}*^-_~TZUXRdQFdYCaq;&worNVTlbt55=D9uK);ZjGsu
z22EMy5$Uc-I0rK=-P1td@Su>V9nA*UMujQ5o5|z?<}tx%`vw>qQ}NGV!b}JF2R@N#
z9M_-W6w?;%2@nh>`B{fdun86vuLzJ!A-ng`q3WTU!tb>-xXE>5<p_KengAju{2|Y#
zb(`R(rSq4g<bt+c<g)JZa%R%shL-bsyKARFS4maWvgXn*ncVxpwsG4rH3x3R>)U;=
zqf8Gazvg!<aK*y)%A~=YPv$Vg%CBx}6)id_5^gfV2sD}pWe@DhqMcr?(NA|Y*WV9o
zu^IR{a`xz>=g3nxkIbBYJ|l0}mx-l2WW2wFzfxZg&Lp@(`=W%fgm(8EZICMY%)<{(
z8tP<o&Ah+uLt1vN3@>Z_av#XOK5e~@Bghxp+%%a(L_n09Lz<E`L?5bL!jlO<GL2Mi
zBwA@7%?axKS$6%tgPZEiGZ&>m!<47px4)ziF(y^NIxKt4>7EG1z%Xdi@pp+#oTzGV
zxrjj|!k|=b>AC~eKy9q-X!7NI$~5zkJnk@2XB(2wa>Bxk^DZL3lDwkcq$xBb?E4+G
z%jd&CBu8(+4xYv`!VK?@XEHK&ym{*x{hFT8iQ?s@WbcF~QaNfnMbzC6Wi<mWtta^^
zUJYl@Tu8=P%{Ngo8dpnQwbM@4()$9rY(bm+@N!{e%<e_iWi-yF)oOvl!+e*JLY4eG
z;|I;_pEAUszFpw$P_Q-?kxOmD<?Db)5=H2L&4xcSnfe)pFfoI6PcWPrETQlivMmdG
zRg%$R>{y>?DN}_mr|~7vE-Fj8mfoN0*`3A7nF!a5P*|`v)bp`S>_*PRxw=hw_kNF3
zWY?si!{fN-e;U2$HALOzwSJ|W1Iu>V&`FV4raq9|-j-GSr#Ee}?;ZbnL;2sYTLWje
zZFOxNEDeqi#A8oyW50uv3SE1GF~EK#6_QuEsiL9IcYK~)0DD5=|LpYq@d1JV_KX4o
zc$@t1GYbFZ>3PKI6ZFTdPj~;nf7=|JD&X%P|KqFXBEU%p0T}Qi{J)OT1IHu&x5wxa
z|HU!-<5#3lzHI(K{uv<PkU#jPX#++1``DjPTH~84ViRe1TxowFHW;=(BKzeKhqOaZ
z*F#~m-E9eHv1IlV72Dd7UfAgC!yd6n_sZ*;#CL_&jV@*!(jdOR$+i7rQmqEOEYQ1=
zfH!`LtpG9lv$Qcc1OHI25m85Ow^i@|yk;8%XGo8HvgOKfhBAdp!b&<+N|>j5<oZp2
z-m7VZ9`wBx$e==#{=li%D+Pov3PzIY63eR*+`fv%jOtw6mux6$KE%V^Ruewer(L@k
z<==`<lvL)ID4gKD&ZnOgyf;-S(V-mgot?8Zk#Dm1orX`o`5luY^&`mupSJRHo9nT<
z9}R<Wg9ImzG+&1@60+xf`XbbK5M=UC-tj-rOn`l39rPZ$riqPKU2uiUMoGTfhs$QU
zoj0%U+|K#(h$=@ws3B+OmuCR^D$$@FONl@)73GzBD;61%U${X8Ingg(=u<qw(~o-D
zZAV9ZhU&xZFp^6b`0?>yT>5f>XpBHVSIweAb3-GqkRNkpx`ncLx}#jh_VeswW-a8>
zo76Xg7j8_}h!yk)-|rK8Jawl^KC&RD)F9qv;q{yAl#0JYFyAYUm6qepGA{CBAX{~7
zB8E4UE4J#QuTM5}3_Gx0d7Gi6Q@u_4F0!pZ$7Pz*qBMzeJd;|b-1^YzHB7l^>RQ6o
z97Lk%axTVfnb^SSyuj|IiG}oj5%cmVH3ECW^*c6P2jXt8jBimWd7d+k9JpXl<y%Rz
z2raG=gCAZgCv$U3dw7+X&EQFUN*VspH|sTiA-4vzN9Fse_BdBFyE||W1*?X=9z{?%
z%vtN@-`tl<r*-nydfOwIetR?NsgtEpa5{sH*XLhX28%Bg0<W6t`)AxP$w99jT;u&X
z`ou^kHTy?W&>fN#dnAe6$8p7n*R{mTd1jm5i0hVaoh?>v?i)<kl}oTF`cA%inOVCl
zN~2h?cLx6IW?+FB{6$)fa)TYca3M!<PVP-n*jRyX6ML_@SY~1Fgt*LY=Dv4^PYa)O
zhu6PrHLGi}g?5KiBq^mSpXn>9^L`SldPSQ_|H-Y(*SyT}G2~w1<&*H1b58hq7lN4@
zKWb6mOJWIq^?_L_E%oz75%YowSk~qD400v7T#H1}DE`;RqO%&*#34PLy;ZM@TKS&p
zHO#a~4oa0+^r$@ZRlD1hxXCTpP(U0p8baH+uE3oO4YqmU%hSK09$c&OCVF(3-4>s^
zkb`<i{^z#HoA~qgRGeHfR+F#fGZ<dcna2st(p`V5nom%mmRCJ>ejvu??Tw%18eLx-
z7Cq0&t=IK4aV4nGpszaCP0>)lA|>gGF4(&neOC5?Q`j{Y!fp!b#;A}tDS^Kc5AUMe
z><URrx!3(nb|U32_Qee<y`}xhIRQ`ZV@fnPxx{A>EB4{HZ;1i*nZ5$e2vl^Tm(>_g
z;X7GA2yYGd?7ce3WZz|xtHSS`2GhLr#3Kp@(=0VQ1^mxu+%rrM7*Y<@EcwyPXv=re
zi|>Qi=NA1`>a}1;SB*<|CcP1jPaPb-(uNm_AzIY^p1w7@vm?vsT9iN(pwKGQ$S+3u
zt6r8`M@#e9ubIc1ew5+1L!M)!;WYe=?uYnc;#ZZwkvtAb{pnG7PSAFV?%Ir+%1!P&
zITp4*1?<P{Vl_P{BF8vJ$LyH8-HiI+(n>sR?D9q_gf)wZ(e}GVX`}@zuM*8|FY$%_
zs``G{j8nbN#_^IFB;7|J|Lz=TFGq*MCCw_Eo0l{j)?eHzc=LPyP2gH7^WB;nKUPeg
zqu~40{*Xd7SoZUH^|R9g1$X()VLs&4)^}=-$oB5Na3ODRe&uqP`3ZYRc$R+}{$7|!
zwM24jmcI$vyq+l8Cgj;mm%E(QrFT+H;GSkFNecwJk@sd464oz9ea?QvOkS#}JbIhk
z9d{3<Xagl<S&Vm6yjc6IaQa%L0ME?$UCe#cW}@r1I_D1j)32hxi+>CJ{ibIvZwg}>
z5%61V_a4n0#CFu-(@w!5%Z8m8Sq^JL#ItBJw<>qNIsc1|{BKIuE@t;-r1tN0Uk_-n
zp^EjVQk2hS%_T0PuFAh7D@z=OYvXsR0%DvuLlJ#V`C)YpS$nqW0O=cb<AhcXe$Bg9
zh1}FbC??F)QZpJO!K+#=e&K6c&EC@=pCMbzKN{Vz_RkAu?c>x`cHwP1$frv0`ym$P
zs%$sb0F}r1!`L~(Z~3D#<n(W5@t+T;+J<ixa&GCzF_lzw_%nzV#m7qCdr9I#)+Sbe
z+3)v9x(H%VYN@Y;exkHoIV!ChB>OB-*7fMp_h)>pE3zQW#w#wPHr4VeclnE7I+hPJ
zj@&`N)jlt%ulFuRTO;~iulBZG?&jggR>z%qORrW2fmXLGVH|9H{RhVAs8yde`0a_W
z!Bd5`0avE44fq~X>j`a^(t1xQoY8qu%17H=f1P&LuJOrdJ{g(U>6<K=C7nJiAf*`9
z;T`&V&c(0G+&1GZUW(snZ%FBxpA|dTr{DISZhYsR=6tR1@2EJ6Cazaau<5M?$S8AQ
z|EhiRdexB%U9SAVw-T1TPi4*~cXu2&<8g(~Oqc!i|MAr_aeS|?(C{lEzNK_Nk5ien
z!e}tWUhva?-gt{pomIl8pV7pJ>u<!^_1~BG5Zm`3Y>!Np<@0|fS)lOLX6yB(BbquZ
z>=_Q@EPWZnh?i)jnst{wESSHhg*W7hA);A0_eu_N`LeR5k;nN6F|i!ku;NQ7Sg0<#
zdO#zjV?Y%6SE_aoGq=-55N5v?-4az}4-K3W3vbN2D;Y)(un}$+hJA&$JneL>tA6&=
z5n`Y5%cpoP?@>#+>|EV|VLCnL=;Ma&qBHOx&5`jN=W)xV{0GdlmJsvjvNU^tJ9c{g
zc)9&+7utWe8M@Q~{TkZq*P3!SYS&f#r<ff>h`n=F7JtS0>1{lE#t=e55q>gfsvPa}
z(=NCC^R{1;H;=JH_<h`H#9Tb?oNdMnWddlt=EuC(1iLu}Twgv>-<PY&*_PBx5wZ+^
zqCR3;lT(EV5Wf-9Qf@r{q|h?)bHppVDTyD7hgn4HOBR`pVk^vMRF%acBhnp1=c6@L
zMUzsqIMi<8hbYK>k<DWwy1?5V7{t|{Gd4E%VeG@(x2sap&x#VV6BOaUR8?t|+jzqe
zZXwT~m0fqX-DfUc?B7_?E@iS?_+ZaA8=N?_U8Bn)c~xlE;Z`8Uk{0!Q$#^-^MV>1^
z*fM<695AJm`+bkIN<K;dlIYCh79D@llkjSD$Ay-wo~c6E>0ru-Xjih#K)a)*OR~?Z
z$qBk-{tcZzRJ^Wwhz=(IRPyOAUCZoz6cTyGC|!JvW#>GLjn$DN@s08|6QT0hWW^iz
zd-Ku^NGoH`J+q*@(KXr^65@ano3?>B%zomCz3Qgt;-V*WTiaIMevf1$m+Y<borU!f
z&)KP0ZTTDN23%-VR)?5W;SalrYr*1^^D~%{Z-UuhOp^IOk$j(CGqsF@<tF8(Wwcq%
z&PIsNMMlit4?_ng^$vFrR4lGK?nR|(XLcxWT$G&)sJ-EYa9QN*m1+K#?kW4Fb+=OV
zR=Lblt_b_rr31onndaeCzUQ^EvD@d>E<J)p)k(UNv&3Ca2%TzJYgELfNxMcc&FsNt
zuczS~(;6v;&&R1c1|{f<{$fkGw}SgU@D4YBTguKDV@u`rXV#)BjW_}Uml-PM$m*Co
zJ*~*Z<uNlPEe8Q(WArHh-}c4<yY>-2YY)#%&>4H>8D|%{zr7*Z>b`FhXS-@+8tT=_
z<CCg1crDsSa<MX&Mco&}Ml9himaM21<I(vg@q)v-8<Pg`OOJ?SYM$pZc4#t$I_?=z
z&bYuoe(mJ6sNF5(zLMg;h*#%2!%{t@>p&8HrL<hel$EyWCh4_gwdczBD-)PjoJ>E!
zQtuDk%YD4YZ$+hcGnkt^a@yqGu1Sm2wW|b&4x;h`agWsTJ7p@)ZLP*EELTrAdK`Vy
zf8#hB`oMu*o_Y(1QX!xSw;<M?wA|-YUGxxU>_Iyw4qq?q+AsXhI9u)Oko+LsFOfwQ
znC{UQvNSTA<bB%x8v7Qnmhhs$?=M)}ExZ|0*ydw}2!9RVJUGIY;I68GWi352J=dH@
zZC9^P+g3z6F53_<la)!kN}i{%!D*;Q??i2}c>sy~Bu!1Z62eZ&zFx3J?5No>j7LoM
znrH_tN%sx!+eON;XBJw#%PH-@S$y=QRosUbzg?lUX?OCW7+drjTC0lHN9TX7FY;^6
zcJG<+((@`>hmbqdN`&1|s=H~LkXf@;u3v-X`WdNA%>F%Wxo*|o*^1$P=u@W(3+r}=
zNdM;dT%jhh<+#Hec+yh3`+3htmj@(RhG3%KF{qz~S}+M4iAj9h_cZ~K29G&T_9&fV
zjUUh7e|*khbVMc6={bZu@M-C76I~BR%Bxl{tdzo0>%R7?e!J?#ulpv1rkAfQ*7tR%
z$~&_dA(bkNVuSY2(Y{?$RB&!$rq@X>(W{rBTs5tA6|#0jt};sT`!|ulVo8?kqM*T}
zFfE}8oAR356Mn8|{c4L~)%Yy>veY+^>Br+Z<x}Drb4Ml<O}!CqbQ>ex2^Q8Bt(%)B
zj_(FK%Abhs&f2X%%ox7ffS+tsm7-ESgd4lg7M?P2XEomG?eIez_7N?q``6ex)X&6f
zQ5+3j=lY7Ia16sA7M&qx9gDO%S3%D@B43eUZ_;!?x%2X{pf*KXrW{#RI2$uPY(+Dv
z<>eyVUetyz2*mh3TTg4_$`HHl_mbs9=0ywSxR|>|=pmc$k0x*NRLLC)UR5rcqjR4^
zr=J`O%=;>OJG0r@aoXp^3C)#QR1KDoQCLWB-A!2G@-Cyb;Tdy0zew20-R9iN+<}_#
z<zY6nz_-VJ`C7*1+$!*sQ?*yEWn#|e;WN80R26zedg$QC))%|sE#MDQG6C<eD?X-O
zcRmj%8Gh)A_q9fxpo03=1-oZ)7|78L{9>}_E#J<LoNrG&vrhCyhP~(cxpKT+{^hsb
zFRYlJQ#_~I77!*pgD<0|Bb)iI5?6zm-^0StBywo|SqY=-n(Z&q)~;y_>h7Pu%X_{b
z-b-%%i0koRYRYYhH?J*W#ALR|O;~i+RN*rmMeTMyov*yVBw1@T@rZBLu=DCSyu+VX
z*D5}J&Yu3xB4oj-Z?^p?{X0F!8pEt%<r4e6*IkYNJ3~YTm$x@om>Cji9Bh;xeaYkh
z=C-ds!uaZ{FM?rsN+#jvr}lmabL8+`Vuy|!NfFLgp2uN|x>%k^frD7xvmxGhg}MuL
z?GM_SrS4=^u<WPJDzBGCj>gh^$4<H<m9+eOB;O(FbuWfOlLS&(Kja1!vc5mypWjQ4
z4b3#EbYa{>**%@JX{U!zGDM<Yuem#Y3&pdNEEqf=RG(WlS2bSMFFLfhYQ4?rx>#Xs
z9f}EFl7v3Ajd`26raa9xJ((ICs)KNF=n+TmIjJAA_3W{~mu~g$@DLnfD&v`zQmU#<
zkRX<3#~s3#B3|dec2#roVHsr338yWm{d1Rv)OcJa;emw(KSvq<tiU@)orF|TG8*a!
zk~i<gT}cmYb=_gq5z08AXd#qloP6(ApE-P`B^Ed4n~)wGW=tK!zIUw*H=N5Q#zo1?
z{`+Lu9egE@Ezx|U!&YX#nb(hoaUPph_l6xsAnC4KWV6+2A-QKS;V^#2u_0@7c%#up
zhBMUV!6!_tjc<<=`}%C^29^E@{TyTLCf;%+p`^NAJ-w-qbliE&8+jZF)%zY6P=z<e
zeWV;ir1|Ctqzt%jy!x?3FQ0knwj8jn8@MgpZI{G<^ZDhYj~ebbMl9e)CT|C_Bq*M4
znw;JK@<YD*A>9N%z31vdipLVJw&zN497#K|l;RrQD(5n<yQ6|6z6%9r-f7*6Y>SBh
zD1*$Mm0{eR>_AhSa+XPF4%3st`#5&Rcf<T~bhdQ4>3&+)uqS($#Cd#H;)(38*`*t0
zUmS<GbdVK!?;oySR_OGvE2u$wJc!C>>miW3PdLo8?ri(A5s}aGnEiqz&3<Bxu!MqS
zo#=kXGOOYezJ!r(lWp4g8s|F;`~zI>U!CUe2cB%Hu4CQ5U^m@1bgJ~G%*i%Pc)n!f
zMiYzbuPbjSa~B*Dahg3_+u8?wh~eA7-3Cf#x2BDXOxE@y|JdD<-2K6ZE=|Qqqqre0
z_qj!lw>cIxiz;sdO6a8oQh(z(ddo3ZrrHIHL1XN{ojan)7!0nE&(fC1-;Ah;zvkLn
zJx#YKj%V3YNf;N?<?p*>Q*kS<*<Wmv5csaj{@3@r2kKnAj_Ej5_W4cg=$DQvsfvjC
zz2`BF%)a->w-z+kL-^cbz5)a1yPN~XM2B>i7j8}0?b!{-&?&wC_5HxvnT_T!o7dM(
z{h@88_iMjKQppr5dmn@1hob@so6ME!iH2>vILks|ZnaSc(ZrE=ocG=z%~}l~&4+$&
z&&^EXH6u7!IjBMkSJ15YS9y&%I1BvZ!)dTy_$|?BclfimBZ4r3U_=Ko@@)k=Lid=W
zo_$r%|1eErZd%a#`&e0d^VT;#SN2N1iw}>usbM6s&BNgXT`naTGDS4ywdYpUWxFqK
z`DiW9Y!4f*dW;MG;3S16hibI9Uh^ljbQS;I-EiPaVI^^Zhso+1vuFxyMDo1~!(1&+
zc|`2oz1_9@uJAk4>So$~oGlzlJhoabN=sU*>7}&dJI=(FLRUR3_;+7w5lKlpWHw6T
zmTx$Xn2*TS#&wpdTz2yxQNoq<(ey}ZVOEm5@1aH4Ahf^O`PRZ%nV;bMjPNkp<IyGP
za~<GB&z^4Kk%YD}huV~?vlG47SIM#ZGO^Da+Iy3_xetqq^e8Kl-(n-G0wu&#e-D1E
z9?6a$&N!lKuq#WSQX;N&S$5?e-=e8}cy=lHcH3`0a*korOZ(;fZ5pjKm5CdB7Mc6G
zk^A=Qi{v6fTZc{M)g=d8TVm}?OPuZwKN2hN?_ri$%6xo0?&Feqn8%$}I}684!AY0$
z*(TTBWELe;BaI@Z*|Q<aqB17DrW<5><3iUP!3bWB3mAy}`4l~8iYc+`*c%;nj-Qfr
z#<ntb##-Fo?+^2)gp8KvoGHSoWOk-nnhZ!hROzU5<6OM)>waTRsk5`yxxld6OIIM?
zx9{qL|9dzrMMX&0A+KzF$V1qg<hsjHRGu_7{P65z(w^#-+-q8q)-QLCE*BW4aU5zV
zEcUeE<gdh~=(o$MVMvV#=ScBh9(IOXOU0afr(q{`Ke%@3(??R?Bwf-+*Km2iYTeiu
zoDJXpJl%QAqTsex`NiLxTG1`Mv#kZoGn-%U+)@*NNSXO7kZ1olkGkOAMA^twKAJN@
zc?+~d!5JIgUp@|rdjxQ7Y#vhjq$>OU(=O&er-}Wa@A1pqn%O)Ncwk^;`}B$R|51uu
zAlnXh1NFa2kqcy_{r4t6b}t|M7n|iqn-orZoO=gIv;!o~#pd{d0$E;wZ;vzQLV+tl
zc$~OKn^ZyqD<SNbKlHfD|If{TkSP9n_aDeVB!Cb`VR!!#K$BqDbUc4j%^ZLHcNSd)
zkSpoG&Y~*<6#eHcx<HDef9*H_=?#!G_^&595Ezh2=x_8-B33vO0wnnP8~*dy2lk)f
zpKLW~6p+Q}Z_+=hl@ZYYDE}ux3mgJGLiwBYkD);k(0_w}9!nr#Kn9_|N&lqBf&$5x
z{s#YSx1-U*=)ck9q`z1-!GMfIe@KsWLmg`o31kfV8~xL*|Ktj!jrx~hAi^+_f7AZy
z7Zl+2H-kU@LO}n`_Kyg!UL_U!>k*m46C(o*sn8u0eGE27)3GXmq(WGYK>tce1EfmE
zegd*iVQ=uiviksf!G1#g_1$s19ssub*V7mXkXj4-Ed&tA@%>-vgs^$2jz1&*^}PsI
z$^aemubLpJznDW%SV03gkXP%k`(K}-!vAU!V31fGdh8hwuqG*EVGBIT1M2^`Q#`je
zFeDY`fMP58^9RZyf<V9!9EKcN3<ehwMhe3?j=$wFKgRw=`7i7*x?>C?a*7TDhn~Wq
zQ1mGbhK7SM2+*q27#s?&1CS^jd8#a2<TM>Z_#{6V3=W5Y=&%?JB7A}$7K0<eZH7P*
zFw_Y;VPOD6f%^;e;~&}#m^`>FOc)8~2ZbO-z;plx{RcYuX*x6tECVPMf<S=kg^D2I
z|A2vHB`gfkK~K}6Pstw0EC#j%z^EapQ|&{dL{9NTqEM$Xv@i(6@&oBj7{Fj6AUg#x
zV8lJyUkDn4MxL|-pez~=wlyq<I!y<*Az>^(#Hl*4iUZdRj8dR}0EyU;FmRjENEGa(
z{Q-3#Q3%Kheps6n0m&JQAw@vGfGvwWSymWZFXS|aMxDao5Co_#P&fpF2DKTBfn|Wj
zkSFP|?L$LOVF+Pxn}M=$u-yZg2-x4Ca1kh2zW@fP<b<q*v2+lSjsOe}1L+sQL_lL5
zc631_z;p-{3hcjt=c8cYdI1ciH(?l%BM=IrgTW!E+6M!gf&$4Nh5~#Bq+d8-X$a7G
zAcBGdIRsD20Prj*1Vo1t2F7*}Ka{Wt3d|1$<T*rv=>YkmK|T$n*+YS33glpf3k#pD
z7a|NtppYl^0TD)E=b963KE_1AWf5>;V0QY?`3Rtc3nNap55Po#2n0+g0yGAMi2z|6
zxGew%8Y3XWB0zWs<_BOPUxh#b(ZfJ(!D1qydLb}06g0*H!6F(81($^b{Q$`Y@D3On
z)D|F_B?^90=MXF=0_q#!&>|o^0GwA?<WyM%0+{qp$_kh~;9z|~VF)Bx=U5D6Lx3Ma
z;2>W;#z6BC*55>+AX#BC_{nkOm<}|59Ah9m#bQX1uO4F{Up>YUr|Uq1Wsl_tvU_Y<
zz`0J!3XA<io56G5aoK-pGa3|wVCm4O<%a;rO#mJ6dKAcpfB+qV2H6l6JJnwRLxOY;
z(4j!%JvQ<I+yT^I#Hn!zphJp4PVqwm27Rh5N(3xF1PT}sPSOEGI}8-(0MQi$3W^Vo
zF|Z$D>EIxr!SVyeG=OVC5TLmSiy=XAEI<So2F0uZ9UKiFBd{2FjKE@`dEuBJXr9Jm
zz|X;)lmURjLG}VHd68%YNFN9hU?>L39*co(1B;<RazSF%d$L}j4j?=|sUs|g0?Gck
zEg;)H#z49RFkq58IW}Q282V(JfwclKY@D<gAczH~{geGY#z6W##z49}<_DVNu^3>f
zC*+L9kRV$FvgHCIJt-@I4vB`J9IuWs(71byp-zr3$Na!@0qPI|&0APHa2x@{w)r$a
z6tEp|vLC==0RoyE0e--YezG4hU=o0X{PMUC5Wiy#v=+i*DCEgl0KgF7c@@CWBElzi
zj>QnC`JoXYTf@?UZ4HY7(d~);0`oBp28vm+m@vq$uow`ao+=BBfTu7K&|C|YJ>^@+
z7`Sg(I_OD1!qOo?c8bNoF(C|ae6W9DF(98bsC@t(DAohwY+&~WEEizw1~kWG`H6tW
z7XSl<deWYcG0-~i7z6nh3<ed3p6V|U4xzzv2F90DbTDCH#0T{apac0Tkf&N01zP_C
z7_eJ-a%=)*07HY~D=Y>Bt%<Q1Fpz`l1w0z$`&gL*i>8xw*hmx<I|6hfKv)f;1M~(O
zBY;X_NKkwLECYbTAiV)C0rq&n{D4UN6b46u);%!5GLWG89H;|Gcn)qKu(k*55-5uX
zjV}N{q%bJv0x%%M_Q`P#5GfKohhobDr9u4wB6LuEfTaWPp#aN9V7m;YBRG)v9BjLA
zpfS)>Z9xIM1)zEXRf5)ZKpnuG0+v0nt^nHxKnKkHV1C#=R4|5>3<whu2Ct_9vjPG(
zur2|s2hHc$eK_!X28+SLc8|qC^Xf4j95fDL=}zeqz(BDDwk)u@eX1Wo1b7+)#Wcrd
z!FvE$exSGsOLuB71B-#@BP<45M;({_PyO0hKLLJu&YBdveXC^RXh4eH+!T6XVPQl1
q*UqTWZF55l;28pTcNEwO#n?QtwmIGh#j-*Jzff@b@{Rj9N&g>5niC!X

literal 0
HcmV?d00001

diff --git a/README.md b/README.md
index 6c86776..f98e6fd 100644
--- a/README.md
+++ b/README.md
@@ -1 +1,112 @@
-# Solarsense
\ No newline at end of file
+# 🌞 빛 추적 스마트 전력 제어 시스템  
+<!-- <img width="1840" height="777" alt="Image" src="https://github.com/user-attachments/assets/3232f946-62a0-4f54-866c-43c3ea1adb5a" /> -->
+<!-- <img width="2308" height="685" alt="Image" src="https://github.com/user-attachments/assets/335bddba-67d5-42a7-bbe8-9c78f891ad86" /> -->
+
+## 1. 프로젝트 개요
+빛 추적 스마트 전력 제어 시스템은 빛 추적 태양패널로 발전 효율을 높이고 스마트 콘센트로 전력을 제어하는 IoT 기반 에너지 관리 프로젝트입니다.
+
+기존 고정형 태양광 패널은 태양의 이동이나 주변 장애물에 따른 조도 변화에 대응하지 못해 발전 효율이 떨어집니다.  
+이를 해결하기 위해 CDS 센서 기반 태양광 추적 기능을 구현하는 한편, 효과적으로 에너지를 관리할 수 있도록 패널 관련 정보 실시간 서버 저장, 스마트 콘센트 제어, LCD 시각화 UI 기능을 포함하는 통합 에너지 관리 시스템을 구축했습니다.
+
+
+### 전체 시스템 구성
+<!-- <img width="960" height="540" alt="Image" src="https://github.com/user-attachments/assets/43fa549c-5ee2-49ef-9705-b3aec7b91486" /> -->
+
+- #### **STM32 Nucleo-F411RE**
+  - 8개의 CDS 센서 입력
+  - 태양광 패널 자동 회전(스텝 모터)
+  - 태양광 패널 전압 측정
+  - Wi-Fi(ESP 모듈)로 Raspberry Pi 서버에 데이터 송신
+
+- #### **Raspberry Pi 5 (서버)**
+  - 소켓 서버(iot_server.c)
+  - MariaDB 데이터 저장
+  - Bluetooth로 Arduino와 데이터 송수신
+
+- #### **Arduino UNO**
+  - 패널 방향 / 전압 / 콘센트 상태 LCD 출력
+  - 사용자 콘센트 ON/OFF 제어(릴레이)
+  - Bluetooth로 명령 수신
+
+
+### 🔗 통신 구조
+- STM32 ↔ **Wi-Fi** ↔ Raspberry Pi  
+- Arduino ↔ **Bluetooth** ↔ Raspberry Pi
+
+---
+
+## 2. 주요 기능
+
+### 1) STM32 — 태양광 패널 자동 추적 및 센서 데이터 송신
+- 8개 CDS 센서로 빛의 강도 측정
+- 가장 밝은 방향으로 패널 자동 회전
+- 태양광 패널 전압 측정
+- Wi-Fi(ESP 모듈)로 Raspberry Pi에 실시간 정보 송신
+<!-- <img width="960" height="540" alt="Image" src="https://github.com/user-attachments/assets/78693961-5826-4d20-9175-7829c63f153f" /> -->
+
+### 2) Raspberry Pi 5 — IoT 서버 + 데이터베이스 저장
+- **iot_server.c**
+  - 멀티 클라이언트 소켓 연결
+  - ID/PW 기반 인증 처리
+  - 메시지 라우팅 (ALLMSG, 특정 ID 전송)
+
+- **sql_client.c**
+  - “[LT_STM_SQL]SENSOR@…” 패킷 파싱
+  - MariaDB(sensor 테이블)에 실시간 INSERT
+
+- **bt_client.c**
+  - Bluetooth HC-06 모듈 사용
+  - Arduino에 명령 전달
+  - Arduino 상태 재수신하여 서버로 전달
+<!-- <img width="960" height="540" alt="Image" src="https://github.com/user-attachments/assets/df6e9a35-0a65-4247-82fc-e0819f64ae56" /> -->
+<!-- <img width="960" height="540" alt="Image" src="https://github.com/user-attachments/assets/64098ebe-fb36-40ef-9fb6-705e0fad388c" /> -->
+
+### 3) Arduino UNO — LCD UI + 스마트 콘센트 제어
+- Raspberry Pi → Bluetooth로 데이터 수신
+- LCD에 패널 방향, 전압, 콘센트 상태 출력
+- 사용자 버튼 입력으로 콘센트 ON/OFF
+- 릴레이 제어 + 상태를 Raspberry Pi로 다시 송신
+<!-- <img width="960" height="540" alt="Image" src="https://github.com/user-attachments/assets/0c44df98-3c01-47f0-9a35-7bc1c6404dd3" /> -->
+
+---
+
+## 3. 담당 역할
+
+### Raspberry Pi **IoT 서버 설계 및 구현 (iot_server 계열)**
+
+#### ① STM32 ↔ ESP8266 Wi-Fi 통신 모듈 연동 개발
+- STM32와 ESP8266 간 UART 통신 제어
+- 서버(Raspberry Pi)와 실시간 센서 데이터 송신 구조 구현
+- AT Command 기반 Wi-Fi 설정
+
+#### ② 센서 데이터 패킷 설계 및 송신 로직 구현
+- CDS 센서 값 / 태양광 패널 전압 데이터 패킷 포맷 정의
+- 서버 수신을 고려한 문자열 기반 패킷 구성
+- 데이터 손실 방지를 위한 송신 타이밍 및 포맷 안정화
+
+#### ③ 서버 연동 테스트 및 통신 검증
+- Raspberry Pi 소켓 서버와 ESP8266 TCP 통신 테스트
+- 패킷 수신/DB 저장 여부 검증
+
+---
+
+## 4. 트러블슈팅
+### 1) **데이터 송신 중 스텝 모터 끊김 현상**  
+- 원인: Wi-Fi 송신(ESP) 루틴이 블로킹으로 동작  
+- 해결: **TIM4 기반 논블로킹(non-blocking)방식 스텝 모터 제어 구조 구현**  
+- 결과: 모터 회전 안정성 확보  
+
+### 2) **스텝 모터 회전 시 전압 강하 → CDS 값 일시적 하락**  
+- 원인: 모터 구동 시 순간적인 전류 피크 → ADC 레일 변동  
+- 해결: **모터 전원과 MCU/센서 전원을 완전 분리**  
+- 결과: CDS 값 일시적 하락 현상 해결  
+
+### 3) **LCD 잔상(ghosting) 발생** 
+- 원인: 문자열 길이 변화로 이전 텍스트 일부가 남음  
+- 해결:  
+  - `lcd.clear()` 반복 호출 지양  
+  - partial update 구조 도입 (변경된 라인만 업데이트)  
+  - 공백 패딩으로 잔상 제거  
+- 결과: LCD 화면이 깨끗하게 유지되고 출력 속도 향상  
+
+---
\ No newline at end of file
diff --git a/code/suntrack_plugcontrol_STM32/.cproject b/code/suntrack_plugcontrol_STM32/.cproject
new file mode 100644
index 0000000..30e1c4a
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/.cproject
@@ -0,0 +1,186 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no"?>
+<?fileVersion 4.0.0?><cproject storage_type_id="org.eclipse.cdt.core.XmlProjectDescriptionStorage">
+	<storageModule moduleId="org.eclipse.cdt.core.settings">
+		<cconfiguration id="com.st.stm32cube.ide.mcu.gnu.managedbuild.config.exe.debug.1467214472">
+			<storageModule buildSystemId="org.eclipse.cdt.managedbuilder.core.configurationDataProvider" id="com.st.stm32cube.ide.mcu.gnu.managedbuild.config.exe.debug.1467214472" moduleId="org.eclipse.cdt.core.settings" name="Debug">
+				<externalSettings/>
+				<extensions>
+					<extension id="org.eclipse.cdt.core.ELF" point="org.eclipse.cdt.core.BinaryParser"/>
+					<extension id="org.eclipse.cdt.core.GASErrorParser" point="org.eclipse.cdt.core.ErrorParser"/>
+					<extension id="org.eclipse.cdt.core.GmakeErrorParser" point="org.eclipse.cdt.core.ErrorParser"/>
+					<extension id="org.eclipse.cdt.core.GLDErrorParser" point="org.eclipse.cdt.core.ErrorParser"/>
+					<extension id="org.eclipse.cdt.core.CWDLocator" point="org.eclipse.cdt.core.ErrorParser"/>
+					<extension id="org.eclipse.cdt.core.GCCErrorParser" point="org.eclipse.cdt.core.ErrorParser"/>
+				</extensions>
+			</storageModule>
+			<storageModule moduleId="cdtBuildSystem" version="4.0.0">
+				<configuration artifactExtension="elf" artifactName="${ProjName}" buildArtefactType="org.eclipse.cdt.build.core.buildArtefactType.exe" buildProperties="org.eclipse.cdt.build.core.buildArtefactType=org.eclipse.cdt.build.core.buildArtefactType.exe,org.eclipse.cdt.build.core.buildType=org.eclipse.cdt.build.core.buildType.debug" cleanCommand="rm -rf" description="" id="com.st.stm32cube.ide.mcu.gnu.managedbuild.config.exe.debug.1467214472" name="Debug" parent="com.st.stm32cube.ide.mcu.gnu.managedbuild.config.exe.debug">
+					<folderInfo id="com.st.stm32cube.ide.mcu.gnu.managedbuild.config.exe.debug.1467214472." name="/" resourcePath="">
+						<toolChain id="com.st.stm32cube.ide.mcu.gnu.managedbuild.toolchain.exe.debug.1171064117" name="MCU ARM GCC" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.toolchain.exe.debug">
+							<option id="com.st.stm32cube.ide.mcu.gnu.managedbuild.option.target_mcu.2140346380" name="MCU" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.option.target_mcu" useByScannerDiscovery="true" value="STM32F411RETx" valueType="string"/>
+							<option id="com.st.stm32cube.ide.mcu.gnu.managedbuild.option.target_cpuid.234364657" name="CPU" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.option.target_cpuid" useByScannerDiscovery="false" value="0" valueType="string"/>
+							<option id="com.st.stm32cube.ide.mcu.gnu.managedbuild.option.target_coreid.2039220296" name="Core" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.option.target_coreid" useByScannerDiscovery="false" value="0" valueType="string"/>
+							<option id="com.st.stm32cube.ide.mcu.gnu.managedbuild.option.fpu.977908706" name="Floating-point unit" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.option.fpu" useByScannerDiscovery="true" value="com.st.stm32cube.ide.mcu.gnu.managedbuild.option.fpu.value.fpv4-sp-d16" valueType="enumerated"/>
+							<option id="com.st.stm32cube.ide.mcu.gnu.managedbuild.option.floatabi.831434179" name="Floating-point ABI" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.option.floatabi" useByScannerDiscovery="true" value="com.st.stm32cube.ide.mcu.gnu.managedbuild.option.floatabi.value.hard" valueType="enumerated"/>
+							<option id="com.st.stm32cube.ide.mcu.gnu.managedbuild.option.target_board.1528700596" name="Board" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.option.target_board" useByScannerDiscovery="false" value="NUCLEO-F411RE" valueType="string"/>
+							<option id="com.st.stm32cube.ide.mcu.gnu.managedbuild.option.defaults.909678847" name="Defaults" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.option.defaults" useByScannerDiscovery="false" value="com.st.stm32cube.ide.common.services.build.inputs.revA.1.0.6 || Debug || true || Executable || com.st.stm32cube.ide.mcu.gnu.managedbuild.option.toolchain.value.workspace || NUCLEO-F411RE || 0 || 0 || arm-none-eabi- || ${gnu_tools_for_stm32_compiler_path} || ../Core/Inc | ../Drivers/STM32F4xx_HAL_Driver/Inc | ../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy | ../Drivers/CMSIS/Device/ST/STM32F4xx/Include | ../Drivers/CMSIS/Include ||  ||  || USE_HAL_DRIVER | STM32F411xE ||  || Drivers | Core/Startup | Core ||  ||  || ${workspace_loc:/${ProjName}/STM32F411RETX_FLASH.ld} || true || NonSecure ||  || secure_nsclib.o ||  || None ||  ||  || " valueType="string"/>
+							<option id="com.st.stm32cube.ide.mcu.debug.option.cpuclock.432238129" name="Cpu clock frequence" superClass="com.st.stm32cube.ide.mcu.debug.option.cpuclock" useByScannerDiscovery="false" value="84" valueType="string"/>
+							<option id="com.st.stm32cube.ide.mcu.gnu.managedbuild.option.nanoprintffloat.1000063993" name="Use float with printf from newlib-nano (-u _printf_float)" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.option.nanoprintffloat" useByScannerDiscovery="false" value="true" valueType="boolean"/>
+							<option id="com.st.stm32cube.ide.mcu.gnu.managedbuild.option.nanoscanffloat.265023305" name="Use float with scanf from newlib-nano (-u _scanf_float)" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.option.nanoscanffloat" useByScannerDiscovery="false" value="true" valueType="boolean"/>
+							<targetPlatform archList="all" binaryParser="org.eclipse.cdt.core.ELF" id="com.st.stm32cube.ide.mcu.gnu.managedbuild.targetplatform.799405628" isAbstract="false" osList="all" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.targetplatform"/>
+							<builder buildPath="${workspace_loc:/light_tracking_NEW}/Debug" id="com.st.stm32cube.ide.mcu.gnu.managedbuild.builder.746624472" keepEnvironmentInBuildfile="false" managedBuildOn="true" name="Gnu Make Builder" parallelBuildOn="true" parallelizationNumber="optimal" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.builder"/>
+							<tool id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.assembler.1518209149" name="MCU/MPU GCC Assembler" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.assembler">
+								<option id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.assembler.option.debuglevel.1399001741" name="Debug level" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.assembler.option.debuglevel" value="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.assembler.option.debuglevel.value.g3" valueType="enumerated"/>
+								<option IS_BUILTIN_EMPTY="false" IS_VALUE_EMPTY="false" id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.assembler.option.definedsymbols.467138213" name="Define symbols (-D)" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.assembler.option.definedsymbols" valueType="definedSymbols">
+									<listOptionValue builtIn="false" value="DEBUG"/>
+								</option>
+								<inputType id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.assembler.input.996752553" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.assembler.input"/>
+							</tool>
+							<tool id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.compiler.1200520069" name="MCU/MPU GCC Compiler" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.compiler">
+								<option id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.compiler.option.debuglevel.1525433445" name="Debug level" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.compiler.option.debuglevel" useByScannerDiscovery="false" value="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.compiler.option.debuglevel.value.g3" valueType="enumerated"/>
+								<option id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.compiler.option.optimization.level.2115705363" name="Optimization level" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.compiler.option.optimization.level" useByScannerDiscovery="false"/>
+								<option IS_BUILTIN_EMPTY="false" IS_VALUE_EMPTY="false" id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.compiler.option.definedsymbols.360222437" name="Define symbols (-D)" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.compiler.option.definedsymbols" useByScannerDiscovery="false" valueType="definedSymbols">
+									<listOptionValue builtIn="false" value="DEBUG"/>
+									<listOptionValue builtIn="false" value="USE_HAL_DRIVER"/>
+									<listOptionValue builtIn="false" value="STM32F411xE"/>
+								</option>
+								<option IS_BUILTIN_EMPTY="false" IS_VALUE_EMPTY="false" id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.compiler.option.includepaths.94696109" name="Include paths (-I)" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.compiler.option.includepaths" useByScannerDiscovery="false" valueType="includePath">
+									<listOptionValue builtIn="false" value="../Core/Inc"/>
+									<listOptionValue builtIn="false" value="../Drivers/STM32F4xx_HAL_Driver/Inc"/>
+									<listOptionValue builtIn="false" value="../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy"/>
+									<listOptionValue builtIn="false" value="../Drivers/CMSIS/Device/ST/STM32F4xx/Include"/>
+									<listOptionValue builtIn="false" value="../Drivers/CMSIS/Include"/>
+								</option>
+								<inputType id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.compiler.input.c.389749163" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.compiler.input.c"/>
+							</tool>
+							<tool id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.cpp.compiler.947152041" name="MCU/MPU G++ Compiler" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.cpp.compiler">
+								<option id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.cpp.compiler.option.debuglevel.151167640" name="Debug level" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.cpp.compiler.option.debuglevel" useByScannerDiscovery="false" value="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.cpp.compiler.option.debuglevel.value.g3" valueType="enumerated"/>
+								<option id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.cpp.compiler.option.optimization.level.1177615448" name="Optimization level" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.cpp.compiler.option.optimization.level" useByScannerDiscovery="false"/>
+							</tool>
+							<tool id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.linker.2096625664" name="MCU/MPU GCC Linker" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.linker">
+								<option id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.linker.option.script.143521275" name="Linker Script (-T)" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.linker.option.script" value="${workspace_loc:/${ProjName}/STM32F411RETX_FLASH.ld}" valueType="string"/>
+								<inputType id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.linker.input.1344038943" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.linker.input">
+									<additionalInput kind="additionalinputdependency" paths="$(USER_OBJS)"/>
+									<additionalInput kind="additionalinput" paths="$(LIBS)"/>
+								</inputType>
+							</tool>
+							<tool id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.cpp.linker.2072340913" name="MCU/MPU G++ Linker" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.cpp.linker"/>
+							<tool id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.archiver.221776923" name="MCU/MPU GCC Archiver" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.archiver"/>
+							<tool id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.size.1884787242" name="MCU Size" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.size"/>
+							<tool id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.objdump.listfile.15399520" name="MCU Output Converter list file" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.objdump.listfile"/>
+							<tool id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.objcopy.hex.191028969" name="MCU Output Converter Hex" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.objcopy.hex"/>
+							<tool id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.objcopy.binary.1466123399" name="MCU Output Converter Binary" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.objcopy.binary"/>
+							<tool id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.objcopy.verilog.380159370" name="MCU Output Converter Verilog" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.objcopy.verilog"/>
+							<tool id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.objcopy.srec.944359595" name="MCU Output Converter Motorola S-rec" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.objcopy.srec"/>
+							<tool id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.objcopy.symbolsrec.1391595535" name="MCU Output Converter Motorola S-rec with symbols" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.objcopy.symbolsrec"/>
+						</toolChain>
+					</folderInfo>
+					<sourceEntries>
+						<entry flags="VALUE_WORKSPACE_PATH|RESOLVED" kind="sourcePath" name="Core"/>
+						<entry flags="VALUE_WORKSPACE_PATH|RESOLVED" kind="sourcePath" name="Drivers"/>
+					</sourceEntries>
+				</configuration>
+			</storageModule>
+			<storageModule moduleId="org.eclipse.cdt.core.externalSettings"/>
+		</cconfiguration>
+		<cconfiguration id="com.st.stm32cube.ide.mcu.gnu.managedbuild.config.exe.release.443291295">
+			<storageModule buildSystemId="org.eclipse.cdt.managedbuilder.core.configurationDataProvider" id="com.st.stm32cube.ide.mcu.gnu.managedbuild.config.exe.release.443291295" moduleId="org.eclipse.cdt.core.settings" name="Release">
+				<externalSettings/>
+				<extensions>
+					<extension id="org.eclipse.cdt.core.ELF" point="org.eclipse.cdt.core.BinaryParser"/>
+					<extension id="org.eclipse.cdt.core.GASErrorParser" point="org.eclipse.cdt.core.ErrorParser"/>
+					<extension id="org.eclipse.cdt.core.GmakeErrorParser" point="org.eclipse.cdt.core.ErrorParser"/>
+					<extension id="org.eclipse.cdt.core.GLDErrorParser" point="org.eclipse.cdt.core.ErrorParser"/>
+					<extension id="org.eclipse.cdt.core.CWDLocator" point="org.eclipse.cdt.core.ErrorParser"/>
+					<extension id="org.eclipse.cdt.core.GCCErrorParser" point="org.eclipse.cdt.core.ErrorParser"/>
+				</extensions>
+			</storageModule>
+			<storageModule moduleId="cdtBuildSystem" version="4.0.0">
+				<configuration artifactExtension="elf" artifactName="${ProjName}" buildArtefactType="org.eclipse.cdt.build.core.buildArtefactType.exe" buildProperties="org.eclipse.cdt.build.core.buildArtefactType=org.eclipse.cdt.build.core.buildArtefactType.exe,org.eclipse.cdt.build.core.buildType=org.eclipse.cdt.build.core.buildType.release" cleanCommand="rm -rf" description="" id="com.st.stm32cube.ide.mcu.gnu.managedbuild.config.exe.release.443291295" name="Release" parent="com.st.stm32cube.ide.mcu.gnu.managedbuild.config.exe.release">
+					<folderInfo id="com.st.stm32cube.ide.mcu.gnu.managedbuild.config.exe.release.443291295." name="/" resourcePath="">
+						<toolChain id="com.st.stm32cube.ide.mcu.gnu.managedbuild.toolchain.exe.release.458580630" name="MCU ARM GCC" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.toolchain.exe.release">
+							<option id="com.st.stm32cube.ide.mcu.gnu.managedbuild.option.target_mcu.832727836" name="MCU" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.option.target_mcu" useByScannerDiscovery="true" value="STM32F411RETx" valueType="string"/>
+							<option id="com.st.stm32cube.ide.mcu.gnu.managedbuild.option.target_cpuid.813790712" name="CPU" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.option.target_cpuid" useByScannerDiscovery="false" value="0" valueType="string"/>
+							<option id="com.st.stm32cube.ide.mcu.gnu.managedbuild.option.target_coreid.838956707" name="Core" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.option.target_coreid" useByScannerDiscovery="false" value="0" valueType="string"/>
+							<option id="com.st.stm32cube.ide.mcu.gnu.managedbuild.option.fpu.1062173105" name="Floating-point unit" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.option.fpu" useByScannerDiscovery="true" value="com.st.stm32cube.ide.mcu.gnu.managedbuild.option.fpu.value.fpv4-sp-d16" valueType="enumerated"/>
+							<option id="com.st.stm32cube.ide.mcu.gnu.managedbuild.option.floatabi.1377303709" name="Floating-point ABI" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.option.floatabi" useByScannerDiscovery="true" value="com.st.stm32cube.ide.mcu.gnu.managedbuild.option.floatabi.value.hard" valueType="enumerated"/>
+							<option id="com.st.stm32cube.ide.mcu.gnu.managedbuild.option.target_board.150563940" name="Board" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.option.target_board" useByScannerDiscovery="false" value="NUCLEO-F411RE" valueType="string"/>
+							<option id="com.st.stm32cube.ide.mcu.gnu.managedbuild.option.defaults.1175951532" name="Defaults" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.option.defaults" useByScannerDiscovery="false" value="com.st.stm32cube.ide.common.services.build.inputs.revA.1.0.6 || Release || false || Executable || com.st.stm32cube.ide.mcu.gnu.managedbuild.option.toolchain.value.workspace || NUCLEO-F411RE || 0 || 0 || arm-none-eabi- || ${gnu_tools_for_stm32_compiler_path} || ../Core/Inc | ../Drivers/STM32F4xx_HAL_Driver/Inc | ../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy | ../Drivers/CMSIS/Device/ST/STM32F4xx/Include | ../Drivers/CMSIS/Include ||  ||  || USE_HAL_DRIVER | STM32F411xE ||  || Drivers | Core/Startup | Core ||  ||  || ${workspace_loc:/${ProjName}/STM32F411RETX_FLASH.ld} || true || NonSecure ||  || secure_nsclib.o ||  || None ||  ||  || " valueType="string"/>
+							<option id="com.st.stm32cube.ide.mcu.debug.option.cpuclock.511522531" name="Cpu clock frequence" superClass="com.st.stm32cube.ide.mcu.debug.option.cpuclock" useByScannerDiscovery="false" value="84" valueType="string"/>
+							<targetPlatform archList="all" binaryParser="org.eclipse.cdt.core.ELF" id="com.st.stm32cube.ide.mcu.gnu.managedbuild.targetplatform.520938976" isAbstract="false" osList="all" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.targetplatform"/>
+							<builder buildPath="${workspace_loc:/light_tracking_NEW}/Release" id="com.st.stm32cube.ide.mcu.gnu.managedbuild.builder.1894529541" keepEnvironmentInBuildfile="false" managedBuildOn="true" name="Gnu Make Builder" parallelBuildOn="true" parallelizationNumber="optimal" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.builder"/>
+							<tool id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.assembler.2133969758" name="MCU/MPU GCC Assembler" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.assembler">
+								<option id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.assembler.option.debuglevel.798586039" name="Debug level" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.assembler.option.debuglevel" value="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.assembler.option.debuglevel.value.g0" valueType="enumerated"/>
+								<inputType id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.assembler.input.479174730" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.assembler.input"/>
+							</tool>
+							<tool id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.compiler.477783657" name="MCU/MPU GCC Compiler" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.compiler">
+								<option id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.compiler.option.debuglevel.690182573" name="Debug level" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.compiler.option.debuglevel" useByScannerDiscovery="false" value="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.compiler.option.debuglevel.value.g0" valueType="enumerated"/>
+								<option id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.compiler.option.optimization.level.1459632586" name="Optimization level" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.compiler.option.optimization.level" useByScannerDiscovery="false" value="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.compiler.option.optimization.level.value.os" valueType="enumerated"/>
+								<option IS_BUILTIN_EMPTY="false" IS_VALUE_EMPTY="false" id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.compiler.option.definedsymbols.1908826418" name="Define symbols (-D)" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.compiler.option.definedsymbols" useByScannerDiscovery="false" valueType="definedSymbols">
+									<listOptionValue builtIn="false" value="USE_HAL_DRIVER"/>
+									<listOptionValue builtIn="false" value="STM32F411xE"/>
+								</option>
+								<option IS_BUILTIN_EMPTY="false" IS_VALUE_EMPTY="false" id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.compiler.option.includepaths.2102598093" name="Include paths (-I)" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.compiler.option.includepaths" useByScannerDiscovery="false" valueType="includePath">
+									<listOptionValue builtIn="false" value="../Core/Inc"/>
+									<listOptionValue builtIn="false" value="../Drivers/STM32F4xx_HAL_Driver/Inc"/>
+									<listOptionValue builtIn="false" value="../Drivers/STM32F4xx_HAL_Driver/Inc/Legacy"/>
+									<listOptionValue builtIn="false" value="../Drivers/CMSIS/Device/ST/STM32F4xx/Include"/>
+									<listOptionValue builtIn="false" value="../Drivers/CMSIS/Include"/>
+								</option>
+								<inputType id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.compiler.input.c.1744988206" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.compiler.input.c"/>
+							</tool>
+							<tool id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.cpp.compiler.1676232877" name="MCU/MPU G++ Compiler" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.cpp.compiler">
+								<option id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.cpp.compiler.option.debuglevel.2032809546" name="Debug level" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.cpp.compiler.option.debuglevel" useByScannerDiscovery="false" value="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.cpp.compiler.option.debuglevel.value.g0" valueType="enumerated"/>
+								<option id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.cpp.compiler.option.optimization.level.1650782851" name="Optimization level" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.cpp.compiler.option.optimization.level" useByScannerDiscovery="false" value="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.cpp.compiler.option.optimization.level.value.os" valueType="enumerated"/>
+							</tool>
+							<tool id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.linker.407017123" name="MCU/MPU GCC Linker" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.linker">
+								<option id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.linker.option.script.370190026" name="Linker Script (-T)" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.linker.option.script" value="${workspace_loc:/${ProjName}/STM32F411RETX_FLASH.ld}" valueType="string"/>
+								<inputType id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.linker.input.1732887988" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.linker.input">
+									<additionalInput kind="additionalinputdependency" paths="$(USER_OBJS)"/>
+									<additionalInput kind="additionalinput" paths="$(LIBS)"/>
+								</inputType>
+							</tool>
+							<tool id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.cpp.linker.2131803178" name="MCU/MPU G++ Linker" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.cpp.linker"/>
+							<tool id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.archiver.831788636" name="MCU/MPU GCC Archiver" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.archiver"/>
+							<tool id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.size.1029811633" name="MCU Size" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.size"/>
+							<tool id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.objdump.listfile.295320994" name="MCU Output Converter list file" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.objdump.listfile"/>
+							<tool id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.objcopy.hex.1284810739" name="MCU Output Converter Hex" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.objcopy.hex"/>
+							<tool id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.objcopy.binary.1524319810" name="MCU Output Converter Binary" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.objcopy.binary"/>
+							<tool id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.objcopy.verilog.905060578" name="MCU Output Converter Verilog" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.objcopy.verilog"/>
+							<tool id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.objcopy.srec.1686109625" name="MCU Output Converter Motorola S-rec" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.objcopy.srec"/>
+							<tool id="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.objcopy.symbolsrec.1191041398" name="MCU Output Converter Motorola S-rec with symbols" superClass="com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.objcopy.symbolsrec"/>
+						</toolChain>
+					</folderInfo>
+					<sourceEntries>
+						<entry flags="VALUE_WORKSPACE_PATH|RESOLVED" kind="sourcePath" name="Core"/>
+						<entry flags="VALUE_WORKSPACE_PATH|RESOLVED" kind="sourcePath" name="Drivers"/>
+					</sourceEntries>
+				</configuration>
+			</storageModule>
+			<storageModule moduleId="org.eclipse.cdt.core.externalSettings"/>
+		</cconfiguration>
+	</storageModule>
+	<storageModule moduleId="org.eclipse.cdt.core.pathentry"/>
+	<storageModule moduleId="cdtBuildSystem" version="4.0.0">
+		<project id="light_tracking_NEW.null.1908152094" name="light_tracking_NEW"/>
+	</storageModule>
+	<storageModule moduleId="org.eclipse.cdt.core.LanguageSettingsProviders"/>
+	<storageModule moduleId="scannerConfiguration">
+		<autodiscovery enabled="true" problemReportingEnabled="true" selectedProfileId=""/>
+		<scannerConfigBuildInfo instanceId="com.st.stm32cube.ide.mcu.gnu.managedbuild.config.exe.release.443291295;com.st.stm32cube.ide.mcu.gnu.managedbuild.config.exe.release.443291295.;com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.compiler.477783657;com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.compiler.input.c.1744988206">
+			<autodiscovery enabled="false" problemReportingEnabled="true" selectedProfileId=""/>
+		</scannerConfigBuildInfo>
+		<scannerConfigBuildInfo instanceId="com.st.stm32cube.ide.mcu.gnu.managedbuild.config.exe.debug.1467214472;com.st.stm32cube.ide.mcu.gnu.managedbuild.config.exe.debug.1467214472.;com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.compiler.1200520069;com.st.stm32cube.ide.mcu.gnu.managedbuild.tool.c.compiler.input.c.389749163">
+			<autodiscovery enabled="false" problemReportingEnabled="true" selectedProfileId=""/>
+		</scannerConfigBuildInfo>
+	</storageModule>
+	<storageModule moduleId="refreshScope" versionNumber="2">
+		<configuration configurationName="Debug">
+			<resource resourceType="PROJECT" workspacePath="/light_tracking_NEW"/>
+		</configuration>
+		<configuration configurationName="Release">
+			<resource resourceType="PROJECT" workspacePath="/light_tracking_NEW"/>
+		</configuration>
+	</storageModule>
+	<storageModule moduleId="org.eclipse.cdt.make.core.buildtargets"/>
+</cproject>
\ No newline at end of file
diff --git a/code/suntrack_plugcontrol_STM32/.mxproject b/code/suntrack_plugcontrol_STM32/.mxproject
new file mode 100644
index 0000000..dc32460
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/.mxproject
@@ -0,0 +1,25 @@
+[PreviousLibFiles]
+LibFiles=Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_adc.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_adc_ex.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_adc.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_rcc.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_rcc_ex.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_bus.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_rcc.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_system.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_utils.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_flash.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_flash_ex.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_flash_ramfunc.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_gpio.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_gpio_ex.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_gpio.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_dma_ex.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_dma.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_dma.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_dmamux.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_pwr.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_pwr_ex.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_pwr.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_cortex.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_cortex.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal.h;Drivers\STM32F4xx_HAL_Driver\Inc\Legacy\stm32_hal_legacy.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_def.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_exti.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_exti.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_tim.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_tim.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_tim_ex.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_uart.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_usart.h;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_adc.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_adc_ex.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_ll_adc.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_rcc.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_rcc_ex.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash_ex.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash_ramfunc.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_gpio.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dma_ex.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dma.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_pwr.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_pwr_ex.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_cortex.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_exti.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_tim.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_tim_ex.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_uart.c;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_adc.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_adc_ex.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_adc.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_rcc.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_rcc_ex.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_bus.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_rcc.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_system.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_utils.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_flash.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_flash_ex.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_flash_ramfunc.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_gpio.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_gpio_ex.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_gpio.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_dma_ex.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_dma.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_dma.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_dmamux.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_pwr.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_pwr_ex.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_pwr.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_cortex.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_cortex.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal.h;Drivers\STM32F4xx_HAL_Driver\Inc\Legacy\stm32_hal_legacy.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_def.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_exti.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_exti.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_tim.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_tim.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_tim_ex.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_hal_uart.h;Drivers\STM32F4xx_HAL_Driver\Inc\stm32f4xx_ll_usart.h;Drivers\CMSIS\Device\ST\STM32F4xx\Include\stm32f411xe.h;Drivers\CMSIS\Device\ST\STM32F4xx\Include\stm32f4xx.h;Drivers\CMSIS\Device\ST\STM32F4xx\Include\system_stm32f4xx.h;Drivers\CMSIS\Device\ST\STM32F4xx\Include\system_stm32f4xx.h;Drivers\CMSIS\Device\ST\STM32F4xx\Source\Templates\system_stm32f4xx.c;Drivers\CMSIS\Include\cachel1_armv7.h;Drivers\CMSIS\Include\cmsis_armcc.h;Drivers\CMSIS\Include\cmsis_armclang.h;Drivers\CMSIS\Include\cmsis_armclang_ltm.h;Drivers\CMSIS\Include\cmsis_compiler.h;Drivers\CMSIS\Include\cmsis_gcc.h;Drivers\CMSIS\Include\cmsis_iccarm.h;Drivers\CMSIS\Include\cmsis_version.h;Drivers\CMSIS\Include\core_armv81mml.h;Drivers\CMSIS\Include\core_armv8mbl.h;Drivers\CMSIS\Include\core_armv8mml.h;Drivers\CMSIS\Include\core_cm0.h;Drivers\CMSIS\Include\core_cm0plus.h;Drivers\CMSIS\Include\core_cm1.h;Drivers\CMSIS\Include\core_cm23.h;Drivers\CMSIS\Include\core_cm3.h;Drivers\CMSIS\Include\core_cm33.h;Drivers\CMSIS\Include\core_cm35p.h;Drivers\CMSIS\Include\core_cm4.h;Drivers\CMSIS\Include\core_cm55.h;Drivers\CMSIS\Include\core_cm7.h;Drivers\CMSIS\Include\core_cm85.h;Drivers\CMSIS\Include\core_sc000.h;Drivers\CMSIS\Include\core_sc300.h;Drivers\CMSIS\Include\core_starmc1.h;Drivers\CMSIS\Include\mpu_armv7.h;Drivers\CMSIS\Include\mpu_armv8.h;Drivers\CMSIS\Include\pac_armv81.h;Drivers\CMSIS\Include\pmu_armv8.h;Drivers\CMSIS\Include\tz_context.h;
+
+[PreviousUsedCubeIDEFiles]
+SourceFiles=Core\Src\main.c;Core\Src\stm32f4xx_it.c;Core\Src\stm32f4xx_hal_msp.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_adc.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_adc_ex.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_ll_adc.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_rcc.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_rcc_ex.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash_ex.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash_ramfunc.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_gpio.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dma_ex.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dma.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_pwr.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_pwr_ex.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_cortex.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_exti.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_tim.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_tim_ex.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_uart.c;Drivers\CMSIS\Device\ST\STM32F4xx\Source\Templates\system_stm32f4xx.c;Core\Src\system_stm32f4xx.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_adc.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_adc_ex.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_ll_adc.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_rcc.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_rcc_ex.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash_ex.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_flash_ramfunc.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_gpio.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dma_ex.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_dma.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_pwr.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_pwr_ex.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_cortex.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_exti.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_tim.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_tim_ex.c;Drivers\STM32F4xx_HAL_Driver\Src\stm32f4xx_hal_uart.c;Drivers\CMSIS\Device\ST\STM32F4xx\Source\Templates\system_stm32f4xx.c;Core\Src\system_stm32f4xx.c;;;
+HeaderPath=Drivers\STM32F4xx_HAL_Driver\Inc;Drivers\STM32F4xx_HAL_Driver\Inc\Legacy;Drivers\CMSIS\Device\ST\STM32F4xx\Include;Drivers\CMSIS\Include;Core\Inc;
+CDefines=USE_HAL_DRIVER;STM32F411xE;USE_HAL_DRIVER;USE_HAL_DRIVER;
+
+[PreviousGenFiles]
+AdvancedFolderStructure=true
+HeaderFileListSize=3
+HeaderFiles#0=..\Core\Inc\stm32f4xx_it.h
+HeaderFiles#1=..\Core\Inc\stm32f4xx_hal_conf.h
+HeaderFiles#2=..\Core\Inc\main.h
+HeaderFolderListSize=1
+HeaderPath#0=..\Core\Inc
+HeaderFiles=;
+SourceFileListSize=3
+SourceFiles#0=..\Core\Src\stm32f4xx_it.c
+SourceFiles#1=..\Core\Src\stm32f4xx_hal_msp.c
+SourceFiles#2=..\Core\Src\main.c
+SourceFolderListSize=1
+SourcePath#0=..\Core\Src
+SourceFiles=;
+
diff --git a/code/suntrack_plugcontrol_STM32/.project b/code/suntrack_plugcontrol_STM32/.project
new file mode 100644
index 0000000..ecb02c3
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/.project
@@ -0,0 +1,32 @@
+<?xml version="1.0" encoding="UTF-8"?>
+<projectDescription>
+	<name>light_tracking_NEW</name>
+	<comment></comment>
+	<projects>
+	</projects>
+	<buildSpec>
+		<buildCommand>
+			<name>org.eclipse.cdt.managedbuilder.core.genmakebuilder</name>
+			<triggers>clean,full,incremental,</triggers>
+			<arguments>
+			</arguments>
+		</buildCommand>
+		<buildCommand>
+			<name>org.eclipse.cdt.managedbuilder.core.ScannerConfigBuilder</name>
+			<triggers>full,incremental,</triggers>
+			<arguments>
+			</arguments>
+		</buildCommand>
+	</buildSpec>
+	<natures>
+		<nature>com.st.stm32cube.ide.mcu.MCUProjectNature</nature>
+		<nature>org.eclipse.cdt.core.cnature</nature>
+		<nature>com.st.stm32cube.ide.mcu.MCUCubeIdeServicesRevAev2ProjectNature</nature>
+		<nature>com.st.stm32cube.ide.mcu.MCUCubeProjectNature</nature>
+		<nature>com.st.stm32cube.ide.mcu.MCUAdvancedStructureProjectNature</nature>
+		<nature>com.st.stm32cube.ide.mcu.MCUSingleCpuProjectNature</nature>
+		<nature>com.st.stm32cube.ide.mcu.MCURootProjectNature</nature>
+		<nature>org.eclipse.cdt.managedbuilder.core.managedBuildNature</nature>
+		<nature>org.eclipse.cdt.managedbuilder.core.ScannerConfigNature</nature>
+	</natures>
+</projectDescription>
diff --git a/code/suntrack_plugcontrol_STM32/Core/Inc/esp.h b/code/suntrack_plugcontrol_STM32/Core/Inc/esp.h
new file mode 100644
index 0000000..37bb882
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Core/Inc/esp.h
@@ -0,0 +1,42 @@
+// 서울기술교육센터 AIOT & Embedded System
+// 2024-04-16 By KSH
+
+#ifndef __ESP_H__
+#define __ESP_H__
+
+#include "stm32f4xx_hal.h"
+
+#define MAX_ESP_RX_BUFFER 1024
+#define MAX_ESP_COMMAND_LEN 64
+#define MAX_ESP_CLIENT_NUM 10
+
+#define MAX_UART_RX_BUFFER     512
+#define MAX_UART_COMMAND_LEN   512
+
+#define SSID "iotA"
+#define PASS "iotA1234"
+#define LOGID "LT_STM"
+#define PASSWD "PASSWD"
+#define DST_IP "10.10.14.77"
+#define DST_PORT 5001
+
+typedef struct _cb_data_t
+{
+    uint8_t buf[1024];
+    uint16_t length;
+} cb_data_t;
+
+int drv_esp_init(void);
+int drv_esp_test_command(void);
+void AiotClient_Init(void);
+int esp_client_conn(void);
+void esp_send_data(char *data);
+int esp_get_status(void);
+
+//==================uart3=========================
+int drv_uart_init(void);
+int drv_uart_rx_buffer(uint8_t *buf, uint16_t size);
+int drv_uart_tx_buffer(uint8_t *buf, uint16_t size);
+//==================uart3=========================
+
+#endif
diff --git a/code/suntrack_plugcontrol_STM32/Core/Inc/main.h b/code/suntrack_plugcontrol_STM32/Core/Inc/main.h
new file mode 100644
index 0000000..5af2c2e
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Core/Inc/main.h
@@ -0,0 +1,81 @@
+/* USER CODE BEGIN Header */
+/**
+ ******************************************************************************
+ * @file           : main.h
+ * @brief          : Header for main.c file.
+ *                   This file contains the common defines of the application.
+ ******************************************************************************
+ * @attention
+ *
+ * Copyright (c) 2025 STMicroelectronics.
+ * All rights reserved.
+ *
+ * This software is licensed under terms that can be found in the LICENSE file
+ * in the root directory of this software component.
+ * If no LICENSE file comes with this software, it is provided AS-IS.
+ *
+ ******************************************************************************
+ */
+/* USER CODE END Header */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __MAIN_H
+#define __MAIN_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx_hal.h"
+
+/* Private includes ----------------------------------------------------------*/
+/* USER CODE BEGIN Includes */
+
+/* USER CODE END Includes */
+
+/* Exported types ------------------------------------------------------------*/
+/* USER CODE BEGIN ET */
+
+/* USER CODE END ET */
+
+/* Exported constants --------------------------------------------------------*/
+/* USER CODE BEGIN EC */
+
+/* USER CODE END EC */
+
+/* Exported macro ------------------------------------------------------------*/
+/* USER CODE BEGIN EM */
+
+/* USER CODE END EM */
+
+/* Exported functions prototypes ---------------------------------------------*/
+void Error_Handler(void);
+
+/* USER CODE BEGIN EFP */
+
+/* USER CODE END EFP */
+
+/* Private defines -----------------------------------------------------------*/
+#define B1_Pin GPIO_PIN_13
+#define B1_GPIO_Port GPIOC
+#define USART_TX_Pin GPIO_PIN_2
+#define USART_TX_GPIO_Port GPIOA
+#define USART_RX_Pin GPIO_PIN_3
+#define USART_RX_GPIO_Port GPIOA
+#define TMS_Pin GPIO_PIN_13
+#define TMS_GPIO_Port GPIOA
+#define TCK_Pin GPIO_PIN_14
+#define TCK_GPIO_Port GPIOA
+#define SWO_Pin GPIO_PIN_3
+#define SWO_GPIO_Port GPIOB
+
+/* USER CODE BEGIN Private defines */
+
+/* USER CODE END Private defines */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __MAIN_H */
diff --git a/code/suntrack_plugcontrol_STM32/Core/Inc/stm32f4xx_hal_conf.h b/code/suntrack_plugcontrol_STM32/Core/Inc/stm32f4xx_hal_conf.h
new file mode 100644
index 0000000..d819319
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Core/Inc/stm32f4xx_hal_conf.h
@@ -0,0 +1,495 @@
+/* USER CODE BEGIN Header */
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_hal_conf_template.h
+  * @author  MCD Application Team
+  * @brief   HAL configuration template file.
+  *          This file should be copied to the application folder and renamed
+  *          to stm32f4xx_hal_conf.h.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+/* USER CODE END Header */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32F4xx_HAL_CONF_H
+#define __STM32F4xx_HAL_CONF_H
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* Exported types ------------------------------------------------------------*/
+/* Exported constants --------------------------------------------------------*/
+
+/* ########################## Module Selection ############################## */
+/**
+  * @brief This is the list of modules to be used in the HAL driver
+  */
+#define HAL_MODULE_ENABLED
+
+  /* #define HAL_CRYP_MODULE_ENABLED */
+#define HAL_ADC_MODULE_ENABLED
+/* #define HAL_CAN_MODULE_ENABLED */
+/* #define HAL_CRC_MODULE_ENABLED */
+/* #define HAL_CAN_LEGACY_MODULE_ENABLED */
+/* #define HAL_DAC_MODULE_ENABLED */
+/* #define HAL_DCMI_MODULE_ENABLED */
+/* #define HAL_DMA2D_MODULE_ENABLED */
+/* #define HAL_ETH_MODULE_ENABLED */
+/* #define HAL_ETH_LEGACY_MODULE_ENABLED */
+/* #define HAL_NAND_MODULE_ENABLED */
+/* #define HAL_NOR_MODULE_ENABLED */
+/* #define HAL_PCCARD_MODULE_ENABLED */
+/* #define HAL_SRAM_MODULE_ENABLED */
+/* #define HAL_SDRAM_MODULE_ENABLED */
+/* #define HAL_HASH_MODULE_ENABLED */
+/* #define HAL_I2C_MODULE_ENABLED */
+/* #define HAL_I2S_MODULE_ENABLED */
+/* #define HAL_IWDG_MODULE_ENABLED */
+/* #define HAL_LTDC_MODULE_ENABLED */
+/* #define HAL_RNG_MODULE_ENABLED */
+/* #define HAL_RTC_MODULE_ENABLED */
+/* #define HAL_SAI_MODULE_ENABLED */
+/* #define HAL_SD_MODULE_ENABLED */
+/* #define HAL_MMC_MODULE_ENABLED */
+/* #define HAL_SPI_MODULE_ENABLED */
+#define HAL_TIM_MODULE_ENABLED
+#define HAL_UART_MODULE_ENABLED
+/* #define HAL_USART_MODULE_ENABLED */
+/* #define HAL_IRDA_MODULE_ENABLED */
+/* #define HAL_SMARTCARD_MODULE_ENABLED */
+/* #define HAL_SMBUS_MODULE_ENABLED */
+/* #define HAL_WWDG_MODULE_ENABLED */
+/* #define HAL_PCD_MODULE_ENABLED */
+/* #define HAL_HCD_MODULE_ENABLED */
+/* #define HAL_DSI_MODULE_ENABLED */
+/* #define HAL_QSPI_MODULE_ENABLED */
+/* #define HAL_QSPI_MODULE_ENABLED */
+/* #define HAL_CEC_MODULE_ENABLED */
+/* #define HAL_FMPI2C_MODULE_ENABLED */
+/* #define HAL_FMPSMBUS_MODULE_ENABLED */
+/* #define HAL_SPDIFRX_MODULE_ENABLED */
+/* #define HAL_DFSDM_MODULE_ENABLED */
+/* #define HAL_LPTIM_MODULE_ENABLED */
+#define HAL_GPIO_MODULE_ENABLED
+#define HAL_EXTI_MODULE_ENABLED
+#define HAL_DMA_MODULE_ENABLED
+#define HAL_RCC_MODULE_ENABLED
+#define HAL_FLASH_MODULE_ENABLED
+#define HAL_PWR_MODULE_ENABLED
+#define HAL_CORTEX_MODULE_ENABLED
+
+/* ########################## HSE/HSI Values adaptation ##################### */
+/**
+  * @brief Adjust the value of External High Speed oscillator (HSE) used in your application.
+  *        This value is used by the RCC HAL module to compute the system frequency
+  *        (when HSE is used as system clock source, directly or through the PLL).
+  */
+#if !defined  (HSE_VALUE)
+  #define HSE_VALUE    8000000U /*!< Value of the External oscillator in Hz */
+#endif /* HSE_VALUE */
+
+#if !defined  (HSE_STARTUP_TIMEOUT)
+  #define HSE_STARTUP_TIMEOUT    100U   /*!< Time out for HSE start up, in ms */
+#endif /* HSE_STARTUP_TIMEOUT */
+
+/**
+  * @brief Internal High Speed oscillator (HSI) value.
+  *        This value is used by the RCC HAL module to compute the system frequency
+  *        (when HSI is used as system clock source, directly or through the PLL).
+  */
+#if !defined  (HSI_VALUE)
+  #define HSI_VALUE    ((uint32_t)16000000U) /*!< Value of the Internal oscillator in Hz*/
+#endif /* HSI_VALUE */
+
+/**
+  * @brief Internal Low Speed oscillator (LSI) value.
+  */
+#if !defined  (LSI_VALUE)
+ #define LSI_VALUE  32000U       /*!< LSI Typical Value in Hz*/
+#endif /* LSI_VALUE */                      /*!< Value of the Internal Low Speed oscillator in Hz
+                                             The real value may vary depending on the variations
+                                             in voltage and temperature.*/
+/**
+  * @brief External Low Speed oscillator (LSE) value.
+  */
+#if !defined  (LSE_VALUE)
+ #define LSE_VALUE  32768U    /*!< Value of the External Low Speed oscillator in Hz */
+#endif /* LSE_VALUE */
+
+#if !defined  (LSE_STARTUP_TIMEOUT)
+  #define LSE_STARTUP_TIMEOUT    5000U   /*!< Time out for LSE start up, in ms */
+#endif /* LSE_STARTUP_TIMEOUT */
+
+/**
+  * @brief External clock source for I2S peripheral
+  *        This value is used by the I2S HAL module to compute the I2S clock source
+  *        frequency, this source is inserted directly through I2S_CKIN pad.
+  */
+#if !defined  (EXTERNAL_CLOCK_VALUE)
+  #define EXTERNAL_CLOCK_VALUE    12288000U /*!< Value of the External audio frequency in Hz*/
+#endif /* EXTERNAL_CLOCK_VALUE */
+
+/* Tip: To avoid modifying this file each time you need to use different HSE,
+   ===  you can define the HSE value in your toolchain compiler preprocessor. */
+
+/* ########################### System Configuration ######################### */
+/**
+  * @brief This is the HAL system configuration section
+  */
+#define  VDD_VALUE		      3300U /*!< Value of VDD in mv */
+#define  TICK_INT_PRIORITY            0U   /*!< tick interrupt priority */
+#define  USE_RTOS                     0U
+#define  PREFETCH_ENABLE              1U
+#define  INSTRUCTION_CACHE_ENABLE     1U
+#define  DATA_CACHE_ENABLE            1U
+
+#define  USE_HAL_ADC_REGISTER_CALLBACKS         0U /* ADC register callback disabled       */
+#define  USE_HAL_CAN_REGISTER_CALLBACKS         0U /* CAN register callback disabled       */
+#define  USE_HAL_CEC_REGISTER_CALLBACKS         0U /* CEC register callback disabled       */
+#define  USE_HAL_CRYP_REGISTER_CALLBACKS        0U /* CRYP register callback disabled      */
+#define  USE_HAL_DAC_REGISTER_CALLBACKS         0U /* DAC register callback disabled       */
+#define  USE_HAL_DCMI_REGISTER_CALLBACKS        0U /* DCMI register callback disabled      */
+#define  USE_HAL_DFSDM_REGISTER_CALLBACKS       0U /* DFSDM register callback disabled     */
+#define  USE_HAL_DMA2D_REGISTER_CALLBACKS       0U /* DMA2D register callback disabled     */
+#define  USE_HAL_DSI_REGISTER_CALLBACKS         0U /* DSI register callback disabled       */
+#define  USE_HAL_ETH_REGISTER_CALLBACKS         0U /* ETH register callback disabled       */
+#define  USE_HAL_HASH_REGISTER_CALLBACKS        0U /* HASH register callback disabled      */
+#define  USE_HAL_HCD_REGISTER_CALLBACKS         0U /* HCD register callback disabled       */
+#define  USE_HAL_I2C_REGISTER_CALLBACKS         0U /* I2C register callback disabled       */
+#define  USE_HAL_FMPI2C_REGISTER_CALLBACKS      0U /* FMPI2C register callback disabled    */
+#define  USE_HAL_FMPSMBUS_REGISTER_CALLBACKS    0U /* FMPSMBUS register callback disabled  */
+#define  USE_HAL_I2S_REGISTER_CALLBACKS         0U /* I2S register callback disabled       */
+#define  USE_HAL_IRDA_REGISTER_CALLBACKS        0U /* IRDA register callback disabled      */
+#define  USE_HAL_LPTIM_REGISTER_CALLBACKS       0U /* LPTIM register callback disabled     */
+#define  USE_HAL_LTDC_REGISTER_CALLBACKS        0U /* LTDC register callback disabled      */
+#define  USE_HAL_MMC_REGISTER_CALLBACKS         0U /* MMC register callback disabled       */
+#define  USE_HAL_NAND_REGISTER_CALLBACKS        0U /* NAND register callback disabled      */
+#define  USE_HAL_NOR_REGISTER_CALLBACKS         0U /* NOR register callback disabled       */
+#define  USE_HAL_PCCARD_REGISTER_CALLBACKS      0U /* PCCARD register callback disabled    */
+#define  USE_HAL_PCD_REGISTER_CALLBACKS         0U /* PCD register callback disabled       */
+#define  USE_HAL_QSPI_REGISTER_CALLBACKS        0U /* QSPI register callback disabled      */
+#define  USE_HAL_RNG_REGISTER_CALLBACKS         0U /* RNG register callback disabled       */
+#define  USE_HAL_RTC_REGISTER_CALLBACKS         0U /* RTC register callback disabled       */
+#define  USE_HAL_SAI_REGISTER_CALLBACKS         0U /* SAI register callback disabled       */
+#define  USE_HAL_SD_REGISTER_CALLBACKS          0U /* SD register callback disabled        */
+#define  USE_HAL_SMARTCARD_REGISTER_CALLBACKS   0U /* SMARTCARD register callback disabled */
+#define  USE_HAL_SDRAM_REGISTER_CALLBACKS       0U /* SDRAM register callback disabled     */
+#define  USE_HAL_SRAM_REGISTER_CALLBACKS        0U /* SRAM register callback disabled      */
+#define  USE_HAL_SPDIFRX_REGISTER_CALLBACKS     0U /* SPDIFRX register callback disabled   */
+#define  USE_HAL_SMBUS_REGISTER_CALLBACKS       0U /* SMBUS register callback disabled     */
+#define  USE_HAL_SPI_REGISTER_CALLBACKS         0U /* SPI register callback disabled       */
+#define  USE_HAL_TIM_REGISTER_CALLBACKS         0U /* TIM register callback disabled       */
+#define  USE_HAL_UART_REGISTER_CALLBACKS        0U /* UART register callback disabled      */
+#define  USE_HAL_USART_REGISTER_CALLBACKS       0U /* USART register callback disabled     */
+#define  USE_HAL_WWDG_REGISTER_CALLBACKS        0U /* WWDG register callback disabled      */
+
+/* ########################## Assert Selection ############################## */
+/**
+  * @brief Uncomment the line below to expanse the "assert_param" macro in the
+  *        HAL drivers code
+  */
+/* #define USE_FULL_ASSERT    1U */
+
+/* ################## Ethernet peripheral configuration ##################### */
+
+/* Section 1 : Ethernet peripheral configuration */
+
+/* MAC ADDRESS: MAC_ADDR0:MAC_ADDR1:MAC_ADDR2:MAC_ADDR3:MAC_ADDR4:MAC_ADDR5 */
+#define MAC_ADDR0   2U
+#define MAC_ADDR1   0U
+#define MAC_ADDR2   0U
+#define MAC_ADDR3   0U
+#define MAC_ADDR4   0U
+#define MAC_ADDR5   0U
+
+/* Definition of the Ethernet driver buffers size and count */
+#define ETH_RX_BUF_SIZE                ETH_MAX_PACKET_SIZE /* buffer size for receive               */
+#define ETH_TX_BUF_SIZE                ETH_MAX_PACKET_SIZE /* buffer size for transmit              */
+#define ETH_RXBUFNB                    4U       /* 4 Rx buffers of size ETH_RX_BUF_SIZE  */
+#define ETH_TXBUFNB                    4U       /* 4 Tx buffers of size ETH_TX_BUF_SIZE  */
+
+/* Section 2: PHY configuration section */
+
+/* DP83848_PHY_ADDRESS Address*/
+#define DP83848_PHY_ADDRESS
+/* PHY Reset delay these values are based on a 1 ms Systick interrupt*/
+#define PHY_RESET_DELAY                 0x000000FFU
+/* PHY Configuration delay */
+#define PHY_CONFIG_DELAY                0x00000FFFU
+
+#define PHY_READ_TO                     0x0000FFFFU
+#define PHY_WRITE_TO                    0x0000FFFFU
+
+/* Section 3: Common PHY Registers */
+
+#define PHY_BCR                         ((uint16_t)0x0000U)    /*!< Transceiver Basic Control Register   */
+#define PHY_BSR                         ((uint16_t)0x0001U)    /*!< Transceiver Basic Status Register    */
+
+#define PHY_RESET                       ((uint16_t)0x8000U)  /*!< PHY Reset */
+#define PHY_LOOPBACK                    ((uint16_t)0x4000U)  /*!< Select loop-back mode */
+#define PHY_FULLDUPLEX_100M             ((uint16_t)0x2100U)  /*!< Set the full-duplex mode at 100 Mb/s */
+#define PHY_HALFDUPLEX_100M             ((uint16_t)0x2000U)  /*!< Set the half-duplex mode at 100 Mb/s */
+#define PHY_FULLDUPLEX_10M              ((uint16_t)0x0100U)  /*!< Set the full-duplex mode at 10 Mb/s  */
+#define PHY_HALFDUPLEX_10M              ((uint16_t)0x0000U)  /*!< Set the half-duplex mode at 10 Mb/s  */
+#define PHY_AUTONEGOTIATION             ((uint16_t)0x1000U)  /*!< Enable auto-negotiation function     */
+#define PHY_RESTART_AUTONEGOTIATION     ((uint16_t)0x0200U)  /*!< Restart auto-negotiation function    */
+#define PHY_POWERDOWN                   ((uint16_t)0x0800U)  /*!< Select the power down mode           */
+#define PHY_ISOLATE                     ((uint16_t)0x0400U)  /*!< Isolate PHY from MII                 */
+
+#define PHY_AUTONEGO_COMPLETE           ((uint16_t)0x0020U)  /*!< Auto-Negotiation process completed   */
+#define PHY_LINKED_STATUS               ((uint16_t)0x0004U)  /*!< Valid link established               */
+#define PHY_JABBER_DETECTION            ((uint16_t)0x0002U)  /*!< Jabber condition detected            */
+
+/* Section 4: Extended PHY Registers */
+#define PHY_SR                          ((uint16_t))    /*!< PHY status register Offset                      */
+
+#define PHY_SPEED_STATUS                ((uint16_t))  /*!< PHY Speed mask                                  */
+#define PHY_DUPLEX_STATUS               ((uint16_t))  /*!< PHY Duplex mask                                 */
+
+/* ################## SPI peripheral configuration ########################## */
+
+/* CRC FEATURE: Use to activate CRC feature inside HAL SPI Driver
+* Activated: CRC code is present inside driver
+* Deactivated: CRC code cleaned from driver
+*/
+
+#define USE_SPI_CRC                     0U
+
+/* Includes ------------------------------------------------------------------*/
+/**
+  * @brief Include module's header file
+  */
+
+#ifdef HAL_RCC_MODULE_ENABLED
+  #include "stm32f4xx_hal_rcc.h"
+#endif /* HAL_RCC_MODULE_ENABLED */
+
+#ifdef HAL_GPIO_MODULE_ENABLED
+  #include "stm32f4xx_hal_gpio.h"
+#endif /* HAL_GPIO_MODULE_ENABLED */
+
+#ifdef HAL_EXTI_MODULE_ENABLED
+  #include "stm32f4xx_hal_exti.h"
+#endif /* HAL_EXTI_MODULE_ENABLED */
+
+#ifdef HAL_DMA_MODULE_ENABLED
+  #include "stm32f4xx_hal_dma.h"
+#endif /* HAL_DMA_MODULE_ENABLED */
+
+#ifdef HAL_CORTEX_MODULE_ENABLED
+  #include "stm32f4xx_hal_cortex.h"
+#endif /* HAL_CORTEX_MODULE_ENABLED */
+
+#ifdef HAL_ADC_MODULE_ENABLED
+  #include "stm32f4xx_hal_adc.h"
+#endif /* HAL_ADC_MODULE_ENABLED */
+
+#ifdef HAL_CAN_MODULE_ENABLED
+  #include "stm32f4xx_hal_can.h"
+#endif /* HAL_CAN_MODULE_ENABLED */
+
+#ifdef HAL_CAN_LEGACY_MODULE_ENABLED
+  #include "stm32f4xx_hal_can_legacy.h"
+#endif /* HAL_CAN_LEGACY_MODULE_ENABLED */
+
+#ifdef HAL_CRC_MODULE_ENABLED
+  #include "stm32f4xx_hal_crc.h"
+#endif /* HAL_CRC_MODULE_ENABLED */
+
+#ifdef HAL_CRYP_MODULE_ENABLED
+  #include "stm32f4xx_hal_cryp.h"
+#endif /* HAL_CRYP_MODULE_ENABLED */
+
+#ifdef HAL_DMA2D_MODULE_ENABLED
+  #include "stm32f4xx_hal_dma2d.h"
+#endif /* HAL_DMA2D_MODULE_ENABLED */
+
+#ifdef HAL_DAC_MODULE_ENABLED
+  #include "stm32f4xx_hal_dac.h"
+#endif /* HAL_DAC_MODULE_ENABLED */
+
+#ifdef HAL_DCMI_MODULE_ENABLED
+  #include "stm32f4xx_hal_dcmi.h"
+#endif /* HAL_DCMI_MODULE_ENABLED */
+
+#ifdef HAL_ETH_MODULE_ENABLED
+  #include "stm32f4xx_hal_eth.h"
+#endif /* HAL_ETH_MODULE_ENABLED */
+
+#ifdef HAL_ETH_LEGACY_MODULE_ENABLED
+  #include "stm32f4xx_hal_eth_legacy.h"
+#endif /* HAL_ETH_LEGACY_MODULE_ENABLED */
+
+#ifdef HAL_FLASH_MODULE_ENABLED
+  #include "stm32f4xx_hal_flash.h"
+#endif /* HAL_FLASH_MODULE_ENABLED */
+
+#ifdef HAL_SRAM_MODULE_ENABLED
+  #include "stm32f4xx_hal_sram.h"
+#endif /* HAL_SRAM_MODULE_ENABLED */
+
+#ifdef HAL_NOR_MODULE_ENABLED
+  #include "stm32f4xx_hal_nor.h"
+#endif /* HAL_NOR_MODULE_ENABLED */
+
+#ifdef HAL_NAND_MODULE_ENABLED
+  #include "stm32f4xx_hal_nand.h"
+#endif /* HAL_NAND_MODULE_ENABLED */
+
+#ifdef HAL_PCCARD_MODULE_ENABLED
+  #include "stm32f4xx_hal_pccard.h"
+#endif /* HAL_PCCARD_MODULE_ENABLED */
+
+#ifdef HAL_SDRAM_MODULE_ENABLED
+  #include "stm32f4xx_hal_sdram.h"
+#endif /* HAL_SDRAM_MODULE_ENABLED */
+
+#ifdef HAL_HASH_MODULE_ENABLED
+ #include "stm32f4xx_hal_hash.h"
+#endif /* HAL_HASH_MODULE_ENABLED */
+
+#ifdef HAL_I2C_MODULE_ENABLED
+ #include "stm32f4xx_hal_i2c.h"
+#endif /* HAL_I2C_MODULE_ENABLED */
+
+#ifdef HAL_SMBUS_MODULE_ENABLED
+ #include "stm32f4xx_hal_smbus.h"
+#endif /* HAL_SMBUS_MODULE_ENABLED */
+
+#ifdef HAL_I2S_MODULE_ENABLED
+ #include "stm32f4xx_hal_i2s.h"
+#endif /* HAL_I2S_MODULE_ENABLED */
+
+#ifdef HAL_IWDG_MODULE_ENABLED
+ #include "stm32f4xx_hal_iwdg.h"
+#endif /* HAL_IWDG_MODULE_ENABLED */
+
+#ifdef HAL_LTDC_MODULE_ENABLED
+ #include "stm32f4xx_hal_ltdc.h"
+#endif /* HAL_LTDC_MODULE_ENABLED */
+
+#ifdef HAL_PWR_MODULE_ENABLED
+ #include "stm32f4xx_hal_pwr.h"
+#endif /* HAL_PWR_MODULE_ENABLED */
+
+#ifdef HAL_RNG_MODULE_ENABLED
+ #include "stm32f4xx_hal_rng.h"
+#endif /* HAL_RNG_MODULE_ENABLED */
+
+#ifdef HAL_RTC_MODULE_ENABLED
+ #include "stm32f4xx_hal_rtc.h"
+#endif /* HAL_RTC_MODULE_ENABLED */
+
+#ifdef HAL_SAI_MODULE_ENABLED
+ #include "stm32f4xx_hal_sai.h"
+#endif /* HAL_SAI_MODULE_ENABLED */
+
+#ifdef HAL_SD_MODULE_ENABLED
+ #include "stm32f4xx_hal_sd.h"
+#endif /* HAL_SD_MODULE_ENABLED */
+
+#ifdef HAL_SPI_MODULE_ENABLED
+ #include "stm32f4xx_hal_spi.h"
+#endif /* HAL_SPI_MODULE_ENABLED */
+
+#ifdef HAL_TIM_MODULE_ENABLED
+ #include "stm32f4xx_hal_tim.h"
+#endif /* HAL_TIM_MODULE_ENABLED */
+
+#ifdef HAL_UART_MODULE_ENABLED
+ #include "stm32f4xx_hal_uart.h"
+#endif /* HAL_UART_MODULE_ENABLED */
+
+#ifdef HAL_USART_MODULE_ENABLED
+ #include "stm32f4xx_hal_usart.h"
+#endif /* HAL_USART_MODULE_ENABLED */
+
+#ifdef HAL_IRDA_MODULE_ENABLED
+ #include "stm32f4xx_hal_irda.h"
+#endif /* HAL_IRDA_MODULE_ENABLED */
+
+#ifdef HAL_SMARTCARD_MODULE_ENABLED
+ #include "stm32f4xx_hal_smartcard.h"
+#endif /* HAL_SMARTCARD_MODULE_ENABLED */
+
+#ifdef HAL_WWDG_MODULE_ENABLED
+ #include "stm32f4xx_hal_wwdg.h"
+#endif /* HAL_WWDG_MODULE_ENABLED */
+
+#ifdef HAL_PCD_MODULE_ENABLED
+ #include "stm32f4xx_hal_pcd.h"
+#endif /* HAL_PCD_MODULE_ENABLED */
+
+#ifdef HAL_HCD_MODULE_ENABLED
+ #include "stm32f4xx_hal_hcd.h"
+#endif /* HAL_HCD_MODULE_ENABLED */
+
+#ifdef HAL_DSI_MODULE_ENABLED
+ #include "stm32f4xx_hal_dsi.h"
+#endif /* HAL_DSI_MODULE_ENABLED */
+
+#ifdef HAL_QSPI_MODULE_ENABLED
+ #include "stm32f4xx_hal_qspi.h"
+#endif /* HAL_QSPI_MODULE_ENABLED */
+
+#ifdef HAL_CEC_MODULE_ENABLED
+ #include "stm32f4xx_hal_cec.h"
+#endif /* HAL_CEC_MODULE_ENABLED */
+
+#ifdef HAL_FMPI2C_MODULE_ENABLED
+ #include "stm32f4xx_hal_fmpi2c.h"
+#endif /* HAL_FMPI2C_MODULE_ENABLED */
+
+#ifdef HAL_FMPSMBUS_MODULE_ENABLED
+ #include "stm32f4xx_hal_fmpsmbus.h"
+#endif /* HAL_FMPSMBUS_MODULE_ENABLED */
+
+#ifdef HAL_SPDIFRX_MODULE_ENABLED
+ #include "stm32f4xx_hal_spdifrx.h"
+#endif /* HAL_SPDIFRX_MODULE_ENABLED */
+
+#ifdef HAL_DFSDM_MODULE_ENABLED
+ #include "stm32f4xx_hal_dfsdm.h"
+#endif /* HAL_DFSDM_MODULE_ENABLED */
+
+#ifdef HAL_LPTIM_MODULE_ENABLED
+ #include "stm32f4xx_hal_lptim.h"
+#endif /* HAL_LPTIM_MODULE_ENABLED */
+
+#ifdef HAL_MMC_MODULE_ENABLED
+ #include "stm32f4xx_hal_mmc.h"
+#endif /* HAL_MMC_MODULE_ENABLED */
+
+/* Exported macro ------------------------------------------------------------*/
+#ifdef  USE_FULL_ASSERT
+/**
+  * @brief  The assert_param macro is used for function's parameters check.
+  * @param  expr If expr is false, it calls assert_failed function
+  *         which reports the name of the source file and the source
+  *         line number of the call that failed.
+  *         If expr is true, it returns no value.
+  * @retval None
+  */
+  #define assert_param(expr) ((expr) ? (void)0U : assert_failed((uint8_t *)__FILE__, __LINE__))
+/* Exported functions ------------------------------------------------------- */
+  void assert_failed(uint8_t* file, uint32_t line);
+#else
+  #define assert_param(expr) ((void)0U)
+#endif /* USE_FULL_ASSERT */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __STM32F4xx_HAL_CONF_H */
diff --git a/code/suntrack_plugcontrol_STM32/Core/Inc/stm32f4xx_it.h b/code/suntrack_plugcontrol_STM32/Core/Inc/stm32f4xx_it.h
new file mode 100644
index 0000000..93e4734
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Core/Inc/stm32f4xx_it.h
@@ -0,0 +1,71 @@
+/* USER CODE BEGIN Header */
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_it.h
+  * @brief   This file contains the headers of the interrupt handlers.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2025 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+/* USER CODE END Header */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32F4xx_IT_H
+#define __STM32F4xx_IT_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Private includes ----------------------------------------------------------*/
+/* USER CODE BEGIN Includes */
+
+/* USER CODE END Includes */
+
+/* Exported types ------------------------------------------------------------*/
+/* USER CODE BEGIN ET */
+
+/* USER CODE END ET */
+
+/* Exported constants --------------------------------------------------------*/
+/* USER CODE BEGIN EC */
+
+/* USER CODE END EC */
+
+/* Exported macro ------------------------------------------------------------*/
+/* USER CODE BEGIN EM */
+
+/* USER CODE END EM */
+
+/* Exported functions prototypes ---------------------------------------------*/
+void NMI_Handler(void);
+void HardFault_Handler(void);
+void MemManage_Handler(void);
+void BusFault_Handler(void);
+void UsageFault_Handler(void);
+void SVC_Handler(void);
+void DebugMon_Handler(void);
+void PendSV_Handler(void);
+void SysTick_Handler(void);
+void TIM3_IRQHandler(void);
+void TIM4_IRQHandler(void);
+void USART2_IRQHandler(void);
+void DMA2_Stream0_IRQHandler(void);
+void USART6_IRQHandler(void);
+/* USER CODE BEGIN EFP */
+
+/* USER CODE END EFP */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __STM32F4xx_IT_H */
diff --git a/code/suntrack_plugcontrol_STM32/Core/Src/esp.c b/code/suntrack_plugcontrol_STM32/Core/Src/esp.c
new file mode 100644
index 0000000..ccf20b2
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Core/Src/esp.c
@@ -0,0 +1,305 @@
+// 서울기술교육센터 AIOT & Embedded System
+// 2024-04-16 By KSH
+
+#include <stdio.h>
+#include <stdlib.h>
+#include <string.h>
+
+#include "esp.h"
+
+static char ip_addr[16];
+static char response[MAX_ESP_RX_BUFFER];
+//==================uart2=========================
+extern UART_HandleTypeDef huart2;
+volatile unsigned char rx2Flag = 0;
+volatile char rx2Data[50];
+uint8_t cdata;
+
+//==================uart6=========================
+extern volatile unsigned char rx2Flag;
+extern volatile char rx2Data[50];
+extern uint8_t cdata;
+static uint8_t data;
+cb_data_t cb_data;
+extern UART_HandleTypeDef huart6;
+static int esp_at_command(uint8_t *cmd, uint8_t *resp, uint16_t *length, int16_t time_out)
+{
+    *length = 0;
+    memset(resp, 0x00, MAX_UART_RX_BUFFER);
+    memset(&cb_data, 0x00, sizeof(cb_data_t));
+    if (HAL_UART_Transmit(&huart6, cmd, strlen((char *)cmd), 100) != HAL_OK)
+        return -1;
+
+    while (time_out > 0)
+    {
+        if (cb_data.length >= MAX_UART_RX_BUFFER)
+            return -2;
+        else if (strstr((char *)cb_data.buf, "ERROR") != NULL)
+            return -3;
+        else if (strstr((char *)cb_data.buf, "OK") != NULL)
+        {
+            memcpy(resp, cb_data.buf, cb_data.length);
+            *length = cb_data.length;
+            return 0;
+        }
+        time_out -= 10;
+        HAL_Delay(10);
+    }
+    return -4;
+}
+
+static int esp_reset(void)
+{
+    uint16_t length = 0;
+    if (esp_at_command((uint8_t *)"AT+RST\r\n", (uint8_t *)response, &length, 1000) != 0)
+    {
+        return -1;
+    }
+    else
+        HAL_Delay(500); // reboot
+    return 0;
+}
+
+static int esp_get_ip_addr(uint8_t is_debug)
+{
+    if (strlen(ip_addr) != 0)
+    {
+        if (strcmp(ip_addr, "0.0.0.0") == 0)
+            return -1;
+    }
+    else
+    {
+        uint16_t length;
+        if (esp_at_command((uint8_t *)"AT+CIPSTA?\r\n", (uint8_t *)response, &length, 1000) != 0)
+            printf("ip_state command fail\r\n");
+        else
+        {
+            char *line = strtok(response, "\r\n");
+
+            if (is_debug)
+            {
+                for (int i = 0; i < length; i++)
+                    printf("%c", response[i]);
+            }
+
+            while (line != NULL)
+            {
+                if (strstr(line, "ip:") != NULL)
+                {
+                    char *ip;
+
+                    strtok(line, "\"");
+                    ip = strtok(NULL, "\"");
+                    if (strcmp(ip, "0.0.0.0") != 0)
+                    {
+                        memset(ip_addr, 0x00, sizeof(ip_addr));
+                        memcpy(ip_addr, ip, strlen(ip));
+                        return 0;
+                    }
+                }
+                line = strtok(NULL, "\r\n");
+            }
+        }
+
+        return -1;
+    }
+
+    return 0;
+}
+
+static int request_ip_addr(uint8_t is_debug)
+{
+    uint16_t length = 0;
+
+    if (esp_at_command((uint8_t *)"AT+CIFSR\r\n", (uint8_t *)response, &length, 1000) != 0)
+        printf("request ip_addr command fail\r\n");
+    else
+    {
+        char *line = strtok(response, "\r\n");
+
+        if (is_debug)
+        {
+            for (int i = 0; i < length; i++)
+                printf("%c", response[i]);
+        }
+
+        while (line != NULL)
+        {
+            if (strstr(line, "CIFSR:STAIP") != NULL)
+            {
+                char *ip;
+
+                strtok(line, "\"");
+                ip = strtok(NULL, "\"");
+                if (strcmp(ip, "0.0.0.0") != 0)
+                {
+                    memset(ip_addr, 0x00, sizeof(ip_addr));
+                    memcpy(ip_addr, ip, strlen(ip));
+                    return 0;
+                }
+            }
+            line = strtok(NULL, "\r\n");
+        }
+    }
+    return -1;
+}
+int esp_client_conn()
+{
+    char at_cmd[MAX_ESP_COMMAND_LEN] = {
+        0,
+    };
+    uint16_t length = 0;
+    sprintf(at_cmd, "AT+CIPSTART=\"TCP\",\"%s\",%d\r\n", DST_IP, DST_PORT);
+    esp_at_command((uint8_t *)at_cmd, (uint8_t *)response, &length, 1000); // CONNECT
+
+    esp_send_data("[" LOGID ":" PASSWD "]");
+    return 0;
+}
+int esp_get_status()
+{
+    uint16_t length = 0;
+    esp_at_command((uint8_t *)"AT+CIPSTATUS\r\n", (uint8_t *)response, &length, 1000); // CONNECT
+
+    if (strstr((char *)response, "STATUS:3") != NULL) // STATUS:3 The ESP8266 Station has created a TCP or UDP transmission
+    {
+        return 0;
+    }
+    return -1;
+}
+int drv_esp_init(void)
+{
+    memset(ip_addr, 0x00, sizeof(ip_addr));
+    HAL_UART_Receive_IT(&huart6, &data, 1);
+
+    return esp_reset();
+}
+void reset_func()
+{
+    printf("esp reset... ");
+    if (esp_reset() == 0)
+        printf("OK\r\n");
+    else
+        printf("fail\r\n");
+}
+
+void version_func()
+{
+    uint16_t length = 0;
+    printf("esp firmware version\r\n");
+    if (esp_at_command((uint8_t *)"AT+GMR\r\n", (uint8_t *)response, &length, 1000) != 0)
+        printf("ap scan command fail\r\n");
+    else
+    {
+        for (int i = 0; i < length; i++)
+            printf("%c", response[i]);
+    }
+}
+
+void ap_conn_func(char *ssid, char *passwd)
+{
+    uint16_t length = 0;
+    char at_cmd[MAX_ESP_COMMAND_LEN] = {
+        0,
+    };
+    if (ssid == NULL || passwd == NULL)
+    {
+        printf("invalid command : ap_conn <ssid> <passwd>\r\n");
+        return;
+    }
+    if (esp_at_command((uint8_t *)"AT+CWMODE=1\r\n", (uint8_t *)response, &length, 1000) != 0)
+        printf("Station mode fail\r\n");
+    sprintf(at_cmd, "AT+CWJAP=\"%s\",\"%s\"\r\n", ssid, passwd);
+    if (esp_at_command((uint8_t *)at_cmd, (uint8_t *)response, &length, 6000) != 0)
+        printf("ap scan command fail : %s\r\n", at_cmd);
+}
+
+void ip_state_func()
+{
+    uint16_t length = 0;
+    if (esp_at_command((uint8_t *)"AT+CWJAP?\r\n", (uint8_t *)response, &length, 1000) != 0)
+        printf("ap connected info command fail\r\n");
+    else
+    {
+        for (int i = 0; i < length; i++)
+            printf("%c", response[i]);
+    }
+    printf("\r\n");
+
+    if (esp_get_ip_addr(1) == 0)
+        printf("ip_addr = [%s]\r\n", ip_addr);
+}
+
+void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
+{
+
+    if (huart->Instance == USART6)
+    {
+        if (cb_data.length < MAX_ESP_RX_BUFFER)
+        {
+            cb_data.buf[cb_data.length++] = data;
+        }
+
+        HAL_UART_Receive_IT(huart, &data, 1);
+    }
+    if (huart->Instance == USART2)
+    {
+        static int i = 0;
+        rx2Data[i] = cdata;
+        if (rx2Data[i] == '\r')
+        {
+            rx2Data[i] = '\0';
+            rx2Flag = 1;
+            i = 0;
+        }
+        else
+        {
+            i++;
+        }
+        HAL_UART_Receive_IT(huart, &cdata, 1);
+    }
+}
+
+void AiotClient_Init()
+{
+    //	reset_func();
+    //	version_func();
+    ap_conn_func(SSID, PASS);
+    //	ip_state_func();
+    request_ip_addr(1);
+    esp_client_conn();
+    esp_get_status();
+}
+
+void esp_send_data(char *data)
+{
+    char at_cmd[MAX_ESP_COMMAND_LEN] = {
+        0,
+    };
+    uint16_t length = 0;
+    sprintf(at_cmd, "AT+CIPSEND=%d\r\n", strlen(data));
+    if (esp_at_command((uint8_t *)at_cmd, (uint8_t *)response, &length, 1000) == 0)
+    {
+        esp_at_command((uint8_t *)data, (uint8_t *)response, &length, 1000);
+    }
+}
+
+//==================uart2=========================
+int drv_uart_init(void)
+{
+    HAL_UART_Receive_IT(&huart2, &cdata, 1);
+    return 0;
+}
+
+int drv_uart_tx_buffer(uint8_t *buf, uint16_t size)
+{
+    if (HAL_UART_Transmit(&huart2, buf, size, 100) != HAL_OK)
+        return -1;
+
+    return 0;
+}
+int __io_putchar(int ch)
+{
+    if (HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 10) == HAL_OK)
+        return ch;
+    return -1;
+}
diff --git a/code/suntrack_plugcontrol_STM32/Core/Src/main.c b/code/suntrack_plugcontrol_STM32/Core/Src/main.c
new file mode 100644
index 0000000..b9a7bd7
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Core/Src/main.c
@@ -0,0 +1,968 @@
+/* USER CODE BEGIN Header */
+/**
+ ******************************************************************************
+ * @file           : main.c
+ * @brief          : Main program body
+ ******************************************************************************
+ * @attention
+ *
+ * Copyright (c) 2024 STMicroelectronics.
+ * All rights reserved.
+ *
+ * This software is licensed under terms that can be found in the LICENSE file
+ * in the root directory of this software component.
+ * If no LICENSE file comes with this software, it is provided AS-IS.
+ *
+ ******************************************************************************
+ */
+/* USER CODE END Header */
+/* Includes ------------------------------------------------------------------*/
+#include "main.h"
+
+/* Private includes ----------------------------------------------------------*/
+/* USER CODE BEGIN Includes */
+#include <stdio.h>
+#include <string.h>
+#include <stdlib.h>
+#include "esp.h"
+/* USER CODE END Includes */
+
+/* Private typedef -----------------------------------------------------------*/
+/* USER CODE BEGIN PTD */
+
+/* USER CODE END PTD */
+
+/* Private define ------------------------------------------------------------*/
+/* USER CODE BEGIN PD */
+#ifdef __GNUC__
+/* With GCC, small printf (option LD Linker->Libraries->Small printf
+   set to 'Yes') calls __io_putchar() */
+#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
+#else
+#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
+#endif /* __GNUC__ */
+#define ARR_CNT 5
+#define CMD_SIZE 50
+
+/* USER CODE END PD */
+
+/* Private macro -------------------------------------------------------------*/
+/* USER CODE BEGIN PM */
+
+/* USER CODE END PM */
+
+/* Private variables ---------------------------------------------------------*/
+ADC_HandleTypeDef hadc1;
+DMA_HandleTypeDef hdma_adc1;
+
+TIM_HandleTypeDef htim3;
+TIM_HandleTypeDef htim4;
+
+UART_HandleTypeDef huart2;
+UART_HandleTypeDef huart6;
+
+/* USER CODE BEGIN PV */
+uint8_t rx2char;
+extern cb_data_t cb_data;
+extern volatile unsigned char rx2Flag;
+extern volatile char rx2Data[50];
+volatile int tim3Flag1Sec = 1;
+volatile unsigned int tim3Sec;
+
+static volatile uint16_t adc_dma[9];
+
+static const uint8_t hs_seq[8][4] = {
+    {1, 0, 0, 0},
+    {1, 1, 0, 0},
+    {0, 1, 0, 0},
+    {0, 1, 1, 0},
+    {0, 0, 1, 0},
+    {0, 0, 1, 1},
+    {0, 0, 0, 1},
+    {1, 0, 0, 1}};
+static const uint8_t rot_to_sensor[8] = {0, 1, 2, 4, 7, 6, 5, 3};
+static const uint8_t sensor_to_rot[8] = {0, 1, 2, 7, 3, 6, 5, 4};
+
+static const char *pos_str[8] = {"TL", "TM", "TR", "ML", "MR", "BL", "BM", "BR"};
+
+static volatile uint32_t last_step_ms = 0;
+static volatile uint32_t last_sense_ms = 0;
+static volatile uint32_t last_send_ms = 0;
+static volatile uint8_t sensor_send_enable = 0;
+static volatile uint32_t sensor_send_period_ms = 1000;
+
+static int8_t curr_pos = 0;
+static int8_t target_pos = 0;
+static int32_t move_steps_left = 0;
+static uint8_t seq_idx = 0;
+
+static float solar_v = 0.0f;
+
+static int8_t pos_queue[4];
+static uint8_t q_head = 0, q_tail = 0, q_count = 0;
+
+volatile uint8_t save_pos_pending = 0;
+/* USER CODE END PV */
+
+/* Private function prototypes -----------------------------------------------*/
+void SystemClock_Config(void);
+static void MX_GPIO_Init(void);
+static void MX_DMA_Init(void);
+static void MX_USART2_UART_Init(void);
+static void MX_USART6_UART_Init(void);
+static void MX_TIM3_Init(void);
+static void MX_ADC1_Init(void);
+static void MX_TIM4_Init(void);
+/* USER CODE BEGIN PFP */
+char strBuff[64];
+void MX_GPIO_LED_ON(int flag);
+void MX_GPIO_LED_OFF(int flag);
+void esp_event(char *);
+char sendBuf[512] = {0};
+
+static void step_drive(uint8_t a, uint8_t b, uint8_t c, uint8_t d);
+static void step_once(int dir);
+static void flash_save_pos(uint32_t pos);
+static uint32_t flash_load_pos(void);
+static void start_move_to(int8_t rot_dest);
+static void queue_push_unique(int8_t rot_dest);
+static int8_t queue_pop(int *ok);
+/* USER CODE END PFP */
+
+/* Private user code ---------------------------------------------------------*/
+/* USER CODE BEGIN 0 */
+static void step_drive(uint8_t a, uint8_t b, uint8_t c, uint8_t d)
+{
+  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0, a ? GPIO_PIN_SET : GPIO_PIN_RESET);
+  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, b ? GPIO_PIN_SET : GPIO_PIN_RESET);
+  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, c ? GPIO_PIN_SET : GPIO_PIN_RESET);
+  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, d ? GPIO_PIN_SET : GPIO_PIN_RESET);
+}
+
+static void step_once(int dir)
+{
+  if (dir > 0)
+  {
+    seq_idx = (seq_idx + 1) & 0x07;
+  }
+  else
+  {
+    seq_idx = (seq_idx + 7) & 0x07;
+  }
+
+  step_drive(hs_seq[seq_idx][0], hs_seq[seq_idx][1],
+             hs_seq[seq_idx][2], hs_seq[seq_idx][3]);
+}
+
+static void flash_save_pos(uint32_t pos)
+{
+  if (pos >= 8)
+    return;
+
+  uint32_t cur = *(volatile uint32_t *)(0x08060000U);
+  uint32_t mg = *(volatile uint32_t *)(0x08060000U + 4);
+  if (cur == pos && mg == 0xBEEFCAFEU)
+    return;
+
+  HAL_FLASH_Unlock();
+  FLASH_EraseInitTypeDef EraseInitStruct = {0};
+  uint32_t SectorError = 0;
+  EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
+  EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
+  EraseInitStruct.Sector = FLASH_SECTOR_7;
+  EraseInitStruct.NbSectors = 1;
+  HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError);
+
+  HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, (0x08060000U), pos);
+  HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, (0x08060000U + 4), 0xBEEFCAFEU);
+  HAL_FLASH_Lock();
+}
+
+static uint32_t flash_load_pos(void)
+{
+  uint32_t pos = *(volatile uint32_t *)(0x08060000U);
+  uint32_t mg = *(volatile uint32_t *)(0x08060000U + 4);
+  if (mg == 0xBEEFCAFEU && pos < 8)
+    return pos;
+  return 0;
+}
+
+static void start_move_to(int8_t rot_dest)
+{
+  if (rot_dest < 0)
+    rot_dest += 8;
+  if (rot_dest >= 8)
+    rot_dest -= 8;
+  target_pos = rot_dest;
+
+  int d = target_pos - curr_pos;
+  if (d > 4)
+    d -= 8;
+  if (d < -4)
+    d += 8;
+
+  move_steps_left = (d == 0) ? 0 : (512 * ((d > 0) ? d : -d));
+}
+
+static void queue_push_unique(int8_t rot_dest)
+{
+  if (rot_dest < 0)
+    rot_dest += 8;
+  if (rot_dest >= 8)
+    rot_dest -= 8;
+
+  int8_t last = (q_count ? pos_queue[(q_tail + 3) & 3] : (move_steps_left > 0 ? target_pos : curr_pos));
+  if (rot_dest == last)
+    return;
+
+  if (q_count < 4)
+  {
+    pos_queue[q_tail] = rot_dest;
+    q_tail = (q_tail + 1) & 3;
+    q_count++;
+  }
+  else
+  {
+    pos_queue[(q_tail + 3) & 3] = rot_dest;
+  }
+}
+
+static int8_t queue_pop(int *ok)
+{
+  if (q_count == 0)
+  {
+    if (ok)
+      *ok = 0;
+    return 0;
+  }
+  int8_t v = pos_queue[q_head];
+  q_head = (q_head + 1) & 3;
+  q_count--;
+  if (ok)
+    *ok = 1;
+  return v;
+}
+/* USER CODE END 0 */
+
+/**
+  * @brief  The application entry point.
+  * @retval int
+  */
+int main(void)
+{
+
+  /* USER CODE BEGIN 1 */
+  int ret = 0;
+  /* USER CODE END 1 */
+
+  /* MCU Configuration--------------------------------------------------------*/
+
+  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
+  HAL_Init();
+
+  /* USER CODE BEGIN Init */
+
+  /* USER CODE END Init */
+
+  /* Configure the system clock */
+  SystemClock_Config();
+
+  /* USER CODE BEGIN SysInit */
+
+  /* USER CODE END SysInit */
+
+  /* Initialize all configured peripherals */
+  MX_GPIO_Init();
+  MX_DMA_Init();
+  MX_USART2_UART_Init();
+  MX_USART6_UART_Init();
+  MX_TIM3_Init();
+  MX_ADC1_Init();
+  MX_TIM4_Init();
+  /* USER CODE BEGIN 2 */
+  if (HAL_ADC_Start_DMA(&hadc1, (uint32_t *)adc_dma, 9) != HAL_OK)
+  {
+    Error_Handler();
+  }
+
+  curr_pos = (int8_t)flash_load_pos();
+  target_pos = curr_pos;
+
+  printf("Start main() - wifi\r\n");
+  ret |= drv_uart_init();
+  ret |= drv_esp_init();
+  if (ret != 0)
+  {
+    printf("Esp response error\r\n");
+    Error_Handler();
+  }
+
+  AiotClient_Init();
+  sensor_send_enable = 1;
+  sensor_send_period_ms = 5000;
+  last_send_ms = HAL_GetTick() - sensor_send_period_ms;
+
+  if (HAL_TIM_Base_Start_IT(&htim3) != HAL_OK)
+  {
+    Error_Handler();
+  }
+  if (HAL_TIM_Base_Start_IT(&htim4) != HAL_OK)
+  {
+    Error_Handler();
+  }
+  /* USER CODE END 2 */
+
+  /* Infinite loop */
+  /* USER CODE BEGIN WHILE */
+  while (1)
+  {
+    if (strstr((char *)cb_data.buf, "+IPD") && cb_data.buf[cb_data.length - 1] == '\n')
+    {
+      strcpy(strBuff, strchr((char *)cb_data.buf, '['));
+      memset(cb_data.buf, 0x0, sizeof(cb_data.buf));
+      cb_data.length = 0;
+      esp_event(strBuff);
+    }
+    if (rx2Flag)
+    {
+      printf("recv2 : %s\r\n", rx2Data);
+      rx2Flag = 0;
+    }
+
+    if (tim3Flag1Sec)
+    {
+      tim3Flag1Sec = 0;
+      if (!(tim3Sec % 10))
+      {
+        if (esp_get_status() != 0)
+        {
+          printf("server connecting ...\r\n");
+          esp_client_conn();
+          if (sensor_send_enable)
+          {
+            last_send_ms = HAL_GetTick() - sensor_send_period_ms;
+          }
+        }
+      }
+    }
+
+    uint32_t now = HAL_GetTick();
+
+    if (save_pos_pending)
+    {
+      save_pos_pending = 0;
+      flash_save_pos((uint32_t)curr_pos); 
+    }
+
+    if ((now - last_sense_ms) >= 500)
+    {
+      last_sense_ms = now;
+
+      uint16_t maxv = 0;
+      int8_t max_idx = 0;
+
+      for (int i = 0; i < 8; i++)
+      {
+        uint16_t v = adc_dma[i];
+        if (v > maxv)
+        {
+          maxv = v;
+          max_idx = i;
+        }
+      }
+
+      uint16_t raw_s = adc_dma[8];
+      solar_v = ((float)raw_s / 4095.0f) * 3.3f * 2.0f;
+
+      char tx[160];
+      int n = snprintf(tx, sizeof(tx),
+                       "TL:%4.1f TM:%4.1f TR:%4.1f ML:%4.1f MR:%4.1f BL:%4.1f BM:%4.1f BR:%4.1f | Solar=%.3fV | Pos=%s->%s\r\n",
+                       (adc_dma[0] * 100.0f) / 4095.0f, (adc_dma[1] * 100.0f) / 4095.0f, (adc_dma[2] * 100.0f) / 4095.0f, (adc_dma[3] * 100.0f) / 4095.0f, (adc_dma[4] * 100.0f) / 4095.0f, (adc_dma[5] * 100.0f) / 4095.0f, (adc_dma[6] * 100.0f) / 4095.0f, (adc_dma[7] * 100.0f) / 4095.0f,
+                       solar_v, pos_str[rot_to_sensor[curr_pos]], pos_str[rot_to_sensor[target_pos]]);
+      HAL_UART_Transmit(&huart2, (uint8_t *)tx, (uint16_t)n, 50);
+
+      uint8_t cur_sensor_idx = rot_to_sensor[curr_pos];
+      int diff = (int)maxv - (int)adc_dma[cur_sensor_idx];
+
+      int8_t desired_rot = curr_pos;
+      if (diff >= 300)
+      {
+        desired_rot = sensor_to_rot[max_idx];
+      }
+
+      if (move_steps_left > 0 || q_count > 0)
+      {
+        if (desired_rot != curr_pos)
+          queue_push_unique(desired_rot);
+      }
+      else
+      {
+        if (desired_rot != curr_pos)
+        {
+          start_move_to(desired_rot);
+        }
+      }
+    }
+
+    if (sensor_send_enable)
+    {
+      uint32_t now2 = HAL_GetTick();
+      if ((now2 - last_send_ms) >= sensor_send_period_ms)
+      {
+        last_send_ms = now2;
+
+        // float 없이 정수 포맷으로 센서값 생성
+        uint16_t tl = (uint16_t)((adc_dma[0] * 1000) / 4095);
+        uint16_t tm = (uint16_t)((adc_dma[1] * 1000) / 4095);
+        uint16_t tr = (uint16_t)((adc_dma[2] * 1000) / 4095);
+        uint16_t ml = (uint16_t)((adc_dma[3] * 1000) / 4095);
+        uint16_t mr = (uint16_t)((adc_dma[4] * 1000) / 4095);
+        uint16_t bl = (uint16_t)((adc_dma[5] * 1000) / 4095);
+        uint16_t bm = (uint16_t)((adc_dma[6] * 1000) / 4095);
+        uint16_t br = (uint16_t)((adc_dma[7] * 1000) / 4095);
+        uint32_t solar_mV = (uint32_t)((adc_dma[8] * 3300UL * 2UL) / 4095UL);
+
+        snprintf(sendBuf, sizeof(sendBuf),
+                 "[LT_STM_SQL]SENSOR@Pos@%s"
+                 "@TL@%u.%u"
+                 "@TM@%u.%u"
+                 "@TR@%u.%u"
+                 "@ML@%u.%u"
+                 "@MR@%u.%u"
+                 "@BL@%u.%u"
+                 "@BM@%u.%u"
+                 "@BR@%u.%u"
+                 "@Solar@%lu.%03lu\r\n",
+                 pos_str[rot_to_sensor[curr_pos]],
+                 tl / 10, tl % 10,
+                 tm / 10, tm % 10,
+                 tr / 10, tr % 10,
+                 ml / 10, ml % 10,
+                 mr / 10, mr % 10,
+                 bl / 10, bl % 10,
+                 bm / 10, bm % 10,
+                 br / 10, br % 10,
+                 (unsigned long)(solar_mV / 1000UL),
+                 (unsigned long)(solar_mV % 1000UL));
+        esp_send_data(sendBuf);
+      }
+    }
+
+    /* USER CODE END WHILE */
+
+    /* USER CODE BEGIN 3 */
+  }
+  /* USER CODE END 3 */
+}
+
+/**
+  * @brief System Clock Configuration
+  * @retval None
+  */
+void SystemClock_Config(void)
+{
+  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
+  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
+
+  /** Configure the main internal regulator output voltage
+  */
+  __HAL_RCC_PWR_CLK_ENABLE();
+  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
+
+  /** Initializes the RCC Oscillators according to the specified parameters
+  * in the RCC_OscInitTypeDef structure.
+  */
+  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
+  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
+  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
+  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
+  RCC_OscInitStruct.PLL.PLLM = 8;
+  RCC_OscInitStruct.PLL.PLLN = 336;
+  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
+  RCC_OscInitStruct.PLL.PLLQ = 4;
+  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
+  {
+    Error_Handler();
+  }
+
+  /** Initializes the CPU, AHB and APB buses clocks
+  */
+  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
+                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
+  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
+  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
+  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
+  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
+
+  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
+  {
+    Error_Handler();
+  }
+}
+
+/**
+  * @brief ADC1 Initialization Function
+  * @param None
+  * @retval None
+  */
+static void MX_ADC1_Init(void)
+{
+
+  /* USER CODE BEGIN ADC1_Init 0 */
+
+  /* USER CODE END ADC1_Init 0 */
+
+  ADC_ChannelConfTypeDef sConfig = {0};
+
+  /* USER CODE BEGIN ADC1_Init 1 */
+
+  /* USER CODE END ADC1_Init 1 */
+
+  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
+  */
+  hadc1.Instance = ADC1;
+  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
+  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
+  hadc1.Init.ScanConvMode = ENABLE;
+  hadc1.Init.ContinuousConvMode = ENABLE;
+  hadc1.Init.DiscontinuousConvMode = DISABLE;
+  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
+  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
+  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
+  hadc1.Init.NbrOfConversion = 9;
+  hadc1.Init.DMAContinuousRequests = ENABLE;
+  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
+  if (HAL_ADC_Init(&hadc1) != HAL_OK)
+  {
+    Error_Handler();
+  }
+
+  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
+  */
+  sConfig.Channel = ADC_CHANNEL_0;
+  sConfig.Rank = 1;
+  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
+  {
+    Error_Handler();
+  }
+
+  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
+  */
+  sConfig.Channel = ADC_CHANNEL_1;
+  sConfig.Rank = 2;
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
+  {
+    Error_Handler();
+  }
+
+  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
+  */
+  sConfig.Channel = ADC_CHANNEL_4;
+  sConfig.Rank = 3;
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
+  {
+    Error_Handler();
+  }
+
+  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
+  */
+  sConfig.Channel = ADC_CHANNEL_6;
+  sConfig.Rank = 4;
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
+  {
+    Error_Handler();
+  }
+
+  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
+  */
+  sConfig.Channel = ADC_CHANNEL_7;
+  sConfig.Rank = 5;
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
+  {
+    Error_Handler();
+  }
+
+  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
+  */
+  sConfig.Channel = ADC_CHANNEL_8;
+  sConfig.Rank = 6;
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
+  {
+    Error_Handler();
+  }
+
+  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
+  */
+  sConfig.Channel = ADC_CHANNEL_9;
+  sConfig.Rank = 7;
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
+  {
+    Error_Handler();
+  }
+
+  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
+  */
+  sConfig.Channel = ADC_CHANNEL_14;
+  sConfig.Rank = 8;
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
+  {
+    Error_Handler();
+  }
+
+  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
+  */
+  sConfig.Channel = ADC_CHANNEL_15;
+  sConfig.Rank = 9;
+  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
+  {
+    Error_Handler();
+  }
+  /* USER CODE BEGIN ADC1_Init 2 */
+
+  /* USER CODE END ADC1_Init 2 */
+
+}
+
+/**
+  * @brief TIM3 Initialization Function
+  * @param None
+  * @retval None
+  */
+static void MX_TIM3_Init(void)
+{
+
+  /* USER CODE BEGIN TIM3_Init 0 */
+
+  /* USER CODE END TIM3_Init 0 */
+
+  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
+  TIM_MasterConfigTypeDef sMasterConfig = {0};
+
+  /* USER CODE BEGIN TIM3_Init 1 */
+
+  /* USER CODE END TIM3_Init 1 */
+  htim3.Instance = TIM3;
+  htim3.Init.Prescaler = 84-1;
+  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
+  htim3.Init.Period = 1000-1;
+  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
+  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
+  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
+  {
+    Error_Handler();
+  }
+  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
+  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
+  {
+    Error_Handler();
+  }
+  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
+  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
+  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
+  {
+    Error_Handler();
+  }
+  /* USER CODE BEGIN TIM3_Init 2 */
+
+  /* USER CODE END TIM3_Init 2 */
+
+}
+
+/**
+  * @brief TIM4 Initialization Function
+  * @param None
+  * @retval None
+  */
+static void MX_TIM4_Init(void)
+{
+
+  /* USER CODE BEGIN TIM4_Init 0 */
+
+  /* USER CODE END TIM4_Init 0 */
+
+  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
+  TIM_MasterConfigTypeDef sMasterConfig = {0};
+
+  /* USER CODE BEGIN TIM4_Init 1 */
+
+  /* USER CODE END TIM4_Init 1 */
+  htim4.Instance = TIM4;
+  htim4.Init.Prescaler = 8399;
+  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
+  htim4.Init.Period = 19;
+  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
+  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
+  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
+  {
+    Error_Handler();
+  }
+  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
+  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
+  {
+    Error_Handler();
+  }
+  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
+  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
+  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
+  {
+    Error_Handler();
+  }
+  /* USER CODE BEGIN TIM4_Init 2 */
+
+  /* USER CODE END TIM4_Init 2 */
+
+}
+
+/**
+  * @brief USART2 Initialization Function
+  * @param None
+  * @retval None
+  */
+static void MX_USART2_UART_Init(void)
+{
+
+  /* USER CODE BEGIN USART2_Init 0 */
+
+  /* USER CODE END USART2_Init 0 */
+
+  /* USER CODE BEGIN USART2_Init 1 */
+
+  /* USER CODE END USART2_Init 1 */
+  huart2.Instance = USART2;
+  huart2.Init.BaudRate = 115200;
+  huart2.Init.WordLength = UART_WORDLENGTH_8B;
+  huart2.Init.StopBits = UART_STOPBITS_1;
+  huart2.Init.Parity = UART_PARITY_NONE;
+  huart2.Init.Mode = UART_MODE_TX_RX;
+  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
+  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
+  if (HAL_UART_Init(&huart2) != HAL_OK)
+  {
+    Error_Handler();
+  }
+  /* USER CODE BEGIN USART2_Init 2 */
+
+  /* USER CODE END USART2_Init 2 */
+
+}
+
+/**
+  * @brief USART6 Initialization Function
+  * @param None
+  * @retval None
+  */
+static void MX_USART6_UART_Init(void)
+{
+
+  /* USER CODE BEGIN USART6_Init 0 */
+
+  /* USER CODE END USART6_Init 0 */
+
+  /* USER CODE BEGIN USART6_Init 1 */
+
+  /* USER CODE END USART6_Init 1 */
+  huart6.Instance = USART6;
+  huart6.Init.BaudRate = 38400;
+  huart6.Init.WordLength = UART_WORDLENGTH_8B;
+  huart6.Init.StopBits = UART_STOPBITS_1;
+  huart6.Init.Parity = UART_PARITY_NONE;
+  huart6.Init.Mode = UART_MODE_TX_RX;
+  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
+  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
+  if (HAL_UART_Init(&huart6) != HAL_OK)
+  {
+    Error_Handler();
+  }
+  /* USER CODE BEGIN USART6_Init 2 */
+
+  /* USER CODE END USART6_Init 2 */
+
+}
+
+/**
+  * Enable DMA controller clock
+  */
+static void MX_DMA_Init(void)
+{
+
+  /* DMA controller clock enable */
+  __HAL_RCC_DMA2_CLK_ENABLE();
+
+  /* DMA interrupt init */
+  /* DMA2_Stream0_IRQn interrupt configuration */
+  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
+  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
+
+}
+
+/**
+  * @brief GPIO Initialization Function
+  * @param None
+  * @retval None
+  */
+static void MX_GPIO_Init(void)
+{
+  GPIO_InitTypeDef GPIO_InitStruct = {0};
+  /* USER CODE BEGIN MX_GPIO_Init_1 */
+  /* USER CODE END MX_GPIO_Init_1 */
+
+  /* GPIO Ports Clock Enable */
+  __HAL_RCC_GPIOC_CLK_ENABLE();
+  __HAL_RCC_GPIOH_CLK_ENABLE();
+  __HAL_RCC_GPIOA_CLK_ENABLE();
+  __HAL_RCC_GPIOB_CLK_ENABLE();
+
+  /*Configure GPIO pin Output Level */
+  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
+
+  /*Configure GPIO pin : B1_Pin */
+  GPIO_InitStruct.Pin = B1_Pin;
+  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
+  GPIO_InitStruct.Pull = GPIO_NOPULL;
+  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
+
+  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
+  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
+  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
+  GPIO_InitStruct.Pull = GPIO_NOPULL;
+  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
+  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
+
+  /* USER CODE BEGIN MX_GPIO_Init_2 */
+  /* USER CODE END MX_GPIO_Init_2 */
+}
+
+/* USER CODE BEGIN 4 */
+void esp_event(char *recvBuf)
+{
+  int i = 0;
+  char *pToken;
+  char *pArray[ARR_CNT] = {0};
+
+  strBuff[strlen(recvBuf) - 1] = '\0'; //'\n' cut
+  printf("Debug recv : %s\r\n", recvBuf);
+
+  pToken = strtok(recvBuf, "[@]");
+  while (pToken != NULL)
+  {
+    pArray[i] = pToken;
+    if (++i >= ARR_CNT)
+      break;
+    pToken = strtok(NULL, "[@]");
+  }
+
+  if (!strcmp(pArray[1], "GETSENSOR"))
+  {
+    int sec = 0;
+    if (pArray[2] && *pArray[2])
+      sec = atoi(pArray[2]);
+    if (sec <= 0)
+    {
+      sensor_send_enable = 0;
+      sprintf(sendBuf, "[%s]ACK@0\n", pArray[0]);
+    }
+    else
+    {
+      sensor_send_enable = 1;
+      sensor_send_period_ms = (uint32_t)sec * 1000UL;
+      last_send_ms = HAL_GetTick() - sensor_send_period_ms; 
+      sprintf(sendBuf, "[%s]ACK@%d\n", pArray[0], sec);
+    }
+    esp_send_data(sendBuf);
+    return;
+  }
+  else if (!strncmp(pArray[1], " New conn", 8))
+  {
+    return;
+  }
+  else if (!strncmp(pArray[1], " Already log", 8))
+  {
+    return;
+  }
+  else
+    return;
+
+  esp_send_data(sendBuf);
+  printf("Debug send : %s\r\n", sendBuf);
+}
+void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
+{
+  static int tim3Cnt = 0;
+
+  if (htim->Instance == TIM3)
+  {
+    tim3Cnt++;
+    if (tim3Cnt >= 1000) // 1ms * 1000 = 1Sec
+    {
+      tim3Flag1Sec = 1;
+      tim3Sec++;
+      tim3Cnt = 0;
+    }
+    return;
+  }
+
+  if (htim->Instance == TIM4)
+  {
+    if (move_steps_left > 0)
+    {
+      int dir = (target_pos - curr_pos);
+      if (dir > 4)
+        dir -= 8;
+      if (dir < -4)
+        dir += 8;
+
+      int step_dir = (dir >= 0) ? -1 : +1; 
+      step_once(step_dir);
+      move_steps_left--;
+
+      if (move_steps_left == 0)
+      {
+        curr_pos = target_pos;
+        step_drive(0, 0, 0, 0);
+
+        save_pos_pending = 1; 
+
+        int ok = 0;
+        int8_t next = queue_pop(&ok);
+        if (ok)
+        {
+          start_move_to(next); 
+        }
+      }
+    }
+    return;
+  }
+}
+/* USER CODE END 4 */
+
+/**
+  * @brief  This function is executed in case of error occurrence.
+  * @retval None
+  */
+void Error_Handler(void)
+{
+  /* USER CODE BEGIN Error_Handler_Debug */
+  /* User can add his own implementation to report the HAL error return state */
+  __disable_irq();
+  while (1)
+  {
+  }
+  /* USER CODE END Error_Handler_Debug */
+}
+#ifdef USE_FULL_ASSERT
+/**
+  * @brief  Reports the name of the source file and the source line number
+  *         where the assert_param error has occurred.
+  * @param  file: pointer to the source file name
+  * @param  line: assert_param error line source number
+  * @retval None
+  */
+void assert_failed(uint8_t *file, uint32_t line)
+{
+  /* USER CODE BEGIN 6 */
+  /* User can add his own implementation to report the file name and line number,
+     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
+  /* USER CODE END 6 */
+}
+#endif /* USE_FULL_ASSERT */
diff --git a/code/suntrack_plugcontrol_STM32/Core/Src/stm32f4xx_hal_msp.c b/code/suntrack_plugcontrol_STM32/Core/Src/stm32f4xx_hal_msp.c
new file mode 100644
index 0000000..b2c26dc
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Core/Src/stm32f4xx_hal_msp.c
@@ -0,0 +1,397 @@
+/* USER CODE BEGIN Header */
+/**
+  ******************************************************************************
+  * @file         stm32f4xx_hal_msp.c
+  * @brief        This file provides code for the MSP Initialization
+  *               and de-Initialization codes.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2025 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+/* USER CODE END Header */
+
+/* Includes ------------------------------------------------------------------*/
+#include "main.h"
+/* USER CODE BEGIN Includes */
+
+/* USER CODE END Includes */
+extern DMA_HandleTypeDef hdma_adc1;
+
+/* Private typedef -----------------------------------------------------------*/
+/* USER CODE BEGIN TD */
+
+/* USER CODE END TD */
+
+/* Private define ------------------------------------------------------------*/
+/* USER CODE BEGIN Define */
+
+/* USER CODE END Define */
+
+/* Private macro -------------------------------------------------------------*/
+/* USER CODE BEGIN Macro */
+
+/* USER CODE END Macro */
+
+/* Private variables ---------------------------------------------------------*/
+/* USER CODE BEGIN PV */
+
+/* USER CODE END PV */
+
+/* Private function prototypes -----------------------------------------------*/
+/* USER CODE BEGIN PFP */
+
+/* USER CODE END PFP */
+
+/* External functions --------------------------------------------------------*/
+/* USER CODE BEGIN ExternalFunctions */
+
+/* USER CODE END ExternalFunctions */
+
+/* USER CODE BEGIN 0 */
+
+/* USER CODE END 0 */
+/**
+  * Initializes the Global MSP.
+  */
+void HAL_MspInit(void)
+{
+
+  /* USER CODE BEGIN MspInit 0 */
+
+  /* USER CODE END MspInit 0 */
+
+  __HAL_RCC_SYSCFG_CLK_ENABLE();
+  __HAL_RCC_PWR_CLK_ENABLE();
+
+  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
+
+  /* System interrupt init*/
+
+  /* USER CODE BEGIN MspInit 1 */
+
+  /* USER CODE END MspInit 1 */
+}
+
+/**
+  * @brief ADC MSP Initialization
+  * This function configures the hardware resources used in this example
+  * @param hadc: ADC handle pointer
+  * @retval None
+  */
+void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
+{
+  GPIO_InitTypeDef GPIO_InitStruct = {0};
+  if(hadc->Instance==ADC1)
+  {
+    /* USER CODE BEGIN ADC1_MspInit 0 */
+
+    /* USER CODE END ADC1_MspInit 0 */
+    /* Peripheral clock enable */
+    __HAL_RCC_ADC1_CLK_ENABLE();
+
+    __HAL_RCC_GPIOA_CLK_ENABLE();
+    __HAL_RCC_GPIOC_CLK_ENABLE();
+    __HAL_RCC_GPIOB_CLK_ENABLE();
+    /**ADC1 GPIO Configuration
+    PA0-WKUP     ------> ADC1_IN0
+    PA1     ------> ADC1_IN1
+    PA4     ------> ADC1_IN4
+    PA6     ------> ADC1_IN6
+    PA7     ------> ADC1_IN7
+    PC4     ------> ADC1_IN14
+    PC5     ------> ADC1_IN15
+    PB0     ------> ADC1_IN8
+    PB1     ------> ADC1_IN9
+    */
+    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_6
+                          |GPIO_PIN_7;
+    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
+    GPIO_InitStruct.Pull = GPIO_NOPULL;
+    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
+
+    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
+    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
+    GPIO_InitStruct.Pull = GPIO_NOPULL;
+    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
+
+    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
+    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
+    GPIO_InitStruct.Pull = GPIO_NOPULL;
+    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
+
+    /* ADC1 DMA Init */
+    /* ADC1 Init */
+    hdma_adc1.Instance = DMA2_Stream0;
+    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
+    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
+    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
+    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
+    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
+    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
+    hdma_adc1.Init.Mode = DMA_CIRCULAR;
+    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
+    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
+    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
+    {
+      Error_Handler();
+    }
+
+    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
+
+    /* USER CODE BEGIN ADC1_MspInit 1 */
+
+    /* USER CODE END ADC1_MspInit 1 */
+
+  }
+
+}
+
+/**
+  * @brief ADC MSP De-Initialization
+  * This function freeze the hardware resources used in this example
+  * @param hadc: ADC handle pointer
+  * @retval None
+  */
+void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
+{
+  if(hadc->Instance==ADC1)
+  {
+    /* USER CODE BEGIN ADC1_MspDeInit 0 */
+
+    /* USER CODE END ADC1_MspDeInit 0 */
+    /* Peripheral clock disable */
+    __HAL_RCC_ADC1_CLK_DISABLE();
+
+    /**ADC1 GPIO Configuration
+    PA0-WKUP     ------> ADC1_IN0
+    PA1     ------> ADC1_IN1
+    PA4     ------> ADC1_IN4
+    PA6     ------> ADC1_IN6
+    PA7     ------> ADC1_IN7
+    PC4     ------> ADC1_IN14
+    PC5     ------> ADC1_IN15
+    PB0     ------> ADC1_IN8
+    PB1     ------> ADC1_IN9
+    */
+    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_6
+                          |GPIO_PIN_7);
+
+    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_4|GPIO_PIN_5);
+
+    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_0|GPIO_PIN_1);
+
+    /* ADC1 DMA DeInit */
+    HAL_DMA_DeInit(hadc->DMA_Handle);
+    /* USER CODE BEGIN ADC1_MspDeInit 1 */
+
+    /* USER CODE END ADC1_MspDeInit 1 */
+  }
+
+}
+
+/**
+  * @brief TIM_Base MSP Initialization
+  * This function configures the hardware resources used in this example
+  * @param htim_base: TIM_Base handle pointer
+  * @retval None
+  */
+void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
+{
+  if(htim_base->Instance==TIM3)
+  {
+    /* USER CODE BEGIN TIM3_MspInit 0 */
+
+    /* USER CODE END TIM3_MspInit 0 */
+    /* Peripheral clock enable */
+    __HAL_RCC_TIM3_CLK_ENABLE();
+    /* TIM3 interrupt Init */
+    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
+    HAL_NVIC_EnableIRQ(TIM3_IRQn);
+    /* USER CODE BEGIN TIM3_MspInit 1 */
+
+    /* USER CODE END TIM3_MspInit 1 */
+  }
+  else if(htim_base->Instance==TIM4)
+  {
+    /* USER CODE BEGIN TIM4_MspInit 0 */
+
+    /* USER CODE END TIM4_MspInit 0 */
+    /* Peripheral clock enable */
+    __HAL_RCC_TIM4_CLK_ENABLE();
+    /* TIM4 interrupt Init */
+    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
+    HAL_NVIC_EnableIRQ(TIM4_IRQn);
+    /* USER CODE BEGIN TIM4_MspInit 1 */
+
+    /* USER CODE END TIM4_MspInit 1 */
+  }
+
+}
+
+/**
+  * @brief TIM_Base MSP De-Initialization
+  * This function freeze the hardware resources used in this example
+  * @param htim_base: TIM_Base handle pointer
+  * @retval None
+  */
+void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
+{
+  if(htim_base->Instance==TIM3)
+  {
+    /* USER CODE BEGIN TIM3_MspDeInit 0 */
+
+    /* USER CODE END TIM3_MspDeInit 0 */
+    /* Peripheral clock disable */
+    __HAL_RCC_TIM3_CLK_DISABLE();
+
+    /* TIM3 interrupt DeInit */
+    HAL_NVIC_DisableIRQ(TIM3_IRQn);
+    /* USER CODE BEGIN TIM3_MspDeInit 1 */
+
+    /* USER CODE END TIM3_MspDeInit 1 */
+  }
+  else if(htim_base->Instance==TIM4)
+  {
+    /* USER CODE BEGIN TIM4_MspDeInit 0 */
+
+    /* USER CODE END TIM4_MspDeInit 0 */
+    /* Peripheral clock disable */
+    __HAL_RCC_TIM4_CLK_DISABLE();
+
+    /* TIM4 interrupt DeInit */
+    HAL_NVIC_DisableIRQ(TIM4_IRQn);
+    /* USER CODE BEGIN TIM4_MspDeInit 1 */
+
+    /* USER CODE END TIM4_MspDeInit 1 */
+  }
+
+}
+
+/**
+  * @brief UART MSP Initialization
+  * This function configures the hardware resources used in this example
+  * @param huart: UART handle pointer
+  * @retval None
+  */
+void HAL_UART_MspInit(UART_HandleTypeDef* huart)
+{
+  GPIO_InitTypeDef GPIO_InitStruct = {0};
+  if(huart->Instance==USART2)
+  {
+    /* USER CODE BEGIN USART2_MspInit 0 */
+
+    /* USER CODE END USART2_MspInit 0 */
+    /* Peripheral clock enable */
+    __HAL_RCC_USART2_CLK_ENABLE();
+
+    __HAL_RCC_GPIOA_CLK_ENABLE();
+    /**USART2 GPIO Configuration
+    PA2     ------> USART2_TX
+    PA3     ------> USART2_RX
+    */
+    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
+    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
+    GPIO_InitStruct.Pull = GPIO_NOPULL;
+    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
+    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
+    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
+
+    /* USART2 interrupt Init */
+    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
+    HAL_NVIC_EnableIRQ(USART2_IRQn);
+    /* USER CODE BEGIN USART2_MspInit 1 */
+
+    /* USER CODE END USART2_MspInit 1 */
+  }
+  else if(huart->Instance==USART6)
+  {
+    /* USER CODE BEGIN USART6_MspInit 0 */
+
+    /* USER CODE END USART6_MspInit 0 */
+    /* Peripheral clock enable */
+    __HAL_RCC_USART6_CLK_ENABLE();
+
+    __HAL_RCC_GPIOC_CLK_ENABLE();
+    /**USART6 GPIO Configuration
+    PC6     ------> USART6_TX
+    PC7     ------> USART6_RX
+    */
+    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
+    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
+    GPIO_InitStruct.Pull = GPIO_NOPULL;
+    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
+    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
+    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
+
+    /* USART6 interrupt Init */
+    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
+    HAL_NVIC_EnableIRQ(USART6_IRQn);
+    /* USER CODE BEGIN USART6_MspInit 1 */
+
+    /* USER CODE END USART6_MspInit 1 */
+  }
+
+}
+
+/**
+  * @brief UART MSP De-Initialization
+  * This function freeze the hardware resources used in this example
+  * @param huart: UART handle pointer
+  * @retval None
+  */
+void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
+{
+  if(huart->Instance==USART2)
+  {
+    /* USER CODE BEGIN USART2_MspDeInit 0 */
+
+    /* USER CODE END USART2_MspDeInit 0 */
+    /* Peripheral clock disable */
+    __HAL_RCC_USART2_CLK_DISABLE();
+
+    /**USART2 GPIO Configuration
+    PA2     ------> USART2_TX
+    PA3     ------> USART2_RX
+    */
+    HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
+
+    /* USART2 interrupt DeInit */
+    HAL_NVIC_DisableIRQ(USART2_IRQn);
+    /* USER CODE BEGIN USART2_MspDeInit 1 */
+
+    /* USER CODE END USART2_MspDeInit 1 */
+  }
+  else if(huart->Instance==USART6)
+  {
+    /* USER CODE BEGIN USART6_MspDeInit 0 */
+
+    /* USER CODE END USART6_MspDeInit 0 */
+    /* Peripheral clock disable */
+    __HAL_RCC_USART6_CLK_DISABLE();
+
+    /**USART6 GPIO Configuration
+    PC6     ------> USART6_TX
+    PC7     ------> USART6_RX
+    */
+    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6|GPIO_PIN_7);
+
+    /* USART6 interrupt DeInit */
+    HAL_NVIC_DisableIRQ(USART6_IRQn);
+    /* USER CODE BEGIN USART6_MspDeInit 1 */
+
+    /* USER CODE END USART6_MspDeInit 1 */
+  }
+
+}
+
+/* USER CODE BEGIN 1 */
+
+/* USER CODE END 1 */
diff --git a/code/suntrack_plugcontrol_STM32/Core/Src/stm32f4xx_it.c b/code/suntrack_plugcontrol_STM32/Core/Src/stm32f4xx_it.c
new file mode 100644
index 0000000..a2463ff
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Core/Src/stm32f4xx_it.c
@@ -0,0 +1,277 @@
+/* USER CODE BEGIN Header */
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_it.c
+  * @brief   Interrupt Service Routines.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2025 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+/* USER CODE END Header */
+
+/* Includes ------------------------------------------------------------------*/
+#include "main.h"
+#include "stm32f4xx_it.h"
+/* Private includes ----------------------------------------------------------*/
+/* USER CODE BEGIN Includes */
+/* USER CODE END Includes */
+
+/* Private typedef -----------------------------------------------------------*/
+/* USER CODE BEGIN TD */
+
+/* USER CODE END TD */
+
+/* Private define ------------------------------------------------------------*/
+/* USER CODE BEGIN PD */
+
+/* USER CODE END PD */
+
+/* Private macro -------------------------------------------------------------*/
+/* USER CODE BEGIN PM */
+
+/* USER CODE END PM */
+
+/* Private variables ---------------------------------------------------------*/
+/* USER CODE BEGIN PV */
+
+/* USER CODE END PV */
+
+/* Private function prototypes -----------------------------------------------*/
+/* USER CODE BEGIN PFP */
+
+/* USER CODE END PFP */
+
+/* Private user code ---------------------------------------------------------*/
+/* USER CODE BEGIN 0 */
+
+/* USER CODE END 0 */
+
+/* External variables --------------------------------------------------------*/
+extern DMA_HandleTypeDef hdma_adc1;
+extern TIM_HandleTypeDef htim3;
+extern TIM_HandleTypeDef htim4;
+extern UART_HandleTypeDef huart2;
+extern UART_HandleTypeDef huart6;
+/* USER CODE BEGIN EV */
+
+/* USER CODE END EV */
+
+/******************************************************************************/
+/*           Cortex-M4 Processor Interruption and Exception Handlers          */
+/******************************************************************************/
+/**
+  * @brief This function handles Non maskable interrupt.
+  */
+void NMI_Handler(void)
+{
+  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
+
+  /* USER CODE END NonMaskableInt_IRQn 0 */
+  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
+   while (1)
+  {
+  }
+  /* USER CODE END NonMaskableInt_IRQn 1 */
+}
+
+/**
+  * @brief This function handles Hard fault interrupt.
+  */
+void HardFault_Handler(void)
+{
+  /* USER CODE BEGIN HardFault_IRQn 0 */
+
+  /* USER CODE END HardFault_IRQn 0 */
+  while (1)
+  {
+    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
+    /* USER CODE END W1_HardFault_IRQn 0 */
+  }
+}
+
+/**
+  * @brief This function handles Memory management fault.
+  */
+void MemManage_Handler(void)
+{
+  /* USER CODE BEGIN MemoryManagement_IRQn 0 */
+
+  /* USER CODE END MemoryManagement_IRQn 0 */
+  while (1)
+  {
+    /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
+    /* USER CODE END W1_MemoryManagement_IRQn 0 */
+  }
+}
+
+/**
+  * @brief This function handles Pre-fetch fault, memory access fault.
+  */
+void BusFault_Handler(void)
+{
+  /* USER CODE BEGIN BusFault_IRQn 0 */
+
+  /* USER CODE END BusFault_IRQn 0 */
+  while (1)
+  {
+    /* USER CODE BEGIN W1_BusFault_IRQn 0 */
+    /* USER CODE END W1_BusFault_IRQn 0 */
+  }
+}
+
+/**
+  * @brief This function handles Undefined instruction or illegal state.
+  */
+void UsageFault_Handler(void)
+{
+  /* USER CODE BEGIN UsageFault_IRQn 0 */
+
+  /* USER CODE END UsageFault_IRQn 0 */
+  while (1)
+  {
+    /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
+    /* USER CODE END W1_UsageFault_IRQn 0 */
+  }
+}
+
+/**
+  * @brief This function handles System service call via SWI instruction.
+  */
+void SVC_Handler(void)
+{
+  /* USER CODE BEGIN SVCall_IRQn 0 */
+
+  /* USER CODE END SVCall_IRQn 0 */
+  /* USER CODE BEGIN SVCall_IRQn 1 */
+
+  /* USER CODE END SVCall_IRQn 1 */
+}
+
+/**
+  * @brief This function handles Debug monitor.
+  */
+void DebugMon_Handler(void)
+{
+  /* USER CODE BEGIN DebugMonitor_IRQn 0 */
+
+  /* USER CODE END DebugMonitor_IRQn 0 */
+  /* USER CODE BEGIN DebugMonitor_IRQn 1 */
+
+  /* USER CODE END DebugMonitor_IRQn 1 */
+}
+
+/**
+  * @brief This function handles Pendable request for system service.
+  */
+void PendSV_Handler(void)
+{
+  /* USER CODE BEGIN PendSV_IRQn 0 */
+
+  /* USER CODE END PendSV_IRQn 0 */
+  /* USER CODE BEGIN PendSV_IRQn 1 */
+
+  /* USER CODE END PendSV_IRQn 1 */
+}
+
+/**
+  * @brief This function handles System tick timer.
+  */
+void SysTick_Handler(void)
+{
+  /* USER CODE BEGIN SysTick_IRQn 0 */
+
+  /* USER CODE END SysTick_IRQn 0 */
+  HAL_IncTick();
+  /* USER CODE BEGIN SysTick_IRQn 1 */
+
+  /* USER CODE END SysTick_IRQn 1 */
+}
+
+/******************************************************************************/
+/* STM32F4xx Peripheral Interrupt Handlers                                    */
+/* Add here the Interrupt Handlers for the used peripherals.                  */
+/* For the available peripheral interrupt handler names,                      */
+/* please refer to the startup file (startup_stm32f4xx.s).                    */
+/******************************************************************************/
+
+/**
+  * @brief This function handles TIM3 global interrupt.
+  */
+void TIM3_IRQHandler(void)
+{
+  /* USER CODE BEGIN TIM3_IRQn 0 */
+
+  /* USER CODE END TIM3_IRQn 0 */
+  HAL_TIM_IRQHandler(&htim3);
+  /* USER CODE BEGIN TIM3_IRQn 1 */
+
+  /* USER CODE END TIM3_IRQn 1 */
+}
+
+/**
+  * @brief This function handles TIM4 global interrupt.
+  */
+void TIM4_IRQHandler(void)
+{
+  /* USER CODE BEGIN TIM4_IRQn 0 */
+
+  /* USER CODE END TIM4_IRQn 0 */
+  HAL_TIM_IRQHandler(&htim4);
+  /* USER CODE BEGIN TIM4_IRQn 1 */
+
+  /* USER CODE END TIM4_IRQn 1 */
+}
+
+/**
+  * @brief This function handles USART2 global interrupt.
+  */
+void USART2_IRQHandler(void)
+{
+  /* USER CODE BEGIN USART2_IRQn 0 */
+
+  /* USER CODE END USART2_IRQn 0 */
+  HAL_UART_IRQHandler(&huart2);
+  /* USER CODE BEGIN USART2_IRQn 1 */
+
+  /* USER CODE END USART2_IRQn 1 */
+}
+
+/**
+  * @brief This function handles DMA2 stream0 global interrupt.
+  */
+void DMA2_Stream0_IRQHandler(void)
+{
+  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */
+
+  /* USER CODE END DMA2_Stream0_IRQn 0 */
+  HAL_DMA_IRQHandler(&hdma_adc1);
+  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */
+
+  /* USER CODE END DMA2_Stream0_IRQn 1 */
+}
+
+/**
+  * @brief This function handles USART6 global interrupt.
+  */
+void USART6_IRQHandler(void)
+{
+  /* USER CODE BEGIN USART6_IRQn 0 */
+
+  /* USER CODE END USART6_IRQn 0 */
+  HAL_UART_IRQHandler(&huart6);
+  /* USER CODE BEGIN USART6_IRQn 1 */
+
+  /* USER CODE END USART6_IRQn 1 */
+}
+
+/* USER CODE BEGIN 1 */
+
+/* USER CODE END 1 */
diff --git a/code/suntrack_plugcontrol_STM32/Core/Src/syscalls.c b/code/suntrack_plugcontrol_STM32/Core/Src/syscalls.c
new file mode 100644
index 0000000..8884b5a
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Core/Src/syscalls.c
@@ -0,0 +1,176 @@
+/**
+ ******************************************************************************
+ * @file      syscalls.c
+ * @author    Auto-generated by STM32CubeIDE
+ * @brief     STM32CubeIDE Minimal System calls file
+ *
+ *            For more information about which c-functions
+ *            need which of these lowlevel functions
+ *            please consult the Newlib libc-manual
+ ******************************************************************************
+ * @attention
+ *
+ * Copyright (c) 2020-2025 STMicroelectronics.
+ * All rights reserved.
+ *
+ * This software is licensed under terms that can be found in the LICENSE file
+ * in the root directory of this software component.
+ * If no LICENSE file comes with this software, it is provided AS-IS.
+ *
+ ******************************************************************************
+ */
+
+/* Includes */
+#include <sys/stat.h>
+#include <stdlib.h>
+#include <errno.h>
+#include <stdio.h>
+#include <signal.h>
+#include <time.h>
+#include <sys/time.h>
+#include <sys/times.h>
+
+
+/* Variables */
+extern int __io_putchar(int ch) __attribute__((weak));
+extern int __io_getchar(void) __attribute__((weak));
+
+
+char *__env[1] = { 0 };
+char **environ = __env;
+
+
+/* Functions */
+void initialise_monitor_handles()
+{
+}
+
+int _getpid(void)
+{
+  return 1;
+}
+
+int _kill(int pid, int sig)
+{
+  (void)pid;
+  (void)sig;
+  errno = EINVAL;
+  return -1;
+}
+
+void _exit (int status)
+{
+  _kill(status, -1);
+  while (1) {}    /* Make sure we hang here */
+}
+
+__attribute__((weak)) int _read(int file, char *ptr, int len)
+{
+  (void)file;
+  int DataIdx;
+
+  for (DataIdx = 0; DataIdx < len; DataIdx++)
+  {
+    *ptr++ = __io_getchar();
+  }
+
+  return len;
+}
+
+__attribute__((weak)) int _write(int file, char *ptr, int len)
+{
+  (void)file;
+  int DataIdx;
+
+  for (DataIdx = 0; DataIdx < len; DataIdx++)
+  {
+    __io_putchar(*ptr++);
+  }
+  return len;
+}
+
+int _close(int file)
+{
+  (void)file;
+  return -1;
+}
+
+
+int _fstat(int file, struct stat *st)
+{
+  (void)file;
+  st->st_mode = S_IFCHR;
+  return 0;
+}
+
+int _isatty(int file)
+{
+  (void)file;
+  return 1;
+}
+
+int _lseek(int file, int ptr, int dir)
+{
+  (void)file;
+  (void)ptr;
+  (void)dir;
+  return 0;
+}
+
+int _open(char *path, int flags, ...)
+{
+  (void)path;
+  (void)flags;
+  /* Pretend like we always fail */
+  return -1;
+}
+
+int _wait(int *status)
+{
+  (void)status;
+  errno = ECHILD;
+  return -1;
+}
+
+int _unlink(char *name)
+{
+  (void)name;
+  errno = ENOENT;
+  return -1;
+}
+
+int _times(struct tms *buf)
+{
+  (void)buf;
+  return -1;
+}
+
+int _stat(char *file, struct stat *st)
+{
+  (void)file;
+  st->st_mode = S_IFCHR;
+  return 0;
+}
+
+int _link(char *old, char *new)
+{
+  (void)old;
+  (void)new;
+  errno = EMLINK;
+  return -1;
+}
+
+int _fork(void)
+{
+  errno = EAGAIN;
+  return -1;
+}
+
+int _execve(char *name, char **argv, char **env)
+{
+  (void)name;
+  (void)argv;
+  (void)env;
+  errno = ENOMEM;
+  return -1;
+}
diff --git a/code/suntrack_plugcontrol_STM32/Core/Src/sysmem.c b/code/suntrack_plugcontrol_STM32/Core/Src/sysmem.c
new file mode 100644
index 0000000..5d9f7e6
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Core/Src/sysmem.c
@@ -0,0 +1,79 @@
+/**
+ ******************************************************************************
+ * @file      sysmem.c
+ * @author    Generated by STM32CubeIDE
+ * @brief     STM32CubeIDE System Memory calls file
+ *
+ *            For more information about which C functions
+ *            need which of these lowlevel functions
+ *            please consult the newlib libc manual
+ ******************************************************************************
+ * @attention
+ *
+ * Copyright (c) 2025 STMicroelectronics.
+ * All rights reserved.
+ *
+ * This software is licensed under terms that can be found in the LICENSE file
+ * in the root directory of this software component.
+ * If no LICENSE file comes with this software, it is provided AS-IS.
+ *
+ ******************************************************************************
+ */
+
+/* Includes */
+#include <errno.h>
+#include <stdint.h>
+
+/**
+ * Pointer to the current high watermark of the heap usage
+ */
+static uint8_t *__sbrk_heap_end = NULL;
+
+/**
+ * @brief _sbrk() allocates memory to the newlib heap and is used by malloc
+ *        and others from the C library
+ *
+ * @verbatim
+ * ############################################################################
+ * #  .data  #  .bss  #       newlib heap       #          MSP stack          #
+ * #         #        #                         # Reserved by _Min_Stack_Size #
+ * ############################################################################
+ * ^-- RAM start      ^-- _end                             _estack, RAM end --^
+ * @endverbatim
+ *
+ * This implementation starts allocating at the '_end' linker symbol
+ * The '_Min_Stack_Size' linker symbol reserves a memory for the MSP stack
+ * The implementation considers '_estack' linker symbol to be RAM end
+ * NOTE: If the MSP stack, at any point during execution, grows larger than the
+ * reserved size, please increase the '_Min_Stack_Size'.
+ *
+ * @param incr Memory size
+ * @return Pointer to allocated memory
+ */
+void *_sbrk(ptrdiff_t incr)
+{
+  extern uint8_t _end; /* Symbol defined in the linker script */
+  extern uint8_t _estack; /* Symbol defined in the linker script */
+  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
+  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
+  const uint8_t *max_heap = (uint8_t *)stack_limit;
+  uint8_t *prev_heap_end;
+
+  /* Initialize heap end at first call */
+  if (NULL == __sbrk_heap_end)
+  {
+    __sbrk_heap_end = &_end;
+  }
+
+  /* Protect heap from growing into the reserved MSP stack */
+  if (__sbrk_heap_end + incr > max_heap)
+  {
+    errno = ENOMEM;
+    return (void *)-1;
+  }
+
+  prev_heap_end = __sbrk_heap_end;
+  __sbrk_heap_end += incr;
+
+  return (void *)prev_heap_end;
+}
diff --git a/code/suntrack_plugcontrol_STM32/Core/Src/system_stm32f4xx.c b/code/suntrack_plugcontrol_STM32/Core/Src/system_stm32f4xx.c
new file mode 100644
index 0000000..7a61e9c
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Core/Src/system_stm32f4xx.c
@@ -0,0 +1,747 @@
+/**
+  ******************************************************************************
+  * @file    system_stm32f4xx.c
+  * @author  MCD Application Team
+  * @brief   CMSIS Cortex-M4 Device Peripheral Access Layer System Source File.
+  *
+  *   This file provides two functions and one global variable to be called from 
+  *   user application:
+  *      - SystemInit(): This function is called at startup just after reset and 
+  *                      before branch to main program. This call is made inside
+  *                      the "startup_stm32f4xx.s" file.
+  *
+  *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
+  *                                  by the user application to setup the SysTick 
+  *                                  timer or configure other parameters.
+  *                                     
+  *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
+  *                                 be called whenever the core clock is changed
+  *                                 during program execution.
+  *
+  *
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+
+/** @addtogroup CMSIS
+  * @{
+  */
+
+/** @addtogroup stm32f4xx_system
+  * @{
+  */  
+  
+/** @addtogroup STM32F4xx_System_Private_Includes
+  * @{
+  */
+
+
+#include "stm32f4xx.h"
+
+#if !defined  (HSE_VALUE) 
+  #define HSE_VALUE    ((uint32_t)25000000) /*!< Default value of the External oscillator in Hz */
+#endif /* HSE_VALUE */
+
+#if !defined  (HSI_VALUE)
+  #define HSI_VALUE    ((uint32_t)16000000) /*!< Value of the Internal oscillator in Hz*/
+#endif /* HSI_VALUE */
+
+/**
+  * @}
+  */
+
+/** @addtogroup STM32F4xx_System_Private_TypesDefinitions
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup STM32F4xx_System_Private_Defines
+  * @{
+  */
+
+/************************* Miscellaneous Configuration ************************/
+/*!< Uncomment the following line if you need to use external SRAM or SDRAM as data memory  */
+#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)\
+ || defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)\
+ || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx)
+/* #define DATA_IN_ExtSRAM */
+#endif /* STM32F40xxx || STM32F41xxx || STM32F42xxx || STM32F43xxx || STM32F469xx || STM32F479xx ||\
+          STM32F412Zx || STM32F412Vx */
+ 
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)\
+ || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
+/* #define DATA_IN_ExtSDRAM */
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx ||\
+          STM32F479xx */
+
+/* Note: Following vector table addresses must be defined in line with linker
+         configuration. */
+/*!< Uncomment the following line if you need to relocate the vector table
+     anywhere in Flash or Sram, else the vector table is kept at the automatic
+     remap of boot address selected */
+/* #define USER_VECT_TAB_ADDRESS */
+
+#if defined(USER_VECT_TAB_ADDRESS)
+/*!< Uncomment the following line if you need to relocate your vector Table
+     in Sram else user remap will be done in Flash. */
+/* #define VECT_TAB_SRAM */
+#if defined(VECT_TAB_SRAM)
+#define VECT_TAB_BASE_ADDRESS   SRAM_BASE       /*!< Vector Table base address field.
+                                                     This value must be a multiple of 0x200. */
+#else
+#define VECT_TAB_BASE_ADDRESS   FLASH_BASE      /*!< Vector Table base address field.
+                                                     This value must be a multiple of 0x200. */
+#endif /* VECT_TAB_SRAM */
+#if !defined(VECT_TAB_OFFSET)
+#define VECT_TAB_OFFSET         0x00000000U     /*!< Vector Table offset field.
+                                                     This value must be a multiple of 0x200. */
+#endif /* VECT_TAB_OFFSET */
+#endif /* USER_VECT_TAB_ADDRESS */
+/******************************************************************************/
+
+/**
+  * @}
+  */
+
+/** @addtogroup STM32F4xx_System_Private_Macros
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup STM32F4xx_System_Private_Variables
+  * @{
+  */
+  /* This variable is updated in three ways:
+      1) by calling CMSIS function SystemCoreClockUpdate()
+      2) by calling HAL API function HAL_RCC_GetHCLKFreq()
+      3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency 
+         Note: If you use this function to configure the system clock; then there
+               is no need to call the 2 first functions listed above, since SystemCoreClock
+               variable is updated automatically.
+  */
+uint32_t SystemCoreClock = 16000000;
+const uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
+const uint8_t APBPrescTable[8]  = {0, 0, 0, 0, 1, 2, 3, 4};
+/**
+  * @}
+  */
+
+/** @addtogroup STM32F4xx_System_Private_FunctionPrototypes
+  * @{
+  */
+
+#if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
+  static void SystemInit_ExtMemCtl(void); 
+#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
+
+/**
+  * @}
+  */
+
+/** @addtogroup STM32F4xx_System_Private_Functions
+  * @{
+  */
+
+/**
+  * @brief  Setup the microcontroller system
+  *         Initialize the FPU setting, vector table location and External memory 
+  *         configuration.
+  * @param  None
+  * @retval None
+  */
+void SystemInit(void)
+{
+  /* FPU settings ------------------------------------------------------------*/
+  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
+    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
+  #endif
+
+#if defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
+  SystemInit_ExtMemCtl(); 
+#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
+
+  /* Configure the Vector Table location -------------------------------------*/
+#if defined(USER_VECT_TAB_ADDRESS)
+  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
+#endif /* USER_VECT_TAB_ADDRESS */
+}
+
+/**
+   * @brief  Update SystemCoreClock variable according to Clock Register Values.
+  *         The SystemCoreClock variable contains the core clock (HCLK), it can
+  *         be used by the user application to setup the SysTick timer or configure
+  *         other parameters.
+  *           
+  * @note   Each time the core clock (HCLK) changes, this function must be called
+  *         to update SystemCoreClock variable value. Otherwise, any configuration
+  *         based on this variable will be incorrect.         
+  *     
+  * @note   - The system frequency computed by this function is not the real 
+  *           frequency in the chip. It is calculated based on the predefined 
+  *           constant and the selected clock source:
+  *             
+  *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
+  *                                              
+  *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
+  *                          
+  *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
+  *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
+  *         
+  *         (*) HSI_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
+  *             16 MHz) but the real value may vary depending on the variations
+  *             in voltage and temperature.   
+  *    
+  *         (**) HSE_VALUE is a constant defined in stm32f4xx_hal_conf.h file (its value
+  *              depends on the application requirements), user has to ensure that HSE_VALUE
+  *              is same as the real frequency of the crystal used. Otherwise, this function
+  *              may have wrong result.
+  *                
+  *         - The result of this function could be not correct when using fractional
+  *           value for HSE crystal.
+  *     
+  * @param  None
+  * @retval None
+  */
+void SystemCoreClockUpdate(void)
+{
+  uint32_t tmp, pllvco, pllp, pllsource, pllm;
+  
+  /* Get SYSCLK source -------------------------------------------------------*/
+  tmp = RCC->CFGR & RCC_CFGR_SWS;
+
+  switch (tmp)
+  {
+    case 0x00:  /* HSI used as system clock source */
+      SystemCoreClock = HSI_VALUE;
+      break;
+    case 0x04:  /* HSE used as system clock source */
+      SystemCoreClock = HSE_VALUE;
+      break;
+    case 0x08:  /* PLL used as system clock source */
+
+      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
+         SYSCLK = PLL_VCO / PLL_P
+         */    
+      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
+      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
+      
+      if (pllsource != 0)
+      {
+        /* HSE used as PLL clock source */
+        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
+      }
+      else
+      {
+        /* HSI used as PLL clock source */
+        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
+      }
+
+      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
+      SystemCoreClock = pllvco/pllp;
+      break;
+    default:
+      SystemCoreClock = HSI_VALUE;
+      break;
+  }
+  /* Compute HCLK frequency --------------------------------------------------*/
+  /* Get HCLK prescaler */
+  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
+  /* HCLK frequency */
+  SystemCoreClock >>= tmp;
+}
+
+#if defined (DATA_IN_ExtSRAM) && defined (DATA_IN_ExtSDRAM)
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)\
+ || defined(STM32F469xx) || defined(STM32F479xx)
+/**
+  * @brief  Setup the external memory controller.
+  *         Called in startup_stm32f4xx.s before jump to main.
+  *         This function configures the external memories (SRAM/SDRAM)
+  *         This SRAM/SDRAM will be used as program data memory (including heap and stack).
+  * @param  None
+  * @retval None
+  */
+void SystemInit_ExtMemCtl(void)
+{
+  __IO uint32_t tmp = 0x00;
+
+  register uint32_t tmpreg = 0, timeout = 0xFFFF;
+  register __IO uint32_t index;
+
+  /* Enable GPIOC, GPIOD, GPIOE, GPIOF, GPIOG, GPIOH and GPIOI interface clock */
+  RCC->AHB1ENR |= 0x000001F8;
+
+  /* Delay after an RCC peripheral clock enabling */
+  tmp = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOCEN);
+  
+  /* Connect PDx pins to FMC Alternate function */
+  GPIOD->AFR[0]  = 0x00CCC0CC;
+  GPIOD->AFR[1]  = 0xCCCCCCCC;
+  /* Configure PDx pins in Alternate function mode */  
+  GPIOD->MODER   = 0xAAAA0A8A;
+  /* Configure PDx pins speed to 100 MHz */  
+  GPIOD->OSPEEDR = 0xFFFF0FCF;
+  /* Configure PDx pins Output type to push-pull */  
+  GPIOD->OTYPER  = 0x00000000;
+  /* No pull-up, pull-down for PDx pins */ 
+  GPIOD->PUPDR   = 0x00000000;
+
+  /* Connect PEx pins to FMC Alternate function */
+  GPIOE->AFR[0]  = 0xC00CC0CC;
+  GPIOE->AFR[1]  = 0xCCCCCCCC;
+  /* Configure PEx pins in Alternate function mode */ 
+  GPIOE->MODER   = 0xAAAA828A;
+  /* Configure PEx pins speed to 100 MHz */ 
+  GPIOE->OSPEEDR = 0xFFFFC3CF;
+  /* Configure PEx pins Output type to push-pull */  
+  GPIOE->OTYPER  = 0x00000000;
+  /* No pull-up, pull-down for PEx pins */ 
+  GPIOE->PUPDR   = 0x00000000;
+  
+  /* Connect PFx pins to FMC Alternate function */
+  GPIOF->AFR[0]  = 0xCCCCCCCC;
+  GPIOF->AFR[1]  = 0xCCCCCCCC;
+  /* Configure PFx pins in Alternate function mode */   
+  GPIOF->MODER   = 0xAA800AAA;
+  /* Configure PFx pins speed to 50 MHz */ 
+  GPIOF->OSPEEDR = 0xAA800AAA;
+  /* Configure PFx pins Output type to push-pull */  
+  GPIOF->OTYPER  = 0x00000000;
+  /* No pull-up, pull-down for PFx pins */ 
+  GPIOF->PUPDR   = 0x00000000;
+
+  /* Connect PGx pins to FMC Alternate function */
+  GPIOG->AFR[0]  = 0xCCCCCCCC;
+  GPIOG->AFR[1]  = 0xCCCCCCCC;
+  /* Configure PGx pins in Alternate function mode */ 
+  GPIOG->MODER   = 0xAAAAAAAA;
+  /* Configure PGx pins speed to 50 MHz */ 
+  GPIOG->OSPEEDR = 0xAAAAAAAA;
+  /* Configure PGx pins Output type to push-pull */  
+  GPIOG->OTYPER  = 0x00000000;
+  /* No pull-up, pull-down for PGx pins */ 
+  GPIOG->PUPDR   = 0x00000000;
+  
+  /* Connect PHx pins to FMC Alternate function */
+  GPIOH->AFR[0]  = 0x00C0CC00;
+  GPIOH->AFR[1]  = 0xCCCCCCCC;
+  /* Configure PHx pins in Alternate function mode */ 
+  GPIOH->MODER   = 0xAAAA08A0;
+  /* Configure PHx pins speed to 50 MHz */ 
+  GPIOH->OSPEEDR = 0xAAAA08A0;
+  /* Configure PHx pins Output type to push-pull */  
+  GPIOH->OTYPER  = 0x00000000;
+  /* No pull-up, pull-down for PHx pins */ 
+  GPIOH->PUPDR   = 0x00000000;
+  
+  /* Connect PIx pins to FMC Alternate function */
+  GPIOI->AFR[0]  = 0xCCCCCCCC;
+  GPIOI->AFR[1]  = 0x00000CC0;
+  /* Configure PIx pins in Alternate function mode */ 
+  GPIOI->MODER   = 0x0028AAAA;
+  /* Configure PIx pins speed to 50 MHz */ 
+  GPIOI->OSPEEDR = 0x0028AAAA;
+  /* Configure PIx pins Output type to push-pull */  
+  GPIOI->OTYPER  = 0x00000000;
+  /* No pull-up, pull-down for PIx pins */ 
+  GPIOI->PUPDR   = 0x00000000;
+  
+/*-- FMC Configuration -------------------------------------------------------*/
+  /* Enable the FMC interface clock */
+  RCC->AHB3ENR |= 0x00000001;
+  /* Delay after an RCC peripheral clock enabling */
+  tmp = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
+
+  FMC_Bank5_6->SDCR[0] = 0x000019E4;
+  FMC_Bank5_6->SDTR[0] = 0x01115351;      
+  
+  /* SDRAM initialization sequence */
+  /* Clock enable command */
+  FMC_Bank5_6->SDCMR = 0x00000011; 
+  tmpreg = FMC_Bank5_6->SDSR & 0x00000020; 
+  while((tmpreg != 0) && (timeout-- > 0))
+  {
+    tmpreg = FMC_Bank5_6->SDSR & 0x00000020; 
+  }
+
+  /* Delay */
+  for (index = 0; index<1000; index++);
+  
+  /* PALL command */
+  FMC_Bank5_6->SDCMR = 0x00000012;           
+  tmpreg = FMC_Bank5_6->SDSR & 0x00000020;
+  timeout = 0xFFFF;
+  while((tmpreg != 0) && (timeout-- > 0))
+  {
+    tmpreg = FMC_Bank5_6->SDSR & 0x00000020; 
+  }
+  
+  /* Auto refresh command */
+  FMC_Bank5_6->SDCMR = 0x00000073;
+  tmpreg = FMC_Bank5_6->SDSR & 0x00000020;
+  timeout = 0xFFFF;
+  while((tmpreg != 0) && (timeout-- > 0))
+  {
+    tmpreg = FMC_Bank5_6->SDSR & 0x00000020; 
+  }
+ 
+  /* MRD register program */
+  FMC_Bank5_6->SDCMR = 0x00046014;
+  tmpreg = FMC_Bank5_6->SDSR & 0x00000020;
+  timeout = 0xFFFF;
+  while((tmpreg != 0) && (timeout-- > 0))
+  {
+    tmpreg = FMC_Bank5_6->SDSR & 0x00000020; 
+  } 
+  
+  /* Set refresh count */
+  tmpreg = FMC_Bank5_6->SDRTR;
+  FMC_Bank5_6->SDRTR = (tmpreg | (0x0000027C<<1));
+  
+  /* Disable write protection */
+  tmpreg = FMC_Bank5_6->SDCR[0]; 
+  FMC_Bank5_6->SDCR[0] = (tmpreg & 0xFFFFFDFF);
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)
+  /* Configure and enable Bank1_SRAM2 */
+  FMC_Bank1->BTCR[2]  = 0x00001011;
+  FMC_Bank1->BTCR[3]  = 0x00000201;
+  FMC_Bank1E->BWTR[2] = 0x0fffffff;
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */ 
+#if defined(STM32F469xx) || defined(STM32F479xx)
+  /* Configure and enable Bank1_SRAM2 */
+  FMC_Bank1->BTCR[2]  = 0x00001091;
+  FMC_Bank1->BTCR[3]  = 0x00110212;
+  FMC_Bank1E->BWTR[2] = 0x0fffffff;
+#endif /* STM32F469xx || STM32F479xx */
+
+  (void)(tmp); 
+}
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
+#elif defined (DATA_IN_ExtSRAM) || defined (DATA_IN_ExtSDRAM)
+/**
+  * @brief  Setup the external memory controller.
+  *         Called in startup_stm32f4xx.s before jump to main.
+  *         This function configures the external memories (SRAM/SDRAM)
+  *         This SRAM/SDRAM will be used as program data memory (including heap and stack).
+  * @param  None
+  * @retval None
+  */
+void SystemInit_ExtMemCtl(void)
+{
+  __IO uint32_t tmp = 0x00;
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)\
+ || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
+#if defined (DATA_IN_ExtSDRAM)
+  register uint32_t tmpreg = 0, timeout = 0xFFFF;
+  register __IO uint32_t index;
+
+#if defined(STM32F446xx)
+  /* Enable GPIOA, GPIOC, GPIOD, GPIOE, GPIOF, GPIOG interface
+      clock */
+  RCC->AHB1ENR |= 0x0000007D;
+#else
+  /* Enable GPIOC, GPIOD, GPIOE, GPIOF, GPIOG, GPIOH and GPIOI interface 
+      clock */
+  RCC->AHB1ENR |= 0x000001F8;
+#endif /* STM32F446xx */  
+  /* Delay after an RCC peripheral clock enabling */
+  tmp = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOCEN);
+  
+#if defined(STM32F446xx)
+  /* Connect PAx pins to FMC Alternate function */
+  GPIOA->AFR[0]  |= 0xC0000000;
+  GPIOA->AFR[1]  |= 0x00000000;
+  /* Configure PDx pins in Alternate function mode */
+  GPIOA->MODER   |= 0x00008000;
+  /* Configure PDx pins speed to 50 MHz */
+  GPIOA->OSPEEDR |= 0x00008000;
+  /* Configure PDx pins Output type to push-pull */
+  GPIOA->OTYPER  |= 0x00000000;
+  /* No pull-up, pull-down for PDx pins */
+  GPIOA->PUPDR   |= 0x00000000;
+
+  /* Connect PCx pins to FMC Alternate function */
+  GPIOC->AFR[0]  |= 0x00CC0000;
+  GPIOC->AFR[1]  |= 0x00000000;
+  /* Configure PDx pins in Alternate function mode */
+  GPIOC->MODER   |= 0x00000A00;
+  /* Configure PDx pins speed to 50 MHz */
+  GPIOC->OSPEEDR |= 0x00000A00;
+  /* Configure PDx pins Output type to push-pull */
+  GPIOC->OTYPER  |= 0x00000000;
+  /* No pull-up, pull-down for PDx pins */
+  GPIOC->PUPDR   |= 0x00000000;
+#endif /* STM32F446xx */
+
+  /* Connect PDx pins to FMC Alternate function */
+  GPIOD->AFR[0]  = 0x000000CC;
+  GPIOD->AFR[1]  = 0xCC000CCC;
+  /* Configure PDx pins in Alternate function mode */  
+  GPIOD->MODER   = 0xA02A000A;
+  /* Configure PDx pins speed to 50 MHz */  
+  GPIOD->OSPEEDR = 0xA02A000A;
+  /* Configure PDx pins Output type to push-pull */  
+  GPIOD->OTYPER  = 0x00000000;
+  /* No pull-up, pull-down for PDx pins */ 
+  GPIOD->PUPDR   = 0x00000000;
+
+  /* Connect PEx pins to FMC Alternate function */
+  GPIOE->AFR[0]  = 0xC00000CC;
+  GPIOE->AFR[1]  = 0xCCCCCCCC;
+  /* Configure PEx pins in Alternate function mode */ 
+  GPIOE->MODER   = 0xAAAA800A;
+  /* Configure PEx pins speed to 50 MHz */ 
+  GPIOE->OSPEEDR = 0xAAAA800A;
+  /* Configure PEx pins Output type to push-pull */  
+  GPIOE->OTYPER  = 0x00000000;
+  /* No pull-up, pull-down for PEx pins */ 
+  GPIOE->PUPDR   = 0x00000000;
+
+  /* Connect PFx pins to FMC Alternate function */
+  GPIOF->AFR[0]  = 0xCCCCCCCC;
+  GPIOF->AFR[1]  = 0xCCCCCCCC;
+  /* Configure PFx pins in Alternate function mode */   
+  GPIOF->MODER   = 0xAA800AAA;
+  /* Configure PFx pins speed to 50 MHz */ 
+  GPIOF->OSPEEDR = 0xAA800AAA;
+  /* Configure PFx pins Output type to push-pull */  
+  GPIOF->OTYPER  = 0x00000000;
+  /* No pull-up, pull-down for PFx pins */ 
+  GPIOF->PUPDR   = 0x00000000;
+
+  /* Connect PGx pins to FMC Alternate function */
+  GPIOG->AFR[0]  = 0xCCCCCCCC;
+  GPIOG->AFR[1]  = 0xCCCCCCCC;
+  /* Configure PGx pins in Alternate function mode */ 
+  GPIOG->MODER   = 0xAAAAAAAA;
+  /* Configure PGx pins speed to 50 MHz */ 
+  GPIOG->OSPEEDR = 0xAAAAAAAA;
+  /* Configure PGx pins Output type to push-pull */  
+  GPIOG->OTYPER  = 0x00000000;
+  /* No pull-up, pull-down for PGx pins */ 
+  GPIOG->PUPDR   = 0x00000000;
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)\
+ || defined(STM32F469xx) || defined(STM32F479xx)  
+  /* Connect PHx pins to FMC Alternate function */
+  GPIOH->AFR[0]  = 0x00C0CC00;
+  GPIOH->AFR[1]  = 0xCCCCCCCC;
+  /* Configure PHx pins in Alternate function mode */ 
+  GPIOH->MODER   = 0xAAAA08A0;
+  /* Configure PHx pins speed to 50 MHz */ 
+  GPIOH->OSPEEDR = 0xAAAA08A0;
+  /* Configure PHx pins Output type to push-pull */  
+  GPIOH->OTYPER  = 0x00000000;
+  /* No pull-up, pull-down for PHx pins */ 
+  GPIOH->PUPDR   = 0x00000000;
+  
+  /* Connect PIx pins to FMC Alternate function */
+  GPIOI->AFR[0]  = 0xCCCCCCCC;
+  GPIOI->AFR[1]  = 0x00000CC0;
+  /* Configure PIx pins in Alternate function mode */ 
+  GPIOI->MODER   = 0x0028AAAA;
+  /* Configure PIx pins speed to 50 MHz */ 
+  GPIOI->OSPEEDR = 0x0028AAAA;
+  /* Configure PIx pins Output type to push-pull */  
+  GPIOI->OTYPER  = 0x00000000;
+  /* No pull-up, pull-down for PIx pins */ 
+  GPIOI->PUPDR   = 0x00000000;
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
+  
+/*-- FMC Configuration -------------------------------------------------------*/
+  /* Enable the FMC interface clock */
+  RCC->AHB3ENR |= 0x00000001;
+  /* Delay after an RCC peripheral clock enabling */
+  tmp = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
+
+  /* Configure and enable SDRAM bank1 */
+#if defined(STM32F446xx)
+  FMC_Bank5_6->SDCR[0] = 0x00001954;
+#else  
+  FMC_Bank5_6->SDCR[0] = 0x000019E4;
+#endif /* STM32F446xx */
+  FMC_Bank5_6->SDTR[0] = 0x01115351;      
+  
+  /* SDRAM initialization sequence */
+  /* Clock enable command */
+  FMC_Bank5_6->SDCMR = 0x00000011; 
+  tmpreg = FMC_Bank5_6->SDSR & 0x00000020; 
+  while((tmpreg != 0) && (timeout-- > 0))
+  {
+    tmpreg = FMC_Bank5_6->SDSR & 0x00000020; 
+  }
+
+  /* Delay */
+  for (index = 0; index<1000; index++);
+  
+  /* PALL command */
+  FMC_Bank5_6->SDCMR = 0x00000012;           
+  tmpreg = FMC_Bank5_6->SDSR & 0x00000020;
+  timeout = 0xFFFF;
+  while((tmpreg != 0) && (timeout-- > 0))
+  {
+    tmpreg = FMC_Bank5_6->SDSR & 0x00000020; 
+  }
+  
+  /* Auto refresh command */
+#if defined(STM32F446xx)
+  FMC_Bank5_6->SDCMR = 0x000000F3;
+#else  
+  FMC_Bank5_6->SDCMR = 0x00000073;
+#endif /* STM32F446xx */
+  tmpreg = FMC_Bank5_6->SDSR & 0x00000020;
+  timeout = 0xFFFF;
+  while((tmpreg != 0) && (timeout-- > 0))
+  {
+    tmpreg = FMC_Bank5_6->SDSR & 0x00000020; 
+  }
+ 
+  /* MRD register program */
+#if defined(STM32F446xx)
+  FMC_Bank5_6->SDCMR = 0x00044014;
+#else  
+  FMC_Bank5_6->SDCMR = 0x00046014;
+#endif /* STM32F446xx */
+  tmpreg = FMC_Bank5_6->SDSR & 0x00000020;
+  timeout = 0xFFFF;
+  while((tmpreg != 0) && (timeout-- > 0))
+  {
+    tmpreg = FMC_Bank5_6->SDSR & 0x00000020; 
+  } 
+  
+  /* Set refresh count */
+  tmpreg = FMC_Bank5_6->SDRTR;
+#if defined(STM32F446xx)
+  FMC_Bank5_6->SDRTR = (tmpreg | (0x0000050C<<1));
+#else    
+  FMC_Bank5_6->SDRTR = (tmpreg | (0x0000027C<<1));
+#endif /* STM32F446xx */
+  
+  /* Disable write protection */
+  tmpreg = FMC_Bank5_6->SDCR[0]; 
+  FMC_Bank5_6->SDCR[0] = (tmpreg & 0xFFFFFDFF);
+#endif /* DATA_IN_ExtSDRAM */
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */
+
+#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)\
+ || defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)\
+ || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx)
+
+#if defined(DATA_IN_ExtSRAM)
+/*-- GPIOs Configuration -----------------------------------------------------*/
+   /* Enable GPIOD, GPIOE, GPIOF and GPIOG interface clock */
+  RCC->AHB1ENR   |= 0x00000078;
+  /* Delay after an RCC peripheral clock enabling */
+  tmp = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN);
+  
+  /* Connect PDx pins to FMC Alternate function */
+  GPIOD->AFR[0]  = 0x00CCC0CC;
+  GPIOD->AFR[1]  = 0xCCCCCCCC;
+  /* Configure PDx pins in Alternate function mode */  
+  GPIOD->MODER   = 0xAAAA0A8A;
+  /* Configure PDx pins speed to 100 MHz */  
+  GPIOD->OSPEEDR = 0xFFFF0FCF;
+  /* Configure PDx pins Output type to push-pull */  
+  GPIOD->OTYPER  = 0x00000000;
+  /* No pull-up, pull-down for PDx pins */ 
+  GPIOD->PUPDR   = 0x00000000;
+
+  /* Connect PEx pins to FMC Alternate function */
+  GPIOE->AFR[0]  = 0xC00CC0CC;
+  GPIOE->AFR[1]  = 0xCCCCCCCC;
+  /* Configure PEx pins in Alternate function mode */ 
+  GPIOE->MODER   = 0xAAAA828A;
+  /* Configure PEx pins speed to 100 MHz */ 
+  GPIOE->OSPEEDR = 0xFFFFC3CF;
+  /* Configure PEx pins Output type to push-pull */  
+  GPIOE->OTYPER  = 0x00000000;
+  /* No pull-up, pull-down for PEx pins */ 
+  GPIOE->PUPDR   = 0x00000000;
+
+  /* Connect PFx pins to FMC Alternate function */
+  GPIOF->AFR[0]  = 0x00CCCCCC;
+  GPIOF->AFR[1]  = 0xCCCC0000;
+  /* Configure PFx pins in Alternate function mode */   
+  GPIOF->MODER   = 0xAA000AAA;
+  /* Configure PFx pins speed to 100 MHz */ 
+  GPIOF->OSPEEDR = 0xFF000FFF;
+  /* Configure PFx pins Output type to push-pull */  
+  GPIOF->OTYPER  = 0x00000000;
+  /* No pull-up, pull-down for PFx pins */ 
+  GPIOF->PUPDR   = 0x00000000;
+
+  /* Connect PGx pins to FMC Alternate function */
+  GPIOG->AFR[0]  = 0x00CCCCCC;
+  GPIOG->AFR[1]  = 0x000000C0;
+  /* Configure PGx pins in Alternate function mode */ 
+  GPIOG->MODER   = 0x00085AAA;
+  /* Configure PGx pins speed to 100 MHz */ 
+  GPIOG->OSPEEDR = 0x000CAFFF;
+  /* Configure PGx pins Output type to push-pull */  
+  GPIOG->OTYPER  = 0x00000000;
+  /* No pull-up, pull-down for PGx pins */ 
+  GPIOG->PUPDR   = 0x00000000;
+  
+/*-- FMC/FSMC Configuration --------------------------------------------------*/
+  /* Enable the FMC/FSMC interface clock */
+  RCC->AHB3ENR         |= 0x00000001;
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)
+  /* Delay after an RCC peripheral clock enabling */
+  tmp = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
+  /* Configure and enable Bank1_SRAM2 */
+  FMC_Bank1->BTCR[2]  = 0x00001011;
+  FMC_Bank1->BTCR[3]  = 0x00000201;
+  FMC_Bank1E->BWTR[2] = 0x0fffffff;
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */ 
+#if defined(STM32F469xx) || defined(STM32F479xx)
+  /* Delay after an RCC peripheral clock enabling */
+  tmp = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
+  /* Configure and enable Bank1_SRAM2 */
+  FMC_Bank1->BTCR[2]  = 0x00001091;
+  FMC_Bank1->BTCR[3]  = 0x00110212;
+  FMC_Bank1E->BWTR[2] = 0x0fffffff;
+#endif /* STM32F469xx || STM32F479xx */
+#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx)|| defined(STM32F417xx)\
+   || defined(STM32F412Zx) || defined(STM32F412Vx)
+  /* Delay after an RCC peripheral clock enabling */
+  tmp = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FSMCEN);
+  /* Configure and enable Bank1_SRAM2 */
+  FSMC_Bank1->BTCR[2]  = 0x00001011;
+  FSMC_Bank1->BTCR[3]  = 0x00000201;
+  FSMC_Bank1E->BWTR[2] = 0x0FFFFFFF;
+#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F412Zx || STM32F412Vx */
+
+#endif /* DATA_IN_ExtSRAM */
+#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx ||\
+          STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx  */ 
+  (void)(tmp); 
+}
+#endif /* DATA_IN_ExtSRAM && DATA_IN_ExtSDRAM */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
diff --git a/code/suntrack_plugcontrol_STM32/Core/Startup/startup_stm32f411retx.s b/code/suntrack_plugcontrol_STM32/Core/Startup/startup_stm32f411retx.s
new file mode 100644
index 0000000..1c1f70d
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Core/Startup/startup_stm32f411retx.s
@@ -0,0 +1,438 @@
+/**
+  ******************************************************************************
+  * @file      startup_stm32f411xe.s
+  * @author    MCD Application Team
+  * @brief     STM32F411xExx Devices vector table for GCC based toolchains. 
+  *            This module performs:
+  *                - Set the initial SP
+  *                - Set the initial PC == Reset_Handler,
+  *                - Set the vector table entries with the exceptions ISR address
+  *                - Branches to main in the C library (which eventually
+  *                  calls main()).
+  *            After Reset the Cortex-M4 processor is in Thread mode,
+  *            priority is Privileged, and the Stack is set to Main.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+    
+  .syntax unified
+  .cpu cortex-m4
+  .fpu softvfp
+  .thumb
+
+.global  g_pfnVectors
+.global  Default_Handler
+
+/* start address for the initialization values of the .data section. 
+defined in linker script */
+.word  _sidata
+/* start address for the .data section. defined in linker script */  
+.word  _sdata
+/* end address for the .data section. defined in linker script */
+.word  _edata
+/* start address for the .bss section. defined in linker script */
+.word  _sbss
+/* end address for the .bss section. defined in linker script */
+.word  _ebss
+/* stack used for SystemInit_ExtMemCtl; always internal RAM used */
+
+/**
+ * @brief  This is the code that gets called when the processor first
+ *          starts execution following a reset event. Only the absolutely
+ *          necessary set is performed, after which the application
+ *          supplied main() routine is called. 
+ * @param  None
+ * @retval : None
+*/
+
+    .section  .text.Reset_Handler
+  .weak  Reset_Handler
+  .type  Reset_Handler, %function
+Reset_Handler:  
+  ldr   sp, =_estack    		 /* set stack pointer */
+
+/* Call the clock system initialization function.*/
+  bl  SystemInit   
+
+/* Copy the data segment initializers from flash to SRAM */  
+  ldr r0, =_sdata
+  ldr r1, =_edata
+  ldr r2, =_sidata
+  movs r3, #0
+  b LoopCopyDataInit
+
+CopyDataInit:
+  ldr r4, [r2, r3]
+  str r4, [r0, r3]
+  adds r3, r3, #4
+
+LoopCopyDataInit:
+  adds r4, r0, r3
+  cmp r4, r1
+  bcc CopyDataInit
+  
+/* Zero fill the bss segment. */
+  ldr r2, =_sbss
+  ldr r4, =_ebss
+  movs r3, #0
+  b LoopFillZerobss
+
+FillZerobss:
+  str  r3, [r2]
+  adds r2, r2, #4
+
+LoopFillZerobss:
+  cmp r2, r4
+  bcc FillZerobss
+
+/* Call static constructors */
+    bl __libc_init_array
+/* Call the application's entry point.*/
+  bl  main
+  bx  lr    
+.size  Reset_Handler, .-Reset_Handler
+
+/**
+ * @brief  This is the code that gets called when the processor receives an 
+ *         unexpected interrupt.  This simply enters an infinite loop, preserving
+ *         the system state for examination by a debugger.
+ * @param  None     
+ * @retval None       
+*/
+    .section  .text.Default_Handler,"ax",%progbits
+Default_Handler:
+Infinite_Loop:
+  b  Infinite_Loop
+  .size  Default_Handler, .-Default_Handler
+/******************************************************************************
+*
+* The minimal vector table for a Cortex M3. Note that the proper constructs
+* must be placed on this to ensure that it ends up at physical address
+* 0x0000.0000.
+* 
+*******************************************************************************/
+   .section  .isr_vector,"a",%progbits
+  .type  g_pfnVectors, %object
+    
+g_pfnVectors:
+  .word  _estack
+  .word  Reset_Handler
+  .word  NMI_Handler
+  .word  HardFault_Handler
+  .word  MemManage_Handler
+  .word  BusFault_Handler
+  .word  UsageFault_Handler
+  .word  0
+  .word  0
+  .word  0
+  .word  0
+  .word  SVC_Handler
+  .word  DebugMon_Handler
+  .word  0
+  .word  PendSV_Handler
+  .word  SysTick_Handler
+  
+  /* External Interrupts */
+  .word     WWDG_IRQHandler                   /* Window WatchDog              */                                        
+  .word     PVD_IRQHandler                    /* PVD through EXTI Line detection */                        
+  .word     TAMP_STAMP_IRQHandler             /* Tamper and TimeStamps through the EXTI line */            
+  .word     RTC_WKUP_IRQHandler               /* RTC Wakeup through the EXTI line */                      
+  .word     FLASH_IRQHandler                  /* FLASH                        */                                          
+  .word     RCC_IRQHandler                    /* RCC                          */                                            
+  .word     EXTI0_IRQHandler                  /* EXTI Line0                   */                        
+  .word     EXTI1_IRQHandler                  /* EXTI Line1                   */                          
+  .word     EXTI2_IRQHandler                  /* EXTI Line2                   */                          
+  .word     EXTI3_IRQHandler                  /* EXTI Line3                   */                          
+  .word     EXTI4_IRQHandler                  /* EXTI Line4                   */                          
+  .word     DMA1_Stream0_IRQHandler           /* DMA1 Stream 0                */                  
+  .word     DMA1_Stream1_IRQHandler           /* DMA1 Stream 1                */                   
+  .word     DMA1_Stream2_IRQHandler           /* DMA1 Stream 2                */                   
+  .word     DMA1_Stream3_IRQHandler           /* DMA1 Stream 3                */                   
+  .word     DMA1_Stream4_IRQHandler           /* DMA1 Stream 4                */                   
+  .word     DMA1_Stream5_IRQHandler           /* DMA1 Stream 5                */                   
+  .word     DMA1_Stream6_IRQHandler           /* DMA1 Stream 6                */                   
+  .word     ADC_IRQHandler                    /* ADC1, ADC2 and ADC3s         */                   
+  .word     0               				  /* Reserved                      */                         
+  .word     0              					  /* Reserved                     */                          
+  .word     0                                 /* Reserved                     */                          
+  .word     0                                 /* Reserved                     */                          
+  .word     EXTI9_5_IRQHandler                /* External Line[9:5]s          */                          
+  .word     TIM1_BRK_TIM9_IRQHandler          /* TIM1 Break and TIM9          */         
+  .word     TIM1_UP_TIM10_IRQHandler          /* TIM1 Update and TIM10        */         
+  .word     TIM1_TRG_COM_TIM11_IRQHandler     /* TIM1 Trigger and Commutation and TIM11 */
+  .word     TIM1_CC_IRQHandler                /* TIM1 Capture Compare         */                          
+  .word     TIM2_IRQHandler                   /* TIM2                         */                   
+  .word     TIM3_IRQHandler                   /* TIM3                         */                   
+  .word     TIM4_IRQHandler                   /* TIM4                         */                   
+  .word     I2C1_EV_IRQHandler                /* I2C1 Event                   */                          
+  .word     I2C1_ER_IRQHandler                /* I2C1 Error                   */                          
+  .word     I2C2_EV_IRQHandler                /* I2C2 Event                   */                          
+  .word     I2C2_ER_IRQHandler                /* I2C2 Error                   */                            
+  .word     SPI1_IRQHandler                   /* SPI1                         */                   
+  .word     SPI2_IRQHandler                   /* SPI2                         */                   
+  .word     USART1_IRQHandler                 /* USART1                       */                   
+  .word     USART2_IRQHandler                 /* USART2                       */                   
+  .word     0               				  /* Reserved                       */                   
+  .word     EXTI15_10_IRQHandler              /* External Line[15:10]s        */                          
+  .word     RTC_Alarm_IRQHandler              /* RTC Alarm (A and B) through EXTI Line */                 
+  .word     OTG_FS_WKUP_IRQHandler            /* USB OTG FS Wakeup through EXTI line */                       
+  .word     0                                 /* Reserved     				  */         
+  .word     0                                 /* Reserved       			  */         
+  .word     0                                 /* Reserved 					  */
+  .word     0                                 /* Reserved                     */                          
+  .word     DMA1_Stream7_IRQHandler           /* DMA1 Stream7                 */                          
+  .word     0                                 /* Reserved                     */                   
+  .word     SDIO_IRQHandler                   /* SDIO                         */                   
+  .word     TIM5_IRQHandler                   /* TIM5                         */                   
+  .word     SPI3_IRQHandler                   /* SPI3                         */                   
+  .word     0                                 /* Reserved                     */                   
+  .word     0                                 /* Reserved                     */                   
+  .word     0                                 /* Reserved                     */                   
+  .word     0                                 /* Reserved                     */
+  .word     DMA2_Stream0_IRQHandler           /* DMA2 Stream 0                */                   
+  .word     DMA2_Stream1_IRQHandler           /* DMA2 Stream 1                */                   
+  .word     DMA2_Stream2_IRQHandler           /* DMA2 Stream 2                */                   
+  .word     DMA2_Stream3_IRQHandler           /* DMA2 Stream 3                */                   
+  .word     DMA2_Stream4_IRQHandler           /* DMA2 Stream 4                */                   
+  .word     0                    			  /* Reserved                     */                   
+  .word     0              					  /* Reserved                     */                     
+  .word     0              					  /* Reserved                     */                          
+  .word     0             					  /* Reserved                     */                          
+  .word     0              					  /* Reserved                     */                          
+  .word     0              					  /* Reserved                     */                          
+  .word     OTG_FS_IRQHandler                 /* USB OTG FS                   */                   
+  .word     DMA2_Stream5_IRQHandler           /* DMA2 Stream 5                */                   
+  .word     DMA2_Stream6_IRQHandler           /* DMA2 Stream 6                */                   
+  .word     DMA2_Stream7_IRQHandler           /* DMA2 Stream 7                */                   
+  .word     USART6_IRQHandler                 /* USART6                       */                    
+  .word     I2C3_EV_IRQHandler                /* I2C3 event                   */                          
+  .word     I2C3_ER_IRQHandler                /* I2C3 error                   */                          
+  .word     0                                 /* Reserved                     */                   
+  .word     0                                 /* Reserved                     */                   
+  .word     0                                 /* Reserved                     */                         
+  .word     0                                 /* Reserved                     */                   
+  .word     0                                 /* Reserved                     */                   
+  .word     0                                 /* Reserved                     */                   
+  .word     0                                 /* Reserved                     */
+  .word     FPU_IRQHandler                    /* FPU                          */
+  .word     0                                 /* Reserved                     */                   
+  .word     0                                 /* Reserved                     */
+  .word     SPI4_IRQHandler                   /* SPI4                         */
+  .word     SPI5_IRQHandler                   /* SPI5                         */  
+                    
+
+  .size  g_pfnVectors, .-g_pfnVectors
+
+/*******************************************************************************
+*
+* Provide weak aliases for each Exception handler to the Default_Handler. 
+* As they are weak aliases, any function with the same name will override 
+* this definition.
+* 
+*******************************************************************************/
+   .weak      NMI_Handler
+   .thumb_set NMI_Handler,Default_Handler
+  
+   .weak      HardFault_Handler
+   .thumb_set HardFault_Handler,Default_Handler
+  
+   .weak      MemManage_Handler
+   .thumb_set MemManage_Handler,Default_Handler
+  
+   .weak      BusFault_Handler
+   .thumb_set BusFault_Handler,Default_Handler
+
+   .weak      UsageFault_Handler
+   .thumb_set UsageFault_Handler,Default_Handler
+
+   .weak      SVC_Handler
+   .thumb_set SVC_Handler,Default_Handler
+
+   .weak      DebugMon_Handler
+   .thumb_set DebugMon_Handler,Default_Handler
+
+   .weak      PendSV_Handler
+   .thumb_set PendSV_Handler,Default_Handler
+
+   .weak      SysTick_Handler
+   .thumb_set SysTick_Handler,Default_Handler              
+  
+   .weak      WWDG_IRQHandler                   
+   .thumb_set WWDG_IRQHandler,Default_Handler      
+                  
+   .weak      PVD_IRQHandler      
+   .thumb_set PVD_IRQHandler,Default_Handler
+               
+   .weak      TAMP_STAMP_IRQHandler            
+   .thumb_set TAMP_STAMP_IRQHandler,Default_Handler
+            
+   .weak      RTC_WKUP_IRQHandler                  
+   .thumb_set RTC_WKUP_IRQHandler,Default_Handler
+            
+   .weak      FLASH_IRQHandler         
+   .thumb_set FLASH_IRQHandler,Default_Handler
+                  
+   .weak      RCC_IRQHandler      
+   .thumb_set RCC_IRQHandler,Default_Handler
+                  
+   .weak      EXTI0_IRQHandler         
+   .thumb_set EXTI0_IRQHandler,Default_Handler
+                  
+   .weak      EXTI1_IRQHandler         
+   .thumb_set EXTI1_IRQHandler,Default_Handler
+                     
+   .weak      EXTI2_IRQHandler         
+   .thumb_set EXTI2_IRQHandler,Default_Handler 
+                 
+   .weak      EXTI3_IRQHandler         
+   .thumb_set EXTI3_IRQHandler,Default_Handler
+                        
+   .weak      EXTI4_IRQHandler         
+   .thumb_set EXTI4_IRQHandler,Default_Handler
+                  
+   .weak      DMA1_Stream0_IRQHandler               
+   .thumb_set DMA1_Stream0_IRQHandler,Default_Handler
+         
+   .weak      DMA1_Stream1_IRQHandler               
+   .thumb_set DMA1_Stream1_IRQHandler,Default_Handler
+                  
+   .weak      DMA1_Stream2_IRQHandler               
+   .thumb_set DMA1_Stream2_IRQHandler,Default_Handler
+                  
+   .weak      DMA1_Stream3_IRQHandler               
+   .thumb_set DMA1_Stream3_IRQHandler,Default_Handler 
+                 
+   .weak      DMA1_Stream4_IRQHandler              
+   .thumb_set DMA1_Stream4_IRQHandler,Default_Handler
+                  
+   .weak      DMA1_Stream5_IRQHandler               
+   .thumb_set DMA1_Stream5_IRQHandler,Default_Handler
+                  
+   .weak      DMA1_Stream6_IRQHandler               
+   .thumb_set DMA1_Stream6_IRQHandler,Default_Handler
+                  
+   .weak      ADC_IRQHandler      
+   .thumb_set ADC_IRQHandler,Default_Handler
+            
+   .weak      EXTI9_5_IRQHandler   
+   .thumb_set EXTI9_5_IRQHandler,Default_Handler
+            
+   .weak      TIM1_BRK_TIM9_IRQHandler            
+   .thumb_set TIM1_BRK_TIM9_IRQHandler,Default_Handler
+            
+   .weak      TIM1_UP_TIM10_IRQHandler            
+   .thumb_set TIM1_UP_TIM10_IRQHandler,Default_Handler
+      
+   .weak      TIM1_TRG_COM_TIM11_IRQHandler      
+   .thumb_set TIM1_TRG_COM_TIM11_IRQHandler,Default_Handler
+      
+   .weak      TIM1_CC_IRQHandler   
+   .thumb_set TIM1_CC_IRQHandler,Default_Handler
+                  
+   .weak      TIM2_IRQHandler            
+   .thumb_set TIM2_IRQHandler,Default_Handler
+                  
+   .weak      TIM3_IRQHandler            
+   .thumb_set TIM3_IRQHandler,Default_Handler
+                  
+   .weak      TIM4_IRQHandler            
+   .thumb_set TIM4_IRQHandler,Default_Handler
+                  
+   .weak      I2C1_EV_IRQHandler   
+   .thumb_set I2C1_EV_IRQHandler,Default_Handler
+                     
+   .weak      I2C1_ER_IRQHandler   
+   .thumb_set I2C1_ER_IRQHandler,Default_Handler
+                     
+   .weak      I2C2_EV_IRQHandler   
+   .thumb_set I2C2_EV_IRQHandler,Default_Handler
+                  
+   .weak      I2C2_ER_IRQHandler   
+   .thumb_set I2C2_ER_IRQHandler,Default_Handler
+                           
+   .weak      SPI1_IRQHandler            
+   .thumb_set SPI1_IRQHandler,Default_Handler
+                        
+   .weak      SPI2_IRQHandler            
+   .thumb_set SPI2_IRQHandler,Default_Handler
+                  
+   .weak      USART1_IRQHandler      
+   .thumb_set USART1_IRQHandler,Default_Handler
+                     
+   .weak      USART2_IRQHandler      
+   .thumb_set USART2_IRQHandler,Default_Handler
+                                  
+   .weak      EXTI15_10_IRQHandler               
+   .thumb_set EXTI15_10_IRQHandler,Default_Handler
+               
+   .weak      RTC_Alarm_IRQHandler               
+   .thumb_set RTC_Alarm_IRQHandler,Default_Handler
+            
+   .weak      OTG_FS_WKUP_IRQHandler         
+   .thumb_set OTG_FS_WKUP_IRQHandler,Default_Handler
+            
+   .weak      DMA1_Stream7_IRQHandler               
+   .thumb_set DMA1_Stream7_IRQHandler,Default_Handler
+                     
+   .weak      SDIO_IRQHandler            
+   .thumb_set SDIO_IRQHandler,Default_Handler
+                     
+   .weak      TIM5_IRQHandler            
+   .thumb_set TIM5_IRQHandler,Default_Handler
+                     
+   .weak      SPI3_IRQHandler            
+   .thumb_set SPI3_IRQHandler,Default_Handler
+                     
+   .weak      DMA2_Stream0_IRQHandler               
+   .thumb_set DMA2_Stream0_IRQHandler,Default_Handler
+               
+   .weak      DMA2_Stream1_IRQHandler               
+   .thumb_set DMA2_Stream1_IRQHandler,Default_Handler
+                  
+   .weak      DMA2_Stream2_IRQHandler               
+   .thumb_set DMA2_Stream2_IRQHandler,Default_Handler
+            
+   .weak      DMA2_Stream3_IRQHandler               
+   .thumb_set DMA2_Stream3_IRQHandler,Default_Handler
+            
+   .weak      DMA2_Stream4_IRQHandler               
+   .thumb_set DMA2_Stream4_IRQHandler,Default_Handler
+            
+   .weak      OTG_FS_IRQHandler      
+   .thumb_set OTG_FS_IRQHandler,Default_Handler
+                     
+   .weak      DMA2_Stream5_IRQHandler               
+   .thumb_set DMA2_Stream5_IRQHandler,Default_Handler
+                  
+   .weak      DMA2_Stream6_IRQHandler               
+   .thumb_set DMA2_Stream6_IRQHandler,Default_Handler
+                  
+   .weak      DMA2_Stream7_IRQHandler               
+   .thumb_set DMA2_Stream7_IRQHandler,Default_Handler
+                  
+   .weak      USART6_IRQHandler      
+   .thumb_set USART6_IRQHandler,Default_Handler
+                        
+   .weak      I2C3_EV_IRQHandler   
+   .thumb_set I2C3_EV_IRQHandler,Default_Handler
+                        
+   .weak      I2C3_ER_IRQHandler   
+   .thumb_set I2C3_ER_IRQHandler,Default_Handler
+                        
+   .weak      FPU_IRQHandler                  
+   .thumb_set FPU_IRQHandler,Default_Handler  
+
+   .weak      SPI4_IRQHandler                  
+   .thumb_set SPI4_IRQHandler,Default_Handler
+
+   .weak      SPI5_IRQHandler                  
+   .thumb_set SPI5_IRQHandler,Default_Handler    
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h
new file mode 100644
index 0000000..38e8a09
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h
@@ -0,0 +1,8684 @@
+/**
+  ******************************************************************************
+  * @file    stm32f411xe.h
+  * @author  MCD Application Team
+  * @brief   CMSIS STM32F411xE Device Peripheral Access Layer Header File.
+  *
+  *          This file contains:
+  *           - Data structures and the address mapping for all peripherals
+  *           - peripherals registers declarations and bits definition
+  *           - Macros to access peripheral's registers hardware
+  *
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+
+/** @addtogroup CMSIS_Device
+  * @{
+  */
+
+/** @addtogroup stm32f411xe
+  * @{
+  */
+
+#ifndef __STM32F411xE_H
+#define __STM32F411xE_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif /* __cplusplus */
+
+/** @addtogroup Configuration_section_for_CMSIS
+  * @{
+  */
+
+/**
+  * @brief Configuration of the Cortex-M4 Processor and Core Peripherals
+  */
+#define __CM4_REV                 0x0001U  /*!< Core revision r0p1                            */
+#define __MPU_PRESENT             1U       /*!< STM32F4XX provides an MPU                     */
+#define __NVIC_PRIO_BITS          4U       /*!< STM32F4XX uses 4 Bits for the Priority Levels */
+#define __Vendor_SysTickConfig    0U       /*!< Set to 1 if different SysTick Config is used  */
+#define __FPU_PRESENT             1U       /*!< FPU present                                   */
+
+/**
+  * @}
+  */
+
+/** @addtogroup Peripheral_interrupt_number_definition
+  * @{
+  */
+
+/**
+ * @brief STM32F4XX Interrupt Number Definition, according to the selected device
+ *        in @ref Library_configuration_section
+ */
+typedef enum
+{
+  /******  Cortex-M4 Processor Exceptions Numbers ****************************************************************/
+  NonMaskableInt_IRQn         = -14,    /*!< 2 Non Maskable Interrupt                                          */
+  MemoryManagement_IRQn       = -12,    /*!< 4 Cortex-M4 Memory Management Interrupt                           */
+  BusFault_IRQn               = -11,    /*!< 5 Cortex-M4 Bus Fault Interrupt                                   */
+  UsageFault_IRQn             = -10,    /*!< 6 Cortex-M4 Usage Fault Interrupt                                 */
+  SVCall_IRQn                 = -5,     /*!< 11 Cortex-M4 SV Call Interrupt                                    */
+  DebugMonitor_IRQn           = -4,     /*!< 12 Cortex-M4 Debug Monitor Interrupt                              */
+  PendSV_IRQn                 = -2,     /*!< 14 Cortex-M4 Pend SV Interrupt                                    */
+  SysTick_IRQn                = -1,     /*!< 15 Cortex-M4 System Tick Interrupt                                */
+  /******  STM32 specific Interrupt Numbers **********************************************************************/
+  WWDG_IRQn                   = 0,      /*!< Window WatchDog Interrupt                                         */
+  PVD_IRQn                    = 1,      /*!< PVD through EXTI Line detection Interrupt                         */
+  TAMP_STAMP_IRQn             = 2,      /*!< Tamper and TimeStamp interrupts through the EXTI line             */
+  RTC_WKUP_IRQn               = 3,      /*!< RTC Wakeup interrupt through the EXTI line                        */
+  FLASH_IRQn                  = 4,      /*!< FLASH global Interrupt                                            */
+  RCC_IRQn                    = 5,      /*!< RCC global Interrupt                                              */
+  EXTI0_IRQn                  = 6,      /*!< EXTI Line0 Interrupt                                              */
+  EXTI1_IRQn                  = 7,      /*!< EXTI Line1 Interrupt                                              */
+  EXTI2_IRQn                  = 8,      /*!< EXTI Line2 Interrupt                                              */
+  EXTI3_IRQn                  = 9,      /*!< EXTI Line3 Interrupt                                              */
+  EXTI4_IRQn                  = 10,     /*!< EXTI Line4 Interrupt                                              */
+  DMA1_Stream0_IRQn           = 11,     /*!< DMA1 Stream 0 global Interrupt                                    */
+  DMA1_Stream1_IRQn           = 12,     /*!< DMA1 Stream 1 global Interrupt                                    */
+  DMA1_Stream2_IRQn           = 13,     /*!< DMA1 Stream 2 global Interrupt                                    */
+  DMA1_Stream3_IRQn           = 14,     /*!< DMA1 Stream 3 global Interrupt                                    */
+  DMA1_Stream4_IRQn           = 15,     /*!< DMA1 Stream 4 global Interrupt                                    */
+  DMA1_Stream5_IRQn           = 16,     /*!< DMA1 Stream 5 global Interrupt                                    */
+  DMA1_Stream6_IRQn           = 17,     /*!< DMA1 Stream 6 global Interrupt                                    */
+  ADC_IRQn                    = 18,     /*!< ADC1, ADC2 and ADC3 global Interrupts                             */
+  EXTI9_5_IRQn                = 23,     /*!< External Line[9:5] Interrupts                                     */
+  TIM1_BRK_TIM9_IRQn          = 24,     /*!< TIM1 Break interrupt and TIM9 global interrupt                    */
+  TIM1_UP_TIM10_IRQn          = 25,     /*!< TIM1 Update Interrupt and TIM10 global interrupt                  */
+  TIM1_TRG_COM_TIM11_IRQn     = 26,     /*!< TIM1 Trigger and Commutation Interrupt and TIM11 global interrupt */
+  TIM1_CC_IRQn                = 27,     /*!< TIM1 Capture Compare Interrupt                                    */
+  TIM2_IRQn                   = 28,     /*!< TIM2 global Interrupt                                             */
+  TIM3_IRQn                   = 29,     /*!< TIM3 global Interrupt                                             */
+  TIM4_IRQn                   = 30,     /*!< TIM4 global Interrupt                                             */
+  I2C1_EV_IRQn                = 31,     /*!< I2C1 Event Interrupt                                              */
+  I2C1_ER_IRQn                = 32,     /*!< I2C1 Error Interrupt                                              */
+  I2C2_EV_IRQn                = 33,     /*!< I2C2 Event Interrupt                                              */
+  I2C2_ER_IRQn                = 34,     /*!< I2C2 Error Interrupt                                              */
+  SPI1_IRQn                   = 35,     /*!< SPI1 global Interrupt                                             */
+  SPI2_IRQn                   = 36,     /*!< SPI2 global Interrupt                                             */
+  USART1_IRQn                 = 37,     /*!< USART1 global Interrupt                                           */
+  USART2_IRQn                 = 38,     /*!< USART2 global Interrupt                                           */
+  EXTI15_10_IRQn              = 40,     /*!< External Line[15:10] Interrupts                                   */
+  RTC_Alarm_IRQn              = 41,     /*!< RTC Alarm (A and B) through EXTI Line Interrupt                   */
+  OTG_FS_WKUP_IRQn            = 42,     /*!< USB OTG FS Wakeup through EXTI line interrupt                     */
+  DMA1_Stream7_IRQn           = 47,     /*!< DMA1 Stream7 Interrupt                                            */
+  SDIO_IRQn                   = 49,     /*!< SDIO global Interrupt                                             */
+  TIM5_IRQn                   = 50,     /*!< TIM5 global Interrupt                                             */
+  SPI3_IRQn                   = 51,     /*!< SPI3 global Interrupt                                             */
+  DMA2_Stream0_IRQn           = 56,     /*!< DMA2 Stream 0 global Interrupt                                    */
+  DMA2_Stream1_IRQn           = 57,     /*!< DMA2 Stream 1 global Interrupt                                    */
+  DMA2_Stream2_IRQn           = 58,     /*!< DMA2 Stream 2 global Interrupt                                    */
+  DMA2_Stream3_IRQn           = 59,     /*!< DMA2 Stream 3 global Interrupt                                    */
+  DMA2_Stream4_IRQn           = 60,     /*!< DMA2 Stream 4 global Interrupt                                    */
+  OTG_FS_IRQn                 = 67,     /*!< USB OTG FS global Interrupt                                       */
+  DMA2_Stream5_IRQn           = 68,     /*!< DMA2 Stream 5 global interrupt                                    */
+  DMA2_Stream6_IRQn           = 69,     /*!< DMA2 Stream 6 global interrupt                                    */
+  DMA2_Stream7_IRQn           = 70,     /*!< DMA2 Stream 7 global interrupt                                    */
+  USART6_IRQn                 = 71,     /*!< USART6 global interrupt                                           */
+  I2C3_EV_IRQn                = 72,     /*!< I2C3 event interrupt                                              */
+  I2C3_ER_IRQn                = 73,     /*!< I2C3 error interrupt                                              */
+  FPU_IRQn                    = 81,     /*!< FPU global interrupt                                              */
+                                SPI4_IRQn                   = 84,     /*!< SPI4 global Interrupt                                             */
+                                                              SPI5_IRQn                   = 85      /*!< SPI5 global Interrupt                                              */
+} IRQn_Type;
+
+/**
+  * @}
+  */
+
+#include "core_cm4.h"             /* Cortex-M4 processor and core peripherals */
+#include "system_stm32f4xx.h"
+#include <stdint.h>
+
+/** @addtogroup Peripheral_registers_structures
+  * @{
+  */
+
+/**
+  * @brief Analog to Digital Converter
+  */
+
+typedef struct
+{
+  __IO uint32_t SR;     /*!< ADC status register,                         Address offset: 0x00 */
+  __IO uint32_t CR1;    /*!< ADC control register 1,                      Address offset: 0x04 */
+  __IO uint32_t CR2;    /*!< ADC control register 2,                      Address offset: 0x08 */
+  __IO uint32_t SMPR1;  /*!< ADC sample time register 1,                  Address offset: 0x0C */
+  __IO uint32_t SMPR2;  /*!< ADC sample time register 2,                  Address offset: 0x10 */
+  __IO uint32_t JOFR1;  /*!< ADC injected channel data offset register 1, Address offset: 0x14 */
+  __IO uint32_t JOFR2;  /*!< ADC injected channel data offset register 2, Address offset: 0x18 */
+  __IO uint32_t JOFR3;  /*!< ADC injected channel data offset register 3, Address offset: 0x1C */
+  __IO uint32_t JOFR4;  /*!< ADC injected channel data offset register 4, Address offset: 0x20 */
+  __IO uint32_t HTR;    /*!< ADC watchdog higher threshold register,      Address offset: 0x24 */
+  __IO uint32_t LTR;    /*!< ADC watchdog lower threshold register,       Address offset: 0x28 */
+  __IO uint32_t SQR1;   /*!< ADC regular sequence register 1,             Address offset: 0x2C */
+  __IO uint32_t SQR2;   /*!< ADC regular sequence register 2,             Address offset: 0x30 */
+  __IO uint32_t SQR3;   /*!< ADC regular sequence register 3,             Address offset: 0x34 */
+  __IO uint32_t JSQR;   /*!< ADC injected sequence register,              Address offset: 0x38*/
+  __IO uint32_t JDR1;   /*!< ADC injected data register 1,                Address offset: 0x3C */
+  __IO uint32_t JDR2;   /*!< ADC injected data register 2,                Address offset: 0x40 */
+  __IO uint32_t JDR3;   /*!< ADC injected data register 3,                Address offset: 0x44 */
+  __IO uint32_t JDR4;   /*!< ADC injected data register 4,                Address offset: 0x48 */
+  __IO uint32_t DR;     /*!< ADC regular data register,                   Address offset: 0x4C */
+} ADC_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t CSR;    /*!< ADC Common status register,                  Address offset: ADC1 base address + 0x300 */
+  __IO uint32_t CCR;    /*!< ADC common control register,                 Address offset: ADC1 base address + 0x304 */
+  __IO uint32_t CDR;    /*!< ADC common regular data register for dual
+                             AND triple modes,                            Address offset: ADC1 base address + 0x308 */
+} ADC_Common_TypeDef;
+
+/**
+  * @brief CRC calculation unit
+  */
+
+typedef struct
+{
+  __IO uint32_t DR;         /*!< CRC Data register,             Address offset: 0x00 */
+  __IO uint8_t  IDR;        /*!< CRC Independent data register, Address offset: 0x04 */
+  uint8_t       RESERVED0;  /*!< Reserved, 0x05                                      */
+  uint16_t      RESERVED1;  /*!< Reserved, 0x06                                      */
+  __IO uint32_t CR;         /*!< CRC Control register,          Address offset: 0x08 */
+} CRC_TypeDef;
+
+/**
+  * @brief Debug MCU
+  */
+
+typedef struct
+{
+  __IO uint32_t IDCODE;  /*!< MCU device ID code,               Address offset: 0x00 */
+  __IO uint32_t CR;      /*!< Debug MCU configuration register, Address offset: 0x04 */
+  __IO uint32_t APB1FZ;  /*!< Debug MCU APB1 freeze register,   Address offset: 0x08 */
+  __IO uint32_t APB2FZ;  /*!< Debug MCU APB2 freeze register,   Address offset: 0x0C */
+} DBGMCU_TypeDef;
+
+
+/**
+  * @brief DMA Controller
+  */
+
+typedef struct
+{
+  __IO uint32_t CR;     /*!< DMA stream x configuration register      */
+  __IO uint32_t NDTR;   /*!< DMA stream x number of data register     */
+  __IO uint32_t PAR;    /*!< DMA stream x peripheral address register */
+  __IO uint32_t M0AR;   /*!< DMA stream x memory 0 address register   */
+  __IO uint32_t M1AR;   /*!< DMA stream x memory 1 address register   */
+  __IO uint32_t FCR;    /*!< DMA stream x FIFO control register       */
+} DMA_Stream_TypeDef;
+
+typedef struct
+{
+  __IO uint32_t LISR;   /*!< DMA low interrupt status register,      Address offset: 0x00 */
+  __IO uint32_t HISR;   /*!< DMA high interrupt status register,     Address offset: 0x04 */
+  __IO uint32_t LIFCR;  /*!< DMA low interrupt flag clear register,  Address offset: 0x08 */
+  __IO uint32_t HIFCR;  /*!< DMA high interrupt flag clear register, Address offset: 0x0C */
+} DMA_TypeDef;
+
+/**
+  * @brief External Interrupt/Event Controller
+  */
+
+typedef struct
+{
+  __IO uint32_t IMR;    /*!< EXTI Interrupt mask register,            Address offset: 0x00 */
+  __IO uint32_t EMR;    /*!< EXTI Event mask register,                Address offset: 0x04 */
+  __IO uint32_t RTSR;   /*!< EXTI Rising trigger selection register,  Address offset: 0x08 */
+  __IO uint32_t FTSR;   /*!< EXTI Falling trigger selection register, Address offset: 0x0C */
+  __IO uint32_t SWIER;  /*!< EXTI Software interrupt event register,  Address offset: 0x10 */
+  __IO uint32_t PR;     /*!< EXTI Pending register,                   Address offset: 0x14 */
+} EXTI_TypeDef;
+
+/**
+  * @brief FLASH Registers
+  */
+
+typedef struct
+{
+  __IO uint32_t ACR;      /*!< FLASH access control register,   Address offset: 0x00 */
+  __IO uint32_t KEYR;     /*!< FLASH key register,              Address offset: 0x04 */
+  __IO uint32_t OPTKEYR;  /*!< FLASH option key register,       Address offset: 0x08 */
+  __IO uint32_t SR;       /*!< FLASH status register,           Address offset: 0x0C */
+  __IO uint32_t CR;       /*!< FLASH control register,          Address offset: 0x10 */
+  __IO uint32_t OPTCR;    /*!< FLASH option control register ,  Address offset: 0x14 */
+  __IO uint32_t OPTCR1;   /*!< FLASH option control register 1, Address offset: 0x18 */
+} FLASH_TypeDef;
+
+/**
+  * @brief General Purpose I/O
+  */
+
+typedef struct
+{
+  __IO uint32_t MODER;    /*!< GPIO port mode register,               Address offset: 0x00      */
+  __IO uint32_t OTYPER;   /*!< GPIO port output type register,        Address offset: 0x04      */
+  __IO uint32_t OSPEEDR;  /*!< GPIO port output speed register,       Address offset: 0x08      */
+  __IO uint32_t PUPDR;    /*!< GPIO port pull-up/pull-down register,  Address offset: 0x0C      */
+  __IO uint32_t IDR;      /*!< GPIO port input data register,         Address offset: 0x10      */
+  __IO uint32_t ODR;      /*!< GPIO port output data register,        Address offset: 0x14      */
+  __IO uint32_t BSRR;     /*!< GPIO port bit set/reset register,      Address offset: 0x18      */
+  __IO uint32_t LCKR;     /*!< GPIO port configuration lock register, Address offset: 0x1C      */
+  __IO uint32_t AFR[2];   /*!< GPIO alternate function registers,     Address offset: 0x20-0x24 */
+} GPIO_TypeDef;
+
+/**
+  * @brief System configuration controller
+  */
+
+typedef struct
+{
+  __IO uint32_t MEMRMP;       /*!< SYSCFG memory remap register,                      Address offset: 0x00      */
+  __IO uint32_t PMC;          /*!< SYSCFG peripheral mode configuration register,     Address offset: 0x04      */
+  __IO uint32_t EXTICR[4];    /*!< SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14 */
+  uint32_t      RESERVED[2];  /*!< Reserved, 0x18-0x1C                                                          */
+  __IO uint32_t CMPCR;        /*!< SYSCFG Compensation cell control register,         Address offset: 0x20      */
+} SYSCFG_TypeDef;
+
+/**
+  * @brief Inter-integrated Circuit Interface
+  */
+
+typedef struct
+{
+  __IO uint32_t CR1;        /*!< I2C Control register 1,     Address offset: 0x00 */
+  __IO uint32_t CR2;        /*!< I2C Control register 2,     Address offset: 0x04 */
+  __IO uint32_t OAR1;       /*!< I2C Own address register 1, Address offset: 0x08 */
+  __IO uint32_t OAR2;       /*!< I2C Own address register 2, Address offset: 0x0C */
+  __IO uint32_t DR;         /*!< I2C Data register,          Address offset: 0x10 */
+  __IO uint32_t SR1;        /*!< I2C Status register 1,      Address offset: 0x14 */
+  __IO uint32_t SR2;        /*!< I2C Status register 2,      Address offset: 0x18 */
+  __IO uint32_t CCR;        /*!< I2C Clock control register, Address offset: 0x1C */
+  __IO uint32_t TRISE;      /*!< I2C TRISE register,         Address offset: 0x20 */
+  __IO uint32_t FLTR;       /*!< I2C FLTR register,          Address offset: 0x24 */
+} I2C_TypeDef;
+
+/**
+  * @brief Independent WATCHDOG
+  */
+
+typedef struct
+{
+  __IO uint32_t KR;   /*!< IWDG Key register,       Address offset: 0x00 */
+  __IO uint32_t PR;   /*!< IWDG Prescaler register, Address offset: 0x04 */
+  __IO uint32_t RLR;  /*!< IWDG Reload register,    Address offset: 0x08 */
+  __IO uint32_t SR;   /*!< IWDG Status register,    Address offset: 0x0C */
+} IWDG_TypeDef;
+
+
+/**
+  * @brief Power Control
+  */
+
+typedef struct
+{
+  __IO uint32_t CR;   /*!< PWR power control register,        Address offset: 0x00 */
+  __IO uint32_t CSR;  /*!< PWR power control/status register, Address offset: 0x04 */
+} PWR_TypeDef;
+
+/**
+  * @brief Reset and Clock Control
+  */
+
+typedef struct
+{
+  __IO uint32_t CR;            /*!< RCC clock control register,                                  Address offset: 0x00 */
+  __IO uint32_t PLLCFGR;       /*!< RCC PLL configuration register,                              Address offset: 0x04 */
+  __IO uint32_t CFGR;          /*!< RCC clock configuration register,                            Address offset: 0x08 */
+  __IO uint32_t CIR;           /*!< RCC clock interrupt register,                                Address offset: 0x0C */
+  __IO uint32_t AHB1RSTR;      /*!< RCC AHB1 peripheral reset register,                          Address offset: 0x10 */
+  __IO uint32_t AHB2RSTR;      /*!< RCC AHB2 peripheral reset register,                          Address offset: 0x14 */
+  __IO uint32_t AHB3RSTR;      /*!< RCC AHB3 peripheral reset register,                          Address offset: 0x18 */
+  uint32_t      RESERVED0;     /*!< Reserved, 0x1C                                                                    */
+  __IO uint32_t APB1RSTR;      /*!< RCC APB1 peripheral reset register,                          Address offset: 0x20 */
+  __IO uint32_t APB2RSTR;      /*!< RCC APB2 peripheral reset register,                          Address offset: 0x24 */
+  uint32_t      RESERVED1[2];  /*!< Reserved, 0x28-0x2C                                                               */
+  __IO uint32_t AHB1ENR;       /*!< RCC AHB1 peripheral clock register,                          Address offset: 0x30 */
+  __IO uint32_t AHB2ENR;       /*!< RCC AHB2 peripheral clock register,                          Address offset: 0x34 */
+  __IO uint32_t AHB3ENR;       /*!< RCC AHB3 peripheral clock register,                          Address offset: 0x38 */
+  uint32_t      RESERVED2;     /*!< Reserved, 0x3C                                                                    */
+  __IO uint32_t APB1ENR;       /*!< RCC APB1 peripheral clock enable register,                   Address offset: 0x40 */
+  __IO uint32_t APB2ENR;       /*!< RCC APB2 peripheral clock enable register,                   Address offset: 0x44 */
+  uint32_t      RESERVED3[2];  /*!< Reserved, 0x48-0x4C                                                               */
+  __IO uint32_t AHB1LPENR;     /*!< RCC AHB1 peripheral clock enable in low power mode register, Address offset: 0x50 */
+  __IO uint32_t AHB2LPENR;     /*!< RCC AHB2 peripheral clock enable in low power mode register, Address offset: 0x54 */
+  __IO uint32_t AHB3LPENR;     /*!< RCC AHB3 peripheral clock enable in low power mode register, Address offset: 0x58 */
+  uint32_t      RESERVED4;     /*!< Reserved, 0x5C                                                                    */
+  __IO uint32_t APB1LPENR;     /*!< RCC APB1 peripheral clock enable in low power mode register, Address offset: 0x60 */
+  __IO uint32_t APB2LPENR;     /*!< RCC APB2 peripheral clock enable in low power mode register, Address offset: 0x64 */
+  uint32_t      RESERVED5[2];  /*!< Reserved, 0x68-0x6C                                                               */
+  __IO uint32_t BDCR;          /*!< RCC Backup domain control register,                          Address offset: 0x70 */
+  __IO uint32_t CSR;           /*!< RCC clock control & status register,                         Address offset: 0x74 */
+  uint32_t      RESERVED6[2];  /*!< Reserved, 0x78-0x7C                                                               */
+  __IO uint32_t SSCGR;         /*!< RCC spread spectrum clock generation register,               Address offset: 0x80 */
+  __IO uint32_t PLLI2SCFGR;    /*!< RCC PLLI2S configuration register,                           Address offset: 0x84 */
+  uint32_t      RESERVED7[1];  /*!< Reserved, 0x88                                                                    */
+  __IO uint32_t DCKCFGR;       /*!< RCC Dedicated Clocks configuration register,                 Address offset: 0x8C */
+} RCC_TypeDef;
+
+/**
+  * @brief Real-Time Clock
+  */
+
+typedef struct
+{
+  __IO uint32_t TR;      /*!< RTC time register,                                        Address offset: 0x00 */
+  __IO uint32_t DR;      /*!< RTC date register,                                        Address offset: 0x04 */
+  __IO uint32_t CR;      /*!< RTC control register,                                     Address offset: 0x08 */
+  __IO uint32_t ISR;     /*!< RTC initialization and status register,                   Address offset: 0x0C */
+  __IO uint32_t PRER;    /*!< RTC prescaler register,                                   Address offset: 0x10 */
+  __IO uint32_t WUTR;    /*!< RTC wakeup timer register,                                Address offset: 0x14 */
+  __IO uint32_t CALIBR;  /*!< RTC calibration register,                                 Address offset: 0x18 */
+  __IO uint32_t ALRMAR;  /*!< RTC alarm A register,                                     Address offset: 0x1C */
+  __IO uint32_t ALRMBR;  /*!< RTC alarm B register,                                     Address offset: 0x20 */
+  __IO uint32_t WPR;     /*!< RTC write protection register,                            Address offset: 0x24 */
+  __IO uint32_t SSR;     /*!< RTC sub second register,                                  Address offset: 0x28 */
+  __IO uint32_t SHIFTR;  /*!< RTC shift control register,                               Address offset: 0x2C */
+  __IO uint32_t TSTR;    /*!< RTC time stamp time register,                             Address offset: 0x30 */
+  __IO uint32_t TSDR;    /*!< RTC time stamp date register,                             Address offset: 0x34 */
+  __IO uint32_t TSSSR;   /*!< RTC time-stamp sub second register,                       Address offset: 0x38 */
+  __IO uint32_t CALR;    /*!< RTC calibration register,                                 Address offset: 0x3C */
+  __IO uint32_t TAFCR;   /*!< RTC tamper and alternate function configuration register, Address offset: 0x40 */
+  __IO uint32_t ALRMASSR;/*!< RTC alarm A sub second register,                          Address offset: 0x44 */
+  __IO uint32_t ALRMBSSR;/*!< RTC alarm B sub second register,                          Address offset: 0x48 */
+  uint32_t RESERVED7;    /*!< Reserved, 0x4C                                                                 */
+  __IO uint32_t BKP0R;   /*!< RTC backup register 1,                                    Address offset: 0x50 */
+  __IO uint32_t BKP1R;   /*!< RTC backup register 1,                                    Address offset: 0x54 */
+  __IO uint32_t BKP2R;   /*!< RTC backup register 2,                                    Address offset: 0x58 */
+  __IO uint32_t BKP3R;   /*!< RTC backup register 3,                                    Address offset: 0x5C */
+  __IO uint32_t BKP4R;   /*!< RTC backup register 4,                                    Address offset: 0x60 */
+  __IO uint32_t BKP5R;   /*!< RTC backup register 5,                                    Address offset: 0x64 */
+  __IO uint32_t BKP6R;   /*!< RTC backup register 6,                                    Address offset: 0x68 */
+  __IO uint32_t BKP7R;   /*!< RTC backup register 7,                                    Address offset: 0x6C */
+  __IO uint32_t BKP8R;   /*!< RTC backup register 8,                                    Address offset: 0x70 */
+  __IO uint32_t BKP9R;   /*!< RTC backup register 9,                                    Address offset: 0x74 */
+  __IO uint32_t BKP10R;  /*!< RTC backup register 10,                                   Address offset: 0x78 */
+  __IO uint32_t BKP11R;  /*!< RTC backup register 11,                                   Address offset: 0x7C */
+  __IO uint32_t BKP12R;  /*!< RTC backup register 12,                                   Address offset: 0x80 */
+  __IO uint32_t BKP13R;  /*!< RTC backup register 13,                                   Address offset: 0x84 */
+  __IO uint32_t BKP14R;  /*!< RTC backup register 14,                                   Address offset: 0x88 */
+  __IO uint32_t BKP15R;  /*!< RTC backup register 15,                                   Address offset: 0x8C */
+  __IO uint32_t BKP16R;  /*!< RTC backup register 16,                                   Address offset: 0x90 */
+  __IO uint32_t BKP17R;  /*!< RTC backup register 17,                                   Address offset: 0x94 */
+  __IO uint32_t BKP18R;  /*!< RTC backup register 18,                                   Address offset: 0x98 */
+  __IO uint32_t BKP19R;  /*!< RTC backup register 19,                                   Address offset: 0x9C */
+} RTC_TypeDef;
+
+/**
+  * @brief SD host Interface
+  */
+
+typedef struct
+{
+  __IO uint32_t POWER;                 /*!< SDIO power control register,    Address offset: 0x00 */
+  __IO uint32_t CLKCR;                 /*!< SDI clock control register,     Address offset: 0x04 */
+  __IO uint32_t ARG;                   /*!< SDIO argument register,         Address offset: 0x08 */
+  __IO uint32_t CMD;                   /*!< SDIO command register,          Address offset: 0x0C */
+  __IO const uint32_t  RESPCMD;        /*!< SDIO command response register, Address offset: 0x10 */
+  __IO const uint32_t  RESP1;          /*!< SDIO response 1 register,       Address offset: 0x14 */
+  __IO const uint32_t  RESP2;          /*!< SDIO response 2 register,       Address offset: 0x18 */
+  __IO const uint32_t  RESP3;          /*!< SDIO response 3 register,       Address offset: 0x1C */
+  __IO const uint32_t  RESP4;          /*!< SDIO response 4 register,       Address offset: 0x20 */
+  __IO uint32_t DTIMER;                /*!< SDIO data timer register,       Address offset: 0x24 */
+  __IO uint32_t DLEN;                  /*!< SDIO data length register,      Address offset: 0x28 */
+  __IO uint32_t DCTRL;                 /*!< SDIO data control register,     Address offset: 0x2C */
+  __IO const uint32_t  DCOUNT;         /*!< SDIO data counter register,     Address offset: 0x30 */
+  __IO const uint32_t  STA;            /*!< SDIO status register,           Address offset: 0x34 */
+  __IO uint32_t ICR;                   /*!< SDIO interrupt clear register,  Address offset: 0x38 */
+  __IO uint32_t MASK;                  /*!< SDIO mask register,             Address offset: 0x3C */
+  uint32_t      RESERVED0[2];          /*!< Reserved, 0x40-0x44                                  */
+  __IO const uint32_t  FIFOCNT;        /*!< SDIO FIFO counter register,     Address offset: 0x48 */
+  uint32_t      RESERVED1[13];         /*!< Reserved, 0x4C-0x7C                                  */
+  __IO uint32_t FIFO;                  /*!< SDIO data FIFO register,        Address offset: 0x80 */
+} SDIO_TypeDef;
+
+/**
+  * @brief Serial Peripheral Interface
+  */
+
+typedef struct
+{
+  __IO uint32_t CR1;        /*!< SPI control register 1 (not used in I2S mode),      Address offset: 0x00 */
+  __IO uint32_t CR2;        /*!< SPI control register 2,                             Address offset: 0x04 */
+  __IO uint32_t SR;         /*!< SPI status register,                                Address offset: 0x08 */
+  __IO uint32_t DR;         /*!< SPI data register,                                  Address offset: 0x0C */
+  __IO uint32_t CRCPR;      /*!< SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 */
+  __IO uint32_t RXCRCR;     /*!< SPI RX CRC register (not used in I2S mode),         Address offset: 0x14 */
+  __IO uint32_t TXCRCR;     /*!< SPI TX CRC register (not used in I2S mode),         Address offset: 0x18 */
+  __IO uint32_t I2SCFGR;    /*!< SPI_I2S configuration register,                     Address offset: 0x1C */
+  __IO uint32_t I2SPR;      /*!< SPI_I2S prescaler register,                         Address offset: 0x20 */
+} SPI_TypeDef;
+
+
+/**
+  * @brief TIM
+  */
+
+typedef struct
+{
+  __IO uint32_t CR1;         /*!< TIM control register 1,              Address offset: 0x00 */
+  __IO uint32_t CR2;         /*!< TIM control register 2,              Address offset: 0x04 */
+  __IO uint32_t SMCR;        /*!< TIM slave mode control register,     Address offset: 0x08 */
+  __IO uint32_t DIER;        /*!< TIM DMA/interrupt enable register,   Address offset: 0x0C */
+  __IO uint32_t SR;          /*!< TIM status register,                 Address offset: 0x10 */
+  __IO uint32_t EGR;         /*!< TIM event generation register,       Address offset: 0x14 */
+  __IO uint32_t CCMR1;       /*!< TIM capture/compare mode register 1, Address offset: 0x18 */
+  __IO uint32_t CCMR2;       /*!< TIM capture/compare mode register 2, Address offset: 0x1C */
+  __IO uint32_t CCER;        /*!< TIM capture/compare enable register, Address offset: 0x20 */
+  __IO uint32_t CNT;         /*!< TIM counter register,                Address offset: 0x24 */
+  __IO uint32_t PSC;         /*!< TIM prescaler,                       Address offset: 0x28 */
+  __IO uint32_t ARR;         /*!< TIM auto-reload register,            Address offset: 0x2C */
+  __IO uint32_t RCR;         /*!< TIM repetition counter register,     Address offset: 0x30 */
+  __IO uint32_t CCR1;        /*!< TIM capture/compare register 1,      Address offset: 0x34 */
+  __IO uint32_t CCR2;        /*!< TIM capture/compare register 2,      Address offset: 0x38 */
+  __IO uint32_t CCR3;        /*!< TIM capture/compare register 3,      Address offset: 0x3C */
+  __IO uint32_t CCR4;        /*!< TIM capture/compare register 4,      Address offset: 0x40 */
+  __IO uint32_t BDTR;        /*!< TIM break and dead-time register,    Address offset: 0x44 */
+  __IO uint32_t DCR;         /*!< TIM DMA control register,            Address offset: 0x48 */
+  __IO uint32_t DMAR;        /*!< TIM DMA address for full transfer,   Address offset: 0x4C */
+  __IO uint32_t OR;          /*!< TIM option register,                 Address offset: 0x50 */
+} TIM_TypeDef;
+
+/**
+  * @brief Universal Synchronous Asynchronous Receiver Transmitter
+  */
+
+typedef struct
+{
+  __IO uint32_t SR;         /*!< USART Status register,                   Address offset: 0x00 */
+  __IO uint32_t DR;         /*!< USART Data register,                     Address offset: 0x04 */
+  __IO uint32_t BRR;        /*!< USART Baud rate register,                Address offset: 0x08 */
+  __IO uint32_t CR1;        /*!< USART Control register 1,                Address offset: 0x0C */
+  __IO uint32_t CR2;        /*!< USART Control register 2,                Address offset: 0x10 */
+  __IO uint32_t CR3;        /*!< USART Control register 3,                Address offset: 0x14 */
+  __IO uint32_t GTPR;       /*!< USART Guard time and prescaler register, Address offset: 0x18 */
+} USART_TypeDef;
+
+/**
+  * @brief Window WATCHDOG
+  */
+
+typedef struct
+{
+  __IO uint32_t CR;   /*!< WWDG Control register,       Address offset: 0x00 */
+  __IO uint32_t CFR;  /*!< WWDG Configuration register, Address offset: 0x04 */
+  __IO uint32_t SR;   /*!< WWDG Status register,        Address offset: 0x08 */
+} WWDG_TypeDef;
+/**
+  * @brief USB_OTG_Core_Registers
+  */
+typedef struct
+{
+  __IO uint32_t GOTGCTL;              /*!< USB_OTG Control and Status Register          000h */
+  __IO uint32_t GOTGINT;              /*!< USB_OTG Interrupt Register                   004h */
+  __IO uint32_t GAHBCFG;              /*!< Core AHB Configuration Register              008h */
+  __IO uint32_t GUSBCFG;              /*!< Core USB Configuration Register              00Ch */
+  __IO uint32_t GRSTCTL;              /*!< Core Reset Register                          010h */
+  __IO uint32_t GINTSTS;              /*!< Core Interrupt Register                      014h */
+  __IO uint32_t GINTMSK;              /*!< Core Interrupt Mask Register                 018h */
+  __IO uint32_t GRXSTSR;              /*!< Receive Sts Q Read Register                  01Ch */
+  __IO uint32_t GRXSTSP;              /*!< Receive Sts Q Read & POP Register            020h */
+  __IO uint32_t GRXFSIZ;              /*!< Receive FIFO Size Register                   024h */
+  __IO uint32_t DIEPTXF0_HNPTXFSIZ;   /*!< EP0 / Non Periodic Tx FIFO Size Register     028h */
+  __IO uint32_t HNPTXSTS;             /*!< Non Periodic Tx FIFO/Queue Sts reg           02Ch */
+  uint32_t Reserved30[2];             /*!< Reserved                                     030h */
+  __IO uint32_t GCCFG;                /*!< General Purpose IO Register                  038h */
+  __IO uint32_t CID;                  /*!< User ID Register                             03Ch */
+  uint32_t  Reserved40[48];           /*!< Reserved                                0x40-0xFF */
+  __IO uint32_t HPTXFSIZ;             /*!< Host Periodic Tx FIFO Size Reg               100h */
+  __IO uint32_t DIEPTXF[0x0F];        /*!< dev Periodic Transmit FIFO                        */
+} USB_OTG_GlobalTypeDef;
+
+/**
+  * @brief USB_OTG_device_Registers
+  */
+typedef struct
+{
+  __IO uint32_t DCFG;            /*!< dev Configuration Register   800h */
+  __IO uint32_t DCTL;            /*!< dev Control Register         804h */
+  __IO uint32_t DSTS;            /*!< dev Status Register (RO)     808h */
+  uint32_t Reserved0C;           /*!< Reserved                     80Ch */
+  __IO uint32_t DIEPMSK;         /*!< dev IN Endpoint Mask         810h */
+  __IO uint32_t DOEPMSK;         /*!< dev OUT Endpoint Mask        814h */
+  __IO uint32_t DAINT;           /*!< dev All Endpoints Itr Reg    818h */
+  __IO uint32_t DAINTMSK;        /*!< dev All Endpoints Itr Mask   81Ch */
+  uint32_t  Reserved20;          /*!< Reserved                     820h */
+  uint32_t Reserved9;            /*!< Reserved                     824h */
+  __IO uint32_t DVBUSDIS;        /*!< dev VBUS discharge Register  828h */
+  __IO uint32_t DVBUSPULSE;      /*!< dev VBUS Pulse Register      82Ch */
+  __IO uint32_t DTHRCTL;         /*!< dev threshold                830h */
+  __IO uint32_t DIEPEMPMSK;      /*!< dev empty msk                834h */
+  __IO uint32_t DEACHINT;        /*!< dedicated EP interrupt       838h */
+  __IO uint32_t DEACHMSK;        /*!< dedicated EP msk             83Ch */
+  uint32_t Reserved40;           /*!< dedicated EP mask            840h */
+  __IO uint32_t DINEP1MSK;       /*!< dedicated EP mask            844h */
+  uint32_t  Reserved44[15];      /*!< Reserved                 844-87Ch */
+  __IO uint32_t DOUTEP1MSK;      /*!< dedicated EP msk             884h */
+} USB_OTG_DeviceTypeDef;
+
+/**
+  * @brief USB_OTG_IN_Endpoint-Specific_Register
+  */
+typedef struct
+{
+  __IO uint32_t DIEPCTL;           /*!< dev IN Endpoint Control Reg    900h + (ep_num * 20h) + 00h */
+  uint32_t Reserved04;             /*!< Reserved                       900h + (ep_num * 20h) + 04h */
+  __IO uint32_t DIEPINT;           /*!< dev IN Endpoint Itr Reg        900h + (ep_num * 20h) + 08h */
+  uint32_t Reserved0C;             /*!< Reserved                       900h + (ep_num * 20h) + 0Ch */
+  __IO uint32_t DIEPTSIZ;          /*!< IN Endpoint Txfer Size         900h + (ep_num * 20h) + 10h */
+  __IO uint32_t DIEPDMA;           /*!< IN Endpoint DMA Address Reg    900h + (ep_num * 20h) + 14h */
+  __IO uint32_t DTXFSTS;           /*!< IN Endpoint Tx FIFO Status Reg 900h + (ep_num * 20h) + 18h */
+  uint32_t Reserved18;             /*!< Reserved  900h+(ep_num*20h)+1Ch-900h+ (ep_num * 20h) + 1Ch */
+} USB_OTG_INEndpointTypeDef;
+
+/**
+  * @brief USB_OTG_OUT_Endpoint-Specific_Registers
+  */
+typedef struct
+{
+  __IO uint32_t DOEPCTL;       /*!< dev OUT Endpoint Control Reg           B00h + (ep_num * 20h) + 00h */
+  uint32_t Reserved04;         /*!< Reserved                               B00h + (ep_num * 20h) + 04h */
+  __IO uint32_t DOEPINT;       /*!< dev OUT Endpoint Itr Reg               B00h + (ep_num * 20h) + 08h */
+  uint32_t Reserved0C;         /*!< Reserved                               B00h + (ep_num * 20h) + 0Ch */
+  __IO uint32_t DOEPTSIZ;      /*!< dev OUT Endpoint Txfer Size            B00h + (ep_num * 20h) + 10h */
+  __IO uint32_t DOEPDMA;       /*!< dev OUT Endpoint DMA Address           B00h + (ep_num * 20h) + 14h */
+  uint32_t Reserved18[2];      /*!< Reserved B00h + (ep_num * 20h) + 18h - B00h + (ep_num * 20h) + 1Ch */
+} USB_OTG_OUTEndpointTypeDef;
+
+/**
+  * @brief USB_OTG_Host_Mode_Register_Structures
+  */
+typedef struct
+{
+  __IO uint32_t HCFG;             /*!< Host Configuration Register          400h */
+  __IO uint32_t HFIR;             /*!< Host Frame Interval Register         404h */
+  __IO uint32_t HFNUM;            /*!< Host Frame Nbr/Frame Remaining       408h */
+  uint32_t Reserved40C;           /*!< Reserved                             40Ch */
+  __IO uint32_t HPTXSTS;          /*!< Host Periodic Tx FIFO/ Queue Status  410h */
+  __IO uint32_t HAINT;            /*!< Host All Channels Interrupt Register 414h */
+  __IO uint32_t HAINTMSK;         /*!< Host All Channels Interrupt Mask     418h */
+} USB_OTG_HostTypeDef;
+
+/**
+  * @brief USB_OTG_Host_Channel_Specific_Registers
+  */
+typedef struct
+{
+  __IO uint32_t HCCHAR;           /*!< Host Channel Characteristics Register    500h */
+  __IO uint32_t HCSPLT;           /*!< Host Channel Split Control Register      504h */
+  __IO uint32_t HCINT;            /*!< Host Channel Interrupt Register          508h */
+  __IO uint32_t HCINTMSK;         /*!< Host Channel Interrupt Mask Register     50Ch */
+  __IO uint32_t HCTSIZ;           /*!< Host Channel Transfer Size Register      510h */
+  __IO uint32_t HCDMA;            /*!< Host Channel DMA Address Register        514h */
+  uint32_t Reserved[2];           /*!< Reserved                                      */
+} USB_OTG_HostChannelTypeDef;
+
+/**
+  * @}
+  */
+
+/** @addtogroup Peripheral_memory_map
+  * @{
+  */
+#define FLASH_BASE            0x08000000UL /*!< FLASH(up to 1 MB) base address in the alias region                         */
+#define SRAM1_BASE            0x20000000UL /*!< SRAM1(128 KB) base address in the alias region                             */
+#define PERIPH_BASE           0x40000000UL /*!< Peripheral base address in the alias region                                */
+#define SRAM1_BB_BASE         0x22000000UL /*!< SRAM1(128 KB) base address in the bit-band region                          */
+#define PERIPH_BB_BASE        0x42000000UL /*!< Peripheral base address in the bit-band region                             */
+#define BKPSRAM_BB_BASE       0x42480000UL /*!< Backup SRAM(4 KB) base address in the bit-band region                      */
+#define FLASH_END             0x0807FFFFUL /*!< FLASH end address                                                          */
+#define FLASH_OTP_BASE        0x1FFF7800UL /*!< Base address of : (up to 528 Bytes) embedded FLASH OTP Area                */
+#define FLASH_OTP_END         0x1FFF7A0FUL /*!< End address of : (up to 528 Bytes) embedded FLASH OTP Area                 */
+
+/* Legacy defines */
+#define SRAM_BASE             SRAM1_BASE
+#define SRAM_BB_BASE          SRAM1_BB_BASE
+
+/*!< Peripheral memory map */
+#define APB1PERIPH_BASE       PERIPH_BASE
+#define APB2PERIPH_BASE       (PERIPH_BASE + 0x00010000UL)
+#define AHB1PERIPH_BASE       (PERIPH_BASE + 0x00020000UL)
+#define AHB2PERIPH_BASE       (PERIPH_BASE + 0x10000000UL)
+
+/*!< APB1 peripherals */
+#define TIM2_BASE             (APB1PERIPH_BASE + 0x0000UL)
+#define TIM3_BASE             (APB1PERIPH_BASE + 0x0400UL)
+#define TIM4_BASE             (APB1PERIPH_BASE + 0x0800UL)
+#define TIM5_BASE             (APB1PERIPH_BASE + 0x0C00UL)
+#define RTC_BASE              (APB1PERIPH_BASE + 0x2800UL)
+#define WWDG_BASE             (APB1PERIPH_BASE + 0x2C00UL)
+#define IWDG_BASE             (APB1PERIPH_BASE + 0x3000UL)
+#define I2S2ext_BASE          (APB1PERIPH_BASE + 0x3400UL)
+#define SPI2_BASE             (APB1PERIPH_BASE + 0x3800UL)
+#define SPI3_BASE             (APB1PERIPH_BASE + 0x3C00UL)
+#define I2S3ext_BASE          (APB1PERIPH_BASE + 0x4000UL)
+#define USART2_BASE           (APB1PERIPH_BASE + 0x4400UL)
+#define I2C1_BASE             (APB1PERIPH_BASE + 0x5400UL)
+#define I2C2_BASE             (APB1PERIPH_BASE + 0x5800UL)
+#define I2C3_BASE             (APB1PERIPH_BASE + 0x5C00UL)
+#define PWR_BASE              (APB1PERIPH_BASE + 0x7000UL)
+
+/*!< APB2 peripherals */
+#define TIM1_BASE             (APB2PERIPH_BASE + 0x0000UL)
+#define USART1_BASE           (APB2PERIPH_BASE + 0x1000UL)
+#define USART6_BASE           (APB2PERIPH_BASE + 0x1400UL)
+#define ADC1_BASE             (APB2PERIPH_BASE + 0x2000UL)
+#define ADC1_COMMON_BASE      (APB2PERIPH_BASE + 0x2300UL)
+/* Legacy define */
+#define ADC_BASE               ADC1_COMMON_BASE
+#define SDIO_BASE             (APB2PERIPH_BASE + 0x2C00UL)
+#define SPI1_BASE             (APB2PERIPH_BASE + 0x3000UL)
+#define SPI4_BASE             (APB2PERIPH_BASE + 0x3400UL)
+#define SYSCFG_BASE           (APB2PERIPH_BASE + 0x3800UL)
+#define EXTI_BASE             (APB2PERIPH_BASE + 0x3C00UL)
+#define TIM9_BASE             (APB2PERIPH_BASE + 0x4000UL)
+#define TIM10_BASE            (APB2PERIPH_BASE + 0x4400UL)
+#define TIM11_BASE            (APB2PERIPH_BASE + 0x4800UL)
+#define SPI5_BASE             (APB2PERIPH_BASE + 0x5000UL)
+
+/*!< AHB1 peripherals */
+#define GPIOA_BASE            (AHB1PERIPH_BASE + 0x0000UL)
+#define GPIOB_BASE            (AHB1PERIPH_BASE + 0x0400UL)
+#define GPIOC_BASE            (AHB1PERIPH_BASE + 0x0800UL)
+#define GPIOD_BASE            (AHB1PERIPH_BASE + 0x0C00UL)
+#define GPIOE_BASE            (AHB1PERIPH_BASE + 0x1000UL)
+#define GPIOH_BASE            (AHB1PERIPH_BASE + 0x1C00UL)
+#define CRC_BASE              (AHB1PERIPH_BASE + 0x3000UL)
+#define RCC_BASE              (AHB1PERIPH_BASE + 0x3800UL)
+#define FLASH_R_BASE          (AHB1PERIPH_BASE + 0x3C00UL)
+#define DMA1_BASE             (AHB1PERIPH_BASE + 0x6000UL)
+#define DMA1_Stream0_BASE     (DMA1_BASE + 0x010UL)
+#define DMA1_Stream1_BASE     (DMA1_BASE + 0x028UL)
+#define DMA1_Stream2_BASE     (DMA1_BASE + 0x040UL)
+#define DMA1_Stream3_BASE     (DMA1_BASE + 0x058UL)
+#define DMA1_Stream4_BASE     (DMA1_BASE + 0x070UL)
+#define DMA1_Stream5_BASE     (DMA1_BASE + 0x088UL)
+#define DMA1_Stream6_BASE     (DMA1_BASE + 0x0A0UL)
+#define DMA1_Stream7_BASE     (DMA1_BASE + 0x0B8UL)
+#define DMA2_BASE             (AHB1PERIPH_BASE + 0x6400UL)
+#define DMA2_Stream0_BASE     (DMA2_BASE + 0x010UL)
+#define DMA2_Stream1_BASE     (DMA2_BASE + 0x028UL)
+#define DMA2_Stream2_BASE     (DMA2_BASE + 0x040UL)
+#define DMA2_Stream3_BASE     (DMA2_BASE + 0x058UL)
+#define DMA2_Stream4_BASE     (DMA2_BASE + 0x070UL)
+#define DMA2_Stream5_BASE     (DMA2_BASE + 0x088UL)
+#define DMA2_Stream6_BASE     (DMA2_BASE + 0x0A0UL)
+#define DMA2_Stream7_BASE     (DMA2_BASE + 0x0B8UL)
+
+
+/*!< Debug MCU registers base address */
+#define DBGMCU_BASE           0xE0042000UL
+/*!< USB registers base address */
+#define USB_OTG_FS_PERIPH_BASE               0x50000000UL
+
+#define USB_OTG_GLOBAL_BASE                  0x000UL
+#define USB_OTG_DEVICE_BASE                  0x800UL
+#define USB_OTG_IN_ENDPOINT_BASE             0x900UL
+#define USB_OTG_OUT_ENDPOINT_BASE            0xB00UL
+#define USB_OTG_EP_REG_SIZE                  0x20UL
+#define USB_OTG_HOST_BASE                    0x400UL
+#define USB_OTG_HOST_PORT_BASE               0x440UL
+#define USB_OTG_HOST_CHANNEL_BASE            0x500UL
+#define USB_OTG_HOST_CHANNEL_SIZE            0x20UL
+#define USB_OTG_PCGCCTL_BASE                 0xE00UL
+#define USB_OTG_FIFO_BASE                    0x1000UL
+#define USB_OTG_FIFO_SIZE                    0x1000UL
+
+#define UID_BASE                     0x1FFF7A10UL           /*!< Unique device ID register base address */
+#define FLASHSIZE_BASE               0x1FFF7A22UL           /*!< FLASH Size register base address       */
+#define PACKAGE_BASE                 0x1FFF7BF0UL           /*!< Package size register base address     */
+/**
+  * @}
+  */
+
+/** @addtogroup Peripheral_declaration
+  * @{
+  */
+#define TIM2                ((TIM_TypeDef *) TIM2_BASE)
+#define TIM3                ((TIM_TypeDef *) TIM3_BASE)
+#define TIM4                ((TIM_TypeDef *) TIM4_BASE)
+#define TIM5                ((TIM_TypeDef *) TIM5_BASE)
+#define RTC                 ((RTC_TypeDef *) RTC_BASE)
+#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)
+#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)
+#define I2S2ext             ((SPI_TypeDef *) I2S2ext_BASE)
+#define SPI2                ((SPI_TypeDef *) SPI2_BASE)
+#define SPI3                ((SPI_TypeDef *) SPI3_BASE)
+#define I2S3ext             ((SPI_TypeDef *) I2S3ext_BASE)
+#define USART2              ((USART_TypeDef *) USART2_BASE)
+#define I2C1                ((I2C_TypeDef *) I2C1_BASE)
+#define I2C2                ((I2C_TypeDef *) I2C2_BASE)
+#define I2C3                ((I2C_TypeDef *) I2C3_BASE)
+#define PWR                 ((PWR_TypeDef *) PWR_BASE)
+#define TIM1                ((TIM_TypeDef *) TIM1_BASE)
+#define USART1              ((USART_TypeDef *) USART1_BASE)
+#define USART6              ((USART_TypeDef *) USART6_BASE)
+#define ADC1                ((ADC_TypeDef *) ADC1_BASE)
+#define ADC1_COMMON         ((ADC_Common_TypeDef *) ADC1_COMMON_BASE)
+/* Legacy define */
+#define ADC                  ADC1_COMMON
+#define SDIO                ((SDIO_TypeDef *) SDIO_BASE)
+#define SPI1                ((SPI_TypeDef *) SPI1_BASE)
+#define SPI4                ((SPI_TypeDef *) SPI4_BASE)
+#define SYSCFG              ((SYSCFG_TypeDef *) SYSCFG_BASE)
+#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)
+#define TIM9                ((TIM_TypeDef *) TIM9_BASE)
+#define TIM10               ((TIM_TypeDef *) TIM10_BASE)
+#define TIM11               ((TIM_TypeDef *) TIM11_BASE)
+#define SPI5                ((SPI_TypeDef *) SPI5_BASE)
+#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)
+#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)
+#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)
+#define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)
+#define GPIOE               ((GPIO_TypeDef *) GPIOE_BASE)
+#define GPIOH               ((GPIO_TypeDef *) GPIOH_BASE)
+#define CRC                 ((CRC_TypeDef *) CRC_BASE)
+#define RCC                 ((RCC_TypeDef *) RCC_BASE)
+#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)
+#define DMA1                ((DMA_TypeDef *) DMA1_BASE)
+#define DMA1_Stream0        ((DMA_Stream_TypeDef *) DMA1_Stream0_BASE)
+#define DMA1_Stream1        ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)
+#define DMA1_Stream2        ((DMA_Stream_TypeDef *) DMA1_Stream2_BASE)
+#define DMA1_Stream3        ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)
+#define DMA1_Stream4        ((DMA_Stream_TypeDef *) DMA1_Stream4_BASE)
+#define DMA1_Stream5        ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE)
+#define DMA1_Stream6        ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE)
+#define DMA1_Stream7        ((DMA_Stream_TypeDef *) DMA1_Stream7_BASE)
+#define DMA2                ((DMA_TypeDef *) DMA2_BASE)
+#define DMA2_Stream0        ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE)
+#define DMA2_Stream1        ((DMA_Stream_TypeDef *) DMA2_Stream1_BASE)
+#define DMA2_Stream2        ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE)
+#define DMA2_Stream3        ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE)
+#define DMA2_Stream4        ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)
+#define DMA2_Stream5        ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE)
+#define DMA2_Stream6        ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE)
+#define DMA2_Stream7        ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE)
+#define DBGMCU              ((DBGMCU_TypeDef *) DBGMCU_BASE)
+#define USB_OTG_FS          ((USB_OTG_GlobalTypeDef *) USB_OTG_FS_PERIPH_BASE)
+
+/**
+  * @}
+  */
+
+/** @addtogroup Exported_constants
+  * @{
+  */
+
+/** @addtogroup Hardware_Constant_Definition
+  * @{
+  */
+#define LSI_STARTUP_TIME                40U /*!< LSI Maximum startup time in us */
+/**
+  * @}
+  */
+
+/** @addtogroup Peripheral_Registers_Bits_Definition
+* @{
+*/
+
+/******************************************************************************/
+/*                         Peripheral Registers_Bits_Definition               */
+/******************************************************************************/
+
+/******************************************************************************/
+/*                                                                            */
+/*                        Analog to Digital Converter                         */
+/*                                                                            */
+/******************************************************************************/
+
+/********************  Bit definition for ADC_SR register  ********************/
+#define ADC_SR_AWD_Pos            (0U)
+#define ADC_SR_AWD_Msk            (0x1UL << ADC_SR_AWD_Pos)                     /*!< 0x00000001 */
+#define ADC_SR_AWD                ADC_SR_AWD_Msk                               /*!<Analog watchdog flag */
+#define ADC_SR_EOC_Pos            (1U)
+#define ADC_SR_EOC_Msk            (0x1UL << ADC_SR_EOC_Pos)                     /*!< 0x00000002 */
+#define ADC_SR_EOC                ADC_SR_EOC_Msk                               /*!<End of conversion */
+#define ADC_SR_JEOC_Pos           (2U)
+#define ADC_SR_JEOC_Msk           (0x1UL << ADC_SR_JEOC_Pos)                    /*!< 0x00000004 */
+#define ADC_SR_JEOC               ADC_SR_JEOC_Msk                              /*!<Injected channel end of conversion */
+#define ADC_SR_JSTRT_Pos          (3U)
+#define ADC_SR_JSTRT_Msk          (0x1UL << ADC_SR_JSTRT_Pos)                   /*!< 0x00000008 */
+#define ADC_SR_JSTRT              ADC_SR_JSTRT_Msk                             /*!<Injected channel Start flag */
+#define ADC_SR_STRT_Pos           (4U)
+#define ADC_SR_STRT_Msk           (0x1UL << ADC_SR_STRT_Pos)                    /*!< 0x00000010 */
+#define ADC_SR_STRT               ADC_SR_STRT_Msk                              /*!<Regular channel Start flag */
+#define ADC_SR_OVR_Pos            (5U)
+#define ADC_SR_OVR_Msk            (0x1UL << ADC_SR_OVR_Pos)                     /*!< 0x00000020 */
+#define ADC_SR_OVR                ADC_SR_OVR_Msk                               /*!<Overrun flag */
+
+/*******************  Bit definition for ADC_CR1 register  ********************/
+#define ADC_CR1_AWDCH_Pos         (0U)
+#define ADC_CR1_AWDCH_Msk         (0x1FUL << ADC_CR1_AWDCH_Pos)                 /*!< 0x0000001F */
+#define ADC_CR1_AWDCH             ADC_CR1_AWDCH_Msk                            /*!<AWDCH[4:0] bits (Analog watchdog channel select bits) */
+#define ADC_CR1_AWDCH_0           (0x01UL << ADC_CR1_AWDCH_Pos)                 /*!< 0x00000001 */
+#define ADC_CR1_AWDCH_1           (0x02UL << ADC_CR1_AWDCH_Pos)                 /*!< 0x00000002 */
+#define ADC_CR1_AWDCH_2           (0x04UL << ADC_CR1_AWDCH_Pos)                 /*!< 0x00000004 */
+#define ADC_CR1_AWDCH_3           (0x08UL << ADC_CR1_AWDCH_Pos)                 /*!< 0x00000008 */
+#define ADC_CR1_AWDCH_4           (0x10UL << ADC_CR1_AWDCH_Pos)                 /*!< 0x00000010 */
+#define ADC_CR1_EOCIE_Pos         (5U)
+#define ADC_CR1_EOCIE_Msk         (0x1UL << ADC_CR1_EOCIE_Pos)                  /*!< 0x00000020 */
+#define ADC_CR1_EOCIE             ADC_CR1_EOCIE_Msk                            /*!<Interrupt enable for EOC */
+#define ADC_CR1_AWDIE_Pos         (6U)
+#define ADC_CR1_AWDIE_Msk         (0x1UL << ADC_CR1_AWDIE_Pos)                  /*!< 0x00000040 */
+#define ADC_CR1_AWDIE             ADC_CR1_AWDIE_Msk                            /*!<AAnalog Watchdog interrupt enable */
+#define ADC_CR1_JEOCIE_Pos        (7U)
+#define ADC_CR1_JEOCIE_Msk        (0x1UL << ADC_CR1_JEOCIE_Pos)                 /*!< 0x00000080 */
+#define ADC_CR1_JEOCIE            ADC_CR1_JEOCIE_Msk                           /*!<Interrupt enable for injected channels */
+#define ADC_CR1_SCAN_Pos          (8U)
+#define ADC_CR1_SCAN_Msk          (0x1UL << ADC_CR1_SCAN_Pos)                   /*!< 0x00000100 */
+#define ADC_CR1_SCAN              ADC_CR1_SCAN_Msk                             /*!<Scan mode */
+#define ADC_CR1_AWDSGL_Pos        (9U)
+#define ADC_CR1_AWDSGL_Msk        (0x1UL << ADC_CR1_AWDSGL_Pos)                 /*!< 0x00000200 */
+#define ADC_CR1_AWDSGL            ADC_CR1_AWDSGL_Msk                           /*!<Enable the watchdog on a single channel in scan mode */
+#define ADC_CR1_JAUTO_Pos         (10U)
+#define ADC_CR1_JAUTO_Msk         (0x1UL << ADC_CR1_JAUTO_Pos)                  /*!< 0x00000400 */
+#define ADC_CR1_JAUTO             ADC_CR1_JAUTO_Msk                            /*!<Automatic injected group conversion */
+#define ADC_CR1_DISCEN_Pos        (11U)
+#define ADC_CR1_DISCEN_Msk        (0x1UL << ADC_CR1_DISCEN_Pos)                 /*!< 0x00000800 */
+#define ADC_CR1_DISCEN            ADC_CR1_DISCEN_Msk                           /*!<Discontinuous mode on regular channels */
+#define ADC_CR1_JDISCEN_Pos       (12U)
+#define ADC_CR1_JDISCEN_Msk       (0x1UL << ADC_CR1_JDISCEN_Pos)                /*!< 0x00001000 */
+#define ADC_CR1_JDISCEN           ADC_CR1_JDISCEN_Msk                          /*!<Discontinuous mode on injected channels */
+#define ADC_CR1_DISCNUM_Pos       (13U)
+#define ADC_CR1_DISCNUM_Msk       (0x7UL << ADC_CR1_DISCNUM_Pos)                /*!< 0x0000E000 */
+#define ADC_CR1_DISCNUM           ADC_CR1_DISCNUM_Msk                          /*!<DISCNUM[2:0] bits (Discontinuous mode channel count) */
+#define ADC_CR1_DISCNUM_0         (0x1UL << ADC_CR1_DISCNUM_Pos)                /*!< 0x00002000 */
+#define ADC_CR1_DISCNUM_1         (0x2UL << ADC_CR1_DISCNUM_Pos)                /*!< 0x00004000 */
+#define ADC_CR1_DISCNUM_2         (0x4UL << ADC_CR1_DISCNUM_Pos)                /*!< 0x00008000 */
+#define ADC_CR1_JAWDEN_Pos        (22U)
+#define ADC_CR1_JAWDEN_Msk        (0x1UL << ADC_CR1_JAWDEN_Pos)                 /*!< 0x00400000 */
+#define ADC_CR1_JAWDEN            ADC_CR1_JAWDEN_Msk                           /*!<Analog watchdog enable on injected channels */
+#define ADC_CR1_AWDEN_Pos         (23U)
+#define ADC_CR1_AWDEN_Msk         (0x1UL << ADC_CR1_AWDEN_Pos)                  /*!< 0x00800000 */
+#define ADC_CR1_AWDEN             ADC_CR1_AWDEN_Msk                            /*!<Analog watchdog enable on regular channels */
+#define ADC_CR1_RES_Pos           (24U)
+#define ADC_CR1_RES_Msk           (0x3UL << ADC_CR1_RES_Pos)                    /*!< 0x03000000 */
+#define ADC_CR1_RES               ADC_CR1_RES_Msk                              /*!<RES[2:0] bits (Resolution) */
+#define ADC_CR1_RES_0             (0x1UL << ADC_CR1_RES_Pos)                    /*!< 0x01000000 */
+#define ADC_CR1_RES_1             (0x2UL << ADC_CR1_RES_Pos)                    /*!< 0x02000000 */
+#define ADC_CR1_OVRIE_Pos         (26U)
+#define ADC_CR1_OVRIE_Msk         (0x1UL << ADC_CR1_OVRIE_Pos)                  /*!< 0x04000000 */
+#define ADC_CR1_OVRIE             ADC_CR1_OVRIE_Msk                            /*!<overrun interrupt enable */
+
+/*******************  Bit definition for ADC_CR2 register  ********************/
+#define ADC_CR2_ADON_Pos          (0U)
+#define ADC_CR2_ADON_Msk          (0x1UL << ADC_CR2_ADON_Pos)                   /*!< 0x00000001 */
+#define ADC_CR2_ADON              ADC_CR2_ADON_Msk                             /*!<A/D Converter ON / OFF */
+#define ADC_CR2_CONT_Pos          (1U)
+#define ADC_CR2_CONT_Msk          (0x1UL << ADC_CR2_CONT_Pos)                   /*!< 0x00000002 */
+#define ADC_CR2_CONT              ADC_CR2_CONT_Msk                             /*!<Continuous Conversion */
+#define ADC_CR2_DMA_Pos           (8U)
+#define ADC_CR2_DMA_Msk           (0x1UL << ADC_CR2_DMA_Pos)                    /*!< 0x00000100 */
+#define ADC_CR2_DMA               ADC_CR2_DMA_Msk                              /*!<Direct Memory access mode */
+#define ADC_CR2_DDS_Pos           (9U)
+#define ADC_CR2_DDS_Msk           (0x1UL << ADC_CR2_DDS_Pos)                    /*!< 0x00000200 */
+#define ADC_CR2_DDS               ADC_CR2_DDS_Msk                              /*!<DMA disable selection (Single ADC) */
+#define ADC_CR2_EOCS_Pos          (10U)
+#define ADC_CR2_EOCS_Msk          (0x1UL << ADC_CR2_EOCS_Pos)                   /*!< 0x00000400 */
+#define ADC_CR2_EOCS              ADC_CR2_EOCS_Msk                             /*!<End of conversion selection */
+#define ADC_CR2_ALIGN_Pos         (11U)
+#define ADC_CR2_ALIGN_Msk         (0x1UL << ADC_CR2_ALIGN_Pos)                  /*!< 0x00000800 */
+#define ADC_CR2_ALIGN             ADC_CR2_ALIGN_Msk                            /*!<Data Alignment */
+#define ADC_CR2_JEXTSEL_Pos       (16U)
+#define ADC_CR2_JEXTSEL_Msk       (0xFUL << ADC_CR2_JEXTSEL_Pos)                /*!< 0x000F0000 */
+#define ADC_CR2_JEXTSEL           ADC_CR2_JEXTSEL_Msk                          /*!<JEXTSEL[3:0] bits (External event select for injected group) */
+#define ADC_CR2_JEXTSEL_0         (0x1UL << ADC_CR2_JEXTSEL_Pos)                /*!< 0x00010000 */
+#define ADC_CR2_JEXTSEL_1         (0x2UL << ADC_CR2_JEXTSEL_Pos)                /*!< 0x00020000 */
+#define ADC_CR2_JEXTSEL_2         (0x4UL << ADC_CR2_JEXTSEL_Pos)                /*!< 0x00040000 */
+#define ADC_CR2_JEXTSEL_3         (0x8UL << ADC_CR2_JEXTSEL_Pos)                /*!< 0x00080000 */
+#define ADC_CR2_JEXTEN_Pos        (20U)
+#define ADC_CR2_JEXTEN_Msk        (0x3UL << ADC_CR2_JEXTEN_Pos)                 /*!< 0x00300000 */
+#define ADC_CR2_JEXTEN            ADC_CR2_JEXTEN_Msk                           /*!<JEXTEN[1:0] bits (External Trigger Conversion mode for injected channelsp) */
+#define ADC_CR2_JEXTEN_0          (0x1UL << ADC_CR2_JEXTEN_Pos)                 /*!< 0x00100000 */
+#define ADC_CR2_JEXTEN_1          (0x2UL << ADC_CR2_JEXTEN_Pos)                 /*!< 0x00200000 */
+#define ADC_CR2_JSWSTART_Pos      (22U)
+#define ADC_CR2_JSWSTART_Msk      (0x1UL << ADC_CR2_JSWSTART_Pos)               /*!< 0x00400000 */
+#define ADC_CR2_JSWSTART          ADC_CR2_JSWSTART_Msk                         /*!<Start Conversion of injected channels */
+#define ADC_CR2_EXTSEL_Pos        (24U)
+#define ADC_CR2_EXTSEL_Msk        (0xFUL << ADC_CR2_EXTSEL_Pos)                 /*!< 0x0F000000 */
+#define ADC_CR2_EXTSEL            ADC_CR2_EXTSEL_Msk                           /*!<EXTSEL[3:0] bits (External Event Select for regular group) */
+#define ADC_CR2_EXTSEL_0          (0x1UL << ADC_CR2_EXTSEL_Pos)                 /*!< 0x01000000 */
+#define ADC_CR2_EXTSEL_1          (0x2UL << ADC_CR2_EXTSEL_Pos)                 /*!< 0x02000000 */
+#define ADC_CR2_EXTSEL_2          (0x4UL << ADC_CR2_EXTSEL_Pos)                 /*!< 0x04000000 */
+#define ADC_CR2_EXTSEL_3          (0x8UL << ADC_CR2_EXTSEL_Pos)                 /*!< 0x08000000 */
+#define ADC_CR2_EXTEN_Pos         (28U)
+#define ADC_CR2_EXTEN_Msk         (0x3UL << ADC_CR2_EXTEN_Pos)                  /*!< 0x30000000 */
+#define ADC_CR2_EXTEN             ADC_CR2_EXTEN_Msk                            /*!<EXTEN[1:0] bits (External Trigger Conversion mode for regular channelsp) */
+#define ADC_CR2_EXTEN_0           (0x1UL << ADC_CR2_EXTEN_Pos)                  /*!< 0x10000000 */
+#define ADC_CR2_EXTEN_1           (0x2UL << ADC_CR2_EXTEN_Pos)                  /*!< 0x20000000 */
+#define ADC_CR2_SWSTART_Pos       (30U)
+#define ADC_CR2_SWSTART_Msk       (0x1UL << ADC_CR2_SWSTART_Pos)                /*!< 0x40000000 */
+#define ADC_CR2_SWSTART           ADC_CR2_SWSTART_Msk                          /*!<Start Conversion of regular channels */
+
+/******************  Bit definition for ADC_SMPR1 register  *******************/
+#define ADC_SMPR1_SMP10_Pos       (0U)
+#define ADC_SMPR1_SMP10_Msk       (0x7UL << ADC_SMPR1_SMP10_Pos)                /*!< 0x00000007 */
+#define ADC_SMPR1_SMP10           ADC_SMPR1_SMP10_Msk                          /*!<SMP10[2:0] bits (Channel 10 Sample time selection) */
+#define ADC_SMPR1_SMP10_0         (0x1UL << ADC_SMPR1_SMP10_Pos)                /*!< 0x00000001 */
+#define ADC_SMPR1_SMP10_1         (0x2UL << ADC_SMPR1_SMP10_Pos)                /*!< 0x00000002 */
+#define ADC_SMPR1_SMP10_2         (0x4UL << ADC_SMPR1_SMP10_Pos)                /*!< 0x00000004 */
+#define ADC_SMPR1_SMP11_Pos       (3U)
+#define ADC_SMPR1_SMP11_Msk       (0x7UL << ADC_SMPR1_SMP11_Pos)                /*!< 0x00000038 */
+#define ADC_SMPR1_SMP11           ADC_SMPR1_SMP11_Msk                          /*!<SMP11[2:0] bits (Channel 11 Sample time selection) */
+#define ADC_SMPR1_SMP11_0         (0x1UL << ADC_SMPR1_SMP11_Pos)                /*!< 0x00000008 */
+#define ADC_SMPR1_SMP11_1         (0x2UL << ADC_SMPR1_SMP11_Pos)                /*!< 0x00000010 */
+#define ADC_SMPR1_SMP11_2         (0x4UL << ADC_SMPR1_SMP11_Pos)                /*!< 0x00000020 */
+#define ADC_SMPR1_SMP12_Pos       (6U)
+#define ADC_SMPR1_SMP12_Msk       (0x7UL << ADC_SMPR1_SMP12_Pos)                /*!< 0x000001C0 */
+#define ADC_SMPR1_SMP12           ADC_SMPR1_SMP12_Msk                          /*!<SMP12[2:0] bits (Channel 12 Sample time selection) */
+#define ADC_SMPR1_SMP12_0         (0x1UL << ADC_SMPR1_SMP12_Pos)                /*!< 0x00000040 */
+#define ADC_SMPR1_SMP12_1         (0x2UL << ADC_SMPR1_SMP12_Pos)                /*!< 0x00000080 */
+#define ADC_SMPR1_SMP12_2         (0x4UL << ADC_SMPR1_SMP12_Pos)                /*!< 0x00000100 */
+#define ADC_SMPR1_SMP13_Pos       (9U)
+#define ADC_SMPR1_SMP13_Msk       (0x7UL << ADC_SMPR1_SMP13_Pos)                /*!< 0x00000E00 */
+#define ADC_SMPR1_SMP13           ADC_SMPR1_SMP13_Msk                          /*!<SMP13[2:0] bits (Channel 13 Sample time selection) */
+#define ADC_SMPR1_SMP13_0         (0x1UL << ADC_SMPR1_SMP13_Pos)                /*!< 0x00000200 */
+#define ADC_SMPR1_SMP13_1         (0x2UL << ADC_SMPR1_SMP13_Pos)                /*!< 0x00000400 */
+#define ADC_SMPR1_SMP13_2         (0x4UL << ADC_SMPR1_SMP13_Pos)                /*!< 0x00000800 */
+#define ADC_SMPR1_SMP14_Pos       (12U)
+#define ADC_SMPR1_SMP14_Msk       (0x7UL << ADC_SMPR1_SMP14_Pos)                /*!< 0x00007000 */
+#define ADC_SMPR1_SMP14           ADC_SMPR1_SMP14_Msk                          /*!<SMP14[2:0] bits (Channel 14 Sample time selection) */
+#define ADC_SMPR1_SMP14_0         (0x1UL << ADC_SMPR1_SMP14_Pos)                /*!< 0x00001000 */
+#define ADC_SMPR1_SMP14_1         (0x2UL << ADC_SMPR1_SMP14_Pos)                /*!< 0x00002000 */
+#define ADC_SMPR1_SMP14_2         (0x4UL << ADC_SMPR1_SMP14_Pos)                /*!< 0x00004000 */
+#define ADC_SMPR1_SMP15_Pos       (15U)
+#define ADC_SMPR1_SMP15_Msk       (0x7UL << ADC_SMPR1_SMP15_Pos)                /*!< 0x00038000 */
+#define ADC_SMPR1_SMP15           ADC_SMPR1_SMP15_Msk                          /*!<SMP15[2:0] bits (Channel 15 Sample time selection) */
+#define ADC_SMPR1_SMP15_0         (0x1UL << ADC_SMPR1_SMP15_Pos)                /*!< 0x00008000 */
+#define ADC_SMPR1_SMP15_1         (0x2UL << ADC_SMPR1_SMP15_Pos)                /*!< 0x00010000 */
+#define ADC_SMPR1_SMP15_2         (0x4UL << ADC_SMPR1_SMP15_Pos)                /*!< 0x00020000 */
+#define ADC_SMPR1_SMP16_Pos       (18U)
+#define ADC_SMPR1_SMP16_Msk       (0x7UL << ADC_SMPR1_SMP16_Pos)                /*!< 0x001C0000 */
+#define ADC_SMPR1_SMP16           ADC_SMPR1_SMP16_Msk                          /*!<SMP16[2:0] bits (Channel 16 Sample time selection) */
+#define ADC_SMPR1_SMP16_0         (0x1UL << ADC_SMPR1_SMP16_Pos)                /*!< 0x00040000 */
+#define ADC_SMPR1_SMP16_1         (0x2UL << ADC_SMPR1_SMP16_Pos)                /*!< 0x00080000 */
+#define ADC_SMPR1_SMP16_2         (0x4UL << ADC_SMPR1_SMP16_Pos)                /*!< 0x00100000 */
+#define ADC_SMPR1_SMP17_Pos       (21U)
+#define ADC_SMPR1_SMP17_Msk       (0x7UL << ADC_SMPR1_SMP17_Pos)                /*!< 0x00E00000 */
+#define ADC_SMPR1_SMP17           ADC_SMPR1_SMP17_Msk                          /*!<SMP17[2:0] bits (Channel 17 Sample time selection) */
+#define ADC_SMPR1_SMP17_0         (0x1UL << ADC_SMPR1_SMP17_Pos)                /*!< 0x00200000 */
+#define ADC_SMPR1_SMP17_1         (0x2UL << ADC_SMPR1_SMP17_Pos)                /*!< 0x00400000 */
+#define ADC_SMPR1_SMP17_2         (0x4UL << ADC_SMPR1_SMP17_Pos)                /*!< 0x00800000 */
+#define ADC_SMPR1_SMP18_Pos       (24U)
+#define ADC_SMPR1_SMP18_Msk       (0x7UL << ADC_SMPR1_SMP18_Pos)                /*!< 0x07000000 */
+#define ADC_SMPR1_SMP18           ADC_SMPR1_SMP18_Msk                          /*!<SMP18[2:0] bits (Channel 18 Sample time selection) */
+#define ADC_SMPR1_SMP18_0         (0x1UL << ADC_SMPR1_SMP18_Pos)                /*!< 0x01000000 */
+#define ADC_SMPR1_SMP18_1         (0x2UL << ADC_SMPR1_SMP18_Pos)                /*!< 0x02000000 */
+#define ADC_SMPR1_SMP18_2         (0x4UL << ADC_SMPR1_SMP18_Pos)                /*!< 0x04000000 */
+
+/******************  Bit definition for ADC_SMPR2 register  *******************/
+#define ADC_SMPR2_SMP0_Pos        (0U)
+#define ADC_SMPR2_SMP0_Msk        (0x7UL << ADC_SMPR2_SMP0_Pos)                 /*!< 0x00000007 */
+#define ADC_SMPR2_SMP0            ADC_SMPR2_SMP0_Msk                           /*!<SMP0[2:0] bits (Channel 0 Sample time selection) */
+#define ADC_SMPR2_SMP0_0          (0x1UL << ADC_SMPR2_SMP0_Pos)                 /*!< 0x00000001 */
+#define ADC_SMPR2_SMP0_1          (0x2UL << ADC_SMPR2_SMP0_Pos)                 /*!< 0x00000002 */
+#define ADC_SMPR2_SMP0_2          (0x4UL << ADC_SMPR2_SMP0_Pos)                 /*!< 0x00000004 */
+#define ADC_SMPR2_SMP1_Pos        (3U)
+#define ADC_SMPR2_SMP1_Msk        (0x7UL << ADC_SMPR2_SMP1_Pos)                 /*!< 0x00000038 */
+#define ADC_SMPR2_SMP1            ADC_SMPR2_SMP1_Msk                           /*!<SMP1[2:0] bits (Channel 1 Sample time selection) */
+#define ADC_SMPR2_SMP1_0          (0x1UL << ADC_SMPR2_SMP1_Pos)                 /*!< 0x00000008 */
+#define ADC_SMPR2_SMP1_1          (0x2UL << ADC_SMPR2_SMP1_Pos)                 /*!< 0x00000010 */
+#define ADC_SMPR2_SMP1_2          (0x4UL << ADC_SMPR2_SMP1_Pos)                 /*!< 0x00000020 */
+#define ADC_SMPR2_SMP2_Pos        (6U)
+#define ADC_SMPR2_SMP2_Msk        (0x7UL << ADC_SMPR2_SMP2_Pos)                 /*!< 0x000001C0 */
+#define ADC_SMPR2_SMP2            ADC_SMPR2_SMP2_Msk                           /*!<SMP2[2:0] bits (Channel 2 Sample time selection) */
+#define ADC_SMPR2_SMP2_0          (0x1UL << ADC_SMPR2_SMP2_Pos)                 /*!< 0x00000040 */
+#define ADC_SMPR2_SMP2_1          (0x2UL << ADC_SMPR2_SMP2_Pos)                 /*!< 0x00000080 */
+#define ADC_SMPR2_SMP2_2          (0x4UL << ADC_SMPR2_SMP2_Pos)                 /*!< 0x00000100 */
+#define ADC_SMPR2_SMP3_Pos        (9U)
+#define ADC_SMPR2_SMP3_Msk        (0x7UL << ADC_SMPR2_SMP3_Pos)                 /*!< 0x00000E00 */
+#define ADC_SMPR2_SMP3            ADC_SMPR2_SMP3_Msk                           /*!<SMP3[2:0] bits (Channel 3 Sample time selection) */
+#define ADC_SMPR2_SMP3_0          (0x1UL << ADC_SMPR2_SMP3_Pos)                 /*!< 0x00000200 */
+#define ADC_SMPR2_SMP3_1          (0x2UL << ADC_SMPR2_SMP3_Pos)                 /*!< 0x00000400 */
+#define ADC_SMPR2_SMP3_2          (0x4UL << ADC_SMPR2_SMP3_Pos)                 /*!< 0x00000800 */
+#define ADC_SMPR2_SMP4_Pos        (12U)
+#define ADC_SMPR2_SMP4_Msk        (0x7UL << ADC_SMPR2_SMP4_Pos)                 /*!< 0x00007000 */
+#define ADC_SMPR2_SMP4            ADC_SMPR2_SMP4_Msk                           /*!<SMP4[2:0] bits (Channel 4 Sample time selection) */
+#define ADC_SMPR2_SMP4_0          (0x1UL << ADC_SMPR2_SMP4_Pos)                 /*!< 0x00001000 */
+#define ADC_SMPR2_SMP4_1          (0x2UL << ADC_SMPR2_SMP4_Pos)                 /*!< 0x00002000 */
+#define ADC_SMPR2_SMP4_2          (0x4UL << ADC_SMPR2_SMP4_Pos)                 /*!< 0x00004000 */
+#define ADC_SMPR2_SMP5_Pos        (15U)
+#define ADC_SMPR2_SMP5_Msk        (0x7UL << ADC_SMPR2_SMP5_Pos)                 /*!< 0x00038000 */
+#define ADC_SMPR2_SMP5            ADC_SMPR2_SMP5_Msk                           /*!<SMP5[2:0] bits (Channel 5 Sample time selection) */
+#define ADC_SMPR2_SMP5_0          (0x1UL << ADC_SMPR2_SMP5_Pos)                 /*!< 0x00008000 */
+#define ADC_SMPR2_SMP5_1          (0x2UL << ADC_SMPR2_SMP5_Pos)                 /*!< 0x00010000 */
+#define ADC_SMPR2_SMP5_2          (0x4UL << ADC_SMPR2_SMP5_Pos)                 /*!< 0x00020000 */
+#define ADC_SMPR2_SMP6_Pos        (18U)
+#define ADC_SMPR2_SMP6_Msk        (0x7UL << ADC_SMPR2_SMP6_Pos)                 /*!< 0x001C0000 */
+#define ADC_SMPR2_SMP6            ADC_SMPR2_SMP6_Msk                           /*!<SMP6[2:0] bits (Channel 6 Sample time selection) */
+#define ADC_SMPR2_SMP6_0          (0x1UL << ADC_SMPR2_SMP6_Pos)                 /*!< 0x00040000 */
+#define ADC_SMPR2_SMP6_1          (0x2UL << ADC_SMPR2_SMP6_Pos)                 /*!< 0x00080000 */
+#define ADC_SMPR2_SMP6_2          (0x4UL << ADC_SMPR2_SMP6_Pos)                 /*!< 0x00100000 */
+#define ADC_SMPR2_SMP7_Pos        (21U)
+#define ADC_SMPR2_SMP7_Msk        (0x7UL << ADC_SMPR2_SMP7_Pos)                 /*!< 0x00E00000 */
+#define ADC_SMPR2_SMP7            ADC_SMPR2_SMP7_Msk                           /*!<SMP7[2:0] bits (Channel 7 Sample time selection) */
+#define ADC_SMPR2_SMP7_0          (0x1UL << ADC_SMPR2_SMP7_Pos)                 /*!< 0x00200000 */
+#define ADC_SMPR2_SMP7_1          (0x2UL << ADC_SMPR2_SMP7_Pos)                 /*!< 0x00400000 */
+#define ADC_SMPR2_SMP7_2          (0x4UL << ADC_SMPR2_SMP7_Pos)                 /*!< 0x00800000 */
+#define ADC_SMPR2_SMP8_Pos        (24U)
+#define ADC_SMPR2_SMP8_Msk        (0x7UL << ADC_SMPR2_SMP8_Pos)                 /*!< 0x07000000 */
+#define ADC_SMPR2_SMP8            ADC_SMPR2_SMP8_Msk                           /*!<SMP8[2:0] bits (Channel 8 Sample time selection) */
+#define ADC_SMPR2_SMP8_0          (0x1UL << ADC_SMPR2_SMP8_Pos)                 /*!< 0x01000000 */
+#define ADC_SMPR2_SMP8_1          (0x2UL << ADC_SMPR2_SMP8_Pos)                 /*!< 0x02000000 */
+#define ADC_SMPR2_SMP8_2          (0x4UL << ADC_SMPR2_SMP8_Pos)                 /*!< 0x04000000 */
+#define ADC_SMPR2_SMP9_Pos        (27U)
+#define ADC_SMPR2_SMP9_Msk        (0x7UL << ADC_SMPR2_SMP9_Pos)                 /*!< 0x38000000 */
+#define ADC_SMPR2_SMP9            ADC_SMPR2_SMP9_Msk                           /*!<SMP9[2:0] bits (Channel 9 Sample time selection) */
+#define ADC_SMPR2_SMP9_0          (0x1UL << ADC_SMPR2_SMP9_Pos)                 /*!< 0x08000000 */
+#define ADC_SMPR2_SMP9_1          (0x2UL << ADC_SMPR2_SMP9_Pos)                 /*!< 0x10000000 */
+#define ADC_SMPR2_SMP9_2          (0x4UL << ADC_SMPR2_SMP9_Pos)                 /*!< 0x20000000 */
+
+/******************  Bit definition for ADC_JOFR1 register  *******************/
+#define ADC_JOFR1_JOFFSET1_Pos    (0U)
+#define ADC_JOFR1_JOFFSET1_Msk    (0xFFFUL << ADC_JOFR1_JOFFSET1_Pos)           /*!< 0x00000FFF */
+#define ADC_JOFR1_JOFFSET1        ADC_JOFR1_JOFFSET1_Msk                       /*!<Data offset for injected channel 1 */
+
+/******************  Bit definition for ADC_JOFR2 register  *******************/
+#define ADC_JOFR2_JOFFSET2_Pos    (0U)
+#define ADC_JOFR2_JOFFSET2_Msk    (0xFFFUL << ADC_JOFR2_JOFFSET2_Pos)           /*!< 0x00000FFF */
+#define ADC_JOFR2_JOFFSET2        ADC_JOFR2_JOFFSET2_Msk                       /*!<Data offset for injected channel 2 */
+
+/******************  Bit definition for ADC_JOFR3 register  *******************/
+#define ADC_JOFR3_JOFFSET3_Pos    (0U)
+#define ADC_JOFR3_JOFFSET3_Msk    (0xFFFUL << ADC_JOFR3_JOFFSET3_Pos)           /*!< 0x00000FFF */
+#define ADC_JOFR3_JOFFSET3        ADC_JOFR3_JOFFSET3_Msk                       /*!<Data offset for injected channel 3 */
+
+/******************  Bit definition for ADC_JOFR4 register  *******************/
+#define ADC_JOFR4_JOFFSET4_Pos    (0U)
+#define ADC_JOFR4_JOFFSET4_Msk    (0xFFFUL << ADC_JOFR4_JOFFSET4_Pos)           /*!< 0x00000FFF */
+#define ADC_JOFR4_JOFFSET4        ADC_JOFR4_JOFFSET4_Msk                       /*!<Data offset for injected channel 4 */
+
+/*******************  Bit definition for ADC_HTR register  ********************/
+#define ADC_HTR_HT_Pos            (0U)
+#define ADC_HTR_HT_Msk            (0xFFFUL << ADC_HTR_HT_Pos)                   /*!< 0x00000FFF */
+#define ADC_HTR_HT                ADC_HTR_HT_Msk                               /*!<Analog watchdog high threshold */
+
+/*******************  Bit definition for ADC_LTR register  ********************/
+#define ADC_LTR_LT_Pos            (0U)
+#define ADC_LTR_LT_Msk            (0xFFFUL << ADC_LTR_LT_Pos)                   /*!< 0x00000FFF */
+#define ADC_LTR_LT                ADC_LTR_LT_Msk                               /*!<Analog watchdog low threshold */
+
+/*******************  Bit definition for ADC_SQR1 register  *******************/
+#define ADC_SQR1_SQ13_Pos         (0U)
+#define ADC_SQR1_SQ13_Msk         (0x1FUL << ADC_SQR1_SQ13_Pos)                 /*!< 0x0000001F */
+#define ADC_SQR1_SQ13             ADC_SQR1_SQ13_Msk                            /*!<SQ13[4:0] bits (13th conversion in regular sequence) */
+#define ADC_SQR1_SQ13_0           (0x01UL << ADC_SQR1_SQ13_Pos)                 /*!< 0x00000001 */
+#define ADC_SQR1_SQ13_1           (0x02UL << ADC_SQR1_SQ13_Pos)                 /*!< 0x00000002 */
+#define ADC_SQR1_SQ13_2           (0x04UL << ADC_SQR1_SQ13_Pos)                 /*!< 0x00000004 */
+#define ADC_SQR1_SQ13_3           (0x08UL << ADC_SQR1_SQ13_Pos)                 /*!< 0x00000008 */
+#define ADC_SQR1_SQ13_4           (0x10UL << ADC_SQR1_SQ13_Pos)                 /*!< 0x00000010 */
+#define ADC_SQR1_SQ14_Pos         (5U)
+#define ADC_SQR1_SQ14_Msk         (0x1FUL << ADC_SQR1_SQ14_Pos)                 /*!< 0x000003E0 */
+#define ADC_SQR1_SQ14             ADC_SQR1_SQ14_Msk                            /*!<SQ14[4:0] bits (14th conversion in regular sequence) */
+#define ADC_SQR1_SQ14_0           (0x01UL << ADC_SQR1_SQ14_Pos)                 /*!< 0x00000020 */
+#define ADC_SQR1_SQ14_1           (0x02UL << ADC_SQR1_SQ14_Pos)                 /*!< 0x00000040 */
+#define ADC_SQR1_SQ14_2           (0x04UL << ADC_SQR1_SQ14_Pos)                 /*!< 0x00000080 */
+#define ADC_SQR1_SQ14_3           (0x08UL << ADC_SQR1_SQ14_Pos)                 /*!< 0x00000100 */
+#define ADC_SQR1_SQ14_4           (0x10UL << ADC_SQR1_SQ14_Pos)                 /*!< 0x00000200 */
+#define ADC_SQR1_SQ15_Pos         (10U)
+#define ADC_SQR1_SQ15_Msk         (0x1FUL << ADC_SQR1_SQ15_Pos)                 /*!< 0x00007C00 */
+#define ADC_SQR1_SQ15             ADC_SQR1_SQ15_Msk                            /*!<SQ15[4:0] bits (15th conversion in regular sequence) */
+#define ADC_SQR1_SQ15_0           (0x01UL << ADC_SQR1_SQ15_Pos)                 /*!< 0x00000400 */
+#define ADC_SQR1_SQ15_1           (0x02UL << ADC_SQR1_SQ15_Pos)                 /*!< 0x00000800 */
+#define ADC_SQR1_SQ15_2           (0x04UL << ADC_SQR1_SQ15_Pos)                 /*!< 0x00001000 */
+#define ADC_SQR1_SQ15_3           (0x08UL << ADC_SQR1_SQ15_Pos)                 /*!< 0x00002000 */
+#define ADC_SQR1_SQ15_4           (0x10UL << ADC_SQR1_SQ15_Pos)                 /*!< 0x00004000 */
+#define ADC_SQR1_SQ16_Pos         (15U)
+#define ADC_SQR1_SQ16_Msk         (0x1FUL << ADC_SQR1_SQ16_Pos)                 /*!< 0x000F8000 */
+#define ADC_SQR1_SQ16             ADC_SQR1_SQ16_Msk                            /*!<SQ16[4:0] bits (16th conversion in regular sequence) */
+#define ADC_SQR1_SQ16_0           (0x01UL << ADC_SQR1_SQ16_Pos)                 /*!< 0x00008000 */
+#define ADC_SQR1_SQ16_1           (0x02UL << ADC_SQR1_SQ16_Pos)                 /*!< 0x00010000 */
+#define ADC_SQR1_SQ16_2           (0x04UL << ADC_SQR1_SQ16_Pos)                 /*!< 0x00020000 */
+#define ADC_SQR1_SQ16_3           (0x08UL << ADC_SQR1_SQ16_Pos)                 /*!< 0x00040000 */
+#define ADC_SQR1_SQ16_4           (0x10UL << ADC_SQR1_SQ16_Pos)                 /*!< 0x00080000 */
+#define ADC_SQR1_L_Pos            (20U)
+#define ADC_SQR1_L_Msk            (0xFUL << ADC_SQR1_L_Pos)                     /*!< 0x00F00000 */
+#define ADC_SQR1_L                ADC_SQR1_L_Msk                               /*!<L[3:0] bits (Regular channel sequence length) */
+#define ADC_SQR1_L_0              (0x1UL << ADC_SQR1_L_Pos)                     /*!< 0x00100000 */
+#define ADC_SQR1_L_1              (0x2UL << ADC_SQR1_L_Pos)                     /*!< 0x00200000 */
+#define ADC_SQR1_L_2              (0x4UL << ADC_SQR1_L_Pos)                     /*!< 0x00400000 */
+#define ADC_SQR1_L_3              (0x8UL << ADC_SQR1_L_Pos)                     /*!< 0x00800000 */
+
+/*******************  Bit definition for ADC_SQR2 register  *******************/
+#define ADC_SQR2_SQ7_Pos          (0U)
+#define ADC_SQR2_SQ7_Msk          (0x1FUL << ADC_SQR2_SQ7_Pos)                  /*!< 0x0000001F */
+#define ADC_SQR2_SQ7              ADC_SQR2_SQ7_Msk                             /*!<SQ7[4:0] bits (7th conversion in regular sequence) */
+#define ADC_SQR2_SQ7_0            (0x01UL << ADC_SQR2_SQ7_Pos)                  /*!< 0x00000001 */
+#define ADC_SQR2_SQ7_1            (0x02UL << ADC_SQR2_SQ7_Pos)                  /*!< 0x00000002 */
+#define ADC_SQR2_SQ7_2            (0x04UL << ADC_SQR2_SQ7_Pos)                  /*!< 0x00000004 */
+#define ADC_SQR2_SQ7_3            (0x08UL << ADC_SQR2_SQ7_Pos)                  /*!< 0x00000008 */
+#define ADC_SQR2_SQ7_4            (0x10UL << ADC_SQR2_SQ7_Pos)                  /*!< 0x00000010 */
+#define ADC_SQR2_SQ8_Pos          (5U)
+#define ADC_SQR2_SQ8_Msk          (0x1FUL << ADC_SQR2_SQ8_Pos)                  /*!< 0x000003E0 */
+#define ADC_SQR2_SQ8              ADC_SQR2_SQ8_Msk                             /*!<SQ8[4:0] bits (8th conversion in regular sequence) */
+#define ADC_SQR2_SQ8_0            (0x01UL << ADC_SQR2_SQ8_Pos)                  /*!< 0x00000020 */
+#define ADC_SQR2_SQ8_1            (0x02UL << ADC_SQR2_SQ8_Pos)                  /*!< 0x00000040 */
+#define ADC_SQR2_SQ8_2            (0x04UL << ADC_SQR2_SQ8_Pos)                  /*!< 0x00000080 */
+#define ADC_SQR2_SQ8_3            (0x08UL << ADC_SQR2_SQ8_Pos)                  /*!< 0x00000100 */
+#define ADC_SQR2_SQ8_4            (0x10UL << ADC_SQR2_SQ8_Pos)                  /*!< 0x00000200 */
+#define ADC_SQR2_SQ9_Pos          (10U)
+#define ADC_SQR2_SQ9_Msk          (0x1FUL << ADC_SQR2_SQ9_Pos)                  /*!< 0x00007C00 */
+#define ADC_SQR2_SQ9              ADC_SQR2_SQ9_Msk                             /*!<SQ9[4:0] bits (9th conversion in regular sequence) */
+#define ADC_SQR2_SQ9_0            (0x01UL << ADC_SQR2_SQ9_Pos)                  /*!< 0x00000400 */
+#define ADC_SQR2_SQ9_1            (0x02UL << ADC_SQR2_SQ9_Pos)                  /*!< 0x00000800 */
+#define ADC_SQR2_SQ9_2            (0x04UL << ADC_SQR2_SQ9_Pos)                  /*!< 0x00001000 */
+#define ADC_SQR2_SQ9_3            (0x08UL << ADC_SQR2_SQ9_Pos)                  /*!< 0x00002000 */
+#define ADC_SQR2_SQ9_4            (0x10UL << ADC_SQR2_SQ9_Pos)                  /*!< 0x00004000 */
+#define ADC_SQR2_SQ10_Pos         (15U)
+#define ADC_SQR2_SQ10_Msk         (0x1FUL << ADC_SQR2_SQ10_Pos)                 /*!< 0x000F8000 */
+#define ADC_SQR2_SQ10             ADC_SQR2_SQ10_Msk                            /*!<SQ10[4:0] bits (10th conversion in regular sequence) */
+#define ADC_SQR2_SQ10_0           (0x01UL << ADC_SQR2_SQ10_Pos)                 /*!< 0x00008000 */
+#define ADC_SQR2_SQ10_1           (0x02UL << ADC_SQR2_SQ10_Pos)                 /*!< 0x00010000 */
+#define ADC_SQR2_SQ10_2           (0x04UL << ADC_SQR2_SQ10_Pos)                 /*!< 0x00020000 */
+#define ADC_SQR2_SQ10_3           (0x08UL << ADC_SQR2_SQ10_Pos)                 /*!< 0x00040000 */
+#define ADC_SQR2_SQ10_4           (0x10UL << ADC_SQR2_SQ10_Pos)                 /*!< 0x00080000 */
+#define ADC_SQR2_SQ11_Pos         (20U)
+#define ADC_SQR2_SQ11_Msk         (0x1FUL << ADC_SQR2_SQ11_Pos)                 /*!< 0x01F00000 */
+#define ADC_SQR2_SQ11             ADC_SQR2_SQ11_Msk                            /*!<SQ11[4:0] bits (11th conversion in regular sequence) */
+#define ADC_SQR2_SQ11_0           (0x01UL << ADC_SQR2_SQ11_Pos)                 /*!< 0x00100000 */
+#define ADC_SQR2_SQ11_1           (0x02UL << ADC_SQR2_SQ11_Pos)                 /*!< 0x00200000 */
+#define ADC_SQR2_SQ11_2           (0x04UL << ADC_SQR2_SQ11_Pos)                 /*!< 0x00400000 */
+#define ADC_SQR2_SQ11_3           (0x08UL << ADC_SQR2_SQ11_Pos)                 /*!< 0x00800000 */
+#define ADC_SQR2_SQ11_4           (0x10UL << ADC_SQR2_SQ11_Pos)                 /*!< 0x01000000 */
+#define ADC_SQR2_SQ12_Pos         (25U)
+#define ADC_SQR2_SQ12_Msk         (0x1FUL << ADC_SQR2_SQ12_Pos)                 /*!< 0x3E000000 */
+#define ADC_SQR2_SQ12             ADC_SQR2_SQ12_Msk                            /*!<SQ12[4:0] bits (12th conversion in regular sequence) */
+#define ADC_SQR2_SQ12_0           (0x01UL << ADC_SQR2_SQ12_Pos)                 /*!< 0x02000000 */
+#define ADC_SQR2_SQ12_1           (0x02UL << ADC_SQR2_SQ12_Pos)                 /*!< 0x04000000 */
+#define ADC_SQR2_SQ12_2           (0x04UL << ADC_SQR2_SQ12_Pos)                 /*!< 0x08000000 */
+#define ADC_SQR2_SQ12_3           (0x08UL << ADC_SQR2_SQ12_Pos)                 /*!< 0x10000000 */
+#define ADC_SQR2_SQ12_4           (0x10UL << ADC_SQR2_SQ12_Pos)                 /*!< 0x20000000 */
+
+/*******************  Bit definition for ADC_SQR3 register  *******************/
+#define ADC_SQR3_SQ1_Pos          (0U)
+#define ADC_SQR3_SQ1_Msk          (0x1FUL << ADC_SQR3_SQ1_Pos)                  /*!< 0x0000001F */
+#define ADC_SQR3_SQ1              ADC_SQR3_SQ1_Msk                             /*!<SQ1[4:0] bits (1st conversion in regular sequence) */
+#define ADC_SQR3_SQ1_0            (0x01UL << ADC_SQR3_SQ1_Pos)                  /*!< 0x00000001 */
+#define ADC_SQR3_SQ1_1            (0x02UL << ADC_SQR3_SQ1_Pos)                  /*!< 0x00000002 */
+#define ADC_SQR3_SQ1_2            (0x04UL << ADC_SQR3_SQ1_Pos)                  /*!< 0x00000004 */
+#define ADC_SQR3_SQ1_3            (0x08UL << ADC_SQR3_SQ1_Pos)                  /*!< 0x00000008 */
+#define ADC_SQR3_SQ1_4            (0x10UL << ADC_SQR3_SQ1_Pos)                  /*!< 0x00000010 */
+#define ADC_SQR3_SQ2_Pos          (5U)
+#define ADC_SQR3_SQ2_Msk          (0x1FUL << ADC_SQR3_SQ2_Pos)                  /*!< 0x000003E0 */
+#define ADC_SQR3_SQ2              ADC_SQR3_SQ2_Msk                             /*!<SQ2[4:0] bits (2nd conversion in regular sequence) */
+#define ADC_SQR3_SQ2_0            (0x01UL << ADC_SQR3_SQ2_Pos)                  /*!< 0x00000020 */
+#define ADC_SQR3_SQ2_1            (0x02UL << ADC_SQR3_SQ2_Pos)                  /*!< 0x00000040 */
+#define ADC_SQR3_SQ2_2            (0x04UL << ADC_SQR3_SQ2_Pos)                  /*!< 0x00000080 */
+#define ADC_SQR3_SQ2_3            (0x08UL << ADC_SQR3_SQ2_Pos)                  /*!< 0x00000100 */
+#define ADC_SQR3_SQ2_4            (0x10UL << ADC_SQR3_SQ2_Pos)                  /*!< 0x00000200 */
+#define ADC_SQR3_SQ3_Pos          (10U)
+#define ADC_SQR3_SQ3_Msk          (0x1FUL << ADC_SQR3_SQ3_Pos)                  /*!< 0x00007C00 */
+#define ADC_SQR3_SQ3              ADC_SQR3_SQ3_Msk                             /*!<SQ3[4:0] bits (3rd conversion in regular sequence) */
+#define ADC_SQR3_SQ3_0            (0x01UL << ADC_SQR3_SQ3_Pos)                  /*!< 0x00000400 */
+#define ADC_SQR3_SQ3_1            (0x02UL << ADC_SQR3_SQ3_Pos)                  /*!< 0x00000800 */
+#define ADC_SQR3_SQ3_2            (0x04UL << ADC_SQR3_SQ3_Pos)                  /*!< 0x00001000 */
+#define ADC_SQR3_SQ3_3            (0x08UL << ADC_SQR3_SQ3_Pos)                  /*!< 0x00002000 */
+#define ADC_SQR3_SQ3_4            (0x10UL << ADC_SQR3_SQ3_Pos)                  /*!< 0x00004000 */
+#define ADC_SQR3_SQ4_Pos          (15U)
+#define ADC_SQR3_SQ4_Msk          (0x1FUL << ADC_SQR3_SQ4_Pos)                  /*!< 0x000F8000 */
+#define ADC_SQR3_SQ4              ADC_SQR3_SQ4_Msk                             /*!<SQ4[4:0] bits (4th conversion in regular sequence) */
+#define ADC_SQR3_SQ4_0            (0x01UL << ADC_SQR3_SQ4_Pos)                  /*!< 0x00008000 */
+#define ADC_SQR3_SQ4_1            (0x02UL << ADC_SQR3_SQ4_Pos)                  /*!< 0x00010000 */
+#define ADC_SQR3_SQ4_2            (0x04UL << ADC_SQR3_SQ4_Pos)                  /*!< 0x00020000 */
+#define ADC_SQR3_SQ4_3            (0x08UL << ADC_SQR3_SQ4_Pos)                  /*!< 0x00040000 */
+#define ADC_SQR3_SQ4_4            (0x10UL << ADC_SQR3_SQ4_Pos)                  /*!< 0x00080000 */
+#define ADC_SQR3_SQ5_Pos          (20U)
+#define ADC_SQR3_SQ5_Msk          (0x1FUL << ADC_SQR3_SQ5_Pos)                  /*!< 0x01F00000 */
+#define ADC_SQR3_SQ5              ADC_SQR3_SQ5_Msk                             /*!<SQ5[4:0] bits (5th conversion in regular sequence) */
+#define ADC_SQR3_SQ5_0            (0x01UL << ADC_SQR3_SQ5_Pos)                  /*!< 0x00100000 */
+#define ADC_SQR3_SQ5_1            (0x02UL << ADC_SQR3_SQ5_Pos)                  /*!< 0x00200000 */
+#define ADC_SQR3_SQ5_2            (0x04UL << ADC_SQR3_SQ5_Pos)                  /*!< 0x00400000 */
+#define ADC_SQR3_SQ5_3            (0x08UL << ADC_SQR3_SQ5_Pos)                  /*!< 0x00800000 */
+#define ADC_SQR3_SQ5_4            (0x10UL << ADC_SQR3_SQ5_Pos)                  /*!< 0x01000000 */
+#define ADC_SQR3_SQ6_Pos          (25U)
+#define ADC_SQR3_SQ6_Msk          (0x1FUL << ADC_SQR3_SQ6_Pos)                  /*!< 0x3E000000 */
+#define ADC_SQR3_SQ6              ADC_SQR3_SQ6_Msk                             /*!<SQ6[4:0] bits (6th conversion in regular sequence) */
+#define ADC_SQR3_SQ6_0            (0x01UL << ADC_SQR3_SQ6_Pos)                  /*!< 0x02000000 */
+#define ADC_SQR3_SQ6_1            (0x02UL << ADC_SQR3_SQ6_Pos)                  /*!< 0x04000000 */
+#define ADC_SQR3_SQ6_2            (0x04UL << ADC_SQR3_SQ6_Pos)                  /*!< 0x08000000 */
+#define ADC_SQR3_SQ6_3            (0x08UL << ADC_SQR3_SQ6_Pos)                  /*!< 0x10000000 */
+#define ADC_SQR3_SQ6_4            (0x10UL << ADC_SQR3_SQ6_Pos)                  /*!< 0x20000000 */
+
+/*******************  Bit definition for ADC_JSQR register  *******************/
+#define ADC_JSQR_JSQ1_Pos         (0U)
+#define ADC_JSQR_JSQ1_Msk         (0x1FUL << ADC_JSQR_JSQ1_Pos)                 /*!< 0x0000001F */
+#define ADC_JSQR_JSQ1             ADC_JSQR_JSQ1_Msk                            /*!<JSQ1[4:0] bits (1st conversion in injected sequence) */
+#define ADC_JSQR_JSQ1_0           (0x01UL << ADC_JSQR_JSQ1_Pos)                 /*!< 0x00000001 */
+#define ADC_JSQR_JSQ1_1           (0x02UL << ADC_JSQR_JSQ1_Pos)                 /*!< 0x00000002 */
+#define ADC_JSQR_JSQ1_2           (0x04UL << ADC_JSQR_JSQ1_Pos)                 /*!< 0x00000004 */
+#define ADC_JSQR_JSQ1_3           (0x08UL << ADC_JSQR_JSQ1_Pos)                 /*!< 0x00000008 */
+#define ADC_JSQR_JSQ1_4           (0x10UL << ADC_JSQR_JSQ1_Pos)                 /*!< 0x00000010 */
+#define ADC_JSQR_JSQ2_Pos         (5U)
+#define ADC_JSQR_JSQ2_Msk         (0x1FUL << ADC_JSQR_JSQ2_Pos)                 /*!< 0x000003E0 */
+#define ADC_JSQR_JSQ2             ADC_JSQR_JSQ2_Msk                            /*!<JSQ2[4:0] bits (2nd conversion in injected sequence) */
+#define ADC_JSQR_JSQ2_0           (0x01UL << ADC_JSQR_JSQ2_Pos)                 /*!< 0x00000020 */
+#define ADC_JSQR_JSQ2_1           (0x02UL << ADC_JSQR_JSQ2_Pos)                 /*!< 0x00000040 */
+#define ADC_JSQR_JSQ2_2           (0x04UL << ADC_JSQR_JSQ2_Pos)                 /*!< 0x00000080 */
+#define ADC_JSQR_JSQ2_3           (0x08UL << ADC_JSQR_JSQ2_Pos)                 /*!< 0x00000100 */
+#define ADC_JSQR_JSQ2_4           (0x10UL << ADC_JSQR_JSQ2_Pos)                 /*!< 0x00000200 */
+#define ADC_JSQR_JSQ3_Pos         (10U)
+#define ADC_JSQR_JSQ3_Msk         (0x1FUL << ADC_JSQR_JSQ3_Pos)                 /*!< 0x00007C00 */
+#define ADC_JSQR_JSQ3             ADC_JSQR_JSQ3_Msk                            /*!<JSQ3[4:0] bits (3rd conversion in injected sequence) */
+#define ADC_JSQR_JSQ3_0           (0x01UL << ADC_JSQR_JSQ3_Pos)                 /*!< 0x00000400 */
+#define ADC_JSQR_JSQ3_1           (0x02UL << ADC_JSQR_JSQ3_Pos)                 /*!< 0x00000800 */
+#define ADC_JSQR_JSQ3_2           (0x04UL << ADC_JSQR_JSQ3_Pos)                 /*!< 0x00001000 */
+#define ADC_JSQR_JSQ3_3           (0x08UL << ADC_JSQR_JSQ3_Pos)                 /*!< 0x00002000 */
+#define ADC_JSQR_JSQ3_4           (0x10UL << ADC_JSQR_JSQ3_Pos)                 /*!< 0x00004000 */
+#define ADC_JSQR_JSQ4_Pos         (15U)
+#define ADC_JSQR_JSQ4_Msk         (0x1FUL << ADC_JSQR_JSQ4_Pos)                 /*!< 0x000F8000 */
+#define ADC_JSQR_JSQ4             ADC_JSQR_JSQ4_Msk                            /*!<JSQ4[4:0] bits (4th conversion in injected sequence) */
+#define ADC_JSQR_JSQ4_0           (0x01UL << ADC_JSQR_JSQ4_Pos)                 /*!< 0x00008000 */
+#define ADC_JSQR_JSQ4_1           (0x02UL << ADC_JSQR_JSQ4_Pos)                 /*!< 0x00010000 */
+#define ADC_JSQR_JSQ4_2           (0x04UL << ADC_JSQR_JSQ4_Pos)                 /*!< 0x00020000 */
+#define ADC_JSQR_JSQ4_3           (0x08UL << ADC_JSQR_JSQ4_Pos)                 /*!< 0x00040000 */
+#define ADC_JSQR_JSQ4_4           (0x10UL << ADC_JSQR_JSQ4_Pos)                 /*!< 0x00080000 */
+#define ADC_JSQR_JL_Pos           (20U)
+#define ADC_JSQR_JL_Msk           (0x3UL << ADC_JSQR_JL_Pos)                    /*!< 0x00300000 */
+#define ADC_JSQR_JL               ADC_JSQR_JL_Msk                              /*!<JL[1:0] bits (Injected Sequence length) */
+#define ADC_JSQR_JL_0             (0x1UL << ADC_JSQR_JL_Pos)                    /*!< 0x00100000 */
+#define ADC_JSQR_JL_1             (0x2UL << ADC_JSQR_JL_Pos)                    /*!< 0x00200000 */
+
+/*******************  Bit definition for ADC_JDR1 register  *******************/
+#define ADC_JDR1_JDATA_Pos        (0U)
+#define ADC_JDR1_JDATA_Msk        (0xFFFFUL << ADC_JDR1_JDATA_Pos)              /*!< 0x0000FFFF */
+#define ADC_JDR1_JDATA            ADC_JDR1_JDATA_Msk                           /*!<Injected data */
+
+/*******************  Bit definition for ADC_JDR2 register  *******************/
+#define ADC_JDR2_JDATA_Pos        (0U)
+#define ADC_JDR2_JDATA_Msk        (0xFFFFUL << ADC_JDR2_JDATA_Pos)              /*!< 0x0000FFFF */
+#define ADC_JDR2_JDATA            ADC_JDR2_JDATA_Msk                           /*!<Injected data */
+
+/*******************  Bit definition for ADC_JDR3 register  *******************/
+#define ADC_JDR3_JDATA_Pos        (0U)
+#define ADC_JDR3_JDATA_Msk        (0xFFFFUL << ADC_JDR3_JDATA_Pos)              /*!< 0x0000FFFF */
+#define ADC_JDR3_JDATA            ADC_JDR3_JDATA_Msk                           /*!<Injected data */
+
+/*******************  Bit definition for ADC_JDR4 register  *******************/
+#define ADC_JDR4_JDATA_Pos        (0U)
+#define ADC_JDR4_JDATA_Msk        (0xFFFFUL << ADC_JDR4_JDATA_Pos)              /*!< 0x0000FFFF */
+#define ADC_JDR4_JDATA            ADC_JDR4_JDATA_Msk                           /*!<Injected data */
+
+/********************  Bit definition for ADC_DR register  ********************/
+#define ADC_DR_DATA_Pos           (0U)
+#define ADC_DR_DATA_Msk           (0xFFFFUL << ADC_DR_DATA_Pos)                 /*!< 0x0000FFFF */
+#define ADC_DR_DATA               ADC_DR_DATA_Msk                              /*!<Regular data */
+#define ADC_DR_ADC2DATA_Pos       (16U)
+#define ADC_DR_ADC2DATA_Msk       (0xFFFFUL << ADC_DR_ADC2DATA_Pos)             /*!< 0xFFFF0000 */
+#define ADC_DR_ADC2DATA           ADC_DR_ADC2DATA_Msk                          /*!<ADC2 data */
+
+/*******************  Bit definition for ADC_CSR register  ********************/
+#define ADC_CSR_AWD1_Pos          (0U)
+#define ADC_CSR_AWD1_Msk          (0x1UL << ADC_CSR_AWD1_Pos)                   /*!< 0x00000001 */
+#define ADC_CSR_AWD1              ADC_CSR_AWD1_Msk                             /*!<ADC1 Analog watchdog flag */
+#define ADC_CSR_EOC1_Pos          (1U)
+#define ADC_CSR_EOC1_Msk          (0x1UL << ADC_CSR_EOC1_Pos)                   /*!< 0x00000002 */
+#define ADC_CSR_EOC1              ADC_CSR_EOC1_Msk                             /*!<ADC1 End of conversion */
+#define ADC_CSR_JEOC1_Pos         (2U)
+#define ADC_CSR_JEOC1_Msk         (0x1UL << ADC_CSR_JEOC1_Pos)                  /*!< 0x00000004 */
+#define ADC_CSR_JEOC1             ADC_CSR_JEOC1_Msk                            /*!<ADC1 Injected channel end of conversion */
+#define ADC_CSR_JSTRT1_Pos        (3U)
+#define ADC_CSR_JSTRT1_Msk        (0x1UL << ADC_CSR_JSTRT1_Pos)                 /*!< 0x00000008 */
+#define ADC_CSR_JSTRT1            ADC_CSR_JSTRT1_Msk                           /*!<ADC1 Injected channel Start flag */
+#define ADC_CSR_STRT1_Pos         (4U)
+#define ADC_CSR_STRT1_Msk         (0x1UL << ADC_CSR_STRT1_Pos)                  /*!< 0x00000010 */
+#define ADC_CSR_STRT1             ADC_CSR_STRT1_Msk                            /*!<ADC1 Regular channel Start flag */
+#define ADC_CSR_OVR1_Pos          (5U)
+#define ADC_CSR_OVR1_Msk          (0x1UL << ADC_CSR_OVR1_Pos)                   /*!< 0x00000020 */
+#define ADC_CSR_OVR1              ADC_CSR_OVR1_Msk                             /*!<ADC1 DMA overrun  flag */
+
+/* Legacy defines */
+#define  ADC_CSR_DOVR1                        ADC_CSR_OVR1
+
+/*******************  Bit definition for ADC_CCR register  ********************/
+#define ADC_CCR_MULTI_Pos         (0U)
+#define ADC_CCR_MULTI_Msk         (0x1FUL << ADC_CCR_MULTI_Pos)                 /*!< 0x0000001F */
+#define ADC_CCR_MULTI             ADC_CCR_MULTI_Msk                            /*!<MULTI[4:0] bits (Multi-ADC mode selection) */
+#define ADC_CCR_MULTI_0           (0x01UL << ADC_CCR_MULTI_Pos)                 /*!< 0x00000001 */
+#define ADC_CCR_MULTI_1           (0x02UL << ADC_CCR_MULTI_Pos)                 /*!< 0x00000002 */
+#define ADC_CCR_MULTI_2           (0x04UL << ADC_CCR_MULTI_Pos)                 /*!< 0x00000004 */
+#define ADC_CCR_MULTI_3           (0x08UL << ADC_CCR_MULTI_Pos)                 /*!< 0x00000008 */
+#define ADC_CCR_MULTI_4           (0x10UL << ADC_CCR_MULTI_Pos)                 /*!< 0x00000010 */
+#define ADC_CCR_DELAY_Pos         (8U)
+#define ADC_CCR_DELAY_Msk         (0xFUL << ADC_CCR_DELAY_Pos)                  /*!< 0x00000F00 */
+#define ADC_CCR_DELAY             ADC_CCR_DELAY_Msk                            /*!<DELAY[3:0] bits (Delay between 2 sampling phases) */
+#define ADC_CCR_DELAY_0           (0x1UL << ADC_CCR_DELAY_Pos)                  /*!< 0x00000100 */
+#define ADC_CCR_DELAY_1           (0x2UL << ADC_CCR_DELAY_Pos)                  /*!< 0x00000200 */
+#define ADC_CCR_DELAY_2           (0x4UL << ADC_CCR_DELAY_Pos)                  /*!< 0x00000400 */
+#define ADC_CCR_DELAY_3           (0x8UL << ADC_CCR_DELAY_Pos)                  /*!< 0x00000800 */
+#define ADC_CCR_DDS_Pos           (13U)
+#define ADC_CCR_DDS_Msk           (0x1UL << ADC_CCR_DDS_Pos)                    /*!< 0x00002000 */
+#define ADC_CCR_DDS               ADC_CCR_DDS_Msk                              /*!<DMA disable selection (Multi-ADC mode) */
+#define ADC_CCR_DMA_Pos           (14U)
+#define ADC_CCR_DMA_Msk           (0x3UL << ADC_CCR_DMA_Pos)                    /*!< 0x0000C000 */
+#define ADC_CCR_DMA               ADC_CCR_DMA_Msk                              /*!<DMA[1:0] bits (Direct Memory Access mode for multimode) */
+#define ADC_CCR_DMA_0             (0x1UL << ADC_CCR_DMA_Pos)                    /*!< 0x00004000 */
+#define ADC_CCR_DMA_1             (0x2UL << ADC_CCR_DMA_Pos)                    /*!< 0x00008000 */
+#define ADC_CCR_ADCPRE_Pos        (16U)
+#define ADC_CCR_ADCPRE_Msk        (0x3UL << ADC_CCR_ADCPRE_Pos)                 /*!< 0x00030000 */
+#define ADC_CCR_ADCPRE            ADC_CCR_ADCPRE_Msk                           /*!<ADCPRE[1:0] bits (ADC prescaler) */
+#define ADC_CCR_ADCPRE_0          (0x1UL << ADC_CCR_ADCPRE_Pos)                 /*!< 0x00010000 */
+#define ADC_CCR_ADCPRE_1          (0x2UL << ADC_CCR_ADCPRE_Pos)                 /*!< 0x00020000 */
+#define ADC_CCR_VBATE_Pos         (22U)
+#define ADC_CCR_VBATE_Msk         (0x1UL << ADC_CCR_VBATE_Pos)                  /*!< 0x00400000 */
+#define ADC_CCR_VBATE             ADC_CCR_VBATE_Msk                            /*!<VBAT Enable */
+#define ADC_CCR_TSVREFE_Pos       (23U)
+#define ADC_CCR_TSVREFE_Msk       (0x1UL << ADC_CCR_TSVREFE_Pos)                /*!< 0x00800000 */
+#define ADC_CCR_TSVREFE           ADC_CCR_TSVREFE_Msk                          /*!<Temperature Sensor and VREFINT Enable */
+
+/*******************  Bit definition for ADC_CDR register  ********************/
+#define ADC_CDR_DATA1_Pos         (0U)
+#define ADC_CDR_DATA1_Msk         (0xFFFFUL << ADC_CDR_DATA1_Pos)               /*!< 0x0000FFFF */
+#define ADC_CDR_DATA1             ADC_CDR_DATA1_Msk                            /*!<1st data of a pair of regular conversions */
+#define ADC_CDR_DATA2_Pos         (16U)
+#define ADC_CDR_DATA2_Msk         (0xFFFFUL << ADC_CDR_DATA2_Pos)               /*!< 0xFFFF0000 */
+#define ADC_CDR_DATA2             ADC_CDR_DATA2_Msk                            /*!<2nd data of a pair of regular conversions */
+
+/* Legacy defines */
+#define ADC_CDR_RDATA_MST         ADC_CDR_DATA1
+#define ADC_CDR_RDATA_SLV         ADC_CDR_DATA2
+
+/******************************************************************************/
+/*                                                                            */
+/*                          CRC calculation unit                              */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for CRC_DR register  *********************/
+#define CRC_DR_DR_Pos       (0U)
+#define CRC_DR_DR_Msk       (0xFFFFFFFFUL << CRC_DR_DR_Pos)                     /*!< 0xFFFFFFFF */
+#define CRC_DR_DR           CRC_DR_DR_Msk                                      /*!< Data register bits */
+
+
+/*******************  Bit definition for CRC_IDR register  ********************/
+#define CRC_IDR_IDR_Pos     (0U)
+#define CRC_IDR_IDR_Msk     (0xFFUL << CRC_IDR_IDR_Pos)                        /*!< 0x000000FF */
+#define CRC_IDR_IDR         CRC_IDR_IDR_Msk                                    /*!< General-purpose 8-bit data register bits */
+
+
+/********************  Bit definition for CRC_CR register  ********************/
+#define CRC_CR_RESET_Pos    (0U)
+#define CRC_CR_RESET_Msk    (0x1UL << CRC_CR_RESET_Pos)                         /*!< 0x00000001 */
+#define CRC_CR_RESET        CRC_CR_RESET_Msk                                   /*!< RESET bit */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                             DMA Controller                                 */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bits definition for DMA_SxCR register  *****************/
+#define DMA_SxCR_CHSEL_Pos       (25U)
+#define DMA_SxCR_CHSEL_Msk       (0x7UL << DMA_SxCR_CHSEL_Pos)                  /*!< 0x0E000000 */
+#define DMA_SxCR_CHSEL           DMA_SxCR_CHSEL_Msk
+#define DMA_SxCR_CHSEL_0         (0x1UL << DMA_SxCR_CHSEL_Pos)                  /*!< 0x02000000 */
+#define DMA_SxCR_CHSEL_1         (0x2UL << DMA_SxCR_CHSEL_Pos)                  /*!< 0x04000000 */
+#define DMA_SxCR_CHSEL_2         (0x4UL << DMA_SxCR_CHSEL_Pos)                  /*!< 0x08000000 */
+#define DMA_SxCR_MBURST_Pos      (23U)
+#define DMA_SxCR_MBURST_Msk      (0x3UL << DMA_SxCR_MBURST_Pos)                 /*!< 0x01800000 */
+#define DMA_SxCR_MBURST          DMA_SxCR_MBURST_Msk
+#define DMA_SxCR_MBURST_0        (0x1UL << DMA_SxCR_MBURST_Pos)                 /*!< 0x00800000 */
+#define DMA_SxCR_MBURST_1        (0x2UL << DMA_SxCR_MBURST_Pos)                 /*!< 0x01000000 */
+#define DMA_SxCR_PBURST_Pos      (21U)
+#define DMA_SxCR_PBURST_Msk      (0x3UL << DMA_SxCR_PBURST_Pos)                 /*!< 0x00600000 */
+#define DMA_SxCR_PBURST          DMA_SxCR_PBURST_Msk
+#define DMA_SxCR_PBURST_0        (0x1UL << DMA_SxCR_PBURST_Pos)                 /*!< 0x00200000 */
+#define DMA_SxCR_PBURST_1        (0x2UL << DMA_SxCR_PBURST_Pos)                 /*!< 0x00400000 */
+#define DMA_SxCR_CT_Pos          (19U)
+#define DMA_SxCR_CT_Msk          (0x1UL << DMA_SxCR_CT_Pos)                     /*!< 0x00080000 */
+#define DMA_SxCR_CT              DMA_SxCR_CT_Msk
+#define DMA_SxCR_DBM_Pos         (18U)
+#define DMA_SxCR_DBM_Msk         (0x1UL << DMA_SxCR_DBM_Pos)                    /*!< 0x00040000 */
+#define DMA_SxCR_DBM             DMA_SxCR_DBM_Msk
+#define DMA_SxCR_PL_Pos          (16U)
+#define DMA_SxCR_PL_Msk          (0x3UL << DMA_SxCR_PL_Pos)                     /*!< 0x00030000 */
+#define DMA_SxCR_PL              DMA_SxCR_PL_Msk
+#define DMA_SxCR_PL_0            (0x1UL << DMA_SxCR_PL_Pos)                     /*!< 0x00010000 */
+#define DMA_SxCR_PL_1            (0x2UL << DMA_SxCR_PL_Pos)                     /*!< 0x00020000 */
+#define DMA_SxCR_PINCOS_Pos      (15U)
+#define DMA_SxCR_PINCOS_Msk      (0x1UL << DMA_SxCR_PINCOS_Pos)                 /*!< 0x00008000 */
+#define DMA_SxCR_PINCOS          DMA_SxCR_PINCOS_Msk
+#define DMA_SxCR_MSIZE_Pos       (13U)
+#define DMA_SxCR_MSIZE_Msk       (0x3UL << DMA_SxCR_MSIZE_Pos)                  /*!< 0x00006000 */
+#define DMA_SxCR_MSIZE           DMA_SxCR_MSIZE_Msk
+#define DMA_SxCR_MSIZE_0         (0x1UL << DMA_SxCR_MSIZE_Pos)                  /*!< 0x00002000 */
+#define DMA_SxCR_MSIZE_1         (0x2UL << DMA_SxCR_MSIZE_Pos)                  /*!< 0x00004000 */
+#define DMA_SxCR_PSIZE_Pos       (11U)
+#define DMA_SxCR_PSIZE_Msk       (0x3UL << DMA_SxCR_PSIZE_Pos)                  /*!< 0x00001800 */
+#define DMA_SxCR_PSIZE           DMA_SxCR_PSIZE_Msk
+#define DMA_SxCR_PSIZE_0         (0x1UL << DMA_SxCR_PSIZE_Pos)                  /*!< 0x00000800 */
+#define DMA_SxCR_PSIZE_1         (0x2UL << DMA_SxCR_PSIZE_Pos)                  /*!< 0x00001000 */
+#define DMA_SxCR_MINC_Pos        (10U)
+#define DMA_SxCR_MINC_Msk        (0x1UL << DMA_SxCR_MINC_Pos)                   /*!< 0x00000400 */
+#define DMA_SxCR_MINC            DMA_SxCR_MINC_Msk
+#define DMA_SxCR_PINC_Pos        (9U)
+#define DMA_SxCR_PINC_Msk        (0x1UL << DMA_SxCR_PINC_Pos)                   /*!< 0x00000200 */
+#define DMA_SxCR_PINC            DMA_SxCR_PINC_Msk
+#define DMA_SxCR_CIRC_Pos        (8U)
+#define DMA_SxCR_CIRC_Msk        (0x1UL << DMA_SxCR_CIRC_Pos)                   /*!< 0x00000100 */
+#define DMA_SxCR_CIRC            DMA_SxCR_CIRC_Msk
+#define DMA_SxCR_DIR_Pos         (6U)
+#define DMA_SxCR_DIR_Msk         (0x3UL << DMA_SxCR_DIR_Pos)                    /*!< 0x000000C0 */
+#define DMA_SxCR_DIR             DMA_SxCR_DIR_Msk
+#define DMA_SxCR_DIR_0           (0x1UL << DMA_SxCR_DIR_Pos)                    /*!< 0x00000040 */
+#define DMA_SxCR_DIR_1           (0x2UL << DMA_SxCR_DIR_Pos)                    /*!< 0x00000080 */
+#define DMA_SxCR_PFCTRL_Pos      (5U)
+#define DMA_SxCR_PFCTRL_Msk      (0x1UL << DMA_SxCR_PFCTRL_Pos)                 /*!< 0x00000020 */
+#define DMA_SxCR_PFCTRL          DMA_SxCR_PFCTRL_Msk
+#define DMA_SxCR_TCIE_Pos        (4U)
+#define DMA_SxCR_TCIE_Msk        (0x1UL << DMA_SxCR_TCIE_Pos)                   /*!< 0x00000010 */
+#define DMA_SxCR_TCIE            DMA_SxCR_TCIE_Msk
+#define DMA_SxCR_HTIE_Pos        (3U)
+#define DMA_SxCR_HTIE_Msk        (0x1UL << DMA_SxCR_HTIE_Pos)                   /*!< 0x00000008 */
+#define DMA_SxCR_HTIE            DMA_SxCR_HTIE_Msk
+#define DMA_SxCR_TEIE_Pos        (2U)
+#define DMA_SxCR_TEIE_Msk        (0x1UL << DMA_SxCR_TEIE_Pos)                   /*!< 0x00000004 */
+#define DMA_SxCR_TEIE            DMA_SxCR_TEIE_Msk
+#define DMA_SxCR_DMEIE_Pos       (1U)
+#define DMA_SxCR_DMEIE_Msk       (0x1UL << DMA_SxCR_DMEIE_Pos)                  /*!< 0x00000002 */
+#define DMA_SxCR_DMEIE           DMA_SxCR_DMEIE_Msk
+#define DMA_SxCR_EN_Pos          (0U)
+#define DMA_SxCR_EN_Msk          (0x1UL << DMA_SxCR_EN_Pos)                     /*!< 0x00000001 */
+#define DMA_SxCR_EN              DMA_SxCR_EN_Msk
+
+/* Legacy defines */
+#define DMA_SxCR_ACK_Pos         (20U)
+#define DMA_SxCR_ACK_Msk         (0x1UL << DMA_SxCR_ACK_Pos)                    /*!< 0x00100000 */
+#define DMA_SxCR_ACK             DMA_SxCR_ACK_Msk
+
+/********************  Bits definition for DMA_SxCNDTR register  **************/
+#define DMA_SxNDT_Pos            (0U)
+#define DMA_SxNDT_Msk            (0xFFFFUL << DMA_SxNDT_Pos)                    /*!< 0x0000FFFF */
+#define DMA_SxNDT                DMA_SxNDT_Msk
+#define DMA_SxNDT_0              (0x0001UL << DMA_SxNDT_Pos)                    /*!< 0x00000001 */
+#define DMA_SxNDT_1              (0x0002UL << DMA_SxNDT_Pos)                    /*!< 0x00000002 */
+#define DMA_SxNDT_2              (0x0004UL << DMA_SxNDT_Pos)                    /*!< 0x00000004 */
+#define DMA_SxNDT_3              (0x0008UL << DMA_SxNDT_Pos)                    /*!< 0x00000008 */
+#define DMA_SxNDT_4              (0x0010UL << DMA_SxNDT_Pos)                    /*!< 0x00000010 */
+#define DMA_SxNDT_5              (0x0020UL << DMA_SxNDT_Pos)                    /*!< 0x00000020 */
+#define DMA_SxNDT_6              (0x0040UL << DMA_SxNDT_Pos)                    /*!< 0x00000040 */
+#define DMA_SxNDT_7              (0x0080UL << DMA_SxNDT_Pos)                    /*!< 0x00000080 */
+#define DMA_SxNDT_8              (0x0100UL << DMA_SxNDT_Pos)                    /*!< 0x00000100 */
+#define DMA_SxNDT_9              (0x0200UL << DMA_SxNDT_Pos)                    /*!< 0x00000200 */
+#define DMA_SxNDT_10             (0x0400UL << DMA_SxNDT_Pos)                    /*!< 0x00000400 */
+#define DMA_SxNDT_11             (0x0800UL << DMA_SxNDT_Pos)                    /*!< 0x00000800 */
+#define DMA_SxNDT_12             (0x1000UL << DMA_SxNDT_Pos)                    /*!< 0x00001000 */
+#define DMA_SxNDT_13             (0x2000UL << DMA_SxNDT_Pos)                    /*!< 0x00002000 */
+#define DMA_SxNDT_14             (0x4000UL << DMA_SxNDT_Pos)                    /*!< 0x00004000 */
+#define DMA_SxNDT_15             (0x8000UL << DMA_SxNDT_Pos)                    /*!< 0x00008000 */
+
+/********************  Bits definition for DMA_SxFCR register  ****************/
+#define DMA_SxFCR_FEIE_Pos       (7U)
+#define DMA_SxFCR_FEIE_Msk       (0x1UL << DMA_SxFCR_FEIE_Pos)                  /*!< 0x00000080 */
+#define DMA_SxFCR_FEIE           DMA_SxFCR_FEIE_Msk
+#define DMA_SxFCR_FS_Pos         (3U)
+#define DMA_SxFCR_FS_Msk         (0x7UL << DMA_SxFCR_FS_Pos)                    /*!< 0x00000038 */
+#define DMA_SxFCR_FS             DMA_SxFCR_FS_Msk
+#define DMA_SxFCR_FS_0           (0x1UL << DMA_SxFCR_FS_Pos)                    /*!< 0x00000008 */
+#define DMA_SxFCR_FS_1           (0x2UL << DMA_SxFCR_FS_Pos)                    /*!< 0x00000010 */
+#define DMA_SxFCR_FS_2           (0x4UL << DMA_SxFCR_FS_Pos)                    /*!< 0x00000020 */
+#define DMA_SxFCR_DMDIS_Pos      (2U)
+#define DMA_SxFCR_DMDIS_Msk      (0x1UL << DMA_SxFCR_DMDIS_Pos)                 /*!< 0x00000004 */
+#define DMA_SxFCR_DMDIS          DMA_SxFCR_DMDIS_Msk
+#define DMA_SxFCR_FTH_Pos        (0U)
+#define DMA_SxFCR_FTH_Msk        (0x3UL << DMA_SxFCR_FTH_Pos)                   /*!< 0x00000003 */
+#define DMA_SxFCR_FTH            DMA_SxFCR_FTH_Msk
+#define DMA_SxFCR_FTH_0          (0x1UL << DMA_SxFCR_FTH_Pos)                   /*!< 0x00000001 */
+#define DMA_SxFCR_FTH_1          (0x2UL << DMA_SxFCR_FTH_Pos)                   /*!< 0x00000002 */
+
+/********************  Bits definition for DMA_LISR register  *****************/
+#define DMA_LISR_TCIF3_Pos       (27U)
+#define DMA_LISR_TCIF3_Msk       (0x1UL << DMA_LISR_TCIF3_Pos)                  /*!< 0x08000000 */
+#define DMA_LISR_TCIF3           DMA_LISR_TCIF3_Msk
+#define DMA_LISR_HTIF3_Pos       (26U)
+#define DMA_LISR_HTIF3_Msk       (0x1UL << DMA_LISR_HTIF3_Pos)                  /*!< 0x04000000 */
+#define DMA_LISR_HTIF3           DMA_LISR_HTIF3_Msk
+#define DMA_LISR_TEIF3_Pos       (25U)
+#define DMA_LISR_TEIF3_Msk       (0x1UL << DMA_LISR_TEIF3_Pos)                  /*!< 0x02000000 */
+#define DMA_LISR_TEIF3           DMA_LISR_TEIF3_Msk
+#define DMA_LISR_DMEIF3_Pos      (24U)
+#define DMA_LISR_DMEIF3_Msk      (0x1UL << DMA_LISR_DMEIF3_Pos)                 /*!< 0x01000000 */
+#define DMA_LISR_DMEIF3          DMA_LISR_DMEIF3_Msk
+#define DMA_LISR_FEIF3_Pos       (22U)
+#define DMA_LISR_FEIF3_Msk       (0x1UL << DMA_LISR_FEIF3_Pos)                  /*!< 0x00400000 */
+#define DMA_LISR_FEIF3           DMA_LISR_FEIF3_Msk
+#define DMA_LISR_TCIF2_Pos       (21U)
+#define DMA_LISR_TCIF2_Msk       (0x1UL << DMA_LISR_TCIF2_Pos)                  /*!< 0x00200000 */
+#define DMA_LISR_TCIF2           DMA_LISR_TCIF2_Msk
+#define DMA_LISR_HTIF2_Pos       (20U)
+#define DMA_LISR_HTIF2_Msk       (0x1UL << DMA_LISR_HTIF2_Pos)                  /*!< 0x00100000 */
+#define DMA_LISR_HTIF2           DMA_LISR_HTIF2_Msk
+#define DMA_LISR_TEIF2_Pos       (19U)
+#define DMA_LISR_TEIF2_Msk       (0x1UL << DMA_LISR_TEIF2_Pos)                  /*!< 0x00080000 */
+#define DMA_LISR_TEIF2           DMA_LISR_TEIF2_Msk
+#define DMA_LISR_DMEIF2_Pos      (18U)
+#define DMA_LISR_DMEIF2_Msk      (0x1UL << DMA_LISR_DMEIF2_Pos)                 /*!< 0x00040000 */
+#define DMA_LISR_DMEIF2          DMA_LISR_DMEIF2_Msk
+#define DMA_LISR_FEIF2_Pos       (16U)
+#define DMA_LISR_FEIF2_Msk       (0x1UL << DMA_LISR_FEIF2_Pos)                  /*!< 0x00010000 */
+#define DMA_LISR_FEIF2           DMA_LISR_FEIF2_Msk
+#define DMA_LISR_TCIF1_Pos       (11U)
+#define DMA_LISR_TCIF1_Msk       (0x1UL << DMA_LISR_TCIF1_Pos)                  /*!< 0x00000800 */
+#define DMA_LISR_TCIF1           DMA_LISR_TCIF1_Msk
+#define DMA_LISR_HTIF1_Pos       (10U)
+#define DMA_LISR_HTIF1_Msk       (0x1UL << DMA_LISR_HTIF1_Pos)                  /*!< 0x00000400 */
+#define DMA_LISR_HTIF1           DMA_LISR_HTIF1_Msk
+#define DMA_LISR_TEIF1_Pos       (9U)
+#define DMA_LISR_TEIF1_Msk       (0x1UL << DMA_LISR_TEIF1_Pos)                  /*!< 0x00000200 */
+#define DMA_LISR_TEIF1           DMA_LISR_TEIF1_Msk
+#define DMA_LISR_DMEIF1_Pos      (8U)
+#define DMA_LISR_DMEIF1_Msk      (0x1UL << DMA_LISR_DMEIF1_Pos)                 /*!< 0x00000100 */
+#define DMA_LISR_DMEIF1          DMA_LISR_DMEIF1_Msk
+#define DMA_LISR_FEIF1_Pos       (6U)
+#define DMA_LISR_FEIF1_Msk       (0x1UL << DMA_LISR_FEIF1_Pos)                  /*!< 0x00000040 */
+#define DMA_LISR_FEIF1           DMA_LISR_FEIF1_Msk
+#define DMA_LISR_TCIF0_Pos       (5U)
+#define DMA_LISR_TCIF0_Msk       (0x1UL << DMA_LISR_TCIF0_Pos)                  /*!< 0x00000020 */
+#define DMA_LISR_TCIF0           DMA_LISR_TCIF0_Msk
+#define DMA_LISR_HTIF0_Pos       (4U)
+#define DMA_LISR_HTIF0_Msk       (0x1UL << DMA_LISR_HTIF0_Pos)                  /*!< 0x00000010 */
+#define DMA_LISR_HTIF0           DMA_LISR_HTIF0_Msk
+#define DMA_LISR_TEIF0_Pos       (3U)
+#define DMA_LISR_TEIF0_Msk       (0x1UL << DMA_LISR_TEIF0_Pos)                  /*!< 0x00000008 */
+#define DMA_LISR_TEIF0           DMA_LISR_TEIF0_Msk
+#define DMA_LISR_DMEIF0_Pos      (2U)
+#define DMA_LISR_DMEIF0_Msk      (0x1UL << DMA_LISR_DMEIF0_Pos)                 /*!< 0x00000004 */
+#define DMA_LISR_DMEIF0          DMA_LISR_DMEIF0_Msk
+#define DMA_LISR_FEIF0_Pos       (0U)
+#define DMA_LISR_FEIF0_Msk       (0x1UL << DMA_LISR_FEIF0_Pos)                  /*!< 0x00000001 */
+#define DMA_LISR_FEIF0           DMA_LISR_FEIF0_Msk
+
+/********************  Bits definition for DMA_HISR register  *****************/
+#define DMA_HISR_TCIF7_Pos       (27U)
+#define DMA_HISR_TCIF7_Msk       (0x1UL << DMA_HISR_TCIF7_Pos)                  /*!< 0x08000000 */
+#define DMA_HISR_TCIF7           DMA_HISR_TCIF7_Msk
+#define DMA_HISR_HTIF7_Pos       (26U)
+#define DMA_HISR_HTIF7_Msk       (0x1UL << DMA_HISR_HTIF7_Pos)                  /*!< 0x04000000 */
+#define DMA_HISR_HTIF7           DMA_HISR_HTIF7_Msk
+#define DMA_HISR_TEIF7_Pos       (25U)
+#define DMA_HISR_TEIF7_Msk       (0x1UL << DMA_HISR_TEIF7_Pos)                  /*!< 0x02000000 */
+#define DMA_HISR_TEIF7           DMA_HISR_TEIF7_Msk
+#define DMA_HISR_DMEIF7_Pos      (24U)
+#define DMA_HISR_DMEIF7_Msk      (0x1UL << DMA_HISR_DMEIF7_Pos)                 /*!< 0x01000000 */
+#define DMA_HISR_DMEIF7          DMA_HISR_DMEIF7_Msk
+#define DMA_HISR_FEIF7_Pos       (22U)
+#define DMA_HISR_FEIF7_Msk       (0x1UL << DMA_HISR_FEIF7_Pos)                  /*!< 0x00400000 */
+#define DMA_HISR_FEIF7           DMA_HISR_FEIF7_Msk
+#define DMA_HISR_TCIF6_Pos       (21U)
+#define DMA_HISR_TCIF6_Msk       (0x1UL << DMA_HISR_TCIF6_Pos)                  /*!< 0x00200000 */
+#define DMA_HISR_TCIF6           DMA_HISR_TCIF6_Msk
+#define DMA_HISR_HTIF6_Pos       (20U)
+#define DMA_HISR_HTIF6_Msk       (0x1UL << DMA_HISR_HTIF6_Pos)                  /*!< 0x00100000 */
+#define DMA_HISR_HTIF6           DMA_HISR_HTIF6_Msk
+#define DMA_HISR_TEIF6_Pos       (19U)
+#define DMA_HISR_TEIF6_Msk       (0x1UL << DMA_HISR_TEIF6_Pos)                  /*!< 0x00080000 */
+#define DMA_HISR_TEIF6           DMA_HISR_TEIF6_Msk
+#define DMA_HISR_DMEIF6_Pos      (18U)
+#define DMA_HISR_DMEIF6_Msk      (0x1UL << DMA_HISR_DMEIF6_Pos)                 /*!< 0x00040000 */
+#define DMA_HISR_DMEIF6          DMA_HISR_DMEIF6_Msk
+#define DMA_HISR_FEIF6_Pos       (16U)
+#define DMA_HISR_FEIF6_Msk       (0x1UL << DMA_HISR_FEIF6_Pos)                  /*!< 0x00010000 */
+#define DMA_HISR_FEIF6           DMA_HISR_FEIF6_Msk
+#define DMA_HISR_TCIF5_Pos       (11U)
+#define DMA_HISR_TCIF5_Msk       (0x1UL << DMA_HISR_TCIF5_Pos)                  /*!< 0x00000800 */
+#define DMA_HISR_TCIF5           DMA_HISR_TCIF5_Msk
+#define DMA_HISR_HTIF5_Pos       (10U)
+#define DMA_HISR_HTIF5_Msk       (0x1UL << DMA_HISR_HTIF5_Pos)                  /*!< 0x00000400 */
+#define DMA_HISR_HTIF5           DMA_HISR_HTIF5_Msk
+#define DMA_HISR_TEIF5_Pos       (9U)
+#define DMA_HISR_TEIF5_Msk       (0x1UL << DMA_HISR_TEIF5_Pos)                  /*!< 0x00000200 */
+#define DMA_HISR_TEIF5           DMA_HISR_TEIF5_Msk
+#define DMA_HISR_DMEIF5_Pos      (8U)
+#define DMA_HISR_DMEIF5_Msk      (0x1UL << DMA_HISR_DMEIF5_Pos)                 /*!< 0x00000100 */
+#define DMA_HISR_DMEIF5          DMA_HISR_DMEIF5_Msk
+#define DMA_HISR_FEIF5_Pos       (6U)
+#define DMA_HISR_FEIF5_Msk       (0x1UL << DMA_HISR_FEIF5_Pos)                  /*!< 0x00000040 */
+#define DMA_HISR_FEIF5           DMA_HISR_FEIF5_Msk
+#define DMA_HISR_TCIF4_Pos       (5U)
+#define DMA_HISR_TCIF4_Msk       (0x1UL << DMA_HISR_TCIF4_Pos)                  /*!< 0x00000020 */
+#define DMA_HISR_TCIF4           DMA_HISR_TCIF4_Msk
+#define DMA_HISR_HTIF4_Pos       (4U)
+#define DMA_HISR_HTIF4_Msk       (0x1UL << DMA_HISR_HTIF4_Pos)                  /*!< 0x00000010 */
+#define DMA_HISR_HTIF4           DMA_HISR_HTIF4_Msk
+#define DMA_HISR_TEIF4_Pos       (3U)
+#define DMA_HISR_TEIF4_Msk       (0x1UL << DMA_HISR_TEIF4_Pos)                  /*!< 0x00000008 */
+#define DMA_HISR_TEIF4           DMA_HISR_TEIF4_Msk
+#define DMA_HISR_DMEIF4_Pos      (2U)
+#define DMA_HISR_DMEIF4_Msk      (0x1UL << DMA_HISR_DMEIF4_Pos)                 /*!< 0x00000004 */
+#define DMA_HISR_DMEIF4          DMA_HISR_DMEIF4_Msk
+#define DMA_HISR_FEIF4_Pos       (0U)
+#define DMA_HISR_FEIF4_Msk       (0x1UL << DMA_HISR_FEIF4_Pos)                  /*!< 0x00000001 */
+#define DMA_HISR_FEIF4           DMA_HISR_FEIF4_Msk
+
+/********************  Bits definition for DMA_LIFCR register  ****************/
+#define DMA_LIFCR_CTCIF3_Pos     (27U)
+#define DMA_LIFCR_CTCIF3_Msk     (0x1UL << DMA_LIFCR_CTCIF3_Pos)                /*!< 0x08000000 */
+#define DMA_LIFCR_CTCIF3         DMA_LIFCR_CTCIF3_Msk
+#define DMA_LIFCR_CHTIF3_Pos     (26U)
+#define DMA_LIFCR_CHTIF3_Msk     (0x1UL << DMA_LIFCR_CHTIF3_Pos)                /*!< 0x04000000 */
+#define DMA_LIFCR_CHTIF3         DMA_LIFCR_CHTIF3_Msk
+#define DMA_LIFCR_CTEIF3_Pos     (25U)
+#define DMA_LIFCR_CTEIF3_Msk     (0x1UL << DMA_LIFCR_CTEIF3_Pos)                /*!< 0x02000000 */
+#define DMA_LIFCR_CTEIF3         DMA_LIFCR_CTEIF3_Msk
+#define DMA_LIFCR_CDMEIF3_Pos    (24U)
+#define DMA_LIFCR_CDMEIF3_Msk    (0x1UL << DMA_LIFCR_CDMEIF3_Pos)               /*!< 0x01000000 */
+#define DMA_LIFCR_CDMEIF3        DMA_LIFCR_CDMEIF3_Msk
+#define DMA_LIFCR_CFEIF3_Pos     (22U)
+#define DMA_LIFCR_CFEIF3_Msk     (0x1UL << DMA_LIFCR_CFEIF3_Pos)                /*!< 0x00400000 */
+#define DMA_LIFCR_CFEIF3         DMA_LIFCR_CFEIF3_Msk
+#define DMA_LIFCR_CTCIF2_Pos     (21U)
+#define DMA_LIFCR_CTCIF2_Msk     (0x1UL << DMA_LIFCR_CTCIF2_Pos)                /*!< 0x00200000 */
+#define DMA_LIFCR_CTCIF2         DMA_LIFCR_CTCIF2_Msk
+#define DMA_LIFCR_CHTIF2_Pos     (20U)
+#define DMA_LIFCR_CHTIF2_Msk     (0x1UL << DMA_LIFCR_CHTIF2_Pos)                /*!< 0x00100000 */
+#define DMA_LIFCR_CHTIF2         DMA_LIFCR_CHTIF2_Msk
+#define DMA_LIFCR_CTEIF2_Pos     (19U)
+#define DMA_LIFCR_CTEIF2_Msk     (0x1UL << DMA_LIFCR_CTEIF2_Pos)                /*!< 0x00080000 */
+#define DMA_LIFCR_CTEIF2         DMA_LIFCR_CTEIF2_Msk
+#define DMA_LIFCR_CDMEIF2_Pos    (18U)
+#define DMA_LIFCR_CDMEIF2_Msk    (0x1UL << DMA_LIFCR_CDMEIF2_Pos)               /*!< 0x00040000 */
+#define DMA_LIFCR_CDMEIF2        DMA_LIFCR_CDMEIF2_Msk
+#define DMA_LIFCR_CFEIF2_Pos     (16U)
+#define DMA_LIFCR_CFEIF2_Msk     (0x1UL << DMA_LIFCR_CFEIF2_Pos)                /*!< 0x00010000 */
+#define DMA_LIFCR_CFEIF2         DMA_LIFCR_CFEIF2_Msk
+#define DMA_LIFCR_CTCIF1_Pos     (11U)
+#define DMA_LIFCR_CTCIF1_Msk     (0x1UL << DMA_LIFCR_CTCIF1_Pos)                /*!< 0x00000800 */
+#define DMA_LIFCR_CTCIF1         DMA_LIFCR_CTCIF1_Msk
+#define DMA_LIFCR_CHTIF1_Pos     (10U)
+#define DMA_LIFCR_CHTIF1_Msk     (0x1UL << DMA_LIFCR_CHTIF1_Pos)                /*!< 0x00000400 */
+#define DMA_LIFCR_CHTIF1         DMA_LIFCR_CHTIF1_Msk
+#define DMA_LIFCR_CTEIF1_Pos     (9U)
+#define DMA_LIFCR_CTEIF1_Msk     (0x1UL << DMA_LIFCR_CTEIF1_Pos)                /*!< 0x00000200 */
+#define DMA_LIFCR_CTEIF1         DMA_LIFCR_CTEIF1_Msk
+#define DMA_LIFCR_CDMEIF1_Pos    (8U)
+#define DMA_LIFCR_CDMEIF1_Msk    (0x1UL << DMA_LIFCR_CDMEIF1_Pos)               /*!< 0x00000100 */
+#define DMA_LIFCR_CDMEIF1        DMA_LIFCR_CDMEIF1_Msk
+#define DMA_LIFCR_CFEIF1_Pos     (6U)
+#define DMA_LIFCR_CFEIF1_Msk     (0x1UL << DMA_LIFCR_CFEIF1_Pos)                /*!< 0x00000040 */
+#define DMA_LIFCR_CFEIF1         DMA_LIFCR_CFEIF1_Msk
+#define DMA_LIFCR_CTCIF0_Pos     (5U)
+#define DMA_LIFCR_CTCIF0_Msk     (0x1UL << DMA_LIFCR_CTCIF0_Pos)                /*!< 0x00000020 */
+#define DMA_LIFCR_CTCIF0         DMA_LIFCR_CTCIF0_Msk
+#define DMA_LIFCR_CHTIF0_Pos     (4U)
+#define DMA_LIFCR_CHTIF0_Msk     (0x1UL << DMA_LIFCR_CHTIF0_Pos)                /*!< 0x00000010 */
+#define DMA_LIFCR_CHTIF0         DMA_LIFCR_CHTIF0_Msk
+#define DMA_LIFCR_CTEIF0_Pos     (3U)
+#define DMA_LIFCR_CTEIF0_Msk     (0x1UL << DMA_LIFCR_CTEIF0_Pos)                /*!< 0x00000008 */
+#define DMA_LIFCR_CTEIF0         DMA_LIFCR_CTEIF0_Msk
+#define DMA_LIFCR_CDMEIF0_Pos    (2U)
+#define DMA_LIFCR_CDMEIF0_Msk    (0x1UL << DMA_LIFCR_CDMEIF0_Pos)               /*!< 0x00000004 */
+#define DMA_LIFCR_CDMEIF0        DMA_LIFCR_CDMEIF0_Msk
+#define DMA_LIFCR_CFEIF0_Pos     (0U)
+#define DMA_LIFCR_CFEIF0_Msk     (0x1UL << DMA_LIFCR_CFEIF0_Pos)                /*!< 0x00000001 */
+#define DMA_LIFCR_CFEIF0         DMA_LIFCR_CFEIF0_Msk
+
+/********************  Bits definition for DMA_HIFCR  register  ****************/
+#define DMA_HIFCR_CTCIF7_Pos     (27U)
+#define DMA_HIFCR_CTCIF7_Msk     (0x1UL << DMA_HIFCR_CTCIF7_Pos)                /*!< 0x08000000 */
+#define DMA_HIFCR_CTCIF7         DMA_HIFCR_CTCIF7_Msk
+#define DMA_HIFCR_CHTIF7_Pos     (26U)
+#define DMA_HIFCR_CHTIF7_Msk     (0x1UL << DMA_HIFCR_CHTIF7_Pos)                /*!< 0x04000000 */
+#define DMA_HIFCR_CHTIF7         DMA_HIFCR_CHTIF7_Msk
+#define DMA_HIFCR_CTEIF7_Pos     (25U)
+#define DMA_HIFCR_CTEIF7_Msk     (0x1UL << DMA_HIFCR_CTEIF7_Pos)                /*!< 0x02000000 */
+#define DMA_HIFCR_CTEIF7         DMA_HIFCR_CTEIF7_Msk
+#define DMA_HIFCR_CDMEIF7_Pos    (24U)
+#define DMA_HIFCR_CDMEIF7_Msk    (0x1UL << DMA_HIFCR_CDMEIF7_Pos)               /*!< 0x01000000 */
+#define DMA_HIFCR_CDMEIF7        DMA_HIFCR_CDMEIF7_Msk
+#define DMA_HIFCR_CFEIF7_Pos     (22U)
+#define DMA_HIFCR_CFEIF7_Msk     (0x1UL << DMA_HIFCR_CFEIF7_Pos)                /*!< 0x00400000 */
+#define DMA_HIFCR_CFEIF7         DMA_HIFCR_CFEIF7_Msk
+#define DMA_HIFCR_CTCIF6_Pos     (21U)
+#define DMA_HIFCR_CTCIF6_Msk     (0x1UL << DMA_HIFCR_CTCIF6_Pos)                /*!< 0x00200000 */
+#define DMA_HIFCR_CTCIF6         DMA_HIFCR_CTCIF6_Msk
+#define DMA_HIFCR_CHTIF6_Pos     (20U)
+#define DMA_HIFCR_CHTIF6_Msk     (0x1UL << DMA_HIFCR_CHTIF6_Pos)                /*!< 0x00100000 */
+#define DMA_HIFCR_CHTIF6         DMA_HIFCR_CHTIF6_Msk
+#define DMA_HIFCR_CTEIF6_Pos     (19U)
+#define DMA_HIFCR_CTEIF6_Msk     (0x1UL << DMA_HIFCR_CTEIF6_Pos)                /*!< 0x00080000 */
+#define DMA_HIFCR_CTEIF6         DMA_HIFCR_CTEIF6_Msk
+#define DMA_HIFCR_CDMEIF6_Pos    (18U)
+#define DMA_HIFCR_CDMEIF6_Msk    (0x1UL << DMA_HIFCR_CDMEIF6_Pos)               /*!< 0x00040000 */
+#define DMA_HIFCR_CDMEIF6        DMA_HIFCR_CDMEIF6_Msk
+#define DMA_HIFCR_CFEIF6_Pos     (16U)
+#define DMA_HIFCR_CFEIF6_Msk     (0x1UL << DMA_HIFCR_CFEIF6_Pos)                /*!< 0x00010000 */
+#define DMA_HIFCR_CFEIF6         DMA_HIFCR_CFEIF6_Msk
+#define DMA_HIFCR_CTCIF5_Pos     (11U)
+#define DMA_HIFCR_CTCIF5_Msk     (0x1UL << DMA_HIFCR_CTCIF5_Pos)                /*!< 0x00000800 */
+#define DMA_HIFCR_CTCIF5         DMA_HIFCR_CTCIF5_Msk
+#define DMA_HIFCR_CHTIF5_Pos     (10U)
+#define DMA_HIFCR_CHTIF5_Msk     (0x1UL << DMA_HIFCR_CHTIF5_Pos)                /*!< 0x00000400 */
+#define DMA_HIFCR_CHTIF5         DMA_HIFCR_CHTIF5_Msk
+#define DMA_HIFCR_CTEIF5_Pos     (9U)
+#define DMA_HIFCR_CTEIF5_Msk     (0x1UL << DMA_HIFCR_CTEIF5_Pos)                /*!< 0x00000200 */
+#define DMA_HIFCR_CTEIF5         DMA_HIFCR_CTEIF5_Msk
+#define DMA_HIFCR_CDMEIF5_Pos    (8U)
+#define DMA_HIFCR_CDMEIF5_Msk    (0x1UL << DMA_HIFCR_CDMEIF5_Pos)               /*!< 0x00000100 */
+#define DMA_HIFCR_CDMEIF5        DMA_HIFCR_CDMEIF5_Msk
+#define DMA_HIFCR_CFEIF5_Pos     (6U)
+#define DMA_HIFCR_CFEIF5_Msk     (0x1UL << DMA_HIFCR_CFEIF5_Pos)                /*!< 0x00000040 */
+#define DMA_HIFCR_CFEIF5         DMA_HIFCR_CFEIF5_Msk
+#define DMA_HIFCR_CTCIF4_Pos     (5U)
+#define DMA_HIFCR_CTCIF4_Msk     (0x1UL << DMA_HIFCR_CTCIF4_Pos)                /*!< 0x00000020 */
+#define DMA_HIFCR_CTCIF4         DMA_HIFCR_CTCIF4_Msk
+#define DMA_HIFCR_CHTIF4_Pos     (4U)
+#define DMA_HIFCR_CHTIF4_Msk     (0x1UL << DMA_HIFCR_CHTIF4_Pos)                /*!< 0x00000010 */
+#define DMA_HIFCR_CHTIF4         DMA_HIFCR_CHTIF4_Msk
+#define DMA_HIFCR_CTEIF4_Pos     (3U)
+#define DMA_HIFCR_CTEIF4_Msk     (0x1UL << DMA_HIFCR_CTEIF4_Pos)                /*!< 0x00000008 */
+#define DMA_HIFCR_CTEIF4         DMA_HIFCR_CTEIF4_Msk
+#define DMA_HIFCR_CDMEIF4_Pos    (2U)
+#define DMA_HIFCR_CDMEIF4_Msk    (0x1UL << DMA_HIFCR_CDMEIF4_Pos)               /*!< 0x00000004 */
+#define DMA_HIFCR_CDMEIF4        DMA_HIFCR_CDMEIF4_Msk
+#define DMA_HIFCR_CFEIF4_Pos     (0U)
+#define DMA_HIFCR_CFEIF4_Msk     (0x1UL << DMA_HIFCR_CFEIF4_Pos)                /*!< 0x00000001 */
+#define DMA_HIFCR_CFEIF4         DMA_HIFCR_CFEIF4_Msk
+
+/******************  Bit definition for DMA_SxPAR register  ********************/
+#define DMA_SxPAR_PA_Pos         (0U)
+#define DMA_SxPAR_PA_Msk         (0xFFFFFFFFUL << DMA_SxPAR_PA_Pos)             /*!< 0xFFFFFFFF */
+#define DMA_SxPAR_PA             DMA_SxPAR_PA_Msk                              /*!< Peripheral Address */
+
+/******************  Bit definition for DMA_SxM0AR register  ********************/
+#define DMA_SxM0AR_M0A_Pos       (0U)
+#define DMA_SxM0AR_M0A_Msk       (0xFFFFFFFFUL << DMA_SxM0AR_M0A_Pos)           /*!< 0xFFFFFFFF */
+#define DMA_SxM0AR_M0A           DMA_SxM0AR_M0A_Msk                            /*!< Memory Address */
+
+/******************  Bit definition for DMA_SxM1AR register  ********************/
+#define DMA_SxM1AR_M1A_Pos       (0U)
+#define DMA_SxM1AR_M1A_Msk       (0xFFFFFFFFUL << DMA_SxM1AR_M1A_Pos)           /*!< 0xFFFFFFFF */
+#define DMA_SxM1AR_M1A           DMA_SxM1AR_M1A_Msk                            /*!< Memory Address */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                    External Interrupt/Event Controller                     */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for EXTI_IMR register  *******************/
+#define EXTI_IMR_MR0_Pos          (0U)
+#define EXTI_IMR_MR0_Msk          (0x1UL << EXTI_IMR_MR0_Pos)                   /*!< 0x00000001 */
+#define EXTI_IMR_MR0              EXTI_IMR_MR0_Msk                             /*!< Interrupt Mask on line 0 */
+#define EXTI_IMR_MR1_Pos          (1U)
+#define EXTI_IMR_MR1_Msk          (0x1UL << EXTI_IMR_MR1_Pos)                   /*!< 0x00000002 */
+#define EXTI_IMR_MR1              EXTI_IMR_MR1_Msk                             /*!< Interrupt Mask on line 1 */
+#define EXTI_IMR_MR2_Pos          (2U)
+#define EXTI_IMR_MR2_Msk          (0x1UL << EXTI_IMR_MR2_Pos)                   /*!< 0x00000004 */
+#define EXTI_IMR_MR2              EXTI_IMR_MR2_Msk                             /*!< Interrupt Mask on line 2 */
+#define EXTI_IMR_MR3_Pos          (3U)
+#define EXTI_IMR_MR3_Msk          (0x1UL << EXTI_IMR_MR3_Pos)                   /*!< 0x00000008 */
+#define EXTI_IMR_MR3              EXTI_IMR_MR3_Msk                             /*!< Interrupt Mask on line 3 */
+#define EXTI_IMR_MR4_Pos          (4U)
+#define EXTI_IMR_MR4_Msk          (0x1UL << EXTI_IMR_MR4_Pos)                   /*!< 0x00000010 */
+#define EXTI_IMR_MR4              EXTI_IMR_MR4_Msk                             /*!< Interrupt Mask on line 4 */
+#define EXTI_IMR_MR5_Pos          (5U)
+#define EXTI_IMR_MR5_Msk          (0x1UL << EXTI_IMR_MR5_Pos)                   /*!< 0x00000020 */
+#define EXTI_IMR_MR5              EXTI_IMR_MR5_Msk                             /*!< Interrupt Mask on line 5 */
+#define EXTI_IMR_MR6_Pos          (6U)
+#define EXTI_IMR_MR6_Msk          (0x1UL << EXTI_IMR_MR6_Pos)                   /*!< 0x00000040 */
+#define EXTI_IMR_MR6              EXTI_IMR_MR6_Msk                             /*!< Interrupt Mask on line 6 */
+#define EXTI_IMR_MR7_Pos          (7U)
+#define EXTI_IMR_MR7_Msk          (0x1UL << EXTI_IMR_MR7_Pos)                   /*!< 0x00000080 */
+#define EXTI_IMR_MR7              EXTI_IMR_MR7_Msk                             /*!< Interrupt Mask on line 7 */
+#define EXTI_IMR_MR8_Pos          (8U)
+#define EXTI_IMR_MR8_Msk          (0x1UL << EXTI_IMR_MR8_Pos)                   /*!< 0x00000100 */
+#define EXTI_IMR_MR8              EXTI_IMR_MR8_Msk                             /*!< Interrupt Mask on line 8 */
+#define EXTI_IMR_MR9_Pos          (9U)
+#define EXTI_IMR_MR9_Msk          (0x1UL << EXTI_IMR_MR9_Pos)                   /*!< 0x00000200 */
+#define EXTI_IMR_MR9              EXTI_IMR_MR9_Msk                             /*!< Interrupt Mask on line 9 */
+#define EXTI_IMR_MR10_Pos         (10U)
+#define EXTI_IMR_MR10_Msk         (0x1UL << EXTI_IMR_MR10_Pos)                  /*!< 0x00000400 */
+#define EXTI_IMR_MR10             EXTI_IMR_MR10_Msk                            /*!< Interrupt Mask on line 10 */
+#define EXTI_IMR_MR11_Pos         (11U)
+#define EXTI_IMR_MR11_Msk         (0x1UL << EXTI_IMR_MR11_Pos)                  /*!< 0x00000800 */
+#define EXTI_IMR_MR11             EXTI_IMR_MR11_Msk                            /*!< Interrupt Mask on line 11 */
+#define EXTI_IMR_MR12_Pos         (12U)
+#define EXTI_IMR_MR12_Msk         (0x1UL << EXTI_IMR_MR12_Pos)                  /*!< 0x00001000 */
+#define EXTI_IMR_MR12             EXTI_IMR_MR12_Msk                            /*!< Interrupt Mask on line 12 */
+#define EXTI_IMR_MR13_Pos         (13U)
+#define EXTI_IMR_MR13_Msk         (0x1UL << EXTI_IMR_MR13_Pos)                  /*!< 0x00002000 */
+#define EXTI_IMR_MR13             EXTI_IMR_MR13_Msk                            /*!< Interrupt Mask on line 13 */
+#define EXTI_IMR_MR14_Pos         (14U)
+#define EXTI_IMR_MR14_Msk         (0x1UL << EXTI_IMR_MR14_Pos)                  /*!< 0x00004000 */
+#define EXTI_IMR_MR14             EXTI_IMR_MR14_Msk                            /*!< Interrupt Mask on line 14 */
+#define EXTI_IMR_MR15_Pos         (15U)
+#define EXTI_IMR_MR15_Msk         (0x1UL << EXTI_IMR_MR15_Pos)                  /*!< 0x00008000 */
+#define EXTI_IMR_MR15             EXTI_IMR_MR15_Msk                            /*!< Interrupt Mask on line 15 */
+#define EXTI_IMR_MR16_Pos         (16U)
+#define EXTI_IMR_MR16_Msk         (0x1UL << EXTI_IMR_MR16_Pos)                  /*!< 0x00010000 */
+#define EXTI_IMR_MR16             EXTI_IMR_MR16_Msk                            /*!< Interrupt Mask on line 16 */
+#define EXTI_IMR_MR17_Pos         (17U)
+#define EXTI_IMR_MR17_Msk         (0x1UL << EXTI_IMR_MR17_Pos)                  /*!< 0x00020000 */
+#define EXTI_IMR_MR17             EXTI_IMR_MR17_Msk                            /*!< Interrupt Mask on line 17 */
+#define EXTI_IMR_MR18_Pos         (18U)
+#define EXTI_IMR_MR18_Msk         (0x1UL << EXTI_IMR_MR18_Pos)                  /*!< 0x00040000 */
+#define EXTI_IMR_MR18             EXTI_IMR_MR18_Msk                            /*!< Interrupt Mask on line 18 */
+#define EXTI_IMR_MR19_Pos         (19U)
+#define EXTI_IMR_MR19_Msk         (0x1UL << EXTI_IMR_MR19_Pos)                  /*!< 0x00080000 */
+#define EXTI_IMR_MR19             EXTI_IMR_MR19_Msk                            /*!< Interrupt Mask on line 19 */
+#define EXTI_IMR_MR20_Pos         (20U)
+#define EXTI_IMR_MR20_Msk         (0x1UL << EXTI_IMR_MR20_Pos)                  /*!< 0x00100000 */
+#define EXTI_IMR_MR20             EXTI_IMR_MR20_Msk                            /*!< Interrupt Mask on line 20 */
+#define EXTI_IMR_MR21_Pos         (21U)
+#define EXTI_IMR_MR21_Msk         (0x1UL << EXTI_IMR_MR21_Pos)                  /*!< 0x00200000 */
+#define EXTI_IMR_MR21             EXTI_IMR_MR21_Msk                            /*!< Interrupt Mask on line 21 */
+#define EXTI_IMR_MR22_Pos         (22U)
+#define EXTI_IMR_MR22_Msk         (0x1UL << EXTI_IMR_MR22_Pos)                  /*!< 0x00400000 */
+#define EXTI_IMR_MR22             EXTI_IMR_MR22_Msk                            /*!< Interrupt Mask on line 22 */
+
+/* Reference Defines */
+#define  EXTI_IMR_IM0                        EXTI_IMR_MR0
+#define  EXTI_IMR_IM1                        EXTI_IMR_MR1
+#define  EXTI_IMR_IM2                        EXTI_IMR_MR2
+#define  EXTI_IMR_IM3                        EXTI_IMR_MR3
+#define  EXTI_IMR_IM4                        EXTI_IMR_MR4
+#define  EXTI_IMR_IM5                        EXTI_IMR_MR5
+#define  EXTI_IMR_IM6                        EXTI_IMR_MR6
+#define  EXTI_IMR_IM7                        EXTI_IMR_MR7
+#define  EXTI_IMR_IM8                        EXTI_IMR_MR8
+#define  EXTI_IMR_IM9                        EXTI_IMR_MR9
+#define  EXTI_IMR_IM10                       EXTI_IMR_MR10
+#define  EXTI_IMR_IM11                       EXTI_IMR_MR11
+#define  EXTI_IMR_IM12                       EXTI_IMR_MR12
+#define  EXTI_IMR_IM13                       EXTI_IMR_MR13
+#define  EXTI_IMR_IM14                       EXTI_IMR_MR14
+#define  EXTI_IMR_IM15                       EXTI_IMR_MR15
+#define  EXTI_IMR_IM16                       EXTI_IMR_MR16
+#define  EXTI_IMR_IM17                       EXTI_IMR_MR17
+#define  EXTI_IMR_IM18                       EXTI_IMR_MR18
+#define  EXTI_IMR_IM19                       EXTI_IMR_MR19
+#define  EXTI_IMR_IM20                       EXTI_IMR_MR20
+#define  EXTI_IMR_IM21                       EXTI_IMR_MR21
+#define  EXTI_IMR_IM22                       EXTI_IMR_MR22
+#define EXTI_IMR_IM_Pos           (0U)
+#define EXTI_IMR_IM_Msk           (0x7FFFFFUL << EXTI_IMR_IM_Pos)               /*!< 0x007FFFFF */
+#define EXTI_IMR_IM               EXTI_IMR_IM_Msk                              /*!< Interrupt Mask All */
+
+/*******************  Bit definition for EXTI_EMR register  *******************/
+#define EXTI_EMR_MR0_Pos          (0U)
+#define EXTI_EMR_MR0_Msk          (0x1UL << EXTI_EMR_MR0_Pos)                   /*!< 0x00000001 */
+#define EXTI_EMR_MR0              EXTI_EMR_MR0_Msk                             /*!< Event Mask on line 0 */
+#define EXTI_EMR_MR1_Pos          (1U)
+#define EXTI_EMR_MR1_Msk          (0x1UL << EXTI_EMR_MR1_Pos)                   /*!< 0x00000002 */
+#define EXTI_EMR_MR1              EXTI_EMR_MR1_Msk                             /*!< Event Mask on line 1 */
+#define EXTI_EMR_MR2_Pos          (2U)
+#define EXTI_EMR_MR2_Msk          (0x1UL << EXTI_EMR_MR2_Pos)                   /*!< 0x00000004 */
+#define EXTI_EMR_MR2              EXTI_EMR_MR2_Msk                             /*!< Event Mask on line 2 */
+#define EXTI_EMR_MR3_Pos          (3U)
+#define EXTI_EMR_MR3_Msk          (0x1UL << EXTI_EMR_MR3_Pos)                   /*!< 0x00000008 */
+#define EXTI_EMR_MR3              EXTI_EMR_MR3_Msk                             /*!< Event Mask on line 3 */
+#define EXTI_EMR_MR4_Pos          (4U)
+#define EXTI_EMR_MR4_Msk          (0x1UL << EXTI_EMR_MR4_Pos)                   /*!< 0x00000010 */
+#define EXTI_EMR_MR4              EXTI_EMR_MR4_Msk                             /*!< Event Mask on line 4 */
+#define EXTI_EMR_MR5_Pos          (5U)
+#define EXTI_EMR_MR5_Msk          (0x1UL << EXTI_EMR_MR5_Pos)                   /*!< 0x00000020 */
+#define EXTI_EMR_MR5              EXTI_EMR_MR5_Msk                             /*!< Event Mask on line 5 */
+#define EXTI_EMR_MR6_Pos          (6U)
+#define EXTI_EMR_MR6_Msk          (0x1UL << EXTI_EMR_MR6_Pos)                   /*!< 0x00000040 */
+#define EXTI_EMR_MR6              EXTI_EMR_MR6_Msk                             /*!< Event Mask on line 6 */
+#define EXTI_EMR_MR7_Pos          (7U)
+#define EXTI_EMR_MR7_Msk          (0x1UL << EXTI_EMR_MR7_Pos)                   /*!< 0x00000080 */
+#define EXTI_EMR_MR7              EXTI_EMR_MR7_Msk                             /*!< Event Mask on line 7 */
+#define EXTI_EMR_MR8_Pos          (8U)
+#define EXTI_EMR_MR8_Msk          (0x1UL << EXTI_EMR_MR8_Pos)                   /*!< 0x00000100 */
+#define EXTI_EMR_MR8              EXTI_EMR_MR8_Msk                             /*!< Event Mask on line 8 */
+#define EXTI_EMR_MR9_Pos          (9U)
+#define EXTI_EMR_MR9_Msk          (0x1UL << EXTI_EMR_MR9_Pos)                   /*!< 0x00000200 */
+#define EXTI_EMR_MR9              EXTI_EMR_MR9_Msk                             /*!< Event Mask on line 9 */
+#define EXTI_EMR_MR10_Pos         (10U)
+#define EXTI_EMR_MR10_Msk         (0x1UL << EXTI_EMR_MR10_Pos)                  /*!< 0x00000400 */
+#define EXTI_EMR_MR10             EXTI_EMR_MR10_Msk                            /*!< Event Mask on line 10 */
+#define EXTI_EMR_MR11_Pos         (11U)
+#define EXTI_EMR_MR11_Msk         (0x1UL << EXTI_EMR_MR11_Pos)                  /*!< 0x00000800 */
+#define EXTI_EMR_MR11             EXTI_EMR_MR11_Msk                            /*!< Event Mask on line 11 */
+#define EXTI_EMR_MR12_Pos         (12U)
+#define EXTI_EMR_MR12_Msk         (0x1UL << EXTI_EMR_MR12_Pos)                  /*!< 0x00001000 */
+#define EXTI_EMR_MR12             EXTI_EMR_MR12_Msk                            /*!< Event Mask on line 12 */
+#define EXTI_EMR_MR13_Pos         (13U)
+#define EXTI_EMR_MR13_Msk         (0x1UL << EXTI_EMR_MR13_Pos)                  /*!< 0x00002000 */
+#define EXTI_EMR_MR13             EXTI_EMR_MR13_Msk                            /*!< Event Mask on line 13 */
+#define EXTI_EMR_MR14_Pos         (14U)
+#define EXTI_EMR_MR14_Msk         (0x1UL << EXTI_EMR_MR14_Pos)                  /*!< 0x00004000 */
+#define EXTI_EMR_MR14             EXTI_EMR_MR14_Msk                            /*!< Event Mask on line 14 */
+#define EXTI_EMR_MR15_Pos         (15U)
+#define EXTI_EMR_MR15_Msk         (0x1UL << EXTI_EMR_MR15_Pos)                  /*!< 0x00008000 */
+#define EXTI_EMR_MR15             EXTI_EMR_MR15_Msk                            /*!< Event Mask on line 15 */
+#define EXTI_EMR_MR16_Pos         (16U)
+#define EXTI_EMR_MR16_Msk         (0x1UL << EXTI_EMR_MR16_Pos)                  /*!< 0x00010000 */
+#define EXTI_EMR_MR16             EXTI_EMR_MR16_Msk                            /*!< Event Mask on line 16 */
+#define EXTI_EMR_MR17_Pos         (17U)
+#define EXTI_EMR_MR17_Msk         (0x1UL << EXTI_EMR_MR17_Pos)                  /*!< 0x00020000 */
+#define EXTI_EMR_MR17             EXTI_EMR_MR17_Msk                            /*!< Event Mask on line 17 */
+#define EXTI_EMR_MR18_Pos         (18U)
+#define EXTI_EMR_MR18_Msk         (0x1UL << EXTI_EMR_MR18_Pos)                  /*!< 0x00040000 */
+#define EXTI_EMR_MR18             EXTI_EMR_MR18_Msk                            /*!< Event Mask on line 18 */
+#define EXTI_EMR_MR19_Pos         (19U)
+#define EXTI_EMR_MR19_Msk         (0x1UL << EXTI_EMR_MR19_Pos)                  /*!< 0x00080000 */
+#define EXTI_EMR_MR19             EXTI_EMR_MR19_Msk                            /*!< Event Mask on line 19 */
+#define EXTI_EMR_MR20_Pos         (20U)
+#define EXTI_EMR_MR20_Msk         (0x1UL << EXTI_EMR_MR20_Pos)                  /*!< 0x00100000 */
+#define EXTI_EMR_MR20             EXTI_EMR_MR20_Msk                            /*!< Event Mask on line 20 */
+#define EXTI_EMR_MR21_Pos         (21U)
+#define EXTI_EMR_MR21_Msk         (0x1UL << EXTI_EMR_MR21_Pos)                  /*!< 0x00200000 */
+#define EXTI_EMR_MR21             EXTI_EMR_MR21_Msk                            /*!< Event Mask on line 21 */
+#define EXTI_EMR_MR22_Pos         (22U)
+#define EXTI_EMR_MR22_Msk         (0x1UL << EXTI_EMR_MR22_Pos)                  /*!< 0x00400000 */
+#define EXTI_EMR_MR22             EXTI_EMR_MR22_Msk                            /*!< Event Mask on line 22 */
+
+/* Reference Defines */
+#define  EXTI_EMR_EM0                        EXTI_EMR_MR0
+#define  EXTI_EMR_EM1                        EXTI_EMR_MR1
+#define  EXTI_EMR_EM2                        EXTI_EMR_MR2
+#define  EXTI_EMR_EM3                        EXTI_EMR_MR3
+#define  EXTI_EMR_EM4                        EXTI_EMR_MR4
+#define  EXTI_EMR_EM5                        EXTI_EMR_MR5
+#define  EXTI_EMR_EM6                        EXTI_EMR_MR6
+#define  EXTI_EMR_EM7                        EXTI_EMR_MR7
+#define  EXTI_EMR_EM8                        EXTI_EMR_MR8
+#define  EXTI_EMR_EM9                        EXTI_EMR_MR9
+#define  EXTI_EMR_EM10                       EXTI_EMR_MR10
+#define  EXTI_EMR_EM11                       EXTI_EMR_MR11
+#define  EXTI_EMR_EM12                       EXTI_EMR_MR12
+#define  EXTI_EMR_EM13                       EXTI_EMR_MR13
+#define  EXTI_EMR_EM14                       EXTI_EMR_MR14
+#define  EXTI_EMR_EM15                       EXTI_EMR_MR15
+#define  EXTI_EMR_EM16                       EXTI_EMR_MR16
+#define  EXTI_EMR_EM17                       EXTI_EMR_MR17
+#define  EXTI_EMR_EM18                       EXTI_EMR_MR18
+#define  EXTI_EMR_EM19                       EXTI_EMR_MR19
+#define  EXTI_EMR_EM20                       EXTI_EMR_MR20
+#define  EXTI_EMR_EM21                       EXTI_EMR_MR21
+#define  EXTI_EMR_EM22                       EXTI_EMR_MR22
+
+/******************  Bit definition for EXTI_RTSR register  *******************/
+#define EXTI_RTSR_TR0_Pos         (0U)
+#define EXTI_RTSR_TR0_Msk         (0x1UL << EXTI_RTSR_TR0_Pos)                  /*!< 0x00000001 */
+#define EXTI_RTSR_TR0             EXTI_RTSR_TR0_Msk                            /*!< Rising trigger event configuration bit of line 0 */
+#define EXTI_RTSR_TR1_Pos         (1U)
+#define EXTI_RTSR_TR1_Msk         (0x1UL << EXTI_RTSR_TR1_Pos)                  /*!< 0x00000002 */
+#define EXTI_RTSR_TR1             EXTI_RTSR_TR1_Msk                            /*!< Rising trigger event configuration bit of line 1 */
+#define EXTI_RTSR_TR2_Pos         (2U)
+#define EXTI_RTSR_TR2_Msk         (0x1UL << EXTI_RTSR_TR2_Pos)                  /*!< 0x00000004 */
+#define EXTI_RTSR_TR2             EXTI_RTSR_TR2_Msk                            /*!< Rising trigger event configuration bit of line 2 */
+#define EXTI_RTSR_TR3_Pos         (3U)
+#define EXTI_RTSR_TR3_Msk         (0x1UL << EXTI_RTSR_TR3_Pos)                  /*!< 0x00000008 */
+#define EXTI_RTSR_TR3             EXTI_RTSR_TR3_Msk                            /*!< Rising trigger event configuration bit of line 3 */
+#define EXTI_RTSR_TR4_Pos         (4U)
+#define EXTI_RTSR_TR4_Msk         (0x1UL << EXTI_RTSR_TR4_Pos)                  /*!< 0x00000010 */
+#define EXTI_RTSR_TR4             EXTI_RTSR_TR4_Msk                            /*!< Rising trigger event configuration bit of line 4 */
+#define EXTI_RTSR_TR5_Pos         (5U)
+#define EXTI_RTSR_TR5_Msk         (0x1UL << EXTI_RTSR_TR5_Pos)                  /*!< 0x00000020 */
+#define EXTI_RTSR_TR5             EXTI_RTSR_TR5_Msk                            /*!< Rising trigger event configuration bit of line 5 */
+#define EXTI_RTSR_TR6_Pos         (6U)
+#define EXTI_RTSR_TR6_Msk         (0x1UL << EXTI_RTSR_TR6_Pos)                  /*!< 0x00000040 */
+#define EXTI_RTSR_TR6             EXTI_RTSR_TR6_Msk                            /*!< Rising trigger event configuration bit of line 6 */
+#define EXTI_RTSR_TR7_Pos         (7U)
+#define EXTI_RTSR_TR7_Msk         (0x1UL << EXTI_RTSR_TR7_Pos)                  /*!< 0x00000080 */
+#define EXTI_RTSR_TR7             EXTI_RTSR_TR7_Msk                            /*!< Rising trigger event configuration bit of line 7 */
+#define EXTI_RTSR_TR8_Pos         (8U)
+#define EXTI_RTSR_TR8_Msk         (0x1UL << EXTI_RTSR_TR8_Pos)                  /*!< 0x00000100 */
+#define EXTI_RTSR_TR8             EXTI_RTSR_TR8_Msk                            /*!< Rising trigger event configuration bit of line 8 */
+#define EXTI_RTSR_TR9_Pos         (9U)
+#define EXTI_RTSR_TR9_Msk         (0x1UL << EXTI_RTSR_TR9_Pos)                  /*!< 0x00000200 */
+#define EXTI_RTSR_TR9             EXTI_RTSR_TR9_Msk                            /*!< Rising trigger event configuration bit of line 9 */
+#define EXTI_RTSR_TR10_Pos        (10U)
+#define EXTI_RTSR_TR10_Msk        (0x1UL << EXTI_RTSR_TR10_Pos)                 /*!< 0x00000400 */
+#define EXTI_RTSR_TR10            EXTI_RTSR_TR10_Msk                           /*!< Rising trigger event configuration bit of line 10 */
+#define EXTI_RTSR_TR11_Pos        (11U)
+#define EXTI_RTSR_TR11_Msk        (0x1UL << EXTI_RTSR_TR11_Pos)                 /*!< 0x00000800 */
+#define EXTI_RTSR_TR11            EXTI_RTSR_TR11_Msk                           /*!< Rising trigger event configuration bit of line 11 */
+#define EXTI_RTSR_TR12_Pos        (12U)
+#define EXTI_RTSR_TR12_Msk        (0x1UL << EXTI_RTSR_TR12_Pos)                 /*!< 0x00001000 */
+#define EXTI_RTSR_TR12            EXTI_RTSR_TR12_Msk                           /*!< Rising trigger event configuration bit of line 12 */
+#define EXTI_RTSR_TR13_Pos        (13U)
+#define EXTI_RTSR_TR13_Msk        (0x1UL << EXTI_RTSR_TR13_Pos)                 /*!< 0x00002000 */
+#define EXTI_RTSR_TR13            EXTI_RTSR_TR13_Msk                           /*!< Rising trigger event configuration bit of line 13 */
+#define EXTI_RTSR_TR14_Pos        (14U)
+#define EXTI_RTSR_TR14_Msk        (0x1UL << EXTI_RTSR_TR14_Pos)                 /*!< 0x00004000 */
+#define EXTI_RTSR_TR14            EXTI_RTSR_TR14_Msk                           /*!< Rising trigger event configuration bit of line 14 */
+#define EXTI_RTSR_TR15_Pos        (15U)
+#define EXTI_RTSR_TR15_Msk        (0x1UL << EXTI_RTSR_TR15_Pos)                 /*!< 0x00008000 */
+#define EXTI_RTSR_TR15            EXTI_RTSR_TR15_Msk                           /*!< Rising trigger event configuration bit of line 15 */
+#define EXTI_RTSR_TR16_Pos        (16U)
+#define EXTI_RTSR_TR16_Msk        (0x1UL << EXTI_RTSR_TR16_Pos)                 /*!< 0x00010000 */
+#define EXTI_RTSR_TR16            EXTI_RTSR_TR16_Msk                           /*!< Rising trigger event configuration bit of line 16 */
+#define EXTI_RTSR_TR17_Pos        (17U)
+#define EXTI_RTSR_TR17_Msk        (0x1UL << EXTI_RTSR_TR17_Pos)                 /*!< 0x00020000 */
+#define EXTI_RTSR_TR17            EXTI_RTSR_TR17_Msk                           /*!< Rising trigger event configuration bit of line 17 */
+#define EXTI_RTSR_TR18_Pos        (18U)
+#define EXTI_RTSR_TR18_Msk        (0x1UL << EXTI_RTSR_TR18_Pos)                 /*!< 0x00040000 */
+#define EXTI_RTSR_TR18            EXTI_RTSR_TR18_Msk                           /*!< Rising trigger event configuration bit of line 18 */
+#define EXTI_RTSR_TR19_Pos        (19U)
+#define EXTI_RTSR_TR19_Msk        (0x1UL << EXTI_RTSR_TR19_Pos)                 /*!< 0x00080000 */
+#define EXTI_RTSR_TR19            EXTI_RTSR_TR19_Msk                           /*!< Rising trigger event configuration bit of line 19 */
+#define EXTI_RTSR_TR20_Pos        (20U)
+#define EXTI_RTSR_TR20_Msk        (0x1UL << EXTI_RTSR_TR20_Pos)                 /*!< 0x00100000 */
+#define EXTI_RTSR_TR20            EXTI_RTSR_TR20_Msk                           /*!< Rising trigger event configuration bit of line 20 */
+#define EXTI_RTSR_TR21_Pos        (21U)
+#define EXTI_RTSR_TR21_Msk        (0x1UL << EXTI_RTSR_TR21_Pos)                 /*!< 0x00200000 */
+#define EXTI_RTSR_TR21            EXTI_RTSR_TR21_Msk                           /*!< Rising trigger event configuration bit of line 21 */
+#define EXTI_RTSR_TR22_Pos        (22U)
+#define EXTI_RTSR_TR22_Msk        (0x1UL << EXTI_RTSR_TR22_Pos)                 /*!< 0x00400000 */
+#define EXTI_RTSR_TR22            EXTI_RTSR_TR22_Msk                           /*!< Rising trigger event configuration bit of line 22 */
+
+/******************  Bit definition for EXTI_FTSR register  *******************/
+#define EXTI_FTSR_TR0_Pos         (0U)
+#define EXTI_FTSR_TR0_Msk         (0x1UL << EXTI_FTSR_TR0_Pos)                  /*!< 0x00000001 */
+#define EXTI_FTSR_TR0             EXTI_FTSR_TR0_Msk                            /*!< Falling trigger event configuration bit of line 0 */
+#define EXTI_FTSR_TR1_Pos         (1U)
+#define EXTI_FTSR_TR1_Msk         (0x1UL << EXTI_FTSR_TR1_Pos)                  /*!< 0x00000002 */
+#define EXTI_FTSR_TR1             EXTI_FTSR_TR1_Msk                            /*!< Falling trigger event configuration bit of line 1 */
+#define EXTI_FTSR_TR2_Pos         (2U)
+#define EXTI_FTSR_TR2_Msk         (0x1UL << EXTI_FTSR_TR2_Pos)                  /*!< 0x00000004 */
+#define EXTI_FTSR_TR2             EXTI_FTSR_TR2_Msk                            /*!< Falling trigger event configuration bit of line 2 */
+#define EXTI_FTSR_TR3_Pos         (3U)
+#define EXTI_FTSR_TR3_Msk         (0x1UL << EXTI_FTSR_TR3_Pos)                  /*!< 0x00000008 */
+#define EXTI_FTSR_TR3             EXTI_FTSR_TR3_Msk                            /*!< Falling trigger event configuration bit of line 3 */
+#define EXTI_FTSR_TR4_Pos         (4U)
+#define EXTI_FTSR_TR4_Msk         (0x1UL << EXTI_FTSR_TR4_Pos)                  /*!< 0x00000010 */
+#define EXTI_FTSR_TR4             EXTI_FTSR_TR4_Msk                            /*!< Falling trigger event configuration bit of line 4 */
+#define EXTI_FTSR_TR5_Pos         (5U)
+#define EXTI_FTSR_TR5_Msk         (0x1UL << EXTI_FTSR_TR5_Pos)                  /*!< 0x00000020 */
+#define EXTI_FTSR_TR5             EXTI_FTSR_TR5_Msk                            /*!< Falling trigger event configuration bit of line 5 */
+#define EXTI_FTSR_TR6_Pos         (6U)
+#define EXTI_FTSR_TR6_Msk         (0x1UL << EXTI_FTSR_TR6_Pos)                  /*!< 0x00000040 */
+#define EXTI_FTSR_TR6             EXTI_FTSR_TR6_Msk                            /*!< Falling trigger event configuration bit of line 6 */
+#define EXTI_FTSR_TR7_Pos         (7U)
+#define EXTI_FTSR_TR7_Msk         (0x1UL << EXTI_FTSR_TR7_Pos)                  /*!< 0x00000080 */
+#define EXTI_FTSR_TR7             EXTI_FTSR_TR7_Msk                            /*!< Falling trigger event configuration bit of line 7 */
+#define EXTI_FTSR_TR8_Pos         (8U)
+#define EXTI_FTSR_TR8_Msk         (0x1UL << EXTI_FTSR_TR8_Pos)                  /*!< 0x00000100 */
+#define EXTI_FTSR_TR8             EXTI_FTSR_TR8_Msk                            /*!< Falling trigger event configuration bit of line 8 */
+#define EXTI_FTSR_TR9_Pos         (9U)
+#define EXTI_FTSR_TR9_Msk         (0x1UL << EXTI_FTSR_TR9_Pos)                  /*!< 0x00000200 */
+#define EXTI_FTSR_TR9             EXTI_FTSR_TR9_Msk                            /*!< Falling trigger event configuration bit of line 9 */
+#define EXTI_FTSR_TR10_Pos        (10U)
+#define EXTI_FTSR_TR10_Msk        (0x1UL << EXTI_FTSR_TR10_Pos)                 /*!< 0x00000400 */
+#define EXTI_FTSR_TR10            EXTI_FTSR_TR10_Msk                           /*!< Falling trigger event configuration bit of line 10 */
+#define EXTI_FTSR_TR11_Pos        (11U)
+#define EXTI_FTSR_TR11_Msk        (0x1UL << EXTI_FTSR_TR11_Pos)                 /*!< 0x00000800 */
+#define EXTI_FTSR_TR11            EXTI_FTSR_TR11_Msk                           /*!< Falling trigger event configuration bit of line 11 */
+#define EXTI_FTSR_TR12_Pos        (12U)
+#define EXTI_FTSR_TR12_Msk        (0x1UL << EXTI_FTSR_TR12_Pos)                 /*!< 0x00001000 */
+#define EXTI_FTSR_TR12            EXTI_FTSR_TR12_Msk                           /*!< Falling trigger event configuration bit of line 12 */
+#define EXTI_FTSR_TR13_Pos        (13U)
+#define EXTI_FTSR_TR13_Msk        (0x1UL << EXTI_FTSR_TR13_Pos)                 /*!< 0x00002000 */
+#define EXTI_FTSR_TR13            EXTI_FTSR_TR13_Msk                           /*!< Falling trigger event configuration bit of line 13 */
+#define EXTI_FTSR_TR14_Pos        (14U)
+#define EXTI_FTSR_TR14_Msk        (0x1UL << EXTI_FTSR_TR14_Pos)                 /*!< 0x00004000 */
+#define EXTI_FTSR_TR14            EXTI_FTSR_TR14_Msk                           /*!< Falling trigger event configuration bit of line 14 */
+#define EXTI_FTSR_TR15_Pos        (15U)
+#define EXTI_FTSR_TR15_Msk        (0x1UL << EXTI_FTSR_TR15_Pos)                 /*!< 0x00008000 */
+#define EXTI_FTSR_TR15            EXTI_FTSR_TR15_Msk                           /*!< Falling trigger event configuration bit of line 15 */
+#define EXTI_FTSR_TR16_Pos        (16U)
+#define EXTI_FTSR_TR16_Msk        (0x1UL << EXTI_FTSR_TR16_Pos)                 /*!< 0x00010000 */
+#define EXTI_FTSR_TR16            EXTI_FTSR_TR16_Msk                           /*!< Falling trigger event configuration bit of line 16 */
+#define EXTI_FTSR_TR17_Pos        (17U)
+#define EXTI_FTSR_TR17_Msk        (0x1UL << EXTI_FTSR_TR17_Pos)                 /*!< 0x00020000 */
+#define EXTI_FTSR_TR17            EXTI_FTSR_TR17_Msk                           /*!< Falling trigger event configuration bit of line 17 */
+#define EXTI_FTSR_TR18_Pos        (18U)
+#define EXTI_FTSR_TR18_Msk        (0x1UL << EXTI_FTSR_TR18_Pos)                 /*!< 0x00040000 */
+#define EXTI_FTSR_TR18            EXTI_FTSR_TR18_Msk                           /*!< Falling trigger event configuration bit of line 18 */
+#define EXTI_FTSR_TR19_Pos        (19U)
+#define EXTI_FTSR_TR19_Msk        (0x1UL << EXTI_FTSR_TR19_Pos)                 /*!< 0x00080000 */
+#define EXTI_FTSR_TR19            EXTI_FTSR_TR19_Msk                           /*!< Falling trigger event configuration bit of line 19 */
+#define EXTI_FTSR_TR20_Pos        (20U)
+#define EXTI_FTSR_TR20_Msk        (0x1UL << EXTI_FTSR_TR20_Pos)                 /*!< 0x00100000 */
+#define EXTI_FTSR_TR20            EXTI_FTSR_TR20_Msk                           /*!< Falling trigger event configuration bit of line 20 */
+#define EXTI_FTSR_TR21_Pos        (21U)
+#define EXTI_FTSR_TR21_Msk        (0x1UL << EXTI_FTSR_TR21_Pos)                 /*!< 0x00200000 */
+#define EXTI_FTSR_TR21            EXTI_FTSR_TR21_Msk                           /*!< Falling trigger event configuration bit of line 21 */
+#define EXTI_FTSR_TR22_Pos        (22U)
+#define EXTI_FTSR_TR22_Msk        (0x1UL << EXTI_FTSR_TR22_Pos)                 /*!< 0x00400000 */
+#define EXTI_FTSR_TR22            EXTI_FTSR_TR22_Msk                           /*!< Falling trigger event configuration bit of line 22 */
+
+/******************  Bit definition for EXTI_SWIER register  ******************/
+#define EXTI_SWIER_SWIER0_Pos     (0U)
+#define EXTI_SWIER_SWIER0_Msk     (0x1UL << EXTI_SWIER_SWIER0_Pos)              /*!< 0x00000001 */
+#define EXTI_SWIER_SWIER0         EXTI_SWIER_SWIER0_Msk                        /*!< Software Interrupt on line 0 */
+#define EXTI_SWIER_SWIER1_Pos     (1U)
+#define EXTI_SWIER_SWIER1_Msk     (0x1UL << EXTI_SWIER_SWIER1_Pos)              /*!< 0x00000002 */
+#define EXTI_SWIER_SWIER1         EXTI_SWIER_SWIER1_Msk                        /*!< Software Interrupt on line 1 */
+#define EXTI_SWIER_SWIER2_Pos     (2U)
+#define EXTI_SWIER_SWIER2_Msk     (0x1UL << EXTI_SWIER_SWIER2_Pos)              /*!< 0x00000004 */
+#define EXTI_SWIER_SWIER2         EXTI_SWIER_SWIER2_Msk                        /*!< Software Interrupt on line 2 */
+#define EXTI_SWIER_SWIER3_Pos     (3U)
+#define EXTI_SWIER_SWIER3_Msk     (0x1UL << EXTI_SWIER_SWIER3_Pos)              /*!< 0x00000008 */
+#define EXTI_SWIER_SWIER3         EXTI_SWIER_SWIER3_Msk                        /*!< Software Interrupt on line 3 */
+#define EXTI_SWIER_SWIER4_Pos     (4U)
+#define EXTI_SWIER_SWIER4_Msk     (0x1UL << EXTI_SWIER_SWIER4_Pos)              /*!< 0x00000010 */
+#define EXTI_SWIER_SWIER4         EXTI_SWIER_SWIER4_Msk                        /*!< Software Interrupt on line 4 */
+#define EXTI_SWIER_SWIER5_Pos     (5U)
+#define EXTI_SWIER_SWIER5_Msk     (0x1UL << EXTI_SWIER_SWIER5_Pos)              /*!< 0x00000020 */
+#define EXTI_SWIER_SWIER5         EXTI_SWIER_SWIER5_Msk                        /*!< Software Interrupt on line 5 */
+#define EXTI_SWIER_SWIER6_Pos     (6U)
+#define EXTI_SWIER_SWIER6_Msk     (0x1UL << EXTI_SWIER_SWIER6_Pos)              /*!< 0x00000040 */
+#define EXTI_SWIER_SWIER6         EXTI_SWIER_SWIER6_Msk                        /*!< Software Interrupt on line 6 */
+#define EXTI_SWIER_SWIER7_Pos     (7U)
+#define EXTI_SWIER_SWIER7_Msk     (0x1UL << EXTI_SWIER_SWIER7_Pos)              /*!< 0x00000080 */
+#define EXTI_SWIER_SWIER7         EXTI_SWIER_SWIER7_Msk                        /*!< Software Interrupt on line 7 */
+#define EXTI_SWIER_SWIER8_Pos     (8U)
+#define EXTI_SWIER_SWIER8_Msk     (0x1UL << EXTI_SWIER_SWIER8_Pos)              /*!< 0x00000100 */
+#define EXTI_SWIER_SWIER8         EXTI_SWIER_SWIER8_Msk                        /*!< Software Interrupt on line 8 */
+#define EXTI_SWIER_SWIER9_Pos     (9U)
+#define EXTI_SWIER_SWIER9_Msk     (0x1UL << EXTI_SWIER_SWIER9_Pos)              /*!< 0x00000200 */
+#define EXTI_SWIER_SWIER9         EXTI_SWIER_SWIER9_Msk                        /*!< Software Interrupt on line 9 */
+#define EXTI_SWIER_SWIER10_Pos    (10U)
+#define EXTI_SWIER_SWIER10_Msk    (0x1UL << EXTI_SWIER_SWIER10_Pos)             /*!< 0x00000400 */
+#define EXTI_SWIER_SWIER10        EXTI_SWIER_SWIER10_Msk                       /*!< Software Interrupt on line 10 */
+#define EXTI_SWIER_SWIER11_Pos    (11U)
+#define EXTI_SWIER_SWIER11_Msk    (0x1UL << EXTI_SWIER_SWIER11_Pos)             /*!< 0x00000800 */
+#define EXTI_SWIER_SWIER11        EXTI_SWIER_SWIER11_Msk                       /*!< Software Interrupt on line 11 */
+#define EXTI_SWIER_SWIER12_Pos    (12U)
+#define EXTI_SWIER_SWIER12_Msk    (0x1UL << EXTI_SWIER_SWIER12_Pos)             /*!< 0x00001000 */
+#define EXTI_SWIER_SWIER12        EXTI_SWIER_SWIER12_Msk                       /*!< Software Interrupt on line 12 */
+#define EXTI_SWIER_SWIER13_Pos    (13U)
+#define EXTI_SWIER_SWIER13_Msk    (0x1UL << EXTI_SWIER_SWIER13_Pos)             /*!< 0x00002000 */
+#define EXTI_SWIER_SWIER13        EXTI_SWIER_SWIER13_Msk                       /*!< Software Interrupt on line 13 */
+#define EXTI_SWIER_SWIER14_Pos    (14U)
+#define EXTI_SWIER_SWIER14_Msk    (0x1UL << EXTI_SWIER_SWIER14_Pos)             /*!< 0x00004000 */
+#define EXTI_SWIER_SWIER14        EXTI_SWIER_SWIER14_Msk                       /*!< Software Interrupt on line 14 */
+#define EXTI_SWIER_SWIER15_Pos    (15U)
+#define EXTI_SWIER_SWIER15_Msk    (0x1UL << EXTI_SWIER_SWIER15_Pos)             /*!< 0x00008000 */
+#define EXTI_SWIER_SWIER15        EXTI_SWIER_SWIER15_Msk                       /*!< Software Interrupt on line 15 */
+#define EXTI_SWIER_SWIER16_Pos    (16U)
+#define EXTI_SWIER_SWIER16_Msk    (0x1UL << EXTI_SWIER_SWIER16_Pos)             /*!< 0x00010000 */
+#define EXTI_SWIER_SWIER16        EXTI_SWIER_SWIER16_Msk                       /*!< Software Interrupt on line 16 */
+#define EXTI_SWIER_SWIER17_Pos    (17U)
+#define EXTI_SWIER_SWIER17_Msk    (0x1UL << EXTI_SWIER_SWIER17_Pos)             /*!< 0x00020000 */
+#define EXTI_SWIER_SWIER17        EXTI_SWIER_SWIER17_Msk                       /*!< Software Interrupt on line 17 */
+#define EXTI_SWIER_SWIER18_Pos    (18U)
+#define EXTI_SWIER_SWIER18_Msk    (0x1UL << EXTI_SWIER_SWIER18_Pos)             /*!< 0x00040000 */
+#define EXTI_SWIER_SWIER18        EXTI_SWIER_SWIER18_Msk                       /*!< Software Interrupt on line 18 */
+#define EXTI_SWIER_SWIER19_Pos    (19U)
+#define EXTI_SWIER_SWIER19_Msk    (0x1UL << EXTI_SWIER_SWIER19_Pos)             /*!< 0x00080000 */
+#define EXTI_SWIER_SWIER19        EXTI_SWIER_SWIER19_Msk                       /*!< Software Interrupt on line 19 */
+#define EXTI_SWIER_SWIER20_Pos    (20U)
+#define EXTI_SWIER_SWIER20_Msk    (0x1UL << EXTI_SWIER_SWIER20_Pos)             /*!< 0x00100000 */
+#define EXTI_SWIER_SWIER20        EXTI_SWIER_SWIER20_Msk                       /*!< Software Interrupt on line 20 */
+#define EXTI_SWIER_SWIER21_Pos    (21U)
+#define EXTI_SWIER_SWIER21_Msk    (0x1UL << EXTI_SWIER_SWIER21_Pos)             /*!< 0x00200000 */
+#define EXTI_SWIER_SWIER21        EXTI_SWIER_SWIER21_Msk                       /*!< Software Interrupt on line 21 */
+#define EXTI_SWIER_SWIER22_Pos    (22U)
+#define EXTI_SWIER_SWIER22_Msk    (0x1UL << EXTI_SWIER_SWIER22_Pos)             /*!< 0x00400000 */
+#define EXTI_SWIER_SWIER22        EXTI_SWIER_SWIER22_Msk                       /*!< Software Interrupt on line 22 */
+
+/*******************  Bit definition for EXTI_PR register  ********************/
+#define EXTI_PR_PR0_Pos           (0U)
+#define EXTI_PR_PR0_Msk           (0x1UL << EXTI_PR_PR0_Pos)                    /*!< 0x00000001 */
+#define EXTI_PR_PR0               EXTI_PR_PR0_Msk                              /*!< Pending bit for line 0 */
+#define EXTI_PR_PR1_Pos           (1U)
+#define EXTI_PR_PR1_Msk           (0x1UL << EXTI_PR_PR1_Pos)                    /*!< 0x00000002 */
+#define EXTI_PR_PR1               EXTI_PR_PR1_Msk                              /*!< Pending bit for line 1 */
+#define EXTI_PR_PR2_Pos           (2U)
+#define EXTI_PR_PR2_Msk           (0x1UL << EXTI_PR_PR2_Pos)                    /*!< 0x00000004 */
+#define EXTI_PR_PR2               EXTI_PR_PR2_Msk                              /*!< Pending bit for line 2 */
+#define EXTI_PR_PR3_Pos           (3U)
+#define EXTI_PR_PR3_Msk           (0x1UL << EXTI_PR_PR3_Pos)                    /*!< 0x00000008 */
+#define EXTI_PR_PR3               EXTI_PR_PR3_Msk                              /*!< Pending bit for line 3 */
+#define EXTI_PR_PR4_Pos           (4U)
+#define EXTI_PR_PR4_Msk           (0x1UL << EXTI_PR_PR4_Pos)                    /*!< 0x00000010 */
+#define EXTI_PR_PR4               EXTI_PR_PR4_Msk                              /*!< Pending bit for line 4 */
+#define EXTI_PR_PR5_Pos           (5U)
+#define EXTI_PR_PR5_Msk           (0x1UL << EXTI_PR_PR5_Pos)                    /*!< 0x00000020 */
+#define EXTI_PR_PR5               EXTI_PR_PR5_Msk                              /*!< Pending bit for line 5 */
+#define EXTI_PR_PR6_Pos           (6U)
+#define EXTI_PR_PR6_Msk           (0x1UL << EXTI_PR_PR6_Pos)                    /*!< 0x00000040 */
+#define EXTI_PR_PR6               EXTI_PR_PR6_Msk                              /*!< Pending bit for line 6 */
+#define EXTI_PR_PR7_Pos           (7U)
+#define EXTI_PR_PR7_Msk           (0x1UL << EXTI_PR_PR7_Pos)                    /*!< 0x00000080 */
+#define EXTI_PR_PR7               EXTI_PR_PR7_Msk                              /*!< Pending bit for line 7 */
+#define EXTI_PR_PR8_Pos           (8U)
+#define EXTI_PR_PR8_Msk           (0x1UL << EXTI_PR_PR8_Pos)                    /*!< 0x00000100 */
+#define EXTI_PR_PR8               EXTI_PR_PR8_Msk                              /*!< Pending bit for line 8 */
+#define EXTI_PR_PR9_Pos           (9U)
+#define EXTI_PR_PR9_Msk           (0x1UL << EXTI_PR_PR9_Pos)                    /*!< 0x00000200 */
+#define EXTI_PR_PR9               EXTI_PR_PR9_Msk                              /*!< Pending bit for line 9 */
+#define EXTI_PR_PR10_Pos          (10U)
+#define EXTI_PR_PR10_Msk          (0x1UL << EXTI_PR_PR10_Pos)                   /*!< 0x00000400 */
+#define EXTI_PR_PR10              EXTI_PR_PR10_Msk                             /*!< Pending bit for line 10 */
+#define EXTI_PR_PR11_Pos          (11U)
+#define EXTI_PR_PR11_Msk          (0x1UL << EXTI_PR_PR11_Pos)                   /*!< 0x00000800 */
+#define EXTI_PR_PR11              EXTI_PR_PR11_Msk                             /*!< Pending bit for line 11 */
+#define EXTI_PR_PR12_Pos          (12U)
+#define EXTI_PR_PR12_Msk          (0x1UL << EXTI_PR_PR12_Pos)                   /*!< 0x00001000 */
+#define EXTI_PR_PR12              EXTI_PR_PR12_Msk                             /*!< Pending bit for line 12 */
+#define EXTI_PR_PR13_Pos          (13U)
+#define EXTI_PR_PR13_Msk          (0x1UL << EXTI_PR_PR13_Pos)                   /*!< 0x00002000 */
+#define EXTI_PR_PR13              EXTI_PR_PR13_Msk                             /*!< Pending bit for line 13 */
+#define EXTI_PR_PR14_Pos          (14U)
+#define EXTI_PR_PR14_Msk          (0x1UL << EXTI_PR_PR14_Pos)                   /*!< 0x00004000 */
+#define EXTI_PR_PR14              EXTI_PR_PR14_Msk                             /*!< Pending bit for line 14 */
+#define EXTI_PR_PR15_Pos          (15U)
+#define EXTI_PR_PR15_Msk          (0x1UL << EXTI_PR_PR15_Pos)                   /*!< 0x00008000 */
+#define EXTI_PR_PR15              EXTI_PR_PR15_Msk                             /*!< Pending bit for line 15 */
+#define EXTI_PR_PR16_Pos          (16U)
+#define EXTI_PR_PR16_Msk          (0x1UL << EXTI_PR_PR16_Pos)                   /*!< 0x00010000 */
+#define EXTI_PR_PR16              EXTI_PR_PR16_Msk                             /*!< Pending bit for line 16 */
+#define EXTI_PR_PR17_Pos          (17U)
+#define EXTI_PR_PR17_Msk          (0x1UL << EXTI_PR_PR17_Pos)                   /*!< 0x00020000 */
+#define EXTI_PR_PR17              EXTI_PR_PR17_Msk                             /*!< Pending bit for line 17 */
+#define EXTI_PR_PR18_Pos          (18U)
+#define EXTI_PR_PR18_Msk          (0x1UL << EXTI_PR_PR18_Pos)                   /*!< 0x00040000 */
+#define EXTI_PR_PR18              EXTI_PR_PR18_Msk                             /*!< Pending bit for line 18 */
+#define EXTI_PR_PR19_Pos          (19U)
+#define EXTI_PR_PR19_Msk          (0x1UL << EXTI_PR_PR19_Pos)                   /*!< 0x00080000 */
+#define EXTI_PR_PR19              EXTI_PR_PR19_Msk                             /*!< Pending bit for line 19 */
+#define EXTI_PR_PR20_Pos          (20U)
+#define EXTI_PR_PR20_Msk          (0x1UL << EXTI_PR_PR20_Pos)                   /*!< 0x00100000 */
+#define EXTI_PR_PR20              EXTI_PR_PR20_Msk                             /*!< Pending bit for line 20 */
+#define EXTI_PR_PR21_Pos          (21U)
+#define EXTI_PR_PR21_Msk          (0x1UL << EXTI_PR_PR21_Pos)                   /*!< 0x00200000 */
+#define EXTI_PR_PR21              EXTI_PR_PR21_Msk                             /*!< Pending bit for line 21 */
+#define EXTI_PR_PR22_Pos          (22U)
+#define EXTI_PR_PR22_Msk          (0x1UL << EXTI_PR_PR22_Pos)                   /*!< 0x00400000 */
+#define EXTI_PR_PR22              EXTI_PR_PR22_Msk                             /*!< Pending bit for line 22 */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                    FLASH                                   */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bits definition for FLASH_ACR register  *****************/
+#define FLASH_ACR_LATENCY_Pos          (0U)
+#define FLASH_ACR_LATENCY_Msk          (0x7UL << FLASH_ACR_LATENCY_Pos)         /*!< 0x00000007 */
+#define FLASH_ACR_LATENCY              FLASH_ACR_LATENCY_Msk
+#define FLASH_ACR_LATENCY_0WS          0x00000000U
+#define FLASH_ACR_LATENCY_1WS          0x00000001U
+#define FLASH_ACR_LATENCY_2WS          0x00000002U
+#define FLASH_ACR_LATENCY_3WS          0x00000003U
+#define FLASH_ACR_LATENCY_4WS          0x00000004U
+#define FLASH_ACR_LATENCY_5WS          0x00000005U
+#define FLASH_ACR_LATENCY_6WS          0x00000006U
+#define FLASH_ACR_LATENCY_7WS          0x00000007U
+
+
+#define FLASH_ACR_PRFTEN_Pos           (8U)
+#define FLASH_ACR_PRFTEN_Msk           (0x1UL << FLASH_ACR_PRFTEN_Pos)              /*!< 0x00000100 */
+#define FLASH_ACR_PRFTEN               FLASH_ACR_PRFTEN_Msk
+#define FLASH_ACR_ICEN_Pos             (9U)
+#define FLASH_ACR_ICEN_Msk             (0x1UL << FLASH_ACR_ICEN_Pos)                /*!< 0x00000200 */
+#define FLASH_ACR_ICEN                 FLASH_ACR_ICEN_Msk
+#define FLASH_ACR_DCEN_Pos             (10U)
+#define FLASH_ACR_DCEN_Msk             (0x1UL << FLASH_ACR_DCEN_Pos)                /*!< 0x00000400 */
+#define FLASH_ACR_DCEN                 FLASH_ACR_DCEN_Msk
+#define FLASH_ACR_ICRST_Pos            (11U)
+#define FLASH_ACR_ICRST_Msk            (0x1UL << FLASH_ACR_ICRST_Pos)               /*!< 0x00000800 */
+#define FLASH_ACR_ICRST                FLASH_ACR_ICRST_Msk
+#define FLASH_ACR_DCRST_Pos            (12U)
+#define FLASH_ACR_DCRST_Msk            (0x1UL << FLASH_ACR_DCRST_Pos)               /*!< 0x00001000 */
+#define FLASH_ACR_DCRST                FLASH_ACR_DCRST_Msk
+
+/*******************  Bits definition for FLASH_SR register  ******************/
+#define FLASH_SR_EOP_Pos               (0U)
+#define FLASH_SR_EOP_Msk               (0x1UL << FLASH_SR_EOP_Pos)                   /*!< 0x00000001 */
+#define FLASH_SR_EOP                   FLASH_SR_EOP_Msk
+#define FLASH_SR_OPERR_Pos             (1U)
+#define FLASH_SR_OPERR_Msk             (0x1UL << FLASH_SR_OPERR_Pos)               /*!< 0x00000002 */
+#define FLASH_SR_OPERR                 FLASH_SR_OPERR_Msk
+#define FLASH_SR_WRPERR_Pos            (4U)
+#define FLASH_SR_WRPERR_Msk            (0x1UL << FLASH_SR_WRPERR_Pos)                /*!< 0x00000010 */
+#define FLASH_SR_WRPERR                FLASH_SR_WRPERR_Msk
+#define FLASH_SR_PGAERR_Pos            (5U)
+#define FLASH_SR_PGAERR_Msk            (0x1UL << FLASH_SR_PGAERR_Pos)                /*!< 0x00000020 */
+#define FLASH_SR_PGAERR                FLASH_SR_PGAERR_Msk
+#define FLASH_SR_PGPERR_Pos            (6U)
+#define FLASH_SR_PGPERR_Msk            (0x1UL << FLASH_SR_PGPERR_Pos)                /*!< 0x00000040 */
+#define FLASH_SR_PGPERR                FLASH_SR_PGPERR_Msk
+#define FLASH_SR_PGSERR_Pos            (7U)
+#define FLASH_SR_PGSERR_Msk            (0x1UL << FLASH_SR_PGSERR_Pos)                /*!< 0x00000080 */
+#define FLASH_SR_PGSERR                FLASH_SR_PGSERR_Msk
+#define FLASH_SR_RDERR_Pos            (8U)
+#define FLASH_SR_RDERR_Msk            (0x1UL << FLASH_SR_RDERR_Pos)                  /*!< 0x00000100 */
+#define FLASH_SR_RDERR                FLASH_SR_RDERR_Msk
+#define FLASH_SR_BSY_Pos               (16U)
+#define FLASH_SR_BSY_Msk               (0x1UL << FLASH_SR_BSY_Pos)                   /*!< 0x00010000 */
+#define FLASH_SR_BSY                   FLASH_SR_BSY_Msk
+
+/*******************  Bits definition for FLASH_CR register  ******************/
+#define FLASH_CR_PG_Pos                (0U)
+#define FLASH_CR_PG_Msk                (0x1UL << FLASH_CR_PG_Pos)                    /*!< 0x00000001 */
+#define FLASH_CR_PG                    FLASH_CR_PG_Msk
+#define FLASH_CR_SER_Pos               (1U)
+#define FLASH_CR_SER_Msk               (0x1UL << FLASH_CR_SER_Pos)                   /*!< 0x00000002 */
+#define FLASH_CR_SER                   FLASH_CR_SER_Msk
+#define FLASH_CR_MER_Pos               (2U)
+#define FLASH_CR_MER_Msk               (0x1UL << FLASH_CR_MER_Pos)                   /*!< 0x00000004 */
+#define FLASH_CR_MER                   FLASH_CR_MER_Msk
+#define FLASH_CR_SNB_Pos               (3U)
+#define FLASH_CR_SNB_Msk               (0x1FUL << FLASH_CR_SNB_Pos)             /*!< 0x000000F8 */
+#define FLASH_CR_SNB                   FLASH_CR_SNB_Msk
+#define FLASH_CR_SNB_0                 (0x01UL << FLASH_CR_SNB_Pos)             /*!< 0x00000008 */
+#define FLASH_CR_SNB_1                 (0x02UL << FLASH_CR_SNB_Pos)             /*!< 0x00000010 */
+#define FLASH_CR_SNB_2                 (0x04UL << FLASH_CR_SNB_Pos)             /*!< 0x00000020 */
+#define FLASH_CR_SNB_3                 (0x08UL << FLASH_CR_SNB_Pos)             /*!< 0x00000040 */
+#define FLASH_CR_SNB_4                 (0x10UL << FLASH_CR_SNB_Pos)             /*!< 0x00000080 */
+#define FLASH_CR_PSIZE_Pos             (8U)
+#define FLASH_CR_PSIZE_Msk             (0x3UL << FLASH_CR_PSIZE_Pos)            /*!< 0x00000300 */
+#define FLASH_CR_PSIZE                 FLASH_CR_PSIZE_Msk
+#define FLASH_CR_PSIZE_0               (0x1UL << FLASH_CR_PSIZE_Pos)            /*!< 0x00000100 */
+#define FLASH_CR_PSIZE_1               (0x2UL << FLASH_CR_PSIZE_Pos)            /*!< 0x00000200 */
+#define FLASH_CR_STRT_Pos              (16U)
+#define FLASH_CR_STRT_Msk              (0x1UL << FLASH_CR_STRT_Pos)             /*!< 0x00010000 */
+#define FLASH_CR_STRT                  FLASH_CR_STRT_Msk
+#define FLASH_CR_EOPIE_Pos             (24U)
+#define FLASH_CR_EOPIE_Msk             (0x1UL << FLASH_CR_EOPIE_Pos)            /*!< 0x01000000 */
+#define FLASH_CR_EOPIE                 FLASH_CR_EOPIE_Msk
+#define FLASH_CR_ERRIE_Pos             (25U)
+#define FLASH_CR_ERRIE_Msk             (0x1UL << FLASH_CR_ERRIE_Pos)
+#define FLASH_CR_ERRIE                 FLASH_CR_ERRIE_Msk
+#define FLASH_CR_LOCK_Pos              (31U)
+#define FLASH_CR_LOCK_Msk              (0x1UL << FLASH_CR_LOCK_Pos)             /*!< 0x80000000 */
+#define FLASH_CR_LOCK                  FLASH_CR_LOCK_Msk
+
+/*******************  Bits definition for FLASH_OPTCR register  ***************/
+#define FLASH_OPTCR_OPTLOCK_Pos        (0U)
+#define FLASH_OPTCR_OPTLOCK_Msk        (0x1UL << FLASH_OPTCR_OPTLOCK_Pos)       /*!< 0x00000001 */
+#define FLASH_OPTCR_OPTLOCK            FLASH_OPTCR_OPTLOCK_Msk
+#define FLASH_OPTCR_OPTSTRT_Pos        (1U)
+#define FLASH_OPTCR_OPTSTRT_Msk        (0x1UL << FLASH_OPTCR_OPTSTRT_Pos)       /*!< 0x00000002 */
+#define FLASH_OPTCR_OPTSTRT            FLASH_OPTCR_OPTSTRT_Msk
+
+#define FLASH_OPTCR_BOR_LEV_0          0x00000004U
+#define FLASH_OPTCR_BOR_LEV_1          0x00000008U
+#define FLASH_OPTCR_BOR_LEV_Pos        (2U)
+#define FLASH_OPTCR_BOR_LEV_Msk        (0x3UL << FLASH_OPTCR_BOR_LEV_Pos)       /*!< 0x0000000C */
+#define FLASH_OPTCR_BOR_LEV            FLASH_OPTCR_BOR_LEV_Msk
+#define FLASH_OPTCR_WDG_SW_Pos         (5U)
+#define FLASH_OPTCR_WDG_SW_Msk         (0x1UL << FLASH_OPTCR_WDG_SW_Pos)        /*!< 0x00000020 */
+#define FLASH_OPTCR_WDG_SW             FLASH_OPTCR_WDG_SW_Msk
+#define FLASH_OPTCR_nRST_STOP_Pos      (6U)
+#define FLASH_OPTCR_nRST_STOP_Msk      (0x1UL << FLASH_OPTCR_nRST_STOP_Pos)     /*!< 0x00000040 */
+#define FLASH_OPTCR_nRST_STOP          FLASH_OPTCR_nRST_STOP_Msk
+#define FLASH_OPTCR_nRST_STDBY_Pos     (7U)
+#define FLASH_OPTCR_nRST_STDBY_Msk     (0x1UL << FLASH_OPTCR_nRST_STDBY_Pos)    /*!< 0x00000080 */
+#define FLASH_OPTCR_nRST_STDBY         FLASH_OPTCR_nRST_STDBY_Msk
+#define FLASH_OPTCR_RDP_Pos            (8U)
+#define FLASH_OPTCR_RDP_Msk            (0xFFUL << FLASH_OPTCR_RDP_Pos)          /*!< 0x0000FF00 */
+#define FLASH_OPTCR_RDP                FLASH_OPTCR_RDP_Msk
+#define FLASH_OPTCR_RDP_0              (0x01UL << FLASH_OPTCR_RDP_Pos)          /*!< 0x00000100 */
+#define FLASH_OPTCR_RDP_1              (0x02UL << FLASH_OPTCR_RDP_Pos)          /*!< 0x00000200 */
+#define FLASH_OPTCR_RDP_2              (0x04UL << FLASH_OPTCR_RDP_Pos)          /*!< 0x00000400 */
+#define FLASH_OPTCR_RDP_3              (0x08UL << FLASH_OPTCR_RDP_Pos)          /*!< 0x00000800 */
+#define FLASH_OPTCR_RDP_4              (0x10UL << FLASH_OPTCR_RDP_Pos)          /*!< 0x00001000 */
+#define FLASH_OPTCR_RDP_5              (0x20UL << FLASH_OPTCR_RDP_Pos)          /*!< 0x00002000 */
+#define FLASH_OPTCR_RDP_6              (0x40UL << FLASH_OPTCR_RDP_Pos)          /*!< 0x00004000 */
+#define FLASH_OPTCR_RDP_7              (0x80UL << FLASH_OPTCR_RDP_Pos)          /*!< 0x00008000 */
+#define FLASH_OPTCR_nWRP_Pos           (16U)
+#define FLASH_OPTCR_nWRP_Msk           (0xFFFUL << FLASH_OPTCR_nWRP_Pos)        /*!< 0x0FFF0000 */
+#define FLASH_OPTCR_nWRP               FLASH_OPTCR_nWRP_Msk
+#define FLASH_OPTCR_nWRP_0             0x00010000U
+#define FLASH_OPTCR_nWRP_1             0x00020000U
+#define FLASH_OPTCR_nWRP_2             0x00040000U
+#define FLASH_OPTCR_nWRP_3             0x00080000U
+#define FLASH_OPTCR_nWRP_4             0x00100000U
+#define FLASH_OPTCR_nWRP_5             0x00200000U
+#define FLASH_OPTCR_nWRP_6             0x00400000U
+#define FLASH_OPTCR_nWRP_7             0x00800000U
+#define FLASH_OPTCR_nWRP_8             0x01000000U
+#define FLASH_OPTCR_nWRP_9             0x02000000U
+#define FLASH_OPTCR_nWRP_10            0x04000000U
+#define FLASH_OPTCR_nWRP_11            0x08000000U
+
+/******************  Bits definition for FLASH_OPTCR1 register  ***************/
+#define FLASH_OPTCR1_nWRP_Pos          (16U)
+#define FLASH_OPTCR1_nWRP_Msk          (0xFFFUL << FLASH_OPTCR1_nWRP_Pos)       /*!< 0x0FFF0000 */
+#define FLASH_OPTCR1_nWRP              FLASH_OPTCR1_nWRP_Msk
+#define FLASH_OPTCR1_nWRP_0            (0x001UL << FLASH_OPTCR1_nWRP_Pos)       /*!< 0x00010000 */
+#define FLASH_OPTCR1_nWRP_1            (0x002UL << FLASH_OPTCR1_nWRP_Pos)       /*!< 0x00020000 */
+#define FLASH_OPTCR1_nWRP_2            (0x004UL << FLASH_OPTCR1_nWRP_Pos)       /*!< 0x00040000 */
+#define FLASH_OPTCR1_nWRP_3            (0x008UL << FLASH_OPTCR1_nWRP_Pos)       /*!< 0x00080000 */
+#define FLASH_OPTCR1_nWRP_4            (0x010UL << FLASH_OPTCR1_nWRP_Pos)       /*!< 0x00100000 */
+#define FLASH_OPTCR1_nWRP_5            (0x020UL << FLASH_OPTCR1_nWRP_Pos)       /*!< 0x00200000 */
+#define FLASH_OPTCR1_nWRP_6            (0x040UL << FLASH_OPTCR1_nWRP_Pos)       /*!< 0x00400000 */
+#define FLASH_OPTCR1_nWRP_7            (0x080UL << FLASH_OPTCR1_nWRP_Pos)       /*!< 0x00800000 */
+#define FLASH_OPTCR1_nWRP_8            (0x100UL << FLASH_OPTCR1_nWRP_Pos)       /*!< 0x01000000 */
+#define FLASH_OPTCR1_nWRP_9            (0x200UL << FLASH_OPTCR1_nWRP_Pos)       /*!< 0x02000000 */
+#define FLASH_OPTCR1_nWRP_10           (0x400UL << FLASH_OPTCR1_nWRP_Pos)       /*!< 0x04000000 */
+#define FLASH_OPTCR1_nWRP_11           (0x800UL << FLASH_OPTCR1_nWRP_Pos)       /*!< 0x08000000 */
+/* Legacy defines */
+#define FLASH_SR_SOP_Pos    FLASH_SR_OPERR_Pos
+#define FLASH_SR_SOP_Msk    FLASH_SR_OPERR_Msk
+#define FLASH_SR_SOP        FLASH_SR_OPERR
+#define FLASH_ACR_BYTE0_ADDRESS_Pos    (10U)
+#define FLASH_ACR_BYTE0_ADDRESS_Msk    (0x10008FUL << FLASH_ACR_BYTE0_ADDRESS_Pos)  /*!< 0x40023C00 */
+#define FLASH_ACR_BYTE0_ADDRESS        FLASH_ACR_BYTE0_ADDRESS_Msk
+#define FLASH_ACR_BYTE2_ADDRESS_Pos    (0U)
+#define FLASH_ACR_BYTE2_ADDRESS_Msk    (0x40023C03UL << FLASH_ACR_BYTE2_ADDRESS_Pos) /*!< 0x40023C03 */
+#define FLASH_ACR_BYTE2_ADDRESS        FLASH_ACR_BYTE2_ADDRESS_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                            General Purpose I/O                             */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bits definition for GPIO_MODER register  *****************/
+#define GPIO_MODER_MODER0_Pos            (0U)
+#define GPIO_MODER_MODER0_Msk            (0x3UL << GPIO_MODER_MODER0_Pos)       /*!< 0x00000003 */
+#define GPIO_MODER_MODER0                GPIO_MODER_MODER0_Msk
+#define GPIO_MODER_MODER0_0              (0x1UL << GPIO_MODER_MODER0_Pos)       /*!< 0x00000001 */
+#define GPIO_MODER_MODER0_1              (0x2UL << GPIO_MODER_MODER0_Pos)       /*!< 0x00000002 */
+#define GPIO_MODER_MODER1_Pos            (2U)
+#define GPIO_MODER_MODER1_Msk            (0x3UL << GPIO_MODER_MODER1_Pos)       /*!< 0x0000000C */
+#define GPIO_MODER_MODER1                GPIO_MODER_MODER1_Msk
+#define GPIO_MODER_MODER1_0              (0x1UL << GPIO_MODER_MODER1_Pos)       /*!< 0x00000004 */
+#define GPIO_MODER_MODER1_1              (0x2UL << GPIO_MODER_MODER1_Pos)       /*!< 0x00000008 */
+#define GPIO_MODER_MODER2_Pos            (4U)
+#define GPIO_MODER_MODER2_Msk            (0x3UL << GPIO_MODER_MODER2_Pos)       /*!< 0x00000030 */
+#define GPIO_MODER_MODER2                GPIO_MODER_MODER2_Msk
+#define GPIO_MODER_MODER2_0              (0x1UL << GPIO_MODER_MODER2_Pos)       /*!< 0x00000010 */
+#define GPIO_MODER_MODER2_1              (0x2UL << GPIO_MODER_MODER2_Pos)       /*!< 0x00000020 */
+#define GPIO_MODER_MODER3_Pos            (6U)
+#define GPIO_MODER_MODER3_Msk            (0x3UL << GPIO_MODER_MODER3_Pos)       /*!< 0x000000C0 */
+#define GPIO_MODER_MODER3                GPIO_MODER_MODER3_Msk
+#define GPIO_MODER_MODER3_0              (0x1UL << GPIO_MODER_MODER3_Pos)       /*!< 0x00000040 */
+#define GPIO_MODER_MODER3_1              (0x2UL << GPIO_MODER_MODER3_Pos)       /*!< 0x00000080 */
+#define GPIO_MODER_MODER4_Pos            (8U)
+#define GPIO_MODER_MODER4_Msk            (0x3UL << GPIO_MODER_MODER4_Pos)       /*!< 0x00000300 */
+#define GPIO_MODER_MODER4                GPIO_MODER_MODER4_Msk
+#define GPIO_MODER_MODER4_0              (0x1UL << GPIO_MODER_MODER4_Pos)       /*!< 0x00000100 */
+#define GPIO_MODER_MODER4_1              (0x2UL << GPIO_MODER_MODER4_Pos)       /*!< 0x00000200 */
+#define GPIO_MODER_MODER5_Pos            (10U)
+#define GPIO_MODER_MODER5_Msk            (0x3UL << GPIO_MODER_MODER5_Pos)       /*!< 0x00000C00 */
+#define GPIO_MODER_MODER5                GPIO_MODER_MODER5_Msk
+#define GPIO_MODER_MODER5_0              (0x1UL << GPIO_MODER_MODER5_Pos)       /*!< 0x00000400 */
+#define GPIO_MODER_MODER5_1              (0x2UL << GPIO_MODER_MODER5_Pos)       /*!< 0x00000800 */
+#define GPIO_MODER_MODER6_Pos            (12U)
+#define GPIO_MODER_MODER6_Msk            (0x3UL << GPIO_MODER_MODER6_Pos)       /*!< 0x00003000 */
+#define GPIO_MODER_MODER6                GPIO_MODER_MODER6_Msk
+#define GPIO_MODER_MODER6_0              (0x1UL << GPIO_MODER_MODER6_Pos)       /*!< 0x00001000 */
+#define GPIO_MODER_MODER6_1              (0x2UL << GPIO_MODER_MODER6_Pos)       /*!< 0x00002000 */
+#define GPIO_MODER_MODER7_Pos            (14U)
+#define GPIO_MODER_MODER7_Msk            (0x3UL << GPIO_MODER_MODER7_Pos)       /*!< 0x0000C000 */
+#define GPIO_MODER_MODER7                GPIO_MODER_MODER7_Msk
+#define GPIO_MODER_MODER7_0              (0x1UL << GPIO_MODER_MODER7_Pos)       /*!< 0x00004000 */
+#define GPIO_MODER_MODER7_1              (0x2UL << GPIO_MODER_MODER7_Pos)       /*!< 0x00008000 */
+#define GPIO_MODER_MODER8_Pos            (16U)
+#define GPIO_MODER_MODER8_Msk            (0x3UL << GPIO_MODER_MODER8_Pos)       /*!< 0x00030000 */
+#define GPIO_MODER_MODER8                GPIO_MODER_MODER8_Msk
+#define GPIO_MODER_MODER8_0              (0x1UL << GPIO_MODER_MODER8_Pos)       /*!< 0x00010000 */
+#define GPIO_MODER_MODER8_1              (0x2UL << GPIO_MODER_MODER8_Pos)       /*!< 0x00020000 */
+#define GPIO_MODER_MODER9_Pos            (18U)
+#define GPIO_MODER_MODER9_Msk            (0x3UL << GPIO_MODER_MODER9_Pos)       /*!< 0x000C0000 */
+#define GPIO_MODER_MODER9                GPIO_MODER_MODER9_Msk
+#define GPIO_MODER_MODER9_0              (0x1UL << GPIO_MODER_MODER9_Pos)       /*!< 0x00040000 */
+#define GPIO_MODER_MODER9_1              (0x2UL << GPIO_MODER_MODER9_Pos)       /*!< 0x00080000 */
+#define GPIO_MODER_MODER10_Pos           (20U)
+#define GPIO_MODER_MODER10_Msk           (0x3UL << GPIO_MODER_MODER10_Pos)      /*!< 0x00300000 */
+#define GPIO_MODER_MODER10               GPIO_MODER_MODER10_Msk
+#define GPIO_MODER_MODER10_0             (0x1UL << GPIO_MODER_MODER10_Pos)      /*!< 0x00100000 */
+#define GPIO_MODER_MODER10_1             (0x2UL << GPIO_MODER_MODER10_Pos)      /*!< 0x00200000 */
+#define GPIO_MODER_MODER11_Pos           (22U)
+#define GPIO_MODER_MODER11_Msk           (0x3UL << GPIO_MODER_MODER11_Pos)      /*!< 0x00C00000 */
+#define GPIO_MODER_MODER11               GPIO_MODER_MODER11_Msk
+#define GPIO_MODER_MODER11_0             (0x1UL << GPIO_MODER_MODER11_Pos)      /*!< 0x00400000 */
+#define GPIO_MODER_MODER11_1             (0x2UL << GPIO_MODER_MODER11_Pos)      /*!< 0x00800000 */
+#define GPIO_MODER_MODER12_Pos           (24U)
+#define GPIO_MODER_MODER12_Msk           (0x3UL << GPIO_MODER_MODER12_Pos)      /*!< 0x03000000 */
+#define GPIO_MODER_MODER12               GPIO_MODER_MODER12_Msk
+#define GPIO_MODER_MODER12_0             (0x1UL << GPIO_MODER_MODER12_Pos)      /*!< 0x01000000 */
+#define GPIO_MODER_MODER12_1             (0x2UL << GPIO_MODER_MODER12_Pos)      /*!< 0x02000000 */
+#define GPIO_MODER_MODER13_Pos           (26U)
+#define GPIO_MODER_MODER13_Msk           (0x3UL << GPIO_MODER_MODER13_Pos)      /*!< 0x0C000000 */
+#define GPIO_MODER_MODER13               GPIO_MODER_MODER13_Msk
+#define GPIO_MODER_MODER13_0             (0x1UL << GPIO_MODER_MODER13_Pos)      /*!< 0x04000000 */
+#define GPIO_MODER_MODER13_1             (0x2UL << GPIO_MODER_MODER13_Pos)      /*!< 0x08000000 */
+#define GPIO_MODER_MODER14_Pos           (28U)
+#define GPIO_MODER_MODER14_Msk           (0x3UL << GPIO_MODER_MODER14_Pos)      /*!< 0x30000000 */
+#define GPIO_MODER_MODER14               GPIO_MODER_MODER14_Msk
+#define GPIO_MODER_MODER14_0             (0x1UL << GPIO_MODER_MODER14_Pos)      /*!< 0x10000000 */
+#define GPIO_MODER_MODER14_1             (0x2UL << GPIO_MODER_MODER14_Pos)      /*!< 0x20000000 */
+#define GPIO_MODER_MODER15_Pos           (30U)
+#define GPIO_MODER_MODER15_Msk           (0x3UL << GPIO_MODER_MODER15_Pos)      /*!< 0xC0000000 */
+#define GPIO_MODER_MODER15               GPIO_MODER_MODER15_Msk
+#define GPIO_MODER_MODER15_0             (0x1UL << GPIO_MODER_MODER15_Pos)      /*!< 0x40000000 */
+#define GPIO_MODER_MODER15_1             (0x2UL << GPIO_MODER_MODER15_Pos)      /*!< 0x80000000 */
+
+/* Legacy defines */
+#define GPIO_MODER_MODE0_Pos             GPIO_MODER_MODER0_Pos
+#define GPIO_MODER_MODE0_Msk             GPIO_MODER_MODER0_Msk
+#define GPIO_MODER_MODE0                 GPIO_MODER_MODER0
+#define GPIO_MODER_MODE0_0               GPIO_MODER_MODER0_0
+#define GPIO_MODER_MODE0_1               GPIO_MODER_MODER0_1
+#define GPIO_MODER_MODE1_Pos             GPIO_MODER_MODER1_Pos
+#define GPIO_MODER_MODE1_Msk             GPIO_MODER_MODER1_Msk
+#define GPIO_MODER_MODE1                 GPIO_MODER_MODER1
+#define GPIO_MODER_MODE1_0               GPIO_MODER_MODER1_0
+#define GPIO_MODER_MODE1_1               GPIO_MODER_MODER1_1
+#define GPIO_MODER_MODE2_Pos             GPIO_MODER_MODER2_Pos
+#define GPIO_MODER_MODE2_Msk             GPIO_MODER_MODER2_Msk
+#define GPIO_MODER_MODE2                 GPIO_MODER_MODER2
+#define GPIO_MODER_MODE2_0               GPIO_MODER_MODER2_0
+#define GPIO_MODER_MODE2_1               GPIO_MODER_MODER2_1
+#define GPIO_MODER_MODE3_Pos             GPIO_MODER_MODER3_Pos
+#define GPIO_MODER_MODE3_Msk             GPIO_MODER_MODER3_Msk
+#define GPIO_MODER_MODE3                 GPIO_MODER_MODER3
+#define GPIO_MODER_MODE3_0               GPIO_MODER_MODER3_0
+#define GPIO_MODER_MODE3_1               GPIO_MODER_MODER3_1
+#define GPIO_MODER_MODE4_Pos             GPIO_MODER_MODER4_Pos
+#define GPIO_MODER_MODE4_Msk             GPIO_MODER_MODER4_Msk
+#define GPIO_MODER_MODE4                 GPIO_MODER_MODER4
+#define GPIO_MODER_MODE4_0               GPIO_MODER_MODER4_0
+#define GPIO_MODER_MODE4_1               GPIO_MODER_MODER4_1
+#define GPIO_MODER_MODE5_Pos             GPIO_MODER_MODER5_Pos
+#define GPIO_MODER_MODE5_Msk             GPIO_MODER_MODER5_Msk
+#define GPIO_MODER_MODE5                 GPIO_MODER_MODER5
+#define GPIO_MODER_MODE5_0               GPIO_MODER_MODER5_0
+#define GPIO_MODER_MODE5_1               GPIO_MODER_MODER5_1
+#define GPIO_MODER_MODE6_Pos             GPIO_MODER_MODER6_Pos
+#define GPIO_MODER_MODE6_Msk             GPIO_MODER_MODER6_Msk
+#define GPIO_MODER_MODE6                 GPIO_MODER_MODER6
+#define GPIO_MODER_MODE6_0               GPIO_MODER_MODER6_0
+#define GPIO_MODER_MODE6_1               GPIO_MODER_MODER6_1
+#define GPIO_MODER_MODE7_Pos             GPIO_MODER_MODER7_Pos
+#define GPIO_MODER_MODE7_Msk             GPIO_MODER_MODER7_Msk
+#define GPIO_MODER_MODE7                 GPIO_MODER_MODER7
+#define GPIO_MODER_MODE7_0               GPIO_MODER_MODER7_0
+#define GPIO_MODER_MODE7_1               GPIO_MODER_MODER7_1
+#define GPIO_MODER_MODE8_Pos             GPIO_MODER_MODER8_Pos
+#define GPIO_MODER_MODE8_Msk             GPIO_MODER_MODER8_Msk
+#define GPIO_MODER_MODE8                 GPIO_MODER_MODER8
+#define GPIO_MODER_MODE8_0               GPIO_MODER_MODER8_0
+#define GPIO_MODER_MODE8_1               GPIO_MODER_MODER8_1
+#define GPIO_MODER_MODE9_Pos             GPIO_MODER_MODER9_Pos
+#define GPIO_MODER_MODE9_Msk             GPIO_MODER_MODER9_Msk
+#define GPIO_MODER_MODE9                 GPIO_MODER_MODER9
+#define GPIO_MODER_MODE9_0               GPIO_MODER_MODER9_0
+#define GPIO_MODER_MODE9_1               GPIO_MODER_MODER9_1
+#define GPIO_MODER_MODE10_Pos            GPIO_MODER_MODER10_Pos
+#define GPIO_MODER_MODE10_Msk            GPIO_MODER_MODER10_Msk
+#define GPIO_MODER_MODE10                GPIO_MODER_MODER10
+#define GPIO_MODER_MODE10_0              GPIO_MODER_MODER10_0
+#define GPIO_MODER_MODE10_1              GPIO_MODER_MODER10_1
+#define GPIO_MODER_MODE11_Pos            GPIO_MODER_MODER11_Pos
+#define GPIO_MODER_MODE11_Msk            GPIO_MODER_MODER11_Msk
+#define GPIO_MODER_MODE11                GPIO_MODER_MODER11
+#define GPIO_MODER_MODE11_0              GPIO_MODER_MODER11_0
+#define GPIO_MODER_MODE11_1              GPIO_MODER_MODER11_1
+#define GPIO_MODER_MODE12_Pos            GPIO_MODER_MODER12_Pos
+#define GPIO_MODER_MODE12_Msk            GPIO_MODER_MODER12_Msk
+#define GPIO_MODER_MODE12                GPIO_MODER_MODER12
+#define GPIO_MODER_MODE12_0              GPIO_MODER_MODER12_0
+#define GPIO_MODER_MODE12_1              GPIO_MODER_MODER12_1
+#define GPIO_MODER_MODE13_Pos            GPIO_MODER_MODER13_Pos
+#define GPIO_MODER_MODE13_Msk            GPIO_MODER_MODER13_Msk
+#define GPIO_MODER_MODE13                GPIO_MODER_MODER13
+#define GPIO_MODER_MODE13_0              GPIO_MODER_MODER13_0
+#define GPIO_MODER_MODE13_1              GPIO_MODER_MODER13_1
+#define GPIO_MODER_MODE14_Pos            GPIO_MODER_MODER14_Pos
+#define GPIO_MODER_MODE14_Msk            GPIO_MODER_MODER14_Msk
+#define GPIO_MODER_MODE14                GPIO_MODER_MODER14
+#define GPIO_MODER_MODE14_0              GPIO_MODER_MODER14_0
+#define GPIO_MODER_MODE14_1              GPIO_MODER_MODER14_1
+#define GPIO_MODER_MODE15_Pos            GPIO_MODER_MODER15_Pos
+#define GPIO_MODER_MODE15_Msk            GPIO_MODER_MODER15_Msk
+#define GPIO_MODER_MODE15                GPIO_MODER_MODER15
+#define GPIO_MODER_MODE15_0              GPIO_MODER_MODER15_0
+#define GPIO_MODER_MODE15_1              GPIO_MODER_MODER15_1
+
+/******************  Bits definition for GPIO_OTYPER register  ****************/
+#define GPIO_OTYPER_OT0_Pos              (0U)
+#define GPIO_OTYPER_OT0_Msk              (0x1UL << GPIO_OTYPER_OT0_Pos)         /*!< 0x00000001 */
+#define GPIO_OTYPER_OT0                  GPIO_OTYPER_OT0_Msk
+#define GPIO_OTYPER_OT1_Pos              (1U)
+#define GPIO_OTYPER_OT1_Msk              (0x1UL << GPIO_OTYPER_OT1_Pos)         /*!< 0x00000002 */
+#define GPIO_OTYPER_OT1                  GPIO_OTYPER_OT1_Msk
+#define GPIO_OTYPER_OT2_Pos              (2U)
+#define GPIO_OTYPER_OT2_Msk              (0x1UL << GPIO_OTYPER_OT2_Pos)         /*!< 0x00000004 */
+#define GPIO_OTYPER_OT2                  GPIO_OTYPER_OT2_Msk
+#define GPIO_OTYPER_OT3_Pos              (3U)
+#define GPIO_OTYPER_OT3_Msk              (0x1UL << GPIO_OTYPER_OT3_Pos)         /*!< 0x00000008 */
+#define GPIO_OTYPER_OT3                  GPIO_OTYPER_OT3_Msk
+#define GPIO_OTYPER_OT4_Pos              (4U)
+#define GPIO_OTYPER_OT4_Msk              (0x1UL << GPIO_OTYPER_OT4_Pos)         /*!< 0x00000010 */
+#define GPIO_OTYPER_OT4                  GPIO_OTYPER_OT4_Msk
+#define GPIO_OTYPER_OT5_Pos              (5U)
+#define GPIO_OTYPER_OT5_Msk              (0x1UL << GPIO_OTYPER_OT5_Pos)         /*!< 0x00000020 */
+#define GPIO_OTYPER_OT5                  GPIO_OTYPER_OT5_Msk
+#define GPIO_OTYPER_OT6_Pos              (6U)
+#define GPIO_OTYPER_OT6_Msk              (0x1UL << GPIO_OTYPER_OT6_Pos)         /*!< 0x00000040 */
+#define GPIO_OTYPER_OT6                  GPIO_OTYPER_OT6_Msk
+#define GPIO_OTYPER_OT7_Pos              (7U)
+#define GPIO_OTYPER_OT7_Msk              (0x1UL << GPIO_OTYPER_OT7_Pos)         /*!< 0x00000080 */
+#define GPIO_OTYPER_OT7                  GPIO_OTYPER_OT7_Msk
+#define GPIO_OTYPER_OT8_Pos              (8U)
+#define GPIO_OTYPER_OT8_Msk              (0x1UL << GPIO_OTYPER_OT8_Pos)         /*!< 0x00000100 */
+#define GPIO_OTYPER_OT8                  GPIO_OTYPER_OT8_Msk
+#define GPIO_OTYPER_OT9_Pos              (9U)
+#define GPIO_OTYPER_OT9_Msk              (0x1UL << GPIO_OTYPER_OT9_Pos)         /*!< 0x00000200 */
+#define GPIO_OTYPER_OT9                  GPIO_OTYPER_OT9_Msk
+#define GPIO_OTYPER_OT10_Pos             (10U)
+#define GPIO_OTYPER_OT10_Msk             (0x1UL << GPIO_OTYPER_OT10_Pos)        /*!< 0x00000400 */
+#define GPIO_OTYPER_OT10                 GPIO_OTYPER_OT10_Msk
+#define GPIO_OTYPER_OT11_Pos             (11U)
+#define GPIO_OTYPER_OT11_Msk             (0x1UL << GPIO_OTYPER_OT11_Pos)        /*!< 0x00000800 */
+#define GPIO_OTYPER_OT11                 GPIO_OTYPER_OT11_Msk
+#define GPIO_OTYPER_OT12_Pos             (12U)
+#define GPIO_OTYPER_OT12_Msk             (0x1UL << GPIO_OTYPER_OT12_Pos)        /*!< 0x00001000 */
+#define GPIO_OTYPER_OT12                 GPIO_OTYPER_OT12_Msk
+#define GPIO_OTYPER_OT13_Pos             (13U)
+#define GPIO_OTYPER_OT13_Msk             (0x1UL << GPIO_OTYPER_OT13_Pos)        /*!< 0x00002000 */
+#define GPIO_OTYPER_OT13                 GPIO_OTYPER_OT13_Msk
+#define GPIO_OTYPER_OT14_Pos             (14U)
+#define GPIO_OTYPER_OT14_Msk             (0x1UL << GPIO_OTYPER_OT14_Pos)        /*!< 0x00004000 */
+#define GPIO_OTYPER_OT14                 GPIO_OTYPER_OT14_Msk
+#define GPIO_OTYPER_OT15_Pos             (15U)
+#define GPIO_OTYPER_OT15_Msk             (0x1UL << GPIO_OTYPER_OT15_Pos)        /*!< 0x00008000 */
+#define GPIO_OTYPER_OT15                 GPIO_OTYPER_OT15_Msk
+
+/* Legacy defines */
+#define GPIO_OTYPER_OT_0                 GPIO_OTYPER_OT0
+#define GPIO_OTYPER_OT_1                 GPIO_OTYPER_OT1
+#define GPIO_OTYPER_OT_2                 GPIO_OTYPER_OT2
+#define GPIO_OTYPER_OT_3                 GPIO_OTYPER_OT3
+#define GPIO_OTYPER_OT_4                 GPIO_OTYPER_OT4
+#define GPIO_OTYPER_OT_5                 GPIO_OTYPER_OT5
+#define GPIO_OTYPER_OT_6                 GPIO_OTYPER_OT6
+#define GPIO_OTYPER_OT_7                 GPIO_OTYPER_OT7
+#define GPIO_OTYPER_OT_8                 GPIO_OTYPER_OT8
+#define GPIO_OTYPER_OT_9                 GPIO_OTYPER_OT9
+#define GPIO_OTYPER_OT_10                GPIO_OTYPER_OT10
+#define GPIO_OTYPER_OT_11                GPIO_OTYPER_OT11
+#define GPIO_OTYPER_OT_12                GPIO_OTYPER_OT12
+#define GPIO_OTYPER_OT_13                GPIO_OTYPER_OT13
+#define GPIO_OTYPER_OT_14                GPIO_OTYPER_OT14
+#define GPIO_OTYPER_OT_15                GPIO_OTYPER_OT15
+
+/******************  Bits definition for GPIO_OSPEEDR register  ***************/
+#define GPIO_OSPEEDR_OSPEED0_Pos         (0U)
+#define GPIO_OSPEEDR_OSPEED0_Msk         (0x3UL << GPIO_OSPEEDR_OSPEED0_Pos)    /*!< 0x00000003 */
+#define GPIO_OSPEEDR_OSPEED0             GPIO_OSPEEDR_OSPEED0_Msk
+#define GPIO_OSPEEDR_OSPEED0_0           (0x1UL << GPIO_OSPEEDR_OSPEED0_Pos)    /*!< 0x00000001 */
+#define GPIO_OSPEEDR_OSPEED0_1           (0x2UL << GPIO_OSPEEDR_OSPEED0_Pos)    /*!< 0x00000002 */
+#define GPIO_OSPEEDR_OSPEED1_Pos         (2U)
+#define GPIO_OSPEEDR_OSPEED1_Msk         (0x3UL << GPIO_OSPEEDR_OSPEED1_Pos)    /*!< 0x0000000C */
+#define GPIO_OSPEEDR_OSPEED1             GPIO_OSPEEDR_OSPEED1_Msk
+#define GPIO_OSPEEDR_OSPEED1_0           (0x1UL << GPIO_OSPEEDR_OSPEED1_Pos)    /*!< 0x00000004 */
+#define GPIO_OSPEEDR_OSPEED1_1           (0x2UL << GPIO_OSPEEDR_OSPEED1_Pos)    /*!< 0x00000008 */
+#define GPIO_OSPEEDR_OSPEED2_Pos         (4U)
+#define GPIO_OSPEEDR_OSPEED2_Msk         (0x3UL << GPIO_OSPEEDR_OSPEED2_Pos)    /*!< 0x00000030 */
+#define GPIO_OSPEEDR_OSPEED2             GPIO_OSPEEDR_OSPEED2_Msk
+#define GPIO_OSPEEDR_OSPEED2_0           (0x1UL << GPIO_OSPEEDR_OSPEED2_Pos)    /*!< 0x00000010 */
+#define GPIO_OSPEEDR_OSPEED2_1           (0x2UL << GPIO_OSPEEDR_OSPEED2_Pos)    /*!< 0x00000020 */
+#define GPIO_OSPEEDR_OSPEED3_Pos         (6U)
+#define GPIO_OSPEEDR_OSPEED3_Msk         (0x3UL << GPIO_OSPEEDR_OSPEED3_Pos)    /*!< 0x000000C0 */
+#define GPIO_OSPEEDR_OSPEED3             GPIO_OSPEEDR_OSPEED3_Msk
+#define GPIO_OSPEEDR_OSPEED3_0           (0x1UL << GPIO_OSPEEDR_OSPEED3_Pos)    /*!< 0x00000040 */
+#define GPIO_OSPEEDR_OSPEED3_1           (0x2UL << GPIO_OSPEEDR_OSPEED3_Pos)    /*!< 0x00000080 */
+#define GPIO_OSPEEDR_OSPEED4_Pos         (8U)
+#define GPIO_OSPEEDR_OSPEED4_Msk         (0x3UL << GPIO_OSPEEDR_OSPEED4_Pos)    /*!< 0x00000300 */
+#define GPIO_OSPEEDR_OSPEED4             GPIO_OSPEEDR_OSPEED4_Msk
+#define GPIO_OSPEEDR_OSPEED4_0           (0x1UL << GPIO_OSPEEDR_OSPEED4_Pos)    /*!< 0x00000100 */
+#define GPIO_OSPEEDR_OSPEED4_1           (0x2UL << GPIO_OSPEEDR_OSPEED4_Pos)    /*!< 0x00000200 */
+#define GPIO_OSPEEDR_OSPEED5_Pos         (10U)
+#define GPIO_OSPEEDR_OSPEED5_Msk         (0x3UL << GPIO_OSPEEDR_OSPEED5_Pos)    /*!< 0x00000C00 */
+#define GPIO_OSPEEDR_OSPEED5             GPIO_OSPEEDR_OSPEED5_Msk
+#define GPIO_OSPEEDR_OSPEED5_0           (0x1UL << GPIO_OSPEEDR_OSPEED5_Pos)    /*!< 0x00000400 */
+#define GPIO_OSPEEDR_OSPEED5_1           (0x2UL << GPIO_OSPEEDR_OSPEED5_Pos)    /*!< 0x00000800 */
+#define GPIO_OSPEEDR_OSPEED6_Pos         (12U)
+#define GPIO_OSPEEDR_OSPEED6_Msk         (0x3UL << GPIO_OSPEEDR_OSPEED6_Pos)    /*!< 0x00003000 */
+#define GPIO_OSPEEDR_OSPEED6             GPIO_OSPEEDR_OSPEED6_Msk
+#define GPIO_OSPEEDR_OSPEED6_0           (0x1UL << GPIO_OSPEEDR_OSPEED6_Pos)    /*!< 0x00001000 */
+#define GPIO_OSPEEDR_OSPEED6_1           (0x2UL << GPIO_OSPEEDR_OSPEED6_Pos)    /*!< 0x00002000 */
+#define GPIO_OSPEEDR_OSPEED7_Pos         (14U)
+#define GPIO_OSPEEDR_OSPEED7_Msk         (0x3UL << GPIO_OSPEEDR_OSPEED7_Pos)    /*!< 0x0000C000 */
+#define GPIO_OSPEEDR_OSPEED7             GPIO_OSPEEDR_OSPEED7_Msk
+#define GPIO_OSPEEDR_OSPEED7_0           (0x1UL << GPIO_OSPEEDR_OSPEED7_Pos)    /*!< 0x00004000 */
+#define GPIO_OSPEEDR_OSPEED7_1           (0x2UL << GPIO_OSPEEDR_OSPEED7_Pos)    /*!< 0x00008000 */
+#define GPIO_OSPEEDR_OSPEED8_Pos         (16U)
+#define GPIO_OSPEEDR_OSPEED8_Msk         (0x3UL << GPIO_OSPEEDR_OSPEED8_Pos)    /*!< 0x00030000 */
+#define GPIO_OSPEEDR_OSPEED8             GPIO_OSPEEDR_OSPEED8_Msk
+#define GPIO_OSPEEDR_OSPEED8_0           (0x1UL << GPIO_OSPEEDR_OSPEED8_Pos)    /*!< 0x00010000 */
+#define GPIO_OSPEEDR_OSPEED8_1           (0x2UL << GPIO_OSPEEDR_OSPEED8_Pos)    /*!< 0x00020000 */
+#define GPIO_OSPEEDR_OSPEED9_Pos         (18U)
+#define GPIO_OSPEEDR_OSPEED9_Msk         (0x3UL << GPIO_OSPEEDR_OSPEED9_Pos)    /*!< 0x000C0000 */
+#define GPIO_OSPEEDR_OSPEED9             GPIO_OSPEEDR_OSPEED9_Msk
+#define GPIO_OSPEEDR_OSPEED9_0           (0x1UL << GPIO_OSPEEDR_OSPEED9_Pos)    /*!< 0x00040000 */
+#define GPIO_OSPEEDR_OSPEED9_1           (0x2UL << GPIO_OSPEEDR_OSPEED9_Pos)    /*!< 0x00080000 */
+#define GPIO_OSPEEDR_OSPEED10_Pos        (20U)
+#define GPIO_OSPEEDR_OSPEED10_Msk        (0x3UL << GPIO_OSPEEDR_OSPEED10_Pos)   /*!< 0x00300000 */
+#define GPIO_OSPEEDR_OSPEED10            GPIO_OSPEEDR_OSPEED10_Msk
+#define GPIO_OSPEEDR_OSPEED10_0          (0x1UL << GPIO_OSPEEDR_OSPEED10_Pos)   /*!< 0x00100000 */
+#define GPIO_OSPEEDR_OSPEED10_1          (0x2UL << GPIO_OSPEEDR_OSPEED10_Pos)   /*!< 0x00200000 */
+#define GPIO_OSPEEDR_OSPEED11_Pos        (22U)
+#define GPIO_OSPEEDR_OSPEED11_Msk        (0x3UL << GPIO_OSPEEDR_OSPEED11_Pos)   /*!< 0x00C00000 */
+#define GPIO_OSPEEDR_OSPEED11            GPIO_OSPEEDR_OSPEED11_Msk
+#define GPIO_OSPEEDR_OSPEED11_0          (0x1UL << GPIO_OSPEEDR_OSPEED11_Pos)   /*!< 0x00400000 */
+#define GPIO_OSPEEDR_OSPEED11_1          (0x2UL << GPIO_OSPEEDR_OSPEED11_Pos)   /*!< 0x00800000 */
+#define GPIO_OSPEEDR_OSPEED12_Pos        (24U)
+#define GPIO_OSPEEDR_OSPEED12_Msk        (0x3UL << GPIO_OSPEEDR_OSPEED12_Pos)   /*!< 0x03000000 */
+#define GPIO_OSPEEDR_OSPEED12            GPIO_OSPEEDR_OSPEED12_Msk
+#define GPIO_OSPEEDR_OSPEED12_0          (0x1UL << GPIO_OSPEEDR_OSPEED12_Pos)   /*!< 0x01000000 */
+#define GPIO_OSPEEDR_OSPEED12_1          (0x2UL << GPIO_OSPEEDR_OSPEED12_Pos)   /*!< 0x02000000 */
+#define GPIO_OSPEEDR_OSPEED13_Pos        (26U)
+#define GPIO_OSPEEDR_OSPEED13_Msk        (0x3UL << GPIO_OSPEEDR_OSPEED13_Pos)   /*!< 0x0C000000 */
+#define GPIO_OSPEEDR_OSPEED13            GPIO_OSPEEDR_OSPEED13_Msk
+#define GPIO_OSPEEDR_OSPEED13_0          (0x1UL << GPIO_OSPEEDR_OSPEED13_Pos)   /*!< 0x04000000 */
+#define GPIO_OSPEEDR_OSPEED13_1          (0x2UL << GPIO_OSPEEDR_OSPEED13_Pos)   /*!< 0x08000000 */
+#define GPIO_OSPEEDR_OSPEED14_Pos        (28U)
+#define GPIO_OSPEEDR_OSPEED14_Msk        (0x3UL << GPIO_OSPEEDR_OSPEED14_Pos)   /*!< 0x30000000 */
+#define GPIO_OSPEEDR_OSPEED14            GPIO_OSPEEDR_OSPEED14_Msk
+#define GPIO_OSPEEDR_OSPEED14_0          (0x1UL << GPIO_OSPEEDR_OSPEED14_Pos)   /*!< 0x10000000 */
+#define GPIO_OSPEEDR_OSPEED14_1          (0x2UL << GPIO_OSPEEDR_OSPEED14_Pos)   /*!< 0x20000000 */
+#define GPIO_OSPEEDR_OSPEED15_Pos        (30U)
+#define GPIO_OSPEEDR_OSPEED15_Msk        (0x3UL << GPIO_OSPEEDR_OSPEED15_Pos)   /*!< 0xC0000000 */
+#define GPIO_OSPEEDR_OSPEED15            GPIO_OSPEEDR_OSPEED15_Msk
+#define GPIO_OSPEEDR_OSPEED15_0          (0x1UL << GPIO_OSPEEDR_OSPEED15_Pos)   /*!< 0x40000000 */
+#define GPIO_OSPEEDR_OSPEED15_1          (0x2UL << GPIO_OSPEEDR_OSPEED15_Pos)   /*!< 0x80000000 */
+
+/* Legacy defines */
+#define GPIO_OSPEEDER_OSPEEDR0           GPIO_OSPEEDR_OSPEED0
+#define GPIO_OSPEEDER_OSPEEDR0_0         GPIO_OSPEEDR_OSPEED0_0
+#define GPIO_OSPEEDER_OSPEEDR0_1         GPIO_OSPEEDR_OSPEED0_1
+#define GPIO_OSPEEDER_OSPEEDR1           GPIO_OSPEEDR_OSPEED1
+#define GPIO_OSPEEDER_OSPEEDR1_0         GPIO_OSPEEDR_OSPEED1_0
+#define GPIO_OSPEEDER_OSPEEDR1_1         GPIO_OSPEEDR_OSPEED1_1
+#define GPIO_OSPEEDER_OSPEEDR2           GPIO_OSPEEDR_OSPEED2
+#define GPIO_OSPEEDER_OSPEEDR2_0         GPIO_OSPEEDR_OSPEED2_0
+#define GPIO_OSPEEDER_OSPEEDR2_1         GPIO_OSPEEDR_OSPEED2_1
+#define GPIO_OSPEEDER_OSPEEDR3           GPIO_OSPEEDR_OSPEED3
+#define GPIO_OSPEEDER_OSPEEDR3_0         GPIO_OSPEEDR_OSPEED3_0
+#define GPIO_OSPEEDER_OSPEEDR3_1         GPIO_OSPEEDR_OSPEED3_1
+#define GPIO_OSPEEDER_OSPEEDR4           GPIO_OSPEEDR_OSPEED4
+#define GPIO_OSPEEDER_OSPEEDR4_0         GPIO_OSPEEDR_OSPEED4_0
+#define GPIO_OSPEEDER_OSPEEDR4_1         GPIO_OSPEEDR_OSPEED4_1
+#define GPIO_OSPEEDER_OSPEEDR5           GPIO_OSPEEDR_OSPEED5
+#define GPIO_OSPEEDER_OSPEEDR5_0         GPIO_OSPEEDR_OSPEED5_0
+#define GPIO_OSPEEDER_OSPEEDR5_1         GPIO_OSPEEDR_OSPEED5_1
+#define GPIO_OSPEEDER_OSPEEDR6           GPIO_OSPEEDR_OSPEED6
+#define GPIO_OSPEEDER_OSPEEDR6_0         GPIO_OSPEEDR_OSPEED6_0
+#define GPIO_OSPEEDER_OSPEEDR6_1         GPIO_OSPEEDR_OSPEED6_1
+#define GPIO_OSPEEDER_OSPEEDR7           GPIO_OSPEEDR_OSPEED7
+#define GPIO_OSPEEDER_OSPEEDR7_0         GPIO_OSPEEDR_OSPEED7_0
+#define GPIO_OSPEEDER_OSPEEDR7_1         GPIO_OSPEEDR_OSPEED7_1
+#define GPIO_OSPEEDER_OSPEEDR8           GPIO_OSPEEDR_OSPEED8
+#define GPIO_OSPEEDER_OSPEEDR8_0         GPIO_OSPEEDR_OSPEED8_0
+#define GPIO_OSPEEDER_OSPEEDR8_1         GPIO_OSPEEDR_OSPEED8_1
+#define GPIO_OSPEEDER_OSPEEDR9           GPIO_OSPEEDR_OSPEED9
+#define GPIO_OSPEEDER_OSPEEDR9_0         GPIO_OSPEEDR_OSPEED9_0
+#define GPIO_OSPEEDER_OSPEEDR9_1         GPIO_OSPEEDR_OSPEED9_1
+#define GPIO_OSPEEDER_OSPEEDR10          GPIO_OSPEEDR_OSPEED10
+#define GPIO_OSPEEDER_OSPEEDR10_0        GPIO_OSPEEDR_OSPEED10_0
+#define GPIO_OSPEEDER_OSPEEDR10_1        GPIO_OSPEEDR_OSPEED10_1
+#define GPIO_OSPEEDER_OSPEEDR11          GPIO_OSPEEDR_OSPEED11
+#define GPIO_OSPEEDER_OSPEEDR11_0        GPIO_OSPEEDR_OSPEED11_0
+#define GPIO_OSPEEDER_OSPEEDR11_1        GPIO_OSPEEDR_OSPEED11_1
+#define GPIO_OSPEEDER_OSPEEDR12          GPIO_OSPEEDR_OSPEED12
+#define GPIO_OSPEEDER_OSPEEDR12_0        GPIO_OSPEEDR_OSPEED12_0
+#define GPIO_OSPEEDER_OSPEEDR12_1        GPIO_OSPEEDR_OSPEED12_1
+#define GPIO_OSPEEDER_OSPEEDR13          GPIO_OSPEEDR_OSPEED13
+#define GPIO_OSPEEDER_OSPEEDR13_0        GPIO_OSPEEDR_OSPEED13_0
+#define GPIO_OSPEEDER_OSPEEDR13_1        GPIO_OSPEEDR_OSPEED13_1
+#define GPIO_OSPEEDER_OSPEEDR14          GPIO_OSPEEDR_OSPEED14
+#define GPIO_OSPEEDER_OSPEEDR14_0        GPIO_OSPEEDR_OSPEED14_0
+#define GPIO_OSPEEDER_OSPEEDR14_1        GPIO_OSPEEDR_OSPEED14_1
+#define GPIO_OSPEEDER_OSPEEDR15          GPIO_OSPEEDR_OSPEED15
+#define GPIO_OSPEEDER_OSPEEDR15_0        GPIO_OSPEEDR_OSPEED15_0
+#define GPIO_OSPEEDER_OSPEEDR15_1        GPIO_OSPEEDR_OSPEED15_1
+
+/******************  Bits definition for GPIO_PUPDR register  *****************/
+#define GPIO_PUPDR_PUPD0_Pos             (0U)
+#define GPIO_PUPDR_PUPD0_Msk             (0x3UL << GPIO_PUPDR_PUPD0_Pos)        /*!< 0x00000003 */
+#define GPIO_PUPDR_PUPD0                 GPIO_PUPDR_PUPD0_Msk
+#define GPIO_PUPDR_PUPD0_0               (0x1UL << GPIO_PUPDR_PUPD0_Pos)        /*!< 0x00000001 */
+#define GPIO_PUPDR_PUPD0_1               (0x2UL << GPIO_PUPDR_PUPD0_Pos)        /*!< 0x00000002 */
+#define GPIO_PUPDR_PUPD1_Pos             (2U)
+#define GPIO_PUPDR_PUPD1_Msk             (0x3UL << GPIO_PUPDR_PUPD1_Pos)        /*!< 0x0000000C */
+#define GPIO_PUPDR_PUPD1                 GPIO_PUPDR_PUPD1_Msk
+#define GPIO_PUPDR_PUPD1_0               (0x1UL << GPIO_PUPDR_PUPD1_Pos)        /*!< 0x00000004 */
+#define GPIO_PUPDR_PUPD1_1               (0x2UL << GPIO_PUPDR_PUPD1_Pos)        /*!< 0x00000008 */
+#define GPIO_PUPDR_PUPD2_Pos             (4U)
+#define GPIO_PUPDR_PUPD2_Msk             (0x3UL << GPIO_PUPDR_PUPD2_Pos)        /*!< 0x00000030 */
+#define GPIO_PUPDR_PUPD2                 GPIO_PUPDR_PUPD2_Msk
+#define GPIO_PUPDR_PUPD2_0               (0x1UL << GPIO_PUPDR_PUPD2_Pos)        /*!< 0x00000010 */
+#define GPIO_PUPDR_PUPD2_1               (0x2UL << GPIO_PUPDR_PUPD2_Pos)        /*!< 0x00000020 */
+#define GPIO_PUPDR_PUPD3_Pos             (6U)
+#define GPIO_PUPDR_PUPD3_Msk             (0x3UL << GPIO_PUPDR_PUPD3_Pos)        /*!< 0x000000C0 */
+#define GPIO_PUPDR_PUPD3                 GPIO_PUPDR_PUPD3_Msk
+#define GPIO_PUPDR_PUPD3_0               (0x1UL << GPIO_PUPDR_PUPD3_Pos)        /*!< 0x00000040 */
+#define GPIO_PUPDR_PUPD3_1               (0x2UL << GPIO_PUPDR_PUPD3_Pos)        /*!< 0x00000080 */
+#define GPIO_PUPDR_PUPD4_Pos             (8U)
+#define GPIO_PUPDR_PUPD4_Msk             (0x3UL << GPIO_PUPDR_PUPD4_Pos)        /*!< 0x00000300 */
+#define GPIO_PUPDR_PUPD4                 GPIO_PUPDR_PUPD4_Msk
+#define GPIO_PUPDR_PUPD4_0               (0x1UL << GPIO_PUPDR_PUPD4_Pos)        /*!< 0x00000100 */
+#define GPIO_PUPDR_PUPD4_1               (0x2UL << GPIO_PUPDR_PUPD4_Pos)        /*!< 0x00000200 */
+#define GPIO_PUPDR_PUPD5_Pos             (10U)
+#define GPIO_PUPDR_PUPD5_Msk             (0x3UL << GPIO_PUPDR_PUPD5_Pos)        /*!< 0x00000C00 */
+#define GPIO_PUPDR_PUPD5                 GPIO_PUPDR_PUPD5_Msk
+#define GPIO_PUPDR_PUPD5_0               (0x1UL << GPIO_PUPDR_PUPD5_Pos)        /*!< 0x00000400 */
+#define GPIO_PUPDR_PUPD5_1               (0x2UL << GPIO_PUPDR_PUPD5_Pos)        /*!< 0x00000800 */
+#define GPIO_PUPDR_PUPD6_Pos             (12U)
+#define GPIO_PUPDR_PUPD6_Msk             (0x3UL << GPIO_PUPDR_PUPD6_Pos)        /*!< 0x00003000 */
+#define GPIO_PUPDR_PUPD6                 GPIO_PUPDR_PUPD6_Msk
+#define GPIO_PUPDR_PUPD6_0               (0x1UL << GPIO_PUPDR_PUPD6_Pos)        /*!< 0x00001000 */
+#define GPIO_PUPDR_PUPD6_1               (0x2UL << GPIO_PUPDR_PUPD6_Pos)        /*!< 0x00002000 */
+#define GPIO_PUPDR_PUPD7_Pos             (14U)
+#define GPIO_PUPDR_PUPD7_Msk             (0x3UL << GPIO_PUPDR_PUPD7_Pos)        /*!< 0x0000C000 */
+#define GPIO_PUPDR_PUPD7                 GPIO_PUPDR_PUPD7_Msk
+#define GPIO_PUPDR_PUPD7_0               (0x1UL << GPIO_PUPDR_PUPD7_Pos)        /*!< 0x00004000 */
+#define GPIO_PUPDR_PUPD7_1               (0x2UL << GPIO_PUPDR_PUPD7_Pos)        /*!< 0x00008000 */
+#define GPIO_PUPDR_PUPD8_Pos             (16U)
+#define GPIO_PUPDR_PUPD8_Msk             (0x3UL << GPIO_PUPDR_PUPD8_Pos)        /*!< 0x00030000 */
+#define GPIO_PUPDR_PUPD8                 GPIO_PUPDR_PUPD8_Msk
+#define GPIO_PUPDR_PUPD8_0               (0x1UL << GPIO_PUPDR_PUPD8_Pos)        /*!< 0x00010000 */
+#define GPIO_PUPDR_PUPD8_1               (0x2UL << GPIO_PUPDR_PUPD8_Pos)        /*!< 0x00020000 */
+#define GPIO_PUPDR_PUPD9_Pos             (18U)
+#define GPIO_PUPDR_PUPD9_Msk             (0x3UL << GPIO_PUPDR_PUPD9_Pos)        /*!< 0x000C0000 */
+#define GPIO_PUPDR_PUPD9                 GPIO_PUPDR_PUPD9_Msk
+#define GPIO_PUPDR_PUPD9_0               (0x1UL << GPIO_PUPDR_PUPD9_Pos)        /*!< 0x00040000 */
+#define GPIO_PUPDR_PUPD9_1               (0x2UL << GPIO_PUPDR_PUPD9_Pos)        /*!< 0x00080000 */
+#define GPIO_PUPDR_PUPD10_Pos            (20U)
+#define GPIO_PUPDR_PUPD10_Msk            (0x3UL << GPIO_PUPDR_PUPD10_Pos)       /*!< 0x00300000 */
+#define GPIO_PUPDR_PUPD10                GPIO_PUPDR_PUPD10_Msk
+#define GPIO_PUPDR_PUPD10_0              (0x1UL << GPIO_PUPDR_PUPD10_Pos)       /*!< 0x00100000 */
+#define GPIO_PUPDR_PUPD10_1              (0x2UL << GPIO_PUPDR_PUPD10_Pos)       /*!< 0x00200000 */
+#define GPIO_PUPDR_PUPD11_Pos            (22U)
+#define GPIO_PUPDR_PUPD11_Msk            (0x3UL << GPIO_PUPDR_PUPD11_Pos)       /*!< 0x00C00000 */
+#define GPIO_PUPDR_PUPD11                GPIO_PUPDR_PUPD11_Msk
+#define GPIO_PUPDR_PUPD11_0              (0x1UL << GPIO_PUPDR_PUPD11_Pos)       /*!< 0x00400000 */
+#define GPIO_PUPDR_PUPD11_1              (0x2UL << GPIO_PUPDR_PUPD11_Pos)       /*!< 0x00800000 */
+#define GPIO_PUPDR_PUPD12_Pos            (24U)
+#define GPIO_PUPDR_PUPD12_Msk            (0x3UL << GPIO_PUPDR_PUPD12_Pos)       /*!< 0x03000000 */
+#define GPIO_PUPDR_PUPD12                GPIO_PUPDR_PUPD12_Msk
+#define GPIO_PUPDR_PUPD12_0              (0x1UL << GPIO_PUPDR_PUPD12_Pos)       /*!< 0x01000000 */
+#define GPIO_PUPDR_PUPD12_1              (0x2UL << GPIO_PUPDR_PUPD12_Pos)       /*!< 0x02000000 */
+#define GPIO_PUPDR_PUPD13_Pos            (26U)
+#define GPIO_PUPDR_PUPD13_Msk            (0x3UL << GPIO_PUPDR_PUPD13_Pos)       /*!< 0x0C000000 */
+#define GPIO_PUPDR_PUPD13                GPIO_PUPDR_PUPD13_Msk
+#define GPIO_PUPDR_PUPD13_0              (0x1UL << GPIO_PUPDR_PUPD13_Pos)       /*!< 0x04000000 */
+#define GPIO_PUPDR_PUPD13_1              (0x2UL << GPIO_PUPDR_PUPD13_Pos)       /*!< 0x08000000 */
+#define GPIO_PUPDR_PUPD14_Pos            (28U)
+#define GPIO_PUPDR_PUPD14_Msk            (0x3UL << GPIO_PUPDR_PUPD14_Pos)       /*!< 0x30000000 */
+#define GPIO_PUPDR_PUPD14                GPIO_PUPDR_PUPD14_Msk
+#define GPIO_PUPDR_PUPD14_0              (0x1UL << GPIO_PUPDR_PUPD14_Pos)       /*!< 0x10000000 */
+#define GPIO_PUPDR_PUPD14_1              (0x2UL << GPIO_PUPDR_PUPD14_Pos)       /*!< 0x20000000 */
+#define GPIO_PUPDR_PUPD15_Pos            (30U)
+#define GPIO_PUPDR_PUPD15_Msk            (0x3UL << GPIO_PUPDR_PUPD15_Pos)       /*!< 0xC0000000 */
+#define GPIO_PUPDR_PUPD15                GPIO_PUPDR_PUPD15_Msk
+#define GPIO_PUPDR_PUPD15_0              (0x1UL << GPIO_PUPDR_PUPD15_Pos)       /*!< 0x40000000 */
+#define GPIO_PUPDR_PUPD15_1              (0x2UL << GPIO_PUPDR_PUPD15_Pos)       /*!< 0x80000000 */
+
+/* Legacy defines */
+#define GPIO_PUPDR_PUPDR0                GPIO_PUPDR_PUPD0
+#define GPIO_PUPDR_PUPDR0_0              GPIO_PUPDR_PUPD0_0
+#define GPIO_PUPDR_PUPDR0_1              GPIO_PUPDR_PUPD0_1
+#define GPIO_PUPDR_PUPDR1                GPIO_PUPDR_PUPD1
+#define GPIO_PUPDR_PUPDR1_0              GPIO_PUPDR_PUPD1_0
+#define GPIO_PUPDR_PUPDR1_1              GPIO_PUPDR_PUPD1_1
+#define GPIO_PUPDR_PUPDR2                GPIO_PUPDR_PUPD2
+#define GPIO_PUPDR_PUPDR2_0              GPIO_PUPDR_PUPD2_0
+#define GPIO_PUPDR_PUPDR2_1              GPIO_PUPDR_PUPD2_1
+#define GPIO_PUPDR_PUPDR3                GPIO_PUPDR_PUPD3
+#define GPIO_PUPDR_PUPDR3_0              GPIO_PUPDR_PUPD3_0
+#define GPIO_PUPDR_PUPDR3_1              GPIO_PUPDR_PUPD3_1
+#define GPIO_PUPDR_PUPDR4                GPIO_PUPDR_PUPD4
+#define GPIO_PUPDR_PUPDR4_0              GPIO_PUPDR_PUPD4_0
+#define GPIO_PUPDR_PUPDR4_1              GPIO_PUPDR_PUPD4_1
+#define GPIO_PUPDR_PUPDR5                GPIO_PUPDR_PUPD5
+#define GPIO_PUPDR_PUPDR5_0              GPIO_PUPDR_PUPD5_0
+#define GPIO_PUPDR_PUPDR5_1              GPIO_PUPDR_PUPD5_1
+#define GPIO_PUPDR_PUPDR6                GPIO_PUPDR_PUPD6
+#define GPIO_PUPDR_PUPDR6_0              GPIO_PUPDR_PUPD6_0
+#define GPIO_PUPDR_PUPDR6_1              GPIO_PUPDR_PUPD6_1
+#define GPIO_PUPDR_PUPDR7                GPIO_PUPDR_PUPD7
+#define GPIO_PUPDR_PUPDR7_0              GPIO_PUPDR_PUPD7_0
+#define GPIO_PUPDR_PUPDR7_1              GPIO_PUPDR_PUPD7_1
+#define GPIO_PUPDR_PUPDR8                GPIO_PUPDR_PUPD8
+#define GPIO_PUPDR_PUPDR8_0              GPIO_PUPDR_PUPD8_0
+#define GPIO_PUPDR_PUPDR8_1              GPIO_PUPDR_PUPD8_1
+#define GPIO_PUPDR_PUPDR9                GPIO_PUPDR_PUPD9
+#define GPIO_PUPDR_PUPDR9_0              GPIO_PUPDR_PUPD9_0
+#define GPIO_PUPDR_PUPDR9_1              GPIO_PUPDR_PUPD9_1
+#define GPIO_PUPDR_PUPDR10               GPIO_PUPDR_PUPD10
+#define GPIO_PUPDR_PUPDR10_0             GPIO_PUPDR_PUPD10_0
+#define GPIO_PUPDR_PUPDR10_1             GPIO_PUPDR_PUPD10_1
+#define GPIO_PUPDR_PUPDR11               GPIO_PUPDR_PUPD11
+#define GPIO_PUPDR_PUPDR11_0             GPIO_PUPDR_PUPD11_0
+#define GPIO_PUPDR_PUPDR11_1             GPIO_PUPDR_PUPD11_1
+#define GPIO_PUPDR_PUPDR12               GPIO_PUPDR_PUPD12
+#define GPIO_PUPDR_PUPDR12_0             GPIO_PUPDR_PUPD12_0
+#define GPIO_PUPDR_PUPDR12_1             GPIO_PUPDR_PUPD12_1
+#define GPIO_PUPDR_PUPDR13               GPIO_PUPDR_PUPD13
+#define GPIO_PUPDR_PUPDR13_0             GPIO_PUPDR_PUPD13_0
+#define GPIO_PUPDR_PUPDR13_1             GPIO_PUPDR_PUPD13_1
+#define GPIO_PUPDR_PUPDR14               GPIO_PUPDR_PUPD14
+#define GPIO_PUPDR_PUPDR14_0             GPIO_PUPDR_PUPD14_0
+#define GPIO_PUPDR_PUPDR14_1             GPIO_PUPDR_PUPD14_1
+#define GPIO_PUPDR_PUPDR15               GPIO_PUPDR_PUPD15
+#define GPIO_PUPDR_PUPDR15_0             GPIO_PUPDR_PUPD15_0
+#define GPIO_PUPDR_PUPDR15_1             GPIO_PUPDR_PUPD15_1
+
+/******************  Bits definition for GPIO_IDR register  *******************/
+#define GPIO_IDR_ID0_Pos                 (0U)
+#define GPIO_IDR_ID0_Msk                 (0x1UL << GPIO_IDR_ID0_Pos)            /*!< 0x00000001 */
+#define GPIO_IDR_ID0                     GPIO_IDR_ID0_Msk
+#define GPIO_IDR_ID1_Pos                 (1U)
+#define GPIO_IDR_ID1_Msk                 (0x1UL << GPIO_IDR_ID1_Pos)            /*!< 0x00000002 */
+#define GPIO_IDR_ID1                     GPIO_IDR_ID1_Msk
+#define GPIO_IDR_ID2_Pos                 (2U)
+#define GPIO_IDR_ID2_Msk                 (0x1UL << GPIO_IDR_ID2_Pos)            /*!< 0x00000004 */
+#define GPIO_IDR_ID2                     GPIO_IDR_ID2_Msk
+#define GPIO_IDR_ID3_Pos                 (3U)
+#define GPIO_IDR_ID3_Msk                 (0x1UL << GPIO_IDR_ID3_Pos)            /*!< 0x00000008 */
+#define GPIO_IDR_ID3                     GPIO_IDR_ID3_Msk
+#define GPIO_IDR_ID4_Pos                 (4U)
+#define GPIO_IDR_ID4_Msk                 (0x1UL << GPIO_IDR_ID4_Pos)            /*!< 0x00000010 */
+#define GPIO_IDR_ID4                     GPIO_IDR_ID4_Msk
+#define GPIO_IDR_ID5_Pos                 (5U)
+#define GPIO_IDR_ID5_Msk                 (0x1UL << GPIO_IDR_ID5_Pos)            /*!< 0x00000020 */
+#define GPIO_IDR_ID5                     GPIO_IDR_ID5_Msk
+#define GPIO_IDR_ID6_Pos                 (6U)
+#define GPIO_IDR_ID6_Msk                 (0x1UL << GPIO_IDR_ID6_Pos)            /*!< 0x00000040 */
+#define GPIO_IDR_ID6                     GPIO_IDR_ID6_Msk
+#define GPIO_IDR_ID7_Pos                 (7U)
+#define GPIO_IDR_ID7_Msk                 (0x1UL << GPIO_IDR_ID7_Pos)            /*!< 0x00000080 */
+#define GPIO_IDR_ID7                     GPIO_IDR_ID7_Msk
+#define GPIO_IDR_ID8_Pos                 (8U)
+#define GPIO_IDR_ID8_Msk                 (0x1UL << GPIO_IDR_ID8_Pos)            /*!< 0x00000100 */
+#define GPIO_IDR_ID8                     GPIO_IDR_ID8_Msk
+#define GPIO_IDR_ID9_Pos                 (9U)
+#define GPIO_IDR_ID9_Msk                 (0x1UL << GPIO_IDR_ID9_Pos)            /*!< 0x00000200 */
+#define GPIO_IDR_ID9                     GPIO_IDR_ID9_Msk
+#define GPIO_IDR_ID10_Pos                (10U)
+#define GPIO_IDR_ID10_Msk                (0x1UL << GPIO_IDR_ID10_Pos)           /*!< 0x00000400 */
+#define GPIO_IDR_ID10                    GPIO_IDR_ID10_Msk
+#define GPIO_IDR_ID11_Pos                (11U)
+#define GPIO_IDR_ID11_Msk                (0x1UL << GPIO_IDR_ID11_Pos)           /*!< 0x00000800 */
+#define GPIO_IDR_ID11                    GPIO_IDR_ID11_Msk
+#define GPIO_IDR_ID12_Pos                (12U)
+#define GPIO_IDR_ID12_Msk                (0x1UL << GPIO_IDR_ID12_Pos)           /*!< 0x00001000 */
+#define GPIO_IDR_ID12                    GPIO_IDR_ID12_Msk
+#define GPIO_IDR_ID13_Pos                (13U)
+#define GPIO_IDR_ID13_Msk                (0x1UL << GPIO_IDR_ID13_Pos)           /*!< 0x00002000 */
+#define GPIO_IDR_ID13                    GPIO_IDR_ID13_Msk
+#define GPIO_IDR_ID14_Pos                (14U)
+#define GPIO_IDR_ID14_Msk                (0x1UL << GPIO_IDR_ID14_Pos)           /*!< 0x00004000 */
+#define GPIO_IDR_ID14                    GPIO_IDR_ID14_Msk
+#define GPIO_IDR_ID15_Pos                (15U)
+#define GPIO_IDR_ID15_Msk                (0x1UL << GPIO_IDR_ID15_Pos)           /*!< 0x00008000 */
+#define GPIO_IDR_ID15                    GPIO_IDR_ID15_Msk
+
+/* Legacy defines */
+#define GPIO_IDR_IDR_0                   GPIO_IDR_ID0
+#define GPIO_IDR_IDR_1                   GPIO_IDR_ID1
+#define GPIO_IDR_IDR_2                   GPIO_IDR_ID2
+#define GPIO_IDR_IDR_3                   GPIO_IDR_ID3
+#define GPIO_IDR_IDR_4                   GPIO_IDR_ID4
+#define GPIO_IDR_IDR_5                   GPIO_IDR_ID5
+#define GPIO_IDR_IDR_6                   GPIO_IDR_ID6
+#define GPIO_IDR_IDR_7                   GPIO_IDR_ID7
+#define GPIO_IDR_IDR_8                   GPIO_IDR_ID8
+#define GPIO_IDR_IDR_9                   GPIO_IDR_ID9
+#define GPIO_IDR_IDR_10                  GPIO_IDR_ID10
+#define GPIO_IDR_IDR_11                  GPIO_IDR_ID11
+#define GPIO_IDR_IDR_12                  GPIO_IDR_ID12
+#define GPIO_IDR_IDR_13                  GPIO_IDR_ID13
+#define GPIO_IDR_IDR_14                  GPIO_IDR_ID14
+#define GPIO_IDR_IDR_15                  GPIO_IDR_ID15
+
+/******************  Bits definition for GPIO_ODR register  *******************/
+#define GPIO_ODR_OD0_Pos                 (0U)
+#define GPIO_ODR_OD0_Msk                 (0x1UL << GPIO_ODR_OD0_Pos)            /*!< 0x00000001 */
+#define GPIO_ODR_OD0                     GPIO_ODR_OD0_Msk
+#define GPIO_ODR_OD1_Pos                 (1U)
+#define GPIO_ODR_OD1_Msk                 (0x1UL << GPIO_ODR_OD1_Pos)            /*!< 0x00000002 */
+#define GPIO_ODR_OD1                     GPIO_ODR_OD1_Msk
+#define GPIO_ODR_OD2_Pos                 (2U)
+#define GPIO_ODR_OD2_Msk                 (0x1UL << GPIO_ODR_OD2_Pos)            /*!< 0x00000004 */
+#define GPIO_ODR_OD2                     GPIO_ODR_OD2_Msk
+#define GPIO_ODR_OD3_Pos                 (3U)
+#define GPIO_ODR_OD3_Msk                 (0x1UL << GPIO_ODR_OD3_Pos)            /*!< 0x00000008 */
+#define GPIO_ODR_OD3                     GPIO_ODR_OD3_Msk
+#define GPIO_ODR_OD4_Pos                 (4U)
+#define GPIO_ODR_OD4_Msk                 (0x1UL << GPIO_ODR_OD4_Pos)            /*!< 0x00000010 */
+#define GPIO_ODR_OD4                     GPIO_ODR_OD4_Msk
+#define GPIO_ODR_OD5_Pos                 (5U)
+#define GPIO_ODR_OD5_Msk                 (0x1UL << GPIO_ODR_OD5_Pos)            /*!< 0x00000020 */
+#define GPIO_ODR_OD5                     GPIO_ODR_OD5_Msk
+#define GPIO_ODR_OD6_Pos                 (6U)
+#define GPIO_ODR_OD6_Msk                 (0x1UL << GPIO_ODR_OD6_Pos)            /*!< 0x00000040 */
+#define GPIO_ODR_OD6                     GPIO_ODR_OD6_Msk
+#define GPIO_ODR_OD7_Pos                 (7U)
+#define GPIO_ODR_OD7_Msk                 (0x1UL << GPIO_ODR_OD7_Pos)            /*!< 0x00000080 */
+#define GPIO_ODR_OD7                     GPIO_ODR_OD7_Msk
+#define GPIO_ODR_OD8_Pos                 (8U)
+#define GPIO_ODR_OD8_Msk                 (0x1UL << GPIO_ODR_OD8_Pos)            /*!< 0x00000100 */
+#define GPIO_ODR_OD8                     GPIO_ODR_OD8_Msk
+#define GPIO_ODR_OD9_Pos                 (9U)
+#define GPIO_ODR_OD9_Msk                 (0x1UL << GPIO_ODR_OD9_Pos)            /*!< 0x00000200 */
+#define GPIO_ODR_OD9                     GPIO_ODR_OD9_Msk
+#define GPIO_ODR_OD10_Pos                (10U)
+#define GPIO_ODR_OD10_Msk                (0x1UL << GPIO_ODR_OD10_Pos)           /*!< 0x00000400 */
+#define GPIO_ODR_OD10                    GPIO_ODR_OD10_Msk
+#define GPIO_ODR_OD11_Pos                (11U)
+#define GPIO_ODR_OD11_Msk                (0x1UL << GPIO_ODR_OD11_Pos)           /*!< 0x00000800 */
+#define GPIO_ODR_OD11                    GPIO_ODR_OD11_Msk
+#define GPIO_ODR_OD12_Pos                (12U)
+#define GPIO_ODR_OD12_Msk                (0x1UL << GPIO_ODR_OD12_Pos)           /*!< 0x00001000 */
+#define GPIO_ODR_OD12                    GPIO_ODR_OD12_Msk
+#define GPIO_ODR_OD13_Pos                (13U)
+#define GPIO_ODR_OD13_Msk                (0x1UL << GPIO_ODR_OD13_Pos)           /*!< 0x00002000 */
+#define GPIO_ODR_OD13                    GPIO_ODR_OD13_Msk
+#define GPIO_ODR_OD14_Pos                (14U)
+#define GPIO_ODR_OD14_Msk                (0x1UL << GPIO_ODR_OD14_Pos)           /*!< 0x00004000 */
+#define GPIO_ODR_OD14                    GPIO_ODR_OD14_Msk
+#define GPIO_ODR_OD15_Pos                (15U)
+#define GPIO_ODR_OD15_Msk                (0x1UL << GPIO_ODR_OD15_Pos)           /*!< 0x00008000 */
+#define GPIO_ODR_OD15                    GPIO_ODR_OD15_Msk
+/* Legacy defines */
+#define GPIO_ODR_ODR_0                   GPIO_ODR_OD0
+#define GPIO_ODR_ODR_1                   GPIO_ODR_OD1
+#define GPIO_ODR_ODR_2                   GPIO_ODR_OD2
+#define GPIO_ODR_ODR_3                   GPIO_ODR_OD3
+#define GPIO_ODR_ODR_4                   GPIO_ODR_OD4
+#define GPIO_ODR_ODR_5                   GPIO_ODR_OD5
+#define GPIO_ODR_ODR_6                   GPIO_ODR_OD6
+#define GPIO_ODR_ODR_7                   GPIO_ODR_OD7
+#define GPIO_ODR_ODR_8                   GPIO_ODR_OD8
+#define GPIO_ODR_ODR_9                   GPIO_ODR_OD9
+#define GPIO_ODR_ODR_10                  GPIO_ODR_OD10
+#define GPIO_ODR_ODR_11                  GPIO_ODR_OD11
+#define GPIO_ODR_ODR_12                  GPIO_ODR_OD12
+#define GPIO_ODR_ODR_13                  GPIO_ODR_OD13
+#define GPIO_ODR_ODR_14                  GPIO_ODR_OD14
+#define GPIO_ODR_ODR_15                  GPIO_ODR_OD15
+
+/******************  Bits definition for GPIO_BSRR register  ******************/
+#define GPIO_BSRR_BS0_Pos                (0U)
+#define GPIO_BSRR_BS0_Msk                (0x1UL << GPIO_BSRR_BS0_Pos)           /*!< 0x00000001 */
+#define GPIO_BSRR_BS0                    GPIO_BSRR_BS0_Msk
+#define GPIO_BSRR_BS1_Pos                (1U)
+#define GPIO_BSRR_BS1_Msk                (0x1UL << GPIO_BSRR_BS1_Pos)           /*!< 0x00000002 */
+#define GPIO_BSRR_BS1                    GPIO_BSRR_BS1_Msk
+#define GPIO_BSRR_BS2_Pos                (2U)
+#define GPIO_BSRR_BS2_Msk                (0x1UL << GPIO_BSRR_BS2_Pos)           /*!< 0x00000004 */
+#define GPIO_BSRR_BS2                    GPIO_BSRR_BS2_Msk
+#define GPIO_BSRR_BS3_Pos                (3U)
+#define GPIO_BSRR_BS3_Msk                (0x1UL << GPIO_BSRR_BS3_Pos)           /*!< 0x00000008 */
+#define GPIO_BSRR_BS3                    GPIO_BSRR_BS3_Msk
+#define GPIO_BSRR_BS4_Pos                (4U)
+#define GPIO_BSRR_BS4_Msk                (0x1UL << GPIO_BSRR_BS4_Pos)           /*!< 0x00000010 */
+#define GPIO_BSRR_BS4                    GPIO_BSRR_BS4_Msk
+#define GPIO_BSRR_BS5_Pos                (5U)
+#define GPIO_BSRR_BS5_Msk                (0x1UL << GPIO_BSRR_BS5_Pos)           /*!< 0x00000020 */
+#define GPIO_BSRR_BS5                    GPIO_BSRR_BS5_Msk
+#define GPIO_BSRR_BS6_Pos                (6U)
+#define GPIO_BSRR_BS6_Msk                (0x1UL << GPIO_BSRR_BS6_Pos)           /*!< 0x00000040 */
+#define GPIO_BSRR_BS6                    GPIO_BSRR_BS6_Msk
+#define GPIO_BSRR_BS7_Pos                (7U)
+#define GPIO_BSRR_BS7_Msk                (0x1UL << GPIO_BSRR_BS7_Pos)           /*!< 0x00000080 */
+#define GPIO_BSRR_BS7                    GPIO_BSRR_BS7_Msk
+#define GPIO_BSRR_BS8_Pos                (8U)
+#define GPIO_BSRR_BS8_Msk                (0x1UL << GPIO_BSRR_BS8_Pos)           /*!< 0x00000100 */
+#define GPIO_BSRR_BS8                    GPIO_BSRR_BS8_Msk
+#define GPIO_BSRR_BS9_Pos                (9U)
+#define GPIO_BSRR_BS9_Msk                (0x1UL << GPIO_BSRR_BS9_Pos)           /*!< 0x00000200 */
+#define GPIO_BSRR_BS9                    GPIO_BSRR_BS9_Msk
+#define GPIO_BSRR_BS10_Pos               (10U)
+#define GPIO_BSRR_BS10_Msk               (0x1UL << GPIO_BSRR_BS10_Pos)          /*!< 0x00000400 */
+#define GPIO_BSRR_BS10                   GPIO_BSRR_BS10_Msk
+#define GPIO_BSRR_BS11_Pos               (11U)
+#define GPIO_BSRR_BS11_Msk               (0x1UL << GPIO_BSRR_BS11_Pos)          /*!< 0x00000800 */
+#define GPIO_BSRR_BS11                   GPIO_BSRR_BS11_Msk
+#define GPIO_BSRR_BS12_Pos               (12U)
+#define GPIO_BSRR_BS12_Msk               (0x1UL << GPIO_BSRR_BS12_Pos)          /*!< 0x00001000 */
+#define GPIO_BSRR_BS12                   GPIO_BSRR_BS12_Msk
+#define GPIO_BSRR_BS13_Pos               (13U)
+#define GPIO_BSRR_BS13_Msk               (0x1UL << GPIO_BSRR_BS13_Pos)          /*!< 0x00002000 */
+#define GPIO_BSRR_BS13                   GPIO_BSRR_BS13_Msk
+#define GPIO_BSRR_BS14_Pos               (14U)
+#define GPIO_BSRR_BS14_Msk               (0x1UL << GPIO_BSRR_BS14_Pos)          /*!< 0x00004000 */
+#define GPIO_BSRR_BS14                   GPIO_BSRR_BS14_Msk
+#define GPIO_BSRR_BS15_Pos               (15U)
+#define GPIO_BSRR_BS15_Msk               (0x1UL << GPIO_BSRR_BS15_Pos)          /*!< 0x00008000 */
+#define GPIO_BSRR_BS15                   GPIO_BSRR_BS15_Msk
+#define GPIO_BSRR_BR0_Pos                (16U)
+#define GPIO_BSRR_BR0_Msk                (0x1UL << GPIO_BSRR_BR0_Pos)           /*!< 0x00010000 */
+#define GPIO_BSRR_BR0                    GPIO_BSRR_BR0_Msk
+#define GPIO_BSRR_BR1_Pos                (17U)
+#define GPIO_BSRR_BR1_Msk                (0x1UL << GPIO_BSRR_BR1_Pos)           /*!< 0x00020000 */
+#define GPIO_BSRR_BR1                    GPIO_BSRR_BR1_Msk
+#define GPIO_BSRR_BR2_Pos                (18U)
+#define GPIO_BSRR_BR2_Msk                (0x1UL << GPIO_BSRR_BR2_Pos)           /*!< 0x00040000 */
+#define GPIO_BSRR_BR2                    GPIO_BSRR_BR2_Msk
+#define GPIO_BSRR_BR3_Pos                (19U)
+#define GPIO_BSRR_BR3_Msk                (0x1UL << GPIO_BSRR_BR3_Pos)           /*!< 0x00080000 */
+#define GPIO_BSRR_BR3                    GPIO_BSRR_BR3_Msk
+#define GPIO_BSRR_BR4_Pos                (20U)
+#define GPIO_BSRR_BR4_Msk                (0x1UL << GPIO_BSRR_BR4_Pos)           /*!< 0x00100000 */
+#define GPIO_BSRR_BR4                    GPIO_BSRR_BR4_Msk
+#define GPIO_BSRR_BR5_Pos                (21U)
+#define GPIO_BSRR_BR5_Msk                (0x1UL << GPIO_BSRR_BR5_Pos)           /*!< 0x00200000 */
+#define GPIO_BSRR_BR5                    GPIO_BSRR_BR5_Msk
+#define GPIO_BSRR_BR6_Pos                (22U)
+#define GPIO_BSRR_BR6_Msk                (0x1UL << GPIO_BSRR_BR6_Pos)           /*!< 0x00400000 */
+#define GPIO_BSRR_BR6                    GPIO_BSRR_BR6_Msk
+#define GPIO_BSRR_BR7_Pos                (23U)
+#define GPIO_BSRR_BR7_Msk                (0x1UL << GPIO_BSRR_BR7_Pos)           /*!< 0x00800000 */
+#define GPIO_BSRR_BR7                    GPIO_BSRR_BR7_Msk
+#define GPIO_BSRR_BR8_Pos                (24U)
+#define GPIO_BSRR_BR8_Msk                (0x1UL << GPIO_BSRR_BR8_Pos)           /*!< 0x01000000 */
+#define GPIO_BSRR_BR8                    GPIO_BSRR_BR8_Msk
+#define GPIO_BSRR_BR9_Pos                (25U)
+#define GPIO_BSRR_BR9_Msk                (0x1UL << GPIO_BSRR_BR9_Pos)           /*!< 0x02000000 */
+#define GPIO_BSRR_BR9                    GPIO_BSRR_BR9_Msk
+#define GPIO_BSRR_BR10_Pos               (26U)
+#define GPIO_BSRR_BR10_Msk               (0x1UL << GPIO_BSRR_BR10_Pos)          /*!< 0x04000000 */
+#define GPIO_BSRR_BR10                   GPIO_BSRR_BR10_Msk
+#define GPIO_BSRR_BR11_Pos               (27U)
+#define GPIO_BSRR_BR11_Msk               (0x1UL << GPIO_BSRR_BR11_Pos)          /*!< 0x08000000 */
+#define GPIO_BSRR_BR11                   GPIO_BSRR_BR11_Msk
+#define GPIO_BSRR_BR12_Pos               (28U)
+#define GPIO_BSRR_BR12_Msk               (0x1UL << GPIO_BSRR_BR12_Pos)          /*!< 0x10000000 */
+#define GPIO_BSRR_BR12                   GPIO_BSRR_BR12_Msk
+#define GPIO_BSRR_BR13_Pos               (29U)
+#define GPIO_BSRR_BR13_Msk               (0x1UL << GPIO_BSRR_BR13_Pos)          /*!< 0x20000000 */
+#define GPIO_BSRR_BR13                   GPIO_BSRR_BR13_Msk
+#define GPIO_BSRR_BR14_Pos               (30U)
+#define GPIO_BSRR_BR14_Msk               (0x1UL << GPIO_BSRR_BR14_Pos)          /*!< 0x40000000 */
+#define GPIO_BSRR_BR14                   GPIO_BSRR_BR14_Msk
+#define GPIO_BSRR_BR15_Pos               (31U)
+#define GPIO_BSRR_BR15_Msk               (0x1UL << GPIO_BSRR_BR15_Pos)          /*!< 0x80000000 */
+#define GPIO_BSRR_BR15                   GPIO_BSRR_BR15_Msk
+
+/* Legacy defines */
+#define GPIO_BSRR_BS_0                   GPIO_BSRR_BS0
+#define GPIO_BSRR_BS_1                   GPIO_BSRR_BS1
+#define GPIO_BSRR_BS_2                   GPIO_BSRR_BS2
+#define GPIO_BSRR_BS_3                   GPIO_BSRR_BS3
+#define GPIO_BSRR_BS_4                   GPIO_BSRR_BS4
+#define GPIO_BSRR_BS_5                   GPIO_BSRR_BS5
+#define GPIO_BSRR_BS_6                   GPIO_BSRR_BS6
+#define GPIO_BSRR_BS_7                   GPIO_BSRR_BS7
+#define GPIO_BSRR_BS_8                   GPIO_BSRR_BS8
+#define GPIO_BSRR_BS_9                   GPIO_BSRR_BS9
+#define GPIO_BSRR_BS_10                  GPIO_BSRR_BS10
+#define GPIO_BSRR_BS_11                  GPIO_BSRR_BS11
+#define GPIO_BSRR_BS_12                  GPIO_BSRR_BS12
+#define GPIO_BSRR_BS_13                  GPIO_BSRR_BS13
+#define GPIO_BSRR_BS_14                  GPIO_BSRR_BS14
+#define GPIO_BSRR_BS_15                  GPIO_BSRR_BS15
+#define GPIO_BSRR_BR_0                   GPIO_BSRR_BR0
+#define GPIO_BSRR_BR_1                   GPIO_BSRR_BR1
+#define GPIO_BSRR_BR_2                   GPIO_BSRR_BR2
+#define GPIO_BSRR_BR_3                   GPIO_BSRR_BR3
+#define GPIO_BSRR_BR_4                   GPIO_BSRR_BR4
+#define GPIO_BSRR_BR_5                   GPIO_BSRR_BR5
+#define GPIO_BSRR_BR_6                   GPIO_BSRR_BR6
+#define GPIO_BSRR_BR_7                   GPIO_BSRR_BR7
+#define GPIO_BSRR_BR_8                   GPIO_BSRR_BR8
+#define GPIO_BSRR_BR_9                   GPIO_BSRR_BR9
+#define GPIO_BSRR_BR_10                  GPIO_BSRR_BR10
+#define GPIO_BSRR_BR_11                  GPIO_BSRR_BR11
+#define GPIO_BSRR_BR_12                  GPIO_BSRR_BR12
+#define GPIO_BSRR_BR_13                  GPIO_BSRR_BR13
+#define GPIO_BSRR_BR_14                  GPIO_BSRR_BR14
+#define GPIO_BSRR_BR_15                  GPIO_BSRR_BR15
+#define GPIO_BRR_BR0                     GPIO_BSRR_BR0
+#define GPIO_BRR_BR0_Pos                 GPIO_BSRR_BR0_Pos
+#define GPIO_BRR_BR0_Msk                 GPIO_BSRR_BR0_Msk
+#define GPIO_BRR_BR1                     GPIO_BSRR_BR1
+#define GPIO_BRR_BR1_Pos                 GPIO_BSRR_BR1_Pos
+#define GPIO_BRR_BR1_Msk                 GPIO_BSRR_BR1_Msk
+#define GPIO_BRR_BR2                     GPIO_BSRR_BR2
+#define GPIO_BRR_BR2_Pos                 GPIO_BSRR_BR2_Pos
+#define GPIO_BRR_BR2_Msk                 GPIO_BSRR_BR2_Msk
+#define GPIO_BRR_BR3                     GPIO_BSRR_BR3
+#define GPIO_BRR_BR3_Pos                 GPIO_BSRR_BR3_Pos
+#define GPIO_BRR_BR3_Msk                 GPIO_BSRR_BR3_Msk
+#define GPIO_BRR_BR4                     GPIO_BSRR_BR4
+#define GPIO_BRR_BR4_Pos                 GPIO_BSRR_BR4_Pos
+#define GPIO_BRR_BR4_Msk                 GPIO_BSRR_BR4_Msk
+#define GPIO_BRR_BR5                     GPIO_BSRR_BR5
+#define GPIO_BRR_BR5_Pos                 GPIO_BSRR_BR5_Pos
+#define GPIO_BRR_BR5_Msk                 GPIO_BSRR_BR5_Msk
+#define GPIO_BRR_BR6                     GPIO_BSRR_BR6
+#define GPIO_BRR_BR6_Pos                 GPIO_BSRR_BR6_Pos
+#define GPIO_BRR_BR6_Msk                 GPIO_BSRR_BR6_Msk
+#define GPIO_BRR_BR7                     GPIO_BSRR_BR7
+#define GPIO_BRR_BR7_Pos                 GPIO_BSRR_BR7_Pos
+#define GPIO_BRR_BR7_Msk                 GPIO_BSRR_BR7_Msk
+#define GPIO_BRR_BR8                     GPIO_BSRR_BR8
+#define GPIO_BRR_BR8_Pos                 GPIO_BSRR_BR8_Pos
+#define GPIO_BRR_BR8_Msk                 GPIO_BSRR_BR8_Msk
+#define GPIO_BRR_BR9                     GPIO_BSRR_BR9
+#define GPIO_BRR_BR9_Pos                 GPIO_BSRR_BR9_Pos
+#define GPIO_BRR_BR9_Msk                 GPIO_BSRR_BR9_Msk
+#define GPIO_BRR_BR10                    GPIO_BSRR_BR10
+#define GPIO_BRR_BR10_Pos                GPIO_BSRR_BR10_Pos
+#define GPIO_BRR_BR10_Msk                GPIO_BSRR_BR10_Msk
+#define GPIO_BRR_BR11                    GPIO_BSRR_BR11
+#define GPIO_BRR_BR11_Pos                GPIO_BSRR_BR11_Pos
+#define GPIO_BRR_BR11_Msk                GPIO_BSRR_BR11_Msk
+#define GPIO_BRR_BR12                    GPIO_BSRR_BR12
+#define GPIO_BRR_BR12_Pos                GPIO_BSRR_BR12_Pos
+#define GPIO_BRR_BR12_Msk                GPIO_BSRR_BR12_Msk
+#define GPIO_BRR_BR13                    GPIO_BSRR_BR13
+#define GPIO_BRR_BR13_Pos                GPIO_BSRR_BR13_Pos
+#define GPIO_BRR_BR13_Msk                GPIO_BSRR_BR13_Msk
+#define GPIO_BRR_BR14                    GPIO_BSRR_BR14
+#define GPIO_BRR_BR14_Pos                GPIO_BSRR_BR14_Pos
+#define GPIO_BRR_BR14_Msk                GPIO_BSRR_BR14_Msk
+#define GPIO_BRR_BR15                    GPIO_BSRR_BR15
+#define GPIO_BRR_BR15_Pos                GPIO_BSRR_BR15_Pos
+#define GPIO_BRR_BR15_Msk                GPIO_BSRR_BR15_Msk
+/****************** Bit definition for GPIO_LCKR register *********************/
+#define GPIO_LCKR_LCK0_Pos               (0U)
+#define GPIO_LCKR_LCK0_Msk               (0x1UL << GPIO_LCKR_LCK0_Pos)          /*!< 0x00000001 */
+#define GPIO_LCKR_LCK0                   GPIO_LCKR_LCK0_Msk
+#define GPIO_LCKR_LCK1_Pos               (1U)
+#define GPIO_LCKR_LCK1_Msk               (0x1UL << GPIO_LCKR_LCK1_Pos)          /*!< 0x00000002 */
+#define GPIO_LCKR_LCK1                   GPIO_LCKR_LCK1_Msk
+#define GPIO_LCKR_LCK2_Pos               (2U)
+#define GPIO_LCKR_LCK2_Msk               (0x1UL << GPIO_LCKR_LCK2_Pos)          /*!< 0x00000004 */
+#define GPIO_LCKR_LCK2                   GPIO_LCKR_LCK2_Msk
+#define GPIO_LCKR_LCK3_Pos               (3U)
+#define GPIO_LCKR_LCK3_Msk               (0x1UL << GPIO_LCKR_LCK3_Pos)          /*!< 0x00000008 */
+#define GPIO_LCKR_LCK3                   GPIO_LCKR_LCK3_Msk
+#define GPIO_LCKR_LCK4_Pos               (4U)
+#define GPIO_LCKR_LCK4_Msk               (0x1UL << GPIO_LCKR_LCK4_Pos)          /*!< 0x00000010 */
+#define GPIO_LCKR_LCK4                   GPIO_LCKR_LCK4_Msk
+#define GPIO_LCKR_LCK5_Pos               (5U)
+#define GPIO_LCKR_LCK5_Msk               (0x1UL << GPIO_LCKR_LCK5_Pos)          /*!< 0x00000020 */
+#define GPIO_LCKR_LCK5                   GPIO_LCKR_LCK5_Msk
+#define GPIO_LCKR_LCK6_Pos               (6U)
+#define GPIO_LCKR_LCK6_Msk               (0x1UL << GPIO_LCKR_LCK6_Pos)          /*!< 0x00000040 */
+#define GPIO_LCKR_LCK6                   GPIO_LCKR_LCK6_Msk
+#define GPIO_LCKR_LCK7_Pos               (7U)
+#define GPIO_LCKR_LCK7_Msk               (0x1UL << GPIO_LCKR_LCK7_Pos)          /*!< 0x00000080 */
+#define GPIO_LCKR_LCK7                   GPIO_LCKR_LCK7_Msk
+#define GPIO_LCKR_LCK8_Pos               (8U)
+#define GPIO_LCKR_LCK8_Msk               (0x1UL << GPIO_LCKR_LCK8_Pos)          /*!< 0x00000100 */
+#define GPIO_LCKR_LCK8                   GPIO_LCKR_LCK8_Msk
+#define GPIO_LCKR_LCK9_Pos               (9U)
+#define GPIO_LCKR_LCK9_Msk               (0x1UL << GPIO_LCKR_LCK9_Pos)          /*!< 0x00000200 */
+#define GPIO_LCKR_LCK9                   GPIO_LCKR_LCK9_Msk
+#define GPIO_LCKR_LCK10_Pos              (10U)
+#define GPIO_LCKR_LCK10_Msk              (0x1UL << GPIO_LCKR_LCK10_Pos)         /*!< 0x00000400 */
+#define GPIO_LCKR_LCK10                  GPIO_LCKR_LCK10_Msk
+#define GPIO_LCKR_LCK11_Pos              (11U)
+#define GPIO_LCKR_LCK11_Msk              (0x1UL << GPIO_LCKR_LCK11_Pos)         /*!< 0x00000800 */
+#define GPIO_LCKR_LCK11                  GPIO_LCKR_LCK11_Msk
+#define GPIO_LCKR_LCK12_Pos              (12U)
+#define GPIO_LCKR_LCK12_Msk              (0x1UL << GPIO_LCKR_LCK12_Pos)         /*!< 0x00001000 */
+#define GPIO_LCKR_LCK12                  GPIO_LCKR_LCK12_Msk
+#define GPIO_LCKR_LCK13_Pos              (13U)
+#define GPIO_LCKR_LCK13_Msk              (0x1UL << GPIO_LCKR_LCK13_Pos)         /*!< 0x00002000 */
+#define GPIO_LCKR_LCK13                  GPIO_LCKR_LCK13_Msk
+#define GPIO_LCKR_LCK14_Pos              (14U)
+#define GPIO_LCKR_LCK14_Msk              (0x1UL << GPIO_LCKR_LCK14_Pos)         /*!< 0x00004000 */
+#define GPIO_LCKR_LCK14                  GPIO_LCKR_LCK14_Msk
+#define GPIO_LCKR_LCK15_Pos              (15U)
+#define GPIO_LCKR_LCK15_Msk              (0x1UL << GPIO_LCKR_LCK15_Pos)         /*!< 0x00008000 */
+#define GPIO_LCKR_LCK15                  GPIO_LCKR_LCK15_Msk
+#define GPIO_LCKR_LCKK_Pos               (16U)
+#define GPIO_LCKR_LCKK_Msk               (0x1UL << GPIO_LCKR_LCKK_Pos)          /*!< 0x00010000 */
+#define GPIO_LCKR_LCKK                   GPIO_LCKR_LCKK_Msk
+/****************** Bit definition for GPIO_AFRL register *********************/
+#define GPIO_AFRL_AFSEL0_Pos             (0U)
+#define GPIO_AFRL_AFSEL0_Msk             (0xFUL << GPIO_AFRL_AFSEL0_Pos)        /*!< 0x0000000F */
+#define GPIO_AFRL_AFSEL0                 GPIO_AFRL_AFSEL0_Msk
+#define GPIO_AFRL_AFSEL0_0               (0x1UL << GPIO_AFRL_AFSEL0_Pos)        /*!< 0x00000001 */
+#define GPIO_AFRL_AFSEL0_1               (0x2UL << GPIO_AFRL_AFSEL0_Pos)        /*!< 0x00000002 */
+#define GPIO_AFRL_AFSEL0_2               (0x4UL << GPIO_AFRL_AFSEL0_Pos)        /*!< 0x00000004 */
+#define GPIO_AFRL_AFSEL0_3               (0x8UL << GPIO_AFRL_AFSEL0_Pos)        /*!< 0x00000008 */
+#define GPIO_AFRL_AFSEL1_Pos             (4U)
+#define GPIO_AFRL_AFSEL1_Msk             (0xFUL << GPIO_AFRL_AFSEL1_Pos)        /*!< 0x000000F0 */
+#define GPIO_AFRL_AFSEL1                 GPIO_AFRL_AFSEL1_Msk
+#define GPIO_AFRL_AFSEL1_0               (0x1UL << GPIO_AFRL_AFSEL1_Pos)        /*!< 0x00000010 */
+#define GPIO_AFRL_AFSEL1_1               (0x2UL << GPIO_AFRL_AFSEL1_Pos)        /*!< 0x00000020 */
+#define GPIO_AFRL_AFSEL1_2               (0x4UL << GPIO_AFRL_AFSEL1_Pos)        /*!< 0x00000040 */
+#define GPIO_AFRL_AFSEL1_3               (0x8UL << GPIO_AFRL_AFSEL1_Pos)        /*!< 0x00000080 */
+#define GPIO_AFRL_AFSEL2_Pos             (8U)
+#define GPIO_AFRL_AFSEL2_Msk             (0xFUL << GPIO_AFRL_AFSEL2_Pos)        /*!< 0x00000F00 */
+#define GPIO_AFRL_AFSEL2                 GPIO_AFRL_AFSEL2_Msk
+#define GPIO_AFRL_AFSEL2_0               (0x1UL << GPIO_AFRL_AFSEL2_Pos)        /*!< 0x00000100 */
+#define GPIO_AFRL_AFSEL2_1               (0x2UL << GPIO_AFRL_AFSEL2_Pos)        /*!< 0x00000200 */
+#define GPIO_AFRL_AFSEL2_2               (0x4UL << GPIO_AFRL_AFSEL2_Pos)        /*!< 0x00000400 */
+#define GPIO_AFRL_AFSEL2_3               (0x8UL << GPIO_AFRL_AFSEL2_Pos)        /*!< 0x00000800 */
+#define GPIO_AFRL_AFSEL3_Pos             (12U)
+#define GPIO_AFRL_AFSEL3_Msk             (0xFUL << GPIO_AFRL_AFSEL3_Pos)        /*!< 0x0000F000 */
+#define GPIO_AFRL_AFSEL3                 GPIO_AFRL_AFSEL3_Msk
+#define GPIO_AFRL_AFSEL3_0               (0x1UL << GPIO_AFRL_AFSEL3_Pos)        /*!< 0x00001000 */
+#define GPIO_AFRL_AFSEL3_1               (0x2UL << GPIO_AFRL_AFSEL3_Pos)        /*!< 0x00002000 */
+#define GPIO_AFRL_AFSEL3_2               (0x4UL << GPIO_AFRL_AFSEL3_Pos)        /*!< 0x00004000 */
+#define GPIO_AFRL_AFSEL3_3               (0x8UL << GPIO_AFRL_AFSEL3_Pos)        /*!< 0x00008000 */
+#define GPIO_AFRL_AFSEL4_Pos             (16U)
+#define GPIO_AFRL_AFSEL4_Msk             (0xFUL << GPIO_AFRL_AFSEL4_Pos)        /*!< 0x000F0000 */
+#define GPIO_AFRL_AFSEL4                 GPIO_AFRL_AFSEL4_Msk
+#define GPIO_AFRL_AFSEL4_0               (0x1UL << GPIO_AFRL_AFSEL4_Pos)        /*!< 0x00010000 */
+#define GPIO_AFRL_AFSEL4_1               (0x2UL << GPIO_AFRL_AFSEL4_Pos)        /*!< 0x00020000 */
+#define GPIO_AFRL_AFSEL4_2               (0x4UL << GPIO_AFRL_AFSEL4_Pos)        /*!< 0x00040000 */
+#define GPIO_AFRL_AFSEL4_3               (0x8UL << GPIO_AFRL_AFSEL4_Pos)        /*!< 0x00080000 */
+#define GPIO_AFRL_AFSEL5_Pos             (20U)
+#define GPIO_AFRL_AFSEL5_Msk             (0xFUL << GPIO_AFRL_AFSEL5_Pos)        /*!< 0x00F00000 */
+#define GPIO_AFRL_AFSEL5                 GPIO_AFRL_AFSEL5_Msk
+#define GPIO_AFRL_AFSEL5_0               (0x1UL << GPIO_AFRL_AFSEL5_Pos)        /*!< 0x00100000 */
+#define GPIO_AFRL_AFSEL5_1               (0x2UL << GPIO_AFRL_AFSEL5_Pos)        /*!< 0x00200000 */
+#define GPIO_AFRL_AFSEL5_2               (0x4UL << GPIO_AFRL_AFSEL5_Pos)        /*!< 0x00400000 */
+#define GPIO_AFRL_AFSEL5_3               (0x8UL << GPIO_AFRL_AFSEL5_Pos)        /*!< 0x00800000 */
+#define GPIO_AFRL_AFSEL6_Pos             (24U)
+#define GPIO_AFRL_AFSEL6_Msk             (0xFUL << GPIO_AFRL_AFSEL6_Pos)        /*!< 0x0F000000 */
+#define GPIO_AFRL_AFSEL6                 GPIO_AFRL_AFSEL6_Msk
+#define GPIO_AFRL_AFSEL6_0               (0x1UL << GPIO_AFRL_AFSEL6_Pos)        /*!< 0x01000000 */
+#define GPIO_AFRL_AFSEL6_1               (0x2UL << GPIO_AFRL_AFSEL6_Pos)        /*!< 0x02000000 */
+#define GPIO_AFRL_AFSEL6_2               (0x4UL << GPIO_AFRL_AFSEL6_Pos)        /*!< 0x04000000 */
+#define GPIO_AFRL_AFSEL6_3               (0x8UL << GPIO_AFRL_AFSEL6_Pos)        /*!< 0x08000000 */
+#define GPIO_AFRL_AFSEL7_Pos             (28U)
+#define GPIO_AFRL_AFSEL7_Msk             (0xFUL << GPIO_AFRL_AFSEL7_Pos)        /*!< 0xF0000000 */
+#define GPIO_AFRL_AFSEL7                 GPIO_AFRL_AFSEL7_Msk
+#define GPIO_AFRL_AFSEL7_0               (0x1UL << GPIO_AFRL_AFSEL7_Pos)        /*!< 0x10000000 */
+#define GPIO_AFRL_AFSEL7_1               (0x2UL << GPIO_AFRL_AFSEL7_Pos)        /*!< 0x20000000 */
+#define GPIO_AFRL_AFSEL7_2               (0x4UL << GPIO_AFRL_AFSEL7_Pos)        /*!< 0x40000000 */
+#define GPIO_AFRL_AFSEL7_3               (0x8UL << GPIO_AFRL_AFSEL7_Pos)        /*!< 0x80000000 */
+
+/* Legacy defines */
+#define GPIO_AFRL_AFRL0                  GPIO_AFRL_AFSEL0
+#define GPIO_AFRL_AFRL0_0                GPIO_AFRL_AFSEL0_0
+#define GPIO_AFRL_AFRL0_1                GPIO_AFRL_AFSEL0_1
+#define GPIO_AFRL_AFRL0_2                GPIO_AFRL_AFSEL0_2
+#define GPIO_AFRL_AFRL0_3                GPIO_AFRL_AFSEL0_3
+#define GPIO_AFRL_AFRL1                  GPIO_AFRL_AFSEL1
+#define GPIO_AFRL_AFRL1_0                GPIO_AFRL_AFSEL1_0
+#define GPIO_AFRL_AFRL1_1                GPIO_AFRL_AFSEL1_1
+#define GPIO_AFRL_AFRL1_2                GPIO_AFRL_AFSEL1_2
+#define GPIO_AFRL_AFRL1_3                GPIO_AFRL_AFSEL1_3
+#define GPIO_AFRL_AFRL2                  GPIO_AFRL_AFSEL2
+#define GPIO_AFRL_AFRL2_0                GPIO_AFRL_AFSEL2_0
+#define GPIO_AFRL_AFRL2_1                GPIO_AFRL_AFSEL2_1
+#define GPIO_AFRL_AFRL2_2                GPIO_AFRL_AFSEL2_2
+#define GPIO_AFRL_AFRL2_3                GPIO_AFRL_AFSEL2_3
+#define GPIO_AFRL_AFRL3                  GPIO_AFRL_AFSEL3
+#define GPIO_AFRL_AFRL3_0                GPIO_AFRL_AFSEL3_0
+#define GPIO_AFRL_AFRL3_1                GPIO_AFRL_AFSEL3_1
+#define GPIO_AFRL_AFRL3_2                GPIO_AFRL_AFSEL3_2
+#define GPIO_AFRL_AFRL3_3                GPIO_AFRL_AFSEL3_3
+#define GPIO_AFRL_AFRL4                  GPIO_AFRL_AFSEL4
+#define GPIO_AFRL_AFRL4_0                GPIO_AFRL_AFSEL4_0
+#define GPIO_AFRL_AFRL4_1                GPIO_AFRL_AFSEL4_1
+#define GPIO_AFRL_AFRL4_2                GPIO_AFRL_AFSEL4_2
+#define GPIO_AFRL_AFRL4_3                GPIO_AFRL_AFSEL4_3
+#define GPIO_AFRL_AFRL5                  GPIO_AFRL_AFSEL5
+#define GPIO_AFRL_AFRL5_0                GPIO_AFRL_AFSEL5_0
+#define GPIO_AFRL_AFRL5_1                GPIO_AFRL_AFSEL5_1
+#define GPIO_AFRL_AFRL5_2                GPIO_AFRL_AFSEL5_2
+#define GPIO_AFRL_AFRL5_3                GPIO_AFRL_AFSEL5_3
+#define GPIO_AFRL_AFRL6                  GPIO_AFRL_AFSEL6
+#define GPIO_AFRL_AFRL6_0                GPIO_AFRL_AFSEL6_0
+#define GPIO_AFRL_AFRL6_1                GPIO_AFRL_AFSEL6_1
+#define GPIO_AFRL_AFRL6_2                GPIO_AFRL_AFSEL6_2
+#define GPIO_AFRL_AFRL6_3                GPIO_AFRL_AFSEL6_3
+#define GPIO_AFRL_AFRL7                  GPIO_AFRL_AFSEL7
+#define GPIO_AFRL_AFRL7_0                GPIO_AFRL_AFSEL7_0
+#define GPIO_AFRL_AFRL7_1                GPIO_AFRL_AFSEL7_1
+#define GPIO_AFRL_AFRL7_2                GPIO_AFRL_AFSEL7_2
+#define GPIO_AFRL_AFRL7_3                GPIO_AFRL_AFSEL7_3
+
+/****************** Bit definition for GPIO_AFRH register *********************/
+#define GPIO_AFRH_AFSEL8_Pos             (0U)
+#define GPIO_AFRH_AFSEL8_Msk             (0xFUL << GPIO_AFRH_AFSEL8_Pos)        /*!< 0x0000000F */
+#define GPIO_AFRH_AFSEL8                 GPIO_AFRH_AFSEL8_Msk
+#define GPIO_AFRH_AFSEL8_0               (0x1UL << GPIO_AFRH_AFSEL8_Pos)        /*!< 0x00000001 */
+#define GPIO_AFRH_AFSEL8_1               (0x2UL << GPIO_AFRH_AFSEL8_Pos)        /*!< 0x00000002 */
+#define GPIO_AFRH_AFSEL8_2               (0x4UL << GPIO_AFRH_AFSEL8_Pos)        /*!< 0x00000004 */
+#define GPIO_AFRH_AFSEL8_3               (0x8UL << GPIO_AFRH_AFSEL8_Pos)        /*!< 0x00000008 */
+#define GPIO_AFRH_AFSEL9_Pos             (4U)
+#define GPIO_AFRH_AFSEL9_Msk             (0xFUL << GPIO_AFRH_AFSEL9_Pos)        /*!< 0x000000F0 */
+#define GPIO_AFRH_AFSEL9                 GPIO_AFRH_AFSEL9_Msk
+#define GPIO_AFRH_AFSEL9_0               (0x1UL << GPIO_AFRH_AFSEL9_Pos)        /*!< 0x00000010 */
+#define GPIO_AFRH_AFSEL9_1               (0x2UL << GPIO_AFRH_AFSEL9_Pos)        /*!< 0x00000020 */
+#define GPIO_AFRH_AFSEL9_2               (0x4UL << GPIO_AFRH_AFSEL9_Pos)        /*!< 0x00000040 */
+#define GPIO_AFRH_AFSEL9_3               (0x8UL << GPIO_AFRH_AFSEL9_Pos)        /*!< 0x00000080 */
+#define GPIO_AFRH_AFSEL10_Pos            (8U)
+#define GPIO_AFRH_AFSEL10_Msk            (0xFUL << GPIO_AFRH_AFSEL10_Pos)       /*!< 0x00000F00 */
+#define GPIO_AFRH_AFSEL10                GPIO_AFRH_AFSEL10_Msk
+#define GPIO_AFRH_AFSEL10_0              (0x1UL << GPIO_AFRH_AFSEL10_Pos)       /*!< 0x00000100 */
+#define GPIO_AFRH_AFSEL10_1              (0x2UL << GPIO_AFRH_AFSEL10_Pos)       /*!< 0x00000200 */
+#define GPIO_AFRH_AFSEL10_2              (0x4UL << GPIO_AFRH_AFSEL10_Pos)       /*!< 0x00000400 */
+#define GPIO_AFRH_AFSEL10_3              (0x8UL << GPIO_AFRH_AFSEL10_Pos)       /*!< 0x00000800 */
+#define GPIO_AFRH_AFSEL11_Pos            (12U)
+#define GPIO_AFRH_AFSEL11_Msk            (0xFUL << GPIO_AFRH_AFSEL11_Pos)       /*!< 0x0000F000 */
+#define GPIO_AFRH_AFSEL11                GPIO_AFRH_AFSEL11_Msk
+#define GPIO_AFRH_AFSEL11_0              (0x1UL << GPIO_AFRH_AFSEL11_Pos)       /*!< 0x00001000 */
+#define GPIO_AFRH_AFSEL11_1              (0x2UL << GPIO_AFRH_AFSEL11_Pos)       /*!< 0x00002000 */
+#define GPIO_AFRH_AFSEL11_2              (0x4UL << GPIO_AFRH_AFSEL11_Pos)       /*!< 0x00004000 */
+#define GPIO_AFRH_AFSEL11_3              (0x8UL << GPIO_AFRH_AFSEL11_Pos)       /*!< 0x00008000 */
+#define GPIO_AFRH_AFSEL12_Pos            (16U)
+#define GPIO_AFRH_AFSEL12_Msk            (0xFUL << GPIO_AFRH_AFSEL12_Pos)       /*!< 0x000F0000 */
+#define GPIO_AFRH_AFSEL12                GPIO_AFRH_AFSEL12_Msk
+#define GPIO_AFRH_AFSEL12_0              (0x1UL << GPIO_AFRH_AFSEL12_Pos)       /*!< 0x00010000 */
+#define GPIO_AFRH_AFSEL12_1              (0x2UL << GPIO_AFRH_AFSEL12_Pos)       /*!< 0x00020000 */
+#define GPIO_AFRH_AFSEL12_2              (0x4UL << GPIO_AFRH_AFSEL12_Pos)       /*!< 0x00040000 */
+#define GPIO_AFRH_AFSEL12_3              (0x8UL << GPIO_AFRH_AFSEL12_Pos)       /*!< 0x00080000 */
+#define GPIO_AFRH_AFSEL13_Pos            (20U)
+#define GPIO_AFRH_AFSEL13_Msk            (0xFUL << GPIO_AFRH_AFSEL13_Pos)       /*!< 0x00F00000 */
+#define GPIO_AFRH_AFSEL13                GPIO_AFRH_AFSEL13_Msk
+#define GPIO_AFRH_AFSEL13_0              (0x1UL << GPIO_AFRH_AFSEL13_Pos)       /*!< 0x00100000 */
+#define GPIO_AFRH_AFSEL13_1              (0x2UL << GPIO_AFRH_AFSEL13_Pos)       /*!< 0x00200000 */
+#define GPIO_AFRH_AFSEL13_2              (0x4UL << GPIO_AFRH_AFSEL13_Pos)       /*!< 0x00400000 */
+#define GPIO_AFRH_AFSEL13_3              (0x8UL << GPIO_AFRH_AFSEL13_Pos)       /*!< 0x00800000 */
+#define GPIO_AFRH_AFSEL14_Pos            (24U)
+#define GPIO_AFRH_AFSEL14_Msk            (0xFUL << GPIO_AFRH_AFSEL14_Pos)       /*!< 0x0F000000 */
+#define GPIO_AFRH_AFSEL14                GPIO_AFRH_AFSEL14_Msk
+#define GPIO_AFRH_AFSEL14_0              (0x1UL << GPIO_AFRH_AFSEL14_Pos)       /*!< 0x01000000 */
+#define GPIO_AFRH_AFSEL14_1              (0x2UL << GPIO_AFRH_AFSEL14_Pos)       /*!< 0x02000000 */
+#define GPIO_AFRH_AFSEL14_2              (0x4UL << GPIO_AFRH_AFSEL14_Pos)       /*!< 0x04000000 */
+#define GPIO_AFRH_AFSEL14_3              (0x8UL << GPIO_AFRH_AFSEL14_Pos)       /*!< 0x08000000 */
+#define GPIO_AFRH_AFSEL15_Pos            (28U)
+#define GPIO_AFRH_AFSEL15_Msk            (0xFUL << GPIO_AFRH_AFSEL15_Pos)       /*!< 0xF0000000 */
+#define GPIO_AFRH_AFSEL15                GPIO_AFRH_AFSEL15_Msk
+#define GPIO_AFRH_AFSEL15_0              (0x1UL << GPIO_AFRH_AFSEL15_Pos)       /*!< 0x10000000 */
+#define GPIO_AFRH_AFSEL15_1              (0x2UL << GPIO_AFRH_AFSEL15_Pos)       /*!< 0x20000000 */
+#define GPIO_AFRH_AFSEL15_2              (0x4UL << GPIO_AFRH_AFSEL15_Pos)       /*!< 0x40000000 */
+#define GPIO_AFRH_AFSEL15_3              (0x8UL << GPIO_AFRH_AFSEL15_Pos)       /*!< 0x80000000 */
+
+/* Legacy defines */
+#define GPIO_AFRH_AFRH0                  GPIO_AFRH_AFSEL8
+#define GPIO_AFRH_AFRH0_0                GPIO_AFRH_AFSEL8_0
+#define GPIO_AFRH_AFRH0_1                GPIO_AFRH_AFSEL8_1
+#define GPIO_AFRH_AFRH0_2                GPIO_AFRH_AFSEL8_2
+#define GPIO_AFRH_AFRH0_3                GPIO_AFRH_AFSEL8_3
+#define GPIO_AFRH_AFRH1                  GPIO_AFRH_AFSEL9
+#define GPIO_AFRH_AFRH1_0                GPIO_AFRH_AFSEL9_0
+#define GPIO_AFRH_AFRH1_1                GPIO_AFRH_AFSEL9_1
+#define GPIO_AFRH_AFRH1_2                GPIO_AFRH_AFSEL9_2
+#define GPIO_AFRH_AFRH1_3                GPIO_AFRH_AFSEL9_3
+#define GPIO_AFRH_AFRH2                  GPIO_AFRH_AFSEL10
+#define GPIO_AFRH_AFRH2_0                GPIO_AFRH_AFSEL10_0
+#define GPIO_AFRH_AFRH2_1                GPIO_AFRH_AFSEL10_1
+#define GPIO_AFRH_AFRH2_2                GPIO_AFRH_AFSEL10_2
+#define GPIO_AFRH_AFRH2_3                GPIO_AFRH_AFSEL10_3
+#define GPIO_AFRH_AFRH3                  GPIO_AFRH_AFSEL11
+#define GPIO_AFRH_AFRH3_0                GPIO_AFRH_AFSEL11_0
+#define GPIO_AFRH_AFRH3_1                GPIO_AFRH_AFSEL11_1
+#define GPIO_AFRH_AFRH3_2                GPIO_AFRH_AFSEL11_2
+#define GPIO_AFRH_AFRH3_3                GPIO_AFRH_AFSEL11_3
+#define GPIO_AFRH_AFRH4                  GPIO_AFRH_AFSEL12
+#define GPIO_AFRH_AFRH4_0                GPIO_AFRH_AFSEL12_0
+#define GPIO_AFRH_AFRH4_1                GPIO_AFRH_AFSEL12_1
+#define GPIO_AFRH_AFRH4_2                GPIO_AFRH_AFSEL12_2
+#define GPIO_AFRH_AFRH4_3                GPIO_AFRH_AFSEL12_3
+#define GPIO_AFRH_AFRH5                  GPIO_AFRH_AFSEL13
+#define GPIO_AFRH_AFRH5_0                GPIO_AFRH_AFSEL13_0
+#define GPIO_AFRH_AFRH5_1                GPIO_AFRH_AFSEL13_1
+#define GPIO_AFRH_AFRH5_2                GPIO_AFRH_AFSEL13_2
+#define GPIO_AFRH_AFRH5_3                GPIO_AFRH_AFSEL13_3
+#define GPIO_AFRH_AFRH6                  GPIO_AFRH_AFSEL14
+#define GPIO_AFRH_AFRH6_0                GPIO_AFRH_AFSEL14_0
+#define GPIO_AFRH_AFRH6_1                GPIO_AFRH_AFSEL14_1
+#define GPIO_AFRH_AFRH6_2                GPIO_AFRH_AFSEL14_2
+#define GPIO_AFRH_AFRH6_3                GPIO_AFRH_AFSEL14_3
+#define GPIO_AFRH_AFRH7                  GPIO_AFRH_AFSEL15
+#define GPIO_AFRH_AFRH7_0                GPIO_AFRH_AFSEL15_0
+#define GPIO_AFRH_AFRH7_1                GPIO_AFRH_AFSEL15_1
+#define GPIO_AFRH_AFRH7_2                GPIO_AFRH_AFSEL15_2
+#define GPIO_AFRH_AFRH7_3                GPIO_AFRH_AFSEL15_3
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                      Inter-integrated Circuit Interface                    */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for I2C_CR1 register  ********************/
+#define I2C_CR1_PE_Pos            (0U)
+#define I2C_CR1_PE_Msk            (0x1UL << I2C_CR1_PE_Pos)                     /*!< 0x00000001 */
+#define I2C_CR1_PE                I2C_CR1_PE_Msk                               /*!<Peripheral Enable                             */
+#define I2C_CR1_SMBUS_Pos         (1U)
+#define I2C_CR1_SMBUS_Msk         (0x1UL << I2C_CR1_SMBUS_Pos)                  /*!< 0x00000002 */
+#define I2C_CR1_SMBUS             I2C_CR1_SMBUS_Msk                            /*!<SMBus Mode                                    */
+#define I2C_CR1_SMBTYPE_Pos       (3U)
+#define I2C_CR1_SMBTYPE_Msk       (0x1UL << I2C_CR1_SMBTYPE_Pos)                /*!< 0x00000008 */
+#define I2C_CR1_SMBTYPE           I2C_CR1_SMBTYPE_Msk                          /*!<SMBus Type                                    */
+#define I2C_CR1_ENARP_Pos         (4U)
+#define I2C_CR1_ENARP_Msk         (0x1UL << I2C_CR1_ENARP_Pos)                  /*!< 0x00000010 */
+#define I2C_CR1_ENARP             I2C_CR1_ENARP_Msk                            /*!<ARP Enable                                    */
+#define I2C_CR1_ENPEC_Pos         (5U)
+#define I2C_CR1_ENPEC_Msk         (0x1UL << I2C_CR1_ENPEC_Pos)                  /*!< 0x00000020 */
+#define I2C_CR1_ENPEC             I2C_CR1_ENPEC_Msk                            /*!<PEC Enable                                    */
+#define I2C_CR1_ENGC_Pos          (6U)
+#define I2C_CR1_ENGC_Msk          (0x1UL << I2C_CR1_ENGC_Pos)                   /*!< 0x00000040 */
+#define I2C_CR1_ENGC              I2C_CR1_ENGC_Msk                             /*!<General Call Enable                           */
+#define I2C_CR1_NOSTRETCH_Pos     (7U)
+#define I2C_CR1_NOSTRETCH_Msk     (0x1UL << I2C_CR1_NOSTRETCH_Pos)              /*!< 0x00000080 */
+#define I2C_CR1_NOSTRETCH         I2C_CR1_NOSTRETCH_Msk                        /*!<Clock Stretching Disable (Slave mode)         */
+#define I2C_CR1_START_Pos         (8U)
+#define I2C_CR1_START_Msk         (0x1UL << I2C_CR1_START_Pos)                  /*!< 0x00000100 */
+#define I2C_CR1_START             I2C_CR1_START_Msk                            /*!<Start Generation                              */
+#define I2C_CR1_STOP_Pos          (9U)
+#define I2C_CR1_STOP_Msk          (0x1UL << I2C_CR1_STOP_Pos)                   /*!< 0x00000200 */
+#define I2C_CR1_STOP              I2C_CR1_STOP_Msk                             /*!<Stop Generation                               */
+#define I2C_CR1_ACK_Pos           (10U)
+#define I2C_CR1_ACK_Msk           (0x1UL << I2C_CR1_ACK_Pos)                    /*!< 0x00000400 */
+#define I2C_CR1_ACK               I2C_CR1_ACK_Msk                              /*!<Acknowledge Enable                            */
+#define I2C_CR1_POS_Pos           (11U)
+#define I2C_CR1_POS_Msk           (0x1UL << I2C_CR1_POS_Pos)                    /*!< 0x00000800 */
+#define I2C_CR1_POS               I2C_CR1_POS_Msk                              /*!<Acknowledge/PEC Position (for data reception) */
+#define I2C_CR1_PEC_Pos           (12U)
+#define I2C_CR1_PEC_Msk           (0x1UL << I2C_CR1_PEC_Pos)                    /*!< 0x00001000 */
+#define I2C_CR1_PEC               I2C_CR1_PEC_Msk                              /*!<Packet Error Checking                         */
+#define I2C_CR1_ALERT_Pos         (13U)
+#define I2C_CR1_ALERT_Msk         (0x1UL << I2C_CR1_ALERT_Pos)                  /*!< 0x00002000 */
+#define I2C_CR1_ALERT             I2C_CR1_ALERT_Msk                            /*!<SMBus Alert                                   */
+#define I2C_CR1_SWRST_Pos         (15U)
+#define I2C_CR1_SWRST_Msk         (0x1UL << I2C_CR1_SWRST_Pos)                  /*!< 0x00008000 */
+#define I2C_CR1_SWRST             I2C_CR1_SWRST_Msk                            /*!<Software Reset                                */
+
+/*******************  Bit definition for I2C_CR2 register  ********************/
+#define I2C_CR2_FREQ_Pos          (0U)
+#define I2C_CR2_FREQ_Msk          (0x3FUL << I2C_CR2_FREQ_Pos)                  /*!< 0x0000003F */
+#define I2C_CR2_FREQ              I2C_CR2_FREQ_Msk                             /*!<FREQ[5:0] bits (Peripheral Clock Frequency)   */
+#define I2C_CR2_FREQ_0            (0x01UL << I2C_CR2_FREQ_Pos)                  /*!< 0x00000001 */
+#define I2C_CR2_FREQ_1            (0x02UL << I2C_CR2_FREQ_Pos)                  /*!< 0x00000002 */
+#define I2C_CR2_FREQ_2            (0x04UL << I2C_CR2_FREQ_Pos)                  /*!< 0x00000004 */
+#define I2C_CR2_FREQ_3            (0x08UL << I2C_CR2_FREQ_Pos)                  /*!< 0x00000008 */
+#define I2C_CR2_FREQ_4            (0x10UL << I2C_CR2_FREQ_Pos)                  /*!< 0x00000010 */
+#define I2C_CR2_FREQ_5            (0x20UL << I2C_CR2_FREQ_Pos)                  /*!< 0x00000020 */
+
+#define I2C_CR2_ITERREN_Pos       (8U)
+#define I2C_CR2_ITERREN_Msk       (0x1UL << I2C_CR2_ITERREN_Pos)                /*!< 0x00000100 */
+#define I2C_CR2_ITERREN           I2C_CR2_ITERREN_Msk                          /*!<Error Interrupt Enable  */
+#define I2C_CR2_ITEVTEN_Pos       (9U)
+#define I2C_CR2_ITEVTEN_Msk       (0x1UL << I2C_CR2_ITEVTEN_Pos)                /*!< 0x00000200 */
+#define I2C_CR2_ITEVTEN           I2C_CR2_ITEVTEN_Msk                          /*!<Event Interrupt Enable  */
+#define I2C_CR2_ITBUFEN_Pos       (10U)
+#define I2C_CR2_ITBUFEN_Msk       (0x1UL << I2C_CR2_ITBUFEN_Pos)                /*!< 0x00000400 */
+#define I2C_CR2_ITBUFEN           I2C_CR2_ITBUFEN_Msk                          /*!<Buffer Interrupt Enable */
+#define I2C_CR2_DMAEN_Pos         (11U)
+#define I2C_CR2_DMAEN_Msk         (0x1UL << I2C_CR2_DMAEN_Pos)                  /*!< 0x00000800 */
+#define I2C_CR2_DMAEN             I2C_CR2_DMAEN_Msk                            /*!<DMA Requests Enable     */
+#define I2C_CR2_LAST_Pos          (12U)
+#define I2C_CR2_LAST_Msk          (0x1UL << I2C_CR2_LAST_Pos)                   /*!< 0x00001000 */
+#define I2C_CR2_LAST              I2C_CR2_LAST_Msk                             /*!<DMA Last Transfer       */
+
+/*******************  Bit definition for I2C_OAR1 register  *******************/
+#define I2C_OAR1_ADD1_7           0x000000FEU                                  /*!<Interface Address */
+#define I2C_OAR1_ADD8_9           0x00000300U                                  /*!<Interface Address */
+
+#define I2C_OAR1_ADD0_Pos         (0U)
+#define I2C_OAR1_ADD0_Msk         (0x1UL << I2C_OAR1_ADD0_Pos)                  /*!< 0x00000001 */
+#define I2C_OAR1_ADD0             I2C_OAR1_ADD0_Msk                            /*!<Bit 0 */
+#define I2C_OAR1_ADD1_Pos         (1U)
+#define I2C_OAR1_ADD1_Msk         (0x1UL << I2C_OAR1_ADD1_Pos)                  /*!< 0x00000002 */
+#define I2C_OAR1_ADD1             I2C_OAR1_ADD1_Msk                            /*!<Bit 1 */
+#define I2C_OAR1_ADD2_Pos         (2U)
+#define I2C_OAR1_ADD2_Msk         (0x1UL << I2C_OAR1_ADD2_Pos)                  /*!< 0x00000004 */
+#define I2C_OAR1_ADD2             I2C_OAR1_ADD2_Msk                            /*!<Bit 2 */
+#define I2C_OAR1_ADD3_Pos         (3U)
+#define I2C_OAR1_ADD3_Msk         (0x1UL << I2C_OAR1_ADD3_Pos)                  /*!< 0x00000008 */
+#define I2C_OAR1_ADD3             I2C_OAR1_ADD3_Msk                            /*!<Bit 3 */
+#define I2C_OAR1_ADD4_Pos         (4U)
+#define I2C_OAR1_ADD4_Msk         (0x1UL << I2C_OAR1_ADD4_Pos)                  /*!< 0x00000010 */
+#define I2C_OAR1_ADD4             I2C_OAR1_ADD4_Msk                            /*!<Bit 4 */
+#define I2C_OAR1_ADD5_Pos         (5U)
+#define I2C_OAR1_ADD5_Msk         (0x1UL << I2C_OAR1_ADD5_Pos)                  /*!< 0x00000020 */
+#define I2C_OAR1_ADD5             I2C_OAR1_ADD5_Msk                            /*!<Bit 5 */
+#define I2C_OAR1_ADD6_Pos         (6U)
+#define I2C_OAR1_ADD6_Msk         (0x1UL << I2C_OAR1_ADD6_Pos)                  /*!< 0x00000040 */
+#define I2C_OAR1_ADD6             I2C_OAR1_ADD6_Msk                            /*!<Bit 6 */
+#define I2C_OAR1_ADD7_Pos         (7U)
+#define I2C_OAR1_ADD7_Msk         (0x1UL << I2C_OAR1_ADD7_Pos)                  /*!< 0x00000080 */
+#define I2C_OAR1_ADD7             I2C_OAR1_ADD7_Msk                            /*!<Bit 7 */
+#define I2C_OAR1_ADD8_Pos         (8U)
+#define I2C_OAR1_ADD8_Msk         (0x1UL << I2C_OAR1_ADD8_Pos)                  /*!< 0x00000100 */
+#define I2C_OAR1_ADD8             I2C_OAR1_ADD8_Msk                            /*!<Bit 8 */
+#define I2C_OAR1_ADD9_Pos         (9U)
+#define I2C_OAR1_ADD9_Msk         (0x1UL << I2C_OAR1_ADD9_Pos)                  /*!< 0x00000200 */
+#define I2C_OAR1_ADD9             I2C_OAR1_ADD9_Msk                            /*!<Bit 9 */
+
+#define I2C_OAR1_ADDMODE_Pos      (15U)
+#define I2C_OAR1_ADDMODE_Msk      (0x1UL << I2C_OAR1_ADDMODE_Pos)               /*!< 0x00008000 */
+#define I2C_OAR1_ADDMODE          I2C_OAR1_ADDMODE_Msk                         /*!<Addressing Mode (Slave mode) */
+
+/*******************  Bit definition for I2C_OAR2 register  *******************/
+#define I2C_OAR2_ENDUAL_Pos       (0U)
+#define I2C_OAR2_ENDUAL_Msk       (0x1UL << I2C_OAR2_ENDUAL_Pos)                /*!< 0x00000001 */
+#define I2C_OAR2_ENDUAL           I2C_OAR2_ENDUAL_Msk                          /*!<Dual addressing mode enable */
+#define I2C_OAR2_ADD2_Pos         (1U)
+#define I2C_OAR2_ADD2_Msk         (0x7FUL << I2C_OAR2_ADD2_Pos)                 /*!< 0x000000FE */
+#define I2C_OAR2_ADD2             I2C_OAR2_ADD2_Msk                            /*!<Interface address           */
+
+/********************  Bit definition for I2C_DR register  ********************/
+#define I2C_DR_DR_Pos             (0U)
+#define I2C_DR_DR_Msk             (0xFFUL << I2C_DR_DR_Pos)                     /*!< 0x000000FF */
+#define I2C_DR_DR                 I2C_DR_DR_Msk                                /*!<8-bit Data Register         */
+
+/*******************  Bit definition for I2C_SR1 register  ********************/
+#define I2C_SR1_SB_Pos            (0U)
+#define I2C_SR1_SB_Msk            (0x1UL << I2C_SR1_SB_Pos)                     /*!< 0x00000001 */
+#define I2C_SR1_SB                I2C_SR1_SB_Msk                               /*!<Start Bit (Master mode)                         */
+#define I2C_SR1_ADDR_Pos          (1U)
+#define I2C_SR1_ADDR_Msk          (0x1UL << I2C_SR1_ADDR_Pos)                   /*!< 0x00000002 */
+#define I2C_SR1_ADDR              I2C_SR1_ADDR_Msk                             /*!<Address sent (master mode)/matched (slave mode) */
+#define I2C_SR1_BTF_Pos           (2U)
+#define I2C_SR1_BTF_Msk           (0x1UL << I2C_SR1_BTF_Pos)                    /*!< 0x00000004 */
+#define I2C_SR1_BTF               I2C_SR1_BTF_Msk                              /*!<Byte Transfer Finished                          */
+#define I2C_SR1_ADD10_Pos         (3U)
+#define I2C_SR1_ADD10_Msk         (0x1UL << I2C_SR1_ADD10_Pos)                  /*!< 0x00000008 */
+#define I2C_SR1_ADD10             I2C_SR1_ADD10_Msk                            /*!<10-bit header sent (Master mode)                */
+#define I2C_SR1_STOPF_Pos         (4U)
+#define I2C_SR1_STOPF_Msk         (0x1UL << I2C_SR1_STOPF_Pos)                  /*!< 0x00000010 */
+#define I2C_SR1_STOPF             I2C_SR1_STOPF_Msk                            /*!<Stop detection (Slave mode)                     */
+#define I2C_SR1_RXNE_Pos          (6U)
+#define I2C_SR1_RXNE_Msk          (0x1UL << I2C_SR1_RXNE_Pos)                   /*!< 0x00000040 */
+#define I2C_SR1_RXNE              I2C_SR1_RXNE_Msk                             /*!<Data Register not Empty (receivers)             */
+#define I2C_SR1_TXE_Pos           (7U)
+#define I2C_SR1_TXE_Msk           (0x1UL << I2C_SR1_TXE_Pos)                    /*!< 0x00000080 */
+#define I2C_SR1_TXE               I2C_SR1_TXE_Msk                              /*!<Data Register Empty (transmitters)              */
+#define I2C_SR1_BERR_Pos          (8U)
+#define I2C_SR1_BERR_Msk          (0x1UL << I2C_SR1_BERR_Pos)                   /*!< 0x00000100 */
+#define I2C_SR1_BERR              I2C_SR1_BERR_Msk                             /*!<Bus Error                                       */
+#define I2C_SR1_ARLO_Pos          (9U)
+#define I2C_SR1_ARLO_Msk          (0x1UL << I2C_SR1_ARLO_Pos)                   /*!< 0x00000200 */
+#define I2C_SR1_ARLO              I2C_SR1_ARLO_Msk                             /*!<Arbitration Lost (master mode)                  */
+#define I2C_SR1_AF_Pos            (10U)
+#define I2C_SR1_AF_Msk            (0x1UL << I2C_SR1_AF_Pos)                     /*!< 0x00000400 */
+#define I2C_SR1_AF                I2C_SR1_AF_Msk                               /*!<Acknowledge Failure                             */
+#define I2C_SR1_OVR_Pos           (11U)
+#define I2C_SR1_OVR_Msk           (0x1UL << I2C_SR1_OVR_Pos)                    /*!< 0x00000800 */
+#define I2C_SR1_OVR               I2C_SR1_OVR_Msk                              /*!<Overrun/Underrun                                */
+#define I2C_SR1_PECERR_Pos        (12U)
+#define I2C_SR1_PECERR_Msk        (0x1UL << I2C_SR1_PECERR_Pos)                 /*!< 0x00001000 */
+#define I2C_SR1_PECERR            I2C_SR1_PECERR_Msk                           /*!<PEC Error in reception                          */
+#define I2C_SR1_TIMEOUT_Pos       (14U)
+#define I2C_SR1_TIMEOUT_Msk       (0x1UL << I2C_SR1_TIMEOUT_Pos)                /*!< 0x00004000 */
+#define I2C_SR1_TIMEOUT           I2C_SR1_TIMEOUT_Msk                          /*!<Timeout or Tlow Error                           */
+#define I2C_SR1_SMBALERT_Pos      (15U)
+#define I2C_SR1_SMBALERT_Msk      (0x1UL << I2C_SR1_SMBALERT_Pos)               /*!< 0x00008000 */
+#define I2C_SR1_SMBALERT          I2C_SR1_SMBALERT_Msk                         /*!<SMBus Alert                                     */
+
+/*******************  Bit definition for I2C_SR2 register  ********************/
+#define I2C_SR2_MSL_Pos           (0U)
+#define I2C_SR2_MSL_Msk           (0x1UL << I2C_SR2_MSL_Pos)                    /*!< 0x00000001 */
+#define I2C_SR2_MSL               I2C_SR2_MSL_Msk                              /*!<Master/Slave                                    */
+#define I2C_SR2_BUSY_Pos          (1U)
+#define I2C_SR2_BUSY_Msk          (0x1UL << I2C_SR2_BUSY_Pos)                   /*!< 0x00000002 */
+#define I2C_SR2_BUSY              I2C_SR2_BUSY_Msk                             /*!<Bus Busy                                        */
+#define I2C_SR2_TRA_Pos           (2U)
+#define I2C_SR2_TRA_Msk           (0x1UL << I2C_SR2_TRA_Pos)                    /*!< 0x00000004 */
+#define I2C_SR2_TRA               I2C_SR2_TRA_Msk                              /*!<Transmitter/Receiver                            */
+#define I2C_SR2_GENCALL_Pos       (4U)
+#define I2C_SR2_GENCALL_Msk       (0x1UL << I2C_SR2_GENCALL_Pos)                /*!< 0x00000010 */
+#define I2C_SR2_GENCALL           I2C_SR2_GENCALL_Msk                          /*!<General Call Address (Slave mode)               */
+#define I2C_SR2_SMBDEFAULT_Pos    (5U)
+#define I2C_SR2_SMBDEFAULT_Msk    (0x1UL << I2C_SR2_SMBDEFAULT_Pos)             /*!< 0x00000020 */
+#define I2C_SR2_SMBDEFAULT        I2C_SR2_SMBDEFAULT_Msk                       /*!<SMBus Device Default Address (Slave mode)       */
+#define I2C_SR2_SMBHOST_Pos       (6U)
+#define I2C_SR2_SMBHOST_Msk       (0x1UL << I2C_SR2_SMBHOST_Pos)                /*!< 0x00000040 */
+#define I2C_SR2_SMBHOST           I2C_SR2_SMBHOST_Msk                          /*!<SMBus Host Header (Slave mode)                  */
+#define I2C_SR2_DUALF_Pos         (7U)
+#define I2C_SR2_DUALF_Msk         (0x1UL << I2C_SR2_DUALF_Pos)                  /*!< 0x00000080 */
+#define I2C_SR2_DUALF             I2C_SR2_DUALF_Msk                            /*!<Dual Flag (Slave mode)                          */
+#define I2C_SR2_PEC_Pos           (8U)
+#define I2C_SR2_PEC_Msk           (0xFFUL << I2C_SR2_PEC_Pos)                   /*!< 0x0000FF00 */
+#define I2C_SR2_PEC               I2C_SR2_PEC_Msk                              /*!<Packet Error Checking Register                  */
+
+/*******************  Bit definition for I2C_CCR register  ********************/
+#define I2C_CCR_CCR_Pos           (0U)
+#define I2C_CCR_CCR_Msk           (0xFFFUL << I2C_CCR_CCR_Pos)                  /*!< 0x00000FFF */
+#define I2C_CCR_CCR               I2C_CCR_CCR_Msk                              /*!<Clock Control Register in Fast/Standard mode (Master mode) */
+#define I2C_CCR_DUTY_Pos          (14U)
+#define I2C_CCR_DUTY_Msk          (0x1UL << I2C_CCR_DUTY_Pos)                   /*!< 0x00004000 */
+#define I2C_CCR_DUTY              I2C_CCR_DUTY_Msk                             /*!<Fast Mode Duty Cycle                                       */
+#define I2C_CCR_FS_Pos            (15U)
+#define I2C_CCR_FS_Msk            (0x1UL << I2C_CCR_FS_Pos)                     /*!< 0x00008000 */
+#define I2C_CCR_FS                I2C_CCR_FS_Msk                               /*!<I2C Master Mode Selection                                  */
+
+/******************  Bit definition for I2C_TRISE register  *******************/
+#define I2C_TRISE_TRISE_Pos       (0U)
+#define I2C_TRISE_TRISE_Msk       (0x3FUL << I2C_TRISE_TRISE_Pos)               /*!< 0x0000003F */
+#define I2C_TRISE_TRISE           I2C_TRISE_TRISE_Msk                          /*!<Maximum Rise Time in Fast/Standard mode (Master mode) */
+
+/******************  Bit definition for I2C_FLTR register  *******************/
+#define I2C_FLTR_DNF_Pos          (0U)
+#define I2C_FLTR_DNF_Msk          (0xFUL << I2C_FLTR_DNF_Pos)                   /*!< 0x0000000F */
+#define I2C_FLTR_DNF              I2C_FLTR_DNF_Msk                             /*!<Digital Noise Filter */
+#define I2C_FLTR_ANOFF_Pos        (4U)
+#define I2C_FLTR_ANOFF_Msk        (0x1UL << I2C_FLTR_ANOFF_Pos)                 /*!< 0x00000010 */
+#define I2C_FLTR_ANOFF            I2C_FLTR_ANOFF_Msk                           /*!<Analog Noise Filter OFF */
+
+/******************************************************************************/
+/*                                                                            */
+/*                           Independent WATCHDOG                             */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for IWDG_KR register  ********************/
+#define IWDG_KR_KEY_Pos     (0U)
+#define IWDG_KR_KEY_Msk     (0xFFFFUL << IWDG_KR_KEY_Pos)                       /*!< 0x0000FFFF */
+#define IWDG_KR_KEY         IWDG_KR_KEY_Msk                                    /*!<Key value (write only, read 0000h)  */
+
+/*******************  Bit definition for IWDG_PR register  ********************/
+#define IWDG_PR_PR_Pos      (0U)
+#define IWDG_PR_PR_Msk      (0x7UL << IWDG_PR_PR_Pos)                           /*!< 0x00000007 */
+#define IWDG_PR_PR          IWDG_PR_PR_Msk                                     /*!<PR[2:0] (Prescaler divider)         */
+#define IWDG_PR_PR_0        (0x1UL << IWDG_PR_PR_Pos)                           /*!< 0x01 */
+#define IWDG_PR_PR_1        (0x2UL << IWDG_PR_PR_Pos)                           /*!< 0x02 */
+#define IWDG_PR_PR_2        (0x4UL << IWDG_PR_PR_Pos)                           /*!< 0x04 */
+
+/*******************  Bit definition for IWDG_RLR register  *******************/
+#define IWDG_RLR_RL_Pos     (0U)
+#define IWDG_RLR_RL_Msk     (0xFFFUL << IWDG_RLR_RL_Pos)                        /*!< 0x00000FFF */
+#define IWDG_RLR_RL         IWDG_RLR_RL_Msk                                    /*!<Watchdog counter reload value        */
+
+/*******************  Bit definition for IWDG_SR register  ********************/
+#define IWDG_SR_PVU_Pos     (0U)
+#define IWDG_SR_PVU_Msk     (0x1UL << IWDG_SR_PVU_Pos)                          /*!< 0x00000001 */
+#define IWDG_SR_PVU         IWDG_SR_PVU_Msk                                    /*!<Watchdog prescaler value update      */
+#define IWDG_SR_RVU_Pos     (1U)
+#define IWDG_SR_RVU_Msk     (0x1UL << IWDG_SR_RVU_Pos)                          /*!< 0x00000002 */
+#define IWDG_SR_RVU         IWDG_SR_RVU_Msk                                    /*!<Watchdog counter reload value update */
+
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                             Power Control                                  */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bit definition for PWR_CR register  ********************/
+#define PWR_CR_LPDS_Pos        (0U)
+#define PWR_CR_LPDS_Msk        (0x1UL << PWR_CR_LPDS_Pos)                       /*!< 0x00000001 */
+#define PWR_CR_LPDS            PWR_CR_LPDS_Msk                                 /*!< Low-Power Deepsleep                 */
+#define PWR_CR_PDDS_Pos        (1U)
+#define PWR_CR_PDDS_Msk        (0x1UL << PWR_CR_PDDS_Pos)                       /*!< 0x00000002 */
+#define PWR_CR_PDDS            PWR_CR_PDDS_Msk                                 /*!< Power Down Deepsleep                */
+#define PWR_CR_CWUF_Pos        (2U)
+#define PWR_CR_CWUF_Msk        (0x1UL << PWR_CR_CWUF_Pos)                       /*!< 0x00000004 */
+#define PWR_CR_CWUF            PWR_CR_CWUF_Msk                                 /*!< Clear Wakeup Flag                   */
+#define PWR_CR_CSBF_Pos        (3U)
+#define PWR_CR_CSBF_Msk        (0x1UL << PWR_CR_CSBF_Pos)                       /*!< 0x00000008 */
+#define PWR_CR_CSBF            PWR_CR_CSBF_Msk                                 /*!< Clear Standby Flag                  */
+#define PWR_CR_PVDE_Pos        (4U)
+#define PWR_CR_PVDE_Msk        (0x1UL << PWR_CR_PVDE_Pos)                       /*!< 0x00000010 */
+#define PWR_CR_PVDE            PWR_CR_PVDE_Msk                                 /*!< Power Voltage Detector Enable       */
+
+#define PWR_CR_PLS_Pos         (5U)
+#define PWR_CR_PLS_Msk         (0x7UL << PWR_CR_PLS_Pos)                        /*!< 0x000000E0 */
+#define PWR_CR_PLS             PWR_CR_PLS_Msk                                  /*!< PLS[2:0] bits (PVD Level Selection) */
+#define PWR_CR_PLS_0           (0x1UL << PWR_CR_PLS_Pos)                        /*!< 0x00000020 */
+#define PWR_CR_PLS_1           (0x2UL << PWR_CR_PLS_Pos)                        /*!< 0x00000040 */
+#define PWR_CR_PLS_2           (0x4UL << PWR_CR_PLS_Pos)                        /*!< 0x00000080 */
+
+/*!< PVD level configuration */
+#define PWR_CR_PLS_LEV0        0x00000000U                                     /*!< PVD level 0 */
+#define PWR_CR_PLS_LEV1        0x00000020U                                     /*!< PVD level 1 */
+#define PWR_CR_PLS_LEV2        0x00000040U                                     /*!< PVD level 2 */
+#define PWR_CR_PLS_LEV3        0x00000060U                                     /*!< PVD level 3 */
+#define PWR_CR_PLS_LEV4        0x00000080U                                     /*!< PVD level 4 */
+#define PWR_CR_PLS_LEV5        0x000000A0U                                     /*!< PVD level 5 */
+#define PWR_CR_PLS_LEV6        0x000000C0U                                     /*!< PVD level 6 */
+#define PWR_CR_PLS_LEV7        0x000000E0U                                     /*!< PVD level 7 */
+#define PWR_CR_DBP_Pos         (8U)
+#define PWR_CR_DBP_Msk         (0x1UL << PWR_CR_DBP_Pos)                        /*!< 0x00000100 */
+#define PWR_CR_DBP             PWR_CR_DBP_Msk                                  /*!< Disable Backup Domain write protection                     */
+#define PWR_CR_FPDS_Pos        (9U)
+#define PWR_CR_FPDS_Msk        (0x1UL << PWR_CR_FPDS_Pos)                       /*!< 0x00000200 */
+#define PWR_CR_FPDS            PWR_CR_FPDS_Msk                                 /*!< Flash power down in Stop mode                              */
+#define PWR_CR_LPLVDS_Pos      (10U)
+#define PWR_CR_LPLVDS_Msk      (0x1UL << PWR_CR_LPLVDS_Pos)                     /*!< 0x00000400 */
+#define PWR_CR_LPLVDS          PWR_CR_LPLVDS_Msk                               /*!< Low Power Regulator Low Voltage in Deep Sleep mode         */
+#define PWR_CR_MRLVDS_Pos      (11U)
+#define PWR_CR_MRLVDS_Msk      (0x1UL << PWR_CR_MRLVDS_Pos)                     /*!< 0x00000800 */
+#define PWR_CR_MRLVDS          PWR_CR_MRLVDS_Msk                               /*!< Main Regulator Low Voltage in Deep Sleep mode              */
+#define PWR_CR_ADCDC1_Pos      (13U)
+#define PWR_CR_ADCDC1_Msk      (0x1UL << PWR_CR_ADCDC1_Pos)                     /*!< 0x00002000 */
+#define PWR_CR_ADCDC1          PWR_CR_ADCDC1_Msk                               /*!< Refer to AN4073 on how to use this bit                     */
+#define PWR_CR_VOS_Pos         (14U)
+#define PWR_CR_VOS_Msk         (0x3UL << PWR_CR_VOS_Pos)                        /*!< 0x0000C000 */
+#define PWR_CR_VOS             PWR_CR_VOS_Msk                                  /*!< VOS[1:0] bits (Regulator voltage scaling output selection) */
+#define PWR_CR_VOS_0           0x00004000U                                     /*!< Bit 0 */
+#define PWR_CR_VOS_1           0x00008000U                                     /*!< Bit 1 */
+#define PWR_CR_FMSSR_Pos       (20U)
+#define PWR_CR_FMSSR_Msk       (0x1UL << PWR_CR_FMSSR_Pos)                      /*!< 0x00100000 */
+#define PWR_CR_FMSSR           PWR_CR_FMSSR_Msk                                /*!< Flash Memory Sleep System Run        */
+#define PWR_CR_FISSR_Pos       (21U)
+#define PWR_CR_FISSR_Msk       (0x1UL << PWR_CR_FISSR_Pos)                      /*!< 0x00200000 */
+#define PWR_CR_FISSR           PWR_CR_FISSR_Msk                                /*!< Flash Interface Stop while System Run */
+
+/* Legacy define */
+#define  PWR_CR_PMODE                        PWR_CR_VOS
+
+/*******************  Bit definition for PWR_CSR register  ********************/
+#define PWR_CSR_WUF_Pos        (0U)
+#define PWR_CSR_WUF_Msk        (0x1UL << PWR_CSR_WUF_Pos)                       /*!< 0x00000001 */
+#define PWR_CSR_WUF            PWR_CSR_WUF_Msk                                 /*!< Wakeup Flag                                      */
+#define PWR_CSR_SBF_Pos        (1U)
+#define PWR_CSR_SBF_Msk        (0x1UL << PWR_CSR_SBF_Pos)                       /*!< 0x00000002 */
+#define PWR_CSR_SBF            PWR_CSR_SBF_Msk                                 /*!< Standby Flag                                     */
+#define PWR_CSR_PVDO_Pos       (2U)
+#define PWR_CSR_PVDO_Msk       (0x1UL << PWR_CSR_PVDO_Pos)                      /*!< 0x00000004 */
+#define PWR_CSR_PVDO           PWR_CSR_PVDO_Msk                                /*!< PVD Output                                       */
+#define PWR_CSR_BRR_Pos        (3U)
+#define PWR_CSR_BRR_Msk        (0x1UL << PWR_CSR_BRR_Pos)                       /*!< 0x00000008 */
+#define PWR_CSR_BRR            PWR_CSR_BRR_Msk                                 /*!< Backup regulator ready                           */
+#define PWR_CSR_EWUP_Pos       (8U)
+#define PWR_CSR_EWUP_Msk       (0x1UL << PWR_CSR_EWUP_Pos)                      /*!< 0x00000100 */
+#define PWR_CSR_EWUP           PWR_CSR_EWUP_Msk                                /*!< Enable WKUP pin                                  */
+#define PWR_CSR_BRE_Pos        (9U)
+#define PWR_CSR_BRE_Msk        (0x1UL << PWR_CSR_BRE_Pos)                       /*!< 0x00000200 */
+#define PWR_CSR_BRE            PWR_CSR_BRE_Msk                                 /*!< Backup regulator enable                          */
+#define PWR_CSR_VOSRDY_Pos     (14U)
+#define PWR_CSR_VOSRDY_Msk     (0x1UL << PWR_CSR_VOSRDY_Pos)                    /*!< 0x00004000 */
+#define PWR_CSR_VOSRDY         PWR_CSR_VOSRDY_Msk                              /*!< Regulator voltage scaling output selection ready */
+
+/* Legacy define */
+#define  PWR_CSR_REGRDY                      PWR_CSR_VOSRDY
+
+/******************************************************************************/
+/*                                                                            */
+/*                         Reset and Clock Control                            */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bit definition for RCC_CR register  ********************/
+#define RCC_CR_HSION_Pos                   (0U)
+#define RCC_CR_HSION_Msk                   (0x1UL << RCC_CR_HSION_Pos)          /*!< 0x00000001 */
+#define RCC_CR_HSION                       RCC_CR_HSION_Msk
+#define RCC_CR_HSIRDY_Pos                  (1U)
+#define RCC_CR_HSIRDY_Msk                  (0x1UL << RCC_CR_HSIRDY_Pos)         /*!< 0x00000002 */
+#define RCC_CR_HSIRDY                      RCC_CR_HSIRDY_Msk
+
+#define RCC_CR_HSITRIM_Pos                 (3U)
+#define RCC_CR_HSITRIM_Msk                 (0x1FUL << RCC_CR_HSITRIM_Pos)       /*!< 0x000000F8 */
+#define RCC_CR_HSITRIM                     RCC_CR_HSITRIM_Msk
+#define RCC_CR_HSITRIM_0                   (0x01UL << RCC_CR_HSITRIM_Pos)       /*!< 0x00000008 */
+#define RCC_CR_HSITRIM_1                   (0x02UL << RCC_CR_HSITRIM_Pos)       /*!< 0x00000010 */
+#define RCC_CR_HSITRIM_2                   (0x04UL << RCC_CR_HSITRIM_Pos)       /*!< 0x00000020 */
+#define RCC_CR_HSITRIM_3                   (0x08UL << RCC_CR_HSITRIM_Pos)       /*!< 0x00000040 */
+#define RCC_CR_HSITRIM_4                   (0x10UL << RCC_CR_HSITRIM_Pos)       /*!< 0x00000080 */
+
+#define RCC_CR_HSICAL_Pos                  (8U)
+#define RCC_CR_HSICAL_Msk                  (0xFFUL << RCC_CR_HSICAL_Pos)        /*!< 0x0000FF00 */
+#define RCC_CR_HSICAL                      RCC_CR_HSICAL_Msk
+#define RCC_CR_HSICAL_0                    (0x01UL << RCC_CR_HSICAL_Pos)        /*!< 0x00000100 */
+#define RCC_CR_HSICAL_1                    (0x02UL << RCC_CR_HSICAL_Pos)        /*!< 0x00000200 */
+#define RCC_CR_HSICAL_2                    (0x04UL << RCC_CR_HSICAL_Pos)        /*!< 0x00000400 */
+#define RCC_CR_HSICAL_3                    (0x08UL << RCC_CR_HSICAL_Pos)        /*!< 0x00000800 */
+#define RCC_CR_HSICAL_4                    (0x10UL << RCC_CR_HSICAL_Pos)        /*!< 0x00001000 */
+#define RCC_CR_HSICAL_5                    (0x20UL << RCC_CR_HSICAL_Pos)        /*!< 0x00002000 */
+#define RCC_CR_HSICAL_6                    (0x40UL << RCC_CR_HSICAL_Pos)        /*!< 0x00004000 */
+#define RCC_CR_HSICAL_7                    (0x80UL << RCC_CR_HSICAL_Pos)        /*!< 0x00008000 */
+
+#define RCC_CR_HSEON_Pos                   (16U)
+#define RCC_CR_HSEON_Msk                   (0x1UL << RCC_CR_HSEON_Pos)          /*!< 0x00010000 */
+#define RCC_CR_HSEON                       RCC_CR_HSEON_Msk
+#define RCC_CR_HSERDY_Pos                  (17U)
+#define RCC_CR_HSERDY_Msk                  (0x1UL << RCC_CR_HSERDY_Pos)         /*!< 0x00020000 */
+#define RCC_CR_HSERDY                      RCC_CR_HSERDY_Msk
+#define RCC_CR_HSEBYP_Pos                  (18U)
+#define RCC_CR_HSEBYP_Msk                  (0x1UL << RCC_CR_HSEBYP_Pos)         /*!< 0x00040000 */
+#define RCC_CR_HSEBYP                      RCC_CR_HSEBYP_Msk
+#define RCC_CR_CSSON_Pos                   (19U)
+#define RCC_CR_CSSON_Msk                   (0x1UL << RCC_CR_CSSON_Pos)          /*!< 0x00080000 */
+#define RCC_CR_CSSON                       RCC_CR_CSSON_Msk
+#define RCC_CR_PLLON_Pos                   (24U)
+#define RCC_CR_PLLON_Msk                   (0x1UL << RCC_CR_PLLON_Pos)          /*!< 0x01000000 */
+#define RCC_CR_PLLON                       RCC_CR_PLLON_Msk
+#define RCC_CR_PLLRDY_Pos                  (25U)
+#define RCC_CR_PLLRDY_Msk                  (0x1UL << RCC_CR_PLLRDY_Pos)         /*!< 0x02000000 */
+#define RCC_CR_PLLRDY                      RCC_CR_PLLRDY_Msk
+/*
+ * @brief Specific device feature definitions (not present on all devices in the STM32F4 series)
+ */
+#define RCC_PLLI2S_SUPPORT                                                     /*!< Support PLLI2S oscillator */
+
+#define RCC_CR_PLLI2SON_Pos                (26U)
+#define RCC_CR_PLLI2SON_Msk                (0x1UL << RCC_CR_PLLI2SON_Pos)       /*!< 0x04000000 */
+#define RCC_CR_PLLI2SON                    RCC_CR_PLLI2SON_Msk
+#define RCC_CR_PLLI2SRDY_Pos               (27U)
+#define RCC_CR_PLLI2SRDY_Msk               (0x1UL << RCC_CR_PLLI2SRDY_Pos)      /*!< 0x08000000 */
+#define RCC_CR_PLLI2SRDY                   RCC_CR_PLLI2SRDY_Msk
+
+/********************  Bit definition for RCC_PLLCFGR register  ***************/
+#define RCC_PLLCFGR_PLLM_Pos               (0U)
+#define RCC_PLLCFGR_PLLM_Msk               (0x3FUL << RCC_PLLCFGR_PLLM_Pos)     /*!< 0x0000003F */
+#define RCC_PLLCFGR_PLLM                   RCC_PLLCFGR_PLLM_Msk
+#define RCC_PLLCFGR_PLLM_0                 (0x01UL << RCC_PLLCFGR_PLLM_Pos)     /*!< 0x00000001 */
+#define RCC_PLLCFGR_PLLM_1                 (0x02UL << RCC_PLLCFGR_PLLM_Pos)     /*!< 0x00000002 */
+#define RCC_PLLCFGR_PLLM_2                 (0x04UL << RCC_PLLCFGR_PLLM_Pos)     /*!< 0x00000004 */
+#define RCC_PLLCFGR_PLLM_3                 (0x08UL << RCC_PLLCFGR_PLLM_Pos)     /*!< 0x00000008 */
+#define RCC_PLLCFGR_PLLM_4                 (0x10UL << RCC_PLLCFGR_PLLM_Pos)     /*!< 0x00000010 */
+#define RCC_PLLCFGR_PLLM_5                 (0x20UL << RCC_PLLCFGR_PLLM_Pos)     /*!< 0x00000020 */
+
+#define RCC_PLLCFGR_PLLN_Pos               (6U)
+#define RCC_PLLCFGR_PLLN_Msk               (0x1FFUL << RCC_PLLCFGR_PLLN_Pos)    /*!< 0x00007FC0 */
+#define RCC_PLLCFGR_PLLN                   RCC_PLLCFGR_PLLN_Msk
+#define RCC_PLLCFGR_PLLN_0                 (0x001UL << RCC_PLLCFGR_PLLN_Pos)    /*!< 0x00000040 */
+#define RCC_PLLCFGR_PLLN_1                 (0x002UL << RCC_PLLCFGR_PLLN_Pos)    /*!< 0x00000080 */
+#define RCC_PLLCFGR_PLLN_2                 (0x004UL << RCC_PLLCFGR_PLLN_Pos)    /*!< 0x00000100 */
+#define RCC_PLLCFGR_PLLN_3                 (0x008UL << RCC_PLLCFGR_PLLN_Pos)    /*!< 0x00000200 */
+#define RCC_PLLCFGR_PLLN_4                 (0x010UL << RCC_PLLCFGR_PLLN_Pos)    /*!< 0x00000400 */
+#define RCC_PLLCFGR_PLLN_5                 (0x020UL << RCC_PLLCFGR_PLLN_Pos)    /*!< 0x00000800 */
+#define RCC_PLLCFGR_PLLN_6                 (0x040UL << RCC_PLLCFGR_PLLN_Pos)    /*!< 0x00001000 */
+#define RCC_PLLCFGR_PLLN_7                 (0x080UL << RCC_PLLCFGR_PLLN_Pos)    /*!< 0x00002000 */
+#define RCC_PLLCFGR_PLLN_8                 (0x100UL << RCC_PLLCFGR_PLLN_Pos)    /*!< 0x00004000 */
+
+#define RCC_PLLCFGR_PLLP_Pos               (16U)
+#define RCC_PLLCFGR_PLLP_Msk               (0x3UL << RCC_PLLCFGR_PLLP_Pos)      /*!< 0x00030000 */
+#define RCC_PLLCFGR_PLLP                   RCC_PLLCFGR_PLLP_Msk
+#define RCC_PLLCFGR_PLLP_0                 (0x1UL << RCC_PLLCFGR_PLLP_Pos)      /*!< 0x00010000 */
+#define RCC_PLLCFGR_PLLP_1                 (0x2UL << RCC_PLLCFGR_PLLP_Pos)      /*!< 0x00020000 */
+
+#define RCC_PLLCFGR_PLLSRC_Pos             (22U)
+#define RCC_PLLCFGR_PLLSRC_Msk             (0x1UL << RCC_PLLCFGR_PLLSRC_Pos)    /*!< 0x00400000 */
+#define RCC_PLLCFGR_PLLSRC                 RCC_PLLCFGR_PLLSRC_Msk
+#define RCC_PLLCFGR_PLLSRC_HSE_Pos         (22U)
+#define RCC_PLLCFGR_PLLSRC_HSE_Msk         (0x1UL << RCC_PLLCFGR_PLLSRC_HSE_Pos) /*!< 0x00400000 */
+#define RCC_PLLCFGR_PLLSRC_HSE             RCC_PLLCFGR_PLLSRC_HSE_Msk
+#define RCC_PLLCFGR_PLLSRC_HSI             0x00000000U
+
+#define RCC_PLLCFGR_PLLQ_Pos               (24U)
+#define RCC_PLLCFGR_PLLQ_Msk               (0xFUL << RCC_PLLCFGR_PLLQ_Pos)      /*!< 0x0F000000 */
+#define RCC_PLLCFGR_PLLQ                   RCC_PLLCFGR_PLLQ_Msk
+#define RCC_PLLCFGR_PLLQ_0                 (0x1UL << RCC_PLLCFGR_PLLQ_Pos)      /*!< 0x01000000 */
+#define RCC_PLLCFGR_PLLQ_1                 (0x2UL << RCC_PLLCFGR_PLLQ_Pos)      /*!< 0x02000000 */
+#define RCC_PLLCFGR_PLLQ_2                 (0x4UL << RCC_PLLCFGR_PLLQ_Pos)      /*!< 0x04000000 */
+#define RCC_PLLCFGR_PLLQ_3                 (0x8UL << RCC_PLLCFGR_PLLQ_Pos)      /*!< 0x08000000 */
+
+
+/********************  Bit definition for RCC_CFGR register  ******************/
+/*!< SW configuration */
+#define RCC_CFGR_SW_Pos                    (0U)
+#define RCC_CFGR_SW_Msk                    (0x3UL << RCC_CFGR_SW_Pos)           /*!< 0x00000003 */
+#define RCC_CFGR_SW                        RCC_CFGR_SW_Msk                     /*!< SW[1:0] bits (System clock Switch) */
+#define RCC_CFGR_SW_0                      (0x1UL << RCC_CFGR_SW_Pos)           /*!< 0x00000001 */
+#define RCC_CFGR_SW_1                      (0x2UL << RCC_CFGR_SW_Pos)           /*!< 0x00000002 */
+
+#define RCC_CFGR_SW_HSI                    0x00000000U                         /*!< HSI selected as system clock */
+#define RCC_CFGR_SW_HSE                    0x00000001U                         /*!< HSE selected as system clock */
+#define RCC_CFGR_SW_PLL                    0x00000002U                         /*!< PLL selected as system clock */
+
+/*!< SWS configuration */
+#define RCC_CFGR_SWS_Pos                   (2U)
+#define RCC_CFGR_SWS_Msk                   (0x3UL << RCC_CFGR_SWS_Pos)          /*!< 0x0000000C */
+#define RCC_CFGR_SWS                       RCC_CFGR_SWS_Msk                    /*!< SWS[1:0] bits (System Clock Switch Status) */
+#define RCC_CFGR_SWS_0                     (0x1UL << RCC_CFGR_SWS_Pos)          /*!< 0x00000004 */
+#define RCC_CFGR_SWS_1                     (0x2UL << RCC_CFGR_SWS_Pos)          /*!< 0x00000008 */
+
+#define RCC_CFGR_SWS_HSI                   0x00000000U                         /*!< HSI oscillator used as system clock        */
+#define RCC_CFGR_SWS_HSE                   0x00000004U                         /*!< HSE oscillator used as system clock        */
+#define RCC_CFGR_SWS_PLL                   0x00000008U                         /*!< PLL used as system clock                   */
+
+/*!< HPRE configuration */
+#define RCC_CFGR_HPRE_Pos                  (4U)
+#define RCC_CFGR_HPRE_Msk                  (0xFUL << RCC_CFGR_HPRE_Pos)         /*!< 0x000000F0 */
+#define RCC_CFGR_HPRE                      RCC_CFGR_HPRE_Msk                   /*!< HPRE[3:0] bits (AHB prescaler) */
+#define RCC_CFGR_HPRE_0                    (0x1UL << RCC_CFGR_HPRE_Pos)         /*!< 0x00000010 */
+#define RCC_CFGR_HPRE_1                    (0x2UL << RCC_CFGR_HPRE_Pos)         /*!< 0x00000020 */
+#define RCC_CFGR_HPRE_2                    (0x4UL << RCC_CFGR_HPRE_Pos)         /*!< 0x00000040 */
+#define RCC_CFGR_HPRE_3                    (0x8UL << RCC_CFGR_HPRE_Pos)         /*!< 0x00000080 */
+
+#define RCC_CFGR_HPRE_DIV1                 0x00000000U                         /*!< SYSCLK not divided    */
+#define RCC_CFGR_HPRE_DIV2                 0x00000080U                         /*!< SYSCLK divided by 2   */
+#define RCC_CFGR_HPRE_DIV4                 0x00000090U                         /*!< SYSCLK divided by 4   */
+#define RCC_CFGR_HPRE_DIV8                 0x000000A0U                         /*!< SYSCLK divided by 8   */
+#define RCC_CFGR_HPRE_DIV16                0x000000B0U                         /*!< SYSCLK divided by 16  */
+#define RCC_CFGR_HPRE_DIV64                0x000000C0U                         /*!< SYSCLK divided by 64  */
+#define RCC_CFGR_HPRE_DIV128               0x000000D0U                         /*!< SYSCLK divided by 128 */
+#define RCC_CFGR_HPRE_DIV256               0x000000E0U                         /*!< SYSCLK divided by 256 */
+#define RCC_CFGR_HPRE_DIV512               0x000000F0U                         /*!< SYSCLK divided by 512 */
+
+/*!< PPRE1 configuration */
+#define RCC_CFGR_PPRE1_Pos                 (10U)
+#define RCC_CFGR_PPRE1_Msk                 (0x7UL << RCC_CFGR_PPRE1_Pos)        /*!< 0x00001C00 */
+#define RCC_CFGR_PPRE1                     RCC_CFGR_PPRE1_Msk                  /*!< PRE1[2:0] bits (APB1 prescaler) */
+#define RCC_CFGR_PPRE1_0                   (0x1UL << RCC_CFGR_PPRE1_Pos)        /*!< 0x00000400 */
+#define RCC_CFGR_PPRE1_1                   (0x2UL << RCC_CFGR_PPRE1_Pos)        /*!< 0x00000800 */
+#define RCC_CFGR_PPRE1_2                   (0x4UL << RCC_CFGR_PPRE1_Pos)        /*!< 0x00001000 */
+
+#define RCC_CFGR_PPRE1_DIV1                0x00000000U                         /*!< HCLK not divided   */
+#define RCC_CFGR_PPRE1_DIV2                0x00001000U                         /*!< HCLK divided by 2  */
+#define RCC_CFGR_PPRE1_DIV4                0x00001400U                         /*!< HCLK divided by 4  */
+#define RCC_CFGR_PPRE1_DIV8                0x00001800U                         /*!< HCLK divided by 8  */
+#define RCC_CFGR_PPRE1_DIV16               0x00001C00U                         /*!< HCLK divided by 16 */
+
+/*!< PPRE2 configuration */
+#define RCC_CFGR_PPRE2_Pos                 (13U)
+#define RCC_CFGR_PPRE2_Msk                 (0x7UL << RCC_CFGR_PPRE2_Pos)        /*!< 0x0000E000 */
+#define RCC_CFGR_PPRE2                     RCC_CFGR_PPRE2_Msk                  /*!< PRE2[2:0] bits (APB2 prescaler) */
+#define RCC_CFGR_PPRE2_0                   (0x1UL << RCC_CFGR_PPRE2_Pos)        /*!< 0x00002000 */
+#define RCC_CFGR_PPRE2_1                   (0x2UL << RCC_CFGR_PPRE2_Pos)        /*!< 0x00004000 */
+#define RCC_CFGR_PPRE2_2                   (0x4UL << RCC_CFGR_PPRE2_Pos)        /*!< 0x00008000 */
+
+#define RCC_CFGR_PPRE2_DIV1                0x00000000U                         /*!< HCLK not divided   */
+#define RCC_CFGR_PPRE2_DIV2                0x00008000U                         /*!< HCLK divided by 2  */
+#define RCC_CFGR_PPRE2_DIV4                0x0000A000U                         /*!< HCLK divided by 4  */
+#define RCC_CFGR_PPRE2_DIV8                0x0000C000U                         /*!< HCLK divided by 8  */
+#define RCC_CFGR_PPRE2_DIV16               0x0000E000U                         /*!< HCLK divided by 16 */
+
+/*!< RTCPRE configuration */
+#define RCC_CFGR_RTCPRE_Pos                (16U)
+#define RCC_CFGR_RTCPRE_Msk                (0x1FUL << RCC_CFGR_RTCPRE_Pos)      /*!< 0x001F0000 */
+#define RCC_CFGR_RTCPRE                    RCC_CFGR_RTCPRE_Msk
+#define RCC_CFGR_RTCPRE_0                  (0x01UL << RCC_CFGR_RTCPRE_Pos)      /*!< 0x00010000 */
+#define RCC_CFGR_RTCPRE_1                  (0x02UL << RCC_CFGR_RTCPRE_Pos)      /*!< 0x00020000 */
+#define RCC_CFGR_RTCPRE_2                  (0x04UL << RCC_CFGR_RTCPRE_Pos)      /*!< 0x00040000 */
+#define RCC_CFGR_RTCPRE_3                  (0x08UL << RCC_CFGR_RTCPRE_Pos)      /*!< 0x00080000 */
+#define RCC_CFGR_RTCPRE_4                  (0x10UL << RCC_CFGR_RTCPRE_Pos)      /*!< 0x00100000 */
+
+/*!< MCO1 configuration */
+#define RCC_CFGR_MCO1_Pos                  (21U)
+#define RCC_CFGR_MCO1_Msk                  (0x3UL << RCC_CFGR_MCO1_Pos)         /*!< 0x00600000 */
+#define RCC_CFGR_MCO1                      RCC_CFGR_MCO1_Msk
+#define RCC_CFGR_MCO1_0                    (0x1UL << RCC_CFGR_MCO1_Pos)         /*!< 0x00200000 */
+#define RCC_CFGR_MCO1_1                    (0x2UL << RCC_CFGR_MCO1_Pos)         /*!< 0x00400000 */
+
+#define RCC_CFGR_I2SSRC_Pos                (23U)
+#define RCC_CFGR_I2SSRC_Msk                (0x1UL << RCC_CFGR_I2SSRC_Pos)       /*!< 0x00800000 */
+#define RCC_CFGR_I2SSRC                    RCC_CFGR_I2SSRC_Msk
+
+#define RCC_CFGR_MCO1PRE_Pos               (24U)
+#define RCC_CFGR_MCO1PRE_Msk               (0x7UL << RCC_CFGR_MCO1PRE_Pos)      /*!< 0x07000000 */
+#define RCC_CFGR_MCO1PRE                   RCC_CFGR_MCO1PRE_Msk
+#define RCC_CFGR_MCO1PRE_0                 (0x1UL << RCC_CFGR_MCO1PRE_Pos)      /*!< 0x01000000 */
+#define RCC_CFGR_MCO1PRE_1                 (0x2UL << RCC_CFGR_MCO1PRE_Pos)      /*!< 0x02000000 */
+#define RCC_CFGR_MCO1PRE_2                 (0x4UL << RCC_CFGR_MCO1PRE_Pos)      /*!< 0x04000000 */
+
+#define RCC_CFGR_MCO2PRE_Pos               (27U)
+#define RCC_CFGR_MCO2PRE_Msk               (0x7UL << RCC_CFGR_MCO2PRE_Pos)      /*!< 0x38000000 */
+#define RCC_CFGR_MCO2PRE                   RCC_CFGR_MCO2PRE_Msk
+#define RCC_CFGR_MCO2PRE_0                 (0x1UL << RCC_CFGR_MCO2PRE_Pos)      /*!< 0x08000000 */
+#define RCC_CFGR_MCO2PRE_1                 (0x2UL << RCC_CFGR_MCO2PRE_Pos)      /*!< 0x10000000 */
+#define RCC_CFGR_MCO2PRE_2                 (0x4UL << RCC_CFGR_MCO2PRE_Pos)      /*!< 0x20000000 */
+
+#define RCC_CFGR_MCO2_Pos                  (30U)
+#define RCC_CFGR_MCO2_Msk                  (0x3UL << RCC_CFGR_MCO2_Pos)         /*!< 0xC0000000 */
+#define RCC_CFGR_MCO2                      RCC_CFGR_MCO2_Msk
+#define RCC_CFGR_MCO2_0                    (0x1UL << RCC_CFGR_MCO2_Pos)         /*!< 0x40000000 */
+#define RCC_CFGR_MCO2_1                    (0x2UL << RCC_CFGR_MCO2_Pos)         /*!< 0x80000000 */
+
+/********************  Bit definition for RCC_CIR register  *******************/
+#define RCC_CIR_LSIRDYF_Pos                (0U)
+#define RCC_CIR_LSIRDYF_Msk                (0x1UL << RCC_CIR_LSIRDYF_Pos)       /*!< 0x00000001 */
+#define RCC_CIR_LSIRDYF                    RCC_CIR_LSIRDYF_Msk
+#define RCC_CIR_LSERDYF_Pos                (1U)
+#define RCC_CIR_LSERDYF_Msk                (0x1UL << RCC_CIR_LSERDYF_Pos)       /*!< 0x00000002 */
+#define RCC_CIR_LSERDYF                    RCC_CIR_LSERDYF_Msk
+#define RCC_CIR_HSIRDYF_Pos                (2U)
+#define RCC_CIR_HSIRDYF_Msk                (0x1UL << RCC_CIR_HSIRDYF_Pos)       /*!< 0x00000004 */
+#define RCC_CIR_HSIRDYF                    RCC_CIR_HSIRDYF_Msk
+#define RCC_CIR_HSERDYF_Pos                (3U)
+#define RCC_CIR_HSERDYF_Msk                (0x1UL << RCC_CIR_HSERDYF_Pos)       /*!< 0x00000008 */
+#define RCC_CIR_HSERDYF                    RCC_CIR_HSERDYF_Msk
+#define RCC_CIR_PLLRDYF_Pos                (4U)
+#define RCC_CIR_PLLRDYF_Msk                (0x1UL << RCC_CIR_PLLRDYF_Pos)       /*!< 0x00000010 */
+#define RCC_CIR_PLLRDYF                    RCC_CIR_PLLRDYF_Msk
+#define RCC_CIR_PLLI2SRDYF_Pos             (5U)
+#define RCC_CIR_PLLI2SRDYF_Msk             (0x1UL << RCC_CIR_PLLI2SRDYF_Pos)    /*!< 0x00000020 */
+#define RCC_CIR_PLLI2SRDYF                 RCC_CIR_PLLI2SRDYF_Msk
+
+#define RCC_CIR_CSSF_Pos                   (7U)
+#define RCC_CIR_CSSF_Msk                   (0x1UL << RCC_CIR_CSSF_Pos)          /*!< 0x00000080 */
+#define RCC_CIR_CSSF                       RCC_CIR_CSSF_Msk
+#define RCC_CIR_LSIRDYIE_Pos               (8U)
+#define RCC_CIR_LSIRDYIE_Msk               (0x1UL << RCC_CIR_LSIRDYIE_Pos)      /*!< 0x00000100 */
+#define RCC_CIR_LSIRDYIE                   RCC_CIR_LSIRDYIE_Msk
+#define RCC_CIR_LSERDYIE_Pos               (9U)
+#define RCC_CIR_LSERDYIE_Msk               (0x1UL << RCC_CIR_LSERDYIE_Pos)      /*!< 0x00000200 */
+#define RCC_CIR_LSERDYIE                   RCC_CIR_LSERDYIE_Msk
+#define RCC_CIR_HSIRDYIE_Pos               (10U)
+#define RCC_CIR_HSIRDYIE_Msk               (0x1UL << RCC_CIR_HSIRDYIE_Pos)      /*!< 0x00000400 */
+#define RCC_CIR_HSIRDYIE                   RCC_CIR_HSIRDYIE_Msk
+#define RCC_CIR_HSERDYIE_Pos               (11U)
+#define RCC_CIR_HSERDYIE_Msk               (0x1UL << RCC_CIR_HSERDYIE_Pos)      /*!< 0x00000800 */
+#define RCC_CIR_HSERDYIE                   RCC_CIR_HSERDYIE_Msk
+#define RCC_CIR_PLLRDYIE_Pos               (12U)
+#define RCC_CIR_PLLRDYIE_Msk               (0x1UL << RCC_CIR_PLLRDYIE_Pos)      /*!< 0x00001000 */
+#define RCC_CIR_PLLRDYIE                   RCC_CIR_PLLRDYIE_Msk
+#define RCC_CIR_PLLI2SRDYIE_Pos            (13U)
+#define RCC_CIR_PLLI2SRDYIE_Msk            (0x1UL << RCC_CIR_PLLI2SRDYIE_Pos)   /*!< 0x00002000 */
+#define RCC_CIR_PLLI2SRDYIE                RCC_CIR_PLLI2SRDYIE_Msk
+
+#define RCC_CIR_LSIRDYC_Pos                (16U)
+#define RCC_CIR_LSIRDYC_Msk                (0x1UL << RCC_CIR_LSIRDYC_Pos)       /*!< 0x00010000 */
+#define RCC_CIR_LSIRDYC                    RCC_CIR_LSIRDYC_Msk
+#define RCC_CIR_LSERDYC_Pos                (17U)
+#define RCC_CIR_LSERDYC_Msk                (0x1UL << RCC_CIR_LSERDYC_Pos)       /*!< 0x00020000 */
+#define RCC_CIR_LSERDYC                    RCC_CIR_LSERDYC_Msk
+#define RCC_CIR_HSIRDYC_Pos                (18U)
+#define RCC_CIR_HSIRDYC_Msk                (0x1UL << RCC_CIR_HSIRDYC_Pos)       /*!< 0x00040000 */
+#define RCC_CIR_HSIRDYC                    RCC_CIR_HSIRDYC_Msk
+#define RCC_CIR_HSERDYC_Pos                (19U)
+#define RCC_CIR_HSERDYC_Msk                (0x1UL << RCC_CIR_HSERDYC_Pos)       /*!< 0x00080000 */
+#define RCC_CIR_HSERDYC                    RCC_CIR_HSERDYC_Msk
+#define RCC_CIR_PLLRDYC_Pos                (20U)
+#define RCC_CIR_PLLRDYC_Msk                (0x1UL << RCC_CIR_PLLRDYC_Pos)       /*!< 0x00100000 */
+#define RCC_CIR_PLLRDYC                    RCC_CIR_PLLRDYC_Msk
+#define RCC_CIR_PLLI2SRDYC_Pos             (21U)
+#define RCC_CIR_PLLI2SRDYC_Msk             (0x1UL << RCC_CIR_PLLI2SRDYC_Pos)    /*!< 0x00200000 */
+#define RCC_CIR_PLLI2SRDYC                 RCC_CIR_PLLI2SRDYC_Msk
+
+#define RCC_CIR_CSSC_Pos                   (23U)
+#define RCC_CIR_CSSC_Msk                   (0x1UL << RCC_CIR_CSSC_Pos)          /*!< 0x00800000 */
+#define RCC_CIR_CSSC                       RCC_CIR_CSSC_Msk
+
+/********************  Bit definition for RCC_AHB1RSTR register  **************/
+#define RCC_AHB1RSTR_GPIOARST_Pos          (0U)
+#define RCC_AHB1RSTR_GPIOARST_Msk          (0x1UL << RCC_AHB1RSTR_GPIOARST_Pos) /*!< 0x00000001 */
+#define RCC_AHB1RSTR_GPIOARST              RCC_AHB1RSTR_GPIOARST_Msk
+#define RCC_AHB1RSTR_GPIOBRST_Pos          (1U)
+#define RCC_AHB1RSTR_GPIOBRST_Msk          (0x1UL << RCC_AHB1RSTR_GPIOBRST_Pos) /*!< 0x00000002 */
+#define RCC_AHB1RSTR_GPIOBRST              RCC_AHB1RSTR_GPIOBRST_Msk
+#define RCC_AHB1RSTR_GPIOCRST_Pos          (2U)
+#define RCC_AHB1RSTR_GPIOCRST_Msk          (0x1UL << RCC_AHB1RSTR_GPIOCRST_Pos) /*!< 0x00000004 */
+#define RCC_AHB1RSTR_GPIOCRST              RCC_AHB1RSTR_GPIOCRST_Msk
+#define RCC_AHB1RSTR_GPIODRST_Pos          (3U)
+#define RCC_AHB1RSTR_GPIODRST_Msk          (0x1UL << RCC_AHB1RSTR_GPIODRST_Pos) /*!< 0x00000008 */
+#define RCC_AHB1RSTR_GPIODRST              RCC_AHB1RSTR_GPIODRST_Msk
+#define RCC_AHB1RSTR_GPIOERST_Pos          (4U)
+#define RCC_AHB1RSTR_GPIOERST_Msk          (0x1UL << RCC_AHB1RSTR_GPIOERST_Pos) /*!< 0x00000010 */
+#define RCC_AHB1RSTR_GPIOERST              RCC_AHB1RSTR_GPIOERST_Msk
+#define RCC_AHB1RSTR_GPIOHRST_Pos          (7U)
+#define RCC_AHB1RSTR_GPIOHRST_Msk          (0x1UL << RCC_AHB1RSTR_GPIOHRST_Pos) /*!< 0x00000080 */
+#define RCC_AHB1RSTR_GPIOHRST              RCC_AHB1RSTR_GPIOHRST_Msk
+#define RCC_AHB1RSTR_CRCRST_Pos            (12U)
+#define RCC_AHB1RSTR_CRCRST_Msk            (0x1UL << RCC_AHB1RSTR_CRCRST_Pos)   /*!< 0x00001000 */
+#define RCC_AHB1RSTR_CRCRST                RCC_AHB1RSTR_CRCRST_Msk
+#define RCC_AHB1RSTR_DMA1RST_Pos           (21U)
+#define RCC_AHB1RSTR_DMA1RST_Msk           (0x1UL << RCC_AHB1RSTR_DMA1RST_Pos)  /*!< 0x00200000 */
+#define RCC_AHB1RSTR_DMA1RST               RCC_AHB1RSTR_DMA1RST_Msk
+#define RCC_AHB1RSTR_DMA2RST_Pos           (22U)
+#define RCC_AHB1RSTR_DMA2RST_Msk           (0x1UL << RCC_AHB1RSTR_DMA2RST_Pos)  /*!< 0x00400000 */
+#define RCC_AHB1RSTR_DMA2RST               RCC_AHB1RSTR_DMA2RST_Msk
+
+/********************  Bit definition for RCC_AHB2RSTR register  **************/
+#define RCC_AHB2RSTR_OTGFSRST_Pos          (7U)
+#define RCC_AHB2RSTR_OTGFSRST_Msk          (0x1UL << RCC_AHB2RSTR_OTGFSRST_Pos) /*!< 0x00000080 */
+#define RCC_AHB2RSTR_OTGFSRST              RCC_AHB2RSTR_OTGFSRST_Msk
+/********************  Bit definition for RCC_AHB3RSTR register  **************/
+
+
+/********************  Bit definition for RCC_APB1RSTR register  **************/
+#define RCC_APB1RSTR_TIM2RST_Pos           (0U)
+#define RCC_APB1RSTR_TIM2RST_Msk           (0x1UL << RCC_APB1RSTR_TIM2RST_Pos)  /*!< 0x00000001 */
+#define RCC_APB1RSTR_TIM2RST               RCC_APB1RSTR_TIM2RST_Msk
+#define RCC_APB1RSTR_TIM3RST_Pos           (1U)
+#define RCC_APB1RSTR_TIM3RST_Msk           (0x1UL << RCC_APB1RSTR_TIM3RST_Pos)  /*!< 0x00000002 */
+#define RCC_APB1RSTR_TIM3RST               RCC_APB1RSTR_TIM3RST_Msk
+#define RCC_APB1RSTR_TIM4RST_Pos           (2U)
+#define RCC_APB1RSTR_TIM4RST_Msk           (0x1UL << RCC_APB1RSTR_TIM4RST_Pos)  /*!< 0x00000004 */
+#define RCC_APB1RSTR_TIM4RST               RCC_APB1RSTR_TIM4RST_Msk
+#define RCC_APB1RSTR_TIM5RST_Pos           (3U)
+#define RCC_APB1RSTR_TIM5RST_Msk           (0x1UL << RCC_APB1RSTR_TIM5RST_Pos)  /*!< 0x00000008 */
+#define RCC_APB1RSTR_TIM5RST               RCC_APB1RSTR_TIM5RST_Msk
+#define RCC_APB1RSTR_WWDGRST_Pos           (11U)
+#define RCC_APB1RSTR_WWDGRST_Msk           (0x1UL << RCC_APB1RSTR_WWDGRST_Pos)  /*!< 0x00000800 */
+#define RCC_APB1RSTR_WWDGRST               RCC_APB1RSTR_WWDGRST_Msk
+#define RCC_APB1RSTR_SPI2RST_Pos           (14U)
+#define RCC_APB1RSTR_SPI2RST_Msk           (0x1UL << RCC_APB1RSTR_SPI2RST_Pos)  /*!< 0x00004000 */
+#define RCC_APB1RSTR_SPI2RST               RCC_APB1RSTR_SPI2RST_Msk
+#define RCC_APB1RSTR_SPI3RST_Pos           (15U)
+#define RCC_APB1RSTR_SPI3RST_Msk           (0x1UL << RCC_APB1RSTR_SPI3RST_Pos)  /*!< 0x00008000 */
+#define RCC_APB1RSTR_SPI3RST               RCC_APB1RSTR_SPI3RST_Msk
+#define RCC_APB1RSTR_USART2RST_Pos         (17U)
+#define RCC_APB1RSTR_USART2RST_Msk         (0x1UL << RCC_APB1RSTR_USART2RST_Pos) /*!< 0x00020000 */
+#define RCC_APB1RSTR_USART2RST             RCC_APB1RSTR_USART2RST_Msk
+#define RCC_APB1RSTR_I2C1RST_Pos           (21U)
+#define RCC_APB1RSTR_I2C1RST_Msk           (0x1UL << RCC_APB1RSTR_I2C1RST_Pos)  /*!< 0x00200000 */
+#define RCC_APB1RSTR_I2C1RST               RCC_APB1RSTR_I2C1RST_Msk
+#define RCC_APB1RSTR_I2C2RST_Pos           (22U)
+#define RCC_APB1RSTR_I2C2RST_Msk           (0x1UL << RCC_APB1RSTR_I2C2RST_Pos)  /*!< 0x00400000 */
+#define RCC_APB1RSTR_I2C2RST               RCC_APB1RSTR_I2C2RST_Msk
+#define RCC_APB1RSTR_I2C3RST_Pos           (23U)
+#define RCC_APB1RSTR_I2C3RST_Msk           (0x1UL << RCC_APB1RSTR_I2C3RST_Pos)  /*!< 0x00800000 */
+#define RCC_APB1RSTR_I2C3RST               RCC_APB1RSTR_I2C3RST_Msk
+#define RCC_APB1RSTR_PWRRST_Pos            (28U)
+#define RCC_APB1RSTR_PWRRST_Msk            (0x1UL << RCC_APB1RSTR_PWRRST_Pos)   /*!< 0x10000000 */
+#define RCC_APB1RSTR_PWRRST                RCC_APB1RSTR_PWRRST_Msk
+
+/********************  Bit definition for RCC_APB2RSTR register  **************/
+#define RCC_APB2RSTR_TIM1RST_Pos           (0U)
+#define RCC_APB2RSTR_TIM1RST_Msk           (0x1UL << RCC_APB2RSTR_TIM1RST_Pos)  /*!< 0x00000001 */
+#define RCC_APB2RSTR_TIM1RST               RCC_APB2RSTR_TIM1RST_Msk
+#define RCC_APB2RSTR_USART1RST_Pos         (4U)
+#define RCC_APB2RSTR_USART1RST_Msk         (0x1UL << RCC_APB2RSTR_USART1RST_Pos) /*!< 0x00000010 */
+#define RCC_APB2RSTR_USART1RST             RCC_APB2RSTR_USART1RST_Msk
+#define RCC_APB2RSTR_USART6RST_Pos         (5U)
+#define RCC_APB2RSTR_USART6RST_Msk         (0x1UL << RCC_APB2RSTR_USART6RST_Pos) /*!< 0x00000020 */
+#define RCC_APB2RSTR_USART6RST             RCC_APB2RSTR_USART6RST_Msk
+#define RCC_APB2RSTR_ADCRST_Pos            (8U)
+#define RCC_APB2RSTR_ADCRST_Msk            (0x1UL << RCC_APB2RSTR_ADCRST_Pos)    /*!< 0x00000100 */
+#define RCC_APB2RSTR_ADCRST                RCC_APB2RSTR_ADCRST_Msk
+#define RCC_APB2RSTR_SDIORST_Pos           (11U)
+#define RCC_APB2RSTR_SDIORST_Msk           (0x1UL << RCC_APB2RSTR_SDIORST_Pos)   /*!< 0x00000800 */
+#define RCC_APB2RSTR_SDIORST               RCC_APB2RSTR_SDIORST_Msk
+#define RCC_APB2RSTR_SPI1RST_Pos           (12U)
+#define RCC_APB2RSTR_SPI1RST_Msk           (0x1UL << RCC_APB2RSTR_SPI1RST_Pos)   /*!< 0x00001000 */
+#define RCC_APB2RSTR_SPI1RST               RCC_APB2RSTR_SPI1RST_Msk
+#define RCC_APB2RSTR_SPI4RST_Pos           (13U)
+#define RCC_APB2RSTR_SPI4RST_Msk           (0x1UL << RCC_APB2RSTR_SPI4RST_Pos)   /*!< 0x00002000 */
+#define RCC_APB2RSTR_SPI4RST               RCC_APB2RSTR_SPI4RST_Msk
+#define RCC_APB2RSTR_SYSCFGRST_Pos         (14U)
+#define RCC_APB2RSTR_SYSCFGRST_Msk         (0x1UL << RCC_APB2RSTR_SYSCFGRST_Pos) /*!< 0x00004000 */
+#define RCC_APB2RSTR_SYSCFGRST             RCC_APB2RSTR_SYSCFGRST_Msk
+#define RCC_APB2RSTR_TIM9RST_Pos           (16U)
+#define RCC_APB2RSTR_TIM9RST_Msk           (0x1UL << RCC_APB2RSTR_TIM9RST_Pos)   /*!< 0x00010000 */
+#define RCC_APB2RSTR_TIM9RST               RCC_APB2RSTR_TIM9RST_Msk
+#define RCC_APB2RSTR_TIM10RST_Pos          (17U)
+#define RCC_APB2RSTR_TIM10RST_Msk          (0x1UL << RCC_APB2RSTR_TIM10RST_Pos)  /*!< 0x00020000 */
+#define RCC_APB2RSTR_TIM10RST              RCC_APB2RSTR_TIM10RST_Msk
+#define RCC_APB2RSTR_TIM11RST_Pos          (18U)
+#define RCC_APB2RSTR_TIM11RST_Msk          (0x1UL << RCC_APB2RSTR_TIM11RST_Pos)  /*!< 0x00040000 */
+#define RCC_APB2RSTR_TIM11RST              RCC_APB2RSTR_TIM11RST_Msk
+#define RCC_APB2RSTR_SPI5RST_Pos           (20U)
+#define RCC_APB2RSTR_SPI5RST_Msk           (0x1UL << RCC_APB2RSTR_SPI5RST_Pos)   /*!< 0x00100000 */
+#define RCC_APB2RSTR_SPI5RST               RCC_APB2RSTR_SPI5RST_Msk
+
+/* Old SPI1RST bit definition, maintained for legacy purpose */
+#define  RCC_APB2RSTR_SPI1                   RCC_APB2RSTR_SPI1RST
+
+/********************  Bit definition for RCC_AHB1ENR register  ***************/
+#define RCC_AHB1ENR_GPIOAEN_Pos            (0U)
+#define RCC_AHB1ENR_GPIOAEN_Msk            (0x1UL << RCC_AHB1ENR_GPIOAEN_Pos)   /*!< 0x00000001 */
+#define RCC_AHB1ENR_GPIOAEN                RCC_AHB1ENR_GPIOAEN_Msk
+#define RCC_AHB1ENR_GPIOBEN_Pos            (1U)
+#define RCC_AHB1ENR_GPIOBEN_Msk            (0x1UL << RCC_AHB1ENR_GPIOBEN_Pos)   /*!< 0x00000002 */
+#define RCC_AHB1ENR_GPIOBEN                RCC_AHB1ENR_GPIOBEN_Msk
+#define RCC_AHB1ENR_GPIOCEN_Pos            (2U)
+#define RCC_AHB1ENR_GPIOCEN_Msk            (0x1UL << RCC_AHB1ENR_GPIOCEN_Pos)   /*!< 0x00000004 */
+#define RCC_AHB1ENR_GPIOCEN                RCC_AHB1ENR_GPIOCEN_Msk
+#define RCC_AHB1ENR_GPIODEN_Pos            (3U)
+#define RCC_AHB1ENR_GPIODEN_Msk            (0x1UL << RCC_AHB1ENR_GPIODEN_Pos)   /*!< 0x00000008 */
+#define RCC_AHB1ENR_GPIODEN                RCC_AHB1ENR_GPIODEN_Msk
+#define RCC_AHB1ENR_GPIOEEN_Pos            (4U)
+#define RCC_AHB1ENR_GPIOEEN_Msk            (0x1UL << RCC_AHB1ENR_GPIOEEN_Pos)   /*!< 0x00000010 */
+#define RCC_AHB1ENR_GPIOEEN                RCC_AHB1ENR_GPIOEEN_Msk
+#define RCC_AHB1ENR_GPIOHEN_Pos            (7U)
+#define RCC_AHB1ENR_GPIOHEN_Msk            (0x1UL << RCC_AHB1ENR_GPIOHEN_Pos)   /*!< 0x00000080 */
+#define RCC_AHB1ENR_GPIOHEN                RCC_AHB1ENR_GPIOHEN_Msk
+#define RCC_AHB1ENR_CRCEN_Pos              (12U)
+#define RCC_AHB1ENR_CRCEN_Msk              (0x1UL << RCC_AHB1ENR_CRCEN_Pos)     /*!< 0x00001000 */
+#define RCC_AHB1ENR_CRCEN                  RCC_AHB1ENR_CRCEN_Msk
+#define RCC_AHB1ENR_DMA1EN_Pos             (21U)
+#define RCC_AHB1ENR_DMA1EN_Msk             (0x1UL << RCC_AHB1ENR_DMA1EN_Pos)    /*!< 0x00200000 */
+#define RCC_AHB1ENR_DMA1EN                 RCC_AHB1ENR_DMA1EN_Msk
+#define RCC_AHB1ENR_DMA2EN_Pos             (22U)
+#define RCC_AHB1ENR_DMA2EN_Msk             (0x1UL << RCC_AHB1ENR_DMA2EN_Pos)    /*!< 0x00400000 */
+#define RCC_AHB1ENR_DMA2EN                 RCC_AHB1ENR_DMA2EN_Msk
+/********************  Bit definition for RCC_AHB2ENR register  ***************/
+/*
+ * @brief Specific device feature definitions (not present on all devices in the STM32F4 series)
+ */
+#define RCC_AHB2_SUPPORT                   /*!< AHB2 Bus is supported */
+
+#define RCC_AHB2ENR_OTGFSEN_Pos            (7U)
+#define RCC_AHB2ENR_OTGFSEN_Msk            (0x1UL << RCC_AHB2ENR_OTGFSEN_Pos)   /*!< 0x00000080 */
+#define RCC_AHB2ENR_OTGFSEN                RCC_AHB2ENR_OTGFSEN_Msk
+
+/********************  Bit definition for RCC_APB1ENR register  ***************/
+#define RCC_APB1ENR_TIM2EN_Pos             (0U)
+#define RCC_APB1ENR_TIM2EN_Msk             (0x1UL << RCC_APB1ENR_TIM2EN_Pos)    /*!< 0x00000001 */
+#define RCC_APB1ENR_TIM2EN                 RCC_APB1ENR_TIM2EN_Msk
+#define RCC_APB1ENR_TIM3EN_Pos             (1U)
+#define RCC_APB1ENR_TIM3EN_Msk             (0x1UL << RCC_APB1ENR_TIM3EN_Pos)    /*!< 0x00000002 */
+#define RCC_APB1ENR_TIM3EN                 RCC_APB1ENR_TIM3EN_Msk
+#define RCC_APB1ENR_TIM4EN_Pos             (2U)
+#define RCC_APB1ENR_TIM4EN_Msk             (0x1UL << RCC_APB1ENR_TIM4EN_Pos)    /*!< 0x00000004 */
+#define RCC_APB1ENR_TIM4EN                 RCC_APB1ENR_TIM4EN_Msk
+#define RCC_APB1ENR_TIM5EN_Pos             (3U)
+#define RCC_APB1ENR_TIM5EN_Msk             (0x1UL << RCC_APB1ENR_TIM5EN_Pos)    /*!< 0x00000008 */
+#define RCC_APB1ENR_TIM5EN                 RCC_APB1ENR_TIM5EN_Msk
+#define RCC_APB1ENR_WWDGEN_Pos             (11U)
+#define RCC_APB1ENR_WWDGEN_Msk             (0x1UL << RCC_APB1ENR_WWDGEN_Pos)    /*!< 0x00000800 */
+#define RCC_APB1ENR_WWDGEN                 RCC_APB1ENR_WWDGEN_Msk
+#define RCC_APB1ENR_SPI2EN_Pos             (14U)
+#define RCC_APB1ENR_SPI2EN_Msk             (0x1UL << RCC_APB1ENR_SPI2EN_Pos)    /*!< 0x00004000 */
+#define RCC_APB1ENR_SPI2EN                 RCC_APB1ENR_SPI2EN_Msk
+#define RCC_APB1ENR_SPI3EN_Pos             (15U)
+#define RCC_APB1ENR_SPI3EN_Msk             (0x1UL << RCC_APB1ENR_SPI3EN_Pos)    /*!< 0x00008000 */
+#define RCC_APB1ENR_SPI3EN                 RCC_APB1ENR_SPI3EN_Msk
+#define RCC_APB1ENR_USART2EN_Pos           (17U)
+#define RCC_APB1ENR_USART2EN_Msk           (0x1UL << RCC_APB1ENR_USART2EN_Pos)  /*!< 0x00020000 */
+#define RCC_APB1ENR_USART2EN               RCC_APB1ENR_USART2EN_Msk
+#define RCC_APB1ENR_I2C1EN_Pos             (21U)
+#define RCC_APB1ENR_I2C1EN_Msk             (0x1UL << RCC_APB1ENR_I2C1EN_Pos)    /*!< 0x00200000 */
+#define RCC_APB1ENR_I2C1EN                 RCC_APB1ENR_I2C1EN_Msk
+#define RCC_APB1ENR_I2C2EN_Pos             (22U)
+#define RCC_APB1ENR_I2C2EN_Msk             (0x1UL << RCC_APB1ENR_I2C2EN_Pos)    /*!< 0x00400000 */
+#define RCC_APB1ENR_I2C2EN                 RCC_APB1ENR_I2C2EN_Msk
+#define RCC_APB1ENR_I2C3EN_Pos             (23U)
+#define RCC_APB1ENR_I2C3EN_Msk             (0x1UL << RCC_APB1ENR_I2C3EN_Pos)    /*!< 0x00800000 */
+#define RCC_APB1ENR_I2C3EN                 RCC_APB1ENR_I2C3EN_Msk
+#define RCC_APB1ENR_PWREN_Pos              (28U)
+#define RCC_APB1ENR_PWREN_Msk              (0x1UL << RCC_APB1ENR_PWREN_Pos)     /*!< 0x10000000 */
+#define RCC_APB1ENR_PWREN                  RCC_APB1ENR_PWREN_Msk
+
+/********************  Bit definition for RCC_APB2ENR register  ***************/
+#define RCC_APB2ENR_TIM1EN_Pos             (0U)
+#define RCC_APB2ENR_TIM1EN_Msk             (0x1UL << RCC_APB2ENR_TIM1EN_Pos)    /*!< 0x00000001 */
+#define RCC_APB2ENR_TIM1EN                 RCC_APB2ENR_TIM1EN_Msk
+#define RCC_APB2ENR_USART1EN_Pos           (4U)
+#define RCC_APB2ENR_USART1EN_Msk           (0x1UL << RCC_APB2ENR_USART1EN_Pos)  /*!< 0x00000010 */
+#define RCC_APB2ENR_USART1EN               RCC_APB2ENR_USART1EN_Msk
+#define RCC_APB2ENR_USART6EN_Pos           (5U)
+#define RCC_APB2ENR_USART6EN_Msk           (0x1UL << RCC_APB2ENR_USART6EN_Pos)  /*!< 0x00000020 */
+#define RCC_APB2ENR_USART6EN               RCC_APB2ENR_USART6EN_Msk
+#define RCC_APB2ENR_ADC1EN_Pos             (8U)
+#define RCC_APB2ENR_ADC1EN_Msk             (0x1UL << RCC_APB2ENR_ADC1EN_Pos)    /*!< 0x00000100 */
+#define RCC_APB2ENR_ADC1EN                 RCC_APB2ENR_ADC1EN_Msk
+#define RCC_APB2ENR_SDIOEN_Pos             (11U)
+#define RCC_APB2ENR_SDIOEN_Msk             (0x1UL << RCC_APB2ENR_SDIOEN_Pos)    /*!< 0x00000800 */
+#define RCC_APB2ENR_SDIOEN                 RCC_APB2ENR_SDIOEN_Msk
+#define RCC_APB2ENR_SPI1EN_Pos             (12U)
+#define RCC_APB2ENR_SPI1EN_Msk             (0x1UL << RCC_APB2ENR_SPI1EN_Pos)    /*!< 0x00001000 */
+#define RCC_APB2ENR_SPI1EN                 RCC_APB2ENR_SPI1EN_Msk
+#define RCC_APB2ENR_SPI4EN_Pos             (13U)
+#define RCC_APB2ENR_SPI4EN_Msk             (0x1UL << RCC_APB2ENR_SPI4EN_Pos)    /*!< 0x00002000 */
+#define RCC_APB2ENR_SPI4EN                 RCC_APB2ENR_SPI4EN_Msk
+#define RCC_APB2ENR_SYSCFGEN_Pos           (14U)
+#define RCC_APB2ENR_SYSCFGEN_Msk           (0x1UL << RCC_APB2ENR_SYSCFGEN_Pos)  /*!< 0x00004000 */
+#define RCC_APB2ENR_SYSCFGEN               RCC_APB2ENR_SYSCFGEN_Msk
+#define RCC_APB2ENR_TIM9EN_Pos             (16U)
+#define RCC_APB2ENR_TIM9EN_Msk             (0x1UL << RCC_APB2ENR_TIM9EN_Pos)    /*!< 0x00010000 */
+#define RCC_APB2ENR_TIM9EN                 RCC_APB2ENR_TIM9EN_Msk
+#define RCC_APB2ENR_TIM10EN_Pos            (17U)
+#define RCC_APB2ENR_TIM10EN_Msk            (0x1UL << RCC_APB2ENR_TIM10EN_Pos)   /*!< 0x00020000 */
+#define RCC_APB2ENR_TIM10EN                RCC_APB2ENR_TIM10EN_Msk
+#define RCC_APB2ENR_TIM11EN_Pos            (18U)
+#define RCC_APB2ENR_TIM11EN_Msk            (0x1UL << RCC_APB2ENR_TIM11EN_Pos)   /*!< 0x00040000 */
+#define RCC_APB2ENR_TIM11EN                RCC_APB2ENR_TIM11EN_Msk
+#define RCC_APB2ENR_SPI5EN_Pos             (20U)
+#define RCC_APB2ENR_SPI5EN_Msk             (0x1UL << RCC_APB2ENR_SPI5EN_Pos)    /*!< 0x00100000 */
+#define RCC_APB2ENR_SPI5EN                 RCC_APB2ENR_SPI5EN_Msk
+
+/********************  Bit definition for RCC_AHB1LPENR register  *************/
+#define RCC_AHB1LPENR_GPIOALPEN_Pos        (0U)
+#define RCC_AHB1LPENR_GPIOALPEN_Msk        (0x1UL << RCC_AHB1LPENR_GPIOALPEN_Pos) /*!< 0x00000001 */
+#define RCC_AHB1LPENR_GPIOALPEN            RCC_AHB1LPENR_GPIOALPEN_Msk
+#define RCC_AHB1LPENR_GPIOBLPEN_Pos        (1U)
+#define RCC_AHB1LPENR_GPIOBLPEN_Msk        (0x1UL << RCC_AHB1LPENR_GPIOBLPEN_Pos) /*!< 0x00000002 */
+#define RCC_AHB1LPENR_GPIOBLPEN            RCC_AHB1LPENR_GPIOBLPEN_Msk
+#define RCC_AHB1LPENR_GPIOCLPEN_Pos        (2U)
+#define RCC_AHB1LPENR_GPIOCLPEN_Msk        (0x1UL << RCC_AHB1LPENR_GPIOCLPEN_Pos) /*!< 0x00000004 */
+#define RCC_AHB1LPENR_GPIOCLPEN            RCC_AHB1LPENR_GPIOCLPEN_Msk
+#define RCC_AHB1LPENR_GPIODLPEN_Pos        (3U)
+#define RCC_AHB1LPENR_GPIODLPEN_Msk        (0x1UL << RCC_AHB1LPENR_GPIODLPEN_Pos) /*!< 0x00000008 */
+#define RCC_AHB1LPENR_GPIODLPEN            RCC_AHB1LPENR_GPIODLPEN_Msk
+#define RCC_AHB1LPENR_GPIOELPEN_Pos        (4U)
+#define RCC_AHB1LPENR_GPIOELPEN_Msk        (0x1UL << RCC_AHB1LPENR_GPIOELPEN_Pos) /*!< 0x00000010 */
+#define RCC_AHB1LPENR_GPIOELPEN            RCC_AHB1LPENR_GPIOELPEN_Msk
+#define RCC_AHB1LPENR_GPIOHLPEN_Pos        (7U)
+#define RCC_AHB1LPENR_GPIOHLPEN_Msk        (0x1UL << RCC_AHB1LPENR_GPIOHLPEN_Pos) /*!< 0x00000080 */
+#define RCC_AHB1LPENR_GPIOHLPEN            RCC_AHB1LPENR_GPIOHLPEN_Msk
+#define RCC_AHB1LPENR_CRCLPEN_Pos          (12U)
+#define RCC_AHB1LPENR_CRCLPEN_Msk          (0x1UL << RCC_AHB1LPENR_CRCLPEN_Pos)   /*!< 0x00001000 */
+#define RCC_AHB1LPENR_CRCLPEN              RCC_AHB1LPENR_CRCLPEN_Msk
+#define RCC_AHB1LPENR_FLITFLPEN_Pos        (15U)
+#define RCC_AHB1LPENR_FLITFLPEN_Msk        (0x1UL << RCC_AHB1LPENR_FLITFLPEN_Pos) /*!< 0x00008000 */
+#define RCC_AHB1LPENR_FLITFLPEN            RCC_AHB1LPENR_FLITFLPEN_Msk
+#define RCC_AHB1LPENR_SRAM1LPEN_Pos        (16U)
+#define RCC_AHB1LPENR_SRAM1LPEN_Msk        (0x1UL << RCC_AHB1LPENR_SRAM1LPEN_Pos) /*!< 0x00010000 */
+#define RCC_AHB1LPENR_SRAM1LPEN            RCC_AHB1LPENR_SRAM1LPEN_Msk
+#define RCC_AHB1LPENR_DMA1LPEN_Pos         (21U)
+#define RCC_AHB1LPENR_DMA1LPEN_Msk         (0x1UL << RCC_AHB1LPENR_DMA1LPEN_Pos)  /*!< 0x00200000 */
+#define RCC_AHB1LPENR_DMA1LPEN             RCC_AHB1LPENR_DMA1LPEN_Msk
+#define RCC_AHB1LPENR_DMA2LPEN_Pos         (22U)
+#define RCC_AHB1LPENR_DMA2LPEN_Msk         (0x1UL << RCC_AHB1LPENR_DMA2LPEN_Pos)  /*!< 0x00400000 */
+#define RCC_AHB1LPENR_DMA2LPEN             RCC_AHB1LPENR_DMA2LPEN_Msk
+
+
+/********************  Bit definition for RCC_AHB2LPENR register  *************/
+#define RCC_AHB2LPENR_OTGFSLPEN_Pos        (7U)
+#define RCC_AHB2LPENR_OTGFSLPEN_Msk        (0x1UL << RCC_AHB2LPENR_OTGFSLPEN_Pos) /*!< 0x00000080 */
+#define RCC_AHB2LPENR_OTGFSLPEN            RCC_AHB2LPENR_OTGFSLPEN_Msk
+
+/********************  Bit definition for RCC_AHB3LPENR register  *************/
+
+/********************  Bit definition for RCC_APB1LPENR register  *************/
+#define RCC_APB1LPENR_TIM2LPEN_Pos         (0U)
+#define RCC_APB1LPENR_TIM2LPEN_Msk         (0x1UL << RCC_APB1LPENR_TIM2LPEN_Pos) /*!< 0x00000001 */
+#define RCC_APB1LPENR_TIM2LPEN             RCC_APB1LPENR_TIM2LPEN_Msk
+#define RCC_APB1LPENR_TIM3LPEN_Pos         (1U)
+#define RCC_APB1LPENR_TIM3LPEN_Msk         (0x1UL << RCC_APB1LPENR_TIM3LPEN_Pos) /*!< 0x00000002 */
+#define RCC_APB1LPENR_TIM3LPEN             RCC_APB1LPENR_TIM3LPEN_Msk
+#define RCC_APB1LPENR_TIM4LPEN_Pos         (2U)
+#define RCC_APB1LPENR_TIM4LPEN_Msk         (0x1UL << RCC_APB1LPENR_TIM4LPEN_Pos) /*!< 0x00000004 */
+#define RCC_APB1LPENR_TIM4LPEN             RCC_APB1LPENR_TIM4LPEN_Msk
+#define RCC_APB1LPENR_TIM5LPEN_Pos         (3U)
+#define RCC_APB1LPENR_TIM5LPEN_Msk         (0x1UL << RCC_APB1LPENR_TIM5LPEN_Pos) /*!< 0x00000008 */
+#define RCC_APB1LPENR_TIM5LPEN             RCC_APB1LPENR_TIM5LPEN_Msk
+#define RCC_APB1LPENR_WWDGLPEN_Pos         (11U)
+#define RCC_APB1LPENR_WWDGLPEN_Msk         (0x1UL << RCC_APB1LPENR_WWDGLPEN_Pos) /*!< 0x00000800 */
+#define RCC_APB1LPENR_WWDGLPEN             RCC_APB1LPENR_WWDGLPEN_Msk
+#define RCC_APB1LPENR_SPI2LPEN_Pos         (14U)
+#define RCC_APB1LPENR_SPI2LPEN_Msk         (0x1UL << RCC_APB1LPENR_SPI2LPEN_Pos) /*!< 0x00004000 */
+#define RCC_APB1LPENR_SPI2LPEN             RCC_APB1LPENR_SPI2LPEN_Msk
+#define RCC_APB1LPENR_SPI3LPEN_Pos         (15U)
+#define RCC_APB1LPENR_SPI3LPEN_Msk         (0x1UL << RCC_APB1LPENR_SPI3LPEN_Pos) /*!< 0x00008000 */
+#define RCC_APB1LPENR_SPI3LPEN             RCC_APB1LPENR_SPI3LPEN_Msk
+#define RCC_APB1LPENR_USART2LPEN_Pos       (17U)
+#define RCC_APB1LPENR_USART2LPEN_Msk       (0x1UL << RCC_APB1LPENR_USART2LPEN_Pos) /*!< 0x00020000 */
+#define RCC_APB1LPENR_USART2LPEN           RCC_APB1LPENR_USART2LPEN_Msk
+#define RCC_APB1LPENR_I2C1LPEN_Pos         (21U)
+#define RCC_APB1LPENR_I2C1LPEN_Msk         (0x1UL << RCC_APB1LPENR_I2C1LPEN_Pos)  /*!< 0x00200000 */
+#define RCC_APB1LPENR_I2C1LPEN             RCC_APB1LPENR_I2C1LPEN_Msk
+#define RCC_APB1LPENR_I2C2LPEN_Pos         (22U)
+#define RCC_APB1LPENR_I2C2LPEN_Msk         (0x1UL << RCC_APB1LPENR_I2C2LPEN_Pos)  /*!< 0x00400000 */
+#define RCC_APB1LPENR_I2C2LPEN             RCC_APB1LPENR_I2C2LPEN_Msk
+#define RCC_APB1LPENR_I2C3LPEN_Pos         (23U)
+#define RCC_APB1LPENR_I2C3LPEN_Msk         (0x1UL << RCC_APB1LPENR_I2C3LPEN_Pos)  /*!< 0x00800000 */
+#define RCC_APB1LPENR_I2C3LPEN             RCC_APB1LPENR_I2C3LPEN_Msk
+#define RCC_APB1LPENR_PWRLPEN_Pos          (28U)
+#define RCC_APB1LPENR_PWRLPEN_Msk          (0x1UL << RCC_APB1LPENR_PWRLPEN_Pos) /*!< 0x10000000 */
+#define RCC_APB1LPENR_PWRLPEN              RCC_APB1LPENR_PWRLPEN_Msk
+
+/********************  Bit definition for RCC_APB2LPENR register  *************/
+#define RCC_APB2LPENR_TIM1LPEN_Pos         (0U)
+#define RCC_APB2LPENR_TIM1LPEN_Msk         (0x1UL << RCC_APB2LPENR_TIM1LPEN_Pos) /*!< 0x00000001 */
+#define RCC_APB2LPENR_TIM1LPEN             RCC_APB2LPENR_TIM1LPEN_Msk
+#define RCC_APB2LPENR_USART1LPEN_Pos       (4U)
+#define RCC_APB2LPENR_USART1LPEN_Msk       (0x1UL << RCC_APB2LPENR_USART1LPEN_Pos) /*!< 0x00000010 */
+#define RCC_APB2LPENR_USART1LPEN           RCC_APB2LPENR_USART1LPEN_Msk
+#define RCC_APB2LPENR_USART6LPEN_Pos       (5U)
+#define RCC_APB2LPENR_USART6LPEN_Msk       (0x1UL << RCC_APB2LPENR_USART6LPEN_Pos) /*!< 0x00000020 */
+#define RCC_APB2LPENR_USART6LPEN           RCC_APB2LPENR_USART6LPEN_Msk
+#define RCC_APB2LPENR_ADC1LPEN_Pos         (8U)
+#define RCC_APB2LPENR_ADC1LPEN_Msk         (0x1UL << RCC_APB2LPENR_ADC1LPEN_Pos) /*!< 0x00000100 */
+#define RCC_APB2LPENR_ADC1LPEN             RCC_APB2LPENR_ADC1LPEN_Msk
+#define RCC_APB2LPENR_SDIOLPEN_Pos         (11U)
+#define RCC_APB2LPENR_SDIOLPEN_Msk         (0x1UL << RCC_APB2LPENR_SDIOLPEN_Pos) /*!< 0x00000800 */
+#define RCC_APB2LPENR_SDIOLPEN             RCC_APB2LPENR_SDIOLPEN_Msk
+#define RCC_APB2LPENR_SPI1LPEN_Pos         (12U)
+#define RCC_APB2LPENR_SPI1LPEN_Msk         (0x1UL << RCC_APB2LPENR_SPI1LPEN_Pos) /*!< 0x00001000 */
+#define RCC_APB2LPENR_SPI1LPEN             RCC_APB2LPENR_SPI1LPEN_Msk
+#define RCC_APB2LPENR_SPI4LPEN_Pos         (13U)
+#define RCC_APB2LPENR_SPI4LPEN_Msk         (0x1UL << RCC_APB2LPENR_SPI4LPEN_Pos) /*!< 0x00002000 */
+#define RCC_APB2LPENR_SPI4LPEN             RCC_APB2LPENR_SPI4LPEN_Msk
+#define RCC_APB2LPENR_SYSCFGLPEN_Pos       (14U)
+#define RCC_APB2LPENR_SYSCFGLPEN_Msk       (0x1UL << RCC_APB2LPENR_SYSCFGLPEN_Pos) /*!< 0x00004000 */
+#define RCC_APB2LPENR_SYSCFGLPEN           RCC_APB2LPENR_SYSCFGLPEN_Msk
+#define RCC_APB2LPENR_TIM9LPEN_Pos         (16U)
+#define RCC_APB2LPENR_TIM9LPEN_Msk         (0x1UL << RCC_APB2LPENR_TIM9LPEN_Pos) /*!< 0x00010000 */
+#define RCC_APB2LPENR_TIM9LPEN             RCC_APB2LPENR_TIM9LPEN_Msk
+#define RCC_APB2LPENR_TIM10LPEN_Pos        (17U)
+#define RCC_APB2LPENR_TIM10LPEN_Msk        (0x1UL << RCC_APB2LPENR_TIM10LPEN_Pos) /*!< 0x00020000 */
+#define RCC_APB2LPENR_TIM10LPEN            RCC_APB2LPENR_TIM10LPEN_Msk
+#define RCC_APB2LPENR_TIM11LPEN_Pos        (18U)
+#define RCC_APB2LPENR_TIM11LPEN_Msk        (0x1UL << RCC_APB2LPENR_TIM11LPEN_Pos) /*!< 0x00040000 */
+#define RCC_APB2LPENR_TIM11LPEN            RCC_APB2LPENR_TIM11LPEN_Msk
+#define RCC_APB2LPENR_SPI5LPEN_Pos         (20U)
+#define RCC_APB2LPENR_SPI5LPEN_Msk         (0x1UL << RCC_APB2LPENR_SPI5LPEN_Pos) /*!< 0x00100000 */
+#define RCC_APB2LPENR_SPI5LPEN             RCC_APB2LPENR_SPI5LPEN_Msk
+
+/********************  Bit definition for RCC_BDCR register  ******************/
+#define RCC_BDCR_LSEON_Pos                 (0U)
+#define RCC_BDCR_LSEON_Msk                 (0x1UL << RCC_BDCR_LSEON_Pos)        /*!< 0x00000001 */
+#define RCC_BDCR_LSEON                     RCC_BDCR_LSEON_Msk
+#define RCC_BDCR_LSERDY_Pos                (1U)
+#define RCC_BDCR_LSERDY_Msk                (0x1UL << RCC_BDCR_LSERDY_Pos)       /*!< 0x00000002 */
+#define RCC_BDCR_LSERDY                    RCC_BDCR_LSERDY_Msk
+#define RCC_BDCR_LSEBYP_Pos                (2U)
+#define RCC_BDCR_LSEBYP_Msk                (0x1UL << RCC_BDCR_LSEBYP_Pos)       /*!< 0x00000004 */
+#define RCC_BDCR_LSEBYP                    RCC_BDCR_LSEBYP_Msk
+#define RCC_BDCR_LSEMOD_Pos                (3U)
+#define RCC_BDCR_LSEMOD_Msk                (0x1UL << RCC_BDCR_LSEMOD_Pos)       /*!< 0x00000008 */
+#define RCC_BDCR_LSEMOD                    RCC_BDCR_LSEMOD_Msk
+
+#define RCC_BDCR_RTCSEL_Pos                (8U)
+#define RCC_BDCR_RTCSEL_Msk                (0x3UL << RCC_BDCR_RTCSEL_Pos)       /*!< 0x00000300 */
+#define RCC_BDCR_RTCSEL                    RCC_BDCR_RTCSEL_Msk
+#define RCC_BDCR_RTCSEL_0                  (0x1UL << RCC_BDCR_RTCSEL_Pos)       /*!< 0x00000100 */
+#define RCC_BDCR_RTCSEL_1                  (0x2UL << RCC_BDCR_RTCSEL_Pos)       /*!< 0x00000200 */
+
+#define RCC_BDCR_RTCEN_Pos                 (15U)
+#define RCC_BDCR_RTCEN_Msk                 (0x1UL << RCC_BDCR_RTCEN_Pos)        /*!< 0x00008000 */
+#define RCC_BDCR_RTCEN                     RCC_BDCR_RTCEN_Msk
+#define RCC_BDCR_BDRST_Pos                 (16U)
+#define RCC_BDCR_BDRST_Msk                 (0x1UL << RCC_BDCR_BDRST_Pos)        /*!< 0x00010000 */
+#define RCC_BDCR_BDRST                     RCC_BDCR_BDRST_Msk
+
+/********************  Bit definition for RCC_CSR register  *******************/
+#define RCC_CSR_LSION_Pos                  (0U)
+#define RCC_CSR_LSION_Msk                  (0x1UL << RCC_CSR_LSION_Pos)         /*!< 0x00000001 */
+#define RCC_CSR_LSION                      RCC_CSR_LSION_Msk
+#define RCC_CSR_LSIRDY_Pos                 (1U)
+#define RCC_CSR_LSIRDY_Msk                 (0x1UL << RCC_CSR_LSIRDY_Pos)        /*!< 0x00000002 */
+#define RCC_CSR_LSIRDY                     RCC_CSR_LSIRDY_Msk
+#define RCC_CSR_RMVF_Pos                   (24U)
+#define RCC_CSR_RMVF_Msk                   (0x1UL << RCC_CSR_RMVF_Pos)          /*!< 0x01000000 */
+#define RCC_CSR_RMVF                       RCC_CSR_RMVF_Msk
+#define RCC_CSR_BORRSTF_Pos                (25U)
+#define RCC_CSR_BORRSTF_Msk                (0x1UL << RCC_CSR_BORRSTF_Pos)       /*!< 0x02000000 */
+#define RCC_CSR_BORRSTF                    RCC_CSR_BORRSTF_Msk
+#define RCC_CSR_PINRSTF_Pos                (26U)
+#define RCC_CSR_PINRSTF_Msk                (0x1UL << RCC_CSR_PINRSTF_Pos)       /*!< 0x04000000 */
+#define RCC_CSR_PINRSTF                    RCC_CSR_PINRSTF_Msk
+#define RCC_CSR_PORRSTF_Pos                (27U)
+#define RCC_CSR_PORRSTF_Msk                (0x1UL << RCC_CSR_PORRSTF_Pos)       /*!< 0x08000000 */
+#define RCC_CSR_PORRSTF                    RCC_CSR_PORRSTF_Msk
+#define RCC_CSR_SFTRSTF_Pos                (28U)
+#define RCC_CSR_SFTRSTF_Msk                (0x1UL << RCC_CSR_SFTRSTF_Pos)       /*!< 0x10000000 */
+#define RCC_CSR_SFTRSTF                    RCC_CSR_SFTRSTF_Msk
+#define RCC_CSR_IWDGRSTF_Pos               (29U)
+#define RCC_CSR_IWDGRSTF_Msk               (0x1UL << RCC_CSR_IWDGRSTF_Pos)      /*!< 0x20000000 */
+#define RCC_CSR_IWDGRSTF                   RCC_CSR_IWDGRSTF_Msk
+#define RCC_CSR_WWDGRSTF_Pos               (30U)
+#define RCC_CSR_WWDGRSTF_Msk               (0x1UL << RCC_CSR_WWDGRSTF_Pos)      /*!< 0x40000000 */
+#define RCC_CSR_WWDGRSTF                   RCC_CSR_WWDGRSTF_Msk
+#define RCC_CSR_LPWRRSTF_Pos               (31U)
+#define RCC_CSR_LPWRRSTF_Msk               (0x1UL << RCC_CSR_LPWRRSTF_Pos)      /*!< 0x80000000 */
+#define RCC_CSR_LPWRRSTF                   RCC_CSR_LPWRRSTF_Msk
+/* Legacy defines */
+#define RCC_CSR_PADRSTF                    RCC_CSR_PINRSTF
+#define RCC_CSR_WDGRSTF                    RCC_CSR_IWDGRSTF
+
+/********************  Bit definition for RCC_SSCGR register  *****************/
+#define RCC_SSCGR_MODPER_Pos               (0U)
+#define RCC_SSCGR_MODPER_Msk               (0x1FFFUL << RCC_SSCGR_MODPER_Pos)   /*!< 0x00001FFF */
+#define RCC_SSCGR_MODPER                   RCC_SSCGR_MODPER_Msk
+#define RCC_SSCGR_INCSTEP_Pos              (13U)
+#define RCC_SSCGR_INCSTEP_Msk              (0x7FFFUL << RCC_SSCGR_INCSTEP_Pos)  /*!< 0x0FFFE000 */
+#define RCC_SSCGR_INCSTEP                  RCC_SSCGR_INCSTEP_Msk
+#define RCC_SSCGR_SPREADSEL_Pos            (30U)
+#define RCC_SSCGR_SPREADSEL_Msk            (0x1UL << RCC_SSCGR_SPREADSEL_Pos)   /*!< 0x40000000 */
+#define RCC_SSCGR_SPREADSEL                RCC_SSCGR_SPREADSEL_Msk
+#define RCC_SSCGR_SSCGEN_Pos               (31U)
+#define RCC_SSCGR_SSCGEN_Msk               (0x1UL << RCC_SSCGR_SSCGEN_Pos)      /*!< 0x80000000 */
+#define RCC_SSCGR_SSCGEN                   RCC_SSCGR_SSCGEN_Msk
+
+/********************  Bit definition for RCC_PLLI2SCFGR register  ************/
+#define RCC_PLLI2SCFGR_PLLI2SM_Pos         (0U)
+#define RCC_PLLI2SCFGR_PLLI2SM_Msk         (0x3FUL << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x0000003F */
+#define RCC_PLLI2SCFGR_PLLI2SM             RCC_PLLI2SCFGR_PLLI2SM_Msk
+#define RCC_PLLI2SCFGR_PLLI2SM_0           (0x01UL << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x00000001 */
+#define RCC_PLLI2SCFGR_PLLI2SM_1           (0x02UL << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x00000002 */
+#define RCC_PLLI2SCFGR_PLLI2SM_2           (0x04UL << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x00000004 */
+#define RCC_PLLI2SCFGR_PLLI2SM_3           (0x08UL << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x00000008 */
+#define RCC_PLLI2SCFGR_PLLI2SM_4           (0x10UL << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x00000010 */
+#define RCC_PLLI2SCFGR_PLLI2SM_5           (0x20UL << RCC_PLLI2SCFGR_PLLI2SM_Pos) /*!< 0x00000020 */
+
+#define RCC_PLLI2SCFGR_PLLI2SN_Pos         (6U)
+#define RCC_PLLI2SCFGR_PLLI2SN_Msk         (0x1FFUL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00007FC0 */
+#define RCC_PLLI2SCFGR_PLLI2SN             RCC_PLLI2SCFGR_PLLI2SN_Msk
+#define RCC_PLLI2SCFGR_PLLI2SN_0           (0x001UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000040 */
+#define RCC_PLLI2SCFGR_PLLI2SN_1           (0x002UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000080 */
+#define RCC_PLLI2SCFGR_PLLI2SN_2           (0x004UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000100 */
+#define RCC_PLLI2SCFGR_PLLI2SN_3           (0x008UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000200 */
+#define RCC_PLLI2SCFGR_PLLI2SN_4           (0x010UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000400 */
+#define RCC_PLLI2SCFGR_PLLI2SN_5           (0x020UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00000800 */
+#define RCC_PLLI2SCFGR_PLLI2SN_6           (0x040UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00001000 */
+#define RCC_PLLI2SCFGR_PLLI2SN_7           (0x080UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00002000 */
+#define RCC_PLLI2SCFGR_PLLI2SN_8           (0x100UL << RCC_PLLI2SCFGR_PLLI2SN_Pos) /*!< 0x00004000 */
+
+#define RCC_PLLI2SCFGR_PLLI2SR_Pos         (28U)
+#define RCC_PLLI2SCFGR_PLLI2SR_Msk         (0x7UL << RCC_PLLI2SCFGR_PLLI2SR_Pos) /*!< 0x70000000 */
+#define RCC_PLLI2SCFGR_PLLI2SR             RCC_PLLI2SCFGR_PLLI2SR_Msk
+#define RCC_PLLI2SCFGR_PLLI2SR_0           (0x1UL << RCC_PLLI2SCFGR_PLLI2SR_Pos) /*!< 0x10000000 */
+#define RCC_PLLI2SCFGR_PLLI2SR_1           (0x2UL << RCC_PLLI2SCFGR_PLLI2SR_Pos) /*!< 0x20000000 */
+#define RCC_PLLI2SCFGR_PLLI2SR_2           (0x4UL << RCC_PLLI2SCFGR_PLLI2SR_Pos) /*!< 0x40000000 */
+
+/********************  Bit definition for RCC_DCKCFGR register  ***************/
+
+#define RCC_DCKCFGR_TIMPRE_Pos             (24U)
+#define RCC_DCKCFGR_TIMPRE_Msk             (0x1UL << RCC_DCKCFGR_TIMPRE_Pos)    /*!< 0x01000000 */
+#define RCC_DCKCFGR_TIMPRE                 RCC_DCKCFGR_TIMPRE_Msk
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                           Real-Time Clock (RTC)                            */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bits definition for RTC_TR register  *******************/
+#define RTC_TR_PM_Pos                 (22U)
+#define RTC_TR_PM_Msk                 (0x1UL << RTC_TR_PM_Pos)                  /*!< 0x00400000 */
+#define RTC_TR_PM                     RTC_TR_PM_Msk
+#define RTC_TR_HT_Pos                 (20U)
+#define RTC_TR_HT_Msk                 (0x3UL << RTC_TR_HT_Pos)                  /*!< 0x00300000 */
+#define RTC_TR_HT                     RTC_TR_HT_Msk
+#define RTC_TR_HT_0                   (0x1UL << RTC_TR_HT_Pos)                  /*!< 0x00100000 */
+#define RTC_TR_HT_1                   (0x2UL << RTC_TR_HT_Pos)                  /*!< 0x00200000 */
+#define RTC_TR_HU_Pos                 (16U)
+#define RTC_TR_HU_Msk                 (0xFUL << RTC_TR_HU_Pos)                  /*!< 0x000F0000 */
+#define RTC_TR_HU                     RTC_TR_HU_Msk
+#define RTC_TR_HU_0                   (0x1UL << RTC_TR_HU_Pos)                  /*!< 0x00010000 */
+#define RTC_TR_HU_1                   (0x2UL << RTC_TR_HU_Pos)                  /*!< 0x00020000 */
+#define RTC_TR_HU_2                   (0x4UL << RTC_TR_HU_Pos)                  /*!< 0x00040000 */
+#define RTC_TR_HU_3                   (0x8UL << RTC_TR_HU_Pos)                  /*!< 0x00080000 */
+#define RTC_TR_MNT_Pos                (12U)
+#define RTC_TR_MNT_Msk                (0x7UL << RTC_TR_MNT_Pos)                 /*!< 0x00007000 */
+#define RTC_TR_MNT                    RTC_TR_MNT_Msk
+#define RTC_TR_MNT_0                  (0x1UL << RTC_TR_MNT_Pos)                 /*!< 0x00001000 */
+#define RTC_TR_MNT_1                  (0x2UL << RTC_TR_MNT_Pos)                 /*!< 0x00002000 */
+#define RTC_TR_MNT_2                  (0x4UL << RTC_TR_MNT_Pos)                 /*!< 0x00004000 */
+#define RTC_TR_MNU_Pos                (8U)
+#define RTC_TR_MNU_Msk                (0xFUL << RTC_TR_MNU_Pos)                 /*!< 0x00000F00 */
+#define RTC_TR_MNU                    RTC_TR_MNU_Msk
+#define RTC_TR_MNU_0                  (0x1UL << RTC_TR_MNU_Pos)                 /*!< 0x00000100 */
+#define RTC_TR_MNU_1                  (0x2UL << RTC_TR_MNU_Pos)                 /*!< 0x00000200 */
+#define RTC_TR_MNU_2                  (0x4UL << RTC_TR_MNU_Pos)                 /*!< 0x00000400 */
+#define RTC_TR_MNU_3                  (0x8UL << RTC_TR_MNU_Pos)                 /*!< 0x00000800 */
+#define RTC_TR_ST_Pos                 (4U)
+#define RTC_TR_ST_Msk                 (0x7UL << RTC_TR_ST_Pos)                  /*!< 0x00000070 */
+#define RTC_TR_ST                     RTC_TR_ST_Msk
+#define RTC_TR_ST_0                   (0x1UL << RTC_TR_ST_Pos)                  /*!< 0x00000010 */
+#define RTC_TR_ST_1                   (0x2UL << RTC_TR_ST_Pos)                  /*!< 0x00000020 */
+#define RTC_TR_ST_2                   (0x4UL << RTC_TR_ST_Pos)                  /*!< 0x00000040 */
+#define RTC_TR_SU_Pos                 (0U)
+#define RTC_TR_SU_Msk                 (0xFUL << RTC_TR_SU_Pos)                  /*!< 0x0000000F */
+#define RTC_TR_SU                     RTC_TR_SU_Msk
+#define RTC_TR_SU_0                   (0x1UL << RTC_TR_SU_Pos)                  /*!< 0x00000001 */
+#define RTC_TR_SU_1                   (0x2UL << RTC_TR_SU_Pos)                  /*!< 0x00000002 */
+#define RTC_TR_SU_2                   (0x4UL << RTC_TR_SU_Pos)                  /*!< 0x00000004 */
+#define RTC_TR_SU_3                   (0x8UL << RTC_TR_SU_Pos)                  /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_DR register  *******************/
+#define RTC_DR_YT_Pos                 (20U)
+#define RTC_DR_YT_Msk                 (0xFUL << RTC_DR_YT_Pos)                  /*!< 0x00F00000 */
+#define RTC_DR_YT                     RTC_DR_YT_Msk
+#define RTC_DR_YT_0                   (0x1UL << RTC_DR_YT_Pos)                  /*!< 0x00100000 */
+#define RTC_DR_YT_1                   (0x2UL << RTC_DR_YT_Pos)                  /*!< 0x00200000 */
+#define RTC_DR_YT_2                   (0x4UL << RTC_DR_YT_Pos)                  /*!< 0x00400000 */
+#define RTC_DR_YT_3                   (0x8UL << RTC_DR_YT_Pos)                  /*!< 0x00800000 */
+#define RTC_DR_YU_Pos                 (16U)
+#define RTC_DR_YU_Msk                 (0xFUL << RTC_DR_YU_Pos)                  /*!< 0x000F0000 */
+#define RTC_DR_YU                     RTC_DR_YU_Msk
+#define RTC_DR_YU_0                   (0x1UL << RTC_DR_YU_Pos)                  /*!< 0x00010000 */
+#define RTC_DR_YU_1                   (0x2UL << RTC_DR_YU_Pos)                  /*!< 0x00020000 */
+#define RTC_DR_YU_2                   (0x4UL << RTC_DR_YU_Pos)                  /*!< 0x00040000 */
+#define RTC_DR_YU_3                   (0x8UL << RTC_DR_YU_Pos)                  /*!< 0x00080000 */
+#define RTC_DR_WDU_Pos                (13U)
+#define RTC_DR_WDU_Msk                (0x7UL << RTC_DR_WDU_Pos)                 /*!< 0x0000E000 */
+#define RTC_DR_WDU                    RTC_DR_WDU_Msk
+#define RTC_DR_WDU_0                  (0x1UL << RTC_DR_WDU_Pos)                 /*!< 0x00002000 */
+#define RTC_DR_WDU_1                  (0x2UL << RTC_DR_WDU_Pos)                 /*!< 0x00004000 */
+#define RTC_DR_WDU_2                  (0x4UL << RTC_DR_WDU_Pos)                 /*!< 0x00008000 */
+#define RTC_DR_MT_Pos                 (12U)
+#define RTC_DR_MT_Msk                 (0x1UL << RTC_DR_MT_Pos)                  /*!< 0x00001000 */
+#define RTC_DR_MT                     RTC_DR_MT_Msk
+#define RTC_DR_MU_Pos                 (8U)
+#define RTC_DR_MU_Msk                 (0xFUL << RTC_DR_MU_Pos)                  /*!< 0x00000F00 */
+#define RTC_DR_MU                     RTC_DR_MU_Msk
+#define RTC_DR_MU_0                   (0x1UL << RTC_DR_MU_Pos)                  /*!< 0x00000100 */
+#define RTC_DR_MU_1                   (0x2UL << RTC_DR_MU_Pos)                  /*!< 0x00000200 */
+#define RTC_DR_MU_2                   (0x4UL << RTC_DR_MU_Pos)                  /*!< 0x00000400 */
+#define RTC_DR_MU_3                   (0x8UL << RTC_DR_MU_Pos)                  /*!< 0x00000800 */
+#define RTC_DR_DT_Pos                 (4U)
+#define RTC_DR_DT_Msk                 (0x3UL << RTC_DR_DT_Pos)                  /*!< 0x00000030 */
+#define RTC_DR_DT                     RTC_DR_DT_Msk
+#define RTC_DR_DT_0                   (0x1UL << RTC_DR_DT_Pos)                  /*!< 0x00000010 */
+#define RTC_DR_DT_1                   (0x2UL << RTC_DR_DT_Pos)                  /*!< 0x00000020 */
+#define RTC_DR_DU_Pos                 (0U)
+#define RTC_DR_DU_Msk                 (0xFUL << RTC_DR_DU_Pos)                  /*!< 0x0000000F */
+#define RTC_DR_DU                     RTC_DR_DU_Msk
+#define RTC_DR_DU_0                   (0x1UL << RTC_DR_DU_Pos)                  /*!< 0x00000001 */
+#define RTC_DR_DU_1                   (0x2UL << RTC_DR_DU_Pos)                  /*!< 0x00000002 */
+#define RTC_DR_DU_2                   (0x4UL << RTC_DR_DU_Pos)                  /*!< 0x00000004 */
+#define RTC_DR_DU_3                   (0x8UL << RTC_DR_DU_Pos)                  /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_CR register  *******************/
+#define RTC_CR_COE_Pos                (23U)
+#define RTC_CR_COE_Msk                (0x1UL << RTC_CR_COE_Pos)                 /*!< 0x00800000 */
+#define RTC_CR_COE                    RTC_CR_COE_Msk
+#define RTC_CR_OSEL_Pos               (21U)
+#define RTC_CR_OSEL_Msk               (0x3UL << RTC_CR_OSEL_Pos)                /*!< 0x00600000 */
+#define RTC_CR_OSEL                   RTC_CR_OSEL_Msk
+#define RTC_CR_OSEL_0                 (0x1UL << RTC_CR_OSEL_Pos)                /*!< 0x00200000 */
+#define RTC_CR_OSEL_1                 (0x2UL << RTC_CR_OSEL_Pos)                /*!< 0x00400000 */
+#define RTC_CR_POL_Pos                (20U)
+#define RTC_CR_POL_Msk                (0x1UL << RTC_CR_POL_Pos)                 /*!< 0x00100000 */
+#define RTC_CR_POL                    RTC_CR_POL_Msk
+#define RTC_CR_COSEL_Pos              (19U)
+#define RTC_CR_COSEL_Msk              (0x1UL << RTC_CR_COSEL_Pos)               /*!< 0x00080000 */
+#define RTC_CR_COSEL                  RTC_CR_COSEL_Msk
+#define RTC_CR_BKP_Pos                 (18U)
+#define RTC_CR_BKP_Msk                 (0x1UL << RTC_CR_BKP_Pos)                /*!< 0x00040000 */
+#define RTC_CR_BKP                     RTC_CR_BKP_Msk
+#define RTC_CR_SUB1H_Pos              (17U)
+#define RTC_CR_SUB1H_Msk              (0x1UL << RTC_CR_SUB1H_Pos)               /*!< 0x00020000 */
+#define RTC_CR_SUB1H                  RTC_CR_SUB1H_Msk
+#define RTC_CR_ADD1H_Pos              (16U)
+#define RTC_CR_ADD1H_Msk              (0x1UL << RTC_CR_ADD1H_Pos)               /*!< 0x00010000 */
+#define RTC_CR_ADD1H                  RTC_CR_ADD1H_Msk
+#define RTC_CR_TSIE_Pos               (15U)
+#define RTC_CR_TSIE_Msk               (0x1UL << RTC_CR_TSIE_Pos)                /*!< 0x00008000 */
+#define RTC_CR_TSIE                   RTC_CR_TSIE_Msk
+#define RTC_CR_WUTIE_Pos              (14U)
+#define RTC_CR_WUTIE_Msk              (0x1UL << RTC_CR_WUTIE_Pos)               /*!< 0x00004000 */
+#define RTC_CR_WUTIE                  RTC_CR_WUTIE_Msk
+#define RTC_CR_ALRBIE_Pos             (13U)
+#define RTC_CR_ALRBIE_Msk             (0x1UL << RTC_CR_ALRBIE_Pos)              /*!< 0x00002000 */
+#define RTC_CR_ALRBIE                 RTC_CR_ALRBIE_Msk
+#define RTC_CR_ALRAIE_Pos             (12U)
+#define RTC_CR_ALRAIE_Msk             (0x1UL << RTC_CR_ALRAIE_Pos)              /*!< 0x00001000 */
+#define RTC_CR_ALRAIE                 RTC_CR_ALRAIE_Msk
+#define RTC_CR_TSE_Pos                (11U)
+#define RTC_CR_TSE_Msk                (0x1UL << RTC_CR_TSE_Pos)                 /*!< 0x00000800 */
+#define RTC_CR_TSE                    RTC_CR_TSE_Msk
+#define RTC_CR_WUTE_Pos               (10U)
+#define RTC_CR_WUTE_Msk               (0x1UL << RTC_CR_WUTE_Pos)                /*!< 0x00000400 */
+#define RTC_CR_WUTE                   RTC_CR_WUTE_Msk
+#define RTC_CR_ALRBE_Pos              (9U)
+#define RTC_CR_ALRBE_Msk              (0x1UL << RTC_CR_ALRBE_Pos)               /*!< 0x00000200 */
+#define RTC_CR_ALRBE                  RTC_CR_ALRBE_Msk
+#define RTC_CR_ALRAE_Pos              (8U)
+#define RTC_CR_ALRAE_Msk              (0x1UL << RTC_CR_ALRAE_Pos)               /*!< 0x00000100 */
+#define RTC_CR_ALRAE                  RTC_CR_ALRAE_Msk
+#define RTC_CR_DCE_Pos                (7U)
+#define RTC_CR_DCE_Msk                (0x1UL << RTC_CR_DCE_Pos)                 /*!< 0x00000080 */
+#define RTC_CR_DCE                    RTC_CR_DCE_Msk
+#define RTC_CR_FMT_Pos                (6U)
+#define RTC_CR_FMT_Msk                (0x1UL << RTC_CR_FMT_Pos)                 /*!< 0x00000040 */
+#define RTC_CR_FMT                    RTC_CR_FMT_Msk
+#define RTC_CR_BYPSHAD_Pos            (5U)
+#define RTC_CR_BYPSHAD_Msk            (0x1UL << RTC_CR_BYPSHAD_Pos)             /*!< 0x00000020 */
+#define RTC_CR_BYPSHAD                RTC_CR_BYPSHAD_Msk
+#define RTC_CR_REFCKON_Pos            (4U)
+#define RTC_CR_REFCKON_Msk            (0x1UL << RTC_CR_REFCKON_Pos)             /*!< 0x00000010 */
+#define RTC_CR_REFCKON                RTC_CR_REFCKON_Msk
+#define RTC_CR_TSEDGE_Pos             (3U)
+#define RTC_CR_TSEDGE_Msk             (0x1UL << RTC_CR_TSEDGE_Pos)              /*!< 0x00000008 */
+#define RTC_CR_TSEDGE                 RTC_CR_TSEDGE_Msk
+#define RTC_CR_WUCKSEL_Pos            (0U)
+#define RTC_CR_WUCKSEL_Msk            (0x7UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000007 */
+#define RTC_CR_WUCKSEL                RTC_CR_WUCKSEL_Msk
+#define RTC_CR_WUCKSEL_0              (0x1UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000001 */
+#define RTC_CR_WUCKSEL_1              (0x2UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000002 */
+#define RTC_CR_WUCKSEL_2              (0x4UL << RTC_CR_WUCKSEL_Pos)             /*!< 0x00000004 */
+
+/* Legacy defines */
+#define RTC_CR_BCK                     RTC_CR_BKP
+
+/********************  Bits definition for RTC_ISR register  ******************/
+#define RTC_ISR_RECALPF_Pos           (16U)
+#define RTC_ISR_RECALPF_Msk           (0x1UL << RTC_ISR_RECALPF_Pos)            /*!< 0x00010000 */
+#define RTC_ISR_RECALPF               RTC_ISR_RECALPF_Msk
+#define RTC_ISR_TAMP1F_Pos            (13U)
+#define RTC_ISR_TAMP1F_Msk            (0x1UL << RTC_ISR_TAMP1F_Pos)             /*!< 0x00002000 */
+#define RTC_ISR_TAMP1F                RTC_ISR_TAMP1F_Msk
+#define RTC_ISR_TAMP2F_Pos            (14U)
+#define RTC_ISR_TAMP2F_Msk            (0x1UL << RTC_ISR_TAMP2F_Pos)             /*!< 0x00004000 */
+#define RTC_ISR_TAMP2F                RTC_ISR_TAMP2F_Msk
+#define RTC_ISR_TSOVF_Pos             (12U)
+#define RTC_ISR_TSOVF_Msk             (0x1UL << RTC_ISR_TSOVF_Pos)              /*!< 0x00001000 */
+#define RTC_ISR_TSOVF                 RTC_ISR_TSOVF_Msk
+#define RTC_ISR_TSF_Pos               (11U)
+#define RTC_ISR_TSF_Msk               (0x1UL << RTC_ISR_TSF_Pos)                /*!< 0x00000800 */
+#define RTC_ISR_TSF                   RTC_ISR_TSF_Msk
+#define RTC_ISR_WUTF_Pos              (10U)
+#define RTC_ISR_WUTF_Msk              (0x1UL << RTC_ISR_WUTF_Pos)               /*!< 0x00000400 */
+#define RTC_ISR_WUTF                  RTC_ISR_WUTF_Msk
+#define RTC_ISR_ALRBF_Pos             (9U)
+#define RTC_ISR_ALRBF_Msk             (0x1UL << RTC_ISR_ALRBF_Pos)              /*!< 0x00000200 */
+#define RTC_ISR_ALRBF                 RTC_ISR_ALRBF_Msk
+#define RTC_ISR_ALRAF_Pos             (8U)
+#define RTC_ISR_ALRAF_Msk             (0x1UL << RTC_ISR_ALRAF_Pos)              /*!< 0x00000100 */
+#define RTC_ISR_ALRAF                 RTC_ISR_ALRAF_Msk
+#define RTC_ISR_INIT_Pos              (7U)
+#define RTC_ISR_INIT_Msk              (0x1UL << RTC_ISR_INIT_Pos)               /*!< 0x00000080 */
+#define RTC_ISR_INIT                  RTC_ISR_INIT_Msk
+#define RTC_ISR_INITF_Pos             (6U)
+#define RTC_ISR_INITF_Msk             (0x1UL << RTC_ISR_INITF_Pos)              /*!< 0x00000040 */
+#define RTC_ISR_INITF                 RTC_ISR_INITF_Msk
+#define RTC_ISR_RSF_Pos               (5U)
+#define RTC_ISR_RSF_Msk               (0x1UL << RTC_ISR_RSF_Pos)                /*!< 0x00000020 */
+#define RTC_ISR_RSF                   RTC_ISR_RSF_Msk
+#define RTC_ISR_INITS_Pos             (4U)
+#define RTC_ISR_INITS_Msk             (0x1UL << RTC_ISR_INITS_Pos)              /*!< 0x00000010 */
+#define RTC_ISR_INITS                 RTC_ISR_INITS_Msk
+#define RTC_ISR_SHPF_Pos              (3U)
+#define RTC_ISR_SHPF_Msk              (0x1UL << RTC_ISR_SHPF_Pos)               /*!< 0x00000008 */
+#define RTC_ISR_SHPF                  RTC_ISR_SHPF_Msk
+#define RTC_ISR_WUTWF_Pos             (2U)
+#define RTC_ISR_WUTWF_Msk             (0x1UL << RTC_ISR_WUTWF_Pos)              /*!< 0x00000004 */
+#define RTC_ISR_WUTWF                 RTC_ISR_WUTWF_Msk
+#define RTC_ISR_ALRBWF_Pos            (1U)
+#define RTC_ISR_ALRBWF_Msk            (0x1UL << RTC_ISR_ALRBWF_Pos)             /*!< 0x00000002 */
+#define RTC_ISR_ALRBWF                RTC_ISR_ALRBWF_Msk
+#define RTC_ISR_ALRAWF_Pos            (0U)
+#define RTC_ISR_ALRAWF_Msk            (0x1UL << RTC_ISR_ALRAWF_Pos)             /*!< 0x00000001 */
+#define RTC_ISR_ALRAWF                RTC_ISR_ALRAWF_Msk
+
+/********************  Bits definition for RTC_PRER register  *****************/
+#define RTC_PRER_PREDIV_A_Pos         (16U)
+#define RTC_PRER_PREDIV_A_Msk         (0x7FUL << RTC_PRER_PREDIV_A_Pos)         /*!< 0x007F0000 */
+#define RTC_PRER_PREDIV_A             RTC_PRER_PREDIV_A_Msk
+#define RTC_PRER_PREDIV_S_Pos         (0U)
+#define RTC_PRER_PREDIV_S_Msk         (0x7FFFUL << RTC_PRER_PREDIV_S_Pos)       /*!< 0x00007FFF */
+#define RTC_PRER_PREDIV_S             RTC_PRER_PREDIV_S_Msk
+
+/********************  Bits definition for RTC_WUTR register  *****************/
+#define RTC_WUTR_WUT_Pos              (0U)
+#define RTC_WUTR_WUT_Msk              (0xFFFFUL << RTC_WUTR_WUT_Pos)            /*!< 0x0000FFFF */
+#define RTC_WUTR_WUT                  RTC_WUTR_WUT_Msk
+
+/********************  Bits definition for RTC_CALIBR register  ***************/
+#define RTC_CALIBR_DCS_Pos            (7U)
+#define RTC_CALIBR_DCS_Msk            (0x1UL << RTC_CALIBR_DCS_Pos)             /*!< 0x00000080 */
+#define RTC_CALIBR_DCS                RTC_CALIBR_DCS_Msk
+#define RTC_CALIBR_DC_Pos             (0U)
+#define RTC_CALIBR_DC_Msk             (0x1FUL << RTC_CALIBR_DC_Pos)             /*!< 0x0000001F */
+#define RTC_CALIBR_DC                 RTC_CALIBR_DC_Msk
+
+/********************  Bits definition for RTC_ALRMAR register  ***************/
+#define RTC_ALRMAR_MSK4_Pos           (31U)
+#define RTC_ALRMAR_MSK4_Msk           (0x1UL << RTC_ALRMAR_MSK4_Pos)            /*!< 0x80000000 */
+#define RTC_ALRMAR_MSK4               RTC_ALRMAR_MSK4_Msk
+#define RTC_ALRMAR_WDSEL_Pos          (30U)
+#define RTC_ALRMAR_WDSEL_Msk          (0x1UL << RTC_ALRMAR_WDSEL_Pos)           /*!< 0x40000000 */
+#define RTC_ALRMAR_WDSEL              RTC_ALRMAR_WDSEL_Msk
+#define RTC_ALRMAR_DT_Pos             (28U)
+#define RTC_ALRMAR_DT_Msk             (0x3UL << RTC_ALRMAR_DT_Pos)              /*!< 0x30000000 */
+#define RTC_ALRMAR_DT                 RTC_ALRMAR_DT_Msk
+#define RTC_ALRMAR_DT_0               (0x1UL << RTC_ALRMAR_DT_Pos)              /*!< 0x10000000 */
+#define RTC_ALRMAR_DT_1               (0x2UL << RTC_ALRMAR_DT_Pos)              /*!< 0x20000000 */
+#define RTC_ALRMAR_DU_Pos             (24U)
+#define RTC_ALRMAR_DU_Msk             (0xFUL << RTC_ALRMAR_DU_Pos)              /*!< 0x0F000000 */
+#define RTC_ALRMAR_DU                 RTC_ALRMAR_DU_Msk
+#define RTC_ALRMAR_DU_0               (0x1UL << RTC_ALRMAR_DU_Pos)              /*!< 0x01000000 */
+#define RTC_ALRMAR_DU_1               (0x2UL << RTC_ALRMAR_DU_Pos)              /*!< 0x02000000 */
+#define RTC_ALRMAR_DU_2               (0x4UL << RTC_ALRMAR_DU_Pos)              /*!< 0x04000000 */
+#define RTC_ALRMAR_DU_3               (0x8UL << RTC_ALRMAR_DU_Pos)              /*!< 0x08000000 */
+#define RTC_ALRMAR_MSK3_Pos           (23U)
+#define RTC_ALRMAR_MSK3_Msk           (0x1UL << RTC_ALRMAR_MSK3_Pos)            /*!< 0x00800000 */
+#define RTC_ALRMAR_MSK3               RTC_ALRMAR_MSK3_Msk
+#define RTC_ALRMAR_PM_Pos             (22U)
+#define RTC_ALRMAR_PM_Msk             (0x1UL << RTC_ALRMAR_PM_Pos)              /*!< 0x00400000 */
+#define RTC_ALRMAR_PM                 RTC_ALRMAR_PM_Msk
+#define RTC_ALRMAR_HT_Pos             (20U)
+#define RTC_ALRMAR_HT_Msk             (0x3UL << RTC_ALRMAR_HT_Pos)              /*!< 0x00300000 */
+#define RTC_ALRMAR_HT                 RTC_ALRMAR_HT_Msk
+#define RTC_ALRMAR_HT_0               (0x1UL << RTC_ALRMAR_HT_Pos)              /*!< 0x00100000 */
+#define RTC_ALRMAR_HT_1               (0x2UL << RTC_ALRMAR_HT_Pos)              /*!< 0x00200000 */
+#define RTC_ALRMAR_HU_Pos             (16U)
+#define RTC_ALRMAR_HU_Msk             (0xFUL << RTC_ALRMAR_HU_Pos)              /*!< 0x000F0000 */
+#define RTC_ALRMAR_HU                 RTC_ALRMAR_HU_Msk
+#define RTC_ALRMAR_HU_0               (0x1UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00010000 */
+#define RTC_ALRMAR_HU_1               (0x2UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00020000 */
+#define RTC_ALRMAR_HU_2               (0x4UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00040000 */
+#define RTC_ALRMAR_HU_3               (0x8UL << RTC_ALRMAR_HU_Pos)              /*!< 0x00080000 */
+#define RTC_ALRMAR_MSK2_Pos           (15U)
+#define RTC_ALRMAR_MSK2_Msk           (0x1UL << RTC_ALRMAR_MSK2_Pos)            /*!< 0x00008000 */
+#define RTC_ALRMAR_MSK2               RTC_ALRMAR_MSK2_Msk
+#define RTC_ALRMAR_MNT_Pos            (12U)
+#define RTC_ALRMAR_MNT_Msk            (0x7UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00007000 */
+#define RTC_ALRMAR_MNT                RTC_ALRMAR_MNT_Msk
+#define RTC_ALRMAR_MNT_0              (0x1UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00001000 */
+#define RTC_ALRMAR_MNT_1              (0x2UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00002000 */
+#define RTC_ALRMAR_MNT_2              (0x4UL << RTC_ALRMAR_MNT_Pos)             /*!< 0x00004000 */
+#define RTC_ALRMAR_MNU_Pos            (8U)
+#define RTC_ALRMAR_MNU_Msk            (0xFUL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000F00 */
+#define RTC_ALRMAR_MNU                RTC_ALRMAR_MNU_Msk
+#define RTC_ALRMAR_MNU_0              (0x1UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000100 */
+#define RTC_ALRMAR_MNU_1              (0x2UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000200 */
+#define RTC_ALRMAR_MNU_2              (0x4UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000400 */
+#define RTC_ALRMAR_MNU_3              (0x8UL << RTC_ALRMAR_MNU_Pos)             /*!< 0x00000800 */
+#define RTC_ALRMAR_MSK1_Pos           (7U)
+#define RTC_ALRMAR_MSK1_Msk           (0x1UL << RTC_ALRMAR_MSK1_Pos)            /*!< 0x00000080 */
+#define RTC_ALRMAR_MSK1               RTC_ALRMAR_MSK1_Msk
+#define RTC_ALRMAR_ST_Pos             (4U)
+#define RTC_ALRMAR_ST_Msk             (0x7UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000070 */
+#define RTC_ALRMAR_ST                 RTC_ALRMAR_ST_Msk
+#define RTC_ALRMAR_ST_0               (0x1UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000010 */
+#define RTC_ALRMAR_ST_1               (0x2UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000020 */
+#define RTC_ALRMAR_ST_2               (0x4UL << RTC_ALRMAR_ST_Pos)              /*!< 0x00000040 */
+#define RTC_ALRMAR_SU_Pos             (0U)
+#define RTC_ALRMAR_SU_Msk             (0xFUL << RTC_ALRMAR_SU_Pos)              /*!< 0x0000000F */
+#define RTC_ALRMAR_SU                 RTC_ALRMAR_SU_Msk
+#define RTC_ALRMAR_SU_0               (0x1UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000001 */
+#define RTC_ALRMAR_SU_1               (0x2UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000002 */
+#define RTC_ALRMAR_SU_2               (0x4UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000004 */
+#define RTC_ALRMAR_SU_3               (0x8UL << RTC_ALRMAR_SU_Pos)              /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_ALRMBR register  ***************/
+#define RTC_ALRMBR_MSK4_Pos           (31U)
+#define RTC_ALRMBR_MSK4_Msk           (0x1UL << RTC_ALRMBR_MSK4_Pos)            /*!< 0x80000000 */
+#define RTC_ALRMBR_MSK4               RTC_ALRMBR_MSK4_Msk
+#define RTC_ALRMBR_WDSEL_Pos          (30U)
+#define RTC_ALRMBR_WDSEL_Msk          (0x1UL << RTC_ALRMBR_WDSEL_Pos)           /*!< 0x40000000 */
+#define RTC_ALRMBR_WDSEL              RTC_ALRMBR_WDSEL_Msk
+#define RTC_ALRMBR_DT_Pos             (28U)
+#define RTC_ALRMBR_DT_Msk             (0x3UL << RTC_ALRMBR_DT_Pos)              /*!< 0x30000000 */
+#define RTC_ALRMBR_DT                 RTC_ALRMBR_DT_Msk
+#define RTC_ALRMBR_DT_0               (0x1UL << RTC_ALRMBR_DT_Pos)              /*!< 0x10000000 */
+#define RTC_ALRMBR_DT_1               (0x2UL << RTC_ALRMBR_DT_Pos)              /*!< 0x20000000 */
+#define RTC_ALRMBR_DU_Pos             (24U)
+#define RTC_ALRMBR_DU_Msk             (0xFUL << RTC_ALRMBR_DU_Pos)              /*!< 0x0F000000 */
+#define RTC_ALRMBR_DU                 RTC_ALRMBR_DU_Msk
+#define RTC_ALRMBR_DU_0               (0x1UL << RTC_ALRMBR_DU_Pos)              /*!< 0x01000000 */
+#define RTC_ALRMBR_DU_1               (0x2UL << RTC_ALRMBR_DU_Pos)              /*!< 0x02000000 */
+#define RTC_ALRMBR_DU_2               (0x4UL << RTC_ALRMBR_DU_Pos)              /*!< 0x04000000 */
+#define RTC_ALRMBR_DU_3               (0x8UL << RTC_ALRMBR_DU_Pos)              /*!< 0x08000000 */
+#define RTC_ALRMBR_MSK3_Pos           (23U)
+#define RTC_ALRMBR_MSK3_Msk           (0x1UL << RTC_ALRMBR_MSK3_Pos)            /*!< 0x00800000 */
+#define RTC_ALRMBR_MSK3               RTC_ALRMBR_MSK3_Msk
+#define RTC_ALRMBR_PM_Pos             (22U)
+#define RTC_ALRMBR_PM_Msk             (0x1UL << RTC_ALRMBR_PM_Pos)              /*!< 0x00400000 */
+#define RTC_ALRMBR_PM                 RTC_ALRMBR_PM_Msk
+#define RTC_ALRMBR_HT_Pos             (20U)
+#define RTC_ALRMBR_HT_Msk             (0x3UL << RTC_ALRMBR_HT_Pos)              /*!< 0x00300000 */
+#define RTC_ALRMBR_HT                 RTC_ALRMBR_HT_Msk
+#define RTC_ALRMBR_HT_0               (0x1UL << RTC_ALRMBR_HT_Pos)              /*!< 0x00100000 */
+#define RTC_ALRMBR_HT_1               (0x2UL << RTC_ALRMBR_HT_Pos)              /*!< 0x00200000 */
+#define RTC_ALRMBR_HU_Pos             (16U)
+#define RTC_ALRMBR_HU_Msk             (0xFUL << RTC_ALRMBR_HU_Pos)              /*!< 0x000F0000 */
+#define RTC_ALRMBR_HU                 RTC_ALRMBR_HU_Msk
+#define RTC_ALRMBR_HU_0               (0x1UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00010000 */
+#define RTC_ALRMBR_HU_1               (0x2UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00020000 */
+#define RTC_ALRMBR_HU_2               (0x4UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00040000 */
+#define RTC_ALRMBR_HU_3               (0x8UL << RTC_ALRMBR_HU_Pos)              /*!< 0x00080000 */
+#define RTC_ALRMBR_MSK2_Pos           (15U)
+#define RTC_ALRMBR_MSK2_Msk           (0x1UL << RTC_ALRMBR_MSK2_Pos)            /*!< 0x00008000 */
+#define RTC_ALRMBR_MSK2               RTC_ALRMBR_MSK2_Msk
+#define RTC_ALRMBR_MNT_Pos            (12U)
+#define RTC_ALRMBR_MNT_Msk            (0x7UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00007000 */
+#define RTC_ALRMBR_MNT                RTC_ALRMBR_MNT_Msk
+#define RTC_ALRMBR_MNT_0              (0x1UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00001000 */
+#define RTC_ALRMBR_MNT_1              (0x2UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00002000 */
+#define RTC_ALRMBR_MNT_2              (0x4UL << RTC_ALRMBR_MNT_Pos)             /*!< 0x00004000 */
+#define RTC_ALRMBR_MNU_Pos            (8U)
+#define RTC_ALRMBR_MNU_Msk            (0xFUL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000F00 */
+#define RTC_ALRMBR_MNU                RTC_ALRMBR_MNU_Msk
+#define RTC_ALRMBR_MNU_0              (0x1UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000100 */
+#define RTC_ALRMBR_MNU_1              (0x2UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000200 */
+#define RTC_ALRMBR_MNU_2              (0x4UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000400 */
+#define RTC_ALRMBR_MNU_3              (0x8UL << RTC_ALRMBR_MNU_Pos)             /*!< 0x00000800 */
+#define RTC_ALRMBR_MSK1_Pos           (7U)
+#define RTC_ALRMBR_MSK1_Msk           (0x1UL << RTC_ALRMBR_MSK1_Pos)            /*!< 0x00000080 */
+#define RTC_ALRMBR_MSK1               RTC_ALRMBR_MSK1_Msk
+#define RTC_ALRMBR_ST_Pos             (4U)
+#define RTC_ALRMBR_ST_Msk             (0x7UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000070 */
+#define RTC_ALRMBR_ST                 RTC_ALRMBR_ST_Msk
+#define RTC_ALRMBR_ST_0               (0x1UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000010 */
+#define RTC_ALRMBR_ST_1               (0x2UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000020 */
+#define RTC_ALRMBR_ST_2               (0x4UL << RTC_ALRMBR_ST_Pos)              /*!< 0x00000040 */
+#define RTC_ALRMBR_SU_Pos             (0U)
+#define RTC_ALRMBR_SU_Msk             (0xFUL << RTC_ALRMBR_SU_Pos)              /*!< 0x0000000F */
+#define RTC_ALRMBR_SU                 RTC_ALRMBR_SU_Msk
+#define RTC_ALRMBR_SU_0               (0x1UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000001 */
+#define RTC_ALRMBR_SU_1               (0x2UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000002 */
+#define RTC_ALRMBR_SU_2               (0x4UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000004 */
+#define RTC_ALRMBR_SU_3               (0x8UL << RTC_ALRMBR_SU_Pos)              /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_WPR register  ******************/
+#define RTC_WPR_KEY_Pos               (0U)
+#define RTC_WPR_KEY_Msk               (0xFFUL << RTC_WPR_KEY_Pos)               /*!< 0x000000FF */
+#define RTC_WPR_KEY                   RTC_WPR_KEY_Msk
+
+/********************  Bits definition for RTC_SSR register  ******************/
+#define RTC_SSR_SS_Pos                (0U)
+#define RTC_SSR_SS_Msk                (0xFFFFUL << RTC_SSR_SS_Pos)              /*!< 0x0000FFFF */
+#define RTC_SSR_SS                    RTC_SSR_SS_Msk
+
+/********************  Bits definition for RTC_SHIFTR register  ***************/
+#define RTC_SHIFTR_SUBFS_Pos          (0U)
+#define RTC_SHIFTR_SUBFS_Msk          (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos)        /*!< 0x00007FFF */
+#define RTC_SHIFTR_SUBFS              RTC_SHIFTR_SUBFS_Msk
+#define RTC_SHIFTR_ADD1S_Pos          (31U)
+#define RTC_SHIFTR_ADD1S_Msk          (0x1UL << RTC_SHIFTR_ADD1S_Pos)           /*!< 0x80000000 */
+#define RTC_SHIFTR_ADD1S              RTC_SHIFTR_ADD1S_Msk
+
+/********************  Bits definition for RTC_TSTR register  *****************/
+#define RTC_TSTR_PM_Pos               (22U)
+#define RTC_TSTR_PM_Msk               (0x1UL << RTC_TSTR_PM_Pos)                /*!< 0x00400000 */
+#define RTC_TSTR_PM                   RTC_TSTR_PM_Msk
+#define RTC_TSTR_HT_Pos               (20U)
+#define RTC_TSTR_HT_Msk               (0x3UL << RTC_TSTR_HT_Pos)                /*!< 0x00300000 */
+#define RTC_TSTR_HT                   RTC_TSTR_HT_Msk
+#define RTC_TSTR_HT_0                 (0x1UL << RTC_TSTR_HT_Pos)                /*!< 0x00100000 */
+#define RTC_TSTR_HT_1                 (0x2UL << RTC_TSTR_HT_Pos)                /*!< 0x00200000 */
+#define RTC_TSTR_HU_Pos               (16U)
+#define RTC_TSTR_HU_Msk               (0xFUL << RTC_TSTR_HU_Pos)                /*!< 0x000F0000 */
+#define RTC_TSTR_HU                   RTC_TSTR_HU_Msk
+#define RTC_TSTR_HU_0                 (0x1UL << RTC_TSTR_HU_Pos)                /*!< 0x00010000 */
+#define RTC_TSTR_HU_1                 (0x2UL << RTC_TSTR_HU_Pos)                /*!< 0x00020000 */
+#define RTC_TSTR_HU_2                 (0x4UL << RTC_TSTR_HU_Pos)                /*!< 0x00040000 */
+#define RTC_TSTR_HU_3                 (0x8UL << RTC_TSTR_HU_Pos)                /*!< 0x00080000 */
+#define RTC_TSTR_MNT_Pos              (12U)
+#define RTC_TSTR_MNT_Msk              (0x7UL << RTC_TSTR_MNT_Pos)               /*!< 0x00007000 */
+#define RTC_TSTR_MNT                  RTC_TSTR_MNT_Msk
+#define RTC_TSTR_MNT_0                (0x1UL << RTC_TSTR_MNT_Pos)               /*!< 0x00001000 */
+#define RTC_TSTR_MNT_1                (0x2UL << RTC_TSTR_MNT_Pos)               /*!< 0x00002000 */
+#define RTC_TSTR_MNT_2                (0x4UL << RTC_TSTR_MNT_Pos)               /*!< 0x00004000 */
+#define RTC_TSTR_MNU_Pos              (8U)
+#define RTC_TSTR_MNU_Msk              (0xFUL << RTC_TSTR_MNU_Pos)               /*!< 0x00000F00 */
+#define RTC_TSTR_MNU                  RTC_TSTR_MNU_Msk
+#define RTC_TSTR_MNU_0                (0x1UL << RTC_TSTR_MNU_Pos)               /*!< 0x00000100 */
+#define RTC_TSTR_MNU_1                (0x2UL << RTC_TSTR_MNU_Pos)               /*!< 0x00000200 */
+#define RTC_TSTR_MNU_2                (0x4UL << RTC_TSTR_MNU_Pos)               /*!< 0x00000400 */
+#define RTC_TSTR_MNU_3                (0x8UL << RTC_TSTR_MNU_Pos)               /*!< 0x00000800 */
+#define RTC_TSTR_ST_Pos               (4U)
+#define RTC_TSTR_ST_Msk               (0x7UL << RTC_TSTR_ST_Pos)                /*!< 0x00000070 */
+#define RTC_TSTR_ST                   RTC_TSTR_ST_Msk
+#define RTC_TSTR_ST_0                 (0x1UL << RTC_TSTR_ST_Pos)                /*!< 0x00000010 */
+#define RTC_TSTR_ST_1                 (0x2UL << RTC_TSTR_ST_Pos)                /*!< 0x00000020 */
+#define RTC_TSTR_ST_2                 (0x4UL << RTC_TSTR_ST_Pos)                /*!< 0x00000040 */
+#define RTC_TSTR_SU_Pos               (0U)
+#define RTC_TSTR_SU_Msk               (0xFUL << RTC_TSTR_SU_Pos)                /*!< 0x0000000F */
+#define RTC_TSTR_SU                   RTC_TSTR_SU_Msk
+#define RTC_TSTR_SU_0                 (0x1UL << RTC_TSTR_SU_Pos)                /*!< 0x00000001 */
+#define RTC_TSTR_SU_1                 (0x2UL << RTC_TSTR_SU_Pos)                /*!< 0x00000002 */
+#define RTC_TSTR_SU_2                 (0x4UL << RTC_TSTR_SU_Pos)                /*!< 0x00000004 */
+#define RTC_TSTR_SU_3                 (0x8UL << RTC_TSTR_SU_Pos)                /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_TSDR register  *****************/
+#define RTC_TSDR_WDU_Pos              (13U)
+#define RTC_TSDR_WDU_Msk              (0x7UL << RTC_TSDR_WDU_Pos)               /*!< 0x0000E000 */
+#define RTC_TSDR_WDU                  RTC_TSDR_WDU_Msk
+#define RTC_TSDR_WDU_0                (0x1UL << RTC_TSDR_WDU_Pos)               /*!< 0x00002000 */
+#define RTC_TSDR_WDU_1                (0x2UL << RTC_TSDR_WDU_Pos)               /*!< 0x00004000 */
+#define RTC_TSDR_WDU_2                (0x4UL << RTC_TSDR_WDU_Pos)               /*!< 0x00008000 */
+#define RTC_TSDR_MT_Pos               (12U)
+#define RTC_TSDR_MT_Msk               (0x1UL << RTC_TSDR_MT_Pos)                /*!< 0x00001000 */
+#define RTC_TSDR_MT                   RTC_TSDR_MT_Msk
+#define RTC_TSDR_MU_Pos               (8U)
+#define RTC_TSDR_MU_Msk               (0xFUL << RTC_TSDR_MU_Pos)                /*!< 0x00000F00 */
+#define RTC_TSDR_MU                   RTC_TSDR_MU_Msk
+#define RTC_TSDR_MU_0                 (0x1UL << RTC_TSDR_MU_Pos)                /*!< 0x00000100 */
+#define RTC_TSDR_MU_1                 (0x2UL << RTC_TSDR_MU_Pos)                /*!< 0x00000200 */
+#define RTC_TSDR_MU_2                 (0x4UL << RTC_TSDR_MU_Pos)                /*!< 0x00000400 */
+#define RTC_TSDR_MU_3                 (0x8UL << RTC_TSDR_MU_Pos)                /*!< 0x00000800 */
+#define RTC_TSDR_DT_Pos               (4U)
+#define RTC_TSDR_DT_Msk               (0x3UL << RTC_TSDR_DT_Pos)                /*!< 0x00000030 */
+#define RTC_TSDR_DT                   RTC_TSDR_DT_Msk
+#define RTC_TSDR_DT_0                 (0x1UL << RTC_TSDR_DT_Pos)                /*!< 0x00000010 */
+#define RTC_TSDR_DT_1                 (0x2UL << RTC_TSDR_DT_Pos)                /*!< 0x00000020 */
+#define RTC_TSDR_DU_Pos               (0U)
+#define RTC_TSDR_DU_Msk               (0xFUL << RTC_TSDR_DU_Pos)                /*!< 0x0000000F */
+#define RTC_TSDR_DU                   RTC_TSDR_DU_Msk
+#define RTC_TSDR_DU_0                 (0x1UL << RTC_TSDR_DU_Pos)                /*!< 0x00000001 */
+#define RTC_TSDR_DU_1                 (0x2UL << RTC_TSDR_DU_Pos)                /*!< 0x00000002 */
+#define RTC_TSDR_DU_2                 (0x4UL << RTC_TSDR_DU_Pos)                /*!< 0x00000004 */
+#define RTC_TSDR_DU_3                 (0x8UL << RTC_TSDR_DU_Pos)                /*!< 0x00000008 */
+
+/********************  Bits definition for RTC_TSSSR register  ****************/
+#define RTC_TSSSR_SS_Pos              (0U)
+#define RTC_TSSSR_SS_Msk              (0xFFFFUL << RTC_TSSSR_SS_Pos)            /*!< 0x0000FFFF */
+#define RTC_TSSSR_SS                  RTC_TSSSR_SS_Msk
+
+/********************  Bits definition for RTC_CAL register  *****************/
+#define RTC_CALR_CALP_Pos             (15U)
+#define RTC_CALR_CALP_Msk             (0x1UL << RTC_CALR_CALP_Pos)              /*!< 0x00008000 */
+#define RTC_CALR_CALP                 RTC_CALR_CALP_Msk
+#define RTC_CALR_CALW8_Pos            (14U)
+#define RTC_CALR_CALW8_Msk            (0x1UL << RTC_CALR_CALW8_Pos)             /*!< 0x00004000 */
+#define RTC_CALR_CALW8                RTC_CALR_CALW8_Msk
+#define RTC_CALR_CALW16_Pos           (13U)
+#define RTC_CALR_CALW16_Msk           (0x1UL << RTC_CALR_CALW16_Pos)            /*!< 0x00002000 */
+#define RTC_CALR_CALW16               RTC_CALR_CALW16_Msk
+#define RTC_CALR_CALM_Pos             (0U)
+#define RTC_CALR_CALM_Msk             (0x1FFUL << RTC_CALR_CALM_Pos)            /*!< 0x000001FF */
+#define RTC_CALR_CALM                 RTC_CALR_CALM_Msk
+#define RTC_CALR_CALM_0               (0x001UL << RTC_CALR_CALM_Pos)            /*!< 0x00000001 */
+#define RTC_CALR_CALM_1               (0x002UL << RTC_CALR_CALM_Pos)            /*!< 0x00000002 */
+#define RTC_CALR_CALM_2               (0x004UL << RTC_CALR_CALM_Pos)            /*!< 0x00000004 */
+#define RTC_CALR_CALM_3               (0x008UL << RTC_CALR_CALM_Pos)            /*!< 0x00000008 */
+#define RTC_CALR_CALM_4               (0x010UL << RTC_CALR_CALM_Pos)            /*!< 0x00000010 */
+#define RTC_CALR_CALM_5               (0x020UL << RTC_CALR_CALM_Pos)            /*!< 0x00000020 */
+#define RTC_CALR_CALM_6               (0x040UL << RTC_CALR_CALM_Pos)            /*!< 0x00000040 */
+#define RTC_CALR_CALM_7               (0x080UL << RTC_CALR_CALM_Pos)            /*!< 0x00000080 */
+#define RTC_CALR_CALM_8               (0x100UL << RTC_CALR_CALM_Pos)            /*!< 0x00000100 */
+
+/********************  Bits definition for RTC_TAFCR register  ****************/
+#define RTC_TAFCR_ALARMOUTTYPE_Pos    (18U)
+#define RTC_TAFCR_ALARMOUTTYPE_Msk    (0x1UL << RTC_TAFCR_ALARMOUTTYPE_Pos)     /*!< 0x00040000 */
+#define RTC_TAFCR_ALARMOUTTYPE        RTC_TAFCR_ALARMOUTTYPE_Msk
+#define RTC_TAFCR_TSINSEL_Pos         (17U)
+#define RTC_TAFCR_TSINSEL_Msk         (0x1UL << RTC_TAFCR_TSINSEL_Pos)          /*!< 0x00020000 */
+#define RTC_TAFCR_TSINSEL             RTC_TAFCR_TSINSEL_Msk
+#define RTC_TAFCR_TAMP1INSEL_Pos      (16U)
+#define RTC_TAFCR_TAMP1INSEL_Msk      (0x1UL << RTC_TAFCR_TAMP1INSEL_Pos)        /*!< 0x00010000 */
+#define RTC_TAFCR_TAMP1INSEL          RTC_TAFCR_TAMP1INSEL_Msk
+#define RTC_TAFCR_TAMPPUDIS_Pos       (15U)
+#define RTC_TAFCR_TAMPPUDIS_Msk       (0x1UL << RTC_TAFCR_TAMPPUDIS_Pos)        /*!< 0x00008000 */
+#define RTC_TAFCR_TAMPPUDIS           RTC_TAFCR_TAMPPUDIS_Msk
+#define RTC_TAFCR_TAMPPRCH_Pos        (13U)
+#define RTC_TAFCR_TAMPPRCH_Msk        (0x3UL << RTC_TAFCR_TAMPPRCH_Pos)         /*!< 0x00006000 */
+#define RTC_TAFCR_TAMPPRCH            RTC_TAFCR_TAMPPRCH_Msk
+#define RTC_TAFCR_TAMPPRCH_0          (0x1UL << RTC_TAFCR_TAMPPRCH_Pos)         /*!< 0x00002000 */
+#define RTC_TAFCR_TAMPPRCH_1          (0x2UL << RTC_TAFCR_TAMPPRCH_Pos)         /*!< 0x00004000 */
+#define RTC_TAFCR_TAMPFLT_Pos         (11U)
+#define RTC_TAFCR_TAMPFLT_Msk         (0x3UL << RTC_TAFCR_TAMPFLT_Pos)          /*!< 0x00001800 */
+#define RTC_TAFCR_TAMPFLT             RTC_TAFCR_TAMPFLT_Msk
+#define RTC_TAFCR_TAMPFLT_0           (0x1UL << RTC_TAFCR_TAMPFLT_Pos)          /*!< 0x00000800 */
+#define RTC_TAFCR_TAMPFLT_1           (0x2UL << RTC_TAFCR_TAMPFLT_Pos)          /*!< 0x00001000 */
+#define RTC_TAFCR_TAMPFREQ_Pos        (8U)
+#define RTC_TAFCR_TAMPFREQ_Msk        (0x7UL << RTC_TAFCR_TAMPFREQ_Pos)         /*!< 0x00000700 */
+#define RTC_TAFCR_TAMPFREQ            RTC_TAFCR_TAMPFREQ_Msk
+#define RTC_TAFCR_TAMPFREQ_0          (0x1UL << RTC_TAFCR_TAMPFREQ_Pos)         /*!< 0x00000100 */
+#define RTC_TAFCR_TAMPFREQ_1          (0x2UL << RTC_TAFCR_TAMPFREQ_Pos)         /*!< 0x00000200 */
+#define RTC_TAFCR_TAMPFREQ_2          (0x4UL << RTC_TAFCR_TAMPFREQ_Pos)         /*!< 0x00000400 */
+#define RTC_TAFCR_TAMPTS_Pos          (7U)
+#define RTC_TAFCR_TAMPTS_Msk          (0x1UL << RTC_TAFCR_TAMPTS_Pos)           /*!< 0x00000080 */
+#define RTC_TAFCR_TAMPTS              RTC_TAFCR_TAMPTS_Msk
+#define RTC_TAFCR_TAMP2TRG_Pos        (4U)
+#define RTC_TAFCR_TAMP2TRG_Msk        (0x1UL << RTC_TAFCR_TAMP2TRG_Pos)         /*!< 0x00000010 */
+#define RTC_TAFCR_TAMP2TRG            RTC_TAFCR_TAMP2TRG_Msk
+#define RTC_TAFCR_TAMP2E_Pos          (3U)
+#define RTC_TAFCR_TAMP2E_Msk          (0x1UL << RTC_TAFCR_TAMP2E_Pos)           /*!< 0x00000008 */
+#define RTC_TAFCR_TAMP2E              RTC_TAFCR_TAMP2E_Msk
+#define RTC_TAFCR_TAMPIE_Pos          (2U)
+#define RTC_TAFCR_TAMPIE_Msk          (0x1UL << RTC_TAFCR_TAMPIE_Pos)           /*!< 0x00000004 */
+#define RTC_TAFCR_TAMPIE              RTC_TAFCR_TAMPIE_Msk
+#define RTC_TAFCR_TAMP1TRG_Pos        (1U)
+#define RTC_TAFCR_TAMP1TRG_Msk        (0x1UL << RTC_TAFCR_TAMP1TRG_Pos)         /*!< 0x00000002 */
+#define RTC_TAFCR_TAMP1TRG            RTC_TAFCR_TAMP1TRG_Msk
+#define RTC_TAFCR_TAMP1E_Pos          (0U)
+#define RTC_TAFCR_TAMP1E_Msk          (0x1UL << RTC_TAFCR_TAMP1E_Pos)           /*!< 0x00000001 */
+#define RTC_TAFCR_TAMP1E              RTC_TAFCR_TAMP1E_Msk
+
+/* Legacy defines */
+#define RTC_TAFCR_TAMPINSEL           RTC_TAFCR_TAMP1INSEL
+
+/********************  Bits definition for RTC_ALRMASSR register  *************/
+#define RTC_ALRMASSR_MASKSS_Pos       (24U)
+#define RTC_ALRMASSR_MASKSS_Msk       (0xFUL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x0F000000 */
+#define RTC_ALRMASSR_MASKSS           RTC_ALRMASSR_MASKSS_Msk
+#define RTC_ALRMASSR_MASKSS_0         (0x1UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x01000000 */
+#define RTC_ALRMASSR_MASKSS_1         (0x2UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x02000000 */
+#define RTC_ALRMASSR_MASKSS_2         (0x4UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x04000000 */
+#define RTC_ALRMASSR_MASKSS_3         (0x8UL << RTC_ALRMASSR_MASKSS_Pos)        /*!< 0x08000000 */
+#define RTC_ALRMASSR_SS_Pos           (0U)
+#define RTC_ALRMASSR_SS_Msk           (0x7FFFUL << RTC_ALRMASSR_SS_Pos)         /*!< 0x00007FFF */
+#define RTC_ALRMASSR_SS               RTC_ALRMASSR_SS_Msk
+
+/********************  Bits definition for RTC_ALRMBSSR register  *************/
+#define RTC_ALRMBSSR_MASKSS_Pos       (24U)
+#define RTC_ALRMBSSR_MASKSS_Msk       (0xFUL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x0F000000 */
+#define RTC_ALRMBSSR_MASKSS           RTC_ALRMBSSR_MASKSS_Msk
+#define RTC_ALRMBSSR_MASKSS_0         (0x1UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x01000000 */
+#define RTC_ALRMBSSR_MASKSS_1         (0x2UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x02000000 */
+#define RTC_ALRMBSSR_MASKSS_2         (0x4UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x04000000 */
+#define RTC_ALRMBSSR_MASKSS_3         (0x8UL << RTC_ALRMBSSR_MASKSS_Pos)        /*!< 0x08000000 */
+#define RTC_ALRMBSSR_SS_Pos           (0U)
+#define RTC_ALRMBSSR_SS_Msk           (0x7FFFUL << RTC_ALRMBSSR_SS_Pos)         /*!< 0x00007FFF */
+#define RTC_ALRMBSSR_SS               RTC_ALRMBSSR_SS_Msk
+
+/********************  Bits definition for RTC_BKP0R register  ****************/
+#define RTC_BKP0R_Pos                 (0U)
+#define RTC_BKP0R_Msk                 (0xFFFFFFFFUL << RTC_BKP0R_Pos)           /*!< 0xFFFFFFFF */
+#define RTC_BKP0R                     RTC_BKP0R_Msk
+
+/********************  Bits definition for RTC_BKP1R register  ****************/
+#define RTC_BKP1R_Pos                 (0U)
+#define RTC_BKP1R_Msk                 (0xFFFFFFFFUL << RTC_BKP1R_Pos)           /*!< 0xFFFFFFFF */
+#define RTC_BKP1R                     RTC_BKP1R_Msk
+
+/********************  Bits definition for RTC_BKP2R register  ****************/
+#define RTC_BKP2R_Pos                 (0U)
+#define RTC_BKP2R_Msk                 (0xFFFFFFFFUL << RTC_BKP2R_Pos)           /*!< 0xFFFFFFFF */
+#define RTC_BKP2R                     RTC_BKP2R_Msk
+
+/********************  Bits definition for RTC_BKP3R register  ****************/
+#define RTC_BKP3R_Pos                 (0U)
+#define RTC_BKP3R_Msk                 (0xFFFFFFFFUL << RTC_BKP3R_Pos)           /*!< 0xFFFFFFFF */
+#define RTC_BKP3R                     RTC_BKP3R_Msk
+
+/********************  Bits definition for RTC_BKP4R register  ****************/
+#define RTC_BKP4R_Pos                 (0U)
+#define RTC_BKP4R_Msk                 (0xFFFFFFFFUL << RTC_BKP4R_Pos)           /*!< 0xFFFFFFFF */
+#define RTC_BKP4R                     RTC_BKP4R_Msk
+
+/********************  Bits definition for RTC_BKP5R register  ****************/
+#define RTC_BKP5R_Pos                 (0U)
+#define RTC_BKP5R_Msk                 (0xFFFFFFFFUL << RTC_BKP5R_Pos)           /*!< 0xFFFFFFFF */
+#define RTC_BKP5R                     RTC_BKP5R_Msk
+
+/********************  Bits definition for RTC_BKP6R register  ****************/
+#define RTC_BKP6R_Pos                 (0U)
+#define RTC_BKP6R_Msk                 (0xFFFFFFFFUL << RTC_BKP6R_Pos)           /*!< 0xFFFFFFFF */
+#define RTC_BKP6R                     RTC_BKP6R_Msk
+
+/********************  Bits definition for RTC_BKP7R register  ****************/
+#define RTC_BKP7R_Pos                 (0U)
+#define RTC_BKP7R_Msk                 (0xFFFFFFFFUL << RTC_BKP7R_Pos)           /*!< 0xFFFFFFFF */
+#define RTC_BKP7R                     RTC_BKP7R_Msk
+
+/********************  Bits definition for RTC_BKP8R register  ****************/
+#define RTC_BKP8R_Pos                 (0U)
+#define RTC_BKP8R_Msk                 (0xFFFFFFFFUL << RTC_BKP8R_Pos)           /*!< 0xFFFFFFFF */
+#define RTC_BKP8R                     RTC_BKP8R_Msk
+
+/********************  Bits definition for RTC_BKP9R register  ****************/
+#define RTC_BKP9R_Pos                 (0U)
+#define RTC_BKP9R_Msk                 (0xFFFFFFFFUL << RTC_BKP9R_Pos)           /*!< 0xFFFFFFFF */
+#define RTC_BKP9R                     RTC_BKP9R_Msk
+
+/********************  Bits definition for RTC_BKP10R register  ***************/
+#define RTC_BKP10R_Pos                (0U)
+#define RTC_BKP10R_Msk                (0xFFFFFFFFUL << RTC_BKP10R_Pos)          /*!< 0xFFFFFFFF */
+#define RTC_BKP10R                    RTC_BKP10R_Msk
+
+/********************  Bits definition for RTC_BKP11R register  ***************/
+#define RTC_BKP11R_Pos                (0U)
+#define RTC_BKP11R_Msk                (0xFFFFFFFFUL << RTC_BKP11R_Pos)          /*!< 0xFFFFFFFF */
+#define RTC_BKP11R                    RTC_BKP11R_Msk
+
+/********************  Bits definition for RTC_BKP12R register  ***************/
+#define RTC_BKP12R_Pos                (0U)
+#define RTC_BKP12R_Msk                (0xFFFFFFFFUL << RTC_BKP12R_Pos)          /*!< 0xFFFFFFFF */
+#define RTC_BKP12R                    RTC_BKP12R_Msk
+
+/********************  Bits definition for RTC_BKP13R register  ***************/
+#define RTC_BKP13R_Pos                (0U)
+#define RTC_BKP13R_Msk                (0xFFFFFFFFUL << RTC_BKP13R_Pos)          /*!< 0xFFFFFFFF */
+#define RTC_BKP13R                    RTC_BKP13R_Msk
+
+/********************  Bits definition for RTC_BKP14R register  ***************/
+#define RTC_BKP14R_Pos                (0U)
+#define RTC_BKP14R_Msk                (0xFFFFFFFFUL << RTC_BKP14R_Pos)          /*!< 0xFFFFFFFF */
+#define RTC_BKP14R                    RTC_BKP14R_Msk
+
+/********************  Bits definition for RTC_BKP15R register  ***************/
+#define RTC_BKP15R_Pos                (0U)
+#define RTC_BKP15R_Msk                (0xFFFFFFFFUL << RTC_BKP15R_Pos)          /*!< 0xFFFFFFFF */
+#define RTC_BKP15R                    RTC_BKP15R_Msk
+
+/********************  Bits definition for RTC_BKP16R register  ***************/
+#define RTC_BKP16R_Pos                (0U)
+#define RTC_BKP16R_Msk                (0xFFFFFFFFUL << RTC_BKP16R_Pos)          /*!< 0xFFFFFFFF */
+#define RTC_BKP16R                    RTC_BKP16R_Msk
+
+/********************  Bits definition for RTC_BKP17R register  ***************/
+#define RTC_BKP17R_Pos                (0U)
+#define RTC_BKP17R_Msk                (0xFFFFFFFFUL << RTC_BKP17R_Pos)          /*!< 0xFFFFFFFF */
+#define RTC_BKP17R                    RTC_BKP17R_Msk
+
+/********************  Bits definition for RTC_BKP18R register  ***************/
+#define RTC_BKP18R_Pos                (0U)
+#define RTC_BKP18R_Msk                (0xFFFFFFFFUL << RTC_BKP18R_Pos)          /*!< 0xFFFFFFFF */
+#define RTC_BKP18R                    RTC_BKP18R_Msk
+
+/********************  Bits definition for RTC_BKP19R register  ***************/
+#define RTC_BKP19R_Pos                (0U)
+#define RTC_BKP19R_Msk                (0xFFFFFFFFUL << RTC_BKP19R_Pos)          /*!< 0xFFFFFFFF */
+#define RTC_BKP19R                    RTC_BKP19R_Msk
+
+/******************** Number of backup registers ******************************/
+#define RTC_BKP_NUMBER                       0x000000014U
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                          SD host Interface                                 */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bit definition for SDIO_POWER register  ******************/
+#define SDIO_POWER_PWRCTRL_Pos         (0U)
+#define SDIO_POWER_PWRCTRL_Msk         (0x3UL << SDIO_POWER_PWRCTRL_Pos)        /*!< 0x00000003 */
+#define SDIO_POWER_PWRCTRL             SDIO_POWER_PWRCTRL_Msk                  /*!<PWRCTRL[1:0] bits (Power supply control bits) */
+#define SDIO_POWER_PWRCTRL_0           (0x1UL << SDIO_POWER_PWRCTRL_Pos)        /*!< 0x01 */
+#define SDIO_POWER_PWRCTRL_1           (0x2UL << SDIO_POWER_PWRCTRL_Pos)        /*!< 0x02 */
+
+/******************  Bit definition for SDIO_CLKCR register  ******************/
+#define SDIO_CLKCR_CLKDIV_Pos          (0U)
+#define SDIO_CLKCR_CLKDIV_Msk          (0xFFUL << SDIO_CLKCR_CLKDIV_Pos)        /*!< 0x000000FF */
+#define SDIO_CLKCR_CLKDIV              SDIO_CLKCR_CLKDIV_Msk                   /*!<Clock divide factor             */
+#define SDIO_CLKCR_CLKEN_Pos           (8U)
+#define SDIO_CLKCR_CLKEN_Msk           (0x1UL << SDIO_CLKCR_CLKEN_Pos)          /*!< 0x00000100 */
+#define SDIO_CLKCR_CLKEN               SDIO_CLKCR_CLKEN_Msk                    /*!<Clock enable bit                */
+#define SDIO_CLKCR_PWRSAV_Pos          (9U)
+#define SDIO_CLKCR_PWRSAV_Msk          (0x1UL << SDIO_CLKCR_PWRSAV_Pos)         /*!< 0x00000200 */
+#define SDIO_CLKCR_PWRSAV              SDIO_CLKCR_PWRSAV_Msk                   /*!<Power saving configuration bit  */
+#define SDIO_CLKCR_BYPASS_Pos          (10U)
+#define SDIO_CLKCR_BYPASS_Msk          (0x1UL << SDIO_CLKCR_BYPASS_Pos)         /*!< 0x00000400 */
+#define SDIO_CLKCR_BYPASS              SDIO_CLKCR_BYPASS_Msk                   /*!<Clock divider bypass enable bit */
+
+#define SDIO_CLKCR_WIDBUS_Pos          (11U)
+#define SDIO_CLKCR_WIDBUS_Msk          (0x3UL << SDIO_CLKCR_WIDBUS_Pos)         /*!< 0x00001800 */
+#define SDIO_CLKCR_WIDBUS              SDIO_CLKCR_WIDBUS_Msk                   /*!<WIDBUS[1:0] bits (Wide bus mode enable bit) */
+#define SDIO_CLKCR_WIDBUS_0            (0x1UL << SDIO_CLKCR_WIDBUS_Pos)         /*!< 0x0800 */
+#define SDIO_CLKCR_WIDBUS_1            (0x2UL << SDIO_CLKCR_WIDBUS_Pos)         /*!< 0x1000 */
+
+#define SDIO_CLKCR_NEGEDGE_Pos         (13U)
+#define SDIO_CLKCR_NEGEDGE_Msk         (0x1UL << SDIO_CLKCR_NEGEDGE_Pos)        /*!< 0x00002000 */
+#define SDIO_CLKCR_NEGEDGE             SDIO_CLKCR_NEGEDGE_Msk                  /*!<SDIO_CK dephasing selection bit */
+#define SDIO_CLKCR_HWFC_EN_Pos         (14U)
+#define SDIO_CLKCR_HWFC_EN_Msk         (0x1UL << SDIO_CLKCR_HWFC_EN_Pos)        /*!< 0x00004000 */
+#define SDIO_CLKCR_HWFC_EN             SDIO_CLKCR_HWFC_EN_Msk                  /*!<HW Flow Control enable          */
+
+/*******************  Bit definition for SDIO_ARG register  *******************/
+#define SDIO_ARG_CMDARG_Pos            (0U)
+#define SDIO_ARG_CMDARG_Msk            (0xFFFFFFFFUL << SDIO_ARG_CMDARG_Pos)    /*!< 0xFFFFFFFF */
+#define SDIO_ARG_CMDARG                SDIO_ARG_CMDARG_Msk                     /*!<Command argument */
+
+/*******************  Bit definition for SDIO_CMD register  *******************/
+#define SDIO_CMD_CMDINDEX_Pos          (0U)
+#define SDIO_CMD_CMDINDEX_Msk          (0x3FUL << SDIO_CMD_CMDINDEX_Pos)        /*!< 0x0000003F */
+#define SDIO_CMD_CMDINDEX              SDIO_CMD_CMDINDEX_Msk                   /*!<Command Index                               */
+
+#define SDIO_CMD_WAITRESP_Pos          (6U)
+#define SDIO_CMD_WAITRESP_Msk          (0x3UL << SDIO_CMD_WAITRESP_Pos)         /*!< 0x000000C0 */
+#define SDIO_CMD_WAITRESP              SDIO_CMD_WAITRESP_Msk                   /*!<WAITRESP[1:0] bits (Wait for response bits) */
+#define SDIO_CMD_WAITRESP_0            (0x1UL << SDIO_CMD_WAITRESP_Pos)         /*!< 0x0040 */
+#define SDIO_CMD_WAITRESP_1            (0x2UL << SDIO_CMD_WAITRESP_Pos)         /*!< 0x0080 */
+
+#define SDIO_CMD_WAITINT_Pos           (8U)
+#define SDIO_CMD_WAITINT_Msk           (0x1UL << SDIO_CMD_WAITINT_Pos)          /*!< 0x00000100 */
+#define SDIO_CMD_WAITINT               SDIO_CMD_WAITINT_Msk                    /*!<CPSM Waits for Interrupt Request                               */
+#define SDIO_CMD_WAITPEND_Pos          (9U)
+#define SDIO_CMD_WAITPEND_Msk          (0x1UL << SDIO_CMD_WAITPEND_Pos)         /*!< 0x00000200 */
+#define SDIO_CMD_WAITPEND              SDIO_CMD_WAITPEND_Msk                   /*!<CPSM Waits for ends of data transfer (CmdPend internal signal) */
+#define SDIO_CMD_CPSMEN_Pos            (10U)
+#define SDIO_CMD_CPSMEN_Msk            (0x1UL << SDIO_CMD_CPSMEN_Pos)           /*!< 0x00000400 */
+#define SDIO_CMD_CPSMEN                SDIO_CMD_CPSMEN_Msk                     /*!<Command path state machine (CPSM) Enable bit                   */
+#define SDIO_CMD_SDIOSUSPEND_Pos       (11U)
+#define SDIO_CMD_SDIOSUSPEND_Msk       (0x1UL << SDIO_CMD_SDIOSUSPEND_Pos)      /*!< 0x00000800 */
+#define SDIO_CMD_SDIOSUSPEND           SDIO_CMD_SDIOSUSPEND_Msk                /*!<SD I/O suspend command                                         */
+#define SDIO_CMD_ENCMDCOMPL_Pos        (12U)
+#define SDIO_CMD_ENCMDCOMPL_Msk        (0x1UL << SDIO_CMD_ENCMDCOMPL_Pos)       /*!< 0x00001000 */
+#define SDIO_CMD_ENCMDCOMPL            SDIO_CMD_ENCMDCOMPL_Msk                 /*!<Enable CMD completion                                          */
+#define SDIO_CMD_NIEN_Pos              (13U)
+#define SDIO_CMD_NIEN_Msk              (0x1UL << SDIO_CMD_NIEN_Pos)             /*!< 0x00002000 */
+#define SDIO_CMD_NIEN                  SDIO_CMD_NIEN_Msk                       /*!<Not Interrupt Enable                                           */
+#define SDIO_CMD_CEATACMD_Pos          (14U)
+#define SDIO_CMD_CEATACMD_Msk          (0x1UL << SDIO_CMD_CEATACMD_Pos)         /*!< 0x00004000 */
+#define SDIO_CMD_CEATACMD              SDIO_CMD_CEATACMD_Msk                   /*!<CE-ATA command                                                 */
+
+/*****************  Bit definition for SDIO_RESPCMD register  *****************/
+#define SDIO_RESPCMD_RESPCMD_Pos       (0U)
+#define SDIO_RESPCMD_RESPCMD_Msk       (0x3FUL << SDIO_RESPCMD_RESPCMD_Pos)     /*!< 0x0000003F */
+#define SDIO_RESPCMD_RESPCMD           SDIO_RESPCMD_RESPCMD_Msk                /*!<Response command index */
+
+/******************  Bit definition for SDIO_RESP0 register  ******************/
+#define SDIO_RESP0_CARDSTATUS0_Pos     (0U)
+#define SDIO_RESP0_CARDSTATUS0_Msk     (0xFFFFFFFFUL << SDIO_RESP0_CARDSTATUS0_Pos) /*!< 0xFFFFFFFF */
+#define SDIO_RESP0_CARDSTATUS0         SDIO_RESP0_CARDSTATUS0_Msk              /*!<Card Status */
+
+/******************  Bit definition for SDIO_RESP1 register  ******************/
+#define SDIO_RESP1_CARDSTATUS1_Pos     (0U)
+#define SDIO_RESP1_CARDSTATUS1_Msk     (0xFFFFFFFFUL << SDIO_RESP1_CARDSTATUS1_Pos) /*!< 0xFFFFFFFF */
+#define SDIO_RESP1_CARDSTATUS1         SDIO_RESP1_CARDSTATUS1_Msk              /*!<Card Status */
+
+/******************  Bit definition for SDIO_RESP2 register  ******************/
+#define SDIO_RESP2_CARDSTATUS2_Pos     (0U)
+#define SDIO_RESP2_CARDSTATUS2_Msk     (0xFFFFFFFFUL << SDIO_RESP2_CARDSTATUS2_Pos) /*!< 0xFFFFFFFF */
+#define SDIO_RESP2_CARDSTATUS2         SDIO_RESP2_CARDSTATUS2_Msk              /*!<Card Status */
+
+/******************  Bit definition for SDIO_RESP3 register  ******************/
+#define SDIO_RESP3_CARDSTATUS3_Pos     (0U)
+#define SDIO_RESP3_CARDSTATUS3_Msk     (0xFFFFFFFFUL << SDIO_RESP3_CARDSTATUS3_Pos) /*!< 0xFFFFFFFF */
+#define SDIO_RESP3_CARDSTATUS3         SDIO_RESP3_CARDSTATUS3_Msk              /*!<Card Status */
+
+/******************  Bit definition for SDIO_RESP4 register  ******************/
+#define SDIO_RESP4_CARDSTATUS4_Pos     (0U)
+#define SDIO_RESP4_CARDSTATUS4_Msk     (0xFFFFFFFFUL << SDIO_RESP4_CARDSTATUS4_Pos) /*!< 0xFFFFFFFF */
+#define SDIO_RESP4_CARDSTATUS4         SDIO_RESP4_CARDSTATUS4_Msk              /*!<Card Status */
+
+/******************  Bit definition for SDIO_DTIMER register  *****************/
+#define SDIO_DTIMER_DATATIME_Pos       (0U)
+#define SDIO_DTIMER_DATATIME_Msk       (0xFFFFFFFFUL << SDIO_DTIMER_DATATIME_Pos) /*!< 0xFFFFFFFF */
+#define SDIO_DTIMER_DATATIME           SDIO_DTIMER_DATATIME_Msk                /*!<Data timeout period. */
+
+/******************  Bit definition for SDIO_DLEN register  *******************/
+#define SDIO_DLEN_DATALENGTH_Pos       (0U)
+#define SDIO_DLEN_DATALENGTH_Msk       (0x1FFFFFFUL << SDIO_DLEN_DATALENGTH_Pos) /*!< 0x01FFFFFF */
+#define SDIO_DLEN_DATALENGTH           SDIO_DLEN_DATALENGTH_Msk                /*!<Data length value    */
+
+/******************  Bit definition for SDIO_DCTRL register  ******************/
+#define SDIO_DCTRL_DTEN_Pos            (0U)
+#define SDIO_DCTRL_DTEN_Msk            (0x1UL << SDIO_DCTRL_DTEN_Pos)           /*!< 0x00000001 */
+#define SDIO_DCTRL_DTEN                SDIO_DCTRL_DTEN_Msk                     /*!<Data transfer enabled bit         */
+#define SDIO_DCTRL_DTDIR_Pos           (1U)
+#define SDIO_DCTRL_DTDIR_Msk           (0x1UL << SDIO_DCTRL_DTDIR_Pos)          /*!< 0x00000002 */
+#define SDIO_DCTRL_DTDIR               SDIO_DCTRL_DTDIR_Msk                    /*!<Data transfer direction selection */
+#define SDIO_DCTRL_DTMODE_Pos          (2U)
+#define SDIO_DCTRL_DTMODE_Msk          (0x1UL << SDIO_DCTRL_DTMODE_Pos)         /*!< 0x00000004 */
+#define SDIO_DCTRL_DTMODE              SDIO_DCTRL_DTMODE_Msk                   /*!<Data transfer mode selection      */
+#define SDIO_DCTRL_DMAEN_Pos           (3U)
+#define SDIO_DCTRL_DMAEN_Msk           (0x1UL << SDIO_DCTRL_DMAEN_Pos)          /*!< 0x00000008 */
+#define SDIO_DCTRL_DMAEN               SDIO_DCTRL_DMAEN_Msk                    /*!<DMA enabled bit                   */
+
+#define SDIO_DCTRL_DBLOCKSIZE_Pos      (4U)
+#define SDIO_DCTRL_DBLOCKSIZE_Msk      (0xFUL << SDIO_DCTRL_DBLOCKSIZE_Pos)     /*!< 0x000000F0 */
+#define SDIO_DCTRL_DBLOCKSIZE          SDIO_DCTRL_DBLOCKSIZE_Msk               /*!<DBLOCKSIZE[3:0] bits (Data block size) */
+#define SDIO_DCTRL_DBLOCKSIZE_0        (0x1UL << SDIO_DCTRL_DBLOCKSIZE_Pos)     /*!< 0x0010 */
+#define SDIO_DCTRL_DBLOCKSIZE_1        (0x2UL << SDIO_DCTRL_DBLOCKSIZE_Pos)     /*!< 0x0020 */
+#define SDIO_DCTRL_DBLOCKSIZE_2        (0x4UL << SDIO_DCTRL_DBLOCKSIZE_Pos)     /*!< 0x0040 */
+#define SDIO_DCTRL_DBLOCKSIZE_3        (0x8UL << SDIO_DCTRL_DBLOCKSIZE_Pos)     /*!< 0x0080 */
+
+#define SDIO_DCTRL_RWSTART_Pos         (8U)
+#define SDIO_DCTRL_RWSTART_Msk         (0x1UL << SDIO_DCTRL_RWSTART_Pos)        /*!< 0x00000100 */
+#define SDIO_DCTRL_RWSTART             SDIO_DCTRL_RWSTART_Msk                  /*!<Read wait start         */
+#define SDIO_DCTRL_RWSTOP_Pos          (9U)
+#define SDIO_DCTRL_RWSTOP_Msk          (0x1UL << SDIO_DCTRL_RWSTOP_Pos)         /*!< 0x00000200 */
+#define SDIO_DCTRL_RWSTOP              SDIO_DCTRL_RWSTOP_Msk                   /*!<Read wait stop          */
+#define SDIO_DCTRL_RWMOD_Pos           (10U)
+#define SDIO_DCTRL_RWMOD_Msk           (0x1UL << SDIO_DCTRL_RWMOD_Pos)          /*!< 0x00000400 */
+#define SDIO_DCTRL_RWMOD               SDIO_DCTRL_RWMOD_Msk                    /*!<Read wait mode          */
+#define SDIO_DCTRL_SDIOEN_Pos          (11U)
+#define SDIO_DCTRL_SDIOEN_Msk          (0x1UL << SDIO_DCTRL_SDIOEN_Pos)         /*!< 0x00000800 */
+#define SDIO_DCTRL_SDIOEN              SDIO_DCTRL_SDIOEN_Msk                   /*!<SD I/O enable functions */
+
+/******************  Bit definition for SDIO_DCOUNT register  *****************/
+#define SDIO_DCOUNT_DATACOUNT_Pos      (0U)
+#define SDIO_DCOUNT_DATACOUNT_Msk      (0x1FFFFFFUL << SDIO_DCOUNT_DATACOUNT_Pos) /*!< 0x01FFFFFF */
+#define SDIO_DCOUNT_DATACOUNT          SDIO_DCOUNT_DATACOUNT_Msk               /*!<Data count value */
+
+/******************  Bit definition for SDIO_STA register  ********************/
+#define SDIO_STA_CCRCFAIL_Pos          (0U)
+#define SDIO_STA_CCRCFAIL_Msk          (0x1UL << SDIO_STA_CCRCFAIL_Pos)         /*!< 0x00000001 */
+#define SDIO_STA_CCRCFAIL              SDIO_STA_CCRCFAIL_Msk                   /*!<Command response received (CRC check failed)  */
+#define SDIO_STA_DCRCFAIL_Pos          (1U)
+#define SDIO_STA_DCRCFAIL_Msk          (0x1UL << SDIO_STA_DCRCFAIL_Pos)         /*!< 0x00000002 */
+#define SDIO_STA_DCRCFAIL              SDIO_STA_DCRCFAIL_Msk                   /*!<Data block sent/received (CRC check failed)   */
+#define SDIO_STA_CTIMEOUT_Pos          (2U)
+#define SDIO_STA_CTIMEOUT_Msk          (0x1UL << SDIO_STA_CTIMEOUT_Pos)         /*!< 0x00000004 */
+#define SDIO_STA_CTIMEOUT              SDIO_STA_CTIMEOUT_Msk                   /*!<Command response timeout                      */
+#define SDIO_STA_DTIMEOUT_Pos          (3U)
+#define SDIO_STA_DTIMEOUT_Msk          (0x1UL << SDIO_STA_DTIMEOUT_Pos)         /*!< 0x00000008 */
+#define SDIO_STA_DTIMEOUT              SDIO_STA_DTIMEOUT_Msk                   /*!<Data timeout                                  */
+#define SDIO_STA_TXUNDERR_Pos          (4U)
+#define SDIO_STA_TXUNDERR_Msk          (0x1UL << SDIO_STA_TXUNDERR_Pos)         /*!< 0x00000010 */
+#define SDIO_STA_TXUNDERR              SDIO_STA_TXUNDERR_Msk                   /*!<Transmit FIFO underrun error                  */
+#define SDIO_STA_RXOVERR_Pos           (5U)
+#define SDIO_STA_RXOVERR_Msk           (0x1UL << SDIO_STA_RXOVERR_Pos)          /*!< 0x00000020 */
+#define SDIO_STA_RXOVERR               SDIO_STA_RXOVERR_Msk                    /*!<Received FIFO overrun error                   */
+#define SDIO_STA_CMDREND_Pos           (6U)
+#define SDIO_STA_CMDREND_Msk           (0x1UL << SDIO_STA_CMDREND_Pos)          /*!< 0x00000040 */
+#define SDIO_STA_CMDREND               SDIO_STA_CMDREND_Msk                    /*!<Command response received (CRC check passed)  */
+#define SDIO_STA_CMDSENT_Pos           (7U)
+#define SDIO_STA_CMDSENT_Msk           (0x1UL << SDIO_STA_CMDSENT_Pos)          /*!< 0x00000080 */
+#define SDIO_STA_CMDSENT               SDIO_STA_CMDSENT_Msk                    /*!<Command sent (no response required)           */
+#define SDIO_STA_DATAEND_Pos           (8U)
+#define SDIO_STA_DATAEND_Msk           (0x1UL << SDIO_STA_DATAEND_Pos)          /*!< 0x00000100 */
+#define SDIO_STA_DATAEND               SDIO_STA_DATAEND_Msk                    /*!<Data end (data counter, SDIDCOUNT, is zero)   */
+#define SDIO_STA_STBITERR_Pos          (9U)
+#define SDIO_STA_STBITERR_Msk          (0x1UL << SDIO_STA_STBITERR_Pos)         /*!< 0x00000200 */
+#define SDIO_STA_STBITERR              SDIO_STA_STBITERR_Msk                   /*!<Start bit not detected on all data signals in wide bus mode */
+#define SDIO_STA_DBCKEND_Pos           (10U)
+#define SDIO_STA_DBCKEND_Msk           (0x1UL << SDIO_STA_DBCKEND_Pos)          /*!< 0x00000400 */
+#define SDIO_STA_DBCKEND               SDIO_STA_DBCKEND_Msk                    /*!<Data block sent/received (CRC check passed)   */
+#define SDIO_STA_CMDACT_Pos            (11U)
+#define SDIO_STA_CMDACT_Msk            (0x1UL << SDIO_STA_CMDACT_Pos)           /*!< 0x00000800 */
+#define SDIO_STA_CMDACT                SDIO_STA_CMDACT_Msk                     /*!<Command transfer in progress                  */
+#define SDIO_STA_TXACT_Pos             (12U)
+#define SDIO_STA_TXACT_Msk             (0x1UL << SDIO_STA_TXACT_Pos)            /*!< 0x00001000 */
+#define SDIO_STA_TXACT                 SDIO_STA_TXACT_Msk                      /*!<Data transmit in progress                     */
+#define SDIO_STA_RXACT_Pos             (13U)
+#define SDIO_STA_RXACT_Msk             (0x1UL << SDIO_STA_RXACT_Pos)            /*!< 0x00002000 */
+#define SDIO_STA_RXACT                 SDIO_STA_RXACT_Msk                      /*!<Data receive in progress                      */
+#define SDIO_STA_TXFIFOHE_Pos          (14U)
+#define SDIO_STA_TXFIFOHE_Msk          (0x1UL << SDIO_STA_TXFIFOHE_Pos)         /*!< 0x00004000 */
+#define SDIO_STA_TXFIFOHE              SDIO_STA_TXFIFOHE_Msk                   /*!<Transmit FIFO Half Empty: at least 8 words can be written into the FIFO */
+#define SDIO_STA_RXFIFOHF_Pos          (15U)
+#define SDIO_STA_RXFIFOHF_Msk          (0x1UL << SDIO_STA_RXFIFOHF_Pos)         /*!< 0x00008000 */
+#define SDIO_STA_RXFIFOHF              SDIO_STA_RXFIFOHF_Msk                   /*!<Receive FIFO Half Full: there are at least 8 words in the FIFO */
+#define SDIO_STA_TXFIFOF_Pos           (16U)
+#define SDIO_STA_TXFIFOF_Msk           (0x1UL << SDIO_STA_TXFIFOF_Pos)          /*!< 0x00010000 */
+#define SDIO_STA_TXFIFOF               SDIO_STA_TXFIFOF_Msk                    /*!<Transmit FIFO full                            */
+#define SDIO_STA_RXFIFOF_Pos           (17U)
+#define SDIO_STA_RXFIFOF_Msk           (0x1UL << SDIO_STA_RXFIFOF_Pos)          /*!< 0x00020000 */
+#define SDIO_STA_RXFIFOF               SDIO_STA_RXFIFOF_Msk                    /*!<Receive FIFO full                             */
+#define SDIO_STA_TXFIFOE_Pos           (18U)
+#define SDIO_STA_TXFIFOE_Msk           (0x1UL << SDIO_STA_TXFIFOE_Pos)          /*!< 0x00040000 */
+#define SDIO_STA_TXFIFOE               SDIO_STA_TXFIFOE_Msk                    /*!<Transmit FIFO empty                           */
+#define SDIO_STA_RXFIFOE_Pos           (19U)
+#define SDIO_STA_RXFIFOE_Msk           (0x1UL << SDIO_STA_RXFIFOE_Pos)          /*!< 0x00080000 */
+#define SDIO_STA_RXFIFOE               SDIO_STA_RXFIFOE_Msk                    /*!<Receive FIFO empty                            */
+#define SDIO_STA_TXDAVL_Pos            (20U)
+#define SDIO_STA_TXDAVL_Msk            (0x1UL << SDIO_STA_TXDAVL_Pos)           /*!< 0x00100000 */
+#define SDIO_STA_TXDAVL                SDIO_STA_TXDAVL_Msk                     /*!<Data available in transmit FIFO               */
+#define SDIO_STA_RXDAVL_Pos            (21U)
+#define SDIO_STA_RXDAVL_Msk            (0x1UL << SDIO_STA_RXDAVL_Pos)           /*!< 0x00200000 */
+#define SDIO_STA_RXDAVL                SDIO_STA_RXDAVL_Msk                     /*!<Data available in receive FIFO                */
+#define SDIO_STA_SDIOIT_Pos            (22U)
+#define SDIO_STA_SDIOIT_Msk            (0x1UL << SDIO_STA_SDIOIT_Pos)           /*!< 0x00400000 */
+#define SDIO_STA_SDIOIT                SDIO_STA_SDIOIT_Msk                     /*!<SDIO interrupt received                       */
+#define SDIO_STA_CEATAEND_Pos          (23U)
+#define SDIO_STA_CEATAEND_Msk          (0x1UL << SDIO_STA_CEATAEND_Pos)         /*!< 0x00800000 */
+#define SDIO_STA_CEATAEND              SDIO_STA_CEATAEND_Msk                   /*!<CE-ATA command completion signal received for CMD61 */
+
+/*******************  Bit definition for SDIO_ICR register  *******************/
+#define SDIO_ICR_CCRCFAILC_Pos         (0U)
+#define SDIO_ICR_CCRCFAILC_Msk         (0x1UL << SDIO_ICR_CCRCFAILC_Pos)        /*!< 0x00000001 */
+#define SDIO_ICR_CCRCFAILC             SDIO_ICR_CCRCFAILC_Msk                  /*!<CCRCFAIL flag clear bit */
+#define SDIO_ICR_DCRCFAILC_Pos         (1U)
+#define SDIO_ICR_DCRCFAILC_Msk         (0x1UL << SDIO_ICR_DCRCFAILC_Pos)        /*!< 0x00000002 */
+#define SDIO_ICR_DCRCFAILC             SDIO_ICR_DCRCFAILC_Msk                  /*!<DCRCFAIL flag clear bit */
+#define SDIO_ICR_CTIMEOUTC_Pos         (2U)
+#define SDIO_ICR_CTIMEOUTC_Msk         (0x1UL << SDIO_ICR_CTIMEOUTC_Pos)        /*!< 0x00000004 */
+#define SDIO_ICR_CTIMEOUTC             SDIO_ICR_CTIMEOUTC_Msk                  /*!<CTIMEOUT flag clear bit */
+#define SDIO_ICR_DTIMEOUTC_Pos         (3U)
+#define SDIO_ICR_DTIMEOUTC_Msk         (0x1UL << SDIO_ICR_DTIMEOUTC_Pos)        /*!< 0x00000008 */
+#define SDIO_ICR_DTIMEOUTC             SDIO_ICR_DTIMEOUTC_Msk                  /*!<DTIMEOUT flag clear bit */
+#define SDIO_ICR_TXUNDERRC_Pos         (4U)
+#define SDIO_ICR_TXUNDERRC_Msk         (0x1UL << SDIO_ICR_TXUNDERRC_Pos)        /*!< 0x00000010 */
+#define SDIO_ICR_TXUNDERRC             SDIO_ICR_TXUNDERRC_Msk                  /*!<TXUNDERR flag clear bit */
+#define SDIO_ICR_RXOVERRC_Pos          (5U)
+#define SDIO_ICR_RXOVERRC_Msk          (0x1UL << SDIO_ICR_RXOVERRC_Pos)         /*!< 0x00000020 */
+#define SDIO_ICR_RXOVERRC              SDIO_ICR_RXOVERRC_Msk                   /*!<RXOVERR flag clear bit  */
+#define SDIO_ICR_CMDRENDC_Pos          (6U)
+#define SDIO_ICR_CMDRENDC_Msk          (0x1UL << SDIO_ICR_CMDRENDC_Pos)         /*!< 0x00000040 */
+#define SDIO_ICR_CMDRENDC              SDIO_ICR_CMDRENDC_Msk                   /*!<CMDREND flag clear bit  */
+#define SDIO_ICR_CMDSENTC_Pos          (7U)
+#define SDIO_ICR_CMDSENTC_Msk          (0x1UL << SDIO_ICR_CMDSENTC_Pos)         /*!< 0x00000080 */
+#define SDIO_ICR_CMDSENTC              SDIO_ICR_CMDSENTC_Msk                   /*!<CMDSENT flag clear bit  */
+#define SDIO_ICR_DATAENDC_Pos          (8U)
+#define SDIO_ICR_DATAENDC_Msk          (0x1UL << SDIO_ICR_DATAENDC_Pos)         /*!< 0x00000100 */
+#define SDIO_ICR_DATAENDC              SDIO_ICR_DATAENDC_Msk                   /*!<DATAEND flag clear bit  */
+#define SDIO_ICR_STBITERRC_Pos         (9U)
+#define SDIO_ICR_STBITERRC_Msk         (0x1UL << SDIO_ICR_STBITERRC_Pos)        /*!< 0x00000200 */
+#define SDIO_ICR_STBITERRC             SDIO_ICR_STBITERRC_Msk                  /*!<STBITERR flag clear bit */
+#define SDIO_ICR_DBCKENDC_Pos          (10U)
+#define SDIO_ICR_DBCKENDC_Msk          (0x1UL << SDIO_ICR_DBCKENDC_Pos)         /*!< 0x00000400 */
+#define SDIO_ICR_DBCKENDC              SDIO_ICR_DBCKENDC_Msk                   /*!<DBCKEND flag clear bit  */
+#define SDIO_ICR_SDIOITC_Pos           (22U)
+#define SDIO_ICR_SDIOITC_Msk           (0x1UL << SDIO_ICR_SDIOITC_Pos)          /*!< 0x00400000 */
+#define SDIO_ICR_SDIOITC               SDIO_ICR_SDIOITC_Msk                    /*!<SDIOIT flag clear bit   */
+#define SDIO_ICR_CEATAENDC_Pos         (23U)
+#define SDIO_ICR_CEATAENDC_Msk         (0x1UL << SDIO_ICR_CEATAENDC_Pos)        /*!< 0x00800000 */
+#define SDIO_ICR_CEATAENDC             SDIO_ICR_CEATAENDC_Msk                  /*!<CEATAEND flag clear bit */
+
+/******************  Bit definition for SDIO_MASK register  *******************/
+#define SDIO_MASK_CCRCFAILIE_Pos       (0U)
+#define SDIO_MASK_CCRCFAILIE_Msk       (0x1UL << SDIO_MASK_CCRCFAILIE_Pos)      /*!< 0x00000001 */
+#define SDIO_MASK_CCRCFAILIE           SDIO_MASK_CCRCFAILIE_Msk                /*!<Command CRC Fail Interrupt Enable          */
+#define SDIO_MASK_DCRCFAILIE_Pos       (1U)
+#define SDIO_MASK_DCRCFAILIE_Msk       (0x1UL << SDIO_MASK_DCRCFAILIE_Pos)      /*!< 0x00000002 */
+#define SDIO_MASK_DCRCFAILIE           SDIO_MASK_DCRCFAILIE_Msk                /*!<Data CRC Fail Interrupt Enable             */
+#define SDIO_MASK_CTIMEOUTIE_Pos       (2U)
+#define SDIO_MASK_CTIMEOUTIE_Msk       (0x1UL << SDIO_MASK_CTIMEOUTIE_Pos)      /*!< 0x00000004 */
+#define SDIO_MASK_CTIMEOUTIE           SDIO_MASK_CTIMEOUTIE_Msk                /*!<Command TimeOut Interrupt Enable           */
+#define SDIO_MASK_DTIMEOUTIE_Pos       (3U)
+#define SDIO_MASK_DTIMEOUTIE_Msk       (0x1UL << SDIO_MASK_DTIMEOUTIE_Pos)      /*!< 0x00000008 */
+#define SDIO_MASK_DTIMEOUTIE           SDIO_MASK_DTIMEOUTIE_Msk                /*!<Data TimeOut Interrupt Enable              */
+#define SDIO_MASK_TXUNDERRIE_Pos       (4U)
+#define SDIO_MASK_TXUNDERRIE_Msk       (0x1UL << SDIO_MASK_TXUNDERRIE_Pos)      /*!< 0x00000010 */
+#define SDIO_MASK_TXUNDERRIE           SDIO_MASK_TXUNDERRIE_Msk                /*!<Tx FIFO UnderRun Error Interrupt Enable    */
+#define SDIO_MASK_RXOVERRIE_Pos        (5U)
+#define SDIO_MASK_RXOVERRIE_Msk        (0x1UL << SDIO_MASK_RXOVERRIE_Pos)       /*!< 0x00000020 */
+#define SDIO_MASK_RXOVERRIE            SDIO_MASK_RXOVERRIE_Msk                 /*!<Rx FIFO OverRun Error Interrupt Enable     */
+#define SDIO_MASK_CMDRENDIE_Pos        (6U)
+#define SDIO_MASK_CMDRENDIE_Msk        (0x1UL << SDIO_MASK_CMDRENDIE_Pos)       /*!< 0x00000040 */
+#define SDIO_MASK_CMDRENDIE            SDIO_MASK_CMDRENDIE_Msk                 /*!<Command Response Received Interrupt Enable */
+#define SDIO_MASK_CMDSENTIE_Pos        (7U)
+#define SDIO_MASK_CMDSENTIE_Msk        (0x1UL << SDIO_MASK_CMDSENTIE_Pos)       /*!< 0x00000080 */
+#define SDIO_MASK_CMDSENTIE            SDIO_MASK_CMDSENTIE_Msk                 /*!<Command Sent Interrupt Enable              */
+#define SDIO_MASK_DATAENDIE_Pos        (8U)
+#define SDIO_MASK_DATAENDIE_Msk        (0x1UL << SDIO_MASK_DATAENDIE_Pos)       /*!< 0x00000100 */
+#define SDIO_MASK_DATAENDIE            SDIO_MASK_DATAENDIE_Msk                 /*!<Data End Interrupt Enable                  */
+#define SDIO_MASK_STBITERRIE_Pos       (9U)
+#define SDIO_MASK_STBITERRIE_Msk       (0x1UL << SDIO_MASK_STBITERRIE_Pos)      /*!< 0x00000200 */
+#define SDIO_MASK_STBITERRIE           SDIO_MASK_STBITERRIE_Msk                /*!<Start Bit Error Interrupt Enable           */
+#define SDIO_MASK_DBCKENDIE_Pos        (10U)
+#define SDIO_MASK_DBCKENDIE_Msk        (0x1UL << SDIO_MASK_DBCKENDIE_Pos)       /*!< 0x00000400 */
+#define SDIO_MASK_DBCKENDIE            SDIO_MASK_DBCKENDIE_Msk                 /*!<Data Block End Interrupt Enable            */
+#define SDIO_MASK_CMDACTIE_Pos         (11U)
+#define SDIO_MASK_CMDACTIE_Msk         (0x1UL << SDIO_MASK_CMDACTIE_Pos)        /*!< 0x00000800 */
+#define SDIO_MASK_CMDACTIE             SDIO_MASK_CMDACTIE_Msk                  /*!<CCommand Acting Interrupt Enable           */
+#define SDIO_MASK_TXACTIE_Pos          (12U)
+#define SDIO_MASK_TXACTIE_Msk          (0x1UL << SDIO_MASK_TXACTIE_Pos)         /*!< 0x00001000 */
+#define SDIO_MASK_TXACTIE              SDIO_MASK_TXACTIE_Msk                   /*!<Data Transmit Acting Interrupt Enable      */
+#define SDIO_MASK_RXACTIE_Pos          (13U)
+#define SDIO_MASK_RXACTIE_Msk          (0x1UL << SDIO_MASK_RXACTIE_Pos)         /*!< 0x00002000 */
+#define SDIO_MASK_RXACTIE              SDIO_MASK_RXACTIE_Msk                   /*!<Data receive acting interrupt enabled      */
+#define SDIO_MASK_TXFIFOHEIE_Pos       (14U)
+#define SDIO_MASK_TXFIFOHEIE_Msk       (0x1UL << SDIO_MASK_TXFIFOHEIE_Pos)      /*!< 0x00004000 */
+#define SDIO_MASK_TXFIFOHEIE           SDIO_MASK_TXFIFOHEIE_Msk                /*!<Tx FIFO Half Empty interrupt Enable        */
+#define SDIO_MASK_RXFIFOHFIE_Pos       (15U)
+#define SDIO_MASK_RXFIFOHFIE_Msk       (0x1UL << SDIO_MASK_RXFIFOHFIE_Pos)      /*!< 0x00008000 */
+#define SDIO_MASK_RXFIFOHFIE           SDIO_MASK_RXFIFOHFIE_Msk                /*!<Rx FIFO Half Full interrupt Enable         */
+#define SDIO_MASK_TXFIFOFIE_Pos        (16U)
+#define SDIO_MASK_TXFIFOFIE_Msk        (0x1UL << SDIO_MASK_TXFIFOFIE_Pos)       /*!< 0x00010000 */
+#define SDIO_MASK_TXFIFOFIE            SDIO_MASK_TXFIFOFIE_Msk                 /*!<Tx FIFO Full interrupt Enable              */
+#define SDIO_MASK_RXFIFOFIE_Pos        (17U)
+#define SDIO_MASK_RXFIFOFIE_Msk        (0x1UL << SDIO_MASK_RXFIFOFIE_Pos)       /*!< 0x00020000 */
+#define SDIO_MASK_RXFIFOFIE            SDIO_MASK_RXFIFOFIE_Msk                 /*!<Rx FIFO Full interrupt Enable              */
+#define SDIO_MASK_TXFIFOEIE_Pos        (18U)
+#define SDIO_MASK_TXFIFOEIE_Msk        (0x1UL << SDIO_MASK_TXFIFOEIE_Pos)       /*!< 0x00040000 */
+#define SDIO_MASK_TXFIFOEIE            SDIO_MASK_TXFIFOEIE_Msk                 /*!<Tx FIFO Empty interrupt Enable             */
+#define SDIO_MASK_RXFIFOEIE_Pos        (19U)
+#define SDIO_MASK_RXFIFOEIE_Msk        (0x1UL << SDIO_MASK_RXFIFOEIE_Pos)       /*!< 0x00080000 */
+#define SDIO_MASK_RXFIFOEIE            SDIO_MASK_RXFIFOEIE_Msk                 /*!<Rx FIFO Empty interrupt Enable             */
+#define SDIO_MASK_TXDAVLIE_Pos         (20U)
+#define SDIO_MASK_TXDAVLIE_Msk         (0x1UL << SDIO_MASK_TXDAVLIE_Pos)        /*!< 0x00100000 */
+#define SDIO_MASK_TXDAVLIE             SDIO_MASK_TXDAVLIE_Msk                  /*!<Data available in Tx FIFO interrupt Enable */
+#define SDIO_MASK_RXDAVLIE_Pos         (21U)
+#define SDIO_MASK_RXDAVLIE_Msk         (0x1UL << SDIO_MASK_RXDAVLIE_Pos)        /*!< 0x00200000 */
+#define SDIO_MASK_RXDAVLIE             SDIO_MASK_RXDAVLIE_Msk                  /*!<Data available in Rx FIFO interrupt Enable */
+#define SDIO_MASK_SDIOITIE_Pos         (22U)
+#define SDIO_MASK_SDIOITIE_Msk         (0x1UL << SDIO_MASK_SDIOITIE_Pos)        /*!< 0x00400000 */
+#define SDIO_MASK_SDIOITIE             SDIO_MASK_SDIOITIE_Msk                  /*!<SDIO Mode Interrupt Received interrupt Enable */
+#define SDIO_MASK_CEATAENDIE_Pos       (23U)
+#define SDIO_MASK_CEATAENDIE_Msk       (0x1UL << SDIO_MASK_CEATAENDIE_Pos)      /*!< 0x00800000 */
+#define SDIO_MASK_CEATAENDIE           SDIO_MASK_CEATAENDIE_Msk                /*!<CE-ATA command completion signal received Interrupt Enable */
+
+/*****************  Bit definition for SDIO_FIFOCNT register  *****************/
+#define SDIO_FIFOCNT_FIFOCOUNT_Pos     (0U)
+#define SDIO_FIFOCNT_FIFOCOUNT_Msk     (0xFFFFFFUL << SDIO_FIFOCNT_FIFOCOUNT_Pos) /*!< 0x00FFFFFF */
+#define SDIO_FIFOCNT_FIFOCOUNT         SDIO_FIFOCNT_FIFOCOUNT_Msk              /*!<Remaining number of words to be written to or read from the FIFO */
+
+/******************  Bit definition for SDIO_FIFO register  *******************/
+#define SDIO_FIFO_FIFODATA_Pos         (0U)
+#define SDIO_FIFO_FIFODATA_Msk         (0xFFFFFFFFUL << SDIO_FIFO_FIFODATA_Pos) /*!< 0xFFFFFFFF */
+#define SDIO_FIFO_FIFODATA             SDIO_FIFO_FIFODATA_Msk                  /*!<Receive and transmit FIFO data */
+
+/******************************************************************************/
+/*                                                                            */
+/*                        Serial Peripheral Interface                         */
+/*                                                                            */
+/******************************************************************************/
+#define SPI_I2S_FULLDUPLEX_SUPPORT                                             /*!< I2S Full-Duplex support */
+
+/*******************  Bit definition for SPI_CR1 register  ********************/
+#define SPI_CR1_CPHA_Pos            (0U)
+#define SPI_CR1_CPHA_Msk            (0x1UL << SPI_CR1_CPHA_Pos)                 /*!< 0x00000001 */
+#define SPI_CR1_CPHA                SPI_CR1_CPHA_Msk                           /*!<Clock Phase      */
+#define SPI_CR1_CPOL_Pos            (1U)
+#define SPI_CR1_CPOL_Msk            (0x1UL << SPI_CR1_CPOL_Pos)                 /*!< 0x00000002 */
+#define SPI_CR1_CPOL                SPI_CR1_CPOL_Msk                           /*!<Clock Polarity   */
+#define SPI_CR1_MSTR_Pos            (2U)
+#define SPI_CR1_MSTR_Msk            (0x1UL << SPI_CR1_MSTR_Pos)                 /*!< 0x00000004 */
+#define SPI_CR1_MSTR                SPI_CR1_MSTR_Msk                           /*!<Master Selection */
+
+#define SPI_CR1_BR_Pos              (3U)
+#define SPI_CR1_BR_Msk              (0x7UL << SPI_CR1_BR_Pos)                   /*!< 0x00000038 */
+#define SPI_CR1_BR                  SPI_CR1_BR_Msk                             /*!<BR[2:0] bits (Baud Rate Control) */
+#define SPI_CR1_BR_0                (0x1UL << SPI_CR1_BR_Pos)                   /*!< 0x00000008 */
+#define SPI_CR1_BR_1                (0x2UL << SPI_CR1_BR_Pos)                   /*!< 0x00000010 */
+#define SPI_CR1_BR_2                (0x4UL << SPI_CR1_BR_Pos)                   /*!< 0x00000020 */
+
+#define SPI_CR1_SPE_Pos             (6U)
+#define SPI_CR1_SPE_Msk             (0x1UL << SPI_CR1_SPE_Pos)                  /*!< 0x00000040 */
+#define SPI_CR1_SPE                 SPI_CR1_SPE_Msk                            /*!<SPI Enable                          */
+#define SPI_CR1_LSBFIRST_Pos        (7U)
+#define SPI_CR1_LSBFIRST_Msk        (0x1UL << SPI_CR1_LSBFIRST_Pos)             /*!< 0x00000080 */
+#define SPI_CR1_LSBFIRST            SPI_CR1_LSBFIRST_Msk                       /*!<Frame Format                        */
+#define SPI_CR1_SSI_Pos             (8U)
+#define SPI_CR1_SSI_Msk             (0x1UL << SPI_CR1_SSI_Pos)                  /*!< 0x00000100 */
+#define SPI_CR1_SSI                 SPI_CR1_SSI_Msk                            /*!<Internal slave select               */
+#define SPI_CR1_SSM_Pos             (9U)
+#define SPI_CR1_SSM_Msk             (0x1UL << SPI_CR1_SSM_Pos)                  /*!< 0x00000200 */
+#define SPI_CR1_SSM                 SPI_CR1_SSM_Msk                            /*!<Software slave management           */
+#define SPI_CR1_RXONLY_Pos          (10U)
+#define SPI_CR1_RXONLY_Msk          (0x1UL << SPI_CR1_RXONLY_Pos)               /*!< 0x00000400 */
+#define SPI_CR1_RXONLY              SPI_CR1_RXONLY_Msk                         /*!<Receive only                        */
+#define SPI_CR1_DFF_Pos             (11U)
+#define SPI_CR1_DFF_Msk             (0x1UL << SPI_CR1_DFF_Pos)                  /*!< 0x00000800 */
+#define SPI_CR1_DFF                 SPI_CR1_DFF_Msk                            /*!<Data Frame Format                   */
+#define SPI_CR1_CRCNEXT_Pos         (12U)
+#define SPI_CR1_CRCNEXT_Msk         (0x1UL << SPI_CR1_CRCNEXT_Pos)              /*!< 0x00001000 */
+#define SPI_CR1_CRCNEXT             SPI_CR1_CRCNEXT_Msk                        /*!<Transmit CRC next                   */
+#define SPI_CR1_CRCEN_Pos           (13U)
+#define SPI_CR1_CRCEN_Msk           (0x1UL << SPI_CR1_CRCEN_Pos)                /*!< 0x00002000 */
+#define SPI_CR1_CRCEN               SPI_CR1_CRCEN_Msk                          /*!<Hardware CRC calculation enable     */
+#define SPI_CR1_BIDIOE_Pos          (14U)
+#define SPI_CR1_BIDIOE_Msk          (0x1UL << SPI_CR1_BIDIOE_Pos)               /*!< 0x00004000 */
+#define SPI_CR1_BIDIOE              SPI_CR1_BIDIOE_Msk                         /*!<Output enable in bidirectional mode */
+#define SPI_CR1_BIDIMODE_Pos        (15U)
+#define SPI_CR1_BIDIMODE_Msk        (0x1UL << SPI_CR1_BIDIMODE_Pos)             /*!< 0x00008000 */
+#define SPI_CR1_BIDIMODE            SPI_CR1_BIDIMODE_Msk                       /*!<Bidirectional data mode enable      */
+
+/*******************  Bit definition for SPI_CR2 register  ********************/
+#define SPI_CR2_RXDMAEN_Pos         (0U)
+#define SPI_CR2_RXDMAEN_Msk         (0x1UL << SPI_CR2_RXDMAEN_Pos)              /*!< 0x00000001 */
+#define SPI_CR2_RXDMAEN             SPI_CR2_RXDMAEN_Msk                        /*!<Rx Buffer DMA Enable                 */
+#define SPI_CR2_TXDMAEN_Pos         (1U)
+#define SPI_CR2_TXDMAEN_Msk         (0x1UL << SPI_CR2_TXDMAEN_Pos)              /*!< 0x00000002 */
+#define SPI_CR2_TXDMAEN             SPI_CR2_TXDMAEN_Msk                        /*!<Tx Buffer DMA Enable                 */
+#define SPI_CR2_SSOE_Pos            (2U)
+#define SPI_CR2_SSOE_Msk            (0x1UL << SPI_CR2_SSOE_Pos)                 /*!< 0x00000004 */
+#define SPI_CR2_SSOE                SPI_CR2_SSOE_Msk                           /*!<SS Output Enable                     */
+#define SPI_CR2_FRF_Pos             (4U)
+#define SPI_CR2_FRF_Msk             (0x1UL << SPI_CR2_FRF_Pos)                  /*!< 0x00000010 */
+#define SPI_CR2_FRF                 SPI_CR2_FRF_Msk                            /*!<Frame Format                         */
+#define SPI_CR2_ERRIE_Pos           (5U)
+#define SPI_CR2_ERRIE_Msk           (0x1UL << SPI_CR2_ERRIE_Pos)                /*!< 0x00000020 */
+#define SPI_CR2_ERRIE               SPI_CR2_ERRIE_Msk                          /*!<Error Interrupt Enable               */
+#define SPI_CR2_RXNEIE_Pos          (6U)
+#define SPI_CR2_RXNEIE_Msk          (0x1UL << SPI_CR2_RXNEIE_Pos)               /*!< 0x00000040 */
+#define SPI_CR2_RXNEIE              SPI_CR2_RXNEIE_Msk                         /*!<RX buffer Not Empty Interrupt Enable */
+#define SPI_CR2_TXEIE_Pos           (7U)
+#define SPI_CR2_TXEIE_Msk           (0x1UL << SPI_CR2_TXEIE_Pos)                /*!< 0x00000080 */
+#define SPI_CR2_TXEIE               SPI_CR2_TXEIE_Msk                          /*!<Tx buffer Empty Interrupt Enable     */
+
+/********************  Bit definition for SPI_SR register  ********************/
+#define SPI_SR_RXNE_Pos             (0U)
+#define SPI_SR_RXNE_Msk             (0x1UL << SPI_SR_RXNE_Pos)                  /*!< 0x00000001 */
+#define SPI_SR_RXNE                 SPI_SR_RXNE_Msk                            /*!<Receive buffer Not Empty */
+#define SPI_SR_TXE_Pos              (1U)
+#define SPI_SR_TXE_Msk              (0x1UL << SPI_SR_TXE_Pos)                   /*!< 0x00000002 */
+#define SPI_SR_TXE                  SPI_SR_TXE_Msk                             /*!<Transmit buffer Empty    */
+#define SPI_SR_CHSIDE_Pos           (2U)
+#define SPI_SR_CHSIDE_Msk           (0x1UL << SPI_SR_CHSIDE_Pos)                /*!< 0x00000004 */
+#define SPI_SR_CHSIDE               SPI_SR_CHSIDE_Msk                          /*!<Channel side             */
+#define SPI_SR_UDR_Pos              (3U)
+#define SPI_SR_UDR_Msk              (0x1UL << SPI_SR_UDR_Pos)                   /*!< 0x00000008 */
+#define SPI_SR_UDR                  SPI_SR_UDR_Msk                             /*!<Underrun flag            */
+#define SPI_SR_CRCERR_Pos           (4U)
+#define SPI_SR_CRCERR_Msk           (0x1UL << SPI_SR_CRCERR_Pos)                /*!< 0x00000010 */
+#define SPI_SR_CRCERR               SPI_SR_CRCERR_Msk                          /*!<CRC Error flag           */
+#define SPI_SR_MODF_Pos             (5U)
+#define SPI_SR_MODF_Msk             (0x1UL << SPI_SR_MODF_Pos)                  /*!< 0x00000020 */
+#define SPI_SR_MODF                 SPI_SR_MODF_Msk                            /*!<Mode fault               */
+#define SPI_SR_OVR_Pos              (6U)
+#define SPI_SR_OVR_Msk              (0x1UL << SPI_SR_OVR_Pos)                   /*!< 0x00000040 */
+#define SPI_SR_OVR                  SPI_SR_OVR_Msk                             /*!<Overrun flag             */
+#define SPI_SR_BSY_Pos              (7U)
+#define SPI_SR_BSY_Msk              (0x1UL << SPI_SR_BSY_Pos)                   /*!< 0x00000080 */
+#define SPI_SR_BSY                  SPI_SR_BSY_Msk                             /*!<Busy flag                */
+#define SPI_SR_FRE_Pos              (8U)
+#define SPI_SR_FRE_Msk              (0x1UL << SPI_SR_FRE_Pos)                   /*!< 0x00000100 */
+#define SPI_SR_FRE                  SPI_SR_FRE_Msk                             /*!<Frame format error flag  */
+
+/********************  Bit definition for SPI_DR register  ********************/
+#define SPI_DR_DR_Pos               (0U)
+#define SPI_DR_DR_Msk               (0xFFFFUL << SPI_DR_DR_Pos)                 /*!< 0x0000FFFF */
+#define SPI_DR_DR                   SPI_DR_DR_Msk                              /*!<Data Register           */
+
+/*******************  Bit definition for SPI_CRCPR register  ******************/
+#define SPI_CRCPR_CRCPOLY_Pos       (0U)
+#define SPI_CRCPR_CRCPOLY_Msk       (0xFFFFUL << SPI_CRCPR_CRCPOLY_Pos)         /*!< 0x0000FFFF */
+#define SPI_CRCPR_CRCPOLY           SPI_CRCPR_CRCPOLY_Msk                      /*!<CRC polynomial register */
+
+/******************  Bit definition for SPI_RXCRCR register  ******************/
+#define SPI_RXCRCR_RXCRC_Pos        (0U)
+#define SPI_RXCRCR_RXCRC_Msk        (0xFFFFUL << SPI_RXCRCR_RXCRC_Pos)          /*!< 0x0000FFFF */
+#define SPI_RXCRCR_RXCRC            SPI_RXCRCR_RXCRC_Msk                       /*!<Rx CRC Register         */
+
+/******************  Bit definition for SPI_TXCRCR register  ******************/
+#define SPI_TXCRCR_TXCRC_Pos        (0U)
+#define SPI_TXCRCR_TXCRC_Msk        (0xFFFFUL << SPI_TXCRCR_TXCRC_Pos)          /*!< 0x0000FFFF */
+#define SPI_TXCRCR_TXCRC            SPI_TXCRCR_TXCRC_Msk                       /*!<Tx CRC Register         */
+
+/******************  Bit definition for SPI_I2SCFGR register  *****************/
+#define SPI_I2SCFGR_CHLEN_Pos       (0U)
+#define SPI_I2SCFGR_CHLEN_Msk       (0x1UL << SPI_I2SCFGR_CHLEN_Pos)            /*!< 0x00000001 */
+#define SPI_I2SCFGR_CHLEN           SPI_I2SCFGR_CHLEN_Msk                      /*!<Channel length (number of bits per audio channel) */
+
+#define SPI_I2SCFGR_DATLEN_Pos      (1U)
+#define SPI_I2SCFGR_DATLEN_Msk      (0x3UL << SPI_I2SCFGR_DATLEN_Pos)           /*!< 0x00000006 */
+#define SPI_I2SCFGR_DATLEN          SPI_I2SCFGR_DATLEN_Msk                     /*!<DATLEN[1:0] bits (Data length to be transferred)  */
+#define SPI_I2SCFGR_DATLEN_0        (0x1UL << SPI_I2SCFGR_DATLEN_Pos)           /*!< 0x00000002 */
+#define SPI_I2SCFGR_DATLEN_1        (0x2UL << SPI_I2SCFGR_DATLEN_Pos)           /*!< 0x00000004 */
+
+#define SPI_I2SCFGR_CKPOL_Pos       (3U)
+#define SPI_I2SCFGR_CKPOL_Msk       (0x1UL << SPI_I2SCFGR_CKPOL_Pos)            /*!< 0x00000008 */
+#define SPI_I2SCFGR_CKPOL           SPI_I2SCFGR_CKPOL_Msk                      /*!<steady state clock polarity               */
+
+#define SPI_I2SCFGR_I2SSTD_Pos      (4U)
+#define SPI_I2SCFGR_I2SSTD_Msk      (0x3UL << SPI_I2SCFGR_I2SSTD_Pos)           /*!< 0x00000030 */
+#define SPI_I2SCFGR_I2SSTD          SPI_I2SCFGR_I2SSTD_Msk                     /*!<I2SSTD[1:0] bits (I2S standard selection) */
+#define SPI_I2SCFGR_I2SSTD_0        (0x1UL << SPI_I2SCFGR_I2SSTD_Pos)           /*!< 0x00000010 */
+#define SPI_I2SCFGR_I2SSTD_1        (0x2UL << SPI_I2SCFGR_I2SSTD_Pos)           /*!< 0x00000020 */
+
+#define SPI_I2SCFGR_PCMSYNC_Pos     (7U)
+#define SPI_I2SCFGR_PCMSYNC_Msk     (0x1UL << SPI_I2SCFGR_PCMSYNC_Pos)          /*!< 0x00000080 */
+#define SPI_I2SCFGR_PCMSYNC         SPI_I2SCFGR_PCMSYNC_Msk                    /*!<PCM frame synchronization                 */
+
+#define SPI_I2SCFGR_I2SCFG_Pos      (8U)
+#define SPI_I2SCFGR_I2SCFG_Msk      (0x3UL << SPI_I2SCFGR_I2SCFG_Pos)           /*!< 0x00000300 */
+#define SPI_I2SCFGR_I2SCFG          SPI_I2SCFGR_I2SCFG_Msk                     /*!<I2SCFG[1:0] bits (I2S configuration mode) */
+#define SPI_I2SCFGR_I2SCFG_0        (0x1UL << SPI_I2SCFGR_I2SCFG_Pos)           /*!< 0x00000100 */
+#define SPI_I2SCFGR_I2SCFG_1        (0x2UL << SPI_I2SCFGR_I2SCFG_Pos)           /*!< 0x00000200 */
+
+#define SPI_I2SCFGR_I2SE_Pos        (10U)
+#define SPI_I2SCFGR_I2SE_Msk        (0x1UL << SPI_I2SCFGR_I2SE_Pos)             /*!< 0x00000400 */
+#define SPI_I2SCFGR_I2SE            SPI_I2SCFGR_I2SE_Msk                       /*!<I2S Enable         */
+#define SPI_I2SCFGR_I2SMOD_Pos      (11U)
+#define SPI_I2SCFGR_I2SMOD_Msk      (0x1UL << SPI_I2SCFGR_I2SMOD_Pos)           /*!< 0x00000800 */
+#define SPI_I2SCFGR_I2SMOD          SPI_I2SCFGR_I2SMOD_Msk                     /*!<I2S mode selection */
+
+/******************  Bit definition for SPI_I2SPR register  *******************/
+#define SPI_I2SPR_I2SDIV_Pos        (0U)
+#define SPI_I2SPR_I2SDIV_Msk        (0xFFUL << SPI_I2SPR_I2SDIV_Pos)            /*!< 0x000000FF */
+#define SPI_I2SPR_I2SDIV            SPI_I2SPR_I2SDIV_Msk                       /*!<I2S Linear prescaler         */
+#define SPI_I2SPR_ODD_Pos           (8U)
+#define SPI_I2SPR_ODD_Msk           (0x1UL << SPI_I2SPR_ODD_Pos)                /*!< 0x00000100 */
+#define SPI_I2SPR_ODD               SPI_I2SPR_ODD_Msk                          /*!<Odd factor for the prescaler */
+#define SPI_I2SPR_MCKOE_Pos         (9U)
+#define SPI_I2SPR_MCKOE_Msk         (0x1UL << SPI_I2SPR_MCKOE_Pos)              /*!< 0x00000200 */
+#define SPI_I2SPR_MCKOE             SPI_I2SPR_MCKOE_Msk                        /*!<Master Clock Output Enable   */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                 SYSCFG                                     */
+/*                                                                            */
+/******************************************************************************/
+/******************  Bit definition for SYSCFG_MEMRMP register  ***************/
+#define SYSCFG_MEMRMP_MEM_MODE_Pos           (0U)
+#define SYSCFG_MEMRMP_MEM_MODE_Msk           (0x3UL << SYSCFG_MEMRMP_MEM_MODE_Pos) /*!< 0x00000003 */
+#define SYSCFG_MEMRMP_MEM_MODE               SYSCFG_MEMRMP_MEM_MODE_Msk        /*!< SYSCFG_Memory Remap Config */
+#define SYSCFG_MEMRMP_MEM_MODE_0             (0x1UL << SYSCFG_MEMRMP_MEM_MODE_Pos) /*!< 0x00000001 */
+#define SYSCFG_MEMRMP_MEM_MODE_1             (0x2UL << SYSCFG_MEMRMP_MEM_MODE_Pos) /*!< 0x00000002 */
+/******************  Bit definition for SYSCFG_PMC register  ******************/
+#define SYSCFG_PMC_ADC1DC2_Pos               (16U)
+#define SYSCFG_PMC_ADC1DC2_Msk               (0x1UL << SYSCFG_PMC_ADC1DC2_Pos)  /*!< 0x00010000 */
+#define SYSCFG_PMC_ADC1DC2                   SYSCFG_PMC_ADC1DC2_Msk            /*!< Refer to AN4073 on how to use this bit  */
+
+/*****************  Bit definition for SYSCFG_EXTICR1 register  ***************/
+#define SYSCFG_EXTICR1_EXTI0_Pos             (0U)
+#define SYSCFG_EXTICR1_EXTI0_Msk             (0xFUL << SYSCFG_EXTICR1_EXTI0_Pos) /*!< 0x0000000F */
+#define SYSCFG_EXTICR1_EXTI0                 SYSCFG_EXTICR1_EXTI0_Msk          /*!<EXTI 0 configuration */
+#define SYSCFG_EXTICR1_EXTI1_Pos             (4U)
+#define SYSCFG_EXTICR1_EXTI1_Msk             (0xFUL << SYSCFG_EXTICR1_EXTI1_Pos) /*!< 0x000000F0 */
+#define SYSCFG_EXTICR1_EXTI1                 SYSCFG_EXTICR1_EXTI1_Msk          /*!<EXTI 1 configuration */
+#define SYSCFG_EXTICR1_EXTI2_Pos             (8U)
+#define SYSCFG_EXTICR1_EXTI2_Msk             (0xFUL << SYSCFG_EXTICR1_EXTI2_Pos) /*!< 0x00000F00 */
+#define SYSCFG_EXTICR1_EXTI2                 SYSCFG_EXTICR1_EXTI2_Msk          /*!<EXTI 2 configuration */
+#define SYSCFG_EXTICR1_EXTI3_Pos             (12U)
+#define SYSCFG_EXTICR1_EXTI3_Msk             (0xFUL << SYSCFG_EXTICR1_EXTI3_Pos) /*!< 0x0000F000 */
+#define SYSCFG_EXTICR1_EXTI3                 SYSCFG_EXTICR1_EXTI3_Msk          /*!<EXTI 3 configuration */
+/**
+  * @brief   EXTI0 configuration
+  */
+#define SYSCFG_EXTICR1_EXTI0_PA              0x0000U                           /*!<PA[0] pin */
+#define SYSCFG_EXTICR1_EXTI0_PB              0x0001U                           /*!<PB[0] pin */
+#define SYSCFG_EXTICR1_EXTI0_PC              0x0002U                           /*!<PC[0] pin */
+#define SYSCFG_EXTICR1_EXTI0_PD              0x0003U                           /*!<PD[0] pin */
+#define SYSCFG_EXTICR1_EXTI0_PE              0x0004U                           /*!<PE[0] pin */
+#define SYSCFG_EXTICR1_EXTI0_PH              0x0007U                           /*!<PH[0] pin */
+
+/**
+  * @brief   EXTI1 configuration
+  */
+#define SYSCFG_EXTICR1_EXTI1_PA              0x0000U                           /*!<PA[1] pin */
+#define SYSCFG_EXTICR1_EXTI1_PB              0x0010U                           /*!<PB[1] pin */
+#define SYSCFG_EXTICR1_EXTI1_PC              0x0020U                           /*!<PC[1] pin */
+#define SYSCFG_EXTICR1_EXTI1_PD              0x0030U                           /*!<PD[1] pin */
+#define SYSCFG_EXTICR1_EXTI1_PE              0x0040U                           /*!<PE[1] pin */
+#define SYSCFG_EXTICR1_EXTI1_PH              0x0070U                           /*!<PH[1] pin */
+
+/**
+  * @brief   EXTI2 configuration
+  */
+#define SYSCFG_EXTICR1_EXTI2_PA              0x0000U                           /*!<PA[2] pin */
+#define SYSCFG_EXTICR1_EXTI2_PB              0x0100U                           /*!<PB[2] pin */
+#define SYSCFG_EXTICR1_EXTI2_PC              0x0200U                           /*!<PC[2] pin */
+#define SYSCFG_EXTICR1_EXTI2_PD              0x0300U                           /*!<PD[2] pin */
+#define SYSCFG_EXTICR1_EXTI2_PE              0x0400U                           /*!<PE[2] pin */
+#define SYSCFG_EXTICR1_EXTI2_PH              0x0700U                           /*!<PH[2] pin */
+
+/**
+  * @brief   EXTI3 configuration
+  */
+#define SYSCFG_EXTICR1_EXTI3_PA              0x0000U                           /*!<PA[3] pin */
+#define SYSCFG_EXTICR1_EXTI3_PB              0x1000U                           /*!<PB[3] pin */
+#define SYSCFG_EXTICR1_EXTI3_PC              0x2000U                           /*!<PC[3] pin */
+#define SYSCFG_EXTICR1_EXTI3_PD              0x3000U                           /*!<PD[3] pin */
+#define SYSCFG_EXTICR1_EXTI3_PE              0x4000U                           /*!<PE[3] pin */
+#define SYSCFG_EXTICR1_EXTI3_PH              0x7000U                           /*!<PH[3] pin */
+
+/*****************  Bit definition for SYSCFG_EXTICR2 register  ***************/
+#define SYSCFG_EXTICR2_EXTI4_Pos             (0U)
+#define SYSCFG_EXTICR2_EXTI4_Msk             (0xFUL << SYSCFG_EXTICR2_EXTI4_Pos) /*!< 0x0000000F */
+#define SYSCFG_EXTICR2_EXTI4                 SYSCFG_EXTICR2_EXTI4_Msk          /*!<EXTI 4 configuration */
+#define SYSCFG_EXTICR2_EXTI5_Pos             (4U)
+#define SYSCFG_EXTICR2_EXTI5_Msk             (0xFUL << SYSCFG_EXTICR2_EXTI5_Pos) /*!< 0x000000F0 */
+#define SYSCFG_EXTICR2_EXTI5                 SYSCFG_EXTICR2_EXTI5_Msk          /*!<EXTI 5 configuration */
+#define SYSCFG_EXTICR2_EXTI6_Pos             (8U)
+#define SYSCFG_EXTICR2_EXTI6_Msk             (0xFUL << SYSCFG_EXTICR2_EXTI6_Pos) /*!< 0x00000F00 */
+#define SYSCFG_EXTICR2_EXTI6                 SYSCFG_EXTICR2_EXTI6_Msk          /*!<EXTI 6 configuration */
+#define SYSCFG_EXTICR2_EXTI7_Pos             (12U)
+#define SYSCFG_EXTICR2_EXTI7_Msk             (0xFUL << SYSCFG_EXTICR2_EXTI7_Pos) /*!< 0x0000F000 */
+#define SYSCFG_EXTICR2_EXTI7                 SYSCFG_EXTICR2_EXTI7_Msk          /*!<EXTI 7 configuration */
+
+/**
+  * @brief   EXTI4 configuration
+  */
+#define SYSCFG_EXTICR2_EXTI4_PA              0x0000U                           /*!<PA[4] pin */
+#define SYSCFG_EXTICR2_EXTI4_PB              0x0001U                           /*!<PB[4] pin */
+#define SYSCFG_EXTICR2_EXTI4_PC              0x0002U                           /*!<PC[4] pin */
+#define SYSCFG_EXTICR2_EXTI4_PD              0x0003U                           /*!<PD[4] pin */
+#define SYSCFG_EXTICR2_EXTI4_PE              0x0004U                           /*!<PE[4] pin */
+#define SYSCFG_EXTICR2_EXTI4_PH              0x0007U                           /*!<PH[4] pin */
+
+/**
+  * @brief   EXTI5 configuration
+  */
+#define SYSCFG_EXTICR2_EXTI5_PA              0x0000U                           /*!<PA[5] pin */
+#define SYSCFG_EXTICR2_EXTI5_PB              0x0010U                           /*!<PB[5] pin */
+#define SYSCFG_EXTICR2_EXTI5_PC              0x0020U                           /*!<PC[5] pin */
+#define SYSCFG_EXTICR2_EXTI5_PD              0x0030U                           /*!<PD[5] pin */
+#define SYSCFG_EXTICR2_EXTI5_PE              0x0040U                           /*!<PE[5] pin */
+#define SYSCFG_EXTICR2_EXTI5_PH              0x0070U                           /*!<PH[5] pin */
+
+/**
+  * @brief   EXTI6 configuration
+  */
+#define SYSCFG_EXTICR2_EXTI6_PA              0x0000U                           /*!<PA[6] pin */
+#define SYSCFG_EXTICR2_EXTI6_PB              0x0100U                           /*!<PB[6] pin */
+#define SYSCFG_EXTICR2_EXTI6_PC              0x0200U                           /*!<PC[6] pin */
+#define SYSCFG_EXTICR2_EXTI6_PD              0x0300U                           /*!<PD[6] pin */
+#define SYSCFG_EXTICR2_EXTI6_PE              0x0400U                           /*!<PE[6] pin */
+#define SYSCFG_EXTICR2_EXTI6_PH              0x0700U                           /*!<PH[6] pin */
+
+/**
+  * @brief   EXTI7 configuration
+  */
+#define SYSCFG_EXTICR2_EXTI7_PA              0x0000U                           /*!<PA[7] pin */
+#define SYSCFG_EXTICR2_EXTI7_PB              0x1000U                           /*!<PB[7] pin */
+#define SYSCFG_EXTICR2_EXTI7_PC              0x2000U                           /*!<PC[7] pin */
+#define SYSCFG_EXTICR2_EXTI7_PD              0x3000U                           /*!<PD[7] pin */
+#define SYSCFG_EXTICR2_EXTI7_PE              0x4000U                           /*!<PE[7] pin */
+#define SYSCFG_EXTICR2_EXTI7_PH              0x7000U                           /*!<PH[7] pin */
+
+/*****************  Bit definition for SYSCFG_EXTICR3 register  ***************/
+#define SYSCFG_EXTICR3_EXTI8_Pos             (0U)
+#define SYSCFG_EXTICR3_EXTI8_Msk             (0xFUL << SYSCFG_EXTICR3_EXTI8_Pos) /*!< 0x0000000F */
+#define SYSCFG_EXTICR3_EXTI8                 SYSCFG_EXTICR3_EXTI8_Msk          /*!<EXTI 8 configuration */
+#define SYSCFG_EXTICR3_EXTI9_Pos             (4U)
+#define SYSCFG_EXTICR3_EXTI9_Msk             (0xFUL << SYSCFG_EXTICR3_EXTI9_Pos) /*!< 0x000000F0 */
+#define SYSCFG_EXTICR3_EXTI9                 SYSCFG_EXTICR3_EXTI9_Msk          /*!<EXTI 9 configuration */
+#define SYSCFG_EXTICR3_EXTI10_Pos            (8U)
+#define SYSCFG_EXTICR3_EXTI10_Msk            (0xFUL << SYSCFG_EXTICR3_EXTI10_Pos) /*!< 0x00000F00 */
+#define SYSCFG_EXTICR3_EXTI10                SYSCFG_EXTICR3_EXTI10_Msk         /*!<EXTI 10 configuration */
+#define SYSCFG_EXTICR3_EXTI11_Pos            (12U)
+#define SYSCFG_EXTICR3_EXTI11_Msk            (0xFUL << SYSCFG_EXTICR3_EXTI11_Pos) /*!< 0x0000F000 */
+#define SYSCFG_EXTICR3_EXTI11                SYSCFG_EXTICR3_EXTI11_Msk         /*!<EXTI 11 configuration */
+
+/**
+  * @brief   EXTI8 configuration
+  */
+#define SYSCFG_EXTICR3_EXTI8_PA              0x0000U                           /*!<PA[8] pin */
+#define SYSCFG_EXTICR3_EXTI8_PB              0x0001U                           /*!<PB[8] pin */
+#define SYSCFG_EXTICR3_EXTI8_PC              0x0002U                           /*!<PC[8] pin */
+#define SYSCFG_EXTICR3_EXTI8_PD              0x0003U                           /*!<PD[8] pin */
+#define SYSCFG_EXTICR3_EXTI8_PE              0x0004U                           /*!<PE[8] pin */
+#define SYSCFG_EXTICR3_EXTI8_PH              0x0007U                           /*!<PH[8] pin */
+
+/**
+  * @brief   EXTI9 configuration
+  */
+#define SYSCFG_EXTICR3_EXTI9_PA              0x0000U                           /*!<PA[9] pin */
+#define SYSCFG_EXTICR3_EXTI9_PB              0x0010U                           /*!<PB[9] pin */
+#define SYSCFG_EXTICR3_EXTI9_PC              0x0020U                           /*!<PC[9] pin */
+#define SYSCFG_EXTICR3_EXTI9_PD              0x0030U                           /*!<PD[9] pin */
+#define SYSCFG_EXTICR3_EXTI9_PE              0x0040U                           /*!<PE[9] pin */
+#define SYSCFG_EXTICR3_EXTI9_PH              0x0070U                           /*!<PH[9] pin */
+
+/**
+  * @brief   EXTI10 configuration
+  */
+#define SYSCFG_EXTICR3_EXTI10_PA             0x0000U                           /*!<PA[10] pin */
+#define SYSCFG_EXTICR3_EXTI10_PB             0x0100U                           /*!<PB[10] pin */
+#define SYSCFG_EXTICR3_EXTI10_PC             0x0200U                           /*!<PC[10] pin */
+#define SYSCFG_EXTICR3_EXTI10_PD             0x0300U                           /*!<PD[10] pin */
+#define SYSCFG_EXTICR3_EXTI10_PE             0x0400U                           /*!<PE[10] pin */
+#define SYSCFG_EXTICR3_EXTI10_PH             0x0700U                           /*!<PH[10] pin */
+
+/**
+  * @brief   EXTI11 configuration
+  */
+#define SYSCFG_EXTICR3_EXTI11_PA             0x0000U                           /*!<PA[11] pin */
+#define SYSCFG_EXTICR3_EXTI11_PB             0x1000U                           /*!<PB[11] pin */
+#define SYSCFG_EXTICR3_EXTI11_PC             0x2000U                           /*!<PC[11] pin */
+#define SYSCFG_EXTICR3_EXTI11_PD             0x3000U                           /*!<PD[11] pin */
+#define SYSCFG_EXTICR3_EXTI11_PE             0x4000U                           /*!<PE[11] pin */
+#define SYSCFG_EXTICR3_EXTI11_PH             0x7000U                           /*!<PH[11] pin */
+
+/*****************  Bit definition for SYSCFG_EXTICR4 register  ***************/
+#define SYSCFG_EXTICR4_EXTI12_Pos            (0U)
+#define SYSCFG_EXTICR4_EXTI12_Msk            (0xFUL << SYSCFG_EXTICR4_EXTI12_Pos) /*!< 0x0000000F */
+#define SYSCFG_EXTICR4_EXTI12                SYSCFG_EXTICR4_EXTI12_Msk         /*!<EXTI 12 configuration */
+#define SYSCFG_EXTICR4_EXTI13_Pos            (4U)
+#define SYSCFG_EXTICR4_EXTI13_Msk            (0xFUL << SYSCFG_EXTICR4_EXTI13_Pos) /*!< 0x000000F0 */
+#define SYSCFG_EXTICR4_EXTI13                SYSCFG_EXTICR4_EXTI13_Msk         /*!<EXTI 13 configuration */
+#define SYSCFG_EXTICR4_EXTI14_Pos            (8U)
+#define SYSCFG_EXTICR4_EXTI14_Msk            (0xFUL << SYSCFG_EXTICR4_EXTI14_Pos) /*!< 0x00000F00 */
+#define SYSCFG_EXTICR4_EXTI14                SYSCFG_EXTICR4_EXTI14_Msk         /*!<EXTI 14 configuration */
+#define SYSCFG_EXTICR4_EXTI15_Pos            (12U)
+#define SYSCFG_EXTICR4_EXTI15_Msk            (0xFUL << SYSCFG_EXTICR4_EXTI15_Pos) /*!< 0x0000F000 */
+#define SYSCFG_EXTICR4_EXTI15                SYSCFG_EXTICR4_EXTI15_Msk         /*!<EXTI 15 configuration */
+
+/**
+  * @brief   EXTI12 configuration
+  */
+#define SYSCFG_EXTICR4_EXTI12_PA             0x0000U                           /*!<PA[12] pin */
+#define SYSCFG_EXTICR4_EXTI12_PB             0x0001U                           /*!<PB[12] pin */
+#define SYSCFG_EXTICR4_EXTI12_PC             0x0002U                           /*!<PC[12] pin */
+#define SYSCFG_EXTICR4_EXTI12_PD             0x0003U                           /*!<PD[12] pin */
+#define SYSCFG_EXTICR4_EXTI12_PE             0x0004U                           /*!<PE[12] pin */
+#define SYSCFG_EXTICR4_EXTI12_PH             0x0007U                           /*!<PH[12] pin */
+
+/**
+  * @brief   EXTI13 configuration
+  */
+#define SYSCFG_EXTICR4_EXTI13_PA             0x0000U                           /*!<PA[13] pin */
+#define SYSCFG_EXTICR4_EXTI13_PB             0x0010U                           /*!<PB[13] pin */
+#define SYSCFG_EXTICR4_EXTI13_PC             0x0020U                           /*!<PC[13] pin */
+#define SYSCFG_EXTICR4_EXTI13_PD             0x0030U                           /*!<PD[13] pin */
+#define SYSCFG_EXTICR4_EXTI13_PE             0x0040U                           /*!<PE[13] pin */
+#define SYSCFG_EXTICR4_EXTI13_PH             0x0070U                           /*!<PH[13] pin */
+
+/**
+  * @brief   EXTI14 configuration
+  */
+#define SYSCFG_EXTICR4_EXTI14_PA             0x0000U                           /*!<PA[14] pin */
+#define SYSCFG_EXTICR4_EXTI14_PB             0x0100U                           /*!<PB[14] pin */
+#define SYSCFG_EXTICR4_EXTI14_PC             0x0200U                           /*!<PC[14] pin */
+#define SYSCFG_EXTICR4_EXTI14_PD             0x0300U                           /*!<PD[14] pin */
+#define SYSCFG_EXTICR4_EXTI14_PE             0x0400U                           /*!<PE[14] pin */
+#define SYSCFG_EXTICR4_EXTI14_PH             0x0700U                           /*!<PH[14] pin */
+
+/**
+  * @brief   EXTI15 configuration
+  */
+#define SYSCFG_EXTICR4_EXTI15_PA             0x0000U                           /*!<PA[15] pin */
+#define SYSCFG_EXTICR4_EXTI15_PB             0x1000U                           /*!<PB[15] pin */
+#define SYSCFG_EXTICR4_EXTI15_PC             0x2000U                           /*!<PC[15] pin */
+#define SYSCFG_EXTICR4_EXTI15_PD             0x3000U                           /*!<PD[15] pin */
+#define SYSCFG_EXTICR4_EXTI15_PE             0x4000U                           /*!<PE[15] pin */
+#define SYSCFG_EXTICR4_EXTI15_PH             0x7000U                           /*!<PH[15] pin */
+
+/******************  Bit definition for SYSCFG_CMPCR register  ****************/
+#define SYSCFG_CMPCR_CMP_PD_Pos              (0U)
+#define SYSCFG_CMPCR_CMP_PD_Msk              (0x1UL << SYSCFG_CMPCR_CMP_PD_Pos) /*!< 0x00000001 */
+#define SYSCFG_CMPCR_CMP_PD                  SYSCFG_CMPCR_CMP_PD_Msk           /*!<Compensation cell ready flag */
+#define SYSCFG_CMPCR_READY_Pos               (8U)
+#define SYSCFG_CMPCR_READY_Msk               (0x1UL << SYSCFG_CMPCR_READY_Pos)  /*!< 0x00000100 */
+#define SYSCFG_CMPCR_READY                   SYSCFG_CMPCR_READY_Msk            /*!<Compensation cell power-down */
+
+/******************************************************************************/
+/*                                                                            */
+/*                                    TIM                                     */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for TIM_CR1 register  ********************/
+#define TIM_CR1_CEN_Pos           (0U)
+#define TIM_CR1_CEN_Msk           (0x1UL << TIM_CR1_CEN_Pos)                    /*!< 0x00000001 */
+#define TIM_CR1_CEN               TIM_CR1_CEN_Msk                              /*!<Counter enable        */
+#define TIM_CR1_UDIS_Pos          (1U)
+#define TIM_CR1_UDIS_Msk          (0x1UL << TIM_CR1_UDIS_Pos)                   /*!< 0x00000002 */
+#define TIM_CR1_UDIS              TIM_CR1_UDIS_Msk                             /*!<Update disable        */
+#define TIM_CR1_URS_Pos           (2U)
+#define TIM_CR1_URS_Msk           (0x1UL << TIM_CR1_URS_Pos)                    /*!< 0x00000004 */
+#define TIM_CR1_URS               TIM_CR1_URS_Msk                              /*!<Update request source */
+#define TIM_CR1_OPM_Pos           (3U)
+#define TIM_CR1_OPM_Msk           (0x1UL << TIM_CR1_OPM_Pos)                    /*!< 0x00000008 */
+#define TIM_CR1_OPM               TIM_CR1_OPM_Msk                              /*!<One pulse mode        */
+#define TIM_CR1_DIR_Pos           (4U)
+#define TIM_CR1_DIR_Msk           (0x1UL << TIM_CR1_DIR_Pos)                    /*!< 0x00000010 */
+#define TIM_CR1_DIR               TIM_CR1_DIR_Msk                              /*!<Direction             */
+
+#define TIM_CR1_CMS_Pos           (5U)
+#define TIM_CR1_CMS_Msk           (0x3UL << TIM_CR1_CMS_Pos)                    /*!< 0x00000060 */
+#define TIM_CR1_CMS               TIM_CR1_CMS_Msk                              /*!<CMS[1:0] bits (Center-aligned mode selection) */
+#define TIM_CR1_CMS_0             (0x1UL << TIM_CR1_CMS_Pos)                    /*!< 0x0020 */
+#define TIM_CR1_CMS_1             (0x2UL << TIM_CR1_CMS_Pos)                    /*!< 0x0040 */
+
+#define TIM_CR1_ARPE_Pos          (7U)
+#define TIM_CR1_ARPE_Msk          (0x1UL << TIM_CR1_ARPE_Pos)                   /*!< 0x00000080 */
+#define TIM_CR1_ARPE              TIM_CR1_ARPE_Msk                             /*!<Auto-reload preload enable     */
+
+#define TIM_CR1_CKD_Pos           (8U)
+#define TIM_CR1_CKD_Msk           (0x3UL << TIM_CR1_CKD_Pos)                    /*!< 0x00000300 */
+#define TIM_CR1_CKD               TIM_CR1_CKD_Msk                              /*!<CKD[1:0] bits (clock division) */
+#define TIM_CR1_CKD_0             (0x1UL << TIM_CR1_CKD_Pos)                    /*!< 0x0100 */
+#define TIM_CR1_CKD_1             (0x2UL << TIM_CR1_CKD_Pos)                    /*!< 0x0200 */
+
+/*******************  Bit definition for TIM_CR2 register  ********************/
+#define TIM_CR2_CCPC_Pos          (0U)
+#define TIM_CR2_CCPC_Msk          (0x1UL << TIM_CR2_CCPC_Pos)                   /*!< 0x00000001 */
+#define TIM_CR2_CCPC              TIM_CR2_CCPC_Msk                             /*!<Capture/Compare Preloaded Control        */
+#define TIM_CR2_CCUS_Pos          (2U)
+#define TIM_CR2_CCUS_Msk          (0x1UL << TIM_CR2_CCUS_Pos)                   /*!< 0x00000004 */
+#define TIM_CR2_CCUS              TIM_CR2_CCUS_Msk                             /*!<Capture/Compare Control Update Selection */
+#define TIM_CR2_CCDS_Pos          (3U)
+#define TIM_CR2_CCDS_Msk          (0x1UL << TIM_CR2_CCDS_Pos)                   /*!< 0x00000008 */
+#define TIM_CR2_CCDS              TIM_CR2_CCDS_Msk                             /*!<Capture/Compare DMA Selection            */
+
+#define TIM_CR2_MMS_Pos           (4U)
+#define TIM_CR2_MMS_Msk           (0x7UL << TIM_CR2_MMS_Pos)                    /*!< 0x00000070 */
+#define TIM_CR2_MMS               TIM_CR2_MMS_Msk                              /*!<MMS[2:0] bits (Master Mode Selection) */
+#define TIM_CR2_MMS_0             (0x1UL << TIM_CR2_MMS_Pos)                    /*!< 0x0010 */
+#define TIM_CR2_MMS_1             (0x2UL << TIM_CR2_MMS_Pos)                    /*!< 0x0020 */
+#define TIM_CR2_MMS_2             (0x4UL << TIM_CR2_MMS_Pos)                    /*!< 0x0040 */
+
+#define TIM_CR2_TI1S_Pos          (7U)
+#define TIM_CR2_TI1S_Msk          (0x1UL << TIM_CR2_TI1S_Pos)                   /*!< 0x00000080 */
+#define TIM_CR2_TI1S              TIM_CR2_TI1S_Msk                             /*!<TI1 Selection */
+#define TIM_CR2_OIS1_Pos          (8U)
+#define TIM_CR2_OIS1_Msk          (0x1UL << TIM_CR2_OIS1_Pos)                   /*!< 0x00000100 */
+#define TIM_CR2_OIS1              TIM_CR2_OIS1_Msk                             /*!<Output Idle state 1 (OC1 output)  */
+#define TIM_CR2_OIS1N_Pos         (9U)
+#define TIM_CR2_OIS1N_Msk         (0x1UL << TIM_CR2_OIS1N_Pos)                  /*!< 0x00000200 */
+#define TIM_CR2_OIS1N             TIM_CR2_OIS1N_Msk                            /*!<Output Idle state 1 (OC1N output) */
+#define TIM_CR2_OIS2_Pos          (10U)
+#define TIM_CR2_OIS2_Msk          (0x1UL << TIM_CR2_OIS2_Pos)                   /*!< 0x00000400 */
+#define TIM_CR2_OIS2              TIM_CR2_OIS2_Msk                             /*!<Output Idle state 2 (OC2 output)  */
+#define TIM_CR2_OIS2N_Pos         (11U)
+#define TIM_CR2_OIS2N_Msk         (0x1UL << TIM_CR2_OIS2N_Pos)                  /*!< 0x00000800 */
+#define TIM_CR2_OIS2N             TIM_CR2_OIS2N_Msk                            /*!<Output Idle state 2 (OC2N output) */
+#define TIM_CR2_OIS3_Pos          (12U)
+#define TIM_CR2_OIS3_Msk          (0x1UL << TIM_CR2_OIS3_Pos)                   /*!< 0x00001000 */
+#define TIM_CR2_OIS3              TIM_CR2_OIS3_Msk                             /*!<Output Idle state 3 (OC3 output)  */
+#define TIM_CR2_OIS3N_Pos         (13U)
+#define TIM_CR2_OIS3N_Msk         (0x1UL << TIM_CR2_OIS3N_Pos)                  /*!< 0x00002000 */
+#define TIM_CR2_OIS3N             TIM_CR2_OIS3N_Msk                            /*!<Output Idle state 3 (OC3N output) */
+#define TIM_CR2_OIS4_Pos          (14U)
+#define TIM_CR2_OIS4_Msk          (0x1UL << TIM_CR2_OIS4_Pos)                   /*!< 0x00004000 */
+#define TIM_CR2_OIS4              TIM_CR2_OIS4_Msk                             /*!<Output Idle state 4 (OC4 output)  */
+
+/*******************  Bit definition for TIM_SMCR register  *******************/
+#define TIM_SMCR_SMS_Pos          (0U)
+#define TIM_SMCR_SMS_Msk          (0x7UL << TIM_SMCR_SMS_Pos)                   /*!< 0x00000007 */
+#define TIM_SMCR_SMS              TIM_SMCR_SMS_Msk                             /*!<SMS[2:0] bits (Slave mode selection)    */
+#define TIM_SMCR_SMS_0            (0x1UL << TIM_SMCR_SMS_Pos)                   /*!< 0x0001 */
+#define TIM_SMCR_SMS_1            (0x2UL << TIM_SMCR_SMS_Pos)                   /*!< 0x0002 */
+#define TIM_SMCR_SMS_2            (0x4UL << TIM_SMCR_SMS_Pos)                   /*!< 0x0004 */
+
+#define TIM_SMCR_TS_Pos           (4U)
+#define TIM_SMCR_TS_Msk           (0x7UL << TIM_SMCR_TS_Pos)                    /*!< 0x00000070 */
+#define TIM_SMCR_TS               TIM_SMCR_TS_Msk                              /*!<TS[2:0] bits (Trigger selection)        */
+#define TIM_SMCR_TS_0             (0x1UL << TIM_SMCR_TS_Pos)                    /*!< 0x0010 */
+#define TIM_SMCR_TS_1             (0x2UL << TIM_SMCR_TS_Pos)                    /*!< 0x0020 */
+#define TIM_SMCR_TS_2             (0x4UL << TIM_SMCR_TS_Pos)                    /*!< 0x0040 */
+
+#define TIM_SMCR_MSM_Pos          (7U)
+#define TIM_SMCR_MSM_Msk          (0x1UL << TIM_SMCR_MSM_Pos)                   /*!< 0x00000080 */
+#define TIM_SMCR_MSM              TIM_SMCR_MSM_Msk                             /*!<Master/slave mode                       */
+
+#define TIM_SMCR_ETF_Pos          (8U)
+#define TIM_SMCR_ETF_Msk          (0xFUL << TIM_SMCR_ETF_Pos)                   /*!< 0x00000F00 */
+#define TIM_SMCR_ETF              TIM_SMCR_ETF_Msk                             /*!<ETF[3:0] bits (External trigger filter) */
+#define TIM_SMCR_ETF_0            (0x1UL << TIM_SMCR_ETF_Pos)                   /*!< 0x0100 */
+#define TIM_SMCR_ETF_1            (0x2UL << TIM_SMCR_ETF_Pos)                   /*!< 0x0200 */
+#define TIM_SMCR_ETF_2            (0x4UL << TIM_SMCR_ETF_Pos)                   /*!< 0x0400 */
+#define TIM_SMCR_ETF_3            (0x8UL << TIM_SMCR_ETF_Pos)                   /*!< 0x0800 */
+
+#define TIM_SMCR_ETPS_Pos         (12U)
+#define TIM_SMCR_ETPS_Msk         (0x3UL << TIM_SMCR_ETPS_Pos)                  /*!< 0x00003000 */
+#define TIM_SMCR_ETPS             TIM_SMCR_ETPS_Msk                            /*!<ETPS[1:0] bits (External trigger prescaler) */
+#define TIM_SMCR_ETPS_0           (0x1UL << TIM_SMCR_ETPS_Pos)                  /*!< 0x1000 */
+#define TIM_SMCR_ETPS_1           (0x2UL << TIM_SMCR_ETPS_Pos)                  /*!< 0x2000 */
+
+#define TIM_SMCR_ECE_Pos          (14U)
+#define TIM_SMCR_ECE_Msk          (0x1UL << TIM_SMCR_ECE_Pos)                   /*!< 0x00004000 */
+#define TIM_SMCR_ECE              TIM_SMCR_ECE_Msk                             /*!<External clock enable     */
+#define TIM_SMCR_ETP_Pos          (15U)
+#define TIM_SMCR_ETP_Msk          (0x1UL << TIM_SMCR_ETP_Pos)                   /*!< 0x00008000 */
+#define TIM_SMCR_ETP              TIM_SMCR_ETP_Msk                             /*!<External trigger polarity */
+
+/*******************  Bit definition for TIM_DIER register  *******************/
+#define TIM_DIER_UIE_Pos          (0U)
+#define TIM_DIER_UIE_Msk          (0x1UL << TIM_DIER_UIE_Pos)                   /*!< 0x00000001 */
+#define TIM_DIER_UIE              TIM_DIER_UIE_Msk                             /*!<Update interrupt enable */
+#define TIM_DIER_CC1IE_Pos        (1U)
+#define TIM_DIER_CC1IE_Msk        (0x1UL << TIM_DIER_CC1IE_Pos)                 /*!< 0x00000002 */
+#define TIM_DIER_CC1IE            TIM_DIER_CC1IE_Msk                           /*!<Capture/Compare 1 interrupt enable   */
+#define TIM_DIER_CC2IE_Pos        (2U)
+#define TIM_DIER_CC2IE_Msk        (0x1UL << TIM_DIER_CC2IE_Pos)                 /*!< 0x00000004 */
+#define TIM_DIER_CC2IE            TIM_DIER_CC2IE_Msk                           /*!<Capture/Compare 2 interrupt enable   */
+#define TIM_DIER_CC3IE_Pos        (3U)
+#define TIM_DIER_CC3IE_Msk        (0x1UL << TIM_DIER_CC3IE_Pos)                 /*!< 0x00000008 */
+#define TIM_DIER_CC3IE            TIM_DIER_CC3IE_Msk                           /*!<Capture/Compare 3 interrupt enable   */
+#define TIM_DIER_CC4IE_Pos        (4U)
+#define TIM_DIER_CC4IE_Msk        (0x1UL << TIM_DIER_CC4IE_Pos)                 /*!< 0x00000010 */
+#define TIM_DIER_CC4IE            TIM_DIER_CC4IE_Msk                           /*!<Capture/Compare 4 interrupt enable   */
+#define TIM_DIER_COMIE_Pos        (5U)
+#define TIM_DIER_COMIE_Msk        (0x1UL << TIM_DIER_COMIE_Pos)                 /*!< 0x00000020 */
+#define TIM_DIER_COMIE            TIM_DIER_COMIE_Msk                           /*!<COM interrupt enable                 */
+#define TIM_DIER_TIE_Pos          (6U)
+#define TIM_DIER_TIE_Msk          (0x1UL << TIM_DIER_TIE_Pos)                   /*!< 0x00000040 */
+#define TIM_DIER_TIE              TIM_DIER_TIE_Msk                             /*!<Trigger interrupt enable             */
+#define TIM_DIER_BIE_Pos          (7U)
+#define TIM_DIER_BIE_Msk          (0x1UL << TIM_DIER_BIE_Pos)                   /*!< 0x00000080 */
+#define TIM_DIER_BIE              TIM_DIER_BIE_Msk                             /*!<Break interrupt enable               */
+#define TIM_DIER_UDE_Pos          (8U)
+#define TIM_DIER_UDE_Msk          (0x1UL << TIM_DIER_UDE_Pos)                   /*!< 0x00000100 */
+#define TIM_DIER_UDE              TIM_DIER_UDE_Msk                             /*!<Update DMA request enable            */
+#define TIM_DIER_CC1DE_Pos        (9U)
+#define TIM_DIER_CC1DE_Msk        (0x1UL << TIM_DIER_CC1DE_Pos)                 /*!< 0x00000200 */
+#define TIM_DIER_CC1DE            TIM_DIER_CC1DE_Msk                           /*!<Capture/Compare 1 DMA request enable */
+#define TIM_DIER_CC2DE_Pos        (10U)
+#define TIM_DIER_CC2DE_Msk        (0x1UL << TIM_DIER_CC2DE_Pos)                 /*!< 0x00000400 */
+#define TIM_DIER_CC2DE            TIM_DIER_CC2DE_Msk                           /*!<Capture/Compare 2 DMA request enable */
+#define TIM_DIER_CC3DE_Pos        (11U)
+#define TIM_DIER_CC3DE_Msk        (0x1UL << TIM_DIER_CC3DE_Pos)                 /*!< 0x00000800 */
+#define TIM_DIER_CC3DE            TIM_DIER_CC3DE_Msk                           /*!<Capture/Compare 3 DMA request enable */
+#define TIM_DIER_CC4DE_Pos        (12U)
+#define TIM_DIER_CC4DE_Msk        (0x1UL << TIM_DIER_CC4DE_Pos)                 /*!< 0x00001000 */
+#define TIM_DIER_CC4DE            TIM_DIER_CC4DE_Msk                           /*!<Capture/Compare 4 DMA request enable */
+#define TIM_DIER_COMDE_Pos        (13U)
+#define TIM_DIER_COMDE_Msk        (0x1UL << TIM_DIER_COMDE_Pos)                 /*!< 0x00002000 */
+#define TIM_DIER_COMDE            TIM_DIER_COMDE_Msk                           /*!<COM DMA request enable               */
+#define TIM_DIER_TDE_Pos          (14U)
+#define TIM_DIER_TDE_Msk          (0x1UL << TIM_DIER_TDE_Pos)                   /*!< 0x00004000 */
+#define TIM_DIER_TDE              TIM_DIER_TDE_Msk                             /*!<Trigger DMA request enable           */
+
+/********************  Bit definition for TIM_SR register  ********************/
+#define TIM_SR_UIF_Pos            (0U)
+#define TIM_SR_UIF_Msk            (0x1UL << TIM_SR_UIF_Pos)                     /*!< 0x00000001 */
+#define TIM_SR_UIF                TIM_SR_UIF_Msk                               /*!<Update interrupt Flag              */
+#define TIM_SR_CC1IF_Pos          (1U)
+#define TIM_SR_CC1IF_Msk          (0x1UL << TIM_SR_CC1IF_Pos)                   /*!< 0x00000002 */
+#define TIM_SR_CC1IF              TIM_SR_CC1IF_Msk                             /*!<Capture/Compare 1 interrupt Flag   */
+#define TIM_SR_CC2IF_Pos          (2U)
+#define TIM_SR_CC2IF_Msk          (0x1UL << TIM_SR_CC2IF_Pos)                   /*!< 0x00000004 */
+#define TIM_SR_CC2IF              TIM_SR_CC2IF_Msk                             /*!<Capture/Compare 2 interrupt Flag   */
+#define TIM_SR_CC3IF_Pos          (3U)
+#define TIM_SR_CC3IF_Msk          (0x1UL << TIM_SR_CC3IF_Pos)                   /*!< 0x00000008 */
+#define TIM_SR_CC3IF              TIM_SR_CC3IF_Msk                             /*!<Capture/Compare 3 interrupt Flag   */
+#define TIM_SR_CC4IF_Pos          (4U)
+#define TIM_SR_CC4IF_Msk          (0x1UL << TIM_SR_CC4IF_Pos)                   /*!< 0x00000010 */
+#define TIM_SR_CC4IF              TIM_SR_CC4IF_Msk                             /*!<Capture/Compare 4 interrupt Flag   */
+#define TIM_SR_COMIF_Pos          (5U)
+#define TIM_SR_COMIF_Msk          (0x1UL << TIM_SR_COMIF_Pos)                   /*!< 0x00000020 */
+#define TIM_SR_COMIF              TIM_SR_COMIF_Msk                             /*!<COM interrupt Flag                 */
+#define TIM_SR_TIF_Pos            (6U)
+#define TIM_SR_TIF_Msk            (0x1UL << TIM_SR_TIF_Pos)                     /*!< 0x00000040 */
+#define TIM_SR_TIF                TIM_SR_TIF_Msk                               /*!<Trigger interrupt Flag             */
+#define TIM_SR_BIF_Pos            (7U)
+#define TIM_SR_BIF_Msk            (0x1UL << TIM_SR_BIF_Pos)                     /*!< 0x00000080 */
+#define TIM_SR_BIF                TIM_SR_BIF_Msk                               /*!<Break interrupt Flag               */
+#define TIM_SR_CC1OF_Pos          (9U)
+#define TIM_SR_CC1OF_Msk          (0x1UL << TIM_SR_CC1OF_Pos)                   /*!< 0x00000200 */
+#define TIM_SR_CC1OF              TIM_SR_CC1OF_Msk                             /*!<Capture/Compare 1 Overcapture Flag */
+#define TIM_SR_CC2OF_Pos          (10U)
+#define TIM_SR_CC2OF_Msk          (0x1UL << TIM_SR_CC2OF_Pos)                   /*!< 0x00000400 */
+#define TIM_SR_CC2OF              TIM_SR_CC2OF_Msk                             /*!<Capture/Compare 2 Overcapture Flag */
+#define TIM_SR_CC3OF_Pos          (11U)
+#define TIM_SR_CC3OF_Msk          (0x1UL << TIM_SR_CC3OF_Pos)                   /*!< 0x00000800 */
+#define TIM_SR_CC3OF              TIM_SR_CC3OF_Msk                             /*!<Capture/Compare 3 Overcapture Flag */
+#define TIM_SR_CC4OF_Pos          (12U)
+#define TIM_SR_CC4OF_Msk          (0x1UL << TIM_SR_CC4OF_Pos)                   /*!< 0x00001000 */
+#define TIM_SR_CC4OF              TIM_SR_CC4OF_Msk                             /*!<Capture/Compare 4 Overcapture Flag */
+
+/*******************  Bit definition for TIM_EGR register  ********************/
+#define TIM_EGR_UG_Pos            (0U)
+#define TIM_EGR_UG_Msk            (0x1UL << TIM_EGR_UG_Pos)                     /*!< 0x00000001 */
+#define TIM_EGR_UG                TIM_EGR_UG_Msk                               /*!<Update Generation                         */
+#define TIM_EGR_CC1G_Pos          (1U)
+#define TIM_EGR_CC1G_Msk          (0x1UL << TIM_EGR_CC1G_Pos)                   /*!< 0x00000002 */
+#define TIM_EGR_CC1G              TIM_EGR_CC1G_Msk                             /*!<Capture/Compare 1 Generation              */
+#define TIM_EGR_CC2G_Pos          (2U)
+#define TIM_EGR_CC2G_Msk          (0x1UL << TIM_EGR_CC2G_Pos)                   /*!< 0x00000004 */
+#define TIM_EGR_CC2G              TIM_EGR_CC2G_Msk                             /*!<Capture/Compare 2 Generation              */
+#define TIM_EGR_CC3G_Pos          (3U)
+#define TIM_EGR_CC3G_Msk          (0x1UL << TIM_EGR_CC3G_Pos)                   /*!< 0x00000008 */
+#define TIM_EGR_CC3G              TIM_EGR_CC3G_Msk                             /*!<Capture/Compare 3 Generation              */
+#define TIM_EGR_CC4G_Pos          (4U)
+#define TIM_EGR_CC4G_Msk          (0x1UL << TIM_EGR_CC4G_Pos)                   /*!< 0x00000010 */
+#define TIM_EGR_CC4G              TIM_EGR_CC4G_Msk                             /*!<Capture/Compare 4 Generation              */
+#define TIM_EGR_COMG_Pos          (5U)
+#define TIM_EGR_COMG_Msk          (0x1UL << TIM_EGR_COMG_Pos)                   /*!< 0x00000020 */
+#define TIM_EGR_COMG              TIM_EGR_COMG_Msk                             /*!<Capture/Compare Control Update Generation */
+#define TIM_EGR_TG_Pos            (6U)
+#define TIM_EGR_TG_Msk            (0x1UL << TIM_EGR_TG_Pos)                     /*!< 0x00000040 */
+#define TIM_EGR_TG                TIM_EGR_TG_Msk                               /*!<Trigger Generation                        */
+#define TIM_EGR_BG_Pos            (7U)
+#define TIM_EGR_BG_Msk            (0x1UL << TIM_EGR_BG_Pos)                     /*!< 0x00000080 */
+#define TIM_EGR_BG                TIM_EGR_BG_Msk                               /*!<Break Generation                          */
+
+/******************  Bit definition for TIM_CCMR1 register  *******************/
+#define TIM_CCMR1_CC1S_Pos        (0U)
+#define TIM_CCMR1_CC1S_Msk        (0x3UL << TIM_CCMR1_CC1S_Pos)                 /*!< 0x00000003 */
+#define TIM_CCMR1_CC1S            TIM_CCMR1_CC1S_Msk                           /*!<CC1S[1:0] bits (Capture/Compare 1 Selection) */
+#define TIM_CCMR1_CC1S_0          (0x1UL << TIM_CCMR1_CC1S_Pos)                 /*!< 0x0001 */
+#define TIM_CCMR1_CC1S_1          (0x2UL << TIM_CCMR1_CC1S_Pos)                 /*!< 0x0002 */
+
+#define TIM_CCMR1_OC1FE_Pos       (2U)
+#define TIM_CCMR1_OC1FE_Msk       (0x1UL << TIM_CCMR1_OC1FE_Pos)                /*!< 0x00000004 */
+#define TIM_CCMR1_OC1FE           TIM_CCMR1_OC1FE_Msk                          /*!<Output Compare 1 Fast enable                 */
+#define TIM_CCMR1_OC1PE_Pos       (3U)
+#define TIM_CCMR1_OC1PE_Msk       (0x1UL << TIM_CCMR1_OC1PE_Pos)                /*!< 0x00000008 */
+#define TIM_CCMR1_OC1PE           TIM_CCMR1_OC1PE_Msk                          /*!<Output Compare 1 Preload enable              */
+
+#define TIM_CCMR1_OC1M_Pos        (4U)
+#define TIM_CCMR1_OC1M_Msk        (0x7UL << TIM_CCMR1_OC1M_Pos)                 /*!< 0x00000070 */
+#define TIM_CCMR1_OC1M            TIM_CCMR1_OC1M_Msk                           /*!<OC1M[2:0] bits (Output Compare 1 Mode)       */
+#define TIM_CCMR1_OC1M_0          (0x1UL << TIM_CCMR1_OC1M_Pos)                 /*!< 0x0010 */
+#define TIM_CCMR1_OC1M_1          (0x2UL << TIM_CCMR1_OC1M_Pos)                 /*!< 0x0020 */
+#define TIM_CCMR1_OC1M_2          (0x4UL << TIM_CCMR1_OC1M_Pos)                 /*!< 0x0040 */
+
+#define TIM_CCMR1_OC1CE_Pos       (7U)
+#define TIM_CCMR1_OC1CE_Msk       (0x1UL << TIM_CCMR1_OC1CE_Pos)                /*!< 0x00000080 */
+#define TIM_CCMR1_OC1CE           TIM_CCMR1_OC1CE_Msk                          /*!<Output Compare 1Clear Enable                 */
+
+#define TIM_CCMR1_CC2S_Pos        (8U)
+#define TIM_CCMR1_CC2S_Msk        (0x3UL << TIM_CCMR1_CC2S_Pos)                 /*!< 0x00000300 */
+#define TIM_CCMR1_CC2S            TIM_CCMR1_CC2S_Msk                           /*!<CC2S[1:0] bits (Capture/Compare 2 Selection) */
+#define TIM_CCMR1_CC2S_0          (0x1UL << TIM_CCMR1_CC2S_Pos)                 /*!< 0x0100 */
+#define TIM_CCMR1_CC2S_1          (0x2UL << TIM_CCMR1_CC2S_Pos)                 /*!< 0x0200 */
+
+#define TIM_CCMR1_OC2FE_Pos       (10U)
+#define TIM_CCMR1_OC2FE_Msk       (0x1UL << TIM_CCMR1_OC2FE_Pos)                /*!< 0x00000400 */
+#define TIM_CCMR1_OC2FE           TIM_CCMR1_OC2FE_Msk                          /*!<Output Compare 2 Fast enable                 */
+#define TIM_CCMR1_OC2PE_Pos       (11U)
+#define TIM_CCMR1_OC2PE_Msk       (0x1UL << TIM_CCMR1_OC2PE_Pos)                /*!< 0x00000800 */
+#define TIM_CCMR1_OC2PE           TIM_CCMR1_OC2PE_Msk                          /*!<Output Compare 2 Preload enable              */
+
+#define TIM_CCMR1_OC2M_Pos        (12U)
+#define TIM_CCMR1_OC2M_Msk        (0x7UL << TIM_CCMR1_OC2M_Pos)                 /*!< 0x00007000 */
+#define TIM_CCMR1_OC2M            TIM_CCMR1_OC2M_Msk                           /*!<OC2M[2:0] bits (Output Compare 2 Mode)       */
+#define TIM_CCMR1_OC2M_0          (0x1UL << TIM_CCMR1_OC2M_Pos)                 /*!< 0x1000 */
+#define TIM_CCMR1_OC2M_1          (0x2UL << TIM_CCMR1_OC2M_Pos)                 /*!< 0x2000 */
+#define TIM_CCMR1_OC2M_2          (0x4UL << TIM_CCMR1_OC2M_Pos)                 /*!< 0x4000 */
+
+#define TIM_CCMR1_OC2CE_Pos       (15U)
+#define TIM_CCMR1_OC2CE_Msk       (0x1UL << TIM_CCMR1_OC2CE_Pos)                /*!< 0x00008000 */
+#define TIM_CCMR1_OC2CE           TIM_CCMR1_OC2CE_Msk                          /*!<Output Compare 2 Clear Enable */
+
+/*----------------------------------------------------------------------------*/
+
+#define TIM_CCMR1_IC1PSC_Pos      (2U)
+#define TIM_CCMR1_IC1PSC_Msk      (0x3UL << TIM_CCMR1_IC1PSC_Pos)               /*!< 0x0000000C */
+#define TIM_CCMR1_IC1PSC          TIM_CCMR1_IC1PSC_Msk                         /*!<IC1PSC[1:0] bits (Input Capture 1 Prescaler) */
+#define TIM_CCMR1_IC1PSC_0        (0x1UL << TIM_CCMR1_IC1PSC_Pos)               /*!< 0x0004 */
+#define TIM_CCMR1_IC1PSC_1        (0x2UL << TIM_CCMR1_IC1PSC_Pos)               /*!< 0x0008 */
+
+#define TIM_CCMR1_IC1F_Pos        (4U)
+#define TIM_CCMR1_IC1F_Msk        (0xFUL << TIM_CCMR1_IC1F_Pos)                 /*!< 0x000000F0 */
+#define TIM_CCMR1_IC1F            TIM_CCMR1_IC1F_Msk                           /*!<IC1F[3:0] bits (Input Capture 1 Filter)      */
+#define TIM_CCMR1_IC1F_0          (0x1UL << TIM_CCMR1_IC1F_Pos)                 /*!< 0x0010 */
+#define TIM_CCMR1_IC1F_1          (0x2UL << TIM_CCMR1_IC1F_Pos)                 /*!< 0x0020 */
+#define TIM_CCMR1_IC1F_2          (0x4UL << TIM_CCMR1_IC1F_Pos)                 /*!< 0x0040 */
+#define TIM_CCMR1_IC1F_3          (0x8UL << TIM_CCMR1_IC1F_Pos)                 /*!< 0x0080 */
+
+#define TIM_CCMR1_IC2PSC_Pos      (10U)
+#define TIM_CCMR1_IC2PSC_Msk      (0x3UL << TIM_CCMR1_IC2PSC_Pos)               /*!< 0x00000C00 */
+#define TIM_CCMR1_IC2PSC          TIM_CCMR1_IC2PSC_Msk                         /*!<IC2PSC[1:0] bits (Input Capture 2 Prescaler)  */
+#define TIM_CCMR1_IC2PSC_0        (0x1UL << TIM_CCMR1_IC2PSC_Pos)               /*!< 0x0400 */
+#define TIM_CCMR1_IC2PSC_1        (0x2UL << TIM_CCMR1_IC2PSC_Pos)               /*!< 0x0800 */
+
+#define TIM_CCMR1_IC2F_Pos        (12U)
+#define TIM_CCMR1_IC2F_Msk        (0xFUL << TIM_CCMR1_IC2F_Pos)                 /*!< 0x0000F000 */
+#define TIM_CCMR1_IC2F            TIM_CCMR1_IC2F_Msk                           /*!<IC2F[3:0] bits (Input Capture 2 Filter)       */
+#define TIM_CCMR1_IC2F_0          (0x1UL << TIM_CCMR1_IC2F_Pos)                 /*!< 0x1000 */
+#define TIM_CCMR1_IC2F_1          (0x2UL << TIM_CCMR1_IC2F_Pos)                 /*!< 0x2000 */
+#define TIM_CCMR1_IC2F_2          (0x4UL << TIM_CCMR1_IC2F_Pos)                 /*!< 0x4000 */
+#define TIM_CCMR1_IC2F_3          (0x8UL << TIM_CCMR1_IC2F_Pos)                 /*!< 0x8000 */
+
+/******************  Bit definition for TIM_CCMR2 register  *******************/
+#define TIM_CCMR2_CC3S_Pos        (0U)
+#define TIM_CCMR2_CC3S_Msk        (0x3UL << TIM_CCMR2_CC3S_Pos)                 /*!< 0x00000003 */
+#define TIM_CCMR2_CC3S            TIM_CCMR2_CC3S_Msk                           /*!<CC3S[1:0] bits (Capture/Compare 3 Selection)  */
+#define TIM_CCMR2_CC3S_0          (0x1UL << TIM_CCMR2_CC3S_Pos)                 /*!< 0x0001 */
+#define TIM_CCMR2_CC3S_1          (0x2UL << TIM_CCMR2_CC3S_Pos)                 /*!< 0x0002 */
+
+#define TIM_CCMR2_OC3FE_Pos       (2U)
+#define TIM_CCMR2_OC3FE_Msk       (0x1UL << TIM_CCMR2_OC3FE_Pos)                /*!< 0x00000004 */
+#define TIM_CCMR2_OC3FE           TIM_CCMR2_OC3FE_Msk                          /*!<Output Compare 3 Fast enable           */
+#define TIM_CCMR2_OC3PE_Pos       (3U)
+#define TIM_CCMR2_OC3PE_Msk       (0x1UL << TIM_CCMR2_OC3PE_Pos)                /*!< 0x00000008 */
+#define TIM_CCMR2_OC3PE           TIM_CCMR2_OC3PE_Msk                          /*!<Output Compare 3 Preload enable        */
+
+#define TIM_CCMR2_OC3M_Pos        (4U)
+#define TIM_CCMR2_OC3M_Msk        (0x7UL << TIM_CCMR2_OC3M_Pos)                 /*!< 0x00000070 */
+#define TIM_CCMR2_OC3M            TIM_CCMR2_OC3M_Msk                           /*!<OC3M[2:0] bits (Output Compare 3 Mode) */
+#define TIM_CCMR2_OC3M_0          (0x1UL << TIM_CCMR2_OC3M_Pos)                 /*!< 0x0010 */
+#define TIM_CCMR2_OC3M_1          (0x2UL << TIM_CCMR2_OC3M_Pos)                 /*!< 0x0020 */
+#define TIM_CCMR2_OC3M_2          (0x4UL << TIM_CCMR2_OC3M_Pos)                 /*!< 0x0040 */
+
+#define TIM_CCMR2_OC3CE_Pos       (7U)
+#define TIM_CCMR2_OC3CE_Msk       (0x1UL << TIM_CCMR2_OC3CE_Pos)                /*!< 0x00000080 */
+#define TIM_CCMR2_OC3CE           TIM_CCMR2_OC3CE_Msk                          /*!<Output Compare 3 Clear Enable */
+
+#define TIM_CCMR2_CC4S_Pos        (8U)
+#define TIM_CCMR2_CC4S_Msk        (0x3UL << TIM_CCMR2_CC4S_Pos)                 /*!< 0x00000300 */
+#define TIM_CCMR2_CC4S            TIM_CCMR2_CC4S_Msk                           /*!<CC4S[1:0] bits (Capture/Compare 4 Selection) */
+#define TIM_CCMR2_CC4S_0          (0x1UL << TIM_CCMR2_CC4S_Pos)                 /*!< 0x0100 */
+#define TIM_CCMR2_CC4S_1          (0x2UL << TIM_CCMR2_CC4S_Pos)                 /*!< 0x0200 */
+
+#define TIM_CCMR2_OC4FE_Pos       (10U)
+#define TIM_CCMR2_OC4FE_Msk       (0x1UL << TIM_CCMR2_OC4FE_Pos)                /*!< 0x00000400 */
+#define TIM_CCMR2_OC4FE           TIM_CCMR2_OC4FE_Msk                          /*!<Output Compare 4 Fast enable    */
+#define TIM_CCMR2_OC4PE_Pos       (11U)
+#define TIM_CCMR2_OC4PE_Msk       (0x1UL << TIM_CCMR2_OC4PE_Pos)                /*!< 0x00000800 */
+#define TIM_CCMR2_OC4PE           TIM_CCMR2_OC4PE_Msk                          /*!<Output Compare 4 Preload enable */
+
+#define TIM_CCMR2_OC4M_Pos        (12U)
+#define TIM_CCMR2_OC4M_Msk        (0x7UL << TIM_CCMR2_OC4M_Pos)                 /*!< 0x00007000 */
+#define TIM_CCMR2_OC4M            TIM_CCMR2_OC4M_Msk                           /*!<OC4M[2:0] bits (Output Compare 4 Mode) */
+#define TIM_CCMR2_OC4M_0          (0x1UL << TIM_CCMR2_OC4M_Pos)                 /*!< 0x1000 */
+#define TIM_CCMR2_OC4M_1          (0x2UL << TIM_CCMR2_OC4M_Pos)                 /*!< 0x2000 */
+#define TIM_CCMR2_OC4M_2          (0x4UL << TIM_CCMR2_OC4M_Pos)                 /*!< 0x4000 */
+
+#define TIM_CCMR2_OC4CE_Pos       (15U)
+#define TIM_CCMR2_OC4CE_Msk       (0x1UL << TIM_CCMR2_OC4CE_Pos)                /*!< 0x00008000 */
+#define TIM_CCMR2_OC4CE           TIM_CCMR2_OC4CE_Msk                          /*!<Output Compare 4 Clear Enable */
+
+/*----------------------------------------------------------------------------*/
+
+#define TIM_CCMR2_IC3PSC_Pos      (2U)
+#define TIM_CCMR2_IC3PSC_Msk      (0x3UL << TIM_CCMR2_IC3PSC_Pos)               /*!< 0x0000000C */
+#define TIM_CCMR2_IC3PSC          TIM_CCMR2_IC3PSC_Msk                         /*!<IC3PSC[1:0] bits (Input Capture 3 Prescaler) */
+#define TIM_CCMR2_IC3PSC_0        (0x1UL << TIM_CCMR2_IC3PSC_Pos)               /*!< 0x0004 */
+#define TIM_CCMR2_IC3PSC_1        (0x2UL << TIM_CCMR2_IC3PSC_Pos)               /*!< 0x0008 */
+
+#define TIM_CCMR2_IC3F_Pos        (4U)
+#define TIM_CCMR2_IC3F_Msk        (0xFUL << TIM_CCMR2_IC3F_Pos)                 /*!< 0x000000F0 */
+#define TIM_CCMR2_IC3F            TIM_CCMR2_IC3F_Msk                           /*!<IC3F[3:0] bits (Input Capture 3 Filter) */
+#define TIM_CCMR2_IC3F_0          (0x1UL << TIM_CCMR2_IC3F_Pos)                 /*!< 0x0010 */
+#define TIM_CCMR2_IC3F_1          (0x2UL << TIM_CCMR2_IC3F_Pos)                 /*!< 0x0020 */
+#define TIM_CCMR2_IC3F_2          (0x4UL << TIM_CCMR2_IC3F_Pos)                 /*!< 0x0040 */
+#define TIM_CCMR2_IC3F_3          (0x8UL << TIM_CCMR2_IC3F_Pos)                 /*!< 0x0080 */
+
+#define TIM_CCMR2_IC4PSC_Pos      (10U)
+#define TIM_CCMR2_IC4PSC_Msk      (0x3UL << TIM_CCMR2_IC4PSC_Pos)               /*!< 0x00000C00 */
+#define TIM_CCMR2_IC4PSC          TIM_CCMR2_IC4PSC_Msk                         /*!<IC4PSC[1:0] bits (Input Capture 4 Prescaler) */
+#define TIM_CCMR2_IC4PSC_0        (0x1UL << TIM_CCMR2_IC4PSC_Pos)               /*!< 0x0400 */
+#define TIM_CCMR2_IC4PSC_1        (0x2UL << TIM_CCMR2_IC4PSC_Pos)               /*!< 0x0800 */
+
+#define TIM_CCMR2_IC4F_Pos        (12U)
+#define TIM_CCMR2_IC4F_Msk        (0xFUL << TIM_CCMR2_IC4F_Pos)                 /*!< 0x0000F000 */
+#define TIM_CCMR2_IC4F            TIM_CCMR2_IC4F_Msk                           /*!<IC4F[3:0] bits (Input Capture 4 Filter) */
+#define TIM_CCMR2_IC4F_0          (0x1UL << TIM_CCMR2_IC4F_Pos)                 /*!< 0x1000 */
+#define TIM_CCMR2_IC4F_1          (0x2UL << TIM_CCMR2_IC4F_Pos)                 /*!< 0x2000 */
+#define TIM_CCMR2_IC4F_2          (0x4UL << TIM_CCMR2_IC4F_Pos)                 /*!< 0x4000 */
+#define TIM_CCMR2_IC4F_3          (0x8UL << TIM_CCMR2_IC4F_Pos)                 /*!< 0x8000 */
+
+/*******************  Bit definition for TIM_CCER register  *******************/
+#define TIM_CCER_CC1E_Pos         (0U)
+#define TIM_CCER_CC1E_Msk         (0x1UL << TIM_CCER_CC1E_Pos)                  /*!< 0x00000001 */
+#define TIM_CCER_CC1E             TIM_CCER_CC1E_Msk                            /*!<Capture/Compare 1 output enable                 */
+#define TIM_CCER_CC1P_Pos         (1U)
+#define TIM_CCER_CC1P_Msk         (0x1UL << TIM_CCER_CC1P_Pos)                  /*!< 0x00000002 */
+#define TIM_CCER_CC1P             TIM_CCER_CC1P_Msk                            /*!<Capture/Compare 1 output Polarity               */
+#define TIM_CCER_CC1NE_Pos        (2U)
+#define TIM_CCER_CC1NE_Msk        (0x1UL << TIM_CCER_CC1NE_Pos)                 /*!< 0x00000004 */
+#define TIM_CCER_CC1NE            TIM_CCER_CC1NE_Msk                           /*!<Capture/Compare 1 Complementary output enable   */
+#define TIM_CCER_CC1NP_Pos        (3U)
+#define TIM_CCER_CC1NP_Msk        (0x1UL << TIM_CCER_CC1NP_Pos)                 /*!< 0x00000008 */
+#define TIM_CCER_CC1NP            TIM_CCER_CC1NP_Msk                           /*!<Capture/Compare 1 Complementary output Polarity */
+#define TIM_CCER_CC2E_Pos         (4U)
+#define TIM_CCER_CC2E_Msk         (0x1UL << TIM_CCER_CC2E_Pos)                  /*!< 0x00000010 */
+#define TIM_CCER_CC2E             TIM_CCER_CC2E_Msk                            /*!<Capture/Compare 2 output enable                 */
+#define TIM_CCER_CC2P_Pos         (5U)
+#define TIM_CCER_CC2P_Msk         (0x1UL << TIM_CCER_CC2P_Pos)                  /*!< 0x00000020 */
+#define TIM_CCER_CC2P             TIM_CCER_CC2P_Msk                            /*!<Capture/Compare 2 output Polarity               */
+#define TIM_CCER_CC2NE_Pos        (6U)
+#define TIM_CCER_CC2NE_Msk        (0x1UL << TIM_CCER_CC2NE_Pos)                 /*!< 0x00000040 */
+#define TIM_CCER_CC2NE            TIM_CCER_CC2NE_Msk                           /*!<Capture/Compare 2 Complementary output enable   */
+#define TIM_CCER_CC2NP_Pos        (7U)
+#define TIM_CCER_CC2NP_Msk        (0x1UL << TIM_CCER_CC2NP_Pos)                 /*!< 0x00000080 */
+#define TIM_CCER_CC2NP            TIM_CCER_CC2NP_Msk                           /*!<Capture/Compare 2 Complementary output Polarity */
+#define TIM_CCER_CC3E_Pos         (8U)
+#define TIM_CCER_CC3E_Msk         (0x1UL << TIM_CCER_CC3E_Pos)                  /*!< 0x00000100 */
+#define TIM_CCER_CC3E             TIM_CCER_CC3E_Msk                            /*!<Capture/Compare 3 output enable                 */
+#define TIM_CCER_CC3P_Pos         (9U)
+#define TIM_CCER_CC3P_Msk         (0x1UL << TIM_CCER_CC3P_Pos)                  /*!< 0x00000200 */
+#define TIM_CCER_CC3P             TIM_CCER_CC3P_Msk                            /*!<Capture/Compare 3 output Polarity               */
+#define TIM_CCER_CC3NE_Pos        (10U)
+#define TIM_CCER_CC3NE_Msk        (0x1UL << TIM_CCER_CC3NE_Pos)                 /*!< 0x00000400 */
+#define TIM_CCER_CC3NE            TIM_CCER_CC3NE_Msk                           /*!<Capture/Compare 3 Complementary output enable   */
+#define TIM_CCER_CC3NP_Pos        (11U)
+#define TIM_CCER_CC3NP_Msk        (0x1UL << TIM_CCER_CC3NP_Pos)                 /*!< 0x00000800 */
+#define TIM_CCER_CC3NP            TIM_CCER_CC3NP_Msk                           /*!<Capture/Compare 3 Complementary output Polarity */
+#define TIM_CCER_CC4E_Pos         (12U)
+#define TIM_CCER_CC4E_Msk         (0x1UL << TIM_CCER_CC4E_Pos)                  /*!< 0x00001000 */
+#define TIM_CCER_CC4E             TIM_CCER_CC4E_Msk                            /*!<Capture/Compare 4 output enable                 */
+#define TIM_CCER_CC4P_Pos         (13U)
+#define TIM_CCER_CC4P_Msk         (0x1UL << TIM_CCER_CC4P_Pos)                  /*!< 0x00002000 */
+#define TIM_CCER_CC4P             TIM_CCER_CC4P_Msk                            /*!<Capture/Compare 4 output Polarity               */
+#define TIM_CCER_CC4NP_Pos        (15U)
+#define TIM_CCER_CC4NP_Msk        (0x1UL << TIM_CCER_CC4NP_Pos)                 /*!< 0x00008000 */
+#define TIM_CCER_CC4NP            TIM_CCER_CC4NP_Msk                           /*!<Capture/Compare 4 Complementary output Polarity */
+
+/*******************  Bit definition for TIM_CNT register  ********************/
+#define TIM_CNT_CNT_Pos           (0U)
+#define TIM_CNT_CNT_Msk           (0xFFFFFFFFUL << TIM_CNT_CNT_Pos)             /*!< 0xFFFFFFFF */
+#define TIM_CNT_CNT               TIM_CNT_CNT_Msk                              /*!<Counter Value            */
+
+/*******************  Bit definition for TIM_PSC register  ********************/
+#define TIM_PSC_PSC_Pos           (0U)
+#define TIM_PSC_PSC_Msk           (0xFFFFUL << TIM_PSC_PSC_Pos)                 /*!< 0x0000FFFF */
+#define TIM_PSC_PSC               TIM_PSC_PSC_Msk                              /*!<Prescaler Value          */
+
+/*******************  Bit definition for TIM_ARR register  ********************/
+#define TIM_ARR_ARR_Pos           (0U)
+#define TIM_ARR_ARR_Msk           (0xFFFFFFFFUL << TIM_ARR_ARR_Pos)             /*!< 0xFFFFFFFF */
+#define TIM_ARR_ARR               TIM_ARR_ARR_Msk                              /*!<actual auto-reload Value */
+
+/*******************  Bit definition for TIM_RCR register  ********************/
+#define TIM_RCR_REP_Pos           (0U)
+#define TIM_RCR_REP_Msk           (0xFFUL << TIM_RCR_REP_Pos)                   /*!< 0x000000FF */
+#define TIM_RCR_REP               TIM_RCR_REP_Msk                              /*!<Repetition Counter Value */
+
+/*******************  Bit definition for TIM_CCR1 register  *******************/
+#define TIM_CCR1_CCR1_Pos         (0U)
+#define TIM_CCR1_CCR1_Msk         (0xFFFFUL << TIM_CCR1_CCR1_Pos)               /*!< 0x0000FFFF */
+#define TIM_CCR1_CCR1             TIM_CCR1_CCR1_Msk                            /*!<Capture/Compare 1 Value  */
+
+/*******************  Bit definition for TIM_CCR2 register  *******************/
+#define TIM_CCR2_CCR2_Pos         (0U)
+#define TIM_CCR2_CCR2_Msk         (0xFFFFUL << TIM_CCR2_CCR2_Pos)               /*!< 0x0000FFFF */
+#define TIM_CCR2_CCR2             TIM_CCR2_CCR2_Msk                            /*!<Capture/Compare 2 Value  */
+
+/*******************  Bit definition for TIM_CCR3 register  *******************/
+#define TIM_CCR3_CCR3_Pos         (0U)
+#define TIM_CCR3_CCR3_Msk         (0xFFFFUL << TIM_CCR3_CCR3_Pos)               /*!< 0x0000FFFF */
+#define TIM_CCR3_CCR3             TIM_CCR3_CCR3_Msk                            /*!<Capture/Compare 3 Value  */
+
+/*******************  Bit definition for TIM_CCR4 register  *******************/
+#define TIM_CCR4_CCR4_Pos         (0U)
+#define TIM_CCR4_CCR4_Msk         (0xFFFFUL << TIM_CCR4_CCR4_Pos)               /*!< 0x0000FFFF */
+#define TIM_CCR4_CCR4             TIM_CCR4_CCR4_Msk                            /*!<Capture/Compare 4 Value  */
+
+/*******************  Bit definition for TIM_BDTR register  *******************/
+#define TIM_BDTR_DTG_Pos          (0U)
+#define TIM_BDTR_DTG_Msk          (0xFFUL << TIM_BDTR_DTG_Pos)                  /*!< 0x000000FF */
+#define TIM_BDTR_DTG              TIM_BDTR_DTG_Msk                             /*!<DTG[0:7] bits (Dead-Time Generator set-up) */
+#define TIM_BDTR_DTG_0            (0x01UL << TIM_BDTR_DTG_Pos)                  /*!< 0x0001 */
+#define TIM_BDTR_DTG_1            (0x02UL << TIM_BDTR_DTG_Pos)                  /*!< 0x0002 */
+#define TIM_BDTR_DTG_2            (0x04UL << TIM_BDTR_DTG_Pos)                  /*!< 0x0004 */
+#define TIM_BDTR_DTG_3            (0x08UL << TIM_BDTR_DTG_Pos)                  /*!< 0x0008 */
+#define TIM_BDTR_DTG_4            (0x10UL << TIM_BDTR_DTG_Pos)                  /*!< 0x0010 */
+#define TIM_BDTR_DTG_5            (0x20UL << TIM_BDTR_DTG_Pos)                  /*!< 0x0020 */
+#define TIM_BDTR_DTG_6            (0x40UL << TIM_BDTR_DTG_Pos)                  /*!< 0x0040 */
+#define TIM_BDTR_DTG_7            (0x80UL << TIM_BDTR_DTG_Pos)                  /*!< 0x0080 */
+
+#define TIM_BDTR_LOCK_Pos         (8U)
+#define TIM_BDTR_LOCK_Msk         (0x3UL << TIM_BDTR_LOCK_Pos)                  /*!< 0x00000300 */
+#define TIM_BDTR_LOCK             TIM_BDTR_LOCK_Msk                            /*!<LOCK[1:0] bits (Lock Configuration) */
+#define TIM_BDTR_LOCK_0           (0x1UL << TIM_BDTR_LOCK_Pos)                  /*!< 0x0100 */
+#define TIM_BDTR_LOCK_1           (0x2UL << TIM_BDTR_LOCK_Pos)                  /*!< 0x0200 */
+
+#define TIM_BDTR_OSSI_Pos         (10U)
+#define TIM_BDTR_OSSI_Msk         (0x1UL << TIM_BDTR_OSSI_Pos)                  /*!< 0x00000400 */
+#define TIM_BDTR_OSSI             TIM_BDTR_OSSI_Msk                            /*!<Off-State Selection for Idle mode */
+#define TIM_BDTR_OSSR_Pos         (11U)
+#define TIM_BDTR_OSSR_Msk         (0x1UL << TIM_BDTR_OSSR_Pos)                  /*!< 0x00000800 */
+#define TIM_BDTR_OSSR             TIM_BDTR_OSSR_Msk                            /*!<Off-State Selection for Run mode  */
+#define TIM_BDTR_BKE_Pos          (12U)
+#define TIM_BDTR_BKE_Msk          (0x1UL << TIM_BDTR_BKE_Pos)                   /*!< 0x00001000 */
+#define TIM_BDTR_BKE              TIM_BDTR_BKE_Msk                             /*!<Break enable                      */
+#define TIM_BDTR_BKP_Pos          (13U)
+#define TIM_BDTR_BKP_Msk          (0x1UL << TIM_BDTR_BKP_Pos)                   /*!< 0x00002000 */
+#define TIM_BDTR_BKP              TIM_BDTR_BKP_Msk                             /*!<Break Polarity                    */
+#define TIM_BDTR_AOE_Pos          (14U)
+#define TIM_BDTR_AOE_Msk          (0x1UL << TIM_BDTR_AOE_Pos)                   /*!< 0x00004000 */
+#define TIM_BDTR_AOE              TIM_BDTR_AOE_Msk                             /*!<Automatic Output enable           */
+#define TIM_BDTR_MOE_Pos          (15U)
+#define TIM_BDTR_MOE_Msk          (0x1UL << TIM_BDTR_MOE_Pos)                   /*!< 0x00008000 */
+#define TIM_BDTR_MOE              TIM_BDTR_MOE_Msk                             /*!<Main Output enable                */
+
+/*******************  Bit definition for TIM_DCR register  ********************/
+#define TIM_DCR_DBA_Pos           (0U)
+#define TIM_DCR_DBA_Msk           (0x1FUL << TIM_DCR_DBA_Pos)                   /*!< 0x0000001F */
+#define TIM_DCR_DBA               TIM_DCR_DBA_Msk                              /*!<DBA[4:0] bits (DMA Base Address) */
+#define TIM_DCR_DBA_0             (0x01UL << TIM_DCR_DBA_Pos)                   /*!< 0x0001 */
+#define TIM_DCR_DBA_1             (0x02UL << TIM_DCR_DBA_Pos)                   /*!< 0x0002 */
+#define TIM_DCR_DBA_2             (0x04UL << TIM_DCR_DBA_Pos)                   /*!< 0x0004 */
+#define TIM_DCR_DBA_3             (0x08UL << TIM_DCR_DBA_Pos)                   /*!< 0x0008 */
+#define TIM_DCR_DBA_4             (0x10UL << TIM_DCR_DBA_Pos)                   /*!< 0x0010 */
+
+#define TIM_DCR_DBL_Pos           (8U)
+#define TIM_DCR_DBL_Msk           (0x1FUL << TIM_DCR_DBL_Pos)                   /*!< 0x00001F00 */
+#define TIM_DCR_DBL               TIM_DCR_DBL_Msk                              /*!<DBL[4:0] bits (DMA Burst Length) */
+#define TIM_DCR_DBL_0             (0x01UL << TIM_DCR_DBL_Pos)                   /*!< 0x0100 */
+#define TIM_DCR_DBL_1             (0x02UL << TIM_DCR_DBL_Pos)                   /*!< 0x0200 */
+#define TIM_DCR_DBL_2             (0x04UL << TIM_DCR_DBL_Pos)                   /*!< 0x0400 */
+#define TIM_DCR_DBL_3             (0x08UL << TIM_DCR_DBL_Pos)                   /*!< 0x0800 */
+#define TIM_DCR_DBL_4             (0x10UL << TIM_DCR_DBL_Pos)                   /*!< 0x1000 */
+
+/*******************  Bit definition for TIM_DMAR register  *******************/
+#define TIM_DMAR_DMAB_Pos         (0U)
+#define TIM_DMAR_DMAB_Msk         (0xFFFFUL << TIM_DMAR_DMAB_Pos)               /*!< 0x0000FFFF */
+#define TIM_DMAR_DMAB             TIM_DMAR_DMAB_Msk                            /*!<DMA register for burst accesses                    */
+
+/*******************  Bit definition for TIM_OR register  *********************/
+#define TIM_OR_TI1_RMP_Pos        (0U)
+#define TIM_OR_TI1_RMP_Msk        (0x3UL << TIM_OR_TI1_RMP_Pos)                 /*!< 0x00000003 */
+#define TIM_OR_TI1_RMP            TIM_OR_TI1_RMP_Msk                           /*!< TI1_RMP[1:0] bits (TIM11 Input Capture 1 remap) */
+#define TIM_OR_TI1_RMP_0          (0x1UL << TIM_OR_TI1_RMP_Pos)                 /*!< 0x00000001 */
+#define TIM_OR_TI1_RMP_1          (0x2UL << TIM_OR_TI1_RMP_Pos)                 /*!< 0x00000002 */
+
+#define TIM_OR_TI4_RMP_Pos        (6U)
+#define TIM_OR_TI4_RMP_Msk        (0x3UL << TIM_OR_TI4_RMP_Pos)                 /*!< 0x000000C0 */
+#define TIM_OR_TI4_RMP            TIM_OR_TI4_RMP_Msk                           /*!<TI4_RMP[1:0] bits (TIM5 Input 4 remap)             */
+#define TIM_OR_TI4_RMP_0          (0x1UL << TIM_OR_TI4_RMP_Pos)                 /*!< 0x0040 */
+#define TIM_OR_TI4_RMP_1          (0x2UL << TIM_OR_TI4_RMP_Pos)                 /*!< 0x0080 */
+#define TIM_OR_ITR1_RMP_Pos       (10U)
+#define TIM_OR_ITR1_RMP_Msk       (0x3UL << TIM_OR_ITR1_RMP_Pos)                /*!< 0x00000C00 */
+#define TIM_OR_ITR1_RMP           TIM_OR_ITR1_RMP_Msk                          /*!<ITR1_RMP[1:0] bits (TIM2 Internal trigger 1 remap) */
+#define TIM_OR_ITR1_RMP_0         (0x1UL << TIM_OR_ITR1_RMP_Pos)                /*!< 0x0400 */
+#define TIM_OR_ITR1_RMP_1         (0x2UL << TIM_OR_ITR1_RMP_Pos)                /*!< 0x0800 */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*         Universal Synchronous Asynchronous Receiver Transmitter            */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for USART_SR register  *******************/
+#define USART_SR_PE_Pos               (0U)
+#define USART_SR_PE_Msk               (0x1UL << USART_SR_PE_Pos)                /*!< 0x00000001 */
+#define USART_SR_PE                   USART_SR_PE_Msk                          /*!<Parity Error                 */
+#define USART_SR_FE_Pos               (1U)
+#define USART_SR_FE_Msk               (0x1UL << USART_SR_FE_Pos)                /*!< 0x00000002 */
+#define USART_SR_FE                   USART_SR_FE_Msk                          /*!<Framing Error                */
+#define USART_SR_NE_Pos               (2U)
+#define USART_SR_NE_Msk               (0x1UL << USART_SR_NE_Pos)                /*!< 0x00000004 */
+#define USART_SR_NE                   USART_SR_NE_Msk                          /*!<Noise Error Flag             */
+#define USART_SR_ORE_Pos              (3U)
+#define USART_SR_ORE_Msk              (0x1UL << USART_SR_ORE_Pos)               /*!< 0x00000008 */
+#define USART_SR_ORE                  USART_SR_ORE_Msk                         /*!<OverRun Error                */
+#define USART_SR_IDLE_Pos             (4U)
+#define USART_SR_IDLE_Msk             (0x1UL << USART_SR_IDLE_Pos)              /*!< 0x00000010 */
+#define USART_SR_IDLE                 USART_SR_IDLE_Msk                        /*!<IDLE line detected           */
+#define USART_SR_RXNE_Pos             (5U)
+#define USART_SR_RXNE_Msk             (0x1UL << USART_SR_RXNE_Pos)              /*!< 0x00000020 */
+#define USART_SR_RXNE                 USART_SR_RXNE_Msk                        /*!<Read Data Register Not Empty */
+#define USART_SR_TC_Pos               (6U)
+#define USART_SR_TC_Msk               (0x1UL << USART_SR_TC_Pos)                /*!< 0x00000040 */
+#define USART_SR_TC                   USART_SR_TC_Msk                          /*!<Transmission Complete        */
+#define USART_SR_TXE_Pos              (7U)
+#define USART_SR_TXE_Msk              (0x1UL << USART_SR_TXE_Pos)               /*!< 0x00000080 */
+#define USART_SR_TXE                  USART_SR_TXE_Msk                         /*!<Transmit Data Register Empty */
+#define USART_SR_LBD_Pos              (8U)
+#define USART_SR_LBD_Msk              (0x1UL << USART_SR_LBD_Pos)               /*!< 0x00000100 */
+#define USART_SR_LBD                  USART_SR_LBD_Msk                         /*!<LIN Break Detection Flag     */
+#define USART_SR_CTS_Pos              (9U)
+#define USART_SR_CTS_Msk              (0x1UL << USART_SR_CTS_Pos)               /*!< 0x00000200 */
+#define USART_SR_CTS                  USART_SR_CTS_Msk                         /*!<CTS Flag                     */
+
+/*******************  Bit definition for USART_DR register  *******************/
+#define USART_DR_DR_Pos               (0U)
+#define USART_DR_DR_Msk               (0x1FFUL << USART_DR_DR_Pos)              /*!< 0x000001FF */
+#define USART_DR_DR                   USART_DR_DR_Msk                          /*!<Data value */
+
+/******************  Bit definition for USART_BRR register  *******************/
+#define USART_BRR_DIV_Fraction_Pos    (0U)
+#define USART_BRR_DIV_Fraction_Msk    (0xFUL << USART_BRR_DIV_Fraction_Pos)     /*!< 0x0000000F */
+#define USART_BRR_DIV_Fraction        USART_BRR_DIV_Fraction_Msk               /*!<Fraction of USARTDIV */
+#define USART_BRR_DIV_Mantissa_Pos    (4U)
+#define USART_BRR_DIV_Mantissa_Msk    (0xFFFUL << USART_BRR_DIV_Mantissa_Pos)   /*!< 0x0000FFF0 */
+#define USART_BRR_DIV_Mantissa        USART_BRR_DIV_Mantissa_Msk               /*!<Mantissa of USARTDIV */
+
+/******************  Bit definition for USART_CR1 register  *******************/
+#define USART_CR1_SBK_Pos             (0U)
+#define USART_CR1_SBK_Msk             (0x1UL << USART_CR1_SBK_Pos)              /*!< 0x00000001 */
+#define USART_CR1_SBK                 USART_CR1_SBK_Msk                        /*!<Send Break                             */
+#define USART_CR1_RWU_Pos             (1U)
+#define USART_CR1_RWU_Msk             (0x1UL << USART_CR1_RWU_Pos)              /*!< 0x00000002 */
+#define USART_CR1_RWU                 USART_CR1_RWU_Msk                        /*!<Receiver wakeup                        */
+#define USART_CR1_RE_Pos              (2U)
+#define USART_CR1_RE_Msk              (0x1UL << USART_CR1_RE_Pos)               /*!< 0x00000004 */
+#define USART_CR1_RE                  USART_CR1_RE_Msk                         /*!<Receiver Enable                        */
+#define USART_CR1_TE_Pos              (3U)
+#define USART_CR1_TE_Msk              (0x1UL << USART_CR1_TE_Pos)               /*!< 0x00000008 */
+#define USART_CR1_TE                  USART_CR1_TE_Msk                         /*!<Transmitter Enable                     */
+#define USART_CR1_IDLEIE_Pos          (4U)
+#define USART_CR1_IDLEIE_Msk          (0x1UL << USART_CR1_IDLEIE_Pos)           /*!< 0x00000010 */
+#define USART_CR1_IDLEIE              USART_CR1_IDLEIE_Msk                     /*!<IDLE Interrupt Enable                  */
+#define USART_CR1_RXNEIE_Pos          (5U)
+#define USART_CR1_RXNEIE_Msk          (0x1UL << USART_CR1_RXNEIE_Pos)           /*!< 0x00000020 */
+#define USART_CR1_RXNEIE              USART_CR1_RXNEIE_Msk                     /*!<RXNE Interrupt Enable                  */
+#define USART_CR1_TCIE_Pos            (6U)
+#define USART_CR1_TCIE_Msk            (0x1UL << USART_CR1_TCIE_Pos)             /*!< 0x00000040 */
+#define USART_CR1_TCIE                USART_CR1_TCIE_Msk                       /*!<Transmission Complete Interrupt Enable */
+#define USART_CR1_TXEIE_Pos           (7U)
+#define USART_CR1_TXEIE_Msk           (0x1UL << USART_CR1_TXEIE_Pos)            /*!< 0x00000080 */
+#define USART_CR1_TXEIE               USART_CR1_TXEIE_Msk                      /*!<TXE Interrupt Enable                   */
+#define USART_CR1_PEIE_Pos            (8U)
+#define USART_CR1_PEIE_Msk            (0x1UL << USART_CR1_PEIE_Pos)             /*!< 0x00000100 */
+#define USART_CR1_PEIE                USART_CR1_PEIE_Msk                       /*!<PE Interrupt Enable                    */
+#define USART_CR1_PS_Pos              (9U)
+#define USART_CR1_PS_Msk              (0x1UL << USART_CR1_PS_Pos)               /*!< 0x00000200 */
+#define USART_CR1_PS                  USART_CR1_PS_Msk                         /*!<Parity Selection                       */
+#define USART_CR1_PCE_Pos             (10U)
+#define USART_CR1_PCE_Msk             (0x1UL << USART_CR1_PCE_Pos)              /*!< 0x00000400 */
+#define USART_CR1_PCE                 USART_CR1_PCE_Msk                        /*!<Parity Control Enable                  */
+#define USART_CR1_WAKE_Pos            (11U)
+#define USART_CR1_WAKE_Msk            (0x1UL << USART_CR1_WAKE_Pos)             /*!< 0x00000800 */
+#define USART_CR1_WAKE                USART_CR1_WAKE_Msk                       /*!<Wakeup method                          */
+#define USART_CR1_M_Pos               (12U)
+#define USART_CR1_M_Msk               (0x1UL << USART_CR1_M_Pos)                /*!< 0x00001000 */
+#define USART_CR1_M                   USART_CR1_M_Msk                          /*!<Word length                            */
+#define USART_CR1_UE_Pos              (13U)
+#define USART_CR1_UE_Msk              (0x1UL << USART_CR1_UE_Pos)               /*!< 0x00002000 */
+#define USART_CR1_UE                  USART_CR1_UE_Msk                         /*!<USART Enable                           */
+#define USART_CR1_OVER8_Pos           (15U)
+#define USART_CR1_OVER8_Msk           (0x1UL << USART_CR1_OVER8_Pos)            /*!< 0x00008000 */
+#define USART_CR1_OVER8               USART_CR1_OVER8_Msk                      /*!<USART Oversampling by 8 enable         */
+
+/******************  Bit definition for USART_CR2 register  *******************/
+#define USART_CR2_ADD_Pos             (0U)
+#define USART_CR2_ADD_Msk             (0xFUL << USART_CR2_ADD_Pos)              /*!< 0x0000000F */
+#define USART_CR2_ADD                 USART_CR2_ADD_Msk                        /*!<Address of the USART node            */
+#define USART_CR2_LBDL_Pos            (5U)
+#define USART_CR2_LBDL_Msk            (0x1UL << USART_CR2_LBDL_Pos)             /*!< 0x00000020 */
+#define USART_CR2_LBDL                USART_CR2_LBDL_Msk                       /*!<LIN Break Detection Length           */
+#define USART_CR2_LBDIE_Pos           (6U)
+#define USART_CR2_LBDIE_Msk           (0x1UL << USART_CR2_LBDIE_Pos)            /*!< 0x00000040 */
+#define USART_CR2_LBDIE               USART_CR2_LBDIE_Msk                      /*!<LIN Break Detection Interrupt Enable */
+#define USART_CR2_LBCL_Pos            (8U)
+#define USART_CR2_LBCL_Msk            (0x1UL << USART_CR2_LBCL_Pos)             /*!< 0x00000100 */
+#define USART_CR2_LBCL                USART_CR2_LBCL_Msk                       /*!<Last Bit Clock pulse                 */
+#define USART_CR2_CPHA_Pos            (9U)
+#define USART_CR2_CPHA_Msk            (0x1UL << USART_CR2_CPHA_Pos)             /*!< 0x00000200 */
+#define USART_CR2_CPHA                USART_CR2_CPHA_Msk                       /*!<Clock Phase                          */
+#define USART_CR2_CPOL_Pos            (10U)
+#define USART_CR2_CPOL_Msk            (0x1UL << USART_CR2_CPOL_Pos)             /*!< 0x00000400 */
+#define USART_CR2_CPOL                USART_CR2_CPOL_Msk                       /*!<Clock Polarity                       */
+#define USART_CR2_CLKEN_Pos           (11U)
+#define USART_CR2_CLKEN_Msk           (0x1UL << USART_CR2_CLKEN_Pos)            /*!< 0x00000800 */
+#define USART_CR2_CLKEN               USART_CR2_CLKEN_Msk                      /*!<Clock Enable                         */
+
+#define USART_CR2_STOP_Pos            (12U)
+#define USART_CR2_STOP_Msk            (0x3UL << USART_CR2_STOP_Pos)             /*!< 0x00003000 */
+#define USART_CR2_STOP                USART_CR2_STOP_Msk                       /*!<STOP[1:0] bits (STOP bits) */
+#define USART_CR2_STOP_0              (0x1UL << USART_CR2_STOP_Pos)             /*!< 0x1000 */
+#define USART_CR2_STOP_1              (0x2UL << USART_CR2_STOP_Pos)             /*!< 0x2000 */
+
+#define USART_CR2_LINEN_Pos           (14U)
+#define USART_CR2_LINEN_Msk           (0x1UL << USART_CR2_LINEN_Pos)            /*!< 0x00004000 */
+#define USART_CR2_LINEN               USART_CR2_LINEN_Msk                      /*!<LIN mode enable */
+
+/******************  Bit definition for USART_CR3 register  *******************/
+#define USART_CR3_EIE_Pos             (0U)
+#define USART_CR3_EIE_Msk             (0x1UL << USART_CR3_EIE_Pos)              /*!< 0x00000001 */
+#define USART_CR3_EIE                 USART_CR3_EIE_Msk                        /*!<Error Interrupt Enable      */
+#define USART_CR3_IREN_Pos            (1U)
+#define USART_CR3_IREN_Msk            (0x1UL << USART_CR3_IREN_Pos)             /*!< 0x00000002 */
+#define USART_CR3_IREN                USART_CR3_IREN_Msk                       /*!<IrDA mode Enable            */
+#define USART_CR3_IRLP_Pos            (2U)
+#define USART_CR3_IRLP_Msk            (0x1UL << USART_CR3_IRLP_Pos)             /*!< 0x00000004 */
+#define USART_CR3_IRLP                USART_CR3_IRLP_Msk                       /*!<IrDA Low-Power              */
+#define USART_CR3_HDSEL_Pos           (3U)
+#define USART_CR3_HDSEL_Msk           (0x1UL << USART_CR3_HDSEL_Pos)            /*!< 0x00000008 */
+#define USART_CR3_HDSEL               USART_CR3_HDSEL_Msk                      /*!<Half-Duplex Selection       */
+#define USART_CR3_NACK_Pos            (4U)
+#define USART_CR3_NACK_Msk            (0x1UL << USART_CR3_NACK_Pos)             /*!< 0x00000010 */
+#define USART_CR3_NACK                USART_CR3_NACK_Msk                       /*!<Smartcard NACK enable       */
+#define USART_CR3_SCEN_Pos            (5U)
+#define USART_CR3_SCEN_Msk            (0x1UL << USART_CR3_SCEN_Pos)             /*!< 0x00000020 */
+#define USART_CR3_SCEN                USART_CR3_SCEN_Msk                       /*!<Smartcard mode enable       */
+#define USART_CR3_DMAR_Pos            (6U)
+#define USART_CR3_DMAR_Msk            (0x1UL << USART_CR3_DMAR_Pos)             /*!< 0x00000040 */
+#define USART_CR3_DMAR                USART_CR3_DMAR_Msk                       /*!<DMA Enable Receiver         */
+#define USART_CR3_DMAT_Pos            (7U)
+#define USART_CR3_DMAT_Msk            (0x1UL << USART_CR3_DMAT_Pos)             /*!< 0x00000080 */
+#define USART_CR3_DMAT                USART_CR3_DMAT_Msk                       /*!<DMA Enable Transmitter      */
+#define USART_CR3_RTSE_Pos            (8U)
+#define USART_CR3_RTSE_Msk            (0x1UL << USART_CR3_RTSE_Pos)             /*!< 0x00000100 */
+#define USART_CR3_RTSE                USART_CR3_RTSE_Msk                       /*!<RTS Enable                  */
+#define USART_CR3_CTSE_Pos            (9U)
+#define USART_CR3_CTSE_Msk            (0x1UL << USART_CR3_CTSE_Pos)             /*!< 0x00000200 */
+#define USART_CR3_CTSE                USART_CR3_CTSE_Msk                       /*!<CTS Enable                  */
+#define USART_CR3_CTSIE_Pos           (10U)
+#define USART_CR3_CTSIE_Msk           (0x1UL << USART_CR3_CTSIE_Pos)            /*!< 0x00000400 */
+#define USART_CR3_CTSIE               USART_CR3_CTSIE_Msk                      /*!<CTS Interrupt Enable        */
+#define USART_CR3_ONEBIT_Pos          (11U)
+#define USART_CR3_ONEBIT_Msk          (0x1UL << USART_CR3_ONEBIT_Pos)           /*!< 0x00000800 */
+#define USART_CR3_ONEBIT              USART_CR3_ONEBIT_Msk                     /*!<USART One bit method enable */
+
+/******************  Bit definition for USART_GTPR register  ******************/
+#define USART_GTPR_PSC_Pos            (0U)
+#define USART_GTPR_PSC_Msk            (0xFFUL << USART_GTPR_PSC_Pos)            /*!< 0x000000FF */
+#define USART_GTPR_PSC                USART_GTPR_PSC_Msk                       /*!<PSC[7:0] bits (Prescaler value) */
+#define USART_GTPR_PSC_0              (0x01UL << USART_GTPR_PSC_Pos)            /*!< 0x0001 */
+#define USART_GTPR_PSC_1              (0x02UL << USART_GTPR_PSC_Pos)            /*!< 0x0002 */
+#define USART_GTPR_PSC_2              (0x04UL << USART_GTPR_PSC_Pos)            /*!< 0x0004 */
+#define USART_GTPR_PSC_3              (0x08UL << USART_GTPR_PSC_Pos)            /*!< 0x0008 */
+#define USART_GTPR_PSC_4              (0x10UL << USART_GTPR_PSC_Pos)            /*!< 0x0010 */
+#define USART_GTPR_PSC_5              (0x20UL << USART_GTPR_PSC_Pos)            /*!< 0x0020 */
+#define USART_GTPR_PSC_6              (0x40UL << USART_GTPR_PSC_Pos)            /*!< 0x0040 */
+#define USART_GTPR_PSC_7              (0x80UL << USART_GTPR_PSC_Pos)            /*!< 0x0080 */
+
+#define USART_GTPR_GT_Pos             (8U)
+#define USART_GTPR_GT_Msk             (0xFFUL << USART_GTPR_GT_Pos)             /*!< 0x0000FF00 */
+#define USART_GTPR_GT                 USART_GTPR_GT_Msk                        /*!<Guard time value */
+
+/******************************************************************************/
+/*                                                                            */
+/*                            Window WATCHDOG                                 */
+/*                                                                            */
+/******************************************************************************/
+/*******************  Bit definition for WWDG_CR register  ********************/
+#define WWDG_CR_T_Pos           (0U)
+#define WWDG_CR_T_Msk           (0x7FUL << WWDG_CR_T_Pos)                       /*!< 0x0000007F */
+#define WWDG_CR_T               WWDG_CR_T_Msk                                  /*!<T[6:0] bits (7-Bit counter (MSB to LSB)) */
+#define WWDG_CR_T_0             (0x01UL << WWDG_CR_T_Pos)                       /*!< 0x01 */
+#define WWDG_CR_T_1             (0x02UL << WWDG_CR_T_Pos)                       /*!< 0x02 */
+#define WWDG_CR_T_2             (0x04UL << WWDG_CR_T_Pos)                       /*!< 0x04 */
+#define WWDG_CR_T_3             (0x08UL << WWDG_CR_T_Pos)                       /*!< 0x08 */
+#define WWDG_CR_T_4             (0x10UL << WWDG_CR_T_Pos)                       /*!< 0x10 */
+#define WWDG_CR_T_5             (0x20UL << WWDG_CR_T_Pos)                       /*!< 0x20 */
+#define WWDG_CR_T_6             (0x40UL << WWDG_CR_T_Pos)                       /*!< 0x40 */
+/* Legacy defines */
+#define  WWDG_CR_T0                          WWDG_CR_T_0
+#define  WWDG_CR_T1                          WWDG_CR_T_1
+#define  WWDG_CR_T2                          WWDG_CR_T_2
+#define  WWDG_CR_T3                          WWDG_CR_T_3
+#define  WWDG_CR_T4                          WWDG_CR_T_4
+#define  WWDG_CR_T5                          WWDG_CR_T_5
+#define  WWDG_CR_T6                          WWDG_CR_T_6
+
+#define WWDG_CR_WDGA_Pos        (7U)
+#define WWDG_CR_WDGA_Msk        (0x1UL << WWDG_CR_WDGA_Pos)                     /*!< 0x00000080 */
+#define WWDG_CR_WDGA            WWDG_CR_WDGA_Msk                               /*!<Activation bit */
+
+/*******************  Bit definition for WWDG_CFR register  *******************/
+#define WWDG_CFR_W_Pos          (0U)
+#define WWDG_CFR_W_Msk          (0x7FUL << WWDG_CFR_W_Pos)                      /*!< 0x0000007F */
+#define WWDG_CFR_W              WWDG_CFR_W_Msk                                 /*!<W[6:0] bits (7-bit window value) */
+#define WWDG_CFR_W_0            (0x01UL << WWDG_CFR_W_Pos)                      /*!< 0x0001 */
+#define WWDG_CFR_W_1            (0x02UL << WWDG_CFR_W_Pos)                      /*!< 0x0002 */
+#define WWDG_CFR_W_2            (0x04UL << WWDG_CFR_W_Pos)                      /*!< 0x0004 */
+#define WWDG_CFR_W_3            (0x08UL << WWDG_CFR_W_Pos)                      /*!< 0x0008 */
+#define WWDG_CFR_W_4            (0x10UL << WWDG_CFR_W_Pos)                      /*!< 0x0010 */
+#define WWDG_CFR_W_5            (0x20UL << WWDG_CFR_W_Pos)                      /*!< 0x0020 */
+#define WWDG_CFR_W_6            (0x40UL << WWDG_CFR_W_Pos)                      /*!< 0x0040 */
+/* Legacy defines */
+#define  WWDG_CFR_W0                         WWDG_CFR_W_0
+#define  WWDG_CFR_W1                         WWDG_CFR_W_1
+#define  WWDG_CFR_W2                         WWDG_CFR_W_2
+#define  WWDG_CFR_W3                         WWDG_CFR_W_3
+#define  WWDG_CFR_W4                         WWDG_CFR_W_4
+#define  WWDG_CFR_W5                         WWDG_CFR_W_5
+#define  WWDG_CFR_W6                         WWDG_CFR_W_6
+
+#define WWDG_CFR_WDGTB_Pos      (7U)
+#define WWDG_CFR_WDGTB_Msk      (0x3UL << WWDG_CFR_WDGTB_Pos)                   /*!< 0x00000180 */
+#define WWDG_CFR_WDGTB          WWDG_CFR_WDGTB_Msk                             /*!<WDGTB[1:0] bits (Timer Base) */
+#define WWDG_CFR_WDGTB_0        (0x1UL << WWDG_CFR_WDGTB_Pos)                   /*!< 0x0080 */
+#define WWDG_CFR_WDGTB_1        (0x2UL << WWDG_CFR_WDGTB_Pos)                   /*!< 0x0100 */
+/* Legacy defines */
+#define  WWDG_CFR_WDGTB0                     WWDG_CFR_WDGTB_0
+#define  WWDG_CFR_WDGTB1                     WWDG_CFR_WDGTB_1
+
+#define WWDG_CFR_EWI_Pos        (9U)
+#define WWDG_CFR_EWI_Msk        (0x1UL << WWDG_CFR_EWI_Pos)                     /*!< 0x00000200 */
+#define WWDG_CFR_EWI            WWDG_CFR_EWI_Msk                               /*!<Early Wakeup Interrupt */
+
+/*******************  Bit definition for WWDG_SR register  ********************/
+#define WWDG_SR_EWIF_Pos        (0U)
+#define WWDG_SR_EWIF_Msk        (0x1UL << WWDG_SR_EWIF_Pos)                     /*!< 0x00000001 */
+#define WWDG_SR_EWIF            WWDG_SR_EWIF_Msk                               /*!<Early Wakeup Interrupt Flag */
+
+
+/******************************************************************************/
+/*                                                                            */
+/*                                DBG                                         */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bit definition for DBGMCU_IDCODE register  *************/
+#define DBGMCU_IDCODE_DEV_ID_Pos                     (0U)
+#define DBGMCU_IDCODE_DEV_ID_Msk                     (0xFFFUL << DBGMCU_IDCODE_DEV_ID_Pos) /*!< 0x00000FFF */
+#define DBGMCU_IDCODE_DEV_ID                         DBGMCU_IDCODE_DEV_ID_Msk
+#define DBGMCU_IDCODE_REV_ID_Pos                     (16U)
+#define DBGMCU_IDCODE_REV_ID_Msk                     (0xFFFFUL << DBGMCU_IDCODE_REV_ID_Pos) /*!< 0xFFFF0000 */
+#define DBGMCU_IDCODE_REV_ID                         DBGMCU_IDCODE_REV_ID_Msk
+
+/********************  Bit definition for DBGMCU_CR register  *****************/
+#define DBGMCU_CR_DBG_SLEEP_Pos                      (0U)
+#define DBGMCU_CR_DBG_SLEEP_Msk                      (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos) /*!< 0x00000001 */
+#define DBGMCU_CR_DBG_SLEEP                          DBGMCU_CR_DBG_SLEEP_Msk
+#define DBGMCU_CR_DBG_STOP_Pos                       (1U)
+#define DBGMCU_CR_DBG_STOP_Msk                       (0x1UL << DBGMCU_CR_DBG_STOP_Pos) /*!< 0x00000002 */
+#define DBGMCU_CR_DBG_STOP                           DBGMCU_CR_DBG_STOP_Msk
+#define DBGMCU_CR_DBG_STANDBY_Pos                    (2U)
+#define DBGMCU_CR_DBG_STANDBY_Msk                    (0x1UL << DBGMCU_CR_DBG_STANDBY_Pos) /*!< 0x00000004 */
+#define DBGMCU_CR_DBG_STANDBY                        DBGMCU_CR_DBG_STANDBY_Msk
+#define DBGMCU_CR_TRACE_IOEN_Pos                     (5U)
+#define DBGMCU_CR_TRACE_IOEN_Msk                     (0x1UL << DBGMCU_CR_TRACE_IOEN_Pos) /*!< 0x00000020 */
+#define DBGMCU_CR_TRACE_IOEN                         DBGMCU_CR_TRACE_IOEN_Msk
+
+#define DBGMCU_CR_TRACE_MODE_Pos                     (6U)
+#define DBGMCU_CR_TRACE_MODE_Msk                     (0x3UL << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x000000C0 */
+#define DBGMCU_CR_TRACE_MODE                         DBGMCU_CR_TRACE_MODE_Msk
+#define DBGMCU_CR_TRACE_MODE_0                       (0x1UL << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x00000040 */
+#define DBGMCU_CR_TRACE_MODE_1                       (0x2UL << DBGMCU_CR_TRACE_MODE_Pos) /*!< 0x00000080 */
+
+/********************  Bit definition for DBGMCU_APB1_FZ register  ************/
+#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos             (0U)
+#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk             (0x1UL << DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos) /*!< 0x00000001 */
+#define DBGMCU_APB1_FZ_DBG_TIM2_STOP                 DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk
+#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos             (1U)
+#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk             (0x1UL << DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos) /*!< 0x00000002 */
+#define DBGMCU_APB1_FZ_DBG_TIM3_STOP                 DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk
+#define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos             (2U)
+#define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk             (0x1UL << DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos) /*!< 0x00000004 */
+#define DBGMCU_APB1_FZ_DBG_TIM4_STOP                 DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk
+#define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos             (3U)
+#define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk             (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos) /*!< 0x00000008 */
+#define DBGMCU_APB1_FZ_DBG_TIM5_STOP                 DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk
+#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos              (10U)
+#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk              (0x1UL << DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos) /*!< 0x00000400 */
+#define DBGMCU_APB1_FZ_DBG_RTC_STOP                  DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk
+#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos             (11U)
+#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk             (0x1UL << DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos) /*!< 0x00000800 */
+#define DBGMCU_APB1_FZ_DBG_WWDG_STOP                 DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk
+#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos             (12U)
+#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk             (0x1UL << DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos) /*!< 0x00001000 */
+#define DBGMCU_APB1_FZ_DBG_IWDG_STOP                 DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk
+#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos    (21U)
+#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk    (0x1UL << DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos) /*!< 0x00200000 */
+#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT        DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk
+#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos    (22U)
+#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk    (0x1UL << DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos) /*!< 0x00400000 */
+#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT        DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk
+#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos    (23U)
+#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk    (0x1UL << DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos) /*!< 0x00800000 */
+#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT        DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk
+/* Old IWDGSTOP bit definition, maintained for legacy purpose */
+#define  DBGMCU_APB1_FZ_DBG_IWDEG_STOP           DBGMCU_APB1_FZ_DBG_IWDG_STOP
+
+/********************  Bit definition for DBGMCU_APB2_FZ register  ************/
+#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos             (0U)
+#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk             (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos) /*!< 0x00000001 */
+#define DBGMCU_APB2_FZ_DBG_TIM1_STOP                 DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk
+#define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos             (16U)
+#define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk             (0x1UL << DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos) /*!< 0x00010000 */
+#define DBGMCU_APB2_FZ_DBG_TIM9_STOP                 DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk
+#define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos            (17U)
+#define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk            (0x1UL << DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos) /*!< 0x00020000 */
+#define DBGMCU_APB2_FZ_DBG_TIM10_STOP                DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk
+#define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos            (18U)
+#define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk            (0x1UL << DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos) /*!< 0x00040000 */
+#define DBGMCU_APB2_FZ_DBG_TIM11_STOP                DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk
+
+/******************************************************************************/
+/*                                                                            */
+/*                                       USB_OTG                              */
+/*                                                                            */
+/******************************************************************************/
+/********************  Bit definition for USB_OTG_GOTGCTL register  ***********/
+#define USB_OTG_GOTGCTL_SRQSCS_Pos               (0U)
+#define USB_OTG_GOTGCTL_SRQSCS_Msk               (0x1UL << USB_OTG_GOTGCTL_SRQSCS_Pos) /*!< 0x00000001 */
+#define USB_OTG_GOTGCTL_SRQSCS                   USB_OTG_GOTGCTL_SRQSCS_Msk    /*!< Session request success */
+#define USB_OTG_GOTGCTL_SRQ_Pos                  (1U)
+#define USB_OTG_GOTGCTL_SRQ_Msk                  (0x1UL << USB_OTG_GOTGCTL_SRQ_Pos) /*!< 0x00000002 */
+#define USB_OTG_GOTGCTL_SRQ                      USB_OTG_GOTGCTL_SRQ_Msk       /*!< Session request */
+#define USB_OTG_GOTGCTL_HNGSCS_Pos               (8U)
+#define USB_OTG_GOTGCTL_HNGSCS_Msk               (0x1UL << USB_OTG_GOTGCTL_HNGSCS_Pos) /*!< 0x00000100 */
+#define USB_OTG_GOTGCTL_HNGSCS                   USB_OTG_GOTGCTL_HNGSCS_Msk    /*!< Host set HNP enable */
+#define USB_OTG_GOTGCTL_HNPRQ_Pos                (9U)
+#define USB_OTG_GOTGCTL_HNPRQ_Msk                (0x1UL << USB_OTG_GOTGCTL_HNPRQ_Pos) /*!< 0x00000200 */
+#define USB_OTG_GOTGCTL_HNPRQ                    USB_OTG_GOTGCTL_HNPRQ_Msk     /*!< HNP request */
+#define USB_OTG_GOTGCTL_HSHNPEN_Pos              (10U)
+#define USB_OTG_GOTGCTL_HSHNPEN_Msk              (0x1UL << USB_OTG_GOTGCTL_HSHNPEN_Pos) /*!< 0x00000400 */
+#define USB_OTG_GOTGCTL_HSHNPEN                  USB_OTG_GOTGCTL_HSHNPEN_Msk   /*!< Host set HNP enable */
+#define USB_OTG_GOTGCTL_DHNPEN_Pos               (11U)
+#define USB_OTG_GOTGCTL_DHNPEN_Msk               (0x1UL << USB_OTG_GOTGCTL_DHNPEN_Pos) /*!< 0x00000800 */
+#define USB_OTG_GOTGCTL_DHNPEN                   USB_OTG_GOTGCTL_DHNPEN_Msk    /*!< Device HNP enabled */
+#define USB_OTG_GOTGCTL_CIDSTS_Pos               (16U)
+#define USB_OTG_GOTGCTL_CIDSTS_Msk               (0x1UL << USB_OTG_GOTGCTL_CIDSTS_Pos) /*!< 0x00010000 */
+#define USB_OTG_GOTGCTL_CIDSTS                   USB_OTG_GOTGCTL_CIDSTS_Msk    /*!< Connector ID status */
+#define USB_OTG_GOTGCTL_DBCT_Pos                 (17U)
+#define USB_OTG_GOTGCTL_DBCT_Msk                 (0x1UL << USB_OTG_GOTGCTL_DBCT_Pos) /*!< 0x00020000 */
+#define USB_OTG_GOTGCTL_DBCT                     USB_OTG_GOTGCTL_DBCT_Msk      /*!< Long/short debounce time */
+#define USB_OTG_GOTGCTL_ASVLD_Pos                (18U)
+#define USB_OTG_GOTGCTL_ASVLD_Msk                (0x1UL << USB_OTG_GOTGCTL_ASVLD_Pos) /*!< 0x00040000 */
+#define USB_OTG_GOTGCTL_ASVLD                    USB_OTG_GOTGCTL_ASVLD_Msk     /*!< A-session valid  */
+#define USB_OTG_GOTGCTL_BSVLD_Pos                (19U)
+#define USB_OTG_GOTGCTL_BSVLD_Msk                (0x1UL << USB_OTG_GOTGCTL_BSVLD_Pos) /*!< 0x00080000 */
+#define USB_OTG_GOTGCTL_BSVLD                    USB_OTG_GOTGCTL_BSVLD_Msk     /*!< B-session valid */
+
+/********************  Bit definition forUSB_OTG_HCFG register  ********************/
+
+#define USB_OTG_HCFG_FSLSPCS_Pos                 (0U)
+#define USB_OTG_HCFG_FSLSPCS_Msk                 (0x3UL << USB_OTG_HCFG_FSLSPCS_Pos) /*!< 0x00000003 */
+#define USB_OTG_HCFG_FSLSPCS                     USB_OTG_HCFG_FSLSPCS_Msk      /*!< FS/LS PHY clock select  */
+#define USB_OTG_HCFG_FSLSPCS_0                   (0x1UL << USB_OTG_HCFG_FSLSPCS_Pos) /*!< 0x00000001 */
+#define USB_OTG_HCFG_FSLSPCS_1                   (0x2UL << USB_OTG_HCFG_FSLSPCS_Pos) /*!< 0x00000002 */
+#define USB_OTG_HCFG_FSLSS_Pos                   (2U)
+#define USB_OTG_HCFG_FSLSS_Msk                   (0x1UL << USB_OTG_HCFG_FSLSS_Pos) /*!< 0x00000004 */
+#define USB_OTG_HCFG_FSLSS                       USB_OTG_HCFG_FSLSS_Msk        /*!< FS- and LS-only support */
+
+/********************  Bit definition for USB_OTG_DCFG register  ********************/
+
+#define USB_OTG_DCFG_DSPD_Pos                    (0U)
+#define USB_OTG_DCFG_DSPD_Msk                    (0x3UL << USB_OTG_DCFG_DSPD_Pos) /*!< 0x00000003 */
+#define USB_OTG_DCFG_DSPD                        USB_OTG_DCFG_DSPD_Msk         /*!< Device speed */
+#define USB_OTG_DCFG_DSPD_0                      (0x1UL << USB_OTG_DCFG_DSPD_Pos) /*!< 0x00000001 */
+#define USB_OTG_DCFG_DSPD_1                      (0x2UL << USB_OTG_DCFG_DSPD_Pos) /*!< 0x00000002 */
+#define USB_OTG_DCFG_NZLSOHSK_Pos                (2U)
+#define USB_OTG_DCFG_NZLSOHSK_Msk                (0x1UL << USB_OTG_DCFG_NZLSOHSK_Pos) /*!< 0x00000004 */
+#define USB_OTG_DCFG_NZLSOHSK                    USB_OTG_DCFG_NZLSOHSK_Msk     /*!< Nonzero-length status OUT handshake */
+
+#define USB_OTG_DCFG_DAD_Pos                     (4U)
+#define USB_OTG_DCFG_DAD_Msk                     (0x7FUL << USB_OTG_DCFG_DAD_Pos) /*!< 0x000007F0 */
+#define USB_OTG_DCFG_DAD                         USB_OTG_DCFG_DAD_Msk          /*!< Device address */
+#define USB_OTG_DCFG_DAD_0                       (0x01UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000010 */
+#define USB_OTG_DCFG_DAD_1                       (0x02UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000020 */
+#define USB_OTG_DCFG_DAD_2                       (0x04UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000040 */
+#define USB_OTG_DCFG_DAD_3                       (0x08UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000080 */
+#define USB_OTG_DCFG_DAD_4                       (0x10UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000100 */
+#define USB_OTG_DCFG_DAD_5                       (0x20UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000200 */
+#define USB_OTG_DCFG_DAD_6                       (0x40UL << USB_OTG_DCFG_DAD_Pos) /*!< 0x00000400 */
+
+#define USB_OTG_DCFG_PFIVL_Pos                   (11U)
+#define USB_OTG_DCFG_PFIVL_Msk                   (0x3UL << USB_OTG_DCFG_PFIVL_Pos) /*!< 0x00001800 */
+#define USB_OTG_DCFG_PFIVL                       USB_OTG_DCFG_PFIVL_Msk        /*!< Periodic (micro)frame interval */
+#define USB_OTG_DCFG_PFIVL_0                     (0x1UL << USB_OTG_DCFG_PFIVL_Pos) /*!< 0x00000800 */
+#define USB_OTG_DCFG_PFIVL_1                     (0x2UL << USB_OTG_DCFG_PFIVL_Pos) /*!< 0x00001000 */
+
+#define USB_OTG_DCFG_XCVRDLY_Pos                 (14U)
+#define USB_OTG_DCFG_XCVRDLY_Msk                 (0x1UL << USB_OTG_DCFG_XCVRDLY_Pos) /*!< 0x00004000 */
+#define USB_OTG_DCFG_XCVRDLY                     USB_OTG_DCFG_XCVRDLY_Msk        /*!< Transceiver delay */
+
+#define USB_OTG_DCFG_ERRATIM_Pos                 (15U)
+#define USB_OTG_DCFG_ERRATIM_Msk                 (0x1UL << USB_OTG_DCFG_ERRATIM_Pos) /*!< 0x00008000 */
+#define USB_OTG_DCFG_ERRATIM                     USB_OTG_DCFG_ERRATIM_Msk        /*!< Erratic error interrupt mask */
+
+#define USB_OTG_DCFG_PERSCHIVL_Pos               (24U)
+#define USB_OTG_DCFG_PERSCHIVL_Msk               (0x3UL << USB_OTG_DCFG_PERSCHIVL_Pos) /*!< 0x03000000 */
+#define USB_OTG_DCFG_PERSCHIVL                   USB_OTG_DCFG_PERSCHIVL_Msk    /*!< Periodic scheduling interval */
+#define USB_OTG_DCFG_PERSCHIVL_0                 (0x1UL << USB_OTG_DCFG_PERSCHIVL_Pos) /*!< 0x01000000 */
+#define USB_OTG_DCFG_PERSCHIVL_1                 (0x2UL << USB_OTG_DCFG_PERSCHIVL_Pos) /*!< 0x02000000 */
+
+/********************  Bit definition for USB_OTG_PCGCR register  ********************/
+#define USB_OTG_PCGCR_STPPCLK_Pos                (0U)
+#define USB_OTG_PCGCR_STPPCLK_Msk                (0x1UL << USB_OTG_PCGCR_STPPCLK_Pos) /*!< 0x00000001 */
+#define USB_OTG_PCGCR_STPPCLK                    USB_OTG_PCGCR_STPPCLK_Msk     /*!< Stop PHY clock */
+#define USB_OTG_PCGCR_GATEHCLK_Pos               (1U)
+#define USB_OTG_PCGCR_GATEHCLK_Msk               (0x1UL << USB_OTG_PCGCR_GATEHCLK_Pos) /*!< 0x00000002 */
+#define USB_OTG_PCGCR_GATEHCLK                   USB_OTG_PCGCR_GATEHCLK_Msk    /*!< Gate HCLK */
+#define USB_OTG_PCGCR_PHYSUSP_Pos                (4U)
+#define USB_OTG_PCGCR_PHYSUSP_Msk                (0x1UL << USB_OTG_PCGCR_PHYSUSP_Pos) /*!< 0x00000010 */
+#define USB_OTG_PCGCR_PHYSUSP                    USB_OTG_PCGCR_PHYSUSP_Msk     /*!< PHY suspended */
+
+/********************  Bit definition for USB_OTG_GOTGINT register  ********************/
+#define USB_OTG_GOTGINT_SEDET_Pos                (2U)
+#define USB_OTG_GOTGINT_SEDET_Msk                (0x1UL << USB_OTG_GOTGINT_SEDET_Pos) /*!< 0x00000004 */
+#define USB_OTG_GOTGINT_SEDET                    USB_OTG_GOTGINT_SEDET_Msk     /*!< Session end detected                   */
+#define USB_OTG_GOTGINT_SRSSCHG_Pos              (8U)
+#define USB_OTG_GOTGINT_SRSSCHG_Msk              (0x1UL << USB_OTG_GOTGINT_SRSSCHG_Pos) /*!< 0x00000100 */
+#define USB_OTG_GOTGINT_SRSSCHG                  USB_OTG_GOTGINT_SRSSCHG_Msk   /*!< Session request success status change  */
+#define USB_OTG_GOTGINT_HNSSCHG_Pos              (9U)
+#define USB_OTG_GOTGINT_HNSSCHG_Msk              (0x1UL << USB_OTG_GOTGINT_HNSSCHG_Pos) /*!< 0x00000200 */
+#define USB_OTG_GOTGINT_HNSSCHG                  USB_OTG_GOTGINT_HNSSCHG_Msk   /*!< Host negotiation success status change */
+#define USB_OTG_GOTGINT_HNGDET_Pos               (17U)
+#define USB_OTG_GOTGINT_HNGDET_Msk               (0x1UL << USB_OTG_GOTGINT_HNGDET_Pos) /*!< 0x00020000 */
+#define USB_OTG_GOTGINT_HNGDET                   USB_OTG_GOTGINT_HNGDET_Msk    /*!< Host negotiation detected              */
+#define USB_OTG_GOTGINT_ADTOCHG_Pos              (18U)
+#define USB_OTG_GOTGINT_ADTOCHG_Msk              (0x1UL << USB_OTG_GOTGINT_ADTOCHG_Pos) /*!< 0x00040000 */
+#define USB_OTG_GOTGINT_ADTOCHG                  USB_OTG_GOTGINT_ADTOCHG_Msk   /*!< A-device timeout change                */
+#define USB_OTG_GOTGINT_DBCDNE_Pos               (19U)
+#define USB_OTG_GOTGINT_DBCDNE_Msk               (0x1UL << USB_OTG_GOTGINT_DBCDNE_Pos) /*!< 0x00080000 */
+#define USB_OTG_GOTGINT_DBCDNE                   USB_OTG_GOTGINT_DBCDNE_Msk    /*!< Debounce done                          */
+
+/********************  Bit definition for USB_OTG_DCTL register  ********************/
+#define USB_OTG_DCTL_RWUSIG_Pos                  (0U)
+#define USB_OTG_DCTL_RWUSIG_Msk                  (0x1UL << USB_OTG_DCTL_RWUSIG_Pos) /*!< 0x00000001 */
+#define USB_OTG_DCTL_RWUSIG                      USB_OTG_DCTL_RWUSIG_Msk       /*!< Remote wakeup signaling */
+#define USB_OTG_DCTL_SDIS_Pos                    (1U)
+#define USB_OTG_DCTL_SDIS_Msk                    (0x1UL << USB_OTG_DCTL_SDIS_Pos) /*!< 0x00000002 */
+#define USB_OTG_DCTL_SDIS                        USB_OTG_DCTL_SDIS_Msk         /*!< Soft disconnect         */
+#define USB_OTG_DCTL_GINSTS_Pos                  (2U)
+#define USB_OTG_DCTL_GINSTS_Msk                  (0x1UL << USB_OTG_DCTL_GINSTS_Pos) /*!< 0x00000004 */
+#define USB_OTG_DCTL_GINSTS                      USB_OTG_DCTL_GINSTS_Msk       /*!< Global IN NAK status    */
+#define USB_OTG_DCTL_GONSTS_Pos                  (3U)
+#define USB_OTG_DCTL_GONSTS_Msk                  (0x1UL << USB_OTG_DCTL_GONSTS_Pos) /*!< 0x00000008 */
+#define USB_OTG_DCTL_GONSTS                      USB_OTG_DCTL_GONSTS_Msk       /*!< Global OUT NAK status   */
+
+#define USB_OTG_DCTL_TCTL_Pos                    (4U)
+#define USB_OTG_DCTL_TCTL_Msk                    (0x7UL << USB_OTG_DCTL_TCTL_Pos) /*!< 0x00000070 */
+#define USB_OTG_DCTL_TCTL                        USB_OTG_DCTL_TCTL_Msk         /*!< Test control */
+#define USB_OTG_DCTL_TCTL_0                      (0x1UL << USB_OTG_DCTL_TCTL_Pos) /*!< 0x00000010 */
+#define USB_OTG_DCTL_TCTL_1                      (0x2UL << USB_OTG_DCTL_TCTL_Pos) /*!< 0x00000020 */
+#define USB_OTG_DCTL_TCTL_2                      (0x4UL << USB_OTG_DCTL_TCTL_Pos) /*!< 0x00000040 */
+#define USB_OTG_DCTL_SGINAK_Pos                  (7U)
+#define USB_OTG_DCTL_SGINAK_Msk                  (0x1UL << USB_OTG_DCTL_SGINAK_Pos) /*!< 0x00000080 */
+#define USB_OTG_DCTL_SGINAK                      USB_OTG_DCTL_SGINAK_Msk       /*!< Set global IN NAK         */
+#define USB_OTG_DCTL_CGINAK_Pos                  (8U)
+#define USB_OTG_DCTL_CGINAK_Msk                  (0x1UL << USB_OTG_DCTL_CGINAK_Pos) /*!< 0x00000100 */
+#define USB_OTG_DCTL_CGINAK                      USB_OTG_DCTL_CGINAK_Msk       /*!< Clear global IN NAK       */
+#define USB_OTG_DCTL_SGONAK_Pos                  (9U)
+#define USB_OTG_DCTL_SGONAK_Msk                  (0x1UL << USB_OTG_DCTL_SGONAK_Pos) /*!< 0x00000200 */
+#define USB_OTG_DCTL_SGONAK                      USB_OTG_DCTL_SGONAK_Msk       /*!< Set global OUT NAK        */
+#define USB_OTG_DCTL_CGONAK_Pos                  (10U)
+#define USB_OTG_DCTL_CGONAK_Msk                  (0x1UL << USB_OTG_DCTL_CGONAK_Pos) /*!< 0x00000400 */
+#define USB_OTG_DCTL_CGONAK                      USB_OTG_DCTL_CGONAK_Msk       /*!< Clear global OUT NAK      */
+#define USB_OTG_DCTL_POPRGDNE_Pos                (11U)
+#define USB_OTG_DCTL_POPRGDNE_Msk                (0x1UL << USB_OTG_DCTL_POPRGDNE_Pos) /*!< 0x00000800 */
+#define USB_OTG_DCTL_POPRGDNE                    USB_OTG_DCTL_POPRGDNE_Msk     /*!< Power-on programming done */
+
+/********************  Bit definition for USB_OTG_HFIR register  ********************/
+#define USB_OTG_HFIR_FRIVL_Pos                   (0U)
+#define USB_OTG_HFIR_FRIVL_Msk                   (0xFFFFUL << USB_OTG_HFIR_FRIVL_Pos) /*!< 0x0000FFFF */
+#define USB_OTG_HFIR_FRIVL                       USB_OTG_HFIR_FRIVL_Msk        /*!< Frame interval */
+
+/********************  Bit definition for USB_OTG_HFNUM register  ********************/
+#define USB_OTG_HFNUM_FRNUM_Pos                  (0U)
+#define USB_OTG_HFNUM_FRNUM_Msk                  (0xFFFFUL << USB_OTG_HFNUM_FRNUM_Pos) /*!< 0x0000FFFF */
+#define USB_OTG_HFNUM_FRNUM                      USB_OTG_HFNUM_FRNUM_Msk       /*!< Frame number         */
+#define USB_OTG_HFNUM_FTREM_Pos                  (16U)
+#define USB_OTG_HFNUM_FTREM_Msk                  (0xFFFFUL << USB_OTG_HFNUM_FTREM_Pos) /*!< 0xFFFF0000 */
+#define USB_OTG_HFNUM_FTREM                      USB_OTG_HFNUM_FTREM_Msk       /*!< Frame time remaining */
+
+/********************  Bit definition for USB_OTG_DSTS register  ********************/
+#define USB_OTG_DSTS_SUSPSTS_Pos                 (0U)
+#define USB_OTG_DSTS_SUSPSTS_Msk                 (0x1UL << USB_OTG_DSTS_SUSPSTS_Pos) /*!< 0x00000001 */
+#define USB_OTG_DSTS_SUSPSTS                     USB_OTG_DSTS_SUSPSTS_Msk      /*!< Suspend status   */
+
+#define USB_OTG_DSTS_ENUMSPD_Pos                 (1U)
+#define USB_OTG_DSTS_ENUMSPD_Msk                 (0x3UL << USB_OTG_DSTS_ENUMSPD_Pos) /*!< 0x00000006 */
+#define USB_OTG_DSTS_ENUMSPD                     USB_OTG_DSTS_ENUMSPD_Msk      /*!< Enumerated speed */
+#define USB_OTG_DSTS_ENUMSPD_0                   (0x1UL << USB_OTG_DSTS_ENUMSPD_Pos) /*!< 0x00000002 */
+#define USB_OTG_DSTS_ENUMSPD_1                   (0x2UL << USB_OTG_DSTS_ENUMSPD_Pos) /*!< 0x00000004 */
+#define USB_OTG_DSTS_EERR_Pos                    (3U)
+#define USB_OTG_DSTS_EERR_Msk                    (0x1UL << USB_OTG_DSTS_EERR_Pos) /*!< 0x00000008 */
+#define USB_OTG_DSTS_EERR                        USB_OTG_DSTS_EERR_Msk         /*!< Erratic error     */
+#define USB_OTG_DSTS_FNSOF_Pos                   (8U)
+#define USB_OTG_DSTS_FNSOF_Msk                   (0x3FFFUL << USB_OTG_DSTS_FNSOF_Pos) /*!< 0x003FFF00 */
+#define USB_OTG_DSTS_FNSOF                       USB_OTG_DSTS_FNSOF_Msk        /*!< Frame number of the received SOF */
+
+/********************  Bit definition for USB_OTG_GAHBCFG register  ********************/
+#define USB_OTG_GAHBCFG_GINT_Pos                 (0U)
+#define USB_OTG_GAHBCFG_GINT_Msk                 (0x1UL << USB_OTG_GAHBCFG_GINT_Pos) /*!< 0x00000001 */
+#define USB_OTG_GAHBCFG_GINT                     USB_OTG_GAHBCFG_GINT_Msk      /*!< Global interrupt mask */
+#define USB_OTG_GAHBCFG_HBSTLEN_Pos              (1U)
+#define USB_OTG_GAHBCFG_HBSTLEN_Msk              (0xFUL << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< 0x0000001E */
+#define USB_OTG_GAHBCFG_HBSTLEN                  USB_OTG_GAHBCFG_HBSTLEN_Msk   /*!< Burst length/type */
+#define USB_OTG_GAHBCFG_HBSTLEN_0                (0x0UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< Single */
+#define USB_OTG_GAHBCFG_HBSTLEN_1                (0x1UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< INCR */
+#define USB_OTG_GAHBCFG_HBSTLEN_2                (0x3UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< INCR4 */
+#define USB_OTG_GAHBCFG_HBSTLEN_3                (0x5UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< INCR8 */
+#define USB_OTG_GAHBCFG_HBSTLEN_4                (0x7UL << USB_OTG_GAHBCFG_HBSTLEN_Pos) /*!< INCR16 */
+#define USB_OTG_GAHBCFG_DMAEN_Pos                (5U)
+#define USB_OTG_GAHBCFG_DMAEN_Msk                (0x1UL << USB_OTG_GAHBCFG_DMAEN_Pos) /*!< 0x00000020 */
+#define USB_OTG_GAHBCFG_DMAEN                    USB_OTG_GAHBCFG_DMAEN_Msk     /*!< DMA enable */
+#define USB_OTG_GAHBCFG_TXFELVL_Pos              (7U)
+#define USB_OTG_GAHBCFG_TXFELVL_Msk              (0x1UL << USB_OTG_GAHBCFG_TXFELVL_Pos) /*!< 0x00000080 */
+#define USB_OTG_GAHBCFG_TXFELVL                  USB_OTG_GAHBCFG_TXFELVL_Msk   /*!< TxFIFO empty level */
+#define USB_OTG_GAHBCFG_PTXFELVL_Pos             (8U)
+#define USB_OTG_GAHBCFG_PTXFELVL_Msk             (0x1UL << USB_OTG_GAHBCFG_PTXFELVL_Pos) /*!< 0x00000100 */
+#define USB_OTG_GAHBCFG_PTXFELVL                 USB_OTG_GAHBCFG_PTXFELVL_Msk  /*!< Periodic TxFIFO empty level */
+
+/********************  Bit definition for USB_OTG_GUSBCFG register  ********************/
+
+#define USB_OTG_GUSBCFG_TOCAL_Pos                (0U)
+#define USB_OTG_GUSBCFG_TOCAL_Msk                (0x7UL << USB_OTG_GUSBCFG_TOCAL_Pos) /*!< 0x00000007 */
+#define USB_OTG_GUSBCFG_TOCAL                    USB_OTG_GUSBCFG_TOCAL_Msk     /*!< FS timeout calibration */
+#define USB_OTG_GUSBCFG_TOCAL_0                  (0x1UL << USB_OTG_GUSBCFG_TOCAL_Pos) /*!< 0x00000001 */
+#define USB_OTG_GUSBCFG_TOCAL_1                  (0x2UL << USB_OTG_GUSBCFG_TOCAL_Pos) /*!< 0x00000002 */
+#define USB_OTG_GUSBCFG_TOCAL_2                  (0x4UL << USB_OTG_GUSBCFG_TOCAL_Pos) /*!< 0x00000004 */
+#define USB_OTG_GUSBCFG_PHYSEL_Pos               (6U)
+#define USB_OTG_GUSBCFG_PHYSEL_Msk               (0x1UL << USB_OTG_GUSBCFG_PHYSEL_Pos) /*!< 0x00000040 */
+#define USB_OTG_GUSBCFG_PHYSEL                   USB_OTG_GUSBCFG_PHYSEL_Msk    /*!< USB 2.0 high-speed ULPI PHY or USB 1.1 full-speed serial transceiver select */
+#define USB_OTG_GUSBCFG_SRPCAP_Pos               (8U)
+#define USB_OTG_GUSBCFG_SRPCAP_Msk               (0x1UL << USB_OTG_GUSBCFG_SRPCAP_Pos) /*!< 0x00000100 */
+#define USB_OTG_GUSBCFG_SRPCAP                   USB_OTG_GUSBCFG_SRPCAP_Msk    /*!< SRP-capable */
+#define USB_OTG_GUSBCFG_HNPCAP_Pos               (9U)
+#define USB_OTG_GUSBCFG_HNPCAP_Msk               (0x1UL << USB_OTG_GUSBCFG_HNPCAP_Pos) /*!< 0x00000200 */
+#define USB_OTG_GUSBCFG_HNPCAP                   USB_OTG_GUSBCFG_HNPCAP_Msk    /*!< HNP-capable */
+#define USB_OTG_GUSBCFG_TRDT_Pos                 (10U)
+#define USB_OTG_GUSBCFG_TRDT_Msk                 (0xFUL << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00003C00 */
+#define USB_OTG_GUSBCFG_TRDT                     USB_OTG_GUSBCFG_TRDT_Msk      /*!< USB turnaround time */
+#define USB_OTG_GUSBCFG_TRDT_0                   (0x1UL << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00000400 */
+#define USB_OTG_GUSBCFG_TRDT_1                   (0x2UL << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00000800 */
+#define USB_OTG_GUSBCFG_TRDT_2                   (0x4UL << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00001000 */
+#define USB_OTG_GUSBCFG_TRDT_3                   (0x8UL << USB_OTG_GUSBCFG_TRDT_Pos) /*!< 0x00002000 */
+#define USB_OTG_GUSBCFG_PHYLPCS_Pos              (15U)
+#define USB_OTG_GUSBCFG_PHYLPCS_Msk              (0x1UL << USB_OTG_GUSBCFG_PHYLPCS_Pos) /*!< 0x00008000 */
+#define USB_OTG_GUSBCFG_PHYLPCS                  USB_OTG_GUSBCFG_PHYLPCS_Msk   /*!< PHY Low-power clock select */
+#define USB_OTG_GUSBCFG_ULPIFSLS_Pos             (17U)
+#define USB_OTG_GUSBCFG_ULPIFSLS_Msk             (0x1UL << USB_OTG_GUSBCFG_ULPIFSLS_Pos) /*!< 0x00020000 */
+#define USB_OTG_GUSBCFG_ULPIFSLS                 USB_OTG_GUSBCFG_ULPIFSLS_Msk  /*!< ULPI FS/LS select               */
+#define USB_OTG_GUSBCFG_ULPIAR_Pos               (18U)
+#define USB_OTG_GUSBCFG_ULPIAR_Msk               (0x1UL << USB_OTG_GUSBCFG_ULPIAR_Pos) /*!< 0x00040000 */
+#define USB_OTG_GUSBCFG_ULPIAR                   USB_OTG_GUSBCFG_ULPIAR_Msk    /*!< ULPI Auto-resume                */
+#define USB_OTG_GUSBCFG_ULPICSM_Pos              (19U)
+#define USB_OTG_GUSBCFG_ULPICSM_Msk              (0x1UL << USB_OTG_GUSBCFG_ULPICSM_Pos) /*!< 0x00080000 */
+#define USB_OTG_GUSBCFG_ULPICSM                  USB_OTG_GUSBCFG_ULPICSM_Msk   /*!< ULPI Clock SuspendM             */
+#define USB_OTG_GUSBCFG_ULPIEVBUSD_Pos           (20U)
+#define USB_OTG_GUSBCFG_ULPIEVBUSD_Msk           (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSD_Pos) /*!< 0x00100000 */
+#define USB_OTG_GUSBCFG_ULPIEVBUSD               USB_OTG_GUSBCFG_ULPIEVBUSD_Msk /*!< ULPI External VBUS Drive        */
+#define USB_OTG_GUSBCFG_ULPIEVBUSI_Pos           (21U)
+#define USB_OTG_GUSBCFG_ULPIEVBUSI_Msk           (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSI_Pos) /*!< 0x00200000 */
+#define USB_OTG_GUSBCFG_ULPIEVBUSI               USB_OTG_GUSBCFG_ULPIEVBUSI_Msk /*!< ULPI external VBUS indicator    */
+#define USB_OTG_GUSBCFG_TSDPS_Pos                (22U)
+#define USB_OTG_GUSBCFG_TSDPS_Msk                (0x1UL << USB_OTG_GUSBCFG_TSDPS_Pos) /*!< 0x00400000 */
+#define USB_OTG_GUSBCFG_TSDPS                    USB_OTG_GUSBCFG_TSDPS_Msk     /*!< TermSel DLine pulsing selection */
+#define USB_OTG_GUSBCFG_PCCI_Pos                 (23U)
+#define USB_OTG_GUSBCFG_PCCI_Msk                 (0x1UL << USB_OTG_GUSBCFG_PCCI_Pos) /*!< 0x00800000 */
+#define USB_OTG_GUSBCFG_PCCI                     USB_OTG_GUSBCFG_PCCI_Msk      /*!< Indicator complement            */
+#define USB_OTG_GUSBCFG_PTCI_Pos                 (24U)
+#define USB_OTG_GUSBCFG_PTCI_Msk                 (0x1UL << USB_OTG_GUSBCFG_PTCI_Pos) /*!< 0x01000000 */
+#define USB_OTG_GUSBCFG_PTCI                     USB_OTG_GUSBCFG_PTCI_Msk      /*!< Indicator pass through          */
+#define USB_OTG_GUSBCFG_ULPIIPD_Pos              (25U)
+#define USB_OTG_GUSBCFG_ULPIIPD_Msk              (0x1UL << USB_OTG_GUSBCFG_ULPIIPD_Pos) /*!< 0x02000000 */
+#define USB_OTG_GUSBCFG_ULPIIPD                  USB_OTG_GUSBCFG_ULPIIPD_Msk   /*!< ULPI interface protect disable  */
+#define USB_OTG_GUSBCFG_FHMOD_Pos                (29U)
+#define USB_OTG_GUSBCFG_FHMOD_Msk                (0x1UL << USB_OTG_GUSBCFG_FHMOD_Pos) /*!< 0x20000000 */
+#define USB_OTG_GUSBCFG_FHMOD                    USB_OTG_GUSBCFG_FHMOD_Msk     /*!< Forced host mode                */
+#define USB_OTG_GUSBCFG_FDMOD_Pos                (30U)
+#define USB_OTG_GUSBCFG_FDMOD_Msk                (0x1UL << USB_OTG_GUSBCFG_FDMOD_Pos) /*!< 0x40000000 */
+#define USB_OTG_GUSBCFG_FDMOD                    USB_OTG_GUSBCFG_FDMOD_Msk     /*!< Forced peripheral mode          */
+#define USB_OTG_GUSBCFG_CTXPKT_Pos               (31U)
+#define USB_OTG_GUSBCFG_CTXPKT_Msk               (0x1UL << USB_OTG_GUSBCFG_CTXPKT_Pos) /*!< 0x80000000 */
+#define USB_OTG_GUSBCFG_CTXPKT                   USB_OTG_GUSBCFG_CTXPKT_Msk    /*!< Corrupt Tx packet               */
+
+/********************  Bit definition for USB_OTG_GRSTCTL register  ********************/
+#define USB_OTG_GRSTCTL_CSRST_Pos                (0U)
+#define USB_OTG_GRSTCTL_CSRST_Msk                (0x1UL << USB_OTG_GRSTCTL_CSRST_Pos) /*!< 0x00000001 */
+#define USB_OTG_GRSTCTL_CSRST                    USB_OTG_GRSTCTL_CSRST_Msk     /*!< Core soft reset          */
+#define USB_OTG_GRSTCTL_HSRST_Pos                (1U)
+#define USB_OTG_GRSTCTL_HSRST_Msk                (0x1UL << USB_OTG_GRSTCTL_HSRST_Pos) /*!< 0x00000002 */
+#define USB_OTG_GRSTCTL_HSRST                    USB_OTG_GRSTCTL_HSRST_Msk     /*!< HCLK soft reset          */
+#define USB_OTG_GRSTCTL_FCRST_Pos                (2U)
+#define USB_OTG_GRSTCTL_FCRST_Msk                (0x1UL << USB_OTG_GRSTCTL_FCRST_Pos) /*!< 0x00000004 */
+#define USB_OTG_GRSTCTL_FCRST                    USB_OTG_GRSTCTL_FCRST_Msk     /*!< Host frame counter reset */
+#define USB_OTG_GRSTCTL_RXFFLSH_Pos              (4U)
+#define USB_OTG_GRSTCTL_RXFFLSH_Msk              (0x1UL << USB_OTG_GRSTCTL_RXFFLSH_Pos) /*!< 0x00000010 */
+#define USB_OTG_GRSTCTL_RXFFLSH                  USB_OTG_GRSTCTL_RXFFLSH_Msk   /*!< RxFIFO flush             */
+#define USB_OTG_GRSTCTL_TXFFLSH_Pos              (5U)
+#define USB_OTG_GRSTCTL_TXFFLSH_Msk              (0x1UL << USB_OTG_GRSTCTL_TXFFLSH_Pos) /*!< 0x00000020 */
+#define USB_OTG_GRSTCTL_TXFFLSH                  USB_OTG_GRSTCTL_TXFFLSH_Msk   /*!< TxFIFO flush             */
+
+
+#define USB_OTG_GRSTCTL_TXFNUM_Pos               (6U)
+#define USB_OTG_GRSTCTL_TXFNUM_Msk               (0x1FUL << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x000007C0 */
+#define USB_OTG_GRSTCTL_TXFNUM                   USB_OTG_GRSTCTL_TXFNUM_Msk    /*!< TxFIFO number */
+#define USB_OTG_GRSTCTL_TXFNUM_0                 (0x01UL << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000040 */
+#define USB_OTG_GRSTCTL_TXFNUM_1                 (0x02UL << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000080 */
+#define USB_OTG_GRSTCTL_TXFNUM_2                 (0x04UL << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000100 */
+#define USB_OTG_GRSTCTL_TXFNUM_3                 (0x08UL << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000200 */
+#define USB_OTG_GRSTCTL_TXFNUM_4                 (0x10UL << USB_OTG_GRSTCTL_TXFNUM_Pos) /*!< 0x00000400 */
+#define USB_OTG_GRSTCTL_DMAREQ_Pos               (30U)
+#define USB_OTG_GRSTCTL_DMAREQ_Msk               (0x1UL << USB_OTG_GRSTCTL_DMAREQ_Pos) /*!< 0x40000000 */
+#define USB_OTG_GRSTCTL_DMAREQ                   USB_OTG_GRSTCTL_DMAREQ_Msk    /*!< DMA request signal */
+#define USB_OTG_GRSTCTL_AHBIDL_Pos               (31U)
+#define USB_OTG_GRSTCTL_AHBIDL_Msk               (0x1UL << USB_OTG_GRSTCTL_AHBIDL_Pos) /*!< 0x80000000 */
+#define USB_OTG_GRSTCTL_AHBIDL                   USB_OTG_GRSTCTL_AHBIDL_Msk    /*!< AHB master idle */
+
+/********************  Bit definition for USB_OTG_DIEPMSK register  ********************/
+#define USB_OTG_DIEPMSK_XFRCM_Pos                (0U)
+#define USB_OTG_DIEPMSK_XFRCM_Msk                (0x1UL << USB_OTG_DIEPMSK_XFRCM_Pos) /*!< 0x00000001 */
+#define USB_OTG_DIEPMSK_XFRCM                    USB_OTG_DIEPMSK_XFRCM_Msk     /*!< Transfer completed interrupt mask                 */
+#define USB_OTG_DIEPMSK_EPDM_Pos                 (1U)
+#define USB_OTG_DIEPMSK_EPDM_Msk                 (0x1UL << USB_OTG_DIEPMSK_EPDM_Pos) /*!< 0x00000002 */
+#define USB_OTG_DIEPMSK_EPDM                     USB_OTG_DIEPMSK_EPDM_Msk      /*!< Endpoint disabled interrupt mask                  */
+#define USB_OTG_DIEPMSK_TOM_Pos                  (3U)
+#define USB_OTG_DIEPMSK_TOM_Msk                  (0x1UL << USB_OTG_DIEPMSK_TOM_Pos) /*!< 0x00000008 */
+#define USB_OTG_DIEPMSK_TOM                      USB_OTG_DIEPMSK_TOM_Msk       /*!< Timeout condition mask (nonisochronous endpoints) */
+#define USB_OTG_DIEPMSK_ITTXFEMSK_Pos            (4U)
+#define USB_OTG_DIEPMSK_ITTXFEMSK_Msk            (0x1UL << USB_OTG_DIEPMSK_ITTXFEMSK_Pos) /*!< 0x00000010 */
+#define USB_OTG_DIEPMSK_ITTXFEMSK                USB_OTG_DIEPMSK_ITTXFEMSK_Msk /*!< IN token received when TxFIFO empty mask          */
+#define USB_OTG_DIEPMSK_INEPNMM_Pos              (5U)
+#define USB_OTG_DIEPMSK_INEPNMM_Msk              (0x1UL << USB_OTG_DIEPMSK_INEPNMM_Pos) /*!< 0x00000020 */
+#define USB_OTG_DIEPMSK_INEPNMM                  USB_OTG_DIEPMSK_INEPNMM_Msk   /*!< IN token received with EP mismatch mask           */
+#define USB_OTG_DIEPMSK_INEPNEM_Pos              (6U)
+#define USB_OTG_DIEPMSK_INEPNEM_Msk              (0x1UL << USB_OTG_DIEPMSK_INEPNEM_Pos) /*!< 0x00000040 */
+#define USB_OTG_DIEPMSK_INEPNEM                  USB_OTG_DIEPMSK_INEPNEM_Msk   /*!< IN endpoint NAK effective mask                    */
+#define USB_OTG_DIEPMSK_TXFURM_Pos               (8U)
+#define USB_OTG_DIEPMSK_TXFURM_Msk               (0x1UL << USB_OTG_DIEPMSK_TXFURM_Pos) /*!< 0x00000100 */
+#define USB_OTG_DIEPMSK_TXFURM                   USB_OTG_DIEPMSK_TXFURM_Msk    /*!< FIFO underrun mask                                */
+#define USB_OTG_DIEPMSK_NAKM_Pos                 (13U)
+#define USB_OTG_DIEPMSK_NAKM_Msk                 (0x1UL << USB_OTG_DIEPMSK_NAKM_Pos) /*!< 0x00002000 */
+#define USB_OTG_DIEPMSK_NAKM                     USB_OTG_DIEPMSK_NAKM_Msk       /*!< NAK interrupt mask                                */
+
+/********************  Bit definition for USB_OTG_HPTXSTS register  ********************/
+#define USB_OTG_HPTXSTS_PTXFSAVL_Pos             (0U)
+#define USB_OTG_HPTXSTS_PTXFSAVL_Msk             (0xFFFFUL << USB_OTG_HPTXSTS_PTXFSAVL_Pos) /*!< 0x0000FFFF */
+#define USB_OTG_HPTXSTS_PTXFSAVL                 USB_OTG_HPTXSTS_PTXFSAVL_Msk  /*!< Periodic transmit data FIFO space available     */
+#define USB_OTG_HPTXSTS_PTXQSAV_Pos              (16U)
+#define USB_OTG_HPTXSTS_PTXQSAV_Msk              (0xFFUL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00FF0000 */
+#define USB_OTG_HPTXSTS_PTXQSAV                  USB_OTG_HPTXSTS_PTXQSAV_Msk   /*!< Periodic transmit request queue space available */
+#define USB_OTG_HPTXSTS_PTXQSAV_0                (0x01UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00010000 */
+#define USB_OTG_HPTXSTS_PTXQSAV_1                (0x02UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00020000 */
+#define USB_OTG_HPTXSTS_PTXQSAV_2                (0x04UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00040000 */
+#define USB_OTG_HPTXSTS_PTXQSAV_3                (0x08UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00080000 */
+#define USB_OTG_HPTXSTS_PTXQSAV_4                (0x10UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00100000 */
+#define USB_OTG_HPTXSTS_PTXQSAV_5                (0x20UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00200000 */
+#define USB_OTG_HPTXSTS_PTXQSAV_6                (0x40UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00400000 */
+#define USB_OTG_HPTXSTS_PTXQSAV_7                (0x80UL << USB_OTG_HPTXSTS_PTXQSAV_Pos) /*!< 0x00800000 */
+
+#define USB_OTG_HPTXSTS_PTXQTOP_Pos              (24U)
+#define USB_OTG_HPTXSTS_PTXQTOP_Msk              (0xFFUL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0xFF000000 */
+#define USB_OTG_HPTXSTS_PTXQTOP                  USB_OTG_HPTXSTS_PTXQTOP_Msk   /*!< Top of the periodic transmit request queue */
+#define USB_OTG_HPTXSTS_PTXQTOP_0                (0x01UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x01000000 */
+#define USB_OTG_HPTXSTS_PTXQTOP_1                (0x02UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x02000000 */
+#define USB_OTG_HPTXSTS_PTXQTOP_2                (0x04UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x04000000 */
+#define USB_OTG_HPTXSTS_PTXQTOP_3                (0x08UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x08000000 */
+#define USB_OTG_HPTXSTS_PTXQTOP_4                (0x10UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x10000000 */
+#define USB_OTG_HPTXSTS_PTXQTOP_5                (0x20UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x20000000 */
+#define USB_OTG_HPTXSTS_PTXQTOP_6                (0x40UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x40000000 */
+#define USB_OTG_HPTXSTS_PTXQTOP_7                (0x80UL << USB_OTG_HPTXSTS_PTXQTOP_Pos) /*!< 0x80000000 */
+
+/********************  Bit definition for USB_OTG_HAINT register  ********************/
+#define USB_OTG_HAINT_HAINT_Pos                  (0U)
+#define USB_OTG_HAINT_HAINT_Msk                  (0xFFFFUL << USB_OTG_HAINT_HAINT_Pos) /*!< 0x0000FFFF */
+#define USB_OTG_HAINT_HAINT                      USB_OTG_HAINT_HAINT_Msk       /*!< Channel interrupts */
+
+/********************  Bit definition for USB_OTG_DOEPMSK register  ********************/
+#define USB_OTG_DOEPMSK_XFRCM_Pos                (0U)
+#define USB_OTG_DOEPMSK_XFRCM_Msk                (0x1UL << USB_OTG_DOEPMSK_XFRCM_Pos) /*!< 0x00000001 */
+#define USB_OTG_DOEPMSK_XFRCM                    USB_OTG_DOEPMSK_XFRCM_Msk     /*!< Transfer completed interrupt mask              */
+#define USB_OTG_DOEPMSK_EPDM_Pos                 (1U)
+#define USB_OTG_DOEPMSK_EPDM_Msk                 (0x1UL << USB_OTG_DOEPMSK_EPDM_Pos) /*!< 0x00000002 */
+#define USB_OTG_DOEPMSK_EPDM                     USB_OTG_DOEPMSK_EPDM_Msk      /*!< Endpoint disabled interrupt mask               */
+#define USB_OTG_DOEPMSK_AHBERRM_Pos              (2U)
+#define USB_OTG_DOEPMSK_AHBERRM_Msk              (0x1UL << USB_OTG_DOEPMSK_AHBERRM_Pos) /*!< 0x00000004 */
+#define USB_OTG_DOEPMSK_AHBERRM                  USB_OTG_DOEPMSK_AHBERRM_Msk   /*!< OUT transaction AHB Error interrupt mask       */
+#define USB_OTG_DOEPMSK_STUPM_Pos                (3U)
+#define USB_OTG_DOEPMSK_STUPM_Msk                (0x1UL << USB_OTG_DOEPMSK_STUPM_Pos) /*!< 0x00000008 */
+#define USB_OTG_DOEPMSK_STUPM                    USB_OTG_DOEPMSK_STUPM_Msk     /*!< SETUP phase done mask                          */
+#define USB_OTG_DOEPMSK_OTEPDM_Pos               (4U)
+#define USB_OTG_DOEPMSK_OTEPDM_Msk               (0x1UL << USB_OTG_DOEPMSK_OTEPDM_Pos) /*!< 0x00000010 */
+#define USB_OTG_DOEPMSK_OTEPDM                   USB_OTG_DOEPMSK_OTEPDM_Msk    /*!< OUT token received when endpoint disabled mask */
+#define USB_OTG_DOEPMSK_OTEPSPRM_Pos             (5U)
+#define USB_OTG_DOEPMSK_OTEPSPRM_Msk             (0x1UL << USB_OTG_DOEPMSK_OTEPSPRM_Pos) /*!< 0x00000020 */
+#define USB_OTG_DOEPMSK_OTEPSPRM                 USB_OTG_DOEPMSK_OTEPSPRM_Msk  /*!< Status Phase Received mask                     */
+#define USB_OTG_DOEPMSK_B2BSTUP_Pos              (6U)
+#define USB_OTG_DOEPMSK_B2BSTUP_Msk              (0x1UL << USB_OTG_DOEPMSK_B2BSTUP_Pos) /*!< 0x00000040 */
+#define USB_OTG_DOEPMSK_B2BSTUP                  USB_OTG_DOEPMSK_B2BSTUP_Msk   /*!< Back-to-back SETUP packets received mask       */
+#define USB_OTG_DOEPMSK_OPEM_Pos                 (8U)
+#define USB_OTG_DOEPMSK_OPEM_Msk                 (0x1UL << USB_OTG_DOEPMSK_OPEM_Pos) /*!< 0x00000100 */
+#define USB_OTG_DOEPMSK_OPEM                     USB_OTG_DOEPMSK_OPEM_Msk      /*!< OUT packet error mask                          */
+#define USB_OTG_DOEPMSK_BOIM_Pos                 (9U)
+#define USB_OTG_DOEPMSK_BOIM_Msk                 (0x1UL << USB_OTG_DOEPMSK_BOIM_Pos) /*!< 0x00000200 */
+#define USB_OTG_DOEPMSK_BOIM                     USB_OTG_DOEPMSK_BOIM_Msk      /*!< BNA interrupt mask                             */
+#define USB_OTG_DOEPMSK_BERRM_Pos                (12U)
+#define USB_OTG_DOEPMSK_BERRM_Msk                (0x1UL << USB_OTG_DOEPMSK_BERRM_Pos) /*!< 0x00001000 */
+#define USB_OTG_DOEPMSK_BERRM                    USB_OTG_DOEPMSK_BERRM_Msk      /*!< Babble error interrupt mask                   */
+#define USB_OTG_DOEPMSK_NAKM_Pos                 (13U)
+#define USB_OTG_DOEPMSK_NAKM_Msk                 (0x1UL << USB_OTG_DOEPMSK_NAKM_Pos) /*!< 0x00002000 */
+#define USB_OTG_DOEPMSK_NAKM                     USB_OTG_DOEPMSK_NAKM_Msk      /*!< OUT Packet NAK interrupt mask                  */
+#define USB_OTG_DOEPMSK_NYETM_Pos                (14U)
+#define USB_OTG_DOEPMSK_NYETM_Msk                (0x1UL << USB_OTG_DOEPMSK_NYETM_Pos) /*!< 0x00004000 */
+#define USB_OTG_DOEPMSK_NYETM                    USB_OTG_DOEPMSK_NYETM_Msk     /*!< NYET interrupt mask                            */
+/********************  Bit definition for USB_OTG_GINTSTS register  ********************/
+#define USB_OTG_GINTSTS_CMOD_Pos                 (0U)
+#define USB_OTG_GINTSTS_CMOD_Msk                 (0x1UL << USB_OTG_GINTSTS_CMOD_Pos) /*!< 0x00000001 */
+#define USB_OTG_GINTSTS_CMOD                     USB_OTG_GINTSTS_CMOD_Msk      /*!< Current mode of operation                      */
+#define USB_OTG_GINTSTS_MMIS_Pos                 (1U)
+#define USB_OTG_GINTSTS_MMIS_Msk                 (0x1UL << USB_OTG_GINTSTS_MMIS_Pos) /*!< 0x00000002 */
+#define USB_OTG_GINTSTS_MMIS                     USB_OTG_GINTSTS_MMIS_Msk      /*!< Mode mismatch interrupt                        */
+#define USB_OTG_GINTSTS_OTGINT_Pos               (2U)
+#define USB_OTG_GINTSTS_OTGINT_Msk               (0x1UL << USB_OTG_GINTSTS_OTGINT_Pos) /*!< 0x00000004 */
+#define USB_OTG_GINTSTS_OTGINT                   USB_OTG_GINTSTS_OTGINT_Msk    /*!< OTG interrupt                                  */
+#define USB_OTG_GINTSTS_SOF_Pos                  (3U)
+#define USB_OTG_GINTSTS_SOF_Msk                  (0x1UL << USB_OTG_GINTSTS_SOF_Pos) /*!< 0x00000008 */
+#define USB_OTG_GINTSTS_SOF                      USB_OTG_GINTSTS_SOF_Msk       /*!< Start of frame                                 */
+#define USB_OTG_GINTSTS_RXFLVL_Pos               (4U)
+#define USB_OTG_GINTSTS_RXFLVL_Msk               (0x1UL << USB_OTG_GINTSTS_RXFLVL_Pos) /*!< 0x00000010 */
+#define USB_OTG_GINTSTS_RXFLVL                   USB_OTG_GINTSTS_RXFLVL_Msk    /*!< RxFIFO nonempty                                */
+#define USB_OTG_GINTSTS_NPTXFE_Pos               (5U)
+#define USB_OTG_GINTSTS_NPTXFE_Msk               (0x1UL << USB_OTG_GINTSTS_NPTXFE_Pos) /*!< 0x00000020 */
+#define USB_OTG_GINTSTS_NPTXFE                   USB_OTG_GINTSTS_NPTXFE_Msk    /*!< Nonperiodic TxFIFO empty                       */
+#define USB_OTG_GINTSTS_GINAKEFF_Pos             (6U)
+#define USB_OTG_GINTSTS_GINAKEFF_Msk             (0x1UL << USB_OTG_GINTSTS_GINAKEFF_Pos) /*!< 0x00000040 */
+#define USB_OTG_GINTSTS_GINAKEFF                 USB_OTG_GINTSTS_GINAKEFF_Msk  /*!< Global IN nonperiodic NAK effective            */
+#define USB_OTG_GINTSTS_BOUTNAKEFF_Pos           (7U)
+#define USB_OTG_GINTSTS_BOUTNAKEFF_Msk           (0x1UL << USB_OTG_GINTSTS_BOUTNAKEFF_Pos) /*!< 0x00000080 */
+#define USB_OTG_GINTSTS_BOUTNAKEFF               USB_OTG_GINTSTS_BOUTNAKEFF_Msk /*!< Global OUT NAK effective                       */
+#define USB_OTG_GINTSTS_ESUSP_Pos                (10U)
+#define USB_OTG_GINTSTS_ESUSP_Msk                (0x1UL << USB_OTG_GINTSTS_ESUSP_Pos) /*!< 0x00000400 */
+#define USB_OTG_GINTSTS_ESUSP                    USB_OTG_GINTSTS_ESUSP_Msk     /*!< Early suspend                                  */
+#define USB_OTG_GINTSTS_USBSUSP_Pos              (11U)
+#define USB_OTG_GINTSTS_USBSUSP_Msk              (0x1UL << USB_OTG_GINTSTS_USBSUSP_Pos) /*!< 0x00000800 */
+#define USB_OTG_GINTSTS_USBSUSP                  USB_OTG_GINTSTS_USBSUSP_Msk   /*!< USB suspend                                    */
+#define USB_OTG_GINTSTS_USBRST_Pos               (12U)
+#define USB_OTG_GINTSTS_USBRST_Msk               (0x1UL << USB_OTG_GINTSTS_USBRST_Pos) /*!< 0x00001000 */
+#define USB_OTG_GINTSTS_USBRST                   USB_OTG_GINTSTS_USBRST_Msk    /*!< USB reset                                      */
+#define USB_OTG_GINTSTS_ENUMDNE_Pos              (13U)
+#define USB_OTG_GINTSTS_ENUMDNE_Msk              (0x1UL << USB_OTG_GINTSTS_ENUMDNE_Pos) /*!< 0x00002000 */
+#define USB_OTG_GINTSTS_ENUMDNE                  USB_OTG_GINTSTS_ENUMDNE_Msk   /*!< Enumeration done                               */
+#define USB_OTG_GINTSTS_ISOODRP_Pos              (14U)
+#define USB_OTG_GINTSTS_ISOODRP_Msk              (0x1UL << USB_OTG_GINTSTS_ISOODRP_Pos) /*!< 0x00004000 */
+#define USB_OTG_GINTSTS_ISOODRP                  USB_OTG_GINTSTS_ISOODRP_Msk   /*!< Isochronous OUT packet dropped interrupt       */
+#define USB_OTG_GINTSTS_EOPF_Pos                 (15U)
+#define USB_OTG_GINTSTS_EOPF_Msk                 (0x1UL << USB_OTG_GINTSTS_EOPF_Pos) /*!< 0x00008000 */
+#define USB_OTG_GINTSTS_EOPF                     USB_OTG_GINTSTS_EOPF_Msk      /*!< End of periodic frame interrupt                */
+#define USB_OTG_GINTSTS_IEPINT_Pos               (18U)
+#define USB_OTG_GINTSTS_IEPINT_Msk               (0x1UL << USB_OTG_GINTSTS_IEPINT_Pos) /*!< 0x00040000 */
+#define USB_OTG_GINTSTS_IEPINT                   USB_OTG_GINTSTS_IEPINT_Msk    /*!< IN endpoint interrupt                          */
+#define USB_OTG_GINTSTS_OEPINT_Pos               (19U)
+#define USB_OTG_GINTSTS_OEPINT_Msk               (0x1UL << USB_OTG_GINTSTS_OEPINT_Pos) /*!< 0x00080000 */
+#define USB_OTG_GINTSTS_OEPINT                   USB_OTG_GINTSTS_OEPINT_Msk    /*!< OUT endpoint interrupt                         */
+#define USB_OTG_GINTSTS_IISOIXFR_Pos             (20U)
+#define USB_OTG_GINTSTS_IISOIXFR_Msk             (0x1UL << USB_OTG_GINTSTS_IISOIXFR_Pos) /*!< 0x00100000 */
+#define USB_OTG_GINTSTS_IISOIXFR                 USB_OTG_GINTSTS_IISOIXFR_Msk  /*!< Incomplete isochronous IN transfer             */
+#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos    (21U)
+#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk    (0x1UL << USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos) /*!< 0x00200000 */
+#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT        USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Msk /*!< Incomplete periodic transfer                   */
+#define USB_OTG_GINTSTS_DATAFSUSP_Pos            (22U)
+#define USB_OTG_GINTSTS_DATAFSUSP_Msk            (0x1UL << USB_OTG_GINTSTS_DATAFSUSP_Pos) /*!< 0x00400000 */
+#define USB_OTG_GINTSTS_DATAFSUSP                USB_OTG_GINTSTS_DATAFSUSP_Msk /*!< Data fetch suspended                           */
+#define USB_OTG_GINTSTS_HPRTINT_Pos              (24U)
+#define USB_OTG_GINTSTS_HPRTINT_Msk              (0x1UL << USB_OTG_GINTSTS_HPRTINT_Pos) /*!< 0x01000000 */
+#define USB_OTG_GINTSTS_HPRTINT                  USB_OTG_GINTSTS_HPRTINT_Msk   /*!< Host port interrupt                            */
+#define USB_OTG_GINTSTS_HCINT_Pos                (25U)
+#define USB_OTG_GINTSTS_HCINT_Msk                (0x1UL << USB_OTG_GINTSTS_HCINT_Pos) /*!< 0x02000000 */
+#define USB_OTG_GINTSTS_HCINT                    USB_OTG_GINTSTS_HCINT_Msk     /*!< Host channels interrupt                        */
+#define USB_OTG_GINTSTS_PTXFE_Pos                (26U)
+#define USB_OTG_GINTSTS_PTXFE_Msk                (0x1UL << USB_OTG_GINTSTS_PTXFE_Pos) /*!< 0x04000000 */
+#define USB_OTG_GINTSTS_PTXFE                    USB_OTG_GINTSTS_PTXFE_Msk     /*!< Periodic TxFIFO empty                          */
+#define USB_OTG_GINTSTS_CIDSCHG_Pos              (28U)
+#define USB_OTG_GINTSTS_CIDSCHG_Msk              (0x1UL << USB_OTG_GINTSTS_CIDSCHG_Pos) /*!< 0x10000000 */
+#define USB_OTG_GINTSTS_CIDSCHG                  USB_OTG_GINTSTS_CIDSCHG_Msk   /*!< Connector ID status change                     */
+#define USB_OTG_GINTSTS_DISCINT_Pos              (29U)
+#define USB_OTG_GINTSTS_DISCINT_Msk              (0x1UL << USB_OTG_GINTSTS_DISCINT_Pos) /*!< 0x20000000 */
+#define USB_OTG_GINTSTS_DISCINT                  USB_OTG_GINTSTS_DISCINT_Msk   /*!< Disconnect detected interrupt                  */
+#define USB_OTG_GINTSTS_SRQINT_Pos               (30U)
+#define USB_OTG_GINTSTS_SRQINT_Msk               (0x1UL << USB_OTG_GINTSTS_SRQINT_Pos) /*!< 0x40000000 */
+#define USB_OTG_GINTSTS_SRQINT                   USB_OTG_GINTSTS_SRQINT_Msk    /*!< Session request/new session detected interrupt */
+#define USB_OTG_GINTSTS_WKUINT_Pos               (31U)
+#define USB_OTG_GINTSTS_WKUINT_Msk               (0x1UL << USB_OTG_GINTSTS_WKUINT_Pos) /*!< 0x80000000 */
+#define USB_OTG_GINTSTS_WKUINT                   USB_OTG_GINTSTS_WKUINT_Msk    /*!< Resume/remote wakeup detected interrupt        */
+
+/********************  Bit definition for USB_OTG_GINTMSK register  ********************/
+#define USB_OTG_GINTMSK_MMISM_Pos                (1U)
+#define USB_OTG_GINTMSK_MMISM_Msk                (0x1UL << USB_OTG_GINTMSK_MMISM_Pos) /*!< 0x00000002 */
+#define USB_OTG_GINTMSK_MMISM                    USB_OTG_GINTMSK_MMISM_Msk     /*!< Mode mismatch interrupt mask                        */
+#define USB_OTG_GINTMSK_OTGINT_Pos               (2U)
+#define USB_OTG_GINTMSK_OTGINT_Msk               (0x1UL << USB_OTG_GINTMSK_OTGINT_Pos) /*!< 0x00000004 */
+#define USB_OTG_GINTMSK_OTGINT                   USB_OTG_GINTMSK_OTGINT_Msk    /*!< OTG interrupt mask                                  */
+#define USB_OTG_GINTMSK_SOFM_Pos                 (3U)
+#define USB_OTG_GINTMSK_SOFM_Msk                 (0x1UL << USB_OTG_GINTMSK_SOFM_Pos) /*!< 0x00000008 */
+#define USB_OTG_GINTMSK_SOFM                     USB_OTG_GINTMSK_SOFM_Msk      /*!< Start of frame mask                                 */
+#define USB_OTG_GINTMSK_RXFLVLM_Pos              (4U)
+#define USB_OTG_GINTMSK_RXFLVLM_Msk              (0x1UL << USB_OTG_GINTMSK_RXFLVLM_Pos) /*!< 0x00000010 */
+#define USB_OTG_GINTMSK_RXFLVLM                  USB_OTG_GINTMSK_RXFLVLM_Msk   /*!< Receive FIFO nonempty mask                          */
+#define USB_OTG_GINTMSK_NPTXFEM_Pos              (5U)
+#define USB_OTG_GINTMSK_NPTXFEM_Msk              (0x1UL << USB_OTG_GINTMSK_NPTXFEM_Pos) /*!< 0x00000020 */
+#define USB_OTG_GINTMSK_NPTXFEM                  USB_OTG_GINTMSK_NPTXFEM_Msk   /*!< Nonperiodic TxFIFO empty mask                       */
+#define USB_OTG_GINTMSK_GINAKEFFM_Pos            (6U)
+#define USB_OTG_GINTMSK_GINAKEFFM_Msk            (0x1UL << USB_OTG_GINTMSK_GINAKEFFM_Pos) /*!< 0x00000040 */
+#define USB_OTG_GINTMSK_GINAKEFFM                USB_OTG_GINTMSK_GINAKEFFM_Msk /*!< Global nonperiodic IN NAK effective mask            */
+#define USB_OTG_GINTMSK_GONAKEFFM_Pos            (7U)
+#define USB_OTG_GINTMSK_GONAKEFFM_Msk            (0x1UL << USB_OTG_GINTMSK_GONAKEFFM_Pos) /*!< 0x00000080 */
+#define USB_OTG_GINTMSK_GONAKEFFM                USB_OTG_GINTMSK_GONAKEFFM_Msk /*!< Global OUT NAK effective mask                       */
+#define USB_OTG_GINTMSK_ESUSPM_Pos               (10U)
+#define USB_OTG_GINTMSK_ESUSPM_Msk               (0x1UL << USB_OTG_GINTMSK_ESUSPM_Pos) /*!< 0x00000400 */
+#define USB_OTG_GINTMSK_ESUSPM                   USB_OTG_GINTMSK_ESUSPM_Msk    /*!< Early suspend mask                                  */
+#define USB_OTG_GINTMSK_USBSUSPM_Pos             (11U)
+#define USB_OTG_GINTMSK_USBSUSPM_Msk             (0x1UL << USB_OTG_GINTMSK_USBSUSPM_Pos) /*!< 0x00000800 */
+#define USB_OTG_GINTMSK_USBSUSPM                 USB_OTG_GINTMSK_USBSUSPM_Msk  /*!< USB suspend mask                                    */
+#define USB_OTG_GINTMSK_USBRST_Pos               (12U)
+#define USB_OTG_GINTMSK_USBRST_Msk               (0x1UL << USB_OTG_GINTMSK_USBRST_Pos) /*!< 0x00001000 */
+#define USB_OTG_GINTMSK_USBRST                   USB_OTG_GINTMSK_USBRST_Msk    /*!< USB reset mask                                      */
+#define USB_OTG_GINTMSK_ENUMDNEM_Pos             (13U)
+#define USB_OTG_GINTMSK_ENUMDNEM_Msk             (0x1UL << USB_OTG_GINTMSK_ENUMDNEM_Pos) /*!< 0x00002000 */
+#define USB_OTG_GINTMSK_ENUMDNEM                 USB_OTG_GINTMSK_ENUMDNEM_Msk  /*!< Enumeration done mask                               */
+#define USB_OTG_GINTMSK_ISOODRPM_Pos             (14U)
+#define USB_OTG_GINTMSK_ISOODRPM_Msk             (0x1UL << USB_OTG_GINTMSK_ISOODRPM_Pos) /*!< 0x00004000 */
+#define USB_OTG_GINTMSK_ISOODRPM                 USB_OTG_GINTMSK_ISOODRPM_Msk  /*!< Isochronous OUT packet dropped interrupt mask       */
+#define USB_OTG_GINTMSK_EOPFM_Pos                (15U)
+#define USB_OTG_GINTMSK_EOPFM_Msk                (0x1UL << USB_OTG_GINTMSK_EOPFM_Pos) /*!< 0x00008000 */
+#define USB_OTG_GINTMSK_EOPFM                    USB_OTG_GINTMSK_EOPFM_Msk     /*!< End of periodic frame interrupt mask                */
+#define USB_OTG_GINTMSK_EPMISM_Pos               (17U)
+#define USB_OTG_GINTMSK_EPMISM_Msk               (0x1UL << USB_OTG_GINTMSK_EPMISM_Pos) /*!< 0x00020000 */
+#define USB_OTG_GINTMSK_EPMISM                   USB_OTG_GINTMSK_EPMISM_Msk    /*!< Endpoint mismatch interrupt mask                    */
+#define USB_OTG_GINTMSK_IEPINT_Pos               (18U)
+#define USB_OTG_GINTMSK_IEPINT_Msk               (0x1UL << USB_OTG_GINTMSK_IEPINT_Pos) /*!< 0x00040000 */
+#define USB_OTG_GINTMSK_IEPINT                   USB_OTG_GINTMSK_IEPINT_Msk    /*!< IN endpoints interrupt mask                         */
+#define USB_OTG_GINTMSK_OEPINT_Pos               (19U)
+#define USB_OTG_GINTMSK_OEPINT_Msk               (0x1UL << USB_OTG_GINTMSK_OEPINT_Pos) /*!< 0x00080000 */
+#define USB_OTG_GINTMSK_OEPINT                   USB_OTG_GINTMSK_OEPINT_Msk    /*!< OUT endpoints interrupt mask                        */
+#define USB_OTG_GINTMSK_IISOIXFRM_Pos            (20U)
+#define USB_OTG_GINTMSK_IISOIXFRM_Msk            (0x1UL << USB_OTG_GINTMSK_IISOIXFRM_Pos) /*!< 0x00100000 */
+#define USB_OTG_GINTMSK_IISOIXFRM                USB_OTG_GINTMSK_IISOIXFRM_Msk /*!< Incomplete isochronous IN transfer mask             */
+#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos      (21U)
+#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk      (0x1UL << USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Pos) /*!< 0x00200000 */
+#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM          USB_OTG_GINTMSK_PXFRM_IISOOXFRM_Msk /*!< Incomplete periodic transfer mask                   */
+#define USB_OTG_GINTMSK_FSUSPM_Pos               (22U)
+#define USB_OTG_GINTMSK_FSUSPM_Msk               (0x1UL << USB_OTG_GINTMSK_FSUSPM_Pos) /*!< 0x00400000 */
+#define USB_OTG_GINTMSK_FSUSPM                   USB_OTG_GINTMSK_FSUSPM_Msk    /*!< Data fetch suspended mask                           */
+#define USB_OTG_GINTMSK_PRTIM_Pos                (24U)
+#define USB_OTG_GINTMSK_PRTIM_Msk                (0x1UL << USB_OTG_GINTMSK_PRTIM_Pos) /*!< 0x01000000 */
+#define USB_OTG_GINTMSK_PRTIM                    USB_OTG_GINTMSK_PRTIM_Msk     /*!< Host port interrupt mask                            */
+#define USB_OTG_GINTMSK_HCIM_Pos                 (25U)
+#define USB_OTG_GINTMSK_HCIM_Msk                 (0x1UL << USB_OTG_GINTMSK_HCIM_Pos) /*!< 0x02000000 */
+#define USB_OTG_GINTMSK_HCIM                     USB_OTG_GINTMSK_HCIM_Msk      /*!< Host channels interrupt mask                        */
+#define USB_OTG_GINTMSK_PTXFEM_Pos               (26U)
+#define USB_OTG_GINTMSK_PTXFEM_Msk               (0x1UL << USB_OTG_GINTMSK_PTXFEM_Pos) /*!< 0x04000000 */
+#define USB_OTG_GINTMSK_PTXFEM                   USB_OTG_GINTMSK_PTXFEM_Msk    /*!< Periodic TxFIFO empty mask                          */
+#define USB_OTG_GINTMSK_CIDSCHGM_Pos             (28U)
+#define USB_OTG_GINTMSK_CIDSCHGM_Msk             (0x1UL << USB_OTG_GINTMSK_CIDSCHGM_Pos) /*!< 0x10000000 */
+#define USB_OTG_GINTMSK_CIDSCHGM                 USB_OTG_GINTMSK_CIDSCHGM_Msk  /*!< Connector ID status change mask                     */
+#define USB_OTG_GINTMSK_DISCINT_Pos              (29U)
+#define USB_OTG_GINTMSK_DISCINT_Msk              (0x1UL << USB_OTG_GINTMSK_DISCINT_Pos) /*!< 0x20000000 */
+#define USB_OTG_GINTMSK_DISCINT                  USB_OTG_GINTMSK_DISCINT_Msk   /*!< Disconnect detected interrupt mask                  */
+#define USB_OTG_GINTMSK_SRQIM_Pos                (30U)
+#define USB_OTG_GINTMSK_SRQIM_Msk                (0x1UL << USB_OTG_GINTMSK_SRQIM_Pos) /*!< 0x40000000 */
+#define USB_OTG_GINTMSK_SRQIM                    USB_OTG_GINTMSK_SRQIM_Msk     /*!< Session request/new session detected interrupt mask */
+#define USB_OTG_GINTMSK_WUIM_Pos                 (31U)
+#define USB_OTG_GINTMSK_WUIM_Msk                 (0x1UL << USB_OTG_GINTMSK_WUIM_Pos) /*!< 0x80000000 */
+#define USB_OTG_GINTMSK_WUIM                     USB_OTG_GINTMSK_WUIM_Msk      /*!< Resume/remote wakeup detected interrupt mask        */
+
+/********************  Bit definition for USB_OTG_DAINT register  ********************/
+#define USB_OTG_DAINT_IEPINT_Pos                 (0U)
+#define USB_OTG_DAINT_IEPINT_Msk                 (0xFFFFUL << USB_OTG_DAINT_IEPINT_Pos) /*!< 0x0000FFFF */
+#define USB_OTG_DAINT_IEPINT                     USB_OTG_DAINT_IEPINT_Msk      /*!< IN endpoint interrupt bits  */
+#define USB_OTG_DAINT_OEPINT_Pos                 (16U)
+#define USB_OTG_DAINT_OEPINT_Msk                 (0xFFFFUL << USB_OTG_DAINT_OEPINT_Pos) /*!< 0xFFFF0000 */
+#define USB_OTG_DAINT_OEPINT                     USB_OTG_DAINT_OEPINT_Msk      /*!< OUT endpoint interrupt bits */
+
+/********************  Bit definition for USB_OTG_HAINTMSK register  ********************/
+#define USB_OTG_HAINTMSK_HAINTM_Pos              (0U)
+#define USB_OTG_HAINTMSK_HAINTM_Msk              (0xFFFFUL << USB_OTG_HAINTMSK_HAINTM_Pos) /*!< 0x0000FFFF */
+#define USB_OTG_HAINTMSK_HAINTM                  USB_OTG_HAINTMSK_HAINTM_Msk   /*!< Channel interrupt mask */
+
+/********************  Bit definition for USB_OTG_GRXSTSP register  ********************/
+#define USB_OTG_GRXSTSP_EPNUM_Pos                (0U)
+#define USB_OTG_GRXSTSP_EPNUM_Msk                (0xFUL << USB_OTG_GRXSTSP_EPNUM_Pos) /*!< 0x0000000F */
+#define USB_OTG_GRXSTSP_EPNUM                    USB_OTG_GRXSTSP_EPNUM_Msk     /*!< IN EP interrupt mask bits  */
+#define USB_OTG_GRXSTSP_BCNT_Pos                 (4U)
+#define USB_OTG_GRXSTSP_BCNT_Msk                 (0x7FFUL << USB_OTG_GRXSTSP_BCNT_Pos) /*!< 0x00007FF0 */
+#define USB_OTG_GRXSTSP_BCNT                     USB_OTG_GRXSTSP_BCNT_Msk      /*!< OUT EP interrupt mask bits */
+#define USB_OTG_GRXSTSP_DPID_Pos                 (15U)
+#define USB_OTG_GRXSTSP_DPID_Msk                 (0x3UL << USB_OTG_GRXSTSP_DPID_Pos) /*!< 0x00018000 */
+#define USB_OTG_GRXSTSP_DPID                     USB_OTG_GRXSTSP_DPID_Msk      /*!< OUT EP interrupt mask bits */
+#define USB_OTG_GRXSTSP_PKTSTS_Pos               (17U)
+#define USB_OTG_GRXSTSP_PKTSTS_Msk               (0xFUL << USB_OTG_GRXSTSP_PKTSTS_Pos) /*!< 0x001E0000 */
+#define USB_OTG_GRXSTSP_PKTSTS                   USB_OTG_GRXSTSP_PKTSTS_Msk    /*!< OUT EP interrupt mask bits */
+
+/********************  Bit definition for USB_OTG_DAINTMSK register  ********************/
+#define USB_OTG_DAINTMSK_IEPM_Pos                (0U)
+#define USB_OTG_DAINTMSK_IEPM_Msk                (0xFFFFUL << USB_OTG_DAINTMSK_IEPM_Pos) /*!< 0x0000FFFF */
+#define USB_OTG_DAINTMSK_IEPM                    USB_OTG_DAINTMSK_IEPM_Msk     /*!< IN EP interrupt mask bits */
+#define USB_OTG_DAINTMSK_OEPM_Pos                (16U)
+#define USB_OTG_DAINTMSK_OEPM_Msk                (0xFFFFUL << USB_OTG_DAINTMSK_OEPM_Pos) /*!< 0xFFFF0000 */
+#define USB_OTG_DAINTMSK_OEPM                    USB_OTG_DAINTMSK_OEPM_Msk     /*!< OUT EP interrupt mask bits */
+
+/********************  Bit definition for USB_OTG_GRXFSIZ register  ********************/
+#define USB_OTG_GRXFSIZ_RXFD_Pos                 (0U)
+#define USB_OTG_GRXFSIZ_RXFD_Msk                 (0xFFFFUL << USB_OTG_GRXFSIZ_RXFD_Pos) /*!< 0x0000FFFF */
+#define USB_OTG_GRXFSIZ_RXFD                     USB_OTG_GRXFSIZ_RXFD_Msk      /*!< RxFIFO depth */
+
+/********************  Bit definition for USB_OTG_DVBUSDIS register  ********************/
+#define USB_OTG_DVBUSDIS_VBUSDT_Pos              (0U)
+#define USB_OTG_DVBUSDIS_VBUSDT_Msk              (0xFFFFUL << USB_OTG_DVBUSDIS_VBUSDT_Pos) /*!< 0x0000FFFF */
+#define USB_OTG_DVBUSDIS_VBUSDT                  USB_OTG_DVBUSDIS_VBUSDT_Msk   /*!< Device VBUS discharge time */
+
+/********************  Bit definition for OTG register  ********************/
+#define USB_OTG_NPTXFSA_Pos                      (0U)
+#define USB_OTG_NPTXFSA_Msk                      (0xFFFFUL << USB_OTG_NPTXFSA_Pos) /*!< 0x0000FFFF */
+#define USB_OTG_NPTXFSA                          USB_OTG_NPTXFSA_Msk           /*!< Nonperiodic transmit RAM start address */
+#define USB_OTG_NPTXFD_Pos                       (16U)
+#define USB_OTG_NPTXFD_Msk                       (0xFFFFUL << USB_OTG_NPTXFD_Pos) /*!< 0xFFFF0000 */
+#define USB_OTG_NPTXFD                           USB_OTG_NPTXFD_Msk            /*!< Nonperiodic TxFIFO depth               */
+#define USB_OTG_TX0FSA_Pos                       (0U)
+#define USB_OTG_TX0FSA_Msk                       (0xFFFFUL << USB_OTG_TX0FSA_Pos) /*!< 0x0000FFFF */
+#define USB_OTG_TX0FSA                           USB_OTG_TX0FSA_Msk            /*!< Endpoint 0 transmit RAM start address  */
+#define USB_OTG_TX0FD_Pos                        (16U)
+#define USB_OTG_TX0FD_Msk                        (0xFFFFUL << USB_OTG_TX0FD_Pos) /*!< 0xFFFF0000 */
+#define USB_OTG_TX0FD                            USB_OTG_TX0FD_Msk             /*!< Endpoint 0 TxFIFO depth                */
+
+/********************  Bit definition forUSB_OTG_DVBUSPULSE register  ********************/
+#define USB_OTG_DVBUSPULSE_DVBUSP_Pos            (0U)
+#define USB_OTG_DVBUSPULSE_DVBUSP_Msk            (0xFFFUL << USB_OTG_DVBUSPULSE_DVBUSP_Pos) /*!< 0x00000FFF */
+#define USB_OTG_DVBUSPULSE_DVBUSP                USB_OTG_DVBUSPULSE_DVBUSP_Msk /*!< Device VBUS pulsing time */
+
+/********************  Bit definition for USB_OTG_GNPTXSTS register  ********************/
+#define USB_OTG_GNPTXSTS_NPTXFSAV_Pos            (0U)
+#define USB_OTG_GNPTXSTS_NPTXFSAV_Msk            (0xFFFFUL << USB_OTG_GNPTXSTS_NPTXFSAV_Pos) /*!< 0x0000FFFF */
+#define USB_OTG_GNPTXSTS_NPTXFSAV                USB_OTG_GNPTXSTS_NPTXFSAV_Msk /*!< Nonperiodic TxFIFO space available */
+
+#define USB_OTG_GNPTXSTS_NPTQXSAV_Pos            (16U)
+#define USB_OTG_GNPTXSTS_NPTQXSAV_Msk            (0xFFUL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00FF0000 */
+#define USB_OTG_GNPTXSTS_NPTQXSAV                USB_OTG_GNPTXSTS_NPTQXSAV_Msk /*!< Nonperiodic transmit request queue space available */
+#define USB_OTG_GNPTXSTS_NPTQXSAV_0              (0x01UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00010000 */
+#define USB_OTG_GNPTXSTS_NPTQXSAV_1              (0x02UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00020000 */
+#define USB_OTG_GNPTXSTS_NPTQXSAV_2              (0x04UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00040000 */
+#define USB_OTG_GNPTXSTS_NPTQXSAV_3              (0x08UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00080000 */
+#define USB_OTG_GNPTXSTS_NPTQXSAV_4              (0x10UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00100000 */
+#define USB_OTG_GNPTXSTS_NPTQXSAV_5              (0x20UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00200000 */
+#define USB_OTG_GNPTXSTS_NPTQXSAV_6              (0x40UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00400000 */
+#define USB_OTG_GNPTXSTS_NPTQXSAV_7              (0x80UL << USB_OTG_GNPTXSTS_NPTQXSAV_Pos) /*!< 0x00800000 */
+
+#define USB_OTG_GNPTXSTS_NPTXQTOP_Pos            (24U)
+#define USB_OTG_GNPTXSTS_NPTXQTOP_Msk            (0x7FUL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x7F000000 */
+#define USB_OTG_GNPTXSTS_NPTXQTOP                USB_OTG_GNPTXSTS_NPTXQTOP_Msk /*!< Top of the nonperiodic transmit request queue */
+#define USB_OTG_GNPTXSTS_NPTXQTOP_0              (0x01UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x01000000 */
+#define USB_OTG_GNPTXSTS_NPTXQTOP_1              (0x02UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x02000000 */
+#define USB_OTG_GNPTXSTS_NPTXQTOP_2              (0x04UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x04000000 */
+#define USB_OTG_GNPTXSTS_NPTXQTOP_3              (0x08UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x08000000 */
+#define USB_OTG_GNPTXSTS_NPTXQTOP_4              (0x10UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x10000000 */
+#define USB_OTG_GNPTXSTS_NPTXQTOP_5              (0x20UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x20000000 */
+#define USB_OTG_GNPTXSTS_NPTXQTOP_6              (0x40UL << USB_OTG_GNPTXSTS_NPTXQTOP_Pos) /*!< 0x40000000 */
+
+/********************  Bit definition for USB_OTG_DTHRCTL register  ********************/
+#define USB_OTG_DTHRCTL_NONISOTHREN_Pos          (0U)
+#define USB_OTG_DTHRCTL_NONISOTHREN_Msk          (0x1UL << USB_OTG_DTHRCTL_NONISOTHREN_Pos) /*!< 0x00000001 */
+#define USB_OTG_DTHRCTL_NONISOTHREN              USB_OTG_DTHRCTL_NONISOTHREN_Msk /*!< Nonisochronous IN endpoints threshold enable */
+#define USB_OTG_DTHRCTL_ISOTHREN_Pos             (1U)
+#define USB_OTG_DTHRCTL_ISOTHREN_Msk             (0x1UL << USB_OTG_DTHRCTL_ISOTHREN_Pos) /*!< 0x00000002 */
+#define USB_OTG_DTHRCTL_ISOTHREN                 USB_OTG_DTHRCTL_ISOTHREN_Msk  /*!< ISO IN endpoint threshold enable */
+
+#define USB_OTG_DTHRCTL_TXTHRLEN_Pos             (2U)
+#define USB_OTG_DTHRCTL_TXTHRLEN_Msk             (0x1FFUL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x000007FC */
+#define USB_OTG_DTHRCTL_TXTHRLEN                 USB_OTG_DTHRCTL_TXTHRLEN_Msk  /*!< Transmit threshold length */
+#define USB_OTG_DTHRCTL_TXTHRLEN_0               (0x001UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000004 */
+#define USB_OTG_DTHRCTL_TXTHRLEN_1               (0x002UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000008 */
+#define USB_OTG_DTHRCTL_TXTHRLEN_2               (0x004UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000010 */
+#define USB_OTG_DTHRCTL_TXTHRLEN_3               (0x008UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000020 */
+#define USB_OTG_DTHRCTL_TXTHRLEN_4               (0x010UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000040 */
+#define USB_OTG_DTHRCTL_TXTHRLEN_5               (0x020UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000080 */
+#define USB_OTG_DTHRCTL_TXTHRLEN_6               (0x040UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000100 */
+#define USB_OTG_DTHRCTL_TXTHRLEN_7               (0x080UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000200 */
+#define USB_OTG_DTHRCTL_TXTHRLEN_8               (0x100UL << USB_OTG_DTHRCTL_TXTHRLEN_Pos) /*!< 0x00000400 */
+#define USB_OTG_DTHRCTL_RXTHREN_Pos              (16U)
+#define USB_OTG_DTHRCTL_RXTHREN_Msk              (0x1UL << USB_OTG_DTHRCTL_RXTHREN_Pos) /*!< 0x00010000 */
+#define USB_OTG_DTHRCTL_RXTHREN                  USB_OTG_DTHRCTL_RXTHREN_Msk   /*!< Receive threshold enable */
+
+#define USB_OTG_DTHRCTL_RXTHRLEN_Pos             (17U)
+#define USB_OTG_DTHRCTL_RXTHRLEN_Msk             (0x1FFUL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x03FE0000 */
+#define USB_OTG_DTHRCTL_RXTHRLEN                 USB_OTG_DTHRCTL_RXTHRLEN_Msk  /*!< Receive threshold length */
+#define USB_OTG_DTHRCTL_RXTHRLEN_0               (0x001UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00020000 */
+#define USB_OTG_DTHRCTL_RXTHRLEN_1               (0x002UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00040000 */
+#define USB_OTG_DTHRCTL_RXTHRLEN_2               (0x004UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00080000 */
+#define USB_OTG_DTHRCTL_RXTHRLEN_3               (0x008UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00100000 */
+#define USB_OTG_DTHRCTL_RXTHRLEN_4               (0x010UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00200000 */
+#define USB_OTG_DTHRCTL_RXTHRLEN_5               (0x020UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00400000 */
+#define USB_OTG_DTHRCTL_RXTHRLEN_6               (0x040UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x00800000 */
+#define USB_OTG_DTHRCTL_RXTHRLEN_7               (0x080UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x01000000 */
+#define USB_OTG_DTHRCTL_RXTHRLEN_8               (0x100UL << USB_OTG_DTHRCTL_RXTHRLEN_Pos) /*!< 0x02000000 */
+#define USB_OTG_DTHRCTL_ARPEN_Pos                (27U)
+#define USB_OTG_DTHRCTL_ARPEN_Msk                (0x1UL << USB_OTG_DTHRCTL_ARPEN_Pos) /*!< 0x08000000 */
+#define USB_OTG_DTHRCTL_ARPEN                    USB_OTG_DTHRCTL_ARPEN_Msk     /*!< Arbiter parking enable */
+
+/********************  Bit definition for USB_OTG_DIEPEMPMSK register  ********************/
+#define USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos         (0U)
+#define USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk         (0xFFFFUL << USB_OTG_DIEPEMPMSK_INEPTXFEM_Pos) /*!< 0x0000FFFF */
+#define USB_OTG_DIEPEMPMSK_INEPTXFEM             USB_OTG_DIEPEMPMSK_INEPTXFEM_Msk /*!< IN EP Tx FIFO empty interrupt mask bits */
+
+/********************  Bit definition for USB_OTG_DEACHINT register  ********************/
+#define USB_OTG_DEACHINT_IEP1INT_Pos             (1U)
+#define USB_OTG_DEACHINT_IEP1INT_Msk             (0x1UL << USB_OTG_DEACHINT_IEP1INT_Pos) /*!< 0x00000002 */
+#define USB_OTG_DEACHINT_IEP1INT                 USB_OTG_DEACHINT_IEP1INT_Msk  /*!< IN endpoint 1interrupt bit   */
+#define USB_OTG_DEACHINT_OEP1INT_Pos             (17U)
+#define USB_OTG_DEACHINT_OEP1INT_Msk             (0x1UL << USB_OTG_DEACHINT_OEP1INT_Pos) /*!< 0x00020000 */
+#define USB_OTG_DEACHINT_OEP1INT                 USB_OTG_DEACHINT_OEP1INT_Msk  /*!< OUT endpoint 1 interrupt bit */
+
+/********************  Bit definition for USB_OTG_GCCFG register  ********************/
+#define USB_OTG_GCCFG_PWRDWN_Pos                 (16U)
+#define USB_OTG_GCCFG_PWRDWN_Msk                 (0x1UL << USB_OTG_GCCFG_PWRDWN_Pos) /*!< 0x00010000 */
+#define USB_OTG_GCCFG_PWRDWN                     USB_OTG_GCCFG_PWRDWN_Msk      /*!< Power down */
+#define USB_OTG_GCCFG_I2CPADEN_Pos               (17U)
+#define USB_OTG_GCCFG_I2CPADEN_Msk               (0x1UL << USB_OTG_GCCFG_I2CPADEN_Pos) /*!< 0x00020000 */
+#define USB_OTG_GCCFG_I2CPADEN                   USB_OTG_GCCFG_I2CPADEN_Msk    /*!< Enable I2C bus connection for the external I2C PHY interface*/
+#define USB_OTG_GCCFG_VBUSASEN_Pos               (18U)
+#define USB_OTG_GCCFG_VBUSASEN_Msk               (0x1UL << USB_OTG_GCCFG_VBUSASEN_Pos) /*!< 0x00040000 */
+#define USB_OTG_GCCFG_VBUSASEN                   USB_OTG_GCCFG_VBUSASEN_Msk    /*!< Enable the VBUS sensing device */
+#define USB_OTG_GCCFG_VBUSBSEN_Pos               (19U)
+#define USB_OTG_GCCFG_VBUSBSEN_Msk               (0x1UL << USB_OTG_GCCFG_VBUSBSEN_Pos) /*!< 0x00080000 */
+#define USB_OTG_GCCFG_VBUSBSEN                   USB_OTG_GCCFG_VBUSBSEN_Msk    /*!< Enable the VBUS sensing device */
+#define USB_OTG_GCCFG_SOFOUTEN_Pos               (20U)
+#define USB_OTG_GCCFG_SOFOUTEN_Msk               (0x1UL << USB_OTG_GCCFG_SOFOUTEN_Pos) /*!< 0x00100000 */
+#define USB_OTG_GCCFG_SOFOUTEN                   USB_OTG_GCCFG_SOFOUTEN_Msk    /*!< SOF output enable */
+#define USB_OTG_GCCFG_NOVBUSSENS_Pos             (21U)
+#define USB_OTG_GCCFG_NOVBUSSENS_Msk             (0x1UL << USB_OTG_GCCFG_NOVBUSSENS_Pos) /*!< 0x00200000 */
+#define USB_OTG_GCCFG_NOVBUSSENS                 USB_OTG_GCCFG_NOVBUSSENS_Msk  /*!< VBUS sensing disable option*/
+
+/********************  Bit definition forUSB_OTG_DEACHINTMSK register  ********************/
+#define USB_OTG_DEACHINTMSK_IEP1INTM_Pos         (1U)
+#define USB_OTG_DEACHINTMSK_IEP1INTM_Msk         (0x1UL << USB_OTG_DEACHINTMSK_IEP1INTM_Pos) /*!< 0x00000002 */
+#define USB_OTG_DEACHINTMSK_IEP1INTM             USB_OTG_DEACHINTMSK_IEP1INTM_Msk /*!< IN Endpoint 1 interrupt mask bit  */
+#define USB_OTG_DEACHINTMSK_OEP1INTM_Pos         (17U)
+#define USB_OTG_DEACHINTMSK_OEP1INTM_Msk         (0x1UL << USB_OTG_DEACHINTMSK_OEP1INTM_Pos) /*!< 0x00020000 */
+#define USB_OTG_DEACHINTMSK_OEP1INTM             USB_OTG_DEACHINTMSK_OEP1INTM_Msk /*!< OUT Endpoint 1 interrupt mask bit */
+
+/********************  Bit definition for USB_OTG_CID register  ********************/
+#define USB_OTG_CID_PRODUCT_ID_Pos               (0U)
+#define USB_OTG_CID_PRODUCT_ID_Msk               (0xFFFFFFFFUL << USB_OTG_CID_PRODUCT_ID_Pos) /*!< 0xFFFFFFFF */
+#define USB_OTG_CID_PRODUCT_ID                   USB_OTG_CID_PRODUCT_ID_Msk       /*!< Product ID field */
+
+/********************  Bit definition for USB_OTG_DIEPEACHMSK1 register  ********************/
+#define USB_OTG_DIEPEACHMSK1_XFRCM_Pos           (0U)
+#define USB_OTG_DIEPEACHMSK1_XFRCM_Msk           (0x1UL << USB_OTG_DIEPEACHMSK1_XFRCM_Pos) /*!< 0x00000001 */
+#define USB_OTG_DIEPEACHMSK1_XFRCM               USB_OTG_DIEPEACHMSK1_XFRCM_Msk     /*!< Transfer completed interrupt mask                 */
+#define USB_OTG_DIEPEACHMSK1_EPDM_Pos            (1U)
+#define USB_OTG_DIEPEACHMSK1_EPDM_Msk            (0x1UL << USB_OTG_DIEPEACHMSK1_EPDM_Pos) /*!< 0x00000002 */
+#define USB_OTG_DIEPEACHMSK1_EPDM                USB_OTG_DIEPEACHMSK1_EPDM_Msk      /*!< Endpoint disabled interrupt mask                  */
+#define USB_OTG_DIEPEACHMSK1_TOM_Pos             (3U)
+#define USB_OTG_DIEPEACHMSK1_TOM_Msk             (0x1UL << USB_OTG_DIEPEACHMSK1_TOM_Pos) /*!< 0x00000008 */
+#define USB_OTG_DIEPEACHMSK1_TOM                 USB_OTG_DIEPEACHMSK1_TOM_Msk       /*!< Timeout condition mask (nonisochronous endpoints) */
+#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos       (4U)
+#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk       (0x1UL << USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Pos) /*!< 0x00000010 */
+#define USB_OTG_DIEPEACHMSK1_ITTXFEMSK           USB_OTG_DIEPEACHMSK1_ITTXFEMSK_Msk /*!< IN token received when TxFIFO empty mask          */
+#define USB_OTG_DIEPEACHMSK1_INEPNMM_Pos         (5U)
+#define USB_OTG_DIEPEACHMSK1_INEPNMM_Msk         (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNMM_Pos) /*!< 0x00000020 */
+#define USB_OTG_DIEPEACHMSK1_INEPNMM             USB_OTG_DIEPEACHMSK1_INEPNMM_Msk   /*!< IN token received with EP mismatch mask           */
+#define USB_OTG_DIEPEACHMSK1_INEPNEM_Pos         (6U)
+#define USB_OTG_DIEPEACHMSK1_INEPNEM_Msk         (0x1UL << USB_OTG_DIEPEACHMSK1_INEPNEM_Pos) /*!< 0x00000040 */
+#define USB_OTG_DIEPEACHMSK1_INEPNEM             USB_OTG_DIEPEACHMSK1_INEPNEM_Msk   /*!< IN endpoint NAK effective mask                    */
+#define USB_OTG_DIEPEACHMSK1_TXFURM_Pos          (8U)
+#define USB_OTG_DIEPEACHMSK1_TXFURM_Msk          (0x1UL << USB_OTG_DIEPEACHMSK1_TXFURM_Pos) /*!< 0x00000100 */
+#define USB_OTG_DIEPEACHMSK1_TXFURM              USB_OTG_DIEPEACHMSK1_TXFURM_Msk    /*!< FIFO underrun mask                                */
+#define USB_OTG_DIEPEACHMSK1_BIM_Pos             (9U)
+#define USB_OTG_DIEPEACHMSK1_BIM_Msk             (0x1UL << USB_OTG_DIEPEACHMSK1_BIM_Pos) /*!< 0x00000200 */
+#define USB_OTG_DIEPEACHMSK1_BIM                 USB_OTG_DIEPEACHMSK1_BIM_Msk       /*!< BNA interrupt mask                                */
+#define USB_OTG_DIEPEACHMSK1_NAKM_Pos            (13U)
+#define USB_OTG_DIEPEACHMSK1_NAKM_Msk            (0x1UL << USB_OTG_DIEPEACHMSK1_NAKM_Pos) /*!< 0x00002000 */
+#define USB_OTG_DIEPEACHMSK1_NAKM                USB_OTG_DIEPEACHMSK1_NAKM_Msk      /*!< NAK interrupt mask                                */
+
+/********************  Bit definition for USB_OTG_HPRT register  ********************/
+#define USB_OTG_HPRT_PCSTS_Pos                   (0U)
+#define USB_OTG_HPRT_PCSTS_Msk                   (0x1UL << USB_OTG_HPRT_PCSTS_Pos) /*!< 0x00000001 */
+#define USB_OTG_HPRT_PCSTS                       USB_OTG_HPRT_PCSTS_Msk        /*!< Port connect status        */
+#define USB_OTG_HPRT_PCDET_Pos                   (1U)
+#define USB_OTG_HPRT_PCDET_Msk                   (0x1UL << USB_OTG_HPRT_PCDET_Pos) /*!< 0x00000002 */
+#define USB_OTG_HPRT_PCDET                       USB_OTG_HPRT_PCDET_Msk        /*!< Port connect detected      */
+#define USB_OTG_HPRT_PENA_Pos                    (2U)
+#define USB_OTG_HPRT_PENA_Msk                    (0x1UL << USB_OTG_HPRT_PENA_Pos) /*!< 0x00000004 */
+#define USB_OTG_HPRT_PENA                        USB_OTG_HPRT_PENA_Msk         /*!< Port enable                */
+#define USB_OTG_HPRT_PENCHNG_Pos                 (3U)
+#define USB_OTG_HPRT_PENCHNG_Msk                 (0x1UL << USB_OTG_HPRT_PENCHNG_Pos) /*!< 0x00000008 */
+#define USB_OTG_HPRT_PENCHNG                     USB_OTG_HPRT_PENCHNG_Msk      /*!< Port enable/disable change */
+#define USB_OTG_HPRT_POCA_Pos                    (4U)
+#define USB_OTG_HPRT_POCA_Msk                    (0x1UL << USB_OTG_HPRT_POCA_Pos) /*!< 0x00000010 */
+#define USB_OTG_HPRT_POCA                        USB_OTG_HPRT_POCA_Msk         /*!< Port overcurrent active    */
+#define USB_OTG_HPRT_POCCHNG_Pos                 (5U)
+#define USB_OTG_HPRT_POCCHNG_Msk                 (0x1UL << USB_OTG_HPRT_POCCHNG_Pos) /*!< 0x00000020 */
+#define USB_OTG_HPRT_POCCHNG                     USB_OTG_HPRT_POCCHNG_Msk      /*!< Port overcurrent change    */
+#define USB_OTG_HPRT_PRES_Pos                    (6U)
+#define USB_OTG_HPRT_PRES_Msk                    (0x1UL << USB_OTG_HPRT_PRES_Pos) /*!< 0x00000040 */
+#define USB_OTG_HPRT_PRES                        USB_OTG_HPRT_PRES_Msk         /*!< Port resume                */
+#define USB_OTG_HPRT_PSUSP_Pos                   (7U)
+#define USB_OTG_HPRT_PSUSP_Msk                   (0x1UL << USB_OTG_HPRT_PSUSP_Pos) /*!< 0x00000080 */
+#define USB_OTG_HPRT_PSUSP                       USB_OTG_HPRT_PSUSP_Msk        /*!< Port suspend               */
+#define USB_OTG_HPRT_PRST_Pos                    (8U)
+#define USB_OTG_HPRT_PRST_Msk                    (0x1UL << USB_OTG_HPRT_PRST_Pos) /*!< 0x00000100 */
+#define USB_OTG_HPRT_PRST                        USB_OTG_HPRT_PRST_Msk         /*!< Port reset                 */
+
+#define USB_OTG_HPRT_PLSTS_Pos                   (10U)
+#define USB_OTG_HPRT_PLSTS_Msk                   (0x3UL << USB_OTG_HPRT_PLSTS_Pos) /*!< 0x00000C00 */
+#define USB_OTG_HPRT_PLSTS                       USB_OTG_HPRT_PLSTS_Msk        /*!< Port line status           */
+#define USB_OTG_HPRT_PLSTS_0                     (0x1UL << USB_OTG_HPRT_PLSTS_Pos) /*!< 0x00000400 */
+#define USB_OTG_HPRT_PLSTS_1                     (0x2UL << USB_OTG_HPRT_PLSTS_Pos) /*!< 0x00000800 */
+#define USB_OTG_HPRT_PPWR_Pos                    (12U)
+#define USB_OTG_HPRT_PPWR_Msk                    (0x1UL << USB_OTG_HPRT_PPWR_Pos) /*!< 0x00001000 */
+#define USB_OTG_HPRT_PPWR                        USB_OTG_HPRT_PPWR_Msk         /*!< Port power                 */
+
+#define USB_OTG_HPRT_PTCTL_Pos                   (13U)
+#define USB_OTG_HPRT_PTCTL_Msk                   (0xFUL << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x0001E000 */
+#define USB_OTG_HPRT_PTCTL                       USB_OTG_HPRT_PTCTL_Msk        /*!< Port test control          */
+#define USB_OTG_HPRT_PTCTL_0                     (0x1UL << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x00002000 */
+#define USB_OTG_HPRT_PTCTL_1                     (0x2UL << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x00004000 */
+#define USB_OTG_HPRT_PTCTL_2                     (0x4UL << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x00008000 */
+#define USB_OTG_HPRT_PTCTL_3                     (0x8UL << USB_OTG_HPRT_PTCTL_Pos) /*!< 0x00010000 */
+
+#define USB_OTG_HPRT_PSPD_Pos                    (17U)
+#define USB_OTG_HPRT_PSPD_Msk                    (0x3UL << USB_OTG_HPRT_PSPD_Pos) /*!< 0x00060000 */
+#define USB_OTG_HPRT_PSPD                        USB_OTG_HPRT_PSPD_Msk         /*!< Port speed                 */
+#define USB_OTG_HPRT_PSPD_0                      (0x1UL << USB_OTG_HPRT_PSPD_Pos) /*!< 0x00020000 */
+#define USB_OTG_HPRT_PSPD_1                      (0x2UL << USB_OTG_HPRT_PSPD_Pos) /*!< 0x00040000 */
+
+/********************  Bit definition for USB_OTG_DOEPEACHMSK1 register  ********************/
+#define USB_OTG_DOEPEACHMSK1_XFRCM_Pos           (0U)
+#define USB_OTG_DOEPEACHMSK1_XFRCM_Msk           (0x1UL << USB_OTG_DOEPEACHMSK1_XFRCM_Pos) /*!< 0x00000001 */
+#define USB_OTG_DOEPEACHMSK1_XFRCM               USB_OTG_DOEPEACHMSK1_XFRCM_Msk      /*!< Transfer completed interrupt mask         */
+#define USB_OTG_DOEPEACHMSK1_EPDM_Pos            (1U)
+#define USB_OTG_DOEPEACHMSK1_EPDM_Msk            (0x1UL << USB_OTG_DOEPEACHMSK1_EPDM_Pos) /*!< 0x00000002 */
+#define USB_OTG_DOEPEACHMSK1_EPDM                USB_OTG_DOEPEACHMSK1_EPDM_Msk       /*!< Endpoint disabled interrupt mask          */
+#define USB_OTG_DOEPEACHMSK1_TOM_Pos             (3U)
+#define USB_OTG_DOEPEACHMSK1_TOM_Msk             (0x1UL << USB_OTG_DOEPEACHMSK1_TOM_Pos) /*!< 0x00000008 */
+#define USB_OTG_DOEPEACHMSK1_TOM                 USB_OTG_DOEPEACHMSK1_TOM_Msk        /*!< Timeout condition mask                    */
+#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos       (4U)
+#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk       (0x1UL << USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Pos) /*!< 0x00000010 */
+#define USB_OTG_DOEPEACHMSK1_ITTXFEMSK           USB_OTG_DOEPEACHMSK1_ITTXFEMSK_Msk  /*!< IN token received when TxFIFO empty mask  */
+#define USB_OTG_DOEPEACHMSK1_INEPNMM_Pos         (5U)
+#define USB_OTG_DOEPEACHMSK1_INEPNMM_Msk         (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNMM_Pos) /*!< 0x00000020 */
+#define USB_OTG_DOEPEACHMSK1_INEPNMM             USB_OTG_DOEPEACHMSK1_INEPNMM_Msk    /*!< IN token received with EP mismatch mask   */
+#define USB_OTG_DOEPEACHMSK1_INEPNEM_Pos         (6U)
+#define USB_OTG_DOEPEACHMSK1_INEPNEM_Msk         (0x1UL << USB_OTG_DOEPEACHMSK1_INEPNEM_Pos) /*!< 0x00000040 */
+#define USB_OTG_DOEPEACHMSK1_INEPNEM             USB_OTG_DOEPEACHMSK1_INEPNEM_Msk /*!< IN endpoint NAK effective mask               */
+#define USB_OTG_DOEPEACHMSK1_TXFURM_Pos          (8U)
+#define USB_OTG_DOEPEACHMSK1_TXFURM_Msk          (0x1UL << USB_OTG_DOEPEACHMSK1_TXFURM_Pos) /*!< 0x00000100 */
+#define USB_OTG_DOEPEACHMSK1_TXFURM              USB_OTG_DOEPEACHMSK1_TXFURM_Msk  /*!< OUT packet error mask                        */
+#define USB_OTG_DOEPEACHMSK1_BIM_Pos             (9U)
+#define USB_OTG_DOEPEACHMSK1_BIM_Msk             (0x1UL << USB_OTG_DOEPEACHMSK1_BIM_Pos) /*!< 0x00000200 */
+#define USB_OTG_DOEPEACHMSK1_BIM                 USB_OTG_DOEPEACHMSK1_BIM_Msk     /*!< BNA interrupt mask                           */
+#define USB_OTG_DOEPEACHMSK1_BERRM_Pos           (12U)
+#define USB_OTG_DOEPEACHMSK1_BERRM_Msk           (0x1UL << USB_OTG_DOEPEACHMSK1_BERRM_Pos) /*!< 0x00001000 */
+#define USB_OTG_DOEPEACHMSK1_BERRM               USB_OTG_DOEPEACHMSK1_BERRM_Msk   /*!< Bubble error interrupt mask                  */
+#define USB_OTG_DOEPEACHMSK1_NAKM_Pos            (13U)
+#define USB_OTG_DOEPEACHMSK1_NAKM_Msk            (0x1UL << USB_OTG_DOEPEACHMSK1_NAKM_Pos) /*!< 0x00002000 */
+#define USB_OTG_DOEPEACHMSK1_NAKM                USB_OTG_DOEPEACHMSK1_NAKM_Msk    /*!< NAK interrupt mask                           */
+#define USB_OTG_DOEPEACHMSK1_NYETM_Pos           (14U)
+#define USB_OTG_DOEPEACHMSK1_NYETM_Msk           (0x1UL << USB_OTG_DOEPEACHMSK1_NYETM_Pos) /*!< 0x00004000 */
+#define USB_OTG_DOEPEACHMSK1_NYETM               USB_OTG_DOEPEACHMSK1_NYETM_Msk   /*!< NYET interrupt mask                          */
+
+/********************  Bit definition for USB_OTG_HPTXFSIZ register  ********************/
+#define USB_OTG_HPTXFSIZ_PTXSA_Pos               (0U)
+#define USB_OTG_HPTXFSIZ_PTXSA_Msk               (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXSA_Pos) /*!< 0x0000FFFF */
+#define USB_OTG_HPTXFSIZ_PTXSA                   USB_OTG_HPTXFSIZ_PTXSA_Msk    /*!< Host periodic TxFIFO start address            */
+#define USB_OTG_HPTXFSIZ_PTXFD_Pos               (16U)
+#define USB_OTG_HPTXFSIZ_PTXFD_Msk               (0xFFFFUL << USB_OTG_HPTXFSIZ_PTXFD_Pos) /*!< 0xFFFF0000 */
+#define USB_OTG_HPTXFSIZ_PTXFD                   USB_OTG_HPTXFSIZ_PTXFD_Msk    /*!< Host periodic TxFIFO depth                    */
+
+/********************  Bit definition for USB_OTG_DIEPCTL register  ********************/
+#define USB_OTG_DIEPCTL_MPSIZ_Pos                (0U)
+#define USB_OTG_DIEPCTL_MPSIZ_Msk                (0x7FFUL << USB_OTG_DIEPCTL_MPSIZ_Pos)        /*!< 0x000007FF */
+#define USB_OTG_DIEPCTL_MPSIZ                    USB_OTG_DIEPCTL_MPSIZ_Msk                     /*!< Maximum packet size              */
+#define USB_OTG_DIEPCTL_USBAEP_Pos               (15U)
+#define USB_OTG_DIEPCTL_USBAEP_Msk               (0x1UL << USB_OTG_DIEPCTL_USBAEP_Pos)         /*!< 0x00008000 */
+#define USB_OTG_DIEPCTL_USBAEP                   USB_OTG_DIEPCTL_USBAEP_Msk                    /*!< USB active endpoint              */
+#define USB_OTG_DIEPCTL_EONUM_DPID_Pos           (16U)
+#define USB_OTG_DIEPCTL_EONUM_DPID_Msk           (0x1UL << USB_OTG_DIEPCTL_EONUM_DPID_Pos)     /*!< 0x00010000 */
+#define USB_OTG_DIEPCTL_EONUM_DPID               USB_OTG_DIEPCTL_EONUM_DPID_Msk                /*!< Even/odd frame                   */
+#define USB_OTG_DIEPCTL_NAKSTS_Pos               (17U)
+#define USB_OTG_DIEPCTL_NAKSTS_Msk               (0x1UL << USB_OTG_DIEPCTL_NAKSTS_Pos)         /*!< 0x00020000 */
+#define USB_OTG_DIEPCTL_NAKSTS                   USB_OTG_DIEPCTL_NAKSTS_Msk                    /*!< NAK status                       */
+
+#define USB_OTG_DIEPCTL_EPTYP_Pos                (18U)
+#define USB_OTG_DIEPCTL_EPTYP_Msk                (0x3UL << USB_OTG_DIEPCTL_EPTYP_Pos)          /*!< 0x000C0000 */
+#define USB_OTG_DIEPCTL_EPTYP                    USB_OTG_DIEPCTL_EPTYP_Msk                     /*!< Endpoint type                    */
+#define USB_OTG_DIEPCTL_EPTYP_0                  (0x1UL << USB_OTG_DIEPCTL_EPTYP_Pos)          /*!< 0x00040000 */
+#define USB_OTG_DIEPCTL_EPTYP_1                  (0x2UL << USB_OTG_DIEPCTL_EPTYP_Pos)          /*!< 0x00080000 */
+#define USB_OTG_DIEPCTL_STALL_Pos                (21U)
+#define USB_OTG_DIEPCTL_STALL_Msk                (0x1UL << USB_OTG_DIEPCTL_STALL_Pos)          /*!< 0x00200000 */
+#define USB_OTG_DIEPCTL_STALL                    USB_OTG_DIEPCTL_STALL_Msk                     /*!< STALL handshake                  */
+
+#define USB_OTG_DIEPCTL_TXFNUM_Pos               (22U)
+#define USB_OTG_DIEPCTL_TXFNUM_Msk               (0xFUL << USB_OTG_DIEPCTL_TXFNUM_Pos)         /*!< 0x03C00000 */
+#define USB_OTG_DIEPCTL_TXFNUM                   USB_OTG_DIEPCTL_TXFNUM_Msk                    /*!< TxFIFO number                    */
+#define USB_OTG_DIEPCTL_TXFNUM_0                 (0x1UL << USB_OTG_DIEPCTL_TXFNUM_Pos)         /*!< 0x00400000 */
+#define USB_OTG_DIEPCTL_TXFNUM_1                 (0x2UL << USB_OTG_DIEPCTL_TXFNUM_Pos)         /*!< 0x00800000 */
+#define USB_OTG_DIEPCTL_TXFNUM_2                 (0x4UL << USB_OTG_DIEPCTL_TXFNUM_Pos)         /*!< 0x01000000 */
+#define USB_OTG_DIEPCTL_TXFNUM_3                 (0x8UL << USB_OTG_DIEPCTL_TXFNUM_Pos)         /*!< 0x02000000 */
+#define USB_OTG_DIEPCTL_CNAK_Pos                 (26U)
+#define USB_OTG_DIEPCTL_CNAK_Msk                 (0x1UL << USB_OTG_DIEPCTL_CNAK_Pos)           /*!< 0x04000000 */
+#define USB_OTG_DIEPCTL_CNAK                     USB_OTG_DIEPCTL_CNAK_Msk                      /*!< Clear NAK                        */
+#define USB_OTG_DIEPCTL_SNAK_Pos                 (27U)
+#define USB_OTG_DIEPCTL_SNAK_Msk                 (0x1UL << USB_OTG_DIEPCTL_SNAK_Pos)           /*!< 0x08000000 */
+#define USB_OTG_DIEPCTL_SNAK                     USB_OTG_DIEPCTL_SNAK_Msk                      /*!< Set NAK */
+#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos       (28U)
+#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk       (0x1UL << USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Pos) /*!< 0x10000000 */
+#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM           USB_OTG_DIEPCTL_SD0PID_SEVNFRM_Msk            /*!< Set DATA0 PID                    */
+#define USB_OTG_DIEPCTL_SODDFRM_Pos              (29U)
+#define USB_OTG_DIEPCTL_SODDFRM_Msk              (0x1UL << USB_OTG_DIEPCTL_SODDFRM_Pos)        /*!< 0x20000000 */
+#define USB_OTG_DIEPCTL_SODDFRM                  USB_OTG_DIEPCTL_SODDFRM_Msk                   /*!< Set odd frame                    */
+#define USB_OTG_DIEPCTL_EPDIS_Pos                (30U)
+#define USB_OTG_DIEPCTL_EPDIS_Msk                (0x1UL << USB_OTG_DIEPCTL_EPDIS_Pos)          /*!< 0x40000000 */
+#define USB_OTG_DIEPCTL_EPDIS                    USB_OTG_DIEPCTL_EPDIS_Msk                     /*!< Endpoint disable                 */
+#define USB_OTG_DIEPCTL_EPENA_Pos                (31U)
+#define USB_OTG_DIEPCTL_EPENA_Msk                (0x1UL << USB_OTG_DIEPCTL_EPENA_Pos)          /*!< 0x80000000 */
+#define USB_OTG_DIEPCTL_EPENA                    USB_OTG_DIEPCTL_EPENA_Msk                     /*!< Endpoint enable                  */
+
+/********************  Bit definition for USB_OTG_HCCHAR register  ********************/
+#define USB_OTG_HCCHAR_MPSIZ_Pos                 (0U)
+#define USB_OTG_HCCHAR_MPSIZ_Msk                 (0x7FFUL << USB_OTG_HCCHAR_MPSIZ_Pos) /*!< 0x000007FF */
+#define USB_OTG_HCCHAR_MPSIZ                     USB_OTG_HCCHAR_MPSIZ_Msk      /*!< Maximum packet size */
+
+#define USB_OTG_HCCHAR_EPNUM_Pos                 (11U)
+#define USB_OTG_HCCHAR_EPNUM_Msk                 (0xFUL << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00007800 */
+#define USB_OTG_HCCHAR_EPNUM                     USB_OTG_HCCHAR_EPNUM_Msk      /*!< Endpoint number */
+#define USB_OTG_HCCHAR_EPNUM_0                   (0x1UL << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00000800 */
+#define USB_OTG_HCCHAR_EPNUM_1                   (0x2UL << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00001000 */
+#define USB_OTG_HCCHAR_EPNUM_2                   (0x4UL << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00002000 */
+#define USB_OTG_HCCHAR_EPNUM_3                   (0x8UL << USB_OTG_HCCHAR_EPNUM_Pos) /*!< 0x00004000 */
+#define USB_OTG_HCCHAR_EPDIR_Pos                 (15U)
+#define USB_OTG_HCCHAR_EPDIR_Msk                 (0x1UL << USB_OTG_HCCHAR_EPDIR_Pos) /*!< 0x00008000 */
+#define USB_OTG_HCCHAR_EPDIR                     USB_OTG_HCCHAR_EPDIR_Msk      /*!< Endpoint direction */
+#define USB_OTG_HCCHAR_LSDEV_Pos                 (17U)
+#define USB_OTG_HCCHAR_LSDEV_Msk                 (0x1UL << USB_OTG_HCCHAR_LSDEV_Pos) /*!< 0x00020000 */
+#define USB_OTG_HCCHAR_LSDEV                     USB_OTG_HCCHAR_LSDEV_Msk      /*!< Low-speed device */
+
+#define USB_OTG_HCCHAR_EPTYP_Pos                 (18U)
+#define USB_OTG_HCCHAR_EPTYP_Msk                 (0x3UL << USB_OTG_HCCHAR_EPTYP_Pos) /*!< 0x000C0000 */
+#define USB_OTG_HCCHAR_EPTYP                     USB_OTG_HCCHAR_EPTYP_Msk      /*!< Endpoint type */
+#define USB_OTG_HCCHAR_EPTYP_0                   (0x1UL << USB_OTG_HCCHAR_EPTYP_Pos) /*!< 0x00040000 */
+#define USB_OTG_HCCHAR_EPTYP_1                   (0x2UL << USB_OTG_HCCHAR_EPTYP_Pos) /*!< 0x00080000 */
+
+#define USB_OTG_HCCHAR_MC_Pos                    (20U)
+#define USB_OTG_HCCHAR_MC_Msk                    (0x3UL << USB_OTG_HCCHAR_MC_Pos) /*!< 0x00300000 */
+#define USB_OTG_HCCHAR_MC                        USB_OTG_HCCHAR_MC_Msk         /*!< Multi Count (MC) / Error Count (EC) */
+#define USB_OTG_HCCHAR_MC_0                      (0x1UL << USB_OTG_HCCHAR_MC_Pos) /*!< 0x00100000 */
+#define USB_OTG_HCCHAR_MC_1                      (0x2UL << USB_OTG_HCCHAR_MC_Pos) /*!< 0x00200000 */
+
+#define USB_OTG_HCCHAR_DAD_Pos                   (22U)
+#define USB_OTG_HCCHAR_DAD_Msk                   (0x7FUL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x1FC00000 */
+#define USB_OTG_HCCHAR_DAD                       USB_OTG_HCCHAR_DAD_Msk        /*!< Device address */
+#define USB_OTG_HCCHAR_DAD_0                     (0x01UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x00400000 */
+#define USB_OTG_HCCHAR_DAD_1                     (0x02UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x00800000 */
+#define USB_OTG_HCCHAR_DAD_2                     (0x04UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x01000000 */
+#define USB_OTG_HCCHAR_DAD_3                     (0x08UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x02000000 */
+#define USB_OTG_HCCHAR_DAD_4                     (0x10UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x04000000 */
+#define USB_OTG_HCCHAR_DAD_5                     (0x20UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x08000000 */
+#define USB_OTG_HCCHAR_DAD_6                     (0x40UL << USB_OTG_HCCHAR_DAD_Pos) /*!< 0x10000000 */
+#define USB_OTG_HCCHAR_ODDFRM_Pos                (29U)
+#define USB_OTG_HCCHAR_ODDFRM_Msk                (0x1UL << USB_OTG_HCCHAR_ODDFRM_Pos) /*!< 0x20000000 */
+#define USB_OTG_HCCHAR_ODDFRM                    USB_OTG_HCCHAR_ODDFRM_Msk     /*!< Odd frame */
+#define USB_OTG_HCCHAR_CHDIS_Pos                 (30U)
+#define USB_OTG_HCCHAR_CHDIS_Msk                 (0x1UL << USB_OTG_HCCHAR_CHDIS_Pos) /*!< 0x40000000 */
+#define USB_OTG_HCCHAR_CHDIS                     USB_OTG_HCCHAR_CHDIS_Msk      /*!< Channel disable */
+#define USB_OTG_HCCHAR_CHENA_Pos                 (31U)
+#define USB_OTG_HCCHAR_CHENA_Msk                 (0x1UL << USB_OTG_HCCHAR_CHENA_Pos) /*!< 0x80000000 */
+#define USB_OTG_HCCHAR_CHENA                     USB_OTG_HCCHAR_CHENA_Msk      /*!< Channel enable */
+
+/********************  Bit definition for USB_OTG_HCSPLT register  ********************/
+
+#define USB_OTG_HCSPLT_PRTADDR_Pos               (0U)
+#define USB_OTG_HCSPLT_PRTADDR_Msk               (0x7FUL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x0000007F */
+#define USB_OTG_HCSPLT_PRTADDR                   USB_OTG_HCSPLT_PRTADDR_Msk    /*!< Port address */
+#define USB_OTG_HCSPLT_PRTADDR_0                 (0x01UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000001 */
+#define USB_OTG_HCSPLT_PRTADDR_1                 (0x02UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000002 */
+#define USB_OTG_HCSPLT_PRTADDR_2                 (0x04UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000004 */
+#define USB_OTG_HCSPLT_PRTADDR_3                 (0x08UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000008 */
+#define USB_OTG_HCSPLT_PRTADDR_4                 (0x10UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000010 */
+#define USB_OTG_HCSPLT_PRTADDR_5                 (0x20UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000020 */
+#define USB_OTG_HCSPLT_PRTADDR_6                 (0x40UL << USB_OTG_HCSPLT_PRTADDR_Pos) /*!< 0x00000040 */
+
+#define USB_OTG_HCSPLT_HUBADDR_Pos               (7U)
+#define USB_OTG_HCSPLT_HUBADDR_Msk               (0x7FUL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00003F80 */
+#define USB_OTG_HCSPLT_HUBADDR                   USB_OTG_HCSPLT_HUBADDR_Msk    /*!< Hub address */
+#define USB_OTG_HCSPLT_HUBADDR_0                 (0x01UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000080 */
+#define USB_OTG_HCSPLT_HUBADDR_1                 (0x02UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000100 */
+#define USB_OTG_HCSPLT_HUBADDR_2                 (0x04UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000200 */
+#define USB_OTG_HCSPLT_HUBADDR_3                 (0x08UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000400 */
+#define USB_OTG_HCSPLT_HUBADDR_4                 (0x10UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00000800 */
+#define USB_OTG_HCSPLT_HUBADDR_5                 (0x20UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00001000 */
+#define USB_OTG_HCSPLT_HUBADDR_6                 (0x40UL << USB_OTG_HCSPLT_HUBADDR_Pos) /*!< 0x00002000 */
+
+#define USB_OTG_HCSPLT_XACTPOS_Pos               (14U)
+#define USB_OTG_HCSPLT_XACTPOS_Msk               (0x3UL << USB_OTG_HCSPLT_XACTPOS_Pos)   /*!< 0x0000C000 */
+#define USB_OTG_HCSPLT_XACTPOS                   USB_OTG_HCSPLT_XACTPOS_Msk    /*!< XACTPOS */
+#define USB_OTG_HCSPLT_XACTPOS_0                 (0x1UL << USB_OTG_HCSPLT_XACTPOS_Pos)   /*!< 0x00004000 */
+#define USB_OTG_HCSPLT_XACTPOS_1                 (0x2UL << USB_OTG_HCSPLT_XACTPOS_Pos)   /*!< 0x00008000 */
+#define USB_OTG_HCSPLT_COMPLSPLT_Pos             (16U)
+#define USB_OTG_HCSPLT_COMPLSPLT_Msk             (0x1UL << USB_OTG_HCSPLT_COMPLSPLT_Pos) /*!< 0x00010000 */
+#define USB_OTG_HCSPLT_COMPLSPLT                 USB_OTG_HCSPLT_COMPLSPLT_Msk  /*!< Do complete split */
+#define USB_OTG_HCSPLT_SPLITEN_Pos               (31U)
+#define USB_OTG_HCSPLT_SPLITEN_Msk               (0x1UL << USB_OTG_HCSPLT_SPLITEN_Pos)   /*!< 0x80000000 */
+#define USB_OTG_HCSPLT_SPLITEN                   USB_OTG_HCSPLT_SPLITEN_Msk    /*!< Split enable */
+
+/********************  Bit definition for USB_OTG_HCINT register  ********************/
+#define USB_OTG_HCINT_XFRC_Pos                   (0U)
+#define USB_OTG_HCINT_XFRC_Msk                   (0x1UL << USB_OTG_HCINT_XFRC_Pos)  /*!< 0x00000001 */
+#define USB_OTG_HCINT_XFRC                       USB_OTG_HCINT_XFRC_Msk        /*!< Transfer completed */
+#define USB_OTG_HCINT_CHH_Pos                    (1U)
+#define USB_OTG_HCINT_CHH_Msk                    (0x1UL << USB_OTG_HCINT_CHH_Pos)    /*!< 0x00000002 */
+#define USB_OTG_HCINT_CHH                        USB_OTG_HCINT_CHH_Msk         /*!< Channel halted */
+#define USB_OTG_HCINT_AHBERR_Pos                 (2U)
+#define USB_OTG_HCINT_AHBERR_Msk                 (0x1UL << USB_OTG_HCINT_AHBERR_Pos) /*!< 0x00000004 */
+#define USB_OTG_HCINT_AHBERR                     USB_OTG_HCINT_AHBERR_Msk      /*!< AHB error */
+#define USB_OTG_HCINT_STALL_Pos                  (3U)
+#define USB_OTG_HCINT_STALL_Msk                  (0x1UL << USB_OTG_HCINT_STALL_Pos) /*!< 0x00000008 */
+#define USB_OTG_HCINT_STALL                      USB_OTG_HCINT_STALL_Msk       /*!< STALL response received interrupt */
+#define USB_OTG_HCINT_NAK_Pos                    (4U)
+#define USB_OTG_HCINT_NAK_Msk                    (0x1UL << USB_OTG_HCINT_NAK_Pos) /*!< 0x00000010 */
+#define USB_OTG_HCINT_NAK                        USB_OTG_HCINT_NAK_Msk         /*!< NAK response received interrupt */
+#define USB_OTG_HCINT_ACK_Pos                    (5U)
+#define USB_OTG_HCINT_ACK_Msk                    (0x1UL << USB_OTG_HCINT_ACK_Pos) /*!< 0x00000020 */
+#define USB_OTG_HCINT_ACK                        USB_OTG_HCINT_ACK_Msk         /*!< ACK response received/transmitted interrupt */
+#define USB_OTG_HCINT_NYET_Pos                   (6U)
+#define USB_OTG_HCINT_NYET_Msk                   (0x1UL << USB_OTG_HCINT_NYET_Pos) /*!< 0x00000040 */
+#define USB_OTG_HCINT_NYET                       USB_OTG_HCINT_NYET_Msk        /*!< Response received interrupt */
+#define USB_OTG_HCINT_TXERR_Pos                  (7U)
+#define USB_OTG_HCINT_TXERR_Msk                  (0x1UL << USB_OTG_HCINT_TXERR_Pos) /*!< 0x00000080 */
+#define USB_OTG_HCINT_TXERR                      USB_OTG_HCINT_TXERR_Msk       /*!< Transaction error */
+#define USB_OTG_HCINT_BBERR_Pos                  (8U)
+#define USB_OTG_HCINT_BBERR_Msk                  (0x1UL << USB_OTG_HCINT_BBERR_Pos) /*!< 0x00000100 */
+#define USB_OTG_HCINT_BBERR                      USB_OTG_HCINT_BBERR_Msk       /*!< Babble error */
+#define USB_OTG_HCINT_FRMOR_Pos                  (9U)
+#define USB_OTG_HCINT_FRMOR_Msk                  (0x1UL << USB_OTG_HCINT_FRMOR_Pos) /*!< 0x00000200 */
+#define USB_OTG_HCINT_FRMOR                      USB_OTG_HCINT_FRMOR_Msk       /*!< Frame overrun */
+#define USB_OTG_HCINT_DTERR_Pos                  (10U)
+#define USB_OTG_HCINT_DTERR_Msk                  (0x1UL << USB_OTG_HCINT_DTERR_Pos) /*!< 0x00000400 */
+#define USB_OTG_HCINT_DTERR                      USB_OTG_HCINT_DTERR_Msk       /*!< Data toggle error */
+
+/********************  Bit definition for USB_OTG_DIEPINT register  ********************/
+#define USB_OTG_DIEPINT_XFRC_Pos                 (0U)
+#define USB_OTG_DIEPINT_XFRC_Msk                 (0x1UL << USB_OTG_DIEPINT_XFRC_Pos) /*!< 0x00000001 */
+#define USB_OTG_DIEPINT_XFRC                     USB_OTG_DIEPINT_XFRC_Msk      /*!< Transfer completed interrupt */
+#define USB_OTG_DIEPINT_EPDISD_Pos               (1U)
+#define USB_OTG_DIEPINT_EPDISD_Msk               (0x1UL << USB_OTG_DIEPINT_EPDISD_Pos) /*!< 0x00000002 */
+#define USB_OTG_DIEPINT_EPDISD                   USB_OTG_DIEPINT_EPDISD_Msk    /*!< Endpoint disabled interrupt */
+#define USB_OTG_DIEPINT_AHBERR_Pos               (2U)
+#define USB_OTG_DIEPINT_AHBERR_Msk               (0x1UL << USB_OTG_DIEPINT_AHBERR_Pos) /*!< 0x00000004 */
+#define USB_OTG_DIEPINT_AHBERR                   USB_OTG_DIEPINT_AHBERR_Msk   /*!< AHB Error (AHBErr) during an IN transaction */
+#define USB_OTG_DIEPINT_TOC_Pos                  (3U)
+#define USB_OTG_DIEPINT_TOC_Msk                  (0x1UL << USB_OTG_DIEPINT_TOC_Pos) /*!< 0x00000008 */
+#define USB_OTG_DIEPINT_TOC                      USB_OTG_DIEPINT_TOC_Msk       /*!< Timeout condition */
+#define USB_OTG_DIEPINT_ITTXFE_Pos               (4U)
+#define USB_OTG_DIEPINT_ITTXFE_Msk               (0x1UL << USB_OTG_DIEPINT_ITTXFE_Pos) /*!< 0x00000010 */
+#define USB_OTG_DIEPINT_ITTXFE                   USB_OTG_DIEPINT_ITTXFE_Msk    /*!< IN token received when TxFIFO is empty */
+#define USB_OTG_DIEPINT_INEPNM_Pos               (5U)
+#define USB_OTG_DIEPINT_INEPNM_Msk               (0x1UL << USB_OTG_DIEPINT_INEPNM_Pos) /*!< 0x00000004 */
+#define USB_OTG_DIEPINT_INEPNM                   USB_OTG_DIEPINT_INEPNM_Msk   /*!< IN token received with EP mismatch */
+#define USB_OTG_DIEPINT_INEPNE_Pos               (6U)
+#define USB_OTG_DIEPINT_INEPNE_Msk               (0x1UL << USB_OTG_DIEPINT_INEPNE_Pos) /*!< 0x00000040 */
+#define USB_OTG_DIEPINT_INEPNE                   USB_OTG_DIEPINT_INEPNE_Msk    /*!< IN endpoint NAK effective */
+#define USB_OTG_DIEPINT_TXFE_Pos                 (7U)
+#define USB_OTG_DIEPINT_TXFE_Msk                 (0x1UL << USB_OTG_DIEPINT_TXFE_Pos) /*!< 0x00000080 */
+#define USB_OTG_DIEPINT_TXFE                     USB_OTG_DIEPINT_TXFE_Msk      /*!< Transmit FIFO empty */
+#define USB_OTG_DIEPINT_TXFIFOUDRN_Pos           (8U)
+#define USB_OTG_DIEPINT_TXFIFOUDRN_Msk           (0x1UL << USB_OTG_DIEPINT_TXFIFOUDRN_Pos) /*!< 0x00000100 */
+#define USB_OTG_DIEPINT_TXFIFOUDRN               USB_OTG_DIEPINT_TXFIFOUDRN_Msk /*!< Transmit Fifo Underrun */
+#define USB_OTG_DIEPINT_BNA_Pos                  (9U)
+#define USB_OTG_DIEPINT_BNA_Msk                  (0x1UL << USB_OTG_DIEPINT_BNA_Pos) /*!< 0x00000200 */
+#define USB_OTG_DIEPINT_BNA                      USB_OTG_DIEPINT_BNA_Msk       /*!< Buffer not available interrupt */
+#define USB_OTG_DIEPINT_PKTDRPSTS_Pos            (11U)
+#define USB_OTG_DIEPINT_PKTDRPSTS_Msk            (0x1UL << USB_OTG_DIEPINT_PKTDRPSTS_Pos) /*!< 0x00000800 */
+#define USB_OTG_DIEPINT_PKTDRPSTS                USB_OTG_DIEPINT_PKTDRPSTS_Msk /*!< Packet dropped status */
+#define USB_OTG_DIEPINT_BERR_Pos                 (12U)
+#define USB_OTG_DIEPINT_BERR_Msk                 (0x1UL << USB_OTG_DIEPINT_BERR_Pos) /*!< 0x00001000 */
+#define USB_OTG_DIEPINT_BERR                     USB_OTG_DIEPINT_BERR_Msk      /*!< Babble error interrupt */
+#define USB_OTG_DIEPINT_NAK_Pos                  (13U)
+#define USB_OTG_DIEPINT_NAK_Msk                  (0x1UL << USB_OTG_DIEPINT_NAK_Pos) /*!< 0x00002000 */
+#define USB_OTG_DIEPINT_NAK                      USB_OTG_DIEPINT_NAK_Msk       /*!< NAK interrupt */
+
+/********************  Bit definition forUSB_OTG_HCINTMSK register  ********************/
+#define USB_OTG_HCINTMSK_XFRCM_Pos               (0U)
+#define USB_OTG_HCINTMSK_XFRCM_Msk               (0x1UL << USB_OTG_HCINTMSK_XFRCM_Pos) /*!< 0x00000001 */
+#define USB_OTG_HCINTMSK_XFRCM                   USB_OTG_HCINTMSK_XFRCM_Msk    /*!< Transfer completed mask */
+#define USB_OTG_HCINTMSK_CHHM_Pos                (1U)
+#define USB_OTG_HCINTMSK_CHHM_Msk                (0x1UL << USB_OTG_HCINTMSK_CHHM_Pos) /*!< 0x00000002 */
+#define USB_OTG_HCINTMSK_CHHM                    USB_OTG_HCINTMSK_CHHM_Msk     /*!< Channel halted mask */
+#define USB_OTG_HCINTMSK_AHBERR_Pos              (2U)
+#define USB_OTG_HCINTMSK_AHBERR_Msk              (0x1UL << USB_OTG_HCINTMSK_AHBERR_Pos) /*!< 0x00000004 */
+#define USB_OTG_HCINTMSK_AHBERR                  USB_OTG_HCINTMSK_AHBERR_Msk   /*!< AHB error */
+#define USB_OTG_HCINTMSK_STALLM_Pos              (3U)
+#define USB_OTG_HCINTMSK_STALLM_Msk              (0x1UL << USB_OTG_HCINTMSK_STALLM_Pos) /*!< 0x00000008 */
+#define USB_OTG_HCINTMSK_STALLM                  USB_OTG_HCINTMSK_STALLM_Msk   /*!< STALL response received interrupt mask */
+#define USB_OTG_HCINTMSK_NAKM_Pos                (4U)
+#define USB_OTG_HCINTMSK_NAKM_Msk                (0x1UL << USB_OTG_HCINTMSK_NAKM_Pos) /*!< 0x00000010 */
+#define USB_OTG_HCINTMSK_NAKM                    USB_OTG_HCINTMSK_NAKM_Msk     /*!< NAK response received interrupt mask */
+#define USB_OTG_HCINTMSK_ACKM_Pos                (5U)
+#define USB_OTG_HCINTMSK_ACKM_Msk                (0x1UL << USB_OTG_HCINTMSK_ACKM_Pos) /*!< 0x00000020 */
+#define USB_OTG_HCINTMSK_ACKM                    USB_OTG_HCINTMSK_ACKM_Msk     /*!< ACK response received/transmitted interrupt mask */
+#define USB_OTG_HCINTMSK_NYET_Pos                (6U)
+#define USB_OTG_HCINTMSK_NYET_Msk                (0x1UL << USB_OTG_HCINTMSK_NYET_Pos) /*!< 0x00000040 */
+#define USB_OTG_HCINTMSK_NYET                    USB_OTG_HCINTMSK_NYET_Msk     /*!< response received interrupt mask */
+#define USB_OTG_HCINTMSK_TXERRM_Pos              (7U)
+#define USB_OTG_HCINTMSK_TXERRM_Msk              (0x1UL << USB_OTG_HCINTMSK_TXERRM_Pos) /*!< 0x00000080 */
+#define USB_OTG_HCINTMSK_TXERRM                  USB_OTG_HCINTMSK_TXERRM_Msk   /*!< Transaction error mask */
+#define USB_OTG_HCINTMSK_BBERRM_Pos              (8U)
+#define USB_OTG_HCINTMSK_BBERRM_Msk              (0x1UL << USB_OTG_HCINTMSK_BBERRM_Pos) /*!< 0x00000100 */
+#define USB_OTG_HCINTMSK_BBERRM                  USB_OTG_HCINTMSK_BBERRM_Msk   /*!< Babble error mask */
+#define USB_OTG_HCINTMSK_FRMORM_Pos              (9U)
+#define USB_OTG_HCINTMSK_FRMORM_Msk              (0x1UL << USB_OTG_HCINTMSK_FRMORM_Pos) /*!< 0x00000200 */
+#define USB_OTG_HCINTMSK_FRMORM                  USB_OTG_HCINTMSK_FRMORM_Msk   /*!< Frame overrun mask */
+#define USB_OTG_HCINTMSK_DTERRM_Pos              (10U)
+#define USB_OTG_HCINTMSK_DTERRM_Msk              (0x1UL << USB_OTG_HCINTMSK_DTERRM_Pos) /*!< 0x00000400 */
+#define USB_OTG_HCINTMSK_DTERRM                  USB_OTG_HCINTMSK_DTERRM_Msk   /*!< Data toggle error mask */
+
+/********************  Bit definition for USB_OTG_DIEPTSIZ register  ********************/
+
+#define USB_OTG_DIEPTSIZ_XFRSIZ_Pos              (0U)
+#define USB_OTG_DIEPTSIZ_XFRSIZ_Msk              (0x7FFFFUL << USB_OTG_DIEPTSIZ_XFRSIZ_Pos) /*!< 0x0007FFFF */
+#define USB_OTG_DIEPTSIZ_XFRSIZ                  USB_OTG_DIEPTSIZ_XFRSIZ_Msk   /*!< Transfer size */
+#define USB_OTG_DIEPTSIZ_PKTCNT_Pos              (19U)
+#define USB_OTG_DIEPTSIZ_PKTCNT_Msk              (0x3FFUL << USB_OTG_DIEPTSIZ_PKTCNT_Pos) /*!< 0x1FF80000 */
+#define USB_OTG_DIEPTSIZ_PKTCNT                  USB_OTG_DIEPTSIZ_PKTCNT_Msk   /*!< Packet count */
+#define USB_OTG_DIEPTSIZ_MULCNT_Pos              (29U)
+#define USB_OTG_DIEPTSIZ_MULCNT_Msk              (0x3UL << USB_OTG_DIEPTSIZ_MULCNT_Pos) /*!< 0x60000000 */
+#define USB_OTG_DIEPTSIZ_MULCNT                  USB_OTG_DIEPTSIZ_MULCNT_Msk   /*!< Packet count */
+/********************  Bit definition for USB_OTG_HCTSIZ register  ********************/
+#define USB_OTG_HCTSIZ_XFRSIZ_Pos                (0U)
+#define USB_OTG_HCTSIZ_XFRSIZ_Msk                (0x7FFFFUL << USB_OTG_HCTSIZ_XFRSIZ_Pos) /*!< 0x0007FFFF */
+#define USB_OTG_HCTSIZ_XFRSIZ                    USB_OTG_HCTSIZ_XFRSIZ_Msk     /*!< Transfer size */
+#define USB_OTG_HCTSIZ_PKTCNT_Pos                (19U)
+#define USB_OTG_HCTSIZ_PKTCNT_Msk                (0x3FFUL << USB_OTG_HCTSIZ_PKTCNT_Pos) /*!< 0x1FF80000 */
+#define USB_OTG_HCTSIZ_PKTCNT                    USB_OTG_HCTSIZ_PKTCNT_Msk     /*!< Packet count */
+#define USB_OTG_HCTSIZ_DOPING_Pos                (31U)
+#define USB_OTG_HCTSIZ_DOPING_Msk                (0x1UL << USB_OTG_HCTSIZ_DOPING_Pos) /*!< 0x80000000 */
+#define USB_OTG_HCTSIZ_DOPING                    USB_OTG_HCTSIZ_DOPING_Msk     /*!< Do PING */
+#define USB_OTG_HCTSIZ_DPID_Pos                  (29U)
+#define USB_OTG_HCTSIZ_DPID_Msk                  (0x3UL << USB_OTG_HCTSIZ_DPID_Pos) /*!< 0x60000000 */
+#define USB_OTG_HCTSIZ_DPID                      USB_OTG_HCTSIZ_DPID_Msk       /*!< Data PID */
+#define USB_OTG_HCTSIZ_DPID_0                    (0x1UL << USB_OTG_HCTSIZ_DPID_Pos) /*!< 0x20000000 */
+#define USB_OTG_HCTSIZ_DPID_1                    (0x2UL << USB_OTG_HCTSIZ_DPID_Pos) /*!< 0x40000000 */
+
+/********************  Bit definition for USB_OTG_DIEPDMA register  ********************/
+#define USB_OTG_DIEPDMA_DMAADDR_Pos              (0U)
+#define USB_OTG_DIEPDMA_DMAADDR_Msk              (0xFFFFFFFFUL << USB_OTG_DIEPDMA_DMAADDR_Pos) /*!< 0xFFFFFFFF */
+#define USB_OTG_DIEPDMA_DMAADDR                  USB_OTG_DIEPDMA_DMAADDR_Msk   /*!< DMA address */
+
+/********************  Bit definition for USB_OTG_HCDMA register  ********************/
+#define USB_OTG_HCDMA_DMAADDR_Pos                (0U)
+#define USB_OTG_HCDMA_DMAADDR_Msk                (0xFFFFFFFFUL << USB_OTG_HCDMA_DMAADDR_Pos) /*!< 0xFFFFFFFF */
+#define USB_OTG_HCDMA_DMAADDR                    USB_OTG_HCDMA_DMAADDR_Msk     /*!< DMA address */
+
+/********************  Bit definition for USB_OTG_DTXFSTS register  ********************/
+#define USB_OTG_DTXFSTS_INEPTFSAV_Pos            (0U)
+#define USB_OTG_DTXFSTS_INEPTFSAV_Msk            (0xFFFFUL << USB_OTG_DTXFSTS_INEPTFSAV_Pos) /*!< 0x0000FFFF */
+#define USB_OTG_DTXFSTS_INEPTFSAV                USB_OTG_DTXFSTS_INEPTFSAV_Msk /*!< IN endpoint TxFIFO space available */
+
+/********************  Bit definition for USB_OTG_DIEPTXF register  ********************/
+#define USB_OTG_DIEPTXF_INEPTXSA_Pos             (0U)
+#define USB_OTG_DIEPTXF_INEPTXSA_Msk             (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXSA_Pos) /*!< 0x0000FFFF */
+#define USB_OTG_DIEPTXF_INEPTXSA                 USB_OTG_DIEPTXF_INEPTXSA_Msk  /*!< IN endpoint FIFOx transmit RAM start address */
+#define USB_OTG_DIEPTXF_INEPTXFD_Pos             (16U)
+#define USB_OTG_DIEPTXF_INEPTXFD_Msk             (0xFFFFUL << USB_OTG_DIEPTXF_INEPTXFD_Pos) /*!< 0xFFFF0000 */
+#define USB_OTG_DIEPTXF_INEPTXFD                 USB_OTG_DIEPTXF_INEPTXFD_Msk  /*!< IN endpoint TxFIFO depth */
+
+/********************  Bit definition for USB_OTG_DOEPCTL register  ********************/
+
+#define USB_OTG_DOEPCTL_MPSIZ_Pos                (0U)
+#define USB_OTG_DOEPCTL_MPSIZ_Msk                (0x7FFUL << USB_OTG_DOEPCTL_MPSIZ_Pos) /*!< 0x000007FF */
+#define USB_OTG_DOEPCTL_MPSIZ                    USB_OTG_DOEPCTL_MPSIZ_Msk     /*!< Maximum packet size */          /*!<Bit 1 */
+#define USB_OTG_DOEPCTL_USBAEP_Pos               (15U)
+#define USB_OTG_DOEPCTL_USBAEP_Msk               (0x1UL << USB_OTG_DOEPCTL_USBAEP_Pos) /*!< 0x00008000 */
+#define USB_OTG_DOEPCTL_USBAEP                   USB_OTG_DOEPCTL_USBAEP_Msk    /*!< USB active endpoint */
+#define USB_OTG_DOEPCTL_NAKSTS_Pos               (17U)
+#define USB_OTG_DOEPCTL_NAKSTS_Msk               (0x1UL << USB_OTG_DOEPCTL_NAKSTS_Pos) /*!< 0x00020000 */
+#define USB_OTG_DOEPCTL_NAKSTS                   USB_OTG_DOEPCTL_NAKSTS_Msk    /*!< NAK status */
+#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos       (28U)
+#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk       (0x1UL << USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Pos) /*!< 0x10000000 */
+#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM           USB_OTG_DOEPCTL_SD0PID_SEVNFRM_Msk /*!< Set DATA0 PID */
+#define USB_OTG_DOEPCTL_SODDFRM_Pos              (29U)
+#define USB_OTG_DOEPCTL_SODDFRM_Msk              (0x1UL << USB_OTG_DOEPCTL_SODDFRM_Pos) /*!< 0x20000000 */
+#define USB_OTG_DOEPCTL_SODDFRM                  USB_OTG_DOEPCTL_SODDFRM_Msk   /*!< Set odd frame */
+#define USB_OTG_DOEPCTL_EPTYP_Pos                (18U)
+#define USB_OTG_DOEPCTL_EPTYP_Msk                (0x3UL << USB_OTG_DOEPCTL_EPTYP_Pos) /*!< 0x000C0000 */
+#define USB_OTG_DOEPCTL_EPTYP                    USB_OTG_DOEPCTL_EPTYP_Msk     /*!< Endpoint type */
+#define USB_OTG_DOEPCTL_EPTYP_0                  (0x1UL << USB_OTG_DOEPCTL_EPTYP_Pos) /*!< 0x00040000 */
+#define USB_OTG_DOEPCTL_EPTYP_1                  (0x2UL << USB_OTG_DOEPCTL_EPTYP_Pos) /*!< 0x00080000 */
+#define USB_OTG_DOEPCTL_SNPM_Pos                 (20U)
+#define USB_OTG_DOEPCTL_SNPM_Msk                 (0x1UL << USB_OTG_DOEPCTL_SNPM_Pos) /*!< 0x00100000 */
+#define USB_OTG_DOEPCTL_SNPM                     USB_OTG_DOEPCTL_SNPM_Msk      /*!< Snoop mode */
+#define USB_OTG_DOEPCTL_STALL_Pos                (21U)
+#define USB_OTG_DOEPCTL_STALL_Msk                (0x1UL << USB_OTG_DOEPCTL_STALL_Pos) /*!< 0x00200000 */
+#define USB_OTG_DOEPCTL_STALL                    USB_OTG_DOEPCTL_STALL_Msk     /*!< STALL handshake */
+#define USB_OTG_DOEPCTL_CNAK_Pos                 (26U)
+#define USB_OTG_DOEPCTL_CNAK_Msk                 (0x1UL << USB_OTG_DOEPCTL_CNAK_Pos) /*!< 0x04000000 */
+#define USB_OTG_DOEPCTL_CNAK                     USB_OTG_DOEPCTL_CNAK_Msk      /*!< Clear NAK */
+#define USB_OTG_DOEPCTL_SNAK_Pos                 (27U)
+#define USB_OTG_DOEPCTL_SNAK_Msk                 (0x1UL << USB_OTG_DOEPCTL_SNAK_Pos) /*!< 0x08000000 */
+#define USB_OTG_DOEPCTL_SNAK                     USB_OTG_DOEPCTL_SNAK_Msk      /*!< Set NAK */
+#define USB_OTG_DOEPCTL_EPDIS_Pos                (30U)
+#define USB_OTG_DOEPCTL_EPDIS_Msk                (0x1UL << USB_OTG_DOEPCTL_EPDIS_Pos) /*!< 0x40000000 */
+#define USB_OTG_DOEPCTL_EPDIS                    USB_OTG_DOEPCTL_EPDIS_Msk     /*!< Endpoint disable */
+#define USB_OTG_DOEPCTL_EPENA_Pos                (31U)
+#define USB_OTG_DOEPCTL_EPENA_Msk                (0x1UL << USB_OTG_DOEPCTL_EPENA_Pos) /*!< 0x80000000 */
+#define USB_OTG_DOEPCTL_EPENA                    USB_OTG_DOEPCTL_EPENA_Msk     /*!< Endpoint enable */
+
+/********************  Bit definition for USB_OTG_DOEPINT register  ********************/
+#define USB_OTG_DOEPINT_XFRC_Pos                 (0U)
+#define USB_OTG_DOEPINT_XFRC_Msk                 (0x1UL << USB_OTG_DOEPINT_XFRC_Pos) /*!< 0x00000001 */
+#define USB_OTG_DOEPINT_XFRC                     USB_OTG_DOEPINT_XFRC_Msk      /*!< Transfer completed interrupt */
+#define USB_OTG_DOEPINT_EPDISD_Pos               (1U)
+#define USB_OTG_DOEPINT_EPDISD_Msk               (0x1UL << USB_OTG_DOEPINT_EPDISD_Pos) /*!< 0x00000002 */
+#define USB_OTG_DOEPINT_EPDISD                   USB_OTG_DOEPINT_EPDISD_Msk    /*!< Endpoint disabled interrupt */
+#define USB_OTG_DOEPINT_AHBERR_Pos               (2U)
+#define USB_OTG_DOEPINT_AHBERR_Msk               (0x1UL << USB_OTG_DOEPINT_AHBERR_Pos) /*!< 0x00000004 */
+#define USB_OTG_DOEPINT_AHBERR                   USB_OTG_DOEPINT_AHBERR_Msk   /*!< AHB Error (AHBErr) during an OUT transaction */
+#define USB_OTG_DOEPINT_STUP_Pos                 (3U)
+#define USB_OTG_DOEPINT_STUP_Msk                 (0x1UL << USB_OTG_DOEPINT_STUP_Pos) /*!< 0x00000008 */
+#define USB_OTG_DOEPINT_STUP                     USB_OTG_DOEPINT_STUP_Msk      /*!< SETUP phase done */
+#define USB_OTG_DOEPINT_OTEPDIS_Pos              (4U)
+#define USB_OTG_DOEPINT_OTEPDIS_Msk              (0x1UL << USB_OTG_DOEPINT_OTEPDIS_Pos) /*!< 0x00000010 */
+#define USB_OTG_DOEPINT_OTEPDIS                  USB_OTG_DOEPINT_OTEPDIS_Msk   /*!< OUT token received when endpoint disabled */
+#define USB_OTG_DOEPINT_OTEPSPR_Pos              (5U)
+#define USB_OTG_DOEPINT_OTEPSPR_Msk              (0x1UL << USB_OTG_DOEPINT_OTEPSPR_Pos) /*!< 0x00000020 */
+#define USB_OTG_DOEPINT_OTEPSPR                  USB_OTG_DOEPINT_OTEPSPR_Msk   /*!< Status Phase Received For Control Write */
+#define USB_OTG_DOEPINT_B2BSTUP_Pos              (6U)
+#define USB_OTG_DOEPINT_B2BSTUP_Msk              (0x1UL << USB_OTG_DOEPINT_B2BSTUP_Pos) /*!< 0x00000040 */
+#define USB_OTG_DOEPINT_B2BSTUP                  USB_OTG_DOEPINT_B2BSTUP_Msk   /*!< Back-to-back SETUP packets received */
+#define USB_OTG_DOEPINT_OUTPKTERR_Pos            (8U)
+#define USB_OTG_DOEPINT_OUTPKTERR_Msk            (0x1UL << USB_OTG_DOEPINT_OUTPKTERR_Pos) /*!< 0x00000100 */
+#define USB_OTG_DOEPINT_OUTPKTERR                USB_OTG_DOEPINT_OUTPKTERR_Msk   /*!< OUT packet error */
+#define USB_OTG_DOEPINT_NAK_Pos                  (13U)
+#define USB_OTG_DOEPINT_NAK_Msk                  (0x1UL << USB_OTG_DOEPINT_NAK_Pos) /*!< 0x00002000 */
+#define USB_OTG_DOEPINT_NAK                      USB_OTG_DOEPINT_NAK_Msk   /*!< NAK Packet is transmitted by the device */
+#define USB_OTG_DOEPINT_NYET_Pos                 (14U)
+#define USB_OTG_DOEPINT_NYET_Msk                 (0x1UL << USB_OTG_DOEPINT_NYET_Pos) /*!< 0x00004000 */
+#define USB_OTG_DOEPINT_NYET                     USB_OTG_DOEPINT_NYET_Msk      /*!< NYET interrupt */
+#define USB_OTG_DOEPINT_STPKTRX_Pos              (15U)
+#define USB_OTG_DOEPINT_STPKTRX_Msk              (0x1UL << USB_OTG_DOEPINT_STPKTRX_Pos) /*!< 0x00008000 */
+#define USB_OTG_DOEPINT_STPKTRX                  USB_OTG_DOEPINT_STPKTRX_Msk   /*!< Setup Packet Received */
+/********************  Bit definition for USB_OTG_DOEPTSIZ register  ********************/
+
+#define USB_OTG_DOEPTSIZ_XFRSIZ_Pos              (0U)
+#define USB_OTG_DOEPTSIZ_XFRSIZ_Msk              (0x7FFFFUL << USB_OTG_DOEPTSIZ_XFRSIZ_Pos) /*!< 0x0007FFFF */
+#define USB_OTG_DOEPTSIZ_XFRSIZ                  USB_OTG_DOEPTSIZ_XFRSIZ_Msk   /*!< Transfer size */
+#define USB_OTG_DOEPTSIZ_PKTCNT_Pos              (19U)
+#define USB_OTG_DOEPTSIZ_PKTCNT_Msk              (0x3FFUL << USB_OTG_DOEPTSIZ_PKTCNT_Pos) /*!< 0x1FF80000 */
+#define USB_OTG_DOEPTSIZ_PKTCNT                  USB_OTG_DOEPTSIZ_PKTCNT_Msk   /*!< Packet count */
+
+#define USB_OTG_DOEPTSIZ_STUPCNT_Pos             (29U)
+#define USB_OTG_DOEPTSIZ_STUPCNT_Msk             (0x3UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos) /*!< 0x60000000 */
+#define USB_OTG_DOEPTSIZ_STUPCNT                 USB_OTG_DOEPTSIZ_STUPCNT_Msk  /*!< SETUP packet count */
+#define USB_OTG_DOEPTSIZ_STUPCNT_0               (0x1UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos) /*!< 0x20000000 */
+#define USB_OTG_DOEPTSIZ_STUPCNT_1               (0x2UL << USB_OTG_DOEPTSIZ_STUPCNT_Pos) /*!< 0x40000000 */
+
+/********************  Bit definition for PCGCCTL register  ********************/
+#define USB_OTG_PCGCCTL_STOPCLK_Pos              (0U)
+#define USB_OTG_PCGCCTL_STOPCLK_Msk              (0x1UL << USB_OTG_PCGCCTL_STOPCLK_Pos) /*!< 0x00000001 */
+#define USB_OTG_PCGCCTL_STOPCLK                  USB_OTG_PCGCCTL_STOPCLK_Msk   /*!< SETUP packet count */
+#define USB_OTG_PCGCCTL_GATECLK_Pos              (1U)
+#define USB_OTG_PCGCCTL_GATECLK_Msk              (0x1UL << USB_OTG_PCGCCTL_GATECLK_Pos) /*!< 0x00000002 */
+#define USB_OTG_PCGCCTL_GATECLK                  USB_OTG_PCGCCTL_GATECLK_Msk   /*!<Bit 0 */
+#define USB_OTG_PCGCCTL_PHYSUSP_Pos              (4U)
+#define USB_OTG_PCGCCTL_PHYSUSP_Msk              (0x1UL << USB_OTG_PCGCCTL_PHYSUSP_Pos) /*!< 0x00000010 */
+#define USB_OTG_PCGCCTL_PHYSUSP                  USB_OTG_PCGCCTL_PHYSUSP_Msk   /*!<Bit 1 */
+
+/* Legacy define */
+/********************  Bit definition for OTG register  ********************/
+#define USB_OTG_CHNUM_Pos                        (0U)
+#define USB_OTG_CHNUM_Msk                        (0xFUL << USB_OTG_CHNUM_Pos)   /*!< 0x0000000F */
+#define USB_OTG_CHNUM                            USB_OTG_CHNUM_Msk             /*!< Channel number */
+#define USB_OTG_CHNUM_0                          (0x1UL << USB_OTG_CHNUM_Pos)   /*!< 0x00000001 */
+#define USB_OTG_CHNUM_1                          (0x2UL << USB_OTG_CHNUM_Pos)   /*!< 0x00000002 */
+#define USB_OTG_CHNUM_2                          (0x4UL << USB_OTG_CHNUM_Pos)   /*!< 0x00000004 */
+#define USB_OTG_CHNUM_3                          (0x8UL << USB_OTG_CHNUM_Pos)   /*!< 0x00000008 */
+#define USB_OTG_BCNT_Pos                         (4U)
+#define USB_OTG_BCNT_Msk                         (0x7FFUL << USB_OTG_BCNT_Pos)  /*!< 0x00007FF0 */
+#define USB_OTG_BCNT                             USB_OTG_BCNT_Msk              /*!< Byte count */
+
+#define USB_OTG_DPID_Pos                         (15U)
+#define USB_OTG_DPID_Msk                         (0x3UL << USB_OTG_DPID_Pos)    /*!< 0x00018000 */
+#define USB_OTG_DPID                             USB_OTG_DPID_Msk              /*!< Data PID */
+#define USB_OTG_DPID_0                           (0x1UL << USB_OTG_DPID_Pos)    /*!< 0x00008000 */
+#define USB_OTG_DPID_1                           (0x2UL << USB_OTG_DPID_Pos)    /*!< 0x00010000 */
+
+#define USB_OTG_PKTSTS_Pos                       (17U)
+#define USB_OTG_PKTSTS_Msk                       (0xFUL << USB_OTG_PKTSTS_Pos)  /*!< 0x001E0000 */
+#define USB_OTG_PKTSTS                           USB_OTG_PKTSTS_Msk            /*!< Packet status */
+#define USB_OTG_PKTSTS_0                         (0x1UL << USB_OTG_PKTSTS_Pos)  /*!< 0x00020000 */
+#define USB_OTG_PKTSTS_1                         (0x2UL << USB_OTG_PKTSTS_Pos)  /*!< 0x00040000 */
+#define USB_OTG_PKTSTS_2                         (0x4UL << USB_OTG_PKTSTS_Pos)  /*!< 0x00080000 */
+#define USB_OTG_PKTSTS_3                         (0x8UL << USB_OTG_PKTSTS_Pos)  /*!< 0x00100000 */
+
+#define USB_OTG_EPNUM_Pos                        (0U)
+#define USB_OTG_EPNUM_Msk                        (0xFUL << USB_OTG_EPNUM_Pos)   /*!< 0x0000000F */
+#define USB_OTG_EPNUM                            USB_OTG_EPNUM_Msk             /*!< Endpoint number */
+#define USB_OTG_EPNUM_0                          (0x1UL << USB_OTG_EPNUM_Pos)   /*!< 0x00000001 */
+#define USB_OTG_EPNUM_1                          (0x2UL << USB_OTG_EPNUM_Pos)   /*!< 0x00000002 */
+#define USB_OTG_EPNUM_2                          (0x4UL << USB_OTG_EPNUM_Pos)   /*!< 0x00000004 */
+#define USB_OTG_EPNUM_3                          (0x8UL << USB_OTG_EPNUM_Pos)   /*!< 0x00000008 */
+
+#define USB_OTG_FRMNUM_Pos                       (21U)
+#define USB_OTG_FRMNUM_Msk                       (0xFUL << USB_OTG_FRMNUM_Pos)  /*!< 0x01E00000 */
+#define USB_OTG_FRMNUM                           USB_OTG_FRMNUM_Msk            /*!< Frame number */
+#define USB_OTG_FRMNUM_0                         (0x1UL << USB_OTG_FRMNUM_Pos)  /*!< 0x00200000 */
+#define USB_OTG_FRMNUM_1                         (0x2UL << USB_OTG_FRMNUM_Pos)  /*!< 0x00400000 */
+#define USB_OTG_FRMNUM_2                         (0x4UL << USB_OTG_FRMNUM_Pos)  /*!< 0x00800000 */
+#define USB_OTG_FRMNUM_3                         (0x8UL << USB_OTG_FRMNUM_Pos)  /*!< 0x01000000 */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup Exported_macros
+  * @{
+  */
+
+/******************************* ADC Instances ********************************/
+#define IS_ADC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)
+
+#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC1_COMMON)
+/******************************* CRC Instances ********************************/
+#define IS_CRC_ALL_INSTANCE(INSTANCE) ((INSTANCE) == CRC)
+
+
+/******************************** DMA Instances *******************************/
+#define IS_DMA_STREAM_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DMA1_Stream0) || \
+                                              ((INSTANCE) == DMA1_Stream1) || \
+                                              ((INSTANCE) == DMA1_Stream2) || \
+                                              ((INSTANCE) == DMA1_Stream3) || \
+                                              ((INSTANCE) == DMA1_Stream4) || \
+                                              ((INSTANCE) == DMA1_Stream5) || \
+                                              ((INSTANCE) == DMA1_Stream6) || \
+                                              ((INSTANCE) == DMA1_Stream7) || \
+                                              ((INSTANCE) == DMA2_Stream0) || \
+                                              ((INSTANCE) == DMA2_Stream1) || \
+                                              ((INSTANCE) == DMA2_Stream2) || \
+                                              ((INSTANCE) == DMA2_Stream3) || \
+                                              ((INSTANCE) == DMA2_Stream4) || \
+                                              ((INSTANCE) == DMA2_Stream5) || \
+                                              ((INSTANCE) == DMA2_Stream6) || \
+                                              ((INSTANCE) == DMA2_Stream7))
+
+/******************************* GPIO Instances *******************************/
+#define IS_GPIO_ALL_INSTANCE(INSTANCE) (((INSTANCE) == GPIOA) || \
+                                        ((INSTANCE) == GPIOB) || \
+                                        ((INSTANCE) == GPIOC) || \
+                                        ((INSTANCE) == GPIOD) || \
+                                        ((INSTANCE) == GPIOE) || \
+                                        ((INSTANCE) == GPIOH))
+
+/******************************** I2C Instances *******************************/
+#define IS_I2C_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2C1) || \
+                                       ((INSTANCE) == I2C2) || \
+                                       ((INSTANCE) == I2C3))
+
+/******************************* SMBUS Instances ******************************/
+#define IS_SMBUS_ALL_INSTANCE         IS_I2C_ALL_INSTANCE
+
+/******************************** I2S Instances *******************************/
+
+#define IS_I2S_ALL_INSTANCE(INSTANCE)  (((INSTANCE) == SPI1) || \
+                                        ((INSTANCE) == SPI2) || \
+                                        ((INSTANCE) == SPI3) || \
+                                        ((INSTANCE) == SPI4) || \
+                                        ((INSTANCE) == SPI5))
+
+/*************************** I2S Extended Instances ***************************/
+#define IS_I2S_EXT_ALL_INSTANCE(INSTANCE) (((INSTANCE) == I2S2ext)|| \
+                                           ((INSTANCE) == I2S3ext))
+/* Legacy Defines */
+#define IS_I2S_ALL_INSTANCE_EXT    IS_I2S_EXT_ALL_INSTANCE
+
+
+/****************************** RTC Instances *********************************/
+#define IS_RTC_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == RTC)
+
+
+/******************************** SPI Instances *******************************/
+
+#define IS_SPI_ALL_INSTANCE(INSTANCE) (((INSTANCE) == SPI1) || \
+                                       ((INSTANCE) == SPI2) || \
+                                       ((INSTANCE) == SPI3) || \
+                                       ((INSTANCE) == SPI4) || \
+                                       ((INSTANCE) == SPI5))
+
+
+/****************** TIM Instances : All supported instances *******************/
+#define IS_TIM_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                   ((INSTANCE) == TIM2)   || \
+                                   ((INSTANCE) == TIM3)   || \
+                                   ((INSTANCE) == TIM4)   || \
+                                   ((INSTANCE) == TIM5)   || \
+                                   ((INSTANCE) == TIM9)   || \
+                                   ((INSTANCE) == TIM10)  || \
+                                   ((INSTANCE) == TIM11))
+
+/************* TIM Instances : at least 1 capture/compare channel *************/
+#define IS_TIM_CC1_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1)  || \
+                                         ((INSTANCE) == TIM2)  || \
+                                         ((INSTANCE) == TIM3)  || \
+                                         ((INSTANCE) == TIM4)  || \
+                                         ((INSTANCE) == TIM5)  || \
+                                         ((INSTANCE) == TIM9)  || \
+                                         ((INSTANCE) == TIM10) || \
+                                         ((INSTANCE) == TIM11))
+
+/************ TIM Instances : at least 2 capture/compare channels *************/
+#define IS_TIM_CC2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
+                                       ((INSTANCE) == TIM2) || \
+                                       ((INSTANCE) == TIM3) || \
+                                       ((INSTANCE) == TIM4) || \
+                                       ((INSTANCE) == TIM5) || \
+                                       ((INSTANCE) == TIM9))
+
+/************ TIM Instances : at least 3 capture/compare channels *************/
+#define IS_TIM_CC3_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1) || \
+                                         ((INSTANCE) == TIM2) || \
+                                         ((INSTANCE) == TIM3) || \
+                                         ((INSTANCE) == TIM4) || \
+                                         ((INSTANCE) == TIM5))
+
+/************ TIM Instances : at least 4 capture/compare channels *************/
+#define IS_TIM_CC4_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
+                                       ((INSTANCE) == TIM2) || \
+                                       ((INSTANCE) == TIM3) || \
+                                       ((INSTANCE) == TIM4) || \
+                                       ((INSTANCE) == TIM5))
+
+/******************** TIM Instances : Advanced-control timers *****************/
+#define IS_TIM_ADVANCED_INSTANCE(INSTANCE) ((INSTANCE) == TIM1)
+
+/******************* TIM Instances : Timer input XOR function *****************/
+#define IS_TIM_XOR_INSTANCE(INSTANCE)   (((INSTANCE) == TIM1) || \
+                                         ((INSTANCE) == TIM2) || \
+                                         ((INSTANCE) == TIM3) || \
+                                         ((INSTANCE) == TIM4) || \
+                                         ((INSTANCE) == TIM5))
+
+/****************** TIM Instances : DMA requests generation (UDE) *************/
+#define IS_TIM_DMA_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
+                                       ((INSTANCE) == TIM2) || \
+                                       ((INSTANCE) == TIM3) || \
+                                       ((INSTANCE) == TIM4) || \
+                                       ((INSTANCE) == TIM5))
+
+/************ TIM Instances : DMA requests generation (CCxDE) *****************/
+#define IS_TIM_DMA_CC_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
+                                          ((INSTANCE) == TIM2) || \
+                                          ((INSTANCE) == TIM3) || \
+                                          ((INSTANCE) == TIM4) || \
+                                          ((INSTANCE) == TIM5))
+
+/************ TIM Instances : DMA requests generation (COMDE) *****************/
+#define IS_TIM_CCDMA_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \
+                                          ((INSTANCE) == TIM2) || \
+                                          ((INSTANCE) == TIM3) || \
+                                          ((INSTANCE) == TIM4) || \
+                                          ((INSTANCE) == TIM5))
+
+/******************** TIM Instances : DMA burst feature ***********************/
+#define IS_TIM_DMABURST_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \
+                                             ((INSTANCE) == TIM2) || \
+                                             ((INSTANCE) == TIM3) || \
+                                             ((INSTANCE) == TIM4) || \
+                                             ((INSTANCE) == TIM5))
+
+/****** TIM Instances : master mode available (TIMx_CR2.MMS available )********/
+#define IS_TIM_MASTER_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
+                                          ((INSTANCE) == TIM2) || \
+                                          ((INSTANCE) == TIM3) || \
+                                          ((INSTANCE) == TIM4) || \
+                                          ((INSTANCE) == TIM5))
+
+/*********** TIM Instances : Slave mode available (TIMx_SMCR available )*******/
+#define IS_TIM_SLAVE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
+                                         ((INSTANCE) == TIM2) || \
+                                         ((INSTANCE) == TIM3) || \
+                                         ((INSTANCE) == TIM4) || \
+                                         ((INSTANCE) == TIM5) || \
+                                         ((INSTANCE) == TIM9))
+/********************** TIM Instances : 32 bit Counter ************************/
+#define IS_TIM_32B_COUNTER_INSTANCE(INSTANCE)(((INSTANCE) == TIM2) || \
+                                              ((INSTANCE) == TIM5))
+
+/***************** TIM Instances : external trigger input available ************/
+#define IS_TIM_ETR_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \
+                                        ((INSTANCE) == TIM2) || \
+                                        ((INSTANCE) == TIM3) || \
+                                        ((INSTANCE) == TIM4) || \
+                                        ((INSTANCE) == TIM5))
+
+/****************** TIM Instances : remapping capability **********************/
+#define IS_TIM_REMAP_INSTANCE(INSTANCE) (((INSTANCE) == TIM2)  || \
+                                         ((INSTANCE) == TIM5)  || \
+                                         ((INSTANCE) == TIM11))
+
+/******************* TIM Instances : output(s) available **********************/
+#define IS_TIM_CCX_INSTANCE(INSTANCE, CHANNEL) \
+    ((((INSTANCE) == TIM1) &&                  \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2) ||          \
+      ((CHANNEL) == TIM_CHANNEL_3) ||          \
+      ((CHANNEL) == TIM_CHANNEL_4)))           \
+    ||                                         \
+    (((INSTANCE) == TIM2) &&                   \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2) ||          \
+      ((CHANNEL) == TIM_CHANNEL_3) ||          \
+      ((CHANNEL) == TIM_CHANNEL_4)))           \
+    ||                                         \
+    (((INSTANCE) == TIM3) &&                   \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2) ||          \
+      ((CHANNEL) == TIM_CHANNEL_3) ||          \
+      ((CHANNEL) == TIM_CHANNEL_4)))           \
+    ||                                         \
+    (((INSTANCE) == TIM4) &&                   \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2) ||          \
+      ((CHANNEL) == TIM_CHANNEL_3) ||          \
+      ((CHANNEL) == TIM_CHANNEL_4)))           \
+    ||                                         \
+    (((INSTANCE) == TIM5) &&                   \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2) ||          \
+      ((CHANNEL) == TIM_CHANNEL_3) ||          \
+      ((CHANNEL) == TIM_CHANNEL_4)))           \
+    ||                                         \
+    (((INSTANCE) == TIM9) &&                   \
+     (((CHANNEL) == TIM_CHANNEL_1) ||          \
+      ((CHANNEL) == TIM_CHANNEL_2)))           \
+    ||                                         \
+    (((INSTANCE) == TIM10) &&                  \
+     (((CHANNEL) == TIM_CHANNEL_1)))           \
+    ||                                         \
+    (((INSTANCE) == TIM11) &&                  \
+     (((CHANNEL) == TIM_CHANNEL_1))))
+
+/************ TIM Instances : complementary output(s) available ***************/
+#define IS_TIM_CCXN_INSTANCE(INSTANCE, CHANNEL) \
+   ((((INSTANCE) == TIM1) &&                    \
+     (((CHANNEL) == TIM_CHANNEL_1) ||           \
+      ((CHANNEL) == TIM_CHANNEL_2) ||           \
+      ((CHANNEL) == TIM_CHANNEL_3))))
+
+/****************** TIM Instances : supporting counting mode selection ********/
+#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3) || \
+                                                        ((INSTANCE) == TIM4) || \
+                                                        ((INSTANCE) == TIM5))
+
+/****************** TIM Instances : supporting clock division *****************/
+#define IS_TIM_CLOCK_DIVISION_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)   || \
+                                                  ((INSTANCE) == TIM2)   || \
+                                                  ((INSTANCE) == TIM3)   || \
+                                                  ((INSTANCE) == TIM4)   || \
+                                                  ((INSTANCE) == TIM5)   || \
+                                                  ((INSTANCE) == TIM9)   || \
+                                                  ((INSTANCE) == TIM10)  || \
+                                                  ((INSTANCE) == TIM11))
+
+/****************** TIM Instances : supporting commutation event generation ***/
+
+#define IS_TIM_COMMUTATION_EVENT_INSTANCE(INSTANCE) ((INSTANCE) == TIM1)
+
+/****************** TIM Instances : supporting OCxREF clear *******************/
+#define IS_TIM_OCXREF_CLEAR_INSTANCE(INSTANCE)        (((INSTANCE) == TIM1) || \
+                                                       ((INSTANCE) == TIM2) || \
+                                                       ((INSTANCE) == TIM3) || \
+                                                       ((INSTANCE) == TIM4) || \
+                                                       ((INSTANCE) == TIM5))
+
+/****** TIM Instances : supporting external clock mode 1 for ETRF input *******/
+#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3) || \
+                                                        ((INSTANCE) == TIM4) || \
+                                                        ((INSTANCE) == TIM5) || \
+                                                        ((INSTANCE) == TIM9))
+
+/****** TIM Instances : supporting external clock mode 2 for ETRF input *******/
+#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1)|| \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3) || \
+                                                        ((INSTANCE) == TIM4) || \
+                                                        ((INSTANCE) == TIM5))
+
+/****** TIM Instances : supporting external clock mode 1 for TIX inputs ******/
+#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(INSTANCE)      (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3) || \
+                                                        ((INSTANCE) == TIM4) || \
+                                                        ((INSTANCE) == TIM5) || \
+                                                        ((INSTANCE) == TIM9))
+
+/********** TIM Instances : supporting internal trigger inputs(ITRX) *********/
+#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(INSTANCE)     (((INSTANCE) == TIM1) || \
+                                                        ((INSTANCE) == TIM2) || \
+                                                        ((INSTANCE) == TIM3) || \
+                                                        ((INSTANCE) == TIM4) || \
+                                                        ((INSTANCE) == TIM5) || \
+                                                        ((INSTANCE) == TIM9))
+
+/****************** TIM Instances : supporting repetition counter *************/
+#define IS_TIM_REPETITION_COUNTER_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1))
+
+/****************** TIM Instances : supporting encoder interface **************/
+#define IS_TIM_ENCODER_INTERFACE_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \
+                                                      ((INSTANCE) == TIM2) || \
+                                                      ((INSTANCE) == TIM3) || \
+                                                      ((INSTANCE) == TIM4) || \
+                                                      ((INSTANCE) == TIM5) || \
+                                                      ((INSTANCE) == TIM9))
+/****************** TIM Instances : supporting Hall sensor interface **********/
+#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1) || \
+                                                          ((INSTANCE) == TIM2) || \
+                                                          ((INSTANCE) == TIM3) || \
+                                                          ((INSTANCE) == TIM4) || \
+                                                          ((INSTANCE) == TIM5))
+/****************** TIM Instances : supporting the break function *************/
+#define IS_TIM_BREAK_INSTANCE(INSTANCE)  (((INSTANCE) == TIM1))
+
+/******************** USART Instances : Synchronous mode **********************/
+#define IS_USART_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                     ((INSTANCE) == USART2) || \
+                                     ((INSTANCE) == USART6))
+
+/******************** UART Instances : Half-Duplex mode **********************/
+#define IS_UART_HALFDUPLEX_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                               ((INSTANCE) == USART2) || \
+                                               ((INSTANCE) == USART6))
+
+/* Legacy defines */
+#define IS_UART_INSTANCE          IS_UART_HALFDUPLEX_INSTANCE
+
+/****************** UART Instances : Hardware Flow control ********************/
+#define IS_UART_HWFLOW_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                           ((INSTANCE) == USART2) || \
+                                           ((INSTANCE) == USART6))
+/******************** UART Instances : LIN mode **********************/
+#define IS_UART_LIN_INSTANCE          IS_UART_HALFDUPLEX_INSTANCE
+
+/********************* UART Instances : Smart card mode ***********************/
+#define IS_SMARTCARD_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                         ((INSTANCE) == USART2) || \
+                                         ((INSTANCE) == USART6))
+
+/*********************** UART Instances : IRDA mode ***************************/
+#define IS_IRDA_INSTANCE(INSTANCE) (((INSTANCE) == USART1) || \
+                                    ((INSTANCE) == USART2) || \
+                                    ((INSTANCE) == USART6))
+
+/*********************** PCD Instances ****************************************/
+#define IS_PCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS))
+
+/*********************** HCD Instances ****************************************/
+#define IS_HCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS))
+
+/****************************** SDIO Instances ********************************/
+#define IS_SDIO_ALL_INSTANCE(INSTANCE) ((INSTANCE) == SDIO)
+
+/****************************** IWDG Instances ********************************/
+#define IS_IWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == IWDG)
+
+/****************************** WWDG Instances ********************************/
+#define IS_WWDG_ALL_INSTANCE(INSTANCE)  ((INSTANCE) == WWDG)
+
+/****************************** USB Exported Constants ************************/
+#define USB_OTG_FS_HOST_MAX_CHANNEL_NBR                8U
+#define USB_OTG_FS_MAX_IN_ENDPOINTS                    4U    /* Including EP0 */
+#define USB_OTG_FS_MAX_OUT_ENDPOINTS                   4U    /* Including EP0 */
+#define USB_OTG_FS_TOTAL_FIFO_SIZE                     1280U /* in Bytes */
+
+/*
+ * @brief Specific devices reset values definitions
+ */
+#define RCC_PLLCFGR_RST_VALUE              0x24003010U
+#define RCC_PLLI2SCFGR_RST_VALUE           0x20003010U
+
+#define RCC_MAX_FREQUENCY           100000000U         /*!< Max frequency of family in Hz*/
+#define RCC_MAX_FREQUENCY_SCALE1    RCC_MAX_FREQUENCY  /*!< Maximum frequency for system clock at power scale1, in Hz */
+#define RCC_MAX_FREQUENCY_SCALE2     84000000U         /*!< Maximum frequency for system clock at power scale2, in Hz */
+#define RCC_MAX_FREQUENCY_SCALE3     64000000U         /*!< Maximum frequency for system clock at power scale3, in Hz */
+#define RCC_PLLVCO_OUTPUT_MIN       100000000U         /*!< Frequency min for PLLVCO output, in Hz */
+#define RCC_PLLVCO_INPUT_MIN           950000U         /*!< Frequency min for PLLVCO input, in Hz  */
+#define RCC_PLLVCO_INPUT_MAX          2100000U         /*!< Frequency max for PLLVCO input, in Hz  */
+#define RCC_PLLVCO_OUTPUT_MAX       432000000U         /*!< Frequency max for PLLVCO output, in Hz */
+
+#define RCC_PLLN_MIN_VALUE                 50U
+#define RCC_PLLN_MAX_VALUE                432U
+
+#define FLASH_SCALE1_LATENCY1_FREQ   30000000U      /*!< HCLK frequency to set FLASH latency 1 in power scale 1  */
+#define FLASH_SCALE1_LATENCY2_FREQ   64000000U      /*!< HCLK frequency to set FLASH latency 2 in power scale 1  */
+#define FLASH_SCALE1_LATENCY3_FREQ   90000000U      /*!< HCLK frequency to set FLASH latency 3 in power scale 1  */
+
+#define FLASH_SCALE2_LATENCY1_FREQ   30000000U      /*!< HCLK frequency to set FLASH latency 1 in power scale 2  */
+#define FLASH_SCALE2_LATENCY2_FREQ   64000000U      /*!< HCLK frequency to set FLASH latency 2 in power scale 2  */
+
+#define FLASH_SCALE3_LATENCY1_FREQ   30000000U      /*!< HCLK frequency to set FLASH latency 1 in power scale 3  */
+#define FLASH_SCALE3_LATENCY2_FREQ   64000000U      /*!< HCLK frequency to set FLASH latency 2 in power scale 3  */
+
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif /* __cplusplus */
+
+#endif /* __STM32F411xE_H */
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h
new file mode 100644
index 0000000..8e1346a
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h
@@ -0,0 +1,301 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx.h
+  * @author  MCD Application Team
+  * @brief   CMSIS STM32F4xx Device Peripheral Access Layer Header File.
+  *
+  *          The file is the unique include file that the application programmer
+  *          is using in the C source code, usually in main.c. This file contains:
+  *           - Configuration section that allows to select:
+  *              - The STM32F4xx device used in the target application
+  *              - To use or not the peripheral's drivers in application code(i.e.
+  *                code will be based on direct access to peripheral's registers
+  *                rather than drivers API), this option is controlled by
+  *                "#define USE_HAL_DRIVER"
+  *
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+
+/** @addtogroup CMSIS
+  * @{
+  */
+
+/** @addtogroup stm32f4xx
+  * @{
+  */
+
+#ifndef __STM32F4xx_H
+#define __STM32F4xx_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif /* __cplusplus */
+
+/** @addtogroup Library_configuration_section
+  * @{
+  */
+
+/**
+  * @brief STM32 Family
+  */
+#if !defined  (STM32F4)
+#define STM32F4
+#endif /* STM32F4 */
+
+/* Uncomment the line below according to the target STM32 device used in your
+   application
+  */
+#if !defined (STM32F405xx) && !defined (STM32F415xx) && !defined (STM32F407xx) && !defined (STM32F417xx) && \
+    !defined (STM32F427xx) && !defined (STM32F437xx) && !defined (STM32F429xx) && !defined (STM32F439xx) && \
+    !defined (STM32F401xC) && !defined (STM32F401xE) && !defined (STM32F410Tx) && !defined (STM32F410Cx) && \
+    !defined (STM32F410Rx) && !defined (STM32F411xE) && !defined (STM32F446xx) && !defined (STM32F469xx) && \
+    !defined (STM32F479xx) && !defined (STM32F412Cx) && !defined (STM32F412Rx) && !defined (STM32F412Vx) && \
+    !defined (STM32F412Zx) && !defined (STM32F413xx) && !defined (STM32F423xx)
+/* #define STM32F405xx */   /*!< STM32F405RG, STM32F405VG and STM32F405ZG Devices */
+/* #define STM32F415xx */   /*!< STM32F415RG, STM32F415VG and STM32F415ZG Devices */
+/* #define STM32F407xx */   /*!< STM32F407VG, STM32F407VE, STM32F407ZG, STM32F407ZE, STM32F407IG  and STM32F407IE Devices */
+/* #define STM32F417xx */   /*!< STM32F417VG, STM32F417VE, STM32F417ZG, STM32F417ZE, STM32F417IG and STM32F417IE Devices */
+/* #define STM32F427xx */   /*!< STM32F427VG, STM32F427VI, STM32F427ZG, STM32F427ZI, STM32F427IG and STM32F427II Devices */
+/* #define STM32F437xx */   /*!< STM32F437VG, STM32F437VI, STM32F437ZG, STM32F437ZI, STM32F437IG and STM32F437II Devices */
+/* #define STM32F429xx */   /*!< STM32F429VG, STM32F429VI, STM32F429ZG, STM32F429ZI, STM32F429BG, STM32F429BI, STM32F429NG,
+                                 STM32F439NI, STM32F429IG  and STM32F429II Devices */
+/* #define STM32F439xx */   /*!< STM32F439VG, STM32F439VI, STM32F439ZG, STM32F439ZI, STM32F439BG, STM32F439BI, STM32F439NG,
+                                 STM32F439NI, STM32F439IG and STM32F439II Devices */
+/* #define STM32F401xC */   /*!< STM32F401CB, STM32F401CC, STM32F401RB, STM32F401RC, STM32F401VB and STM32F401VC Devices */
+/* #define STM32F401xE */   /*!< STM32F401CD, STM32F401RD, STM32F401VD, STM32F401CE, STM32F401RE and STM32F401VE Devices */
+/* #define STM32F410Tx */   /*!< STM32F410T8 and STM32F410TB Devices */
+/* #define STM32F410Cx */   /*!< STM32F410C8 and STM32F410CB Devices */
+/* #define STM32F410Rx */   /*!< STM32F410R8 and STM32F410RB Devices */
+/* #define STM32F411xE */   /*!< STM32F411CC, STM32F411RC, STM32F411VC, STM32F411CE, STM32F411RE and STM32F411VE Devices */
+/* #define STM32F446xx */   /*!< STM32F446MC, STM32F446ME, STM32F446RC, STM32F446RE, STM32F446VC, STM32F446VE, STM32F446ZC,
+                                 and STM32F446ZE Devices */
+/* #define STM32F469xx */   /*!< STM32F469AI, STM32F469II, STM32F469BI, STM32F469NI, STM32F469AG, STM32F469IG, STM32F469BG,
+                                 STM32F469NG, STM32F469AE, STM32F469IE, STM32F469BE and STM32F469NE Devices */
+/* #define STM32F479xx */   /*!< STM32F479AI, STM32F479II, STM32F479BI, STM32F479NI, STM32F479AG, STM32F479IG, STM32F479BG
+                                 and STM32F479NG Devices */
+/* #define STM32F412Cx */   /*!< STM32F412CEU and STM32F412CGU Devices */
+/* #define STM32F412Zx */   /*!< STM32F412ZET, STM32F412ZGT, STM32F412ZEJ and STM32F412ZGJ Devices */
+/* #define STM32F412Vx */   /*!< STM32F412VET, STM32F412VGT, STM32F412VEH and STM32F412VGH Devices */
+/* #define STM32F412Rx */   /*!< STM32F412RET, STM32F412RGT, STM32F412REY and STM32F412RGY Devices */
+/* #define STM32F413xx */   /*!< STM32F413CH, STM32F413MH, STM32F413RH, STM32F413VH, STM32F413ZH, STM32F413CG, STM32F413MG,
+                                 STM32F413RG, STM32F413VG and STM32F413ZG Devices */
+/* #define STM32F423xx */   /*!< STM32F423CH, STM32F423RH, STM32F423VH and STM32F423ZH Devices */
+#endif
+
+/*  Tip: To avoid modifying this file each time you need to switch between these
+        devices, you can define the device in your toolchain compiler preprocessor.
+  */
+#if !defined  (USE_HAL_DRIVER)
+/**
+ * @brief Comment the line below if you will not use the peripherals drivers.
+   In this case, these drivers will not be included and the application code will
+   be based on direct access to peripherals registers
+   */
+/*#define USE_HAL_DRIVER */
+#endif /* USE_HAL_DRIVER */
+
+/**
+  * @brief CMSIS version number V2.6.11
+  */
+#define __STM32F4xx_CMSIS_VERSION_MAIN   (0x02U) /*!< [31:24] main version */
+#define __STM32F4xx_CMSIS_VERSION_SUB1   (0x06U) /*!< [23:16] sub1 version */
+#define __STM32F4xx_CMSIS_VERSION_SUB2   (0x0BU) /*!< [15:8]  sub2 version */
+#define __STM32F4xx_CMSIS_VERSION_RC     (0x00U) /*!< [7:0]  release candidate */
+#define __STM32F4xx_CMSIS_VERSION        ((__STM32F4xx_CMSIS_VERSION_MAIN << 24)\
+                                         |(__STM32F4xx_CMSIS_VERSION_SUB1 << 16)\
+                                         |(__STM32F4xx_CMSIS_VERSION_SUB2 << 8 )\
+                                         |(__STM32F4xx_CMSIS_VERSION_RC))
+
+/**
+  * @}
+  */
+
+/** @addtogroup Device_Included
+  * @{
+  */
+
+#if defined(STM32F405xx)
+#include "stm32f405xx.h"
+#elif defined(STM32F415xx)
+#include "stm32f415xx.h"
+#elif defined(STM32F407xx)
+#include "stm32f407xx.h"
+#elif defined(STM32F417xx)
+#include "stm32f417xx.h"
+#elif defined(STM32F427xx)
+#include "stm32f427xx.h"
+#elif defined(STM32F437xx)
+#include "stm32f437xx.h"
+#elif defined(STM32F429xx)
+#include "stm32f429xx.h"
+#elif defined(STM32F439xx)
+#include "stm32f439xx.h"
+#elif defined(STM32F401xC)
+#include "stm32f401xc.h"
+#elif defined(STM32F401xE)
+#include "stm32f401xe.h"
+#elif defined(STM32F410Tx)
+#include "stm32f410tx.h"
+#elif defined(STM32F410Cx)
+#include "stm32f410cx.h"
+#elif defined(STM32F410Rx)
+#include "stm32f410rx.h"
+#elif defined(STM32F411xE)
+#include "stm32f411xe.h"
+#elif defined(STM32F446xx)
+#include "stm32f446xx.h"
+#elif defined(STM32F469xx)
+#include "stm32f469xx.h"
+#elif defined(STM32F479xx)
+#include "stm32f479xx.h"
+#elif defined(STM32F412Cx)
+#include "stm32f412cx.h"
+#elif defined(STM32F412Zx)
+#include "stm32f412zx.h"
+#elif defined(STM32F412Rx)
+#include "stm32f412rx.h"
+#elif defined(STM32F412Vx)
+#include "stm32f412vx.h"
+#elif defined(STM32F413xx)
+#include "stm32f413xx.h"
+#elif defined(STM32F423xx)
+#include "stm32f423xx.h"
+#else
+#error "Please select first the target STM32F4xx device used in your application (in stm32f4xx.h file)"
+#endif
+
+/**
+  * @}
+  */
+
+/** @addtogroup Exported_types
+  * @{
+  */
+typedef enum
+{
+  RESET = 0U,
+  SET = !RESET
+} FlagStatus, ITStatus;
+
+typedef enum
+{
+  DISABLE = 0U,
+  ENABLE = !DISABLE
+} FunctionalState;
+#define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))
+
+typedef enum
+{
+  SUCCESS = 0U,
+  ERROR = !SUCCESS
+} ErrorStatus;
+
+/**
+  * @}
+  */
+
+
+/** @addtogroup Exported_macro
+  * @{
+  */
+#define SET_BIT(REG, BIT)     ((REG) |= (BIT))
+
+#define CLEAR_BIT(REG, BIT)   ((REG) &= ~(BIT))
+
+#define READ_BIT(REG, BIT)    ((REG) & (BIT))
+
+#define CLEAR_REG(REG)        ((REG) = (0x0))
+
+#define WRITE_REG(REG, VAL)   ((REG) = (VAL))
+
+#define READ_REG(REG)         ((REG))
+
+#define MODIFY_REG(REG, CLEARMASK, SETMASK)  WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) | (SETMASK)))
+
+#define POSITION_VAL(VAL)     (__CLZ(__RBIT(VAL)))
+
+/* Use of CMSIS compiler intrinsics for register exclusive access */
+/* Atomic 32-bit register access macro to set one or several bits */
+#define ATOMIC_SET_BIT(REG, BIT)                             \
+  do {                                                       \
+    uint32_t val;                                            \
+    do {                                                     \
+      val = __LDREXW((__IO uint32_t *)&(REG)) | (BIT);       \
+    } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); \
+  } while(0)
+
+/* Atomic 32-bit register access macro to clear one or several bits */
+#define ATOMIC_CLEAR_BIT(REG, BIT)                           \
+  do {                                                       \
+    uint32_t val;                                            \
+    do {                                                     \
+      val = __LDREXW((__IO uint32_t *)&(REG)) & ~(BIT);      \
+    } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); \
+  } while(0)
+
+/* Atomic 32-bit register access macro to clear and set one or several bits */
+#define ATOMIC_MODIFY_REG(REG, CLEARMSK, SETMASK)                          \
+  do {                                                                     \
+    uint32_t val;                                                          \
+    do {                                                                   \
+      val = (__LDREXW((__IO uint32_t *)&(REG)) & ~(CLEARMSK)) | (SETMASK); \
+    } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U);               \
+  } while(0)
+
+/* Atomic 16-bit register access macro to set one or several bits */
+#define ATOMIC_SETH_BIT(REG, BIT)                            \
+  do {                                                       \
+    uint16_t val;                                            \
+    do {                                                     \
+      val = __LDREXH((__IO uint16_t *)&(REG)) | (BIT);       \
+    } while ((__STREXH(val,(__IO uint16_t *)&(REG))) != 0U); \
+  } while(0)
+
+/* Atomic 16-bit register access macro to clear one or several bits */
+#define ATOMIC_CLEARH_BIT(REG, BIT)                          \
+  do {                                                       \
+    uint16_t val;                                            \
+    do {                                                     \
+      val = __LDREXH((__IO uint16_t *)&(REG)) & ~(BIT);      \
+    } while ((__STREXH(val,(__IO uint16_t *)&(REG))) != 0U); \
+  } while(0)
+
+/* Atomic 16-bit register access macro to clear and set one or several bits */
+#define ATOMIC_MODIFYH_REG(REG, CLEARMSK, SETMASK)                         \
+  do {                                                                     \
+    uint16_t val;                                                          \
+    do {                                                                   \
+      val = (__LDREXH((__IO uint16_t *)&(REG)) & ~(CLEARMSK)) | (SETMASK); \
+    } while ((__STREXH(val,(__IO uint16_t *)&(REG))) != 0U);               \
+  } while(0)
+
+/**
+  * @}
+  */
+
+#if defined (USE_HAL_DRIVER)
+#include "stm32f4xx_hal.h"
+#endif /* USE_HAL_DRIVER */
+
+#ifdef __cplusplus
+}
+#endif /* __cplusplus */
+
+#endif /* __STM32F4xx_H */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h
new file mode 100644
index 0000000..15208a5
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h
@@ -0,0 +1,104 @@
+/**
+  ******************************************************************************
+  * @file    system_stm32f4xx.h
+  * @author  MCD Application Team
+  * @brief   CMSIS Cortex-M4 Device System Source File for STM32F4xx devices.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+
+/** @addtogroup CMSIS
+  * @{
+  */
+
+/** @addtogroup stm32f4xx_system
+  * @{
+  */
+
+/**
+  * @brief Define to prevent recursive inclusion
+  */
+#ifndef __SYSTEM_STM32F4XX_H
+#define __SYSTEM_STM32F4XX_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** @addtogroup STM32F4xx_System_Includes
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+
+/** @addtogroup STM32F4xx_System_Exported_types
+  * @{
+  */
+/* This variable is updated in three ways:
+    1) by calling CMSIS function SystemCoreClockUpdate()
+    2) by calling HAL API function HAL_RCC_GetSysClockFreq()
+    3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency
+       Note: If you use this function to configure the system clock; then there
+             is no need to call the 2 first functions listed above, since SystemCoreClock
+             variable is updated automatically.
+*/
+extern uint32_t SystemCoreClock;          /*!< System Clock Frequency (Core Clock) */
+
+extern const uint8_t  AHBPrescTable[16];    /*!< AHB prescalers table values */
+extern const uint8_t  APBPrescTable[8];     /*!< APB prescalers table values */
+
+/**
+  * @}
+  */
+
+/** @addtogroup STM32F4xx_System_Exported_Constants
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup STM32F4xx_System_Exported_Macros
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup STM32F4xx_System_Exported_Functions
+  * @{
+  */
+
+extern void SystemInit(void);
+extern void SystemCoreClockUpdate(void);
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /*__SYSTEM_STM32F4XX_H */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Device/ST/STM32F4xx/LICENSE.txt b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Device/ST/STM32F4xx/LICENSE.txt
new file mode 100644
index 0000000..872e82b
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Device/ST/STM32F4xx/LICENSE.txt
@@ -0,0 +1,6 @@
+This software component is provided to you as part of a software package and
+applicable license terms are in the  Package_license file. If you received this
+software component outside of a package or without applicable license terms,
+the terms of the Apache-2.0 license shall apply. 
+You may obtain a copy of the Apache-2.0 at:
+https://opensource.org/licenses/Apache-2.0
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/cachel1_armv7.h b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/cachel1_armv7.h
new file mode 100644
index 0000000..abebc95
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/cachel1_armv7.h
@@ -0,0 +1,411 @@
+/******************************************************************************
+ * @file     cachel1_armv7.h
+ * @brief    CMSIS Level 1 Cache API for Armv7-M and later
+ * @version  V1.0.1
+ * @date     19. April 2021
+ ******************************************************************************/
+/*
+ * Copyright (c) 2020-2021 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header    /* treat file as system include file */
+#endif
+
+#ifndef ARM_CACHEL1_ARMV7_H
+#define ARM_CACHEL1_ARMV7_H
+
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_CacheFunctions Cache Functions
+  \brief    Functions that configure Instruction and Data cache.
+  @{
+ */
+
+/* Cache Size ID Register Macros */
+#define CCSIDR_WAYS(x)         (((x) & SCB_CCSIDR_ASSOCIATIVITY_Msk) >> SCB_CCSIDR_ASSOCIATIVITY_Pos)
+#define CCSIDR_SETS(x)         (((x) & SCB_CCSIDR_NUMSETS_Msk      ) >> SCB_CCSIDR_NUMSETS_Pos      )
+
+#ifndef __SCB_DCACHE_LINE_SIZE
+#define __SCB_DCACHE_LINE_SIZE  32U /*!< Cortex-M7 cache line size is fixed to 32 bytes (8 words). See also register SCB_CCSIDR */
+#endif
+
+#ifndef __SCB_ICACHE_LINE_SIZE
+#define __SCB_ICACHE_LINE_SIZE  32U /*!< Cortex-M7 cache line size is fixed to 32 bytes (8 words). See also register SCB_CCSIDR */
+#endif
+
+/**
+  \brief   Enable I-Cache
+  \details Turns on I-Cache
+  */
+__STATIC_FORCEINLINE void SCB_EnableICache (void)
+{
+  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
+    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
+
+    __DSB();
+    __ISB();
+    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
+    __DSB();
+    __ISB();
+    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   Disable I-Cache
+  \details Turns off I-Cache
+  */
+__STATIC_FORCEINLINE void SCB_DisableICache (void)
+{
+  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
+    __DSB();
+    __ISB();
+    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
+    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   Invalidate I-Cache
+  \details Invalidates I-Cache
+  */
+__STATIC_FORCEINLINE void SCB_InvalidateICache (void)
+{
+  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
+    __DSB();
+    __ISB();
+    SCB->ICIALLU = 0UL;
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   I-Cache Invalidate by address
+  \details Invalidates I-Cache for the given address.
+           I-Cache is invalidated starting from a 32 byte aligned address in 32 byte granularity.
+           I-Cache memory blocks which are part of given address + given size are invalidated.
+  \param[in]   addr    address
+  \param[in]   isize   size of memory block (in number of bytes)
+*/
+__STATIC_FORCEINLINE void SCB_InvalidateICache_by_Addr (volatile void *addr, int32_t isize)
+{
+  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
+    if ( isize > 0 ) {
+       int32_t op_size = isize + (((uint32_t)addr) & (__SCB_ICACHE_LINE_SIZE - 1U));
+      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_ICACHE_LINE_SIZE - 1U) */;
+
+      __DSB();
+
+      do {
+        SCB->ICIMVAU = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
+        op_addr += __SCB_ICACHE_LINE_SIZE;
+        op_size -= __SCB_ICACHE_LINE_SIZE;
+      } while ( op_size > 0 );
+
+      __DSB();
+      __ISB();
+    }
+  #endif
+}
+
+
+/**
+  \brief   Enable D-Cache
+  \details Turns on D-Cache
+  */
+__STATIC_FORCEINLINE void SCB_EnableDCache (void)
+{
+  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
+    uint32_t ccsidr;
+    uint32_t sets;
+    uint32_t ways;
+
+    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
+
+    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
+    __DSB();
+
+    ccsidr = SCB->CCSIDR;
+
+                                            /* invalidate D-Cache */
+    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
+    do {
+      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
+      do {
+        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
+                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
+        #if defined ( __CC_ARM )
+          __schedule_barrier();
+        #endif
+      } while (ways-- != 0U);
+    } while(sets-- != 0U);
+    __DSB();
+
+    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
+
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   Disable D-Cache
+  \details Turns off D-Cache
+  */
+__STATIC_FORCEINLINE void SCB_DisableDCache (void)
+{
+  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
+    uint32_t ccsidr;
+    uint32_t sets;
+    uint32_t ways;
+
+    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
+    __DSB();
+
+    SCB->CCR &= ~(uint32_t)SCB_CCR_DC_Msk;  /* disable D-Cache */
+    __DSB();
+
+    ccsidr = SCB->CCSIDR;
+
+                                            /* clean & invalidate D-Cache */
+    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
+    do {
+      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
+      do {
+        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
+                       ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
+        #if defined ( __CC_ARM )
+          __schedule_barrier();
+        #endif
+      } while (ways-- != 0U);
+    } while(sets-- != 0U);
+
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   Invalidate D-Cache
+  \details Invalidates D-Cache
+  */
+__STATIC_FORCEINLINE void SCB_InvalidateDCache (void)
+{
+  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
+    uint32_t ccsidr;
+    uint32_t sets;
+    uint32_t ways;
+
+    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
+    __DSB();
+
+    ccsidr = SCB->CCSIDR;
+
+                                            /* invalidate D-Cache */
+    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
+    do {
+      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
+      do {
+        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
+                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
+        #if defined ( __CC_ARM )
+          __schedule_barrier();
+        #endif
+      } while (ways-- != 0U);
+    } while(sets-- != 0U);
+
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   Clean D-Cache
+  \details Cleans D-Cache
+  */
+__STATIC_FORCEINLINE void SCB_CleanDCache (void)
+{
+  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
+    uint32_t ccsidr;
+    uint32_t sets;
+    uint32_t ways;
+
+    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
+    __DSB();
+
+    ccsidr = SCB->CCSIDR;
+
+                                            /* clean D-Cache */
+    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
+    do {
+      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
+      do {
+        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
+                      ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk)  );
+        #if defined ( __CC_ARM )
+          __schedule_barrier();
+        #endif
+      } while (ways-- != 0U);
+    } while(sets-- != 0U);
+
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   Clean & Invalidate D-Cache
+  \details Cleans and Invalidates D-Cache
+  */
+__STATIC_FORCEINLINE void SCB_CleanInvalidateDCache (void)
+{
+  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
+    uint32_t ccsidr;
+    uint32_t sets;
+    uint32_t ways;
+
+    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
+    __DSB();
+
+    ccsidr = SCB->CCSIDR;
+
+                                            /* clean & invalidate D-Cache */
+    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
+    do {
+      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
+      do {
+        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
+                       ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
+        #if defined ( __CC_ARM )
+          __schedule_barrier();
+        #endif
+      } while (ways-- != 0U);
+    } while(sets-- != 0U);
+
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   D-Cache Invalidate by address
+  \details Invalidates D-Cache for the given address.
+           D-Cache is invalidated starting from a 32 byte aligned address in 32 byte granularity.
+           D-Cache memory blocks which are part of given address + given size are invalidated.
+  \param[in]   addr    address
+  \param[in]   dsize   size of memory block (in number of bytes)
+*/
+__STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (volatile void *addr, int32_t dsize)
+{
+  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
+    if ( dsize > 0 ) {
+       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
+      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
+
+      __DSB();
+
+      do {
+        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
+        op_addr += __SCB_DCACHE_LINE_SIZE;
+        op_size -= __SCB_DCACHE_LINE_SIZE;
+      } while ( op_size > 0 );
+
+      __DSB();
+      __ISB();
+    }
+  #endif
+}
+
+
+/**
+  \brief   D-Cache Clean by address
+  \details Cleans D-Cache for the given address
+           D-Cache is cleaned starting from a 32 byte aligned address in 32 byte granularity.
+           D-Cache memory blocks which are part of given address + given size are cleaned.
+  \param[in]   addr    address
+  \param[in]   dsize   size of memory block (in number of bytes)
+*/
+__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (volatile void *addr, int32_t dsize)
+{
+  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
+    if ( dsize > 0 ) {
+       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
+      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
+
+      __DSB();
+
+      do {
+        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
+        op_addr += __SCB_DCACHE_LINE_SIZE;
+        op_size -= __SCB_DCACHE_LINE_SIZE;
+      } while ( op_size > 0 );
+
+      __DSB();
+      __ISB();
+    }
+  #endif
+}
+
+
+/**
+  \brief   D-Cache Clean and Invalidate by address
+  \details Cleans and invalidates D_Cache for the given address
+           D-Cache is cleaned and invalidated starting from a 32 byte aligned address in 32 byte granularity.
+           D-Cache memory blocks which are part of given address + given size are cleaned and invalidated.
+  \param[in]   addr    address (aligned to 32-byte boundary)
+  \param[in]   dsize   size of memory block (in number of bytes)
+*/
+__STATIC_FORCEINLINE void SCB_CleanInvalidateDCache_by_Addr (volatile void *addr, int32_t dsize)
+{
+  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
+    if ( dsize > 0 ) {
+       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
+      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
+
+      __DSB();
+
+      do {
+        SCB->DCCIMVAC = op_addr;            /* register accepts only 32byte aligned values, only bits 31..5 are valid */
+        op_addr +=          __SCB_DCACHE_LINE_SIZE;
+        op_size -=          __SCB_DCACHE_LINE_SIZE;
+      } while ( op_size > 0 );
+
+      __DSB();
+      __ISB();
+    }
+  #endif
+}
+
+/*@} end of CMSIS_Core_CacheFunctions */
+
+#endif /* ARM_CACHEL1_ARMV7_H */
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/cmsis_armcc.h b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/cmsis_armcc.h
new file mode 100644
index 0000000..a955d47
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/cmsis_armcc.h
@@ -0,0 +1,888 @@
+/**************************************************************************//**
+ * @file     cmsis_armcc.h
+ * @brief    CMSIS compiler ARMCC (Arm Compiler 5) header file
+ * @version  V5.3.2
+ * @date     27. May 2021
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __CMSIS_ARMCC_H
+#define __CMSIS_ARMCC_H
+
+
+#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 400677)
+  #error "Please use Arm Compiler Toolchain V4.0.677 or later!"
+#endif
+
+/* CMSIS compiler control architecture macros */
+#if ((defined (__TARGET_ARCH_6_M  ) && (__TARGET_ARCH_6_M   == 1)) || \
+     (defined (__TARGET_ARCH_6S_M ) && (__TARGET_ARCH_6S_M  == 1))   )
+  #define __ARM_ARCH_6M__           1
+#endif
+
+#if (defined (__TARGET_ARCH_7_M ) && (__TARGET_ARCH_7_M  == 1))
+  #define __ARM_ARCH_7M__           1
+#endif
+
+#if (defined (__TARGET_ARCH_7E_M) && (__TARGET_ARCH_7E_M == 1))
+  #define __ARM_ARCH_7EM__          1
+#endif
+
+  /* __ARM_ARCH_8M_BASE__  not applicable */
+  /* __ARM_ARCH_8M_MAIN__  not applicable */
+  /* __ARM_ARCH_8_1M_MAIN__  not applicable */
+
+/* CMSIS compiler control DSP macros */
+#if ((defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     )
+  #define __ARM_FEATURE_DSP         1
+#endif
+
+/* CMSIS compiler specific defines */
+#ifndef   __ASM
+  #define __ASM                                  __asm
+#endif
+#ifndef   __INLINE
+  #define __INLINE                               __inline
+#endif
+#ifndef   __STATIC_INLINE
+  #define __STATIC_INLINE                        static __inline
+#endif
+#ifndef   __STATIC_FORCEINLINE
+  #define __STATIC_FORCEINLINE                   static __forceinline
+#endif
+#ifndef   __NO_RETURN
+  #define __NO_RETURN                            __declspec(noreturn)
+#endif
+#ifndef   __USED
+  #define __USED                                 __attribute__((used))
+#endif
+#ifndef   __WEAK
+  #define __WEAK                                 __attribute__((weak))
+#endif
+#ifndef   __PACKED
+  #define __PACKED                               __attribute__((packed))
+#endif
+#ifndef   __PACKED_STRUCT
+  #define __PACKED_STRUCT                        __packed struct
+#endif
+#ifndef   __PACKED_UNION
+  #define __PACKED_UNION                         __packed union
+#endif
+#ifndef   __UNALIGNED_UINT32        /* deprecated */
+  #define __UNALIGNED_UINT32(x)                  (*((__packed uint32_t *)(x)))
+#endif
+#ifndef   __UNALIGNED_UINT16_WRITE
+  #define __UNALIGNED_UINT16_WRITE(addr, val)    ((*((__packed uint16_t *)(addr))) = (val))
+#endif
+#ifndef   __UNALIGNED_UINT16_READ
+  #define __UNALIGNED_UINT16_READ(addr)          (*((const __packed uint16_t *)(addr)))
+#endif
+#ifndef   __UNALIGNED_UINT32_WRITE
+  #define __UNALIGNED_UINT32_WRITE(addr, val)    ((*((__packed uint32_t *)(addr))) = (val))
+#endif
+#ifndef   __UNALIGNED_UINT32_READ
+  #define __UNALIGNED_UINT32_READ(addr)          (*((const __packed uint32_t *)(addr)))
+#endif
+#ifndef   __ALIGNED
+  #define __ALIGNED(x)                           __attribute__((aligned(x)))
+#endif
+#ifndef   __RESTRICT
+  #define __RESTRICT                             __restrict
+#endif
+#ifndef   __COMPILER_BARRIER
+  #define __COMPILER_BARRIER()                   __memory_changed()
+#endif
+
+/* #########################  Startup and Lowlevel Init  ######################## */
+
+#ifndef __PROGRAM_START
+#define __PROGRAM_START           __main
+#endif
+
+#ifndef __INITIAL_SP
+#define __INITIAL_SP              Image$$ARM_LIB_STACK$$ZI$$Limit
+#endif
+
+#ifndef __STACK_LIMIT
+#define __STACK_LIMIT             Image$$ARM_LIB_STACK$$ZI$$Base
+#endif
+
+#ifndef __VECTOR_TABLE
+#define __VECTOR_TABLE            __Vectors
+#endif
+
+#ifndef __VECTOR_TABLE_ATTRIBUTE
+#define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section("RESET")))
+#endif
+
+/* ##########################  Core Instruction Access  ######################### */
+/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
+  Access to dedicated instructions
+  @{
+*/
+
+/**
+  \brief   No Operation
+  \details No Operation does nothing. This instruction can be used for code alignment purposes.
+ */
+#define __NOP                             __nop
+
+
+/**
+  \brief   Wait For Interrupt
+  \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.
+ */
+#define __WFI                             __wfi
+
+
+/**
+  \brief   Wait For Event
+  \details Wait For Event is a hint instruction that permits the processor to enter
+           a low-power state until one of a number of events occurs.
+ */
+#define __WFE                             __wfe
+
+
+/**
+  \brief   Send Event
+  \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
+ */
+#define __SEV                             __sev
+
+
+/**
+  \brief   Instruction Synchronization Barrier
+  \details Instruction Synchronization Barrier flushes the pipeline in the processor,
+           so that all instructions following the ISB are fetched from cache or memory,
+           after the instruction has been completed.
+ */
+#define __ISB()                           __isb(0xF)
+
+/**
+  \brief   Data Synchronization Barrier
+  \details Acts as a special kind of Data Memory Barrier.
+           It completes when all explicit memory accesses before this instruction complete.
+ */
+#define __DSB()                           __dsb(0xF)
+
+/**
+  \brief   Data Memory Barrier
+  \details Ensures the apparent order of the explicit memory operations before
+           and after the instruction, without ensuring their completion.
+ */
+#define __DMB()                           __dmb(0xF)
+
+
+/**
+  \brief   Reverse byte order (32 bit)
+  \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#define __REV                             __rev
+
+
+/**
+  \brief   Reverse byte order (16 bit)
+  \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#ifndef __NO_EMBEDDED_ASM
+__attribute__((section(".rev16_text"))) __STATIC_INLINE __ASM uint32_t __REV16(uint32_t value)
+{
+  rev16 r0, r0
+  bx lr
+}
+#endif
+
+
+/**
+  \brief   Reverse byte order (16 bit)
+  \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For example, 0x0080 becomes 0x8000.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#ifndef __NO_EMBEDDED_ASM
+__attribute__((section(".revsh_text"))) __STATIC_INLINE __ASM int16_t __REVSH(int16_t value)
+{
+  revsh r0, r0
+  bx lr
+}
+#endif
+
+
+/**
+  \brief   Rotate Right in unsigned value (32 bit)
+  \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits.
+  \param [in]    op1  Value to rotate
+  \param [in]    op2  Number of Bits to rotate
+  \return               Rotated value
+ */
+#define __ROR                             __ror
+
+
+/**
+  \brief   Breakpoint
+  \details Causes the processor to enter Debug state.
+           Debug tools can use this to investigate system state when the instruction at a particular address is reached.
+  \param [in]    value  is ignored by the processor.
+                 If required, a debugger can use it to store additional information about the breakpoint.
+ */
+#define __BKPT(value)                       __breakpoint(value)
+
+
+/**
+  \brief   Reverse bit order of value
+  \details Reverses the bit order of the given value.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__  == 1)) || \
+     (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     )
+  #define __RBIT                          __rbit
+#else
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
+{
+  uint32_t result;
+  uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
+
+  result = value;                      /* r will be reversed bits of v; first get LSB of v */
+  for (value >>= 1U; value != 0U; value >>= 1U)
+  {
+    result <<= 1U;
+    result |= value & 1U;
+    s--;
+  }
+  result <<= s;                        /* shift when v's highest bits are zero */
+  return result;
+}
+#endif
+
+
+/**
+  \brief   Count leading zeros
+  \details Counts the number of leading zeros of a data value.
+  \param [in]  value  Value to count the leading zeros
+  \return             number of leading zeros in value
+ */
+#define __CLZ                             __clz
+
+
+#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__  == 1)) || \
+     (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     )
+
+/**
+  \brief   LDR Exclusive (8 bit)
+  \details Executes a exclusive LDR instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
+  #define __LDREXB(ptr)                                                        ((uint8_t ) __ldrex(ptr))
+#else
+  #define __LDREXB(ptr)          _Pragma("push") _Pragma("diag_suppress 3731") ((uint8_t ) __ldrex(ptr))  _Pragma("pop")
+#endif
+
+
+/**
+  \brief   LDR Exclusive (16 bit)
+  \details Executes a exclusive LDR instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
+  #define __LDREXH(ptr)                                                        ((uint16_t) __ldrex(ptr))
+#else
+  #define __LDREXH(ptr)          _Pragma("push") _Pragma("diag_suppress 3731") ((uint16_t) __ldrex(ptr))  _Pragma("pop")
+#endif
+
+
+/**
+  \brief   LDR Exclusive (32 bit)
+  \details Executes a exclusive LDR instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
+  #define __LDREXW(ptr)                                                        ((uint32_t ) __ldrex(ptr))
+#else
+  #define __LDREXW(ptr)          _Pragma("push") _Pragma("diag_suppress 3731") ((uint32_t ) __ldrex(ptr))  _Pragma("pop")
+#endif
+
+
+/**
+  \brief   STR Exclusive (8 bit)
+  \details Executes a exclusive STR instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
+  #define __STREXB(value, ptr)                                                 __strex(value, ptr)
+#else
+  #define __STREXB(value, ptr)   _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr)        _Pragma("pop")
+#endif
+
+
+/**
+  \brief   STR Exclusive (16 bit)
+  \details Executes a exclusive STR instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
+  #define __STREXH(value, ptr)                                                 __strex(value, ptr)
+#else
+  #define __STREXH(value, ptr)   _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr)        _Pragma("pop")
+#endif
+
+
+/**
+  \brief   STR Exclusive (32 bit)
+  \details Executes a exclusive STR instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#if defined(__ARMCC_VERSION) && (__ARMCC_VERSION < 5060020)
+  #define __STREXW(value, ptr)                                                 __strex(value, ptr)
+#else
+  #define __STREXW(value, ptr)   _Pragma("push") _Pragma("diag_suppress 3731") __strex(value, ptr)        _Pragma("pop")
+#endif
+
+
+/**
+  \brief   Remove the exclusive lock
+  \details Removes the exclusive lock which is created by LDREX.
+ */
+#define __CLREX                           __clrex
+
+
+/**
+  \brief   Signed Saturate
+  \details Saturates a signed value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (1..32)
+  \return             Saturated value
+ */
+#define __SSAT                            __ssat
+
+
+/**
+  \brief   Unsigned Saturate
+  \details Saturates an unsigned value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (0..31)
+  \return             Saturated value
+ */
+#define __USAT                            __usat
+
+
+/**
+  \brief   Rotate Right with Extend (32 bit)
+  \details Moves each bit of a bitstring right by one bit.
+           The carry input is shifted in at the left end of the bitstring.
+  \param [in]    value  Value to rotate
+  \return               Rotated value
+ */
+#ifndef __NO_EMBEDDED_ASM
+__attribute__((section(".rrx_text"))) __STATIC_INLINE __ASM uint32_t __RRX(uint32_t value)
+{
+  rrx r0, r0
+  bx lr
+}
+#endif
+
+
+/**
+  \brief   LDRT Unprivileged (8 bit)
+  \details Executes a Unprivileged LDRT instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+#define __LDRBT(ptr)                      ((uint8_t )  __ldrt(ptr))
+
+
+/**
+  \brief   LDRT Unprivileged (16 bit)
+  \details Executes a Unprivileged LDRT instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+#define __LDRHT(ptr)                      ((uint16_t)  __ldrt(ptr))
+
+
+/**
+  \brief   LDRT Unprivileged (32 bit)
+  \details Executes a Unprivileged LDRT instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+#define __LDRT(ptr)                       ((uint32_t ) __ldrt(ptr))
+
+
+/**
+  \brief   STRT Unprivileged (8 bit)
+  \details Executes a Unprivileged STRT instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+#define __STRBT(value, ptr)               __strt(value, ptr)
+
+
+/**
+  \brief   STRT Unprivileged (16 bit)
+  \details Executes a Unprivileged STRT instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+#define __STRHT(value, ptr)               __strt(value, ptr)
+
+
+/**
+  \brief   STRT Unprivileged (32 bit)
+  \details Executes a Unprivileged STRT instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+#define __STRT(value, ptr)                __strt(value, ptr)
+
+#else  /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__  == 1)) || \
+           (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     ) */
+
+/**
+  \brief   Signed Saturate
+  \details Saturates a signed value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (1..32)
+  \return             Saturated value
+ */
+__attribute__((always_inline)) __STATIC_INLINE int32_t __SSAT(int32_t val, uint32_t sat)
+{
+  if ((sat >= 1U) && (sat <= 32U))
+  {
+    const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
+    const int32_t min = -1 - max ;
+    if (val > max)
+    {
+      return max;
+    }
+    else if (val < min)
+    {
+      return min;
+    }
+  }
+  return val;
+}
+
+/**
+  \brief   Unsigned Saturate
+  \details Saturates an unsigned value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (0..31)
+  \return             Saturated value
+ */
+__attribute__((always_inline)) __STATIC_INLINE uint32_t __USAT(int32_t val, uint32_t sat)
+{
+  if (sat <= 31U)
+  {
+    const uint32_t max = ((1U << sat) - 1U);
+    if (val > (int32_t)max)
+    {
+      return max;
+    }
+    else if (val < 0)
+    {
+      return 0U;
+    }
+  }
+  return (uint32_t)val;
+}
+
+#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__  == 1)) || \
+           (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     ) */
+
+/*@}*/ /* end of group CMSIS_Core_InstructionInterface */
+
+
+/* ###########################  Core Function Access  ########################### */
+/** \ingroup  CMSIS_Core_FunctionInterface
+    \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
+  @{
+ */
+
+/**
+  \brief   Enable IRQ Interrupts
+  \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
+           Can only be executed in Privileged modes.
+ */
+/* intrinsic void __enable_irq();     */
+
+
+/**
+  \brief   Disable IRQ Interrupts
+  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
+           Can only be executed in Privileged modes.
+ */
+/* intrinsic void __disable_irq();    */
+
+/**
+  \brief   Get Control Register
+  \details Returns the content of the Control Register.
+  \return               Control Register value
+ */
+__STATIC_INLINE uint32_t __get_CONTROL(void)
+{
+  register uint32_t __regControl         __ASM("control");
+  return(__regControl);
+}
+
+
+/**
+  \brief   Set Control Register
+  \details Writes the given value to the Control Register.
+  \param [in]    control  Control Register value to set
+ */
+__STATIC_INLINE void __set_CONTROL(uint32_t control)
+{
+  register uint32_t __regControl         __ASM("control");
+  __regControl = control;
+  __ISB();
+}
+
+
+/**
+  \brief   Get IPSR Register
+  \details Returns the content of the IPSR Register.
+  \return               IPSR Register value
+ */
+__STATIC_INLINE uint32_t __get_IPSR(void)
+{
+  register uint32_t __regIPSR          __ASM("ipsr");
+  return(__regIPSR);
+}
+
+
+/**
+  \brief   Get APSR Register
+  \details Returns the content of the APSR Register.
+  \return               APSR Register value
+ */
+__STATIC_INLINE uint32_t __get_APSR(void)
+{
+  register uint32_t __regAPSR          __ASM("apsr");
+  return(__regAPSR);
+}
+
+
+/**
+  \brief   Get xPSR Register
+  \details Returns the content of the xPSR Register.
+  \return               xPSR Register value
+ */
+__STATIC_INLINE uint32_t __get_xPSR(void)
+{
+  register uint32_t __regXPSR          __ASM("xpsr");
+  return(__regXPSR);
+}
+
+
+/**
+  \brief   Get Process Stack Pointer
+  \details Returns the current value of the Process Stack Pointer (PSP).
+  \return               PSP Register value
+ */
+__STATIC_INLINE uint32_t __get_PSP(void)
+{
+  register uint32_t __regProcessStackPointer  __ASM("psp");
+  return(__regProcessStackPointer);
+}
+
+
+/**
+  \brief   Set Process Stack Pointer
+  \details Assigns the given value to the Process Stack Pointer (PSP).
+  \param [in]    topOfProcStack  Process Stack Pointer value to set
+ */
+__STATIC_INLINE void __set_PSP(uint32_t topOfProcStack)
+{
+  register uint32_t __regProcessStackPointer  __ASM("psp");
+  __regProcessStackPointer = topOfProcStack;
+}
+
+
+/**
+  \brief   Get Main Stack Pointer
+  \details Returns the current value of the Main Stack Pointer (MSP).
+  \return               MSP Register value
+ */
+__STATIC_INLINE uint32_t __get_MSP(void)
+{
+  register uint32_t __regMainStackPointer     __ASM("msp");
+  return(__regMainStackPointer);
+}
+
+
+/**
+  \brief   Set Main Stack Pointer
+  \details Assigns the given value to the Main Stack Pointer (MSP).
+  \param [in]    topOfMainStack  Main Stack Pointer value to set
+ */
+__STATIC_INLINE void __set_MSP(uint32_t topOfMainStack)
+{
+  register uint32_t __regMainStackPointer     __ASM("msp");
+  __regMainStackPointer = topOfMainStack;
+}
+
+
+/**
+  \brief   Get Priority Mask
+  \details Returns the current state of the priority mask bit from the Priority Mask Register.
+  \return               Priority Mask value
+ */
+__STATIC_INLINE uint32_t __get_PRIMASK(void)
+{
+  register uint32_t __regPriMask         __ASM("primask");
+  return(__regPriMask);
+}
+
+
+/**
+  \brief   Set Priority Mask
+  \details Assigns the given value to the Priority Mask Register.
+  \param [in]    priMask  Priority Mask
+ */
+__STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
+{
+  register uint32_t __regPriMask         __ASM("primask");
+  __regPriMask = (priMask);
+}
+
+
+#if ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__  == 1)) || \
+     (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     )
+
+/**
+  \brief   Enable FIQ
+  \details Enables FIQ interrupts by clearing special-purpose register FAULTMASK.
+           Can only be executed in Privileged modes.
+ */
+#define __enable_fault_irq                __enable_fiq
+
+
+/**
+  \brief   Disable FIQ
+  \details Disables FIQ interrupts by setting special-purpose register FAULTMASK.
+           Can only be executed in Privileged modes.
+ */
+#define __disable_fault_irq               __disable_fiq
+
+
+/**
+  \brief   Get Base Priority
+  \details Returns the current value of the Base Priority register.
+  \return               Base Priority register value
+ */
+__STATIC_INLINE uint32_t  __get_BASEPRI(void)
+{
+  register uint32_t __regBasePri         __ASM("basepri");
+  return(__regBasePri);
+}
+
+
+/**
+  \brief   Set Base Priority
+  \details Assigns the given value to the Base Priority register.
+  \param [in]    basePri  Base Priority value to set
+ */
+__STATIC_INLINE void __set_BASEPRI(uint32_t basePri)
+{
+  register uint32_t __regBasePri         __ASM("basepri");
+  __regBasePri = (basePri & 0xFFU);
+}
+
+
+/**
+  \brief   Set Base Priority with condition
+  \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled,
+           or the new value increases the BASEPRI priority level.
+  \param [in]    basePri  Base Priority value to set
+ */
+__STATIC_INLINE void __set_BASEPRI_MAX(uint32_t basePri)
+{
+  register uint32_t __regBasePriMax      __ASM("basepri_max");
+  __regBasePriMax = (basePri & 0xFFU);
+}
+
+
+/**
+  \brief   Get Fault Mask
+  \details Returns the current value of the Fault Mask register.
+  \return               Fault Mask register value
+ */
+__STATIC_INLINE uint32_t __get_FAULTMASK(void)
+{
+  register uint32_t __regFaultMask       __ASM("faultmask");
+  return(__regFaultMask);
+}
+
+
+/**
+  \brief   Set Fault Mask
+  \details Assigns the given value to the Fault Mask register.
+  \param [in]    faultMask  Fault Mask value to set
+ */
+__STATIC_INLINE void __set_FAULTMASK(uint32_t faultMask)
+{
+  register uint32_t __regFaultMask       __ASM("faultmask");
+  __regFaultMask = (faultMask & (uint32_t)1U);
+}
+
+#endif /* ((defined (__ARM_ARCH_7M__ ) && (__ARM_ARCH_7M__  == 1)) || \
+           (defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     ) */
+
+
+/**
+  \brief   Get FPSCR
+  \details Returns the current value of the Floating Point Status/Control register.
+  \return               Floating Point Status/Control register value
+ */
+__STATIC_INLINE uint32_t __get_FPSCR(void)
+{
+#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+     (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
+  register uint32_t __regfpscr         __ASM("fpscr");
+  return(__regfpscr);
+#else
+   return(0U);
+#endif
+}
+
+
+/**
+  \brief   Set FPSCR
+  \details Assigns the given value to the Floating Point Status/Control register.
+  \param [in]    fpscr  Floating Point Status/Control value to set
+ */
+__STATIC_INLINE void __set_FPSCR(uint32_t fpscr)
+{
+#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+     (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
+  register uint32_t __regfpscr         __ASM("fpscr");
+  __regfpscr = (fpscr);
+#else
+  (void)fpscr;
+#endif
+}
+
+
+/*@} end of CMSIS_Core_RegAccFunctions */
+
+
+/* ###################  Compiler specific Intrinsics  ########################### */
+/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
+  Access to dedicated SIMD instructions
+  @{
+*/
+
+#if ((defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     )
+
+#define __SADD8                           __sadd8
+#define __QADD8                           __qadd8
+#define __SHADD8                          __shadd8
+#define __UADD8                           __uadd8
+#define __UQADD8                          __uqadd8
+#define __UHADD8                          __uhadd8
+#define __SSUB8                           __ssub8
+#define __QSUB8                           __qsub8
+#define __SHSUB8                          __shsub8
+#define __USUB8                           __usub8
+#define __UQSUB8                          __uqsub8
+#define __UHSUB8                          __uhsub8
+#define __SADD16                          __sadd16
+#define __QADD16                          __qadd16
+#define __SHADD16                         __shadd16
+#define __UADD16                          __uadd16
+#define __UQADD16                         __uqadd16
+#define __UHADD16                         __uhadd16
+#define __SSUB16                          __ssub16
+#define __QSUB16                          __qsub16
+#define __SHSUB16                         __shsub16
+#define __USUB16                          __usub16
+#define __UQSUB16                         __uqsub16
+#define __UHSUB16                         __uhsub16
+#define __SASX                            __sasx
+#define __QASX                            __qasx
+#define __SHASX                           __shasx
+#define __UASX                            __uasx
+#define __UQASX                           __uqasx
+#define __UHASX                           __uhasx
+#define __SSAX                            __ssax
+#define __QSAX                            __qsax
+#define __SHSAX                           __shsax
+#define __USAX                            __usax
+#define __UQSAX                           __uqsax
+#define __UHSAX                           __uhsax
+#define __USAD8                           __usad8
+#define __USADA8                          __usada8
+#define __SSAT16                          __ssat16
+#define __USAT16                          __usat16
+#define __UXTB16                          __uxtb16
+#define __UXTAB16                         __uxtab16
+#define __SXTB16                          __sxtb16
+#define __SXTAB16                         __sxtab16
+#define __SMUAD                           __smuad
+#define __SMUADX                          __smuadx
+#define __SMLAD                           __smlad
+#define __SMLADX                          __smladx
+#define __SMLALD                          __smlald
+#define __SMLALDX                         __smlaldx
+#define __SMUSD                           __smusd
+#define __SMUSDX                          __smusdx
+#define __SMLSD                           __smlsd
+#define __SMLSDX                          __smlsdx
+#define __SMLSLD                          __smlsld
+#define __SMLSLDX                         __smlsldx
+#define __SEL                             __sel
+#define __QADD                            __qadd
+#define __QSUB                            __qsub
+
+#define __PKHBT(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0x0000FFFFUL) |  \
+                                           ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL)  )
+
+#define __PKHTB(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0xFFFF0000UL) |  \
+                                           ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL)  )
+
+#define __SMMLA(ARG1,ARG2,ARG3)          ( (int32_t)((((int64_t)(ARG1) * (ARG2)) + \
+                                                      ((int64_t)(ARG3) << 32U)     ) >> 32U))
+
+#define __SXTB16_RORn(ARG1, ARG2)        __SXTB16(__ROR(ARG1, ARG2))
+
+#define __SXTAB16_RORn(ARG1, ARG2, ARG3) __SXTAB16(ARG1, __ROR(ARG2, ARG3))
+
+#endif /* ((defined (__ARM_ARCH_7EM__) && (__ARM_ARCH_7EM__ == 1))     ) */
+/*@} end of group CMSIS_SIMD_intrinsics */
+
+
+#endif /* __CMSIS_ARMCC_H */
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/cmsis_armclang.h b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/cmsis_armclang.h
new file mode 100644
index 0000000..6911417
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/cmsis_armclang.h
@@ -0,0 +1,1503 @@
+/**************************************************************************//**
+ * @file     cmsis_armclang.h
+ * @brief    CMSIS compiler armclang (Arm Compiler 6) header file
+ * @version  V5.4.3
+ * @date     27. May 2021
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/*lint -esym(9058, IRQn)*/ /* disable MISRA 2012 Rule 2.4 for IRQn */
+
+#ifndef __CMSIS_ARMCLANG_H
+#define __CMSIS_ARMCLANG_H
+
+#pragma clang system_header   /* treat file as system include file */
+
+/* CMSIS compiler specific defines */
+#ifndef   __ASM
+  #define __ASM                                  __asm
+#endif
+#ifndef   __INLINE
+  #define __INLINE                               __inline
+#endif
+#ifndef   __STATIC_INLINE
+  #define __STATIC_INLINE                        static __inline
+#endif
+#ifndef   __STATIC_FORCEINLINE
+  #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static __inline
+#endif
+#ifndef   __NO_RETURN
+  #define __NO_RETURN                            __attribute__((__noreturn__))
+#endif
+#ifndef   __USED
+  #define __USED                                 __attribute__((used))
+#endif
+#ifndef   __WEAK
+  #define __WEAK                                 __attribute__((weak))
+#endif
+#ifndef   __PACKED
+  #define __PACKED                               __attribute__((packed, aligned(1)))
+#endif
+#ifndef   __PACKED_STRUCT
+  #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
+#endif
+#ifndef   __PACKED_UNION
+  #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
+#endif
+#ifndef   __UNALIGNED_UINT32        /* deprecated */
+  #pragma clang diagnostic push
+  #pragma clang diagnostic ignored "-Wpacked"
+/*lint -esym(9058, T_UINT32)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32 */
+  struct __attribute__((packed)) T_UINT32 { uint32_t v; };
+  #pragma clang diagnostic pop
+  #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
+#endif
+#ifndef   __UNALIGNED_UINT16_WRITE
+  #pragma clang diagnostic push
+  #pragma clang diagnostic ignored "-Wpacked"
+/*lint -esym(9058, T_UINT16_WRITE)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT16_WRITE */
+  __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
+  #pragma clang diagnostic pop
+  #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val))
+#endif
+#ifndef   __UNALIGNED_UINT16_READ
+  #pragma clang diagnostic push
+  #pragma clang diagnostic ignored "-Wpacked"
+/*lint -esym(9058, T_UINT16_READ)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT16_READ */
+  __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
+  #pragma clang diagnostic pop
+  #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(addr))->v)
+#endif
+#ifndef   __UNALIGNED_UINT32_WRITE
+  #pragma clang diagnostic push
+  #pragma clang diagnostic ignored "-Wpacked"
+/*lint -esym(9058, T_UINT32_WRITE)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32_WRITE */
+  __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
+  #pragma clang diagnostic pop
+  #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val))
+#endif
+#ifndef   __UNALIGNED_UINT32_READ
+  #pragma clang diagnostic push
+  #pragma clang diagnostic ignored "-Wpacked"
+/*lint -esym(9058, T_UINT32_READ)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32_READ */
+  __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
+  #pragma clang diagnostic pop
+  #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(addr))->v)
+#endif
+#ifndef   __ALIGNED
+  #define __ALIGNED(x)                           __attribute__((aligned(x)))
+#endif
+#ifndef   __RESTRICT
+  #define __RESTRICT                             __restrict
+#endif
+#ifndef   __COMPILER_BARRIER
+  #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
+#endif
+
+/* #########################  Startup and Lowlevel Init  ######################## */
+
+#ifndef __PROGRAM_START
+#define __PROGRAM_START           __main
+#endif
+
+#ifndef __INITIAL_SP
+#define __INITIAL_SP              Image$$ARM_LIB_STACK$$ZI$$Limit
+#endif
+
+#ifndef __STACK_LIMIT
+#define __STACK_LIMIT             Image$$ARM_LIB_STACK$$ZI$$Base
+#endif
+
+#ifndef __VECTOR_TABLE
+#define __VECTOR_TABLE            __Vectors
+#endif
+
+#ifndef __VECTOR_TABLE_ATTRIBUTE
+#define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section("RESET")))
+#endif
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+#ifndef __STACK_SEAL
+#define __STACK_SEAL              Image$$STACKSEAL$$ZI$$Base
+#endif
+
+#ifndef __TZ_STACK_SEAL_SIZE
+#define __TZ_STACK_SEAL_SIZE      8U
+#endif
+
+#ifndef __TZ_STACK_SEAL_VALUE
+#define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
+#endif
+
+
+__STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
+  *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
+}
+#endif
+
+
+/* ##########################  Core Instruction Access  ######################### */
+/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
+  Access to dedicated instructions
+  @{
+*/
+
+/* Define macros for porting to both thumb1 and thumb2.
+ * For thumb1, use low register (r0-r7), specified by constraint "l"
+ * Otherwise, use general registers, specified by constraint "r" */
+#if defined (__thumb__) && !defined (__thumb2__)
+#define __CMSIS_GCC_OUT_REG(r) "=l" (r)
+#define __CMSIS_GCC_RW_REG(r) "+l" (r)
+#define __CMSIS_GCC_USE_REG(r) "l" (r)
+#else
+#define __CMSIS_GCC_OUT_REG(r) "=r" (r)
+#define __CMSIS_GCC_RW_REG(r) "+r" (r)
+#define __CMSIS_GCC_USE_REG(r) "r" (r)
+#endif
+
+/**
+  \brief   No Operation
+  \details No Operation does nothing. This instruction can be used for code alignment purposes.
+ */
+#define __NOP          __builtin_arm_nop
+
+/**
+  \brief   Wait For Interrupt
+  \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.
+ */
+#define __WFI          __builtin_arm_wfi
+
+
+/**
+  \brief   Wait For Event
+  \details Wait For Event is a hint instruction that permits the processor to enter
+           a low-power state until one of a number of events occurs.
+ */
+#define __WFE          __builtin_arm_wfe
+
+
+/**
+  \brief   Send Event
+  \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
+ */
+#define __SEV          __builtin_arm_sev
+
+
+/**
+  \brief   Instruction Synchronization Barrier
+  \details Instruction Synchronization Barrier flushes the pipeline in the processor,
+           so that all instructions following the ISB are fetched from cache or memory,
+           after the instruction has been completed.
+ */
+#define __ISB()        __builtin_arm_isb(0xF)
+
+/**
+  \brief   Data Synchronization Barrier
+  \details Acts as a special kind of Data Memory Barrier.
+           It completes when all explicit memory accesses before this instruction complete.
+ */
+#define __DSB()        __builtin_arm_dsb(0xF)
+
+
+/**
+  \brief   Data Memory Barrier
+  \details Ensures the apparent order of the explicit memory operations before
+           and after the instruction, without ensuring their completion.
+ */
+#define __DMB()        __builtin_arm_dmb(0xF)
+
+
+/**
+  \brief   Reverse byte order (32 bit)
+  \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#define __REV(value)   __builtin_bswap32(value)
+
+
+/**
+  \brief   Reverse byte order (16 bit)
+  \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#define __REV16(value) __ROR(__REV(value), 16)
+
+
+/**
+  \brief   Reverse byte order (16 bit)
+  \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For example, 0x0080 becomes 0x8000.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#define __REVSH(value) (int16_t)__builtin_bswap16(value)
+
+
+/**
+  \brief   Rotate Right in unsigned value (32 bit)
+  \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits.
+  \param [in]    op1  Value to rotate
+  \param [in]    op2  Number of Bits to rotate
+  \return               Rotated value
+ */
+__STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
+{
+  op2 %= 32U;
+  if (op2 == 0U)
+  {
+    return op1;
+  }
+  return (op1 >> op2) | (op1 << (32U - op2));
+}
+
+
+/**
+  \brief   Breakpoint
+  \details Causes the processor to enter Debug state.
+           Debug tools can use this to investigate system state when the instruction at a particular address is reached.
+  \param [in]    value  is ignored by the processor.
+                 If required, a debugger can use it to store additional information about the breakpoint.
+ */
+#define __BKPT(value)     __ASM volatile ("bkpt "#value)
+
+
+/**
+  \brief   Reverse bit order of value
+  \details Reverses the bit order of the given value.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#define __RBIT            __builtin_arm_rbit
+
+/**
+  \brief   Count leading zeros
+  \details Counts the number of leading zeros of a data value.
+  \param [in]  value  Value to count the leading zeros
+  \return             number of leading zeros in value
+ */
+__STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
+{
+  /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
+     __builtin_clz(0) is undefined behaviour, so handle this case specially.
+     This guarantees ARM-compatible results if happening to compile on a non-ARM
+     target, and ensures the compiler doesn't decide to activate any
+     optimisations using the logic "value was passed to __builtin_clz, so it
+     is non-zero".
+     ARM Compiler 6.10 and possibly earlier will optimise this test away, leaving a
+     single CLZ instruction.
+   */
+  if (value == 0U)
+  {
+    return 32U;
+  }
+  return __builtin_clz(value);
+}
+
+
+#if ((defined (__ARM_ARCH_7M__       ) && (__ARM_ARCH_7M__        == 1)) || \
+     (defined (__ARM_ARCH_7EM__      ) && (__ARM_ARCH_7EM__       == 1)) || \
+     (defined (__ARM_ARCH_8M_MAIN__  ) && (__ARM_ARCH_8M_MAIN__   == 1)) || \
+     (defined (__ARM_ARCH_8M_BASE__  ) && (__ARM_ARCH_8M_BASE__   == 1)) || \
+     (defined (__ARM_ARCH_8_1M_MAIN__) && (__ARM_ARCH_8_1M_MAIN__ == 1))     )
+
+/**
+  \brief   LDR Exclusive (8 bit)
+  \details Executes a exclusive LDR instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+#define __LDREXB        (uint8_t)__builtin_arm_ldrex
+
+
+/**
+  \brief   LDR Exclusive (16 bit)
+  \details Executes a exclusive LDR instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+#define __LDREXH        (uint16_t)__builtin_arm_ldrex
+
+
+/**
+  \brief   LDR Exclusive (32 bit)
+  \details Executes a exclusive LDR instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+#define __LDREXW        (uint32_t)__builtin_arm_ldrex
+
+
+/**
+  \brief   STR Exclusive (8 bit)
+  \details Executes a exclusive STR instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define __STREXB        (uint32_t)__builtin_arm_strex
+
+
+/**
+  \brief   STR Exclusive (16 bit)
+  \details Executes a exclusive STR instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define __STREXH        (uint32_t)__builtin_arm_strex
+
+
+/**
+  \brief   STR Exclusive (32 bit)
+  \details Executes a exclusive STR instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define __STREXW        (uint32_t)__builtin_arm_strex
+
+
+/**
+  \brief   Remove the exclusive lock
+  \details Removes the exclusive lock which is created by LDREX.
+ */
+#define __CLREX             __builtin_arm_clrex
+
+#endif /* ((defined (__ARM_ARCH_7M__       ) && (__ARM_ARCH_7M__        == 1)) || \
+           (defined (__ARM_ARCH_7EM__      ) && (__ARM_ARCH_7EM__       == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__  ) && (__ARM_ARCH_8M_MAIN__   == 1)) || \
+           (defined (__ARM_ARCH_8M_BASE__  ) && (__ARM_ARCH_8M_BASE__   == 1)) || \
+           (defined (__ARM_ARCH_8_1M_MAIN__) && (__ARM_ARCH_8_1M_MAIN__ == 1))     ) */
+
+
+#if ((defined (__ARM_ARCH_7M__       ) && (__ARM_ARCH_7M__        == 1)) || \
+     (defined (__ARM_ARCH_7EM__      ) && (__ARM_ARCH_7EM__       == 1)) || \
+     (defined (__ARM_ARCH_8M_MAIN__  ) && (__ARM_ARCH_8M_MAIN__   == 1)) || \
+     (defined (__ARM_ARCH_8_1M_MAIN__) && (__ARM_ARCH_8_1M_MAIN__ == 1))     )
+
+/**
+  \brief   Signed Saturate
+  \details Saturates a signed value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (1..32)
+  \return             Saturated value
+ */
+#define __SSAT             __builtin_arm_ssat
+
+
+/**
+  \brief   Unsigned Saturate
+  \details Saturates an unsigned value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (0..31)
+  \return             Saturated value
+ */
+#define __USAT             __builtin_arm_usat
+
+
+/**
+  \brief   Rotate Right with Extend (32 bit)
+  \details Moves each bit of a bitstring right by one bit.
+           The carry input is shifted in at the left end of the bitstring.
+  \param [in]    value  Value to rotate
+  \return               Rotated value
+ */
+__STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
+{
+  uint32_t result;
+
+  __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
+  return(result);
+}
+
+
+/**
+  \brief   LDRT Unprivileged (8 bit)
+  \details Executes a Unprivileged LDRT instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
+{
+  uint32_t result;
+
+  __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
+  return ((uint8_t) result);    /* Add explicit type cast here */
+}
+
+
+/**
+  \brief   LDRT Unprivileged (16 bit)
+  \details Executes a Unprivileged LDRT instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
+{
+  uint32_t result;
+
+  __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
+  return ((uint16_t) result);    /* Add explicit type cast here */
+}
+
+
+/**
+  \brief   LDRT Unprivileged (32 bit)
+  \details Executes a Unprivileged LDRT instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
+{
+  uint32_t result;
+
+  __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
+  return(result);
+}
+
+
+/**
+  \brief   STRT Unprivileged (8 bit)
+  \details Executes a Unprivileged STRT instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
+{
+  __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   STRT Unprivileged (16 bit)
+  \details Executes a Unprivileged STRT instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
+{
+  __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   STRT Unprivileged (32 bit)
+  \details Executes a Unprivileged STRT instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
+{
+  __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
+}
+
+#else /* ((defined (__ARM_ARCH_7M__       ) && (__ARM_ARCH_7M__        == 1)) || \
+          (defined (__ARM_ARCH_7EM__      ) && (__ARM_ARCH_7EM__       == 1)) || \
+          (defined (__ARM_ARCH_8M_MAIN__  ) && (__ARM_ARCH_8M_MAIN__   == 1)) || \
+          (defined (__ARM_ARCH_8_1M_MAIN__) && (__ARM_ARCH_8_1M_MAIN__ == 1))     ) */
+
+/**
+  \brief   Signed Saturate
+  \details Saturates a signed value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (1..32)
+  \return             Saturated value
+ */
+__STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
+{
+  if ((sat >= 1U) && (sat <= 32U))
+  {
+    const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
+    const int32_t min = -1 - max ;
+    if (val > max)
+    {
+      return max;
+    }
+    else if (val < min)
+    {
+      return min;
+    }
+  }
+  return val;
+}
+
+/**
+  \brief   Unsigned Saturate
+  \details Saturates an unsigned value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (0..31)
+  \return             Saturated value
+ */
+__STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
+{
+  if (sat <= 31U)
+  {
+    const uint32_t max = ((1U << sat) - 1U);
+    if (val > (int32_t)max)
+    {
+      return max;
+    }
+    else if (val < 0)
+    {
+      return 0U;
+    }
+  }
+  return (uint32_t)val;
+}
+
+#endif /* ((defined (__ARM_ARCH_7M__       ) && (__ARM_ARCH_7M__        == 1)) || \
+           (defined (__ARM_ARCH_7EM__      ) && (__ARM_ARCH_7EM__       == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__  ) && (__ARM_ARCH_8M_MAIN__   == 1)) || \
+           (defined (__ARM_ARCH_8_1M_MAIN__) && (__ARM_ARCH_8_1M_MAIN__ == 1))     ) */
+
+
+#if ((defined (__ARM_ARCH_8M_MAIN__  ) && (__ARM_ARCH_8M_MAIN__   == 1)) || \
+     (defined (__ARM_ARCH_8M_BASE__  ) && (__ARM_ARCH_8M_BASE__   == 1)) || \
+     (defined (__ARM_ARCH_8_1M_MAIN__) && (__ARM_ARCH_8_1M_MAIN__ == 1))     )
+
+/**
+  \brief   Load-Acquire (8 bit)
+  \details Executes a LDAB instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
+{
+  uint32_t result;
+
+  __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
+  return ((uint8_t) result);
+}
+
+
+/**
+  \brief   Load-Acquire (16 bit)
+  \details Executes a LDAH instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
+{
+  uint32_t result;
+
+  __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
+  return ((uint16_t) result);
+}
+
+
+/**
+  \brief   Load-Acquire (32 bit)
+  \details Executes a LDA instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
+{
+  uint32_t result;
+
+  __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
+  return(result);
+}
+
+
+/**
+  \brief   Store-Release (8 bit)
+  \details Executes a STLB instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
+{
+  __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
+}
+
+
+/**
+  \brief   Store-Release (16 bit)
+  \details Executes a STLH instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
+{
+  __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
+}
+
+
+/**
+  \brief   Store-Release (32 bit)
+  \details Executes a STL instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
+{
+  __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
+}
+
+
+/**
+  \brief   Load-Acquire Exclusive (8 bit)
+  \details Executes a LDAB exclusive instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+#define     __LDAEXB                 (uint8_t)__builtin_arm_ldaex
+
+
+/**
+  \brief   Load-Acquire Exclusive (16 bit)
+  \details Executes a LDAH exclusive instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+#define     __LDAEXH                 (uint16_t)__builtin_arm_ldaex
+
+
+/**
+  \brief   Load-Acquire Exclusive (32 bit)
+  \details Executes a LDA exclusive instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+#define     __LDAEX                  (uint32_t)__builtin_arm_ldaex
+
+
+/**
+  \brief   Store-Release Exclusive (8 bit)
+  \details Executes a STLB exclusive instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define     __STLEXB                 (uint32_t)__builtin_arm_stlex
+
+
+/**
+  \brief   Store-Release Exclusive (16 bit)
+  \details Executes a STLH exclusive instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define     __STLEXH                 (uint32_t)__builtin_arm_stlex
+
+
+/**
+  \brief   Store-Release Exclusive (32 bit)
+  \details Executes a STL exclusive instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define     __STLEX                  (uint32_t)__builtin_arm_stlex
+
+#endif /* ((defined (__ARM_ARCH_8M_MAIN__  ) && (__ARM_ARCH_8M_MAIN__   == 1)) || \
+           (defined (__ARM_ARCH_8M_BASE__  ) && (__ARM_ARCH_8M_BASE__   == 1)) || \
+           (defined (__ARM_ARCH_8_1M_MAIN__) && (__ARM_ARCH_8_1M_MAIN__ == 1))     ) */
+
+/*@}*/ /* end of group CMSIS_Core_InstructionInterface */
+
+
+/* ###########################  Core Function Access  ########################### */
+/** \ingroup  CMSIS_Core_FunctionInterface
+    \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
+  @{
+ */
+
+/**
+  \brief   Enable IRQ Interrupts
+  \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
+           Can only be executed in Privileged modes.
+ */
+#ifndef __ARM_COMPAT_H
+__STATIC_FORCEINLINE void __enable_irq(void)
+{
+  __ASM volatile ("cpsie i" : : : "memory");
+}
+#endif
+
+
+/**
+  \brief   Disable IRQ Interrupts
+  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
+           Can only be executed in Privileged modes.
+ */
+#ifndef __ARM_COMPAT_H
+__STATIC_FORCEINLINE void __disable_irq(void)
+{
+  __ASM volatile ("cpsid i" : : : "memory");
+}
+#endif
+
+
+/**
+  \brief   Get Control Register
+  \details Returns the content of the Control Register.
+  \return               Control Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, control" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Control Register (non-secure)
+  \details Returns the content of the non-secure Control Register when in secure mode.
+  \return               non-secure Control Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Control Register
+  \details Writes the given value to the Control Register.
+  \param [in]    control  Control Register value to set
+ */
+__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
+{
+  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
+  __ISB();
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Control Register (non-secure)
+  \details Writes the given value to the non-secure Control Register when in secure state.
+  \param [in]    control  Control Register value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
+{
+  __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
+  __ISB();
+}
+#endif
+
+
+/**
+  \brief   Get IPSR Register
+  \details Returns the content of the IPSR Register.
+  \return               IPSR Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Get APSR Register
+  \details Returns the content of the APSR Register.
+  \return               APSR Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_APSR(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, apsr" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Get xPSR Register
+  \details Returns the content of the xPSR Register.
+  \return               xPSR Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_xPSR(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Get Process Stack Pointer
+  \details Returns the current value of the Process Stack Pointer (PSP).
+  \return               PSP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_PSP(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Process Stack Pointer (non-secure)
+  \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure state.
+  \return               PSP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Process Stack Pointer
+  \details Assigns the given value to the Process Stack Pointer (PSP).
+  \param [in]    topOfProcStack  Process Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
+{
+  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Process Stack Pointer (non-secure)
+  \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure state.
+  \param [in]    topOfProcStack  Process Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
+{
+  __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
+}
+#endif
+
+
+/**
+  \brief   Get Main Stack Pointer
+  \details Returns the current value of the Main Stack Pointer (MSP).
+  \return               MSP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_MSP(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, msp" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Main Stack Pointer (non-secure)
+  \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure state.
+  \return               MSP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Main Stack Pointer
+  \details Assigns the given value to the Main Stack Pointer (MSP).
+  \param [in]    topOfMainStack  Main Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
+{
+  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Main Stack Pointer (non-secure)
+  \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
+  \param [in]    topOfMainStack  Main Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
+{
+  __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
+}
+#endif
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Stack Pointer (non-secure)
+  \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
+  \return               SP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Set Stack Pointer (non-secure)
+  \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
+  \param [in]    topOfStack  Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
+{
+  __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
+}
+#endif
+
+
+/**
+  \brief   Get Priority Mask
+  \details Returns the current state of the priority mask bit from the Priority Mask Register.
+  \return               Priority Mask value
+ */
+__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, primask" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Priority Mask (non-secure)
+  \details Returns the current state of the non-secure priority mask bit from the Priority Mask Register when in secure state.
+  \return               Priority Mask value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Priority Mask
+  \details Assigns the given value to the Priority Mask Register.
+  \param [in]    priMask  Priority Mask
+ */
+__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
+{
+  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Priority Mask (non-secure)
+  \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
+  \param [in]    priMask  Priority Mask
+ */
+__STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
+{
+  __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
+}
+#endif
+
+
+#if ((defined (__ARM_ARCH_7M__       ) && (__ARM_ARCH_7M__        == 1)) || \
+     (defined (__ARM_ARCH_7EM__      ) && (__ARM_ARCH_7EM__       == 1)) || \
+     (defined (__ARM_ARCH_8M_MAIN__  ) && (__ARM_ARCH_8M_MAIN__   == 1)) || \
+     (defined (__ARM_ARCH_8_1M_MAIN__) && (__ARM_ARCH_8_1M_MAIN__ == 1))     )
+/**
+  \brief   Enable FIQ
+  \details Enables FIQ interrupts by clearing special-purpose register FAULTMASK.
+           Can only be executed in Privileged modes.
+ */
+__STATIC_FORCEINLINE void __enable_fault_irq(void)
+{
+  __ASM volatile ("cpsie f" : : : "memory");
+}
+
+
+/**
+  \brief   Disable FIQ
+  \details Disables FIQ interrupts by setting special-purpose register FAULTMASK.
+           Can only be executed in Privileged modes.
+ */
+__STATIC_FORCEINLINE void __disable_fault_irq(void)
+{
+  __ASM volatile ("cpsid f" : : : "memory");
+}
+
+
+/**
+  \brief   Get Base Priority
+  \details Returns the current value of the Base Priority register.
+  \return               Base Priority register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Base Priority (non-secure)
+  \details Returns the current value of the non-secure Base Priority register when in secure state.
+  \return               Base Priority register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Base Priority
+  \details Assigns the given value to the Base Priority register.
+  \param [in]    basePri  Base Priority value to set
+ */
+__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
+{
+  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Base Priority (non-secure)
+  \details Assigns the given value to the non-secure Base Priority register when in secure state.
+  \param [in]    basePri  Base Priority value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
+{
+  __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
+}
+#endif
+
+
+/**
+  \brief   Set Base Priority with condition
+  \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled,
+           or the new value increases the BASEPRI priority level.
+  \param [in]    basePri  Base Priority value to set
+ */
+__STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
+{
+  __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
+}
+
+
+/**
+  \brief   Get Fault Mask
+  \details Returns the current value of the Fault Mask register.
+  \return               Fault Mask register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Fault Mask (non-secure)
+  \details Returns the current value of the non-secure Fault Mask register when in secure state.
+  \return               Fault Mask register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Fault Mask
+  \details Assigns the given value to the Fault Mask register.
+  \param [in]    faultMask  Fault Mask value to set
+ */
+__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
+{
+  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Fault Mask (non-secure)
+  \details Assigns the given value to the non-secure Fault Mask register when in secure state.
+  \param [in]    faultMask  Fault Mask value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
+{
+  __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
+}
+#endif
+
+#endif /* ((defined (__ARM_ARCH_7M__       ) && (__ARM_ARCH_7M__        == 1)) || \
+           (defined (__ARM_ARCH_7EM__      ) && (__ARM_ARCH_7EM__       == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__  ) && (__ARM_ARCH_8M_MAIN__   == 1)) || \
+           (defined (__ARM_ARCH_8_1M_MAIN__) && (__ARM_ARCH_8_1M_MAIN__ == 1))     ) */
+
+
+#if ((defined (__ARM_ARCH_8M_MAIN__  ) && (__ARM_ARCH_8M_MAIN__   == 1)) || \
+     (defined (__ARM_ARCH_8M_BASE__  ) && (__ARM_ARCH_8M_BASE__   == 1)) || \
+     (defined (__ARM_ARCH_8_1M_MAIN__) && (__ARM_ARCH_8_1M_MAIN__ == 1))     )
+
+/**
+  \brief   Get Process Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always in non-secure
+  mode.
+
+  \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
+  \return               PSPLIM Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
+{
+#if (!((defined (__ARM_ARCH_8M_MAIN__   ) && (__ARM_ARCH_8M_MAIN__   == 1)) || \
+       (defined (__ARM_ARCH_8_1M_MAIN__ ) && (__ARM_ARCH_8_1M_MAIN__ == 1))   ) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+    // without main extensions, the non-secure PSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
+  __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
+  return result;
+#endif
+}
+
+#if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Process Stack Pointer Limit (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always in non-secure
+  mode.
+
+  \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state.
+  \return               PSPLIM Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
+{
+#if (!((defined (__ARM_ARCH_8M_MAIN__   ) && (__ARM_ARCH_8M_MAIN__   == 1)) || \
+       (defined (__ARM_ARCH_8_1M_MAIN__ ) && (__ARM_ARCH_8_1M_MAIN__ == 1))   ) )
+  // without main extensions, the non-secure PSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
+  __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
+  return result;
+#endif
+}
+#endif
+
+
+/**
+  \brief   Set Process Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored in non-secure
+  mode.
+
+  \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
+  \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
+ */
+__STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
+{
+#if (!((defined (__ARM_ARCH_8M_MAIN__   ) && (__ARM_ARCH_8M_MAIN__   == 1)) || \
+       (defined (__ARM_ARCH_8_1M_MAIN__ ) && (__ARM_ARCH_8_1M_MAIN__ == 1))   ) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+  // without main extensions, the non-secure PSPLIM is RAZ/WI
+  (void)ProcStackPtrLimit;
+#else
+  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
+#endif
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
+/**
+  \brief   Set Process Stack Pointer (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored in non-secure
+  mode.
+
+  \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state.
+  \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
+{
+#if (!((defined (__ARM_ARCH_8M_MAIN__   ) && (__ARM_ARCH_8M_MAIN__   == 1)) || \
+       (defined (__ARM_ARCH_8_1M_MAIN__ ) && (__ARM_ARCH_8_1M_MAIN__ == 1))   ) )
+  // without main extensions, the non-secure PSPLIM is RAZ/WI
+  (void)ProcStackPtrLimit;
+#else
+  __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
+#endif
+}
+#endif
+
+
+/**
+  \brief   Get Main Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always.
+
+  \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
+  \return               MSPLIM Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
+{
+#if (!((defined (__ARM_ARCH_8M_MAIN__   ) && (__ARM_ARCH_8M_MAIN__   == 1)) || \
+       (defined (__ARM_ARCH_8_1M_MAIN__ ) && (__ARM_ARCH_8_1M_MAIN__ == 1))   ) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
+  __ASM volatile ("MRS %0, msplim" : "=r" (result) );
+  return result;
+#endif
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
+/**
+  \brief   Get Main Stack Pointer Limit (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always.
+
+  \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in secure state.
+  \return               MSPLIM Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
+{
+#if (!((defined (__ARM_ARCH_8M_MAIN__   ) && (__ARM_ARCH_8M_MAIN__   == 1)) || \
+       (defined (__ARM_ARCH_8_1M_MAIN__ ) && (__ARM_ARCH_8_1M_MAIN__ == 1))   ) )
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
+  __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
+  return result;
+#endif
+}
+#endif
+
+
+/**
+  \brief   Set Main Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored.
+
+  \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
+  \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
+ */
+__STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
+{
+#if (!((defined (__ARM_ARCH_8M_MAIN__   ) && (__ARM_ARCH_8M_MAIN__   == 1)) || \
+       (defined (__ARM_ARCH_8_1M_MAIN__ ) && (__ARM_ARCH_8_1M_MAIN__ == 1))   ) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  (void)MainStackPtrLimit;
+#else
+  __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
+#endif
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
+/**
+  \brief   Set Main Stack Pointer Limit (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored.
+
+  \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secure state.
+  \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
+{
+#if (!((defined (__ARM_ARCH_8M_MAIN__   ) && (__ARM_ARCH_8M_MAIN__   == 1)) || \
+       (defined (__ARM_ARCH_8_1M_MAIN__ ) && (__ARM_ARCH_8_1M_MAIN__ == 1))   ) )
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  (void)MainStackPtrLimit;
+#else
+  __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
+#endif
+}
+#endif
+
+#endif /* ((defined (__ARM_ARCH_8M_MAIN__  ) && (__ARM_ARCH_8M_MAIN__   == 1)) || \
+           (defined (__ARM_ARCH_8M_BASE__  ) && (__ARM_ARCH_8M_BASE__   == 1)) || \
+           (defined (__ARM_ARCH_8_1M_MAIN__) && (__ARM_ARCH_8_1M_MAIN__ == 1))     ) */
+
+/**
+  \brief   Get FPSCR
+  \details Returns the current value of the Floating Point Status/Control register.
+  \return               Floating Point Status/Control register value
+ */
+#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+     (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
+#define __get_FPSCR      (uint32_t)__builtin_arm_get_fpscr
+#else
+#define __get_FPSCR()      ((uint32_t)0U)
+#endif
+
+/**
+  \brief   Set FPSCR
+  \details Assigns the given value to the Floating Point Status/Control register.
+  \param [in]    fpscr  Floating Point Status/Control value to set
+ */
+#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+     (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
+#define __set_FPSCR      __builtin_arm_set_fpscr
+#else
+#define __set_FPSCR(x)      ((void)(x))
+#endif
+
+
+/*@} end of CMSIS_Core_RegAccFunctions */
+
+
+/* ###################  Compiler specific Intrinsics  ########################### */
+/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
+  Access to dedicated SIMD instructions
+  @{
+*/
+
+#if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
+
+#define     __SADD8                 __builtin_arm_sadd8
+#define     __QADD8                 __builtin_arm_qadd8
+#define     __SHADD8                __builtin_arm_shadd8
+#define     __UADD8                 __builtin_arm_uadd8
+#define     __UQADD8                __builtin_arm_uqadd8
+#define     __UHADD8                __builtin_arm_uhadd8
+#define     __SSUB8                 __builtin_arm_ssub8
+#define     __QSUB8                 __builtin_arm_qsub8
+#define     __SHSUB8                __builtin_arm_shsub8
+#define     __USUB8                 __builtin_arm_usub8
+#define     __UQSUB8                __builtin_arm_uqsub8
+#define     __UHSUB8                __builtin_arm_uhsub8
+#define     __SADD16                __builtin_arm_sadd16
+#define     __QADD16                __builtin_arm_qadd16
+#define     __SHADD16               __builtin_arm_shadd16
+#define     __UADD16                __builtin_arm_uadd16
+#define     __UQADD16               __builtin_arm_uqadd16
+#define     __UHADD16               __builtin_arm_uhadd16
+#define     __SSUB16                __builtin_arm_ssub16
+#define     __QSUB16                __builtin_arm_qsub16
+#define     __SHSUB16               __builtin_arm_shsub16
+#define     __USUB16                __builtin_arm_usub16
+#define     __UQSUB16               __builtin_arm_uqsub16
+#define     __UHSUB16               __builtin_arm_uhsub16
+#define     __SASX                  __builtin_arm_sasx
+#define     __QASX                  __builtin_arm_qasx
+#define     __SHASX                 __builtin_arm_shasx
+#define     __UASX                  __builtin_arm_uasx
+#define     __UQASX                 __builtin_arm_uqasx
+#define     __UHASX                 __builtin_arm_uhasx
+#define     __SSAX                  __builtin_arm_ssax
+#define     __QSAX                  __builtin_arm_qsax
+#define     __SHSAX                 __builtin_arm_shsax
+#define     __USAX                  __builtin_arm_usax
+#define     __UQSAX                 __builtin_arm_uqsax
+#define     __UHSAX                 __builtin_arm_uhsax
+#define     __USAD8                 __builtin_arm_usad8
+#define     __USADA8                __builtin_arm_usada8
+#define     __SSAT16                __builtin_arm_ssat16
+#define     __USAT16                __builtin_arm_usat16
+#define     __UXTB16                __builtin_arm_uxtb16
+#define     __UXTAB16               __builtin_arm_uxtab16
+#define     __SXTB16                __builtin_arm_sxtb16
+#define     __SXTAB16               __builtin_arm_sxtab16
+#define     __SMUAD                 __builtin_arm_smuad
+#define     __SMUADX                __builtin_arm_smuadx
+#define     __SMLAD                 __builtin_arm_smlad
+#define     __SMLADX                __builtin_arm_smladx
+#define     __SMLALD                __builtin_arm_smlald
+#define     __SMLALDX               __builtin_arm_smlaldx
+#define     __SMUSD                 __builtin_arm_smusd
+#define     __SMUSDX                __builtin_arm_smusdx
+#define     __SMLSD                 __builtin_arm_smlsd
+#define     __SMLSDX                __builtin_arm_smlsdx
+#define     __SMLSLD                __builtin_arm_smlsld
+#define     __SMLSLDX               __builtin_arm_smlsldx
+#define     __SEL                   __builtin_arm_sel
+#define     __QADD                  __builtin_arm_qadd
+#define     __QSUB                  __builtin_arm_qsub
+
+#define __PKHBT(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0x0000FFFFUL) |  \
+                                           ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL)  )
+
+#define __PKHTB(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0xFFFF0000UL) |  \
+                                           ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL)  )
+
+#define __SXTB16_RORn(ARG1, ARG2)        __SXTB16(__ROR(ARG1, ARG2))
+
+#define __SXTAB16_RORn(ARG1, ARG2, ARG3) __SXTAB16(ARG1, __ROR(ARG2, ARG3))
+
+__STATIC_FORCEINLINE int32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3)
+{
+  int32_t result;
+
+  __ASM volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r"  (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+#endif /* (__ARM_FEATURE_DSP == 1) */
+/*@} end of group CMSIS_SIMD_intrinsics */
+
+
+#endif /* __CMSIS_ARMCLANG_H */
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/cmsis_armclang_ltm.h b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/cmsis_armclang_ltm.h
new file mode 100644
index 0000000..1e255d5
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/cmsis_armclang_ltm.h
@@ -0,0 +1,1928 @@
+/**************************************************************************//**
+ * @file     cmsis_armclang_ltm.h
+ * @brief    CMSIS compiler armclang (Arm Compiler 6) header file
+ * @version  V1.5.3
+ * @date     27. May 2021
+ ******************************************************************************/
+/*
+ * Copyright (c) 2018-2021 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+/*lint -esym(9058, IRQn)*/ /* disable MISRA 2012 Rule 2.4 for IRQn */
+
+#ifndef __CMSIS_ARMCLANG_H
+#define __CMSIS_ARMCLANG_H
+
+#pragma clang system_header   /* treat file as system include file */
+
+/* CMSIS compiler specific defines */
+#ifndef   __ASM
+  #define __ASM                                  __asm
+#endif
+#ifndef   __INLINE
+  #define __INLINE                               __inline
+#endif
+#ifndef   __STATIC_INLINE
+  #define __STATIC_INLINE                        static __inline
+#endif
+#ifndef   __STATIC_FORCEINLINE
+  #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static __inline
+#endif
+#ifndef   __NO_RETURN
+  #define __NO_RETURN                            __attribute__((__noreturn__))
+#endif
+#ifndef   __USED
+  #define __USED                                 __attribute__((used))
+#endif
+#ifndef   __WEAK
+  #define __WEAK                                 __attribute__((weak))
+#endif
+#ifndef   __PACKED
+  #define __PACKED                               __attribute__((packed, aligned(1)))
+#endif
+#ifndef   __PACKED_STRUCT
+  #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
+#endif
+#ifndef   __PACKED_UNION
+  #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
+#endif
+#ifndef   __UNALIGNED_UINT32        /* deprecated */
+  #pragma clang diagnostic push
+  #pragma clang diagnostic ignored "-Wpacked"
+/*lint -esym(9058, T_UINT32)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32 */
+  struct __attribute__((packed)) T_UINT32 { uint32_t v; };
+  #pragma clang diagnostic pop
+  #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
+#endif
+#ifndef   __UNALIGNED_UINT16_WRITE
+  #pragma clang diagnostic push
+  #pragma clang diagnostic ignored "-Wpacked"
+/*lint -esym(9058, T_UINT16_WRITE)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT16_WRITE */
+  __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
+  #pragma clang diagnostic pop
+  #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val))
+#endif
+#ifndef   __UNALIGNED_UINT16_READ
+  #pragma clang diagnostic push
+  #pragma clang diagnostic ignored "-Wpacked"
+/*lint -esym(9058, T_UINT16_READ)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT16_READ */
+  __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
+  #pragma clang diagnostic pop
+  #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(addr))->v)
+#endif
+#ifndef   __UNALIGNED_UINT32_WRITE
+  #pragma clang diagnostic push
+  #pragma clang diagnostic ignored "-Wpacked"
+/*lint -esym(9058, T_UINT32_WRITE)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32_WRITE */
+  __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
+  #pragma clang diagnostic pop
+  #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val))
+#endif
+#ifndef   __UNALIGNED_UINT32_READ
+  #pragma clang diagnostic push
+  #pragma clang diagnostic ignored "-Wpacked"
+/*lint -esym(9058, T_UINT32_READ)*/ /* disable MISRA 2012 Rule 2.4 for T_UINT32_READ */
+  __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
+  #pragma clang diagnostic pop
+  #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(addr))->v)
+#endif
+#ifndef   __ALIGNED
+  #define __ALIGNED(x)                           __attribute__((aligned(x)))
+#endif
+#ifndef   __RESTRICT
+  #define __RESTRICT                             __restrict
+#endif
+#ifndef   __COMPILER_BARRIER
+  #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
+#endif
+
+/* #########################  Startup and Lowlevel Init  ######################## */
+
+#ifndef __PROGRAM_START
+#define __PROGRAM_START           __main
+#endif
+
+#ifndef __INITIAL_SP
+#define __INITIAL_SP              Image$$ARM_LIB_STACK$$ZI$$Limit
+#endif
+
+#ifndef __STACK_LIMIT
+#define __STACK_LIMIT             Image$$ARM_LIB_STACK$$ZI$$Base
+#endif
+
+#ifndef __VECTOR_TABLE
+#define __VECTOR_TABLE            __Vectors
+#endif
+
+#ifndef __VECTOR_TABLE_ATTRIBUTE
+#define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section("RESET")))
+#endif
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+#ifndef __STACK_SEAL
+#define __STACK_SEAL              Image$$STACKSEAL$$ZI$$Base
+#endif
+
+#ifndef __TZ_STACK_SEAL_SIZE
+#define __TZ_STACK_SEAL_SIZE      8U
+#endif
+
+#ifndef __TZ_STACK_SEAL_VALUE
+#define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
+#endif
+
+
+__STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
+  *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
+}
+#endif
+
+
+/* ##########################  Core Instruction Access  ######################### */
+/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
+  Access to dedicated instructions
+  @{
+*/
+
+/* Define macros for porting to both thumb1 and thumb2.
+ * For thumb1, use low register (r0-r7), specified by constraint "l"
+ * Otherwise, use general registers, specified by constraint "r" */
+#if defined (__thumb__) && !defined (__thumb2__)
+#define __CMSIS_GCC_OUT_REG(r) "=l" (r)
+#define __CMSIS_GCC_USE_REG(r) "l" (r)
+#else
+#define __CMSIS_GCC_OUT_REG(r) "=r" (r)
+#define __CMSIS_GCC_USE_REG(r) "r" (r)
+#endif
+
+/**
+  \brief   No Operation
+  \details No Operation does nothing. This instruction can be used for code alignment purposes.
+ */
+#define __NOP          __builtin_arm_nop
+
+/**
+  \brief   Wait For Interrupt
+  \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.
+ */
+#define __WFI          __builtin_arm_wfi
+
+
+/**
+  \brief   Wait For Event
+  \details Wait For Event is a hint instruction that permits the processor to enter
+           a low-power state until one of a number of events occurs.
+ */
+#define __WFE          __builtin_arm_wfe
+
+
+/**
+  \brief   Send Event
+  \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
+ */
+#define __SEV          __builtin_arm_sev
+
+
+/**
+  \brief   Instruction Synchronization Barrier
+  \details Instruction Synchronization Barrier flushes the pipeline in the processor,
+           so that all instructions following the ISB are fetched from cache or memory,
+           after the instruction has been completed.
+ */
+#define __ISB()        __builtin_arm_isb(0xF)
+
+/**
+  \brief   Data Synchronization Barrier
+  \details Acts as a special kind of Data Memory Barrier.
+           It completes when all explicit memory accesses before this instruction complete.
+ */
+#define __DSB()        __builtin_arm_dsb(0xF)
+
+
+/**
+  \brief   Data Memory Barrier
+  \details Ensures the apparent order of the explicit memory operations before
+           and after the instruction, without ensuring their completion.
+ */
+#define __DMB()        __builtin_arm_dmb(0xF)
+
+
+/**
+  \brief   Reverse byte order (32 bit)
+  \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#define __REV(value)   __builtin_bswap32(value)
+
+
+/**
+  \brief   Reverse byte order (16 bit)
+  \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#define __REV16(value) __ROR(__REV(value), 16)
+
+
+/**
+  \brief   Reverse byte order (16 bit)
+  \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For example, 0x0080 becomes 0x8000.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#define __REVSH(value) (int16_t)__builtin_bswap16(value)
+
+
+/**
+  \brief   Rotate Right in unsigned value (32 bit)
+  \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits.
+  \param [in]    op1  Value to rotate
+  \param [in]    op2  Number of Bits to rotate
+  \return               Rotated value
+ */
+__STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
+{
+  op2 %= 32U;
+  if (op2 == 0U)
+  {
+    return op1;
+  }
+  return (op1 >> op2) | (op1 << (32U - op2));
+}
+
+
+/**
+  \brief   Breakpoint
+  \details Causes the processor to enter Debug state.
+           Debug tools can use this to investigate system state when the instruction at a particular address is reached.
+  \param [in]    value  is ignored by the processor.
+                 If required, a debugger can use it to store additional information about the breakpoint.
+ */
+#define __BKPT(value)     __ASM volatile ("bkpt "#value)
+
+
+/**
+  \brief   Reverse bit order of value
+  \details Reverses the bit order of the given value.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+#define __RBIT            __builtin_arm_rbit
+
+/**
+  \brief   Count leading zeros
+  \details Counts the number of leading zeros of a data value.
+  \param [in]  value  Value to count the leading zeros
+  \return             number of leading zeros in value
+ */
+__STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
+{
+  /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
+     __builtin_clz(0) is undefined behaviour, so handle this case specially.
+     This guarantees ARM-compatible results if happening to compile on a non-ARM
+     target, and ensures the compiler doesn't decide to activate any
+     optimisations using the logic "value was passed to __builtin_clz, so it
+     is non-zero".
+     ARM Compiler 6.10 and possibly earlier will optimise this test away, leaving a
+     single CLZ instruction.
+   */
+  if (value == 0U)
+  {
+    return 32U;
+  }
+  return __builtin_clz(value);
+}
+
+
+#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+     (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
+/**
+  \brief   LDR Exclusive (8 bit)
+  \details Executes a exclusive LDR instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+#define __LDREXB        (uint8_t)__builtin_arm_ldrex
+
+
+/**
+  \brief   LDR Exclusive (16 bit)
+  \details Executes a exclusive LDR instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+#define __LDREXH        (uint16_t)__builtin_arm_ldrex
+
+
+/**
+  \brief   LDR Exclusive (32 bit)
+  \details Executes a exclusive LDR instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+#define __LDREXW        (uint32_t)__builtin_arm_ldrex
+
+
+/**
+  \brief   STR Exclusive (8 bit)
+  \details Executes a exclusive STR instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define __STREXB        (uint32_t)__builtin_arm_strex
+
+
+/**
+  \brief   STR Exclusive (16 bit)
+  \details Executes a exclusive STR instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define __STREXH        (uint32_t)__builtin_arm_strex
+
+
+/**
+  \brief   STR Exclusive (32 bit)
+  \details Executes a exclusive STR instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define __STREXW        (uint32_t)__builtin_arm_strex
+
+
+/**
+  \brief   Remove the exclusive lock
+  \details Removes the exclusive lock which is created by LDREX.
+ */
+#define __CLREX             __builtin_arm_clrex
+
+#endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+           (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
+
+
+#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
+
+/**
+  \brief   Signed Saturate
+  \details Saturates a signed value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (1..32)
+  \return             Saturated value
+ */
+#define __SSAT             __builtin_arm_ssat
+
+
+/**
+  \brief   Unsigned Saturate
+  \details Saturates an unsigned value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (0..31)
+  \return             Saturated value
+ */
+#define __USAT             __builtin_arm_usat
+
+
+/**
+  \brief   Rotate Right with Extend (32 bit)
+  \details Moves each bit of a bitstring right by one bit.
+           The carry input is shifted in at the left end of the bitstring.
+  \param [in]    value  Value to rotate
+  \return               Rotated value
+ */
+__STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
+{
+  uint32_t result;
+
+  __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
+  return(result);
+}
+
+
+/**
+  \brief   LDRT Unprivileged (8 bit)
+  \details Executes a Unprivileged LDRT instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
+{
+  uint32_t result;
+
+  __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
+  return ((uint8_t) result);    /* Add explicit type cast here */
+}
+
+
+/**
+  \brief   LDRT Unprivileged (16 bit)
+  \details Executes a Unprivileged LDRT instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
+{
+  uint32_t result;
+
+  __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
+  return ((uint16_t) result);    /* Add explicit type cast here */
+}
+
+
+/**
+  \brief   LDRT Unprivileged (32 bit)
+  \details Executes a Unprivileged LDRT instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
+{
+  uint32_t result;
+
+  __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
+  return(result);
+}
+
+
+/**
+  \brief   STRT Unprivileged (8 bit)
+  \details Executes a Unprivileged STRT instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
+{
+  __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   STRT Unprivileged (16 bit)
+  \details Executes a Unprivileged STRT instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
+{
+  __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   STRT Unprivileged (32 bit)
+  \details Executes a Unprivileged STRT instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
+{
+  __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
+}
+
+#else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
+
+/**
+  \brief   Signed Saturate
+  \details Saturates a signed value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (1..32)
+  \return             Saturated value
+ */
+__STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
+{
+  if ((sat >= 1U) && (sat <= 32U))
+  {
+    const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
+    const int32_t min = -1 - max ;
+    if (val > max)
+    {
+      return max;
+    }
+    else if (val < min)
+    {
+      return min;
+    }
+  }
+  return val;
+}
+
+/**
+  \brief   Unsigned Saturate
+  \details Saturates an unsigned value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (0..31)
+  \return             Saturated value
+ */
+__STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
+{
+  if (sat <= 31U)
+  {
+    const uint32_t max = ((1U << sat) - 1U);
+    if (val > (int32_t)max)
+    {
+      return max;
+    }
+    else if (val < 0)
+    {
+      return 0U;
+    }
+  }
+  return (uint32_t)val;
+}
+
+#endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
+
+
+#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+     (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
+/**
+  \brief   Load-Acquire (8 bit)
+  \details Executes a LDAB instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
+{
+  uint32_t result;
+
+  __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
+  return ((uint8_t) result);
+}
+
+
+/**
+  \brief   Load-Acquire (16 bit)
+  \details Executes a LDAH instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
+{
+  uint32_t result;
+
+  __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
+  return ((uint16_t) result);
+}
+
+
+/**
+  \brief   Load-Acquire (32 bit)
+  \details Executes a LDA instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
+{
+  uint32_t result;
+
+  __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
+  return(result);
+}
+
+
+/**
+  \brief   Store-Release (8 bit)
+  \details Executes a STLB instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
+{
+  __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
+}
+
+
+/**
+  \brief   Store-Release (16 bit)
+  \details Executes a STLH instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
+{
+  __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
+}
+
+
+/**
+  \brief   Store-Release (32 bit)
+  \details Executes a STL instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
+{
+  __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
+}
+
+
+/**
+  \brief   Load-Acquire Exclusive (8 bit)
+  \details Executes a LDAB exclusive instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+#define     __LDAEXB                 (uint8_t)__builtin_arm_ldaex
+
+
+/**
+  \brief   Load-Acquire Exclusive (16 bit)
+  \details Executes a LDAH exclusive instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+#define     __LDAEXH                 (uint16_t)__builtin_arm_ldaex
+
+
+/**
+  \brief   Load-Acquire Exclusive (32 bit)
+  \details Executes a LDA exclusive instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+#define     __LDAEX                  (uint32_t)__builtin_arm_ldaex
+
+
+/**
+  \brief   Store-Release Exclusive (8 bit)
+  \details Executes a STLB exclusive instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define     __STLEXB                 (uint32_t)__builtin_arm_stlex
+
+
+/**
+  \brief   Store-Release Exclusive (16 bit)
+  \details Executes a STLH exclusive instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define     __STLEXH                 (uint32_t)__builtin_arm_stlex
+
+
+/**
+  \brief   Store-Release Exclusive (32 bit)
+  \details Executes a STL exclusive instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+#define     __STLEX                  (uint32_t)__builtin_arm_stlex
+
+#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+           (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
+
+/*@}*/ /* end of group CMSIS_Core_InstructionInterface */
+
+
+/* ###########################  Core Function Access  ########################### */
+/** \ingroup  CMSIS_Core_FunctionInterface
+    \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
+  @{
+ */
+
+/**
+  \brief   Enable IRQ Interrupts
+  \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
+           Can only be executed in Privileged modes.
+ */
+#ifndef __ARM_COMPAT_H
+__STATIC_FORCEINLINE void __enable_irq(void)
+{
+  __ASM volatile ("cpsie i" : : : "memory");
+}
+#endif
+
+
+/**
+  \brief   Disable IRQ Interrupts
+  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
+           Can only be executed in Privileged modes.
+ */
+#ifndef __ARM_COMPAT_H
+__STATIC_FORCEINLINE void __disable_irq(void)
+{
+  __ASM volatile ("cpsid i" : : : "memory");
+}
+#endif
+
+
+/**
+  \brief   Get Control Register
+  \details Returns the content of the Control Register.
+  \return               Control Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, control" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Control Register (non-secure)
+  \details Returns the content of the non-secure Control Register when in secure mode.
+  \return               non-secure Control Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Control Register
+  \details Writes the given value to the Control Register.
+  \param [in]    control  Control Register value to set
+ */
+__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
+{
+  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
+  __ISB();
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Control Register (non-secure)
+  \details Writes the given value to the non-secure Control Register when in secure state.
+  \param [in]    control  Control Register value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
+{
+  __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
+  __ISB();
+}
+#endif
+
+
+/**
+  \brief   Get IPSR Register
+  \details Returns the content of the IPSR Register.
+  \return               IPSR Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Get APSR Register
+  \details Returns the content of the APSR Register.
+  \return               APSR Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_APSR(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, apsr" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Get xPSR Register
+  \details Returns the content of the xPSR Register.
+  \return               xPSR Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_xPSR(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Get Process Stack Pointer
+  \details Returns the current value of the Process Stack Pointer (PSP).
+  \return               PSP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_PSP(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Process Stack Pointer (non-secure)
+  \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure state.
+  \return               PSP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Process Stack Pointer
+  \details Assigns the given value to the Process Stack Pointer (PSP).
+  \param [in]    topOfProcStack  Process Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
+{
+  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Process Stack Pointer (non-secure)
+  \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure state.
+  \param [in]    topOfProcStack  Process Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
+{
+  __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
+}
+#endif
+
+
+/**
+  \brief   Get Main Stack Pointer
+  \details Returns the current value of the Main Stack Pointer (MSP).
+  \return               MSP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_MSP(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, msp" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Main Stack Pointer (non-secure)
+  \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure state.
+  \return               MSP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Main Stack Pointer
+  \details Assigns the given value to the Main Stack Pointer (MSP).
+  \param [in]    topOfMainStack  Main Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
+{
+  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Main Stack Pointer (non-secure)
+  \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
+  \param [in]    topOfMainStack  Main Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
+{
+  __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
+}
+#endif
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Stack Pointer (non-secure)
+  \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
+  \return               SP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Set Stack Pointer (non-secure)
+  \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
+  \param [in]    topOfStack  Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
+{
+  __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
+}
+#endif
+
+
+/**
+  \brief   Get Priority Mask
+  \details Returns the current state of the priority mask bit from the Priority Mask Register.
+  \return               Priority Mask value
+ */
+__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, primask" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Priority Mask (non-secure)
+  \details Returns the current state of the non-secure priority mask bit from the Priority Mask Register when in secure state.
+  \return               Priority Mask value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Priority Mask
+  \details Assigns the given value to the Priority Mask Register.
+  \param [in]    priMask  Priority Mask
+ */
+__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
+{
+  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Priority Mask (non-secure)
+  \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
+  \param [in]    priMask  Priority Mask
+ */
+__STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
+{
+  __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
+}
+#endif
+
+
+#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
+/**
+  \brief   Enable FIQ
+  \details Enables FIQ interrupts by clearing special-purpose register FAULTMASK.
+           Can only be executed in Privileged modes.
+ */
+__STATIC_FORCEINLINE void __enable_fault_irq(void)
+{
+  __ASM volatile ("cpsie f" : : : "memory");
+}
+
+
+/**
+  \brief   Disable FIQ
+  \details Disables FIQ interrupts by setting special-purpose register FAULTMASK.
+           Can only be executed in Privileged modes.
+ */
+__STATIC_FORCEINLINE void __disable_fault_irq(void)
+{
+  __ASM volatile ("cpsid f" : : : "memory");
+}
+
+
+/**
+  \brief   Get Base Priority
+  \details Returns the current value of the Base Priority register.
+  \return               Base Priority register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Base Priority (non-secure)
+  \details Returns the current value of the non-secure Base Priority register when in secure state.
+  \return               Base Priority register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Base Priority
+  \details Assigns the given value to the Base Priority register.
+  \param [in]    basePri  Base Priority value to set
+ */
+__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
+{
+  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Base Priority (non-secure)
+  \details Assigns the given value to the non-secure Base Priority register when in secure state.
+  \param [in]    basePri  Base Priority value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
+{
+  __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
+}
+#endif
+
+
+/**
+  \brief   Set Base Priority with condition
+  \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled,
+           or the new value increases the BASEPRI priority level.
+  \param [in]    basePri  Base Priority value to set
+ */
+__STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
+{
+  __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
+}
+
+
+/**
+  \brief   Get Fault Mask
+  \details Returns the current value of the Fault Mask register.
+  \return               Fault Mask register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Fault Mask (non-secure)
+  \details Returns the current value of the non-secure Fault Mask register when in secure state.
+  \return               Fault Mask register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Fault Mask
+  \details Assigns the given value to the Fault Mask register.
+  \param [in]    faultMask  Fault Mask value to set
+ */
+__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
+{
+  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Fault Mask (non-secure)
+  \details Assigns the given value to the non-secure Fault Mask register when in secure state.
+  \param [in]    faultMask  Fault Mask value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
+{
+  __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
+}
+#endif
+
+#endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
+
+
+#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+     (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
+
+/**
+  \brief   Get Process Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always in non-secure
+  mode.
+
+  \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
+  \return               PSPLIM Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+    // without main extensions, the non-secure PSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
+  __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
+  return result;
+#endif
+}
+
+#if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Process Stack Pointer Limit (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always in non-secure
+  mode.
+
+  \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state.
+  \return               PSPLIM Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
+  // without main extensions, the non-secure PSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
+  __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
+  return result;
+#endif
+}
+#endif
+
+
+/**
+  \brief   Set Process Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored in non-secure
+  mode.
+
+  \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
+  \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
+ */
+__STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+  // without main extensions, the non-secure PSPLIM is RAZ/WI
+  (void)ProcStackPtrLimit;
+#else
+  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
+#endif
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
+/**
+  \brief   Set Process Stack Pointer (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored in non-secure
+  mode.
+
+  \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state.
+  \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
+  // without main extensions, the non-secure PSPLIM is RAZ/WI
+  (void)ProcStackPtrLimit;
+#else
+  __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
+#endif
+}
+#endif
+
+
+/**
+  \brief   Get Main Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always.
+
+  \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
+  \return               MSPLIM Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
+  __ASM volatile ("MRS %0, msplim" : "=r" (result) );
+  return result;
+#endif
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
+/**
+  \brief   Get Main Stack Pointer Limit (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always.
+
+  \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in secure state.
+  \return               MSPLIM Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
+  __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
+  return result;
+#endif
+}
+#endif
+
+
+/**
+  \brief   Set Main Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored.
+
+  \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
+  \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
+ */
+__STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  (void)MainStackPtrLimit;
+#else
+  __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
+#endif
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
+/**
+  \brief   Set Main Stack Pointer Limit (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored.
+
+  \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secure state.
+  \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  (void)MainStackPtrLimit;
+#else
+  __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
+#endif
+}
+#endif
+
+#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+           (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
+
+/**
+  \brief   Get FPSCR
+  \details Returns the current value of the Floating Point Status/Control register.
+  \return               Floating Point Status/Control register value
+ */
+#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+     (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
+#define __get_FPSCR      (uint32_t)__builtin_arm_get_fpscr
+#else
+#define __get_FPSCR()      ((uint32_t)0U)
+#endif
+
+/**
+  \brief   Set FPSCR
+  \details Assigns the given value to the Floating Point Status/Control register.
+  \param [in]    fpscr  Floating Point Status/Control value to set
+ */
+#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+     (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
+#define __set_FPSCR      __builtin_arm_set_fpscr
+#else
+#define __set_FPSCR(x)      ((void)(x))
+#endif
+
+
+/*@} end of CMSIS_Core_RegAccFunctions */
+
+
+/* ###################  Compiler specific Intrinsics  ########################### */
+/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
+  Access to dedicated SIMD instructions
+  @{
+*/
+
+#if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
+
+__STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+
+__STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+
+__STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+#define __SSAT16(ARG1,ARG2) \
+({                          \
+  int32_t __RES, __ARG1 = (ARG1); \
+  __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
+  __RES; \
+ })
+
+#define __USAT16(ARG1,ARG2) \
+({                          \
+  uint32_t __RES, __ARG1 = (ARG1); \
+  __ASM ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
+  __RES; \
+ })
+
+__STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1)
+{
+  uint32_t result;
+
+  __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
+{
+  uint32_t result;
+
+  __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)
+{
+  union llreg_u{
+    uint32_t w32[2];
+    uint64_t w64;
+  } llr;
+  llr.w64 = acc;
+
+#ifndef __ARMEB__   /* Little endian */
+  __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
+#else               /* Big endian */
+  __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
+#endif
+
+  return(llr.w64);
+}
+
+__STATIC_FORCEINLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)
+{
+  union llreg_u{
+    uint32_t w32[2];
+    uint64_t w64;
+  } llr;
+  llr.w64 = acc;
+
+#ifndef __ARMEB__   /* Little endian */
+  __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
+#else               /* Big endian */
+  __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
+#endif
+
+  return(llr.w64);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMUSD  (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc)
+{
+  union llreg_u{
+    uint32_t w32[2];
+    uint64_t w64;
+  } llr;
+  llr.w64 = acc;
+
+#ifndef __ARMEB__   /* Little endian */
+  __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
+#else               /* Big endian */
+  __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
+#endif
+
+  return(llr.w64);
+}
+
+__STATIC_FORCEINLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc)
+{
+  union llreg_u{
+    uint32_t w32[2];
+    uint64_t w64;
+  } llr;
+  llr.w64 = acc;
+
+#ifndef __ARMEB__   /* Little endian */
+  __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
+#else               /* Big endian */
+  __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
+#endif
+
+  return(llr.w64);
+}
+
+__STATIC_FORCEINLINE uint32_t __SEL  (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE  int32_t __QADD( int32_t op1,  int32_t op2)
+{
+  int32_t result;
+
+  __ASM volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE  int32_t __QSUB( int32_t op1,  int32_t op2)
+{
+  int32_t result;
+
+  __ASM volatile ("qsub %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+#define __PKHBT(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0x0000FFFFUL) |  \
+                                           ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL)  )
+
+#define __PKHTB(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0xFFFF0000UL) |  \
+                                           ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL)  )
+
+#define __SXTB16_RORn(ARG1, ARG2)        __SXTB16(__ROR(ARG1, ARG2))
+
+#define __SXTAB16_RORn(ARG1, ARG2, ARG3) __SXTAB16(ARG1, __ROR(ARG2, ARG3))
+
+__STATIC_FORCEINLINE int32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3)
+{
+  int32_t result;
+
+  __ASM volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r"  (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+#endif /* (__ARM_FEATURE_DSP == 1) */
+/*@} end of group CMSIS_SIMD_intrinsics */
+
+
+#endif /* __CMSIS_ARMCLANG_H */
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/cmsis_compiler.h b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/cmsis_compiler.h
new file mode 100644
index 0000000..adbf296
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/cmsis_compiler.h
@@ -0,0 +1,283 @@
+/**************************************************************************//**
+ * @file     cmsis_compiler.h
+ * @brief    CMSIS compiler generic header file
+ * @version  V5.1.0
+ * @date     09. October 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __CMSIS_COMPILER_H
+#define __CMSIS_COMPILER_H
+
+#include <stdint.h>
+
+/*
+ * Arm Compiler 4/5
+ */
+#if   defined ( __CC_ARM )
+  #include "cmsis_armcc.h"
+
+
+/*
+ * Arm Compiler 6.6 LTM (armclang)
+ */
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) && (__ARMCC_VERSION < 6100100)
+  #include "cmsis_armclang_ltm.h"
+
+  /*
+ * Arm Compiler above 6.10.1 (armclang)
+ */
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6100100)
+  #include "cmsis_armclang.h"
+
+
+/*
+ * GNU Compiler
+ */
+#elif defined ( __GNUC__ )
+  #include "cmsis_gcc.h"
+
+
+/*
+ * IAR Compiler
+ */
+#elif defined ( __ICCARM__ )
+  #include <cmsis_iccarm.h>
+
+
+/*
+ * TI Arm Compiler
+ */
+#elif defined ( __TI_ARM__ )
+  #include <cmsis_ccs.h>
+
+  #ifndef   __ASM
+    #define __ASM                                  __asm
+  #endif
+  #ifndef   __INLINE
+    #define __INLINE                               inline
+  #endif
+  #ifndef   __STATIC_INLINE
+    #define __STATIC_INLINE                        static inline
+  #endif
+  #ifndef   __STATIC_FORCEINLINE
+    #define __STATIC_FORCEINLINE                   __STATIC_INLINE
+  #endif
+  #ifndef   __NO_RETURN
+    #define __NO_RETURN                            __attribute__((noreturn))
+  #endif
+  #ifndef   __USED
+    #define __USED                                 __attribute__((used))
+  #endif
+  #ifndef   __WEAK
+    #define __WEAK                                 __attribute__((weak))
+  #endif
+  #ifndef   __PACKED
+    #define __PACKED                               __attribute__((packed))
+  #endif
+  #ifndef   __PACKED_STRUCT
+    #define __PACKED_STRUCT                        struct __attribute__((packed))
+  #endif
+  #ifndef   __PACKED_UNION
+    #define __PACKED_UNION                         union __attribute__((packed))
+  #endif
+  #ifndef   __UNALIGNED_UINT32        /* deprecated */
+    struct __attribute__((packed)) T_UINT32 { uint32_t v; };
+    #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
+  #endif
+  #ifndef   __UNALIGNED_UINT16_WRITE
+    __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
+    #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void*)(addr))->v) = (val))
+  #endif
+  #ifndef   __UNALIGNED_UINT16_READ
+    __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
+    #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(addr))->v)
+  #endif
+  #ifndef   __UNALIGNED_UINT32_WRITE
+    __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
+    #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val))
+  #endif
+  #ifndef   __UNALIGNED_UINT32_READ
+    __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
+    #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(addr))->v)
+  #endif
+  #ifndef   __ALIGNED
+    #define __ALIGNED(x)                           __attribute__((aligned(x)))
+  #endif
+  #ifndef   __RESTRICT
+    #define __RESTRICT                             __restrict
+  #endif
+  #ifndef   __COMPILER_BARRIER
+    #warning No compiler specific solution for __COMPILER_BARRIER. __COMPILER_BARRIER is ignored.
+    #define __COMPILER_BARRIER()                   (void)0
+  #endif
+
+
+/*
+ * TASKING Compiler
+ */
+#elif defined ( __TASKING__ )
+  /*
+   * The CMSIS functions have been implemented as intrinsics in the compiler.
+   * Please use "carm -?i" to get an up to date list of all intrinsics,
+   * Including the CMSIS ones.
+   */
+
+  #ifndef   __ASM
+    #define __ASM                                  __asm
+  #endif
+  #ifndef   __INLINE
+    #define __INLINE                               inline
+  #endif
+  #ifndef   __STATIC_INLINE
+    #define __STATIC_INLINE                        static inline
+  #endif
+  #ifndef   __STATIC_FORCEINLINE
+    #define __STATIC_FORCEINLINE                   __STATIC_INLINE
+  #endif
+  #ifndef   __NO_RETURN
+    #define __NO_RETURN                            __attribute__((noreturn))
+  #endif
+  #ifndef   __USED
+    #define __USED                                 __attribute__((used))
+  #endif
+  #ifndef   __WEAK
+    #define __WEAK                                 __attribute__((weak))
+  #endif
+  #ifndef   __PACKED
+    #define __PACKED                               __packed__
+  #endif
+  #ifndef   __PACKED_STRUCT
+    #define __PACKED_STRUCT                        struct __packed__
+  #endif
+  #ifndef   __PACKED_UNION
+    #define __PACKED_UNION                         union __packed__
+  #endif
+  #ifndef   __UNALIGNED_UINT32        /* deprecated */
+    struct __packed__ T_UINT32 { uint32_t v; };
+    #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
+  #endif
+  #ifndef   __UNALIGNED_UINT16_WRITE
+    __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
+    #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val))
+  #endif
+  #ifndef   __UNALIGNED_UINT16_READ
+    __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
+    #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(addr))->v)
+  #endif
+  #ifndef   __UNALIGNED_UINT32_WRITE
+    __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
+    #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val))
+  #endif
+  #ifndef   __UNALIGNED_UINT32_READ
+    __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
+    #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(addr))->v)
+  #endif
+  #ifndef   __ALIGNED
+    #define __ALIGNED(x)              __align(x)
+  #endif
+  #ifndef   __RESTRICT
+    #warning No compiler specific solution for __RESTRICT. __RESTRICT is ignored.
+    #define __RESTRICT
+  #endif
+  #ifndef   __COMPILER_BARRIER
+    #warning No compiler specific solution for __COMPILER_BARRIER. __COMPILER_BARRIER is ignored.
+    #define __COMPILER_BARRIER()                   (void)0
+  #endif
+
+
+/*
+ * COSMIC Compiler
+ */
+#elif defined ( __CSMC__ )
+   #include <cmsis_csm.h>
+
+ #ifndef   __ASM
+    #define __ASM                                  _asm
+  #endif
+  #ifndef   __INLINE
+    #define __INLINE                               inline
+  #endif
+  #ifndef   __STATIC_INLINE
+    #define __STATIC_INLINE                        static inline
+  #endif
+  #ifndef   __STATIC_FORCEINLINE
+    #define __STATIC_FORCEINLINE                   __STATIC_INLINE
+  #endif
+  #ifndef   __NO_RETURN
+    // NO RETURN is automatically detected hence no warning here
+    #define __NO_RETURN
+  #endif
+  #ifndef   __USED
+    #warning No compiler specific solution for __USED. __USED is ignored.
+    #define __USED
+  #endif
+  #ifndef   __WEAK
+    #define __WEAK                                 __weak
+  #endif
+  #ifndef   __PACKED
+    #define __PACKED                               @packed
+  #endif
+  #ifndef   __PACKED_STRUCT
+    #define __PACKED_STRUCT                        @packed struct
+  #endif
+  #ifndef   __PACKED_UNION
+    #define __PACKED_UNION                         @packed union
+  #endif
+  #ifndef   __UNALIGNED_UINT32        /* deprecated */
+    @packed struct T_UINT32 { uint32_t v; };
+    #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
+  #endif
+  #ifndef   __UNALIGNED_UINT16_WRITE
+    __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
+    #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val))
+  #endif
+  #ifndef   __UNALIGNED_UINT16_READ
+    __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
+    #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(addr))->v)
+  #endif
+  #ifndef   __UNALIGNED_UINT32_WRITE
+    __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
+    #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val))
+  #endif
+  #ifndef   __UNALIGNED_UINT32_READ
+    __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
+    #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(addr))->v)
+  #endif
+  #ifndef   __ALIGNED
+    #warning No compiler specific solution for __ALIGNED. __ALIGNED is ignored.
+    #define __ALIGNED(x)
+  #endif
+  #ifndef   __RESTRICT
+    #warning No compiler specific solution for __RESTRICT. __RESTRICT is ignored.
+    #define __RESTRICT
+  #endif
+  #ifndef   __COMPILER_BARRIER
+    #warning No compiler specific solution for __COMPILER_BARRIER. __COMPILER_BARRIER is ignored.
+    #define __COMPILER_BARRIER()                   (void)0
+  #endif
+
+
+#else
+  #error Unknown compiler.
+#endif
+
+
+#endif /* __CMSIS_COMPILER_H */
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/cmsis_gcc.h b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/cmsis_gcc.h
new file mode 100644
index 0000000..67bda4e
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/cmsis_gcc.h
@@ -0,0 +1,2211 @@
+/**************************************************************************//**
+ * @file     cmsis_gcc.h
+ * @brief    CMSIS compiler GCC header file
+ * @version  V5.4.1
+ * @date     27. May 2021
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#ifndef __CMSIS_GCC_H
+#define __CMSIS_GCC_H
+
+/* ignore some GCC warnings */
+#pragma GCC diagnostic push
+#pragma GCC diagnostic ignored "-Wsign-conversion"
+#pragma GCC diagnostic ignored "-Wconversion"
+#pragma GCC diagnostic ignored "-Wunused-parameter"
+
+/* Fallback for __has_builtin */
+#ifndef __has_builtin
+  #define __has_builtin(x) (0)
+#endif
+
+/* CMSIS compiler specific defines */
+#ifndef   __ASM
+  #define __ASM                                  __asm
+#endif
+#ifndef   __INLINE
+  #define __INLINE                               inline
+#endif
+#ifndef   __STATIC_INLINE
+  #define __STATIC_INLINE                        static inline
+#endif
+#ifndef   __STATIC_FORCEINLINE
+  #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
+#endif
+#ifndef   __NO_RETURN
+  #define __NO_RETURN                            __attribute__((__noreturn__))
+#endif
+#ifndef   __USED
+  #define __USED                                 __attribute__((used))
+#endif
+#ifndef   __WEAK
+  #define __WEAK                                 __attribute__((weak))
+#endif
+#ifndef   __PACKED
+  #define __PACKED                               __attribute__((packed, aligned(1)))
+#endif
+#ifndef   __PACKED_STRUCT
+  #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
+#endif
+#ifndef   __PACKED_UNION
+  #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
+#endif
+#ifndef   __UNALIGNED_UINT32        /* deprecated */
+  #pragma GCC diagnostic push
+  #pragma GCC diagnostic ignored "-Wpacked"
+  #pragma GCC diagnostic ignored "-Wattributes"
+  struct __attribute__((packed)) T_UINT32 { uint32_t v; };
+  #pragma GCC diagnostic pop
+  #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
+#endif
+#ifndef   __UNALIGNED_UINT16_WRITE
+  #pragma GCC diagnostic push
+  #pragma GCC diagnostic ignored "-Wpacked"
+  #pragma GCC diagnostic ignored "-Wattributes"
+  __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
+  #pragma GCC diagnostic pop
+  #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val))
+#endif
+#ifndef   __UNALIGNED_UINT16_READ
+  #pragma GCC diagnostic push
+  #pragma GCC diagnostic ignored "-Wpacked"
+  #pragma GCC diagnostic ignored "-Wattributes"
+  __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
+  #pragma GCC diagnostic pop
+  #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(addr))->v)
+#endif
+#ifndef   __UNALIGNED_UINT32_WRITE
+  #pragma GCC diagnostic push
+  #pragma GCC diagnostic ignored "-Wpacked"
+  #pragma GCC diagnostic ignored "-Wattributes"
+  __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
+  #pragma GCC diagnostic pop
+  #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val))
+#endif
+#ifndef   __UNALIGNED_UINT32_READ
+  #pragma GCC diagnostic push
+  #pragma GCC diagnostic ignored "-Wpacked"
+  #pragma GCC diagnostic ignored "-Wattributes"
+  __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
+  #pragma GCC diagnostic pop
+  #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(addr))->v)
+#endif
+#ifndef   __ALIGNED
+  #define __ALIGNED(x)                           __attribute__((aligned(x)))
+#endif
+#ifndef   __RESTRICT
+  #define __RESTRICT                             __restrict
+#endif
+#ifndef   __COMPILER_BARRIER
+  #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
+#endif
+
+/* #########################  Startup and Lowlevel Init  ######################## */
+
+#ifndef __PROGRAM_START
+
+/**
+  \brief   Initializes data and bss sections
+  \details This default implementations initialized all data and additional bss
+           sections relying on .copy.table and .zero.table specified properly
+           in the used linker script.
+
+ */
+__STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
+{
+  extern void _start(void) __NO_RETURN;
+
+  typedef struct {
+    uint32_t const* src;
+    uint32_t* dest;
+    uint32_t  wlen;
+  } __copy_table_t;
+
+  typedef struct {
+    uint32_t* dest;
+    uint32_t  wlen;
+  } __zero_table_t;
+
+  extern const __copy_table_t __copy_table_start__;
+  extern const __copy_table_t __copy_table_end__;
+  extern const __zero_table_t __zero_table_start__;
+  extern const __zero_table_t __zero_table_end__;
+
+  for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable) {
+    for(uint32_t i=0u; i<pTable->wlen; ++i) {
+      pTable->dest[i] = pTable->src[i];
+    }
+  }
+
+  for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable) {
+    for(uint32_t i=0u; i<pTable->wlen; ++i) {
+      pTable->dest[i] = 0u;
+    }
+  }
+
+  _start();
+}
+
+#define __PROGRAM_START           __cmsis_start
+#endif
+
+#ifndef __INITIAL_SP
+#define __INITIAL_SP              __StackTop
+#endif
+
+#ifndef __STACK_LIMIT
+#define __STACK_LIMIT             __StackLimit
+#endif
+
+#ifndef __VECTOR_TABLE
+#define __VECTOR_TABLE            __Vectors
+#endif
+
+#ifndef __VECTOR_TABLE_ATTRIBUTE
+#define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
+#endif
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+#ifndef __STACK_SEAL
+#define __STACK_SEAL              __StackSeal
+#endif
+
+#ifndef __TZ_STACK_SEAL_SIZE
+#define __TZ_STACK_SEAL_SIZE      8U
+#endif
+
+#ifndef __TZ_STACK_SEAL_VALUE
+#define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
+#endif
+
+
+__STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
+  *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
+}
+#endif
+
+
+/* ##########################  Core Instruction Access  ######################### */
+/** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
+  Access to dedicated instructions
+  @{
+*/
+
+/* Define macros for porting to both thumb1 and thumb2.
+ * For thumb1, use low register (r0-r7), specified by constraint "l"
+ * Otherwise, use general registers, specified by constraint "r" */
+#if defined (__thumb__) && !defined (__thumb2__)
+#define __CMSIS_GCC_OUT_REG(r) "=l" (r)
+#define __CMSIS_GCC_RW_REG(r) "+l" (r)
+#define __CMSIS_GCC_USE_REG(r) "l" (r)
+#else
+#define __CMSIS_GCC_OUT_REG(r) "=r" (r)
+#define __CMSIS_GCC_RW_REG(r) "+r" (r)
+#define __CMSIS_GCC_USE_REG(r) "r" (r)
+#endif
+
+/**
+  \brief   No Operation
+  \details No Operation does nothing. This instruction can be used for code alignment purposes.
+ */
+#define __NOP()                             __ASM volatile ("nop")
+
+/**
+  \brief   Wait For Interrupt
+  \details Wait For Interrupt is a hint instruction that suspends execution until one of a number of events occurs.
+ */
+#define __WFI()                             __ASM volatile ("wfi":::"memory")
+
+
+/**
+  \brief   Wait For Event
+  \details Wait For Event is a hint instruction that permits the processor to enter
+           a low-power state until one of a number of events occurs.
+ */
+#define __WFE()                             __ASM volatile ("wfe":::"memory")
+
+
+/**
+  \brief   Send Event
+  \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
+ */
+#define __SEV()                             __ASM volatile ("sev")
+
+
+/**
+  \brief   Instruction Synchronization Barrier
+  \details Instruction Synchronization Barrier flushes the pipeline in the processor,
+           so that all instructions following the ISB are fetched from cache or memory,
+           after the instruction has been completed.
+ */
+__STATIC_FORCEINLINE void __ISB(void)
+{
+  __ASM volatile ("isb 0xF":::"memory");
+}
+
+
+/**
+  \brief   Data Synchronization Barrier
+  \details Acts as a special kind of Data Memory Barrier.
+           It completes when all explicit memory accesses before this instruction complete.
+ */
+__STATIC_FORCEINLINE void __DSB(void)
+{
+  __ASM volatile ("dsb 0xF":::"memory");
+}
+
+
+/**
+  \brief   Data Memory Barrier
+  \details Ensures the apparent order of the explicit memory operations before
+           and after the instruction, without ensuring their completion.
+ */
+__STATIC_FORCEINLINE void __DMB(void)
+{
+  __ASM volatile ("dmb 0xF":::"memory");
+}
+
+
+/**
+  \brief   Reverse byte order (32 bit)
+  \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x78563412.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+__STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
+{
+#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
+  return __builtin_bswap32(value);
+#else
+  uint32_t result;
+
+  __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
+  return result;
+#endif
+}
+
+
+/**
+  \brief   Reverse byte order (16 bit)
+  \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 0x34127856.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+__STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
+{
+  uint32_t result;
+
+  __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
+  return result;
+}
+
+
+/**
+  \brief   Reverse byte order (16 bit)
+  \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For example, 0x0080 becomes 0x8000.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+__STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
+{
+#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
+  return (int16_t)__builtin_bswap16(value);
+#else
+  int16_t result;
+
+  __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
+  return result;
+#endif
+}
+
+
+/**
+  \brief   Rotate Right in unsigned value (32 bit)
+  \details Rotate Right (immediate) provides the value of the contents of a register rotated by a variable number of bits.
+  \param [in]    op1  Value to rotate
+  \param [in]    op2  Number of Bits to rotate
+  \return               Rotated value
+ */
+__STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
+{
+  op2 %= 32U;
+  if (op2 == 0U)
+  {
+    return op1;
+  }
+  return (op1 >> op2) | (op1 << (32U - op2));
+}
+
+
+/**
+  \brief   Breakpoint
+  \details Causes the processor to enter Debug state.
+           Debug tools can use this to investigate system state when the instruction at a particular address is reached.
+  \param [in]    value  is ignored by the processor.
+                 If required, a debugger can use it to store additional information about the breakpoint.
+ */
+#define __BKPT(value)                       __ASM volatile ("bkpt "#value)
+
+
+/**
+  \brief   Reverse bit order of value
+  \details Reverses the bit order of the given value.
+  \param [in]    value  Value to reverse
+  \return               Reversed value
+ */
+__STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
+{
+  uint32_t result;
+
+#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
+   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
+#else
+  uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
+
+  result = value;                      /* r will be reversed bits of v; first get LSB of v */
+  for (value >>= 1U; value != 0U; value >>= 1U)
+  {
+    result <<= 1U;
+    result |= value & 1U;
+    s--;
+  }
+  result <<= s;                        /* shift when v's highest bits are zero */
+#endif
+  return result;
+}
+
+
+/**
+  \brief   Count leading zeros
+  \details Counts the number of leading zeros of a data value.
+  \param [in]  value  Value to count the leading zeros
+  \return             number of leading zeros in value
+ */
+__STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
+{
+  /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
+     __builtin_clz(0) is undefined behaviour, so handle this case specially.
+     This guarantees ARM-compatible results if happening to compile on a non-ARM
+     target, and ensures the compiler doesn't decide to activate any
+     optimisations using the logic "value was passed to __builtin_clz, so it
+     is non-zero".
+     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
+     single CLZ instruction.
+   */
+  if (value == 0U)
+  {
+    return 32U;
+  }
+  return __builtin_clz(value);
+}
+
+
+#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+     (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
+/**
+  \brief   LDR Exclusive (8 bit)
+  \details Executes a exclusive LDR instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
+{
+    uint32_t result;
+
+#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
+   __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
+#else
+    /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
+       accepted by assembler. So has to use following less efficient pattern.
+    */
+   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
+#endif
+   return ((uint8_t) result);    /* Add explicit type cast here */
+}
+
+
+/**
+  \brief   LDR Exclusive (16 bit)
+  \details Executes a exclusive LDR instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
+{
+    uint32_t result;
+
+#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
+   __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
+#else
+    /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
+       accepted by assembler. So has to use following less efficient pattern.
+    */
+   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
+#endif
+   return ((uint16_t) result);    /* Add explicit type cast here */
+}
+
+
+/**
+  \brief   LDR Exclusive (32 bit)
+  \details Executes a exclusive LDR instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
+{
+    uint32_t result;
+
+   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
+   return(result);
+}
+
+
+/**
+  \brief   STR Exclusive (8 bit)
+  \details Executes a exclusive STR instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+__STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
+{
+   uint32_t result;
+
+   __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
+   return(result);
+}
+
+
+/**
+  \brief   STR Exclusive (16 bit)
+  \details Executes a exclusive STR instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+__STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
+{
+   uint32_t result;
+
+   __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
+   return(result);
+}
+
+
+/**
+  \brief   STR Exclusive (32 bit)
+  \details Executes a exclusive STR instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
+{
+   uint32_t result;
+
+   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
+   return(result);
+}
+
+
+/**
+  \brief   Remove the exclusive lock
+  \details Removes the exclusive lock which is created by LDREX.
+ */
+__STATIC_FORCEINLINE void __CLREX(void)
+{
+  __ASM volatile ("clrex" ::: "memory");
+}
+
+#endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+           (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
+
+
+#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
+/**
+  \brief   Signed Saturate
+  \details Saturates a signed value.
+  \param [in]  ARG1  Value to be saturated
+  \param [in]  ARG2  Bit position to saturate to (1..32)
+  \return             Saturated value
+ */
+#define __SSAT(ARG1, ARG2) \
+__extension__ \
+({                          \
+  int32_t __RES, __ARG1 = (ARG1); \
+  __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
+  __RES; \
+ })
+
+
+/**
+  \brief   Unsigned Saturate
+  \details Saturates an unsigned value.
+  \param [in]  ARG1  Value to be saturated
+  \param [in]  ARG2  Bit position to saturate to (0..31)
+  \return             Saturated value
+ */
+#define __USAT(ARG1, ARG2) \
+__extension__ \
+({                          \
+  uint32_t __RES, __ARG1 = (ARG1); \
+  __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
+  __RES; \
+ })
+
+
+/**
+  \brief   Rotate Right with Extend (32 bit)
+  \details Moves each bit of a bitstring right by one bit.
+           The carry input is shifted in at the left end of the bitstring.
+  \param [in]    value  Value to rotate
+  \return               Rotated value
+ */
+__STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
+{
+  uint32_t result;
+
+  __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
+  return(result);
+}
+
+
+/**
+  \brief   LDRT Unprivileged (8 bit)
+  \details Executes a Unprivileged LDRT instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
+{
+    uint32_t result;
+
+#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
+   __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
+#else
+    /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
+       accepted by assembler. So has to use following less efficient pattern.
+    */
+   __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
+#endif
+   return ((uint8_t) result);    /* Add explicit type cast here */
+}
+
+
+/**
+  \brief   LDRT Unprivileged (16 bit)
+  \details Executes a Unprivileged LDRT instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
+{
+    uint32_t result;
+
+#if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
+   __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
+#else
+    /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
+       accepted by assembler. So has to use following less efficient pattern.
+    */
+   __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
+#endif
+   return ((uint16_t) result);    /* Add explicit type cast here */
+}
+
+
+/**
+  \brief   LDRT Unprivileged (32 bit)
+  \details Executes a Unprivileged LDRT instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
+{
+    uint32_t result;
+
+   __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
+   return(result);
+}
+
+
+/**
+  \brief   STRT Unprivileged (8 bit)
+  \details Executes a Unprivileged STRT instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
+{
+   __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   STRT Unprivileged (16 bit)
+  \details Executes a Unprivileged STRT instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
+{
+   __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
+}
+
+
+/**
+  \brief   STRT Unprivileged (32 bit)
+  \details Executes a Unprivileged STRT instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
+{
+   __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
+}
+
+#else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
+
+/**
+  \brief   Signed Saturate
+  \details Saturates a signed value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (1..32)
+  \return             Saturated value
+ */
+__STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
+{
+  if ((sat >= 1U) && (sat <= 32U))
+  {
+    const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
+    const int32_t min = -1 - max ;
+    if (val > max)
+    {
+      return max;
+    }
+    else if (val < min)
+    {
+      return min;
+    }
+  }
+  return val;
+}
+
+/**
+  \brief   Unsigned Saturate
+  \details Saturates an unsigned value.
+  \param [in]  value  Value to be saturated
+  \param [in]    sat  Bit position to saturate to (0..31)
+  \return             Saturated value
+ */
+__STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
+{
+  if (sat <= 31U)
+  {
+    const uint32_t max = ((1U << sat) - 1U);
+    if (val > (int32_t)max)
+    {
+      return max;
+    }
+    else if (val < 0)
+    {
+      return 0U;
+    }
+  }
+  return (uint32_t)val;
+}
+
+#endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
+
+
+#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+     (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
+/**
+  \brief   Load-Acquire (8 bit)
+  \details Executes a LDAB instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
+{
+    uint32_t result;
+
+   __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
+   return ((uint8_t) result);
+}
+
+
+/**
+  \brief   Load-Acquire (16 bit)
+  \details Executes a LDAH instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
+{
+    uint32_t result;
+
+   __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
+   return ((uint16_t) result);
+}
+
+
+/**
+  \brief   Load-Acquire (32 bit)
+  \details Executes a LDA instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
+{
+    uint32_t result;
+
+   __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
+   return(result);
+}
+
+
+/**
+  \brief   Store-Release (8 bit)
+  \details Executes a STLB instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
+{
+   __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
+}
+
+
+/**
+  \brief   Store-Release (16 bit)
+  \details Executes a STLH instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
+{
+   __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
+}
+
+
+/**
+  \brief   Store-Release (32 bit)
+  \details Executes a STL instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+ */
+__STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
+{
+   __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
+}
+
+
+/**
+  \brief   Load-Acquire Exclusive (8 bit)
+  \details Executes a LDAB exclusive instruction for 8 bit value.
+  \param [in]    ptr  Pointer to data
+  \return             value of type uint8_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
+{
+    uint32_t result;
+
+   __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
+   return ((uint8_t) result);
+}
+
+
+/**
+  \brief   Load-Acquire Exclusive (16 bit)
+  \details Executes a LDAH exclusive instruction for 16 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint16_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
+{
+    uint32_t result;
+
+   __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
+   return ((uint16_t) result);
+}
+
+
+/**
+  \brief   Load-Acquire Exclusive (32 bit)
+  \details Executes a LDA exclusive instruction for 32 bit values.
+  \param [in]    ptr  Pointer to data
+  \return        value of type uint32_t at (*ptr)
+ */
+__STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
+{
+    uint32_t result;
+
+   __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
+   return(result);
+}
+
+
+/**
+  \brief   Store-Release Exclusive (8 bit)
+  \details Executes a STLB exclusive instruction for 8 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+__STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
+{
+   uint32_t result;
+
+   __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
+   return(result);
+}
+
+
+/**
+  \brief   Store-Release Exclusive (16 bit)
+  \details Executes a STLH exclusive instruction for 16 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+__STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
+{
+   uint32_t result;
+
+   __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
+   return(result);
+}
+
+
+/**
+  \brief   Store-Release Exclusive (32 bit)
+  \details Executes a STL exclusive instruction for 32 bit values.
+  \param [in]  value  Value to store
+  \param [in]    ptr  Pointer to location
+  \return          0  Function succeeded
+  \return          1  Function failed
+ */
+__STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
+{
+   uint32_t result;
+
+   __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
+   return(result);
+}
+
+#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+           (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
+
+/*@}*/ /* end of group CMSIS_Core_InstructionInterface */
+
+
+/* ###########################  Core Function Access  ########################### */
+/** \ingroup  CMSIS_Core_FunctionInterface
+    \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
+  @{
+ */
+
+/**
+  \brief   Enable IRQ Interrupts
+  \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
+           Can only be executed in Privileged modes.
+ */
+__STATIC_FORCEINLINE void __enable_irq(void)
+{
+  __ASM volatile ("cpsie i" : : : "memory");
+}
+
+
+/**
+  \brief   Disable IRQ Interrupts
+  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
+           Can only be executed in Privileged modes.
+ */
+__STATIC_FORCEINLINE void __disable_irq(void)
+{
+  __ASM volatile ("cpsid i" : : : "memory");
+}
+
+
+/**
+  \brief   Get Control Register
+  \details Returns the content of the Control Register.
+  \return               Control Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, control" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Control Register (non-secure)
+  \details Returns the content of the non-secure Control Register when in secure mode.
+  \return               non-secure Control Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Control Register
+  \details Writes the given value to the Control Register.
+  \param [in]    control  Control Register value to set
+ */
+__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
+{
+  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
+  __ISB();
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Control Register (non-secure)
+  \details Writes the given value to the non-secure Control Register when in secure state.
+  \param [in]    control  Control Register value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
+{
+  __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
+  __ISB();
+}
+#endif
+
+
+/**
+  \brief   Get IPSR Register
+  \details Returns the content of the IPSR Register.
+  \return               IPSR Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Get APSR Register
+  \details Returns the content of the APSR Register.
+  \return               APSR Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_APSR(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, apsr" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Get xPSR Register
+  \details Returns the content of the xPSR Register.
+  \return               xPSR Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_xPSR(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Get Process Stack Pointer
+  \details Returns the current value of the Process Stack Pointer (PSP).
+  \return               PSP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_PSP(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Process Stack Pointer (non-secure)
+  \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure state.
+  \return               PSP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Process Stack Pointer
+  \details Assigns the given value to the Process Stack Pointer (PSP).
+  \param [in]    topOfProcStack  Process Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
+{
+  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Process Stack Pointer (non-secure)
+  \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure state.
+  \param [in]    topOfProcStack  Process Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
+{
+  __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
+}
+#endif
+
+
+/**
+  \brief   Get Main Stack Pointer
+  \details Returns the current value of the Main Stack Pointer (MSP).
+  \return               MSP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_MSP(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, msp" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Main Stack Pointer (non-secure)
+  \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure state.
+  \return               MSP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Main Stack Pointer
+  \details Assigns the given value to the Main Stack Pointer (MSP).
+  \param [in]    topOfMainStack  Main Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
+{
+  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Main Stack Pointer (non-secure)
+  \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
+  \param [in]    topOfMainStack  Main Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
+{
+  __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
+}
+#endif
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Stack Pointer (non-secure)
+  \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
+  \return               SP Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
+  return(result);
+}
+
+
+/**
+  \brief   Set Stack Pointer (non-secure)
+  \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
+  \param [in]    topOfStack  Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
+{
+  __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
+}
+#endif
+
+
+/**
+  \brief   Get Priority Mask
+  \details Returns the current state of the priority mask bit from the Priority Mask Register.
+  \return               Priority Mask value
+ */
+__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, primask" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Priority Mask (non-secure)
+  \details Returns the current state of the non-secure priority mask bit from the Priority Mask Register when in secure state.
+  \return               Priority Mask value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Priority Mask
+  \details Assigns the given value to the Priority Mask Register.
+  \param [in]    priMask  Priority Mask
+ */
+__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
+{
+  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Priority Mask (non-secure)
+  \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
+  \param [in]    priMask  Priority Mask
+ */
+__STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
+{
+  __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
+}
+#endif
+
+
+#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
+/**
+  \brief   Enable FIQ
+  \details Enables FIQ interrupts by clearing special-purpose register FAULTMASK.
+           Can only be executed in Privileged modes.
+ */
+__STATIC_FORCEINLINE void __enable_fault_irq(void)
+{
+  __ASM volatile ("cpsie f" : : : "memory");
+}
+
+
+/**
+  \brief   Disable FIQ
+  \details Disables FIQ interrupts by setting special-purpose register FAULTMASK.
+           Can only be executed in Privileged modes.
+ */
+__STATIC_FORCEINLINE void __disable_fault_irq(void)
+{
+  __ASM volatile ("cpsid f" : : : "memory");
+}
+
+
+/**
+  \brief   Get Base Priority
+  \details Returns the current value of the Base Priority register.
+  \return               Base Priority register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Base Priority (non-secure)
+  \details Returns the current value of the non-secure Base Priority register when in secure state.
+  \return               Base Priority register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Base Priority
+  \details Assigns the given value to the Base Priority register.
+  \param [in]    basePri  Base Priority value to set
+ */
+__STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
+{
+  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Base Priority (non-secure)
+  \details Assigns the given value to the non-secure Base Priority register when in secure state.
+  \param [in]    basePri  Base Priority value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
+{
+  __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
+}
+#endif
+
+
+/**
+  \brief   Set Base Priority with condition
+  \details Assigns the given value to the Base Priority register only if BASEPRI masking is disabled,
+           or the new value increases the BASEPRI priority level.
+  \param [in]    basePri  Base Priority value to set
+ */
+__STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
+{
+  __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
+}
+
+
+/**
+  \brief   Get Fault Mask
+  \details Returns the current value of the Fault Mask register.
+  \return               Fault Mask register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
+  return(result);
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Fault Mask (non-secure)
+  \details Returns the current value of the non-secure Fault Mask register when in secure state.
+  \return               Fault Mask register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
+{
+  uint32_t result;
+
+  __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
+  return(result);
+}
+#endif
+
+
+/**
+  \brief   Set Fault Mask
+  \details Assigns the given value to the Fault Mask register.
+  \param [in]    faultMask  Fault Mask value to set
+ */
+__STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
+{
+  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Set Fault Mask (non-secure)
+  \details Assigns the given value to the non-secure Fault Mask register when in secure state.
+  \param [in]    faultMask  Fault Mask value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
+{
+  __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
+}
+#endif
+
+#endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
+           (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
+           (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
+
+
+#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+     (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
+
+/**
+  \brief   Get Process Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always in non-secure
+  mode.
+
+  \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
+  \return               PSPLIM Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+    // without main extensions, the non-secure PSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
+  __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
+  return result;
+#endif
+}
+
+#if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
+/**
+  \brief   Get Process Stack Pointer Limit (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always.
+
+  \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state.
+  \return               PSPLIM Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
+  // without main extensions, the non-secure PSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
+  __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
+  return result;
+#endif
+}
+#endif
+
+
+/**
+  \brief   Set Process Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored in non-secure
+  mode.
+
+  \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
+  \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
+ */
+__STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+  // without main extensions, the non-secure PSPLIM is RAZ/WI
+  (void)ProcStackPtrLimit;
+#else
+  __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
+#endif
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
+/**
+  \brief   Set Process Stack Pointer (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored.
+
+  \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in secure state.
+  \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
+  // without main extensions, the non-secure PSPLIM is RAZ/WI
+  (void)ProcStackPtrLimit;
+#else
+  __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
+#endif
+}
+#endif
+
+
+/**
+  \brief   Get Main Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always in non-secure
+  mode.
+
+  \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
+  \return               MSPLIM Register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
+  __ASM volatile ("MRS %0, msplim" : "=r" (result) );
+  return result;
+#endif
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
+/**
+  \brief   Get Main Stack Pointer Limit (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence zero is returned always.
+
+  \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in secure state.
+  \return               MSPLIM Register value
+ */
+__STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  return 0U;
+#else
+  uint32_t result;
+  __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
+  return result;
+#endif
+}
+#endif
+
+
+/**
+  \brief   Set Main Stack Pointer Limit
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored in non-secure
+  mode.
+
+  \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
+  \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
+ */
+__STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+    (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  (void)MainStackPtrLimit;
+#else
+  __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
+#endif
+}
+
+
+#if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
+/**
+  \brief   Set Main Stack Pointer Limit (non-secure)
+  Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
+  Stack Pointer Limit register hence the write is silently ignored.
+
+  \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secure state.
+  \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
+ */
+__STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
+{
+#if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
+  // without main extensions, the non-secure MSPLIM is RAZ/WI
+  (void)MainStackPtrLimit;
+#else
+  __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
+#endif
+}
+#endif
+
+#endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+           (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
+
+
+/**
+  \brief   Get FPSCR
+  \details Returns the current value of the Floating Point Status/Control register.
+  \return               Floating Point Status/Control register value
+ */
+__STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
+{
+#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+     (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
+#if __has_builtin(__builtin_arm_get_fpscr)
+// Re-enable using built-in when GCC has been fixed
+// || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
+  /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
+  return __builtin_arm_get_fpscr();
+#else
+  uint32_t result;
+
+  __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
+  return(result);
+#endif
+#else
+  return(0U);
+#endif
+}
+
+
+/**
+  \brief   Set FPSCR
+  \details Assigns the given value to the Floating Point Status/Control register.
+  \param [in]    fpscr  Floating Point Status/Control value to set
+ */
+__STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
+{
+#if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+     (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
+#if __has_builtin(__builtin_arm_set_fpscr)
+// Re-enable using built-in when GCC has been fixed
+// || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
+  /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
+  __builtin_arm_set_fpscr(fpscr);
+#else
+  __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
+#endif
+#else
+  (void)fpscr;
+#endif
+}
+
+
+/*@} end of CMSIS_Core_RegAccFunctions */
+
+
+/* ###################  Compiler specific Intrinsics  ########################### */
+/** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
+  Access to dedicated SIMD instructions
+  @{
+*/
+
+#if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
+
+__STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+
+__STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+
+__STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+#define __SSAT16(ARG1, ARG2) \
+__extension__ \
+({                          \
+  int32_t __RES, __ARG1 = (ARG1); \
+  __ASM volatile ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
+  __RES; \
+ })
+
+#define __USAT16(ARG1, ARG2) \
+__extension__ \
+({                          \
+  uint32_t __RES, __ARG1 = (ARG1); \
+  __ASM volatile ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
+  __RES; \
+ })
+
+__STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1)
+{
+  uint32_t result;
+
+  __ASM ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
+{
+  uint32_t result;
+
+  __ASM ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SXTB16_RORn(uint32_t op1, uint32_t rotate)
+{
+  uint32_t result;
+  if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U))) {
+    __ASM volatile ("sxtb16 %0, %1, ROR %2" : "=r" (result) : "r" (op1), "i" (rotate) );
+  } else {
+    result = __SXTB16(__ROR(op1, rotate)) ;
+  }
+  return result;
+}
+
+__STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SXTAB16_RORn(uint32_t op1, uint32_t op2, uint32_t rotate)
+{
+  uint32_t result;
+  if (__builtin_constant_p(rotate) && ((rotate == 8U) || (rotate == 16U) || (rotate == 24U))) {
+    __ASM volatile ("sxtab16 %0, %1, %2, ROR %3" : "=r" (result) : "r" (op1) , "r" (op2) , "i" (rotate));
+  } else {
+    result = __SXTAB16(op1, __ROR(op2, rotate));
+  }
+  return result;
+}
+
+
+__STATIC_FORCEINLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)
+{
+  union llreg_u{
+    uint32_t w32[2];
+    uint64_t w64;
+  } llr;
+  llr.w64 = acc;
+
+#ifndef __ARMEB__   /* Little endian */
+  __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
+#else               /* Big endian */
+  __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
+#endif
+
+  return(llr.w64);
+}
+
+__STATIC_FORCEINLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)
+{
+  union llreg_u{
+    uint32_t w32[2];
+    uint64_t w64;
+  } llr;
+  llr.w64 = acc;
+
+#ifndef __ARMEB__   /* Little endian */
+  __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
+#else               /* Big endian */
+  __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
+#endif
+
+  return(llr.w64);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMUSD  (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3)
+{
+  uint32_t result;
+
+  __ASM volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc)
+{
+  union llreg_u{
+    uint32_t w32[2];
+    uint64_t w64;
+  } llr;
+  llr.w64 = acc;
+
+#ifndef __ARMEB__   /* Little endian */
+  __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
+#else               /* Big endian */
+  __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
+#endif
+
+  return(llr.w64);
+}
+
+__STATIC_FORCEINLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc)
+{
+  union llreg_u{
+    uint32_t w32[2];
+    uint64_t w64;
+  } llr;
+  llr.w64 = acc;
+
+#ifndef __ARMEB__   /* Little endian */
+  __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (op2) , "0" (llr.w32[0]), "1" (llr.w32[1]) );
+#else               /* Big endian */
+  __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (op2) , "0" (llr.w32[1]), "1" (llr.w32[0]) );
+#endif
+
+  return(llr.w64);
+}
+
+__STATIC_FORCEINLINE uint32_t __SEL  (uint32_t op1, uint32_t op2)
+{
+  uint32_t result;
+
+  __ASM volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE  int32_t __QADD( int32_t op1,  int32_t op2)
+{
+  int32_t result;
+
+  __ASM volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+__STATIC_FORCEINLINE  int32_t __QSUB( int32_t op1,  int32_t op2)
+{
+  int32_t result;
+
+  __ASM volatile ("qsub %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
+  return(result);
+}
+
+
+#define __PKHBT(ARG1,ARG2,ARG3) \
+__extension__ \
+({                          \
+  uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \
+  __ASM ("pkhbt %0, %1, %2, lsl %3" : "=r" (__RES) :  "r" (__ARG1), "r" (__ARG2), "I" (ARG3)  ); \
+  __RES; \
+ })
+
+#define __PKHTB(ARG1,ARG2,ARG3) \
+__extension__ \
+({                          \
+  uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \
+  if (ARG3 == 0) \
+    __ASM ("pkhtb %0, %1, %2" : "=r" (__RES) :  "r" (__ARG1), "r" (__ARG2)  ); \
+  else \
+    __ASM ("pkhtb %0, %1, %2, asr %3" : "=r" (__RES) :  "r" (__ARG1), "r" (__ARG2), "I" (ARG3)  ); \
+  __RES; \
+ })
+
+
+__STATIC_FORCEINLINE int32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3)
+{
+ int32_t result;
+
+ __ASM ("smmla %0, %1, %2, %3" : "=r" (result): "r"  (op1), "r" (op2), "r" (op3) );
+ return(result);
+}
+
+#endif /* (__ARM_FEATURE_DSP == 1) */
+/*@} end of group CMSIS_SIMD_intrinsics */
+
+
+#pragma GCC diagnostic pop
+
+#endif /* __CMSIS_GCC_H */
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/cmsis_iccarm.h b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/cmsis_iccarm.h
new file mode 100644
index 0000000..65b824b
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/cmsis_iccarm.h
@@ -0,0 +1,1002 @@
+/**************************************************************************//**
+ * @file     cmsis_iccarm.h
+ * @brief    CMSIS compiler ICCARM (IAR Compiler for Arm) header file
+ * @version  V5.3.0
+ * @date     14. April 2021
+ ******************************************************************************/
+
+//------------------------------------------------------------------------------
+//
+// Copyright (c) 2017-2021 IAR Systems
+// Copyright (c) 2017-2021 Arm Limited. All rights reserved.
+//
+// SPDX-License-Identifier: Apache-2.0
+//
+// Licensed under the Apache License, Version 2.0 (the "License")
+// you may not use this file except in compliance with the License.
+// You may obtain a copy of the License at
+//     http://www.apache.org/licenses/LICENSE-2.0
+//
+// Unless required by applicable law or agreed to in writing, software
+// distributed under the License is distributed on an "AS IS" BASIS,
+// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+// See the License for the specific language governing permissions and
+// limitations under the License.
+//
+//------------------------------------------------------------------------------
+
+
+#ifndef __CMSIS_ICCARM_H__
+#define __CMSIS_ICCARM_H__
+
+#ifndef __ICCARM__
+  #error This file should only be compiled by ICCARM
+#endif
+
+#pragma system_include
+
+#define __IAR_FT _Pragma("inline=forced") __intrinsic
+
+#if (__VER__ >= 8000000)
+  #define __ICCARM_V8 1
+#else
+  #define __ICCARM_V8 0
+#endif
+
+#ifndef __ALIGNED
+  #if __ICCARM_V8
+    #define __ALIGNED(x) __attribute__((aligned(x)))
+  #elif (__VER__ >= 7080000)
+    /* Needs IAR language extensions */
+    #define __ALIGNED(x) __attribute__((aligned(x)))
+  #else
+    #warning No compiler specific solution for __ALIGNED.__ALIGNED is ignored.
+    #define __ALIGNED(x)
+  #endif
+#endif
+
+
+/* Define compiler macros for CPU architecture, used in CMSIS 5.
+ */
+#if __ARM_ARCH_6M__ || __ARM_ARCH_7M__ || __ARM_ARCH_7EM__ || __ARM_ARCH_8M_BASE__ || __ARM_ARCH_8M_MAIN__
+/* Macros already defined */
+#else
+  #if defined(__ARM8M_MAINLINE__) || defined(__ARM8EM_MAINLINE__)
+    #define __ARM_ARCH_8M_MAIN__ 1
+  #elif defined(__ARM8M_BASELINE__)
+    #define __ARM_ARCH_8M_BASE__ 1
+  #elif defined(__ARM_ARCH_PROFILE) && __ARM_ARCH_PROFILE == 'M'
+    #if __ARM_ARCH == 6
+      #define __ARM_ARCH_6M__ 1
+    #elif __ARM_ARCH == 7
+      #if __ARM_FEATURE_DSP
+        #define __ARM_ARCH_7EM__ 1
+      #else
+        #define __ARM_ARCH_7M__ 1
+      #endif
+    #endif /* __ARM_ARCH */
+  #endif /* __ARM_ARCH_PROFILE == 'M' */
+#endif
+
+/* Alternativ core deduction for older ICCARM's */
+#if !defined(__ARM_ARCH_6M__) && !defined(__ARM_ARCH_7M__) && !defined(__ARM_ARCH_7EM__) && \
+    !defined(__ARM_ARCH_8M_BASE__) && !defined(__ARM_ARCH_8M_MAIN__)
+  #if defined(__ARM6M__) && (__CORE__ == __ARM6M__)
+    #define __ARM_ARCH_6M__ 1
+  #elif defined(__ARM7M__) && (__CORE__ == __ARM7M__)
+    #define __ARM_ARCH_7M__ 1
+  #elif defined(__ARM7EM__) && (__CORE__ == __ARM7EM__)
+    #define __ARM_ARCH_7EM__  1
+  #elif defined(__ARM8M_BASELINE__) && (__CORE == __ARM8M_BASELINE__)
+    #define __ARM_ARCH_8M_BASE__ 1
+  #elif defined(__ARM8M_MAINLINE__) && (__CORE == __ARM8M_MAINLINE__)
+    #define __ARM_ARCH_8M_MAIN__ 1
+  #elif defined(__ARM8EM_MAINLINE__) && (__CORE == __ARM8EM_MAINLINE__)
+    #define __ARM_ARCH_8M_MAIN__ 1
+  #else
+    #error "Unknown target."
+  #endif
+#endif
+
+
+
+#if defined(__ARM_ARCH_6M__) && __ARM_ARCH_6M__==1
+  #define __IAR_M0_FAMILY  1
+#elif defined(__ARM_ARCH_8M_BASE__) && __ARM_ARCH_8M_BASE__==1
+  #define __IAR_M0_FAMILY  1
+#else
+  #define __IAR_M0_FAMILY  0
+#endif
+
+
+#ifndef __ASM
+  #define __ASM __asm
+#endif
+
+#ifndef   __COMPILER_BARRIER
+  #define __COMPILER_BARRIER() __ASM volatile("":::"memory")
+#endif
+
+#ifndef __INLINE
+  #define __INLINE inline
+#endif
+
+#ifndef   __NO_RETURN
+  #if __ICCARM_V8
+    #define __NO_RETURN __attribute__((__noreturn__))
+  #else
+    #define __NO_RETURN _Pragma("object_attribute=__noreturn")
+  #endif
+#endif
+
+#ifndef   __PACKED
+  #if __ICCARM_V8
+    #define __PACKED __attribute__((packed, aligned(1)))
+  #else
+    /* Needs IAR language extensions */
+    #define __PACKED __packed
+  #endif
+#endif
+
+#ifndef   __PACKED_STRUCT
+  #if __ICCARM_V8
+    #define __PACKED_STRUCT struct __attribute__((packed, aligned(1)))
+  #else
+    /* Needs IAR language extensions */
+    #define __PACKED_STRUCT __packed struct
+  #endif
+#endif
+
+#ifndef   __PACKED_UNION
+  #if __ICCARM_V8
+    #define __PACKED_UNION union __attribute__((packed, aligned(1)))
+  #else
+    /* Needs IAR language extensions */
+    #define __PACKED_UNION __packed union
+  #endif
+#endif
+
+#ifndef   __RESTRICT
+  #if __ICCARM_V8
+    #define __RESTRICT            __restrict
+  #else
+    /* Needs IAR language extensions */
+    #define __RESTRICT            restrict
+  #endif
+#endif
+
+#ifndef   __STATIC_INLINE
+  #define __STATIC_INLINE       static inline
+#endif
+
+#ifndef   __FORCEINLINE
+  #define __FORCEINLINE         _Pragma("inline=forced")
+#endif
+
+#ifndef   __STATIC_FORCEINLINE
+  #define __STATIC_FORCEINLINE  __FORCEINLINE __STATIC_INLINE
+#endif
+
+#ifndef __UNALIGNED_UINT16_READ
+#pragma language=save
+#pragma language=extended
+__IAR_FT uint16_t __iar_uint16_read(void const *ptr)
+{
+  return *(__packed uint16_t*)(ptr);
+}
+#pragma language=restore
+#define __UNALIGNED_UINT16_READ(PTR) __iar_uint16_read(PTR)
+#endif
+
+
+#ifndef __UNALIGNED_UINT16_WRITE
+#pragma language=save
+#pragma language=extended
+__IAR_FT void __iar_uint16_write(void const *ptr, uint16_t val)
+{
+  *(__packed uint16_t*)(ptr) = val;;
+}
+#pragma language=restore
+#define __UNALIGNED_UINT16_WRITE(PTR,VAL) __iar_uint16_write(PTR,VAL)
+#endif
+
+#ifndef __UNALIGNED_UINT32_READ
+#pragma language=save
+#pragma language=extended
+__IAR_FT uint32_t __iar_uint32_read(void const *ptr)
+{
+  return *(__packed uint32_t*)(ptr);
+}
+#pragma language=restore
+#define __UNALIGNED_UINT32_READ(PTR) __iar_uint32_read(PTR)
+#endif
+
+#ifndef __UNALIGNED_UINT32_WRITE
+#pragma language=save
+#pragma language=extended
+__IAR_FT void __iar_uint32_write(void const *ptr, uint32_t val)
+{
+  *(__packed uint32_t*)(ptr) = val;;
+}
+#pragma language=restore
+#define __UNALIGNED_UINT32_WRITE(PTR,VAL) __iar_uint32_write(PTR,VAL)
+#endif
+
+#ifndef __UNALIGNED_UINT32   /* deprecated */
+#pragma language=save
+#pragma language=extended
+__packed struct  __iar_u32 { uint32_t v; };
+#pragma language=restore
+#define __UNALIGNED_UINT32(PTR) (((struct __iar_u32 *)(PTR))->v)
+#endif
+
+#ifndef   __USED
+  #if __ICCARM_V8
+    #define __USED __attribute__((used))
+  #else
+    #define __USED _Pragma("__root")
+  #endif
+#endif
+
+#undef __WEAK                           /* undo the definition from DLib_Defaults.h */
+#ifndef   __WEAK
+  #if __ICCARM_V8
+    #define __WEAK __attribute__((weak))
+  #else
+    #define __WEAK _Pragma("__weak")
+  #endif
+#endif
+
+#ifndef __PROGRAM_START
+#define __PROGRAM_START           __iar_program_start
+#endif
+
+#ifndef __INITIAL_SP
+#define __INITIAL_SP              CSTACK$$Limit
+#endif
+
+#ifndef __STACK_LIMIT
+#define __STACK_LIMIT             CSTACK$$Base
+#endif
+
+#ifndef __VECTOR_TABLE
+#define __VECTOR_TABLE            __vector_table
+#endif
+
+#ifndef __VECTOR_TABLE_ATTRIBUTE
+#define __VECTOR_TABLE_ATTRIBUTE  @".intvec"
+#endif
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+#ifndef __STACK_SEAL
+#define __STACK_SEAL              STACKSEAL$$Base
+#endif
+
+#ifndef __TZ_STACK_SEAL_SIZE
+#define __TZ_STACK_SEAL_SIZE      8U
+#endif
+
+#ifndef __TZ_STACK_SEAL_VALUE
+#define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
+#endif
+
+__STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
+  *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
+}
+#endif
+
+#ifndef __ICCARM_INTRINSICS_VERSION__
+  #define __ICCARM_INTRINSICS_VERSION__  0
+#endif
+
+#if __ICCARM_INTRINSICS_VERSION__ == 2
+
+  #if defined(__CLZ)
+    #undef __CLZ
+  #endif
+  #if defined(__REVSH)
+    #undef __REVSH
+  #endif
+  #if defined(__RBIT)
+    #undef __RBIT
+  #endif
+  #if defined(__SSAT)
+    #undef __SSAT
+  #endif
+  #if defined(__USAT)
+    #undef __USAT
+  #endif
+
+  #include "iccarm_builtin.h"
+
+  #define __disable_fault_irq __iar_builtin_disable_fiq
+  #define __disable_irq       __iar_builtin_disable_interrupt
+  #define __enable_fault_irq  __iar_builtin_enable_fiq
+  #define __enable_irq        __iar_builtin_enable_interrupt
+  #define __arm_rsr           __iar_builtin_rsr
+  #define __arm_wsr           __iar_builtin_wsr
+
+
+  #define __get_APSR()                (__arm_rsr("APSR"))
+  #define __get_BASEPRI()             (__arm_rsr("BASEPRI"))
+  #define __get_CONTROL()             (__arm_rsr("CONTROL"))
+  #define __get_FAULTMASK()           (__arm_rsr("FAULTMASK"))
+
+  #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+       (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
+    #define __get_FPSCR()             (__arm_rsr("FPSCR"))
+    #define __set_FPSCR(VALUE)        (__arm_wsr("FPSCR", (VALUE)))
+  #else
+    #define __get_FPSCR()             ( 0 )
+    #define __set_FPSCR(VALUE)        ((void)VALUE)
+  #endif
+
+  #define __get_IPSR()                (__arm_rsr("IPSR"))
+  #define __get_MSP()                 (__arm_rsr("MSP"))
+  #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+       (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+    // without main extensions, the non-secure MSPLIM is RAZ/WI
+    #define __get_MSPLIM()            (0U)
+  #else
+    #define __get_MSPLIM()            (__arm_rsr("MSPLIM"))
+  #endif
+  #define __get_PRIMASK()             (__arm_rsr("PRIMASK"))
+  #define __get_PSP()                 (__arm_rsr("PSP"))
+
+  #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+       (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+    // without main extensions, the non-secure PSPLIM is RAZ/WI
+    #define __get_PSPLIM()            (0U)
+  #else
+    #define __get_PSPLIM()            (__arm_rsr("PSPLIM"))
+  #endif
+
+  #define __get_xPSR()                (__arm_rsr("xPSR"))
+
+  #define __set_BASEPRI(VALUE)        (__arm_wsr("BASEPRI", (VALUE)))
+  #define __set_BASEPRI_MAX(VALUE)    (__arm_wsr("BASEPRI_MAX", (VALUE)))
+
+__STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
+{
+  __arm_wsr("CONTROL", control);
+  __iar_builtin_ISB();
+}
+
+  #define __set_FAULTMASK(VALUE)      (__arm_wsr("FAULTMASK", (VALUE)))
+  #define __set_MSP(VALUE)            (__arm_wsr("MSP", (VALUE)))
+
+  #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+       (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+    // without main extensions, the non-secure MSPLIM is RAZ/WI
+    #define __set_MSPLIM(VALUE)       ((void)(VALUE))
+  #else
+    #define __set_MSPLIM(VALUE)       (__arm_wsr("MSPLIM", (VALUE)))
+  #endif
+  #define __set_PRIMASK(VALUE)        (__arm_wsr("PRIMASK", (VALUE)))
+  #define __set_PSP(VALUE)            (__arm_wsr("PSP", (VALUE)))
+  #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+       (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+    // without main extensions, the non-secure PSPLIM is RAZ/WI
+    #define __set_PSPLIM(VALUE)       ((void)(VALUE))
+  #else
+    #define __set_PSPLIM(VALUE)       (__arm_wsr("PSPLIM", (VALUE)))
+  #endif
+
+  #define __TZ_get_CONTROL_NS()       (__arm_rsr("CONTROL_NS"))
+
+__STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
+{
+  __arm_wsr("CONTROL_NS", control);
+  __iar_builtin_ISB();
+}
+
+  #define __TZ_get_PSP_NS()           (__arm_rsr("PSP_NS"))
+  #define __TZ_set_PSP_NS(VALUE)      (__arm_wsr("PSP_NS", (VALUE)))
+  #define __TZ_get_MSP_NS()           (__arm_rsr("MSP_NS"))
+  #define __TZ_set_MSP_NS(VALUE)      (__arm_wsr("MSP_NS", (VALUE)))
+  #define __TZ_get_SP_NS()            (__arm_rsr("SP_NS"))
+  #define __TZ_set_SP_NS(VALUE)       (__arm_wsr("SP_NS", (VALUE)))
+  #define __TZ_get_PRIMASK_NS()       (__arm_rsr("PRIMASK_NS"))
+  #define __TZ_set_PRIMASK_NS(VALUE)  (__arm_wsr("PRIMASK_NS", (VALUE)))
+  #define __TZ_get_BASEPRI_NS()       (__arm_rsr("BASEPRI_NS"))
+  #define __TZ_set_BASEPRI_NS(VALUE)  (__arm_wsr("BASEPRI_NS", (VALUE)))
+  #define __TZ_get_FAULTMASK_NS()     (__arm_rsr("FAULTMASK_NS"))
+  #define __TZ_set_FAULTMASK_NS(VALUE)(__arm_wsr("FAULTMASK_NS", (VALUE)))
+
+  #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+       (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
+    // without main extensions, the non-secure PSPLIM is RAZ/WI
+    #define __TZ_get_PSPLIM_NS()      (0U)
+    #define __TZ_set_PSPLIM_NS(VALUE) ((void)(VALUE))
+  #else
+    #define __TZ_get_PSPLIM_NS()      (__arm_rsr("PSPLIM_NS"))
+    #define __TZ_set_PSPLIM_NS(VALUE) (__arm_wsr("PSPLIM_NS", (VALUE)))
+  #endif
+
+  #define __TZ_get_MSPLIM_NS()        (__arm_rsr("MSPLIM_NS"))
+  #define __TZ_set_MSPLIM_NS(VALUE)   (__arm_wsr("MSPLIM_NS", (VALUE)))
+
+  #define __NOP     __iar_builtin_no_operation
+
+  #define __CLZ     __iar_builtin_CLZ
+  #define __CLREX   __iar_builtin_CLREX
+
+  #define __DMB     __iar_builtin_DMB
+  #define __DSB     __iar_builtin_DSB
+  #define __ISB     __iar_builtin_ISB
+
+  #define __LDREXB  __iar_builtin_LDREXB
+  #define __LDREXH  __iar_builtin_LDREXH
+  #define __LDREXW  __iar_builtin_LDREX
+
+  #define __RBIT    __iar_builtin_RBIT
+  #define __REV     __iar_builtin_REV
+  #define __REV16   __iar_builtin_REV16
+
+  __IAR_FT int16_t __REVSH(int16_t val)
+  {
+    return (int16_t) __iar_builtin_REVSH(val);
+  }
+
+  #define __ROR     __iar_builtin_ROR
+  #define __RRX     __iar_builtin_RRX
+
+  #define __SEV     __iar_builtin_SEV
+
+  #if !__IAR_M0_FAMILY
+    #define __SSAT    __iar_builtin_SSAT
+  #endif
+
+  #define __STREXB  __iar_builtin_STREXB
+  #define __STREXH  __iar_builtin_STREXH
+  #define __STREXW  __iar_builtin_STREX
+
+  #if !__IAR_M0_FAMILY
+    #define __USAT    __iar_builtin_USAT
+  #endif
+
+  #define __WFE     __iar_builtin_WFE
+  #define __WFI     __iar_builtin_WFI
+
+  #if __ARM_MEDIA__
+    #define __SADD8   __iar_builtin_SADD8
+    #define __QADD8   __iar_builtin_QADD8
+    #define __SHADD8  __iar_builtin_SHADD8
+    #define __UADD8   __iar_builtin_UADD8
+    #define __UQADD8  __iar_builtin_UQADD8
+    #define __UHADD8  __iar_builtin_UHADD8
+    #define __SSUB8   __iar_builtin_SSUB8
+    #define __QSUB8   __iar_builtin_QSUB8
+    #define __SHSUB8  __iar_builtin_SHSUB8
+    #define __USUB8   __iar_builtin_USUB8
+    #define __UQSUB8  __iar_builtin_UQSUB8
+    #define __UHSUB8  __iar_builtin_UHSUB8
+    #define __SADD16  __iar_builtin_SADD16
+    #define __QADD16  __iar_builtin_QADD16
+    #define __SHADD16 __iar_builtin_SHADD16
+    #define __UADD16  __iar_builtin_UADD16
+    #define __UQADD16 __iar_builtin_UQADD16
+    #define __UHADD16 __iar_builtin_UHADD16
+    #define __SSUB16  __iar_builtin_SSUB16
+    #define __QSUB16  __iar_builtin_QSUB16
+    #define __SHSUB16 __iar_builtin_SHSUB16
+    #define __USUB16  __iar_builtin_USUB16
+    #define __UQSUB16 __iar_builtin_UQSUB16
+    #define __UHSUB16 __iar_builtin_UHSUB16
+    #define __SASX    __iar_builtin_SASX
+    #define __QASX    __iar_builtin_QASX
+    #define __SHASX   __iar_builtin_SHASX
+    #define __UASX    __iar_builtin_UASX
+    #define __UQASX   __iar_builtin_UQASX
+    #define __UHASX   __iar_builtin_UHASX
+    #define __SSAX    __iar_builtin_SSAX
+    #define __QSAX    __iar_builtin_QSAX
+    #define __SHSAX   __iar_builtin_SHSAX
+    #define __USAX    __iar_builtin_USAX
+    #define __UQSAX   __iar_builtin_UQSAX
+    #define __UHSAX   __iar_builtin_UHSAX
+    #define __USAD8   __iar_builtin_USAD8
+    #define __USADA8  __iar_builtin_USADA8
+    #define __SSAT16  __iar_builtin_SSAT16
+    #define __USAT16  __iar_builtin_USAT16
+    #define __UXTB16  __iar_builtin_UXTB16
+    #define __UXTAB16 __iar_builtin_UXTAB16
+    #define __SXTB16  __iar_builtin_SXTB16
+    #define __SXTAB16 __iar_builtin_SXTAB16
+    #define __SMUAD   __iar_builtin_SMUAD
+    #define __SMUADX  __iar_builtin_SMUADX
+    #define __SMMLA   __iar_builtin_SMMLA
+    #define __SMLAD   __iar_builtin_SMLAD
+    #define __SMLADX  __iar_builtin_SMLADX
+    #define __SMLALD  __iar_builtin_SMLALD
+    #define __SMLALDX __iar_builtin_SMLALDX
+    #define __SMUSD   __iar_builtin_SMUSD
+    #define __SMUSDX  __iar_builtin_SMUSDX
+    #define __SMLSD   __iar_builtin_SMLSD
+    #define __SMLSDX  __iar_builtin_SMLSDX
+    #define __SMLSLD  __iar_builtin_SMLSLD
+    #define __SMLSLDX __iar_builtin_SMLSLDX
+    #define __SEL     __iar_builtin_SEL
+    #define __QADD    __iar_builtin_QADD
+    #define __QSUB    __iar_builtin_QSUB
+    #define __PKHBT   __iar_builtin_PKHBT
+    #define __PKHTB   __iar_builtin_PKHTB
+  #endif
+
+#else /* __ICCARM_INTRINSICS_VERSION__ == 2 */
+
+  #if __IAR_M0_FAMILY
+   /* Avoid clash between intrinsics.h and arm_math.h when compiling for Cortex-M0. */
+    #define __CLZ  __cmsis_iar_clz_not_active
+    #define __SSAT __cmsis_iar_ssat_not_active
+    #define __USAT __cmsis_iar_usat_not_active
+    #define __RBIT __cmsis_iar_rbit_not_active
+    #define __get_APSR  __cmsis_iar_get_APSR_not_active
+  #endif
+
+
+  #if (!((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+         (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     ))
+    #define __get_FPSCR __cmsis_iar_get_FPSR_not_active
+    #define __set_FPSCR __cmsis_iar_set_FPSR_not_active
+  #endif
+
+  #ifdef __INTRINSICS_INCLUDED
+  #error intrinsics.h is already included previously!
+  #endif
+
+  #include <intrinsics.h>
+
+  #if __IAR_M0_FAMILY
+   /* Avoid clash between intrinsics.h and arm_math.h when compiling for Cortex-M0. */
+    #undef __CLZ
+    #undef __SSAT
+    #undef __USAT
+    #undef __RBIT
+    #undef __get_APSR
+
+    __STATIC_INLINE uint8_t __CLZ(uint32_t data)
+    {
+      if (data == 0U) { return 32U; }
+
+      uint32_t count = 0U;
+      uint32_t mask = 0x80000000U;
+
+      while ((data & mask) == 0U)
+      {
+        count += 1U;
+        mask = mask >> 1U;
+      }
+      return count;
+    }
+
+    __STATIC_INLINE uint32_t __RBIT(uint32_t v)
+    {
+      uint8_t sc = 31U;
+      uint32_t r = v;
+      for (v >>= 1U; v; v >>= 1U)
+      {
+        r <<= 1U;
+        r |= v & 1U;
+        sc--;
+      }
+      return (r << sc);
+    }
+
+    __STATIC_INLINE  uint32_t __get_APSR(void)
+    {
+      uint32_t res;
+      __asm("MRS      %0,APSR" : "=r" (res));
+      return res;
+    }
+
+  #endif
+
+  #if (!((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
+         (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     ))
+    #undef __get_FPSCR
+    #undef __set_FPSCR
+    #define __get_FPSCR()       (0)
+    #define __set_FPSCR(VALUE)  ((void)VALUE)
+  #endif
+
+  #pragma diag_suppress=Pe940
+  #pragma diag_suppress=Pe177
+
+  #define __enable_irq    __enable_interrupt
+  #define __disable_irq   __disable_interrupt
+  #define __NOP           __no_operation
+
+  #define __get_xPSR      __get_PSR
+
+  #if (!defined(__ARM_ARCH_6M__) || __ARM_ARCH_6M__==0)
+
+    __IAR_FT uint32_t __LDREXW(uint32_t volatile *ptr)
+    {
+      return __LDREX((unsigned long *)ptr);
+    }
+
+    __IAR_FT uint32_t __STREXW(uint32_t value, uint32_t volatile *ptr)
+    {
+      return __STREX(value, (unsigned long *)ptr);
+    }
+  #endif
+
+
+  /* __CORTEX_M is defined in core_cm0.h, core_cm3.h and core_cm4.h. */
+  #if (__CORTEX_M >= 0x03)
+
+    __IAR_FT uint32_t __RRX(uint32_t value)
+    {
+      uint32_t result;
+      __ASM volatile("RRX      %0, %1" : "=r"(result) : "r" (value));
+      return(result);
+    }
+
+    __IAR_FT void __set_BASEPRI_MAX(uint32_t value)
+    {
+      __asm volatile("MSR      BASEPRI_MAX,%0"::"r" (value));
+    }
+
+
+    #define __enable_fault_irq  __enable_fiq
+    #define __disable_fault_irq __disable_fiq
+
+
+  #endif /* (__CORTEX_M >= 0x03) */
+
+  __IAR_FT uint32_t __ROR(uint32_t op1, uint32_t op2)
+  {
+    return (op1 >> op2) | (op1 << ((sizeof(op1)*8)-op2));
+  }
+
+  #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+       (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
+
+   __IAR_FT uint32_t __get_MSPLIM(void)
+    {
+      uint32_t res;
+    #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+         (!defined (__ARM_FEATURE_CMSE  ) || (__ARM_FEATURE_CMSE   < 3)))
+      // without main extensions, the non-secure MSPLIM is RAZ/WI
+      res = 0U;
+    #else
+      __asm volatile("MRS      %0,MSPLIM" : "=r" (res));
+    #endif
+      return res;
+    }
+
+    __IAR_FT void   __set_MSPLIM(uint32_t value)
+    {
+    #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+         (!defined (__ARM_FEATURE_CMSE  ) || (__ARM_FEATURE_CMSE   < 3)))
+      // without main extensions, the non-secure MSPLIM is RAZ/WI
+      (void)value;
+    #else
+      __asm volatile("MSR      MSPLIM,%0" :: "r" (value));
+    #endif
+    }
+
+    __IAR_FT uint32_t __get_PSPLIM(void)
+    {
+      uint32_t res;
+    #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+         (!defined (__ARM_FEATURE_CMSE  ) || (__ARM_FEATURE_CMSE   < 3)))
+      // without main extensions, the non-secure PSPLIM is RAZ/WI
+      res = 0U;
+    #else
+      __asm volatile("MRS      %0,PSPLIM" : "=r" (res));
+    #endif
+      return res;
+    }
+
+    __IAR_FT void   __set_PSPLIM(uint32_t value)
+    {
+    #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+         (!defined (__ARM_FEATURE_CMSE  ) || (__ARM_FEATURE_CMSE   < 3)))
+      // without main extensions, the non-secure PSPLIM is RAZ/WI
+      (void)value;
+    #else
+      __asm volatile("MSR      PSPLIM,%0" :: "r" (value));
+    #endif
+    }
+
+    __IAR_FT uint32_t __TZ_get_CONTROL_NS(void)
+    {
+      uint32_t res;
+      __asm volatile("MRS      %0,CONTROL_NS" : "=r" (res));
+      return res;
+    }
+
+    __IAR_FT void   __TZ_set_CONTROL_NS(uint32_t value)
+    {
+      __asm volatile("MSR      CONTROL_NS,%0" :: "r" (value));
+      __iar_builtin_ISB();
+    }
+
+    __IAR_FT uint32_t   __TZ_get_PSP_NS(void)
+    {
+      uint32_t res;
+      __asm volatile("MRS      %0,PSP_NS" : "=r" (res));
+      return res;
+    }
+
+    __IAR_FT void   __TZ_set_PSP_NS(uint32_t value)
+    {
+      __asm volatile("MSR      PSP_NS,%0" :: "r" (value));
+    }
+
+    __IAR_FT uint32_t   __TZ_get_MSP_NS(void)
+    {
+      uint32_t res;
+      __asm volatile("MRS      %0,MSP_NS" : "=r" (res));
+      return res;
+    }
+
+    __IAR_FT void   __TZ_set_MSP_NS(uint32_t value)
+    {
+      __asm volatile("MSR      MSP_NS,%0" :: "r" (value));
+    }
+
+    __IAR_FT uint32_t   __TZ_get_SP_NS(void)
+    {
+      uint32_t res;
+      __asm volatile("MRS      %0,SP_NS" : "=r" (res));
+      return res;
+    }
+    __IAR_FT void   __TZ_set_SP_NS(uint32_t value)
+    {
+      __asm volatile("MSR      SP_NS,%0" :: "r" (value));
+    }
+
+    __IAR_FT uint32_t   __TZ_get_PRIMASK_NS(void)
+    {
+      uint32_t res;
+      __asm volatile("MRS      %0,PRIMASK_NS" : "=r" (res));
+      return res;
+    }
+
+    __IAR_FT void   __TZ_set_PRIMASK_NS(uint32_t value)
+    {
+      __asm volatile("MSR      PRIMASK_NS,%0" :: "r" (value));
+    }
+
+    __IAR_FT uint32_t   __TZ_get_BASEPRI_NS(void)
+    {
+      uint32_t res;
+      __asm volatile("MRS      %0,BASEPRI_NS" : "=r" (res));
+      return res;
+    }
+
+    __IAR_FT void   __TZ_set_BASEPRI_NS(uint32_t value)
+    {
+      __asm volatile("MSR      BASEPRI_NS,%0" :: "r" (value));
+    }
+
+    __IAR_FT uint32_t   __TZ_get_FAULTMASK_NS(void)
+    {
+      uint32_t res;
+      __asm volatile("MRS      %0,FAULTMASK_NS" : "=r" (res));
+      return res;
+    }
+
+    __IAR_FT void   __TZ_set_FAULTMASK_NS(uint32_t value)
+    {
+      __asm volatile("MSR      FAULTMASK_NS,%0" :: "r" (value));
+    }
+
+    __IAR_FT uint32_t   __TZ_get_PSPLIM_NS(void)
+    {
+      uint32_t res;
+    #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+         (!defined (__ARM_FEATURE_CMSE  ) || (__ARM_FEATURE_CMSE   < 3)))
+      // without main extensions, the non-secure PSPLIM is RAZ/WI
+      res = 0U;
+    #else
+      __asm volatile("MRS      %0,PSPLIM_NS" : "=r" (res));
+    #endif
+      return res;
+    }
+
+    __IAR_FT void   __TZ_set_PSPLIM_NS(uint32_t value)
+    {
+    #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
+         (!defined (__ARM_FEATURE_CMSE  ) || (__ARM_FEATURE_CMSE   < 3)))
+      // without main extensions, the non-secure PSPLIM is RAZ/WI
+      (void)value;
+    #else
+      __asm volatile("MSR      PSPLIM_NS,%0" :: "r" (value));
+    #endif
+    }
+
+    __IAR_FT uint32_t   __TZ_get_MSPLIM_NS(void)
+    {
+      uint32_t res;
+      __asm volatile("MRS      %0,MSPLIM_NS" : "=r" (res));
+      return res;
+    }
+
+    __IAR_FT void   __TZ_set_MSPLIM_NS(uint32_t value)
+    {
+      __asm volatile("MSR      MSPLIM_NS,%0" :: "r" (value));
+    }
+
+  #endif /* __ARM_ARCH_8M_MAIN__ or __ARM_ARCH_8M_BASE__ */
+
+#endif   /* __ICCARM_INTRINSICS_VERSION__ == 2 */
+
+#define __BKPT(value)    __asm volatile ("BKPT     %0" : : "i"(value))
+
+#if __IAR_M0_FAMILY
+  __STATIC_INLINE int32_t __SSAT(int32_t val, uint32_t sat)
+  {
+    if ((sat >= 1U) && (sat <= 32U))
+    {
+      const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
+      const int32_t min = -1 - max ;
+      if (val > max)
+      {
+        return max;
+      }
+      else if (val < min)
+      {
+        return min;
+      }
+    }
+    return val;
+  }
+
+  __STATIC_INLINE uint32_t __USAT(int32_t val, uint32_t sat)
+  {
+    if (sat <= 31U)
+    {
+      const uint32_t max = ((1U << sat) - 1U);
+      if (val > (int32_t)max)
+      {
+        return max;
+      }
+      else if (val < 0)
+      {
+        return 0U;
+      }
+    }
+    return (uint32_t)val;
+  }
+#endif
+
+#if (__CORTEX_M >= 0x03)   /* __CORTEX_M is defined in core_cm0.h, core_cm3.h and core_cm4.h. */
+
+  __IAR_FT uint8_t __LDRBT(volatile uint8_t *addr)
+  {
+    uint32_t res;
+    __ASM volatile ("LDRBT %0, [%1]" : "=r" (res) : "r" (addr) : "memory");
+    return ((uint8_t)res);
+  }
+
+  __IAR_FT uint16_t __LDRHT(volatile uint16_t *addr)
+  {
+    uint32_t res;
+    __ASM volatile ("LDRHT %0, [%1]" : "=r" (res) : "r" (addr) : "memory");
+    return ((uint16_t)res);
+  }
+
+  __IAR_FT uint32_t __LDRT(volatile uint32_t *addr)
+  {
+    uint32_t res;
+    __ASM volatile ("LDRT %0, [%1]" : "=r" (res) : "r" (addr) : "memory");
+    return res;
+  }
+
+  __IAR_FT void __STRBT(uint8_t value, volatile uint8_t *addr)
+  {
+    __ASM volatile ("STRBT %1, [%0]" : : "r" (addr), "r" ((uint32_t)value) : "memory");
+  }
+
+  __IAR_FT void __STRHT(uint16_t value, volatile uint16_t *addr)
+  {
+    __ASM volatile ("STRHT %1, [%0]" : : "r" (addr), "r" ((uint32_t)value) : "memory");
+  }
+
+  __IAR_FT void __STRT(uint32_t value, volatile uint32_t *addr)
+  {
+    __ASM volatile ("STRT %1, [%0]" : : "r" (addr), "r" (value) : "memory");
+  }
+
+#endif /* (__CORTEX_M >= 0x03) */
+
+#if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
+     (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
+
+
+  __IAR_FT uint8_t __LDAB(volatile uint8_t *ptr)
+  {
+    uint32_t res;
+    __ASM volatile ("LDAB %0, [%1]" : "=r" (res) : "r" (ptr) : "memory");
+    return ((uint8_t)res);
+  }
+
+  __IAR_FT uint16_t __LDAH(volatile uint16_t *ptr)
+  {
+    uint32_t res;
+    __ASM volatile ("LDAH %0, [%1]" : "=r" (res) : "r" (ptr) : "memory");
+    return ((uint16_t)res);
+  }
+
+  __IAR_FT uint32_t __LDA(volatile uint32_t *ptr)
+  {
+    uint32_t res;
+    __ASM volatile ("LDA %0, [%1]" : "=r" (res) : "r" (ptr) : "memory");
+    return res;
+  }
+
+  __IAR_FT void __STLB(uint8_t value, volatile uint8_t *ptr)
+  {
+    __ASM volatile ("STLB %1, [%0]" :: "r" (ptr), "r" (value) : "memory");
+  }
+
+  __IAR_FT void __STLH(uint16_t value, volatile uint16_t *ptr)
+  {
+    __ASM volatile ("STLH %1, [%0]" :: "r" (ptr), "r" (value) : "memory");
+  }
+
+  __IAR_FT void __STL(uint32_t value, volatile uint32_t *ptr)
+  {
+    __ASM volatile ("STL %1, [%0]" :: "r" (ptr), "r" (value) : "memory");
+  }
+
+  __IAR_FT uint8_t __LDAEXB(volatile uint8_t *ptr)
+  {
+    uint32_t res;
+    __ASM volatile ("LDAEXB %0, [%1]" : "=r" (res) : "r" (ptr) : "memory");
+    return ((uint8_t)res);
+  }
+
+  __IAR_FT uint16_t __LDAEXH(volatile uint16_t *ptr)
+  {
+    uint32_t res;
+    __ASM volatile ("LDAEXH %0, [%1]" : "=r" (res) : "r" (ptr) : "memory");
+    return ((uint16_t)res);
+  }
+
+  __IAR_FT uint32_t __LDAEX(volatile uint32_t *ptr)
+  {
+    uint32_t res;
+    __ASM volatile ("LDAEX %0, [%1]" : "=r" (res) : "r" (ptr) : "memory");
+    return res;
+  }
+
+  __IAR_FT uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
+  {
+    uint32_t res;
+    __ASM volatile ("STLEXB %0, %2, [%1]" : "=r" (res) : "r" (ptr), "r" (value) : "memory");
+    return res;
+  }
+
+  __IAR_FT uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
+  {
+    uint32_t res;
+    __ASM volatile ("STLEXH %0, %2, [%1]" : "=r" (res) : "r" (ptr), "r" (value) : "memory");
+    return res;
+  }
+
+  __IAR_FT uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
+  {
+    uint32_t res;
+    __ASM volatile ("STLEX %0, %2, [%1]" : "=r" (res) : "r" (ptr), "r" (value) : "memory");
+    return res;
+  }
+
+#endif /* __ARM_ARCH_8M_MAIN__ or __ARM_ARCH_8M_BASE__ */
+
+#undef __IAR_FT
+#undef __IAR_M0_FAMILY
+#undef __ICCARM_V8
+
+#pragma diag_default=Pe940
+#pragma diag_default=Pe177
+
+#define __SXTB16_RORn(ARG1, ARG2) __SXTB16(__ROR(ARG1, ARG2))
+
+#define __SXTAB16_RORn(ARG1, ARG2, ARG3) __SXTAB16(ARG1, __ROR(ARG2, ARG3))
+
+#endif /* __CMSIS_ICCARM_H__ */
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/cmsis_version.h b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/cmsis_version.h
new file mode 100644
index 0000000..8b4765f
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/cmsis_version.h
@@ -0,0 +1,39 @@
+/**************************************************************************//**
+ * @file     cmsis_version.h
+ * @brief    CMSIS Core(M) Version definitions
+ * @version  V5.0.5
+ * @date     02. February 2022
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2022 ARM Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CMSIS_VERSION_H
+#define __CMSIS_VERSION_H
+
+/*  CMSIS Version definitions */
+#define __CM_CMSIS_VERSION_MAIN  ( 5U)                                      /*!< [31:16] CMSIS Core(M) main version */
+#define __CM_CMSIS_VERSION_SUB   ( 6U)                                      /*!< [15:0]  CMSIS Core(M) sub version */
+#define __CM_CMSIS_VERSION       ((__CM_CMSIS_VERSION_MAIN << 16U) | \
+                                   __CM_CMSIS_VERSION_SUB           )       /*!< CMSIS Core(M) version number */
+#endif
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_armv81mml.h b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_armv81mml.h
new file mode 100644
index 0000000..94128a1
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_armv81mml.h
@@ -0,0 +1,4228 @@
+/**************************************************************************//**
+ * @file     core_armv81mml.h
+ * @brief    CMSIS Armv8.1-M Mainline Core Peripheral Access Layer Header File
+ * @version  V1.4.2
+ * @date     13. October 2021
+ ******************************************************************************/
+/*
+ * Copyright (c) 2018-2021 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include                        /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header                   /* treat file as system include file */
+#elif defined ( __GNUC__ )
+  #pragma GCC diagnostic ignored "-Wpedantic"   /* disable pedantic warning due to unnamed structs/unions */
+#endif
+
+#ifndef __CORE_ARMV81MML_H_GENERIC
+#define __CORE_ARMV81MML_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_ARMV81MML
+  @{
+ */
+
+#include "cmsis_version.h"
+
+/*  CMSIS ARMV81MML definitions */
+#define __ARMv81MML_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                   /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __ARMv81MML_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                    /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __ARMv81MML_CMSIS_VERSION       ((__ARMv81MML_CMSIS_VERSION_MAIN << 16U) | \
+                                         __ARMv81MML_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                      (81U)                                       /*!< Cortex-M Core */
+
+#if defined ( __CC_ARM )
+  #error Legacy Arm Compiler does not support Armv8.1-M target architecture.
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_FP
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined(__ARM_FEATURE_DSP)
+    #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined(__ARM_FEATURE_DSP)
+    #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined(__ARM_FEATURE_DSP)
+    #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_ARMV81MML_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_ARMV81MML_H_DEPENDANT
+#define __CORE_ARMV81MML_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __ARMv81MML_REV
+    #define __ARMv81MML_REV               0x0000U
+    #warning "__ARMv81MML_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __FPU_PRESENT
+    #define __FPU_PRESENT             0U
+    #warning "__FPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #if __FPU_PRESENT != 0U
+    #ifndef __FPU_DP
+      #define __FPU_DP             0U
+      #warning "__FPU_DP not defined in device header file; using default!"
+    #endif
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __ICACHE_PRESENT
+    #define __ICACHE_PRESENT          0U
+    #warning "__ICACHE_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __DCACHE_PRESENT
+    #define __DCACHE_PRESENT          0U
+    #warning "__DCACHE_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __PMU_PRESENT
+    #define __PMU_PRESENT             0U
+    #warning "__PMU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #if __PMU_PRESENT != 0U
+    #ifndef __PMU_NUM_EVENTCNT
+      #define __PMU_NUM_EVENTCNT      2U
+      #warning "__PMU_NUM_EVENTCNT not defined in device header file; using default!"
+    #elif (__PMU_NUM_EVENTCNT > 31 || __PMU_NUM_EVENTCNT < 2)
+    #error "__PMU_NUM_EVENTCNT is out of range in device header file!" */
+    #endif
+  #endif
+
+  #ifndef __SAUREGION_PRESENT
+    #define __SAUREGION_PRESENT       0U
+    #warning "__SAUREGION_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __DSP_PRESENT
+    #define __DSP_PRESENT             0U
+    #warning "__DSP_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __VTOR_PRESENT
+    #define __VTOR_PRESENT             1U
+    #warning "__VTOR_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          3U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group ARMv81MML */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core Debug Register
+  - Core MPU Register
+  - Core SAU Register
+  - Core FPU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+#define APSR_Q_Pos                         27U                                            /*!< APSR: Q Position */
+#define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR: Q Mask */
+
+#define APSR_GE_Pos                        16U                                            /*!< APSR: GE Position */
+#define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR: GE Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
+#define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
+
+#define xPSR_IT_Pos                        25U                                            /*!< xPSR: IT Position */
+#define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR: IT Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_GE_Pos                        16U                                            /*!< xPSR: GE Position */
+#define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR: GE Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack-pointer select */
+    uint32_t FPCA:1;                     /*!< bit:      2  Floating-point context active */
+    uint32_t SFPA:1;                     /*!< bit:      3  Secure floating-point active */
+    uint32_t _reserved1:28;              /*!< bit:  4..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SFPA_Pos                    3U                                            /*!< CONTROL: SFPA Position */
+#define CONTROL_SFPA_Msk                   (1UL << CONTROL_SFPA_Pos)                      /*!< CONTROL: SFPA Mask */
+
+#define CONTROL_FPCA_Pos                    2U                                            /*!< CONTROL: FPCA Position */
+#define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONTROL: FPCA Mask */
+
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[16U];              /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[16U];
+  __IOM uint32_t ICER[16U];              /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RSERVED1[16U];
+  __IOM uint32_t ISPR[16U];              /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[16U];
+  __IOM uint32_t ICPR[16U];              /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[16U];
+  __IOM uint32_t IABR[16U];              /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
+        uint32_t RESERVED4[16U];
+  __IOM uint32_t ITNS[16U];              /*!< Offset: 0x280 (R/W)  Interrupt Non-Secure State Register */
+        uint32_t RESERVED5[16U];
+  __IOM uint8_t  IPR[496U];              /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
+        uint32_t RESERVED6[580U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
+}  NVIC_Type;
+
+/* Software Triggered Interrupt Register Definitions */
+#define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: INTLINESNUM Position */
+#define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+  __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+  __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register */
+  __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
+  __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
+  __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register */
+  __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
+  __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register */
+  __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
+  __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
+  __IM  uint32_t ID_AFR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
+  __IM  uint32_t ID_MMFR[4U];            /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
+  __IM  uint32_t ID_ISAR[6U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register */
+  __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
+  __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
+  __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
+  __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
+  __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register */
+  __IOM uint32_t NSACR;                  /*!< Offset: 0x08C (R/W)  Non-Secure Access Control Register */
+        uint32_t RESERVED7[21U];
+  __IOM uint32_t SFSR;                   /*!< Offset: 0x0E4 (R/W)  Secure Fault Status Register */
+  __IOM uint32_t SFAR;                   /*!< Offset: 0x0E8 (R/W)  Secure Fault Address Register */
+        uint32_t RESERVED3[69U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Register */
+  __IOM uint32_t RFSR;                   /*!< Offset: 0x204 (R/W)  RAS Fault Status Register */
+        uint32_t RESERVED4[14U];
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1 */
+  __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2 */
+        uint32_t RESERVED5[1U];
+  __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
+        uint32_t RESERVED6[1U];
+  __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU */
+  __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC */
+  __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
+  __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
+  __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
+  __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
+  __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by MVA to PoC */
+  __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by Set-way */
+  __OM  uint32_t BPIALL;                 /*!< Offset: 0x278 ( /W)  Branch Predictor Invalidate All */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_PENDNMISET_Pos            31U                                            /*!< SCB ICSR: PENDNMISET Position */
+#define SCB_ICSR_PENDNMISET_Msk            (1UL << SCB_ICSR_PENDNMISET_Pos)               /*!< SCB ICSR: PENDNMISET Mask */
+
+#define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */
+#define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */
+
+#define SCB_ICSR_PENDNMICLR_Pos            30U                                            /*!< SCB ICSR: PENDNMICLR Position */
+#define SCB_ICSR_PENDNMICLR_Msk            (1UL << SCB_ICSR_PENDNMICLR_Pos)               /*!< SCB ICSR: PENDNMICLR Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_STTNS_Pos                 24U                                            /*!< SCB ICSR: STTNS Position (Security Extension) */
+#define SCB_ICSR_STTNS_Msk                 (1UL << SCB_ICSR_STTNS_Pos)                    /*!< SCB ICSR: STTNS Mask (Security Extension) */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
+#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Vector Table Offset Register Definitions */
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_PRIS_Pos                 14U                                            /*!< SCB AIRCR: PRIS Position */
+#define SCB_AIRCR_PRIS_Msk                 (1UL << SCB_AIRCR_PRIS_Pos)                    /*!< SCB AIRCR: PRIS Mask */
+
+#define SCB_AIRCR_BFHFNMINS_Pos            13U                                            /*!< SCB AIRCR: BFHFNMINS Position */
+#define SCB_AIRCR_BFHFNMINS_Msk            (1UL << SCB_AIRCR_BFHFNMINS_Pos)               /*!< SCB AIRCR: BFHFNMINS Mask */
+
+#define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB AIRCR: PRIGROUP Position */
+#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB AIRCR: PRIGROUP Mask */
+
+#define SCB_AIRCR_IESB_Pos                  5U                                            /*!< SCB AIRCR: Implicit ESB Enable Position */
+#define SCB_AIRCR_IESB_Msk                 (1UL << SCB_AIRCR_IESB_Pos)                    /*!< SCB AIRCR: Implicit ESB Enable Mask */
+
+#define SCB_AIRCR_DIT_Pos                   4U                                            /*!< SCB AIRCR: Data Independent Timing Position */
+#define SCB_AIRCR_DIT_Msk                  (1UL << SCB_AIRCR_DIT_Pos)                     /*!< SCB AIRCR: Data Independent Timing Mask */
+
+#define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            /*!< SCB AIRCR: SYSRESETREQS Position */
+#define SCB_AIRCR_SYSRESETREQS_Msk         (1UL << SCB_AIRCR_SYSRESETREQS_Pos)            /*!< SCB AIRCR: SYSRESETREQS Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEPS_Pos              3U                                            /*!< SCB SCR: SLEEPDEEPS Position */
+#define SCB_SCR_SLEEPDEEPS_Msk             (1UL << SCB_SCR_SLEEPDEEPS_Pos)                /*!< SCB SCR: SLEEPDEEPS Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_TRD_Pos                    20U                                            /*!< SCB CCR: TRD Position */
+#define SCB_CCR_TRD_Msk                    (1UL << SCB_CCR_TRD_Pos)                       /*!< SCB CCR: TRD Mask */
+
+#define SCB_CCR_LOB_Pos                    19U                                            /*!< SCB CCR: LOB Position */
+#define SCB_CCR_LOB_Msk                    (1UL << SCB_CCR_LOB_Pos)                       /*!< SCB CCR: LOB Mask */
+
+#define SCB_CCR_BP_Pos                     18U                                            /*!< SCB CCR: BP Position */
+#define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB CCR: BP Mask */
+
+#define SCB_CCR_IC_Pos                     17U                                            /*!< SCB CCR: IC Position */
+#define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB CCR: IC Mask */
+
+#define SCB_CCR_DC_Pos                     16U                                            /*!< SCB CCR: DC Position */
+#define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB CCR: DC Mask */
+
+#define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            /*!< SCB CCR: STKOFHFNMIGN Position */
+#define SCB_CCR_STKOFHFNMIGN_Msk           (1UL << SCB_CCR_STKOFHFNMIGN_Pos)              /*!< SCB CCR: STKOFHFNMIGN Mask */
+
+#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
+#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
+
+#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
+#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
+#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            /*!< SCB SHCSR: HARDFAULTPENDED Position */
+#define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos)         /*!< SCB SHCSR: HARDFAULTPENDED Mask */
+
+#define SCB_SHCSR_SECUREFAULTPENDED_Pos    20U                                            /*!< SCB SHCSR: SECUREFAULTPENDED Position */
+#define SCB_SHCSR_SECUREFAULTPENDED_Msk    (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos)       /*!< SCB SHCSR: SECUREFAULTPENDED Mask */
+
+#define SCB_SHCSR_SECUREFAULTENA_Pos       19U                                            /*!< SCB SHCSR: SECUREFAULTENA Position */
+#define SCB_SHCSR_SECUREFAULTENA_Msk       (1UL << SCB_SHCSR_SECUREFAULTENA_Pos)          /*!< SCB SHCSR: SECUREFAULTENA Mask */
+
+#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB SHCSR: USGFAULTENA Position */
+#define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB SHCSR: USGFAULTENA Mask */
+
+#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB SHCSR: BUSFAULTENA Position */
+#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB SHCSR: BUSFAULTENA Mask */
+
+#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB SHCSR: MEMFAULTENA Position */
+#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB SHCSR: MEMFAULTENA Mask */
+
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB SHCSR: BUSFAULTPENDED Position */
+#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB SHCSR: BUSFAULTPENDED Mask */
+
+#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB SHCSR: MEMFAULTPENDED Position */
+#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB SHCSR: MEMFAULTPENDED Mask */
+
+#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB SHCSR: USGFAULTPENDED Position */
+#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB SHCSR: USGFAULTPENDED Mask */
+
+#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
+#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
+
+#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
+#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
+
+#define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB SHCSR: MONITORACT Position */
+#define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB SHCSR: MONITORACT Mask */
+
+#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
+#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
+
+#define SCB_SHCSR_NMIACT_Pos                5U                                            /*!< SCB SHCSR: NMIACT Position */
+#define SCB_SHCSR_NMIACT_Msk               (1UL << SCB_SHCSR_NMIACT_Pos)                  /*!< SCB SHCSR: NMIACT Mask */
+
+#define SCB_SHCSR_SECUREFAULTACT_Pos        4U                                            /*!< SCB SHCSR: SECUREFAULTACT Position */
+#define SCB_SHCSR_SECUREFAULTACT_Msk       (1UL << SCB_SHCSR_SECUREFAULTACT_Pos)          /*!< SCB SHCSR: SECUREFAULTACT Mask */
+
+#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB SHCSR: USGFAULTACT Position */
+#define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB SHCSR: USGFAULTACT Mask */
+
+#define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            /*!< SCB SHCSR: HARDFAULTACT Position */
+#define SCB_SHCSR_HARDFAULTACT_Msk         (1UL << SCB_SHCSR_HARDFAULTACT_Pos)            /*!< SCB SHCSR: HARDFAULTACT Mask */
+
+#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB SHCSR: BUSFAULTACT Position */
+#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB SHCSR: BUSFAULTACT Mask */
+
+#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB SHCSR: MEMFAULTACT Position */
+#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB SHCSR: MEMFAULTACT Mask */
+
+/* SCB Configurable Fault Status Register Definitions */
+#define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB CFSR: Usage Fault Status Register Position */
+#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB CFSR: Usage Fault Status Register Mask */
+
+#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB CFSR: Bus Fault Status Register Position */
+#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB CFSR: Bus Fault Status Register Mask */
+
+#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
+#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
+
+/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_MMARVALID_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 7U)                 /*!< SCB CFSR (MMFSR): MMARVALID Position */
+#define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB CFSR (MMFSR): MMARVALID Mask */
+
+#define SCB_CFSR_MLSPERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 5U)                 /*!< SCB CFSR (MMFSR): MLSPERR Position */
+#define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB CFSR (MMFSR): MLSPERR Mask */
+
+#define SCB_CFSR_MSTKERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 4U)                 /*!< SCB CFSR (MMFSR): MSTKERR Position */
+#define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB CFSR (MMFSR): MSTKERR Mask */
+
+#define SCB_CFSR_MUNSTKERR_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 3U)                 /*!< SCB CFSR (MMFSR): MUNSTKERR Position */
+#define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */
+
+#define SCB_CFSR_DACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 1U)                 /*!< SCB CFSR (MMFSR): DACCVIOL Position */
+#define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB CFSR (MMFSR): DACCVIOL Mask */
+
+#define SCB_CFSR_IACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 0U)                 /*!< SCB CFSR (MMFSR): IACCVIOL Position */
+#define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB CFSR (MMFSR): IACCVIOL Mask */
+
+/* BusFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB CFSR (BFSR): BFARVALID Position */
+#define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB CFSR (BFSR): BFARVALID Mask */
+
+#define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB CFSR (BFSR): LSPERR Position */
+#define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB CFSR (BFSR): LSPERR Mask */
+
+#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB CFSR (BFSR): STKERR Position */
+#define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB CFSR (BFSR): STKERR Mask */
+
+#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB CFSR (BFSR): UNSTKERR Position */
+#define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB CFSR (BFSR): UNSTKERR Mask */
+
+#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB CFSR (BFSR): IMPRECISERR Position */
+#define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB CFSR (BFSR): IMPRECISERR Mask */
+
+#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB CFSR (BFSR): PRECISERR Position */
+#define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB CFSR (BFSR): PRECISERR Mask */
+
+#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB CFSR (BFSR): IBUSERR Position */
+#define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB CFSR (BFSR): IBUSERR Mask */
+
+/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB CFSR (UFSR): DIVBYZERO Position */
+#define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB CFSR (UFSR): DIVBYZERO Mask */
+
+#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB CFSR (UFSR): UNALIGNED Position */
+#define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB CFSR (UFSR): UNALIGNED Mask */
+
+#define SCB_CFSR_STKOF_Pos                (SCB_CFSR_USGFAULTSR_Pos + 4U)                  /*!< SCB CFSR (UFSR): STKOF Position */
+#define SCB_CFSR_STKOF_Msk                (1UL << SCB_CFSR_STKOF_Pos)                     /*!< SCB CFSR (UFSR): STKOF Mask */
+
+#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB CFSR (UFSR): NOCP Position */
+#define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB CFSR (UFSR): NOCP Mask */
+
+#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB CFSR (UFSR): INVPC Position */
+#define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB CFSR (UFSR): INVPC Mask */
+
+#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB CFSR (UFSR): INVSTATE Position */
+#define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB CFSR (UFSR): INVSTATE Mask */
+
+#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB CFSR (UFSR): UNDEFINSTR Position */
+#define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */
+
+/* SCB Hard Fault Status Register Definitions */
+#define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
+#define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
+
+#define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB HFSR: FORCED Position */
+#define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB HFSR: FORCED Mask */
+
+#define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB HFSR: VECTTBL Position */
+#define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB HFSR: VECTTBL Mask */
+
+/* SCB Debug Fault Status Register Definitions */
+#define SCB_DFSR_PMU_Pos                    5U                                            /*!< SCB DFSR: PMU Position */
+#define SCB_DFSR_PMU_Msk                   (1UL << SCB_DFSR_PMU_Pos)                      /*!< SCB DFSR: PMU Mask */
+
+#define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB DFSR: EXTERNAL Position */
+#define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB DFSR: EXTERNAL Mask */
+
+#define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB DFSR: VCATCH Position */
+#define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB DFSR: VCATCH Mask */
+
+#define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB DFSR: DWTTRAP Position */
+#define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB DFSR: DWTTRAP Mask */
+
+#define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB DFSR: BKPT Position */
+#define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB DFSR: BKPT Mask */
+
+#define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB DFSR: HALTED Position */
+#define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB DFSR: HALTED Mask */
+
+/* SCB Non-Secure Access Control Register Definitions */
+#define SCB_NSACR_CP11_Pos                 11U                                            /*!< SCB NSACR: CP11 Position */
+#define SCB_NSACR_CP11_Msk                 (1UL << SCB_NSACR_CP11_Pos)                    /*!< SCB NSACR: CP11 Mask */
+
+#define SCB_NSACR_CP10_Pos                 10U                                            /*!< SCB NSACR: CP10 Position */
+#define SCB_NSACR_CP10_Msk                 (1UL << SCB_NSACR_CP10_Pos)                    /*!< SCB NSACR: CP10 Mask */
+
+#define SCB_NSACR_CP7_Pos                   7U                                            /*!< SCB NSACR: CP7 Position */
+#define SCB_NSACR_CP7_Msk                  (1UL << SCB_NSACR_CP7_Pos)                     /*!< SCB NSACR: CP7 Mask */
+
+#define SCB_NSACR_CP6_Pos                   6U                                            /*!< SCB NSACR: CP6 Position */
+#define SCB_NSACR_CP6_Msk                  (1UL << SCB_NSACR_CP6_Pos)                     /*!< SCB NSACR: CP6 Mask */
+
+#define SCB_NSACR_CP5_Pos                   5U                                            /*!< SCB NSACR: CP5 Position */
+#define SCB_NSACR_CP5_Msk                  (1UL << SCB_NSACR_CP5_Pos)                     /*!< SCB NSACR: CP5 Mask */
+
+#define SCB_NSACR_CP4_Pos                   4U                                            /*!< SCB NSACR: CP4 Position */
+#define SCB_NSACR_CP4_Msk                  (1UL << SCB_NSACR_CP4_Pos)                     /*!< SCB NSACR: CP4 Mask */
+
+#define SCB_NSACR_CP3_Pos                   3U                                            /*!< SCB NSACR: CP3 Position */
+#define SCB_NSACR_CP3_Msk                  (1UL << SCB_NSACR_CP3_Pos)                     /*!< SCB NSACR: CP3 Mask */
+
+#define SCB_NSACR_CP2_Pos                   2U                                            /*!< SCB NSACR: CP2 Position */
+#define SCB_NSACR_CP2_Msk                  (1UL << SCB_NSACR_CP2_Pos)                     /*!< SCB NSACR: CP2 Mask */
+
+#define SCB_NSACR_CP1_Pos                   1U                                            /*!< SCB NSACR: CP1 Position */
+#define SCB_NSACR_CP1_Msk                  (1UL << SCB_NSACR_CP1_Pos)                     /*!< SCB NSACR: CP1 Mask */
+
+#define SCB_NSACR_CP0_Pos                   0U                                            /*!< SCB NSACR: CP0 Position */
+#define SCB_NSACR_CP0_Msk                  (1UL /*<< SCB_NSACR_CP0_Pos*/)                 /*!< SCB NSACR: CP0 Mask */
+
+/* SCB Debug Feature Register 0 Definitions */
+#define SCB_ID_DFR_UDE_Pos                 28U                                            /*!< SCB ID_DFR: UDE Position */
+#define SCB_ID_DFR_UDE_Msk                 (0xFUL << SCB_ID_DFR_UDE_Pos)                  /*!< SCB ID_DFR: UDE Mask */
+
+#define SCB_ID_DFR_MProfDbg_Pos            20U                                            /*!< SCB ID_DFR: MProfDbg Position */
+#define SCB_ID_DFR_MProfDbg_Msk            (0xFUL << SCB_ID_DFR_MProfDbg_Pos)             /*!< SCB ID_DFR: MProfDbg Mask */
+
+/* SCB Cache Level ID Register Definitions */
+#define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB CLIDR: LoUU Position */
+#define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB CLIDR: LoUU Mask */
+
+#define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB CLIDR: LoC Position */
+#define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB CLIDR: LoC Mask */
+
+/* SCB Cache Type Register Definitions */
+#define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB CTR: Format Position */
+#define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB CTR: Format Mask */
+
+#define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB CTR: CWG Position */
+#define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB CTR: CWG Mask */
+
+#define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB CTR: ERG Position */
+#define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB CTR: ERG Mask */
+
+#define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB CTR: DminLine Position */
+#define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB CTR: DminLine Mask */
+
+#define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB CTR: ImInLine Position */
+#define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB CTR: ImInLine Mask */
+
+/* SCB Cache Size ID Register Definitions */
+#define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB CCSIDR: WT Position */
+#define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB CCSIDR: WT Mask */
+
+#define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB CCSIDR: WB Position */
+#define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB CCSIDR: WB Mask */
+
+#define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB CCSIDR: RA Position */
+#define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB CCSIDR: RA Mask */
+
+#define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB CCSIDR: WA Position */
+#define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB CCSIDR: WA Mask */
+
+#define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB CCSIDR: NumSets Position */
+#define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB CCSIDR: NumSets Mask */
+
+#define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB CCSIDR: Associativity Position */
+#define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB CCSIDR: Associativity Mask */
+
+#define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB CCSIDR: LineSize Position */
+#define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB CCSIDR: LineSize Mask */
+
+/* SCB Cache Size Selection Register Definitions */
+#define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB CSSELR: Level Position */
+#define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB CSSELR: Level Mask */
+
+#define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB CSSELR: InD Position */
+#define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB CSSELR: InD Mask */
+
+/* SCB Software Triggered Interrupt Register Definitions */
+#define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB STIR: INTID Position */
+#define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB STIR: INTID Mask */
+
+/* SCB RAS Fault Status Register Definitions */
+#define SCB_RFSR_V_Pos                     31U                                            /*!< SCB RFSR: V Position */
+#define SCB_RFSR_V_Msk                     (1UL << SCB_RFSR_V_Pos)                        /*!< SCB RFSR: V Mask */
+
+#define SCB_RFSR_IS_Pos                    16U                                            /*!< SCB RFSR: IS Position */
+#define SCB_RFSR_IS_Msk                    (0x7FFFUL << SCB_RFSR_IS_Pos)                  /*!< SCB RFSR: IS Mask */
+
+#define SCB_RFSR_UET_Pos                    0U                                            /*!< SCB RFSR: UET Position */
+#define SCB_RFSR_UET_Msk                   (3UL /*<< SCB_RFSR_UET_Pos*/)                  /*!< SCB RFSR: UET Mask */
+
+/* SCB D-Cache Invalidate by Set-way Register Definitions */
+#define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB DCISW: Way Position */
+#define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB DCISW: Way Mask */
+
+#define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB DCISW: Set Position */
+#define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB DCISW: Set Mask */
+
+/* SCB D-Cache Clean by Set-way Register Definitions */
+#define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB DCCSW: Way Position */
+#define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB DCCSW: Way Mask */
+
+#define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB DCCSW: Set Position */
+#define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB DCCSW: Set Mask */
+
+/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
+#define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB DCCISW: Way Position */
+#define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB DCCISW: Way Mask */
+
+#define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB DCCISW: Set Position */
+#define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB DCCISW: Set Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
+  \brief    Type definitions for the System Control and ID Register not in the SCB
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control and ID Register not in the SCB.
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register */
+  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
+  __IOM uint32_t CPPWR;                  /*!< Offset: 0x00C (R/W)  Coprocessor Power Control  Register */
+} SCnSCB_Type;
+
+/* Interrupt Controller Type Register Definitions */
+#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: INTLINESNUM Position */
+#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_SCnotSCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
+  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
+ */
+typedef struct
+{
+  __OM  union
+  {
+    __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
+    __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
+    __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
+  }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
+        uint32_t RESERVED0[864U];
+  __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
+        uint32_t RESERVED1[15U];
+  __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
+        uint32_t RESERVED2[15U];
+  __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
+        uint32_t RESERVED3[32U];
+        uint32_t RESERVED4[43U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
+        uint32_t RESERVED5[1U];
+  __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  ITM Device Architecture Register */
+        uint32_t RESERVED6[3U];
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  ITM Device Type Register */
+  __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */
+  __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */
+  __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */
+  __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */
+  __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */
+  __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */
+  __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */
+  __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */
+  __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */
+  __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */
+  __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */
+  __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */
+} ITM_Type;
+
+/* ITM Stimulus Port Register Definitions */
+#define ITM_STIM_DISABLED_Pos               1U                                            /*!< ITM STIM: DISABLED Position */
+#define ITM_STIM_DISABLED_Msk              (0x1UL << ITM_STIM_DISABLED_Pos)               /*!< ITM STIM: DISABLED Mask */
+
+#define ITM_STIM_FIFOREADY_Pos              0U                                            /*!< ITM STIM: FIFOREADY Position */
+#define ITM_STIM_FIFOREADY_Msk             (0x1UL /*<< ITM_STIM_FIFOREADY_Pos*/)          /*!< ITM STIM: FIFOREADY Mask */
+
+/* ITM Trace Privilege Register Definitions */
+#define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
+#define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM TPR: PRIVMASK Mask */
+
+/* ITM Trace Control Register Definitions */
+#define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
+#define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM TCR: BUSY Mask */
+
+#define ITM_TCR_TRACEBUSID_Pos             16U                                            /*!< ITM TCR: ATBID Position */
+#define ITM_TCR_TRACEBUSID_Msk             (0x7FUL << ITM_TCR_TRACEBUSID_Pos)             /*!< ITM TCR: ATBID Mask */
+
+#define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM TCR: Global timestamp frequency Position */
+#define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM TCR: Global timestamp frequency Mask */
+
+#define ITM_TCR_TSPRESCALE_Pos              8U                                            /*!< ITM TCR: TSPRESCALE Position */
+#define ITM_TCR_TSPRESCALE_Msk             (3UL << ITM_TCR_TSPRESCALE_Pos)                /*!< ITM TCR: TSPRESCALE Mask */
+
+#define ITM_TCR_STALLENA_Pos                5U                                            /*!< ITM TCR: STALLENA Position */
+#define ITM_TCR_STALLENA_Msk               (1UL << ITM_TCR_STALLENA_Pos)                  /*!< ITM TCR: STALLENA Mask */
+
+#define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM TCR: SWOENA Position */
+#define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM TCR: SWOENA Mask */
+
+#define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM TCR: DWTENA Position */
+#define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM TCR: DWTENA Mask */
+
+#define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM TCR: SYNCENA Position */
+#define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM TCR: SYNCENA Mask */
+
+#define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM TCR: TSENA Position */
+#define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM TCR: TSENA Mask */
+
+#define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM TCR: ITM Enable bit Position */
+#define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM TCR: ITM Enable bit Mask */
+
+/* ITM Lock Status Register Definitions */
+#define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM LSR: ByteAcc Position */
+#define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM LSR: ByteAcc Mask */
+
+#define ITM_LSR_Access_Pos                  1U                                            /*!< ITM LSR: Access Position */
+#define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM LSR: Access Mask */
+
+#define ITM_LSR_Present_Pos                 0U                                            /*!< ITM LSR: Present Position */
+#define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM LSR: Present Mask */
+
+/*@}*/ /* end of group CMSIS_ITM */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
+  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
+  __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
+  __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
+  __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Register */
+  __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
+  __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
+  __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Register */
+  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
+  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
+        uint32_t RESERVED1[1U];
+  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
+        uint32_t RESERVED3[1U];
+  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
+        uint32_t RESERVED4[1U];
+  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
+        uint32_t RESERVED5[1U];
+  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
+        uint32_t RESERVED6[1U];
+  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
+        uint32_t RESERVED7[1U];
+  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
+        uint32_t RESERVED8[1U];
+  __IOM uint32_t COMP4;                  /*!< Offset: 0x060 (R/W)  Comparator Register 4 */
+        uint32_t RESERVED9[1U];
+  __IOM uint32_t FUNCTION4;              /*!< Offset: 0x068 (R/W)  Function Register 4 */
+        uint32_t RESERVED10[1U];
+  __IOM uint32_t COMP5;                  /*!< Offset: 0x070 (R/W)  Comparator Register 5 */
+        uint32_t RESERVED11[1U];
+  __IOM uint32_t FUNCTION5;              /*!< Offset: 0x078 (R/W)  Function Register 5 */
+        uint32_t RESERVED12[1U];
+  __IOM uint32_t COMP6;                  /*!< Offset: 0x080 (R/W)  Comparator Register 6 */
+        uint32_t RESERVED13[1U];
+  __IOM uint32_t FUNCTION6;              /*!< Offset: 0x088 (R/W)  Function Register 6 */
+        uint32_t RESERVED14[1U];
+  __IOM uint32_t COMP7;                  /*!< Offset: 0x090 (R/W)  Comparator Register 7 */
+        uint32_t RESERVED15[1U];
+  __IOM uint32_t FUNCTION7;              /*!< Offset: 0x098 (R/W)  Function Register 7 */
+        uint32_t RESERVED16[1U];
+  __IOM uint32_t COMP8;                  /*!< Offset: 0x0A0 (R/W)  Comparator Register 8 */
+        uint32_t RESERVED17[1U];
+  __IOM uint32_t FUNCTION8;              /*!< Offset: 0x0A8 (R/W)  Function Register 8 */
+        uint32_t RESERVED18[1U];
+  __IOM uint32_t COMP9;                  /*!< Offset: 0x0B0 (R/W)  Comparator Register 9 */
+        uint32_t RESERVED19[1U];
+  __IOM uint32_t FUNCTION9;              /*!< Offset: 0x0B8 (R/W)  Function Register 9 */
+        uint32_t RESERVED20[1U];
+  __IOM uint32_t COMP10;                 /*!< Offset: 0x0C0 (R/W)  Comparator Register 10 */
+        uint32_t RESERVED21[1U];
+  __IOM uint32_t FUNCTION10;             /*!< Offset: 0x0C8 (R/W)  Function Register 10 */
+        uint32_t RESERVED22[1U];
+  __IOM uint32_t COMP11;                 /*!< Offset: 0x0D0 (R/W)  Comparator Register 11 */
+        uint32_t RESERVED23[1U];
+  __IOM uint32_t FUNCTION11;             /*!< Offset: 0x0D8 (R/W)  Function Register 11 */
+        uint32_t RESERVED24[1U];
+  __IOM uint32_t COMP12;                 /*!< Offset: 0x0E0 (R/W)  Comparator Register 12 */
+        uint32_t RESERVED25[1U];
+  __IOM uint32_t FUNCTION12;             /*!< Offset: 0x0E8 (R/W)  Function Register 12 */
+        uint32_t RESERVED26[1U];
+  __IOM uint32_t COMP13;                 /*!< Offset: 0x0F0 (R/W)  Comparator Register 13 */
+        uint32_t RESERVED27[1U];
+  __IOM uint32_t FUNCTION13;             /*!< Offset: 0x0F8 (R/W)  Function Register 13 */
+        uint32_t RESERVED28[1U];
+  __IOM uint32_t COMP14;                 /*!< Offset: 0x100 (R/W)  Comparator Register 14 */
+        uint32_t RESERVED29[1U];
+  __IOM uint32_t FUNCTION14;             /*!< Offset: 0x108 (R/W)  Function Register 14 */
+        uint32_t RESERVED30[1U];
+  __IOM uint32_t COMP15;                 /*!< Offset: 0x110 (R/W)  Comparator Register 15 */
+        uint32_t RESERVED31[1U];
+  __IOM uint32_t FUNCTION15;             /*!< Offset: 0x118 (R/W)  Function Register 15 */
+        uint32_t RESERVED32[934U];
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
+        uint32_t RESERVED33[1U];
+  __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  Device Architecture Register */
+} DWT_Type;
+
+/* DWT Control Register Definitions */
+#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
+#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
+
+#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
+#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
+
+#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
+#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
+
+#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
+#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
+
+#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
+#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
+
+#define DWT_CTRL_CYCDISS_Pos               23U                                         /*!< DWT CTRL: CYCDISS Position */
+#define DWT_CTRL_CYCDISS_Msk               (0x1UL << DWT_CTRL_CYCDISS_Pos)             /*!< DWT CTRL: CYCDISS Mask */
+
+#define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTRL: CYCEVTENA Position */
+#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTRL: CYCEVTENA Mask */
+
+#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTRL: FOLDEVTENA Position */
+#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTRL: FOLDEVTENA Mask */
+
+#define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTRL: LSUEVTENA Position */
+#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTRL: LSUEVTENA Mask */
+
+#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTRL: SLEEPEVTENA Position */
+#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTRL: SLEEPEVTENA Mask */
+
+#define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTRL: EXCEVTENA Position */
+#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTRL: EXCEVTENA Mask */
+
+#define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTRL: CPIEVTENA Position */
+#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTRL: CPIEVTENA Mask */
+
+#define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTRL: EXCTRCENA Position */
+#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTRL: EXCTRCENA Mask */
+
+#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTRL: PCSAMPLENA Position */
+#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTRL: PCSAMPLENA Mask */
+
+#define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTRL: SYNCTAP Position */
+#define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTRL: SYNCTAP Mask */
+
+#define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTRL: CYCTAP Position */
+#define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTRL: CYCTAP Mask */
+
+#define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTRL: POSTINIT Position */
+#define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTRL: POSTINIT Mask */
+
+#define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTRL: POSTPRESET Position */
+#define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTRL: POSTPRESET Mask */
+
+#define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTRL: CYCCNTENA Position */
+#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTRL: CYCCNTENA Mask */
+
+/* DWT CPI Count Register Definitions */
+#define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPICNT: CPICNT Position */
+#define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPICNT: CPICNT Mask */
+
+/* DWT Exception Overhead Count Register Definitions */
+#define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXCCNT: EXCCNT Position */
+#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXCCNT: EXCCNT Mask */
+
+/* DWT Sleep Count Register Definitions */
+#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLEEPCNT: SLEEPCNT Position */
+#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLEEPCNT: SLEEPCNT Mask */
+
+/* DWT LSU Count Register Definitions */
+#define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSUCNT: LSUCNT Position */
+#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSUCNT: LSUCNT Mask */
+
+/* DWT Folded-instruction Count Register Definitions */
+#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOLDCNT: FOLDCNT Position */
+#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOLDCNT: FOLDCNT Mask */
+
+/* DWT Comparator Function Register Definitions */
+#define DWT_FUNCTION_ID_Pos                27U                                         /*!< DWT FUNCTION: ID Position */
+#define DWT_FUNCTION_ID_Msk                (0x1FUL << DWT_FUNCTION_ID_Pos)             /*!< DWT FUNCTION: ID Mask */
+
+#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
+#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
+
+#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
+#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
+
+#define DWT_FUNCTION_ACTION_Pos             4U                                         /*!< DWT FUNCTION: ACTION Position */
+#define DWT_FUNCTION_ACTION_Msk            (0x1UL << DWT_FUNCTION_ACTION_Pos)          /*!< DWT FUNCTION: ACTION Mask */
+
+#define DWT_FUNCTION_MATCH_Pos              0U                                         /*!< DWT FUNCTION: MATCH Position */
+#define DWT_FUNCTION_MATCH_Msk             (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/)       /*!< DWT FUNCTION: MATCH Mask */
+
+/*@}*/ /* end of group CMSIS_DWT */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
+  \brief    Type definitions for the Trace Port Interface (TPI)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Trace Port Interface Register (TPI).
+ */
+typedef struct
+{
+  __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Sizes Register */
+  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Sizes Register */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
+        uint32_t RESERVED1[55U];
+  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
+        uint32_t RESERVED2[131U];
+  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
+  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
+  __IOM uint32_t PSCR;                   /*!< Offset: 0x308 (R/W)  Periodic Synchronization Control Register */
+        uint32_t RESERVED3[809U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  Software Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  Software Lock Status Register */
+        uint32_t RESERVED4[4U];
+  __IM  uint32_t TYPE;                   /*!< Offset: 0xFC8 (R/ )  Device Identifier Register */
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  Device Type Register */
+} TPI_Type;
+
+/* TPI Asynchronous Clock Prescaler Register Definitions */
+#define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACPR: SWOSCALER Position */
+#define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACPR: SWOSCALER Mask */
+
+/* TPI Selected Pin Protocol Register Definitions */
+#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
+#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
+
+/* TPI Formatter and Flush Status Register Definitions */
+#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
+#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
+
+#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
+#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
+
+#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
+#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
+
+#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
+#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
+
+/* TPI Formatter and Flush Control Register Definitions */
+#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
+#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
+
+#define TPI_FFCR_FOnMan_Pos                 6U                                         /*!< TPI FFCR: FOnMan Position */
+#define TPI_FFCR_FOnMan_Msk                (0x1UL << TPI_FFCR_FOnMan_Pos)              /*!< TPI FFCR: FOnMan Mask */
+
+#define TPI_FFCR_EnFmt_Pos                  0U                                         /*!< TPI FFCR: EnFmt Position */
+#define TPI_FFCR_EnFmt_Msk                 (0x3UL << /*TPI_FFCR_EnFmt_Pos*/)           /*!< TPI FFCR: EnFmt Mask */
+
+/* TPI Periodic Synchronization Control Register Definitions */
+#define TPI_PSCR_PSCount_Pos                0U                                         /*!< TPI PSCR: PSCount Position */
+#define TPI_PSCR_PSCount_Msk               (0x1FUL /*<< TPI_PSCR_PSCount_Pos*/)        /*!< TPI PSCR: TPSCount Mask */
+
+/* TPI Software Lock Status Register Definitions */
+#define TPI_LSR_nTT_Pos                     1U                                         /*!< TPI LSR: Not thirty-two bit. Position */
+#define TPI_LSR_nTT_Msk                    (0x1UL << TPI_LSR_nTT_Pos)                  /*!< TPI LSR: Not thirty-two bit. Mask */
+
+#define TPI_LSR_SLK_Pos                     1U                                         /*!< TPI LSR: Software Lock status Position */
+#define TPI_LSR_SLK_Msk                    (0x1UL << TPI_LSR_SLK_Pos)                  /*!< TPI LSR: Software Lock status Mask */
+
+#define TPI_LSR_SLI_Pos                     0U                                         /*!< TPI LSR: Software Lock implemented Position */
+#define TPI_LSR_SLI_Msk                    (0x1UL /*<< TPI_LSR_SLI_Pos*/)              /*!< TPI LSR: Software Lock implemented Mask */
+
+/* TPI DEVID Register Definitions */
+#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
+#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
+
+#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
+#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
+
+#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
+#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
+
+#define TPI_DEVID_FIFOSZ_Pos                6U                                         /*!< TPI DEVID: FIFO depth Position */
+#define TPI_DEVID_FIFOSZ_Msk               (0x7UL << TPI_DEVID_FIFOSZ_Pos)             /*!< TPI DEVID: FIFO depth Mask */
+
+/* TPI DEVTYPE Register Definitions */
+#define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
+
+#define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
+/*@}*/ /* end of group CMSIS_TPI */
+
+#if defined (__PMU_PRESENT) && (__PMU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_PMU     Performance Monitoring Unit (PMU)
+  \brief    Type definitions for the Performance Monitoring Unit (PMU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Performance Monitoring Unit (PMU).
+ */
+typedef struct
+{
+  __IOM uint32_t EVCNTR[__PMU_NUM_EVENTCNT];        /*!< Offset: 0x0 (R/W)    PMU Event Counter Registers */
+#if __PMU_NUM_EVENTCNT<31
+        uint32_t RESERVED0[31U-__PMU_NUM_EVENTCNT];
+#endif
+  __IOM uint32_t CCNTR;                             /*!< Offset: 0x7C (R/W)   PMU Cycle Counter Register */
+        uint32_t RESERVED1[224];
+  __IOM uint32_t EVTYPER[__PMU_NUM_EVENTCNT];       /*!< Offset: 0x400 (R/W)  PMU Event Type and Filter Registers */
+#if __PMU_NUM_EVENTCNT<31
+        uint32_t RESERVED2[31U-__PMU_NUM_EVENTCNT];
+#endif
+  __IOM uint32_t CCFILTR;                           /*!< Offset: 0x47C (R/W)  PMU Cycle Counter Filter Register */
+        uint32_t RESERVED3[480];
+  __IOM uint32_t CNTENSET;                          /*!< Offset: 0xC00 (R/W)  PMU Count Enable Set Register */
+        uint32_t RESERVED4[7];
+  __IOM uint32_t CNTENCLR;                          /*!< Offset: 0xC20 (R/W)  PMU Count Enable Clear Register */
+        uint32_t RESERVED5[7];
+  __IOM uint32_t INTENSET;                          /*!< Offset: 0xC40 (R/W)  PMU Interrupt Enable Set Register */
+        uint32_t RESERVED6[7];
+  __IOM uint32_t INTENCLR;                          /*!< Offset: 0xC60 (R/W)  PMU Interrupt Enable Clear Register */
+        uint32_t RESERVED7[7];
+  __IOM uint32_t OVSCLR;                            /*!< Offset: 0xC80 (R/W)  PMU Overflow Flag Status Clear Register */
+        uint32_t RESERVED8[7];
+  __IOM uint32_t SWINC;                             /*!< Offset: 0xCA0 (R/W)  PMU Software Increment Register */
+        uint32_t RESERVED9[7];
+  __IOM uint32_t OVSSET;                            /*!< Offset: 0xCC0 (R/W)  PMU Overflow Flag Status Set Register */
+        uint32_t RESERVED10[79];
+  __IOM uint32_t TYPE;                              /*!< Offset: 0xE00 (R/W)  PMU Type Register */
+  __IOM uint32_t CTRL;                              /*!< Offset: 0xE04 (R/W)  PMU Control Register */
+        uint32_t RESERVED11[108];
+  __IOM uint32_t AUTHSTATUS;                        /*!< Offset: 0xFB8 (R/W)  PMU Authentication Status Register */
+  __IOM uint32_t DEVARCH;                           /*!< Offset: 0xFBC (R/W)  PMU Device Architecture Register */
+        uint32_t RESERVED12[3];
+  __IOM uint32_t DEVTYPE;                           /*!< Offset: 0xFCC (R/W)  PMU Device Type Register */
+  __IOM uint32_t PIDR4;                             /*!< Offset: 0xFD0 (R/W)  PMU Peripheral Identification Register 4 */
+        uint32_t RESERVED13[3];
+  __IOM uint32_t PIDR0;                             /*!< Offset: 0xFE0 (R/W)  PMU Peripheral Identification Register 0 */
+  __IOM uint32_t PIDR1;                             /*!< Offset: 0xFE4 (R/W)  PMU Peripheral Identification Register 1 */
+  __IOM uint32_t PIDR2;                             /*!< Offset: 0xFE8 (R/W)  PMU Peripheral Identification Register 2 */
+  __IOM uint32_t PIDR3;                             /*!< Offset: 0xFEC (R/W)  PMU Peripheral Identification Register 3 */
+  __IOM uint32_t CIDR0;                             /*!< Offset: 0xFF0 (R/W)  PMU Component Identification Register 0 */
+  __IOM uint32_t CIDR1;                             /*!< Offset: 0xFF4 (R/W)  PMU Component Identification Register 1 */
+  __IOM uint32_t CIDR2;                             /*!< Offset: 0xFF8 (R/W)  PMU Component Identification Register 2 */
+  __IOM uint32_t CIDR3;                             /*!< Offset: 0xFFC (R/W)  PMU Component Identification Register 3 */
+} PMU_Type;
+
+/** \brief PMU Event Counter Registers (0-30) Definitions  */
+
+#define PMU_EVCNTR_CNT_Pos                    0U                                           /*!< PMU EVCNTR: Counter Position */
+#define PMU_EVCNTR_CNT_Msk                   (0xFFFFUL /*<< PMU_EVCNTRx_CNT_Pos*/)         /*!< PMU EVCNTR: Counter Mask */
+
+/** \brief PMU Event Type and Filter Registers (0-30) Definitions  */
+
+#define PMU_EVTYPER_EVENTTOCNT_Pos            0U                                           /*!< PMU EVTYPER: Event to Count Position */
+#define PMU_EVTYPER_EVENTTOCNT_Msk           (0xFFFFUL /*<< EVTYPERx_EVENTTOCNT_Pos*/)     /*!< PMU EVTYPER: Event to Count Mask */
+
+/** \brief PMU Count Enable Set Register Definitions */
+
+#define PMU_CNTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU CNTENSET: Event Counter 0 Enable Set Position */
+#define PMU_CNTENSET_CNT0_ENABLE_Msk         (1UL /*<< PMU_CNTENSET_CNT0_ENABLE_Pos*/)     /*!< PMU CNTENSET: Event Counter 0 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT1_ENABLE_Pos          1U                                           /*!< PMU CNTENSET: Event Counter 1 Enable Set Position */
+#define PMU_CNTENSET_CNT1_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT1_ENABLE_Pos)         /*!< PMU CNTENSET: Event Counter 1 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT2_ENABLE_Pos          2U                                           /*!< PMU CNTENSET: Event Counter 2 Enable Set Position */
+#define PMU_CNTENSET_CNT2_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT2_ENABLE_Pos)         /*!< PMU CNTENSET: Event Counter 2 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT3_ENABLE_Pos          3U                                           /*!< PMU CNTENSET: Event Counter 3 Enable Set Position */
+#define PMU_CNTENSET_CNT3_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT3_ENABLE_Pos)         /*!< PMU CNTENSET: Event Counter 3 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT4_ENABLE_Pos          4U                                           /*!< PMU CNTENSET: Event Counter 4 Enable Set Position */
+#define PMU_CNTENSET_CNT4_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT4_ENABLE_Pos)         /*!< PMU CNTENSET: Event Counter 4 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT5_ENABLE_Pos          5U                                           /*!< PMU CNTENSET: Event Counter 5 Enable Set Position */
+#define PMU_CNTENSET_CNT5_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT5_ENABLE_Pos)         /*!< PMU CNTENSET: Event Counter 5 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT6_ENABLE_Pos          6U                                           /*!< PMU CNTENSET: Event Counter 6 Enable Set Position */
+#define PMU_CNTENSET_CNT6_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT6_ENABLE_Pos)         /*!< PMU CNTENSET: Event Counter 6 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT7_ENABLE_Pos          7U                                           /*!< PMU CNTENSET: Event Counter 7 Enable Set Position */
+#define PMU_CNTENSET_CNT7_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT7_ENABLE_Pos)         /*!< PMU CNTENSET: Event Counter 7 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT8_ENABLE_Pos          8U                                           /*!< PMU CNTENSET: Event Counter 8 Enable Set Position */
+#define PMU_CNTENSET_CNT8_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT8_ENABLE_Pos)         /*!< PMU CNTENSET: Event Counter 8 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT9_ENABLE_Pos          9U                                           /*!< PMU CNTENSET: Event Counter 9 Enable Set Position */
+#define PMU_CNTENSET_CNT9_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT9_ENABLE_Pos)         /*!< PMU CNTENSET: Event Counter 9 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT10_ENABLE_Pos         10U                                          /*!< PMU CNTENSET: Event Counter 10 Enable Set Position */
+#define PMU_CNTENSET_CNT10_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT10_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 10 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT11_ENABLE_Pos         11U                                          /*!< PMU CNTENSET: Event Counter 11 Enable Set Position */
+#define PMU_CNTENSET_CNT11_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT11_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 11 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT12_ENABLE_Pos         12U                                          /*!< PMU CNTENSET: Event Counter 12 Enable Set Position */
+#define PMU_CNTENSET_CNT12_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT12_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 12 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT13_ENABLE_Pos         13U                                          /*!< PMU CNTENSET: Event Counter 13 Enable Set Position */
+#define PMU_CNTENSET_CNT13_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT13_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 13 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT14_ENABLE_Pos         14U                                          /*!< PMU CNTENSET: Event Counter 14 Enable Set Position */
+#define PMU_CNTENSET_CNT14_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT14_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 14 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT15_ENABLE_Pos         15U                                          /*!< PMU CNTENSET: Event Counter 15 Enable Set Position */
+#define PMU_CNTENSET_CNT15_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT15_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 15 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT16_ENABLE_Pos         16U                                          /*!< PMU CNTENSET: Event Counter 16 Enable Set Position */
+#define PMU_CNTENSET_CNT16_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT16_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 16 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT17_ENABLE_Pos         17U                                          /*!< PMU CNTENSET: Event Counter 17 Enable Set Position */
+#define PMU_CNTENSET_CNT17_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT17_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 17 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT18_ENABLE_Pos         18U                                          /*!< PMU CNTENSET: Event Counter 18 Enable Set Position */
+#define PMU_CNTENSET_CNT18_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT18_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 18 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT19_ENABLE_Pos         19U                                          /*!< PMU CNTENSET: Event Counter 19 Enable Set Position */
+#define PMU_CNTENSET_CNT19_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT19_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 19 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT20_ENABLE_Pos         20U                                          /*!< PMU CNTENSET: Event Counter 20 Enable Set Position */
+#define PMU_CNTENSET_CNT20_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT20_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 20 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT21_ENABLE_Pos         21U                                          /*!< PMU CNTENSET: Event Counter 21 Enable Set Position */
+#define PMU_CNTENSET_CNT21_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT21_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 21 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT22_ENABLE_Pos         22U                                          /*!< PMU CNTENSET: Event Counter 22 Enable Set Position */
+#define PMU_CNTENSET_CNT22_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT22_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 22 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT23_ENABLE_Pos         23U                                          /*!< PMU CNTENSET: Event Counter 23 Enable Set Position */
+#define PMU_CNTENSET_CNT23_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT23_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 23 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT24_ENABLE_Pos         24U                                          /*!< PMU CNTENSET: Event Counter 24 Enable Set Position */
+#define PMU_CNTENSET_CNT24_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT24_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 24 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT25_ENABLE_Pos         25U                                          /*!< PMU CNTENSET: Event Counter 25 Enable Set Position */
+#define PMU_CNTENSET_CNT25_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT25_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 25 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT26_ENABLE_Pos         26U                                          /*!< PMU CNTENSET: Event Counter 26 Enable Set Position */
+#define PMU_CNTENSET_CNT26_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT26_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 26 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT27_ENABLE_Pos         27U                                          /*!< PMU CNTENSET: Event Counter 27 Enable Set Position */
+#define PMU_CNTENSET_CNT27_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT27_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 27 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT28_ENABLE_Pos         28U                                          /*!< PMU CNTENSET: Event Counter 28 Enable Set Position */
+#define PMU_CNTENSET_CNT28_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT28_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 28 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT29_ENABLE_Pos         29U                                          /*!< PMU CNTENSET: Event Counter 29 Enable Set Position */
+#define PMU_CNTENSET_CNT29_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT29_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 29 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT30_ENABLE_Pos         30U                                          /*!< PMU CNTENSET: Event Counter 30 Enable Set Position */
+#define PMU_CNTENSET_CNT30_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT30_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 30 Enable Set Mask */
+
+#define PMU_CNTENSET_CCNTR_ENABLE_Pos         31U                                          /*!< PMU CNTENSET: Cycle Counter Enable Set Position */
+#define PMU_CNTENSET_CCNTR_ENABLE_Msk        (1UL << PMU_CNTENSET_CCNTR_ENABLE_Pos)        /*!< PMU CNTENSET: Cycle Counter Enable Set Mask */
+
+/** \brief PMU Count Enable Clear Register Definitions */
+
+#define PMU_CNTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU CNTENCLR: Event Counter 0 Enable Clear Position */
+#define PMU_CNTENCLR_CNT0_ENABLE_Msk         (1UL /*<< PMU_CNTENCLR_CNT0_ENABLE_Pos*/)     /*!< PMU CNTENCLR: Event Counter 0 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT1_ENABLE_Pos          1U                                           /*!< PMU CNTENCLR: Event Counter 1 Enable Clear Position */
+#define PMU_CNTENCLR_CNT1_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT1_ENABLE_Pos)         /*!< PMU CNTENCLR: Event Counter 1 Enable Clear */
+
+#define PMU_CNTENCLR_CNT2_ENABLE_Pos          2U                                           /*!< PMU CNTENCLR: Event Counter 2 Enable Clear Position */
+#define PMU_CNTENCLR_CNT2_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT2_ENABLE_Pos)         /*!< PMU CNTENCLR: Event Counter 2 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT3_ENABLE_Pos          3U                                           /*!< PMU CNTENCLR: Event Counter 3 Enable Clear Position */
+#define PMU_CNTENCLR_CNT3_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT3_ENABLE_Pos)         /*!< PMU CNTENCLR: Event Counter 3 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT4_ENABLE_Pos          4U                                           /*!< PMU CNTENCLR: Event Counter 4 Enable Clear Position */
+#define PMU_CNTENCLR_CNT4_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT4_ENABLE_Pos)         /*!< PMU CNTENCLR: Event Counter 4 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT5_ENABLE_Pos          5U                                           /*!< PMU CNTENCLR: Event Counter 5 Enable Clear Position */
+#define PMU_CNTENCLR_CNT5_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT5_ENABLE_Pos)         /*!< PMU CNTENCLR: Event Counter 5 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT6_ENABLE_Pos          6U                                           /*!< PMU CNTENCLR: Event Counter 6 Enable Clear Position */
+#define PMU_CNTENCLR_CNT6_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT6_ENABLE_Pos)         /*!< PMU CNTENCLR: Event Counter 6 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT7_ENABLE_Pos          7U                                           /*!< PMU CNTENCLR: Event Counter 7 Enable Clear Position */
+#define PMU_CNTENCLR_CNT7_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT7_ENABLE_Pos)         /*!< PMU CNTENCLR: Event Counter 7 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT8_ENABLE_Pos          8U                                           /*!< PMU CNTENCLR: Event Counter 8 Enable Clear Position */
+#define PMU_CNTENCLR_CNT8_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT8_ENABLE_Pos)         /*!< PMU CNTENCLR: Event Counter 8 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT9_ENABLE_Pos          9U                                           /*!< PMU CNTENCLR: Event Counter 9 Enable Clear Position */
+#define PMU_CNTENCLR_CNT9_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT9_ENABLE_Pos)         /*!< PMU CNTENCLR: Event Counter 9 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT10_ENABLE_Pos         10U                                          /*!< PMU CNTENCLR: Event Counter 10 Enable Clear Position */
+#define PMU_CNTENCLR_CNT10_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT10_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 10 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT11_ENABLE_Pos         11U                                          /*!< PMU CNTENCLR: Event Counter 11 Enable Clear Position */
+#define PMU_CNTENCLR_CNT11_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT11_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 11 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT12_ENABLE_Pos         12U                                          /*!< PMU CNTENCLR: Event Counter 12 Enable Clear Position */
+#define PMU_CNTENCLR_CNT12_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT12_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 12 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT13_ENABLE_Pos         13U                                          /*!< PMU CNTENCLR: Event Counter 13 Enable Clear Position */
+#define PMU_CNTENCLR_CNT13_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT13_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 13 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT14_ENABLE_Pos         14U                                          /*!< PMU CNTENCLR: Event Counter 14 Enable Clear Position */
+#define PMU_CNTENCLR_CNT14_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT14_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 14 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT15_ENABLE_Pos         15U                                          /*!< PMU CNTENCLR: Event Counter 15 Enable Clear Position */
+#define PMU_CNTENCLR_CNT15_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT15_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 15 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT16_ENABLE_Pos         16U                                          /*!< PMU CNTENCLR: Event Counter 16 Enable Clear Position */
+#define PMU_CNTENCLR_CNT16_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT16_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 16 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT17_ENABLE_Pos         17U                                          /*!< PMU CNTENCLR: Event Counter 17 Enable Clear Position */
+#define PMU_CNTENCLR_CNT17_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT17_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 17 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT18_ENABLE_Pos         18U                                          /*!< PMU CNTENCLR: Event Counter 18 Enable Clear Position */
+#define PMU_CNTENCLR_CNT18_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT18_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 18 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT19_ENABLE_Pos         19U                                          /*!< PMU CNTENCLR: Event Counter 19 Enable Clear Position */
+#define PMU_CNTENCLR_CNT19_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT19_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 19 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT20_ENABLE_Pos         20U                                          /*!< PMU CNTENCLR: Event Counter 20 Enable Clear Position */
+#define PMU_CNTENCLR_CNT20_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT20_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 20 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT21_ENABLE_Pos         21U                                          /*!< PMU CNTENCLR: Event Counter 21 Enable Clear Position */
+#define PMU_CNTENCLR_CNT21_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT21_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 21 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT22_ENABLE_Pos         22U                                          /*!< PMU CNTENCLR: Event Counter 22 Enable Clear Position */
+#define PMU_CNTENCLR_CNT22_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT22_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 22 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT23_ENABLE_Pos         23U                                          /*!< PMU CNTENCLR: Event Counter 23 Enable Clear Position */
+#define PMU_CNTENCLR_CNT23_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT23_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 23 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT24_ENABLE_Pos         24U                                          /*!< PMU CNTENCLR: Event Counter 24 Enable Clear Position */
+#define PMU_CNTENCLR_CNT24_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT24_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 24 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT25_ENABLE_Pos         25U                                          /*!< PMU CNTENCLR: Event Counter 25 Enable Clear Position */
+#define PMU_CNTENCLR_CNT25_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT25_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 25 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT26_ENABLE_Pos         26U                                          /*!< PMU CNTENCLR: Event Counter 26 Enable Clear Position */
+#define PMU_CNTENCLR_CNT26_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT26_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 26 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT27_ENABLE_Pos         27U                                          /*!< PMU CNTENCLR: Event Counter 27 Enable Clear Position */
+#define PMU_CNTENCLR_CNT27_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT27_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 27 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT28_ENABLE_Pos         28U                                          /*!< PMU CNTENCLR: Event Counter 28 Enable Clear Position */
+#define PMU_CNTENCLR_CNT28_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT28_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 28 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT29_ENABLE_Pos         29U                                          /*!< PMU CNTENCLR: Event Counter 29 Enable Clear Position */
+#define PMU_CNTENCLR_CNT29_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT29_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 29 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT30_ENABLE_Pos         30U                                          /*!< PMU CNTENCLR: Event Counter 30 Enable Clear Position */
+#define PMU_CNTENCLR_CNT30_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT30_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 30 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CCNTR_ENABLE_Pos         31U                                          /*!< PMU CNTENCLR: Cycle Counter Enable Clear Position */
+#define PMU_CNTENCLR_CCNTR_ENABLE_Msk        (1UL << PMU_CNTENCLR_CCNTR_ENABLE_Pos)        /*!< PMU CNTENCLR: Cycle Counter Enable Clear Mask */
+
+/** \brief PMU Interrupt Enable Set Register Definitions */
+
+#define PMU_INTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU INTENSET: Event Counter 0 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT0_ENABLE_Msk         (1UL /*<< PMU_INTENSET_CNT0_ENABLE_Pos*/)     /*!< PMU INTENSET: Event Counter 0 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT1_ENABLE_Pos          1U                                           /*!< PMU INTENSET: Event Counter 1 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT1_ENABLE_Msk         (1UL << PMU_INTENSET_CNT1_ENABLE_Pos)         /*!< PMU INTENSET: Event Counter 1 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT2_ENABLE_Pos          2U                                           /*!< PMU INTENSET: Event Counter 2 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT2_ENABLE_Msk         (1UL << PMU_INTENSET_CNT2_ENABLE_Pos)         /*!< PMU INTENSET: Event Counter 2 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT3_ENABLE_Pos          3U                                           /*!< PMU INTENSET: Event Counter 3 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT3_ENABLE_Msk         (1UL << PMU_INTENSET_CNT3_ENABLE_Pos)         /*!< PMU INTENSET: Event Counter 3 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT4_ENABLE_Pos          4U                                           /*!< PMU INTENSET: Event Counter 4 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT4_ENABLE_Msk         (1UL << PMU_INTENSET_CNT4_ENABLE_Pos)         /*!< PMU INTENSET: Event Counter 4 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT5_ENABLE_Pos          5U                                           /*!< PMU INTENSET: Event Counter 5 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT5_ENABLE_Msk         (1UL << PMU_INTENSET_CNT5_ENABLE_Pos)         /*!< PMU INTENSET: Event Counter 5 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT6_ENABLE_Pos          6U                                           /*!< PMU INTENSET: Event Counter 6 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT6_ENABLE_Msk         (1UL << PMU_INTENSET_CNT6_ENABLE_Pos)         /*!< PMU INTENSET: Event Counter 6 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT7_ENABLE_Pos          7U                                           /*!< PMU INTENSET: Event Counter 7 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT7_ENABLE_Msk         (1UL << PMU_INTENSET_CNT7_ENABLE_Pos)         /*!< PMU INTENSET: Event Counter 7 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT8_ENABLE_Pos          8U                                           /*!< PMU INTENSET: Event Counter 8 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT8_ENABLE_Msk         (1UL << PMU_INTENSET_CNT8_ENABLE_Pos)         /*!< PMU INTENSET: Event Counter 8 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT9_ENABLE_Pos          9U                                           /*!< PMU INTENSET: Event Counter 9 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT9_ENABLE_Msk         (1UL << PMU_INTENSET_CNT9_ENABLE_Pos)         /*!< PMU INTENSET: Event Counter 9 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT10_ENABLE_Pos         10U                                          /*!< PMU INTENSET: Event Counter 10 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT10_ENABLE_Msk        (1UL << PMU_INTENSET_CNT10_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 10 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT11_ENABLE_Pos         11U                                          /*!< PMU INTENSET: Event Counter 11 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT11_ENABLE_Msk        (1UL << PMU_INTENSET_CNT11_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 11 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT12_ENABLE_Pos         12U                                          /*!< PMU INTENSET: Event Counter 12 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT12_ENABLE_Msk        (1UL << PMU_INTENSET_CNT12_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 12 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT13_ENABLE_Pos         13U                                          /*!< PMU INTENSET: Event Counter 13 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT13_ENABLE_Msk        (1UL << PMU_INTENSET_CNT13_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 13 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT14_ENABLE_Pos         14U                                          /*!< PMU INTENSET: Event Counter 14 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT14_ENABLE_Msk        (1UL << PMU_INTENSET_CNT14_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 14 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT15_ENABLE_Pos         15U                                          /*!< PMU INTENSET: Event Counter 15 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT15_ENABLE_Msk        (1UL << PMU_INTENSET_CNT15_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 15 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT16_ENABLE_Pos         16U                                          /*!< PMU INTENSET: Event Counter 16 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT16_ENABLE_Msk        (1UL << PMU_INTENSET_CNT16_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 16 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT17_ENABLE_Pos         17U                                          /*!< PMU INTENSET: Event Counter 17 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT17_ENABLE_Msk        (1UL << PMU_INTENSET_CNT17_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 17 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT18_ENABLE_Pos         18U                                          /*!< PMU INTENSET: Event Counter 18 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT18_ENABLE_Msk        (1UL << PMU_INTENSET_CNT18_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 18 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT19_ENABLE_Pos         19U                                          /*!< PMU INTENSET: Event Counter 19 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT19_ENABLE_Msk        (1UL << PMU_INTENSET_CNT19_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 19 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT20_ENABLE_Pos         20U                                          /*!< PMU INTENSET: Event Counter 20 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT20_ENABLE_Msk        (1UL << PMU_INTENSET_CNT20_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 20 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT21_ENABLE_Pos         21U                                          /*!< PMU INTENSET: Event Counter 21 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT21_ENABLE_Msk        (1UL << PMU_INTENSET_CNT21_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 21 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT22_ENABLE_Pos         22U                                          /*!< PMU INTENSET: Event Counter 22 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT22_ENABLE_Msk        (1UL << PMU_INTENSET_CNT22_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 22 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT23_ENABLE_Pos         23U                                          /*!< PMU INTENSET: Event Counter 23 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT23_ENABLE_Msk        (1UL << PMU_INTENSET_CNT23_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 23 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT24_ENABLE_Pos         24U                                          /*!< PMU INTENSET: Event Counter 24 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT24_ENABLE_Msk        (1UL << PMU_INTENSET_CNT24_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 24 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT25_ENABLE_Pos         25U                                          /*!< PMU INTENSET: Event Counter 25 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT25_ENABLE_Msk        (1UL << PMU_INTENSET_CNT25_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 25 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT26_ENABLE_Pos         26U                                          /*!< PMU INTENSET: Event Counter 26 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT26_ENABLE_Msk        (1UL << PMU_INTENSET_CNT26_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 26 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT27_ENABLE_Pos         27U                                          /*!< PMU INTENSET: Event Counter 27 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT27_ENABLE_Msk        (1UL << PMU_INTENSET_CNT27_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 27 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT28_ENABLE_Pos         28U                                          /*!< PMU INTENSET: Event Counter 28 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT28_ENABLE_Msk        (1UL << PMU_INTENSET_CNT28_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 28 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT29_ENABLE_Pos         29U                                          /*!< PMU INTENSET: Event Counter 29 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT29_ENABLE_Msk        (1UL << PMU_INTENSET_CNT29_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 29 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT30_ENABLE_Pos         30U                                          /*!< PMU INTENSET: Event Counter 30 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT30_ENABLE_Msk        (1UL << PMU_INTENSET_CNT30_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 30 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CYCCNT_ENABLE_Pos        31U                                          /*!< PMU INTENSET: Cycle Counter Interrupt Enable Set Position */
+#define PMU_INTENSET_CCYCNT_ENABLE_Msk       (1UL << PMU_INTENSET_CYCCNT_ENABLE_Pos)       /*!< PMU INTENSET: Cycle Counter Interrupt Enable Set Mask */
+
+/** \brief PMU Interrupt Enable Clear Register Definitions */
+
+#define PMU_INTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU INTENCLR: Event Counter 0 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT0_ENABLE_Msk         (1UL /*<< PMU_INTENCLR_CNT0_ENABLE_Pos*/)     /*!< PMU INTENCLR: Event Counter 0 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT1_ENABLE_Pos          1U                                           /*!< PMU INTENCLR: Event Counter 1 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT1_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT1_ENABLE_Pos)         /*!< PMU INTENCLR: Event Counter 1 Interrupt Enable Clear */
+
+#define PMU_INTENCLR_CNT2_ENABLE_Pos          2U                                           /*!< PMU INTENCLR: Event Counter 2 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT2_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT2_ENABLE_Pos)         /*!< PMU INTENCLR: Event Counter 2 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT3_ENABLE_Pos          3U                                           /*!< PMU INTENCLR: Event Counter 3 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT3_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT3_ENABLE_Pos)         /*!< PMU INTENCLR: Event Counter 3 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT4_ENABLE_Pos          4U                                           /*!< PMU INTENCLR: Event Counter 4 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT4_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT4_ENABLE_Pos)         /*!< PMU INTENCLR: Event Counter 4 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT5_ENABLE_Pos          5U                                           /*!< PMU INTENCLR: Event Counter 5 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT5_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT5_ENABLE_Pos)         /*!< PMU INTENCLR: Event Counter 5 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT6_ENABLE_Pos          6U                                           /*!< PMU INTENCLR: Event Counter 6 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT6_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT6_ENABLE_Pos)         /*!< PMU INTENCLR: Event Counter 6 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT7_ENABLE_Pos          7U                                           /*!< PMU INTENCLR: Event Counter 7 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT7_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT7_ENABLE_Pos)         /*!< PMU INTENCLR: Event Counter 7 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT8_ENABLE_Pos          8U                                           /*!< PMU INTENCLR: Event Counter 8 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT8_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT8_ENABLE_Pos)         /*!< PMU INTENCLR: Event Counter 8 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT9_ENABLE_Pos          9U                                           /*!< PMU INTENCLR: Event Counter 9 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT9_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT9_ENABLE_Pos)         /*!< PMU INTENCLR: Event Counter 9 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT10_ENABLE_Pos         10U                                          /*!< PMU INTENCLR: Event Counter 10 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT10_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT10_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 10 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT11_ENABLE_Pos         11U                                          /*!< PMU INTENCLR: Event Counter 11 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT11_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT11_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 11 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT12_ENABLE_Pos         12U                                          /*!< PMU INTENCLR: Event Counter 12 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT12_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT12_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 12 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT13_ENABLE_Pos         13U                                          /*!< PMU INTENCLR: Event Counter 13 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT13_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT13_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 13 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT14_ENABLE_Pos         14U                                          /*!< PMU INTENCLR: Event Counter 14 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT14_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT14_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 14 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT15_ENABLE_Pos         15U                                          /*!< PMU INTENCLR: Event Counter 15 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT15_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT15_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 15 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT16_ENABLE_Pos         16U                                          /*!< PMU INTENCLR: Event Counter 16 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT16_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT16_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 16 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT17_ENABLE_Pos         17U                                          /*!< PMU INTENCLR: Event Counter 17 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT17_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT17_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 17 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT18_ENABLE_Pos         18U                                          /*!< PMU INTENCLR: Event Counter 18 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT18_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT18_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 18 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT19_ENABLE_Pos         19U                                          /*!< PMU INTENCLR: Event Counter 19 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT19_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT19_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 19 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT20_ENABLE_Pos         20U                                          /*!< PMU INTENCLR: Event Counter 20 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT20_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT20_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 20 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT21_ENABLE_Pos         21U                                          /*!< PMU INTENCLR: Event Counter 21 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT21_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT21_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 21 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT22_ENABLE_Pos         22U                                          /*!< PMU INTENCLR: Event Counter 22 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT22_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT22_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 22 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT23_ENABLE_Pos         23U                                          /*!< PMU INTENCLR: Event Counter 23 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT23_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT23_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 23 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT24_ENABLE_Pos         24U                                          /*!< PMU INTENCLR: Event Counter 24 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT24_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT24_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 24 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT25_ENABLE_Pos         25U                                          /*!< PMU INTENCLR: Event Counter 25 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT25_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT25_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 25 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT26_ENABLE_Pos         26U                                          /*!< PMU INTENCLR: Event Counter 26 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT26_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT26_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 26 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT27_ENABLE_Pos         27U                                          /*!< PMU INTENCLR: Event Counter 27 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT27_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT27_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 27 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT28_ENABLE_Pos         28U                                          /*!< PMU INTENCLR: Event Counter 28 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT28_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT28_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 28 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT29_ENABLE_Pos         29U                                          /*!< PMU INTENCLR: Event Counter 29 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT29_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT29_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 29 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT30_ENABLE_Pos         30U                                          /*!< PMU INTENCLR: Event Counter 30 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT30_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT30_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 30 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CYCCNT_ENABLE_Pos        31U                                          /*!< PMU INTENCLR: Cycle Counter Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CYCCNT_ENABLE_Msk       (1UL << PMU_INTENCLR_CYCCNT_ENABLE_Pos)       /*!< PMU INTENCLR: Cycle Counter Interrupt Enable Clear Mask */
+
+/** \brief PMU Overflow Flag Status Set Register Definitions */
+
+#define PMU_OVSSET_CNT0_STATUS_Pos            0U                                           /*!< PMU OVSSET: Event Counter 0 Overflow Set Position */
+#define PMU_OVSSET_CNT0_STATUS_Msk           (1UL /*<< PMU_OVSSET_CNT0_STATUS_Pos*/)       /*!< PMU OVSSET: Event Counter 0 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT1_STATUS_Pos            1U                                           /*!< PMU OVSSET: Event Counter 1 Overflow Set Position */
+#define PMU_OVSSET_CNT1_STATUS_Msk           (1UL << PMU_OVSSET_CNT1_STATUS_Pos)           /*!< PMU OVSSET: Event Counter 1 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT2_STATUS_Pos            2U                                           /*!< PMU OVSSET: Event Counter 2 Overflow Set Position */
+#define PMU_OVSSET_CNT2_STATUS_Msk           (1UL << PMU_OVSSET_CNT2_STATUS_Pos)           /*!< PMU OVSSET: Event Counter 2 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT3_STATUS_Pos            3U                                           /*!< PMU OVSSET: Event Counter 3 Overflow Set Position */
+#define PMU_OVSSET_CNT3_STATUS_Msk           (1UL << PMU_OVSSET_CNT3_STATUS_Pos)           /*!< PMU OVSSET: Event Counter 3 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT4_STATUS_Pos            4U                                           /*!< PMU OVSSET: Event Counter 4 Overflow Set Position */
+#define PMU_OVSSET_CNT4_STATUS_Msk           (1UL << PMU_OVSSET_CNT4_STATUS_Pos)           /*!< PMU OVSSET: Event Counter 4 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT5_STATUS_Pos            5U                                           /*!< PMU OVSSET: Event Counter 5 Overflow Set Position */
+#define PMU_OVSSET_CNT5_STATUS_Msk           (1UL << PMU_OVSSET_CNT5_STATUS_Pos)           /*!< PMU OVSSET: Event Counter 5 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT6_STATUS_Pos            6U                                           /*!< PMU OVSSET: Event Counter 6 Overflow Set Position */
+#define PMU_OVSSET_CNT6_STATUS_Msk           (1UL << PMU_OVSSET_CNT6_STATUS_Pos)           /*!< PMU OVSSET: Event Counter 6 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT7_STATUS_Pos            7U                                           /*!< PMU OVSSET: Event Counter 7 Overflow Set Position */
+#define PMU_OVSSET_CNT7_STATUS_Msk           (1UL << PMU_OVSSET_CNT7_STATUS_Pos)           /*!< PMU OVSSET: Event Counter 7 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT8_STATUS_Pos            8U                                           /*!< PMU OVSSET: Event Counter 8 Overflow Set Position */
+#define PMU_OVSSET_CNT8_STATUS_Msk           (1UL << PMU_OVSSET_CNT8_STATUS_Pos)           /*!< PMU OVSSET: Event Counter 8 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT9_STATUS_Pos            9U                                           /*!< PMU OVSSET: Event Counter 9 Overflow Set Position */
+#define PMU_OVSSET_CNT9_STATUS_Msk           (1UL << PMU_OVSSET_CNT9_STATUS_Pos)           /*!< PMU OVSSET: Event Counter 9 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT10_STATUS_Pos           10U                                          /*!< PMU OVSSET: Event Counter 10 Overflow Set Position */
+#define PMU_OVSSET_CNT10_STATUS_Msk          (1UL << PMU_OVSSET_CNT10_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 10 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT11_STATUS_Pos           11U                                          /*!< PMU OVSSET: Event Counter 11 Overflow Set Position */
+#define PMU_OVSSET_CNT11_STATUS_Msk          (1UL << PMU_OVSSET_CNT11_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 11 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT12_STATUS_Pos           12U                                          /*!< PMU OVSSET: Event Counter 12 Overflow Set Position */
+#define PMU_OVSSET_CNT12_STATUS_Msk          (1UL << PMU_OVSSET_CNT12_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 12 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT13_STATUS_Pos           13U                                          /*!< PMU OVSSET: Event Counter 13 Overflow Set Position */
+#define PMU_OVSSET_CNT13_STATUS_Msk          (1UL << PMU_OVSSET_CNT13_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 13 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT14_STATUS_Pos           14U                                          /*!< PMU OVSSET: Event Counter 14 Overflow Set Position */
+#define PMU_OVSSET_CNT14_STATUS_Msk          (1UL << PMU_OVSSET_CNT14_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 14 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT15_STATUS_Pos           15U                                          /*!< PMU OVSSET: Event Counter 15 Overflow Set Position */
+#define PMU_OVSSET_CNT15_STATUS_Msk          (1UL << PMU_OVSSET_CNT15_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 15 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT16_STATUS_Pos           16U                                          /*!< PMU OVSSET: Event Counter 16 Overflow Set Position */
+#define PMU_OVSSET_CNT16_STATUS_Msk          (1UL << PMU_OVSSET_CNT16_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 16 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT17_STATUS_Pos           17U                                          /*!< PMU OVSSET: Event Counter 17 Overflow Set Position */
+#define PMU_OVSSET_CNT17_STATUS_Msk          (1UL << PMU_OVSSET_CNT17_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 17 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT18_STATUS_Pos           18U                                          /*!< PMU OVSSET: Event Counter 18 Overflow Set Position */
+#define PMU_OVSSET_CNT18_STATUS_Msk          (1UL << PMU_OVSSET_CNT18_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 18 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT19_STATUS_Pos           19U                                          /*!< PMU OVSSET: Event Counter 19 Overflow Set Position */
+#define PMU_OVSSET_CNT19_STATUS_Msk          (1UL << PMU_OVSSET_CNT19_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 19 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT20_STATUS_Pos           20U                                          /*!< PMU OVSSET: Event Counter 20 Overflow Set Position */
+#define PMU_OVSSET_CNT20_STATUS_Msk          (1UL << PMU_OVSSET_CNT20_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 20 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT21_STATUS_Pos           21U                                          /*!< PMU OVSSET: Event Counter 21 Overflow Set Position */
+#define PMU_OVSSET_CNT21_STATUS_Msk          (1UL << PMU_OVSSET_CNT21_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 21 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT22_STATUS_Pos           22U                                          /*!< PMU OVSSET: Event Counter 22 Overflow Set Position */
+#define PMU_OVSSET_CNT22_STATUS_Msk          (1UL << PMU_OVSSET_CNT22_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 22 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT23_STATUS_Pos           23U                                          /*!< PMU OVSSET: Event Counter 23 Overflow Set Position */
+#define PMU_OVSSET_CNT23_STATUS_Msk          (1UL << PMU_OVSSET_CNT23_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 23 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT24_STATUS_Pos           24U                                          /*!< PMU OVSSET: Event Counter 24 Overflow Set Position */
+#define PMU_OVSSET_CNT24_STATUS_Msk          (1UL << PMU_OVSSET_CNT24_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 24 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT25_STATUS_Pos           25U                                          /*!< PMU OVSSET: Event Counter 25 Overflow Set Position */
+#define PMU_OVSSET_CNT25_STATUS_Msk          (1UL << PMU_OVSSET_CNT25_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 25 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT26_STATUS_Pos           26U                                          /*!< PMU OVSSET: Event Counter 26 Overflow Set Position */
+#define PMU_OVSSET_CNT26_STATUS_Msk          (1UL << PMU_OVSSET_CNT26_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 26 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT27_STATUS_Pos           27U                                          /*!< PMU OVSSET: Event Counter 27 Overflow Set Position */
+#define PMU_OVSSET_CNT27_STATUS_Msk          (1UL << PMU_OVSSET_CNT27_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 27 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT28_STATUS_Pos           28U                                          /*!< PMU OVSSET: Event Counter 28 Overflow Set Position */
+#define PMU_OVSSET_CNT28_STATUS_Msk          (1UL << PMU_OVSSET_CNT28_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 28 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT29_STATUS_Pos           29U                                          /*!< PMU OVSSET: Event Counter 29 Overflow Set Position */
+#define PMU_OVSSET_CNT29_STATUS_Msk          (1UL << PMU_OVSSET_CNT29_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 29 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT30_STATUS_Pos           30U                                          /*!< PMU OVSSET: Event Counter 30 Overflow Set Position */
+#define PMU_OVSSET_CNT30_STATUS_Msk          (1UL << PMU_OVSSET_CNT30_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 30 Overflow Set Mask */
+
+#define PMU_OVSSET_CYCCNT_STATUS_Pos          31U                                          /*!< PMU OVSSET: Cycle Counter Overflow Set Position */
+#define PMU_OVSSET_CYCCNT_STATUS_Msk         (1UL << PMU_OVSSET_CYCCNT_STATUS_Pos)         /*!< PMU OVSSET: Cycle Counter Overflow Set Mask */
+
+/** \brief PMU Overflow Flag Status Clear Register Definitions */
+
+#define PMU_OVSCLR_CNT0_STATUS_Pos            0U                                           /*!< PMU OVSCLR: Event Counter 0 Overflow Clear Position */
+#define PMU_OVSCLR_CNT0_STATUS_Msk           (1UL /*<< PMU_OVSCLR_CNT0_STATUS_Pos*/)       /*!< PMU OVSCLR: Event Counter 0 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT1_STATUS_Pos            1U                                           /*!< PMU OVSCLR: Event Counter 1 Overflow Clear Position */
+#define PMU_OVSCLR_CNT1_STATUS_Msk           (1UL << PMU_OVSCLR_CNT1_STATUS_Pos)           /*!< PMU OVSCLR: Event Counter 1 Overflow Clear */
+
+#define PMU_OVSCLR_CNT2_STATUS_Pos            2U                                           /*!< PMU OVSCLR: Event Counter 2 Overflow Clear Position */
+#define PMU_OVSCLR_CNT2_STATUS_Msk           (1UL << PMU_OVSCLR_CNT2_STATUS_Pos)           /*!< PMU OVSCLR: Event Counter 2 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT3_STATUS_Pos            3U                                           /*!< PMU OVSCLR: Event Counter 3 Overflow Clear Position */
+#define PMU_OVSCLR_CNT3_STATUS_Msk           (1UL << PMU_OVSCLR_CNT3_STATUS_Pos)           /*!< PMU OVSCLR: Event Counter 3 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT4_STATUS_Pos            4U                                           /*!< PMU OVSCLR: Event Counter 4 Overflow Clear Position */
+#define PMU_OVSCLR_CNT4_STATUS_Msk           (1UL << PMU_OVSCLR_CNT4_STATUS_Pos)           /*!< PMU OVSCLR: Event Counter 4 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT5_STATUS_Pos            5U                                           /*!< PMU OVSCLR: Event Counter 5 Overflow Clear Position */
+#define PMU_OVSCLR_CNT5_STATUS_Msk           (1UL << PMU_OVSCLR_CNT5_STATUS_Pos)           /*!< PMU OVSCLR: Event Counter 5 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT6_STATUS_Pos            6U                                           /*!< PMU OVSCLR: Event Counter 6 Overflow Clear Position */
+#define PMU_OVSCLR_CNT6_STATUS_Msk           (1UL << PMU_OVSCLR_CNT6_STATUS_Pos)           /*!< PMU OVSCLR: Event Counter 6 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT7_STATUS_Pos            7U                                           /*!< PMU OVSCLR: Event Counter 7 Overflow Clear Position */
+#define PMU_OVSCLR_CNT7_STATUS_Msk           (1UL << PMU_OVSCLR_CNT7_STATUS_Pos)           /*!< PMU OVSCLR: Event Counter 7 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT8_STATUS_Pos            8U                                           /*!< PMU OVSCLR: Event Counter 8 Overflow Clear Position */
+#define PMU_OVSCLR_CNT8_STATUS_Msk           (1UL << PMU_OVSCLR_CNT8_STATUS_Pos)           /*!< PMU OVSCLR: Event Counter 8 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT9_STATUS_Pos            9U                                           /*!< PMU OVSCLR: Event Counter 9 Overflow Clear Position */
+#define PMU_OVSCLR_CNT9_STATUS_Msk           (1UL << PMU_OVSCLR_CNT9_STATUS_Pos)           /*!< PMU OVSCLR: Event Counter 9 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT10_STATUS_Pos           10U                                          /*!< PMU OVSCLR: Event Counter 10 Overflow Clear Position */
+#define PMU_OVSCLR_CNT10_STATUS_Msk          (1UL << PMU_OVSCLR_CNT10_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 10 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT11_STATUS_Pos           11U                                          /*!< PMU OVSCLR: Event Counter 11 Overflow Clear Position */
+#define PMU_OVSCLR_CNT11_STATUS_Msk          (1UL << PMU_OVSCLR_CNT11_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 11 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT12_STATUS_Pos           12U                                          /*!< PMU OVSCLR: Event Counter 12 Overflow Clear Position */
+#define PMU_OVSCLR_CNT12_STATUS_Msk          (1UL << PMU_OVSCLR_CNT12_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 12 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT13_STATUS_Pos           13U                                          /*!< PMU OVSCLR: Event Counter 13 Overflow Clear Position */
+#define PMU_OVSCLR_CNT13_STATUS_Msk          (1UL << PMU_OVSCLR_CNT13_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 13 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT14_STATUS_Pos           14U                                          /*!< PMU OVSCLR: Event Counter 14 Overflow Clear Position */
+#define PMU_OVSCLR_CNT14_STATUS_Msk          (1UL << PMU_OVSCLR_CNT14_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 14 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT15_STATUS_Pos           15U                                          /*!< PMU OVSCLR: Event Counter 15 Overflow Clear Position */
+#define PMU_OVSCLR_CNT15_STATUS_Msk          (1UL << PMU_OVSCLR_CNT15_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 15 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT16_STATUS_Pos           16U                                          /*!< PMU OVSCLR: Event Counter 16 Overflow Clear Position */
+#define PMU_OVSCLR_CNT16_STATUS_Msk          (1UL << PMU_OVSCLR_CNT16_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 16 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT17_STATUS_Pos           17U                                          /*!< PMU OVSCLR: Event Counter 17 Overflow Clear Position */
+#define PMU_OVSCLR_CNT17_STATUS_Msk          (1UL << PMU_OVSCLR_CNT17_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 17 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT18_STATUS_Pos           18U                                          /*!< PMU OVSCLR: Event Counter 18 Overflow Clear Position */
+#define PMU_OVSCLR_CNT18_STATUS_Msk          (1UL << PMU_OVSCLR_CNT18_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 18 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT19_STATUS_Pos           19U                                          /*!< PMU OVSCLR: Event Counter 19 Overflow Clear Position */
+#define PMU_OVSCLR_CNT19_STATUS_Msk          (1UL << PMU_OVSCLR_CNT19_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 19 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT20_STATUS_Pos           20U                                          /*!< PMU OVSCLR: Event Counter 20 Overflow Clear Position */
+#define PMU_OVSCLR_CNT20_STATUS_Msk          (1UL << PMU_OVSCLR_CNT20_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 20 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT21_STATUS_Pos           21U                                          /*!< PMU OVSCLR: Event Counter 21 Overflow Clear Position */
+#define PMU_OVSCLR_CNT21_STATUS_Msk          (1UL << PMU_OVSCLR_CNT21_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 21 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT22_STATUS_Pos           22U                                          /*!< PMU OVSCLR: Event Counter 22 Overflow Clear Position */
+#define PMU_OVSCLR_CNT22_STATUS_Msk          (1UL << PMU_OVSCLR_CNT22_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 22 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT23_STATUS_Pos           23U                                          /*!< PMU OVSCLR: Event Counter 23 Overflow Clear Position */
+#define PMU_OVSCLR_CNT23_STATUS_Msk          (1UL << PMU_OVSCLR_CNT23_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 23 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT24_STATUS_Pos           24U                                          /*!< PMU OVSCLR: Event Counter 24 Overflow Clear Position */
+#define PMU_OVSCLR_CNT24_STATUS_Msk          (1UL << PMU_OVSCLR_CNT24_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 24 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT25_STATUS_Pos           25U                                          /*!< PMU OVSCLR: Event Counter 25 Overflow Clear Position */
+#define PMU_OVSCLR_CNT25_STATUS_Msk          (1UL << PMU_OVSCLR_CNT25_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 25 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT26_STATUS_Pos           26U                                          /*!< PMU OVSCLR: Event Counter 26 Overflow Clear Position */
+#define PMU_OVSCLR_CNT26_STATUS_Msk          (1UL << PMU_OVSCLR_CNT26_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 26 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT27_STATUS_Pos           27U                                          /*!< PMU OVSCLR: Event Counter 27 Overflow Clear Position */
+#define PMU_OVSCLR_CNT27_STATUS_Msk          (1UL << PMU_OVSCLR_CNT27_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 27 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT28_STATUS_Pos           28U                                          /*!< PMU OVSCLR: Event Counter 28 Overflow Clear Position */
+#define PMU_OVSCLR_CNT28_STATUS_Msk          (1UL << PMU_OVSCLR_CNT28_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 28 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT29_STATUS_Pos           29U                                          /*!< PMU OVSCLR: Event Counter 29 Overflow Clear Position */
+#define PMU_OVSCLR_CNT29_STATUS_Msk          (1UL << PMU_OVSCLR_CNT29_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 29 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT30_STATUS_Pos           30U                                          /*!< PMU OVSCLR: Event Counter 30 Overflow Clear Position */
+#define PMU_OVSCLR_CNT30_STATUS_Msk          (1UL << PMU_OVSCLR_CNT30_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 30 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CYCCNT_STATUS_Pos          31U                                          /*!< PMU OVSCLR: Cycle Counter Overflow Clear Position */
+#define PMU_OVSCLR_CYCCNT_STATUS_Msk         (1UL << PMU_OVSCLR_CYCCNT_STATUS_Pos)         /*!< PMU OVSCLR: Cycle Counter Overflow Clear Mask */
+
+/** \brief PMU Software Increment Counter */
+
+#define PMU_SWINC_CNT0_Pos                    0U                                           /*!< PMU SWINC: Event Counter 0 Software Increment Position */
+#define PMU_SWINC_CNT0_Msk                   (1UL /*<< PMU_SWINC_CNT0_Pos */)              /*!< PMU SWINC: Event Counter 0 Software Increment Mask */
+
+#define PMU_SWINC_CNT1_Pos                    1U                                           /*!< PMU SWINC: Event Counter 1 Software Increment Position */
+#define PMU_SWINC_CNT1_Msk                   (1UL << PMU_SWINC_CNT1_Pos)                   /*!< PMU SWINC: Event Counter 1 Software Increment Mask */
+
+#define PMU_SWINC_CNT2_Pos                    2U                                           /*!< PMU SWINC: Event Counter 2 Software Increment Position */
+#define PMU_SWINC_CNT2_Msk                   (1UL << PMU_SWINC_CNT2_Pos)                   /*!< PMU SWINC: Event Counter 2 Software Increment Mask */
+
+#define PMU_SWINC_CNT3_Pos                    3U                                           /*!< PMU SWINC: Event Counter 3 Software Increment Position */
+#define PMU_SWINC_CNT3_Msk                   (1UL << PMU_SWINC_CNT3_Pos)                   /*!< PMU SWINC: Event Counter 3 Software Increment Mask */
+
+#define PMU_SWINC_CNT4_Pos                    4U                                           /*!< PMU SWINC: Event Counter 4 Software Increment Position */
+#define PMU_SWINC_CNT4_Msk                   (1UL << PMU_SWINC_CNT4_Pos)                   /*!< PMU SWINC: Event Counter 4 Software Increment Mask */
+
+#define PMU_SWINC_CNT5_Pos                    5U                                           /*!< PMU SWINC: Event Counter 5 Software Increment Position */
+#define PMU_SWINC_CNT5_Msk                   (1UL << PMU_SWINC_CNT5_Pos)                   /*!< PMU SWINC: Event Counter 5 Software Increment Mask */
+
+#define PMU_SWINC_CNT6_Pos                    6U                                           /*!< PMU SWINC: Event Counter 6 Software Increment Position */
+#define PMU_SWINC_CNT6_Msk                   (1UL << PMU_SWINC_CNT6_Pos)                   /*!< PMU SWINC: Event Counter 6 Software Increment Mask */
+
+#define PMU_SWINC_CNT7_Pos                    7U                                           /*!< PMU SWINC: Event Counter 7 Software Increment Position */
+#define PMU_SWINC_CNT7_Msk                   (1UL << PMU_SWINC_CNT7_Pos)                   /*!< PMU SWINC: Event Counter 7 Software Increment Mask */
+
+#define PMU_SWINC_CNT8_Pos                    8U                                           /*!< PMU SWINC: Event Counter 8 Software Increment Position */
+#define PMU_SWINC_CNT8_Msk                   (1UL << PMU_SWINC_CNT8_Pos)                   /*!< PMU SWINC: Event Counter 8 Software Increment Mask */
+
+#define PMU_SWINC_CNT9_Pos                    9U                                           /*!< PMU SWINC: Event Counter 9 Software Increment Position */
+#define PMU_SWINC_CNT9_Msk                   (1UL << PMU_SWINC_CNT9_Pos)                   /*!< PMU SWINC: Event Counter 9 Software Increment Mask */
+
+#define PMU_SWINC_CNT10_Pos                   10U                                          /*!< PMU SWINC: Event Counter 10 Software Increment Position */
+#define PMU_SWINC_CNT10_Msk                  (1UL << PMU_SWINC_CNT10_Pos)                  /*!< PMU SWINC: Event Counter 10 Software Increment Mask */
+
+#define PMU_SWINC_CNT11_Pos                   11U                                          /*!< PMU SWINC: Event Counter 11 Software Increment Position */
+#define PMU_SWINC_CNT11_Msk                  (1UL << PMU_SWINC_CNT11_Pos)                  /*!< PMU SWINC: Event Counter 11 Software Increment Mask */
+
+#define PMU_SWINC_CNT12_Pos                   12U                                          /*!< PMU SWINC: Event Counter 12 Software Increment Position */
+#define PMU_SWINC_CNT12_Msk                  (1UL << PMU_SWINC_CNT12_Pos)                  /*!< PMU SWINC: Event Counter 12 Software Increment Mask */
+
+#define PMU_SWINC_CNT13_Pos                   13U                                          /*!< PMU SWINC: Event Counter 13 Software Increment Position */
+#define PMU_SWINC_CNT13_Msk                  (1UL << PMU_SWINC_CNT13_Pos)                  /*!< PMU SWINC: Event Counter 13 Software Increment Mask */
+
+#define PMU_SWINC_CNT14_Pos                   14U                                          /*!< PMU SWINC: Event Counter 14 Software Increment Position */
+#define PMU_SWINC_CNT14_Msk                  (1UL << PMU_SWINC_CNT14_Pos)                  /*!< PMU SWINC: Event Counter 14 Software Increment Mask */
+
+#define PMU_SWINC_CNT15_Pos                   15U                                          /*!< PMU SWINC: Event Counter 15 Software Increment Position */
+#define PMU_SWINC_CNT15_Msk                  (1UL << PMU_SWINC_CNT15_Pos)                  /*!< PMU SWINC: Event Counter 15 Software Increment Mask */
+
+#define PMU_SWINC_CNT16_Pos                   16U                                          /*!< PMU SWINC: Event Counter 16 Software Increment Position */
+#define PMU_SWINC_CNT16_Msk                  (1UL << PMU_SWINC_CNT16_Pos)                  /*!< PMU SWINC: Event Counter 16 Software Increment Mask */
+
+#define PMU_SWINC_CNT17_Pos                   17U                                          /*!< PMU SWINC: Event Counter 17 Software Increment Position */
+#define PMU_SWINC_CNT17_Msk                  (1UL << PMU_SWINC_CNT17_Pos)                  /*!< PMU SWINC: Event Counter 17 Software Increment Mask */
+
+#define PMU_SWINC_CNT18_Pos                   18U                                          /*!< PMU SWINC: Event Counter 18 Software Increment Position */
+#define PMU_SWINC_CNT18_Msk                  (1UL << PMU_SWINC_CNT18_Pos)                  /*!< PMU SWINC: Event Counter 18 Software Increment Mask */
+
+#define PMU_SWINC_CNT19_Pos                   19U                                          /*!< PMU SWINC: Event Counter 19 Software Increment Position */
+#define PMU_SWINC_CNT19_Msk                  (1UL << PMU_SWINC_CNT19_Pos)                  /*!< PMU SWINC: Event Counter 19 Software Increment Mask */
+
+#define PMU_SWINC_CNT20_Pos                   20U                                          /*!< PMU SWINC: Event Counter 20 Software Increment Position */
+#define PMU_SWINC_CNT20_Msk                  (1UL << PMU_SWINC_CNT20_Pos)                  /*!< PMU SWINC: Event Counter 20 Software Increment Mask */
+
+#define PMU_SWINC_CNT21_Pos                   21U                                          /*!< PMU SWINC: Event Counter 21 Software Increment Position */
+#define PMU_SWINC_CNT21_Msk                  (1UL << PMU_SWINC_CNT21_Pos)                  /*!< PMU SWINC: Event Counter 21 Software Increment Mask */
+
+#define PMU_SWINC_CNT22_Pos                   22U                                          /*!< PMU SWINC: Event Counter 22 Software Increment Position */
+#define PMU_SWINC_CNT22_Msk                  (1UL << PMU_SWINC_CNT22_Pos)                  /*!< PMU SWINC: Event Counter 22 Software Increment Mask */
+
+#define PMU_SWINC_CNT23_Pos                   23U                                          /*!< PMU SWINC: Event Counter 23 Software Increment Position */
+#define PMU_SWINC_CNT23_Msk                  (1UL << PMU_SWINC_CNT23_Pos)                  /*!< PMU SWINC: Event Counter 23 Software Increment Mask */
+
+#define PMU_SWINC_CNT24_Pos                   24U                                          /*!< PMU SWINC: Event Counter 24 Software Increment Position */
+#define PMU_SWINC_CNT24_Msk                  (1UL << PMU_SWINC_CNT24_Pos)                  /*!< PMU SWINC: Event Counter 24 Software Increment Mask */
+
+#define PMU_SWINC_CNT25_Pos                   25U                                          /*!< PMU SWINC: Event Counter 25 Software Increment Position */
+#define PMU_SWINC_CNT25_Msk                  (1UL << PMU_SWINC_CNT25_Pos)                  /*!< PMU SWINC: Event Counter 25 Software Increment Mask */
+
+#define PMU_SWINC_CNT26_Pos                   26U                                          /*!< PMU SWINC: Event Counter 26 Software Increment Position */
+#define PMU_SWINC_CNT26_Msk                  (1UL << PMU_SWINC_CNT26_Pos)                  /*!< PMU SWINC: Event Counter 26 Software Increment Mask */
+
+#define PMU_SWINC_CNT27_Pos                   27U                                          /*!< PMU SWINC: Event Counter 27 Software Increment Position */
+#define PMU_SWINC_CNT27_Msk                  (1UL << PMU_SWINC_CNT27_Pos)                  /*!< PMU SWINC: Event Counter 27 Software Increment Mask */
+
+#define PMU_SWINC_CNT28_Pos                   28U                                          /*!< PMU SWINC: Event Counter 28 Software Increment Position */
+#define PMU_SWINC_CNT28_Msk                  (1UL << PMU_SWINC_CNT28_Pos)                  /*!< PMU SWINC: Event Counter 28 Software Increment Mask */
+
+#define PMU_SWINC_CNT29_Pos                   29U                                          /*!< PMU SWINC: Event Counter 29 Software Increment Position */
+#define PMU_SWINC_CNT29_Msk                  (1UL << PMU_SWINC_CNT29_Pos)                  /*!< PMU SWINC: Event Counter 29 Software Increment Mask */
+
+#define PMU_SWINC_CNT30_Pos                   30U                                          /*!< PMU SWINC: Event Counter 30 Software Increment Position */
+#define PMU_SWINC_CNT30_Msk                  (1UL << PMU_SWINC_CNT30_Pos)                  /*!< PMU SWINC: Event Counter 30 Software Increment Mask */
+
+/** \brief PMU Control Register Definitions */
+
+#define PMU_CTRL_ENABLE_Pos                   0U                                           /*!< PMU CTRL: ENABLE Position */
+#define PMU_CTRL_ENABLE_Msk                  (1UL /*<< PMU_CTRL_ENABLE_Pos*/)              /*!< PMU CTRL: ENABLE Mask */
+
+#define PMU_CTRL_EVENTCNT_RESET_Pos           1U                                           /*!< PMU CTRL: Event Counter Reset Position */
+#define PMU_CTRL_EVENTCNT_RESET_Msk          (1UL << PMU_CTRL_EVENTCNT_RESET_Pos)          /*!< PMU CTRL: Event Counter Reset Mask */
+
+#define PMU_CTRL_CYCCNT_RESET_Pos             2U                                           /*!< PMU CTRL: Cycle Counter Reset Position */
+#define PMU_CTRL_CYCCNT_RESET_Msk            (1UL << PMU_CTRL_CYCCNT_RESET_Pos)            /*!< PMU CTRL: Cycle Counter Reset Mask */
+
+#define PMU_CTRL_CYCCNT_DISABLE_Pos           5U                                           /*!< PMU CTRL: Disable Cycle Counter Position */
+#define PMU_CTRL_CYCCNT_DISABLE_Msk          (1UL << PMU_CTRL_CYCCNT_DISABLE_Pos)          /*!< PMU CTRL: Disable Cycle Counter Mask */
+
+#define PMU_CTRL_FRZ_ON_OV_Pos                9U                                           /*!< PMU CTRL: Freeze-on-overflow Position */
+#define PMU_CTRL_FRZ_ON_OV_Msk               (1UL << PMU_CTRL_FRZ_ON_OVERFLOW_Pos)         /*!< PMU CTRL: Freeze-on-overflow Mask */
+
+#define PMU_CTRL_TRACE_ON_OV_Pos              11U                                          /*!< PMU CTRL: Trace-on-overflow Position */
+#define PMU_CTRL_TRACE_ON_OV_Msk             (1UL << PMU_CTRL_TRACE_ON_OVERFLOW_Pos)       /*!< PMU CTRL: Trace-on-overflow Mask */
+
+/** \brief PMU Type Register Definitions */
+
+#define PMU_TYPE_NUM_CNTS_Pos                 0U                                           /*!< PMU TYPE: Number of Counters Position */
+#define PMU_TYPE_NUM_CNTS_Msk                (0xFFUL /*<< PMU_TYPE_NUM_CNTS_Pos*/)         /*!< PMU TYPE: Number of Counters Mask */
+
+#define PMU_TYPE_SIZE_CNTS_Pos                8U                                           /*!< PMU TYPE: Size of Counters Position */
+#define PMU_TYPE_SIZE_CNTS_Msk               (0x3FUL << PMU_TYPE_SIZE_CNTS_Pos)            /*!< PMU TYPE: Size of Counters Mask */
+
+#define PMU_TYPE_CYCCNT_PRESENT_Pos           14U                                          /*!< PMU TYPE: Cycle Counter Present Position */
+#define PMU_TYPE_CYCCNT_PRESENT_Msk          (1UL << PMU_TYPE_CYCCNT_PRESENT_Pos)          /*!< PMU TYPE: Cycle Counter Present Mask */
+
+#define PMU_TYPE_FRZ_OV_SUPPORT_Pos           21U                                          /*!< PMU TYPE: Freeze-on-overflow Support Position */
+#define PMU_TYPE_FRZ_OV_SUPPORT_Msk          (1UL << PMU_TYPE_FRZ_OV_SUPPORT_Pos)          /*!< PMU TYPE: Freeze-on-overflow Support Mask */
+
+#define PMU_TYPE_TRACE_ON_OV_SUPPORT_Pos      23U                                          /*!< PMU TYPE: Trace-on-overflow Support Position */
+#define PMU_TYPE_TRACE_ON_OV_SUPPORT_Msk     (1UL << PMU_TYPE_FRZ_OV_SUPPORT_Pos)          /*!< PMU TYPE: Trace-on-overflow Support Mask */
+
+/** \brief PMU Authentication Status Register Definitions */
+
+#define PMU_AUTHSTATUS_NSID_Pos               0U                                           /*!< PMU AUTHSTATUS: Non-secure Invasive Debug Position */
+#define PMU_AUTHSTATUS_NSID_Msk              (0x3UL /*<< PMU_AUTHSTATUS_NSID_Pos*/)        /*!< PMU AUTHSTATUS: Non-secure Invasive Debug Mask */
+
+#define PMU_AUTHSTATUS_NSNID_Pos              2U                                           /*!< PMU AUTHSTATUS: Non-secure Non-invasive Debug Position */
+#define PMU_AUTHSTATUS_NSNID_Msk             (0x3UL << PMU_AUTHSTATUS_NSNID_Pos)           /*!< PMU AUTHSTATUS: Non-secure Non-invasive Debug Mask */
+
+#define PMU_AUTHSTATUS_SID_Pos                4U                                           /*!< PMU AUTHSTATUS: Secure Invasive Debug Position */
+#define PMU_AUTHSTATUS_SID_Msk               (0x3UL << PMU_AUTHSTATUS_SID_Pos)             /*!< PMU AUTHSTATUS: Secure Invasive Debug Mask */
+
+#define PMU_AUTHSTATUS_SNID_Pos               6U                                           /*!< PMU AUTHSTATUS: Secure Non-invasive Debug Position */
+#define PMU_AUTHSTATUS_SNID_Msk              (0x3UL << PMU_AUTHSTATUS_SNID_Pos)            /*!< PMU AUTHSTATUS: Secure Non-invasive Debug Mask */
+
+#define PMU_AUTHSTATUS_NSUID_Pos              16U                                          /*!< PMU AUTHSTATUS: Non-secure Unprivileged Invasive Debug Position */
+#define PMU_AUTHSTATUS_NSUID_Msk             (0x3UL << PMU_AUTHSTATUS_NSUID_Pos)           /*!< PMU AUTHSTATUS: Non-secure Unprivileged Invasive Debug Mask */
+
+#define PMU_AUTHSTATUS_NSUNID_Pos             18U                                          /*!< PMU AUTHSTATUS: Non-secure Unprivileged Non-invasive Debug Position */
+#define PMU_AUTHSTATUS_NSUNID_Msk            (0x3UL << PMU_AUTHSTATUS_NSUNID_Pos)          /*!< PMU AUTHSTATUS: Non-secure Unprivileged Non-invasive Debug Mask */
+
+#define PMU_AUTHSTATUS_SUID_Pos               20U                                          /*!< PMU AUTHSTATUS: Secure Unprivileged Invasive Debug Position */
+#define PMU_AUTHSTATUS_SUID_Msk              (0x3UL << PMU_AUTHSTATUS_SUID_Pos)            /*!< PMU AUTHSTATUS: Secure Unprivileged Invasive Debug Mask */
+
+#define PMU_AUTHSTATUS_SUNID_Pos              22U                                          /*!< PMU AUTHSTATUS: Secure Unprivileged Non-invasive Debug Position */
+#define PMU_AUTHSTATUS_SUNID_Msk             (0x3UL << PMU_AUTHSTATUS_SUNID_Pos)           /*!< PMU AUTHSTATUS: Secure Unprivileged Non-invasive Debug Mask */
+
+/*@} end of group CMSIS_PMU */
+#endif
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  MPU Region Limit Address Register */
+  __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Region Base Address Register Alias 1 */
+  __IOM uint32_t RLAR_A1;                /*!< Offset: 0x018 (R/W)  MPU Region Limit Address Register Alias 1 */
+  __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Region Base Address Register Alias 2 */
+  __IOM uint32_t RLAR_A2;                /*!< Offset: 0x020 (R/W)  MPU Region Limit Address Register Alias 2 */
+  __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Region Base Address Register Alias 3 */
+  __IOM uint32_t RLAR_A3;                /*!< Offset: 0x028 (R/W)  MPU Region Limit Address Register Alias 3 */
+        uint32_t RESERVED0[1];
+  union {
+  __IOM uint32_t MAIR[2];
+  struct {
+  __IOM uint32_t MAIR0;                  /*!< Offset: 0x030 (R/W)  MPU Memory Attribute Indirection Register 0 */
+  __IOM uint32_t MAIR1;                  /*!< Offset: 0x034 (R/W)  MPU Memory Attribute Indirection Register 1 */
+  };
+  };
+} MPU_Type;
+
+#define MPU_TYPE_RALIASES                  4U
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_BASE_Pos                   5U                                            /*!< MPU RBAR: BASE Position */
+#define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL << MPU_RBAR_BASE_Pos)             /*!< MPU RBAR: BASE Mask */
+
+#define MPU_RBAR_SH_Pos                     3U                                            /*!< MPU RBAR: SH Position */
+#define MPU_RBAR_SH_Msk                    (0x3UL << MPU_RBAR_SH_Pos)                     /*!< MPU RBAR: SH Mask */
+
+#define MPU_RBAR_AP_Pos                     1U                                            /*!< MPU RBAR: AP Position */
+#define MPU_RBAR_AP_Msk                    (0x3UL << MPU_RBAR_AP_Pos)                     /*!< MPU RBAR: AP Mask */
+
+#define MPU_RBAR_XN_Pos                     0U                                            /*!< MPU RBAR: XN Position */
+#define MPU_RBAR_XN_Msk                    (01UL /*<< MPU_RBAR_XN_Pos*/)                  /*!< MPU RBAR: XN Mask */
+
+/* MPU Region Limit Address Register Definitions */
+#define MPU_RLAR_LIMIT_Pos                  5U                                            /*!< MPU RLAR: LIMIT Position */
+#define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos)            /*!< MPU RLAR: LIMIT Mask */
+
+#define MPU_RLAR_PXN_Pos                    4U                                            /*!< MPU RLAR: PXN Position */
+#define MPU_RLAR_PXN_Msk                   (1UL << MPU_RLAR_PXN_Pos)                      /*!< MPU RLAR: PXN Mask */
+
+#define MPU_RLAR_AttrIndx_Pos               1U                                            /*!< MPU RLAR: AttrIndx Position */
+#define MPU_RLAR_AttrIndx_Msk              (7UL << MPU_RLAR_AttrIndx_Pos)                 /*!< MPU RLAR: AttrIndx Mask */
+
+#define MPU_RLAR_EN_Pos                     0U                                            /*!< MPU RLAR: Region enable bit Position */
+#define MPU_RLAR_EN_Msk                    (1UL /*<< MPU_RLAR_EN_Pos*/)                   /*!< MPU RLAR: Region enable bit Disable Mask */
+
+/* MPU Memory Attribute Indirection Register 0 Definitions */
+#define MPU_MAIR0_Attr3_Pos                24U                                            /*!< MPU MAIR0: Attr3 Position */
+#define MPU_MAIR0_Attr3_Msk                (0xFFUL << MPU_MAIR0_Attr3_Pos)                /*!< MPU MAIR0: Attr3 Mask */
+
+#define MPU_MAIR0_Attr2_Pos                16U                                            /*!< MPU MAIR0: Attr2 Position */
+#define MPU_MAIR0_Attr2_Msk                (0xFFUL << MPU_MAIR0_Attr2_Pos)                /*!< MPU MAIR0: Attr2 Mask */
+
+#define MPU_MAIR0_Attr1_Pos                 8U                                            /*!< MPU MAIR0: Attr1 Position */
+#define MPU_MAIR0_Attr1_Msk                (0xFFUL << MPU_MAIR0_Attr1_Pos)                /*!< MPU MAIR0: Attr1 Mask */
+
+#define MPU_MAIR0_Attr0_Pos                 0U                                            /*!< MPU MAIR0: Attr0 Position */
+#define MPU_MAIR0_Attr0_Msk                (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/)            /*!< MPU MAIR0: Attr0 Mask */
+
+/* MPU Memory Attribute Indirection Register 1 Definitions */
+#define MPU_MAIR1_Attr7_Pos                24U                                            /*!< MPU MAIR1: Attr7 Position */
+#define MPU_MAIR1_Attr7_Msk                (0xFFUL << MPU_MAIR1_Attr7_Pos)                /*!< MPU MAIR1: Attr7 Mask */
+
+#define MPU_MAIR1_Attr6_Pos                16U                                            /*!< MPU MAIR1: Attr6 Position */
+#define MPU_MAIR1_Attr6_Msk                (0xFFUL << MPU_MAIR1_Attr6_Pos)                /*!< MPU MAIR1: Attr6 Mask */
+
+#define MPU_MAIR1_Attr5_Pos                 8U                                            /*!< MPU MAIR1: Attr5 Position */
+#define MPU_MAIR1_Attr5_Msk                (0xFFUL << MPU_MAIR1_Attr5_Pos)                /*!< MPU MAIR1: Attr5 Mask */
+
+#define MPU_MAIR1_Attr4_Pos                 0U                                            /*!< MPU MAIR1: Attr4 Position */
+#define MPU_MAIR1_Attr4_Msk                (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/)            /*!< MPU MAIR1: Attr4 Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SAU     Security Attribution Unit (SAU)
+  \brief    Type definitions for the Security Attribution Unit (SAU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Security Attribution Unit (SAU).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SAU Control Register */
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x004 (R/ )  SAU Type Register */
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  SAU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  SAU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  SAU Region Limit Address Register */
+#else
+        uint32_t RESERVED0[3];
+#endif
+  __IOM uint32_t SFSR;                   /*!< Offset: 0x014 (R/W)  Secure Fault Status Register */
+  __IOM uint32_t SFAR;                   /*!< Offset: 0x018 (R/W)  Secure Fault Address Register */
+} SAU_Type;
+
+/* SAU Control Register Definitions */
+#define SAU_CTRL_ALLNS_Pos                  1U                                            /*!< SAU CTRL: ALLNS Position */
+#define SAU_CTRL_ALLNS_Msk                 (1UL << SAU_CTRL_ALLNS_Pos)                    /*!< SAU CTRL: ALLNS Mask */
+
+#define SAU_CTRL_ENABLE_Pos                 0U                                            /*!< SAU CTRL: ENABLE Position */
+#define SAU_CTRL_ENABLE_Msk                (1UL /*<< SAU_CTRL_ENABLE_Pos*/)               /*!< SAU CTRL: ENABLE Mask */
+
+/* SAU Type Register Definitions */
+#define SAU_TYPE_SREGION_Pos                0U                                            /*!< SAU TYPE: SREGION Position */
+#define SAU_TYPE_SREGION_Msk               (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/)           /*!< SAU TYPE: SREGION Mask */
+
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+/* SAU Region Number Register Definitions */
+#define SAU_RNR_REGION_Pos                  0U                                            /*!< SAU RNR: REGION Position */
+#define SAU_RNR_REGION_Msk                 (0xFFUL /*<< SAU_RNR_REGION_Pos*/)             /*!< SAU RNR: REGION Mask */
+
+/* SAU Region Base Address Register Definitions */
+#define SAU_RBAR_BADDR_Pos                  5U                                            /*!< SAU RBAR: BADDR Position */
+#define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos)            /*!< SAU RBAR: BADDR Mask */
+
+/* SAU Region Limit Address Register Definitions */
+#define SAU_RLAR_LADDR_Pos                  5U                                            /*!< SAU RLAR: LADDR Position */
+#define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos)            /*!< SAU RLAR: LADDR Mask */
+
+#define SAU_RLAR_NSC_Pos                    1U                                            /*!< SAU RLAR: NSC Position */
+#define SAU_RLAR_NSC_Msk                   (1UL << SAU_RLAR_NSC_Pos)                      /*!< SAU RLAR: NSC Mask */
+
+#define SAU_RLAR_ENABLE_Pos                 0U                                            /*!< SAU RLAR: ENABLE Position */
+#define SAU_RLAR_ENABLE_Msk                (1UL /*<< SAU_RLAR_ENABLE_Pos*/)               /*!< SAU RLAR: ENABLE Mask */
+
+#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */
+
+/* Secure Fault Status Register Definitions */
+#define SAU_SFSR_LSERR_Pos                  7U                                            /*!< SAU SFSR: LSERR Position */
+#define SAU_SFSR_LSERR_Msk                 (1UL << SAU_SFSR_LSERR_Pos)                    /*!< SAU SFSR: LSERR Mask */
+
+#define SAU_SFSR_SFARVALID_Pos              6U                                            /*!< SAU SFSR: SFARVALID Position */
+#define SAU_SFSR_SFARVALID_Msk             (1UL << SAU_SFSR_SFARVALID_Pos)                /*!< SAU SFSR: SFARVALID Mask */
+
+#define SAU_SFSR_LSPERR_Pos                 5U                                            /*!< SAU SFSR: LSPERR Position */
+#define SAU_SFSR_LSPERR_Msk                (1UL << SAU_SFSR_LSPERR_Pos)                   /*!< SAU SFSR: LSPERR Mask */
+
+#define SAU_SFSR_INVTRAN_Pos                4U                                            /*!< SAU SFSR: INVTRAN Position */
+#define SAU_SFSR_INVTRAN_Msk               (1UL << SAU_SFSR_INVTRAN_Pos)                  /*!< SAU SFSR: INVTRAN Mask */
+
+#define SAU_SFSR_AUVIOL_Pos                 3U                                            /*!< SAU SFSR: AUVIOL Position */
+#define SAU_SFSR_AUVIOL_Msk                (1UL << SAU_SFSR_AUVIOL_Pos)                   /*!< SAU SFSR: AUVIOL Mask */
+
+#define SAU_SFSR_INVER_Pos                  2U                                            /*!< SAU SFSR: INVER Position */
+#define SAU_SFSR_INVER_Msk                 (1UL << SAU_SFSR_INVER_Pos)                    /*!< SAU SFSR: INVER Mask */
+
+#define SAU_SFSR_INVIS_Pos                  1U                                            /*!< SAU SFSR: INVIS Position */
+#define SAU_SFSR_INVIS_Msk                 (1UL << SAU_SFSR_INVIS_Pos)                    /*!< SAU SFSR: INVIS Mask */
+
+#define SAU_SFSR_INVEP_Pos                  0U                                            /*!< SAU SFSR: INVEP Position */
+#define SAU_SFSR_INVEP_Msk                 (1UL /*<< SAU_SFSR_INVEP_Pos*/)                /*!< SAU SFSR: INVEP Mask */
+
+/*@} end of group CMSIS_SAU */
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_FPU     Floating Point Unit (FPU)
+  \brief    Type definitions for the Floating Point Unit (FPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Floating Point Unit (FPU).
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control Register */
+  __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address Register */
+  __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Control Register */
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and VFP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and VFP Feature Register 1 */
+  __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and VFP Feature Register 2 */
+} FPU_Type;
+
+/* Floating-Point Context Control Register Definitions */
+#define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCCR: ASPEN bit Position */
+#define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCCR: ASPEN bit Mask */
+
+#define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCCR: LSPEN Position */
+#define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCCR: LSPEN bit Mask */
+
+#define FPU_FPCCR_LSPENS_Pos               29U                                            /*!< FPCCR: LSPENS Position */
+#define FPU_FPCCR_LSPENS_Msk               (1UL << FPU_FPCCR_LSPENS_Pos)                  /*!< FPCCR: LSPENS bit Mask */
+
+#define FPU_FPCCR_CLRONRET_Pos             28U                                            /*!< FPCCR: CLRONRET Position */
+#define FPU_FPCCR_CLRONRET_Msk             (1UL << FPU_FPCCR_CLRONRET_Pos)                /*!< FPCCR: CLRONRET bit Mask */
+
+#define FPU_FPCCR_CLRONRETS_Pos            27U                                            /*!< FPCCR: CLRONRETS Position */
+#define FPU_FPCCR_CLRONRETS_Msk            (1UL << FPU_FPCCR_CLRONRETS_Pos)               /*!< FPCCR: CLRONRETS bit Mask */
+
+#define FPU_FPCCR_TS_Pos                   26U                                            /*!< FPCCR: TS Position */
+#define FPU_FPCCR_TS_Msk                   (1UL << FPU_FPCCR_TS_Pos)                      /*!< FPCCR: TS bit Mask */
+
+#define FPU_FPCCR_UFRDY_Pos                10U                                            /*!< FPCCR: UFRDY Position */
+#define FPU_FPCCR_UFRDY_Msk                (1UL << FPU_FPCCR_UFRDY_Pos)                   /*!< FPCCR: UFRDY bit Mask */
+
+#define FPU_FPCCR_SPLIMVIOL_Pos             9U                                            /*!< FPCCR: SPLIMVIOL Position */
+#define FPU_FPCCR_SPLIMVIOL_Msk            (1UL << FPU_FPCCR_SPLIMVIOL_Pos)               /*!< FPCCR: SPLIMVIOL bit Mask */
+
+#define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCCR: MONRDY Position */
+#define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCCR: MONRDY bit Mask */
+
+#define FPU_FPCCR_SFRDY_Pos                 7U                                            /*!< FPCCR: SFRDY Position */
+#define FPU_FPCCR_SFRDY_Msk                (1UL << FPU_FPCCR_SFRDY_Pos)                   /*!< FPCCR: SFRDY bit Mask */
+
+#define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCCR: BFRDY Position */
+#define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCCR: BFRDY bit Mask */
+
+#define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCCR: MMRDY Position */
+#define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCCR: MMRDY bit Mask */
+
+#define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCCR: HFRDY Position */
+#define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCCR: HFRDY bit Mask */
+
+#define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCCR: processor mode bit Position */
+#define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCCR: processor mode active bit Mask */
+
+#define FPU_FPCCR_S_Pos                     2U                                            /*!< FPCCR: Security status of the FP context bit Position */
+#define FPU_FPCCR_S_Msk                    (1UL << FPU_FPCCR_S_Pos)                       /*!< FPCCR: Security status of the FP context bit Mask */
+
+#define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCCR: privilege level bit Position */
+#define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCCR: privilege level bit Mask */
+
+#define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCCR: Lazy state preservation active bit Position */
+#define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCCR: Lazy state preservation active bit Mask */
+
+/* Floating-Point Context Address Register Definitions */
+#define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCAR: ADDRESS bit Position */
+#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCAR: ADDRESS bit Mask */
+
+/* Floating-Point Default Status Control Register Definitions */
+#define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDSCR: AHP bit Position */
+#define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDSCR: AHP bit Mask */
+
+#define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDSCR: DN bit Position */
+#define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDSCR: DN bit Mask */
+
+#define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDSCR: FZ bit Position */
+#define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDSCR: FZ bit Mask */
+
+#define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDSCR: RMode bit Position */
+#define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDSCR: RMode bit Mask */
+
+#define FPU_FPDSCR_FZ16_Pos                19U                                            /*!< FPDSCR: FZ16 bit Position */
+#define FPU_FPDSCR_FZ16_Msk                (1UL << FPU_FPDSCR_FZ16_Pos)                   /*!< FPDSCR: FZ16 bit Mask */
+
+#define FPU_FPDSCR_LTPSIZE_Pos             16U                                            /*!< FPDSCR: LTPSIZE bit Position */
+#define FPU_FPDSCR_LTPSIZE_Msk             (7UL << FPU_FPDSCR_LTPSIZE_Pos)                /*!< FPDSCR: LTPSIZE bit Mask */
+
+/* Media and VFP Feature Register 0 Definitions */
+#define FPU_MVFR0_FPRound_Pos              28U                                            /*!< MVFR0: FPRound bits Position */
+#define FPU_MVFR0_FPRound_Msk              (0xFUL << FPU_MVFR0_FPRound_Pos)               /*!< MVFR0: FPRound bits Mask */
+
+#define FPU_MVFR0_FPSqrt_Pos               20U                                            /*!< MVFR0: FPSqrt bits Position */
+#define FPU_MVFR0_FPSqrt_Msk               (0xFUL << FPU_MVFR0_FPSqrt_Pos)                 /*!< MVFR0: FPSqrt bits Mask */
+
+#define FPU_MVFR0_FPDivide_Pos             16U                                            /*!< MVFR0: FPDivide bits Position */
+#define FPU_MVFR0_FPDivide_Msk             (0xFUL << FPU_MVFR0_FPDivide_Pos)              /*!< MVFR0: Divide bits Mask */
+
+#define FPU_MVFR0_FPDP_Pos                  8U                                            /*!< MVFR0: FPDP bits Position */
+#define FPU_MVFR0_FPDP_Msk                 (0xFUL << FPU_MVFR0_FPDP_Pos)                  /*!< MVFR0: FPDP bits Mask */
+
+#define FPU_MVFR0_FPSP_Pos                  4U                                            /*!< MVFR0: FPSP bits Position */
+#define FPU_MVFR0_FPSP_Msk                 (0xFUL << FPU_MVFR0_FPSP_Pos)                  /*!< MVFR0: FPSP bits Mask */
+
+#define FPU_MVFR0_SIMDReg_Pos               0U                                            /*!< MVFR0: SIMDReg bits Position */
+#define FPU_MVFR0_SIMDReg_Msk              (0xFUL /*<< FPU_MVFR0_SIMDReg_Pos*/)           /*!< MVFR0: SIMDReg bits Mask */
+
+/* Media and VFP Feature Register 1 Definitions */
+#define FPU_MVFR1_FMAC_Pos                 28U                                            /*!< MVFR1: FMAC bits Position */
+#define FPU_MVFR1_FMAC_Msk                 (0xFUL << FPU_MVFR1_FMAC_Pos)                  /*!< MVFR1: FMAC bits Mask */
+
+#define FPU_MVFR1_FPHP_Pos                 24U                                            /*!< MVFR1: FPHP bits Position */
+#define FPU_MVFR1_FPHP_Msk                 (0xFUL << FPU_MVFR1_FPHP_Pos)                  /*!< MVFR1: FPHP bits Mask */
+
+#define FPU_MVFR1_FP16_Pos                 20U                                            /*!< MVFR1: FP16 bits Position */
+#define FPU_MVFR1_FP16_Msk                 (0xFUL << FPU_MVFR1_FP16_Pos)                  /*!< MVFR1: FP16 bits Mask */
+
+#define FPU_MVFR1_MVE_Pos                   8U                                            /*!< MVFR1: MVE bits Position */
+#define FPU_MVFR1_MVE_Msk                  (0xFUL << FPU_MVFR1_MVE_Pos)                   /*!< MVFR1: MVE bits Mask */
+
+#define FPU_MVFR1_FPDNaN_Pos                4U                                            /*!< MVFR1: FPDNaN bits Position */
+#define FPU_MVFR1_FPDNaN_Msk               (0xFUL << FPU_MVFR1_FPDNaN_Pos)                /*!< MVFR1: FPDNaN bits Mask */
+
+#define FPU_MVFR1_FPFtZ_Pos                 0U                                            /*!< MVFR1: FPFtZ bits Position */
+#define FPU_MVFR1_FPFtZ_Msk                (0xFUL /*<< FPU_MVFR1_FPFtZ_Pos*/)             /*!< MVFR1: FPFtZ bits Mask */
+
+/* Media and VFP Feature Register 2 Definitions */
+#define FPU_MVFR2_FPMisc_Pos                4U                                            /*!< MVFR2: FPMisc bits Position */
+#define FPU_MVFR2_FPMisc_Msk               (0xFUL << FPU_MVFR2_FPMisc_Pos)                /*!< MVFR2: FPMisc bits Mask */
+
+/*@} end of group CMSIS_FPU */
+
+/* CoreDebug is deprecated. replaced by DCB (Debug Control Block) */
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Type definitions for the Core Debug Registers
+  @{
+ */
+
+/**
+  \brief  \deprecated Structure type to access the Core Debug Register (CoreDebug).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+  __OM  uint32_t DSCEMCR;                /*!< Offset: 0x010 ( /W)  Debug Set Clear Exception and Monitor Control Register */
+  __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Register */
+  __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Status Register */
+} CoreDebug_Type;
+
+/* Debug Halting Control and Status Register Definitions */
+#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< \deprecated CoreDebug DHCSR: DBGKEY Position */
+#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< \deprecated CoreDebug DHCSR: DBGKEY Mask */
+
+#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            /*!< \deprecated CoreDebug DHCSR: S_RESTART_ST Position */
+#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos)      /*!< \deprecated CoreDebug DHCSR: S_RESTART_ST Mask */
+
+#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< \deprecated CoreDebug DHCSR: S_RESET_ST Position */
+#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< \deprecated CoreDebug DHCSR: S_RESET_ST Mask */
+
+#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< \deprecated CoreDebug DHCSR: S_RETIRE_ST Position */
+#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< \deprecated CoreDebug DHCSR: S_RETIRE_ST Mask */
+
+#define CoreDebug_DHCSR_S_FPD_Pos          23U                                            /*!< \deprecated CoreDebug DHCSR: S_FPD Position */
+#define CoreDebug_DHCSR_S_FPD_Msk          (1UL << CoreDebug_DHCSR_S_FPD_Pos)             /*!< \deprecated CoreDebug DHCSR: S_FPD Mask */
+
+#define CoreDebug_DHCSR_S_SUIDE_Pos        22U                                            /*!< \deprecated CoreDebug DHCSR: S_SUIDE Position */
+#define CoreDebug_DHCSR_S_SUIDE_Msk        (1UL << CoreDebug_DHCSR_S_SUIDE_Pos)           /*!< \deprecated CoreDebug DHCSR: S_SUIDE Mask */
+
+#define CoreDebug_DHCSR_S_NSUIDE_Pos       21U                                            /*!< \deprecated CoreDebug DHCSR: S_NSUIDE Position */
+#define CoreDebug_DHCSR_S_NSUIDE_Msk       (1UL << CoreDebug_DHCSR_S_NSUIDE_Pos)          /*!< \deprecated CoreDebug DHCSR: S_NSUIDE Mask */
+
+#define CoreDebug_DHCSR_S_SDE_Pos          20U                                            /*!< \deprecated CoreDebug DHCSR: S_SDE Position */
+#define CoreDebug_DHCSR_S_SDE_Msk          (1UL << CoreDebug_DHCSR_S_SDE_Pos)             /*!< \deprecated CoreDebug DHCSR: S_SDE Mask */
+
+#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< \deprecated CoreDebug DHCSR: S_LOCKUP Position */
+#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< \deprecated CoreDebug DHCSR: S_LOCKUP Mask */
+
+#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< \deprecated CoreDebug DHCSR: S_SLEEP Position */
+#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< \deprecated CoreDebug DHCSR: S_SLEEP Mask */
+
+#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< \deprecated CoreDebug DHCSR: S_HALT Position */
+#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< \deprecated CoreDebug DHCSR: S_HALT Mask */
+
+#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< \deprecated CoreDebug DHCSR: S_REGRDY Position */
+#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< \deprecated CoreDebug DHCSR: S_REGRDY Mask */
+
+#define CoreDebug_DHCSR_C_PMOV_Pos          6U                                            /*!< \deprecated CoreDebug DHCSR: C_PMOV Position */
+#define CoreDebug_DHCSR_C_PMOV_Msk         (1UL << CoreDebug_DHCSR_C_PMOV_Pos)            /*!< \deprecated CoreDebug DHCSR: C_PMOV Mask */
+
+#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< \deprecated CoreDebug DHCSR: C_SNAPSTALL Position */
+#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< \deprecated CoreDebug DHCSR: C_SNAPSTALL Mask */
+
+#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< \deprecated CoreDebug DHCSR: C_MASKINTS Position */
+#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< \deprecated CoreDebug DHCSR: C_MASKINTS Mask */
+
+#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< \deprecated CoreDebug DHCSR: C_STEP Position */
+#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< \deprecated CoreDebug DHCSR: C_STEP Mask */
+
+#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< \deprecated CoreDebug DHCSR: C_HALT Position */
+#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< \deprecated CoreDebug DHCSR: C_HALT Mask */
+
+#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< \deprecated CoreDebug DHCSR: C_DEBUGEN Position */
+#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< \deprecated CoreDebug DHCSR: C_DEBUGEN Mask */
+
+/* Debug Core Register Selector Register Definitions */
+#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< \deprecated CoreDebug DCRSR: REGWnR Position */
+#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< \deprecated CoreDebug DCRSR: REGWnR Mask */
+
+#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< \deprecated CoreDebug DCRSR: REGSEL Position */
+#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< \deprecated CoreDebug DCRSR: REGSEL Mask */
+
+/* Debug Exception and Monitor Control Register Definitions */
+#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< \deprecated CoreDebug DEMCR: TRCENA Position */
+#define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< \deprecated CoreDebug DEMCR: TRCENA Mask */
+
+#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< \deprecated CoreDebug DEMCR: MON_REQ Position */
+#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< \deprecated CoreDebug DEMCR: MON_REQ Mask */
+
+#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< \deprecated CoreDebug DEMCR: MON_STEP Position */
+#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< \deprecated CoreDebug DEMCR: MON_STEP Mask */
+
+#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< \deprecated CoreDebug DEMCR: MON_PEND Position */
+#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< \deprecated CoreDebug DEMCR: MON_PEND Mask */
+
+#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< \deprecated CoreDebug DEMCR: MON_EN Position */
+#define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< \deprecated CoreDebug DEMCR: MON_EN Mask */
+
+#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< \deprecated CoreDebug DEMCR: VC_HARDERR Position */
+#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< \deprecated CoreDebug DEMCR: VC_HARDERR Mask */
+
+#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< \deprecated CoreDebug DEMCR: VC_INTERR Position */
+#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< \deprecated CoreDebug DEMCR: VC_INTERR Mask */
+
+#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< \deprecated CoreDebug DEMCR: VC_BUSERR Position */
+#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< \deprecated CoreDebug DEMCR: VC_BUSERR Mask */
+
+#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< \deprecated CoreDebug DEMCR: VC_STATERR Position */
+#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< \deprecated CoreDebug DEMCR: VC_STATERR Mask */
+
+#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< \deprecated CoreDebug DEMCR: VC_CHKERR Position */
+#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< \deprecated CoreDebug DEMCR: VC_CHKERR Mask */
+
+#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< \deprecated CoreDebug DEMCR: VC_NOCPERR Position */
+#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< \deprecated CoreDebug DEMCR: VC_NOCPERR Mask */
+
+#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< \deprecated CoreDebug DEMCR: VC_MMERR Position */
+#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< \deprecated CoreDebug DEMCR: VC_MMERR Mask */
+
+#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< \deprecated CoreDebug DEMCR: VC_CORERESET Position */
+#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< \deprecated CoreDebug DEMCR: VC_CORERESET Mask */
+
+/* Debug Set Clear Exception and Monitor Control Register Definitions */
+#define CoreDebug_DSCEMCR_CLR_MON_REQ_Pos  19U                                            /*!< \deprecated CoreDebug DSCEMCR: CLR_MON_REQ, Position */
+#define CoreDebug_DSCEMCR_CLR_MON_REQ_Msk  (1UL << CoreDebug_DSCEMCR_CLR_MON_REQ_Pos)     /*!< \deprecated CoreDebug DSCEMCR: CLR_MON_REQ, Mask */
+
+#define CoreDebug_DSCEMCR_CLR_MON_PEND_Pos 17U                                            /*!< \deprecated CoreDebug DSCEMCR: CLR_MON_PEND, Position */
+#define CoreDebug_DSCEMCR_CLR_MON_PEND_Msk (1UL << CoreDebug_DSCEMCR_CLR_MON_PEND_Pos)    /*!< \deprecated CoreDebug DSCEMCR: CLR_MON_PEND, Mask */
+
+#define CoreDebug_DSCEMCR_SET_MON_REQ_Pos   3U                                            /*!< \deprecated CoreDebug DSCEMCR: SET_MON_REQ, Position */
+#define CoreDebug_DSCEMCR_SET_MON_REQ_Msk  (1UL << CoreDebug_DSCEMCR_SET_MON_REQ_Pos)     /*!< \deprecated CoreDebug DSCEMCR: SET_MON_REQ, Mask */
+
+#define CoreDebug_DSCEMCR_SET_MON_PEND_Pos  1U                                            /*!< \deprecated CoreDebug DSCEMCR: SET_MON_PEND, Position */
+#define CoreDebug_DSCEMCR_SET_MON_PEND_Msk (1UL << CoreDebug_DSCEMCR_SET_MON_PEND_Pos)    /*!< \deprecated CoreDebug DSCEMCR: SET_MON_PEND, Mask */
+
+/* Debug Authentication Control Register Definitions */
+#define CoreDebug_DAUTHCTRL_UIDEN_Pos      10U                                            /*!< \deprecated CoreDebug DAUTHCTRL: UIDEN, Position */
+#define CoreDebug_DAUTHCTRL_UIDEN_Msk      (1UL << CoreDebug_DAUTHCTRL_UIDEN_Pos)         /*!< \deprecated CoreDebug DAUTHCTRL: UIDEN, Mask */
+
+#define CoreDebug_DAUTHCTRL_UIDAPEN_Pos     9U                                            /*!< \deprecated CoreDebug DAUTHCTRL: UIDAPEN, Position */
+#define CoreDebug_DAUTHCTRL_UIDAPEN_Msk    (1UL << CoreDebug_DAUTHCTRL_UIDAPEN_Pos)       /*!< \deprecated CoreDebug DAUTHCTRL: UIDAPEN, Mask */
+
+#define CoreDebug_DAUTHCTRL_FSDMA_Pos       8U                                            /*!< \deprecated CoreDebug DAUTHCTRL: FSDMA, Position */
+#define CoreDebug_DAUTHCTRL_FSDMA_Msk      (1UL << CoreDebug_DAUTHCTRL_FSDMA_Pos)         /*!< \deprecated CoreDebug DAUTHCTRL: FSDMA, Mask */
+
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            /*!< \deprecated CoreDebug DAUTHCTRL: INTSPNIDEN, Position */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    /*!< \deprecated CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */
+
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            /*!< \deprecated CoreDebug DAUTHCTRL: SPNIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    /*!< \deprecated CoreDebug DAUTHCTRL: SPNIDENSEL Mask */
+
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            /*!< \deprecated CoreDebug DAUTHCTRL: INTSPIDEN Position */
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     /*!< \deprecated CoreDebug DAUTHCTRL: INTSPIDEN Mask */
+
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            /*!< \deprecated CoreDebug DAUTHCTRL: SPIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< \deprecated CoreDebug DAUTHCTRL: SPIDENSEL Mask */
+
+/* Debug Security Control and Status Register Definitions */
+#define CoreDebug_DSCSR_CDS_Pos            16U                                            /*!< \deprecated CoreDebug DSCSR: CDS Position */
+#define CoreDebug_DSCSR_CDS_Msk            (1UL << CoreDebug_DSCSR_CDS_Pos)               /*!< \deprecated CoreDebug DSCSR: CDS Mask */
+
+#define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            /*!< \deprecated CoreDebug DSCSR: SBRSEL Position */
+#define CoreDebug_DSCSR_SBRSEL_Msk         (1UL << CoreDebug_DSCSR_SBRSEL_Pos)            /*!< \deprecated CoreDebug DSCSR: SBRSEL Mask */
+
+#define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            /*!< \deprecated CoreDebug DSCSR: SBRSELEN Position */
+#define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/)      /*!< \deprecated CoreDebug DSCSR: SBRSELEN Mask */
+
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DCB       Debug Control Block
+  \brief    Type definitions for the Debug Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Debug Control Block Registers (DCB).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+  __OM  uint32_t DSCEMCR;                /*!< Offset: 0x010 ( /W)  Debug Set Clear Exception and Monitor Control Register */
+  __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Register */
+  __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Status Register */
+} DCB_Type;
+
+/* DHCSR, Debug Halting Control and Status Register Definitions */
+#define DCB_DHCSR_DBGKEY_Pos               16U                                            /*!< DCB DHCSR: Debug key Position */
+#define DCB_DHCSR_DBGKEY_Msk               (0xFFFFUL << DCB_DHCSR_DBGKEY_Pos)             /*!< DCB DHCSR: Debug key Mask */
+
+#define DCB_DHCSR_S_RESTART_ST_Pos         26U                                            /*!< DCB DHCSR: Restart sticky status Position */
+#define DCB_DHCSR_S_RESTART_ST_Msk         (0x1UL << DCB_DHCSR_S_RESTART_ST_Pos)          /*!< DCB DHCSR: Restart sticky status Mask */
+
+#define DCB_DHCSR_S_RESET_ST_Pos           25U                                            /*!< DCB DHCSR: Reset sticky status Position */
+#define DCB_DHCSR_S_RESET_ST_Msk           (0x1UL << DCB_DHCSR_S_RESET_ST_Pos)            /*!< DCB DHCSR: Reset sticky status Mask */
+
+#define DCB_DHCSR_S_RETIRE_ST_Pos          24U                                            /*!< DCB DHCSR: Retire sticky status Position */
+#define DCB_DHCSR_S_RETIRE_ST_Msk          (0x1UL << DCB_DHCSR_S_RETIRE_ST_Pos)           /*!< DCB DHCSR: Retire sticky status Mask */
+
+#define DCB_DHCSR_S_FPD_Pos                23U                                            /*!< DCB DHCSR: Floating-point registers Debuggable Position */
+#define DCB_DHCSR_S_FPD_Msk                (0x1UL << DCB_DHCSR_S_FPD_Pos)                 /*!< DCB DHCSR: Floating-point registers Debuggable Mask */
+
+#define DCB_DHCSR_S_SUIDE_Pos              22U                                            /*!< DCB DHCSR: Secure unprivileged halting debug enabled Position */
+#define DCB_DHCSR_S_SUIDE_Msk              (0x1UL << DCB_DHCSR_S_SUIDE_Pos)               /*!< DCB DHCSR: Secure unprivileged halting debug enabled Mask */
+
+#define DCB_DHCSR_S_NSUIDE_Pos             21U                                            /*!< DCB DHCSR: Non-secure unprivileged halting debug enabled Position */
+#define DCB_DHCSR_S_NSUIDE_Msk             (0x1UL << DCB_DHCSR_S_NSUIDE_Pos)              /*!< DCB DHCSR: Non-secure unprivileged halting debug enabled Mask */
+
+#define DCB_DHCSR_S_SDE_Pos                20U                                            /*!< DCB DHCSR: Secure debug enabled Position */
+#define DCB_DHCSR_S_SDE_Msk                (0x1UL << DCB_DHCSR_S_SDE_Pos)                 /*!< DCB DHCSR: Secure debug enabled Mask */
+
+#define DCB_DHCSR_S_LOCKUP_Pos             19U                                            /*!< DCB DHCSR: Lockup status Position */
+#define DCB_DHCSR_S_LOCKUP_Msk             (0x1UL << DCB_DHCSR_S_LOCKUP_Pos)              /*!< DCB DHCSR: Lockup status Mask */
+
+#define DCB_DHCSR_S_SLEEP_Pos              18U                                            /*!< DCB DHCSR: Sleeping status Position */
+#define DCB_DHCSR_S_SLEEP_Msk              (0x1UL << DCB_DHCSR_S_SLEEP_Pos)               /*!< DCB DHCSR: Sleeping status Mask */
+
+#define DCB_DHCSR_S_HALT_Pos               17U                                            /*!< DCB DHCSR: Halted status Position */
+#define DCB_DHCSR_S_HALT_Msk               (0x1UL << DCB_DHCSR_S_HALT_Pos)                /*!< DCB DHCSR: Halted status Mask */
+
+#define DCB_DHCSR_S_REGRDY_Pos             16U                                            /*!< DCB DHCSR: Register ready status Position */
+#define DCB_DHCSR_S_REGRDY_Msk             (0x1UL << DCB_DHCSR_S_REGRDY_Pos)              /*!< DCB DHCSR: Register ready status Mask */
+
+#define DCB_DHCSR_C_PMOV_Pos                6U                                            /*!< DCB DHCSR: Halt on PMU overflow control Position */
+#define DCB_DHCSR_C_PMOV_Msk               (0x1UL << DCB_DHCSR_C_PMOV_Pos)                /*!< DCB DHCSR: Halt on PMU overflow control Mask */
+
+#define DCB_DHCSR_C_SNAPSTALL_Pos           5U                                            /*!< DCB DHCSR: Snap stall control Position */
+#define DCB_DHCSR_C_SNAPSTALL_Msk          (0x1UL << DCB_DHCSR_C_SNAPSTALL_Pos)           /*!< DCB DHCSR: Snap stall control Mask */
+
+#define DCB_DHCSR_C_MASKINTS_Pos            3U                                            /*!< DCB DHCSR: Mask interrupts control Position */
+#define DCB_DHCSR_C_MASKINTS_Msk           (0x1UL << DCB_DHCSR_C_MASKINTS_Pos)            /*!< DCB DHCSR: Mask interrupts control Mask */
+
+#define DCB_DHCSR_C_STEP_Pos                2U                                            /*!< DCB DHCSR: Step control Position */
+#define DCB_DHCSR_C_STEP_Msk               (0x1UL << DCB_DHCSR_C_STEP_Pos)                /*!< DCB DHCSR: Step control Mask */
+
+#define DCB_DHCSR_C_HALT_Pos                1U                                            /*!< DCB DHCSR: Halt control Position */
+#define DCB_DHCSR_C_HALT_Msk               (0x1UL << DCB_DHCSR_C_HALT_Pos)                /*!< DCB DHCSR: Halt control Mask */
+
+#define DCB_DHCSR_C_DEBUGEN_Pos             0U                                            /*!< DCB DHCSR: Debug enable control Position */
+#define DCB_DHCSR_C_DEBUGEN_Msk            (0x1UL /*<< DCB_DHCSR_C_DEBUGEN_Pos*/)         /*!< DCB DHCSR: Debug enable control Mask */
+
+/* DCRSR, Debug Core Register Select Register Definitions */
+#define DCB_DCRSR_REGWnR_Pos               16U                                            /*!< DCB DCRSR: Register write/not-read Position */
+#define DCB_DCRSR_REGWnR_Msk               (0x1UL << DCB_DCRSR_REGWnR_Pos)                /*!< DCB DCRSR: Register write/not-read Mask */
+
+#define DCB_DCRSR_REGSEL_Pos                0U                                            /*!< DCB DCRSR: Register selector Position */
+#define DCB_DCRSR_REGSEL_Msk               (0x7FUL /*<< DCB_DCRSR_REGSEL_Pos*/)           /*!< DCB DCRSR: Register selector Mask */
+
+/* DCRDR, Debug Core Register Data Register Definitions */
+#define DCB_DCRDR_DBGTMP_Pos                0U                                            /*!< DCB DCRDR: Data temporary buffer Position */
+#define DCB_DCRDR_DBGTMP_Msk               (0xFFFFFFFFUL /*<< DCB_DCRDR_DBGTMP_Pos*/)     /*!< DCB DCRDR: Data temporary buffer Mask */
+
+/* DEMCR, Debug Exception and Monitor Control Register Definitions */
+#define DCB_DEMCR_TRCENA_Pos               24U                                            /*!< DCB DEMCR: Trace enable Position */
+#define DCB_DEMCR_TRCENA_Msk               (0x1UL << DCB_DEMCR_TRCENA_Pos)                /*!< DCB DEMCR: Trace enable Mask */
+
+#define DCB_DEMCR_MONPRKEY_Pos             23U                                            /*!< DCB DEMCR: Monitor pend req key Position */
+#define DCB_DEMCR_MONPRKEY_Msk             (0x1UL << DCB_DEMCR_MONPRKEY_Pos)              /*!< DCB DEMCR: Monitor pend req key Mask */
+
+#define DCB_DEMCR_UMON_EN_Pos              21U                                            /*!< DCB DEMCR: Unprivileged monitor enable Position */
+#define DCB_DEMCR_UMON_EN_Msk              (0x1UL << DCB_DEMCR_UMON_EN_Pos)               /*!< DCB DEMCR: Unprivileged monitor enable Mask */
+
+#define DCB_DEMCR_SDME_Pos                 20U                                            /*!< DCB DEMCR: Secure DebugMonitor enable Position */
+#define DCB_DEMCR_SDME_Msk                 (0x1UL << DCB_DEMCR_SDME_Pos)                  /*!< DCB DEMCR: Secure DebugMonitor enable Mask */
+
+#define DCB_DEMCR_MON_REQ_Pos              19U                                            /*!< DCB DEMCR: Monitor request Position */
+#define DCB_DEMCR_MON_REQ_Msk              (0x1UL << DCB_DEMCR_MON_REQ_Pos)               /*!< DCB DEMCR: Monitor request Mask */
+
+#define DCB_DEMCR_MON_STEP_Pos             18U                                            /*!< DCB DEMCR: Monitor step Position */
+#define DCB_DEMCR_MON_STEP_Msk             (0x1UL << DCB_DEMCR_MON_STEP_Pos)              /*!< DCB DEMCR: Monitor step Mask */
+
+#define DCB_DEMCR_MON_PEND_Pos             17U                                            /*!< DCB DEMCR: Monitor pend Position */
+#define DCB_DEMCR_MON_PEND_Msk             (0x1UL << DCB_DEMCR_MON_PEND_Pos)              /*!< DCB DEMCR: Monitor pend Mask */
+
+#define DCB_DEMCR_MON_EN_Pos               16U                                            /*!< DCB DEMCR: Monitor enable Position */
+#define DCB_DEMCR_MON_EN_Msk               (0x1UL << DCB_DEMCR_MON_EN_Pos)                /*!< DCB DEMCR: Monitor enable Mask */
+
+#define DCB_DEMCR_VC_SFERR_Pos             11U                                            /*!< DCB DEMCR: Vector Catch SecureFault Position */
+#define DCB_DEMCR_VC_SFERR_Msk             (0x1UL << DCB_DEMCR_VC_SFERR_Pos)              /*!< DCB DEMCR: Vector Catch SecureFault Mask */
+
+#define DCB_DEMCR_VC_HARDERR_Pos           10U                                            /*!< DCB DEMCR: Vector Catch HardFault errors Position */
+#define DCB_DEMCR_VC_HARDERR_Msk           (0x1UL << DCB_DEMCR_VC_HARDERR_Pos)            /*!< DCB DEMCR: Vector Catch HardFault errors Mask */
+
+#define DCB_DEMCR_VC_INTERR_Pos             9U                                            /*!< DCB DEMCR: Vector Catch interrupt errors Position */
+#define DCB_DEMCR_VC_INTERR_Msk            (0x1UL << DCB_DEMCR_VC_INTERR_Pos)             /*!< DCB DEMCR: Vector Catch interrupt errors Mask */
+
+#define DCB_DEMCR_VC_BUSERR_Pos             8U                                            /*!< DCB DEMCR: Vector Catch BusFault errors Position */
+#define DCB_DEMCR_VC_BUSERR_Msk            (0x1UL << DCB_DEMCR_VC_BUSERR_Pos)             /*!< DCB DEMCR: Vector Catch BusFault errors Mask */
+
+#define DCB_DEMCR_VC_STATERR_Pos            7U                                            /*!< DCB DEMCR: Vector Catch state errors Position */
+#define DCB_DEMCR_VC_STATERR_Msk           (0x1UL << DCB_DEMCR_VC_STATERR_Pos)            /*!< DCB DEMCR: Vector Catch state errors Mask */
+
+#define DCB_DEMCR_VC_CHKERR_Pos             6U                                            /*!< DCB DEMCR: Vector Catch check errors Position */
+#define DCB_DEMCR_VC_CHKERR_Msk            (0x1UL << DCB_DEMCR_VC_CHKERR_Pos)             /*!< DCB DEMCR: Vector Catch check errors Mask */
+
+#define DCB_DEMCR_VC_NOCPERR_Pos            5U                                            /*!< DCB DEMCR: Vector Catch NOCP errors Position */
+#define DCB_DEMCR_VC_NOCPERR_Msk           (0x1UL << DCB_DEMCR_VC_NOCPERR_Pos)            /*!< DCB DEMCR: Vector Catch NOCP errors Mask */
+
+#define DCB_DEMCR_VC_MMERR_Pos              4U                                            /*!< DCB DEMCR: Vector Catch MemManage errors Position */
+#define DCB_DEMCR_VC_MMERR_Msk             (0x1UL << DCB_DEMCR_VC_MMERR_Pos)              /*!< DCB DEMCR: Vector Catch MemManage errors Mask */
+
+#define DCB_DEMCR_VC_CORERESET_Pos          0U                                            /*!< DCB DEMCR: Vector Catch Core reset Position */
+#define DCB_DEMCR_VC_CORERESET_Msk         (0x1UL /*<< DCB_DEMCR_VC_CORERESET_Pos*/)      /*!< DCB DEMCR: Vector Catch Core reset Mask */
+
+/* DSCEMCR, Debug Set Clear Exception and Monitor Control Register Definitions */
+#define DCB_DSCEMCR_CLR_MON_REQ_Pos        19U                                            /*!< DCB DSCEMCR: Clear monitor request Position */
+#define DCB_DSCEMCR_CLR_MON_REQ_Msk        (0x1UL << DCB_DSCEMCR_CLR_MON_REQ_Pos)         /*!< DCB DSCEMCR: Clear monitor request Mask */
+
+#define DCB_DSCEMCR_CLR_MON_PEND_Pos       17U                                            /*!< DCB DSCEMCR: Clear monitor pend Position */
+#define DCB_DSCEMCR_CLR_MON_PEND_Msk       (0x1UL << DCB_DSCEMCR_CLR_MON_PEND_Pos)        /*!< DCB DSCEMCR: Clear monitor pend Mask */
+
+#define DCB_DSCEMCR_SET_MON_REQ_Pos         3U                                            /*!< DCB DSCEMCR: Set monitor request Position */
+#define DCB_DSCEMCR_SET_MON_REQ_Msk        (0x1UL << DCB_DSCEMCR_SET_MON_REQ_Pos)         /*!< DCB DSCEMCR: Set monitor request Mask */
+
+#define DCB_DSCEMCR_SET_MON_PEND_Pos        1U                                            /*!< DCB DSCEMCR: Set monitor pend Position */
+#define DCB_DSCEMCR_SET_MON_PEND_Msk       (0x1UL << DCB_DSCEMCR_SET_MON_PEND_Pos)        /*!< DCB DSCEMCR: Set monitor pend Mask */
+
+/* DAUTHCTRL, Debug Authentication Control Register Definitions */
+#define DCB_DAUTHCTRL_UIDEN_Pos            10U                                            /*!< DCB DAUTHCTRL: Unprivileged Invasive Debug Enable Position */
+#define DCB_DAUTHCTRL_UIDEN_Msk            (0x1UL << DCB_DAUTHCTRL_UIDEN_Pos)             /*!< DCB DAUTHCTRL: Unprivileged Invasive Debug Enable Mask */
+
+#define DCB_DAUTHCTRL_UIDAPEN_Pos           9U                                            /*!< DCB DAUTHCTRL: Unprivileged Invasive DAP Access Enable Position */
+#define DCB_DAUTHCTRL_UIDAPEN_Msk          (0x1UL << DCB_DAUTHCTRL_UIDAPEN_Pos)           /*!< DCB DAUTHCTRL: Unprivileged Invasive DAP Access Enable Mask */
+
+#define DCB_DAUTHCTRL_FSDMA_Pos             8U                                            /*!< DCB DAUTHCTRL: Force Secure DebugMonitor Allowed Position */
+#define DCB_DAUTHCTRL_FSDMA_Msk            (0x1UL << DCB_DAUTHCTRL_FSDMA_Pos)             /*!< DCB DAUTHCTRL: Force Secure DebugMonitor Allowed Mask */
+
+#define DCB_DAUTHCTRL_INTSPNIDEN_Pos        3U                                            /*!< DCB DAUTHCTRL: Internal Secure non-invasive debug enable Position */
+#define DCB_DAUTHCTRL_INTSPNIDEN_Msk       (0x1UL << DCB_DAUTHCTRL_INTSPNIDEN_Pos)        /*!< DCB DAUTHCTRL: Internal Secure non-invasive debug enable Mask */
+
+#define DCB_DAUTHCTRL_SPNIDENSEL_Pos        2U                                            /*!< DCB DAUTHCTRL: Secure non-invasive debug enable select Position */
+#define DCB_DAUTHCTRL_SPNIDENSEL_Msk       (0x1UL << DCB_DAUTHCTRL_SPNIDENSEL_Pos)        /*!< DCB DAUTHCTRL: Secure non-invasive debug enable select Mask */
+
+#define DCB_DAUTHCTRL_INTSPIDEN_Pos         1U                                            /*!< DCB DAUTHCTRL: Internal Secure invasive debug enable Position */
+#define DCB_DAUTHCTRL_INTSPIDEN_Msk        (0x1UL << DCB_DAUTHCTRL_INTSPIDEN_Pos)         /*!< DCB DAUTHCTRL: Internal Secure invasive debug enable Mask */
+
+#define DCB_DAUTHCTRL_SPIDENSEL_Pos         0U                                            /*!< DCB DAUTHCTRL: Secure invasive debug enable select Position */
+#define DCB_DAUTHCTRL_SPIDENSEL_Msk        (0x1UL /*<< DCB_DAUTHCTRL_SPIDENSEL_Pos*/)     /*!< DCB DAUTHCTRL: Secure invasive debug enable select Mask */
+
+/* DSCSR, Debug Security Control and Status Register Definitions */
+#define DCB_DSCSR_CDSKEY_Pos               17U                                            /*!< DCB DSCSR: CDS write-enable key Position */
+#define DCB_DSCSR_CDSKEY_Msk               (0x1UL << DCB_DSCSR_CDSKEY_Pos)                /*!< DCB DSCSR: CDS write-enable key Mask */
+
+#define DCB_DSCSR_CDS_Pos                  16U                                            /*!< DCB DSCSR: Current domain Secure Position */
+#define DCB_DSCSR_CDS_Msk                  (0x1UL << DCB_DSCSR_CDS_Pos)                   /*!< DCB DSCSR: Current domain Secure Mask */
+
+#define DCB_DSCSR_SBRSEL_Pos                1U                                            /*!< DCB DSCSR: Secure banked register select Position */
+#define DCB_DSCSR_SBRSEL_Msk               (0x1UL << DCB_DSCSR_SBRSEL_Pos)                /*!< DCB DSCSR: Secure banked register select Mask */
+
+#define DCB_DSCSR_SBRSELEN_Pos              0U                                            /*!< DCB DSCSR: Secure banked register select enable Position */
+#define DCB_DSCSR_SBRSELEN_Msk             (0x1UL /*<< DCB_DSCSR_SBRSELEN_Pos*/)          /*!< DCB DSCSR: Secure banked register select enable Mask */
+
+/*@} end of group CMSIS_DCB */
+
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DIB       Debug Identification Block
+  \brief    Type definitions for the Debug Identification Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Debug Identification Block Registers (DIB).
+ */
+typedef struct
+{
+  __OM  uint32_t DLAR;                   /*!< Offset: 0x000 ( /W)  SCS Software Lock Access Register */
+  __IM  uint32_t DLSR;                   /*!< Offset: 0x004 (R/ )  SCS Software Lock Status Register */
+  __IM  uint32_t DAUTHSTATUS;            /*!< Offset: 0x008 (R/ )  Debug Authentication Status Register */
+  __IM  uint32_t DDEVARCH;               /*!< Offset: 0x00C (R/ )  SCS Device Architecture Register */
+  __IM  uint32_t DDEVTYPE;               /*!< Offset: 0x010 (R/ )  SCS Device Type Register */
+} DIB_Type;
+
+/* DLAR, SCS Software Lock Access Register Definitions */
+#define DIB_DLAR_KEY_Pos                    0U                                            /*!< DIB DLAR: KEY Position */
+#define DIB_DLAR_KEY_Msk                   (0xFFFFFFFFUL /*<< DIB_DLAR_KEY_Pos */)        /*!< DIB DLAR: KEY Mask */
+
+/* DLSR, SCS Software Lock Status Register Definitions */
+#define DIB_DLSR_nTT_Pos                    2U                                            /*!< DIB DLSR: Not thirty-two bit Position */
+#define DIB_DLSR_nTT_Msk                   (0x1UL << DIB_DLSR_nTT_Pos )                   /*!< DIB DLSR: Not thirty-two bit Mask */
+
+#define DIB_DLSR_SLK_Pos                    1U                                            /*!< DIB DLSR: Software Lock status Position */
+#define DIB_DLSR_SLK_Msk                   (0x1UL << DIB_DLSR_SLK_Pos )                   /*!< DIB DLSR: Software Lock status Mask */
+
+#define DIB_DLSR_SLI_Pos                    0U                                            /*!< DIB DLSR: Software Lock implemented Position */
+#define DIB_DLSR_SLI_Msk                   (0x1UL /*<< DIB_DLSR_SLI_Pos*/)                /*!< DIB DLSR: Software Lock implemented Mask */
+
+/* DAUTHSTATUS, Debug Authentication Status Register Definitions */
+#define DIB_DAUTHSTATUS_SUNID_Pos          22U                                            /*!< DIB DAUTHSTATUS: Secure Unprivileged Non-invasive Debug Allowed Position */
+#define DIB_DAUTHSTATUS_SUNID_Msk          (0x3UL << DIB_DAUTHSTATUS_SUNID_Pos )          /*!< DIB DAUTHSTATUS: Secure Unprivileged Non-invasive Debug Allowed Mask */
+
+#define DIB_DAUTHSTATUS_SUID_Pos           20U                                            /*!< DIB DAUTHSTATUS: Secure Unprivileged Invasive Debug Allowed Position */
+#define DIB_DAUTHSTATUS_SUID_Msk           (0x3UL << DIB_DAUTHSTATUS_SUID_Pos )           /*!< DIB DAUTHSTATUS: Secure Unprivileged Invasive Debug Allowed Mask */
+
+#define DIB_DAUTHSTATUS_NSUNID_Pos         18U                                            /*!< DIB DAUTHSTATUS: Non-secure Unprivileged Non-invasive Debug Allo Position */
+#define DIB_DAUTHSTATUS_NSUNID_Msk         (0x3UL << DIB_DAUTHSTATUS_NSUNID_Pos )         /*!< DIB DAUTHSTATUS: Non-secure Unprivileged Non-invasive Debug Allo Mask */
+
+#define DIB_DAUTHSTATUS_NSUID_Pos          16U                                            /*!< DIB DAUTHSTATUS: Non-secure Unprivileged Invasive Debug Allowed Position */
+#define DIB_DAUTHSTATUS_NSUID_Msk          (0x3UL << DIB_DAUTHSTATUS_NSUID_Pos )          /*!< DIB DAUTHSTATUS: Non-secure Unprivileged Invasive Debug Allowed Mask */
+
+#define DIB_DAUTHSTATUS_SNID_Pos            6U                                            /*!< DIB DAUTHSTATUS: Secure Non-invasive Debug Position */
+#define DIB_DAUTHSTATUS_SNID_Msk           (0x3UL << DIB_DAUTHSTATUS_SNID_Pos )           /*!< DIB DAUTHSTATUS: Secure Non-invasive Debug Mask */
+
+#define DIB_DAUTHSTATUS_SID_Pos             4U                                            /*!< DIB DAUTHSTATUS: Secure Invasive Debug Position */
+#define DIB_DAUTHSTATUS_SID_Msk            (0x3UL << DIB_DAUTHSTATUS_SID_Pos )            /*!< DIB DAUTHSTATUS: Secure Invasive Debug Mask */
+
+#define DIB_DAUTHSTATUS_NSNID_Pos           2U                                            /*!< DIB DAUTHSTATUS: Non-secure Non-invasive Debug Position */
+#define DIB_DAUTHSTATUS_NSNID_Msk          (0x3UL << DIB_DAUTHSTATUS_NSNID_Pos )          /*!< DIB DAUTHSTATUS: Non-secure Non-invasive Debug Mask */
+
+#define DIB_DAUTHSTATUS_NSID_Pos            0U                                            /*!< DIB DAUTHSTATUS: Non-secure Invasive Debug Position */
+#define DIB_DAUTHSTATUS_NSID_Msk           (0x3UL /*<< DIB_DAUTHSTATUS_NSID_Pos*/)        /*!< DIB DAUTHSTATUS: Non-secure Invasive Debug Mask */
+
+/* DDEVARCH, SCS Device Architecture Register Definitions */
+#define DIB_DDEVARCH_ARCHITECT_Pos         21U                                            /*!< DIB DDEVARCH: Architect Position */
+#define DIB_DDEVARCH_ARCHITECT_Msk         (0x7FFUL << DIB_DDEVARCH_ARCHITECT_Pos )       /*!< DIB DDEVARCH: Architect Mask */
+
+#define DIB_DDEVARCH_PRESENT_Pos           20U                                            /*!< DIB DDEVARCH: DEVARCH Present Position */
+#define DIB_DDEVARCH_PRESENT_Msk           (0x1FUL << DIB_DDEVARCH_PRESENT_Pos )          /*!< DIB DDEVARCH: DEVARCH Present Mask */
+
+#define DIB_DDEVARCH_REVISION_Pos          16U                                            /*!< DIB DDEVARCH: Revision Position */
+#define DIB_DDEVARCH_REVISION_Msk          (0xFUL << DIB_DDEVARCH_REVISION_Pos )          /*!< DIB DDEVARCH: Revision Mask */
+
+#define DIB_DDEVARCH_ARCHVER_Pos           12U                                            /*!< DIB DDEVARCH: Architecture Version Position */
+#define DIB_DDEVARCH_ARCHVER_Msk           (0xFUL << DIB_DDEVARCH_ARCHVER_Pos )           /*!< DIB DDEVARCH: Architecture Version Mask */
+
+#define DIB_DDEVARCH_ARCHPART_Pos           0U                                            /*!< DIB DDEVARCH: Architecture Part Position */
+#define DIB_DDEVARCH_ARCHPART_Msk          (0xFFFUL /*<< DIB_DDEVARCH_ARCHPART_Pos*/)     /*!< DIB DDEVARCH: Architecture Part Mask */
+
+/* DDEVTYPE, SCS Device Type Register Definitions */
+#define DIB_DDEVTYPE_SUB_Pos                4U                                            /*!< DIB DDEVTYPE: Sub-type Position */
+#define DIB_DDEVTYPE_SUB_Msk               (0xFUL << DIB_DDEVTYPE_SUB_Pos )               /*!< DIB DDEVTYPE: Sub-type Mask */
+
+#define DIB_DDEVTYPE_MAJOR_Pos              0U                                            /*!< DIB DDEVTYPE: Major type Position */
+#define DIB_DDEVTYPE_MAJOR_Msk             (0xFUL /*<< DIB_DDEVTYPE_MAJOR_Pos*/)          /*!< DIB DDEVTYPE: Major type Mask */
+
+
+/*@} end of group CMSIS_DIB */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+  #define SCS_BASE            (0xE000E000UL)                             /*!< System Control Space Base Address */
+  #define ITM_BASE            (0xE0000000UL)                             /*!< ITM Base Address */
+  #define DWT_BASE            (0xE0001000UL)                             /*!< DWT Base Address */
+  #define TPI_BASE            (0xE0040000UL)                             /*!< TPI Base Address */
+  #define CoreDebug_BASE      (0xE000EDF0UL)                             /*!< \deprecated Core Debug Base Address */
+  #define DCB_BASE            (0xE000EDF0UL)                             /*!< DCB Base Address */
+  #define DIB_BASE            (0xE000EFB0UL)                             /*!< DIB Base Address */
+  #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     /*!< SysTick Base Address */
+  #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     /*!< NVIC Base Address */
+  #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     /*!< System Control Block Base Address */
+
+  #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE         ) /*!< System control Register not in SCB */
+  #define SCB                 ((SCB_Type       *)     SCB_BASE         ) /*!< SCB configuration struct */
+  #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) /*!< SysTick configuration struct */
+  #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) /*!< NVIC configuration struct */
+  #define ITM                 ((ITM_Type       *)     ITM_BASE         ) /*!< ITM configuration struct */
+  #define DWT                 ((DWT_Type       *)     DWT_BASE         ) /*!< DWT configuration struct */
+  #define TPI                 ((TPI_Type       *)     TPI_BASE         ) /*!< TPI configuration struct */
+  #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) /*!< \deprecated Core Debug configuration struct */
+  #define DCB                 ((DCB_Type       *)     DCB_BASE         ) /*!< DCB configuration struct */
+  #define DIB                 ((DIB_Type       *)     DIB_BASE         ) /*!< DIB configuration struct */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     /*!< Memory Protection Unit */
+    #define MPU               ((MPU_Type       *)     MPU_BASE         ) /*!< Memory Protection Unit */
+  #endif
+
+  #if defined (__PMU_PRESENT) && (__PMU_PRESENT == 1U)
+    #define PMU_BASE          (0xE0003000UL)                             /*!< PMU Base Address */
+    #define PMU               ((PMU_Type       *)     PMU_BASE         ) /*!< PMU configuration struct */
+  #endif
+
+  #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+    #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     /*!< Security Attribution Unit */
+    #define SAU               ((SAU_Type       *)     SAU_BASE         ) /*!< Security Attribution Unit */
+  #endif
+
+  #define FPU_BASE            (SCS_BASE +  0x0F30UL)                     /*!< Floating Point Unit */
+  #define FPU                 ((FPU_Type       *)     FPU_BASE         ) /*!< Floating Point Unit */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+  #define SCS_BASE_NS         (0xE002E000UL)                             /*!< System Control Space Base Address (non-secure address space) */
+  #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             /*!< \deprecated Core Debug Base Address           (non-secure address space) */
+  #define DCB_BASE_NS         (0xE002EDF0UL)                             /*!< DCB Base Address                  (non-secure address space) */
+  #define DIB_BASE_NS         (0xE002EFB0UL)                             /*!< DIB Base Address                  (non-secure address space) */
+  #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  /*!< SysTick Base Address              (non-secure address space) */
+  #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  /*!< NVIC Base Address                 (non-secure address space) */
+  #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  /*!< System Control Block Base Address (non-secure address space) */
+
+  #define SCnSCB_NS           ((SCnSCB_Type    *)     SCS_BASE_NS      ) /*!< System control Register not in SCB(non-secure address space) */
+  #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) /*!< SCB configuration struct          (non-secure address space) */
+  #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) /*!< SysTick configuration struct      (non-secure address space) */
+  #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) /*!< NVIC configuration struct         (non-secure address space) */
+  #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) /*!< \deprecated Core Debug configuration struct   (non-secure address space) */
+  #define DCB_NS              ((DCB_Type       *)     DCB_BASE_NS      ) /*!< DCB configuration struct          (non-secure address space) */
+  #define DIB_NS              ((DIB_Type       *)     DIB_BASE_NS      ) /*!< DIB configuration struct          (non-secure address space) */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  /*!< Memory Protection Unit            (non-secure address space) */
+    #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) /*!< Memory Protection Unit            (non-secure address space) */
+  #endif
+
+  #define FPU_BASE_NS         (SCS_BASE_NS +  0x0F30UL)                  /*!< Floating Point Unit               (non-secure address space) */
+  #define FPU_NS              ((FPU_Type       *)     FPU_BASE_NS      ) /*!< Floating Point Unit               (non-secure address space) */
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+/*@} */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_register_aliases     Backwards Compatibility Aliases
+  \brief      Register alias definitions for backwards compatibility.
+  @{
+ */
+#define ID_ADR  (ID_AFR)    /*!< SCB Auxiliary Feature Register */
+/*@} */
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Debug Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+  #define NVIC_GetActive              __NVIC_GetActive
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* Special LR values for Secure/Non-Secure call handling and exception handling                                               */
+
+/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS                   */
+#define FNC_RETURN                 (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch                             */
+
+/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */
+#define EXC_RETURN_PREFIX          (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN value                     */
+#define EXC_RETURN_S               (0x00000040UL)     /* bit [6] stack used to push registers: 0=Non-secure 1=Secure          */
+#define EXC_RETURN_DCRS            (0x00000020UL)     /* bit [5] stacking rules for called registers: 0=skipped 1=saved       */
+#define EXC_RETURN_FTYPE           (0x00000010UL)     /* bit [4] allocate stack for floating-point context: 0=done 1=skipped  */
+#define EXC_RETURN_MODE            (0x00000008UL)     /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */
+#define EXC_RETURN_SPSEL           (0x00000004UL)     /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */
+#define EXC_RETURN_ES              (0x00000001UL)     /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */
+
+/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking                            */
+#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)  /* Value for processors with floating-point extension:                  */
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */
+#else
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     /* Value for processors without floating-point extension                */
+#endif
+
+
+/**
+  \brief   Set Priority Grouping
+  \details Sets the priority grouping field using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
+  SCB->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping
+  \details Reads the priority grouping field from the NVIC Interrupt Controller.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
+{
+  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt
+  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get Interrupt Target State
+  \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+  \return             1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Target State
+  \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Clear Interrupt Target State
+  \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+  __DSB();
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
+                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
+                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Set Priority Grouping (non-secure)
+  \details Sets the non-secure priority grouping field when in secure state using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB_NS->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk));             /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)                      );              /* Insert write key and priority group */
+  SCB_NS->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping (non-secure)
+  \details Reads the priority grouping field from the non-secure NVIC when in secure state.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void)
+{
+  return ((uint32_t)((SCB_NS->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt (non-secure)
+  \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status (non-secure)
+  \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt (non-secure)
+  \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt (non-secure)
+  \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt (non-secure)
+  \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt (non-secure)
+  \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt (non-secure)
+  \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority (non-secure)
+  \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every non-secure processor exception.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority (non-secure)
+  \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC_NS->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+#endif /*  defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+/* ##########################  MPU functions  #################################### */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+
+#include "mpu_armv8.h"
+
+#endif
+
+/* ##########################  PMU functions and events  #################################### */
+
+#if defined (__PMU_PRESENT) && (__PMU_PRESENT == 1U)
+
+#include "pmu_armv8.h"
+
+#endif
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+  uint32_t mvfr0;
+
+  mvfr0 = FPU->MVFR0;
+  if      ((mvfr0 & (FPU_MVFR0_FPSP_Msk | FPU_MVFR0_FPDP_Msk)) == 0x220U)
+  {
+    return 2U;           /* Double + Single precision FPU */
+  }
+  else if ((mvfr0 & (FPU_MVFR0_FPSP_Msk | FPU_MVFR0_FPDP_Msk)) == 0x020U)
+  {
+    return 1U;           /* Single precision FPU */
+  }
+  else
+  {
+    return 0U;           /* No FPU */
+  }
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+/* ##########################  MVE functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_MveFunctions MVE Functions
+  \brief    Function that provides MVE type.
+  @{
+ */
+
+/**
+  \brief   get MVE type
+  \details returns the MVE type
+  \returns
+   - \b  0: No Vector Extension (MVE)
+   - \b  1: Integer Vector Extension (MVE-I)
+   - \b  2: Floating-point Vector Extension (MVE-F)
+ */
+__STATIC_INLINE uint32_t SCB_GetMVEType(void)
+{
+  const uint32_t mvfr1 = FPU->MVFR1;
+  if      ((mvfr1 & FPU_MVFR1_MVE_Msk) == (0x2U << FPU_MVFR1_MVE_Pos))
+  {
+    return 2U;
+  }
+  else if ((mvfr1 & FPU_MVFR1_MVE_Msk) == (0x1U << FPU_MVFR1_MVE_Pos))
+  {
+    return 1U;
+  }
+  else
+  {
+    return 0U;
+  }
+}
+
+
+/*@} end of CMSIS_Core_MveFunctions */
+
+
+/* ##########################  Cache functions  #################################### */
+
+#if ((defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)) || \
+     (defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)))
+#include "cachel1_armv7.h"
+#endif
+
+
+/* ##########################   SAU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SAUFunctions SAU Functions
+  \brief    Functions that configure the SAU.
+  @{
+ */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+
+/**
+  \brief   Enable SAU
+  \details Enables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Enable(void)
+{
+    SAU->CTRL |=  (SAU_CTRL_ENABLE_Msk);
+}
+
+
+
+/**
+  \brief   Disable SAU
+  \details Disables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Disable(void)
+{
+    SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);
+}
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_SAUFunctions */
+
+
+
+
+/* ##################################    Debug Control function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_DCBFunctions Debug Control Functions
+  \brief    Functions that access the Debug Control Block.
+  @{
+ */
+
+
+/**
+  \brief   Set Debug Authentication Control Register
+  \details writes to Debug Authentication Control register.
+  \param [in]  value  value to be writen.
+ */
+__STATIC_INLINE void DCB_SetAuthCtrl(uint32_t value)
+{
+    __DSB();
+    __ISB();
+    DCB->DAUTHCTRL = value;
+    __DSB();
+    __ISB();
+}
+
+
+/**
+  \brief   Get Debug Authentication Control Register
+  \details Reads Debug Authentication Control register.
+  \return             Debug Authentication Control Register.
+ */
+__STATIC_INLINE uint32_t DCB_GetAuthCtrl(void)
+{
+    return (DCB->DAUTHCTRL);
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Set Debug Authentication Control Register (non-secure)
+  \details writes to non-secure Debug Authentication Control register when in secure state.
+  \param [in]  value  value to be writen
+ */
+__STATIC_INLINE void TZ_DCB_SetAuthCtrl_NS(uint32_t value)
+{
+    __DSB();
+    __ISB();
+    DCB_NS->DAUTHCTRL = value;
+    __DSB();
+    __ISB();
+}
+
+
+/**
+  \brief   Get Debug Authentication Control Register (non-secure)
+  \details Reads non-secure Debug Authentication Control register when in secure state.
+  \return             Debug Authentication Control Register.
+ */
+__STATIC_INLINE uint32_t TZ_DCB_GetAuthCtrl_NS(void)
+{
+    return (DCB_NS->DAUTHCTRL);
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_DCBFunctions */
+
+
+
+
+/* ##################################    Debug Identification function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_DIBFunctions Debug Identification Functions
+  \brief    Functions that access the Debug Identification Block.
+  @{
+ */
+
+
+/**
+  \brief   Get Debug Authentication Status Register
+  \details Reads Debug Authentication Status register.
+  \return             Debug Authentication Status Register.
+ */
+__STATIC_INLINE uint32_t DIB_GetAuthStatus(void)
+{
+    return (DIB->DAUTHSTATUS);
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get Debug Authentication Status Register (non-secure)
+  \details Reads non-secure Debug Authentication Status register when in secure state.
+  \return             Debug Authentication Status Register.
+ */
+__STATIC_INLINE uint32_t TZ_DIB_GetAuthStatus_NS(void)
+{
+    return (DIB_NS->DAUTHSTATUS);
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_DCBFunctions */
+
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   System Tick Configuration (non-secure)
+  \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>TZ_SysTick_Config_NS</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+
+ */
+__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                         /* Reload value impossible */
+  }
+
+  SysTick_NS->LOAD  = (uint32_t)(ticks - 1UL);                            /* set reload register */
+  TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick_NS->VAL   = 0UL;                                                /* Load the SysTick Counter Value */
+  SysTick_NS->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                      SysTick_CTRL_TICKINT_Msk   |
+                      SysTick_CTRL_ENABLE_Msk;                            /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                           /* Function successful */
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+/* ##################################### Debug In/Output function ########################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_core_DebugFunctions ITM Functions
+  \brief    Functions that access the ITM debug interface.
+  @{
+ */
+
+extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receive characters. */
+#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
+
+
+/**
+  \brief   ITM Send Character
+  \details Transmits a character via the ITM channel 0, and
+           \li Just returns when no debugger is connected that has booked the output.
+           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
+  \param [in]     ch  Character to transmit.
+  \returns            Character to transmit.
+ */
+__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
+{
+  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
+      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
+  {
+    while (ITM->PORT[0U].u32 == 0UL)
+    {
+      __NOP();
+    }
+    ITM->PORT[0U].u8 = (uint8_t)ch;
+  }
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Receive Character
+  \details Inputs a character via the external variable \ref ITM_RxBuffer.
+  \return             Received character.
+  \return         -1  No character pending.
+ */
+__STATIC_INLINE int32_t ITM_ReceiveChar (void)
+{
+  int32_t ch = -1;                           /* no character available */
+
+  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
+  {
+    ch = ITM_RxBuffer;
+    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
+  }
+
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Check Character
+  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
+  \return          0  No character available.
+  \return          1  Character available.
+ */
+__STATIC_INLINE int32_t ITM_CheckChar (void)
+{
+
+  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
+  {
+    return (0);                              /* no character available */
+  }
+  else
+  {
+    return (1);                              /*    character available */
+  }
+}
+
+/*@} end of CMSIS_core_DebugFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_ARMV81MML_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_armv8mbl.h b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_armv8mbl.h
new file mode 100644
index 0000000..932d3d1
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_armv8mbl.h
@@ -0,0 +1,2222 @@
+/**************************************************************************//**
+ * @file     core_armv8mbl.h
+ * @brief    CMSIS Armv8-M Baseline Core Peripheral Access Layer Header File
+ * @version  V5.1.0
+ * @date     27. March 2020
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2020 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include                        /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header                   /* treat file as system include file */
+#elif defined ( __GNUC__ )
+  #pragma GCC diagnostic ignored "-Wpedantic"   /* disable pedantic warning due to unnamed structs/unions */
+#endif
+
+#ifndef __CORE_ARMV8MBL_H_GENERIC
+#define __CORE_ARMV8MBL_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_ARMv8MBL
+  @{
+ */
+
+#include "cmsis_version.h"
+
+/*  CMSIS definitions */
+#define __ARMv8MBL_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                   /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __ARMv8MBL_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                    /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __ARMv8MBL_CMSIS_VERSION       ((__ARMv8MBL_CMSIS_VERSION_MAIN << 16U) | \
+                                         __ARMv8MBL_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                     (2U)                                        /*!< Cortex-M Core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    This core does not support an FPU at all
+*/
+#define __FPU_USED       0U
+
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_FP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_ARMV8MBL_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_ARMV8MBL_H_DEPENDANT
+#define __CORE_ARMV8MBL_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __ARMv8MBL_REV
+    #define __ARMv8MBL_REV               0x0000U
+    #warning "__ARMv8MBL_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __FPU_PRESENT
+    #define __FPU_PRESENT             0U
+    #warning "__FPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __SAUREGION_PRESENT
+    #define __SAUREGION_PRESENT       0U
+    #warning "__SAUREGION_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __VTOR_PRESENT
+    #define __VTOR_PRESENT            0U
+    #warning "__VTOR_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          2U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+
+  #ifndef __ETM_PRESENT
+    #define __ETM_PRESENT             0U
+    #warning "__ETM_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MTB_PRESENT
+    #define __MTB_PRESENT             0U
+    #warning "__MTB_PRESENT not defined in device header file; using default!"
+  #endif
+
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group ARMv8MBL */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core Debug Register
+  - Core MPU Register
+  - Core SAU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack-pointer select */
+    uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[16U];              /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[16U];
+  __IOM uint32_t ICER[16U];              /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RSERVED1[16U];
+  __IOM uint32_t ISPR[16U];              /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[16U];
+  __IOM uint32_t ICPR[16U];              /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[16U];
+  __IOM uint32_t IABR[16U];              /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
+        uint32_t RESERVED4[16U];
+  __IOM uint32_t ITNS[16U];              /*!< Offset: 0x280 (R/W)  Interrupt Non-Secure State Register */
+        uint32_t RESERVED5[16U];
+  __IOM uint32_t IPR[124U];              /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
+}  NVIC_Type;
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+#else
+        uint32_t RESERVED0;
+#endif
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+        uint32_t RESERVED1;
+  __IOM uint32_t SHPR[2U];               /*!< Offset: 0x01C (R/W)  System Handlers Priority Registers. [0] is RESERVED */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_PENDNMISET_Pos            31U                                            /*!< SCB ICSR: PENDNMISET Position */
+#define SCB_ICSR_PENDNMISET_Msk            (1UL << SCB_ICSR_PENDNMISET_Pos)               /*!< SCB ICSR: PENDNMISET Mask */
+
+#define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */
+#define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */
+
+#define SCB_ICSR_PENDNMICLR_Pos            30U                                            /*!< SCB ICSR: PENDNMICLR Position */
+#define SCB_ICSR_PENDNMICLR_Msk            (1UL << SCB_ICSR_PENDNMICLR_Pos)               /*!< SCB ICSR: PENDNMICLR Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_STTNS_Pos                 24U                                            /*!< SCB ICSR: STTNS Position (Security Extension) */
+#define SCB_ICSR_STTNS_Msk                 (1UL << SCB_ICSR_STTNS_Pos)                    /*!< SCB ICSR: STTNS Mask (Security Extension) */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
+#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+/* SCB Vector Table Offset Register Definitions */
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
+#endif
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_PRIS_Pos                 14U                                            /*!< SCB AIRCR: PRIS Position */
+#define SCB_AIRCR_PRIS_Msk                 (1UL << SCB_AIRCR_PRIS_Pos)                    /*!< SCB AIRCR: PRIS Mask */
+
+#define SCB_AIRCR_BFHFNMINS_Pos            13U                                            /*!< SCB AIRCR: BFHFNMINS Position */
+#define SCB_AIRCR_BFHFNMINS_Msk            (1UL << SCB_AIRCR_BFHFNMINS_Pos)               /*!< SCB AIRCR: BFHFNMINS Mask */
+
+#define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            /*!< SCB AIRCR: SYSRESETREQS Position */
+#define SCB_AIRCR_SYSRESETREQS_Msk         (1UL << SCB_AIRCR_SYSRESETREQS_Pos)            /*!< SCB AIRCR: SYSRESETREQS Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEPS_Pos              3U                                            /*!< SCB SCR: SLEEPDEEPS Position */
+#define SCB_SCR_SLEEPDEEPS_Msk             (1UL << SCB_SCR_SLEEPDEEPS_Pos)                /*!< SCB SCR: SLEEPDEEPS Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_BP_Pos                     18U                                            /*!< SCB CCR: BP Position */
+#define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB CCR: BP Mask */
+
+#define SCB_CCR_IC_Pos                     17U                                            /*!< SCB CCR: IC Position */
+#define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB CCR: IC Mask */
+
+#define SCB_CCR_DC_Pos                     16U                                            /*!< SCB CCR: DC Position */
+#define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB CCR: DC Mask */
+
+#define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            /*!< SCB CCR: STKOFHFNMIGN Position */
+#define SCB_CCR_STKOFHFNMIGN_Msk           (1UL << SCB_CCR_STKOFHFNMIGN_Pos)              /*!< SCB CCR: STKOFHFNMIGN Mask */
+
+#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
+#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
+
+#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
+#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
+#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            /*!< SCB SHCSR: HARDFAULTPENDED Position */
+#define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos)         /*!< SCB SHCSR: HARDFAULTPENDED Mask */
+
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
+#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
+
+#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
+#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
+
+#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
+#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
+
+#define SCB_SHCSR_NMIACT_Pos                5U                                            /*!< SCB SHCSR: NMIACT Position */
+#define SCB_SHCSR_NMIACT_Msk               (1UL << SCB_SHCSR_NMIACT_Pos)                  /*!< SCB SHCSR: NMIACT Mask */
+
+#define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            /*!< SCB SHCSR: HARDFAULTACT Position */
+#define SCB_SHCSR_HARDFAULTACT_Msk         (1UL << SCB_SHCSR_HARDFAULTACT_Pos)            /*!< SCB SHCSR: HARDFAULTACT Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
+  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
+        uint32_t RESERVED0[6U];
+  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
+  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
+        uint32_t RESERVED1[1U];
+  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
+        uint32_t RESERVED3[1U];
+  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
+        uint32_t RESERVED4[1U];
+  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
+        uint32_t RESERVED5[1U];
+  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
+        uint32_t RESERVED6[1U];
+  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
+        uint32_t RESERVED7[1U];
+  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
+        uint32_t RESERVED8[1U];
+  __IOM uint32_t COMP4;                  /*!< Offset: 0x060 (R/W)  Comparator Register 4 */
+        uint32_t RESERVED9[1U];
+  __IOM uint32_t FUNCTION4;              /*!< Offset: 0x068 (R/W)  Function Register 4 */
+        uint32_t RESERVED10[1U];
+  __IOM uint32_t COMP5;                  /*!< Offset: 0x070 (R/W)  Comparator Register 5 */
+        uint32_t RESERVED11[1U];
+  __IOM uint32_t FUNCTION5;              /*!< Offset: 0x078 (R/W)  Function Register 5 */
+        uint32_t RESERVED12[1U];
+  __IOM uint32_t COMP6;                  /*!< Offset: 0x080 (R/W)  Comparator Register 6 */
+        uint32_t RESERVED13[1U];
+  __IOM uint32_t FUNCTION6;              /*!< Offset: 0x088 (R/W)  Function Register 6 */
+        uint32_t RESERVED14[1U];
+  __IOM uint32_t COMP7;                  /*!< Offset: 0x090 (R/W)  Comparator Register 7 */
+        uint32_t RESERVED15[1U];
+  __IOM uint32_t FUNCTION7;              /*!< Offset: 0x098 (R/W)  Function Register 7 */
+        uint32_t RESERVED16[1U];
+  __IOM uint32_t COMP8;                  /*!< Offset: 0x0A0 (R/W)  Comparator Register 8 */
+        uint32_t RESERVED17[1U];
+  __IOM uint32_t FUNCTION8;              /*!< Offset: 0x0A8 (R/W)  Function Register 8 */
+        uint32_t RESERVED18[1U];
+  __IOM uint32_t COMP9;                  /*!< Offset: 0x0B0 (R/W)  Comparator Register 9 */
+        uint32_t RESERVED19[1U];
+  __IOM uint32_t FUNCTION9;              /*!< Offset: 0x0B8 (R/W)  Function Register 9 */
+        uint32_t RESERVED20[1U];
+  __IOM uint32_t COMP10;                 /*!< Offset: 0x0C0 (R/W)  Comparator Register 10 */
+        uint32_t RESERVED21[1U];
+  __IOM uint32_t FUNCTION10;             /*!< Offset: 0x0C8 (R/W)  Function Register 10 */
+        uint32_t RESERVED22[1U];
+  __IOM uint32_t COMP11;                 /*!< Offset: 0x0D0 (R/W)  Comparator Register 11 */
+        uint32_t RESERVED23[1U];
+  __IOM uint32_t FUNCTION11;             /*!< Offset: 0x0D8 (R/W)  Function Register 11 */
+        uint32_t RESERVED24[1U];
+  __IOM uint32_t COMP12;                 /*!< Offset: 0x0E0 (R/W)  Comparator Register 12 */
+        uint32_t RESERVED25[1U];
+  __IOM uint32_t FUNCTION12;             /*!< Offset: 0x0E8 (R/W)  Function Register 12 */
+        uint32_t RESERVED26[1U];
+  __IOM uint32_t COMP13;                 /*!< Offset: 0x0F0 (R/W)  Comparator Register 13 */
+        uint32_t RESERVED27[1U];
+  __IOM uint32_t FUNCTION13;             /*!< Offset: 0x0F8 (R/W)  Function Register 13 */
+        uint32_t RESERVED28[1U];
+  __IOM uint32_t COMP14;                 /*!< Offset: 0x100 (R/W)  Comparator Register 14 */
+        uint32_t RESERVED29[1U];
+  __IOM uint32_t FUNCTION14;             /*!< Offset: 0x108 (R/W)  Function Register 14 */
+        uint32_t RESERVED30[1U];
+  __IOM uint32_t COMP15;                 /*!< Offset: 0x110 (R/W)  Comparator Register 15 */
+        uint32_t RESERVED31[1U];
+  __IOM uint32_t FUNCTION15;             /*!< Offset: 0x118 (R/W)  Function Register 15 */
+} DWT_Type;
+
+/* DWT Control Register Definitions */
+#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
+#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
+
+#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
+#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
+
+#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
+#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
+
+#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
+#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
+
+#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
+#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
+
+/* DWT Comparator Function Register Definitions */
+#define DWT_FUNCTION_ID_Pos                27U                                         /*!< DWT FUNCTION: ID Position */
+#define DWT_FUNCTION_ID_Msk                (0x1FUL << DWT_FUNCTION_ID_Pos)             /*!< DWT FUNCTION: ID Mask */
+
+#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
+#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
+
+#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
+#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
+
+#define DWT_FUNCTION_ACTION_Pos             4U                                         /*!< DWT FUNCTION: ACTION Position */
+#define DWT_FUNCTION_ACTION_Msk            (0x3UL << DWT_FUNCTION_ACTION_Pos)          /*!< DWT FUNCTION: ACTION Mask */
+
+#define DWT_FUNCTION_MATCH_Pos              0U                                         /*!< DWT FUNCTION: MATCH Position */
+#define DWT_FUNCTION_MATCH_Msk             (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/)       /*!< DWT FUNCTION: MATCH Mask */
+
+/*@}*/ /* end of group CMSIS_DWT */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
+  \brief    Type definitions for the Trace Port Interface (TPI)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Trace Port Interface Register (TPI).
+ */
+typedef struct
+{
+  __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Sizes Register */
+  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Sizes Register */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
+        uint32_t RESERVED1[55U];
+  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
+        uint32_t RESERVED2[131U];
+  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
+  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
+  __IOM uint32_t PSCR;                   /*!< Offset: 0x308 (R/W)  Periodic Synchronization Control Register */
+        uint32_t RESERVED3[809U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  Software Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  Software Lock Status Register */
+        uint32_t RESERVED4[4U];
+  __IM  uint32_t TYPE;                   /*!< Offset: 0xFC8 (R/ )  Device Identifier Register */
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  Device Type Register */
+} TPI_Type;
+
+/* TPI Asynchronous Clock Prescaler Register Definitions */
+#define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACPR: SWOSCALER Position */
+#define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACPR: SWOSCALER Mask */
+
+/* TPI Selected Pin Protocol Register Definitions */
+#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
+#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
+
+/* TPI Formatter and Flush Status Register Definitions */
+#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
+#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
+
+#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
+#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
+
+#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
+#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
+
+#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
+#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
+
+/* TPI Formatter and Flush Control Register Definitions */
+#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
+#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
+
+#define TPI_FFCR_FOnMan_Pos                 6U                                         /*!< TPI FFCR: FOnMan Position */
+#define TPI_FFCR_FOnMan_Msk                (0x1UL << TPI_FFCR_FOnMan_Pos)              /*!< TPI FFCR: FOnMan Mask */
+
+#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
+#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
+
+/* TPI Periodic Synchronization Control Register Definitions */
+#define TPI_PSCR_PSCount_Pos                0U                                         /*!< TPI PSCR: PSCount Position */
+#define TPI_PSCR_PSCount_Msk               (0x1FUL /*<< TPI_PSCR_PSCount_Pos*/)        /*!< TPI PSCR: TPSCount Mask */
+
+/* TPI Software Lock Status Register Definitions */
+#define TPI_LSR_nTT_Pos                     1U                                         /*!< TPI LSR: Not thirty-two bit. Position */
+#define TPI_LSR_nTT_Msk                    (0x1UL << TPI_LSR_nTT_Pos)                  /*!< TPI LSR: Not thirty-two bit. Mask */
+
+#define TPI_LSR_SLK_Pos                     1U                                         /*!< TPI LSR: Software Lock status Position */
+#define TPI_LSR_SLK_Msk                    (0x1UL << TPI_LSR_SLK_Pos)                  /*!< TPI LSR: Software Lock status Mask */
+
+#define TPI_LSR_SLI_Pos                     0U                                         /*!< TPI LSR: Software Lock implemented Position */
+#define TPI_LSR_SLI_Msk                    (0x1UL /*<< TPI_LSR_SLI_Pos*/)              /*!< TPI LSR: Software Lock implemented Mask */
+
+/* TPI DEVID Register Definitions */
+#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
+#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
+
+#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
+#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
+
+#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
+#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
+
+#define TPI_DEVID_FIFOSZ_Pos                6U                                         /*!< TPI DEVID: FIFO depth Position */
+#define TPI_DEVID_FIFOSZ_Msk               (0x7UL << TPI_DEVID_FIFOSZ_Pos)             /*!< TPI DEVID: FIFO depth Mask */
+
+/* TPI DEVTYPE Register Definitions */
+#define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
+
+#define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
+/*@}*/ /* end of group CMSIS_TPI */
+
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  MPU Region Limit Address Register */
+        uint32_t RESERVED0[7U];
+  union {
+  __IOM uint32_t MAIR[2];
+  struct {
+  __IOM uint32_t MAIR0;                  /*!< Offset: 0x030 (R/W)  MPU Memory Attribute Indirection Register 0 */
+  __IOM uint32_t MAIR1;                  /*!< Offset: 0x034 (R/W)  MPU Memory Attribute Indirection Register 1 */
+  };
+  };
+} MPU_Type;
+
+#define MPU_TYPE_RALIASES                  1U
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_BASE_Pos                   5U                                            /*!< MPU RBAR: BASE Position */
+#define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL << MPU_RBAR_BASE_Pos)             /*!< MPU RBAR: BASE Mask */
+
+#define MPU_RBAR_SH_Pos                     3U                                            /*!< MPU RBAR: SH Position */
+#define MPU_RBAR_SH_Msk                    (0x3UL << MPU_RBAR_SH_Pos)                     /*!< MPU RBAR: SH Mask */
+
+#define MPU_RBAR_AP_Pos                     1U                                            /*!< MPU RBAR: AP Position */
+#define MPU_RBAR_AP_Msk                    (0x3UL << MPU_RBAR_AP_Pos)                     /*!< MPU RBAR: AP Mask */
+
+#define MPU_RBAR_XN_Pos                     0U                                            /*!< MPU RBAR: XN Position */
+#define MPU_RBAR_XN_Msk                    (01UL /*<< MPU_RBAR_XN_Pos*/)                  /*!< MPU RBAR: XN Mask */
+
+/* MPU Region Limit Address Register Definitions */
+#define MPU_RLAR_LIMIT_Pos                  5U                                            /*!< MPU RLAR: LIMIT Position */
+#define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos)            /*!< MPU RLAR: LIMIT Mask */
+
+#define MPU_RLAR_AttrIndx_Pos               1U                                            /*!< MPU RLAR: AttrIndx Position */
+#define MPU_RLAR_AttrIndx_Msk              (0x7UL << MPU_RLAR_AttrIndx_Pos)               /*!< MPU RLAR: AttrIndx Mask */
+
+#define MPU_RLAR_EN_Pos                     0U                                            /*!< MPU RLAR: EN Position */
+#define MPU_RLAR_EN_Msk                    (1UL /*<< MPU_RLAR_EN_Pos*/)                   /*!< MPU RLAR: EN Mask */
+
+/* MPU Memory Attribute Indirection Register 0 Definitions */
+#define MPU_MAIR0_Attr3_Pos                24U                                            /*!< MPU MAIR0: Attr3 Position */
+#define MPU_MAIR0_Attr3_Msk                (0xFFUL << MPU_MAIR0_Attr3_Pos)                /*!< MPU MAIR0: Attr3 Mask */
+
+#define MPU_MAIR0_Attr2_Pos                16U                                            /*!< MPU MAIR0: Attr2 Position */
+#define MPU_MAIR0_Attr2_Msk                (0xFFUL << MPU_MAIR0_Attr2_Pos)                /*!< MPU MAIR0: Attr2 Mask */
+
+#define MPU_MAIR0_Attr1_Pos                 8U                                            /*!< MPU MAIR0: Attr1 Position */
+#define MPU_MAIR0_Attr1_Msk                (0xFFUL << MPU_MAIR0_Attr1_Pos)                /*!< MPU MAIR0: Attr1 Mask */
+
+#define MPU_MAIR0_Attr0_Pos                 0U                                            /*!< MPU MAIR0: Attr0 Position */
+#define MPU_MAIR0_Attr0_Msk                (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/)            /*!< MPU MAIR0: Attr0 Mask */
+
+/* MPU Memory Attribute Indirection Register 1 Definitions */
+#define MPU_MAIR1_Attr7_Pos                24U                                            /*!< MPU MAIR1: Attr7 Position */
+#define MPU_MAIR1_Attr7_Msk                (0xFFUL << MPU_MAIR1_Attr7_Pos)                /*!< MPU MAIR1: Attr7 Mask */
+
+#define MPU_MAIR1_Attr6_Pos                16U                                            /*!< MPU MAIR1: Attr6 Position */
+#define MPU_MAIR1_Attr6_Msk                (0xFFUL << MPU_MAIR1_Attr6_Pos)                /*!< MPU MAIR1: Attr6 Mask */
+
+#define MPU_MAIR1_Attr5_Pos                 8U                                            /*!< MPU MAIR1: Attr5 Position */
+#define MPU_MAIR1_Attr5_Msk                (0xFFUL << MPU_MAIR1_Attr5_Pos)                /*!< MPU MAIR1: Attr5 Mask */
+
+#define MPU_MAIR1_Attr4_Pos                 0U                                            /*!< MPU MAIR1: Attr4 Position */
+#define MPU_MAIR1_Attr4_Msk                (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/)            /*!< MPU MAIR1: Attr4 Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SAU     Security Attribution Unit (SAU)
+  \brief    Type definitions for the Security Attribution Unit (SAU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Security Attribution Unit (SAU).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SAU Control Register */
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x004 (R/ )  SAU Type Register */
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  SAU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  SAU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  SAU Region Limit Address Register */
+#endif
+} SAU_Type;
+
+/* SAU Control Register Definitions */
+#define SAU_CTRL_ALLNS_Pos                  1U                                            /*!< SAU CTRL: ALLNS Position */
+#define SAU_CTRL_ALLNS_Msk                 (1UL << SAU_CTRL_ALLNS_Pos)                    /*!< SAU CTRL: ALLNS Mask */
+
+#define SAU_CTRL_ENABLE_Pos                 0U                                            /*!< SAU CTRL: ENABLE Position */
+#define SAU_CTRL_ENABLE_Msk                (1UL /*<< SAU_CTRL_ENABLE_Pos*/)               /*!< SAU CTRL: ENABLE Mask */
+
+/* SAU Type Register Definitions */
+#define SAU_TYPE_SREGION_Pos                0U                                            /*!< SAU TYPE: SREGION Position */
+#define SAU_TYPE_SREGION_Msk               (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/)           /*!< SAU TYPE: SREGION Mask */
+
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+/* SAU Region Number Register Definitions */
+#define SAU_RNR_REGION_Pos                  0U                                            /*!< SAU RNR: REGION Position */
+#define SAU_RNR_REGION_Msk                 (0xFFUL /*<< SAU_RNR_REGION_Pos*/)             /*!< SAU RNR: REGION Mask */
+
+/* SAU Region Base Address Register Definitions */
+#define SAU_RBAR_BADDR_Pos                  5U                                            /*!< SAU RBAR: BADDR Position */
+#define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos)            /*!< SAU RBAR: BADDR Mask */
+
+/* SAU Region Limit Address Register Definitions */
+#define SAU_RLAR_LADDR_Pos                  5U                                            /*!< SAU RLAR: LADDR Position */
+#define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos)            /*!< SAU RLAR: LADDR Mask */
+
+#define SAU_RLAR_NSC_Pos                    1U                                            /*!< SAU RLAR: NSC Position */
+#define SAU_RLAR_NSC_Msk                   (1UL << SAU_RLAR_NSC_Pos)                      /*!< SAU RLAR: NSC Mask */
+
+#define SAU_RLAR_ENABLE_Pos                 0U                                            /*!< SAU RLAR: ENABLE Position */
+#define SAU_RLAR_ENABLE_Msk                (1UL /*<< SAU_RLAR_ENABLE_Pos*/)               /*!< SAU RLAR: ENABLE Mask */
+
+#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */
+
+/*@} end of group CMSIS_SAU */
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/* CoreDebug is deprecated. replaced by DCB (Debug Control Block) */
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Type definitions for the Core Debug Registers
+  @{
+ */
+
+/**
+  \brief  \deprecated Structure type to access the Core Debug Register (CoreDebug).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Register */
+  __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Status Register */
+} CoreDebug_Type;
+
+/* Debug Halting Control and Status Register Definitions */
+#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< \deprecated CoreDebug DHCSR: DBGKEY Position */
+#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< \deprecated CoreDebug DHCSR: DBGKEY Mask */
+
+#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            /*!< \deprecated CoreDebug DHCSR: S_RESTART_ST Position */
+#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos)      /*!< \deprecated CoreDebug DHCSR: S_RESTART_ST Mask */
+
+#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< \deprecated CoreDebug DHCSR: S_RESET_ST Position */
+#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< \deprecated CoreDebug DHCSR: S_RESET_ST Mask */
+
+#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< \deprecated CoreDebug DHCSR: S_RETIRE_ST Position */
+#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< \deprecated CoreDebug DHCSR: S_RETIRE_ST Mask */
+
+#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< \deprecated CoreDebug DHCSR: S_LOCKUP Position */
+#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< \deprecated CoreDebug DHCSR: S_LOCKUP Mask */
+
+#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< \deprecated CoreDebug DHCSR: S_SLEEP Position */
+#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< \deprecated CoreDebug DHCSR: S_SLEEP Mask */
+
+#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< \deprecated CoreDebug DHCSR: S_HALT Position */
+#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< \deprecated CoreDebug DHCSR: S_HALT Mask */
+
+#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< \deprecated CoreDebug DHCSR: S_REGRDY Position */
+#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< \deprecated CoreDebug DHCSR: S_REGRDY Mask */
+
+#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< \deprecated CoreDebug DHCSR: C_MASKINTS Position */
+#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< \deprecated CoreDebug DHCSR: C_MASKINTS Mask */
+
+#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< \deprecated CoreDebug DHCSR: C_STEP Position */
+#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< \deprecated CoreDebug DHCSR: C_STEP Mask */
+
+#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< \deprecated CoreDebug DHCSR: C_HALT Position */
+#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< \deprecated CoreDebug DHCSR: C_HALT Mask */
+
+#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< \deprecated CoreDebug DHCSR: C_DEBUGEN Position */
+#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< \deprecated CoreDebug DHCSR: C_DEBUGEN Mask */
+
+/* Debug Core Register Selector Register Definitions */
+#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< \deprecated CoreDebug DCRSR: REGWnR Position */
+#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< \deprecated CoreDebug DCRSR: REGWnR Mask */
+
+#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< \deprecated CoreDebug DCRSR: REGSEL Position */
+#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< \deprecated CoreDebug DCRSR: REGSEL Mask */
+
+/* Debug Exception and Monitor Control Register Definitions */
+#define CoreDebug_DEMCR_DWTENA_Pos         24U                                            /*!< \deprecated CoreDebug DEMCR: DWTENA Position */
+#define CoreDebug_DEMCR_DWTENA_Msk         (1UL << CoreDebug_DEMCR_DWTENA_Pos)            /*!< \deprecated CoreDebug DEMCR: DWTENA Mask */
+
+#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< \deprecated CoreDebug DEMCR: VC_HARDERR Position */
+#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< \deprecated CoreDebug DEMCR: VC_HARDERR Mask */
+
+#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< \deprecated CoreDebug DEMCR: VC_CORERESET Position */
+#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< \deprecated CoreDebug DEMCR: VC_CORERESET Mask */
+
+/* Debug Authentication Control Register Definitions */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            /*!< \deprecated CoreDebug DAUTHCTRL: INTSPNIDEN, Position */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    /*!< \deprecated CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */
+
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            /*!< \deprecated CoreDebug DAUTHCTRL: SPNIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    /*!< \deprecated CoreDebug DAUTHCTRL: SPNIDENSEL Mask */
+
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            /*!< \deprecated CoreDebug DAUTHCTRL: INTSPIDEN Position */
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     /*!< \deprecated CoreDebug DAUTHCTRL: INTSPIDEN Mask */
+
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            /*!< \deprecated CoreDebug DAUTHCTRL: SPIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< \deprecated CoreDebug DAUTHCTRL: SPIDENSEL Mask */
+
+/* Debug Security Control and Status Register Definitions */
+#define CoreDebug_DSCSR_CDS_Pos            16U                                            /*!< \deprecated CoreDebug DSCSR: CDS Position */
+#define CoreDebug_DSCSR_CDS_Msk            (1UL << CoreDebug_DSCSR_CDS_Pos)               /*!< \deprecated CoreDebug DSCSR: CDS Mask */
+
+#define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            /*!< \deprecated CoreDebug DSCSR: SBRSEL Position */
+#define CoreDebug_DSCSR_SBRSEL_Msk         (1UL << CoreDebug_DSCSR_SBRSEL_Pos)            /*!< \deprecated CoreDebug DSCSR: SBRSEL Mask */
+
+#define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            /*!< \deprecated CoreDebug DSCSR: SBRSELEN Position */
+#define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/)      /*!< \deprecated CoreDebug DSCSR: SBRSELEN Mask */
+
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup CMSIS_DCB       Debug Control Block
+  \brief    Type definitions for the Debug Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Debug Control Block Registers (DCB).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Register */
+  __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Status Register */
+} DCB_Type;
+
+/* DHCSR, Debug Halting Control and Status Register Definitions */
+#define DCB_DHCSR_DBGKEY_Pos               16U                                            /*!< DCB DHCSR: Debug key Position */
+#define DCB_DHCSR_DBGKEY_Msk               (0xFFFFUL << DCB_DHCSR_DBGKEY_Pos)             /*!< DCB DHCSR: Debug key Mask */
+
+#define DCB_DHCSR_S_RESTART_ST_Pos         26U                                            /*!< DCB DHCSR: Restart sticky status Position */
+#define DCB_DHCSR_S_RESTART_ST_Msk         (0x1UL << DCB_DHCSR_S_RESTART_ST_Pos)          /*!< DCB DHCSR: Restart sticky status Mask */
+
+#define DCB_DHCSR_S_RESET_ST_Pos           25U                                            /*!< DCB DHCSR: Reset sticky status Position */
+#define DCB_DHCSR_S_RESET_ST_Msk           (0x1UL << DCB_DHCSR_S_RESET_ST_Pos)            /*!< DCB DHCSR: Reset sticky status Mask */
+
+#define DCB_DHCSR_S_RETIRE_ST_Pos          24U                                            /*!< DCB DHCSR: Retire sticky status Position */
+#define DCB_DHCSR_S_RETIRE_ST_Msk          (0x1UL << DCB_DHCSR_S_RETIRE_ST_Pos)           /*!< DCB DHCSR: Retire sticky status Mask */
+
+#define DCB_DHCSR_S_SDE_Pos                20U                                            /*!< DCB DHCSR: Secure debug enabled Position */
+#define DCB_DHCSR_S_SDE_Msk                (0x1UL << DCB_DHCSR_S_SDE_Pos)                 /*!< DCB DHCSR: Secure debug enabled Mask */
+
+#define DCB_DHCSR_S_LOCKUP_Pos             19U                                            /*!< DCB DHCSR: Lockup status Position */
+#define DCB_DHCSR_S_LOCKUP_Msk             (0x1UL << DCB_DHCSR_S_LOCKUP_Pos)              /*!< DCB DHCSR: Lockup status Mask */
+
+#define DCB_DHCSR_S_SLEEP_Pos              18U                                            /*!< DCB DHCSR: Sleeping status Position */
+#define DCB_DHCSR_S_SLEEP_Msk              (0x1UL << DCB_DHCSR_S_SLEEP_Pos)               /*!< DCB DHCSR: Sleeping status Mask */
+
+#define DCB_DHCSR_S_HALT_Pos               17U                                            /*!< DCB DHCSR: Halted status Position */
+#define DCB_DHCSR_S_HALT_Msk               (0x1UL << DCB_DHCSR_S_HALT_Pos)                /*!< DCB DHCSR: Halted status Mask */
+
+#define DCB_DHCSR_S_REGRDY_Pos             16U                                            /*!< DCB DHCSR: Register ready status Position */
+#define DCB_DHCSR_S_REGRDY_Msk             (0x1UL << DCB_DHCSR_S_REGRDY_Pos)              /*!< DCB DHCSR: Register ready status Mask */
+
+#define DCB_DHCSR_C_MASKINTS_Pos            3U                                            /*!< DCB DHCSR: Mask interrupts control Position */
+#define DCB_DHCSR_C_MASKINTS_Msk           (0x1UL << DCB_DHCSR_C_MASKINTS_Pos)            /*!< DCB DHCSR: Mask interrupts control Mask */
+
+#define DCB_DHCSR_C_STEP_Pos                2U                                            /*!< DCB DHCSR: Step control Position */
+#define DCB_DHCSR_C_STEP_Msk               (0x1UL << DCB_DHCSR_C_STEP_Pos)                /*!< DCB DHCSR: Step control Mask */
+
+#define DCB_DHCSR_C_HALT_Pos                1U                                            /*!< DCB DHCSR: Halt control Position */
+#define DCB_DHCSR_C_HALT_Msk               (0x1UL << DCB_DHCSR_C_HALT_Pos)                /*!< DCB DHCSR: Halt control Mask */
+
+#define DCB_DHCSR_C_DEBUGEN_Pos             0U                                            /*!< DCB DHCSR: Debug enable control Position */
+#define DCB_DHCSR_C_DEBUGEN_Msk            (0x1UL /*<< DCB_DHCSR_C_DEBUGEN_Pos*/)         /*!< DCB DHCSR: Debug enable control Mask */
+
+/* DCRSR, Debug Core Register Select Register Definitions */
+#define DCB_DCRSR_REGWnR_Pos               16U                                            /*!< DCB DCRSR: Register write/not-read Position */
+#define DCB_DCRSR_REGWnR_Msk               (0x1UL << DCB_DCRSR_REGWnR_Pos)                /*!< DCB DCRSR: Register write/not-read Mask */
+
+#define DCB_DCRSR_REGSEL_Pos                0U                                            /*!< DCB DCRSR: Register selector Position */
+#define DCB_DCRSR_REGSEL_Msk               (0x7FUL /*<< DCB_DCRSR_REGSEL_Pos*/)           /*!< DCB DCRSR: Register selector Mask */
+
+/* DCRDR, Debug Core Register Data Register Definitions */
+#define DCB_DCRDR_DBGTMP_Pos                0U                                            /*!< DCB DCRDR: Data temporary buffer Position */
+#define DCB_DCRDR_DBGTMP_Msk               (0xFFFFFFFFUL /*<< DCB_DCRDR_DBGTMP_Pos*/)     /*!< DCB DCRDR: Data temporary buffer Mask */
+
+/* DEMCR, Debug Exception and Monitor Control Register Definitions */
+#define DCB_DEMCR_TRCENA_Pos               24U                                            /*!< DCB DEMCR: Trace enable Position */
+#define DCB_DEMCR_TRCENA_Msk               (0x1UL << DCB_DEMCR_TRCENA_Pos)                /*!< DCB DEMCR: Trace enable Mask */
+
+#define DCB_DEMCR_VC_HARDERR_Pos           10U                                            /*!< DCB DEMCR: Vector Catch HardFault errors Position */
+#define DCB_DEMCR_VC_HARDERR_Msk           (0x1UL << DCB_DEMCR_VC_HARDERR_Pos)            /*!< DCB DEMCR: Vector Catch HardFault errors Mask */
+
+#define DCB_DEMCR_VC_CORERESET_Pos          0U                                            /*!< DCB DEMCR: Vector Catch Core reset Position */
+#define DCB_DEMCR_VC_CORERESET_Msk         (0x1UL /*<< DCB_DEMCR_VC_CORERESET_Pos*/)      /*!< DCB DEMCR: Vector Catch Core reset Mask */
+
+/* DAUTHCTRL, Debug Authentication Control Register Definitions */
+#define DCB_DAUTHCTRL_INTSPNIDEN_Pos        3U                                            /*!< DCB DAUTHCTRL: Internal Secure non-invasive debug enable Position */
+#define DCB_DAUTHCTRL_INTSPNIDEN_Msk       (0x1UL << DCB_DAUTHCTRL_INTSPNIDEN_Pos)        /*!< DCB DAUTHCTRL: Internal Secure non-invasive debug enable Mask */
+
+#define DCB_DAUTHCTRL_SPNIDENSEL_Pos        2U                                            /*!< DCB DAUTHCTRL: Secure non-invasive debug enable select Position */
+#define DCB_DAUTHCTRL_SPNIDENSEL_Msk       (0x1UL << DCB_DAUTHCTRL_SPNIDENSEL_Pos)        /*!< DCB DAUTHCTRL: Secure non-invasive debug enable select Mask */
+
+#define DCB_DAUTHCTRL_INTSPIDEN_Pos         1U                                            /*!< DCB DAUTHCTRL: Internal Secure invasive debug enable Position */
+#define DCB_DAUTHCTRL_INTSPIDEN_Msk        (0x1UL << DCB_DAUTHCTRL_INTSPIDEN_Pos)         /*!< DCB DAUTHCTRL: Internal Secure invasive debug enable Mask */
+
+#define DCB_DAUTHCTRL_SPIDENSEL_Pos         0U                                            /*!< DCB DAUTHCTRL: Secure invasive debug enable select Position */
+#define DCB_DAUTHCTRL_SPIDENSEL_Msk        (0x1UL /*<< DCB_DAUTHCTRL_SPIDENSEL_Pos*/)     /*!< DCB DAUTHCTRL: Secure invasive debug enable select Mask */
+
+/* DSCSR, Debug Security Control and Status Register Definitions */
+#define DCB_DSCSR_CDSKEY_Pos               17U                                            /*!< DCB DSCSR: CDS write-enable key Position */
+#define DCB_DSCSR_CDSKEY_Msk               (0x1UL << DCB_DSCSR_CDSKEY_Pos)                /*!< DCB DSCSR: CDS write-enable key Mask */
+
+#define DCB_DSCSR_CDS_Pos                  16U                                            /*!< DCB DSCSR: Current domain Secure Position */
+#define DCB_DSCSR_CDS_Msk                  (0x1UL << DCB_DSCSR_CDS_Pos)                   /*!< DCB DSCSR: Current domain Secure Mask */
+
+#define DCB_DSCSR_SBRSEL_Pos                1U                                            /*!< DCB DSCSR: Secure banked register select Position */
+#define DCB_DSCSR_SBRSEL_Msk               (0x1UL << DCB_DSCSR_SBRSEL_Pos)                /*!< DCB DSCSR: Secure banked register select Mask */
+
+#define DCB_DSCSR_SBRSELEN_Pos              0U                                            /*!< DCB DSCSR: Secure banked register select enable Position */
+#define DCB_DSCSR_SBRSELEN_Msk             (0x1UL /*<< DCB_DSCSR_SBRSELEN_Pos*/)          /*!< DCB DSCSR: Secure banked register select enable Mask */
+
+/*@} end of group CMSIS_DCB */
+
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DIB       Debug Identification Block
+  \brief    Type definitions for the Debug Identification Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Debug Identification Block Registers (DIB).
+ */
+typedef struct
+{
+  __OM  uint32_t DLAR;                   /*!< Offset: 0x000 ( /W)  SCS Software Lock Access Register */
+  __IM  uint32_t DLSR;                   /*!< Offset: 0x004 (R/ )  SCS Software Lock Status Register */
+  __IM  uint32_t DAUTHSTATUS;            /*!< Offset: 0x008 (R/ )  Debug Authentication Status Register */
+  __IM  uint32_t DDEVARCH;               /*!< Offset: 0x00C (R/ )  SCS Device Architecture Register */
+  __IM  uint32_t DDEVTYPE;               /*!< Offset: 0x010 (R/ )  SCS Device Type Register */
+} DIB_Type;
+
+/* DLAR, SCS Software Lock Access Register Definitions */
+#define DIB_DLAR_KEY_Pos                    0U                                            /*!< DIB DLAR: KEY Position */
+#define DIB_DLAR_KEY_Msk                   (0xFFFFFFFFUL /*<< DIB_DLAR_KEY_Pos */)        /*!< DIB DLAR: KEY Mask */
+
+/* DLSR, SCS Software Lock Status Register Definitions */
+#define DIB_DLSR_nTT_Pos                    2U                                            /*!< DIB DLSR: Not thirty-two bit Position */
+#define DIB_DLSR_nTT_Msk                   (0x1UL << DIB_DLSR_nTT_Pos )                   /*!< DIB DLSR: Not thirty-two bit Mask */
+
+#define DIB_DLSR_SLK_Pos                    1U                                            /*!< DIB DLSR: Software Lock status Position */
+#define DIB_DLSR_SLK_Msk                   (0x1UL << DIB_DLSR_SLK_Pos )                   /*!< DIB DLSR: Software Lock status Mask */
+
+#define DIB_DLSR_SLI_Pos                    0U                                            /*!< DIB DLSR: Software Lock implemented Position */
+#define DIB_DLSR_SLI_Msk                   (0x1UL /*<< DIB_DLSR_SLI_Pos*/)                /*!< DIB DLSR: Software Lock implemented Mask */
+
+/* DAUTHSTATUS, Debug Authentication Status Register Definitions */
+#define DIB_DAUTHSTATUS_SNID_Pos            6U                                            /*!< DIB DAUTHSTATUS: Secure Non-invasive Debug Position */
+#define DIB_DAUTHSTATUS_SNID_Msk           (0x3UL << DIB_DAUTHSTATUS_SNID_Pos )           /*!< DIB DAUTHSTATUS: Secure Non-invasive Debug Mask */
+
+#define DIB_DAUTHSTATUS_SID_Pos             4U                                            /*!< DIB DAUTHSTATUS: Secure Invasive Debug Position */
+#define DIB_DAUTHSTATUS_SID_Msk            (0x3UL << DIB_DAUTHSTATUS_SID_Pos )            /*!< DIB DAUTHSTATUS: Secure Invasive Debug Mask */
+
+#define DIB_DAUTHSTATUS_NSNID_Pos           2U                                            /*!< DIB DAUTHSTATUS: Non-secure Non-invasive Debug Position */
+#define DIB_DAUTHSTATUS_NSNID_Msk          (0x3UL << DIB_DAUTHSTATUS_NSNID_Pos )          /*!< DIB DAUTHSTATUS: Non-secure Non-invasive Debug Mask */
+
+#define DIB_DAUTHSTATUS_NSID_Pos            0U                                            /*!< DIB DAUTHSTATUS: Non-secure Invasive Debug Position */
+#define DIB_DAUTHSTATUS_NSID_Msk           (0x3UL /*<< DIB_DAUTHSTATUS_NSID_Pos*/)        /*!< DIB DAUTHSTATUS: Non-secure Invasive Debug Mask */
+
+/* DDEVARCH, SCS Device Architecture Register Definitions */
+#define DIB_DDEVARCH_ARCHITECT_Pos         21U                                            /*!< DIB DDEVARCH: Architect Position */
+#define DIB_DDEVARCH_ARCHITECT_Msk         (0x7FFUL << DIB_DDEVARCH_ARCHITECT_Pos )       /*!< DIB DDEVARCH: Architect Mask */
+
+#define DIB_DDEVARCH_PRESENT_Pos           20U                                            /*!< DIB DDEVARCH: DEVARCH Present Position */
+#define DIB_DDEVARCH_PRESENT_Msk           (0x1FUL << DIB_DDEVARCH_PRESENT_Pos )          /*!< DIB DDEVARCH: DEVARCH Present Mask */
+
+#define DIB_DDEVARCH_REVISION_Pos          16U                                            /*!< DIB DDEVARCH: Revision Position */
+#define DIB_DDEVARCH_REVISION_Msk          (0xFUL << DIB_DDEVARCH_REVISION_Pos )          /*!< DIB DDEVARCH: Revision Mask */
+
+#define DIB_DDEVARCH_ARCHVER_Pos           12U                                            /*!< DIB DDEVARCH: Architecture Version Position */
+#define DIB_DDEVARCH_ARCHVER_Msk           (0xFUL << DIB_DDEVARCH_ARCHVER_Pos )           /*!< DIB DDEVARCH: Architecture Version Mask */
+
+#define DIB_DDEVARCH_ARCHPART_Pos           0U                                            /*!< DIB DDEVARCH: Architecture Part Position */
+#define DIB_DDEVARCH_ARCHPART_Msk          (0xFFFUL /*<< DIB_DDEVARCH_ARCHPART_Pos*/)     /*!< DIB DDEVARCH: Architecture Part Mask */
+
+/* DDEVTYPE, SCS Device Type Register Definitions */
+#define DIB_DDEVTYPE_SUB_Pos                4U                                            /*!< DIB DDEVTYPE: Sub-type Position */
+#define DIB_DDEVTYPE_SUB_Msk               (0xFUL << DIB_DDEVTYPE_SUB_Pos )               /*!< DIB DDEVTYPE: Sub-type Mask */
+
+#define DIB_DDEVTYPE_MAJOR_Pos              0U                                            /*!< DIB DDEVTYPE: Major type Position */
+#define DIB_DDEVTYPE_MAJOR_Msk             (0xFUL /*<< DIB_DDEVTYPE_MAJOR_Pos*/)          /*!< DIB DDEVTYPE: Major type Mask */
+
+
+/*@} end of group CMSIS_DIB */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+  #define SCS_BASE            (0xE000E000UL)                             /*!< System Control Space Base Address */
+  #define DWT_BASE            (0xE0001000UL)                             /*!< DWT Base Address */
+  #define TPI_BASE            (0xE0040000UL)                             /*!< TPI Base Address */
+  #define CoreDebug_BASE      (0xE000EDF0UL)                             /*!< \deprecated Core Debug Base Address */
+  #define DCB_BASE            (0xE000EDF0UL)                             /*!< DCB Base Address */
+  #define DIB_BASE            (0xE000EFB0UL)                             /*!< DIB Base Address */
+  #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     /*!< SysTick Base Address */
+  #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     /*!< NVIC Base Address */
+  #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     /*!< System Control Block Base Address */
+
+
+  #define SCB                 ((SCB_Type       *)     SCB_BASE         ) /*!< SCB configuration struct */
+  #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) /*!< SysTick configuration struct */
+  #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) /*!< NVIC configuration struct */
+  #define DWT                 ((DWT_Type       *)     DWT_BASE         ) /*!< DWT configuration struct */
+  #define TPI                 ((TPI_Type       *)     TPI_BASE         ) /*!< TPI configuration struct */
+  #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) /*!< \deprecated Core Debug configuration struct */
+  #define DCB                 ((DCB_Type       *)     DCB_BASE         ) /*!< DCB configuration struct */
+  #define DIB                 ((DIB_Type       *)     DIB_BASE         ) /*!< DIB configuration struct */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     /*!< Memory Protection Unit */
+    #define MPU               ((MPU_Type       *)     MPU_BASE         ) /*!< Memory Protection Unit */
+  #endif
+
+  #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+    #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     /*!< Security Attribution Unit */
+    #define SAU               ((SAU_Type       *)     SAU_BASE         ) /*!< Security Attribution Unit */
+  #endif
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+  #define SCS_BASE_NS         (0xE002E000UL)                             /*!< System Control Space Base Address (non-secure address space) */
+  #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             /*!< \deprecated Core Debug Base Address           (non-secure address space) */
+  #define DCB_BASE_NS         (0xE002EDF0UL)                             /*!< DCB Base Address                  (non-secure address space) */
+  #define DIB_BASE_NS         (0xE002EFB0UL)                             /*!< DIB Base Address                  (non-secure address space) */
+  #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  /*!< SysTick Base Address              (non-secure address space) */
+  #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  /*!< NVIC Base Address                 (non-secure address space) */
+  #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  /*!< System Control Block Base Address (non-secure address space) */
+
+  #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) /*!< SCB configuration struct          (non-secure address space) */
+  #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) /*!< SysTick configuration struct      (non-secure address space) */
+  #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) /*!< NVIC configuration struct         (non-secure address space) */
+  #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) /*!< \deprecated Core Debug configuration struct   (non-secure address space) */
+  #define DCB_NS              ((DCB_Type       *)     DCB_BASE_NS      ) /*!< DCB configuration struct          (non-secure address space) */
+  #define DIB_NS              ((DIB_Type       *)     DIB_BASE_NS      ) /*!< DIB configuration struct          (non-secure address space) */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  /*!< Memory Protection Unit            (non-secure address space) */
+    #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) /*!< Memory Protection Unit            (non-secure address space) */
+  #endif
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Debug Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+  #define NVIC_GetActive              __NVIC_GetActive
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* Special LR values for Secure/Non-Secure call handling and exception handling                                               */
+
+/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS                   */
+#define FNC_RETURN                 (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch                             */
+
+/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */
+#define EXC_RETURN_PREFIX          (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN value                     */
+#define EXC_RETURN_S               (0x00000040UL)     /* bit [6] stack used to push registers: 0=Non-secure 1=Secure          */
+#define EXC_RETURN_DCRS            (0x00000020UL)     /* bit [5] stacking rules for called registers: 0=skipped 1=saved       */
+#define EXC_RETURN_FTYPE           (0x00000010UL)     /* bit [4] allocate stack for floating-point context: 0=done 1=skipped  */
+#define EXC_RETURN_MODE            (0x00000008UL)     /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */
+#define EXC_RETURN_SPSEL           (0x00000004UL)     /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */
+#define EXC_RETURN_ES              (0x00000001UL)     /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */
+
+/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking                            */
+#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)  /* Value for processors with floating-point extension:                  */
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */
+#else
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     /* Value for processors without floating-point extension                */
+#endif
+
+
+/* Interrupt Priorities are WORD accessible only under Armv6-M                  */
+/* The following MACROS handle generation of the register offset and byte masks */
+#define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
+#define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
+#define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
+
+#define __NVIC_SetPriorityGrouping(X) (void)(X)
+#define __NVIC_GetPriorityGrouping()  (0U)
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt
+  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get Interrupt Target State
+  \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+  \return             1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Target State
+  \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Clear Interrupt Target State
+  \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IPR[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IPR[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+  else
+  {
+    SCB->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return((uint32_t)(((SCB->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+           If VTOR is not present address 0 must be mapped to SRAM.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+#else
+  uint32_t *vectors = (uint32_t *)0x0U;
+#endif
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+  __DSB();
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+#else
+  uint32_t *vectors = (uint32_t *)0x0U;
+#endif
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                 SCB_AIRCR_SYSRESETREQ_Msk);
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Enable Interrupt (non-secure)
+  \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status (non-secure)
+  \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt (non-secure)
+  \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt (non-secure)
+  \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt (non-secure)
+  \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt (non-secure)
+  \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt (non-secure)
+  \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority (non-secure)
+  \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every non-secure processor exception.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->IPR[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC_NS->IPR[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+  else
+  {
+    SCB_NS->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB_NS->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority (non-secure)
+  \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return((uint32_t)(((SCB_NS->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+#endif /*  defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+/* ##########################  MPU functions  #################################### */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+
+#include "mpu_armv8.h"
+
+#endif
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+    return 0U;           /* No FPU */
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##########################   SAU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SAUFunctions SAU Functions
+  \brief    Functions that configure the SAU.
+  @{
+ */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+
+/**
+  \brief   Enable SAU
+  \details Enables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Enable(void)
+{
+    SAU->CTRL |=  (SAU_CTRL_ENABLE_Msk);
+}
+
+
+
+/**
+  \brief   Disable SAU
+  \details Disables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Disable(void)
+{
+    SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);
+}
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_SAUFunctions */
+
+
+
+
+/* ##################################    Debug Control function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_DCBFunctions Debug Control Functions
+  \brief    Functions that access the Debug Control Block.
+  @{
+ */
+
+ 
+/**
+  \brief   Set Debug Authentication Control Register
+  \details writes to Debug Authentication Control register.
+  \param [in]  value  value to be writen.
+ */
+__STATIC_INLINE void DCB_SetAuthCtrl(uint32_t value)
+{
+    __DSB();
+    __ISB();
+    DCB->DAUTHCTRL = value;
+    __DSB();
+    __ISB();
+}
+
+
+/**
+  \brief   Get Debug Authentication Control Register
+  \details Reads Debug Authentication Control register.
+  \return             Debug Authentication Control Register.
+ */
+__STATIC_INLINE uint32_t DCB_GetAuthCtrl(void)
+{
+    return (DCB->DAUTHCTRL);
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Set Debug Authentication Control Register (non-secure)
+  \details writes to non-secure Debug Authentication Control register when in secure state.
+  \param [in]  value  value to be writen
+ */
+__STATIC_INLINE void TZ_DCB_SetAuthCtrl_NS(uint32_t value)
+{
+    __DSB();
+    __ISB();
+    DCB_NS->DAUTHCTRL = value;
+    __DSB();
+    __ISB();
+}
+
+
+/**
+  \brief   Get Debug Authentication Control Register (non-secure)
+  \details Reads non-secure Debug Authentication Control register when in secure state.
+  \return             Debug Authentication Control Register.
+ */
+__STATIC_INLINE uint32_t TZ_DCB_GetAuthCtrl_NS(void)
+{
+    return (DCB_NS->DAUTHCTRL);
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_DCBFunctions */
+
+
+
+
+/* ##################################    Debug Identification function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_DIBFunctions Debug Identification Functions
+  \brief    Functions that access the Debug Identification Block.
+  @{
+ */
+
+ 
+/**
+  \brief   Get Debug Authentication Status Register
+  \details Reads Debug Authentication Status register.
+  \return             Debug Authentication Status Register.
+ */
+__STATIC_INLINE uint32_t DIB_GetAuthStatus(void)
+{
+    return (DIB->DAUTHSTATUS);
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get Debug Authentication Status Register (non-secure)
+  \details Reads non-secure Debug Authentication Status register when in secure state.
+  \return             Debug Authentication Status Register.
+ */
+__STATIC_INLINE uint32_t TZ_DIB_GetAuthStatus_NS(void)
+{
+    return (DIB_NS->DAUTHSTATUS);
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_DCBFunctions */
+
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   System Tick Configuration (non-secure)
+  \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>TZ_SysTick_Config_NS</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+
+ */
+__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                         /* Reload value impossible */
+  }
+
+  SysTick_NS->LOAD  = (uint32_t)(ticks - 1UL);                            /* set reload register */
+  TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick_NS->VAL   = 0UL;                                                /* Load the SysTick Counter Value */
+  SysTick_NS->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                      SysTick_CTRL_TICKINT_Msk   |
+                      SysTick_CTRL_ENABLE_Msk;                            /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                           /* Function successful */
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_ARMV8MBL_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_armv8mml.h b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_armv8mml.h
new file mode 100644
index 0000000..c119fbf
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_armv8mml.h
@@ -0,0 +1,3209 @@
+/**************************************************************************//**
+ * @file     core_armv8mml.h
+ * @brief    CMSIS Armv8-M Mainline Core Peripheral Access Layer Header File
+ * @version  V5.2.3
+ * @date     13. October 2021
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include                        /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header                   /* treat file as system include file */
+#elif defined ( __GNUC__ )
+  #pragma GCC diagnostic ignored "-Wpedantic"   /* disable pedantic warning due to unnamed structs/unions */
+#endif
+
+#ifndef __CORE_ARMV8MML_H_GENERIC
+#define __CORE_ARMV8MML_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_ARMv8MML
+  @{
+ */
+
+#include "cmsis_version.h"
+
+/*  CMSIS Armv8MML definitions */
+#define __ARMv8MML_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                   /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __ARMv8MML_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                    /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __ARMv8MML_CMSIS_VERSION       ((__ARMv8MML_CMSIS_VERSION_MAIN << 16U) | \
+                                         __ARMv8MML_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                     (80U)                                       /*!< Cortex-M Core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions.
+*/
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined(__ARM_FEATURE_DSP)
+    #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_FP
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined(__ARM_FEATURE_DSP)
+    #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined(__ARM_FEATURE_DSP)
+    #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined(__ARM_FEATURE_DSP)
+    #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_ARMV8MML_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_ARMV8MML_H_DEPENDANT
+#define __CORE_ARMV8MML_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __ARMv8MML_REV
+    #define __ARMv8MML_REV               0x0000U
+    #warning "__ARMv8MML_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __FPU_PRESENT
+    #define __FPU_PRESENT             0U
+    #warning "__FPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __SAUREGION_PRESENT
+    #define __SAUREGION_PRESENT       0U
+    #warning "__SAUREGION_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __DSP_PRESENT
+    #define __DSP_PRESENT             0U
+    #warning "__DSP_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __VTOR_PRESENT
+    #define __VTOR_PRESENT             1U
+    #warning "__VTOR_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          3U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group ARMv8MML */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core Debug Register
+  - Core MPU Register
+  - Core SAU Register
+  - Core FPU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+#define APSR_Q_Pos                         27U                                            /*!< APSR: Q Position */
+#define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR: Q Mask */
+
+#define APSR_GE_Pos                        16U                                            /*!< APSR: GE Position */
+#define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR: GE Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
+#define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
+
+#define xPSR_IT_Pos                        25U                                            /*!< xPSR: IT Position */
+#define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR: IT Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_GE_Pos                        16U                                            /*!< xPSR: GE Position */
+#define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR: GE Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack-pointer select */
+    uint32_t FPCA:1;                     /*!< bit:      2  Floating-point context active */
+    uint32_t SFPA:1;                     /*!< bit:      3  Secure floating-point active */
+    uint32_t _reserved1:28;              /*!< bit:  4..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SFPA_Pos                    3U                                            /*!< CONTROL: SFPA Position */
+#define CONTROL_SFPA_Msk                   (1UL << CONTROL_SFPA_Pos)                      /*!< CONTROL: SFPA Mask */
+
+#define CONTROL_FPCA_Pos                    2U                                            /*!< CONTROL: FPCA Position */
+#define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONTROL: FPCA Mask */
+
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[16U];              /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[16U];
+  __IOM uint32_t ICER[16U];              /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RSERVED1[16U];
+  __IOM uint32_t ISPR[16U];              /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[16U];
+  __IOM uint32_t ICPR[16U];              /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[16U];
+  __IOM uint32_t IABR[16U];              /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
+        uint32_t RESERVED4[16U];
+  __IOM uint32_t ITNS[16U];              /*!< Offset: 0x280 (R/W)  Interrupt Non-Secure State Register */
+        uint32_t RESERVED5[16U];
+  __IOM uint8_t  IPR[496U];              /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
+        uint32_t RESERVED6[580U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
+}  NVIC_Type;
+
+/* Software Triggered Interrupt Register Definitions */
+#define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: INTLINESNUM Position */
+#define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+  __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+  __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register */
+  __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
+  __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
+  __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register */
+  __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
+  __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register */
+  __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
+  __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
+  __IM  uint32_t ID_AFR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
+  __IM  uint32_t ID_MMFR[4U];            /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
+  __IM  uint32_t ID_ISAR[6U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register */
+  __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
+  __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
+  __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
+  __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
+  __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register */
+  __IOM uint32_t NSACR;                  /*!< Offset: 0x08C (R/W)  Non-Secure Access Control Register */
+        uint32_t RESERVED7[21U];
+  __IOM uint32_t SFSR;                   /*!< Offset: 0x0E4 (R/W)  Secure Fault Status Register */
+  __IOM uint32_t SFAR;                   /*!< Offset: 0x0E8 (R/W)  Secure Fault Address Register */
+        uint32_t RESERVED3[69U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Register */
+        uint32_t RESERVED4[15U];
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1 */
+  __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2 */
+        uint32_t RESERVED5[1U];
+  __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
+        uint32_t RESERVED6[1U];
+  __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU */
+  __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC */
+  __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
+  __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
+  __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
+  __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
+  __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by MVA to PoC */
+  __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by Set-way */
+  __OM  uint32_t BPIALL;                 /*!< Offset: 0x278 ( /W)  Branch Predictor Invalidate All */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_PENDNMISET_Pos            31U                                            /*!< SCB ICSR: PENDNMISET Position */
+#define SCB_ICSR_PENDNMISET_Msk            (1UL << SCB_ICSR_PENDNMISET_Pos)               /*!< SCB ICSR: PENDNMISET Mask */
+
+#define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */
+#define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */
+
+#define SCB_ICSR_PENDNMICLR_Pos            30U                                            /*!< SCB ICSR: PENDNMICLR Position */
+#define SCB_ICSR_PENDNMICLR_Msk            (1UL << SCB_ICSR_PENDNMICLR_Pos)               /*!< SCB ICSR: PENDNMICLR Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_STTNS_Pos                 24U                                            /*!< SCB ICSR: STTNS Position (Security Extension) */
+#define SCB_ICSR_STTNS_Msk                 (1UL << SCB_ICSR_STTNS_Pos)                    /*!< SCB ICSR: STTNS Mask (Security Extension) */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
+#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Vector Table Offset Register Definitions */
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_PRIS_Pos                 14U                                            /*!< SCB AIRCR: PRIS Position */
+#define SCB_AIRCR_PRIS_Msk                 (1UL << SCB_AIRCR_PRIS_Pos)                    /*!< SCB AIRCR: PRIS Mask */
+
+#define SCB_AIRCR_BFHFNMINS_Pos            13U                                            /*!< SCB AIRCR: BFHFNMINS Position */
+#define SCB_AIRCR_BFHFNMINS_Msk            (1UL << SCB_AIRCR_BFHFNMINS_Pos)               /*!< SCB AIRCR: BFHFNMINS Mask */
+
+#define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB AIRCR: PRIGROUP Position */
+#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB AIRCR: PRIGROUP Mask */
+
+#define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            /*!< SCB AIRCR: SYSRESETREQS Position */
+#define SCB_AIRCR_SYSRESETREQS_Msk         (1UL << SCB_AIRCR_SYSRESETREQS_Pos)            /*!< SCB AIRCR: SYSRESETREQS Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEPS_Pos              3U                                            /*!< SCB SCR: SLEEPDEEPS Position */
+#define SCB_SCR_SLEEPDEEPS_Msk             (1UL << SCB_SCR_SLEEPDEEPS_Pos)                /*!< SCB SCR: SLEEPDEEPS Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_BP_Pos                     18U                                            /*!< SCB CCR: BP Position */
+#define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB CCR: BP Mask */
+
+#define SCB_CCR_IC_Pos                     17U                                            /*!< SCB CCR: IC Position */
+#define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB CCR: IC Mask */
+
+#define SCB_CCR_DC_Pos                     16U                                            /*!< SCB CCR: DC Position */
+#define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB CCR: DC Mask */
+
+#define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            /*!< SCB CCR: STKOFHFNMIGN Position */
+#define SCB_CCR_STKOFHFNMIGN_Msk           (1UL << SCB_CCR_STKOFHFNMIGN_Pos)              /*!< SCB CCR: STKOFHFNMIGN Mask */
+
+#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
+#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
+
+#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
+#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
+#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            /*!< SCB SHCSR: HARDFAULTPENDED Position */
+#define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos)         /*!< SCB SHCSR: HARDFAULTPENDED Mask */
+
+#define SCB_SHCSR_SECUREFAULTPENDED_Pos    20U                                            /*!< SCB SHCSR: SECUREFAULTPENDED Position */
+#define SCB_SHCSR_SECUREFAULTPENDED_Msk    (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos)       /*!< SCB SHCSR: SECUREFAULTPENDED Mask */
+
+#define SCB_SHCSR_SECUREFAULTENA_Pos       19U                                            /*!< SCB SHCSR: SECUREFAULTENA Position */
+#define SCB_SHCSR_SECUREFAULTENA_Msk       (1UL << SCB_SHCSR_SECUREFAULTENA_Pos)          /*!< SCB SHCSR: SECUREFAULTENA Mask */
+
+#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB SHCSR: USGFAULTENA Position */
+#define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB SHCSR: USGFAULTENA Mask */
+
+#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB SHCSR: BUSFAULTENA Position */
+#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB SHCSR: BUSFAULTENA Mask */
+
+#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB SHCSR: MEMFAULTENA Position */
+#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB SHCSR: MEMFAULTENA Mask */
+
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB SHCSR: BUSFAULTPENDED Position */
+#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB SHCSR: BUSFAULTPENDED Mask */
+
+#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB SHCSR: MEMFAULTPENDED Position */
+#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB SHCSR: MEMFAULTPENDED Mask */
+
+#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB SHCSR: USGFAULTPENDED Position */
+#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB SHCSR: USGFAULTPENDED Mask */
+
+#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
+#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
+
+#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
+#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
+
+#define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB SHCSR: MONITORACT Position */
+#define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB SHCSR: MONITORACT Mask */
+
+#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
+#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
+
+#define SCB_SHCSR_NMIACT_Pos                5U                                            /*!< SCB SHCSR: NMIACT Position */
+#define SCB_SHCSR_NMIACT_Msk               (1UL << SCB_SHCSR_NMIACT_Pos)                  /*!< SCB SHCSR: NMIACT Mask */
+
+#define SCB_SHCSR_SECUREFAULTACT_Pos        4U                                            /*!< SCB SHCSR: SECUREFAULTACT Position */
+#define SCB_SHCSR_SECUREFAULTACT_Msk       (1UL << SCB_SHCSR_SECUREFAULTACT_Pos)          /*!< SCB SHCSR: SECUREFAULTACT Mask */
+
+#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB SHCSR: USGFAULTACT Position */
+#define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB SHCSR: USGFAULTACT Mask */
+
+#define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            /*!< SCB SHCSR: HARDFAULTACT Position */
+#define SCB_SHCSR_HARDFAULTACT_Msk         (1UL << SCB_SHCSR_HARDFAULTACT_Pos)            /*!< SCB SHCSR: HARDFAULTACT Mask */
+
+#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB SHCSR: BUSFAULTACT Position */
+#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB SHCSR: BUSFAULTACT Mask */
+
+#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB SHCSR: MEMFAULTACT Position */
+#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB SHCSR: MEMFAULTACT Mask */
+
+/* SCB Configurable Fault Status Register Definitions */
+#define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB CFSR: Usage Fault Status Register Position */
+#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB CFSR: Usage Fault Status Register Mask */
+
+#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB CFSR: Bus Fault Status Register Position */
+#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB CFSR: Bus Fault Status Register Mask */
+
+#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
+#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
+
+/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_MMARVALID_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 7U)                 /*!< SCB CFSR (MMFSR): MMARVALID Position */
+#define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB CFSR (MMFSR): MMARVALID Mask */
+
+#define SCB_CFSR_MLSPERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 5U)                 /*!< SCB CFSR (MMFSR): MLSPERR Position */
+#define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB CFSR (MMFSR): MLSPERR Mask */
+
+#define SCB_CFSR_MSTKERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 4U)                 /*!< SCB CFSR (MMFSR): MSTKERR Position */
+#define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB CFSR (MMFSR): MSTKERR Mask */
+
+#define SCB_CFSR_MUNSTKERR_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 3U)                 /*!< SCB CFSR (MMFSR): MUNSTKERR Position */
+#define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */
+
+#define SCB_CFSR_DACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 1U)                 /*!< SCB CFSR (MMFSR): DACCVIOL Position */
+#define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB CFSR (MMFSR): DACCVIOL Mask */
+
+#define SCB_CFSR_IACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 0U)                 /*!< SCB CFSR (MMFSR): IACCVIOL Position */
+#define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB CFSR (MMFSR): IACCVIOL Mask */
+
+/* BusFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB CFSR (BFSR): BFARVALID Position */
+#define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB CFSR (BFSR): BFARVALID Mask */
+
+#define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB CFSR (BFSR): LSPERR Position */
+#define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB CFSR (BFSR): LSPERR Mask */
+
+#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB CFSR (BFSR): STKERR Position */
+#define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB CFSR (BFSR): STKERR Mask */
+
+#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB CFSR (BFSR): UNSTKERR Position */
+#define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB CFSR (BFSR): UNSTKERR Mask */
+
+#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB CFSR (BFSR): IMPRECISERR Position */
+#define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB CFSR (BFSR): IMPRECISERR Mask */
+
+#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB CFSR (BFSR): PRECISERR Position */
+#define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB CFSR (BFSR): PRECISERR Mask */
+
+#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB CFSR (BFSR): IBUSERR Position */
+#define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB CFSR (BFSR): IBUSERR Mask */
+
+/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB CFSR (UFSR): DIVBYZERO Position */
+#define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB CFSR (UFSR): DIVBYZERO Mask */
+
+#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB CFSR (UFSR): UNALIGNED Position */
+#define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB CFSR (UFSR): UNALIGNED Mask */
+
+#define SCB_CFSR_STKOF_Pos                (SCB_CFSR_USGFAULTSR_Pos + 4U)                  /*!< SCB CFSR (UFSR): STKOF Position */
+#define SCB_CFSR_STKOF_Msk                (1UL << SCB_CFSR_STKOF_Pos)                     /*!< SCB CFSR (UFSR): STKOF Mask */
+
+#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB CFSR (UFSR): NOCP Position */
+#define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB CFSR (UFSR): NOCP Mask */
+
+#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB CFSR (UFSR): INVPC Position */
+#define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB CFSR (UFSR): INVPC Mask */
+
+#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB CFSR (UFSR): INVSTATE Position */
+#define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB CFSR (UFSR): INVSTATE Mask */
+
+#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB CFSR (UFSR): UNDEFINSTR Position */
+#define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */
+
+/* SCB Hard Fault Status Register Definitions */
+#define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
+#define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
+
+#define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB HFSR: FORCED Position */
+#define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB HFSR: FORCED Mask */
+
+#define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB HFSR: VECTTBL Position */
+#define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB HFSR: VECTTBL Mask */
+
+/* SCB Debug Fault Status Register Definitions */
+#define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB DFSR: EXTERNAL Position */
+#define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB DFSR: EXTERNAL Mask */
+
+#define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB DFSR: VCATCH Position */
+#define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB DFSR: VCATCH Mask */
+
+#define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB DFSR: DWTTRAP Position */
+#define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB DFSR: DWTTRAP Mask */
+
+#define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB DFSR: BKPT Position */
+#define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB DFSR: BKPT Mask */
+
+#define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB DFSR: HALTED Position */
+#define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB DFSR: HALTED Mask */
+
+/* SCB Non-Secure Access Control Register Definitions */
+#define SCB_NSACR_CP11_Pos                 11U                                            /*!< SCB NSACR: CP11 Position */
+#define SCB_NSACR_CP11_Msk                 (1UL << SCB_NSACR_CP11_Pos)                    /*!< SCB NSACR: CP11 Mask */
+
+#define SCB_NSACR_CP10_Pos                 10U                                            /*!< SCB NSACR: CP10 Position */
+#define SCB_NSACR_CP10_Msk                 (1UL << SCB_NSACR_CP10_Pos)                    /*!< SCB NSACR: CP10 Mask */
+
+#define SCB_NSACR_CPn_Pos                   0U                                            /*!< SCB NSACR: CPn Position */
+#define SCB_NSACR_CPn_Msk                  (1UL /*<< SCB_NSACR_CPn_Pos*/)                 /*!< SCB NSACR: CPn Mask */
+
+/* SCB Cache Level ID Register Definitions */
+#define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB CLIDR: LoUU Position */
+#define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB CLIDR: LoUU Mask */
+
+#define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB CLIDR: LoC Position */
+#define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB CLIDR: LoC Mask */
+
+/* SCB Cache Type Register Definitions */
+#define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB CTR: Format Position */
+#define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB CTR: Format Mask */
+
+#define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB CTR: CWG Position */
+#define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB CTR: CWG Mask */
+
+#define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB CTR: ERG Position */
+#define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB CTR: ERG Mask */
+
+#define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB CTR: DminLine Position */
+#define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB CTR: DminLine Mask */
+
+#define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB CTR: ImInLine Position */
+#define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB CTR: ImInLine Mask */
+
+/* SCB Cache Size ID Register Definitions */
+#define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB CCSIDR: WT Position */
+#define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB CCSIDR: WT Mask */
+
+#define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB CCSIDR: WB Position */
+#define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB CCSIDR: WB Mask */
+
+#define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB CCSIDR: RA Position */
+#define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB CCSIDR: RA Mask */
+
+#define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB CCSIDR: WA Position */
+#define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB CCSIDR: WA Mask */
+
+#define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB CCSIDR: NumSets Position */
+#define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB CCSIDR: NumSets Mask */
+
+#define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB CCSIDR: Associativity Position */
+#define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB CCSIDR: Associativity Mask */
+
+#define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB CCSIDR: LineSize Position */
+#define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB CCSIDR: LineSize Mask */
+
+/* SCB Cache Size Selection Register Definitions */
+#define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB CSSELR: Level Position */
+#define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB CSSELR: Level Mask */
+
+#define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB CSSELR: InD Position */
+#define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB CSSELR: InD Mask */
+
+/* SCB Software Triggered Interrupt Register Definitions */
+#define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB STIR: INTID Position */
+#define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB STIR: INTID Mask */
+
+/* SCB D-Cache Invalidate by Set-way Register Definitions */
+#define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB DCISW: Way Position */
+#define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB DCISW: Way Mask */
+
+#define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB DCISW: Set Position */
+#define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB DCISW: Set Mask */
+
+/* SCB D-Cache Clean by Set-way Register Definitions */
+#define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB DCCSW: Way Position */
+#define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB DCCSW: Way Mask */
+
+#define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB DCCSW: Set Position */
+#define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB DCCSW: Set Mask */
+
+/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
+#define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB DCCISW: Way Position */
+#define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB DCCISW: Way Mask */
+
+#define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB DCCISW: Set Position */
+#define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB DCCISW: Set Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
+  \brief    Type definitions for the System Control and ID Register not in the SCB
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control and ID Register not in the SCB.
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register */
+  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
+  __IOM uint32_t CPPWR;                  /*!< Offset: 0x00C (R/W)  Coprocessor Power Control  Register */
+} SCnSCB_Type;
+
+/* Interrupt Controller Type Register Definitions */
+#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: INTLINESNUM Position */
+#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_SCnotSCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
+  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
+ */
+typedef struct
+{
+  __OM  union
+  {
+    __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
+    __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
+    __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
+  }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
+        uint32_t RESERVED0[864U];
+  __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
+        uint32_t RESERVED1[15U];
+  __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
+        uint32_t RESERVED2[15U];
+  __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
+        uint32_t RESERVED3[32U];
+        uint32_t RESERVED4[43U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
+        uint32_t RESERVED5[1U];
+  __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  ITM Device Architecture Register */
+        uint32_t RESERVED6[4U];
+  __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */
+  __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */
+  __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */
+  __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */
+  __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */
+  __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */
+  __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */
+  __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */
+  __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */
+  __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */
+  __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */
+  __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */
+} ITM_Type;
+
+/* ITM Stimulus Port Register Definitions */
+#define ITM_STIM_DISABLED_Pos               1U                                            /*!< ITM STIM: DISABLED Position */
+#define ITM_STIM_DISABLED_Msk              (0x1UL << ITM_STIM_DISABLED_Pos)               /*!< ITM STIM: DISABLED Mask */
+
+#define ITM_STIM_FIFOREADY_Pos              0U                                            /*!< ITM STIM: FIFOREADY Position */
+#define ITM_STIM_FIFOREADY_Msk             (0x1UL /*<< ITM_STIM_FIFOREADY_Pos*/)          /*!< ITM STIM: FIFOREADY Mask */
+
+/* ITM Trace Privilege Register Definitions */
+#define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
+#define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM TPR: PRIVMASK Mask */
+
+/* ITM Trace Control Register Definitions */
+#define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
+#define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM TCR: BUSY Mask */
+
+#define ITM_TCR_TRACEBUSID_Pos             16U                                            /*!< ITM TCR: ATBID Position */
+#define ITM_TCR_TRACEBUSID_Msk             (0x7FUL << ITM_TCR_TRACEBUSID_Pos)             /*!< ITM TCR: ATBID Mask */
+
+#define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM TCR: Global timestamp frequency Position */
+#define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM TCR: Global timestamp frequency Mask */
+
+#define ITM_TCR_TSPRESCALE_Pos              8U                                            /*!< ITM TCR: TSPRESCALE Position */
+#define ITM_TCR_TSPRESCALE_Msk             (3UL << ITM_TCR_TSPRESCALE_Pos)                /*!< ITM TCR: TSPRESCALE Mask */
+
+#define ITM_TCR_STALLENA_Pos                5U                                            /*!< ITM TCR: STALLENA Position */
+#define ITM_TCR_STALLENA_Msk               (1UL << ITM_TCR_STALLENA_Pos)                  /*!< ITM TCR: STALLENA Mask */
+
+#define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM TCR: SWOENA Position */
+#define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM TCR: SWOENA Mask */
+
+#define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM TCR: DWTENA Position */
+#define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM TCR: DWTENA Mask */
+
+#define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM TCR: SYNCENA Position */
+#define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM TCR: SYNCENA Mask */
+
+#define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM TCR: TSENA Position */
+#define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM TCR: TSENA Mask */
+
+#define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM TCR: ITM Enable bit Position */
+#define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM TCR: ITM Enable bit Mask */
+
+/* ITM Lock Status Register Definitions */
+#define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM LSR: ByteAcc Position */
+#define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM LSR: ByteAcc Mask */
+
+#define ITM_LSR_Access_Pos                  1U                                            /*!< ITM LSR: Access Position */
+#define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM LSR: Access Mask */
+
+#define ITM_LSR_Present_Pos                 0U                                            /*!< ITM LSR: Present Position */
+#define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM LSR: Present Mask */
+
+/*@}*/ /* end of group CMSIS_ITM */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
+  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
+  __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
+  __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
+  __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Register */
+  __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
+  __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
+  __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Register */
+  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
+  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
+        uint32_t RESERVED1[1U];
+  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
+        uint32_t RESERVED3[1U];
+  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
+        uint32_t RESERVED4[1U];
+  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
+        uint32_t RESERVED5[1U];
+  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
+        uint32_t RESERVED6[1U];
+  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
+        uint32_t RESERVED7[1U];
+  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
+        uint32_t RESERVED8[1U];
+  __IOM uint32_t COMP4;                  /*!< Offset: 0x060 (R/W)  Comparator Register 4 */
+        uint32_t RESERVED9[1U];
+  __IOM uint32_t FUNCTION4;              /*!< Offset: 0x068 (R/W)  Function Register 4 */
+        uint32_t RESERVED10[1U];
+  __IOM uint32_t COMP5;                  /*!< Offset: 0x070 (R/W)  Comparator Register 5 */
+        uint32_t RESERVED11[1U];
+  __IOM uint32_t FUNCTION5;              /*!< Offset: 0x078 (R/W)  Function Register 5 */
+        uint32_t RESERVED12[1U];
+  __IOM uint32_t COMP6;                  /*!< Offset: 0x080 (R/W)  Comparator Register 6 */
+        uint32_t RESERVED13[1U];
+  __IOM uint32_t FUNCTION6;              /*!< Offset: 0x088 (R/W)  Function Register 6 */
+        uint32_t RESERVED14[1U];
+  __IOM uint32_t COMP7;                  /*!< Offset: 0x090 (R/W)  Comparator Register 7 */
+        uint32_t RESERVED15[1U];
+  __IOM uint32_t FUNCTION7;              /*!< Offset: 0x098 (R/W)  Function Register 7 */
+        uint32_t RESERVED16[1U];
+  __IOM uint32_t COMP8;                  /*!< Offset: 0x0A0 (R/W)  Comparator Register 8 */
+        uint32_t RESERVED17[1U];
+  __IOM uint32_t FUNCTION8;              /*!< Offset: 0x0A8 (R/W)  Function Register 8 */
+        uint32_t RESERVED18[1U];
+  __IOM uint32_t COMP9;                  /*!< Offset: 0x0B0 (R/W)  Comparator Register 9 */
+        uint32_t RESERVED19[1U];
+  __IOM uint32_t FUNCTION9;              /*!< Offset: 0x0B8 (R/W)  Function Register 9 */
+        uint32_t RESERVED20[1U];
+  __IOM uint32_t COMP10;                 /*!< Offset: 0x0C0 (R/W)  Comparator Register 10 */
+        uint32_t RESERVED21[1U];
+  __IOM uint32_t FUNCTION10;             /*!< Offset: 0x0C8 (R/W)  Function Register 10 */
+        uint32_t RESERVED22[1U];
+  __IOM uint32_t COMP11;                 /*!< Offset: 0x0D0 (R/W)  Comparator Register 11 */
+        uint32_t RESERVED23[1U];
+  __IOM uint32_t FUNCTION11;             /*!< Offset: 0x0D8 (R/W)  Function Register 11 */
+        uint32_t RESERVED24[1U];
+  __IOM uint32_t COMP12;                 /*!< Offset: 0x0E0 (R/W)  Comparator Register 12 */
+        uint32_t RESERVED25[1U];
+  __IOM uint32_t FUNCTION12;             /*!< Offset: 0x0E8 (R/W)  Function Register 12 */
+        uint32_t RESERVED26[1U];
+  __IOM uint32_t COMP13;                 /*!< Offset: 0x0F0 (R/W)  Comparator Register 13 */
+        uint32_t RESERVED27[1U];
+  __IOM uint32_t FUNCTION13;             /*!< Offset: 0x0F8 (R/W)  Function Register 13 */
+        uint32_t RESERVED28[1U];
+  __IOM uint32_t COMP14;                 /*!< Offset: 0x100 (R/W)  Comparator Register 14 */
+        uint32_t RESERVED29[1U];
+  __IOM uint32_t FUNCTION14;             /*!< Offset: 0x108 (R/W)  Function Register 14 */
+        uint32_t RESERVED30[1U];
+  __IOM uint32_t COMP15;                 /*!< Offset: 0x110 (R/W)  Comparator Register 15 */
+        uint32_t RESERVED31[1U];
+  __IOM uint32_t FUNCTION15;             /*!< Offset: 0x118 (R/W)  Function Register 15 */
+        uint32_t RESERVED32[934U];
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
+        uint32_t RESERVED33[1U];
+  __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  Device Architecture Register */
+} DWT_Type;
+
+/* DWT Control Register Definitions */
+#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
+#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
+
+#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
+#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
+
+#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
+#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
+
+#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
+#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
+
+#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
+#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
+
+#define DWT_CTRL_CYCDISS_Pos               23U                                         /*!< DWT CTRL: CYCDISS Position */
+#define DWT_CTRL_CYCDISS_Msk               (0x1UL << DWT_CTRL_CYCDISS_Pos)             /*!< DWT CTRL: CYCDISS Mask */
+
+#define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTRL: CYCEVTENA Position */
+#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTRL: CYCEVTENA Mask */
+
+#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTRL: FOLDEVTENA Position */
+#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTRL: FOLDEVTENA Mask */
+
+#define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTRL: LSUEVTENA Position */
+#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTRL: LSUEVTENA Mask */
+
+#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTRL: SLEEPEVTENA Position */
+#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTRL: SLEEPEVTENA Mask */
+
+#define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTRL: EXCEVTENA Position */
+#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTRL: EXCEVTENA Mask */
+
+#define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTRL: CPIEVTENA Position */
+#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTRL: CPIEVTENA Mask */
+
+#define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTRL: EXCTRCENA Position */
+#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTRL: EXCTRCENA Mask */
+
+#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTRL: PCSAMPLENA Position */
+#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTRL: PCSAMPLENA Mask */
+
+#define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTRL: SYNCTAP Position */
+#define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTRL: SYNCTAP Mask */
+
+#define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTRL: CYCTAP Position */
+#define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTRL: CYCTAP Mask */
+
+#define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTRL: POSTINIT Position */
+#define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTRL: POSTINIT Mask */
+
+#define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTRL: POSTPRESET Position */
+#define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTRL: POSTPRESET Mask */
+
+#define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTRL: CYCCNTENA Position */
+#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTRL: CYCCNTENA Mask */
+
+/* DWT CPI Count Register Definitions */
+#define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPICNT: CPICNT Position */
+#define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPICNT: CPICNT Mask */
+
+/* DWT Exception Overhead Count Register Definitions */
+#define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXCCNT: EXCCNT Position */
+#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXCCNT: EXCCNT Mask */
+
+/* DWT Sleep Count Register Definitions */
+#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLEEPCNT: SLEEPCNT Position */
+#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLEEPCNT: SLEEPCNT Mask */
+
+/* DWT LSU Count Register Definitions */
+#define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSUCNT: LSUCNT Position */
+#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSUCNT: LSUCNT Mask */
+
+/* DWT Folded-instruction Count Register Definitions */
+#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOLDCNT: FOLDCNT Position */
+#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOLDCNT: FOLDCNT Mask */
+
+/* DWT Comparator Function Register Definitions */
+#define DWT_FUNCTION_ID_Pos                27U                                         /*!< DWT FUNCTION: ID Position */
+#define DWT_FUNCTION_ID_Msk                (0x1FUL << DWT_FUNCTION_ID_Pos)             /*!< DWT FUNCTION: ID Mask */
+
+#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
+#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
+
+#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
+#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
+
+#define DWT_FUNCTION_ACTION_Pos             4U                                         /*!< DWT FUNCTION: ACTION Position */
+#define DWT_FUNCTION_ACTION_Msk            (0x1UL << DWT_FUNCTION_ACTION_Pos)          /*!< DWT FUNCTION: ACTION Mask */
+
+#define DWT_FUNCTION_MATCH_Pos              0U                                         /*!< DWT FUNCTION: MATCH Position */
+#define DWT_FUNCTION_MATCH_Msk             (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/)       /*!< DWT FUNCTION: MATCH Mask */
+
+/*@}*/ /* end of group CMSIS_DWT */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
+  \brief    Type definitions for the Trace Port Interface (TPI)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Trace Port Interface Register (TPI).
+ */
+typedef struct
+{
+  __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Sizes Register */
+  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Sizes Register */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
+        uint32_t RESERVED1[55U];
+  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
+        uint32_t RESERVED2[131U];
+  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
+  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
+  __IOM uint32_t PSCR;                   /*!< Offset: 0x308 (R/W)  Periodic Synchronization Control Register */
+        uint32_t RESERVED3[809U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  Software Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  Software Lock Status Register */
+        uint32_t RESERVED4[4U];
+  __IM  uint32_t TYPE;                   /*!< Offset: 0xFC8 (R/ )  Device Identifier Register */
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  Device Type Register */
+} TPI_Type;
+
+/* TPI Asynchronous Clock Prescaler Register Definitions */
+#define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACPR: SWOSCALER Position */
+#define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACPR: SWOSCALER Mask */
+
+/* TPI Selected Pin Protocol Register Definitions */
+#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
+#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
+
+/* TPI Formatter and Flush Status Register Definitions */
+#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
+#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
+
+#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
+#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
+
+#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
+#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
+
+#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
+#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
+
+/* TPI Formatter and Flush Control Register Definitions */
+#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
+#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
+
+#define TPI_FFCR_FOnMan_Pos                 6U                                         /*!< TPI FFCR: FOnMan Position */
+#define TPI_FFCR_FOnMan_Msk                (0x1UL << TPI_FFCR_FOnMan_Pos)              /*!< TPI FFCR: FOnMan Mask */
+
+#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
+#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
+
+/* TPI Periodic Synchronization Control Register Definitions */
+#define TPI_PSCR_PSCount_Pos                0U                                         /*!< TPI PSCR: PSCount Position */
+#define TPI_PSCR_PSCount_Msk               (0x1FUL /*<< TPI_PSCR_PSCount_Pos*/)        /*!< TPI PSCR: TPSCount Mask */
+
+/* TPI Software Lock Status Register Definitions */
+#define TPI_LSR_nTT_Pos                     1U                                         /*!< TPI LSR: Not thirty-two bit. Position */
+#define TPI_LSR_nTT_Msk                    (0x1UL << TPI_LSR_nTT_Pos)                  /*!< TPI LSR: Not thirty-two bit. Mask */
+
+#define TPI_LSR_SLK_Pos                     1U                                         /*!< TPI LSR: Software Lock status Position */
+#define TPI_LSR_SLK_Msk                    (0x1UL << TPI_LSR_SLK_Pos)                  /*!< TPI LSR: Software Lock status Mask */
+
+#define TPI_LSR_SLI_Pos                     0U                                         /*!< TPI LSR: Software Lock implemented Position */
+#define TPI_LSR_SLI_Msk                    (0x1UL /*<< TPI_LSR_SLI_Pos*/)              /*!< TPI LSR: Software Lock implemented Mask */
+
+/* TPI DEVID Register Definitions */
+#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
+#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
+
+#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
+#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
+
+#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
+#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
+
+#define TPI_DEVID_FIFOSZ_Pos                6U                                         /*!< TPI DEVID: FIFO depth Position */
+#define TPI_DEVID_FIFOSZ_Msk               (0x7UL << TPI_DEVID_FIFOSZ_Pos)             /*!< TPI DEVID: FIFO depth Mask */
+
+/* TPI DEVTYPE Register Definitions */
+#define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
+
+#define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
+/*@}*/ /* end of group CMSIS_TPI */
+
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  MPU Region Limit Address Register */
+  __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Region Base Address Register Alias 1 */
+  __IOM uint32_t RLAR_A1;                /*!< Offset: 0x018 (R/W)  MPU Region Limit Address Register Alias 1 */
+  __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Region Base Address Register Alias 2 */
+  __IOM uint32_t RLAR_A2;                /*!< Offset: 0x020 (R/W)  MPU Region Limit Address Register Alias 2 */
+  __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Region Base Address Register Alias 3 */
+  __IOM uint32_t RLAR_A3;                /*!< Offset: 0x028 (R/W)  MPU Region Limit Address Register Alias 3 */
+        uint32_t RESERVED0[1];
+  union {
+  __IOM uint32_t MAIR[2];
+  struct {
+  __IOM uint32_t MAIR0;                  /*!< Offset: 0x030 (R/W)  MPU Memory Attribute Indirection Register 0 */
+  __IOM uint32_t MAIR1;                  /*!< Offset: 0x034 (R/W)  MPU Memory Attribute Indirection Register 1 */
+  };
+  };
+} MPU_Type;
+
+#define MPU_TYPE_RALIASES                  4U
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_BASE_Pos                   5U                                            /*!< MPU RBAR: BASE Position */
+#define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL << MPU_RBAR_BASE_Pos)             /*!< MPU RBAR: BASE Mask */
+
+#define MPU_RBAR_SH_Pos                     3U                                            /*!< MPU RBAR: SH Position */
+#define MPU_RBAR_SH_Msk                    (0x3UL << MPU_RBAR_SH_Pos)                     /*!< MPU RBAR: SH Mask */
+
+#define MPU_RBAR_AP_Pos                     1U                                            /*!< MPU RBAR: AP Position */
+#define MPU_RBAR_AP_Msk                    (0x3UL << MPU_RBAR_AP_Pos)                     /*!< MPU RBAR: AP Mask */
+
+#define MPU_RBAR_XN_Pos                     0U                                            /*!< MPU RBAR: XN Position */
+#define MPU_RBAR_XN_Msk                    (01UL /*<< MPU_RBAR_XN_Pos*/)                  /*!< MPU RBAR: XN Mask */
+
+/* MPU Region Limit Address Register Definitions */
+#define MPU_RLAR_LIMIT_Pos                  5U                                            /*!< MPU RLAR: LIMIT Position */
+#define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos)            /*!< MPU RLAR: LIMIT Mask */
+
+#define MPU_RLAR_AttrIndx_Pos               1U                                            /*!< MPU RLAR: AttrIndx Position */
+#define MPU_RLAR_AttrIndx_Msk              (0x7UL << MPU_RLAR_AttrIndx_Pos)               /*!< MPU RLAR: AttrIndx Mask */
+
+#define MPU_RLAR_EN_Pos                     0U                                            /*!< MPU RLAR: Region enable bit Position */
+#define MPU_RLAR_EN_Msk                    (1UL /*<< MPU_RLAR_EN_Pos*/)                   /*!< MPU RLAR: Region enable bit Disable Mask */
+
+/* MPU Memory Attribute Indirection Register 0 Definitions */
+#define MPU_MAIR0_Attr3_Pos                24U                                            /*!< MPU MAIR0: Attr3 Position */
+#define MPU_MAIR0_Attr3_Msk                (0xFFUL << MPU_MAIR0_Attr3_Pos)                /*!< MPU MAIR0: Attr3 Mask */
+
+#define MPU_MAIR0_Attr2_Pos                16U                                            /*!< MPU MAIR0: Attr2 Position */
+#define MPU_MAIR0_Attr2_Msk                (0xFFUL << MPU_MAIR0_Attr2_Pos)                /*!< MPU MAIR0: Attr2 Mask */
+
+#define MPU_MAIR0_Attr1_Pos                 8U                                            /*!< MPU MAIR0: Attr1 Position */
+#define MPU_MAIR0_Attr1_Msk                (0xFFUL << MPU_MAIR0_Attr1_Pos)                /*!< MPU MAIR0: Attr1 Mask */
+
+#define MPU_MAIR0_Attr0_Pos                 0U                                            /*!< MPU MAIR0: Attr0 Position */
+#define MPU_MAIR0_Attr0_Msk                (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/)            /*!< MPU MAIR0: Attr0 Mask */
+
+/* MPU Memory Attribute Indirection Register 1 Definitions */
+#define MPU_MAIR1_Attr7_Pos                24U                                            /*!< MPU MAIR1: Attr7 Position */
+#define MPU_MAIR1_Attr7_Msk                (0xFFUL << MPU_MAIR1_Attr7_Pos)                /*!< MPU MAIR1: Attr7 Mask */
+
+#define MPU_MAIR1_Attr6_Pos                16U                                            /*!< MPU MAIR1: Attr6 Position */
+#define MPU_MAIR1_Attr6_Msk                (0xFFUL << MPU_MAIR1_Attr6_Pos)                /*!< MPU MAIR1: Attr6 Mask */
+
+#define MPU_MAIR1_Attr5_Pos                 8U                                            /*!< MPU MAIR1: Attr5 Position */
+#define MPU_MAIR1_Attr5_Msk                (0xFFUL << MPU_MAIR1_Attr5_Pos)                /*!< MPU MAIR1: Attr5 Mask */
+
+#define MPU_MAIR1_Attr4_Pos                 0U                                            /*!< MPU MAIR1: Attr4 Position */
+#define MPU_MAIR1_Attr4_Msk                (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/)            /*!< MPU MAIR1: Attr4 Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SAU     Security Attribution Unit (SAU)
+  \brief    Type definitions for the Security Attribution Unit (SAU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Security Attribution Unit (SAU).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SAU Control Register */
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x004 (R/ )  SAU Type Register */
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  SAU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  SAU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  SAU Region Limit Address Register */
+#else
+        uint32_t RESERVED0[3];
+#endif
+  __IOM uint32_t SFSR;                   /*!< Offset: 0x014 (R/W)  Secure Fault Status Register */
+  __IOM uint32_t SFAR;                   /*!< Offset: 0x018 (R/W)  Secure Fault Address Register */
+} SAU_Type;
+
+/* SAU Control Register Definitions */
+#define SAU_CTRL_ALLNS_Pos                  1U                                            /*!< SAU CTRL: ALLNS Position */
+#define SAU_CTRL_ALLNS_Msk                 (1UL << SAU_CTRL_ALLNS_Pos)                    /*!< SAU CTRL: ALLNS Mask */
+
+#define SAU_CTRL_ENABLE_Pos                 0U                                            /*!< SAU CTRL: ENABLE Position */
+#define SAU_CTRL_ENABLE_Msk                (1UL /*<< SAU_CTRL_ENABLE_Pos*/)               /*!< SAU CTRL: ENABLE Mask */
+
+/* SAU Type Register Definitions */
+#define SAU_TYPE_SREGION_Pos                0U                                            /*!< SAU TYPE: SREGION Position */
+#define SAU_TYPE_SREGION_Msk               (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/)           /*!< SAU TYPE: SREGION Mask */
+
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+/* SAU Region Number Register Definitions */
+#define SAU_RNR_REGION_Pos                  0U                                            /*!< SAU RNR: REGION Position */
+#define SAU_RNR_REGION_Msk                 (0xFFUL /*<< SAU_RNR_REGION_Pos*/)             /*!< SAU RNR: REGION Mask */
+
+/* SAU Region Base Address Register Definitions */
+#define SAU_RBAR_BADDR_Pos                  5U                                            /*!< SAU RBAR: BADDR Position */
+#define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos)            /*!< SAU RBAR: BADDR Mask */
+
+/* SAU Region Limit Address Register Definitions */
+#define SAU_RLAR_LADDR_Pos                  5U                                            /*!< SAU RLAR: LADDR Position */
+#define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos)            /*!< SAU RLAR: LADDR Mask */
+
+#define SAU_RLAR_NSC_Pos                    1U                                            /*!< SAU RLAR: NSC Position */
+#define SAU_RLAR_NSC_Msk                   (1UL << SAU_RLAR_NSC_Pos)                      /*!< SAU RLAR: NSC Mask */
+
+#define SAU_RLAR_ENABLE_Pos                 0U                                            /*!< SAU RLAR: ENABLE Position */
+#define SAU_RLAR_ENABLE_Msk                (1UL /*<< SAU_RLAR_ENABLE_Pos*/)               /*!< SAU RLAR: ENABLE Mask */
+
+#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */
+
+/* Secure Fault Status Register Definitions */
+#define SAU_SFSR_LSERR_Pos                  7U                                            /*!< SAU SFSR: LSERR Position */
+#define SAU_SFSR_LSERR_Msk                 (1UL << SAU_SFSR_LSERR_Pos)                    /*!< SAU SFSR: LSERR Mask */
+
+#define SAU_SFSR_SFARVALID_Pos              6U                                            /*!< SAU SFSR: SFARVALID Position */
+#define SAU_SFSR_SFARVALID_Msk             (1UL << SAU_SFSR_SFARVALID_Pos)                /*!< SAU SFSR: SFARVALID Mask */
+
+#define SAU_SFSR_LSPERR_Pos                 5U                                            /*!< SAU SFSR: LSPERR Position */
+#define SAU_SFSR_LSPERR_Msk                (1UL << SAU_SFSR_LSPERR_Pos)                   /*!< SAU SFSR: LSPERR Mask */
+
+#define SAU_SFSR_INVTRAN_Pos                4U                                            /*!< SAU SFSR: INVTRAN Position */
+#define SAU_SFSR_INVTRAN_Msk               (1UL << SAU_SFSR_INVTRAN_Pos)                  /*!< SAU SFSR: INVTRAN Mask */
+
+#define SAU_SFSR_AUVIOL_Pos                 3U                                            /*!< SAU SFSR: AUVIOL Position */
+#define SAU_SFSR_AUVIOL_Msk                (1UL << SAU_SFSR_AUVIOL_Pos)                   /*!< SAU SFSR: AUVIOL Mask */
+
+#define SAU_SFSR_INVER_Pos                  2U                                            /*!< SAU SFSR: INVER Position */
+#define SAU_SFSR_INVER_Msk                 (1UL << SAU_SFSR_INVER_Pos)                    /*!< SAU SFSR: INVER Mask */
+
+#define SAU_SFSR_INVIS_Pos                  1U                                            /*!< SAU SFSR: INVIS Position */
+#define SAU_SFSR_INVIS_Msk                 (1UL << SAU_SFSR_INVIS_Pos)                    /*!< SAU SFSR: INVIS Mask */
+
+#define SAU_SFSR_INVEP_Pos                  0U                                            /*!< SAU SFSR: INVEP Position */
+#define SAU_SFSR_INVEP_Msk                 (1UL /*<< SAU_SFSR_INVEP_Pos*/)                /*!< SAU SFSR: INVEP Mask */
+
+/*@} end of group CMSIS_SAU */
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_FPU     Floating Point Unit (FPU)
+  \brief    Type definitions for the Floating Point Unit (FPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Floating Point Unit (FPU).
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control Register */
+  __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address Register */
+  __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Control Register */
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and VFP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and VFP Feature Register 1 */
+  __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and VFP Feature Register 2 */
+} FPU_Type;
+
+/* Floating-Point Context Control Register Definitions */
+#define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCCR: ASPEN bit Position */
+#define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCCR: ASPEN bit Mask */
+
+#define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCCR: LSPEN Position */
+#define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCCR: LSPEN bit Mask */
+
+#define FPU_FPCCR_LSPENS_Pos               29U                                            /*!< FPCCR: LSPENS Position */
+#define FPU_FPCCR_LSPENS_Msk               (1UL << FPU_FPCCR_LSPENS_Pos)                  /*!< FPCCR: LSPENS bit Mask */
+
+#define FPU_FPCCR_CLRONRET_Pos             28U                                            /*!< FPCCR: CLRONRET Position */
+#define FPU_FPCCR_CLRONRET_Msk             (1UL << FPU_FPCCR_CLRONRET_Pos)                /*!< FPCCR: CLRONRET bit Mask */
+
+#define FPU_FPCCR_CLRONRETS_Pos            27U                                            /*!< FPCCR: CLRONRETS Position */
+#define FPU_FPCCR_CLRONRETS_Msk            (1UL << FPU_FPCCR_CLRONRETS_Pos)               /*!< FPCCR: CLRONRETS bit Mask */
+
+#define FPU_FPCCR_TS_Pos                   26U                                            /*!< FPCCR: TS Position */
+#define FPU_FPCCR_TS_Msk                   (1UL << FPU_FPCCR_TS_Pos)                      /*!< FPCCR: TS bit Mask */
+
+#define FPU_FPCCR_UFRDY_Pos                10U                                            /*!< FPCCR: UFRDY Position */
+#define FPU_FPCCR_UFRDY_Msk                (1UL << FPU_FPCCR_UFRDY_Pos)                   /*!< FPCCR: UFRDY bit Mask */
+
+#define FPU_FPCCR_SPLIMVIOL_Pos             9U                                            /*!< FPCCR: SPLIMVIOL Position */
+#define FPU_FPCCR_SPLIMVIOL_Msk            (1UL << FPU_FPCCR_SPLIMVIOL_Pos)               /*!< FPCCR: SPLIMVIOL bit Mask */
+
+#define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCCR: MONRDY Position */
+#define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCCR: MONRDY bit Mask */
+
+#define FPU_FPCCR_SFRDY_Pos                 7U                                            /*!< FPCCR: SFRDY Position */
+#define FPU_FPCCR_SFRDY_Msk                (1UL << FPU_FPCCR_SFRDY_Pos)                   /*!< FPCCR: SFRDY bit Mask */
+
+#define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCCR: BFRDY Position */
+#define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCCR: BFRDY bit Mask */
+
+#define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCCR: MMRDY Position */
+#define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCCR: MMRDY bit Mask */
+
+#define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCCR: HFRDY Position */
+#define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCCR: HFRDY bit Mask */
+
+#define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCCR: processor mode bit Position */
+#define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCCR: processor mode active bit Mask */
+
+#define FPU_FPCCR_S_Pos                     2U                                            /*!< FPCCR: Security status of the FP context bit Position */
+#define FPU_FPCCR_S_Msk                    (1UL << FPU_FPCCR_S_Pos)                       /*!< FPCCR: Security status of the FP context bit Mask */
+
+#define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCCR: privilege level bit Position */
+#define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCCR: privilege level bit Mask */
+
+#define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCCR: Lazy state preservation active bit Position */
+#define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCCR: Lazy state preservation active bit Mask */
+
+/* Floating-Point Context Address Register Definitions */
+#define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCAR: ADDRESS bit Position */
+#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCAR: ADDRESS bit Mask */
+
+/* Floating-Point Default Status Control Register Definitions */
+#define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDSCR: AHP bit Position */
+#define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDSCR: AHP bit Mask */
+
+#define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDSCR: DN bit Position */
+#define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDSCR: DN bit Mask */
+
+#define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDSCR: FZ bit Position */
+#define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDSCR: FZ bit Mask */
+
+#define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDSCR: RMode bit Position */
+#define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDSCR: RMode bit Mask */
+
+/* Media and VFP Feature Register 0 Definitions */
+#define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR0: FP rounding modes bits Position */
+#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR0: FP rounding modes bits Mask */
+
+#define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR0: Short vectors bits Position */
+#define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR0: Short vectors bits Mask */
+
+#define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR0: Square root bits Position */
+#define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR0: Square root bits Mask */
+
+#define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR0: Divide bits Position */
+#define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR0: Divide bits Mask */
+
+#define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR0: FP exception trapping bits Position */
+#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR0: FP exception trapping bits Mask */
+
+#define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR0: Double-precision bits Position */
+#define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR0: Double-precision bits Mask */
+
+#define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR0: Single-precision bits Position */
+#define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR0: Single-precision bits Mask */
+
+#define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR0: A_SIMD registers bits Position */
+#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR0: A_SIMD registers bits Mask */
+
+/* Media and VFP Feature Register 1 Definitions */
+#define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR1: FP fused MAC bits Position */
+#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR1: FP fused MAC bits Mask */
+
+#define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR1: FP HPFP bits Position */
+#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR1: FP HPFP bits Mask */
+
+#define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR1: D_NaN mode bits Position */
+#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR1: D_NaN mode bits Mask */
+
+#define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR1: FtZ mode bits Position */
+#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR1: FtZ mode bits Mask */
+
+/* Media and VFP Feature Register 2 Definitions */
+#define FPU_MVFR2_FPMisc_Pos                4U                                            /*!< MVFR2: FPMisc bits Position */
+#define FPU_MVFR2_FPMisc_Msk               (0xFUL << FPU_MVFR2_FPMisc_Pos)                /*!< MVFR2: FPMisc bits Mask */
+
+/*@} end of group CMSIS_FPU */
+
+/* CoreDebug is deprecated. replaced by DCB (Debug Control Block) */
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Type definitions for the Core Debug Registers
+  @{
+ */
+
+/**
+  \brief  \deprecated Structure type to access the Core Debug Register (CoreDebug).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Register */
+  __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Status Register */
+} CoreDebug_Type;
+
+/* Debug Halting Control and Status Register Definitions */
+#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< \deprecated CoreDebug DHCSR: DBGKEY Position */
+#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< \deprecated CoreDebug DHCSR: DBGKEY Mask */
+
+#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            /*!< \deprecated CoreDebug DHCSR: S_RESTART_ST Position */
+#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos)      /*!< \deprecated CoreDebug DHCSR: S_RESTART_ST Mask */
+
+#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< \deprecated CoreDebug DHCSR: S_RESET_ST Position */
+#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< \deprecated CoreDebug DHCSR: S_RESET_ST Mask */
+
+#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< \deprecated CoreDebug DHCSR: S_RETIRE_ST Position */
+#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< \deprecated CoreDebug DHCSR: S_RETIRE_ST Mask */
+
+#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< \deprecated CoreDebug DHCSR: S_LOCKUP Position */
+#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< \deprecated CoreDebug DHCSR: S_LOCKUP Mask */
+
+#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< \deprecated CoreDebug DHCSR: S_SLEEP Position */
+#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< \deprecated CoreDebug DHCSR: S_SLEEP Mask */
+
+#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< \deprecated CoreDebug DHCSR: S_HALT Position */
+#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< \deprecated CoreDebug DHCSR: S_HALT Mask */
+
+#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< \deprecated CoreDebug DHCSR: S_REGRDY Position */
+#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< \deprecated CoreDebug DHCSR: S_REGRDY Mask */
+
+#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< \deprecated CoreDebug DHCSR: C_SNAPSTALL Position */
+#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< \deprecated CoreDebug DHCSR: C_SNAPSTALL Mask */
+
+#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< \deprecated CoreDebug DHCSR: C_MASKINTS Position */
+#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< \deprecated CoreDebug DHCSR: C_MASKINTS Mask */
+
+#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< \deprecated CoreDebug DHCSR: C_STEP Position */
+#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< \deprecated CoreDebug DHCSR: C_STEP Mask */
+
+#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< \deprecated CoreDebug DHCSR: C_HALT Position */
+#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< \deprecated CoreDebug DHCSR: C_HALT Mask */
+
+#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< \deprecated CoreDebug DHCSR: C_DEBUGEN Position */
+#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< \deprecated CoreDebug DHCSR: C_DEBUGEN Mask */
+
+/* Debug Core Register Selector Register Definitions */
+#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< \deprecated CoreDebug DCRSR: REGWnR Position */
+#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< \deprecated CoreDebug DCRSR: REGWnR Mask */
+
+#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< \deprecated CoreDebug DCRSR: REGSEL Position */
+#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< \deprecated CoreDebug DCRSR: REGSEL Mask */
+
+/* Debug Exception and Monitor Control Register Definitions */
+#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< \deprecated CoreDebug DEMCR: TRCENA Position */
+#define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< \deprecated CoreDebug DEMCR: TRCENA Mask */
+
+#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< \deprecated CoreDebug DEMCR: MON_REQ Position */
+#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< \deprecated CoreDebug DEMCR: MON_REQ Mask */
+
+#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< \deprecated CoreDebug DEMCR: MON_STEP Position */
+#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< \deprecated CoreDebug DEMCR: MON_STEP Mask */
+
+#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< \deprecated CoreDebug DEMCR: MON_PEND Position */
+#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< \deprecated CoreDebug DEMCR: MON_PEND Mask */
+
+#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< \deprecated CoreDebug DEMCR: MON_EN Position */
+#define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< \deprecated CoreDebug DEMCR: MON_EN Mask */
+
+#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< \deprecated CoreDebug DEMCR: VC_HARDERR Position */
+#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< \deprecated CoreDebug DEMCR: VC_HARDERR Mask */
+
+#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< \deprecated CoreDebug DEMCR: VC_INTERR Position */
+#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< \deprecated CoreDebug DEMCR: VC_INTERR Mask */
+
+#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< \deprecated CoreDebug DEMCR: VC_BUSERR Position */
+#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< \deprecated CoreDebug DEMCR: VC_BUSERR Mask */
+
+#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< \deprecated CoreDebug DEMCR: VC_STATERR Position */
+#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< \deprecated CoreDebug DEMCR: VC_STATERR Mask */
+
+#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< \deprecated CoreDebug DEMCR: VC_CHKERR Position */
+#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< \deprecated CoreDebug DEMCR: VC_CHKERR Mask */
+
+#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< \deprecated CoreDebug DEMCR: VC_NOCPERR Position */
+#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< \deprecated CoreDebug DEMCR: VC_NOCPERR Mask */
+
+#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< \deprecated CoreDebug DEMCR: VC_MMERR Position */
+#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< \deprecated CoreDebug DEMCR: VC_MMERR Mask */
+
+#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< \deprecated CoreDebug DEMCR: VC_CORERESET Position */
+#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< \deprecated CoreDebug DEMCR: VC_CORERESET Mask */
+
+/* Debug Authentication Control Register Definitions */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            /*!< \deprecated CoreDebug DAUTHCTRL: INTSPNIDEN, Position */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    /*!< \deprecated CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */
+
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            /*!< \deprecated CoreDebug DAUTHCTRL: SPNIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    /*!< \deprecated CoreDebug DAUTHCTRL: SPNIDENSEL Mask */
+
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            /*!< \deprecated CoreDebug DAUTHCTRL: INTSPIDEN Position */
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     /*!< \deprecated CoreDebug DAUTHCTRL: INTSPIDEN Mask */
+
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            /*!< \deprecated CoreDebug DAUTHCTRL: SPIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< \deprecated CoreDebug DAUTHCTRL: SPIDENSEL Mask */
+
+/* Debug Security Control and Status Register Definitions */
+#define CoreDebug_DSCSR_CDS_Pos            16U                                            /*!< \deprecated CoreDebug DSCSR: CDS Position */
+#define CoreDebug_DSCSR_CDS_Msk            (1UL << CoreDebug_DSCSR_CDS_Pos)               /*!< \deprecated CoreDebug DSCSR: CDS Mask */
+
+#define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            /*!< \deprecated CoreDebug DSCSR: SBRSEL Position */
+#define CoreDebug_DSCSR_SBRSEL_Msk         (1UL << CoreDebug_DSCSR_SBRSEL_Pos)            /*!< \deprecated CoreDebug DSCSR: SBRSEL Mask */
+
+#define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            /*!< \deprecated CoreDebug DSCSR: SBRSELEN Position */
+#define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/)      /*!< \deprecated CoreDebug DSCSR: SBRSELEN Mask */
+
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup CMSIS_DCB       Debug Control Block
+  \brief    Type definitions for the Debug Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Debug Control Block Registers (DCB).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Register */
+  __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Status Register */
+} DCB_Type;
+
+/* DHCSR, Debug Halting Control and Status Register Definitions */
+#define DCB_DHCSR_DBGKEY_Pos               16U                                            /*!< DCB DHCSR: Debug key Position */
+#define DCB_DHCSR_DBGKEY_Msk               (0xFFFFUL << DCB_DHCSR_DBGKEY_Pos)             /*!< DCB DHCSR: Debug key Mask */
+
+#define DCB_DHCSR_S_RESTART_ST_Pos         26U                                            /*!< DCB DHCSR: Restart sticky status Position */
+#define DCB_DHCSR_S_RESTART_ST_Msk         (0x1UL << DCB_DHCSR_S_RESTART_ST_Pos)          /*!< DCB DHCSR: Restart sticky status Mask */
+
+#define DCB_DHCSR_S_RESET_ST_Pos           25U                                            /*!< DCB DHCSR: Reset sticky status Position */
+#define DCB_DHCSR_S_RESET_ST_Msk           (0x1UL << DCB_DHCSR_S_RESET_ST_Pos)            /*!< DCB DHCSR: Reset sticky status Mask */
+
+#define DCB_DHCSR_S_RETIRE_ST_Pos          24U                                            /*!< DCB DHCSR: Retire sticky status Position */
+#define DCB_DHCSR_S_RETIRE_ST_Msk          (0x1UL << DCB_DHCSR_S_RETIRE_ST_Pos)           /*!< DCB DHCSR: Retire sticky status Mask */
+
+#define DCB_DHCSR_S_SDE_Pos                20U                                            /*!< DCB DHCSR: Secure debug enabled Position */
+#define DCB_DHCSR_S_SDE_Msk                (0x1UL << DCB_DHCSR_S_SDE_Pos)                 /*!< DCB DHCSR: Secure debug enabled Mask */
+
+#define DCB_DHCSR_S_LOCKUP_Pos             19U                                            /*!< DCB DHCSR: Lockup status Position */
+#define DCB_DHCSR_S_LOCKUP_Msk             (0x1UL << DCB_DHCSR_S_LOCKUP_Pos)              /*!< DCB DHCSR: Lockup status Mask */
+
+#define DCB_DHCSR_S_SLEEP_Pos              18U                                            /*!< DCB DHCSR: Sleeping status Position */
+#define DCB_DHCSR_S_SLEEP_Msk              (0x1UL << DCB_DHCSR_S_SLEEP_Pos)               /*!< DCB DHCSR: Sleeping status Mask */
+
+#define DCB_DHCSR_S_HALT_Pos               17U                                            /*!< DCB DHCSR: Halted status Position */
+#define DCB_DHCSR_S_HALT_Msk               (0x1UL << DCB_DHCSR_S_HALT_Pos)                /*!< DCB DHCSR: Halted status Mask */
+
+#define DCB_DHCSR_S_REGRDY_Pos             16U                                            /*!< DCB DHCSR: Register ready status Position */
+#define DCB_DHCSR_S_REGRDY_Msk             (0x1UL << DCB_DHCSR_S_REGRDY_Pos)              /*!< DCB DHCSR: Register ready status Mask */
+
+#define DCB_DHCSR_C_SNAPSTALL_Pos           5U                                            /*!< DCB DHCSR: Snap stall control Position */
+#define DCB_DHCSR_C_SNAPSTALL_Msk          (0x1UL << DCB_DHCSR_C_SNAPSTALL_Pos)           /*!< DCB DHCSR: Snap stall control Mask */
+
+#define DCB_DHCSR_C_MASKINTS_Pos            3U                                            /*!< DCB DHCSR: Mask interrupts control Position */
+#define DCB_DHCSR_C_MASKINTS_Msk           (0x1UL << DCB_DHCSR_C_MASKINTS_Pos)            /*!< DCB DHCSR: Mask interrupts control Mask */
+
+#define DCB_DHCSR_C_STEP_Pos                2U                                            /*!< DCB DHCSR: Step control Position */
+#define DCB_DHCSR_C_STEP_Msk               (0x1UL << DCB_DHCSR_C_STEP_Pos)                /*!< DCB DHCSR: Step control Mask */
+
+#define DCB_DHCSR_C_HALT_Pos                1U                                            /*!< DCB DHCSR: Halt control Position */
+#define DCB_DHCSR_C_HALT_Msk               (0x1UL << DCB_DHCSR_C_HALT_Pos)                /*!< DCB DHCSR: Halt control Mask */
+
+#define DCB_DHCSR_C_DEBUGEN_Pos             0U                                            /*!< DCB DHCSR: Debug enable control Position */
+#define DCB_DHCSR_C_DEBUGEN_Msk            (0x1UL /*<< DCB_DHCSR_C_DEBUGEN_Pos*/)         /*!< DCB DHCSR: Debug enable control Mask */
+
+/* DCRSR, Debug Core Register Select Register Definitions */
+#define DCB_DCRSR_REGWnR_Pos               16U                                            /*!< DCB DCRSR: Register write/not-read Position */
+#define DCB_DCRSR_REGWnR_Msk               (0x1UL << DCB_DCRSR_REGWnR_Pos)                /*!< DCB DCRSR: Register write/not-read Mask */
+
+#define DCB_DCRSR_REGSEL_Pos                0U                                            /*!< DCB DCRSR: Register selector Position */
+#define DCB_DCRSR_REGSEL_Msk               (0x7FUL /*<< DCB_DCRSR_REGSEL_Pos*/)           /*!< DCB DCRSR: Register selector Mask */
+
+/* DCRDR, Debug Core Register Data Register Definitions */
+#define DCB_DCRDR_DBGTMP_Pos                0U                                            /*!< DCB DCRDR: Data temporary buffer Position */
+#define DCB_DCRDR_DBGTMP_Msk               (0xFFFFFFFFUL /*<< DCB_DCRDR_DBGTMP_Pos*/)     /*!< DCB DCRDR: Data temporary buffer Mask */
+
+/* DEMCR, Debug Exception and Monitor Control Register Definitions */
+#define DCB_DEMCR_TRCENA_Pos               24U                                            /*!< DCB DEMCR: Trace enable Position */
+#define DCB_DEMCR_TRCENA_Msk               (0x1UL << DCB_DEMCR_TRCENA_Pos)                /*!< DCB DEMCR: Trace enable Mask */
+
+#define DCB_DEMCR_MONPRKEY_Pos             23U                                            /*!< DCB DEMCR: Monitor pend req key Position */
+#define DCB_DEMCR_MONPRKEY_Msk             (0x1UL << DCB_DEMCR_MONPRKEY_Pos)              /*!< DCB DEMCR: Monitor pend req key Mask */
+
+#define DCB_DEMCR_UMON_EN_Pos              21U                                            /*!< DCB DEMCR: Unprivileged monitor enable Position */
+#define DCB_DEMCR_UMON_EN_Msk              (0x1UL << DCB_DEMCR_UMON_EN_Pos)               /*!< DCB DEMCR: Unprivileged monitor enable Mask */
+
+#define DCB_DEMCR_SDME_Pos                 20U                                            /*!< DCB DEMCR: Secure DebugMonitor enable Position */
+#define DCB_DEMCR_SDME_Msk                 (0x1UL << DCB_DEMCR_SDME_Pos)                  /*!< DCB DEMCR: Secure DebugMonitor enable Mask */
+
+#define DCB_DEMCR_MON_REQ_Pos              19U                                            /*!< DCB DEMCR: Monitor request Position */
+#define DCB_DEMCR_MON_REQ_Msk              (0x1UL << DCB_DEMCR_MON_REQ_Pos)               /*!< DCB DEMCR: Monitor request Mask */
+
+#define DCB_DEMCR_MON_STEP_Pos             18U                                            /*!< DCB DEMCR: Monitor step Position */
+#define DCB_DEMCR_MON_STEP_Msk             (0x1UL << DCB_DEMCR_MON_STEP_Pos)              /*!< DCB DEMCR: Monitor step Mask */
+
+#define DCB_DEMCR_MON_PEND_Pos             17U                                            /*!< DCB DEMCR: Monitor pend Position */
+#define DCB_DEMCR_MON_PEND_Msk             (0x1UL << DCB_DEMCR_MON_PEND_Pos)              /*!< DCB DEMCR: Monitor pend Mask */
+
+#define DCB_DEMCR_MON_EN_Pos               16U                                            /*!< DCB DEMCR: Monitor enable Position */
+#define DCB_DEMCR_MON_EN_Msk               (0x1UL << DCB_DEMCR_MON_EN_Pos)                /*!< DCB DEMCR: Monitor enable Mask */
+
+#define DCB_DEMCR_VC_SFERR_Pos             11U                                            /*!< DCB DEMCR: Vector Catch SecureFault Position */
+#define DCB_DEMCR_VC_SFERR_Msk             (0x1UL << DCB_DEMCR_VC_SFERR_Pos)              /*!< DCB DEMCR: Vector Catch SecureFault Mask */
+
+#define DCB_DEMCR_VC_HARDERR_Pos           10U                                            /*!< DCB DEMCR: Vector Catch HardFault errors Position */
+#define DCB_DEMCR_VC_HARDERR_Msk           (0x1UL << DCB_DEMCR_VC_HARDERR_Pos)            /*!< DCB DEMCR: Vector Catch HardFault errors Mask */
+
+#define DCB_DEMCR_VC_INTERR_Pos             9U                                            /*!< DCB DEMCR: Vector Catch interrupt errors Position */
+#define DCB_DEMCR_VC_INTERR_Msk            (0x1UL << DCB_DEMCR_VC_INTERR_Pos)             /*!< DCB DEMCR: Vector Catch interrupt errors Mask */
+
+#define DCB_DEMCR_VC_BUSERR_Pos             8U                                            /*!< DCB DEMCR: Vector Catch BusFault errors Position */
+#define DCB_DEMCR_VC_BUSERR_Msk            (0x1UL << DCB_DEMCR_VC_BUSERR_Pos)             /*!< DCB DEMCR: Vector Catch BusFault errors Mask */
+
+#define DCB_DEMCR_VC_STATERR_Pos            7U                                            /*!< DCB DEMCR: Vector Catch state errors Position */
+#define DCB_DEMCR_VC_STATERR_Msk           (0x1UL << DCB_DEMCR_VC_STATERR_Pos)            /*!< DCB DEMCR: Vector Catch state errors Mask */
+
+#define DCB_DEMCR_VC_CHKERR_Pos             6U                                            /*!< DCB DEMCR: Vector Catch check errors Position */
+#define DCB_DEMCR_VC_CHKERR_Msk            (0x1UL << DCB_DEMCR_VC_CHKERR_Pos)             /*!< DCB DEMCR: Vector Catch check errors Mask */
+
+#define DCB_DEMCR_VC_NOCPERR_Pos            5U                                            /*!< DCB DEMCR: Vector Catch NOCP errors Position */
+#define DCB_DEMCR_VC_NOCPERR_Msk           (0x1UL << DCB_DEMCR_VC_NOCPERR_Pos)            /*!< DCB DEMCR: Vector Catch NOCP errors Mask */
+
+#define DCB_DEMCR_VC_MMERR_Pos              4U                                            /*!< DCB DEMCR: Vector Catch MemManage errors Position */
+#define DCB_DEMCR_VC_MMERR_Msk             (0x1UL << DCB_DEMCR_VC_MMERR_Pos)              /*!< DCB DEMCR: Vector Catch MemManage errors Mask */
+
+#define DCB_DEMCR_VC_CORERESET_Pos          0U                                            /*!< DCB DEMCR: Vector Catch Core reset Position */
+#define DCB_DEMCR_VC_CORERESET_Msk         (0x1UL /*<< DCB_DEMCR_VC_CORERESET_Pos*/)      /*!< DCB DEMCR: Vector Catch Core reset Mask */
+
+/* DAUTHCTRL, Debug Authentication Control Register Definitions */
+#define DCB_DAUTHCTRL_INTSPNIDEN_Pos        3U                                            /*!< DCB DAUTHCTRL: Internal Secure non-invasive debug enable Position */
+#define DCB_DAUTHCTRL_INTSPNIDEN_Msk       (0x1UL << DCB_DAUTHCTRL_INTSPNIDEN_Pos)        /*!< DCB DAUTHCTRL: Internal Secure non-invasive debug enable Mask */
+
+#define DCB_DAUTHCTRL_SPNIDENSEL_Pos        2U                                            /*!< DCB DAUTHCTRL: Secure non-invasive debug enable select Position */
+#define DCB_DAUTHCTRL_SPNIDENSEL_Msk       (0x1UL << DCB_DAUTHCTRL_SPNIDENSEL_Pos)        /*!< DCB DAUTHCTRL: Secure non-invasive debug enable select Mask */
+
+#define DCB_DAUTHCTRL_INTSPIDEN_Pos         1U                                            /*!< DCB DAUTHCTRL: Internal Secure invasive debug enable Position */
+#define DCB_DAUTHCTRL_INTSPIDEN_Msk        (0x1UL << DCB_DAUTHCTRL_INTSPIDEN_Pos)         /*!< DCB DAUTHCTRL: Internal Secure invasive debug enable Mask */
+
+#define DCB_DAUTHCTRL_SPIDENSEL_Pos         0U                                            /*!< DCB DAUTHCTRL: Secure invasive debug enable select Position */
+#define DCB_DAUTHCTRL_SPIDENSEL_Msk        (0x1UL /*<< DCB_DAUTHCTRL_SPIDENSEL_Pos*/)     /*!< DCB DAUTHCTRL: Secure invasive debug enable select Mask */
+
+/* DSCSR, Debug Security Control and Status Register Definitions */
+#define DCB_DSCSR_CDSKEY_Pos               17U                                            /*!< DCB DSCSR: CDS write-enable key Position */
+#define DCB_DSCSR_CDSKEY_Msk               (0x1UL << DCB_DSCSR_CDSKEY_Pos)                /*!< DCB DSCSR: CDS write-enable key Mask */
+
+#define DCB_DSCSR_CDS_Pos                  16U                                            /*!< DCB DSCSR: Current domain Secure Position */
+#define DCB_DSCSR_CDS_Msk                  (0x1UL << DCB_DSCSR_CDS_Pos)                   /*!< DCB DSCSR: Current domain Secure Mask */
+
+#define DCB_DSCSR_SBRSEL_Pos                1U                                            /*!< DCB DSCSR: Secure banked register select Position */
+#define DCB_DSCSR_SBRSEL_Msk               (0x1UL << DCB_DSCSR_SBRSEL_Pos)                /*!< DCB DSCSR: Secure banked register select Mask */
+
+#define DCB_DSCSR_SBRSELEN_Pos              0U                                            /*!< DCB DSCSR: Secure banked register select enable Position */
+#define DCB_DSCSR_SBRSELEN_Msk             (0x1UL /*<< DCB_DSCSR_SBRSELEN_Pos*/)          /*!< DCB DSCSR: Secure banked register select enable Mask */
+
+/*@} end of group CMSIS_DCB */
+
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DIB       Debug Identification Block
+  \brief    Type definitions for the Debug Identification Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Debug Identification Block Registers (DIB).
+ */
+typedef struct
+{
+  __OM  uint32_t DLAR;                   /*!< Offset: 0x000 ( /W)  SCS Software Lock Access Register */
+  __IM  uint32_t DLSR;                   /*!< Offset: 0x004 (R/ )  SCS Software Lock Status Register */
+  __IM  uint32_t DAUTHSTATUS;            /*!< Offset: 0x008 (R/ )  Debug Authentication Status Register */
+  __IM  uint32_t DDEVARCH;               /*!< Offset: 0x00C (R/ )  SCS Device Architecture Register */
+  __IM  uint32_t DDEVTYPE;               /*!< Offset: 0x010 (R/ )  SCS Device Type Register */
+} DIB_Type;
+
+/* DLAR, SCS Software Lock Access Register Definitions */
+#define DIB_DLAR_KEY_Pos                    0U                                            /*!< DIB DLAR: KEY Position */
+#define DIB_DLAR_KEY_Msk                   (0xFFFFFFFFUL /*<< DIB_DLAR_KEY_Pos */)        /*!< DIB DLAR: KEY Mask */
+
+/* DLSR, SCS Software Lock Status Register Definitions */
+#define DIB_DLSR_nTT_Pos                    2U                                            /*!< DIB DLSR: Not thirty-two bit Position */
+#define DIB_DLSR_nTT_Msk                   (0x1UL << DIB_DLSR_nTT_Pos )                   /*!< DIB DLSR: Not thirty-two bit Mask */
+
+#define DIB_DLSR_SLK_Pos                    1U                                            /*!< DIB DLSR: Software Lock status Position */
+#define DIB_DLSR_SLK_Msk                   (0x1UL << DIB_DLSR_SLK_Pos )                   /*!< DIB DLSR: Software Lock status Mask */
+
+#define DIB_DLSR_SLI_Pos                    0U                                            /*!< DIB DLSR: Software Lock implemented Position */
+#define DIB_DLSR_SLI_Msk                   (0x1UL /*<< DIB_DLSR_SLI_Pos*/)                /*!< DIB DLSR: Software Lock implemented Mask */
+
+/* DAUTHSTATUS, Debug Authentication Status Register Definitions */
+#define DIB_DAUTHSTATUS_SNID_Pos            6U                                            /*!< DIB DAUTHSTATUS: Secure Non-invasive Debug Position */
+#define DIB_DAUTHSTATUS_SNID_Msk           (0x3UL << DIB_DAUTHSTATUS_SNID_Pos )           /*!< DIB DAUTHSTATUS: Secure Non-invasive Debug Mask */
+
+#define DIB_DAUTHSTATUS_SID_Pos             4U                                            /*!< DIB DAUTHSTATUS: Secure Invasive Debug Position */
+#define DIB_DAUTHSTATUS_SID_Msk            (0x3UL << DIB_DAUTHSTATUS_SID_Pos )            /*!< DIB DAUTHSTATUS: Secure Invasive Debug Mask */
+
+#define DIB_DAUTHSTATUS_NSNID_Pos           2U                                            /*!< DIB DAUTHSTATUS: Non-secure Non-invasive Debug Position */
+#define DIB_DAUTHSTATUS_NSNID_Msk          (0x3UL << DIB_DAUTHSTATUS_NSNID_Pos )          /*!< DIB DAUTHSTATUS: Non-secure Non-invasive Debug Mask */
+
+#define DIB_DAUTHSTATUS_NSID_Pos            0U                                            /*!< DIB DAUTHSTATUS: Non-secure Invasive Debug Position */
+#define DIB_DAUTHSTATUS_NSID_Msk           (0x3UL /*<< DIB_DAUTHSTATUS_NSID_Pos*/)        /*!< DIB DAUTHSTATUS: Non-secure Invasive Debug Mask */
+
+/* DDEVARCH, SCS Device Architecture Register Definitions */
+#define DIB_DDEVARCH_ARCHITECT_Pos         21U                                            /*!< DIB DDEVARCH: Architect Position */
+#define DIB_DDEVARCH_ARCHITECT_Msk         (0x7FFUL << DIB_DDEVARCH_ARCHITECT_Pos )       /*!< DIB DDEVARCH: Architect Mask */
+
+#define DIB_DDEVARCH_PRESENT_Pos           20U                                            /*!< DIB DDEVARCH: DEVARCH Present Position */
+#define DIB_DDEVARCH_PRESENT_Msk           (0x1FUL << DIB_DDEVARCH_PRESENT_Pos )          /*!< DIB DDEVARCH: DEVARCH Present Mask */
+
+#define DIB_DDEVARCH_REVISION_Pos          16U                                            /*!< DIB DDEVARCH: Revision Position */
+#define DIB_DDEVARCH_REVISION_Msk          (0xFUL << DIB_DDEVARCH_REVISION_Pos )          /*!< DIB DDEVARCH: Revision Mask */
+
+#define DIB_DDEVARCH_ARCHVER_Pos           12U                                            /*!< DIB DDEVARCH: Architecture Version Position */
+#define DIB_DDEVARCH_ARCHVER_Msk           (0xFUL << DIB_DDEVARCH_ARCHVER_Pos )           /*!< DIB DDEVARCH: Architecture Version Mask */
+
+#define DIB_DDEVARCH_ARCHPART_Pos           0U                                            /*!< DIB DDEVARCH: Architecture Part Position */
+#define DIB_DDEVARCH_ARCHPART_Msk          (0xFFFUL /*<< DIB_DDEVARCH_ARCHPART_Pos*/)     /*!< DIB DDEVARCH: Architecture Part Mask */
+
+/* DDEVTYPE, SCS Device Type Register Definitions */
+#define DIB_DDEVTYPE_SUB_Pos                4U                                            /*!< DIB DDEVTYPE: Sub-type Position */
+#define DIB_DDEVTYPE_SUB_Msk               (0xFUL << DIB_DDEVTYPE_SUB_Pos )               /*!< DIB DDEVTYPE: Sub-type Mask */
+
+#define DIB_DDEVTYPE_MAJOR_Pos              0U                                            /*!< DIB DDEVTYPE: Major type Position */
+#define DIB_DDEVTYPE_MAJOR_Msk             (0xFUL /*<< DIB_DDEVTYPE_MAJOR_Pos*/)          /*!< DIB DDEVTYPE: Major type Mask */
+
+
+/*@} end of group CMSIS_DIB */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+  #define SCS_BASE            (0xE000E000UL)                             /*!< System Control Space Base Address */
+  #define ITM_BASE            (0xE0000000UL)                             /*!< ITM Base Address */
+  #define DWT_BASE            (0xE0001000UL)                             /*!< DWT Base Address */
+  #define TPI_BASE            (0xE0040000UL)                             /*!< TPI Base Address */
+  #define CoreDebug_BASE      (0xE000EDF0UL)                             /*!< \deprecated Core Debug Base Address */
+  #define DCB_BASE            (0xE000EDF0UL)                             /*!< DCB Base Address */
+  #define DIB_BASE            (0xE000EFB0UL)                             /*!< DIB Base Address */
+  #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     /*!< SysTick Base Address */
+  #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     /*!< NVIC Base Address */
+  #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     /*!< System Control Block Base Address */
+
+  #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE         ) /*!< System control Register not in SCB */
+  #define SCB                 ((SCB_Type       *)     SCB_BASE         ) /*!< SCB configuration struct */
+  #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) /*!< SysTick configuration struct */
+  #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) /*!< NVIC configuration struct */
+  #define ITM                 ((ITM_Type       *)     ITM_BASE         ) /*!< ITM configuration struct */
+  #define DWT                 ((DWT_Type       *)     DWT_BASE         ) /*!< DWT configuration struct */
+  #define TPI                 ((TPI_Type       *)     TPI_BASE         ) /*!< TPI configuration struct */
+  #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) /*!< \deprecated Core Debug configuration struct */
+  #define DCB                 ((DCB_Type       *)     DCB_BASE         ) /*!< DCB configuration struct */
+  #define DIB                 ((DIB_Type       *)     DIB_BASE         ) /*!< DIB configuration struct */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     /*!< Memory Protection Unit */
+    #define MPU               ((MPU_Type       *)     MPU_BASE         ) /*!< Memory Protection Unit */
+  #endif
+
+  #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+    #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     /*!< Security Attribution Unit */
+    #define SAU               ((SAU_Type       *)     SAU_BASE         ) /*!< Security Attribution Unit */
+  #endif
+
+  #define FPU_BASE            (SCS_BASE +  0x0F30UL)                     /*!< Floating Point Unit */
+  #define FPU                 ((FPU_Type       *)     FPU_BASE         ) /*!< Floating Point Unit */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+  #define SCS_BASE_NS         (0xE002E000UL)                             /*!< System Control Space Base Address (non-secure address space) */
+  #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             /*!< \deprecated Core Debug Base Address           (non-secure address space) */
+  #define DCB_BASE_NS         (0xE002EDF0UL)                             /*!< DCB Base Address                  (non-secure address space) */
+  #define DIB_BASE_NS         (0xE002EFB0UL)                             /*!< DIB Base Address                  (non-secure address space) */
+  #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  /*!< SysTick Base Address              (non-secure address space) */
+  #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  /*!< NVIC Base Address                 (non-secure address space) */
+  #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  /*!< System Control Block Base Address (non-secure address space) */
+
+  #define SCnSCB_NS           ((SCnSCB_Type    *)     SCS_BASE_NS      ) /*!< System control Register not in SCB(non-secure address space) */
+  #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) /*!< SCB configuration struct          (non-secure address space) */
+  #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) /*!< SysTick configuration struct      (non-secure address space) */
+  #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) /*!< NVIC configuration struct         (non-secure address space) */
+  #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) /*!< \deprecated Core Debug configuration struct   (non-secure address space) */
+  #define DCB_NS              ((DCB_Type       *)     DCB_BASE_NS      ) /*!< DCB configuration struct          (non-secure address space) */
+  #define DIB_NS              ((DIB_Type       *)     DIB_BASE_NS      ) /*!< DIB configuration struct          (non-secure address space) */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  /*!< Memory Protection Unit            (non-secure address space) */
+    #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) /*!< Memory Protection Unit            (non-secure address space) */
+  #endif
+
+  #define FPU_BASE_NS         (SCS_BASE_NS +  0x0F30UL)                  /*!< Floating Point Unit               (non-secure address space) */
+  #define FPU_NS              ((FPU_Type       *)     FPU_BASE_NS      ) /*!< Floating Point Unit               (non-secure address space) */
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+/*@} */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_register_aliases     Backwards Compatibility Aliases
+  \brief      Register alias definitions for backwards compatibility.
+  @{
+ */
+#define ID_ADR  (ID_AFR)    /*!< SCB Auxiliary Feature Register */
+/*@} */
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Debug Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+  #define NVIC_GetActive              __NVIC_GetActive
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* Special LR values for Secure/Non-Secure call handling and exception handling                                               */
+
+/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS                   */
+#define FNC_RETURN                 (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch                             */
+
+/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */
+#define EXC_RETURN_PREFIX          (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN value                     */
+#define EXC_RETURN_S               (0x00000040UL)     /* bit [6] stack used to push registers: 0=Non-secure 1=Secure          */
+#define EXC_RETURN_DCRS            (0x00000020UL)     /* bit [5] stacking rules for called registers: 0=skipped 1=saved       */
+#define EXC_RETURN_FTYPE           (0x00000010UL)     /* bit [4] allocate stack for floating-point context: 0=done 1=skipped  */
+#define EXC_RETURN_MODE            (0x00000008UL)     /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */
+#define EXC_RETURN_SPSEL           (0x00000004UL)     /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */
+#define EXC_RETURN_ES              (0x00000001UL)     /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */
+
+/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking                            */
+#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)  /* Value for processors with floating-point extension:                  */
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */
+#else
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     /* Value for processors without floating-point extension                */
+#endif
+
+
+/**
+  \brief   Set Priority Grouping
+  \details Sets the priority grouping field using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
+  SCB->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping
+  \details Reads the priority grouping field from the NVIC Interrupt Controller.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
+{
+  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt
+  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get Interrupt Target State
+  \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+  \return             1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Target State
+  \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Clear Interrupt Target State
+  \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+  __DSB();
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
+                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
+                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Set Priority Grouping (non-secure)
+  \details Sets the non-secure priority grouping field when in secure state using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB_NS->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk));             /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)                      );              /* Insert write key and priority group */
+  SCB_NS->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping (non-secure)
+  \details Reads the priority grouping field from the non-secure NVIC when in secure state.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void)
+{
+  return ((uint32_t)((SCB_NS->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt (non-secure)
+  \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status (non-secure)
+  \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt (non-secure)
+  \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt (non-secure)
+  \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt (non-secure)
+  \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt (non-secure)
+  \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt (non-secure)
+  \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority (non-secure)
+  \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every non-secure processor exception.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority (non-secure)
+  \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC_NS->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+#endif /*  defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+/* ##########################  MPU functions  #################################### */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+
+#include "mpu_armv8.h"
+
+#endif
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+  uint32_t mvfr0;
+
+  mvfr0 = FPU->MVFR0;
+  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U)
+  {
+    return 2U;           /* Double + Single precision FPU */
+  }
+  else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
+  {
+    return 1U;           /* Single precision FPU */
+  }
+  else
+  {
+    return 0U;           /* No FPU */
+  }
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+/* ##########################  Cache functions  #################################### */
+
+#if ((defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)) || \
+     (defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)))
+#include "cachel1_armv7.h"
+#endif
+
+
+/* ##########################   SAU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SAUFunctions SAU Functions
+  \brief    Functions that configure the SAU.
+  @{
+ */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+
+/**
+  \brief   Enable SAU
+  \details Enables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Enable(void)
+{
+    SAU->CTRL |=  (SAU_CTRL_ENABLE_Msk);
+}
+
+
+
+/**
+  \brief   Disable SAU
+  \details Disables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Disable(void)
+{
+    SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);
+}
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_SAUFunctions */
+
+
+
+
+/* ##################################    Debug Control function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_DCBFunctions Debug Control Functions
+  \brief    Functions that access the Debug Control Block.
+  @{
+ */
+
+
+/**
+  \brief   Set Debug Authentication Control Register
+  \details writes to Debug Authentication Control register.
+  \param [in]  value  value to be writen.
+ */
+__STATIC_INLINE void DCB_SetAuthCtrl(uint32_t value)
+{
+    __DSB();
+    __ISB();
+    DCB->DAUTHCTRL = value;
+    __DSB();
+    __ISB();
+}
+
+
+/**
+  \brief   Get Debug Authentication Control Register
+  \details Reads Debug Authentication Control register.
+  \return             Debug Authentication Control Register.
+ */
+__STATIC_INLINE uint32_t DCB_GetAuthCtrl(void)
+{
+    return (DCB->DAUTHCTRL);
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Set Debug Authentication Control Register (non-secure)
+  \details writes to non-secure Debug Authentication Control register when in secure state.
+  \param [in]  value  value to be writen
+ */
+__STATIC_INLINE void TZ_DCB_SetAuthCtrl_NS(uint32_t value)
+{
+    __DSB();
+    __ISB();
+    DCB_NS->DAUTHCTRL = value;
+    __DSB();
+    __ISB();
+}
+
+
+/**
+  \brief   Get Debug Authentication Control Register (non-secure)
+  \details Reads non-secure Debug Authentication Control register when in secure state.
+  \return             Debug Authentication Control Register.
+ */
+__STATIC_INLINE uint32_t TZ_DCB_GetAuthCtrl_NS(void)
+{
+    return (DCB_NS->DAUTHCTRL);
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_DCBFunctions */
+
+
+
+
+/* ##################################    Debug Identification function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_DIBFunctions Debug Identification Functions
+  \brief    Functions that access the Debug Identification Block.
+  @{
+ */
+
+
+/**
+  \brief   Get Debug Authentication Status Register
+  \details Reads Debug Authentication Status register.
+  \return             Debug Authentication Status Register.
+ */
+__STATIC_INLINE uint32_t DIB_GetAuthStatus(void)
+{
+    return (DIB->DAUTHSTATUS);
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get Debug Authentication Status Register (non-secure)
+  \details Reads non-secure Debug Authentication Status register when in secure state.
+  \return             Debug Authentication Status Register.
+ */
+__STATIC_INLINE uint32_t TZ_DIB_GetAuthStatus_NS(void)
+{
+    return (DIB_NS->DAUTHSTATUS);
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_DCBFunctions */
+
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   System Tick Configuration (non-secure)
+  \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>TZ_SysTick_Config_NS</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+
+ */
+__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                         /* Reload value impossible */
+  }
+
+  SysTick_NS->LOAD  = (uint32_t)(ticks - 1UL);                            /* set reload register */
+  TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick_NS->VAL   = 0UL;                                                /* Load the SysTick Counter Value */
+  SysTick_NS->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                      SysTick_CTRL_TICKINT_Msk   |
+                      SysTick_CTRL_ENABLE_Msk;                            /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                           /* Function successful */
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+/* ##################################### Debug In/Output function ########################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_core_DebugFunctions ITM Functions
+  \brief    Functions that access the ITM debug interface.
+  @{
+ */
+
+extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receive characters. */
+#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
+
+
+/**
+  \brief   ITM Send Character
+  \details Transmits a character via the ITM channel 0, and
+           \li Just returns when no debugger is connected that has booked the output.
+           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
+  \param [in]     ch  Character to transmit.
+  \returns            Character to transmit.
+ */
+__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
+{
+  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
+      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
+  {
+    while (ITM->PORT[0U].u32 == 0UL)
+    {
+      __NOP();
+    }
+    ITM->PORT[0U].u8 = (uint8_t)ch;
+  }
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Receive Character
+  \details Inputs a character via the external variable \ref ITM_RxBuffer.
+  \return             Received character.
+  \return         -1  No character pending.
+ */
+__STATIC_INLINE int32_t ITM_ReceiveChar (void)
+{
+  int32_t ch = -1;                           /* no character available */
+
+  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
+  {
+    ch = ITM_RxBuffer;
+    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
+  }
+
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Check Character
+  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
+  \return          0  No character available.
+  \return          1  Character available.
+ */
+__STATIC_INLINE int32_t ITM_CheckChar (void)
+{
+
+  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
+  {
+    return (0);                              /* no character available */
+  }
+  else
+  {
+    return (1);                              /*    character available */
+  }
+}
+
+/*@} end of CMSIS_core_DebugFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_ARMV8MML_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm0.h b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm0.h
new file mode 100644
index 0000000..6441ff3
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm0.h
@@ -0,0 +1,952 @@
+/**************************************************************************//**
+ * @file     core_cm0.h
+ * @brief    CMSIS Cortex-M0 Core Peripheral Access Layer Header File
+ * @version  V5.0.8
+ * @date     21. August 2019
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_CM0_H_GENERIC
+#define __CORE_CM0_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_M0
+  @{
+ */
+
+#include "cmsis_version.h"
+ 
+/*  CMSIS CM0 definitions */
+#define __CM0_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __CM0_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __CM0_CMSIS_VERSION       ((__CM0_CMSIS_VERSION_MAIN << 16U) | \
+                                    __CM0_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                (0U)                                   /*!< Cortex-M Core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    This core does not support an FPU at all
+*/
+#define __FPU_USED       0U
+
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_FP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM0_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_CM0_H_DEPENDANT
+#define __CORE_CM0_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __CM0_REV
+    #define __CM0_REV               0x0000U
+    #warning "__CM0_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          2U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group Cortex_M0 */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:1;               /*!< bit:      0  Reserved */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
+    uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[31U];
+  __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RESERVED1[31U];
+  __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[31U];
+  __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[31U];
+        uint32_t RESERVED4[64U];
+  __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
+}  NVIC_Type;
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+        uint32_t RESERVED0;
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+        uint32_t RESERVED1;
+  __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registers. [0] is RESERVED */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB ICSR: NMIPENDSET Position */
+#define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB ICSR: NMIPENDSET Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB CCR: STKALIGN Position */
+#define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB CCR: STKALIGN Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Cortex-M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor.
+            Therefore they are not covered by the Cortex-M0 header file.
+  @{
+ */
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
+#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
+#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
+#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Base Address */
+
+#define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct */
+#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct */
+#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
+
+
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+/*#define NVIC_GetActive              __NVIC_GetActive             not available for Cortex-M0 */
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* The following EXC_RETURN values are saved the LR on exception entry */
+#define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */
+#define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */
+#define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */
+
+
+/* Interrupt Priorities are WORD accessible only under Armv6-M                  */
+/* The following MACROS handle generation of the register offset and byte masks */
+#define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
+#define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
+#define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
+
+#define __NVIC_SetPriorityGrouping(X) (void)(X)
+#define __NVIC_GetPriorityGrouping()  (0U)
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+  else
+  {
+    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           Address 0 must be mapped to SRAM.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t *vectors = (uint32_t *)(NVIC_USER_IRQ_OFFSET << 2);      /* point to 1st user interrupt */
+  *(vectors + (int32_t)IRQn) = vector;                              /* use pointer arithmetic to access vector */
+  /* ARM Application Note 321 states that the M0 does not require the architectural barrier */
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t *vectors = (uint32_t *)(NVIC_USER_IRQ_OFFSET << 2);      /* point to 1st user interrupt */
+  return *(vectors + (int32_t)IRQn);                                /* use pointer arithmetic to access vector */
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                 SCB_AIRCR_SYSRESETREQ_Msk);
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+    return 0U;           /* No FPU */
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM0_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm0plus.h b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm0plus.h
new file mode 100644
index 0000000..4e7179a
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm0plus.h
@@ -0,0 +1,1087 @@
+/**************************************************************************//**
+ * @file     core_cm0plus.h
+ * @brief    CMSIS Cortex-M0+ Core Peripheral Access Layer Header File
+ * @version  V5.0.9
+ * @date     21. August 2019
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_CM0PLUS_H_GENERIC
+#define __CORE_CM0PLUS_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex-M0+
+  @{
+ */
+
+#include "cmsis_version.h"
+ 
+/*  CMSIS CM0+ definitions */
+#define __CM0PLUS_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __CM0PLUS_CMSIS_VERSION_SUB  (__CM_CMSIS_VERSION_SUB)                   /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __CM0PLUS_CMSIS_VERSION      ((__CM0PLUS_CMSIS_VERSION_MAIN << 16U) | \
+                                       __CM0PLUS_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                   (0U)                                       /*!< Cortex-M Core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    This core does not support an FPU at all
+*/
+#define __FPU_USED       0U
+
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_FP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM0PLUS_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_CM0PLUS_H_DEPENDANT
+#define __CORE_CM0PLUS_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __CM0PLUS_REV
+    #define __CM0PLUS_REV             0x0000U
+    #warning "__CM0PLUS_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __VTOR_PRESENT
+    #define __VTOR_PRESENT            0U
+    #warning "__VTOR_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          2U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group Cortex-M0+ */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core MPU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
+    uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[31U];
+  __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RESERVED1[31U];
+  __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[31U];
+  __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[31U];
+        uint32_t RESERVED4[64U];
+  __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
+}  NVIC_Type;
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+#else
+        uint32_t RESERVED0;
+#endif
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+        uint32_t RESERVED1;
+  __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registers. [0] is RESERVED */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB ICSR: NMIPENDSET Position */
+#define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB ICSR: NMIPENDSET Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_VTOR_TBLOFF_Pos                 8U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0xFFFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB VTOR: TBLOFF Mask */
+#endif
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB CCR: STKALIGN Position */
+#define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB CCR: STKALIGN Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Register */
+} MPU_Type;
+
+#define MPU_TYPE_RALIASES                  1U
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_ADDR_Pos                   8U                                            /*!< MPU RBAR: ADDR Position */
+#define MPU_RBAR_ADDR_Msk                  (0xFFFFFFUL << MPU_RBAR_ADDR_Pos)              /*!< MPU RBAR: ADDR Mask */
+
+#define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU RBAR: VALID Position */
+#define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU RBAR: VALID Mask */
+
+#define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU RBAR: REGION Position */
+#define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU RBAR: REGION Mask */
+
+/* MPU Region Attribute and Size Register Definitions */
+#define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU RASR: MPU Region Attribute field Position */
+#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU RASR: MPU Region Attribute field Mask */
+
+#define MPU_RASR_XN_Pos                    28U                                            /*!< MPU RASR: ATTRS.XN Position */
+#define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU RASR: ATTRS.XN Mask */
+
+#define MPU_RASR_AP_Pos                    24U                                            /*!< MPU RASR: ATTRS.AP Position */
+#define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU RASR: ATTRS.AP Mask */
+
+#define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU RASR: ATTRS.TEX Position */
+#define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU RASR: ATTRS.TEX Mask */
+
+#define MPU_RASR_S_Pos                     18U                                            /*!< MPU RASR: ATTRS.S Position */
+#define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU RASR: ATTRS.S Mask */
+
+#define MPU_RASR_C_Pos                     17U                                            /*!< MPU RASR: ATTRS.C Position */
+#define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU RASR: ATTRS.C Mask */
+
+#define MPU_RASR_B_Pos                     16U                                            /*!< MPU RASR: ATTRS.B Position */
+#define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU RASR: ATTRS.B Mask */
+
+#define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU RASR: Sub-Region Disable Position */
+#define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU RASR: Sub-Region Disable Mask */
+
+#define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU RASR: Region Size Field Position */
+#define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU RASR: Region Size Field Mask */
+
+#define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU RASR: Region enable bit Position */
+#define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU RASR: Region enable bit Disable Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Cortex-M0+ Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor.
+            Therefore they are not covered by the Cortex-M0+ header file.
+  @{
+ */
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
+#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
+#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
+#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Base Address */
+
+#define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct */
+#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct */
+#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit */
+  #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit */
+#endif
+
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+/*#define NVIC_GetActive              __NVIC_GetActive             not available for Cortex-M0+ */
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* The following EXC_RETURN values are saved the LR on exception entry */
+#define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */
+#define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */
+#define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */
+
+
+/* Interrupt Priorities are WORD accessible only under Armv6-M                  */
+/* The following MACROS handle generation of the register offset and byte masks */
+#define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
+#define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
+#define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
+
+#define __NVIC_SetPriorityGrouping(X) (void)(X)
+#define __NVIC_GetPriorityGrouping()  (0U)
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+  else
+  {
+    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+           If VTOR is not present address 0 must be mapped to SRAM.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+#else
+  uint32_t *vectors = (uint32_t *)(NVIC_USER_IRQ_OFFSET << 2);      /* point to 1st user interrupt */
+  *(vectors + (int32_t)IRQn) = vector;                              /* use pointer arithmetic to access vector */
+#endif
+  /* ARM Application Note 321 states that the M0+ does not require the architectural barrier */
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+#else
+  uint32_t *vectors = (uint32_t *)(NVIC_USER_IRQ_OFFSET << 2);      /* point to 1st user interrupt */
+  return *(vectors + (int32_t)IRQn);                                /* use pointer arithmetic to access vector */
+#endif
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                 SCB_AIRCR_SYSRESETREQ_Msk);
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+/* ##########################  MPU functions  #################################### */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+
+#include "mpu_armv7.h"
+
+#endif
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+    return 0U;           /* No FPU */
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM0PLUS_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm1.h b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm1.h
new file mode 100644
index 0000000..76b4569
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm1.h
@@ -0,0 +1,979 @@
+/**************************************************************************//**
+ * @file     core_cm1.h
+ * @brief    CMSIS Cortex-M1 Core Peripheral Access Layer Header File
+ * @version  V1.0.1
+ * @date     12. November 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_CM1_H_GENERIC
+#define __CORE_CM1_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_M1
+  @{
+ */
+
+#include "cmsis_version.h"
+ 
+/*  CMSIS CM1 definitions */
+#define __CM1_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __CM1_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __CM1_CMSIS_VERSION       ((__CM1_CMSIS_VERSION_MAIN << 16U) | \
+                                    __CM1_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                (1U)                                   /*!< Cortex-M Core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    This core does not support an FPU at all
+*/
+#define __FPU_USED       0U
+
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_FP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM1_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_CM1_H_DEPENDANT
+#define __CORE_CM1_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __CM1_REV
+    #define __CM1_REV               0x0100U
+    #warning "__CM1_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          2U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group Cortex_M1 */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:1;               /*!< bit:      0  Reserved */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
+    uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[31U];
+  __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RSERVED1[31U];
+  __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[31U];
+  __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[31U];
+        uint32_t RESERVED4[64U];
+  __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
+}  NVIC_Type;
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+        uint32_t RESERVED0;
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+        uint32_t RESERVED1;
+  __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registers. [0] is RESERVED */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB ICSR: NMIPENDSET Position */
+#define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB ICSR: NMIPENDSET Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB CCR: STKALIGN Position */
+#define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB CCR: STKALIGN Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
+  \brief    Type definitions for the System Control and ID Register not in the SCB
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control and ID Register not in the SCB.
+ */
+typedef struct
+{
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
+} SCnSCB_Type;
+
+/* Auxiliary Control Register Definitions */
+#define SCnSCB_ACTLR_ITCMUAEN_Pos            4U                                        /*!< ACTLR: Instruction TCM Upper Alias Enable Position */
+#define SCnSCB_ACTLR_ITCMUAEN_Msk           (1UL << SCnSCB_ACTLR_ITCMUAEN_Pos)         /*!< ACTLR: Instruction TCM Upper Alias Enable Mask */
+
+#define SCnSCB_ACTLR_ITCMLAEN_Pos            3U                                        /*!< ACTLR: Instruction TCM Lower Alias Enable Position */
+#define SCnSCB_ACTLR_ITCMLAEN_Msk           (1UL << SCnSCB_ACTLR_ITCMLAEN_Pos)         /*!< ACTLR: Instruction TCM Lower Alias Enable Mask */
+
+/*@} end of group CMSIS_SCnotSCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Cortex-M1 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor.
+            Therefore they are not covered by the Cortex-M1 header file.
+  @{
+ */
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
+#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
+#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
+#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Base Address */
+
+#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register not in SCB */
+#define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct */
+#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct */
+#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
+
+
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+/*#define NVIC_GetActive              __NVIC_GetActive             not available for Cortex-M1 */
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* The following EXC_RETURN values are saved the LR on exception entry */
+#define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */
+#define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */
+#define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */
+
+
+/* Interrupt Priorities are WORD accessible only under Armv6-M                  */
+/* The following MACROS handle generation of the register offset and byte masks */
+#define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
+#define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
+#define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
+
+#define __NVIC_SetPriorityGrouping(X) (void)(X)
+#define __NVIC_GetPriorityGrouping()  (0U)
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+  else
+  {
+    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           Address 0 must be mapped to SRAM.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t *vectors = (uint32_t *)0x0U;
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+  /* ARM Application Note 321 states that the M1 does not require the architectural barrier */
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t *vectors = (uint32_t *)0x0U;
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                 SCB_AIRCR_SYSRESETREQ_Msk);
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+    return 0U;           /* No FPU */
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM1_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm23.h b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm23.h
new file mode 100644
index 0000000..55fff99
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm23.h
@@ -0,0 +1,2297 @@
+/**************************************************************************//**
+ * @file     core_cm23.h
+ * @brief    CMSIS Cortex-M23 Core Peripheral Access Layer Header File
+ * @version  V5.1.0
+ * @date     11. February 2020
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2020 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include                        /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header                   /* treat file as system include file */
+#elif defined ( __GNUC__ )
+  #pragma GCC diagnostic ignored "-Wpedantic"   /* disable pedantic warning due to unnamed structs/unions */
+#endif
+
+#ifndef __CORE_CM23_H_GENERIC
+#define __CORE_CM23_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_M23
+  @{
+ */
+
+#include "cmsis_version.h"
+
+/*  CMSIS definitions */
+#define __CM23_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                   /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __CM23_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                    /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __CM23_CMSIS_VERSION       ((__CM23_CMSIS_VERSION_MAIN << 16U) | \
+                                     __CM23_CMSIS_VERSION_SUB           )      /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                 (23U)                                       /*!< Cortex-M Core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    This core does not support an FPU at all
+*/
+#define __FPU_USED       0U
+
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_FP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM23_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_CM23_H_DEPENDANT
+#define __CORE_CM23_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __CM23_REV
+    #define __CM23_REV                0x0000U
+    #warning "__CM23_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __FPU_PRESENT
+    #define __FPU_PRESENT             0U
+    #warning "__FPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __SAUREGION_PRESENT
+    #define __SAUREGION_PRESENT       0U
+    #warning "__SAUREGION_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __VTOR_PRESENT
+    #define __VTOR_PRESENT            0U
+    #warning "__VTOR_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          2U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+
+  #ifndef __ETM_PRESENT
+    #define __ETM_PRESENT             0U
+    #warning "__ETM_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MTB_PRESENT
+    #define __MTB_PRESENT             0U
+    #warning "__MTB_PRESENT not defined in device header file; using default!"
+  #endif
+
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group Cortex_M23 */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core Debug Register
+  - Core MPU Register
+  - Core SAU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack-pointer select */
+    uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[16U];              /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[16U];
+  __IOM uint32_t ICER[16U];              /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RSERVED1[16U];
+  __IOM uint32_t ISPR[16U];              /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[16U];
+  __IOM uint32_t ICPR[16U];              /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[16U];
+  __IOM uint32_t IABR[16U];              /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
+        uint32_t RESERVED4[16U];
+  __IOM uint32_t ITNS[16U];              /*!< Offset: 0x280 (R/W)  Interrupt Non-Secure State Register */
+        uint32_t RESERVED5[16U];
+  __IOM uint32_t IPR[124U];              /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
+}  NVIC_Type;
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+#else
+        uint32_t RESERVED0;
+#endif
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+        uint32_t RESERVED1;
+  __IOM uint32_t SHPR[2U];               /*!< Offset: 0x01C (R/W)  System Handlers Priority Registers. [0] is RESERVED */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_PENDNMISET_Pos            31U                                            /*!< SCB ICSR: PENDNMISET Position */
+#define SCB_ICSR_PENDNMISET_Msk            (1UL << SCB_ICSR_PENDNMISET_Pos)               /*!< SCB ICSR: PENDNMISET Mask */
+
+#define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */
+#define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */
+
+#define SCB_ICSR_PENDNMICLR_Pos            30U                                            /*!< SCB ICSR: PENDNMICLR Position */
+#define SCB_ICSR_PENDNMICLR_Msk            (1UL << SCB_ICSR_PENDNMICLR_Pos)               /*!< SCB ICSR: PENDNMICLR Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_STTNS_Pos                 24U                                            /*!< SCB ICSR: STTNS Position (Security Extension) */
+#define SCB_ICSR_STTNS_Msk                 (1UL << SCB_ICSR_STTNS_Pos)                    /*!< SCB ICSR: STTNS Mask (Security Extension) */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
+#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+/* SCB Vector Table Offset Register Definitions */
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
+#endif
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_PRIS_Pos                 14U                                            /*!< SCB AIRCR: PRIS Position */
+#define SCB_AIRCR_PRIS_Msk                 (1UL << SCB_AIRCR_PRIS_Pos)                    /*!< SCB AIRCR: PRIS Mask */
+
+#define SCB_AIRCR_BFHFNMINS_Pos            13U                                            /*!< SCB AIRCR: BFHFNMINS Position */
+#define SCB_AIRCR_BFHFNMINS_Msk            (1UL << SCB_AIRCR_BFHFNMINS_Pos)               /*!< SCB AIRCR: BFHFNMINS Mask */
+
+#define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            /*!< SCB AIRCR: SYSRESETREQS Position */
+#define SCB_AIRCR_SYSRESETREQS_Msk         (1UL << SCB_AIRCR_SYSRESETREQS_Pos)            /*!< SCB AIRCR: SYSRESETREQS Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEPS_Pos              3U                                            /*!< SCB SCR: SLEEPDEEPS Position */
+#define SCB_SCR_SLEEPDEEPS_Msk             (1UL << SCB_SCR_SLEEPDEEPS_Pos)                /*!< SCB SCR: SLEEPDEEPS Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_BP_Pos                     18U                                            /*!< SCB CCR: BP Position */
+#define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB CCR: BP Mask */
+
+#define SCB_CCR_IC_Pos                     17U                                            /*!< SCB CCR: IC Position */
+#define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB CCR: IC Mask */
+
+#define SCB_CCR_DC_Pos                     16U                                            /*!< SCB CCR: DC Position */
+#define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB CCR: DC Mask */
+
+#define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            /*!< SCB CCR: STKOFHFNMIGN Position */
+#define SCB_CCR_STKOFHFNMIGN_Msk           (1UL << SCB_CCR_STKOFHFNMIGN_Pos)              /*!< SCB CCR: STKOFHFNMIGN Mask */
+
+#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
+#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
+
+#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
+#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
+#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            /*!< SCB SHCSR: HARDFAULTPENDED Position */
+#define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos)         /*!< SCB SHCSR: HARDFAULTPENDED Mask */
+
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
+#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
+
+#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
+#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
+
+#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
+#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
+
+#define SCB_SHCSR_NMIACT_Pos                5U                                            /*!< SCB SHCSR: NMIACT Position */
+#define SCB_SHCSR_NMIACT_Msk               (1UL << SCB_SHCSR_NMIACT_Pos)                  /*!< SCB SHCSR: NMIACT Mask */
+
+#define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            /*!< SCB SHCSR: HARDFAULTACT Position */
+#define SCB_SHCSR_HARDFAULTACT_Msk         (1UL << SCB_SHCSR_HARDFAULTACT_Pos)            /*!< SCB SHCSR: HARDFAULTACT Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
+  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
+        uint32_t RESERVED0[6U];
+  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
+  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
+        uint32_t RESERVED1[1U];
+  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
+        uint32_t RESERVED3[1U];
+  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
+        uint32_t RESERVED4[1U];
+  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
+        uint32_t RESERVED5[1U];
+  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
+        uint32_t RESERVED6[1U];
+  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
+        uint32_t RESERVED7[1U];
+  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
+        uint32_t RESERVED8[1U];
+  __IOM uint32_t COMP4;                  /*!< Offset: 0x060 (R/W)  Comparator Register 4 */
+        uint32_t RESERVED9[1U];
+  __IOM uint32_t FUNCTION4;              /*!< Offset: 0x068 (R/W)  Function Register 4 */
+        uint32_t RESERVED10[1U];
+  __IOM uint32_t COMP5;                  /*!< Offset: 0x070 (R/W)  Comparator Register 5 */
+        uint32_t RESERVED11[1U];
+  __IOM uint32_t FUNCTION5;              /*!< Offset: 0x078 (R/W)  Function Register 5 */
+        uint32_t RESERVED12[1U];
+  __IOM uint32_t COMP6;                  /*!< Offset: 0x080 (R/W)  Comparator Register 6 */
+        uint32_t RESERVED13[1U];
+  __IOM uint32_t FUNCTION6;              /*!< Offset: 0x088 (R/W)  Function Register 6 */
+        uint32_t RESERVED14[1U];
+  __IOM uint32_t COMP7;                  /*!< Offset: 0x090 (R/W)  Comparator Register 7 */
+        uint32_t RESERVED15[1U];
+  __IOM uint32_t FUNCTION7;              /*!< Offset: 0x098 (R/W)  Function Register 7 */
+        uint32_t RESERVED16[1U];
+  __IOM uint32_t COMP8;                  /*!< Offset: 0x0A0 (R/W)  Comparator Register 8 */
+        uint32_t RESERVED17[1U];
+  __IOM uint32_t FUNCTION8;              /*!< Offset: 0x0A8 (R/W)  Function Register 8 */
+        uint32_t RESERVED18[1U];
+  __IOM uint32_t COMP9;                  /*!< Offset: 0x0B0 (R/W)  Comparator Register 9 */
+        uint32_t RESERVED19[1U];
+  __IOM uint32_t FUNCTION9;              /*!< Offset: 0x0B8 (R/W)  Function Register 9 */
+        uint32_t RESERVED20[1U];
+  __IOM uint32_t COMP10;                 /*!< Offset: 0x0C0 (R/W)  Comparator Register 10 */
+        uint32_t RESERVED21[1U];
+  __IOM uint32_t FUNCTION10;             /*!< Offset: 0x0C8 (R/W)  Function Register 10 */
+        uint32_t RESERVED22[1U];
+  __IOM uint32_t COMP11;                 /*!< Offset: 0x0D0 (R/W)  Comparator Register 11 */
+        uint32_t RESERVED23[1U];
+  __IOM uint32_t FUNCTION11;             /*!< Offset: 0x0D8 (R/W)  Function Register 11 */
+        uint32_t RESERVED24[1U];
+  __IOM uint32_t COMP12;                 /*!< Offset: 0x0E0 (R/W)  Comparator Register 12 */
+        uint32_t RESERVED25[1U];
+  __IOM uint32_t FUNCTION12;             /*!< Offset: 0x0E8 (R/W)  Function Register 12 */
+        uint32_t RESERVED26[1U];
+  __IOM uint32_t COMP13;                 /*!< Offset: 0x0F0 (R/W)  Comparator Register 13 */
+        uint32_t RESERVED27[1U];
+  __IOM uint32_t FUNCTION13;             /*!< Offset: 0x0F8 (R/W)  Function Register 13 */
+        uint32_t RESERVED28[1U];
+  __IOM uint32_t COMP14;                 /*!< Offset: 0x100 (R/W)  Comparator Register 14 */
+        uint32_t RESERVED29[1U];
+  __IOM uint32_t FUNCTION14;             /*!< Offset: 0x108 (R/W)  Function Register 14 */
+        uint32_t RESERVED30[1U];
+  __IOM uint32_t COMP15;                 /*!< Offset: 0x110 (R/W)  Comparator Register 15 */
+        uint32_t RESERVED31[1U];
+  __IOM uint32_t FUNCTION15;             /*!< Offset: 0x118 (R/W)  Function Register 15 */
+} DWT_Type;
+
+/* DWT Control Register Definitions */
+#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
+#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
+
+#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
+#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
+
+#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
+#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
+
+#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
+#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
+
+#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
+#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
+
+/* DWT Comparator Function Register Definitions */
+#define DWT_FUNCTION_ID_Pos                27U                                         /*!< DWT FUNCTION: ID Position */
+#define DWT_FUNCTION_ID_Msk                (0x1FUL << DWT_FUNCTION_ID_Pos)             /*!< DWT FUNCTION: ID Mask */
+
+#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
+#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
+
+#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
+#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
+
+#define DWT_FUNCTION_ACTION_Pos             4U                                         /*!< DWT FUNCTION: ACTION Position */
+#define DWT_FUNCTION_ACTION_Msk            (0x3UL << DWT_FUNCTION_ACTION_Pos)          /*!< DWT FUNCTION: ACTION Mask */
+
+#define DWT_FUNCTION_MATCH_Pos              0U                                         /*!< DWT FUNCTION: MATCH Position */
+#define DWT_FUNCTION_MATCH_Msk             (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/)       /*!< DWT FUNCTION: MATCH Mask */
+
+/*@}*/ /* end of group CMSIS_DWT */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
+  \brief    Type definitions for the Trace Port Interface (TPI)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Trace Port Interface Register (TPI).
+ */
+typedef struct
+{
+  __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
+  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Register */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
+        uint32_t RESERVED1[55U];
+  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
+        uint32_t RESERVED2[131U];
+  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
+  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
+  __IOM uint32_t PSCR;                   /*!< Offset: 0x308 (R/W)  Periodic Synchronization Control Register */
+        uint32_t RESERVED3[759U];
+  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
+  __IM  uint32_t ITFTTD0;                /*!< Offset: 0xEEC (R/ )  Integration Test FIFO Test Data 0 Register */
+  __IOM uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/W)  Integration Test ATB Control Register 2 */
+        uint32_t RESERVED4[1U];
+  __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  Integration Test ATB Control Register 0 */
+  __IM  uint32_t ITFTTD1;                /*!< Offset: 0xEFC (R/ )  Integration Test FIFO Test Data 1 Register */
+  __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
+        uint32_t RESERVED5[39U];
+  __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
+  __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
+        uint32_t RESERVED7[8U];
+  __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  Device Configuration Register */
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  Device Type Identifier Register */
+} TPI_Type;
+
+/* TPI Asynchronous Clock Prescaler Register Definitions */
+#define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACPR: PRESCALER Position */
+#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACPR: PRESCALER Mask */
+
+/* TPI Selected Pin Protocol Register Definitions */
+#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
+#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
+
+/* TPI Formatter and Flush Status Register Definitions */
+#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
+#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
+
+#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
+#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
+
+#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
+#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
+
+#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
+#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
+
+/* TPI Formatter and Flush Control Register Definitions */
+#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
+#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
+
+#define TPI_FFCR_FOnMan_Pos                 6U                                         /*!< TPI FFCR: FOnMan Position */
+#define TPI_FFCR_FOnMan_Msk                (0x1UL << TPI_FFCR_FOnMan_Pos)              /*!< TPI FFCR: FOnMan Mask */
+
+#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
+#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
+
+/* TPI TRIGGER Register Definitions */
+#define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRIGGER: TRIGGER Position */
+#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRIGGER: TRIGGER Mask */
+
+/* TPI Integration Test FIFO Test Data 0 Register Definitions */
+#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos    29U                                         /*!< TPI ITFTTD0: ATB Interface 2 ATVALIDPosition */
+#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk    (0x3UL << TPI_ITFTTD0_ATB_IF2_ATVALID_Pos)  /*!< TPI ITFTTD0: ATB Interface 2 ATVALID Mask */
+
+#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos  27U                                         /*!< TPI ITFTTD0: ATB Interface 2 byte count Position */
+#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk  (0x3UL << TPI_ITFTTD0_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 2 byte count Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos    26U                                         /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Position */
+#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk    (0x3UL << TPI_ITFTTD0_ATB_IF1_ATVALID_Pos)  /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos  24U                                         /*!< TPI ITFTTD0: ATB Interface 1 byte count Position */
+#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk  (0x3UL << TPI_ITFTTD0_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 1 byte countt Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_data2_Pos      16U                                         /*!< TPI ITFTTD0: ATB Interface 1 data2 Position */
+#define TPI_ITFTTD0_ATB_IF1_data2_Msk      (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos)   /*!< TPI ITFTTD0: ATB Interface 1 data2 Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_data1_Pos       8U                                         /*!< TPI ITFTTD0: ATB Interface 1 data1 Position */
+#define TPI_ITFTTD0_ATB_IF1_data1_Msk      (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos)   /*!< TPI ITFTTD0: ATB Interface 1 data1 Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_data0_Pos       0U                                          /*!< TPI ITFTTD0: ATB Interface 1 data0 Position */
+#define TPI_ITFTTD0_ATB_IF1_data0_Msk      (0xFFUL /*<< TPI_ITFTTD0_ATB_IF1_data0_Pos*/) /*!< TPI ITFTTD0: ATB Interface 1 data0 Mask */
+
+/* TPI Integration Test ATB Control Register 2 Register Definitions */
+#define TPI_ITATBCTR2_AFVALID2S_Pos         1U                                         /*!< TPI ITATBCTR2: AFVALID2S Position */
+#define TPI_ITATBCTR2_AFVALID2S_Msk        (0x1UL << TPI_ITATBCTR2_AFVALID2S_Pos)      /*!< TPI ITATBCTR2: AFVALID2SS Mask */
+
+#define TPI_ITATBCTR2_AFVALID1S_Pos         1U                                         /*!< TPI ITATBCTR2: AFVALID1S Position */
+#define TPI_ITATBCTR2_AFVALID1S_Msk        (0x1UL << TPI_ITATBCTR2_AFVALID1S_Pos)      /*!< TPI ITATBCTR2: AFVALID1SS Mask */
+
+#define TPI_ITATBCTR2_ATREADY2S_Pos         0U                                         /*!< TPI ITATBCTR2: ATREADY2S Position */
+#define TPI_ITATBCTR2_ATREADY2S_Msk        (0x1UL /*<< TPI_ITATBCTR2_ATREADY2S_Pos*/)  /*!< TPI ITATBCTR2: ATREADY2S Mask */
+
+#define TPI_ITATBCTR2_ATREADY1S_Pos         0U                                         /*!< TPI ITATBCTR2: ATREADY1S Position */
+#define TPI_ITATBCTR2_ATREADY1S_Msk        (0x1UL /*<< TPI_ITATBCTR2_ATREADY1S_Pos*/)  /*!< TPI ITATBCTR2: ATREADY1S Mask */
+
+/* TPI Integration Test FIFO Test Data 1 Register Definitions */
+#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos    29U                                         /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Position */
+#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk    (0x3UL << TPI_ITFTTD1_ATB_IF2_ATVALID_Pos)  /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos  27U                                         /*!< TPI ITFTTD1: ATB Interface 2 byte count Position */
+#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk  (0x3UL << TPI_ITFTTD1_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 2 byte count Mask */
+
+#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos    26U                                         /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Position */
+#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk    (0x3UL << TPI_ITFTTD1_ATB_IF1_ATVALID_Pos)  /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Mask */
+
+#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos  24U                                         /*!< TPI ITFTTD1: ATB Interface 1 byte count Position */
+#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk  (0x3UL << TPI_ITFTTD1_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 1 byte countt Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_data2_Pos      16U                                         /*!< TPI ITFTTD1: ATB Interface 2 data2 Position */
+#define TPI_ITFTTD1_ATB_IF2_data2_Msk      (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos)   /*!< TPI ITFTTD1: ATB Interface 2 data2 Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_data1_Pos       8U                                         /*!< TPI ITFTTD1: ATB Interface 2 data1 Position */
+#define TPI_ITFTTD1_ATB_IF2_data1_Msk      (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos)   /*!< TPI ITFTTD1: ATB Interface 2 data1 Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_data0_Pos       0U                                          /*!< TPI ITFTTD1: ATB Interface 2 data0 Position */
+#define TPI_ITFTTD1_ATB_IF2_data0_Msk      (0xFFUL /*<< TPI_ITFTTD1_ATB_IF2_data0_Pos*/) /*!< TPI ITFTTD1: ATB Interface 2 data0 Mask */
+
+/* TPI Integration Test ATB Control Register 0 Definitions */
+#define TPI_ITATBCTR0_AFVALID2S_Pos         1U                                         /*!< TPI ITATBCTR0: AFVALID2S Position */
+#define TPI_ITATBCTR0_AFVALID2S_Msk        (0x1UL << TPI_ITATBCTR0_AFVALID2S_Pos)      /*!< TPI ITATBCTR0: AFVALID2SS Mask */
+
+#define TPI_ITATBCTR0_AFVALID1S_Pos         1U                                         /*!< TPI ITATBCTR0: AFVALID1S Position */
+#define TPI_ITATBCTR0_AFVALID1S_Msk        (0x1UL << TPI_ITATBCTR0_AFVALID1S_Pos)      /*!< TPI ITATBCTR0: AFVALID1SS Mask */
+
+#define TPI_ITATBCTR0_ATREADY2S_Pos         0U                                         /*!< TPI ITATBCTR0: ATREADY2S Position */
+#define TPI_ITATBCTR0_ATREADY2S_Msk        (0x1UL /*<< TPI_ITATBCTR0_ATREADY2S_Pos*/)  /*!< TPI ITATBCTR0: ATREADY2S Mask */
+
+#define TPI_ITATBCTR0_ATREADY1S_Pos         0U                                         /*!< TPI ITATBCTR0: ATREADY1S Position */
+#define TPI_ITATBCTR0_ATREADY1S_Msk        (0x1UL /*<< TPI_ITATBCTR0_ATREADY1S_Pos*/)  /*!< TPI ITATBCTR0: ATREADY1S Mask */
+
+/* TPI Integration Mode Control Register Definitions */
+#define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITCTRL: Mode Position */
+#define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
+
+/* TPI DEVID Register Definitions */
+#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
+#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
+
+#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
+#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
+
+#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
+#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
+
+#define TPI_DEVID_FIFOSZ_Pos                6U                                         /*!< TPI DEVID: FIFOSZ Position */
+#define TPI_DEVID_FIFOSZ_Msk               (0x7UL << TPI_DEVID_FIFOSZ_Pos)             /*!< TPI DEVID: FIFOSZ Mask */
+
+#define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEVID: NrTraceInput Position */
+#define TPI_DEVID_NrTraceInput_Msk         (0x3FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEVID: NrTraceInput Mask */
+
+/* TPI DEVTYPE Register Definitions */
+#define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
+
+#define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
+/*@}*/ /* end of group CMSIS_TPI */
+
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  MPU Region Limit Address Register */
+        uint32_t RESERVED0[7U];
+  union {
+  __IOM uint32_t MAIR[2];
+  struct {
+  __IOM uint32_t MAIR0;                  /*!< Offset: 0x030 (R/W)  MPU Memory Attribute Indirection Register 0 */
+  __IOM uint32_t MAIR1;                  /*!< Offset: 0x034 (R/W)  MPU Memory Attribute Indirection Register 1 */
+  };
+  };
+} MPU_Type;
+
+#define MPU_TYPE_RALIASES                  1U
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_BASE_Pos                   5U                                            /*!< MPU RBAR: BASE Position */
+#define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL << MPU_RBAR_BASE_Pos)             /*!< MPU RBAR: BASE Mask */
+
+#define MPU_RBAR_SH_Pos                     3U                                            /*!< MPU RBAR: SH Position */
+#define MPU_RBAR_SH_Msk                    (0x3UL << MPU_RBAR_SH_Pos)                     /*!< MPU RBAR: SH Mask */
+
+#define MPU_RBAR_AP_Pos                     1U                                            /*!< MPU RBAR: AP Position */
+#define MPU_RBAR_AP_Msk                    (0x3UL << MPU_RBAR_AP_Pos)                     /*!< MPU RBAR: AP Mask */
+
+#define MPU_RBAR_XN_Pos                     0U                                            /*!< MPU RBAR: XN Position */
+#define MPU_RBAR_XN_Msk                    (01UL /*<< MPU_RBAR_XN_Pos*/)                  /*!< MPU RBAR: XN Mask */
+
+/* MPU Region Limit Address Register Definitions */
+#define MPU_RLAR_LIMIT_Pos                  5U                                            /*!< MPU RLAR: LIMIT Position */
+#define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos)            /*!< MPU RLAR: LIMIT Mask */
+
+#define MPU_RLAR_AttrIndx_Pos               1U                                            /*!< MPU RLAR: AttrIndx Position */
+#define MPU_RLAR_AttrIndx_Msk              (0x7UL << MPU_RLAR_AttrIndx_Pos)               /*!< MPU RLAR: AttrIndx Mask */
+
+#define MPU_RLAR_EN_Pos                     0U                                            /*!< MPU RLAR: EN Position */
+#define MPU_RLAR_EN_Msk                    (1UL /*<< MPU_RLAR_EN_Pos*/)                   /*!< MPU RLAR: EN Mask */
+
+/* MPU Memory Attribute Indirection Register 0 Definitions */
+#define MPU_MAIR0_Attr3_Pos                24U                                            /*!< MPU MAIR0: Attr3 Position */
+#define MPU_MAIR0_Attr3_Msk                (0xFFUL << MPU_MAIR0_Attr3_Pos)                /*!< MPU MAIR0: Attr3 Mask */
+
+#define MPU_MAIR0_Attr2_Pos                16U                                            /*!< MPU MAIR0: Attr2 Position */
+#define MPU_MAIR0_Attr2_Msk                (0xFFUL << MPU_MAIR0_Attr2_Pos)                /*!< MPU MAIR0: Attr2 Mask */
+
+#define MPU_MAIR0_Attr1_Pos                 8U                                            /*!< MPU MAIR0: Attr1 Position */
+#define MPU_MAIR0_Attr1_Msk                (0xFFUL << MPU_MAIR0_Attr1_Pos)                /*!< MPU MAIR0: Attr1 Mask */
+
+#define MPU_MAIR0_Attr0_Pos                 0U                                            /*!< MPU MAIR0: Attr0 Position */
+#define MPU_MAIR0_Attr0_Msk                (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/)            /*!< MPU MAIR0: Attr0 Mask */
+
+/* MPU Memory Attribute Indirection Register 1 Definitions */
+#define MPU_MAIR1_Attr7_Pos                24U                                            /*!< MPU MAIR1: Attr7 Position */
+#define MPU_MAIR1_Attr7_Msk                (0xFFUL << MPU_MAIR1_Attr7_Pos)                /*!< MPU MAIR1: Attr7 Mask */
+
+#define MPU_MAIR1_Attr6_Pos                16U                                            /*!< MPU MAIR1: Attr6 Position */
+#define MPU_MAIR1_Attr6_Msk                (0xFFUL << MPU_MAIR1_Attr6_Pos)                /*!< MPU MAIR1: Attr6 Mask */
+
+#define MPU_MAIR1_Attr5_Pos                 8U                                            /*!< MPU MAIR1: Attr5 Position */
+#define MPU_MAIR1_Attr5_Msk                (0xFFUL << MPU_MAIR1_Attr5_Pos)                /*!< MPU MAIR1: Attr5 Mask */
+
+#define MPU_MAIR1_Attr4_Pos                 0U                                            /*!< MPU MAIR1: Attr4 Position */
+#define MPU_MAIR1_Attr4_Msk                (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/)            /*!< MPU MAIR1: Attr4 Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SAU     Security Attribution Unit (SAU)
+  \brief    Type definitions for the Security Attribution Unit (SAU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Security Attribution Unit (SAU).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SAU Control Register */
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x004 (R/ )  SAU Type Register */
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  SAU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  SAU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  SAU Region Limit Address Register */
+#endif
+} SAU_Type;
+
+/* SAU Control Register Definitions */
+#define SAU_CTRL_ALLNS_Pos                  1U                                            /*!< SAU CTRL: ALLNS Position */
+#define SAU_CTRL_ALLNS_Msk                 (1UL << SAU_CTRL_ALLNS_Pos)                    /*!< SAU CTRL: ALLNS Mask */
+
+#define SAU_CTRL_ENABLE_Pos                 0U                                            /*!< SAU CTRL: ENABLE Position */
+#define SAU_CTRL_ENABLE_Msk                (1UL /*<< SAU_CTRL_ENABLE_Pos*/)               /*!< SAU CTRL: ENABLE Mask */
+
+/* SAU Type Register Definitions */
+#define SAU_TYPE_SREGION_Pos                0U                                            /*!< SAU TYPE: SREGION Position */
+#define SAU_TYPE_SREGION_Msk               (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/)           /*!< SAU TYPE: SREGION Mask */
+
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+/* SAU Region Number Register Definitions */
+#define SAU_RNR_REGION_Pos                  0U                                            /*!< SAU RNR: REGION Position */
+#define SAU_RNR_REGION_Msk                 (0xFFUL /*<< SAU_RNR_REGION_Pos*/)             /*!< SAU RNR: REGION Mask */
+
+/* SAU Region Base Address Register Definitions */
+#define SAU_RBAR_BADDR_Pos                  5U                                            /*!< SAU RBAR: BADDR Position */
+#define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos)            /*!< SAU RBAR: BADDR Mask */
+
+/* SAU Region Limit Address Register Definitions */
+#define SAU_RLAR_LADDR_Pos                  5U                                            /*!< SAU RLAR: LADDR Position */
+#define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos)            /*!< SAU RLAR: LADDR Mask */
+
+#define SAU_RLAR_NSC_Pos                    1U                                            /*!< SAU RLAR: NSC Position */
+#define SAU_RLAR_NSC_Msk                   (1UL << SAU_RLAR_NSC_Pos)                      /*!< SAU RLAR: NSC Mask */
+
+#define SAU_RLAR_ENABLE_Pos                 0U                                            /*!< SAU RLAR: ENABLE Position */
+#define SAU_RLAR_ENABLE_Msk                (1UL /*<< SAU_RLAR_ENABLE_Pos*/)               /*!< SAU RLAR: ENABLE Mask */
+
+#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */
+
+/*@} end of group CMSIS_SAU */
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/* CoreDebug is deprecated. replaced by DCB (Debug Control Block) */
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Type definitions for the Core Debug Registers
+  @{
+ */
+
+/**
+  \brief  \deprecated Structure type to access the Core Debug Register (CoreDebug).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Register */
+  __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Status Register */
+} CoreDebug_Type;
+
+/* Debug Halting Control and Status Register Definitions */
+#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< \deprecated CoreDebug DHCSR: DBGKEY Position */
+#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< \deprecated CoreDebug DHCSR: DBGKEY Mask */
+
+#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            /*!< \deprecated CoreDebug DHCSR: S_RESTART_ST Position */
+#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos)      /*!< \deprecated CoreDebug DHCSR: S_RESTART_ST Mask */
+
+#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< \deprecated CoreDebug DHCSR: S_RESET_ST Position */
+#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< \deprecated CoreDebug DHCSR: S_RESET_ST Mask */
+
+#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< \deprecated CoreDebug DHCSR: S_RETIRE_ST Position */
+#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< \deprecated CoreDebug DHCSR: S_RETIRE_ST Mask */
+
+#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< \deprecated CoreDebug DHCSR: S_LOCKUP Position */
+#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< \deprecated CoreDebug DHCSR: S_LOCKUP Mask */
+
+#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< \deprecated CoreDebug DHCSR: S_SLEEP Position */
+#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< \deprecated CoreDebug DHCSR: S_SLEEP Mask */
+
+#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< \deprecated CoreDebug DHCSR: S_HALT Position */
+#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< \deprecated CoreDebug DHCSR: S_HALT Mask */
+
+#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< \deprecated CoreDebug DHCSR: S_REGRDY Position */
+#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< \deprecated CoreDebug DHCSR: S_REGRDY Mask */
+
+#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< \deprecated CoreDebug DHCSR: C_MASKINTS Position */
+#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< \deprecated CoreDebug DHCSR: C_MASKINTS Mask */
+
+#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< \deprecated CoreDebug DHCSR: C_STEP Position */
+#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< \deprecated CoreDebug DHCSR: C_STEP Mask */
+
+#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< \deprecated CoreDebug DHCSR: C_HALT Position */
+#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< \deprecated CoreDebug DHCSR: C_HALT Mask */
+
+#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< \deprecated CoreDebug DHCSR: C_DEBUGEN Position */
+#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< \deprecated CoreDebug DHCSR: C_DEBUGEN Mask */
+
+/* Debug Core Register Selector Register Definitions */
+#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< \deprecated CoreDebug DCRSR: REGWnR Position */
+#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< \deprecated CoreDebug DCRSR: REGWnR Mask */
+
+#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< \deprecated CoreDebug DCRSR: REGSEL Position */
+#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< \deprecated CoreDebug DCRSR: REGSEL Mask */
+
+/* Debug Exception and Monitor Control Register */
+#define CoreDebug_DEMCR_DWTENA_Pos         24U                                            /*!< \deprecated CoreDebug DEMCR: DWTENA Position */
+#define CoreDebug_DEMCR_DWTENA_Msk         (1UL << CoreDebug_DEMCR_DWTENA_Pos)            /*!< \deprecated CoreDebug DEMCR: DWTENA Mask */
+
+#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< \deprecated CoreDebug DEMCR: VC_HARDERR Position */
+#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< \deprecated CoreDebug DEMCR: VC_HARDERR Mask */
+
+#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< \deprecated CoreDebug DEMCR: VC_CORERESET Position */
+#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< \deprecated CoreDebug DEMCR: VC_CORERESET Mask */
+
+/* Debug Authentication Control Register Definitions */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            /*!< \deprecated CoreDebug DAUTHCTRL: INTSPNIDEN, Position */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    /*!< \deprecated CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */
+
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            /*!< \deprecated CoreDebug DAUTHCTRL: SPNIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    /*!< \deprecated CoreDebug DAUTHCTRL: SPNIDENSEL Mask */
+
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            /*!< \deprecated CoreDebug DAUTHCTRL: INTSPIDEN Position */
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     /*!< \deprecated CoreDebug DAUTHCTRL: INTSPIDEN Mask */
+
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            /*!< \deprecated CoreDebug DAUTHCTRL: SPIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< \deprecated CoreDebug DAUTHCTRL: SPIDENSEL Mask */
+
+/* Debug Security Control and Status Register Definitions */
+#define CoreDebug_DSCSR_CDS_Pos            16U                                            /*!< \deprecated CoreDebug DSCSR: CDS Position */
+#define CoreDebug_DSCSR_CDS_Msk            (1UL << CoreDebug_DSCSR_CDS_Pos)               /*!< \deprecated CoreDebug DSCSR: CDS Mask */
+
+#define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            /*!< \deprecated CoreDebug DSCSR: SBRSEL Position */
+#define CoreDebug_DSCSR_SBRSEL_Msk         (1UL << CoreDebug_DSCSR_SBRSEL_Pos)            /*!< \deprecated CoreDebug DSCSR: SBRSEL Mask */
+
+#define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            /*!< \deprecated CoreDebug DSCSR: SBRSELEN Position */
+#define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/)      /*!< \deprecated CoreDebug DSCSR: SBRSELEN Mask */
+
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup CMSIS_DCB       Debug Control Block
+  \brief    Type definitions for the Debug Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Debug Control Block Registers (DCB).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Register */
+  __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Status Register */
+} DCB_Type;
+
+/* DHCSR, Debug Halting Control and Status Register Definitions */
+#define DCB_DHCSR_DBGKEY_Pos               16U                                            /*!< DCB DHCSR: Debug key Position */
+#define DCB_DHCSR_DBGKEY_Msk               (0xFFFFUL << DCB_DHCSR_DBGKEY_Pos)             /*!< DCB DHCSR: Debug key Mask */
+
+#define DCB_DHCSR_S_RESTART_ST_Pos         26U                                            /*!< DCB DHCSR: Restart sticky status Position */
+#define DCB_DHCSR_S_RESTART_ST_Msk         (0x1UL << DCB_DHCSR_S_RESTART_ST_Pos)          /*!< DCB DHCSR: Restart sticky status Mask */
+
+#define DCB_DHCSR_S_RESET_ST_Pos           25U                                            /*!< DCB DHCSR: Reset sticky status Position */
+#define DCB_DHCSR_S_RESET_ST_Msk           (0x1UL << DCB_DHCSR_S_RESET_ST_Pos)            /*!< DCB DHCSR: Reset sticky status Mask */
+
+#define DCB_DHCSR_S_RETIRE_ST_Pos          24U                                            /*!< DCB DHCSR: Retire sticky status Position */
+#define DCB_DHCSR_S_RETIRE_ST_Msk          (0x1UL << DCB_DHCSR_S_RETIRE_ST_Pos)           /*!< DCB DHCSR: Retire sticky status Mask */
+
+#define DCB_DHCSR_S_SDE_Pos                20U                                            /*!< DCB DHCSR: Secure debug enabled Position */
+#define DCB_DHCSR_S_SDE_Msk                (0x1UL << DCB_DHCSR_S_SDE_Pos)                 /*!< DCB DHCSR: Secure debug enabled Mask */
+
+#define DCB_DHCSR_S_LOCKUP_Pos             19U                                            /*!< DCB DHCSR: Lockup status Position */
+#define DCB_DHCSR_S_LOCKUP_Msk             (0x1UL << DCB_DHCSR_S_LOCKUP_Pos)              /*!< DCB DHCSR: Lockup status Mask */
+
+#define DCB_DHCSR_S_SLEEP_Pos              18U                                            /*!< DCB DHCSR: Sleeping status Position */
+#define DCB_DHCSR_S_SLEEP_Msk              (0x1UL << DCB_DHCSR_S_SLEEP_Pos)               /*!< DCB DHCSR: Sleeping status Mask */
+
+#define DCB_DHCSR_S_HALT_Pos               17U                                            /*!< DCB DHCSR: Halted status Position */
+#define DCB_DHCSR_S_HALT_Msk               (0x1UL << DCB_DHCSR_S_HALT_Pos)                /*!< DCB DHCSR: Halted status Mask */
+
+#define DCB_DHCSR_S_REGRDY_Pos             16U                                            /*!< DCB DHCSR: Register ready status Position */
+#define DCB_DHCSR_S_REGRDY_Msk             (0x1UL << DCB_DHCSR_S_REGRDY_Pos)              /*!< DCB DHCSR: Register ready status Mask */
+
+#define DCB_DHCSR_C_MASKINTS_Pos            3U                                            /*!< DCB DHCSR: Mask interrupts control Position */
+#define DCB_DHCSR_C_MASKINTS_Msk           (0x1UL << DCB_DHCSR_C_MASKINTS_Pos)            /*!< DCB DHCSR: Mask interrupts control Mask */
+
+#define DCB_DHCSR_C_STEP_Pos                2U                                            /*!< DCB DHCSR: Step control Position */
+#define DCB_DHCSR_C_STEP_Msk               (0x1UL << DCB_DHCSR_C_STEP_Pos)                /*!< DCB DHCSR: Step control Mask */
+
+#define DCB_DHCSR_C_HALT_Pos                1U                                            /*!< DCB DHCSR: Halt control Position */
+#define DCB_DHCSR_C_HALT_Msk               (0x1UL << DCB_DHCSR_C_HALT_Pos)                /*!< DCB DHCSR: Halt control Mask */
+
+#define DCB_DHCSR_C_DEBUGEN_Pos             0U                                            /*!< DCB DHCSR: Debug enable control Position */
+#define DCB_DHCSR_C_DEBUGEN_Msk            (0x1UL /*<< DCB_DHCSR_C_DEBUGEN_Pos*/)         /*!< DCB DHCSR: Debug enable control Mask */
+
+/* DCRSR, Debug Core Register Select Register Definitions */
+#define DCB_DCRSR_REGWnR_Pos               16U                                            /*!< DCB DCRSR: Register write/not-read Position */
+#define DCB_DCRSR_REGWnR_Msk               (0x1UL << DCB_DCRSR_REGWnR_Pos)                /*!< DCB DCRSR: Register write/not-read Mask */
+
+#define DCB_DCRSR_REGSEL_Pos                0U                                            /*!< DCB DCRSR: Register selector Position */
+#define DCB_DCRSR_REGSEL_Msk               (0x7FUL /*<< DCB_DCRSR_REGSEL_Pos*/)           /*!< DCB DCRSR: Register selector Mask */
+
+/* DCRDR, Debug Core Register Data Register Definitions */
+#define DCB_DCRDR_DBGTMP_Pos                0U                                            /*!< DCB DCRDR: Data temporary buffer Position */
+#define DCB_DCRDR_DBGTMP_Msk               (0xFFFFFFFFUL /*<< DCB_DCRDR_DBGTMP_Pos*/)     /*!< DCB DCRDR: Data temporary buffer Mask */
+
+/* DEMCR, Debug Exception and Monitor Control Register Definitions */
+#define DCB_DEMCR_TRCENA_Pos               24U                                            /*!< DCB DEMCR: Trace enable Position */
+#define DCB_DEMCR_TRCENA_Msk               (0x1UL << DCB_DEMCR_TRCENA_Pos)                /*!< DCB DEMCR: Trace enable Mask */
+
+#define DCB_DEMCR_VC_HARDERR_Pos           10U                                            /*!< DCB DEMCR: Vector Catch HardFault errors Position */
+#define DCB_DEMCR_VC_HARDERR_Msk           (0x1UL << DCB_DEMCR_VC_HARDERR_Pos)            /*!< DCB DEMCR: Vector Catch HardFault errors Mask */
+
+#define DCB_DEMCR_VC_CORERESET_Pos          0U                                            /*!< DCB DEMCR: Vector Catch Core reset Position */
+#define DCB_DEMCR_VC_CORERESET_Msk         (0x1UL /*<< DCB_DEMCR_VC_CORERESET_Pos*/)      /*!< DCB DEMCR: Vector Catch Core reset Mask */
+
+/* DAUTHCTRL, Debug Authentication Control Register Definitions */
+#define DCB_DAUTHCTRL_INTSPNIDEN_Pos        3U                                            /*!< DCB DAUTHCTRL: Internal Secure non-invasive debug enable Position */
+#define DCB_DAUTHCTRL_INTSPNIDEN_Msk       (0x1UL << DCB_DAUTHCTRL_INTSPNIDEN_Pos)        /*!< DCB DAUTHCTRL: Internal Secure non-invasive debug enable Mask */
+
+#define DCB_DAUTHCTRL_SPNIDENSEL_Pos        2U                                            /*!< DCB DAUTHCTRL: Secure non-invasive debug enable select Position */
+#define DCB_DAUTHCTRL_SPNIDENSEL_Msk       (0x1UL << DCB_DAUTHCTRL_SPNIDENSEL_Pos)        /*!< DCB DAUTHCTRL: Secure non-invasive debug enable select Mask */
+
+#define DCB_DAUTHCTRL_INTSPIDEN_Pos         1U                                            /*!< DCB DAUTHCTRL: Internal Secure invasive debug enable Position */
+#define DCB_DAUTHCTRL_INTSPIDEN_Msk        (0x1UL << DCB_DAUTHCTRL_INTSPIDEN_Pos)         /*!< DCB DAUTHCTRL: Internal Secure invasive debug enable Mask */
+
+#define DCB_DAUTHCTRL_SPIDENSEL_Pos         0U                                            /*!< DCB DAUTHCTRL: Secure invasive debug enable select Position */
+#define DCB_DAUTHCTRL_SPIDENSEL_Msk        (0x1UL /*<< DCB_DAUTHCTRL_SPIDENSEL_Pos*/)     /*!< DCB DAUTHCTRL: Secure invasive debug enable select Mask */
+
+/* DSCSR, Debug Security Control and Status Register Definitions */
+#define DCB_DSCSR_CDSKEY_Pos               17U                                            /*!< DCB DSCSR: CDS write-enable key Position */
+#define DCB_DSCSR_CDSKEY_Msk               (0x1UL << DCB_DSCSR_CDSKEY_Pos)                /*!< DCB DSCSR: CDS write-enable key Mask */
+
+#define DCB_DSCSR_CDS_Pos                  16U                                            /*!< DCB DSCSR: Current domain Secure Position */
+#define DCB_DSCSR_CDS_Msk                  (0x1UL << DCB_DSCSR_CDS_Pos)                   /*!< DCB DSCSR: Current domain Secure Mask */
+
+#define DCB_DSCSR_SBRSEL_Pos                1U                                            /*!< DCB DSCSR: Secure banked register select Position */
+#define DCB_DSCSR_SBRSEL_Msk               (0x1UL << DCB_DSCSR_SBRSEL_Pos)                /*!< DCB DSCSR: Secure banked register select Mask */
+
+#define DCB_DSCSR_SBRSELEN_Pos              0U                                            /*!< DCB DSCSR: Secure banked register select enable Position */
+#define DCB_DSCSR_SBRSELEN_Msk             (0x1UL /*<< DCB_DSCSR_SBRSELEN_Pos*/)          /*!< DCB DSCSR: Secure banked register select enable Mask */
+
+/*@} end of group CMSIS_DCB */
+
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DIB       Debug Identification Block
+  \brief    Type definitions for the Debug Identification Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Debug Identification Block Registers (DIB).
+ */
+typedef struct
+{
+  __OM  uint32_t DLAR;                   /*!< Offset: 0x000 ( /W)  SCS Software Lock Access Register */
+  __IM  uint32_t DLSR;                   /*!< Offset: 0x004 (R/ )  SCS Software Lock Status Register */
+  __IM  uint32_t DAUTHSTATUS;            /*!< Offset: 0x008 (R/ )  Debug Authentication Status Register */
+  __IM  uint32_t DDEVARCH;               /*!< Offset: 0x00C (R/ )  SCS Device Architecture Register */
+  __IM  uint32_t DDEVTYPE;               /*!< Offset: 0x010 (R/ )  SCS Device Type Register */
+} DIB_Type;
+
+/* DLAR, SCS Software Lock Access Register Definitions */
+#define DIB_DLAR_KEY_Pos                    0U                                            /*!< DIB DLAR: KEY Position */
+#define DIB_DLAR_KEY_Msk                   (0xFFFFFFFFUL /*<< DIB_DLAR_KEY_Pos */)        /*!< DIB DLAR: KEY Mask */
+
+/* DLSR, SCS Software Lock Status Register Definitions */
+#define DIB_DLSR_nTT_Pos                    2U                                            /*!< DIB DLSR: Not thirty-two bit Position */
+#define DIB_DLSR_nTT_Msk                   (0x1UL << DIB_DLSR_nTT_Pos )                   /*!< DIB DLSR: Not thirty-two bit Mask */
+
+#define DIB_DLSR_SLK_Pos                    1U                                            /*!< DIB DLSR: Software Lock status Position */
+#define DIB_DLSR_SLK_Msk                   (0x1UL << DIB_DLSR_SLK_Pos )                   /*!< DIB DLSR: Software Lock status Mask */
+
+#define DIB_DLSR_SLI_Pos                    0U                                            /*!< DIB DLSR: Software Lock implemented Position */
+#define DIB_DLSR_SLI_Msk                   (0x1UL /*<< DIB_DLSR_SLI_Pos*/)                /*!< DIB DLSR: Software Lock implemented Mask */
+
+/* DAUTHSTATUS, Debug Authentication Status Register Definitions */
+#define DIB_DAUTHSTATUS_SNID_Pos            6U                                            /*!< DIB DAUTHSTATUS: Secure Non-invasive Debug Position */
+#define DIB_DAUTHSTATUS_SNID_Msk           (0x3UL << DIB_DAUTHSTATUS_SNID_Pos )           /*!< DIB DAUTHSTATUS: Secure Non-invasive Debug Mask */
+
+#define DIB_DAUTHSTATUS_SID_Pos             4U                                            /*!< DIB DAUTHSTATUS: Secure Invasive Debug Position */
+#define DIB_DAUTHSTATUS_SID_Msk            (0x3UL << DIB_DAUTHSTATUS_SID_Pos )            /*!< DIB DAUTHSTATUS: Secure Invasive Debug Mask */
+
+#define DIB_DAUTHSTATUS_NSNID_Pos           2U                                            /*!< DIB DAUTHSTATUS: Non-secure Non-invasive Debug Position */
+#define DIB_DAUTHSTATUS_NSNID_Msk          (0x3UL << DIB_DAUTHSTATUS_NSNID_Pos )          /*!< DIB DAUTHSTATUS: Non-secure Non-invasive Debug Mask */
+
+#define DIB_DAUTHSTATUS_NSID_Pos            0U                                            /*!< DIB DAUTHSTATUS: Non-secure Invasive Debug Position */
+#define DIB_DAUTHSTATUS_NSID_Msk           (0x3UL /*<< DIB_DAUTHSTATUS_NSID_Pos*/)        /*!< DIB DAUTHSTATUS: Non-secure Invasive Debug Mask */
+
+/* DDEVARCH, SCS Device Architecture Register Definitions */
+#define DIB_DDEVARCH_ARCHITECT_Pos         21U                                            /*!< DIB DDEVARCH: Architect Position */
+#define DIB_DDEVARCH_ARCHITECT_Msk         (0x7FFUL << DIB_DDEVARCH_ARCHITECT_Pos )       /*!< DIB DDEVARCH: Architect Mask */
+
+#define DIB_DDEVARCH_PRESENT_Pos           20U                                            /*!< DIB DDEVARCH: DEVARCH Present Position */
+#define DIB_DDEVARCH_PRESENT_Msk           (0x1FUL << DIB_DDEVARCH_PRESENT_Pos )          /*!< DIB DDEVARCH: DEVARCH Present Mask */
+
+#define DIB_DDEVARCH_REVISION_Pos          16U                                            /*!< DIB DDEVARCH: Revision Position */
+#define DIB_DDEVARCH_REVISION_Msk          (0xFUL << DIB_DDEVARCH_REVISION_Pos )          /*!< DIB DDEVARCH: Revision Mask */
+
+#define DIB_DDEVARCH_ARCHVER_Pos           12U                                            /*!< DIB DDEVARCH: Architecture Version Position */
+#define DIB_DDEVARCH_ARCHVER_Msk           (0xFUL << DIB_DDEVARCH_ARCHVER_Pos )           /*!< DIB DDEVARCH: Architecture Version Mask */
+
+#define DIB_DDEVARCH_ARCHPART_Pos           0U                                            /*!< DIB DDEVARCH: Architecture Part Position */
+#define DIB_DDEVARCH_ARCHPART_Msk          (0xFFFUL /*<< DIB_DDEVARCH_ARCHPART_Pos*/)     /*!< DIB DDEVARCH: Architecture Part Mask */
+
+/* DDEVTYPE, SCS Device Type Register Definitions */
+#define DIB_DDEVTYPE_SUB_Pos                4U                                            /*!< DIB DDEVTYPE: Sub-type Position */
+#define DIB_DDEVTYPE_SUB_Msk               (0xFUL << DIB_DDEVTYPE_SUB_Pos )               /*!< DIB DDEVTYPE: Sub-type Mask */
+
+#define DIB_DDEVTYPE_MAJOR_Pos              0U                                            /*!< DIB DDEVTYPE: Major type Position */
+#define DIB_DDEVTYPE_MAJOR_Msk             (0xFUL /*<< DIB_DDEVTYPE_MAJOR_Pos*/)          /*!< DIB DDEVTYPE: Major type Mask */
+
+
+/*@} end of group CMSIS_DIB */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+  #define SCS_BASE            (0xE000E000UL)                             /*!< System Control Space Base Address */
+  #define DWT_BASE            (0xE0001000UL)                             /*!< DWT Base Address */
+  #define TPI_BASE            (0xE0040000UL)                             /*!< TPI Base Address */
+  #define CoreDebug_BASE      (0xE000EDF0UL)                             /*!< \deprecated Core Debug Base Address */
+  #define DCB_BASE            (0xE000EDF0UL)                             /*!< DCB Base Address */
+  #define DIB_BASE            (0xE000EFB0UL)                             /*!< DIB Base Address */
+  #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     /*!< SysTick Base Address */
+  #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     /*!< NVIC Base Address */
+  #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     /*!< System Control Block Base Address */
+
+
+  #define SCB                 ((SCB_Type       *)     SCB_BASE         ) /*!< SCB configuration struct */
+  #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) /*!< SysTick configuration struct */
+  #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) /*!< NVIC configuration struct */
+  #define DWT                 ((DWT_Type       *)     DWT_BASE         ) /*!< DWT configuration struct */
+  #define TPI                 ((TPI_Type       *)     TPI_BASE         ) /*!< TPI configuration struct */
+  #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) /*!< \deprecated Core Debug configuration struct */
+  #define DCB                 ((DCB_Type       *)     DCB_BASE         ) /*!< DCB configuration struct */
+  #define DIB                 ((DIB_Type       *)     DIB_BASE         ) /*!< DIB configuration struct */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     /*!< Memory Protection Unit */
+    #define MPU               ((MPU_Type       *)     MPU_BASE         ) /*!< Memory Protection Unit */
+  #endif
+
+  #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+    #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     /*!< Security Attribution Unit */
+    #define SAU               ((SAU_Type       *)     SAU_BASE         ) /*!< Security Attribution Unit */
+  #endif
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+  #define SCS_BASE_NS         (0xE002E000UL)                             /*!< System Control Space Base Address (non-secure address space) */
+  #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             /*!< \deprecated Core Debug Base Address           (non-secure address space) */
+  #define DCB_BASE_NS         (0xE002EDF0UL)                             /*!< DCB Base Address                  (non-secure address space) */
+  #define DIB_BASE_NS         (0xE002EFB0UL)                             /*!< DIB Base Address                  (non-secure address space) */
+  #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  /*!< SysTick Base Address              (non-secure address space) */
+  #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  /*!< NVIC Base Address                 (non-secure address space) */
+  #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  /*!< System Control Block Base Address (non-secure address space) */
+
+  #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) /*!< SCB configuration struct          (non-secure address space) */
+  #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) /*!< SysTick configuration struct      (non-secure address space) */
+  #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) /*!< NVIC configuration struct         (non-secure address space) */
+  #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) /*!< \deprecated Core Debug configuration struct   (non-secure address space) */
+  #define DCB_NS              ((DCB_Type       *)     DCB_BASE_NS      ) /*!< DCB configuration struct          (non-secure address space) */
+  #define DIB_NS              ((DIB_Type       *)     DIB_BASE_NS      ) /*!< DIB configuration struct          (non-secure address space) */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  /*!< Memory Protection Unit            (non-secure address space) */
+    #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) /*!< Memory Protection Unit            (non-secure address space) */
+  #endif
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Debug Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+/*#define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping   not available for Cortex-M23 */
+/*#define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping   not available for Cortex-M23 */
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+  #define NVIC_GetActive              __NVIC_GetActive
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* Special LR values for Secure/Non-Secure call handling and exception handling                                               */
+
+/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS                   */ 
+#define FNC_RETURN                 (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch                             */
+
+/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */
+#define EXC_RETURN_PREFIX          (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN value                     */
+#define EXC_RETURN_S               (0x00000040UL)     /* bit [6] stack used to push registers: 0=Non-secure 1=Secure          */
+#define EXC_RETURN_DCRS            (0x00000020UL)     /* bit [5] stacking rules for called registers: 0=skipped 1=saved       */
+#define EXC_RETURN_FTYPE           (0x00000010UL)     /* bit [4] allocate stack for floating-point context: 0=done 1=skipped  */
+#define EXC_RETURN_MODE            (0x00000008UL)     /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */
+#define EXC_RETURN_SPSEL           (0x00000004UL)     /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */
+#define EXC_RETURN_ES              (0x00000001UL)     /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */
+
+/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking                            */
+#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)  /* Value for processors with floating-point extension:                  */
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */
+#else
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     /* Value for processors without floating-point extension                */
+#endif
+
+
+/* Interrupt Priorities are WORD accessible only under Armv6-M                  */
+/* The following MACROS handle generation of the register offset and byte masks */
+#define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
+#define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
+#define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
+
+#define __NVIC_SetPriorityGrouping(X) (void)(X)
+#define __NVIC_GetPriorityGrouping()  (0U)
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt
+  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get Interrupt Target State
+  \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+  \return             1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Target State
+  \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Clear Interrupt Target State
+  \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IPR[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IPR[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+  else
+  {
+    SCB->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return((uint32_t)(((SCB->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+           If VTOR is not present address 0 must be mapped to SRAM.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+#else
+  uint32_t *vectors = (uint32_t *)0x0U;
+#endif
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+  __DSB();
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+#if defined (__VTOR_PRESENT) && (__VTOR_PRESENT == 1U)
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+#else
+  uint32_t *vectors = (uint32_t *)0x0U;
+#endif
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                 SCB_AIRCR_SYSRESETREQ_Msk);
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Enable Interrupt (non-secure)
+  \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status (non-secure)
+  \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt (non-secure)
+  \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt (non-secure)
+  \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt (non-secure)
+  \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt (non-secure)
+  \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt (non-secure)
+  \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority (non-secure)
+  \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every non-secure processor exception.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->IPR[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC_NS->IPR[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+  else
+  {
+    SCB_NS->SHPR[_SHP_IDX(IRQn)] = ((uint32_t)(SCB_NS->SHPR[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority (non-secure)
+  \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->IPR[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return((uint32_t)(((SCB_NS->SHPR[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+#endif /*  defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+/* ##########################  MPU functions  #################################### */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+
+#include "mpu_armv8.h"
+
+#endif
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+    return 0U;           /* No FPU */
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##########################   SAU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SAUFunctions SAU Functions
+  \brief    Functions that configure the SAU.
+  @{
+ */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+
+/**
+  \brief   Enable SAU
+  \details Enables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Enable(void)
+{
+    SAU->CTRL |=  (SAU_CTRL_ENABLE_Msk);
+}
+
+
+
+/**
+  \brief   Disable SAU
+  \details Disables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Disable(void)
+{
+    SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);
+}
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_SAUFunctions */
+
+
+
+
+/* ##################################    Debug Control function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_DCBFunctions Debug Control Functions
+  \brief    Functions that access the Debug Control Block.
+  @{
+ */
+
+ 
+/**
+  \brief   Set Debug Authentication Control Register
+  \details writes to Debug Authentication Control register.
+  \param [in]  value  value to be writen.
+ */
+__STATIC_INLINE void DCB_SetAuthCtrl(uint32_t value)
+{
+    __DSB();
+    __ISB();
+    DCB->DAUTHCTRL = value;
+    __DSB();
+    __ISB();
+}
+
+
+/**
+  \brief   Get Debug Authentication Control Register
+  \details Reads Debug Authentication Control register.
+  \return             Debug Authentication Control Register.
+ */
+__STATIC_INLINE uint32_t DCB_GetAuthCtrl(void)
+{
+    return (DCB->DAUTHCTRL);
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Set Debug Authentication Control Register (non-secure)
+  \details writes to non-secure Debug Authentication Control register when in secure state.
+  \param [in]  value  value to be writen
+ */
+__STATIC_INLINE void TZ_DCB_SetAuthCtrl_NS(uint32_t value)
+{
+    __DSB();
+    __ISB();
+    DCB_NS->DAUTHCTRL = value;
+    __DSB();
+    __ISB();
+}
+
+
+/**
+  \brief   Get Debug Authentication Control Register (non-secure)
+  \details Reads non-secure Debug Authentication Control register when in secure state.
+  \return             Debug Authentication Control Register.
+ */
+__STATIC_INLINE uint32_t TZ_DCB_GetAuthCtrl_NS(void)
+{
+    return (DCB_NS->DAUTHCTRL);
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_DCBFunctions */
+
+
+
+
+/* ##################################    Debug Identification function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_DIBFunctions Debug Identification Functions
+  \brief    Functions that access the Debug Identification Block.
+  @{
+ */
+
+ 
+/**
+  \brief   Get Debug Authentication Status Register
+  \details Reads Debug Authentication Status register.
+  \return             Debug Authentication Status Register.
+ */
+__STATIC_INLINE uint32_t DIB_GetAuthStatus(void)
+{
+    return (DIB->DAUTHSTATUS);
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get Debug Authentication Status Register (non-secure)
+  \details Reads non-secure Debug Authentication Status register when in secure state.
+  \return             Debug Authentication Status Register.
+ */
+__STATIC_INLINE uint32_t TZ_DIB_GetAuthStatus_NS(void)
+{
+    return (DIB_NS->DAUTHSTATUS);
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_DCBFunctions */
+
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   System Tick Configuration (non-secure)
+  \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>TZ_SysTick_Config_NS</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+
+ */
+__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                         /* Reload value impossible */
+  }
+
+  SysTick_NS->LOAD  = (uint32_t)(ticks - 1UL);                            /* set reload register */
+  TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick_NS->VAL   = 0UL;                                                /* Load the SysTick Counter Value */
+  SysTick_NS->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                      SysTick_CTRL_TICKINT_Msk   |
+                      SysTick_CTRL_ENABLE_Msk;                            /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                           /* Function successful */
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM23_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm3.h b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm3.h
new file mode 100644
index 0000000..74fb87e
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm3.h
@@ -0,0 +1,1943 @@
+/**************************************************************************//**
+ * @file     core_cm3.h
+ * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
+ * @version  V5.1.2
+ * @date     04. June 2021
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_CM3_H_GENERIC
+#define __CORE_CM3_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_M3
+  @{
+ */
+
+#include "cmsis_version.h"
+
+/* CMSIS CM3 definitions */
+#define __CM3_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __CM3_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16U) | \
+                                    __CM3_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                (3U)                                   /*!< Cortex-M Core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    This core does not support an FPU at all
+*/
+#define __FPU_USED       0U
+
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_FP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM3_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_CM3_H_DEPENDANT
+#define __CORE_CM3_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __CM3_REV
+    #define __CM3_REV               0x0200U
+    #warning "__CM3_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __VTOR_PRESENT
+    #define __VTOR_PRESENT             1U
+    #warning "__VTOR_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          3U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group Cortex_M3 */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core Debug Register
+  - Core MPU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+#define APSR_Q_Pos                         27U                                            /*!< APSR: Q Position */
+#define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR: Q Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
+    uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
+    uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit */
+    uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
+#define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
+
+#define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR: ICI/IT part 2 Position */
+#define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR: ICI/IT part 2 Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR: ICI/IT part 1 Position */
+#define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR: ICI/IT part 1 Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
+    uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[24U];
+  __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RESERVED1[24U];
+  __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[24U];
+  __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[24U];
+  __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
+        uint32_t RESERVED4[56U];
+  __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
+        uint32_t RESERVED5[644U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
+}  NVIC_Type;
+
+/* Software Triggered Interrupt Register Definitions */
+#define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: INTLINESNUM Position */
+#define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+  __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+  __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register */
+  __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
+  __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
+  __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register */
+  __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
+  __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register */
+  __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
+  __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
+  __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
+  __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
+  __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register */
+        uint32_t RESERVED0[5U];
+  __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB ICSR: NMIPENDSET Position */
+#define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB ICSR: NMIPENDSET Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
+#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Vector Table Offset Register Definitions */
+#if defined (__CM3_REV) && (__CM3_REV < 0x0201U)                   /* core r2p1 */
+#define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB VTOR: TBLBASE Position */
+#define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB VTOR: TBLBASE Mask */
+
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB VTOR: TBLOFF Mask */
+#else
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
+#endif
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB AIRCR: PRIGROUP Position */
+#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB AIRCR: PRIGROUP Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+#define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB AIRCR: VECTRESET Position */
+#define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB AIRCR: VECTRESET Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB CCR: STKALIGN Position */
+#define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB CCR: STKALIGN Mask */
+
+#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
+#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
+
+#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
+#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
+#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
+
+#define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB CCR: NONBASETHRDENA Position */
+#define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB CCR: NONBASETHRDENA Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB SHCSR: USGFAULTENA Position */
+#define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB SHCSR: USGFAULTENA Mask */
+
+#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB SHCSR: BUSFAULTENA Position */
+#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB SHCSR: BUSFAULTENA Mask */
+
+#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB SHCSR: MEMFAULTENA Position */
+#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB SHCSR: MEMFAULTENA Mask */
+
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB SHCSR: BUSFAULTPENDED Position */
+#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB SHCSR: BUSFAULTPENDED Mask */
+
+#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB SHCSR: MEMFAULTPENDED Position */
+#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB SHCSR: MEMFAULTPENDED Mask */
+
+#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB SHCSR: USGFAULTPENDED Position */
+#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB SHCSR: USGFAULTPENDED Mask */
+
+#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
+#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
+
+#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
+#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
+
+#define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB SHCSR: MONITORACT Position */
+#define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB SHCSR: MONITORACT Mask */
+
+#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
+#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
+
+#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB SHCSR: USGFAULTACT Position */
+#define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB SHCSR: USGFAULTACT Mask */
+
+#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB SHCSR: BUSFAULTACT Position */
+#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB SHCSR: BUSFAULTACT Mask */
+
+#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB SHCSR: MEMFAULTACT Position */
+#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB SHCSR: MEMFAULTACT Mask */
+
+/* SCB Configurable Fault Status Register Definitions */
+#define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB CFSR: Usage Fault Status Register Position */
+#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB CFSR: Usage Fault Status Register Mask */
+
+#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB CFSR: Bus Fault Status Register Position */
+#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB CFSR: Bus Fault Status Register Mask */
+
+#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
+#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
+
+/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_MMARVALID_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 7U)                 /*!< SCB CFSR (MMFSR): MMARVALID Position */
+#define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB CFSR (MMFSR): MMARVALID Mask */
+
+#define SCB_CFSR_MSTKERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 4U)                 /*!< SCB CFSR (MMFSR): MSTKERR Position */
+#define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB CFSR (MMFSR): MSTKERR Mask */
+
+#define SCB_CFSR_MUNSTKERR_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 3U)                 /*!< SCB CFSR (MMFSR): MUNSTKERR Position */
+#define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */
+
+#define SCB_CFSR_DACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 1U)                 /*!< SCB CFSR (MMFSR): DACCVIOL Position */
+#define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB CFSR (MMFSR): DACCVIOL Mask */
+
+#define SCB_CFSR_IACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 0U)                 /*!< SCB CFSR (MMFSR): IACCVIOL Position */
+#define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB CFSR (MMFSR): IACCVIOL Mask */
+
+/* BusFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB CFSR (BFSR): BFARVALID Position */
+#define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB CFSR (BFSR): BFARVALID Mask */
+
+#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB CFSR (BFSR): STKERR Position */
+#define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB CFSR (BFSR): STKERR Mask */
+
+#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB CFSR (BFSR): UNSTKERR Position */
+#define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB CFSR (BFSR): UNSTKERR Mask */
+
+#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB CFSR (BFSR): IMPRECISERR Position */
+#define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB CFSR (BFSR): IMPRECISERR Mask */
+
+#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB CFSR (BFSR): PRECISERR Position */
+#define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB CFSR (BFSR): PRECISERR Mask */
+
+#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB CFSR (BFSR): IBUSERR Position */
+#define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB CFSR (BFSR): IBUSERR Mask */
+
+/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB CFSR (UFSR): DIVBYZERO Position */
+#define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB CFSR (UFSR): DIVBYZERO Mask */
+
+#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB CFSR (UFSR): UNALIGNED Position */
+#define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB CFSR (UFSR): UNALIGNED Mask */
+
+#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB CFSR (UFSR): NOCP Position */
+#define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB CFSR (UFSR): NOCP Mask */
+
+#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB CFSR (UFSR): INVPC Position */
+#define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB CFSR (UFSR): INVPC Mask */
+
+#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB CFSR (UFSR): INVSTATE Position */
+#define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB CFSR (UFSR): INVSTATE Mask */
+
+#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB CFSR (UFSR): UNDEFINSTR Position */
+#define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */
+
+/* SCB Hard Fault Status Register Definitions */
+#define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
+#define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
+
+#define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB HFSR: FORCED Position */
+#define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB HFSR: FORCED Mask */
+
+#define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB HFSR: VECTTBL Position */
+#define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB HFSR: VECTTBL Mask */
+
+/* SCB Debug Fault Status Register Definitions */
+#define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB DFSR: EXTERNAL Position */
+#define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB DFSR: EXTERNAL Mask */
+
+#define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB DFSR: VCATCH Position */
+#define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB DFSR: VCATCH Mask */
+
+#define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB DFSR: DWTTRAP Position */
+#define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB DFSR: DWTTRAP Mask */
+
+#define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB DFSR: BKPT Position */
+#define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB DFSR: BKPT Mask */
+
+#define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB DFSR: HALTED Position */
+#define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB DFSR: HALTED Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
+  \brief    Type definitions for the System Control and ID Register not in the SCB
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control and ID Register not in the SCB.
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register */
+#if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
+  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
+#else
+        uint32_t RESERVED1[1U];
+#endif
+} SCnSCB_Type;
+
+/* Interrupt Controller Type Register Definitions */
+#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: INTLINESNUM Position */
+#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: INTLINESNUM Mask */
+
+/* Auxiliary Control Register Definitions */
+#if defined (__CM3_REV) && (__CM3_REV >= 0x200U)
+#define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: DISOOFP Position */
+#define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: DISOOFP Mask */
+
+#define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: DISFPCA Position */
+#define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: DISFPCA Mask */
+
+#define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: DISFOLD Position */
+#define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: DISFOLD Mask */
+
+#define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: DISDEFWBUF Position */
+#define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: DISDEFWBUF Mask */
+
+#define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: DISMCYCINT Position */
+#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: DISMCYCINT Mask */
+#endif
+
+/*@} end of group CMSIS_SCnotSCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
+  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
+ */
+typedef struct
+{
+  __OM  union
+  {
+    __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
+    __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
+    __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
+  }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
+        uint32_t RESERVED0[864U];
+  __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
+        uint32_t RESERVED1[15U];
+  __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
+        uint32_t RESERVED2[15U];
+  __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
+        uint32_t RESERVED3[32U];
+        uint32_t RESERVED4[43U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
+        uint32_t RESERVED5[6U];
+  __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */
+  __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */
+  __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */
+  __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */
+  __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */
+  __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */
+  __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */
+  __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */
+  __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */
+  __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */
+  __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */
+  __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */
+} ITM_Type;
+
+/* ITM Trace Privilege Register Definitions */
+#define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
+#define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM TPR: PRIVMASK Mask */
+
+/* ITM Trace Control Register Definitions */
+#define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
+#define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM TCR: BUSY Mask */
+
+#define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM TCR: ATBID Position */
+#define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM TCR: ATBID Mask */
+
+#define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM TCR: Global timestamp frequency Position */
+#define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM TCR: Global timestamp frequency Mask */
+
+#define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM TCR: TSPrescale Position */
+#define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM TCR: TSPrescale Mask */
+
+#define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM TCR: SWOENA Position */
+#define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM TCR: SWOENA Mask */
+
+#define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM TCR: DWTENA Position */
+#define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM TCR: DWTENA Mask */
+
+#define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM TCR: SYNCENA Position */
+#define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM TCR: SYNCENA Mask */
+
+#define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM TCR: TSENA Position */
+#define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM TCR: TSENA Mask */
+
+#define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM TCR: ITM Enable bit Position */
+#define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM TCR: ITM Enable bit Mask */
+
+/* ITM Lock Status Register Definitions */
+#define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM LSR: ByteAcc Position */
+#define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM LSR: ByteAcc Mask */
+
+#define ITM_LSR_Access_Pos                  1U                                            /*!< ITM LSR: Access Position */
+#define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM LSR: Access Mask */
+
+#define ITM_LSR_Present_Pos                 0U                                            /*!< ITM LSR: Present Position */
+#define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM LSR: Present Mask */
+
+/*@}*/ /* end of group CMSIS_ITM */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
+  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
+  __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
+  __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
+  __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Register */
+  __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
+  __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
+  __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Register */
+  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
+  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
+  __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
+  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
+  __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
+  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
+        uint32_t RESERVED1[1U];
+  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
+  __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
+  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
+  __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
+  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
+} DWT_Type;
+
+/* DWT Control Register Definitions */
+#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
+#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
+
+#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
+#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
+
+#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
+#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
+
+#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
+#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
+
+#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
+#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
+
+#define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTRL: CYCEVTENA Position */
+#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTRL: CYCEVTENA Mask */
+
+#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTRL: FOLDEVTENA Position */
+#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTRL: FOLDEVTENA Mask */
+
+#define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTRL: LSUEVTENA Position */
+#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTRL: LSUEVTENA Mask */
+
+#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTRL: SLEEPEVTENA Position */
+#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTRL: SLEEPEVTENA Mask */
+
+#define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTRL: EXCEVTENA Position */
+#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTRL: EXCEVTENA Mask */
+
+#define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTRL: CPIEVTENA Position */
+#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTRL: CPIEVTENA Mask */
+
+#define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTRL: EXCTRCENA Position */
+#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTRL: EXCTRCENA Mask */
+
+#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTRL: PCSAMPLENA Position */
+#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTRL: PCSAMPLENA Mask */
+
+#define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTRL: SYNCTAP Position */
+#define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTRL: SYNCTAP Mask */
+
+#define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTRL: CYCTAP Position */
+#define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTRL: CYCTAP Mask */
+
+#define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTRL: POSTINIT Position */
+#define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTRL: POSTINIT Mask */
+
+#define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTRL: POSTPRESET Position */
+#define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTRL: POSTPRESET Mask */
+
+#define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTRL: CYCCNTENA Position */
+#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTRL: CYCCNTENA Mask */
+
+/* DWT CPI Count Register Definitions */
+#define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPICNT: CPICNT Position */
+#define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPICNT: CPICNT Mask */
+
+/* DWT Exception Overhead Count Register Definitions */
+#define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXCCNT: EXCCNT Position */
+#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXCCNT: EXCCNT Mask */
+
+/* DWT Sleep Count Register Definitions */
+#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLEEPCNT: SLEEPCNT Position */
+#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLEEPCNT: SLEEPCNT Mask */
+
+/* DWT LSU Count Register Definitions */
+#define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSUCNT: LSUCNT Position */
+#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSUCNT: LSUCNT Mask */
+
+/* DWT Folded-instruction Count Register Definitions */
+#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOLDCNT: FOLDCNT Position */
+#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOLDCNT: FOLDCNT Mask */
+
+/* DWT Comparator Mask Register Definitions */
+#define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MASK: MASK Position */
+#define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MASK: MASK Mask */
+
+/* DWT Comparator Function Register Definitions */
+#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
+#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
+
+#define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUNCTION: DATAVADDR1 Position */
+#define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUNCTION: DATAVADDR1 Mask */
+
+#define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUNCTION: DATAVADDR0 Position */
+#define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUNCTION: DATAVADDR0 Mask */
+
+#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
+#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
+
+#define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUNCTION: LNK1ENA Position */
+#define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUNCTION: LNK1ENA Mask */
+
+#define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUNCTION: DATAVMATCH Position */
+#define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUNCTION: DATAVMATCH Mask */
+
+#define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUNCTION: CYCMATCH Position */
+#define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUNCTION: CYCMATCH Mask */
+
+#define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUNCTION: EMITRANGE Position */
+#define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUNCTION: EMITRANGE Mask */
+
+#define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUNCTION: FUNCTION Position */
+#define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUNCTION: FUNCTION Mask */
+
+/*@}*/ /* end of group CMSIS_DWT */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
+  \brief    Type definitions for the Trace Port Interface (TPI)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Trace Port Interface Register (TPI).
+ */
+typedef struct
+{
+  __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
+  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Register */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
+        uint32_t RESERVED1[55U];
+  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
+        uint32_t RESERVED2[131U];
+  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
+  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
+  __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counter Register */
+        uint32_t RESERVED3[759U];
+  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
+  __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
+  __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
+        uint32_t RESERVED4[1U];
+  __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
+  __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
+  __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
+        uint32_t RESERVED5[39U];
+  __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
+  __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
+        uint32_t RESERVED7[8U];
+  __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
+} TPI_Type;
+
+/* TPI Asynchronous Clock Prescaler Register Definitions */
+#define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACPR: PRESCALER Position */
+#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACPR: PRESCALER Mask */
+
+/* TPI Selected Pin Protocol Register Definitions */
+#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
+#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
+
+/* TPI Formatter and Flush Status Register Definitions */
+#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
+#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
+
+#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
+#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
+
+#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
+#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
+
+#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
+#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
+
+/* TPI Formatter and Flush Control Register Definitions */
+#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
+#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
+
+#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
+#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
+
+/* TPI TRIGGER Register Definitions */
+#define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRIGGER: TRIGGER Position */
+#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRIGGER: TRIGGER Mask */
+
+/* TPI Integration ETM Data Register Definitions (FIFO0) */
+#define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO0: ITM_ATVALID Position */
+#define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIFO0: ITM_ATVALID Mask */
+
+#define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO0: ITM_bytecount Position */
+#define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIFO0: ITM_bytecount Mask */
+
+#define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO0: ETM_ATVALID Position */
+#define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIFO0: ETM_ATVALID Mask */
+
+#define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO0: ETM_bytecount Position */
+#define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIFO0: ETM_bytecount Mask */
+
+#define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIFO0: ETM2 Position */
+#define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIFO0: ETM2 Mask */
+
+#define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIFO0: ETM1 Position */
+#define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIFO0: ETM1 Mask */
+
+#define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIFO0: ETM0 Position */
+#define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIFO0: ETM0 Mask */
+
+/* TPI ITATBCTR2 Register Definitions */
+#define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITATBCTR2: ATREADY2 Position */
+#define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITATBCTR2: ATREADY2 Mask */
+
+#define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITATBCTR2: ATREADY1 Position */
+#define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITATBCTR2: ATREADY1 Mask */
+
+/* TPI Integration ITM Data Register Definitions (FIFO1) */
+#define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO1: ITM_ATVALID Position */
+#define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIFO1: ITM_ATVALID Mask */
+
+#define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO1: ITM_bytecount Position */
+#define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIFO1: ITM_bytecount Mask */
+
+#define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO1: ETM_ATVALID Position */
+#define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIFO1: ETM_ATVALID Mask */
+
+#define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO1: ETM_bytecount Position */
+#define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIFO1: ETM_bytecount Mask */
+
+#define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIFO1: ITM2 Position */
+#define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIFO1: ITM2 Mask */
+
+#define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIFO1: ITM1 Position */
+#define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIFO1: ITM1 Mask */
+
+#define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIFO1: ITM0 Position */
+#define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIFO1: ITM0 Mask */
+
+/* TPI ITATBCTR0 Register Definitions */
+#define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITATBCTR0: ATREADY2 Position */
+#define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITATBCTR0: ATREADY2 Mask */
+
+#define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITATBCTR0: ATREADY1 Position */
+#define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITATBCTR0: ATREADY1 Mask */
+
+/* TPI Integration Mode Control Register Definitions */
+#define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITCTRL: Mode Position */
+#define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
+
+/* TPI DEVID Register Definitions */
+#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
+#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
+
+#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
+#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
+
+#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
+#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
+
+#define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEVID: MinBufSz Position */
+#define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEVID: MinBufSz Mask */
+
+#define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEVID: AsynClkIn Position */
+#define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEVID: AsynClkIn Mask */
+
+#define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEVID: NrTraceInput Position */
+#define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEVID: NrTraceInput Mask */
+
+/* TPI DEVTYPE Register Definitions */
+#define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
+
+#define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
+/*@}*/ /* end of group CMSIS_TPI */
+
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address Register */
+  __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address Register */
+  __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address Register */
+  __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and Size Register */
+} MPU_Type;
+
+#define MPU_TYPE_RALIASES                  4U
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU RBAR: ADDR Position */
+#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU RBAR: ADDR Mask */
+
+#define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU RBAR: VALID Position */
+#define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU RBAR: VALID Mask */
+
+#define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU RBAR: REGION Position */
+#define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU RBAR: REGION Mask */
+
+/* MPU Region Attribute and Size Register Definitions */
+#define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU RASR: MPU Region Attribute field Position */
+#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU RASR: MPU Region Attribute field Mask */
+
+#define MPU_RASR_XN_Pos                    28U                                            /*!< MPU RASR: ATTRS.XN Position */
+#define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU RASR: ATTRS.XN Mask */
+
+#define MPU_RASR_AP_Pos                    24U                                            /*!< MPU RASR: ATTRS.AP Position */
+#define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU RASR: ATTRS.AP Mask */
+
+#define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU RASR: ATTRS.TEX Position */
+#define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU RASR: ATTRS.TEX Mask */
+
+#define MPU_RASR_S_Pos                     18U                                            /*!< MPU RASR: ATTRS.S Position */
+#define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU RASR: ATTRS.S Mask */
+
+#define MPU_RASR_C_Pos                     17U                                            /*!< MPU RASR: ATTRS.C Position */
+#define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU RASR: ATTRS.C Mask */
+
+#define MPU_RASR_B_Pos                     16U                                            /*!< MPU RASR: ATTRS.B Position */
+#define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU RASR: ATTRS.B Mask */
+
+#define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU RASR: Sub-Region Disable Position */
+#define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU RASR: Sub-Region Disable Mask */
+
+#define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU RASR: Region Size Field Position */
+#define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU RASR: Region Size Field Mask */
+
+#define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU RASR: Region enable bit Position */
+#define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU RASR: Region enable bit Disable Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Type definitions for the Core Debug Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Core Debug Register (CoreDebug).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+} CoreDebug_Type;
+
+/* Debug Halting Control and Status Register Definitions */
+#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< CoreDebug DHCSR: DBGKEY Position */
+#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< CoreDebug DHCSR: DBGKEY Mask */
+
+#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< CoreDebug DHCSR: S_RESET_ST Position */
+#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< CoreDebug DHCSR: S_RESET_ST Mask */
+
+#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
+#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
+
+#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< CoreDebug DHCSR: S_LOCKUP Position */
+#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< CoreDebug DHCSR: S_LOCKUP Mask */
+
+#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< CoreDebug DHCSR: S_SLEEP Position */
+#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< CoreDebug DHCSR: S_SLEEP Mask */
+
+#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< CoreDebug DHCSR: S_HALT Position */
+#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< CoreDebug DHCSR: S_HALT Mask */
+
+#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< CoreDebug DHCSR: S_REGRDY Position */
+#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< CoreDebug DHCSR: S_REGRDY Mask */
+
+#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< CoreDebug DHCSR: C_SNAPSTALL Position */
+#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */
+
+#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< CoreDebug DHCSR: C_MASKINTS Position */
+#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< CoreDebug DHCSR: C_MASKINTS Mask */
+
+#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< CoreDebug DHCSR: C_STEP Position */
+#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< CoreDebug DHCSR: C_STEP Mask */
+
+#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< CoreDebug DHCSR: C_HALT Position */
+#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< CoreDebug DHCSR: C_HALT Mask */
+
+#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< CoreDebug DHCSR: C_DEBUGEN Position */
+#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
+
+/* Debug Core Register Selector Register Definitions */
+#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< CoreDebug DCRSR: REGWnR Position */
+#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< CoreDebug DCRSR: REGWnR Mask */
+
+#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< CoreDebug DCRSR: REGSEL Position */
+#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< CoreDebug DCRSR: REGSEL Mask */
+
+/* Debug Exception and Monitor Control Register Definitions */
+#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< CoreDebug DEMCR: TRCENA Position */
+#define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< CoreDebug DEMCR: TRCENA Mask */
+
+#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< CoreDebug DEMCR: MON_REQ Position */
+#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< CoreDebug DEMCR: MON_REQ Mask */
+
+#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< CoreDebug DEMCR: MON_STEP Position */
+#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< CoreDebug DEMCR: MON_STEP Mask */
+
+#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< CoreDebug DEMCR: MON_PEND Position */
+#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< CoreDebug DEMCR: MON_PEND Mask */
+
+#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< CoreDebug DEMCR: MON_EN Position */
+#define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< CoreDebug DEMCR: MON_EN Mask */
+
+#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< CoreDebug DEMCR: VC_HARDERR Position */
+#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< CoreDebug DEMCR: VC_HARDERR Mask */
+
+#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< CoreDebug DEMCR: VC_INTERR Position */
+#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< CoreDebug DEMCR: VC_INTERR Mask */
+
+#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< CoreDebug DEMCR: VC_BUSERR Position */
+#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< CoreDebug DEMCR: VC_BUSERR Mask */
+
+#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< CoreDebug DEMCR: VC_STATERR Position */
+#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< CoreDebug DEMCR: VC_STATERR Mask */
+
+#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< CoreDebug DEMCR: VC_CHKERR Position */
+#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< CoreDebug DEMCR: VC_CHKERR Mask */
+
+#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< CoreDebug DEMCR: VC_NOCPERR Position */
+#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< CoreDebug DEMCR: VC_NOCPERR Mask */
+
+#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< CoreDebug DEMCR: VC_MMERR Position */
+#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< CoreDebug DEMCR: VC_MMERR Mask */
+
+#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< CoreDebug DEMCR: VC_CORERESET Position */
+#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< CoreDebug DEMCR: VC_CORERESET Mask */
+
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
+#define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
+#define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
+#define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
+#define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address */
+#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
+#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
+#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Base Address */
+
+#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register not in SCB */
+#define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct */
+#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct */
+#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
+#define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct */
+#define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct */
+#define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct */
+#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration struct */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit */
+  #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit */
+#endif
+
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Debug Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+  #define NVIC_GetActive              __NVIC_GetActive
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* The following EXC_RETURN values are saved the LR on exception entry */
+#define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */
+#define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */
+#define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */
+
+
+/**
+  \brief   Set Priority Grouping
+  \details Sets the priority grouping field using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
+  SCB->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping
+  \details Reads the priority grouping field from the NVIC Interrupt Controller.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
+{
+  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt
+  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+  /* ARM Application Note 321 states that the M3 does not require the architectural barrier */
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
+                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
+                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+
+/* ##########################  MPU functions  #################################### */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+
+#include "mpu_armv7.h"
+
+#endif
+
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+    return 0U;           /* No FPU */
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+/* ##################################### Debug In/Output function ########################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_core_DebugFunctions ITM Functions
+  \brief    Functions that access the ITM debug interface.
+  @{
+ */
+
+extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receive characters. */
+#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
+
+
+/**
+  \brief   ITM Send Character
+  \details Transmits a character via the ITM channel 0, and
+           \li Just returns when no debugger is connected that has booked the output.
+           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
+  \param [in]     ch  Character to transmit.
+  \returns            Character to transmit.
+ */
+__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
+{
+  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
+      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
+  {
+    while (ITM->PORT[0U].u32 == 0UL)
+    {
+      __NOP();
+    }
+    ITM->PORT[0U].u8 = (uint8_t)ch;
+  }
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Receive Character
+  \details Inputs a character via the external variable \ref ITM_RxBuffer.
+  \return             Received character.
+  \return         -1  No character pending.
+ */
+__STATIC_INLINE int32_t ITM_ReceiveChar (void)
+{
+  int32_t ch = -1;                           /* no character available */
+
+  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
+  {
+    ch = ITM_RxBuffer;
+    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
+  }
+
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Check Character
+  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
+  \return          0  No character available.
+  \return          1  Character available.
+ */
+__STATIC_INLINE int32_t ITM_CheckChar (void)
+{
+
+  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
+  {
+    return (0);                              /* no character available */
+  }
+  else
+  {
+    return (1);                              /*    character available */
+  }
+}
+
+/*@} end of CMSIS_core_DebugFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM3_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm33.h b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm33.h
new file mode 100644
index 0000000..18a2e6f
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm33.h
@@ -0,0 +1,3277 @@
+/**************************************************************************//**
+ * @file     core_cm33.h
+ * @brief    CMSIS Cortex-M33 Core Peripheral Access Layer Header File
+ * @version  V5.2.3
+ * @date     13. October 2021
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include                        /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header                   /* treat file as system include file */
+#elif defined ( __GNUC__ )
+  #pragma GCC diagnostic ignored "-Wpedantic"   /* disable pedantic warning due to unnamed structs/unions */
+#endif
+
+#ifndef __CORE_CM33_H_GENERIC
+#define __CORE_CM33_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_M33
+  @{
+ */
+
+#include "cmsis_version.h"
+
+/*  CMSIS CM33 definitions */
+#define __CM33_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                   /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __CM33_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                    /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __CM33_CMSIS_VERSION       ((__CM33_CMSIS_VERSION_MAIN << 16U) | \
+                                     __CM33_CMSIS_VERSION_SUB           )      /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                 (33U)                                       /*!< Cortex-M Core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions.
+*/
+#if defined ( __CC_ARM )
+  #if defined (__TARGET_FPU_VFP)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
+    #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined (__ARM_FP)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
+    #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
+    #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined (__ARMVFP__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
+    #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined (__TI_VFP_SUPPORT__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined (__FPU_VFP__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM33_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_CM33_H_DEPENDANT
+#define __CORE_CM33_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __CM33_REV
+    #define __CM33_REV                0x0000U
+    #warning "__CM33_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __FPU_PRESENT
+    #define __FPU_PRESENT             0U
+    #warning "__FPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __SAUREGION_PRESENT
+    #define __SAUREGION_PRESENT       0U
+    #warning "__SAUREGION_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __DSP_PRESENT
+    #define __DSP_PRESENT             0U
+    #warning "__DSP_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __VTOR_PRESENT
+    #define __VTOR_PRESENT             1U
+    #warning "__VTOR_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          3U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group Cortex_M33 */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core Debug Register
+  - Core MPU Register
+  - Core SAU Register
+  - Core FPU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+#define APSR_Q_Pos                         27U                                            /*!< APSR: Q Position */
+#define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR: Q Mask */
+
+#define APSR_GE_Pos                        16U                                            /*!< APSR: GE Position */
+#define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR: GE Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
+#define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
+
+#define xPSR_IT_Pos                        25U                                            /*!< xPSR: IT Position */
+#define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR: IT Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_GE_Pos                        16U                                            /*!< xPSR: GE Position */
+#define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR: GE Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack-pointer select */
+    uint32_t FPCA:1;                     /*!< bit:      2  Floating-point context active */
+    uint32_t SFPA:1;                     /*!< bit:      3  Secure floating-point active */
+    uint32_t _reserved1:28;              /*!< bit:  4..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SFPA_Pos                    3U                                            /*!< CONTROL: SFPA Position */
+#define CONTROL_SFPA_Msk                   (1UL << CONTROL_SFPA_Pos)                      /*!< CONTROL: SFPA Mask */
+
+#define CONTROL_FPCA_Pos                    2U                                            /*!< CONTROL: FPCA Position */
+#define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONTROL: FPCA Mask */
+
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[16U];              /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[16U];
+  __IOM uint32_t ICER[16U];              /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RSERVED1[16U];
+  __IOM uint32_t ISPR[16U];              /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[16U];
+  __IOM uint32_t ICPR[16U];              /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[16U];
+  __IOM uint32_t IABR[16U];              /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
+        uint32_t RESERVED4[16U];
+  __IOM uint32_t ITNS[16U];              /*!< Offset: 0x280 (R/W)  Interrupt Non-Secure State Register */
+        uint32_t RESERVED5[16U];
+  __IOM uint8_t  IPR[496U];              /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
+        uint32_t RESERVED6[580U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
+}  NVIC_Type;
+
+/* Software Triggered Interrupt Register Definitions */
+#define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: INTLINESNUM Position */
+#define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+  __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+  __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register */
+  __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
+  __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
+  __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register */
+  __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
+  __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register */
+  __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
+  __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
+  __IM  uint32_t ID_AFR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
+  __IM  uint32_t ID_MMFR[4U];            /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
+  __IM  uint32_t ID_ISAR[6U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register */
+  __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
+  __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
+  __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
+  __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
+  __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register */
+  __IOM uint32_t NSACR;                  /*!< Offset: 0x08C (R/W)  Non-Secure Access Control Register */
+        uint32_t RESERVED7[21U];
+  __IOM uint32_t SFSR;                   /*!< Offset: 0x0E4 (R/W)  Secure Fault Status Register */
+  __IOM uint32_t SFAR;                   /*!< Offset: 0x0E8 (R/W)  Secure Fault Address Register */
+        uint32_t RESERVED3[69U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Register */
+        uint32_t RESERVED4[15U];
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1 */
+  __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2 */
+        uint32_t RESERVED5[1U];
+  __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
+        uint32_t RESERVED6[1U];
+  __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU */
+  __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC */
+  __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
+  __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
+  __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
+  __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
+  __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by MVA to PoC */
+  __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by Set-way */
+  __OM  uint32_t BPIALL;                 /*!< Offset: 0x278 ( /W)  Branch Predictor Invalidate All */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_PENDNMISET_Pos            31U                                            /*!< SCB ICSR: PENDNMISET Position */
+#define SCB_ICSR_PENDNMISET_Msk            (1UL << SCB_ICSR_PENDNMISET_Pos)               /*!< SCB ICSR: PENDNMISET Mask */
+
+#define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */
+#define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */
+
+#define SCB_ICSR_PENDNMICLR_Pos            30U                                            /*!< SCB ICSR: PENDNMICLR Position */
+#define SCB_ICSR_PENDNMICLR_Msk            (1UL << SCB_ICSR_PENDNMICLR_Pos)               /*!< SCB ICSR: PENDNMICLR Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_STTNS_Pos                 24U                                            /*!< SCB ICSR: STTNS Position (Security Extension) */
+#define SCB_ICSR_STTNS_Msk                 (1UL << SCB_ICSR_STTNS_Pos)                    /*!< SCB ICSR: STTNS Mask (Security Extension) */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
+#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Vector Table Offset Register Definitions */
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_PRIS_Pos                 14U                                            /*!< SCB AIRCR: PRIS Position */
+#define SCB_AIRCR_PRIS_Msk                 (1UL << SCB_AIRCR_PRIS_Pos)                    /*!< SCB AIRCR: PRIS Mask */
+
+#define SCB_AIRCR_BFHFNMINS_Pos            13U                                            /*!< SCB AIRCR: BFHFNMINS Position */
+#define SCB_AIRCR_BFHFNMINS_Msk            (1UL << SCB_AIRCR_BFHFNMINS_Pos)               /*!< SCB AIRCR: BFHFNMINS Mask */
+
+#define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB AIRCR: PRIGROUP Position */
+#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB AIRCR: PRIGROUP Mask */
+
+#define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            /*!< SCB AIRCR: SYSRESETREQS Position */
+#define SCB_AIRCR_SYSRESETREQS_Msk         (1UL << SCB_AIRCR_SYSRESETREQS_Pos)            /*!< SCB AIRCR: SYSRESETREQS Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEPS_Pos              3U                                            /*!< SCB SCR: SLEEPDEEPS Position */
+#define SCB_SCR_SLEEPDEEPS_Msk             (1UL << SCB_SCR_SLEEPDEEPS_Pos)                /*!< SCB SCR: SLEEPDEEPS Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_BP_Pos                     18U                                            /*!< SCB CCR: BP Position */
+#define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB CCR: BP Mask */
+
+#define SCB_CCR_IC_Pos                     17U                                            /*!< SCB CCR: IC Position */
+#define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB CCR: IC Mask */
+
+#define SCB_CCR_DC_Pos                     16U                                            /*!< SCB CCR: DC Position */
+#define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB CCR: DC Mask */
+
+#define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            /*!< SCB CCR: STKOFHFNMIGN Position */
+#define SCB_CCR_STKOFHFNMIGN_Msk           (1UL << SCB_CCR_STKOFHFNMIGN_Pos)              /*!< SCB CCR: STKOFHFNMIGN Mask */
+
+#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
+#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
+
+#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
+#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
+#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            /*!< SCB SHCSR: HARDFAULTPENDED Position */
+#define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos)         /*!< SCB SHCSR: HARDFAULTPENDED Mask */
+
+#define SCB_SHCSR_SECUREFAULTPENDED_Pos    20U                                            /*!< SCB SHCSR: SECUREFAULTPENDED Position */
+#define SCB_SHCSR_SECUREFAULTPENDED_Msk    (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos)       /*!< SCB SHCSR: SECUREFAULTPENDED Mask */
+
+#define SCB_SHCSR_SECUREFAULTENA_Pos       19U                                            /*!< SCB SHCSR: SECUREFAULTENA Position */
+#define SCB_SHCSR_SECUREFAULTENA_Msk       (1UL << SCB_SHCSR_SECUREFAULTENA_Pos)          /*!< SCB SHCSR: SECUREFAULTENA Mask */
+
+#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB SHCSR: USGFAULTENA Position */
+#define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB SHCSR: USGFAULTENA Mask */
+
+#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB SHCSR: BUSFAULTENA Position */
+#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB SHCSR: BUSFAULTENA Mask */
+
+#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB SHCSR: MEMFAULTENA Position */
+#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB SHCSR: MEMFAULTENA Mask */
+
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB SHCSR: BUSFAULTPENDED Position */
+#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB SHCSR: BUSFAULTPENDED Mask */
+
+#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB SHCSR: MEMFAULTPENDED Position */
+#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB SHCSR: MEMFAULTPENDED Mask */
+
+#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB SHCSR: USGFAULTPENDED Position */
+#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB SHCSR: USGFAULTPENDED Mask */
+
+#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
+#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
+
+#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
+#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
+
+#define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB SHCSR: MONITORACT Position */
+#define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB SHCSR: MONITORACT Mask */
+
+#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
+#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
+
+#define SCB_SHCSR_NMIACT_Pos                5U                                            /*!< SCB SHCSR: NMIACT Position */
+#define SCB_SHCSR_NMIACT_Msk               (1UL << SCB_SHCSR_NMIACT_Pos)                  /*!< SCB SHCSR: NMIACT Mask */
+
+#define SCB_SHCSR_SECUREFAULTACT_Pos        4U                                            /*!< SCB SHCSR: SECUREFAULTACT Position */
+#define SCB_SHCSR_SECUREFAULTACT_Msk       (1UL << SCB_SHCSR_SECUREFAULTACT_Pos)          /*!< SCB SHCSR: SECUREFAULTACT Mask */
+
+#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB SHCSR: USGFAULTACT Position */
+#define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB SHCSR: USGFAULTACT Mask */
+
+#define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            /*!< SCB SHCSR: HARDFAULTACT Position */
+#define SCB_SHCSR_HARDFAULTACT_Msk         (1UL << SCB_SHCSR_HARDFAULTACT_Pos)            /*!< SCB SHCSR: HARDFAULTACT Mask */
+
+#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB SHCSR: BUSFAULTACT Position */
+#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB SHCSR: BUSFAULTACT Mask */
+
+#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB SHCSR: MEMFAULTACT Position */
+#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB SHCSR: MEMFAULTACT Mask */
+
+/* SCB Configurable Fault Status Register Definitions */
+#define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB CFSR: Usage Fault Status Register Position */
+#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB CFSR: Usage Fault Status Register Mask */
+
+#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB CFSR: Bus Fault Status Register Position */
+#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB CFSR: Bus Fault Status Register Mask */
+
+#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
+#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
+
+/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_MMARVALID_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 7U)                 /*!< SCB CFSR (MMFSR): MMARVALID Position */
+#define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB CFSR (MMFSR): MMARVALID Mask */
+
+#define SCB_CFSR_MLSPERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 5U)                 /*!< SCB CFSR (MMFSR): MLSPERR Position */
+#define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB CFSR (MMFSR): MLSPERR Mask */
+
+#define SCB_CFSR_MSTKERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 4U)                 /*!< SCB CFSR (MMFSR): MSTKERR Position */
+#define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB CFSR (MMFSR): MSTKERR Mask */
+
+#define SCB_CFSR_MUNSTKERR_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 3U)                 /*!< SCB CFSR (MMFSR): MUNSTKERR Position */
+#define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */
+
+#define SCB_CFSR_DACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 1U)                 /*!< SCB CFSR (MMFSR): DACCVIOL Position */
+#define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB CFSR (MMFSR): DACCVIOL Mask */
+
+#define SCB_CFSR_IACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 0U)                 /*!< SCB CFSR (MMFSR): IACCVIOL Position */
+#define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB CFSR (MMFSR): IACCVIOL Mask */
+
+/* BusFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB CFSR (BFSR): BFARVALID Position */
+#define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB CFSR (BFSR): BFARVALID Mask */
+
+#define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB CFSR (BFSR): LSPERR Position */
+#define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB CFSR (BFSR): LSPERR Mask */
+
+#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB CFSR (BFSR): STKERR Position */
+#define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB CFSR (BFSR): STKERR Mask */
+
+#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB CFSR (BFSR): UNSTKERR Position */
+#define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB CFSR (BFSR): UNSTKERR Mask */
+
+#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB CFSR (BFSR): IMPRECISERR Position */
+#define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB CFSR (BFSR): IMPRECISERR Mask */
+
+#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB CFSR (BFSR): PRECISERR Position */
+#define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB CFSR (BFSR): PRECISERR Mask */
+
+#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB CFSR (BFSR): IBUSERR Position */
+#define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB CFSR (BFSR): IBUSERR Mask */
+
+/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB CFSR (UFSR): DIVBYZERO Position */
+#define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB CFSR (UFSR): DIVBYZERO Mask */
+
+#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB CFSR (UFSR): UNALIGNED Position */
+#define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB CFSR (UFSR): UNALIGNED Mask */
+
+#define SCB_CFSR_STKOF_Pos                (SCB_CFSR_USGFAULTSR_Pos + 4U)                  /*!< SCB CFSR (UFSR): STKOF Position */
+#define SCB_CFSR_STKOF_Msk                (1UL << SCB_CFSR_STKOF_Pos)                     /*!< SCB CFSR (UFSR): STKOF Mask */
+
+#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB CFSR (UFSR): NOCP Position */
+#define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB CFSR (UFSR): NOCP Mask */
+
+#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB CFSR (UFSR): INVPC Position */
+#define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB CFSR (UFSR): INVPC Mask */
+
+#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB CFSR (UFSR): INVSTATE Position */
+#define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB CFSR (UFSR): INVSTATE Mask */
+
+#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB CFSR (UFSR): UNDEFINSTR Position */
+#define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */
+
+/* SCB Hard Fault Status Register Definitions */
+#define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
+#define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
+
+#define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB HFSR: FORCED Position */
+#define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB HFSR: FORCED Mask */
+
+#define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB HFSR: VECTTBL Position */
+#define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB HFSR: VECTTBL Mask */
+
+/* SCB Debug Fault Status Register Definitions */
+#define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB DFSR: EXTERNAL Position */
+#define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB DFSR: EXTERNAL Mask */
+
+#define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB DFSR: VCATCH Position */
+#define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB DFSR: VCATCH Mask */
+
+#define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB DFSR: DWTTRAP Position */
+#define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB DFSR: DWTTRAP Mask */
+
+#define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB DFSR: BKPT Position */
+#define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB DFSR: BKPT Mask */
+
+#define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB DFSR: HALTED Position */
+#define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB DFSR: HALTED Mask */
+
+/* SCB Non-Secure Access Control Register Definitions */
+#define SCB_NSACR_CP11_Pos                 11U                                            /*!< SCB NSACR: CP11 Position */
+#define SCB_NSACR_CP11_Msk                 (1UL << SCB_NSACR_CP11_Pos)                    /*!< SCB NSACR: CP11 Mask */
+
+#define SCB_NSACR_CP10_Pos                 10U                                            /*!< SCB NSACR: CP10 Position */
+#define SCB_NSACR_CP10_Msk                 (1UL << SCB_NSACR_CP10_Pos)                    /*!< SCB NSACR: CP10 Mask */
+
+#define SCB_NSACR_CPn_Pos                   0U                                            /*!< SCB NSACR: CPn Position */
+#define SCB_NSACR_CPn_Msk                  (1UL /*<< SCB_NSACR_CPn_Pos*/)                 /*!< SCB NSACR: CPn Mask */
+
+/* SCB Cache Level ID Register Definitions */
+#define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB CLIDR: LoUU Position */
+#define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB CLIDR: LoUU Mask */
+
+#define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB CLIDR: LoC Position */
+#define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB CLIDR: LoC Mask */
+
+/* SCB Cache Type Register Definitions */
+#define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB CTR: Format Position */
+#define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB CTR: Format Mask */
+
+#define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB CTR: CWG Position */
+#define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB CTR: CWG Mask */
+
+#define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB CTR: ERG Position */
+#define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB CTR: ERG Mask */
+
+#define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB CTR: DminLine Position */
+#define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB CTR: DminLine Mask */
+
+#define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB CTR: ImInLine Position */
+#define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB CTR: ImInLine Mask */
+
+/* SCB Cache Size ID Register Definitions */
+#define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB CCSIDR: WT Position */
+#define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB CCSIDR: WT Mask */
+
+#define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB CCSIDR: WB Position */
+#define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB CCSIDR: WB Mask */
+
+#define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB CCSIDR: RA Position */
+#define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB CCSIDR: RA Mask */
+
+#define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB CCSIDR: WA Position */
+#define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB CCSIDR: WA Mask */
+
+#define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB CCSIDR: NumSets Position */
+#define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB CCSIDR: NumSets Mask */
+
+#define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB CCSIDR: Associativity Position */
+#define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB CCSIDR: Associativity Mask */
+
+#define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB CCSIDR: LineSize Position */
+#define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB CCSIDR: LineSize Mask */
+
+/* SCB Cache Size Selection Register Definitions */
+#define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB CSSELR: Level Position */
+#define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB CSSELR: Level Mask */
+
+#define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB CSSELR: InD Position */
+#define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB CSSELR: InD Mask */
+
+/* SCB Software Triggered Interrupt Register Definitions */
+#define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB STIR: INTID Position */
+#define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB STIR: INTID Mask */
+
+/* SCB D-Cache Invalidate by Set-way Register Definitions */
+#define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB DCISW: Way Position */
+#define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB DCISW: Way Mask */
+
+#define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB DCISW: Set Position */
+#define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB DCISW: Set Mask */
+
+/* SCB D-Cache Clean by Set-way Register Definitions */
+#define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB DCCSW: Way Position */
+#define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB DCCSW: Way Mask */
+
+#define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB DCCSW: Set Position */
+#define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB DCCSW: Set Mask */
+
+/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
+#define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB DCCISW: Way Position */
+#define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB DCCISW: Way Mask */
+
+#define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB DCCISW: Set Position */
+#define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB DCCISW: Set Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
+  \brief    Type definitions for the System Control and ID Register not in the SCB
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control and ID Register not in the SCB.
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register */
+  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
+  __IOM uint32_t CPPWR;                  /*!< Offset: 0x00C (R/W)  Coprocessor Power Control  Register */
+} SCnSCB_Type;
+
+/* Interrupt Controller Type Register Definitions */
+#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: INTLINESNUM Position */
+#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_SCnotSCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
+  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
+ */
+typedef struct
+{
+  __OM  union
+  {
+    __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
+    __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
+    __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
+  }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
+        uint32_t RESERVED0[864U];
+  __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
+        uint32_t RESERVED1[15U];
+  __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
+        uint32_t RESERVED2[15U];
+  __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
+        uint32_t RESERVED3[32U];
+        uint32_t RESERVED4[43U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
+        uint32_t RESERVED5[1U];
+  __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  ITM Device Architecture Register */
+        uint32_t RESERVED6[4U];
+  __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */
+  __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */
+  __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */
+  __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */
+  __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */
+  __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */
+  __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */
+  __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */
+  __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */
+  __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */
+  __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */
+  __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */
+} ITM_Type;
+
+/* ITM Stimulus Port Register Definitions */
+#define ITM_STIM_DISABLED_Pos               1U                                            /*!< ITM STIM: DISABLED Position */
+#define ITM_STIM_DISABLED_Msk              (0x1UL << ITM_STIM_DISABLED_Pos)               /*!< ITM STIM: DISABLED Mask */
+
+#define ITM_STIM_FIFOREADY_Pos              0U                                            /*!< ITM STIM: FIFOREADY Position */
+#define ITM_STIM_FIFOREADY_Msk             (0x1UL /*<< ITM_STIM_FIFOREADY_Pos*/)          /*!< ITM STIM: FIFOREADY Mask */
+
+/* ITM Trace Privilege Register Definitions */
+#define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
+#define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM TPR: PRIVMASK Mask */
+
+/* ITM Trace Control Register Definitions */
+#define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
+#define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM TCR: BUSY Mask */
+
+#define ITM_TCR_TRACEBUSID_Pos             16U                                            /*!< ITM TCR: ATBID Position */
+#define ITM_TCR_TRACEBUSID_Msk             (0x7FUL << ITM_TCR_TRACEBUSID_Pos)             /*!< ITM TCR: ATBID Mask */
+
+#define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM TCR: Global timestamp frequency Position */
+#define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM TCR: Global timestamp frequency Mask */
+
+#define ITM_TCR_TSPRESCALE_Pos              8U                                            /*!< ITM TCR: TSPRESCALE Position */
+#define ITM_TCR_TSPRESCALE_Msk             (3UL << ITM_TCR_TSPRESCALE_Pos)                /*!< ITM TCR: TSPRESCALE Mask */
+
+#define ITM_TCR_STALLENA_Pos                5U                                            /*!< ITM TCR: STALLENA Position */
+#define ITM_TCR_STALLENA_Msk               (1UL << ITM_TCR_STALLENA_Pos)                  /*!< ITM TCR: STALLENA Mask */
+
+#define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM TCR: SWOENA Position */
+#define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM TCR: SWOENA Mask */
+
+#define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM TCR: DWTENA Position */
+#define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM TCR: DWTENA Mask */
+
+#define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM TCR: SYNCENA Position */
+#define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM TCR: SYNCENA Mask */
+
+#define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM TCR: TSENA Position */
+#define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM TCR: TSENA Mask */
+
+#define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM TCR: ITM Enable bit Position */
+#define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM TCR: ITM Enable bit Mask */
+
+/* ITM Lock Status Register Definitions */
+#define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM LSR: ByteAcc Position */
+#define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM LSR: ByteAcc Mask */
+
+#define ITM_LSR_Access_Pos                  1U                                            /*!< ITM LSR: Access Position */
+#define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM LSR: Access Mask */
+
+#define ITM_LSR_Present_Pos                 0U                                            /*!< ITM LSR: Present Position */
+#define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM LSR: Present Mask */
+
+/*@}*/ /* end of group CMSIS_ITM */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
+  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
+  __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
+  __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
+  __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Register */
+  __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
+  __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
+  __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Register */
+  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
+  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
+        uint32_t RESERVED1[1U];
+  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
+        uint32_t RESERVED3[1U];
+  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
+        uint32_t RESERVED4[1U];
+  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
+        uint32_t RESERVED5[1U];
+  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
+        uint32_t RESERVED6[1U];
+  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
+        uint32_t RESERVED7[1U];
+  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
+        uint32_t RESERVED8[1U];
+  __IOM uint32_t COMP4;                  /*!< Offset: 0x060 (R/W)  Comparator Register 4 */
+        uint32_t RESERVED9[1U];
+  __IOM uint32_t FUNCTION4;              /*!< Offset: 0x068 (R/W)  Function Register 4 */
+        uint32_t RESERVED10[1U];
+  __IOM uint32_t COMP5;                  /*!< Offset: 0x070 (R/W)  Comparator Register 5 */
+        uint32_t RESERVED11[1U];
+  __IOM uint32_t FUNCTION5;              /*!< Offset: 0x078 (R/W)  Function Register 5 */
+        uint32_t RESERVED12[1U];
+  __IOM uint32_t COMP6;                  /*!< Offset: 0x080 (R/W)  Comparator Register 6 */
+        uint32_t RESERVED13[1U];
+  __IOM uint32_t FUNCTION6;              /*!< Offset: 0x088 (R/W)  Function Register 6 */
+        uint32_t RESERVED14[1U];
+  __IOM uint32_t COMP7;                  /*!< Offset: 0x090 (R/W)  Comparator Register 7 */
+        uint32_t RESERVED15[1U];
+  __IOM uint32_t FUNCTION7;              /*!< Offset: 0x098 (R/W)  Function Register 7 */
+        uint32_t RESERVED16[1U];
+  __IOM uint32_t COMP8;                  /*!< Offset: 0x0A0 (R/W)  Comparator Register 8 */
+        uint32_t RESERVED17[1U];
+  __IOM uint32_t FUNCTION8;              /*!< Offset: 0x0A8 (R/W)  Function Register 8 */
+        uint32_t RESERVED18[1U];
+  __IOM uint32_t COMP9;                  /*!< Offset: 0x0B0 (R/W)  Comparator Register 9 */
+        uint32_t RESERVED19[1U];
+  __IOM uint32_t FUNCTION9;              /*!< Offset: 0x0B8 (R/W)  Function Register 9 */
+        uint32_t RESERVED20[1U];
+  __IOM uint32_t COMP10;                 /*!< Offset: 0x0C0 (R/W)  Comparator Register 10 */
+        uint32_t RESERVED21[1U];
+  __IOM uint32_t FUNCTION10;             /*!< Offset: 0x0C8 (R/W)  Function Register 10 */
+        uint32_t RESERVED22[1U];
+  __IOM uint32_t COMP11;                 /*!< Offset: 0x0D0 (R/W)  Comparator Register 11 */
+        uint32_t RESERVED23[1U];
+  __IOM uint32_t FUNCTION11;             /*!< Offset: 0x0D8 (R/W)  Function Register 11 */
+        uint32_t RESERVED24[1U];
+  __IOM uint32_t COMP12;                 /*!< Offset: 0x0E0 (R/W)  Comparator Register 12 */
+        uint32_t RESERVED25[1U];
+  __IOM uint32_t FUNCTION12;             /*!< Offset: 0x0E8 (R/W)  Function Register 12 */
+        uint32_t RESERVED26[1U];
+  __IOM uint32_t COMP13;                 /*!< Offset: 0x0F0 (R/W)  Comparator Register 13 */
+        uint32_t RESERVED27[1U];
+  __IOM uint32_t FUNCTION13;             /*!< Offset: 0x0F8 (R/W)  Function Register 13 */
+        uint32_t RESERVED28[1U];
+  __IOM uint32_t COMP14;                 /*!< Offset: 0x100 (R/W)  Comparator Register 14 */
+        uint32_t RESERVED29[1U];
+  __IOM uint32_t FUNCTION14;             /*!< Offset: 0x108 (R/W)  Function Register 14 */
+        uint32_t RESERVED30[1U];
+  __IOM uint32_t COMP15;                 /*!< Offset: 0x110 (R/W)  Comparator Register 15 */
+        uint32_t RESERVED31[1U];
+  __IOM uint32_t FUNCTION15;             /*!< Offset: 0x118 (R/W)  Function Register 15 */
+        uint32_t RESERVED32[934U];
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
+        uint32_t RESERVED33[1U];
+  __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  Device Architecture Register */
+} DWT_Type;
+
+/* DWT Control Register Definitions */
+#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
+#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
+
+#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
+#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
+
+#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
+#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
+
+#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
+#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
+
+#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
+#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
+
+#define DWT_CTRL_CYCDISS_Pos               23U                                         /*!< DWT CTRL: CYCDISS Position */
+#define DWT_CTRL_CYCDISS_Msk               (0x1UL << DWT_CTRL_CYCDISS_Pos)             /*!< DWT CTRL: CYCDISS Mask */
+
+#define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTRL: CYCEVTENA Position */
+#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTRL: CYCEVTENA Mask */
+
+#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTRL: FOLDEVTENA Position */
+#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTRL: FOLDEVTENA Mask */
+
+#define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTRL: LSUEVTENA Position */
+#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTRL: LSUEVTENA Mask */
+
+#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTRL: SLEEPEVTENA Position */
+#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTRL: SLEEPEVTENA Mask */
+
+#define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTRL: EXCEVTENA Position */
+#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTRL: EXCEVTENA Mask */
+
+#define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTRL: CPIEVTENA Position */
+#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTRL: CPIEVTENA Mask */
+
+#define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTRL: EXCTRCENA Position */
+#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTRL: EXCTRCENA Mask */
+
+#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTRL: PCSAMPLENA Position */
+#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTRL: PCSAMPLENA Mask */
+
+#define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTRL: SYNCTAP Position */
+#define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTRL: SYNCTAP Mask */
+
+#define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTRL: CYCTAP Position */
+#define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTRL: CYCTAP Mask */
+
+#define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTRL: POSTINIT Position */
+#define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTRL: POSTINIT Mask */
+
+#define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTRL: POSTPRESET Position */
+#define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTRL: POSTPRESET Mask */
+
+#define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTRL: CYCCNTENA Position */
+#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTRL: CYCCNTENA Mask */
+
+/* DWT CPI Count Register Definitions */
+#define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPICNT: CPICNT Position */
+#define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPICNT: CPICNT Mask */
+
+/* DWT Exception Overhead Count Register Definitions */
+#define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXCCNT: EXCCNT Position */
+#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXCCNT: EXCCNT Mask */
+
+/* DWT Sleep Count Register Definitions */
+#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLEEPCNT: SLEEPCNT Position */
+#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLEEPCNT: SLEEPCNT Mask */
+
+/* DWT LSU Count Register Definitions */
+#define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSUCNT: LSUCNT Position */
+#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSUCNT: LSUCNT Mask */
+
+/* DWT Folded-instruction Count Register Definitions */
+#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOLDCNT: FOLDCNT Position */
+#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOLDCNT: FOLDCNT Mask */
+
+/* DWT Comparator Function Register Definitions */
+#define DWT_FUNCTION_ID_Pos                27U                                         /*!< DWT FUNCTION: ID Position */
+#define DWT_FUNCTION_ID_Msk                (0x1FUL << DWT_FUNCTION_ID_Pos)             /*!< DWT FUNCTION: ID Mask */
+
+#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
+#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
+
+#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
+#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
+
+#define DWT_FUNCTION_ACTION_Pos             4U                                         /*!< DWT FUNCTION: ACTION Position */
+#define DWT_FUNCTION_ACTION_Msk            (0x1UL << DWT_FUNCTION_ACTION_Pos)          /*!< DWT FUNCTION: ACTION Mask */
+
+#define DWT_FUNCTION_MATCH_Pos              0U                                         /*!< DWT FUNCTION: MATCH Position */
+#define DWT_FUNCTION_MATCH_Msk             (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/)       /*!< DWT FUNCTION: MATCH Mask */
+
+/*@}*/ /* end of group CMSIS_DWT */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
+  \brief    Type definitions for the Trace Port Interface (TPI)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Trace Port Interface Register (TPI).
+ */
+typedef struct
+{
+  __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
+  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Register */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
+        uint32_t RESERVED1[55U];
+  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
+        uint32_t RESERVED2[131U];
+  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
+  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
+  __IOM uint32_t PSCR;                   /*!< Offset: 0x308 (R/W)  Periodic Synchronization Control Register */
+        uint32_t RESERVED3[759U];
+  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
+  __IM  uint32_t ITFTTD0;                /*!< Offset: 0xEEC (R/ )  Integration Test FIFO Test Data 0 Register */
+  __IOM uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/W)  Integration Test ATB Control Register 2 */
+        uint32_t RESERVED4[1U];
+  __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  Integration Test ATB Control Register 0 */
+  __IM  uint32_t ITFTTD1;                /*!< Offset: 0xEFC (R/ )  Integration Test FIFO Test Data 1 Register */
+  __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
+        uint32_t RESERVED5[39U];
+  __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
+  __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
+        uint32_t RESERVED7[8U];
+  __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  Device Configuration Register */
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  Device Type Identifier Register */
+} TPI_Type;
+
+/* TPI Asynchronous Clock Prescaler Register Definitions */
+#define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACPR: PRESCALER Position */
+#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACPR: PRESCALER Mask */
+
+/* TPI Selected Pin Protocol Register Definitions */
+#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
+#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
+
+/* TPI Formatter and Flush Status Register Definitions */
+#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
+#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
+
+#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
+#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
+
+#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
+#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
+
+#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
+#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
+
+/* TPI Formatter and Flush Control Register Definitions */
+#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
+#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
+
+#define TPI_FFCR_FOnMan_Pos                 6U                                         /*!< TPI FFCR: FOnMan Position */
+#define TPI_FFCR_FOnMan_Msk                (0x1UL << TPI_FFCR_FOnMan_Pos)              /*!< TPI FFCR: FOnMan Mask */
+
+#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
+#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
+
+/* TPI TRIGGER Register Definitions */
+#define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRIGGER: TRIGGER Position */
+#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRIGGER: TRIGGER Mask */
+
+/* TPI Integration Test FIFO Test Data 0 Register Definitions */
+#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos    29U                                         /*!< TPI ITFTTD0: ATB Interface 2 ATVALIDPosition */
+#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk    (0x3UL << TPI_ITFTTD0_ATB_IF2_ATVALID_Pos)  /*!< TPI ITFTTD0: ATB Interface 2 ATVALID Mask */
+
+#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos  27U                                         /*!< TPI ITFTTD0: ATB Interface 2 byte count Position */
+#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk  (0x3UL << TPI_ITFTTD0_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 2 byte count Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos    26U                                         /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Position */
+#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk    (0x3UL << TPI_ITFTTD0_ATB_IF1_ATVALID_Pos)  /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos  24U                                         /*!< TPI ITFTTD0: ATB Interface 1 byte count Position */
+#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk  (0x3UL << TPI_ITFTTD0_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 1 byte countt Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_data2_Pos      16U                                         /*!< TPI ITFTTD0: ATB Interface 1 data2 Position */
+#define TPI_ITFTTD0_ATB_IF1_data2_Msk      (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos)   /*!< TPI ITFTTD0: ATB Interface 1 data2 Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_data1_Pos       8U                                         /*!< TPI ITFTTD0: ATB Interface 1 data1 Position */
+#define TPI_ITFTTD0_ATB_IF1_data1_Msk      (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos)   /*!< TPI ITFTTD0: ATB Interface 1 data1 Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_data0_Pos       0U                                          /*!< TPI ITFTTD0: ATB Interface 1 data0 Position */
+#define TPI_ITFTTD0_ATB_IF1_data0_Msk      (0xFFUL /*<< TPI_ITFTTD0_ATB_IF1_data0_Pos*/) /*!< TPI ITFTTD0: ATB Interface 1 data0 Mask */
+
+/* TPI Integration Test ATB Control Register 2 Register Definitions */
+#define TPI_ITATBCTR2_AFVALID2S_Pos         1U                                         /*!< TPI ITATBCTR2: AFVALID2S Position */
+#define TPI_ITATBCTR2_AFVALID2S_Msk        (0x1UL << TPI_ITATBCTR2_AFVALID2S_Pos)      /*!< TPI ITATBCTR2: AFVALID2SS Mask */
+
+#define TPI_ITATBCTR2_AFVALID1S_Pos         1U                                         /*!< TPI ITATBCTR2: AFVALID1S Position */
+#define TPI_ITATBCTR2_AFVALID1S_Msk        (0x1UL << TPI_ITATBCTR2_AFVALID1S_Pos)      /*!< TPI ITATBCTR2: AFVALID1SS Mask */
+
+#define TPI_ITATBCTR2_ATREADY2S_Pos         0U                                         /*!< TPI ITATBCTR2: ATREADY2S Position */
+#define TPI_ITATBCTR2_ATREADY2S_Msk        (0x1UL /*<< TPI_ITATBCTR2_ATREADY2S_Pos*/)  /*!< TPI ITATBCTR2: ATREADY2S Mask */
+
+#define TPI_ITATBCTR2_ATREADY1S_Pos         0U                                         /*!< TPI ITATBCTR2: ATREADY1S Position */
+#define TPI_ITATBCTR2_ATREADY1S_Msk        (0x1UL /*<< TPI_ITATBCTR2_ATREADY1S_Pos*/)  /*!< TPI ITATBCTR2: ATREADY1S Mask */
+
+/* TPI Integration Test FIFO Test Data 1 Register Definitions */
+#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos    29U                                         /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Position */
+#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk    (0x3UL << TPI_ITFTTD1_ATB_IF2_ATVALID_Pos)  /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos  27U                                         /*!< TPI ITFTTD1: ATB Interface 2 byte count Position */
+#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk  (0x3UL << TPI_ITFTTD1_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 2 byte count Mask */
+
+#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos    26U                                         /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Position */
+#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk    (0x3UL << TPI_ITFTTD1_ATB_IF1_ATVALID_Pos)  /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Mask */
+
+#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos  24U                                         /*!< TPI ITFTTD1: ATB Interface 1 byte count Position */
+#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk  (0x3UL << TPI_ITFTTD1_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 1 byte countt Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_data2_Pos      16U                                         /*!< TPI ITFTTD1: ATB Interface 2 data2 Position */
+#define TPI_ITFTTD1_ATB_IF2_data2_Msk      (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos)   /*!< TPI ITFTTD1: ATB Interface 2 data2 Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_data1_Pos       8U                                         /*!< TPI ITFTTD1: ATB Interface 2 data1 Position */
+#define TPI_ITFTTD1_ATB_IF2_data1_Msk      (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos)   /*!< TPI ITFTTD1: ATB Interface 2 data1 Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_data0_Pos       0U                                          /*!< TPI ITFTTD1: ATB Interface 2 data0 Position */
+#define TPI_ITFTTD1_ATB_IF2_data0_Msk      (0xFFUL /*<< TPI_ITFTTD1_ATB_IF2_data0_Pos*/) /*!< TPI ITFTTD1: ATB Interface 2 data0 Mask */
+
+/* TPI Integration Test ATB Control Register 0 Definitions */
+#define TPI_ITATBCTR0_AFVALID2S_Pos         1U                                         /*!< TPI ITATBCTR0: AFVALID2S Position */
+#define TPI_ITATBCTR0_AFVALID2S_Msk        (0x1UL << TPI_ITATBCTR0_AFVALID2S_Pos)      /*!< TPI ITATBCTR0: AFVALID2SS Mask */
+
+#define TPI_ITATBCTR0_AFVALID1S_Pos         1U                                         /*!< TPI ITATBCTR0: AFVALID1S Position */
+#define TPI_ITATBCTR0_AFVALID1S_Msk        (0x1UL << TPI_ITATBCTR0_AFVALID1S_Pos)      /*!< TPI ITATBCTR0: AFVALID1SS Mask */
+
+#define TPI_ITATBCTR0_ATREADY2S_Pos         0U                                         /*!< TPI ITATBCTR0: ATREADY2S Position */
+#define TPI_ITATBCTR0_ATREADY2S_Msk        (0x1UL /*<< TPI_ITATBCTR0_ATREADY2S_Pos*/)  /*!< TPI ITATBCTR0: ATREADY2S Mask */
+
+#define TPI_ITATBCTR0_ATREADY1S_Pos         0U                                         /*!< TPI ITATBCTR0: ATREADY1S Position */
+#define TPI_ITATBCTR0_ATREADY1S_Msk        (0x1UL /*<< TPI_ITATBCTR0_ATREADY1S_Pos*/)  /*!< TPI ITATBCTR0: ATREADY1S Mask */
+
+/* TPI Integration Mode Control Register Definitions */
+#define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITCTRL: Mode Position */
+#define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
+
+/* TPI DEVID Register Definitions */
+#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
+#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
+
+#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
+#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
+
+#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
+#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
+
+#define TPI_DEVID_FIFOSZ_Pos                6U                                         /*!< TPI DEVID: FIFOSZ Position */
+#define TPI_DEVID_FIFOSZ_Msk               (0x7UL << TPI_DEVID_FIFOSZ_Pos)             /*!< TPI DEVID: FIFOSZ Mask */
+
+#define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEVID: NrTraceInput Position */
+#define TPI_DEVID_NrTraceInput_Msk         (0x3FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEVID: NrTraceInput Mask */
+
+/* TPI DEVTYPE Register Definitions */
+#define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
+
+#define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
+/*@}*/ /* end of group CMSIS_TPI */
+
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  MPU Region Limit Address Register */
+  __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Region Base Address Register Alias 1 */
+  __IOM uint32_t RLAR_A1;                /*!< Offset: 0x018 (R/W)  MPU Region Limit Address Register Alias 1 */
+  __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Region Base Address Register Alias 2 */
+  __IOM uint32_t RLAR_A2;                /*!< Offset: 0x020 (R/W)  MPU Region Limit Address Register Alias 2 */
+  __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Region Base Address Register Alias 3 */
+  __IOM uint32_t RLAR_A3;                /*!< Offset: 0x028 (R/W)  MPU Region Limit Address Register Alias 3 */
+        uint32_t RESERVED0[1];
+  union {
+  __IOM uint32_t MAIR[2];
+  struct {
+  __IOM uint32_t MAIR0;                  /*!< Offset: 0x030 (R/W)  MPU Memory Attribute Indirection Register 0 */
+  __IOM uint32_t MAIR1;                  /*!< Offset: 0x034 (R/W)  MPU Memory Attribute Indirection Register 1 */
+  };
+  };
+} MPU_Type;
+
+#define MPU_TYPE_RALIASES                  4U
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_BASE_Pos                   5U                                            /*!< MPU RBAR: BASE Position */
+#define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL << MPU_RBAR_BASE_Pos)             /*!< MPU RBAR: BASE Mask */
+
+#define MPU_RBAR_SH_Pos                     3U                                            /*!< MPU RBAR: SH Position */
+#define MPU_RBAR_SH_Msk                    (0x3UL << MPU_RBAR_SH_Pos)                     /*!< MPU RBAR: SH Mask */
+
+#define MPU_RBAR_AP_Pos                     1U                                            /*!< MPU RBAR: AP Position */
+#define MPU_RBAR_AP_Msk                    (0x3UL << MPU_RBAR_AP_Pos)                     /*!< MPU RBAR: AP Mask */
+
+#define MPU_RBAR_XN_Pos                     0U                                            /*!< MPU RBAR: XN Position */
+#define MPU_RBAR_XN_Msk                    (01UL /*<< MPU_RBAR_XN_Pos*/)                  /*!< MPU RBAR: XN Mask */
+
+/* MPU Region Limit Address Register Definitions */
+#define MPU_RLAR_LIMIT_Pos                  5U                                            /*!< MPU RLAR: LIMIT Position */
+#define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos)            /*!< MPU RLAR: LIMIT Mask */
+
+#define MPU_RLAR_AttrIndx_Pos               1U                                            /*!< MPU RLAR: AttrIndx Position */
+#define MPU_RLAR_AttrIndx_Msk              (0x7UL << MPU_RLAR_AttrIndx_Pos)               /*!< MPU RLAR: AttrIndx Mask */
+
+#define MPU_RLAR_EN_Pos                     0U                                            /*!< MPU RLAR: Region enable bit Position */
+#define MPU_RLAR_EN_Msk                    (1UL /*<< MPU_RLAR_EN_Pos*/)                   /*!< MPU RLAR: Region enable bit Disable Mask */
+
+/* MPU Memory Attribute Indirection Register 0 Definitions */
+#define MPU_MAIR0_Attr3_Pos                24U                                            /*!< MPU MAIR0: Attr3 Position */
+#define MPU_MAIR0_Attr3_Msk                (0xFFUL << MPU_MAIR0_Attr3_Pos)                /*!< MPU MAIR0: Attr3 Mask */
+
+#define MPU_MAIR0_Attr2_Pos                16U                                            /*!< MPU MAIR0: Attr2 Position */
+#define MPU_MAIR0_Attr2_Msk                (0xFFUL << MPU_MAIR0_Attr2_Pos)                /*!< MPU MAIR0: Attr2 Mask */
+
+#define MPU_MAIR0_Attr1_Pos                 8U                                            /*!< MPU MAIR0: Attr1 Position */
+#define MPU_MAIR0_Attr1_Msk                (0xFFUL << MPU_MAIR0_Attr1_Pos)                /*!< MPU MAIR0: Attr1 Mask */
+
+#define MPU_MAIR0_Attr0_Pos                 0U                                            /*!< MPU MAIR0: Attr0 Position */
+#define MPU_MAIR0_Attr0_Msk                (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/)            /*!< MPU MAIR0: Attr0 Mask */
+
+/* MPU Memory Attribute Indirection Register 1 Definitions */
+#define MPU_MAIR1_Attr7_Pos                24U                                            /*!< MPU MAIR1: Attr7 Position */
+#define MPU_MAIR1_Attr7_Msk                (0xFFUL << MPU_MAIR1_Attr7_Pos)                /*!< MPU MAIR1: Attr7 Mask */
+
+#define MPU_MAIR1_Attr6_Pos                16U                                            /*!< MPU MAIR1: Attr6 Position */
+#define MPU_MAIR1_Attr6_Msk                (0xFFUL << MPU_MAIR1_Attr6_Pos)                /*!< MPU MAIR1: Attr6 Mask */
+
+#define MPU_MAIR1_Attr5_Pos                 8U                                            /*!< MPU MAIR1: Attr5 Position */
+#define MPU_MAIR1_Attr5_Msk                (0xFFUL << MPU_MAIR1_Attr5_Pos)                /*!< MPU MAIR1: Attr5 Mask */
+
+#define MPU_MAIR1_Attr4_Pos                 0U                                            /*!< MPU MAIR1: Attr4 Position */
+#define MPU_MAIR1_Attr4_Msk                (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/)            /*!< MPU MAIR1: Attr4 Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SAU     Security Attribution Unit (SAU)
+  \brief    Type definitions for the Security Attribution Unit (SAU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Security Attribution Unit (SAU).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SAU Control Register */
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x004 (R/ )  SAU Type Register */
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  SAU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  SAU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  SAU Region Limit Address Register */
+#else
+        uint32_t RESERVED0[3];
+#endif
+  __IOM uint32_t SFSR;                   /*!< Offset: 0x014 (R/W)  Secure Fault Status Register */
+  __IOM uint32_t SFAR;                   /*!< Offset: 0x018 (R/W)  Secure Fault Address Register */
+} SAU_Type;
+
+/* SAU Control Register Definitions */
+#define SAU_CTRL_ALLNS_Pos                  1U                                            /*!< SAU CTRL: ALLNS Position */
+#define SAU_CTRL_ALLNS_Msk                 (1UL << SAU_CTRL_ALLNS_Pos)                    /*!< SAU CTRL: ALLNS Mask */
+
+#define SAU_CTRL_ENABLE_Pos                 0U                                            /*!< SAU CTRL: ENABLE Position */
+#define SAU_CTRL_ENABLE_Msk                (1UL /*<< SAU_CTRL_ENABLE_Pos*/)               /*!< SAU CTRL: ENABLE Mask */
+
+/* SAU Type Register Definitions */
+#define SAU_TYPE_SREGION_Pos                0U                                            /*!< SAU TYPE: SREGION Position */
+#define SAU_TYPE_SREGION_Msk               (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/)           /*!< SAU TYPE: SREGION Mask */
+
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+/* SAU Region Number Register Definitions */
+#define SAU_RNR_REGION_Pos                  0U                                            /*!< SAU RNR: REGION Position */
+#define SAU_RNR_REGION_Msk                 (0xFFUL /*<< SAU_RNR_REGION_Pos*/)             /*!< SAU RNR: REGION Mask */
+
+/* SAU Region Base Address Register Definitions */
+#define SAU_RBAR_BADDR_Pos                  5U                                            /*!< SAU RBAR: BADDR Position */
+#define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos)            /*!< SAU RBAR: BADDR Mask */
+
+/* SAU Region Limit Address Register Definitions */
+#define SAU_RLAR_LADDR_Pos                  5U                                            /*!< SAU RLAR: LADDR Position */
+#define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos)            /*!< SAU RLAR: LADDR Mask */
+
+#define SAU_RLAR_NSC_Pos                    1U                                            /*!< SAU RLAR: NSC Position */
+#define SAU_RLAR_NSC_Msk                   (1UL << SAU_RLAR_NSC_Pos)                      /*!< SAU RLAR: NSC Mask */
+
+#define SAU_RLAR_ENABLE_Pos                 0U                                            /*!< SAU RLAR: ENABLE Position */
+#define SAU_RLAR_ENABLE_Msk                (1UL /*<< SAU_RLAR_ENABLE_Pos*/)               /*!< SAU RLAR: ENABLE Mask */
+
+#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */
+
+/* Secure Fault Status Register Definitions */
+#define SAU_SFSR_LSERR_Pos                  7U                                            /*!< SAU SFSR: LSERR Position */
+#define SAU_SFSR_LSERR_Msk                 (1UL << SAU_SFSR_LSERR_Pos)                    /*!< SAU SFSR: LSERR Mask */
+
+#define SAU_SFSR_SFARVALID_Pos              6U                                            /*!< SAU SFSR: SFARVALID Position */
+#define SAU_SFSR_SFARVALID_Msk             (1UL << SAU_SFSR_SFARVALID_Pos)                /*!< SAU SFSR: SFARVALID Mask */
+
+#define SAU_SFSR_LSPERR_Pos                 5U                                            /*!< SAU SFSR: LSPERR Position */
+#define SAU_SFSR_LSPERR_Msk                (1UL << SAU_SFSR_LSPERR_Pos)                   /*!< SAU SFSR: LSPERR Mask */
+
+#define SAU_SFSR_INVTRAN_Pos                4U                                            /*!< SAU SFSR: INVTRAN Position */
+#define SAU_SFSR_INVTRAN_Msk               (1UL << SAU_SFSR_INVTRAN_Pos)                  /*!< SAU SFSR: INVTRAN Mask */
+
+#define SAU_SFSR_AUVIOL_Pos                 3U                                            /*!< SAU SFSR: AUVIOL Position */
+#define SAU_SFSR_AUVIOL_Msk                (1UL << SAU_SFSR_AUVIOL_Pos)                   /*!< SAU SFSR: AUVIOL Mask */
+
+#define SAU_SFSR_INVER_Pos                  2U                                            /*!< SAU SFSR: INVER Position */
+#define SAU_SFSR_INVER_Msk                 (1UL << SAU_SFSR_INVER_Pos)                    /*!< SAU SFSR: INVER Mask */
+
+#define SAU_SFSR_INVIS_Pos                  1U                                            /*!< SAU SFSR: INVIS Position */
+#define SAU_SFSR_INVIS_Msk                 (1UL << SAU_SFSR_INVIS_Pos)                    /*!< SAU SFSR: INVIS Mask */
+
+#define SAU_SFSR_INVEP_Pos                  0U                                            /*!< SAU SFSR: INVEP Position */
+#define SAU_SFSR_INVEP_Msk                 (1UL /*<< SAU_SFSR_INVEP_Pos*/)                /*!< SAU SFSR: INVEP Mask */
+
+/*@} end of group CMSIS_SAU */
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_FPU     Floating Point Unit (FPU)
+  \brief    Type definitions for the Floating Point Unit (FPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Floating Point Unit (FPU).
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control Register */
+  __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address Register */
+  __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Control Register */
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and VFP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and VFP Feature Register 1 */
+  __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and VFP Feature Register 2 */
+} FPU_Type;
+
+/* Floating-Point Context Control Register Definitions */
+#define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCCR: ASPEN bit Position */
+#define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCCR: ASPEN bit Mask */
+
+#define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCCR: LSPEN Position */
+#define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCCR: LSPEN bit Mask */
+
+#define FPU_FPCCR_LSPENS_Pos               29U                                            /*!< FPCCR: LSPENS Position */
+#define FPU_FPCCR_LSPENS_Msk               (1UL << FPU_FPCCR_LSPENS_Pos)                  /*!< FPCCR: LSPENS bit Mask */
+
+#define FPU_FPCCR_CLRONRET_Pos             28U                                            /*!< FPCCR: CLRONRET Position */
+#define FPU_FPCCR_CLRONRET_Msk             (1UL << FPU_FPCCR_CLRONRET_Pos)                /*!< FPCCR: CLRONRET bit Mask */
+
+#define FPU_FPCCR_CLRONRETS_Pos            27U                                            /*!< FPCCR: CLRONRETS Position */
+#define FPU_FPCCR_CLRONRETS_Msk            (1UL << FPU_FPCCR_CLRONRETS_Pos)               /*!< FPCCR: CLRONRETS bit Mask */
+
+#define FPU_FPCCR_TS_Pos                   26U                                            /*!< FPCCR: TS Position */
+#define FPU_FPCCR_TS_Msk                   (1UL << FPU_FPCCR_TS_Pos)                      /*!< FPCCR: TS bit Mask */
+
+#define FPU_FPCCR_UFRDY_Pos                10U                                            /*!< FPCCR: UFRDY Position */
+#define FPU_FPCCR_UFRDY_Msk                (1UL << FPU_FPCCR_UFRDY_Pos)                   /*!< FPCCR: UFRDY bit Mask */
+
+#define FPU_FPCCR_SPLIMVIOL_Pos             9U                                            /*!< FPCCR: SPLIMVIOL Position */
+#define FPU_FPCCR_SPLIMVIOL_Msk            (1UL << FPU_FPCCR_SPLIMVIOL_Pos)               /*!< FPCCR: SPLIMVIOL bit Mask */
+
+#define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCCR: MONRDY Position */
+#define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCCR: MONRDY bit Mask */
+
+#define FPU_FPCCR_SFRDY_Pos                 7U                                            /*!< FPCCR: SFRDY Position */
+#define FPU_FPCCR_SFRDY_Msk                (1UL << FPU_FPCCR_SFRDY_Pos)                   /*!< FPCCR: SFRDY bit Mask */
+
+#define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCCR: BFRDY Position */
+#define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCCR: BFRDY bit Mask */
+
+#define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCCR: MMRDY Position */
+#define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCCR: MMRDY bit Mask */
+
+#define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCCR: HFRDY Position */
+#define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCCR: HFRDY bit Mask */
+
+#define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCCR: processor mode bit Position */
+#define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCCR: processor mode active bit Mask */
+
+#define FPU_FPCCR_S_Pos                     2U                                            /*!< FPCCR: Security status of the FP context bit Position */
+#define FPU_FPCCR_S_Msk                    (1UL << FPU_FPCCR_S_Pos)                       /*!< FPCCR: Security status of the FP context bit Mask */
+
+#define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCCR: privilege level bit Position */
+#define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCCR: privilege level bit Mask */
+
+#define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCCR: Lazy state preservation active bit Position */
+#define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCCR: Lazy state preservation active bit Mask */
+
+/* Floating-Point Context Address Register Definitions */
+#define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCAR: ADDRESS bit Position */
+#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCAR: ADDRESS bit Mask */
+
+/* Floating-Point Default Status Control Register Definitions */
+#define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDSCR: AHP bit Position */
+#define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDSCR: AHP bit Mask */
+
+#define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDSCR: DN bit Position */
+#define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDSCR: DN bit Mask */
+
+#define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDSCR: FZ bit Position */
+#define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDSCR: FZ bit Mask */
+
+#define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDSCR: RMode bit Position */
+#define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDSCR: RMode bit Mask */
+
+/* Media and VFP Feature Register 0 Definitions */
+#define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR0: FP rounding modes bits Position */
+#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR0: FP rounding modes bits Mask */
+
+#define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR0: Short vectors bits Position */
+#define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR0: Short vectors bits Mask */
+
+#define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR0: Square root bits Position */
+#define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR0: Square root bits Mask */
+
+#define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR0: Divide bits Position */
+#define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR0: Divide bits Mask */
+
+#define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR0: FP exception trapping bits Position */
+#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR0: FP exception trapping bits Mask */
+
+#define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR0: Double-precision bits Position */
+#define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR0: Double-precision bits Mask */
+
+#define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR0: Single-precision bits Position */
+#define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR0: Single-precision bits Mask */
+
+#define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR0: A_SIMD registers bits Position */
+#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR0: A_SIMD registers bits Mask */
+
+/* Media and VFP Feature Register 1 Definitions */
+#define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR1: FP fused MAC bits Position */
+#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR1: FP fused MAC bits Mask */
+
+#define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR1: FP HPFP bits Position */
+#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR1: FP HPFP bits Mask */
+
+#define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR1: D_NaN mode bits Position */
+#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR1: D_NaN mode bits Mask */
+
+#define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR1: FtZ mode bits Position */
+#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR1: FtZ mode bits Mask */
+
+/* Media and VFP Feature Register 2 Definitions */
+#define FPU_MVFR2_FPMisc_Pos                4U                                            /*!< MVFR2: FPMisc bits Position */
+#define FPU_MVFR2_FPMisc_Msk               (0xFUL << FPU_MVFR2_FPMisc_Pos)                /*!< MVFR2: FPMisc bits Mask */
+
+/*@} end of group CMSIS_FPU */
+
+/* CoreDebug is deprecated. replaced by DCB (Debug Control Block) */
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Type definitions for the Core Debug Registers
+  @{
+ */
+
+/**
+  \brief  \deprecated Structure type to access the Core Debug Register (CoreDebug).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Register */
+  __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Status Register */
+} CoreDebug_Type;
+
+/* Debug Halting Control and Status Register Definitions */
+#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< \deprecated CoreDebug DHCSR: DBGKEY Position */
+#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< \deprecated CoreDebug DHCSR: DBGKEY Mask */
+
+#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            /*!< \deprecated CoreDebug DHCSR: S_RESTART_ST Position */
+#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos)      /*!< \deprecated CoreDebug DHCSR: S_RESTART_ST Mask */
+
+#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< \deprecated CoreDebug DHCSR: S_RESET_ST Position */
+#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< \deprecated CoreDebug DHCSR: S_RESET_ST Mask */
+
+#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< \deprecated CoreDebug DHCSR: S_RETIRE_ST Position */
+#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< \deprecated CoreDebug DHCSR: S_RETIRE_ST Mask */
+
+#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< \deprecated CoreDebug DHCSR: S_LOCKUP Position */
+#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< \deprecated CoreDebug DHCSR: S_LOCKUP Mask */
+
+#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< \deprecated CoreDebug DHCSR: S_SLEEP Position */
+#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< \deprecated CoreDebug DHCSR: S_SLEEP Mask */
+
+#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< \deprecated CoreDebug DHCSR: S_HALT Position */
+#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< \deprecated CoreDebug DHCSR: S_HALT Mask */
+
+#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< \deprecated CoreDebug DHCSR: S_REGRDY Position */
+#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< \deprecated CoreDebug DHCSR: S_REGRDY Mask */
+
+#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< \deprecated CoreDebug DHCSR: C_SNAPSTALL Position */
+#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< \deprecated CoreDebug DHCSR: C_SNAPSTALL Mask */
+
+#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< \deprecated CoreDebug DHCSR: C_MASKINTS Position */
+#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< \deprecated CoreDebug DHCSR: C_MASKINTS Mask */
+
+#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< \deprecated CoreDebug DHCSR: C_STEP Position */
+#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< \deprecated CoreDebug DHCSR: C_STEP Mask */
+
+#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< \deprecated CoreDebug DHCSR: C_HALT Position */
+#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< \deprecated CoreDebug DHCSR: C_HALT Mask */
+
+#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< \deprecated CoreDebug DHCSR: C_DEBUGEN Position */
+#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< \deprecated CoreDebug DHCSR: C_DEBUGEN Mask */
+
+/* Debug Core Register Selector Register Definitions */
+#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< \deprecated CoreDebug DCRSR: REGWnR Position */
+#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< \deprecated CoreDebug DCRSR: REGWnR Mask */
+
+#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< \deprecated CoreDebug DCRSR: REGSEL Position */
+#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< \deprecated CoreDebug DCRSR: REGSEL Mask */
+
+/* Debug Exception and Monitor Control Register Definitions */
+#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< \deprecated CoreDebug DEMCR: TRCENA Position */
+#define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< \deprecated CoreDebug DEMCR: TRCENA Mask */
+
+#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< \deprecated CoreDebug DEMCR: MON_REQ Position */
+#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< \deprecated CoreDebug DEMCR: MON_REQ Mask */
+
+#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< \deprecated CoreDebug DEMCR: MON_STEP Position */
+#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< \deprecated CoreDebug DEMCR: MON_STEP Mask */
+
+#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< \deprecated CoreDebug DEMCR: MON_PEND Position */
+#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< \deprecated CoreDebug DEMCR: MON_PEND Mask */
+
+#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< \deprecated CoreDebug DEMCR: MON_EN Position */
+#define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< \deprecated CoreDebug DEMCR: MON_EN Mask */
+
+#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< \deprecated CoreDebug DEMCR: VC_HARDERR Position */
+#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< \deprecated CoreDebug DEMCR: VC_HARDERR Mask */
+
+#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< \deprecated CoreDebug DEMCR: VC_INTERR Position */
+#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< \deprecated CoreDebug DEMCR: VC_INTERR Mask */
+
+#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< \deprecated CoreDebug DEMCR: VC_BUSERR Position */
+#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< \deprecated CoreDebug DEMCR: VC_BUSERR Mask */
+
+#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< \deprecated CoreDebug DEMCR: VC_STATERR Position */
+#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< \deprecated CoreDebug DEMCR: VC_STATERR Mask */
+
+#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< \deprecated CoreDebug DEMCR: VC_CHKERR Position */
+#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< \deprecated CoreDebug DEMCR: VC_CHKERR Mask */
+
+#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< \deprecated CoreDebug DEMCR: VC_NOCPERR Position */
+#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< \deprecated CoreDebug DEMCR: VC_NOCPERR Mask */
+
+#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< \deprecated CoreDebug DEMCR: VC_MMERR Position */
+#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< \deprecated CoreDebug DEMCR: VC_MMERR Mask */
+
+#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< \deprecated CoreDebug DEMCR: VC_CORERESET Position */
+#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< \deprecated CoreDebug DEMCR: VC_CORERESET Mask */
+
+/* Debug Authentication Control Register Definitions */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            /*!< \deprecated CoreDebug DAUTHCTRL: INTSPNIDEN, Position */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    /*!< \deprecated CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */
+
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            /*!< \deprecated CoreDebug DAUTHCTRL: SPNIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    /*!< \deprecated CoreDebug DAUTHCTRL: SPNIDENSEL Mask */
+
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            /*!< \deprecated CoreDebug DAUTHCTRL: INTSPIDEN Position */
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     /*!< \deprecated CoreDebug DAUTHCTRL: INTSPIDEN Mask */
+
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            /*!< \deprecated CoreDebug DAUTHCTRL: SPIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< \deprecated CoreDebug DAUTHCTRL: SPIDENSEL Mask */
+
+/* Debug Security Control and Status Register Definitions */
+#define CoreDebug_DSCSR_CDS_Pos            16U                                            /*!< \deprecated CoreDebug DSCSR: CDS Position */
+#define CoreDebug_DSCSR_CDS_Msk            (1UL << CoreDebug_DSCSR_CDS_Pos)               /*!< \deprecated CoreDebug DSCSR: CDS Mask */
+
+#define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            /*!< \deprecated CoreDebug DSCSR: SBRSEL Position */
+#define CoreDebug_DSCSR_SBRSEL_Msk         (1UL << CoreDebug_DSCSR_SBRSEL_Pos)            /*!< \deprecated CoreDebug DSCSR: SBRSEL Mask */
+
+#define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            /*!< \deprecated CoreDebug DSCSR: SBRSELEN Position */
+#define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/)      /*!< \deprecated CoreDebug DSCSR: SBRSELEN Mask */
+
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup CMSIS_DCB       Debug Control Block
+  \brief    Type definitions for the Debug Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Debug Control Block Registers (DCB).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Register */
+  __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Status Register */
+} DCB_Type;
+
+/* DHCSR, Debug Halting Control and Status Register Definitions */
+#define DCB_DHCSR_DBGKEY_Pos               16U                                            /*!< DCB DHCSR: Debug key Position */
+#define DCB_DHCSR_DBGKEY_Msk               (0xFFFFUL << DCB_DHCSR_DBGKEY_Pos)             /*!< DCB DHCSR: Debug key Mask */
+
+#define DCB_DHCSR_S_RESTART_ST_Pos         26U                                            /*!< DCB DHCSR: Restart sticky status Position */
+#define DCB_DHCSR_S_RESTART_ST_Msk         (0x1UL << DCB_DHCSR_S_RESTART_ST_Pos)          /*!< DCB DHCSR: Restart sticky status Mask */
+
+#define DCB_DHCSR_S_RESET_ST_Pos           25U                                            /*!< DCB DHCSR: Reset sticky status Position */
+#define DCB_DHCSR_S_RESET_ST_Msk           (0x1UL << DCB_DHCSR_S_RESET_ST_Pos)            /*!< DCB DHCSR: Reset sticky status Mask */
+
+#define DCB_DHCSR_S_RETIRE_ST_Pos          24U                                            /*!< DCB DHCSR: Retire sticky status Position */
+#define DCB_DHCSR_S_RETIRE_ST_Msk          (0x1UL << DCB_DHCSR_S_RETIRE_ST_Pos)           /*!< DCB DHCSR: Retire sticky status Mask */
+
+#define DCB_DHCSR_S_SDE_Pos                20U                                            /*!< DCB DHCSR: Secure debug enabled Position */
+#define DCB_DHCSR_S_SDE_Msk                (0x1UL << DCB_DHCSR_S_SDE_Pos)                 /*!< DCB DHCSR: Secure debug enabled Mask */
+
+#define DCB_DHCSR_S_LOCKUP_Pos             19U                                            /*!< DCB DHCSR: Lockup status Position */
+#define DCB_DHCSR_S_LOCKUP_Msk             (0x1UL << DCB_DHCSR_S_LOCKUP_Pos)              /*!< DCB DHCSR: Lockup status Mask */
+
+#define DCB_DHCSR_S_SLEEP_Pos              18U                                            /*!< DCB DHCSR: Sleeping status Position */
+#define DCB_DHCSR_S_SLEEP_Msk              (0x1UL << DCB_DHCSR_S_SLEEP_Pos)               /*!< DCB DHCSR: Sleeping status Mask */
+
+#define DCB_DHCSR_S_HALT_Pos               17U                                            /*!< DCB DHCSR: Halted status Position */
+#define DCB_DHCSR_S_HALT_Msk               (0x1UL << DCB_DHCSR_S_HALT_Pos)                /*!< DCB DHCSR: Halted status Mask */
+
+#define DCB_DHCSR_S_REGRDY_Pos             16U                                            /*!< DCB DHCSR: Register ready status Position */
+#define DCB_DHCSR_S_REGRDY_Msk             (0x1UL << DCB_DHCSR_S_REGRDY_Pos)              /*!< DCB DHCSR: Register ready status Mask */
+
+#define DCB_DHCSR_C_SNAPSTALL_Pos           5U                                            /*!< DCB DHCSR: Snap stall control Position */
+#define DCB_DHCSR_C_SNAPSTALL_Msk          (0x1UL << DCB_DHCSR_C_SNAPSTALL_Pos)           /*!< DCB DHCSR: Snap stall control Mask */
+
+#define DCB_DHCSR_C_MASKINTS_Pos            3U                                            /*!< DCB DHCSR: Mask interrupts control Position */
+#define DCB_DHCSR_C_MASKINTS_Msk           (0x1UL << DCB_DHCSR_C_MASKINTS_Pos)            /*!< DCB DHCSR: Mask interrupts control Mask */
+
+#define DCB_DHCSR_C_STEP_Pos                2U                                            /*!< DCB DHCSR: Step control Position */
+#define DCB_DHCSR_C_STEP_Msk               (0x1UL << DCB_DHCSR_C_STEP_Pos)                /*!< DCB DHCSR: Step control Mask */
+
+#define DCB_DHCSR_C_HALT_Pos                1U                                            /*!< DCB DHCSR: Halt control Position */
+#define DCB_DHCSR_C_HALT_Msk               (0x1UL << DCB_DHCSR_C_HALT_Pos)                /*!< DCB DHCSR: Halt control Mask */
+
+#define DCB_DHCSR_C_DEBUGEN_Pos             0U                                            /*!< DCB DHCSR: Debug enable control Position */
+#define DCB_DHCSR_C_DEBUGEN_Msk            (0x1UL /*<< DCB_DHCSR_C_DEBUGEN_Pos*/)         /*!< DCB DHCSR: Debug enable control Mask */
+
+/* DCRSR, Debug Core Register Select Register Definitions */
+#define DCB_DCRSR_REGWnR_Pos               16U                                            /*!< DCB DCRSR: Register write/not-read Position */
+#define DCB_DCRSR_REGWnR_Msk               (0x1UL << DCB_DCRSR_REGWnR_Pos)                /*!< DCB DCRSR: Register write/not-read Mask */
+
+#define DCB_DCRSR_REGSEL_Pos                0U                                            /*!< DCB DCRSR: Register selector Position */
+#define DCB_DCRSR_REGSEL_Msk               (0x7FUL /*<< DCB_DCRSR_REGSEL_Pos*/)           /*!< DCB DCRSR: Register selector Mask */
+
+/* DCRDR, Debug Core Register Data Register Definitions */
+#define DCB_DCRDR_DBGTMP_Pos                0U                                            /*!< DCB DCRDR: Data temporary buffer Position */
+#define DCB_DCRDR_DBGTMP_Msk               (0xFFFFFFFFUL /*<< DCB_DCRDR_DBGTMP_Pos*/)     /*!< DCB DCRDR: Data temporary buffer Mask */
+
+/* DEMCR, Debug Exception and Monitor Control Register Definitions */
+#define DCB_DEMCR_TRCENA_Pos               24U                                            /*!< DCB DEMCR: Trace enable Position */
+#define DCB_DEMCR_TRCENA_Msk               (0x1UL << DCB_DEMCR_TRCENA_Pos)                /*!< DCB DEMCR: Trace enable Mask */
+
+#define DCB_DEMCR_MONPRKEY_Pos             23U                                            /*!< DCB DEMCR: Monitor pend req key Position */
+#define DCB_DEMCR_MONPRKEY_Msk             (0x1UL << DCB_DEMCR_MONPRKEY_Pos)              /*!< DCB DEMCR: Monitor pend req key Mask */
+
+#define DCB_DEMCR_UMON_EN_Pos              21U                                            /*!< DCB DEMCR: Unprivileged monitor enable Position */
+#define DCB_DEMCR_UMON_EN_Msk              (0x1UL << DCB_DEMCR_UMON_EN_Pos)               /*!< DCB DEMCR: Unprivileged monitor enable Mask */
+
+#define DCB_DEMCR_SDME_Pos                 20U                                            /*!< DCB DEMCR: Secure DebugMonitor enable Position */
+#define DCB_DEMCR_SDME_Msk                 (0x1UL << DCB_DEMCR_SDME_Pos)                  /*!< DCB DEMCR: Secure DebugMonitor enable Mask */
+
+#define DCB_DEMCR_MON_REQ_Pos              19U                                            /*!< DCB DEMCR: Monitor request Position */
+#define DCB_DEMCR_MON_REQ_Msk              (0x1UL << DCB_DEMCR_MON_REQ_Pos)               /*!< DCB DEMCR: Monitor request Mask */
+
+#define DCB_DEMCR_MON_STEP_Pos             18U                                            /*!< DCB DEMCR: Monitor step Position */
+#define DCB_DEMCR_MON_STEP_Msk             (0x1UL << DCB_DEMCR_MON_STEP_Pos)              /*!< DCB DEMCR: Monitor step Mask */
+
+#define DCB_DEMCR_MON_PEND_Pos             17U                                            /*!< DCB DEMCR: Monitor pend Position */
+#define DCB_DEMCR_MON_PEND_Msk             (0x1UL << DCB_DEMCR_MON_PEND_Pos)              /*!< DCB DEMCR: Monitor pend Mask */
+
+#define DCB_DEMCR_MON_EN_Pos               16U                                            /*!< DCB DEMCR: Monitor enable Position */
+#define DCB_DEMCR_MON_EN_Msk               (0x1UL << DCB_DEMCR_MON_EN_Pos)                /*!< DCB DEMCR: Monitor enable Mask */
+
+#define DCB_DEMCR_VC_SFERR_Pos             11U                                            /*!< DCB DEMCR: Vector Catch SecureFault Position */
+#define DCB_DEMCR_VC_SFERR_Msk             (0x1UL << DCB_DEMCR_VC_SFERR_Pos)              /*!< DCB DEMCR: Vector Catch SecureFault Mask */
+
+#define DCB_DEMCR_VC_HARDERR_Pos           10U                                            /*!< DCB DEMCR: Vector Catch HardFault errors Position */
+#define DCB_DEMCR_VC_HARDERR_Msk           (0x1UL << DCB_DEMCR_VC_HARDERR_Pos)            /*!< DCB DEMCR: Vector Catch HardFault errors Mask */
+
+#define DCB_DEMCR_VC_INTERR_Pos             9U                                            /*!< DCB DEMCR: Vector Catch interrupt errors Position */
+#define DCB_DEMCR_VC_INTERR_Msk            (0x1UL << DCB_DEMCR_VC_INTERR_Pos)             /*!< DCB DEMCR: Vector Catch interrupt errors Mask */
+
+#define DCB_DEMCR_VC_BUSERR_Pos             8U                                            /*!< DCB DEMCR: Vector Catch BusFault errors Position */
+#define DCB_DEMCR_VC_BUSERR_Msk            (0x1UL << DCB_DEMCR_VC_BUSERR_Pos)             /*!< DCB DEMCR: Vector Catch BusFault errors Mask */
+
+#define DCB_DEMCR_VC_STATERR_Pos            7U                                            /*!< DCB DEMCR: Vector Catch state errors Position */
+#define DCB_DEMCR_VC_STATERR_Msk           (0x1UL << DCB_DEMCR_VC_STATERR_Pos)            /*!< DCB DEMCR: Vector Catch state errors Mask */
+
+#define DCB_DEMCR_VC_CHKERR_Pos             6U                                            /*!< DCB DEMCR: Vector Catch check errors Position */
+#define DCB_DEMCR_VC_CHKERR_Msk            (0x1UL << DCB_DEMCR_VC_CHKERR_Pos)             /*!< DCB DEMCR: Vector Catch check errors Mask */
+
+#define DCB_DEMCR_VC_NOCPERR_Pos            5U                                            /*!< DCB DEMCR: Vector Catch NOCP errors Position */
+#define DCB_DEMCR_VC_NOCPERR_Msk           (0x1UL << DCB_DEMCR_VC_NOCPERR_Pos)            /*!< DCB DEMCR: Vector Catch NOCP errors Mask */
+
+#define DCB_DEMCR_VC_MMERR_Pos              4U                                            /*!< DCB DEMCR: Vector Catch MemManage errors Position */
+#define DCB_DEMCR_VC_MMERR_Msk             (0x1UL << DCB_DEMCR_VC_MMERR_Pos)              /*!< DCB DEMCR: Vector Catch MemManage errors Mask */
+
+#define DCB_DEMCR_VC_CORERESET_Pos          0U                                            /*!< DCB DEMCR: Vector Catch Core reset Position */
+#define DCB_DEMCR_VC_CORERESET_Msk         (0x1UL /*<< DCB_DEMCR_VC_CORERESET_Pos*/)      /*!< DCB DEMCR: Vector Catch Core reset Mask */
+
+/* DAUTHCTRL, Debug Authentication Control Register Definitions */
+#define DCB_DAUTHCTRL_INTSPNIDEN_Pos        3U                                            /*!< DCB DAUTHCTRL: Internal Secure non-invasive debug enable Position */
+#define DCB_DAUTHCTRL_INTSPNIDEN_Msk       (0x1UL << DCB_DAUTHCTRL_INTSPNIDEN_Pos)        /*!< DCB DAUTHCTRL: Internal Secure non-invasive debug enable Mask */
+
+#define DCB_DAUTHCTRL_SPNIDENSEL_Pos        2U                                            /*!< DCB DAUTHCTRL: Secure non-invasive debug enable select Position */
+#define DCB_DAUTHCTRL_SPNIDENSEL_Msk       (0x1UL << DCB_DAUTHCTRL_SPNIDENSEL_Pos)        /*!< DCB DAUTHCTRL: Secure non-invasive debug enable select Mask */
+
+#define DCB_DAUTHCTRL_INTSPIDEN_Pos         1U                                            /*!< DCB DAUTHCTRL: Internal Secure invasive debug enable Position */
+#define DCB_DAUTHCTRL_INTSPIDEN_Msk        (0x1UL << DCB_DAUTHCTRL_INTSPIDEN_Pos)         /*!< DCB DAUTHCTRL: Internal Secure invasive debug enable Mask */
+
+#define DCB_DAUTHCTRL_SPIDENSEL_Pos         0U                                            /*!< DCB DAUTHCTRL: Secure invasive debug enable select Position */
+#define DCB_DAUTHCTRL_SPIDENSEL_Msk        (0x1UL /*<< DCB_DAUTHCTRL_SPIDENSEL_Pos*/)     /*!< DCB DAUTHCTRL: Secure invasive debug enable select Mask */
+
+/* DSCSR, Debug Security Control and Status Register Definitions */
+#define DCB_DSCSR_CDSKEY_Pos               17U                                            /*!< DCB DSCSR: CDS write-enable key Position */
+#define DCB_DSCSR_CDSKEY_Msk               (0x1UL << DCB_DSCSR_CDSKEY_Pos)                /*!< DCB DSCSR: CDS write-enable key Mask */
+
+#define DCB_DSCSR_CDS_Pos                  16U                                            /*!< DCB DSCSR: Current domain Secure Position */
+#define DCB_DSCSR_CDS_Msk                  (0x1UL << DCB_DSCSR_CDS_Pos)                   /*!< DCB DSCSR: Current domain Secure Mask */
+
+#define DCB_DSCSR_SBRSEL_Pos                1U                                            /*!< DCB DSCSR: Secure banked register select Position */
+#define DCB_DSCSR_SBRSEL_Msk               (0x1UL << DCB_DSCSR_SBRSEL_Pos)                /*!< DCB DSCSR: Secure banked register select Mask */
+
+#define DCB_DSCSR_SBRSELEN_Pos              0U                                            /*!< DCB DSCSR: Secure banked register select enable Position */
+#define DCB_DSCSR_SBRSELEN_Msk             (0x1UL /*<< DCB_DSCSR_SBRSELEN_Pos*/)          /*!< DCB DSCSR: Secure banked register select enable Mask */
+
+/*@} end of group CMSIS_DCB */
+
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DIB       Debug Identification Block
+  \brief    Type definitions for the Debug Identification Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Debug Identification Block Registers (DIB).
+ */
+typedef struct
+{
+  __OM  uint32_t DLAR;                   /*!< Offset: 0x000 ( /W)  SCS Software Lock Access Register */
+  __IM  uint32_t DLSR;                   /*!< Offset: 0x004 (R/ )  SCS Software Lock Status Register */
+  __IM  uint32_t DAUTHSTATUS;            /*!< Offset: 0x008 (R/ )  Debug Authentication Status Register */
+  __IM  uint32_t DDEVARCH;               /*!< Offset: 0x00C (R/ )  SCS Device Architecture Register */
+  __IM  uint32_t DDEVTYPE;               /*!< Offset: 0x010 (R/ )  SCS Device Type Register */
+} DIB_Type;
+
+/* DLAR, SCS Software Lock Access Register Definitions */
+#define DIB_DLAR_KEY_Pos                    0U                                            /*!< DIB DLAR: KEY Position */
+#define DIB_DLAR_KEY_Msk                   (0xFFFFFFFFUL /*<< DIB_DLAR_KEY_Pos */)        /*!< DIB DLAR: KEY Mask */
+
+/* DLSR, SCS Software Lock Status Register Definitions */
+#define DIB_DLSR_nTT_Pos                    2U                                            /*!< DIB DLSR: Not thirty-two bit Position */
+#define DIB_DLSR_nTT_Msk                   (0x1UL << DIB_DLSR_nTT_Pos )                   /*!< DIB DLSR: Not thirty-two bit Mask */
+
+#define DIB_DLSR_SLK_Pos                    1U                                            /*!< DIB DLSR: Software Lock status Position */
+#define DIB_DLSR_SLK_Msk                   (0x1UL << DIB_DLSR_SLK_Pos )                   /*!< DIB DLSR: Software Lock status Mask */
+
+#define DIB_DLSR_SLI_Pos                    0U                                            /*!< DIB DLSR: Software Lock implemented Position */
+#define DIB_DLSR_SLI_Msk                   (0x1UL /*<< DIB_DLSR_SLI_Pos*/)                /*!< DIB DLSR: Software Lock implemented Mask */
+
+/* DAUTHSTATUS, Debug Authentication Status Register Definitions */
+#define DIB_DAUTHSTATUS_SNID_Pos            6U                                            /*!< DIB DAUTHSTATUS: Secure Non-invasive Debug Position */
+#define DIB_DAUTHSTATUS_SNID_Msk           (0x3UL << DIB_DAUTHSTATUS_SNID_Pos )           /*!< DIB DAUTHSTATUS: Secure Non-invasive Debug Mask */
+
+#define DIB_DAUTHSTATUS_SID_Pos             4U                                            /*!< DIB DAUTHSTATUS: Secure Invasive Debug Position */
+#define DIB_DAUTHSTATUS_SID_Msk            (0x3UL << DIB_DAUTHSTATUS_SID_Pos )            /*!< DIB DAUTHSTATUS: Secure Invasive Debug Mask */
+
+#define DIB_DAUTHSTATUS_NSNID_Pos           2U                                            /*!< DIB DAUTHSTATUS: Non-secure Non-invasive Debug Position */
+#define DIB_DAUTHSTATUS_NSNID_Msk          (0x3UL << DIB_DAUTHSTATUS_NSNID_Pos )          /*!< DIB DAUTHSTATUS: Non-secure Non-invasive Debug Mask */
+
+#define DIB_DAUTHSTATUS_NSID_Pos            0U                                            /*!< DIB DAUTHSTATUS: Non-secure Invasive Debug Position */
+#define DIB_DAUTHSTATUS_NSID_Msk           (0x3UL /*<< DIB_DAUTHSTATUS_NSID_Pos*/)        /*!< DIB DAUTHSTATUS: Non-secure Invasive Debug Mask */
+
+/* DDEVARCH, SCS Device Architecture Register Definitions */
+#define DIB_DDEVARCH_ARCHITECT_Pos         21U                                            /*!< DIB DDEVARCH: Architect Position */
+#define DIB_DDEVARCH_ARCHITECT_Msk         (0x7FFUL << DIB_DDEVARCH_ARCHITECT_Pos )       /*!< DIB DDEVARCH: Architect Mask */
+
+#define DIB_DDEVARCH_PRESENT_Pos           20U                                            /*!< DIB DDEVARCH: DEVARCH Present Position */
+#define DIB_DDEVARCH_PRESENT_Msk           (0x1FUL << DIB_DDEVARCH_PRESENT_Pos )          /*!< DIB DDEVARCH: DEVARCH Present Mask */
+
+#define DIB_DDEVARCH_REVISION_Pos          16U                                            /*!< DIB DDEVARCH: Revision Position */
+#define DIB_DDEVARCH_REVISION_Msk          (0xFUL << DIB_DDEVARCH_REVISION_Pos )          /*!< DIB DDEVARCH: Revision Mask */
+
+#define DIB_DDEVARCH_ARCHVER_Pos           12U                                            /*!< DIB DDEVARCH: Architecture Version Position */
+#define DIB_DDEVARCH_ARCHVER_Msk           (0xFUL << DIB_DDEVARCH_ARCHVER_Pos )           /*!< DIB DDEVARCH: Architecture Version Mask */
+
+#define DIB_DDEVARCH_ARCHPART_Pos           0U                                            /*!< DIB DDEVARCH: Architecture Part Position */
+#define DIB_DDEVARCH_ARCHPART_Msk          (0xFFFUL /*<< DIB_DDEVARCH_ARCHPART_Pos*/)     /*!< DIB DDEVARCH: Architecture Part Mask */
+
+/* DDEVTYPE, SCS Device Type Register Definitions */
+#define DIB_DDEVTYPE_SUB_Pos                4U                                            /*!< DIB DDEVTYPE: Sub-type Position */
+#define DIB_DDEVTYPE_SUB_Msk               (0xFUL << DIB_DDEVTYPE_SUB_Pos )               /*!< DIB DDEVTYPE: Sub-type Mask */
+
+#define DIB_DDEVTYPE_MAJOR_Pos              0U                                            /*!< DIB DDEVTYPE: Major type Position */
+#define DIB_DDEVTYPE_MAJOR_Msk             (0xFUL /*<< DIB_DDEVTYPE_MAJOR_Pos*/)          /*!< DIB DDEVTYPE: Major type Mask */
+
+
+/*@} end of group CMSIS_DIB */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+  #define SCS_BASE            (0xE000E000UL)                             /*!< System Control Space Base Address */
+  #define ITM_BASE            (0xE0000000UL)                             /*!< ITM Base Address */
+  #define DWT_BASE            (0xE0001000UL)                             /*!< DWT Base Address */
+  #define TPI_BASE            (0xE0040000UL)                             /*!< TPI Base Address */
+  #define CoreDebug_BASE      (0xE000EDF0UL)                             /*!< \deprecated Core Debug Base Address */
+  #define DCB_BASE            (0xE000EDF0UL)                             /*!< DCB Base Address */
+  #define DIB_BASE            (0xE000EFB0UL)                             /*!< DIB Base Address */
+  #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     /*!< SysTick Base Address */
+  #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     /*!< NVIC Base Address */
+  #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     /*!< System Control Block Base Address */
+
+  #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE         ) /*!< System control Register not in SCB */
+  #define SCB                 ((SCB_Type       *)     SCB_BASE         ) /*!< SCB configuration struct */
+  #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) /*!< SysTick configuration struct */
+  #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) /*!< NVIC configuration struct */
+  #define ITM                 ((ITM_Type       *)     ITM_BASE         ) /*!< ITM configuration struct */
+  #define DWT                 ((DWT_Type       *)     DWT_BASE         ) /*!< DWT configuration struct */
+  #define TPI                 ((TPI_Type       *)     TPI_BASE         ) /*!< TPI configuration struct */
+  #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) /*!< \deprecated Core Debug configuration struct */
+  #define DCB                 ((DCB_Type       *)     DCB_BASE         ) /*!< DCB configuration struct */
+  #define DIB                 ((DIB_Type       *)     DIB_BASE         ) /*!< DIB configuration struct */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     /*!< Memory Protection Unit */
+    #define MPU               ((MPU_Type       *)     MPU_BASE         ) /*!< Memory Protection Unit */
+  #endif
+
+  #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+    #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     /*!< Security Attribution Unit */
+    #define SAU               ((SAU_Type       *)     SAU_BASE         ) /*!< Security Attribution Unit */
+  #endif
+
+  #define FPU_BASE            (SCS_BASE +  0x0F30UL)                     /*!< Floating Point Unit */
+  #define FPU                 ((FPU_Type       *)     FPU_BASE         ) /*!< Floating Point Unit */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+  #define SCS_BASE_NS         (0xE002E000UL)                             /*!< System Control Space Base Address (non-secure address space) */
+  #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             /*!< \deprecated Core Debug Base Address           (non-secure address space) */
+  #define DCB_BASE_NS         (0xE002EDF0UL)                             /*!< DCB Base Address                  (non-secure address space) */
+  #define DIB_BASE_NS         (0xE002EFB0UL)                             /*!< DIB Base Address                  (non-secure address space) */
+  #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  /*!< SysTick Base Address              (non-secure address space) */
+  #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  /*!< NVIC Base Address                 (non-secure address space) */
+  #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  /*!< System Control Block Base Address (non-secure address space) */
+
+  #define SCnSCB_NS           ((SCnSCB_Type    *)     SCS_BASE_NS      ) /*!< System control Register not in SCB(non-secure address space) */
+  #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) /*!< SCB configuration struct          (non-secure address space) */
+  #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) /*!< SysTick configuration struct      (non-secure address space) */
+  #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) /*!< NVIC configuration struct         (non-secure address space) */
+  #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) /*!< \deprecated Core Debug configuration struct   (non-secure address space) */
+  #define DCB_NS              ((DCB_Type       *)     DCB_BASE_NS      ) /*!< DCB configuration struct          (non-secure address space) */
+  #define DIB_NS              ((DIB_Type       *)     DIB_BASE_NS      ) /*!< DIB configuration struct          (non-secure address space) */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  /*!< Memory Protection Unit            (non-secure address space) */
+    #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) /*!< Memory Protection Unit            (non-secure address space) */
+  #endif
+
+  #define FPU_BASE_NS         (SCS_BASE_NS +  0x0F30UL)                  /*!< Floating Point Unit               (non-secure address space) */
+  #define FPU_NS              ((FPU_Type       *)     FPU_BASE_NS      ) /*!< Floating Point Unit               (non-secure address space) */
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+/*@} */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_register_aliases     Backwards Compatibility Aliases
+  \brief      Register alias definitions for backwards compatibility.
+  @{
+ */
+#define ID_ADR  (ID_AFR)    /*!< SCB Auxiliary Feature Register */
+/*@} */
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Debug Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+  #define NVIC_GetActive              __NVIC_GetActive
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* Special LR values for Secure/Non-Secure call handling and exception handling                                               */
+
+/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS                   */
+#define FNC_RETURN                 (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch                             */
+
+/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */
+#define EXC_RETURN_PREFIX          (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN value                     */
+#define EXC_RETURN_S               (0x00000040UL)     /* bit [6] stack used to push registers: 0=Non-secure 1=Secure          */
+#define EXC_RETURN_DCRS            (0x00000020UL)     /* bit [5] stacking rules for called registers: 0=skipped 1=saved       */
+#define EXC_RETURN_FTYPE           (0x00000010UL)     /* bit [4] allocate stack for floating-point context: 0=done 1=skipped  */
+#define EXC_RETURN_MODE            (0x00000008UL)     /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */
+#define EXC_RETURN_SPSEL           (0x00000004UL)     /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */
+#define EXC_RETURN_ES              (0x00000001UL)     /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */
+
+/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking                            */
+#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)  /* Value for processors with floating-point extension:                  */
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */
+#else
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     /* Value for processors without floating-point extension                */
+#endif
+
+
+/**
+  \brief   Set Priority Grouping
+  \details Sets the priority grouping field using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
+  SCB->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping
+  \details Reads the priority grouping field from the NVIC Interrupt Controller.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
+{
+  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt
+  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get Interrupt Target State
+  \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+  \return             1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Target State
+  \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Clear Interrupt Target State
+  \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+  __DSB();
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
+                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
+                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Set Priority Grouping (non-secure)
+  \details Sets the non-secure priority grouping field when in secure state using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB_NS->AIRCR;                                                /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
+  SCB_NS->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping (non-secure)
+  \details Reads the priority grouping field from the non-secure NVIC when in secure state.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void)
+{
+  return ((uint32_t)((SCB_NS->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt (non-secure)
+  \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status (non-secure)
+  \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt (non-secure)
+  \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt (non-secure)
+  \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt (non-secure)
+  \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt (non-secure)
+  \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt (non-secure)
+  \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority (non-secure)
+  \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every non-secure processor exception.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority (non-secure)
+  \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC_NS->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+#endif /*  defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+/* ##########################  MPU functions  #################################### */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+
+#include "mpu_armv8.h"
+
+#endif
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+  uint32_t mvfr0;
+
+  mvfr0 = FPU->MVFR0;
+  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U)
+  {
+    return 2U;           /* Double + Single precision FPU */
+  }
+  else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
+  {
+    return 1U;           /* Single precision FPU */
+  }
+  else
+  {
+    return 0U;           /* No FPU */
+  }
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##########################   SAU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SAUFunctions SAU Functions
+  \brief    Functions that configure the SAU.
+  @{
+ */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+
+/**
+  \brief   Enable SAU
+  \details Enables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Enable(void)
+{
+    SAU->CTRL |=  (SAU_CTRL_ENABLE_Msk);
+}
+
+
+
+/**
+  \brief   Disable SAU
+  \details Disables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Disable(void)
+{
+    SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);
+}
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_SAUFunctions */
+
+
+
+
+/* ##################################    Debug Control function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_DCBFunctions Debug Control Functions
+  \brief    Functions that access the Debug Control Block.
+  @{
+ */
+
+
+/**
+  \brief   Set Debug Authentication Control Register
+  \details writes to Debug Authentication Control register.
+  \param [in]  value  value to be writen.
+ */
+__STATIC_INLINE void DCB_SetAuthCtrl(uint32_t value)
+{
+    __DSB();
+    __ISB();
+    DCB->DAUTHCTRL = value;
+    __DSB();
+    __ISB();
+}
+
+
+/**
+  \brief   Get Debug Authentication Control Register
+  \details Reads Debug Authentication Control register.
+  \return             Debug Authentication Control Register.
+ */
+__STATIC_INLINE uint32_t DCB_GetAuthCtrl(void)
+{
+    return (DCB->DAUTHCTRL);
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Set Debug Authentication Control Register (non-secure)
+  \details writes to non-secure Debug Authentication Control register when in secure state.
+  \param [in]  value  value to be writen
+ */
+__STATIC_INLINE void TZ_DCB_SetAuthCtrl_NS(uint32_t value)
+{
+    __DSB();
+    __ISB();
+    DCB_NS->DAUTHCTRL = value;
+    __DSB();
+    __ISB();
+}
+
+
+/**
+  \brief   Get Debug Authentication Control Register (non-secure)
+  \details Reads non-secure Debug Authentication Control register when in secure state.
+  \return             Debug Authentication Control Register.
+ */
+__STATIC_INLINE uint32_t TZ_DCB_GetAuthCtrl_NS(void)
+{
+    return (DCB_NS->DAUTHCTRL);
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_DCBFunctions */
+
+
+
+
+/* ##################################    Debug Identification function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_DIBFunctions Debug Identification Functions
+  \brief    Functions that access the Debug Identification Block.
+  @{
+ */
+
+
+/**
+  \brief   Get Debug Authentication Status Register
+  \details Reads Debug Authentication Status register.
+  \return             Debug Authentication Status Register.
+ */
+__STATIC_INLINE uint32_t DIB_GetAuthStatus(void)
+{
+    return (DIB->DAUTHSTATUS);
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get Debug Authentication Status Register (non-secure)
+  \details Reads non-secure Debug Authentication Status register when in secure state.
+  \return             Debug Authentication Status Register.
+ */
+__STATIC_INLINE uint32_t TZ_DIB_GetAuthStatus_NS(void)
+{
+    return (DIB_NS->DAUTHSTATUS);
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_DCBFunctions */
+
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   System Tick Configuration (non-secure)
+  \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>TZ_SysTick_Config_NS</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+
+ */
+__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                         /* Reload value impossible */
+  }
+
+  SysTick_NS->LOAD  = (uint32_t)(ticks - 1UL);                            /* set reload register */
+  TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick_NS->VAL   = 0UL;                                                /* Load the SysTick Counter Value */
+  SysTick_NS->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                      SysTick_CTRL_TICKINT_Msk   |
+                      SysTick_CTRL_ENABLE_Msk;                            /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                           /* Function successful */
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+/* ##################################### Debug In/Output function ########################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_core_DebugFunctions ITM Functions
+  \brief    Functions that access the ITM debug interface.
+  @{
+ */
+
+extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receive characters. */
+#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
+
+
+/**
+  \brief   ITM Send Character
+  \details Transmits a character via the ITM channel 0, and
+           \li Just returns when no debugger is connected that has booked the output.
+           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
+  \param [in]     ch  Character to transmit.
+  \returns            Character to transmit.
+ */
+__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
+{
+  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
+      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
+  {
+    while (ITM->PORT[0U].u32 == 0UL)
+    {
+      __NOP();
+    }
+    ITM->PORT[0U].u8 = (uint8_t)ch;
+  }
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Receive Character
+  \details Inputs a character via the external variable \ref ITM_RxBuffer.
+  \return             Received character.
+  \return         -1  No character pending.
+ */
+__STATIC_INLINE int32_t ITM_ReceiveChar (void)
+{
+  int32_t ch = -1;                           /* no character available */
+
+  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
+  {
+    ch = ITM_RxBuffer;
+    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
+  }
+
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Check Character
+  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
+  \return          0  No character available.
+  \return          1  Character available.
+ */
+__STATIC_INLINE int32_t ITM_CheckChar (void)
+{
+
+  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
+  {
+    return (0);                              /* no character available */
+  }
+  else
+  {
+    return (1);                              /*    character available */
+  }
+}
+
+/*@} end of CMSIS_core_DebugFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM33_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm35p.h b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm35p.h
new file mode 100644
index 0000000..3843d95
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm35p.h
@@ -0,0 +1,3277 @@
+/**************************************************************************//**
+ * @file     core_cm35p.h
+ * @brief    CMSIS Cortex-M35P Core Peripheral Access Layer Header File
+ * @version  V1.1.3
+ * @date     13. October 2021
+ ******************************************************************************/
+/*
+ * Copyright (c) 2018-2021 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include                        /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header                   /* treat file as system include file */
+#elif defined ( __GNUC__ )
+  #pragma GCC diagnostic ignored "-Wpedantic"   /* disable pedantic warning due to unnamed structs/unions */
+#endif
+
+#ifndef __CORE_CM35P_H_GENERIC
+#define __CORE_CM35P_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_M35P
+  @{
+ */
+
+#include "cmsis_version.h"
+
+/*  CMSIS CM35P definitions */
+#define __CM35P_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __CM35P_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                   /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __CM35P_CMSIS_VERSION       ((__CM35P_CMSIS_VERSION_MAIN << 16U) | \
+                                      __CM35P_CMSIS_VERSION_SUB           )    /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                 (35U)                                       /*!< Cortex-M Core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions.
+*/
+#if defined ( __CC_ARM )
+  #if defined (__TARGET_FPU_VFP)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
+    #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined (__ARM_FP)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
+    #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
+    #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined (__ARMVFP__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
+    #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined (__TI_VFP_SUPPORT__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined (__FPU_VFP__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM35P_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_CM35P_H_DEPENDANT
+#define __CORE_CM35P_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __CM35P_REV
+    #define __CM35P_REV               0x0000U
+    #warning "__CM35P_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __FPU_PRESENT
+    #define __FPU_PRESENT             0U
+    #warning "__FPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __SAUREGION_PRESENT
+    #define __SAUREGION_PRESENT       0U
+    #warning "__SAUREGION_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __DSP_PRESENT
+    #define __DSP_PRESENT             0U
+    #warning "__DSP_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __VTOR_PRESENT
+    #define __VTOR_PRESENT             1U
+    #warning "__VTOR_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          3U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group Cortex_M35P */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core Debug Register
+  - Core MPU Register
+  - Core SAU Register
+  - Core FPU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+#define APSR_Q_Pos                         27U                                            /*!< APSR: Q Position */
+#define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR: Q Mask */
+
+#define APSR_GE_Pos                        16U                                            /*!< APSR: GE Position */
+#define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR: GE Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
+#define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
+
+#define xPSR_IT_Pos                        25U                                            /*!< xPSR: IT Position */
+#define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR: IT Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_GE_Pos                        16U                                            /*!< xPSR: GE Position */
+#define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR: GE Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack-pointer select */
+    uint32_t FPCA:1;                     /*!< bit:      2  Floating-point context active */
+    uint32_t SFPA:1;                     /*!< bit:      3  Secure floating-point active */
+    uint32_t _reserved1:28;              /*!< bit:  4..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SFPA_Pos                    3U                                            /*!< CONTROL: SFPA Position */
+#define CONTROL_SFPA_Msk                   (1UL << CONTROL_SFPA_Pos)                      /*!< CONTROL: SFPA Mask */
+
+#define CONTROL_FPCA_Pos                    2U                                            /*!< CONTROL: FPCA Position */
+#define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONTROL: FPCA Mask */
+
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[16U];              /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[16U];
+  __IOM uint32_t ICER[16U];              /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RSERVED1[16U];
+  __IOM uint32_t ISPR[16U];              /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[16U];
+  __IOM uint32_t ICPR[16U];              /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[16U];
+  __IOM uint32_t IABR[16U];              /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
+        uint32_t RESERVED4[16U];
+  __IOM uint32_t ITNS[16U];              /*!< Offset: 0x280 (R/W)  Interrupt Non-Secure State Register */
+        uint32_t RESERVED5[16U];
+  __IOM uint8_t  IPR[496U];              /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
+        uint32_t RESERVED6[580U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
+}  NVIC_Type;
+
+/* Software Triggered Interrupt Register Definitions */
+#define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: INTLINESNUM Position */
+#define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+  __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+  __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register */
+  __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
+  __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
+  __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register */
+  __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
+  __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register */
+  __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
+  __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
+  __IM  uint32_t ID_AFR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
+  __IM  uint32_t ID_MMFR[4U];            /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
+  __IM  uint32_t ID_ISAR[6U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register */
+  __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
+  __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
+  __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
+  __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
+  __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register */
+  __IOM uint32_t NSACR;                  /*!< Offset: 0x08C (R/W)  Non-Secure Access Control Register */
+        uint32_t RESERVED7[21U];
+  __IOM uint32_t SFSR;                   /*!< Offset: 0x0E4 (R/W)  Secure Fault Status Register */
+  __IOM uint32_t SFAR;                   /*!< Offset: 0x0E8 (R/W)  Secure Fault Address Register */
+        uint32_t RESERVED3[69U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Register */
+        uint32_t RESERVED4[15U];
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1 */
+  __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2 */
+        uint32_t RESERVED5[1U];
+  __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
+        uint32_t RESERVED6[1U];
+  __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU */
+  __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC */
+  __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
+  __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
+  __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
+  __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
+  __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by MVA to PoC */
+  __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by Set-way */
+  __OM  uint32_t BPIALL;                 /*!< Offset: 0x278 ( /W)  Branch Predictor Invalidate All */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_PENDNMISET_Pos            31U                                            /*!< SCB ICSR: PENDNMISET Position */
+#define SCB_ICSR_PENDNMISET_Msk            (1UL << SCB_ICSR_PENDNMISET_Pos)               /*!< SCB ICSR: PENDNMISET Mask */
+
+#define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */
+#define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */
+
+#define SCB_ICSR_PENDNMICLR_Pos            30U                                            /*!< SCB ICSR: PENDNMICLR Position */
+#define SCB_ICSR_PENDNMICLR_Msk            (1UL << SCB_ICSR_PENDNMICLR_Pos)               /*!< SCB ICSR: PENDNMICLR Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_STTNS_Pos                 24U                                            /*!< SCB ICSR: STTNS Position (Security Extension) */
+#define SCB_ICSR_STTNS_Msk                 (1UL << SCB_ICSR_STTNS_Pos)                    /*!< SCB ICSR: STTNS Mask (Security Extension) */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
+#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Vector Table Offset Register Definitions */
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_PRIS_Pos                 14U                                            /*!< SCB AIRCR: PRIS Position */
+#define SCB_AIRCR_PRIS_Msk                 (1UL << SCB_AIRCR_PRIS_Pos)                    /*!< SCB AIRCR: PRIS Mask */
+
+#define SCB_AIRCR_BFHFNMINS_Pos            13U                                            /*!< SCB AIRCR: BFHFNMINS Position */
+#define SCB_AIRCR_BFHFNMINS_Msk            (1UL << SCB_AIRCR_BFHFNMINS_Pos)               /*!< SCB AIRCR: BFHFNMINS Mask */
+
+#define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB AIRCR: PRIGROUP Position */
+#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB AIRCR: PRIGROUP Mask */
+
+#define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            /*!< SCB AIRCR: SYSRESETREQS Position */
+#define SCB_AIRCR_SYSRESETREQS_Msk         (1UL << SCB_AIRCR_SYSRESETREQS_Pos)            /*!< SCB AIRCR: SYSRESETREQS Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEPS_Pos              3U                                            /*!< SCB SCR: SLEEPDEEPS Position */
+#define SCB_SCR_SLEEPDEEPS_Msk             (1UL << SCB_SCR_SLEEPDEEPS_Pos)                /*!< SCB SCR: SLEEPDEEPS Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_BP_Pos                     18U                                            /*!< SCB CCR: BP Position */
+#define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB CCR: BP Mask */
+
+#define SCB_CCR_IC_Pos                     17U                                            /*!< SCB CCR: IC Position */
+#define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB CCR: IC Mask */
+
+#define SCB_CCR_DC_Pos                     16U                                            /*!< SCB CCR: DC Position */
+#define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB CCR: DC Mask */
+
+#define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            /*!< SCB CCR: STKOFHFNMIGN Position */
+#define SCB_CCR_STKOFHFNMIGN_Msk           (1UL << SCB_CCR_STKOFHFNMIGN_Pos)              /*!< SCB CCR: STKOFHFNMIGN Mask */
+
+#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
+#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
+
+#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
+#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
+#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            /*!< SCB SHCSR: HARDFAULTPENDED Position */
+#define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos)         /*!< SCB SHCSR: HARDFAULTPENDED Mask */
+
+#define SCB_SHCSR_SECUREFAULTPENDED_Pos    20U                                            /*!< SCB SHCSR: SECUREFAULTPENDED Position */
+#define SCB_SHCSR_SECUREFAULTPENDED_Msk    (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos)       /*!< SCB SHCSR: SECUREFAULTPENDED Mask */
+
+#define SCB_SHCSR_SECUREFAULTENA_Pos       19U                                            /*!< SCB SHCSR: SECUREFAULTENA Position */
+#define SCB_SHCSR_SECUREFAULTENA_Msk       (1UL << SCB_SHCSR_SECUREFAULTENA_Pos)          /*!< SCB SHCSR: SECUREFAULTENA Mask */
+
+#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB SHCSR: USGFAULTENA Position */
+#define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB SHCSR: USGFAULTENA Mask */
+
+#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB SHCSR: BUSFAULTENA Position */
+#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB SHCSR: BUSFAULTENA Mask */
+
+#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB SHCSR: MEMFAULTENA Position */
+#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB SHCSR: MEMFAULTENA Mask */
+
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB SHCSR: BUSFAULTPENDED Position */
+#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB SHCSR: BUSFAULTPENDED Mask */
+
+#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB SHCSR: MEMFAULTPENDED Position */
+#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB SHCSR: MEMFAULTPENDED Mask */
+
+#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB SHCSR: USGFAULTPENDED Position */
+#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB SHCSR: USGFAULTPENDED Mask */
+
+#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
+#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
+
+#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
+#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
+
+#define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB SHCSR: MONITORACT Position */
+#define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB SHCSR: MONITORACT Mask */
+
+#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
+#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
+
+#define SCB_SHCSR_NMIACT_Pos                5U                                            /*!< SCB SHCSR: NMIACT Position */
+#define SCB_SHCSR_NMIACT_Msk               (1UL << SCB_SHCSR_NMIACT_Pos)                  /*!< SCB SHCSR: NMIACT Mask */
+
+#define SCB_SHCSR_SECUREFAULTACT_Pos        4U                                            /*!< SCB SHCSR: SECUREFAULTACT Position */
+#define SCB_SHCSR_SECUREFAULTACT_Msk       (1UL << SCB_SHCSR_SECUREFAULTACT_Pos)          /*!< SCB SHCSR: SECUREFAULTACT Mask */
+
+#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB SHCSR: USGFAULTACT Position */
+#define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB SHCSR: USGFAULTACT Mask */
+
+#define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            /*!< SCB SHCSR: HARDFAULTACT Position */
+#define SCB_SHCSR_HARDFAULTACT_Msk         (1UL << SCB_SHCSR_HARDFAULTACT_Pos)            /*!< SCB SHCSR: HARDFAULTACT Mask */
+
+#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB SHCSR: BUSFAULTACT Position */
+#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB SHCSR: BUSFAULTACT Mask */
+
+#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB SHCSR: MEMFAULTACT Position */
+#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB SHCSR: MEMFAULTACT Mask */
+
+/* SCB Configurable Fault Status Register Definitions */
+#define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB CFSR: Usage Fault Status Register Position */
+#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB CFSR: Usage Fault Status Register Mask */
+
+#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB CFSR: Bus Fault Status Register Position */
+#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB CFSR: Bus Fault Status Register Mask */
+
+#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
+#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
+
+/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_MMARVALID_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 7U)                 /*!< SCB CFSR (MMFSR): MMARVALID Position */
+#define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB CFSR (MMFSR): MMARVALID Mask */
+
+#define SCB_CFSR_MLSPERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 5U)                 /*!< SCB CFSR (MMFSR): MLSPERR Position */
+#define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB CFSR (MMFSR): MLSPERR Mask */
+
+#define SCB_CFSR_MSTKERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 4U)                 /*!< SCB CFSR (MMFSR): MSTKERR Position */
+#define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB CFSR (MMFSR): MSTKERR Mask */
+
+#define SCB_CFSR_MUNSTKERR_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 3U)                 /*!< SCB CFSR (MMFSR): MUNSTKERR Position */
+#define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */
+
+#define SCB_CFSR_DACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 1U)                 /*!< SCB CFSR (MMFSR): DACCVIOL Position */
+#define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB CFSR (MMFSR): DACCVIOL Mask */
+
+#define SCB_CFSR_IACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 0U)                 /*!< SCB CFSR (MMFSR): IACCVIOL Position */
+#define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB CFSR (MMFSR): IACCVIOL Mask */
+
+/* BusFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB CFSR (BFSR): BFARVALID Position */
+#define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB CFSR (BFSR): BFARVALID Mask */
+
+#define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB CFSR (BFSR): LSPERR Position */
+#define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB CFSR (BFSR): LSPERR Mask */
+
+#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB CFSR (BFSR): STKERR Position */
+#define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB CFSR (BFSR): STKERR Mask */
+
+#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB CFSR (BFSR): UNSTKERR Position */
+#define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB CFSR (BFSR): UNSTKERR Mask */
+
+#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB CFSR (BFSR): IMPRECISERR Position */
+#define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB CFSR (BFSR): IMPRECISERR Mask */
+
+#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB CFSR (BFSR): PRECISERR Position */
+#define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB CFSR (BFSR): PRECISERR Mask */
+
+#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB CFSR (BFSR): IBUSERR Position */
+#define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB CFSR (BFSR): IBUSERR Mask */
+
+/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB CFSR (UFSR): DIVBYZERO Position */
+#define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB CFSR (UFSR): DIVBYZERO Mask */
+
+#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB CFSR (UFSR): UNALIGNED Position */
+#define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB CFSR (UFSR): UNALIGNED Mask */
+
+#define SCB_CFSR_STKOF_Pos                (SCB_CFSR_USGFAULTSR_Pos + 4U)                  /*!< SCB CFSR (UFSR): STKOF Position */
+#define SCB_CFSR_STKOF_Msk                (1UL << SCB_CFSR_STKOF_Pos)                     /*!< SCB CFSR (UFSR): STKOF Mask */
+
+#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB CFSR (UFSR): NOCP Position */
+#define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB CFSR (UFSR): NOCP Mask */
+
+#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB CFSR (UFSR): INVPC Position */
+#define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB CFSR (UFSR): INVPC Mask */
+
+#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB CFSR (UFSR): INVSTATE Position */
+#define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB CFSR (UFSR): INVSTATE Mask */
+
+#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB CFSR (UFSR): UNDEFINSTR Position */
+#define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */
+
+/* SCB Hard Fault Status Register Definitions */
+#define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
+#define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
+
+#define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB HFSR: FORCED Position */
+#define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB HFSR: FORCED Mask */
+
+#define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB HFSR: VECTTBL Position */
+#define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB HFSR: VECTTBL Mask */
+
+/* SCB Debug Fault Status Register Definitions */
+#define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB DFSR: EXTERNAL Position */
+#define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB DFSR: EXTERNAL Mask */
+
+#define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB DFSR: VCATCH Position */
+#define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB DFSR: VCATCH Mask */
+
+#define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB DFSR: DWTTRAP Position */
+#define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB DFSR: DWTTRAP Mask */
+
+#define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB DFSR: BKPT Position */
+#define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB DFSR: BKPT Mask */
+
+#define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB DFSR: HALTED Position */
+#define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB DFSR: HALTED Mask */
+
+/* SCB Non-Secure Access Control Register Definitions */
+#define SCB_NSACR_CP11_Pos                 11U                                            /*!< SCB NSACR: CP11 Position */
+#define SCB_NSACR_CP11_Msk                 (1UL << SCB_NSACR_CP11_Pos)                    /*!< SCB NSACR: CP11 Mask */
+
+#define SCB_NSACR_CP10_Pos                 10U                                            /*!< SCB NSACR: CP10 Position */
+#define SCB_NSACR_CP10_Msk                 (1UL << SCB_NSACR_CP10_Pos)                    /*!< SCB NSACR: CP10 Mask */
+
+#define SCB_NSACR_CPn_Pos                   0U                                            /*!< SCB NSACR: CPn Position */
+#define SCB_NSACR_CPn_Msk                  (1UL /*<< SCB_NSACR_CPn_Pos*/)                 /*!< SCB NSACR: CPn Mask */
+
+/* SCB Cache Level ID Register Definitions */
+#define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB CLIDR: LoUU Position */
+#define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB CLIDR: LoUU Mask */
+
+#define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB CLIDR: LoC Position */
+#define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB CLIDR: LoC Mask */
+
+/* SCB Cache Type Register Definitions */
+#define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB CTR: Format Position */
+#define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB CTR: Format Mask */
+
+#define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB CTR: CWG Position */
+#define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB CTR: CWG Mask */
+
+#define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB CTR: ERG Position */
+#define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB CTR: ERG Mask */
+
+#define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB CTR: DminLine Position */
+#define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB CTR: DminLine Mask */
+
+#define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB CTR: ImInLine Position */
+#define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB CTR: ImInLine Mask */
+
+/* SCB Cache Size ID Register Definitions */
+#define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB CCSIDR: WT Position */
+#define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB CCSIDR: WT Mask */
+
+#define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB CCSIDR: WB Position */
+#define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB CCSIDR: WB Mask */
+
+#define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB CCSIDR: RA Position */
+#define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB CCSIDR: RA Mask */
+
+#define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB CCSIDR: WA Position */
+#define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB CCSIDR: WA Mask */
+
+#define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB CCSIDR: NumSets Position */
+#define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB CCSIDR: NumSets Mask */
+
+#define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB CCSIDR: Associativity Position */
+#define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB CCSIDR: Associativity Mask */
+
+#define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB CCSIDR: LineSize Position */
+#define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB CCSIDR: LineSize Mask */
+
+/* SCB Cache Size Selection Register Definitions */
+#define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB CSSELR: Level Position */
+#define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB CSSELR: Level Mask */
+
+#define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB CSSELR: InD Position */
+#define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB CSSELR: InD Mask */
+
+/* SCB Software Triggered Interrupt Register Definitions */
+#define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB STIR: INTID Position */
+#define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB STIR: INTID Mask */
+
+/* SCB D-Cache Invalidate by Set-way Register Definitions */
+#define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB DCISW: Way Position */
+#define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB DCISW: Way Mask */
+
+#define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB DCISW: Set Position */
+#define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB DCISW: Set Mask */
+
+/* SCB D-Cache Clean by Set-way Register Definitions */
+#define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB DCCSW: Way Position */
+#define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB DCCSW: Way Mask */
+
+#define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB DCCSW: Set Position */
+#define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB DCCSW: Set Mask */
+
+/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
+#define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB DCCISW: Way Position */
+#define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB DCCISW: Way Mask */
+
+#define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB DCCISW: Set Position */
+#define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB DCCISW: Set Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
+  \brief    Type definitions for the System Control and ID Register not in the SCB
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control and ID Register not in the SCB.
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register */
+  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
+  __IOM uint32_t CPPWR;                  /*!< Offset: 0x00C (R/W)  Coprocessor Power Control  Register */
+} SCnSCB_Type;
+
+/* Interrupt Controller Type Register Definitions */
+#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: INTLINESNUM Position */
+#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_SCnotSCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
+  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
+ */
+typedef struct
+{
+  __OM  union
+  {
+    __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
+    __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
+    __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
+  }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
+        uint32_t RESERVED0[864U];
+  __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
+        uint32_t RESERVED1[15U];
+  __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
+        uint32_t RESERVED2[15U];
+  __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
+        uint32_t RESERVED3[32U];
+        uint32_t RESERVED4[43U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
+        uint32_t RESERVED5[1U];
+  __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  ITM Device Architecture Register */
+        uint32_t RESERVED6[4U];
+  __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */
+  __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */
+  __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */
+  __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */
+  __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */
+  __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */
+  __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */
+  __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */
+  __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */
+  __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */
+  __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */
+  __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */
+} ITM_Type;
+
+/* ITM Stimulus Port Register Definitions */
+#define ITM_STIM_DISABLED_Pos               1U                                            /*!< ITM STIM: DISABLED Position */
+#define ITM_STIM_DISABLED_Msk              (0x1UL << ITM_STIM_DISABLED_Pos)               /*!< ITM STIM: DISABLED Mask */
+
+#define ITM_STIM_FIFOREADY_Pos              0U                                            /*!< ITM STIM: FIFOREADY Position */
+#define ITM_STIM_FIFOREADY_Msk             (0x1UL /*<< ITM_STIM_FIFOREADY_Pos*/)          /*!< ITM STIM: FIFOREADY Mask */
+
+/* ITM Trace Privilege Register Definitions */
+#define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
+#define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM TPR: PRIVMASK Mask */
+
+/* ITM Trace Control Register Definitions */
+#define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
+#define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM TCR: BUSY Mask */
+
+#define ITM_TCR_TRACEBUSID_Pos             16U                                            /*!< ITM TCR: ATBID Position */
+#define ITM_TCR_TRACEBUSID_Msk             (0x7FUL << ITM_TCR_TRACEBUSID_Pos)             /*!< ITM TCR: ATBID Mask */
+
+#define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM TCR: Global timestamp frequency Position */
+#define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM TCR: Global timestamp frequency Mask */
+
+#define ITM_TCR_TSPRESCALE_Pos              8U                                            /*!< ITM TCR: TSPRESCALE Position */
+#define ITM_TCR_TSPRESCALE_Msk             (3UL << ITM_TCR_TSPRESCALE_Pos)                /*!< ITM TCR: TSPRESCALE Mask */
+
+#define ITM_TCR_STALLENA_Pos                5U                                            /*!< ITM TCR: STALLENA Position */
+#define ITM_TCR_STALLENA_Msk               (1UL << ITM_TCR_STALLENA_Pos)                  /*!< ITM TCR: STALLENA Mask */
+
+#define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM TCR: SWOENA Position */
+#define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM TCR: SWOENA Mask */
+
+#define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM TCR: DWTENA Position */
+#define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM TCR: DWTENA Mask */
+
+#define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM TCR: SYNCENA Position */
+#define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM TCR: SYNCENA Mask */
+
+#define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM TCR: TSENA Position */
+#define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM TCR: TSENA Mask */
+
+#define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM TCR: ITM Enable bit Position */
+#define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM TCR: ITM Enable bit Mask */
+
+/* ITM Lock Status Register Definitions */
+#define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM LSR: ByteAcc Position */
+#define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM LSR: ByteAcc Mask */
+
+#define ITM_LSR_Access_Pos                  1U                                            /*!< ITM LSR: Access Position */
+#define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM LSR: Access Mask */
+
+#define ITM_LSR_Present_Pos                 0U                                            /*!< ITM LSR: Present Position */
+#define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM LSR: Present Mask */
+
+/*@}*/ /* end of group CMSIS_ITM */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
+  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
+  __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
+  __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
+  __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Register */
+  __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
+  __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
+  __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Register */
+  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
+  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
+        uint32_t RESERVED1[1U];
+  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
+        uint32_t RESERVED3[1U];
+  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
+        uint32_t RESERVED4[1U];
+  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
+        uint32_t RESERVED5[1U];
+  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
+        uint32_t RESERVED6[1U];
+  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
+        uint32_t RESERVED7[1U];
+  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
+        uint32_t RESERVED8[1U];
+  __IOM uint32_t COMP4;                  /*!< Offset: 0x060 (R/W)  Comparator Register 4 */
+        uint32_t RESERVED9[1U];
+  __IOM uint32_t FUNCTION4;              /*!< Offset: 0x068 (R/W)  Function Register 4 */
+        uint32_t RESERVED10[1U];
+  __IOM uint32_t COMP5;                  /*!< Offset: 0x070 (R/W)  Comparator Register 5 */
+        uint32_t RESERVED11[1U];
+  __IOM uint32_t FUNCTION5;              /*!< Offset: 0x078 (R/W)  Function Register 5 */
+        uint32_t RESERVED12[1U];
+  __IOM uint32_t COMP6;                  /*!< Offset: 0x080 (R/W)  Comparator Register 6 */
+        uint32_t RESERVED13[1U];
+  __IOM uint32_t FUNCTION6;              /*!< Offset: 0x088 (R/W)  Function Register 6 */
+        uint32_t RESERVED14[1U];
+  __IOM uint32_t COMP7;                  /*!< Offset: 0x090 (R/W)  Comparator Register 7 */
+        uint32_t RESERVED15[1U];
+  __IOM uint32_t FUNCTION7;              /*!< Offset: 0x098 (R/W)  Function Register 7 */
+        uint32_t RESERVED16[1U];
+  __IOM uint32_t COMP8;                  /*!< Offset: 0x0A0 (R/W)  Comparator Register 8 */
+        uint32_t RESERVED17[1U];
+  __IOM uint32_t FUNCTION8;              /*!< Offset: 0x0A8 (R/W)  Function Register 8 */
+        uint32_t RESERVED18[1U];
+  __IOM uint32_t COMP9;                  /*!< Offset: 0x0B0 (R/W)  Comparator Register 9 */
+        uint32_t RESERVED19[1U];
+  __IOM uint32_t FUNCTION9;              /*!< Offset: 0x0B8 (R/W)  Function Register 9 */
+        uint32_t RESERVED20[1U];
+  __IOM uint32_t COMP10;                 /*!< Offset: 0x0C0 (R/W)  Comparator Register 10 */
+        uint32_t RESERVED21[1U];
+  __IOM uint32_t FUNCTION10;             /*!< Offset: 0x0C8 (R/W)  Function Register 10 */
+        uint32_t RESERVED22[1U];
+  __IOM uint32_t COMP11;                 /*!< Offset: 0x0D0 (R/W)  Comparator Register 11 */
+        uint32_t RESERVED23[1U];
+  __IOM uint32_t FUNCTION11;             /*!< Offset: 0x0D8 (R/W)  Function Register 11 */
+        uint32_t RESERVED24[1U];
+  __IOM uint32_t COMP12;                 /*!< Offset: 0x0E0 (R/W)  Comparator Register 12 */
+        uint32_t RESERVED25[1U];
+  __IOM uint32_t FUNCTION12;             /*!< Offset: 0x0E8 (R/W)  Function Register 12 */
+        uint32_t RESERVED26[1U];
+  __IOM uint32_t COMP13;                 /*!< Offset: 0x0F0 (R/W)  Comparator Register 13 */
+        uint32_t RESERVED27[1U];
+  __IOM uint32_t FUNCTION13;             /*!< Offset: 0x0F8 (R/W)  Function Register 13 */
+        uint32_t RESERVED28[1U];
+  __IOM uint32_t COMP14;                 /*!< Offset: 0x100 (R/W)  Comparator Register 14 */
+        uint32_t RESERVED29[1U];
+  __IOM uint32_t FUNCTION14;             /*!< Offset: 0x108 (R/W)  Function Register 14 */
+        uint32_t RESERVED30[1U];
+  __IOM uint32_t COMP15;                 /*!< Offset: 0x110 (R/W)  Comparator Register 15 */
+        uint32_t RESERVED31[1U];
+  __IOM uint32_t FUNCTION15;             /*!< Offset: 0x118 (R/W)  Function Register 15 */
+        uint32_t RESERVED32[934U];
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
+        uint32_t RESERVED33[1U];
+  __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  Device Architecture Register */
+} DWT_Type;
+
+/* DWT Control Register Definitions */
+#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
+#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
+
+#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
+#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
+
+#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
+#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
+
+#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
+#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
+
+#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
+#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
+
+#define DWT_CTRL_CYCDISS_Pos               23U                                         /*!< DWT CTRL: CYCDISS Position */
+#define DWT_CTRL_CYCDISS_Msk               (0x1UL << DWT_CTRL_CYCDISS_Pos)             /*!< DWT CTRL: CYCDISS Mask */
+
+#define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTRL: CYCEVTENA Position */
+#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTRL: CYCEVTENA Mask */
+
+#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTRL: FOLDEVTENA Position */
+#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTRL: FOLDEVTENA Mask */
+
+#define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTRL: LSUEVTENA Position */
+#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTRL: LSUEVTENA Mask */
+
+#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTRL: SLEEPEVTENA Position */
+#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTRL: SLEEPEVTENA Mask */
+
+#define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTRL: EXCEVTENA Position */
+#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTRL: EXCEVTENA Mask */
+
+#define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTRL: CPIEVTENA Position */
+#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTRL: CPIEVTENA Mask */
+
+#define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTRL: EXCTRCENA Position */
+#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTRL: EXCTRCENA Mask */
+
+#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTRL: PCSAMPLENA Position */
+#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTRL: PCSAMPLENA Mask */
+
+#define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTRL: SYNCTAP Position */
+#define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTRL: SYNCTAP Mask */
+
+#define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTRL: CYCTAP Position */
+#define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTRL: CYCTAP Mask */
+
+#define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTRL: POSTINIT Position */
+#define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTRL: POSTINIT Mask */
+
+#define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTRL: POSTPRESET Position */
+#define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTRL: POSTPRESET Mask */
+
+#define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTRL: CYCCNTENA Position */
+#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTRL: CYCCNTENA Mask */
+
+/* DWT CPI Count Register Definitions */
+#define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPICNT: CPICNT Position */
+#define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPICNT: CPICNT Mask */
+
+/* DWT Exception Overhead Count Register Definitions */
+#define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXCCNT: EXCCNT Position */
+#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXCCNT: EXCCNT Mask */
+
+/* DWT Sleep Count Register Definitions */
+#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLEEPCNT: SLEEPCNT Position */
+#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLEEPCNT: SLEEPCNT Mask */
+
+/* DWT LSU Count Register Definitions */
+#define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSUCNT: LSUCNT Position */
+#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSUCNT: LSUCNT Mask */
+
+/* DWT Folded-instruction Count Register Definitions */
+#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOLDCNT: FOLDCNT Position */
+#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOLDCNT: FOLDCNT Mask */
+
+/* DWT Comparator Function Register Definitions */
+#define DWT_FUNCTION_ID_Pos                27U                                         /*!< DWT FUNCTION: ID Position */
+#define DWT_FUNCTION_ID_Msk                (0x1FUL << DWT_FUNCTION_ID_Pos)             /*!< DWT FUNCTION: ID Mask */
+
+#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
+#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
+
+#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
+#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
+
+#define DWT_FUNCTION_ACTION_Pos             4U                                         /*!< DWT FUNCTION: ACTION Position */
+#define DWT_FUNCTION_ACTION_Msk            (0x1UL << DWT_FUNCTION_ACTION_Pos)          /*!< DWT FUNCTION: ACTION Mask */
+
+#define DWT_FUNCTION_MATCH_Pos              0U                                         /*!< DWT FUNCTION: MATCH Position */
+#define DWT_FUNCTION_MATCH_Msk             (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/)       /*!< DWT FUNCTION: MATCH Mask */
+
+/*@}*/ /* end of group CMSIS_DWT */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
+  \brief    Type definitions for the Trace Port Interface (TPI)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Trace Port Interface Register (TPI).
+ */
+typedef struct
+{
+  __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
+  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Register */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
+        uint32_t RESERVED1[55U];
+  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
+        uint32_t RESERVED2[131U];
+  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
+  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
+  __IOM uint32_t PSCR;                   /*!< Offset: 0x308 (R/W)  Periodic Synchronization Control Register */
+        uint32_t RESERVED3[759U];
+  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
+  __IM  uint32_t ITFTTD0;                /*!< Offset: 0xEEC (R/ )  Integration Test FIFO Test Data 0 Register */
+  __IOM uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/W)  Integration Test ATB Control Register 2 */
+        uint32_t RESERVED4[1U];
+  __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  Integration Test ATB Control Register 0 */
+  __IM  uint32_t ITFTTD1;                /*!< Offset: 0xEFC (R/ )  Integration Test FIFO Test Data 1 Register */
+  __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
+        uint32_t RESERVED5[39U];
+  __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
+  __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
+        uint32_t RESERVED7[8U];
+  __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  Device Configuration Register */
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  Device Type Identifier Register */
+} TPI_Type;
+
+/* TPI Asynchronous Clock Prescaler Register Definitions */
+#define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACPR: PRESCALER Position */
+#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACPR: PRESCALER Mask */
+
+/* TPI Selected Pin Protocol Register Definitions */
+#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
+#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
+
+/* TPI Formatter and Flush Status Register Definitions */
+#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
+#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
+
+#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
+#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
+
+#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
+#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
+
+#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
+#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
+
+/* TPI Formatter and Flush Control Register Definitions */
+#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
+#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
+
+#define TPI_FFCR_FOnMan_Pos                 6U                                         /*!< TPI FFCR: FOnMan Position */
+#define TPI_FFCR_FOnMan_Msk                (0x1UL << TPI_FFCR_FOnMan_Pos)              /*!< TPI FFCR: FOnMan Mask */
+
+#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
+#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
+
+/* TPI TRIGGER Register Definitions */
+#define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRIGGER: TRIGGER Position */
+#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRIGGER: TRIGGER Mask */
+
+/* TPI Integration Test FIFO Test Data 0 Register Definitions */
+#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos    29U                                         /*!< TPI ITFTTD0: ATB Interface 2 ATVALIDPosition */
+#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk    (0x3UL << TPI_ITFTTD0_ATB_IF2_ATVALID_Pos)  /*!< TPI ITFTTD0: ATB Interface 2 ATVALID Mask */
+
+#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos  27U                                         /*!< TPI ITFTTD0: ATB Interface 2 byte count Position */
+#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk  (0x3UL << TPI_ITFTTD0_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 2 byte count Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos    26U                                         /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Position */
+#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk    (0x3UL << TPI_ITFTTD0_ATB_IF1_ATVALID_Pos)  /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos  24U                                         /*!< TPI ITFTTD0: ATB Interface 1 byte count Position */
+#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk  (0x3UL << TPI_ITFTTD0_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 1 byte countt Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_data2_Pos      16U                                         /*!< TPI ITFTTD0: ATB Interface 1 data2 Position */
+#define TPI_ITFTTD0_ATB_IF1_data2_Msk      (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos)   /*!< TPI ITFTTD0: ATB Interface 1 data2 Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_data1_Pos       8U                                         /*!< TPI ITFTTD0: ATB Interface 1 data1 Position */
+#define TPI_ITFTTD0_ATB_IF1_data1_Msk      (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos)   /*!< TPI ITFTTD0: ATB Interface 1 data1 Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_data0_Pos       0U                                          /*!< TPI ITFTTD0: ATB Interface 1 data0 Position */
+#define TPI_ITFTTD0_ATB_IF1_data0_Msk      (0xFFUL /*<< TPI_ITFTTD0_ATB_IF1_data0_Pos*/) /*!< TPI ITFTTD0: ATB Interface 1 data0 Mask */
+
+/* TPI Integration Test ATB Control Register 2 Register Definitions */
+#define TPI_ITATBCTR2_AFVALID2S_Pos         1U                                         /*!< TPI ITATBCTR2: AFVALID2S Position */
+#define TPI_ITATBCTR2_AFVALID2S_Msk        (0x1UL << TPI_ITATBCTR2_AFVALID2S_Pos)      /*!< TPI ITATBCTR2: AFVALID2SS Mask */
+
+#define TPI_ITATBCTR2_AFVALID1S_Pos         1U                                         /*!< TPI ITATBCTR2: AFVALID1S Position */
+#define TPI_ITATBCTR2_AFVALID1S_Msk        (0x1UL << TPI_ITATBCTR2_AFVALID1S_Pos)      /*!< TPI ITATBCTR2: AFVALID1SS Mask */
+
+#define TPI_ITATBCTR2_ATREADY2S_Pos         0U                                         /*!< TPI ITATBCTR2: ATREADY2S Position */
+#define TPI_ITATBCTR2_ATREADY2S_Msk        (0x1UL /*<< TPI_ITATBCTR2_ATREADY2S_Pos*/)  /*!< TPI ITATBCTR2: ATREADY2S Mask */
+
+#define TPI_ITATBCTR2_ATREADY1S_Pos         0U                                         /*!< TPI ITATBCTR2: ATREADY1S Position */
+#define TPI_ITATBCTR2_ATREADY1S_Msk        (0x1UL /*<< TPI_ITATBCTR2_ATREADY1S_Pos*/)  /*!< TPI ITATBCTR2: ATREADY1S Mask */
+
+/* TPI Integration Test FIFO Test Data 1 Register Definitions */
+#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos    29U                                         /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Position */
+#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk    (0x3UL << TPI_ITFTTD1_ATB_IF2_ATVALID_Pos)  /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos  27U                                         /*!< TPI ITFTTD1: ATB Interface 2 byte count Position */
+#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk  (0x3UL << TPI_ITFTTD1_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 2 byte count Mask */
+
+#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos    26U                                         /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Position */
+#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk    (0x3UL << TPI_ITFTTD1_ATB_IF1_ATVALID_Pos)  /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Mask */
+
+#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos  24U                                         /*!< TPI ITFTTD1: ATB Interface 1 byte count Position */
+#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk  (0x3UL << TPI_ITFTTD1_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 1 byte countt Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_data2_Pos      16U                                         /*!< TPI ITFTTD1: ATB Interface 2 data2 Position */
+#define TPI_ITFTTD1_ATB_IF2_data2_Msk      (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos)   /*!< TPI ITFTTD1: ATB Interface 2 data2 Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_data1_Pos       8U                                         /*!< TPI ITFTTD1: ATB Interface 2 data1 Position */
+#define TPI_ITFTTD1_ATB_IF2_data1_Msk      (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos)   /*!< TPI ITFTTD1: ATB Interface 2 data1 Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_data0_Pos       0U                                          /*!< TPI ITFTTD1: ATB Interface 2 data0 Position */
+#define TPI_ITFTTD1_ATB_IF2_data0_Msk      (0xFFUL /*<< TPI_ITFTTD1_ATB_IF2_data0_Pos*/) /*!< TPI ITFTTD1: ATB Interface 2 data0 Mask */
+
+/* TPI Integration Test ATB Control Register 0 Definitions */
+#define TPI_ITATBCTR0_AFVALID2S_Pos         1U                                         /*!< TPI ITATBCTR0: AFVALID2S Position */
+#define TPI_ITATBCTR0_AFVALID2S_Msk        (0x1UL << TPI_ITATBCTR0_AFVALID2S_Pos)      /*!< TPI ITATBCTR0: AFVALID2SS Mask */
+
+#define TPI_ITATBCTR0_AFVALID1S_Pos         1U                                         /*!< TPI ITATBCTR0: AFVALID1S Position */
+#define TPI_ITATBCTR0_AFVALID1S_Msk        (0x1UL << TPI_ITATBCTR0_AFVALID1S_Pos)      /*!< TPI ITATBCTR0: AFVALID1SS Mask */
+
+#define TPI_ITATBCTR0_ATREADY2S_Pos         0U                                         /*!< TPI ITATBCTR0: ATREADY2S Position */
+#define TPI_ITATBCTR0_ATREADY2S_Msk        (0x1UL /*<< TPI_ITATBCTR0_ATREADY2S_Pos*/)  /*!< TPI ITATBCTR0: ATREADY2S Mask */
+
+#define TPI_ITATBCTR0_ATREADY1S_Pos         0U                                         /*!< TPI ITATBCTR0: ATREADY1S Position */
+#define TPI_ITATBCTR0_ATREADY1S_Msk        (0x1UL /*<< TPI_ITATBCTR0_ATREADY1S_Pos*/)  /*!< TPI ITATBCTR0: ATREADY1S Mask */
+
+/* TPI Integration Mode Control Register Definitions */
+#define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITCTRL: Mode Position */
+#define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
+
+/* TPI DEVID Register Definitions */
+#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
+#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
+
+#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
+#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
+
+#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
+#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
+
+#define TPI_DEVID_FIFOSZ_Pos                6U                                         /*!< TPI DEVID: FIFOSZ Position */
+#define TPI_DEVID_FIFOSZ_Msk               (0x7UL << TPI_DEVID_FIFOSZ_Pos)             /*!< TPI DEVID: FIFOSZ Mask */
+
+#define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEVID: NrTraceInput Position */
+#define TPI_DEVID_NrTraceInput_Msk         (0x3FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEVID: NrTraceInput Mask */
+
+/* TPI DEVTYPE Register Definitions */
+#define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
+
+#define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
+/*@}*/ /* end of group CMSIS_TPI */
+
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  MPU Region Limit Address Register */
+  __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Region Base Address Register Alias 1 */
+  __IOM uint32_t RLAR_A1;                /*!< Offset: 0x018 (R/W)  MPU Region Limit Address Register Alias 1 */
+  __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Region Base Address Register Alias 2 */
+  __IOM uint32_t RLAR_A2;                /*!< Offset: 0x020 (R/W)  MPU Region Limit Address Register Alias 2 */
+  __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Region Base Address Register Alias 3 */
+  __IOM uint32_t RLAR_A3;                /*!< Offset: 0x028 (R/W)  MPU Region Limit Address Register Alias 3 */
+        uint32_t RESERVED0[1];
+  union {
+  __IOM uint32_t MAIR[2];
+  struct {
+  __IOM uint32_t MAIR0;                  /*!< Offset: 0x030 (R/W)  MPU Memory Attribute Indirection Register 0 */
+  __IOM uint32_t MAIR1;                  /*!< Offset: 0x034 (R/W)  MPU Memory Attribute Indirection Register 1 */
+  };
+  };
+} MPU_Type;
+
+#define MPU_TYPE_RALIASES                  4U
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_BASE_Pos                   5U                                            /*!< MPU RBAR: BASE Position */
+#define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL << MPU_RBAR_BASE_Pos)             /*!< MPU RBAR: BASE Mask */
+
+#define MPU_RBAR_SH_Pos                     3U                                            /*!< MPU RBAR: SH Position */
+#define MPU_RBAR_SH_Msk                    (0x3UL << MPU_RBAR_SH_Pos)                     /*!< MPU RBAR: SH Mask */
+
+#define MPU_RBAR_AP_Pos                     1U                                            /*!< MPU RBAR: AP Position */
+#define MPU_RBAR_AP_Msk                    (0x3UL << MPU_RBAR_AP_Pos)                     /*!< MPU RBAR: AP Mask */
+
+#define MPU_RBAR_XN_Pos                     0U                                            /*!< MPU RBAR: XN Position */
+#define MPU_RBAR_XN_Msk                    (01UL /*<< MPU_RBAR_XN_Pos*/)                  /*!< MPU RBAR: XN Mask */
+
+/* MPU Region Limit Address Register Definitions */
+#define MPU_RLAR_LIMIT_Pos                  5U                                            /*!< MPU RLAR: LIMIT Position */
+#define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos)            /*!< MPU RLAR: LIMIT Mask */
+
+#define MPU_RLAR_AttrIndx_Pos               1U                                            /*!< MPU RLAR: AttrIndx Position */
+#define MPU_RLAR_AttrIndx_Msk              (0x7UL << MPU_RLAR_AttrIndx_Pos)               /*!< MPU RLAR: AttrIndx Mask */
+
+#define MPU_RLAR_EN_Pos                     0U                                            /*!< MPU RLAR: Region enable bit Position */
+#define MPU_RLAR_EN_Msk                    (1UL /*<< MPU_RLAR_EN_Pos*/)                   /*!< MPU RLAR: Region enable bit Disable Mask */
+
+/* MPU Memory Attribute Indirection Register 0 Definitions */
+#define MPU_MAIR0_Attr3_Pos                24U                                            /*!< MPU MAIR0: Attr3 Position */
+#define MPU_MAIR0_Attr3_Msk                (0xFFUL << MPU_MAIR0_Attr3_Pos)                /*!< MPU MAIR0: Attr3 Mask */
+
+#define MPU_MAIR0_Attr2_Pos                16U                                            /*!< MPU MAIR0: Attr2 Position */
+#define MPU_MAIR0_Attr2_Msk                (0xFFUL << MPU_MAIR0_Attr2_Pos)                /*!< MPU MAIR0: Attr2 Mask */
+
+#define MPU_MAIR0_Attr1_Pos                 8U                                            /*!< MPU MAIR0: Attr1 Position */
+#define MPU_MAIR0_Attr1_Msk                (0xFFUL << MPU_MAIR0_Attr1_Pos)                /*!< MPU MAIR0: Attr1 Mask */
+
+#define MPU_MAIR0_Attr0_Pos                 0U                                            /*!< MPU MAIR0: Attr0 Position */
+#define MPU_MAIR0_Attr0_Msk                (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/)            /*!< MPU MAIR0: Attr0 Mask */
+
+/* MPU Memory Attribute Indirection Register 1 Definitions */
+#define MPU_MAIR1_Attr7_Pos                24U                                            /*!< MPU MAIR1: Attr7 Position */
+#define MPU_MAIR1_Attr7_Msk                (0xFFUL << MPU_MAIR1_Attr7_Pos)                /*!< MPU MAIR1: Attr7 Mask */
+
+#define MPU_MAIR1_Attr6_Pos                16U                                            /*!< MPU MAIR1: Attr6 Position */
+#define MPU_MAIR1_Attr6_Msk                (0xFFUL << MPU_MAIR1_Attr6_Pos)                /*!< MPU MAIR1: Attr6 Mask */
+
+#define MPU_MAIR1_Attr5_Pos                 8U                                            /*!< MPU MAIR1: Attr5 Position */
+#define MPU_MAIR1_Attr5_Msk                (0xFFUL << MPU_MAIR1_Attr5_Pos)                /*!< MPU MAIR1: Attr5 Mask */
+
+#define MPU_MAIR1_Attr4_Pos                 0U                                            /*!< MPU MAIR1: Attr4 Position */
+#define MPU_MAIR1_Attr4_Msk                (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/)            /*!< MPU MAIR1: Attr4 Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SAU     Security Attribution Unit (SAU)
+  \brief    Type definitions for the Security Attribution Unit (SAU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Security Attribution Unit (SAU).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SAU Control Register */
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x004 (R/ )  SAU Type Register */
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  SAU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  SAU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  SAU Region Limit Address Register */
+#else
+        uint32_t RESERVED0[3];
+#endif
+  __IOM uint32_t SFSR;                   /*!< Offset: 0x014 (R/W)  Secure Fault Status Register */
+  __IOM uint32_t SFAR;                   /*!< Offset: 0x018 (R/W)  Secure Fault Address Register */
+} SAU_Type;
+
+/* SAU Control Register Definitions */
+#define SAU_CTRL_ALLNS_Pos                  1U                                            /*!< SAU CTRL: ALLNS Position */
+#define SAU_CTRL_ALLNS_Msk                 (1UL << SAU_CTRL_ALLNS_Pos)                    /*!< SAU CTRL: ALLNS Mask */
+
+#define SAU_CTRL_ENABLE_Pos                 0U                                            /*!< SAU CTRL: ENABLE Position */
+#define SAU_CTRL_ENABLE_Msk                (1UL /*<< SAU_CTRL_ENABLE_Pos*/)               /*!< SAU CTRL: ENABLE Mask */
+
+/* SAU Type Register Definitions */
+#define SAU_TYPE_SREGION_Pos                0U                                            /*!< SAU TYPE: SREGION Position */
+#define SAU_TYPE_SREGION_Msk               (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/)           /*!< SAU TYPE: SREGION Mask */
+
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+/* SAU Region Number Register Definitions */
+#define SAU_RNR_REGION_Pos                  0U                                            /*!< SAU RNR: REGION Position */
+#define SAU_RNR_REGION_Msk                 (0xFFUL /*<< SAU_RNR_REGION_Pos*/)             /*!< SAU RNR: REGION Mask */
+
+/* SAU Region Base Address Register Definitions */
+#define SAU_RBAR_BADDR_Pos                  5U                                            /*!< SAU RBAR: BADDR Position */
+#define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos)            /*!< SAU RBAR: BADDR Mask */
+
+/* SAU Region Limit Address Register Definitions */
+#define SAU_RLAR_LADDR_Pos                  5U                                            /*!< SAU RLAR: LADDR Position */
+#define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos)            /*!< SAU RLAR: LADDR Mask */
+
+#define SAU_RLAR_NSC_Pos                    1U                                            /*!< SAU RLAR: NSC Position */
+#define SAU_RLAR_NSC_Msk                   (1UL << SAU_RLAR_NSC_Pos)                      /*!< SAU RLAR: NSC Mask */
+
+#define SAU_RLAR_ENABLE_Pos                 0U                                            /*!< SAU RLAR: ENABLE Position */
+#define SAU_RLAR_ENABLE_Msk                (1UL /*<< SAU_RLAR_ENABLE_Pos*/)               /*!< SAU RLAR: ENABLE Mask */
+
+#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */
+
+/* Secure Fault Status Register Definitions */
+#define SAU_SFSR_LSERR_Pos                  7U                                            /*!< SAU SFSR: LSERR Position */
+#define SAU_SFSR_LSERR_Msk                 (1UL << SAU_SFSR_LSERR_Pos)                    /*!< SAU SFSR: LSERR Mask */
+
+#define SAU_SFSR_SFARVALID_Pos              6U                                            /*!< SAU SFSR: SFARVALID Position */
+#define SAU_SFSR_SFARVALID_Msk             (1UL << SAU_SFSR_SFARVALID_Pos)                /*!< SAU SFSR: SFARVALID Mask */
+
+#define SAU_SFSR_LSPERR_Pos                 5U                                            /*!< SAU SFSR: LSPERR Position */
+#define SAU_SFSR_LSPERR_Msk                (1UL << SAU_SFSR_LSPERR_Pos)                   /*!< SAU SFSR: LSPERR Mask */
+
+#define SAU_SFSR_INVTRAN_Pos                4U                                            /*!< SAU SFSR: INVTRAN Position */
+#define SAU_SFSR_INVTRAN_Msk               (1UL << SAU_SFSR_INVTRAN_Pos)                  /*!< SAU SFSR: INVTRAN Mask */
+
+#define SAU_SFSR_AUVIOL_Pos                 3U                                            /*!< SAU SFSR: AUVIOL Position */
+#define SAU_SFSR_AUVIOL_Msk                (1UL << SAU_SFSR_AUVIOL_Pos)                   /*!< SAU SFSR: AUVIOL Mask */
+
+#define SAU_SFSR_INVER_Pos                  2U                                            /*!< SAU SFSR: INVER Position */
+#define SAU_SFSR_INVER_Msk                 (1UL << SAU_SFSR_INVER_Pos)                    /*!< SAU SFSR: INVER Mask */
+
+#define SAU_SFSR_INVIS_Pos                  1U                                            /*!< SAU SFSR: INVIS Position */
+#define SAU_SFSR_INVIS_Msk                 (1UL << SAU_SFSR_INVIS_Pos)                    /*!< SAU SFSR: INVIS Mask */
+
+#define SAU_SFSR_INVEP_Pos                  0U                                            /*!< SAU SFSR: INVEP Position */
+#define SAU_SFSR_INVEP_Msk                 (1UL /*<< SAU_SFSR_INVEP_Pos*/)                /*!< SAU SFSR: INVEP Mask */
+
+/*@} end of group CMSIS_SAU */
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_FPU     Floating Point Unit (FPU)
+  \brief    Type definitions for the Floating Point Unit (FPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Floating Point Unit (FPU).
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control Register */
+  __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address Register */
+  __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Control Register */
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and VFP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and VFP Feature Register 1 */
+  __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and VFP Feature Register 2 */
+} FPU_Type;
+
+/* Floating-Point Context Control Register Definitions */
+#define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCCR: ASPEN bit Position */
+#define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCCR: ASPEN bit Mask */
+
+#define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCCR: LSPEN Position */
+#define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCCR: LSPEN bit Mask */
+
+#define FPU_FPCCR_LSPENS_Pos               29U                                            /*!< FPCCR: LSPENS Position */
+#define FPU_FPCCR_LSPENS_Msk               (1UL << FPU_FPCCR_LSPENS_Pos)                  /*!< FPCCR: LSPENS bit Mask */
+
+#define FPU_FPCCR_CLRONRET_Pos             28U                                            /*!< FPCCR: CLRONRET Position */
+#define FPU_FPCCR_CLRONRET_Msk             (1UL << FPU_FPCCR_CLRONRET_Pos)                /*!< FPCCR: CLRONRET bit Mask */
+
+#define FPU_FPCCR_CLRONRETS_Pos            27U                                            /*!< FPCCR: CLRONRETS Position */
+#define FPU_FPCCR_CLRONRETS_Msk            (1UL << FPU_FPCCR_CLRONRETS_Pos)               /*!< FPCCR: CLRONRETS bit Mask */
+
+#define FPU_FPCCR_TS_Pos                   26U                                            /*!< FPCCR: TS Position */
+#define FPU_FPCCR_TS_Msk                   (1UL << FPU_FPCCR_TS_Pos)                      /*!< FPCCR: TS bit Mask */
+
+#define FPU_FPCCR_UFRDY_Pos                10U                                            /*!< FPCCR: UFRDY Position */
+#define FPU_FPCCR_UFRDY_Msk                (1UL << FPU_FPCCR_UFRDY_Pos)                   /*!< FPCCR: UFRDY bit Mask */
+
+#define FPU_FPCCR_SPLIMVIOL_Pos             9U                                            /*!< FPCCR: SPLIMVIOL Position */
+#define FPU_FPCCR_SPLIMVIOL_Msk            (1UL << FPU_FPCCR_SPLIMVIOL_Pos)               /*!< FPCCR: SPLIMVIOL bit Mask */
+
+#define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCCR: MONRDY Position */
+#define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCCR: MONRDY bit Mask */
+
+#define FPU_FPCCR_SFRDY_Pos                 7U                                            /*!< FPCCR: SFRDY Position */
+#define FPU_FPCCR_SFRDY_Msk                (1UL << FPU_FPCCR_SFRDY_Pos)                   /*!< FPCCR: SFRDY bit Mask */
+
+#define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCCR: BFRDY Position */
+#define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCCR: BFRDY bit Mask */
+
+#define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCCR: MMRDY Position */
+#define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCCR: MMRDY bit Mask */
+
+#define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCCR: HFRDY Position */
+#define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCCR: HFRDY bit Mask */
+
+#define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCCR: processor mode bit Position */
+#define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCCR: processor mode active bit Mask */
+
+#define FPU_FPCCR_S_Pos                     2U                                            /*!< FPCCR: Security status of the FP context bit Position */
+#define FPU_FPCCR_S_Msk                    (1UL << FPU_FPCCR_S_Pos)                       /*!< FPCCR: Security status of the FP context bit Mask */
+
+#define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCCR: privilege level bit Position */
+#define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCCR: privilege level bit Mask */
+
+#define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCCR: Lazy state preservation active bit Position */
+#define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCCR: Lazy state preservation active bit Mask */
+
+/* Floating-Point Context Address Register Definitions */
+#define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCAR: ADDRESS bit Position */
+#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCAR: ADDRESS bit Mask */
+
+/* Floating-Point Default Status Control Register Definitions */
+#define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDSCR: AHP bit Position */
+#define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDSCR: AHP bit Mask */
+
+#define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDSCR: DN bit Position */
+#define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDSCR: DN bit Mask */
+
+#define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDSCR: FZ bit Position */
+#define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDSCR: FZ bit Mask */
+
+#define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDSCR: RMode bit Position */
+#define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDSCR: RMode bit Mask */
+
+/* Media and VFP Feature Register 0 Definitions */
+#define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR0: FP rounding modes bits Position */
+#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR0: FP rounding modes bits Mask */
+
+#define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR0: Short vectors bits Position */
+#define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR0: Short vectors bits Mask */
+
+#define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR0: Square root bits Position */
+#define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR0: Square root bits Mask */
+
+#define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR0: Divide bits Position */
+#define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR0: Divide bits Mask */
+
+#define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR0: FP exception trapping bits Position */
+#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR0: FP exception trapping bits Mask */
+
+#define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR0: Double-precision bits Position */
+#define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR0: Double-precision bits Mask */
+
+#define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR0: Single-precision bits Position */
+#define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR0: Single-precision bits Mask */
+
+#define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR0: A_SIMD registers bits Position */
+#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR0: A_SIMD registers bits Mask */
+
+/* Media and VFP Feature Register 1 Definitions */
+#define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR1: FP fused MAC bits Position */
+#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR1: FP fused MAC bits Mask */
+
+#define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR1: FP HPFP bits Position */
+#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR1: FP HPFP bits Mask */
+
+#define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR1: D_NaN mode bits Position */
+#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR1: D_NaN mode bits Mask */
+
+#define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR1: FtZ mode bits Position */
+#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR1: FtZ mode bits Mask */
+
+/* Media and VFP Feature Register 2 Definitions */
+#define FPU_MVFR2_FPMisc_Pos                4U                                            /*!< MVFR2: FPMisc bits Position */
+#define FPU_MVFR2_FPMisc_Msk               (0xFUL << FPU_MVFR2_FPMisc_Pos)                /*!< MVFR2: FPMisc bits Mask */
+
+/*@} end of group CMSIS_FPU */
+
+/* CoreDebug is deprecated. replaced by DCB (Debug Control Block) */
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Type definitions for the Core Debug Registers
+  @{
+ */
+
+/**
+  \brief  \deprecated Structure type to access the Core Debug Register (CoreDebug).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Register */
+  __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Status Register */
+} CoreDebug_Type;
+
+/* Debug Halting Control and Status Register Definitions */
+#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< \deprecated CoreDebug DHCSR: DBGKEY Position */
+#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< \deprecated CoreDebug DHCSR: DBGKEY Mask */
+
+#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            /*!< \deprecated CoreDebug DHCSR: S_RESTART_ST Position */
+#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos)      /*!< \deprecated CoreDebug DHCSR: S_RESTART_ST Mask */
+
+#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< \deprecated CoreDebug DHCSR: S_RESET_ST Position */
+#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< \deprecated CoreDebug DHCSR: S_RESET_ST Mask */
+
+#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< \deprecated CoreDebug DHCSR: S_RETIRE_ST Position */
+#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< \deprecated CoreDebug DHCSR: S_RETIRE_ST Mask */
+
+#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< \deprecated CoreDebug DHCSR: S_LOCKUP Position */
+#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< \deprecated CoreDebug DHCSR: S_LOCKUP Mask */
+
+#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< \deprecated CoreDebug DHCSR: S_SLEEP Position */
+#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< \deprecated CoreDebug DHCSR: S_SLEEP Mask */
+
+#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< \deprecated CoreDebug DHCSR: S_HALT Position */
+#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< \deprecated CoreDebug DHCSR: S_HALT Mask */
+
+#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< \deprecated CoreDebug DHCSR: S_REGRDY Position */
+#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< \deprecated CoreDebug DHCSR: S_REGRDY Mask */
+
+#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< \deprecated CoreDebug DHCSR: C_SNAPSTALL Position */
+#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< \deprecated CoreDebug DHCSR: C_SNAPSTALL Mask */
+
+#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< \deprecated CoreDebug DHCSR: C_MASKINTS Position */
+#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< \deprecated CoreDebug DHCSR: C_MASKINTS Mask */
+
+#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< \deprecated CoreDebug DHCSR: C_STEP Position */
+#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< \deprecated CoreDebug DHCSR: C_STEP Mask */
+
+#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< \deprecated CoreDebug DHCSR: C_HALT Position */
+#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< \deprecated CoreDebug DHCSR: C_HALT Mask */
+
+#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< \deprecated CoreDebug DHCSR: C_DEBUGEN Position */
+#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< \deprecated CoreDebug DHCSR: C_DEBUGEN Mask */
+
+/* Debug Core Register Selector Register Definitions */
+#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< \deprecated CoreDebug DCRSR: REGWnR Position */
+#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< \deprecated CoreDebug DCRSR: REGWnR Mask */
+
+#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< \deprecated CoreDebug DCRSR: REGSEL Position */
+#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< \deprecated CoreDebug DCRSR: REGSEL Mask */
+
+/* Debug Exception and Monitor Control Register Definitions */
+#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< \deprecated CoreDebug DEMCR: TRCENA Position */
+#define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< \deprecated CoreDebug DEMCR: TRCENA Mask */
+
+#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< \deprecated CoreDebug DEMCR: MON_REQ Position */
+#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< \deprecated CoreDebug DEMCR: MON_REQ Mask */
+
+#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< \deprecated CoreDebug DEMCR: MON_STEP Position */
+#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< \deprecated CoreDebug DEMCR: MON_STEP Mask */
+
+#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< \deprecated CoreDebug DEMCR: MON_PEND Position */
+#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< \deprecated CoreDebug DEMCR: MON_PEND Mask */
+
+#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< \deprecated CoreDebug DEMCR: MON_EN Position */
+#define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< \deprecated CoreDebug DEMCR: MON_EN Mask */
+
+#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< \deprecated CoreDebug DEMCR: VC_HARDERR Position */
+#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< \deprecated CoreDebug DEMCR: VC_HARDERR Mask */
+
+#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< \deprecated CoreDebug DEMCR: VC_INTERR Position */
+#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< \deprecated CoreDebug DEMCR: VC_INTERR Mask */
+
+#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< \deprecated CoreDebug DEMCR: VC_BUSERR Position */
+#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< \deprecated CoreDebug DEMCR: VC_BUSERR Mask */
+
+#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< \deprecated CoreDebug DEMCR: VC_STATERR Position */
+#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< \deprecated CoreDebug DEMCR: VC_STATERR Mask */
+
+#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< \deprecated CoreDebug DEMCR: VC_CHKERR Position */
+#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< \deprecated CoreDebug DEMCR: VC_CHKERR Mask */
+
+#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< \deprecated CoreDebug DEMCR: VC_NOCPERR Position */
+#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< \deprecated CoreDebug DEMCR: VC_NOCPERR Mask */
+
+#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< \deprecated CoreDebug DEMCR: VC_MMERR Position */
+#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< \deprecated CoreDebug DEMCR: VC_MMERR Mask */
+
+#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< \deprecated CoreDebug DEMCR: VC_CORERESET Position */
+#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< \deprecated CoreDebug DEMCR: VC_CORERESET Mask */
+
+/* Debug Authentication Control Register Definitions */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            /*!< \deprecated CoreDebug DAUTHCTRL: INTSPNIDEN, Position */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    /*!< \deprecated CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */
+
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            /*!< \deprecated CoreDebug DAUTHCTRL: SPNIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    /*!< \deprecated CoreDebug DAUTHCTRL: SPNIDENSEL Mask */
+
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            /*!< \deprecated CoreDebug DAUTHCTRL: INTSPIDEN Position */
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     /*!< \deprecated CoreDebug DAUTHCTRL: INTSPIDEN Mask */
+
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            /*!< \deprecated CoreDebug DAUTHCTRL: SPIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< \deprecated CoreDebug DAUTHCTRL: SPIDENSEL Mask */
+
+/* Debug Security Control and Status Register Definitions */
+#define CoreDebug_DSCSR_CDS_Pos            16U                                            /*!< \deprecated CoreDebug DSCSR: CDS Position */
+#define CoreDebug_DSCSR_CDS_Msk            (1UL << CoreDebug_DSCSR_CDS_Pos)               /*!< \deprecated CoreDebug DSCSR: CDS Mask */
+
+#define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            /*!< \deprecated CoreDebug DSCSR: SBRSEL Position */
+#define CoreDebug_DSCSR_SBRSEL_Msk         (1UL << CoreDebug_DSCSR_SBRSEL_Pos)            /*!< \deprecated CoreDebug DSCSR: SBRSEL Mask */
+
+#define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            /*!< \deprecated CoreDebug DSCSR: SBRSELEN Position */
+#define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/)      /*!< \deprecated CoreDebug DSCSR: SBRSELEN Mask */
+
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup CMSIS_DCB       Debug Control Block
+  \brief    Type definitions for the Debug Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Debug Control Block Registers (DCB).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Register */
+  __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Status Register */
+} DCB_Type;
+
+/* DHCSR, Debug Halting Control and Status Register Definitions */
+#define DCB_DHCSR_DBGKEY_Pos               16U                                            /*!< DCB DHCSR: Debug key Position */
+#define DCB_DHCSR_DBGKEY_Msk               (0xFFFFUL << DCB_DHCSR_DBGKEY_Pos)             /*!< DCB DHCSR: Debug key Mask */
+
+#define DCB_DHCSR_S_RESTART_ST_Pos         26U                                            /*!< DCB DHCSR: Restart sticky status Position */
+#define DCB_DHCSR_S_RESTART_ST_Msk         (0x1UL << DCB_DHCSR_S_RESTART_ST_Pos)          /*!< DCB DHCSR: Restart sticky status Mask */
+
+#define DCB_DHCSR_S_RESET_ST_Pos           25U                                            /*!< DCB DHCSR: Reset sticky status Position */
+#define DCB_DHCSR_S_RESET_ST_Msk           (0x1UL << DCB_DHCSR_S_RESET_ST_Pos)            /*!< DCB DHCSR: Reset sticky status Mask */
+
+#define DCB_DHCSR_S_RETIRE_ST_Pos          24U                                            /*!< DCB DHCSR: Retire sticky status Position */
+#define DCB_DHCSR_S_RETIRE_ST_Msk          (0x1UL << DCB_DHCSR_S_RETIRE_ST_Pos)           /*!< DCB DHCSR: Retire sticky status Mask */
+
+#define DCB_DHCSR_S_SDE_Pos                20U                                            /*!< DCB DHCSR: Secure debug enabled Position */
+#define DCB_DHCSR_S_SDE_Msk                (0x1UL << DCB_DHCSR_S_SDE_Pos)                 /*!< DCB DHCSR: Secure debug enabled Mask */
+
+#define DCB_DHCSR_S_LOCKUP_Pos             19U                                            /*!< DCB DHCSR: Lockup status Position */
+#define DCB_DHCSR_S_LOCKUP_Msk             (0x1UL << DCB_DHCSR_S_LOCKUP_Pos)              /*!< DCB DHCSR: Lockup status Mask */
+
+#define DCB_DHCSR_S_SLEEP_Pos              18U                                            /*!< DCB DHCSR: Sleeping status Position */
+#define DCB_DHCSR_S_SLEEP_Msk              (0x1UL << DCB_DHCSR_S_SLEEP_Pos)               /*!< DCB DHCSR: Sleeping status Mask */
+
+#define DCB_DHCSR_S_HALT_Pos               17U                                            /*!< DCB DHCSR: Halted status Position */
+#define DCB_DHCSR_S_HALT_Msk               (0x1UL << DCB_DHCSR_S_HALT_Pos)                /*!< DCB DHCSR: Halted status Mask */
+
+#define DCB_DHCSR_S_REGRDY_Pos             16U                                            /*!< DCB DHCSR: Register ready status Position */
+#define DCB_DHCSR_S_REGRDY_Msk             (0x1UL << DCB_DHCSR_S_REGRDY_Pos)              /*!< DCB DHCSR: Register ready status Mask */
+
+#define DCB_DHCSR_C_SNAPSTALL_Pos           5U                                            /*!< DCB DHCSR: Snap stall control Position */
+#define DCB_DHCSR_C_SNAPSTALL_Msk          (0x1UL << DCB_DHCSR_C_SNAPSTALL_Pos)           /*!< DCB DHCSR: Snap stall control Mask */
+
+#define DCB_DHCSR_C_MASKINTS_Pos            3U                                            /*!< DCB DHCSR: Mask interrupts control Position */
+#define DCB_DHCSR_C_MASKINTS_Msk           (0x1UL << DCB_DHCSR_C_MASKINTS_Pos)            /*!< DCB DHCSR: Mask interrupts control Mask */
+
+#define DCB_DHCSR_C_STEP_Pos                2U                                            /*!< DCB DHCSR: Step control Position */
+#define DCB_DHCSR_C_STEP_Msk               (0x1UL << DCB_DHCSR_C_STEP_Pos)                /*!< DCB DHCSR: Step control Mask */
+
+#define DCB_DHCSR_C_HALT_Pos                1U                                            /*!< DCB DHCSR: Halt control Position */
+#define DCB_DHCSR_C_HALT_Msk               (0x1UL << DCB_DHCSR_C_HALT_Pos)                /*!< DCB DHCSR: Halt control Mask */
+
+#define DCB_DHCSR_C_DEBUGEN_Pos             0U                                            /*!< DCB DHCSR: Debug enable control Position */
+#define DCB_DHCSR_C_DEBUGEN_Msk            (0x1UL /*<< DCB_DHCSR_C_DEBUGEN_Pos*/)         /*!< DCB DHCSR: Debug enable control Mask */
+
+/* DCRSR, Debug Core Register Select Register Definitions */
+#define DCB_DCRSR_REGWnR_Pos               16U                                            /*!< DCB DCRSR: Register write/not-read Position */
+#define DCB_DCRSR_REGWnR_Msk               (0x1UL << DCB_DCRSR_REGWnR_Pos)                /*!< DCB DCRSR: Register write/not-read Mask */
+
+#define DCB_DCRSR_REGSEL_Pos                0U                                            /*!< DCB DCRSR: Register selector Position */
+#define DCB_DCRSR_REGSEL_Msk               (0x7FUL /*<< DCB_DCRSR_REGSEL_Pos*/)           /*!< DCB DCRSR: Register selector Mask */
+
+/* DCRDR, Debug Core Register Data Register Definitions */
+#define DCB_DCRDR_DBGTMP_Pos                0U                                            /*!< DCB DCRDR: Data temporary buffer Position */
+#define DCB_DCRDR_DBGTMP_Msk               (0xFFFFFFFFUL /*<< DCB_DCRDR_DBGTMP_Pos*/)     /*!< DCB DCRDR: Data temporary buffer Mask */
+
+/* DEMCR, Debug Exception and Monitor Control Register Definitions */
+#define DCB_DEMCR_TRCENA_Pos               24U                                            /*!< DCB DEMCR: Trace enable Position */
+#define DCB_DEMCR_TRCENA_Msk               (0x1UL << DCB_DEMCR_TRCENA_Pos)                /*!< DCB DEMCR: Trace enable Mask */
+
+#define DCB_DEMCR_MONPRKEY_Pos             23U                                            /*!< DCB DEMCR: Monitor pend req key Position */
+#define DCB_DEMCR_MONPRKEY_Msk             (0x1UL << DCB_DEMCR_MONPRKEY_Pos)              /*!< DCB DEMCR: Monitor pend req key Mask */
+
+#define DCB_DEMCR_UMON_EN_Pos              21U                                            /*!< DCB DEMCR: Unprivileged monitor enable Position */
+#define DCB_DEMCR_UMON_EN_Msk              (0x1UL << DCB_DEMCR_UMON_EN_Pos)               /*!< DCB DEMCR: Unprivileged monitor enable Mask */
+
+#define DCB_DEMCR_SDME_Pos                 20U                                            /*!< DCB DEMCR: Secure DebugMonitor enable Position */
+#define DCB_DEMCR_SDME_Msk                 (0x1UL << DCB_DEMCR_SDME_Pos)                  /*!< DCB DEMCR: Secure DebugMonitor enable Mask */
+
+#define DCB_DEMCR_MON_REQ_Pos              19U                                            /*!< DCB DEMCR: Monitor request Position */
+#define DCB_DEMCR_MON_REQ_Msk              (0x1UL << DCB_DEMCR_MON_REQ_Pos)               /*!< DCB DEMCR: Monitor request Mask */
+
+#define DCB_DEMCR_MON_STEP_Pos             18U                                            /*!< DCB DEMCR: Monitor step Position */
+#define DCB_DEMCR_MON_STEP_Msk             (0x1UL << DCB_DEMCR_MON_STEP_Pos)              /*!< DCB DEMCR: Monitor step Mask */
+
+#define DCB_DEMCR_MON_PEND_Pos             17U                                            /*!< DCB DEMCR: Monitor pend Position */
+#define DCB_DEMCR_MON_PEND_Msk             (0x1UL << DCB_DEMCR_MON_PEND_Pos)              /*!< DCB DEMCR: Monitor pend Mask */
+
+#define DCB_DEMCR_MON_EN_Pos               16U                                            /*!< DCB DEMCR: Monitor enable Position */
+#define DCB_DEMCR_MON_EN_Msk               (0x1UL << DCB_DEMCR_MON_EN_Pos)                /*!< DCB DEMCR: Monitor enable Mask */
+
+#define DCB_DEMCR_VC_SFERR_Pos             11U                                            /*!< DCB DEMCR: Vector Catch SecureFault Position */
+#define DCB_DEMCR_VC_SFERR_Msk             (0x1UL << DCB_DEMCR_VC_SFERR_Pos)              /*!< DCB DEMCR: Vector Catch SecureFault Mask */
+
+#define DCB_DEMCR_VC_HARDERR_Pos           10U                                            /*!< DCB DEMCR: Vector Catch HardFault errors Position */
+#define DCB_DEMCR_VC_HARDERR_Msk           (0x1UL << DCB_DEMCR_VC_HARDERR_Pos)            /*!< DCB DEMCR: Vector Catch HardFault errors Mask */
+
+#define DCB_DEMCR_VC_INTERR_Pos             9U                                            /*!< DCB DEMCR: Vector Catch interrupt errors Position */
+#define DCB_DEMCR_VC_INTERR_Msk            (0x1UL << DCB_DEMCR_VC_INTERR_Pos)             /*!< DCB DEMCR: Vector Catch interrupt errors Mask */
+
+#define DCB_DEMCR_VC_BUSERR_Pos             8U                                            /*!< DCB DEMCR: Vector Catch BusFault errors Position */
+#define DCB_DEMCR_VC_BUSERR_Msk            (0x1UL << DCB_DEMCR_VC_BUSERR_Pos)             /*!< DCB DEMCR: Vector Catch BusFault errors Mask */
+
+#define DCB_DEMCR_VC_STATERR_Pos            7U                                            /*!< DCB DEMCR: Vector Catch state errors Position */
+#define DCB_DEMCR_VC_STATERR_Msk           (0x1UL << DCB_DEMCR_VC_STATERR_Pos)            /*!< DCB DEMCR: Vector Catch state errors Mask */
+
+#define DCB_DEMCR_VC_CHKERR_Pos             6U                                            /*!< DCB DEMCR: Vector Catch check errors Position */
+#define DCB_DEMCR_VC_CHKERR_Msk            (0x1UL << DCB_DEMCR_VC_CHKERR_Pos)             /*!< DCB DEMCR: Vector Catch check errors Mask */
+
+#define DCB_DEMCR_VC_NOCPERR_Pos            5U                                            /*!< DCB DEMCR: Vector Catch NOCP errors Position */
+#define DCB_DEMCR_VC_NOCPERR_Msk           (0x1UL << DCB_DEMCR_VC_NOCPERR_Pos)            /*!< DCB DEMCR: Vector Catch NOCP errors Mask */
+
+#define DCB_DEMCR_VC_MMERR_Pos              4U                                            /*!< DCB DEMCR: Vector Catch MemManage errors Position */
+#define DCB_DEMCR_VC_MMERR_Msk             (0x1UL << DCB_DEMCR_VC_MMERR_Pos)              /*!< DCB DEMCR: Vector Catch MemManage errors Mask */
+
+#define DCB_DEMCR_VC_CORERESET_Pos          0U                                            /*!< DCB DEMCR: Vector Catch Core reset Position */
+#define DCB_DEMCR_VC_CORERESET_Msk         (0x1UL /*<< DCB_DEMCR_VC_CORERESET_Pos*/)      /*!< DCB DEMCR: Vector Catch Core reset Mask */
+
+/* DAUTHCTRL, Debug Authentication Control Register Definitions */
+#define DCB_DAUTHCTRL_INTSPNIDEN_Pos        3U                                            /*!< DCB DAUTHCTRL: Internal Secure non-invasive debug enable Position */
+#define DCB_DAUTHCTRL_INTSPNIDEN_Msk       (0x1UL << DCB_DAUTHCTRL_INTSPNIDEN_Pos)        /*!< DCB DAUTHCTRL: Internal Secure non-invasive debug enable Mask */
+
+#define DCB_DAUTHCTRL_SPNIDENSEL_Pos        2U                                            /*!< DCB DAUTHCTRL: Secure non-invasive debug enable select Position */
+#define DCB_DAUTHCTRL_SPNIDENSEL_Msk       (0x1UL << DCB_DAUTHCTRL_SPNIDENSEL_Pos)        /*!< DCB DAUTHCTRL: Secure non-invasive debug enable select Mask */
+
+#define DCB_DAUTHCTRL_INTSPIDEN_Pos         1U                                            /*!< DCB DAUTHCTRL: Internal Secure invasive debug enable Position */
+#define DCB_DAUTHCTRL_INTSPIDEN_Msk        (0x1UL << DCB_DAUTHCTRL_INTSPIDEN_Pos)         /*!< DCB DAUTHCTRL: Internal Secure invasive debug enable Mask */
+
+#define DCB_DAUTHCTRL_SPIDENSEL_Pos         0U                                            /*!< DCB DAUTHCTRL: Secure invasive debug enable select Position */
+#define DCB_DAUTHCTRL_SPIDENSEL_Msk        (0x1UL /*<< DCB_DAUTHCTRL_SPIDENSEL_Pos*/)     /*!< DCB DAUTHCTRL: Secure invasive debug enable select Mask */
+
+/* DSCSR, Debug Security Control and Status Register Definitions */
+#define DCB_DSCSR_CDSKEY_Pos               17U                                            /*!< DCB DSCSR: CDS write-enable key Position */
+#define DCB_DSCSR_CDSKEY_Msk               (0x1UL << DCB_DSCSR_CDSKEY_Pos)                /*!< DCB DSCSR: CDS write-enable key Mask */
+
+#define DCB_DSCSR_CDS_Pos                  16U                                            /*!< DCB DSCSR: Current domain Secure Position */
+#define DCB_DSCSR_CDS_Msk                  (0x1UL << DCB_DSCSR_CDS_Pos)                   /*!< DCB DSCSR: Current domain Secure Mask */
+
+#define DCB_DSCSR_SBRSEL_Pos                1U                                            /*!< DCB DSCSR: Secure banked register select Position */
+#define DCB_DSCSR_SBRSEL_Msk               (0x1UL << DCB_DSCSR_SBRSEL_Pos)                /*!< DCB DSCSR: Secure banked register select Mask */
+
+#define DCB_DSCSR_SBRSELEN_Pos              0U                                            /*!< DCB DSCSR: Secure banked register select enable Position */
+#define DCB_DSCSR_SBRSELEN_Msk             (0x1UL /*<< DCB_DSCSR_SBRSELEN_Pos*/)          /*!< DCB DSCSR: Secure banked register select enable Mask */
+
+/*@} end of group CMSIS_DCB */
+
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DIB       Debug Identification Block
+  \brief    Type definitions for the Debug Identification Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Debug Identification Block Registers (DIB).
+ */
+typedef struct
+{
+  __OM  uint32_t DLAR;                   /*!< Offset: 0x000 ( /W)  SCS Software Lock Access Register */
+  __IM  uint32_t DLSR;                   /*!< Offset: 0x004 (R/ )  SCS Software Lock Status Register */
+  __IM  uint32_t DAUTHSTATUS;            /*!< Offset: 0x008 (R/ )  Debug Authentication Status Register */
+  __IM  uint32_t DDEVARCH;               /*!< Offset: 0x00C (R/ )  SCS Device Architecture Register */
+  __IM  uint32_t DDEVTYPE;               /*!< Offset: 0x010 (R/ )  SCS Device Type Register */
+} DIB_Type;
+
+/* DLAR, SCS Software Lock Access Register Definitions */
+#define DIB_DLAR_KEY_Pos                    0U                                            /*!< DIB DLAR: KEY Position */
+#define DIB_DLAR_KEY_Msk                   (0xFFFFFFFFUL /*<< DIB_DLAR_KEY_Pos */)        /*!< DIB DLAR: KEY Mask */
+
+/* DLSR, SCS Software Lock Status Register Definitions */
+#define DIB_DLSR_nTT_Pos                    2U                                            /*!< DIB DLSR: Not thirty-two bit Position */
+#define DIB_DLSR_nTT_Msk                   (0x1UL << DIB_DLSR_nTT_Pos )                   /*!< DIB DLSR: Not thirty-two bit Mask */
+
+#define DIB_DLSR_SLK_Pos                    1U                                            /*!< DIB DLSR: Software Lock status Position */
+#define DIB_DLSR_SLK_Msk                   (0x1UL << DIB_DLSR_SLK_Pos )                   /*!< DIB DLSR: Software Lock status Mask */
+
+#define DIB_DLSR_SLI_Pos                    0U                                            /*!< DIB DLSR: Software Lock implemented Position */
+#define DIB_DLSR_SLI_Msk                   (0x1UL /*<< DIB_DLSR_SLI_Pos*/)                /*!< DIB DLSR: Software Lock implemented Mask */
+
+/* DAUTHSTATUS, Debug Authentication Status Register Definitions */
+#define DIB_DAUTHSTATUS_SNID_Pos            6U                                            /*!< DIB DAUTHSTATUS: Secure Non-invasive Debug Position */
+#define DIB_DAUTHSTATUS_SNID_Msk           (0x3UL << DIB_DAUTHSTATUS_SNID_Pos )           /*!< DIB DAUTHSTATUS: Secure Non-invasive Debug Mask */
+
+#define DIB_DAUTHSTATUS_SID_Pos             4U                                            /*!< DIB DAUTHSTATUS: Secure Invasive Debug Position */
+#define DIB_DAUTHSTATUS_SID_Msk            (0x3UL << DIB_DAUTHSTATUS_SID_Pos )            /*!< DIB DAUTHSTATUS: Secure Invasive Debug Mask */
+
+#define DIB_DAUTHSTATUS_NSNID_Pos           2U                                            /*!< DIB DAUTHSTATUS: Non-secure Non-invasive Debug Position */
+#define DIB_DAUTHSTATUS_NSNID_Msk          (0x3UL << DIB_DAUTHSTATUS_NSNID_Pos )          /*!< DIB DAUTHSTATUS: Non-secure Non-invasive Debug Mask */
+
+#define DIB_DAUTHSTATUS_NSID_Pos            0U                                            /*!< DIB DAUTHSTATUS: Non-secure Invasive Debug Position */
+#define DIB_DAUTHSTATUS_NSID_Msk           (0x3UL /*<< DIB_DAUTHSTATUS_NSID_Pos*/)        /*!< DIB DAUTHSTATUS: Non-secure Invasive Debug Mask */
+
+/* DDEVARCH, SCS Device Architecture Register Definitions */
+#define DIB_DDEVARCH_ARCHITECT_Pos         21U                                            /*!< DIB DDEVARCH: Architect Position */
+#define DIB_DDEVARCH_ARCHITECT_Msk         (0x7FFUL << DIB_DDEVARCH_ARCHITECT_Pos )       /*!< DIB DDEVARCH: Architect Mask */
+
+#define DIB_DDEVARCH_PRESENT_Pos           20U                                            /*!< DIB DDEVARCH: DEVARCH Present Position */
+#define DIB_DDEVARCH_PRESENT_Msk           (0x1FUL << DIB_DDEVARCH_PRESENT_Pos )          /*!< DIB DDEVARCH: DEVARCH Present Mask */
+
+#define DIB_DDEVARCH_REVISION_Pos          16U                                            /*!< DIB DDEVARCH: Revision Position */
+#define DIB_DDEVARCH_REVISION_Msk          (0xFUL << DIB_DDEVARCH_REVISION_Pos )          /*!< DIB DDEVARCH: Revision Mask */
+
+#define DIB_DDEVARCH_ARCHVER_Pos           12U                                            /*!< DIB DDEVARCH: Architecture Version Position */
+#define DIB_DDEVARCH_ARCHVER_Msk           (0xFUL << DIB_DDEVARCH_ARCHVER_Pos )           /*!< DIB DDEVARCH: Architecture Version Mask */
+
+#define DIB_DDEVARCH_ARCHPART_Pos           0U                                            /*!< DIB DDEVARCH: Architecture Part Position */
+#define DIB_DDEVARCH_ARCHPART_Msk          (0xFFFUL /*<< DIB_DDEVARCH_ARCHPART_Pos*/)     /*!< DIB DDEVARCH: Architecture Part Mask */
+
+/* DDEVTYPE, SCS Device Type Register Definitions */
+#define DIB_DDEVTYPE_SUB_Pos                4U                                            /*!< DIB DDEVTYPE: Sub-type Position */
+#define DIB_DDEVTYPE_SUB_Msk               (0xFUL << DIB_DDEVTYPE_SUB_Pos )               /*!< DIB DDEVTYPE: Sub-type Mask */
+
+#define DIB_DDEVTYPE_MAJOR_Pos              0U                                            /*!< DIB DDEVTYPE: Major type Position */
+#define DIB_DDEVTYPE_MAJOR_Msk             (0xFUL /*<< DIB_DDEVTYPE_MAJOR_Pos*/)          /*!< DIB DDEVTYPE: Major type Mask */
+
+
+/*@} end of group CMSIS_DIB */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+  #define SCS_BASE            (0xE000E000UL)                             /*!< System Control Space Base Address */
+  #define ITM_BASE            (0xE0000000UL)                             /*!< ITM Base Address */
+  #define DWT_BASE            (0xE0001000UL)                             /*!< DWT Base Address */
+  #define TPI_BASE            (0xE0040000UL)                             /*!< TPI Base Address */
+  #define CoreDebug_BASE      (0xE000EDF0UL)                             /*!< \deprecated Core Debug Base Address */
+  #define DCB_BASE            (0xE000EDF0UL)                             /*!< DCB Base Address */
+  #define DIB_BASE            (0xE000EFB0UL)                             /*!< DIB Base Address */
+  #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     /*!< SysTick Base Address */
+  #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     /*!< NVIC Base Address */
+  #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     /*!< System Control Block Base Address */
+
+  #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE         ) /*!< System control Register not in SCB */
+  #define SCB                 ((SCB_Type       *)     SCB_BASE         ) /*!< SCB configuration struct */
+  #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) /*!< SysTick configuration struct */
+  #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) /*!< NVIC configuration struct */
+  #define ITM                 ((ITM_Type       *)     ITM_BASE         ) /*!< ITM configuration struct */
+  #define DWT                 ((DWT_Type       *)     DWT_BASE         ) /*!< DWT configuration struct */
+  #define TPI                 ((TPI_Type       *)     TPI_BASE         ) /*!< TPI configuration struct */
+  #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) /*!< \deprecated Core Debug configuration struct */
+  #define DCB                 ((DCB_Type       *)     DCB_BASE         ) /*!< DCB configuration struct */
+  #define DIB                 ((DIB_Type       *)     DIB_BASE         ) /*!< DIB configuration struct */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     /*!< Memory Protection Unit */
+    #define MPU               ((MPU_Type       *)     MPU_BASE         ) /*!< Memory Protection Unit */
+  #endif
+
+  #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+    #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     /*!< Security Attribution Unit */
+    #define SAU               ((SAU_Type       *)     SAU_BASE         ) /*!< Security Attribution Unit */
+  #endif
+
+  #define FPU_BASE            (SCS_BASE +  0x0F30UL)                     /*!< Floating Point Unit */
+  #define FPU                 ((FPU_Type       *)     FPU_BASE         ) /*!< Floating Point Unit */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+  #define SCS_BASE_NS         (0xE002E000UL)                             /*!< System Control Space Base Address (non-secure address space) */
+  #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             /*!< \deprecated Core Debug Base Address           (non-secure address space) */
+  #define DCB_BASE_NS         (0xE002EDF0UL)                             /*!< DCB Base Address                  (non-secure address space) */
+  #define DIB_BASE_NS         (0xE002EFB0UL)                             /*!< DIB Base Address                  (non-secure address space) */
+  #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  /*!< SysTick Base Address              (non-secure address space) */
+  #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  /*!< NVIC Base Address                 (non-secure address space) */
+  #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  /*!< System Control Block Base Address (non-secure address space) */
+
+  #define SCnSCB_NS           ((SCnSCB_Type    *)     SCS_BASE_NS      ) /*!< System control Register not in SCB(non-secure address space) */
+  #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) /*!< SCB configuration struct          (non-secure address space) */
+  #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) /*!< SysTick configuration struct      (non-secure address space) */
+  #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) /*!< NVIC configuration struct         (non-secure address space) */
+  #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) /*!< \deprecated Core Debug configuration struct   (non-secure address space) */
+  #define DCB_NS              ((DCB_Type       *)     DCB_BASE_NS      ) /*!< DCB configuration struct          (non-secure address space) */
+  #define DIB_NS              ((DIB_Type       *)     DIB_BASE_NS      ) /*!< DIB configuration struct          (non-secure address space) */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  /*!< Memory Protection Unit            (non-secure address space) */
+    #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) /*!< Memory Protection Unit            (non-secure address space) */
+  #endif
+
+  #define FPU_BASE_NS         (SCS_BASE_NS +  0x0F30UL)                  /*!< Floating Point Unit               (non-secure address space) */
+  #define FPU_NS              ((FPU_Type       *)     FPU_BASE_NS      ) /*!< Floating Point Unit               (non-secure address space) */
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+/*@} */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_register_aliases     Backwards Compatibility Aliases
+  \brief      Register alias definitions for backwards compatibility.
+  @{
+ */
+#define ID_ADR  (ID_AFR)    /*!< SCB Auxiliary Feature Register */
+/*@} */
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Debug Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+  #define NVIC_GetActive              __NVIC_GetActive
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* Special LR values for Secure/Non-Secure call handling and exception handling                                               */
+
+/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS                   */
+#define FNC_RETURN                 (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch                             */
+
+/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */
+#define EXC_RETURN_PREFIX          (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN value                     */
+#define EXC_RETURN_S               (0x00000040UL)     /* bit [6] stack used to push registers: 0=Non-secure 1=Secure          */
+#define EXC_RETURN_DCRS            (0x00000020UL)     /* bit [5] stacking rules for called registers: 0=skipped 1=saved       */
+#define EXC_RETURN_FTYPE           (0x00000010UL)     /* bit [4] allocate stack for floating-point context: 0=done 1=skipped  */
+#define EXC_RETURN_MODE            (0x00000008UL)     /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */
+#define EXC_RETURN_SPSEL           (0x00000004UL)     /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */
+#define EXC_RETURN_ES              (0x00000001UL)     /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */
+
+/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking                            */
+#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)  /* Value for processors with floating-point extension:                  */
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */
+#else
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     /* Value for processors without floating-point extension                */
+#endif
+
+
+/**
+  \brief   Set Priority Grouping
+  \details Sets the priority grouping field using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
+  SCB->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping
+  \details Reads the priority grouping field from the NVIC Interrupt Controller.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
+{
+  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt
+  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get Interrupt Target State
+  \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+  \return             1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Target State
+  \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Clear Interrupt Target State
+  \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+  __DSB();
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
+                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
+                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Set Priority Grouping (non-secure)
+  \details Sets the non-secure priority grouping field when in secure state using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB_NS->AIRCR;                                                /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
+  SCB_NS->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping (non-secure)
+  \details Reads the priority grouping field from the non-secure NVIC when in secure state.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void)
+{
+  return ((uint32_t)((SCB_NS->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt (non-secure)
+  \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status (non-secure)
+  \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt (non-secure)
+  \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt (non-secure)
+  \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt (non-secure)
+  \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt (non-secure)
+  \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt (non-secure)
+  \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority (non-secure)
+  \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every non-secure processor exception.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority (non-secure)
+  \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC_NS->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+#endif /*  defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+/* ##########################  MPU functions  #################################### */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+
+#include "mpu_armv8.h"
+
+#endif
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+  uint32_t mvfr0;
+
+  mvfr0 = FPU->MVFR0;
+  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U)
+  {
+    return 2U;           /* Double + Single precision FPU */
+  }
+  else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
+  {
+    return 1U;           /* Single precision FPU */
+  }
+  else
+  {
+    return 0U;           /* No FPU */
+  }
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##########################   SAU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SAUFunctions SAU Functions
+  \brief    Functions that configure the SAU.
+  @{
+ */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+
+/**
+  \brief   Enable SAU
+  \details Enables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Enable(void)
+{
+    SAU->CTRL |=  (SAU_CTRL_ENABLE_Msk);
+}
+
+
+
+/**
+  \brief   Disable SAU
+  \details Disables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Disable(void)
+{
+    SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);
+}
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_SAUFunctions */
+
+
+
+
+/* ##################################    Debug Control function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_DCBFunctions Debug Control Functions
+  \brief    Functions that access the Debug Control Block.
+  @{
+ */
+
+
+/**
+  \brief   Set Debug Authentication Control Register
+  \details writes to Debug Authentication Control register.
+  \param [in]  value  value to be writen.
+ */
+__STATIC_INLINE void DCB_SetAuthCtrl(uint32_t value)
+{
+    __DSB();
+    __ISB();
+    DCB->DAUTHCTRL = value;
+    __DSB();
+    __ISB();
+}
+
+
+/**
+  \brief   Get Debug Authentication Control Register
+  \details Reads Debug Authentication Control register.
+  \return             Debug Authentication Control Register.
+ */
+__STATIC_INLINE uint32_t DCB_GetAuthCtrl(void)
+{
+    return (DCB->DAUTHCTRL);
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Set Debug Authentication Control Register (non-secure)
+  \details writes to non-secure Debug Authentication Control register when in secure state.
+  \param [in]  value  value to be writen
+ */
+__STATIC_INLINE void TZ_DCB_SetAuthCtrl_NS(uint32_t value)
+{
+    __DSB();
+    __ISB();
+    DCB_NS->DAUTHCTRL = value;
+    __DSB();
+    __ISB();
+}
+
+
+/**
+  \brief   Get Debug Authentication Control Register (non-secure)
+  \details Reads non-secure Debug Authentication Control register when in secure state.
+  \return             Debug Authentication Control Register.
+ */
+__STATIC_INLINE uint32_t TZ_DCB_GetAuthCtrl_NS(void)
+{
+    return (DCB_NS->DAUTHCTRL);
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_DCBFunctions */
+
+
+
+
+/* ##################################    Debug Identification function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_DIBFunctions Debug Identification Functions
+  \brief    Functions that access the Debug Identification Block.
+  @{
+ */
+
+
+/**
+  \brief   Get Debug Authentication Status Register
+  \details Reads Debug Authentication Status register.
+  \return             Debug Authentication Status Register.
+ */
+__STATIC_INLINE uint32_t DIB_GetAuthStatus(void)
+{
+    return (DIB->DAUTHSTATUS);
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get Debug Authentication Status Register (non-secure)
+  \details Reads non-secure Debug Authentication Status register when in secure state.
+  \return             Debug Authentication Status Register.
+ */
+__STATIC_INLINE uint32_t TZ_DIB_GetAuthStatus_NS(void)
+{
+    return (DIB_NS->DAUTHSTATUS);
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_DCBFunctions */
+
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   System Tick Configuration (non-secure)
+  \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>TZ_SysTick_Config_NS</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+
+ */
+__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                         /* Reload value impossible */
+  }
+
+  SysTick_NS->LOAD  = (uint32_t)(ticks - 1UL);                            /* set reload register */
+  TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick_NS->VAL   = 0UL;                                                /* Load the SysTick Counter Value */
+  SysTick_NS->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                      SysTick_CTRL_TICKINT_Msk   |
+                      SysTick_CTRL_ENABLE_Msk;                            /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                           /* Function successful */
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+/* ##################################### Debug In/Output function ########################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_core_DebugFunctions ITM Functions
+  \brief    Functions that access the ITM debug interface.
+  @{
+ */
+
+extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receive characters. */
+#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
+
+
+/**
+  \brief   ITM Send Character
+  \details Transmits a character via the ITM channel 0, and
+           \li Just returns when no debugger is connected that has booked the output.
+           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
+  \param [in]     ch  Character to transmit.
+  \returns            Character to transmit.
+ */
+__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
+{
+  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
+      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
+  {
+    while (ITM->PORT[0U].u32 == 0UL)
+    {
+      __NOP();
+    }
+    ITM->PORT[0U].u8 = (uint8_t)ch;
+  }
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Receive Character
+  \details Inputs a character via the external variable \ref ITM_RxBuffer.
+  \return             Received character.
+  \return         -1  No character pending.
+ */
+__STATIC_INLINE int32_t ITM_ReceiveChar (void)
+{
+  int32_t ch = -1;                           /* no character available */
+
+  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
+  {
+    ch = ITM_RxBuffer;
+    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
+  }
+
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Check Character
+  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
+  \return          0  No character available.
+  \return          1  Character available.
+ */
+__STATIC_INLINE int32_t ITM_CheckChar (void)
+{
+
+  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
+  {
+    return (0);                              /* no character available */
+  }
+  else
+  {
+    return (1);                              /*    character available */
+  }
+}
+
+/*@} end of CMSIS_core_DebugFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM35P_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm4.h b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm4.h
new file mode 100644
index 0000000..e21cd14
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm4.h
@@ -0,0 +1,2129 @@
+/**************************************************************************//**
+ * @file     core_cm4.h
+ * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
+ * @version  V5.1.2
+ * @date     04. June 2021
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2020 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_CM4_H_GENERIC
+#define __CORE_CM4_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_M4
+  @{
+ */
+
+#include "cmsis_version.h"
+
+/* CMSIS CM4 definitions */
+#define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
+                                    __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions.
+*/
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_FP
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM4_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_CM4_H_DEPENDANT
+#define __CORE_CM4_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __CM4_REV
+    #define __CM4_REV               0x0000U
+    #warning "__CM4_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __FPU_PRESENT
+    #define __FPU_PRESENT             0U
+    #warning "__FPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __VTOR_PRESENT
+    #define __VTOR_PRESENT             1U
+    #warning "__VTOR_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          3U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group Cortex_M4 */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core Debug Register
+  - Core MPU Register
+  - Core FPU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+#define APSR_Q_Pos                         27U                                            /*!< APSR: Q Position */
+#define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR: Q Mask */
+
+#define APSR_GE_Pos                        16U                                            /*!< APSR: GE Position */
+#define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR: GE Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
+    uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit */
+    uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
+#define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
+
+#define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR: ICI/IT part 2 Position */
+#define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR: ICI/IT part 2 Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_GE_Pos                        16U                                            /*!< xPSR: GE Position */
+#define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR: GE Mask */
+
+#define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR: ICI/IT part 1 Position */
+#define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR: ICI/IT part 1 Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
+    uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
+    uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_FPCA_Pos                    2U                                            /*!< CONTROL: FPCA Position */
+#define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONTROL: FPCA Mask */
+
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[24U];
+  __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RESERVED1[24U];
+  __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[24U];
+  __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[24U];
+  __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
+        uint32_t RESERVED4[56U];
+  __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
+        uint32_t RESERVED5[644U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
+}  NVIC_Type;
+
+/* Software Triggered Interrupt Register Definitions */
+#define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: INTLINESNUM Position */
+#define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+  __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+  __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register */
+  __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
+  __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
+  __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register */
+  __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
+  __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register */
+  __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
+  __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
+  __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
+  __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
+  __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register */
+        uint32_t RESERVED0[5U];
+  __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB ICSR: NMIPENDSET Position */
+#define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB ICSR: NMIPENDSET Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
+#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Vector Table Offset Register Definitions */
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB AIRCR: PRIGROUP Position */
+#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB AIRCR: PRIGROUP Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+#define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB AIRCR: VECTRESET Position */
+#define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB AIRCR: VECTRESET Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB CCR: STKALIGN Position */
+#define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB CCR: STKALIGN Mask */
+
+#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
+#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
+
+#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
+#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
+#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
+
+#define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB CCR: NONBASETHRDENA Position */
+#define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB CCR: NONBASETHRDENA Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB SHCSR: USGFAULTENA Position */
+#define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB SHCSR: USGFAULTENA Mask */
+
+#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB SHCSR: BUSFAULTENA Position */
+#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB SHCSR: BUSFAULTENA Mask */
+
+#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB SHCSR: MEMFAULTENA Position */
+#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB SHCSR: MEMFAULTENA Mask */
+
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB SHCSR: BUSFAULTPENDED Position */
+#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB SHCSR: BUSFAULTPENDED Mask */
+
+#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB SHCSR: MEMFAULTPENDED Position */
+#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB SHCSR: MEMFAULTPENDED Mask */
+
+#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB SHCSR: USGFAULTPENDED Position */
+#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB SHCSR: USGFAULTPENDED Mask */
+
+#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
+#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
+
+#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
+#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
+
+#define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB SHCSR: MONITORACT Position */
+#define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB SHCSR: MONITORACT Mask */
+
+#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
+#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
+
+#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB SHCSR: USGFAULTACT Position */
+#define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB SHCSR: USGFAULTACT Mask */
+
+#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB SHCSR: BUSFAULTACT Position */
+#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB SHCSR: BUSFAULTACT Mask */
+
+#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB SHCSR: MEMFAULTACT Position */
+#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB SHCSR: MEMFAULTACT Mask */
+
+/* SCB Configurable Fault Status Register Definitions */
+#define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB CFSR: Usage Fault Status Register Position */
+#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB CFSR: Usage Fault Status Register Mask */
+
+#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB CFSR: Bus Fault Status Register Position */
+#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB CFSR: Bus Fault Status Register Mask */
+
+#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
+#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
+
+/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_MMARVALID_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 7U)                 /*!< SCB CFSR (MMFSR): MMARVALID Position */
+#define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB CFSR (MMFSR): MMARVALID Mask */
+
+#define SCB_CFSR_MLSPERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 5U)                 /*!< SCB CFSR (MMFSR): MLSPERR Position */
+#define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB CFSR (MMFSR): MLSPERR Mask */
+
+#define SCB_CFSR_MSTKERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 4U)                 /*!< SCB CFSR (MMFSR): MSTKERR Position */
+#define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB CFSR (MMFSR): MSTKERR Mask */
+
+#define SCB_CFSR_MUNSTKERR_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 3U)                 /*!< SCB CFSR (MMFSR): MUNSTKERR Position */
+#define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */
+
+#define SCB_CFSR_DACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 1U)                 /*!< SCB CFSR (MMFSR): DACCVIOL Position */
+#define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB CFSR (MMFSR): DACCVIOL Mask */
+
+#define SCB_CFSR_IACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 0U)                 /*!< SCB CFSR (MMFSR): IACCVIOL Position */
+#define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB CFSR (MMFSR): IACCVIOL Mask */
+
+/* BusFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB CFSR (BFSR): BFARVALID Position */
+#define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB CFSR (BFSR): BFARVALID Mask */
+
+#define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB CFSR (BFSR): LSPERR Position */
+#define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB CFSR (BFSR): LSPERR Mask */
+
+#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB CFSR (BFSR): STKERR Position */
+#define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB CFSR (BFSR): STKERR Mask */
+
+#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB CFSR (BFSR): UNSTKERR Position */
+#define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB CFSR (BFSR): UNSTKERR Mask */
+
+#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB CFSR (BFSR): IMPRECISERR Position */
+#define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB CFSR (BFSR): IMPRECISERR Mask */
+
+#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB CFSR (BFSR): PRECISERR Position */
+#define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB CFSR (BFSR): PRECISERR Mask */
+
+#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB CFSR (BFSR): IBUSERR Position */
+#define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB CFSR (BFSR): IBUSERR Mask */
+
+/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB CFSR (UFSR): DIVBYZERO Position */
+#define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB CFSR (UFSR): DIVBYZERO Mask */
+
+#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB CFSR (UFSR): UNALIGNED Position */
+#define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB CFSR (UFSR): UNALIGNED Mask */
+
+#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB CFSR (UFSR): NOCP Position */
+#define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB CFSR (UFSR): NOCP Mask */
+
+#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB CFSR (UFSR): INVPC Position */
+#define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB CFSR (UFSR): INVPC Mask */
+
+#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB CFSR (UFSR): INVSTATE Position */
+#define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB CFSR (UFSR): INVSTATE Mask */
+
+#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB CFSR (UFSR): UNDEFINSTR Position */
+#define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */
+
+/* SCB Hard Fault Status Register Definitions */
+#define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
+#define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
+
+#define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB HFSR: FORCED Position */
+#define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB HFSR: FORCED Mask */
+
+#define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB HFSR: VECTTBL Position */
+#define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB HFSR: VECTTBL Mask */
+
+/* SCB Debug Fault Status Register Definitions */
+#define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB DFSR: EXTERNAL Position */
+#define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB DFSR: EXTERNAL Mask */
+
+#define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB DFSR: VCATCH Position */
+#define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB DFSR: VCATCH Mask */
+
+#define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB DFSR: DWTTRAP Position */
+#define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB DFSR: DWTTRAP Mask */
+
+#define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB DFSR: BKPT Position */
+#define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB DFSR: BKPT Mask */
+
+#define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB DFSR: HALTED Position */
+#define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB DFSR: HALTED Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
+  \brief    Type definitions for the System Control and ID Register not in the SCB
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control and ID Register not in the SCB.
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register */
+  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
+} SCnSCB_Type;
+
+/* Interrupt Controller Type Register Definitions */
+#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: INTLINESNUM Position */
+#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: INTLINESNUM Mask */
+
+/* Auxiliary Control Register Definitions */
+#define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: DISOOFP Position */
+#define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: DISOOFP Mask */
+
+#define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: DISFPCA Position */
+#define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: DISFPCA Mask */
+
+#define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: DISFOLD Position */
+#define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: DISFOLD Mask */
+
+#define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: DISDEFWBUF Position */
+#define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: DISDEFWBUF Mask */
+
+#define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: DISMCYCINT Position */
+#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: DISMCYCINT Mask */
+
+/*@} end of group CMSIS_SCnotSCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
+  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
+ */
+typedef struct
+{
+  __OM  union
+  {
+    __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
+    __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
+    __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
+  }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
+        uint32_t RESERVED0[864U];
+  __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
+        uint32_t RESERVED1[15U];
+  __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
+        uint32_t RESERVED2[15U];
+  __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
+        uint32_t RESERVED3[32U];
+        uint32_t RESERVED4[43U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
+        uint32_t RESERVED5[6U];
+  __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */
+  __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */
+  __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */
+  __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */
+  __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */
+  __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */
+  __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */
+  __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */
+  __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */
+  __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */
+  __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */
+  __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */
+} ITM_Type;
+
+/* ITM Trace Privilege Register Definitions */
+#define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
+#define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM TPR: PRIVMASK Mask */
+
+/* ITM Trace Control Register Definitions */
+#define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
+#define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM TCR: BUSY Mask */
+
+#define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM TCR: ATBID Position */
+#define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM TCR: ATBID Mask */
+
+#define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM TCR: Global timestamp frequency Position */
+#define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM TCR: Global timestamp frequency Mask */
+
+#define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM TCR: TSPrescale Position */
+#define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM TCR: TSPrescale Mask */
+
+#define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM TCR: SWOENA Position */
+#define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM TCR: SWOENA Mask */
+
+#define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM TCR: DWTENA Position */
+#define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM TCR: DWTENA Mask */
+
+#define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM TCR: SYNCENA Position */
+#define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM TCR: SYNCENA Mask */
+
+#define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM TCR: TSENA Position */
+#define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM TCR: TSENA Mask */
+
+#define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM TCR: ITM Enable bit Position */
+#define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM TCR: ITM Enable bit Mask */
+
+/* ITM Lock Status Register Definitions */
+#define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM LSR: ByteAcc Position */
+#define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM LSR: ByteAcc Mask */
+
+#define ITM_LSR_Access_Pos                  1U                                            /*!< ITM LSR: Access Position */
+#define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM LSR: Access Mask */
+
+#define ITM_LSR_Present_Pos                 0U                                            /*!< ITM LSR: Present Position */
+#define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM LSR: Present Mask */
+
+/*@}*/ /* end of group CMSIS_ITM */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
+  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
+  __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
+  __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
+  __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Register */
+  __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
+  __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
+  __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Register */
+  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
+  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
+  __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
+  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
+  __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
+  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
+        uint32_t RESERVED1[1U];
+  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
+  __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
+  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
+  __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
+  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
+} DWT_Type;
+
+/* DWT Control Register Definitions */
+#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
+#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
+
+#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
+#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
+
+#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
+#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
+
+#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
+#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
+
+#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
+#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
+
+#define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTRL: CYCEVTENA Position */
+#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTRL: CYCEVTENA Mask */
+
+#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTRL: FOLDEVTENA Position */
+#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTRL: FOLDEVTENA Mask */
+
+#define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTRL: LSUEVTENA Position */
+#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTRL: LSUEVTENA Mask */
+
+#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTRL: SLEEPEVTENA Position */
+#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTRL: SLEEPEVTENA Mask */
+
+#define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTRL: EXCEVTENA Position */
+#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTRL: EXCEVTENA Mask */
+
+#define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTRL: CPIEVTENA Position */
+#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTRL: CPIEVTENA Mask */
+
+#define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTRL: EXCTRCENA Position */
+#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTRL: EXCTRCENA Mask */
+
+#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTRL: PCSAMPLENA Position */
+#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTRL: PCSAMPLENA Mask */
+
+#define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTRL: SYNCTAP Position */
+#define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTRL: SYNCTAP Mask */
+
+#define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTRL: CYCTAP Position */
+#define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTRL: CYCTAP Mask */
+
+#define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTRL: POSTINIT Position */
+#define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTRL: POSTINIT Mask */
+
+#define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTRL: POSTPRESET Position */
+#define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTRL: POSTPRESET Mask */
+
+#define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTRL: CYCCNTENA Position */
+#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTRL: CYCCNTENA Mask */
+
+/* DWT CPI Count Register Definitions */
+#define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPICNT: CPICNT Position */
+#define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPICNT: CPICNT Mask */
+
+/* DWT Exception Overhead Count Register Definitions */
+#define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXCCNT: EXCCNT Position */
+#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXCCNT: EXCCNT Mask */
+
+/* DWT Sleep Count Register Definitions */
+#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLEEPCNT: SLEEPCNT Position */
+#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLEEPCNT: SLEEPCNT Mask */
+
+/* DWT LSU Count Register Definitions */
+#define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSUCNT: LSUCNT Position */
+#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSUCNT: LSUCNT Mask */
+
+/* DWT Folded-instruction Count Register Definitions */
+#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOLDCNT: FOLDCNT Position */
+#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOLDCNT: FOLDCNT Mask */
+
+/* DWT Comparator Mask Register Definitions */
+#define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MASK: MASK Position */
+#define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MASK: MASK Mask */
+
+/* DWT Comparator Function Register Definitions */
+#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
+#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
+
+#define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUNCTION: DATAVADDR1 Position */
+#define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUNCTION: DATAVADDR1 Mask */
+
+#define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUNCTION: DATAVADDR0 Position */
+#define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUNCTION: DATAVADDR0 Mask */
+
+#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
+#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
+
+#define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUNCTION: LNK1ENA Position */
+#define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUNCTION: LNK1ENA Mask */
+
+#define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUNCTION: DATAVMATCH Position */
+#define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUNCTION: DATAVMATCH Mask */
+
+#define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUNCTION: CYCMATCH Position */
+#define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUNCTION: CYCMATCH Mask */
+
+#define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUNCTION: EMITRANGE Position */
+#define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUNCTION: EMITRANGE Mask */
+
+#define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUNCTION: FUNCTION Position */
+#define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUNCTION: FUNCTION Mask */
+
+/*@}*/ /* end of group CMSIS_DWT */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
+  \brief    Type definitions for the Trace Port Interface (TPI)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Trace Port Interface Register (TPI).
+ */
+typedef struct
+{
+  __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
+  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Register */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
+        uint32_t RESERVED1[55U];
+  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
+        uint32_t RESERVED2[131U];
+  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
+  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
+  __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counter Register */
+        uint32_t RESERVED3[759U];
+  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
+  __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
+  __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
+        uint32_t RESERVED4[1U];
+  __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
+  __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
+  __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
+        uint32_t RESERVED5[39U];
+  __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
+  __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
+        uint32_t RESERVED7[8U];
+  __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
+} TPI_Type;
+
+/* TPI Asynchronous Clock Prescaler Register Definitions */
+#define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACPR: PRESCALER Position */
+#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACPR: PRESCALER Mask */
+
+/* TPI Selected Pin Protocol Register Definitions */
+#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
+#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
+
+/* TPI Formatter and Flush Status Register Definitions */
+#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
+#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
+
+#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
+#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
+
+#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
+#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
+
+#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
+#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
+
+/* TPI Formatter and Flush Control Register Definitions */
+#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
+#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
+
+#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
+#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
+
+/* TPI TRIGGER Register Definitions */
+#define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRIGGER: TRIGGER Position */
+#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRIGGER: TRIGGER Mask */
+
+/* TPI Integration ETM Data Register Definitions (FIFO0) */
+#define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO0: ITM_ATVALID Position */
+#define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIFO0: ITM_ATVALID Mask */
+
+#define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO0: ITM_bytecount Position */
+#define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIFO0: ITM_bytecount Mask */
+
+#define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO0: ETM_ATVALID Position */
+#define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIFO0: ETM_ATVALID Mask */
+
+#define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO0: ETM_bytecount Position */
+#define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIFO0: ETM_bytecount Mask */
+
+#define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIFO0: ETM2 Position */
+#define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIFO0: ETM2 Mask */
+
+#define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIFO0: ETM1 Position */
+#define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIFO0: ETM1 Mask */
+
+#define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIFO0: ETM0 Position */
+#define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIFO0: ETM0 Mask */
+
+/* TPI ITATBCTR2 Register Definitions */
+#define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITATBCTR2: ATREADY2 Position */
+#define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITATBCTR2: ATREADY2 Mask */
+
+#define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITATBCTR2: ATREADY1 Position */
+#define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITATBCTR2: ATREADY1 Mask */
+
+/* TPI Integration ITM Data Register Definitions (FIFO1) */
+#define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO1: ITM_ATVALID Position */
+#define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIFO1: ITM_ATVALID Mask */
+
+#define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO1: ITM_bytecount Position */
+#define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIFO1: ITM_bytecount Mask */
+
+#define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO1: ETM_ATVALID Position */
+#define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIFO1: ETM_ATVALID Mask */
+
+#define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO1: ETM_bytecount Position */
+#define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIFO1: ETM_bytecount Mask */
+
+#define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIFO1: ITM2 Position */
+#define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIFO1: ITM2 Mask */
+
+#define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIFO1: ITM1 Position */
+#define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIFO1: ITM1 Mask */
+
+#define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIFO1: ITM0 Position */
+#define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIFO1: ITM0 Mask */
+
+/* TPI ITATBCTR0 Register Definitions */
+#define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITATBCTR0: ATREADY2 Position */
+#define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITATBCTR0: ATREADY2 Mask */
+
+#define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITATBCTR0: ATREADY1 Position */
+#define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITATBCTR0: ATREADY1 Mask */
+
+/* TPI Integration Mode Control Register Definitions */
+#define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITCTRL: Mode Position */
+#define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
+
+/* TPI DEVID Register Definitions */
+#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
+#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
+
+#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
+#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
+
+#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
+#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
+
+#define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEVID: MinBufSz Position */
+#define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEVID: MinBufSz Mask */
+
+#define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEVID: AsynClkIn Position */
+#define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEVID: AsynClkIn Mask */
+
+#define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEVID: NrTraceInput Position */
+#define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEVID: NrTraceInput Mask */
+
+/* TPI DEVTYPE Register Definitions */
+#define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
+
+#define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
+/*@}*/ /* end of group CMSIS_TPI */
+
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address Register */
+  __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address Register */
+  __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address Register */
+  __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and Size Register */
+} MPU_Type;
+
+#define MPU_TYPE_RALIASES                  4U
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU RBAR: ADDR Position */
+#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU RBAR: ADDR Mask */
+
+#define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU RBAR: VALID Position */
+#define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU RBAR: VALID Mask */
+
+#define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU RBAR: REGION Position */
+#define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU RBAR: REGION Mask */
+
+/* MPU Region Attribute and Size Register Definitions */
+#define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU RASR: MPU Region Attribute field Position */
+#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU RASR: MPU Region Attribute field Mask */
+
+#define MPU_RASR_XN_Pos                    28U                                            /*!< MPU RASR: ATTRS.XN Position */
+#define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU RASR: ATTRS.XN Mask */
+
+#define MPU_RASR_AP_Pos                    24U                                            /*!< MPU RASR: ATTRS.AP Position */
+#define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU RASR: ATTRS.AP Mask */
+
+#define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU RASR: ATTRS.TEX Position */
+#define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU RASR: ATTRS.TEX Mask */
+
+#define MPU_RASR_S_Pos                     18U                                            /*!< MPU RASR: ATTRS.S Position */
+#define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU RASR: ATTRS.S Mask */
+
+#define MPU_RASR_C_Pos                     17U                                            /*!< MPU RASR: ATTRS.C Position */
+#define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU RASR: ATTRS.C Mask */
+
+#define MPU_RASR_B_Pos                     16U                                            /*!< MPU RASR: ATTRS.B Position */
+#define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU RASR: ATTRS.B Mask */
+
+#define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU RASR: Sub-Region Disable Position */
+#define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU RASR: Sub-Region Disable Mask */
+
+#define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU RASR: Region Size Field Position */
+#define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU RASR: Region Size Field Mask */
+
+#define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU RASR: Region enable bit Position */
+#define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU RASR: Region enable bit Disable Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_FPU     Floating Point Unit (FPU)
+  \brief    Type definitions for the Floating Point Unit (FPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Floating Point Unit (FPU).
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control Register */
+  __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address Register */
+  __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Control Register */
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 */
+  __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 */
+} FPU_Type;
+
+/* Floating-Point Context Control Register Definitions */
+#define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCCR: ASPEN bit Position */
+#define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCCR: ASPEN bit Mask */
+
+#define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCCR: LSPEN Position */
+#define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCCR: LSPEN bit Mask */
+
+#define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCCR: MONRDY Position */
+#define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCCR: MONRDY bit Mask */
+
+#define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCCR: BFRDY Position */
+#define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCCR: BFRDY bit Mask */
+
+#define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCCR: MMRDY Position */
+#define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCCR: MMRDY bit Mask */
+
+#define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCCR: HFRDY Position */
+#define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCCR: HFRDY bit Mask */
+
+#define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCCR: processor mode bit Position */
+#define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCCR: processor mode active bit Mask */
+
+#define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCCR: privilege level bit Position */
+#define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCCR: privilege level bit Mask */
+
+#define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCCR: Lazy state preservation active bit Position */
+#define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCCR: Lazy state preservation active bit Mask */
+
+/* Floating-Point Context Address Register Definitions */
+#define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCAR: ADDRESS bit Position */
+#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCAR: ADDRESS bit Mask */
+
+/* Floating-Point Default Status Control Register Definitions */
+#define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDSCR: AHP bit Position */
+#define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDSCR: AHP bit Mask */
+
+#define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDSCR: DN bit Position */
+#define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDSCR: DN bit Mask */
+
+#define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDSCR: FZ bit Position */
+#define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDSCR: FZ bit Mask */
+
+#define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDSCR: RMode bit Position */
+#define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDSCR: RMode bit Mask */
+
+/* Media and FP Feature Register 0 Definitions */
+#define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR0: FP rounding modes bits Position */
+#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR0: FP rounding modes bits Mask */
+
+#define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR0: Short vectors bits Position */
+#define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR0: Short vectors bits Mask */
+
+#define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR0: Square root bits Position */
+#define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR0: Square root bits Mask */
+
+#define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR0: Divide bits Position */
+#define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR0: Divide bits Mask */
+
+#define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR0: FP exception trapping bits Position */
+#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR0: FP exception trapping bits Mask */
+
+#define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR0: Double-precision bits Position */
+#define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR0: Double-precision bits Mask */
+
+#define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR0: Single-precision bits Position */
+#define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR0: Single-precision bits Mask */
+
+#define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR0: A_SIMD registers bits Position */
+#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR0: A_SIMD registers bits Mask */
+
+/* Media and FP Feature Register 1 Definitions */
+#define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR1: FP fused MAC bits Position */
+#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR1: FP fused MAC bits Mask */
+
+#define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR1: FP HPFP bits Position */
+#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR1: FP HPFP bits Mask */
+
+#define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR1: D_NaN mode bits Position */
+#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR1: D_NaN mode bits Mask */
+
+#define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR1: FtZ mode bits Position */
+#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR1: FtZ mode bits Mask */
+
+/* Media and FP Feature Register 2 Definitions */
+
+#define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR2: VFP Misc bits Position */
+#define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR2: VFP Misc bits Mask */
+
+/*@} end of group CMSIS_FPU */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Type definitions for the Core Debug Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Core Debug Register (CoreDebug).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+} CoreDebug_Type;
+
+/* Debug Halting Control and Status Register Definitions */
+#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< CoreDebug DHCSR: DBGKEY Position */
+#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< CoreDebug DHCSR: DBGKEY Mask */
+
+#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< CoreDebug DHCSR: S_RESET_ST Position */
+#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< CoreDebug DHCSR: S_RESET_ST Mask */
+
+#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
+#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
+
+#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< CoreDebug DHCSR: S_LOCKUP Position */
+#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< CoreDebug DHCSR: S_LOCKUP Mask */
+
+#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< CoreDebug DHCSR: S_SLEEP Position */
+#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< CoreDebug DHCSR: S_SLEEP Mask */
+
+#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< CoreDebug DHCSR: S_HALT Position */
+#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< CoreDebug DHCSR: S_HALT Mask */
+
+#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< CoreDebug DHCSR: S_REGRDY Position */
+#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< CoreDebug DHCSR: S_REGRDY Mask */
+
+#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< CoreDebug DHCSR: C_SNAPSTALL Position */
+#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */
+
+#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< CoreDebug DHCSR: C_MASKINTS Position */
+#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< CoreDebug DHCSR: C_MASKINTS Mask */
+
+#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< CoreDebug DHCSR: C_STEP Position */
+#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< CoreDebug DHCSR: C_STEP Mask */
+
+#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< CoreDebug DHCSR: C_HALT Position */
+#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< CoreDebug DHCSR: C_HALT Mask */
+
+#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< CoreDebug DHCSR: C_DEBUGEN Position */
+#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
+
+/* Debug Core Register Selector Register Definitions */
+#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< CoreDebug DCRSR: REGWnR Position */
+#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< CoreDebug DCRSR: REGWnR Mask */
+
+#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< CoreDebug DCRSR: REGSEL Position */
+#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< CoreDebug DCRSR: REGSEL Mask */
+
+/* Debug Exception and Monitor Control Register Definitions */
+#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< CoreDebug DEMCR: TRCENA Position */
+#define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< CoreDebug DEMCR: TRCENA Mask */
+
+#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< CoreDebug DEMCR: MON_REQ Position */
+#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< CoreDebug DEMCR: MON_REQ Mask */
+
+#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< CoreDebug DEMCR: MON_STEP Position */
+#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< CoreDebug DEMCR: MON_STEP Mask */
+
+#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< CoreDebug DEMCR: MON_PEND Position */
+#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< CoreDebug DEMCR: MON_PEND Mask */
+
+#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< CoreDebug DEMCR: MON_EN Position */
+#define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< CoreDebug DEMCR: MON_EN Mask */
+
+#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< CoreDebug DEMCR: VC_HARDERR Position */
+#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< CoreDebug DEMCR: VC_HARDERR Mask */
+
+#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< CoreDebug DEMCR: VC_INTERR Position */
+#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< CoreDebug DEMCR: VC_INTERR Mask */
+
+#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< CoreDebug DEMCR: VC_BUSERR Position */
+#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< CoreDebug DEMCR: VC_BUSERR Mask */
+
+#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< CoreDebug DEMCR: VC_STATERR Position */
+#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< CoreDebug DEMCR: VC_STATERR Mask */
+
+#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< CoreDebug DEMCR: VC_CHKERR Position */
+#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< CoreDebug DEMCR: VC_CHKERR Mask */
+
+#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< CoreDebug DEMCR: VC_NOCPERR Position */
+#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< CoreDebug DEMCR: VC_NOCPERR Mask */
+
+#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< CoreDebug DEMCR: VC_MMERR Position */
+#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< CoreDebug DEMCR: VC_MMERR Mask */
+
+#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< CoreDebug DEMCR: VC_CORERESET Position */
+#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< CoreDebug DEMCR: VC_CORERESET Mask */
+
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
+#define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
+#define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
+#define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
+#define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address */
+#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
+#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
+#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Base Address */
+
+#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register not in SCB */
+#define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct */
+#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct */
+#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
+#define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct */
+#define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct */
+#define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct */
+#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration struct */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit */
+  #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit */
+#endif
+
+#define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
+#define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
+
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Debug Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+  #define NVIC_GetActive              __NVIC_GetActive
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* The following EXC_RETURN values are saved the LR on exception entry */
+#define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */
+#define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */
+#define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */
+#define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after return, restore floating-point state */
+#define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after return, restore floating-point state  */
+#define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after return, restore floating-point state  */
+
+
+/**
+  \brief   Set Priority Grouping
+  \details Sets the priority grouping field using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
+  SCB->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping
+  \details Reads the priority grouping field from the NVIC Interrupt Controller.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
+{
+  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt
+  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+  /* ARM Application Note 321 states that the M4 does not require the architectural barrier */
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
+                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
+                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+
+/* ##########################  MPU functions  #################################### */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+
+#include "mpu_armv7.h"
+
+#endif
+
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+  uint32_t mvfr0;
+
+  mvfr0 = FPU->MVFR0;
+  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
+  {
+    return 1U;           /* Single precision FPU */
+  }
+  else
+  {
+    return 0U;           /* No FPU */
+  }
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+/* ##################################### Debug In/Output function ########################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_core_DebugFunctions ITM Functions
+  \brief    Functions that access the ITM debug interface.
+  @{
+ */
+
+extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receive characters. */
+#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
+
+
+/**
+  \brief   ITM Send Character
+  \details Transmits a character via the ITM channel 0, and
+           \li Just returns when no debugger is connected that has booked the output.
+           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
+  \param [in]     ch  Character to transmit.
+  \returns            Character to transmit.
+ */
+__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
+{
+  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
+      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
+  {
+    while (ITM->PORT[0U].u32 == 0UL)
+    {
+      __NOP();
+    }
+    ITM->PORT[0U].u8 = (uint8_t)ch;
+  }
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Receive Character
+  \details Inputs a character via the external variable \ref ITM_RxBuffer.
+  \return             Received character.
+  \return         -1  No character pending.
+ */
+__STATIC_INLINE int32_t ITM_ReceiveChar (void)
+{
+  int32_t ch = -1;                           /* no character available */
+
+  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
+  {
+    ch = ITM_RxBuffer;
+    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
+  }
+
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Check Character
+  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
+  \return          0  No character available.
+  \return          1  Character available.
+ */
+__STATIC_INLINE int32_t ITM_CheckChar (void)
+{
+
+  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
+  {
+    return (0);                              /* no character available */
+  }
+  else
+  {
+    return (1);                              /*    character available */
+  }
+}
+
+/*@} end of CMSIS_core_DebugFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM4_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm55.h b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm55.h
new file mode 100644
index 0000000..faa30ce
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm55.h
@@ -0,0 +1,4817 @@
+/**************************************************************************//**
+ * @file     core_cm55.h
+ * @brief    CMSIS Cortex-M55 Core Peripheral Access Layer Header File
+ * @version  V1.2.4
+ * @date     21. April 2022
+ ******************************************************************************/
+/*
+ * Copyright (c) 2018-2022 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include                        /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header                   /* treat file as system include file */
+#elif defined ( __GNUC__ )
+  #pragma GCC diagnostic ignored "-Wpedantic"   /* disable pedantic warning due to unnamed structs/unions */
+#endif
+
+#ifndef __CORE_CM55_H_GENERIC
+#define __CORE_CM55_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_M55
+  @{
+ */
+
+#include "cmsis_version.h"
+
+/*  CMSIS CM55 definitions */
+#define __CM55_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __CM55_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                   /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __CM55_CMSIS_VERSION       ((__CM55_CMSIS_VERSION_MAIN << 16U) | \
+                                     __CM55_CMSIS_VERSION_SUB           )     /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                      (55U)                                 /*!< Cortex-M Core */
+
+#if defined ( __CC_ARM )
+  #error Legacy Arm Compiler does not support Armv8.1-M target architecture.
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_FP
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined(__ARM_FEATURE_DSP)
+    #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED       0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined(__ARM_FEATURE_DSP)
+    #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined(__ARM_FEATURE_DSP)
+    #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM55_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_CM55_H_DEPENDANT
+#define __CORE_CM55_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __CM55_REV
+    #define __CM55_REV               0x0000U
+    #warning "__CM55_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __FPU_PRESENT
+    #define __FPU_PRESENT             0U
+    #warning "__FPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #if __FPU_PRESENT != 0U
+    #ifndef __FPU_DP
+      #define __FPU_DP             0U
+      #warning "__FPU_DP not defined in device header file; using default!"
+    #endif
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __ICACHE_PRESENT
+    #define __ICACHE_PRESENT          0U
+    #warning "__ICACHE_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __DCACHE_PRESENT
+    #define __DCACHE_PRESENT          0U
+    #warning "__DCACHE_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __VTOR_PRESENT
+    #define __VTOR_PRESENT             1U
+    #warning "__VTOR_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __PMU_PRESENT
+    #define __PMU_PRESENT             0U
+    #warning "__PMU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #if __PMU_PRESENT != 0U
+    #ifndef __PMU_NUM_EVENTCNT
+      #define __PMU_NUM_EVENTCNT      8U
+      #warning "__PMU_NUM_EVENTCNT not defined in device header file; using default!"
+    #elif (__PMU_NUM_EVENTCNT > 8 || __PMU_NUM_EVENTCNT < 2)
+    #error "__PMU_NUM_EVENTCNT is out of range in device header file!" */
+    #endif
+  #endif
+
+  #ifndef __SAUREGION_PRESENT
+    #define __SAUREGION_PRESENT       0U
+    #warning "__SAUREGION_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __DSP_PRESENT
+    #define __DSP_PRESENT             0U
+    #warning "__DSP_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          3U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group Cortex_M55 */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core EWIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core Debug Register
+  - Core PMU Register
+  - Core MPU Register
+  - Core SAU Register
+  - Core FPU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+#define APSR_Q_Pos                         27U                                            /*!< APSR: Q Position */
+#define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR: Q Mask */
+
+#define APSR_GE_Pos                        16U                                            /*!< APSR: GE Position */
+#define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR: GE Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
+#define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
+
+#define xPSR_IT_Pos                        25U                                            /*!< xPSR: IT Position */
+#define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR: IT Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_GE_Pos                        16U                                            /*!< xPSR: GE Position */
+#define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR: GE Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack-pointer select */
+    uint32_t FPCA:1;                     /*!< bit:      2  Floating-point context active */
+    uint32_t SFPA:1;                     /*!< bit:      3  Secure floating-point active */
+    uint32_t _reserved1:28;              /*!< bit:  4..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SFPA_Pos                    3U                                            /*!< CONTROL: SFPA Position */
+#define CONTROL_SFPA_Msk                   (1UL << CONTROL_SFPA_Pos)                      /*!< CONTROL: SFPA Mask */
+
+#define CONTROL_FPCA_Pos                    2U                                            /*!< CONTROL: FPCA Position */
+#define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONTROL: FPCA Mask */
+
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[16U];              /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[16U];
+  __IOM uint32_t ICER[16U];              /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RSERVED1[16U];
+  __IOM uint32_t ISPR[16U];              /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[16U];
+  __IOM uint32_t ICPR[16U];              /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[16U];
+  __IOM uint32_t IABR[16U];              /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
+        uint32_t RESERVED4[16U];
+  __IOM uint32_t ITNS[16U];              /*!< Offset: 0x280 (R/W)  Interrupt Non-Secure State Register */
+        uint32_t RESERVED5[16U];
+  __IOM uint8_t  IPR[496U];              /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
+        uint32_t RESERVED6[580U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
+}  NVIC_Type;
+
+/* Software Triggered Interrupt Register Definitions */
+#define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: INTLINESNUM Position */
+#define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+  __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+  __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register */
+  __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
+  __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
+  __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register */
+  __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
+  __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register */
+  __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
+  __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
+  __IM  uint32_t ID_AFR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
+  __IM  uint32_t ID_MMFR[4U];            /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
+  __IM  uint32_t ID_ISAR[6U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register */
+  __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
+  __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
+  __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
+  __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
+  __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register */
+  __IOM uint32_t NSACR;                  /*!< Offset: 0x08C (R/W)  Non-Secure Access Control Register */
+        uint32_t RESERVED7[21U];
+  __IOM uint32_t SFSR;                   /*!< Offset: 0x0E4 (R/W)  Secure Fault Status Register */
+  __IOM uint32_t SFAR;                   /*!< Offset: 0x0E8 (R/W)  Secure Fault Address Register */
+        uint32_t RESERVED3[69U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Register */
+  __IOM uint32_t RFSR;                   /*!< Offset: 0x204 (R/W)  RAS Fault Status Register */
+        uint32_t RESERVED4[14U];
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1 */
+  __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2 */
+        uint32_t RESERVED5[1U];
+  __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
+        uint32_t RESERVED6[1U];
+  __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU */
+  __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC */
+  __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
+  __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
+  __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
+  __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
+  __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by MVA to PoC */
+  __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by Set-way */
+  __OM  uint32_t BPIALL;                 /*!< Offset: 0x278 ( /W)  Branch Predictor Invalidate All */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_PENDNMISET_Pos            31U                                            /*!< SCB ICSR: PENDNMISET Position */
+#define SCB_ICSR_PENDNMISET_Msk            (1UL << SCB_ICSR_PENDNMISET_Pos)               /*!< SCB ICSR: PENDNMISET Mask */
+
+#define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */
+#define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */
+
+#define SCB_ICSR_PENDNMICLR_Pos            30U                                            /*!< SCB ICSR: PENDNMICLR Position */
+#define SCB_ICSR_PENDNMICLR_Msk            (1UL << SCB_ICSR_PENDNMICLR_Pos)               /*!< SCB ICSR: PENDNMICLR Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_STTNS_Pos                 24U                                            /*!< SCB ICSR: STTNS Position (Security Extension) */
+#define SCB_ICSR_STTNS_Msk                 (1UL << SCB_ICSR_STTNS_Pos)                    /*!< SCB ICSR: STTNS Mask (Security Extension) */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
+#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Vector Table Offset Register Definitions */
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_PRIS_Pos                 14U                                            /*!< SCB AIRCR: PRIS Position */
+#define SCB_AIRCR_PRIS_Msk                 (1UL << SCB_AIRCR_PRIS_Pos)                    /*!< SCB AIRCR: PRIS Mask */
+
+#define SCB_AIRCR_BFHFNMINS_Pos            13U                                            /*!< SCB AIRCR: BFHFNMINS Position */
+#define SCB_AIRCR_BFHFNMINS_Msk            (1UL << SCB_AIRCR_BFHFNMINS_Pos)               /*!< SCB AIRCR: BFHFNMINS Mask */
+
+#define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB AIRCR: PRIGROUP Position */
+#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB AIRCR: PRIGROUP Mask */
+
+#define SCB_AIRCR_IESB_Pos                  5U                                            /*!< SCB AIRCR: Implicit ESB Enable Position */
+#define SCB_AIRCR_IESB_Msk                 (1UL << SCB_AIRCR_IESB_Pos)                    /*!< SCB AIRCR: Implicit ESB Enable Mask */
+
+#define SCB_AIRCR_DIT_Pos                   4U                                            /*!< SCB AIRCR: Data Independent Timing Position */
+#define SCB_AIRCR_DIT_Msk                  (1UL << SCB_AIRCR_DIT_Pos)                     /*!< SCB AIRCR: Data Independent Timing Mask */
+
+#define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            /*!< SCB AIRCR: SYSRESETREQS Position */
+#define SCB_AIRCR_SYSRESETREQS_Msk         (1UL << SCB_AIRCR_SYSRESETREQS_Pos)            /*!< SCB AIRCR: SYSRESETREQS Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEPS_Pos              3U                                            /*!< SCB SCR: SLEEPDEEPS Position */
+#define SCB_SCR_SLEEPDEEPS_Msk             (1UL << SCB_SCR_SLEEPDEEPS_Pos)                /*!< SCB SCR: SLEEPDEEPS Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_TRD_Pos                    20U                                            /*!< SCB CCR: TRD Position */
+#define SCB_CCR_TRD_Msk                    (1UL << SCB_CCR_TRD_Pos)                       /*!< SCB CCR: TRD Mask */
+
+#define SCB_CCR_LOB_Pos                    19U                                            /*!< SCB CCR: LOB Position */
+#define SCB_CCR_LOB_Msk                    (1UL << SCB_CCR_LOB_Pos)                       /*!< SCB CCR: LOB Mask */
+
+#define SCB_CCR_BP_Pos                     18U                                            /*!< SCB CCR: BP Position */
+#define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB CCR: BP Mask */
+
+#define SCB_CCR_IC_Pos                     17U                                            /*!< SCB CCR: IC Position */
+#define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB CCR: IC Mask */
+
+#define SCB_CCR_DC_Pos                     16U                                            /*!< SCB CCR: DC Position */
+#define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB CCR: DC Mask */
+
+#define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            /*!< SCB CCR: STKOFHFNMIGN Position */
+#define SCB_CCR_STKOFHFNMIGN_Msk           (1UL << SCB_CCR_STKOFHFNMIGN_Pos)              /*!< SCB CCR: STKOFHFNMIGN Mask */
+
+#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
+#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
+
+#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
+#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
+#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            /*!< SCB SHCSR: HARDFAULTPENDED Position */
+#define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos)         /*!< SCB SHCSR: HARDFAULTPENDED Mask */
+
+#define SCB_SHCSR_SECUREFAULTPENDED_Pos    20U                                            /*!< SCB SHCSR: SECUREFAULTPENDED Position */
+#define SCB_SHCSR_SECUREFAULTPENDED_Msk    (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos)       /*!< SCB SHCSR: SECUREFAULTPENDED Mask */
+
+#define SCB_SHCSR_SECUREFAULTENA_Pos       19U                                            /*!< SCB SHCSR: SECUREFAULTENA Position */
+#define SCB_SHCSR_SECUREFAULTENA_Msk       (1UL << SCB_SHCSR_SECUREFAULTENA_Pos)          /*!< SCB SHCSR: SECUREFAULTENA Mask */
+
+#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB SHCSR: USGFAULTENA Position */
+#define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB SHCSR: USGFAULTENA Mask */
+
+#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB SHCSR: BUSFAULTENA Position */
+#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB SHCSR: BUSFAULTENA Mask */
+
+#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB SHCSR: MEMFAULTENA Position */
+#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB SHCSR: MEMFAULTENA Mask */
+
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB SHCSR: BUSFAULTPENDED Position */
+#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB SHCSR: BUSFAULTPENDED Mask */
+
+#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB SHCSR: MEMFAULTPENDED Position */
+#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB SHCSR: MEMFAULTPENDED Mask */
+
+#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB SHCSR: USGFAULTPENDED Position */
+#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB SHCSR: USGFAULTPENDED Mask */
+
+#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
+#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
+
+#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
+#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
+
+#define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB SHCSR: MONITORACT Position */
+#define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB SHCSR: MONITORACT Mask */
+
+#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
+#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
+
+#define SCB_SHCSR_NMIACT_Pos                5U                                            /*!< SCB SHCSR: NMIACT Position */
+#define SCB_SHCSR_NMIACT_Msk               (1UL << SCB_SHCSR_NMIACT_Pos)                  /*!< SCB SHCSR: NMIACT Mask */
+
+#define SCB_SHCSR_SECUREFAULTACT_Pos        4U                                            /*!< SCB SHCSR: SECUREFAULTACT Position */
+#define SCB_SHCSR_SECUREFAULTACT_Msk       (1UL << SCB_SHCSR_SECUREFAULTACT_Pos)          /*!< SCB SHCSR: SECUREFAULTACT Mask */
+
+#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB SHCSR: USGFAULTACT Position */
+#define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB SHCSR: USGFAULTACT Mask */
+
+#define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            /*!< SCB SHCSR: HARDFAULTACT Position */
+#define SCB_SHCSR_HARDFAULTACT_Msk         (1UL << SCB_SHCSR_HARDFAULTACT_Pos)            /*!< SCB SHCSR: HARDFAULTACT Mask */
+
+#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB SHCSR: BUSFAULTACT Position */
+#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB SHCSR: BUSFAULTACT Mask */
+
+#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB SHCSR: MEMFAULTACT Position */
+#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB SHCSR: MEMFAULTACT Mask */
+
+/* SCB Configurable Fault Status Register Definitions */
+#define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB CFSR: Usage Fault Status Register Position */
+#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB CFSR: Usage Fault Status Register Mask */
+
+#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB CFSR: Bus Fault Status Register Position */
+#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB CFSR: Bus Fault Status Register Mask */
+
+#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
+#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
+
+/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_MMARVALID_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 7U)                 /*!< SCB CFSR (MMFSR): MMARVALID Position */
+#define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB CFSR (MMFSR): MMARVALID Mask */
+
+#define SCB_CFSR_MLSPERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 5U)                 /*!< SCB CFSR (MMFSR): MLSPERR Position */
+#define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB CFSR (MMFSR): MLSPERR Mask */
+
+#define SCB_CFSR_MSTKERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 4U)                 /*!< SCB CFSR (MMFSR): MSTKERR Position */
+#define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB CFSR (MMFSR): MSTKERR Mask */
+
+#define SCB_CFSR_MUNSTKERR_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 3U)                 /*!< SCB CFSR (MMFSR): MUNSTKERR Position */
+#define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */
+
+#define SCB_CFSR_DACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 1U)                 /*!< SCB CFSR (MMFSR): DACCVIOL Position */
+#define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB CFSR (MMFSR): DACCVIOL Mask */
+
+#define SCB_CFSR_IACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 0U)                 /*!< SCB CFSR (MMFSR): IACCVIOL Position */
+#define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB CFSR (MMFSR): IACCVIOL Mask */
+
+/* BusFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB CFSR (BFSR): BFARVALID Position */
+#define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB CFSR (BFSR): BFARVALID Mask */
+
+#define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB CFSR (BFSR): LSPERR Position */
+#define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB CFSR (BFSR): LSPERR Mask */
+
+#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB CFSR (BFSR): STKERR Position */
+#define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB CFSR (BFSR): STKERR Mask */
+
+#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB CFSR (BFSR): UNSTKERR Position */
+#define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB CFSR (BFSR): UNSTKERR Mask */
+
+#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB CFSR (BFSR): IMPRECISERR Position */
+#define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB CFSR (BFSR): IMPRECISERR Mask */
+
+#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB CFSR (BFSR): PRECISERR Position */
+#define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB CFSR (BFSR): PRECISERR Mask */
+
+#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB CFSR (BFSR): IBUSERR Position */
+#define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB CFSR (BFSR): IBUSERR Mask */
+
+/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB CFSR (UFSR): DIVBYZERO Position */
+#define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB CFSR (UFSR): DIVBYZERO Mask */
+
+#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB CFSR (UFSR): UNALIGNED Position */
+#define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB CFSR (UFSR): UNALIGNED Mask */
+
+#define SCB_CFSR_STKOF_Pos                (SCB_CFSR_USGFAULTSR_Pos + 4U)                  /*!< SCB CFSR (UFSR): STKOF Position */
+#define SCB_CFSR_STKOF_Msk                (1UL << SCB_CFSR_STKOF_Pos)                     /*!< SCB CFSR (UFSR): STKOF Mask */
+
+#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB CFSR (UFSR): NOCP Position */
+#define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB CFSR (UFSR): NOCP Mask */
+
+#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB CFSR (UFSR): INVPC Position */
+#define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB CFSR (UFSR): INVPC Mask */
+
+#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB CFSR (UFSR): INVSTATE Position */
+#define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB CFSR (UFSR): INVSTATE Mask */
+
+#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB CFSR (UFSR): UNDEFINSTR Position */
+#define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */
+
+/* SCB Hard Fault Status Register Definitions */
+#define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
+#define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
+
+#define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB HFSR: FORCED Position */
+#define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB HFSR: FORCED Mask */
+
+#define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB HFSR: VECTTBL Position */
+#define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB HFSR: VECTTBL Mask */
+
+/* SCB Debug Fault Status Register Definitions */
+#define SCB_DFSR_PMU_Pos                    5U                                            /*!< SCB DFSR: PMU Position */
+#define SCB_DFSR_PMU_Msk                   (1UL << SCB_DFSR_PMU_Pos)                      /*!< SCB DFSR: PMU Mask */
+
+#define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB DFSR: EXTERNAL Position */
+#define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB DFSR: EXTERNAL Mask */
+
+#define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB DFSR: VCATCH Position */
+#define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB DFSR: VCATCH Mask */
+
+#define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB DFSR: DWTTRAP Position */
+#define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB DFSR: DWTTRAP Mask */
+
+#define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB DFSR: BKPT Position */
+#define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB DFSR: BKPT Mask */
+
+#define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB DFSR: HALTED Position */
+#define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB DFSR: HALTED Mask */
+
+/* SCB Non-Secure Access Control Register Definitions */
+#define SCB_NSACR_CP11_Pos                 11U                                            /*!< SCB NSACR: CP11 Position */
+#define SCB_NSACR_CP11_Msk                 (1UL << SCB_NSACR_CP11_Pos)                    /*!< SCB NSACR: CP11 Mask */
+
+#define SCB_NSACR_CP10_Pos                 10U                                            /*!< SCB NSACR: CP10 Position */
+#define SCB_NSACR_CP10_Msk                 (1UL << SCB_NSACR_CP10_Pos)                    /*!< SCB NSACR: CP10 Mask */
+
+#define SCB_NSACR_CP7_Pos                   7U                                            /*!< SCB NSACR: CP7 Position */
+#define SCB_NSACR_CP7_Msk                  (1UL << SCB_NSACR_CP7_Pos)                     /*!< SCB NSACR: CP7 Mask */
+
+#define SCB_NSACR_CP6_Pos                   6U                                            /*!< SCB NSACR: CP6 Position */
+#define SCB_NSACR_CP6_Msk                  (1UL << SCB_NSACR_CP6_Pos)                     /*!< SCB NSACR: CP6 Mask */
+
+#define SCB_NSACR_CP5_Pos                   5U                                            /*!< SCB NSACR: CP5 Position */
+#define SCB_NSACR_CP5_Msk                  (1UL << SCB_NSACR_CP5_Pos)                     /*!< SCB NSACR: CP5 Mask */
+
+#define SCB_NSACR_CP4_Pos                   4U                                            /*!< SCB NSACR: CP4 Position */
+#define SCB_NSACR_CP4_Msk                  (1UL << SCB_NSACR_CP4_Pos)                     /*!< SCB NSACR: CP4 Mask */
+
+#define SCB_NSACR_CP3_Pos                   3U                                            /*!< SCB NSACR: CP3 Position */
+#define SCB_NSACR_CP3_Msk                  (1UL << SCB_NSACR_CP3_Pos)                     /*!< SCB NSACR: CP3 Mask */
+
+#define SCB_NSACR_CP2_Pos                   2U                                            /*!< SCB NSACR: CP2 Position */
+#define SCB_NSACR_CP2_Msk                  (1UL << SCB_NSACR_CP2_Pos)                     /*!< SCB NSACR: CP2 Mask */
+
+#define SCB_NSACR_CP1_Pos                   1U                                            /*!< SCB NSACR: CP1 Position */
+#define SCB_NSACR_CP1_Msk                  (1UL << SCB_NSACR_CP1_Pos)                     /*!< SCB NSACR: CP1 Mask */
+
+#define SCB_NSACR_CP0_Pos                   0U                                            /*!< SCB NSACR: CP0 Position */
+#define SCB_NSACR_CP0_Msk                  (1UL /*<< SCB_NSACR_CP0_Pos*/)                 /*!< SCB NSACR: CP0 Mask */
+
+/* SCB Debug Feature Register 0 Definitions */
+#define SCB_ID_DFR_UDE_Pos                 28U                                            /*!< SCB ID_DFR: UDE Position */
+#define SCB_ID_DFR_UDE_Msk                 (0xFUL << SCB_ID_DFR_UDE_Pos)                  /*!< SCB ID_DFR: UDE Mask */
+
+#define SCB_ID_DFR_MProfDbg_Pos            20U                                            /*!< SCB ID_DFR: MProfDbg Position */
+#define SCB_ID_DFR_MProfDbg_Msk            (0xFUL << SCB_ID_DFR_MProfDbg_Pos)             /*!< SCB ID_DFR: MProfDbg Mask */
+
+/* SCB Cache Level ID Register Definitions */
+#define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB CLIDR: LoUU Position */
+#define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB CLIDR: LoUU Mask */
+
+#define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB CLIDR: LoC Position */
+#define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB CLIDR: LoC Mask */
+
+/* SCB Cache Type Register Definitions */
+#define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB CTR: Format Position */
+#define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB CTR: Format Mask */
+
+#define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB CTR: CWG Position */
+#define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB CTR: CWG Mask */
+
+#define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB CTR: ERG Position */
+#define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB CTR: ERG Mask */
+
+#define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB CTR: DminLine Position */
+#define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB CTR: DminLine Mask */
+
+#define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB CTR: ImInLine Position */
+#define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB CTR: ImInLine Mask */
+
+/* SCB Cache Size ID Register Definitions */
+#define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB CCSIDR: WT Position */
+#define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB CCSIDR: WT Mask */
+
+#define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB CCSIDR: WB Position */
+#define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB CCSIDR: WB Mask */
+
+#define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB CCSIDR: RA Position */
+#define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB CCSIDR: RA Mask */
+
+#define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB CCSIDR: WA Position */
+#define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB CCSIDR: WA Mask */
+
+#define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB CCSIDR: NumSets Position */
+#define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB CCSIDR: NumSets Mask */
+
+#define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB CCSIDR: Associativity Position */
+#define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB CCSIDR: Associativity Mask */
+
+#define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB CCSIDR: LineSize Position */
+#define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB CCSIDR: LineSize Mask */
+
+/* SCB Cache Size Selection Register Definitions */
+#define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB CSSELR: Level Position */
+#define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB CSSELR: Level Mask */
+
+#define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB CSSELR: InD Position */
+#define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB CSSELR: InD Mask */
+
+/* SCB Software Triggered Interrupt Register Definitions */
+#define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB STIR: INTID Position */
+#define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB STIR: INTID Mask */
+
+/* SCB RAS Fault Status Register Definitions */
+#define SCB_RFSR_V_Pos                     31U                                            /*!< SCB RFSR: V Position */
+#define SCB_RFSR_V_Msk                     (1UL << SCB_RFSR_V_Pos)                        /*!< SCB RFSR: V Mask */
+
+#define SCB_RFSR_IS_Pos                    16U                                            /*!< SCB RFSR: IS Position */
+#define SCB_RFSR_IS_Msk                    (0x7FFFUL << SCB_RFSR_IS_Pos)                  /*!< SCB RFSR: IS Mask */
+
+#define SCB_RFSR_UET_Pos                    0U                                            /*!< SCB RFSR: UET Position */
+#define SCB_RFSR_UET_Msk                   (3UL /*<< SCB_RFSR_UET_Pos*/)                  /*!< SCB RFSR: UET Mask */
+
+/* SCB D-Cache Invalidate by Set-way Register Definitions */
+#define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB DCISW: Way Position */
+#define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB DCISW: Way Mask */
+
+#define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB DCISW: Set Position */
+#define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB DCISW: Set Mask */
+
+/* SCB D-Cache Clean by Set-way Register Definitions */
+#define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB DCCSW: Way Position */
+#define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB DCCSW: Way Mask */
+
+#define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB DCCSW: Set Position */
+#define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB DCCSW: Set Mask */
+
+/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
+#define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB DCCISW: Way Position */
+#define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB DCCISW: Way Mask */
+
+#define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB DCCISW: Set Position */
+#define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB DCCISW: Set Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_ICB Implementation Control Block register (ICB)
+  \brief    Type definitions for the Implementation Control Block Register
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Implementation Control Block (ICB).
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register */
+  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
+  __IOM uint32_t CPPWR;                  /*!< Offset: 0x00C (R/W)  Coprocessor Power Control  Register */
+} ICB_Type;
+
+/* Auxiliary Control Register Definitions */
+#define ICB_ACTLR_DISCRITAXIRUW_Pos     27U                                               /*!< ACTLR: DISCRITAXIRUW Position */
+#define ICB_ACTLR_DISCRITAXIRUW_Msk     (1UL << ICB_ACTLR_DISCRITAXIRUW_Pos)              /*!< ACTLR: DISCRITAXIRUW Mask */
+
+#define ICB_ACTLR_DISDI_Pos             16U                                               /*!< ACTLR: DISDI Position */
+#define ICB_ACTLR_DISDI_Msk             (3UL << ICB_ACTLR_DISDI_Pos)                      /*!< ACTLR: DISDI Mask */
+
+#define ICB_ACTLR_DISCRITAXIRUR_Pos     15U                                               /*!< ACTLR: DISCRITAXIRUR Position */
+#define ICB_ACTLR_DISCRITAXIRUR_Msk     (1UL << ICB_ACTLR_DISCRITAXIRUR_Pos)              /*!< ACTLR: DISCRITAXIRUR Mask */
+
+#define ICB_ACTLR_EVENTBUSEN_Pos        14U                                               /*!< ACTLR: EVENTBUSEN Position */
+#define ICB_ACTLR_EVENTBUSEN_Msk        (1UL << ICB_ACTLR_EVENTBUSEN_Pos)                 /*!< ACTLR: EVENTBUSEN Mask */
+
+#define ICB_ACTLR_EVENTBUSEN_S_Pos      13U                                               /*!< ACTLR: EVENTBUSEN_S Position */
+#define ICB_ACTLR_EVENTBUSEN_S_Msk      (1UL << ICB_ACTLR_EVENTBUSEN_S_Pos)               /*!< ACTLR: EVENTBUSEN_S Mask */
+
+#define ICB_ACTLR_DISITMATBFLUSH_Pos    12U                                               /*!< ACTLR: DISITMATBFLUSH Position */
+#define ICB_ACTLR_DISITMATBFLUSH_Msk    (1UL << ICB_ACTLR_DISITMATBFLUSH_Pos)             /*!< ACTLR: DISITMATBFLUSH Mask */
+
+#define ICB_ACTLR_DISNWAMODE_Pos        11U                                               /*!< ACTLR: DISNWAMODE Position */
+#define ICB_ACTLR_DISNWAMODE_Msk        (1UL << ICB_ACTLR_DISNWAMODE_Pos)                 /*!< ACTLR: DISNWAMODE Mask */
+
+#define ICB_ACTLR_FPEXCODIS_Pos         10U                                               /*!< ACTLR: FPEXCODIS Position */
+#define ICB_ACTLR_FPEXCODIS_Msk         (1UL << ICB_ACTLR_FPEXCODIS_Pos)                  /*!< ACTLR: FPEXCODIS Mask */
+
+#define ICB_ACTLR_DISOLAP_Pos            7U                                               /*!< ACTLR: DISOLAP Position */
+#define ICB_ACTLR_DISOLAP_Msk           (1UL << ICB_ACTLR_DISOLAP_Pos)                    /*!< ACTLR: DISOLAP Mask */
+
+#define ICB_ACTLR_DISOLAPS_Pos           6U                                               /*!< ACTLR: DISOLAPS Position */
+#define ICB_ACTLR_DISOLAPS_Msk          (1UL << ICB_ACTLR_DISOLAPS_Pos)                   /*!< ACTLR: DISOLAPS Mask */
+
+#define ICB_ACTLR_DISLOBR_Pos            5U                                               /*!< ACTLR: DISLOBR Position */
+#define ICB_ACTLR_DISLOBR_Msk           (1UL << ICB_ACTLR_DISLOBR_Pos)                    /*!< ACTLR: DISLOBR Mask */
+
+#define ICB_ACTLR_DISLO_Pos              4U                                               /*!< ACTLR: DISLO Position */
+#define ICB_ACTLR_DISLO_Msk             (1UL << ICB_ACTLR_DISLO_Pos)                      /*!< ACTLR: DISLO Mask */
+
+#define ICB_ACTLR_DISLOLEP_Pos           3U                                               /*!< ACTLR: DISLOLEP Position */
+#define ICB_ACTLR_DISLOLEP_Msk          (1UL << ICB_ACTLR_DISLOLEP_Pos)                   /*!< ACTLR: DISLOLEP Mask */
+
+#define ICB_ACTLR_DISFOLD_Pos            2U                                               /*!< ACTLR: DISFOLD Position */
+#define ICB_ACTLR_DISFOLD_Msk           (1UL << ICB_ACTLR_DISFOLD_Pos)                    /*!< ACTLR: DISFOLD Mask */
+
+/* Interrupt Controller Type Register Definitions */
+#define ICB_ICTR_INTLINESNUM_Pos         0U                                               /*!< ICTR: INTLINESNUM Position */
+#define ICB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< ICB_ICTR_INTLINESNUM_Pos*/)           /*!< ICTR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_ICB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
+  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
+ */
+typedef struct
+{
+  __OM  union
+  {
+    __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
+    __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
+    __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
+  }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
+        uint32_t RESERVED0[864U];
+  __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
+        uint32_t RESERVED1[15U];
+  __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
+        uint32_t RESERVED2[15U];
+  __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
+        uint32_t RESERVED3[32U];
+        uint32_t RESERVED4[43U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
+        uint32_t RESERVED5[1U];
+  __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  ITM Device Architecture Register */
+        uint32_t RESERVED6[3U];
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  ITM Device Type Register */
+  __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */
+  __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */
+  __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */
+  __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */
+  __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */
+  __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */
+  __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */
+  __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */
+  __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */
+  __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */
+  __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */
+  __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */
+} ITM_Type;
+
+/* ITM Stimulus Port Register Definitions */
+#define ITM_STIM_DISABLED_Pos               1U                                            /*!< ITM STIM: DISABLED Position */
+#define ITM_STIM_DISABLED_Msk              (0x1UL << ITM_STIM_DISABLED_Pos)               /*!< ITM STIM: DISABLED Mask */
+
+#define ITM_STIM_FIFOREADY_Pos              0U                                            /*!< ITM STIM: FIFOREADY Position */
+#define ITM_STIM_FIFOREADY_Msk             (0x1UL /*<< ITM_STIM_FIFOREADY_Pos*/)          /*!< ITM STIM: FIFOREADY Mask */
+
+/* ITM Trace Privilege Register Definitions */
+#define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
+#define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM TPR: PRIVMASK Mask */
+
+/* ITM Trace Control Register Definitions */
+#define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
+#define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM TCR: BUSY Mask */
+
+#define ITM_TCR_TRACEBUSID_Pos             16U                                            /*!< ITM TCR: ATBID Position */
+#define ITM_TCR_TRACEBUSID_Msk             (0x7FUL << ITM_TCR_TRACEBUSID_Pos)             /*!< ITM TCR: ATBID Mask */
+
+#define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM TCR: Global timestamp frequency Position */
+#define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM TCR: Global timestamp frequency Mask */
+
+#define ITM_TCR_TSPRESCALE_Pos              8U                                            /*!< ITM TCR: TSPRESCALE Position */
+#define ITM_TCR_TSPRESCALE_Msk             (3UL << ITM_TCR_TSPRESCALE_Pos)                /*!< ITM TCR: TSPRESCALE Mask */
+
+#define ITM_TCR_STALLENA_Pos                5U                                            /*!< ITM TCR: STALLENA Position */
+#define ITM_TCR_STALLENA_Msk               (1UL << ITM_TCR_STALLENA_Pos)                  /*!< ITM TCR: STALLENA Mask */
+
+#define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM TCR: SWOENA Position */
+#define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM TCR: SWOENA Mask */
+
+#define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM TCR: DWTENA Position */
+#define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM TCR: DWTENA Mask */
+
+#define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM TCR: SYNCENA Position */
+#define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM TCR: SYNCENA Mask */
+
+#define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM TCR: TSENA Position */
+#define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM TCR: TSENA Mask */
+
+#define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM TCR: ITM Enable bit Position */
+#define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM TCR: ITM Enable bit Mask */
+
+/* ITM Lock Status Register Definitions */
+#define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM LSR: ByteAcc Position */
+#define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM LSR: ByteAcc Mask */
+
+#define ITM_LSR_Access_Pos                  1U                                            /*!< ITM LSR: Access Position */
+#define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM LSR: Access Mask */
+
+#define ITM_LSR_Present_Pos                 0U                                            /*!< ITM LSR: Present Position */
+#define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM LSR: Present Mask */
+
+/*@}*/ /* end of group CMSIS_ITM */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
+  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
+  __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
+  __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
+  __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Register */
+  __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
+  __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
+  __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Register */
+  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
+  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
+        uint32_t RESERVED1[1U];
+  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
+        uint32_t RESERVED3[1U];
+  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
+        uint32_t RESERVED4[1U];
+  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
+        uint32_t RESERVED5[1U];
+  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
+        uint32_t RESERVED6[1U];
+  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
+        uint32_t RESERVED7[1U];
+  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
+        uint32_t RESERVED8[1U];
+  __IOM uint32_t COMP4;                  /*!< Offset: 0x060 (R/W)  Comparator Register 4 */
+        uint32_t RESERVED9[1U];
+  __IOM uint32_t FUNCTION4;              /*!< Offset: 0x068 (R/W)  Function Register 4 */
+        uint32_t RESERVED10[1U];
+  __IOM uint32_t COMP5;                  /*!< Offset: 0x070 (R/W)  Comparator Register 5 */
+        uint32_t RESERVED11[1U];
+  __IOM uint32_t FUNCTION5;              /*!< Offset: 0x078 (R/W)  Function Register 5 */
+        uint32_t RESERVED12[1U];
+  __IOM uint32_t COMP6;                  /*!< Offset: 0x080 (R/W)  Comparator Register 6 */
+        uint32_t RESERVED13[1U];
+  __IOM uint32_t FUNCTION6;              /*!< Offset: 0x088 (R/W)  Function Register 6 */
+        uint32_t RESERVED14[1U];
+  __IOM uint32_t COMP7;                  /*!< Offset: 0x090 (R/W)  Comparator Register 7 */
+        uint32_t RESERVED15[1U];
+  __IOM uint32_t FUNCTION7;              /*!< Offset: 0x098 (R/W)  Function Register 7 */
+        uint32_t RESERVED16[1U];
+  __IOM uint32_t COMP8;                  /*!< Offset: 0x0A0 (R/W)  Comparator Register 8 */
+        uint32_t RESERVED17[1U];
+  __IOM uint32_t FUNCTION8;              /*!< Offset: 0x0A8 (R/W)  Function Register 8 */
+        uint32_t RESERVED18[1U];
+  __IOM uint32_t COMP9;                  /*!< Offset: 0x0B0 (R/W)  Comparator Register 9 */
+        uint32_t RESERVED19[1U];
+  __IOM uint32_t FUNCTION9;              /*!< Offset: 0x0B8 (R/W)  Function Register 9 */
+        uint32_t RESERVED20[1U];
+  __IOM uint32_t COMP10;                 /*!< Offset: 0x0C0 (R/W)  Comparator Register 10 */
+        uint32_t RESERVED21[1U];
+  __IOM uint32_t FUNCTION10;             /*!< Offset: 0x0C8 (R/W)  Function Register 10 */
+        uint32_t RESERVED22[1U];
+  __IOM uint32_t COMP11;                 /*!< Offset: 0x0D0 (R/W)  Comparator Register 11 */
+        uint32_t RESERVED23[1U];
+  __IOM uint32_t FUNCTION11;             /*!< Offset: 0x0D8 (R/W)  Function Register 11 */
+        uint32_t RESERVED24[1U];
+  __IOM uint32_t COMP12;                 /*!< Offset: 0x0E0 (R/W)  Comparator Register 12 */
+        uint32_t RESERVED25[1U];
+  __IOM uint32_t FUNCTION12;             /*!< Offset: 0x0E8 (R/W)  Function Register 12 */
+        uint32_t RESERVED26[1U];
+  __IOM uint32_t COMP13;                 /*!< Offset: 0x0F0 (R/W)  Comparator Register 13 */
+        uint32_t RESERVED27[1U];
+  __IOM uint32_t FUNCTION13;             /*!< Offset: 0x0F8 (R/W)  Function Register 13 */
+        uint32_t RESERVED28[1U];
+  __IOM uint32_t COMP14;                 /*!< Offset: 0x100 (R/W)  Comparator Register 14 */
+        uint32_t RESERVED29[1U];
+  __IOM uint32_t FUNCTION14;             /*!< Offset: 0x108 (R/W)  Function Register 14 */
+        uint32_t RESERVED30[1U];
+  __IOM uint32_t COMP15;                 /*!< Offset: 0x110 (R/W)  Comparator Register 15 */
+        uint32_t RESERVED31[1U];
+  __IOM uint32_t FUNCTION15;             /*!< Offset: 0x118 (R/W)  Function Register 15 */
+        uint32_t RESERVED32[934U];
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
+        uint32_t RESERVED33[1U];
+  __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  Device Architecture Register */
+} DWT_Type;
+
+/* DWT Control Register Definitions */
+#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
+#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
+
+#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
+#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
+
+#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
+#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
+
+#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
+#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
+
+#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
+#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
+
+#define DWT_CTRL_CYCDISS_Pos               23U                                         /*!< DWT CTRL: CYCDISS Position */
+#define DWT_CTRL_CYCDISS_Msk               (0x1UL << DWT_CTRL_CYCDISS_Pos)             /*!< DWT CTRL: CYCDISS Mask */
+
+#define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTRL: CYCEVTENA Position */
+#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTRL: CYCEVTENA Mask */
+
+#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTRL: FOLDEVTENA Position */
+#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTRL: FOLDEVTENA Mask */
+
+#define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTRL: LSUEVTENA Position */
+#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTRL: LSUEVTENA Mask */
+
+#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTRL: SLEEPEVTENA Position */
+#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTRL: SLEEPEVTENA Mask */
+
+#define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTRL: EXCEVTENA Position */
+#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTRL: EXCEVTENA Mask */
+
+#define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTRL: CPIEVTENA Position */
+#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTRL: CPIEVTENA Mask */
+
+#define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTRL: EXCTRCENA Position */
+#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTRL: EXCTRCENA Mask */
+
+#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTRL: PCSAMPLENA Position */
+#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTRL: PCSAMPLENA Mask */
+
+#define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTRL: SYNCTAP Position */
+#define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTRL: SYNCTAP Mask */
+
+#define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTRL: CYCTAP Position */
+#define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTRL: CYCTAP Mask */
+
+#define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTRL: POSTINIT Position */
+#define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTRL: POSTINIT Mask */
+
+#define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTRL: POSTPRESET Position */
+#define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTRL: POSTPRESET Mask */
+
+#define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTRL: CYCCNTENA Position */
+#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTRL: CYCCNTENA Mask */
+
+/* DWT CPI Count Register Definitions */
+#define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPICNT: CPICNT Position */
+#define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPICNT: CPICNT Mask */
+
+/* DWT Exception Overhead Count Register Definitions */
+#define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXCCNT: EXCCNT Position */
+#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXCCNT: EXCCNT Mask */
+
+/* DWT Sleep Count Register Definitions */
+#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLEEPCNT: SLEEPCNT Position */
+#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLEEPCNT: SLEEPCNT Mask */
+
+/* DWT LSU Count Register Definitions */
+#define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSUCNT: LSUCNT Position */
+#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSUCNT: LSUCNT Mask */
+
+/* DWT Folded-instruction Count Register Definitions */
+#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOLDCNT: FOLDCNT Position */
+#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOLDCNT: FOLDCNT Mask */
+
+/* DWT Comparator Function Register Definitions */
+#define DWT_FUNCTION_ID_Pos                27U                                         /*!< DWT FUNCTION: ID Position */
+#define DWT_FUNCTION_ID_Msk                (0x1FUL << DWT_FUNCTION_ID_Pos)             /*!< DWT FUNCTION: ID Mask */
+
+#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
+#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
+
+#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
+#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
+
+#define DWT_FUNCTION_ACTION_Pos             4U                                         /*!< DWT FUNCTION: ACTION Position */
+#define DWT_FUNCTION_ACTION_Msk            (0x1UL << DWT_FUNCTION_ACTION_Pos)          /*!< DWT FUNCTION: ACTION Mask */
+
+#define DWT_FUNCTION_MATCH_Pos              0U                                         /*!< DWT FUNCTION: MATCH Position */
+#define DWT_FUNCTION_MATCH_Msk             (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/)       /*!< DWT FUNCTION: MATCH Mask */
+
+/*@}*/ /* end of group CMSIS_DWT */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup MemSysCtl_Type     Memory System Control Registers (IMPLEMENTATION DEFINED)
+  \brief    Type definitions for the Memory System Control Registers (MEMSYSCTL)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory System Control Registers (MEMSYSCTL).
+ */
+typedef struct
+{
+  __IOM uint32_t MSCR;                   /*!< Offset: 0x000 (R/W)  Memory System Control Register */
+  __IOM uint32_t PFCR;                   /*!< Offset: 0x004 (R/W)  Prefetcher Control Register */
+        uint32_t RESERVED1[2U];
+  __IOM uint32_t ITCMCR;                 /*!< Offset: 0x010 (R/W)  ITCM Control Register */
+  __IOM uint32_t DTCMCR;                 /*!< Offset: 0x014 (R/W)  DTCM Control Register */
+  __IOM uint32_t PAHBCR;                 /*!< Offset: 0x018 (R/W)  P-AHB Control Register */
+        uint32_t RESERVED2[313U];
+  __IOM uint32_t ITGU_CTRL;              /*!< Offset: 0x500 (R/W)  ITGU Control Register */
+  __IOM uint32_t ITGU_CFG;               /*!< Offset: 0x504 (R/W)  ITGU Configuration Register */
+        uint32_t RESERVED3[2U];
+  __IOM uint32_t ITGU_LUT[16U];          /*!< Offset: 0x510 (R/W)  ITGU Look Up Table Register */
+        uint32_t RESERVED4[44U];
+  __IOM uint32_t DTGU_CTRL;              /*!< Offset: 0x600 (R/W)  DTGU Control Registers */
+  __IOM uint32_t DTGU_CFG;               /*!< Offset: 0x604 (R/W)  DTGU Configuration Register */
+        uint32_t RESERVED5[2U];
+  __IOM uint32_t DTGU_LUT[16U];          /*!< Offset: 0x610 (R/W)  DTGU Look Up Table Register */
+} MemSysCtl_Type;
+
+/* MEMSYSCTL Memory System Control Register (MSCR) Register Definitions */
+#define MEMSYSCTL_MSCR_CPWRDN_Pos          17U                                         /*!< MEMSYSCTL MSCR: CPWRDN Position */
+#define MEMSYSCTL_MSCR_CPWRDN_Msk          (0x1UL << MEMSYSCTL_MSCR_CPWRDN_Pos)        /*!< MEMSYSCTL MSCR: CPWRDN Mask */
+
+#define MEMSYSCTL_MSCR_DCCLEAN_Pos         16U                                         /*!< MEMSYSCTL MSCR: DCCLEAN Position */
+#define MEMSYSCTL_MSCR_DCCLEAN_Msk         (0x1UL << MEMSYSCTL_MSCR_DCCLEAN_Pos)       /*!< MEMSYSCTL MSCR: DCCLEAN Mask */
+
+#define MEMSYSCTL_MSCR_ICACTIVE_Pos        13U                                         /*!< MEMSYSCTL MSCR: ICACTIVE Position */
+#define MEMSYSCTL_MSCR_ICACTIVE_Msk        (0x1UL << MEMSYSCTL_MSCR_ICACTIVE_Pos)      /*!< MEMSYSCTL MSCR: ICACTIVE Mask */
+
+#define MEMSYSCTL_MSCR_DCACTIVE_Pos        12U                                         /*!< MEMSYSCTL MSCR: DCACTIVE Position */
+#define MEMSYSCTL_MSCR_DCACTIVE_Msk        (0x1UL << MEMSYSCTL_MSCR_DCACTIVE_Pos)      /*!< MEMSYSCTL MSCR: DCACTIVE Mask */
+
+#define MEMSYSCTL_MSCR_TECCCHKDIS_Pos       4U                                         /*!< MEMSYSCTL MSCR: TECCCHKDIS Position */
+#define MEMSYSCTL_MSCR_TECCCHKDIS_Msk      (0x1UL << MEMSYSCTL_MSCR_TECCCHKDIS_Pos)    /*!< MEMSYSCTL MSCR: TECCCHKDIS Mask */
+
+#define MEMSYSCTL_MSCR_EVECCFAULT_Pos       3U                                         /*!< MEMSYSCTL MSCR: EVECCFAULT Position */
+#define MEMSYSCTL_MSCR_EVECCFAULT_Msk      (0x1UL << MEMSYSCTL_MSCR_EVECCFAULT_Pos)    /*!< MEMSYSCTL MSCR: EVECCFAULT Mask */
+
+#define MEMSYSCTL_MSCR_FORCEWT_Pos          2U                                         /*!< MEMSYSCTL MSCR: FORCEWT Position */
+#define MEMSYSCTL_MSCR_FORCEWT_Msk         (0x1UL << MEMSYSCTL_MSCR_FORCEWT_Pos)       /*!< MEMSYSCTL MSCR: FORCEWT Mask */
+
+#define MEMSYSCTL_MSCR_ECCEN_Pos            1U                                         /*!< MEMSYSCTL MSCR: ECCEN Position */
+#define MEMSYSCTL_MSCR_ECCEN_Msk           (0x1UL << MEMSYSCTL_MSCR_ECCEN_Pos)         /*!< MEMSYSCTL MSCR: ECCEN Mask */
+
+/* MEMSYSCTL Prefetcher Control Register (PFCR) Register Definitions */
+#define MEMSYSCTL_PFCR_MAX_OS_Pos           7U                                         /*!< MEMSYSCTL PFCR: MAX_OS Position */
+#define MEMSYSCTL_PFCR_MAX_OS_Msk          (0x7UL << MEMSYSCTL_PFCR_MAX_OS_Pos)        /*!< MEMSYSCTL PFCR: MAX_OS Mask */
+
+#define MEMSYSCTL_PFCR_MAX_LA_Pos           4U                                         /*!< MEMSYSCTL PFCR: MAX_LA Position */
+#define MEMSYSCTL_PFCR_MAX_LA_Msk          (0x7UL << MEMSYSCTL_PFCR_MAX_LA_Pos)        /*!< MEMSYSCTL PFCR: MAX_LA Mask */
+
+#define MEMSYSCTL_PFCR_MIN_LA_Pos           1U                                         /*!< MEMSYSCTL PFCR: MIN_LA Position */
+#define MEMSYSCTL_PFCR_MIN_LA_Msk          (0x7UL << MEMSYSCTL_PFCR_MIN_LA_Pos)        /*!< MEMSYSCTL PFCR: MIN_LA Mask */
+
+#define MEMSYSCTL_PFCR_ENABLE_Pos           0U                                         /*!< MEMSYSCTL PFCR: ENABLE Position */
+#define MEMSYSCTL_PFCR_ENABLE_Msk          (0x1UL /*<< MEMSYSCTL_PFCR_ENABLE_Pos*/)    /*!< MEMSYSCTL PFCR: ENABLE Mask */
+
+/* MEMSYSCTL ITCM Control Register (ITCMCR) Register Definitions */
+#define MEMSYSCTL_ITCMCR_SZ_Pos             3U                                         /*!< MEMSYSCTL ITCMCR: SZ Position */
+#define MEMSYSCTL_ITCMCR_SZ_Msk            (0xFUL << MEMSYSCTL_ITCMCR_SZ_Pos)          /*!< MEMSYSCTL ITCMCR: SZ Mask */
+
+#define MEMSYSCTL_ITCMCR_EN_Pos             0U                                         /*!< MEMSYSCTL ITCMCR: EN Position */
+#define MEMSYSCTL_ITCMCR_EN_Msk            (0x1UL /*<< MEMSYSCTL_ITCMCR_EN_Pos*/)      /*!< MEMSYSCTL ITCMCR: EN Mask */
+
+/* MEMSYSCTL DTCM Control Register (DTCMCR) Register Definitions */
+#define MEMSYSCTL_DTCMCR_SZ_Pos             3U                                         /*!< MEMSYSCTL DTCMCR: SZ Position */
+#define MEMSYSCTL_DTCMCR_SZ_Msk            (0xFUL << MEMSYSCTL_DTCMCR_SZ_Pos)          /*!< MEMSYSCTL DTCMCR: SZ Mask */
+
+#define MEMSYSCTL_DTCMCR_EN_Pos             0U                                         /*!< MEMSYSCTL DTCMCR: EN Position */
+#define MEMSYSCTL_DTCMCR_EN_Msk            (0x1UL /*<< MEMSYSCTL_DTCMCR_EN_Pos*/)      /*!< MEMSYSCTL DTCMCR: EN Mask */
+
+/* MEMSYSCTL P-AHB Control Register (PAHBCR) Register Definitions */
+#define MEMSYSCTL_PAHBCR_SZ_Pos             1U                                         /*!< MEMSYSCTL PAHBCR: SZ Position */
+#define MEMSYSCTL_PAHBCR_SZ_Msk            (0x7UL << MEMSYSCTL_PAHBCR_SZ_Pos)          /*!< MEMSYSCTL PAHBCR: SZ Mask */
+
+#define MEMSYSCTL_PAHBCR_EN_Pos             0U                                         /*!< MEMSYSCTL PAHBCR: EN Position */
+#define MEMSYSCTL_PAHBCR_EN_Msk            (0x1UL /*<< MEMSYSCTL_PAHBCR_EN_Pos*/)      /*!< MEMSYSCTL PAHBCR: EN Mask */
+
+/* MEMSYSCTL ITGU Control Register (ITGU_CTRL) Register Definitions */
+#define MEMSYSCTL_ITGU_CTRL_DEREN_Pos       1U                                         /*!< MEMSYSCTL ITGU_CTRL: DEREN Position */
+#define MEMSYSCTL_ITGU_CTRL_DEREN_Msk      (0x1UL << MEMSYSCTL_ITGU_CTRL_DEREN_Pos)    /*!< MEMSYSCTL ITGU_CTRL: DEREN Mask */
+
+#define MEMSYSCTL_ITGU_CTRL_DBFEN_Pos       0U                                         /*!< MEMSYSCTL ITGU_CTRL: DBFEN Position */
+#define MEMSYSCTL_ITGU_CTRL_DBFEN_Msk      (0x1UL /*<< MEMSYSCTL_ITGU_CTRL_DBFEN_Pos*/) /*!< MEMSYSCTL ITGU_CTRL: DBFEN Mask */
+
+/* MEMSYSCTL ITGU Configuration Register (ITGU_CFG) Register Definitions */
+#define MEMSYSCTL_ITGU_CFG_PRESENT_Pos     31U                                         /*!< MEMSYSCTL ITGU_CFG: PRESENT Position */
+#define MEMSYSCTL_ITGU_CFG_PRESENT_Msk     (0x1UL << MEMSYSCTL_ITGU_CFG_PRESENT_Pos)   /*!< MEMSYSCTL ITGU_CFG: PRESENT Mask */
+
+#define MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos      8U                                         /*!< MEMSYSCTL ITGU_CFG: NUMBLKS Position */
+#define MEMSYSCTL_ITGU_CFG_NUMBLKS_Msk     (0xFUL << MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos)   /*!< MEMSYSCTL ITGU_CFG: NUMBLKS Mask */
+
+#define MEMSYSCTL_ITGU_CFG_BLKSZ_Pos        0U                                         /*!< MEMSYSCTL ITGU_CFG: BLKSZ Position */
+#define MEMSYSCTL_ITGU_CFG_BLKSZ_Msk       (0xFUL /*<< MEMSYSCTL_ITGU_CFG_BLKSZ_Pos*/) /*!< MEMSYSCTL ITGU_CFG: BLKSZ Mask */
+
+/* MEMSYSCTL DTGU Control Registers (DTGU_CTRL) Register Definitions */
+#define MEMSYSCTL_DTGU_CTRL_DEREN_Pos       1U                                         /*!< MEMSYSCTL DTGU_CTRL: DEREN Position */
+#define MEMSYSCTL_DTGU_CTRL_DEREN_Msk      (0x1UL << MEMSYSCTL_DTGU_CTRL_DEREN_Pos)    /*!< MEMSYSCTL DTGU_CTRL: DEREN Mask */
+
+#define MEMSYSCTL_DTGU_CTRL_DBFEN_Pos       0U                                         /*!< MEMSYSCTL DTGU_CTRL: DBFEN Position */
+#define MEMSYSCTL_DTGU_CTRL_DBFEN_Msk      (0x1UL /*<< MEMSYSCTL_DTGU_CTRL_DBFEN_Pos*/) /*!< MEMSYSCTL DTGU_CTRL: DBFEN Mask */
+
+/* MEMSYSCTL DTGU Configuration Register (DTGU_CFG) Register Definitions */
+#define MEMSYSCTL_DTGU_CFG_PRESENT_Pos     31U                                         /*!< MEMSYSCTL DTGU_CFG: PRESENT Position */
+#define MEMSYSCTL_DTGU_CFG_PRESENT_Msk     (0x1UL << MEMSYSCTL_DTGU_CFG_PRESENT_Pos)   /*!< MEMSYSCTL DTGU_CFG: PRESENT Mask */
+
+#define MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos      8U                                         /*!< MEMSYSCTL DTGU_CFG: NUMBLKS Position */
+#define MEMSYSCTL_DTGU_CFG_NUMBLKS_Msk     (0xFUL << MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos)   /*!< MEMSYSCTL DTGU_CFG: NUMBLKS Mask */
+
+#define MEMSYSCTL_DTGU_CFG_BLKSZ_Pos        0U                                         /*!< MEMSYSCTL DTGU_CFG: BLKSZ Position */
+#define MEMSYSCTL_DTGU_CFG_BLKSZ_Msk       (0xFUL /*<< MEMSYSCTL_DTGU_CFG_BLKSZ_Pos*/) /*!< MEMSYSCTL DTGU_CFG: BLKSZ Mask */
+
+
+/*@}*/ /* end of group MemSysCtl_Type */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup PwrModCtl_Type     Power Mode Control Registers
+  \brief    Type definitions for the Power Mode Control Registers (PWRMODCTL)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Power Mode Control Registers (PWRMODCTL).
+ */
+typedef struct
+{
+  __IOM uint32_t CPDLPSTATE;             /*!< Offset: 0x000 (R/W)  Core Power Domain Low Power State Register */
+  __IOM uint32_t DPDLPSTATE;             /*!< Offset: 0x004 (R/W)  Debug Power Domain Low Power State Register */
+} PwrModCtl_Type;
+
+/* PWRMODCTL Core Power Domain Low Power State (CPDLPSTATE) Register Definitions */
+#define PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos   8U                                              /*!< PWRMODCTL CPDLPSTATE: RLPSTATE Position */
+#define PWRMODCTL_CPDLPSTATE_RLPSTATE_Msk  (0x3UL << PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos)     /*!< PWRMODCTL CPDLPSTATE: RLPSTATE Mask */
+
+#define PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos   4U                                              /*!< PWRMODCTL CPDLPSTATE: ELPSTATE Position */
+#define PWRMODCTL_CPDLPSTATE_ELPSTATE_Msk  (0x3UL << PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos)     /*!< PWRMODCTL CPDLPSTATE: ELPSTATE Mask */
+
+#define PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos   0U                                              /*!< PWRMODCTL CPDLPSTATE: CLPSTATE Position */
+#define PWRMODCTL_CPDLPSTATE_CLPSTATE_Msk  (0x3UL /*<< PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos*/) /*!< PWRMODCTL CPDLPSTATE: CLPSTATE Mask */
+
+/* PWRMODCTL Debug Power Domain Low Power State (DPDLPSTATE) Register Definitions */
+#define PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos   0U                                              /*!< PWRMODCTL DPDLPSTATE: DLPSTATE Position */
+#define PWRMODCTL_DPDLPSTATE_DLPSTATE_Msk  (0x3UL /*<< PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos*/) /*!< PWRMODCTL DPDLPSTATE: DLPSTATE Mask */
+
+/*@}*/ /* end of group PwrModCtl_Type */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup EWIC_Type     External Wakeup Interrupt Controller Registers
+  \brief    Type definitions for the External Wakeup Interrupt Controller Registers (EWIC)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the External Wakeup Interrupt Controller Registers (EWIC).
+ */
+typedef struct
+{
+  __OM  uint32_t EVENTSPR;               /*!< Offset: 0x000 ( /W)  Event Set Pending Register */
+        uint32_t RESERVED0[31U];
+  __IM  uint32_t EVENTMASKA;             /*!< Offset: 0x080 (R/W)  Event Mask A Register */
+  __IM  uint32_t EVENTMASK[15];          /*!< Offset: 0x084 (R/W)  Event Mask Register */
+} EWIC_Type;
+
+/* EWIC External Wakeup Interrupt Controller (EVENTSPR) Register Definitions */
+#define EWIC_EVENTSPR_EDBGREQ_Pos   2U                                                 /*!< EWIC EVENTSPR: EDBGREQ Position */
+#define EWIC_EVENTSPR_EDBGREQ_Msk  (0x1UL << EWIC_EVENTSPR_EDBGREQ_Pos)                /*!< EWIC EVENTSPR: EDBGREQ Mask */
+
+#define EWIC_EVENTSPR_NMI_Pos   1U                                                     /*!< EWIC EVENTSPR: NMI Position */
+#define EWIC_EVENTSPR_NMI_Msk  (0x1UL << EWIC_EVENTSPR_NMI_Pos)                        /*!< EWIC EVENTSPR: NMI Mask */
+
+#define EWIC_EVENTSPR_EVENT_Pos   0U                                                   /*!< EWIC EVENTSPR: EVENT Position */
+#define EWIC_EVENTSPR_EVENT_Msk  (0x1UL /*<< EWIC_EVENTSPR_EVENT_Pos*/)                /*!< EWIC EVENTSPR: EVENT Mask */
+
+/* EWIC External Wakeup Interrupt Controller (EVENTMASKA) Register Definitions */
+#define EWIC_EVENTMASKA_EDBGREQ_Pos   2U                                               /*!< EWIC EVENTMASKA: EDBGREQ Position */
+#define EWIC_EVENTMASKA_EDBGREQ_Msk  (0x1UL << EWIC_EVENTMASKA_EDBGREQ_Pos)            /*!< EWIC EVENTMASKA: EDBGREQ Mask */
+
+#define EWIC_EVENTMASKA_NMI_Pos   1U                                                   /*!< EWIC EVENTMASKA: NMI Position */
+#define EWIC_EVENTMASKA_NMI_Msk  (0x1UL << EWIC_EVENTMASKA_NMI_Pos)                    /*!< EWIC EVENTMASKA: NMI Mask */
+
+#define EWIC_EVENTMASKA_EVENT_Pos   0U                                                 /*!< EWIC EVENTMASKA: EVENT Position */
+#define EWIC_EVENTMASKA_EVENT_Msk  (0x1UL /*<< EWIC_EVENTMASKA_EVENT_Pos*/)            /*!< EWIC EVENTMASKA: EVENT Mask */
+
+/* EWIC External Wakeup Interrupt Controller (EVENTMASK) Register Definitions */
+#define EWIC_EVENTMASK_IRQ_Pos   0U                                                    /*!< EWIC EVENTMASKA: IRQ Position */
+#define EWIC_EVENTMASK_IRQ_Msk  (0xFFFFFFFFUL /*<< EWIC_EVENTMASKA_IRQ_Pos*/)          /*!< EWIC EVENTMASKA: IRQ Mask */
+
+/*@}*/ /* end of group EWIC_Type */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup ErrBnk_Type     Error Banking Registers (IMPLEMENTATION DEFINED)
+  \brief    Type definitions for the Error Banking Registers (ERRBNK)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Error Banking Registers (ERRBNK).
+ */
+typedef struct
+{
+  __IOM uint32_t IEBR0;                  /*!< Offset: 0x000 (R/W)  Instruction Cache Error Bank Register 0 */
+  __IOM uint32_t IEBR1;                  /*!< Offset: 0x004 (R/W)  Instruction Cache Error Bank Register 1 */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t DEBR0;                  /*!< Offset: 0x010 (R/W)  Data Cache Error Bank Register 0 */
+  __IOM uint32_t DEBR1;                  /*!< Offset: 0x014 (R/W)  Data Cache Error Bank Register 1 */
+        uint32_t RESERVED1[2U];
+  __IOM uint32_t TEBR0;                  /*!< Offset: 0x020 (R/W)  TCM Error Bank Register 0 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t TEBR1;                  /*!< Offset: 0x028 (R/W)  TCM Error Bank Register 1 */
+} ErrBnk_Type;
+
+/* ERRBNK Instruction Cache Error Bank Register 0 (IEBR0) Register Definitions */
+#define ERRBNK_IEBR0_SWDEF_Pos             30U                                         /*!< ERRBNK IEBR0: SWDEF Position */
+#define ERRBNK_IEBR0_SWDEF_Msk             (0x3UL << ERRBNK_IEBR0_SWDEF_Pos)           /*!< ERRBNK IEBR0: SWDEF Mask */
+
+#define ERRBNK_IEBR0_BANK_Pos              16U                                         /*!< ERRBNK IEBR0: BANK Position */
+#define ERRBNK_IEBR0_BANK_Msk              (0x1UL << ERRBNK_IEBR0_BANK_Pos)            /*!< ERRBNK IEBR0: BANK Mask */
+
+#define ERRBNK_IEBR0_LOCATION_Pos           2U                                         /*!< ERRBNK IEBR0: LOCATION Position */
+#define ERRBNK_IEBR0_LOCATION_Msk          (0x3FFFUL << ERRBNK_IEBR0_LOCATION_Pos)     /*!< ERRBNK IEBR0: LOCATION Mask */
+
+#define ERRBNK_IEBR0_LOCKED_Pos             1U                                         /*!< ERRBNK IEBR0: LOCKED Position */
+#define ERRBNK_IEBR0_LOCKED_Msk            (0x1UL << ERRBNK_IEBR0_LOCKED_Pos)          /*!< ERRBNK IEBR0: LOCKED Mask */
+
+#define ERRBNK_IEBR0_VALID_Pos              0U                                         /*!< ERRBNK IEBR0: VALID Position */
+#define ERRBNK_IEBR0_VALID_Msk             (0x1UL << /*ERRBNK_IEBR0_VALID_Pos*/)       /*!< ERRBNK IEBR0: VALID Mask */
+
+/* ERRBNK Instruction Cache Error Bank Register 1 (IEBR1) Register Definitions */
+#define ERRBNK_IEBR1_SWDEF_Pos             30U                                         /*!< ERRBNK IEBR1: SWDEF Position */
+#define ERRBNK_IEBR1_SWDEF_Msk             (0x3UL << ERRBNK_IEBR1_SWDEF_Pos)           /*!< ERRBNK IEBR1: SWDEF Mask */
+
+#define ERRBNK_IEBR1_BANK_Pos              16U                                         /*!< ERRBNK IEBR1: BANK Position */
+#define ERRBNK_IEBR1_BANK_Msk              (0x1UL << ERRBNK_IEBR1_BANK_Pos)            /*!< ERRBNK IEBR1: BANK Mask */
+
+#define ERRBNK_IEBR1_LOCATION_Pos           2U                                         /*!< ERRBNK IEBR1: LOCATION Position */
+#define ERRBNK_IEBR1_LOCATION_Msk          (0x3FFFUL << ERRBNK_IEBR1_LOCATION_Pos)     /*!< ERRBNK IEBR1: LOCATION Mask */
+
+#define ERRBNK_IEBR1_LOCKED_Pos             1U                                         /*!< ERRBNK IEBR1: LOCKED Position */
+#define ERRBNK_IEBR1_LOCKED_Msk            (0x1UL << ERRBNK_IEBR1_LOCKED_Pos)          /*!< ERRBNK IEBR1: LOCKED Mask */
+
+#define ERRBNK_IEBR1_VALID_Pos              0U                                         /*!< ERRBNK IEBR1: VALID Position */
+#define ERRBNK_IEBR1_VALID_Msk             (0x1UL << /*ERRBNK_IEBR1_VALID_Pos*/)       /*!< ERRBNK IEBR1: VALID Mask */
+
+/* ERRBNK Data Cache Error Bank Register 0 (DEBR0) Register Definitions */
+#define ERRBNK_DEBR0_SWDEF_Pos             30U                                         /*!< ERRBNK DEBR0: SWDEF Position */
+#define ERRBNK_DEBR0_SWDEF_Msk             (0x3UL << ERRBNK_DEBR0_SWDEF_Pos)           /*!< ERRBNK DEBR0: SWDEF Mask */
+
+#define ERRBNK_DEBR0_TYPE_Pos              17U                                         /*!< ERRBNK DEBR0: TYPE Position */
+#define ERRBNK_DEBR0_TYPE_Msk              (0x1UL << ERRBNK_DEBR0_TYPE_Pos)            /*!< ERRBNK DEBR0: TYPE Mask */
+
+#define ERRBNK_DEBR0_BANK_Pos              16U                                         /*!< ERRBNK DEBR0: BANK Position */
+#define ERRBNK_DEBR0_BANK_Msk              (0x1UL << ERRBNK_DEBR0_BANK_Pos)            /*!< ERRBNK DEBR0: BANK Mask */
+
+#define ERRBNK_DEBR0_LOCATION_Pos           2U                                         /*!< ERRBNK DEBR0: LOCATION Position */
+#define ERRBNK_DEBR0_LOCATION_Msk          (0x3FFFUL << ERRBNK_DEBR0_LOCATION_Pos)     /*!< ERRBNK DEBR0: LOCATION Mask */
+
+#define ERRBNK_DEBR0_LOCKED_Pos             1U                                         /*!< ERRBNK DEBR0: LOCKED Position */
+#define ERRBNK_DEBR0_LOCKED_Msk            (0x1UL << ERRBNK_DEBR0_LOCKED_Pos)          /*!< ERRBNK DEBR0: LOCKED Mask */
+
+#define ERRBNK_DEBR0_VALID_Pos              0U                                         /*!< ERRBNK DEBR0: VALID Position */
+#define ERRBNK_DEBR0_VALID_Msk             (0x1UL << /*ERRBNK_DEBR0_VALID_Pos*/)       /*!< ERRBNK DEBR0: VALID Mask */
+
+/* ERRBNK Data Cache Error Bank Register 1 (DEBR1) Register Definitions */
+#define ERRBNK_DEBR1_SWDEF_Pos             30U                                         /*!< ERRBNK DEBR1: SWDEF Position */
+#define ERRBNK_DEBR1_SWDEF_Msk             (0x3UL << ERRBNK_DEBR1_SWDEF_Pos)           /*!< ERRBNK DEBR1: SWDEF Mask */
+
+#define ERRBNK_DEBR1_TYPE_Pos              17U                                         /*!< ERRBNK DEBR1: TYPE Position */
+#define ERRBNK_DEBR1_TYPE_Msk              (0x1UL << ERRBNK_DEBR1_TYPE_Pos)            /*!< ERRBNK DEBR1: TYPE Mask */
+
+#define ERRBNK_DEBR1_BANK_Pos              16U                                         /*!< ERRBNK DEBR1: BANK Position */
+#define ERRBNK_DEBR1_BANK_Msk              (0x1UL << ERRBNK_DEBR1_BANK_Pos)            /*!< ERRBNK DEBR1: BANK Mask */
+
+#define ERRBNK_DEBR1_LOCATION_Pos           2U                                         /*!< ERRBNK DEBR1: LOCATION Position */
+#define ERRBNK_DEBR1_LOCATION_Msk          (0x3FFFUL << ERRBNK_DEBR1_LOCATION_Pos)     /*!< ERRBNK DEBR1: LOCATION Mask */
+
+#define ERRBNK_DEBR1_LOCKED_Pos             1U                                         /*!< ERRBNK DEBR1: LOCKED Position */
+#define ERRBNK_DEBR1_LOCKED_Msk            (0x1UL << ERRBNK_DEBR1_LOCKED_Pos)          /*!< ERRBNK DEBR1: LOCKED Mask */
+
+#define ERRBNK_DEBR1_VALID_Pos              0U                                         /*!< ERRBNK DEBR1: VALID Position */
+#define ERRBNK_DEBR1_VALID_Msk             (0x1UL << /*ERRBNK_DEBR1_VALID_Pos*/)       /*!< ERRBNK DEBR1: VALID Mask */
+
+/* ERRBNK TCM Error Bank Register 0 (TEBR0) Register Definitions */
+#define ERRBNK_TEBR0_SWDEF_Pos             30U                                         /*!< ERRBNK TEBR0: SWDEF Position */
+#define ERRBNK_TEBR0_SWDEF_Msk             (0x3UL << ERRBNK_TEBR0_SWDEF_Pos)           /*!< ERRBNK TEBR0: SWDEF Mask */
+
+#define ERRBNK_TEBR0_POISON_Pos            28U                                         /*!< ERRBNK TEBR0: POISON Position */
+#define ERRBNK_TEBR0_POISON_Msk            (0x1UL << ERRBNK_TEBR0_POISON_Pos)          /*!< ERRBNK TEBR0: POISON Mask */
+
+#define ERRBNK_TEBR0_TYPE_Pos              27U                                         /*!< ERRBNK TEBR0: TYPE Position */
+#define ERRBNK_TEBR0_TYPE_Msk              (0x1UL << ERRBNK_TEBR0_TYPE_Pos)            /*!< ERRBNK TEBR0: TYPE Mask */
+
+#define ERRBNK_TEBR0_BANK_Pos              24U                                         /*!< ERRBNK TEBR0: BANK Position */
+#define ERRBNK_TEBR0_BANK_Msk              (0x3UL << ERRBNK_TEBR0_BANK_Pos)            /*!< ERRBNK TEBR0: BANK Mask */
+
+#define ERRBNK_TEBR0_LOCATION_Pos           2U                                         /*!< ERRBNK TEBR0: LOCATION Position */
+#define ERRBNK_TEBR0_LOCATION_Msk          (0x3FFFFFUL << ERRBNK_TEBR0_LOCATION_Pos)   /*!< ERRBNK TEBR0: LOCATION Mask */
+
+#define ERRBNK_TEBR0_LOCKED_Pos             1U                                         /*!< ERRBNK TEBR0: LOCKED Position */
+#define ERRBNK_TEBR0_LOCKED_Msk            (0x1UL << ERRBNK_TEBR0_LOCKED_Pos)          /*!< ERRBNK TEBR0: LOCKED Mask */
+
+#define ERRBNK_TEBR0_VALID_Pos              0U                                         /*!< ERRBNK TEBR0: VALID Position */
+#define ERRBNK_TEBR0_VALID_Msk             (0x1UL << /*ERRBNK_TEBR0_VALID_Pos*/)       /*!< ERRBNK TEBR0: VALID Mask */
+
+/* ERRBNK TCM Error Bank Register 1 (TEBR1) Register Definitions */
+#define ERRBNK_TEBR1_SWDEF_Pos             30U                                         /*!< ERRBNK TEBR1: SWDEF Position */
+#define ERRBNK_TEBR1_SWDEF_Msk             (0x3UL << ERRBNK_TEBR1_SWDEF_Pos)           /*!< ERRBNK TEBR1: SWDEF Mask */
+
+#define ERRBNK_TEBR1_POISON_Pos            28U                                         /*!< ERRBNK TEBR1: POISON Position */
+#define ERRBNK_TEBR1_POISON_Msk            (0x1UL << ERRBNK_TEBR1_POISON_Pos)          /*!< ERRBNK TEBR1: POISON Mask */
+
+#define ERRBNK_TEBR1_TYPE_Pos              27U                                         /*!< ERRBNK TEBR1: TYPE Position */
+#define ERRBNK_TEBR1_TYPE_Msk              (0x1UL << ERRBNK_TEBR1_TYPE_Pos)            /*!< ERRBNK TEBR1: TYPE Mask */
+
+#define ERRBNK_TEBR1_BANK_Pos              24U                                         /*!< ERRBNK TEBR1: BANK Position */
+#define ERRBNK_TEBR1_BANK_Msk              (0x3UL << ERRBNK_TEBR1_BANK_Pos)            /*!< ERRBNK TEBR1: BANK Mask */
+
+#define ERRBNK_TEBR1_LOCATION_Pos           2U                                         /*!< ERRBNK TEBR1: LOCATION Position */
+#define ERRBNK_TEBR1_LOCATION_Msk          (0x3FFFFFUL << ERRBNK_TEBR1_LOCATION_Pos)   /*!< ERRBNK TEBR1: LOCATION Mask */
+
+#define ERRBNK_TEBR1_LOCKED_Pos             1U                                         /*!< ERRBNK TEBR1: LOCKED Position */
+#define ERRBNK_TEBR1_LOCKED_Msk            (0x1UL << ERRBNK_TEBR1_LOCKED_Pos)          /*!< ERRBNK TEBR1: LOCKED Mask */
+
+#define ERRBNK_TEBR1_VALID_Pos              0U                                         /*!< ERRBNK TEBR1: VALID Position */
+#define ERRBNK_TEBR1_VALID_Msk             (0x1UL << /*ERRBNK_TEBR1_VALID_Pos*/)       /*!< ERRBNK TEBR1: VALID Mask */
+
+/*@}*/ /* end of group ErrBnk_Type */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup PrcCfgInf_Type     Processor Configuration Information Registers (IMPLEMENTATION DEFINED)
+  \brief    Type definitions for the Processor Configuration Information Registerss (PRCCFGINF)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Processor Configuration Information Registerss (PRCCFGINF).
+ */
+typedef struct
+{
+  __OM  uint32_t CFGINFOSEL;             /*!< Offset: 0x000 ( /W)  Processor Configuration Information Selection Register */
+  __IM  uint32_t CFGINFORD;              /*!< Offset: 0x004 (R/ )  Processor Configuration Information Read Data Register */
+} PrcCfgInf_Type;
+
+/* PRCCFGINF Processor Configuration Information Selection Register (CFGINFOSEL) Definitions */
+
+/* PRCCFGINF Processor Configuration Information Read Data Register (CFGINFORD) Definitions */
+
+/*@}*/ /* end of group PrcCfgInf_Type */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup STL_Type     Software Test Library Observation Registers
+  \brief    Type definitions for the Software Test Library Observation Registerss (STL)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Software Test Library Observation Registerss (STL).
+ */
+typedef struct
+{
+  __IM  uint32_t STLNVICPENDOR;          /*!< Offset: 0x000 (R/ )  NVIC Pending Priority Tree Register */
+  __IM  uint32_t STLNVICACTVOR;          /*!< Offset: 0x004 (R/ )  NVIC Active Priority Tree Register */
+        uint32_t RESERVED0[2U];
+  __OM  uint32_t STLIDMPUSR;             /*!< Offset: 0x010 ( /W)  MPU Sanple Register */
+  __IM  uint32_t STLIMPUOR;              /*!< Offset: 0x014 (R/ )  MPU Region Hit Register */
+  __IM  uint32_t STLD0MPUOR;             /*!< Offset: 0x018 (R/ )  MPU Memory Attributes Register 0 */
+  __IM  uint32_t STLD1MPUOR;             /*!< Offset: 0x01C (R/ )  MPU Memory Attributes Register 1 */
+
+} STL_Type;
+
+/* STL Software Test Library Observation Register (STLNVICPENDOR) Definitions */
+#define STL_STLNVICPENDOR_VALID_Pos        18U                                         /*!< STL STLNVICPENDOR: VALID Position */
+#define STL_STLNVICPENDOR_VALID_Msk        (0x1UL << STL_STLNVICPENDOR_VALID_Pos)      /*!< STL STLNVICPENDOR: VALID Mask */
+
+#define STL_STLNVICPENDOR_TARGET_Pos       17U                                         /*!< STL STLNVICPENDOR: TARGET Position */
+#define STL_STLNVICPENDOR_TARGET_Msk       (0x1UL << STL_STLNVICPENDOR_TARGET_Pos)     /*!< STL STLNVICPENDOR: TARGET Mask */
+
+#define STL_STLNVICPENDOR_PRIORITY_Pos      9U                                         /*!< STL STLNVICPENDOR: PRIORITY Position */
+#define STL_STLNVICPENDOR_PRIORITY_Msk     (0xFFUL << STL_STLNVICPENDOR_PRIORITY_Pos)  /*!< STL STLNVICPENDOR: PRIORITY Mask */
+
+#define STL_STLNVICPENDOR_INTNUM_Pos        0U                                         /*!< STL STLNVICPENDOR: INTNUM Position */
+#define STL_STLNVICPENDOR_INTNUM_Msk       (0x1FFUL /*<< STL_STLNVICPENDOR_INTNUM_Pos*/) /*!< STL STLNVICPENDOR: INTNUM Mask */
+
+/* STL Software Test Library Observation Register (STLNVICACTVOR) Definitions */
+#define STL_STLNVICACTVOR_VALID_Pos        18U                                         /*!< STL STLNVICACTVOR: VALID Position */
+#define STL_STLNVICACTVOR_VALID_Msk        (0x1UL << STL_STLNVICACTVOR_VALID_Pos)      /*!< STL STLNVICACTVOR: VALID Mask */
+
+#define STL_STLNVICACTVOR_TARGET_Pos       17U                                         /*!< STL STLNVICACTVOR: TARGET Position */
+#define STL_STLNVICACTVOR_TARGET_Msk       (0x1UL << STL_STLNVICACTVOR_TARGET_Pos)     /*!< STL STLNVICACTVOR: TARGET Mask */
+
+#define STL_STLNVICACTVOR_PRIORITY_Pos      9U                                         /*!< STL STLNVICACTVOR: PRIORITY Position */
+#define STL_STLNVICACTVOR_PRIORITY_Msk     (0xFFUL << STL_STLNVICACTVOR_PRIORITY_Pos)  /*!< STL STLNVICACTVOR: PRIORITY Mask */
+
+#define STL_STLNVICACTVOR_INTNUM_Pos        0U                                         /*!< STL STLNVICACTVOR: INTNUM Position */
+#define STL_STLNVICACTVOR_INTNUM_Msk       (0x1FFUL /*<< STL_STLNVICACTVOR_INTNUM_Pos*/) /*!< STL STLNVICACTVOR: INTNUM Mask */
+
+/* STL Software Test Library Observation Register (STLIDMPUSR) Definitions */
+#define STL_STLIDMPUSR_ADDR_Pos             5U                                         /*!< STL STLIDMPUSR: ADDR Position */
+#define STL_STLIDMPUSR_ADDR_Msk            (0x7FFFFFFUL << STL_STLIDMPUSR_ADDR_Pos)    /*!< STL STLIDMPUSR: ADDR Mask */
+
+#define STL_STLIDMPUSR_INSTR_Pos            2U                                         /*!< STL STLIDMPUSR: INSTR Position */
+#define STL_STLIDMPUSR_INSTR_Msk           (0x1UL << STL_STLIDMPUSR_INSTR_Pos)         /*!< STL STLIDMPUSR: INSTR Mask */
+
+#define STL_STLIDMPUSR_DATA_Pos             1U                                         /*!< STL STLIDMPUSR: DATA Position */
+#define STL_STLIDMPUSR_DATA_Msk            (0x1UL << STL_STLIDMPUSR_DATA_Pos)          /*!< STL STLIDMPUSR: DATA Mask */
+
+/* STL Software Test Library Observation Register (STLIMPUOR) Definitions */
+#define STL_STLIMPUOR_HITREGION_Pos         9U                                         /*!< STL STLIMPUOR: HITREGION Position */
+#define STL_STLIMPUOR_HITREGION_Msk        (0xFFUL << STL_STLIMPUOR_HITREGION_Pos)     /*!< STL STLIMPUOR: HITREGION Mask */
+
+#define STL_STLIMPUOR_ATTR_Pos              0U                                         /*!< STL STLIMPUOR: ATTR Position */
+#define STL_STLIMPUOR_ATTR_Msk             (0x1FFUL /*<< STL_STLIMPUOR_ATTR_Pos*/)     /*!< STL STLIMPUOR: ATTR Mask */
+
+/* STL Software Test Library Observation Register (STLD0MPUOR) Definitions */
+#define STL_STLD0MPUOR_HITREGION_Pos        9U                                         /*!< STL STLD0MPUOR: HITREGION Position */
+#define STL_STLD0MPUOR_HITREGION_Msk       (0xFFUL << STL_STLD0MPUOR_HITREGION_Pos)    /*!< STL STLD0MPUOR: HITREGION Mask */
+
+#define STL_STLD0MPUOR_ATTR_Pos             0U                                         /*!< STL STLD0MPUOR: ATTR Position */
+#define STL_STLD0MPUOR_ATTR_Msk            (0x1FFUL /*<< STL_STLD0MPUOR_ATTR_Pos*/)    /*!< STL STLD0MPUOR: ATTR Mask */
+
+/* STL Software Test Library Observation Register (STLD1MPUOR) Definitions */
+#define STL_STLD1MPUOR_HITREGION_Pos        9U                                         /*!< STL STLD1MPUOR: HITREGION Position */
+#define STL_STLD1MPUOR_HITREGION_Msk       (0xFFUL << STL_STLD1MPUOR_HITREGION_Pos)    /*!< STL STLD1MPUOR: HITREGION Mask */
+
+#define STL_STLD1MPUOR_ATTR_Pos             0U                                         /*!< STL STLD1MPUOR: ATTR Position */
+#define STL_STLD1MPUOR_ATTR_Msk            (0x1FFUL /*<< STL_STLD1MPUOR_ATTR_Pos*/)    /*!< STL STLD1MPUOR: ATTR Mask */
+
+/*@}*/ /* end of group STL_Type */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
+  \brief    Type definitions for the Trace Port Interface (TPI)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Trace Port Interface Register (TPI).
+ */
+typedef struct
+{
+  __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Sizes Register */
+  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Sizes Register */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
+        uint32_t RESERVED1[55U];
+  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
+        uint32_t RESERVED2[131U];
+  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
+  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
+  __IOM uint32_t PSCR;                   /*!< Offset: 0x308 (R/W)  Periodic Synchronization Control Register */
+        uint32_t RESERVED3[809U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  Software Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  Software Lock Status Register */
+        uint32_t RESERVED4[4U];
+  __IM  uint32_t TYPE;                   /*!< Offset: 0xFC8 (R/ )  Device Identifier Register */
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  Device Type Register */
+} TPI_Type;
+
+/* TPI Asynchronous Clock Prescaler Register Definitions */
+#define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACPR: SWOSCALER Position */
+#define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACPR: SWOSCALER Mask */
+
+/* TPI Selected Pin Protocol Register Definitions */
+#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
+#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
+
+/* TPI Formatter and Flush Status Register Definitions */
+#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
+#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
+
+#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
+#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
+
+#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
+#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
+
+#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
+#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
+
+/* TPI Formatter and Flush Control Register Definitions */
+#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
+#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
+
+#define TPI_FFCR_FOnMan_Pos                 6U                                         /*!< TPI FFCR: FOnMan Position */
+#define TPI_FFCR_FOnMan_Msk                (0x1UL << TPI_FFCR_FOnMan_Pos)              /*!< TPI FFCR: FOnMan Mask */
+
+#define TPI_FFCR_EnFmt_Pos                  0U                                         /*!< TPI FFCR: EnFmt Position */
+#define TPI_FFCR_EnFmt_Msk                 (0x3UL << /*TPI_FFCR_EnFmt_Pos*/)           /*!< TPI FFCR: EnFmt Mask */
+
+/* TPI Periodic Synchronization Control Register Definitions */
+#define TPI_PSCR_PSCount_Pos                0U                                         /*!< TPI PSCR: PSCount Position */
+#define TPI_PSCR_PSCount_Msk               (0x1FUL /*<< TPI_PSCR_PSCount_Pos*/)        /*!< TPI PSCR: TPSCount Mask */
+
+/* TPI Software Lock Status Register Definitions */
+#define TPI_LSR_nTT_Pos                     1U                                         /*!< TPI LSR: Not thirty-two bit. Position */
+#define TPI_LSR_nTT_Msk                    (0x1UL << TPI_LSR_nTT_Pos)                  /*!< TPI LSR: Not thirty-two bit. Mask */
+
+#define TPI_LSR_SLK_Pos                     1U                                         /*!< TPI LSR: Software Lock status Position */
+#define TPI_LSR_SLK_Msk                    (0x1UL << TPI_LSR_SLK_Pos)                  /*!< TPI LSR: Software Lock status Mask */
+
+#define TPI_LSR_SLI_Pos                     0U                                         /*!< TPI LSR: Software Lock implemented Position */
+#define TPI_LSR_SLI_Msk                    (0x1UL /*<< TPI_LSR_SLI_Pos*/)              /*!< TPI LSR: Software Lock implemented Mask */
+
+/* TPI DEVID Register Definitions */
+#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
+#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
+
+#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
+#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
+
+#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
+#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
+
+#define TPI_DEVID_FIFOSZ_Pos                6U                                         /*!< TPI DEVID: FIFO depth Position */
+#define TPI_DEVID_FIFOSZ_Msk               (0x7UL << TPI_DEVID_FIFOSZ_Pos)             /*!< TPI DEVID: FIFO depth Mask */
+
+/* TPI DEVTYPE Register Definitions */
+#define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
+
+#define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
+/*@}*/ /* end of group CMSIS_TPI */
+
+#if defined (__PMU_PRESENT) && (__PMU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_PMU     Performance Monitoring Unit (PMU)
+  \brief    Type definitions for the Performance Monitoring Unit (PMU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Performance Monitoring Unit (PMU).
+ */
+typedef struct
+{
+  __IOM uint32_t EVCNTR[__PMU_NUM_EVENTCNT];        /*!< Offset: 0x0 (R/W)    PMU Event Counter Registers */
+#if __PMU_NUM_EVENTCNT<31
+        uint32_t RESERVED0[31U-__PMU_NUM_EVENTCNT];
+#endif
+  __IOM uint32_t CCNTR;                             /*!< Offset: 0x7C (R/W)   PMU Cycle Counter Register */
+        uint32_t RESERVED1[224];
+  __IOM uint32_t EVTYPER[__PMU_NUM_EVENTCNT];       /*!< Offset: 0x400 (R/W)  PMU Event Type and Filter Registers */
+#if __PMU_NUM_EVENTCNT<31
+        uint32_t RESERVED2[31U-__PMU_NUM_EVENTCNT];
+#endif
+  __IOM uint32_t CCFILTR;                           /*!< Offset: 0x47C (R/W)  PMU Cycle Counter Filter Register */
+        uint32_t RESERVED3[480];
+  __IOM uint32_t CNTENSET;                          /*!< Offset: 0xC00 (R/W)  PMU Count Enable Set Register */
+        uint32_t RESERVED4[7];
+  __IOM uint32_t CNTENCLR;                          /*!< Offset: 0xC20 (R/W)  PMU Count Enable Clear Register */
+        uint32_t RESERVED5[7];
+  __IOM uint32_t INTENSET;                          /*!< Offset: 0xC40 (R/W)  PMU Interrupt Enable Set Register */
+        uint32_t RESERVED6[7];
+  __IOM uint32_t INTENCLR;                          /*!< Offset: 0xC60 (R/W)  PMU Interrupt Enable Clear Register */
+        uint32_t RESERVED7[7];
+  __IOM uint32_t OVSCLR;                            /*!< Offset: 0xC80 (R/W)  PMU Overflow Flag Status Clear Register */
+        uint32_t RESERVED8[7];
+  __IOM uint32_t SWINC;                             /*!< Offset: 0xCA0 (R/W)  PMU Software Increment Register */
+        uint32_t RESERVED9[7];
+  __IOM uint32_t OVSSET;                            /*!< Offset: 0xCC0 (R/W)  PMU Overflow Flag Status Set Register */
+        uint32_t RESERVED10[79];
+  __IOM uint32_t TYPE;                              /*!< Offset: 0xE00 (R/W)  PMU Type Register */
+  __IOM uint32_t CTRL;                              /*!< Offset: 0xE04 (R/W)  PMU Control Register */
+        uint32_t RESERVED11[108];
+  __IOM uint32_t AUTHSTATUS;                        /*!< Offset: 0xFB8 (R/W)  PMU Authentication Status Register */
+  __IOM uint32_t DEVARCH;                           /*!< Offset: 0xFBC (R/W)  PMU Device Architecture Register */
+        uint32_t RESERVED12[3];
+  __IOM uint32_t DEVTYPE;                           /*!< Offset: 0xFCC (R/W)  PMU Device Type Register */
+  __IOM uint32_t PIDR4;                             /*!< Offset: 0xFD0 (R/W)  PMU Peripheral Identification Register 4 */
+        uint32_t RESERVED13[3];
+  __IOM uint32_t PIDR0;                             /*!< Offset: 0xFE0 (R/W)  PMU Peripheral Identification Register 0 */
+  __IOM uint32_t PIDR1;                             /*!< Offset: 0xFE4 (R/W)  PMU Peripheral Identification Register 1 */
+  __IOM uint32_t PIDR2;                             /*!< Offset: 0xFE8 (R/W)  PMU Peripheral Identification Register 2 */
+  __IOM uint32_t PIDR3;                             /*!< Offset: 0xFEC (R/W)  PMU Peripheral Identification Register 3 */
+  __IOM uint32_t CIDR0;                             /*!< Offset: 0xFF0 (R/W)  PMU Component Identification Register 0 */
+  __IOM uint32_t CIDR1;                             /*!< Offset: 0xFF4 (R/W)  PMU Component Identification Register 1 */
+  __IOM uint32_t CIDR2;                             /*!< Offset: 0xFF8 (R/W)  PMU Component Identification Register 2 */
+  __IOM uint32_t CIDR3;                             /*!< Offset: 0xFFC (R/W)  PMU Component Identification Register 3 */
+} PMU_Type;
+
+/** \brief PMU Event Counter Registers (0-30) Definitions  */
+
+#define PMU_EVCNTR_CNT_Pos                    0U                                           /*!< PMU EVCNTR: Counter Position */
+#define PMU_EVCNTR_CNT_Msk                   (0xFFFFUL /*<< PMU_EVCNTRx_CNT_Pos*/)         /*!< PMU EVCNTR: Counter Mask */
+
+/** \brief PMU Event Type and Filter Registers (0-30) Definitions  */
+
+#define PMU_EVTYPER_EVENTTOCNT_Pos            0U                                           /*!< PMU EVTYPER: Event to Count Position */
+#define PMU_EVTYPER_EVENTTOCNT_Msk           (0xFFFFUL /*<< EVTYPERx_EVENTTOCNT_Pos*/)     /*!< PMU EVTYPER: Event to Count Mask */
+
+/** \brief PMU Count Enable Set Register Definitions */
+
+#define PMU_CNTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU CNTENSET: Event Counter 0 Enable Set Position */
+#define PMU_CNTENSET_CNT0_ENABLE_Msk         (1UL /*<< PMU_CNTENSET_CNT0_ENABLE_Pos*/)     /*!< PMU CNTENSET: Event Counter 0 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT1_ENABLE_Pos          1U                                           /*!< PMU CNTENSET: Event Counter 1 Enable Set Position */
+#define PMU_CNTENSET_CNT1_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT1_ENABLE_Pos)         /*!< PMU CNTENSET: Event Counter 1 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT2_ENABLE_Pos          2U                                           /*!< PMU CNTENSET: Event Counter 2 Enable Set Position */
+#define PMU_CNTENSET_CNT2_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT2_ENABLE_Pos)         /*!< PMU CNTENSET: Event Counter 2 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT3_ENABLE_Pos          3U                                           /*!< PMU CNTENSET: Event Counter 3 Enable Set Position */
+#define PMU_CNTENSET_CNT3_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT3_ENABLE_Pos)         /*!< PMU CNTENSET: Event Counter 3 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT4_ENABLE_Pos          4U                                           /*!< PMU CNTENSET: Event Counter 4 Enable Set Position */
+#define PMU_CNTENSET_CNT4_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT4_ENABLE_Pos)         /*!< PMU CNTENSET: Event Counter 4 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT5_ENABLE_Pos          5U                                           /*!< PMU CNTENSET: Event Counter 5 Enable Set Position */
+#define PMU_CNTENSET_CNT5_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT5_ENABLE_Pos)         /*!< PMU CNTENSET: Event Counter 5 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT6_ENABLE_Pos          6U                                           /*!< PMU CNTENSET: Event Counter 6 Enable Set Position */
+#define PMU_CNTENSET_CNT6_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT6_ENABLE_Pos)         /*!< PMU CNTENSET: Event Counter 6 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT7_ENABLE_Pos          7U                                           /*!< PMU CNTENSET: Event Counter 7 Enable Set Position */
+#define PMU_CNTENSET_CNT7_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT7_ENABLE_Pos)         /*!< PMU CNTENSET: Event Counter 7 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT8_ENABLE_Pos          8U                                           /*!< PMU CNTENSET: Event Counter 8 Enable Set Position */
+#define PMU_CNTENSET_CNT8_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT8_ENABLE_Pos)         /*!< PMU CNTENSET: Event Counter 8 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT9_ENABLE_Pos          9U                                           /*!< PMU CNTENSET: Event Counter 9 Enable Set Position */
+#define PMU_CNTENSET_CNT9_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT9_ENABLE_Pos)         /*!< PMU CNTENSET: Event Counter 9 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT10_ENABLE_Pos         10U                                          /*!< PMU CNTENSET: Event Counter 10 Enable Set Position */
+#define PMU_CNTENSET_CNT10_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT10_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 10 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT11_ENABLE_Pos         11U                                          /*!< PMU CNTENSET: Event Counter 11 Enable Set Position */
+#define PMU_CNTENSET_CNT11_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT11_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 11 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT12_ENABLE_Pos         12U                                          /*!< PMU CNTENSET: Event Counter 12 Enable Set Position */
+#define PMU_CNTENSET_CNT12_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT12_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 12 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT13_ENABLE_Pos         13U                                          /*!< PMU CNTENSET: Event Counter 13 Enable Set Position */
+#define PMU_CNTENSET_CNT13_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT13_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 13 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT14_ENABLE_Pos         14U                                          /*!< PMU CNTENSET: Event Counter 14 Enable Set Position */
+#define PMU_CNTENSET_CNT14_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT14_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 14 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT15_ENABLE_Pos         15U                                          /*!< PMU CNTENSET: Event Counter 15 Enable Set Position */
+#define PMU_CNTENSET_CNT15_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT15_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 15 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT16_ENABLE_Pos         16U                                          /*!< PMU CNTENSET: Event Counter 16 Enable Set Position */
+#define PMU_CNTENSET_CNT16_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT16_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 16 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT17_ENABLE_Pos         17U                                          /*!< PMU CNTENSET: Event Counter 17 Enable Set Position */
+#define PMU_CNTENSET_CNT17_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT17_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 17 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT18_ENABLE_Pos         18U                                          /*!< PMU CNTENSET: Event Counter 18 Enable Set Position */
+#define PMU_CNTENSET_CNT18_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT18_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 18 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT19_ENABLE_Pos         19U                                          /*!< PMU CNTENSET: Event Counter 19 Enable Set Position */
+#define PMU_CNTENSET_CNT19_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT19_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 19 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT20_ENABLE_Pos         20U                                          /*!< PMU CNTENSET: Event Counter 20 Enable Set Position */
+#define PMU_CNTENSET_CNT20_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT20_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 20 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT21_ENABLE_Pos         21U                                          /*!< PMU CNTENSET: Event Counter 21 Enable Set Position */
+#define PMU_CNTENSET_CNT21_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT21_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 21 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT22_ENABLE_Pos         22U                                          /*!< PMU CNTENSET: Event Counter 22 Enable Set Position */
+#define PMU_CNTENSET_CNT22_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT22_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 22 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT23_ENABLE_Pos         23U                                          /*!< PMU CNTENSET: Event Counter 23 Enable Set Position */
+#define PMU_CNTENSET_CNT23_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT23_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 23 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT24_ENABLE_Pos         24U                                          /*!< PMU CNTENSET: Event Counter 24 Enable Set Position */
+#define PMU_CNTENSET_CNT24_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT24_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 24 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT25_ENABLE_Pos         25U                                          /*!< PMU CNTENSET: Event Counter 25 Enable Set Position */
+#define PMU_CNTENSET_CNT25_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT25_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 25 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT26_ENABLE_Pos         26U                                          /*!< PMU CNTENSET: Event Counter 26 Enable Set Position */
+#define PMU_CNTENSET_CNT26_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT26_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 26 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT27_ENABLE_Pos         27U                                          /*!< PMU CNTENSET: Event Counter 27 Enable Set Position */
+#define PMU_CNTENSET_CNT27_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT27_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 27 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT28_ENABLE_Pos         28U                                          /*!< PMU CNTENSET: Event Counter 28 Enable Set Position */
+#define PMU_CNTENSET_CNT28_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT28_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 28 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT29_ENABLE_Pos         29U                                          /*!< PMU CNTENSET: Event Counter 29 Enable Set Position */
+#define PMU_CNTENSET_CNT29_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT29_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 29 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT30_ENABLE_Pos         30U                                          /*!< PMU CNTENSET: Event Counter 30 Enable Set Position */
+#define PMU_CNTENSET_CNT30_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT30_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 30 Enable Set Mask */
+
+#define PMU_CNTENSET_CCNTR_ENABLE_Pos         31U                                          /*!< PMU CNTENSET: Cycle Counter Enable Set Position */
+#define PMU_CNTENSET_CCNTR_ENABLE_Msk        (1UL << PMU_CNTENSET_CCNTR_ENABLE_Pos)        /*!< PMU CNTENSET: Cycle Counter Enable Set Mask */
+
+/** \brief PMU Count Enable Clear Register Definitions */
+
+#define PMU_CNTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU CNTENCLR: Event Counter 0 Enable Clear Position */
+#define PMU_CNTENCLR_CNT0_ENABLE_Msk         (1UL /*<< PMU_CNTENCLR_CNT0_ENABLE_Pos*/)     /*!< PMU CNTENCLR: Event Counter 0 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT1_ENABLE_Pos          1U                                           /*!< PMU CNTENCLR: Event Counter 1 Enable Clear Position */
+#define PMU_CNTENCLR_CNT1_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT1_ENABLE_Pos)         /*!< PMU CNTENCLR: Event Counter 1 Enable Clear */
+
+#define PMU_CNTENCLR_CNT2_ENABLE_Pos          2U                                           /*!< PMU CNTENCLR: Event Counter 2 Enable Clear Position */
+#define PMU_CNTENCLR_CNT2_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT2_ENABLE_Pos)         /*!< PMU CNTENCLR: Event Counter 2 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT3_ENABLE_Pos          3U                                           /*!< PMU CNTENCLR: Event Counter 3 Enable Clear Position */
+#define PMU_CNTENCLR_CNT3_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT3_ENABLE_Pos)         /*!< PMU CNTENCLR: Event Counter 3 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT4_ENABLE_Pos          4U                                           /*!< PMU CNTENCLR: Event Counter 4 Enable Clear Position */
+#define PMU_CNTENCLR_CNT4_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT4_ENABLE_Pos)         /*!< PMU CNTENCLR: Event Counter 4 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT5_ENABLE_Pos          5U                                           /*!< PMU CNTENCLR: Event Counter 5 Enable Clear Position */
+#define PMU_CNTENCLR_CNT5_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT5_ENABLE_Pos)         /*!< PMU CNTENCLR: Event Counter 5 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT6_ENABLE_Pos          6U                                           /*!< PMU CNTENCLR: Event Counter 6 Enable Clear Position */
+#define PMU_CNTENCLR_CNT6_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT6_ENABLE_Pos)         /*!< PMU CNTENCLR: Event Counter 6 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT7_ENABLE_Pos          7U                                           /*!< PMU CNTENCLR: Event Counter 7 Enable Clear Position */
+#define PMU_CNTENCLR_CNT7_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT7_ENABLE_Pos)         /*!< PMU CNTENCLR: Event Counter 7 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT8_ENABLE_Pos          8U                                           /*!< PMU CNTENCLR: Event Counter 8 Enable Clear Position */
+#define PMU_CNTENCLR_CNT8_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT8_ENABLE_Pos)         /*!< PMU CNTENCLR: Event Counter 8 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT9_ENABLE_Pos          9U                                           /*!< PMU CNTENCLR: Event Counter 9 Enable Clear Position */
+#define PMU_CNTENCLR_CNT9_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT9_ENABLE_Pos)         /*!< PMU CNTENCLR: Event Counter 9 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT10_ENABLE_Pos         10U                                          /*!< PMU CNTENCLR: Event Counter 10 Enable Clear Position */
+#define PMU_CNTENCLR_CNT10_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT10_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 10 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT11_ENABLE_Pos         11U                                          /*!< PMU CNTENCLR: Event Counter 11 Enable Clear Position */
+#define PMU_CNTENCLR_CNT11_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT11_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 11 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT12_ENABLE_Pos         12U                                          /*!< PMU CNTENCLR: Event Counter 12 Enable Clear Position */
+#define PMU_CNTENCLR_CNT12_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT12_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 12 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT13_ENABLE_Pos         13U                                          /*!< PMU CNTENCLR: Event Counter 13 Enable Clear Position */
+#define PMU_CNTENCLR_CNT13_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT13_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 13 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT14_ENABLE_Pos         14U                                          /*!< PMU CNTENCLR: Event Counter 14 Enable Clear Position */
+#define PMU_CNTENCLR_CNT14_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT14_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 14 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT15_ENABLE_Pos         15U                                          /*!< PMU CNTENCLR: Event Counter 15 Enable Clear Position */
+#define PMU_CNTENCLR_CNT15_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT15_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 15 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT16_ENABLE_Pos         16U                                          /*!< PMU CNTENCLR: Event Counter 16 Enable Clear Position */
+#define PMU_CNTENCLR_CNT16_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT16_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 16 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT17_ENABLE_Pos         17U                                          /*!< PMU CNTENCLR: Event Counter 17 Enable Clear Position */
+#define PMU_CNTENCLR_CNT17_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT17_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 17 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT18_ENABLE_Pos         18U                                          /*!< PMU CNTENCLR: Event Counter 18 Enable Clear Position */
+#define PMU_CNTENCLR_CNT18_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT18_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 18 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT19_ENABLE_Pos         19U                                          /*!< PMU CNTENCLR: Event Counter 19 Enable Clear Position */
+#define PMU_CNTENCLR_CNT19_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT19_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 19 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT20_ENABLE_Pos         20U                                          /*!< PMU CNTENCLR: Event Counter 20 Enable Clear Position */
+#define PMU_CNTENCLR_CNT20_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT20_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 20 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT21_ENABLE_Pos         21U                                          /*!< PMU CNTENCLR: Event Counter 21 Enable Clear Position */
+#define PMU_CNTENCLR_CNT21_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT21_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 21 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT22_ENABLE_Pos         22U                                          /*!< PMU CNTENCLR: Event Counter 22 Enable Clear Position */
+#define PMU_CNTENCLR_CNT22_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT22_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 22 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT23_ENABLE_Pos         23U                                          /*!< PMU CNTENCLR: Event Counter 23 Enable Clear Position */
+#define PMU_CNTENCLR_CNT23_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT23_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 23 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT24_ENABLE_Pos         24U                                          /*!< PMU CNTENCLR: Event Counter 24 Enable Clear Position */
+#define PMU_CNTENCLR_CNT24_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT24_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 24 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT25_ENABLE_Pos         25U                                          /*!< PMU CNTENCLR: Event Counter 25 Enable Clear Position */
+#define PMU_CNTENCLR_CNT25_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT25_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 25 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT26_ENABLE_Pos         26U                                          /*!< PMU CNTENCLR: Event Counter 26 Enable Clear Position */
+#define PMU_CNTENCLR_CNT26_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT26_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 26 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT27_ENABLE_Pos         27U                                          /*!< PMU CNTENCLR: Event Counter 27 Enable Clear Position */
+#define PMU_CNTENCLR_CNT27_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT27_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 27 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT28_ENABLE_Pos         28U                                          /*!< PMU CNTENCLR: Event Counter 28 Enable Clear Position */
+#define PMU_CNTENCLR_CNT28_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT28_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 28 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT29_ENABLE_Pos         29U                                          /*!< PMU CNTENCLR: Event Counter 29 Enable Clear Position */
+#define PMU_CNTENCLR_CNT29_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT29_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 29 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT30_ENABLE_Pos         30U                                          /*!< PMU CNTENCLR: Event Counter 30 Enable Clear Position */
+#define PMU_CNTENCLR_CNT30_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT30_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 30 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CCNTR_ENABLE_Pos         31U                                          /*!< PMU CNTENCLR: Cycle Counter Enable Clear Position */
+#define PMU_CNTENCLR_CCNTR_ENABLE_Msk        (1UL << PMU_CNTENCLR_CCNTR_ENABLE_Pos)        /*!< PMU CNTENCLR: Cycle Counter Enable Clear Mask */
+
+/** \brief PMU Interrupt Enable Set Register Definitions */
+
+#define PMU_INTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU INTENSET: Event Counter 0 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT0_ENABLE_Msk         (1UL /*<< PMU_INTENSET_CNT0_ENABLE_Pos*/)     /*!< PMU INTENSET: Event Counter 0 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT1_ENABLE_Pos          1U                                           /*!< PMU INTENSET: Event Counter 1 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT1_ENABLE_Msk         (1UL << PMU_INTENSET_CNT1_ENABLE_Pos)         /*!< PMU INTENSET: Event Counter 1 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT2_ENABLE_Pos          2U                                           /*!< PMU INTENSET: Event Counter 2 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT2_ENABLE_Msk         (1UL << PMU_INTENSET_CNT2_ENABLE_Pos)         /*!< PMU INTENSET: Event Counter 2 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT3_ENABLE_Pos          3U                                           /*!< PMU INTENSET: Event Counter 3 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT3_ENABLE_Msk         (1UL << PMU_INTENSET_CNT3_ENABLE_Pos)         /*!< PMU INTENSET: Event Counter 3 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT4_ENABLE_Pos          4U                                           /*!< PMU INTENSET: Event Counter 4 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT4_ENABLE_Msk         (1UL << PMU_INTENSET_CNT4_ENABLE_Pos)         /*!< PMU INTENSET: Event Counter 4 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT5_ENABLE_Pos          5U                                           /*!< PMU INTENSET: Event Counter 5 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT5_ENABLE_Msk         (1UL << PMU_INTENSET_CNT5_ENABLE_Pos)         /*!< PMU INTENSET: Event Counter 5 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT6_ENABLE_Pos          6U                                           /*!< PMU INTENSET: Event Counter 6 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT6_ENABLE_Msk         (1UL << PMU_INTENSET_CNT6_ENABLE_Pos)         /*!< PMU INTENSET: Event Counter 6 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT7_ENABLE_Pos          7U                                           /*!< PMU INTENSET: Event Counter 7 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT7_ENABLE_Msk         (1UL << PMU_INTENSET_CNT7_ENABLE_Pos)         /*!< PMU INTENSET: Event Counter 7 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT8_ENABLE_Pos          8U                                           /*!< PMU INTENSET: Event Counter 8 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT8_ENABLE_Msk         (1UL << PMU_INTENSET_CNT8_ENABLE_Pos)         /*!< PMU INTENSET: Event Counter 8 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT9_ENABLE_Pos          9U                                           /*!< PMU INTENSET: Event Counter 9 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT9_ENABLE_Msk         (1UL << PMU_INTENSET_CNT9_ENABLE_Pos)         /*!< PMU INTENSET: Event Counter 9 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT10_ENABLE_Pos         10U                                          /*!< PMU INTENSET: Event Counter 10 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT10_ENABLE_Msk        (1UL << PMU_INTENSET_CNT10_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 10 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT11_ENABLE_Pos         11U                                          /*!< PMU INTENSET: Event Counter 11 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT11_ENABLE_Msk        (1UL << PMU_INTENSET_CNT11_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 11 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT12_ENABLE_Pos         12U                                          /*!< PMU INTENSET: Event Counter 12 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT12_ENABLE_Msk        (1UL << PMU_INTENSET_CNT12_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 12 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT13_ENABLE_Pos         13U                                          /*!< PMU INTENSET: Event Counter 13 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT13_ENABLE_Msk        (1UL << PMU_INTENSET_CNT13_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 13 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT14_ENABLE_Pos         14U                                          /*!< PMU INTENSET: Event Counter 14 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT14_ENABLE_Msk        (1UL << PMU_INTENSET_CNT14_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 14 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT15_ENABLE_Pos         15U                                          /*!< PMU INTENSET: Event Counter 15 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT15_ENABLE_Msk        (1UL << PMU_INTENSET_CNT15_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 15 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT16_ENABLE_Pos         16U                                          /*!< PMU INTENSET: Event Counter 16 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT16_ENABLE_Msk        (1UL << PMU_INTENSET_CNT16_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 16 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT17_ENABLE_Pos         17U                                          /*!< PMU INTENSET: Event Counter 17 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT17_ENABLE_Msk        (1UL << PMU_INTENSET_CNT17_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 17 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT18_ENABLE_Pos         18U                                          /*!< PMU INTENSET: Event Counter 18 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT18_ENABLE_Msk        (1UL << PMU_INTENSET_CNT18_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 18 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT19_ENABLE_Pos         19U                                          /*!< PMU INTENSET: Event Counter 19 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT19_ENABLE_Msk        (1UL << PMU_INTENSET_CNT19_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 19 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT20_ENABLE_Pos         20U                                          /*!< PMU INTENSET: Event Counter 20 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT20_ENABLE_Msk        (1UL << PMU_INTENSET_CNT20_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 20 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT21_ENABLE_Pos         21U                                          /*!< PMU INTENSET: Event Counter 21 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT21_ENABLE_Msk        (1UL << PMU_INTENSET_CNT21_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 21 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT22_ENABLE_Pos         22U                                          /*!< PMU INTENSET: Event Counter 22 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT22_ENABLE_Msk        (1UL << PMU_INTENSET_CNT22_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 22 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT23_ENABLE_Pos         23U                                          /*!< PMU INTENSET: Event Counter 23 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT23_ENABLE_Msk        (1UL << PMU_INTENSET_CNT23_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 23 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT24_ENABLE_Pos         24U                                          /*!< PMU INTENSET: Event Counter 24 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT24_ENABLE_Msk        (1UL << PMU_INTENSET_CNT24_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 24 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT25_ENABLE_Pos         25U                                          /*!< PMU INTENSET: Event Counter 25 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT25_ENABLE_Msk        (1UL << PMU_INTENSET_CNT25_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 25 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT26_ENABLE_Pos         26U                                          /*!< PMU INTENSET: Event Counter 26 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT26_ENABLE_Msk        (1UL << PMU_INTENSET_CNT26_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 26 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT27_ENABLE_Pos         27U                                          /*!< PMU INTENSET: Event Counter 27 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT27_ENABLE_Msk        (1UL << PMU_INTENSET_CNT27_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 27 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT28_ENABLE_Pos         28U                                          /*!< PMU INTENSET: Event Counter 28 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT28_ENABLE_Msk        (1UL << PMU_INTENSET_CNT28_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 28 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT29_ENABLE_Pos         29U                                          /*!< PMU INTENSET: Event Counter 29 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT29_ENABLE_Msk        (1UL << PMU_INTENSET_CNT29_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 29 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT30_ENABLE_Pos         30U                                          /*!< PMU INTENSET: Event Counter 30 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT30_ENABLE_Msk        (1UL << PMU_INTENSET_CNT30_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 30 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CYCCNT_ENABLE_Pos        31U                                          /*!< PMU INTENSET: Cycle Counter Interrupt Enable Set Position */
+#define PMU_INTENSET_CCYCNT_ENABLE_Msk       (1UL << PMU_INTENSET_CYCCNT_ENABLE_Pos)       /*!< PMU INTENSET: Cycle Counter Interrupt Enable Set Mask */
+
+/** \brief PMU Interrupt Enable Clear Register Definitions */
+
+#define PMU_INTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU INTENCLR: Event Counter 0 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT0_ENABLE_Msk         (1UL /*<< PMU_INTENCLR_CNT0_ENABLE_Pos*/)     /*!< PMU INTENCLR: Event Counter 0 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT1_ENABLE_Pos          1U                                           /*!< PMU INTENCLR: Event Counter 1 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT1_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT1_ENABLE_Pos)         /*!< PMU INTENCLR: Event Counter 1 Interrupt Enable Clear */
+
+#define PMU_INTENCLR_CNT2_ENABLE_Pos          2U                                           /*!< PMU INTENCLR: Event Counter 2 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT2_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT2_ENABLE_Pos)         /*!< PMU INTENCLR: Event Counter 2 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT3_ENABLE_Pos          3U                                           /*!< PMU INTENCLR: Event Counter 3 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT3_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT3_ENABLE_Pos)         /*!< PMU INTENCLR: Event Counter 3 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT4_ENABLE_Pos          4U                                           /*!< PMU INTENCLR: Event Counter 4 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT4_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT4_ENABLE_Pos)         /*!< PMU INTENCLR: Event Counter 4 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT5_ENABLE_Pos          5U                                           /*!< PMU INTENCLR: Event Counter 5 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT5_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT5_ENABLE_Pos)         /*!< PMU INTENCLR: Event Counter 5 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT6_ENABLE_Pos          6U                                           /*!< PMU INTENCLR: Event Counter 6 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT6_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT6_ENABLE_Pos)         /*!< PMU INTENCLR: Event Counter 6 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT7_ENABLE_Pos          7U                                           /*!< PMU INTENCLR: Event Counter 7 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT7_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT7_ENABLE_Pos)         /*!< PMU INTENCLR: Event Counter 7 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT8_ENABLE_Pos          8U                                           /*!< PMU INTENCLR: Event Counter 8 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT8_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT8_ENABLE_Pos)         /*!< PMU INTENCLR: Event Counter 8 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT9_ENABLE_Pos          9U                                           /*!< PMU INTENCLR: Event Counter 9 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT9_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT9_ENABLE_Pos)         /*!< PMU INTENCLR: Event Counter 9 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT10_ENABLE_Pos         10U                                          /*!< PMU INTENCLR: Event Counter 10 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT10_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT10_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 10 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT11_ENABLE_Pos         11U                                          /*!< PMU INTENCLR: Event Counter 11 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT11_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT11_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 11 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT12_ENABLE_Pos         12U                                          /*!< PMU INTENCLR: Event Counter 12 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT12_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT12_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 12 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT13_ENABLE_Pos         13U                                          /*!< PMU INTENCLR: Event Counter 13 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT13_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT13_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 13 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT14_ENABLE_Pos         14U                                          /*!< PMU INTENCLR: Event Counter 14 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT14_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT14_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 14 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT15_ENABLE_Pos         15U                                          /*!< PMU INTENCLR: Event Counter 15 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT15_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT15_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 15 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT16_ENABLE_Pos         16U                                          /*!< PMU INTENCLR: Event Counter 16 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT16_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT16_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 16 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT17_ENABLE_Pos         17U                                          /*!< PMU INTENCLR: Event Counter 17 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT17_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT17_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 17 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT18_ENABLE_Pos         18U                                          /*!< PMU INTENCLR: Event Counter 18 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT18_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT18_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 18 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT19_ENABLE_Pos         19U                                          /*!< PMU INTENCLR: Event Counter 19 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT19_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT19_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 19 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT20_ENABLE_Pos         20U                                          /*!< PMU INTENCLR: Event Counter 20 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT20_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT20_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 20 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT21_ENABLE_Pos         21U                                          /*!< PMU INTENCLR: Event Counter 21 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT21_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT21_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 21 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT22_ENABLE_Pos         22U                                          /*!< PMU INTENCLR: Event Counter 22 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT22_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT22_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 22 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT23_ENABLE_Pos         23U                                          /*!< PMU INTENCLR: Event Counter 23 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT23_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT23_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 23 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT24_ENABLE_Pos         24U                                          /*!< PMU INTENCLR: Event Counter 24 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT24_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT24_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 24 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT25_ENABLE_Pos         25U                                          /*!< PMU INTENCLR: Event Counter 25 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT25_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT25_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 25 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT26_ENABLE_Pos         26U                                          /*!< PMU INTENCLR: Event Counter 26 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT26_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT26_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 26 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT27_ENABLE_Pos         27U                                          /*!< PMU INTENCLR: Event Counter 27 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT27_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT27_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 27 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT28_ENABLE_Pos         28U                                          /*!< PMU INTENCLR: Event Counter 28 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT28_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT28_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 28 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT29_ENABLE_Pos         29U                                          /*!< PMU INTENCLR: Event Counter 29 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT29_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT29_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 29 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT30_ENABLE_Pos         30U                                          /*!< PMU INTENCLR: Event Counter 30 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT30_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT30_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 30 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CYCCNT_ENABLE_Pos        31U                                          /*!< PMU INTENCLR: Cycle Counter Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CYCCNT_ENABLE_Msk       (1UL << PMU_INTENCLR_CYCCNT_ENABLE_Pos)       /*!< PMU INTENCLR: Cycle Counter Interrupt Enable Clear Mask */
+
+/** \brief PMU Overflow Flag Status Set Register Definitions */
+
+#define PMU_OVSSET_CNT0_STATUS_Pos            0U                                           /*!< PMU OVSSET: Event Counter 0 Overflow Set Position */
+#define PMU_OVSSET_CNT0_STATUS_Msk           (1UL /*<< PMU_OVSSET_CNT0_STATUS_Pos*/)       /*!< PMU OVSSET: Event Counter 0 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT1_STATUS_Pos            1U                                           /*!< PMU OVSSET: Event Counter 1 Overflow Set Position */
+#define PMU_OVSSET_CNT1_STATUS_Msk           (1UL << PMU_OVSSET_CNT1_STATUS_Pos)           /*!< PMU OVSSET: Event Counter 1 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT2_STATUS_Pos            2U                                           /*!< PMU OVSSET: Event Counter 2 Overflow Set Position */
+#define PMU_OVSSET_CNT2_STATUS_Msk           (1UL << PMU_OVSSET_CNT2_STATUS_Pos)           /*!< PMU OVSSET: Event Counter 2 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT3_STATUS_Pos            3U                                           /*!< PMU OVSSET: Event Counter 3 Overflow Set Position */
+#define PMU_OVSSET_CNT3_STATUS_Msk           (1UL << PMU_OVSSET_CNT3_STATUS_Pos)           /*!< PMU OVSSET: Event Counter 3 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT4_STATUS_Pos            4U                                           /*!< PMU OVSSET: Event Counter 4 Overflow Set Position */
+#define PMU_OVSSET_CNT4_STATUS_Msk           (1UL << PMU_OVSSET_CNT4_STATUS_Pos)           /*!< PMU OVSSET: Event Counter 4 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT5_STATUS_Pos            5U                                           /*!< PMU OVSSET: Event Counter 5 Overflow Set Position */
+#define PMU_OVSSET_CNT5_STATUS_Msk           (1UL << PMU_OVSSET_CNT5_STATUS_Pos)           /*!< PMU OVSSET: Event Counter 5 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT6_STATUS_Pos            6U                                           /*!< PMU OVSSET: Event Counter 6 Overflow Set Position */
+#define PMU_OVSSET_CNT6_STATUS_Msk           (1UL << PMU_OVSSET_CNT6_STATUS_Pos)           /*!< PMU OVSSET: Event Counter 6 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT7_STATUS_Pos            7U                                           /*!< PMU OVSSET: Event Counter 7 Overflow Set Position */
+#define PMU_OVSSET_CNT7_STATUS_Msk           (1UL << PMU_OVSSET_CNT7_STATUS_Pos)           /*!< PMU OVSSET: Event Counter 7 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT8_STATUS_Pos            8U                                           /*!< PMU OVSSET: Event Counter 8 Overflow Set Position */
+#define PMU_OVSSET_CNT8_STATUS_Msk           (1UL << PMU_OVSSET_CNT8_STATUS_Pos)           /*!< PMU OVSSET: Event Counter 8 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT9_STATUS_Pos            9U                                           /*!< PMU OVSSET: Event Counter 9 Overflow Set Position */
+#define PMU_OVSSET_CNT9_STATUS_Msk           (1UL << PMU_OVSSET_CNT9_STATUS_Pos)           /*!< PMU OVSSET: Event Counter 9 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT10_STATUS_Pos           10U                                          /*!< PMU OVSSET: Event Counter 10 Overflow Set Position */
+#define PMU_OVSSET_CNT10_STATUS_Msk          (1UL << PMU_OVSSET_CNT10_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 10 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT11_STATUS_Pos           11U                                          /*!< PMU OVSSET: Event Counter 11 Overflow Set Position */
+#define PMU_OVSSET_CNT11_STATUS_Msk          (1UL << PMU_OVSSET_CNT11_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 11 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT12_STATUS_Pos           12U                                          /*!< PMU OVSSET: Event Counter 12 Overflow Set Position */
+#define PMU_OVSSET_CNT12_STATUS_Msk          (1UL << PMU_OVSSET_CNT12_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 12 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT13_STATUS_Pos           13U                                          /*!< PMU OVSSET: Event Counter 13 Overflow Set Position */
+#define PMU_OVSSET_CNT13_STATUS_Msk          (1UL << PMU_OVSSET_CNT13_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 13 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT14_STATUS_Pos           14U                                          /*!< PMU OVSSET: Event Counter 14 Overflow Set Position */
+#define PMU_OVSSET_CNT14_STATUS_Msk          (1UL << PMU_OVSSET_CNT14_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 14 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT15_STATUS_Pos           15U                                          /*!< PMU OVSSET: Event Counter 15 Overflow Set Position */
+#define PMU_OVSSET_CNT15_STATUS_Msk          (1UL << PMU_OVSSET_CNT15_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 15 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT16_STATUS_Pos           16U                                          /*!< PMU OVSSET: Event Counter 16 Overflow Set Position */
+#define PMU_OVSSET_CNT16_STATUS_Msk          (1UL << PMU_OVSSET_CNT16_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 16 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT17_STATUS_Pos           17U                                          /*!< PMU OVSSET: Event Counter 17 Overflow Set Position */
+#define PMU_OVSSET_CNT17_STATUS_Msk          (1UL << PMU_OVSSET_CNT17_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 17 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT18_STATUS_Pos           18U                                          /*!< PMU OVSSET: Event Counter 18 Overflow Set Position */
+#define PMU_OVSSET_CNT18_STATUS_Msk          (1UL << PMU_OVSSET_CNT18_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 18 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT19_STATUS_Pos           19U                                          /*!< PMU OVSSET: Event Counter 19 Overflow Set Position */
+#define PMU_OVSSET_CNT19_STATUS_Msk          (1UL << PMU_OVSSET_CNT19_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 19 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT20_STATUS_Pos           20U                                          /*!< PMU OVSSET: Event Counter 20 Overflow Set Position */
+#define PMU_OVSSET_CNT20_STATUS_Msk          (1UL << PMU_OVSSET_CNT20_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 20 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT21_STATUS_Pos           21U                                          /*!< PMU OVSSET: Event Counter 21 Overflow Set Position */
+#define PMU_OVSSET_CNT21_STATUS_Msk          (1UL << PMU_OVSSET_CNT21_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 21 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT22_STATUS_Pos           22U                                          /*!< PMU OVSSET: Event Counter 22 Overflow Set Position */
+#define PMU_OVSSET_CNT22_STATUS_Msk          (1UL << PMU_OVSSET_CNT22_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 22 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT23_STATUS_Pos           23U                                          /*!< PMU OVSSET: Event Counter 23 Overflow Set Position */
+#define PMU_OVSSET_CNT23_STATUS_Msk          (1UL << PMU_OVSSET_CNT23_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 23 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT24_STATUS_Pos           24U                                          /*!< PMU OVSSET: Event Counter 24 Overflow Set Position */
+#define PMU_OVSSET_CNT24_STATUS_Msk          (1UL << PMU_OVSSET_CNT24_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 24 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT25_STATUS_Pos           25U                                          /*!< PMU OVSSET: Event Counter 25 Overflow Set Position */
+#define PMU_OVSSET_CNT25_STATUS_Msk          (1UL << PMU_OVSSET_CNT25_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 25 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT26_STATUS_Pos           26U                                          /*!< PMU OVSSET: Event Counter 26 Overflow Set Position */
+#define PMU_OVSSET_CNT26_STATUS_Msk          (1UL << PMU_OVSSET_CNT26_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 26 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT27_STATUS_Pos           27U                                          /*!< PMU OVSSET: Event Counter 27 Overflow Set Position */
+#define PMU_OVSSET_CNT27_STATUS_Msk          (1UL << PMU_OVSSET_CNT27_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 27 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT28_STATUS_Pos           28U                                          /*!< PMU OVSSET: Event Counter 28 Overflow Set Position */
+#define PMU_OVSSET_CNT28_STATUS_Msk          (1UL << PMU_OVSSET_CNT28_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 28 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT29_STATUS_Pos           29U                                          /*!< PMU OVSSET: Event Counter 29 Overflow Set Position */
+#define PMU_OVSSET_CNT29_STATUS_Msk          (1UL << PMU_OVSSET_CNT29_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 29 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT30_STATUS_Pos           30U                                          /*!< PMU OVSSET: Event Counter 30 Overflow Set Position */
+#define PMU_OVSSET_CNT30_STATUS_Msk          (1UL << PMU_OVSSET_CNT30_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 30 Overflow Set Mask */
+
+#define PMU_OVSSET_CYCCNT_STATUS_Pos          31U                                          /*!< PMU OVSSET: Cycle Counter Overflow Set Position */
+#define PMU_OVSSET_CYCCNT_STATUS_Msk         (1UL << PMU_OVSSET_CYCCNT_STATUS_Pos)         /*!< PMU OVSSET: Cycle Counter Overflow Set Mask */
+
+/** \brief PMU Overflow Flag Status Clear Register Definitions */
+
+#define PMU_OVSCLR_CNT0_STATUS_Pos            0U                                           /*!< PMU OVSCLR: Event Counter 0 Overflow Clear Position */
+#define PMU_OVSCLR_CNT0_STATUS_Msk           (1UL /*<< PMU_OVSCLR_CNT0_STATUS_Pos*/)       /*!< PMU OVSCLR: Event Counter 0 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT1_STATUS_Pos            1U                                           /*!< PMU OVSCLR: Event Counter 1 Overflow Clear Position */
+#define PMU_OVSCLR_CNT1_STATUS_Msk           (1UL << PMU_OVSCLR_CNT1_STATUS_Pos)           /*!< PMU OVSCLR: Event Counter 1 Overflow Clear */
+
+#define PMU_OVSCLR_CNT2_STATUS_Pos            2U                                           /*!< PMU OVSCLR: Event Counter 2 Overflow Clear Position */
+#define PMU_OVSCLR_CNT2_STATUS_Msk           (1UL << PMU_OVSCLR_CNT2_STATUS_Pos)           /*!< PMU OVSCLR: Event Counter 2 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT3_STATUS_Pos            3U                                           /*!< PMU OVSCLR: Event Counter 3 Overflow Clear Position */
+#define PMU_OVSCLR_CNT3_STATUS_Msk           (1UL << PMU_OVSCLR_CNT3_STATUS_Pos)           /*!< PMU OVSCLR: Event Counter 3 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT4_STATUS_Pos            4U                                           /*!< PMU OVSCLR: Event Counter 4 Overflow Clear Position */
+#define PMU_OVSCLR_CNT4_STATUS_Msk           (1UL << PMU_OVSCLR_CNT4_STATUS_Pos)           /*!< PMU OVSCLR: Event Counter 4 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT5_STATUS_Pos            5U                                           /*!< PMU OVSCLR: Event Counter 5 Overflow Clear Position */
+#define PMU_OVSCLR_CNT5_STATUS_Msk           (1UL << PMU_OVSCLR_CNT5_STATUS_Pos)           /*!< PMU OVSCLR: Event Counter 5 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT6_STATUS_Pos            6U                                           /*!< PMU OVSCLR: Event Counter 6 Overflow Clear Position */
+#define PMU_OVSCLR_CNT6_STATUS_Msk           (1UL << PMU_OVSCLR_CNT6_STATUS_Pos)           /*!< PMU OVSCLR: Event Counter 6 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT7_STATUS_Pos            7U                                           /*!< PMU OVSCLR: Event Counter 7 Overflow Clear Position */
+#define PMU_OVSCLR_CNT7_STATUS_Msk           (1UL << PMU_OVSCLR_CNT7_STATUS_Pos)           /*!< PMU OVSCLR: Event Counter 7 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT8_STATUS_Pos            8U                                           /*!< PMU OVSCLR: Event Counter 8 Overflow Clear Position */
+#define PMU_OVSCLR_CNT8_STATUS_Msk           (1UL << PMU_OVSCLR_CNT8_STATUS_Pos)           /*!< PMU OVSCLR: Event Counter 8 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT9_STATUS_Pos            9U                                           /*!< PMU OVSCLR: Event Counter 9 Overflow Clear Position */
+#define PMU_OVSCLR_CNT9_STATUS_Msk           (1UL << PMU_OVSCLR_CNT9_STATUS_Pos)           /*!< PMU OVSCLR: Event Counter 9 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT10_STATUS_Pos           10U                                          /*!< PMU OVSCLR: Event Counter 10 Overflow Clear Position */
+#define PMU_OVSCLR_CNT10_STATUS_Msk          (1UL << PMU_OVSCLR_CNT10_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 10 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT11_STATUS_Pos           11U                                          /*!< PMU OVSCLR: Event Counter 11 Overflow Clear Position */
+#define PMU_OVSCLR_CNT11_STATUS_Msk          (1UL << PMU_OVSCLR_CNT11_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 11 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT12_STATUS_Pos           12U                                          /*!< PMU OVSCLR: Event Counter 12 Overflow Clear Position */
+#define PMU_OVSCLR_CNT12_STATUS_Msk          (1UL << PMU_OVSCLR_CNT12_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 12 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT13_STATUS_Pos           13U                                          /*!< PMU OVSCLR: Event Counter 13 Overflow Clear Position */
+#define PMU_OVSCLR_CNT13_STATUS_Msk          (1UL << PMU_OVSCLR_CNT13_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 13 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT14_STATUS_Pos           14U                                          /*!< PMU OVSCLR: Event Counter 14 Overflow Clear Position */
+#define PMU_OVSCLR_CNT14_STATUS_Msk          (1UL << PMU_OVSCLR_CNT14_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 14 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT15_STATUS_Pos           15U                                          /*!< PMU OVSCLR: Event Counter 15 Overflow Clear Position */
+#define PMU_OVSCLR_CNT15_STATUS_Msk          (1UL << PMU_OVSCLR_CNT15_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 15 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT16_STATUS_Pos           16U                                          /*!< PMU OVSCLR: Event Counter 16 Overflow Clear Position */
+#define PMU_OVSCLR_CNT16_STATUS_Msk          (1UL << PMU_OVSCLR_CNT16_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 16 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT17_STATUS_Pos           17U                                          /*!< PMU OVSCLR: Event Counter 17 Overflow Clear Position */
+#define PMU_OVSCLR_CNT17_STATUS_Msk          (1UL << PMU_OVSCLR_CNT17_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 17 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT18_STATUS_Pos           18U                                          /*!< PMU OVSCLR: Event Counter 18 Overflow Clear Position */
+#define PMU_OVSCLR_CNT18_STATUS_Msk          (1UL << PMU_OVSCLR_CNT18_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 18 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT19_STATUS_Pos           19U                                          /*!< PMU OVSCLR: Event Counter 19 Overflow Clear Position */
+#define PMU_OVSCLR_CNT19_STATUS_Msk          (1UL << PMU_OVSCLR_CNT19_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 19 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT20_STATUS_Pos           20U                                          /*!< PMU OVSCLR: Event Counter 20 Overflow Clear Position */
+#define PMU_OVSCLR_CNT20_STATUS_Msk          (1UL << PMU_OVSCLR_CNT20_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 20 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT21_STATUS_Pos           21U                                          /*!< PMU OVSCLR: Event Counter 21 Overflow Clear Position */
+#define PMU_OVSCLR_CNT21_STATUS_Msk          (1UL << PMU_OVSCLR_CNT21_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 21 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT22_STATUS_Pos           22U                                          /*!< PMU OVSCLR: Event Counter 22 Overflow Clear Position */
+#define PMU_OVSCLR_CNT22_STATUS_Msk          (1UL << PMU_OVSCLR_CNT22_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 22 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT23_STATUS_Pos           23U                                          /*!< PMU OVSCLR: Event Counter 23 Overflow Clear Position */
+#define PMU_OVSCLR_CNT23_STATUS_Msk          (1UL << PMU_OVSCLR_CNT23_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 23 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT24_STATUS_Pos           24U                                          /*!< PMU OVSCLR: Event Counter 24 Overflow Clear Position */
+#define PMU_OVSCLR_CNT24_STATUS_Msk          (1UL << PMU_OVSCLR_CNT24_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 24 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT25_STATUS_Pos           25U                                          /*!< PMU OVSCLR: Event Counter 25 Overflow Clear Position */
+#define PMU_OVSCLR_CNT25_STATUS_Msk          (1UL << PMU_OVSCLR_CNT25_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 25 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT26_STATUS_Pos           26U                                          /*!< PMU OVSCLR: Event Counter 26 Overflow Clear Position */
+#define PMU_OVSCLR_CNT26_STATUS_Msk          (1UL << PMU_OVSCLR_CNT26_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 26 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT27_STATUS_Pos           27U                                          /*!< PMU OVSCLR: Event Counter 27 Overflow Clear Position */
+#define PMU_OVSCLR_CNT27_STATUS_Msk          (1UL << PMU_OVSCLR_CNT27_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 27 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT28_STATUS_Pos           28U                                          /*!< PMU OVSCLR: Event Counter 28 Overflow Clear Position */
+#define PMU_OVSCLR_CNT28_STATUS_Msk          (1UL << PMU_OVSCLR_CNT28_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 28 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT29_STATUS_Pos           29U                                          /*!< PMU OVSCLR: Event Counter 29 Overflow Clear Position */
+#define PMU_OVSCLR_CNT29_STATUS_Msk          (1UL << PMU_OVSCLR_CNT29_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 29 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT30_STATUS_Pos           30U                                          /*!< PMU OVSCLR: Event Counter 30 Overflow Clear Position */
+#define PMU_OVSCLR_CNT30_STATUS_Msk          (1UL << PMU_OVSCLR_CNT30_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 30 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CYCCNT_STATUS_Pos          31U                                          /*!< PMU OVSCLR: Cycle Counter Overflow Clear Position */
+#define PMU_OVSCLR_CYCCNT_STATUS_Msk         (1UL << PMU_OVSCLR_CYCCNT_STATUS_Pos)         /*!< PMU OVSCLR: Cycle Counter Overflow Clear Mask */
+
+/** \brief PMU Software Increment Counter */
+
+#define PMU_SWINC_CNT0_Pos                    0U                                           /*!< PMU SWINC: Event Counter 0 Software Increment Position */
+#define PMU_SWINC_CNT0_Msk                   (1UL /*<< PMU_SWINC_CNT0_Pos */)              /*!< PMU SWINC: Event Counter 0 Software Increment Mask */
+
+#define PMU_SWINC_CNT1_Pos                    1U                                           /*!< PMU SWINC: Event Counter 1 Software Increment Position */
+#define PMU_SWINC_CNT1_Msk                   (1UL << PMU_SWINC_CNT1_Pos)                   /*!< PMU SWINC: Event Counter 1 Software Increment Mask */
+
+#define PMU_SWINC_CNT2_Pos                    2U                                           /*!< PMU SWINC: Event Counter 2 Software Increment Position */
+#define PMU_SWINC_CNT2_Msk                   (1UL << PMU_SWINC_CNT2_Pos)                   /*!< PMU SWINC: Event Counter 2 Software Increment Mask */
+
+#define PMU_SWINC_CNT3_Pos                    3U                                           /*!< PMU SWINC: Event Counter 3 Software Increment Position */
+#define PMU_SWINC_CNT3_Msk                   (1UL << PMU_SWINC_CNT3_Pos)                   /*!< PMU SWINC: Event Counter 3 Software Increment Mask */
+
+#define PMU_SWINC_CNT4_Pos                    4U                                           /*!< PMU SWINC: Event Counter 4 Software Increment Position */
+#define PMU_SWINC_CNT4_Msk                   (1UL << PMU_SWINC_CNT4_Pos)                   /*!< PMU SWINC: Event Counter 4 Software Increment Mask */
+
+#define PMU_SWINC_CNT5_Pos                    5U                                           /*!< PMU SWINC: Event Counter 5 Software Increment Position */
+#define PMU_SWINC_CNT5_Msk                   (1UL << PMU_SWINC_CNT5_Pos)                   /*!< PMU SWINC: Event Counter 5 Software Increment Mask */
+
+#define PMU_SWINC_CNT6_Pos                    6U                                           /*!< PMU SWINC: Event Counter 6 Software Increment Position */
+#define PMU_SWINC_CNT6_Msk                   (1UL << PMU_SWINC_CNT6_Pos)                   /*!< PMU SWINC: Event Counter 6 Software Increment Mask */
+
+#define PMU_SWINC_CNT7_Pos                    7U                                           /*!< PMU SWINC: Event Counter 7 Software Increment Position */
+#define PMU_SWINC_CNT7_Msk                   (1UL << PMU_SWINC_CNT7_Pos)                   /*!< PMU SWINC: Event Counter 7 Software Increment Mask */
+
+#define PMU_SWINC_CNT8_Pos                    8U                                           /*!< PMU SWINC: Event Counter 8 Software Increment Position */
+#define PMU_SWINC_CNT8_Msk                   (1UL << PMU_SWINC_CNT8_Pos)                   /*!< PMU SWINC: Event Counter 8 Software Increment Mask */
+
+#define PMU_SWINC_CNT9_Pos                    9U                                           /*!< PMU SWINC: Event Counter 9 Software Increment Position */
+#define PMU_SWINC_CNT9_Msk                   (1UL << PMU_SWINC_CNT9_Pos)                   /*!< PMU SWINC: Event Counter 9 Software Increment Mask */
+
+#define PMU_SWINC_CNT10_Pos                   10U                                          /*!< PMU SWINC: Event Counter 10 Software Increment Position */
+#define PMU_SWINC_CNT10_Msk                  (1UL << PMU_SWINC_CNT10_Pos)                  /*!< PMU SWINC: Event Counter 10 Software Increment Mask */
+
+#define PMU_SWINC_CNT11_Pos                   11U                                          /*!< PMU SWINC: Event Counter 11 Software Increment Position */
+#define PMU_SWINC_CNT11_Msk                  (1UL << PMU_SWINC_CNT11_Pos)                  /*!< PMU SWINC: Event Counter 11 Software Increment Mask */
+
+#define PMU_SWINC_CNT12_Pos                   12U                                          /*!< PMU SWINC: Event Counter 12 Software Increment Position */
+#define PMU_SWINC_CNT12_Msk                  (1UL << PMU_SWINC_CNT12_Pos)                  /*!< PMU SWINC: Event Counter 12 Software Increment Mask */
+
+#define PMU_SWINC_CNT13_Pos                   13U                                          /*!< PMU SWINC: Event Counter 13 Software Increment Position */
+#define PMU_SWINC_CNT13_Msk                  (1UL << PMU_SWINC_CNT13_Pos)                  /*!< PMU SWINC: Event Counter 13 Software Increment Mask */
+
+#define PMU_SWINC_CNT14_Pos                   14U                                          /*!< PMU SWINC: Event Counter 14 Software Increment Position */
+#define PMU_SWINC_CNT14_Msk                  (1UL << PMU_SWINC_CNT14_Pos)                  /*!< PMU SWINC: Event Counter 14 Software Increment Mask */
+
+#define PMU_SWINC_CNT15_Pos                   15U                                          /*!< PMU SWINC: Event Counter 15 Software Increment Position */
+#define PMU_SWINC_CNT15_Msk                  (1UL << PMU_SWINC_CNT15_Pos)                  /*!< PMU SWINC: Event Counter 15 Software Increment Mask */
+
+#define PMU_SWINC_CNT16_Pos                   16U                                          /*!< PMU SWINC: Event Counter 16 Software Increment Position */
+#define PMU_SWINC_CNT16_Msk                  (1UL << PMU_SWINC_CNT16_Pos)                  /*!< PMU SWINC: Event Counter 16 Software Increment Mask */
+
+#define PMU_SWINC_CNT17_Pos                   17U                                          /*!< PMU SWINC: Event Counter 17 Software Increment Position */
+#define PMU_SWINC_CNT17_Msk                  (1UL << PMU_SWINC_CNT17_Pos)                  /*!< PMU SWINC: Event Counter 17 Software Increment Mask */
+
+#define PMU_SWINC_CNT18_Pos                   18U                                          /*!< PMU SWINC: Event Counter 18 Software Increment Position */
+#define PMU_SWINC_CNT18_Msk                  (1UL << PMU_SWINC_CNT18_Pos)                  /*!< PMU SWINC: Event Counter 18 Software Increment Mask */
+
+#define PMU_SWINC_CNT19_Pos                   19U                                          /*!< PMU SWINC: Event Counter 19 Software Increment Position */
+#define PMU_SWINC_CNT19_Msk                  (1UL << PMU_SWINC_CNT19_Pos)                  /*!< PMU SWINC: Event Counter 19 Software Increment Mask */
+
+#define PMU_SWINC_CNT20_Pos                   20U                                          /*!< PMU SWINC: Event Counter 20 Software Increment Position */
+#define PMU_SWINC_CNT20_Msk                  (1UL << PMU_SWINC_CNT20_Pos)                  /*!< PMU SWINC: Event Counter 20 Software Increment Mask */
+
+#define PMU_SWINC_CNT21_Pos                   21U                                          /*!< PMU SWINC: Event Counter 21 Software Increment Position */
+#define PMU_SWINC_CNT21_Msk                  (1UL << PMU_SWINC_CNT21_Pos)                  /*!< PMU SWINC: Event Counter 21 Software Increment Mask */
+
+#define PMU_SWINC_CNT22_Pos                   22U                                          /*!< PMU SWINC: Event Counter 22 Software Increment Position */
+#define PMU_SWINC_CNT22_Msk                  (1UL << PMU_SWINC_CNT22_Pos)                  /*!< PMU SWINC: Event Counter 22 Software Increment Mask */
+
+#define PMU_SWINC_CNT23_Pos                   23U                                          /*!< PMU SWINC: Event Counter 23 Software Increment Position */
+#define PMU_SWINC_CNT23_Msk                  (1UL << PMU_SWINC_CNT23_Pos)                  /*!< PMU SWINC: Event Counter 23 Software Increment Mask */
+
+#define PMU_SWINC_CNT24_Pos                   24U                                          /*!< PMU SWINC: Event Counter 24 Software Increment Position */
+#define PMU_SWINC_CNT24_Msk                  (1UL << PMU_SWINC_CNT24_Pos)                  /*!< PMU SWINC: Event Counter 24 Software Increment Mask */
+
+#define PMU_SWINC_CNT25_Pos                   25U                                          /*!< PMU SWINC: Event Counter 25 Software Increment Position */
+#define PMU_SWINC_CNT25_Msk                  (1UL << PMU_SWINC_CNT25_Pos)                  /*!< PMU SWINC: Event Counter 25 Software Increment Mask */
+
+#define PMU_SWINC_CNT26_Pos                   26U                                          /*!< PMU SWINC: Event Counter 26 Software Increment Position */
+#define PMU_SWINC_CNT26_Msk                  (1UL << PMU_SWINC_CNT26_Pos)                  /*!< PMU SWINC: Event Counter 26 Software Increment Mask */
+
+#define PMU_SWINC_CNT27_Pos                   27U                                          /*!< PMU SWINC: Event Counter 27 Software Increment Position */
+#define PMU_SWINC_CNT27_Msk                  (1UL << PMU_SWINC_CNT27_Pos)                  /*!< PMU SWINC: Event Counter 27 Software Increment Mask */
+
+#define PMU_SWINC_CNT28_Pos                   28U                                          /*!< PMU SWINC: Event Counter 28 Software Increment Position */
+#define PMU_SWINC_CNT28_Msk                  (1UL << PMU_SWINC_CNT28_Pos)                  /*!< PMU SWINC: Event Counter 28 Software Increment Mask */
+
+#define PMU_SWINC_CNT29_Pos                   29U                                          /*!< PMU SWINC: Event Counter 29 Software Increment Position */
+#define PMU_SWINC_CNT29_Msk                  (1UL << PMU_SWINC_CNT29_Pos)                  /*!< PMU SWINC: Event Counter 29 Software Increment Mask */
+
+#define PMU_SWINC_CNT30_Pos                   30U                                          /*!< PMU SWINC: Event Counter 30 Software Increment Position */
+#define PMU_SWINC_CNT30_Msk                  (1UL << PMU_SWINC_CNT30_Pos)                  /*!< PMU SWINC: Event Counter 30 Software Increment Mask */
+
+/** \brief PMU Control Register Definitions */
+
+#define PMU_CTRL_ENABLE_Pos                   0U                                           /*!< PMU CTRL: ENABLE Position */
+#define PMU_CTRL_ENABLE_Msk                  (1UL /*<< PMU_CTRL_ENABLE_Pos*/)              /*!< PMU CTRL: ENABLE Mask */
+
+#define PMU_CTRL_EVENTCNT_RESET_Pos           1U                                           /*!< PMU CTRL: Event Counter Reset Position */
+#define PMU_CTRL_EVENTCNT_RESET_Msk          (1UL << PMU_CTRL_EVENTCNT_RESET_Pos)          /*!< PMU CTRL: Event Counter Reset Mask */
+
+#define PMU_CTRL_CYCCNT_RESET_Pos             2U                                           /*!< PMU CTRL: Cycle Counter Reset Position */
+#define PMU_CTRL_CYCCNT_RESET_Msk            (1UL << PMU_CTRL_CYCCNT_RESET_Pos)            /*!< PMU CTRL: Cycle Counter Reset Mask */
+
+#define PMU_CTRL_CYCCNT_DISABLE_Pos           5U                                           /*!< PMU CTRL: Disable Cycle Counter Position */
+#define PMU_CTRL_CYCCNT_DISABLE_Msk          (1UL << PMU_CTRL_CYCCNT_DISABLE_Pos)          /*!< PMU CTRL: Disable Cycle Counter Mask */
+
+#define PMU_CTRL_FRZ_ON_OV_Pos                9U                                           /*!< PMU CTRL: Freeze-on-overflow Position */
+#define PMU_CTRL_FRZ_ON_OV_Msk               (1UL << PMU_CTRL_FRZ_ON_OVERFLOW_Pos)         /*!< PMU CTRL: Freeze-on-overflow Mask */
+
+#define PMU_CTRL_TRACE_ON_OV_Pos              11U                                          /*!< PMU CTRL: Trace-on-overflow Position */
+#define PMU_CTRL_TRACE_ON_OV_Msk             (1UL << PMU_CTRL_TRACE_ON_OVERFLOW_Pos)       /*!< PMU CTRL: Trace-on-overflow Mask */
+
+/** \brief PMU Type Register Definitions */
+
+#define PMU_TYPE_NUM_CNTS_Pos                 0U                                           /*!< PMU TYPE: Number of Counters Position */
+#define PMU_TYPE_NUM_CNTS_Msk                (0xFFUL /*<< PMU_TYPE_NUM_CNTS_Pos*/)         /*!< PMU TYPE: Number of Counters Mask */
+
+#define PMU_TYPE_SIZE_CNTS_Pos                8U                                           /*!< PMU TYPE: Size of Counters Position */
+#define PMU_TYPE_SIZE_CNTS_Msk               (0x3FUL << PMU_TYPE_SIZE_CNTS_Pos)            /*!< PMU TYPE: Size of Counters Mask */
+
+#define PMU_TYPE_CYCCNT_PRESENT_Pos           14U                                          /*!< PMU TYPE: Cycle Counter Present Position */
+#define PMU_TYPE_CYCCNT_PRESENT_Msk          (1UL << PMU_TYPE_CYCCNT_PRESENT_Pos)          /*!< PMU TYPE: Cycle Counter Present Mask */
+
+#define PMU_TYPE_FRZ_OV_SUPPORT_Pos           21U                                          /*!< PMU TYPE: Freeze-on-overflow Support Position */
+#define PMU_TYPE_FRZ_OV_SUPPORT_Msk          (1UL << PMU_TYPE_FRZ_OV_SUPPORT_Pos)          /*!< PMU TYPE: Freeze-on-overflow Support Mask */
+
+#define PMU_TYPE_TRACE_ON_OV_SUPPORT_Pos      23U                                          /*!< PMU TYPE: Trace-on-overflow Support Position */
+#define PMU_TYPE_TRACE_ON_OV_SUPPORT_Msk     (1UL << PMU_TYPE_FRZ_OV_SUPPORT_Pos)          /*!< PMU TYPE: Trace-on-overflow Support Mask */
+
+/** \brief PMU Authentication Status Register Definitions */
+
+#define PMU_AUTHSTATUS_NSID_Pos               0U                                           /*!< PMU AUTHSTATUS: Non-secure Invasive Debug Position */
+#define PMU_AUTHSTATUS_NSID_Msk              (0x3UL /*<< PMU_AUTHSTATUS_NSID_Pos*/)        /*!< PMU AUTHSTATUS: Non-secure Invasive Debug Mask */
+
+#define PMU_AUTHSTATUS_NSNID_Pos              2U                                           /*!< PMU AUTHSTATUS: Non-secure Non-invasive Debug Position */
+#define PMU_AUTHSTATUS_NSNID_Msk             (0x3UL << PMU_AUTHSTATUS_NSNID_Pos)           /*!< PMU AUTHSTATUS: Non-secure Non-invasive Debug Mask */
+
+#define PMU_AUTHSTATUS_SID_Pos                4U                                           /*!< PMU AUTHSTATUS: Secure Invasive Debug Position */
+#define PMU_AUTHSTATUS_SID_Msk               (0x3UL << PMU_AUTHSTATUS_SID_Pos)             /*!< PMU AUTHSTATUS: Secure Invasive Debug Mask */
+
+#define PMU_AUTHSTATUS_SNID_Pos               6U                                           /*!< PMU AUTHSTATUS: Secure Non-invasive Debug Position */
+#define PMU_AUTHSTATUS_SNID_Msk              (0x3UL << PMU_AUTHSTATUS_SNID_Pos)            /*!< PMU AUTHSTATUS: Secure Non-invasive Debug Mask */
+
+#define PMU_AUTHSTATUS_NSUID_Pos              16U                                          /*!< PMU AUTHSTATUS: Non-secure Unprivileged Invasive Debug Position */
+#define PMU_AUTHSTATUS_NSUID_Msk             (0x3UL << PMU_AUTHSTATUS_NSUID_Pos)           /*!< PMU AUTHSTATUS: Non-secure Unprivileged Invasive Debug Mask */
+
+#define PMU_AUTHSTATUS_NSUNID_Pos             18U                                          /*!< PMU AUTHSTATUS: Non-secure Unprivileged Non-invasive Debug Position */
+#define PMU_AUTHSTATUS_NSUNID_Msk            (0x3UL << PMU_AUTHSTATUS_NSUNID_Pos)          /*!< PMU AUTHSTATUS: Non-secure Unprivileged Non-invasive Debug Mask */
+
+#define PMU_AUTHSTATUS_SUID_Pos               20U                                          /*!< PMU AUTHSTATUS: Secure Unprivileged Invasive Debug Position */
+#define PMU_AUTHSTATUS_SUID_Msk              (0x3UL << PMU_AUTHSTATUS_SUID_Pos)            /*!< PMU AUTHSTATUS: Secure Unprivileged Invasive Debug Mask */
+
+#define PMU_AUTHSTATUS_SUNID_Pos              22U                                          /*!< PMU AUTHSTATUS: Secure Unprivileged Non-invasive Debug Position */
+#define PMU_AUTHSTATUS_SUNID_Msk             (0x3UL << PMU_AUTHSTATUS_SUNID_Pos)           /*!< PMU AUTHSTATUS: Secure Unprivileged Non-invasive Debug Mask */
+
+
+/*@} end of group CMSIS_PMU */
+#endif
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  MPU Region Limit Address Register */
+  __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Region Base Address Register Alias 1 */
+  __IOM uint32_t RLAR_A1;                /*!< Offset: 0x018 (R/W)  MPU Region Limit Address Register Alias 1 */
+  __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Region Base Address Register Alias 2 */
+  __IOM uint32_t RLAR_A2;                /*!< Offset: 0x020 (R/W)  MPU Region Limit Address Register Alias 2 */
+  __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Region Base Address Register Alias 3 */
+  __IOM uint32_t RLAR_A3;                /*!< Offset: 0x028 (R/W)  MPU Region Limit Address Register Alias 3 */
+        uint32_t RESERVED0[1];
+  union {
+  __IOM uint32_t MAIR[2];
+  struct {
+  __IOM uint32_t MAIR0;                  /*!< Offset: 0x030 (R/W)  MPU Memory Attribute Indirection Register 0 */
+  __IOM uint32_t MAIR1;                  /*!< Offset: 0x034 (R/W)  MPU Memory Attribute Indirection Register 1 */
+  };
+  };
+} MPU_Type;
+
+#define MPU_TYPE_RALIASES                  4U
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_BASE_Pos                   5U                                            /*!< MPU RBAR: BASE Position */
+#define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL << MPU_RBAR_BASE_Pos)             /*!< MPU RBAR: BASE Mask */
+
+#define MPU_RBAR_SH_Pos                     3U                                            /*!< MPU RBAR: SH Position */
+#define MPU_RBAR_SH_Msk                    (0x3UL << MPU_RBAR_SH_Pos)                     /*!< MPU RBAR: SH Mask */
+
+#define MPU_RBAR_AP_Pos                     1U                                            /*!< MPU RBAR: AP Position */
+#define MPU_RBAR_AP_Msk                    (0x3UL << MPU_RBAR_AP_Pos)                     /*!< MPU RBAR: AP Mask */
+
+#define MPU_RBAR_XN_Pos                     0U                                            /*!< MPU RBAR: XN Position */
+#define MPU_RBAR_XN_Msk                    (01UL /*<< MPU_RBAR_XN_Pos*/)                  /*!< MPU RBAR: XN Mask */
+
+/* MPU Region Limit Address Register Definitions */
+#define MPU_RLAR_LIMIT_Pos                  5U                                            /*!< MPU RLAR: LIMIT Position */
+#define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos)            /*!< MPU RLAR: LIMIT Mask */
+
+#define MPU_RLAR_PXN_Pos                    4U                                            /*!< MPU RLAR: PXN Position */
+#define MPU_RLAR_PXN_Msk                   (1UL << MPU_RLAR_PXN_Pos)                      /*!< MPU RLAR: PXN Mask */
+
+#define MPU_RLAR_AttrIndx_Pos               1U                                            /*!< MPU RLAR: AttrIndx Position */
+#define MPU_RLAR_AttrIndx_Msk              (7UL << MPU_RLAR_AttrIndx_Pos)                 /*!< MPU RLAR: AttrIndx Mask */
+
+#define MPU_RLAR_EN_Pos                     0U                                            /*!< MPU RLAR: Region enable bit Position */
+#define MPU_RLAR_EN_Msk                    (1UL /*<< MPU_RLAR_EN_Pos*/)                   /*!< MPU RLAR: Region enable bit Disable Mask */
+
+/* MPU Memory Attribute Indirection Register 0 Definitions */
+#define MPU_MAIR0_Attr3_Pos                24U                                            /*!< MPU MAIR0: Attr3 Position */
+#define MPU_MAIR0_Attr3_Msk                (0xFFUL << MPU_MAIR0_Attr3_Pos)                /*!< MPU MAIR0: Attr3 Mask */
+
+#define MPU_MAIR0_Attr2_Pos                16U                                            /*!< MPU MAIR0: Attr2 Position */
+#define MPU_MAIR0_Attr2_Msk                (0xFFUL << MPU_MAIR0_Attr2_Pos)                /*!< MPU MAIR0: Attr2 Mask */
+
+#define MPU_MAIR0_Attr1_Pos                 8U                                            /*!< MPU MAIR0: Attr1 Position */
+#define MPU_MAIR0_Attr1_Msk                (0xFFUL << MPU_MAIR0_Attr1_Pos)                /*!< MPU MAIR0: Attr1 Mask */
+
+#define MPU_MAIR0_Attr0_Pos                 0U                                            /*!< MPU MAIR0: Attr0 Position */
+#define MPU_MAIR0_Attr0_Msk                (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/)            /*!< MPU MAIR0: Attr0 Mask */
+
+/* MPU Memory Attribute Indirection Register 1 Definitions */
+#define MPU_MAIR1_Attr7_Pos                24U                                            /*!< MPU MAIR1: Attr7 Position */
+#define MPU_MAIR1_Attr7_Msk                (0xFFUL << MPU_MAIR1_Attr7_Pos)                /*!< MPU MAIR1: Attr7 Mask */
+
+#define MPU_MAIR1_Attr6_Pos                16U                                            /*!< MPU MAIR1: Attr6 Position */
+#define MPU_MAIR1_Attr6_Msk                (0xFFUL << MPU_MAIR1_Attr6_Pos)                /*!< MPU MAIR1: Attr6 Mask */
+
+#define MPU_MAIR1_Attr5_Pos                 8U                                            /*!< MPU MAIR1: Attr5 Position */
+#define MPU_MAIR1_Attr5_Msk                (0xFFUL << MPU_MAIR1_Attr5_Pos)                /*!< MPU MAIR1: Attr5 Mask */
+
+#define MPU_MAIR1_Attr4_Pos                 0U                                            /*!< MPU MAIR1: Attr4 Position */
+#define MPU_MAIR1_Attr4_Msk                (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/)            /*!< MPU MAIR1: Attr4 Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SAU     Security Attribution Unit (SAU)
+  \brief    Type definitions for the Security Attribution Unit (SAU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Security Attribution Unit (SAU).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SAU Control Register */
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x004 (R/ )  SAU Type Register */
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  SAU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  SAU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  SAU Region Limit Address Register */
+#else
+        uint32_t RESERVED0[3];
+#endif
+  __IOM uint32_t SFSR;                   /*!< Offset: 0x014 (R/W)  Secure Fault Status Register */
+  __IOM uint32_t SFAR;                   /*!< Offset: 0x018 (R/W)  Secure Fault Address Register */
+} SAU_Type;
+
+/* SAU Control Register Definitions */
+#define SAU_CTRL_ALLNS_Pos                  1U                                            /*!< SAU CTRL: ALLNS Position */
+#define SAU_CTRL_ALLNS_Msk                 (1UL << SAU_CTRL_ALLNS_Pos)                    /*!< SAU CTRL: ALLNS Mask */
+
+#define SAU_CTRL_ENABLE_Pos                 0U                                            /*!< SAU CTRL: ENABLE Position */
+#define SAU_CTRL_ENABLE_Msk                (1UL /*<< SAU_CTRL_ENABLE_Pos*/)               /*!< SAU CTRL: ENABLE Mask */
+
+/* SAU Type Register Definitions */
+#define SAU_TYPE_SREGION_Pos                0U                                            /*!< SAU TYPE: SREGION Position */
+#define SAU_TYPE_SREGION_Msk               (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/)           /*!< SAU TYPE: SREGION Mask */
+
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+/* SAU Region Number Register Definitions */
+#define SAU_RNR_REGION_Pos                  0U                                            /*!< SAU RNR: REGION Position */
+#define SAU_RNR_REGION_Msk                 (0xFFUL /*<< SAU_RNR_REGION_Pos*/)             /*!< SAU RNR: REGION Mask */
+
+/* SAU Region Base Address Register Definitions */
+#define SAU_RBAR_BADDR_Pos                  5U                                            /*!< SAU RBAR: BADDR Position */
+#define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos)            /*!< SAU RBAR: BADDR Mask */
+
+/* SAU Region Limit Address Register Definitions */
+#define SAU_RLAR_LADDR_Pos                  5U                                            /*!< SAU RLAR: LADDR Position */
+#define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos)            /*!< SAU RLAR: LADDR Mask */
+
+#define SAU_RLAR_NSC_Pos                    1U                                            /*!< SAU RLAR: NSC Position */
+#define SAU_RLAR_NSC_Msk                   (1UL << SAU_RLAR_NSC_Pos)                      /*!< SAU RLAR: NSC Mask */
+
+#define SAU_RLAR_ENABLE_Pos                 0U                                            /*!< SAU RLAR: ENABLE Position */
+#define SAU_RLAR_ENABLE_Msk                (1UL /*<< SAU_RLAR_ENABLE_Pos*/)               /*!< SAU RLAR: ENABLE Mask */
+
+#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */
+
+/* Secure Fault Status Register Definitions */
+#define SAU_SFSR_LSERR_Pos                  7U                                            /*!< SAU SFSR: LSERR Position */
+#define SAU_SFSR_LSERR_Msk                 (1UL << SAU_SFSR_LSERR_Pos)                    /*!< SAU SFSR: LSERR Mask */
+
+#define SAU_SFSR_SFARVALID_Pos              6U                                            /*!< SAU SFSR: SFARVALID Position */
+#define SAU_SFSR_SFARVALID_Msk             (1UL << SAU_SFSR_SFARVALID_Pos)                /*!< SAU SFSR: SFARVALID Mask */
+
+#define SAU_SFSR_LSPERR_Pos                 5U                                            /*!< SAU SFSR: LSPERR Position */
+#define SAU_SFSR_LSPERR_Msk                (1UL << SAU_SFSR_LSPERR_Pos)                   /*!< SAU SFSR: LSPERR Mask */
+
+#define SAU_SFSR_INVTRAN_Pos                4U                                            /*!< SAU SFSR: INVTRAN Position */
+#define SAU_SFSR_INVTRAN_Msk               (1UL << SAU_SFSR_INVTRAN_Pos)                  /*!< SAU SFSR: INVTRAN Mask */
+
+#define SAU_SFSR_AUVIOL_Pos                 3U                                            /*!< SAU SFSR: AUVIOL Position */
+#define SAU_SFSR_AUVIOL_Msk                (1UL << SAU_SFSR_AUVIOL_Pos)                   /*!< SAU SFSR: AUVIOL Mask */
+
+#define SAU_SFSR_INVER_Pos                  2U                                            /*!< SAU SFSR: INVER Position */
+#define SAU_SFSR_INVER_Msk                 (1UL << SAU_SFSR_INVER_Pos)                    /*!< SAU SFSR: INVER Mask */
+
+#define SAU_SFSR_INVIS_Pos                  1U                                            /*!< SAU SFSR: INVIS Position */
+#define SAU_SFSR_INVIS_Msk                 (1UL << SAU_SFSR_INVIS_Pos)                    /*!< SAU SFSR: INVIS Mask */
+
+#define SAU_SFSR_INVEP_Pos                  0U                                            /*!< SAU SFSR: INVEP Position */
+#define SAU_SFSR_INVEP_Msk                 (1UL /*<< SAU_SFSR_INVEP_Pos*/)                /*!< SAU SFSR: INVEP Mask */
+
+/*@} end of group CMSIS_SAU */
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_FPU     Floating Point Unit (FPU)
+  \brief    Type definitions for the Floating Point Unit (FPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Floating Point Unit (FPU).
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control Register */
+  __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address Register */
+  __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Control Register */
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and VFP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and VFP Feature Register 1 */
+  __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and VFP Feature Register 2 */
+} FPU_Type;
+
+/* Floating-Point Context Control Register Definitions */
+#define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCCR: ASPEN bit Position */
+#define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCCR: ASPEN bit Mask */
+
+#define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCCR: LSPEN Position */
+#define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCCR: LSPEN bit Mask */
+
+#define FPU_FPCCR_LSPENS_Pos               29U                                            /*!< FPCCR: LSPENS Position */
+#define FPU_FPCCR_LSPENS_Msk               (1UL << FPU_FPCCR_LSPENS_Pos)                  /*!< FPCCR: LSPENS bit Mask */
+
+#define FPU_FPCCR_CLRONRET_Pos             28U                                            /*!< FPCCR: CLRONRET Position */
+#define FPU_FPCCR_CLRONRET_Msk             (1UL << FPU_FPCCR_CLRONRET_Pos)                /*!< FPCCR: CLRONRET bit Mask */
+
+#define FPU_FPCCR_CLRONRETS_Pos            27U                                            /*!< FPCCR: CLRONRETS Position */
+#define FPU_FPCCR_CLRONRETS_Msk            (1UL << FPU_FPCCR_CLRONRETS_Pos)               /*!< FPCCR: CLRONRETS bit Mask */
+
+#define FPU_FPCCR_TS_Pos                   26U                                            /*!< FPCCR: TS Position */
+#define FPU_FPCCR_TS_Msk                   (1UL << FPU_FPCCR_TS_Pos)                      /*!< FPCCR: TS bit Mask */
+
+#define FPU_FPCCR_UFRDY_Pos                10U                                            /*!< FPCCR: UFRDY Position */
+#define FPU_FPCCR_UFRDY_Msk                (1UL << FPU_FPCCR_UFRDY_Pos)                   /*!< FPCCR: UFRDY bit Mask */
+
+#define FPU_FPCCR_SPLIMVIOL_Pos             9U                                            /*!< FPCCR: SPLIMVIOL Position */
+#define FPU_FPCCR_SPLIMVIOL_Msk            (1UL << FPU_FPCCR_SPLIMVIOL_Pos)               /*!< FPCCR: SPLIMVIOL bit Mask */
+
+#define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCCR: MONRDY Position */
+#define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCCR: MONRDY bit Mask */
+
+#define FPU_FPCCR_SFRDY_Pos                 7U                                            /*!< FPCCR: SFRDY Position */
+#define FPU_FPCCR_SFRDY_Msk                (1UL << FPU_FPCCR_SFRDY_Pos)                   /*!< FPCCR: SFRDY bit Mask */
+
+#define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCCR: BFRDY Position */
+#define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCCR: BFRDY bit Mask */
+
+#define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCCR: MMRDY Position */
+#define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCCR: MMRDY bit Mask */
+
+#define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCCR: HFRDY Position */
+#define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCCR: HFRDY bit Mask */
+
+#define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCCR: processor mode bit Position */
+#define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCCR: processor mode active bit Mask */
+
+#define FPU_FPCCR_S_Pos                     2U                                            /*!< FPCCR: Security status of the FP context bit Position */
+#define FPU_FPCCR_S_Msk                    (1UL << FPU_FPCCR_S_Pos)                       /*!< FPCCR: Security status of the FP context bit Mask */
+
+#define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCCR: privilege level bit Position */
+#define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCCR: privilege level bit Mask */
+
+#define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCCR: Lazy state preservation active bit Position */
+#define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCCR: Lazy state preservation active bit Mask */
+
+/* Floating-Point Context Address Register Definitions */
+#define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCAR: ADDRESS bit Position */
+#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCAR: ADDRESS bit Mask */
+
+/* Floating-Point Default Status Control Register Definitions */
+#define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDSCR: AHP bit Position */
+#define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDSCR: AHP bit Mask */
+
+#define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDSCR: DN bit Position */
+#define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDSCR: DN bit Mask */
+
+#define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDSCR: FZ bit Position */
+#define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDSCR: FZ bit Mask */
+
+#define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDSCR: RMode bit Position */
+#define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDSCR: RMode bit Mask */
+
+#define FPU_FPDSCR_FZ16_Pos                19U                                            /*!< FPDSCR: FZ16 bit Position */
+#define FPU_FPDSCR_FZ16_Msk                (1UL << FPU_FPDSCR_FZ16_Pos)                   /*!< FPDSCR: FZ16 bit Mask */
+
+#define FPU_FPDSCR_LTPSIZE_Pos             16U                                            /*!< FPDSCR: LTPSIZE bit Position */
+#define FPU_FPDSCR_LTPSIZE_Msk             (7UL << FPU_FPDSCR_LTPSIZE_Pos)                /*!< FPDSCR: LTPSIZE bit Mask */
+
+/* Media and VFP Feature Register 0 Definitions */
+#define FPU_MVFR0_FPRound_Pos              28U                                            /*!< MVFR0: FPRound bits Position */
+#define FPU_MVFR0_FPRound_Msk              (0xFUL << FPU_MVFR0_FPRound_Pos)               /*!< MVFR0: FPRound bits Mask */
+
+#define FPU_MVFR0_FPSqrt_Pos               20U                                            /*!< MVFR0: FPSqrt bits Position */
+#define FPU_MVFR0_FPSqrt_Msk               (0xFUL << FPU_MVFR0_FPSqrt_Pos)                 /*!< MVFR0: FPSqrt bits Mask */
+
+#define FPU_MVFR0_FPDivide_Pos             16U                                            /*!< MVFR0: FPDivide bits Position */
+#define FPU_MVFR0_FPDivide_Msk             (0xFUL << FPU_MVFR0_FPDivide_Pos)              /*!< MVFR0: Divide bits Mask */
+
+#define FPU_MVFR0_FPDP_Pos                  8U                                            /*!< MVFR0: FPDP bits Position */
+#define FPU_MVFR0_FPDP_Msk                 (0xFUL << FPU_MVFR0_FPDP_Pos)                  /*!< MVFR0: FPDP bits Mask */
+
+#define FPU_MVFR0_FPSP_Pos                  4U                                            /*!< MVFR0: FPSP bits Position */
+#define FPU_MVFR0_FPSP_Msk                 (0xFUL << FPU_MVFR0_FPSP_Pos)                  /*!< MVFR0: FPSP bits Mask */
+
+#define FPU_MVFR0_SIMDReg_Pos               0U                                            /*!< MVFR0: SIMDReg bits Position */
+#define FPU_MVFR0_SIMDReg_Msk              (0xFUL /*<< FPU_MVFR0_SIMDReg_Pos*/)           /*!< MVFR0: SIMDReg bits Mask */
+
+/* Media and VFP Feature Register 1 Definitions */
+#define FPU_MVFR1_FMAC_Pos                 28U                                            /*!< MVFR1: FMAC bits Position */
+#define FPU_MVFR1_FMAC_Msk                 (0xFUL << FPU_MVFR1_FMAC_Pos)                  /*!< MVFR1: FMAC bits Mask */
+
+#define FPU_MVFR1_FPHP_Pos                 24U                                            /*!< MVFR1: FPHP bits Position */
+#define FPU_MVFR1_FPHP_Msk                 (0xFUL << FPU_MVFR1_FPHP_Pos)                  /*!< MVFR1: FPHP bits Mask */
+
+#define FPU_MVFR1_FP16_Pos                 20U                                            /*!< MVFR1: FP16 bits Position */
+#define FPU_MVFR1_FP16_Msk                 (0xFUL << FPU_MVFR1_FP16_Pos)                  /*!< MVFR1: FP16 bits Mask */
+
+#define FPU_MVFR1_MVE_Pos                   8U                                            /*!< MVFR1: MVE bits Position */
+#define FPU_MVFR1_MVE_Msk                  (0xFUL << FPU_MVFR1_MVE_Pos)                   /*!< MVFR1: MVE bits Mask */
+
+#define FPU_MVFR1_FPDNaN_Pos                4U                                            /*!< MVFR1: FPDNaN bits Position */
+#define FPU_MVFR1_FPDNaN_Msk               (0xFUL << FPU_MVFR1_FPDNaN_Pos)                /*!< MVFR1: FPDNaN bits Mask */
+
+#define FPU_MVFR1_FPFtZ_Pos                 0U                                            /*!< MVFR1: FPFtZ bits Position */
+#define FPU_MVFR1_FPFtZ_Msk                (0xFUL /*<< FPU_MVFR1_FPFtZ_Pos*/)             /*!< MVFR1: FPFtZ bits Mask */
+
+/* Media and VFP Feature Register 2 Definitions */
+#define FPU_MVFR2_FPMisc_Pos                4U                                            /*!< MVFR2: FPMisc bits Position */
+#define FPU_MVFR2_FPMisc_Msk               (0xFUL << FPU_MVFR2_FPMisc_Pos)                /*!< MVFR2: FPMisc bits Mask */
+
+/*@} end of group CMSIS_FPU */
+
+/* CoreDebug is deprecated. replaced by DCB (Debug Control Block) */
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Type definitions for the Core Debug Registers
+  @{
+ */
+
+/**
+  \brief  \deprecated Structure type to access the Core Debug Register (CoreDebug).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+  __OM  uint32_t DSCEMCR;                /*!< Offset: 0x010 ( /W)  Debug Set Clear Exception and Monitor Control Register */
+  __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Register */
+  __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Status Register */
+} CoreDebug_Type;
+
+/* Debug Halting Control and Status Register Definitions */
+#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< \deprecated CoreDebug DHCSR: DBGKEY Position */
+#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< \deprecated CoreDebug DHCSR: DBGKEY Mask */
+
+#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            /*!< \deprecated CoreDebug DHCSR: S_RESTART_ST Position */
+#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos)      /*!< \deprecated CoreDebug DHCSR: S_RESTART_ST Mask */
+
+#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< \deprecated CoreDebug DHCSR: S_RESET_ST Position */
+#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< \deprecated CoreDebug DHCSR: S_RESET_ST Mask */
+
+#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< \deprecated CoreDebug DHCSR: S_RETIRE_ST Position */
+#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< \deprecated CoreDebug DHCSR: S_RETIRE_ST Mask */
+
+#define CoreDebug_DHCSR_S_FPD_Pos          23U                                            /*!< \deprecated CoreDebug DHCSR: S_FPD Position */
+#define CoreDebug_DHCSR_S_FPD_Msk          (1UL << CoreDebug_DHCSR_S_FPD_Pos)             /*!< \deprecated CoreDebug DHCSR: S_FPD Mask */
+
+#define CoreDebug_DHCSR_S_SUIDE_Pos        22U                                            /*!< \deprecated CoreDebug DHCSR: S_SUIDE Position */
+#define CoreDebug_DHCSR_S_SUIDE_Msk        (1UL << CoreDebug_DHCSR_S_SUIDE_Pos)           /*!< \deprecated CoreDebug DHCSR: S_SUIDE Mask */
+
+#define CoreDebug_DHCSR_S_NSUIDE_Pos       21U                                            /*!< \deprecated CoreDebug DHCSR: S_NSUIDE Position */
+#define CoreDebug_DHCSR_S_NSUIDE_Msk       (1UL << CoreDebug_DHCSR_S_NSUIDE_Pos)          /*!< \deprecated CoreDebug DHCSR: S_NSUIDE Mask */
+
+#define CoreDebug_DHCSR_S_SDE_Pos          20U                                            /*!< \deprecated CoreDebug DHCSR: S_SDE Position */
+#define CoreDebug_DHCSR_S_SDE_Msk          (1UL << CoreDebug_DHCSR_S_SDE_Pos)             /*!< \deprecated CoreDebug DHCSR: S_SDE Mask */
+
+#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< \deprecated CoreDebug DHCSR: S_LOCKUP Position */
+#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< \deprecated CoreDebug DHCSR: S_LOCKUP Mask */
+
+#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< \deprecated CoreDebug DHCSR: S_SLEEP Position */
+#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< \deprecated CoreDebug DHCSR: S_SLEEP Mask */
+
+#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< \deprecated CoreDebug DHCSR: S_HALT Position */
+#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< \deprecated CoreDebug DHCSR: S_HALT Mask */
+
+#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< \deprecated CoreDebug DHCSR: S_REGRDY Position */
+#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< \deprecated CoreDebug DHCSR: S_REGRDY Mask */
+
+#define CoreDebug_DHCSR_C_PMOV_Pos          6U                                            /*!< \deprecated CoreDebug DHCSR: C_PMOV Position */
+#define CoreDebug_DHCSR_C_PMOV_Msk         (1UL << CoreDebug_DHCSR_C_PMOV_Pos)            /*!< \deprecated CoreDebug DHCSR: C_PMOV Mask */
+
+#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< \deprecated CoreDebug DHCSR: C_SNAPSTALL Position */
+#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< \deprecated CoreDebug DHCSR: C_SNAPSTALL Mask */
+
+#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< \deprecated CoreDebug DHCSR: C_MASKINTS Position */
+#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< \deprecated CoreDebug DHCSR: C_MASKINTS Mask */
+
+#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< \deprecated CoreDebug DHCSR: C_STEP Position */
+#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< \deprecated CoreDebug DHCSR: C_STEP Mask */
+
+#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< \deprecated CoreDebug DHCSR: C_HALT Position */
+#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< \deprecated CoreDebug DHCSR: C_HALT Mask */
+
+#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< \deprecated CoreDebug DHCSR: C_DEBUGEN Position */
+#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< \deprecated CoreDebug DHCSR: C_DEBUGEN Mask */
+
+/* Debug Core Register Selector Register Definitions */
+#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< \deprecated CoreDebug DCRSR: REGWnR Position */
+#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< \deprecated CoreDebug DCRSR: REGWnR Mask */
+
+#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< \deprecated CoreDebug DCRSR: REGSEL Position */
+#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< \deprecated CoreDebug DCRSR: REGSEL Mask */
+
+/* Debug Exception and Monitor Control Register Definitions */
+#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< \deprecated CoreDebug DEMCR: TRCENA Position */
+#define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< \deprecated CoreDebug DEMCR: TRCENA Mask */
+
+#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< \deprecated CoreDebug DEMCR: MON_REQ Position */
+#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< \deprecated CoreDebug DEMCR: MON_REQ Mask */
+
+#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< \deprecated CoreDebug DEMCR: MON_STEP Position */
+#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< \deprecated CoreDebug DEMCR: MON_STEP Mask */
+
+#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< \deprecated CoreDebug DEMCR: MON_PEND Position */
+#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< \deprecated CoreDebug DEMCR: MON_PEND Mask */
+
+#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< \deprecated CoreDebug DEMCR: MON_EN Position */
+#define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< \deprecated CoreDebug DEMCR: MON_EN Mask */
+
+#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< \deprecated CoreDebug DEMCR: VC_HARDERR Position */
+#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< \deprecated CoreDebug DEMCR: VC_HARDERR Mask */
+
+#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< \deprecated CoreDebug DEMCR: VC_INTERR Position */
+#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< \deprecated CoreDebug DEMCR: VC_INTERR Mask */
+
+#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< \deprecated CoreDebug DEMCR: VC_BUSERR Position */
+#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< \deprecated CoreDebug DEMCR: VC_BUSERR Mask */
+
+#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< \deprecated CoreDebug DEMCR: VC_STATERR Position */
+#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< \deprecated CoreDebug DEMCR: VC_STATERR Mask */
+
+#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< \deprecated CoreDebug DEMCR: VC_CHKERR Position */
+#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< \deprecated CoreDebug DEMCR: VC_CHKERR Mask */
+
+#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< \deprecated CoreDebug DEMCR: VC_NOCPERR Position */
+#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< \deprecated CoreDebug DEMCR: VC_NOCPERR Mask */
+
+#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< \deprecated CoreDebug DEMCR: VC_MMERR Position */
+#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< \deprecated CoreDebug DEMCR: VC_MMERR Mask */
+
+#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< \deprecated CoreDebug DEMCR: VC_CORERESET Position */
+#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< \deprecated CoreDebug DEMCR: VC_CORERESET Mask */
+
+/* Debug Set Clear Exception and Monitor Control Register Definitions */
+#define CoreDebug_DSCEMCR_CLR_MON_REQ_Pos  19U                                            /*!< \deprecated CoreDebug DSCEMCR: CLR_MON_REQ, Position */
+#define CoreDebug_DSCEMCR_CLR_MON_REQ_Msk  (1UL << CoreDebug_DSCEMCR_CLR_MON_REQ_Pos)     /*!< \deprecated CoreDebug DSCEMCR: CLR_MON_REQ, Mask */
+
+#define CoreDebug_DSCEMCR_CLR_MON_PEND_Pos 17U                                            /*!< \deprecated CoreDebug DSCEMCR: CLR_MON_PEND, Position */
+#define CoreDebug_DSCEMCR_CLR_MON_PEND_Msk (1UL << CoreDebug_DSCEMCR_CLR_MON_PEND_Pos)    /*!< \deprecated CoreDebug DSCEMCR: CLR_MON_PEND, Mask */
+
+#define CoreDebug_DSCEMCR_SET_MON_REQ_Pos   3U                                            /*!< \deprecated CoreDebug DSCEMCR: SET_MON_REQ, Position */
+#define CoreDebug_DSCEMCR_SET_MON_REQ_Msk  (1UL << CoreDebug_DSCEMCR_SET_MON_REQ_Pos)     /*!< \deprecated CoreDebug DSCEMCR: SET_MON_REQ, Mask */
+
+#define CoreDebug_DSCEMCR_SET_MON_PEND_Pos  1U                                            /*!< \deprecated CoreDebug DSCEMCR: SET_MON_PEND, Position */
+#define CoreDebug_DSCEMCR_SET_MON_PEND_Msk (1UL << CoreDebug_DSCEMCR_SET_MON_PEND_Pos)    /*!< \deprecated CoreDebug DSCEMCR: SET_MON_PEND, Mask */
+
+/* Debug Authentication Control Register Definitions */
+#define CoreDebug_DAUTHCTRL_UIDEN_Pos      10U                                            /*!< \deprecated CoreDebug DAUTHCTRL: UIDEN, Position */
+#define CoreDebug_DAUTHCTRL_UIDEN_Msk      (1UL << CoreDebug_DAUTHCTRL_UIDEN_Pos)         /*!< \deprecated CoreDebug DAUTHCTRL: UIDEN, Mask */
+
+#define CoreDebug_DAUTHCTRL_UIDAPEN_Pos     9U                                            /*!< \deprecated CoreDebug DAUTHCTRL: UIDAPEN, Position */
+#define CoreDebug_DAUTHCTRL_UIDAPEN_Msk    (1UL << CoreDebug_DAUTHCTRL_UIDAPEN_Pos)       /*!< \deprecated CoreDebug DAUTHCTRL: UIDAPEN, Mask */
+
+#define CoreDebug_DAUTHCTRL_FSDMA_Pos       8U                                            /*!< \deprecated CoreDebug DAUTHCTRL: FSDMA, Position */
+#define CoreDebug_DAUTHCTRL_FSDMA_Msk      (1UL << CoreDebug_DAUTHCTRL_FSDMA_Pos)         /*!< \deprecated CoreDebug DAUTHCTRL: FSDMA, Mask */
+
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            /*!< \deprecated CoreDebug DAUTHCTRL: INTSPNIDEN, Position */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    /*!< \deprecated CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */
+
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            /*!< \deprecated CoreDebug DAUTHCTRL: SPNIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    /*!< \deprecated CoreDebug DAUTHCTRL: SPNIDENSEL Mask */
+
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            /*!< \deprecated CoreDebug DAUTHCTRL: INTSPIDEN Position */
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     /*!< \deprecated CoreDebug DAUTHCTRL: INTSPIDEN Mask */
+
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            /*!< \deprecated CoreDebug DAUTHCTRL: SPIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< \deprecated CoreDebug DAUTHCTRL: SPIDENSEL Mask */
+
+/* Debug Security Control and Status Register Definitions */
+#define CoreDebug_DSCSR_CDS_Pos            16U                                            /*!< \deprecated CoreDebug DSCSR: CDS Position */
+#define CoreDebug_DSCSR_CDS_Msk            (1UL << CoreDebug_DSCSR_CDS_Pos)               /*!< \deprecated CoreDebug DSCSR: CDS Mask */
+
+#define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            /*!< \deprecated CoreDebug DSCSR: SBRSEL Position */
+#define CoreDebug_DSCSR_SBRSEL_Msk         (1UL << CoreDebug_DSCSR_SBRSEL_Pos)            /*!< \deprecated CoreDebug DSCSR: SBRSEL Mask */
+
+#define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            /*!< \deprecated CoreDebug DSCSR: SBRSELEN Position */
+#define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/)      /*!< \deprecated CoreDebug DSCSR: SBRSELEN Mask */
+
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DCB       Debug Control Block
+  \brief    Type definitions for the Debug Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Debug Control Block Registers (DCB).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+  __OM  uint32_t DSCEMCR;                /*!< Offset: 0x010 ( /W)  Debug Set Clear Exception and Monitor Control Register */
+  __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Register */
+  __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Status Register */
+} DCB_Type;
+
+/* DHCSR, Debug Halting Control and Status Register Definitions */
+#define DCB_DHCSR_DBGKEY_Pos               16U                                            /*!< DCB DHCSR: Debug key Position */
+#define DCB_DHCSR_DBGKEY_Msk               (0xFFFFUL << DCB_DHCSR_DBGKEY_Pos)             /*!< DCB DHCSR: Debug key Mask */
+
+#define DCB_DHCSR_S_RESTART_ST_Pos         26U                                            /*!< DCB DHCSR: Restart sticky status Position */
+#define DCB_DHCSR_S_RESTART_ST_Msk         (0x1UL << DCB_DHCSR_S_RESTART_ST_Pos)          /*!< DCB DHCSR: Restart sticky status Mask */
+
+#define DCB_DHCSR_S_RESET_ST_Pos           25U                                            /*!< DCB DHCSR: Reset sticky status Position */
+#define DCB_DHCSR_S_RESET_ST_Msk           (0x1UL << DCB_DHCSR_S_RESET_ST_Pos)            /*!< DCB DHCSR: Reset sticky status Mask */
+
+#define DCB_DHCSR_S_RETIRE_ST_Pos          24U                                            /*!< DCB DHCSR: Retire sticky status Position */
+#define DCB_DHCSR_S_RETIRE_ST_Msk          (0x1UL << DCB_DHCSR_S_RETIRE_ST_Pos)           /*!< DCB DHCSR: Retire sticky status Mask */
+
+#define DCB_DHCSR_S_FPD_Pos                23U                                            /*!< DCB DHCSR: Floating-point registers Debuggable Position */
+#define DCB_DHCSR_S_FPD_Msk                (0x1UL << DCB_DHCSR_S_FPD_Pos)                 /*!< DCB DHCSR: Floating-point registers Debuggable Mask */
+
+#define DCB_DHCSR_S_SUIDE_Pos              22U                                            /*!< DCB DHCSR: Secure unprivileged halting debug enabled Position */
+#define DCB_DHCSR_S_SUIDE_Msk              (0x1UL << DCB_DHCSR_S_SUIDE_Pos)               /*!< DCB DHCSR: Secure unprivileged halting debug enabled Mask */
+
+#define DCB_DHCSR_S_NSUIDE_Pos             21U                                            /*!< DCB DHCSR: Non-secure unprivileged halting debug enabled Position */
+#define DCB_DHCSR_S_NSUIDE_Msk             (0x1UL << DCB_DHCSR_S_NSUIDE_Pos)              /*!< DCB DHCSR: Non-secure unprivileged halting debug enabled Mask */
+
+#define DCB_DHCSR_S_SDE_Pos                20U                                            /*!< DCB DHCSR: Secure debug enabled Position */
+#define DCB_DHCSR_S_SDE_Msk                (0x1UL << DCB_DHCSR_S_SDE_Pos)                 /*!< DCB DHCSR: Secure debug enabled Mask */
+
+#define DCB_DHCSR_S_LOCKUP_Pos             19U                                            /*!< DCB DHCSR: Lockup status Position */
+#define DCB_DHCSR_S_LOCKUP_Msk             (0x1UL << DCB_DHCSR_S_LOCKUP_Pos)              /*!< DCB DHCSR: Lockup status Mask */
+
+#define DCB_DHCSR_S_SLEEP_Pos              18U                                            /*!< DCB DHCSR: Sleeping status Position */
+#define DCB_DHCSR_S_SLEEP_Msk              (0x1UL << DCB_DHCSR_S_SLEEP_Pos)               /*!< DCB DHCSR: Sleeping status Mask */
+
+#define DCB_DHCSR_S_HALT_Pos               17U                                            /*!< DCB DHCSR: Halted status Position */
+#define DCB_DHCSR_S_HALT_Msk               (0x1UL << DCB_DHCSR_S_HALT_Pos)                /*!< DCB DHCSR: Halted status Mask */
+
+#define DCB_DHCSR_S_REGRDY_Pos             16U                                            /*!< DCB DHCSR: Register ready status Position */
+#define DCB_DHCSR_S_REGRDY_Msk             (0x1UL << DCB_DHCSR_S_REGRDY_Pos)              /*!< DCB DHCSR: Register ready status Mask */
+
+#define DCB_DHCSR_C_PMOV_Pos                6U                                            /*!< DCB DHCSR: Halt on PMU overflow control Position */
+#define DCB_DHCSR_C_PMOV_Msk               (0x1UL << DCB_DHCSR_C_PMOV_Pos)                /*!< DCB DHCSR: Halt on PMU overflow control Mask */
+
+#define DCB_DHCSR_C_SNAPSTALL_Pos           5U                                            /*!< DCB DHCSR: Snap stall control Position */
+#define DCB_DHCSR_C_SNAPSTALL_Msk          (0x1UL << DCB_DHCSR_C_SNAPSTALL_Pos)           /*!< DCB DHCSR: Snap stall control Mask */
+
+#define DCB_DHCSR_C_MASKINTS_Pos            3U                                            /*!< DCB DHCSR: Mask interrupts control Position */
+#define DCB_DHCSR_C_MASKINTS_Msk           (0x1UL << DCB_DHCSR_C_MASKINTS_Pos)            /*!< DCB DHCSR: Mask interrupts control Mask */
+
+#define DCB_DHCSR_C_STEP_Pos                2U                                            /*!< DCB DHCSR: Step control Position */
+#define DCB_DHCSR_C_STEP_Msk               (0x1UL << DCB_DHCSR_C_STEP_Pos)                /*!< DCB DHCSR: Step control Mask */
+
+#define DCB_DHCSR_C_HALT_Pos                1U                                            /*!< DCB DHCSR: Halt control Position */
+#define DCB_DHCSR_C_HALT_Msk               (0x1UL << DCB_DHCSR_C_HALT_Pos)                /*!< DCB DHCSR: Halt control Mask */
+
+#define DCB_DHCSR_C_DEBUGEN_Pos             0U                                            /*!< DCB DHCSR: Debug enable control Position */
+#define DCB_DHCSR_C_DEBUGEN_Msk            (0x1UL /*<< DCB_DHCSR_C_DEBUGEN_Pos*/)         /*!< DCB DHCSR: Debug enable control Mask */
+
+/* DCRSR, Debug Core Register Select Register Definitions */
+#define DCB_DCRSR_REGWnR_Pos               16U                                            /*!< DCB DCRSR: Register write/not-read Position */
+#define DCB_DCRSR_REGWnR_Msk               (0x1UL << DCB_DCRSR_REGWnR_Pos)                /*!< DCB DCRSR: Register write/not-read Mask */
+
+#define DCB_DCRSR_REGSEL_Pos                0U                                            /*!< DCB DCRSR: Register selector Position */
+#define DCB_DCRSR_REGSEL_Msk               (0x7FUL /*<< DCB_DCRSR_REGSEL_Pos*/)           /*!< DCB DCRSR: Register selector Mask */
+
+/* DCRDR, Debug Core Register Data Register Definitions */
+#define DCB_DCRDR_DBGTMP_Pos                0U                                            /*!< DCB DCRDR: Data temporary buffer Position */
+#define DCB_DCRDR_DBGTMP_Msk               (0xFFFFFFFFUL /*<< DCB_DCRDR_DBGTMP_Pos*/)     /*!< DCB DCRDR: Data temporary buffer Mask */
+
+/* DEMCR, Debug Exception and Monitor Control Register Definitions */
+#define DCB_DEMCR_TRCENA_Pos               24U                                            /*!< DCB DEMCR: Trace enable Position */
+#define DCB_DEMCR_TRCENA_Msk               (0x1UL << DCB_DEMCR_TRCENA_Pos)                /*!< DCB DEMCR: Trace enable Mask */
+
+#define DCB_DEMCR_MONPRKEY_Pos             23U                                            /*!< DCB DEMCR: Monitor pend req key Position */
+#define DCB_DEMCR_MONPRKEY_Msk             (0x1UL << DCB_DEMCR_MONPRKEY_Pos)              /*!< DCB DEMCR: Monitor pend req key Mask */
+
+#define DCB_DEMCR_UMON_EN_Pos              21U                                            /*!< DCB DEMCR: Unprivileged monitor enable Position */
+#define DCB_DEMCR_UMON_EN_Msk              (0x1UL << DCB_DEMCR_UMON_EN_Pos)               /*!< DCB DEMCR: Unprivileged monitor enable Mask */
+
+#define DCB_DEMCR_SDME_Pos                 20U                                            /*!< DCB DEMCR: Secure DebugMonitor enable Position */
+#define DCB_DEMCR_SDME_Msk                 (0x1UL << DCB_DEMCR_SDME_Pos)                  /*!< DCB DEMCR: Secure DebugMonitor enable Mask */
+
+#define DCB_DEMCR_MON_REQ_Pos              19U                                            /*!< DCB DEMCR: Monitor request Position */
+#define DCB_DEMCR_MON_REQ_Msk              (0x1UL << DCB_DEMCR_MON_REQ_Pos)               /*!< DCB DEMCR: Monitor request Mask */
+
+#define DCB_DEMCR_MON_STEP_Pos             18U                                            /*!< DCB DEMCR: Monitor step Position */
+#define DCB_DEMCR_MON_STEP_Msk             (0x1UL << DCB_DEMCR_MON_STEP_Pos)              /*!< DCB DEMCR: Monitor step Mask */
+
+#define DCB_DEMCR_MON_PEND_Pos             17U                                            /*!< DCB DEMCR: Monitor pend Position */
+#define DCB_DEMCR_MON_PEND_Msk             (0x1UL << DCB_DEMCR_MON_PEND_Pos)              /*!< DCB DEMCR: Monitor pend Mask */
+
+#define DCB_DEMCR_MON_EN_Pos               16U                                            /*!< DCB DEMCR: Monitor enable Position */
+#define DCB_DEMCR_MON_EN_Msk               (0x1UL << DCB_DEMCR_MON_EN_Pos)                /*!< DCB DEMCR: Monitor enable Mask */
+
+#define DCB_DEMCR_VC_SFERR_Pos             11U                                            /*!< DCB DEMCR: Vector Catch SecureFault Position */
+#define DCB_DEMCR_VC_SFERR_Msk             (0x1UL << DCB_DEMCR_VC_SFERR_Pos)              /*!< DCB DEMCR: Vector Catch SecureFault Mask */
+
+#define DCB_DEMCR_VC_HARDERR_Pos           10U                                            /*!< DCB DEMCR: Vector Catch HardFault errors Position */
+#define DCB_DEMCR_VC_HARDERR_Msk           (0x1UL << DCB_DEMCR_VC_HARDERR_Pos)            /*!< DCB DEMCR: Vector Catch HardFault errors Mask */
+
+#define DCB_DEMCR_VC_INTERR_Pos             9U                                            /*!< DCB DEMCR: Vector Catch interrupt errors Position */
+#define DCB_DEMCR_VC_INTERR_Msk            (0x1UL << DCB_DEMCR_VC_INTERR_Pos)             /*!< DCB DEMCR: Vector Catch interrupt errors Mask */
+
+#define DCB_DEMCR_VC_BUSERR_Pos             8U                                            /*!< DCB DEMCR: Vector Catch BusFault errors Position */
+#define DCB_DEMCR_VC_BUSERR_Msk            (0x1UL << DCB_DEMCR_VC_BUSERR_Pos)             /*!< DCB DEMCR: Vector Catch BusFault errors Mask */
+
+#define DCB_DEMCR_VC_STATERR_Pos            7U                                            /*!< DCB DEMCR: Vector Catch state errors Position */
+#define DCB_DEMCR_VC_STATERR_Msk           (0x1UL << DCB_DEMCR_VC_STATERR_Pos)            /*!< DCB DEMCR: Vector Catch state errors Mask */
+
+#define DCB_DEMCR_VC_CHKERR_Pos             6U                                            /*!< DCB DEMCR: Vector Catch check errors Position */
+#define DCB_DEMCR_VC_CHKERR_Msk            (0x1UL << DCB_DEMCR_VC_CHKERR_Pos)             /*!< DCB DEMCR: Vector Catch check errors Mask */
+
+#define DCB_DEMCR_VC_NOCPERR_Pos            5U                                            /*!< DCB DEMCR: Vector Catch NOCP errors Position */
+#define DCB_DEMCR_VC_NOCPERR_Msk           (0x1UL << DCB_DEMCR_VC_NOCPERR_Pos)            /*!< DCB DEMCR: Vector Catch NOCP errors Mask */
+
+#define DCB_DEMCR_VC_MMERR_Pos              4U                                            /*!< DCB DEMCR: Vector Catch MemManage errors Position */
+#define DCB_DEMCR_VC_MMERR_Msk             (0x1UL << DCB_DEMCR_VC_MMERR_Pos)              /*!< DCB DEMCR: Vector Catch MemManage errors Mask */
+
+#define DCB_DEMCR_VC_CORERESET_Pos          0U                                            /*!< DCB DEMCR: Vector Catch Core reset Position */
+#define DCB_DEMCR_VC_CORERESET_Msk         (0x1UL /*<< DCB_DEMCR_VC_CORERESET_Pos*/)      /*!< DCB DEMCR: Vector Catch Core reset Mask */
+
+/* DSCEMCR, Debug Set Clear Exception and Monitor Control Register Definitions */
+#define DCB_DSCEMCR_CLR_MON_REQ_Pos        19U                                            /*!< DCB DSCEMCR: Clear monitor request Position */
+#define DCB_DSCEMCR_CLR_MON_REQ_Msk        (0x1UL << DCB_DSCEMCR_CLR_MON_REQ_Pos)         /*!< DCB DSCEMCR: Clear monitor request Mask */
+
+#define DCB_DSCEMCR_CLR_MON_PEND_Pos       17U                                            /*!< DCB DSCEMCR: Clear monitor pend Position */
+#define DCB_DSCEMCR_CLR_MON_PEND_Msk       (0x1UL << DCB_DSCEMCR_CLR_MON_PEND_Pos)        /*!< DCB DSCEMCR: Clear monitor pend Mask */
+
+#define DCB_DSCEMCR_SET_MON_REQ_Pos         3U                                            /*!< DCB DSCEMCR: Set monitor request Position */
+#define DCB_DSCEMCR_SET_MON_REQ_Msk        (0x1UL << DCB_DSCEMCR_SET_MON_REQ_Pos)         /*!< DCB DSCEMCR: Set monitor request Mask */
+
+#define DCB_DSCEMCR_SET_MON_PEND_Pos        1U                                            /*!< DCB DSCEMCR: Set monitor pend Position */
+#define DCB_DSCEMCR_SET_MON_PEND_Msk       (0x1UL << DCB_DSCEMCR_SET_MON_PEND_Pos)        /*!< DCB DSCEMCR: Set monitor pend Mask */
+
+/* DAUTHCTRL, Debug Authentication Control Register Definitions */
+#define DCB_DAUTHCTRL_UIDEN_Pos            10U                                            /*!< DCB DAUTHCTRL: Unprivileged Invasive Debug Enable Position */
+#define DCB_DAUTHCTRL_UIDEN_Msk            (0x1UL << DCB_DAUTHCTRL_UIDEN_Pos)             /*!< DCB DAUTHCTRL: Unprivileged Invasive Debug Enable Mask */
+
+#define DCB_DAUTHCTRL_UIDAPEN_Pos           9U                                            /*!< DCB DAUTHCTRL: Unprivileged Invasive DAP Access Enable Position */
+#define DCB_DAUTHCTRL_UIDAPEN_Msk          (0x1UL << DCB_DAUTHCTRL_UIDAPEN_Pos)           /*!< DCB DAUTHCTRL: Unprivileged Invasive DAP Access Enable Mask */
+
+#define DCB_DAUTHCTRL_FSDMA_Pos             8U                                            /*!< DCB DAUTHCTRL: Force Secure DebugMonitor Allowed Position */
+#define DCB_DAUTHCTRL_FSDMA_Msk            (0x1UL << DCB_DAUTHCTRL_FSDMA_Pos)             /*!< DCB DAUTHCTRL: Force Secure DebugMonitor Allowed Mask */
+
+#define DCB_DAUTHCTRL_INTSPNIDEN_Pos        3U                                            /*!< DCB DAUTHCTRL: Internal Secure non-invasive debug enable Position */
+#define DCB_DAUTHCTRL_INTSPNIDEN_Msk       (0x1UL << DCB_DAUTHCTRL_INTSPNIDEN_Pos)        /*!< DCB DAUTHCTRL: Internal Secure non-invasive debug enable Mask */
+
+#define DCB_DAUTHCTRL_SPNIDENSEL_Pos        2U                                            /*!< DCB DAUTHCTRL: Secure non-invasive debug enable select Position */
+#define DCB_DAUTHCTRL_SPNIDENSEL_Msk       (0x1UL << DCB_DAUTHCTRL_SPNIDENSEL_Pos)        /*!< DCB DAUTHCTRL: Secure non-invasive debug enable select Mask */
+
+#define DCB_DAUTHCTRL_INTSPIDEN_Pos         1U                                            /*!< DCB DAUTHCTRL: Internal Secure invasive debug enable Position */
+#define DCB_DAUTHCTRL_INTSPIDEN_Msk        (0x1UL << DCB_DAUTHCTRL_INTSPIDEN_Pos)         /*!< DCB DAUTHCTRL: Internal Secure invasive debug enable Mask */
+
+#define DCB_DAUTHCTRL_SPIDENSEL_Pos         0U                                            /*!< DCB DAUTHCTRL: Secure invasive debug enable select Position */
+#define DCB_DAUTHCTRL_SPIDENSEL_Msk        (0x1UL /*<< DCB_DAUTHCTRL_SPIDENSEL_Pos*/)     /*!< DCB DAUTHCTRL: Secure invasive debug enable select Mask */
+
+/* DSCSR, Debug Security Control and Status Register Definitions */
+#define DCB_DSCSR_CDSKEY_Pos               17U                                            /*!< DCB DSCSR: CDS write-enable key Position */
+#define DCB_DSCSR_CDSKEY_Msk               (0x1UL << DCB_DSCSR_CDSKEY_Pos)                /*!< DCB DSCSR: CDS write-enable key Mask */
+
+#define DCB_DSCSR_CDS_Pos                  16U                                            /*!< DCB DSCSR: Current domain Secure Position */
+#define DCB_DSCSR_CDS_Msk                  (0x1UL << DCB_DSCSR_CDS_Pos)                   /*!< DCB DSCSR: Current domain Secure Mask */
+
+#define DCB_DSCSR_SBRSEL_Pos                1U                                            /*!< DCB DSCSR: Secure banked register select Position */
+#define DCB_DSCSR_SBRSEL_Msk               (0x1UL << DCB_DSCSR_SBRSEL_Pos)                /*!< DCB DSCSR: Secure banked register select Mask */
+
+#define DCB_DSCSR_SBRSELEN_Pos              0U                                            /*!< DCB DSCSR: Secure banked register select enable Position */
+#define DCB_DSCSR_SBRSELEN_Msk             (0x1UL /*<< DCB_DSCSR_SBRSELEN_Pos*/)          /*!< DCB DSCSR: Secure banked register select enable Mask */
+
+/*@} end of group CMSIS_DCB */
+
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DIB       Debug Identification Block
+  \brief    Type definitions for the Debug Identification Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Debug Identification Block Registers (DIB).
+ */
+typedef struct
+{
+  __OM  uint32_t DLAR;                   /*!< Offset: 0x000 ( /W)  SCS Software Lock Access Register */
+  __IM  uint32_t DLSR;                   /*!< Offset: 0x004 (R/ )  SCS Software Lock Status Register */
+  __IM  uint32_t DAUTHSTATUS;            /*!< Offset: 0x008 (R/ )  Debug Authentication Status Register */
+  __IM  uint32_t DDEVARCH;               /*!< Offset: 0x00C (R/ )  SCS Device Architecture Register */
+  __IM  uint32_t DDEVTYPE;               /*!< Offset: 0x010 (R/ )  SCS Device Type Register */
+} DIB_Type;
+
+/* DLAR, SCS Software Lock Access Register Definitions */
+#define DIB_DLAR_KEY_Pos                    0U                                            /*!< DIB DLAR: KEY Position */
+#define DIB_DLAR_KEY_Msk                   (0xFFFFFFFFUL /*<< DIB_DLAR_KEY_Pos */)        /*!< DIB DLAR: KEY Mask */
+
+/* DLSR, SCS Software Lock Status Register Definitions */
+#define DIB_DLSR_nTT_Pos                    2U                                            /*!< DIB DLSR: Not thirty-two bit Position */
+#define DIB_DLSR_nTT_Msk                   (0x1UL << DIB_DLSR_nTT_Pos )                   /*!< DIB DLSR: Not thirty-two bit Mask */
+
+#define DIB_DLSR_SLK_Pos                    1U                                            /*!< DIB DLSR: Software Lock status Position */
+#define DIB_DLSR_SLK_Msk                   (0x1UL << DIB_DLSR_SLK_Pos )                   /*!< DIB DLSR: Software Lock status Mask */
+
+#define DIB_DLSR_SLI_Pos                    0U                                            /*!< DIB DLSR: Software Lock implemented Position */
+#define DIB_DLSR_SLI_Msk                   (0x1UL /*<< DIB_DLSR_SLI_Pos*/)                /*!< DIB DLSR: Software Lock implemented Mask */
+
+/* DAUTHSTATUS, Debug Authentication Status Register Definitions */
+#define DIB_DAUTHSTATUS_SUNID_Pos          22U                                            /*!< DIB DAUTHSTATUS: Secure Unprivileged Non-invasive Debug Allowed Position */
+#define DIB_DAUTHSTATUS_SUNID_Msk          (0x3UL << DIB_DAUTHSTATUS_SUNID_Pos )          /*!< DIB DAUTHSTATUS: Secure Unprivileged Non-invasive Debug Allowed Mask */
+
+#define DIB_DAUTHSTATUS_SUID_Pos           20U                                            /*!< DIB DAUTHSTATUS: Secure Unprivileged Invasive Debug Allowed Position */
+#define DIB_DAUTHSTATUS_SUID_Msk           (0x3UL << DIB_DAUTHSTATUS_SUID_Pos )           /*!< DIB DAUTHSTATUS: Secure Unprivileged Invasive Debug Allowed Mask */
+
+#define DIB_DAUTHSTATUS_NSUNID_Pos         18U                                            /*!< DIB DAUTHSTATUS: Non-secure Unprivileged Non-invasive Debug Allo Position */
+#define DIB_DAUTHSTATUS_NSUNID_Msk         (0x3UL << DIB_DAUTHSTATUS_NSUNID_Pos )         /*!< DIB DAUTHSTATUS: Non-secure Unprivileged Non-invasive Debug Allo Mask */
+
+#define DIB_DAUTHSTATUS_NSUID_Pos          16U                                            /*!< DIB DAUTHSTATUS: Non-secure Unprivileged Invasive Debug Allowed Position */
+#define DIB_DAUTHSTATUS_NSUID_Msk          (0x3UL << DIB_DAUTHSTATUS_NSUID_Pos )          /*!< DIB DAUTHSTATUS: Non-secure Unprivileged Invasive Debug Allowed Mask */
+
+#define DIB_DAUTHSTATUS_SNID_Pos            6U                                            /*!< DIB DAUTHSTATUS: Secure Non-invasive Debug Position */
+#define DIB_DAUTHSTATUS_SNID_Msk           (0x3UL << DIB_DAUTHSTATUS_SNID_Pos )           /*!< DIB DAUTHSTATUS: Secure Non-invasive Debug Mask */
+
+#define DIB_DAUTHSTATUS_SID_Pos             4U                                            /*!< DIB DAUTHSTATUS: Secure Invasive Debug Position */
+#define DIB_DAUTHSTATUS_SID_Msk            (0x3UL << DIB_DAUTHSTATUS_SID_Pos )            /*!< DIB DAUTHSTATUS: Secure Invasive Debug Mask */
+
+#define DIB_DAUTHSTATUS_NSNID_Pos           2U                                            /*!< DIB DAUTHSTATUS: Non-secure Non-invasive Debug Position */
+#define DIB_DAUTHSTATUS_NSNID_Msk          (0x3UL << DIB_DAUTHSTATUS_NSNID_Pos )          /*!< DIB DAUTHSTATUS: Non-secure Non-invasive Debug Mask */
+
+#define DIB_DAUTHSTATUS_NSID_Pos            0U                                            /*!< DIB DAUTHSTATUS: Non-secure Invasive Debug Position */
+#define DIB_DAUTHSTATUS_NSID_Msk           (0x3UL /*<< DIB_DAUTHSTATUS_NSID_Pos*/)        /*!< DIB DAUTHSTATUS: Non-secure Invasive Debug Mask */
+
+/* DDEVARCH, SCS Device Architecture Register Definitions */
+#define DIB_DDEVARCH_ARCHITECT_Pos         21U                                            /*!< DIB DDEVARCH: Architect Position */
+#define DIB_DDEVARCH_ARCHITECT_Msk         (0x7FFUL << DIB_DDEVARCH_ARCHITECT_Pos )       /*!< DIB DDEVARCH: Architect Mask */
+
+#define DIB_DDEVARCH_PRESENT_Pos           20U                                            /*!< DIB DDEVARCH: DEVARCH Present Position */
+#define DIB_DDEVARCH_PRESENT_Msk           (0x1FUL << DIB_DDEVARCH_PRESENT_Pos )          /*!< DIB DDEVARCH: DEVARCH Present Mask */
+
+#define DIB_DDEVARCH_REVISION_Pos          16U                                            /*!< DIB DDEVARCH: Revision Position */
+#define DIB_DDEVARCH_REVISION_Msk          (0xFUL << DIB_DDEVARCH_REVISION_Pos )          /*!< DIB DDEVARCH: Revision Mask */
+
+#define DIB_DDEVARCH_ARCHVER_Pos           12U                                            /*!< DIB DDEVARCH: Architecture Version Position */
+#define DIB_DDEVARCH_ARCHVER_Msk           (0xFUL << DIB_DDEVARCH_ARCHVER_Pos )           /*!< DIB DDEVARCH: Architecture Version Mask */
+
+#define DIB_DDEVARCH_ARCHPART_Pos           0U                                            /*!< DIB DDEVARCH: Architecture Part Position */
+#define DIB_DDEVARCH_ARCHPART_Msk          (0xFFFUL /*<< DIB_DDEVARCH_ARCHPART_Pos*/)     /*!< DIB DDEVARCH: Architecture Part Mask */
+
+/* DDEVTYPE, SCS Device Type Register Definitions */
+#define DIB_DDEVTYPE_SUB_Pos                4U                                            /*!< DIB DDEVTYPE: Sub-type Position */
+#define DIB_DDEVTYPE_SUB_Msk               (0xFUL << DIB_DDEVTYPE_SUB_Pos )               /*!< DIB DDEVTYPE: Sub-type Mask */
+
+#define DIB_DDEVTYPE_MAJOR_Pos              0U                                            /*!< DIB DDEVTYPE: Major type Position */
+#define DIB_DDEVTYPE_MAJOR_Msk             (0xFUL /*<< DIB_DDEVTYPE_MAJOR_Pos*/)          /*!< DIB DDEVTYPE: Major type Mask */
+
+
+/*@} end of group CMSIS_DIB */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+  #define SCS_BASE            (0xE000E000UL)                             /*!< System Control Space Base Address */
+  #define ITM_BASE            (0xE0000000UL)                             /*!< ITM Base Address */
+  #define DWT_BASE            (0xE0001000UL)                             /*!< DWT Base Address */
+  #define MEMSYSCTL_BASE      (0xE001E000UL)                             /*!< Memory System Control Base Address */
+  #define ERRBNK_BASE         (0xE001E100UL)                             /*!< Error Banking Base Address */
+  #define PWRMODCTL_BASE      (0xE001E300UL)                             /*!< Power Mode Control Base Address */
+  #define EWIC_BASE           (0xE001E400UL)                             /*!< External Wakeup Interrupt Controller Base Address */
+  #define PRCCFGINF_BASE      (0xE001E700UL)                             /*!< Processor Configuration Information Base Address */
+  #define STL_BASE            (0xE001E800UL)                             /*!< Software Test Library Base Address */
+  #define TPI_BASE            (0xE0040000UL)                             /*!< TPI Base Address */
+  #define CoreDebug_BASE      (0xE000EDF0UL)                             /*!< \deprecated Core Debug Base Address */
+  #define DCB_BASE            (0xE000EDF0UL)                             /*!< DCB Base Address */
+  #define DIB_BASE            (0xE000EFB0UL)                             /*!< DIB Base Address */
+  #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     /*!< SysTick Base Address */
+  #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     /*!< NVIC Base Address */
+  #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     /*!< System Control Block Base Address */
+
+  #define ICB                 ((ICB_Type       *)     SCS_BASE         ) /*!< System control Register not in SCB */
+  #define SCB                 ((SCB_Type       *)     SCB_BASE         ) /*!< SCB configuration struct */
+  #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) /*!< SysTick configuration struct */
+  #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) /*!< NVIC configuration struct */
+  #define ITM                 ((ITM_Type       *)     ITM_BASE         ) /*!< ITM configuration struct */
+  #define DWT                 ((DWT_Type       *)     DWT_BASE         ) /*!< DWT configuration struct */
+  #define TPI                 ((TPI_Type       *)     TPI_BASE         ) /*!< TPI configuration struct */
+  #define MEMSYSCTL           ((MemSysCtl_Type *)     MEMSYSCTL_BASE   ) /*!< Memory System Control configuration struct */
+  #define ERRBNK              ((ErrBnk_Type    *)     ERRBNK_BASE      ) /*!< Error Banking configuration struct */
+  #define PWRMODCTL           ((PwrModCtl_Type *)     PWRMODCTL_BASE   ) /*!< Power Mode Control configuration struct */
+  #define EWIC                ((EWIC_Type      *)     EWIC_BASE        ) /*!< EWIC configuration struct */
+  #define PRCCFGINF           ((PrcCfgInf_Type *)     PRCCFGINF_BASE   ) /*!< Processor Configuration Information configuration struct */
+  #define STL                 ((STL_Type       *)     STL_BASE         ) /*!< Software Test Library configuration struct */
+  #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) /*!< \deprecated Core Debug configuration struct */
+  #define DCB                 ((DCB_Type       *)     DCB_BASE         ) /*!< DCB configuration struct */
+  #define DIB                 ((DIB_Type       *)     DIB_BASE         ) /*!< DIB configuration struct */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     /*!< Memory Protection Unit */
+    #define MPU               ((MPU_Type       *)     MPU_BASE         ) /*!< Memory Protection Unit */
+  #endif
+
+  #if defined (__PMU_PRESENT) && (__PMU_PRESENT == 1U)
+    #define PMU_BASE          (0xE0003000UL)                             /*!< PMU Base Address */
+    #define PMU               ((PMU_Type       *)     PMU_BASE         ) /*!< PMU configuration struct */
+  #endif
+
+  #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+    #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     /*!< Security Attribution Unit */
+    #define SAU               ((SAU_Type       *)     SAU_BASE         ) /*!< Security Attribution Unit */
+  #endif
+
+  #define FPU_BASE            (SCS_BASE +  0x0F30UL)                     /*!< Floating Point Unit */
+  #define FPU                 ((FPU_Type       *)     FPU_BASE         ) /*!< Floating Point Unit */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+  #define SCS_BASE_NS         (0xE002E000UL)                             /*!< System Control Space Base Address (non-secure address space) */
+  #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             /*!< \deprecated Core Debug Base Address           (non-secure address space) */
+  #define DCB_BASE_NS         (0xE002EDF0UL)                             /*!< DCB Base Address                  (non-secure address space) */
+  #define DIB_BASE_NS         (0xE002EFB0UL)                             /*!< DIB Base Address                  (non-secure address space) */
+  #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  /*!< SysTick Base Address              (non-secure address space) */
+  #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  /*!< NVIC Base Address                 (non-secure address space) */
+  #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  /*!< System Control Block Base Address (non-secure address space) */
+
+  #define ICB_NS              ((ICB_Type       *)     SCS_BASE_NS      ) /*!< System control Register not in SCB(non-secure address space) */
+  #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) /*!< SCB configuration struct          (non-secure address space) */
+  #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) /*!< SysTick configuration struct      (non-secure address space) */
+  #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) /*!< NVIC configuration struct         (non-secure address space) */
+  #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) /*!< \deprecated Core Debug configuration struct   (non-secure address space) */
+  #define DCB_NS              ((DCB_Type       *)     DCB_BASE_NS      ) /*!< DCB configuration struct          (non-secure address space) */
+  #define DIB_NS              ((DIB_Type       *)     DIB_BASE_NS      ) /*!< DIB configuration struct          (non-secure address space) */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  /*!< Memory Protection Unit            (non-secure address space) */
+    #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) /*!< Memory Protection Unit            (non-secure address space) */
+  #endif
+
+  #define FPU_BASE_NS         (SCS_BASE_NS +  0x0F30UL)                  /*!< Floating Point Unit               (non-secure address space) */
+  #define FPU_NS              ((FPU_Type       *)     FPU_BASE_NS      ) /*!< Floating Point Unit               (non-secure address space) */
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+/*@} */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_register_aliases     Backwards Compatibility Aliases
+  \brief      Register alias definitions for backwards compatibility.
+  @{
+ */
+#define ID_ADR  (ID_AFR)    /*!< SCB Auxiliary Feature Register */
+
+/* 'SCnSCB' is deprecated and replaced by 'ICB' */
+typedef ICB_Type SCnSCB_Type;
+
+/* Auxiliary Control Register Definitions */
+#define SCnSCB_ACTLR_DISCRITAXIRUW_Pos   (ICB_ACTLR_DISCRITAXIRUW_Pos)
+#define SCnSCB_ACTLR_DISCRITAXIRUW_Msk   (ICB_ACTLR_DISCRITAXIRUW_Msk)
+
+#define SCnSCB_ACTLR_DISDI_Pos           (ICB_ACTLR_DISDI_Pos)
+#define SCnSCB_ACTLR_DISDI_Msk           (ICB_ACTLR_DISDI_Msk)
+
+#define SCnSCB_ACTLR_DISCRITAXIRUR_Pos   (ICB_ACTLR_DISCRITAXIRUR_Pos)
+#define SCnSCB_ACTLR_DISCRITAXIRUR_Msk   (ICB_ACTLR_DISCRITAXIRUR_Msk)
+
+#define SCnSCB_ACTLR_EVENTBUSEN_Pos      (ICB_ACTLR_EVENTBUSEN_Pos)
+#define SCnSCB_ACTLR_EVENTBUSEN_Msk      (ICB_ACTLR_EVENTBUSEN_Msk)
+
+#define SCnSCB_ACTLR_EVENTBUSEN_S_Pos    (ICB_ACTLR_EVENTBUSEN_S_Pos)
+#define SCnSCB_ACTLR_EVENTBUSEN_S_Msk    (ICB_ACTLR_EVENTBUSEN_S_Msk)
+
+#define SCnSCB_ACTLR_DISITMATBFLUSH_Pos  (ICB_ACTLR_DISITMATBFLUSH_Pos)
+#define SCnSCB_ACTLR_DISITMATBFLUSH_Msk  (ICB_ACTLR_DISITMATBFLUSH_Msk)
+
+#define SCnSCB_ACTLR_DISNWAMODE_Pos      (ICB_ACTLR_DISNWAMODE_Pos)
+#define SCnSCB_ACTLR_DISNWAMODE_Msk      (ICB_ACTLR_DISNWAMODE_Msk)
+
+#define SCnSCB_ACTLR_FPEXCODIS_Pos       (ICB_ACTLR_FPEXCODIS_Pos)
+#define SCnSCB_ACTLR_FPEXCODIS_Msk       (ICB_ACTLR_FPEXCODIS_Msk)
+
+#define SCnSCB_ACTLR_DISOLAP_Pos         (ICB_ACTLR_DISOLAP_Pos)
+#define SCnSCB_ACTLR_DISOLAP_Msk         (ICB_ACTLR_DISOLAP_Msk)
+
+#define SCnSCB_ACTLR_DISOLAPS_Pos        (ICB_ACTLR_DISOLAPS_Pos)
+#define SCnSCB_ACTLR_DISOLAPS_Msk        (ICB_ACTLR_DISOLAPS_Msk)
+
+#define SCnSCB_ACTLR_DISLOBR_Pos         (ICB_ACTLR_DISLOBR_Pos)
+#define SCnSCB_ACTLR_DISLOBR_Msk         (ICB_ACTLR_DISLOBR_Msk)
+
+#define SCnSCB_ACTLR_DISLO_Pos           (ICB_ACTLR_DISLO_Pos)
+#define SCnSCB_ACTLR_DISLO_Msk           (ICB_ACTLR_DISLO_Msk)
+
+#define SCnSCB_ACTLR_DISLOLEP_Pos        (ICB_ACTLR_DISLOLEP_Pos)
+#define SCnSCB_ACTLR_DISLOLEP_Msk        (ICB_ACTLR_DISLOLEP_Msk)
+
+#define SCnSCB_ACTLR_DISFOLD_Pos         (ICB_ACTLR_DISFOLD_Pos)
+#define SCnSCB_ACTLR_DISFOLD_Msk         (ICB_ACTLR_DISFOLD_Msk)
+
+/* Interrupt Controller Type Register Definitions */
+#define SCnSCB_ICTR_INTLINESNUM_Pos      (ICB_ICTR_INTLINESNUM_Pos)
+#define SCnSCB_ICTR_INTLINESNUM_Msk      (ICB_ICTR_INTLINESNUM_Msk)
+
+#define SCnSCB                           (ICB)
+#define SCnSCB_NS                        (ICB_NS)
+
+/*@} */
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Debug Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+  #define NVIC_GetActive              __NVIC_GetActive
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* Special LR values for Secure/Non-Secure call handling and exception handling                                               */
+
+/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS                   */
+#define FNC_RETURN                 (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch                             */
+
+/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */
+#define EXC_RETURN_PREFIX          (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN value                     */
+#define EXC_RETURN_S               (0x00000040UL)     /* bit [6] stack used to push registers: 0=Non-secure 1=Secure          */
+#define EXC_RETURN_DCRS            (0x00000020UL)     /* bit [5] stacking rules for called registers: 0=skipped 1=saved       */
+#define EXC_RETURN_FTYPE           (0x00000010UL)     /* bit [4] allocate stack for floating-point context: 0=done 1=skipped  */
+#define EXC_RETURN_MODE            (0x00000008UL)     /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */
+#define EXC_RETURN_SPSEL           (0x00000004UL)     /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */
+#define EXC_RETURN_ES              (0x00000001UL)     /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */
+
+/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking                            */
+#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)  /* Value for processors with floating-point extension:                  */
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */
+#else
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     /* Value for processors without floating-point extension                */
+#endif
+
+
+/**
+  \brief   Set Priority Grouping
+  \details Sets the priority grouping field using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
+  SCB->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping
+  \details Reads the priority grouping field from the NVIC Interrupt Controller.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
+{
+  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt
+  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get Interrupt Target State
+  \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+  \return             1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Target State
+  \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Clear Interrupt Target State
+  \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+  __DSB();
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
+                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
+                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Set Priority Grouping (non-secure)
+  \details Sets the non-secure priority grouping field when in secure state using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB_NS->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk));             /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)                      );              /* Insert write key and priority group */
+  SCB_NS->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping (non-secure)
+  \details Reads the priority grouping field from the non-secure NVIC when in secure state.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void)
+{
+  return ((uint32_t)((SCB_NS->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt (non-secure)
+  \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status (non-secure)
+  \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt (non-secure)
+  \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt (non-secure)
+  \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt (non-secure)
+  \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt (non-secure)
+  \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt (non-secure)
+  \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority (non-secure)
+  \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every non-secure processor exception.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority (non-secure)
+  \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC_NS->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+#endif /*  defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+/* ##########################  MPU functions  #################################### */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+
+#include "mpu_armv8.h"
+
+#endif
+
+/* ##########################  PMU functions and events  #################################### */
+
+#if defined (__PMU_PRESENT) && (__PMU_PRESENT == 1U)
+
+#include "pmu_armv8.h"
+
+/**
+  \brief   Cortex-M55 PMU events
+  \note    Architectural PMU events can be found in pmu_armv8.h
+*/
+
+#define ARMCM55_PMU_ECC_ERR                          0xC000             /*!< Any ECC error */
+#define ARMCM55_PMU_ECC_ERR_FATAL                    0xC001             /*!< Any fatal ECC error */
+#define ARMCM55_PMU_ECC_ERR_DCACHE                   0xC010             /*!< Any ECC error in the data cache */
+#define ARMCM55_PMU_ECC_ERR_ICACHE                   0xC011             /*!< Any ECC error in the instruction cache */
+#define ARMCM55_PMU_ECC_ERR_FATAL_DCACHE             0xC012             /*!< Any fatal ECC error in the data cache */
+#define ARMCM55_PMU_ECC_ERR_FATAL_ICACHE             0xC013             /*!< Any fatal ECC error in the instruction cache*/
+#define ARMCM55_PMU_ECC_ERR_DTCM                     0xC020             /*!< Any ECC error in the DTCM */
+#define ARMCM55_PMU_ECC_ERR_ITCM                     0xC021             /*!< Any ECC error in the ITCM */
+#define ARMCM55_PMU_ECC_ERR_FATAL_DTCM               0xC022             /*!< Any fatal ECC error in the DTCM */
+#define ARMCM55_PMU_ECC_ERR_FATAL_ITCM               0xC023             /*!< Any fatal ECC error in the ITCM */
+#define ARMCM55_PMU_PF_LINEFILL                      0xC100             /*!< A prefetcher starts a line-fill */
+#define ARMCM55_PMU_PF_CANCEL                        0xC101             /*!< A prefetcher stops prefetching */
+#define ARMCM55_PMU_PF_DROP_LINEFILL                 0xC102             /*!< A linefill triggered by a prefetcher has been dropped because of lack of buffering */
+#define ARMCM55_PMU_NWAMODE_ENTER                    0xC200             /*!< No write-allocate mode entry */
+#define ARMCM55_PMU_NWAMODE                          0xC201             /*!< Write-allocate store is not allocated into the data cache due to no-write-allocate mode */
+#define ARMCM55_PMU_SAHB_ACCESS                      0xC300             /*!< Read or write access on the S-AHB interface to the TCM */
+#define ARMCM55_PMU_PAHB_ACCESS                      0xC301             /*!< Read or write access to the P-AHB write interface */
+#define ARMCM55_PMU_AXI_WRITE_ACCESS                 0xC302             /*!< Any beat access to M-AXI write interface */
+#define ARMCM55_PMU_AXI_READ_ACCESS                  0xC303             /*!< Any beat access to M-AXI read interface */
+#define ARMCM55_PMU_DOSTIMEOUT_DOUBLE                0xC400             /*!< Denial of Service timeout has fired twice and caused buffers to drain to allow forward progress */
+#define ARMCM55_PMU_DOSTIMEOUT_TRIPLE                0xC401             /*!< Denial of Service timeout has fired three times and blocked the LSU to force forward progress */
+
+#endif
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+  uint32_t mvfr0;
+
+  mvfr0 = FPU->MVFR0;
+  if      ((mvfr0 & (FPU_MVFR0_FPSP_Msk | FPU_MVFR0_FPDP_Msk)) == 0x220U)
+  {
+    return 2U;           /* Double + Single precision FPU */
+  }
+  else if ((mvfr0 & (FPU_MVFR0_FPSP_Msk | FPU_MVFR0_FPDP_Msk)) == 0x020U)
+  {
+    return 1U;           /* Single precision FPU */
+  }
+  else
+  {
+    return 0U;           /* No FPU */
+  }
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+/* ##########################  MVE functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_MveFunctions MVE Functions
+  \brief    Function that provides MVE type.
+  @{
+ */
+
+/**
+  \brief   get MVE type
+  \details returns the MVE type
+  \returns
+   - \b  0: No Vector Extension (MVE)
+   - \b  1: Integer Vector Extension (MVE-I)
+   - \b  2: Floating-point Vector Extension (MVE-F)
+ */
+__STATIC_INLINE uint32_t SCB_GetMVEType(void)
+{
+  const uint32_t mvfr1 = FPU->MVFR1;
+  if      ((mvfr1 & FPU_MVFR1_MVE_Msk) == (0x2U << FPU_MVFR1_MVE_Pos))
+  {
+    return 2U;
+  }
+  else if ((mvfr1 & FPU_MVFR1_MVE_Msk) == (0x1U << FPU_MVFR1_MVE_Pos))
+  {
+    return 1U;
+  }
+  else
+  {
+    return 0U;
+  }
+}
+
+
+/*@} end of CMSIS_Core_MveFunctions */
+
+
+/* ##########################  Cache functions  #################################### */
+
+#if ((defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)) || \
+     (defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)))
+#include "cachel1_armv7.h"
+#endif
+
+
+/* ##########################   SAU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SAUFunctions SAU Functions
+  \brief    Functions that configure the SAU.
+  @{
+ */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+
+/**
+  \brief   Enable SAU
+  \details Enables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Enable(void)
+{
+    SAU->CTRL |=  (SAU_CTRL_ENABLE_Msk);
+}
+
+
+
+/**
+  \brief   Disable SAU
+  \details Disables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Disable(void)
+{
+    SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);
+}
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_SAUFunctions */
+
+
+
+
+/* ##################################    Debug Control function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_DCBFunctions Debug Control Functions
+  \brief    Functions that access the Debug Control Block.
+  @{
+ */
+
+
+/**
+  \brief   Set Debug Authentication Control Register
+  \details writes to Debug Authentication Control register.
+  \param [in]  value  value to be writen.
+ */
+__STATIC_INLINE void DCB_SetAuthCtrl(uint32_t value)
+{
+    __DSB();
+    __ISB();
+    DCB->DAUTHCTRL = value;
+    __DSB();
+    __ISB();
+}
+
+
+/**
+  \brief   Get Debug Authentication Control Register
+  \details Reads Debug Authentication Control register.
+  \return             Debug Authentication Control Register.
+ */
+__STATIC_INLINE uint32_t DCB_GetAuthCtrl(void)
+{
+    return (DCB->DAUTHCTRL);
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Set Debug Authentication Control Register (non-secure)
+  \details writes to non-secure Debug Authentication Control register when in secure state.
+  \param [in]  value  value to be writen
+ */
+__STATIC_INLINE void TZ_DCB_SetAuthCtrl_NS(uint32_t value)
+{
+    __DSB();
+    __ISB();
+    DCB_NS->DAUTHCTRL = value;
+    __DSB();
+    __ISB();
+}
+
+
+/**
+  \brief   Get Debug Authentication Control Register (non-secure)
+  \details Reads non-secure Debug Authentication Control register when in secure state.
+  \return             Debug Authentication Control Register.
+ */
+__STATIC_INLINE uint32_t TZ_DCB_GetAuthCtrl_NS(void)
+{
+    return (DCB_NS->DAUTHCTRL);
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_DCBFunctions */
+
+
+
+
+/* ##################################    Debug Identification function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_DIBFunctions Debug Identification Functions
+  \brief    Functions that access the Debug Identification Block.
+  @{
+ */
+
+
+/**
+  \brief   Get Debug Authentication Status Register
+  \details Reads Debug Authentication Status register.
+  \return             Debug Authentication Status Register.
+ */
+__STATIC_INLINE uint32_t DIB_GetAuthStatus(void)
+{
+    return (DIB->DAUTHSTATUS);
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get Debug Authentication Status Register (non-secure)
+  \details Reads non-secure Debug Authentication Status register when in secure state.
+  \return             Debug Authentication Status Register.
+ */
+__STATIC_INLINE uint32_t TZ_DIB_GetAuthStatus_NS(void)
+{
+    return (DIB_NS->DAUTHSTATUS);
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_DCBFunctions */
+
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   System Tick Configuration (non-secure)
+  \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>TZ_SysTick_Config_NS</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+
+ */
+__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                         /* Reload value impossible */
+  }
+
+  SysTick_NS->LOAD  = (uint32_t)(ticks - 1UL);                            /* set reload register */
+  TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick_NS->VAL   = 0UL;                                                /* Load the SysTick Counter Value */
+  SysTick_NS->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                      SysTick_CTRL_TICKINT_Msk   |
+                      SysTick_CTRL_ENABLE_Msk;                            /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                           /* Function successful */
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+/* ##################################### Debug In/Output function ########################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_core_DebugFunctions ITM Functions
+  \brief    Functions that access the ITM debug interface.
+  @{
+ */
+
+extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receive characters. */
+#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
+
+
+/**
+  \brief   ITM Send Character
+  \details Transmits a character via the ITM channel 0, and
+           \li Just returns when no debugger is connected that has booked the output.
+           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
+  \param [in]     ch  Character to transmit.
+  \returns            Character to transmit.
+ */
+__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
+{
+  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
+      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
+  {
+    while (ITM->PORT[0U].u32 == 0UL)
+    {
+      __NOP();
+    }
+    ITM->PORT[0U].u8 = (uint8_t)ch;
+  }
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Receive Character
+  \details Inputs a character via the external variable \ref ITM_RxBuffer.
+  \return             Received character.
+  \return         -1  No character pending.
+ */
+__STATIC_INLINE int32_t ITM_ReceiveChar (void)
+{
+  int32_t ch = -1;                           /* no character available */
+
+  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
+  {
+    ch = ITM_RxBuffer;
+    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
+  }
+
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Check Character
+  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
+  \return          0  No character available.
+  \return          1  Character available.
+ */
+__STATIC_INLINE int32_t ITM_CheckChar (void)
+{
+
+  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
+  {
+    return (0);                              /* no character available */
+  }
+  else
+  {
+    return (1);                              /*    character available */
+  }
+}
+
+/*@} end of CMSIS_core_DebugFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM55_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm7.h b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm7.h
new file mode 100644
index 0000000..010506e
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm7.h
@@ -0,0 +1,2366 @@
+/**************************************************************************//**
+ * @file     core_cm7.h
+ * @brief    CMSIS Cortex-M7 Core Peripheral Access Layer Header File
+ * @version  V5.1.6
+ * @date     04. June 2021
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_CM7_H_GENERIC
+#define __CORE_CM7_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_M7
+  @{
+ */
+
+#include "cmsis_version.h"
+
+/* CMSIS CM7 definitions */
+#define __CM7_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                  /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __CM7_CMSIS_VERSION_SUB   ( __CM_CMSIS_VERSION_SUB)                  /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __CM7_CMSIS_VERSION       ((__CM7_CMSIS_VERSION_MAIN << 16U) | \
+                                    __CM7_CMSIS_VERSION_SUB           )      /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_M                (7U)                                       /*!< Cortex-M Core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions.
+*/
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_FP
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM7_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_CM7_H_DEPENDANT
+#define __CORE_CM7_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __CM7_REV
+    #define __CM7_REV               0x0000U
+    #warning "__CM7_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __FPU_PRESENT
+    #define __FPU_PRESENT             0U
+    #warning "__FPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __ICACHE_PRESENT
+    #define __ICACHE_PRESENT          0U
+    #warning "__ICACHE_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __DCACHE_PRESENT
+    #define __DCACHE_PRESENT          0U
+    #warning "__DCACHE_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __DTCM_PRESENT
+    #define __DTCM_PRESENT            0U
+    #warning "__DTCM_PRESENT        not defined in device header file; using default!"
+  #endif
+
+  #ifndef __VTOR_PRESENT
+    #define __VTOR_PRESENT             1U
+    #warning "__VTOR_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          3U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group Cortex_M7 */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core Debug Register
+  - Core MPU Register
+  - Core FPU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+#define APSR_Q_Pos                         27U                                            /*!< APSR: Q Position */
+#define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR: Q Mask */
+
+#define APSR_GE_Pos                        16U                                            /*!< APSR: GE Position */
+#define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR: GE Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
+    uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit */
+    uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
+#define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
+
+#define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR: ICI/IT part 2 Position */
+#define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR: ICI/IT part 2 Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_GE_Pos                        16U                                            /*!< xPSR: GE Position */
+#define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR: GE Mask */
+
+#define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR: ICI/IT part 1 Position */
+#define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR: ICI/IT part 1 Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
+    uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
+    uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_FPCA_Pos                    2U                                            /*!< CONTROL: FPCA Position */
+#define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONTROL: FPCA Mask */
+
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[24U];
+  __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RESERVED1[24U];
+  __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[24U];
+  __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[24U];
+  __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
+        uint32_t RESERVED4[56U];
+  __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
+        uint32_t RESERVED5[644U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
+}  NVIC_Type;
+
+/* Software Triggered Interrupt Register Definitions */
+#define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: INTLINESNUM Position */
+#define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+  __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+  __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register */
+  __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
+  __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
+  __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register */
+  __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
+  __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register */
+  __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
+  __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
+  __IM  uint32_t ID_AFR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
+  __IM  uint32_t ID_MFR[4U];             /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
+  __IM  uint32_t ID_ISAR[5U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register */
+        uint32_t RESERVED0[1U];
+  __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
+  __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
+  __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
+  __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
+  __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register */
+        uint32_t RESERVED3[93U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Register */
+        uint32_t RESERVED4[15U];
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1 */
+  __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2 */
+        uint32_t RESERVED5[1U];
+  __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
+        uint32_t RESERVED6[1U];
+  __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU */
+  __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC */
+  __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
+  __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
+  __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
+  __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
+  __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by MVA to PoC */
+  __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by Set-way */
+  __OM  uint32_t BPIALL;                 /*!< Offset: 0x278 ( /W)  Branch Predictor Invalidate All */
+        uint32_t RESERVED7[5U];
+  __IOM uint32_t ITCMCR;                 /*!< Offset: 0x290 (R/W)  Instruction Tightly-Coupled Memory Control Register */
+  __IOM uint32_t DTCMCR;                 /*!< Offset: 0x294 (R/W)  Data Tightly-Coupled Memory Control Registers */
+  __IOM uint32_t AHBPCR;                 /*!< Offset: 0x298 (R/W)  AHBP Control Register */
+  __IOM uint32_t CACR;                   /*!< Offset: 0x29C (R/W)  L1 Cache Control Register */
+  __IOM uint32_t AHBSCR;                 /*!< Offset: 0x2A0 (R/W)  AHB Slave Control Register */
+        uint32_t RESERVED8[1U];
+  __IOM uint32_t ABFSR;                  /*!< Offset: 0x2A8 (R/W)  Auxiliary Bus Fault Status Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB ICSR: NMIPENDSET Position */
+#define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB ICSR: NMIPENDSET Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
+#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Vector Table Offset Register Definitions */
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB AIRCR: PRIGROUP Position */
+#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB AIRCR: PRIGROUP Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+#define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB AIRCR: VECTRESET Position */
+#define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB AIRCR: VECTRESET Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_BP_Pos                      18U                                           /*!< SCB CCR: Branch prediction enable bit Position */
+#define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB CCR: Branch prediction enable bit Mask */
+
+#define SCB_CCR_IC_Pos                      17U                                           /*!< SCB CCR: Instruction cache enable bit Position */
+#define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB CCR: Instruction cache enable bit Mask */
+
+#define SCB_CCR_DC_Pos                      16U                                           /*!< SCB CCR: Cache enable bit Position */
+#define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB CCR: Cache enable bit Mask */
+
+#define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB CCR: STKALIGN Position */
+#define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB CCR: STKALIGN Mask */
+
+#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
+#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
+
+#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
+#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
+#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
+
+#define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB CCR: NONBASETHRDENA Position */
+#define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB CCR: NONBASETHRDENA Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB SHCSR: USGFAULTENA Position */
+#define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB SHCSR: USGFAULTENA Mask */
+
+#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB SHCSR: BUSFAULTENA Position */
+#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB SHCSR: BUSFAULTENA Mask */
+
+#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB SHCSR: MEMFAULTENA Position */
+#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB SHCSR: MEMFAULTENA Mask */
+
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB SHCSR: BUSFAULTPENDED Position */
+#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB SHCSR: BUSFAULTPENDED Mask */
+
+#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB SHCSR: MEMFAULTPENDED Position */
+#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB SHCSR: MEMFAULTPENDED Mask */
+
+#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB SHCSR: USGFAULTPENDED Position */
+#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB SHCSR: USGFAULTPENDED Mask */
+
+#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
+#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
+
+#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
+#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
+
+#define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB SHCSR: MONITORACT Position */
+#define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB SHCSR: MONITORACT Mask */
+
+#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
+#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
+
+#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB SHCSR: USGFAULTACT Position */
+#define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB SHCSR: USGFAULTACT Mask */
+
+#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB SHCSR: BUSFAULTACT Position */
+#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB SHCSR: BUSFAULTACT Mask */
+
+#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB SHCSR: MEMFAULTACT Position */
+#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB SHCSR: MEMFAULTACT Mask */
+
+/* SCB Configurable Fault Status Register Definitions */
+#define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB CFSR: Usage Fault Status Register Position */
+#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB CFSR: Usage Fault Status Register Mask */
+
+#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB CFSR: Bus Fault Status Register Position */
+#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB CFSR: Bus Fault Status Register Mask */
+
+#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
+#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
+
+/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_MMARVALID_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 7U)                 /*!< SCB CFSR (MMFSR): MMARVALID Position */
+#define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB CFSR (MMFSR): MMARVALID Mask */
+
+#define SCB_CFSR_MLSPERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 5U)                 /*!< SCB CFSR (MMFSR): MLSPERR Position */
+#define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB CFSR (MMFSR): MLSPERR Mask */
+
+#define SCB_CFSR_MSTKERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 4U)                 /*!< SCB CFSR (MMFSR): MSTKERR Position */
+#define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB CFSR (MMFSR): MSTKERR Mask */
+
+#define SCB_CFSR_MUNSTKERR_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 3U)                 /*!< SCB CFSR (MMFSR): MUNSTKERR Position */
+#define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */
+
+#define SCB_CFSR_DACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 1U)                 /*!< SCB CFSR (MMFSR): DACCVIOL Position */
+#define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB CFSR (MMFSR): DACCVIOL Mask */
+
+#define SCB_CFSR_IACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 0U)                 /*!< SCB CFSR (MMFSR): IACCVIOL Position */
+#define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB CFSR (MMFSR): IACCVIOL Mask */
+
+/* BusFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB CFSR (BFSR): BFARVALID Position */
+#define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB CFSR (BFSR): BFARVALID Mask */
+
+#define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB CFSR (BFSR): LSPERR Position */
+#define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB CFSR (BFSR): LSPERR Mask */
+
+#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB CFSR (BFSR): STKERR Position */
+#define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB CFSR (BFSR): STKERR Mask */
+
+#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB CFSR (BFSR): UNSTKERR Position */
+#define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB CFSR (BFSR): UNSTKERR Mask */
+
+#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB CFSR (BFSR): IMPRECISERR Position */
+#define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB CFSR (BFSR): IMPRECISERR Mask */
+
+#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB CFSR (BFSR): PRECISERR Position */
+#define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB CFSR (BFSR): PRECISERR Mask */
+
+#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB CFSR (BFSR): IBUSERR Position */
+#define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB CFSR (BFSR): IBUSERR Mask */
+
+/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB CFSR (UFSR): DIVBYZERO Position */
+#define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB CFSR (UFSR): DIVBYZERO Mask */
+
+#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB CFSR (UFSR): UNALIGNED Position */
+#define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB CFSR (UFSR): UNALIGNED Mask */
+
+#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB CFSR (UFSR): NOCP Position */
+#define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB CFSR (UFSR): NOCP Mask */
+
+#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB CFSR (UFSR): INVPC Position */
+#define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB CFSR (UFSR): INVPC Mask */
+
+#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB CFSR (UFSR): INVSTATE Position */
+#define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB CFSR (UFSR): INVSTATE Mask */
+
+#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB CFSR (UFSR): UNDEFINSTR Position */
+#define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */
+
+/* SCB Hard Fault Status Register Definitions */
+#define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
+#define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
+
+#define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB HFSR: FORCED Position */
+#define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB HFSR: FORCED Mask */
+
+#define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB HFSR: VECTTBL Position */
+#define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB HFSR: VECTTBL Mask */
+
+/* SCB Debug Fault Status Register Definitions */
+#define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB DFSR: EXTERNAL Position */
+#define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB DFSR: EXTERNAL Mask */
+
+#define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB DFSR: VCATCH Position */
+#define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB DFSR: VCATCH Mask */
+
+#define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB DFSR: DWTTRAP Position */
+#define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB DFSR: DWTTRAP Mask */
+
+#define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB DFSR: BKPT Position */
+#define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB DFSR: BKPT Mask */
+
+#define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB DFSR: HALTED Position */
+#define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB DFSR: HALTED Mask */
+
+/* SCB Cache Level ID Register Definitions */
+#define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB CLIDR: LoUU Position */
+#define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB CLIDR: LoUU Mask */
+
+#define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB CLIDR: LoC Position */
+#define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB CLIDR: LoC Mask */
+
+/* SCB Cache Type Register Definitions */
+#define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB CTR: Format Position */
+#define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB CTR: Format Mask */
+
+#define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB CTR: CWG Position */
+#define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB CTR: CWG Mask */
+
+#define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB CTR: ERG Position */
+#define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB CTR: ERG Mask */
+
+#define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB CTR: DminLine Position */
+#define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB CTR: DminLine Mask */
+
+#define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB CTR: ImInLine Position */
+#define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB CTR: ImInLine Mask */
+
+/* SCB Cache Size ID Register Definitions */
+#define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB CCSIDR: WT Position */
+#define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB CCSIDR: WT Mask */
+
+#define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB CCSIDR: WB Position */
+#define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB CCSIDR: WB Mask */
+
+#define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB CCSIDR: RA Position */
+#define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB CCSIDR: RA Mask */
+
+#define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB CCSIDR: WA Position */
+#define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB CCSIDR: WA Mask */
+
+#define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB CCSIDR: NumSets Position */
+#define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB CCSIDR: NumSets Mask */
+
+#define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB CCSIDR: Associativity Position */
+#define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB CCSIDR: Associativity Mask */
+
+#define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB CCSIDR: LineSize Position */
+#define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB CCSIDR: LineSize Mask */
+
+/* SCB Cache Size Selection Register Definitions */
+#define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB CSSELR: Level Position */
+#define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB CSSELR: Level Mask */
+
+#define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB CSSELR: InD Position */
+#define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB CSSELR: InD Mask */
+
+/* SCB Software Triggered Interrupt Register Definitions */
+#define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB STIR: INTID Position */
+#define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB STIR: INTID Mask */
+
+/* SCB D-Cache Invalidate by Set-way Register Definitions */
+#define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB DCISW: Way Position */
+#define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB DCISW: Way Mask */
+
+#define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB DCISW: Set Position */
+#define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB DCISW: Set Mask */
+
+/* SCB D-Cache Clean by Set-way Register Definitions */
+#define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB DCCSW: Way Position */
+#define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB DCCSW: Way Mask */
+
+#define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB DCCSW: Set Position */
+#define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB DCCSW: Set Mask */
+
+/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
+#define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB DCCISW: Way Position */
+#define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB DCCISW: Way Mask */
+
+#define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB DCCISW: Set Position */
+#define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB DCCISW: Set Mask */
+
+/* Instruction Tightly-Coupled Memory Control Register Definitions */
+#define SCB_ITCMCR_SZ_Pos                   3U                                            /*!< SCB ITCMCR: SZ Position */
+#define SCB_ITCMCR_SZ_Msk                  (0xFUL << SCB_ITCMCR_SZ_Pos)                   /*!< SCB ITCMCR: SZ Mask */
+
+#define SCB_ITCMCR_RETEN_Pos                2U                                            /*!< SCB ITCMCR: RETEN Position */
+#define SCB_ITCMCR_RETEN_Msk               (1UL << SCB_ITCMCR_RETEN_Pos)                  /*!< SCB ITCMCR: RETEN Mask */
+
+#define SCB_ITCMCR_RMW_Pos                  1U                                            /*!< SCB ITCMCR: RMW Position */
+#define SCB_ITCMCR_RMW_Msk                 (1UL << SCB_ITCMCR_RMW_Pos)                    /*!< SCB ITCMCR: RMW Mask */
+
+#define SCB_ITCMCR_EN_Pos                   0U                                            /*!< SCB ITCMCR: EN Position */
+#define SCB_ITCMCR_EN_Msk                  (1UL /*<< SCB_ITCMCR_EN_Pos*/)                 /*!< SCB ITCMCR: EN Mask */
+
+/* Data Tightly-Coupled Memory Control Register Definitions */
+#define SCB_DTCMCR_SZ_Pos                   3U                                            /*!< SCB DTCMCR: SZ Position */
+#define SCB_DTCMCR_SZ_Msk                  (0xFUL << SCB_DTCMCR_SZ_Pos)                   /*!< SCB DTCMCR: SZ Mask */
+
+#define SCB_DTCMCR_RETEN_Pos                2U                                            /*!< SCB DTCMCR: RETEN Position */
+#define SCB_DTCMCR_RETEN_Msk               (1UL << SCB_DTCMCR_RETEN_Pos)                   /*!< SCB DTCMCR: RETEN Mask */
+
+#define SCB_DTCMCR_RMW_Pos                  1U                                            /*!< SCB DTCMCR: RMW Position */
+#define SCB_DTCMCR_RMW_Msk                 (1UL << SCB_DTCMCR_RMW_Pos)                    /*!< SCB DTCMCR: RMW Mask */
+
+#define SCB_DTCMCR_EN_Pos                   0U                                            /*!< SCB DTCMCR: EN Position */
+#define SCB_DTCMCR_EN_Msk                  (1UL /*<< SCB_DTCMCR_EN_Pos*/)                 /*!< SCB DTCMCR: EN Mask */
+
+/* AHBP Control Register Definitions */
+#define SCB_AHBPCR_SZ_Pos                   1U                                            /*!< SCB AHBPCR: SZ Position */
+#define SCB_AHBPCR_SZ_Msk                  (7UL << SCB_AHBPCR_SZ_Pos)                     /*!< SCB AHBPCR: SZ Mask */
+
+#define SCB_AHBPCR_EN_Pos                   0U                                            /*!< SCB AHBPCR: EN Position */
+#define SCB_AHBPCR_EN_Msk                  (1UL /*<< SCB_AHBPCR_EN_Pos*/)                 /*!< SCB AHBPCR: EN Mask */
+
+/* L1 Cache Control Register Definitions */
+#define SCB_CACR_FORCEWT_Pos                2U                                            /*!< SCB CACR: FORCEWT Position */
+#define SCB_CACR_FORCEWT_Msk               (1UL << SCB_CACR_FORCEWT_Pos)                  /*!< SCB CACR: FORCEWT Mask */
+
+#define SCB_CACR_ECCEN_Pos                  1U                                            /*!< \deprecated SCB CACR: ECCEN Position */
+#define SCB_CACR_ECCEN_Msk                 (1UL << SCB_CACR_ECCEN_Pos)                    /*!< \deprecated SCB CACR: ECCEN Mask */
+
+#define SCB_CACR_ECCDIS_Pos                 1U                                            /*!< SCB CACR: ECCDIS Position */
+#define SCB_CACR_ECCDIS_Msk                (1UL << SCB_CACR_ECCDIS_Pos)                   /*!< SCB CACR: ECCDIS Mask */
+
+#define SCB_CACR_SIWT_Pos                   0U                                            /*!< SCB CACR: SIWT Position */
+#define SCB_CACR_SIWT_Msk                  (1UL /*<< SCB_CACR_SIWT_Pos*/)                 /*!< SCB CACR: SIWT Mask */
+
+/* AHBS Control Register Definitions */
+#define SCB_AHBSCR_INITCOUNT_Pos           11U                                            /*!< SCB AHBSCR: INITCOUNT Position */
+#define SCB_AHBSCR_INITCOUNT_Msk           (0x1FUL << SCB_AHBSCR_INITCOUNT_Pos)           /*!< SCB AHBSCR: INITCOUNT Mask */
+
+#define SCB_AHBSCR_TPRI_Pos                 2U                                            /*!< SCB AHBSCR: TPRI Position */
+#define SCB_AHBSCR_TPRI_Msk                (0x1FFUL << SCB_AHBSCR_TPRI_Pos)               /*!< SCB AHBSCR: TPRI Mask */
+
+#define SCB_AHBSCR_CTL_Pos                  0U                                            /*!< SCB AHBSCR: CTL Position*/
+#define SCB_AHBSCR_CTL_Msk                 (3UL /*<< SCB_AHBSCR_CTL_Pos*/)                /*!< SCB AHBSCR: CTL Mask */
+
+/* Auxiliary Bus Fault Status Register Definitions */
+#define SCB_ABFSR_AXIMTYPE_Pos              8U                                            /*!< SCB ABFSR: AXIMTYPE Position*/
+#define SCB_ABFSR_AXIMTYPE_Msk             (3UL << SCB_ABFSR_AXIMTYPE_Pos)                /*!< SCB ABFSR: AXIMTYPE Mask */
+
+#define SCB_ABFSR_EPPB_Pos                  4U                                            /*!< SCB ABFSR: EPPB Position*/
+#define SCB_ABFSR_EPPB_Msk                 (1UL << SCB_ABFSR_EPPB_Pos)                    /*!< SCB ABFSR: EPPB Mask */
+
+#define SCB_ABFSR_AXIM_Pos                  3U                                            /*!< SCB ABFSR: AXIM Position*/
+#define SCB_ABFSR_AXIM_Msk                 (1UL << SCB_ABFSR_AXIM_Pos)                    /*!< SCB ABFSR: AXIM Mask */
+
+#define SCB_ABFSR_AHBP_Pos                  2U                                            /*!< SCB ABFSR: AHBP Position*/
+#define SCB_ABFSR_AHBP_Msk                 (1UL << SCB_ABFSR_AHBP_Pos)                    /*!< SCB ABFSR: AHBP Mask */
+
+#define SCB_ABFSR_DTCM_Pos                  1U                                            /*!< SCB ABFSR: DTCM Position*/
+#define SCB_ABFSR_DTCM_Msk                 (1UL << SCB_ABFSR_DTCM_Pos)                    /*!< SCB ABFSR: DTCM Mask */
+
+#define SCB_ABFSR_ITCM_Pos                  0U                                            /*!< SCB ABFSR: ITCM Position*/
+#define SCB_ABFSR_ITCM_Msk                 (1UL /*<< SCB_ABFSR_ITCM_Pos*/)                /*!< SCB ABFSR: ITCM Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
+  \brief    Type definitions for the System Control and ID Register not in the SCB
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control and ID Register not in the SCB.
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register */
+  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
+} SCnSCB_Type;
+
+/* Interrupt Controller Type Register Definitions */
+#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: INTLINESNUM Position */
+#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: INTLINESNUM Mask */
+
+/* Auxiliary Control Register Definitions */
+#define SCnSCB_ACTLR_DISDYNADD_Pos         26U                                         /*!< ACTLR: DISDYNADD Position */
+#define SCnSCB_ACTLR_DISDYNADD_Msk         (1UL << SCnSCB_ACTLR_DISDYNADD_Pos)         /*!< ACTLR: DISDYNADD Mask */
+
+#define SCnSCB_ACTLR_DISISSCH1_Pos         21U                                         /*!< ACTLR: DISISSCH1 Position */
+#define SCnSCB_ACTLR_DISISSCH1_Msk         (0x1FUL << SCnSCB_ACTLR_DISISSCH1_Pos)      /*!< ACTLR: DISISSCH1 Mask */
+
+#define SCnSCB_ACTLR_DISDI_Pos             16U                                         /*!< ACTLR: DISDI Position */
+#define SCnSCB_ACTLR_DISDI_Msk             (0x1FUL << SCnSCB_ACTLR_DISDI_Pos)          /*!< ACTLR: DISDI Mask */
+
+#define SCnSCB_ACTLR_DISCRITAXIRUR_Pos     15U                                         /*!< ACTLR: DISCRITAXIRUR Position */
+#define SCnSCB_ACTLR_DISCRITAXIRUR_Msk     (1UL << SCnSCB_ACTLR_DISCRITAXIRUR_Pos)     /*!< ACTLR: DISCRITAXIRUR Mask */
+
+#define SCnSCB_ACTLR_DISBTACALLOC_Pos      14U                                         /*!< ACTLR: DISBTACALLOC Position */
+#define SCnSCB_ACTLR_DISBTACALLOC_Msk      (1UL << SCnSCB_ACTLR_DISBTACALLOC_Pos)      /*!< ACTLR: DISBTACALLOC Mask */
+
+#define SCnSCB_ACTLR_DISBTACREAD_Pos       13U                                         /*!< ACTLR: DISBTACREAD Position */
+#define SCnSCB_ACTLR_DISBTACREAD_Msk       (1UL << SCnSCB_ACTLR_DISBTACREAD_Pos)       /*!< ACTLR: DISBTACREAD Mask */
+
+#define SCnSCB_ACTLR_DISITMATBFLUSH_Pos    12U                                         /*!< ACTLR: DISITMATBFLUSH Position */
+#define SCnSCB_ACTLR_DISITMATBFLUSH_Msk    (1UL << SCnSCB_ACTLR_DISITMATBFLUSH_Pos)    /*!< ACTLR: DISITMATBFLUSH Mask */
+
+#define SCnSCB_ACTLR_DISRAMODE_Pos         11U                                         /*!< ACTLR: DISRAMODE Position */
+#define SCnSCB_ACTLR_DISRAMODE_Msk         (1UL << SCnSCB_ACTLR_DISRAMODE_Pos)         /*!< ACTLR: DISRAMODE Mask */
+
+#define SCnSCB_ACTLR_FPEXCODIS_Pos         10U                                         /*!< ACTLR: FPEXCODIS Position */
+#define SCnSCB_ACTLR_FPEXCODIS_Msk         (1UL << SCnSCB_ACTLR_FPEXCODIS_Pos)         /*!< ACTLR: FPEXCODIS Mask */
+
+#define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: DISFOLD Position */
+#define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: DISFOLD Mask */
+
+#define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: DISMCYCINT Position */
+#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: DISMCYCINT Mask */
+
+/*@} end of group CMSIS_SCnotSCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
+  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
+ */
+typedef struct
+{
+  __OM  union
+  {
+    __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
+    __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
+    __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
+  }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
+        uint32_t RESERVED0[864U];
+  __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
+        uint32_t RESERVED1[15U];
+  __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
+        uint32_t RESERVED2[15U];
+  __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
+        uint32_t RESERVED3[32U];
+        uint32_t RESERVED4[43U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
+        uint32_t RESERVED5[6U];
+  __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */
+  __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */
+  __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */
+  __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */
+  __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */
+  __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */
+  __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */
+  __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */
+  __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */
+  __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */
+  __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */
+  __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */
+} ITM_Type;
+
+/* ITM Trace Privilege Register Definitions */
+#define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
+#define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM TPR: PRIVMASK Mask */
+
+/* ITM Trace Control Register Definitions */
+#define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
+#define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM TCR: BUSY Mask */
+
+#define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM TCR: ATBID Position */
+#define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM TCR: ATBID Mask */
+
+#define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM TCR: Global timestamp frequency Position */
+#define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM TCR: Global timestamp frequency Mask */
+
+#define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM TCR: TSPrescale Position */
+#define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM TCR: TSPrescale Mask */
+
+#define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM TCR: SWOENA Position */
+#define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM TCR: SWOENA Mask */
+
+#define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM TCR: DWTENA Position */
+#define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM TCR: DWTENA Mask */
+
+#define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM TCR: SYNCENA Position */
+#define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM TCR: SYNCENA Mask */
+
+#define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM TCR: TSENA Position */
+#define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM TCR: TSENA Mask */
+
+#define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM TCR: ITM Enable bit Position */
+#define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM TCR: ITM Enable bit Mask */
+
+/* ITM Lock Status Register Definitions */
+#define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM LSR: ByteAcc Position */
+#define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM LSR: ByteAcc Mask */
+
+#define ITM_LSR_Access_Pos                  1U                                            /*!< ITM LSR: Access Position */
+#define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM LSR: Access Mask */
+
+#define ITM_LSR_Present_Pos                 0U                                            /*!< ITM LSR: Present Position */
+#define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM LSR: Present Mask */
+
+/*@}*/ /* end of group CMSIS_ITM */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
+  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
+  __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
+  __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
+  __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Register */
+  __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
+  __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
+  __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Register */
+  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
+  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
+  __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
+  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
+  __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
+  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
+        uint32_t RESERVED1[1U];
+  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
+  __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
+  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
+  __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
+  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
+        uint32_t RESERVED3[981U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 (  W)  Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
+} DWT_Type;
+
+/* DWT Control Register Definitions */
+#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
+#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
+
+#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
+#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
+
+#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
+#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
+
+#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
+#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
+
+#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
+#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
+
+#define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTRL: CYCEVTENA Position */
+#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTRL: CYCEVTENA Mask */
+
+#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTRL: FOLDEVTENA Position */
+#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTRL: FOLDEVTENA Mask */
+
+#define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTRL: LSUEVTENA Position */
+#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTRL: LSUEVTENA Mask */
+
+#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTRL: SLEEPEVTENA Position */
+#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTRL: SLEEPEVTENA Mask */
+
+#define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTRL: EXCEVTENA Position */
+#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTRL: EXCEVTENA Mask */
+
+#define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTRL: CPIEVTENA Position */
+#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTRL: CPIEVTENA Mask */
+
+#define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTRL: EXCTRCENA Position */
+#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTRL: EXCTRCENA Mask */
+
+#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTRL: PCSAMPLENA Position */
+#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTRL: PCSAMPLENA Mask */
+
+#define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTRL: SYNCTAP Position */
+#define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTRL: SYNCTAP Mask */
+
+#define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTRL: CYCTAP Position */
+#define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTRL: CYCTAP Mask */
+
+#define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTRL: POSTINIT Position */
+#define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTRL: POSTINIT Mask */
+
+#define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTRL: POSTPRESET Position */
+#define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTRL: POSTPRESET Mask */
+
+#define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTRL: CYCCNTENA Position */
+#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTRL: CYCCNTENA Mask */
+
+/* DWT CPI Count Register Definitions */
+#define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPICNT: CPICNT Position */
+#define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPICNT: CPICNT Mask */
+
+/* DWT Exception Overhead Count Register Definitions */
+#define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXCCNT: EXCCNT Position */
+#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXCCNT: EXCCNT Mask */
+
+/* DWT Sleep Count Register Definitions */
+#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLEEPCNT: SLEEPCNT Position */
+#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLEEPCNT: SLEEPCNT Mask */
+
+/* DWT LSU Count Register Definitions */
+#define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSUCNT: LSUCNT Position */
+#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSUCNT: LSUCNT Mask */
+
+/* DWT Folded-instruction Count Register Definitions */
+#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOLDCNT: FOLDCNT Position */
+#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOLDCNT: FOLDCNT Mask */
+
+/* DWT Comparator Mask Register Definitions */
+#define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MASK: MASK Position */
+#define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MASK: MASK Mask */
+
+/* DWT Comparator Function Register Definitions */
+#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
+#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
+
+#define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUNCTION: DATAVADDR1 Position */
+#define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUNCTION: DATAVADDR1 Mask */
+
+#define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUNCTION: DATAVADDR0 Position */
+#define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUNCTION: DATAVADDR0 Mask */
+
+#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
+#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
+
+#define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUNCTION: LNK1ENA Position */
+#define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUNCTION: LNK1ENA Mask */
+
+#define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUNCTION: DATAVMATCH Position */
+#define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUNCTION: DATAVMATCH Mask */
+
+#define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUNCTION: CYCMATCH Position */
+#define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUNCTION: CYCMATCH Mask */
+
+#define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUNCTION: EMITRANGE Position */
+#define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUNCTION: EMITRANGE Mask */
+
+#define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUNCTION: FUNCTION Position */
+#define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUNCTION: FUNCTION Mask */
+
+/*@}*/ /* end of group CMSIS_DWT */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
+  \brief    Type definitions for the Trace Port Interface (TPI)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Trace Port Interface Register (TPI).
+ */
+typedef struct
+{
+  __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
+  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Register */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
+        uint32_t RESERVED1[55U];
+  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
+        uint32_t RESERVED2[131U];
+  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
+  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
+  __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counter Register */
+        uint32_t RESERVED3[759U];
+  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
+  __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
+  __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
+        uint32_t RESERVED4[1U];
+  __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
+  __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
+  __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
+        uint32_t RESERVED5[39U];
+  __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
+  __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
+        uint32_t RESERVED7[8U];
+  __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
+} TPI_Type;
+
+/* TPI Asynchronous Clock Prescaler Register Definitions */
+#define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACPR: PRESCALER Position */
+#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACPR: PRESCALER Mask */
+
+/* TPI Selected Pin Protocol Register Definitions */
+#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
+#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
+
+/* TPI Formatter and Flush Status Register Definitions */
+#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
+#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
+
+#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
+#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
+
+#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
+#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
+
+#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
+#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
+
+/* TPI Formatter and Flush Control Register Definitions */
+#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
+#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
+
+#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
+#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
+
+/* TPI TRIGGER Register Definitions */
+#define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRIGGER: TRIGGER Position */
+#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRIGGER: TRIGGER Mask */
+
+/* TPI Integration ETM Data Register Definitions (FIFO0) */
+#define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO0: ITM_ATVALID Position */
+#define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIFO0: ITM_ATVALID Mask */
+
+#define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO0: ITM_bytecount Position */
+#define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIFO0: ITM_bytecount Mask */
+
+#define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO0: ETM_ATVALID Position */
+#define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIFO0: ETM_ATVALID Mask */
+
+#define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO0: ETM_bytecount Position */
+#define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIFO0: ETM_bytecount Mask */
+
+#define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIFO0: ETM2 Position */
+#define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIFO0: ETM2 Mask */
+
+#define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIFO0: ETM1 Position */
+#define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIFO0: ETM1 Mask */
+
+#define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIFO0: ETM0 Position */
+#define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIFO0: ETM0 Mask */
+
+/* TPI ITATBCTR2 Register Definitions */
+#define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITATBCTR2: ATREADY2 Position */
+#define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITATBCTR2: ATREADY2 Mask */
+
+#define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITATBCTR2: ATREADY1 Position */
+#define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITATBCTR2: ATREADY1 Mask */
+
+/* TPI Integration ITM Data Register Definitions (FIFO1) */
+#define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO1: ITM_ATVALID Position */
+#define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIFO1: ITM_ATVALID Mask */
+
+#define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO1: ITM_bytecount Position */
+#define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIFO1: ITM_bytecount Mask */
+
+#define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO1: ETM_ATVALID Position */
+#define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIFO1: ETM_ATVALID Mask */
+
+#define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO1: ETM_bytecount Position */
+#define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIFO1: ETM_bytecount Mask */
+
+#define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIFO1: ITM2 Position */
+#define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIFO1: ITM2 Mask */
+
+#define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIFO1: ITM1 Position */
+#define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIFO1: ITM1 Mask */
+
+#define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIFO1: ITM0 Position */
+#define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIFO1: ITM0 Mask */
+
+/* TPI ITATBCTR0 Register Definitions */
+#define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITATBCTR0: ATREADY2 Position */
+#define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITATBCTR0: ATREADY2 Mask */
+
+#define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITATBCTR0: ATREADY1 Position */
+#define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITATBCTR0: ATREADY1 Mask */
+
+/* TPI Integration Mode Control Register Definitions */
+#define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITCTRL: Mode Position */
+#define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
+
+/* TPI DEVID Register Definitions */
+#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
+#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
+
+#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
+#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
+
+#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
+#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
+
+#define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEVID: MinBufSz Position */
+#define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEVID: MinBufSz Mask */
+
+#define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEVID: AsynClkIn Position */
+#define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEVID: AsynClkIn Mask */
+
+#define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEVID: NrTraceInput Position */
+#define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEVID: NrTraceInput Mask */
+
+/* TPI DEVTYPE Register Definitions */
+#define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
+
+#define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
+/*@}*/ /* end of group CMSIS_TPI */
+
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address Register */
+  __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address Register */
+  __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address Register */
+  __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and Size Register */
+} MPU_Type;
+
+#define MPU_TYPE_RALIASES                  4U
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU RBAR: ADDR Position */
+#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU RBAR: ADDR Mask */
+
+#define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU RBAR: VALID Position */
+#define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU RBAR: VALID Mask */
+
+#define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU RBAR: REGION Position */
+#define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU RBAR: REGION Mask */
+
+/* MPU Region Attribute and Size Register Definitions */
+#define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU RASR: MPU Region Attribute field Position */
+#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU RASR: MPU Region Attribute field Mask */
+
+#define MPU_RASR_XN_Pos                    28U                                            /*!< MPU RASR: ATTRS.XN Position */
+#define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU RASR: ATTRS.XN Mask */
+
+#define MPU_RASR_AP_Pos                    24U                                            /*!< MPU RASR: ATTRS.AP Position */
+#define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU RASR: ATTRS.AP Mask */
+
+#define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU RASR: ATTRS.TEX Position */
+#define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU RASR: ATTRS.TEX Mask */
+
+#define MPU_RASR_S_Pos                     18U                                            /*!< MPU RASR: ATTRS.S Position */
+#define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU RASR: ATTRS.S Mask */
+
+#define MPU_RASR_C_Pos                     17U                                            /*!< MPU RASR: ATTRS.C Position */
+#define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU RASR: ATTRS.C Mask */
+
+#define MPU_RASR_B_Pos                     16U                                            /*!< MPU RASR: ATTRS.B Position */
+#define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU RASR: ATTRS.B Mask */
+
+#define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU RASR: Sub-Region Disable Position */
+#define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU RASR: Sub-Region Disable Mask */
+
+#define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU RASR: Region Size Field Position */
+#define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU RASR: Region Size Field Mask */
+
+#define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU RASR: Region enable bit Position */
+#define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU RASR: Region enable bit Disable Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_FPU     Floating Point Unit (FPU)
+  \brief    Type definitions for the Floating Point Unit (FPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Floating Point Unit (FPU).
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control Register */
+  __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address Register */
+  __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Control Register */
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 */
+  __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 */
+} FPU_Type;
+
+/* Floating-Point Context Control Register Definitions */
+#define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCCR: ASPEN bit Position */
+#define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCCR: ASPEN bit Mask */
+
+#define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCCR: LSPEN Position */
+#define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCCR: LSPEN bit Mask */
+
+#define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCCR: MONRDY Position */
+#define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCCR: MONRDY bit Mask */
+
+#define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCCR: BFRDY Position */
+#define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCCR: BFRDY bit Mask */
+
+#define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCCR: MMRDY Position */
+#define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCCR: MMRDY bit Mask */
+
+#define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCCR: HFRDY Position */
+#define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCCR: HFRDY bit Mask */
+
+#define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCCR: processor mode bit Position */
+#define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCCR: processor mode active bit Mask */
+
+#define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCCR: privilege level bit Position */
+#define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCCR: privilege level bit Mask */
+
+#define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCCR: Lazy state preservation active bit Position */
+#define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCCR: Lazy state preservation active bit Mask */
+
+/* Floating-Point Context Address Register Definitions */
+#define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCAR: ADDRESS bit Position */
+#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCAR: ADDRESS bit Mask */
+
+/* Floating-Point Default Status Control Register Definitions */
+#define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDSCR: AHP bit Position */
+#define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDSCR: AHP bit Mask */
+
+#define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDSCR: DN bit Position */
+#define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDSCR: DN bit Mask */
+
+#define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDSCR: FZ bit Position */
+#define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDSCR: FZ bit Mask */
+
+#define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDSCR: RMode bit Position */
+#define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDSCR: RMode bit Mask */
+
+/* Media and FP Feature Register 0 Definitions */
+#define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR0: FP rounding modes bits Position */
+#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR0: FP rounding modes bits Mask */
+
+#define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR0: Short vectors bits Position */
+#define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR0: Short vectors bits Mask */
+
+#define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR0: Square root bits Position */
+#define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR0: Square root bits Mask */
+
+#define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR0: Divide bits Position */
+#define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR0: Divide bits Mask */
+
+#define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR0: FP exception trapping bits Position */
+#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR0: FP exception trapping bits Mask */
+
+#define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR0: Double-precision bits Position */
+#define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR0: Double-precision bits Mask */
+
+#define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR0: Single-precision bits Position */
+#define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR0: Single-precision bits Mask */
+
+#define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR0: A_SIMD registers bits Position */
+#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR0: A_SIMD registers bits Mask */
+
+/* Media and FP Feature Register 1 Definitions */
+#define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR1: FP fused MAC bits Position */
+#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR1: FP fused MAC bits Mask */
+
+#define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR1: FP HPFP bits Position */
+#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR1: FP HPFP bits Mask */
+
+#define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR1: D_NaN mode bits Position */
+#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR1: D_NaN mode bits Mask */
+
+#define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR1: FtZ mode bits Position */
+#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR1: FtZ mode bits Mask */
+
+/* Media and FP Feature Register 2 Definitions */
+
+#define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR2: VFP Misc bits Position */
+#define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR2: VFP Misc bits Mask */
+
+/*@} end of group CMSIS_FPU */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Type definitions for the Core Debug Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Core Debug Register (CoreDebug).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+} CoreDebug_Type;
+
+/* Debug Halting Control and Status Register Definitions */
+#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< CoreDebug DHCSR: DBGKEY Position */
+#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< CoreDebug DHCSR: DBGKEY Mask */
+
+#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< CoreDebug DHCSR: S_RESET_ST Position */
+#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< CoreDebug DHCSR: S_RESET_ST Mask */
+
+#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
+#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
+
+#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< CoreDebug DHCSR: S_LOCKUP Position */
+#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< CoreDebug DHCSR: S_LOCKUP Mask */
+
+#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< CoreDebug DHCSR: S_SLEEP Position */
+#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< CoreDebug DHCSR: S_SLEEP Mask */
+
+#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< CoreDebug DHCSR: S_HALT Position */
+#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< CoreDebug DHCSR: S_HALT Mask */
+
+#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< CoreDebug DHCSR: S_REGRDY Position */
+#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< CoreDebug DHCSR: S_REGRDY Mask */
+
+#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< CoreDebug DHCSR: C_SNAPSTALL Position */
+#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */
+
+#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< CoreDebug DHCSR: C_MASKINTS Position */
+#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< CoreDebug DHCSR: C_MASKINTS Mask */
+
+#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< CoreDebug DHCSR: C_STEP Position */
+#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< CoreDebug DHCSR: C_STEP Mask */
+
+#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< CoreDebug DHCSR: C_HALT Position */
+#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< CoreDebug DHCSR: C_HALT Mask */
+
+#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< CoreDebug DHCSR: C_DEBUGEN Position */
+#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
+
+/* Debug Core Register Selector Register Definitions */
+#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< CoreDebug DCRSR: REGWnR Position */
+#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< CoreDebug DCRSR: REGWnR Mask */
+
+#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< CoreDebug DCRSR: REGSEL Position */
+#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< CoreDebug DCRSR: REGSEL Mask */
+
+/* Debug Exception and Monitor Control Register Definitions */
+#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< CoreDebug DEMCR: TRCENA Position */
+#define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< CoreDebug DEMCR: TRCENA Mask */
+
+#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< CoreDebug DEMCR: MON_REQ Position */
+#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< CoreDebug DEMCR: MON_REQ Mask */
+
+#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< CoreDebug DEMCR: MON_STEP Position */
+#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< CoreDebug DEMCR: MON_STEP Mask */
+
+#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< CoreDebug DEMCR: MON_PEND Position */
+#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< CoreDebug DEMCR: MON_PEND Mask */
+
+#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< CoreDebug DEMCR: MON_EN Position */
+#define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< CoreDebug DEMCR: MON_EN Mask */
+
+#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< CoreDebug DEMCR: VC_HARDERR Position */
+#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< CoreDebug DEMCR: VC_HARDERR Mask */
+
+#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< CoreDebug DEMCR: VC_INTERR Position */
+#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< CoreDebug DEMCR: VC_INTERR Mask */
+
+#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< CoreDebug DEMCR: VC_BUSERR Position */
+#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< CoreDebug DEMCR: VC_BUSERR Mask */
+
+#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< CoreDebug DEMCR: VC_STATERR Position */
+#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< CoreDebug DEMCR: VC_STATERR Mask */
+
+#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< CoreDebug DEMCR: VC_CHKERR Position */
+#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< CoreDebug DEMCR: VC_CHKERR Mask */
+
+#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< CoreDebug DEMCR: VC_NOCPERR Position */
+#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< CoreDebug DEMCR: VC_NOCPERR Mask */
+
+#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< CoreDebug DEMCR: VC_MMERR Position */
+#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< CoreDebug DEMCR: VC_MMERR Mask */
+
+#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< CoreDebug DEMCR: VC_CORERESET Position */
+#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< CoreDebug DEMCR: VC_CORERESET Mask */
+
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
+#define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
+#define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
+#define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
+#define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address */
+#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
+#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
+#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Base Address */
+
+#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register not in SCB */
+#define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct */
+#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct */
+#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
+#define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct */
+#define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct */
+#define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct */
+#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration struct */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit */
+  #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit */
+#endif
+
+#define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
+#define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
+
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Debug Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+  #define NVIC_GetActive              __NVIC_GetActive
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* The following EXC_RETURN values are saved the LR on exception entry */
+#define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */
+#define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */
+#define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */
+#define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after return, restore floating-point state */
+#define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after return, restore floating-point state  */
+#define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after return, restore floating-point state  */
+
+
+/**
+  \brief   Set Priority Grouping
+  \details Sets the priority grouping field using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
+  SCB->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping
+  \details Reads the priority grouping field from the NVIC Interrupt Controller.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
+{
+  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt
+  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]                >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+  __DSB();
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
+                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
+                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+
+/* ##########################  MPU functions  #################################### */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+
+#include "mpu_armv7.h"
+
+#endif
+
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+  uint32_t mvfr0;
+
+  mvfr0 = SCB->MVFR0;
+  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U)
+  {
+    return 2U;           /* Double + Single precision FPU */
+  }
+  else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
+  {
+    return 1U;           /* Single precision FPU */
+  }
+  else
+  {
+    return 0U;           /* No FPU */
+  }
+}
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+/* ##########################  Cache functions  #################################### */
+
+#if ((defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)) || \
+     (defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)))
+#include "cachel1_armv7.h"
+#endif
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+/* ##################################### Debug In/Output function ########################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_core_DebugFunctions ITM Functions
+  \brief    Functions that access the ITM debug interface.
+  @{
+ */
+
+extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receive characters. */
+#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
+
+
+/**
+  \brief   ITM Send Character
+  \details Transmits a character via the ITM channel 0, and
+           \li Just returns when no debugger is connected that has booked the output.
+           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
+  \param [in]     ch  Character to transmit.
+  \returns            Character to transmit.
+ */
+__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
+{
+  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
+      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
+  {
+    while (ITM->PORT[0U].u32 == 0UL)
+    {
+      __NOP();
+    }
+    ITM->PORT[0U].u8 = (uint8_t)ch;
+  }
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Receive Character
+  \details Inputs a character via the external variable \ref ITM_RxBuffer.
+  \return             Received character.
+  \return         -1  No character pending.
+ */
+__STATIC_INLINE int32_t ITM_ReceiveChar (void)
+{
+  int32_t ch = -1;                           /* no character available */
+
+  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
+  {
+    ch = ITM_RxBuffer;
+    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
+  }
+
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Check Character
+  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
+  \return          0  No character available.
+  \return          1  Character available.
+ */
+__STATIC_INLINE int32_t ITM_CheckChar (void)
+{
+
+  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
+  {
+    return (0);                              /* no character available */
+  }
+  else
+  {
+    return (1);                              /*    character available */
+  }
+}
+
+/*@} end of CMSIS_core_DebugFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM7_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm85.h b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm85.h
new file mode 100644
index 0000000..6046311
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_cm85.h
@@ -0,0 +1,4672 @@
+/**************************************************************************//**
+ * @file     core_cm85.h
+ * @brief    CMSIS Cortex-M85 Core Peripheral Access Layer Header File
+ * @version  V1.0.4
+ * @date     21. April 2022
+ ******************************************************************************/
+/*
+ * Copyright (c) 2022 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include                        /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header                   /* treat file as system include file */
+#elif defined ( __GNUC__ )
+  #pragma GCC diagnostic ignored "-Wpedantic"   /* disable pedantic warning due to unnamed structs/unions */
+#endif
+
+#ifndef __CORE_CM85_H_GENERIC
+#define __CORE_CM85_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup Cortex_M85
+  @{
+ */
+
+#include "cmsis_version.h"
+
+/*  CMSIS CM85 definitions */
+
+#define __CORTEX_M                      (85U)                                 /*!< Cortex-M Core */
+
+#if defined ( __CC_ARM )
+  #error Legacy Arm Compiler does not support Armv8.1-M target architecture.
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_FP
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined(__ARM_FEATURE_DSP)
+    #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED       0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined(__ARM_FEATURE_DSP)
+    #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined(__ARM_FEATURE_DSP)
+    #if defined(__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM85_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_CM85_H_DEPENDANT
+#define __CORE_CM85_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __CM85_REV
+    #define __CM85_REV               0x0001U
+    #warning "__CM85_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __FPU_PRESENT
+    #define __FPU_PRESENT             0U
+    #warning "__FPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #if __FPU_PRESENT != 0U
+    #ifndef __FPU_DP
+      #define __FPU_DP             0U
+      #warning "__FPU_DP not defined in device header file; using default!"
+    #endif
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __ICACHE_PRESENT
+    #define __ICACHE_PRESENT          0U
+    #warning "__ICACHE_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __DCACHE_PRESENT
+    #define __DCACHE_PRESENT          0U
+    #warning "__DCACHE_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __VTOR_PRESENT
+    #define __VTOR_PRESENT             1U
+    #warning "__VTOR_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __PMU_PRESENT
+    #define __PMU_PRESENT             0U
+    #warning "__PMU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #if __PMU_PRESENT != 0U
+    #ifndef __PMU_NUM_EVENTCNT
+      #define __PMU_NUM_EVENTCNT      8U
+      #warning "__PMU_NUM_EVENTCNT not defined in device header file; using default!"
+    #elif (__PMU_NUM_EVENTCNT > 8 || __PMU_NUM_EVENTCNT < 2)
+    #error "__PMU_NUM_EVENTCNT is out of range in device header file!" */
+    #endif
+  #endif
+
+  #ifndef __SAUREGION_PRESENT
+    #define __SAUREGION_PRESENT       0U
+    #warning "__SAUREGION_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __DSP_PRESENT
+    #define __DSP_PRESENT             0U
+    #warning "__DSP_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          3U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group Cortex_M85 */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core EWIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core Debug Register
+  - Core PMU Register
+  - Core MPU Register
+  - Core SAU Register
+  - Core FPU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+#define APSR_Q_Pos                         27U                                            /*!< APSR: Q Position */
+#define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR: Q Mask */
+
+#define APSR_GE_Pos                        16U                                            /*!< APSR: GE Position */
+#define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR: GE Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:1;               /*!< bit:     20  Reserved */
+    uint32_t B:1;                        /*!< bit:     21  BTI active       (read 0) */
+    uint32_t _reserved2:2;               /*!< bit: 22..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
+#define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
+
+#define xPSR_IT_Pos                        25U                                            /*!< xPSR: IT Position */
+#define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR: IT Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_B_Pos                         21U                                            /*!< xPSR: B Position */
+#define xPSR_B_Msk                         (1UL << xPSR_B_Pos)                            /*!< xPSR: B Mask */
+
+#define xPSR_GE_Pos                        16U                                            /*!< xPSR: GE Position */
+#define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR: GE Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack-pointer select */
+    uint32_t FPCA:1;                     /*!< bit:      2  Floating-point context active */
+    uint32_t SFPA:1;                     /*!< bit:      3  Secure floating-point active */
+    uint32_t BTI_EN:1;                   /*!< bit:      4  Privileged branch target identification enable */
+    uint32_t UBTI_EN:1;                  /*!< bit:      5  Unprivileged branch target identification enable */
+    uint32_t PAC_EN:1;                   /*!< bit:      6  Privileged pointer authentication enable */
+    uint32_t UPAC_EN:1;                  /*!< bit:      7  Unprivileged pointer authentication enable */
+    uint32_t _reserved1:24;              /*!< bit:  8..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_UPAC_EN_Pos                 7U                                            /*!< CONTROL: UPAC_EN Position */
+#define CONTROL_UPAC_EN_Msk                (1UL << CONTROL_UPAC_EN_Pos)                   /*!< CONTROL: UPAC_EN Mask */
+
+#define CONTROL_PAC_EN_Pos                  6U                                            /*!< CONTROL: PAC_EN Position */
+#define CONTROL_PAC_EN_Msk                 (1UL << CONTROL_PAC_EN_Pos)                    /*!< CONTROL: PAC_EN Mask */
+
+#define CONTROL_UBTI_EN_Pos                 5U                                            /*!< CONTROL: UBTI_EN Position */
+#define CONTROL_UBTI_EN_Msk                (1UL << CONTROL_UBTI_EN_Pos)                   /*!< CONTROL: UBTI_EN Mask */
+
+#define CONTROL_BTI_EN_Pos                  4U                                            /*!< CONTROL: BTI_EN Position */
+#define CONTROL_BTI_EN_Msk                 (1UL << CONTROL_BTI_EN_Pos)                    /*!< CONTROL: BTI_EN Mask */
+
+#define CONTROL_SFPA_Pos                    3U                                            /*!< CONTROL: SFPA Position */
+#define CONTROL_SFPA_Msk                   (1UL << CONTROL_SFPA_Pos)                      /*!< CONTROL: SFPA Mask */
+
+#define CONTROL_FPCA_Pos                    2U                                            /*!< CONTROL: FPCA Position */
+#define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONTROL: FPCA Mask */
+
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[16U];              /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[16U];
+  __IOM uint32_t ICER[16U];              /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RSERVED1[16U];
+  __IOM uint32_t ISPR[16U];              /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[16U];
+  __IOM uint32_t ICPR[16U];              /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[16U];
+  __IOM uint32_t IABR[16U];              /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
+        uint32_t RESERVED4[16U];
+  __IOM uint32_t ITNS[16U];              /*!< Offset: 0x280 (R/W)  Interrupt Non-Secure State Register */
+        uint32_t RESERVED5[16U];
+  __IOM uint8_t  IPR[496U];              /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
+        uint32_t RESERVED6[580U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
+}  NVIC_Type;
+
+/* Software Triggered Interrupt Register Definitions */
+#define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: INTLINESNUM Position */
+#define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+  __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+  __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register */
+  __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
+  __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
+  __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register */
+  __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
+  __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register */
+  __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
+  __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
+  __IM  uint32_t ID_AFR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
+  __IM  uint32_t ID_MMFR[4U];            /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
+  __IM  uint32_t ID_ISAR[6U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register */
+  __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
+  __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
+  __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
+  __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
+  __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register */
+  __IOM uint32_t NSACR;                  /*!< Offset: 0x08C (R/W)  Non-Secure Access Control Register */
+        uint32_t RESERVED7[21U];
+  __IOM uint32_t SFSR;                   /*!< Offset: 0x0E4 (R/W)  Secure Fault Status Register */
+  __IOM uint32_t SFAR;                   /*!< Offset: 0x0E8 (R/W)  Secure Fault Address Register */
+        uint32_t RESERVED3[69U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Register */
+  __IOM uint32_t RFSR;                   /*!< Offset: 0x204 (R/W)  RAS Fault Status Register */
+        uint32_t RESERVED4[14U];
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1 */
+  __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2 */
+        uint32_t RESERVED5[1U];
+  __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
+        uint32_t RESERVED6[1U];
+  __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU */
+  __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC */
+  __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
+  __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
+  __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
+  __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
+  __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by MVA to PoC */
+  __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by Set-way */
+  __OM  uint32_t BPIALL;                 /*!< Offset: 0x278 ( /W)  Branch Predictor Invalidate All */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_PENDNMISET_Pos            31U                                            /*!< SCB ICSR: PENDNMISET Position */
+#define SCB_ICSR_PENDNMISET_Msk            (1UL << SCB_ICSR_PENDNMISET_Pos)               /*!< SCB ICSR: PENDNMISET Mask */
+
+#define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */
+#define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */
+
+#define SCB_ICSR_PENDNMICLR_Pos            30U                                            /*!< SCB ICSR: PENDNMICLR Position */
+#define SCB_ICSR_PENDNMICLR_Msk            (1UL << SCB_ICSR_PENDNMICLR_Pos)               /*!< SCB ICSR: PENDNMICLR Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_STTNS_Pos                 24U                                            /*!< SCB ICSR: STTNS Position (Security Extension) */
+#define SCB_ICSR_STTNS_Msk                 (1UL << SCB_ICSR_STTNS_Pos)                    /*!< SCB ICSR: STTNS Mask (Security Extension) */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
+#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Vector Table Offset Register Definitions */
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_PRIS_Pos                 14U                                            /*!< SCB AIRCR: PRIS Position */
+#define SCB_AIRCR_PRIS_Msk                 (1UL << SCB_AIRCR_PRIS_Pos)                    /*!< SCB AIRCR: PRIS Mask */
+
+#define SCB_AIRCR_BFHFNMINS_Pos            13U                                            /*!< SCB AIRCR: BFHFNMINS Position */
+#define SCB_AIRCR_BFHFNMINS_Msk            (1UL << SCB_AIRCR_BFHFNMINS_Pos)               /*!< SCB AIRCR: BFHFNMINS Mask */
+
+#define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB AIRCR: PRIGROUP Position */
+#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB AIRCR: PRIGROUP Mask */
+
+#define SCB_AIRCR_IESB_Pos                  5U                                            /*!< SCB AIRCR: Implicit ESB Enable Position */
+#define SCB_AIRCR_IESB_Msk                 (1UL << SCB_AIRCR_IESB_Pos)                    /*!< SCB AIRCR: Implicit ESB Enable Mask */
+
+#define SCB_AIRCR_DIT_Pos                   4U                                            /*!< SCB AIRCR: Data Independent Timing Position */
+#define SCB_AIRCR_DIT_Msk                  (1UL << SCB_AIRCR_DIT_Pos)                     /*!< SCB AIRCR: Data Independent Timing Mask */
+
+#define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            /*!< SCB AIRCR: SYSRESETREQS Position */
+#define SCB_AIRCR_SYSRESETREQS_Msk         (1UL << SCB_AIRCR_SYSRESETREQS_Pos)            /*!< SCB AIRCR: SYSRESETREQS Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEPS_Pos              3U                                            /*!< SCB SCR: SLEEPDEEPS Position */
+#define SCB_SCR_SLEEPDEEPS_Msk             (1UL << SCB_SCR_SLEEPDEEPS_Pos)                /*!< SCB SCR: SLEEPDEEPS Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_TRD_Pos                    20U                                            /*!< SCB CCR: TRD Position */
+#define SCB_CCR_TRD_Msk                    (1UL << SCB_CCR_TRD_Pos)                       /*!< SCB CCR: TRD Mask */
+
+#define SCB_CCR_LOB_Pos                    19U                                            /*!< SCB CCR: LOB Position */
+#define SCB_CCR_LOB_Msk                    (1UL << SCB_CCR_LOB_Pos)                       /*!< SCB CCR: LOB Mask */
+
+#define SCB_CCR_BP_Pos                     18U                                            /*!< SCB CCR: BP Position */
+#define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB CCR: BP Mask */
+
+#define SCB_CCR_IC_Pos                     17U                                            /*!< SCB CCR: IC Position */
+#define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB CCR: IC Mask */
+
+#define SCB_CCR_DC_Pos                     16U                                            /*!< SCB CCR: DC Position */
+#define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB CCR: DC Mask */
+
+#define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            /*!< SCB CCR: STKOFHFNMIGN Position */
+#define SCB_CCR_STKOFHFNMIGN_Msk           (1UL << SCB_CCR_STKOFHFNMIGN_Pos)              /*!< SCB CCR: STKOFHFNMIGN Mask */
+
+#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
+#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
+
+#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
+#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
+#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            /*!< SCB SHCSR: HARDFAULTPENDED Position */
+#define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos)         /*!< SCB SHCSR: HARDFAULTPENDED Mask */
+
+#define SCB_SHCSR_SECUREFAULTPENDED_Pos    20U                                            /*!< SCB SHCSR: SECUREFAULTPENDED Position */
+#define SCB_SHCSR_SECUREFAULTPENDED_Msk    (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos)       /*!< SCB SHCSR: SECUREFAULTPENDED Mask */
+
+#define SCB_SHCSR_SECUREFAULTENA_Pos       19U                                            /*!< SCB SHCSR: SECUREFAULTENA Position */
+#define SCB_SHCSR_SECUREFAULTENA_Msk       (1UL << SCB_SHCSR_SECUREFAULTENA_Pos)          /*!< SCB SHCSR: SECUREFAULTENA Mask */
+
+#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB SHCSR: USGFAULTENA Position */
+#define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB SHCSR: USGFAULTENA Mask */
+
+#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB SHCSR: BUSFAULTENA Position */
+#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB SHCSR: BUSFAULTENA Mask */
+
+#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB SHCSR: MEMFAULTENA Position */
+#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB SHCSR: MEMFAULTENA Mask */
+
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB SHCSR: BUSFAULTPENDED Position */
+#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB SHCSR: BUSFAULTPENDED Mask */
+
+#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB SHCSR: MEMFAULTPENDED Position */
+#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB SHCSR: MEMFAULTPENDED Mask */
+
+#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB SHCSR: USGFAULTPENDED Position */
+#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB SHCSR: USGFAULTPENDED Mask */
+
+#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
+#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
+
+#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
+#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
+
+#define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB SHCSR: MONITORACT Position */
+#define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB SHCSR: MONITORACT Mask */
+
+#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
+#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
+
+#define SCB_SHCSR_NMIACT_Pos                5U                                            /*!< SCB SHCSR: NMIACT Position */
+#define SCB_SHCSR_NMIACT_Msk               (1UL << SCB_SHCSR_NMIACT_Pos)                  /*!< SCB SHCSR: NMIACT Mask */
+
+#define SCB_SHCSR_SECUREFAULTACT_Pos        4U                                            /*!< SCB SHCSR: SECUREFAULTACT Position */
+#define SCB_SHCSR_SECUREFAULTACT_Msk       (1UL << SCB_SHCSR_SECUREFAULTACT_Pos)          /*!< SCB SHCSR: SECUREFAULTACT Mask */
+
+#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB SHCSR: USGFAULTACT Position */
+#define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB SHCSR: USGFAULTACT Mask */
+
+#define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            /*!< SCB SHCSR: HARDFAULTACT Position */
+#define SCB_SHCSR_HARDFAULTACT_Msk         (1UL << SCB_SHCSR_HARDFAULTACT_Pos)            /*!< SCB SHCSR: HARDFAULTACT Mask */
+
+#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB SHCSR: BUSFAULTACT Position */
+#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB SHCSR: BUSFAULTACT Mask */
+
+#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB SHCSR: MEMFAULTACT Position */
+#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB SHCSR: MEMFAULTACT Mask */
+
+/* SCB Configurable Fault Status Register Definitions */
+#define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB CFSR: Usage Fault Status Register Position */
+#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB CFSR: Usage Fault Status Register Mask */
+
+#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB CFSR: Bus Fault Status Register Position */
+#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB CFSR: Bus Fault Status Register Mask */
+
+#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
+#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
+
+/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_MMARVALID_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 7U)                 /*!< SCB CFSR (MMFSR): MMARVALID Position */
+#define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB CFSR (MMFSR): MMARVALID Mask */
+
+#define SCB_CFSR_MLSPERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 5U)                 /*!< SCB CFSR (MMFSR): MLSPERR Position */
+#define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB CFSR (MMFSR): MLSPERR Mask */
+
+#define SCB_CFSR_MSTKERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 4U)                 /*!< SCB CFSR (MMFSR): MSTKERR Position */
+#define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB CFSR (MMFSR): MSTKERR Mask */
+
+#define SCB_CFSR_MUNSTKERR_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 3U)                 /*!< SCB CFSR (MMFSR): MUNSTKERR Position */
+#define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */
+
+#define SCB_CFSR_DACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 1U)                 /*!< SCB CFSR (MMFSR): DACCVIOL Position */
+#define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB CFSR (MMFSR): DACCVIOL Mask */
+
+#define SCB_CFSR_IACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 0U)                 /*!< SCB CFSR (MMFSR): IACCVIOL Position */
+#define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB CFSR (MMFSR): IACCVIOL Mask */
+
+/* BusFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB CFSR (BFSR): BFARVALID Position */
+#define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB CFSR (BFSR): BFARVALID Mask */
+
+#define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB CFSR (BFSR): LSPERR Position */
+#define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB CFSR (BFSR): LSPERR Mask */
+
+#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB CFSR (BFSR): STKERR Position */
+#define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB CFSR (BFSR): STKERR Mask */
+
+#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB CFSR (BFSR): UNSTKERR Position */
+#define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB CFSR (BFSR): UNSTKERR Mask */
+
+#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB CFSR (BFSR): IMPRECISERR Position */
+#define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB CFSR (BFSR): IMPRECISERR Mask */
+
+#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB CFSR (BFSR): PRECISERR Position */
+#define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB CFSR (BFSR): PRECISERR Mask */
+
+#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB CFSR (BFSR): IBUSERR Position */
+#define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB CFSR (BFSR): IBUSERR Mask */
+
+/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB CFSR (UFSR): DIVBYZERO Position */
+#define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB CFSR (UFSR): DIVBYZERO Mask */
+
+#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB CFSR (UFSR): UNALIGNED Position */
+#define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB CFSR (UFSR): UNALIGNED Mask */
+
+#define SCB_CFSR_STKOF_Pos                (SCB_CFSR_USGFAULTSR_Pos + 4U)                  /*!< SCB CFSR (UFSR): STKOF Position */
+#define SCB_CFSR_STKOF_Msk                (1UL << SCB_CFSR_STKOF_Pos)                     /*!< SCB CFSR (UFSR): STKOF Mask */
+
+#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB CFSR (UFSR): NOCP Position */
+#define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB CFSR (UFSR): NOCP Mask */
+
+#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB CFSR (UFSR): INVPC Position */
+#define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB CFSR (UFSR): INVPC Mask */
+
+#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB CFSR (UFSR): INVSTATE Position */
+#define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB CFSR (UFSR): INVSTATE Mask */
+
+#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB CFSR (UFSR): UNDEFINSTR Position */
+#define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */
+
+/* SCB Hard Fault Status Register Definitions */
+#define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
+#define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
+
+#define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB HFSR: FORCED Position */
+#define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB HFSR: FORCED Mask */
+
+#define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB HFSR: VECTTBL Position */
+#define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB HFSR: VECTTBL Mask */
+
+/* SCB Debug Fault Status Register Definitions */
+#define SCB_DFSR_PMU_Pos                    5U                                            /*!< SCB DFSR: PMU Position */
+#define SCB_DFSR_PMU_Msk                   (1UL << SCB_DFSR_PMU_Pos)                      /*!< SCB DFSR: PMU Mask */
+
+#define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB DFSR: EXTERNAL Position */
+#define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB DFSR: EXTERNAL Mask */
+
+#define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB DFSR: VCATCH Position */
+#define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB DFSR: VCATCH Mask */
+
+#define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB DFSR: DWTTRAP Position */
+#define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB DFSR: DWTTRAP Mask */
+
+#define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB DFSR: BKPT Position */
+#define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB DFSR: BKPT Mask */
+
+#define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB DFSR: HALTED Position */
+#define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB DFSR: HALTED Mask */
+
+/* SCB Non-Secure Access Control Register Definitions */
+#define SCB_NSACR_CP11_Pos                 11U                                            /*!< SCB NSACR: CP11 Position */
+#define SCB_NSACR_CP11_Msk                 (1UL << SCB_NSACR_CP11_Pos)                    /*!< SCB NSACR: CP11 Mask */
+
+#define SCB_NSACR_CP10_Pos                 10U                                            /*!< SCB NSACR: CP10 Position */
+#define SCB_NSACR_CP10_Msk                 (1UL << SCB_NSACR_CP10_Pos)                    /*!< SCB NSACR: CP10 Mask */
+
+#define SCB_NSACR_CP7_Pos                   7U                                            /*!< SCB NSACR: CP7 Position */
+#define SCB_NSACR_CP7_Msk                  (1UL << SCB_NSACR_CP7_Pos)                     /*!< SCB NSACR: CP7 Mask */
+
+#define SCB_NSACR_CP6_Pos                   6U                                            /*!< SCB NSACR: CP6 Position */
+#define SCB_NSACR_CP6_Msk                  (1UL << SCB_NSACR_CP6_Pos)                     /*!< SCB NSACR: CP6 Mask */
+
+#define SCB_NSACR_CP5_Pos                   5U                                            /*!< SCB NSACR: CP5 Position */
+#define SCB_NSACR_CP5_Msk                  (1UL << SCB_NSACR_CP5_Pos)                     /*!< SCB NSACR: CP5 Mask */
+
+#define SCB_NSACR_CP4_Pos                   4U                                            /*!< SCB NSACR: CP4 Position */
+#define SCB_NSACR_CP4_Msk                  (1UL << SCB_NSACR_CP4_Pos)                     /*!< SCB NSACR: CP4 Mask */
+
+#define SCB_NSACR_CP3_Pos                   3U                                            /*!< SCB NSACR: CP3 Position */
+#define SCB_NSACR_CP3_Msk                  (1UL << SCB_NSACR_CP3_Pos)                     /*!< SCB NSACR: CP3 Mask */
+
+#define SCB_NSACR_CP2_Pos                   2U                                            /*!< SCB NSACR: CP2 Position */
+#define SCB_NSACR_CP2_Msk                  (1UL << SCB_NSACR_CP2_Pos)                     /*!< SCB NSACR: CP2 Mask */
+
+#define SCB_NSACR_CP1_Pos                   1U                                            /*!< SCB NSACR: CP1 Position */
+#define SCB_NSACR_CP1_Msk                  (1UL << SCB_NSACR_CP1_Pos)                     /*!< SCB NSACR: CP1 Mask */
+
+#define SCB_NSACR_CP0_Pos                   0U                                            /*!< SCB NSACR: CP0 Position */
+#define SCB_NSACR_CP0_Msk                  (1UL /*<< SCB_NSACR_CP0_Pos*/)                 /*!< SCB NSACR: CP0 Mask */
+
+/* SCB Debug Feature Register 0 Definitions */
+#define SCB_ID_DFR_UDE_Pos                 28U                                            /*!< SCB ID_DFR: UDE Position */
+#define SCB_ID_DFR_UDE_Msk                 (0xFUL << SCB_ID_DFR_UDE_Pos)                  /*!< SCB ID_DFR: UDE Mask */
+
+#define SCB_ID_DFR_MProfDbg_Pos            20U                                            /*!< SCB ID_DFR: MProfDbg Position */
+#define SCB_ID_DFR_MProfDbg_Msk            (0xFUL << SCB_ID_DFR_MProfDbg_Pos)             /*!< SCB ID_DFR: MProfDbg Mask */
+
+/* SCB Cache Level ID Register Definitions */
+#define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB CLIDR: LoUU Position */
+#define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB CLIDR: LoUU Mask */
+
+#define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB CLIDR: LoC Position */
+#define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB CLIDR: LoC Mask */
+
+/* SCB Cache Type Register Definitions */
+#define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB CTR: Format Position */
+#define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB CTR: Format Mask */
+
+#define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB CTR: CWG Position */
+#define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB CTR: CWG Mask */
+
+#define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB CTR: ERG Position */
+#define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB CTR: ERG Mask */
+
+#define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB CTR: DminLine Position */
+#define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB CTR: DminLine Mask */
+
+#define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB CTR: ImInLine Position */
+#define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB CTR: ImInLine Mask */
+
+/* SCB Cache Size ID Register Definitions */
+#define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB CCSIDR: WT Position */
+#define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB CCSIDR: WT Mask */
+
+#define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB CCSIDR: WB Position */
+#define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB CCSIDR: WB Mask */
+
+#define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB CCSIDR: RA Position */
+#define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB CCSIDR: RA Mask */
+
+#define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB CCSIDR: WA Position */
+#define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB CCSIDR: WA Mask */
+
+#define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB CCSIDR: NumSets Position */
+#define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB CCSIDR: NumSets Mask */
+
+#define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB CCSIDR: Associativity Position */
+#define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB CCSIDR: Associativity Mask */
+
+#define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB CCSIDR: LineSize Position */
+#define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB CCSIDR: LineSize Mask */
+
+/* SCB Cache Size Selection Register Definitions */
+#define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB CSSELR: Level Position */
+#define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB CSSELR: Level Mask */
+
+#define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB CSSELR: InD Position */
+#define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB CSSELR: InD Mask */
+
+/* SCB Software Triggered Interrupt Register Definitions */
+#define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB STIR: INTID Position */
+#define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB STIR: INTID Mask */
+
+/* SCB RAS Fault Status Register Definitions */
+#define SCB_RFSR_V_Pos                     31U                                            /*!< SCB RFSR: V Position */
+#define SCB_RFSR_V_Msk                     (1UL << SCB_RFSR_V_Pos)                        /*!< SCB RFSR: V Mask */
+
+#define SCB_RFSR_IS_Pos                    16U                                            /*!< SCB RFSR: IS Position */
+#define SCB_RFSR_IS_Msk                    (0x7FFFUL << SCB_RFSR_IS_Pos)                  /*!< SCB RFSR: IS Mask */
+
+#define SCB_RFSR_UET_Pos                    0U                                            /*!< SCB RFSR: UET Position */
+#define SCB_RFSR_UET_Msk                   (3UL /*<< SCB_RFSR_UET_Pos*/)                  /*!< SCB RFSR: UET Mask */
+
+/* SCB D-Cache Invalidate by Set-way Register Definitions */
+#define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB DCISW: Way Position */
+#define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB DCISW: Way Mask */
+
+#define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB DCISW: Set Position */
+#define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB DCISW: Set Mask */
+
+/* SCB D-Cache Clean by Set-way Register Definitions */
+#define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB DCCSW: Way Position */
+#define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB DCCSW: Way Mask */
+
+#define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB DCCSW: Set Position */
+#define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB DCCSW: Set Mask */
+
+/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
+#define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB DCCISW: Way Position */
+#define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB DCCISW: Way Mask */
+
+#define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB DCCISW: Set Position */
+#define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB DCCISW: Set Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_ICB Implementation Control Block register (ICB)
+  \brief    Type definitions for the Implementation Control Block Register
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Implementation Control Block (ICB).
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register */
+  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
+  __IOM uint32_t CPPWR;                  /*!< Offset: 0x00C (R/W)  Coprocessor Power Control  Register */
+} ICB_Type;
+
+/* Auxiliary Control Register Definitions */
+#define ICB_ACTLR_DISCRITAXIRUW_Pos     27U                                               /*!< ACTLR: DISCRITAXIRUW Position */
+#define ICB_ACTLR_DISCRITAXIRUW_Msk     (1UL << ICB_ACTLR_DISCRITAXIRUW_Pos)              /*!< ACTLR: DISCRITAXIRUW Mask */
+
+#define ICB_ACTLR_DISCRITAXIRUR_Pos     15U                                               /*!< ACTLR: DISCRITAXIRUR Position */
+#define ICB_ACTLR_DISCRITAXIRUR_Msk     (1UL << ICB_ACTLR_DISCRITAXIRUR_Pos)              /*!< ACTLR: DISCRITAXIRUR Mask */
+
+#define ICB_ACTLR_EVENTBUSEN_Pos        14U                                               /*!< ACTLR: EVENTBUSEN Position */
+#define ICB_ACTLR_EVENTBUSEN_Msk        (1UL << ICB_ACTLR_EVENTBUSEN_Pos)                 /*!< ACTLR: EVENTBUSEN Mask */
+
+#define ICB_ACTLR_EVENTBUSEN_S_Pos      13U                                               /*!< ACTLR: EVENTBUSEN_S Position */
+#define ICB_ACTLR_EVENTBUSEN_S_Msk      (1UL << ICB_ACTLR_EVENTBUSEN_S_Pos)               /*!< ACTLR: EVENTBUSEN_S Mask */
+
+#define ICB_ACTLR_DISITMATBFLUSH_Pos    12U                                               /*!< ACTLR: DISITMATBFLUSH Position */
+#define ICB_ACTLR_DISITMATBFLUSH_Msk    (1UL << ICB_ACTLR_DISITMATBFLUSH_Pos)             /*!< ACTLR: DISITMATBFLUSH Mask */
+
+#define ICB_ACTLR_DISNWAMODE_Pos        11U                                               /*!< ACTLR: DISNWAMODE Position */
+#define ICB_ACTLR_DISNWAMODE_Msk        (1UL << ICB_ACTLR_DISNWAMODE_Pos)                 /*!< ACTLR: DISNWAMODE Mask */
+
+#define ICB_ACTLR_FPEXCODIS_Pos         10U                                               /*!< ACTLR: FPEXCODIS Position */
+#define ICB_ACTLR_FPEXCODIS_Msk         (1UL << ICB_ACTLR_FPEXCODIS_Pos)                  /*!< ACTLR: FPEXCODIS Mask */
+
+/* Interrupt Controller Type Register Definitions */
+#define ICB_ICTR_INTLINESNUM_Pos         0U                                               /*!< ICTR: INTLINESNUM Position */
+#define ICB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< ICB_ICTR_INTLINESNUM_Pos*/)           /*!< ICTR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_ICB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
+  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
+ */
+typedef struct
+{
+  __OM  union
+  {
+    __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
+    __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
+    __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
+  }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
+        uint32_t RESERVED0[864U];
+  __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
+        uint32_t RESERVED1[15U];
+  __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
+        uint32_t RESERVED2[15U];
+  __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
+        uint32_t RESERVED3[32U];
+        uint32_t RESERVED4[43U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
+        uint32_t RESERVED5[1U];
+  __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  ITM Device Architecture Register */
+        uint32_t RESERVED6[3U];
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  ITM Device Type Register */
+  __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */
+  __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */
+  __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */
+  __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */
+  __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */
+  __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */
+  __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */
+  __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */
+  __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */
+  __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */
+  __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */
+  __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */
+} ITM_Type;
+
+/* ITM Stimulus Port Register Definitions */
+#define ITM_STIM_DISABLED_Pos               1U                                            /*!< ITM STIM: DISABLED Position */
+#define ITM_STIM_DISABLED_Msk              (0x1UL << ITM_STIM_DISABLED_Pos)               /*!< ITM STIM: DISABLED Mask */
+
+#define ITM_STIM_FIFOREADY_Pos              0U                                            /*!< ITM STIM: FIFOREADY Position */
+#define ITM_STIM_FIFOREADY_Msk             (0x1UL /*<< ITM_STIM_FIFOREADY_Pos*/)          /*!< ITM STIM: FIFOREADY Mask */
+
+/* ITM Trace Privilege Register Definitions */
+#define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
+#define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM TPR: PRIVMASK Mask */
+
+/* ITM Trace Control Register Definitions */
+#define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
+#define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM TCR: BUSY Mask */
+
+#define ITM_TCR_TRACEBUSID_Pos             16U                                            /*!< ITM TCR: ATBID Position */
+#define ITM_TCR_TRACEBUSID_Msk             (0x7FUL << ITM_TCR_TRACEBUSID_Pos)             /*!< ITM TCR: ATBID Mask */
+
+#define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM TCR: Global timestamp frequency Position */
+#define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM TCR: Global timestamp frequency Mask */
+
+#define ITM_TCR_TSPRESCALE_Pos              8U                                            /*!< ITM TCR: TSPRESCALE Position */
+#define ITM_TCR_TSPRESCALE_Msk             (3UL << ITM_TCR_TSPRESCALE_Pos)                /*!< ITM TCR: TSPRESCALE Mask */
+
+#define ITM_TCR_STALLENA_Pos                5U                                            /*!< ITM TCR: STALLENA Position */
+#define ITM_TCR_STALLENA_Msk               (1UL << ITM_TCR_STALLENA_Pos)                  /*!< ITM TCR: STALLENA Mask */
+
+#define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM TCR: SWOENA Position */
+#define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM TCR: SWOENA Mask */
+
+#define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM TCR: DWTENA Position */
+#define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM TCR: DWTENA Mask */
+
+#define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM TCR: SYNCENA Position */
+#define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM TCR: SYNCENA Mask */
+
+#define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM TCR: TSENA Position */
+#define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM TCR: TSENA Mask */
+
+#define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM TCR: ITM Enable bit Position */
+#define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM TCR: ITM Enable bit Mask */
+
+/* ITM Lock Status Register Definitions */
+#define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM LSR: ByteAcc Position */
+#define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM LSR: ByteAcc Mask */
+
+#define ITM_LSR_Access_Pos                  1U                                            /*!< ITM LSR: Access Position */
+#define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM LSR: Access Mask */
+
+#define ITM_LSR_Present_Pos                 0U                                            /*!< ITM LSR: Present Position */
+#define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM LSR: Present Mask */
+
+/*@}*/ /* end of group CMSIS_ITM */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
+  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
+  __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
+  __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
+  __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Register */
+  __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
+  __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
+  __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Register */
+  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
+  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
+        uint32_t RESERVED1[1U];
+  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
+        uint32_t RESERVED3[1U];
+  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
+        uint32_t RESERVED4[1U];
+  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
+        uint32_t RESERVED5[1U];
+  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
+        uint32_t RESERVED6[1U];
+  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
+        uint32_t RESERVED7[1U];
+  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
+        uint32_t RESERVED8[1U];
+  __IOM uint32_t COMP4;                  /*!< Offset: 0x060 (R/W)  Comparator Register 4 */
+        uint32_t RESERVED9[1U];
+  __IOM uint32_t FUNCTION4;              /*!< Offset: 0x068 (R/W)  Function Register 4 */
+        uint32_t RESERVED10[1U];
+  __IOM uint32_t COMP5;                  /*!< Offset: 0x070 (R/W)  Comparator Register 5 */
+        uint32_t RESERVED11[1U];
+  __IOM uint32_t FUNCTION5;              /*!< Offset: 0x078 (R/W)  Function Register 5 */
+        uint32_t RESERVED12[1U];
+  __IOM uint32_t COMP6;                  /*!< Offset: 0x080 (R/W)  Comparator Register 6 */
+        uint32_t RESERVED13[1U];
+  __IOM uint32_t FUNCTION6;              /*!< Offset: 0x088 (R/W)  Function Register 6 */
+        uint32_t RESERVED14[1U];
+  __IOM uint32_t COMP7;                  /*!< Offset: 0x090 (R/W)  Comparator Register 7 */
+        uint32_t RESERVED15[1U];
+  __IOM uint32_t FUNCTION7;              /*!< Offset: 0x098 (R/W)  Function Register 7 */
+        uint32_t RESERVED16[1U];
+  __IOM uint32_t COMP8;                  /*!< Offset: 0x0A0 (R/W)  Comparator Register 8 */
+        uint32_t RESERVED17[1U];
+  __IOM uint32_t FUNCTION8;              /*!< Offset: 0x0A8 (R/W)  Function Register 8 */
+        uint32_t RESERVED18[1U];
+  __IOM uint32_t COMP9;                  /*!< Offset: 0x0B0 (R/W)  Comparator Register 9 */
+        uint32_t RESERVED19[1U];
+  __IOM uint32_t FUNCTION9;              /*!< Offset: 0x0B8 (R/W)  Function Register 9 */
+        uint32_t RESERVED20[1U];
+  __IOM uint32_t COMP10;                 /*!< Offset: 0x0C0 (R/W)  Comparator Register 10 */
+        uint32_t RESERVED21[1U];
+  __IOM uint32_t FUNCTION10;             /*!< Offset: 0x0C8 (R/W)  Function Register 10 */
+        uint32_t RESERVED22[1U];
+  __IOM uint32_t COMP11;                 /*!< Offset: 0x0D0 (R/W)  Comparator Register 11 */
+        uint32_t RESERVED23[1U];
+  __IOM uint32_t FUNCTION11;             /*!< Offset: 0x0D8 (R/W)  Function Register 11 */
+        uint32_t RESERVED24[1U];
+  __IOM uint32_t COMP12;                 /*!< Offset: 0x0E0 (R/W)  Comparator Register 12 */
+        uint32_t RESERVED25[1U];
+  __IOM uint32_t FUNCTION12;             /*!< Offset: 0x0E8 (R/W)  Function Register 12 */
+        uint32_t RESERVED26[1U];
+  __IOM uint32_t COMP13;                 /*!< Offset: 0x0F0 (R/W)  Comparator Register 13 */
+        uint32_t RESERVED27[1U];
+  __IOM uint32_t FUNCTION13;             /*!< Offset: 0x0F8 (R/W)  Function Register 13 */
+        uint32_t RESERVED28[1U];
+  __IOM uint32_t COMP14;                 /*!< Offset: 0x100 (R/W)  Comparator Register 14 */
+        uint32_t RESERVED29[1U];
+  __IOM uint32_t FUNCTION14;             /*!< Offset: 0x108 (R/W)  Function Register 14 */
+        uint32_t RESERVED30[1U];
+  __IOM uint32_t COMP15;                 /*!< Offset: 0x110 (R/W)  Comparator Register 15 */
+        uint32_t RESERVED31[1U];
+  __IOM uint32_t FUNCTION15;             /*!< Offset: 0x118 (R/W)  Function Register 15 */
+        uint32_t RESERVED32[934U];
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
+        uint32_t RESERVED33[1U];
+  __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  Device Architecture Register */
+} DWT_Type;
+
+/* DWT Control Register Definitions */
+#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
+#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
+
+#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
+#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
+
+#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
+#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
+
+#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
+#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
+
+#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
+#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
+
+#define DWT_CTRL_CYCDISS_Pos               23U                                         /*!< DWT CTRL: CYCDISS Position */
+#define DWT_CTRL_CYCDISS_Msk               (0x1UL << DWT_CTRL_CYCDISS_Pos)             /*!< DWT CTRL: CYCDISS Mask */
+
+#define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTRL: CYCEVTENA Position */
+#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTRL: CYCEVTENA Mask */
+
+#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTRL: FOLDEVTENA Position */
+#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTRL: FOLDEVTENA Mask */
+
+#define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTRL: LSUEVTENA Position */
+#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTRL: LSUEVTENA Mask */
+
+#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTRL: SLEEPEVTENA Position */
+#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTRL: SLEEPEVTENA Mask */
+
+#define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTRL: EXCEVTENA Position */
+#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTRL: EXCEVTENA Mask */
+
+#define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTRL: CPIEVTENA Position */
+#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTRL: CPIEVTENA Mask */
+
+#define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTRL: EXCTRCENA Position */
+#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTRL: EXCTRCENA Mask */
+
+#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTRL: PCSAMPLENA Position */
+#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTRL: PCSAMPLENA Mask */
+
+#define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTRL: SYNCTAP Position */
+#define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTRL: SYNCTAP Mask */
+
+#define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTRL: CYCTAP Position */
+#define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTRL: CYCTAP Mask */
+
+#define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTRL: POSTINIT Position */
+#define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTRL: POSTINIT Mask */
+
+#define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTRL: POSTPRESET Position */
+#define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTRL: POSTPRESET Mask */
+
+#define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTRL: CYCCNTENA Position */
+#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTRL: CYCCNTENA Mask */
+
+/* DWT CPI Count Register Definitions */
+#define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPICNT: CPICNT Position */
+#define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPICNT: CPICNT Mask */
+
+/* DWT Exception Overhead Count Register Definitions */
+#define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXCCNT: EXCCNT Position */
+#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXCCNT: EXCCNT Mask */
+
+/* DWT Sleep Count Register Definitions */
+#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLEEPCNT: SLEEPCNT Position */
+#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLEEPCNT: SLEEPCNT Mask */
+
+/* DWT LSU Count Register Definitions */
+#define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSUCNT: LSUCNT Position */
+#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSUCNT: LSUCNT Mask */
+
+/* DWT Folded-instruction Count Register Definitions */
+#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOLDCNT: FOLDCNT Position */
+#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOLDCNT: FOLDCNT Mask */
+
+/* DWT Comparator Function Register Definitions */
+#define DWT_FUNCTION_ID_Pos                27U                                         /*!< DWT FUNCTION: ID Position */
+#define DWT_FUNCTION_ID_Msk                (0x1FUL << DWT_FUNCTION_ID_Pos)             /*!< DWT FUNCTION: ID Mask */
+
+#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
+#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
+
+#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
+#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
+
+#define DWT_FUNCTION_ACTION_Pos             4U                                         /*!< DWT FUNCTION: ACTION Position */
+#define DWT_FUNCTION_ACTION_Msk            (0x1UL << DWT_FUNCTION_ACTION_Pos)          /*!< DWT FUNCTION: ACTION Mask */
+
+#define DWT_FUNCTION_MATCH_Pos              0U                                         /*!< DWT FUNCTION: MATCH Position */
+#define DWT_FUNCTION_MATCH_Msk             (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/)       /*!< DWT FUNCTION: MATCH Mask */
+
+/*@}*/ /* end of group CMSIS_DWT */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup MemSysCtl_Type     Memory System Control Registers (IMPLEMENTATION DEFINED)
+  \brief    Type definitions for the Memory System Control Registers (MEMSYSCTL)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory System Control Registers (MEMSYSCTL).
+ */
+typedef struct
+{
+  __IOM uint32_t MSCR;                   /*!< Offset: 0x000 (R/W)  Memory System Control Register */
+  __IOM uint32_t PFCR;                   /*!< Offset: 0x004 (R/W)  Prefetcher Control Register */
+        uint32_t RESERVED1[2U];
+  __IOM uint32_t ITCMCR;                 /*!< Offset: 0x010 (R/W)  ITCM Control Register */
+  __IOM uint32_t DTCMCR;                 /*!< Offset: 0x014 (R/W)  DTCM Control Register */
+  __IOM uint32_t PAHBCR;                 /*!< Offset: 0x018 (R/W)  P-AHB Control Register */
+        uint32_t RESERVED2[313U];
+  __IOM uint32_t ITGU_CTRL;              /*!< Offset: 0x500 (R/W)  ITGU Control Register */
+  __IOM uint32_t ITGU_CFG;               /*!< Offset: 0x504 (R/W)  ITGU Configuration Register */
+        uint32_t RESERVED3[2U];
+  __IOM uint32_t ITGU_LUT[16U];          /*!< Offset: 0x510 (R/W)  ITGU Look Up Table Register */
+        uint32_t RESERVED4[44U];
+  __IOM uint32_t DTGU_CTRL;              /*!< Offset: 0x600 (R/W)  DTGU Control Registers */
+  __IOM uint32_t DTGU_CFG;               /*!< Offset: 0x604 (R/W)  DTGU Configuration Register */
+        uint32_t RESERVED5[2U];
+  __IOM uint32_t DTGU_LUT[16U];          /*!< Offset: 0x610 (R/W)  DTGU Look Up Table Register */
+} MemSysCtl_Type;
+
+/* MEMSYSCTL Memory System Control Register (MSCR) Register Definitions */
+#define MEMSYSCTL_MSCR_CPWRDN_Pos          17U                                         /*!< MEMSYSCTL MSCR: CPWRDN Position */
+#define MEMSYSCTL_MSCR_CPWRDN_Msk          (0x1UL << MEMSYSCTL_MSCR_CPWRDN_Pos)        /*!< MEMSYSCTL MSCR: CPWRDN Mask */
+
+#define MEMSYSCTL_MSCR_DCCLEAN_Pos         16U                                         /*!< MEMSYSCTL MSCR: DCCLEAN Position */
+#define MEMSYSCTL_MSCR_DCCLEAN_Msk         (0x1UL << MEMSYSCTL_MSCR_DCCLEAN_Pos)       /*!< MEMSYSCTL MSCR: DCCLEAN Mask */
+
+#define MEMSYSCTL_MSCR_ICACTIVE_Pos        13U                                         /*!< MEMSYSCTL MSCR: ICACTIVE Position */
+#define MEMSYSCTL_MSCR_ICACTIVE_Msk        (0x1UL << MEMSYSCTL_MSCR_ICACTIVE_Pos)      /*!< MEMSYSCTL MSCR: ICACTIVE Mask */
+
+#define MEMSYSCTL_MSCR_DCACTIVE_Pos        12U                                         /*!< MEMSYSCTL MSCR: DCACTIVE Position */
+#define MEMSYSCTL_MSCR_DCACTIVE_Msk        (0x1UL << MEMSYSCTL_MSCR_DCACTIVE_Pos)      /*!< MEMSYSCTL MSCR: DCACTIVE Mask */
+
+#define MEMSYSCTL_MSCR_EVECCFAULT_Pos       3U                                         /*!< MEMSYSCTL MSCR: EVECCFAULT Position */
+#define MEMSYSCTL_MSCR_EVECCFAULT_Msk      (0x1UL << MEMSYSCTL_MSCR_EVECCFAULT_Pos)    /*!< MEMSYSCTL MSCR: EVECCFAULT Mask */
+
+#define MEMSYSCTL_MSCR_FORCEWT_Pos          2U                                         /*!< MEMSYSCTL MSCR: FORCEWT Position */
+#define MEMSYSCTL_MSCR_FORCEWT_Msk         (0x1UL << MEMSYSCTL_MSCR_FORCEWT_Pos)       /*!< MEMSYSCTL MSCR: FORCEWT Mask */
+
+#define MEMSYSCTL_MSCR_ECCEN_Pos            1U                                         /*!< MEMSYSCTL MSCR: ECCEN Position */
+#define MEMSYSCTL_MSCR_ECCEN_Msk           (0x1UL << MEMSYSCTL_MSCR_ECCEN_Pos)         /*!< MEMSYSCTL MSCR: ECCEN Mask */
+
+/* MEMSYSCTL Prefetcher Control Register (PFCR) Register Definitions */
+#define MEMSYSCTL_PFCR_DIS_NLP_Pos          7U                                         /*!< MEMSYSCTL PFCR: DIS_NLP Position */
+#define MEMSYSCTL_PFCR_DIS_NLP_Msk         (0x1UL << MEMSYSCTL_PFCR_DIS_NLP_Pos)       /*!< MEMSYSCTL PFCR: DIS_NLP Mask */
+
+#define MEMSYSCTL_PFCR_ENABLE_Pos           0U                                         /*!< MEMSYSCTL PFCR: ENABLE Position */
+#define MEMSYSCTL_PFCR_ENABLE_Msk          (0x1UL /*<< MEMSYSCTL_PFCR_ENABLE_Pos*/)    /*!< MEMSYSCTL PFCR: ENABLE Mask */
+
+/* MEMSYSCTL ITCM Control Register (ITCMCR) Register Definitions */
+#define MEMSYSCTL_ITCMCR_SZ_Pos             3U                                         /*!< MEMSYSCTL ITCMCR: SZ Position */
+#define MEMSYSCTL_ITCMCR_SZ_Msk            (0xFUL << MEMSYSCTL_ITCMCR_SZ_Pos)          /*!< MEMSYSCTL ITCMCR: SZ Mask */
+
+#define MEMSYSCTL_ITCMCR_EN_Pos             0U                                         /*!< MEMSYSCTL ITCMCR: EN Position */
+#define MEMSYSCTL_ITCMCR_EN_Msk            (0x1UL /*<< MEMSYSCTL_ITCMCR_EN_Pos*/)      /*!< MEMSYSCTL ITCMCR: EN Mask */
+
+/* MEMSYSCTL DTCM Control Register (DTCMCR) Register Definitions */
+#define MEMSYSCTL_DTCMCR_SZ_Pos             3U                                         /*!< MEMSYSCTL DTCMCR: SZ Position */
+#define MEMSYSCTL_DTCMCR_SZ_Msk            (0xFUL << MEMSYSCTL_DTCMCR_SZ_Pos)          /*!< MEMSYSCTL DTCMCR: SZ Mask */
+
+#define MEMSYSCTL_DTCMCR_EN_Pos             0U                                         /*!< MEMSYSCTL DTCMCR: EN Position */
+#define MEMSYSCTL_DTCMCR_EN_Msk            (0x1UL /*<< MEMSYSCTL_DTCMCR_EN_Pos*/)      /*!< MEMSYSCTL DTCMCR: EN Mask */
+
+/* MEMSYSCTL P-AHB Control Register (PAHBCR) Register Definitions */
+#define MEMSYSCTL_PAHBCR_SZ_Pos             1U                                         /*!< MEMSYSCTL PAHBCR: SZ Position */
+#define MEMSYSCTL_PAHBCR_SZ_Msk            (0x7UL << MEMSYSCTL_PAHBCR_SZ_Pos)          /*!< MEMSYSCTL PAHBCR: SZ Mask */
+
+#define MEMSYSCTL_PAHBCR_EN_Pos             0U                                         /*!< MEMSYSCTL PAHBCR: EN Position */
+#define MEMSYSCTL_PAHBCR_EN_Msk            (0x1UL /*<< MEMSYSCTL_PAHBCR_EN_Pos*/)      /*!< MEMSYSCTL PAHBCR: EN Mask */
+
+/* MEMSYSCTL ITGU Control Register (ITGU_CTRL) Register Definitions */
+#define MEMSYSCTL_ITGU_CTRL_DEREN_Pos       1U                                         /*!< MEMSYSCTL ITGU_CTRL: DEREN Position */
+#define MEMSYSCTL_ITGU_CTRL_DEREN_Msk      (0x1UL << MEMSYSCTL_ITGU_CTRL_DEREN_Pos)    /*!< MEMSYSCTL ITGU_CTRL: DEREN Mask */
+
+#define MEMSYSCTL_ITGU_CTRL_DBFEN_Pos       0U                                         /*!< MEMSYSCTL ITGU_CTRL: DBFEN Position */
+#define MEMSYSCTL_ITGU_CTRL_DBFEN_Msk      (0x1UL /*<< MEMSYSCTL_ITGU_CTRL_DBFEN_Pos*/) /*!< MEMSYSCTL ITGU_CTRL: DBFEN Mask */
+
+/* MEMSYSCTL ITGU Configuration Register (ITGU_CFG) Register Definitions */
+#define MEMSYSCTL_ITGU_CFG_PRESENT_Pos     31U                                         /*!< MEMSYSCTL ITGU_CFG: PRESENT Position */
+#define MEMSYSCTL_ITGU_CFG_PRESENT_Msk     (0x1UL << MEMSYSCTL_ITGU_CFG_PRESENT_Pos)   /*!< MEMSYSCTL ITGU_CFG: PRESENT Mask */
+
+#define MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos      8U                                         /*!< MEMSYSCTL ITGU_CFG: NUMBLKS Position */
+#define MEMSYSCTL_ITGU_CFG_NUMBLKS_Msk     (0xFUL << MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos)   /*!< MEMSYSCTL ITGU_CFG: NUMBLKS Mask */
+
+#define MEMSYSCTL_ITGU_CFG_BLKSZ_Pos        0U                                         /*!< MEMSYSCTL ITGU_CFG: BLKSZ Position */
+#define MEMSYSCTL_ITGU_CFG_BLKSZ_Msk       (0xFUL /*<< MEMSYSCTL_ITGU_CFG_BLKSZ_Pos*/) /*!< MEMSYSCTL ITGU_CFG: BLKSZ Mask */
+
+/* MEMSYSCTL DTGU Control Registers (DTGU_CTRL) Register Definitions */
+#define MEMSYSCTL_DTGU_CTRL_DEREN_Pos       1U                                         /*!< MEMSYSCTL DTGU_CTRL: DEREN Position */
+#define MEMSYSCTL_DTGU_CTRL_DEREN_Msk      (0x1UL << MEMSYSCTL_DTGU_CTRL_DEREN_Pos)    /*!< MEMSYSCTL DTGU_CTRL: DEREN Mask */
+
+#define MEMSYSCTL_DTGU_CTRL_DBFEN_Pos       0U                                         /*!< MEMSYSCTL DTGU_CTRL: DBFEN Position */
+#define MEMSYSCTL_DTGU_CTRL_DBFEN_Msk      (0x1UL /*<< MEMSYSCTL_DTGU_CTRL_DBFEN_Pos*/) /*!< MEMSYSCTL DTGU_CTRL: DBFEN Mask */
+
+/* MEMSYSCTL DTGU Configuration Register (DTGU_CFG) Register Definitions */
+#define MEMSYSCTL_DTGU_CFG_PRESENT_Pos     31U                                         /*!< MEMSYSCTL DTGU_CFG: PRESENT Position */
+#define MEMSYSCTL_DTGU_CFG_PRESENT_Msk     (0x1UL << MEMSYSCTL_DTGU_CFG_PRESENT_Pos)   /*!< MEMSYSCTL DTGU_CFG: PRESENT Mask */
+
+#define MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos      8U                                         /*!< MEMSYSCTL DTGU_CFG: NUMBLKS Position */
+#define MEMSYSCTL_DTGU_CFG_NUMBLKS_Msk     (0xFUL << MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos)   /*!< MEMSYSCTL DTGU_CFG: NUMBLKS Mask */
+
+#define MEMSYSCTL_DTGU_CFG_BLKSZ_Pos        0U                                         /*!< MEMSYSCTL DTGU_CFG: BLKSZ Position */
+#define MEMSYSCTL_DTGU_CFG_BLKSZ_Msk       (0xFUL /*<< MEMSYSCTL_DTGU_CFG_BLKSZ_Pos*/) /*!< MEMSYSCTL DTGU_CFG: BLKSZ Mask */
+
+
+/*@}*/ /* end of group MemSysCtl_Type */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup PwrModCtl_Type     Power Mode Control Registers
+  \brief    Type definitions for the Power Mode Control Registers (PWRMODCTL)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Power Mode Control Registers (PWRMODCTL).
+ */
+typedef struct
+{
+  __IOM uint32_t CPDLPSTATE;             /*!< Offset: 0x000 (R/W)  Core Power Domain Low Power State Register */
+  __IOM uint32_t DPDLPSTATE;             /*!< Offset: 0x004 (R/W)  Debug Power Domain Low Power State Register */
+} PwrModCtl_Type;
+
+/* PWRMODCTL Core Power Domain Low Power State (CPDLPSTATE) Register Definitions */
+#define PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos   8U                                              /*!< PWRMODCTL CPDLPSTATE: RLPSTATE Position */
+#define PWRMODCTL_CPDLPSTATE_RLPSTATE_Msk  (0x3UL << PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos)     /*!< PWRMODCTL CPDLPSTATE: RLPSTATE Mask */
+
+#define PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos   4U                                              /*!< PWRMODCTL CPDLPSTATE: ELPSTATE Position */
+#define PWRMODCTL_CPDLPSTATE_ELPSTATE_Msk  (0x3UL << PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos)     /*!< PWRMODCTL CPDLPSTATE: ELPSTATE Mask */
+
+#define PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos   0U                                              /*!< PWRMODCTL CPDLPSTATE: CLPSTATE Position */
+#define PWRMODCTL_CPDLPSTATE_CLPSTATE_Msk  (0x3UL /*<< PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos*/) /*!< PWRMODCTL CPDLPSTATE: CLPSTATE Mask */
+
+/* PWRMODCTL Debug Power Domain Low Power State (DPDLPSTATE) Register Definitions */
+#define PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos   0U                                              /*!< PWRMODCTL DPDLPSTATE: DLPSTATE Position */
+#define PWRMODCTL_DPDLPSTATE_DLPSTATE_Msk  (0x3UL /*<< PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos*/) /*!< PWRMODCTL DPDLPSTATE: DLPSTATE Mask */
+
+/*@}*/ /* end of group PwrModCtl_Type */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup EWIC_Type     External Wakeup Interrupt Controller Registers
+  \brief    Type definitions for the External Wakeup Interrupt Controller Registers (EWIC)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the External Wakeup Interrupt Controller Registers (EWIC).
+ */
+typedef struct
+{
+  __OM  uint32_t EVENTSPR;               /*!< Offset: 0x000 ( /W)  Event Set Pending Register */
+        uint32_t RESERVED0[31U];
+  __IM  uint32_t EVENTMASKA;             /*!< Offset: 0x080 (R/W)  Event Mask A Register */
+  __IM  uint32_t EVENTMASK[15];          /*!< Offset: 0x084 (R/W)  Event Mask Register */
+} EWIC_Type;
+
+/* EWIC External Wakeup Interrupt Controller (EVENTSPR) Register Definitions */
+#define EWIC_EVENTSPR_EDBGREQ_Pos   2U                                                 /*!< EWIC EVENTSPR: EDBGREQ Position */
+#define EWIC_EVENTSPR_EDBGREQ_Msk  (0x1UL << EWIC_EVENTSPR_EDBGREQ_Pos)                /*!< EWIC EVENTSPR: EDBGREQ Mask */
+
+#define EWIC_EVENTSPR_NMI_Pos   1U                                                     /*!< EWIC EVENTSPR: NMI Position */
+#define EWIC_EVENTSPR_NMI_Msk  (0x1UL << EWIC_EVENTSPR_NMI_Pos)                        /*!< EWIC EVENTSPR: NMI Mask */
+
+#define EWIC_EVENTSPR_EVENT_Pos   0U                                                   /*!< EWIC EVENTSPR: EVENT Position */
+#define EWIC_EVENTSPR_EVENT_Msk  (0x1UL /*<< EWIC_EVENTSPR_EVENT_Pos*/)                /*!< EWIC EVENTSPR: EVENT Mask */
+
+/* EWIC External Wakeup Interrupt Controller (EVENTMASKA) Register Definitions */
+#define EWIC_EVENTMASKA_EDBGREQ_Pos   2U                                               /*!< EWIC EVENTMASKA: EDBGREQ Position */
+#define EWIC_EVENTMASKA_EDBGREQ_Msk  (0x1UL << EWIC_EVENTMASKA_EDBGREQ_Pos)            /*!< EWIC EVENTMASKA: EDBGREQ Mask */
+
+#define EWIC_EVENTMASKA_NMI_Pos   1U                                                   /*!< EWIC EVENTMASKA: NMI Position */
+#define EWIC_EVENTMASKA_NMI_Msk  (0x1UL << EWIC_EVENTMASKA_NMI_Pos)                    /*!< EWIC EVENTMASKA: NMI Mask */
+
+#define EWIC_EVENTMASKA_EVENT_Pos   0U                                                 /*!< EWIC EVENTMASKA: EVENT Position */
+#define EWIC_EVENTMASKA_EVENT_Msk  (0x1UL /*<< EWIC_EVENTMASKA_EVENT_Pos*/)            /*!< EWIC EVENTMASKA: EVENT Mask */
+
+/* EWIC External Wakeup Interrupt Controller (EVENTMASK) Register Definitions */
+#define EWIC_EVENTMASK_IRQ_Pos   0U                                                    /*!< EWIC EVENTMASKA: IRQ Position */
+#define EWIC_EVENTMASK_IRQ_Msk  (0xFFFFFFFFUL /*<< EWIC_EVENTMASKA_IRQ_Pos*/)          /*!< EWIC EVENTMASKA: IRQ Mask */
+
+/*@}*/ /* end of group EWIC_Type */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup ErrBnk_Type     Error Banking Registers (IMPLEMENTATION DEFINED)
+  \brief    Type definitions for the Error Banking Registers (ERRBNK)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Error Banking Registers (ERRBNK).
+ */
+typedef struct
+{
+  __IOM uint32_t IEBR0;                  /*!< Offset: 0x000 (R/W)  Instruction Cache Error Bank Register 0 */
+  __IOM uint32_t IEBR1;                  /*!< Offset: 0x004 (R/W)  Instruction Cache Error Bank Register 1 */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t DEBR0;                  /*!< Offset: 0x010 (R/W)  Data Cache Error Bank Register 0 */
+  __IOM uint32_t DEBR1;                  /*!< Offset: 0x014 (R/W)  Data Cache Error Bank Register 1 */
+        uint32_t RESERVED1[2U];
+  __IOM uint32_t TEBR0;                  /*!< Offset: 0x020 (R/W)  TCM Error Bank Register 0 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t TEBR1;                  /*!< Offset: 0x028 (R/W)  TCM Error Bank Register 1 */
+} ErrBnk_Type;
+
+/* ERRBNK Instruction Cache Error Bank Register 0 (IEBR0) Register Definitions */
+#define ERRBNK_IEBR0_SWDEF_Pos             30U                                         /*!< ERRBNK IEBR0: SWDEF Position */
+#define ERRBNK_IEBR0_SWDEF_Msk             (0x3UL << ERRBNK_IEBR0_SWDEF_Pos)           /*!< ERRBNK IEBR0: SWDEF Mask */
+
+#define ERRBNK_IEBR0_BANK_Pos              16U                                         /*!< ERRBNK IEBR0: BANK Position */
+#define ERRBNK_IEBR0_BANK_Msk              (0x1UL << ERRBNK_IEBR0_BANK_Pos)            /*!< ERRBNK IEBR0: BANK Mask */
+
+#define ERRBNK_IEBR0_LOCATION_Pos           2U                                         /*!< ERRBNK IEBR0: LOCATION Position */
+#define ERRBNK_IEBR0_LOCATION_Msk          (0x3FFFUL << ERRBNK_IEBR0_LOCATION_Pos)     /*!< ERRBNK IEBR0: LOCATION Mask */
+
+#define ERRBNK_IEBR0_LOCKED_Pos             1U                                         /*!< ERRBNK IEBR0: LOCKED Position */
+#define ERRBNK_IEBR0_LOCKED_Msk            (0x1UL << ERRBNK_IEBR0_LOCKED_Pos)          /*!< ERRBNK IEBR0: LOCKED Mask */
+
+#define ERRBNK_IEBR0_VALID_Pos              0U                                         /*!< ERRBNK IEBR0: VALID Position */
+#define ERRBNK_IEBR0_VALID_Msk             (0x1UL << /*ERRBNK_IEBR0_VALID_Pos*/)       /*!< ERRBNK IEBR0: VALID Mask */
+
+/* ERRBNK Instruction Cache Error Bank Register 1 (IEBR1) Register Definitions */
+#define ERRBNK_IEBR1_SWDEF_Pos             30U                                         /*!< ERRBNK IEBR1: SWDEF Position */
+#define ERRBNK_IEBR1_SWDEF_Msk             (0x3UL << ERRBNK_IEBR1_SWDEF_Pos)           /*!< ERRBNK IEBR1: SWDEF Mask */
+
+#define ERRBNK_IEBR1_BANK_Pos              16U                                         /*!< ERRBNK IEBR1: BANK Position */
+#define ERRBNK_IEBR1_BANK_Msk              (0x1UL << ERRBNK_IEBR1_BANK_Pos)            /*!< ERRBNK IEBR1: BANK Mask */
+
+#define ERRBNK_IEBR1_LOCATION_Pos           2U                                         /*!< ERRBNK IEBR1: LOCATION Position */
+#define ERRBNK_IEBR1_LOCATION_Msk          (0x3FFFUL << ERRBNK_IEBR1_LOCATION_Pos)     /*!< ERRBNK IEBR1: LOCATION Mask */
+
+#define ERRBNK_IEBR1_LOCKED_Pos             1U                                         /*!< ERRBNK IEBR1: LOCKED Position */
+#define ERRBNK_IEBR1_LOCKED_Msk            (0x1UL << ERRBNK_IEBR1_LOCKED_Pos)          /*!< ERRBNK IEBR1: LOCKED Mask */
+
+#define ERRBNK_IEBR1_VALID_Pos              0U                                         /*!< ERRBNK IEBR1: VALID Position */
+#define ERRBNK_IEBR1_VALID_Msk             (0x1UL << /*ERRBNK_IEBR1_VALID_Pos*/)       /*!< ERRBNK IEBR1: VALID Mask */
+
+/* ERRBNK Data Cache Error Bank Register 0 (DEBR0) Register Definitions */
+#define ERRBNK_DEBR0_SWDEF_Pos             30U                                         /*!< ERRBNK DEBR0: SWDEF Position */
+#define ERRBNK_DEBR0_SWDEF_Msk             (0x3UL << ERRBNK_DEBR0_SWDEF_Pos)           /*!< ERRBNK DEBR0: SWDEF Mask */
+
+#define ERRBNK_DEBR0_TYPE_Pos              17U                                         /*!< ERRBNK DEBR0: TYPE Position */
+#define ERRBNK_DEBR0_TYPE_Msk              (0x1UL << ERRBNK_DEBR0_TYPE_Pos)            /*!< ERRBNK DEBR0: TYPE Mask */
+
+#define ERRBNK_DEBR0_BANK_Pos              16U                                         /*!< ERRBNK DEBR0: BANK Position */
+#define ERRBNK_DEBR0_BANK_Msk              (0x1UL << ERRBNK_DEBR0_BANK_Pos)            /*!< ERRBNK DEBR0: BANK Mask */
+
+#define ERRBNK_DEBR0_LOCATION_Pos           2U                                         /*!< ERRBNK DEBR0: LOCATION Position */
+#define ERRBNK_DEBR0_LOCATION_Msk          (0x3FFFUL << ERRBNK_DEBR0_LOCATION_Pos)     /*!< ERRBNK DEBR0: LOCATION Mask */
+
+#define ERRBNK_DEBR0_LOCKED_Pos             1U                                         /*!< ERRBNK DEBR0: LOCKED Position */
+#define ERRBNK_DEBR0_LOCKED_Msk            (0x1UL << ERRBNK_DEBR0_LOCKED_Pos)          /*!< ERRBNK DEBR0: LOCKED Mask */
+
+#define ERRBNK_DEBR0_VALID_Pos              0U                                         /*!< ERRBNK DEBR0: VALID Position */
+#define ERRBNK_DEBR0_VALID_Msk             (0x1UL << /*ERRBNK_DEBR0_VALID_Pos*/)       /*!< ERRBNK DEBR0: VALID Mask */
+
+/* ERRBNK Data Cache Error Bank Register 1 (DEBR1) Register Definitions */
+#define ERRBNK_DEBR1_SWDEF_Pos             30U                                         /*!< ERRBNK DEBR1: SWDEF Position */
+#define ERRBNK_DEBR1_SWDEF_Msk             (0x3UL << ERRBNK_DEBR1_SWDEF_Pos)           /*!< ERRBNK DEBR1: SWDEF Mask */
+
+#define ERRBNK_DEBR1_TYPE_Pos              17U                                         /*!< ERRBNK DEBR1: TYPE Position */
+#define ERRBNK_DEBR1_TYPE_Msk              (0x1UL << ERRBNK_DEBR1_TYPE_Pos)            /*!< ERRBNK DEBR1: TYPE Mask */
+
+#define ERRBNK_DEBR1_BANK_Pos              16U                                         /*!< ERRBNK DEBR1: BANK Position */
+#define ERRBNK_DEBR1_BANK_Msk              (0x1UL << ERRBNK_DEBR1_BANK_Pos)            /*!< ERRBNK DEBR1: BANK Mask */
+
+#define ERRBNK_DEBR1_LOCATION_Pos           2U                                         /*!< ERRBNK DEBR1: LOCATION Position */
+#define ERRBNK_DEBR1_LOCATION_Msk          (0x3FFFUL << ERRBNK_DEBR1_LOCATION_Pos)     /*!< ERRBNK DEBR1: LOCATION Mask */
+
+#define ERRBNK_DEBR1_LOCKED_Pos             1U                                         /*!< ERRBNK DEBR1: LOCKED Position */
+#define ERRBNK_DEBR1_LOCKED_Msk            (0x1UL << ERRBNK_DEBR1_LOCKED_Pos)          /*!< ERRBNK DEBR1: LOCKED Mask */
+
+#define ERRBNK_DEBR1_VALID_Pos              0U                                         /*!< ERRBNK DEBR1: VALID Position */
+#define ERRBNK_DEBR1_VALID_Msk             (0x1UL << /*ERRBNK_DEBR1_VALID_Pos*/)       /*!< ERRBNK DEBR1: VALID Mask */
+
+/* ERRBNK TCM Error Bank Register 0 (TEBR0) Register Definitions */
+#define ERRBNK_TEBR0_SWDEF_Pos             30U                                         /*!< ERRBNK TEBR0: SWDEF Position */
+#define ERRBNK_TEBR0_SWDEF_Msk             (0x3UL << ERRBNK_TEBR0_SWDEF_Pos)           /*!< ERRBNK TEBR0: SWDEF Mask */
+
+#define ERRBNK_TEBR0_POISON_Pos            28U                                         /*!< ERRBNK TEBR0: POISON Position */
+#define ERRBNK_TEBR0_POISON_Msk            (0x1UL << ERRBNK_TEBR0_POISON_Pos)          /*!< ERRBNK TEBR0: POISON Mask */
+
+#define ERRBNK_TEBR0_TYPE_Pos              27U                                         /*!< ERRBNK TEBR0: TYPE Position */
+#define ERRBNK_TEBR0_TYPE_Msk              (0x1UL << ERRBNK_TEBR0_TYPE_Pos)            /*!< ERRBNK TEBR0: TYPE Mask */
+
+#define ERRBNK_TEBR0_BANK_Pos              24U                                         /*!< ERRBNK TEBR0: BANK Position */
+#define ERRBNK_TEBR0_BANK_Msk              (0x3UL << ERRBNK_TEBR0_BANK_Pos)            /*!< ERRBNK TEBR0: BANK Mask */
+
+#define ERRBNK_TEBR0_LOCATION_Pos           2U                                         /*!< ERRBNK TEBR0: LOCATION Position */
+#define ERRBNK_TEBR0_LOCATION_Msk          (0x3FFFFFUL << ERRBNK_TEBR0_LOCATION_Pos)   /*!< ERRBNK TEBR0: LOCATION Mask */
+
+#define ERRBNK_TEBR0_LOCKED_Pos             1U                                         /*!< ERRBNK TEBR0: LOCKED Position */
+#define ERRBNK_TEBR0_LOCKED_Msk            (0x1UL << ERRBNK_TEBR0_LOCKED_Pos)          /*!< ERRBNK TEBR0: LOCKED Mask */
+
+#define ERRBNK_TEBR0_VALID_Pos              0U                                         /*!< ERRBNK TEBR0: VALID Position */
+#define ERRBNK_TEBR0_VALID_Msk             (0x1UL << /*ERRBNK_TEBR0_VALID_Pos*/)       /*!< ERRBNK TEBR0: VALID Mask */
+
+/* ERRBNK TCM Error Bank Register 1 (TEBR1) Register Definitions */
+#define ERRBNK_TEBR1_SWDEF_Pos             30U                                         /*!< ERRBNK TEBR1: SWDEF Position */
+#define ERRBNK_TEBR1_SWDEF_Msk             (0x3UL << ERRBNK_TEBR1_SWDEF_Pos)           /*!< ERRBNK TEBR1: SWDEF Mask */
+
+#define ERRBNK_TEBR1_POISON_Pos            28U                                         /*!< ERRBNK TEBR1: POISON Position */
+#define ERRBNK_TEBR1_POISON_Msk            (0x1UL << ERRBNK_TEBR1_POISON_Pos)          /*!< ERRBNK TEBR1: POISON Mask */
+
+#define ERRBNK_TEBR1_TYPE_Pos              27U                                         /*!< ERRBNK TEBR1: TYPE Position */
+#define ERRBNK_TEBR1_TYPE_Msk              (0x1UL << ERRBNK_TEBR1_TYPE_Pos)            /*!< ERRBNK TEBR1: TYPE Mask */
+
+#define ERRBNK_TEBR1_BANK_Pos              24U                                         /*!< ERRBNK TEBR1: BANK Position */
+#define ERRBNK_TEBR1_BANK_Msk              (0x3UL << ERRBNK_TEBR1_BANK_Pos)            /*!< ERRBNK TEBR1: BANK Mask */
+
+#define ERRBNK_TEBR1_LOCATION_Pos           2U                                         /*!< ERRBNK TEBR1: LOCATION Position */
+#define ERRBNK_TEBR1_LOCATION_Msk          (0x3FFFFFUL << ERRBNK_TEBR1_LOCATION_Pos)   /*!< ERRBNK TEBR1: LOCATION Mask */
+
+#define ERRBNK_TEBR1_LOCKED_Pos             1U                                         /*!< ERRBNK TEBR1: LOCKED Position */
+#define ERRBNK_TEBR1_LOCKED_Msk            (0x1UL << ERRBNK_TEBR1_LOCKED_Pos)          /*!< ERRBNK TEBR1: LOCKED Mask */
+
+#define ERRBNK_TEBR1_VALID_Pos              0U                                         /*!< ERRBNK TEBR1: VALID Position */
+#define ERRBNK_TEBR1_VALID_Msk             (0x1UL << /*ERRBNK_TEBR1_VALID_Pos*/)       /*!< ERRBNK TEBR1: VALID Mask */
+
+/*@}*/ /* end of group ErrBnk_Type */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup PrcCfgInf_Type     Processor Configuration Information Registers (IMPLEMENTATION DEFINED)
+  \brief    Type definitions for the Processor Configuration Information Registerss (PRCCFGINF)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Processor Configuration Information Registerss (PRCCFGINF).
+ */
+typedef struct
+{
+  __OM  uint32_t CFGINFOSEL;             /*!< Offset: 0x000 ( /W)  Processor Configuration Information Selection Register */
+  __IM  uint32_t CFGINFORD;              /*!< Offset: 0x004 (R/ )  Processor Configuration Information Read Data Register */
+} PrcCfgInf_Type;
+
+/* PRCCFGINF Processor Configuration Information Selection Register (CFGINFOSEL) Definitions */
+
+/* PRCCFGINF Processor Configuration Information Read Data Register (CFGINFORD) Definitions */
+
+/*@}*/ /* end of group PrcCfgInf_Type */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
+  \brief    Type definitions for the Trace Port Interface (TPI)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Trace Port Interface Register (TPI).
+ */
+typedef struct
+{
+  __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Sizes Register */
+  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Sizes Register */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
+        uint32_t RESERVED1[55U];
+  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
+        uint32_t RESERVED2[131U];
+  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
+  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
+  __IOM uint32_t PSCR;                   /*!< Offset: 0x308 (R/W)  Periodic Synchronization Control Register */
+        uint32_t RESERVED3[809U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  Software Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  Software Lock Status Register */
+        uint32_t RESERVED4[4U];
+  __IM  uint32_t TYPE;                   /*!< Offset: 0xFC8 (R/ )  Device Identifier Register */
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  Device Type Register */
+} TPI_Type;
+
+/* TPI Asynchronous Clock Prescaler Register Definitions */
+#define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACPR: SWOSCALER Position */
+#define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACPR: SWOSCALER Mask */
+
+/* TPI Selected Pin Protocol Register Definitions */
+#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
+#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
+
+/* TPI Formatter and Flush Status Register Definitions */
+#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
+#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
+
+#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
+#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
+
+#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
+#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
+
+#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
+#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
+
+/* TPI Formatter and Flush Control Register Definitions */
+#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
+#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
+
+#define TPI_FFCR_FOnMan_Pos                 6U                                         /*!< TPI FFCR: FOnMan Position */
+#define TPI_FFCR_FOnMan_Msk                (0x1UL << TPI_FFCR_FOnMan_Pos)              /*!< TPI FFCR: FOnMan Mask */
+
+#define TPI_FFCR_EnFmt_Pos                  0U                                         /*!< TPI FFCR: EnFmt Position */
+#define TPI_FFCR_EnFmt_Msk                 (0x3UL << /*TPI_FFCR_EnFmt_Pos*/)           /*!< TPI FFCR: EnFmt Mask */
+
+/* TPI Periodic Synchronization Control Register Definitions */
+#define TPI_PSCR_PSCount_Pos                0U                                         /*!< TPI PSCR: PSCount Position */
+#define TPI_PSCR_PSCount_Msk               (0x1FUL /*<< TPI_PSCR_PSCount_Pos*/)        /*!< TPI PSCR: TPSCount Mask */
+
+/* TPI Software Lock Status Register Definitions */
+#define TPI_LSR_nTT_Pos                     1U                                         /*!< TPI LSR: Not thirty-two bit. Position */
+#define TPI_LSR_nTT_Msk                    (0x1UL << TPI_LSR_nTT_Pos)                  /*!< TPI LSR: Not thirty-two bit. Mask */
+
+#define TPI_LSR_SLK_Pos                     1U                                         /*!< TPI LSR: Software Lock status Position */
+#define TPI_LSR_SLK_Msk                    (0x1UL << TPI_LSR_SLK_Pos)                  /*!< TPI LSR: Software Lock status Mask */
+
+#define TPI_LSR_SLI_Pos                     0U                                         /*!< TPI LSR: Software Lock implemented Position */
+#define TPI_LSR_SLI_Msk                    (0x1UL /*<< TPI_LSR_SLI_Pos*/)              /*!< TPI LSR: Software Lock implemented Mask */
+
+/* TPI DEVID Register Definitions */
+#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
+#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
+
+#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
+#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
+
+#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
+#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
+
+#define TPI_DEVID_FIFOSZ_Pos                6U                                         /*!< TPI DEVID: FIFO depth Position */
+#define TPI_DEVID_FIFOSZ_Msk               (0x7UL << TPI_DEVID_FIFOSZ_Pos)             /*!< TPI DEVID: FIFO depth Mask */
+
+/* TPI DEVTYPE Register Definitions */
+#define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
+
+#define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
+/*@}*/ /* end of group CMSIS_TPI */
+
+#if defined (__PMU_PRESENT) && (__PMU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_PMU     Performance Monitoring Unit (PMU)
+  \brief    Type definitions for the Performance Monitoring Unit (PMU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Performance Monitoring Unit (PMU).
+ */
+typedef struct
+{
+  __IOM uint32_t EVCNTR[__PMU_NUM_EVENTCNT];        /*!< Offset: 0x0 (R/W)    PMU Event Counter Registers */
+#if __PMU_NUM_EVENTCNT<31
+        uint32_t RESERVED0[31U-__PMU_NUM_EVENTCNT];
+#endif
+  __IOM uint32_t CCNTR;                             /*!< Offset: 0x7C (R/W)   PMU Cycle Counter Register */
+        uint32_t RESERVED1[224];
+  __IOM uint32_t EVTYPER[__PMU_NUM_EVENTCNT];       /*!< Offset: 0x400 (R/W)  PMU Event Type and Filter Registers */
+#if __PMU_NUM_EVENTCNT<31
+        uint32_t RESERVED2[31U-__PMU_NUM_EVENTCNT];
+#endif
+  __IOM uint32_t CCFILTR;                           /*!< Offset: 0x47C (R/W)  PMU Cycle Counter Filter Register */
+        uint32_t RESERVED3[480];
+  __IOM uint32_t CNTENSET;                          /*!< Offset: 0xC00 (R/W)  PMU Count Enable Set Register */
+        uint32_t RESERVED4[7];
+  __IOM uint32_t CNTENCLR;                          /*!< Offset: 0xC20 (R/W)  PMU Count Enable Clear Register */
+        uint32_t RESERVED5[7];
+  __IOM uint32_t INTENSET;                          /*!< Offset: 0xC40 (R/W)  PMU Interrupt Enable Set Register */
+        uint32_t RESERVED6[7];
+  __IOM uint32_t INTENCLR;                          /*!< Offset: 0xC60 (R/W)  PMU Interrupt Enable Clear Register */
+        uint32_t RESERVED7[7];
+  __IOM uint32_t OVSCLR;                            /*!< Offset: 0xC80 (R/W)  PMU Overflow Flag Status Clear Register */
+        uint32_t RESERVED8[7];
+  __IOM uint32_t SWINC;                             /*!< Offset: 0xCA0 (R/W)  PMU Software Increment Register */
+        uint32_t RESERVED9[7];
+  __IOM uint32_t OVSSET;                            /*!< Offset: 0xCC0 (R/W)  PMU Overflow Flag Status Set Register */
+        uint32_t RESERVED10[79];
+  __IOM uint32_t TYPE;                              /*!< Offset: 0xE00 (R/W)  PMU Type Register */
+  __IOM uint32_t CTRL;                              /*!< Offset: 0xE04 (R/W)  PMU Control Register */
+        uint32_t RESERVED11[108];
+  __IOM uint32_t AUTHSTATUS;                        /*!< Offset: 0xFB8 (R/W)  PMU Authentication Status Register */
+  __IOM uint32_t DEVARCH;                           /*!< Offset: 0xFBC (R/W)  PMU Device Architecture Register */
+        uint32_t RESERVED12[3];
+  __IOM uint32_t DEVTYPE;                           /*!< Offset: 0xFCC (R/W)  PMU Device Type Register */
+  __IOM uint32_t PIDR4;                             /*!< Offset: 0xFD0 (R/W)  PMU Peripheral Identification Register 4 */
+        uint32_t RESERVED13[3];
+  __IOM uint32_t PIDR0;                             /*!< Offset: 0xFE0 (R/W)  PMU Peripheral Identification Register 0 */
+  __IOM uint32_t PIDR1;                             /*!< Offset: 0xFE4 (R/W)  PMU Peripheral Identification Register 1 */
+  __IOM uint32_t PIDR2;                             /*!< Offset: 0xFE8 (R/W)  PMU Peripheral Identification Register 2 */
+  __IOM uint32_t PIDR3;                             /*!< Offset: 0xFEC (R/W)  PMU Peripheral Identification Register 3 */
+  __IOM uint32_t CIDR0;                             /*!< Offset: 0xFF0 (R/W)  PMU Component Identification Register 0 */
+  __IOM uint32_t CIDR1;                             /*!< Offset: 0xFF4 (R/W)  PMU Component Identification Register 1 */
+  __IOM uint32_t CIDR2;                             /*!< Offset: 0xFF8 (R/W)  PMU Component Identification Register 2 */
+  __IOM uint32_t CIDR3;                             /*!< Offset: 0xFFC (R/W)  PMU Component Identification Register 3 */
+} PMU_Type;
+
+/** \brief PMU Event Counter Registers (0-30) Definitions  */
+
+#define PMU_EVCNTR_CNT_Pos                    0U                                           /*!< PMU EVCNTR: Counter Position */
+#define PMU_EVCNTR_CNT_Msk                   (0xFFFFUL /*<< PMU_EVCNTRx_CNT_Pos*/)         /*!< PMU EVCNTR: Counter Mask */
+
+/** \brief PMU Event Type and Filter Registers (0-30) Definitions  */
+
+#define PMU_EVTYPER_EVENTTOCNT_Pos            0U                                           /*!< PMU EVTYPER: Event to Count Position */
+#define PMU_EVTYPER_EVENTTOCNT_Msk           (0xFFFFUL /*<< EVTYPERx_EVENTTOCNT_Pos*/)     /*!< PMU EVTYPER: Event to Count Mask */
+
+/** \brief PMU Count Enable Set Register Definitions */
+
+#define PMU_CNTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU CNTENSET: Event Counter 0 Enable Set Position */
+#define PMU_CNTENSET_CNT0_ENABLE_Msk         (1UL /*<< PMU_CNTENSET_CNT0_ENABLE_Pos*/)     /*!< PMU CNTENSET: Event Counter 0 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT1_ENABLE_Pos          1U                                           /*!< PMU CNTENSET: Event Counter 1 Enable Set Position */
+#define PMU_CNTENSET_CNT1_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT1_ENABLE_Pos)         /*!< PMU CNTENSET: Event Counter 1 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT2_ENABLE_Pos          2U                                           /*!< PMU CNTENSET: Event Counter 2 Enable Set Position */
+#define PMU_CNTENSET_CNT2_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT2_ENABLE_Pos)         /*!< PMU CNTENSET: Event Counter 2 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT3_ENABLE_Pos          3U                                           /*!< PMU CNTENSET: Event Counter 3 Enable Set Position */
+#define PMU_CNTENSET_CNT3_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT3_ENABLE_Pos)         /*!< PMU CNTENSET: Event Counter 3 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT4_ENABLE_Pos          4U                                           /*!< PMU CNTENSET: Event Counter 4 Enable Set Position */
+#define PMU_CNTENSET_CNT4_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT4_ENABLE_Pos)         /*!< PMU CNTENSET: Event Counter 4 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT5_ENABLE_Pos          5U                                           /*!< PMU CNTENSET: Event Counter 5 Enable Set Position */
+#define PMU_CNTENSET_CNT5_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT5_ENABLE_Pos)         /*!< PMU CNTENSET: Event Counter 5 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT6_ENABLE_Pos          6U                                           /*!< PMU CNTENSET: Event Counter 6 Enable Set Position */
+#define PMU_CNTENSET_CNT6_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT6_ENABLE_Pos)         /*!< PMU CNTENSET: Event Counter 6 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT7_ENABLE_Pos          7U                                           /*!< PMU CNTENSET: Event Counter 7 Enable Set Position */
+#define PMU_CNTENSET_CNT7_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT7_ENABLE_Pos)         /*!< PMU CNTENSET: Event Counter 7 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT8_ENABLE_Pos          8U                                           /*!< PMU CNTENSET: Event Counter 8 Enable Set Position */
+#define PMU_CNTENSET_CNT8_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT8_ENABLE_Pos)         /*!< PMU CNTENSET: Event Counter 8 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT9_ENABLE_Pos          9U                                           /*!< PMU CNTENSET: Event Counter 9 Enable Set Position */
+#define PMU_CNTENSET_CNT9_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT9_ENABLE_Pos)         /*!< PMU CNTENSET: Event Counter 9 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT10_ENABLE_Pos         10U                                          /*!< PMU CNTENSET: Event Counter 10 Enable Set Position */
+#define PMU_CNTENSET_CNT10_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT10_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 10 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT11_ENABLE_Pos         11U                                          /*!< PMU CNTENSET: Event Counter 11 Enable Set Position */
+#define PMU_CNTENSET_CNT11_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT11_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 11 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT12_ENABLE_Pos         12U                                          /*!< PMU CNTENSET: Event Counter 12 Enable Set Position */
+#define PMU_CNTENSET_CNT12_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT12_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 12 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT13_ENABLE_Pos         13U                                          /*!< PMU CNTENSET: Event Counter 13 Enable Set Position */
+#define PMU_CNTENSET_CNT13_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT13_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 13 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT14_ENABLE_Pos         14U                                          /*!< PMU CNTENSET: Event Counter 14 Enable Set Position */
+#define PMU_CNTENSET_CNT14_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT14_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 14 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT15_ENABLE_Pos         15U                                          /*!< PMU CNTENSET: Event Counter 15 Enable Set Position */
+#define PMU_CNTENSET_CNT15_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT15_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 15 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT16_ENABLE_Pos         16U                                          /*!< PMU CNTENSET: Event Counter 16 Enable Set Position */
+#define PMU_CNTENSET_CNT16_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT16_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 16 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT17_ENABLE_Pos         17U                                          /*!< PMU CNTENSET: Event Counter 17 Enable Set Position */
+#define PMU_CNTENSET_CNT17_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT17_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 17 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT18_ENABLE_Pos         18U                                          /*!< PMU CNTENSET: Event Counter 18 Enable Set Position */
+#define PMU_CNTENSET_CNT18_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT18_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 18 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT19_ENABLE_Pos         19U                                          /*!< PMU CNTENSET: Event Counter 19 Enable Set Position */
+#define PMU_CNTENSET_CNT19_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT19_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 19 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT20_ENABLE_Pos         20U                                          /*!< PMU CNTENSET: Event Counter 20 Enable Set Position */
+#define PMU_CNTENSET_CNT20_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT20_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 20 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT21_ENABLE_Pos         21U                                          /*!< PMU CNTENSET: Event Counter 21 Enable Set Position */
+#define PMU_CNTENSET_CNT21_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT21_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 21 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT22_ENABLE_Pos         22U                                          /*!< PMU CNTENSET: Event Counter 22 Enable Set Position */
+#define PMU_CNTENSET_CNT22_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT22_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 22 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT23_ENABLE_Pos         23U                                          /*!< PMU CNTENSET: Event Counter 23 Enable Set Position */
+#define PMU_CNTENSET_CNT23_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT23_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 23 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT24_ENABLE_Pos         24U                                          /*!< PMU CNTENSET: Event Counter 24 Enable Set Position */
+#define PMU_CNTENSET_CNT24_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT24_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 24 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT25_ENABLE_Pos         25U                                          /*!< PMU CNTENSET: Event Counter 25 Enable Set Position */
+#define PMU_CNTENSET_CNT25_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT25_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 25 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT26_ENABLE_Pos         26U                                          /*!< PMU CNTENSET: Event Counter 26 Enable Set Position */
+#define PMU_CNTENSET_CNT26_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT26_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 26 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT27_ENABLE_Pos         27U                                          /*!< PMU CNTENSET: Event Counter 27 Enable Set Position */
+#define PMU_CNTENSET_CNT27_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT27_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 27 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT28_ENABLE_Pos         28U                                          /*!< PMU CNTENSET: Event Counter 28 Enable Set Position */
+#define PMU_CNTENSET_CNT28_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT28_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 28 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT29_ENABLE_Pos         29U                                          /*!< PMU CNTENSET: Event Counter 29 Enable Set Position */
+#define PMU_CNTENSET_CNT29_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT29_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 29 Enable Set Mask */
+
+#define PMU_CNTENSET_CNT30_ENABLE_Pos         30U                                          /*!< PMU CNTENSET: Event Counter 30 Enable Set Position */
+#define PMU_CNTENSET_CNT30_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT30_ENABLE_Pos)        /*!< PMU CNTENSET: Event Counter 30 Enable Set Mask */
+
+#define PMU_CNTENSET_CCNTR_ENABLE_Pos         31U                                          /*!< PMU CNTENSET: Cycle Counter Enable Set Position */
+#define PMU_CNTENSET_CCNTR_ENABLE_Msk        (1UL << PMU_CNTENSET_CCNTR_ENABLE_Pos)        /*!< PMU CNTENSET: Cycle Counter Enable Set Mask */
+
+/** \brief PMU Count Enable Clear Register Definitions */
+
+#define PMU_CNTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU CNTENCLR: Event Counter 0 Enable Clear Position */
+#define PMU_CNTENCLR_CNT0_ENABLE_Msk         (1UL /*<< PMU_CNTENCLR_CNT0_ENABLE_Pos*/)     /*!< PMU CNTENCLR: Event Counter 0 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT1_ENABLE_Pos          1U                                           /*!< PMU CNTENCLR: Event Counter 1 Enable Clear Position */
+#define PMU_CNTENCLR_CNT1_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT1_ENABLE_Pos)         /*!< PMU CNTENCLR: Event Counter 1 Enable Clear */
+
+#define PMU_CNTENCLR_CNT2_ENABLE_Pos          2U                                           /*!< PMU CNTENCLR: Event Counter 2 Enable Clear Position */
+#define PMU_CNTENCLR_CNT2_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT2_ENABLE_Pos)         /*!< PMU CNTENCLR: Event Counter 2 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT3_ENABLE_Pos          3U                                           /*!< PMU CNTENCLR: Event Counter 3 Enable Clear Position */
+#define PMU_CNTENCLR_CNT3_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT3_ENABLE_Pos)         /*!< PMU CNTENCLR: Event Counter 3 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT4_ENABLE_Pos          4U                                           /*!< PMU CNTENCLR: Event Counter 4 Enable Clear Position */
+#define PMU_CNTENCLR_CNT4_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT4_ENABLE_Pos)         /*!< PMU CNTENCLR: Event Counter 4 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT5_ENABLE_Pos          5U                                           /*!< PMU CNTENCLR: Event Counter 5 Enable Clear Position */
+#define PMU_CNTENCLR_CNT5_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT5_ENABLE_Pos)         /*!< PMU CNTENCLR: Event Counter 5 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT6_ENABLE_Pos          6U                                           /*!< PMU CNTENCLR: Event Counter 6 Enable Clear Position */
+#define PMU_CNTENCLR_CNT6_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT6_ENABLE_Pos)         /*!< PMU CNTENCLR: Event Counter 6 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT7_ENABLE_Pos          7U                                           /*!< PMU CNTENCLR: Event Counter 7 Enable Clear Position */
+#define PMU_CNTENCLR_CNT7_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT7_ENABLE_Pos)         /*!< PMU CNTENCLR: Event Counter 7 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT8_ENABLE_Pos          8U                                           /*!< PMU CNTENCLR: Event Counter 8 Enable Clear Position */
+#define PMU_CNTENCLR_CNT8_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT8_ENABLE_Pos)         /*!< PMU CNTENCLR: Event Counter 8 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT9_ENABLE_Pos          9U                                           /*!< PMU CNTENCLR: Event Counter 9 Enable Clear Position */
+#define PMU_CNTENCLR_CNT9_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT9_ENABLE_Pos)         /*!< PMU CNTENCLR: Event Counter 9 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT10_ENABLE_Pos         10U                                          /*!< PMU CNTENCLR: Event Counter 10 Enable Clear Position */
+#define PMU_CNTENCLR_CNT10_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT10_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 10 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT11_ENABLE_Pos         11U                                          /*!< PMU CNTENCLR: Event Counter 11 Enable Clear Position */
+#define PMU_CNTENCLR_CNT11_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT11_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 11 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT12_ENABLE_Pos         12U                                          /*!< PMU CNTENCLR: Event Counter 12 Enable Clear Position */
+#define PMU_CNTENCLR_CNT12_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT12_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 12 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT13_ENABLE_Pos         13U                                          /*!< PMU CNTENCLR: Event Counter 13 Enable Clear Position */
+#define PMU_CNTENCLR_CNT13_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT13_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 13 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT14_ENABLE_Pos         14U                                          /*!< PMU CNTENCLR: Event Counter 14 Enable Clear Position */
+#define PMU_CNTENCLR_CNT14_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT14_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 14 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT15_ENABLE_Pos         15U                                          /*!< PMU CNTENCLR: Event Counter 15 Enable Clear Position */
+#define PMU_CNTENCLR_CNT15_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT15_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 15 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT16_ENABLE_Pos         16U                                          /*!< PMU CNTENCLR: Event Counter 16 Enable Clear Position */
+#define PMU_CNTENCLR_CNT16_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT16_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 16 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT17_ENABLE_Pos         17U                                          /*!< PMU CNTENCLR: Event Counter 17 Enable Clear Position */
+#define PMU_CNTENCLR_CNT17_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT17_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 17 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT18_ENABLE_Pos         18U                                          /*!< PMU CNTENCLR: Event Counter 18 Enable Clear Position */
+#define PMU_CNTENCLR_CNT18_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT18_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 18 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT19_ENABLE_Pos         19U                                          /*!< PMU CNTENCLR: Event Counter 19 Enable Clear Position */
+#define PMU_CNTENCLR_CNT19_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT19_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 19 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT20_ENABLE_Pos         20U                                          /*!< PMU CNTENCLR: Event Counter 20 Enable Clear Position */
+#define PMU_CNTENCLR_CNT20_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT20_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 20 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT21_ENABLE_Pos         21U                                          /*!< PMU CNTENCLR: Event Counter 21 Enable Clear Position */
+#define PMU_CNTENCLR_CNT21_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT21_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 21 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT22_ENABLE_Pos         22U                                          /*!< PMU CNTENCLR: Event Counter 22 Enable Clear Position */
+#define PMU_CNTENCLR_CNT22_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT22_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 22 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT23_ENABLE_Pos         23U                                          /*!< PMU CNTENCLR: Event Counter 23 Enable Clear Position */
+#define PMU_CNTENCLR_CNT23_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT23_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 23 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT24_ENABLE_Pos         24U                                          /*!< PMU CNTENCLR: Event Counter 24 Enable Clear Position */
+#define PMU_CNTENCLR_CNT24_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT24_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 24 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT25_ENABLE_Pos         25U                                          /*!< PMU CNTENCLR: Event Counter 25 Enable Clear Position */
+#define PMU_CNTENCLR_CNT25_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT25_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 25 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT26_ENABLE_Pos         26U                                          /*!< PMU CNTENCLR: Event Counter 26 Enable Clear Position */
+#define PMU_CNTENCLR_CNT26_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT26_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 26 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT27_ENABLE_Pos         27U                                          /*!< PMU CNTENCLR: Event Counter 27 Enable Clear Position */
+#define PMU_CNTENCLR_CNT27_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT27_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 27 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT28_ENABLE_Pos         28U                                          /*!< PMU CNTENCLR: Event Counter 28 Enable Clear Position */
+#define PMU_CNTENCLR_CNT28_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT28_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 28 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT29_ENABLE_Pos         29U                                          /*!< PMU CNTENCLR: Event Counter 29 Enable Clear Position */
+#define PMU_CNTENCLR_CNT29_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT29_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 29 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CNT30_ENABLE_Pos         30U                                          /*!< PMU CNTENCLR: Event Counter 30 Enable Clear Position */
+#define PMU_CNTENCLR_CNT30_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT30_ENABLE_Pos)        /*!< PMU CNTENCLR: Event Counter 30 Enable Clear Mask */
+
+#define PMU_CNTENCLR_CCNTR_ENABLE_Pos         31U                                          /*!< PMU CNTENCLR: Cycle Counter Enable Clear Position */
+#define PMU_CNTENCLR_CCNTR_ENABLE_Msk        (1UL << PMU_CNTENCLR_CCNTR_ENABLE_Pos)        /*!< PMU CNTENCLR: Cycle Counter Enable Clear Mask */
+
+/** \brief PMU Interrupt Enable Set Register Definitions */
+
+#define PMU_INTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU INTENSET: Event Counter 0 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT0_ENABLE_Msk         (1UL /*<< PMU_INTENSET_CNT0_ENABLE_Pos*/)     /*!< PMU INTENSET: Event Counter 0 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT1_ENABLE_Pos          1U                                           /*!< PMU INTENSET: Event Counter 1 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT1_ENABLE_Msk         (1UL << PMU_INTENSET_CNT1_ENABLE_Pos)         /*!< PMU INTENSET: Event Counter 1 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT2_ENABLE_Pos          2U                                           /*!< PMU INTENSET: Event Counter 2 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT2_ENABLE_Msk         (1UL << PMU_INTENSET_CNT2_ENABLE_Pos)         /*!< PMU INTENSET: Event Counter 2 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT3_ENABLE_Pos          3U                                           /*!< PMU INTENSET: Event Counter 3 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT3_ENABLE_Msk         (1UL << PMU_INTENSET_CNT3_ENABLE_Pos)         /*!< PMU INTENSET: Event Counter 3 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT4_ENABLE_Pos          4U                                           /*!< PMU INTENSET: Event Counter 4 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT4_ENABLE_Msk         (1UL << PMU_INTENSET_CNT4_ENABLE_Pos)         /*!< PMU INTENSET: Event Counter 4 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT5_ENABLE_Pos          5U                                           /*!< PMU INTENSET: Event Counter 5 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT5_ENABLE_Msk         (1UL << PMU_INTENSET_CNT5_ENABLE_Pos)         /*!< PMU INTENSET: Event Counter 5 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT6_ENABLE_Pos          6U                                           /*!< PMU INTENSET: Event Counter 6 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT6_ENABLE_Msk         (1UL << PMU_INTENSET_CNT6_ENABLE_Pos)         /*!< PMU INTENSET: Event Counter 6 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT7_ENABLE_Pos          7U                                           /*!< PMU INTENSET: Event Counter 7 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT7_ENABLE_Msk         (1UL << PMU_INTENSET_CNT7_ENABLE_Pos)         /*!< PMU INTENSET: Event Counter 7 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT8_ENABLE_Pos          8U                                           /*!< PMU INTENSET: Event Counter 8 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT8_ENABLE_Msk         (1UL << PMU_INTENSET_CNT8_ENABLE_Pos)         /*!< PMU INTENSET: Event Counter 8 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT9_ENABLE_Pos          9U                                           /*!< PMU INTENSET: Event Counter 9 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT9_ENABLE_Msk         (1UL << PMU_INTENSET_CNT9_ENABLE_Pos)         /*!< PMU INTENSET: Event Counter 9 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT10_ENABLE_Pos         10U                                          /*!< PMU INTENSET: Event Counter 10 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT10_ENABLE_Msk        (1UL << PMU_INTENSET_CNT10_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 10 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT11_ENABLE_Pos         11U                                          /*!< PMU INTENSET: Event Counter 11 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT11_ENABLE_Msk        (1UL << PMU_INTENSET_CNT11_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 11 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT12_ENABLE_Pos         12U                                          /*!< PMU INTENSET: Event Counter 12 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT12_ENABLE_Msk        (1UL << PMU_INTENSET_CNT12_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 12 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT13_ENABLE_Pos         13U                                          /*!< PMU INTENSET: Event Counter 13 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT13_ENABLE_Msk        (1UL << PMU_INTENSET_CNT13_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 13 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT14_ENABLE_Pos         14U                                          /*!< PMU INTENSET: Event Counter 14 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT14_ENABLE_Msk        (1UL << PMU_INTENSET_CNT14_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 14 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT15_ENABLE_Pos         15U                                          /*!< PMU INTENSET: Event Counter 15 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT15_ENABLE_Msk        (1UL << PMU_INTENSET_CNT15_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 15 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT16_ENABLE_Pos         16U                                          /*!< PMU INTENSET: Event Counter 16 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT16_ENABLE_Msk        (1UL << PMU_INTENSET_CNT16_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 16 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT17_ENABLE_Pos         17U                                          /*!< PMU INTENSET: Event Counter 17 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT17_ENABLE_Msk        (1UL << PMU_INTENSET_CNT17_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 17 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT18_ENABLE_Pos         18U                                          /*!< PMU INTENSET: Event Counter 18 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT18_ENABLE_Msk        (1UL << PMU_INTENSET_CNT18_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 18 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT19_ENABLE_Pos         19U                                          /*!< PMU INTENSET: Event Counter 19 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT19_ENABLE_Msk        (1UL << PMU_INTENSET_CNT19_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 19 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT20_ENABLE_Pos         20U                                          /*!< PMU INTENSET: Event Counter 20 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT20_ENABLE_Msk        (1UL << PMU_INTENSET_CNT20_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 20 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT21_ENABLE_Pos         21U                                          /*!< PMU INTENSET: Event Counter 21 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT21_ENABLE_Msk        (1UL << PMU_INTENSET_CNT21_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 21 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT22_ENABLE_Pos         22U                                          /*!< PMU INTENSET: Event Counter 22 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT22_ENABLE_Msk        (1UL << PMU_INTENSET_CNT22_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 22 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT23_ENABLE_Pos         23U                                          /*!< PMU INTENSET: Event Counter 23 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT23_ENABLE_Msk        (1UL << PMU_INTENSET_CNT23_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 23 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT24_ENABLE_Pos         24U                                          /*!< PMU INTENSET: Event Counter 24 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT24_ENABLE_Msk        (1UL << PMU_INTENSET_CNT24_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 24 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT25_ENABLE_Pos         25U                                          /*!< PMU INTENSET: Event Counter 25 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT25_ENABLE_Msk        (1UL << PMU_INTENSET_CNT25_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 25 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT26_ENABLE_Pos         26U                                          /*!< PMU INTENSET: Event Counter 26 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT26_ENABLE_Msk        (1UL << PMU_INTENSET_CNT26_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 26 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT27_ENABLE_Pos         27U                                          /*!< PMU INTENSET: Event Counter 27 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT27_ENABLE_Msk        (1UL << PMU_INTENSET_CNT27_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 27 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT28_ENABLE_Pos         28U                                          /*!< PMU INTENSET: Event Counter 28 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT28_ENABLE_Msk        (1UL << PMU_INTENSET_CNT28_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 28 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT29_ENABLE_Pos         29U                                          /*!< PMU INTENSET: Event Counter 29 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT29_ENABLE_Msk        (1UL << PMU_INTENSET_CNT29_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 29 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CNT30_ENABLE_Pos         30U                                          /*!< PMU INTENSET: Event Counter 30 Interrupt Enable Set Position */
+#define PMU_INTENSET_CNT30_ENABLE_Msk        (1UL << PMU_INTENSET_CNT30_ENABLE_Pos)        /*!< PMU INTENSET: Event Counter 30 Interrupt Enable Set Mask */
+
+#define PMU_INTENSET_CYCCNT_ENABLE_Pos        31U                                          /*!< PMU INTENSET: Cycle Counter Interrupt Enable Set Position */
+#define PMU_INTENSET_CCYCNT_ENABLE_Msk       (1UL << PMU_INTENSET_CYCCNT_ENABLE_Pos)       /*!< PMU INTENSET: Cycle Counter Interrupt Enable Set Mask */
+
+/** \brief PMU Interrupt Enable Clear Register Definitions */
+
+#define PMU_INTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU INTENCLR: Event Counter 0 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT0_ENABLE_Msk         (1UL /*<< PMU_INTENCLR_CNT0_ENABLE_Pos*/)     /*!< PMU INTENCLR: Event Counter 0 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT1_ENABLE_Pos          1U                                           /*!< PMU INTENCLR: Event Counter 1 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT1_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT1_ENABLE_Pos)         /*!< PMU INTENCLR: Event Counter 1 Interrupt Enable Clear */
+
+#define PMU_INTENCLR_CNT2_ENABLE_Pos          2U                                           /*!< PMU INTENCLR: Event Counter 2 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT2_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT2_ENABLE_Pos)         /*!< PMU INTENCLR: Event Counter 2 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT3_ENABLE_Pos          3U                                           /*!< PMU INTENCLR: Event Counter 3 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT3_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT3_ENABLE_Pos)         /*!< PMU INTENCLR: Event Counter 3 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT4_ENABLE_Pos          4U                                           /*!< PMU INTENCLR: Event Counter 4 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT4_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT4_ENABLE_Pos)         /*!< PMU INTENCLR: Event Counter 4 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT5_ENABLE_Pos          5U                                           /*!< PMU INTENCLR: Event Counter 5 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT5_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT5_ENABLE_Pos)         /*!< PMU INTENCLR: Event Counter 5 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT6_ENABLE_Pos          6U                                           /*!< PMU INTENCLR: Event Counter 6 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT6_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT6_ENABLE_Pos)         /*!< PMU INTENCLR: Event Counter 6 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT7_ENABLE_Pos          7U                                           /*!< PMU INTENCLR: Event Counter 7 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT7_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT7_ENABLE_Pos)         /*!< PMU INTENCLR: Event Counter 7 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT8_ENABLE_Pos          8U                                           /*!< PMU INTENCLR: Event Counter 8 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT8_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT8_ENABLE_Pos)         /*!< PMU INTENCLR: Event Counter 8 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT9_ENABLE_Pos          9U                                           /*!< PMU INTENCLR: Event Counter 9 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT9_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT9_ENABLE_Pos)         /*!< PMU INTENCLR: Event Counter 9 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT10_ENABLE_Pos         10U                                          /*!< PMU INTENCLR: Event Counter 10 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT10_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT10_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 10 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT11_ENABLE_Pos         11U                                          /*!< PMU INTENCLR: Event Counter 11 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT11_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT11_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 11 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT12_ENABLE_Pos         12U                                          /*!< PMU INTENCLR: Event Counter 12 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT12_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT12_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 12 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT13_ENABLE_Pos         13U                                          /*!< PMU INTENCLR: Event Counter 13 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT13_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT13_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 13 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT14_ENABLE_Pos         14U                                          /*!< PMU INTENCLR: Event Counter 14 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT14_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT14_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 14 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT15_ENABLE_Pos         15U                                          /*!< PMU INTENCLR: Event Counter 15 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT15_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT15_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 15 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT16_ENABLE_Pos         16U                                          /*!< PMU INTENCLR: Event Counter 16 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT16_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT16_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 16 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT17_ENABLE_Pos         17U                                          /*!< PMU INTENCLR: Event Counter 17 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT17_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT17_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 17 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT18_ENABLE_Pos         18U                                          /*!< PMU INTENCLR: Event Counter 18 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT18_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT18_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 18 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT19_ENABLE_Pos         19U                                          /*!< PMU INTENCLR: Event Counter 19 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT19_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT19_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 19 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT20_ENABLE_Pos         20U                                          /*!< PMU INTENCLR: Event Counter 20 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT20_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT20_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 20 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT21_ENABLE_Pos         21U                                          /*!< PMU INTENCLR: Event Counter 21 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT21_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT21_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 21 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT22_ENABLE_Pos         22U                                          /*!< PMU INTENCLR: Event Counter 22 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT22_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT22_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 22 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT23_ENABLE_Pos         23U                                          /*!< PMU INTENCLR: Event Counter 23 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT23_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT23_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 23 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT24_ENABLE_Pos         24U                                          /*!< PMU INTENCLR: Event Counter 24 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT24_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT24_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 24 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT25_ENABLE_Pos         25U                                          /*!< PMU INTENCLR: Event Counter 25 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT25_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT25_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 25 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT26_ENABLE_Pos         26U                                          /*!< PMU INTENCLR: Event Counter 26 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT26_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT26_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 26 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT27_ENABLE_Pos         27U                                          /*!< PMU INTENCLR: Event Counter 27 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT27_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT27_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 27 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT28_ENABLE_Pos         28U                                          /*!< PMU INTENCLR: Event Counter 28 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT28_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT28_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 28 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT29_ENABLE_Pos         29U                                          /*!< PMU INTENCLR: Event Counter 29 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT29_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT29_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 29 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CNT30_ENABLE_Pos         30U                                          /*!< PMU INTENCLR: Event Counter 30 Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CNT30_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT30_ENABLE_Pos)        /*!< PMU INTENCLR: Event Counter 30 Interrupt Enable Clear Mask */
+
+#define PMU_INTENCLR_CYCCNT_ENABLE_Pos        31U                                          /*!< PMU INTENCLR: Cycle Counter Interrupt Enable Clear Position */
+#define PMU_INTENCLR_CYCCNT_ENABLE_Msk       (1UL << PMU_INTENCLR_CYCCNT_ENABLE_Pos)       /*!< PMU INTENCLR: Cycle Counter Interrupt Enable Clear Mask */
+
+/** \brief PMU Overflow Flag Status Set Register Definitions */
+
+#define PMU_OVSSET_CNT0_STATUS_Pos            0U                                           /*!< PMU OVSSET: Event Counter 0 Overflow Set Position */
+#define PMU_OVSSET_CNT0_STATUS_Msk           (1UL /*<< PMU_OVSSET_CNT0_STATUS_Pos*/)       /*!< PMU OVSSET: Event Counter 0 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT1_STATUS_Pos            1U                                           /*!< PMU OVSSET: Event Counter 1 Overflow Set Position */
+#define PMU_OVSSET_CNT1_STATUS_Msk           (1UL << PMU_OVSSET_CNT1_STATUS_Pos)           /*!< PMU OVSSET: Event Counter 1 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT2_STATUS_Pos            2U                                           /*!< PMU OVSSET: Event Counter 2 Overflow Set Position */
+#define PMU_OVSSET_CNT2_STATUS_Msk           (1UL << PMU_OVSSET_CNT2_STATUS_Pos)           /*!< PMU OVSSET: Event Counter 2 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT3_STATUS_Pos            3U                                           /*!< PMU OVSSET: Event Counter 3 Overflow Set Position */
+#define PMU_OVSSET_CNT3_STATUS_Msk           (1UL << PMU_OVSSET_CNT3_STATUS_Pos)           /*!< PMU OVSSET: Event Counter 3 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT4_STATUS_Pos            4U                                           /*!< PMU OVSSET: Event Counter 4 Overflow Set Position */
+#define PMU_OVSSET_CNT4_STATUS_Msk           (1UL << PMU_OVSSET_CNT4_STATUS_Pos)           /*!< PMU OVSSET: Event Counter 4 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT5_STATUS_Pos            5U                                           /*!< PMU OVSSET: Event Counter 5 Overflow Set Position */
+#define PMU_OVSSET_CNT5_STATUS_Msk           (1UL << PMU_OVSSET_CNT5_STATUS_Pos)           /*!< PMU OVSSET: Event Counter 5 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT6_STATUS_Pos            6U                                           /*!< PMU OVSSET: Event Counter 6 Overflow Set Position */
+#define PMU_OVSSET_CNT6_STATUS_Msk           (1UL << PMU_OVSSET_CNT6_STATUS_Pos)           /*!< PMU OVSSET: Event Counter 6 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT7_STATUS_Pos            7U                                           /*!< PMU OVSSET: Event Counter 7 Overflow Set Position */
+#define PMU_OVSSET_CNT7_STATUS_Msk           (1UL << PMU_OVSSET_CNT7_STATUS_Pos)           /*!< PMU OVSSET: Event Counter 7 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT8_STATUS_Pos            8U                                           /*!< PMU OVSSET: Event Counter 8 Overflow Set Position */
+#define PMU_OVSSET_CNT8_STATUS_Msk           (1UL << PMU_OVSSET_CNT8_STATUS_Pos)           /*!< PMU OVSSET: Event Counter 8 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT9_STATUS_Pos            9U                                           /*!< PMU OVSSET: Event Counter 9 Overflow Set Position */
+#define PMU_OVSSET_CNT9_STATUS_Msk           (1UL << PMU_OVSSET_CNT9_STATUS_Pos)           /*!< PMU OVSSET: Event Counter 9 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT10_STATUS_Pos           10U                                          /*!< PMU OVSSET: Event Counter 10 Overflow Set Position */
+#define PMU_OVSSET_CNT10_STATUS_Msk          (1UL << PMU_OVSSET_CNT10_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 10 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT11_STATUS_Pos           11U                                          /*!< PMU OVSSET: Event Counter 11 Overflow Set Position */
+#define PMU_OVSSET_CNT11_STATUS_Msk          (1UL << PMU_OVSSET_CNT11_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 11 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT12_STATUS_Pos           12U                                          /*!< PMU OVSSET: Event Counter 12 Overflow Set Position */
+#define PMU_OVSSET_CNT12_STATUS_Msk          (1UL << PMU_OVSSET_CNT12_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 12 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT13_STATUS_Pos           13U                                          /*!< PMU OVSSET: Event Counter 13 Overflow Set Position */
+#define PMU_OVSSET_CNT13_STATUS_Msk          (1UL << PMU_OVSSET_CNT13_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 13 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT14_STATUS_Pos           14U                                          /*!< PMU OVSSET: Event Counter 14 Overflow Set Position */
+#define PMU_OVSSET_CNT14_STATUS_Msk          (1UL << PMU_OVSSET_CNT14_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 14 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT15_STATUS_Pos           15U                                          /*!< PMU OVSSET: Event Counter 15 Overflow Set Position */
+#define PMU_OVSSET_CNT15_STATUS_Msk          (1UL << PMU_OVSSET_CNT15_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 15 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT16_STATUS_Pos           16U                                          /*!< PMU OVSSET: Event Counter 16 Overflow Set Position */
+#define PMU_OVSSET_CNT16_STATUS_Msk          (1UL << PMU_OVSSET_CNT16_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 16 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT17_STATUS_Pos           17U                                          /*!< PMU OVSSET: Event Counter 17 Overflow Set Position */
+#define PMU_OVSSET_CNT17_STATUS_Msk          (1UL << PMU_OVSSET_CNT17_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 17 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT18_STATUS_Pos           18U                                          /*!< PMU OVSSET: Event Counter 18 Overflow Set Position */
+#define PMU_OVSSET_CNT18_STATUS_Msk          (1UL << PMU_OVSSET_CNT18_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 18 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT19_STATUS_Pos           19U                                          /*!< PMU OVSSET: Event Counter 19 Overflow Set Position */
+#define PMU_OVSSET_CNT19_STATUS_Msk          (1UL << PMU_OVSSET_CNT19_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 19 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT20_STATUS_Pos           20U                                          /*!< PMU OVSSET: Event Counter 20 Overflow Set Position */
+#define PMU_OVSSET_CNT20_STATUS_Msk          (1UL << PMU_OVSSET_CNT20_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 20 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT21_STATUS_Pos           21U                                          /*!< PMU OVSSET: Event Counter 21 Overflow Set Position */
+#define PMU_OVSSET_CNT21_STATUS_Msk          (1UL << PMU_OVSSET_CNT21_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 21 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT22_STATUS_Pos           22U                                          /*!< PMU OVSSET: Event Counter 22 Overflow Set Position */
+#define PMU_OVSSET_CNT22_STATUS_Msk          (1UL << PMU_OVSSET_CNT22_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 22 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT23_STATUS_Pos           23U                                          /*!< PMU OVSSET: Event Counter 23 Overflow Set Position */
+#define PMU_OVSSET_CNT23_STATUS_Msk          (1UL << PMU_OVSSET_CNT23_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 23 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT24_STATUS_Pos           24U                                          /*!< PMU OVSSET: Event Counter 24 Overflow Set Position */
+#define PMU_OVSSET_CNT24_STATUS_Msk          (1UL << PMU_OVSSET_CNT24_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 24 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT25_STATUS_Pos           25U                                          /*!< PMU OVSSET: Event Counter 25 Overflow Set Position */
+#define PMU_OVSSET_CNT25_STATUS_Msk          (1UL << PMU_OVSSET_CNT25_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 25 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT26_STATUS_Pos           26U                                          /*!< PMU OVSSET: Event Counter 26 Overflow Set Position */
+#define PMU_OVSSET_CNT26_STATUS_Msk          (1UL << PMU_OVSSET_CNT26_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 26 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT27_STATUS_Pos           27U                                          /*!< PMU OVSSET: Event Counter 27 Overflow Set Position */
+#define PMU_OVSSET_CNT27_STATUS_Msk          (1UL << PMU_OVSSET_CNT27_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 27 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT28_STATUS_Pos           28U                                          /*!< PMU OVSSET: Event Counter 28 Overflow Set Position */
+#define PMU_OVSSET_CNT28_STATUS_Msk          (1UL << PMU_OVSSET_CNT28_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 28 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT29_STATUS_Pos           29U                                          /*!< PMU OVSSET: Event Counter 29 Overflow Set Position */
+#define PMU_OVSSET_CNT29_STATUS_Msk          (1UL << PMU_OVSSET_CNT29_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 29 Overflow Set Mask */
+
+#define PMU_OVSSET_CNT30_STATUS_Pos           30U                                          /*!< PMU OVSSET: Event Counter 30 Overflow Set Position */
+#define PMU_OVSSET_CNT30_STATUS_Msk          (1UL << PMU_OVSSET_CNT30_STATUS_Pos)          /*!< PMU OVSSET: Event Counter 30 Overflow Set Mask */
+
+#define PMU_OVSSET_CYCCNT_STATUS_Pos          31U                                          /*!< PMU OVSSET: Cycle Counter Overflow Set Position */
+#define PMU_OVSSET_CYCCNT_STATUS_Msk         (1UL << PMU_OVSSET_CYCCNT_STATUS_Pos)         /*!< PMU OVSSET: Cycle Counter Overflow Set Mask */
+
+/** \brief PMU Overflow Flag Status Clear Register Definitions */
+
+#define PMU_OVSCLR_CNT0_STATUS_Pos            0U                                           /*!< PMU OVSCLR: Event Counter 0 Overflow Clear Position */
+#define PMU_OVSCLR_CNT0_STATUS_Msk           (1UL /*<< PMU_OVSCLR_CNT0_STATUS_Pos*/)       /*!< PMU OVSCLR: Event Counter 0 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT1_STATUS_Pos            1U                                           /*!< PMU OVSCLR: Event Counter 1 Overflow Clear Position */
+#define PMU_OVSCLR_CNT1_STATUS_Msk           (1UL << PMU_OVSCLR_CNT1_STATUS_Pos)           /*!< PMU OVSCLR: Event Counter 1 Overflow Clear */
+
+#define PMU_OVSCLR_CNT2_STATUS_Pos            2U                                           /*!< PMU OVSCLR: Event Counter 2 Overflow Clear Position */
+#define PMU_OVSCLR_CNT2_STATUS_Msk           (1UL << PMU_OVSCLR_CNT2_STATUS_Pos)           /*!< PMU OVSCLR: Event Counter 2 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT3_STATUS_Pos            3U                                           /*!< PMU OVSCLR: Event Counter 3 Overflow Clear Position */
+#define PMU_OVSCLR_CNT3_STATUS_Msk           (1UL << PMU_OVSCLR_CNT3_STATUS_Pos)           /*!< PMU OVSCLR: Event Counter 3 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT4_STATUS_Pos            4U                                           /*!< PMU OVSCLR: Event Counter 4 Overflow Clear Position */
+#define PMU_OVSCLR_CNT4_STATUS_Msk           (1UL << PMU_OVSCLR_CNT4_STATUS_Pos)           /*!< PMU OVSCLR: Event Counter 4 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT5_STATUS_Pos            5U                                           /*!< PMU OVSCLR: Event Counter 5 Overflow Clear Position */
+#define PMU_OVSCLR_CNT5_STATUS_Msk           (1UL << PMU_OVSCLR_CNT5_STATUS_Pos)           /*!< PMU OVSCLR: Event Counter 5 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT6_STATUS_Pos            6U                                           /*!< PMU OVSCLR: Event Counter 6 Overflow Clear Position */
+#define PMU_OVSCLR_CNT6_STATUS_Msk           (1UL << PMU_OVSCLR_CNT6_STATUS_Pos)           /*!< PMU OVSCLR: Event Counter 6 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT7_STATUS_Pos            7U                                           /*!< PMU OVSCLR: Event Counter 7 Overflow Clear Position */
+#define PMU_OVSCLR_CNT7_STATUS_Msk           (1UL << PMU_OVSCLR_CNT7_STATUS_Pos)           /*!< PMU OVSCLR: Event Counter 7 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT8_STATUS_Pos            8U                                           /*!< PMU OVSCLR: Event Counter 8 Overflow Clear Position */
+#define PMU_OVSCLR_CNT8_STATUS_Msk           (1UL << PMU_OVSCLR_CNT8_STATUS_Pos)           /*!< PMU OVSCLR: Event Counter 8 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT9_STATUS_Pos            9U                                           /*!< PMU OVSCLR: Event Counter 9 Overflow Clear Position */
+#define PMU_OVSCLR_CNT9_STATUS_Msk           (1UL << PMU_OVSCLR_CNT9_STATUS_Pos)           /*!< PMU OVSCLR: Event Counter 9 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT10_STATUS_Pos           10U                                          /*!< PMU OVSCLR: Event Counter 10 Overflow Clear Position */
+#define PMU_OVSCLR_CNT10_STATUS_Msk          (1UL << PMU_OVSCLR_CNT10_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 10 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT11_STATUS_Pos           11U                                          /*!< PMU OVSCLR: Event Counter 11 Overflow Clear Position */
+#define PMU_OVSCLR_CNT11_STATUS_Msk          (1UL << PMU_OVSCLR_CNT11_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 11 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT12_STATUS_Pos           12U                                          /*!< PMU OVSCLR: Event Counter 12 Overflow Clear Position */
+#define PMU_OVSCLR_CNT12_STATUS_Msk          (1UL << PMU_OVSCLR_CNT12_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 12 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT13_STATUS_Pos           13U                                          /*!< PMU OVSCLR: Event Counter 13 Overflow Clear Position */
+#define PMU_OVSCLR_CNT13_STATUS_Msk          (1UL << PMU_OVSCLR_CNT13_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 13 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT14_STATUS_Pos           14U                                          /*!< PMU OVSCLR: Event Counter 14 Overflow Clear Position */
+#define PMU_OVSCLR_CNT14_STATUS_Msk          (1UL << PMU_OVSCLR_CNT14_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 14 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT15_STATUS_Pos           15U                                          /*!< PMU OVSCLR: Event Counter 15 Overflow Clear Position */
+#define PMU_OVSCLR_CNT15_STATUS_Msk          (1UL << PMU_OVSCLR_CNT15_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 15 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT16_STATUS_Pos           16U                                          /*!< PMU OVSCLR: Event Counter 16 Overflow Clear Position */
+#define PMU_OVSCLR_CNT16_STATUS_Msk          (1UL << PMU_OVSCLR_CNT16_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 16 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT17_STATUS_Pos           17U                                          /*!< PMU OVSCLR: Event Counter 17 Overflow Clear Position */
+#define PMU_OVSCLR_CNT17_STATUS_Msk          (1UL << PMU_OVSCLR_CNT17_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 17 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT18_STATUS_Pos           18U                                          /*!< PMU OVSCLR: Event Counter 18 Overflow Clear Position */
+#define PMU_OVSCLR_CNT18_STATUS_Msk          (1UL << PMU_OVSCLR_CNT18_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 18 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT19_STATUS_Pos           19U                                          /*!< PMU OVSCLR: Event Counter 19 Overflow Clear Position */
+#define PMU_OVSCLR_CNT19_STATUS_Msk          (1UL << PMU_OVSCLR_CNT19_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 19 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT20_STATUS_Pos           20U                                          /*!< PMU OVSCLR: Event Counter 20 Overflow Clear Position */
+#define PMU_OVSCLR_CNT20_STATUS_Msk          (1UL << PMU_OVSCLR_CNT20_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 20 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT21_STATUS_Pos           21U                                          /*!< PMU OVSCLR: Event Counter 21 Overflow Clear Position */
+#define PMU_OVSCLR_CNT21_STATUS_Msk          (1UL << PMU_OVSCLR_CNT21_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 21 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT22_STATUS_Pos           22U                                          /*!< PMU OVSCLR: Event Counter 22 Overflow Clear Position */
+#define PMU_OVSCLR_CNT22_STATUS_Msk          (1UL << PMU_OVSCLR_CNT22_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 22 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT23_STATUS_Pos           23U                                          /*!< PMU OVSCLR: Event Counter 23 Overflow Clear Position */
+#define PMU_OVSCLR_CNT23_STATUS_Msk          (1UL << PMU_OVSCLR_CNT23_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 23 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT24_STATUS_Pos           24U                                          /*!< PMU OVSCLR: Event Counter 24 Overflow Clear Position */
+#define PMU_OVSCLR_CNT24_STATUS_Msk          (1UL << PMU_OVSCLR_CNT24_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 24 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT25_STATUS_Pos           25U                                          /*!< PMU OVSCLR: Event Counter 25 Overflow Clear Position */
+#define PMU_OVSCLR_CNT25_STATUS_Msk          (1UL << PMU_OVSCLR_CNT25_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 25 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT26_STATUS_Pos           26U                                          /*!< PMU OVSCLR: Event Counter 26 Overflow Clear Position */
+#define PMU_OVSCLR_CNT26_STATUS_Msk          (1UL << PMU_OVSCLR_CNT26_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 26 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT27_STATUS_Pos           27U                                          /*!< PMU OVSCLR: Event Counter 27 Overflow Clear Position */
+#define PMU_OVSCLR_CNT27_STATUS_Msk          (1UL << PMU_OVSCLR_CNT27_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 27 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT28_STATUS_Pos           28U                                          /*!< PMU OVSCLR: Event Counter 28 Overflow Clear Position */
+#define PMU_OVSCLR_CNT28_STATUS_Msk          (1UL << PMU_OVSCLR_CNT28_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 28 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT29_STATUS_Pos           29U                                          /*!< PMU OVSCLR: Event Counter 29 Overflow Clear Position */
+#define PMU_OVSCLR_CNT29_STATUS_Msk          (1UL << PMU_OVSCLR_CNT29_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 29 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CNT30_STATUS_Pos           30U                                          /*!< PMU OVSCLR: Event Counter 30 Overflow Clear Position */
+#define PMU_OVSCLR_CNT30_STATUS_Msk          (1UL << PMU_OVSCLR_CNT30_STATUS_Pos)          /*!< PMU OVSCLR: Event Counter 30 Overflow Clear Mask */
+
+#define PMU_OVSCLR_CYCCNT_STATUS_Pos          31U                                          /*!< PMU OVSCLR: Cycle Counter Overflow Clear Position */
+#define PMU_OVSCLR_CYCCNT_STATUS_Msk         (1UL << PMU_OVSCLR_CYCCNT_STATUS_Pos)         /*!< PMU OVSCLR: Cycle Counter Overflow Clear Mask */
+
+/** \brief PMU Software Increment Counter */
+
+#define PMU_SWINC_CNT0_Pos                    0U                                           /*!< PMU SWINC: Event Counter 0 Software Increment Position */
+#define PMU_SWINC_CNT0_Msk                   (1UL /*<< PMU_SWINC_CNT0_Pos */)              /*!< PMU SWINC: Event Counter 0 Software Increment Mask */
+
+#define PMU_SWINC_CNT1_Pos                    1U                                           /*!< PMU SWINC: Event Counter 1 Software Increment Position */
+#define PMU_SWINC_CNT1_Msk                   (1UL << PMU_SWINC_CNT1_Pos)                   /*!< PMU SWINC: Event Counter 1 Software Increment Mask */
+
+#define PMU_SWINC_CNT2_Pos                    2U                                           /*!< PMU SWINC: Event Counter 2 Software Increment Position */
+#define PMU_SWINC_CNT2_Msk                   (1UL << PMU_SWINC_CNT2_Pos)                   /*!< PMU SWINC: Event Counter 2 Software Increment Mask */
+
+#define PMU_SWINC_CNT3_Pos                    3U                                           /*!< PMU SWINC: Event Counter 3 Software Increment Position */
+#define PMU_SWINC_CNT3_Msk                   (1UL << PMU_SWINC_CNT3_Pos)                   /*!< PMU SWINC: Event Counter 3 Software Increment Mask */
+
+#define PMU_SWINC_CNT4_Pos                    4U                                           /*!< PMU SWINC: Event Counter 4 Software Increment Position */
+#define PMU_SWINC_CNT4_Msk                   (1UL << PMU_SWINC_CNT4_Pos)                   /*!< PMU SWINC: Event Counter 4 Software Increment Mask */
+
+#define PMU_SWINC_CNT5_Pos                    5U                                           /*!< PMU SWINC: Event Counter 5 Software Increment Position */
+#define PMU_SWINC_CNT5_Msk                   (1UL << PMU_SWINC_CNT5_Pos)                   /*!< PMU SWINC: Event Counter 5 Software Increment Mask */
+
+#define PMU_SWINC_CNT6_Pos                    6U                                           /*!< PMU SWINC: Event Counter 6 Software Increment Position */
+#define PMU_SWINC_CNT6_Msk                   (1UL << PMU_SWINC_CNT6_Pos)                   /*!< PMU SWINC: Event Counter 6 Software Increment Mask */
+
+#define PMU_SWINC_CNT7_Pos                    7U                                           /*!< PMU SWINC: Event Counter 7 Software Increment Position */
+#define PMU_SWINC_CNT7_Msk                   (1UL << PMU_SWINC_CNT7_Pos)                   /*!< PMU SWINC: Event Counter 7 Software Increment Mask */
+
+#define PMU_SWINC_CNT8_Pos                    8U                                           /*!< PMU SWINC: Event Counter 8 Software Increment Position */
+#define PMU_SWINC_CNT8_Msk                   (1UL << PMU_SWINC_CNT8_Pos)                   /*!< PMU SWINC: Event Counter 8 Software Increment Mask */
+
+#define PMU_SWINC_CNT9_Pos                    9U                                           /*!< PMU SWINC: Event Counter 9 Software Increment Position */
+#define PMU_SWINC_CNT9_Msk                   (1UL << PMU_SWINC_CNT9_Pos)                   /*!< PMU SWINC: Event Counter 9 Software Increment Mask */
+
+#define PMU_SWINC_CNT10_Pos                   10U                                          /*!< PMU SWINC: Event Counter 10 Software Increment Position */
+#define PMU_SWINC_CNT10_Msk                  (1UL << PMU_SWINC_CNT10_Pos)                  /*!< PMU SWINC: Event Counter 10 Software Increment Mask */
+
+#define PMU_SWINC_CNT11_Pos                   11U                                          /*!< PMU SWINC: Event Counter 11 Software Increment Position */
+#define PMU_SWINC_CNT11_Msk                  (1UL << PMU_SWINC_CNT11_Pos)                  /*!< PMU SWINC: Event Counter 11 Software Increment Mask */
+
+#define PMU_SWINC_CNT12_Pos                   12U                                          /*!< PMU SWINC: Event Counter 12 Software Increment Position */
+#define PMU_SWINC_CNT12_Msk                  (1UL << PMU_SWINC_CNT12_Pos)                  /*!< PMU SWINC: Event Counter 12 Software Increment Mask */
+
+#define PMU_SWINC_CNT13_Pos                   13U                                          /*!< PMU SWINC: Event Counter 13 Software Increment Position */
+#define PMU_SWINC_CNT13_Msk                  (1UL << PMU_SWINC_CNT13_Pos)                  /*!< PMU SWINC: Event Counter 13 Software Increment Mask */
+
+#define PMU_SWINC_CNT14_Pos                   14U                                          /*!< PMU SWINC: Event Counter 14 Software Increment Position */
+#define PMU_SWINC_CNT14_Msk                  (1UL << PMU_SWINC_CNT14_Pos)                  /*!< PMU SWINC: Event Counter 14 Software Increment Mask */
+
+#define PMU_SWINC_CNT15_Pos                   15U                                          /*!< PMU SWINC: Event Counter 15 Software Increment Position */
+#define PMU_SWINC_CNT15_Msk                  (1UL << PMU_SWINC_CNT15_Pos)                  /*!< PMU SWINC: Event Counter 15 Software Increment Mask */
+
+#define PMU_SWINC_CNT16_Pos                   16U                                          /*!< PMU SWINC: Event Counter 16 Software Increment Position */
+#define PMU_SWINC_CNT16_Msk                  (1UL << PMU_SWINC_CNT16_Pos)                  /*!< PMU SWINC: Event Counter 16 Software Increment Mask */
+
+#define PMU_SWINC_CNT17_Pos                   17U                                          /*!< PMU SWINC: Event Counter 17 Software Increment Position */
+#define PMU_SWINC_CNT17_Msk                  (1UL << PMU_SWINC_CNT17_Pos)                  /*!< PMU SWINC: Event Counter 17 Software Increment Mask */
+
+#define PMU_SWINC_CNT18_Pos                   18U                                          /*!< PMU SWINC: Event Counter 18 Software Increment Position */
+#define PMU_SWINC_CNT18_Msk                  (1UL << PMU_SWINC_CNT18_Pos)                  /*!< PMU SWINC: Event Counter 18 Software Increment Mask */
+
+#define PMU_SWINC_CNT19_Pos                   19U                                          /*!< PMU SWINC: Event Counter 19 Software Increment Position */
+#define PMU_SWINC_CNT19_Msk                  (1UL << PMU_SWINC_CNT19_Pos)                  /*!< PMU SWINC: Event Counter 19 Software Increment Mask */
+
+#define PMU_SWINC_CNT20_Pos                   20U                                          /*!< PMU SWINC: Event Counter 20 Software Increment Position */
+#define PMU_SWINC_CNT20_Msk                  (1UL << PMU_SWINC_CNT20_Pos)                  /*!< PMU SWINC: Event Counter 20 Software Increment Mask */
+
+#define PMU_SWINC_CNT21_Pos                   21U                                          /*!< PMU SWINC: Event Counter 21 Software Increment Position */
+#define PMU_SWINC_CNT21_Msk                  (1UL << PMU_SWINC_CNT21_Pos)                  /*!< PMU SWINC: Event Counter 21 Software Increment Mask */
+
+#define PMU_SWINC_CNT22_Pos                   22U                                          /*!< PMU SWINC: Event Counter 22 Software Increment Position */
+#define PMU_SWINC_CNT22_Msk                  (1UL << PMU_SWINC_CNT22_Pos)                  /*!< PMU SWINC: Event Counter 22 Software Increment Mask */
+
+#define PMU_SWINC_CNT23_Pos                   23U                                          /*!< PMU SWINC: Event Counter 23 Software Increment Position */
+#define PMU_SWINC_CNT23_Msk                  (1UL << PMU_SWINC_CNT23_Pos)                  /*!< PMU SWINC: Event Counter 23 Software Increment Mask */
+
+#define PMU_SWINC_CNT24_Pos                   24U                                          /*!< PMU SWINC: Event Counter 24 Software Increment Position */
+#define PMU_SWINC_CNT24_Msk                  (1UL << PMU_SWINC_CNT24_Pos)                  /*!< PMU SWINC: Event Counter 24 Software Increment Mask */
+
+#define PMU_SWINC_CNT25_Pos                   25U                                          /*!< PMU SWINC: Event Counter 25 Software Increment Position */
+#define PMU_SWINC_CNT25_Msk                  (1UL << PMU_SWINC_CNT25_Pos)                  /*!< PMU SWINC: Event Counter 25 Software Increment Mask */
+
+#define PMU_SWINC_CNT26_Pos                   26U                                          /*!< PMU SWINC: Event Counter 26 Software Increment Position */
+#define PMU_SWINC_CNT26_Msk                  (1UL << PMU_SWINC_CNT26_Pos)                  /*!< PMU SWINC: Event Counter 26 Software Increment Mask */
+
+#define PMU_SWINC_CNT27_Pos                   27U                                          /*!< PMU SWINC: Event Counter 27 Software Increment Position */
+#define PMU_SWINC_CNT27_Msk                  (1UL << PMU_SWINC_CNT27_Pos)                  /*!< PMU SWINC: Event Counter 27 Software Increment Mask */
+
+#define PMU_SWINC_CNT28_Pos                   28U                                          /*!< PMU SWINC: Event Counter 28 Software Increment Position */
+#define PMU_SWINC_CNT28_Msk                  (1UL << PMU_SWINC_CNT28_Pos)                  /*!< PMU SWINC: Event Counter 28 Software Increment Mask */
+
+#define PMU_SWINC_CNT29_Pos                   29U                                          /*!< PMU SWINC: Event Counter 29 Software Increment Position */
+#define PMU_SWINC_CNT29_Msk                  (1UL << PMU_SWINC_CNT29_Pos)                  /*!< PMU SWINC: Event Counter 29 Software Increment Mask */
+
+#define PMU_SWINC_CNT30_Pos                   30U                                          /*!< PMU SWINC: Event Counter 30 Software Increment Position */
+#define PMU_SWINC_CNT30_Msk                  (1UL << PMU_SWINC_CNT30_Pos)                  /*!< PMU SWINC: Event Counter 30 Software Increment Mask */
+
+/** \brief PMU Control Register Definitions */
+
+#define PMU_CTRL_ENABLE_Pos                   0U                                           /*!< PMU CTRL: ENABLE Position */
+#define PMU_CTRL_ENABLE_Msk                  (1UL /*<< PMU_CTRL_ENABLE_Pos*/)              /*!< PMU CTRL: ENABLE Mask */
+
+#define PMU_CTRL_EVENTCNT_RESET_Pos           1U                                           /*!< PMU CTRL: Event Counter Reset Position */
+#define PMU_CTRL_EVENTCNT_RESET_Msk          (1UL << PMU_CTRL_EVENTCNT_RESET_Pos)          /*!< PMU CTRL: Event Counter Reset Mask */
+
+#define PMU_CTRL_CYCCNT_RESET_Pos             2U                                           /*!< PMU CTRL: Cycle Counter Reset Position */
+#define PMU_CTRL_CYCCNT_RESET_Msk            (1UL << PMU_CTRL_CYCCNT_RESET_Pos)            /*!< PMU CTRL: Cycle Counter Reset Mask */
+
+#define PMU_CTRL_CYCCNT_DISABLE_Pos           5U                                           /*!< PMU CTRL: Disable Cycle Counter Position */
+#define PMU_CTRL_CYCCNT_DISABLE_Msk          (1UL << PMU_CTRL_CYCCNT_DISABLE_Pos)          /*!< PMU CTRL: Disable Cycle Counter Mask */
+
+#define PMU_CTRL_FRZ_ON_OV_Pos                9U                                           /*!< PMU CTRL: Freeze-on-overflow Position */
+#define PMU_CTRL_FRZ_ON_OV_Msk               (1UL << PMU_CTRL_FRZ_ON_OVERFLOW_Pos)         /*!< PMU CTRL: Freeze-on-overflow Mask */
+
+#define PMU_CTRL_TRACE_ON_OV_Pos              11U                                          /*!< PMU CTRL: Trace-on-overflow Position */
+#define PMU_CTRL_TRACE_ON_OV_Msk             (1UL << PMU_CTRL_TRACE_ON_OVERFLOW_Pos)       /*!< PMU CTRL: Trace-on-overflow Mask */
+
+/** \brief PMU Type Register Definitions */
+
+#define PMU_TYPE_NUM_CNTS_Pos                 0U                                           /*!< PMU TYPE: Number of Counters Position */
+#define PMU_TYPE_NUM_CNTS_Msk                (0xFFUL /*<< PMU_TYPE_NUM_CNTS_Pos*/)         /*!< PMU TYPE: Number of Counters Mask */
+
+#define PMU_TYPE_SIZE_CNTS_Pos                8U                                           /*!< PMU TYPE: Size of Counters Position */
+#define PMU_TYPE_SIZE_CNTS_Msk               (0x3FUL << PMU_TYPE_SIZE_CNTS_Pos)            /*!< PMU TYPE: Size of Counters Mask */
+
+#define PMU_TYPE_CYCCNT_PRESENT_Pos           14U                                          /*!< PMU TYPE: Cycle Counter Present Position */
+#define PMU_TYPE_CYCCNT_PRESENT_Msk          (1UL << PMU_TYPE_CYCCNT_PRESENT_Pos)          /*!< PMU TYPE: Cycle Counter Present Mask */
+
+#define PMU_TYPE_FRZ_OV_SUPPORT_Pos           21U                                          /*!< PMU TYPE: Freeze-on-overflow Support Position */
+#define PMU_TYPE_FRZ_OV_SUPPORT_Msk          (1UL << PMU_TYPE_FRZ_OV_SUPPORT_Pos)          /*!< PMU TYPE: Freeze-on-overflow Support Mask */
+
+#define PMU_TYPE_TRACE_ON_OV_SUPPORT_Pos      23U                                          /*!< PMU TYPE: Trace-on-overflow Support Position */
+#define PMU_TYPE_TRACE_ON_OV_SUPPORT_Msk     (1UL << PMU_TYPE_FRZ_OV_SUPPORT_Pos)          /*!< PMU TYPE: Trace-on-overflow Support Mask */
+
+/** \brief PMU Authentication Status Register Definitions */
+
+#define PMU_AUTHSTATUS_NSID_Pos               0U                                           /*!< PMU AUTHSTATUS: Non-secure Invasive Debug Position */
+#define PMU_AUTHSTATUS_NSID_Msk              (0x3UL /*<< PMU_AUTHSTATUS_NSID_Pos*/)        /*!< PMU AUTHSTATUS: Non-secure Invasive Debug Mask */
+
+#define PMU_AUTHSTATUS_NSNID_Pos              2U                                           /*!< PMU AUTHSTATUS: Non-secure Non-invasive Debug Position */
+#define PMU_AUTHSTATUS_NSNID_Msk             (0x3UL << PMU_AUTHSTATUS_NSNID_Pos)           /*!< PMU AUTHSTATUS: Non-secure Non-invasive Debug Mask */
+
+#define PMU_AUTHSTATUS_SID_Pos                4U                                           /*!< PMU AUTHSTATUS: Secure Invasive Debug Position */
+#define PMU_AUTHSTATUS_SID_Msk               (0x3UL << PMU_AUTHSTATUS_SID_Pos)             /*!< PMU AUTHSTATUS: Secure Invasive Debug Mask */
+
+#define PMU_AUTHSTATUS_SNID_Pos               6U                                           /*!< PMU AUTHSTATUS: Secure Non-invasive Debug Position */
+#define PMU_AUTHSTATUS_SNID_Msk              (0x3UL << PMU_AUTHSTATUS_SNID_Pos)            /*!< PMU AUTHSTATUS: Secure Non-invasive Debug Mask */
+
+#define PMU_AUTHSTATUS_NSUID_Pos              16U                                          /*!< PMU AUTHSTATUS: Non-secure Unprivileged Invasive Debug Position */
+#define PMU_AUTHSTATUS_NSUID_Msk             (0x3UL << PMU_AUTHSTATUS_NSUID_Pos)           /*!< PMU AUTHSTATUS: Non-secure Unprivileged Invasive Debug Mask */
+
+#define PMU_AUTHSTATUS_NSUNID_Pos             18U                                          /*!< PMU AUTHSTATUS: Non-secure Unprivileged Non-invasive Debug Position */
+#define PMU_AUTHSTATUS_NSUNID_Msk            (0x3UL << PMU_AUTHSTATUS_NSUNID_Pos)          /*!< PMU AUTHSTATUS: Non-secure Unprivileged Non-invasive Debug Mask */
+
+#define PMU_AUTHSTATUS_SUID_Pos               20U                                          /*!< PMU AUTHSTATUS: Secure Unprivileged Invasive Debug Position */
+#define PMU_AUTHSTATUS_SUID_Msk              (0x3UL << PMU_AUTHSTATUS_SUID_Pos)            /*!< PMU AUTHSTATUS: Secure Unprivileged Invasive Debug Mask */
+
+#define PMU_AUTHSTATUS_SUNID_Pos              22U                                          /*!< PMU AUTHSTATUS: Secure Unprivileged Non-invasive Debug Position */
+#define PMU_AUTHSTATUS_SUNID_Msk             (0x3UL << PMU_AUTHSTATUS_SUNID_Pos)           /*!< PMU AUTHSTATUS: Secure Unprivileged Non-invasive Debug Mask */
+
+
+/*@} end of group CMSIS_PMU */
+#endif
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  MPU Region Limit Address Register */
+  __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Region Base Address Register Alias 1 */
+  __IOM uint32_t RLAR_A1;                /*!< Offset: 0x018 (R/W)  MPU Region Limit Address Register Alias 1 */
+  __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Region Base Address Register Alias 2 */
+  __IOM uint32_t RLAR_A2;                /*!< Offset: 0x020 (R/W)  MPU Region Limit Address Register Alias 2 */
+  __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Region Base Address Register Alias 3 */
+  __IOM uint32_t RLAR_A3;                /*!< Offset: 0x028 (R/W)  MPU Region Limit Address Register Alias 3 */
+        uint32_t RESERVED0[1];
+  union {
+  __IOM uint32_t MAIR[2];
+  struct {
+  __IOM uint32_t MAIR0;                  /*!< Offset: 0x030 (R/W)  MPU Memory Attribute Indirection Register 0 */
+  __IOM uint32_t MAIR1;                  /*!< Offset: 0x034 (R/W)  MPU Memory Attribute Indirection Register 1 */
+  };
+  };
+} MPU_Type;
+
+#define MPU_TYPE_RALIASES                  4U
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_BASE_Pos                   5U                                            /*!< MPU RBAR: BASE Position */
+#define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL << MPU_RBAR_BASE_Pos)             /*!< MPU RBAR: BASE Mask */
+
+#define MPU_RBAR_SH_Pos                     3U                                            /*!< MPU RBAR: SH Position */
+#define MPU_RBAR_SH_Msk                    (0x3UL << MPU_RBAR_SH_Pos)                     /*!< MPU RBAR: SH Mask */
+
+#define MPU_RBAR_AP_Pos                     1U                                            /*!< MPU RBAR: AP Position */
+#define MPU_RBAR_AP_Msk                    (0x3UL << MPU_RBAR_AP_Pos)                     /*!< MPU RBAR: AP Mask */
+
+#define MPU_RBAR_XN_Pos                     0U                                            /*!< MPU RBAR: XN Position */
+#define MPU_RBAR_XN_Msk                    (01UL /*<< MPU_RBAR_XN_Pos*/)                  /*!< MPU RBAR: XN Mask */
+
+/* MPU Region Limit Address Register Definitions */
+#define MPU_RLAR_LIMIT_Pos                  5U                                            /*!< MPU RLAR: LIMIT Position */
+#define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos)            /*!< MPU RLAR: LIMIT Mask */
+
+#define MPU_RLAR_PXN_Pos                    4U                                            /*!< MPU RLAR: PXN Position */
+#define MPU_RLAR_PXN_Msk                   (1UL << MPU_RLAR_PXN_Pos)                      /*!< MPU RLAR: PXN Mask */
+
+#define MPU_RLAR_AttrIndx_Pos               1U                                            /*!< MPU RLAR: AttrIndx Position */
+#define MPU_RLAR_AttrIndx_Msk              (7UL << MPU_RLAR_AttrIndx_Pos)                 /*!< MPU RLAR: AttrIndx Mask */
+
+#define MPU_RLAR_EN_Pos                     0U                                            /*!< MPU RLAR: Region enable bit Position */
+#define MPU_RLAR_EN_Msk                    (1UL /*<< MPU_RLAR_EN_Pos*/)                   /*!< MPU RLAR: Region enable bit Disable Mask */
+
+/* MPU Memory Attribute Indirection Register 0 Definitions */
+#define MPU_MAIR0_Attr3_Pos                24U                                            /*!< MPU MAIR0: Attr3 Position */
+#define MPU_MAIR0_Attr3_Msk                (0xFFUL << MPU_MAIR0_Attr3_Pos)                /*!< MPU MAIR0: Attr3 Mask */
+
+#define MPU_MAIR0_Attr2_Pos                16U                                            /*!< MPU MAIR0: Attr2 Position */
+#define MPU_MAIR0_Attr2_Msk                (0xFFUL << MPU_MAIR0_Attr2_Pos)                /*!< MPU MAIR0: Attr2 Mask */
+
+#define MPU_MAIR0_Attr1_Pos                 8U                                            /*!< MPU MAIR0: Attr1 Position */
+#define MPU_MAIR0_Attr1_Msk                (0xFFUL << MPU_MAIR0_Attr1_Pos)                /*!< MPU MAIR0: Attr1 Mask */
+
+#define MPU_MAIR0_Attr0_Pos                 0U                                            /*!< MPU MAIR0: Attr0 Position */
+#define MPU_MAIR0_Attr0_Msk                (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/)            /*!< MPU MAIR0: Attr0 Mask */
+
+/* MPU Memory Attribute Indirection Register 1 Definitions */
+#define MPU_MAIR1_Attr7_Pos                24U                                            /*!< MPU MAIR1: Attr7 Position */
+#define MPU_MAIR1_Attr7_Msk                (0xFFUL << MPU_MAIR1_Attr7_Pos)                /*!< MPU MAIR1: Attr7 Mask */
+
+#define MPU_MAIR1_Attr6_Pos                16U                                            /*!< MPU MAIR1: Attr6 Position */
+#define MPU_MAIR1_Attr6_Msk                (0xFFUL << MPU_MAIR1_Attr6_Pos)                /*!< MPU MAIR1: Attr6 Mask */
+
+#define MPU_MAIR1_Attr5_Pos                 8U                                            /*!< MPU MAIR1: Attr5 Position */
+#define MPU_MAIR1_Attr5_Msk                (0xFFUL << MPU_MAIR1_Attr5_Pos)                /*!< MPU MAIR1: Attr5 Mask */
+
+#define MPU_MAIR1_Attr4_Pos                 0U                                            /*!< MPU MAIR1: Attr4 Position */
+#define MPU_MAIR1_Attr4_Msk                (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/)            /*!< MPU MAIR1: Attr4 Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SAU     Security Attribution Unit (SAU)
+  \brief    Type definitions for the Security Attribution Unit (SAU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Security Attribution Unit (SAU).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SAU Control Register */
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x004 (R/ )  SAU Type Register */
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  SAU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  SAU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  SAU Region Limit Address Register */
+#else
+        uint32_t RESERVED0[3];
+#endif
+  __IOM uint32_t SFSR;                   /*!< Offset: 0x014 (R/W)  Secure Fault Status Register */
+  __IOM uint32_t SFAR;                   /*!< Offset: 0x018 (R/W)  Secure Fault Address Register */
+} SAU_Type;
+
+/* SAU Control Register Definitions */
+#define SAU_CTRL_ALLNS_Pos                  1U                                            /*!< SAU CTRL: ALLNS Position */
+#define SAU_CTRL_ALLNS_Msk                 (1UL << SAU_CTRL_ALLNS_Pos)                    /*!< SAU CTRL: ALLNS Mask */
+
+#define SAU_CTRL_ENABLE_Pos                 0U                                            /*!< SAU CTRL: ENABLE Position */
+#define SAU_CTRL_ENABLE_Msk                (1UL /*<< SAU_CTRL_ENABLE_Pos*/)               /*!< SAU CTRL: ENABLE Mask */
+
+/* SAU Type Register Definitions */
+#define SAU_TYPE_SREGION_Pos                0U                                            /*!< SAU TYPE: SREGION Position */
+#define SAU_TYPE_SREGION_Msk               (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/)           /*!< SAU TYPE: SREGION Mask */
+
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+/* SAU Region Number Register Definitions */
+#define SAU_RNR_REGION_Pos                  0U                                            /*!< SAU RNR: REGION Position */
+#define SAU_RNR_REGION_Msk                 (0xFFUL /*<< SAU_RNR_REGION_Pos*/)             /*!< SAU RNR: REGION Mask */
+
+/* SAU Region Base Address Register Definitions */
+#define SAU_RBAR_BADDR_Pos                  5U                                            /*!< SAU RBAR: BADDR Position */
+#define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos)            /*!< SAU RBAR: BADDR Mask */
+
+/* SAU Region Limit Address Register Definitions */
+#define SAU_RLAR_LADDR_Pos                  5U                                            /*!< SAU RLAR: LADDR Position */
+#define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos)            /*!< SAU RLAR: LADDR Mask */
+
+#define SAU_RLAR_NSC_Pos                    1U                                            /*!< SAU RLAR: NSC Position */
+#define SAU_RLAR_NSC_Msk                   (1UL << SAU_RLAR_NSC_Pos)                      /*!< SAU RLAR: NSC Mask */
+
+#define SAU_RLAR_ENABLE_Pos                 0U                                            /*!< SAU RLAR: ENABLE Position */
+#define SAU_RLAR_ENABLE_Msk                (1UL /*<< SAU_RLAR_ENABLE_Pos*/)               /*!< SAU RLAR: ENABLE Mask */
+
+#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */
+
+/* Secure Fault Status Register Definitions */
+#define SAU_SFSR_LSERR_Pos                  7U                                            /*!< SAU SFSR: LSERR Position */
+#define SAU_SFSR_LSERR_Msk                 (1UL << SAU_SFSR_LSERR_Pos)                    /*!< SAU SFSR: LSERR Mask */
+
+#define SAU_SFSR_SFARVALID_Pos              6U                                            /*!< SAU SFSR: SFARVALID Position */
+#define SAU_SFSR_SFARVALID_Msk             (1UL << SAU_SFSR_SFARVALID_Pos)                /*!< SAU SFSR: SFARVALID Mask */
+
+#define SAU_SFSR_LSPERR_Pos                 5U                                            /*!< SAU SFSR: LSPERR Position */
+#define SAU_SFSR_LSPERR_Msk                (1UL << SAU_SFSR_LSPERR_Pos)                   /*!< SAU SFSR: LSPERR Mask */
+
+#define SAU_SFSR_INVTRAN_Pos                4U                                            /*!< SAU SFSR: INVTRAN Position */
+#define SAU_SFSR_INVTRAN_Msk               (1UL << SAU_SFSR_INVTRAN_Pos)                  /*!< SAU SFSR: INVTRAN Mask */
+
+#define SAU_SFSR_AUVIOL_Pos                 3U                                            /*!< SAU SFSR: AUVIOL Position */
+#define SAU_SFSR_AUVIOL_Msk                (1UL << SAU_SFSR_AUVIOL_Pos)                   /*!< SAU SFSR: AUVIOL Mask */
+
+#define SAU_SFSR_INVER_Pos                  2U                                            /*!< SAU SFSR: INVER Position */
+#define SAU_SFSR_INVER_Msk                 (1UL << SAU_SFSR_INVER_Pos)                    /*!< SAU SFSR: INVER Mask */
+
+#define SAU_SFSR_INVIS_Pos                  1U                                            /*!< SAU SFSR: INVIS Position */
+#define SAU_SFSR_INVIS_Msk                 (1UL << SAU_SFSR_INVIS_Pos)                    /*!< SAU SFSR: INVIS Mask */
+
+#define SAU_SFSR_INVEP_Pos                  0U                                            /*!< SAU SFSR: INVEP Position */
+#define SAU_SFSR_INVEP_Msk                 (1UL /*<< SAU_SFSR_INVEP_Pos*/)                /*!< SAU SFSR: INVEP Mask */
+
+/*@} end of group CMSIS_SAU */
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_FPU     Floating Point Unit (FPU)
+  \brief    Type definitions for the Floating Point Unit (FPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Floating Point Unit (FPU).
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control Register */
+  __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address Register */
+  __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Control Register */
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and VFP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and VFP Feature Register 1 */
+  __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and VFP Feature Register 2 */
+} FPU_Type;
+
+/* Floating-Point Context Control Register Definitions */
+#define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCCR: ASPEN bit Position */
+#define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCCR: ASPEN bit Mask */
+
+#define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCCR: LSPEN Position */
+#define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCCR: LSPEN bit Mask */
+
+#define FPU_FPCCR_LSPENS_Pos               29U                                            /*!< FPCCR: LSPENS Position */
+#define FPU_FPCCR_LSPENS_Msk               (1UL << FPU_FPCCR_LSPENS_Pos)                  /*!< FPCCR: LSPENS bit Mask */
+
+#define FPU_FPCCR_CLRONRET_Pos             28U                                            /*!< FPCCR: CLRONRET Position */
+#define FPU_FPCCR_CLRONRET_Msk             (1UL << FPU_FPCCR_CLRONRET_Pos)                /*!< FPCCR: CLRONRET bit Mask */
+
+#define FPU_FPCCR_CLRONRETS_Pos            27U                                            /*!< FPCCR: CLRONRETS Position */
+#define FPU_FPCCR_CLRONRETS_Msk            (1UL << FPU_FPCCR_CLRONRETS_Pos)               /*!< FPCCR: CLRONRETS bit Mask */
+
+#define FPU_FPCCR_TS_Pos                   26U                                            /*!< FPCCR: TS Position */
+#define FPU_FPCCR_TS_Msk                   (1UL << FPU_FPCCR_TS_Pos)                      /*!< FPCCR: TS bit Mask */
+
+#define FPU_FPCCR_UFRDY_Pos                10U                                            /*!< FPCCR: UFRDY Position */
+#define FPU_FPCCR_UFRDY_Msk                (1UL << FPU_FPCCR_UFRDY_Pos)                   /*!< FPCCR: UFRDY bit Mask */
+
+#define FPU_FPCCR_SPLIMVIOL_Pos             9U                                            /*!< FPCCR: SPLIMVIOL Position */
+#define FPU_FPCCR_SPLIMVIOL_Msk            (1UL << FPU_FPCCR_SPLIMVIOL_Pos)               /*!< FPCCR: SPLIMVIOL bit Mask */
+
+#define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCCR: MONRDY Position */
+#define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCCR: MONRDY bit Mask */
+
+#define FPU_FPCCR_SFRDY_Pos                 7U                                            /*!< FPCCR: SFRDY Position */
+#define FPU_FPCCR_SFRDY_Msk                (1UL << FPU_FPCCR_SFRDY_Pos)                   /*!< FPCCR: SFRDY bit Mask */
+
+#define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCCR: BFRDY Position */
+#define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCCR: BFRDY bit Mask */
+
+#define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCCR: MMRDY Position */
+#define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCCR: MMRDY bit Mask */
+
+#define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCCR: HFRDY Position */
+#define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCCR: HFRDY bit Mask */
+
+#define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCCR: processor mode bit Position */
+#define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCCR: processor mode active bit Mask */
+
+#define FPU_FPCCR_S_Pos                     2U                                            /*!< FPCCR: Security status of the FP context bit Position */
+#define FPU_FPCCR_S_Msk                    (1UL << FPU_FPCCR_S_Pos)                       /*!< FPCCR: Security status of the FP context bit Mask */
+
+#define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCCR: privilege level bit Position */
+#define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCCR: privilege level bit Mask */
+
+#define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCCR: Lazy state preservation active bit Position */
+#define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCCR: Lazy state preservation active bit Mask */
+
+/* Floating-Point Context Address Register Definitions */
+#define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCAR: ADDRESS bit Position */
+#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCAR: ADDRESS bit Mask */
+
+/* Floating-Point Default Status Control Register Definitions */
+#define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDSCR: AHP bit Position */
+#define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDSCR: AHP bit Mask */
+
+#define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDSCR: DN bit Position */
+#define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDSCR: DN bit Mask */
+
+#define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDSCR: FZ bit Position */
+#define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDSCR: FZ bit Mask */
+
+#define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDSCR: RMode bit Position */
+#define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDSCR: RMode bit Mask */
+
+#define FPU_FPDSCR_FZ16_Pos                19U                                            /*!< FPDSCR: FZ16 bit Position */
+#define FPU_FPDSCR_FZ16_Msk                (1UL << FPU_FPDSCR_FZ16_Pos)                   /*!< FPDSCR: FZ16 bit Mask */
+
+#define FPU_FPDSCR_LTPSIZE_Pos             16U                                            /*!< FPDSCR: LTPSIZE bit Position */
+#define FPU_FPDSCR_LTPSIZE_Msk             (7UL << FPU_FPDSCR_LTPSIZE_Pos)                /*!< FPDSCR: LTPSIZE bit Mask */
+
+/* Media and VFP Feature Register 0 Definitions */
+#define FPU_MVFR0_FPRound_Pos              28U                                            /*!< MVFR0: FPRound bits Position */
+#define FPU_MVFR0_FPRound_Msk              (0xFUL << FPU_MVFR0_FPRound_Pos)               /*!< MVFR0: FPRound bits Mask */
+
+#define FPU_MVFR0_FPSqrt_Pos               20U                                            /*!< MVFR0: FPSqrt bits Position */
+#define FPU_MVFR0_FPSqrt_Msk               (0xFUL << FPU_MVFR0_FPSqrt_Pos)                 /*!< MVFR0: FPSqrt bits Mask */
+
+#define FPU_MVFR0_FPDivide_Pos             16U                                            /*!< MVFR0: FPDivide bits Position */
+#define FPU_MVFR0_FPDivide_Msk             (0xFUL << FPU_MVFR0_FPDivide_Pos)              /*!< MVFR0: Divide bits Mask */
+
+#define FPU_MVFR0_FPDP_Pos                  8U                                            /*!< MVFR0: FPDP bits Position */
+#define FPU_MVFR0_FPDP_Msk                 (0xFUL << FPU_MVFR0_FPDP_Pos)                  /*!< MVFR0: FPDP bits Mask */
+
+#define FPU_MVFR0_FPSP_Pos                  4U                                            /*!< MVFR0: FPSP bits Position */
+#define FPU_MVFR0_FPSP_Msk                 (0xFUL << FPU_MVFR0_FPSP_Pos)                  /*!< MVFR0: FPSP bits Mask */
+
+#define FPU_MVFR0_SIMDReg_Pos               0U                                            /*!< MVFR0: SIMDReg bits Position */
+#define FPU_MVFR0_SIMDReg_Msk              (0xFUL /*<< FPU_MVFR0_SIMDReg_Pos*/)           /*!< MVFR0: SIMDReg bits Mask */
+
+/* Media and VFP Feature Register 1 Definitions */
+#define FPU_MVFR1_FMAC_Pos                 28U                                            /*!< MVFR1: FMAC bits Position */
+#define FPU_MVFR1_FMAC_Msk                 (0xFUL << FPU_MVFR1_FMAC_Pos)                  /*!< MVFR1: FMAC bits Mask */
+
+#define FPU_MVFR1_FPHP_Pos                 24U                                            /*!< MVFR1: FPHP bits Position */
+#define FPU_MVFR1_FPHP_Msk                 (0xFUL << FPU_MVFR1_FPHP_Pos)                  /*!< MVFR1: FPHP bits Mask */
+
+#define FPU_MVFR1_FP16_Pos                 20U                                            /*!< MVFR1: FP16 bits Position */
+#define FPU_MVFR1_FP16_Msk                 (0xFUL << FPU_MVFR1_FP16_Pos)                  /*!< MVFR1: FP16 bits Mask */
+
+#define FPU_MVFR1_MVE_Pos                   8U                                            /*!< MVFR1: MVE bits Position */
+#define FPU_MVFR1_MVE_Msk                  (0xFUL << FPU_MVFR1_MVE_Pos)                   /*!< MVFR1: MVE bits Mask */
+
+#define FPU_MVFR1_FPDNaN_Pos                4U                                            /*!< MVFR1: FPDNaN bits Position */
+#define FPU_MVFR1_FPDNaN_Msk               (0xFUL << FPU_MVFR1_FPDNaN_Pos)                /*!< MVFR1: FPDNaN bits Mask */
+
+#define FPU_MVFR1_FPFtZ_Pos                 0U                                            /*!< MVFR1: FPFtZ bits Position */
+#define FPU_MVFR1_FPFtZ_Msk                (0xFUL /*<< FPU_MVFR1_FPFtZ_Pos*/)             /*!< MVFR1: FPFtZ bits Mask */
+
+/* Media and VFP Feature Register 2 Definitions */
+#define FPU_MVFR2_FPMisc_Pos                4U                                            /*!< MVFR2: FPMisc bits Position */
+#define FPU_MVFR2_FPMisc_Msk               (0xFUL << FPU_MVFR2_FPMisc_Pos)                /*!< MVFR2: FPMisc bits Mask */
+
+/*@} end of group CMSIS_FPU */
+
+/* CoreDebug is deprecated. replaced by DCB (Debug Control Block) */
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Type definitions for the Core Debug Registers
+  @{
+ */
+
+/**
+  \brief  \deprecated Structure type to access the Core Debug Register (CoreDebug).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+  __OM  uint32_t DSCEMCR;                /*!< Offset: 0x010 ( /W)  Debug Set Clear Exception and Monitor Control Register */
+  __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Register */
+  __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Status Register */
+} CoreDebug_Type;
+
+/* Debug Halting Control and Status Register Definitions */
+#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< \deprecated CoreDebug DHCSR: DBGKEY Position */
+#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< \deprecated CoreDebug DHCSR: DBGKEY Mask */
+
+#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U                                            /*!< \deprecated CoreDebug DHCSR: S_RESTART_ST Position */
+#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << CoreDebug_DHCSR_S_RESTART_ST_Pos)      /*!< \deprecated CoreDebug DHCSR: S_RESTART_ST Mask */
+
+#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< \deprecated CoreDebug DHCSR: S_RESET_ST Position */
+#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< \deprecated CoreDebug DHCSR: S_RESET_ST Mask */
+
+#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< \deprecated CoreDebug DHCSR: S_RETIRE_ST Position */
+#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< \deprecated CoreDebug DHCSR: S_RETIRE_ST Mask */
+
+#define CoreDebug_DHCSR_S_FPD_Pos          23U                                            /*!< \deprecated CoreDebug DHCSR: S_FPD Position */
+#define CoreDebug_DHCSR_S_FPD_Msk          (1UL << CoreDebug_DHCSR_S_FPD_Pos)             /*!< \deprecated CoreDebug DHCSR: S_FPD Mask */
+
+#define CoreDebug_DHCSR_S_SUIDE_Pos        22U                                            /*!< \deprecated CoreDebug DHCSR: S_SUIDE Position */
+#define CoreDebug_DHCSR_S_SUIDE_Msk        (1UL << CoreDebug_DHCSR_S_SUIDE_Pos)           /*!< \deprecated CoreDebug DHCSR: S_SUIDE Mask */
+
+#define CoreDebug_DHCSR_S_NSUIDE_Pos       21U                                            /*!< \deprecated CoreDebug DHCSR: S_NSUIDE Position */
+#define CoreDebug_DHCSR_S_NSUIDE_Msk       (1UL << CoreDebug_DHCSR_S_NSUIDE_Pos)          /*!< \deprecated CoreDebug DHCSR: S_NSUIDE Mask */
+
+#define CoreDebug_DHCSR_S_SDE_Pos          20U                                            /*!< \deprecated CoreDebug DHCSR: S_SDE Position */
+#define CoreDebug_DHCSR_S_SDE_Msk          (1UL << CoreDebug_DHCSR_S_SDE_Pos)             /*!< \deprecated CoreDebug DHCSR: S_SDE Mask */
+
+#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< \deprecated CoreDebug DHCSR: S_LOCKUP Position */
+#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< \deprecated CoreDebug DHCSR: S_LOCKUP Mask */
+
+#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< \deprecated CoreDebug DHCSR: S_SLEEP Position */
+#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< \deprecated CoreDebug DHCSR: S_SLEEP Mask */
+
+#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< \deprecated CoreDebug DHCSR: S_HALT Position */
+#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< \deprecated CoreDebug DHCSR: S_HALT Mask */
+
+#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< \deprecated CoreDebug DHCSR: S_REGRDY Position */
+#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< \deprecated CoreDebug DHCSR: S_REGRDY Mask */
+
+#define CoreDebug_DHCSR_C_PMOV_Pos          6U                                            /*!< \deprecated CoreDebug DHCSR: C_PMOV Position */
+#define CoreDebug_DHCSR_C_PMOV_Msk         (1UL << CoreDebug_DHCSR_C_PMOV_Pos)            /*!< \deprecated CoreDebug DHCSR: C_PMOV Mask */
+
+#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< \deprecated CoreDebug DHCSR: C_SNAPSTALL Position */
+#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< \deprecated CoreDebug DHCSR: C_SNAPSTALL Mask */
+
+#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< \deprecated CoreDebug DHCSR: C_MASKINTS Position */
+#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< \deprecated CoreDebug DHCSR: C_MASKINTS Mask */
+
+#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< \deprecated CoreDebug DHCSR: C_STEP Position */
+#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< \deprecated CoreDebug DHCSR: C_STEP Mask */
+
+#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< \deprecated CoreDebug DHCSR: C_HALT Position */
+#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< \deprecated CoreDebug DHCSR: C_HALT Mask */
+
+#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< \deprecated CoreDebug DHCSR: C_DEBUGEN Position */
+#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< \deprecated CoreDebug DHCSR: C_DEBUGEN Mask */
+
+/* Debug Core Register Selector Register Definitions */
+#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< \deprecated CoreDebug DCRSR: REGWnR Position */
+#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< \deprecated CoreDebug DCRSR: REGWnR Mask */
+
+#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< \deprecated CoreDebug DCRSR: REGSEL Position */
+#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< \deprecated CoreDebug DCRSR: REGSEL Mask */
+
+/* Debug Exception and Monitor Control Register Definitions */
+#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< \deprecated CoreDebug DEMCR: TRCENA Position */
+#define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< \deprecated CoreDebug DEMCR: TRCENA Mask */
+
+#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< \deprecated CoreDebug DEMCR: MON_REQ Position */
+#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< \deprecated CoreDebug DEMCR: MON_REQ Mask */
+
+#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< \deprecated CoreDebug DEMCR: MON_STEP Position */
+#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< \deprecated CoreDebug DEMCR: MON_STEP Mask */
+
+#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< \deprecated CoreDebug DEMCR: MON_PEND Position */
+#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< \deprecated CoreDebug DEMCR: MON_PEND Mask */
+
+#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< \deprecated CoreDebug DEMCR: MON_EN Position */
+#define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< \deprecated CoreDebug DEMCR: MON_EN Mask */
+
+#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< \deprecated CoreDebug DEMCR: VC_HARDERR Position */
+#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< \deprecated CoreDebug DEMCR: VC_HARDERR Mask */
+
+#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< \deprecated CoreDebug DEMCR: VC_INTERR Position */
+#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< \deprecated CoreDebug DEMCR: VC_INTERR Mask */
+
+#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< \deprecated CoreDebug DEMCR: VC_BUSERR Position */
+#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< \deprecated CoreDebug DEMCR: VC_BUSERR Mask */
+
+#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< \deprecated CoreDebug DEMCR: VC_STATERR Position */
+#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< \deprecated CoreDebug DEMCR: VC_STATERR Mask */
+
+#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< \deprecated CoreDebug DEMCR: VC_CHKERR Position */
+#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< \deprecated CoreDebug DEMCR: VC_CHKERR Mask */
+
+#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< \deprecated CoreDebug DEMCR: VC_NOCPERR Position */
+#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< \deprecated CoreDebug DEMCR: VC_NOCPERR Mask */
+
+#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< \deprecated CoreDebug DEMCR: VC_MMERR Position */
+#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< \deprecated CoreDebug DEMCR: VC_MMERR Mask */
+
+#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< \deprecated CoreDebug DEMCR: VC_CORERESET Position */
+#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< \deprecated CoreDebug DEMCR: VC_CORERESET Mask */
+
+/* Debug Set Clear Exception and Monitor Control Register Definitions */
+#define CoreDebug_DSCEMCR_CLR_MON_REQ_Pos  19U                                            /*!< \deprecated CoreDebug DSCEMCR: CLR_MON_REQ, Position */
+#define CoreDebug_DSCEMCR_CLR_MON_REQ_Msk  (1UL << CoreDebug_DSCEMCR_CLR_MON_REQ_Pos)     /*!< \deprecated CoreDebug DSCEMCR: CLR_MON_REQ, Mask */
+
+#define CoreDebug_DSCEMCR_CLR_MON_PEND_Pos 17U                                            /*!< \deprecated CoreDebug DSCEMCR: CLR_MON_PEND, Position */
+#define CoreDebug_DSCEMCR_CLR_MON_PEND_Msk (1UL << CoreDebug_DSCEMCR_CLR_MON_PEND_Pos)    /*!< \deprecated CoreDebug DSCEMCR: CLR_MON_PEND, Mask */
+
+#define CoreDebug_DSCEMCR_SET_MON_REQ_Pos   3U                                            /*!< \deprecated CoreDebug DSCEMCR: SET_MON_REQ, Position */
+#define CoreDebug_DSCEMCR_SET_MON_REQ_Msk  (1UL << CoreDebug_DSCEMCR_SET_MON_REQ_Pos)     /*!< \deprecated CoreDebug DSCEMCR: SET_MON_REQ, Mask */
+
+#define CoreDebug_DSCEMCR_SET_MON_PEND_Pos  1U                                            /*!< \deprecated CoreDebug DSCEMCR: SET_MON_PEND, Position */
+#define CoreDebug_DSCEMCR_SET_MON_PEND_Msk (1UL << CoreDebug_DSCEMCR_SET_MON_PEND_Pos)    /*!< \deprecated CoreDebug DSCEMCR: SET_MON_PEND, Mask */
+
+/* Debug Authentication Control Register Definitions */
+#define CoreDebug_DAUTHCTRL_UIDEN_Pos      10U                                            /*!< \deprecated CoreDebug DAUTHCTRL: UIDEN, Position */
+#define CoreDebug_DAUTHCTRL_UIDEN_Msk      (1UL << CoreDebug_DAUTHCTRL_UIDEN_Pos)         /*!< \deprecated CoreDebug DAUTHCTRL: UIDEN, Mask */
+
+#define CoreDebug_DAUTHCTRL_UIDAPEN_Pos     9U                                            /*!< \deprecated CoreDebug DAUTHCTRL: UIDAPEN, Position */
+#define CoreDebug_DAUTHCTRL_UIDAPEN_Msk    (1UL << CoreDebug_DAUTHCTRL_UIDAPEN_Pos)       /*!< \deprecated CoreDebug DAUTHCTRL: UIDAPEN, Mask */
+
+#define CoreDebug_DAUTHCTRL_FSDMA_Pos       8U                                            /*!< \deprecated CoreDebug DAUTHCTRL: FSDMA, Position */
+#define CoreDebug_DAUTHCTRL_FSDMA_Msk      (1UL << CoreDebug_DAUTHCTRL_FSDMA_Pos)         /*!< \deprecated CoreDebug DAUTHCTRL: FSDMA, Mask */
+
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos  3U                                            /*!< \deprecated CoreDebug DAUTHCTRL: INTSPNIDEN, Position */
+#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk (1UL << CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos)    /*!< \deprecated CoreDebug DAUTHCTRL: INTSPNIDEN, Mask */
+
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos  2U                                            /*!< \deprecated CoreDebug DAUTHCTRL: SPNIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk (1UL << CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos)    /*!< \deprecated CoreDebug DAUTHCTRL: SPNIDENSEL Mask */
+
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U                                            /*!< \deprecated CoreDebug DAUTHCTRL: INTSPIDEN Position */
+#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  (1UL << CoreDebug_DAUTHCTRL_INTSPIDEN_Pos)     /*!< \deprecated CoreDebug DAUTHCTRL: INTSPIDEN Mask */
+
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U                                            /*!< \deprecated CoreDebug DAUTHCTRL: SPIDENSEL Position */
+#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  (1UL /*<< CoreDebug_DAUTHCTRL_SPIDENSEL_Pos*/) /*!< \deprecated CoreDebug DAUTHCTRL: SPIDENSEL Mask */
+
+/* Debug Security Control and Status Register Definitions */
+#define CoreDebug_DSCSR_CDS_Pos            16U                                            /*!< \deprecated CoreDebug DSCSR: CDS Position */
+#define CoreDebug_DSCSR_CDS_Msk            (1UL << CoreDebug_DSCSR_CDS_Pos)               /*!< \deprecated CoreDebug DSCSR: CDS Mask */
+
+#define CoreDebug_DSCSR_SBRSEL_Pos          1U                                            /*!< \deprecated CoreDebug DSCSR: SBRSEL Position */
+#define CoreDebug_DSCSR_SBRSEL_Msk         (1UL << CoreDebug_DSCSR_SBRSEL_Pos)            /*!< \deprecated CoreDebug DSCSR: SBRSEL Mask */
+
+#define CoreDebug_DSCSR_SBRSELEN_Pos        0U                                            /*!< \deprecated CoreDebug DSCSR: SBRSELEN Position */
+#define CoreDebug_DSCSR_SBRSELEN_Msk       (1UL /*<< CoreDebug_DSCSR_SBRSELEN_Pos*/)      /*!< \deprecated CoreDebug DSCSR: SBRSELEN Mask */
+
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DCB       Debug Control Block
+  \brief    Type definitions for the Debug Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Debug Control Block Registers (DCB).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+  __OM  uint32_t DSCEMCR;                /*!< Offset: 0x010 ( /W)  Debug Set Clear Exception and Monitor Control Register */
+  __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Register */
+  __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Status Register */
+} DCB_Type;
+
+/* DHCSR, Debug Halting Control and Status Register Definitions */
+#define DCB_DHCSR_DBGKEY_Pos               16U                                            /*!< DCB DHCSR: Debug key Position */
+#define DCB_DHCSR_DBGKEY_Msk               (0xFFFFUL << DCB_DHCSR_DBGKEY_Pos)             /*!< DCB DHCSR: Debug key Mask */
+
+#define DCB_DHCSR_S_RESTART_ST_Pos         26U                                            /*!< DCB DHCSR: Restart sticky status Position */
+#define DCB_DHCSR_S_RESTART_ST_Msk         (0x1UL << DCB_DHCSR_S_RESTART_ST_Pos)          /*!< DCB DHCSR: Restart sticky status Mask */
+
+#define DCB_DHCSR_S_RESET_ST_Pos           25U                                            /*!< DCB DHCSR: Reset sticky status Position */
+#define DCB_DHCSR_S_RESET_ST_Msk           (0x1UL << DCB_DHCSR_S_RESET_ST_Pos)            /*!< DCB DHCSR: Reset sticky status Mask */
+
+#define DCB_DHCSR_S_RETIRE_ST_Pos          24U                                            /*!< DCB DHCSR: Retire sticky status Position */
+#define DCB_DHCSR_S_RETIRE_ST_Msk          (0x1UL << DCB_DHCSR_S_RETIRE_ST_Pos)           /*!< DCB DHCSR: Retire sticky status Mask */
+
+#define DCB_DHCSR_S_FPD_Pos                23U                                            /*!< DCB DHCSR: Floating-point registers Debuggable Position */
+#define DCB_DHCSR_S_FPD_Msk                (0x1UL << DCB_DHCSR_S_FPD_Pos)                 /*!< DCB DHCSR: Floating-point registers Debuggable Mask */
+
+#define DCB_DHCSR_S_SUIDE_Pos              22U                                            /*!< DCB DHCSR: Secure unprivileged halting debug enabled Position */
+#define DCB_DHCSR_S_SUIDE_Msk              (0x1UL << DCB_DHCSR_S_SUIDE_Pos)               /*!< DCB DHCSR: Secure unprivileged halting debug enabled Mask */
+
+#define DCB_DHCSR_S_NSUIDE_Pos             21U                                            /*!< DCB DHCSR: Non-secure unprivileged halting debug enabled Position */
+#define DCB_DHCSR_S_NSUIDE_Msk             (0x1UL << DCB_DHCSR_S_NSUIDE_Pos)              /*!< DCB DHCSR: Non-secure unprivileged halting debug enabled Mask */
+
+#define DCB_DHCSR_S_SDE_Pos                20U                                            /*!< DCB DHCSR: Secure debug enabled Position */
+#define DCB_DHCSR_S_SDE_Msk                (0x1UL << DCB_DHCSR_S_SDE_Pos)                 /*!< DCB DHCSR: Secure debug enabled Mask */
+
+#define DCB_DHCSR_S_LOCKUP_Pos             19U                                            /*!< DCB DHCSR: Lockup status Position */
+#define DCB_DHCSR_S_LOCKUP_Msk             (0x1UL << DCB_DHCSR_S_LOCKUP_Pos)              /*!< DCB DHCSR: Lockup status Mask */
+
+#define DCB_DHCSR_S_SLEEP_Pos              18U                                            /*!< DCB DHCSR: Sleeping status Position */
+#define DCB_DHCSR_S_SLEEP_Msk              (0x1UL << DCB_DHCSR_S_SLEEP_Pos)               /*!< DCB DHCSR: Sleeping status Mask */
+
+#define DCB_DHCSR_S_HALT_Pos               17U                                            /*!< DCB DHCSR: Halted status Position */
+#define DCB_DHCSR_S_HALT_Msk               (0x1UL << DCB_DHCSR_S_HALT_Pos)                /*!< DCB DHCSR: Halted status Mask */
+
+#define DCB_DHCSR_S_REGRDY_Pos             16U                                            /*!< DCB DHCSR: Register ready status Position */
+#define DCB_DHCSR_S_REGRDY_Msk             (0x1UL << DCB_DHCSR_S_REGRDY_Pos)              /*!< DCB DHCSR: Register ready status Mask */
+
+#define DCB_DHCSR_C_PMOV_Pos                6U                                            /*!< DCB DHCSR: Halt on PMU overflow control Position */
+#define DCB_DHCSR_C_PMOV_Msk               (0x1UL << DCB_DHCSR_C_PMOV_Pos)                /*!< DCB DHCSR: Halt on PMU overflow control Mask */
+
+#define DCB_DHCSR_C_SNAPSTALL_Pos           5U                                            /*!< DCB DHCSR: Snap stall control Position */
+#define DCB_DHCSR_C_SNAPSTALL_Msk          (0x1UL << DCB_DHCSR_C_SNAPSTALL_Pos)           /*!< DCB DHCSR: Snap stall control Mask */
+
+#define DCB_DHCSR_C_MASKINTS_Pos            3U                                            /*!< DCB DHCSR: Mask interrupts control Position */
+#define DCB_DHCSR_C_MASKINTS_Msk           (0x1UL << DCB_DHCSR_C_MASKINTS_Pos)            /*!< DCB DHCSR: Mask interrupts control Mask */
+
+#define DCB_DHCSR_C_STEP_Pos                2U                                            /*!< DCB DHCSR: Step control Position */
+#define DCB_DHCSR_C_STEP_Msk               (0x1UL << DCB_DHCSR_C_STEP_Pos)                /*!< DCB DHCSR: Step control Mask */
+
+#define DCB_DHCSR_C_HALT_Pos                1U                                            /*!< DCB DHCSR: Halt control Position */
+#define DCB_DHCSR_C_HALT_Msk               (0x1UL << DCB_DHCSR_C_HALT_Pos)                /*!< DCB DHCSR: Halt control Mask */
+
+#define DCB_DHCSR_C_DEBUGEN_Pos             0U                                            /*!< DCB DHCSR: Debug enable control Position */
+#define DCB_DHCSR_C_DEBUGEN_Msk            (0x1UL /*<< DCB_DHCSR_C_DEBUGEN_Pos*/)         /*!< DCB DHCSR: Debug enable control Mask */
+
+/* DCRSR, Debug Core Register Select Register Definitions */
+#define DCB_DCRSR_REGWnR_Pos               16U                                            /*!< DCB DCRSR: Register write/not-read Position */
+#define DCB_DCRSR_REGWnR_Msk               (0x1UL << DCB_DCRSR_REGWnR_Pos)                /*!< DCB DCRSR: Register write/not-read Mask */
+
+#define DCB_DCRSR_REGSEL_Pos                0U                                            /*!< DCB DCRSR: Register selector Position */
+#define DCB_DCRSR_REGSEL_Msk               (0x7FUL /*<< DCB_DCRSR_REGSEL_Pos*/)           /*!< DCB DCRSR: Register selector Mask */
+
+/* DCRDR, Debug Core Register Data Register Definitions */
+#define DCB_DCRDR_DBGTMP_Pos                0U                                            /*!< DCB DCRDR: Data temporary buffer Position */
+#define DCB_DCRDR_DBGTMP_Msk               (0xFFFFFFFFUL /*<< DCB_DCRDR_DBGTMP_Pos*/)     /*!< DCB DCRDR: Data temporary buffer Mask */
+
+/* DEMCR, Debug Exception and Monitor Control Register Definitions */
+#define DCB_DEMCR_TRCENA_Pos               24U                                            /*!< DCB DEMCR: Trace enable Position */
+#define DCB_DEMCR_TRCENA_Msk               (0x1UL << DCB_DEMCR_TRCENA_Pos)                /*!< DCB DEMCR: Trace enable Mask */
+
+#define DCB_DEMCR_MONPRKEY_Pos             23U                                            /*!< DCB DEMCR: Monitor pend req key Position */
+#define DCB_DEMCR_MONPRKEY_Msk             (0x1UL << DCB_DEMCR_MONPRKEY_Pos)              /*!< DCB DEMCR: Monitor pend req key Mask */
+
+#define DCB_DEMCR_UMON_EN_Pos              21U                                            /*!< DCB DEMCR: Unprivileged monitor enable Position */
+#define DCB_DEMCR_UMON_EN_Msk              (0x1UL << DCB_DEMCR_UMON_EN_Pos)               /*!< DCB DEMCR: Unprivileged monitor enable Mask */
+
+#define DCB_DEMCR_SDME_Pos                 20U                                            /*!< DCB DEMCR: Secure DebugMonitor enable Position */
+#define DCB_DEMCR_SDME_Msk                 (0x1UL << DCB_DEMCR_SDME_Pos)                  /*!< DCB DEMCR: Secure DebugMonitor enable Mask */
+
+#define DCB_DEMCR_MON_REQ_Pos              19U                                            /*!< DCB DEMCR: Monitor request Position */
+#define DCB_DEMCR_MON_REQ_Msk              (0x1UL << DCB_DEMCR_MON_REQ_Pos)               /*!< DCB DEMCR: Monitor request Mask */
+
+#define DCB_DEMCR_MON_STEP_Pos             18U                                            /*!< DCB DEMCR: Monitor step Position */
+#define DCB_DEMCR_MON_STEP_Msk             (0x1UL << DCB_DEMCR_MON_STEP_Pos)              /*!< DCB DEMCR: Monitor step Mask */
+
+#define DCB_DEMCR_MON_PEND_Pos             17U                                            /*!< DCB DEMCR: Monitor pend Position */
+#define DCB_DEMCR_MON_PEND_Msk             (0x1UL << DCB_DEMCR_MON_PEND_Pos)              /*!< DCB DEMCR: Monitor pend Mask */
+
+#define DCB_DEMCR_MON_EN_Pos               16U                                            /*!< DCB DEMCR: Monitor enable Position */
+#define DCB_DEMCR_MON_EN_Msk               (0x1UL << DCB_DEMCR_MON_EN_Pos)                /*!< DCB DEMCR: Monitor enable Mask */
+
+#define DCB_DEMCR_VC_SFERR_Pos             11U                                            /*!< DCB DEMCR: Vector Catch SecureFault Position */
+#define DCB_DEMCR_VC_SFERR_Msk             (0x1UL << DCB_DEMCR_VC_SFERR_Pos)              /*!< DCB DEMCR: Vector Catch SecureFault Mask */
+
+#define DCB_DEMCR_VC_HARDERR_Pos           10U                                            /*!< DCB DEMCR: Vector Catch HardFault errors Position */
+#define DCB_DEMCR_VC_HARDERR_Msk           (0x1UL << DCB_DEMCR_VC_HARDERR_Pos)            /*!< DCB DEMCR: Vector Catch HardFault errors Mask */
+
+#define DCB_DEMCR_VC_INTERR_Pos             9U                                            /*!< DCB DEMCR: Vector Catch interrupt errors Position */
+#define DCB_DEMCR_VC_INTERR_Msk            (0x1UL << DCB_DEMCR_VC_INTERR_Pos)             /*!< DCB DEMCR: Vector Catch interrupt errors Mask */
+
+#define DCB_DEMCR_VC_BUSERR_Pos             8U                                            /*!< DCB DEMCR: Vector Catch BusFault errors Position */
+#define DCB_DEMCR_VC_BUSERR_Msk            (0x1UL << DCB_DEMCR_VC_BUSERR_Pos)             /*!< DCB DEMCR: Vector Catch BusFault errors Mask */
+
+#define DCB_DEMCR_VC_STATERR_Pos            7U                                            /*!< DCB DEMCR: Vector Catch state errors Position */
+#define DCB_DEMCR_VC_STATERR_Msk           (0x1UL << DCB_DEMCR_VC_STATERR_Pos)            /*!< DCB DEMCR: Vector Catch state errors Mask */
+
+#define DCB_DEMCR_VC_CHKERR_Pos             6U                                            /*!< DCB DEMCR: Vector Catch check errors Position */
+#define DCB_DEMCR_VC_CHKERR_Msk            (0x1UL << DCB_DEMCR_VC_CHKERR_Pos)             /*!< DCB DEMCR: Vector Catch check errors Mask */
+
+#define DCB_DEMCR_VC_NOCPERR_Pos            5U                                            /*!< DCB DEMCR: Vector Catch NOCP errors Position */
+#define DCB_DEMCR_VC_NOCPERR_Msk           (0x1UL << DCB_DEMCR_VC_NOCPERR_Pos)            /*!< DCB DEMCR: Vector Catch NOCP errors Mask */
+
+#define DCB_DEMCR_VC_MMERR_Pos              4U                                            /*!< DCB DEMCR: Vector Catch MemManage errors Position */
+#define DCB_DEMCR_VC_MMERR_Msk             (0x1UL << DCB_DEMCR_VC_MMERR_Pos)              /*!< DCB DEMCR: Vector Catch MemManage errors Mask */
+
+#define DCB_DEMCR_VC_CORERESET_Pos          0U                                            /*!< DCB DEMCR: Vector Catch Core reset Position */
+#define DCB_DEMCR_VC_CORERESET_Msk         (0x1UL /*<< DCB_DEMCR_VC_CORERESET_Pos*/)      /*!< DCB DEMCR: Vector Catch Core reset Mask */
+
+/* DSCEMCR, Debug Set Clear Exception and Monitor Control Register Definitions */
+#define DCB_DSCEMCR_CLR_MON_REQ_Pos        19U                                            /*!< DCB DSCEMCR: Clear monitor request Position */
+#define DCB_DSCEMCR_CLR_MON_REQ_Msk        (0x1UL << DCB_DSCEMCR_CLR_MON_REQ_Pos)         /*!< DCB DSCEMCR: Clear monitor request Mask */
+
+#define DCB_DSCEMCR_CLR_MON_PEND_Pos       17U                                            /*!< DCB DSCEMCR: Clear monitor pend Position */
+#define DCB_DSCEMCR_CLR_MON_PEND_Msk       (0x1UL << DCB_DSCEMCR_CLR_MON_PEND_Pos)        /*!< DCB DSCEMCR: Clear monitor pend Mask */
+
+#define DCB_DSCEMCR_SET_MON_REQ_Pos         3U                                            /*!< DCB DSCEMCR: Set monitor request Position */
+#define DCB_DSCEMCR_SET_MON_REQ_Msk        (0x1UL << DCB_DSCEMCR_SET_MON_REQ_Pos)         /*!< DCB DSCEMCR: Set monitor request Mask */
+
+#define DCB_DSCEMCR_SET_MON_PEND_Pos        1U                                            /*!< DCB DSCEMCR: Set monitor pend Position */
+#define DCB_DSCEMCR_SET_MON_PEND_Msk       (0x1UL << DCB_DSCEMCR_SET_MON_PEND_Pos)        /*!< DCB DSCEMCR: Set monitor pend Mask */
+
+/* DAUTHCTRL, Debug Authentication Control Register Definitions */
+#define DCB_DAUTHCTRL_UIDEN_Pos            10U                                            /*!< DCB DAUTHCTRL: Unprivileged Invasive Debug Enable Position */
+#define DCB_DAUTHCTRL_UIDEN_Msk            (0x1UL << DCB_DAUTHCTRL_UIDEN_Pos)             /*!< DCB DAUTHCTRL: Unprivileged Invasive Debug Enable Mask */
+
+#define DCB_DAUTHCTRL_UIDAPEN_Pos           9U                                            /*!< DCB DAUTHCTRL: Unprivileged Invasive DAP Access Enable Position */
+#define DCB_DAUTHCTRL_UIDAPEN_Msk          (0x1UL << DCB_DAUTHCTRL_UIDAPEN_Pos)           /*!< DCB DAUTHCTRL: Unprivileged Invasive DAP Access Enable Mask */
+
+#define DCB_DAUTHCTRL_FSDMA_Pos             8U                                            /*!< DCB DAUTHCTRL: Force Secure DebugMonitor Allowed Position */
+#define DCB_DAUTHCTRL_FSDMA_Msk            (0x1UL << DCB_DAUTHCTRL_FSDMA_Pos)             /*!< DCB DAUTHCTRL: Force Secure DebugMonitor Allowed Mask */
+
+#define DCB_DAUTHCTRL_INTSPNIDEN_Pos        3U                                            /*!< DCB DAUTHCTRL: Internal Secure non-invasive debug enable Position */
+#define DCB_DAUTHCTRL_INTSPNIDEN_Msk       (0x1UL << DCB_DAUTHCTRL_INTSPNIDEN_Pos)        /*!< DCB DAUTHCTRL: Internal Secure non-invasive debug enable Mask */
+
+#define DCB_DAUTHCTRL_SPNIDENSEL_Pos        2U                                            /*!< DCB DAUTHCTRL: Secure non-invasive debug enable select Position */
+#define DCB_DAUTHCTRL_SPNIDENSEL_Msk       (0x1UL << DCB_DAUTHCTRL_SPNIDENSEL_Pos)        /*!< DCB DAUTHCTRL: Secure non-invasive debug enable select Mask */
+
+#define DCB_DAUTHCTRL_INTSPIDEN_Pos         1U                                            /*!< DCB DAUTHCTRL: Internal Secure invasive debug enable Position */
+#define DCB_DAUTHCTRL_INTSPIDEN_Msk        (0x1UL << DCB_DAUTHCTRL_INTSPIDEN_Pos)         /*!< DCB DAUTHCTRL: Internal Secure invasive debug enable Mask */
+
+#define DCB_DAUTHCTRL_SPIDENSEL_Pos         0U                                            /*!< DCB DAUTHCTRL: Secure invasive debug enable select Position */
+#define DCB_DAUTHCTRL_SPIDENSEL_Msk        (0x1UL /*<< DCB_DAUTHCTRL_SPIDENSEL_Pos*/)     /*!< DCB DAUTHCTRL: Secure invasive debug enable select Mask */
+
+/* DSCSR, Debug Security Control and Status Register Definitions */
+#define DCB_DSCSR_CDSKEY_Pos               17U                                            /*!< DCB DSCSR: CDS write-enable key Position */
+#define DCB_DSCSR_CDSKEY_Msk               (0x1UL << DCB_DSCSR_CDSKEY_Pos)                /*!< DCB DSCSR: CDS write-enable key Mask */
+
+#define DCB_DSCSR_CDS_Pos                  16U                                            /*!< DCB DSCSR: Current domain Secure Position */
+#define DCB_DSCSR_CDS_Msk                  (0x1UL << DCB_DSCSR_CDS_Pos)                   /*!< DCB DSCSR: Current domain Secure Mask */
+
+#define DCB_DSCSR_SBRSEL_Pos                1U                                            /*!< DCB DSCSR: Secure banked register select Position */
+#define DCB_DSCSR_SBRSEL_Msk               (0x1UL << DCB_DSCSR_SBRSEL_Pos)                /*!< DCB DSCSR: Secure banked register select Mask */
+
+#define DCB_DSCSR_SBRSELEN_Pos              0U                                            /*!< DCB DSCSR: Secure banked register select enable Position */
+#define DCB_DSCSR_SBRSELEN_Msk             (0x1UL /*<< DCB_DSCSR_SBRSELEN_Pos*/)          /*!< DCB DSCSR: Secure banked register select enable Mask */
+
+/*@} end of group CMSIS_DCB */
+
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DIB       Debug Identification Block
+  \brief    Type definitions for the Debug Identification Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Debug Identification Block Registers (DIB).
+ */
+typedef struct
+{
+  __OM  uint32_t DLAR;                   /*!< Offset: 0x000 ( /W)  SCS Software Lock Access Register */
+  __IM  uint32_t DLSR;                   /*!< Offset: 0x004 (R/ )  SCS Software Lock Status Register */
+  __IM  uint32_t DAUTHSTATUS;            /*!< Offset: 0x008 (R/ )  Debug Authentication Status Register */
+  __IM  uint32_t DDEVARCH;               /*!< Offset: 0x00C (R/ )  SCS Device Architecture Register */
+  __IM  uint32_t DDEVTYPE;               /*!< Offset: 0x010 (R/ )  SCS Device Type Register */
+} DIB_Type;
+
+/* DLAR, SCS Software Lock Access Register Definitions */
+#define DIB_DLAR_KEY_Pos                    0U                                            /*!< DIB DLAR: KEY Position */
+#define DIB_DLAR_KEY_Msk                   (0xFFFFFFFFUL /*<< DIB_DLAR_KEY_Pos */)        /*!< DIB DLAR: KEY Mask */
+
+/* DLSR, SCS Software Lock Status Register Definitions */
+#define DIB_DLSR_nTT_Pos                    2U                                            /*!< DIB DLSR: Not thirty-two bit Position */
+#define DIB_DLSR_nTT_Msk                   (0x1UL << DIB_DLSR_nTT_Pos )                   /*!< DIB DLSR: Not thirty-two bit Mask */
+
+#define DIB_DLSR_SLK_Pos                    1U                                            /*!< DIB DLSR: Software Lock status Position */
+#define DIB_DLSR_SLK_Msk                   (0x1UL << DIB_DLSR_SLK_Pos )                   /*!< DIB DLSR: Software Lock status Mask */
+
+#define DIB_DLSR_SLI_Pos                    0U                                            /*!< DIB DLSR: Software Lock implemented Position */
+#define DIB_DLSR_SLI_Msk                   (0x1UL /*<< DIB_DLSR_SLI_Pos*/)                /*!< DIB DLSR: Software Lock implemented Mask */
+
+/* DAUTHSTATUS, Debug Authentication Status Register Definitions */
+#define DIB_DAUTHSTATUS_SUNID_Pos          22U                                            /*!< DIB DAUTHSTATUS: Secure Unprivileged Non-invasive Debug Allowed Position */
+#define DIB_DAUTHSTATUS_SUNID_Msk          (0x3UL << DIB_DAUTHSTATUS_SUNID_Pos )          /*!< DIB DAUTHSTATUS: Secure Unprivileged Non-invasive Debug Allowed Mask */
+
+#define DIB_DAUTHSTATUS_SUID_Pos           20U                                            /*!< DIB DAUTHSTATUS: Secure Unprivileged Invasive Debug Allowed Position */
+#define DIB_DAUTHSTATUS_SUID_Msk           (0x3UL << DIB_DAUTHSTATUS_SUID_Pos )           /*!< DIB DAUTHSTATUS: Secure Unprivileged Invasive Debug Allowed Mask */
+
+#define DIB_DAUTHSTATUS_NSUNID_Pos         18U                                            /*!< DIB DAUTHSTATUS: Non-secure Unprivileged Non-invasive Debug Allo Position */
+#define DIB_DAUTHSTATUS_NSUNID_Msk         (0x3UL << DIB_DAUTHSTATUS_NSUNID_Pos )         /*!< DIB DAUTHSTATUS: Non-secure Unprivileged Non-invasive Debug Allo Mask */
+
+#define DIB_DAUTHSTATUS_NSUID_Pos          16U                                            /*!< DIB DAUTHSTATUS: Non-secure Unprivileged Invasive Debug Allowed Position */
+#define DIB_DAUTHSTATUS_NSUID_Msk          (0x3UL << DIB_DAUTHSTATUS_NSUID_Pos )          /*!< DIB DAUTHSTATUS: Non-secure Unprivileged Invasive Debug Allowed Mask */
+
+#define DIB_DAUTHSTATUS_SNID_Pos            6U                                            /*!< DIB DAUTHSTATUS: Secure Non-invasive Debug Position */
+#define DIB_DAUTHSTATUS_SNID_Msk           (0x3UL << DIB_DAUTHSTATUS_SNID_Pos )           /*!< DIB DAUTHSTATUS: Secure Non-invasive Debug Mask */
+
+#define DIB_DAUTHSTATUS_SID_Pos             4U                                            /*!< DIB DAUTHSTATUS: Secure Invasive Debug Position */
+#define DIB_DAUTHSTATUS_SID_Msk            (0x3UL << DIB_DAUTHSTATUS_SID_Pos )            /*!< DIB DAUTHSTATUS: Secure Invasive Debug Mask */
+
+#define DIB_DAUTHSTATUS_NSNID_Pos           2U                                            /*!< DIB DAUTHSTATUS: Non-secure Non-invasive Debug Position */
+#define DIB_DAUTHSTATUS_NSNID_Msk          (0x3UL << DIB_DAUTHSTATUS_NSNID_Pos )          /*!< DIB DAUTHSTATUS: Non-secure Non-invasive Debug Mask */
+
+#define DIB_DAUTHSTATUS_NSID_Pos            0U                                            /*!< DIB DAUTHSTATUS: Non-secure Invasive Debug Position */
+#define DIB_DAUTHSTATUS_NSID_Msk           (0x3UL /*<< DIB_DAUTHSTATUS_NSID_Pos*/)        /*!< DIB DAUTHSTATUS: Non-secure Invasive Debug Mask */
+
+/* DDEVARCH, SCS Device Architecture Register Definitions */
+#define DIB_DDEVARCH_ARCHITECT_Pos         21U                                            /*!< DIB DDEVARCH: Architect Position */
+#define DIB_DDEVARCH_ARCHITECT_Msk         (0x7FFUL << DIB_DDEVARCH_ARCHITECT_Pos )       /*!< DIB DDEVARCH: Architect Mask */
+
+#define DIB_DDEVARCH_PRESENT_Pos           20U                                            /*!< DIB DDEVARCH: DEVARCH Present Position */
+#define DIB_DDEVARCH_PRESENT_Msk           (0x1FUL << DIB_DDEVARCH_PRESENT_Pos )          /*!< DIB DDEVARCH: DEVARCH Present Mask */
+
+#define DIB_DDEVARCH_REVISION_Pos          16U                                            /*!< DIB DDEVARCH: Revision Position */
+#define DIB_DDEVARCH_REVISION_Msk          (0xFUL << DIB_DDEVARCH_REVISION_Pos )          /*!< DIB DDEVARCH: Revision Mask */
+
+#define DIB_DDEVARCH_ARCHVER_Pos           12U                                            /*!< DIB DDEVARCH: Architecture Version Position */
+#define DIB_DDEVARCH_ARCHVER_Msk           (0xFUL << DIB_DDEVARCH_ARCHVER_Pos )           /*!< DIB DDEVARCH: Architecture Version Mask */
+
+#define DIB_DDEVARCH_ARCHPART_Pos           0U                                            /*!< DIB DDEVARCH: Architecture Part Position */
+#define DIB_DDEVARCH_ARCHPART_Msk          (0xFFFUL /*<< DIB_DDEVARCH_ARCHPART_Pos*/)     /*!< DIB DDEVARCH: Architecture Part Mask */
+
+/* DDEVTYPE, SCS Device Type Register Definitions */
+#define DIB_DDEVTYPE_SUB_Pos                4U                                            /*!< DIB DDEVTYPE: Sub-type Position */
+#define DIB_DDEVTYPE_SUB_Msk               (0xFUL << DIB_DDEVTYPE_SUB_Pos )               /*!< DIB DDEVTYPE: Sub-type Mask */
+
+#define DIB_DDEVTYPE_MAJOR_Pos              0U                                            /*!< DIB DDEVTYPE: Major type Position */
+#define DIB_DDEVTYPE_MAJOR_Msk             (0xFUL /*<< DIB_DDEVTYPE_MAJOR_Pos*/)          /*!< DIB DDEVTYPE: Major type Mask */
+
+
+/*@} end of group CMSIS_DIB */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+  #define SCS_BASE            (0xE000E000UL)                             /*!< System Control Space Base Address */
+  #define ITM_BASE            (0xE0000000UL)                             /*!< ITM Base Address */
+  #define DWT_BASE            (0xE0001000UL)                             /*!< DWT Base Address */
+  #define MEMSYSCTL_BASE      (0xE001E000UL)                             /*!< Memory System Control Base Address */
+  #define ERRBNK_BASE         (0xE001E100UL)                             /*!< Error Banking Base Address */
+  #define PWRMODCTL_BASE      (0xE001E300UL)                             /*!< Power Mode Control Base Address */
+  #define EWIC_BASE           (0xE001E400UL)                             /*!< External Wakeup Interrupt Controller Base Address */
+  #define PRCCFGINF_BASE      (0xE001E700UL)                             /*!< Processor Configuration Information Base Address */
+  #define TPI_BASE            (0xE0040000UL)                             /*!< TPI Base Address */
+  #define CoreDebug_BASE      (0xE000EDF0UL)                             /*!< \deprecated Core Debug Base Address */
+  #define DCB_BASE            (0xE000EDF0UL)                             /*!< DCB Base Address */
+  #define DIB_BASE            (0xE000EFB0UL)                             /*!< DIB Base Address */
+  #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     /*!< SysTick Base Address */
+  #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     /*!< NVIC Base Address */
+  #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     /*!< System Control Block Base Address */
+
+  #define ICB                 ((ICB_Type       *)     SCS_BASE         ) /*!< System control Register not in SCB */
+  #define SCB                 ((SCB_Type       *)     SCB_BASE         ) /*!< SCB configuration struct */
+  #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) /*!< SysTick configuration struct */
+  #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) /*!< NVIC configuration struct */
+  #define ITM                 ((ITM_Type       *)     ITM_BASE         ) /*!< ITM configuration struct */
+  #define DWT                 ((DWT_Type       *)     DWT_BASE         ) /*!< DWT configuration struct */
+  #define TPI                 ((TPI_Type       *)     TPI_BASE         ) /*!< TPI configuration struct */
+  #define MEMSYSCTL           ((MemSysCtl_Type *)     MEMSYSCTL_BASE   ) /*!< Memory System Control configuration struct */
+  #define ERRBNK              ((ErrBnk_Type    *)     ERRBNK_BASE      ) /*!< Error Banking configuration struct */
+  #define PWRMODCTL           ((PwrModCtl_Type *)     PWRMODCTL_BASE   ) /*!< Power Mode Control configuration struct */
+  #define EWIC                ((EWIC_Type      *)     EWIC_BASE        ) /*!< EWIC configuration struct */
+  #define PRCCFGINF           ((PrcCfgInf_Type *)     PRCCFGINF_BASE   ) /*!< Processor Configuration Information configuration struct */
+  #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE   ) /*!< \deprecated Core Debug configuration struct */
+  #define DCB                 ((DCB_Type       *)     DCB_BASE         ) /*!< DCB configuration struct */
+  #define DIB                 ((DIB_Type       *)     DIB_BASE         ) /*!< DIB configuration struct */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     /*!< Memory Protection Unit */
+    #define MPU               ((MPU_Type       *)     MPU_BASE         ) /*!< Memory Protection Unit */
+  #endif
+
+  #if defined (__PMU_PRESENT) && (__PMU_PRESENT == 1U)
+    #define PMU_BASE          (0xE0003000UL)                             /*!< PMU Base Address */
+    #define PMU               ((PMU_Type       *)     PMU_BASE         ) /*!< PMU configuration struct */
+  #endif
+
+  #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+    #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     /*!< Security Attribution Unit */
+    #define SAU               ((SAU_Type       *)     SAU_BASE         ) /*!< Security Attribution Unit */
+  #endif
+
+  #define FPU_BASE            (SCS_BASE +  0x0F30UL)                     /*!< Floating Point Unit */
+  #define FPU                 ((FPU_Type       *)     FPU_BASE         ) /*!< Floating Point Unit */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+  #define SCS_BASE_NS         (0xE002E000UL)                             /*!< System Control Space Base Address (non-secure address space) */
+  #define CoreDebug_BASE_NS   (0xE002EDF0UL)                             /*!< \deprecated Core Debug Base Address           (non-secure address space) */
+  #define DCB_BASE_NS         (0xE002EDF0UL)                             /*!< DCB Base Address                  (non-secure address space) */
+  #define DIB_BASE_NS         (0xE002EFB0UL)                             /*!< DIB Base Address                  (non-secure address space) */
+  #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  /*!< SysTick Base Address              (non-secure address space) */
+  #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  /*!< NVIC Base Address                 (non-secure address space) */
+  #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  /*!< System Control Block Base Address (non-secure address space) */
+
+  #define ICB_NS              ((ICB_Type       *)     SCS_BASE_NS      ) /*!< System control Register not in SCB(non-secure address space) */
+  #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) /*!< SCB configuration struct          (non-secure address space) */
+  #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) /*!< SysTick configuration struct      (non-secure address space) */
+  #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) /*!< NVIC configuration struct         (non-secure address space) */
+  #define CoreDebug_NS        ((CoreDebug_Type *)     CoreDebug_BASE_NS) /*!< \deprecated Core Debug configuration struct   (non-secure address space) */
+  #define DCB_NS              ((DCB_Type       *)     DCB_BASE_NS      ) /*!< DCB configuration struct          (non-secure address space) */
+  #define DIB_NS              ((DIB_Type       *)     DIB_BASE_NS      ) /*!< DIB configuration struct          (non-secure address space) */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  /*!< Memory Protection Unit            (non-secure address space) */
+    #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) /*!< Memory Protection Unit            (non-secure address space) */
+  #endif
+
+  #define FPU_BASE_NS         (SCS_BASE_NS +  0x0F30UL)                  /*!< Floating Point Unit               (non-secure address space) */
+  #define FPU_NS              ((FPU_Type       *)     FPU_BASE_NS      ) /*!< Floating Point Unit               (non-secure address space) */
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+/*@} */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_register_aliases     Backwards Compatibility Aliases
+  \brief      Register alias definitions for backwards compatibility.
+  @{
+ */
+
+/*@} */
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Debug Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+  #define NVIC_GetActive              __NVIC_GetActive
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* Special LR values for Secure/Non-Secure call handling and exception handling                                               */
+
+/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS                   */
+#define FNC_RETURN                 (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch                             */
+
+/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */
+#define EXC_RETURN_PREFIX          (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN value                     */
+#define EXC_RETURN_S               (0x00000040UL)     /* bit [6] stack used to push registers: 0=Non-secure 1=Secure          */
+#define EXC_RETURN_DCRS            (0x00000020UL)     /* bit [5] stacking rules for called registers: 0=skipped 1=saved       */
+#define EXC_RETURN_FTYPE           (0x00000010UL)     /* bit [4] allocate stack for floating-point context: 0=done 1=skipped  */
+#define EXC_RETURN_MODE            (0x00000008UL)     /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */
+#define EXC_RETURN_SPSEL           (0x00000004UL)     /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */
+#define EXC_RETURN_ES              (0x00000001UL)     /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */
+
+/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking                            */
+#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)  /* Value for processors with floating-point extension:                  */
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */
+#else
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     /* Value for processors without floating-point extension                */
+#endif
+
+
+/**
+  \brief   Set Priority Grouping
+  \details Sets the priority grouping field using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
+  SCB->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping
+  \details Reads the priority grouping field from the NVIC Interrupt Controller.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
+{
+  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt
+  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get Interrupt Target State
+  \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+  \return             1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Target State
+  \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Clear Interrupt Target State
+  \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+  __DSB();
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
+                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
+                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Set Priority Grouping (non-secure)
+  \details Sets the non-secure priority grouping field when in secure state using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB_NS->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk));             /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)                      );              /* Insert write key and priority group */
+  SCB_NS->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping (non-secure)
+  \details Reads the priority grouping field from the non-secure NVIC when in secure state.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void)
+{
+  return ((uint32_t)((SCB_NS->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt (non-secure)
+  \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status (non-secure)
+  \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt (non-secure)
+  \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt (non-secure)
+  \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt (non-secure)
+  \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt (non-secure)
+  \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt (non-secure)
+  \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority (non-secure)
+  \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every non-secure processor exception.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority (non-secure)
+  \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC_NS->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+#endif /*  defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+/* ##########################  MPU functions  #################################### */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+
+#include "mpu_armv8.h"
+
+#endif
+
+/* ##########################  PMU functions and events  #################################### */
+
+#if defined (__PMU_PRESENT) && (__PMU_PRESENT == 1U)
+
+#include "pmu_armv8.h"
+
+/**
+  \brief   Cortex-M85 PMU events
+  \note    Architectural PMU events can be found in pmu_armv8.h
+*/
+
+#define ARMCM85_PMU_ECC_ERR                          0xC000             /*!< One or more Error Correcting Code (ECC) errors detected */
+#define ARMCM85_PMU_ECC_ERR_MBIT                     0xC001             /*!< One or more multi-bit ECC errors detected */
+#define ARMCM85_PMU_ECC_ERR_DCACHE                   0xC010             /*!< One or more ECC errors in the data cache */
+#define ARMCM85_PMU_ECC_ERR_ICACHE                   0xC011             /*!< One or more ECC errors in the instruction cache */
+#define ARMCM85_PMU_ECC_ERR_MBIT_DCACHE              0xC012             /*!< One or more multi-bit ECC errors in the data cache */
+#define ARMCM85_PMU_ECC_ERR_MBIT_ICACHE              0xC013             /*!< One or more multi-bit ECC errors in the instruction cache */
+#define ARMCM85_PMU_ECC_ERR_DTCM                     0xC020             /*!< One or more ECC errors in the Data Tightly Coupled Memory (DTCM) */
+#define ARMCM85_PMU_ECC_ERR_ITCM                     0xC021             /*!< One or more ECC errors in the Instruction Tightly Coupled Memory (ITCM) */
+#define ARMCM85_PMU_ECC_ERR_MBIT_DTCM                0xC022             /*!< One or more multi-bit ECC errors in the DTCM */
+#define ARMCM85_PMU_ECC_ERR_MBIT_ITCM                0xC023             /*!< One or more multi-bit ECC errors in the ITCM */
+#define ARMCM85_PMU_PF_LINEFILL                      0xC100             /*!< The prefetcher starts a line-fill */
+#define ARMCM85_PMU_PF_CANCEL                        0xC101             /*!< The prefetcher stops prefetching */
+#define ARMCM85_PMU_PF_DROP_LINEFILL                 0xC102             /*!< A linefill triggered by a prefetcher has been dropped because of lack of buffering */
+#define ARMCM85_PMU_NWAMODE_ENTER                    0xC200             /*!< No write-allocate mode entry */
+#define ARMCM85_PMU_NWAMODE                          0xC201             /*!< Write-allocate store is not allocated into the data cache due to no-write-allocate mode */
+#define ARMCM85_PMU_SAHB_ACCESS                      0xC300             /*!< Read or write access on the S-AHB interface to the TCM */
+#define ARMCM85_PMU_PAHB_ACCESS                      0xC301             /*!< Read or write access on the P-AHB write interface */
+#define ARMCM85_PMU_AXI_WRITE_ACCESS                 0xC302             /*!< Any beat access to M-AXI write interface */
+#define ARMCM85_PMU_AXI_READ_ACCESS                  0xC303             /*!< Any beat access to M-AXI read interface */
+#define ARMCM85_PMU_DOSTIMEOUT_DOUBLE                0xC400             /*!< Denial of Service timeout has fired twice and caused buffers to drain to allow forward progress */
+#define ARMCM85_PMU_DOSTIMEOUT_TRIPLE                0xC401             /*!< Denial of Service timeout has fired three times and blocked the LSU to force forward progress */
+
+#endif
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+  uint32_t mvfr0;
+
+  mvfr0 = FPU->MVFR0;
+  if      ((mvfr0 & (FPU_MVFR0_FPSP_Msk | FPU_MVFR0_FPDP_Msk)) == 0x220U)
+  {
+    return 2U;           /* Double + Single precision FPU */
+  }
+  else if ((mvfr0 & (FPU_MVFR0_FPSP_Msk | FPU_MVFR0_FPDP_Msk)) == 0x020U)
+  {
+    return 1U;           /* Single precision FPU */
+  }
+  else
+  {
+    return 0U;           /* No FPU */
+  }
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+/* ##########################  MVE functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_MveFunctions MVE Functions
+  \brief    Function that provides MVE type.
+  @{
+ */
+
+/**
+  \brief   get MVE type
+  \details returns the MVE type
+  \returns
+   - \b  0: No Vector Extension (MVE)
+   - \b  1: Integer Vector Extension (MVE-I)
+   - \b  2: Floating-point Vector Extension (MVE-F)
+ */
+__STATIC_INLINE uint32_t SCB_GetMVEType(void)
+{
+  const uint32_t mvfr1 = FPU->MVFR1;
+  if      ((mvfr1 & FPU_MVFR1_MVE_Msk) == (0x2U << FPU_MVFR1_MVE_Pos))
+  {
+    return 2U;
+  }
+  else if ((mvfr1 & FPU_MVFR1_MVE_Msk) == (0x1U << FPU_MVFR1_MVE_Pos))
+  {
+    return 1U;
+  }
+  else
+  {
+    return 0U;
+  }
+}
+
+
+/*@} end of CMSIS_Core_MveFunctions */
+
+
+/* ##########################  Cache functions  #################################### */
+
+#if ((defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)) || \
+     (defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)))
+#include "cachel1_armv7.h"
+#endif
+
+
+/* ##########################   SAU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SAUFunctions SAU Functions
+  \brief    Functions that configure the SAU.
+  @{
+ */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+
+/**
+  \brief   Enable SAU
+  \details Enables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Enable(void)
+{
+    SAU->CTRL |=  (SAU_CTRL_ENABLE_Msk);
+}
+
+
+
+/**
+  \brief   Disable SAU
+  \details Disables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Disable(void)
+{
+    SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);
+}
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_SAUFunctions */
+
+
+
+/* ###################  PAC Key functions  ########################### */
+
+#if (defined (__ARM_FEATURE_PAUTH) && (__ARM_FEATURE_PAUTH == 1))
+#include "pac_armv81.h"
+#endif
+
+
+/* ##################################    Debug Control function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_DCBFunctions Debug Control Functions
+  \brief    Functions that access the Debug Control Block.
+  @{
+ */
+
+
+/**
+  \brief   Set Debug Authentication Control Register
+  \details writes to Debug Authentication Control register.
+  \param [in]  value  value to be writen.
+ */
+__STATIC_INLINE void DCB_SetAuthCtrl(uint32_t value)
+{
+    __DSB();
+    __ISB();
+    DCB->DAUTHCTRL = value;
+    __DSB();
+    __ISB();
+}
+
+
+/**
+  \brief   Get Debug Authentication Control Register
+  \details Reads Debug Authentication Control register.
+  \return             Debug Authentication Control Register.
+ */
+__STATIC_INLINE uint32_t DCB_GetAuthCtrl(void)
+{
+    return (DCB->DAUTHCTRL);
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Set Debug Authentication Control Register (non-secure)
+  \details writes to non-secure Debug Authentication Control register when in secure state.
+  \param [in]  value  value to be writen
+ */
+__STATIC_INLINE void TZ_DCB_SetAuthCtrl_NS(uint32_t value)
+{
+    __DSB();
+    __ISB();
+    DCB_NS->DAUTHCTRL = value;
+    __DSB();
+    __ISB();
+}
+
+
+/**
+  \brief   Get Debug Authentication Control Register (non-secure)
+  \details Reads non-secure Debug Authentication Control register when in secure state.
+  \return             Debug Authentication Control Register.
+ */
+__STATIC_INLINE uint32_t TZ_DCB_GetAuthCtrl_NS(void)
+{
+    return (DCB_NS->DAUTHCTRL);
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_DCBFunctions */
+
+
+
+
+/* ##################################    Debug Identification function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_DIBFunctions Debug Identification Functions
+  \brief    Functions that access the Debug Identification Block.
+  @{
+ */
+
+
+/**
+  \brief   Get Debug Authentication Status Register
+  \details Reads Debug Authentication Status register.
+  \return             Debug Authentication Status Register.
+ */
+__STATIC_INLINE uint32_t DIB_GetAuthStatus(void)
+{
+    return (DIB->DAUTHSTATUS);
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get Debug Authentication Status Register (non-secure)
+  \details Reads non-secure Debug Authentication Status register when in secure state.
+  \return             Debug Authentication Status Register.
+ */
+__STATIC_INLINE uint32_t TZ_DIB_GetAuthStatus_NS(void)
+{
+    return (DIB_NS->DAUTHSTATUS);
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_DCBFunctions */
+
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   System Tick Configuration (non-secure)
+  \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>TZ_SysTick_Config_NS</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+
+ */
+__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                         /* Reload value impossible */
+  }
+
+  SysTick_NS->LOAD  = (uint32_t)(ticks - 1UL);                            /* set reload register */
+  TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick_NS->VAL   = 0UL;                                                /* Load the SysTick Counter Value */
+  SysTick_NS->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                      SysTick_CTRL_TICKINT_Msk   |
+                      SysTick_CTRL_ENABLE_Msk;                            /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                           /* Function successful */
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+/* ##################################### Debug In/Output function ########################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_core_DebugFunctions ITM Functions
+  \brief    Functions that access the ITM debug interface.
+  @{
+ */
+
+extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receive characters. */
+#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
+
+
+/**
+  \brief   ITM Send Character
+  \details Transmits a character via the ITM channel 0, and
+           \li Just returns when no debugger is connected that has booked the output.
+           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
+  \param [in]     ch  Character to transmit.
+  \returns            Character to transmit.
+ */
+__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
+{
+  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
+      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
+  {
+    while (ITM->PORT[0U].u32 == 0UL)
+    {
+      __NOP();
+    }
+    ITM->PORT[0U].u8 = (uint8_t)ch;
+  }
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Receive Character
+  \details Inputs a character via the external variable \ref ITM_RxBuffer.
+  \return             Received character.
+  \return         -1  No character pending.
+ */
+__STATIC_INLINE int32_t ITM_ReceiveChar (void)
+{
+  int32_t ch = -1;                           /* no character available */
+
+  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
+  {
+    ch = ITM_RxBuffer;
+    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
+  }
+
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Check Character
+  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
+  \return          0  No character available.
+  \return          1  Character available.
+ */
+__STATIC_INLINE int32_t ITM_CheckChar (void)
+{
+
+  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
+  {
+    return (0);                              /* no character available */
+  }
+  else
+  {
+    return (1);                              /*    character available */
+  }
+}
+
+/*@} end of CMSIS_core_DebugFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_CM85_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_sc000.h b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_sc000.h
new file mode 100644
index 0000000..dbc755f
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_sc000.h
@@ -0,0 +1,1030 @@
+/**************************************************************************//**
+ * @file     core_sc000.h
+ * @brief    CMSIS SC000 Core Peripheral Access Layer Header File
+ * @version  V5.0.7
+ * @date     27. March 2020
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2020 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_SC000_H_GENERIC
+#define __CORE_SC000_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup SC000
+  @{
+ */
+
+#include "cmsis_version.h"
+
+/* CMSIS SC000 definitions */
+#define __SC000_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __SC000_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                 /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __SC000_CMSIS_VERSION       ((__SC000_CMSIS_VERSION_MAIN << 16U) | \
+                                      __SC000_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_SC                 (000U)                                   /*!< Cortex secure core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    This core does not support an FPU at all
+*/
+#define __FPU_USED       0U
+
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_FP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_SC000_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_SC000_H_DEPENDANT
+#define __CORE_SC000_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __SC000_REV
+    #define __SC000_REV             0x0000U
+    #warning "__SC000_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __VTOR_PRESENT
+    #define __VTOR_PRESENT             0U
+    #warning "__VTOR_PRESENT not defined in device header file; using default!"
+  #endif
+  
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          2U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group SC000 */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core MPU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:28;              /*!< bit:  0..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t _reserved1:3;               /*!< bit: 25..27  Reserved */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:1;               /*!< bit:      0  Reserved */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
+    uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[1U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[31U];
+  __IOM uint32_t ICER[1U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RSERVED1[31U];
+  __IOM uint32_t ISPR[1U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[31U];
+  __IOM uint32_t ICPR[1U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[31U];
+        uint32_t RESERVED4[64U];
+  __IOM uint32_t IP[8U];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register */
+}  NVIC_Type;
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t SHP[2U];                /*!< Offset: 0x01C (R/W)  System Handlers Priority Registers. [0] is RESERVED */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+        uint32_t RESERVED1[154U];
+  __IOM uint32_t SFCR;                   /*!< Offset: 0x290 (R/W)  Security Features Control Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB ICSR: NMIPENDSET Position */
+#define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB ICSR: NMIPENDSET Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB CCR: STKALIGN Position */
+#define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB CCR: STKALIGN Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
+  \brief    Type definitions for the System Control and ID Register not in the SCB
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control and ID Register not in the SCB.
+ */
+typedef struct
+{
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
+} SCnSCB_Type;
+
+/* Auxiliary Control Register Definitions */
+#define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: DISMCYCINT Position */
+#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: DISMCYCINT Mask */
+
+/*@} end of group CMSIS_SCnotSCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Register */
+} MPU_Type;
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_ADDR_Pos                   8U                                            /*!< MPU RBAR: ADDR Position */
+#define MPU_RBAR_ADDR_Msk                  (0xFFFFFFUL << MPU_RBAR_ADDR_Pos)              /*!< MPU RBAR: ADDR Mask */
+
+#define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU RBAR: VALID Position */
+#define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU RBAR: VALID Mask */
+
+#define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU RBAR: REGION Position */
+#define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU RBAR: REGION Mask */
+
+/* MPU Region Attribute and Size Register Definitions */
+#define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU RASR: MPU Region Attribute field Position */
+#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU RASR: MPU Region Attribute field Mask */
+
+#define MPU_RASR_XN_Pos                    28U                                            /*!< MPU RASR: ATTRS.XN Position */
+#define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU RASR: ATTRS.XN Mask */
+
+#define MPU_RASR_AP_Pos                    24U                                            /*!< MPU RASR: ATTRS.AP Position */
+#define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU RASR: ATTRS.AP Mask */
+
+#define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU RASR: ATTRS.TEX Position */
+#define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU RASR: ATTRS.TEX Mask */
+
+#define MPU_RASR_S_Pos                     18U                                            /*!< MPU RASR: ATTRS.S Position */
+#define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU RASR: ATTRS.S Mask */
+
+#define MPU_RASR_C_Pos                     17U                                            /*!< MPU RASR: ATTRS.C Position */
+#define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU RASR: ATTRS.C Mask */
+
+#define MPU_RASR_B_Pos                     16U                                            /*!< MPU RASR: ATTRS.B Position */
+#define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU RASR: ATTRS.B Mask */
+
+#define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU RASR: Sub-Region Disable Position */
+#define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU RASR: Sub-Region Disable Mask */
+
+#define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU RASR: Region Size Field Position */
+#define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU RASR: Region Size Field Mask */
+
+#define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU RASR: Region enable bit Position */
+#define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU RASR: Region enable bit Disable Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    SC000 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not via processor.
+            Therefore they are not covered by the SC000 header file.
+  @{
+ */
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
+#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
+#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
+#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Base Address */
+
+#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register not in SCB */
+#define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct */
+#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct */
+#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit */
+  #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit */
+#endif
+
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+/*#define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping   not available for SC000 */
+/*#define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping   not available for SC000 */
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+/*#define NVIC_GetActive              __NVIC_GetActive             not available for SC000 */
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* The following EXC_RETURN values are saved the LR on exception entry */
+#define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */
+#define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */
+#define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */
+
+
+/* Interrupt Priorities are WORD accessible only under Armv6-M                  */
+/* The following MACROS handle generation of the register offset and byte masks */
+#define _BIT_SHIFT(IRQn)         (  ((((uint32_t)(int32_t)(IRQn))         )      &  0x03UL) * 8UL)
+#define _SHP_IDX(IRQn)           ( (((((uint32_t)(int32_t)(IRQn)) & 0x0FUL)-8UL) >>    2UL)      )
+#define _IP_IDX(IRQn)            (   (((uint32_t)(int32_t)(IRQn))                >>    2UL)      )
+
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[0U] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+  else
+  {
+    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
+       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IP[ _IP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return((uint32_t)(((SCB->SHP[_SHP_IDX(IRQn)] >> _BIT_SHIFT(IRQn) ) & (uint32_t)0xFFUL) >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+  /* ARM Application Note 321 states that the M0 and M0+ do not require the architectural barrier - assume SC000 is the same */
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                 SCB_AIRCR_SYSRESETREQ_Msk);
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+    return 0U;           /* No FPU */
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_SC000_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_sc300.h b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_sc300.h
new file mode 100644
index 0000000..d666210
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_sc300.h
@@ -0,0 +1,1917 @@
+/**************************************************************************//**
+ * @file     core_sc300.h
+ * @brief    CMSIS SC300 Core Peripheral Access Layer Header File
+ * @version  V5.0.10
+ * @date     04. June 2021
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef __CORE_SC300_H_GENERIC
+#define __CORE_SC300_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup SC3000
+  @{
+ */
+
+#include "cmsis_version.h"
+
+/* CMSIS SC300 definitions */
+#define __SC300_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)                /*!< \deprecated [31:16] CMSIS HAL main version */
+#define __SC300_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)                 /*!< \deprecated [15:0]  CMSIS HAL sub version */
+#define __SC300_CMSIS_VERSION       ((__SC300_CMSIS_VERSION_MAIN << 16U) | \
+                                      __SC300_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL version number */
+
+#define __CORTEX_SC                 (300U)                                   /*!< Cortex secure core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    This core does not support an FPU at all
+*/
+#define __FPU_USED       0U
+
+#if defined ( __CC_ARM )
+  #if defined __TARGET_FPU_VFP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined __ARM_FP
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined __ARMVFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined __TI_VFP_SUPPORT__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined __FPU_VFP__
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_SC300_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_SC300_H_DEPENDANT
+#define __CORE_SC300_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __SC300_REV
+    #define __SC300_REV               0x0000U
+    #warning "__SC300_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __VTOR_PRESENT
+    #define __VTOR_PRESENT             1U
+    #warning "__VTOR_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          3U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group SC300 */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core Debug Register
+  - Core MPU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for Cortex-M processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+#define APSR_Q_Pos                         27U                                            /*!< APSR: Q Position */
+#define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR: Q Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
+    uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
+    uint32_t _reserved1:8;               /*!< bit: 16..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit */
+    uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
+#define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
+
+#define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR: ICI/IT part 2 Position */
+#define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR: ICI/IT part 2 Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR: ICI/IT part 1 Position */
+#define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR: ICI/IT part 1 Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
+    uint32_t _reserved1:30;              /*!< bit:  2..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[24U];
+  __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RESERVED1[24U];
+  __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[24U];
+  __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[24U];
+  __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
+        uint32_t RESERVED4[56U];
+  __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
+        uint32_t RESERVED5[644U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
+}  NVIC_Type;
+
+/* Software Triggered Interrupt Register Definitions */
+#define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: INTLINESNUM Position */
+#define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+  __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+  __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register */
+  __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
+  __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
+  __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register */
+  __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
+  __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register */
+  __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
+  __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
+  __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
+  __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
+  __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register */
+        uint32_t RESERVED0[5U];
+  __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register */
+        uint32_t RESERVED1[129U];
+  __IOM uint32_t SFCR;                   /*!< Offset: 0x290 (R/W)  Security Features Control Register */
+} SCB_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB ICSR: NMIPENDSET Position */
+#define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB ICSR: NMIPENDSET Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
+#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Vector Table Offset Register Definitions */
+#define SCB_VTOR_TBLBASE_Pos               29U                                            /*!< SCB VTOR: TBLBASE Position */
+#define SCB_VTOR_TBLBASE_Msk               (1UL << SCB_VTOR_TBLBASE_Pos)                  /*!< SCB VTOR: TBLBASE Mask */
+
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL << SCB_VTOR_TBLOFF_Pos)            /*!< SCB VTOR: TBLOFF Mask */
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB AIRCR: PRIGROUP Position */
+#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB AIRCR: PRIGROUP Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+#define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB AIRCR: VECTRESET Position */
+#define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB AIRCR: VECTRESET Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB CCR: STKALIGN Position */
+#define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB CCR: STKALIGN Mask */
+
+#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
+#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
+
+#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
+#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
+#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
+
+#define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB CCR: NONBASETHRDENA Position */
+#define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB CCR: NONBASETHRDENA Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB SHCSR: USGFAULTENA Position */
+#define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB SHCSR: USGFAULTENA Mask */
+
+#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB SHCSR: BUSFAULTENA Position */
+#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB SHCSR: BUSFAULTENA Mask */
+
+#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB SHCSR: MEMFAULTENA Position */
+#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB SHCSR: MEMFAULTENA Mask */
+
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB SHCSR: BUSFAULTPENDED Position */
+#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB SHCSR: BUSFAULTPENDED Mask */
+
+#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB SHCSR: MEMFAULTPENDED Position */
+#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB SHCSR: MEMFAULTPENDED Mask */
+
+#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB SHCSR: USGFAULTPENDED Position */
+#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB SHCSR: USGFAULTPENDED Mask */
+
+#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
+#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
+
+#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
+#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
+
+#define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB SHCSR: MONITORACT Position */
+#define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB SHCSR: MONITORACT Mask */
+
+#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
+#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
+
+#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB SHCSR: USGFAULTACT Position */
+#define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB SHCSR: USGFAULTACT Mask */
+
+#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB SHCSR: BUSFAULTACT Position */
+#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB SHCSR: BUSFAULTACT Mask */
+
+#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB SHCSR: MEMFAULTACT Position */
+#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB SHCSR: MEMFAULTACT Mask */
+
+/* SCB Configurable Fault Status Register Definitions */
+#define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB CFSR: Usage Fault Status Register Position */
+#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB CFSR: Usage Fault Status Register Mask */
+
+#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB CFSR: Bus Fault Status Register Position */
+#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB CFSR: Bus Fault Status Register Mask */
+
+#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
+#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
+
+/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_MMARVALID_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 7U)                 /*!< SCB CFSR (MMFSR): MMARVALID Position */
+#define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB CFSR (MMFSR): MMARVALID Mask */
+
+#define SCB_CFSR_MSTKERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 4U)                 /*!< SCB CFSR (MMFSR): MSTKERR Position */
+#define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB CFSR (MMFSR): MSTKERR Mask */
+
+#define SCB_CFSR_MUNSTKERR_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 3U)                 /*!< SCB CFSR (MMFSR): MUNSTKERR Position */
+#define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */
+
+#define SCB_CFSR_DACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 1U)                 /*!< SCB CFSR (MMFSR): DACCVIOL Position */
+#define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB CFSR (MMFSR): DACCVIOL Mask */
+
+#define SCB_CFSR_IACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 0U)                 /*!< SCB CFSR (MMFSR): IACCVIOL Position */
+#define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB CFSR (MMFSR): IACCVIOL Mask */
+
+/* BusFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB CFSR (BFSR): BFARVALID Position */
+#define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB CFSR (BFSR): BFARVALID Mask */
+
+#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB CFSR (BFSR): STKERR Position */
+#define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB CFSR (BFSR): STKERR Mask */
+
+#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB CFSR (BFSR): UNSTKERR Position */
+#define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB CFSR (BFSR): UNSTKERR Mask */
+
+#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB CFSR (BFSR): IMPRECISERR Position */
+#define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB CFSR (BFSR): IMPRECISERR Mask */
+
+#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB CFSR (BFSR): PRECISERR Position */
+#define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB CFSR (BFSR): PRECISERR Mask */
+
+#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB CFSR (BFSR): IBUSERR Position */
+#define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB CFSR (BFSR): IBUSERR Mask */
+
+/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB CFSR (UFSR): DIVBYZERO Position */
+#define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB CFSR (UFSR): DIVBYZERO Mask */
+
+#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB CFSR (UFSR): UNALIGNED Position */
+#define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB CFSR (UFSR): UNALIGNED Mask */
+
+#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB CFSR (UFSR): NOCP Position */
+#define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB CFSR (UFSR): NOCP Mask */
+
+#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB CFSR (UFSR): INVPC Position */
+#define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB CFSR (UFSR): INVPC Mask */
+
+#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB CFSR (UFSR): INVSTATE Position */
+#define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB CFSR (UFSR): INVSTATE Mask */
+
+#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB CFSR (UFSR): UNDEFINSTR Position */
+#define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */
+
+/* SCB Hard Fault Status Register Definitions */
+#define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
+#define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
+
+#define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB HFSR: FORCED Position */
+#define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB HFSR: FORCED Mask */
+
+#define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB HFSR: VECTTBL Position */
+#define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB HFSR: VECTTBL Mask */
+
+/* SCB Debug Fault Status Register Definitions */
+#define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB DFSR: EXTERNAL Position */
+#define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB DFSR: EXTERNAL Mask */
+
+#define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB DFSR: VCATCH Position */
+#define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB DFSR: VCATCH Mask */
+
+#define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB DFSR: DWTTRAP Position */
+#define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB DFSR: DWTTRAP Mask */
+
+#define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB DFSR: BKPT Position */
+#define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB DFSR: BKPT Mask */
+
+#define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB DFSR: HALTED Position */
+#define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB DFSR: HALTED Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
+  \brief    Type definitions for the System Control and ID Register not in the SCB
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control and ID Register not in the SCB.
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register */
+  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
+} SCnSCB_Type;
+
+/* Interrupt Controller Type Register Definitions */
+#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: INTLINESNUM Position */
+#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: INTLINESNUM Mask */
+
+/* Auxiliary Control Register Definitions */
+#define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: DISFOLD Position */
+#define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: DISFOLD Mask */
+
+#define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: DISDEFWBUF Position */
+#define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: DISDEFWBUF Mask */
+
+#define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: DISMCYCINT Position */
+#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: DISMCYCINT Mask */
+
+/*@} end of group CMSIS_SCnotSCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
+  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
+ */
+typedef struct
+{
+  __OM  union
+  {
+    __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
+    __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
+    __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
+  }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
+        uint32_t RESERVED0[864U];
+  __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
+        uint32_t RESERVED1[15U];
+  __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
+        uint32_t RESERVED2[15U];
+  __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
+        uint32_t RESERVED3[32U];
+        uint32_t RESERVED4[43U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
+        uint32_t RESERVED5[6U];
+  __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */
+  __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */
+  __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */
+  __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */
+  __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */
+  __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */
+  __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */
+  __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */
+  __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */
+  __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */
+  __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */
+  __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */
+} ITM_Type;
+
+/* ITM Trace Privilege Register Definitions */
+#define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
+#define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM TPR: PRIVMASK Mask */
+
+/* ITM Trace Control Register Definitions */
+#define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
+#define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM TCR: BUSY Mask */
+
+#define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM TCR: ATBID Position */
+#define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM TCR: ATBID Mask */
+
+#define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM TCR: Global timestamp frequency Position */
+#define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM TCR: Global timestamp frequency Mask */
+
+#define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM TCR: TSPrescale Position */
+#define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM TCR: TSPrescale Mask */
+
+#define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM TCR: SWOENA Position */
+#define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM TCR: SWOENA Mask */
+
+#define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM TCR: DWTENA Position */
+#define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM TCR: DWTENA Mask */
+
+#define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM TCR: SYNCENA Position */
+#define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM TCR: SYNCENA Mask */
+
+#define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM TCR: TSENA Position */
+#define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM TCR: TSENA Mask */
+
+#define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM TCR: ITM Enable bit Position */
+#define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM TCR: ITM Enable bit Mask */
+
+/* ITM Lock Status Register Definitions */
+#define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM LSR: ByteAcc Position */
+#define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM LSR: ByteAcc Mask */
+
+#define ITM_LSR_Access_Pos                  1U                                            /*!< ITM LSR: Access Position */
+#define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM LSR: Access Mask */
+
+#define ITM_LSR_Present_Pos                 0U                                            /*!< ITM LSR: Present Position */
+#define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM LSR: Present Mask */
+
+/*@}*/ /* end of group CMSIS_ITM */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
+  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
+  __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
+  __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
+  __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Register */
+  __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
+  __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
+  __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Register */
+  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
+  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
+  __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
+  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
+  __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
+  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
+        uint32_t RESERVED1[1U];
+  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
+  __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
+  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
+  __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
+  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
+} DWT_Type;
+
+/* DWT Control Register Definitions */
+#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
+#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
+
+#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
+#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
+
+#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
+#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
+
+#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
+#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
+
+#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
+#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
+
+#define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTRL: CYCEVTENA Position */
+#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTRL: CYCEVTENA Mask */
+
+#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTRL: FOLDEVTENA Position */
+#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTRL: FOLDEVTENA Mask */
+
+#define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTRL: LSUEVTENA Position */
+#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTRL: LSUEVTENA Mask */
+
+#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTRL: SLEEPEVTENA Position */
+#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTRL: SLEEPEVTENA Mask */
+
+#define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTRL: EXCEVTENA Position */
+#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTRL: EXCEVTENA Mask */
+
+#define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTRL: CPIEVTENA Position */
+#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTRL: CPIEVTENA Mask */
+
+#define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTRL: EXCTRCENA Position */
+#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTRL: EXCTRCENA Mask */
+
+#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTRL: PCSAMPLENA Position */
+#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTRL: PCSAMPLENA Mask */
+
+#define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTRL: SYNCTAP Position */
+#define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTRL: SYNCTAP Mask */
+
+#define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTRL: CYCTAP Position */
+#define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTRL: CYCTAP Mask */
+
+#define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTRL: POSTINIT Position */
+#define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTRL: POSTINIT Mask */
+
+#define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTRL: POSTPRESET Position */
+#define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTRL: POSTPRESET Mask */
+
+#define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTRL: CYCCNTENA Position */
+#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTRL: CYCCNTENA Mask */
+
+/* DWT CPI Count Register Definitions */
+#define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPICNT: CPICNT Position */
+#define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPICNT: CPICNT Mask */
+
+/* DWT Exception Overhead Count Register Definitions */
+#define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXCCNT: EXCCNT Position */
+#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXCCNT: EXCCNT Mask */
+
+/* DWT Sleep Count Register Definitions */
+#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLEEPCNT: SLEEPCNT Position */
+#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLEEPCNT: SLEEPCNT Mask */
+
+/* DWT LSU Count Register Definitions */
+#define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSUCNT: LSUCNT Position */
+#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSUCNT: LSUCNT Mask */
+
+/* DWT Folded-instruction Count Register Definitions */
+#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOLDCNT: FOLDCNT Position */
+#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOLDCNT: FOLDCNT Mask */
+
+/* DWT Comparator Mask Register Definitions */
+#define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MASK: MASK Position */
+#define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MASK: MASK Mask */
+
+/* DWT Comparator Function Register Definitions */
+#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
+#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
+
+#define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUNCTION: DATAVADDR1 Position */
+#define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUNCTION: DATAVADDR1 Mask */
+
+#define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUNCTION: DATAVADDR0 Position */
+#define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUNCTION: DATAVADDR0 Mask */
+
+#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
+#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
+
+#define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUNCTION: LNK1ENA Position */
+#define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUNCTION: LNK1ENA Mask */
+
+#define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUNCTION: DATAVMATCH Position */
+#define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUNCTION: DATAVMATCH Mask */
+
+#define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUNCTION: CYCMATCH Position */
+#define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUNCTION: CYCMATCH Mask */
+
+#define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUNCTION: EMITRANGE Position */
+#define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUNCTION: EMITRANGE Mask */
+
+#define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUNCTION: FUNCTION Position */
+#define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUNCTION: FUNCTION Mask */
+
+/*@}*/ /* end of group CMSIS_DWT */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
+  \brief    Type definitions for the Trace Port Interface (TPI)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Trace Port Interface Register (TPI).
+ */
+typedef struct
+{
+  __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
+  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Register */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
+        uint32_t RESERVED1[55U];
+  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
+        uint32_t RESERVED2[131U];
+  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
+  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
+  __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counter Register */
+        uint32_t RESERVED3[759U];
+  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
+  __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
+  __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
+        uint32_t RESERVED4[1U];
+  __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
+  __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
+  __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
+        uint32_t RESERVED5[39U];
+  __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
+  __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
+        uint32_t RESERVED7[8U];
+  __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
+} TPI_Type;
+
+/* TPI Asynchronous Clock Prescaler Register Definitions */
+#define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACPR: PRESCALER Position */
+#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACPR: PRESCALER Mask */
+
+/* TPI Selected Pin Protocol Register Definitions */
+#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
+#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
+
+/* TPI Formatter and Flush Status Register Definitions */
+#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
+#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
+
+#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
+#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
+
+#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
+#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
+
+#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
+#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
+
+/* TPI Formatter and Flush Control Register Definitions */
+#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
+#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
+
+#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
+#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
+
+/* TPI TRIGGER Register Definitions */
+#define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRIGGER: TRIGGER Position */
+#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRIGGER: TRIGGER Mask */
+
+/* TPI Integration ETM Data Register Definitions (FIFO0) */
+#define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO0: ITM_ATVALID Position */
+#define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIFO0: ITM_ATVALID Mask */
+
+#define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO0: ITM_bytecount Position */
+#define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIFO0: ITM_bytecount Mask */
+
+#define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO0: ETM_ATVALID Position */
+#define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIFO0: ETM_ATVALID Mask */
+
+#define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO0: ETM_bytecount Position */
+#define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIFO0: ETM_bytecount Mask */
+
+#define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIFO0: ETM2 Position */
+#define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIFO0: ETM2 Mask */
+
+#define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIFO0: ETM1 Position */
+#define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIFO0: ETM1 Mask */
+
+#define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIFO0: ETM0 Position */
+#define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIFO0: ETM0 Mask */
+
+/* TPI ITATBCTR2 Register Definitions */
+#define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITATBCTR2: ATREADY2 Position */
+#define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITATBCTR2: ATREADY2 Mask */
+
+#define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITATBCTR2: ATREADY1 Position */
+#define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITATBCTR2: ATREADY1 Mask */
+
+/* TPI Integration ITM Data Register Definitions (FIFO1) */
+#define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIFO1: ITM_ATVALID Position */
+#define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIFO1: ITM_ATVALID Mask */
+
+#define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIFO1: ITM_bytecount Position */
+#define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIFO1: ITM_bytecount Mask */
+
+#define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIFO1: ETM_ATVALID Position */
+#define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIFO1: ETM_ATVALID Mask */
+
+#define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIFO1: ETM_bytecount Position */
+#define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIFO1: ETM_bytecount Mask */
+
+#define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIFO1: ITM2 Position */
+#define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIFO1: ITM2 Mask */
+
+#define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIFO1: ITM1 Position */
+#define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIFO1: ITM1 Mask */
+
+#define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIFO1: ITM0 Position */
+#define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIFO1: ITM0 Mask */
+
+/* TPI ITATBCTR0 Register Definitions */
+#define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITATBCTR0: ATREADY2 Position */
+#define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITATBCTR0: ATREADY2 Mask */
+
+#define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITATBCTR0: ATREADY1 Position */
+#define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITATBCTR0: ATREADY1 Mask */
+
+/* TPI Integration Mode Control Register Definitions */
+#define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITCTRL: Mode Position */
+#define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
+
+/* TPI DEVID Register Definitions */
+#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
+#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
+
+#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
+#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
+
+#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
+#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
+
+#define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEVID: MinBufSz Position */
+#define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEVID: MinBufSz Mask */
+
+#define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEVID: AsynClkIn Position */
+#define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEVID: AsynClkIn Mask */
+
+#define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEVID: NrTraceInput Position */
+#define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEVID: NrTraceInput Mask */
+
+/* TPI DEVTYPE Register Definitions */
+#define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
+
+#define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
+/*@}*/ /* end of group CMSIS_TPI */
+
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address Register */
+  __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address Register */
+  __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and Size Register */
+  __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address Register */
+  __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and Size Register */
+} MPU_Type;
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU RBAR: ADDR Position */
+#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU RBAR: ADDR Mask */
+
+#define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU RBAR: VALID Position */
+#define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU RBAR: VALID Mask */
+
+#define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU RBAR: REGION Position */
+#define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU RBAR: REGION Mask */
+
+/* MPU Region Attribute and Size Register Definitions */
+#define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU RASR: MPU Region Attribute field Position */
+#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU RASR: MPU Region Attribute field Mask */
+
+#define MPU_RASR_XN_Pos                    28U                                            /*!< MPU RASR: ATTRS.XN Position */
+#define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU RASR: ATTRS.XN Mask */
+
+#define MPU_RASR_AP_Pos                    24U                                            /*!< MPU RASR: ATTRS.AP Position */
+#define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU RASR: ATTRS.AP Mask */
+
+#define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU RASR: ATTRS.TEX Position */
+#define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU RASR: ATTRS.TEX Mask */
+
+#define MPU_RASR_S_Pos                     18U                                            /*!< MPU RASR: ATTRS.S Position */
+#define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU RASR: ATTRS.S Mask */
+
+#define MPU_RASR_C_Pos                     17U                                            /*!< MPU RASR: ATTRS.C Position */
+#define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU RASR: ATTRS.C Mask */
+
+#define MPU_RASR_B_Pos                     16U                                            /*!< MPU RASR: ATTRS.B Position */
+#define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU RASR: ATTRS.B Mask */
+
+#define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU RASR: Sub-Region Disable Position */
+#define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU RASR: Sub-Region Disable Mask */
+
+#define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU RASR: Region Size Field Position */
+#define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU RASR: Region Size Field Mask */
+
+#define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU RASR: Region enable bit Position */
+#define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU RASR: Region enable bit Disable Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
+  \brief    Type definitions for the Core Debug Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Core Debug Register (CoreDebug).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+} CoreDebug_Type;
+
+/* Debug Halting Control and Status Register Definitions */
+#define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< CoreDebug DHCSR: DBGKEY Position */
+#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< CoreDebug DHCSR: DBGKEY Mask */
+
+#define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< CoreDebug DHCSR: S_RESET_ST Position */
+#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< CoreDebug DHCSR: S_RESET_ST Mask */
+
+#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
+#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
+
+#define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< CoreDebug DHCSR: S_LOCKUP Position */
+#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< CoreDebug DHCSR: S_LOCKUP Mask */
+
+#define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< CoreDebug DHCSR: S_SLEEP Position */
+#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< CoreDebug DHCSR: S_SLEEP Mask */
+
+#define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< CoreDebug DHCSR: S_HALT Position */
+#define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< CoreDebug DHCSR: S_HALT Mask */
+
+#define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< CoreDebug DHCSR: S_REGRDY Position */
+#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< CoreDebug DHCSR: S_REGRDY Mask */
+
+#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< CoreDebug DHCSR: C_SNAPSTALL Position */
+#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */
+
+#define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< CoreDebug DHCSR: C_MASKINTS Position */
+#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< CoreDebug DHCSR: C_MASKINTS Mask */
+
+#define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< CoreDebug DHCSR: C_STEP Position */
+#define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< CoreDebug DHCSR: C_STEP Mask */
+
+#define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< CoreDebug DHCSR: C_HALT Position */
+#define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< CoreDebug DHCSR: C_HALT Mask */
+
+#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< CoreDebug DHCSR: C_DEBUGEN Position */
+#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
+
+/* Debug Core Register Selector Register Definitions */
+#define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< CoreDebug DCRSR: REGWnR Position */
+#define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< CoreDebug DCRSR: REGWnR Mask */
+
+#define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< CoreDebug DCRSR: REGSEL Position */
+#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< CoreDebug DCRSR: REGSEL Mask */
+
+/* Debug Exception and Monitor Control Register Definitions */
+#define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< CoreDebug DEMCR: TRCENA Position */
+#define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< CoreDebug DEMCR: TRCENA Mask */
+
+#define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< CoreDebug DEMCR: MON_REQ Position */
+#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< CoreDebug DEMCR: MON_REQ Mask */
+
+#define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< CoreDebug DEMCR: MON_STEP Position */
+#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< CoreDebug DEMCR: MON_STEP Mask */
+
+#define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< CoreDebug DEMCR: MON_PEND Position */
+#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< CoreDebug DEMCR: MON_PEND Mask */
+
+#define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< CoreDebug DEMCR: MON_EN Position */
+#define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< CoreDebug DEMCR: MON_EN Mask */
+
+#define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< CoreDebug DEMCR: VC_HARDERR Position */
+#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< CoreDebug DEMCR: VC_HARDERR Mask */
+
+#define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< CoreDebug DEMCR: VC_INTERR Position */
+#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< CoreDebug DEMCR: VC_INTERR Mask */
+
+#define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< CoreDebug DEMCR: VC_BUSERR Position */
+#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< CoreDebug DEMCR: VC_BUSERR Mask */
+
+#define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< CoreDebug DEMCR: VC_STATERR Position */
+#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< CoreDebug DEMCR: VC_STATERR Mask */
+
+#define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< CoreDebug DEMCR: VC_CHKERR Position */
+#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< CoreDebug DEMCR: VC_CHKERR Mask */
+
+#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< CoreDebug DEMCR: VC_NOCPERR Position */
+#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< CoreDebug DEMCR: VC_NOCPERR Mask */
+
+#define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< CoreDebug DEMCR: VC_MMERR Position */
+#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< CoreDebug DEMCR: VC_MMERR Mask */
+
+#define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< CoreDebug DEMCR: VC_CORERESET Position */
+#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< CoreDebug DEMCR: VC_CORERESET Mask */
+
+/*@} end of group CMSIS_CoreDebug */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+#define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address */
+#define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
+#define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
+#define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
+#define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address */
+#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
+#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
+#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Base Address */
+
+#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register not in SCB */
+#define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct */
+#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct */
+#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct */
+#define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct */
+#define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct */
+#define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct */
+#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration struct */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit */
+  #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit */
+#endif
+
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Debug Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+  #define NVIC_GetActive              __NVIC_GetActive
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* The following EXC_RETURN values are saved the LR on exception entry */
+#define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */
+#define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */
+#define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */
+
+
+/**
+  \brief   Set Priority Grouping
+  \details Sets the priority grouping field using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
+  SCB->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping
+  \details Reads the priority grouping field from the NVIC Interrupt Controller.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
+{
+  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt
+  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+  /* ARM Application Note 321 states that the M3 does not require the architectural barrier */
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses included
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
+                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
+                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+    return 0U;           /* No FPU */
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+/* ##################################### Debug In/Output function ########################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_core_DebugFunctions ITM Functions
+  \brief    Functions that access the ITM debug interface.
+  @{
+ */
+
+extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receive characters. */
+#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
+
+
+/**
+  \brief   ITM Send Character
+  \details Transmits a character via the ITM channel 0, and
+           \li Just returns when no debugger is connected that has booked the output.
+           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
+  \param [in]     ch  Character to transmit.
+  \returns            Character to transmit.
+ */
+__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
+{
+  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
+      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
+  {
+    while (ITM->PORT[0U].u32 == 0UL)
+    {
+      __NOP();
+    }
+    ITM->PORT[0U].u8 = (uint8_t)ch;
+  }
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Receive Character
+  \details Inputs a character via the external variable \ref ITM_RxBuffer.
+  \return             Received character.
+  \return         -1  No character pending.
+ */
+__STATIC_INLINE int32_t ITM_ReceiveChar (void)
+{
+  int32_t ch = -1;                           /* no character available */
+
+  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
+  {
+    ch = ITM_RxBuffer;
+    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
+  }
+
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Check Character
+  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
+  \return          0  No character available.
+  \return          1  Character available.
+ */
+__STATIC_INLINE int32_t ITM_CheckChar (void)
+{
+
+  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
+  {
+    return (0);                              /* no character available */
+  }
+  else
+  {
+    return (1);                              /*    character available */
+  }
+}
+
+/*@} end of CMSIS_core_DebugFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_SC300_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_starmc1.h b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_starmc1.h
new file mode 100644
index 0000000..d86c8d3
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/core_starmc1.h
@@ -0,0 +1,3592 @@
+/**************************************************************************//**
+ * @file     core_starmc1.h
+ * @brief    CMSIS ArmChina STAR-MC1 Core Peripheral Access Layer Header File
+ * @version  V1.0.2
+ * @date     07. April 2022
+ ******************************************************************************/
+/*
+ * Copyright (c) 2009-2018 Arm Limited. 
+ * Copyright (c) 2018-2022 Arm China. 
+ * All rights reserved.
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header                   /* treat file as system include file */
+#elif defined ( __GNUC__ )
+  #pragma GCC diagnostic ignored "-Wpedantic"   /* disable pedantic warning due to unnamed structs/unions */
+#endif
+
+#ifndef __CORE_STAR_H_GENERIC
+#define __CORE_STAR_H_GENERIC
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/**
+  \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
+  CMSIS violates the following MISRA-C:2004 rules:
+
+   \li Required Rule 8.5, object/function definition in header file.<br>
+     Function definitions in header files are used to allow 'inlining'.
+
+   \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
+     Unions are used for effective representation of core registers.
+
+   \li Advisory Rule 19.7, Function-like macro defined.<br>
+     Function-like macros are used to allow more efficient code.
+ */
+
+
+/*******************************************************************************
+ *                 CMSIS definitions
+ ******************************************************************************/
+/**
+  \ingroup STAR-MC1
+  @{
+ */
+
+#include "cmsis_version.h"
+
+/* Macro Define for STAR-MC1 */
+#define __STAR_MC                 (1U)                                       /*!< STAR-MC Core */
+
+/** __FPU_USED indicates whether an FPU is used or not.
+    For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and functions.
+*/
+#if defined ( __CC_ARM )
+  #if defined (__TARGET_FPU_VFP)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
+    #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
+  #if defined (__ARM_FP)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
+    #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __GNUC__ )
+  #if defined (__VFP_FP__) && !defined(__SOFTFP__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
+    #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __ICCARM__ )
+  #if defined (__ARMVFP__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+  #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
+    #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
+      #define __DSP_USED       1U
+    #else
+      #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (check __DSP_PRESENT)"
+      #define __DSP_USED         0U
+    #endif
+  #else
+    #define __DSP_USED         0U
+  #endif
+
+#elif defined ( __TI_ARM__ )
+  #if defined (__TI_VFP_SUPPORT__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __TASKING__ )
+  #if defined (__FPU_VFP__)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#elif defined ( __CSMC__ )
+  #if ( __CSMC__ & 0x400U)
+    #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
+      #define __FPU_USED       1U
+    #else
+      #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
+      #define __FPU_USED       0U
+    #endif
+  #else
+    #define __FPU_USED         0U
+  #endif
+
+#endif
+
+#include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_STAR_H_GENERIC */
+
+#ifndef __CMSIS_GENERIC
+
+#ifndef __CORE_STAR_H_DEPENDANT
+#define __CORE_STAR_H_DEPENDANT
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* check device defines and use defaults */
+#if defined __CHECK_DEVICE_DEFINES
+  #ifndef __STAR_REV
+    #define __STAR_REV                0x0000U
+    #warning "__STAR_REV not defined in device header file; using default!"
+  #endif
+
+  #ifndef __FPU_PRESENT
+    #define __FPU_PRESENT             0U
+    #warning "__FPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __MPU_PRESENT
+    #define __MPU_PRESENT             0U
+    #warning "__MPU_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __SAUREGION_PRESENT
+    #define __SAUREGION_PRESENT       0U
+    #warning "__SAUREGION_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __DSP_PRESENT
+    #define __DSP_PRESENT             0U
+    #warning "__DSP_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __ICACHE_PRESENT
+    #define __ICACHE_PRESENT          0U
+    #warning "__ICACHE_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __DCACHE_PRESENT
+    #define __DCACHE_PRESENT          0U
+    #warning "__DCACHE_PRESENT not defined in device header file; using default!"
+  #endif
+
+  #ifndef __DTCM_PRESENT
+    #define __DTCM_PRESENT            0U
+    #warning "__DTCM_PRESENT        not defined in device header file; using default!"
+  #endif
+
+  #ifndef __NVIC_PRIO_BITS
+    #define __NVIC_PRIO_BITS          3U
+    #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
+  #endif
+
+  #ifndef __Vendor_SysTickConfig
+    #define __Vendor_SysTickConfig    0U
+    #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
+  #endif
+#endif
+
+/* IO definitions (access restrictions to peripheral registers) */
+/**
+    \defgroup CMSIS_glob_defs CMSIS Global Defines
+
+    <strong>IO Type Qualifiers</strong> are used
+    \li to specify the access to peripheral variables.
+    \li for automatic generation of peripheral register debug information.
+*/
+#ifdef __cplusplus
+  #define   __I     volatile             /*!< Defines 'read only' permissions */
+#else
+  #define   __I     volatile const       /*!< Defines 'read only' permissions */
+#endif
+#define     __O     volatile             /*!< Defines 'write only' permissions */
+#define     __IO    volatile             /*!< Defines 'read / write' permissions */
+
+/* following defines should be used for structure members */
+#define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
+#define     __OM     volatile            /*! Defines 'write only' structure member permissions */
+#define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
+
+/*@} end of group STAR-MC1 */
+
+
+
+/*******************************************************************************
+ *                 Register Abstraction
+  Core Register contain:
+  - Core Register
+  - Core NVIC Register
+  - Core SCB Register
+  - Core SysTick Register
+  - Core Debug Register
+  - Core MPU Register
+  - Core SAU Register
+  - Core FPU Register
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_core_register Defines and Type Definitions
+  \brief Type definitions and defines for STAR-MC1 processor based devices.
+*/
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_CORE  Status and Control Registers
+  \brief      Core Register type definitions.
+  @{
+ */
+
+/**
+  \brief  Union type to access the Application Program Status Register (APSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} APSR_Type;
+
+/* APSR Register Definitions */
+#define APSR_N_Pos                         31U                                            /*!< APSR: N Position */
+#define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR: N Mask */
+
+#define APSR_Z_Pos                         30U                                            /*!< APSR: Z Position */
+#define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR: Z Mask */
+
+#define APSR_C_Pos                         29U                                            /*!< APSR: C Position */
+#define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR: C Mask */
+
+#define APSR_V_Pos                         28U                                            /*!< APSR: V Position */
+#define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR: V Mask */
+
+#define APSR_Q_Pos                         27U                                            /*!< APSR: Q Position */
+#define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR: Q Mask */
+
+#define APSR_GE_Pos                        16U                                            /*!< APSR: GE Position */
+#define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR: GE Mask */
+
+
+/**
+  \brief  Union type to access the Interrupt Program Status Register (IPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} IPSR_Type;
+
+/* IPSR Register Definitions */
+#define IPSR_ISR_Pos                        0U                                            /*!< IPSR: ISR Position */
+#define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
+    uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
+    uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
+    uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
+    uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
+    uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
+    uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
+    uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
+    uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
+    uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
+    uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} xPSR_Type;
+
+/* xPSR Register Definitions */
+#define xPSR_N_Pos                         31U                                            /*!< xPSR: N Position */
+#define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR: N Mask */
+
+#define xPSR_Z_Pos                         30U                                            /*!< xPSR: Z Position */
+#define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR: Z Mask */
+
+#define xPSR_C_Pos                         29U                                            /*!< xPSR: C Position */
+#define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR: C Mask */
+
+#define xPSR_V_Pos                         28U                                            /*!< xPSR: V Position */
+#define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR: V Mask */
+
+#define xPSR_Q_Pos                         27U                                            /*!< xPSR: Q Position */
+#define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR: Q Mask */
+
+#define xPSR_IT_Pos                        25U                                            /*!< xPSR: IT Position */
+#define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR: IT Mask */
+
+#define xPSR_T_Pos                         24U                                            /*!< xPSR: T Position */
+#define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR: T Mask */
+
+#define xPSR_GE_Pos                        16U                                            /*!< xPSR: GE Position */
+#define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR: GE Mask */
+
+#define xPSR_ISR_Pos                        0U                                            /*!< xPSR: ISR Position */
+#define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR: ISR Mask */
+
+
+/**
+  \brief  Union type to access the Control Registers (CONTROL).
+ */
+typedef union
+{
+  struct
+  {
+    uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
+    uint32_t SPSEL:1;                    /*!< bit:      1  Stack-pointer select */
+    uint32_t FPCA:1;                     /*!< bit:      2  Floating-point context active */
+    uint32_t SFPA:1;                     /*!< bit:      3  Secure floating-point active */
+    uint32_t _reserved1:28;              /*!< bit:  4..31  Reserved */
+  } b;                                   /*!< Structure used for bit  access */
+  uint32_t w;                            /*!< Type      used for word access */
+} CONTROL_Type;
+
+/* CONTROL Register Definitions */
+#define CONTROL_SFPA_Pos                    3U                                            /*!< CONTROL: SFPA Position */
+#define CONTROL_SFPA_Msk                   (1UL << CONTROL_SFPA_Pos)                      /*!< CONTROL: SFPA Mask */
+
+#define CONTROL_FPCA_Pos                    2U                                            /*!< CONTROL: FPCA Position */
+#define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONTROL: FPCA Mask */
+
+#define CONTROL_SPSEL_Pos                   1U                                            /*!< CONTROL: SPSEL Position */
+#define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONTROL: SPSEL Mask */
+
+#define CONTROL_nPRIV_Pos                   0U                                            /*!< CONTROL: nPRIV Position */
+#define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONTROL: nPRIV Mask */
+
+/*@} end of group CMSIS_CORE */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
+  \brief      Type definitions for the NVIC Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
+ */
+typedef struct
+{
+  __IOM uint32_t ISER[16U];              /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
+        uint32_t RESERVED0[16U];
+  __IOM uint32_t ICER[16U];              /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register */
+        uint32_t RSERVED1[16U];
+  __IOM uint32_t ISPR[16U];              /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register */
+        uint32_t RESERVED2[16U];
+  __IOM uint32_t ICPR[16U];              /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register */
+        uint32_t RESERVED3[16U];
+  __IOM uint32_t IABR[16U];              /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
+        uint32_t RESERVED4[16U];
+  __IOM uint32_t ITNS[16U];              /*!< Offset: 0x280 (R/W)  Interrupt Non-Secure State Register */
+        uint32_t RESERVED5[16U];
+  __IOM uint8_t  IPR[496U];              /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
+        uint32_t RESERVED6[580U];
+  __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register */
+}  NVIC_Type;
+
+/* Software Triggered Interrupt Register Definitions */
+#define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: INTLINESNUM Position */
+#define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_NVIC */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCB     System Control Block (SCB)
+  \brief    Type definitions for the System Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control Block (SCB).
+ */
+typedef struct
+{
+  __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
+  __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register */
+  __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
+  __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register */
+  __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
+  __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register */
+  __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
+  __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State Register */
+  __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register */
+  __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
+  __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
+  __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register */
+  __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
+  __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register */
+  __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
+  __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
+  __IM  uint32_t ID_AFR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
+  __IM  uint32_t ID_MMFR[4U];            /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
+  __IM  uint32_t ID_ISAR[5U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register */
+        uint32_t RESERVED0[1U];
+  __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
+  __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
+  __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
+  __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
+  __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register */
+  __IOM uint32_t NSACR;                  /*!< Offset: 0x08C (R/W)  Non-Secure Access Control Register */
+        uint32_t RESERVED_ADD1[21U];      
+  __IOM uint32_t SFSR;                   /*!< Offset: 0x0E4 (R/W)  Secure Fault Status Register */
+  __IOM uint32_t SFAR;                   /*!< Offset: 0x0E8 (R/W)  Secure Fault Address Register */
+        uint32_t RESERVED3[69U];
+  __OM  uint32_t STIR;                   /*!< Offset: F00-D00=0x200 ( /W)  Software Triggered Interrupt Register */
+        uint32_t RESERVED4[15U];
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1 */
+  __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2 */
+        uint32_t RESERVED5[1U];
+  __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
+        uint32_t RESERVED6[1U];
+  __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU */
+  __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC */
+  __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
+  __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
+  __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
+  __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
+  __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by MVA to PoC */
+  __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by Set-way */
+} SCB_Type;
+
+typedef struct
+{
+  __IOM uint32_t CACR;				       /*!< Offset: 0x0 (R/W)  L1 Cache Control Register */
+  __IOM uint32_t ITCMCR;				   /*!< Offset: 0x10 (R/W)  Instruction Tightly-Coupled Memory Control Register */
+  __IOM uint32_t DTCMCR;				   /*!< Offset: 0x14 (R/W)  Data Tightly-Coupled Memory Control Registers */ 
+}EMSS_Type;
+
+/* SCB CPUID Register Definitions */
+#define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB CPUID: IMPLEMENTER Position */
+#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
+
+#define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB CPUID: VARIANT Position */
+#define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
+
+#define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB CPUID: ARCHITECTURE Position */
+#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
+
+#define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB CPUID: PARTNO Position */
+#define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
+
+#define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB CPUID: REVISION Position */
+#define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB CPUID: REVISION Mask */
+
+/* SCB Interrupt Control State Register Definitions */
+#define SCB_ICSR_PENDNMISET_Pos            31U                                            /*!< SCB ICSR: PENDNMISET Position */
+#define SCB_ICSR_PENDNMISET_Msk            (1UL << SCB_ICSR_PENDNMISET_Pos)               /*!< SCB ICSR: PENDNMISET Mask */
+
+#define SCB_ICSR_NMIPENDSET_Pos            SCB_ICSR_PENDNMISET_Pos                        /*!< SCB ICSR: NMIPENDSET Position, backward compatibility */
+#define SCB_ICSR_NMIPENDSET_Msk            SCB_ICSR_PENDNMISET_Msk                        /*!< SCB ICSR: NMIPENDSET Mask, backward compatibility */
+
+#define SCB_ICSR_PENDNMICLR_Pos            30U                                            /*!< SCB ICSR: PENDNMICLR Position */
+#define SCB_ICSR_PENDNMICLR_Msk            (1UL << SCB_ICSR_PENDNMICLR_Pos)               /*!< SCB ICSR: PENDNMICLR Mask */
+
+#define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB ICSR: PENDSVSET Position */
+#define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
+
+#define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB ICSR: PENDSVCLR Position */
+#define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
+
+#define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB ICSR: PENDSTSET Position */
+#define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
+
+#define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB ICSR: PENDSTCLR Position */
+#define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
+
+#define SCB_ICSR_STTNS_Pos                 24U                                            /*!< SCB ICSR: STTNS Position (Security Extension) */
+#define SCB_ICSR_STTNS_Msk                 (1UL << SCB_ICSR_STTNS_Pos)                    /*!< SCB ICSR: STTNS Mask (Security Extension) */
+
+#define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB ICSR: ISRPREEMPT Position */
+#define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
+
+#define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB ICSR: ISRPENDING Position */
+#define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
+
+#define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB ICSR: VECTPENDING Position */
+#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
+
+#define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB ICSR: RETTOBASE Position */
+#define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
+
+#define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB ICSR: VECTACTIVE Position */
+#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB ICSR: VECTACTIVE Mask */
+
+/* SCB Vector Table Offset Register Definitions */
+#define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB VTOR: TBLOFF Position */
+#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
+
+/* SCB Application Interrupt and Reset Control Register Definitions */
+#define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB AIRCR: VECTKEY Position */
+#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
+
+#define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB AIRCR: VECTKEYSTAT Position */
+#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
+
+#define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB AIRCR: ENDIANESS Position */
+#define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
+
+#define SCB_AIRCR_PRIS_Pos                 14U                                            /*!< SCB AIRCR: PRIS Position */
+#define SCB_AIRCR_PRIS_Msk                 (1UL << SCB_AIRCR_PRIS_Pos)                    /*!< SCB AIRCR: PRIS Mask */
+
+#define SCB_AIRCR_BFHFNMINS_Pos            13U                                            /*!< SCB AIRCR: BFHFNMINS Position */
+#define SCB_AIRCR_BFHFNMINS_Msk            (1UL << SCB_AIRCR_BFHFNMINS_Pos)               /*!< SCB AIRCR: BFHFNMINS Mask */
+
+#define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB AIRCR: PRIGROUP Position */
+#define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB AIRCR: PRIGROUP Mask */
+
+#define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            /*!< SCB AIRCR: SYSRESETREQS Position */
+#define SCB_AIRCR_SYSRESETREQS_Msk         (1UL << SCB_AIRCR_SYSRESETREQS_Pos)            /*!< SCB AIRCR: SYSRESETREQS Mask */
+
+#define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB AIRCR: SYSRESETREQ Position */
+#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
+
+#define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB AIRCR: VECTCLRACTIVE Position */
+#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
+
+/* SCB System Control Register Definitions */
+#define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB SCR: SEVONPEND Position */
+#define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
+
+#define SCB_SCR_SLEEPDEEPS_Pos              3U                                            /*!< SCB SCR: SLEEPDEEPS Position */
+#define SCB_SCR_SLEEPDEEPS_Msk             (1UL << SCB_SCR_SLEEPDEEPS_Pos)                /*!< SCB SCR: SLEEPDEEPS Mask */
+
+#define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB SCR: SLEEPDEEP Position */
+#define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
+
+#define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB SCR: SLEEPONEXIT Position */
+#define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
+
+/* SCB Configuration Control Register Definitions */
+#define SCB_CCR_BP_Pos                     18U                                            /*!< SCB CCR: BP Position */
+#define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB CCR: BP Mask */
+
+#define SCB_CCR_IC_Pos                     17U                                            /*!< SCB CCR: IC Position */
+#define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB CCR: IC Mask */
+
+#define SCB_CCR_DC_Pos                     16U                                            /*!< SCB CCR: DC Position */
+#define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB CCR: DC Mask */
+
+#define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            /*!< SCB CCR: STKOFHFNMIGN Position */
+#define SCB_CCR_STKOFHFNMIGN_Msk           (1UL << SCB_CCR_STKOFHFNMIGN_Pos)              /*!< SCB CCR: STKOFHFNMIGN Mask */
+
+#define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB CCR: BFHFNMIGN Position */
+#define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
+
+#define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB CCR: DIV_0_TRP Position */
+#define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
+
+#define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB CCR: UNALIGN_TRP Position */
+#define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
+
+#define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB CCR: USERSETMPEND Position */
+#define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
+
+/* SCB System Handler Control and State Register Definitions */
+#define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            /*!< SCB SHCSR: HARDFAULTPENDED Position */
+#define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos)         /*!< SCB SHCSR: HARDFAULTPENDED Mask */
+
+#define SCB_SHCSR_SECUREFAULTPENDED_Pos    20U                                            /*!< SCB SHCSR: SECUREFAULTPENDED Position */
+#define SCB_SHCSR_SECUREFAULTPENDED_Msk    (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos)       /*!< SCB SHCSR: SECUREFAULTPENDED Mask */
+
+#define SCB_SHCSR_SECUREFAULTENA_Pos       19U                                            /*!< SCB SHCSR: SECUREFAULTENA Position */
+#define SCB_SHCSR_SECUREFAULTENA_Msk       (1UL << SCB_SHCSR_SECUREFAULTENA_Pos)          /*!< SCB SHCSR: SECUREFAULTENA Mask */
+
+#define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB SHCSR: USGFAULTENA Position */
+#define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB SHCSR: USGFAULTENA Mask */
+
+#define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB SHCSR: BUSFAULTENA Position */
+#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB SHCSR: BUSFAULTENA Mask */
+
+#define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB SHCSR: MEMFAULTENA Position */
+#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB SHCSR: MEMFAULTENA Mask */
+
+#define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB SHCSR: SVCALLPENDED Position */
+#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
+
+#define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB SHCSR: BUSFAULTPENDED Position */
+#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB SHCSR: BUSFAULTPENDED Mask */
+
+#define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB SHCSR: MEMFAULTPENDED Position */
+#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB SHCSR: MEMFAULTPENDED Mask */
+
+#define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB SHCSR: USGFAULTPENDED Position */
+#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB SHCSR: USGFAULTPENDED Mask */
+
+#define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB SHCSR: SYSTICKACT Position */
+#define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
+
+#define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB SHCSR: PENDSVACT Position */
+#define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
+
+#define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB SHCSR: MONITORACT Position */
+#define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB SHCSR: MONITORACT Mask */
+
+#define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB SHCSR: SVCALLACT Position */
+#define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
+
+#define SCB_SHCSR_NMIACT_Pos                5U                                            /*!< SCB SHCSR: NMIACT Position */
+#define SCB_SHCSR_NMIACT_Msk               (1UL << SCB_SHCSR_NMIACT_Pos)                  /*!< SCB SHCSR: NMIACT Mask */
+
+#define SCB_SHCSR_SECUREFAULTACT_Pos        4U                                            /*!< SCB SHCSR: SECUREFAULTACT Position */
+#define SCB_SHCSR_SECUREFAULTACT_Msk       (1UL << SCB_SHCSR_SECUREFAULTACT_Pos)          /*!< SCB SHCSR: SECUREFAULTACT Mask */
+
+#define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB SHCSR: USGFAULTACT Position */
+#define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB SHCSR: USGFAULTACT Mask */
+
+#define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            /*!< SCB SHCSR: HARDFAULTACT Position */
+#define SCB_SHCSR_HARDFAULTACT_Msk         (1UL << SCB_SHCSR_HARDFAULTACT_Pos)            /*!< SCB SHCSR: HARDFAULTACT Mask */
+
+#define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB SHCSR: BUSFAULTACT Position */
+#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB SHCSR: BUSFAULTACT Mask */
+
+#define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB SHCSR: MEMFAULTACT Position */
+#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB SHCSR: MEMFAULTACT Mask */
+
+/* SCB Configurable Fault Status Register Definitions */
+#define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB CFSR: Usage Fault Status Register Position */
+#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB CFSR: Usage Fault Status Register Mask */
+
+#define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB CFSR: Bus Fault Status Register Position */
+#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB CFSR: Bus Fault Status Register Mask */
+
+#define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB CFSR: Memory Manage Fault Status Register Position */
+#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
+
+/* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_MMARVALID_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 7U)                 /*!< SCB CFSR (MMFSR): MMARVALID Position */
+#define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB CFSR (MMFSR): MMARVALID Mask */
+
+#define SCB_CFSR_MLSPERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 5U)                 /*!< SCB CFSR (MMFSR): MLSPERR Position */
+#define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB CFSR (MMFSR): MLSPERR Mask */
+
+#define SCB_CFSR_MSTKERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 4U)                 /*!< SCB CFSR (MMFSR): MSTKERR Position */
+#define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB CFSR (MMFSR): MSTKERR Mask */
+
+#define SCB_CFSR_MUNSTKERR_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 3U)                 /*!< SCB CFSR (MMFSR): MUNSTKERR Position */
+#define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB CFSR (MMFSR): MUNSTKERR Mask */
+
+#define SCB_CFSR_DACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 1U)                 /*!< SCB CFSR (MMFSR): DACCVIOL Position */
+#define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB CFSR (MMFSR): DACCVIOL Mask */
+
+#define SCB_CFSR_IACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 0U)                 /*!< SCB CFSR (MMFSR): IACCVIOL Position */
+#define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB CFSR (MMFSR): IACCVIOL Mask */
+
+/* BusFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB CFSR (BFSR): BFARVALID Position */
+#define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB CFSR (BFSR): BFARVALID Mask */
+
+#define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB CFSR (BFSR): LSPERR Position */
+#define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB CFSR (BFSR): LSPERR Mask */
+
+#define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB CFSR (BFSR): STKERR Position */
+#define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB CFSR (BFSR): STKERR Mask */
+
+#define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB CFSR (BFSR): UNSTKERR Position */
+#define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB CFSR (BFSR): UNSTKERR Mask */
+
+#define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB CFSR (BFSR): IMPRECISERR Position */
+#define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB CFSR (BFSR): IMPRECISERR Mask */
+
+#define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB CFSR (BFSR): PRECISERR Position */
+#define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB CFSR (BFSR): PRECISERR Mask */
+
+#define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB CFSR (BFSR): IBUSERR Position */
+#define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB CFSR (BFSR): IBUSERR Mask */
+
+/* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
+#define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB CFSR (UFSR): DIVBYZERO Position */
+#define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB CFSR (UFSR): DIVBYZERO Mask */
+
+#define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB CFSR (UFSR): UNALIGNED Position */
+#define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB CFSR (UFSR): UNALIGNED Mask */
+
+#define SCB_CFSR_STKOF_Pos                (SCB_CFSR_USGFAULTSR_Pos + 4U)                  /*!< SCB CFSR (UFSR): STKOF Position */
+#define SCB_CFSR_STKOF_Msk                (1UL << SCB_CFSR_STKOF_Pos)                     /*!< SCB CFSR (UFSR): STKOF Mask */
+
+#define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB CFSR (UFSR): NOCP Position */
+#define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB CFSR (UFSR): NOCP Mask */
+
+#define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB CFSR (UFSR): INVPC Position */
+#define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB CFSR (UFSR): INVPC Mask */
+
+#define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB CFSR (UFSR): INVSTATE Position */
+#define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB CFSR (UFSR): INVSTATE Mask */
+
+#define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB CFSR (UFSR): UNDEFINSTR Position */
+#define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB CFSR (UFSR): UNDEFINSTR Mask */
+
+/* SCB Hard Fault Status Register Definitions */
+#define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB HFSR: DEBUGEVT Position */
+#define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
+
+#define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB HFSR: FORCED Position */
+#define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB HFSR: FORCED Mask */
+
+#define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB HFSR: VECTTBL Position */
+#define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB HFSR: VECTTBL Mask */
+
+/* SCB Debug Fault Status Register Definitions */
+#define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB DFSR: EXTERNAL Position */
+#define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB DFSR: EXTERNAL Mask */
+
+#define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB DFSR: VCATCH Position */
+#define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB DFSR: VCATCH Mask */
+
+#define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB DFSR: DWTTRAP Position */
+#define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB DFSR: DWTTRAP Mask */
+
+#define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB DFSR: BKPT Position */
+#define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB DFSR: BKPT Mask */
+
+#define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB DFSR: HALTED Position */
+#define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB DFSR: HALTED Mask */
+
+/* SCB Non-Secure Access Control Register Definitions */
+#define SCB_NSACR_CP11_Pos                 11U                                            /*!< SCB NSACR: CP11 Position */
+#define SCB_NSACR_CP11_Msk                 (1UL << SCB_NSACR_CP11_Pos)                    /*!< SCB NSACR: CP11 Mask */
+
+#define SCB_NSACR_CP10_Pos                 10U                                            /*!< SCB NSACR: CP10 Position */
+#define SCB_NSACR_CP10_Msk                 (1UL << SCB_NSACR_CP10_Pos)                    /*!< SCB NSACR: CP10 Mask */
+
+#define SCB_NSACR_CPn_Pos                   0U                                            /*!< SCB NSACR: CPn Position */
+#define SCB_NSACR_CPn_Msk                  (1UL /*<< SCB_NSACR_CPn_Pos*/)                 /*!< SCB NSACR: CPn Mask */
+
+/* SCB Cache Level ID Register Definitions */
+#define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB CLIDR: LoUU Position */
+#define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB CLIDR: LoUU Mask */
+
+#define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB CLIDR: LoC Position */
+#define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB CLIDR: LoC Mask */
+
+#define SCB_CLIDR_IC_Pos                   0U                                             /*!< SCB CLIDR: IC Position */
+#define SCB_CLIDR_IC_Msk                   (1UL << SCB_CLIDR_IC_Pos)                      /*!< SCB CLIDR: IC Mask */
+
+#define SCB_CLIDR_DC_Pos                   1U                                             /*!< SCB CLIDR: DC Position */
+#define SCB_CLIDR_DC_Msk                   (1UL << SCB_CLIDR_DC_Pos)                      /*!< SCB CLIDR: DC Mask */
+
+
+
+/* SCB Cache Type Register Definitions */
+#define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB CTR: Format Position */
+#define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB CTR: Format Mask */
+
+#define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB CTR: CWG Position */
+#define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB CTR: CWG Mask */
+
+#define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB CTR: ERG Position */
+#define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB CTR: ERG Mask */
+
+#define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB CTR: DminLine Position */
+#define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB CTR: DminLine Mask */
+
+#define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB CTR: ImInLine Position */
+#define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB CTR: ImInLine Mask */
+
+/* SCB Cache Size ID Register Definitions */
+#define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB CCSIDR: WT Position */
+#define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB CCSIDR: WT Mask */
+
+#define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB CCSIDR: WB Position */
+#define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB CCSIDR: WB Mask */
+
+#define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB CCSIDR: RA Position */
+#define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB CCSIDR: RA Mask */
+
+#define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB CCSIDR: WA Position */
+#define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB CCSIDR: WA Mask */
+
+#define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB CCSIDR: NumSets Position */
+#define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB CCSIDR: NumSets Mask */
+
+#define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB CCSIDR: Associativity Position */
+#define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB CCSIDR: Associativity Mask */
+
+#define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB CCSIDR: LineSize Position */
+#define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB CCSIDR: LineSize Mask */
+
+/* SCB Cache Size Selection Register Definitions */
+#define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB CSSELR: Level Position */
+#define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB CSSELR: Level Mask */
+
+#define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB CSSELR: InD Position */
+#define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB CSSELR: InD Mask */
+
+/* SCB Software Triggered Interrupt Register Definitions */
+#define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB STIR: INTID Position */
+#define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB STIR: INTID Mask */
+
+/* SCB D-Cache line Invalidate by Set-way Register Definitions */
+#define SCB_DCISW_LEVEL_Pos                1U                                             /*!< SCB DCISW: Level Position */
+#define SCB_DCISW_LEVEL_Msk                (7UL << SCB_DCISW_LEVEL_Pos)                   /*!< SCB DCISW: Level Mask */
+
+#define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB DCISW: Way Position */
+#define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB DCISW: Way Mask */
+
+#define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB DCISW: Set Position */
+#define SCB_DCISW_SET_Msk                  (0xFFUL << SCB_DCISW_SET_Pos)                 /*!< SCB DCISW: Set Mask */
+
+/* SCB D-Cache Clean line by Set-way Register Definitions */
+#define SCB_DCCSW_LEVEL_Pos                1U                                             /*!< SCB DCCSW: Level Position */
+#define SCB_DCCSW_LEVEL_Msk                (7UL << SCB_DCCSW_LEVEL_Pos)                   /*!< SCB DCCSW: Level Mask */
+
+#define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB DCCSW: Way Position */
+#define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB DCCSW: Way Mask */
+
+#define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB DCCSW: Set Position */
+#define SCB_DCCSW_SET_Msk                  (0xFFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB DCCSW: Set Mask */
+
+/* SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
+#define SCB_DCCISW_LEVEL_Pos               1U                                             /*!< SCB DCCISW: Level Position */
+#define SCB_DCCISW_LEVEL_Msk               (7UL << SCB_DCCISW_LEVEL_Pos)                  /*!< SCB DCCISW: Level Mask */
+
+#define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB DCCISW: Way Position */
+#define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB DCCISW: Way Mask */
+
+#define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB DCCISW: Set Position */
+#define SCB_DCCISW_SET_Msk                 (0xFFUL << SCB_DCCISW_SET_Pos)                /*!< SCB DCCISW: Set Mask */
+
+/* ArmChina: Implementation Defined */
+/* Instruction Tightly-Coupled Memory Control Register Definitions */
+#define SCB_ITCMCR_SZ_Pos                   3U                                            /*!< SCB ITCMCR: SZ Position */
+#define SCB_ITCMCR_SZ_Msk                  (0xFUL << SCB_ITCMCR_SZ_Pos)                   /*!< SCB ITCMCR: SZ Mask */
+
+#define SCB_ITCMCR_EN_Pos                   0U                                            /*!< SCB ITCMCR: EN Position */
+#define SCB_ITCMCR_EN_Msk                  (1UL /*<< SCB_ITCMCR_EN_Pos*/)                 /*!< SCB ITCMCR: EN Mask */
+
+/* Data Tightly-Coupled Memory Control Register Definitions */
+#define SCB_DTCMCR_SZ_Pos                   3U                                            /*!< SCB DTCMCR: SZ Position */
+#define SCB_DTCMCR_SZ_Msk                  (0xFUL << SCB_DTCMCR_SZ_Pos)                   /*!< SCB DTCMCR: SZ Mask */
+
+#define SCB_DTCMCR_EN_Pos                   0U                                            /*!< SCB DTCMCR: EN Position */
+#define SCB_DTCMCR_EN_Msk                  (1UL /*<< SCB_DTCMCR_EN_Pos*/)                 /*!< SCB DTCMCR: EN Mask */
+
+/* L1 Cache Control Register Definitions */
+#define SCB_CACR_DCCLEAN_Pos                16U                                            /*!< SCB CACR: DCCLEAN Position */
+#define SCB_CACR_DCCLEAN_Msk               (1UL << SCB_CACR_FORCEWT_Pos)                  /*!< SCB CACR: DCCLEAN Mask */
+
+#define SCB_CACR_ICACTIVE_Pos                13U                                            /*!< SCB CACR: ICACTIVE Position */
+#define SCB_CACR_ICACTIVE_Msk               (1UL << SCB_CACR_FORCEWT_Pos)                  /*!< SCB CACR: ICACTIVE Mask */
+
+#define SCB_CACR_DCACTIVE_Pos                12U                                            /*!< SCB CACR: DCACTIVE Position */
+#define SCB_CACR_DCACTIVE_Msk               (1UL << SCB_CACR_FORCEWT_Pos)                  /*!< SCB CACR: DCACTIVE Mask */
+
+#define SCB_CACR_FORCEWT_Pos                2U                                            /*!< SCB CACR: FORCEWT Position */
+#define SCB_CACR_FORCEWT_Msk               (1UL << SCB_CACR_FORCEWT_Pos)                  /*!< SCB CACR: FORCEWT Mask */
+
+/*@} end of group CMSIS_SCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
+  \brief    Type definitions for the System Control and ID Register not in the SCB
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Control and ID Register not in the SCB.
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register */
+  __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
+  __IOM uint32_t CPPWR;                  /*!< Offset: 0x00C (R/W)  Coprocessor Power Control  Register */
+} SCnSCB_Type;
+
+/* Interrupt Controller Type Register Definitions */
+#define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: INTLINESNUM Position */
+#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: INTLINESNUM Mask */
+
+/*@} end of group CMSIS_SCnotSCB */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
+  \brief    Type definitions for the System Timer Registers.
+  @{
+ */
+
+/**
+  \brief  Structure type to access the System Timer (SysTick).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
+  __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
+  __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register */
+  __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
+} SysTick_Type;
+
+/* SysTick Control / Status Register Definitions */
+#define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysTick CTRL: COUNTFLAG Position */
+#define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
+
+#define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysTick CTRL: CLKSOURCE Position */
+#define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
+
+#define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysTick CTRL: TICKINT Position */
+#define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
+
+#define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysTick CTRL: ENABLE Position */
+#define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysTick CTRL: ENABLE Mask */
+
+/* SysTick Reload Register Definitions */
+#define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysTick LOAD: RELOAD Position */
+#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysTick LOAD: RELOAD Mask */
+
+/* SysTick Current Register Definitions */
+#define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysTick VAL: CURRENT Position */
+#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysTick VAL: CURRENT Mask */
+
+/* SysTick Calibration Register Definitions */
+#define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysTick CALIB: NOREF Position */
+#define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
+
+#define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysTick CALIB: SKEW Position */
+#define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
+
+#define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysTick CALIB: TENMS Position */
+#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysTick CALIB: TENMS Mask */
+
+/*@} end of group CMSIS_SysTick */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
+  \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
+ */
+typedef struct
+{
+  __OM  union
+  {
+    __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
+    __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
+    __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
+  }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
+        uint32_t RESERVED0[864U];
+  __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
+        uint32_t RESERVED1[15U];
+  __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
+        uint32_t RESERVED2[15U];
+  __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
+        uint32_t RESERVED3[32U];
+        uint32_t RESERVED4[43U];
+  __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
+        uint32_t RESERVED5[1U];
+  __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  ITM Device Architecture Register */
+        uint32_t RESERVED6[4U];
+  __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Register #4 */
+  __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Register #5 */
+  __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Register #6 */
+  __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Register #7 */
+  __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Register #0 */
+  __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Register #1 */
+  __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Register #2 */
+  __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Register #3 */
+  __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Register #0 */
+  __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Register #1 */
+  __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Register #2 */
+  __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Register #3 */
+} ITM_Type;
+
+/* ITM Stimulus Port Register Definitions */
+#define ITM_STIM_DISABLED_Pos               1U                                            /*!< ITM STIM: DISABLED Position */
+#define ITM_STIM_DISABLED_Msk              (0x1UL << ITM_STIM_DISABLED_Pos)               /*!< ITM STIM: DISABLED Mask */
+
+#define ITM_STIM_FIFOREADY_Pos              0U                                            /*!< ITM STIM: FIFOREADY Position */
+#define ITM_STIM_FIFOREADY_Msk             (0x1UL /*<< ITM_STIM_FIFOREADY_Pos*/)          /*!< ITM STIM: FIFOREADY Mask */
+
+/* ITM Trace Privilege Register Definitions */
+#define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM TPR: PRIVMASK Position */
+#define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM TPR: PRIVMASK Mask */
+
+/* ITM Trace Control Register Definitions */
+#define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM TCR: BUSY Position */
+#define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM TCR: BUSY Mask */
+
+#define ITM_TCR_TRACEBUSID_Pos             16U                                            /*!< ITM TCR: ATBID Position */
+#define ITM_TCR_TRACEBUSID_Msk             (0x7FUL << ITM_TCR_TRACEBUSID_Pos)             /*!< ITM TCR: ATBID Mask */
+
+#define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM TCR: Global timestamp frequency Position */
+#define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM TCR: Global timestamp frequency Mask */
+
+#define ITM_TCR_TSPRESCALE_Pos              8U                                            /*!< ITM TCR: TSPRESCALE Position */
+#define ITM_TCR_TSPRESCALE_Msk             (3UL << ITM_TCR_TSPRESCALE_Pos)                /*!< ITM TCR: TSPRESCALE Mask */
+
+#define ITM_TCR_STALLENA_Pos                5U                                            /*!< ITM TCR: STALLENA Position */
+#define ITM_TCR_STALLENA_Msk               (1UL << ITM_TCR_STALLENA_Pos)                  /*!< ITM TCR: STALLENA Mask */
+
+#define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM TCR: SWOENA Position */
+#define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM TCR: SWOENA Mask */
+
+#define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM TCR: DWTENA Position */
+#define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM TCR: DWTENA Mask */
+
+#define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM TCR: SYNCENA Position */
+#define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM TCR: SYNCENA Mask */
+
+#define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM TCR: TSENA Position */
+#define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM TCR: TSENA Mask */
+
+#define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM TCR: ITM Enable bit Position */
+#define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM TCR: ITM Enable bit Mask */
+
+/* ITM Lock Status Register Definitions */
+#define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM LSR: ByteAcc Position */
+#define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM LSR: ByteAcc Mask */
+
+#define ITM_LSR_Access_Pos                  1U                                            /*!< ITM LSR: Access Position */
+#define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM LSR: Access Mask */
+
+#define ITM_LSR_Present_Pos                 0U                                            /*!< ITM LSR: Present Position */
+#define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM LSR: Present Mask */
+
+/*@}*/ /* end of group CMSIS_ITM */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
+  \brief    Type definitions for the Data Watchpoint and Trace (DWT)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
+  __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
+  __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
+  __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Register */
+  __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
+  __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
+  __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Register */
+  __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register */
+  __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
+        uint32_t RESERVED1[1U];
+  __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
+        uint32_t RESERVED2[1U];
+  __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
+        uint32_t RESERVED3[1U];
+  __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
+        uint32_t RESERVED4[1U];
+  __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
+        uint32_t RESERVED5[1U];
+  __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
+        uint32_t RESERVED6[1U];
+  __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
+        uint32_t RESERVED7[1U];
+  __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
+        uint32_t RESERVED8[1U];
+  __IOM uint32_t COMP4;                  /*!< Offset: 0x060 (R/W)  Comparator Register 4 */
+        uint32_t RESERVED9[1U];
+  __IOM uint32_t FUNCTION4;              /*!< Offset: 0x068 (R/W)  Function Register 4 */
+        uint32_t RESERVED10[1U];
+  __IOM uint32_t COMP5;                  /*!< Offset: 0x070 (R/W)  Comparator Register 5 */
+        uint32_t RESERVED11[1U];
+  __IOM uint32_t FUNCTION5;              /*!< Offset: 0x078 (R/W)  Function Register 5 */
+        uint32_t RESERVED12[1U];
+  __IOM uint32_t COMP6;                  /*!< Offset: 0x080 (R/W)  Comparator Register 6 */
+        uint32_t RESERVED13[1U];
+  __IOM uint32_t FUNCTION6;              /*!< Offset: 0x088 (R/W)  Function Register 6 */
+        uint32_t RESERVED14[1U];
+  __IOM uint32_t COMP7;                  /*!< Offset: 0x090 (R/W)  Comparator Register 7 */
+        uint32_t RESERVED15[1U];
+  __IOM uint32_t FUNCTION7;              /*!< Offset: 0x098 (R/W)  Function Register 7 */
+        uint32_t RESERVED16[1U];
+  __IOM uint32_t COMP8;                  /*!< Offset: 0x0A0 (R/W)  Comparator Register 8 */
+        uint32_t RESERVED17[1U];
+  __IOM uint32_t FUNCTION8;              /*!< Offset: 0x0A8 (R/W)  Function Register 8 */
+        uint32_t RESERVED18[1U];
+  __IOM uint32_t COMP9;                  /*!< Offset: 0x0B0 (R/W)  Comparator Register 9 */
+        uint32_t RESERVED19[1U];
+  __IOM uint32_t FUNCTION9;              /*!< Offset: 0x0B8 (R/W)  Function Register 9 */
+        uint32_t RESERVED20[1U];
+  __IOM uint32_t COMP10;                 /*!< Offset: 0x0C0 (R/W)  Comparator Register 10 */
+        uint32_t RESERVED21[1U];
+  __IOM uint32_t FUNCTION10;             /*!< Offset: 0x0C8 (R/W)  Function Register 10 */
+        uint32_t RESERVED22[1U];
+  __IOM uint32_t COMP11;                 /*!< Offset: 0x0D0 (R/W)  Comparator Register 11 */
+        uint32_t RESERVED23[1U];
+  __IOM uint32_t FUNCTION11;             /*!< Offset: 0x0D8 (R/W)  Function Register 11 */
+        uint32_t RESERVED24[1U];
+  __IOM uint32_t COMP12;                 /*!< Offset: 0x0E0 (R/W)  Comparator Register 12 */
+        uint32_t RESERVED25[1U];
+  __IOM uint32_t FUNCTION12;             /*!< Offset: 0x0E8 (R/W)  Function Register 12 */
+        uint32_t RESERVED26[1U];
+  __IOM uint32_t COMP13;                 /*!< Offset: 0x0F0 (R/W)  Comparator Register 13 */
+        uint32_t RESERVED27[1U];
+  __IOM uint32_t FUNCTION13;             /*!< Offset: 0x0F8 (R/W)  Function Register 13 */
+        uint32_t RESERVED28[1U];
+  __IOM uint32_t COMP14;                 /*!< Offset: 0x100 (R/W)  Comparator Register 14 */
+        uint32_t RESERVED29[1U];
+  __IOM uint32_t FUNCTION14;             /*!< Offset: 0x108 (R/W)  Function Register 14 */
+        uint32_t RESERVED30[1U];
+  __IOM uint32_t COMP15;                 /*!< Offset: 0x110 (R/W)  Comparator Register 15 */
+        uint32_t RESERVED31[1U];
+  __IOM uint32_t FUNCTION15;             /*!< Offset: 0x118 (R/W)  Function Register 15 */
+        uint32_t RESERVED32[934U];
+  __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R  )  Lock Status Register */
+        uint32_t RESERVED33[1U];
+  __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  Device Architecture Register */
+} DWT_Type;
+
+/* DWT Control Register Definitions */
+#define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTRL: NUMCOMP Position */
+#define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTRL: NUMCOMP Mask */
+
+#define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTRL: NOTRCPKT Position */
+#define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTRL: NOTRCPKT Mask */
+
+#define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTRL: NOEXTTRIG Position */
+#define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTRL: NOEXTTRIG Mask */
+
+#define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTRL: NOCYCCNT Position */
+#define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTRL: NOCYCCNT Mask */
+
+#define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTRL: NOPRFCNT Position */
+#define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTRL: NOPRFCNT Mask */
+
+#define DWT_CTRL_CYCDISS_Pos               23U                                         /*!< DWT CTRL: CYCDISS Position */
+#define DWT_CTRL_CYCDISS_Msk               (0x1UL << DWT_CTRL_CYCDISS_Pos)             /*!< DWT CTRL: CYCDISS Mask */
+
+#define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTRL: CYCEVTENA Position */
+#define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTRL: CYCEVTENA Mask */
+
+#define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTRL: FOLDEVTENA Position */
+#define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTRL: FOLDEVTENA Mask */
+
+#define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTRL: LSUEVTENA Position */
+#define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTRL: LSUEVTENA Mask */
+
+#define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTRL: SLEEPEVTENA Position */
+#define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTRL: SLEEPEVTENA Mask */
+
+#define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTRL: EXCEVTENA Position */
+#define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTRL: EXCEVTENA Mask */
+
+#define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTRL: CPIEVTENA Position */
+#define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTRL: CPIEVTENA Mask */
+
+#define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTRL: EXCTRCENA Position */
+#define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTRL: EXCTRCENA Mask */
+
+#define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTRL: PCSAMPLENA Position */
+#define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTRL: PCSAMPLENA Mask */
+
+#define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTRL: SYNCTAP Position */
+#define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTRL: SYNCTAP Mask */
+
+#define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTRL: CYCTAP Position */
+#define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTRL: CYCTAP Mask */
+
+#define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTRL: POSTINIT Position */
+#define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTRL: POSTINIT Mask */
+
+#define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTRL: POSTPRESET Position */
+#define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTRL: POSTPRESET Mask */
+
+#define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTRL: CYCCNTENA Position */
+#define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTRL: CYCCNTENA Mask */
+
+/* DWT CPI Count Register Definitions */
+#define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPICNT: CPICNT Position */
+#define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPICNT: CPICNT Mask */
+
+/* DWT Exception Overhead Count Register Definitions */
+#define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXCCNT: EXCCNT Position */
+#define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXCCNT: EXCCNT Mask */
+
+/* DWT Sleep Count Register Definitions */
+#define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLEEPCNT: SLEEPCNT Position */
+#define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLEEPCNT: SLEEPCNT Mask */
+
+/* DWT LSU Count Register Definitions */
+#define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSUCNT: LSUCNT Position */
+#define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSUCNT: LSUCNT Mask */
+
+/* DWT Folded-instruction Count Register Definitions */
+#define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOLDCNT: FOLDCNT Position */
+#define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOLDCNT: FOLDCNT Mask */
+
+/* DWT Comparator Function Register Definitions */
+#define DWT_FUNCTION_ID_Pos                27U                                         /*!< DWT FUNCTION: ID Position */
+#define DWT_FUNCTION_ID_Msk                (0x1FUL << DWT_FUNCTION_ID_Pos)             /*!< DWT FUNCTION: ID Mask */
+
+#define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUNCTION: MATCHED Position */
+#define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUNCTION: MATCHED Mask */
+
+#define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUNCTION: DATAVSIZE Position */
+#define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUNCTION: DATAVSIZE Mask */
+
+#define DWT_FUNCTION_ACTION_Pos             4U                                         /*!< DWT FUNCTION: ACTION Position */
+#define DWT_FUNCTION_ACTION_Msk            (0x1UL << DWT_FUNCTION_ACTION_Pos)          /*!< DWT FUNCTION: ACTION Mask */
+
+#define DWT_FUNCTION_MATCH_Pos              0U                                         /*!< DWT FUNCTION: MATCH Position */
+#define DWT_FUNCTION_MATCH_Msk             (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/)       /*!< DWT FUNCTION: MATCH Mask */
+
+/*@}*/ /* end of group CMSIS_DWT */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_TPI     Trace Port Interface (TPI)
+  \brief    Type definitions for the Trace Port Interface (TPI)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Trace Port Interface Register (TPI).
+ */
+typedef struct
+{
+  __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Register */
+  __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Register */
+        uint32_t RESERVED0[2U];
+  __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Register */
+        uint32_t RESERVED1[55U];
+  __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register */
+        uint32_t RESERVED2[131U];
+  __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Register */
+  __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Register */
+  __IOM uint32_t PSCR;                   /*!< Offset: 0x308 (R/W)  Periodic Synchronization Control Register */
+        uint32_t RESERVED3[759U];
+  __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
+  __IM  uint32_t ITFTTD0;                /*!< Offset: 0xEEC (R/ )  Integration Test FIFO Test Data 0 Register */
+  __IOM uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/W)  Integration Test ATB Control Register 2 */
+        uint32_t RESERVED4[1U];
+  __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  Integration Test ATB Control Register 0 */
+  __IM  uint32_t ITFTTD1;                /*!< Offset: 0xEFC (R/ )  Integration Test FIFO Test Data 1 Register */
+  __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
+        uint32_t RESERVED5[39U];
+  __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
+  __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
+        uint32_t RESERVED7[8U];
+  __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  Device Configuration Register */
+  __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  Device Type Identifier Register */
+} TPI_Type;
+
+/* TPI Asynchronous Clock Prescaler Register Definitions */
+#define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACPR: PRESCALER Position */
+#define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACPR: PRESCALER Mask */
+
+/* TPI Selected Pin Protocol Register Definitions */
+#define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPPR: TXMODE Position */
+#define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPPR: TXMODE Mask */
+
+/* TPI Formatter and Flush Status Register Definitions */
+#define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFSR: FtNonStop Position */
+#define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFSR: FtNonStop Mask */
+
+#define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFSR: TCPresent Position */
+#define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFSR: TCPresent Mask */
+
+#define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFSR: FtStopped Position */
+#define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFSR: FtStopped Mask */
+
+#define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFSR: FlInProg Position */
+#define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFSR: FlInProg Mask */
+
+/* TPI Formatter and Flush Control Register Definitions */
+#define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFCR: TrigIn Position */
+#define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFCR: TrigIn Mask */
+
+#define TPI_FFCR_FOnMan_Pos                 6U                                         /*!< TPI FFCR: FOnMan Position */
+#define TPI_FFCR_FOnMan_Msk                (0x1UL << TPI_FFCR_FOnMan_Pos)              /*!< TPI FFCR: FOnMan Mask */
+
+#define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFCR: EnFCont Position */
+#define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFCR: EnFCont Mask */
+
+/* TPI TRIGGER Register Definitions */
+#define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRIGGER: TRIGGER Position */
+#define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRIGGER: TRIGGER Mask */
+
+/* TPI Integration Test FIFO Test Data 0 Register Definitions */
+#define TPI_ITFTTD0_ATB_IF2_ATVALID_Pos    29U                                         /*!< TPI ITFTTD0: ATB Interface 2 ATVALIDPosition */
+#define TPI_ITFTTD0_ATB_IF2_ATVALID_Msk    (0x3UL << TPI_ITFTTD0_ATB_IF2_ATVALID_Pos)  /*!< TPI ITFTTD0: ATB Interface 2 ATVALID Mask */
+
+#define TPI_ITFTTD0_ATB_IF2_bytecount_Pos  27U                                         /*!< TPI ITFTTD0: ATB Interface 2 byte count Position */
+#define TPI_ITFTTD0_ATB_IF2_bytecount_Msk  (0x3UL << TPI_ITFTTD0_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 2 byte count Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_ATVALID_Pos    26U                                         /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Position */
+#define TPI_ITFTTD0_ATB_IF1_ATVALID_Msk    (0x3UL << TPI_ITFTTD0_ATB_IF1_ATVALID_Pos)  /*!< TPI ITFTTD0: ATB Interface 1 ATVALID Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_bytecount_Pos  24U                                         /*!< TPI ITFTTD0: ATB Interface 1 byte count Position */
+#define TPI_ITFTTD0_ATB_IF1_bytecount_Msk  (0x3UL << TPI_ITFTTD0_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD0: ATB Interface 1 byte countt Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_data2_Pos      16U                                         /*!< TPI ITFTTD0: ATB Interface 1 data2 Position */
+#define TPI_ITFTTD0_ATB_IF1_data2_Msk      (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos)   /*!< TPI ITFTTD0: ATB Interface 1 data2 Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_data1_Pos       8U                                         /*!< TPI ITFTTD0: ATB Interface 1 data1 Position */
+#define TPI_ITFTTD0_ATB_IF1_data1_Msk      (0xFFUL << TPI_ITFTTD0_ATB_IF1_data1_Pos)   /*!< TPI ITFTTD0: ATB Interface 1 data1 Mask */
+
+#define TPI_ITFTTD0_ATB_IF1_data0_Pos       0U                                          /*!< TPI ITFTTD0: ATB Interface 1 data0 Position */
+#define TPI_ITFTTD0_ATB_IF1_data0_Msk      (0xFFUL /*<< TPI_ITFTTD0_ATB_IF1_data0_Pos*/) /*!< TPI ITFTTD0: ATB Interface 1 data0 Mask */
+
+/* TPI Integration Test ATB Control Register 2 Register Definitions */
+#define TPI_ITATBCTR2_AFVALID2S_Pos         1U                                         /*!< TPI ITATBCTR2: AFVALID2S Position */
+#define TPI_ITATBCTR2_AFVALID2S_Msk        (0x1UL << TPI_ITATBCTR2_AFVALID2S_Pos)      /*!< TPI ITATBCTR2: AFVALID2SS Mask */
+
+#define TPI_ITATBCTR2_AFVALID1S_Pos         1U                                         /*!< TPI ITATBCTR2: AFVALID1S Position */
+#define TPI_ITATBCTR2_AFVALID1S_Msk        (0x1UL << TPI_ITATBCTR2_AFVALID1S_Pos)      /*!< TPI ITATBCTR2: AFVALID1SS Mask */
+
+#define TPI_ITATBCTR2_ATREADY2S_Pos         0U                                         /*!< TPI ITATBCTR2: ATREADY2S Position */
+#define TPI_ITATBCTR2_ATREADY2S_Msk        (0x1UL /*<< TPI_ITATBCTR2_ATREADY2S_Pos*/)  /*!< TPI ITATBCTR2: ATREADY2S Mask */
+
+#define TPI_ITATBCTR2_ATREADY1S_Pos         0U                                         /*!< TPI ITATBCTR2: ATREADY1S Position */
+#define TPI_ITATBCTR2_ATREADY1S_Msk        (0x1UL /*<< TPI_ITATBCTR2_ATREADY1S_Pos*/)  /*!< TPI ITATBCTR2: ATREADY1S Mask */
+
+/* TPI Integration Test FIFO Test Data 1 Register Definitions */
+#define TPI_ITFTTD1_ATB_IF2_ATVALID_Pos    29U                                         /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Position */
+#define TPI_ITFTTD1_ATB_IF2_ATVALID_Msk    (0x3UL << TPI_ITFTTD1_ATB_IF2_ATVALID_Pos)  /*!< TPI ITFTTD1: ATB Interface 2 ATVALID Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_bytecount_Pos  27U                                         /*!< TPI ITFTTD1: ATB Interface 2 byte count Position */
+#define TPI_ITFTTD1_ATB_IF2_bytecount_Msk  (0x3UL << TPI_ITFTTD1_ATB_IF2_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 2 byte count Mask */
+
+#define TPI_ITFTTD1_ATB_IF1_ATVALID_Pos    26U                                         /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Position */
+#define TPI_ITFTTD1_ATB_IF1_ATVALID_Msk    (0x3UL << TPI_ITFTTD1_ATB_IF1_ATVALID_Pos)  /*!< TPI ITFTTD1: ATB Interface 1 ATVALID Mask */
+
+#define TPI_ITFTTD1_ATB_IF1_bytecount_Pos  24U                                         /*!< TPI ITFTTD1: ATB Interface 1 byte count Position */
+#define TPI_ITFTTD1_ATB_IF1_bytecount_Msk  (0x3UL << TPI_ITFTTD1_ATB_IF1_bytecount_Pos) /*!< TPI ITFTTD1: ATB Interface 1 byte countt Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_data2_Pos      16U                                         /*!< TPI ITFTTD1: ATB Interface 2 data2 Position */
+#define TPI_ITFTTD1_ATB_IF2_data2_Msk      (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos)   /*!< TPI ITFTTD1: ATB Interface 2 data2 Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_data1_Pos       8U                                         /*!< TPI ITFTTD1: ATB Interface 2 data1 Position */
+#define TPI_ITFTTD1_ATB_IF2_data1_Msk      (0xFFUL << TPI_ITFTTD1_ATB_IF2_data1_Pos)   /*!< TPI ITFTTD1: ATB Interface 2 data1 Mask */
+
+#define TPI_ITFTTD1_ATB_IF2_data0_Pos       0U                                          /*!< TPI ITFTTD1: ATB Interface 2 data0 Position */
+#define TPI_ITFTTD1_ATB_IF2_data0_Msk      (0xFFUL /*<< TPI_ITFTTD1_ATB_IF2_data0_Pos*/) /*!< TPI ITFTTD1: ATB Interface 2 data0 Mask */
+
+/* TPI Integration Test ATB Control Register 0 Definitions */
+#define TPI_ITATBCTR0_AFVALID2S_Pos         1U                                         /*!< TPI ITATBCTR0: AFVALID2S Position */
+#define TPI_ITATBCTR0_AFVALID2S_Msk        (0x1UL << TPI_ITATBCTR0_AFVALID2S_Pos)      /*!< TPI ITATBCTR0: AFVALID2SS Mask */
+
+#define TPI_ITATBCTR0_AFVALID1S_Pos         1U                                         /*!< TPI ITATBCTR0: AFVALID1S Position */
+#define TPI_ITATBCTR0_AFVALID1S_Msk        (0x1UL << TPI_ITATBCTR0_AFVALID1S_Pos)      /*!< TPI ITATBCTR0: AFVALID1SS Mask */
+
+#define TPI_ITATBCTR0_ATREADY2S_Pos         0U                                         /*!< TPI ITATBCTR0: ATREADY2S Position */
+#define TPI_ITATBCTR0_ATREADY2S_Msk        (0x1UL /*<< TPI_ITATBCTR0_ATREADY2S_Pos*/)  /*!< TPI ITATBCTR0: ATREADY2S Mask */
+
+#define TPI_ITATBCTR0_ATREADY1S_Pos         0U                                         /*!< TPI ITATBCTR0: ATREADY1S Position */
+#define TPI_ITATBCTR0_ATREADY1S_Msk        (0x1UL /*<< TPI_ITATBCTR0_ATREADY1S_Pos*/)  /*!< TPI ITATBCTR0: ATREADY1S Mask */
+
+/* TPI Integration Mode Control Register Definitions */
+#define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITCTRL: Mode Position */
+#define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITCTRL: Mode Mask */
+
+/* TPI DEVID Register Definitions */
+#define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEVID: NRZVALID Position */
+#define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEVID: NRZVALID Mask */
+
+#define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEVID: MANCVALID Position */
+#define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEVID: MANCVALID Mask */
+
+#define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEVID: PTINVALID Position */
+#define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEVID: PTINVALID Mask */
+
+#define TPI_DEVID_FIFOSZ_Pos                6U                                         /*!< TPI DEVID: FIFOSZ Position */
+#define TPI_DEVID_FIFOSZ_Msk               (0x7UL << TPI_DEVID_FIFOSZ_Pos)             /*!< TPI DEVID: FIFOSZ Mask */
+
+#define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEVID: NrTraceInput Position */
+#define TPI_DEVID_NrTraceInput_Msk         (0x3FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEVID: NrTraceInput Mask */
+
+/* TPI DEVTYPE Register Definitions */
+#define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEVTYPE: SubType Position */
+#define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEVTYPE: SubType Mask */
+
+#define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEVTYPE: MajorType Position */
+#define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEVTYPE: MajorType Mask */
+
+/*@}*/ /* end of group CMSIS_TPI */
+
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
+  \brief    Type definitions for the Memory Protection Unit (MPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Memory Protection Unit (MPU).
+ */
+typedef struct
+{
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  MPU Region Limit Address Register */
+  __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Region Base Address Register Alias 1 */
+  __IOM uint32_t RLAR_A1;                /*!< Offset: 0x018 (R/W)  MPU Region Limit Address Register Alias 1 */
+  __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Region Base Address Register Alias 2 */
+  __IOM uint32_t RLAR_A2;                /*!< Offset: 0x020 (R/W)  MPU Region Limit Address Register Alias 2 */
+  __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Region Base Address Register Alias 3 */
+  __IOM uint32_t RLAR_A3;                /*!< Offset: 0x028 (R/W)  MPU Region Limit Address Register Alias 3 */
+        uint32_t RESERVED0[1];
+  union {
+  __IOM uint32_t MAIR[2];
+  struct {
+  __IOM uint32_t MAIR0;                  /*!< Offset: 0x030 (R/W)  MPU Memory Attribute Indirection Register 0 */
+  __IOM uint32_t MAIR1;                  /*!< Offset: 0x034 (R/W)  MPU Memory Attribute Indirection Register 1 */
+  };
+  };
+} MPU_Type;
+
+#define MPU_TYPE_RALIASES                  4U
+
+/* MPU Type Register Definitions */
+#define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU TYPE: IREGION Position */
+#define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
+
+#define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU TYPE: DREGION Position */
+#define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
+
+#define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU TYPE: SEPARATE Position */
+#define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU TYPE: SEPARATE Mask */
+
+/* MPU Control Register Definitions */
+#define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU CTRL: PRIVDEFENA Position */
+#define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
+
+#define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU CTRL: HFNMIENA Position */
+#define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
+
+#define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU CTRL: ENABLE Position */
+#define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU CTRL: ENABLE Mask */
+
+/* MPU Region Number Register Definitions */
+#define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU RNR: REGION Position */
+#define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU RNR: REGION Mask */
+
+/* MPU Region Base Address Register Definitions */
+#define MPU_RBAR_BASE_Pos                   5U                                            /*!< MPU RBAR: BASE Position */
+#define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL << MPU_RBAR_BASE_Pos)             /*!< MPU RBAR: BASE Mask */
+
+#define MPU_RBAR_SH_Pos                     3U                                            /*!< MPU RBAR: SH Position */
+#define MPU_RBAR_SH_Msk                    (0x3UL << MPU_RBAR_SH_Pos)                     /*!< MPU RBAR: SH Mask */
+
+#define MPU_RBAR_AP_Pos                     1U                                            /*!< MPU RBAR: AP Position */
+#define MPU_RBAR_AP_Msk                    (0x3UL << MPU_RBAR_AP_Pos)                     /*!< MPU RBAR: AP Mask */
+
+#define MPU_RBAR_XN_Pos                     0U                                            /*!< MPU RBAR: XN Position */
+#define MPU_RBAR_XN_Msk                    (01UL /*<< MPU_RBAR_XN_Pos*/)                  /*!< MPU RBAR: XN Mask */
+
+/* MPU Region Limit Address Register Definitions */
+#define MPU_RLAR_LIMIT_Pos                  5U                                            /*!< MPU RLAR: LIMIT Position */
+#define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos)            /*!< MPU RLAR: LIMIT Mask */
+
+#define MPU_RLAR_AttrIndx_Pos               1U                                            /*!< MPU RLAR: AttrIndx Position */
+#define MPU_RLAR_AttrIndx_Msk              (0x7UL << MPU_RLAR_AttrIndx_Pos)               /*!< MPU RLAR: AttrIndx Mask */
+
+#define MPU_RLAR_EN_Pos                     0U                                            /*!< MPU RLAR: Region enable bit Position */
+#define MPU_RLAR_EN_Msk                    (1UL /*<< MPU_RLAR_EN_Pos*/)                   /*!< MPU RLAR: Region enable bit Disable Mask */
+
+/* MPU Memory Attribute Indirection Register 0 Definitions */
+#define MPU_MAIR0_Attr3_Pos                24U                                            /*!< MPU MAIR0: Attr3 Position */
+#define MPU_MAIR0_Attr3_Msk                (0xFFUL << MPU_MAIR0_Attr3_Pos)                /*!< MPU MAIR0: Attr3 Mask */
+
+#define MPU_MAIR0_Attr2_Pos                16U                                            /*!< MPU MAIR0: Attr2 Position */
+#define MPU_MAIR0_Attr2_Msk                (0xFFUL << MPU_MAIR0_Attr2_Pos)                /*!< MPU MAIR0: Attr2 Mask */
+
+#define MPU_MAIR0_Attr1_Pos                 8U                                            /*!< MPU MAIR0: Attr1 Position */
+#define MPU_MAIR0_Attr1_Msk                (0xFFUL << MPU_MAIR0_Attr1_Pos)                /*!< MPU MAIR0: Attr1 Mask */
+
+#define MPU_MAIR0_Attr0_Pos                 0U                                            /*!< MPU MAIR0: Attr0 Position */
+#define MPU_MAIR0_Attr0_Msk                (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/)            /*!< MPU MAIR0: Attr0 Mask */
+
+/* MPU Memory Attribute Indirection Register 1 Definitions */
+#define MPU_MAIR1_Attr7_Pos                24U                                            /*!< MPU MAIR1: Attr7 Position */
+#define MPU_MAIR1_Attr7_Msk                (0xFFUL << MPU_MAIR1_Attr7_Pos)                /*!< MPU MAIR1: Attr7 Mask */
+
+#define MPU_MAIR1_Attr6_Pos                16U                                            /*!< MPU MAIR1: Attr6 Position */
+#define MPU_MAIR1_Attr6_Msk                (0xFFUL << MPU_MAIR1_Attr6_Pos)                /*!< MPU MAIR1: Attr6 Mask */
+
+#define MPU_MAIR1_Attr5_Pos                 8U                                            /*!< MPU MAIR1: Attr5 Position */
+#define MPU_MAIR1_Attr5_Msk                (0xFFUL << MPU_MAIR1_Attr5_Pos)                /*!< MPU MAIR1: Attr5 Mask */
+
+#define MPU_MAIR1_Attr4_Pos                 0U                                            /*!< MPU MAIR1: Attr4 Position */
+#define MPU_MAIR1_Attr4_Msk                (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/)            /*!< MPU MAIR1: Attr4 Mask */
+
+/*@} end of group CMSIS_MPU */
+#endif
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_SAU     Security Attribution Unit (SAU)
+  \brief    Type definitions for the Security Attribution Unit (SAU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Security Attribution Unit (SAU).
+ */
+typedef struct
+{
+  __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SAU Control Register */
+  __IM  uint32_t TYPE;                   /*!< Offset: 0x004 (R/ )  SAU Type Register */
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+  __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  SAU Region Number Register */
+  __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  SAU Region Base Address Register */
+  __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  SAU Region Limit Address Register */
+#else
+        uint32_t RESERVED0[3];
+#endif
+  __IOM uint32_t SFSR;                   /*!< Offset: 0x014 (R/W)  Secure Fault Status Register */
+  __IOM uint32_t SFAR;                   /*!< Offset: 0x018 (R/W)  Secure Fault Address Register */
+} SAU_Type;
+
+/* SAU Control Register Definitions */
+#define SAU_CTRL_ALLNS_Pos                  1U                                            /*!< SAU CTRL: ALLNS Position */
+#define SAU_CTRL_ALLNS_Msk                 (1UL << SAU_CTRL_ALLNS_Pos)                    /*!< SAU CTRL: ALLNS Mask */
+
+#define SAU_CTRL_ENABLE_Pos                 0U                                            /*!< SAU CTRL: ENABLE Position */
+#define SAU_CTRL_ENABLE_Msk                (1UL /*<< SAU_CTRL_ENABLE_Pos*/)               /*!< SAU CTRL: ENABLE Mask */
+
+/* SAU Type Register Definitions */
+#define SAU_TYPE_SREGION_Pos                0U                                            /*!< SAU TYPE: SREGION Position */
+#define SAU_TYPE_SREGION_Msk               (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/)           /*!< SAU TYPE: SREGION Mask */
+
+#if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
+/* SAU Region Number Register Definitions */
+#define SAU_RNR_REGION_Pos                  0U                                            /*!< SAU RNR: REGION Position */
+#define SAU_RNR_REGION_Msk                 (0xFFUL /*<< SAU_RNR_REGION_Pos*/)             /*!< SAU RNR: REGION Mask */
+
+/* SAU Region Base Address Register Definitions */
+#define SAU_RBAR_BADDR_Pos                  5U                                            /*!< SAU RBAR: BADDR Position */
+#define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos)            /*!< SAU RBAR: BADDR Mask */
+
+/* SAU Region Limit Address Register Definitions */
+#define SAU_RLAR_LADDR_Pos                  5U                                            /*!< SAU RLAR: LADDR Position */
+#define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos)            /*!< SAU RLAR: LADDR Mask */
+
+#define SAU_RLAR_NSC_Pos                    1U                                            /*!< SAU RLAR: NSC Position */
+#define SAU_RLAR_NSC_Msk                   (1UL << SAU_RLAR_NSC_Pos)                      /*!< SAU RLAR: NSC Mask */
+
+#define SAU_RLAR_ENABLE_Pos                 0U                                            /*!< SAU RLAR: ENABLE Position */
+#define SAU_RLAR_ENABLE_Msk                (1UL /*<< SAU_RLAR_ENABLE_Pos*/)               /*!< SAU RLAR: ENABLE Mask */
+
+#endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */
+
+/* Secure Fault Status Register Definitions */
+#define SAU_SFSR_LSERR_Pos                  7U                                            /*!< SAU SFSR: LSERR Position */
+#define SAU_SFSR_LSERR_Msk                 (1UL << SAU_SFSR_LSERR_Pos)                    /*!< SAU SFSR: LSERR Mask */
+
+#define SAU_SFSR_SFARVALID_Pos              6U                                            /*!< SAU SFSR: SFARVALID Position */
+#define SAU_SFSR_SFARVALID_Msk             (1UL << SAU_SFSR_SFARVALID_Pos)                /*!< SAU SFSR: SFARVALID Mask */
+
+#define SAU_SFSR_LSPERR_Pos                 5U                                            /*!< SAU SFSR: LSPERR Position */
+#define SAU_SFSR_LSPERR_Msk                (1UL << SAU_SFSR_LSPERR_Pos)                   /*!< SAU SFSR: LSPERR Mask */
+
+#define SAU_SFSR_INVTRAN_Pos                4U                                            /*!< SAU SFSR: INVTRAN Position */
+#define SAU_SFSR_INVTRAN_Msk               (1UL << SAU_SFSR_INVTRAN_Pos)                  /*!< SAU SFSR: INVTRAN Mask */
+
+#define SAU_SFSR_AUVIOL_Pos                 3U                                            /*!< SAU SFSR: AUVIOL Position */
+#define SAU_SFSR_AUVIOL_Msk                (1UL << SAU_SFSR_AUVIOL_Pos)                   /*!< SAU SFSR: AUVIOL Mask */
+
+#define SAU_SFSR_INVER_Pos                  2U                                            /*!< SAU SFSR: INVER Position */
+#define SAU_SFSR_INVER_Msk                 (1UL << SAU_SFSR_INVER_Pos)                    /*!< SAU SFSR: INVER Mask */
+
+#define SAU_SFSR_INVIS_Pos                  1U                                            /*!< SAU SFSR: INVIS Position */
+#define SAU_SFSR_INVIS_Msk                 (1UL << SAU_SFSR_INVIS_Pos)                    /*!< SAU SFSR: INVIS Mask */
+
+#define SAU_SFSR_INVEP_Pos                  0U                                            /*!< SAU SFSR: INVEP Position */
+#define SAU_SFSR_INVEP_Msk                 (1UL /*<< SAU_SFSR_INVEP_Pos*/)                /*!< SAU SFSR: INVEP Mask */
+
+/*@} end of group CMSIS_SAU */
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_FPU     Floating Point Unit (FPU)
+  \brief    Type definitions for the Floating Point Unit (FPU)
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Floating Point Unit (FPU).
+ */
+typedef struct
+{
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control Register */
+  __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address Register */
+  __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Control Register */
+  __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and VFP Feature Register 0 */
+  __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and VFP Feature Register 1 */
+  __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and VFP Feature Register 2 */
+} FPU_Type;
+
+/* Floating-Point Context Control Register Definitions */
+#define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCCR: ASPEN bit Position */
+#define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCCR: ASPEN bit Mask */
+
+#define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCCR: LSPEN Position */
+#define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCCR: LSPEN bit Mask */
+
+#define FPU_FPCCR_LSPENS_Pos               29U                                            /*!< FPCCR: LSPENS Position */
+#define FPU_FPCCR_LSPENS_Msk               (1UL << FPU_FPCCR_LSPENS_Pos)                  /*!< FPCCR: LSPENS bit Mask */
+
+#define FPU_FPCCR_CLRONRET_Pos             28U                                            /*!< FPCCR: CLRONRET Position */
+#define FPU_FPCCR_CLRONRET_Msk             (1UL << FPU_FPCCR_CLRONRET_Pos)                /*!< FPCCR: CLRONRET bit Mask */
+
+#define FPU_FPCCR_CLRONRETS_Pos            27U                                            /*!< FPCCR: CLRONRETS Position */
+#define FPU_FPCCR_CLRONRETS_Msk            (1UL << FPU_FPCCR_CLRONRETS_Pos)               /*!< FPCCR: CLRONRETS bit Mask */
+
+#define FPU_FPCCR_TS_Pos                   26U                                            /*!< FPCCR: TS Position */
+#define FPU_FPCCR_TS_Msk                   (1UL << FPU_FPCCR_TS_Pos)                      /*!< FPCCR: TS bit Mask */
+
+#define FPU_FPCCR_UFRDY_Pos                10U                                            /*!< FPCCR: UFRDY Position */
+#define FPU_FPCCR_UFRDY_Msk                (1UL << FPU_FPCCR_UFRDY_Pos)                   /*!< FPCCR: UFRDY bit Mask */
+
+#define FPU_FPCCR_SPLIMVIOL_Pos             9U                                            /*!< FPCCR: SPLIMVIOL Position */
+#define FPU_FPCCR_SPLIMVIOL_Msk            (1UL << FPU_FPCCR_SPLIMVIOL_Pos)               /*!< FPCCR: SPLIMVIOL bit Mask */
+
+#define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCCR: MONRDY Position */
+#define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCCR: MONRDY bit Mask */
+
+#define FPU_FPCCR_SFRDY_Pos                 7U                                            /*!< FPCCR: SFRDY Position */
+#define FPU_FPCCR_SFRDY_Msk                (1UL << FPU_FPCCR_SFRDY_Pos)                   /*!< FPCCR: SFRDY bit Mask */
+
+#define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCCR: BFRDY Position */
+#define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCCR: BFRDY bit Mask */
+
+#define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCCR: MMRDY Position */
+#define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCCR: MMRDY bit Mask */
+
+#define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCCR: HFRDY Position */
+#define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCCR: HFRDY bit Mask */
+
+#define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCCR: processor mode bit Position */
+#define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCCR: processor mode active bit Mask */
+
+#define FPU_FPCCR_S_Pos                     2U                                            /*!< FPCCR: Security status of the FP context bit Position */
+#define FPU_FPCCR_S_Msk                    (1UL << FPU_FPCCR_S_Pos)                       /*!< FPCCR: Security status of the FP context bit Mask */
+
+#define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCCR: privilege level bit Position */
+#define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCCR: privilege level bit Mask */
+
+#define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCCR: Lazy state preservation active bit Position */
+#define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCCR: Lazy state preservation active bit Mask */
+
+/* Floating-Point Context Address Register Definitions */
+#define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCAR: ADDRESS bit Position */
+#define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCAR: ADDRESS bit Mask */
+
+/* Floating-Point Default Status Control Register Definitions */
+#define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDSCR: AHP bit Position */
+#define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDSCR: AHP bit Mask */
+
+#define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDSCR: DN bit Position */
+#define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDSCR: DN bit Mask */
+
+#define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDSCR: FZ bit Position */
+#define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDSCR: FZ bit Mask */
+
+#define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDSCR: RMode bit Position */
+#define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDSCR: RMode bit Mask */
+
+/* Media and VFP Feature Register 0 Definitions */
+#define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR0: FP rounding modes bits Position */
+#define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR0: FP rounding modes bits Mask */
+
+#define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR0: Short vectors bits Position */
+#define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR0: Short vectors bits Mask */
+
+#define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR0: Square root bits Position */
+#define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR0: Square root bits Mask */
+
+#define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR0: Divide bits Position */
+#define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR0: Divide bits Mask */
+
+#define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR0: FP exception trapping bits Position */
+#define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR0: FP exception trapping bits Mask */
+
+#define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR0: Double-precision bits Position */
+#define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR0: Double-precision bits Mask */
+
+#define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR0: Single-precision bits Position */
+#define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR0: Single-precision bits Mask */
+
+#define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR0: A_SIMD registers bits Position */
+#define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR0: A_SIMD registers bits Mask */
+
+/* Media and VFP Feature Register 1 Definitions */
+#define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR1: FP fused MAC bits Position */
+#define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR1: FP fused MAC bits Mask */
+
+#define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR1: FP HPFP bits Position */
+#define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR1: FP HPFP bits Mask */
+
+#define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR1: D_NaN mode bits Position */
+#define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR1: D_NaN mode bits Mask */
+
+#define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR1: FtZ mode bits Position */
+#define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR1: FtZ mode bits Mask */
+
+/* Media and VFP Feature Register 2 Definitions */
+#define FPU_MVFR2_FPMisc_Pos                4U                                            /*!< MVFR2: FPMisc bits Position */
+#define FPU_MVFR2_FPMisc_Msk               (0xFUL << FPU_MVFR2_FPMisc_Pos)                /*!< MVFR2: FPMisc bits Mask */
+
+/*@} end of group CMSIS_FPU */
+
+
+
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup CMSIS_DCB       Debug Control Block
+  \brief    Type definitions for the Debug Control Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Debug Control Block Registers (DCB).
+ */
+typedef struct
+{
+  __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register */
+  __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register */
+  __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register */
+  __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
+        uint32_t RESERVED0[1U];
+  __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Register */
+  __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Status Register */
+} DCB_Type;
+
+/* DHCSR, Debug Halting Control and Status Register Definitions */
+#define DCB_DHCSR_DBGKEY_Pos               16U                                            /*!< DCB DHCSR: Debug key Position */
+#define DCB_DHCSR_DBGKEY_Msk               (0xFFFFUL << DCB_DHCSR_DBGKEY_Pos)             /*!< DCB DHCSR: Debug key Mask */
+
+#define DCB_DHCSR_S_RESTART_ST_Pos         26U                                            /*!< DCB DHCSR: Restart sticky status Position */
+#define DCB_DHCSR_S_RESTART_ST_Msk         (0x1UL << DCB_DHCSR_S_RESTART_ST_Pos)          /*!< DCB DHCSR: Restart sticky status Mask */
+
+#define DCB_DHCSR_S_RESET_ST_Pos           25U                                            /*!< DCB DHCSR: Reset sticky status Position */
+#define DCB_DHCSR_S_RESET_ST_Msk           (0x1UL << DCB_DHCSR_S_RESET_ST_Pos)            /*!< DCB DHCSR: Reset sticky status Mask */
+
+#define DCB_DHCSR_S_RETIRE_ST_Pos          24U                                            /*!< DCB DHCSR: Retire sticky status Position */
+#define DCB_DHCSR_S_RETIRE_ST_Msk          (0x1UL << DCB_DHCSR_S_RETIRE_ST_Pos)           /*!< DCB DHCSR: Retire sticky status Mask */
+
+#define DCB_DHCSR_S_SDE_Pos                20U                                            /*!< DCB DHCSR: Secure debug enabled Position */
+#define DCB_DHCSR_S_SDE_Msk                (0x1UL << DCB_DHCSR_S_SDE_Pos)                 /*!< DCB DHCSR: Secure debug enabled Mask */
+
+#define DCB_DHCSR_S_LOCKUP_Pos             19U                                            /*!< DCB DHCSR: Lockup status Position */
+#define DCB_DHCSR_S_LOCKUP_Msk             (0x1UL << DCB_DHCSR_S_LOCKUP_Pos)              /*!< DCB DHCSR: Lockup status Mask */
+
+#define DCB_DHCSR_S_SLEEP_Pos              18U                                            /*!< DCB DHCSR: Sleeping status Position */
+#define DCB_DHCSR_S_SLEEP_Msk              (0x1UL << DCB_DHCSR_S_SLEEP_Pos)               /*!< DCB DHCSR: Sleeping status Mask */
+
+#define DCB_DHCSR_S_HALT_Pos               17U                                            /*!< DCB DHCSR: Halted status Position */
+#define DCB_DHCSR_S_HALT_Msk               (0x1UL << DCB_DHCSR_S_HALT_Pos)                /*!< DCB DHCSR: Halted status Mask */
+
+#define DCB_DHCSR_S_REGRDY_Pos             16U                                            /*!< DCB DHCSR: Register ready status Position */
+#define DCB_DHCSR_S_REGRDY_Msk             (0x1UL << DCB_DHCSR_S_REGRDY_Pos)              /*!< DCB DHCSR: Register ready status Mask */
+
+#define DCB_DHCSR_C_SNAPSTALL_Pos           5U                                            /*!< DCB DHCSR: Snap stall control Position */
+#define DCB_DHCSR_C_SNAPSTALL_Msk          (0x1UL << DCB_DHCSR_C_SNAPSTALL_Pos)           /*!< DCB DHCSR: Snap stall control Mask */
+
+#define DCB_DHCSR_C_MASKINTS_Pos            3U                                            /*!< DCB DHCSR: Mask interrupts control Position */
+#define DCB_DHCSR_C_MASKINTS_Msk           (0x1UL << DCB_DHCSR_C_MASKINTS_Pos)            /*!< DCB DHCSR: Mask interrupts control Mask */
+
+#define DCB_DHCSR_C_STEP_Pos                2U                                            /*!< DCB DHCSR: Step control Position */
+#define DCB_DHCSR_C_STEP_Msk               (0x1UL << DCB_DHCSR_C_STEP_Pos)                /*!< DCB DHCSR: Step control Mask */
+
+#define DCB_DHCSR_C_HALT_Pos                1U                                            /*!< DCB DHCSR: Halt control Position */
+#define DCB_DHCSR_C_HALT_Msk               (0x1UL << DCB_DHCSR_C_HALT_Pos)                /*!< DCB DHCSR: Halt control Mask */
+
+#define DCB_DHCSR_C_DEBUGEN_Pos             0U                                            /*!< DCB DHCSR: Debug enable control Position */
+#define DCB_DHCSR_C_DEBUGEN_Msk            (0x1UL /*<< DCB_DHCSR_C_DEBUGEN_Pos*/)         /*!< DCB DHCSR: Debug enable control Mask */
+
+/* DCRSR, Debug Core Register Select Register Definitions */
+#define DCB_DCRSR_REGWnR_Pos               16U                                            /*!< DCB DCRSR: Register write/not-read Position */
+#define DCB_DCRSR_REGWnR_Msk               (0x1UL << DCB_DCRSR_REGWnR_Pos)                /*!< DCB DCRSR: Register write/not-read Mask */
+
+#define DCB_DCRSR_REGSEL_Pos                0U                                            /*!< DCB DCRSR: Register selector Position */
+#define DCB_DCRSR_REGSEL_Msk               (0x7FUL /*<< DCB_DCRSR_REGSEL_Pos*/)           /*!< DCB DCRSR: Register selector Mask */
+
+/* DCRDR, Debug Core Register Data Register Definitions */
+#define DCB_DCRDR_DBGTMP_Pos                0U                                            /*!< DCB DCRDR: Data temporary buffer Position */
+#define DCB_DCRDR_DBGTMP_Msk               (0xFFFFFFFFUL /*<< DCB_DCRDR_DBGTMP_Pos*/)     /*!< DCB DCRDR: Data temporary buffer Mask */
+
+/* DEMCR, Debug Exception and Monitor Control Register Definitions */
+#define DCB_DEMCR_TRCENA_Pos               24U                                            /*!< DCB DEMCR: Trace enable Position */
+#define DCB_DEMCR_TRCENA_Msk               (0x1UL << DCB_DEMCR_TRCENA_Pos)                /*!< DCB DEMCR: Trace enable Mask */
+
+#define DCB_DEMCR_MONPRKEY_Pos             23U                                            /*!< DCB DEMCR: Monitor pend req key Position */
+#define DCB_DEMCR_MONPRKEY_Msk             (0x1UL << DCB_DEMCR_MONPRKEY_Pos)              /*!< DCB DEMCR: Monitor pend req key Mask */
+
+#define DCB_DEMCR_UMON_EN_Pos              21U                                            /*!< DCB DEMCR: Unprivileged monitor enable Position */
+#define DCB_DEMCR_UMON_EN_Msk              (0x1UL << DCB_DEMCR_UMON_EN_Pos)               /*!< DCB DEMCR: Unprivileged monitor enable Mask */
+
+#define DCB_DEMCR_SDME_Pos                 20U                                            /*!< DCB DEMCR: Secure DebugMonitor enable Position */
+#define DCB_DEMCR_SDME_Msk                 (0x1UL << DCB_DEMCR_SDME_Pos)                  /*!< DCB DEMCR: Secure DebugMonitor enable Mask */
+
+#define DCB_DEMCR_MON_REQ_Pos              19U                                            /*!< DCB DEMCR: Monitor request Position */
+#define DCB_DEMCR_MON_REQ_Msk              (0x1UL << DCB_DEMCR_MON_REQ_Pos)               /*!< DCB DEMCR: Monitor request Mask */
+
+#define DCB_DEMCR_MON_STEP_Pos             18U                                            /*!< DCB DEMCR: Monitor step Position */
+#define DCB_DEMCR_MON_STEP_Msk             (0x1UL << DCB_DEMCR_MON_STEP_Pos)              /*!< DCB DEMCR: Monitor step Mask */
+
+#define DCB_DEMCR_MON_PEND_Pos             17U                                            /*!< DCB DEMCR: Monitor pend Position */
+#define DCB_DEMCR_MON_PEND_Msk             (0x1UL << DCB_DEMCR_MON_PEND_Pos)              /*!< DCB DEMCR: Monitor pend Mask */
+
+#define DCB_DEMCR_MON_EN_Pos               16U                                            /*!< DCB DEMCR: Monitor enable Position */
+#define DCB_DEMCR_MON_EN_Msk               (0x1UL << DCB_DEMCR_MON_EN_Pos)                /*!< DCB DEMCR: Monitor enable Mask */
+
+#define DCB_DEMCR_VC_SFERR_Pos             11U                                            /*!< DCB DEMCR: Vector Catch SecureFault Position */
+#define DCB_DEMCR_VC_SFERR_Msk             (0x1UL << DCB_DEMCR_VC_SFERR_Pos)              /*!< DCB DEMCR: Vector Catch SecureFault Mask */
+
+#define DCB_DEMCR_VC_HARDERR_Pos           10U                                            /*!< DCB DEMCR: Vector Catch HardFault errors Position */
+#define DCB_DEMCR_VC_HARDERR_Msk           (0x1UL << DCB_DEMCR_VC_HARDERR_Pos)            /*!< DCB DEMCR: Vector Catch HardFault errors Mask */
+
+#define DCB_DEMCR_VC_INTERR_Pos             9U                                            /*!< DCB DEMCR: Vector Catch interrupt errors Position */
+#define DCB_DEMCR_VC_INTERR_Msk            (0x1UL << DCB_DEMCR_VC_INTERR_Pos)             /*!< DCB DEMCR: Vector Catch interrupt errors Mask */
+
+#define DCB_DEMCR_VC_BUSERR_Pos             8U                                            /*!< DCB DEMCR: Vector Catch BusFault errors Position */
+#define DCB_DEMCR_VC_BUSERR_Msk            (0x1UL << DCB_DEMCR_VC_BUSERR_Pos)             /*!< DCB DEMCR: Vector Catch BusFault errors Mask */
+
+#define DCB_DEMCR_VC_STATERR_Pos            7U                                            /*!< DCB DEMCR: Vector Catch state errors Position */
+#define DCB_DEMCR_VC_STATERR_Msk           (0x1UL << DCB_DEMCR_VC_STATERR_Pos)            /*!< DCB DEMCR: Vector Catch state errors Mask */
+
+#define DCB_DEMCR_VC_CHKERR_Pos             6U                                            /*!< DCB DEMCR: Vector Catch check errors Position */
+#define DCB_DEMCR_VC_CHKERR_Msk            (0x1UL << DCB_DEMCR_VC_CHKERR_Pos)             /*!< DCB DEMCR: Vector Catch check errors Mask */
+
+#define DCB_DEMCR_VC_NOCPERR_Pos            5U                                            /*!< DCB DEMCR: Vector Catch NOCP errors Position */
+#define DCB_DEMCR_VC_NOCPERR_Msk           (0x1UL << DCB_DEMCR_VC_NOCPERR_Pos)            /*!< DCB DEMCR: Vector Catch NOCP errors Mask */
+
+#define DCB_DEMCR_VC_MMERR_Pos              4U                                            /*!< DCB DEMCR: Vector Catch MemManage errors Position */
+#define DCB_DEMCR_VC_MMERR_Msk             (0x1UL << DCB_DEMCR_VC_MMERR_Pos)              /*!< DCB DEMCR: Vector Catch MemManage errors Mask */
+
+#define DCB_DEMCR_VC_CORERESET_Pos          0U                                            /*!< DCB DEMCR: Vector Catch Core reset Position */
+#define DCB_DEMCR_VC_CORERESET_Msk         (0x1UL /*<< DCB_DEMCR_VC_CORERESET_Pos*/)      /*!< DCB DEMCR: Vector Catch Core reset Mask */
+
+/* DAUTHCTRL, Debug Authentication Control Register Definitions */
+#define DCB_DAUTHCTRL_INTSPNIDEN_Pos        3U                                            /*!< DCB DAUTHCTRL: Internal Secure non-invasive debug enable Position */
+#define DCB_DAUTHCTRL_INTSPNIDEN_Msk       (0x1UL << DCB_DAUTHCTRL_INTSPNIDEN_Pos)        /*!< DCB DAUTHCTRL: Internal Secure non-invasive debug enable Mask */
+
+#define DCB_DAUTHCTRL_SPNIDENSEL_Pos        2U                                            /*!< DCB DAUTHCTRL: Secure non-invasive debug enable select Position */
+#define DCB_DAUTHCTRL_SPNIDENSEL_Msk       (0x1UL << DCB_DAUTHCTRL_SPNIDENSEL_Pos)        /*!< DCB DAUTHCTRL: Secure non-invasive debug enable select Mask */
+
+#define DCB_DAUTHCTRL_INTSPIDEN_Pos         1U                                            /*!< DCB DAUTHCTRL: Internal Secure invasive debug enable Position */
+#define DCB_DAUTHCTRL_INTSPIDEN_Msk        (0x1UL << DCB_DAUTHCTRL_INTSPIDEN_Pos)         /*!< DCB DAUTHCTRL: Internal Secure invasive debug enable Mask */
+
+#define DCB_DAUTHCTRL_SPIDENSEL_Pos         0U                                            /*!< DCB DAUTHCTRL: Secure invasive debug enable select Position */
+#define DCB_DAUTHCTRL_SPIDENSEL_Msk        (0x1UL /*<< DCB_DAUTHCTRL_SPIDENSEL_Pos*/)     /*!< DCB DAUTHCTRL: Secure invasive debug enable select Mask */
+
+/* DSCSR, Debug Security Control and Status Register Definitions */
+#define DCB_DSCSR_CDSKEY_Pos               17U                                            /*!< DCB DSCSR: CDS write-enable key Position */
+#define DCB_DSCSR_CDSKEY_Msk               (0x1UL << DCB_DSCSR_CDSKEY_Pos)                /*!< DCB DSCSR: CDS write-enable key Mask */
+
+#define DCB_DSCSR_CDS_Pos                  16U                                            /*!< DCB DSCSR: Current domain Secure Position */
+#define DCB_DSCSR_CDS_Msk                  (0x1UL << DCB_DSCSR_CDS_Pos)                   /*!< DCB DSCSR: Current domain Secure Mask */
+
+#define DCB_DSCSR_SBRSEL_Pos                1U                                            /*!< DCB DSCSR: Secure banked register select Position */
+#define DCB_DSCSR_SBRSEL_Msk               (0x1UL << DCB_DSCSR_SBRSEL_Pos)                /*!< DCB DSCSR: Secure banked register select Mask */
+
+#define DCB_DSCSR_SBRSELEN_Pos              0U                                            /*!< DCB DSCSR: Secure banked register select enable Position */
+#define DCB_DSCSR_SBRSELEN_Msk             (0x1UL /*<< DCB_DSCSR_SBRSELEN_Pos*/)          /*!< DCB DSCSR: Secure banked register select enable Mask */
+
+/*@} end of group CMSIS_DCB */
+
+
+
+/**
+  \ingroup  CMSIS_core_register
+  \defgroup CMSIS_DIB       Debug Identification Block
+  \brief    Type definitions for the Debug Identification Block Registers
+  @{
+ */
+
+/**
+  \brief  Structure type to access the Debug Identification Block Registers (DIB).
+ */
+typedef struct
+{
+  __OM  uint32_t DLAR;                   /*!< Offset: 0x000 ( /W)  SCS Software Lock Access Register */
+  __IM  uint32_t DLSR;                   /*!< Offset: 0x004 (R/ )  SCS Software Lock Status Register */
+  __IM  uint32_t DAUTHSTATUS;            /*!< Offset: 0x008 (R/ )  Debug Authentication Status Register */
+  __IM  uint32_t DDEVARCH;               /*!< Offset: 0x00C (R/ )  SCS Device Architecture Register */
+  __IM  uint32_t DDEVTYPE;               /*!< Offset: 0x010 (R/ )  SCS Device Type Register */
+} DIB_Type;
+
+/* DLAR, SCS Software Lock Access Register Definitions */
+#define DIB_DLAR_KEY_Pos                    0U                                            /*!< DIB DLAR: KEY Position */
+#define DIB_DLAR_KEY_Msk                   (0xFFFFFFFFUL /*<< DIB_DLAR_KEY_Pos */)        /*!< DIB DLAR: KEY Mask */
+
+/* DLSR, SCS Software Lock Status Register Definitions */
+#define DIB_DLSR_nTT_Pos                    2U                                            /*!< DIB DLSR: Not thirty-two bit Position */
+#define DIB_DLSR_nTT_Msk                   (0x1UL << DIB_DLSR_nTT_Pos )                   /*!< DIB DLSR: Not thirty-two bit Mask */
+
+#define DIB_DLSR_SLK_Pos                    1U                                            /*!< DIB DLSR: Software Lock status Position */
+#define DIB_DLSR_SLK_Msk                   (0x1UL << DIB_DLSR_SLK_Pos )                   /*!< DIB DLSR: Software Lock status Mask */
+
+#define DIB_DLSR_SLI_Pos                    0U                                            /*!< DIB DLSR: Software Lock implemented Position */
+#define DIB_DLSR_SLI_Msk                   (0x1UL /*<< DIB_DLSR_SLI_Pos*/)                /*!< DIB DLSR: Software Lock implemented Mask */
+
+/* DAUTHSTATUS, Debug Authentication Status Register Definitions */
+#define DIB_DAUTHSTATUS_SNID_Pos            6U                                            /*!< DIB DAUTHSTATUS: Secure Non-invasive Debug Position */
+#define DIB_DAUTHSTATUS_SNID_Msk           (0x3UL << DIB_DAUTHSTATUS_SNID_Pos )           /*!< DIB DAUTHSTATUS: Secure Non-invasive Debug Mask */
+
+#define DIB_DAUTHSTATUS_SID_Pos             4U                                            /*!< DIB DAUTHSTATUS: Secure Invasive Debug Position */
+#define DIB_DAUTHSTATUS_SID_Msk            (0x3UL << DIB_DAUTHSTATUS_SID_Pos )            /*!< DIB DAUTHSTATUS: Secure Invasive Debug Mask */
+
+#define DIB_DAUTHSTATUS_NSNID_Pos           2U                                            /*!< DIB DAUTHSTATUS: Non-secure Non-invasive Debug Position */
+#define DIB_DAUTHSTATUS_NSNID_Msk          (0x3UL << DIB_DAUTHSTATUS_NSNID_Pos )          /*!< DIB DAUTHSTATUS: Non-secure Non-invasive Debug Mask */
+
+#define DIB_DAUTHSTATUS_NSID_Pos            0U                                            /*!< DIB DAUTHSTATUS: Non-secure Invasive Debug Position */
+#define DIB_DAUTHSTATUS_NSID_Msk           (0x3UL /*<< DIB_DAUTHSTATUS_NSID_Pos*/)        /*!< DIB DAUTHSTATUS: Non-secure Invasive Debug Mask */
+
+/* DDEVARCH, SCS Device Architecture Register Definitions */
+#define DIB_DDEVARCH_ARCHITECT_Pos         21U                                            /*!< DIB DDEVARCH: Architect Position */
+#define DIB_DDEVARCH_ARCHITECT_Msk         (0x7FFUL << DIB_DDEVARCH_ARCHITECT_Pos )       /*!< DIB DDEVARCH: Architect Mask */
+
+#define DIB_DDEVARCH_PRESENT_Pos           20U                                            /*!< DIB DDEVARCH: DEVARCH Present Position */
+#define DIB_DDEVARCH_PRESENT_Msk           (0x1FUL << DIB_DDEVARCH_PRESENT_Pos )          /*!< DIB DDEVARCH: DEVARCH Present Mask */
+
+#define DIB_DDEVARCH_REVISION_Pos          16U                                            /*!< DIB DDEVARCH: Revision Position */
+#define DIB_DDEVARCH_REVISION_Msk          (0xFUL << DIB_DDEVARCH_REVISION_Pos )          /*!< DIB DDEVARCH: Revision Mask */
+
+#define DIB_DDEVARCH_ARCHVER_Pos           12U                                            /*!< DIB DDEVARCH: Architecture Version Position */
+#define DIB_DDEVARCH_ARCHVER_Msk           (0xFUL << DIB_DDEVARCH_ARCHVER_Pos )           /*!< DIB DDEVARCH: Architecture Version Mask */
+
+#define DIB_DDEVARCH_ARCHPART_Pos           0U                                            /*!< DIB DDEVARCH: Architecture Part Position */
+#define DIB_DDEVARCH_ARCHPART_Msk          (0xFFFUL /*<< DIB_DDEVARCH_ARCHPART_Pos*/)     /*!< DIB DDEVARCH: Architecture Part Mask */
+
+/* DDEVTYPE, SCS Device Type Register Definitions */
+#define DIB_DDEVTYPE_SUB_Pos                4U                                            /*!< DIB DDEVTYPE: Sub-type Position */
+#define DIB_DDEVTYPE_SUB_Msk               (0xFUL << DIB_DDEVTYPE_SUB_Pos )               /*!< DIB DDEVTYPE: Sub-type Mask */
+
+#define DIB_DDEVTYPE_MAJOR_Pos              0U                                            /*!< DIB DDEVTYPE: Major type Position */
+#define DIB_DDEVTYPE_MAJOR_Msk             (0xFUL /*<< DIB_DDEVTYPE_MAJOR_Pos*/)          /*!< DIB DDEVTYPE: Major type Mask */
+
+
+/*@} end of group CMSIS_DIB */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_bitfield     Core register bit field macros
+  \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
+  @{
+ */
+
+/**
+  \brief   Mask and shift a bit field value for use in a register bit range.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted value.
+*/
+#define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
+
+/**
+  \brief     Mask and shift a register value to extract a bit filed value.
+  \param[in] field  Name of the register bit field.
+  \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
+  \return           Masked and shifted bit field value.
+*/
+#define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
+
+/*@} end of group CMSIS_core_bitfield */
+
+
+/**
+  \ingroup    CMSIS_core_register
+  \defgroup   CMSIS_core_base     Core Definitions
+  \brief      Definitions for base addresses, unions, and structures.
+  @{
+ */
+
+/* Memory mapping of Core Hardware */
+  #define SCS_BASE            (0xE000E000UL)                             /*!< System Control Space Base Address */
+  #define ITM_BASE            (0xE0000000UL)                             /*!< ITM Base Address */
+  #define DWT_BASE            (0xE0001000UL)                             /*!< DWT Base Address */
+  #define TPI_BASE            (0xE0040000UL)                             /*!< TPI Base Address */
+  #define DCB_BASE            (0xE000EDF0UL)                             /*!< DCB Base Address */
+  #define DIB_BASE            (0xE000EFB0UL)                             /*!< DIB Base Address */
+  #define EMSS_BASE           (0xE001E000UL)                             /*!<Enhanced Memory SubSystem Base Address */
+  
+  #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     /*!< SysTick Base Address */
+  #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     /*!< NVIC Base Address */
+  #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     /*!< System Control Block Base Address */
+
+  #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE         ) /*!< System control Register not in SCB */
+  #define SCB                 ((SCB_Type       *)     SCB_BASE         ) /*!< SCB configuration struct */
+  #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) /*!< SysTick configuration struct */
+  #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) /*!< NVIC configuration struct */
+  #define ITM                 ((ITM_Type       *)     ITM_BASE         ) /*!< ITM configuration struct */
+  #define DWT                 ((DWT_Type       *)     DWT_BASE         ) /*!< DWT configuration struct */
+  #define TPI                 ((TPI_Type       *)     TPI_BASE         ) /*!< TPI configuration struct */
+  #define DCB                 ((DCB_Type       *)     DCB_BASE         ) /*!< DCB configuration struct */
+  #define DIB                 ((DIB_Type       *)     DIB_BASE         ) /*!< DIB configuration struct */
+  #define EMSS                ((EMSS_Type      *)     EMSS_BASE        ) /*!<Ehanced MSS Registers struct */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     /*!< Memory Protection Unit */
+    #define MPU               ((MPU_Type       *)     MPU_BASE         ) /*!< Memory Protection Unit */
+  #endif
+
+  #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+    #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     /*!< Security Attribution Unit */
+    #define SAU               ((SAU_Type       *)     SAU_BASE         ) /*!< Security Attribution Unit */
+  #endif
+
+  #define FPU_BASE            (SCS_BASE +  0x0F30UL)                     /*!< Floating Point Unit */
+  #define FPU                 ((FPU_Type       *)     FPU_BASE         ) /*!< Floating Point Unit */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+  #define SCS_BASE_NS         (0xE002E000UL)                             /*!< System Control Space Base Address (non-secure address space) */
+
+  #define DCB_BASE_NS         (0xE002EDF0UL)                             /*!< DCB Base Address                  (non-secure address space) */
+  #define DIB_BASE_NS         (0xE002EFB0UL)                             /*!< DIB Base Address                  (non-secure address space) */
+  #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  /*!< SysTick Base Address              (non-secure address space) */
+  #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  /*!< NVIC Base Address                 (non-secure address space) */
+  #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  /*!< System Control Block Base Address (non-secure address space) */
+
+  #define SCnSCB_NS           ((SCnSCB_Type    *)     SCS_BASE_NS      ) /*!< System control Register not in SCB(non-secure address space) */
+  #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) /*!< SCB configuration struct          (non-secure address space) */
+  #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) /*!< SysTick configuration struct      (non-secure address space) */
+  #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) /*!< NVIC configuration struct         (non-secure address space) */
+  #define DCB_NS              ((DCB_Type       *)     DCB_BASE_NS      ) /*!< DCB configuration struct          (non-secure address space) */
+  #define DIB_NS              ((DIB_Type       *)     DIB_BASE_NS      ) /*!< DIB configuration struct          (non-secure address space) */
+
+  #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+    #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  /*!< Memory Protection Unit            (non-secure address space) */
+    #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) /*!< Memory Protection Unit            (non-secure address space) */
+  #endif
+
+  #define FPU_BASE_NS         (SCS_BASE_NS +  0x0F30UL)                  /*!< Floating Point Unit               (non-secure address space) */
+  #define FPU_NS              ((FPU_Type       *)     FPU_BASE_NS      ) /*!< Floating Point Unit               (non-secure address space) */
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+/*@} */
+
+
+
+/*******************************************************************************
+ *                Hardware Abstraction Layer
+  Core Function Interface contains:
+  - Core NVIC Functions
+  - Core SysTick Functions
+  - Core Debug Functions
+  - Core Register Access Functions
+ ******************************************************************************/
+/**
+  \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
+*/
+
+
+
+/* ##########################   NVIC functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_NVICFunctions NVIC Functions
+  \brief    Functions that manage interrupts and exceptions via the NVIC.
+  @{
+ */
+
+#ifdef CMSIS_NVIC_VIRTUAL
+  #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
+    #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
+  #endif
+  #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
+  #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
+  #define NVIC_EnableIRQ              __NVIC_EnableIRQ
+  #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
+  #define NVIC_DisableIRQ             __NVIC_DisableIRQ
+  #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
+  #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
+  #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
+  #define NVIC_GetActive              __NVIC_GetActive
+  #define NVIC_SetPriority            __NVIC_SetPriority
+  #define NVIC_GetPriority            __NVIC_GetPriority
+  #define NVIC_SystemReset            __NVIC_SystemReset
+  #define SW_SystemReset              __SW_SystemReset
+#endif /* CMSIS_NVIC_VIRTUAL */
+
+#ifdef CMSIS_VECTAB_VIRTUAL
+  #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
+  #endif
+  #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
+#else
+  #define NVIC_SetVector              __NVIC_SetVector
+  #define NVIC_GetVector              __NVIC_GetVector
+#endif  /* (CMSIS_VECTAB_VIRTUAL) */
+
+#define NVIC_USER_IRQ_OFFSET          16
+
+
+/* Special LR values for Secure/Non-Secure call handling and exception handling                                               */
+
+/* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secure BLXNS                   */ 
+#define FNC_RETURN                 (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch                             */
+
+/* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */
+#define EXC_RETURN_PREFIX          (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN value                     */
+#define EXC_RETURN_S               (0x00000040UL)     /* bit [6] stack used to push registers: 0=Non-secure 1=Secure          */
+#define EXC_RETURN_DCRS            (0x00000020UL)     /* bit [5] stacking rules for called registers: 0=skipped 1=saved       */
+#define EXC_RETURN_FTYPE           (0x00000010UL)     /* bit [4] allocate stack for floating-point context: 0=done 1=skipped  */
+#define EXC_RETURN_MODE            (0x00000008UL)     /* bit [3] processor mode for return: 0=Handler mode 1=Thread mode      */
+#define EXC_RETURN_SPSEL           (0x00000004UL)     /* bit [2] stack pointer used to restore context: 0=MSP 1=PSP           */
+#define EXC_RETURN_ES              (0x00000001UL)     /* bit [0] security state exception was taken to: 0=Non-secure 1=Secure */
+
+/* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking                            */
+#if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)  /* Value for processors with floating-point extension:                  */
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RETURN_FTYPE                   */
+#else 
+#define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     /* Value for processors without floating-point extension                */
+#endif
+
+
+/**
+  \brief   Set Priority Grouping
+  \details Sets the priority grouping field using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
+  SCB->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping
+  \details Reads the priority grouping field from the NVIC Interrupt Controller.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
+{
+  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt
+  \details Enables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    __COMPILER_BARRIER();
+    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __COMPILER_BARRIER();
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status
+  \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt
+  \details Disables a device specific interrupt in the NVIC interrupt controller.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+    __DSB();
+    __ISB();
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt
+  \details Reads the NVIC pending register and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt
+  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt
+  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt
+  \details Reads the active register in the NVIC and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get Interrupt Target State
+  \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+  \return             1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Target State
+  \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Clear Interrupt Target State
+  \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  if interrupt is assigned to Secure
+                      1  if interrupt is assigned to Non Secure
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
+    return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+
+/**
+  \brief   Set Interrupt Priority
+  \details Sets the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every processor exception.
+ */
+__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority
+  \details Reads the priority of a device specific interrupt or a processor exception.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority.
+                      Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+
+
+/**
+  \brief   Encode Priority
+  \details Encodes the priority for an interrupt with the given priority group,
+           preemptive priority value, and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]     PriorityGroup  Used priority group.
+  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
+  \param [in]       SubPriority  Subpriority value (starting from 0).
+  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
+ */
+__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  return (
+           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
+           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
+         );
+}
+
+
+/**
+  \brief   Decode Priority
+  \details Decodes an interrupt priority value with a given priority group to
+           preemptive priority value and subpriority value.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
+  \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC_GetPriority().
+  \param [in]     PriorityGroup  Used priority group.
+  \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
+  \param [out]     pSubPriority  Subpriority value (starting from 0).
+ */
+__STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* const pPreemptPriority, uint32_t* const pSubPriority)
+{
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
+  uint32_t PreemptPriorityBits;
+  uint32_t SubPriorityBits;
+
+  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
+  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
+
+  *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL);
+  *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL);
+}
+
+
+/**
+  \brief   Set Interrupt Vector
+  \details Sets an interrupt vector in SRAM based interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+           VTOR must been relocated to SRAM before.
+  \param [in]   IRQn      Interrupt number
+  \param [in]   vector    Address of interrupt handler function
+ */
+__STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
+  __DSB();
+}
+
+
+/**
+  \brief   Get Interrupt Vector
+  \details Reads an interrupt vector from interrupt vector table.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn      Interrupt number.
+  \return                 Address of interrupt handler function
+ */
+__STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
+{
+  uint32_t *vectors = (uint32_t *)SCB->VTOR;
+  return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
+}
+
+
+/**
+  \brief   System Reset
+  \details Initiates a system reset request to reset the MCU.
+ */
+__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses including
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
+                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
+                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+/**
+  \brief   Software Reset
+  \details Initiates a system reset request to reset the CPU.
+ */
+__NO_RETURN __STATIC_INLINE void __SW_SystemReset(void)
+{
+  __DSB();                                                          /* Ensure all outstanding memory accesses including
+                                                                       buffered write are completed before reset */
+  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
+                           (SCB->AIRCR & SCB_AIRCR_BFHFNMINS_Msk) | /* Keep BFHFNMINS unchanged. Use this Reset function in case your case need to keep it */
+                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) | /* Keep priority group unchanged */
+                            SCB_AIRCR_SYSRESETREQ_Msk    );         
+  __DSB();                                                          /* Ensure completion of memory access */
+
+  for(;;)                                                           /* wait until reset */
+  {
+    __NOP();
+  }
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Set Priority Grouping (non-secure)
+  \details Sets the non-secure priority grouping field when in secure state using the required unlock sequence.
+           The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
+           Only values from 0..7 are used.
+           In case of a conflict between priority grouping and available
+           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
+  \param [in]      PriorityGroup  Priority grouping field.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup)
+{
+  uint32_t reg_value;
+  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
+
+  reg_value  =  SCB_NS->AIRCR;                                                /* read old register configuration    */
+  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
+  reg_value  =  (reg_value                                   |
+                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
+                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
+  SCB_NS->AIRCR =  reg_value;
+}
+
+
+/**
+  \brief   Get Priority Grouping (non-secure)
+  \details Reads the priority grouping field from the non-secure NVIC when in secure state.
+  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void)
+{
+  return ((uint32_t)((SCB_NS->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
+}
+
+
+/**
+  \brief   Enable Interrupt (non-secure)
+  \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Enable status (non-secure)
+  \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt is not enabled.
+  \return             1  Interrupt is enabled.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Disable Interrupt (non-secure)
+  \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Pending Interrupt (non-secure)
+  \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns the pending bit for the specified device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not pending.
+  \return             1  Interrupt status is pending.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Pending Interrupt (non-secure)
+  \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Clear Pending Interrupt (non-secure)
+  \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending register when in secure state.
+  \param [in]      IRQn  Device specific interrupt number.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
+  }
+}
+
+
+/**
+  \brief   Get Active Interrupt (non-secure)
+  \details Reads the active register in non-secure NVIC when in secure state and returns the active bit for the device specific interrupt.
+  \param [in]      IRQn  Device specific interrupt number.
+  \return             0  Interrupt status is not active.
+  \return             1  Interrupt status is active.
+  \note    IRQn must not be negative.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
+  }
+  else
+  {
+    return(0U);
+  }
+}
+
+
+/**
+  \brief   Set Interrupt Priority (non-secure)
+  \details Sets the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]      IRQn  Interrupt number.
+  \param [in]  priority  Priority to set.
+  \note    The priority cannot be set for every non-secure processor exception.
+ */
+__STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)
+{
+  if ((int32_t)(IRQn) >= 0)
+  {
+    NVIC_NS->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+  else
+  {
+    SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
+  }
+}
+
+
+/**
+  \brief   Get Interrupt Priority (non-secure)
+  \details Reads the priority of a non-secure device specific interrupt or a non-secure processor exception when in secure state.
+           The interrupt number can be positive to specify a device specific interrupt,
+           or negative to specify a processor exception.
+  \param [in]   IRQn  Interrupt number.
+  \return             Interrupt Priority. Value is aligned automatically to the implemented priority bits of the microcontroller.
+ */
+__STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)
+{
+
+  if ((int32_t)(IRQn) >= 0)
+  {
+    return(((uint32_t)NVIC_NS->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
+  }
+  else
+  {
+    return(((uint32_t)SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
+  }
+}
+#endif /*  defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_NVICFunctions */
+
+/* ##########################  MPU functions  #################################### */
+
+#if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
+
+#include "mpu_armv8.h"
+
+#endif
+
+/* ##########################  FPU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_FpuFunctions FPU Functions
+  \brief    Function that provides FPU type.
+  @{
+ */
+
+/**
+  \brief   get FPU type
+  \details returns the FPU type
+  \returns
+   - \b  0: No FPU
+   - \b  1: Single precision FPU
+   - \b  2: Double + Single precision FPU
+ */
+__STATIC_INLINE uint32_t SCB_GetFPUType(void)
+{
+  uint32_t mvfr0;
+
+  mvfr0 = FPU->MVFR0;
+  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x220U)
+  {
+    return 2U;           /* Double + Single precision FPU */
+  }
+  else if ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
+  {
+    return 1U;           /* Single precision FPU */
+  }
+  else
+  {
+    return 0U;           /* No FPU */
+  }
+}
+
+
+/*@} end of CMSIS_Core_FpuFunctions */
+
+
+
+/* ##########################   SAU functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SAUFunctions SAU Functions
+  \brief    Functions that configure the SAU.
+  @{
+ */
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+
+/**
+  \brief   Enable SAU
+  \details Enables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Enable(void)
+{
+    SAU->CTRL |=  (SAU_CTRL_ENABLE_Msk);
+}
+
+
+
+/**
+  \brief   Disable SAU
+  \details Disables the Security Attribution Unit (SAU).
+ */
+__STATIC_INLINE void TZ_SAU_Disable(void)
+{
+    SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);
+}
+
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_SAUFunctions */
+
+
+
+/* ##################################    Debug Control function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_DCBFunctions Debug Control Functions
+  \brief    Functions that access the Debug Control Block.
+  @{
+ */
+
+
+/**
+  \brief   Set Debug Authentication Control Register
+  \details writes to Debug Authentication Control register.
+  \param [in]  value  value to be writen.
+ */
+__STATIC_INLINE void DCB_SetAuthCtrl(uint32_t value)
+{
+    __DSB();
+    __ISB();
+    DCB->DAUTHCTRL = value;
+    __DSB();
+    __ISB();
+}
+
+
+/**
+  \brief   Get Debug Authentication Control Register
+  \details Reads Debug Authentication Control register.
+  \return             Debug Authentication Control Register.
+ */
+__STATIC_INLINE uint32_t DCB_GetAuthCtrl(void)
+{
+    return (DCB->DAUTHCTRL);
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Set Debug Authentication Control Register (non-secure)
+  \details writes to non-secure Debug Authentication Control register when in secure state.
+  \param [in]  value  value to be writen
+ */
+__STATIC_INLINE void TZ_DCB_SetAuthCtrl_NS(uint32_t value)
+{
+    __DSB();
+    __ISB();
+    DCB_NS->DAUTHCTRL = value;
+    __DSB();
+    __ISB();
+}
+
+
+/**
+  \brief   Get Debug Authentication Control Register (non-secure)
+  \details Reads non-secure Debug Authentication Control register when in secure state.
+  \return             Debug Authentication Control Register.
+ */
+__STATIC_INLINE uint32_t TZ_DCB_GetAuthCtrl_NS(void)
+{
+    return (DCB_NS->DAUTHCTRL);
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_DCBFunctions */
+
+
+
+
+/* ##################################    Debug Identification function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_DIBFunctions Debug Identification Functions
+  \brief    Functions that access the Debug Identification Block.
+  @{
+ */
+
+
+/**
+  \brief   Get Debug Authentication Status Register
+  \details Reads Debug Authentication Status register.
+  \return             Debug Authentication Status Register.
+ */
+__STATIC_INLINE uint32_t DIB_GetAuthStatus(void)
+{
+    return (DIB->DAUTHSTATUS);
+}
+
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   Get Debug Authentication Status Register (non-secure)
+  \details Reads non-secure Debug Authentication Status register when in secure state.
+  \return             Debug Authentication Status Register.
+ */
+__STATIC_INLINE uint32_t TZ_DIB_GetAuthStatus_NS(void)
+{
+    return (DIB_NS->DAUTHSTATUS);
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+/*@} end of CMSIS_Core_DCBFunctions */
+
+
+#if ((defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)) || \
+     (defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)))
+
+/* ##########################  Cache functions  #################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_CacheFunctions Cache Functions
+  \brief    Functions that configure Instruction and Data cache.
+  @{
+ */
+
+/* Cache Size ID Register Macros */
+#define CCSIDR_WAYS(x)         (((x) & SCB_CCSIDR_ASSOCIATIVITY_Msk) >> SCB_CCSIDR_ASSOCIATIVITY_Pos)
+#define CCSIDR_SETS(x)         (((x) & SCB_CCSIDR_NUMSETS_Msk      ) >> SCB_CCSIDR_NUMSETS_Pos      )
+
+#define __SCB_DCACHE_LINE_SIZE  32U /*!< STAR-MC1 cache line size is fixed to 32 bytes (8 words). See also register SCB_CCSIDR */
+#define __SCB_ICACHE_LINE_SIZE  32U /*!< STAR-MC1 cache line size is fixed to 32 bytes (8 words). See also register SCB_CCSIDR */
+
+/**
+  \brief   Enable I-Cache
+  \details Turns on I-Cache
+  */
+__STATIC_FORCEINLINE void SCB_EnableICache (void)
+{
+  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
+    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
+
+    __DSB();
+    __ISB();
+    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
+    __DSB();
+    __ISB();
+    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   Disable I-Cache
+  \details Turns off I-Cache
+  */
+__STATIC_FORCEINLINE void SCB_DisableICache (void)
+{
+  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
+    __DSB();
+    __ISB();
+    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
+    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   Invalidate I-Cache
+  \details Invalidates I-Cache
+  */
+__STATIC_FORCEINLINE void SCB_InvalidateICache (void)
+{
+  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
+    __DSB();
+    __ISB();
+    SCB->ICIALLU = 0UL;
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   I-Cache Invalidate by address
+  \details Invalidates I-Cache for the given address.
+           I-Cache is invalidated starting from a 32 byte aligned address in 32 byte granularity.
+           I-Cache memory blocks which are part of given address + given size are invalidated.
+  \param[in]   addr    address
+  \param[in]   isize   size of memory block (in number of bytes)
+*/
+__STATIC_FORCEINLINE void SCB_InvalidateICache_by_Addr (void *addr, int32_t isize)
+{
+  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
+    if ( isize > 0 ) {
+       int32_t op_size = isize + (((uint32_t)addr) & (__SCB_ICACHE_LINE_SIZE - 1U));
+      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_ICACHE_LINE_SIZE - 1U) */;
+
+      __DSB();
+
+      do {
+        SCB->ICIMVAU = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
+        op_addr += __SCB_ICACHE_LINE_SIZE;
+        op_size -= __SCB_ICACHE_LINE_SIZE;
+      } while ( op_size > 0 );
+
+      __DSB();
+      __ISB();
+    }
+  #endif
+}
+
+
+/**
+  \brief   Enable D-Cache
+  \details Turns on D-Cache
+  */
+__STATIC_FORCEINLINE void SCB_EnableDCache (void)
+{
+  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
+    uint32_t ccsidr;
+    uint32_t sets;
+    uint32_t ways;
+
+    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
+
+    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
+    __DSB();
+
+    ccsidr = SCB->CCSIDR;
+
+                                            /* invalidate D-Cache */
+    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
+    do {
+      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
+      do {
+        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
+                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
+        #if defined ( __CC_ARM )
+          __schedule_barrier();
+        #endif
+      } while (ways-- != 0U);
+    } while(sets-- != 0U);
+    __DSB();
+
+    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
+
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   Disable D-Cache
+  \details Turns off D-Cache
+  */
+__STATIC_FORCEINLINE void SCB_DisableDCache (void)
+{
+  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
+    uint32_t ccsidr;
+    uint32_t sets;
+    uint32_t ways;
+
+    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
+    __DSB();
+
+    SCB->CCR &= ~(uint32_t)SCB_CCR_DC_Msk;  /* disable D-Cache */
+    __DSB();
+
+    ccsidr = SCB->CCSIDR;
+
+                                            /* clean & invalidate D-Cache */
+    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
+    do {
+      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
+      do {
+        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
+                       ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
+        #if defined ( __CC_ARM )
+          __schedule_barrier();
+        #endif
+      } while (ways-- != 0U);
+    } while(sets-- != 0U);
+
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   Invalidate D-Cache
+  \details Invalidates D-Cache
+  */
+__STATIC_FORCEINLINE void SCB_InvalidateDCache (void)
+{
+  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
+    uint32_t ccsidr;
+    uint32_t sets;
+    uint32_t ways;
+
+    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
+    __DSB();
+
+    ccsidr = SCB->CCSIDR;
+
+                                            /* invalidate D-Cache */
+    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
+    do {
+      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
+      do {
+        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
+                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
+        #if defined ( __CC_ARM )
+          __schedule_barrier();
+        #endif
+      } while (ways-- != 0U);
+    } while(sets-- != 0U);
+
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   Clean D-Cache
+  \details Cleans D-Cache
+  */
+__STATIC_FORCEINLINE void SCB_CleanDCache (void)
+{
+  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
+    uint32_t ccsidr;
+    uint32_t sets;
+    uint32_t ways;
+
+    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
+    __DSB();
+
+    ccsidr = SCB->CCSIDR;
+
+                                            /* clean D-Cache */
+    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
+    do {
+      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
+      do {
+        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
+                      ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk)  );
+        #if defined ( __CC_ARM )
+          __schedule_barrier();
+        #endif
+      } while (ways-- != 0U);
+    } while(sets-- != 0U);
+
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   Clean & Invalidate D-Cache
+  \details Cleans and Invalidates D-Cache
+  */
+__STATIC_FORCEINLINE void SCB_CleanInvalidateDCache (void)
+{
+  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
+    uint32_t ccsidr;
+    uint32_t sets;
+    uint32_t ways;
+
+    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
+    __DSB();
+
+    ccsidr = SCB->CCSIDR;
+
+                                            /* clean & invalidate D-Cache */
+    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
+    do {
+      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
+      do {
+        SCB->DCCISW = (((sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
+                       ((ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
+        #if defined ( __CC_ARM )
+          __schedule_barrier();
+        #endif
+      } while (ways-- != 0U);
+    } while(sets-- != 0U);
+
+    __DSB();
+    __ISB();
+  #endif
+}
+
+
+/**
+  \brief   D-Cache Invalidate by address
+  \details Invalidates D-Cache for the given address.
+           D-Cache is invalidated starting from a 32 byte aligned address in 32 byte granularity.
+           D-Cache memory blocks which are part of given address + given size are invalidated.
+  \param[in]   addr    address
+  \param[in]   dsize   size of memory block (in number of bytes)
+*/
+__STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (void *addr, int32_t dsize)
+{
+  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
+    if ( dsize > 0 ) { 
+       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
+      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
+    
+      __DSB();
+
+      do {
+        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
+        op_addr += __SCB_DCACHE_LINE_SIZE;
+        op_size -= __SCB_DCACHE_LINE_SIZE;
+      } while ( op_size > 0 );
+
+      __DSB();
+      __ISB();
+    }
+  #endif
+}
+
+
+/**
+  \brief   D-Cache Clean by address
+  \details Cleans D-Cache for the given address
+           D-Cache is cleaned starting from a 32 byte aligned address in 32 byte granularity.
+           D-Cache memory blocks which are part of given address + given size are cleaned.
+  \param[in]   addr    address
+  \param[in]   dsize   size of memory block (in number of bytes)
+*/
+__STATIC_FORCEINLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
+{
+  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
+    if ( dsize > 0 ) { 
+       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
+      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
+    
+      __DSB();
+
+      do {
+        SCB->DCCMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
+        op_addr += __SCB_DCACHE_LINE_SIZE;
+        op_size -= __SCB_DCACHE_LINE_SIZE;
+      } while ( op_size > 0 );
+
+      __DSB();
+      __ISB();
+    }
+  #endif
+}
+
+
+/**
+  \brief   D-Cache Clean and Invalidate by address
+  \details Cleans and invalidates D_Cache for the given address
+           D-Cache is cleaned and invalidated starting from a 32 byte aligned address in 32 byte granularity.
+           D-Cache memory blocks which are part of given address + given size are cleaned and invalidated.
+  \param[in]   addr    address (aligned to 32-byte boundary)
+  \param[in]   dsize   size of memory block (in number of bytes)
+*/
+__STATIC_FORCEINLINE void SCB_CleanInvalidateDCache_by_Addr (uint32_t *addr, int32_t dsize)
+{
+  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
+    if ( dsize > 0 ) { 
+       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
+      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
+    
+      __DSB();
+
+      do {
+        SCB->DCCIMVAC = op_addr;            /* register accepts only 32byte aligned values, only bits 31..5 are valid */
+        op_addr +=          __SCB_DCACHE_LINE_SIZE;
+        op_size -=          __SCB_DCACHE_LINE_SIZE;
+      } while ( op_size > 0 );
+
+      __DSB();
+      __ISB();
+    }
+  #endif
+}
+
+/*@} end of CMSIS_Core_CacheFunctions */
+#endif
+
+
+/* ##################################    SysTick function  ############################################ */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
+  \brief    Functions that configure the System.
+  @{
+ */
+
+#if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
+
+/**
+  \brief   System Tick Configuration
+  \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+ */
+__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                   /* Reload value impossible */
+  }
+
+  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
+  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_TICKINT_Msk   |
+                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                     /* Function successful */
+}
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+/**
+  \brief   System Tick Configuration (non-secure)
+  \details Initializes the non-secure System Timer and its interrupt when in secure state, and starts the System Tick Timer.
+           Counter is in free running mode to generate periodic interrupts.
+  \param [in]  ticks  Number of ticks between two interrupts.
+  \return          0  Function succeeded.
+  \return          1  Function failed.
+  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
+           function <b>TZ_SysTick_Config_NS</b> is not included. In this case, the file <b><i>device</i>.h</b>
+           must contain a vendor-specific implementation of this function.
+
+ */
+__STATIC_INLINE uint32_t TZ_SysTick_Config_NS(uint32_t ticks)
+{
+  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
+  {
+    return (1UL);                                                         /* Reload value impossible */
+  }
+
+  SysTick_NS->LOAD  = (uint32_t)(ticks - 1UL);                            /* set reload register */
+  TZ_NVIC_SetPriority_NS (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
+  SysTick_NS->VAL   = 0UL;                                                /* Load the SysTick Counter Value */
+  SysTick_NS->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                      SysTick_CTRL_TICKINT_Msk   |
+                      SysTick_CTRL_ENABLE_Msk;                            /* Enable SysTick IRQ and SysTick Timer */
+  return (0UL);                                                           /* Function successful */
+}
+#endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
+
+#endif
+
+/*@} end of CMSIS_Core_SysTickFunctions */
+
+
+
+/* ##################################### Debug In/Output function ########################################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_core_DebugFunctions ITM Functions
+  \brief    Functions that access the ITM debug interface.
+  @{
+ */
+
+extern volatile int32_t ITM_RxBuffer;                              /*!< External variable to receive characters. */
+#define                 ITM_RXBUFFER_EMPTY  ((int32_t)0x5AA55AA5U) /*!< Value identifying \ref ITM_RxBuffer is ready for next character. */
+
+
+/**
+  \brief   ITM Send Character
+  \details Transmits a character via the ITM channel 0, and
+           \li Just returns when no debugger is connected that has booked the output.
+           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
+  \param [in]     ch  Character to transmit.
+  \returns            Character to transmit.
+ */
+__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
+{
+  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
+      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
+  {
+    while (ITM->PORT[0U].u32 == 0UL)
+    {
+      __NOP();
+    }
+    ITM->PORT[0U].u8 = (uint8_t)ch;
+  }
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Receive Character
+  \details Inputs a character via the external variable \ref ITM_RxBuffer.
+  \return             Received character.
+  \return         -1  No character pending.
+ */
+__STATIC_INLINE int32_t ITM_ReceiveChar (void)
+{
+  int32_t ch = -1;                           /* no character available */
+
+  if (ITM_RxBuffer != ITM_RXBUFFER_EMPTY)
+  {
+    ch = ITM_RxBuffer;
+    ITM_RxBuffer = ITM_RXBUFFER_EMPTY;       /* ready for next character */
+  }
+
+  return (ch);
+}
+
+
+/**
+  \brief   ITM Check Character
+  \details Checks whether a character is pending for reading in the variable \ref ITM_RxBuffer.
+  \return          0  No character available.
+  \return          1  Character available.
+ */
+__STATIC_INLINE int32_t ITM_CheckChar (void)
+{
+
+  if (ITM_RxBuffer == ITM_RXBUFFER_EMPTY)
+  {
+    return (0);                              /* no character available */
+  }
+  else
+  {
+    return (1);                              /*    character available */
+  }
+}
+
+/*@} end of CMSIS_core_DebugFunctions */
+
+
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __CORE_STAR_H_DEPENDANT */
+
+#endif /* __CMSIS_GENERIC */
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/mpu_armv7.h b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/mpu_armv7.h
new file mode 100644
index 0000000..d9eedf8
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/mpu_armv7.h
@@ -0,0 +1,275 @@
+/******************************************************************************
+ * @file     mpu_armv7.h
+ * @brief    CMSIS MPU API for Armv7-M MPU
+ * @version  V5.1.2
+ * @date     25. May 2020
+ ******************************************************************************/
+/*
+ * Copyright (c) 2017-2020 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+ 
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header    /* treat file as system include file */
+#endif
+ 
+#ifndef ARM_MPU_ARMV7_H
+#define ARM_MPU_ARMV7_H
+
+#define ARM_MPU_REGION_SIZE_32B      ((uint8_t)0x04U) ///!< MPU Region Size 32 Bytes
+#define ARM_MPU_REGION_SIZE_64B      ((uint8_t)0x05U) ///!< MPU Region Size 64 Bytes
+#define ARM_MPU_REGION_SIZE_128B     ((uint8_t)0x06U) ///!< MPU Region Size 128 Bytes
+#define ARM_MPU_REGION_SIZE_256B     ((uint8_t)0x07U) ///!< MPU Region Size 256 Bytes
+#define ARM_MPU_REGION_SIZE_512B     ((uint8_t)0x08U) ///!< MPU Region Size 512 Bytes
+#define ARM_MPU_REGION_SIZE_1KB      ((uint8_t)0x09U) ///!< MPU Region Size 1 KByte
+#define ARM_MPU_REGION_SIZE_2KB      ((uint8_t)0x0AU) ///!< MPU Region Size 2 KBytes
+#define ARM_MPU_REGION_SIZE_4KB      ((uint8_t)0x0BU) ///!< MPU Region Size 4 KBytes
+#define ARM_MPU_REGION_SIZE_8KB      ((uint8_t)0x0CU) ///!< MPU Region Size 8 KBytes
+#define ARM_MPU_REGION_SIZE_16KB     ((uint8_t)0x0DU) ///!< MPU Region Size 16 KBytes
+#define ARM_MPU_REGION_SIZE_32KB     ((uint8_t)0x0EU) ///!< MPU Region Size 32 KBytes
+#define ARM_MPU_REGION_SIZE_64KB     ((uint8_t)0x0FU) ///!< MPU Region Size 64 KBytes
+#define ARM_MPU_REGION_SIZE_128KB    ((uint8_t)0x10U) ///!< MPU Region Size 128 KBytes
+#define ARM_MPU_REGION_SIZE_256KB    ((uint8_t)0x11U) ///!< MPU Region Size 256 KBytes
+#define ARM_MPU_REGION_SIZE_512KB    ((uint8_t)0x12U) ///!< MPU Region Size 512 KBytes
+#define ARM_MPU_REGION_SIZE_1MB      ((uint8_t)0x13U) ///!< MPU Region Size 1 MByte
+#define ARM_MPU_REGION_SIZE_2MB      ((uint8_t)0x14U) ///!< MPU Region Size 2 MBytes
+#define ARM_MPU_REGION_SIZE_4MB      ((uint8_t)0x15U) ///!< MPU Region Size 4 MBytes
+#define ARM_MPU_REGION_SIZE_8MB      ((uint8_t)0x16U) ///!< MPU Region Size 8 MBytes
+#define ARM_MPU_REGION_SIZE_16MB     ((uint8_t)0x17U) ///!< MPU Region Size 16 MBytes
+#define ARM_MPU_REGION_SIZE_32MB     ((uint8_t)0x18U) ///!< MPU Region Size 32 MBytes
+#define ARM_MPU_REGION_SIZE_64MB     ((uint8_t)0x19U) ///!< MPU Region Size 64 MBytes
+#define ARM_MPU_REGION_SIZE_128MB    ((uint8_t)0x1AU) ///!< MPU Region Size 128 MBytes
+#define ARM_MPU_REGION_SIZE_256MB    ((uint8_t)0x1BU) ///!< MPU Region Size 256 MBytes
+#define ARM_MPU_REGION_SIZE_512MB    ((uint8_t)0x1CU) ///!< MPU Region Size 512 MBytes
+#define ARM_MPU_REGION_SIZE_1GB      ((uint8_t)0x1DU) ///!< MPU Region Size 1 GByte
+#define ARM_MPU_REGION_SIZE_2GB      ((uint8_t)0x1EU) ///!< MPU Region Size 2 GBytes
+#define ARM_MPU_REGION_SIZE_4GB      ((uint8_t)0x1FU) ///!< MPU Region Size 4 GBytes
+
+#define ARM_MPU_AP_NONE 0U ///!< MPU Access Permission no access
+#define ARM_MPU_AP_PRIV 1U ///!< MPU Access Permission privileged access only
+#define ARM_MPU_AP_URO  2U ///!< MPU Access Permission unprivileged access read-only
+#define ARM_MPU_AP_FULL 3U ///!< MPU Access Permission full access
+#define ARM_MPU_AP_PRO  5U ///!< MPU Access Permission privileged access read-only
+#define ARM_MPU_AP_RO   6U ///!< MPU Access Permission read-only access
+
+/** MPU Region Base Address Register Value
+*
+* \param Region The region to be configured, number 0 to 15.
+* \param BaseAddress The base address for the region.
+*/
+#define ARM_MPU_RBAR(Region, BaseAddress) \
+  (((BaseAddress) & MPU_RBAR_ADDR_Msk) |  \
+   ((Region) & MPU_RBAR_REGION_Msk)    |  \
+   (MPU_RBAR_VALID_Msk))
+
+/**
+* MPU Memory Access Attributes
+* 
+* \param TypeExtField      Type extension field, allows you to configure memory access type, for example strongly ordered, peripheral.
+* \param IsShareable       Region is shareable between multiple bus masters.
+* \param IsCacheable       Region is cacheable, i.e. its value may be kept in cache.
+* \param IsBufferable      Region is bufferable, i.e. using write-back caching. Cacheable but non-bufferable regions use write-through policy.
+*/  
+#define ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable)   \
+  ((((TypeExtField) << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk)                  | \
+   (((IsShareable)  << MPU_RASR_S_Pos)   & MPU_RASR_S_Msk)                    | \
+   (((IsCacheable)  << MPU_RASR_C_Pos)   & MPU_RASR_C_Msk)                    | \
+   (((IsBufferable) << MPU_RASR_B_Pos)   & MPU_RASR_B_Msk))
+
+/**
+* MPU Region Attribute and Size Register Value
+* 
+* \param DisableExec       Instruction access disable bit, 1= disable instruction fetches.
+* \param AccessPermission  Data access permissions, allows you to configure read/write access for User and Privileged mode.
+* \param AccessAttributes  Memory access attribution, see \ref ARM_MPU_ACCESS_.
+* \param SubRegionDisable  Sub-region disable field.
+* \param Size              Region size of the region to be configured, for example 4K, 8K.
+*/
+#define ARM_MPU_RASR_EX(DisableExec, AccessPermission, AccessAttributes, SubRegionDisable, Size)    \
+  ((((DisableExec)      << MPU_RASR_XN_Pos)   & MPU_RASR_XN_Msk)                                  | \
+   (((AccessPermission) << MPU_RASR_AP_Pos)   & MPU_RASR_AP_Msk)                                  | \
+   (((AccessAttributes) & (MPU_RASR_TEX_Msk | MPU_RASR_S_Msk | MPU_RASR_C_Msk | MPU_RASR_B_Msk))) | \
+   (((SubRegionDisable) << MPU_RASR_SRD_Pos)  & MPU_RASR_SRD_Msk)                                 | \
+   (((Size)             << MPU_RASR_SIZE_Pos) & MPU_RASR_SIZE_Msk)                                | \
+   (((MPU_RASR_ENABLE_Msk))))
+
+/**
+* MPU Region Attribute and Size Register Value
+* 
+* \param DisableExec       Instruction access disable bit, 1= disable instruction fetches.
+* \param AccessPermission  Data access permissions, allows you to configure read/write access for User and Privileged mode.
+* \param TypeExtField      Type extension field, allows you to configure memory access type, for example strongly ordered, peripheral.
+* \param IsShareable       Region is shareable between multiple bus masters.
+* \param IsCacheable       Region is cacheable, i.e. its value may be kept in cache.
+* \param IsBufferable      Region is bufferable, i.e. using write-back caching. Cacheable but non-bufferable regions use write-through policy.
+* \param SubRegionDisable  Sub-region disable field.
+* \param Size              Region size of the region to be configured, for example 4K, 8K.
+*/                         
+#define ARM_MPU_RASR(DisableExec, AccessPermission, TypeExtField, IsShareable, IsCacheable, IsBufferable, SubRegionDisable, Size) \
+  ARM_MPU_RASR_EX(DisableExec, AccessPermission, ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable), SubRegionDisable, Size)
+
+/**
+* MPU Memory Access Attribute for strongly ordered memory.
+*  - TEX: 000b
+*  - Shareable
+*  - Non-cacheable
+*  - Non-bufferable
+*/ 
+#define ARM_MPU_ACCESS_ORDERED ARM_MPU_ACCESS_(0U, 1U, 0U, 0U)
+
+/**
+* MPU Memory Access Attribute for device memory.
+*  - TEX: 000b (if shareable) or 010b (if non-shareable)
+*  - Shareable or non-shareable
+*  - Non-cacheable
+*  - Bufferable (if shareable) or non-bufferable (if non-shareable)
+*
+* \param IsShareable Configures the device memory as shareable or non-shareable.
+*/ 
+#define ARM_MPU_ACCESS_DEVICE(IsShareable) ((IsShareable) ? ARM_MPU_ACCESS_(0U, 1U, 0U, 1U) : ARM_MPU_ACCESS_(2U, 0U, 0U, 0U))
+
+/**
+* MPU Memory Access Attribute for normal memory.
+*  - TEX: 1BBb (reflecting outer cacheability rules)
+*  - Shareable or non-shareable
+*  - Cacheable or non-cacheable (reflecting inner cacheability rules)
+*  - Bufferable or non-bufferable (reflecting inner cacheability rules)
+*
+* \param OuterCp Configures the outer cache policy.
+* \param InnerCp Configures the inner cache policy.
+* \param IsShareable Configures the memory as shareable or non-shareable.
+*/ 
+#define ARM_MPU_ACCESS_NORMAL(OuterCp, InnerCp, IsShareable) ARM_MPU_ACCESS_((4U | (OuterCp)), IsShareable, ((InnerCp) >> 1U), ((InnerCp) & 1U))
+
+/**
+* MPU Memory Access Attribute non-cacheable policy.
+*/
+#define ARM_MPU_CACHEP_NOCACHE 0U
+
+/**
+* MPU Memory Access Attribute write-back, write and read allocate policy.
+*/
+#define ARM_MPU_CACHEP_WB_WRA 1U
+
+/**
+* MPU Memory Access Attribute write-through, no write allocate policy.
+*/
+#define ARM_MPU_CACHEP_WT_NWA 2U
+
+/**
+* MPU Memory Access Attribute write-back, no write allocate policy.
+*/
+#define ARM_MPU_CACHEP_WB_NWA 3U
+
+
+/**
+* Struct for a single MPU Region
+*/
+typedef struct {
+  uint32_t RBAR; //!< The region base address register value (RBAR)
+  uint32_t RASR; //!< The region attribute and size register value (RASR) \ref MPU_RASR
+} ARM_MPU_Region_t;
+    
+/** Enable the MPU.
+* \param MPU_Control Default access permissions for unconfigured regions.
+*/
+__STATIC_INLINE void ARM_MPU_Enable(uint32_t MPU_Control)
+{
+  __DMB();
+  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
+#ifdef SCB_SHCSR_MEMFAULTENA_Msk
+  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
+#endif
+  __DSB();
+  __ISB();
+}
+
+/** Disable the MPU.
+*/
+__STATIC_INLINE void ARM_MPU_Disable(void)
+{
+  __DMB();
+#ifdef SCB_SHCSR_MEMFAULTENA_Msk
+  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
+#endif
+  MPU->CTRL  &= ~MPU_CTRL_ENABLE_Msk;
+  __DSB();
+  __ISB();
+}
+
+/** Clear and disable the given MPU region.
+* \param rnr Region number to be cleared.
+*/
+__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
+{
+  MPU->RNR = rnr;
+  MPU->RASR = 0U;
+}
+
+/** Configure an MPU region.
+* \param rbar Value for RBAR register.
+* \param rasr Value for RASR register.
+*/   
+__STATIC_INLINE void ARM_MPU_SetRegion(uint32_t rbar, uint32_t rasr)
+{
+  MPU->RBAR = rbar;
+  MPU->RASR = rasr;
+}
+
+/** Configure the given MPU region.
+* \param rnr Region number to be configured.
+* \param rbar Value for RBAR register.
+* \param rasr Value for RASR register.
+*/   
+__STATIC_INLINE void ARM_MPU_SetRegionEx(uint32_t rnr, uint32_t rbar, uint32_t rasr)
+{
+  MPU->RNR = rnr;
+  MPU->RBAR = rbar;
+  MPU->RASR = rasr;
+}
+
+/** Memcpy with strictly ordered memory access, e.g. used by code in ARM_MPU_Load().
+* \param dst Destination data is copied to.
+* \param src Source data is copied from.
+* \param len Amount of data words to be copied.
+*/
+__STATIC_INLINE void ARM_MPU_OrderedMemcpy(volatile uint32_t* dst, const uint32_t* __RESTRICT src, uint32_t len)
+{
+  uint32_t i;
+  for (i = 0U; i < len; ++i) 
+  {
+    dst[i] = src[i];
+  }
+}
+
+/** Load the given number of MPU regions from a table.
+* \param table Pointer to the MPU configuration table.
+* \param cnt Amount of regions to be configured.
+*/
+__STATIC_INLINE void ARM_MPU_Load(ARM_MPU_Region_t const* table, uint32_t cnt) 
+{
+  const uint32_t rowWordSize = sizeof(ARM_MPU_Region_t)/4U;
+  while (cnt > MPU_TYPE_RALIASES) {
+    ARM_MPU_OrderedMemcpy(&(MPU->RBAR), &(table->RBAR), MPU_TYPE_RALIASES*rowWordSize);
+    table += MPU_TYPE_RALIASES;
+    cnt -= MPU_TYPE_RALIASES;
+  }
+  ARM_MPU_OrderedMemcpy(&(MPU->RBAR), &(table->RBAR), cnt*rowWordSize);
+}
+
+#endif
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/mpu_armv8.h b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/mpu_armv8.h
new file mode 100644
index 0000000..3de16ef
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/mpu_armv8.h
@@ -0,0 +1,352 @@
+/******************************************************************************
+ * @file     mpu_armv8.h
+ * @brief    CMSIS MPU API for Armv8-M and Armv8.1-M MPU
+ * @version  V5.1.3
+ * @date     03. February 2021
+ ******************************************************************************/
+/*
+ * Copyright (c) 2017-2021 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header    /* treat file as system include file */
+#endif
+
+#ifndef ARM_MPU_ARMV8_H
+#define ARM_MPU_ARMV8_H
+
+/** \brief Attribute for device memory (outer only) */
+#define ARM_MPU_ATTR_DEVICE                           ( 0U )
+
+/** \brief Attribute for non-cacheable, normal memory */
+#define ARM_MPU_ATTR_NON_CACHEABLE                    ( 4U )
+
+/** \brief Attribute for normal memory (outer and inner)
+* \param NT Non-Transient: Set to 1 for non-transient data.
+* \param WB Write-Back: Set to 1 to use write-back update policy.
+* \param RA Read Allocation: Set to 1 to use cache allocation on read miss.
+* \param WA Write Allocation: Set to 1 to use cache allocation on write miss.
+*/
+#define ARM_MPU_ATTR_MEMORY_(NT, WB, RA, WA) \
+  ((((NT) & 1U) << 3U) | (((WB) & 1U) << 2U) | (((RA) & 1U) << 1U) | ((WA) & 1U))
+
+/** \brief Device memory type non Gathering, non Re-ordering, non Early Write Acknowledgement */
+#define ARM_MPU_ATTR_DEVICE_nGnRnE (0U)
+
+/** \brief Device memory type non Gathering, non Re-ordering, Early Write Acknowledgement */
+#define ARM_MPU_ATTR_DEVICE_nGnRE  (1U)
+
+/** \brief Device memory type non Gathering, Re-ordering, Early Write Acknowledgement */
+#define ARM_MPU_ATTR_DEVICE_nGRE   (2U)
+
+/** \brief Device memory type Gathering, Re-ordering, Early Write Acknowledgement */
+#define ARM_MPU_ATTR_DEVICE_GRE    (3U)
+
+/** \brief Memory Attribute
+* \param O Outer memory attributes
+* \param I O == ARM_MPU_ATTR_DEVICE: Device memory attributes, else: Inner memory attributes
+*/
+#define ARM_MPU_ATTR(O, I) ((((O) & 0xFU) << 4U) | ((((O) & 0xFU) != 0U) ? ((I) & 0xFU) : (((I) & 0x3U) << 2U)))
+
+/** \brief Normal memory non-shareable  */
+#define ARM_MPU_SH_NON   (0U)
+
+/** \brief Normal memory outer shareable  */
+#define ARM_MPU_SH_OUTER (2U)
+
+/** \brief Normal memory inner shareable  */
+#define ARM_MPU_SH_INNER (3U)
+
+/** \brief Memory access permissions
+* \param RO Read-Only: Set to 1 for read-only memory.
+* \param NP Non-Privileged: Set to 1 for non-privileged memory.
+*/
+#define ARM_MPU_AP_(RO, NP) ((((RO) & 1U) << 1U) | ((NP) & 1U))
+
+/** \brief Region Base Address Register value
+* \param BASE The base address bits [31:5] of a memory region. The value is zero extended. Effective address gets 32 byte aligned.
+* \param SH Defines the Shareability domain for this memory region.
+* \param RO Read-Only: Set to 1 for a read-only memory region.
+* \param NP Non-Privileged: Set to 1 for a non-privileged memory region.
+* \oaram XN eXecute Never: Set to 1 for a non-executable memory region.
+*/
+#define ARM_MPU_RBAR(BASE, SH, RO, NP, XN) \
+  (((BASE) & MPU_RBAR_BASE_Msk) | \
+  (((SH) << MPU_RBAR_SH_Pos) & MPU_RBAR_SH_Msk) | \
+  ((ARM_MPU_AP_(RO, NP) << MPU_RBAR_AP_Pos) & MPU_RBAR_AP_Msk) | \
+  (((XN) << MPU_RBAR_XN_Pos) & MPU_RBAR_XN_Msk))
+
+/** \brief Region Limit Address Register value
+* \param LIMIT The limit address bits [31:5] for this memory region. The value is one extended.
+* \param IDX The attribute index to be associated with this memory region.
+*/
+#define ARM_MPU_RLAR(LIMIT, IDX) \
+  (((LIMIT) & MPU_RLAR_LIMIT_Msk) | \
+  (((IDX) << MPU_RLAR_AttrIndx_Pos) & MPU_RLAR_AttrIndx_Msk) | \
+  (MPU_RLAR_EN_Msk))
+
+#if defined(MPU_RLAR_PXN_Pos)
+  
+/** \brief Region Limit Address Register with PXN value
+* \param LIMIT The limit address bits [31:5] for this memory region. The value is one extended.
+* \param PXN Privileged execute never. Defines whether code can be executed from this privileged region.
+* \param IDX The attribute index to be associated with this memory region.
+*/
+#define ARM_MPU_RLAR_PXN(LIMIT, PXN, IDX) \
+  (((LIMIT) & MPU_RLAR_LIMIT_Msk) | \
+  (((PXN) << MPU_RLAR_PXN_Pos) & MPU_RLAR_PXN_Msk) | \
+  (((IDX) << MPU_RLAR_AttrIndx_Pos) & MPU_RLAR_AttrIndx_Msk) | \
+  (MPU_RLAR_EN_Msk))
+  
+#endif
+
+/**
+* Struct for a single MPU Region
+*/
+typedef struct {
+  uint32_t RBAR;                   /*!< Region Base Address Register value */
+  uint32_t RLAR;                   /*!< Region Limit Address Register value */
+} ARM_MPU_Region_t;
+    
+/** Enable the MPU.
+* \param MPU_Control Default access permissions for unconfigured regions.
+*/
+__STATIC_INLINE void ARM_MPU_Enable(uint32_t MPU_Control)
+{
+  __DMB();
+  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
+#ifdef SCB_SHCSR_MEMFAULTENA_Msk
+  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
+#endif
+  __DSB();
+  __ISB();
+}
+
+/** Disable the MPU.
+*/
+__STATIC_INLINE void ARM_MPU_Disable(void)
+{
+  __DMB();
+#ifdef SCB_SHCSR_MEMFAULTENA_Msk
+  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
+#endif
+  MPU->CTRL  &= ~MPU_CTRL_ENABLE_Msk;
+  __DSB();
+  __ISB();
+}
+
+#ifdef MPU_NS
+/** Enable the Non-secure MPU.
+* \param MPU_Control Default access permissions for unconfigured regions.
+*/
+__STATIC_INLINE void ARM_MPU_Enable_NS(uint32_t MPU_Control)
+{
+  __DMB();
+  MPU_NS->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
+#ifdef SCB_SHCSR_MEMFAULTENA_Msk
+  SCB_NS->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
+#endif
+  __DSB();
+  __ISB();
+}
+
+/** Disable the Non-secure MPU.
+*/
+__STATIC_INLINE void ARM_MPU_Disable_NS(void)
+{
+  __DMB();
+#ifdef SCB_SHCSR_MEMFAULTENA_Msk
+  SCB_NS->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
+#endif
+  MPU_NS->CTRL  &= ~MPU_CTRL_ENABLE_Msk;
+  __DSB();
+  __ISB();
+}
+#endif
+
+/** Set the memory attribute encoding to the given MPU.
+* \param mpu Pointer to the MPU to be configured.
+* \param idx The attribute index to be set [0-7]
+* \param attr The attribute value to be set.
+*/
+__STATIC_INLINE void ARM_MPU_SetMemAttrEx(MPU_Type* mpu, uint8_t idx, uint8_t attr)
+{
+  const uint8_t reg = idx / 4U;
+  const uint32_t pos = ((idx % 4U) * 8U);
+  const uint32_t mask = 0xFFU << pos;
+  
+  if (reg >= (sizeof(mpu->MAIR) / sizeof(mpu->MAIR[0]))) {
+    return; // invalid index
+  }
+  
+  mpu->MAIR[reg] = ((mpu->MAIR[reg] & ~mask) | ((attr << pos) & mask));
+}
+
+/** Set the memory attribute encoding.
+* \param idx The attribute index to be set [0-7]
+* \param attr The attribute value to be set.
+*/
+__STATIC_INLINE void ARM_MPU_SetMemAttr(uint8_t idx, uint8_t attr)
+{
+  ARM_MPU_SetMemAttrEx(MPU, idx, attr);
+}
+
+#ifdef MPU_NS
+/** Set the memory attribute encoding to the Non-secure MPU.
+* \param idx The attribute index to be set [0-7]
+* \param attr The attribute value to be set.
+*/
+__STATIC_INLINE void ARM_MPU_SetMemAttr_NS(uint8_t idx, uint8_t attr)
+{
+  ARM_MPU_SetMemAttrEx(MPU_NS, idx, attr);
+}
+#endif
+
+/** Clear and disable the given MPU region of the given MPU.
+* \param mpu Pointer to MPU to be used.
+* \param rnr Region number to be cleared.
+*/
+__STATIC_INLINE void ARM_MPU_ClrRegionEx(MPU_Type* mpu, uint32_t rnr)
+{
+  mpu->RNR = rnr;
+  mpu->RLAR = 0U;
+}
+
+/** Clear and disable the given MPU region.
+* \param rnr Region number to be cleared.
+*/
+__STATIC_INLINE void ARM_MPU_ClrRegion(uint32_t rnr)
+{
+  ARM_MPU_ClrRegionEx(MPU, rnr);
+}
+
+#ifdef MPU_NS
+/** Clear and disable the given Non-secure MPU region.
+* \param rnr Region number to be cleared.
+*/
+__STATIC_INLINE void ARM_MPU_ClrRegion_NS(uint32_t rnr)
+{  
+  ARM_MPU_ClrRegionEx(MPU_NS, rnr);
+}
+#endif
+
+/** Configure the given MPU region of the given MPU.
+* \param mpu Pointer to MPU to be used.
+* \param rnr Region number to be configured.
+* \param rbar Value for RBAR register.
+* \param rlar Value for RLAR register.
+*/   
+__STATIC_INLINE void ARM_MPU_SetRegionEx(MPU_Type* mpu, uint32_t rnr, uint32_t rbar, uint32_t rlar)
+{
+  mpu->RNR = rnr;
+  mpu->RBAR = rbar;
+  mpu->RLAR = rlar;
+}
+
+/** Configure the given MPU region.
+* \param rnr Region number to be configured.
+* \param rbar Value for RBAR register.
+* \param rlar Value for RLAR register.
+*/   
+__STATIC_INLINE void ARM_MPU_SetRegion(uint32_t rnr, uint32_t rbar, uint32_t rlar)
+{
+  ARM_MPU_SetRegionEx(MPU, rnr, rbar, rlar);
+}
+
+#ifdef MPU_NS
+/** Configure the given Non-secure MPU region.
+* \param rnr Region number to be configured.
+* \param rbar Value for RBAR register.
+* \param rlar Value for RLAR register.
+*/   
+__STATIC_INLINE void ARM_MPU_SetRegion_NS(uint32_t rnr, uint32_t rbar, uint32_t rlar)
+{
+  ARM_MPU_SetRegionEx(MPU_NS, rnr, rbar, rlar);  
+}
+#endif
+
+/** Memcpy with strictly ordered memory access, e.g. used by code in ARM_MPU_LoadEx()
+* \param dst Destination data is copied to.
+* \param src Source data is copied from.
+* \param len Amount of data words to be copied.
+*/
+__STATIC_INLINE void ARM_MPU_OrderedMemcpy(volatile uint32_t* dst, const uint32_t* __RESTRICT src, uint32_t len)
+{
+  uint32_t i;
+  for (i = 0U; i < len; ++i) 
+  {
+    dst[i] = src[i];
+  }
+}
+
+/** Load the given number of MPU regions from a table to the given MPU.
+* \param mpu Pointer to the MPU registers to be used.
+* \param rnr First region number to be configured.
+* \param table Pointer to the MPU configuration table.
+* \param cnt Amount of regions to be configured.
+*/
+__STATIC_INLINE void ARM_MPU_LoadEx(MPU_Type* mpu, uint32_t rnr, ARM_MPU_Region_t const* table, uint32_t cnt) 
+{
+  const uint32_t rowWordSize = sizeof(ARM_MPU_Region_t)/4U;
+  if (cnt == 1U) {
+    mpu->RNR = rnr;
+    ARM_MPU_OrderedMemcpy(&(mpu->RBAR), &(table->RBAR), rowWordSize);
+  } else {
+    uint32_t rnrBase   = rnr & ~(MPU_TYPE_RALIASES-1U);
+    uint32_t rnrOffset = rnr % MPU_TYPE_RALIASES;
+    
+    mpu->RNR = rnrBase;
+    while ((rnrOffset + cnt) > MPU_TYPE_RALIASES) {
+      uint32_t c = MPU_TYPE_RALIASES - rnrOffset;
+      ARM_MPU_OrderedMemcpy(&(mpu->RBAR)+(rnrOffset*2U), &(table->RBAR), c*rowWordSize);
+      table += c;
+      cnt -= c;
+      rnrOffset = 0U;
+      rnrBase += MPU_TYPE_RALIASES;
+      mpu->RNR = rnrBase;
+    }
+    
+    ARM_MPU_OrderedMemcpy(&(mpu->RBAR)+(rnrOffset*2U), &(table->RBAR), cnt*rowWordSize);
+  }
+}
+
+/** Load the given number of MPU regions from a table.
+* \param rnr First region number to be configured.
+* \param table Pointer to the MPU configuration table.
+* \param cnt Amount of regions to be configured.
+*/
+__STATIC_INLINE void ARM_MPU_Load(uint32_t rnr, ARM_MPU_Region_t const* table, uint32_t cnt) 
+{
+  ARM_MPU_LoadEx(MPU, rnr, table, cnt);
+}
+
+#ifdef MPU_NS
+/** Load the given number of MPU regions from a table to the Non-secure MPU.
+* \param rnr First region number to be configured.
+* \param table Pointer to the MPU configuration table.
+* \param cnt Amount of regions to be configured.
+*/
+__STATIC_INLINE void ARM_MPU_Load_NS(uint32_t rnr, ARM_MPU_Region_t const* table, uint32_t cnt) 
+{
+  ARM_MPU_LoadEx(MPU_NS, rnr, table, cnt);
+}
+#endif
+
+#endif
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/pac_armv81.h b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/pac_armv81.h
new file mode 100644
index 0000000..854b60a
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/pac_armv81.h
@@ -0,0 +1,206 @@
+/******************************************************************************
+ * @file     pac_armv81.h
+ * @brief    CMSIS PAC key functions for Armv8.1-M PAC extension
+ * @version  V1.0.0
+ * @date     23. March 2022
+ ******************************************************************************/
+/*
+ * Copyright (c) 2022 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header    /* treat file as system include file */
+#endif
+
+#ifndef PAC_ARMV81_H
+#define PAC_ARMV81_H
+
+
+/* ###################  PAC Key functions  ########################### */
+/**
+  \ingroup  CMSIS_Core_FunctionInterface
+  \defgroup CMSIS_Core_PacKeyFunctions PAC Key functions
+  \brief    Functions that access the PAC keys.
+  @{
+ */
+
+#if (defined (__ARM_FEATURE_PAUTH) && (__ARM_FEATURE_PAUTH == 1))
+
+/**
+  \brief   read the PAC key used for privileged mode
+  \details Reads the PAC key stored in the PAC_KEY_P registers.
+  \param [out]    pPacKey  128bit PAC key
+ */
+__STATIC_FORCEINLINE void __get_PAC_KEY_P (uint32_t* pPacKey) {
+  __ASM volatile (
+  "mrs   r1, pac_key_p_0\n"
+  "str   r1,[%0,#0]\n"
+  "mrs   r1, pac_key_p_1\n"
+  "str   r1,[%0,#4]\n"
+  "mrs   r1, pac_key_p_2\n"
+  "str   r1,[%0,#8]\n"
+  "mrs   r1, pac_key_p_3\n"
+  "str   r1,[%0,#12]\n"
+  : : "r" (pPacKey) : "memory", "r1"
+  );
+}
+
+/**
+  \brief   write the PAC key used for privileged mode
+  \details writes the given PAC key to the PAC_KEY_P registers.
+  \param [in]    pPacKey  128bit PAC key
+ */
+__STATIC_FORCEINLINE void __set_PAC_KEY_P (uint32_t* pPacKey) {
+  __ASM volatile (
+  "ldr   r1,[%0,#0]\n"
+  "msr   pac_key_p_0, r1\n"
+  "ldr   r1,[%0,#4]\n"
+  "msr   pac_key_p_1, r1\n"
+  "ldr   r1,[%0,#8]\n"
+  "msr   pac_key_p_2, r1\n"
+  "ldr   r1,[%0,#12]\n"
+  "msr   pac_key_p_3, r1\n"
+  : : "r" (pPacKey) : "memory", "r1"
+  );
+}
+
+/**
+  \brief   read the PAC key used for unprivileged mode
+  \details Reads the PAC key stored in the PAC_KEY_U registers.
+  \param [out]    pPacKey  128bit PAC key
+ */
+__STATIC_FORCEINLINE void __get_PAC_KEY_U (uint32_t* pPacKey) {
+  __ASM volatile (
+  "mrs   r1, pac_key_u_0\n"
+  "str   r1,[%0,#0]\n"
+  "mrs   r1, pac_key_u_1\n"
+  "str   r1,[%0,#4]\n"
+  "mrs   r1, pac_key_u_2\n"
+  "str   r1,[%0,#8]\n"
+  "mrs   r1, pac_key_u_3\n"
+  "str   r1,[%0,#12]\n"
+  : : "r" (pPacKey) : "memory", "r1"
+  );
+}
+
+/**
+  \brief   write the PAC key used for unprivileged mode
+  \details writes the given PAC key to the PAC_KEY_U registers.
+  \param [in]    pPacKey  128bit PAC key
+ */
+__STATIC_FORCEINLINE void __set_PAC_KEY_U (uint32_t* pPacKey) {
+  __ASM volatile (
+  "ldr   r1,[%0,#0]\n"
+  "msr   pac_key_u_0, r1\n"
+  "ldr   r1,[%0,#4]\n"
+  "msr   pac_key_u_1, r1\n"
+  "ldr   r1,[%0,#8]\n"
+  "msr   pac_key_u_2, r1\n"
+  "ldr   r1,[%0,#12]\n"
+  "msr   pac_key_u_3, r1\n"
+  : : "r" (pPacKey) : "memory", "r1"
+  );
+}
+
+#if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
+
+/**
+  \brief   read the PAC key used for privileged mode (non-secure)
+  \details Reads the PAC key stored in the non-secure PAC_KEY_P registers when in secure mode.
+  \param [out]    pPacKey  128bit PAC key
+ */
+__STATIC_FORCEINLINE void __TZ_get_PAC_KEY_P_NS (uint32_t* pPacKey) {
+  __ASM volatile (
+  "mrs   r1, pac_key_p_0_ns\n"
+  "str   r1,[%0,#0]\n"
+  "mrs   r1, pac_key_p_1_ns\n"
+  "str   r1,[%0,#4]\n"
+  "mrs   r1, pac_key_p_2_ns\n"
+  "str   r1,[%0,#8]\n"
+  "mrs   r1, pac_key_p_3_ns\n"
+  "str   r1,[%0,#12]\n"
+  : : "r" (pPacKey) : "memory", "r1"
+  );
+}
+
+/**
+  \brief   write the PAC key used for privileged mode (non-secure)
+  \details writes the given PAC key to the non-secure PAC_KEY_P registers when in secure mode.
+  \param [in]    pPacKey  128bit PAC key
+ */
+__STATIC_FORCEINLINE void __TZ_set_PAC_KEY_P_NS (uint32_t* pPacKey) {
+  __ASM volatile (
+  "ldr   r1,[%0,#0]\n"
+  "msr   pac_key_p_0_ns, r1\n"
+  "ldr   r1,[%0,#4]\n"
+  "msr   pac_key_p_1_ns, r1\n"
+  "ldr   r1,[%0,#8]\n"
+  "msr   pac_key_p_2_ns, r1\n"
+  "ldr   r1,[%0,#12]\n"
+  "msr   pac_key_p_3_ns, r1\n"
+  : : "r" (pPacKey) : "memory", "r1"
+  );
+}
+
+/**
+  \brief   read the PAC key used for unprivileged mode (non-secure)
+  \details Reads the PAC key stored in the non-secure PAC_KEY_U registers when in secure mode.
+  \param [out]    pPacKey  128bit PAC key
+ */
+__STATIC_FORCEINLINE void __TZ_get_PAC_KEY_U_NS (uint32_t* pPacKey) {
+  __ASM volatile (
+  "mrs   r1, pac_key_u_0_ns\n"
+  "str   r1,[%0,#0]\n"
+  "mrs   r1, pac_key_u_1_ns\n"
+  "str   r1,[%0,#4]\n"
+  "mrs   r1, pac_key_u_2_ns\n"
+  "str   r1,[%0,#8]\n"
+  "mrs   r1, pac_key_u_3_ns\n"
+  "str   r1,[%0,#12]\n"
+  : : "r" (pPacKey) : "memory", "r1"
+  );
+}
+
+/**
+  \brief   write the PAC key used for unprivileged mode (non-secure)
+  \details writes the given PAC key to the non-secure PAC_KEY_U registers when in secure mode.
+  \param [in]    pPacKey  128bit PAC key
+ */
+__STATIC_FORCEINLINE void __TZ_set_PAC_KEY_U_NS (uint32_t* pPacKey) {
+  __ASM volatile (
+  "ldr   r1,[%0,#0]\n"
+  "msr   pac_key_u_0_ns, r1\n"
+  "ldr   r1,[%0,#4]\n"
+  "msr   pac_key_u_1_ns, r1\n"
+  "ldr   r1,[%0,#8]\n"
+  "msr   pac_key_u_2_ns, r1\n"
+  "ldr   r1,[%0,#12]\n"
+  "msr   pac_key_u_3_ns, r1\n"
+  : : "r" (pPacKey) : "memory", "r1"
+  );
+}
+
+#endif /* (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3)) */
+
+#endif /* (defined (__ARM_FEATURE_PAUTH) && (__ARM_FEATURE_PAUTH == 1)) */
+
+/*@} end of CMSIS_Core_PacKeyFunctions */
+
+
+#endif /* PAC_ARMV81_H */
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/pmu_armv8.h b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/pmu_armv8.h
new file mode 100644
index 0000000..f8f3d89
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/pmu_armv8.h
@@ -0,0 +1,337 @@
+/******************************************************************************
+ * @file     pmu_armv8.h
+ * @brief    CMSIS PMU API for Armv8.1-M PMU
+ * @version  V1.0.1
+ * @date     15. April 2020
+ ******************************************************************************/
+/*
+ * Copyright (c) 2020 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header    /* treat file as system include file */
+#endif
+
+#ifndef ARM_PMU_ARMV8_H
+#define ARM_PMU_ARMV8_H
+
+/**
+ * \brief PMU Events
+ * \note  See the Armv8.1-M Architecture Reference Manual for full details on these PMU events.
+ * */
+
+#define ARM_PMU_SW_INCR                              0x0000             /*!< Software update to the PMU_SWINC register, architecturally executed and condition code check pass */
+#define ARM_PMU_L1I_CACHE_REFILL                     0x0001             /*!< L1 I-Cache refill */
+#define ARM_PMU_L1D_CACHE_REFILL                     0x0003             /*!< L1 D-Cache refill */
+#define ARM_PMU_L1D_CACHE                            0x0004             /*!< L1 D-Cache access */
+#define ARM_PMU_LD_RETIRED                           0x0006             /*!< Memory-reading instruction architecturally executed and condition code check pass */
+#define ARM_PMU_ST_RETIRED                           0x0007             /*!< Memory-writing instruction architecturally executed and condition code check pass */
+#define ARM_PMU_INST_RETIRED                         0x0008             /*!< Instruction architecturally executed */
+#define ARM_PMU_EXC_TAKEN                            0x0009             /*!< Exception entry */
+#define ARM_PMU_EXC_RETURN                           0x000A             /*!< Exception return instruction architecturally executed and the condition code check pass */
+#define ARM_PMU_PC_WRITE_RETIRED                     0x000C             /*!< Software change to the Program Counter (PC). Instruction is architecturally executed and condition code check pass */
+#define ARM_PMU_BR_IMMED_RETIRED                     0x000D             /*!< Immediate branch architecturally executed */
+#define ARM_PMU_BR_RETURN_RETIRED                    0x000E             /*!< Function return instruction architecturally executed and the condition code check pass */
+#define ARM_PMU_UNALIGNED_LDST_RETIRED               0x000F             /*!< Unaligned memory memory-reading or memory-writing instruction architecturally executed and condition code check pass */
+#define ARM_PMU_BR_MIS_PRED                          0x0010             /*!< Mispredicted or not predicted branch speculatively executed */
+#define ARM_PMU_CPU_CYCLES                           0x0011             /*!< Cycle */
+#define ARM_PMU_BR_PRED                              0x0012             /*!< Predictable branch speculatively executed */
+#define ARM_PMU_MEM_ACCESS                           0x0013             /*!< Data memory access */
+#define ARM_PMU_L1I_CACHE                            0x0014             /*!< Level 1 instruction cache access */
+#define ARM_PMU_L1D_CACHE_WB                         0x0015             /*!< Level 1 data cache write-back */
+#define ARM_PMU_L2D_CACHE                            0x0016             /*!< Level 2 data cache access */
+#define ARM_PMU_L2D_CACHE_REFILL                     0x0017             /*!< Level 2 data cache refill */
+#define ARM_PMU_L2D_CACHE_WB                         0x0018             /*!< Level 2 data cache write-back */
+#define ARM_PMU_BUS_ACCESS                           0x0019             /*!< Bus access */
+#define ARM_PMU_MEMORY_ERROR                         0x001A             /*!< Local memory error */
+#define ARM_PMU_INST_SPEC                            0x001B             /*!< Instruction speculatively executed */
+#define ARM_PMU_BUS_CYCLES                           0x001D             /*!< Bus cycles */
+#define ARM_PMU_CHAIN                                0x001E             /*!< For an odd numbered counter, increment when an overflow occurs on the preceding even-numbered counter on the same PE */
+#define ARM_PMU_L1D_CACHE_ALLOCATE                   0x001F             /*!< Level 1 data cache allocation without refill */
+#define ARM_PMU_L2D_CACHE_ALLOCATE                   0x0020             /*!< Level 2 data cache allocation without refill */
+#define ARM_PMU_BR_RETIRED                           0x0021             /*!< Branch instruction architecturally executed */
+#define ARM_PMU_BR_MIS_PRED_RETIRED                  0x0022             /*!< Mispredicted branch instruction architecturally executed */
+#define ARM_PMU_STALL_FRONTEND                       0x0023             /*!< No operation issued because of the frontend */
+#define ARM_PMU_STALL_BACKEND                        0x0024             /*!< No operation issued because of the backend */
+#define ARM_PMU_L2I_CACHE                            0x0027             /*!< Level 2 instruction cache access */
+#define ARM_PMU_L2I_CACHE_REFILL                     0x0028             /*!< Level 2 instruction cache refill */
+#define ARM_PMU_L3D_CACHE_ALLOCATE                   0x0029             /*!< Level 3 data cache allocation without refill */
+#define ARM_PMU_L3D_CACHE_REFILL                     0x002A             /*!< Level 3 data cache refill */
+#define ARM_PMU_L3D_CACHE                            0x002B             /*!< Level 3 data cache access */
+#define ARM_PMU_L3D_CACHE_WB                         0x002C             /*!< Level 3 data cache write-back */
+#define ARM_PMU_LL_CACHE_RD                          0x0036             /*!< Last level data cache read */
+#define ARM_PMU_LL_CACHE_MISS_RD                     0x0037             /*!< Last level data cache read miss */
+#define ARM_PMU_L1D_CACHE_MISS_RD                    0x0039             /*!< Level 1 data cache read miss */
+#define ARM_PMU_OP_COMPLETE                          0x003A             /*!< Operation retired */
+#define ARM_PMU_OP_SPEC                              0x003B             /*!< Operation speculatively executed */
+#define ARM_PMU_STALL                                0x003C             /*!< Stall cycle for instruction or operation not sent for execution */
+#define ARM_PMU_STALL_OP_BACKEND                     0x003D             /*!< Stall cycle for instruction or operation not sent for execution due to pipeline backend */
+#define ARM_PMU_STALL_OP_FRONTEND                    0x003E             /*!< Stall cycle for instruction or operation not sent for execution due to pipeline frontend */
+#define ARM_PMU_STALL_OP                             0x003F             /*!< Instruction or operation slots not occupied each cycle */
+#define ARM_PMU_L1D_CACHE_RD                         0x0040             /*!< Level 1 data cache read */
+#define ARM_PMU_LE_RETIRED                           0x0100             /*!< Loop end instruction executed */
+#define ARM_PMU_LE_SPEC                              0x0101             /*!< Loop end instruction speculatively executed */
+#define ARM_PMU_BF_RETIRED                           0x0104             /*!< Branch future instruction architecturally executed and condition code check pass */
+#define ARM_PMU_BF_SPEC                              0x0105             /*!< Branch future instruction speculatively executed and condition code check pass */
+#define ARM_PMU_LE_CANCEL                            0x0108             /*!< Loop end instruction not taken */
+#define ARM_PMU_BF_CANCEL                            0x0109             /*!< Branch future instruction not taken */
+#define ARM_PMU_SE_CALL_S                            0x0114             /*!< Call to secure function, resulting in Security state change */
+#define ARM_PMU_SE_CALL_NS                           0x0115             /*!< Call to non-secure function, resulting in Security state change */
+#define ARM_PMU_DWT_CMPMATCH0                        0x0118             /*!< DWT comparator 0 match */
+#define ARM_PMU_DWT_CMPMATCH1                        0x0119             /*!< DWT comparator 1 match */
+#define ARM_PMU_DWT_CMPMATCH2                        0x011A             /*!< DWT comparator 2 match */
+#define ARM_PMU_DWT_CMPMATCH3                        0x011B             /*!< DWT comparator 3 match */
+#define ARM_PMU_MVE_INST_RETIRED                     0x0200             /*!< MVE instruction architecturally executed */
+#define ARM_PMU_MVE_INST_SPEC                        0x0201             /*!< MVE instruction speculatively executed */
+#define ARM_PMU_MVE_FP_RETIRED                       0x0204             /*!< MVE floating-point instruction architecturally executed */
+#define ARM_PMU_MVE_FP_SPEC                          0x0205             /*!< MVE floating-point instruction speculatively executed */
+#define ARM_PMU_MVE_FP_HP_RETIRED                    0x0208             /*!< MVE half-precision floating-point instruction architecturally executed */
+#define ARM_PMU_MVE_FP_HP_SPEC                       0x0209             /*!< MVE half-precision floating-point instruction speculatively executed */
+#define ARM_PMU_MVE_FP_SP_RETIRED                    0x020C             /*!< MVE single-precision floating-point instruction architecturally executed */
+#define ARM_PMU_MVE_FP_SP_SPEC                       0x020D             /*!< MVE single-precision floating-point instruction speculatively executed */
+#define ARM_PMU_MVE_FP_MAC_RETIRED                   0x0214             /*!< MVE floating-point multiply or multiply-accumulate instruction architecturally executed */
+#define ARM_PMU_MVE_FP_MAC_SPEC                      0x0215             /*!< MVE floating-point multiply or multiply-accumulate instruction speculatively executed */
+#define ARM_PMU_MVE_INT_RETIRED                      0x0224             /*!< MVE integer instruction architecturally executed */
+#define ARM_PMU_MVE_INT_SPEC                         0x0225             /*!< MVE integer instruction speculatively executed */
+#define ARM_PMU_MVE_INT_MAC_RETIRED                  0x0228             /*!< MVE multiply or multiply-accumulate instruction architecturally executed */
+#define ARM_PMU_MVE_INT_MAC_SPEC                     0x0229             /*!< MVE multiply or multiply-accumulate instruction speculatively executed */
+#define ARM_PMU_MVE_LDST_RETIRED                     0x0238             /*!< MVE load or store instruction architecturally executed */
+#define ARM_PMU_MVE_LDST_SPEC                        0x0239             /*!< MVE load or store instruction speculatively executed */
+#define ARM_PMU_MVE_LD_RETIRED                       0x023C             /*!< MVE load instruction architecturally executed */
+#define ARM_PMU_MVE_LD_SPEC                          0x023D             /*!< MVE load instruction speculatively executed */
+#define ARM_PMU_MVE_ST_RETIRED                       0x0240             /*!< MVE store instruction architecturally executed */
+#define ARM_PMU_MVE_ST_SPEC                          0x0241             /*!< MVE store instruction speculatively executed */
+#define ARM_PMU_MVE_LDST_CONTIG_RETIRED              0x0244             /*!< MVE contiguous load or store instruction architecturally executed */
+#define ARM_PMU_MVE_LDST_CONTIG_SPEC                 0x0245             /*!< MVE contiguous load or store instruction speculatively executed */
+#define ARM_PMU_MVE_LD_CONTIG_RETIRED                0x0248             /*!< MVE contiguous load instruction architecturally executed */
+#define ARM_PMU_MVE_LD_CONTIG_SPEC                   0x0249             /*!< MVE contiguous load instruction speculatively executed */
+#define ARM_PMU_MVE_ST_CONTIG_RETIRED                0x024C             /*!< MVE contiguous store instruction architecturally executed */
+#define ARM_PMU_MVE_ST_CONTIG_SPEC                   0x024D             /*!< MVE contiguous store instruction speculatively executed */
+#define ARM_PMU_MVE_LDST_NONCONTIG_RETIRED           0x0250             /*!< MVE non-contiguous load or store instruction architecturally executed */
+#define ARM_PMU_MVE_LDST_NONCONTIG_SPEC              0x0251             /*!< MVE non-contiguous load or store instruction speculatively executed */
+#define ARM_PMU_MVE_LD_NONCONTIG_RETIRED             0x0254             /*!< MVE non-contiguous load instruction architecturally executed */
+#define ARM_PMU_MVE_LD_NONCONTIG_SPEC                0x0255             /*!< MVE non-contiguous load instruction speculatively executed */
+#define ARM_PMU_MVE_ST_NONCONTIG_RETIRED             0x0258             /*!< MVE non-contiguous store instruction architecturally executed */
+#define ARM_PMU_MVE_ST_NONCONTIG_SPEC                0x0259             /*!< MVE non-contiguous store instruction speculatively executed */
+#define ARM_PMU_MVE_LDST_MULTI_RETIRED               0x025C             /*!< MVE memory instruction targeting multiple registers architecturally executed */
+#define ARM_PMU_MVE_LDST_MULTI_SPEC                  0x025D             /*!< MVE memory instruction targeting multiple registers speculatively executed */
+#define ARM_PMU_MVE_LD_MULTI_RETIRED                 0x0260             /*!< MVE memory load instruction targeting multiple registers architecturally executed */
+#define ARM_PMU_MVE_LD_MULTI_SPEC                    0x0261             /*!< MVE memory load instruction targeting multiple registers speculatively executed */
+#define ARM_PMU_MVE_ST_MULTI_RETIRED                 0x0261             /*!< MVE memory store instruction targeting multiple registers architecturally executed */
+#define ARM_PMU_MVE_ST_MULTI_SPEC                    0x0265             /*!< MVE memory store instruction targeting multiple registers speculatively executed */
+#define ARM_PMU_MVE_LDST_UNALIGNED_RETIRED           0x028C             /*!< MVE unaligned memory load or store instruction architecturally executed */
+#define ARM_PMU_MVE_LDST_UNALIGNED_SPEC              0x028D             /*!< MVE unaligned memory load or store instruction speculatively executed */
+#define ARM_PMU_MVE_LD_UNALIGNED_RETIRED             0x0290             /*!< MVE unaligned load instruction architecturally executed */
+#define ARM_PMU_MVE_LD_UNALIGNED_SPEC                0x0291             /*!< MVE unaligned load instruction speculatively executed */
+#define ARM_PMU_MVE_ST_UNALIGNED_RETIRED             0x0294             /*!< MVE unaligned store instruction architecturally executed */
+#define ARM_PMU_MVE_ST_UNALIGNED_SPEC                0x0295             /*!< MVE unaligned store instruction speculatively executed */
+#define ARM_PMU_MVE_LDST_UNALIGNED_NONCONTIG_RETIRED 0x0298             /*!< MVE unaligned noncontiguous load or store instruction architecturally executed */
+#define ARM_PMU_MVE_LDST_UNALIGNED_NONCONTIG_SPEC    0x0299             /*!< MVE unaligned noncontiguous load or store instruction speculatively executed */
+#define ARM_PMU_MVE_VREDUCE_RETIRED                  0x02A0             /*!< MVE vector reduction instruction architecturally executed */
+#define ARM_PMU_MVE_VREDUCE_SPEC                     0x02A1             /*!< MVE vector reduction instruction speculatively executed */
+#define ARM_PMU_MVE_VREDUCE_FP_RETIRED               0x02A4             /*!< MVE floating-point vector reduction instruction architecturally executed */
+#define ARM_PMU_MVE_VREDUCE_FP_SPEC                  0x02A5             /*!< MVE floating-point vector reduction instruction speculatively executed */
+#define ARM_PMU_MVE_VREDUCE_INT_RETIRED              0x02A8             /*!< MVE integer vector reduction instruction architecturally executed */
+#define ARM_PMU_MVE_VREDUCE_INT_SPEC                 0x02A9             /*!< MVE integer vector reduction instruction speculatively executed */
+#define ARM_PMU_MVE_PRED                             0x02B8             /*!< Cycles where one or more predicated beats architecturally executed */
+#define ARM_PMU_MVE_STALL                            0x02CC             /*!< Stall cycles caused by an MVE instruction */
+#define ARM_PMU_MVE_STALL_RESOURCE                   0x02CD             /*!< Stall cycles caused by an MVE instruction because of resource conflicts */
+#define ARM_PMU_MVE_STALL_RESOURCE_MEM               0x02CE             /*!< Stall cycles caused by an MVE instruction because of memory resource conflicts */
+#define ARM_PMU_MVE_STALL_RESOURCE_FP                0x02CF             /*!< Stall cycles caused by an MVE instruction because of floating-point resource conflicts */
+#define ARM_PMU_MVE_STALL_RESOURCE_INT               0x02D0             /*!< Stall cycles caused by an MVE instruction because of integer resource conflicts */
+#define ARM_PMU_MVE_STALL_BREAK                      0x02D3             /*!< Stall cycles caused by an MVE chain break */
+#define ARM_PMU_MVE_STALL_DEPENDENCY                 0x02D4             /*!< Stall cycles caused by MVE register dependency */
+#define ARM_PMU_ITCM_ACCESS                          0x4007             /*!< Instruction TCM access */
+#define ARM_PMU_DTCM_ACCESS                          0x4008             /*!< Data TCM access */
+#define ARM_PMU_TRCEXTOUT0                           0x4010             /*!< ETM external output 0 */
+#define ARM_PMU_TRCEXTOUT1                           0x4011             /*!< ETM external output 1 */
+#define ARM_PMU_TRCEXTOUT2                           0x4012             /*!< ETM external output 2 */
+#define ARM_PMU_TRCEXTOUT3                           0x4013             /*!< ETM external output 3 */
+#define ARM_PMU_CTI_TRIGOUT4                         0x4018             /*!< Cross-trigger Interface output trigger 4 */
+#define ARM_PMU_CTI_TRIGOUT5                         0x4019             /*!< Cross-trigger Interface output trigger 5 */
+#define ARM_PMU_CTI_TRIGOUT6                         0x401A             /*!< Cross-trigger Interface output trigger 6 */
+#define ARM_PMU_CTI_TRIGOUT7                         0x401B             /*!< Cross-trigger Interface output trigger 7 */
+
+/** \brief PMU Functions */
+
+__STATIC_INLINE void ARM_PMU_Enable(void);
+__STATIC_INLINE void ARM_PMU_Disable(void);
+
+__STATIC_INLINE void ARM_PMU_Set_EVTYPER(uint32_t num, uint32_t type);
+
+__STATIC_INLINE void ARM_PMU_CYCCNT_Reset(void);
+__STATIC_INLINE void ARM_PMU_EVCNTR_ALL_Reset(void);
+
+__STATIC_INLINE void ARM_PMU_CNTR_Enable(uint32_t mask);
+__STATIC_INLINE void ARM_PMU_CNTR_Disable(uint32_t mask);
+
+__STATIC_INLINE uint32_t ARM_PMU_Get_CCNTR(void);
+__STATIC_INLINE uint32_t ARM_PMU_Get_EVCNTR(uint32_t num);
+
+__STATIC_INLINE uint32_t ARM_PMU_Get_CNTR_OVS(void);
+__STATIC_INLINE void ARM_PMU_Set_CNTR_OVS(uint32_t mask);
+
+__STATIC_INLINE void ARM_PMU_Set_CNTR_IRQ_Enable(uint32_t mask);
+__STATIC_INLINE void ARM_PMU_Set_CNTR_IRQ_Disable(uint32_t mask);
+
+__STATIC_INLINE void ARM_PMU_CNTR_Increment(uint32_t mask);
+
+/** 
+  \brief   Enable the PMU
+*/
+__STATIC_INLINE void ARM_PMU_Enable(void) 
+{
+  PMU->CTRL |= PMU_CTRL_ENABLE_Msk;
+}
+
+/** 
+  \brief   Disable the PMU
+*/
+__STATIC_INLINE void ARM_PMU_Disable(void) 
+{
+  PMU->CTRL &= ~PMU_CTRL_ENABLE_Msk;
+}
+
+/** 
+  \brief   Set event to count for PMU eventer counter
+  \param [in]    num     Event counter (0-30) to configure
+  \param [in]    type    Event to count
+*/
+__STATIC_INLINE void ARM_PMU_Set_EVTYPER(uint32_t num, uint32_t type)
+{
+  PMU->EVTYPER[num] = type;
+}
+
+/** 
+  \brief  Reset cycle counter
+*/
+__STATIC_INLINE void ARM_PMU_CYCCNT_Reset(void)
+{
+  PMU->CTRL |= PMU_CTRL_CYCCNT_RESET_Msk;
+}
+
+/** 
+  \brief  Reset all event counters
+*/
+__STATIC_INLINE void ARM_PMU_EVCNTR_ALL_Reset(void)
+{
+  PMU->CTRL |= PMU_CTRL_EVENTCNT_RESET_Msk;
+}
+
+/** 
+  \brief  Enable counters 
+  \param [in]     mask    Counters to enable
+  \note   Enables one or more of the following:
+          - event counters (0-30)
+          - cycle counter
+*/
+__STATIC_INLINE void ARM_PMU_CNTR_Enable(uint32_t mask)
+{
+  PMU->CNTENSET = mask;
+}
+
+/** 
+  \brief  Disable counters
+  \param [in]     mask    Counters to enable
+  \note   Disables one or more of the following:
+          - event counters (0-30)
+          - cycle counter
+*/
+__STATIC_INLINE void ARM_PMU_CNTR_Disable(uint32_t mask)
+{
+  PMU->CNTENCLR = mask;
+}
+
+/** 
+  \brief  Read cycle counter
+  \return                 Cycle count
+*/
+__STATIC_INLINE uint32_t ARM_PMU_Get_CCNTR(void)
+{
+  return PMU->CCNTR;
+}
+
+/** 
+  \brief   Read event counter
+  \param [in]     num     Event counter (0-30) to read
+  \return                 Event count
+*/
+__STATIC_INLINE uint32_t ARM_PMU_Get_EVCNTR(uint32_t num)
+{
+  return PMU_EVCNTR_CNT_Msk & PMU->EVCNTR[num];
+}
+
+/** 
+  \brief   Read counter overflow status
+  \return  Counter overflow status bits for the following:
+          - event counters (0-30)
+          - cycle counter
+*/
+__STATIC_INLINE uint32_t ARM_PMU_Get_CNTR_OVS(void)
+{
+  return PMU->OVSSET;	
+}
+
+/** 
+  \brief   Clear counter overflow status
+  \param [in]     mask    Counter overflow status bits to clear
+  \note    Clears overflow status bits for one or more of the following:
+           - event counters (0-30)
+           - cycle counter
+*/
+__STATIC_INLINE void ARM_PMU_Set_CNTR_OVS(uint32_t mask)
+{
+  PMU->OVSCLR = mask;
+}
+
+/** 
+  \brief   Enable counter overflow interrupt request 
+  \param [in]     mask    Counter overflow interrupt request bits to set
+  \note    Sets overflow interrupt request bits for one or more of the following:
+           - event counters (0-30)
+           - cycle counter
+*/
+__STATIC_INLINE void ARM_PMU_Set_CNTR_IRQ_Enable(uint32_t mask)
+{
+  PMU->INTENSET = mask;
+}
+
+/** 
+  \brief   Disable counter overflow interrupt request 
+  \param [in]     mask    Counter overflow interrupt request bits to clear
+  \note    Clears overflow interrupt request bits for one or more of the following:
+           - event counters (0-30)
+           - cycle counter
+*/
+__STATIC_INLINE void ARM_PMU_Set_CNTR_IRQ_Disable(uint32_t mask)
+{
+  PMU->INTENCLR = mask;
+}
+
+/** 
+  \brief   Software increment event counter 
+  \param [in]     mask    Counters to increment
+  \note    Software increment bits for one or more event counters (0-30)
+*/
+__STATIC_INLINE void ARM_PMU_CNTR_Increment(uint32_t mask)
+{
+  PMU->SWINC = mask;
+}
+
+#endif
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/tz_context.h b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/tz_context.h
new file mode 100644
index 0000000..0d09749
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/Include/tz_context.h
@@ -0,0 +1,70 @@
+/******************************************************************************
+ * @file     tz_context.h
+ * @brief    Context Management for Armv8-M TrustZone
+ * @version  V1.0.1
+ * @date     10. January 2018
+ ******************************************************************************/
+/*
+ * Copyright (c) 2017-2018 Arm Limited. All rights reserved.
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * Licensed under the Apache License, Version 2.0 (the License); you may
+ * not use this file except in compliance with the License.
+ * You may obtain a copy of the License at
+ *
+ * www.apache.org/licenses/LICENSE-2.0
+ *
+ * Unless required by applicable law or agreed to in writing, software
+ * distributed under the License is distributed on an AS IS BASIS, WITHOUT
+ * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+ * See the License for the specific language governing permissions and
+ * limitations under the License.
+ */
+
+#if   defined ( __ICCARM__ )
+  #pragma system_include         /* treat file as system include file for MISRA check */
+#elif defined (__clang__)
+  #pragma clang system_header   /* treat file as system include file */
+#endif
+
+#ifndef TZ_CONTEXT_H
+#define TZ_CONTEXT_H
+ 
+#include <stdint.h>
+ 
+#ifndef TZ_MODULEID_T
+#define TZ_MODULEID_T
+/// \details Data type that identifies secure software modules called by a process.
+typedef uint32_t TZ_ModuleId_t;
+#endif
+ 
+/// \details TZ Memory ID identifies an allocated memory slot.
+typedef uint32_t TZ_MemoryId_t;
+  
+/// Initialize secure context memory system
+/// \return execution status (1: success, 0: error)
+uint32_t TZ_InitContextSystem_S (void);
+ 
+/// Allocate context memory for calling secure software modules in TrustZone
+/// \param[in]  module   identifies software modules called from non-secure mode
+/// \return value != 0 id TrustZone memory slot identifier
+/// \return value 0    no memory available or internal error
+TZ_MemoryId_t TZ_AllocModuleContext_S (TZ_ModuleId_t module);
+ 
+/// Free context memory that was previously allocated with \ref TZ_AllocModuleContext_S
+/// \param[in]  id  TrustZone memory slot identifier
+/// \return execution status (1: success, 0: error)
+uint32_t TZ_FreeModuleContext_S (TZ_MemoryId_t id);
+ 
+/// Load secure context (called on RTOS thread context switch)
+/// \param[in]  id  TrustZone memory slot identifier
+/// \return execution status (1: success, 0: error)
+uint32_t TZ_LoadContext_S (TZ_MemoryId_t id);
+ 
+/// Store secure context (called on RTOS thread context switch)
+/// \param[in]  id  TrustZone memory slot identifier
+/// \return execution status (1: success, 0: error)
+uint32_t TZ_StoreContext_S (TZ_MemoryId_t id);
+ 
+#endif  // TZ_CONTEXT_H
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/LICENSE.txt b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/LICENSE.txt
new file mode 100644
index 0000000..8dada3e
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/CMSIS/LICENSE.txt
@@ -0,0 +1,201 @@
+                                 Apache License
+                           Version 2.0, January 2004
+                        http://www.apache.org/licenses/
+
+   TERMS AND CONDITIONS FOR USE, REPRODUCTION, AND DISTRIBUTION
+
+   1. Definitions.
+
+      "License" shall mean the terms and conditions for use, reproduction,
+      and distribution as defined by Sections 1 through 9 of this document.
+
+      "Licensor" shall mean the copyright owner or entity authorized by
+      the copyright owner that is granting the License.
+
+      "Legal Entity" shall mean the union of the acting entity and all
+      other entities that control, are controlled by, or are under common
+      control with that entity. For the purposes of this definition,
+      "control" means (i) the power, direct or indirect, to cause the
+      direction or management of such entity, whether by contract or
+      otherwise, or (ii) ownership of fifty percent (50%) or more of the
+      outstanding shares, or (iii) beneficial ownership of such entity.
+
+      "You" (or "Your") shall mean an individual or Legal Entity
+      exercising permissions granted by this License.
+
+      "Source" form shall mean the preferred form for making modifications,
+      including but not limited to software source code, documentation
+      source, and configuration files.
+
+      "Object" form shall mean any form resulting from mechanical
+      transformation or translation of a Source form, including but
+      not limited to compiled object code, generated documentation,
+      and conversions to other media types.
+
+      "Work" shall mean the work of authorship, whether in Source or
+      Object form, made available under the License, as indicated by a
+      copyright notice that is included in or attached to the work
+      (an example is provided in the Appendix below).
+
+      "Derivative Works" shall mean any work, whether in Source or Object
+      form, that is based on (or derived from) the Work and for which the
+      editorial revisions, annotations, elaborations, or other modifications
+      represent, as a whole, an original work of authorship. For the purposes
+      of this License, Derivative Works shall not include works that remain
+      separable from, or merely link (or bind by name) to the interfaces of,
+      the Work and Derivative Works thereof.
+
+      "Contribution" shall mean any work of authorship, including
+      the original version of the Work and any modifications or additions
+      to that Work or Derivative Works thereof, that is intentionally
+      submitted to Licensor for inclusion in the Work by the copyright owner
+      or by an individual or Legal Entity authorized to submit on behalf of
+      the copyright owner. For the purposes of this definition, "submitted"
+      means any form of electronic, verbal, or written communication sent
+      to the Licensor or its representatives, including but not limited to
+      communication on electronic mailing lists, source code control systems,
+      and issue tracking systems that are managed by, or on behalf of, the
+      Licensor for the purpose of discussing and improving the Work, but
+      excluding communication that is conspicuously marked or otherwise
+      designated in writing by the copyright owner as "Not a Contribution."
+
+      "Contributor" shall mean Licensor and any individual or Legal Entity
+      on behalf of whom a Contribution has been received by Licensor and
+      subsequently incorporated within the Work.
+
+   2. Grant of Copyright License. Subject to the terms and conditions of
+      this License, each Contributor hereby grants to You a perpetual,
+      worldwide, non-exclusive, no-charge, royalty-free, irrevocable
+      copyright license to reproduce, prepare Derivative Works of,
+      publicly display, publicly perform, sublicense, and distribute the
+      Work and such Derivative Works in Source or Object form.
+
+   3. Grant of Patent License. Subject to the terms and conditions of
+      this License, each Contributor hereby grants to You a perpetual,
+      worldwide, non-exclusive, no-charge, royalty-free, irrevocable
+      (except as stated in this section) patent license to make, have made,
+      use, offer to sell, sell, import, and otherwise transfer the Work,
+      where such license applies only to those patent claims licensable
+      by such Contributor that are necessarily infringed by their
+      Contribution(s) alone or by combination of their Contribution(s)
+      with the Work to which such Contribution(s) was submitted. If You
+      institute patent litigation against any entity (including a
+      cross-claim or counterclaim in a lawsuit) alleging that the Work
+      or a Contribution incorporated within the Work constitutes direct
+      or contributory patent infringement, then any patent licenses
+      granted to You under this License for that Work shall terminate
+      as of the date such litigation is filed.
+
+   4. Redistribution. You may reproduce and distribute copies of the
+      Work or Derivative Works thereof in any medium, with or without
+      modifications, and in Source or Object form, provided that You
+      meet the following conditions:
+
+      (a) You must give any other recipients of the Work or
+          Derivative Works a copy of this License; and
+
+      (b) You must cause any modified files to carry prominent notices
+          stating that You changed the files; and
+
+      (c) You must retain, in the Source form of any Derivative Works
+          that You distribute, all copyright, patent, trademark, and
+          attribution notices from the Source form of the Work,
+          excluding those notices that do not pertain to any part of
+          the Derivative Works; and
+
+      (d) If the Work includes a "NOTICE" text file as part of its
+          distribution, then any Derivative Works that You distribute must
+          include a readable copy of the attribution notices contained
+          within such NOTICE file, excluding those notices that do not
+          pertain to any part of the Derivative Works, in at least one
+          of the following places: within a NOTICE text file distributed
+          as part of the Derivative Works; within the Source form or
+          documentation, if provided along with the Derivative Works; or,
+          within a display generated by the Derivative Works, if and
+          wherever such third-party notices normally appear. The contents
+          of the NOTICE file are for informational purposes only and
+          do not modify the License. You may add Your own attribution
+          notices within Derivative Works that You distribute, alongside
+          or as an addendum to the NOTICE text from the Work, provided
+          that such additional attribution notices cannot be construed
+          as modifying the License.
+
+      You may add Your own copyright statement to Your modifications and
+      may provide additional or different license terms and conditions
+      for use, reproduction, or distribution of Your modifications, or
+      for any such Derivative Works as a whole, provided Your use,
+      reproduction, and distribution of the Work otherwise complies with
+      the conditions stated in this License.
+
+   5. Submission of Contributions. Unless You explicitly state otherwise,
+      any Contribution intentionally submitted for inclusion in the Work
+      by You to the Licensor shall be under the terms and conditions of
+      this License, without any additional terms or conditions.
+      Notwithstanding the above, nothing herein shall supersede or modify
+      the terms of any separate license agreement you may have executed
+      with Licensor regarding such Contributions.
+
+   6. Trademarks. This License does not grant permission to use the trade
+      names, trademarks, service marks, or product names of the Licensor,
+      except as required for reasonable and customary use in describing the
+      origin of the Work and reproducing the content of the NOTICE file.
+
+   7. Disclaimer of Warranty. Unless required by applicable law or
+      agreed to in writing, Licensor provides the Work (and each
+      Contributor provides its Contributions) on an "AS IS" BASIS,
+      WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
+      implied, including, without limitation, any warranties or conditions
+      of TITLE, NON-INFRINGEMENT, MERCHANTABILITY, or FITNESS FOR A
+      PARTICULAR PURPOSE. You are solely responsible for determining the
+      appropriateness of using or redistributing the Work and assume any
+      risks associated with Your exercise of permissions under this License.
+
+   8. Limitation of Liability. In no event and under no legal theory,
+      whether in tort (including negligence), contract, or otherwise,
+      unless required by applicable law (such as deliberate and grossly
+      negligent acts) or agreed to in writing, shall any Contributor be
+      liable to You for damages, including any direct, indirect, special,
+      incidental, or consequential damages of any character arising as a
+      result of this License or out of the use or inability to use the
+      Work (including but not limited to damages for loss of goodwill,
+      work stoppage, computer failure or malfunction, or any and all
+      other commercial damages or losses), even if such Contributor
+      has been advised of the possibility of such damages.
+
+   9. Accepting Warranty or Additional Liability. While redistributing
+      the Work or Derivative Works thereof, You may choose to offer,
+      and charge a fee for, acceptance of support, warranty, indemnity,
+      or other liability obligations and/or rights consistent with this
+      License. However, in accepting such obligations, You may act only
+      on Your own behalf and on Your sole responsibility, not on behalf
+      of any other Contributor, and only if You agree to indemnify,
+      defend, and hold each Contributor harmless for any liability
+      incurred by, or claims asserted against, such Contributor by reason
+      of your accepting any such warranty or additional liability.
+
+   END OF TERMS AND CONDITIONS
+
+   APPENDIX: How to apply the Apache License to your work.
+
+      To apply the Apache License to your work, attach the following
+      boilerplate notice, with the fields enclosed by brackets "{}"
+      replaced with your own identifying information. (Don't include
+      the brackets!)  The text should be enclosed in the appropriate
+      comment syntax for the file format. We also recommend that a
+      file or class name and description of purpose be included on the
+      same "printed page" as the copyright notice for easier
+      identification within third-party archives.
+
+   Copyright {yyyy} {name of copyright owner}
+
+   Licensed under the Apache License, Version 2.0 (the "License");
+   you may not use this file except in compliance with the License.
+   You may obtain a copy of the License at
+
+       http://www.apache.org/licenses/LICENSE-2.0
+
+   Unless required by applicable law or agreed to in writing, software
+   distributed under the License is distributed on an "AS IS" BASIS,
+   WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+   See the License for the specific language governing permissions and
+   limitations under the License.
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h
new file mode 100644
index 0000000..c3b8473
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/Legacy/stm32_hal_legacy.h
@@ -0,0 +1,4422 @@
+/**
+  ******************************************************************************
+  * @file    stm32_hal_legacy.h
+  * @author  MCD Application Team
+  * @brief   This file contains aliases definition for the STM32Cube HAL constants
+  *          macros and functions maintained for legacy purpose.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2021 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32_HAL_LEGACY
+#define STM32_HAL_LEGACY
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+/* Exported types ------------------------------------------------------------*/
+/* Exported constants --------------------------------------------------------*/
+
+/** @defgroup HAL_AES_Aliased_Defines HAL CRYP Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define AES_FLAG_RDERR                  CRYP_FLAG_RDERR
+#define AES_FLAG_WRERR                  CRYP_FLAG_WRERR
+#define AES_CLEARFLAG_CCF               CRYP_CLEARFLAG_CCF
+#define AES_CLEARFLAG_RDERR             CRYP_CLEARFLAG_RDERR
+#define AES_CLEARFLAG_WRERR             CRYP_CLEARFLAG_WRERR
+#if defined(STM32H7) || defined(STM32MP1)
+#define CRYP_DATATYPE_32B               CRYP_NO_SWAP
+#define CRYP_DATATYPE_16B               CRYP_HALFWORD_SWAP
+#define CRYP_DATATYPE_8B                CRYP_BYTE_SWAP
+#define CRYP_DATATYPE_1B                CRYP_BIT_SWAP
+#endif /* STM32H7 || STM32MP1 */
+/**
+  * @}
+  */
+
+/** @defgroup HAL_ADC_Aliased_Defines HAL ADC Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define ADC_RESOLUTION12b               ADC_RESOLUTION_12B
+#define ADC_RESOLUTION10b               ADC_RESOLUTION_10B
+#define ADC_RESOLUTION8b                ADC_RESOLUTION_8B
+#define ADC_RESOLUTION6b                ADC_RESOLUTION_6B
+#define OVR_DATA_OVERWRITTEN            ADC_OVR_DATA_OVERWRITTEN
+#define OVR_DATA_PRESERVED              ADC_OVR_DATA_PRESERVED
+#define EOC_SINGLE_CONV                 ADC_EOC_SINGLE_CONV
+#define EOC_SEQ_CONV                    ADC_EOC_SEQ_CONV
+#define EOC_SINGLE_SEQ_CONV             ADC_EOC_SINGLE_SEQ_CONV
+#define REGULAR_GROUP                   ADC_REGULAR_GROUP
+#define INJECTED_GROUP                  ADC_INJECTED_GROUP
+#define REGULAR_INJECTED_GROUP          ADC_REGULAR_INJECTED_GROUP
+#define AWD_EVENT                       ADC_AWD_EVENT
+#define AWD1_EVENT                      ADC_AWD1_EVENT
+#define AWD2_EVENT                      ADC_AWD2_EVENT
+#define AWD3_EVENT                      ADC_AWD3_EVENT
+#define OVR_EVENT                       ADC_OVR_EVENT
+#define JQOVF_EVENT                     ADC_JQOVF_EVENT
+#define ALL_CHANNELS                    ADC_ALL_CHANNELS
+#define REGULAR_CHANNELS                ADC_REGULAR_CHANNELS
+#define INJECTED_CHANNELS               ADC_INJECTED_CHANNELS
+#define SYSCFG_FLAG_SENSOR_ADC          ADC_FLAG_SENSOR
+#define SYSCFG_FLAG_VREF_ADC            ADC_FLAG_VREFINT
+#define ADC_CLOCKPRESCALER_PCLK_DIV1    ADC_CLOCK_SYNC_PCLK_DIV1
+#define ADC_CLOCKPRESCALER_PCLK_DIV2    ADC_CLOCK_SYNC_PCLK_DIV2
+#define ADC_CLOCKPRESCALER_PCLK_DIV4    ADC_CLOCK_SYNC_PCLK_DIV4
+#define ADC_CLOCKPRESCALER_PCLK_DIV6    ADC_CLOCK_SYNC_PCLK_DIV6
+#define ADC_CLOCKPRESCALER_PCLK_DIV8    ADC_CLOCK_SYNC_PCLK_DIV8
+#define ADC_EXTERNALTRIG0_T6_TRGO       ADC_EXTERNALTRIGCONV_T6_TRGO
+#define ADC_EXTERNALTRIG1_T21_CC2       ADC_EXTERNALTRIGCONV_T21_CC2
+#define ADC_EXTERNALTRIG2_T2_TRGO       ADC_EXTERNALTRIGCONV_T2_TRGO
+#define ADC_EXTERNALTRIG3_T2_CC4        ADC_EXTERNALTRIGCONV_T2_CC4
+#define ADC_EXTERNALTRIG4_T22_TRGO      ADC_EXTERNALTRIGCONV_T22_TRGO
+#define ADC_EXTERNALTRIG7_EXT_IT11      ADC_EXTERNALTRIGCONV_EXT_IT11
+#define ADC_CLOCK_ASYNC                 ADC_CLOCK_ASYNC_DIV1
+#define ADC_EXTERNALTRIG_EDGE_NONE      ADC_EXTERNALTRIGCONVEDGE_NONE
+#define ADC_EXTERNALTRIG_EDGE_RISING    ADC_EXTERNALTRIGCONVEDGE_RISING
+#define ADC_EXTERNALTRIG_EDGE_FALLING   ADC_EXTERNALTRIGCONVEDGE_FALLING
+#define ADC_EXTERNALTRIG_EDGE_RISINGFALLING ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING
+#define ADC_SAMPLETIME_2CYCLE_5         ADC_SAMPLETIME_2CYCLES_5
+
+#define HAL_ADC_STATE_BUSY_REG          HAL_ADC_STATE_REG_BUSY
+#define HAL_ADC_STATE_BUSY_INJ          HAL_ADC_STATE_INJ_BUSY
+#define HAL_ADC_STATE_EOC_REG           HAL_ADC_STATE_REG_EOC
+#define HAL_ADC_STATE_EOC_INJ           HAL_ADC_STATE_INJ_EOC
+#define HAL_ADC_STATE_ERROR             HAL_ADC_STATE_ERROR_INTERNAL
+#define HAL_ADC_STATE_BUSY              HAL_ADC_STATE_BUSY_INTERNAL
+#define HAL_ADC_STATE_AWD               HAL_ADC_STATE_AWD1
+
+#if defined(STM32H7)
+#define ADC_CHANNEL_VBAT_DIV4           ADC_CHANNEL_VBAT
+#endif /* STM32H7 */
+
+#if defined(STM32U5)
+#define ADC_SAMPLETIME_5CYCLE           ADC_SAMPLETIME_5CYCLES
+#define ADC_SAMPLETIME_391CYCLES_5      ADC_SAMPLETIME_391CYCLES
+#define ADC4_SAMPLETIME_160CYCLES_5     ADC4_SAMPLETIME_814CYCLES_5
+#endif /* STM32U5 */
+
+#if defined(STM32H5)
+#define ADC_CHANNEL_VCORE               ADC_CHANNEL_VDDCORE
+#endif /* STM32H5 */
+/**
+  * @}
+  */
+
+/** @defgroup HAL_CEC_Aliased_Defines HAL CEC Aliased Defines maintained for legacy purpose
+  * @{
+  */
+
+#define __HAL_CEC_GET_IT __HAL_CEC_GET_FLAG
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_COMP_Aliased_Defines HAL COMP Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define COMP_WINDOWMODE_DISABLED       COMP_WINDOWMODE_DISABLE
+#define COMP_WINDOWMODE_ENABLED        COMP_WINDOWMODE_ENABLE
+#define COMP_EXTI_LINE_COMP1_EVENT     COMP_EXTI_LINE_COMP1
+#define COMP_EXTI_LINE_COMP2_EVENT     COMP_EXTI_LINE_COMP2
+#define COMP_EXTI_LINE_COMP3_EVENT     COMP_EXTI_LINE_COMP3
+#define COMP_EXTI_LINE_COMP4_EVENT     COMP_EXTI_LINE_COMP4
+#define COMP_EXTI_LINE_COMP5_EVENT     COMP_EXTI_LINE_COMP5
+#define COMP_EXTI_LINE_COMP6_EVENT     COMP_EXTI_LINE_COMP6
+#define COMP_EXTI_LINE_COMP7_EVENT     COMP_EXTI_LINE_COMP7
+#if defined(STM32L0)
+#define COMP_LPTIMCONNECTION_ENABLED   ((uint32_t)0x00000003U)    /*!< COMPX output generic naming: connected to LPTIM 
+                                                                       input 1 for COMP1, LPTIM input 2 for COMP2 */
+#endif
+#define COMP_OUTPUT_COMP6TIM2OCREFCLR  COMP_OUTPUT_COMP6_TIM2OCREFCLR
+#if defined(STM32F373xC) || defined(STM32F378xx)
+#define COMP_OUTPUT_TIM3IC1            COMP_OUTPUT_COMP1_TIM3IC1
+#define COMP_OUTPUT_TIM3OCREFCLR       COMP_OUTPUT_COMP1_TIM3OCREFCLR
+#endif /* STM32F373xC || STM32F378xx */
+
+#if defined(STM32L0) || defined(STM32L4)
+#define COMP_WINDOWMODE_ENABLE         COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON
+
+#define COMP_NONINVERTINGINPUT_IO1      COMP_INPUT_PLUS_IO1
+#define COMP_NONINVERTINGINPUT_IO2      COMP_INPUT_PLUS_IO2
+#define COMP_NONINVERTINGINPUT_IO3      COMP_INPUT_PLUS_IO3
+#define COMP_NONINVERTINGINPUT_IO4      COMP_INPUT_PLUS_IO4
+#define COMP_NONINVERTINGINPUT_IO5      COMP_INPUT_PLUS_IO5
+#define COMP_NONINVERTINGINPUT_IO6      COMP_INPUT_PLUS_IO6
+
+#define COMP_INVERTINGINPUT_1_4VREFINT  COMP_INPUT_MINUS_1_4VREFINT
+#define COMP_INVERTINGINPUT_1_2VREFINT  COMP_INPUT_MINUS_1_2VREFINT
+#define COMP_INVERTINGINPUT_3_4VREFINT  COMP_INPUT_MINUS_3_4VREFINT
+#define COMP_INVERTINGINPUT_VREFINT     COMP_INPUT_MINUS_VREFINT
+#define COMP_INVERTINGINPUT_DAC1_CH1    COMP_INPUT_MINUS_DAC1_CH1
+#define COMP_INVERTINGINPUT_DAC1_CH2    COMP_INPUT_MINUS_DAC1_CH2
+#define COMP_INVERTINGINPUT_DAC1        COMP_INPUT_MINUS_DAC1_CH1
+#define COMP_INVERTINGINPUT_DAC2        COMP_INPUT_MINUS_DAC1_CH2
+#define COMP_INVERTINGINPUT_IO1         COMP_INPUT_MINUS_IO1
+#if defined(STM32L0)
+/* Issue fixed on STM32L0 COMP driver: only 2 dedicated IO (IO1 and IO2),     */
+/* IO2 was wrongly assigned to IO shared with DAC and IO3 was corresponding   */
+/* to the second dedicated IO (only for COMP2).                               */
+#define COMP_INVERTINGINPUT_IO2         COMP_INPUT_MINUS_DAC1_CH2
+#define COMP_INVERTINGINPUT_IO3         COMP_INPUT_MINUS_IO2
+#else
+#define COMP_INVERTINGINPUT_IO2         COMP_INPUT_MINUS_IO2
+#define COMP_INVERTINGINPUT_IO3         COMP_INPUT_MINUS_IO3
+#endif
+#define COMP_INVERTINGINPUT_IO4         COMP_INPUT_MINUS_IO4
+#define COMP_INVERTINGINPUT_IO5         COMP_INPUT_MINUS_IO5
+
+#define COMP_OUTPUTLEVEL_LOW            COMP_OUTPUT_LEVEL_LOW
+#define COMP_OUTPUTLEVEL_HIGH           COMP_OUTPUT_LEVEL_HIGH
+
+/* Note: Literal "COMP_FLAG_LOCK" kept for legacy purpose.                    */
+/*       To check COMP lock state, use macro "__HAL_COMP_IS_LOCKED()".        */
+#if defined(COMP_CSR_LOCK)
+#define COMP_FLAG_LOCK                 COMP_CSR_LOCK
+#elif defined(COMP_CSR_COMP1LOCK)
+#define COMP_FLAG_LOCK                 COMP_CSR_COMP1LOCK
+#elif defined(COMP_CSR_COMPxLOCK)
+#define COMP_FLAG_LOCK                 COMP_CSR_COMPxLOCK
+#endif
+
+#if defined(STM32L4)
+#define COMP_BLANKINGSRCE_TIM1OC5        COMP_BLANKINGSRC_TIM1_OC5_COMP1
+#define COMP_BLANKINGSRCE_TIM2OC3        COMP_BLANKINGSRC_TIM2_OC3_COMP1
+#define COMP_BLANKINGSRCE_TIM3OC3        COMP_BLANKINGSRC_TIM3_OC3_COMP1
+#define COMP_BLANKINGSRCE_TIM3OC4        COMP_BLANKINGSRC_TIM3_OC4_COMP2
+#define COMP_BLANKINGSRCE_TIM8OC5        COMP_BLANKINGSRC_TIM8_OC5_COMP2
+#define COMP_BLANKINGSRCE_TIM15OC1       COMP_BLANKINGSRC_TIM15_OC1_COMP2
+#define COMP_BLANKINGSRCE_NONE           COMP_BLANKINGSRC_NONE
+#endif
+
+#if defined(STM32L0)
+#define COMP_MODE_HIGHSPEED              COMP_POWERMODE_MEDIUMSPEED
+#define COMP_MODE_LOWSPEED               COMP_POWERMODE_ULTRALOWPOWER
+#else
+#define COMP_MODE_HIGHSPEED              COMP_POWERMODE_HIGHSPEED
+#define COMP_MODE_MEDIUMSPEED            COMP_POWERMODE_MEDIUMSPEED
+#define COMP_MODE_LOWPOWER               COMP_POWERMODE_LOWPOWER
+#define COMP_MODE_ULTRALOWPOWER          COMP_POWERMODE_ULTRALOWPOWER
+#endif
+
+#endif
+
+#if defined(STM32U5)
+#define __HAL_COMP_COMP1_EXTI_CLEAR_RASING_FLAG __HAL_COMP_COMP1_EXTI_CLEAR_RISING_FLAG
+#endif
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_CORTEX_Aliased_Defines HAL CORTEX Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define __HAL_CORTEX_SYSTICKCLK_CONFIG HAL_SYSTICK_CLKSourceConfig
+#if defined(STM32U5)
+#define  MPU_DEVICE_nGnRnE          MPU_DEVICE_NGNRNE
+#define  MPU_DEVICE_nGnRE           MPU_DEVICE_NGNRE
+#define  MPU_DEVICE_nGRE            MPU_DEVICE_NGRE
+#endif /* STM32U5 */
+/**
+  * @}
+  */
+
+/** @defgroup CRC_Aliases CRC API aliases
+  * @{
+  */
+#if defined(STM32H5) || defined(STM32C0)
+#else
+#define HAL_CRC_Input_Data_Reverse   HAL_CRCEx_Input_Data_Reverse    /*!< Aliased to HAL_CRCEx_Input_Data_Reverse for 
+                                                                          inter STM32 series compatibility  */
+#define HAL_CRC_Output_Data_Reverse  HAL_CRCEx_Output_Data_Reverse   /*!< Aliased to HAL_CRCEx_Output_Data_Reverse for 
+                                                                          inter STM32 series compatibility */
+#endif
+/**
+  * @}
+  */
+
+/** @defgroup HAL_CRC_Aliased_Defines HAL CRC Aliased Defines maintained for legacy purpose
+  * @{
+  */
+
+#define CRC_OUTPUTDATA_INVERSION_DISABLED    CRC_OUTPUTDATA_INVERSION_DISABLE
+#define CRC_OUTPUTDATA_INVERSION_ENABLED     CRC_OUTPUTDATA_INVERSION_ENABLE
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_DAC_Aliased_Defines HAL DAC Aliased Defines maintained for legacy purpose
+  * @{
+  */
+
+#define DAC1_CHANNEL_1                                  DAC_CHANNEL_1
+#define DAC1_CHANNEL_2                                  DAC_CHANNEL_2
+#define DAC2_CHANNEL_1                                  DAC_CHANNEL_1
+#define DAC_WAVE_NONE                                   0x00000000U
+#define DAC_WAVE_NOISE                                  DAC_CR_WAVE1_0
+#define DAC_WAVE_TRIANGLE                               DAC_CR_WAVE1_1
+#define DAC_WAVEGENERATION_NONE                         DAC_WAVE_NONE
+#define DAC_WAVEGENERATION_NOISE                        DAC_WAVE_NOISE
+#define DAC_WAVEGENERATION_TRIANGLE                     DAC_WAVE_TRIANGLE
+
+#if defined(STM32G4) || defined(STM32H7) || defined (STM32U5)
+#define DAC_CHIPCONNECT_DISABLE       DAC_CHIPCONNECT_EXTERNAL
+#define DAC_CHIPCONNECT_ENABLE        DAC_CHIPCONNECT_INTERNAL
+#endif
+
+#if defined(STM32U5)
+#define DAC_TRIGGER_STOP_LPTIM1_OUT  DAC_TRIGGER_STOP_LPTIM1_CH1
+#define DAC_TRIGGER_STOP_LPTIM3_OUT  DAC_TRIGGER_STOP_LPTIM3_CH1
+#define DAC_TRIGGER_LPTIM1_OUT       DAC_TRIGGER_LPTIM1_CH1
+#define DAC_TRIGGER_LPTIM3_OUT       DAC_TRIGGER_LPTIM3_CH1
+#endif
+
+#if defined(STM32H5)
+#define DAC_TRIGGER_LPTIM1_OUT       DAC_TRIGGER_LPTIM1_CH1
+#define DAC_TRIGGER_LPTIM2_OUT       DAC_TRIGGER_LPTIM2_CH1
+#endif
+
+#if defined(STM32L1) || defined(STM32L4) || defined(STM32G0) || defined(STM32L5) || defined(STM32H7) || \
+    defined(STM32F4) || defined(STM32G4)
+#define HAL_DAC_MSP_INIT_CB_ID       HAL_DAC_MSPINIT_CB_ID
+#define HAL_DAC_MSP_DEINIT_CB_ID     HAL_DAC_MSPDEINIT_CB_ID
+#endif
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_DMA_Aliased_Defines HAL DMA Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define HAL_REMAPDMA_ADC_DMA_CH2                DMA_REMAP_ADC_DMA_CH2
+#define HAL_REMAPDMA_USART1_TX_DMA_CH4          DMA_REMAP_USART1_TX_DMA_CH4
+#define HAL_REMAPDMA_USART1_RX_DMA_CH5          DMA_REMAP_USART1_RX_DMA_CH5
+#define HAL_REMAPDMA_TIM16_DMA_CH4              DMA_REMAP_TIM16_DMA_CH4
+#define HAL_REMAPDMA_TIM17_DMA_CH2              DMA_REMAP_TIM17_DMA_CH2
+#define HAL_REMAPDMA_USART3_DMA_CH32            DMA_REMAP_USART3_DMA_CH32
+#define HAL_REMAPDMA_TIM16_DMA_CH6              DMA_REMAP_TIM16_DMA_CH6
+#define HAL_REMAPDMA_TIM17_DMA_CH7              DMA_REMAP_TIM17_DMA_CH7
+#define HAL_REMAPDMA_SPI2_DMA_CH67              DMA_REMAP_SPI2_DMA_CH67
+#define HAL_REMAPDMA_USART2_DMA_CH67            DMA_REMAP_USART2_DMA_CH67
+#define HAL_REMAPDMA_I2C1_DMA_CH76              DMA_REMAP_I2C1_DMA_CH76
+#define HAL_REMAPDMA_TIM1_DMA_CH6               DMA_REMAP_TIM1_DMA_CH6
+#define HAL_REMAPDMA_TIM2_DMA_CH7               DMA_REMAP_TIM2_DMA_CH7
+#define HAL_REMAPDMA_TIM3_DMA_CH6               DMA_REMAP_TIM3_DMA_CH6
+
+#define IS_HAL_REMAPDMA                          IS_DMA_REMAP
+#define __HAL_REMAPDMA_CHANNEL_ENABLE            __HAL_DMA_REMAP_CHANNEL_ENABLE
+#define __HAL_REMAPDMA_CHANNEL_DISABLE           __HAL_DMA_REMAP_CHANNEL_DISABLE
+
+#if defined(STM32L4)
+
+#define HAL_DMAMUX1_REQUEST_GEN_EXTI0            HAL_DMAMUX1_REQ_GEN_EXTI0
+#define HAL_DMAMUX1_REQUEST_GEN_EXTI1            HAL_DMAMUX1_REQ_GEN_EXTI1
+#define HAL_DMAMUX1_REQUEST_GEN_EXTI2            HAL_DMAMUX1_REQ_GEN_EXTI2
+#define HAL_DMAMUX1_REQUEST_GEN_EXTI3            HAL_DMAMUX1_REQ_GEN_EXTI3
+#define HAL_DMAMUX1_REQUEST_GEN_EXTI4            HAL_DMAMUX1_REQ_GEN_EXTI4
+#define HAL_DMAMUX1_REQUEST_GEN_EXTI5            HAL_DMAMUX1_REQ_GEN_EXTI5
+#define HAL_DMAMUX1_REQUEST_GEN_EXTI6            HAL_DMAMUX1_REQ_GEN_EXTI6
+#define HAL_DMAMUX1_REQUEST_GEN_EXTI7            HAL_DMAMUX1_REQ_GEN_EXTI7
+#define HAL_DMAMUX1_REQUEST_GEN_EXTI8            HAL_DMAMUX1_REQ_GEN_EXTI8
+#define HAL_DMAMUX1_REQUEST_GEN_EXTI9            HAL_DMAMUX1_REQ_GEN_EXTI9
+#define HAL_DMAMUX1_REQUEST_GEN_EXTI10           HAL_DMAMUX1_REQ_GEN_EXTI10
+#define HAL_DMAMUX1_REQUEST_GEN_EXTI11           HAL_DMAMUX1_REQ_GEN_EXTI11
+#define HAL_DMAMUX1_REQUEST_GEN_EXTI12           HAL_DMAMUX1_REQ_GEN_EXTI12
+#define HAL_DMAMUX1_REQUEST_GEN_EXTI13           HAL_DMAMUX1_REQ_GEN_EXTI13
+#define HAL_DMAMUX1_REQUEST_GEN_EXTI14           HAL_DMAMUX1_REQ_GEN_EXTI14
+#define HAL_DMAMUX1_REQUEST_GEN_EXTI15           HAL_DMAMUX1_REQ_GEN_EXTI15
+#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH0_EVT  HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH0_EVT
+#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH1_EVT  HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH1_EVT
+#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH2_EVT  HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH2_EVT
+#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH3_EVT  HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH3_EVT
+#define HAL_DMAMUX1_REQUEST_GEN_LPTIM1_OUT       HAL_DMAMUX1_REQ_GEN_LPTIM1_OUT
+#define HAL_DMAMUX1_REQUEST_GEN_LPTIM2_OUT       HAL_DMAMUX1_REQ_GEN_LPTIM2_OUT
+#define HAL_DMAMUX1_REQUEST_GEN_DSI_TE           HAL_DMAMUX1_REQ_GEN_DSI_TE
+#define HAL_DMAMUX1_REQUEST_GEN_DSI_EOT          HAL_DMAMUX1_REQ_GEN_DSI_EOT
+#define HAL_DMAMUX1_REQUEST_GEN_DMA2D_EOT        HAL_DMAMUX1_REQ_GEN_DMA2D_EOT
+#define HAL_DMAMUX1_REQUEST_GEN_LTDC_IT          HAL_DMAMUX1_REQ_GEN_LTDC_IT
+
+#define HAL_DMAMUX_REQUEST_GEN_NO_EVENT          HAL_DMAMUX_REQ_GEN_NO_EVENT
+#define HAL_DMAMUX_REQUEST_GEN_RISING            HAL_DMAMUX_REQ_GEN_RISING
+#define HAL_DMAMUX_REQUEST_GEN_FALLING           HAL_DMAMUX_REQ_GEN_FALLING
+#define HAL_DMAMUX_REQUEST_GEN_RISING_FALLING    HAL_DMAMUX_REQ_GEN_RISING_FALLING
+
+#if defined(STM32L4R5xx) || defined(STM32L4R9xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || \
+    defined(STM32L4S7xx) || defined(STM32L4S9xx)
+#define DMA_REQUEST_DCMI_PSSI                    DMA_REQUEST_DCMI
+#endif
+
+#endif /* STM32L4 */
+
+#if defined(STM32G0)
+#define DMA_REQUEST_DAC1_CHANNEL1                DMA_REQUEST_DAC1_CH1
+#define DMA_REQUEST_DAC1_CHANNEL2                DMA_REQUEST_DAC1_CH2
+#define DMA_REQUEST_TIM16_TRIG_COM               DMA_REQUEST_TIM16_COM
+#define DMA_REQUEST_TIM17_TRIG_COM               DMA_REQUEST_TIM17_COM
+
+#define LL_DMAMUX_REQ_TIM16_TRIG_COM             LL_DMAMUX_REQ_TIM16_COM
+#define LL_DMAMUX_REQ_TIM17_TRIG_COM             LL_DMAMUX_REQ_TIM17_COM
+#endif
+
+#if defined(STM32H7)
+
+#define DMA_REQUEST_DAC1 DMA_REQUEST_DAC1_CH1
+#define DMA_REQUEST_DAC2 DMA_REQUEST_DAC1_CH2
+
+#define BDMA_REQUEST_LP_UART1_RX BDMA_REQUEST_LPUART1_RX
+#define BDMA_REQUEST_LP_UART1_TX BDMA_REQUEST_LPUART1_TX
+
+#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH0_EVT    HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH0_EVT
+#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH1_EVT    HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH1_EVT
+#define HAL_DMAMUX1_REQUEST_GEN_DMAMUX1_CH2_EVT    HAL_DMAMUX1_REQ_GEN_DMAMUX1_CH2_EVT
+#define HAL_DMAMUX1_REQUEST_GEN_LPTIM1_OUT         HAL_DMAMUX1_REQ_GEN_LPTIM1_OUT
+#define HAL_DMAMUX1_REQUEST_GEN_LPTIM2_OUT         HAL_DMAMUX1_REQ_GEN_LPTIM2_OUT
+#define HAL_DMAMUX1_REQUEST_GEN_LPTIM3_OUT         HAL_DMAMUX1_REQ_GEN_LPTIM3_OUT
+#define HAL_DMAMUX1_REQUEST_GEN_EXTI0              HAL_DMAMUX1_REQ_GEN_EXTI0
+#define HAL_DMAMUX1_REQUEST_GEN_TIM12_TRGO         HAL_DMAMUX1_REQ_GEN_TIM12_TRGO
+
+#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH0_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH0_EVT
+#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH1_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH1_EVT
+#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH2_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH2_EVT
+#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH3_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH3_EVT
+#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH4_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH4_EVT
+#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH5_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH5_EVT
+#define HAL_DMAMUX2_REQUEST_GEN_DMAMUX2_CH6_EVT    HAL_DMAMUX2_REQ_GEN_DMAMUX2_CH6_EVT
+#define HAL_DMAMUX2_REQUEST_GEN_LPUART1_RX_WKUP    HAL_DMAMUX2_REQ_GEN_LPUART1_RX_WKUP
+#define HAL_DMAMUX2_REQUEST_GEN_LPUART1_TX_WKUP    HAL_DMAMUX2_REQ_GEN_LPUART1_TX_WKUP
+#define HAL_DMAMUX2_REQUEST_GEN_LPTIM2_WKUP        HAL_DMAMUX2_REQ_GEN_LPTIM2_WKUP
+#define HAL_DMAMUX2_REQUEST_GEN_LPTIM2_OUT         HAL_DMAMUX2_REQ_GEN_LPTIM2_OUT
+#define HAL_DMAMUX2_REQUEST_GEN_LPTIM3_WKUP        HAL_DMAMUX2_REQ_GEN_LPTIM3_WKUP
+#define HAL_DMAMUX2_REQUEST_GEN_LPTIM3_OUT         HAL_DMAMUX2_REQ_GEN_LPTIM3_OUT
+#define HAL_DMAMUX2_REQUEST_GEN_LPTIM4_WKUP        HAL_DMAMUX2_REQ_GEN_LPTIM4_WKUP
+#define HAL_DMAMUX2_REQUEST_GEN_LPTIM5_WKUP        HAL_DMAMUX2_REQ_GEN_LPTIM5_WKUP
+#define HAL_DMAMUX2_REQUEST_GEN_I2C4_WKUP          HAL_DMAMUX2_REQ_GEN_I2C4_WKUP
+#define HAL_DMAMUX2_REQUEST_GEN_SPI6_WKUP          HAL_DMAMUX2_REQ_GEN_SPI6_WKUP
+#define HAL_DMAMUX2_REQUEST_GEN_COMP1_OUT          HAL_DMAMUX2_REQ_GEN_COMP1_OUT
+#define HAL_DMAMUX2_REQUEST_GEN_COMP2_OUT          HAL_DMAMUX2_REQ_GEN_COMP2_OUT
+#define HAL_DMAMUX2_REQUEST_GEN_RTC_WKUP           HAL_DMAMUX2_REQ_GEN_RTC_WKUP
+#define HAL_DMAMUX2_REQUEST_GEN_EXTI0              HAL_DMAMUX2_REQ_GEN_EXTI0
+#define HAL_DMAMUX2_REQUEST_GEN_EXTI2              HAL_DMAMUX2_REQ_GEN_EXTI2
+#define HAL_DMAMUX2_REQUEST_GEN_I2C4_IT_EVT        HAL_DMAMUX2_REQ_GEN_I2C4_IT_EVT
+#define HAL_DMAMUX2_REQUEST_GEN_SPI6_IT            HAL_DMAMUX2_REQ_GEN_SPI6_IT
+#define HAL_DMAMUX2_REQUEST_GEN_LPUART1_TX_IT      HAL_DMAMUX2_REQ_GEN_LPUART1_TX_IT
+#define HAL_DMAMUX2_REQUEST_GEN_LPUART1_RX_IT      HAL_DMAMUX2_REQ_GEN_LPUART1_RX_IT
+#define HAL_DMAMUX2_REQUEST_GEN_ADC3_IT            HAL_DMAMUX2_REQ_GEN_ADC3_IT
+#define HAL_DMAMUX2_REQUEST_GEN_ADC3_AWD1_OUT      HAL_DMAMUX2_REQ_GEN_ADC3_AWD1_OUT
+#define HAL_DMAMUX2_REQUEST_GEN_BDMA_CH0_IT        HAL_DMAMUX2_REQ_GEN_BDMA_CH0_IT
+#define HAL_DMAMUX2_REQUEST_GEN_BDMA_CH1_IT        HAL_DMAMUX2_REQ_GEN_BDMA_CH1_IT
+
+#define HAL_DMAMUX_REQUEST_GEN_NO_EVENT            HAL_DMAMUX_REQ_GEN_NO_EVENT
+#define HAL_DMAMUX_REQUEST_GEN_RISING              HAL_DMAMUX_REQ_GEN_RISING
+#define HAL_DMAMUX_REQUEST_GEN_FALLING             HAL_DMAMUX_REQ_GEN_FALLING
+#define HAL_DMAMUX_REQUEST_GEN_RISING_FALLING      HAL_DMAMUX_REQ_GEN_RISING_FALLING
+
+#define DFSDM_FILTER_EXT_TRIG_LPTIM1               DFSDM_FILTER_EXT_TRIG_LPTIM1_OUT
+#define DFSDM_FILTER_EXT_TRIG_LPTIM2               DFSDM_FILTER_EXT_TRIG_LPTIM2_OUT
+#define DFSDM_FILTER_EXT_TRIG_LPTIM3               DFSDM_FILTER_EXT_TRIG_LPTIM3_OUT
+
+#define DAC_TRIGGER_LP1_OUT                        DAC_TRIGGER_LPTIM1_OUT
+#define DAC_TRIGGER_LP2_OUT                        DAC_TRIGGER_LPTIM2_OUT
+
+#endif /* STM32H7 */
+
+#if defined(STM32U5)
+#define GPDMA1_REQUEST_DCMI                        GPDMA1_REQUEST_DCMI_PSSI
+#endif /* STM32U5 */
+/**
+  * @}
+  */
+
+/** @defgroup HAL_FLASH_Aliased_Defines HAL FLASH Aliased Defines maintained for legacy purpose
+  * @{
+  */
+
+#define TYPEPROGRAM_BYTE              FLASH_TYPEPROGRAM_BYTE
+#define TYPEPROGRAM_HALFWORD          FLASH_TYPEPROGRAM_HALFWORD
+#define TYPEPROGRAM_WORD              FLASH_TYPEPROGRAM_WORD
+#define TYPEPROGRAM_DOUBLEWORD        FLASH_TYPEPROGRAM_DOUBLEWORD
+#define TYPEERASE_SECTORS             FLASH_TYPEERASE_SECTORS
+#define TYPEERASE_PAGES               FLASH_TYPEERASE_PAGES
+#define TYPEERASE_PAGEERASE           FLASH_TYPEERASE_PAGES
+#define TYPEERASE_MASSERASE           FLASH_TYPEERASE_MASSERASE
+#define WRPSTATE_DISABLE              OB_WRPSTATE_DISABLE
+#define WRPSTATE_ENABLE               OB_WRPSTATE_ENABLE
+#define HAL_FLASH_TIMEOUT_VALUE       FLASH_TIMEOUT_VALUE
+#define OBEX_PCROP                    OPTIONBYTE_PCROP
+#define OBEX_BOOTCONFIG               OPTIONBYTE_BOOTCONFIG
+#define PCROPSTATE_DISABLE            OB_PCROP_STATE_DISABLE
+#define PCROPSTATE_ENABLE             OB_PCROP_STATE_ENABLE
+#define TYPEERASEDATA_BYTE            FLASH_TYPEERASEDATA_BYTE
+#define TYPEERASEDATA_HALFWORD        FLASH_TYPEERASEDATA_HALFWORD
+#define TYPEERASEDATA_WORD            FLASH_TYPEERASEDATA_WORD
+#define TYPEPROGRAMDATA_BYTE          FLASH_TYPEPROGRAMDATA_BYTE
+#define TYPEPROGRAMDATA_HALFWORD      FLASH_TYPEPROGRAMDATA_HALFWORD
+#define TYPEPROGRAMDATA_WORD          FLASH_TYPEPROGRAMDATA_WORD
+#define TYPEPROGRAMDATA_FASTBYTE      FLASH_TYPEPROGRAMDATA_FASTBYTE
+#define TYPEPROGRAMDATA_FASTHALFWORD  FLASH_TYPEPROGRAMDATA_FASTHALFWORD
+#define TYPEPROGRAMDATA_FASTWORD      FLASH_TYPEPROGRAMDATA_FASTWORD
+#if !defined(STM32F2) && !defined(STM32F4) && !defined(STM32F7) && !defined(STM32H7) && !defined(STM32H5) 
+#define PAGESIZE                      FLASH_PAGE_SIZE
+#endif /* STM32F2 && STM32F4 && STM32F7 &&  STM32H7 && STM32H5 */
+#define TYPEPROGRAM_FASTBYTE          FLASH_TYPEPROGRAM_BYTE
+#define TYPEPROGRAM_FASTHALFWORD      FLASH_TYPEPROGRAM_HALFWORD
+#define TYPEPROGRAM_FASTWORD          FLASH_TYPEPROGRAM_WORD
+#define VOLTAGE_RANGE_1               FLASH_VOLTAGE_RANGE_1
+#define VOLTAGE_RANGE_2               FLASH_VOLTAGE_RANGE_2
+#define VOLTAGE_RANGE_3               FLASH_VOLTAGE_RANGE_3
+#define VOLTAGE_RANGE_4               FLASH_VOLTAGE_RANGE_4
+#define TYPEPROGRAM_FAST              FLASH_TYPEPROGRAM_FAST
+#define TYPEPROGRAM_FAST_AND_LAST     FLASH_TYPEPROGRAM_FAST_AND_LAST
+#define WRPAREA_BANK1_AREAA           OB_WRPAREA_BANK1_AREAA
+#define WRPAREA_BANK1_AREAB           OB_WRPAREA_BANK1_AREAB
+#define WRPAREA_BANK2_AREAA           OB_WRPAREA_BANK2_AREAA
+#define WRPAREA_BANK2_AREAB           OB_WRPAREA_BANK2_AREAB
+#define IWDG_STDBY_FREEZE             OB_IWDG_STDBY_FREEZE
+#define IWDG_STDBY_ACTIVE             OB_IWDG_STDBY_RUN
+#define IWDG_STOP_FREEZE              OB_IWDG_STOP_FREEZE
+#define IWDG_STOP_ACTIVE              OB_IWDG_STOP_RUN
+#define FLASH_ERROR_NONE              HAL_FLASH_ERROR_NONE
+#define FLASH_ERROR_RD                HAL_FLASH_ERROR_RD
+#define FLASH_ERROR_PG                HAL_FLASH_ERROR_PROG
+#define FLASH_ERROR_PGP               HAL_FLASH_ERROR_PGS
+#define FLASH_ERROR_WRP               HAL_FLASH_ERROR_WRP
+#define FLASH_ERROR_OPTV              HAL_FLASH_ERROR_OPTV
+#define FLASH_ERROR_OPTVUSR           HAL_FLASH_ERROR_OPTVUSR
+#define FLASH_ERROR_PROG              HAL_FLASH_ERROR_PROG
+#define FLASH_ERROR_OP                HAL_FLASH_ERROR_OPERATION
+#define FLASH_ERROR_PGA               HAL_FLASH_ERROR_PGA
+#define FLASH_ERROR_SIZE              HAL_FLASH_ERROR_SIZE
+#define FLASH_ERROR_SIZ               HAL_FLASH_ERROR_SIZE
+#define FLASH_ERROR_PGS               HAL_FLASH_ERROR_PGS
+#define FLASH_ERROR_MIS               HAL_FLASH_ERROR_MIS
+#define FLASH_ERROR_FAST              HAL_FLASH_ERROR_FAST
+#define FLASH_ERROR_FWWERR            HAL_FLASH_ERROR_FWWERR
+#define FLASH_ERROR_NOTZERO           HAL_FLASH_ERROR_NOTZERO
+#define FLASH_ERROR_OPERATION         HAL_FLASH_ERROR_OPERATION
+#define FLASH_ERROR_ERS               HAL_FLASH_ERROR_ERS
+#define OB_WDG_SW                     OB_IWDG_SW
+#define OB_WDG_HW                     OB_IWDG_HW
+#define OB_SDADC12_VDD_MONITOR_SET    OB_SDACD_VDD_MONITOR_SET
+#define OB_SDADC12_VDD_MONITOR_RESET  OB_SDACD_VDD_MONITOR_RESET
+#define OB_RAM_PARITY_CHECK_SET       OB_SRAM_PARITY_SET
+#define OB_RAM_PARITY_CHECK_RESET     OB_SRAM_PARITY_RESET
+#define IS_OB_SDADC12_VDD_MONITOR     IS_OB_SDACD_VDD_MONITOR
+#define OB_RDP_LEVEL0                 OB_RDP_LEVEL_0
+#define OB_RDP_LEVEL1                 OB_RDP_LEVEL_1
+#define OB_RDP_LEVEL2                 OB_RDP_LEVEL_2
+#if defined(STM32G0) || defined(STM32C0)
+#define OB_BOOT_LOCK_DISABLE          OB_BOOT_ENTRY_FORCED_NONE
+#define OB_BOOT_LOCK_ENABLE           OB_BOOT_ENTRY_FORCED_FLASH
+#else
+#define OB_BOOT_ENTRY_FORCED_NONE     OB_BOOT_LOCK_DISABLE
+#define OB_BOOT_ENTRY_FORCED_FLASH    OB_BOOT_LOCK_ENABLE
+#endif
+#if defined(STM32H7)
+#define FLASH_FLAG_SNECCE_BANK1RR     FLASH_FLAG_SNECCERR_BANK1
+#define FLASH_FLAG_DBECCE_BANK1RR     FLASH_FLAG_DBECCERR_BANK1
+#define FLASH_FLAG_STRBER_BANK1R      FLASH_FLAG_STRBERR_BANK1
+#define FLASH_FLAG_SNECCE_BANK2RR     FLASH_FLAG_SNECCERR_BANK2
+#define FLASH_FLAG_DBECCE_BANK2RR     FLASH_FLAG_DBECCERR_BANK2
+#define FLASH_FLAG_STRBER_BANK2R      FLASH_FLAG_STRBERR_BANK2
+#define FLASH_FLAG_WDW                FLASH_FLAG_WBNE
+#define OB_WRP_SECTOR_All             OB_WRP_SECTOR_ALL
+#endif /* STM32H7 */
+#if defined(STM32H7RS)
+#define FLASH_OPTKEY1                 FLASH_OPT_KEY1
+#define FLASH_OPTKEY2                 FLASH_OPT_KEY2
+#endif /* STM32H7RS */
+#if defined(STM32U5)
+#define OB_USER_nRST_STOP             OB_USER_NRST_STOP
+#define OB_USER_nRST_STDBY            OB_USER_NRST_STDBY
+#define OB_USER_nRST_SHDW             OB_USER_NRST_SHDW
+#define OB_USER_nSWBOOT0              OB_USER_NSWBOOT0
+#define OB_USER_nBOOT0                OB_USER_NBOOT0
+#define OB_nBOOT0_RESET               OB_NBOOT0_RESET
+#define OB_nBOOT0_SET                 OB_NBOOT0_SET
+#define OB_USER_SRAM134_RST           OB_USER_SRAM_RST
+#define OB_SRAM134_RST_ERASE          OB_SRAM_RST_ERASE
+#define OB_SRAM134_RST_NOT_ERASE      OB_SRAM_RST_NOT_ERASE
+#endif /* STM32U5 */
+#if defined(STM32U0)
+#define OB_USER_nRST_STOP             OB_USER_NRST_STOP
+#define OB_USER_nRST_STDBY            OB_USER_NRST_STDBY
+#define OB_USER_nRST_SHDW             OB_USER_NRST_SHDW
+#define OB_USER_nBOOT_SEL             OB_USER_NBOOT_SEL
+#define OB_USER_nBOOT0                OB_USER_NBOOT0
+#define OB_USER_nBOOT1                OB_USER_NBOOT1
+#define OB_nBOOT0_RESET               OB_NBOOT0_RESET
+#define OB_nBOOT0_SET                 OB_NBOOT0_SET
+#endif /* STM32U0 */
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_JPEG_Aliased_Macros HAL JPEG Aliased Macros maintained for legacy purpose
+  * @{
+  */
+
+#if defined(STM32H7)
+#define __HAL_RCC_JPEG_CLK_ENABLE               __HAL_RCC_JPGDECEN_CLK_ENABLE
+#define __HAL_RCC_JPEG_CLK_DISABLE              __HAL_RCC_JPGDECEN_CLK_DISABLE
+#define __HAL_RCC_JPEG_FORCE_RESET              __HAL_RCC_JPGDECRST_FORCE_RESET
+#define __HAL_RCC_JPEG_RELEASE_RESET            __HAL_RCC_JPGDECRST_RELEASE_RESET
+#define __HAL_RCC_JPEG_CLK_SLEEP_ENABLE         __HAL_RCC_JPGDEC_CLK_SLEEP_ENABLE
+#define __HAL_RCC_JPEG_CLK_SLEEP_DISABLE        __HAL_RCC_JPGDEC_CLK_SLEEP_DISABLE
+#endif /* STM32H7 */
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_SYSCFG_Aliased_Defines HAL SYSCFG Aliased Defines maintained for legacy purpose
+  * @{
+  */
+
+#define HAL_SYSCFG_FASTMODEPLUS_I2C_PA9    I2C_FASTMODEPLUS_PA9
+#define HAL_SYSCFG_FASTMODEPLUS_I2C_PA10   I2C_FASTMODEPLUS_PA10
+#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB6    I2C_FASTMODEPLUS_PB6
+#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB7    I2C_FASTMODEPLUS_PB7
+#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB8    I2C_FASTMODEPLUS_PB8
+#define HAL_SYSCFG_FASTMODEPLUS_I2C_PB9    I2C_FASTMODEPLUS_PB9
+#define HAL_SYSCFG_FASTMODEPLUS_I2C1       I2C_FASTMODEPLUS_I2C1
+#define HAL_SYSCFG_FASTMODEPLUS_I2C2       I2C_FASTMODEPLUS_I2C2
+#define HAL_SYSCFG_FASTMODEPLUS_I2C3       I2C_FASTMODEPLUS_I2C3
+#if defined(STM32G4)
+
+#define HAL_SYSCFG_EnableIOAnalogSwitchBooster    HAL_SYSCFG_EnableIOSwitchBooster
+#define HAL_SYSCFG_DisableIOAnalogSwitchBooster   HAL_SYSCFG_DisableIOSwitchBooster
+#define HAL_SYSCFG_EnableIOAnalogSwitchVDD        HAL_SYSCFG_EnableIOSwitchVDD
+#define HAL_SYSCFG_DisableIOAnalogSwitchVDD       HAL_SYSCFG_DisableIOSwitchVDD
+#endif /* STM32G4 */
+
+#if defined(STM32U5)
+
+#define HAL_SYSCFG_EnableIOAnalogSwitchBooster                 HAL_SYSCFG_EnableIOAnalogBooster
+#define HAL_SYSCFG_DisableIOAnalogSwitchBooster                HAL_SYSCFG_DisableIOAnalogBooster
+#define HAL_SYSCFG_EnableIOAnalogSwitchVoltageSelection        HAL_SYSCFG_EnableIOAnalogVoltageSelection
+#define HAL_SYSCFG_DisableIOAnalogSwitchVoltageSelection       HAL_SYSCFG_DisableIOAnalogVoltageSelection
+
+#endif /* STM32U5 */
+
+#if defined(STM32H5)
+#define SYSCFG_IT_FPU_IOC         SBS_IT_FPU_IOC
+#define SYSCFG_IT_FPU_DZC         SBS_IT_FPU_DZC
+#define SYSCFG_IT_FPU_UFC         SBS_IT_FPU_UFC
+#define SYSCFG_IT_FPU_OFC         SBS_IT_FPU_OFC
+#define SYSCFG_IT_FPU_IDC         SBS_IT_FPU_IDC
+#define SYSCFG_IT_FPU_IXC         SBS_IT_FPU_IXC
+
+#define SYSCFG_BREAK_FLASH_ECC    SBS_BREAK_FLASH_ECC
+#define SYSCFG_BREAK_PVD          SBS_BREAK_PVD
+#define SYSCFG_BREAK_SRAM_ECC     SBS_BREAK_SRAM_ECC
+#define SYSCFG_BREAK_LOCKUP       SBS_BREAK_LOCKUP
+
+#define SYSCFG_VREFBUF_VOLTAGE_SCALE0   VREFBUF_VOLTAGE_SCALE0
+#define SYSCFG_VREFBUF_VOLTAGE_SCALE1   VREFBUF_VOLTAGE_SCALE1
+#define SYSCFG_VREFBUF_VOLTAGE_SCALE2   VREFBUF_VOLTAGE_SCALE2
+#define SYSCFG_VREFBUF_VOLTAGE_SCALE3   VREFBUF_VOLTAGE_SCALE3
+
+#define SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE   VREFBUF_HIGH_IMPEDANCE_DISABLE
+#define SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE    VREFBUF_HIGH_IMPEDANCE_ENABLE
+
+#define SYSCFG_FASTMODEPLUS_PB6   SBS_FASTMODEPLUS_PB6
+#define SYSCFG_FASTMODEPLUS_PB7   SBS_FASTMODEPLUS_PB7
+#define SYSCFG_FASTMODEPLUS_PB8   SBS_FASTMODEPLUS_PB8
+#define SYSCFG_FASTMODEPLUS_PB9   SBS_FASTMODEPLUS_PB9
+
+#define SYSCFG_ETH_MII   SBS_ETH_MII
+#define SYSCFG_ETH_RMII  SBS_ETH_RMII
+#define IS_SYSCFG_ETHERNET_CONFIG  IS_SBS_ETHERNET_CONFIG
+
+#define SYSCFG_MEMORIES_ERASE_FLAG_IPMEE   SBS_MEMORIES_ERASE_FLAG_IPMEE
+#define SYSCFG_MEMORIES_ERASE_FLAG_MCLR    SBS_MEMORIES_ERASE_FLAG_MCLR
+#define IS_SYSCFG_MEMORIES_ERASE_FLAG      IS_SBS_MEMORIES_ERASE_FLAG
+
+#define IS_SYSCFG_CODE_CONFIG IS_SBS_CODE_CONFIG
+
+#define SYSCFG_MPU_NSEC   SBS_MPU_NSEC
+#define SYSCFG_VTOR_NSEC  SBS_VTOR_NSEC
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+#define SYSCFG_SAU              SBS_SAU
+#define SYSCFG_MPU_SEC          SBS_MPU_SEC
+#define SYSCFG_VTOR_AIRCR_SEC   SBS_VTOR_AIRCR_SEC
+#define SYSCFG_LOCK_ALL         SBS_LOCK_ALL
+#else
+#define SYSCFG_LOCK_ALL         SBS_LOCK_ALL
+#endif /* __ARM_FEATURE_CMSE */
+
+#define SYSCFG_CLK      SBS_CLK
+#define SYSCFG_CLASSB   SBS_CLASSB
+#define SYSCFG_FPU      SBS_FPU
+#define SYSCFG_ALL      SBS_ALL
+
+#define SYSCFG_SEC      SBS_SEC
+#define SYSCFG_NSEC     SBS_NSEC
+
+#define __HAL_SYSCFG_FPU_INTERRUPT_ENABLE   __HAL_SBS_FPU_INTERRUPT_ENABLE
+#define __HAL_SYSCFG_FPU_INTERRUPT_DISABLE  __HAL_SBS_FPU_INTERRUPT_DISABLE
+
+#define __HAL_SYSCFG_BREAK_ECC_LOCK        __HAL_SBS_BREAK_ECC_LOCK
+#define __HAL_SYSCFG_BREAK_LOCKUP_LOCK     __HAL_SBS_BREAK_LOCKUP_LOCK
+#define __HAL_SYSCFG_BREAK_PVD_LOCK        __HAL_SBS_BREAK_PVD_LOCK
+#define __HAL_SYSCFG_BREAK_SRAM_ECC_LOCK   __HAL_SBS_BREAK_SRAM_ECC_LOCK
+
+#define __HAL_SYSCFG_FASTMODEPLUS_ENABLE   __HAL_SBS_FASTMODEPLUS_ENABLE
+#define __HAL_SYSCFG_FASTMODEPLUS_DISABLE  __HAL_SBS_FASTMODEPLUS_DISABLE
+
+#define __HAL_SYSCFG_GET_MEMORIES_ERASE_STATUS    __HAL_SBS_GET_MEMORIES_ERASE_STATUS
+#define __HAL_SYSCFG_CLEAR_MEMORIES_ERASE_STATUS  __HAL_SBS_CLEAR_MEMORIES_ERASE_STATUS
+
+#define IS_SYSCFG_FPU_INTERRUPT    IS_SBS_FPU_INTERRUPT
+#define IS_SYSCFG_BREAK_CONFIG     IS_SBS_BREAK_CONFIG
+#define IS_SYSCFG_VREFBUF_VOLTAGE_SCALE     IS_VREFBUF_VOLTAGE_SCALE
+#define IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE    IS_VREFBUF_HIGH_IMPEDANCE
+#define IS_SYSCFG_VREFBUF_TRIMMING  IS_VREFBUF_TRIMMING
+#define IS_SYSCFG_FASTMODEPLUS      IS_SBS_FASTMODEPLUS
+#define IS_SYSCFG_ITEMS_ATTRIBUTES  IS_SBS_ITEMS_ATTRIBUTES
+#define IS_SYSCFG_ATTRIBUTES        IS_SBS_ATTRIBUTES
+#define IS_SYSCFG_LOCK_ITEMS        IS_SBS_LOCK_ITEMS
+
+#define HAL_SYSCFG_VREFBUF_VoltageScalingConfig   HAL_VREFBUF_VoltageScalingConfig
+#define HAL_SYSCFG_VREFBUF_HighImpedanceConfig    HAL_VREFBUF_HighImpedanceConfig
+#define HAL_SYSCFG_VREFBUF_TrimmingConfig         HAL_VREFBUF_TrimmingConfig
+#define HAL_SYSCFG_EnableVREFBUF                  HAL_EnableVREFBUF
+#define HAL_SYSCFG_DisableVREFBUF                 HAL_DisableVREFBUF
+
+#define HAL_SYSCFG_EnableIOAnalogSwitchBooster    HAL_SBS_EnableIOAnalogSwitchBooster
+#define HAL_SYSCFG_DisableIOAnalogSwitchBooster   HAL_SBS_DisableIOAnalogSwitchBooster
+#define HAL_SYSCFG_ETHInterfaceSelect             HAL_SBS_ETHInterfaceSelect
+
+#define HAL_SYSCFG_Lock     HAL_SBS_Lock
+#define HAL_SYSCFG_GetLock  HAL_SBS_GetLock
+
+#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
+#define HAL_SYSCFG_ConfigAttributes     HAL_SBS_ConfigAttributes
+#define HAL_SYSCFG_GetConfigAttributes  HAL_SBS_GetConfigAttributes
+#endif /* __ARM_FEATURE_CMSE */
+
+#endif /* STM32H5 */
+
+
+/**
+  * @}
+  */
+
+
+/** @defgroup LL_FMC_Aliased_Defines LL FMC Aliased Defines maintained for compatibility purpose
+  * @{
+  */
+#if defined(STM32L4) || defined(STM32F7) || defined(STM32H7) || defined(STM32G4)
+#define FMC_NAND_PCC_WAIT_FEATURE_DISABLE       FMC_NAND_WAIT_FEATURE_DISABLE
+#define FMC_NAND_PCC_WAIT_FEATURE_ENABLE        FMC_NAND_WAIT_FEATURE_ENABLE
+#define FMC_NAND_PCC_MEM_BUS_WIDTH_8            FMC_NAND_MEM_BUS_WIDTH_8
+#define FMC_NAND_PCC_MEM_BUS_WIDTH_16           FMC_NAND_MEM_BUS_WIDTH_16
+#elif defined(STM32F1) || defined(STM32F2) || defined(STM32F3) || defined(STM32F4)
+#define FMC_NAND_WAIT_FEATURE_DISABLE           FMC_NAND_PCC_WAIT_FEATURE_DISABLE
+#define FMC_NAND_WAIT_FEATURE_ENABLE            FMC_NAND_PCC_WAIT_FEATURE_ENABLE
+#define FMC_NAND_MEM_BUS_WIDTH_8                FMC_NAND_PCC_MEM_BUS_WIDTH_8
+#define FMC_NAND_MEM_BUS_WIDTH_16               FMC_NAND_PCC_MEM_BUS_WIDTH_16
+#endif
+/**
+  * @}
+  */
+
+/** @defgroup LL_FSMC_Aliased_Defines LL FSMC Aliased Defines maintained for legacy purpose
+  * @{
+  */
+
+#define FSMC_NORSRAM_TYPEDEF                      FSMC_NORSRAM_TypeDef
+#define FSMC_NORSRAM_EXTENDED_TYPEDEF             FSMC_NORSRAM_EXTENDED_TypeDef
+/**
+  * @}
+  */
+
+/** @defgroup HAL_GPIO_Aliased_Macros HAL GPIO Aliased Macros maintained for legacy purpose
+  * @{
+  */
+#define GET_GPIO_SOURCE                           GPIO_GET_INDEX
+#define GET_GPIO_INDEX                            GPIO_GET_INDEX
+
+#if defined(STM32F4)
+#define GPIO_AF12_SDMMC                           GPIO_AF12_SDIO
+#define GPIO_AF12_SDMMC1                          GPIO_AF12_SDIO
+#endif
+
+#if defined(STM32F7)
+#define GPIO_AF12_SDIO                            GPIO_AF12_SDMMC1
+#define GPIO_AF12_SDMMC                           GPIO_AF12_SDMMC1
+#endif
+
+#if defined(STM32L4)
+#define GPIO_AF12_SDIO                            GPIO_AF12_SDMMC1
+#define GPIO_AF12_SDMMC                           GPIO_AF12_SDMMC1
+#endif
+
+#if defined(STM32H7)
+#define GPIO_AF7_SDIO1                            GPIO_AF7_SDMMC1
+#define GPIO_AF8_SDIO1                            GPIO_AF8_SDMMC1
+#define GPIO_AF12_SDIO1                           GPIO_AF12_SDMMC1
+#define GPIO_AF9_SDIO2                            GPIO_AF9_SDMMC2
+#define GPIO_AF10_SDIO2                           GPIO_AF10_SDMMC2
+#define GPIO_AF11_SDIO2                           GPIO_AF11_SDMMC2
+
+#if defined (STM32H743xx) || defined (STM32H753xx)  || defined (STM32H750xx) || defined (STM32H742xx) || \
+    defined (STM32H745xx) || defined (STM32H755xx)  || defined (STM32H747xx) || defined (STM32H757xx)
+#define GPIO_AF10_OTG2_HS  GPIO_AF10_OTG2_FS
+#define GPIO_AF10_OTG1_FS  GPIO_AF10_OTG1_HS
+#define GPIO_AF12_OTG2_FS  GPIO_AF12_OTG1_FS
+#endif /*STM32H743xx || STM32H753xx || STM32H750xx || STM32H742xx || STM32H745xx || STM32H755xx || STM32H747xx || \
+         STM32H757xx */
+#endif /* STM32H7 */
+
+#define GPIO_AF0_LPTIM                            GPIO_AF0_LPTIM1
+#define GPIO_AF1_LPTIM                            GPIO_AF1_LPTIM1
+#define GPIO_AF2_LPTIM                            GPIO_AF2_LPTIM1
+
+#if defined(STM32L0) || defined(STM32L4) || defined(STM32F4) || defined(STM32F2) || defined(STM32F7) || \
+    defined(STM32G4) || defined(STM32H7) || defined(STM32WB) || defined(STM32U5)
+#define  GPIO_SPEED_LOW                           GPIO_SPEED_FREQ_LOW
+#define  GPIO_SPEED_MEDIUM                        GPIO_SPEED_FREQ_MEDIUM
+#define  GPIO_SPEED_FAST                          GPIO_SPEED_FREQ_HIGH
+#define  GPIO_SPEED_HIGH                          GPIO_SPEED_FREQ_VERY_HIGH
+#endif /* STM32L0 || STM32L4 || STM32F4 || STM32F2 || STM32F7 || STM32G4 || STM32H7 || STM32WB || STM32U5*/
+
+#if defined(STM32L1)
+#define  GPIO_SPEED_VERY_LOW    GPIO_SPEED_FREQ_LOW
+#define  GPIO_SPEED_LOW         GPIO_SPEED_FREQ_MEDIUM
+#define  GPIO_SPEED_MEDIUM      GPIO_SPEED_FREQ_HIGH
+#define  GPIO_SPEED_HIGH        GPIO_SPEED_FREQ_VERY_HIGH
+#endif /* STM32L1 */
+
+#if defined(STM32F0) || defined(STM32F3) || defined(STM32F1)
+#define  GPIO_SPEED_LOW    GPIO_SPEED_FREQ_LOW
+#define  GPIO_SPEED_MEDIUM GPIO_SPEED_FREQ_MEDIUM
+#define  GPIO_SPEED_HIGH   GPIO_SPEED_FREQ_HIGH
+#endif /* STM32F0 || STM32F3 || STM32F1 */
+
+#define GPIO_AF6_DFSDM                            GPIO_AF6_DFSDM1
+
+#if defined(STM32U5) || defined(STM32H5)
+#define GPIO_AF0_RTC_50Hz                         GPIO_AF0_RTC_50HZ
+#endif /* STM32U5 || STM32H5 */
+#if defined(STM32U5)
+#define GPIO_AF0_S2DSTOP                          GPIO_AF0_SRDSTOP
+#define GPIO_AF11_LPGPIO                          GPIO_AF11_LPGPIO1
+#endif /* STM32U5 */
+
+#if defined(STM32WBA)
+#define GPIO_AF11_RF_ANTSW0    GPIO_AF11_RF
+#define GPIO_AF11_RF_ANTSW1    GPIO_AF11_RF
+#define GPIO_AF11_RF_ANTSW2    GPIO_AF11_RF
+#define GPIO_AF11_RF_IO1       GPIO_AF11_RF
+#define GPIO_AF11_RF_IO2       GPIO_AF11_RF
+#define GPIO_AF11_RF_IO3       GPIO_AF11_RF
+#define GPIO_AF11_RF_IO4       GPIO_AF11_RF
+#define GPIO_AF11_RF_IO5       GPIO_AF11_RF
+#define GPIO_AF11_RF_IO6       GPIO_AF11_RF
+#define GPIO_AF11_RF_IO7       GPIO_AF11_RF
+#define GPIO_AF11_RF_IO8       GPIO_AF11_RF
+#define GPIO_AF11_RF_IO9       GPIO_AF11_RF
+#endif /* STM32WBA */
+/**
+  * @}
+  */
+
+/** @defgroup HAL_GTZC_Aliased_Defines HAL GTZC Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#if defined(STM32U5)
+#define GTZC_PERIPH_DCMI                      GTZC_PERIPH_DCMI_PSSI
+#define GTZC_PERIPH_LTDC                      GTZC_PERIPH_LTDCUSB
+#endif /* STM32U5 */
+#if defined(STM32H5)
+#define GTZC_PERIPH_DAC12                     GTZC_PERIPH_DAC1
+#define GTZC_PERIPH_ADC12                     GTZC_PERIPH_ADC
+#define GTZC_PERIPH_USBFS                     GTZC_PERIPH_USB
+#endif /* STM32H5 */
+#if defined(STM32H5) || defined(STM32U5)
+#define GTZC_MCPBB_NB_VCTR_REG_MAX            GTZC_MPCBB_NB_VCTR_REG_MAX
+#define GTZC_MCPBB_NB_LCK_VCTR_REG_MAX        GTZC_MPCBB_NB_LCK_VCTR_REG_MAX
+#define GTZC_MCPBB_SUPERBLOCK_UNLOCKED        GTZC_MPCBB_SUPERBLOCK_UNLOCKED
+#define GTZC_MCPBB_SUPERBLOCK_LOCKED          GTZC_MPCBB_SUPERBLOCK_LOCKED
+#define GTZC_MCPBB_BLOCK_NSEC                 GTZC_MPCBB_BLOCK_NSEC
+#define GTZC_MCPBB_BLOCK_SEC                  GTZC_MPCBB_BLOCK_SEC
+#define GTZC_MCPBB_BLOCK_NPRIV                GTZC_MPCBB_BLOCK_NPRIV
+#define GTZC_MCPBB_BLOCK_PRIV                 GTZC_MPCBB_BLOCK_PRIV
+#define GTZC_MCPBB_LOCK_OFF                   GTZC_MPCBB_LOCK_OFF
+#define GTZC_MCPBB_LOCK_ON                    GTZC_MPCBB_LOCK_ON
+#endif /* STM32H5 || STM32U5 */
+/**
+  * @}
+  */
+
+/** @defgroup HAL_HRTIM_Aliased_Macros HAL HRTIM Aliased Macros maintained for legacy purpose
+  * @{
+  */
+#define HRTIM_TIMDELAYEDPROTECTION_DISABLED           HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DISABLED
+#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_EEV68  HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_EEV6
+#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_EEV68  HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_EEV6
+#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV68  HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV6
+#define HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV68     HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV6
+#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT1_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT1_DEEV7
+#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDOUT2_DEEV79 HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDOUT2_DEEV7
+#define HRTIM_TIMDELAYEDPROTECTION_DELAYEDBOTH_EEV79  HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_DELAYEDBOTH_EEV7
+#define HRTIM_TIMDELAYEDPROTECTION_BALANCED_EEV79     HRTIM_TIMER_A_B_C_DELAYEDPROTECTION_BALANCED_EEV7
+
+#define __HAL_HRTIM_SetCounter        __HAL_HRTIM_SETCOUNTER
+#define __HAL_HRTIM_GetCounter        __HAL_HRTIM_GETCOUNTER
+#define __HAL_HRTIM_SetPeriod         __HAL_HRTIM_SETPERIOD
+#define __HAL_HRTIM_GetPeriod         __HAL_HRTIM_GETPERIOD
+#define __HAL_HRTIM_SetClockPrescaler __HAL_HRTIM_SETCLOCKPRESCALER
+#define __HAL_HRTIM_GetClockPrescaler __HAL_HRTIM_GETCLOCKPRESCALER
+#define __HAL_HRTIM_SetCompare        __HAL_HRTIM_SETCOMPARE
+#define __HAL_HRTIM_GetCompare        __HAL_HRTIM_GETCOMPARE
+
+#if defined(STM32F3) || defined(STM32G4) || defined(STM32H7)
+#define HRTIMInterruptResquests  HRTIMInterruptRequests
+#endif /* STM32F3 || STM32G4 || STM32H7 */
+
+#if defined(STM32G4)
+#define HAL_HRTIM_ExternalEventCounterConfig    HAL_HRTIM_ExtEventCounterConfig
+#define HAL_HRTIM_ExternalEventCounterEnable    HAL_HRTIM_ExtEventCounterEnable
+#define HAL_HRTIM_ExternalEventCounterDisable   HAL_HRTIM_ExtEventCounterDisable
+#define HAL_HRTIM_ExternalEventCounterReset     HAL_HRTIM_ExtEventCounterReset
+#define HRTIM_TIMEEVENT_A                       HRTIM_EVENTCOUNTER_A
+#define HRTIM_TIMEEVENT_B                       HRTIM_EVENTCOUNTER_B
+#define HRTIM_TIMEEVENTRESETMODE_UNCONDITIONAL  HRTIM_EVENTCOUNTER_RSTMODE_UNCONDITIONAL
+#define HRTIM_TIMEEVENTRESETMODE_CONDITIONAL    HRTIM_EVENTCOUNTER_RSTMODE_CONDITIONAL
+#endif /* STM32G4 */
+
+#if defined(STM32H7)
+#define HRTIM_OUTPUTSET_TIMAEV1_TIMBCMP1 HRTIM_OUTPUTSET_TIMEV_1
+#define HRTIM_OUTPUTSET_TIMAEV2_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_2
+#define HRTIM_OUTPUTSET_TIMAEV3_TIMCCMP2 HRTIM_OUTPUTSET_TIMEV_3
+#define HRTIM_OUTPUTSET_TIMAEV4_TIMCCMP3 HRTIM_OUTPUTSET_TIMEV_4
+#define HRTIM_OUTPUTSET_TIMAEV5_TIMDCMP1 HRTIM_OUTPUTSET_TIMEV_5
+#define HRTIM_OUTPUTSET_TIMAEV6_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_6
+#define HRTIM_OUTPUTSET_TIMAEV7_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_7
+#define HRTIM_OUTPUTSET_TIMAEV8_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_8
+#define HRTIM_OUTPUTSET_TIMAEV9_TIMFCMP4 HRTIM_OUTPUTSET_TIMEV_9
+#define HRTIM_OUTPUTSET_TIMBEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1
+#define HRTIM_OUTPUTSET_TIMBEV2_TIMACMP2 HRTIM_OUTPUTSET_TIMEV_2
+#define HRTIM_OUTPUTSET_TIMBEV3_TIMCCMP3 HRTIM_OUTPUTSET_TIMEV_3
+#define HRTIM_OUTPUTSET_TIMBEV4_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_4
+#define HRTIM_OUTPUTSET_TIMBEV5_TIMDCMP3 HRTIM_OUTPUTSET_TIMEV_5
+#define HRTIM_OUTPUTSET_TIMBEV6_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_6
+#define HRTIM_OUTPUTSET_TIMBEV7_TIMECMP1 HRTIM_OUTPUTSET_TIMEV_7
+#define HRTIM_OUTPUTSET_TIMBEV8_TIMECMP2 HRTIM_OUTPUTSET_TIMEV_8
+#define HRTIM_OUTPUTSET_TIMBEV9_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_9
+#define HRTIM_OUTPUTSET_TIMCEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1
+#define HRTIM_OUTPUTSET_TIMCEV2_TIMACMP2 HRTIM_OUTPUTSET_TIMEV_2
+#define HRTIM_OUTPUTSET_TIMCEV3_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_3
+#define HRTIM_OUTPUTSET_TIMCEV4_TIMBCMP3 HRTIM_OUTPUTSET_TIMEV_4
+#define HRTIM_OUTPUTSET_TIMCEV5_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_5
+#define HRTIM_OUTPUTSET_TIMCEV6_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_6
+#define HRTIM_OUTPUTSET_TIMCEV7_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_7
+#define HRTIM_OUTPUTSET_TIMCEV8_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_8
+#define HRTIM_OUTPUTSET_TIMCEV9_TIMFCMP2 HRTIM_OUTPUTSET_TIMEV_9
+#define HRTIM_OUTPUTSET_TIMDEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1
+#define HRTIM_OUTPUTSET_TIMDEV2_TIMACMP4 HRTIM_OUTPUTSET_TIMEV_2
+#define HRTIM_OUTPUTSET_TIMDEV3_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_3
+#define HRTIM_OUTPUTSET_TIMDEV4_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_4
+#define HRTIM_OUTPUTSET_TIMDEV5_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_5
+#define HRTIM_OUTPUTSET_TIMDEV6_TIMECMP1 HRTIM_OUTPUTSET_TIMEV_6
+#define HRTIM_OUTPUTSET_TIMDEV7_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_7
+#define HRTIM_OUTPUTSET_TIMDEV8_TIMFCMP1 HRTIM_OUTPUTSET_TIMEV_8
+#define HRTIM_OUTPUTSET_TIMDEV9_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_9
+#define HRTIM_OUTPUTSET_TIMEEV1_TIMACMP4 HRTIM_OUTPUTSET_TIMEV_1
+#define HRTIM_OUTPUTSET_TIMEEV2_TIMBCMP3 HRTIM_OUTPUTSET_TIMEV_2
+#define HRTIM_OUTPUTSET_TIMEEV3_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_3
+#define HRTIM_OUTPUTSET_TIMEEV4_TIMCCMP1 HRTIM_OUTPUTSET_TIMEV_4
+#define HRTIM_OUTPUTSET_TIMEEV5_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_5
+#define HRTIM_OUTPUTSET_TIMEEV6_TIMDCMP1 HRTIM_OUTPUTSET_TIMEV_6
+#define HRTIM_OUTPUTSET_TIMEEV7_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_7
+#define HRTIM_OUTPUTSET_TIMEEV8_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_8
+#define HRTIM_OUTPUTSET_TIMEEV9_TIMFCMP4 HRTIM_OUTPUTSET_TIMEV_9
+#define HRTIM_OUTPUTSET_TIMFEV1_TIMACMP3 HRTIM_OUTPUTSET_TIMEV_1
+#define HRTIM_OUTPUTSET_TIMFEV2_TIMBCMP1 HRTIM_OUTPUTSET_TIMEV_2
+#define HRTIM_OUTPUTSET_TIMFEV3_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_3
+#define HRTIM_OUTPUTSET_TIMFEV4_TIMCCMP1 HRTIM_OUTPUTSET_TIMEV_4
+#define HRTIM_OUTPUTSET_TIMFEV5_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_5
+#define HRTIM_OUTPUTSET_TIMFEV6_TIMDCMP3 HRTIM_OUTPUTSET_TIMEV_6
+#define HRTIM_OUTPUTSET_TIMFEV7_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_7
+#define HRTIM_OUTPUTSET_TIMFEV8_TIMECMP2 HRTIM_OUTPUTSET_TIMEV_8
+#define HRTIM_OUTPUTSET_TIMFEV9_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_9
+
+#define HRTIM_OUTPUTRESET_TIMAEV1_TIMBCMP1 HRTIM_OUTPUTSET_TIMEV_1
+#define HRTIM_OUTPUTRESET_TIMAEV2_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_2
+#define HRTIM_OUTPUTRESET_TIMAEV3_TIMCCMP2 HRTIM_OUTPUTSET_TIMEV_3
+#define HRTIM_OUTPUTRESET_TIMAEV4_TIMCCMP3 HRTIM_OUTPUTSET_TIMEV_4
+#define HRTIM_OUTPUTRESET_TIMAEV5_TIMDCMP1 HRTIM_OUTPUTSET_TIMEV_5
+#define HRTIM_OUTPUTRESET_TIMAEV6_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_6
+#define HRTIM_OUTPUTRESET_TIMAEV7_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_7
+#define HRTIM_OUTPUTRESET_TIMAEV8_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_8
+#define HRTIM_OUTPUTRESET_TIMAEV9_TIMFCMP4 HRTIM_OUTPUTSET_TIMEV_9
+#define HRTIM_OUTPUTRESET_TIMBEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1
+#define HRTIM_OUTPUTRESET_TIMBEV2_TIMACMP2 HRTIM_OUTPUTSET_TIMEV_2
+#define HRTIM_OUTPUTRESET_TIMBEV3_TIMCCMP3 HRTIM_OUTPUTSET_TIMEV_3
+#define HRTIM_OUTPUTRESET_TIMBEV4_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_4
+#define HRTIM_OUTPUTRESET_TIMBEV5_TIMDCMP3 HRTIM_OUTPUTSET_TIMEV_5
+#define HRTIM_OUTPUTRESET_TIMBEV6_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_6
+#define HRTIM_OUTPUTRESET_TIMBEV7_TIMECMP1 HRTIM_OUTPUTSET_TIMEV_7
+#define HRTIM_OUTPUTRESET_TIMBEV8_TIMECMP2 HRTIM_OUTPUTSET_TIMEV_8
+#define HRTIM_OUTPUTRESET_TIMBEV9_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_9
+#define HRTIM_OUTPUTRESET_TIMCEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1
+#define HRTIM_OUTPUTRESET_TIMCEV2_TIMACMP2 HRTIM_OUTPUTSET_TIMEV_2
+#define HRTIM_OUTPUTRESET_TIMCEV3_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_3
+#define HRTIM_OUTPUTRESET_TIMCEV4_TIMBCMP3 HRTIM_OUTPUTSET_TIMEV_4
+#define HRTIM_OUTPUTRESET_TIMCEV5_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_5
+#define HRTIM_OUTPUTRESET_TIMCEV6_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_6
+#define HRTIM_OUTPUTRESET_TIMCEV7_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_7
+#define HRTIM_OUTPUTRESET_TIMCEV8_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_8
+#define HRTIM_OUTPUTRESET_TIMCEV9_TIMFCMP2 HRTIM_OUTPUTSET_TIMEV_9
+#define HRTIM_OUTPUTRESET_TIMDEV1_TIMACMP1 HRTIM_OUTPUTSET_TIMEV_1
+#define HRTIM_OUTPUTRESET_TIMDEV2_TIMACMP4 HRTIM_OUTPUTSET_TIMEV_2
+#define HRTIM_OUTPUTRESET_TIMDEV3_TIMBCMP2 HRTIM_OUTPUTSET_TIMEV_3
+#define HRTIM_OUTPUTRESET_TIMDEV4_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_4
+#define HRTIM_OUTPUTRESET_TIMDEV5_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_5
+#define HRTIM_OUTPUTRESET_TIMDEV6_TIMECMP1 HRTIM_OUTPUTSET_TIMEV_6
+#define HRTIM_OUTPUTRESET_TIMDEV7_TIMECMP4 HRTIM_OUTPUTSET_TIMEV_7
+#define HRTIM_OUTPUTRESET_TIMDEV8_TIMFCMP1 HRTIM_OUTPUTSET_TIMEV_8
+#define HRTIM_OUTPUTRESET_TIMDEV9_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_9
+#define HRTIM_OUTPUTRESET_TIMEEV1_TIMACMP4 HRTIM_OUTPUTSET_TIMEV_1
+#define HRTIM_OUTPUTRESET_TIMEEV2_TIMBCMP3 HRTIM_OUTPUTSET_TIMEV_2
+#define HRTIM_OUTPUTRESET_TIMEEV3_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_3
+#define HRTIM_OUTPUTRESET_TIMEEV4_TIMCCMP1 HRTIM_OUTPUTSET_TIMEV_4
+#define HRTIM_OUTPUTRESET_TIMEEV5_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_5
+#define HRTIM_OUTPUTRESET_TIMEEV6_TIMDCMP1 HRTIM_OUTPUTSET_TIMEV_6
+#define HRTIM_OUTPUTRESET_TIMEEV7_TIMDCMP2 HRTIM_OUTPUTSET_TIMEV_7
+#define HRTIM_OUTPUTRESET_TIMEEV8_TIMFCMP3 HRTIM_OUTPUTSET_TIMEV_8
+#define HRTIM_OUTPUTRESET_TIMEEV9_TIMFCMP4 HRTIM_OUTPUTSET_TIMEV_9
+#define HRTIM_OUTPUTRESET_TIMFEV1_TIMACMP3 HRTIM_OUTPUTSET_TIMEV_1
+#define HRTIM_OUTPUTRESET_TIMFEV2_TIMBCMP1 HRTIM_OUTPUTSET_TIMEV_2
+#define HRTIM_OUTPUTRESET_TIMFEV3_TIMBCMP4 HRTIM_OUTPUTSET_TIMEV_3
+#define HRTIM_OUTPUTRESET_TIMFEV4_TIMCCMP1 HRTIM_OUTPUTSET_TIMEV_4
+#define HRTIM_OUTPUTRESET_TIMFEV5_TIMCCMP4 HRTIM_OUTPUTSET_TIMEV_5
+#define HRTIM_OUTPUTRESET_TIMFEV6_TIMDCMP3 HRTIM_OUTPUTSET_TIMEV_6
+#define HRTIM_OUTPUTRESET_TIMFEV7_TIMDCMP4 HRTIM_OUTPUTSET_TIMEV_7
+#define HRTIM_OUTPUTRESET_TIMFEV8_TIMECMP2 HRTIM_OUTPUTSET_TIMEV_8
+#define HRTIM_OUTPUTRESET_TIMFEV9_TIMECMP3 HRTIM_OUTPUTSET_TIMEV_9
+#endif /* STM32H7 */
+
+#if defined(STM32F3)
+/** @brief Constants defining available sources associated to external events.
+  */
+#define HRTIM_EVENTSRC_1              (0x00000000U)
+#define HRTIM_EVENTSRC_2              (HRTIM_EECR1_EE1SRC_0)
+#define HRTIM_EVENTSRC_3              (HRTIM_EECR1_EE1SRC_1)
+#define HRTIM_EVENTSRC_4              (HRTIM_EECR1_EE1SRC_1 | HRTIM_EECR1_EE1SRC_0)
+
+/** @brief Constants defining the DLL calibration periods (in micro seconds)
+  */
+#define HRTIM_CALIBRATIONRATE_7300             0x00000000U
+#define HRTIM_CALIBRATIONRATE_910              (HRTIM_DLLCR_CALRTE_0)
+#define HRTIM_CALIBRATIONRATE_114              (HRTIM_DLLCR_CALRTE_1)
+#define HRTIM_CALIBRATIONRATE_14               (HRTIM_DLLCR_CALRTE_1 | HRTIM_DLLCR_CALRTE_0)
+#endif /* STM32F3 */
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_I2C_Aliased_Defines HAL I2C Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define I2C_DUALADDRESS_DISABLED                I2C_DUALADDRESS_DISABLE
+#define I2C_DUALADDRESS_ENABLED                 I2C_DUALADDRESS_ENABLE
+#define I2C_GENERALCALL_DISABLED                I2C_GENERALCALL_DISABLE
+#define I2C_GENERALCALL_ENABLED                 I2C_GENERALCALL_ENABLE
+#define I2C_NOSTRETCH_DISABLED                  I2C_NOSTRETCH_DISABLE
+#define I2C_NOSTRETCH_ENABLED                   I2C_NOSTRETCH_ENABLE
+#define I2C_ANALOGFILTER_ENABLED                I2C_ANALOGFILTER_ENABLE
+#define I2C_ANALOGFILTER_DISABLED               I2C_ANALOGFILTER_DISABLE
+#if defined(STM32F0) || defined(STM32F1) || defined(STM32F3) || defined(STM32G0) || defined(STM32L4) || \
+    defined(STM32L1) || defined(STM32F7)
+#define HAL_I2C_STATE_MEM_BUSY_TX               HAL_I2C_STATE_BUSY_TX
+#define HAL_I2C_STATE_MEM_BUSY_RX               HAL_I2C_STATE_BUSY_RX
+#define HAL_I2C_STATE_MASTER_BUSY_TX            HAL_I2C_STATE_BUSY_TX
+#define HAL_I2C_STATE_MASTER_BUSY_RX            HAL_I2C_STATE_BUSY_RX
+#define HAL_I2C_STATE_SLAVE_BUSY_TX             HAL_I2C_STATE_BUSY_TX
+#define HAL_I2C_STATE_SLAVE_BUSY_RX             HAL_I2C_STATE_BUSY_RX
+#endif
+/**
+  * @}
+  */
+
+/** @defgroup HAL_IRDA_Aliased_Defines HAL IRDA Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define IRDA_ONE_BIT_SAMPLE_DISABLED            IRDA_ONE_BIT_SAMPLE_DISABLE
+#define IRDA_ONE_BIT_SAMPLE_ENABLED             IRDA_ONE_BIT_SAMPLE_ENABLE
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_IWDG_Aliased_Defines HAL IWDG Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define KR_KEY_RELOAD                   IWDG_KEY_RELOAD
+#define KR_KEY_ENABLE                   IWDG_KEY_ENABLE
+#define KR_KEY_EWA                      IWDG_KEY_WRITE_ACCESS_ENABLE
+#define KR_KEY_DWA                      IWDG_KEY_WRITE_ACCESS_DISABLE
+/**
+  * @}
+  */
+
+/** @defgroup HAL_LPTIM_Aliased_Defines HAL LPTIM Aliased Defines maintained for legacy purpose
+  * @{
+  */
+
+#define LPTIM_CLOCKSAMPLETIME_DIRECTTRANSISTION LPTIM_CLOCKSAMPLETIME_DIRECTTRANSITION
+#define LPTIM_CLOCKSAMPLETIME_2TRANSISTIONS     LPTIM_CLOCKSAMPLETIME_2TRANSITIONS
+#define LPTIM_CLOCKSAMPLETIME_4TRANSISTIONS     LPTIM_CLOCKSAMPLETIME_4TRANSITIONS
+#define LPTIM_CLOCKSAMPLETIME_8TRANSISTIONS     LPTIM_CLOCKSAMPLETIME_8TRANSITIONS
+
+#define LPTIM_CLOCKPOLARITY_RISINGEDGE          LPTIM_CLOCKPOLARITY_RISING
+#define LPTIM_CLOCKPOLARITY_FALLINGEDGE         LPTIM_CLOCKPOLARITY_FALLING
+#define LPTIM_CLOCKPOLARITY_BOTHEDGES           LPTIM_CLOCKPOLARITY_RISING_FALLING
+
+#define LPTIM_TRIGSAMPLETIME_DIRECTTRANSISTION  LPTIM_TRIGSAMPLETIME_DIRECTTRANSITION
+#define LPTIM_TRIGSAMPLETIME_2TRANSISTIONS      LPTIM_TRIGSAMPLETIME_2TRANSITIONS
+#define LPTIM_TRIGSAMPLETIME_4TRANSISTIONS      LPTIM_TRIGSAMPLETIME_4TRANSITIONS
+#define LPTIM_TRIGSAMPLETIME_8TRANSISTIONS      LPTIM_TRIGSAMPLETIME_8TRANSITIONS
+
+/* The following 3 definition have also been present in a temporary version of lptim.h */
+/* They need to be renamed also to the right name, just in case */
+#define LPTIM_TRIGSAMPLETIME_2TRANSITION        LPTIM_TRIGSAMPLETIME_2TRANSITIONS
+#define LPTIM_TRIGSAMPLETIME_4TRANSITION        LPTIM_TRIGSAMPLETIME_4TRANSITIONS
+#define LPTIM_TRIGSAMPLETIME_8TRANSITION        LPTIM_TRIGSAMPLETIME_8TRANSITIONS
+
+
+/** @defgroup HAL_LPTIM_Aliased_Defines HAL LPTIM Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define HAL_LPTIM_ReadCompare      HAL_LPTIM_ReadCapturedValue
+/**
+  * @}
+  */
+
+#if defined(STM32U5)
+#define LPTIM_ISR_CC1        LPTIM_ISR_CC1IF
+#define LPTIM_ISR_CC2        LPTIM_ISR_CC2IF
+#define LPTIM_CHANNEL_ALL    0x00000000U
+#endif /* STM32U5 */
+/**
+  * @}
+  */
+
+/** @defgroup HAL_NAND_Aliased_Defines HAL NAND Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define HAL_NAND_Read_Page              HAL_NAND_Read_Page_8b
+#define HAL_NAND_Write_Page             HAL_NAND_Write_Page_8b
+#define HAL_NAND_Read_SpareArea         HAL_NAND_Read_SpareArea_8b
+#define HAL_NAND_Write_SpareArea        HAL_NAND_Write_SpareArea_8b
+
+#define NAND_AddressTypedef             NAND_AddressTypeDef
+
+#define __ARRAY_ADDRESS                 ARRAY_ADDRESS
+#define __ADDR_1st_CYCLE                ADDR_1ST_CYCLE
+#define __ADDR_2nd_CYCLE                ADDR_2ND_CYCLE
+#define __ADDR_3rd_CYCLE                ADDR_3RD_CYCLE
+#define __ADDR_4th_CYCLE                ADDR_4TH_CYCLE
+/**
+  * @}
+  */
+
+/** @defgroup HAL_NOR_Aliased_Defines HAL NOR Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define NOR_StatusTypedef              HAL_NOR_StatusTypeDef
+#define NOR_SUCCESS                    HAL_NOR_STATUS_SUCCESS
+#define NOR_ONGOING                    HAL_NOR_STATUS_ONGOING
+#define NOR_ERROR                      HAL_NOR_STATUS_ERROR
+#define NOR_TIMEOUT                    HAL_NOR_STATUS_TIMEOUT
+
+#define __NOR_WRITE                    NOR_WRITE
+#define __NOR_ADDR_SHIFT               NOR_ADDR_SHIFT
+/**
+  * @}
+  */
+
+/** @defgroup HAL_OPAMP_Aliased_Defines HAL OPAMP Aliased Defines maintained for legacy purpose
+  * @{
+  */
+
+#define OPAMP_NONINVERTINGINPUT_VP0           OPAMP_NONINVERTINGINPUT_IO0
+#define OPAMP_NONINVERTINGINPUT_VP1           OPAMP_NONINVERTINGINPUT_IO1
+#define OPAMP_NONINVERTINGINPUT_VP2           OPAMP_NONINVERTINGINPUT_IO2
+#define OPAMP_NONINVERTINGINPUT_VP3           OPAMP_NONINVERTINGINPUT_IO3
+
+#define OPAMP_SEC_NONINVERTINGINPUT_VP0       OPAMP_SEC_NONINVERTINGINPUT_IO0
+#define OPAMP_SEC_NONINVERTINGINPUT_VP1       OPAMP_SEC_NONINVERTINGINPUT_IO1
+#define OPAMP_SEC_NONINVERTINGINPUT_VP2       OPAMP_SEC_NONINVERTINGINPUT_IO2
+#define OPAMP_SEC_NONINVERTINGINPUT_VP3       OPAMP_SEC_NONINVERTINGINPUT_IO3
+
+#define OPAMP_INVERTINGINPUT_VM0              OPAMP_INVERTINGINPUT_IO0
+#define OPAMP_INVERTINGINPUT_VM1              OPAMP_INVERTINGINPUT_IO1
+
+#define IOPAMP_INVERTINGINPUT_VM0             OPAMP_INVERTINGINPUT_IO0
+#define IOPAMP_INVERTINGINPUT_VM1             OPAMP_INVERTINGINPUT_IO1
+
+#define OPAMP_SEC_INVERTINGINPUT_VM0          OPAMP_SEC_INVERTINGINPUT_IO0
+#define OPAMP_SEC_INVERTINGINPUT_VM1          OPAMP_SEC_INVERTINGINPUT_IO1
+
+#define OPAMP_INVERTINGINPUT_VINM             OPAMP_SEC_INVERTINGINPUT_IO1
+
+#define OPAMP_PGACONNECT_NO                   OPAMP_PGA_CONNECT_INVERTINGINPUT_NO
+#define OPAMP_PGACONNECT_VM0                  OPAMP_PGA_CONNECT_INVERTINGINPUT_IO0
+#define OPAMP_PGACONNECT_VM1                  OPAMP_PGA_CONNECT_INVERTINGINPUT_IO1
+
+#if defined(STM32L1) || defined(STM32L4) || defined(STM32L5) || defined(STM32H7) || defined(STM32G4) || defined(STM32U5)
+#define HAL_OPAMP_MSP_INIT_CB_ID       HAL_OPAMP_MSPINIT_CB_ID
+#define HAL_OPAMP_MSP_DEINIT_CB_ID     HAL_OPAMP_MSPDEINIT_CB_ID
+#endif
+
+#if defined(STM32L4) || defined(STM32L5)
+#define OPAMP_POWERMODE_NORMAL                OPAMP_POWERMODE_NORMALPOWER
+#elif defined(STM32G4)
+#define OPAMP_POWERMODE_NORMAL                OPAMP_POWERMODE_NORMALSPEED
+#endif
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_I2S_Aliased_Defines HAL I2S Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define I2S_STANDARD_PHILLIPS      I2S_STANDARD_PHILIPS
+
+#if defined(STM32H7)
+#define I2S_IT_TXE               I2S_IT_TXP
+#define I2S_IT_RXNE              I2S_IT_RXP
+
+#define I2S_FLAG_TXE             I2S_FLAG_TXP
+#define I2S_FLAG_RXNE            I2S_FLAG_RXP
+#endif
+
+#if defined(STM32F7)
+#define I2S_CLOCK_SYSCLK           I2S_CLOCK_PLL
+#endif
+/**
+  * @}
+  */
+
+/** @defgroup HAL_PCCARD_Aliased_Defines HAL PCCARD Aliased Defines maintained for legacy purpose
+  * @{
+  */
+
+/* Compact Flash-ATA registers description */
+#define CF_DATA                       ATA_DATA
+#define CF_SECTOR_COUNT               ATA_SECTOR_COUNT
+#define CF_SECTOR_NUMBER              ATA_SECTOR_NUMBER
+#define CF_CYLINDER_LOW               ATA_CYLINDER_LOW
+#define CF_CYLINDER_HIGH              ATA_CYLINDER_HIGH
+#define CF_CARD_HEAD                  ATA_CARD_HEAD
+#define CF_STATUS_CMD                 ATA_STATUS_CMD
+#define CF_STATUS_CMD_ALTERNATE       ATA_STATUS_CMD_ALTERNATE
+#define CF_COMMON_DATA_AREA           ATA_COMMON_DATA_AREA
+
+/* Compact Flash-ATA commands */
+#define CF_READ_SECTOR_CMD            ATA_READ_SECTOR_CMD
+#define CF_WRITE_SECTOR_CMD           ATA_WRITE_SECTOR_CMD
+#define CF_ERASE_SECTOR_CMD           ATA_ERASE_SECTOR_CMD
+#define CF_IDENTIFY_CMD               ATA_IDENTIFY_CMD
+
+#define PCCARD_StatusTypedef          HAL_PCCARD_StatusTypeDef
+#define PCCARD_SUCCESS                HAL_PCCARD_STATUS_SUCCESS
+#define PCCARD_ONGOING                HAL_PCCARD_STATUS_ONGOING
+#define PCCARD_ERROR                  HAL_PCCARD_STATUS_ERROR
+#define PCCARD_TIMEOUT                HAL_PCCARD_STATUS_TIMEOUT
+/**
+  * @}
+  */
+
+/** @defgroup HAL_RTC_Aliased_Defines HAL RTC Aliased Defines maintained for legacy purpose
+  * @{
+  */
+
+#define FORMAT_BIN                  RTC_FORMAT_BIN
+#define FORMAT_BCD                  RTC_FORMAT_BCD
+
+#define RTC_ALARMSUBSECONDMASK_None     RTC_ALARMSUBSECONDMASK_NONE
+#define RTC_TAMPERERASEBACKUP_DISABLED  RTC_TAMPER_ERASE_BACKUP_DISABLE
+#define RTC_TAMPERMASK_FLAG_DISABLED    RTC_TAMPERMASK_FLAG_DISABLE
+#define RTC_TAMPERMASK_FLAG_ENABLED     RTC_TAMPERMASK_FLAG_ENABLE
+
+#define RTC_MASKTAMPERFLAG_DISABLED     RTC_TAMPERMASK_FLAG_DISABLE
+#define RTC_MASKTAMPERFLAG_ENABLED      RTC_TAMPERMASK_FLAG_ENABLE
+#define RTC_TAMPERERASEBACKUP_ENABLED   RTC_TAMPER_ERASE_BACKUP_ENABLE
+#define RTC_TAMPER1_2_INTERRUPT         RTC_ALL_TAMPER_INTERRUPT
+#define RTC_TAMPER1_2_3_INTERRUPT       RTC_ALL_TAMPER_INTERRUPT
+
+#define RTC_TIMESTAMPPIN_PC13  RTC_TIMESTAMPPIN_DEFAULT
+#define RTC_TIMESTAMPPIN_PA0   RTC_TIMESTAMPPIN_POS1
+#define RTC_TIMESTAMPPIN_PI8   RTC_TIMESTAMPPIN_POS1
+#define RTC_TIMESTAMPPIN_PC1   RTC_TIMESTAMPPIN_POS2
+
+#define RTC_OUTPUT_REMAP_PC13  RTC_OUTPUT_REMAP_NONE
+#define RTC_OUTPUT_REMAP_PB14  RTC_OUTPUT_REMAP_POS1
+#define RTC_OUTPUT_REMAP_PB2   RTC_OUTPUT_REMAP_POS1
+
+#define RTC_TAMPERPIN_PC13 RTC_TAMPERPIN_DEFAULT
+#define RTC_TAMPERPIN_PA0  RTC_TAMPERPIN_POS1
+#define RTC_TAMPERPIN_PI8  RTC_TAMPERPIN_POS1
+
+#if defined(STM32H5) || defined(STM32H7RS) || defined(STM32N6)
+#define TAMP_SECRETDEVICE_ERASE_NONE        TAMP_DEVICESECRETS_ERASE_NONE
+#define TAMP_SECRETDEVICE_ERASE_BKP_SRAM    TAMP_DEVICESECRETS_ERASE_BKPSRAM
+#endif /* STM32H5 || STM32H7RS || STM32N6 */
+
+#if defined(STM32WBA)
+#define TAMP_SECRETDEVICE_ERASE_NONE            TAMP_DEVICESECRETS_ERASE_NONE
+#define TAMP_SECRETDEVICE_ERASE_SRAM2           TAMP_DEVICESECRETS_ERASE_SRAM2
+#define TAMP_SECRETDEVICE_ERASE_RHUK            TAMP_DEVICESECRETS_ERASE_RHUK
+#define TAMP_SECRETDEVICE_ERASE_ICACHE          TAMP_DEVICESECRETS_ERASE_ICACHE
+#define TAMP_SECRETDEVICE_ERASE_SAES_AES_HASH   TAMP_DEVICESECRETS_ERASE_SAES_AES_HASH
+#define TAMP_SECRETDEVICE_ERASE_PKA_SRAM        TAMP_DEVICESECRETS_ERASE_PKA_SRAM
+#define TAMP_SECRETDEVICE_ERASE_ALL             TAMP_DEVICESECRETS_ERASE_ALL
+#endif /* STM32WBA */
+
+#if defined(STM32H5) || defined(STM32WBA) || defined(STM32H7RS) || defined(STM32N6)
+#define TAMP_SECRETDEVICE_ERASE_DISABLE     TAMP_DEVICESECRETS_ERASE_NONE
+#define TAMP_SECRETDEVICE_ERASE_ENABLE      TAMP_SECRETDEVICE_ERASE_ALL
+#endif /* STM32H5 || STM32WBA || STM32H7RS ||  STM32N6 */
+
+#if defined(STM32F7) || defined(STM32WB)
+#define RTC_TAMPCR_TAMPXE          RTC_TAMPER_ENABLE_BITS_MASK
+#define RTC_TAMPCR_TAMPXIE         RTC_TAMPER_IT_ENABLE_BITS_MASK
+#endif /* STM32F7 || STM32WB */
+
+#if defined(STM32H7)
+#define RTC_TAMPCR_TAMPXE          RTC_TAMPER_X
+#define RTC_TAMPCR_TAMPXIE         RTC_TAMPER_X_INTERRUPT
+#endif /* STM32H7 */
+
+#if defined(STM32F7) || defined(STM32H7) || defined(STM32L0) || defined(STM32WB)
+#define RTC_TAMPER1_INTERRUPT      RTC_IT_TAMP1
+#define RTC_TAMPER2_INTERRUPT      RTC_IT_TAMP2
+#define RTC_TAMPER3_INTERRUPT      RTC_IT_TAMP3
+#define RTC_ALL_TAMPER_INTERRUPT   RTC_IT_TAMP
+#endif /* STM32F7 || STM32H7 || STM32L0 || STM32WB */
+
+/**
+  * @}
+  */
+
+
+/** @defgroup HAL_SMARTCARD_Aliased_Defines HAL SMARTCARD Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define SMARTCARD_NACK_ENABLED                  SMARTCARD_NACK_ENABLE
+#define SMARTCARD_NACK_DISABLED                 SMARTCARD_NACK_DISABLE
+
+#define SMARTCARD_ONEBIT_SAMPLING_DISABLED      SMARTCARD_ONE_BIT_SAMPLE_DISABLE
+#define SMARTCARD_ONEBIT_SAMPLING_ENABLED       SMARTCARD_ONE_BIT_SAMPLE_ENABLE
+#define SMARTCARD_ONEBIT_SAMPLING_DISABLE       SMARTCARD_ONE_BIT_SAMPLE_DISABLE
+#define SMARTCARD_ONEBIT_SAMPLING_ENABLE        SMARTCARD_ONE_BIT_SAMPLE_ENABLE
+
+#define SMARTCARD_TIMEOUT_DISABLED              SMARTCARD_TIMEOUT_DISABLE
+#define SMARTCARD_TIMEOUT_ENABLED               SMARTCARD_TIMEOUT_ENABLE
+
+#define SMARTCARD_LASTBIT_DISABLED              SMARTCARD_LASTBIT_DISABLE
+#define SMARTCARD_LASTBIT_ENABLED               SMARTCARD_LASTBIT_ENABLE
+/**
+  * @}
+  */
+
+
+/** @defgroup HAL_SMBUS_Aliased_Defines HAL SMBUS Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define SMBUS_DUALADDRESS_DISABLED      SMBUS_DUALADDRESS_DISABLE
+#define SMBUS_DUALADDRESS_ENABLED       SMBUS_DUALADDRESS_ENABLE
+#define SMBUS_GENERALCALL_DISABLED      SMBUS_GENERALCALL_DISABLE
+#define SMBUS_GENERALCALL_ENABLED       SMBUS_GENERALCALL_ENABLE
+#define SMBUS_NOSTRETCH_DISABLED        SMBUS_NOSTRETCH_DISABLE
+#define SMBUS_NOSTRETCH_ENABLED         SMBUS_NOSTRETCH_ENABLE
+#define SMBUS_ANALOGFILTER_ENABLED      SMBUS_ANALOGFILTER_ENABLE
+#define SMBUS_ANALOGFILTER_DISABLED     SMBUS_ANALOGFILTER_DISABLE
+#define SMBUS_PEC_DISABLED              SMBUS_PEC_DISABLE
+#define SMBUS_PEC_ENABLED               SMBUS_PEC_ENABLE
+#define HAL_SMBUS_STATE_SLAVE_LISTEN    HAL_SMBUS_STATE_LISTEN
+/**
+  * @}
+  */
+
+/** @defgroup HAL_SPI_Aliased_Defines HAL SPI Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define SPI_TIMODE_DISABLED             SPI_TIMODE_DISABLE
+#define SPI_TIMODE_ENABLED              SPI_TIMODE_ENABLE
+
+#define SPI_CRCCALCULATION_DISABLED     SPI_CRCCALCULATION_DISABLE
+#define SPI_CRCCALCULATION_ENABLED      SPI_CRCCALCULATION_ENABLE
+
+#define SPI_NSS_PULSE_DISABLED          SPI_NSS_PULSE_DISABLE
+#define SPI_NSS_PULSE_ENABLED           SPI_NSS_PULSE_ENABLE
+
+#if defined(STM32H7)
+
+#define SPI_FLAG_TXE                    SPI_FLAG_TXP
+#define SPI_FLAG_RXNE                   SPI_FLAG_RXP
+
+#define SPI_IT_TXE                      SPI_IT_TXP
+#define SPI_IT_RXNE                     SPI_IT_RXP
+
+#define SPI_FRLVL_EMPTY                 SPI_RX_FIFO_0PACKET
+#define SPI_FRLVL_QUARTER_FULL          SPI_RX_FIFO_1PACKET
+#define SPI_FRLVL_HALF_FULL             SPI_RX_FIFO_2PACKET
+#define SPI_FRLVL_FULL                  SPI_RX_FIFO_3PACKET
+
+#endif /* STM32H7 */
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_TIM_Aliased_Defines HAL TIM Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define CCER_CCxE_MASK                   TIM_CCER_CCxE_MASK
+#define CCER_CCxNE_MASK                  TIM_CCER_CCxNE_MASK
+
+#define TIM_DMABase_CR1                  TIM_DMABASE_CR1
+#define TIM_DMABase_CR2                  TIM_DMABASE_CR2
+#define TIM_DMABase_SMCR                 TIM_DMABASE_SMCR
+#define TIM_DMABase_DIER                 TIM_DMABASE_DIER
+#define TIM_DMABase_SR                   TIM_DMABASE_SR
+#define TIM_DMABase_EGR                  TIM_DMABASE_EGR
+#define TIM_DMABase_CCMR1                TIM_DMABASE_CCMR1
+#define TIM_DMABase_CCMR2                TIM_DMABASE_CCMR2
+#define TIM_DMABase_CCER                 TIM_DMABASE_CCER
+#define TIM_DMABase_CNT                  TIM_DMABASE_CNT
+#define TIM_DMABase_PSC                  TIM_DMABASE_PSC
+#define TIM_DMABase_ARR                  TIM_DMABASE_ARR
+#define TIM_DMABase_RCR                  TIM_DMABASE_RCR
+#define TIM_DMABase_CCR1                 TIM_DMABASE_CCR1
+#define TIM_DMABase_CCR2                 TIM_DMABASE_CCR2
+#define TIM_DMABase_CCR3                 TIM_DMABASE_CCR3
+#define TIM_DMABase_CCR4                 TIM_DMABASE_CCR4
+#define TIM_DMABase_BDTR                 TIM_DMABASE_BDTR
+#define TIM_DMABase_DCR                  TIM_DMABASE_DCR
+#define TIM_DMABase_DMAR                 TIM_DMABASE_DMAR
+#define TIM_DMABase_OR1                  TIM_DMABASE_OR1
+#define TIM_DMABase_CCMR3                TIM_DMABASE_CCMR3
+#define TIM_DMABase_CCR5                 TIM_DMABASE_CCR5
+#define TIM_DMABase_CCR6                 TIM_DMABASE_CCR6
+#define TIM_DMABase_OR2                  TIM_DMABASE_OR2
+#define TIM_DMABase_OR3                  TIM_DMABASE_OR3
+#define TIM_DMABase_OR                   TIM_DMABASE_OR
+
+#define TIM_EventSource_Update           TIM_EVENTSOURCE_UPDATE
+#define TIM_EventSource_CC1              TIM_EVENTSOURCE_CC1
+#define TIM_EventSource_CC2              TIM_EVENTSOURCE_CC2
+#define TIM_EventSource_CC3              TIM_EVENTSOURCE_CC3
+#define TIM_EventSource_CC4              TIM_EVENTSOURCE_CC4
+#define TIM_EventSource_COM              TIM_EVENTSOURCE_COM
+#define TIM_EventSource_Trigger          TIM_EVENTSOURCE_TRIGGER
+#define TIM_EventSource_Break            TIM_EVENTSOURCE_BREAK
+#define TIM_EventSource_Break2           TIM_EVENTSOURCE_BREAK2
+
+#define TIM_DMABurstLength_1Transfer     TIM_DMABURSTLENGTH_1TRANSFER
+#define TIM_DMABurstLength_2Transfers    TIM_DMABURSTLENGTH_2TRANSFERS
+#define TIM_DMABurstLength_3Transfers    TIM_DMABURSTLENGTH_3TRANSFERS
+#define TIM_DMABurstLength_4Transfers    TIM_DMABURSTLENGTH_4TRANSFERS
+#define TIM_DMABurstLength_5Transfers    TIM_DMABURSTLENGTH_5TRANSFERS
+#define TIM_DMABurstLength_6Transfers    TIM_DMABURSTLENGTH_6TRANSFERS
+#define TIM_DMABurstLength_7Transfers    TIM_DMABURSTLENGTH_7TRANSFERS
+#define TIM_DMABurstLength_8Transfers    TIM_DMABURSTLENGTH_8TRANSFERS
+#define TIM_DMABurstLength_9Transfers    TIM_DMABURSTLENGTH_9TRANSFERS
+#define TIM_DMABurstLength_10Transfers   TIM_DMABURSTLENGTH_10TRANSFERS
+#define TIM_DMABurstLength_11Transfers   TIM_DMABURSTLENGTH_11TRANSFERS
+#define TIM_DMABurstLength_12Transfers   TIM_DMABURSTLENGTH_12TRANSFERS
+#define TIM_DMABurstLength_13Transfers   TIM_DMABURSTLENGTH_13TRANSFERS
+#define TIM_DMABurstLength_14Transfers   TIM_DMABURSTLENGTH_14TRANSFERS
+#define TIM_DMABurstLength_15Transfers   TIM_DMABURSTLENGTH_15TRANSFERS
+#define TIM_DMABurstLength_16Transfers   TIM_DMABURSTLENGTH_16TRANSFERS
+#define TIM_DMABurstLength_17Transfers   TIM_DMABURSTLENGTH_17TRANSFERS
+#define TIM_DMABurstLength_18Transfers   TIM_DMABURSTLENGTH_18TRANSFERS
+
+#if defined(STM32L0)
+#define TIM22_TI1_GPIO1   TIM22_TI1_GPIO
+#define TIM22_TI1_GPIO2   TIM22_TI1_GPIO
+#endif
+
+#if defined(STM32F3)
+#define IS_TIM_HALL_INTERFACE_INSTANCE   IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE
+#endif
+
+#if defined(STM32H7)
+#define TIM_TIM1_ETR_COMP1_OUT        TIM_TIM1_ETR_COMP1
+#define TIM_TIM1_ETR_COMP2_OUT        TIM_TIM1_ETR_COMP2
+#define TIM_TIM8_ETR_COMP1_OUT        TIM_TIM8_ETR_COMP1
+#define TIM_TIM8_ETR_COMP2_OUT        TIM_TIM8_ETR_COMP2
+#define TIM_TIM2_ETR_COMP1_OUT        TIM_TIM2_ETR_COMP1
+#define TIM_TIM2_ETR_COMP2_OUT        TIM_TIM2_ETR_COMP2
+#define TIM_TIM3_ETR_COMP1_OUT        TIM_TIM3_ETR_COMP1
+#define TIM_TIM1_TI1_COMP1_OUT        TIM_TIM1_TI1_COMP1
+#define TIM_TIM8_TI1_COMP2_OUT        TIM_TIM8_TI1_COMP2
+#define TIM_TIM2_TI4_COMP1_OUT        TIM_TIM2_TI4_COMP1
+#define TIM_TIM2_TI4_COMP2_OUT        TIM_TIM2_TI4_COMP2
+#define TIM_TIM2_TI4_COMP1COMP2_OUT   TIM_TIM2_TI4_COMP1_COMP2
+#define TIM_TIM3_TI1_COMP1_OUT        TIM_TIM3_TI1_COMP1
+#define TIM_TIM3_TI1_COMP2_OUT        TIM_TIM3_TI1_COMP2
+#define TIM_TIM3_TI1_COMP1COMP2_OUT   TIM_TIM3_TI1_COMP1_COMP2
+#endif
+
+#if defined(STM32U5) || defined(STM32MP2)
+#define OCREF_CLEAR_SELECT_Pos       OCREF_CLEAR_SELECT_POS
+#define OCREF_CLEAR_SELECT_Msk       OCREF_CLEAR_SELECT_MSK
+#endif
+/**
+  * @}
+  */
+
+/** @defgroup HAL_TSC_Aliased_Defines HAL TSC Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define TSC_SYNC_POL_FALL        TSC_SYNC_POLARITY_FALLING
+#define TSC_SYNC_POL_RISE_HIGH   TSC_SYNC_POLARITY_RISING
+/**
+  * @}
+  */
+
+/** @defgroup HAL_UART_Aliased_Defines HAL UART Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define UART_ONEBIT_SAMPLING_DISABLED   UART_ONE_BIT_SAMPLE_DISABLE
+#define UART_ONEBIT_SAMPLING_ENABLED    UART_ONE_BIT_SAMPLE_ENABLE
+#define UART_ONE_BIT_SAMPLE_DISABLED    UART_ONE_BIT_SAMPLE_DISABLE
+#define UART_ONE_BIT_SAMPLE_ENABLED     UART_ONE_BIT_SAMPLE_ENABLE
+
+#define __HAL_UART_ONEBIT_ENABLE        __HAL_UART_ONE_BIT_SAMPLE_ENABLE
+#define __HAL_UART_ONEBIT_DISABLE       __HAL_UART_ONE_BIT_SAMPLE_DISABLE
+
+#define __DIV_SAMPLING16                UART_DIV_SAMPLING16
+#define __DIVMANT_SAMPLING16            UART_DIVMANT_SAMPLING16
+#define __DIVFRAQ_SAMPLING16            UART_DIVFRAQ_SAMPLING16
+#define __UART_BRR_SAMPLING16           UART_BRR_SAMPLING16
+
+#define __DIV_SAMPLING8                 UART_DIV_SAMPLING8
+#define __DIVMANT_SAMPLING8             UART_DIVMANT_SAMPLING8
+#define __DIVFRAQ_SAMPLING8             UART_DIVFRAQ_SAMPLING8
+#define __UART_BRR_SAMPLING8            UART_BRR_SAMPLING8
+
+#define __DIV_LPUART                    UART_DIV_LPUART
+
+#define UART_WAKEUPMETHODE_IDLELINE     UART_WAKEUPMETHOD_IDLELINE
+#define UART_WAKEUPMETHODE_ADDRESSMARK  UART_WAKEUPMETHOD_ADDRESSMARK
+
+/**
+  * @}
+  */
+
+
+/** @defgroup HAL_USART_Aliased_Defines HAL USART Aliased Defines maintained for legacy purpose
+  * @{
+  */
+
+#define USART_CLOCK_DISABLED            USART_CLOCK_DISABLE
+#define USART_CLOCK_ENABLED             USART_CLOCK_ENABLE
+
+#define USARTNACK_ENABLED               USART_NACK_ENABLE
+#define USARTNACK_DISABLED              USART_NACK_DISABLE
+/**
+  * @}
+  */
+
+/** @defgroup HAL_WWDG_Aliased_Defines HAL WWDG Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define CFR_BASE                    WWDG_CFR_BASE
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_CAN_Aliased_Defines HAL CAN Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define CAN_FilterFIFO0             CAN_FILTER_FIFO0
+#define CAN_FilterFIFO1             CAN_FILTER_FIFO1
+#define CAN_IT_RQCP0                CAN_IT_TME
+#define CAN_IT_RQCP1                CAN_IT_TME
+#define CAN_IT_RQCP2                CAN_IT_TME
+#define INAK_TIMEOUT                CAN_TIMEOUT_VALUE
+#define SLAK_TIMEOUT                CAN_TIMEOUT_VALUE
+#define CAN_TXSTATUS_FAILED         ((uint8_t)0x00U)
+#define CAN_TXSTATUS_OK             ((uint8_t)0x01U)
+#define CAN_TXSTATUS_PENDING        ((uint8_t)0x02U)
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_ETH_Aliased_Defines HAL ETH Aliased Defines maintained for legacy purpose
+  * @{
+  */
+
+#define VLAN_TAG                ETH_VLAN_TAG
+#define MIN_ETH_PAYLOAD         ETH_MIN_ETH_PAYLOAD
+#define MAX_ETH_PAYLOAD         ETH_MAX_ETH_PAYLOAD
+#define JUMBO_FRAME_PAYLOAD     ETH_JUMBO_FRAME_PAYLOAD
+#define MACMIIAR_CR_MASK        ETH_MACMIIAR_CR_MASK
+#define MACCR_CLEAR_MASK        ETH_MACCR_CLEAR_MASK
+#define MACFCR_CLEAR_MASK       ETH_MACFCR_CLEAR_MASK
+#define DMAOMR_CLEAR_MASK       ETH_DMAOMR_CLEAR_MASK
+
+#define ETH_MMCCR              0x00000100U
+#define ETH_MMCRIR             0x00000104U
+#define ETH_MMCTIR             0x00000108U
+#define ETH_MMCRIMR            0x0000010CU
+#define ETH_MMCTIMR            0x00000110U
+#define ETH_MMCTGFSCCR         0x0000014CU
+#define ETH_MMCTGFMSCCR        0x00000150U
+#define ETH_MMCTGFCR           0x00000168U
+#define ETH_MMCRFCECR          0x00000194U
+#define ETH_MMCRFAECR          0x00000198U
+#define ETH_MMCRGUFCR          0x000001C4U
+
+#define ETH_MAC_TXFIFO_FULL                           0x02000000U  /* Tx FIFO full */
+#define ETH_MAC_TXFIFONOT_EMPTY                       0x01000000U  /* Tx FIFO not empty */
+#define ETH_MAC_TXFIFO_WRITE_ACTIVE                   0x00400000U  /* Tx FIFO write active */
+#define ETH_MAC_TXFIFO_IDLE                           0x00000000U  /* Tx FIFO read status: Idle */
+#define ETH_MAC_TXFIFO_READ                           0x00100000U  /* Tx FIFO read status: Read (transferring data to 
+                                                                      the MAC transmitter) */
+#define ETH_MAC_TXFIFO_WAITING                        0x00200000U  /* Tx FIFO read status: Waiting for TxStatus from 
+                                                                      MAC transmitter */
+#define ETH_MAC_TXFIFO_WRITING                        0x00300000U  /* Tx FIFO read status: Writing the received TxStatus
+                                                                      or flushing the TxFIFO */
+#define ETH_MAC_TRANSMISSION_PAUSE                    0x00080000U  /* MAC transmitter in pause */
+#define ETH_MAC_TRANSMITFRAMECONTROLLER_IDLE          0x00000000U  /* MAC transmit frame controller: Idle */
+#define ETH_MAC_TRANSMITFRAMECONTROLLER_WAITING       0x00020000U  /* MAC transmit frame controller: Waiting for Status 
+                                                                   of previous frame or IFG/backoff period to be over */
+#define ETH_MAC_TRANSMITFRAMECONTROLLER_GENRATING_PCF 0x00040000U  /* MAC transmit frame controller: Generating and 
+                                                             transmitting a Pause control frame (in full duplex mode) */
+#define ETH_MAC_TRANSMITFRAMECONTROLLER_TRANSFERRING  0x00060000U  /* MAC transmit frame controller: Transferring input 
+                                                                      frame for transmission */
+#define ETH_MAC_MII_TRANSMIT_ACTIVE           0x00010000U  /* MAC MII transmit engine active */
+#define ETH_MAC_RXFIFO_EMPTY                  0x00000000U  /* Rx FIFO fill level: empty */
+#define ETH_MAC_RXFIFO_BELOW_THRESHOLD        0x00000100U  /* Rx FIFO fill level: fill-level below flow-control 
+                                                              de-activate threshold */
+#define ETH_MAC_RXFIFO_ABOVE_THRESHOLD        0x00000200U  /* Rx FIFO fill level: fill-level above flow-control 
+                                                              activate threshold */
+#define ETH_MAC_RXFIFO_FULL                   0x00000300U  /* Rx FIFO fill level: full */
+#if defined(STM32F1)
+#else
+#define ETH_MAC_READCONTROLLER_IDLE           0x00000000U  /* Rx FIFO read controller IDLE state */
+#define ETH_MAC_READCONTROLLER_READING_DATA   0x00000020U  /* Rx FIFO read controller Reading frame data */
+#define ETH_MAC_READCONTROLLER_READING_STATUS 0x00000040U  /* Rx FIFO read controller Reading frame status 
+                                                             (or time-stamp) */
+#endif
+#define ETH_MAC_READCONTROLLER_FLUSHING       0x00000060U  /* Rx FIFO read controller Flushing the frame data and 
+                                                              status */
+#define ETH_MAC_RXFIFO_WRITE_ACTIVE           0x00000010U  /* Rx FIFO write controller active */
+#define ETH_MAC_SMALL_FIFO_NOTACTIVE          0x00000000U  /* MAC small FIFO read / write controllers not active */
+#define ETH_MAC_SMALL_FIFO_READ_ACTIVE        0x00000002U  /* MAC small FIFO read controller active */
+#define ETH_MAC_SMALL_FIFO_WRITE_ACTIVE       0x00000004U  /* MAC small FIFO write controller active */
+#define ETH_MAC_SMALL_FIFO_RW_ACTIVE          0x00000006U  /* MAC small FIFO read / write controllers active */
+#define ETH_MAC_MII_RECEIVE_PROTOCOL_ACTIVE   0x00000001U  /* MAC MII receive protocol engine active */
+
+#define ETH_TxPacketConfig        ETH_TxPacketConfigTypeDef   /* Transmit Packet Configuration structure definition */
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_DCMI_Aliased_Defines HAL DCMI Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define HAL_DCMI_ERROR_OVF      HAL_DCMI_ERROR_OVR
+#define DCMI_IT_OVF             DCMI_IT_OVR
+#define DCMI_FLAG_OVFRI         DCMI_FLAG_OVRRI
+#define DCMI_FLAG_OVFMI         DCMI_FLAG_OVRMI
+
+#define HAL_DCMI_ConfigCROP     HAL_DCMI_ConfigCrop
+#define HAL_DCMI_EnableCROP     HAL_DCMI_EnableCrop
+#define HAL_DCMI_DisableCROP    HAL_DCMI_DisableCrop
+
+/**
+  * @}
+  */
+
+#if defined(STM32L4) || defined(STM32F7) || defined(STM32F427xx) || defined(STM32F437xx) \
+  || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx) \
+  || defined(STM32H7)
+/** @defgroup HAL_DMA2D_Aliased_Defines HAL DMA2D Aliased Defines maintained for legacy purpose
+  * @{
+  */
+#define DMA2D_ARGB8888          DMA2D_OUTPUT_ARGB8888
+#define DMA2D_RGB888            DMA2D_OUTPUT_RGB888
+#define DMA2D_RGB565            DMA2D_OUTPUT_RGB565
+#define DMA2D_ARGB1555          DMA2D_OUTPUT_ARGB1555
+#define DMA2D_ARGB4444          DMA2D_OUTPUT_ARGB4444
+
+#define CM_ARGB8888             DMA2D_INPUT_ARGB8888
+#define CM_RGB888               DMA2D_INPUT_RGB888
+#define CM_RGB565               DMA2D_INPUT_RGB565
+#define CM_ARGB1555             DMA2D_INPUT_ARGB1555
+#define CM_ARGB4444             DMA2D_INPUT_ARGB4444
+#define CM_L8                   DMA2D_INPUT_L8
+#define CM_AL44                 DMA2D_INPUT_AL44
+#define CM_AL88                 DMA2D_INPUT_AL88
+#define CM_L4                   DMA2D_INPUT_L4
+#define CM_A8                   DMA2D_INPUT_A8
+#define CM_A4                   DMA2D_INPUT_A4
+/**
+  * @}
+  */
+#endif  /* STM32L4 ||  STM32F7 ||  STM32F4 ||  STM32H7 */
+
+#if defined(STM32L4) || defined(STM32F7) || defined(STM32F427xx) || defined(STM32F437xx) \
+  || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx) \
+  || defined(STM32H7) || defined(STM32U5)
+/** @defgroup DMA2D_Aliases DMA2D API Aliases
+  * @{
+  */
+#define HAL_DMA2D_DisableCLUT       HAL_DMA2D_CLUTLoading_Abort    /*!< Aliased to HAL_DMA2D_CLUTLoading_Abort
+                                                                        for compatibility with legacy code */
+/**
+  * @}
+  */
+
+#endif  /* STM32L4 ||  STM32F7 ||  STM32F4 ||  STM32H7 || STM32U5 */
+
+/** @defgroup HAL_PPP_Aliased_Defines HAL PPP Aliased Defines maintained for legacy purpose
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+
+/** @defgroup HAL_CRYP_Aliased_Functions HAL CRYP Aliased Functions maintained for legacy purpose
+  * @{
+  */
+#define HAL_CRYP_ComputationCpltCallback     HAL_CRYPEx_ComputationCpltCallback
+/**
+  * @}
+  */
+
+/** @defgroup HAL_DCACHE_Aliased_Functions HAL DCACHE Aliased Functions maintained for legacy purpose
+  * @{
+  */
+
+#if defined(STM32U5)
+#define HAL_DCACHE_CleanInvalidateByAddr     HAL_DCACHE_CleanInvalidByAddr
+#define HAL_DCACHE_CleanInvalidateByAddr_IT  HAL_DCACHE_CleanInvalidByAddr_IT
+#endif /* STM32U5 */
+
+/**
+  * @}
+  */
+
+#if !defined(STM32F2)
+/** @defgroup HASH_alias HASH API alias
+  * @{
+  */
+#define HAL_HASHEx_IRQHandler   HAL_HASH_IRQHandler  /*!< Redirection for compatibility with legacy code */
+/**
+  *
+  * @}
+  */
+#endif /* STM32F2 */
+/** @defgroup HAL_HASH_Aliased_Functions HAL HASH Aliased Functions maintained for legacy purpose
+  * @{
+  */
+#define HAL_HASH_STATETypeDef        HAL_HASH_StateTypeDef
+#define HAL_HASHPhaseTypeDef         HAL_HASH_PhaseTypeDef
+#define HAL_HMAC_MD5_Finish          HAL_HASH_MD5_Finish
+#define HAL_HMAC_SHA1_Finish         HAL_HASH_SHA1_Finish
+#define HAL_HMAC_SHA224_Finish       HAL_HASH_SHA224_Finish
+#define HAL_HMAC_SHA256_Finish       HAL_HASH_SHA256_Finish
+
+/*HASH Algorithm Selection*/
+
+#define HASH_AlgoSelection_SHA1      HASH_ALGOSELECTION_SHA1
+#define HASH_AlgoSelection_SHA224    HASH_ALGOSELECTION_SHA224
+#define HASH_AlgoSelection_SHA256    HASH_ALGOSELECTION_SHA256
+#define HASH_AlgoSelection_MD5       HASH_ALGOSELECTION_MD5
+
+#define HASH_AlgoMode_HASH         HASH_ALGOMODE_HASH
+#define HASH_AlgoMode_HMAC         HASH_ALGOMODE_HMAC
+
+#define HASH_HMACKeyType_ShortKey  HASH_HMAC_KEYTYPE_SHORTKEY
+#define HASH_HMACKeyType_LongKey   HASH_HMAC_KEYTYPE_LONGKEY
+
+#if defined(STM32L4) || defined(STM32L5) || defined(STM32F2) || defined(STM32F4) || defined(STM32F7) || defined(STM32H7)
+
+#define HAL_HASH_MD5_Accumulate                HAL_HASH_MD5_Accmlt
+#define HAL_HASH_MD5_Accumulate_End            HAL_HASH_MD5_Accmlt_End
+#define HAL_HASH_MD5_Accumulate_IT             HAL_HASH_MD5_Accmlt_IT
+#define HAL_HASH_MD5_Accumulate_End_IT         HAL_HASH_MD5_Accmlt_End_IT
+
+#define HAL_HASH_SHA1_Accumulate               HAL_HASH_SHA1_Accmlt
+#define HAL_HASH_SHA1_Accumulate_End           HAL_HASH_SHA1_Accmlt_End
+#define HAL_HASH_SHA1_Accumulate_IT            HAL_HASH_SHA1_Accmlt_IT
+#define HAL_HASH_SHA1_Accumulate_End_IT        HAL_HASH_SHA1_Accmlt_End_IT
+
+#define HAL_HASHEx_SHA224_Accumulate           HAL_HASHEx_SHA224_Accmlt
+#define HAL_HASHEx_SHA224_Accumulate_End       HAL_HASHEx_SHA224_Accmlt_End
+#define HAL_HASHEx_SHA224_Accumulate_IT        HAL_HASHEx_SHA224_Accmlt_IT
+#define HAL_HASHEx_SHA224_Accumulate_End_IT    HAL_HASHEx_SHA224_Accmlt_End_IT
+
+#define HAL_HASHEx_SHA256_Accumulate           HAL_HASHEx_SHA256_Accmlt
+#define HAL_HASHEx_SHA256_Accumulate_End       HAL_HASHEx_SHA256_Accmlt_End
+#define HAL_HASHEx_SHA256_Accumulate_IT        HAL_HASHEx_SHA256_Accmlt_IT
+#define HAL_HASHEx_SHA256_Accumulate_End_IT    HAL_HASHEx_SHA256_Accmlt_End_IT
+
+#endif  /* STM32L4 || STM32L5 || STM32F2 || STM32F4 || STM32F7 || STM32H7 */
+/**
+  * @}
+  */
+
+/** @defgroup HAL_Aliased_Functions HAL Generic Aliased Functions maintained for legacy purpose
+  * @{
+  */
+#define HAL_EnableDBGSleepMode HAL_DBGMCU_EnableDBGSleepMode
+#define HAL_DisableDBGSleepMode HAL_DBGMCU_DisableDBGSleepMode
+#define HAL_EnableDBGStopMode HAL_DBGMCU_EnableDBGStopMode
+#define HAL_DisableDBGStopMode HAL_DBGMCU_DisableDBGStopMode
+#define HAL_EnableDBGStandbyMode HAL_DBGMCU_EnableDBGStandbyMode
+#define HAL_DisableDBGStandbyMode HAL_DBGMCU_DisableDBGStandbyMode
+#define HAL_DBG_LowPowerConfig(Periph, cmd) (((cmd\
+                                              )==ENABLE)? HAL_DBGMCU_DBG_EnableLowPowerConfig(Periph) : \
+                                             HAL_DBGMCU_DBG_DisableLowPowerConfig(Periph))
+#define HAL_VREFINT_OutputSelect  HAL_SYSCFG_VREFINT_OutputSelect
+#define HAL_Lock_Cmd(cmd) (((cmd)==ENABLE) ? HAL_SYSCFG_Enable_Lock_VREFINT() : HAL_SYSCFG_Disable_Lock_VREFINT())
+#if defined(STM32L0)
+#else
+#define HAL_VREFINT_Cmd(cmd) (((cmd)==ENABLE)? HAL_SYSCFG_EnableVREFINT() : HAL_SYSCFG_DisableVREFINT())
+#endif
+#define HAL_ADC_EnableBuffer_Cmd(cmd)  (((cmd)==ENABLE) ? HAL_ADCEx_EnableVREFINT() : HAL_ADCEx_DisableVREFINT())
+#define HAL_ADC_EnableBufferSensor_Cmd(cmd) (((cmd\
+                                              )==ENABLE) ?  HAL_ADCEx_EnableVREFINTTempSensor() : \
+                                             HAL_ADCEx_DisableVREFINTTempSensor())
+#if defined(STM32H7A3xx) || defined(STM32H7B3xx) || defined(STM32H7B0xx) || defined(STM32H7A3xxQ) || \
+    defined(STM32H7B3xxQ) || defined(STM32H7B0xxQ)
+#define HAL_EnableSRDomainDBGStopMode      HAL_EnableDomain3DBGStopMode
+#define HAL_DisableSRDomainDBGStopMode     HAL_DisableDomain3DBGStopMode
+#define HAL_EnableSRDomainDBGStandbyMode   HAL_EnableDomain3DBGStandbyMode
+#define HAL_DisableSRDomainDBGStandbyMode  HAL_DisableDomain3DBGStandbyMode
+#endif /* STM32H7A3xx || STM32H7B3xx || STM32H7B0xx || STM32H7A3xxQ || STM32H7B3xxQ  || STM32H7B0xxQ */
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_FLASH_Aliased_Functions HAL FLASH Aliased Functions maintained for legacy purpose
+  * @{
+  */
+#define FLASH_HalfPageProgram      HAL_FLASHEx_HalfPageProgram
+#define FLASH_EnableRunPowerDown   HAL_FLASHEx_EnableRunPowerDown
+#define FLASH_DisableRunPowerDown  HAL_FLASHEx_DisableRunPowerDown
+#define HAL_DATA_EEPROMEx_Unlock   HAL_FLASHEx_DATAEEPROM_Unlock
+#define HAL_DATA_EEPROMEx_Lock     HAL_FLASHEx_DATAEEPROM_Lock
+#define HAL_DATA_EEPROMEx_Erase    HAL_FLASHEx_DATAEEPROM_Erase
+#define HAL_DATA_EEPROMEx_Program  HAL_FLASHEx_DATAEEPROM_Program
+
+/**
+  * @}
+ */
+
+/** @defgroup HAL_I2C_Aliased_Functions HAL I2C Aliased Functions maintained for legacy purpose
+  * @{
+  */
+#define HAL_I2CEx_AnalogFilter_Config         HAL_I2CEx_ConfigAnalogFilter
+#define HAL_I2CEx_DigitalFilter_Config        HAL_I2CEx_ConfigDigitalFilter
+#define HAL_FMPI2CEx_AnalogFilter_Config      HAL_FMPI2CEx_ConfigAnalogFilter
+#define HAL_FMPI2CEx_DigitalFilter_Config     HAL_FMPI2CEx_ConfigDigitalFilter
+
+#define HAL_I2CFastModePlusConfig(SYSCFG_I2CFastModePlus, cmd) (((cmd) == ENABLE)? \
+                                                                HAL_I2CEx_EnableFastModePlus(SYSCFG_I2CFastModePlus): \
+                                                                HAL_I2CEx_DisableFastModePlus(SYSCFG_I2CFastModePlus))
+
+#if defined(STM32H7) || defined(STM32WB) || defined(STM32G0) || defined(STM32F0) || defined(STM32F1) || \
+    defined(STM32F2) || defined(STM32F3) || defined(STM32F4) || defined(STM32F7) || defined(STM32L0) || \
+    defined(STM32L4) || defined(STM32L5) || defined(STM32G4) || defined(STM32L1)
+#define HAL_I2C_Master_Sequential_Transmit_IT  HAL_I2C_Master_Seq_Transmit_IT
+#define HAL_I2C_Master_Sequential_Receive_IT   HAL_I2C_Master_Seq_Receive_IT
+#define HAL_I2C_Slave_Sequential_Transmit_IT   HAL_I2C_Slave_Seq_Transmit_IT
+#define HAL_I2C_Slave_Sequential_Receive_IT    HAL_I2C_Slave_Seq_Receive_IT
+#endif /* STM32H7 || STM32WB  || STM32G0 || STM32F0 || STM32F1 || STM32F2 || STM32F3 || STM32F4 || STM32F7 || STM32L0 ||
+          STM32L4 || STM32L5 || STM32G4 || STM32L1 */
+#if defined(STM32H7) || defined(STM32WB) || defined(STM32G0) || defined(STM32F4) || defined(STM32F7) || \
+    defined(STM32L0) || defined(STM32L4) || defined(STM32L5) || defined(STM32G4)|| defined(STM32L1)
+#define HAL_I2C_Master_Sequential_Transmit_DMA HAL_I2C_Master_Seq_Transmit_DMA
+#define HAL_I2C_Master_Sequential_Receive_DMA  HAL_I2C_Master_Seq_Receive_DMA
+#define HAL_I2C_Slave_Sequential_Transmit_DMA  HAL_I2C_Slave_Seq_Transmit_DMA
+#define HAL_I2C_Slave_Sequential_Receive_DMA   HAL_I2C_Slave_Seq_Receive_DMA
+#endif /* STM32H7 || STM32WB  || STM32G0 || STM32F4 || STM32F7 || STM32L0 || STM32L4 || STM32L5 || STM32G4 || STM32L1 */
+
+#if defined(STM32F4)
+#define HAL_FMPI2C_Master_Sequential_Transmit_IT  HAL_FMPI2C_Master_Seq_Transmit_IT
+#define HAL_FMPI2C_Master_Sequential_Receive_IT   HAL_FMPI2C_Master_Seq_Receive_IT
+#define HAL_FMPI2C_Slave_Sequential_Transmit_IT   HAL_FMPI2C_Slave_Seq_Transmit_IT
+#define HAL_FMPI2C_Slave_Sequential_Receive_IT    HAL_FMPI2C_Slave_Seq_Receive_IT
+#define HAL_FMPI2C_Master_Sequential_Transmit_DMA HAL_FMPI2C_Master_Seq_Transmit_DMA
+#define HAL_FMPI2C_Master_Sequential_Receive_DMA  HAL_FMPI2C_Master_Seq_Receive_DMA
+#define HAL_FMPI2C_Slave_Sequential_Transmit_DMA  HAL_FMPI2C_Slave_Seq_Transmit_DMA
+#define HAL_FMPI2C_Slave_Sequential_Receive_DMA   HAL_FMPI2C_Slave_Seq_Receive_DMA
+#endif /* STM32F4 */
+/**
+  * @}
+ */
+
+/** @defgroup HAL_PWR_Aliased HAL PWR Aliased maintained for legacy purpose
+  * @{
+  */
+
+#if defined(STM32G0)
+#define HAL_PWR_ConfigPVD                             HAL_PWREx_ConfigPVD
+#define HAL_PWR_EnablePVD                             HAL_PWREx_EnablePVD
+#define HAL_PWR_DisablePVD                            HAL_PWREx_DisablePVD
+#define HAL_PWR_PVD_IRQHandler                        HAL_PWREx_PVD_IRQHandler
+#endif
+#define HAL_PWR_PVDConfig                             HAL_PWR_ConfigPVD
+#define HAL_PWR_DisableBkUpReg                        HAL_PWREx_DisableBkUpReg
+#define HAL_PWR_DisableFlashPowerDown                 HAL_PWREx_DisableFlashPowerDown
+#define HAL_PWR_DisableVddio2Monitor                  HAL_PWREx_DisableVddio2Monitor
+#define HAL_PWR_EnableBkUpReg                         HAL_PWREx_EnableBkUpReg
+#define HAL_PWR_EnableFlashPowerDown                  HAL_PWREx_EnableFlashPowerDown
+#define HAL_PWR_EnableVddio2Monitor                   HAL_PWREx_EnableVddio2Monitor
+#define HAL_PWR_PVD_PVM_IRQHandler                    HAL_PWREx_PVD_PVM_IRQHandler
+#define HAL_PWR_PVDLevelConfig                        HAL_PWR_ConfigPVD
+#define HAL_PWR_Vddio2Monitor_IRQHandler              HAL_PWREx_Vddio2Monitor_IRQHandler
+#define HAL_PWR_Vddio2MonitorCallback                 HAL_PWREx_Vddio2MonitorCallback
+#define HAL_PWREx_ActivateOverDrive                   HAL_PWREx_EnableOverDrive
+#define HAL_PWREx_DeactivateOverDrive                 HAL_PWREx_DisableOverDrive
+#define HAL_PWREx_DisableSDADCAnalog                  HAL_PWREx_DisableSDADC
+#define HAL_PWREx_EnableSDADCAnalog                   HAL_PWREx_EnableSDADC
+#define HAL_PWREx_PVMConfig                           HAL_PWREx_ConfigPVM
+
+#define PWR_MODE_NORMAL                               PWR_PVD_MODE_NORMAL
+#define PWR_MODE_IT_RISING                            PWR_PVD_MODE_IT_RISING
+#define PWR_MODE_IT_FALLING                           PWR_PVD_MODE_IT_FALLING
+#define PWR_MODE_IT_RISING_FALLING                    PWR_PVD_MODE_IT_RISING_FALLING
+#define PWR_MODE_EVENT_RISING                         PWR_PVD_MODE_EVENT_RISING
+#define PWR_MODE_EVENT_FALLING                        PWR_PVD_MODE_EVENT_FALLING
+#define PWR_MODE_EVENT_RISING_FALLING                 PWR_PVD_MODE_EVENT_RISING_FALLING
+
+#define CR_OFFSET_BB                                  PWR_CR_OFFSET_BB
+#define CSR_OFFSET_BB                                 PWR_CSR_OFFSET_BB
+#define PMODE_BIT_NUMBER                              VOS_BIT_NUMBER
+#define CR_PMODE_BB                                   CR_VOS_BB
+
+#define DBP_BitNumber                                 DBP_BIT_NUMBER
+#define PVDE_BitNumber                                PVDE_BIT_NUMBER
+#define PMODE_BitNumber                               PMODE_BIT_NUMBER
+#define EWUP_BitNumber                                EWUP_BIT_NUMBER
+#define FPDS_BitNumber                                FPDS_BIT_NUMBER
+#define ODEN_BitNumber                                ODEN_BIT_NUMBER
+#define ODSWEN_BitNumber                              ODSWEN_BIT_NUMBER
+#define MRLVDS_BitNumber                              MRLVDS_BIT_NUMBER
+#define LPLVDS_BitNumber                              LPLVDS_BIT_NUMBER
+#define BRE_BitNumber                                 BRE_BIT_NUMBER
+
+#define PWR_MODE_EVT                                  PWR_PVD_MODE_NORMAL
+
+#if defined (STM32U5)
+#define PWR_SRAM1_PAGE1_STOP_RETENTION                PWR_SRAM1_PAGE1_STOP
+#define PWR_SRAM1_PAGE2_STOP_RETENTION                PWR_SRAM1_PAGE2_STOP
+#define PWR_SRAM1_PAGE3_STOP_RETENTION                PWR_SRAM1_PAGE3_STOP
+#define PWR_SRAM1_PAGE4_STOP_RETENTION                PWR_SRAM1_PAGE4_STOP
+#define PWR_SRAM1_PAGE5_STOP_RETENTION                PWR_SRAM1_PAGE5_STOP
+#define PWR_SRAM1_PAGE6_STOP_RETENTION                PWR_SRAM1_PAGE6_STOP
+#define PWR_SRAM1_PAGE7_STOP_RETENTION                PWR_SRAM1_PAGE7_STOP
+#define PWR_SRAM1_PAGE8_STOP_RETENTION                PWR_SRAM1_PAGE8_STOP
+#define PWR_SRAM1_PAGE9_STOP_RETENTION                PWR_SRAM1_PAGE9_STOP
+#define PWR_SRAM1_PAGE10_STOP_RETENTION               PWR_SRAM1_PAGE10_STOP
+#define PWR_SRAM1_PAGE11_STOP_RETENTION               PWR_SRAM1_PAGE11_STOP
+#define PWR_SRAM1_PAGE12_STOP_RETENTION               PWR_SRAM1_PAGE12_STOP
+#define PWR_SRAM1_FULL_STOP_RETENTION                 PWR_SRAM1_FULL_STOP
+
+#define PWR_SRAM2_PAGE1_STOP_RETENTION                PWR_SRAM2_PAGE1_STOP
+#define PWR_SRAM2_PAGE2_STOP_RETENTION                PWR_SRAM2_PAGE2_STOP
+#define PWR_SRAM2_FULL_STOP_RETENTION                 PWR_SRAM2_FULL_STOP
+
+#define PWR_SRAM3_PAGE1_STOP_RETENTION                PWR_SRAM3_PAGE1_STOP
+#define PWR_SRAM3_PAGE2_STOP_RETENTION                PWR_SRAM3_PAGE2_STOP
+#define PWR_SRAM3_PAGE3_STOP_RETENTION                PWR_SRAM3_PAGE3_STOP
+#define PWR_SRAM3_PAGE4_STOP_RETENTION                PWR_SRAM3_PAGE4_STOP
+#define PWR_SRAM3_PAGE5_STOP_RETENTION                PWR_SRAM3_PAGE5_STOP
+#define PWR_SRAM3_PAGE6_STOP_RETENTION                PWR_SRAM3_PAGE6_STOP
+#define PWR_SRAM3_PAGE7_STOP_RETENTION                PWR_SRAM3_PAGE7_STOP
+#define PWR_SRAM3_PAGE8_STOP_RETENTION                PWR_SRAM3_PAGE8_STOP
+#define PWR_SRAM3_PAGE9_STOP_RETENTION                PWR_SRAM3_PAGE9_STOP
+#define PWR_SRAM3_PAGE10_STOP_RETENTION               PWR_SRAM3_PAGE10_STOP
+#define PWR_SRAM3_PAGE11_STOP_RETENTION               PWR_SRAM3_PAGE11_STOP
+#define PWR_SRAM3_PAGE12_STOP_RETENTION               PWR_SRAM3_PAGE12_STOP
+#define PWR_SRAM3_PAGE13_STOP_RETENTION               PWR_SRAM3_PAGE13_STOP
+#define PWR_SRAM3_FULL_STOP_RETENTION                 PWR_SRAM3_FULL_STOP
+
+#define PWR_SRAM4_FULL_STOP_RETENTION                 PWR_SRAM4_FULL_STOP
+
+#define PWR_SRAM5_PAGE1_STOP_RETENTION                PWR_SRAM5_PAGE1_STOP
+#define PWR_SRAM5_PAGE2_STOP_RETENTION                PWR_SRAM5_PAGE2_STOP
+#define PWR_SRAM5_PAGE3_STOP_RETENTION                PWR_SRAM5_PAGE3_STOP
+#define PWR_SRAM5_PAGE4_STOP_RETENTION                PWR_SRAM5_PAGE4_STOP
+#define PWR_SRAM5_PAGE5_STOP_RETENTION                PWR_SRAM5_PAGE5_STOP
+#define PWR_SRAM5_PAGE6_STOP_RETENTION                PWR_SRAM5_PAGE6_STOP
+#define PWR_SRAM5_PAGE7_STOP_RETENTION                PWR_SRAM5_PAGE7_STOP
+#define PWR_SRAM5_PAGE8_STOP_RETENTION                PWR_SRAM5_PAGE8_STOP
+#define PWR_SRAM5_PAGE9_STOP_RETENTION                PWR_SRAM5_PAGE9_STOP
+#define PWR_SRAM5_PAGE10_STOP_RETENTION               PWR_SRAM5_PAGE10_STOP
+#define PWR_SRAM5_PAGE11_STOP_RETENTION               PWR_SRAM5_PAGE11_STOP
+#define PWR_SRAM5_PAGE12_STOP_RETENTION               PWR_SRAM5_PAGE12_STOP
+#define PWR_SRAM5_PAGE13_STOP_RETENTION               PWR_SRAM5_PAGE13_STOP
+#define PWR_SRAM5_FULL_STOP_RETENTION                 PWR_SRAM5_FULL_STOP
+
+#define PWR_SRAM6_PAGE1_STOP_RETENTION                PWR_SRAM6_PAGE1_STOP
+#define PWR_SRAM6_PAGE2_STOP_RETENTION                PWR_SRAM6_PAGE2_STOP
+#define PWR_SRAM6_PAGE3_STOP_RETENTION                PWR_SRAM6_PAGE3_STOP
+#define PWR_SRAM6_PAGE4_STOP_RETENTION                PWR_SRAM6_PAGE4_STOP
+#define PWR_SRAM6_PAGE5_STOP_RETENTION                PWR_SRAM6_PAGE5_STOP
+#define PWR_SRAM6_PAGE6_STOP_RETENTION                PWR_SRAM6_PAGE6_STOP
+#define PWR_SRAM6_PAGE7_STOP_RETENTION                PWR_SRAM6_PAGE7_STOP
+#define PWR_SRAM6_PAGE8_STOP_RETENTION                PWR_SRAM6_PAGE8_STOP
+#define PWR_SRAM6_FULL_STOP_RETENTION                 PWR_SRAM6_FULL_STOP
+
+
+#define PWR_ICACHE_FULL_STOP_RETENTION                PWR_ICACHE_FULL_STOP
+#define PWR_DCACHE1_FULL_STOP_RETENTION               PWR_DCACHE1_FULL_STOP
+#define PWR_DCACHE2_FULL_STOP_RETENTION               PWR_DCACHE2_FULL_STOP
+#define PWR_DMA2DRAM_FULL_STOP_RETENTION              PWR_DMA2DRAM_FULL_STOP
+#define PWR_PERIPHRAM_FULL_STOP_RETENTION             PWR_PERIPHRAM_FULL_STOP
+#define PWR_PKA32RAM_FULL_STOP_RETENTION              PWR_PKA32RAM_FULL_STOP
+#define PWR_GRAPHICPRAM_FULL_STOP_RETENTION           PWR_GRAPHICPRAM_FULL_STOP
+#define PWR_DSIRAM_FULL_STOP_RETENTION                PWR_DSIRAM_FULL_STOP
+#define PWR_JPEGRAM_FULL_STOP_RETENTION               PWR_JPEGRAM_FULL_STOP
+
+
+#define PWR_SRAM2_PAGE1_STANDBY_RETENTION             PWR_SRAM2_PAGE1_STANDBY
+#define PWR_SRAM2_PAGE2_STANDBY_RETENTION             PWR_SRAM2_PAGE2_STANDBY
+#define PWR_SRAM2_FULL_STANDBY_RETENTION              PWR_SRAM2_FULL_STANDBY
+
+#define PWR_SRAM1_FULL_RUN_RETENTION                  PWR_SRAM1_FULL_RUN
+#define PWR_SRAM2_FULL_RUN_RETENTION                  PWR_SRAM2_FULL_RUN
+#define PWR_SRAM3_FULL_RUN_RETENTION                  PWR_SRAM3_FULL_RUN
+#define PWR_SRAM4_FULL_RUN_RETENTION                  PWR_SRAM4_FULL_RUN
+#define PWR_SRAM5_FULL_RUN_RETENTION                  PWR_SRAM5_FULL_RUN
+#define PWR_SRAM6_FULL_RUN_RETENTION                  PWR_SRAM6_FULL_RUN
+
+#define PWR_ALL_RAM_RUN_RETENTION_MASK                PWR_ALL_RAM_RUN_MASK
+#endif
+
+/**
+  * @}
+ */
+
+/** @defgroup HAL_RTC_Aliased_Functions HAL RTC Aliased Functions maintained for legacy purpose
+  * @{
+  */
+#if defined(STM32H5) || defined(STM32WBA) || defined(STM32H7RS) || defined(STM32N6)
+#define HAL_RTCEx_SetBoothardwareKey            HAL_RTCEx_LockBootHardwareKey
+#define HAL_RTCEx_BKUPBlock_Enable              HAL_RTCEx_BKUPBlock
+#define HAL_RTCEx_BKUPBlock_Disable             HAL_RTCEx_BKUPUnblock
+#define HAL_RTCEx_Erase_SecretDev_Conf          HAL_RTCEx_ConfigEraseDeviceSecrets
+#endif /* STM32H5 || STM32WBA || STM32H7RS || STM32N6 */
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_SMBUS_Aliased_Functions HAL SMBUS Aliased Functions maintained for legacy purpose
+  * @{
+  */
+#define HAL_SMBUS_Slave_Listen_IT          HAL_SMBUS_EnableListen_IT
+#define HAL_SMBUS_SlaveAddrCallback        HAL_SMBUS_AddrCallback
+#define HAL_SMBUS_SlaveListenCpltCallback  HAL_SMBUS_ListenCpltCallback
+/**
+  * @}
+  */
+
+/** @defgroup HAL_SPI_Aliased_Functions HAL SPI Aliased Functions maintained for legacy purpose
+  * @{
+  */
+#define HAL_SPI_FlushRxFifo                HAL_SPIEx_FlushRxFifo
+/**
+  * @}
+  */
+
+/** @defgroup HAL_TIM_Aliased_Functions HAL TIM Aliased Functions maintained for legacy purpose
+  * @{
+  */
+#define HAL_TIM_DMADelayPulseCplt                       TIM_DMADelayPulseCplt
+#define HAL_TIM_DMAError                                TIM_DMAError
+#define HAL_TIM_DMACaptureCplt                          TIM_DMACaptureCplt
+#define HAL_TIMEx_DMACommutationCplt                    TIMEx_DMACommutationCplt
+#if defined(STM32H7) || defined(STM32G0) || defined(STM32F0) || defined(STM32F1) || defined(STM32F2) || \
+    defined(STM32F3) || defined(STM32F4) || defined(STM32F7) || defined(STM32L0) || defined(STM32L4)
+#define HAL_TIM_SlaveConfigSynchronization              HAL_TIM_SlaveConfigSynchro
+#define HAL_TIM_SlaveConfigSynchronization_IT           HAL_TIM_SlaveConfigSynchro_IT
+#define HAL_TIMEx_CommutationCallback                   HAL_TIMEx_CommutCallback
+#define HAL_TIMEx_ConfigCommutationEvent                HAL_TIMEx_ConfigCommutEvent
+#define HAL_TIMEx_ConfigCommutationEvent_IT             HAL_TIMEx_ConfigCommutEvent_IT
+#define HAL_TIMEx_ConfigCommutationEvent_DMA            HAL_TIMEx_ConfigCommutEvent_DMA
+#endif /* STM32H7 || STM32G0 || STM32F0 || STM32F1 || STM32F2 || STM32F3 || STM32F4 || STM32F7 || STM32L0 */
+/**
+  * @}
+  */
+
+/** @defgroup HAL_UART_Aliased_Functions HAL UART Aliased Functions maintained for legacy purpose
+  * @{
+  */
+#define HAL_UART_WakeupCallback HAL_UARTEx_WakeupCallback
+/**
+  * @}
+  */
+
+/** @defgroup HAL_LTDC_Aliased_Functions HAL LTDC Aliased Functions maintained for legacy purpose
+  * @{
+  */
+#define HAL_LTDC_LineEvenCallback HAL_LTDC_LineEventCallback
+#define HAL_LTDC_Relaod           HAL_LTDC_Reload
+#define HAL_LTDC_StructInitFromVideoConfig  HAL_LTDCEx_StructInitFromVideoConfig
+#define HAL_LTDC_StructInitFromAdaptedCommandConfig  HAL_LTDCEx_StructInitFromAdaptedCommandConfig
+/**
+  * @}
+  */
+
+
+/** @defgroup HAL_PPP_Aliased_Functions HAL PPP Aliased Functions maintained for legacy purpose
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macros ------------------------------------------------------------*/
+
+/** @defgroup HAL_AES_Aliased_Macros HAL CRYP Aliased Macros maintained for legacy purpose
+  * @{
+  */
+#define AES_IT_CC                      CRYP_IT_CC
+#define AES_IT_ERR                     CRYP_IT_ERR
+#define AES_FLAG_CCF                   CRYP_FLAG_CCF
+/**
+  * @}
+  */
+
+/** @defgroup HAL_Aliased_Macros HAL Generic Aliased Macros maintained for legacy purpose
+  * @{
+  */
+#define __HAL_GET_BOOT_MODE                   __HAL_SYSCFG_GET_BOOT_MODE
+#define __HAL_REMAPMEMORY_FLASH               __HAL_SYSCFG_REMAPMEMORY_FLASH
+#define __HAL_REMAPMEMORY_SYSTEMFLASH         __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH
+#define __HAL_REMAPMEMORY_SRAM                __HAL_SYSCFG_REMAPMEMORY_SRAM
+#define __HAL_REMAPMEMORY_FMC                 __HAL_SYSCFG_REMAPMEMORY_FMC
+#define __HAL_REMAPMEMORY_FMC_SDRAM           __HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM
+#define __HAL_REMAPMEMORY_FSMC                __HAL_SYSCFG_REMAPMEMORY_FSMC
+#define __HAL_REMAPMEMORY_QUADSPI             __HAL_SYSCFG_REMAPMEMORY_QUADSPI
+#define __HAL_FMC_BANK                        __HAL_SYSCFG_FMC_BANK
+#define __HAL_GET_FLAG                        __HAL_SYSCFG_GET_FLAG
+#define __HAL_CLEAR_FLAG                      __HAL_SYSCFG_CLEAR_FLAG
+#define __HAL_VREFINT_OUT_ENABLE              __HAL_SYSCFG_VREFINT_OUT_ENABLE
+#define __HAL_VREFINT_OUT_DISABLE             __HAL_SYSCFG_VREFINT_OUT_DISABLE
+#define __HAL_SYSCFG_SRAM2_WRP_ENABLE         __HAL_SYSCFG_SRAM2_WRP_0_31_ENABLE
+
+#define SYSCFG_FLAG_VREF_READY                SYSCFG_FLAG_VREFINT_READY
+#define SYSCFG_FLAG_RC48                      RCC_FLAG_HSI48
+#define IS_SYSCFG_FASTMODEPLUS_CONFIG         IS_I2C_FASTMODEPLUS
+#define UFB_MODE_BitNumber                    UFB_MODE_BIT_NUMBER
+#define CMP_PD_BitNumber                      CMP_PD_BIT_NUMBER
+
+/**
+  * @}
+  */
+
+
+/** @defgroup HAL_ADC_Aliased_Macros HAL ADC Aliased Macros maintained for legacy purpose
+  * @{
+  */
+#define __ADC_ENABLE                                     __HAL_ADC_ENABLE
+#define __ADC_DISABLE                                    __HAL_ADC_DISABLE
+#define __HAL_ADC_ENABLING_CONDITIONS                    ADC_ENABLING_CONDITIONS
+#define __HAL_ADC_DISABLING_CONDITIONS                   ADC_DISABLING_CONDITIONS
+#define __HAL_ADC_IS_ENABLED                             ADC_IS_ENABLE
+#define __ADC_IS_ENABLED                                 ADC_IS_ENABLE
+#define __HAL_ADC_IS_SOFTWARE_START_REGULAR              ADC_IS_SOFTWARE_START_REGULAR
+#define __HAL_ADC_IS_SOFTWARE_START_INJECTED             ADC_IS_SOFTWARE_START_INJECTED
+#define __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED
+#define __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR          ADC_IS_CONVERSION_ONGOING_REGULAR
+#define __HAL_ADC_IS_CONVERSION_ONGOING_INJECTED         ADC_IS_CONVERSION_ONGOING_INJECTED
+#define __HAL_ADC_IS_CONVERSION_ONGOING                  ADC_IS_CONVERSION_ONGOING
+#define __HAL_ADC_CLEAR_ERRORCODE                        ADC_CLEAR_ERRORCODE
+
+#define __HAL_ADC_GET_RESOLUTION                         ADC_GET_RESOLUTION
+#define __HAL_ADC_JSQR_RK                                ADC_JSQR_RK
+#define __HAL_ADC_CFGR_AWD1CH                            ADC_CFGR_AWD1CH_SHIFT
+#define __HAL_ADC_CFGR_AWD23CR                           ADC_CFGR_AWD23CR
+#define __HAL_ADC_CFGR_INJECT_AUTO_CONVERSION            ADC_CFGR_INJECT_AUTO_CONVERSION
+#define __HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE              ADC_CFGR_INJECT_CONTEXT_QUEUE
+#define __HAL_ADC_CFGR_INJECT_DISCCONTINUOUS             ADC_CFGR_INJECT_DISCCONTINUOUS
+#define __HAL_ADC_CFGR_REG_DISCCONTINUOUS                ADC_CFGR_REG_DISCCONTINUOUS
+#define __HAL_ADC_CFGR_DISCONTINUOUS_NUM                 ADC_CFGR_DISCONTINUOUS_NUM
+#define __HAL_ADC_CFGR_AUTOWAIT                          ADC_CFGR_AUTOWAIT
+#define __HAL_ADC_CFGR_CONTINUOUS                        ADC_CFGR_CONTINUOUS
+#define __HAL_ADC_CFGR_OVERRUN                           ADC_CFGR_OVERRUN
+#define __HAL_ADC_CFGR_DMACONTREQ                        ADC_CFGR_DMACONTREQ
+#define __HAL_ADC_CFGR_EXTSEL                            ADC_CFGR_EXTSEL_SET
+#define __HAL_ADC_JSQR_JEXTSEL                           ADC_JSQR_JEXTSEL_SET
+#define __HAL_ADC_OFR_CHANNEL                            ADC_OFR_CHANNEL
+#define __HAL_ADC_DIFSEL_CHANNEL                         ADC_DIFSEL_CHANNEL
+#define __HAL_ADC_CALFACT_DIFF_SET                       ADC_CALFACT_DIFF_SET
+#define __HAL_ADC_CALFACT_DIFF_GET                       ADC_CALFACT_DIFF_GET
+#define __HAL_ADC_TRX_HIGHTHRESHOLD                      ADC_TRX_HIGHTHRESHOLD
+
+#define __HAL_ADC_OFFSET_SHIFT_RESOLUTION                ADC_OFFSET_SHIFT_RESOLUTION
+#define __HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION         ADC_AWD1THRESHOLD_SHIFT_RESOLUTION
+#define __HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION        ADC_AWD23THRESHOLD_SHIFT_RESOLUTION
+#define __HAL_ADC_COMMON_REGISTER                        ADC_COMMON_REGISTER
+#define __HAL_ADC_COMMON_CCR_MULTI                       ADC_COMMON_CCR_MULTI
+#define __HAL_ADC_MULTIMODE_IS_ENABLED                   ADC_MULTIMODE_IS_ENABLE
+#define __ADC_MULTIMODE_IS_ENABLED                       ADC_MULTIMODE_IS_ENABLE
+#define __HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER        ADC_NONMULTIMODE_OR_MULTIMODEMASTER
+#define __HAL_ADC_COMMON_ADC_OTHER                       ADC_COMMON_ADC_OTHER
+#define __HAL_ADC_MULTI_SLAVE                            ADC_MULTI_SLAVE
+
+#define __HAL_ADC_SQR1_L                                 ADC_SQR1_L_SHIFT
+#define __HAL_ADC_JSQR_JL                                ADC_JSQR_JL_SHIFT
+#define __HAL_ADC_JSQR_RK_JL                             ADC_JSQR_RK_JL
+#define __HAL_ADC_CR1_DISCONTINUOUS_NUM                  ADC_CR1_DISCONTINUOUS_NUM
+#define __HAL_ADC_CR1_SCAN                               ADC_CR1_SCAN_SET
+#define __HAL_ADC_CONVCYCLES_MAX_RANGE                   ADC_CONVCYCLES_MAX_RANGE
+#define __HAL_ADC_CLOCK_PRESCALER_RANGE                  ADC_CLOCK_PRESCALER_RANGE
+#define __HAL_ADC_GET_CLOCK_PRESCALER                    ADC_GET_CLOCK_PRESCALER
+
+#define __HAL_ADC_SQR1                                   ADC_SQR1
+#define __HAL_ADC_SMPR1                                  ADC_SMPR1
+#define __HAL_ADC_SMPR2                                  ADC_SMPR2
+#define __HAL_ADC_SQR3_RK                                ADC_SQR3_RK
+#define __HAL_ADC_SQR2_RK                                ADC_SQR2_RK
+#define __HAL_ADC_SQR1_RK                                ADC_SQR1_RK
+#define __HAL_ADC_CR2_CONTINUOUS                         ADC_CR2_CONTINUOUS
+#define __HAL_ADC_CR1_DISCONTINUOUS                      ADC_CR1_DISCONTINUOUS
+#define __HAL_ADC_CR1_SCANCONV                           ADC_CR1_SCANCONV
+#define __HAL_ADC_CR2_EOCSelection                       ADC_CR2_EOCSelection
+#define __HAL_ADC_CR2_DMAContReq                         ADC_CR2_DMAContReq
+#define __HAL_ADC_JSQR                                   ADC_JSQR
+
+#define __HAL_ADC_CHSELR_CHANNEL                         ADC_CHSELR_CHANNEL
+#define __HAL_ADC_CFGR1_REG_DISCCONTINUOUS               ADC_CFGR1_REG_DISCCONTINUOUS
+#define __HAL_ADC_CFGR1_AUTOOFF                          ADC_CFGR1_AUTOOFF
+#define __HAL_ADC_CFGR1_AUTOWAIT                         ADC_CFGR1_AUTOWAIT
+#define __HAL_ADC_CFGR1_CONTINUOUS                       ADC_CFGR1_CONTINUOUS
+#define __HAL_ADC_CFGR1_OVERRUN                          ADC_CFGR1_OVERRUN
+#define __HAL_ADC_CFGR1_SCANDIR                          ADC_CFGR1_SCANDIR
+#define __HAL_ADC_CFGR1_DMACONTREQ                       ADC_CFGR1_DMACONTREQ
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_DAC_Aliased_Macros HAL DAC Aliased Macros maintained for legacy purpose
+  * @{
+  */
+#define __HAL_DHR12R1_ALIGNEMENT                        DAC_DHR12R1_ALIGNMENT
+#define __HAL_DHR12R2_ALIGNEMENT                        DAC_DHR12R2_ALIGNMENT
+#define __HAL_DHR12RD_ALIGNEMENT                        DAC_DHR12RD_ALIGNMENT
+#define IS_DAC_GENERATE_WAVE                            IS_DAC_WAVE
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_DBGMCU_Aliased_Macros HAL DBGMCU Aliased Macros maintained for legacy purpose
+  * @{
+  */
+#define __HAL_FREEZE_TIM1_DBGMCU __HAL_DBGMCU_FREEZE_TIM1
+#define __HAL_UNFREEZE_TIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM1
+#define __HAL_FREEZE_TIM2_DBGMCU __HAL_DBGMCU_FREEZE_TIM2
+#define __HAL_UNFREEZE_TIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM2
+#define __HAL_FREEZE_TIM3_DBGMCU __HAL_DBGMCU_FREEZE_TIM3
+#define __HAL_UNFREEZE_TIM3_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM3
+#define __HAL_FREEZE_TIM4_DBGMCU __HAL_DBGMCU_FREEZE_TIM4
+#define __HAL_UNFREEZE_TIM4_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM4
+#define __HAL_FREEZE_TIM5_DBGMCU __HAL_DBGMCU_FREEZE_TIM5
+#define __HAL_UNFREEZE_TIM5_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM5
+#define __HAL_FREEZE_TIM6_DBGMCU __HAL_DBGMCU_FREEZE_TIM6
+#define __HAL_UNFREEZE_TIM6_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM6
+#define __HAL_FREEZE_TIM7_DBGMCU __HAL_DBGMCU_FREEZE_TIM7
+#define __HAL_UNFREEZE_TIM7_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM7
+#define __HAL_FREEZE_TIM8_DBGMCU __HAL_DBGMCU_FREEZE_TIM8
+#define __HAL_UNFREEZE_TIM8_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM8
+
+#define __HAL_FREEZE_TIM9_DBGMCU __HAL_DBGMCU_FREEZE_TIM9
+#define __HAL_UNFREEZE_TIM9_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM9
+#define __HAL_FREEZE_TIM10_DBGMCU __HAL_DBGMCU_FREEZE_TIM10
+#define __HAL_UNFREEZE_TIM10_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM10
+#define __HAL_FREEZE_TIM11_DBGMCU __HAL_DBGMCU_FREEZE_TIM11
+#define __HAL_UNFREEZE_TIM11_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM11
+#define __HAL_FREEZE_TIM12_DBGMCU __HAL_DBGMCU_FREEZE_TIM12
+#define __HAL_UNFREEZE_TIM12_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM12
+#define __HAL_FREEZE_TIM13_DBGMCU __HAL_DBGMCU_FREEZE_TIM13
+#define __HAL_UNFREEZE_TIM13_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM13
+#define __HAL_FREEZE_TIM14_DBGMCU __HAL_DBGMCU_FREEZE_TIM14
+#define __HAL_UNFREEZE_TIM14_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM14
+#define __HAL_FREEZE_CAN2_DBGMCU __HAL_DBGMCU_FREEZE_CAN2
+#define __HAL_UNFREEZE_CAN2_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN2
+
+
+#define __HAL_FREEZE_TIM15_DBGMCU __HAL_DBGMCU_FREEZE_TIM15
+#define __HAL_UNFREEZE_TIM15_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM15
+#define __HAL_FREEZE_TIM16_DBGMCU __HAL_DBGMCU_FREEZE_TIM16
+#define __HAL_UNFREEZE_TIM16_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM16
+#define __HAL_FREEZE_TIM17_DBGMCU __HAL_DBGMCU_FREEZE_TIM17
+#define __HAL_UNFREEZE_TIM17_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM17
+#define __HAL_FREEZE_RTC_DBGMCU __HAL_DBGMCU_FREEZE_RTC
+#define __HAL_UNFREEZE_RTC_DBGMCU __HAL_DBGMCU_UNFREEZE_RTC
+#if defined(STM32H7)
+#define __HAL_FREEZE_WWDG_DBGMCU __HAL_DBGMCU_FREEZE_WWDG1
+#define __HAL_UNFREEZE_WWDG_DBGMCU __HAL_DBGMCU_UnFreeze_WWDG1
+#define __HAL_FREEZE_IWDG_DBGMCU __HAL_DBGMCU_FREEZE_IWDG1
+#define __HAL_UNFREEZE_IWDG_DBGMCU __HAL_DBGMCU_UnFreeze_IWDG1
+#else
+#define __HAL_FREEZE_WWDG_DBGMCU __HAL_DBGMCU_FREEZE_WWDG
+#define __HAL_UNFREEZE_WWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_WWDG
+#define __HAL_FREEZE_IWDG_DBGMCU __HAL_DBGMCU_FREEZE_IWDG
+#define __HAL_UNFREEZE_IWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_IWDG
+#endif /* STM32H7 */
+#define __HAL_FREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT
+#define __HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT
+#define __HAL_FREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C2_TIMEOUT
+#define __HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT
+#define __HAL_FREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C3_TIMEOUT
+#define __HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT
+#define __HAL_FREEZE_CAN1_DBGMCU __HAL_DBGMCU_FREEZE_CAN1
+#define __HAL_UNFREEZE_CAN1_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN1
+#define __HAL_FREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM1
+#define __HAL_UNFREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM1
+#define __HAL_FREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM2
+#define __HAL_UNFREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM2
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_COMP_Aliased_Macros HAL COMP Aliased Macros maintained for legacy purpose
+  * @{
+  */
+#if defined(STM32F3)
+#define COMP_START                                       __HAL_COMP_ENABLE
+#define COMP_STOP                                        __HAL_COMP_DISABLE
+#define COMP_LOCK                                        __HAL_COMP_LOCK
+
+#if defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx) || defined(STM32F303x8) || \
+    defined(STM32F334x8) || defined(STM32F328xx)
+#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() : \
+                                                          __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE())
+#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() : \
+                                                          __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE())
+#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() : \
+                                                          __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE())
+#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() : \
+                                                          __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE())
+#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() : \
+                                                          __HAL_COMP_COMP6_EXTI_ENABLE_IT())
+#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() : \
+                                                          __HAL_COMP_COMP6_EXTI_DISABLE_IT())
+#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() : \
+                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() : \
+                                                          __HAL_COMP_COMP6_EXTI_GET_FLAG())
+#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() : \
+                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() : \
+                                                          __HAL_COMP_COMP6_EXTI_CLEAR_FLAG())
+#endif
+#if defined(STM32F302xE) || defined(STM32F302xC)
+#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() : \
+                                                          __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE())
+#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() : \
+                                                          __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE())
+#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() : \
+                                                          __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE())
+#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() : \
+                                                          __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE())
+#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() : \
+                                                          __HAL_COMP_COMP6_EXTI_ENABLE_IT())
+#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() : \
+                                                          __HAL_COMP_COMP6_EXTI_DISABLE_IT())
+#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \
+                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() : \
+                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() : \
+                                                          __HAL_COMP_COMP6_EXTI_GET_FLAG())
+#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \
+                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() : \
+                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() : \
+                                                          __HAL_COMP_COMP6_EXTI_CLEAR_FLAG())
+#endif
+#if defined(STM32F303xE) || defined(STM32F398xx) || defined(STM32F303xC) || defined(STM32F358xx)
+#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_RISING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_RISING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_RISING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_RISING_EDGE() : \
+                                                          __HAL_COMP_COMP7_EXTI_ENABLE_RISING_EDGE())
+#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_RISING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_RISING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_RISING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_RISING_EDGE() : \
+                                                          __HAL_COMP_COMP7_EXTI_DISABLE_RISING_EDGE())
+#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_FALLING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_FALLING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_FALLING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_FALLING_EDGE() : \
+                                                          __HAL_COMP_COMP7_EXTI_ENABLE_FALLING_EDGE())
+#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_FALLING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_FALLING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_FALLING_EDGE() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_FALLING_EDGE() : \
+                                                          __HAL_COMP_COMP7_EXTI_DISABLE_FALLING_EDGE())
+#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_ENABLE_IT() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_ENABLE_IT() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_ENABLE_IT() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_ENABLE_IT() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_ENABLE_IT() : \
+                                                          __HAL_COMP_COMP7_EXTI_ENABLE_IT())
+#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_DISABLE_IT() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_DISABLE_IT() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_DISABLE_IT() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_DISABLE_IT() : \
+                                                          ((__EXTILINE__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_DISABLE_IT() : \
+                                                          __HAL_COMP_COMP7_EXTI_DISABLE_IT())
+#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \
+                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_GET_FLAG() : \
+                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_GET_FLAG() : \
+                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_GET_FLAG() : \
+                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_GET_FLAG() : \
+                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_GET_FLAG() : \
+                                                          __HAL_COMP_COMP7_EXTI_GET_FLAG())
+#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \
+                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP2) ? __HAL_COMP_COMP2_EXTI_CLEAR_FLAG() : \
+                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP3) ? __HAL_COMP_COMP3_EXTI_CLEAR_FLAG() : \
+                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP4) ? __HAL_COMP_COMP4_EXTI_CLEAR_FLAG() : \
+                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP5) ? __HAL_COMP_COMP5_EXTI_CLEAR_FLAG() : \
+                                                          ((__FLAG__)  == COMP_EXTI_LINE_COMP6) ? __HAL_COMP_COMP6_EXTI_CLEAR_FLAG() : \
+                                                          __HAL_COMP_COMP7_EXTI_CLEAR_FLAG())
+#endif
+#if defined(STM32F373xC) ||defined(STM32F378xx)
+#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \
+                                                          __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE())
+#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \
+                                                          __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE())
+#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \
+                                                          __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE())
+#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \
+                                                          __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE())
+#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \
+                                                          __HAL_COMP_COMP2_EXTI_ENABLE_IT())
+#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \
+                                                          __HAL_COMP_COMP2_EXTI_DISABLE_IT())
+#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \
+                                                          __HAL_COMP_COMP2_EXTI_GET_FLAG())
+#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \
+                                                          __HAL_COMP_COMP2_EXTI_CLEAR_FLAG())
+#endif
+#else
+#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__)   (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : \
+                                                          __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE())
+#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : \
+                                                          __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE())
+#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__)  (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : \
+                                                          __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE())
+#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : \
+                                                          __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE())
+#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__)          (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : \
+                                                          __HAL_COMP_COMP2_EXTI_ENABLE_IT())
+#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__)         (((__EXTILINE__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : \
+                                                          __HAL_COMP_COMP2_EXTI_DISABLE_IT())
+#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__)               (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : \
+                                                          __HAL_COMP_COMP2_EXTI_GET_FLAG())
+#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__)             (((__FLAG__)  == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : \
+                                                          __HAL_COMP_COMP2_EXTI_CLEAR_FLAG())
+#endif
+
+#define __HAL_COMP_GET_EXTI_LINE  COMP_GET_EXTI_LINE
+
+#if defined(STM32L0) || defined(STM32L4)
+/* Note: On these STM32 families, the only argument of this macro             */
+/*       is COMP_FLAG_LOCK.                                                   */
+/*       This macro is replaced by __HAL_COMP_IS_LOCKED with only HAL handle  */
+/*       argument.                                                            */
+#define __HAL_COMP_GET_FLAG(__HANDLE__, __FLAG__)  (__HAL_COMP_IS_LOCKED(__HANDLE__))
+#endif
+/**
+  * @}
+  */
+
+#if defined(STM32L0) || defined(STM32L4)
+/** @defgroup HAL_COMP_Aliased_Functions HAL COMP Aliased Functions maintained for legacy purpose
+  * @{
+  */
+#define HAL_COMP_Start_IT       HAL_COMP_Start /* Function considered as legacy as EXTI event or IT configuration is 
+                                                  done into HAL_COMP_Init() */
+#define HAL_COMP_Stop_IT        HAL_COMP_Stop  /* Function considered as legacy as EXTI event or IT configuration is 
+                                                  done into HAL_COMP_Init() */
+/**
+  * @}
+  */
+#endif
+
+/** @defgroup HAL_DAC_Aliased_Macros HAL DAC Aliased Macros maintained for legacy purpose
+  * @{
+  */
+
+#define IS_DAC_WAVE(WAVE) (((WAVE) == DAC_WAVE_NONE) || \
+                           ((WAVE) == DAC_WAVE_NOISE)|| \
+                           ((WAVE) == DAC_WAVE_TRIANGLE))
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_FLASH_Aliased_Macros HAL FLASH Aliased Macros maintained for legacy purpose
+  * @{
+  */
+
+#define IS_WRPAREA          IS_OB_WRPAREA
+#define IS_TYPEPROGRAM      IS_FLASH_TYPEPROGRAM
+#define IS_TYPEPROGRAMFLASH IS_FLASH_TYPEPROGRAM
+#define IS_TYPEERASE        IS_FLASH_TYPEERASE
+#define IS_NBSECTORS        IS_FLASH_NBSECTORS
+#define IS_OB_WDG_SOURCE    IS_OB_IWDG_SOURCE
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_I2C_Aliased_Macros HAL I2C Aliased Macros maintained for legacy purpose
+  * @{
+  */
+
+#define __HAL_I2C_RESET_CR2             I2C_RESET_CR2
+#define __HAL_I2C_GENERATE_START        I2C_GENERATE_START
+#if defined(STM32F1)
+#define __HAL_I2C_FREQ_RANGE            I2C_FREQRANGE
+#else
+#define __HAL_I2C_FREQ_RANGE            I2C_FREQ_RANGE
+#endif /* STM32F1 */
+#define __HAL_I2C_RISE_TIME             I2C_RISE_TIME
+#define __HAL_I2C_SPEED_STANDARD        I2C_SPEED_STANDARD
+#define __HAL_I2C_SPEED_FAST            I2C_SPEED_FAST
+#define __HAL_I2C_SPEED                 I2C_SPEED
+#define __HAL_I2C_7BIT_ADD_WRITE        I2C_7BIT_ADD_WRITE
+#define __HAL_I2C_7BIT_ADD_READ         I2C_7BIT_ADD_READ
+#define __HAL_I2C_10BIT_ADDRESS         I2C_10BIT_ADDRESS
+#define __HAL_I2C_10BIT_HEADER_WRITE    I2C_10BIT_HEADER_WRITE
+#define __HAL_I2C_10BIT_HEADER_READ     I2C_10BIT_HEADER_READ
+#define __HAL_I2C_MEM_ADD_MSB           I2C_MEM_ADD_MSB
+#define __HAL_I2C_MEM_ADD_LSB           I2C_MEM_ADD_LSB
+#define __HAL_I2C_FREQRANGE             I2C_FREQRANGE
+/**
+  * @}
+  */
+
+/** @defgroup HAL_I2S_Aliased_Macros HAL I2S Aliased Macros maintained for legacy purpose
+  * @{
+  */
+
+#define IS_I2S_INSTANCE                 IS_I2S_ALL_INSTANCE
+#define IS_I2S_INSTANCE_EXT             IS_I2S_ALL_INSTANCE_EXT
+
+#if defined(STM32H7)
+#define __HAL_I2S_CLEAR_FREFLAG       __HAL_I2S_CLEAR_TIFREFLAG
+#endif
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_IRDA_Aliased_Macros HAL IRDA Aliased Macros maintained for legacy purpose
+  * @{
+  */
+
+#define __IRDA_DISABLE                  __HAL_IRDA_DISABLE
+#define __IRDA_ENABLE                   __HAL_IRDA_ENABLE
+
+#define __HAL_IRDA_GETCLOCKSOURCE       IRDA_GETCLOCKSOURCE
+#define __HAL_IRDA_MASK_COMPUTATION     IRDA_MASK_COMPUTATION
+#define __IRDA_GETCLOCKSOURCE           IRDA_GETCLOCKSOURCE
+#define __IRDA_MASK_COMPUTATION         IRDA_MASK_COMPUTATION
+
+#define IS_IRDA_ONEBIT_SAMPLE           IS_IRDA_ONE_BIT_SAMPLE
+
+
+/**
+  * @}
+  */
+
+
+/** @defgroup HAL_IWDG_Aliased_Macros HAL IWDG Aliased Macros maintained for legacy purpose
+  * @{
+  */
+#define __HAL_IWDG_ENABLE_WRITE_ACCESS  IWDG_ENABLE_WRITE_ACCESS
+#define __HAL_IWDG_DISABLE_WRITE_ACCESS IWDG_DISABLE_WRITE_ACCESS
+/**
+  * @}
+  */
+
+
+/** @defgroup HAL_LPTIM_Aliased_Macros HAL LPTIM Aliased Macros maintained for legacy purpose
+  * @{
+  */
+
+#define __HAL_LPTIM_ENABLE_INTERRUPT    __HAL_LPTIM_ENABLE_IT
+#define __HAL_LPTIM_DISABLE_INTERRUPT   __HAL_LPTIM_DISABLE_IT
+#define __HAL_LPTIM_GET_ITSTATUS        __HAL_LPTIM_GET_IT_SOURCE
+
+/**
+  * @}
+  */
+
+
+/** @defgroup HAL_OPAMP_Aliased_Macros HAL OPAMP Aliased Macros maintained for legacy purpose
+  * @{
+  */
+#define __OPAMP_CSR_OPAXPD                OPAMP_CSR_OPAXPD
+#define __OPAMP_CSR_S3SELX                OPAMP_CSR_S3SELX
+#define __OPAMP_CSR_S4SELX                OPAMP_CSR_S4SELX
+#define __OPAMP_CSR_S5SELX                OPAMP_CSR_S5SELX
+#define __OPAMP_CSR_S6SELX                OPAMP_CSR_S6SELX
+#define __OPAMP_CSR_OPAXCAL_L             OPAMP_CSR_OPAXCAL_L
+#define __OPAMP_CSR_OPAXCAL_H             OPAMP_CSR_OPAXCAL_H
+#define __OPAMP_CSR_OPAXLPM               OPAMP_CSR_OPAXLPM
+#define __OPAMP_CSR_ALL_SWITCHES          OPAMP_CSR_ALL_SWITCHES
+#define __OPAMP_CSR_ANAWSELX              OPAMP_CSR_ANAWSELX
+#define __OPAMP_CSR_OPAXCALOUT            OPAMP_CSR_OPAXCALOUT
+#define __OPAMP_OFFSET_TRIM_BITSPOSITION  OPAMP_OFFSET_TRIM_BITSPOSITION
+#define __OPAMP_OFFSET_TRIM_SET           OPAMP_OFFSET_TRIM_SET
+
+/**
+  * @}
+  */
+
+
+/** @defgroup HAL_PWR_Aliased_Macros HAL PWR Aliased Macros maintained for legacy purpose
+  * @{
+  */
+#define __HAL_PVD_EVENT_DISABLE                                  __HAL_PWR_PVD_EXTI_DISABLE_EVENT
+#define __HAL_PVD_EVENT_ENABLE                                   __HAL_PWR_PVD_EXTI_ENABLE_EVENT
+#define __HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE                    __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
+#define __HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE                     __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
+#define __HAL_PVD_EXTI_RISINGTRIGGER_DISABLE                     __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
+#define __HAL_PVD_EXTI_RISINGTRIGGER_ENABLE                      __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
+#define __HAL_PVM_EVENT_DISABLE                                  __HAL_PWR_PVM_EVENT_DISABLE
+#define __HAL_PVM_EVENT_ENABLE                                   __HAL_PWR_PVM_EVENT_ENABLE
+#define __HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE                    __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_DISABLE
+#define __HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE                     __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_ENABLE
+#define __HAL_PVM_EXTI_RISINGTRIGGER_DISABLE                     __HAL_PWR_PVM_EXTI_RISINGTRIGGER_DISABLE
+#define __HAL_PVM_EXTI_RISINGTRIGGER_ENABLE                      __HAL_PWR_PVM_EXTI_RISINGTRIGGER_ENABLE
+#define __HAL_PWR_INTERNALWAKEUP_DISABLE                         HAL_PWREx_DisableInternalWakeUpLine
+#define __HAL_PWR_INTERNALWAKEUP_ENABLE                          HAL_PWREx_EnableInternalWakeUpLine
+#define __HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE                    HAL_PWREx_DisablePullUpPullDownConfig
+#define __HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE                     HAL_PWREx_EnablePullUpPullDownConfig
+#define __HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER()                  do { __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE(); \
+                                                                      __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); \
+                                                                    } while(0)
+#define __HAL_PWR_PVD_EXTI_EVENT_DISABLE                         __HAL_PWR_PVD_EXTI_DISABLE_EVENT
+#define __HAL_PWR_PVD_EXTI_EVENT_ENABLE                          __HAL_PWR_PVD_EXTI_ENABLE_EVENT
+#define __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE                __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE
+#define __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE                 __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
+#define __HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE                 __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE
+#define __HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE                  __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
+#define __HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER              __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE
+#define __HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER               __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE
+#define __HAL_PWR_PVM_DISABLE()                                  do { HAL_PWREx_DisablePVM1();HAL_PWREx_DisablePVM2(); \
+                                                                      HAL_PWREx_DisablePVM3();HAL_PWREx_DisablePVM4(); \
+                                                                    } while(0)
+#define __HAL_PWR_PVM_ENABLE()                                   do { HAL_PWREx_EnablePVM1();HAL_PWREx_EnablePVM2(); \
+                                                                      HAL_PWREx_EnablePVM3();HAL_PWREx_EnablePVM4(); \
+                                                                    } while(0)
+#define __HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE                  HAL_PWREx_DisableSRAM2ContentRetention
+#define __HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE                   HAL_PWREx_EnableSRAM2ContentRetention
+#define __HAL_PWR_VDDIO2_DISABLE                                 HAL_PWREx_DisableVddIO2
+#define __HAL_PWR_VDDIO2_ENABLE                                  HAL_PWREx_EnableVddIO2
+#define __HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER                 __HAL_PWR_VDDIO2_EXTI_DISABLE_FALLING_EDGE
+#define __HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER           __HAL_PWR_VDDIO2_EXTI_ENABLE_FALLING_EDGE
+#define __HAL_PWR_VDDUSB_DISABLE                                 HAL_PWREx_DisableVddUSB
+#define __HAL_PWR_VDDUSB_ENABLE                                  HAL_PWREx_EnableVddUSB
+
+#if defined (STM32F4)
+#define __HAL_PVD_EXTI_ENABLE_IT(PWR_EXTI_LINE_PVD)         __HAL_PWR_PVD_EXTI_ENABLE_IT()
+#define __HAL_PVD_EXTI_DISABLE_IT(PWR_EXTI_LINE_PVD)        __HAL_PWR_PVD_EXTI_DISABLE_IT()
+#define __HAL_PVD_EXTI_GET_FLAG(PWR_EXTI_LINE_PVD)          __HAL_PWR_PVD_EXTI_GET_FLAG()
+#define __HAL_PVD_EXTI_CLEAR_FLAG(PWR_EXTI_LINE_PVD)        __HAL_PWR_PVD_EXTI_CLEAR_FLAG()
+#define __HAL_PVD_EXTI_GENERATE_SWIT(PWR_EXTI_LINE_PVD)     __HAL_PWR_PVD_EXTI_GENERATE_SWIT()
+#else
+#define __HAL_PVD_EXTI_CLEAR_FLAG                                __HAL_PWR_PVD_EXTI_CLEAR_FLAG
+#define __HAL_PVD_EXTI_DISABLE_IT                                __HAL_PWR_PVD_EXTI_DISABLE_IT
+#define __HAL_PVD_EXTI_ENABLE_IT                                 __HAL_PWR_PVD_EXTI_ENABLE_IT
+#define __HAL_PVD_EXTI_GENERATE_SWIT                             __HAL_PWR_PVD_EXTI_GENERATE_SWIT
+#define __HAL_PVD_EXTI_GET_FLAG                                  __HAL_PWR_PVD_EXTI_GET_FLAG
+#endif /* STM32F4 */
+/**
+  * @}
+  */
+
+
+/** @defgroup HAL_RCC_Aliased HAL RCC Aliased maintained for legacy purpose
+  * @{
+  */
+
+#define RCC_StopWakeUpClock_MSI     RCC_STOP_WAKEUPCLOCK_MSI
+#define RCC_StopWakeUpClock_HSI     RCC_STOP_WAKEUPCLOCK_HSI
+
+#define HAL_RCC_CCSCallback HAL_RCC_CSSCallback
+#define HAL_RC48_EnableBuffer_Cmd(cmd) (((cmd)==ENABLE) ? \
+                                        HAL_RCCEx_EnableHSI48_VREFINT() : HAL_RCCEx_DisableHSI48_VREFINT())
+
+#define __ADC_CLK_DISABLE          __HAL_RCC_ADC_CLK_DISABLE
+#define __ADC_CLK_ENABLE           __HAL_RCC_ADC_CLK_ENABLE
+#define __ADC_CLK_SLEEP_DISABLE    __HAL_RCC_ADC_CLK_SLEEP_DISABLE
+#define __ADC_CLK_SLEEP_ENABLE     __HAL_RCC_ADC_CLK_SLEEP_ENABLE
+#define __ADC_FORCE_RESET          __HAL_RCC_ADC_FORCE_RESET
+#define __ADC_RELEASE_RESET        __HAL_RCC_ADC_RELEASE_RESET
+#define __ADC1_CLK_DISABLE         __HAL_RCC_ADC1_CLK_DISABLE
+#define __ADC1_CLK_ENABLE          __HAL_RCC_ADC1_CLK_ENABLE
+#define __ADC1_FORCE_RESET         __HAL_RCC_ADC1_FORCE_RESET
+#define __ADC1_RELEASE_RESET       __HAL_RCC_ADC1_RELEASE_RESET
+#define __ADC1_CLK_SLEEP_ENABLE    __HAL_RCC_ADC1_CLK_SLEEP_ENABLE
+#define __ADC1_CLK_SLEEP_DISABLE   __HAL_RCC_ADC1_CLK_SLEEP_DISABLE
+#define __ADC2_CLK_DISABLE         __HAL_RCC_ADC2_CLK_DISABLE
+#define __ADC2_CLK_ENABLE          __HAL_RCC_ADC2_CLK_ENABLE
+#define __ADC2_FORCE_RESET __HAL_RCC_ADC2_FORCE_RESET
+#define __ADC2_RELEASE_RESET __HAL_RCC_ADC2_RELEASE_RESET
+#define __ADC3_CLK_DISABLE __HAL_RCC_ADC3_CLK_DISABLE
+#define __ADC3_CLK_ENABLE __HAL_RCC_ADC3_CLK_ENABLE
+#define __ADC3_FORCE_RESET __HAL_RCC_ADC3_FORCE_RESET
+#define __ADC3_RELEASE_RESET __HAL_RCC_ADC3_RELEASE_RESET
+#define __AES_CLK_DISABLE __HAL_RCC_AES_CLK_DISABLE
+#define __AES_CLK_ENABLE __HAL_RCC_AES_CLK_ENABLE
+#define __AES_CLK_SLEEP_DISABLE __HAL_RCC_AES_CLK_SLEEP_DISABLE
+#define __AES_CLK_SLEEP_ENABLE __HAL_RCC_AES_CLK_SLEEP_ENABLE
+#define __AES_FORCE_RESET __HAL_RCC_AES_FORCE_RESET
+#define __AES_RELEASE_RESET __HAL_RCC_AES_RELEASE_RESET
+#define __CRYP_CLK_SLEEP_ENABLE      __HAL_RCC_CRYP_CLK_SLEEP_ENABLE
+#define __CRYP_CLK_SLEEP_DISABLE  __HAL_RCC_CRYP_CLK_SLEEP_DISABLE
+#define __CRYP_CLK_ENABLE  __HAL_RCC_CRYP_CLK_ENABLE
+#define __CRYP_CLK_DISABLE  __HAL_RCC_CRYP_CLK_DISABLE
+#define __CRYP_FORCE_RESET       __HAL_RCC_CRYP_FORCE_RESET
+#define __CRYP_RELEASE_RESET  __HAL_RCC_CRYP_RELEASE_RESET
+#define __AFIO_CLK_DISABLE __HAL_RCC_AFIO_CLK_DISABLE
+#define __AFIO_CLK_ENABLE __HAL_RCC_AFIO_CLK_ENABLE
+#define __AFIO_FORCE_RESET __HAL_RCC_AFIO_FORCE_RESET
+#define __AFIO_RELEASE_RESET __HAL_RCC_AFIO_RELEASE_RESET
+#define __AHB_FORCE_RESET __HAL_RCC_AHB_FORCE_RESET
+#define __AHB_RELEASE_RESET __HAL_RCC_AHB_RELEASE_RESET
+#define __AHB1_FORCE_RESET __HAL_RCC_AHB1_FORCE_RESET
+#define __AHB1_RELEASE_RESET __HAL_RCC_AHB1_RELEASE_RESET
+#define __AHB2_FORCE_RESET __HAL_RCC_AHB2_FORCE_RESET
+#define __AHB2_RELEASE_RESET __HAL_RCC_AHB2_RELEASE_RESET
+#define __AHB3_FORCE_RESET __HAL_RCC_AHB3_FORCE_RESET
+#define __AHB3_RELEASE_RESET __HAL_RCC_AHB3_RELEASE_RESET
+#define __APB1_FORCE_RESET __HAL_RCC_APB1_FORCE_RESET
+#define __APB1_RELEASE_RESET __HAL_RCC_APB1_RELEASE_RESET
+#define __APB2_FORCE_RESET __HAL_RCC_APB2_FORCE_RESET
+#define __APB2_RELEASE_RESET __HAL_RCC_APB2_RELEASE_RESET
+#if defined(STM32C0)
+#define __HAL_RCC_APB1_FORCE_RESET    __HAL_RCC_APB1_GRP1_FORCE_RESET
+#define __HAL_RCC_APB1_RELEASE_RESET  __HAL_RCC_APB1_GRP1_RELEASE_RESET
+#define __HAL_RCC_APB2_FORCE_RESET    __HAL_RCC_APB1_GRP2_FORCE_RESET
+#define __HAL_RCC_APB2_RELEASE_RESET  __HAL_RCC_APB1_GRP2_RELEASE_RESET
+#endif /* STM32C0 */
+#define __BKP_CLK_DISABLE __HAL_RCC_BKP_CLK_DISABLE
+#define __BKP_CLK_ENABLE __HAL_RCC_BKP_CLK_ENABLE
+#define __BKP_FORCE_RESET __HAL_RCC_BKP_FORCE_RESET
+#define __BKP_RELEASE_RESET __HAL_RCC_BKP_RELEASE_RESET
+#define __CAN1_CLK_DISABLE __HAL_RCC_CAN1_CLK_DISABLE
+#define __CAN1_CLK_ENABLE __HAL_RCC_CAN1_CLK_ENABLE
+#define __CAN1_CLK_SLEEP_DISABLE __HAL_RCC_CAN1_CLK_SLEEP_DISABLE
+#define __CAN1_CLK_SLEEP_ENABLE __HAL_RCC_CAN1_CLK_SLEEP_ENABLE
+#define __CAN1_FORCE_RESET __HAL_RCC_CAN1_FORCE_RESET
+#define __CAN1_RELEASE_RESET __HAL_RCC_CAN1_RELEASE_RESET
+#define __CAN_CLK_DISABLE         __HAL_RCC_CAN1_CLK_DISABLE
+#define __CAN_CLK_ENABLE          __HAL_RCC_CAN1_CLK_ENABLE
+#define __CAN_FORCE_RESET         __HAL_RCC_CAN1_FORCE_RESET
+#define __CAN_RELEASE_RESET       __HAL_RCC_CAN1_RELEASE_RESET
+#define __CAN2_CLK_DISABLE __HAL_RCC_CAN2_CLK_DISABLE
+#define __CAN2_CLK_ENABLE __HAL_RCC_CAN2_CLK_ENABLE
+#define __CAN2_FORCE_RESET __HAL_RCC_CAN2_FORCE_RESET
+#define __CAN2_RELEASE_RESET __HAL_RCC_CAN2_RELEASE_RESET
+#define __CEC_CLK_DISABLE __HAL_RCC_CEC_CLK_DISABLE
+#define __CEC_CLK_ENABLE __HAL_RCC_CEC_CLK_ENABLE
+#define __COMP_CLK_DISABLE        __HAL_RCC_COMP_CLK_DISABLE
+#define __COMP_CLK_ENABLE         __HAL_RCC_COMP_CLK_ENABLE
+#define __COMP_FORCE_RESET        __HAL_RCC_COMP_FORCE_RESET
+#define __COMP_RELEASE_RESET      __HAL_RCC_COMP_RELEASE_RESET
+#define __COMP_CLK_SLEEP_ENABLE   __HAL_RCC_COMP_CLK_SLEEP_ENABLE
+#define __COMP_CLK_SLEEP_DISABLE  __HAL_RCC_COMP_CLK_SLEEP_DISABLE
+#define __CEC_FORCE_RESET __HAL_RCC_CEC_FORCE_RESET
+#define __CEC_RELEASE_RESET __HAL_RCC_CEC_RELEASE_RESET
+#define __CRC_CLK_DISABLE __HAL_RCC_CRC_CLK_DISABLE
+#define __CRC_CLK_ENABLE __HAL_RCC_CRC_CLK_ENABLE
+#define __CRC_CLK_SLEEP_DISABLE __HAL_RCC_CRC_CLK_SLEEP_DISABLE
+#define __CRC_CLK_SLEEP_ENABLE __HAL_RCC_CRC_CLK_SLEEP_ENABLE
+#define __CRC_FORCE_RESET __HAL_RCC_CRC_FORCE_RESET
+#define __CRC_RELEASE_RESET __HAL_RCC_CRC_RELEASE_RESET
+#define __DAC_CLK_DISABLE __HAL_RCC_DAC_CLK_DISABLE
+#define __DAC_CLK_ENABLE __HAL_RCC_DAC_CLK_ENABLE
+#define __DAC_FORCE_RESET __HAL_RCC_DAC_FORCE_RESET
+#define __DAC_RELEASE_RESET __HAL_RCC_DAC_RELEASE_RESET
+#define __DAC1_CLK_DISABLE __HAL_RCC_DAC1_CLK_DISABLE
+#define __DAC1_CLK_ENABLE __HAL_RCC_DAC1_CLK_ENABLE
+#define __DAC1_CLK_SLEEP_DISABLE __HAL_RCC_DAC1_CLK_SLEEP_DISABLE
+#define __DAC1_CLK_SLEEP_ENABLE __HAL_RCC_DAC1_CLK_SLEEP_ENABLE
+#define __DAC1_FORCE_RESET __HAL_RCC_DAC1_FORCE_RESET
+#define __DAC1_RELEASE_RESET __HAL_RCC_DAC1_RELEASE_RESET
+#define __DBGMCU_CLK_ENABLE     __HAL_RCC_DBGMCU_CLK_ENABLE
+#define __DBGMCU_CLK_DISABLE     __HAL_RCC_DBGMCU_CLK_DISABLE
+#define __DBGMCU_FORCE_RESET    __HAL_RCC_DBGMCU_FORCE_RESET
+#define __DBGMCU_RELEASE_RESET  __HAL_RCC_DBGMCU_RELEASE_RESET
+#define __DFSDM_CLK_DISABLE __HAL_RCC_DFSDM_CLK_DISABLE
+#define __DFSDM_CLK_ENABLE __HAL_RCC_DFSDM_CLK_ENABLE
+#define __DFSDM_CLK_SLEEP_DISABLE __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE
+#define __DFSDM_CLK_SLEEP_ENABLE __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE
+#define __DFSDM_FORCE_RESET __HAL_RCC_DFSDM_FORCE_RESET
+#define __DFSDM_RELEASE_RESET __HAL_RCC_DFSDM_RELEASE_RESET
+#define __DMA1_CLK_DISABLE __HAL_RCC_DMA1_CLK_DISABLE
+#define __DMA1_CLK_ENABLE __HAL_RCC_DMA1_CLK_ENABLE
+#define __DMA1_CLK_SLEEP_DISABLE __HAL_RCC_DMA1_CLK_SLEEP_DISABLE
+#define __DMA1_CLK_SLEEP_ENABLE __HAL_RCC_DMA1_CLK_SLEEP_ENABLE
+#define __DMA1_FORCE_RESET __HAL_RCC_DMA1_FORCE_RESET
+#define __DMA1_RELEASE_RESET __HAL_RCC_DMA1_RELEASE_RESET
+#define __DMA2_CLK_DISABLE __HAL_RCC_DMA2_CLK_DISABLE
+#define __DMA2_CLK_ENABLE __HAL_RCC_DMA2_CLK_ENABLE
+#define __DMA2_CLK_SLEEP_DISABLE __HAL_RCC_DMA2_CLK_SLEEP_DISABLE
+#define __DMA2_CLK_SLEEP_ENABLE __HAL_RCC_DMA2_CLK_SLEEP_ENABLE
+#define __DMA2_FORCE_RESET __HAL_RCC_DMA2_FORCE_RESET
+#define __DMA2_RELEASE_RESET __HAL_RCC_DMA2_RELEASE_RESET
+#define __ETHMAC_CLK_DISABLE __HAL_RCC_ETHMAC_CLK_DISABLE
+#define __ETHMAC_CLK_ENABLE __HAL_RCC_ETHMAC_CLK_ENABLE
+#define __ETHMAC_FORCE_RESET __HAL_RCC_ETHMAC_FORCE_RESET
+#define __ETHMAC_RELEASE_RESET __HAL_RCC_ETHMAC_RELEASE_RESET
+#define __ETHMACRX_CLK_DISABLE __HAL_RCC_ETHMACRX_CLK_DISABLE
+#define __ETHMACRX_CLK_ENABLE __HAL_RCC_ETHMACRX_CLK_ENABLE
+#define __ETHMACTX_CLK_DISABLE __HAL_RCC_ETHMACTX_CLK_DISABLE
+#define __ETHMACTX_CLK_ENABLE __HAL_RCC_ETHMACTX_CLK_ENABLE
+#define __FIREWALL_CLK_DISABLE __HAL_RCC_FIREWALL_CLK_DISABLE
+#define __FIREWALL_CLK_ENABLE __HAL_RCC_FIREWALL_CLK_ENABLE
+#define __FLASH_CLK_DISABLE __HAL_RCC_FLASH_CLK_DISABLE
+#define __FLASH_CLK_ENABLE __HAL_RCC_FLASH_CLK_ENABLE
+#define __FLASH_CLK_SLEEP_DISABLE __HAL_RCC_FLASH_CLK_SLEEP_DISABLE
+#define __FLASH_CLK_SLEEP_ENABLE __HAL_RCC_FLASH_CLK_SLEEP_ENABLE
+#define __FLASH_FORCE_RESET __HAL_RCC_FLASH_FORCE_RESET
+#define __FLASH_RELEASE_RESET __HAL_RCC_FLASH_RELEASE_RESET
+#define __FLITF_CLK_DISABLE       __HAL_RCC_FLITF_CLK_DISABLE
+#define __FLITF_CLK_ENABLE        __HAL_RCC_FLITF_CLK_ENABLE
+#define __FLITF_FORCE_RESET       __HAL_RCC_FLITF_FORCE_RESET
+#define __FLITF_RELEASE_RESET     __HAL_RCC_FLITF_RELEASE_RESET
+#define __FLITF_CLK_SLEEP_ENABLE  __HAL_RCC_FLITF_CLK_SLEEP_ENABLE
+#define __FLITF_CLK_SLEEP_DISABLE __HAL_RCC_FLITF_CLK_SLEEP_DISABLE
+#define __FMC_CLK_DISABLE __HAL_RCC_FMC_CLK_DISABLE
+#define __FMC_CLK_ENABLE __HAL_RCC_FMC_CLK_ENABLE
+#define __FMC_CLK_SLEEP_DISABLE __HAL_RCC_FMC_CLK_SLEEP_DISABLE
+#define __FMC_CLK_SLEEP_ENABLE __HAL_RCC_FMC_CLK_SLEEP_ENABLE
+#define __FMC_FORCE_RESET __HAL_RCC_FMC_FORCE_RESET
+#define __FMC_RELEASE_RESET __HAL_RCC_FMC_RELEASE_RESET
+#define __FSMC_CLK_DISABLE __HAL_RCC_FSMC_CLK_DISABLE
+#define __FSMC_CLK_ENABLE __HAL_RCC_FSMC_CLK_ENABLE
+#define __GPIOA_CLK_DISABLE __HAL_RCC_GPIOA_CLK_DISABLE
+#define __GPIOA_CLK_ENABLE __HAL_RCC_GPIOA_CLK_ENABLE
+#define __GPIOA_CLK_SLEEP_DISABLE __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE
+#define __GPIOA_CLK_SLEEP_ENABLE __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE
+#define __GPIOA_FORCE_RESET __HAL_RCC_GPIOA_FORCE_RESET
+#define __GPIOA_RELEASE_RESET __HAL_RCC_GPIOA_RELEASE_RESET
+#define __GPIOB_CLK_DISABLE __HAL_RCC_GPIOB_CLK_DISABLE
+#define __GPIOB_CLK_ENABLE __HAL_RCC_GPIOB_CLK_ENABLE
+#define __GPIOB_CLK_SLEEP_DISABLE __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE
+#define __GPIOB_CLK_SLEEP_ENABLE __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE
+#define __GPIOB_FORCE_RESET __HAL_RCC_GPIOB_FORCE_RESET
+#define __GPIOB_RELEASE_RESET __HAL_RCC_GPIOB_RELEASE_RESET
+#define __GPIOC_CLK_DISABLE __HAL_RCC_GPIOC_CLK_DISABLE
+#define __GPIOC_CLK_ENABLE __HAL_RCC_GPIOC_CLK_ENABLE
+#define __GPIOC_CLK_SLEEP_DISABLE __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE
+#define __GPIOC_CLK_SLEEP_ENABLE __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE
+#define __GPIOC_FORCE_RESET __HAL_RCC_GPIOC_FORCE_RESET
+#define __GPIOC_RELEASE_RESET __HAL_RCC_GPIOC_RELEASE_RESET
+#define __GPIOD_CLK_DISABLE __HAL_RCC_GPIOD_CLK_DISABLE
+#define __GPIOD_CLK_ENABLE __HAL_RCC_GPIOD_CLK_ENABLE
+#define __GPIOD_CLK_SLEEP_DISABLE __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE
+#define __GPIOD_CLK_SLEEP_ENABLE __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE
+#define __GPIOD_FORCE_RESET __HAL_RCC_GPIOD_FORCE_RESET
+#define __GPIOD_RELEASE_RESET __HAL_RCC_GPIOD_RELEASE_RESET
+#define __GPIOE_CLK_DISABLE __HAL_RCC_GPIOE_CLK_DISABLE
+#define __GPIOE_CLK_ENABLE __HAL_RCC_GPIOE_CLK_ENABLE
+#define __GPIOE_CLK_SLEEP_DISABLE __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE
+#define __GPIOE_CLK_SLEEP_ENABLE __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE
+#define __GPIOE_FORCE_RESET __HAL_RCC_GPIOE_FORCE_RESET
+#define __GPIOE_RELEASE_RESET __HAL_RCC_GPIOE_RELEASE_RESET
+#define __GPIOF_CLK_DISABLE __HAL_RCC_GPIOF_CLK_DISABLE
+#define __GPIOF_CLK_ENABLE __HAL_RCC_GPIOF_CLK_ENABLE
+#define __GPIOF_CLK_SLEEP_DISABLE __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE
+#define __GPIOF_CLK_SLEEP_ENABLE __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE
+#define __GPIOF_FORCE_RESET __HAL_RCC_GPIOF_FORCE_RESET
+#define __GPIOF_RELEASE_RESET __HAL_RCC_GPIOF_RELEASE_RESET
+#define __GPIOG_CLK_DISABLE __HAL_RCC_GPIOG_CLK_DISABLE
+#define __GPIOG_CLK_ENABLE __HAL_RCC_GPIOG_CLK_ENABLE
+#define __GPIOG_CLK_SLEEP_DISABLE __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE
+#define __GPIOG_CLK_SLEEP_ENABLE __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE
+#define __GPIOG_FORCE_RESET __HAL_RCC_GPIOG_FORCE_RESET
+#define __GPIOG_RELEASE_RESET __HAL_RCC_GPIOG_RELEASE_RESET
+#define __GPIOH_CLK_DISABLE __HAL_RCC_GPIOH_CLK_DISABLE
+#define __GPIOH_CLK_ENABLE __HAL_RCC_GPIOH_CLK_ENABLE
+#define __GPIOH_CLK_SLEEP_DISABLE __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE
+#define __GPIOH_CLK_SLEEP_ENABLE __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE
+#define __GPIOH_FORCE_RESET __HAL_RCC_GPIOH_FORCE_RESET
+#define __GPIOH_RELEASE_RESET __HAL_RCC_GPIOH_RELEASE_RESET
+#define __I2C1_CLK_DISABLE __HAL_RCC_I2C1_CLK_DISABLE
+#define __I2C1_CLK_ENABLE __HAL_RCC_I2C1_CLK_ENABLE
+#define __I2C1_CLK_SLEEP_DISABLE __HAL_RCC_I2C1_CLK_SLEEP_DISABLE
+#define __I2C1_CLK_SLEEP_ENABLE __HAL_RCC_I2C1_CLK_SLEEP_ENABLE
+#define __I2C1_FORCE_RESET __HAL_RCC_I2C1_FORCE_RESET
+#define __I2C1_RELEASE_RESET __HAL_RCC_I2C1_RELEASE_RESET
+#define __I2C2_CLK_DISABLE __HAL_RCC_I2C2_CLK_DISABLE
+#define __I2C2_CLK_ENABLE __HAL_RCC_I2C2_CLK_ENABLE
+#define __I2C2_CLK_SLEEP_DISABLE __HAL_RCC_I2C2_CLK_SLEEP_DISABLE
+#define __I2C2_CLK_SLEEP_ENABLE __HAL_RCC_I2C2_CLK_SLEEP_ENABLE
+#define __I2C2_FORCE_RESET __HAL_RCC_I2C2_FORCE_RESET
+#define __I2C2_RELEASE_RESET __HAL_RCC_I2C2_RELEASE_RESET
+#define __I2C3_CLK_DISABLE __HAL_RCC_I2C3_CLK_DISABLE
+#define __I2C3_CLK_ENABLE __HAL_RCC_I2C3_CLK_ENABLE
+#define __I2C3_CLK_SLEEP_DISABLE __HAL_RCC_I2C3_CLK_SLEEP_DISABLE
+#define __I2C3_CLK_SLEEP_ENABLE __HAL_RCC_I2C3_CLK_SLEEP_ENABLE
+#define __I2C3_FORCE_RESET __HAL_RCC_I2C3_FORCE_RESET
+#define __I2C3_RELEASE_RESET __HAL_RCC_I2C3_RELEASE_RESET
+#define __LCD_CLK_DISABLE __HAL_RCC_LCD_CLK_DISABLE
+#define __LCD_CLK_ENABLE __HAL_RCC_LCD_CLK_ENABLE
+#define __LCD_CLK_SLEEP_DISABLE __HAL_RCC_LCD_CLK_SLEEP_DISABLE
+#define __LCD_CLK_SLEEP_ENABLE __HAL_RCC_LCD_CLK_SLEEP_ENABLE
+#define __LCD_FORCE_RESET __HAL_RCC_LCD_FORCE_RESET
+#define __LCD_RELEASE_RESET __HAL_RCC_LCD_RELEASE_RESET
+#define __LPTIM1_CLK_DISABLE __HAL_RCC_LPTIM1_CLK_DISABLE
+#define __LPTIM1_CLK_ENABLE __HAL_RCC_LPTIM1_CLK_ENABLE
+#define __LPTIM1_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE
+#define __LPTIM1_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE
+#define __LPTIM1_FORCE_RESET __HAL_RCC_LPTIM1_FORCE_RESET
+#define __LPTIM1_RELEASE_RESET __HAL_RCC_LPTIM1_RELEASE_RESET
+#define __LPTIM2_CLK_DISABLE __HAL_RCC_LPTIM2_CLK_DISABLE
+#define __LPTIM2_CLK_ENABLE __HAL_RCC_LPTIM2_CLK_ENABLE
+#define __LPTIM2_CLK_SLEEP_DISABLE __HAL_RCC_LPTIM2_CLK_SLEEP_DISABLE
+#define __LPTIM2_CLK_SLEEP_ENABLE __HAL_RCC_LPTIM2_CLK_SLEEP_ENABLE
+#define __LPTIM2_FORCE_RESET __HAL_RCC_LPTIM2_FORCE_RESET
+#define __LPTIM2_RELEASE_RESET __HAL_RCC_LPTIM2_RELEASE_RESET
+#define __LPUART1_CLK_DISABLE __HAL_RCC_LPUART1_CLK_DISABLE
+#define __LPUART1_CLK_ENABLE __HAL_RCC_LPUART1_CLK_ENABLE
+#define __LPUART1_CLK_SLEEP_DISABLE __HAL_RCC_LPUART1_CLK_SLEEP_DISABLE
+#define __LPUART1_CLK_SLEEP_ENABLE __HAL_RCC_LPUART1_CLK_SLEEP_ENABLE
+#define __LPUART1_FORCE_RESET __HAL_RCC_LPUART1_FORCE_RESET
+#define __LPUART1_RELEASE_RESET __HAL_RCC_LPUART1_RELEASE_RESET
+#define __OPAMP_CLK_DISABLE __HAL_RCC_OPAMP_CLK_DISABLE
+#define __OPAMP_CLK_ENABLE __HAL_RCC_OPAMP_CLK_ENABLE
+#define __OPAMP_CLK_SLEEP_DISABLE __HAL_RCC_OPAMP_CLK_SLEEP_DISABLE
+#define __OPAMP_CLK_SLEEP_ENABLE __HAL_RCC_OPAMP_CLK_SLEEP_ENABLE
+#define __OPAMP_FORCE_RESET __HAL_RCC_OPAMP_FORCE_RESET
+#define __OPAMP_RELEASE_RESET __HAL_RCC_OPAMP_RELEASE_RESET
+#define __OTGFS_CLK_DISABLE __HAL_RCC_OTGFS_CLK_DISABLE
+#define __OTGFS_CLK_ENABLE __HAL_RCC_OTGFS_CLK_ENABLE
+#define __OTGFS_CLK_SLEEP_DISABLE __HAL_RCC_OTGFS_CLK_SLEEP_DISABLE
+#define __OTGFS_CLK_SLEEP_ENABLE __HAL_RCC_OTGFS_CLK_SLEEP_ENABLE
+#define __OTGFS_FORCE_RESET __HAL_RCC_OTGFS_FORCE_RESET
+#define __OTGFS_RELEASE_RESET __HAL_RCC_OTGFS_RELEASE_RESET
+#define __PWR_CLK_DISABLE __HAL_RCC_PWR_CLK_DISABLE
+#define __PWR_CLK_ENABLE __HAL_RCC_PWR_CLK_ENABLE
+#define __PWR_CLK_SLEEP_DISABLE __HAL_RCC_PWR_CLK_SLEEP_DISABLE
+#define __PWR_CLK_SLEEP_ENABLE __HAL_RCC_PWR_CLK_SLEEP_ENABLE
+#define __PWR_FORCE_RESET __HAL_RCC_PWR_FORCE_RESET
+#define __PWR_RELEASE_RESET __HAL_RCC_PWR_RELEASE_RESET
+#define __QSPI_CLK_DISABLE __HAL_RCC_QSPI_CLK_DISABLE
+#define __QSPI_CLK_ENABLE __HAL_RCC_QSPI_CLK_ENABLE
+#define __QSPI_CLK_SLEEP_DISABLE __HAL_RCC_QSPI_CLK_SLEEP_DISABLE
+#define __QSPI_CLK_SLEEP_ENABLE __HAL_RCC_QSPI_CLK_SLEEP_ENABLE
+#define __QSPI_FORCE_RESET __HAL_RCC_QSPI_FORCE_RESET
+#define __QSPI_RELEASE_RESET __HAL_RCC_QSPI_RELEASE_RESET
+
+#if defined(STM32WB)
+#define __HAL_RCC_QSPI_CLK_DISABLE            __HAL_RCC_QUADSPI_CLK_DISABLE
+#define __HAL_RCC_QSPI_CLK_ENABLE             __HAL_RCC_QUADSPI_CLK_ENABLE
+#define __HAL_RCC_QSPI_CLK_SLEEP_DISABLE      __HAL_RCC_QUADSPI_CLK_SLEEP_DISABLE
+#define __HAL_RCC_QSPI_CLK_SLEEP_ENABLE       __HAL_RCC_QUADSPI_CLK_SLEEP_ENABLE
+#define __HAL_RCC_QSPI_FORCE_RESET            __HAL_RCC_QUADSPI_FORCE_RESET
+#define __HAL_RCC_QSPI_RELEASE_RESET          __HAL_RCC_QUADSPI_RELEASE_RESET
+#define __HAL_RCC_QSPI_IS_CLK_ENABLED         __HAL_RCC_QUADSPI_IS_CLK_ENABLED
+#define __HAL_RCC_QSPI_IS_CLK_DISABLED        __HAL_RCC_QUADSPI_IS_CLK_DISABLED
+#define __HAL_RCC_QSPI_IS_CLK_SLEEP_ENABLED   __HAL_RCC_QUADSPI_IS_CLK_SLEEP_ENABLED
+#define __HAL_RCC_QSPI_IS_CLK_SLEEP_DISABLED  __HAL_RCC_QUADSPI_IS_CLK_SLEEP_DISABLED
+#define QSPI_IRQHandler QUADSPI_IRQHandler
+#endif /* __HAL_RCC_QUADSPI_CLK_ENABLE */
+
+#define __RNG_CLK_DISABLE __HAL_RCC_RNG_CLK_DISABLE
+#define __RNG_CLK_ENABLE __HAL_RCC_RNG_CLK_ENABLE
+#define __RNG_CLK_SLEEP_DISABLE __HAL_RCC_RNG_CLK_SLEEP_DISABLE
+#define __RNG_CLK_SLEEP_ENABLE __HAL_RCC_RNG_CLK_SLEEP_ENABLE
+#define __RNG_FORCE_RESET __HAL_RCC_RNG_FORCE_RESET
+#define __RNG_RELEASE_RESET __HAL_RCC_RNG_RELEASE_RESET
+#define __SAI1_CLK_DISABLE __HAL_RCC_SAI1_CLK_DISABLE
+#define __SAI1_CLK_ENABLE __HAL_RCC_SAI1_CLK_ENABLE
+#define __SAI1_CLK_SLEEP_DISABLE __HAL_RCC_SAI1_CLK_SLEEP_DISABLE
+#define __SAI1_CLK_SLEEP_ENABLE __HAL_RCC_SAI1_CLK_SLEEP_ENABLE
+#define __SAI1_FORCE_RESET __HAL_RCC_SAI1_FORCE_RESET
+#define __SAI1_RELEASE_RESET __HAL_RCC_SAI1_RELEASE_RESET
+#define __SAI2_CLK_DISABLE __HAL_RCC_SAI2_CLK_DISABLE
+#define __SAI2_CLK_ENABLE __HAL_RCC_SAI2_CLK_ENABLE
+#define __SAI2_CLK_SLEEP_DISABLE __HAL_RCC_SAI2_CLK_SLEEP_DISABLE
+#define __SAI2_CLK_SLEEP_ENABLE __HAL_RCC_SAI2_CLK_SLEEP_ENABLE
+#define __SAI2_FORCE_RESET __HAL_RCC_SAI2_FORCE_RESET
+#define __SAI2_RELEASE_RESET __HAL_RCC_SAI2_RELEASE_RESET
+#define __SDIO_CLK_DISABLE __HAL_RCC_SDIO_CLK_DISABLE
+#define __SDIO_CLK_ENABLE __HAL_RCC_SDIO_CLK_ENABLE
+#define __SDMMC_CLK_DISABLE __HAL_RCC_SDMMC_CLK_DISABLE
+#define __SDMMC_CLK_ENABLE __HAL_RCC_SDMMC_CLK_ENABLE
+#define __SDMMC_CLK_SLEEP_DISABLE __HAL_RCC_SDMMC_CLK_SLEEP_DISABLE
+#define __SDMMC_CLK_SLEEP_ENABLE __HAL_RCC_SDMMC_CLK_SLEEP_ENABLE
+#define __SDMMC_FORCE_RESET __HAL_RCC_SDMMC_FORCE_RESET
+#define __SDMMC_RELEASE_RESET __HAL_RCC_SDMMC_RELEASE_RESET
+#define __SPI1_CLK_DISABLE __HAL_RCC_SPI1_CLK_DISABLE
+#define __SPI1_CLK_ENABLE __HAL_RCC_SPI1_CLK_ENABLE
+#define __SPI1_CLK_SLEEP_DISABLE __HAL_RCC_SPI1_CLK_SLEEP_DISABLE
+#define __SPI1_CLK_SLEEP_ENABLE __HAL_RCC_SPI1_CLK_SLEEP_ENABLE
+#define __SPI1_FORCE_RESET __HAL_RCC_SPI1_FORCE_RESET
+#define __SPI1_RELEASE_RESET __HAL_RCC_SPI1_RELEASE_RESET
+#define __SPI2_CLK_DISABLE __HAL_RCC_SPI2_CLK_DISABLE
+#define __SPI2_CLK_ENABLE __HAL_RCC_SPI2_CLK_ENABLE
+#define __SPI2_CLK_SLEEP_DISABLE __HAL_RCC_SPI2_CLK_SLEEP_DISABLE
+#define __SPI2_CLK_SLEEP_ENABLE __HAL_RCC_SPI2_CLK_SLEEP_ENABLE
+#define __SPI2_FORCE_RESET __HAL_RCC_SPI2_FORCE_RESET
+#define __SPI2_RELEASE_RESET __HAL_RCC_SPI2_RELEASE_RESET
+#define __SPI3_CLK_DISABLE __HAL_RCC_SPI3_CLK_DISABLE
+#define __SPI3_CLK_ENABLE __HAL_RCC_SPI3_CLK_ENABLE
+#define __SPI3_CLK_SLEEP_DISABLE __HAL_RCC_SPI3_CLK_SLEEP_DISABLE
+#define __SPI3_CLK_SLEEP_ENABLE __HAL_RCC_SPI3_CLK_SLEEP_ENABLE
+#define __SPI3_FORCE_RESET __HAL_RCC_SPI3_FORCE_RESET
+#define __SPI3_RELEASE_RESET __HAL_RCC_SPI3_RELEASE_RESET
+#define __SRAM_CLK_DISABLE __HAL_RCC_SRAM_CLK_DISABLE
+#define __SRAM_CLK_ENABLE __HAL_RCC_SRAM_CLK_ENABLE
+#define __SRAM1_CLK_SLEEP_DISABLE __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE
+#define __SRAM1_CLK_SLEEP_ENABLE __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE
+#define __SRAM2_CLK_SLEEP_DISABLE __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE
+#define __SRAM2_CLK_SLEEP_ENABLE __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE
+#define __SWPMI1_CLK_DISABLE __HAL_RCC_SWPMI1_CLK_DISABLE
+#define __SWPMI1_CLK_ENABLE __HAL_RCC_SWPMI1_CLK_ENABLE
+#define __SWPMI1_CLK_SLEEP_DISABLE __HAL_RCC_SWPMI1_CLK_SLEEP_DISABLE
+#define __SWPMI1_CLK_SLEEP_ENABLE __HAL_RCC_SWPMI1_CLK_SLEEP_ENABLE
+#define __SWPMI1_FORCE_RESET __HAL_RCC_SWPMI1_FORCE_RESET
+#define __SWPMI1_RELEASE_RESET __HAL_RCC_SWPMI1_RELEASE_RESET
+#define __SYSCFG_CLK_DISABLE __HAL_RCC_SYSCFG_CLK_DISABLE
+#define __SYSCFG_CLK_ENABLE __HAL_RCC_SYSCFG_CLK_ENABLE
+#define __SYSCFG_CLK_SLEEP_DISABLE __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE
+#define __SYSCFG_CLK_SLEEP_ENABLE __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE
+#define __SYSCFG_FORCE_RESET __HAL_RCC_SYSCFG_FORCE_RESET
+#define __SYSCFG_RELEASE_RESET __HAL_RCC_SYSCFG_RELEASE_RESET
+#define __TIM1_CLK_DISABLE __HAL_RCC_TIM1_CLK_DISABLE
+#define __TIM1_CLK_ENABLE __HAL_RCC_TIM1_CLK_ENABLE
+#define __TIM1_CLK_SLEEP_DISABLE __HAL_RCC_TIM1_CLK_SLEEP_DISABLE
+#define __TIM1_CLK_SLEEP_ENABLE __HAL_RCC_TIM1_CLK_SLEEP_ENABLE
+#define __TIM1_FORCE_RESET __HAL_RCC_TIM1_FORCE_RESET
+#define __TIM1_RELEASE_RESET __HAL_RCC_TIM1_RELEASE_RESET
+#define __TIM10_CLK_DISABLE __HAL_RCC_TIM10_CLK_DISABLE
+#define __TIM10_CLK_ENABLE __HAL_RCC_TIM10_CLK_ENABLE
+#define __TIM10_FORCE_RESET __HAL_RCC_TIM10_FORCE_RESET
+#define __TIM10_RELEASE_RESET __HAL_RCC_TIM10_RELEASE_RESET
+#define __TIM11_CLK_DISABLE __HAL_RCC_TIM11_CLK_DISABLE
+#define __TIM11_CLK_ENABLE __HAL_RCC_TIM11_CLK_ENABLE
+#define __TIM11_FORCE_RESET __HAL_RCC_TIM11_FORCE_RESET
+#define __TIM11_RELEASE_RESET __HAL_RCC_TIM11_RELEASE_RESET
+#define __TIM12_CLK_DISABLE __HAL_RCC_TIM12_CLK_DISABLE
+#define __TIM12_CLK_ENABLE __HAL_RCC_TIM12_CLK_ENABLE
+#define __TIM12_FORCE_RESET __HAL_RCC_TIM12_FORCE_RESET
+#define __TIM12_RELEASE_RESET __HAL_RCC_TIM12_RELEASE_RESET
+#define __TIM13_CLK_DISABLE __HAL_RCC_TIM13_CLK_DISABLE
+#define __TIM13_CLK_ENABLE __HAL_RCC_TIM13_CLK_ENABLE
+#define __TIM13_FORCE_RESET __HAL_RCC_TIM13_FORCE_RESET
+#define __TIM13_RELEASE_RESET __HAL_RCC_TIM13_RELEASE_RESET
+#define __TIM14_CLK_DISABLE __HAL_RCC_TIM14_CLK_DISABLE
+#define __TIM14_CLK_ENABLE __HAL_RCC_TIM14_CLK_ENABLE
+#define __TIM14_FORCE_RESET __HAL_RCC_TIM14_FORCE_RESET
+#define __TIM14_RELEASE_RESET __HAL_RCC_TIM14_RELEASE_RESET
+#define __TIM15_CLK_DISABLE __HAL_RCC_TIM15_CLK_DISABLE
+#define __TIM15_CLK_ENABLE __HAL_RCC_TIM15_CLK_ENABLE
+#define __TIM15_CLK_SLEEP_DISABLE __HAL_RCC_TIM15_CLK_SLEEP_DISABLE
+#define __TIM15_CLK_SLEEP_ENABLE __HAL_RCC_TIM15_CLK_SLEEP_ENABLE
+#define __TIM15_FORCE_RESET __HAL_RCC_TIM15_FORCE_RESET
+#define __TIM15_RELEASE_RESET __HAL_RCC_TIM15_RELEASE_RESET
+#define __TIM16_CLK_DISABLE __HAL_RCC_TIM16_CLK_DISABLE
+#define __TIM16_CLK_ENABLE __HAL_RCC_TIM16_CLK_ENABLE
+#define __TIM16_CLK_SLEEP_DISABLE __HAL_RCC_TIM16_CLK_SLEEP_DISABLE
+#define __TIM16_CLK_SLEEP_ENABLE __HAL_RCC_TIM16_CLK_SLEEP_ENABLE
+#define __TIM16_FORCE_RESET __HAL_RCC_TIM16_FORCE_RESET
+#define __TIM16_RELEASE_RESET __HAL_RCC_TIM16_RELEASE_RESET
+#define __TIM17_CLK_DISABLE __HAL_RCC_TIM17_CLK_DISABLE
+#define __TIM17_CLK_ENABLE __HAL_RCC_TIM17_CLK_ENABLE
+#define __TIM17_CLK_SLEEP_DISABLE __HAL_RCC_TIM17_CLK_SLEEP_DISABLE
+#define __TIM17_CLK_SLEEP_ENABLE __HAL_RCC_TIM17_CLK_SLEEP_ENABLE
+#define __TIM17_FORCE_RESET __HAL_RCC_TIM17_FORCE_RESET
+#define __TIM17_RELEASE_RESET __HAL_RCC_TIM17_RELEASE_RESET
+#define __TIM2_CLK_DISABLE __HAL_RCC_TIM2_CLK_DISABLE
+#define __TIM2_CLK_ENABLE __HAL_RCC_TIM2_CLK_ENABLE
+#define __TIM2_CLK_SLEEP_DISABLE __HAL_RCC_TIM2_CLK_SLEEP_DISABLE
+#define __TIM2_CLK_SLEEP_ENABLE __HAL_RCC_TIM2_CLK_SLEEP_ENABLE
+#define __TIM2_FORCE_RESET __HAL_RCC_TIM2_FORCE_RESET
+#define __TIM2_RELEASE_RESET __HAL_RCC_TIM2_RELEASE_RESET
+#define __TIM3_CLK_DISABLE __HAL_RCC_TIM3_CLK_DISABLE
+#define __TIM3_CLK_ENABLE __HAL_RCC_TIM3_CLK_ENABLE
+#define __TIM3_CLK_SLEEP_DISABLE __HAL_RCC_TIM3_CLK_SLEEP_DISABLE
+#define __TIM3_CLK_SLEEP_ENABLE __HAL_RCC_TIM3_CLK_SLEEP_ENABLE
+#define __TIM3_FORCE_RESET __HAL_RCC_TIM3_FORCE_RESET
+#define __TIM3_RELEASE_RESET __HAL_RCC_TIM3_RELEASE_RESET
+#define __TIM4_CLK_DISABLE __HAL_RCC_TIM4_CLK_DISABLE
+#define __TIM4_CLK_ENABLE __HAL_RCC_TIM4_CLK_ENABLE
+#define __TIM4_CLK_SLEEP_DISABLE __HAL_RCC_TIM4_CLK_SLEEP_DISABLE
+#define __TIM4_CLK_SLEEP_ENABLE __HAL_RCC_TIM4_CLK_SLEEP_ENABLE
+#define __TIM4_FORCE_RESET __HAL_RCC_TIM4_FORCE_RESET
+#define __TIM4_RELEASE_RESET __HAL_RCC_TIM4_RELEASE_RESET
+#define __TIM5_CLK_DISABLE __HAL_RCC_TIM5_CLK_DISABLE
+#define __TIM5_CLK_ENABLE __HAL_RCC_TIM5_CLK_ENABLE
+#define __TIM5_CLK_SLEEP_DISABLE __HAL_RCC_TIM5_CLK_SLEEP_DISABLE
+#define __TIM5_CLK_SLEEP_ENABLE __HAL_RCC_TIM5_CLK_SLEEP_ENABLE
+#define __TIM5_FORCE_RESET __HAL_RCC_TIM5_FORCE_RESET
+#define __TIM5_RELEASE_RESET __HAL_RCC_TIM5_RELEASE_RESET
+#define __TIM6_CLK_DISABLE __HAL_RCC_TIM6_CLK_DISABLE
+#define __TIM6_CLK_ENABLE __HAL_RCC_TIM6_CLK_ENABLE
+#define __TIM6_CLK_SLEEP_DISABLE __HAL_RCC_TIM6_CLK_SLEEP_DISABLE
+#define __TIM6_CLK_SLEEP_ENABLE __HAL_RCC_TIM6_CLK_SLEEP_ENABLE
+#define __TIM6_FORCE_RESET __HAL_RCC_TIM6_FORCE_RESET
+#define __TIM6_RELEASE_RESET __HAL_RCC_TIM6_RELEASE_RESET
+#define __TIM7_CLK_DISABLE __HAL_RCC_TIM7_CLK_DISABLE
+#define __TIM7_CLK_ENABLE __HAL_RCC_TIM7_CLK_ENABLE
+#define __TIM7_CLK_SLEEP_DISABLE __HAL_RCC_TIM7_CLK_SLEEP_DISABLE
+#define __TIM7_CLK_SLEEP_ENABLE __HAL_RCC_TIM7_CLK_SLEEP_ENABLE
+#define __TIM7_FORCE_RESET __HAL_RCC_TIM7_FORCE_RESET
+#define __TIM7_RELEASE_RESET __HAL_RCC_TIM7_RELEASE_RESET
+#define __TIM8_CLK_DISABLE __HAL_RCC_TIM8_CLK_DISABLE
+#define __TIM8_CLK_ENABLE __HAL_RCC_TIM8_CLK_ENABLE
+#define __TIM8_CLK_SLEEP_DISABLE __HAL_RCC_TIM8_CLK_SLEEP_DISABLE
+#define __TIM8_CLK_SLEEP_ENABLE __HAL_RCC_TIM8_CLK_SLEEP_ENABLE
+#define __TIM8_FORCE_RESET __HAL_RCC_TIM8_FORCE_RESET
+#define __TIM8_RELEASE_RESET __HAL_RCC_TIM8_RELEASE_RESET
+#define __TIM9_CLK_DISABLE __HAL_RCC_TIM9_CLK_DISABLE
+#define __TIM9_CLK_ENABLE __HAL_RCC_TIM9_CLK_ENABLE
+#define __TIM9_FORCE_RESET __HAL_RCC_TIM9_FORCE_RESET
+#define __TIM9_RELEASE_RESET __HAL_RCC_TIM9_RELEASE_RESET
+#define __TSC_CLK_DISABLE __HAL_RCC_TSC_CLK_DISABLE
+#define __TSC_CLK_ENABLE __HAL_RCC_TSC_CLK_ENABLE
+#define __TSC_CLK_SLEEP_DISABLE __HAL_RCC_TSC_CLK_SLEEP_DISABLE
+#define __TSC_CLK_SLEEP_ENABLE __HAL_RCC_TSC_CLK_SLEEP_ENABLE
+#define __TSC_FORCE_RESET __HAL_RCC_TSC_FORCE_RESET
+#define __TSC_RELEASE_RESET __HAL_RCC_TSC_RELEASE_RESET
+#define __UART4_CLK_DISABLE __HAL_RCC_UART4_CLK_DISABLE
+#define __UART4_CLK_ENABLE __HAL_RCC_UART4_CLK_ENABLE
+#define __UART4_CLK_SLEEP_DISABLE __HAL_RCC_UART4_CLK_SLEEP_DISABLE
+#define __UART4_CLK_SLEEP_ENABLE __HAL_RCC_UART4_CLK_SLEEP_ENABLE
+#define __UART4_FORCE_RESET __HAL_RCC_UART4_FORCE_RESET
+#define __UART4_RELEASE_RESET __HAL_RCC_UART4_RELEASE_RESET
+#define __UART5_CLK_DISABLE __HAL_RCC_UART5_CLK_DISABLE
+#define __UART5_CLK_ENABLE __HAL_RCC_UART5_CLK_ENABLE
+#define __UART5_CLK_SLEEP_DISABLE __HAL_RCC_UART5_CLK_SLEEP_DISABLE
+#define __UART5_CLK_SLEEP_ENABLE __HAL_RCC_UART5_CLK_SLEEP_ENABLE
+#define __UART5_FORCE_RESET __HAL_RCC_UART5_FORCE_RESET
+#define __UART5_RELEASE_RESET __HAL_RCC_UART5_RELEASE_RESET
+#define __USART1_CLK_DISABLE __HAL_RCC_USART1_CLK_DISABLE
+#define __USART1_CLK_ENABLE __HAL_RCC_USART1_CLK_ENABLE
+#define __USART1_CLK_SLEEP_DISABLE __HAL_RCC_USART1_CLK_SLEEP_DISABLE
+#define __USART1_CLK_SLEEP_ENABLE __HAL_RCC_USART1_CLK_SLEEP_ENABLE
+#define __USART1_FORCE_RESET __HAL_RCC_USART1_FORCE_RESET
+#define __USART1_RELEASE_RESET __HAL_RCC_USART1_RELEASE_RESET
+#define __USART2_CLK_DISABLE __HAL_RCC_USART2_CLK_DISABLE
+#define __USART2_CLK_ENABLE __HAL_RCC_USART2_CLK_ENABLE
+#define __USART2_CLK_SLEEP_DISABLE __HAL_RCC_USART2_CLK_SLEEP_DISABLE
+#define __USART2_CLK_SLEEP_ENABLE __HAL_RCC_USART2_CLK_SLEEP_ENABLE
+#define __USART2_FORCE_RESET __HAL_RCC_USART2_FORCE_RESET
+#define __USART2_RELEASE_RESET __HAL_RCC_USART2_RELEASE_RESET
+#define __USART3_CLK_DISABLE __HAL_RCC_USART3_CLK_DISABLE
+#define __USART3_CLK_ENABLE __HAL_RCC_USART3_CLK_ENABLE
+#define __USART3_CLK_SLEEP_DISABLE __HAL_RCC_USART3_CLK_SLEEP_DISABLE
+#define __USART3_CLK_SLEEP_ENABLE __HAL_RCC_USART3_CLK_SLEEP_ENABLE
+#define __USART3_FORCE_RESET __HAL_RCC_USART3_FORCE_RESET
+#define __USART3_RELEASE_RESET __HAL_RCC_USART3_RELEASE_RESET
+#define __USART4_CLK_DISABLE        __HAL_RCC_UART4_CLK_DISABLE
+#define __USART4_CLK_ENABLE         __HAL_RCC_UART4_CLK_ENABLE
+#define __USART4_CLK_SLEEP_ENABLE   __HAL_RCC_UART4_CLK_SLEEP_ENABLE
+#define __USART4_CLK_SLEEP_DISABLE  __HAL_RCC_UART4_CLK_SLEEP_DISABLE
+#define __USART4_FORCE_RESET        __HAL_RCC_UART4_FORCE_RESET
+#define __USART4_RELEASE_RESET      __HAL_RCC_UART4_RELEASE_RESET
+#define __USART5_CLK_DISABLE        __HAL_RCC_UART5_CLK_DISABLE
+#define __USART5_CLK_ENABLE         __HAL_RCC_UART5_CLK_ENABLE
+#define __USART5_CLK_SLEEP_ENABLE   __HAL_RCC_UART5_CLK_SLEEP_ENABLE
+#define __USART5_CLK_SLEEP_DISABLE  __HAL_RCC_UART5_CLK_SLEEP_DISABLE
+#define __USART5_FORCE_RESET        __HAL_RCC_UART5_FORCE_RESET
+#define __USART5_RELEASE_RESET      __HAL_RCC_UART5_RELEASE_RESET
+#define __USART7_CLK_DISABLE        __HAL_RCC_UART7_CLK_DISABLE
+#define __USART7_CLK_ENABLE         __HAL_RCC_UART7_CLK_ENABLE
+#define __USART7_FORCE_RESET        __HAL_RCC_UART7_FORCE_RESET
+#define __USART7_RELEASE_RESET      __HAL_RCC_UART7_RELEASE_RESET
+#define __USART8_CLK_DISABLE        __HAL_RCC_UART8_CLK_DISABLE
+#define __USART8_CLK_ENABLE         __HAL_RCC_UART8_CLK_ENABLE
+#define __USART8_FORCE_RESET        __HAL_RCC_UART8_FORCE_RESET
+#define __USART8_RELEASE_RESET      __HAL_RCC_UART8_RELEASE_RESET
+#define __USB_CLK_DISABLE         __HAL_RCC_USB_CLK_DISABLE
+#define __USB_CLK_ENABLE          __HAL_RCC_USB_CLK_ENABLE
+#define __USB_FORCE_RESET         __HAL_RCC_USB_FORCE_RESET
+#define __USB_CLK_SLEEP_ENABLE    __HAL_RCC_USB_CLK_SLEEP_ENABLE
+#define __USB_CLK_SLEEP_DISABLE   __HAL_RCC_USB_CLK_SLEEP_DISABLE
+#define __USB_OTG_FS_CLK_DISABLE __HAL_RCC_USB_OTG_FS_CLK_DISABLE
+#define __USB_OTG_FS_CLK_ENABLE __HAL_RCC_USB_OTG_FS_CLK_ENABLE
+#define __USB_RELEASE_RESET __HAL_RCC_USB_RELEASE_RESET
+
+#if defined(STM32H7)
+#define __HAL_RCC_WWDG_CLK_DISABLE   __HAL_RCC_WWDG1_CLK_DISABLE
+#define __HAL_RCC_WWDG_CLK_ENABLE   __HAL_RCC_WWDG1_CLK_ENABLE
+#define __HAL_RCC_WWDG_CLK_SLEEP_DISABLE  __HAL_RCC_WWDG1_CLK_SLEEP_DISABLE
+#define __HAL_RCC_WWDG_CLK_SLEEP_ENABLE  __HAL_RCC_WWDG1_CLK_SLEEP_ENABLE
+
+#define __HAL_RCC_WWDG_FORCE_RESET    ((void)0U)  /* Not available on the STM32H7*/
+#define __HAL_RCC_WWDG_RELEASE_RESET ((void)0U) /* Not available on the STM32H7*/
+
+
+#define  __HAL_RCC_WWDG_IS_CLK_ENABLED    __HAL_RCC_WWDG1_IS_CLK_ENABLED
+#define  __HAL_RCC_WWDG_IS_CLK_DISABLED  __HAL_RCC_WWDG1_IS_CLK_DISABLED
+#define  RCC_SPI4CLKSOURCE_D2PCLK1       RCC_SPI4CLKSOURCE_D2PCLK2
+#define  RCC_SPI5CLKSOURCE_D2PCLK1       RCC_SPI5CLKSOURCE_D2PCLK2
+#define  RCC_SPI45CLKSOURCE_D2PCLK1      RCC_SPI45CLKSOURCE_D2PCLK2
+#define  RCC_SPI45CLKSOURCE_CDPCLK1      RCC_SPI45CLKSOURCE_CDPCLK2
+#define  RCC_SPI45CLKSOURCE_PCLK1        RCC_SPI45CLKSOURCE_PCLK2
+#endif
+
+#define __WWDG_CLK_DISABLE __HAL_RCC_WWDG_CLK_DISABLE
+#define __WWDG_CLK_ENABLE __HAL_RCC_WWDG_CLK_ENABLE
+#define __WWDG_CLK_SLEEP_DISABLE __HAL_RCC_WWDG_CLK_SLEEP_DISABLE
+#define __WWDG_CLK_SLEEP_ENABLE __HAL_RCC_WWDG_CLK_SLEEP_ENABLE
+#define __WWDG_FORCE_RESET __HAL_RCC_WWDG_FORCE_RESET
+#define __WWDG_RELEASE_RESET __HAL_RCC_WWDG_RELEASE_RESET
+
+#define __TIM21_CLK_ENABLE   __HAL_RCC_TIM21_CLK_ENABLE
+#define __TIM21_CLK_DISABLE   __HAL_RCC_TIM21_CLK_DISABLE
+#define __TIM21_FORCE_RESET   __HAL_RCC_TIM21_FORCE_RESET
+#define __TIM21_RELEASE_RESET  __HAL_RCC_TIM21_RELEASE_RESET
+#define __TIM21_CLK_SLEEP_ENABLE   __HAL_RCC_TIM21_CLK_SLEEP_ENABLE
+#define __TIM21_CLK_SLEEP_DISABLE   __HAL_RCC_TIM21_CLK_SLEEP_DISABLE
+#define __TIM22_CLK_ENABLE   __HAL_RCC_TIM22_CLK_ENABLE
+#define __TIM22_CLK_DISABLE   __HAL_RCC_TIM22_CLK_DISABLE
+#define __TIM22_FORCE_RESET   __HAL_RCC_TIM22_FORCE_RESET
+#define __TIM22_RELEASE_RESET  __HAL_RCC_TIM22_RELEASE_RESET
+#define __TIM22_CLK_SLEEP_ENABLE   __HAL_RCC_TIM22_CLK_SLEEP_ENABLE
+#define __TIM22_CLK_SLEEP_DISABLE   __HAL_RCC_TIM22_CLK_SLEEP_DISABLE
+#define __CRS_CLK_DISABLE __HAL_RCC_CRS_CLK_DISABLE
+#define __CRS_CLK_ENABLE __HAL_RCC_CRS_CLK_ENABLE
+#define __CRS_CLK_SLEEP_DISABLE __HAL_RCC_CRS_CLK_SLEEP_DISABLE
+#define __CRS_CLK_SLEEP_ENABLE __HAL_RCC_CRS_CLK_SLEEP_ENABLE
+#define __CRS_FORCE_RESET __HAL_RCC_CRS_FORCE_RESET
+#define __CRS_RELEASE_RESET __HAL_RCC_CRS_RELEASE_RESET
+#define __RCC_BACKUPRESET_FORCE __HAL_RCC_BACKUPRESET_FORCE
+#define __RCC_BACKUPRESET_RELEASE __HAL_RCC_BACKUPRESET_RELEASE
+
+#define __USB_OTG_FS_FORCE_RESET  __HAL_RCC_USB_OTG_FS_FORCE_RESET
+#define __USB_OTG_FS_RELEASE_RESET  __HAL_RCC_USB_OTG_FS_RELEASE_RESET
+#define __USB_OTG_FS_CLK_SLEEP_ENABLE  __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE
+#define __USB_OTG_FS_CLK_SLEEP_DISABLE  __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE
+#define __USB_OTG_HS_CLK_DISABLE  __HAL_RCC_USB_OTG_HS_CLK_DISABLE
+#define __USB_OTG_HS_CLK_ENABLE          __HAL_RCC_USB_OTG_HS_CLK_ENABLE
+#define __USB_OTG_HS_ULPI_CLK_ENABLE  __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE
+#define __USB_OTG_HS_ULPI_CLK_DISABLE  __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE
+#define __TIM9_CLK_SLEEP_ENABLE          __HAL_RCC_TIM9_CLK_SLEEP_ENABLE
+#define __TIM9_CLK_SLEEP_DISABLE  __HAL_RCC_TIM9_CLK_SLEEP_DISABLE
+#define __TIM10_CLK_SLEEP_ENABLE  __HAL_RCC_TIM10_CLK_SLEEP_ENABLE
+#define __TIM10_CLK_SLEEP_DISABLE  __HAL_RCC_TIM10_CLK_SLEEP_DISABLE
+#define __TIM11_CLK_SLEEP_ENABLE  __HAL_RCC_TIM11_CLK_SLEEP_ENABLE
+#define __TIM11_CLK_SLEEP_DISABLE  __HAL_RCC_TIM11_CLK_SLEEP_DISABLE
+#define __ETHMACPTP_CLK_SLEEP_ENABLE  __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE
+#define __ETHMACPTP_CLK_SLEEP_DISABLE  __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE
+#define __ETHMACPTP_CLK_ENABLE          __HAL_RCC_ETHMACPTP_CLK_ENABLE
+#define __ETHMACPTP_CLK_DISABLE          __HAL_RCC_ETHMACPTP_CLK_DISABLE
+#define __HASH_CLK_ENABLE          __HAL_RCC_HASH_CLK_ENABLE
+#define __HASH_FORCE_RESET          __HAL_RCC_HASH_FORCE_RESET
+#define __HASH_RELEASE_RESET          __HAL_RCC_HASH_RELEASE_RESET
+#define __HASH_CLK_SLEEP_ENABLE          __HAL_RCC_HASH_CLK_SLEEP_ENABLE
+#define __HASH_CLK_SLEEP_DISABLE  __HAL_RCC_HASH_CLK_SLEEP_DISABLE
+#define __HASH_CLK_DISABLE            __HAL_RCC_HASH_CLK_DISABLE
+#define __SPI5_CLK_ENABLE          __HAL_RCC_SPI5_CLK_ENABLE
+#define __SPI5_CLK_DISABLE              __HAL_RCC_SPI5_CLK_DISABLE
+#define __SPI5_FORCE_RESET          __HAL_RCC_SPI5_FORCE_RESET
+#define __SPI5_RELEASE_RESET          __HAL_RCC_SPI5_RELEASE_RESET
+#define __SPI5_CLK_SLEEP_ENABLE          __HAL_RCC_SPI5_CLK_SLEEP_ENABLE
+#define __SPI5_CLK_SLEEP_DISABLE  __HAL_RCC_SPI5_CLK_SLEEP_DISABLE
+#define __SPI6_CLK_ENABLE          __HAL_RCC_SPI6_CLK_ENABLE
+#define __SPI6_CLK_DISABLE          __HAL_RCC_SPI6_CLK_DISABLE
+#define __SPI6_FORCE_RESET          __HAL_RCC_SPI6_FORCE_RESET
+#define __SPI6_RELEASE_RESET         __HAL_RCC_SPI6_RELEASE_RESET
+#define __SPI6_CLK_SLEEP_ENABLE          __HAL_RCC_SPI6_CLK_SLEEP_ENABLE
+#define __SPI6_CLK_SLEEP_DISABLE  __HAL_RCC_SPI6_CLK_SLEEP_DISABLE
+#define __LTDC_CLK_ENABLE          __HAL_RCC_LTDC_CLK_ENABLE
+#define __LTDC_CLK_DISABLE          __HAL_RCC_LTDC_CLK_DISABLE
+#define __LTDC_FORCE_RESET          __HAL_RCC_LTDC_FORCE_RESET
+#define __LTDC_RELEASE_RESET          __HAL_RCC_LTDC_RELEASE_RESET
+#define __LTDC_CLK_SLEEP_ENABLE          __HAL_RCC_LTDC_CLK_SLEEP_ENABLE
+#define __ETHMAC_CLK_SLEEP_ENABLE  __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE
+#define __ETHMAC_CLK_SLEEP_DISABLE  __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE
+#define __ETHMACTX_CLK_SLEEP_ENABLE  __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE
+#define __ETHMACTX_CLK_SLEEP_DISABLE  __HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE
+#define __ETHMACRX_CLK_SLEEP_ENABLE  __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE
+#define __ETHMACRX_CLK_SLEEP_DISABLE  __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE
+#define __TIM12_CLK_SLEEP_ENABLE  __HAL_RCC_TIM12_CLK_SLEEP_ENABLE
+#define __TIM12_CLK_SLEEP_DISABLE  __HAL_RCC_TIM12_CLK_SLEEP_DISABLE
+#define __TIM13_CLK_SLEEP_ENABLE  __HAL_RCC_TIM13_CLK_SLEEP_ENABLE
+#define __TIM13_CLK_SLEEP_DISABLE  __HAL_RCC_TIM13_CLK_SLEEP_DISABLE
+#define __TIM14_CLK_SLEEP_ENABLE  __HAL_RCC_TIM14_CLK_SLEEP_ENABLE
+#define __TIM14_CLK_SLEEP_DISABLE  __HAL_RCC_TIM14_CLK_SLEEP_DISABLE
+#define __BKPSRAM_CLK_ENABLE          __HAL_RCC_BKPSRAM_CLK_ENABLE
+#define __BKPSRAM_CLK_DISABLE          __HAL_RCC_BKPSRAM_CLK_DISABLE
+#define __BKPSRAM_CLK_SLEEP_ENABLE  __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE
+#define __BKPSRAM_CLK_SLEEP_DISABLE  __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE
+#define __CCMDATARAMEN_CLK_ENABLE  __HAL_RCC_CCMDATARAMEN_CLK_ENABLE
+#define __CCMDATARAMEN_CLK_DISABLE  __HAL_RCC_CCMDATARAMEN_CLK_DISABLE
+#define __USART6_CLK_ENABLE          __HAL_RCC_USART6_CLK_ENABLE
+#define __USART6_CLK_DISABLE          __HAL_RCC_USART6_CLK_DISABLE
+#define __USART6_FORCE_RESET        __HAL_RCC_USART6_FORCE_RESET
+#define __USART6_RELEASE_RESET        __HAL_RCC_USART6_RELEASE_RESET
+#define __USART6_CLK_SLEEP_ENABLE  __HAL_RCC_USART6_CLK_SLEEP_ENABLE
+#define __USART6_CLK_SLEEP_DISABLE  __HAL_RCC_USART6_CLK_SLEEP_DISABLE
+#define __SPI4_CLK_ENABLE          __HAL_RCC_SPI4_CLK_ENABLE
+#define __SPI4_CLK_DISABLE          __HAL_RCC_SPI4_CLK_DISABLE
+#define __SPI4_FORCE_RESET          __HAL_RCC_SPI4_FORCE_RESET
+#define __SPI4_RELEASE_RESET        __HAL_RCC_SPI4_RELEASE_RESET
+#define __SPI4_CLK_SLEEP_ENABLE   __HAL_RCC_SPI4_CLK_SLEEP_ENABLE
+#define __SPI4_CLK_SLEEP_DISABLE  __HAL_RCC_SPI4_CLK_SLEEP_DISABLE
+#define __GPIOI_CLK_ENABLE          __HAL_RCC_GPIOI_CLK_ENABLE
+#define __GPIOI_CLK_DISABLE          __HAL_RCC_GPIOI_CLK_DISABLE
+#define __GPIOI_FORCE_RESET          __HAL_RCC_GPIOI_FORCE_RESET
+#define __GPIOI_RELEASE_RESET          __HAL_RCC_GPIOI_RELEASE_RESET
+#define __GPIOI_CLK_SLEEP_ENABLE  __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE
+#define __GPIOI_CLK_SLEEP_DISABLE  __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE
+#define __GPIOJ_CLK_ENABLE          __HAL_RCC_GPIOJ_CLK_ENABLE
+#define __GPIOJ_CLK_DISABLE          __HAL_RCC_GPIOJ_CLK_DISABLE
+#define __GPIOJ_FORCE_RESET         __HAL_RCC_GPIOJ_FORCE_RESET
+#define __GPIOJ_RELEASE_RESET          __HAL_RCC_GPIOJ_RELEASE_RESET
+#define __GPIOJ_CLK_SLEEP_ENABLE  __HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE
+#define __GPIOJ_CLK_SLEEP_DISABLE  __HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE
+#define __GPIOK_CLK_ENABLE          __HAL_RCC_GPIOK_CLK_ENABLE
+#define __GPIOK_CLK_DISABLE          __HAL_RCC_GPIOK_CLK_DISABLE
+#define __GPIOK_RELEASE_RESET          __HAL_RCC_GPIOK_RELEASE_RESET
+#define __GPIOK_CLK_SLEEP_ENABLE  __HAL_RCC_GPIOK_CLK_SLEEP_ENABLE
+#define __GPIOK_CLK_SLEEP_DISABLE  __HAL_RCC_GPIOK_CLK_SLEEP_DISABLE
+#define __ETH_CLK_ENABLE          __HAL_RCC_ETH_CLK_ENABLE
+#define __ETH_CLK_DISABLE          __HAL_RCC_ETH_CLK_DISABLE
+#define __DCMI_CLK_ENABLE          __HAL_RCC_DCMI_CLK_ENABLE
+#define __DCMI_CLK_DISABLE          __HAL_RCC_DCMI_CLK_DISABLE
+#define __DCMI_FORCE_RESET          __HAL_RCC_DCMI_FORCE_RESET
+#define __DCMI_RELEASE_RESET          __HAL_RCC_DCMI_RELEASE_RESET
+#define __DCMI_CLK_SLEEP_ENABLE   __HAL_RCC_DCMI_CLK_SLEEP_ENABLE
+#define __DCMI_CLK_SLEEP_DISABLE  __HAL_RCC_DCMI_CLK_SLEEP_DISABLE
+#define __UART7_CLK_ENABLE          __HAL_RCC_UART7_CLK_ENABLE
+#define __UART7_CLK_DISABLE          __HAL_RCC_UART7_CLK_DISABLE
+#define __UART7_RELEASE_RESET       __HAL_RCC_UART7_RELEASE_RESET
+#define __UART7_FORCE_RESET       __HAL_RCC_UART7_FORCE_RESET
+#define __UART7_CLK_SLEEP_ENABLE  __HAL_RCC_UART7_CLK_SLEEP_ENABLE
+#define __UART7_CLK_SLEEP_DISABLE  __HAL_RCC_UART7_CLK_SLEEP_DISABLE
+#define __UART8_CLK_ENABLE          __HAL_RCC_UART8_CLK_ENABLE
+#define __UART8_CLK_DISABLE          __HAL_RCC_UART8_CLK_DISABLE
+#define __UART8_FORCE_RESET          __HAL_RCC_UART8_FORCE_RESET
+#define __UART8_RELEASE_RESET          __HAL_RCC_UART8_RELEASE_RESET
+#define __UART8_CLK_SLEEP_ENABLE  __HAL_RCC_UART8_CLK_SLEEP_ENABLE
+#define __UART8_CLK_SLEEP_DISABLE  __HAL_RCC_UART8_CLK_SLEEP_DISABLE
+#define __OTGHS_CLK_SLEEP_ENABLE  __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE
+#define __OTGHS_CLK_SLEEP_DISABLE  __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE
+#define __OTGHS_FORCE_RESET          __HAL_RCC_USB_OTG_HS_FORCE_RESET
+#define __OTGHS_RELEASE_RESET          __HAL_RCC_USB_OTG_HS_RELEASE_RESET
+#define __OTGHSULPI_CLK_SLEEP_ENABLE  __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE
+#define __OTGHSULPI_CLK_SLEEP_DISABLE  __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE
+#define __HAL_RCC_OTGHS_CLK_SLEEP_ENABLE  __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE
+#define __HAL_RCC_OTGHS_CLK_SLEEP_DISABLE  __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE
+#define __HAL_RCC_OTGHS_IS_CLK_SLEEP_ENABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED
+#define __HAL_RCC_OTGHS_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED
+#define __HAL_RCC_OTGHS_FORCE_RESET          __HAL_RCC_USB_OTG_HS_FORCE_RESET
+#define __HAL_RCC_OTGHS_RELEASE_RESET          __HAL_RCC_USB_OTG_HS_RELEASE_RESET
+#define __HAL_RCC_OTGHSULPI_CLK_SLEEP_ENABLE      __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE
+#define __HAL_RCC_OTGHSULPI_CLK_SLEEP_DISABLE     __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE
+#define __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_ENABLED  __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED
+#define __HAL_RCC_OTGHSULPI_IS_CLK_SLEEP_DISABLED __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED
+#define __SRAM3_CLK_SLEEP_ENABLE       __HAL_RCC_SRAM3_CLK_SLEEP_ENABLE
+#define __CAN2_CLK_SLEEP_ENABLE        __HAL_RCC_CAN2_CLK_SLEEP_ENABLE
+#define __CAN2_CLK_SLEEP_DISABLE       __HAL_RCC_CAN2_CLK_SLEEP_DISABLE
+#define __DAC_CLK_SLEEP_ENABLE         __HAL_RCC_DAC_CLK_SLEEP_ENABLE
+#define __DAC_CLK_SLEEP_DISABLE        __HAL_RCC_DAC_CLK_SLEEP_DISABLE
+#define __ADC2_CLK_SLEEP_ENABLE        __HAL_RCC_ADC2_CLK_SLEEP_ENABLE
+#define __ADC2_CLK_SLEEP_DISABLE       __HAL_RCC_ADC2_CLK_SLEEP_DISABLE
+#define __ADC3_CLK_SLEEP_ENABLE        __HAL_RCC_ADC3_CLK_SLEEP_ENABLE
+#define __ADC3_CLK_SLEEP_DISABLE       __HAL_RCC_ADC3_CLK_SLEEP_DISABLE
+#define __FSMC_FORCE_RESET             __HAL_RCC_FSMC_FORCE_RESET
+#define __FSMC_RELEASE_RESET           __HAL_RCC_FSMC_RELEASE_RESET
+#define __FSMC_CLK_SLEEP_ENABLE        __HAL_RCC_FSMC_CLK_SLEEP_ENABLE
+#define __FSMC_CLK_SLEEP_DISABLE       __HAL_RCC_FSMC_CLK_SLEEP_DISABLE
+#define __SDIO_FORCE_RESET             __HAL_RCC_SDIO_FORCE_RESET
+#define __SDIO_RELEASE_RESET           __HAL_RCC_SDIO_RELEASE_RESET
+#define __SDIO_CLK_SLEEP_DISABLE       __HAL_RCC_SDIO_CLK_SLEEP_DISABLE
+#define __SDIO_CLK_SLEEP_ENABLE        __HAL_RCC_SDIO_CLK_SLEEP_ENABLE
+#define __DMA2D_CLK_ENABLE             __HAL_RCC_DMA2D_CLK_ENABLE
+#define __DMA2D_CLK_DISABLE            __HAL_RCC_DMA2D_CLK_DISABLE
+#define __DMA2D_FORCE_RESET            __HAL_RCC_DMA2D_FORCE_RESET
+#define __DMA2D_RELEASE_RESET          __HAL_RCC_DMA2D_RELEASE_RESET
+#define __DMA2D_CLK_SLEEP_ENABLE       __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE
+#define __DMA2D_CLK_SLEEP_DISABLE      __HAL_RCC_DMA2D_CLK_SLEEP_DISABLE
+
+/* alias define maintained for legacy */
+#define __HAL_RCC_OTGFS_FORCE_RESET    __HAL_RCC_USB_OTG_FS_FORCE_RESET
+#define __HAL_RCC_OTGFS_RELEASE_RESET  __HAL_RCC_USB_OTG_FS_RELEASE_RESET
+
+#define __ADC12_CLK_ENABLE          __HAL_RCC_ADC12_CLK_ENABLE
+#define __ADC12_CLK_DISABLE         __HAL_RCC_ADC12_CLK_DISABLE
+#define __ADC34_CLK_ENABLE          __HAL_RCC_ADC34_CLK_ENABLE
+#define __ADC34_CLK_DISABLE         __HAL_RCC_ADC34_CLK_DISABLE
+#define __DAC2_CLK_ENABLE           __HAL_RCC_DAC2_CLK_ENABLE
+#define __DAC2_CLK_DISABLE          __HAL_RCC_DAC2_CLK_DISABLE
+#define __TIM18_CLK_ENABLE          __HAL_RCC_TIM18_CLK_ENABLE
+#define __TIM18_CLK_DISABLE         __HAL_RCC_TIM18_CLK_DISABLE
+#define __TIM19_CLK_ENABLE          __HAL_RCC_TIM19_CLK_ENABLE
+#define __TIM19_CLK_DISABLE         __HAL_RCC_TIM19_CLK_DISABLE
+#define __TIM20_CLK_ENABLE          __HAL_RCC_TIM20_CLK_ENABLE
+#define __TIM20_CLK_DISABLE         __HAL_RCC_TIM20_CLK_DISABLE
+#define __HRTIM1_CLK_ENABLE         __HAL_RCC_HRTIM1_CLK_ENABLE
+#define __HRTIM1_CLK_DISABLE        __HAL_RCC_HRTIM1_CLK_DISABLE
+#define __SDADC1_CLK_ENABLE         __HAL_RCC_SDADC1_CLK_ENABLE
+#define __SDADC2_CLK_ENABLE         __HAL_RCC_SDADC2_CLK_ENABLE
+#define __SDADC3_CLK_ENABLE         __HAL_RCC_SDADC3_CLK_ENABLE
+#define __SDADC1_CLK_DISABLE        __HAL_RCC_SDADC1_CLK_DISABLE
+#define __SDADC2_CLK_DISABLE        __HAL_RCC_SDADC2_CLK_DISABLE
+#define __SDADC3_CLK_DISABLE        __HAL_RCC_SDADC3_CLK_DISABLE
+
+#define __ADC12_FORCE_RESET         __HAL_RCC_ADC12_FORCE_RESET
+#define __ADC12_RELEASE_RESET       __HAL_RCC_ADC12_RELEASE_RESET
+#define __ADC34_FORCE_RESET         __HAL_RCC_ADC34_FORCE_RESET
+#define __ADC34_RELEASE_RESET       __HAL_RCC_ADC34_RELEASE_RESET
+#define __DAC2_FORCE_RESET          __HAL_RCC_DAC2_FORCE_RESET
+#define __DAC2_RELEASE_RESET        __HAL_RCC_DAC2_RELEASE_RESET
+#define __TIM18_FORCE_RESET         __HAL_RCC_TIM18_FORCE_RESET
+#define __TIM18_RELEASE_RESET       __HAL_RCC_TIM18_RELEASE_RESET
+#define __TIM19_FORCE_RESET         __HAL_RCC_TIM19_FORCE_RESET
+#define __TIM19_RELEASE_RESET       __HAL_RCC_TIM19_RELEASE_RESET
+#define __TIM20_FORCE_RESET         __HAL_RCC_TIM20_FORCE_RESET
+#define __TIM20_RELEASE_RESET       __HAL_RCC_TIM20_RELEASE_RESET
+#define __HRTIM1_FORCE_RESET        __HAL_RCC_HRTIM1_FORCE_RESET
+#define __HRTIM1_RELEASE_RESET      __HAL_RCC_HRTIM1_RELEASE_RESET
+#define __SDADC1_FORCE_RESET        __HAL_RCC_SDADC1_FORCE_RESET
+#define __SDADC2_FORCE_RESET        __HAL_RCC_SDADC2_FORCE_RESET
+#define __SDADC3_FORCE_RESET        __HAL_RCC_SDADC3_FORCE_RESET
+#define __SDADC1_RELEASE_RESET      __HAL_RCC_SDADC1_RELEASE_RESET
+#define __SDADC2_RELEASE_RESET      __HAL_RCC_SDADC2_RELEASE_RESET
+#define __SDADC3_RELEASE_RESET      __HAL_RCC_SDADC3_RELEASE_RESET
+
+#define __ADC1_IS_CLK_ENABLED       __HAL_RCC_ADC1_IS_CLK_ENABLED
+#define __ADC1_IS_CLK_DISABLED      __HAL_RCC_ADC1_IS_CLK_DISABLED
+#define __ADC12_IS_CLK_ENABLED      __HAL_RCC_ADC12_IS_CLK_ENABLED
+#define __ADC12_IS_CLK_DISABLED     __HAL_RCC_ADC12_IS_CLK_DISABLED
+#define __ADC34_IS_CLK_ENABLED      __HAL_RCC_ADC34_IS_CLK_ENABLED
+#define __ADC34_IS_CLK_DISABLED     __HAL_RCC_ADC34_IS_CLK_DISABLED
+#define __CEC_IS_CLK_ENABLED        __HAL_RCC_CEC_IS_CLK_ENABLED
+#define __CEC_IS_CLK_DISABLED       __HAL_RCC_CEC_IS_CLK_DISABLED
+#define __CRC_IS_CLK_ENABLED        __HAL_RCC_CRC_IS_CLK_ENABLED
+#define __CRC_IS_CLK_DISABLED       __HAL_RCC_CRC_IS_CLK_DISABLED
+#define __DAC1_IS_CLK_ENABLED       __HAL_RCC_DAC1_IS_CLK_ENABLED
+#define __DAC1_IS_CLK_DISABLED      __HAL_RCC_DAC1_IS_CLK_DISABLED
+#define __DAC2_IS_CLK_ENABLED       __HAL_RCC_DAC2_IS_CLK_ENABLED
+#define __DAC2_IS_CLK_DISABLED      __HAL_RCC_DAC2_IS_CLK_DISABLED
+#define __DMA1_IS_CLK_ENABLED       __HAL_RCC_DMA1_IS_CLK_ENABLED
+#define __DMA1_IS_CLK_DISABLED      __HAL_RCC_DMA1_IS_CLK_DISABLED
+#define __DMA2_IS_CLK_ENABLED       __HAL_RCC_DMA2_IS_CLK_ENABLED
+#define __DMA2_IS_CLK_DISABLED      __HAL_RCC_DMA2_IS_CLK_DISABLED
+#define __FLITF_IS_CLK_ENABLED      __HAL_RCC_FLITF_IS_CLK_ENABLED
+#define __FLITF_IS_CLK_DISABLED     __HAL_RCC_FLITF_IS_CLK_DISABLED
+#define __FMC_IS_CLK_ENABLED        __HAL_RCC_FMC_IS_CLK_ENABLED
+#define __FMC_IS_CLK_DISABLED       __HAL_RCC_FMC_IS_CLK_DISABLED
+#define __GPIOA_IS_CLK_ENABLED      __HAL_RCC_GPIOA_IS_CLK_ENABLED
+#define __GPIOA_IS_CLK_DISABLED     __HAL_RCC_GPIOA_IS_CLK_DISABLED
+#define __GPIOB_IS_CLK_ENABLED      __HAL_RCC_GPIOB_IS_CLK_ENABLED
+#define __GPIOB_IS_CLK_DISABLED     __HAL_RCC_GPIOB_IS_CLK_DISABLED
+#define __GPIOC_IS_CLK_ENABLED      __HAL_RCC_GPIOC_IS_CLK_ENABLED
+#define __GPIOC_IS_CLK_DISABLED     __HAL_RCC_GPIOC_IS_CLK_DISABLED
+#define __GPIOD_IS_CLK_ENABLED      __HAL_RCC_GPIOD_IS_CLK_ENABLED
+#define __GPIOD_IS_CLK_DISABLED     __HAL_RCC_GPIOD_IS_CLK_DISABLED
+#define __GPIOE_IS_CLK_ENABLED      __HAL_RCC_GPIOE_IS_CLK_ENABLED
+#define __GPIOE_IS_CLK_DISABLED     __HAL_RCC_GPIOE_IS_CLK_DISABLED
+#define __GPIOF_IS_CLK_ENABLED      __HAL_RCC_GPIOF_IS_CLK_ENABLED
+#define __GPIOF_IS_CLK_DISABLED     __HAL_RCC_GPIOF_IS_CLK_DISABLED
+#define __GPIOG_IS_CLK_ENABLED      __HAL_RCC_GPIOG_IS_CLK_ENABLED
+#define __GPIOG_IS_CLK_DISABLED     __HAL_RCC_GPIOG_IS_CLK_DISABLED
+#define __GPIOH_IS_CLK_ENABLED      __HAL_RCC_GPIOH_IS_CLK_ENABLED
+#define __GPIOH_IS_CLK_DISABLED     __HAL_RCC_GPIOH_IS_CLK_DISABLED
+#define __HRTIM1_IS_CLK_ENABLED     __HAL_RCC_HRTIM1_IS_CLK_ENABLED
+#define __HRTIM1_IS_CLK_DISABLED    __HAL_RCC_HRTIM1_IS_CLK_DISABLED
+#define __I2C1_IS_CLK_ENABLED       __HAL_RCC_I2C1_IS_CLK_ENABLED
+#define __I2C1_IS_CLK_DISABLED      __HAL_RCC_I2C1_IS_CLK_DISABLED
+#define __I2C2_IS_CLK_ENABLED       __HAL_RCC_I2C2_IS_CLK_ENABLED
+#define __I2C2_IS_CLK_DISABLED      __HAL_RCC_I2C2_IS_CLK_DISABLED
+#define __I2C3_IS_CLK_ENABLED       __HAL_RCC_I2C3_IS_CLK_ENABLED
+#define __I2C3_IS_CLK_DISABLED      __HAL_RCC_I2C3_IS_CLK_DISABLED
+#define __PWR_IS_CLK_ENABLED        __HAL_RCC_PWR_IS_CLK_ENABLED
+#define __PWR_IS_CLK_DISABLED       __HAL_RCC_PWR_IS_CLK_DISABLED
+#define __SYSCFG_IS_CLK_ENABLED     __HAL_RCC_SYSCFG_IS_CLK_ENABLED
+#define __SYSCFG_IS_CLK_DISABLED    __HAL_RCC_SYSCFG_IS_CLK_DISABLED
+#define __SPI1_IS_CLK_ENABLED       __HAL_RCC_SPI1_IS_CLK_ENABLED
+#define __SPI1_IS_CLK_DISABLED      __HAL_RCC_SPI1_IS_CLK_DISABLED
+#define __SPI2_IS_CLK_ENABLED       __HAL_RCC_SPI2_IS_CLK_ENABLED
+#define __SPI2_IS_CLK_DISABLED      __HAL_RCC_SPI2_IS_CLK_DISABLED
+#define __SPI3_IS_CLK_ENABLED       __HAL_RCC_SPI3_IS_CLK_ENABLED
+#define __SPI3_IS_CLK_DISABLED      __HAL_RCC_SPI3_IS_CLK_DISABLED
+#define __SPI4_IS_CLK_ENABLED       __HAL_RCC_SPI4_IS_CLK_ENABLED
+#define __SPI4_IS_CLK_DISABLED      __HAL_RCC_SPI4_IS_CLK_DISABLED
+#define __SDADC1_IS_CLK_ENABLED     __HAL_RCC_SDADC1_IS_CLK_ENABLED
+#define __SDADC1_IS_CLK_DISABLED    __HAL_RCC_SDADC1_IS_CLK_DISABLED
+#define __SDADC2_IS_CLK_ENABLED     __HAL_RCC_SDADC2_IS_CLK_ENABLED
+#define __SDADC2_IS_CLK_DISABLED    __HAL_RCC_SDADC2_IS_CLK_DISABLED
+#define __SDADC3_IS_CLK_ENABLED     __HAL_RCC_SDADC3_IS_CLK_ENABLED
+#define __SDADC3_IS_CLK_DISABLED    __HAL_RCC_SDADC3_IS_CLK_DISABLED
+#define __SRAM_IS_CLK_ENABLED       __HAL_RCC_SRAM_IS_CLK_ENABLED
+#define __SRAM_IS_CLK_DISABLED      __HAL_RCC_SRAM_IS_CLK_DISABLED
+#define __TIM1_IS_CLK_ENABLED       __HAL_RCC_TIM1_IS_CLK_ENABLED
+#define __TIM1_IS_CLK_DISABLED      __HAL_RCC_TIM1_IS_CLK_DISABLED
+#define __TIM2_IS_CLK_ENABLED       __HAL_RCC_TIM2_IS_CLK_ENABLED
+#define __TIM2_IS_CLK_DISABLED      __HAL_RCC_TIM2_IS_CLK_DISABLED
+#define __TIM3_IS_CLK_ENABLED       __HAL_RCC_TIM3_IS_CLK_ENABLED
+#define __TIM3_IS_CLK_DISABLED      __HAL_RCC_TIM3_IS_CLK_DISABLED
+#define __TIM4_IS_CLK_ENABLED       __HAL_RCC_TIM4_IS_CLK_ENABLED
+#define __TIM4_IS_CLK_DISABLED      __HAL_RCC_TIM4_IS_CLK_DISABLED
+#define __TIM5_IS_CLK_ENABLED       __HAL_RCC_TIM5_IS_CLK_ENABLED
+#define __TIM5_IS_CLK_DISABLED      __HAL_RCC_TIM5_IS_CLK_DISABLED
+#define __TIM6_IS_CLK_ENABLED       __HAL_RCC_TIM6_IS_CLK_ENABLED
+#define __TIM6_IS_CLK_DISABLED      __HAL_RCC_TIM6_IS_CLK_DISABLED
+#define __TIM7_IS_CLK_ENABLED       __HAL_RCC_TIM7_IS_CLK_ENABLED
+#define __TIM7_IS_CLK_DISABLED      __HAL_RCC_TIM7_IS_CLK_DISABLED
+#define __TIM8_IS_CLK_ENABLED       __HAL_RCC_TIM8_IS_CLK_ENABLED
+#define __TIM8_IS_CLK_DISABLED      __HAL_RCC_TIM8_IS_CLK_DISABLED
+#define __TIM12_IS_CLK_ENABLED      __HAL_RCC_TIM12_IS_CLK_ENABLED
+#define __TIM12_IS_CLK_DISABLED     __HAL_RCC_TIM12_IS_CLK_DISABLED
+#define __TIM13_IS_CLK_ENABLED      __HAL_RCC_TIM13_IS_CLK_ENABLED
+#define __TIM13_IS_CLK_DISABLED     __HAL_RCC_TIM13_IS_CLK_DISABLED
+#define __TIM14_IS_CLK_ENABLED      __HAL_RCC_TIM14_IS_CLK_ENABLED
+#define __TIM14_IS_CLK_DISABLED     __HAL_RCC_TIM14_IS_CLK_DISABLED
+#define __TIM15_IS_CLK_ENABLED      __HAL_RCC_TIM15_IS_CLK_ENABLED
+#define __TIM15_IS_CLK_DISABLED     __HAL_RCC_TIM15_IS_CLK_DISABLED
+#define __TIM16_IS_CLK_ENABLED      __HAL_RCC_TIM16_IS_CLK_ENABLED
+#define __TIM16_IS_CLK_DISABLED     __HAL_RCC_TIM16_IS_CLK_DISABLED
+#define __TIM17_IS_CLK_ENABLED      __HAL_RCC_TIM17_IS_CLK_ENABLED
+#define __TIM17_IS_CLK_DISABLED     __HAL_RCC_TIM17_IS_CLK_DISABLED
+#define __TIM18_IS_CLK_ENABLED      __HAL_RCC_TIM18_IS_CLK_ENABLED
+#define __TIM18_IS_CLK_DISABLED     __HAL_RCC_TIM18_IS_CLK_DISABLED
+#define __TIM19_IS_CLK_ENABLED      __HAL_RCC_TIM19_IS_CLK_ENABLED
+#define __TIM19_IS_CLK_DISABLED     __HAL_RCC_TIM19_IS_CLK_DISABLED
+#define __TIM20_IS_CLK_ENABLED      __HAL_RCC_TIM20_IS_CLK_ENABLED
+#define __TIM20_IS_CLK_DISABLED     __HAL_RCC_TIM20_IS_CLK_DISABLED
+#define __TSC_IS_CLK_ENABLED        __HAL_RCC_TSC_IS_CLK_ENABLED
+#define __TSC_IS_CLK_DISABLED       __HAL_RCC_TSC_IS_CLK_DISABLED
+#define __UART4_IS_CLK_ENABLED      __HAL_RCC_UART4_IS_CLK_ENABLED
+#define __UART4_IS_CLK_DISABLED     __HAL_RCC_UART4_IS_CLK_DISABLED
+#define __UART5_IS_CLK_ENABLED      __HAL_RCC_UART5_IS_CLK_ENABLED
+#define __UART5_IS_CLK_DISABLED     __HAL_RCC_UART5_IS_CLK_DISABLED
+#define __USART1_IS_CLK_ENABLED     __HAL_RCC_USART1_IS_CLK_ENABLED
+#define __USART1_IS_CLK_DISABLED    __HAL_RCC_USART1_IS_CLK_DISABLED
+#define __USART2_IS_CLK_ENABLED     __HAL_RCC_USART2_IS_CLK_ENABLED
+#define __USART2_IS_CLK_DISABLED    __HAL_RCC_USART2_IS_CLK_DISABLED
+#define __USART3_IS_CLK_ENABLED     __HAL_RCC_USART3_IS_CLK_ENABLED
+#define __USART3_IS_CLK_DISABLED    __HAL_RCC_USART3_IS_CLK_DISABLED
+#define __USB_IS_CLK_ENABLED        __HAL_RCC_USB_IS_CLK_ENABLED
+#define __USB_IS_CLK_DISABLED       __HAL_RCC_USB_IS_CLK_DISABLED
+#define __WWDG_IS_CLK_ENABLED       __HAL_RCC_WWDG_IS_CLK_ENABLED
+#define __WWDG_IS_CLK_DISABLED      __HAL_RCC_WWDG_IS_CLK_DISABLED
+
+#if defined(STM32L1)
+#define __HAL_RCC_CRYP_CLK_DISABLE         __HAL_RCC_AES_CLK_DISABLE
+#define __HAL_RCC_CRYP_CLK_ENABLE          __HAL_RCC_AES_CLK_ENABLE
+#define __HAL_RCC_CRYP_CLK_SLEEP_DISABLE   __HAL_RCC_AES_CLK_SLEEP_DISABLE
+#define __HAL_RCC_CRYP_CLK_SLEEP_ENABLE    __HAL_RCC_AES_CLK_SLEEP_ENABLE
+#define __HAL_RCC_CRYP_FORCE_RESET         __HAL_RCC_AES_FORCE_RESET
+#define __HAL_RCC_CRYP_RELEASE_RESET       __HAL_RCC_AES_RELEASE_RESET
+#endif /* STM32L1 */
+
+#if defined(STM32F4)
+#define __HAL_RCC_SDMMC1_FORCE_RESET       __HAL_RCC_SDIO_FORCE_RESET
+#define __HAL_RCC_SDMMC1_RELEASE_RESET     __HAL_RCC_SDIO_RELEASE_RESET
+#define __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE  __HAL_RCC_SDIO_CLK_SLEEP_ENABLE
+#define __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE __HAL_RCC_SDIO_CLK_SLEEP_DISABLE
+#define __HAL_RCC_SDMMC1_CLK_ENABLE        __HAL_RCC_SDIO_CLK_ENABLE
+#define __HAL_RCC_SDMMC1_CLK_DISABLE       __HAL_RCC_SDIO_CLK_DISABLE
+#define __HAL_RCC_SDMMC1_IS_CLK_ENABLED    __HAL_RCC_SDIO_IS_CLK_ENABLED
+#define __HAL_RCC_SDMMC1_IS_CLK_DISABLED   __HAL_RCC_SDIO_IS_CLK_DISABLED
+#define Sdmmc1ClockSelection               SdioClockSelection
+#define RCC_PERIPHCLK_SDMMC1               RCC_PERIPHCLK_SDIO
+#define RCC_SDMMC1CLKSOURCE_CLK48          RCC_SDIOCLKSOURCE_CK48
+#define RCC_SDMMC1CLKSOURCE_SYSCLK         RCC_SDIOCLKSOURCE_SYSCLK
+#define __HAL_RCC_SDMMC1_CONFIG            __HAL_RCC_SDIO_CONFIG
+#define __HAL_RCC_GET_SDMMC1_SOURCE        __HAL_RCC_GET_SDIO_SOURCE
+#endif
+
+#if defined(STM32F7) || defined(STM32L4)
+#define __HAL_RCC_SDIO_FORCE_RESET         __HAL_RCC_SDMMC1_FORCE_RESET
+#define __HAL_RCC_SDIO_RELEASE_RESET       __HAL_RCC_SDMMC1_RELEASE_RESET
+#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE    __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE
+#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE   __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE
+#define __HAL_RCC_SDIO_CLK_ENABLE          __HAL_RCC_SDMMC1_CLK_ENABLE
+#define __HAL_RCC_SDIO_CLK_DISABLE         __HAL_RCC_SDMMC1_CLK_DISABLE
+#define __HAL_RCC_SDIO_IS_CLK_ENABLED      __HAL_RCC_SDMMC1_IS_CLK_ENABLED
+#define __HAL_RCC_SDIO_IS_CLK_DISABLED     __HAL_RCC_SDMMC1_IS_CLK_DISABLED
+#define SdioClockSelection                 Sdmmc1ClockSelection
+#define RCC_PERIPHCLK_SDIO                 RCC_PERIPHCLK_SDMMC1
+#define __HAL_RCC_SDIO_CONFIG              __HAL_RCC_SDMMC1_CONFIG
+#define __HAL_RCC_GET_SDIO_SOURCE          __HAL_RCC_GET_SDMMC1_SOURCE
+#endif
+
+#if defined(STM32F7)
+#define RCC_SDIOCLKSOURCE_CLK48             RCC_SDMMC1CLKSOURCE_CLK48
+#define RCC_SDIOCLKSOURCE_SYSCLK           RCC_SDMMC1CLKSOURCE_SYSCLK
+#endif
+
+#if defined(STM32H7)
+#define __HAL_RCC_USB_OTG_HS_CLK_ENABLE()              __HAL_RCC_USB1_OTG_HS_CLK_ENABLE()
+#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE()         __HAL_RCC_USB1_OTG_HS_ULPI_CLK_ENABLE()
+#define __HAL_RCC_USB_OTG_HS_CLK_DISABLE()             __HAL_RCC_USB1_OTG_HS_CLK_DISABLE()
+#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE()        __HAL_RCC_USB1_OTG_HS_ULPI_CLK_DISABLE()
+#define __HAL_RCC_USB_OTG_HS_FORCE_RESET()             __HAL_RCC_USB1_OTG_HS_FORCE_RESET()
+#define __HAL_RCC_USB_OTG_HS_RELEASE_RESET()           __HAL_RCC_USB1_OTG_HS_RELEASE_RESET()
+#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE()        __HAL_RCC_USB1_OTG_HS_CLK_SLEEP_ENABLE()
+#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE()   __HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_ENABLE()
+#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE()       __HAL_RCC_USB1_OTG_HS_CLK_SLEEP_DISABLE()
+#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE()  __HAL_RCC_USB1_OTG_HS_ULPI_CLK_SLEEP_DISABLE()
+
+#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()             __HAL_RCC_USB2_OTG_FS_CLK_ENABLE()
+#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_ENABLE()        __HAL_RCC_USB2_OTG_FS_ULPI_CLK_ENABLE()
+#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE()            __HAL_RCC_USB2_OTG_FS_CLK_DISABLE()
+#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_DISABLE()       __HAL_RCC_USB2_OTG_FS_ULPI_CLK_DISABLE()
+#define __HAL_RCC_USB_OTG_FS_FORCE_RESET()            __HAL_RCC_USB2_OTG_FS_FORCE_RESET()
+#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET()          __HAL_RCC_USB2_OTG_FS_RELEASE_RESET()
+#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE()       __HAL_RCC_USB2_OTG_FS_CLK_SLEEP_ENABLE()
+#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_ENABLE()  __HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_ENABLE()
+#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE()      __HAL_RCC_USB2_OTG_FS_CLK_SLEEP_DISABLE()
+#define __HAL_RCC_USB_OTG_FS_ULPI_CLK_SLEEP_DISABLE() __HAL_RCC_USB2_OTG_FS_ULPI_CLK_SLEEP_DISABLE()
+#endif
+
+#define __HAL_RCC_I2SCLK            __HAL_RCC_I2S_CONFIG
+#define __HAL_RCC_I2SCLK_CONFIG     __HAL_RCC_I2S_CONFIG
+
+#define __RCC_PLLSRC                RCC_GET_PLL_OSCSOURCE
+
+#define IS_RCC_MSIRANGE             IS_RCC_MSI_CLOCK_RANGE
+#define IS_RCC_RTCCLK_SOURCE        IS_RCC_RTCCLKSOURCE
+#define IS_RCC_SYSCLK_DIV           IS_RCC_HCLK
+#define IS_RCC_HCLK_DIV             IS_RCC_PCLK
+#define IS_RCC_PERIPHCLK            IS_RCC_PERIPHCLOCK
+
+#define RCC_IT_HSI14                RCC_IT_HSI14RDY
+
+#define RCC_IT_CSSLSE               RCC_IT_LSECSS
+#define RCC_IT_CSSHSE               RCC_IT_CSS
+
+#define RCC_PLLMUL_3                RCC_PLL_MUL3
+#define RCC_PLLMUL_4                RCC_PLL_MUL4
+#define RCC_PLLMUL_6                RCC_PLL_MUL6
+#define RCC_PLLMUL_8                RCC_PLL_MUL8
+#define RCC_PLLMUL_12               RCC_PLL_MUL12
+#define RCC_PLLMUL_16               RCC_PLL_MUL16
+#define RCC_PLLMUL_24               RCC_PLL_MUL24
+#define RCC_PLLMUL_32               RCC_PLL_MUL32
+#define RCC_PLLMUL_48               RCC_PLL_MUL48
+
+#define RCC_PLLDIV_2                RCC_PLL_DIV2
+#define RCC_PLLDIV_3                RCC_PLL_DIV3
+#define RCC_PLLDIV_4                RCC_PLL_DIV4
+
+#define IS_RCC_MCOSOURCE            IS_RCC_MCO1SOURCE
+#define __HAL_RCC_MCO_CONFIG        __HAL_RCC_MCO1_CONFIG
+#define RCC_MCO_NODIV               RCC_MCODIV_1
+#define RCC_MCO_DIV1                RCC_MCODIV_1
+#define RCC_MCO_DIV2                RCC_MCODIV_2
+#define RCC_MCO_DIV4                RCC_MCODIV_4
+#define RCC_MCO_DIV8                RCC_MCODIV_8
+#define RCC_MCO_DIV16               RCC_MCODIV_16
+#define RCC_MCO_DIV32               RCC_MCODIV_32
+#define RCC_MCO_DIV64               RCC_MCODIV_64
+#define RCC_MCO_DIV128              RCC_MCODIV_128
+#define RCC_MCOSOURCE_NONE          RCC_MCO1SOURCE_NOCLOCK
+#define RCC_MCOSOURCE_LSI           RCC_MCO1SOURCE_LSI
+#define RCC_MCOSOURCE_LSE           RCC_MCO1SOURCE_LSE
+#define RCC_MCOSOURCE_SYSCLK        RCC_MCO1SOURCE_SYSCLK
+#define RCC_MCOSOURCE_HSI           RCC_MCO1SOURCE_HSI
+#define RCC_MCOSOURCE_HSI14         RCC_MCO1SOURCE_HSI14
+#define RCC_MCOSOURCE_HSI48         RCC_MCO1SOURCE_HSI48
+#define RCC_MCOSOURCE_HSE           RCC_MCO1SOURCE_HSE
+#define RCC_MCOSOURCE_PLLCLK_DIV1   RCC_MCO1SOURCE_PLLCLK
+#define RCC_MCOSOURCE_PLLCLK_NODIV  RCC_MCO1SOURCE_PLLCLK
+#define RCC_MCOSOURCE_PLLCLK_DIV2   RCC_MCO1SOURCE_PLLCLK_DIV2
+
+#if defined(STM32U0)
+#define RCC_SYSCLKSOURCE_STATUS_PLLR   RCC_SYSCLKSOURCE_STATUS_PLLCLK
+#endif
+
+#if defined(STM32L4) || defined(STM32WB) || defined(STM32G0) || defined(STM32G4) || defined(STM32L5) || \
+      defined(STM32WL) || defined(STM32C0) || defined(STM32N6) || defined(STM32H7RS) || \
+      defined(STM32U0)
+#define RCC_RTCCLKSOURCE_NO_CLK     RCC_RTCCLKSOURCE_NONE
+#else
+#define RCC_RTCCLKSOURCE_NONE       RCC_RTCCLKSOURCE_NO_CLK
+#endif
+
+#define RCC_USBCLK_PLLSAI1          RCC_USBCLKSOURCE_PLLSAI1
+#define RCC_USBCLK_PLL              RCC_USBCLKSOURCE_PLL
+#define RCC_USBCLK_MSI              RCC_USBCLKSOURCE_MSI
+#define RCC_USBCLKSOURCE_PLLCLK     RCC_USBCLKSOURCE_PLL
+#define RCC_USBPLLCLK_DIV1          RCC_USBCLKSOURCE_PLL
+#define RCC_USBPLLCLK_DIV1_5        RCC_USBCLKSOURCE_PLL_DIV1_5
+#define RCC_USBPLLCLK_DIV2          RCC_USBCLKSOURCE_PLL_DIV2
+#define RCC_USBPLLCLK_DIV3          RCC_USBCLKSOURCE_PLL_DIV3
+
+#define HSION_BitNumber        RCC_HSION_BIT_NUMBER
+#define HSION_BITNUMBER        RCC_HSION_BIT_NUMBER
+#define HSEON_BitNumber        RCC_HSEON_BIT_NUMBER
+#define HSEON_BITNUMBER        RCC_HSEON_BIT_NUMBER
+#define MSION_BITNUMBER        RCC_MSION_BIT_NUMBER
+#define CSSON_BitNumber        RCC_CSSON_BIT_NUMBER
+#define CSSON_BITNUMBER        RCC_CSSON_BIT_NUMBER
+#define PLLON_BitNumber        RCC_PLLON_BIT_NUMBER
+#define PLLON_BITNUMBER        RCC_PLLON_BIT_NUMBER
+#define PLLI2SON_BitNumber     RCC_PLLI2SON_BIT_NUMBER
+#define I2SSRC_BitNumber       RCC_I2SSRC_BIT_NUMBER
+#define RTCEN_BitNumber        RCC_RTCEN_BIT_NUMBER
+#define RTCEN_BITNUMBER        RCC_RTCEN_BIT_NUMBER
+#define BDRST_BitNumber        RCC_BDRST_BIT_NUMBER
+#define BDRST_BITNUMBER        RCC_BDRST_BIT_NUMBER
+#define RTCRST_BITNUMBER       RCC_RTCRST_BIT_NUMBER
+#define LSION_BitNumber        RCC_LSION_BIT_NUMBER
+#define LSION_BITNUMBER        RCC_LSION_BIT_NUMBER
+#define LSEON_BitNumber        RCC_LSEON_BIT_NUMBER
+#define LSEON_BITNUMBER        RCC_LSEON_BIT_NUMBER
+#define LSEBYP_BITNUMBER       RCC_LSEBYP_BIT_NUMBER
+#define PLLSAION_BitNumber     RCC_PLLSAION_BIT_NUMBER
+#define TIMPRE_BitNumber       RCC_TIMPRE_BIT_NUMBER
+#define RMVF_BitNumber         RCC_RMVF_BIT_NUMBER
+#define RMVF_BITNUMBER         RCC_RMVF_BIT_NUMBER
+#define RCC_CR2_HSI14TRIM_BitNumber RCC_HSI14TRIM_BIT_NUMBER
+#define CR_BYTE2_ADDRESS       RCC_CR_BYTE2_ADDRESS
+#define CIR_BYTE1_ADDRESS      RCC_CIR_BYTE1_ADDRESS
+#define CIR_BYTE2_ADDRESS      RCC_CIR_BYTE2_ADDRESS
+#define BDCR_BYTE0_ADDRESS     RCC_BDCR_BYTE0_ADDRESS
+#define DBP_TIMEOUT_VALUE      RCC_DBP_TIMEOUT_VALUE
+#define LSE_TIMEOUT_VALUE      RCC_LSE_TIMEOUT_VALUE
+
+#define CR_HSION_BB            RCC_CR_HSION_BB
+#define CR_CSSON_BB            RCC_CR_CSSON_BB
+#define CR_PLLON_BB            RCC_CR_PLLON_BB
+#define CR_PLLI2SON_BB         RCC_CR_PLLI2SON_BB
+#define CR_MSION_BB            RCC_CR_MSION_BB
+#define CSR_LSION_BB           RCC_CSR_LSION_BB
+#define CSR_LSEON_BB           RCC_CSR_LSEON_BB
+#define CSR_LSEBYP_BB          RCC_CSR_LSEBYP_BB
+#define CSR_RTCEN_BB           RCC_CSR_RTCEN_BB
+#define CSR_RTCRST_BB          RCC_CSR_RTCRST_BB
+#define CFGR_I2SSRC_BB         RCC_CFGR_I2SSRC_BB
+#define BDCR_RTCEN_BB          RCC_BDCR_RTCEN_BB
+#define BDCR_BDRST_BB          RCC_BDCR_BDRST_BB
+#define CR_HSEON_BB            RCC_CR_HSEON_BB
+#define CSR_RMVF_BB            RCC_CSR_RMVF_BB
+#define CR_PLLSAION_BB         RCC_CR_PLLSAION_BB
+#define DCKCFGR_TIMPRE_BB      RCC_DCKCFGR_TIMPRE_BB
+
+#define __HAL_RCC_CRS_ENABLE_FREQ_ERROR_COUNTER     __HAL_RCC_CRS_FREQ_ERROR_COUNTER_ENABLE
+#define __HAL_RCC_CRS_DISABLE_FREQ_ERROR_COUNTER    __HAL_RCC_CRS_FREQ_ERROR_COUNTER_DISABLE
+#define __HAL_RCC_CRS_ENABLE_AUTOMATIC_CALIB        __HAL_RCC_CRS_AUTOMATIC_CALIB_ENABLE
+#define __HAL_RCC_CRS_DISABLE_AUTOMATIC_CALIB       __HAL_RCC_CRS_AUTOMATIC_CALIB_DISABLE
+#define __HAL_RCC_CRS_CALCULATE_RELOADVALUE         __HAL_RCC_CRS_RELOADVALUE_CALCULATE
+
+#define __HAL_RCC_GET_IT_SOURCE                     __HAL_RCC_GET_IT
+
+#define RCC_CRS_SYNCWARM       RCC_CRS_SYNCWARN
+#define RCC_CRS_TRIMOV         RCC_CRS_TRIMOVF
+
+#define RCC_PERIPHCLK_CK48               RCC_PERIPHCLK_CLK48
+#define RCC_CK48CLKSOURCE_PLLQ           RCC_CLK48CLKSOURCE_PLLQ
+#define RCC_CK48CLKSOURCE_PLLSAIP        RCC_CLK48CLKSOURCE_PLLSAIP
+#define RCC_CK48CLKSOURCE_PLLI2SQ        RCC_CLK48CLKSOURCE_PLLI2SQ
+#define IS_RCC_CK48CLKSOURCE             IS_RCC_CLK48CLKSOURCE
+#define RCC_SDIOCLKSOURCE_CK48           RCC_SDIOCLKSOURCE_CLK48
+
+#define __HAL_RCC_DFSDM_CLK_ENABLE             __HAL_RCC_DFSDM1_CLK_ENABLE
+#define __HAL_RCC_DFSDM_CLK_DISABLE            __HAL_RCC_DFSDM1_CLK_DISABLE
+#define __HAL_RCC_DFSDM_IS_CLK_ENABLED         __HAL_RCC_DFSDM1_IS_CLK_ENABLED
+#define __HAL_RCC_DFSDM_IS_CLK_DISABLED        __HAL_RCC_DFSDM1_IS_CLK_DISABLED
+#define __HAL_RCC_DFSDM_FORCE_RESET            __HAL_RCC_DFSDM1_FORCE_RESET
+#define __HAL_RCC_DFSDM_RELEASE_RESET          __HAL_RCC_DFSDM1_RELEASE_RESET
+#define __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE       __HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE
+#define __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE      __HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE
+#define __HAL_RCC_DFSDM_IS_CLK_SLEEP_ENABLED   __HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED
+#define __HAL_RCC_DFSDM_IS_CLK_SLEEP_DISABLED  __HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED
+#define DfsdmClockSelection         Dfsdm1ClockSelection
+#define RCC_PERIPHCLK_DFSDM         RCC_PERIPHCLK_DFSDM1
+#define RCC_DFSDMCLKSOURCE_PCLK     RCC_DFSDM1CLKSOURCE_PCLK2
+#define RCC_DFSDMCLKSOURCE_SYSCLK   RCC_DFSDM1CLKSOURCE_SYSCLK
+#define __HAL_RCC_DFSDM_CONFIG      __HAL_RCC_DFSDM1_CONFIG
+#define __HAL_RCC_GET_DFSDM_SOURCE  __HAL_RCC_GET_DFSDM1_SOURCE
+#define RCC_DFSDM1CLKSOURCE_PCLK    RCC_DFSDM1CLKSOURCE_PCLK2
+#define RCC_SWPMI1CLKSOURCE_PCLK    RCC_SWPMI1CLKSOURCE_PCLK1
+#if !defined(STM32U0)
+#define RCC_LPTIM1CLKSOURCE_PCLK    RCC_LPTIM1CLKSOURCE_PCLK1
+#define RCC_LPTIM2CLKSOURCE_PCLK    RCC_LPTIM2CLKSOURCE_PCLK1
+#endif
+
+#define RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB1    RCC_DFSDM1AUDIOCLKSOURCE_I2S1
+#define RCC_DFSDM1AUDIOCLKSOURCE_I2SAPB2    RCC_DFSDM1AUDIOCLKSOURCE_I2S2
+#define RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB1    RCC_DFSDM2AUDIOCLKSOURCE_I2S1
+#define RCC_DFSDM2AUDIOCLKSOURCE_I2SAPB2    RCC_DFSDM2AUDIOCLKSOURCE_I2S2
+#define RCC_DFSDM1CLKSOURCE_APB2            RCC_DFSDM1CLKSOURCE_PCLK2
+#define RCC_DFSDM2CLKSOURCE_APB2            RCC_DFSDM2CLKSOURCE_PCLK2
+#define RCC_FMPI2C1CLKSOURCE_APB            RCC_FMPI2C1CLKSOURCE_PCLK1
+#if defined(STM32U5)
+#define MSIKPLLModeSEL                        RCC_MSIKPLL_MODE_SEL
+#define MSISPLLModeSEL                        RCC_MSISPLL_MODE_SEL
+#define __HAL_RCC_AHB21_CLK_DISABLE           __HAL_RCC_AHB2_1_CLK_DISABLE
+#define __HAL_RCC_AHB22_CLK_DISABLE           __HAL_RCC_AHB2_2_CLK_DISABLE
+#define __HAL_RCC_AHB1_CLK_Disable_Clear      __HAL_RCC_AHB1_CLK_ENABLE
+#define __HAL_RCC_AHB21_CLK_Disable_Clear     __HAL_RCC_AHB2_1_CLK_ENABLE
+#define __HAL_RCC_AHB22_CLK_Disable_Clear     __HAL_RCC_AHB2_2_CLK_ENABLE
+#define __HAL_RCC_AHB3_CLK_Disable_Clear      __HAL_RCC_AHB3_CLK_ENABLE
+#define __HAL_RCC_APB1_CLK_Disable_Clear      __HAL_RCC_APB1_CLK_ENABLE
+#define __HAL_RCC_APB2_CLK_Disable_Clear      __HAL_RCC_APB2_CLK_ENABLE
+#define __HAL_RCC_APB3_CLK_Disable_Clear      __HAL_RCC_APB3_CLK_ENABLE
+#define IS_RCC_MSIPLLModeSelection            IS_RCC_MSIPLLMODE_SELECT
+#define RCC_PERIPHCLK_CLK48                   RCC_PERIPHCLK_ICLK
+#define RCC_CLK48CLKSOURCE_HSI48              RCC_ICLK_CLKSOURCE_HSI48
+#define RCC_CLK48CLKSOURCE_PLL2               RCC_ICLK_CLKSOURCE_PLL2
+#define RCC_CLK48CLKSOURCE_PLL1               RCC_ICLK_CLKSOURCE_PLL1
+#define RCC_CLK48CLKSOURCE_MSIK               RCC_ICLK_CLKSOURCE_MSIK
+#define __HAL_RCC_ADC1_CLK_ENABLE             __HAL_RCC_ADC12_CLK_ENABLE
+#define __HAL_RCC_ADC1_CLK_DISABLE            __HAL_RCC_ADC12_CLK_DISABLE
+#define __HAL_RCC_ADC1_IS_CLK_ENABLED         __HAL_RCC_ADC12_IS_CLK_ENABLED
+#define __HAL_RCC_ADC1_IS_CLK_DISABLED        __HAL_RCC_ADC12_IS_CLK_DISABLED
+#define __HAL_RCC_ADC1_FORCE_RESET            __HAL_RCC_ADC12_FORCE_RESET
+#define __HAL_RCC_ADC1_RELEASE_RESET          __HAL_RCC_ADC12_RELEASE_RESET
+#define __HAL_RCC_ADC1_CLK_SLEEP_ENABLE       __HAL_RCC_ADC12_CLK_SLEEP_ENABLE
+#define __HAL_RCC_ADC1_CLK_SLEEP_DISABLE      __HAL_RCC_ADC12_CLK_SLEEP_DISABLE
+#define __HAL_RCC_GET_CLK48_SOURCE            __HAL_RCC_GET_ICLK_SOURCE
+#define __HAL_RCC_PLLFRACN_ENABLE             __HAL_RCC_PLL_FRACN_ENABLE
+#define __HAL_RCC_PLLFRACN_DISABLE            __HAL_RCC_PLL_FRACN_DISABLE
+#define __HAL_RCC_PLLFRACN_CONFIG             __HAL_RCC_PLL_FRACN_CONFIG
+#define IS_RCC_PLLFRACN_VALUE                 IS_RCC_PLL_FRACN_VALUE
+#endif /* STM32U5 */
+
+#if defined(STM32H5)
+#define __HAL_RCC_PLLFRACN_ENABLE       __HAL_RCC_PLL_FRACN_ENABLE
+#define __HAL_RCC_PLLFRACN_DISABLE      __HAL_RCC_PLL_FRACN_DISABLE
+#define __HAL_RCC_PLLFRACN_CONFIG       __HAL_RCC_PLL_FRACN_CONFIG
+#define IS_RCC_PLLFRACN_VALUE           IS_RCC_PLL_FRACN_VALUE
+
+#define RCC_PLLSOURCE_NONE              RCC_PLL1_SOURCE_NONE
+#define RCC_PLLSOURCE_HSI               RCC_PLL1_SOURCE_HSI
+#define RCC_PLLSOURCE_CSI               RCC_PLL1_SOURCE_CSI
+#define RCC_PLLSOURCE_HSE               RCC_PLL1_SOURCE_HSE
+#define RCC_PLLVCIRANGE_0               RCC_PLL1_VCIRANGE_0
+#define RCC_PLLVCIRANGE_1               RCC_PLL1_VCIRANGE_1
+#define RCC_PLLVCIRANGE_2               RCC_PLL1_VCIRANGE_2
+#define RCC_PLLVCIRANGE_3               RCC_PLL1_VCIRANGE_3
+#define RCC_PLL1VCOWIDE                 RCC_PLL1_VCORANGE_WIDE
+#define RCC_PLL1VCOMEDIUM               RCC_PLL1_VCORANGE_MEDIUM
+
+#define IS_RCC_PLLSOURCE                IS_RCC_PLL1_SOURCE
+#define IS_RCC_PLLRGE_VALUE             IS_RCC_PLL1_VCIRGE_VALUE
+#define IS_RCC_PLLVCORGE_VALUE          IS_RCC_PLL1_VCORGE_VALUE
+#define IS_RCC_PLLCLOCKOUT_VALUE        IS_RCC_PLL1_CLOCKOUT_VALUE
+#define IS_RCC_PLL_FRACN_VALUE          IS_RCC_PLL1_FRACN_VALUE
+#define IS_RCC_PLLM_VALUE               IS_RCC_PLL1_DIVM_VALUE
+#define IS_RCC_PLLN_VALUE               IS_RCC_PLL1_MULN_VALUE
+#define IS_RCC_PLLP_VALUE               IS_RCC_PLL1_DIVP_VALUE
+#define IS_RCC_PLLQ_VALUE               IS_RCC_PLL1_DIVQ_VALUE
+#define IS_RCC_PLLR_VALUE               IS_RCC_PLL1_DIVR_VALUE
+
+#define __HAL_RCC_PLL_ENABLE            __HAL_RCC_PLL1_ENABLE
+#define __HAL_RCC_PLL_DISABLE           __HAL_RCC_PLL1_DISABLE
+#define __HAL_RCC_PLL_FRACN_ENABLE      __HAL_RCC_PLL1_FRACN_ENABLE
+#define __HAL_RCC_PLL_FRACN_DISABLE     __HAL_RCC_PLL1_FRACN_DISABLE
+#define __HAL_RCC_PLL_CONFIG            __HAL_RCC_PLL1_CONFIG
+#define __HAL_RCC_PLL_PLLSOURCE_CONFIG  __HAL_RCC_PLL1_PLLSOURCE_CONFIG
+#define __HAL_RCC_PLL_DIVM_CONFIG       __HAL_RCC_PLL1_DIVM_CONFIG
+#define __HAL_RCC_PLL_FRACN_CONFIG      __HAL_RCC_PLL1_FRACN_CONFIG
+#define __HAL_RCC_PLL_VCIRANGE          __HAL_RCC_PLL1_VCIRANGE
+#define __HAL_RCC_PLL_VCORANGE          __HAL_RCC_PLL1_VCORANGE
+#define __HAL_RCC_GET_PLL_OSCSOURCE     __HAL_RCC_GET_PLL1_OSCSOURCE
+#define __HAL_RCC_PLLCLKOUT_ENABLE      __HAL_RCC_PLL1_CLKOUT_ENABLE
+#define __HAL_RCC_PLLCLKOUT_DISABLE     __HAL_RCC_PLL1_CLKOUT_DISABLE
+#define __HAL_RCC_GET_PLLCLKOUT_CONFIG  __HAL_RCC_GET_PLL1_CLKOUT_CONFIG
+
+#define __HAL_RCC_PLL2FRACN_ENABLE      __HAL_RCC_PLL2_FRACN_ENABLE
+#define __HAL_RCC_PLL2FRACN_DISABLE     __HAL_RCC_PLL2_FRACN_DISABLE
+#define __HAL_RCC_PLL2CLKOUT_ENABLE     __HAL_RCC_PLL2_CLKOUT_ENABLE
+#define __HAL_RCC_PLL2CLKOUT_DISABLE    __HAL_RCC_PLL2_CLKOUT_DISABLE
+#define __HAL_RCC_PLL2FRACN_CONFIG      __HAL_RCC_PLL2_FRACN_CONFIG
+#define __HAL_RCC_GET_PLL2CLKOUT_CONFIG __HAL_RCC_GET_PLL2_CLKOUT_CONFIG
+
+#define __HAL_RCC_PLL3FRACN_ENABLE      __HAL_RCC_PLL3_FRACN_ENABLE
+#define __HAL_RCC_PLL3FRACN_DISABLE     __HAL_RCC_PLL3_FRACN_DISABLE
+#define __HAL_RCC_PLL3CLKOUT_ENABLE     __HAL_RCC_PLL3_CLKOUT_ENABLE
+#define __HAL_RCC_PLL3CLKOUT_DISABLE    __HAL_RCC_PLL3_CLKOUT_DISABLE
+#define __HAL_RCC_PLL3FRACN_CONFIG      __HAL_RCC_PLL3_FRACN_CONFIG
+#define __HAL_RCC_GET_PLL3CLKOUT_CONFIG __HAL_RCC_GET_PLL3_CLKOUT_CONFIG
+
+#define RCC_PLL2VCIRANGE_0              RCC_PLL2_VCIRANGE_0
+#define RCC_PLL2VCIRANGE_1              RCC_PLL2_VCIRANGE_1
+#define RCC_PLL2VCIRANGE_2              RCC_PLL2_VCIRANGE_2
+#define RCC_PLL2VCIRANGE_3              RCC_PLL2_VCIRANGE_3
+
+#define RCC_PLL2VCOWIDE                 RCC_PLL2_VCORANGE_WIDE
+#define RCC_PLL2VCOMEDIUM               RCC_PLL2_VCORANGE_MEDIUM
+
+#define RCC_PLL2SOURCE_NONE             RCC_PLL2_SOURCE_NONE
+#define RCC_PLL2SOURCE_HSI              RCC_PLL2_SOURCE_HSI
+#define RCC_PLL2SOURCE_CSI              RCC_PLL2_SOURCE_CSI
+#define RCC_PLL2SOURCE_HSE              RCC_PLL2_SOURCE_HSE
+
+#define RCC_PLL3VCIRANGE_0              RCC_PLL3_VCIRANGE_0
+#define RCC_PLL3VCIRANGE_1              RCC_PLL3_VCIRANGE_1
+#define RCC_PLL3VCIRANGE_2              RCC_PLL3_VCIRANGE_2
+#define RCC_PLL3VCIRANGE_3              RCC_PLL3_VCIRANGE_3
+
+#define RCC_PLL3VCOWIDE                 RCC_PLL3_VCORANGE_WIDE
+#define RCC_PLL3VCOMEDIUM               RCC_PLL3_VCORANGE_MEDIUM
+
+#define RCC_PLL3SOURCE_NONE             RCC_PLL3_SOURCE_NONE
+#define RCC_PLL3SOURCE_HSI              RCC_PLL3_SOURCE_HSI
+#define RCC_PLL3SOURCE_CSI              RCC_PLL3_SOURCE_CSI
+#define RCC_PLL3SOURCE_HSE              RCC_PLL3_SOURCE_HSE
+
+
+#endif /* STM32H5 */
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_RNG_Aliased_Macros HAL RNG Aliased Macros maintained for legacy purpose
+  * @{
+  */
+#define  HAL_RNG_ReadyCallback(__HANDLE__)  HAL_RNG_ReadyDataCallback((__HANDLE__), uint32_t random32bit)
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_RTC_Aliased_Macros HAL RTC Aliased Macros maintained for legacy purpose
+  * @{
+  */
+#if defined (STM32G0) || defined (STM32L5) || defined (STM32L412xx) || defined (STM32L422xx) || \
+    defined (STM32L4P5xx)|| defined (STM32L4Q5xx) || defined (STM32G4) || defined (STM32WL) || defined (STM32U5) || \
+    defined (STM32WBA) || defined (STM32H5) || \
+    defined (STM32C0) || defined (STM32N6) || defined (STM32H7RS) || defined (STM32U0) || defined (STM32U3)
+#else
+#define __HAL_RTC_CLEAR_FLAG                      __HAL_RTC_EXTI_CLEAR_FLAG
+#endif
+#define __HAL_RTC_DISABLE_IT                      __HAL_RTC_EXTI_DISABLE_IT
+#define __HAL_RTC_ENABLE_IT                       __HAL_RTC_EXTI_ENABLE_IT
+
+#if defined (STM32F1)
+#define __HAL_RTC_EXTI_CLEAR_FLAG(RTC_EXTI_LINE_ALARM_EVENT)  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG()
+
+#define __HAL_RTC_EXTI_ENABLE_IT(RTC_EXTI_LINE_ALARM_EVENT)   __HAL_RTC_ALARM_EXTI_ENABLE_IT()
+
+#define __HAL_RTC_EXTI_DISABLE_IT(RTC_EXTI_LINE_ALARM_EVENT)  __HAL_RTC_ALARM_EXTI_DISABLE_IT()
+
+#define __HAL_RTC_EXTI_GET_FLAG(RTC_EXTI_LINE_ALARM_EVENT)    __HAL_RTC_ALARM_EXTI_GET_FLAG()
+
+#define __HAL_RTC_EXTI_GENERATE_SWIT(RTC_EXTI_LINE_ALARM_EVENT)   __HAL_RTC_ALARM_EXTI_GENERATE_SWIT()
+#else
+#define __HAL_RTC_EXTI_CLEAR_FLAG(__EXTI_LINE__)  (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_CLEAR_FLAG() : \
+                                                   (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG() : \
+                                                    __HAL_RTC_TAMPER_TIMESTAMP_EXTI_CLEAR_FLAG()))
+#define __HAL_RTC_EXTI_ENABLE_IT(__EXTI_LINE__)   (((__EXTI_LINE__)  == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_ENABLE_IT() : \
+                                                   (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT() : \
+                                                    __HAL_RTC_TAMPER_TIMESTAMP_EXTI_ENABLE_IT()))
+#define __HAL_RTC_EXTI_DISABLE_IT(__EXTI_LINE__)  (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_DISABLE_IT() : \
+                                                   (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_DISABLE_IT() : \
+                                                    __HAL_RTC_TAMPER_TIMESTAMP_EXTI_DISABLE_IT()))
+#define __HAL_RTC_EXTI_GET_FLAG(__EXTI_LINE__)    (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GET_FLAG() : \
+                                                   (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GET_FLAG() : \
+                                                    __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GET_FLAG()))
+#define __HAL_RTC_EXTI_GENERATE_SWIT(__EXTI_LINE__)   (((__EXTI_LINE__) == RTC_EXTI_LINE_ALARM_EVENT) ? __HAL_RTC_ALARM_EXTI_GENERATE_SWIT() : \
+                                                       (((__EXTI_LINE__) == RTC_EXTI_LINE_WAKEUPTIMER_EVENT) ? __HAL_RTC_WAKEUPTIMER_EXTI_GENERATE_SWIT() :  \
+                                                        __HAL_RTC_TAMPER_TIMESTAMP_EXTI_GENERATE_SWIT()))
+#endif   /* STM32F1 */
+
+#if defined (STM32F0) || defined (STM32F2) || defined (STM32F3) || defined (STM32F4) || defined (STM32F7) || \
+    defined (STM32H7) || \
+    defined (STM32L0) || defined (STM32L1) || \
+    defined (STM32WB)
+#define __HAL_RTC_TAMPER_GET_IT                   __HAL_RTC_TAMPER_GET_FLAG
+#endif
+
+#define IS_ALARM                                  IS_RTC_ALARM
+#define IS_ALARM_MASK                             IS_RTC_ALARM_MASK
+#define IS_TAMPER                                 IS_RTC_TAMPER
+#define IS_TAMPER_ERASE_MODE                      IS_RTC_TAMPER_ERASE_MODE
+#define IS_TAMPER_FILTER                          IS_RTC_TAMPER_FILTER
+#define IS_TAMPER_INTERRUPT                       IS_RTC_TAMPER_INTERRUPT
+#define IS_TAMPER_MASKFLAG_STATE                  IS_RTC_TAMPER_MASKFLAG_STATE
+#define IS_TAMPER_PRECHARGE_DURATION              IS_RTC_TAMPER_PRECHARGE_DURATION
+#define IS_TAMPER_PULLUP_STATE                    IS_RTC_TAMPER_PULLUP_STATE
+#define IS_TAMPER_SAMPLING_FREQ                   IS_RTC_TAMPER_SAMPLING_FREQ
+#define IS_TAMPER_TIMESTAMPONTAMPER_DETECTION     IS_RTC_TAMPER_TIMESTAMPONTAMPER_DETECTION
+#define IS_TAMPER_TRIGGER                         IS_RTC_TAMPER_TRIGGER
+#define IS_WAKEUP_CLOCK                           IS_RTC_WAKEUP_CLOCK
+#define IS_WAKEUP_COUNTER                         IS_RTC_WAKEUP_COUNTER
+
+#define __RTC_WRITEPROTECTION_ENABLE  __HAL_RTC_WRITEPROTECTION_ENABLE
+#define __RTC_WRITEPROTECTION_DISABLE  __HAL_RTC_WRITEPROTECTION_DISABLE
+
+#if defined (STM32H5)
+#define __HAL_RCC_RTCAPB_CLK_ENABLE   __HAL_RCC_RTC_CLK_ENABLE
+#define __HAL_RCC_RTCAPB_CLK_DISABLE  __HAL_RCC_RTC_CLK_DISABLE
+#endif   /* STM32H5 */
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_SD_Aliased_Macros HAL SD/MMC Aliased Macros maintained for legacy purpose
+  * @{
+  */
+
+#define SD_OCR_CID_CSD_OVERWRIETE   SD_OCR_CID_CSD_OVERWRITE
+#define SD_CMD_SD_APP_STAUS         SD_CMD_SD_APP_STATUS
+
+#if !defined(STM32F1) && !defined(STM32F2) && !defined(STM32F4) && !defined(STM32L1)
+#define eMMC_HIGH_VOLTAGE_RANGE     EMMC_HIGH_VOLTAGE_RANGE
+#define eMMC_DUAL_VOLTAGE_RANGE     EMMC_DUAL_VOLTAGE_RANGE
+#define eMMC_LOW_VOLTAGE_RANGE      EMMC_LOW_VOLTAGE_RANGE
+
+#define SDMMC_NSpeed_CLK_DIV        SDMMC_NSPEED_CLK_DIV
+#define SDMMC_HSpeed_CLK_DIV        SDMMC_HSPEED_CLK_DIV
+#endif
+
+#if defined(STM32F4) || defined(STM32F2)
+#define  SD_SDMMC_DISABLED          SD_SDIO_DISABLED
+#define  SD_SDMMC_FUNCTION_BUSY     SD_SDIO_FUNCTION_BUSY
+#define  SD_SDMMC_FUNCTION_FAILED   SD_SDIO_FUNCTION_FAILED
+#define  SD_SDMMC_UNKNOWN_FUNCTION  SD_SDIO_UNKNOWN_FUNCTION
+#define  SD_CMD_SDMMC_SEN_OP_COND   SD_CMD_SDIO_SEN_OP_COND
+#define  SD_CMD_SDMMC_RW_DIRECT     SD_CMD_SDIO_RW_DIRECT
+#define  SD_CMD_SDMMC_RW_EXTENDED   SD_CMD_SDIO_RW_EXTENDED
+#define  __HAL_SD_SDMMC_ENABLE      __HAL_SD_SDIO_ENABLE
+#define  __HAL_SD_SDMMC_DISABLE     __HAL_SD_SDIO_DISABLE
+#define  __HAL_SD_SDMMC_DMA_ENABLE  __HAL_SD_SDIO_DMA_ENABLE
+#define  __HAL_SD_SDMMC_DMA_DISABLE __HAL_SD_SDIO_DMA_DISABL
+#define  __HAL_SD_SDMMC_ENABLE_IT   __HAL_SD_SDIO_ENABLE_IT
+#define  __HAL_SD_SDMMC_DISABLE_IT  __HAL_SD_SDIO_DISABLE_IT
+#define  __HAL_SD_SDMMC_GET_FLAG    __HAL_SD_SDIO_GET_FLAG
+#define  __HAL_SD_SDMMC_CLEAR_FLAG  __HAL_SD_SDIO_CLEAR_FLAG
+#define  __HAL_SD_SDMMC_GET_IT      __HAL_SD_SDIO_GET_IT
+#define  __HAL_SD_SDMMC_CLEAR_IT    __HAL_SD_SDIO_CLEAR_IT
+#define  SDMMC_STATIC_FLAGS         SDIO_STATIC_FLAGS
+#define  SDMMC_CMD0TIMEOUT          SDIO_CMD0TIMEOUT
+#define  SD_SDMMC_SEND_IF_COND      SD_SDIO_SEND_IF_COND
+/* alias CMSIS */
+#define  SDMMC1_IRQn                SDIO_IRQn
+#define  SDMMC1_IRQHandler          SDIO_IRQHandler
+#endif
+
+#if defined(STM32F7) || defined(STM32L4)
+#define  SD_SDIO_DISABLED           SD_SDMMC_DISABLED
+#define  SD_SDIO_FUNCTION_BUSY      SD_SDMMC_FUNCTION_BUSY
+#define  SD_SDIO_FUNCTION_FAILED    SD_SDMMC_FUNCTION_FAILED
+#define  SD_SDIO_UNKNOWN_FUNCTION   SD_SDMMC_UNKNOWN_FUNCTION
+#define  SD_CMD_SDIO_SEN_OP_COND    SD_CMD_SDMMC_SEN_OP_COND
+#define  SD_CMD_SDIO_RW_DIRECT      SD_CMD_SDMMC_RW_DIRECT
+#define  SD_CMD_SDIO_RW_EXTENDED    SD_CMD_SDMMC_RW_EXTENDED
+#define  __HAL_SD_SDIO_ENABLE       __HAL_SD_SDMMC_ENABLE
+#define  __HAL_SD_SDIO_DISABLE      __HAL_SD_SDMMC_DISABLE
+#define  __HAL_SD_SDIO_DMA_ENABLE   __HAL_SD_SDMMC_DMA_ENABLE
+#define  __HAL_SD_SDIO_DMA_DISABL   __HAL_SD_SDMMC_DMA_DISABLE
+#define  __HAL_SD_SDIO_ENABLE_IT    __HAL_SD_SDMMC_ENABLE_IT
+#define  __HAL_SD_SDIO_DISABLE_IT   __HAL_SD_SDMMC_DISABLE_IT
+#define  __HAL_SD_SDIO_GET_FLAG     __HAL_SD_SDMMC_GET_FLAG
+#define  __HAL_SD_SDIO_CLEAR_FLAG   __HAL_SD_SDMMC_CLEAR_FLAG
+#define  __HAL_SD_SDIO_GET_IT       __HAL_SD_SDMMC_GET_IT
+#define  __HAL_SD_SDIO_CLEAR_IT     __HAL_SD_SDMMC_CLEAR_IT
+#define  SDIO_STATIC_FLAGS          SDMMC_STATIC_FLAGS
+#define  SDIO_CMD0TIMEOUT           SDMMC_CMD0TIMEOUT
+#define  SD_SDIO_SEND_IF_COND       SD_SDMMC_SEND_IF_COND
+/* alias CMSIS for compatibilities */
+#define  SDIO_IRQn                  SDMMC1_IRQn
+#define  SDIO_IRQHandler            SDMMC1_IRQHandler
+#endif
+
+#if defined(STM32F7) || defined(STM32F4) || defined(STM32F2) || defined(STM32L4) || defined(STM32H7)
+#define  HAL_SD_CardCIDTypedef       HAL_SD_CardCIDTypeDef
+#define  HAL_SD_CardCSDTypedef       HAL_SD_CardCSDTypeDef
+#define  HAL_SD_CardStatusTypedef    HAL_SD_CardStatusTypeDef
+#define  HAL_SD_CardStateTypedef     HAL_SD_CardStateTypeDef
+#endif
+
+#if defined(STM32H7) || defined(STM32L5)
+#define HAL_MMCEx_Read_DMADoubleBuffer0CpltCallback   HAL_MMCEx_Read_DMADoubleBuf0CpltCallback
+#define HAL_MMCEx_Read_DMADoubleBuffer1CpltCallback   HAL_MMCEx_Read_DMADoubleBuf1CpltCallback
+#define HAL_MMCEx_Write_DMADoubleBuffer0CpltCallback  HAL_MMCEx_Write_DMADoubleBuf0CpltCallback
+#define HAL_MMCEx_Write_DMADoubleBuffer1CpltCallback  HAL_MMCEx_Write_DMADoubleBuf1CpltCallback
+#define HAL_SDEx_Read_DMADoubleBuffer0CpltCallback    HAL_SDEx_Read_DMADoubleBuf0CpltCallback
+#define HAL_SDEx_Read_DMADoubleBuffer1CpltCallback    HAL_SDEx_Read_DMADoubleBuf1CpltCallback
+#define HAL_SDEx_Write_DMADoubleBuffer0CpltCallback   HAL_SDEx_Write_DMADoubleBuf0CpltCallback
+#define HAL_SDEx_Write_DMADoubleBuffer1CpltCallback   HAL_SDEx_Write_DMADoubleBuf1CpltCallback
+#define HAL_SD_DriveTransciver_1_8V_Callback          HAL_SD_DriveTransceiver_1_8V_Callback
+#endif
+/**
+  * @}
+  */
+
+/** @defgroup HAL_SMARTCARD_Aliased_Macros HAL SMARTCARD Aliased Macros maintained for legacy purpose
+  * @{
+  */
+
+#define __SMARTCARD_ENABLE_IT           __HAL_SMARTCARD_ENABLE_IT
+#define __SMARTCARD_DISABLE_IT          __HAL_SMARTCARD_DISABLE_IT
+#define __SMARTCARD_ENABLE              __HAL_SMARTCARD_ENABLE
+#define __SMARTCARD_DISABLE             __HAL_SMARTCARD_DISABLE
+#define __SMARTCARD_DMA_REQUEST_ENABLE  __HAL_SMARTCARD_DMA_REQUEST_ENABLE
+#define __SMARTCARD_DMA_REQUEST_DISABLE __HAL_SMARTCARD_DMA_REQUEST_DISABLE
+
+#define __HAL_SMARTCARD_GETCLOCKSOURCE  SMARTCARD_GETCLOCKSOURCE
+#define __SMARTCARD_GETCLOCKSOURCE      SMARTCARD_GETCLOCKSOURCE
+
+#define IS_SMARTCARD_ONEBIT_SAMPLING    IS_SMARTCARD_ONE_BIT_SAMPLE
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_SMBUS_Aliased_Macros HAL SMBUS Aliased Macros maintained for legacy purpose
+  * @{
+  */
+#define __HAL_SMBUS_RESET_CR1           SMBUS_RESET_CR1
+#define __HAL_SMBUS_RESET_CR2           SMBUS_RESET_CR2
+#define __HAL_SMBUS_GENERATE_START      SMBUS_GENERATE_START
+#define __HAL_SMBUS_GET_ADDR_MATCH      SMBUS_GET_ADDR_MATCH
+#define __HAL_SMBUS_GET_DIR             SMBUS_GET_DIR
+#define __HAL_SMBUS_GET_STOP_MODE       SMBUS_GET_STOP_MODE
+#define __HAL_SMBUS_GET_PEC_MODE        SMBUS_GET_PEC_MODE
+#define __HAL_SMBUS_GET_ALERT_ENABLED   SMBUS_GET_ALERT_ENABLED
+/**
+  * @}
+  */
+
+/** @defgroup HAL_SPI_Aliased_Macros HAL SPI Aliased Macros maintained for legacy purpose
+  * @{
+  */
+
+#define __HAL_SPI_1LINE_TX              SPI_1LINE_TX
+#define __HAL_SPI_1LINE_RX              SPI_1LINE_RX
+#define __HAL_SPI_RESET_CRC             SPI_RESET_CRC
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_UART_Aliased_Macros HAL UART Aliased Macros maintained for legacy purpose
+  * @{
+  */
+
+#define __HAL_UART_GETCLOCKSOURCE       UART_GETCLOCKSOURCE
+#define __HAL_UART_MASK_COMPUTATION     UART_MASK_COMPUTATION
+#define __UART_GETCLOCKSOURCE           UART_GETCLOCKSOURCE
+#define __UART_MASK_COMPUTATION         UART_MASK_COMPUTATION
+
+#define IS_UART_WAKEUPMETHODE           IS_UART_WAKEUPMETHOD
+
+#define IS_UART_ONEBIT_SAMPLE           IS_UART_ONE_BIT_SAMPLE
+#define IS_UART_ONEBIT_SAMPLING         IS_UART_ONE_BIT_SAMPLE
+
+/**
+  * @}
+  */
+
+
+/** @defgroup HAL_USART_Aliased_Macros HAL USART Aliased Macros maintained for legacy purpose
+  * @{
+  */
+
+#define __USART_ENABLE_IT               __HAL_USART_ENABLE_IT
+#define __USART_DISABLE_IT              __HAL_USART_DISABLE_IT
+#define __USART_ENABLE                  __HAL_USART_ENABLE
+#define __USART_DISABLE                 __HAL_USART_DISABLE
+
+#define __HAL_USART_GETCLOCKSOURCE      USART_GETCLOCKSOURCE
+#define __USART_GETCLOCKSOURCE          USART_GETCLOCKSOURCE
+
+#if defined(STM32F0) || defined(STM32F3) || defined(STM32F7)
+#define USART_OVERSAMPLING_16               0x00000000U
+#define USART_OVERSAMPLING_8                USART_CR1_OVER8
+
+#define IS_USART_OVERSAMPLING(__SAMPLING__) (((__SAMPLING__) == USART_OVERSAMPLING_16) || \
+                                             ((__SAMPLING__) == USART_OVERSAMPLING_8))
+#endif /* STM32F0 || STM32F3 || STM32F7 */
+/**
+  * @}
+  */
+
+/** @defgroup HAL_USB_Aliased_Macros HAL USB Aliased Macros maintained for legacy purpose
+  * @{
+  */
+#define USB_EXTI_LINE_WAKEUP                               USB_WAKEUP_EXTI_LINE
+
+#define USB_FS_EXTI_TRIGGER_RISING_EDGE                    USB_OTG_FS_WAKEUP_EXTI_RISING_EDGE
+#define USB_FS_EXTI_TRIGGER_FALLING_EDGE                   USB_OTG_FS_WAKEUP_EXTI_FALLING_EDGE
+#define USB_FS_EXTI_TRIGGER_BOTH_EDGE                      USB_OTG_FS_WAKEUP_EXTI_RISING_FALLING_EDGE
+#define USB_FS_EXTI_LINE_WAKEUP                            USB_OTG_FS_WAKEUP_EXTI_LINE
+
+#define USB_HS_EXTI_TRIGGER_RISING_EDGE                    USB_OTG_HS_WAKEUP_EXTI_RISING_EDGE
+#define USB_HS_EXTI_TRIGGER_FALLING_EDGE                   USB_OTG_HS_WAKEUP_EXTI_FALLING_EDGE
+#define USB_HS_EXTI_TRIGGER_BOTH_EDGE                      USB_OTG_HS_WAKEUP_EXTI_RISING_FALLING_EDGE
+#define USB_HS_EXTI_LINE_WAKEUP                            USB_OTG_HS_WAKEUP_EXTI_LINE
+
+#define __HAL_USB_EXTI_ENABLE_IT                           __HAL_USB_WAKEUP_EXTI_ENABLE_IT
+#define __HAL_USB_EXTI_DISABLE_IT                          __HAL_USB_WAKEUP_EXTI_DISABLE_IT
+#define __HAL_USB_EXTI_GET_FLAG                            __HAL_USB_WAKEUP_EXTI_GET_FLAG
+#define __HAL_USB_EXTI_CLEAR_FLAG                          __HAL_USB_WAKEUP_EXTI_CLEAR_FLAG
+#define __HAL_USB_EXTI_SET_RISING_EDGE_TRIGGER             __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_EDGE
+#define __HAL_USB_EXTI_SET_FALLING_EDGE_TRIGGER            __HAL_USB_WAKEUP_EXTI_ENABLE_FALLING_EDGE
+#define __HAL_USB_EXTI_SET_FALLINGRISING_TRIGGER           __HAL_USB_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE
+
+#define __HAL_USB_FS_EXTI_ENABLE_IT                        __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_IT
+#define __HAL_USB_FS_EXTI_DISABLE_IT                       __HAL_USB_OTG_FS_WAKEUP_EXTI_DISABLE_IT
+#define __HAL_USB_FS_EXTI_GET_FLAG                         __HAL_USB_OTG_FS_WAKEUP_EXTI_GET_FLAG
+#define __HAL_USB_FS_EXTI_CLEAR_FLAG                       __HAL_USB_OTG_FS_WAKEUP_EXTI_CLEAR_FLAG
+#define __HAL_USB_FS_EXTI_SET_RISING_EGDE_TRIGGER          __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_EDGE
+#define __HAL_USB_FS_EXTI_SET_FALLING_EGDE_TRIGGER         __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_FALLING_EDGE
+#define __HAL_USB_FS_EXTI_SET_FALLINGRISING_TRIGGER        __HAL_USB_OTG_FS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE
+#define __HAL_USB_FS_EXTI_GENERATE_SWIT                    __HAL_USB_OTG_FS_WAKEUP_EXTI_GENERATE_SWIT
+
+#define __HAL_USB_HS_EXTI_ENABLE_IT                        __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_IT
+#define __HAL_USB_HS_EXTI_DISABLE_IT                       __HAL_USB_OTG_HS_WAKEUP_EXTI_DISABLE_IT
+#define __HAL_USB_HS_EXTI_GET_FLAG                         __HAL_USB_OTG_HS_WAKEUP_EXTI_GET_FLAG
+#define __HAL_USB_HS_EXTI_CLEAR_FLAG                       __HAL_USB_OTG_HS_WAKEUP_EXTI_CLEAR_FLAG
+#define __HAL_USB_HS_EXTI_SET_RISING_EGDE_TRIGGER          __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_EDGE
+#define __HAL_USB_HS_EXTI_SET_FALLING_EGDE_TRIGGER         __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_FALLING_EDGE
+#define __HAL_USB_HS_EXTI_SET_FALLINGRISING_TRIGGER        __HAL_USB_OTG_HS_WAKEUP_EXTI_ENABLE_RISING_FALLING_EDGE
+#define __HAL_USB_HS_EXTI_GENERATE_SWIT                    __HAL_USB_OTG_HS_WAKEUP_EXTI_GENERATE_SWIT
+
+#define HAL_PCD_ActiveRemoteWakeup                         HAL_PCD_ActivateRemoteWakeup
+#define HAL_PCD_DeActiveRemoteWakeup                       HAL_PCD_DeActivateRemoteWakeup
+
+#define HAL_PCD_SetTxFiFo                                  HAL_PCDEx_SetTxFiFo
+#define HAL_PCD_SetRxFiFo                                  HAL_PCDEx_SetRxFiFo
+#if defined(STM32U5)
+#define USB_OTG_GOTGCTL_BSESVLD                            USB_OTG_GOTGCTL_BSVLD
+#define USB_OTG_GAHBCFG_GINT                               USB_OTG_GAHBCFG_GINTMSK
+#define USB_OTG_GUSBCFG_PHYLPCS                            USB_OTG_GUSBCFG_PHYLPC
+#define USB_OTG_GRSTCTL_HSRST                              USB_OTG_GRSTCTL_PSRST
+#define USB_OTG_GINTSTS_BOUTNAKEFF                         USB_OTG_GINTSTS_GONAKEFF
+#define USB_OTG_GINTSTS_WKUINT                             USB_OTG_GINTSTS_WKUPINT
+#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM                    USB_OTG_GINTMSK_IPXFRM_IISOOXFRM
+#define USB_OTG_GRXSTSP_EPNUM                              USB_OTG_GRXSTSP_EPNUM_CHNUM
+#define USB_OTG_GLPMCFG_L1ResumeOK                         USB_OTG_GLPMCFG_L1RSMOK
+#define USB_OTG_HPTXFSIZ_PTXFD                             USB_OTG_HPTXFSIZ_PTXFSIZ
+#define USB_OTG_HCCHAR_MC                                  USB_OTG_HCCHAR_MCNT
+#define USB_OTG_HCCHAR_MC_0                                USB_OTG_HCCHAR_MCNT_0
+#define USB_OTG_HCCHAR_MC_1                                USB_OTG_HCCHAR_MCNT_1
+#define USB_OTG_HCINTMSK_AHBERR                            USB_OTG_HCINTMSK_AHBERRM
+#define USB_OTG_HCTSIZ_DOPING                              USB_OTG_HCTSIZ_DOPNG
+#define USB_OTG_DOEPMSK_OPEM                               USB_OTG_DOEPMSK_OUTPKTERRM
+#define USB_OTG_DIEPCTL_SODDFRM                            USB_OTG_DIEPCTL_SD1PID_SODDFRM
+#define USB_OTG_DIEPTSIZ_MULCNT                            USB_OTG_DIEPTSIZ_MCNT
+#define USB_OTG_DOEPCTL_SODDFRM                            USB_OTG_DOEPCTL_SD1PID_SODDFRM
+#define USB_OTG_DOEPCTL_DPID                               USB_OTG_DOEPCTL_DPID_EONUM
+#define USB_OTG_DOEPTSIZ_STUPCNT                           USB_OTG_DOEPTSIZ_RXDPID
+#define USB_OTG_DOEPTSIZ_STUPCNT_0                         USB_OTG_DOEPTSIZ_RXDPID_0
+#define USB_OTG_DOEPTSIZ_STUPCNT_1                         USB_OTG_DOEPTSIZ_RXDPID_1
+#define USB_OTG_PCGCCTL_STOPCLK                            USB_OTG_PCGCCTL_STPPCLK
+#define USB_OTG_PCGCCTL_GATECLK                            USB_OTG_PCGCCTL_GATEHCLK
+#endif
+/**
+  * @}
+  */
+
+/** @defgroup HAL_TIM_Aliased_Macros HAL TIM Aliased Macros maintained for legacy purpose
+  * @{
+  */
+#define __HAL_TIM_SetICPrescalerValue   TIM_SET_ICPRESCALERVALUE
+#define __HAL_TIM_ResetICPrescalerValue TIM_RESET_ICPRESCALERVALUE
+
+#define TIM_GET_ITSTATUS                __HAL_TIM_GET_IT_SOURCE
+#define TIM_GET_CLEAR_IT                __HAL_TIM_CLEAR_IT
+
+#define __HAL_TIM_GET_ITSTATUS          __HAL_TIM_GET_IT_SOURCE
+
+#define __HAL_TIM_DIRECTION_STATUS      __HAL_TIM_IS_TIM_COUNTING_DOWN
+#define __HAL_TIM_PRESCALER             __HAL_TIM_SET_PRESCALER
+#define __HAL_TIM_SetCounter            __HAL_TIM_SET_COUNTER
+#define __HAL_TIM_GetCounter            __HAL_TIM_GET_COUNTER
+#define __HAL_TIM_SetAutoreload         __HAL_TIM_SET_AUTORELOAD
+#define __HAL_TIM_GetAutoreload         __HAL_TIM_GET_AUTORELOAD
+#define __HAL_TIM_SetClockDivision      __HAL_TIM_SET_CLOCKDIVISION
+#define __HAL_TIM_GetClockDivision      __HAL_TIM_GET_CLOCKDIVISION
+#define __HAL_TIM_SetICPrescaler        __HAL_TIM_SET_ICPRESCALER
+#define __HAL_TIM_GetICPrescaler        __HAL_TIM_GET_ICPRESCALER
+#define __HAL_TIM_SetCompare            __HAL_TIM_SET_COMPARE
+#define __HAL_TIM_GetCompare            __HAL_TIM_GET_COMPARE
+
+#define TIM_BREAKINPUTSOURCE_DFSDM  TIM_BREAKINPUTSOURCE_DFSDM1
+
+#define TIM_OCMODE_ASSYMETRIC_PWM1      TIM_OCMODE_ASYMMETRIC_PWM1
+#define TIM_OCMODE_ASSYMETRIC_PWM2      TIM_OCMODE_ASYMMETRIC_PWM2
+/**
+  * @}
+  */
+
+/** @defgroup HAL_ETH_Aliased_Macros HAL ETH Aliased Macros maintained for legacy purpose
+  * @{
+  */
+
+#define __HAL_ETH_EXTI_ENABLE_IT                   __HAL_ETH_WAKEUP_EXTI_ENABLE_IT
+#define __HAL_ETH_EXTI_DISABLE_IT                  __HAL_ETH_WAKEUP_EXTI_DISABLE_IT
+#define __HAL_ETH_EXTI_GET_FLAG                    __HAL_ETH_WAKEUP_EXTI_GET_FLAG
+#define __HAL_ETH_EXTI_CLEAR_FLAG                  __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG
+#define __HAL_ETH_EXTI_SET_RISING_EGDE_TRIGGER     __HAL_ETH_WAKEUP_EXTI_ENABLE_RISING_EDGE_TRIGGER
+#define __HAL_ETH_EXTI_SET_FALLING_EGDE_TRIGGER    __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLING_EDGE_TRIGGER
+#define __HAL_ETH_EXTI_SET_FALLINGRISING_TRIGGER   __HAL_ETH_WAKEUP_EXTI_ENABLE_FALLINGRISING_TRIGGER
+
+#define ETH_PROMISCIOUSMODE_ENABLE   ETH_PROMISCUOUS_MODE_ENABLE
+#define ETH_PROMISCIOUSMODE_DISABLE  ETH_PROMISCUOUS_MODE_DISABLE
+#define IS_ETH_PROMISCIOUS_MODE      IS_ETH_PROMISCUOUS_MODE
+/**
+  * @}
+  */
+
+/** @defgroup HAL_LTDC_Aliased_Macros HAL LTDC Aliased Macros maintained for legacy purpose
+  * @{
+  */
+#define __HAL_LTDC_LAYER LTDC_LAYER
+#define __HAL_LTDC_RELOAD_CONFIG  __HAL_LTDC_RELOAD_IMMEDIATE_CONFIG
+/**
+  * @}
+  */
+
+/** @defgroup HAL_SAI_Aliased_Macros HAL SAI Aliased Macros maintained for legacy purpose
+  * @{
+  */
+#define SAI_OUTPUTDRIVE_DISABLED          SAI_OUTPUTDRIVE_DISABLE
+#define SAI_OUTPUTDRIVE_ENABLED           SAI_OUTPUTDRIVE_ENABLE
+#define SAI_MASTERDIVIDER_ENABLED         SAI_MASTERDIVIDER_ENABLE
+#define SAI_MASTERDIVIDER_DISABLED        SAI_MASTERDIVIDER_DISABLE
+#define SAI_STREOMODE                     SAI_STEREOMODE
+#define SAI_FIFOStatus_Empty              SAI_FIFOSTATUS_EMPTY
+#define SAI_FIFOStatus_Less1QuarterFull   SAI_FIFOSTATUS_LESS1QUARTERFULL
+#define SAI_FIFOStatus_1QuarterFull       SAI_FIFOSTATUS_1QUARTERFULL
+#define SAI_FIFOStatus_HalfFull           SAI_FIFOSTATUS_HALFFULL
+#define SAI_FIFOStatus_3QuartersFull      SAI_FIFOSTATUS_3QUARTERFULL
+#define SAI_FIFOStatus_Full               SAI_FIFOSTATUS_FULL
+#define IS_SAI_BLOCK_MONO_STREO_MODE      IS_SAI_BLOCK_MONO_STEREO_MODE
+#define SAI_SYNCHRONOUS_EXT               SAI_SYNCHRONOUS_EXT_SAI1
+#define SAI_SYNCEXT_IN_ENABLE             SAI_SYNCEXT_OUTBLOCKA_ENABLE
+/**
+  * @}
+  */
+
+/** @defgroup HAL_SPDIFRX_Aliased_Macros HAL SPDIFRX Aliased Macros maintained for legacy purpose
+  * @{
+  */
+#if defined(STM32H7)
+#define HAL_SPDIFRX_ReceiveControlFlow      HAL_SPDIFRX_ReceiveCtrlFlow
+#define HAL_SPDIFRX_ReceiveControlFlow_IT   HAL_SPDIFRX_ReceiveCtrlFlow_IT
+#define HAL_SPDIFRX_ReceiveControlFlow_DMA  HAL_SPDIFRX_ReceiveCtrlFlow_DMA
+#endif
+/**
+  * @}
+  */
+
+/** @defgroup HAL_HRTIM_Aliased_Functions HAL HRTIM Aliased Functions maintained for legacy purpose
+  * @{
+  */
+#if defined (STM32H7) || defined (STM32G4) || defined (STM32F3)
+#define HAL_HRTIM_WaveformCounterStart_IT      HAL_HRTIM_WaveformCountStart_IT
+#define HAL_HRTIM_WaveformCounterStart_DMA     HAL_HRTIM_WaveformCountStart_DMA
+#define HAL_HRTIM_WaveformCounterStart         HAL_HRTIM_WaveformCountStart
+#define HAL_HRTIM_WaveformCounterStop_IT       HAL_HRTIM_WaveformCountStop_IT
+#define HAL_HRTIM_WaveformCounterStop_DMA      HAL_HRTIM_WaveformCountStop_DMA
+#define HAL_HRTIM_WaveformCounterStop          HAL_HRTIM_WaveformCountStop
+#endif
+/**
+  * @}
+  */
+
+/** @defgroup HAL_QSPI_Aliased_Macros HAL QSPI Aliased Macros maintained for legacy purpose
+  * @{
+  */
+#if defined (STM32L4) || defined (STM32F4) || defined (STM32F7) || defined(STM32H7)
+#define HAL_QPSI_TIMEOUT_DEFAULT_VALUE HAL_QSPI_TIMEOUT_DEFAULT_VALUE
+#endif /* STM32L4 || STM32F4 || STM32F7 */
+/**
+  * @}
+  */
+
+/** @defgroup HAL_Generic_Aliased_Macros HAL Generic Aliased Macros maintained for legacy purpose
+  * @{
+  */
+#if defined (STM32F7)
+#define ART_ACCLERATOR_ENABLE ART_ACCELERATOR_ENABLE
+#endif /* STM32F7 */
+/**
+  * @}
+  */
+
+/** @defgroup HAL_PPP_Aliased_Macros HAL PPP Aliased Macros maintained for legacy purpose
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32_HAL_LEGACY */
+
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h
new file mode 100644
index 0000000..f7eb847
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h
@@ -0,0 +1,297 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_hal.h
+  * @author  MCD Application Team
+  * @brief   This file contains all the functions prototypes for the HAL 
+  *          module driver.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */ 
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32F4xx_HAL_H
+#define __STM32F4xx_HAL_H
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx_hal_conf.h"
+
+/** @addtogroup STM32F4xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup HAL
+  * @{
+  */ 
+
+/* Exported types ------------------------------------------------------------*/
+/* Exported constants --------------------------------------------------------*/
+
+/** @defgroup HAL_Exported_Constants HAL Exported Constants
+  * @{
+  */
+
+/** @defgroup HAL_TICK_FREQ Tick Frequency
+  * @{
+  */
+typedef enum
+{
+  HAL_TICK_FREQ_10HZ         = 100U,
+  HAL_TICK_FREQ_100HZ        = 10U,
+  HAL_TICK_FREQ_1KHZ         = 1U,
+  HAL_TICK_FREQ_DEFAULT      = HAL_TICK_FREQ_1KHZ
+} HAL_TickFreqTypeDef;
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+   
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup HAL_Exported_Macros HAL Exported Macros
+  * @{
+  */
+
+/** @brief  Freeze/Unfreeze Peripherals in Debug mode 
+  */
+#define __HAL_DBGMCU_FREEZE_TIM2()           (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM2_STOP))
+#define __HAL_DBGMCU_FREEZE_TIM3()           (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM3_STOP))
+#define __HAL_DBGMCU_FREEZE_TIM4()           (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM4_STOP))
+#define __HAL_DBGMCU_FREEZE_TIM5()           (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM5_STOP))
+#define __HAL_DBGMCU_FREEZE_TIM6()           (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM6_STOP))
+#define __HAL_DBGMCU_FREEZE_TIM7()           (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM7_STOP))
+#define __HAL_DBGMCU_FREEZE_TIM12()          (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM12_STOP))
+#define __HAL_DBGMCU_FREEZE_TIM13()          (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM13_STOP))
+#define __HAL_DBGMCU_FREEZE_TIM14()          (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_TIM14_STOP))
+#define __HAL_DBGMCU_FREEZE_RTC()            (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_RTC_STOP))
+#define __HAL_DBGMCU_FREEZE_WWDG()           (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_WWDG_STOP))
+#define __HAL_DBGMCU_FREEZE_IWDG()           (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_IWDG_STOP))
+#define __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT()   (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT))
+#define __HAL_DBGMCU_FREEZE_I2C2_TIMEOUT()   (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT))
+#define __HAL_DBGMCU_FREEZE_I2C3_TIMEOUT()   (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT))
+#define __HAL_DBGMCU_FREEZE_CAN1()           (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_CAN1_STOP))
+#define __HAL_DBGMCU_FREEZE_CAN2()           (DBGMCU->APB1FZ |= (DBGMCU_APB1_FZ_DBG_CAN2_STOP))
+#define __HAL_DBGMCU_FREEZE_TIM1()           (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM1_STOP))
+#define __HAL_DBGMCU_FREEZE_TIM8()           (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM8_STOP))
+#define __HAL_DBGMCU_FREEZE_TIM9()           (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM9_STOP))
+#define __HAL_DBGMCU_FREEZE_TIM10()          (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM10_STOP))
+#define __HAL_DBGMCU_FREEZE_TIM11()          (DBGMCU->APB2FZ |= (DBGMCU_APB2_FZ_DBG_TIM11_STOP))
+
+#define __HAL_DBGMCU_UNFREEZE_TIM2()           (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM2_STOP))
+#define __HAL_DBGMCU_UNFREEZE_TIM3()           (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM3_STOP))
+#define __HAL_DBGMCU_UNFREEZE_TIM4()           (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM4_STOP))
+#define __HAL_DBGMCU_UNFREEZE_TIM5()           (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM5_STOP))
+#define __HAL_DBGMCU_UNFREEZE_TIM6()           (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM6_STOP))
+#define __HAL_DBGMCU_UNFREEZE_TIM7()           (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM7_STOP))
+#define __HAL_DBGMCU_UNFREEZE_TIM12()          (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM12_STOP))
+#define __HAL_DBGMCU_UNFREEZE_TIM13()          (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM13_STOP))
+#define __HAL_DBGMCU_UNFREEZE_TIM14()          (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_TIM14_STOP))
+#define __HAL_DBGMCU_UNFREEZE_RTC()            (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_RTC_STOP))
+#define __HAL_DBGMCU_UNFREEZE_WWDG()           (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_WWDG_STOP))
+#define __HAL_DBGMCU_UNFREEZE_IWDG()           (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_IWDG_STOP))
+#define __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT()   (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT))
+#define __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT()   (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT))
+#define __HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT()   (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT))
+#define __HAL_DBGMCU_UNFREEZE_CAN1()           (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_CAN1_STOP))
+#define __HAL_DBGMCU_UNFREEZE_CAN2()           (DBGMCU->APB1FZ &= ~(DBGMCU_APB1_FZ_DBG_CAN2_STOP))
+#define __HAL_DBGMCU_UNFREEZE_TIM1()           (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM1_STOP))
+#define __HAL_DBGMCU_UNFREEZE_TIM8()           (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM8_STOP))
+#define __HAL_DBGMCU_UNFREEZE_TIM9()           (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM9_STOP))
+#define __HAL_DBGMCU_UNFREEZE_TIM10()          (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM10_STOP))
+#define __HAL_DBGMCU_UNFREEZE_TIM11()          (DBGMCU->APB2FZ &= ~(DBGMCU_APB2_FZ_DBG_TIM11_STOP))
+
+/** @brief  Main Flash memory mapped at 0x00000000
+  */
+#define __HAL_SYSCFG_REMAPMEMORY_FLASH()             (SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE))
+
+/** @brief  System Flash memory mapped at 0x00000000
+  */
+#define __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH()       do {SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE);\
+                                                         SYSCFG->MEMRMP |= SYSCFG_MEMRMP_MEM_MODE_0;\
+                                                        }while(0);
+
+/** @brief  Embedded SRAM mapped at 0x00000000
+  */
+#define __HAL_SYSCFG_REMAPMEMORY_SRAM()       do {SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE);\
+                                                  SYSCFG->MEMRMP |= (SYSCFG_MEMRMP_MEM_MODE_0 | SYSCFG_MEMRMP_MEM_MODE_1);\
+                                                 }while(0);
+
+#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx)|| defined(STM32F417xx)
+/** @brief  FSMC Bank1 (NOR/PSRAM 1 and 2) mapped at 0x00000000
+  */
+#define __HAL_SYSCFG_REMAPMEMORY_FSMC()       do {SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE);\
+                                                  SYSCFG->MEMRMP |= (SYSCFG_MEMRMP_MEM_MODE_1);\
+                                                 }while(0);
+#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) ||\
+    defined(STM32F469xx) || defined(STM32F479xx)
+/** @brief  FMC Bank1 (NOR/PSRAM 1 and 2) mapped at 0x00000000
+  */
+#define __HAL_SYSCFG_REMAPMEMORY_FMC()       do {SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE);\
+                                                 SYSCFG->MEMRMP |= (SYSCFG_MEMRMP_MEM_MODE_1);\
+                                                }while(0);
+
+/** @brief  FMC/SDRAM Bank 1 and 2 mapped at 0x00000000
+  */
+#define __HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM()       do {SYSCFG->MEMRMP &= ~(SYSCFG_MEMRMP_MEM_MODE);\
+                                                       SYSCFG->MEMRMP |= (SYSCFG_MEMRMP_MEM_MODE_2);\
+                                                      }while(0);
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */ 
+
+#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F413xx) || defined(STM32F423xx)
+/** @defgroup Cortex_Lockup_Enable Cortex Lockup Enable
+  * @{
+  */
+/** @brief  SYSCFG Break Lockup lock
+  *         Enables and locks the connection of Cortex-M4 LOCKUP (Hardfault) output to TIM1/8 input
+  * @note   The selected configuration is locked and can be unlocked by system reset
+  */
+#define __HAL_SYSCFG_BREAK_PVD_LOCK()      do {SYSCFG->CFGR2 &= ~(SYSCFG_CFGR2_PVD_LOCK); \
+                                               SYSCFG->CFGR2 |= SYSCFG_CFGR2_PVD_LOCK;    \
+                                              }while(0)
+/**
+ * @}
+ */
+
+/** @defgroup PVD_Lock_Enable PVD Lock
+  * @{
+  */
+/** @brief  SYSCFG Break PVD lock
+  *         Enables and locks the PVD connection with Timer1/8 Break Input, , as well as the PVDE and PLS[2:0] in the PWR_CR register
+  * @note   The selected configuration is locked and can be unlocked by system reset
+  */
+#define __HAL_SYSCFG_BREAK_LOCKUP_LOCK()     do {SYSCFG->CFGR2 &= ~(SYSCFG_CFGR2_LOCKUP_LOCK); \
+                                                 SYSCFG->CFGR2 |= SYSCFG_CFGR2_LOCKUP_LOCK;    \
+                                                }while(0)
+/**
+ * @}
+ */
+#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx || STM32F413xx || STM32F423xx */
+/**
+  * @}
+  */
+
+/** @defgroup HAL_Private_Macros HAL Private Macros
+  * @{
+  */
+#define IS_TICKFREQ(FREQ) (((FREQ) == HAL_TICK_FREQ_10HZ)  || \
+                           ((FREQ) == HAL_TICK_FREQ_100HZ) || \
+                           ((FREQ) == HAL_TICK_FREQ_1KHZ))
+/**
+  * @}
+  */
+
+/* Exported variables --------------------------------------------------------*/
+
+/** @addtogroup HAL_Exported_Variables
+  * @{
+  */
+extern __IO uint32_t uwTick;
+extern uint32_t uwTickPrio;
+extern HAL_TickFreqTypeDef uwTickFreq;
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup HAL_Exported_Functions
+  * @{
+  */
+/** @addtogroup HAL_Exported_Functions_Group1
+  * @{
+  */
+/* Initialization and Configuration functions  ******************************/
+HAL_StatusTypeDef HAL_Init(void);
+HAL_StatusTypeDef HAL_DeInit(void);
+void HAL_MspInit(void);
+void HAL_MspDeInit(void);
+HAL_StatusTypeDef HAL_InitTick (uint32_t TickPriority);
+/**
+  * @}
+  */
+
+/** @addtogroup HAL_Exported_Functions_Group2
+  * @{
+  */
+/* Peripheral Control functions  ************************************************/
+void HAL_IncTick(void);
+void HAL_Delay(uint32_t Delay);
+uint32_t HAL_GetTick(void);
+uint32_t HAL_GetTickPrio(void);
+HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef Freq);
+HAL_TickFreqTypeDef HAL_GetTickFreq(void);
+void HAL_SuspendTick(void);
+void HAL_ResumeTick(void);
+uint32_t HAL_GetHalVersion(void);
+uint32_t HAL_GetREVID(void);
+uint32_t HAL_GetDEVID(void);
+void HAL_DBGMCU_EnableDBGSleepMode(void);
+void HAL_DBGMCU_DisableDBGSleepMode(void);
+void HAL_DBGMCU_EnableDBGStopMode(void);
+void HAL_DBGMCU_DisableDBGStopMode(void);
+void HAL_DBGMCU_EnableDBGStandbyMode(void);
+void HAL_DBGMCU_DisableDBGStandbyMode(void);
+void HAL_EnableCompensationCell(void);
+void HAL_DisableCompensationCell(void);
+uint32_t HAL_GetUIDw0(void);
+uint32_t HAL_GetUIDw1(void);
+uint32_t HAL_GetUIDw2(void);
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) ||\
+    defined(STM32F469xx) || defined(STM32F479xx)
+void HAL_EnableMemorySwappingBank(void);
+void HAL_DisableMemorySwappingBank(void);
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */ 
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/** @defgroup HAL_Private_Variables HAL Private Variables
+  * @{
+  */
+/**
+  * @}
+  */
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup HAL_Private_Constants HAL Private Constants
+  * @{
+  */
+/**
+  * @}
+  */
+/* Private macros ------------------------------------------------------------*/
+/* Private functions ---------------------------------------------------------*/
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */ 
+  
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __STM32F4xx_HAL_H */
+
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h
new file mode 100644
index 0000000..c79a073
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h
@@ -0,0 +1,898 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_hal_adc.h
+  * @author  MCD Application Team
+  * @brief   Header file containing functions prototypes of ADC HAL library.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32F4xx_ADC_H
+#define __STM32F4xx_ADC_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx_hal_def.h"
+
+/* Include low level driver */
+#include "stm32f4xx_ll_adc.h"
+
+/** @addtogroup STM32F4xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup ADC
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup ADC_Exported_Types ADC Exported Types
+  * @{
+  */
+
+/**
+  * @brief  Structure definition of ADC and regular group initialization
+  * @note   Parameters of this structure are shared within 2 scopes:
+  *          - Scope entire ADC (affects regular and injected groups): ClockPrescaler, Resolution, ScanConvMode, DataAlign, ScanConvMode, EOCSelection, LowPowerAutoWait, LowPowerAutoPowerOff, ChannelsBank.
+  *          - Scope regular group: ContinuousConvMode, NbrOfConversion, DiscontinuousConvMode, NbrOfDiscConversion, ExternalTrigConvEdge, ExternalTrigConv.
+  * @note   The setting of these parameters with function HAL_ADC_Init() is conditioned to ADC state.
+  *         ADC state can be either:
+  *          - For all parameters: ADC disabled
+  *          - For all parameters except 'Resolution', 'ScanConvMode', 'DiscontinuousConvMode', 'NbrOfDiscConversion' : ADC enabled without conversion on going on regular group.
+  *          - For parameters 'ExternalTrigConv' and 'ExternalTrigConvEdge': ADC enabled, even with conversion on going.
+  *         If ADC is not in the appropriate state to modify some parameters, these parameters setting is bypassed
+  *         without error reporting (as it can be the expected behaviour in case of intended action to update another parameter (which fulfills the ADC state condition) on the fly).
+  */
+typedef struct
+{
+  uint32_t ClockPrescaler;               /*!< Select ADC clock prescaler. The clock is common for
+                                              all the ADCs.
+                                              This parameter can be a value of @ref ADC_ClockPrescaler */
+  uint32_t Resolution;                   /*!< Configures the ADC resolution.
+                                              This parameter can be a value of @ref ADC_Resolution */
+  uint32_t DataAlign;                    /*!< Specifies ADC data alignment to right (MSB on register bit 11 and LSB on register bit 0) (default setting)
+                                              or to left (if regular group: MSB on register bit 15 and LSB on register bit 4, if injected group (MSB kept as signed value due to potential negative value after offset application): MSB on register bit 14 and LSB on register bit 3).
+                                              This parameter can be a value of @ref ADC_Data_align */
+  uint32_t ScanConvMode;                 /*!< Configures the sequencer of regular and injected groups.
+                                              This parameter can be associated to parameter 'DiscontinuousConvMode' to have main sequence subdivided in successive parts.
+                                              If disabled: Conversion is performed in single mode (one channel converted, the one defined in rank 1).
+                                                           Parameters 'NbrOfConversion' and 'InjectedNbrOfConversion' are discarded (equivalent to set to 1).
+                                              If enabled:  Conversions are performed in sequence mode (multiple ranks defined by 'NbrOfConversion'/'InjectedNbrOfConversion' and each channel rank).
+                                                           Scan direction is upward: from rank1 to rank 'n'.
+                                              This parameter can be set to ENABLE or DISABLE */
+  uint32_t EOCSelection;                 /*!< Specifies what EOC (End Of Conversion) flag is used for conversion by polling and interruption: end of conversion of each rank or complete sequence.
+                                              This parameter can be a value of @ref ADC_EOCSelection.
+                                              Note: For injected group, end of conversion (flag&IT) is raised only at the end of the sequence.
+                                                    Therefore, if end of conversion is set to end of each conversion, injected group should not be used with interruption (HAL_ADCEx_InjectedStart_IT)
+                                                    or polling (HAL_ADCEx_InjectedStart and HAL_ADCEx_InjectedPollForConversion). By the way, polling is still possible since driver will use an estimated timing for end of injected conversion.
+                                              Note: If overrun feature is intended to be used, use ADC in mode 'interruption' (function HAL_ADC_Start_IT() ) with parameter EOCSelection set to end of each conversion or in mode 'transfer by DMA' (function HAL_ADC_Start_DMA()).
+                                                    If overrun feature is intended to be bypassed, use ADC in mode 'polling' or 'interruption' with parameter EOCSelection must be set to end of sequence */
+  FunctionalState ContinuousConvMode;    /*!< Specifies whether the conversion is performed in single mode (one conversion) or continuous mode for regular group,
+                                              after the selected trigger occurred (software start or external trigger).
+                                              This parameter can be set to ENABLE or DISABLE. */
+  uint32_t NbrOfConversion;              /*!< Specifies the number of ranks that will be converted within the regular group sequencer.
+                                              To use regular group sequencer and convert several ranks, parameter 'ScanConvMode' must be enabled.
+                                              This parameter must be a number between Min_Data = 1 and Max_Data = 16. */
+  FunctionalState DiscontinuousConvMode; /*!< Specifies whether the conversions sequence of regular group is performed in Complete-sequence/Discontinuous-sequence (main sequence subdivided in successive parts).
+                                              Discontinuous mode is used only if sequencer is enabled (parameter 'ScanConvMode'). If sequencer is disabled, this parameter is discarded.
+                                              Discontinuous mode can be enabled only if continuous mode is disabled. If continuous mode is enabled, this parameter setting is discarded.
+                                              This parameter can be set to ENABLE or DISABLE. */
+  uint32_t NbrOfDiscConversion;          /*!< Specifies the number of discontinuous conversions in which the  main sequence of regular group (parameter NbrOfConversion) will be subdivided.
+                                              If parameter 'DiscontinuousConvMode' is disabled, this parameter is discarded.
+                                              This parameter must be a number between Min_Data = 1 and Max_Data = 8. */
+  uint32_t ExternalTrigConv;             /*!< Selects the external event used to trigger the conversion start of regular group.
+                                              If set to ADC_SOFTWARE_START, external triggers are disabled.
+                                              If set to external trigger source, triggering is on event rising edge by default.
+                                              This parameter can be a value of @ref ADC_External_trigger_Source_Regular */
+  uint32_t ExternalTrigConvEdge;         /*!< Selects the external trigger edge of regular group.
+                                              If trigger is set to ADC_SOFTWARE_START, this parameter is discarded.
+                                              This parameter can be a value of @ref ADC_External_trigger_edge_Regular */
+  FunctionalState DMAContinuousRequests; /*!< Specifies whether the DMA requests are performed in one shot mode (DMA transfer stop when number of conversions is reached)
+                        or in Continuous mode (DMA transfer unlimited, whatever number of conversions).
+                        Note: In continuous mode, DMA must be configured in circular mode. Otherwise an overrun will be triggered when DMA buffer maximum pointer is reached.
+                        Note: This parameter must be modified when no conversion is on going on both regular and injected groups (ADC disabled, or ADC enabled without continuous mode or external trigger that could launch a conversion).
+                        This parameter can be set to ENABLE or DISABLE. */
+} ADC_InitTypeDef;
+
+
+
+/**
+  * @brief  Structure definition of ADC channel for regular group
+  * @note   The setting of these parameters with function HAL_ADC_ConfigChannel() is conditioned to ADC state.
+  *         ADC can be either disabled or enabled without conversion on going on regular group.
+  */
+typedef struct
+{
+  uint32_t Channel;                /*!< Specifies the channel to configure into ADC regular group.
+                                        This parameter can be a value of @ref ADC_channels */
+  uint32_t Rank;                   /*!< Specifies the rank in the regular group sequencer.
+                                        This parameter must be a number between Min_Data = 1 and Max_Data = 16 */
+  uint32_t SamplingTime;           /*!< Sampling time value to be set for the selected channel.
+                                        Unit: ADC clock cycles
+                                        Conversion time is the addition of sampling time and processing time (12 ADC clock cycles at ADC resolution 12 bits, 11 cycles at 10 bits, 9 cycles at 8 bits, 7 cycles at 6 bits).
+                                        This parameter can be a value of @ref ADC_sampling_times
+                                        Caution: This parameter updates the parameter property of the channel, that can be used into regular and/or injected groups.
+                                                 If this same channel has been previously configured in the other group (regular/injected), it will be updated to last setting.
+                                        Note: In case of usage of internal measurement channels (VrefInt/Vbat/TempSensor),
+                                              sampling time constraints must be respected (sampling time can be adjusted in function of ADC clock frequency and sampling time setting)
+                                              Refer to device datasheet for timings values, parameters TS_vrefint, TS_temp (values rough order: 4us min). */
+  uint32_t Offset;                 /*!< Reserved for future use, can be set to 0 */
+} ADC_ChannelConfTypeDef;
+
+/**
+  * @brief ADC Configuration multi-mode structure definition
+  */
+typedef struct
+{
+  uint32_t WatchdogMode;      /*!< Configures the ADC analog watchdog mode.
+                                   This parameter can be a value of @ref ADC_analog_watchdog_selection */
+  uint32_t HighThreshold;     /*!< Configures the ADC analog watchdog High threshold value.
+                                   This parameter must be a 12-bit value. */
+  uint32_t LowThreshold;      /*!< Configures the ADC analog watchdog High threshold value.
+                                   This parameter must be a 12-bit value. */
+  uint32_t Channel;           /*!< Configures ADC channel for the analog watchdog.
+                                   This parameter has an effect only if watchdog mode is configured on single channel
+                                   This parameter can be a value of @ref ADC_channels */
+  FunctionalState ITMode;     /*!< Specifies whether the analog watchdog is configured
+                                   is interrupt mode or in polling mode.
+                                   This parameter can be set to ENABLE or DISABLE */
+  uint32_t WatchdogNumber;    /*!< Reserved for future use, can be set to 0 */
+} ADC_AnalogWDGConfTypeDef;
+
+/**
+  * @brief  HAL ADC state machine: ADC states definition (bitfields)
+  */
+/* States of ADC global scope */
+#define HAL_ADC_STATE_RESET             0x00000000U    /*!< ADC not yet initialized or disabled */
+#define HAL_ADC_STATE_READY             0x00000001U    /*!< ADC peripheral ready for use */
+#define HAL_ADC_STATE_BUSY_INTERNAL     0x00000002U    /*!< ADC is busy to internal process (initialization, calibration) */
+#define HAL_ADC_STATE_TIMEOUT           0x00000004U    /*!< TimeOut occurrence */
+
+/* States of ADC errors */
+#define HAL_ADC_STATE_ERROR_INTERNAL    0x00000010U    /*!< Internal error occurrence */
+#define HAL_ADC_STATE_ERROR_CONFIG      0x00000020U    /*!< Configuration error occurrence */
+#define HAL_ADC_STATE_ERROR_DMA         0x00000040U    /*!< DMA error occurrence */
+
+/* States of ADC group regular */
+#define HAL_ADC_STATE_REG_BUSY          0x00000100U    /*!< A conversion on group regular is ongoing or can occur (either by continuous mode,
+                                                            external trigger, low power auto power-on (if feature available), multimode ADC master control (if feature available)) */
+#define HAL_ADC_STATE_REG_EOC           0x00000200U    /*!< Conversion data available on group regular */
+#define HAL_ADC_STATE_REG_OVR           0x00000400U    /*!< Overrun occurrence */
+
+/* States of ADC group injected */
+#define HAL_ADC_STATE_INJ_BUSY          0x00001000U    /*!< A conversion on group injected is ongoing or can occur (either by auto-injection mode,
+                                                            external trigger, low power auto power-on (if feature available), multimode ADC master control (if feature available)) */
+#define HAL_ADC_STATE_INJ_EOC           0x00002000U    /*!< Conversion data available on group injected */
+
+/* States of ADC analog watchdogs */
+#define HAL_ADC_STATE_AWD1              0x00010000U    /*!< Out-of-window occurrence of analog watchdog 1 */
+#define HAL_ADC_STATE_AWD2              0x00020000U    /*!< Not available on STM32F4 device: Out-of-window occurrence of analog watchdog 2 */
+#define HAL_ADC_STATE_AWD3              0x00040000U    /*!< Not available on STM32F4 device: Out-of-window occurrence of analog watchdog 3 */
+
+/* States of ADC multi-mode */
+#define HAL_ADC_STATE_MULTIMODE_SLAVE   0x00100000U    /*!< Not available on STM32F4 device: ADC in multimode slave state, controlled by another ADC master ( */
+
+
+/**
+  * @brief  ADC handle Structure definition
+  */
+#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
+typedef struct __ADC_HandleTypeDef
+#else
+typedef struct
+#endif
+{
+  ADC_TypeDef                   *Instance;                   /*!< Register base address */
+
+  ADC_InitTypeDef               Init;                        /*!< ADC required parameters */
+
+  __IO uint32_t                 NbrOfCurrentConversionRank;  /*!< ADC number of current conversion rank */
+
+  DMA_HandleTypeDef             *DMA_Handle;                 /*!< Pointer DMA Handler */
+
+  HAL_LockTypeDef               Lock;                        /*!< ADC locking object */
+
+  __IO uint32_t                 State;                       /*!< ADC communication state */
+
+  __IO uint32_t                 ErrorCode;                   /*!< ADC Error code */
+#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
+  void (* ConvCpltCallback)(struct __ADC_HandleTypeDef *hadc);              /*!< ADC conversion complete callback */
+  void (* ConvHalfCpltCallback)(struct __ADC_HandleTypeDef *hadc);          /*!< ADC conversion DMA half-transfer callback */
+  void (* LevelOutOfWindowCallback)(struct __ADC_HandleTypeDef *hadc);      /*!< ADC analog watchdog 1 callback */
+  void (* ErrorCallback)(struct __ADC_HandleTypeDef *hadc);                 /*!< ADC error callback */
+  void (* InjectedConvCpltCallback)(struct __ADC_HandleTypeDef *hadc);      /*!< ADC group injected conversion complete callback */
+  void (* MspInitCallback)(struct __ADC_HandleTypeDef *hadc);               /*!< ADC Msp Init callback */
+  void (* MspDeInitCallback)(struct __ADC_HandleTypeDef *hadc);             /*!< ADC Msp DeInit callback */
+#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
+} ADC_HandleTypeDef;
+
+#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
+/**
+  * @brief  HAL ADC Callback ID enumeration definition
+  */
+typedef enum
+{
+  HAL_ADC_CONVERSION_COMPLETE_CB_ID     = 0x00U,  /*!< ADC conversion complete callback ID */
+  HAL_ADC_CONVERSION_HALF_CB_ID         = 0x01U,  /*!< ADC conversion DMA half-transfer callback ID */
+  HAL_ADC_LEVEL_OUT_OF_WINDOW_1_CB_ID   = 0x02U,  /*!< ADC analog watchdog 1 callback ID */
+  HAL_ADC_ERROR_CB_ID                   = 0x03U,  /*!< ADC error callback ID */
+  HAL_ADC_INJ_CONVERSION_COMPLETE_CB_ID = 0x04U,  /*!< ADC group injected conversion complete callback ID */
+  HAL_ADC_MSPINIT_CB_ID                 = 0x05U,  /*!< ADC Msp Init callback ID          */
+  HAL_ADC_MSPDEINIT_CB_ID               = 0x06U   /*!< ADC Msp DeInit callback ID        */
+} HAL_ADC_CallbackIDTypeDef;
+
+/**
+  * @brief  HAL ADC Callback pointer definition
+  */
+typedef  void (*pADC_CallbackTypeDef)(ADC_HandleTypeDef *hadc); /*!< pointer to a ADC callback function */
+
+#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup ADC_Exported_Constants ADC Exported Constants
+  * @{
+  */
+
+/** @defgroup ADC_Error_Code ADC Error Code
+  * @{
+  */
+#define HAL_ADC_ERROR_NONE        0x00U   /*!< No error                                              */
+#define HAL_ADC_ERROR_INTERNAL    0x01U   /*!< ADC IP internal error: if problem of clocking, 
+                                               enable/disable, erroneous state                       */
+#define HAL_ADC_ERROR_OVR         0x02U   /*!< Overrun error                                         */
+#define HAL_ADC_ERROR_DMA         0x04U   /*!< DMA transfer error                                    */
+#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
+#define HAL_ADC_ERROR_INVALID_CALLBACK  (0x10U)   /*!< Invalid Callback error */
+#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
+/**
+  * @}
+  */
+
+
+/** @defgroup ADC_ClockPrescaler  ADC Clock Prescaler
+  * @{
+  */
+#define ADC_CLOCK_SYNC_PCLK_DIV2    0x00000000U
+#define ADC_CLOCK_SYNC_PCLK_DIV4    ((uint32_t)ADC_CCR_ADCPRE_0)
+#define ADC_CLOCK_SYNC_PCLK_DIV6    ((uint32_t)ADC_CCR_ADCPRE_1)
+#define ADC_CLOCK_SYNC_PCLK_DIV8    ((uint32_t)ADC_CCR_ADCPRE)
+/**
+  * @}
+  */
+
+/** @defgroup ADC_delay_between_2_sampling_phases ADC Delay Between 2 Sampling Phases
+  * @{
+  */
+#define ADC_TWOSAMPLINGDELAY_5CYCLES    0x00000000U
+#define ADC_TWOSAMPLINGDELAY_6CYCLES    ((uint32_t)ADC_CCR_DELAY_0)
+#define ADC_TWOSAMPLINGDELAY_7CYCLES    ((uint32_t)ADC_CCR_DELAY_1)
+#define ADC_TWOSAMPLINGDELAY_8CYCLES    ((uint32_t)(ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0))
+#define ADC_TWOSAMPLINGDELAY_9CYCLES    ((uint32_t)ADC_CCR_DELAY_2)
+#define ADC_TWOSAMPLINGDELAY_10CYCLES   ((uint32_t)(ADC_CCR_DELAY_2 | ADC_CCR_DELAY_0))
+#define ADC_TWOSAMPLINGDELAY_11CYCLES   ((uint32_t)(ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1))
+#define ADC_TWOSAMPLINGDELAY_12CYCLES   ((uint32_t)(ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0))
+#define ADC_TWOSAMPLINGDELAY_13CYCLES   ((uint32_t)ADC_CCR_DELAY_3)
+#define ADC_TWOSAMPLINGDELAY_14CYCLES   ((uint32_t)(ADC_CCR_DELAY_3 | ADC_CCR_DELAY_0))
+#define ADC_TWOSAMPLINGDELAY_15CYCLES   ((uint32_t)(ADC_CCR_DELAY_3 | ADC_CCR_DELAY_1))
+#define ADC_TWOSAMPLINGDELAY_16CYCLES   ((uint32_t)(ADC_CCR_DELAY_3 | ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0))
+#define ADC_TWOSAMPLINGDELAY_17CYCLES   ((uint32_t)(ADC_CCR_DELAY_3 | ADC_CCR_DELAY_2))
+#define ADC_TWOSAMPLINGDELAY_18CYCLES   ((uint32_t)(ADC_CCR_DELAY_3 | ADC_CCR_DELAY_2 | ADC_CCR_DELAY_0))
+#define ADC_TWOSAMPLINGDELAY_19CYCLES   ((uint32_t)(ADC_CCR_DELAY_3 | ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1))
+#define ADC_TWOSAMPLINGDELAY_20CYCLES   ((uint32_t)ADC_CCR_DELAY)
+/**
+  * @}
+  */
+
+/** @defgroup ADC_Resolution ADC Resolution
+  * @{
+  */
+#define ADC_RESOLUTION_12B  0x00000000U
+#define ADC_RESOLUTION_10B  ((uint32_t)ADC_CR1_RES_0)
+#define ADC_RESOLUTION_8B   ((uint32_t)ADC_CR1_RES_1)
+#define ADC_RESOLUTION_6B   ((uint32_t)ADC_CR1_RES)
+/**
+  * @}
+  */
+
+/** @defgroup ADC_External_trigger_edge_Regular ADC External Trigger Edge Regular
+  * @{
+  */
+#define ADC_EXTERNALTRIGCONVEDGE_NONE           0x00000000U
+#define ADC_EXTERNALTRIGCONVEDGE_RISING         ((uint32_t)ADC_CR2_EXTEN_0)
+#define ADC_EXTERNALTRIGCONVEDGE_FALLING        ((uint32_t)ADC_CR2_EXTEN_1)
+#define ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING  ((uint32_t)ADC_CR2_EXTEN)
+/**
+  * @}
+  */
+
+/** @defgroup ADC_External_trigger_Source_Regular ADC External Trigger Source Regular
+  * @{
+  */
+/* Note: Parameter ADC_SOFTWARE_START is a software parameter used for        */
+/*       compatibility with other STM32 devices.                              */
+#define ADC_EXTERNALTRIGCONV_T1_CC1    0x00000000U
+#define ADC_EXTERNALTRIGCONV_T1_CC2    ((uint32_t)ADC_CR2_EXTSEL_0)
+#define ADC_EXTERNALTRIGCONV_T1_CC3    ((uint32_t)ADC_CR2_EXTSEL_1)
+#define ADC_EXTERNALTRIGCONV_T2_CC2    ((uint32_t)(ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0))
+#define ADC_EXTERNALTRIGCONV_T2_CC3    ((uint32_t)ADC_CR2_EXTSEL_2)
+#define ADC_EXTERNALTRIGCONV_T2_CC4    ((uint32_t)(ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_0))
+#define ADC_EXTERNALTRIGCONV_T2_TRGO   ((uint32_t)(ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1))
+#define ADC_EXTERNALTRIGCONV_T3_CC1    ((uint32_t)(ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0))
+#define ADC_EXTERNALTRIGCONV_T3_TRGO   ((uint32_t)ADC_CR2_EXTSEL_3)
+#define ADC_EXTERNALTRIGCONV_T4_CC4    ((uint32_t)(ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_0))
+#define ADC_EXTERNALTRIGCONV_T5_CC1    ((uint32_t)(ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_1))
+#define ADC_EXTERNALTRIGCONV_T5_CC2    ((uint32_t)(ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0))
+#define ADC_EXTERNALTRIGCONV_T5_CC3    ((uint32_t)(ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_2))
+#define ADC_EXTERNALTRIGCONV_T8_CC1    ((uint32_t)(ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_0))
+#define ADC_EXTERNALTRIGCONV_T8_TRGO   ((uint32_t)(ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1))
+#define ADC_EXTERNALTRIGCONV_Ext_IT11  ((uint32_t)ADC_CR2_EXTSEL)
+#define ADC_SOFTWARE_START             ((uint32_t)ADC_CR2_EXTSEL + 1U)
+/**
+  * @}
+  */
+
+/** @defgroup ADC_Data_align ADC Data Align
+  * @{
+  */
+#define ADC_DATAALIGN_RIGHT      0x00000000U
+#define ADC_DATAALIGN_LEFT       ((uint32_t)ADC_CR2_ALIGN)
+/**
+  * @}
+  */
+
+/** @defgroup ADC_channels  ADC Common Channels
+  * @{
+  */
+#define ADC_CHANNEL_0           0x00000000U
+#define ADC_CHANNEL_1           ((uint32_t)ADC_CR1_AWDCH_0)
+#define ADC_CHANNEL_2           ((uint32_t)ADC_CR1_AWDCH_1)
+#define ADC_CHANNEL_3           ((uint32_t)(ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0))
+#define ADC_CHANNEL_4           ((uint32_t)ADC_CR1_AWDCH_2)
+#define ADC_CHANNEL_5           ((uint32_t)(ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_0))
+#define ADC_CHANNEL_6           ((uint32_t)(ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1))
+#define ADC_CHANNEL_7           ((uint32_t)(ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0))
+#define ADC_CHANNEL_8           ((uint32_t)ADC_CR1_AWDCH_3)
+#define ADC_CHANNEL_9           ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_0))
+#define ADC_CHANNEL_10          ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_1))
+#define ADC_CHANNEL_11          ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0))
+#define ADC_CHANNEL_12          ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2))
+#define ADC_CHANNEL_13          ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_0))
+#define ADC_CHANNEL_14          ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1))
+#define ADC_CHANNEL_15          ((uint32_t)(ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0))
+#define ADC_CHANNEL_16          ((uint32_t)ADC_CR1_AWDCH_4)
+#define ADC_CHANNEL_17          ((uint32_t)(ADC_CR1_AWDCH_4 | ADC_CR1_AWDCH_0))
+#define ADC_CHANNEL_18          ((uint32_t)(ADC_CR1_AWDCH_4 | ADC_CR1_AWDCH_1))
+
+#define ADC_CHANNEL_VREFINT     ((uint32_t)ADC_CHANNEL_17)
+#define ADC_CHANNEL_VBAT        ((uint32_t)ADC_CHANNEL_18)
+/**
+  * @}
+  */
+
+/** @defgroup ADC_sampling_times  ADC Sampling Times
+  * @{
+  */
+#define ADC_SAMPLETIME_3CYCLES    0x00000000U
+#define ADC_SAMPLETIME_15CYCLES   ((uint32_t)ADC_SMPR1_SMP10_0)
+#define ADC_SAMPLETIME_28CYCLES   ((uint32_t)ADC_SMPR1_SMP10_1)
+#define ADC_SAMPLETIME_56CYCLES   ((uint32_t)(ADC_SMPR1_SMP10_1 | ADC_SMPR1_SMP10_0))
+#define ADC_SAMPLETIME_84CYCLES   ((uint32_t)ADC_SMPR1_SMP10_2)
+#define ADC_SAMPLETIME_112CYCLES  ((uint32_t)(ADC_SMPR1_SMP10_2 | ADC_SMPR1_SMP10_0))
+#define ADC_SAMPLETIME_144CYCLES  ((uint32_t)(ADC_SMPR1_SMP10_2 | ADC_SMPR1_SMP10_1))
+#define ADC_SAMPLETIME_480CYCLES  ((uint32_t)ADC_SMPR1_SMP10)
+/**
+  * @}
+  */
+
+/** @defgroup ADC_EOCSelection ADC EOC Selection
+  * @{
+  */
+#define ADC_EOC_SEQ_CONV              0x00000000U
+#define ADC_EOC_SINGLE_CONV           0x00000001U
+#define ADC_EOC_SINGLE_SEQ_CONV       0x00000002U  /*!< reserved for future use */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_Event_type ADC Event Type
+  * @{
+  */
+#define ADC_AWD_EVENT             ((uint32_t)ADC_FLAG_AWD)
+#define ADC_OVR_EVENT             ((uint32_t)ADC_FLAG_OVR)
+/**
+  * @}
+  */
+
+/** @defgroup ADC_analog_watchdog_selection ADC Analog Watchdog Selection
+  * @{
+  */
+#define ADC_ANALOGWATCHDOG_SINGLE_REG         ((uint32_t)(ADC_CR1_AWDSGL | ADC_CR1_AWDEN))
+#define ADC_ANALOGWATCHDOG_SINGLE_INJEC       ((uint32_t)(ADC_CR1_AWDSGL | ADC_CR1_JAWDEN))
+#define ADC_ANALOGWATCHDOG_SINGLE_REGINJEC    ((uint32_t)(ADC_CR1_AWDSGL | ADC_CR1_AWDEN | ADC_CR1_JAWDEN))
+#define ADC_ANALOGWATCHDOG_ALL_REG            ((uint32_t)ADC_CR1_AWDEN)
+#define ADC_ANALOGWATCHDOG_ALL_INJEC          ((uint32_t)ADC_CR1_JAWDEN)
+#define ADC_ANALOGWATCHDOG_ALL_REGINJEC       ((uint32_t)(ADC_CR1_AWDEN | ADC_CR1_JAWDEN))
+#define ADC_ANALOGWATCHDOG_NONE               0x00000000U
+/**
+  * @}
+  */
+
+/** @defgroup ADC_interrupts_definition ADC Interrupts Definition
+  * @{
+  */
+#define ADC_IT_EOC      ((uint32_t)ADC_CR1_EOCIE)
+#define ADC_IT_AWD      ((uint32_t)ADC_CR1_AWDIE)
+#define ADC_IT_JEOC     ((uint32_t)ADC_CR1_JEOCIE)
+#define ADC_IT_OVR      ((uint32_t)ADC_CR1_OVRIE)
+/**
+  * @}
+  */
+
+/** @defgroup ADC_flags_definition ADC Flags Definition
+  * @{
+  */
+#define ADC_FLAG_AWD    ((uint32_t)ADC_SR_AWD)
+#define ADC_FLAG_EOC    ((uint32_t)ADC_SR_EOC)
+#define ADC_FLAG_JEOC   ((uint32_t)ADC_SR_JEOC)
+#define ADC_FLAG_JSTRT  ((uint32_t)ADC_SR_JSTRT)
+#define ADC_FLAG_STRT   ((uint32_t)ADC_SR_STRT)
+#define ADC_FLAG_OVR    ((uint32_t)ADC_SR_OVR)
+/**
+  * @}
+  */
+
+/** @defgroup ADC_channels_type ADC Channels Type
+  * @{
+  */
+#define ADC_ALL_CHANNELS      0x00000001U
+#define ADC_REGULAR_CHANNELS  0x00000002U /*!< reserved for future use */
+#define ADC_INJECTED_CHANNELS 0x00000003U /*!< reserved for future use */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup ADC_Exported_Macros ADC Exported Macros
+  * @{
+  */
+
+/** @brief Reset ADC handle state
+  * @param  __HANDLE__ ADC handle
+  * @retval None
+  */
+#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
+#define __HAL_ADC_RESET_HANDLE_STATE(__HANDLE__)                               \
+  do{                                                                          \
+     (__HANDLE__)->State = HAL_ADC_STATE_RESET;                               \
+     (__HANDLE__)->MspInitCallback = NULL;                                     \
+     (__HANDLE__)->MspDeInitCallback = NULL;                                   \
+    } while(0)
+#else
+#define __HAL_ADC_RESET_HANDLE_STATE(__HANDLE__)                               \
+  ((__HANDLE__)->State = HAL_ADC_STATE_RESET)
+#endif
+
+/**
+  * @brief  Enable the ADC peripheral.
+  * @param  __HANDLE__ ADC handle
+  * @retval None
+  */
+#define __HAL_ADC_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR2 |=  ADC_CR2_ADON)
+
+/**
+  * @brief  Disable the ADC peripheral.
+  * @param  __HANDLE__ ADC handle
+  * @retval None
+  */
+#define __HAL_ADC_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR2 &=  ~ADC_CR2_ADON)
+
+/**
+  * @brief  Enable the ADC end of conversion interrupt.
+  * @param  __HANDLE__ specifies the ADC Handle.
+  * @param  __INTERRUPT__ ADC Interrupt.
+  * @retval None
+  */
+#define __HAL_ADC_ENABLE_IT(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->CR1) |= (__INTERRUPT__))
+
+/**
+  * @brief  Disable the ADC end of conversion interrupt.
+  * @param  __HANDLE__ specifies the ADC Handle.
+  * @param  __INTERRUPT__ ADC interrupt.
+  * @retval None
+  */
+#define __HAL_ADC_DISABLE_IT(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->CR1) &= ~(__INTERRUPT__))
+
+/** @brief  Check if the specified ADC interrupt source is enabled or disabled.
+  * @param  __HANDLE__ specifies the ADC Handle.
+  * @param  __INTERRUPT__ specifies the ADC interrupt source to check.
+  * @retval The new state of __IT__ (TRUE or FALSE).
+  */
+#define __HAL_ADC_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__)  (((__HANDLE__)->Instance->CR1 & (__INTERRUPT__)) == (__INTERRUPT__))
+
+/**
+  * @brief  Clear the ADC's pending flags.
+  * @param  __HANDLE__ specifies the ADC Handle.
+  * @param  __FLAG__ ADC flag.
+  * @retval None
+  */
+#define __HAL_ADC_CLEAR_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->SR) = ~(__FLAG__))
+
+/**
+  * @brief  Get the selected ADC's flag status.
+  * @param  __HANDLE__ specifies the ADC Handle.
+  * @param  __FLAG__ ADC flag.
+  * @retval None
+  */
+#define __HAL_ADC_GET_FLAG(__HANDLE__, __FLAG__) ((((__HANDLE__)->Instance->SR) & (__FLAG__)) == (__FLAG__))
+
+/**
+  * @}
+  */
+
+/* Include ADC HAL Extension module */
+#include "stm32f4xx_hal_adc_ex.h"
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup ADC_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup ADC_Exported_Functions_Group1
+  * @{
+  */
+/* Initialization/de-initialization functions ***********************************/
+HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc);
+HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc);
+void HAL_ADC_MspInit(ADC_HandleTypeDef *hadc);
+void HAL_ADC_MspDeInit(ADC_HandleTypeDef *hadc);
+
+#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
+/* Callbacks Register/UnRegister functions  ***********************************/
+HAL_StatusTypeDef HAL_ADC_RegisterCallback(ADC_HandleTypeDef *hadc, HAL_ADC_CallbackIDTypeDef CallbackID, pADC_CallbackTypeDef pCallback);
+HAL_StatusTypeDef HAL_ADC_UnRegisterCallback(ADC_HandleTypeDef *hadc, HAL_ADC_CallbackIDTypeDef CallbackID);
+#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
+/**
+  * @}
+  */
+
+/** @addtogroup ADC_Exported_Functions_Group2
+  * @{
+  */
+/* I/O operation functions ******************************************************/
+HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc);
+HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc);
+HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout);
+
+HAL_StatusTypeDef HAL_ADC_PollForEvent(ADC_HandleTypeDef *hadc, uint32_t EventType, uint32_t Timeout);
+
+HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc);
+HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef *hadc);
+
+void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc);
+
+HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length);
+HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc);
+
+uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc);
+
+void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc);
+void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc);
+void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc);
+void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc);
+/**
+  * @}
+  */
+
+/** @addtogroup ADC_Exported_Functions_Group3
+  * @{
+  */
+/* Peripheral Control functions *************************************************/
+HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig);
+HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef *hadc, ADC_AnalogWDGConfTypeDef *AnalogWDGConfig);
+/**
+  * @}
+  */
+
+/** @addtogroup ADC_Exported_Functions_Group4
+  * @{
+  */
+/* Peripheral State functions ***************************************************/
+uint32_t HAL_ADC_GetState(ADC_HandleTypeDef *hadc);
+uint32_t HAL_ADC_GetError(ADC_HandleTypeDef *hadc);
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup ADC_Private_Constants ADC Private Constants
+  * @{
+  */
+/* Delay for ADC stabilization time.                                        */
+/* Maximum delay is 1us (refer to device datasheet, parameter tSTAB).       */
+/* Unit: us                                                                 */
+#define ADC_STAB_DELAY_US               3U
+/* Delay for temperature sensor stabilization time.                         */
+/* Maximum delay is 10us (refer to device datasheet, parameter tSTART).     */
+/* Unit: us                                                                 */
+#define ADC_TEMPSENSOR_DELAY_US         10U
+/**
+  * @}
+  */
+
+/* Private macro ------------------------------------------------------------*/
+
+/** @defgroup ADC_Private_Macros ADC Private Macros
+  * @{
+  */
+/* Macro reserved for internal HAL driver usage, not intended to be used in
+   code of final user */
+
+/**
+  * @brief Verification of ADC state: enabled or disabled
+  * @param __HANDLE__ ADC handle
+  * @retval SET (ADC enabled) or RESET (ADC disabled)
+  */
+#define ADC_IS_ENABLE(__HANDLE__)                                              \
+  ((( ((__HANDLE__)->Instance->SR & ADC_SR_ADONS) == ADC_SR_ADONS )            \
+  ) ? SET : RESET)
+
+/**
+  * @brief Test if conversion trigger of regular group is software start
+  *        or external trigger.
+  * @param __HANDLE__ ADC handle
+  * @retval SET (software start) or RESET (external trigger)
+  */
+#define ADC_IS_SOFTWARE_START_REGULAR(__HANDLE__)                              \
+  (((__HANDLE__)->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
+
+/**
+  * @brief Test if conversion trigger of injected group is software start
+  *        or external trigger.
+  * @param __HANDLE__ ADC handle
+  * @retval SET (software start) or RESET (external trigger)
+  */
+#define ADC_IS_SOFTWARE_START_INJECTED(__HANDLE__)                             \
+  (((__HANDLE__)->Instance->CR2 & ADC_CR2_JEXTEN) == RESET)
+
+/**
+  * @brief Simultaneously clears and sets specific bits of the handle State
+  * @note: ADC_STATE_CLR_SET() macro is merely aliased to generic macro MODIFY_REG(),
+  *        the first parameter is the ADC handle State, the second parameter is the
+  *        bit field to clear, the third and last parameter is the bit field to set.
+  * @retval None
+  */
+#define ADC_STATE_CLR_SET MODIFY_REG
+
+/**
+  * @brief Clear ADC error code (set it to error code: "no error")
+  * @param __HANDLE__ ADC handle
+  * @retval None
+  */
+#define ADC_CLEAR_ERRORCODE(__HANDLE__)                                        \
+  ((__HANDLE__)->ErrorCode = HAL_ADC_ERROR_NONE)
+
+
+#define IS_ADC_CLOCKPRESCALER(ADC_CLOCK)     (((ADC_CLOCK) == ADC_CLOCK_SYNC_PCLK_DIV2) || \
+                                              ((ADC_CLOCK) == ADC_CLOCK_SYNC_PCLK_DIV4) || \
+                                              ((ADC_CLOCK) == ADC_CLOCK_SYNC_PCLK_DIV6) || \
+                                              ((ADC_CLOCK) == ADC_CLOCK_SYNC_PCLK_DIV8))
+#define IS_ADC_SAMPLING_DELAY(DELAY) (((DELAY) == ADC_TWOSAMPLINGDELAY_5CYCLES)  || \
+                                      ((DELAY) == ADC_TWOSAMPLINGDELAY_6CYCLES)  || \
+                                      ((DELAY) == ADC_TWOSAMPLINGDELAY_7CYCLES)  || \
+                                      ((DELAY) == ADC_TWOSAMPLINGDELAY_8CYCLES)  || \
+                                      ((DELAY) == ADC_TWOSAMPLINGDELAY_9CYCLES)  || \
+                                      ((DELAY) == ADC_TWOSAMPLINGDELAY_10CYCLES) || \
+                                      ((DELAY) == ADC_TWOSAMPLINGDELAY_11CYCLES) || \
+                                      ((DELAY) == ADC_TWOSAMPLINGDELAY_12CYCLES) || \
+                                      ((DELAY) == ADC_TWOSAMPLINGDELAY_13CYCLES) || \
+                                      ((DELAY) == ADC_TWOSAMPLINGDELAY_14CYCLES) || \
+                                      ((DELAY) == ADC_TWOSAMPLINGDELAY_15CYCLES) || \
+                                      ((DELAY) == ADC_TWOSAMPLINGDELAY_16CYCLES) || \
+                                      ((DELAY) == ADC_TWOSAMPLINGDELAY_17CYCLES) || \
+                                      ((DELAY) == ADC_TWOSAMPLINGDELAY_18CYCLES) || \
+                                      ((DELAY) == ADC_TWOSAMPLINGDELAY_19CYCLES) || \
+                                      ((DELAY) == ADC_TWOSAMPLINGDELAY_20CYCLES))
+#define IS_ADC_RESOLUTION(RESOLUTION) (((RESOLUTION) == ADC_RESOLUTION_12B) || \
+                                       ((RESOLUTION) == ADC_RESOLUTION_10B) || \
+                                       ((RESOLUTION) == ADC_RESOLUTION_8B)  || \
+                                       ((RESOLUTION) == ADC_RESOLUTION_6B))
+#define IS_ADC_EXT_TRIG_EDGE(EDGE) (((EDGE) == ADC_EXTERNALTRIGCONVEDGE_NONE)    || \
+                                    ((EDGE) == ADC_EXTERNALTRIGCONVEDGE_RISING)  || \
+                                    ((EDGE) == ADC_EXTERNALTRIGCONVEDGE_FALLING) || \
+                                    ((EDGE) == ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING))
+#define IS_ADC_EXT_TRIG(REGTRIG) (((REGTRIG) == ADC_EXTERNALTRIGCONV_T1_CC1)  || \
+                                  ((REGTRIG) == ADC_EXTERNALTRIGCONV_T1_CC2)  || \
+                                  ((REGTRIG) == ADC_EXTERNALTRIGCONV_T1_CC3)  || \
+                                  ((REGTRIG) == ADC_EXTERNALTRIGCONV_T2_CC2)  || \
+                                  ((REGTRIG) == ADC_EXTERNALTRIGCONV_T2_CC3)  || \
+                                  ((REGTRIG) == ADC_EXTERNALTRIGCONV_T2_CC4)  || \
+                                  ((REGTRIG) == ADC_EXTERNALTRIGCONV_T2_TRGO) || \
+                                  ((REGTRIG) == ADC_EXTERNALTRIGCONV_T3_CC1)  || \
+                                  ((REGTRIG) == ADC_EXTERNALTRIGCONV_T3_TRGO) || \
+                                  ((REGTRIG) == ADC_EXTERNALTRIGCONV_T4_CC4)  || \
+                                  ((REGTRIG) == ADC_EXTERNALTRIGCONV_T5_CC1)  || \
+                                  ((REGTRIG) == ADC_EXTERNALTRIGCONV_T5_CC2)  || \
+                                  ((REGTRIG) == ADC_EXTERNALTRIGCONV_T5_CC3)  || \
+                                  ((REGTRIG) == ADC_EXTERNALTRIGCONV_T8_CC1)  || \
+                                  ((REGTRIG) == ADC_EXTERNALTRIGCONV_T8_TRGO) || \
+                                  ((REGTRIG) == ADC_EXTERNALTRIGCONV_Ext_IT11)|| \
+                                  ((REGTRIG) == ADC_SOFTWARE_START))
+#define IS_ADC_DATA_ALIGN(ALIGN) (((ALIGN) == ADC_DATAALIGN_RIGHT) || \
+                                  ((ALIGN) == ADC_DATAALIGN_LEFT))
+#define IS_ADC_SAMPLE_TIME(TIME) (((TIME) == ADC_SAMPLETIME_3CYCLES)   || \
+                                  ((TIME) == ADC_SAMPLETIME_15CYCLES)  || \
+                                  ((TIME) == ADC_SAMPLETIME_28CYCLES)  || \
+                                  ((TIME) == ADC_SAMPLETIME_56CYCLES)  || \
+                                  ((TIME) == ADC_SAMPLETIME_84CYCLES)  || \
+                                  ((TIME) == ADC_SAMPLETIME_112CYCLES) || \
+                                  ((TIME) == ADC_SAMPLETIME_144CYCLES) || \
+                                  ((TIME) == ADC_SAMPLETIME_480CYCLES))
+#define IS_ADC_EOCSelection(EOCSelection) (((EOCSelection) == ADC_EOC_SINGLE_CONV)   || \
+                                           ((EOCSelection) == ADC_EOC_SEQ_CONV)  || \
+                                           ((EOCSelection) == ADC_EOC_SINGLE_SEQ_CONV))
+#define IS_ADC_EVENT_TYPE(EVENT) (((EVENT) == ADC_AWD_EVENT) || \
+                                  ((EVENT) == ADC_OVR_EVENT))
+#define IS_ADC_ANALOG_WATCHDOG(WATCHDOG) (((WATCHDOG) == ADC_ANALOGWATCHDOG_SINGLE_REG)        || \
+                                          ((WATCHDOG) == ADC_ANALOGWATCHDOG_SINGLE_INJEC)      || \
+                                          ((WATCHDOG) == ADC_ANALOGWATCHDOG_SINGLE_REGINJEC)   || \
+                                          ((WATCHDOG) == ADC_ANALOGWATCHDOG_ALL_REG)           || \
+                                          ((WATCHDOG) == ADC_ANALOGWATCHDOG_ALL_INJEC)         || \
+                                          ((WATCHDOG) == ADC_ANALOGWATCHDOG_ALL_REGINJEC)      || \
+                                          ((WATCHDOG) == ADC_ANALOGWATCHDOG_NONE))
+#define IS_ADC_CHANNELS_TYPE(CHANNEL_TYPE) (((CHANNEL_TYPE) == ADC_ALL_CHANNELS) || \
+                                            ((CHANNEL_TYPE) == ADC_REGULAR_CHANNELS) || \
+                                            ((CHANNEL_TYPE) == ADC_INJECTED_CHANNELS))
+#define IS_ADC_THRESHOLD(THRESHOLD) ((THRESHOLD) <= 0xFFFU)
+
+#define IS_ADC_REGULAR_LENGTH(LENGTH) (((LENGTH) >= 1U) && ((LENGTH) <= 16U))
+#define IS_ADC_REGULAR_RANK(RANK) (((RANK) >= 1U) && ((RANK) <= (16U)))
+#define IS_ADC_REGULAR_DISC_NUMBER(NUMBER) (((NUMBER) >= 1U) && ((NUMBER) <= 8U))
+#define IS_ADC_RANGE(RESOLUTION, ADC_VALUE)                                     \
+   ((((RESOLUTION) == ADC_RESOLUTION_12B) && ((ADC_VALUE) <= 0x0FFFU)) || \
+    (((RESOLUTION) == ADC_RESOLUTION_10B) && ((ADC_VALUE) <= 0x03FFU)) || \
+    (((RESOLUTION) == ADC_RESOLUTION_8B)  && ((ADC_VALUE) <= 0x00FFU)) || \
+    (((RESOLUTION) == ADC_RESOLUTION_6B)  && ((ADC_VALUE) <= 0x003FU)))
+
+/**
+  * @brief  Set ADC Regular channel sequence length.
+  * @param  _NbrOfConversion_ Regular channel sequence length.
+  * @retval None
+  */
+#define ADC_SQR1(_NbrOfConversion_) (((_NbrOfConversion_) - (uint8_t)1U) << 20U)
+
+/**
+  * @brief  Set the ADC's sample time for channel numbers between 10 and 18.
+  * @param  _SAMPLETIME_ Sample time parameter.
+  * @param  _CHANNELNB_ Channel number.
+  * @retval None
+  */
+#define ADC_SMPR1(_SAMPLETIME_, _CHANNELNB_) ((_SAMPLETIME_) << (3U * (((uint32_t)((uint16_t)(_CHANNELNB_))) - 10U)))
+
+/**
+  * @brief  Set the ADC's sample time for channel numbers between 0 and 9.
+  * @param  _SAMPLETIME_ Sample time parameter.
+  * @param  _CHANNELNB_ Channel number.
+  * @retval None
+  */
+#define ADC_SMPR2(_SAMPLETIME_, _CHANNELNB_) ((_SAMPLETIME_) << (3U * ((uint32_t)((uint16_t)(_CHANNELNB_)))))
+
+/**
+  * @brief  Set the selected regular channel rank for rank between 1 and 6.
+  * @param  _CHANNELNB_ Channel number.
+  * @param  _RANKNB_ Rank number.
+  * @retval None
+  */
+#define ADC_SQR3_RK(_CHANNELNB_, _RANKNB_) (((uint32_t)((uint16_t)(_CHANNELNB_))) << (5U * ((_RANKNB_) - 1U)))
+
+/**
+  * @brief  Set the selected regular channel rank for rank between 7 and 12.
+  * @param  _CHANNELNB_ Channel number.
+  * @param  _RANKNB_ Rank number.
+  * @retval None
+  */
+#define ADC_SQR2_RK(_CHANNELNB_, _RANKNB_) (((uint32_t)((uint16_t)(_CHANNELNB_))) << (5U * ((_RANKNB_) - 7U)))
+
+/**
+  * @brief  Set the selected regular channel rank for rank between 13 and 16.
+  * @param  _CHANNELNB_ Channel number.
+  * @param  _RANKNB_ Rank number.
+  * @retval None
+  */
+#define ADC_SQR1_RK(_CHANNELNB_, _RANKNB_) (((uint32_t)((uint16_t)(_CHANNELNB_))) << (5U * ((_RANKNB_) - 13U)))
+
+/**
+  * @brief  Enable ADC continuous conversion mode.
+  * @param  _CONTINUOUS_MODE_ Continuous mode.
+  * @retval None
+  */
+#define ADC_CR2_CONTINUOUS(_CONTINUOUS_MODE_) ((_CONTINUOUS_MODE_) << 1U)
+
+/**
+  * @brief  Configures the number of discontinuous conversions for the regular group channels.
+  * @param  _NBR_DISCONTINUOUSCONV_ Number of discontinuous conversions.
+  * @retval None
+  */
+#define ADC_CR1_DISCONTINUOUS(_NBR_DISCONTINUOUSCONV_) (((_NBR_DISCONTINUOUSCONV_) - 1U) << ADC_CR1_DISCNUM_Pos)
+
+/**
+  * @brief  Enable ADC scan mode.
+  * @param  _SCANCONV_MODE_ Scan conversion mode.
+  * @retval None
+  */
+#define ADC_CR1_SCANCONV(_SCANCONV_MODE_) ((_SCANCONV_MODE_) << 8U)
+
+/**
+  * @brief  Enable the ADC end of conversion selection.
+  * @param  _EOCSelection_MODE_ End of conversion selection mode.
+  * @retval None
+  */
+#define ADC_CR2_EOCSelection(_EOCSelection_MODE_) ((_EOCSelection_MODE_) << 10U)
+
+/**
+  * @brief  Enable the ADC DMA continuous request.
+  * @param  _DMAContReq_MODE_ DMA continuous request mode.
+  * @retval None
+  */
+#define ADC_CR2_DMAContReq(_DMAContReq_MODE_) ((_DMAContReq_MODE_) << 9U)
+
+/**
+  * @brief Return resolution bits in CR1 register.
+  * @param __HANDLE__ ADC handle
+  * @retval None
+  */
+#define ADC_GET_RESOLUTION(__HANDLE__) (((__HANDLE__)->Instance->CR1) & ADC_CR1_RES)
+
+/**
+  * @}
+  */
+
+/* Private functions ---------------------------------------------------------*/
+/** @defgroup ADC_Private_Functions ADC Private Functions
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /*__STM32F4xx_ADC_H */
+
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc_ex.h b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc_ex.h
new file mode 100644
index 0000000..8ce8484
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc_ex.h
@@ -0,0 +1,407 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_hal_adc_ex.h
+  * @author  MCD Application Team
+  * @brief   Header file of ADC HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32F4xx_ADC_EX_H
+#define __STM32F4xx_ADC_EX_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx_hal_def.h"
+
+/** @addtogroup STM32F4xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup ADCEx
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup ADCEx_Exported_Types ADC Exported Types
+  * @{
+  */
+
+/**
+  * @brief  ADC Configuration injected Channel structure definition
+  * @note   Parameters of this structure are shared within 2 scopes:
+  *          - Scope channel: InjectedChannel, InjectedRank, InjectedSamplingTime, InjectedOffset
+  *          - Scope injected group (affects all channels of injected group): InjectedNbrOfConversion, InjectedDiscontinuousConvMode,
+  *            AutoInjectedConv, ExternalTrigInjecConvEdge, ExternalTrigInjecConv.
+  * @note   The setting of these parameters with function HAL_ADCEx_InjectedConfigChannel() is conditioned to ADC state.
+  *         ADC state can be either:
+  *          - For all parameters: ADC disabled
+  *          - For all except parameters 'InjectedDiscontinuousConvMode' and 'AutoInjectedConv': ADC enabled without conversion on going on injected group.
+  *          - For parameters 'ExternalTrigInjecConv' and 'ExternalTrigInjecConvEdge': ADC enabled, even with conversion on going on injected group.
+  */
+typedef struct
+{
+  uint32_t InjectedChannel;                      /*!< Selection of ADC channel to configure
+                                                      This parameter can be a value of @ref ADC_channels
+                                                      Note: Depending on devices, some channels may not be available on package pins. Refer to device datasheet for channels availability. */
+  uint32_t InjectedRank;                         /*!< Rank in the injected group sequencer
+                                                      This parameter must be a value of @ref ADCEx_injected_rank
+                                                      Note: In case of need to disable a channel or change order of conversion sequencer, rank containing a previous channel setting can be overwritten by the new channel setting (or parameter number of conversions can be adjusted) */
+  uint32_t InjectedSamplingTime;                 /*!< Sampling time value to be set for the selected channel.
+                                                      Unit: ADC clock cycles
+                                                      Conversion time is the addition of sampling time and processing time (12 ADC clock cycles at ADC resolution 12 bits, 11 cycles at 10 bits, 9 cycles at 8 bits, 7 cycles at 6 bits).
+                                                      This parameter can be a value of @ref ADC_sampling_times
+                                                      Caution: This parameter updates the parameter property of the channel, that can be used into regular and/or injected groups.
+                                                               If this same channel has been previously configured in the other group (regular/injected), it will be updated to last setting.
+                                                      Note: In case of usage of internal measurement channels (VrefInt/Vbat/TempSensor),
+                                                            sampling time constraints must be respected (sampling time can be adjusted in function of ADC clock frequency and sampling time setting)
+                                                            Refer to device datasheet for timings values, parameters TS_vrefint, TS_temp (values rough order: 4us min). */
+  uint32_t InjectedOffset;                       /*!< Defines the offset to be subtracted from the raw converted data (for channels set on injected group only).
+                                                      Offset value must be a positive number.
+                                                      Depending of ADC resolution selected (12, 10, 8 or 6 bits),
+                                                      this parameter must be a number between Min_Data = 0x000 and Max_Data = 0xFFF, 0x3FF, 0xFF or 0x3F respectively. */
+  uint32_t InjectedNbrOfConversion;              /*!< Specifies the number of ranks that will be converted within the injected group sequencer.
+                                                      To use the injected group sequencer and convert several ranks, parameter 'ScanConvMode' must be enabled.
+                                                      This parameter must be a number between Min_Data = 1 and Max_Data = 4.
+                                                      Caution: this setting impacts the entire injected group. Therefore, call of HAL_ADCEx_InjectedConfigChannel() to
+                                                               configure a channel on injected group can impact the configuration of other channels previously set. */
+  FunctionalState InjectedDiscontinuousConvMode; /*!< Specifies whether the conversions sequence of injected group is performed in Complete-sequence/Discontinuous-sequence (main sequence subdivided in successive parts).
+                                                      Discontinuous mode is used only if sequencer is enabled (parameter 'ScanConvMode'). If sequencer is disabled, this parameter is discarded.
+                                                      Discontinuous mode can be enabled only if continuous mode is disabled. If continuous mode is enabled, this parameter setting is discarded.
+                                                      This parameter can be set to ENABLE or DISABLE.
+                                                      Note: For injected group, number of discontinuous ranks increment is fixed to one-by-one.
+                                                      Caution: this setting impacts the entire injected group. Therefore, call of HAL_ADCEx_InjectedConfigChannel() to
+                                                               configure a channel on injected group can impact the configuration of other channels previously set. */
+  FunctionalState AutoInjectedConv;              /*!< Enables or disables the selected ADC automatic injected group conversion after regular one
+                                                      This parameter can be set to ENABLE or DISABLE.
+                                                      Note: To use Automatic injected conversion, discontinuous mode must be disabled ('DiscontinuousConvMode' and 'InjectedDiscontinuousConvMode' set to DISABLE)
+                                                      Note: To use Automatic injected conversion, injected group external triggers must be disabled ('ExternalTrigInjecConv' set to ADC_SOFTWARE_START)
+                                                      Note: In case of DMA used with regular group: if DMA configured in normal mode (single shot) JAUTO will be stopped upon DMA transfer complete.
+                                                            To maintain JAUTO always enabled, DMA must be configured in circular mode.
+                                                      Caution: this setting impacts the entire injected group. Therefore, call of HAL_ADCEx_InjectedConfigChannel() to
+                                                               configure a channel on injected group can impact the configuration of other channels previously set. */
+  uint32_t ExternalTrigInjecConv;                /*!< Selects the external event used to trigger the conversion start of injected group.
+                                                      If set to ADC_INJECTED_SOFTWARE_START, external triggers are disabled.
+                                                      If set to external trigger source, triggering is on event rising edge.
+                                                      This parameter can be a value of @ref ADCEx_External_trigger_Source_Injected
+                                                      Note: This parameter must be modified when ADC is disabled (before ADC start conversion or after ADC stop conversion).
+                                                            If ADC is enabled, this parameter setting is bypassed without error reporting (as it can be the expected behaviour in case of another parameter update on the fly)
+                                                      Caution: this setting impacts the entire injected group. Therefore, call of HAL_ADCEx_InjectedConfigChannel() to
+                                                               configure a channel on injected group can impact the configuration of other channels previously set. */
+  uint32_t ExternalTrigInjecConvEdge;            /*!< Selects the external trigger edge of injected group.
+                                                      This parameter can be a value of @ref ADCEx_External_trigger_edge_Injected.
+                                                      If trigger is set to ADC_INJECTED_SOFTWARE_START, this parameter is discarded.
+                                                      Caution: this setting impacts the entire injected group. Therefore, call of HAL_ADCEx_InjectedConfigChannel() to
+                                                               configure a channel on injected group can impact the configuration of other channels previously set. */
+} ADC_InjectionConfTypeDef;
+
+/**
+  * @brief ADC Configuration multi-mode structure definition
+  */
+typedef struct
+{
+  uint32_t Mode;              /*!< Configures the ADC to operate in independent or multi mode.
+                                   This parameter can be a value of @ref ADCEx_Common_mode */
+  uint32_t DMAAccessMode;     /*!< Configures the Direct memory access mode for multi ADC mode.
+                                   This parameter can be a value of @ref ADCEx_Direct_memory_access_mode_for_multi_mode */
+  uint32_t TwoSamplingDelay;  /*!< Configures the Delay between 2 sampling phases.
+                                   This parameter can be a value of @ref ADC_delay_between_2_sampling_phases */
+} ADC_MultiModeTypeDef;
+
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup ADCEx_Exported_Constants ADC Exported Constants
+  * @{
+  */
+
+/** @defgroup ADCEx_Common_mode ADC Common Mode
+  * @{
+  */
+#define ADC_MODE_INDEPENDENT                  0x00000000U
+#define ADC_DUALMODE_REGSIMULT_INJECSIMULT    ((uint32_t)ADC_CCR_MULTI_0)
+#define ADC_DUALMODE_REGSIMULT_ALTERTRIG      ((uint32_t)ADC_CCR_MULTI_1)
+#define ADC_DUALMODE_INJECSIMULT              ((uint32_t)(ADC_CCR_MULTI_2 | ADC_CCR_MULTI_0))
+#define ADC_DUALMODE_REGSIMULT                ((uint32_t)(ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1))
+#define ADC_DUALMODE_INTERL                   ((uint32_t)(ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1 | ADC_CCR_MULTI_0))
+#define ADC_DUALMODE_ALTERTRIG                ((uint32_t)(ADC_CCR_MULTI_3 | ADC_CCR_MULTI_0))
+#define ADC_TRIPLEMODE_REGSIMULT_INJECSIMULT  ((uint32_t)(ADC_CCR_MULTI_4 | ADC_CCR_MULTI_0))
+#define ADC_TRIPLEMODE_REGSIMULT_AlterTrig    ((uint32_t)(ADC_CCR_MULTI_4 | ADC_CCR_MULTI_1))
+#define ADC_TRIPLEMODE_INJECSIMULT            ((uint32_t)(ADC_CCR_MULTI_4 | ADC_CCR_MULTI_2 | ADC_CCR_MULTI_0))
+#define ADC_TRIPLEMODE_REGSIMULT              ((uint32_t)(ADC_CCR_MULTI_4 | ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1))
+#define ADC_TRIPLEMODE_INTERL                 ((uint32_t)(ADC_CCR_MULTI_4 | ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1 | ADC_CCR_MULTI_0))
+#define ADC_TRIPLEMODE_ALTERTRIG              ((uint32_t)(ADC_CCR_MULTI_4 | ADC_CCR_MULTI_3 | ADC_CCR_MULTI_0))
+/**
+  * @}
+  */
+
+/** @defgroup ADCEx_Direct_memory_access_mode_for_multi_mode ADC Direct Memory Access Mode For Multi Mode
+  * @{
+  */
+#define ADC_DMAACCESSMODE_DISABLED  0x00000000U                /*!< DMA mode disabled */
+#define ADC_DMAACCESSMODE_1         ((uint32_t)ADC_CCR_DMA_0)  /*!< DMA mode 1 enabled (2 / 3 half-words one by one - 1 then 2 then 3)*/
+#define ADC_DMAACCESSMODE_2         ((uint32_t)ADC_CCR_DMA_1)  /*!< DMA mode 2 enabled (2 / 3 half-words by pairs - 2&1 then 1&3 then 3&2)*/
+#define ADC_DMAACCESSMODE_3         ((uint32_t)ADC_CCR_DMA)    /*!< DMA mode 3 enabled (2 / 3 bytes by pairs - 2&1 then 1&3 then 3&2) */
+/**
+  * @}
+  */
+
+/** @defgroup ADCEx_External_trigger_edge_Injected ADC External Trigger Edge Injected
+  * @{
+  */
+#define ADC_EXTERNALTRIGINJECCONVEDGE_NONE           0x00000000U
+#define ADC_EXTERNALTRIGINJECCONVEDGE_RISING         ((uint32_t)ADC_CR2_JEXTEN_0)
+#define ADC_EXTERNALTRIGINJECCONVEDGE_FALLING        ((uint32_t)ADC_CR2_JEXTEN_1)
+#define ADC_EXTERNALTRIGINJECCONVEDGE_RISINGFALLING  ((uint32_t)ADC_CR2_JEXTEN)
+/**
+  * @}
+  */
+
+/** @defgroup ADCEx_External_trigger_Source_Injected ADC External Trigger Source Injected
+  * @{
+  */
+#define ADC_EXTERNALTRIGINJECCONV_T1_CC4           0x00000000U
+#define ADC_EXTERNALTRIGINJECCONV_T1_TRGO          ((uint32_t)ADC_CR2_JEXTSEL_0)
+#define ADC_EXTERNALTRIGINJECCONV_T2_CC1           ((uint32_t)ADC_CR2_JEXTSEL_1)
+#define ADC_EXTERNALTRIGINJECCONV_T2_TRGO          ((uint32_t)(ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0))
+#define ADC_EXTERNALTRIGINJECCONV_T3_CC2           ((uint32_t)ADC_CR2_JEXTSEL_2)
+#define ADC_EXTERNALTRIGINJECCONV_T3_CC4           ((uint32_t)(ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_0))
+#define ADC_EXTERNALTRIGINJECCONV_T4_CC1           ((uint32_t)(ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1))
+#define ADC_EXTERNALTRIGINJECCONV_T4_CC2           ((uint32_t)(ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0))
+#define ADC_EXTERNALTRIGINJECCONV_T4_CC3           ((uint32_t)ADC_CR2_JEXTSEL_3)
+#define ADC_EXTERNALTRIGINJECCONV_T4_TRGO          ((uint32_t)(ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_0))
+#define ADC_EXTERNALTRIGINJECCONV_T5_CC4           ((uint32_t)(ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_1))
+#define ADC_EXTERNALTRIGINJECCONV_T5_TRGO          ((uint32_t)(ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0))
+#define ADC_EXTERNALTRIGINJECCONV_T8_CC2           ((uint32_t)(ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_2))
+#define ADC_EXTERNALTRIGINJECCONV_T8_CC3           ((uint32_t)(ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_0))
+#define ADC_EXTERNALTRIGINJECCONV_T8_CC4           ((uint32_t)(ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1))
+#define ADC_EXTERNALTRIGINJECCONV_EXT_IT15         ((uint32_t)ADC_CR2_JEXTSEL)
+#define ADC_INJECTED_SOFTWARE_START                ((uint32_t)ADC_CR2_JEXTSEL + 1U)
+/**
+  * @}
+  */
+
+/** @defgroup ADCEx_injected_rank ADC Injected Rank
+  * @{
+  */
+#define ADC_INJECTED_RANK_1    0x00000001U
+#define ADC_INJECTED_RANK_2    0x00000002U
+#define ADC_INJECTED_RANK_3    0x00000003U
+#define ADC_INJECTED_RANK_4    0x00000004U
+/**
+  * @}
+  */
+
+/** @defgroup ADCEx_channels  ADC Specific Channels
+  * @{
+  */
+#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || \
+    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) || \
+    defined(STM32F410Rx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || \
+    defined(STM32F412Cx)
+#define ADC_CHANNEL_TEMPSENSOR  ((uint32_t)ADC_CHANNEL_16)
+#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F401xC || STM32F401xE || STM32F410xx || STM32F412Zx ||
+          STM32F412Vx || STM32F412Rx || STM32F412Cx */
+
+#if defined(STM32F411xE) || defined(STM32F413xx) || defined(STM32F423xx) || defined(STM32F427xx) || defined(STM32F437xx) ||\
+    defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
+#define ADC_CHANNEL_DIFFERENCIATION_TEMPSENSOR_VBAT 0x10000000U /* Dummy bit for driver internal usage, not used in ADC channel setting registers CR1 or SQRx */
+#define ADC_CHANNEL_TEMPSENSOR  ((uint32_t)ADC_CHANNEL_18 | ADC_CHANNEL_DIFFERENCIATION_TEMPSENSOR_VBAT)
+#endif /* STM32F411xE || STM32F413xx || STM32F423xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */
+/**
+  * @}
+  */
+
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup ADC_Exported_Macros ADC Exported Macros
+  * @{
+  */
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx)
+/**
+  * @brief Disable internal path of ADC channel Vbat
+  * @note  Use case of this macro:
+  *        On devices STM32F42x and STM32F43x, ADC internal channels
+  *        Vbat and VrefInt share the same internal path, only
+  *        one of them can be enabled.This macro is to be used when ADC
+  *        channels Vbat and VrefInt are selected, and must be called
+  *        before starting conversion of ADC channel VrefInt in order
+  *        to disable ADC channel Vbat.
+  * @retval None
+  */
+#define __HAL_ADC_PATH_INTERNAL_VBAT_DISABLE() (ADC->CCR &= ~(ADC_CCR_VBATE))
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup ADCEx_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup ADCEx_Exported_Functions_Group1
+  * @{
+  */
+
+/* I/O operation functions ******************************************************/
+HAL_StatusTypeDef HAL_ADCEx_InjectedStart(ADC_HandleTypeDef *hadc);
+HAL_StatusTypeDef HAL_ADCEx_InjectedStop(ADC_HandleTypeDef *hadc);
+HAL_StatusTypeDef HAL_ADCEx_InjectedPollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout);
+HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef *hadc);
+HAL_StatusTypeDef HAL_ADCEx_InjectedStop_IT(ADC_HandleTypeDef *hadc);
+uint32_t HAL_ADCEx_InjectedGetValue(ADC_HandleTypeDef *hadc, uint32_t InjectedRank);
+HAL_StatusTypeDef HAL_ADCEx_MultiModeStart_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length);
+HAL_StatusTypeDef HAL_ADCEx_MultiModeStop_DMA(ADC_HandleTypeDef *hadc);
+uint32_t HAL_ADCEx_MultiModeGetValue(ADC_HandleTypeDef *hadc);
+void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc);
+
+/* Peripheral Control functions *************************************************/
+HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc, ADC_InjectionConfTypeDef *sConfigInjected);
+HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode);
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup ADCEx_Private_Constants ADC Private Constants
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup ADCEx_Private_Macros ADC Private Macros
+  * @{
+  */
+#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || \
+    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) || \
+    defined(STM32F410Rx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || \
+    defined(STM32F412Cx)
+#define IS_ADC_CHANNEL(CHANNEL) ((CHANNEL) <= ADC_CHANNEL_18)
+#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F401xC || STM32F401xE ||
+          STM32F410xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */
+
+#if defined(STM32F411xE) || defined(STM32F413xx) || defined(STM32F423xx) || defined(STM32F427xx) || \
+    defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F446xx) || \
+    defined(STM32F469xx) || defined(STM32F479xx)
+#define IS_ADC_CHANNEL(CHANNEL) (((CHANNEL) <= ADC_CHANNEL_18)  || \
+                                 ((CHANNEL) == ADC_CHANNEL_TEMPSENSOR))
+#endif /* STM32F411xE || STM32F413xx || STM32F423xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */
+
+#define IS_ADC_MODE(MODE) (((MODE) == ADC_MODE_INDEPENDENT)                 || \
+                           ((MODE) == ADC_DUALMODE_REGSIMULT_INJECSIMULT)   || \
+                           ((MODE) == ADC_DUALMODE_REGSIMULT_ALTERTRIG)     || \
+                           ((MODE) == ADC_DUALMODE_INJECSIMULT)             || \
+                           ((MODE) == ADC_DUALMODE_REGSIMULT)               || \
+                           ((MODE) == ADC_DUALMODE_INTERL)                  || \
+                           ((MODE) == ADC_DUALMODE_ALTERTRIG)               || \
+                           ((MODE) == ADC_TRIPLEMODE_REGSIMULT_INJECSIMULT) || \
+                           ((MODE) == ADC_TRIPLEMODE_REGSIMULT_AlterTrig)   || \
+                           ((MODE) == ADC_TRIPLEMODE_INJECSIMULT)           || \
+                           ((MODE) == ADC_TRIPLEMODE_REGSIMULT)             || \
+                           ((MODE) == ADC_TRIPLEMODE_INTERL)                || \
+                           ((MODE) == ADC_TRIPLEMODE_ALTERTRIG))
+#define IS_ADC_DMA_ACCESS_MODE(MODE) (((MODE) == ADC_DMAACCESSMODE_DISABLED) || \
+                                      ((MODE) == ADC_DMAACCESSMODE_1)        || \
+                                      ((MODE) == ADC_DMAACCESSMODE_2)        || \
+                                      ((MODE) == ADC_DMAACCESSMODE_3))
+#define IS_ADC_EXT_INJEC_TRIG_EDGE(EDGE) (((EDGE) == ADC_EXTERNALTRIGINJECCONVEDGE_NONE)    || \
+                                          ((EDGE) == ADC_EXTERNALTRIGINJECCONVEDGE_RISING)  || \
+                                          ((EDGE) == ADC_EXTERNALTRIGINJECCONVEDGE_FALLING) || \
+                                          ((EDGE) == ADC_EXTERNALTRIGINJECCONVEDGE_RISINGFALLING))
+#define IS_ADC_EXT_INJEC_TRIG(INJTRIG) (((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T1_CC4)  || \
+                                        ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T1_TRGO) || \
+                                        ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T2_CC1)  || \
+                                        ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T2_TRGO) || \
+                                        ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T3_CC2)  || \
+                                        ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T3_CC4)  || \
+                                        ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T4_CC1)  || \
+                                        ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T4_CC2)  || \
+                                        ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T4_CC3)  || \
+                                        ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T4_TRGO) || \
+                                        ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T5_CC4)  || \
+                                        ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T5_TRGO) || \
+                                        ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T8_CC2)  || \
+                                        ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T8_CC3)  || \
+                                        ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_T8_CC4)  || \
+                                        ((INJTRIG) == ADC_EXTERNALTRIGINJECCONV_EXT_IT15)|| \
+                                        ((INJTRIG) == ADC_INJECTED_SOFTWARE_START))
+#define IS_ADC_INJECTED_LENGTH(LENGTH) (((LENGTH) >= 1U) && ((LENGTH) <= 4U))
+#define IS_ADC_INJECTED_RANK(RANK) (((RANK) >= 1U) && ((RANK) <= 4U))
+
+/**
+  * @brief  Set the selected injected Channel rank.
+  * @param  _CHANNELNB_ Channel number.
+  * @param  _RANKNB_ Rank number.
+  * @param  _JSQR_JL_ Sequence length.
+  * @retval None
+  */
+#define   ADC_JSQR(_CHANNELNB_, _RANKNB_, _JSQR_JL_)  (((uint32_t)((uint16_t)(_CHANNELNB_))) << (5U * (uint8_t)(((_RANKNB_) + 3U) - (_JSQR_JL_))))
+
+/**
+  * @brief Defines if the selected ADC is within ADC common register ADC123 or ADC1
+  * if available (ADC2, ADC3 availability depends on STM32 product)
+  * @param __HANDLE__ ADC handle
+  * @retval Common control register ADC123 or ADC1
+  */
+#if defined(STM32F405xx) || defined(STM32F407xx) || defined(STM32F415xx) || defined(STM32F417xx) || defined(STM32F427xx) || defined(STM32F429xx) || defined(STM32F437xx) || defined(STM32F439xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
+#define ADC_COMMON_REGISTER(__HANDLE__)                ADC123_COMMON
+#else
+#define ADC_COMMON_REGISTER(__HANDLE__)                ADC1_COMMON
+#endif /* STM32F405xx || STM32F407xx || STM32F415xx || STM32F417xx || STM32F427xx || STM32F429xx || STM32F437xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */
+/**
+  * @}
+  */
+
+/* Private functions ---------------------------------------------------------*/
+/** @defgroup ADCEx_Private_Functions ADC Private Functions
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /*__STM32F4xx_ADC_EX_H */
+
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h
new file mode 100644
index 0000000..7690930
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h
@@ -0,0 +1,410 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_hal_cortex.h
+  * @author  MCD Application Team
+  * @brief   Header file of CORTEX HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file in
+  * the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  ******************************************************************************
+  */ 
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32F4xx_HAL_CORTEX_H
+#define __STM32F4xx_HAL_CORTEX_H
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx_hal_def.h"
+
+/** @addtogroup STM32F4xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup CORTEX
+  * @{
+  */ 
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup CORTEX_Exported_Types Cortex Exported Types
+  * @{
+  */
+
+#if (__MPU_PRESENT == 1U)
+/** @defgroup CORTEX_MPU_Region_Initialization_Structure_definition MPU Region Initialization Structure Definition
+  * @brief  MPU Region initialization structure 
+  * @{
+  */
+typedef struct
+{
+  uint8_t                Enable;                /*!< Specifies the status of the region. 
+                                                     This parameter can be a value of @ref CORTEX_MPU_Region_Enable                 */
+  uint8_t                Number;                /*!< Specifies the number of the region to protect. 
+                                                     This parameter can be a value of @ref CORTEX_MPU_Region_Number                 */
+  uint32_t               BaseAddress;           /*!< Specifies the base address of the region to protect.                           */
+  uint8_t                Size;                  /*!< Specifies the size of the region to protect. 
+                                                     This parameter can be a value of @ref CORTEX_MPU_Region_Size                   */
+  uint8_t                SubRegionDisable;      /*!< Specifies the number of the subregion protection to disable. 
+                                                     This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFF    */         
+  uint8_t                TypeExtField;          /*!< Specifies the TEX field level.
+                                                     This parameter can be a value of @ref CORTEX_MPU_TEX_Levels                    */                 
+  uint8_t                AccessPermission;      /*!< Specifies the region access permission type. 
+                                                     This parameter can be a value of @ref CORTEX_MPU_Region_Permission_Attributes  */
+  uint8_t                DisableExec;           /*!< Specifies the instruction access status. 
+                                                     This parameter can be a value of @ref CORTEX_MPU_Instruction_Access            */
+  uint8_t                IsShareable;           /*!< Specifies the shareability status of the protected region. 
+                                                     This parameter can be a value of @ref CORTEX_MPU_Access_Shareable              */
+  uint8_t                IsCacheable;           /*!< Specifies the cacheable status of the region protected. 
+                                                     This parameter can be a value of @ref CORTEX_MPU_Access_Cacheable              */
+  uint8_t                IsBufferable;          /*!< Specifies the bufferable status of the protected region. 
+                                                     This parameter can be a value of @ref CORTEX_MPU_Access_Bufferable             */
+}MPU_Region_InitTypeDef;
+/**
+  * @}
+  */
+#endif /* __MPU_PRESENT */
+
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+
+/** @defgroup CORTEX_Exported_Constants CORTEX Exported Constants
+  * @{
+  */
+
+/** @defgroup CORTEX_Preemption_Priority_Group CORTEX Preemption Priority Group
+  * @{
+  */
+#define NVIC_PRIORITYGROUP_0         0x00000007U /*!< 0 bits for pre-emption priority
+                                                      4 bits for subpriority */
+#define NVIC_PRIORITYGROUP_1         0x00000006U /*!< 1 bits for pre-emption priority
+                                                      3 bits for subpriority */
+#define NVIC_PRIORITYGROUP_2         0x00000005U /*!< 2 bits for pre-emption priority
+                                                      2 bits for subpriority */
+#define NVIC_PRIORITYGROUP_3         0x00000004U /*!< 3 bits for pre-emption priority
+                                                      1 bits for subpriority */
+#define NVIC_PRIORITYGROUP_4         0x00000003U /*!< 4 bits for pre-emption priority
+                                                      0 bits for subpriority */
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_SysTick_clock_source CORTEX _SysTick clock source 
+  * @{
+  */
+#define SYSTICK_CLKSOURCE_HCLK_DIV8    0x00000000U
+#define SYSTICK_CLKSOURCE_HCLK         0x00000004U
+
+/**
+  * @}
+  */
+
+#if (__MPU_PRESENT == 1)
+/** @defgroup CORTEX_MPU_HFNMI_PRIVDEF_Control MPU HFNMI and PRIVILEGED Access control
+  * @{
+  */
+#define  MPU_HFNMI_PRIVDEF_NONE           0x00000000U
+#define  MPU_HARDFAULT_NMI                MPU_CTRL_HFNMIENA_Msk
+#define  MPU_PRIVILEGED_DEFAULT           MPU_CTRL_PRIVDEFENA_Msk
+#define  MPU_HFNMI_PRIVDEF               (MPU_CTRL_HFNMIENA_Msk | MPU_CTRL_PRIVDEFENA_Msk)
+
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_MPU_Region_Enable CORTEX MPU Region Enable
+  * @{
+  */
+#define  MPU_REGION_ENABLE     ((uint8_t)0x01)
+#define  MPU_REGION_DISABLE    ((uint8_t)0x00)
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_MPU_Instruction_Access CORTEX MPU Instruction Access
+  * @{
+  */
+#define  MPU_INSTRUCTION_ACCESS_ENABLE      ((uint8_t)0x00)
+#define  MPU_INSTRUCTION_ACCESS_DISABLE     ((uint8_t)0x01)
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_MPU_Access_Shareable CORTEX MPU Instruction Access Shareable
+  * @{
+  */
+#define  MPU_ACCESS_SHAREABLE        ((uint8_t)0x01)
+#define  MPU_ACCESS_NOT_SHAREABLE    ((uint8_t)0x00)
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_MPU_Access_Cacheable CORTEX MPU Instruction Access Cacheable
+  * @{
+  */
+#define  MPU_ACCESS_CACHEABLE         ((uint8_t)0x01)
+#define  MPU_ACCESS_NOT_CACHEABLE     ((uint8_t)0x00)
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_MPU_Access_Bufferable CORTEX MPU Instruction Access Bufferable
+  * @{
+  */
+#define  MPU_ACCESS_BUFFERABLE         ((uint8_t)0x01)
+#define  MPU_ACCESS_NOT_BUFFERABLE     ((uint8_t)0x00)
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_MPU_TEX_Levels MPU TEX Levels
+  * @{
+  */
+#define  MPU_TEX_LEVEL0    ((uint8_t)0x00)
+#define  MPU_TEX_LEVEL1    ((uint8_t)0x01)
+#define  MPU_TEX_LEVEL2    ((uint8_t)0x02)
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_MPU_Region_Size CORTEX MPU Region Size
+  * @{
+  */
+#define   MPU_REGION_SIZE_32B      ((uint8_t)0x04)
+#define   MPU_REGION_SIZE_64B      ((uint8_t)0x05)
+#define   MPU_REGION_SIZE_128B     ((uint8_t)0x06)
+#define   MPU_REGION_SIZE_256B     ((uint8_t)0x07)
+#define   MPU_REGION_SIZE_512B     ((uint8_t)0x08)
+#define   MPU_REGION_SIZE_1KB      ((uint8_t)0x09)
+#define   MPU_REGION_SIZE_2KB      ((uint8_t)0x0A)
+#define   MPU_REGION_SIZE_4KB      ((uint8_t)0x0B)
+#define   MPU_REGION_SIZE_8KB      ((uint8_t)0x0C)
+#define   MPU_REGION_SIZE_16KB     ((uint8_t)0x0D)
+#define   MPU_REGION_SIZE_32KB     ((uint8_t)0x0E)
+#define   MPU_REGION_SIZE_64KB     ((uint8_t)0x0F)
+#define   MPU_REGION_SIZE_128KB    ((uint8_t)0x10)
+#define   MPU_REGION_SIZE_256KB    ((uint8_t)0x11)
+#define   MPU_REGION_SIZE_512KB    ((uint8_t)0x12)
+#define   MPU_REGION_SIZE_1MB      ((uint8_t)0x13)
+#define   MPU_REGION_SIZE_2MB      ((uint8_t)0x14)
+#define   MPU_REGION_SIZE_4MB      ((uint8_t)0x15)
+#define   MPU_REGION_SIZE_8MB      ((uint8_t)0x16)
+#define   MPU_REGION_SIZE_16MB     ((uint8_t)0x17)
+#define   MPU_REGION_SIZE_32MB     ((uint8_t)0x18)
+#define   MPU_REGION_SIZE_64MB     ((uint8_t)0x19)
+#define   MPU_REGION_SIZE_128MB    ((uint8_t)0x1A)
+#define   MPU_REGION_SIZE_256MB    ((uint8_t)0x1B)
+#define   MPU_REGION_SIZE_512MB    ((uint8_t)0x1C)
+#define   MPU_REGION_SIZE_1GB      ((uint8_t)0x1D)
+#define   MPU_REGION_SIZE_2GB      ((uint8_t)0x1E)
+#define   MPU_REGION_SIZE_4GB      ((uint8_t)0x1F)
+/**
+  * @}
+  */
+   
+/** @defgroup CORTEX_MPU_Region_Permission_Attributes CORTEX MPU Region Permission Attributes 
+  * @{
+  */
+#define  MPU_REGION_NO_ACCESS      ((uint8_t)0x00)
+#define  MPU_REGION_PRIV_RW        ((uint8_t)0x01)
+#define  MPU_REGION_PRIV_RW_URO    ((uint8_t)0x02)
+#define  MPU_REGION_FULL_ACCESS    ((uint8_t)0x03)
+#define  MPU_REGION_PRIV_RO        ((uint8_t)0x05)
+#define  MPU_REGION_PRIV_RO_URO    ((uint8_t)0x06)
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_MPU_Region_Number CORTEX MPU Region Number
+  * @{
+  */
+#define  MPU_REGION_NUMBER0    ((uint8_t)0x00)
+#define  MPU_REGION_NUMBER1    ((uint8_t)0x01)
+#define  MPU_REGION_NUMBER2    ((uint8_t)0x02)
+#define  MPU_REGION_NUMBER3    ((uint8_t)0x03)
+#define  MPU_REGION_NUMBER4    ((uint8_t)0x04)
+#define  MPU_REGION_NUMBER5    ((uint8_t)0x05)
+#define  MPU_REGION_NUMBER6    ((uint8_t)0x06)
+#define  MPU_REGION_NUMBER7    ((uint8_t)0x07)
+/**
+  * @}
+  */
+#endif /* __MPU_PRESENT */
+
+/**
+  * @}
+  */
+
+
+/* Exported Macros -----------------------------------------------------------*/
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup CORTEX_Exported_Functions
+  * @{
+  */
+  
+/** @addtogroup CORTEX_Exported_Functions_Group1
+  * @{
+  */
+/* Initialization and de-initialization functions *****************************/
+void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup);
+void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority);
+void HAL_NVIC_EnableIRQ(IRQn_Type IRQn);
+void HAL_NVIC_DisableIRQ(IRQn_Type IRQn);
+void HAL_NVIC_SystemReset(void);
+uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb);
+/**
+  * @}
+  */
+
+/** @addtogroup CORTEX_Exported_Functions_Group2
+  * @{
+  */
+/* Peripheral Control functions ***********************************************/
+uint32_t HAL_NVIC_GetPriorityGrouping(void);
+void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority);
+uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn);
+void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn);
+void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn);
+uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn);
+void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource);
+void HAL_SYSTICK_IRQHandler(void);
+void HAL_SYSTICK_Callback(void);
+
+#if (__MPU_PRESENT == 1U)
+void HAL_MPU_Enable(uint32_t MPU_Control);
+void HAL_MPU_Disable(void);
+void HAL_MPU_EnableRegion(uint32_t RegionNumber);
+void HAL_MPU_DisableRegion(uint32_t RegionNumber);
+void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init);
+#endif /* __MPU_PRESENT */
+void HAL_CORTEX_ClearEvent(void);
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup CORTEX_Private_Macros CORTEX Private Macros
+  * @{
+  */
+#define IS_NVIC_PRIORITY_GROUP(GROUP) (((GROUP) == NVIC_PRIORITYGROUP_0) || \
+                                       ((GROUP) == NVIC_PRIORITYGROUP_1) || \
+                                       ((GROUP) == NVIC_PRIORITYGROUP_2) || \
+                                       ((GROUP) == NVIC_PRIORITYGROUP_3) || \
+                                       ((GROUP) == NVIC_PRIORITYGROUP_4))
+
+#define IS_NVIC_PREEMPTION_PRIORITY(PRIORITY)  ((PRIORITY) < 0x10U)
+
+#define IS_NVIC_SUB_PRIORITY(PRIORITY)         ((PRIORITY) < 0x10U)
+
+#define IS_NVIC_DEVICE_IRQ(IRQ)                ((IRQ) >= (IRQn_Type)0x00U)
+
+#define IS_SYSTICK_CLK_SOURCE(SOURCE) (((SOURCE) == SYSTICK_CLKSOURCE_HCLK) || \
+                                       ((SOURCE) == SYSTICK_CLKSOURCE_HCLK_DIV8))
+
+#if (__MPU_PRESENT == 1U)
+#define IS_MPU_REGION_ENABLE(STATE) (((STATE) == MPU_REGION_ENABLE) || \
+                                     ((STATE) == MPU_REGION_DISABLE))
+
+#define IS_MPU_INSTRUCTION_ACCESS(STATE) (((STATE) == MPU_INSTRUCTION_ACCESS_ENABLE) || \
+                                          ((STATE) == MPU_INSTRUCTION_ACCESS_DISABLE))
+
+#define IS_MPU_ACCESS_SHAREABLE(STATE)   (((STATE) == MPU_ACCESS_SHAREABLE) || \
+                                          ((STATE) == MPU_ACCESS_NOT_SHAREABLE))
+
+#define IS_MPU_ACCESS_CACHEABLE(STATE)   (((STATE) == MPU_ACCESS_CACHEABLE) || \
+                                          ((STATE) == MPU_ACCESS_NOT_CACHEABLE))
+
+#define IS_MPU_ACCESS_BUFFERABLE(STATE)   (((STATE) == MPU_ACCESS_BUFFERABLE) || \
+                                          ((STATE) == MPU_ACCESS_NOT_BUFFERABLE))
+
+#define IS_MPU_TEX_LEVEL(TYPE) (((TYPE) == MPU_TEX_LEVEL0)  || \
+                                ((TYPE) == MPU_TEX_LEVEL1)  || \
+                                ((TYPE) == MPU_TEX_LEVEL2))
+
+#define IS_MPU_REGION_PERMISSION_ATTRIBUTE(TYPE) (((TYPE) == MPU_REGION_NO_ACCESS)   || \
+                                                  ((TYPE) == MPU_REGION_PRIV_RW)     || \
+                                                  ((TYPE) == MPU_REGION_PRIV_RW_URO) || \
+                                                  ((TYPE) == MPU_REGION_FULL_ACCESS) || \
+                                                  ((TYPE) == MPU_REGION_PRIV_RO)     || \
+                                                  ((TYPE) == MPU_REGION_PRIV_RO_URO))
+
+#define IS_MPU_REGION_NUMBER(NUMBER)    (((NUMBER) == MPU_REGION_NUMBER0) || \
+                                         ((NUMBER) == MPU_REGION_NUMBER1) || \
+                                         ((NUMBER) == MPU_REGION_NUMBER2) || \
+                                         ((NUMBER) == MPU_REGION_NUMBER3) || \
+                                         ((NUMBER) == MPU_REGION_NUMBER4) || \
+                                         ((NUMBER) == MPU_REGION_NUMBER5) || \
+                                         ((NUMBER) == MPU_REGION_NUMBER6) || \
+                                         ((NUMBER) == MPU_REGION_NUMBER7))
+
+#define IS_MPU_REGION_SIZE(SIZE)    (((SIZE) == MPU_REGION_SIZE_32B)   || \
+                                     ((SIZE) == MPU_REGION_SIZE_64B)   || \
+                                     ((SIZE) == MPU_REGION_SIZE_128B)  || \
+                                     ((SIZE) == MPU_REGION_SIZE_256B)  || \
+                                     ((SIZE) == MPU_REGION_SIZE_512B)  || \
+                                     ((SIZE) == MPU_REGION_SIZE_1KB)   || \
+                                     ((SIZE) == MPU_REGION_SIZE_2KB)   || \
+                                     ((SIZE) == MPU_REGION_SIZE_4KB)   || \
+                                     ((SIZE) == MPU_REGION_SIZE_8KB)   || \
+                                     ((SIZE) == MPU_REGION_SIZE_16KB)  || \
+                                     ((SIZE) == MPU_REGION_SIZE_32KB)  || \
+                                     ((SIZE) == MPU_REGION_SIZE_64KB)  || \
+                                     ((SIZE) == MPU_REGION_SIZE_128KB) || \
+                                     ((SIZE) == MPU_REGION_SIZE_256KB) || \
+                                     ((SIZE) == MPU_REGION_SIZE_512KB) || \
+                                     ((SIZE) == MPU_REGION_SIZE_1MB)   || \
+                                     ((SIZE) == MPU_REGION_SIZE_2MB)   || \
+                                     ((SIZE) == MPU_REGION_SIZE_4MB)   || \
+                                     ((SIZE) == MPU_REGION_SIZE_8MB)   || \
+                                     ((SIZE) == MPU_REGION_SIZE_16MB)  || \
+                                     ((SIZE) == MPU_REGION_SIZE_32MB)  || \
+                                     ((SIZE) == MPU_REGION_SIZE_64MB)  || \
+                                     ((SIZE) == MPU_REGION_SIZE_128MB) || \
+                                     ((SIZE) == MPU_REGION_SIZE_256MB) || \
+                                     ((SIZE) == MPU_REGION_SIZE_512MB) || \
+                                     ((SIZE) == MPU_REGION_SIZE_1GB)   || \
+                                     ((SIZE) == MPU_REGION_SIZE_2GB)   || \
+                                     ((SIZE) == MPU_REGION_SIZE_4GB))
+
+#define IS_MPU_SUB_REGION_DISABLE(SUBREGION)  ((SUBREGION) < (uint16_t)0x00FF)
+#endif /* __MPU_PRESENT */
+
+/**                                                                          
+  * @}                                                                  
+  */
+
+/* Private functions ---------------------------------------------------------*/
+
+/**
+  * @}
+  */ 
+
+/**
+  * @}
+  */
+  
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __STM32F4xx_HAL_CORTEX_H */
+ 
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h
new file mode 100644
index 0000000..1df0d7d
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h
@@ -0,0 +1,212 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_hal_def.h
+  * @author  MCD Application Team
+  * @brief   This file contains HAL common defines, enumeration, macros and 
+  *          structures definitions. 
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32F4xx_HAL_DEF
+#define __STM32F4xx_HAL_DEF
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx.h"
+#include "Legacy/stm32_hal_legacy.h"
+#include <stddef.h>
+
+/* Exported types ------------------------------------------------------------*/
+
+/** 
+  * @brief  HAL Status structures definition  
+  */  
+typedef enum 
+{
+  HAL_OK       = 0x00U,
+  HAL_ERROR    = 0x01U,
+  HAL_BUSY     = 0x02U,
+  HAL_TIMEOUT  = 0x03U
+} HAL_StatusTypeDef;
+
+/** 
+  * @brief  HAL Lock structures definition  
+  */
+typedef enum 
+{
+  HAL_UNLOCKED = 0x00U,
+  HAL_LOCKED   = 0x01U  
+} HAL_LockTypeDef;
+
+/* Exported macro ------------------------------------------------------------*/
+
+#if !defined(UNUSED)
+#define UNUSED(X) (void)X      /* To avoid gcc/g++ warnings */
+#endif /* UNUSED */
+
+#define HAL_MAX_DELAY      0xFFFFFFFFU
+
+#define HAL_IS_BIT_SET(REG, BIT)         (((REG) & (BIT)) == (BIT))
+#define HAL_IS_BIT_CLR(REG, BIT)         (((REG) & (BIT)) == 0U)
+
+#define __HAL_LINKDMA(__HANDLE__, __PPP_DMA_FIELD__, __DMA_HANDLE__)               \
+                        do{                                                      \
+                              (__HANDLE__)->__PPP_DMA_FIELD__ = &(__DMA_HANDLE__); \
+                              (__DMA_HANDLE__).Parent = (__HANDLE__);             \
+                          } while(0U)
+
+/** @brief Reset the Handle's State field.
+  * @param __HANDLE__ specifies the Peripheral Handle.
+  * @note  This macro can be used for the following purpose: 
+  *          - When the Handle is declared as local variable; before passing it as parameter
+  *            to HAL_PPP_Init() for the first time, it is mandatory to use this macro 
+  *            to set to 0 the Handle's "State" field.
+  *            Otherwise, "State" field may have any random value and the first time the function 
+  *            HAL_PPP_Init() is called, the low level hardware initialization will be missed
+  *            (i.e. HAL_PPP_MspInit() will not be executed).
+  *          - When there is a need to reconfigure the low level hardware: instead of calling
+  *            HAL_PPP_DeInit() then HAL_PPP_Init(), user can make a call to this macro then HAL_PPP_Init().
+  *            In this later function, when the Handle's "State" field is set to 0, it will execute the function
+  *            HAL_PPP_MspInit() which will reconfigure the low level hardware.
+  * @retval None
+  */
+#define __HAL_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = 0U)
+
+#if (USE_RTOS == 1U)
+  /* Reserved for future use */
+  #error "USE_RTOS should be 0 in the current HAL release"
+#else
+  #define __HAL_LOCK(__HANDLE__)                                           \
+                                do{                                        \
+                                    if((__HANDLE__)->Lock == HAL_LOCKED)   \
+                                    {                                      \
+                                       return HAL_BUSY;                    \
+                                    }                                      \
+                                    else                                   \
+                                    {                                      \
+                                       (__HANDLE__)->Lock = HAL_LOCKED;    \
+                                    }                                      \
+                                  }while (0U)
+
+  #define __HAL_UNLOCK(__HANDLE__)                                          \
+                                  do{                                       \
+                                      (__HANDLE__)->Lock = HAL_UNLOCKED;    \
+                                    }while (0U)
+#endif /* USE_RTOS */
+
+#if defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) /* ARM Compiler V6 */
+  #ifndef __weak
+    #define __weak  __attribute__((weak))
+  #endif
+  #ifndef __packed
+    #define __packed  __attribute__((packed))
+  #endif
+#elif defined ( __GNUC__ ) && !defined (__CC_ARM) /* GNU Compiler */
+  #ifndef __weak
+    #define __weak   __attribute__((weak))
+  #endif /* __weak */
+  #ifndef __packed
+    #define __packed __attribute__((__packed__))
+  #endif /* __packed */
+#endif /* __GNUC__ */
+
+
+/* Macro to get variable aligned on 4-bytes, for __ICCARM__ the directive "#pragma data_alignment=4" must be used instead */
+#if defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050) /* ARM Compiler V6 */
+  #ifndef __ALIGN_BEGIN
+    #define __ALIGN_BEGIN
+  #endif
+  #ifndef __ALIGN_END
+    #define __ALIGN_END      __attribute__ ((aligned (4)))
+  #endif
+#elif defined ( __GNUC__ ) && !defined (__CC_ARM) /* GNU Compiler */
+  #ifndef __ALIGN_END
+#define __ALIGN_END    __attribute__ ((aligned (4)))
+  #endif /* __ALIGN_END */
+  #ifndef __ALIGN_BEGIN  
+    #define __ALIGN_BEGIN
+  #endif /* __ALIGN_BEGIN */
+#else
+  #ifndef __ALIGN_END
+    #define __ALIGN_END
+  #endif /* __ALIGN_END */
+  #ifndef __ALIGN_BEGIN      
+    #if defined   (__CC_ARM)      /* ARM Compiler V5*/
+#define __ALIGN_BEGIN    __align(4)
+    #elif defined (__ICCARM__)    /* IAR Compiler */
+      #define __ALIGN_BEGIN 
+    #endif /* __CC_ARM */
+  #endif /* __ALIGN_BEGIN */
+#endif /* __GNUC__ */
+
+
+/** 
+  * @brief  __RAM_FUNC definition
+  */ 
+#if defined ( __CC_ARM   ) || (defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050))
+/* ARM Compiler V4/V5 and V6
+   --------------------------
+   RAM functions are defined using the toolchain options. 
+   Functions that are executed in RAM should reside in a separate source module.
+   Using the 'Options for File' dialog you can simply change the 'Code / Const' 
+   area of a module to a memory space in physical RAM.
+   Available memory areas are declared in the 'Target' tab of the 'Options for Target'
+   dialog. 
+*/
+#define __RAM_FUNC
+
+#elif defined ( __ICCARM__ )
+/* ICCARM Compiler
+   ---------------
+   RAM functions are defined using a specific toolchain keyword "__ramfunc". 
+*/
+#define __RAM_FUNC __ramfunc
+
+#elif defined   (  __GNUC__  )
+/* GNU Compiler
+   ------------
+  RAM functions are defined using a specific toolchain attribute 
+   "__attribute__((section(".RamFunc")))".
+*/
+#define __RAM_FUNC __attribute__((section(".RamFunc")))
+
+#endif
+
+/** 
+  * @brief  __NOINLINE definition
+  */ 
+#if defined ( __CC_ARM   ) || (defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)) || defined   (  __GNUC__  )
+/* ARM V4/V5 and V6 & GNU Compiler
+   -------------------------------
+*/
+#define __NOINLINE __attribute__ ( (noinline) )
+
+#elif defined ( __ICCARM__ )
+/* ICCARM Compiler
+   ---------------
+*/
+#define __NOINLINE _Pragma("optimize = no_inline")
+
+#endif
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* ___STM32F4xx_HAL_DEF */
+
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h
new file mode 100644
index 0000000..7ff3836
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h
@@ -0,0 +1,802 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_hal_dma.h
+  * @author  MCD Application Team
+  * @brief   Header file of DMA HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file in
+  * the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */ 
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32F4xx_HAL_DMA_H
+#define __STM32F4xx_HAL_DMA_H
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx_hal_def.h"
+
+/** @addtogroup STM32F4xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup DMA
+  * @{
+  */ 
+
+/* Exported types ------------------------------------------------------------*/
+
+/** @defgroup DMA_Exported_Types DMA Exported Types
+  * @brief    DMA Exported Types 
+  * @{
+  */
+   
+/** 
+  * @brief  DMA Configuration Structure definition
+  */
+typedef struct
+{
+  uint32_t Channel;              /*!< Specifies the channel used for the specified stream. 
+                                      This parameter can be a value of @ref DMA_Channel_selection                    */
+
+  uint32_t Direction;            /*!< Specifies if the data will be transferred from memory to peripheral, 
+                                      from memory to memory or from peripheral to memory.
+                                      This parameter can be a value of @ref DMA_Data_transfer_direction              */
+
+  uint32_t PeriphInc;            /*!< Specifies whether the Peripheral address register should be incremented or not.
+                                      This parameter can be a value of @ref DMA_Peripheral_incremented_mode          */
+
+  uint32_t MemInc;               /*!< Specifies whether the memory address register should be incremented or not.
+                                      This parameter can be a value of @ref DMA_Memory_incremented_mode              */
+
+  uint32_t PeriphDataAlignment;  /*!< Specifies the Peripheral data width.
+                                      This parameter can be a value of @ref DMA_Peripheral_data_size                 */
+
+  uint32_t MemDataAlignment;     /*!< Specifies the Memory data width.
+                                      This parameter can be a value of @ref DMA_Memory_data_size                     */
+
+  uint32_t Mode;                 /*!< Specifies the operation mode of the DMAy Streamx.
+                                      This parameter can be a value of @ref DMA_mode
+                                      @note The circular buffer mode cannot be used if the memory-to-memory
+                                            data transfer is configured on the selected Stream                        */
+
+  uint32_t Priority;             /*!< Specifies the software priority for the DMAy Streamx.
+                                      This parameter can be a value of @ref DMA_Priority_level                       */
+
+  uint32_t FIFOMode;             /*!< Specifies if the FIFO mode or Direct mode will be used for the specified stream.
+                                      This parameter can be a value of @ref DMA_FIFO_direct_mode
+                                      @note The Direct mode (FIFO mode disabled) cannot be used if the 
+                                            memory-to-memory data transfer is configured on the selected stream       */
+
+  uint32_t FIFOThreshold;        /*!< Specifies the FIFO threshold level.
+                                      This parameter can be a value of @ref DMA_FIFO_threshold_level                  */
+
+  uint32_t MemBurst;             /*!< Specifies the Burst transfer configuration for the memory transfers. 
+                                      It specifies the amount of data to be transferred in a single non interruptible
+                                      transaction.
+                                      This parameter can be a value of @ref DMA_Memory_burst 
+                                      @note The burst mode is possible only if the address Increment mode is enabled. */
+
+  uint32_t PeriphBurst;          /*!< Specifies the Burst transfer configuration for the peripheral transfers. 
+                                      It specifies the amount of data to be transferred in a single non interruptible 
+                                      transaction. 
+                                      This parameter can be a value of @ref DMA_Peripheral_burst
+                                      @note The burst mode is possible only if the address Increment mode is enabled. */
+}DMA_InitTypeDef;
+
+
+/** 
+  * @brief  HAL DMA State structures definition
+  */
+typedef enum
+{
+  HAL_DMA_STATE_RESET             = 0x00U,  /*!< DMA not yet initialized or disabled */
+  HAL_DMA_STATE_READY             = 0x01U,  /*!< DMA initialized and ready for use   */
+  HAL_DMA_STATE_BUSY              = 0x02U,  /*!< DMA process is ongoing              */
+  HAL_DMA_STATE_TIMEOUT           = 0x03U,  /*!< DMA timeout state                   */
+  HAL_DMA_STATE_ERROR             = 0x04U,  /*!< DMA error state                     */
+  HAL_DMA_STATE_ABORT             = 0x05U,  /*!< DMA Abort state                     */
+}HAL_DMA_StateTypeDef;
+
+/** 
+  * @brief  HAL DMA Error Code structure definition
+  */
+typedef enum
+{
+  HAL_DMA_FULL_TRANSFER           = 0x00U,  /*!< Full transfer     */
+  HAL_DMA_HALF_TRANSFER           = 0x01U   /*!< Half Transfer     */
+}HAL_DMA_LevelCompleteTypeDef;
+
+/** 
+  * @brief  HAL DMA Error Code structure definition
+  */
+typedef enum
+{
+  HAL_DMA_XFER_CPLT_CB_ID         = 0x00U,  /*!< Full transfer     */
+  HAL_DMA_XFER_HALFCPLT_CB_ID     = 0x01U,  /*!< Half Transfer     */
+  HAL_DMA_XFER_M1CPLT_CB_ID       = 0x02U,  /*!< M1 Full Transfer  */
+  HAL_DMA_XFER_M1HALFCPLT_CB_ID   = 0x03U,  /*!< M1 Half Transfer  */
+  HAL_DMA_XFER_ERROR_CB_ID        = 0x04U,  /*!< Error             */
+  HAL_DMA_XFER_ABORT_CB_ID        = 0x05U,  /*!< Abort             */
+  HAL_DMA_XFER_ALL_CB_ID          = 0x06U   /*!< All               */
+}HAL_DMA_CallbackIDTypeDef;
+
+/** 
+  * @brief  DMA handle Structure definition
+  */
+typedef struct __DMA_HandleTypeDef
+{
+  DMA_Stream_TypeDef         *Instance;                                                        /*!< Register base address                  */
+
+  DMA_InitTypeDef            Init;                                                             /*!< DMA communication parameters           */ 
+
+  HAL_LockTypeDef            Lock;                                                             /*!< DMA locking object                     */  
+
+  __IO HAL_DMA_StateTypeDef  State;                                                            /*!< DMA transfer state                     */
+
+  void                       *Parent;                                                          /*!< Parent object state                    */ 
+
+  void                       (* XferCpltCallback)( struct __DMA_HandleTypeDef * hdma);         /*!< DMA transfer complete callback         */
+
+  void                       (* XferHalfCpltCallback)( struct __DMA_HandleTypeDef * hdma);     /*!< DMA Half transfer complete callback    */
+
+  void                       (* XferM1CpltCallback)( struct __DMA_HandleTypeDef * hdma);       /*!< DMA transfer complete Memory1 callback */
+  
+  void                       (* XferM1HalfCpltCallback)( struct __DMA_HandleTypeDef * hdma);   /*!< DMA transfer Half complete Memory1 callback */
+  
+  void                       (* XferErrorCallback)( struct __DMA_HandleTypeDef * hdma);        /*!< DMA transfer error callback            */
+  
+  void                       (* XferAbortCallback)( struct __DMA_HandleTypeDef * hdma);        /*!< DMA transfer Abort callback            */  
+
+  __IO uint32_t              ErrorCode;                                                        /*!< DMA Error code                          */
+  
+  uint32_t                   StreamBaseAddress;                                                /*!< DMA Stream Base Address                */
+
+  uint32_t                   StreamIndex;                                                      /*!< DMA Stream Index                       */
+ 
+}DMA_HandleTypeDef;
+
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+
+/** @defgroup DMA_Exported_Constants DMA Exported Constants
+  * @brief    DMA Exported constants 
+  * @{
+  */
+
+/** @defgroup DMA_Error_Code DMA Error Code
+  * @brief    DMA Error Code 
+  * @{
+  */ 
+#define HAL_DMA_ERROR_NONE            0x00000000U    /*!< No error                               */
+#define HAL_DMA_ERROR_TE              0x00000001U    /*!< Transfer error                         */
+#define HAL_DMA_ERROR_FE              0x00000002U    /*!< FIFO error                             */
+#define HAL_DMA_ERROR_DME             0x00000004U    /*!< Direct Mode error                      */
+#define HAL_DMA_ERROR_TIMEOUT         0x00000020U    /*!< Timeout error                          */
+#define HAL_DMA_ERROR_PARAM           0x00000040U    /*!< Parameter error                        */
+#define HAL_DMA_ERROR_NO_XFER         0x00000080U    /*!< Abort requested with no Xfer ongoing   */
+#define HAL_DMA_ERROR_NOT_SUPPORTED   0x00000100U    /*!< Not supported mode                     */
+/**
+  * @}
+  */
+
+/** @defgroup DMA_Channel_selection DMA Channel selection
+  * @brief    DMA channel selection 
+  * @{
+  */ 
+#define DMA_CHANNEL_0                 0x00000000U    /*!< DMA Channel 0 */
+#define DMA_CHANNEL_1                 0x02000000U    /*!< DMA Channel 1 */
+#define DMA_CHANNEL_2                 0x04000000U    /*!< DMA Channel 2 */
+#define DMA_CHANNEL_3                 0x06000000U    /*!< DMA Channel 3 */
+#define DMA_CHANNEL_4                 0x08000000U    /*!< DMA Channel 4 */
+#define DMA_CHANNEL_5                 0x0A000000U    /*!< DMA Channel 5 */
+#define DMA_CHANNEL_6                 0x0C000000U    /*!< DMA Channel 6 */
+#define DMA_CHANNEL_7                 0x0E000000U    /*!< DMA Channel 7 */
+#if defined (DMA_SxCR_CHSEL_3)
+#define DMA_CHANNEL_8                 0x10000000U    /*!< DMA Channel 8 */
+#define DMA_CHANNEL_9                 0x12000000U    /*!< DMA Channel 9 */
+#define DMA_CHANNEL_10                0x14000000U    /*!< DMA Channel 10 */
+#define DMA_CHANNEL_11                0x16000000U    /*!< DMA Channel 11 */
+#define DMA_CHANNEL_12                0x18000000U    /*!< DMA Channel 12 */
+#define DMA_CHANNEL_13                0x1A000000U    /*!< DMA Channel 13 */
+#define DMA_CHANNEL_14                0x1C000000U    /*!< DMA Channel 14 */
+#define DMA_CHANNEL_15                0x1E000000U    /*!< DMA Channel 15 */
+#endif /* DMA_SxCR_CHSEL_3 */
+/**
+  * @}
+  */
+
+/** @defgroup DMA_Data_transfer_direction DMA Data transfer direction
+  * @brief    DMA data transfer direction 
+  * @{
+  */ 
+#define DMA_PERIPH_TO_MEMORY          0x00000000U                 /*!< Peripheral to memory direction */
+#define DMA_MEMORY_TO_PERIPH          ((uint32_t)DMA_SxCR_DIR_0)  /*!< Memory to peripheral direction */
+#define DMA_MEMORY_TO_MEMORY          ((uint32_t)DMA_SxCR_DIR_1)  /*!< Memory to memory direction     */
+/**
+  * @}
+  */
+        
+/** @defgroup DMA_Peripheral_incremented_mode DMA Peripheral incremented mode
+  * @brief    DMA peripheral incremented mode 
+  * @{
+  */ 
+#define DMA_PINC_ENABLE               ((uint32_t)DMA_SxCR_PINC)   /*!< Peripheral increment mode enable  */
+#define DMA_PINC_DISABLE              0x00000000U                 /*!< Peripheral increment mode disable */
+/**
+  * @}
+  */ 
+
+/** @defgroup DMA_Memory_incremented_mode DMA Memory incremented mode
+  * @brief    DMA memory incremented mode 
+  * @{
+  */ 
+#define DMA_MINC_ENABLE               ((uint32_t)DMA_SxCR_MINC)   /*!< Memory increment mode enable  */
+#define DMA_MINC_DISABLE              0x00000000U                 /*!< Memory increment mode disable */
+/**
+  * @}
+  */
+
+/** @defgroup DMA_Peripheral_data_size DMA Peripheral data size
+  * @brief    DMA peripheral data size 
+  * @{
+  */ 
+#define DMA_PDATAALIGN_BYTE           0x00000000U                  /*!< Peripheral data alignment: Byte     */
+#define DMA_PDATAALIGN_HALFWORD       ((uint32_t)DMA_SxCR_PSIZE_0) /*!< Peripheral data alignment: HalfWord */
+#define DMA_PDATAALIGN_WORD           ((uint32_t)DMA_SxCR_PSIZE_1) /*!< Peripheral data alignment: Word     */
+/**
+  * @}
+  */ 
+
+/** @defgroup DMA_Memory_data_size DMA Memory data size
+  * @brief    DMA memory data size 
+  * @{ 
+  */
+#define DMA_MDATAALIGN_BYTE           0x00000000U                  /*!< Memory data alignment: Byte     */
+#define DMA_MDATAALIGN_HALFWORD       ((uint32_t)DMA_SxCR_MSIZE_0) /*!< Memory data alignment: HalfWord */
+#define DMA_MDATAALIGN_WORD           ((uint32_t)DMA_SxCR_MSIZE_1) /*!< Memory data alignment: Word     */
+/**
+  * @}
+  */
+
+/** @defgroup DMA_mode DMA mode
+  * @brief    DMA mode 
+  * @{
+  */ 
+#define DMA_NORMAL                    0x00000000U                  /*!< Normal mode                  */
+#define DMA_CIRCULAR                  ((uint32_t)DMA_SxCR_CIRC)    /*!< Circular mode                */
+#define DMA_PFCTRL                    ((uint32_t)DMA_SxCR_PFCTRL)  /*!< Peripheral flow control mode */
+/**
+  * @}
+  */
+
+/** @defgroup DMA_Priority_level DMA Priority level
+  * @brief    DMA priority levels 
+  * @{
+  */
+#define DMA_PRIORITY_LOW              0x00000000U                 /*!< Priority level: Low       */
+#define DMA_PRIORITY_MEDIUM           ((uint32_t)DMA_SxCR_PL_0)   /*!< Priority level: Medium    */
+#define DMA_PRIORITY_HIGH             ((uint32_t)DMA_SxCR_PL_1)   /*!< Priority level: High      */
+#define DMA_PRIORITY_VERY_HIGH        ((uint32_t)DMA_SxCR_PL)     /*!< Priority level: Very High */
+/**
+  * @}
+  */ 
+
+/** @defgroup DMA_FIFO_direct_mode DMA FIFO direct mode
+  * @brief    DMA FIFO direct mode
+  * @{
+  */
+#define DMA_FIFOMODE_DISABLE          0x00000000U                 /*!< FIFO mode disable */
+#define DMA_FIFOMODE_ENABLE           ((uint32_t)DMA_SxFCR_DMDIS) /*!< FIFO mode enable  */
+/**
+  * @}
+  */ 
+
+/** @defgroup DMA_FIFO_threshold_level DMA FIFO threshold level
+  * @brief    DMA FIFO level 
+  * @{
+  */
+#define DMA_FIFO_THRESHOLD_1QUARTERFULL       0x00000000U                  /*!< FIFO threshold 1 quart full configuration  */
+#define DMA_FIFO_THRESHOLD_HALFFULL           ((uint32_t)DMA_SxFCR_FTH_0)  /*!< FIFO threshold half full configuration     */
+#define DMA_FIFO_THRESHOLD_3QUARTERSFULL      ((uint32_t)DMA_SxFCR_FTH_1)  /*!< FIFO threshold 3 quarts full configuration */
+#define DMA_FIFO_THRESHOLD_FULL               ((uint32_t)DMA_SxFCR_FTH)    /*!< FIFO threshold full configuration          */
+/**
+  * @}
+  */ 
+
+/** @defgroup DMA_Memory_burst DMA Memory burst
+  * @brief    DMA memory burst 
+  * @{
+  */ 
+#define DMA_MBURST_SINGLE             0x00000000U
+#define DMA_MBURST_INC4               ((uint32_t)DMA_SxCR_MBURST_0)  
+#define DMA_MBURST_INC8               ((uint32_t)DMA_SxCR_MBURST_1)  
+#define DMA_MBURST_INC16              ((uint32_t)DMA_SxCR_MBURST)  
+/**
+  * @}
+  */ 
+
+/** @defgroup DMA_Peripheral_burst DMA Peripheral burst
+  * @brief    DMA peripheral burst 
+  * @{
+  */ 
+#define DMA_PBURST_SINGLE             0x00000000U
+#define DMA_PBURST_INC4               ((uint32_t)DMA_SxCR_PBURST_0)
+#define DMA_PBURST_INC8               ((uint32_t)DMA_SxCR_PBURST_1)
+#define DMA_PBURST_INC16              ((uint32_t)DMA_SxCR_PBURST)
+/**
+  * @}
+  */
+
+/** @defgroup DMA_interrupt_enable_definitions DMA interrupt enable definitions
+  * @brief    DMA interrupts definition 
+  * @{
+  */
+#define DMA_IT_TC                     ((uint32_t)DMA_SxCR_TCIE)
+#define DMA_IT_HT                     ((uint32_t)DMA_SxCR_HTIE)
+#define DMA_IT_TE                     ((uint32_t)DMA_SxCR_TEIE)
+#define DMA_IT_DME                    ((uint32_t)DMA_SxCR_DMEIE)
+#define DMA_IT_FE                     0x00000080U
+/**
+  * @}
+  */
+
+/** @defgroup DMA_flag_definitions DMA flag definitions
+  * @brief    DMA flag definitions 
+  * @{
+  */ 
+#define DMA_FLAG_FEIF0_4              0x00000001U
+#define DMA_FLAG_DMEIF0_4             0x00000004U
+#define DMA_FLAG_TEIF0_4              0x00000008U
+#define DMA_FLAG_HTIF0_4              0x00000010U
+#define DMA_FLAG_TCIF0_4              0x00000020U
+#define DMA_FLAG_FEIF1_5              0x00000040U
+#define DMA_FLAG_DMEIF1_5             0x00000100U
+#define DMA_FLAG_TEIF1_5              0x00000200U
+#define DMA_FLAG_HTIF1_5              0x00000400U
+#define DMA_FLAG_TCIF1_5              0x00000800U
+#define DMA_FLAG_FEIF2_6              0x00010000U
+#define DMA_FLAG_DMEIF2_6             0x00040000U
+#define DMA_FLAG_TEIF2_6              0x00080000U
+#define DMA_FLAG_HTIF2_6              0x00100000U
+#define DMA_FLAG_TCIF2_6              0x00200000U
+#define DMA_FLAG_FEIF3_7              0x00400000U
+#define DMA_FLAG_DMEIF3_7             0x01000000U
+#define DMA_FLAG_TEIF3_7              0x02000000U
+#define DMA_FLAG_HTIF3_7              0x04000000U
+#define DMA_FLAG_TCIF3_7              0x08000000U
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+ 
+/* Exported macro ------------------------------------------------------------*/
+
+/** @brief Reset DMA handle state
+  * @param  __HANDLE__ specifies the DMA handle.
+  * @retval None
+  */
+#define __HAL_DMA_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DMA_STATE_RESET)
+
+/**
+  * @brief  Return the current DMA Stream FIFO filled level.
+  * @param  __HANDLE__ DMA handle
+  * @retval The FIFO filling state.
+  *           - DMA_FIFOStatus_Less1QuarterFull: when FIFO is less than 1 quarter-full 
+  *                                              and not empty.
+  *           - DMA_FIFOStatus_1QuarterFull: if more than 1 quarter-full.
+  *           - DMA_FIFOStatus_HalfFull: if more than 1 half-full.
+  *           - DMA_FIFOStatus_3QuartersFull: if more than 3 quarters-full.
+  *           - DMA_FIFOStatus_Empty: when FIFO is empty
+  *           - DMA_FIFOStatus_Full: when FIFO is full
+  */
+#define __HAL_DMA_GET_FS(__HANDLE__)      (((__HANDLE__)->Instance->FCR & (DMA_SxFCR_FS)))
+
+/**
+  * @brief  Enable the specified DMA Stream.
+  * @param  __HANDLE__ DMA handle
+  * @retval None
+  */
+#define __HAL_DMA_ENABLE(__HANDLE__)      ((__HANDLE__)->Instance->CR |=  DMA_SxCR_EN)
+
+/**
+  * @brief  Disable the specified DMA Stream.
+  * @param  __HANDLE__ DMA handle
+  * @retval None
+  */
+#define __HAL_DMA_DISABLE(__HANDLE__)     ((__HANDLE__)->Instance->CR &=  ~DMA_SxCR_EN)
+
+/* Interrupt & Flag management */
+
+/**
+  * @brief  Return the current DMA Stream transfer complete flag.
+  * @param  __HANDLE__ DMA handle
+  * @retval The specified transfer complete flag index.
+  */
+#define __HAL_DMA_GET_TC_FLAG_INDEX(__HANDLE__) \
+(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_TCIF0_4 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TCIF0_4 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_TCIF0_4 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_TCIF0_4 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_TCIF1_5 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_TCIF1_5 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_TCIF1_5 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_TCIF1_5 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_TCIF2_6 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_TCIF2_6 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_TCIF2_6 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_TCIF2_6 :\
+   DMA_FLAG_TCIF3_7)
+
+/**
+  * @brief  Return the current DMA Stream half transfer complete flag.
+  * @param  __HANDLE__ DMA handle
+  * @retval The specified half transfer complete flag index.
+  */      
+#define __HAL_DMA_GET_HT_FLAG_INDEX(__HANDLE__)\
+(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_HTIF0_4 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_HTIF0_4 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_HTIF0_4 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_HTIF0_4 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_HTIF1_5 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_HTIF1_5 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_HTIF1_5 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_HTIF1_5 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_HTIF2_6 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_HTIF2_6 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_HTIF2_6 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_HTIF2_6 :\
+   DMA_FLAG_HTIF3_7)
+
+/**
+  * @brief  Return the current DMA Stream transfer error flag.
+  * @param  __HANDLE__ DMA handle
+  * @retval The specified transfer error flag index.
+  */
+#define __HAL_DMA_GET_TE_FLAG_INDEX(__HANDLE__)\
+(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_TEIF0_4 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TEIF0_4 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_TEIF0_4 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_TEIF0_4 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_TEIF1_5 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_TEIF1_5 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_TEIF1_5 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_TEIF1_5 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_TEIF2_6 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_TEIF2_6 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_TEIF2_6 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_TEIF2_6 :\
+   DMA_FLAG_TEIF3_7)
+
+/**
+  * @brief  Return the current DMA Stream FIFO error flag.
+  * @param  __HANDLE__ DMA handle
+  * @retval The specified FIFO error flag index.
+  */
+#define __HAL_DMA_GET_FE_FLAG_INDEX(__HANDLE__)\
+(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_FEIF0_4 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_FEIF0_4 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_FEIF0_4 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_FEIF0_4 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_FEIF1_5 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_FEIF1_5 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_FEIF1_5 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_FEIF1_5 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_FEIF2_6 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_FEIF2_6 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_FEIF2_6 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_FEIF2_6 :\
+   DMA_FLAG_FEIF3_7)
+
+/**
+  * @brief  Return the current DMA Stream direct mode error flag.
+  * @param  __HANDLE__ DMA handle
+  * @retval The specified direct mode error flag index.
+  */
+#define __HAL_DMA_GET_DME_FLAG_INDEX(__HANDLE__)\
+(((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_DMEIF0_4 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_DMEIF0_4 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_DMEIF0_4 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_DMEIF0_4 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_DMEIF1_5 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_DMEIF1_5 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_DMEIF1_5 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_DMEIF1_5 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_DMEIF2_6 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_DMEIF2_6 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_DMEIF2_6 :\
+ ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_DMEIF2_6 :\
+   DMA_FLAG_DMEIF3_7)
+
+/**
+  * @brief  Get the DMA Stream pending flags.
+  * @param  __HANDLE__ DMA handle
+  * @param  __FLAG__ Get the specified flag.
+  *          This parameter can be any combination of the following values:
+  *            @arg DMA_FLAG_TCIFx: Transfer complete flag.
+  *            @arg DMA_FLAG_HTIFx: Half transfer complete flag.
+  *            @arg DMA_FLAG_TEIFx: Transfer error flag.
+  *            @arg DMA_FLAG_DMEIFx: Direct mode error flag.
+  *            @arg DMA_FLAG_FEIFx: FIFO error flag.
+  *         Where x can be 0_4, 1_5, 2_6 or 3_7 to select the DMA Stream flag.   
+  * @retval The state of FLAG (SET or RESET).
+  */
+#define __HAL_DMA_GET_FLAG(__HANDLE__, __FLAG__)\
+(((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA2_Stream3)? (DMA2->HISR & (__FLAG__)) :\
+ ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream7)? (DMA2->LISR & (__FLAG__)) :\
+ ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream3)? (DMA1->HISR & (__FLAG__)) : (DMA1->LISR & (__FLAG__)))
+
+/**
+  * @brief  Clear the DMA Stream pending flags.
+  * @param  __HANDLE__ DMA handle
+  * @param  __FLAG__ specifies the flag to clear.
+  *          This parameter can be any combination of the following values:
+  *            @arg DMA_FLAG_TCIFx: Transfer complete flag.
+  *            @arg DMA_FLAG_HTIFx: Half transfer complete flag.
+  *            @arg DMA_FLAG_TEIFx: Transfer error flag.
+  *            @arg DMA_FLAG_DMEIFx: Direct mode error flag.
+  *            @arg DMA_FLAG_FEIFx: FIFO error flag.
+  *         Where x can be 0_4, 1_5, 2_6 or 3_7 to select the DMA Stream flag.   
+  * @retval None
+  */
+#define __HAL_DMA_CLEAR_FLAG(__HANDLE__, __FLAG__) \
+(((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA2_Stream3)? (DMA2->HIFCR = (__FLAG__)) :\
+ ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream7)? (DMA2->LIFCR = (__FLAG__)) :\
+ ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream3)? (DMA1->HIFCR = (__FLAG__)) : (DMA1->LIFCR = (__FLAG__)))
+
+/**
+  * @brief  Enable the specified DMA Stream interrupts.
+  * @param  __HANDLE__ DMA handle
+  * @param  __INTERRUPT__ specifies the DMA interrupt sources to be enabled or disabled. 
+  *        This parameter can be any combination of the following values:
+  *           @arg DMA_IT_TC: Transfer complete interrupt mask.
+  *           @arg DMA_IT_HT: Half transfer complete interrupt mask.
+  *           @arg DMA_IT_TE: Transfer error interrupt mask.
+  *           @arg DMA_IT_FE: FIFO error interrupt mask.
+  *           @arg DMA_IT_DME: Direct mode error interrupt.
+  * @retval None
+  */
+#define __HAL_DMA_ENABLE_IT(__HANDLE__, __INTERRUPT__)   (((__INTERRUPT__) != DMA_IT_FE)? \
+((__HANDLE__)->Instance->CR |= (__INTERRUPT__)) : ((__HANDLE__)->Instance->FCR |= (__INTERRUPT__)))
+
+/**
+  * @brief  Disable the specified DMA Stream interrupts.
+  * @param  __HANDLE__ DMA handle
+  * @param  __INTERRUPT__ specifies the DMA interrupt sources to be enabled or disabled. 
+  *         This parameter can be any combination of the following values:
+  *            @arg DMA_IT_TC: Transfer complete interrupt mask.
+  *            @arg DMA_IT_HT: Half transfer complete interrupt mask.
+  *            @arg DMA_IT_TE: Transfer error interrupt mask.
+  *            @arg DMA_IT_FE: FIFO error interrupt mask.
+  *            @arg DMA_IT_DME: Direct mode error interrupt.
+  * @retval None
+  */
+#define __HAL_DMA_DISABLE_IT(__HANDLE__, __INTERRUPT__)  (((__INTERRUPT__) != DMA_IT_FE)? \
+((__HANDLE__)->Instance->CR &= ~(__INTERRUPT__)) : ((__HANDLE__)->Instance->FCR &= ~(__INTERRUPT__)))
+
+/**
+  * @brief  Check whether the specified DMA Stream interrupt is enabled or disabled.
+  * @param  __HANDLE__ DMA handle
+  * @param  __INTERRUPT__ specifies the DMA interrupt source to check.
+  *         This parameter can be one of the following values:
+  *            @arg DMA_IT_TC: Transfer complete interrupt mask.
+  *            @arg DMA_IT_HT: Half transfer complete interrupt mask.
+  *            @arg DMA_IT_TE: Transfer error interrupt mask.
+  *            @arg DMA_IT_FE: FIFO error interrupt mask.
+  *            @arg DMA_IT_DME: Direct mode error interrupt.
+  * @retval The state of DMA_IT.
+  */
+#define __HAL_DMA_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__)  (((__INTERRUPT__) != DMA_IT_FE)? \
+                                                        ((__HANDLE__)->Instance->CR & (__INTERRUPT__)) : \
+                                                        ((__HANDLE__)->Instance->FCR & (__INTERRUPT__)))
+
+/**
+  * @brief  Writes the number of data units to be transferred on the DMA Stream.
+  * @param  __HANDLE__ DMA handle
+  * @param  __COUNTER__ Number of data units to be transferred (from 0 to 65535) 
+  *          Number of data items depends only on the Peripheral data format.
+  *            
+  * @note   If Peripheral data format is Bytes: number of data units is equal 
+  *         to total number of bytes to be transferred.
+  *           
+  * @note   If Peripheral data format is Half-Word: number of data units is  
+  *         equal to total number of bytes to be transferred / 2.
+  *           
+  * @note   If Peripheral data format is Word: number of data units is equal 
+  *         to total  number of bytes to be transferred / 4.
+  *      
+  * @retval The number of remaining data units in the current DMAy Streamx transfer.
+  */
+#define __HAL_DMA_SET_COUNTER(__HANDLE__, __COUNTER__) ((__HANDLE__)->Instance->NDTR = (uint16_t)(__COUNTER__))
+
+/**
+  * @brief  Returns the number of remaining data units in the current DMAy Streamx transfer.
+  * @param  __HANDLE__ DMA handle
+  *   
+  * @retval The number of remaining data units in the current DMA Stream transfer.
+  */
+#define __HAL_DMA_GET_COUNTER(__HANDLE__) ((__HANDLE__)->Instance->NDTR)
+
+
+/* Include DMA HAL Extension module */
+#include "stm32f4xx_hal_dma_ex.h"   
+
+/* Exported functions --------------------------------------------------------*/
+
+/** @defgroup DMA_Exported_Functions DMA Exported Functions
+  * @brief    DMA Exported functions 
+  * @{
+  */
+
+/** @defgroup DMA_Exported_Functions_Group1 Initialization and de-initialization functions
+  * @brief   Initialization and de-initialization functions 
+  * @{
+  */
+HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma); 
+HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma);
+/**
+  * @}
+  */
+
+/** @defgroup DMA_Exported_Functions_Group2 I/O operation functions
+  * @brief   I/O operation functions  
+  * @{
+  */
+HAL_StatusTypeDef HAL_DMA_Start (DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength);
+HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength);
+HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma);
+HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma);
+HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef CompleteLevel, uint32_t Timeout);
+void              HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma);
+HAL_StatusTypeDef HAL_DMA_CleanCallbacks(DMA_HandleTypeDef *hdma);
+HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma));
+HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID);
+
+/**
+  * @}
+  */ 
+
+/** @defgroup DMA_Exported_Functions_Group3 Peripheral State functions
+  * @brief    Peripheral State functions 
+  * @{
+  */
+HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma);
+uint32_t             HAL_DMA_GetError(DMA_HandleTypeDef *hdma);
+/**
+  * @}
+  */ 
+/**
+  * @}
+  */ 
+/* Private Constants -------------------------------------------------------------*/
+/** @defgroup DMA_Private_Constants DMA Private Constants
+  * @brief    DMA private defines and constants 
+  * @{
+  */
+/**
+  * @}
+  */ 
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup DMA_Private_Macros DMA Private Macros
+  * @brief    DMA private macros 
+  * @{
+  */
+#if defined (DMA_SxCR_CHSEL_3)
+#define IS_DMA_CHANNEL(CHANNEL) (((CHANNEL) == DMA_CHANNEL_0) || \
+                                 ((CHANNEL) == DMA_CHANNEL_1) || \
+                                 ((CHANNEL) == DMA_CHANNEL_2) || \
+                                 ((CHANNEL) == DMA_CHANNEL_3) || \
+                                 ((CHANNEL) == DMA_CHANNEL_4) || \
+                                 ((CHANNEL) == DMA_CHANNEL_5) || \
+                                 ((CHANNEL) == DMA_CHANNEL_6) || \
+                                 ((CHANNEL) == DMA_CHANNEL_7) || \
+                                 ((CHANNEL) == DMA_CHANNEL_8) || \
+                                 ((CHANNEL) == DMA_CHANNEL_9) || \
+                                 ((CHANNEL) == DMA_CHANNEL_10)|| \
+                                 ((CHANNEL) == DMA_CHANNEL_11)|| \
+                                 ((CHANNEL) == DMA_CHANNEL_12)|| \
+                                 ((CHANNEL) == DMA_CHANNEL_13)|| \
+                                 ((CHANNEL) == DMA_CHANNEL_14)|| \
+                                 ((CHANNEL) == DMA_CHANNEL_15))
+#else
+#define IS_DMA_CHANNEL(CHANNEL) (((CHANNEL) == DMA_CHANNEL_0) || \
+                                 ((CHANNEL) == DMA_CHANNEL_1) || \
+                                 ((CHANNEL) == DMA_CHANNEL_2) || \
+                                 ((CHANNEL) == DMA_CHANNEL_3) || \
+                                 ((CHANNEL) == DMA_CHANNEL_4) || \
+                                 ((CHANNEL) == DMA_CHANNEL_5) || \
+                                 ((CHANNEL) == DMA_CHANNEL_6) || \
+                                 ((CHANNEL) == DMA_CHANNEL_7))
+#endif /* DMA_SxCR_CHSEL_3 */
+
+#define IS_DMA_DIRECTION(DIRECTION) (((DIRECTION) == DMA_PERIPH_TO_MEMORY ) || \
+                                     ((DIRECTION) == DMA_MEMORY_TO_PERIPH)  || \
+                                     ((DIRECTION) == DMA_MEMORY_TO_MEMORY)) 
+
+#define IS_DMA_BUFFER_SIZE(SIZE) (((SIZE) >= 0x01U) && ((SIZE) < 0x10000U))
+
+#define IS_DMA_PERIPHERAL_INC_STATE(STATE) (((STATE) == DMA_PINC_ENABLE) || \
+                                            ((STATE) == DMA_PINC_DISABLE))
+
+#define IS_DMA_MEMORY_INC_STATE(STATE) (((STATE) == DMA_MINC_ENABLE)  || \
+                                        ((STATE) == DMA_MINC_DISABLE))
+
+#define IS_DMA_PERIPHERAL_DATA_SIZE(SIZE) (((SIZE) == DMA_PDATAALIGN_BYTE)     || \
+                                           ((SIZE) == DMA_PDATAALIGN_HALFWORD) || \
+                                           ((SIZE) == DMA_PDATAALIGN_WORD))
+
+#define IS_DMA_MEMORY_DATA_SIZE(SIZE) (((SIZE) == DMA_MDATAALIGN_BYTE)     || \
+                                       ((SIZE) == DMA_MDATAALIGN_HALFWORD) || \
+                                       ((SIZE) == DMA_MDATAALIGN_WORD ))
+
+#define IS_DMA_MODE(MODE) (((MODE) == DMA_NORMAL )  || \
+                           ((MODE) == DMA_CIRCULAR) || \
+                           ((MODE) == DMA_PFCTRL)) 
+
+#define IS_DMA_PRIORITY(PRIORITY) (((PRIORITY) == DMA_PRIORITY_LOW )   || \
+                                   ((PRIORITY) == DMA_PRIORITY_MEDIUM) || \
+                                   ((PRIORITY) == DMA_PRIORITY_HIGH)   || \
+                                   ((PRIORITY) == DMA_PRIORITY_VERY_HIGH)) 
+
+#define IS_DMA_FIFO_MODE_STATE(STATE) (((STATE) == DMA_FIFOMODE_DISABLE ) || \
+                                       ((STATE) == DMA_FIFOMODE_ENABLE))
+
+#define IS_DMA_FIFO_THRESHOLD(THRESHOLD) (((THRESHOLD) == DMA_FIFO_THRESHOLD_1QUARTERFULL ) || \
+                                          ((THRESHOLD) == DMA_FIFO_THRESHOLD_HALFFULL)      || \
+                                          ((THRESHOLD) == DMA_FIFO_THRESHOLD_3QUARTERSFULL) || \
+                                          ((THRESHOLD) == DMA_FIFO_THRESHOLD_FULL))
+
+#define IS_DMA_MEMORY_BURST(BURST) (((BURST) == DMA_MBURST_SINGLE) || \
+                                    ((BURST) == DMA_MBURST_INC4)   || \
+                                    ((BURST) == DMA_MBURST_INC8)   || \
+                                    ((BURST) == DMA_MBURST_INC16))
+
+#define IS_DMA_PERIPHERAL_BURST(BURST) (((BURST) == DMA_PBURST_SINGLE) || \
+                                        ((BURST) == DMA_PBURST_INC4)   || \
+                                        ((BURST) == DMA_PBURST_INC8)   || \
+                                        ((BURST) == DMA_PBURST_INC16))
+/**
+  * @}
+  */ 
+
+/* Private functions ---------------------------------------------------------*/
+/** @defgroup DMA_Private_Functions DMA Private Functions
+  * @brief    DMA private  functions 
+  * @{
+  */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */ 
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __STM32F4xx_HAL_DMA_H */
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma_ex.h b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma_ex.h
new file mode 100644
index 0000000..9858c74
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma_ex.h
@@ -0,0 +1,102 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_hal_dma_ex.h
+  * @author  MCD Application Team
+  * @brief   Header file of DMA HAL extension module.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file in
+  * the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32F4xx_HAL_DMA_EX_H
+#define __STM32F4xx_HAL_DMA_EX_H
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx_hal_def.h"
+
+/** @addtogroup STM32F4xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup DMAEx
+  * @{
+  */ 
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup DMAEx_Exported_Types DMAEx Exported Types
+  * @brief DMAEx Exported types
+  * @{
+  */
+   
+/** 
+  * @brief  HAL DMA Memory definition  
+  */ 
+typedef enum
+{
+  MEMORY0      = 0x00U,    /*!< Memory 0     */
+  MEMORY1      = 0x01U     /*!< Memory 1     */
+}HAL_DMA_MemoryTypeDef;
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup DMAEx_Exported_Functions DMAEx Exported Functions
+  * @brief   DMAEx Exported functions
+  * @{
+  */
+
+/** @defgroup DMAEx_Exported_Functions_Group1 Extended features functions
+  * @brief   Extended features functions
+  * @{
+  */
+
+/* IO operation functions *******************************************************/
+HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength);
+HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength);
+HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *hdma, uint32_t Address, HAL_DMA_MemoryTypeDef memory);
+
+/**
+  * @}
+  */
+/**
+  * @}
+  */
+         
+/* Private functions ---------------------------------------------------------*/
+/** @defgroup DMAEx_Private_Functions DMAEx Private Functions
+  * @brief DMAEx Private functions
+  * @{
+  */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /*__STM32F4xx_HAL_DMA_EX_H*/
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_exti.h b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_exti.h
new file mode 100644
index 0000000..b18a228
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_exti.h
@@ -0,0 +1,366 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_hal_exti.h
+  * @author  MCD Application Team
+  * @brief   Header file of EXTI HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32f4xx_HAL_EXTI_H
+#define STM32f4xx_HAL_EXTI_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx_hal_def.h"
+
+/** @addtogroup STM32F4xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup EXTI EXTI
+  * @brief EXTI HAL module driver
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+
+/** @defgroup EXTI_Exported_Types EXTI Exported Types
+  * @{
+  */
+typedef enum
+{
+  HAL_EXTI_COMMON_CB_ID          = 0x00U
+} EXTI_CallbackIDTypeDef;
+
+/**
+  * @brief  EXTI Handle structure definition
+  */
+typedef struct
+{
+  uint32_t Line;                    /*!<  Exti line number */
+  void (* PendingCallback)(void);   /*!<  Exti pending callback */
+} EXTI_HandleTypeDef;
+
+/**
+  * @brief  EXTI Configuration structure definition
+  */
+typedef struct
+{
+  uint32_t Line;      /*!< The Exti line to be configured. This parameter
+                           can be a value of @ref EXTI_Line */
+  uint32_t Mode;      /*!< The Exit Mode to be configured for a core.
+                           This parameter can be a combination of @ref EXTI_Mode */
+  uint32_t Trigger;   /*!< The Exti Trigger to be configured. This parameter
+                           can be a value of @ref EXTI_Trigger */
+  uint32_t GPIOSel;   /*!< The Exti GPIO multiplexer selection to be configured.
+                           This parameter is only possible for line 0 to 15. It
+                           can be a value of @ref EXTI_GPIOSel */
+} EXTI_ConfigTypeDef;
+
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup EXTI_Exported_Constants EXTI Exported Constants
+  * @{
+  */
+
+/** @defgroup EXTI_Line  EXTI Line
+  * @{
+  */
+#define EXTI_LINE_0                        (EXTI_GPIO       | 0x00u)    /*!< External interrupt line 0 */
+#define EXTI_LINE_1                        (EXTI_GPIO       | 0x01u)    /*!< External interrupt line 1 */
+#define EXTI_LINE_2                        (EXTI_GPIO       | 0x02u)    /*!< External interrupt line 2 */
+#define EXTI_LINE_3                        (EXTI_GPIO       | 0x03u)    /*!< External interrupt line 3 */
+#define EXTI_LINE_4                        (EXTI_GPIO       | 0x04u)    /*!< External interrupt line 4 */
+#define EXTI_LINE_5                        (EXTI_GPIO       | 0x05u)    /*!< External interrupt line 5 */
+#define EXTI_LINE_6                        (EXTI_GPIO       | 0x06u)    /*!< External interrupt line 6 */
+#define EXTI_LINE_7                        (EXTI_GPIO       | 0x07u)    /*!< External interrupt line 7 */
+#define EXTI_LINE_8                        (EXTI_GPIO       | 0x08u)    /*!< External interrupt line 8 */
+#define EXTI_LINE_9                        (EXTI_GPIO       | 0x09u)    /*!< External interrupt line 9 */
+#define EXTI_LINE_10                       (EXTI_GPIO       | 0x0Au)    /*!< External interrupt line 10 */
+#define EXTI_LINE_11                       (EXTI_GPIO       | 0x0Bu)    /*!< External interrupt line 11 */
+#define EXTI_LINE_12                       (EXTI_GPIO       | 0x0Cu)    /*!< External interrupt line 12 */
+#define EXTI_LINE_13                       (EXTI_GPIO       | 0x0Du)    /*!< External interrupt line 13 */
+#define EXTI_LINE_14                       (EXTI_GPIO       | 0x0Eu)    /*!< External interrupt line 14 */
+#define EXTI_LINE_15                       (EXTI_GPIO       | 0x0Fu)    /*!< External interrupt line 15 */
+#define EXTI_LINE_16                       (EXTI_CONFIG     | 0x10u)    /*!< External interrupt line 16 Connected to the PVD Output */
+#define EXTI_LINE_17                       (EXTI_CONFIG     | 0x11u)    /*!< External interrupt line 17 Connected to the RTC Alarm event */
+#if defined(EXTI_IMR_IM18)
+#define EXTI_LINE_18                       (EXTI_CONFIG     | 0x12u)    /*!< External interrupt line 18 Connected to the USB OTG FS Wakeup from suspend event */
+#else
+#define EXTI_LINE_18                       (EXTI_RESERVED   | 0x12u)    /*!< No interrupt supported in this line */
+#endif /* EXTI_IMR_IM18 */
+#if defined(EXTI_IMR_IM19)
+#define EXTI_LINE_19                       (EXTI_CONFIG     | 0x13u)    /*!< External interrupt line 19 Connected to the Ethernet Wakeup event */
+#else
+#define EXTI_LINE_19                       (EXTI_RESERVED   | 0x13u)    /*!< No interrupt supported in this line */
+#endif /* EXTI_IMR_IM19 */
+#if defined(EXTI_IMR_IM20)
+#define EXTI_LINE_20                       (EXTI_CONFIG     | 0x14u)    /*!< External interrupt line 20 Connected to the USB OTG HS (configured in FS) Wakeup event  */
+#else
+#define EXTI_LINE_20                       (EXTI_RESERVED   | 0x14u)    /*!< No interrupt supported in this line */
+#endif /* EXTI_IMR_IM20 */
+#define EXTI_LINE_21                       (EXTI_CONFIG     | 0x15u)    /*!< External interrupt line 21 Connected to the RTC Tamper and Time Stamp events */
+#define EXTI_LINE_22                       (EXTI_CONFIG     | 0x16u)    /*!< External interrupt line 22 Connected to the RTC Wakeup event */
+#if defined(EXTI_IMR_IM23)
+#define EXTI_LINE_23                       (EXTI_CONFIG     | 0x17u)    /*!< External interrupt line 23 Connected to the LPTIM1 asynchronous event */
+#endif /* EXTI_IMR_IM23 */
+
+/**
+  * @}
+  */
+
+/** @defgroup EXTI_Mode  EXTI Mode
+  * @{
+  */
+#define EXTI_MODE_NONE                      0x00000000u
+#define EXTI_MODE_INTERRUPT                 0x00000001u
+#define EXTI_MODE_EVENT                     0x00000002u
+/**
+  * @}
+  */
+
+/** @defgroup EXTI_Trigger  EXTI Trigger
+  * @{
+  */
+
+#define EXTI_TRIGGER_NONE                   0x00000000u
+#define EXTI_TRIGGER_RISING                 0x00000001u
+#define EXTI_TRIGGER_FALLING                0x00000002u
+#define EXTI_TRIGGER_RISING_FALLING         (EXTI_TRIGGER_RISING | EXTI_TRIGGER_FALLING)
+/**
+  * @}
+  */
+
+/** @defgroup EXTI_GPIOSel  EXTI GPIOSel
+  * @brief
+  * @{
+  */
+#define EXTI_GPIOA                          0x00000000u
+#define EXTI_GPIOB                          0x00000001u
+#define EXTI_GPIOC                          0x00000002u
+#if defined (GPIOD)
+#define EXTI_GPIOD                          0x00000003u
+#endif /* GPIOD */
+#if defined (GPIOE)
+#define EXTI_GPIOE                          0x00000004u
+#endif /* GPIOE */
+#if defined (GPIOF)
+#define EXTI_GPIOF                          0x00000005u
+#endif /* GPIOF */
+#if defined (GPIOG)
+#define EXTI_GPIOG                          0x00000006u
+#endif /* GPIOG */
+#if defined (GPIOH)
+#define EXTI_GPIOH                          0x00000007u
+#endif /* GPIOH */
+#if defined (GPIOI)
+#define EXTI_GPIOI                          0x00000008u
+#endif /* GPIOI */
+#if defined (GPIOJ)
+#define EXTI_GPIOJ                          0x00000009u
+#endif /* GPIOJ */
+#if defined (GPIOK)
+#define EXTI_GPIOK                          0x0000000Au
+#endif /* GPIOK */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup EXTI_Exported_Macros EXTI Exported Macros
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/* Private constants --------------------------------------------------------*/
+/** @defgroup EXTI_Private_Constants EXTI Private Constants
+  * @{
+  */
+/**
+  * @brief  EXTI Line property definition
+  */
+#define EXTI_PROPERTY_SHIFT                  24u
+#define EXTI_CONFIG                         (0x02uL << EXTI_PROPERTY_SHIFT)
+#define EXTI_GPIO                           ((0x04uL << EXTI_PROPERTY_SHIFT) | EXTI_CONFIG)
+#define EXTI_RESERVED                       (0x08uL << EXTI_PROPERTY_SHIFT)
+#define EXTI_PROPERTY_MASK                  (EXTI_CONFIG | EXTI_GPIO)
+
+/**
+  * @brief  EXTI bit usage
+  */
+#define EXTI_PIN_MASK                       0x0000001Fu
+
+/**
+  * @brief  EXTI Mask for interrupt & event mode
+  */
+#define EXTI_MODE_MASK                      (EXTI_MODE_EVENT | EXTI_MODE_INTERRUPT)
+
+/**
+  * @brief  EXTI Mask for trigger possibilities
+  */
+#define EXTI_TRIGGER_MASK                   (EXTI_TRIGGER_RISING | EXTI_TRIGGER_FALLING)
+
+/**
+  * @brief  EXTI Line number
+  */
+#if defined(EXTI_IMR_IM23)
+#define EXTI_LINE_NB                        24UL
+#else
+#define EXTI_LINE_NB                        23UL
+#endif /* EXTI_IMR_IM23 */
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup EXTI_Private_Macros EXTI Private Macros
+  * @{
+  */
+#define IS_EXTI_LINE(__EXTI_LINE__)          ((((__EXTI_LINE__) & ~(EXTI_PROPERTY_MASK | EXTI_PIN_MASK)) == 0x00u) && \
+                                             ((((__EXTI_LINE__) & EXTI_PROPERTY_MASK) == EXTI_CONFIG)              || \
+                                              (((__EXTI_LINE__) & EXTI_PROPERTY_MASK) == EXTI_GPIO))               && \
+                                              (((__EXTI_LINE__) & EXTI_PIN_MASK) < EXTI_LINE_NB))
+
+#define IS_EXTI_MODE(__EXTI_LINE__)          ((((__EXTI_LINE__) & EXTI_MODE_MASK) != 0x00u) && \
+                                              (((__EXTI_LINE__) & ~EXTI_MODE_MASK) == 0x00u))
+
+#define IS_EXTI_TRIGGER(__EXTI_LINE__)       (((__EXTI_LINE__)  & ~EXTI_TRIGGER_MASK) == 0x00u)
+
+#define IS_EXTI_PENDING_EDGE(__EXTI_LINE__)  ((__EXTI_LINE__) == EXTI_TRIGGER_RISING_FALLING)
+
+#define IS_EXTI_CONFIG_LINE(__EXTI_LINE__)   (((__EXTI_LINE__) & EXTI_CONFIG) != 0x00u)
+
+#if !defined (GPIOD)
+#define IS_EXTI_GPIO_PORT(__PORT__)     (((__PORT__) == EXTI_GPIOA) || \
+                                         ((__PORT__) == EXTI_GPIOB) || \
+                                         ((__PORT__) == EXTI_GPIOC) || \
+                                         ((__PORT__) == EXTI_GPIOH))
+#elif !defined (GPIOE)
+#define IS_EXTI_GPIO_PORT(__PORT__)     (((__PORT__) == EXTI_GPIOA) || \
+                                         ((__PORT__) == EXTI_GPIOB) || \
+                                         ((__PORT__) == EXTI_GPIOC) || \
+                                         ((__PORT__) == EXTI_GPIOD) || \
+                                         ((__PORT__) == EXTI_GPIOH))
+#elif !defined (GPIOF)
+#define IS_EXTI_GPIO_PORT(__PORT__)     (((__PORT__) == EXTI_GPIOA) || \
+                                         ((__PORT__) == EXTI_GPIOB) || \
+                                         ((__PORT__) == EXTI_GPIOC) || \
+                                         ((__PORT__) == EXTI_GPIOD) || \
+                                         ((__PORT__) == EXTI_GPIOE) || \
+                                         ((__PORT__) == EXTI_GPIOH))
+#elif !defined (GPIOI)
+#define IS_EXTI_GPIO_PORT(__PORT__)     (((__PORT__) == EXTI_GPIOA) || \
+                                         ((__PORT__) == EXTI_GPIOB) || \
+                                         ((__PORT__) == EXTI_GPIOC) || \
+                                         ((__PORT__) == EXTI_GPIOD) || \
+                                         ((__PORT__) == EXTI_GPIOE) || \
+                                         ((__PORT__) == EXTI_GPIOF) || \
+                                         ((__PORT__) == EXTI_GPIOG) || \
+                                         ((__PORT__) == EXTI_GPIOH))
+#elif !defined (GPIOJ)
+#define IS_EXTI_GPIO_PORT(__PORT__)     (((__PORT__) == EXTI_GPIOA) || \
+                                         ((__PORT__) == EXTI_GPIOB) || \
+                                         ((__PORT__) == EXTI_GPIOC) || \
+                                         ((__PORT__) == EXTI_GPIOD) || \
+                                         ((__PORT__) == EXTI_GPIOE) || \
+                                         ((__PORT__) == EXTI_GPIOF) || \
+                                         ((__PORT__) == EXTI_GPIOG) || \
+                                         ((__PORT__) == EXTI_GPIOH) || \
+                                         ((__PORT__) == EXTI_GPIOI))
+#else
+#define IS_EXTI_GPIO_PORT(__PORT__)     (((__PORT__) == EXTI_GPIOA) || \
+                                         ((__PORT__) == EXTI_GPIOB) || \
+                                         ((__PORT__) == EXTI_GPIOC) || \
+                                         ((__PORT__) == EXTI_GPIOD) || \
+                                         ((__PORT__) == EXTI_GPIOE) || \
+                                         ((__PORT__) == EXTI_GPIOF) || \
+                                         ((__PORT__) == EXTI_GPIOG) || \
+                                         ((__PORT__) == EXTI_GPIOH) || \
+                                         ((__PORT__) == EXTI_GPIOI) || \
+                                         ((__PORT__) == EXTI_GPIOJ) || \
+                                         ((__PORT__) == EXTI_GPIOK))
+#endif /* GPIOD */
+
+#define IS_EXTI_GPIO_PIN(__PIN__)       ((__PIN__) < 16U)
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup EXTI_Exported_Functions EXTI Exported Functions
+  * @brief    EXTI Exported Functions
+  * @{
+  */
+
+/** @defgroup EXTI_Exported_Functions_Group1 Configuration functions
+  * @brief    Configuration functions
+  * @{
+  */
+/* Configuration functions ****************************************************/
+HAL_StatusTypeDef HAL_EXTI_SetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig);
+HAL_StatusTypeDef HAL_EXTI_GetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig);
+HAL_StatusTypeDef HAL_EXTI_ClearConfigLine(EXTI_HandleTypeDef *hexti);
+HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void));
+HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine);
+/**
+  * @}
+  */
+
+/** @defgroup EXTI_Exported_Functions_Group2 IO operation functions
+  * @brief    IO operation functions
+  * @{
+  */
+/* IO operation functions *****************************************************/
+void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti);
+uint32_t HAL_EXTI_GetPending(EXTI_HandleTypeDef *hexti, uint32_t Edge);
+void HAL_EXTI_ClearPending(EXTI_HandleTypeDef *hexti, uint32_t Edge);
+void HAL_EXTI_GenerateSWI(EXTI_HandleTypeDef *hexti);
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32f4xx_HAL_EXTI_H */
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash.h b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash.h
new file mode 100644
index 0000000..41f77d2
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash.h
@@ -0,0 +1,425 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_hal_flash.h
+  * @author  MCD Application Team
+  * @brief   Header file of FLASH HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file in
+  * the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32F4xx_HAL_FLASH_H
+#define __STM32F4xx_HAL_FLASH_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx_hal_def.h"
+
+/** @addtogroup STM32F4xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup FLASH
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup FLASH_Exported_Types FLASH Exported Types
+  * @{
+  */
+
+/**
+  * @brief  FLASH Procedure structure definition
+  */
+typedef enum
+{
+  FLASH_PROC_NONE = 0U,
+  FLASH_PROC_SECTERASE,
+  FLASH_PROC_MASSERASE,
+  FLASH_PROC_PROGRAM
+} FLASH_ProcedureTypeDef;
+
+/**
+  * @brief  FLASH handle Structure definition
+  */
+typedef struct
+{
+  __IO FLASH_ProcedureTypeDef ProcedureOnGoing;   /*Internal variable to indicate which procedure is ongoing or not in IT context*/
+
+  __IO uint32_t               NbSectorsToErase;   /*Internal variable to save the remaining sectors to erase in IT context*/
+
+  __IO uint8_t                VoltageForErase;    /*Internal variable to provide voltage range selected by user in IT context*/
+
+  __IO uint32_t               Sector;             /*Internal variable to define the current sector which is erasing*/
+
+  __IO uint32_t               Bank;               /*Internal variable to save current bank selected during mass erase*/
+
+  __IO uint32_t               Address;            /*Internal variable to save address selected for program*/
+
+  HAL_LockTypeDef             Lock;               /* FLASH locking object                */
+
+  __IO uint32_t               ErrorCode;          /* FLASH error code                    */
+
+} FLASH_ProcessTypeDef;
+
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup FLASH_Exported_Constants FLASH Exported Constants
+  * @{
+  */
+/** @defgroup FLASH_Error_Code FLASH Error Code
+  * @brief    FLASH Error Code
+  * @{
+  */
+#define HAL_FLASH_ERROR_NONE         0x00000000U    /*!< No error                      */
+#define HAL_FLASH_ERROR_RD           0x00000001U    /*!< Read Protection error         */
+#define HAL_FLASH_ERROR_PGS          0x00000002U    /*!< Programming Sequence error    */
+#define HAL_FLASH_ERROR_PGP          0x00000004U    /*!< Programming Parallelism error */
+#define HAL_FLASH_ERROR_PGA          0x00000008U    /*!< Programming Alignment error   */
+#define HAL_FLASH_ERROR_WRP          0x00000010U    /*!< Write protection error        */
+#define HAL_FLASH_ERROR_OPERATION    0x00000020U    /*!< Operation Error               */
+/**
+  * @}
+  */
+
+/** @defgroup FLASH_Type_Program FLASH Type Program
+  * @{
+  */
+#define FLASH_TYPEPROGRAM_BYTE        0x00000000U  /*!< Program byte (8-bit) at a specified address           */
+#define FLASH_TYPEPROGRAM_HALFWORD    0x00000001U  /*!< Program a half-word (16-bit) at a specified address   */
+#define FLASH_TYPEPROGRAM_WORD        0x00000002U  /*!< Program a word (32-bit) at a specified address        */
+#define FLASH_TYPEPROGRAM_DOUBLEWORD  0x00000003U  /*!< Program a double word (64-bit) at a specified address */
+/**
+  * @}
+  */
+
+/** @defgroup FLASH_Flag_definition FLASH Flag definition
+  * @brief Flag definition
+  * @{
+  */
+#define FLASH_FLAG_EOP                 FLASH_SR_EOP            /*!< FLASH End of Operation flag               */
+#define FLASH_FLAG_OPERR               FLASH_SR_SOP            /*!< FLASH operation Error flag                */
+#define FLASH_FLAG_WRPERR              FLASH_SR_WRPERR         /*!< FLASH Write protected error flag          */
+#define FLASH_FLAG_PGAERR              FLASH_SR_PGAERR         /*!< FLASH Programming Alignment error flag    */
+#define FLASH_FLAG_PGPERR              FLASH_SR_PGPERR         /*!< FLASH Programming Parallelism error flag  */
+#define FLASH_FLAG_PGSERR              FLASH_SR_PGSERR         /*!< FLASH Programming Sequence error flag     */
+#if defined(FLASH_SR_RDERR)
+#define FLASH_FLAG_RDERR               FLASH_SR_RDERR          /*!< Read Protection error flag (PCROP)        */
+#endif /* FLASH_SR_RDERR */
+#define FLASH_FLAG_BSY                 FLASH_SR_BSY            /*!< FLASH Busy flag                           */
+/**
+  * @}
+  */
+
+/** @defgroup FLASH_Interrupt_definition FLASH Interrupt definition
+  * @brief FLASH Interrupt definition
+  * @{
+  */
+#define FLASH_IT_EOP                   FLASH_CR_EOPIE          /*!< End of FLASH Operation Interrupt source */
+#define FLASH_IT_ERR                   0x02000000U             /*!< Error Interrupt source                  */
+/**
+  * @}
+  */
+
+/** @defgroup FLASH_Program_Parallelism FLASH Program Parallelism
+  * @{
+  */
+#define FLASH_PSIZE_BYTE           0x00000000U
+#define FLASH_PSIZE_HALF_WORD      0x00000100U
+#define FLASH_PSIZE_WORD           0x00000200U
+#define FLASH_PSIZE_DOUBLE_WORD    0x00000300U
+#define CR_PSIZE_MASK              0xFFFFFCFFU
+/**
+  * @}
+  */
+
+/** @defgroup FLASH_Keys FLASH Keys
+  * @{
+  */
+#define RDP_KEY                  ((uint16_t)0x00A5)
+#define FLASH_KEY1               0x45670123U
+#define FLASH_KEY2               0xCDEF89ABU
+#define FLASH_OPT_KEY1           0x08192A3BU
+#define FLASH_OPT_KEY2           0x4C5D6E7FU
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup FLASH_Exported_Macros FLASH Exported Macros
+  * @{
+  */
+/**
+  * @brief  Set the FLASH Latency.
+  * @param  __LATENCY__ FLASH Latency
+  *         The value of this parameter depend on device used within the same series
+  * @retval none
+  */
+#define __HAL_FLASH_SET_LATENCY(__LATENCY__) (*(__IO uint8_t *)ACR_BYTE0_ADDRESS = (uint8_t)(__LATENCY__))
+
+/**
+  * @brief  Get the FLASH Latency.
+  * @retval FLASH Latency
+  *          The value of this parameter depend on device used within the same series
+  */
+#define __HAL_FLASH_GET_LATENCY()     (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY))
+
+/**
+  * @brief  Enable the FLASH prefetch buffer.
+  * @retval none
+  */
+#define __HAL_FLASH_PREFETCH_BUFFER_ENABLE()  (FLASH->ACR |= FLASH_ACR_PRFTEN)
+
+/**
+  * @brief  Disable the FLASH prefetch buffer.
+  * @retval none
+  */
+#define __HAL_FLASH_PREFETCH_BUFFER_DISABLE()   (FLASH->ACR &= (~FLASH_ACR_PRFTEN))
+
+/**
+  * @brief  Enable the FLASH instruction cache.
+  * @retval none
+  */
+#define __HAL_FLASH_INSTRUCTION_CACHE_ENABLE()  (FLASH->ACR |= FLASH_ACR_ICEN)
+
+/**
+  * @brief  Disable the FLASH instruction cache.
+  * @retval none
+  */
+#define __HAL_FLASH_INSTRUCTION_CACHE_DISABLE()   (FLASH->ACR &= (~FLASH_ACR_ICEN))
+
+/**
+  * @brief  Enable the FLASH data cache.
+  * @retval none
+  */
+#define __HAL_FLASH_DATA_CACHE_ENABLE()  (FLASH->ACR |= FLASH_ACR_DCEN)
+
+/**
+  * @brief  Disable the FLASH data cache.
+  * @retval none
+  */
+#define __HAL_FLASH_DATA_CACHE_DISABLE()   (FLASH->ACR &= (~FLASH_ACR_DCEN))
+
+/**
+  * @brief  Resets the FLASH instruction Cache.
+  * @note   This function must be used only when the Instruction Cache is disabled.
+  * @retval None
+  */
+#define __HAL_FLASH_INSTRUCTION_CACHE_RESET() do {FLASH->ACR |= FLASH_ACR_ICRST;  \
+                                                   FLASH->ACR &= ~FLASH_ACR_ICRST; \
+                                                 }while(0U)
+
+/**
+  * @brief  Resets the FLASH data Cache.
+  * @note   This function must be used only when the data Cache is disabled.
+  * @retval None
+  */
+#define __HAL_FLASH_DATA_CACHE_RESET() do {FLASH->ACR |= FLASH_ACR_DCRST;  \
+                                            FLASH->ACR &= ~FLASH_ACR_DCRST; \
+                                          }while(0U)
+/**
+  * @brief  Enable the specified FLASH interrupt.
+  * @param  __INTERRUPT__  FLASH interrupt
+  *         This parameter can be any combination of the following values:
+  *     @arg FLASH_IT_EOP: End of FLASH Operation Interrupt
+  *     @arg FLASH_IT_ERR: Error Interrupt
+  * @retval none
+  */
+#define __HAL_FLASH_ENABLE_IT(__INTERRUPT__)  (FLASH->CR |= (__INTERRUPT__))
+
+/**
+  * @brief  Disable the specified FLASH interrupt.
+  * @param  __INTERRUPT__  FLASH interrupt
+  *         This parameter can be any combination of the following values:
+  *     @arg FLASH_IT_EOP: End of FLASH Operation Interrupt
+  *     @arg FLASH_IT_ERR: Error Interrupt
+  * @retval none
+  */
+#define __HAL_FLASH_DISABLE_IT(__INTERRUPT__)  (FLASH->CR &= ~(uint32_t)(__INTERRUPT__))
+
+/**
+  * @brief  Get the specified FLASH flag status.
+  * @param  __FLAG__ specifies the FLASH flags to check.
+  *          This parameter can be any combination of the following values:
+  *            @arg FLASH_FLAG_EOP   : FLASH End of Operation flag
+  *            @arg FLASH_FLAG_OPERR : FLASH operation Error flag
+  *            @arg FLASH_FLAG_WRPERR: FLASH Write protected error flag
+  *            @arg FLASH_FLAG_PGAERR: FLASH Programming Alignment error flag
+  *            @arg FLASH_FLAG_PGPERR: FLASH Programming Parallelism error flag
+  *            @arg FLASH_FLAG_PGSERR: FLASH Programming Sequence error flag
+  *            @arg FLASH_FLAG_RDERR : FLASH Read Protection error flag (PCROP) (*)
+  *            @arg FLASH_FLAG_BSY   : FLASH Busy flag
+  *           (*) FLASH_FLAG_RDERR is not available for STM32F405xx/407xx/415xx/417xx devices
+  * @retval The new state of __FLAG__ (SET or RESET).
+  */
+#define __HAL_FLASH_GET_FLAG(__FLAG__)   ((FLASH->SR & (__FLAG__)))
+
+/**
+  * @brief  Clear the specified FLASH flags.
+  * @param  __FLAG__ specifies the FLASH flags to clear.
+  *          This parameter can be any combination of the following values:
+  *            @arg FLASH_FLAG_EOP   : FLASH End of Operation flag
+  *            @arg FLASH_FLAG_OPERR : FLASH operation Error flag
+  *            @arg FLASH_FLAG_WRPERR: FLASH Write protected error flag
+  *            @arg FLASH_FLAG_PGAERR: FLASH Programming Alignment error flag
+  *            @arg FLASH_FLAG_PGPERR: FLASH Programming Parallelism error flag
+  *            @arg FLASH_FLAG_PGSERR: FLASH Programming Sequence error flag
+  *            @arg FLASH_FLAG_RDERR : FLASH Read Protection error flag (PCROP) (*)
+  *           (*) FLASH_FLAG_RDERR is not available for STM32F405xx/407xx/415xx/417xx devices
+  * @retval none
+  */
+#define __HAL_FLASH_CLEAR_FLAG(__FLAG__)   (FLASH->SR = (__FLAG__))
+/**
+  * @}
+  */
+
+/* Include FLASH HAL Extension module */
+#include "stm32f4xx_hal_flash_ex.h"
+#include "stm32f4xx_hal_flash_ramfunc.h"
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup FLASH_Exported_Functions
+  * @{
+  */
+/** @addtogroup FLASH_Exported_Functions_Group1
+  * @{
+  */
+/* Program operation functions  ***********************************************/
+HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data);
+HAL_StatusTypeDef HAL_FLASH_Program_IT(uint32_t TypeProgram, uint32_t Address, uint64_t Data);
+/* FLASH IRQ handler method */
+void HAL_FLASH_IRQHandler(void);
+/* Callbacks in non blocking modes */
+void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue);
+void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue);
+/**
+  * @}
+  */
+
+/** @addtogroup FLASH_Exported_Functions_Group2
+  * @{
+  */
+/* Peripheral Control functions  **********************************************/
+HAL_StatusTypeDef HAL_FLASH_Unlock(void);
+HAL_StatusTypeDef HAL_FLASH_Lock(void);
+HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void);
+HAL_StatusTypeDef HAL_FLASH_OB_Lock(void);
+/* Option bytes control */
+HAL_StatusTypeDef HAL_FLASH_OB_Launch(void);
+/**
+  * @}
+  */
+
+/** @addtogroup FLASH_Exported_Functions_Group3
+  * @{
+  */
+/* Peripheral State functions  ************************************************/
+uint32_t HAL_FLASH_GetError(void);
+HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout);
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/** @defgroup FLASH_Private_Variables FLASH Private Variables
+  * @{
+  */
+
+/**
+  * @}
+  */
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup FLASH_Private_Constants FLASH Private Constants
+  * @{
+  */
+
+/**
+  * @brief   ACR register byte 0 (Bits[7:0]) base address
+  */
+#define ACR_BYTE0_ADDRESS           0x40023C00U
+/**
+  * @brief   OPTCR register byte 0 (Bits[7:0]) base address
+  */
+#define OPTCR_BYTE0_ADDRESS         0x40023C14U
+/**
+  * @brief   OPTCR register byte 1 (Bits[15:8]) base address
+  */
+#define OPTCR_BYTE1_ADDRESS         0x40023C15U
+/**
+  * @brief   OPTCR register byte 2 (Bits[23:16]) base address
+  */
+#define OPTCR_BYTE2_ADDRESS         0x40023C16U
+/**
+  * @brief   OPTCR register byte 3 (Bits[31:24]) base address
+  */
+#define OPTCR_BYTE3_ADDRESS         0x40023C17U
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup FLASH_Private_Macros FLASH Private Macros
+  * @{
+  */
+
+/** @defgroup FLASH_IS_FLASH_Definitions FLASH Private macros to check input parameters
+  * @{
+  */
+#define IS_FLASH_TYPEPROGRAM(VALUE)(((VALUE) == FLASH_TYPEPROGRAM_BYTE) || \
+                                    ((VALUE) == FLASH_TYPEPROGRAM_HALFWORD) || \
+                                    ((VALUE) == FLASH_TYPEPROGRAM_WORD) || \
+                                    ((VALUE) == FLASH_TYPEPROGRAM_DOUBLEWORD))
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private functions ---------------------------------------------------------*/
+/** @defgroup FLASH_Private_Functions FLASH Private Functions
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __STM32F4xx_HAL_FLASH_H */
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h
new file mode 100644
index 0000000..5fa89db
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ex.h
@@ -0,0 +1,1063 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_hal_flash_ex.h
+  * @author  MCD Application Team
+  * @brief   Header file of FLASH HAL Extension module.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file in
+  * the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32F4xx_HAL_FLASH_EX_H
+#define __STM32F4xx_HAL_FLASH_EX_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx_hal_def.h"
+
+/** @addtogroup STM32F4xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup FLASHEx
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup FLASHEx_Exported_Types FLASH Exported Types
+  * @{
+  */
+
+/**
+  * @brief  FLASH Erase structure definition
+  */
+typedef struct
+{
+  uint32_t TypeErase;   /*!< Mass erase or sector Erase.
+                             This parameter can be a value of @ref FLASHEx_Type_Erase */
+
+  uint32_t Banks;       /*!< Select banks to erase when Mass erase is enabled.
+                             This parameter must be a value of @ref FLASHEx_Banks */
+
+  uint32_t Sector;      /*!< Initial FLASH sector to erase when Mass erase is disabled
+                             This parameter must be a value of @ref FLASHEx_Sectors */
+
+  uint32_t NbSectors;   /*!< Number of sectors to be erased.
+                             This parameter must be a value between 1 and (max number of sectors - value of Initial sector)*/
+
+  uint32_t VoltageRange;/*!< The device voltage range which defines the erase parallelism
+                             This parameter must be a value of @ref FLASHEx_Voltage_Range */
+
+} FLASH_EraseInitTypeDef;
+
+/**
+  * @brief  FLASH Option Bytes Program structure definition
+  */
+typedef struct
+{
+  uint32_t OptionType;   /*!< Option byte to be configured.
+                              This parameter can be a value of @ref FLASHEx_Option_Type */
+
+  uint32_t WRPState;     /*!< Write protection activation or deactivation.
+                              This parameter can be a value of @ref FLASHEx_WRP_State */
+
+  uint32_t WRPSector;         /*!< Specifies the sector(s) to be write protected.
+                              The value of this parameter depend on device used within the same series */
+
+  uint32_t Banks;        /*!< Select banks for WRP activation/deactivation of all sectors.
+                              This parameter must be a value of @ref FLASHEx_Banks */
+
+  uint32_t RDPLevel;     /*!< Set the read protection level.
+                              This parameter can be a value of @ref FLASHEx_Option_Bytes_Read_Protection */
+
+  uint32_t BORLevel;     /*!< Set the BOR Level.
+                              This parameter can be a value of @ref FLASHEx_BOR_Reset_Level */
+
+  uint8_t  USERConfig;   /*!< Program the FLASH User Option Byte: IWDG_SW / RST_STOP / RST_STDBY. */
+
+} FLASH_OBProgramInitTypeDef;
+
+/**
+  * @brief  FLASH Advanced Option Bytes Program structure definition
+  */
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
+    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) ||\
+    defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F469xx) ||\
+    defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||\
+    defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
+typedef struct
+{
+  uint32_t OptionType;     /*!< Option byte to be configured for extension.
+                                This parameter can be a value of @ref FLASHEx_Advanced_Option_Type */
+
+  uint32_t PCROPState;     /*!< PCROP activation or deactivation.
+                                This parameter can be a value of @ref FLASHEx_PCROP_State */
+
+#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F412Zx) ||\
+    defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
+  uint16_t Sectors;        /*!< specifies the sector(s) set for PCROP.
+                                This parameter can be a value of @ref FLASHEx_Option_Bytes_PC_ReadWrite_Protection */
+#endif /* STM32F401xC || STM32F401xE || STM32F410xx || STM32F411xE || STM32F446xx || STM32F412Zx || STM32F412Vx || STM32F412Rx ||\
+          STM32F412Cx || STM32F413xx || STM32F423xx */
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
+  uint32_t Banks;          /*!< Select banks for PCROP activation/deactivation of all sectors.
+                                This parameter must be a value of @ref FLASHEx_Banks */
+
+  uint16_t SectorsBank1;   /*!< Specifies the sector(s) set for PCROP for Bank1.
+                                This parameter can be a value of @ref FLASHEx_Option_Bytes_PC_ReadWrite_Protection */
+
+  uint16_t SectorsBank2;   /*!< Specifies the sector(s) set for PCROP for Bank2.
+                                This parameter can be a value of @ref FLASHEx_Option_Bytes_PC_ReadWrite_Protection */
+
+  uint8_t BootConfig;      /*!< Specifies Option bytes for boot config.
+                                This parameter can be a value of @ref FLASHEx_Dual_Boot */
+
+#endif /*STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
+} FLASH_AdvOBProgramInitTypeDef;
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F401xC || STM32F401xE || STM32F410xx || STM32F411xE || STM32F446xx ||
+          STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+
+/** @defgroup FLASHEx_Exported_Constants FLASH Exported Constants
+  * @{
+  */
+
+/** @defgroup FLASHEx_Type_Erase FLASH Type Erase
+  * @{
+  */
+#define FLASH_TYPEERASE_SECTORS         0x00000000U  /*!< Sectors erase only          */
+#define FLASH_TYPEERASE_MASSERASE       0x00000001U  /*!< Flash Mass erase activation */
+/**
+  * @}
+  */
+
+/** @defgroup FLASHEx_Voltage_Range FLASH Voltage Range
+  * @{
+  */
+#define FLASH_VOLTAGE_RANGE_1        0x00000000U  /*!< Device operating range: 1.8V to 2.1V                */
+#define FLASH_VOLTAGE_RANGE_2        0x00000001U  /*!< Device operating range: 2.1V to 2.7V                */
+#define FLASH_VOLTAGE_RANGE_3        0x00000002U  /*!< Device operating range: 2.7V to 3.6V                */
+#define FLASH_VOLTAGE_RANGE_4        0x00000003U  /*!< Device operating range: 2.7V to 3.6V + External Vpp */
+/**
+  * @}
+  */
+
+/** @defgroup FLASHEx_WRP_State FLASH WRP State
+  * @{
+  */
+#define OB_WRPSTATE_DISABLE       0x00000000U  /*!< Disable the write protection of the desired bank 1 sectors */
+#define OB_WRPSTATE_ENABLE        0x00000001U  /*!< Enable the write protection of the desired bank 1 sectors  */
+/**
+  * @}
+  */
+
+/** @defgroup FLASHEx_Option_Type FLASH Option Type
+  * @{
+  */
+#define OPTIONBYTE_WRP        0x00000001U  /*!< WRP option byte configuration  */
+#define OPTIONBYTE_RDP        0x00000002U  /*!< RDP option byte configuration  */
+#define OPTIONBYTE_USER       0x00000004U  /*!< USER option byte configuration */
+#define OPTIONBYTE_BOR        0x00000008U  /*!< BOR option byte configuration  */
+/**
+  * @}
+  */
+
+/** @defgroup FLASHEx_Option_Bytes_Read_Protection FLASH Option Bytes Read Protection
+  * @{
+  */
+#define OB_RDP_LEVEL_0   ((uint8_t)0xAA)
+#define OB_RDP_LEVEL_1   ((uint8_t)0x55)
+#define OB_RDP_LEVEL_2   ((uint8_t)0xCC) /*!< Warning: When enabling read protection level 2 
+                                              it s no more possible to go back to level 1 or 0 */
+/**
+  * @}
+  */
+
+/** @defgroup FLASHEx_Option_Bytes_IWatchdog FLASH Option Bytes IWatchdog
+  * @{
+  */
+#define OB_IWDG_SW                     ((uint8_t)0x20)  /*!< Software IWDG selected */
+#define OB_IWDG_HW                     ((uint8_t)0x00)  /*!< Hardware IWDG selected */
+/**
+  * @}
+  */
+
+/** @defgroup FLASHEx_Option_Bytes_nRST_STOP FLASH Option Bytes nRST_STOP
+  * @{
+  */
+#define OB_STOP_NO_RST                 ((uint8_t)0x40) /*!< No reset generated when entering in STOP */
+#define OB_STOP_RST                    ((uint8_t)0x00) /*!< Reset generated when entering in STOP    */
+/**
+  * @}
+  */
+
+
+/** @defgroup FLASHEx_Option_Bytes_nRST_STDBY FLASH Option Bytes nRST_STDBY
+  * @{
+  */
+#define OB_STDBY_NO_RST                ((uint8_t)0x80) /*!< No reset generated when entering in STANDBY */
+#define OB_STDBY_RST                   ((uint8_t)0x00) /*!< Reset generated when entering in STANDBY    */
+/**
+  * @}
+  */
+
+/** @defgroup FLASHEx_BOR_Reset_Level FLASH BOR Reset Level
+  * @{
+  */
+#define OB_BOR_LEVEL3          ((uint8_t)0x00)  /*!< Supply voltage ranges from 2.70 to 3.60 V */
+#define OB_BOR_LEVEL2          ((uint8_t)0x04)  /*!< Supply voltage ranges from 2.40 to 2.70 V */
+#define OB_BOR_LEVEL1          ((uint8_t)0x08)  /*!< Supply voltage ranges from 2.10 to 2.40 V */
+#define OB_BOR_OFF             ((uint8_t)0x0C)  /*!< Supply voltage ranges from 1.62 to 2.10 V */
+/**
+  * @}
+  */
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
+    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) ||\
+    defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F469xx) ||\
+    defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||\
+    defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
+/** @defgroup FLASHEx_PCROP_State FLASH PCROP State
+  * @{
+  */
+#define OB_PCROP_STATE_DISABLE       0x00000000U  /*!< Disable PCROP */
+#define OB_PCROP_STATE_ENABLE        0x00000001U  /*!< Enable PCROP  */
+/**
+  * @}
+  */
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F401xC || STM32F401xE ||\
+          STM32F410xx || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx ||\
+          STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
+
+/** @defgroup FLASHEx_Advanced_Option_Type FLASH Advanced Option Type
+  * @{
+  */
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
+    defined(STM32F469xx) || defined(STM32F479xx)
+#define OPTIONBYTE_PCROP        0x00000001U  /*!< PCROP option byte configuration      */
+#define OPTIONBYTE_BOOTCONFIG   0x00000002U  /*!< BOOTConfig option byte configuration */
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
+
+#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) ||\
+    defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F412Zx) ||\
+    defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||\
+    defined(STM32F423xx)
+#define OPTIONBYTE_PCROP        0x00000001U  /*!<PCROP option byte configuration */
+#endif /* STM32F401xC || STM32F401xE || STM32F410xx || STM32F411xE || STM32F446xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx ||
+          STM32F413xx || STM32F423xx */
+/**
+  * @}
+  */
+
+/** @defgroup FLASH_Latency FLASH Latency
+  * @{
+  */
+/*------------------------- STM32F42xxx/STM32F43xxx/STM32F446xx/STM32F469xx/STM32F479xx ----------------------*/
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) ||\
+    defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
+#define FLASH_LATENCY_0                FLASH_ACR_LATENCY_0WS   /*!< FLASH Zero Latency cycle      */
+#define FLASH_LATENCY_1                FLASH_ACR_LATENCY_1WS   /*!< FLASH One Latency cycle       */
+#define FLASH_LATENCY_2                FLASH_ACR_LATENCY_2WS   /*!< FLASH Two Latency cycles      */
+#define FLASH_LATENCY_3                FLASH_ACR_LATENCY_3WS   /*!< FLASH Three Latency cycles    */
+#define FLASH_LATENCY_4                FLASH_ACR_LATENCY_4WS   /*!< FLASH Four Latency cycles     */
+#define FLASH_LATENCY_5                FLASH_ACR_LATENCY_5WS   /*!< FLASH Five Latency cycles     */
+#define FLASH_LATENCY_6                FLASH_ACR_LATENCY_6WS   /*!< FLASH Six Latency cycles      */
+#define FLASH_LATENCY_7                FLASH_ACR_LATENCY_7WS   /*!< FLASH Seven Latency cycles    */
+#define FLASH_LATENCY_8                FLASH_ACR_LATENCY_8WS   /*!< FLASH Eight Latency cycles    */
+#define FLASH_LATENCY_9                FLASH_ACR_LATENCY_9WS   /*!< FLASH Nine Latency cycles     */
+#define FLASH_LATENCY_10               FLASH_ACR_LATENCY_10WS  /*!< FLASH Ten Latency cycles      */
+#define FLASH_LATENCY_11               FLASH_ACR_LATENCY_11WS  /*!< FLASH Eleven Latency cycles   */
+#define FLASH_LATENCY_12               FLASH_ACR_LATENCY_12WS  /*!< FLASH Twelve Latency cycles   */
+#define FLASH_LATENCY_13               FLASH_ACR_LATENCY_13WS  /*!< FLASH Thirteen Latency cycles */
+#define FLASH_LATENCY_14               FLASH_ACR_LATENCY_14WS  /*!< FLASH Fourteen Latency cycles */
+#define FLASH_LATENCY_15               FLASH_ACR_LATENCY_15WS  /*!< FLASH Fifteen Latency cycles  */
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx|| STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */
+/*--------------------------------------------------------------------------------------------------------------*/
+
+/*-------------------------- STM32F40xxx/STM32F41xxx/STM32F401xx/STM32F411xx/STM32F423xx -----------------------*/
+#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) ||\
+    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) ||\
+    defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F412Zx) || defined(STM32F412Vx) ||\
+    defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
+
+#define FLASH_LATENCY_0                FLASH_ACR_LATENCY_0WS   /*!< FLASH Zero Latency cycle      */
+#define FLASH_LATENCY_1                FLASH_ACR_LATENCY_1WS   /*!< FLASH One Latency cycle       */
+#define FLASH_LATENCY_2                FLASH_ACR_LATENCY_2WS   /*!< FLASH Two Latency cycles      */
+#define FLASH_LATENCY_3                FLASH_ACR_LATENCY_3WS   /*!< FLASH Three Latency cycles    */
+#define FLASH_LATENCY_4                FLASH_ACR_LATENCY_4WS   /*!< FLASH Four Latency cycles     */
+#define FLASH_LATENCY_5                FLASH_ACR_LATENCY_5WS   /*!< FLASH Five Latency cycles     */
+#define FLASH_LATENCY_6                FLASH_ACR_LATENCY_6WS   /*!< FLASH Six Latency cycles      */
+#define FLASH_LATENCY_7                FLASH_ACR_LATENCY_7WS   /*!< FLASH Seven Latency cycles    */
+#endif /* STM32F40xxx || STM32F41xxx || STM32F401xx || STM32F410xx || STM32F411xE || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx ||
+          STM32F413xx || STM32F423xx */
+/*--------------------------------------------------------------------------------------------------------------*/
+
+/**
+  * @}
+  */
+
+
+/** @defgroup FLASHEx_Banks FLASH Banks
+  * @{
+  */
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) ||\
+    defined(STM32F469xx) || defined(STM32F479xx)
+#define FLASH_BANK_1     1U /*!< Bank 1   */
+#define FLASH_BANK_2     2U /*!< Bank 2   */
+#define FLASH_BANK_BOTH  ((uint32_t)FLASH_BANK_1 | FLASH_BANK_2) /*!< Bank1 and Bank2  */
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx|| STM32F439xx || STM32F469xx || STM32F479xx */
+
+#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) ||\
+    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) ||\
+    defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F412Zx) ||\
+    defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||\
+    defined(STM32F423xx)
+#define FLASH_BANK_1     1U /*!< Bank 1   */
+#endif /* STM32F40xxx || STM32F41xxx || STM32F401xx || STM32F410xx || STM32F411xE || STM32F446xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx
+          STM32F413xx || STM32F423xx */
+/**
+  * @}
+  */
+
+/** @defgroup FLASHEx_MassErase_bit FLASH Mass Erase bit
+  * @{
+  */
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) ||\
+    defined(STM32F469xx) || defined(STM32F479xx)
+#define FLASH_MER_BIT     (FLASH_CR_MER1 | FLASH_CR_MER2) /*!< 2 MER bits here to clear */
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx|| STM32F439xx || STM32F469xx || STM32F479xx */
+
+#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) ||\
+    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) ||\
+    defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F412Zx) ||\
+    defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||\
+    defined(STM32F423xx)
+#define FLASH_MER_BIT     (FLASH_CR_MER) /*!< only 1 MER Bit */
+#endif /* STM32F40xxx || STM32F41xxx || STM32F401xx || STM32F410xx || STM32F411xE || STM32F446xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx
+          STM32F413xx || STM32F423xx */
+/**
+  * @}
+  */
+
+/** @defgroup FLASHEx_Sectors FLASH Sectors
+  * @{
+  */
+/*-------------------------------------- STM32F42xxx/STM32F43xxx/STM32F469xx ------------------------------------*/
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) ||\
+    defined(STM32F469xx) || defined(STM32F479xx)
+#define FLASH_SECTOR_0     0U  /*!< Sector Number 0   */
+#define FLASH_SECTOR_1     1U  /*!< Sector Number 1   */
+#define FLASH_SECTOR_2     2U  /*!< Sector Number 2   */
+#define FLASH_SECTOR_3     3U  /*!< Sector Number 3   */
+#define FLASH_SECTOR_4     4U  /*!< Sector Number 4   */
+#define FLASH_SECTOR_5     5U  /*!< Sector Number 5   */
+#define FLASH_SECTOR_6     6U  /*!< Sector Number 6   */
+#define FLASH_SECTOR_7     7U  /*!< Sector Number 7   */
+#define FLASH_SECTOR_8     8U  /*!< Sector Number 8   */
+#define FLASH_SECTOR_9     9U  /*!< Sector Number 9   */
+#define FLASH_SECTOR_10    10U /*!< Sector Number 10  */
+#define FLASH_SECTOR_11    11U /*!< Sector Number 11  */
+#define FLASH_SECTOR_12    12U /*!< Sector Number 12  */
+#define FLASH_SECTOR_13    13U /*!< Sector Number 13  */
+#define FLASH_SECTOR_14    14U /*!< Sector Number 14  */
+#define FLASH_SECTOR_15    15U /*!< Sector Number 15  */
+#define FLASH_SECTOR_16    16U /*!< Sector Number 16  */
+#define FLASH_SECTOR_17    17U /*!< Sector Number 17  */
+#define FLASH_SECTOR_18    18U /*!< Sector Number 18  */
+#define FLASH_SECTOR_19    19U /*!< Sector Number 19  */
+#define FLASH_SECTOR_20    20U /*!< Sector Number 20  */
+#define FLASH_SECTOR_21    21U /*!< Sector Number 21  */
+#define FLASH_SECTOR_22    22U /*!< Sector Number 22  */
+#define FLASH_SECTOR_23    23U /*!< Sector Number 23  */
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx|| STM32F439xx || STM32F469xx || STM32F479xx */
+/*-----------------------------------------------------------------------------------------------------*/
+
+/*-------------------------------------- STM32F413xx/STM32F423xx --------------------------------------*/
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define FLASH_SECTOR_0     0U  /*!< Sector Number 0   */
+#define FLASH_SECTOR_1     1U  /*!< Sector Number 1   */
+#define FLASH_SECTOR_2     2U  /*!< Sector Number 2   */
+#define FLASH_SECTOR_3     3U  /*!< Sector Number 3   */
+#define FLASH_SECTOR_4     4U  /*!< Sector Number 4   */
+#define FLASH_SECTOR_5     5U  /*!< Sector Number 5   */
+#define FLASH_SECTOR_6     6U  /*!< Sector Number 6   */
+#define FLASH_SECTOR_7     7U  /*!< Sector Number 7   */
+#define FLASH_SECTOR_8     8U  /*!< Sector Number 8   */
+#define FLASH_SECTOR_9     9U  /*!< Sector Number 9   */
+#define FLASH_SECTOR_10    10U /*!< Sector Number 10  */
+#define FLASH_SECTOR_11    11U /*!< Sector Number 11  */
+#define FLASH_SECTOR_12    12U /*!< Sector Number 12  */
+#define FLASH_SECTOR_13    13U /*!< Sector Number 13  */
+#define FLASH_SECTOR_14    14U /*!< Sector Number 14  */
+#define FLASH_SECTOR_15    15U /*!< Sector Number 15  */
+#endif /* STM32F413xx || STM32F423xx */
+/*-----------------------------------------------------------------------------------------------------*/
+
+/*--------------------------------------- STM32F40xxx/STM32F41xxx -------------------------------------*/
+#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || defined(STM32F412Zx) ||\
+    defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx)
+#define FLASH_SECTOR_0     0U  /*!< Sector Number 0   */
+#define FLASH_SECTOR_1     1U  /*!< Sector Number 1   */
+#define FLASH_SECTOR_2     2U  /*!< Sector Number 2   */
+#define FLASH_SECTOR_3     3U  /*!< Sector Number 3   */
+#define FLASH_SECTOR_4     4U  /*!< Sector Number 4   */
+#define FLASH_SECTOR_5     5U  /*!< Sector Number 5   */
+#define FLASH_SECTOR_6     6U  /*!< Sector Number 6   */
+#define FLASH_SECTOR_7     7U  /*!< Sector Number 7   */
+#define FLASH_SECTOR_8     8U  /*!< Sector Number 8   */
+#define FLASH_SECTOR_9     9U  /*!< Sector Number 9   */
+#define FLASH_SECTOR_10    10U /*!< Sector Number 10  */
+#define FLASH_SECTOR_11    11U /*!< Sector Number 11  */
+#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */
+/*-----------------------------------------------------------------------------------------------------*/
+
+/*--------------------------------------------- STM32F401xC -------------------------------------------*/
+#if defined(STM32F401xC)
+#define FLASH_SECTOR_0     0U /*!< Sector Number 0   */
+#define FLASH_SECTOR_1     1U /*!< Sector Number 1   */
+#define FLASH_SECTOR_2     2U /*!< Sector Number 2   */
+#define FLASH_SECTOR_3     3U /*!< Sector Number 3   */
+#define FLASH_SECTOR_4     4U /*!< Sector Number 4   */
+#define FLASH_SECTOR_5     5U /*!< Sector Number 5   */
+#endif /* STM32F401xC */
+/*-----------------------------------------------------------------------------------------------------*/
+
+/*--------------------------------------------- STM32F410xx -------------------------------------------*/
+#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
+#define FLASH_SECTOR_0     0U /*!< Sector Number 0   */
+#define FLASH_SECTOR_1     1U /*!< Sector Number 1   */
+#define FLASH_SECTOR_2     2U /*!< Sector Number 2   */
+#define FLASH_SECTOR_3     3U /*!< Sector Number 3   */
+#define FLASH_SECTOR_4     4U /*!< Sector Number 4   */
+#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
+/*-----------------------------------------------------------------------------------------------------*/
+
+/*---------------------------------- STM32F401xE/STM32F411xE/STM32F446xx ------------------------------*/
+#if defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx)
+#define FLASH_SECTOR_0     0U /*!< Sector Number 0   */
+#define FLASH_SECTOR_1     1U /*!< Sector Number 1   */
+#define FLASH_SECTOR_2     2U /*!< Sector Number 2   */
+#define FLASH_SECTOR_3     3U /*!< Sector Number 3   */
+#define FLASH_SECTOR_4     4U /*!< Sector Number 4   */
+#define FLASH_SECTOR_5     5U /*!< Sector Number 5   */
+#define FLASH_SECTOR_6     6U /*!< Sector Number 6   */
+#define FLASH_SECTOR_7     7U /*!< Sector Number 7   */
+#endif /* STM32F401xE || STM32F411xE || STM32F446xx */
+/*-----------------------------------------------------------------------------------------------------*/
+
+/**
+  * @}
+  */
+
+/** @defgroup FLASHEx_Option_Bytes_Write_Protection FLASH Option Bytes Write Protection
+  * @{
+  */
+/*--------------------------- STM32F42xxx/STM32F43xxx/STM32F469xx/STM32F479xx -------------------------*/
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
+    defined(STM32F469xx) || defined(STM32F479xx)
+#define OB_WRP_SECTOR_0       0x00000001U /*!< Write protection of Sector0     */
+#define OB_WRP_SECTOR_1       0x00000002U /*!< Write protection of Sector1     */
+#define OB_WRP_SECTOR_2       0x00000004U /*!< Write protection of Sector2     */
+#define OB_WRP_SECTOR_3       0x00000008U /*!< Write protection of Sector3     */
+#define OB_WRP_SECTOR_4       0x00000010U /*!< Write protection of Sector4     */
+#define OB_WRP_SECTOR_5       0x00000020U /*!< Write protection of Sector5     */
+#define OB_WRP_SECTOR_6       0x00000040U /*!< Write protection of Sector6     */
+#define OB_WRP_SECTOR_7       0x00000080U /*!< Write protection of Sector7     */
+#define OB_WRP_SECTOR_8       0x00000100U /*!< Write protection of Sector8     */
+#define OB_WRP_SECTOR_9       0x00000200U /*!< Write protection of Sector9     */
+#define OB_WRP_SECTOR_10      0x00000400U /*!< Write protection of Sector10    */
+#define OB_WRP_SECTOR_11      0x00000800U /*!< Write protection of Sector11    */
+#define OB_WRP_SECTOR_12      0x00000001U << 12U /*!< Write protection of Sector12    */
+#define OB_WRP_SECTOR_13      0x00000002U << 12U /*!< Write protection of Sector13    */
+#define OB_WRP_SECTOR_14      0x00000004U << 12U /*!< Write protection of Sector14    */
+#define OB_WRP_SECTOR_15      0x00000008U << 12U /*!< Write protection of Sector15    */
+#define OB_WRP_SECTOR_16      0x00000010U << 12U /*!< Write protection of Sector16    */
+#define OB_WRP_SECTOR_17      0x00000020U << 12U /*!< Write protection of Sector17    */
+#define OB_WRP_SECTOR_18      0x00000040U << 12U /*!< Write protection of Sector18    */
+#define OB_WRP_SECTOR_19      0x00000080U << 12U /*!< Write protection of Sector19    */
+#define OB_WRP_SECTOR_20      0x00000100U << 12U /*!< Write protection of Sector20    */
+#define OB_WRP_SECTOR_21      0x00000200U << 12U /*!< Write protection of Sector21    */
+#define OB_WRP_SECTOR_22      0x00000400U << 12U /*!< Write protection of Sector22    */
+#define OB_WRP_SECTOR_23      0x00000800U << 12U /*!< Write protection of Sector23    */
+#define OB_WRP_SECTOR_All     0x00000FFFU << 12U /*!< Write protection of all Sectors */
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx|| STM32F439xx || STM32F469xx || STM32F479xx */
+/*-----------------------------------------------------------------------------------------------------*/
+
+/*--------------------------------------- STM32F413xx/STM32F423xx -------------------------------------*/
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define OB_WRP_SECTOR_0       0x00000001U /*!< Write protection of Sector0     */
+#define OB_WRP_SECTOR_1       0x00000002U /*!< Write protection of Sector1     */
+#define OB_WRP_SECTOR_2       0x00000004U /*!< Write protection of Sector2     */
+#define OB_WRP_SECTOR_3       0x00000008U /*!< Write protection of Sector3     */
+#define OB_WRP_SECTOR_4       0x00000010U /*!< Write protection of Sector4     */
+#define OB_WRP_SECTOR_5       0x00000020U /*!< Write protection of Sector5     */
+#define OB_WRP_SECTOR_6       0x00000040U /*!< Write protection of Sector6     */
+#define OB_WRP_SECTOR_7       0x00000080U /*!< Write protection of Sector7     */
+#define OB_WRP_SECTOR_8       0x00000100U /*!< Write protection of Sector8     */
+#define OB_WRP_SECTOR_9       0x00000200U /*!< Write protection of Sector9     */
+#define OB_WRP_SECTOR_10      0x00000400U /*!< Write protection of Sector10    */
+#define OB_WRP_SECTOR_11      0x00000800U /*!< Write protection of Sector11    */
+#define OB_WRP_SECTOR_12      0x00001000U /*!< Write protection of Sector12    */
+#define OB_WRP_SECTOR_13      0x00002000U /*!< Write protection of Sector13    */
+#define OB_WRP_SECTOR_14      0x00004000U /*!< Write protection of Sector14    */
+#define OB_WRP_SECTOR_15      0x00004000U /*!< Write protection of Sector15    */
+#define OB_WRP_SECTOR_All     0x00007FFFU /*!< Write protection of all Sectors */
+#endif /* STM32F413xx || STM32F423xx */
+/*-----------------------------------------------------------------------------------------------------*/
+
+/*--------------------------------------- STM32F40xxx/STM32F41xxx -------------------------------------*/
+#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || defined(STM32F412Zx) ||\
+    defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx)
+#define OB_WRP_SECTOR_0       0x00000001U /*!< Write protection of Sector0     */
+#define OB_WRP_SECTOR_1       0x00000002U /*!< Write protection of Sector1     */
+#define OB_WRP_SECTOR_2       0x00000004U /*!< Write protection of Sector2     */
+#define OB_WRP_SECTOR_3       0x00000008U /*!< Write protection of Sector3     */
+#define OB_WRP_SECTOR_4       0x00000010U /*!< Write protection of Sector4     */
+#define OB_WRP_SECTOR_5       0x00000020U /*!< Write protection of Sector5     */
+#define OB_WRP_SECTOR_6       0x00000040U /*!< Write protection of Sector6     */
+#define OB_WRP_SECTOR_7       0x00000080U /*!< Write protection of Sector7     */
+#define OB_WRP_SECTOR_8       0x00000100U /*!< Write protection of Sector8     */
+#define OB_WRP_SECTOR_9       0x00000200U /*!< Write protection of Sector9     */
+#define OB_WRP_SECTOR_10      0x00000400U /*!< Write protection of Sector10    */
+#define OB_WRP_SECTOR_11      0x00000800U /*!< Write protection of Sector11    */
+#define OB_WRP_SECTOR_All     0x00000FFFU /*!< Write protection of all Sectors */
+#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */
+/*-----------------------------------------------------------------------------------------------------*/
+
+/*--------------------------------------------- STM32F401xC -------------------------------------------*/
+#if defined(STM32F401xC)
+#define OB_WRP_SECTOR_0       0x00000001U /*!< Write protection of Sector0     */
+#define OB_WRP_SECTOR_1       0x00000002U /*!< Write protection of Sector1     */
+#define OB_WRP_SECTOR_2       0x00000004U /*!< Write protection of Sector2     */
+#define OB_WRP_SECTOR_3       0x00000008U /*!< Write protection of Sector3     */
+#define OB_WRP_SECTOR_4       0x00000010U /*!< Write protection of Sector4     */
+#define OB_WRP_SECTOR_5       0x00000020U /*!< Write protection of Sector5     */
+#define OB_WRP_SECTOR_All     0x00000FFFU /*!< Write protection of all Sectors */
+#endif /* STM32F401xC */
+/*-----------------------------------------------------------------------------------------------------*/
+
+/*--------------------------------------------- STM32F410xx -------------------------------------------*/
+#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
+#define OB_WRP_SECTOR_0       0x00000001U /*!< Write protection of Sector0     */
+#define OB_WRP_SECTOR_1       0x00000002U /*!< Write protection of Sector1     */
+#define OB_WRP_SECTOR_2       0x00000004U /*!< Write protection of Sector2     */
+#define OB_WRP_SECTOR_3       0x00000008U /*!< Write protection of Sector3     */
+#define OB_WRP_SECTOR_4       0x00000010U /*!< Write protection of Sector4     */
+#define OB_WRP_SECTOR_All     0x00000FFFU /*!< Write protection of all Sectors */
+#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
+/*-----------------------------------------------------------------------------------------------------*/
+
+/*---------------------------------- STM32F401xE/STM32F411xE/STM32F446xx ------------------------------*/
+#if defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx)
+#define OB_WRP_SECTOR_0       0x00000001U /*!< Write protection of Sector0     */
+#define OB_WRP_SECTOR_1       0x00000002U /*!< Write protection of Sector1     */
+#define OB_WRP_SECTOR_2       0x00000004U /*!< Write protection of Sector2     */
+#define OB_WRP_SECTOR_3       0x00000008U /*!< Write protection of Sector3     */
+#define OB_WRP_SECTOR_4       0x00000010U /*!< Write protection of Sector4     */
+#define OB_WRP_SECTOR_5       0x00000020U /*!< Write protection of Sector5     */
+#define OB_WRP_SECTOR_6       0x00000040U /*!< Write protection of Sector6     */
+#define OB_WRP_SECTOR_7       0x00000080U /*!< Write protection of Sector7     */
+#define OB_WRP_SECTOR_All     0x00000FFFU /*!< Write protection of all Sectors */
+#endif /* STM32F401xE || STM32F411xE || STM32F446xx */
+/*-----------------------------------------------------------------------------------------------------*/
+/**
+  * @}
+  */
+
+/** @defgroup FLASHEx_Option_Bytes_PC_ReadWrite_Protection FLASH Option Bytes PC ReadWrite Protection
+  * @{
+  */
+/*-------------------------------- STM32F42xxx/STM32F43xxx/STM32F469xx/STM32F479xx ---------------------------*/
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) ||\
+    defined(STM32F469xx) || defined(STM32F479xx)
+#define OB_PCROP_SECTOR_0        0x00000001U /*!< PC Read/Write protection of Sector0      */
+#define OB_PCROP_SECTOR_1        0x00000002U /*!< PC Read/Write protection of Sector1      */
+#define OB_PCROP_SECTOR_2        0x00000004U /*!< PC Read/Write protection of Sector2      */
+#define OB_PCROP_SECTOR_3        0x00000008U /*!< PC Read/Write protection of Sector3      */
+#define OB_PCROP_SECTOR_4        0x00000010U /*!< PC Read/Write protection of Sector4      */
+#define OB_PCROP_SECTOR_5        0x00000020U /*!< PC Read/Write protection of Sector5      */
+#define OB_PCROP_SECTOR_6        0x00000040U /*!< PC Read/Write protection of Sector6      */
+#define OB_PCROP_SECTOR_7        0x00000080U /*!< PC Read/Write protection of Sector7      */
+#define OB_PCROP_SECTOR_8        0x00000100U /*!< PC Read/Write protection of Sector8      */
+#define OB_PCROP_SECTOR_9        0x00000200U /*!< PC Read/Write protection of Sector9      */
+#define OB_PCROP_SECTOR_10       0x00000400U /*!< PC Read/Write protection of Sector10     */
+#define OB_PCROP_SECTOR_11       0x00000800U /*!< PC Read/Write protection of Sector11     */
+#define OB_PCROP_SECTOR_12       0x00000001U /*!< PC Read/Write protection of Sector12     */
+#define OB_PCROP_SECTOR_13       0x00000002U /*!< PC Read/Write protection of Sector13     */
+#define OB_PCROP_SECTOR_14       0x00000004U /*!< PC Read/Write protection of Sector14     */
+#define OB_PCROP_SECTOR_15       0x00000008U /*!< PC Read/Write protection of Sector15     */
+#define OB_PCROP_SECTOR_16       0x00000010U /*!< PC Read/Write protection of Sector16     */
+#define OB_PCROP_SECTOR_17       0x00000020U /*!< PC Read/Write protection of Sector17     */
+#define OB_PCROP_SECTOR_18       0x00000040U /*!< PC Read/Write protection of Sector18     */
+#define OB_PCROP_SECTOR_19       0x00000080U /*!< PC Read/Write protection of Sector19     */
+#define OB_PCROP_SECTOR_20       0x00000100U /*!< PC Read/Write protection of Sector20     */
+#define OB_PCROP_SECTOR_21       0x00000200U /*!< PC Read/Write protection of Sector21     */
+#define OB_PCROP_SECTOR_22       0x00000400U /*!< PC Read/Write protection of Sector22     */
+#define OB_PCROP_SECTOR_23       0x00000800U /*!< PC Read/Write protection of Sector23     */
+#define OB_PCROP_SECTOR_All      0x00000FFFU /*!< PC Read/Write protection of all Sectors  */
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx|| STM32F439xx || STM32F469xx || STM32F479xx */
+/*-----------------------------------------------------------------------------------------------------*/
+
+/*------------------------------------- STM32F413xx/STM32F423xx ---------------------------------------*/
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define OB_PCROP_SECTOR_0        0x00000001U /*!< PC Read/Write protection of Sector0      */
+#define OB_PCROP_SECTOR_1        0x00000002U /*!< PC Read/Write protection of Sector1      */
+#define OB_PCROP_SECTOR_2        0x00000004U /*!< PC Read/Write protection of Sector2      */
+#define OB_PCROP_SECTOR_3        0x00000008U /*!< PC Read/Write protection of Sector3      */
+#define OB_PCROP_SECTOR_4        0x00000010U /*!< PC Read/Write protection of Sector4      */
+#define OB_PCROP_SECTOR_5        0x00000020U /*!< PC Read/Write protection of Sector5      */
+#define OB_PCROP_SECTOR_6        0x00000040U /*!< PC Read/Write protection of Sector6      */
+#define OB_PCROP_SECTOR_7        0x00000080U /*!< PC Read/Write protection of Sector7      */
+#define OB_PCROP_SECTOR_8        0x00000100U /*!< PC Read/Write protection of Sector8      */
+#define OB_PCROP_SECTOR_9        0x00000200U /*!< PC Read/Write protection of Sector9      */
+#define OB_PCROP_SECTOR_10       0x00000400U /*!< PC Read/Write protection of Sector10     */
+#define OB_PCROP_SECTOR_11       0x00000800U /*!< PC Read/Write protection of Sector11     */
+#define OB_PCROP_SECTOR_12       0x00001000U /*!< PC Read/Write protection of Sector12     */
+#define OB_PCROP_SECTOR_13       0x00002000U /*!< PC Read/Write protection of Sector13     */
+#define OB_PCROP_SECTOR_14       0x00004000U /*!< PC Read/Write protection of Sector14     */
+#define OB_PCROP_SECTOR_15       0x00004000U /*!< PC Read/Write protection of Sector15     */
+#define OB_PCROP_SECTOR_All      0x00007FFFU /*!< PC Read/Write protection of all Sectors  */
+#endif /* STM32F413xx || STM32F423xx */
+/*-----------------------------------------------------------------------------------------------------*/
+
+/*--------------------------------------------- STM32F401xC -------------------------------------------*/
+#if defined(STM32F401xC)
+#define OB_PCROP_SECTOR_0        0x00000001U /*!< PC Read/Write protection of Sector0      */
+#define OB_PCROP_SECTOR_1        0x00000002U /*!< PC Read/Write protection of Sector1      */
+#define OB_PCROP_SECTOR_2        0x00000004U /*!< PC Read/Write protection of Sector2      */
+#define OB_PCROP_SECTOR_3        0x00000008U /*!< PC Read/Write protection of Sector3      */
+#define OB_PCROP_SECTOR_4        0x00000010U /*!< PC Read/Write protection of Sector4      */
+#define OB_PCROP_SECTOR_5        0x00000020U /*!< PC Read/Write protection of Sector5      */
+#define OB_PCROP_SECTOR_All      0x00000FFFU /*!< PC Read/Write protection of all Sectors  */
+#endif /* STM32F401xC */
+/*-----------------------------------------------------------------------------------------------------*/
+
+/*--------------------------------------------- STM32F410xx -------------------------------------------*/
+#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
+#define OB_PCROP_SECTOR_0        0x00000001U /*!< PC Read/Write protection of Sector0      */
+#define OB_PCROP_SECTOR_1        0x00000002U /*!< PC Read/Write protection of Sector1      */
+#define OB_PCROP_SECTOR_2        0x00000004U /*!< PC Read/Write protection of Sector2      */
+#define OB_PCROP_SECTOR_3        0x00000008U /*!< PC Read/Write protection of Sector3      */
+#define OB_PCROP_SECTOR_4        0x00000010U /*!< PC Read/Write protection of Sector4      */
+#define OB_PCROP_SECTOR_All      0x00000FFFU /*!< PC Read/Write protection of all Sectors  */
+#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
+/*-----------------------------------------------------------------------------------------------------*/
+
+/*-------------- STM32F401xE/STM32F411xE/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx/STM32F446xx --*/
+#if defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F412Zx) ||\
+    defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx)
+#define OB_PCROP_SECTOR_0        0x00000001U /*!< PC Read/Write protection of Sector0      */
+#define OB_PCROP_SECTOR_1        0x00000002U /*!< PC Read/Write protection of Sector1      */
+#define OB_PCROP_SECTOR_2        0x00000004U /*!< PC Read/Write protection of Sector2      */
+#define OB_PCROP_SECTOR_3        0x00000008U /*!< PC Read/Write protection of Sector3      */
+#define OB_PCROP_SECTOR_4        0x00000010U /*!< PC Read/Write protection of Sector4      */
+#define OB_PCROP_SECTOR_5        0x00000020U /*!< PC Read/Write protection of Sector5      */
+#define OB_PCROP_SECTOR_6        0x00000040U /*!< PC Read/Write protection of Sector6      */
+#define OB_PCROP_SECTOR_7        0x00000080U /*!< PC Read/Write protection of Sector7      */
+#define OB_PCROP_SECTOR_All      0x00000FFFU /*!< PC Read/Write protection of all Sectors  */
+#endif /* STM32F401xE || STM32F411xE || STM32F446xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */
+/*-----------------------------------------------------------------------------------------------------*/
+
+/**
+  * @}
+  */
+
+/** @defgroup FLASHEx_Dual_Boot FLASH Dual Boot
+  * @{
+  */
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) ||\
+    defined(STM32F469xx) || defined(STM32F479xx)
+#define OB_DUAL_BOOT_ENABLE   ((uint8_t)0x10) /*!< Dual Bank Boot Enable                             */
+#define OB_DUAL_BOOT_DISABLE  ((uint8_t)0x00) /*!< Dual Bank Boot Disable, always boot on User Flash */
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx|| STM32F439xx || STM32F469xx || STM32F479xx */
+/**
+  * @}
+  */
+
+/** @defgroup  FLASHEx_Selection_Protection_Mode FLASH Selection Protection Mode
+  * @{
+  */
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
+    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) ||\
+    defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F469xx) ||\
+    defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||\
+    defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
+#define OB_PCROP_DESELECTED     ((uint8_t)0x00) /*!< Disabled PcROP, nWPRi bits used for Write Protection on sector i */
+#define OB_PCROP_SELECTED       ((uint8_t)0x80) /*!< Enable PcROP, nWPRi bits used for PCRoP Protection on sector i   */
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F401xC || STM32F401xE ||\
+          STM32F410xx || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx ||\
+          STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup FLASHEx_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup FLASHEx_Exported_Functions_Group1
+  * @{
+  */
+/* Extension Program operation functions  *************************************/
+HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError);
+HAL_StatusTypeDef HAL_FLASHEx_Erase_IT(FLASH_EraseInitTypeDef *pEraseInit);
+HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit);
+void              HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit);
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
+    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) ||\
+    defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F469xx) ||\
+    defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||\
+    defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
+HAL_StatusTypeDef HAL_FLASHEx_AdvOBProgram(FLASH_AdvOBProgramInitTypeDef *pAdvOBInit);
+void              HAL_FLASHEx_AdvOBGetConfig(FLASH_AdvOBProgramInitTypeDef *pAdvOBInit);
+HAL_StatusTypeDef HAL_FLASHEx_OB_SelectPCROP(void);
+HAL_StatusTypeDef HAL_FLASHEx_OB_DeSelectPCROP(void);
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F401xC || STM32F401xE ||\
+          STM32F410xx || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx ||\
+          STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) ||\
+    defined(STM32F469xx) || defined(STM32F479xx)
+uint16_t          HAL_FLASHEx_OB_GetBank2WRP(void);
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx|| STM32F439xx || STM32F469xx || STM32F479xx */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup FLASHEx_Private_Constants FLASH Private Constants
+  * @{
+  */
+/*--------------------------------- STM32F42xxx/STM32F43xxx/STM32F469xx/STM32F479xx---------------------*/
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
+#define FLASH_SECTOR_TOTAL  24U
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
+
+/*-------------------------------------- STM32F413xx/STM32F423xx ---------------------------------------*/
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define FLASH_SECTOR_TOTAL  16U
+#endif /* STM32F413xx || STM32F423xx */
+
+/*--------------------------------------- STM32F40xxx/STM32F41xxx -------------------------------------*/
+#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || defined(STM32F412Zx) ||\
+    defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx)
+#define FLASH_SECTOR_TOTAL  12U
+#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */
+
+/*--------------------------------------------- STM32F401xC -------------------------------------------*/
+#if defined(STM32F401xC)
+#define FLASH_SECTOR_TOTAL  6U
+#endif /* STM32F401xC */
+
+/*--------------------------------------------- STM32F410xx -------------------------------------------*/
+#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
+#define FLASH_SECTOR_TOTAL  5U
+#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
+
+/*--------------------------------- STM32F401xE/STM32F411xE/STM32F412xG/STM32F446xx -------------------*/
+#if defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx)
+#define FLASH_SECTOR_TOTAL  8U
+#endif /* STM32F401xE || STM32F411xE || STM32F446xx */
+
+/**
+  * @brief OPTCR1 register byte 2 (Bits[23:16]) base address
+  */
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
+#define OPTCR1_BYTE2_ADDRESS         0x40023C1AU
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup FLASHEx_Private_Macros FLASH Private Macros
+  * @{
+  */
+
+/** @defgroup FLASHEx_IS_FLASH_Definitions FLASH Private macros to check input parameters
+  * @{
+  */
+
+#define IS_FLASH_TYPEERASE(VALUE)(((VALUE) == FLASH_TYPEERASE_SECTORS) || \
+                                  ((VALUE) == FLASH_TYPEERASE_MASSERASE))
+
+#define IS_VOLTAGERANGE(RANGE)(((RANGE) == FLASH_VOLTAGE_RANGE_1) || \
+                               ((RANGE) == FLASH_VOLTAGE_RANGE_2) || \
+                               ((RANGE) == FLASH_VOLTAGE_RANGE_3) || \
+                               ((RANGE) == FLASH_VOLTAGE_RANGE_4))
+
+#define IS_WRPSTATE(VALUE)(((VALUE) == OB_WRPSTATE_DISABLE) || \
+                           ((VALUE) == OB_WRPSTATE_ENABLE))
+
+#define IS_OPTIONBYTE(VALUE)(((VALUE) <= (OPTIONBYTE_WRP|OPTIONBYTE_RDP|OPTIONBYTE_USER|OPTIONBYTE_BOR)))
+
+#define IS_OB_RDP_LEVEL(LEVEL) (((LEVEL) == OB_RDP_LEVEL_0) ||\
+                                ((LEVEL) == OB_RDP_LEVEL_1) ||\
+                                ((LEVEL) == OB_RDP_LEVEL_2))
+
+#define IS_OB_IWDG_SOURCE(SOURCE) (((SOURCE) == OB_IWDG_SW) || ((SOURCE) == OB_IWDG_HW))
+
+#define IS_OB_STOP_SOURCE(SOURCE) (((SOURCE) == OB_STOP_NO_RST) || ((SOURCE) == OB_STOP_RST))
+
+#define IS_OB_STDBY_SOURCE(SOURCE) (((SOURCE) == OB_STDBY_NO_RST) || ((SOURCE) == OB_STDBY_RST))
+
+#define IS_OB_BOR_LEVEL(LEVEL) (((LEVEL) == OB_BOR_LEVEL1) || ((LEVEL) == OB_BOR_LEVEL2) ||\
+                                ((LEVEL) == OB_BOR_LEVEL3) || ((LEVEL) == OB_BOR_OFF))
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
+    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) ||\
+    defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F469xx) ||\
+    defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||\
+    defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
+#define IS_PCROPSTATE(VALUE)(((VALUE) == OB_PCROP_STATE_DISABLE) || \
+                             ((VALUE) == OB_PCROP_STATE_ENABLE))
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F401xC || STM32F401xE ||\
+          STM32F410xx || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx ||\
+          STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
+    defined(STM32F469xx) || defined(STM32F479xx)
+#define IS_OBEX(VALUE)(((VALUE) == OPTIONBYTE_PCROP) || \
+                       ((VALUE) == OPTIONBYTE_BOOTCONFIG))
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
+
+#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) ||\
+    defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F412Zx) ||\
+    defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||\
+    defined(STM32F423xx)
+#define IS_OBEX(VALUE)(((VALUE) == OPTIONBYTE_PCROP))
+#endif /* STM32F401xC || STM32F401xE || STM32F410xx || STM32F411xE || STM32F446xx || STM32F412Zx ||\
+          STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) ||\
+    defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
+#define IS_FLASH_LATENCY(LATENCY) (((LATENCY) == FLASH_LATENCY_0)  || \
+                                   ((LATENCY) == FLASH_LATENCY_1)  || \
+                                   ((LATENCY) == FLASH_LATENCY_2)  || \
+                                   ((LATENCY) == FLASH_LATENCY_3)  || \
+                                   ((LATENCY) == FLASH_LATENCY_4)  || \
+                                   ((LATENCY) == FLASH_LATENCY_5)  || \
+                                   ((LATENCY) == FLASH_LATENCY_6)  || \
+                                   ((LATENCY) == FLASH_LATENCY_7)  || \
+                                   ((LATENCY) == FLASH_LATENCY_8)  || \
+                                   ((LATENCY) == FLASH_LATENCY_9)  || \
+                                   ((LATENCY) == FLASH_LATENCY_10) || \
+                                   ((LATENCY) == FLASH_LATENCY_11) || \
+                                   ((LATENCY) == FLASH_LATENCY_12) || \
+                                   ((LATENCY) == FLASH_LATENCY_13) || \
+                                   ((LATENCY) == FLASH_LATENCY_14) || \
+                                   ((LATENCY) == FLASH_LATENCY_15))
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */
+
+#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) ||\
+    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) ||\
+    defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F412Zx) || defined(STM32F412Vx) ||\
+    defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
+#define IS_FLASH_LATENCY(LATENCY) (((LATENCY) == FLASH_LATENCY_0)  || \
+                                   ((LATENCY) == FLASH_LATENCY_1)  || \
+                                   ((LATENCY) == FLASH_LATENCY_2)  || \
+                                   ((LATENCY) == FLASH_LATENCY_3)  || \
+                                   ((LATENCY) == FLASH_LATENCY_4)  || \
+                                   ((LATENCY) == FLASH_LATENCY_5)  || \
+                                   ((LATENCY) == FLASH_LATENCY_6)  || \
+                                   ((LATENCY) == FLASH_LATENCY_7))
+#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F401xC || STM32F401xE || STM32F410xx || STM32F411xE || STM32F412Zx || STM32F412Vx ||\
+          STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
+#define IS_FLASH_BANK(BANK) (((BANK) == FLASH_BANK_1)  || \
+                             ((BANK) == FLASH_BANK_2)  || \
+                             ((BANK) == FLASH_BANK_BOTH))
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx|| STM32F439xx || STM32F469xx || STM32F479xx */
+
+#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) ||\
+    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) ||\
+    defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F412Zx) ||\
+    defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||\
+    defined(STM32F423xx)
+#define IS_FLASH_BANK(BANK) (((BANK) == FLASH_BANK_1))
+#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F401xC || STM32F401xE || STM32F410xx || STM32F411xE || STM32F446xx || STM32F412Zx || STM32F412Vx ||\
+          STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
+#define IS_FLASH_SECTOR(SECTOR) ( ((SECTOR) == FLASH_SECTOR_0)   || ((SECTOR) == FLASH_SECTOR_1)   ||\
+                                  ((SECTOR) == FLASH_SECTOR_2)   || ((SECTOR) == FLASH_SECTOR_3)   ||\
+                                  ((SECTOR) == FLASH_SECTOR_4)   || ((SECTOR) == FLASH_SECTOR_5)   ||\
+                                  ((SECTOR) == FLASH_SECTOR_6)   || ((SECTOR) == FLASH_SECTOR_7)   ||\
+                                  ((SECTOR) == FLASH_SECTOR_8)   || ((SECTOR) == FLASH_SECTOR_9)   ||\
+                                  ((SECTOR) == FLASH_SECTOR_10)  || ((SECTOR) == FLASH_SECTOR_11)  ||\
+                                  ((SECTOR) == FLASH_SECTOR_12)  || ((SECTOR) == FLASH_SECTOR_13)  ||\
+                                  ((SECTOR) == FLASH_SECTOR_14)  || ((SECTOR) == FLASH_SECTOR_15)  ||\
+                                  ((SECTOR) == FLASH_SECTOR_16)  || ((SECTOR) == FLASH_SECTOR_17)  ||\
+                                  ((SECTOR) == FLASH_SECTOR_18)  || ((SECTOR) == FLASH_SECTOR_19)  ||\
+                                  ((SECTOR) == FLASH_SECTOR_20)  || ((SECTOR) == FLASH_SECTOR_21)  ||\
+                                  ((SECTOR) == FLASH_SECTOR_22)  || ((SECTOR) == FLASH_SECTOR_23))
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
+
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define IS_FLASH_SECTOR(SECTOR) ( ((SECTOR) == FLASH_SECTOR_0)   || ((SECTOR) == FLASH_SECTOR_1)   ||\
+                                  ((SECTOR) == FLASH_SECTOR_2)   || ((SECTOR) == FLASH_SECTOR_3)   ||\
+                                  ((SECTOR) == FLASH_SECTOR_4)   || ((SECTOR) == FLASH_SECTOR_5)   ||\
+                                  ((SECTOR) == FLASH_SECTOR_6)   || ((SECTOR) == FLASH_SECTOR_7)   ||\
+                                  ((SECTOR) == FLASH_SECTOR_8)   || ((SECTOR) == FLASH_SECTOR_9)   ||\
+                                  ((SECTOR) == FLASH_SECTOR_10)  || ((SECTOR) == FLASH_SECTOR_11)  ||\
+                                  ((SECTOR) == FLASH_SECTOR_12)  || ((SECTOR) == FLASH_SECTOR_13)  ||\
+                                  ((SECTOR) == FLASH_SECTOR_14)  || ((SECTOR) == FLASH_SECTOR_15))
+#endif /* STM32F413xx || STM32F423xx */
+
+#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || defined(STM32F412Zx) ||\
+    defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx)
+#define IS_FLASH_SECTOR(SECTOR) (((SECTOR) == FLASH_SECTOR_0)   || ((SECTOR) == FLASH_SECTOR_1)   ||\
+                                 ((SECTOR) == FLASH_SECTOR_2)   || ((SECTOR) == FLASH_SECTOR_3)   ||\
+                                 ((SECTOR) == FLASH_SECTOR_4)   || ((SECTOR) == FLASH_SECTOR_5)   ||\
+                                 ((SECTOR) == FLASH_SECTOR_6)   || ((SECTOR) == FLASH_SECTOR_7)   ||\
+                                 ((SECTOR) == FLASH_SECTOR_8)   || ((SECTOR) == FLASH_SECTOR_9)   ||\
+                                 ((SECTOR) == FLASH_SECTOR_10)  || ((SECTOR) == FLASH_SECTOR_11))
+#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */
+
+#if defined(STM32F401xC)
+#define IS_FLASH_SECTOR(SECTOR) (((SECTOR) == FLASH_SECTOR_0)   || ((SECTOR) == FLASH_SECTOR_1)   ||\
+                                 ((SECTOR) == FLASH_SECTOR_2)   || ((SECTOR) == FLASH_SECTOR_3)   ||\
+                                 ((SECTOR) == FLASH_SECTOR_4)   || ((SECTOR) == FLASH_SECTOR_5))
+#endif /* STM32F401xC */
+
+#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
+#define IS_FLASH_SECTOR(SECTOR) (((SECTOR) == FLASH_SECTOR_0)   || ((SECTOR) == FLASH_SECTOR_1)   ||\
+                                 ((SECTOR) == FLASH_SECTOR_2)   || ((SECTOR) == FLASH_SECTOR_3)   ||\
+                                 ((SECTOR) == FLASH_SECTOR_4))
+#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
+
+#if defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx)
+#define IS_FLASH_SECTOR(SECTOR) (((SECTOR) == FLASH_SECTOR_0)   || ((SECTOR) == FLASH_SECTOR_1)   ||\
+                                 ((SECTOR) == FLASH_SECTOR_2)   || ((SECTOR) == FLASH_SECTOR_3)   ||\
+                                 ((SECTOR) == FLASH_SECTOR_4)   || ((SECTOR) == FLASH_SECTOR_5)   ||\
+                                 ((SECTOR) == FLASH_SECTOR_6)   || ((SECTOR) == FLASH_SECTOR_7))
+#endif /* STM32F401xE || STM32F411xE || STM32F446xx */
+
+#define IS_FLASH_ADDRESS(ADDRESS) ((((ADDRESS) >= FLASH_BASE) && ((ADDRESS) <= FLASH_END)) || \
+                                   (((ADDRESS) >= FLASH_OTP_BASE) && ((ADDRESS) <= FLASH_OTP_END)))
+
+#define IS_FLASH_NBSECTORS(NBSECTORS) (((NBSECTORS) != 0) && ((NBSECTORS) <= FLASH_SECTOR_TOTAL))
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
+#define IS_OB_WRP_SECTOR(SECTOR)((((SECTOR) & 0xFF000000U) == 0x00000000U) && ((SECTOR) != 0x00000000U))
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
+
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define IS_OB_WRP_SECTOR(SECTOR)((((SECTOR) & 0xFFFF8000U) == 0x00000000U) && ((SECTOR) != 0x00000000U))
+#endif /* STM32F413xx || STM32F423xx */
+
+#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
+#define IS_OB_WRP_SECTOR(SECTOR)((((SECTOR) & 0xFFFFF000U) == 0x00000000U) && ((SECTOR) != 0x00000000U))
+#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */
+
+#if defined(STM32F401xC)
+#define IS_OB_WRP_SECTOR(SECTOR)((((SECTOR) & 0xFFFFF000U) == 0x00000000U) && ((SECTOR) != 0x00000000U))
+#endif /* STM32F401xC */
+
+#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
+#define IS_OB_WRP_SECTOR(SECTOR)((((SECTOR) & 0xFFFFF000U) == 0x00000000U) && ((SECTOR) != 0x00000000U))
+#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
+
+#if defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F412Zx) || defined(STM32F412Vx) ||\
+    defined(STM32F412Rx) || defined(STM32F412Cx)
+#define IS_OB_WRP_SECTOR(SECTOR)((((SECTOR) & 0xFFFFF000U) == 0x00000000U) && ((SECTOR) != 0x00000000U))
+#endif /* STM32F401xE || STM32F411xE || STM32F446xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
+#define IS_OB_PCROP(SECTOR)((((SECTOR) & 0xFFFFF000U) == 0x00000000U) && ((SECTOR) != 0x00000000U))
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
+
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define IS_OB_PCROP(SECTOR)((((SECTOR) & 0xFFFF8000U) == 0x00000000U) && ((SECTOR) != 0x00000000U))
+#endif /* STM32F413xx || STM32F423xx */
+
+#if defined(STM32F401xC)
+#define IS_OB_PCROP(SECTOR)((((SECTOR) & 0xFFFFF000U) == 0x00000000U) && ((SECTOR) != 0x00000000U))
+#endif /* STM32F401xC */
+
+#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
+#define IS_OB_PCROP(SECTOR)((((SECTOR) & 0xFFFFF000U) == 0x00000000U) && ((SECTOR) != 0x00000000U))
+#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
+
+#if defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F412Zx) || defined(STM32F412Vx) ||\
+    defined(STM32F412Rx) || defined(STM32F412Cx)
+#define IS_OB_PCROP(SECTOR)((((SECTOR) & 0xFFFFF000U) == 0x00000000U) && ((SECTOR) != 0x00000000U))
+#endif /* STM32F401xE || STM32F411xE || STM32F446xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
+    defined(STM32F469xx) || defined(STM32F479xx)
+#define IS_OB_BOOT(BOOT) (((BOOT) == OB_DUAL_BOOT_ENABLE) || ((BOOT) == OB_DUAL_BOOT_DISABLE))
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
+    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) ||\
+    defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F469xx) ||\
+    defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||\
+    defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
+#define IS_OB_PCROP_SELECT(PCROP) (((PCROP) == OB_PCROP_SELECTED) || ((PCROP) == OB_PCROP_DESELECTED))
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F401xC || STM32F401xE ||\
+          STM32F410xx || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx ||\
+          STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private functions ---------------------------------------------------------*/
+/** @defgroup FLASHEx_Private_Functions FLASH Private Functions
+  * @{
+  */
+void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange);
+void FLASH_FlushCaches(void);
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __STM32F4xx_HAL_FLASH_EX_H */
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ramfunc.h b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ramfunc.h
new file mode 100644
index 0000000..2112e74
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_flash_ramfunc.h
@@ -0,0 +1,76 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_hal_flash_ramfunc.h
+  * @author  MCD Application Team
+  * @brief   Header file of FLASH RAMFUNC driver.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file in
+  * the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32F4xx_FLASH_RAMFUNC_H
+#define __STM32F4xx_FLASH_RAMFUNC_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F412Zx) ||\
+    defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx)
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx_hal_def.h"
+
+/** @addtogroup STM32F4xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup FLASH_RAMFUNC
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/* Exported macro ------------------------------------------------------------*/
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup FLASH_RAMFUNC_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup FLASH_RAMFUNC_Exported_Functions_Group1
+  * @{
+  */
+__RAM_FUNC HAL_StatusTypeDef HAL_FLASHEx_StopFlashInterfaceClk(void);
+__RAM_FUNC HAL_StatusTypeDef HAL_FLASHEx_StartFlashInterfaceClk(void);
+__RAM_FUNC HAL_StatusTypeDef HAL_FLASHEx_EnableFlashSleepMode(void);
+__RAM_FUNC HAL_StatusTypeDef HAL_FLASHEx_DisableFlashSleepMode(void);
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* STM32F410xx || STM32F411xE || STM32F446xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */
+#ifdef __cplusplus
+}
+#endif
+
+
+#endif /* __STM32F4xx_FLASH_RAMFUNC_H */
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h
new file mode 100644
index 0000000..5f3d749
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h
@@ -0,0 +1,325 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_hal_gpio.h
+  * @author  MCD Application Team
+  * @brief   Header file of GPIO HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */ 
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32F4xx_HAL_GPIO_H
+#define __STM32F4xx_HAL_GPIO_H
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx_hal_def.h"
+
+/** @addtogroup STM32F4xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup GPIO
+  * @{
+  */ 
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup GPIO_Exported_Types GPIO Exported Types
+  * @{
+  */
+
+/** 
+  * @brief GPIO Init structure definition  
+  */ 
+typedef struct
+{
+  uint32_t Pin;       /*!< Specifies the GPIO pins to be configured.
+                           This parameter can be any value of @ref GPIO_pins_define */
+
+  uint32_t Mode;      /*!< Specifies the operating mode for the selected pins.
+                           This parameter can be a value of @ref GPIO_mode_define */
+
+  uint32_t Pull;      /*!< Specifies the Pull-up or Pull-Down activation for the selected pins.
+                           This parameter can be a value of @ref GPIO_pull_define */
+
+  uint32_t Speed;     /*!< Specifies the speed for the selected pins.
+                           This parameter can be a value of @ref GPIO_speed_define */
+
+  uint32_t Alternate;  /*!< Peripheral to be connected to the selected pins. 
+                            This parameter can be a value of @ref GPIO_Alternate_function_selection */
+}GPIO_InitTypeDef;
+
+/** 
+  * @brief  GPIO Bit SET and Bit RESET enumeration 
+  */
+typedef enum
+{
+  GPIO_PIN_RESET = 0,
+  GPIO_PIN_SET
+}GPIO_PinState;
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+
+/** @defgroup GPIO_Exported_Constants GPIO Exported Constants
+  * @{
+  */ 
+
+/** @defgroup GPIO_pins_define GPIO pins define
+  * @{
+  */
+#define GPIO_PIN_0                 ((uint16_t)0x0001)  /* Pin 0 selected    */
+#define GPIO_PIN_1                 ((uint16_t)0x0002)  /* Pin 1 selected    */
+#define GPIO_PIN_2                 ((uint16_t)0x0004)  /* Pin 2 selected    */
+#define GPIO_PIN_3                 ((uint16_t)0x0008)  /* Pin 3 selected    */
+#define GPIO_PIN_4                 ((uint16_t)0x0010)  /* Pin 4 selected    */
+#define GPIO_PIN_5                 ((uint16_t)0x0020)  /* Pin 5 selected    */
+#define GPIO_PIN_6                 ((uint16_t)0x0040)  /* Pin 6 selected    */
+#define GPIO_PIN_7                 ((uint16_t)0x0080)  /* Pin 7 selected    */
+#define GPIO_PIN_8                 ((uint16_t)0x0100)  /* Pin 8 selected    */
+#define GPIO_PIN_9                 ((uint16_t)0x0200)  /* Pin 9 selected    */
+#define GPIO_PIN_10                ((uint16_t)0x0400)  /* Pin 10 selected   */
+#define GPIO_PIN_11                ((uint16_t)0x0800)  /* Pin 11 selected   */
+#define GPIO_PIN_12                ((uint16_t)0x1000)  /* Pin 12 selected   */
+#define GPIO_PIN_13                ((uint16_t)0x2000)  /* Pin 13 selected   */
+#define GPIO_PIN_14                ((uint16_t)0x4000)  /* Pin 14 selected   */
+#define GPIO_PIN_15                ((uint16_t)0x8000)  /* Pin 15 selected   */
+#define GPIO_PIN_All               ((uint16_t)0xFFFF)  /* All pins selected */
+
+#define GPIO_PIN_MASK              0x0000FFFFU /* PIN mask for assert test */
+/**
+  * @}
+  */
+
+/** @defgroup GPIO_mode_define GPIO mode define
+  * @brief GPIO Configuration Mode
+  *        Elements values convention: 0x00WX00YZ
+  *           - W  : EXTI trigger detection on 3 bits
+  *           - X  : EXTI mode (IT or Event) on 2 bits
+  *           - Y  : Output type (Push Pull or Open Drain) on 1 bit
+  *           - Z  : GPIO mode (Input, Output, Alternate or Analog) on 2 bits
+  * @{
+  */ 
+#define  GPIO_MODE_INPUT                        MODE_INPUT                                                  /*!< Input Floating Mode                   */
+#define  GPIO_MODE_OUTPUT_PP                    (MODE_OUTPUT | OUTPUT_PP)                                   /*!< Output Push Pull Mode                 */
+#define  GPIO_MODE_OUTPUT_OD                    (MODE_OUTPUT | OUTPUT_OD)                                   /*!< Output Open Drain Mode                */
+#define  GPIO_MODE_AF_PP                        (MODE_AF | OUTPUT_PP)                                       /*!< Alternate Function Push Pull Mode     */
+#define  GPIO_MODE_AF_OD                        (MODE_AF | OUTPUT_OD)                                       /*!< Alternate Function Open Drain Mode    */
+
+#define  GPIO_MODE_ANALOG                       MODE_ANALOG                                                 /*!< Analog Mode  */
+    
+#define  GPIO_MODE_IT_RISING                    (MODE_INPUT | EXTI_IT | TRIGGER_RISING)                     /*!< External Interrupt Mode with Rising edge trigger detection          */
+#define  GPIO_MODE_IT_FALLING                   (MODE_INPUT | EXTI_IT | TRIGGER_FALLING)                    /*!< External Interrupt Mode with Falling edge trigger detection         */
+#define  GPIO_MODE_IT_RISING_FALLING            (MODE_INPUT | EXTI_IT | TRIGGER_RISING | TRIGGER_FALLING)   /*!< External Interrupt Mode with Rising/Falling edge trigger detection  */
+ 
+#define  GPIO_MODE_EVT_RISING                   (MODE_INPUT | EXTI_EVT | TRIGGER_RISING)                     /*!< External Event Mode with Rising edge trigger detection             */
+#define  GPIO_MODE_EVT_FALLING                  (MODE_INPUT | EXTI_EVT | TRIGGER_FALLING)                    /*!< External Event Mode with Falling edge trigger detection            */
+#define  GPIO_MODE_EVT_RISING_FALLING           (MODE_INPUT | EXTI_EVT | TRIGGER_RISING | TRIGGER_FALLING)   /*!< External Event Mode with Rising/Falling edge trigger detection     */
+
+/**
+  * @}
+  */
+
+/** @defgroup GPIO_speed_define  GPIO speed define
+  * @brief GPIO Output Maximum frequency
+  * @{
+  */
+#define  GPIO_SPEED_FREQ_LOW         0x00000000U  /*!< IO works at 2 MHz, please refer to the product datasheet */
+#define  GPIO_SPEED_FREQ_MEDIUM      0x00000001U  /*!< range 12,5 MHz to 50 MHz, please refer to the product datasheet */
+#define  GPIO_SPEED_FREQ_HIGH        0x00000002U  /*!< range 25 MHz to 100 MHz, please refer to the product datasheet  */
+#define  GPIO_SPEED_FREQ_VERY_HIGH   0x00000003U  /*!< range 50 MHz to 200 MHz, please refer to the product datasheet  */
+/**
+  * @}
+  */
+
+ /** @defgroup GPIO_pull_define GPIO pull define
+   * @brief GPIO Pull-Up or Pull-Down Activation
+   * @{
+   */  
+#define  GPIO_NOPULL        0x00000000U   /*!< No Pull-up or Pull-down activation  */
+#define  GPIO_PULLUP        0x00000001U   /*!< Pull-up activation                  */
+#define  GPIO_PULLDOWN      0x00000002U   /*!< Pull-down activation                */
+/**
+  * @}
+  */
+  
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup GPIO_Exported_Macros GPIO Exported Macros
+  * @{
+  */
+
+/**
+  * @brief  Checks whether the specified EXTI line flag is set or not.
+  * @param  __EXTI_LINE__ specifies the EXTI line flag to check.
+  *         This parameter can be GPIO_PIN_x where x can be(0..15)
+  * @retval The new state of __EXTI_LINE__ (SET or RESET).
+  */
+#define __HAL_GPIO_EXTI_GET_FLAG(__EXTI_LINE__) (EXTI->PR & (__EXTI_LINE__))
+
+/**
+  * @brief  Clears the EXTI's line pending flags.
+  * @param  __EXTI_LINE__ specifies the EXTI lines flags to clear.
+  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15)
+  * @retval None
+  */
+#define __HAL_GPIO_EXTI_CLEAR_FLAG(__EXTI_LINE__) (EXTI->PR = (__EXTI_LINE__))
+
+/**
+  * @brief  Checks whether the specified EXTI line is asserted or not.
+  * @param  __EXTI_LINE__ specifies the EXTI line to check.
+  *          This parameter can be GPIO_PIN_x where x can be(0..15)
+  * @retval The new state of __EXTI_LINE__ (SET or RESET).
+  */
+#define __HAL_GPIO_EXTI_GET_IT(__EXTI_LINE__) (EXTI->PR & (__EXTI_LINE__))
+
+/**
+  * @brief  Clears the EXTI's line pending bits.
+  * @param  __EXTI_LINE__ specifies the EXTI lines to clear.
+  *          This parameter can be any combination of GPIO_PIN_x where x can be (0..15)
+  * @retval None
+  */
+#define __HAL_GPIO_EXTI_CLEAR_IT(__EXTI_LINE__) (EXTI->PR = (__EXTI_LINE__))
+
+/**
+  * @brief  Generates a Software interrupt on selected EXTI line.
+  * @param  __EXTI_LINE__ specifies the EXTI line to check.
+  *          This parameter can be GPIO_PIN_x where x can be(0..15)
+  * @retval None
+  */
+#define __HAL_GPIO_EXTI_GENERATE_SWIT(__EXTI_LINE__) (EXTI->SWIER |= (__EXTI_LINE__))
+/**
+  * @}
+  */
+
+/* Include GPIO HAL Extension module */
+#include "stm32f4xx_hal_gpio_ex.h"
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup GPIO_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup GPIO_Exported_Functions_Group1
+  * @{
+  */
+/* Initialization and de-initialization functions *****************************/
+void  HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init);
+void  HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin);
+/**
+  * @}
+  */
+
+/** @addtogroup GPIO_Exported_Functions_Group2
+  * @{
+  */
+/* IO operation functions *****************************************************/
+GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);
+void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState);
+void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);
+HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin);
+void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin);
+void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin);
+
+/**
+  * @}
+  */ 
+
+/**
+  * @}
+  */ 
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup GPIO_Private_Constants GPIO Private Constants
+  * @{
+  */
+#define GPIO_MODE_Pos                           0U
+#define GPIO_MODE                               (0x3UL << GPIO_MODE_Pos)
+#define MODE_INPUT                              (0x0UL << GPIO_MODE_Pos)
+#define MODE_OUTPUT                             (0x1UL << GPIO_MODE_Pos)
+#define MODE_AF                                 (0x2UL << GPIO_MODE_Pos)
+#define MODE_ANALOG                             (0x3UL << GPIO_MODE_Pos)
+#define OUTPUT_TYPE_Pos                         4U
+#define OUTPUT_TYPE                             (0x1UL << OUTPUT_TYPE_Pos)
+#define OUTPUT_PP                               (0x0UL << OUTPUT_TYPE_Pos)
+#define OUTPUT_OD                               (0x1UL << OUTPUT_TYPE_Pos)
+#define EXTI_MODE_Pos                           16U
+#define EXTI_MODE                               (0x3UL << EXTI_MODE_Pos)
+#define EXTI_IT                                 (0x1UL << EXTI_MODE_Pos)
+#define EXTI_EVT                                (0x2UL << EXTI_MODE_Pos)
+#define TRIGGER_MODE_Pos                         20U
+#define TRIGGER_MODE                            (0x7UL << TRIGGER_MODE_Pos)
+#define TRIGGER_RISING                          (0x1UL << TRIGGER_MODE_Pos)
+#define TRIGGER_FALLING                         (0x2UL << TRIGGER_MODE_Pos)
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup GPIO_Private_Macros GPIO Private Macros
+  * @{
+  */
+#define IS_GPIO_PIN_ACTION(ACTION) (((ACTION) == GPIO_PIN_RESET) || ((ACTION) == GPIO_PIN_SET))
+#define IS_GPIO_PIN(PIN)           (((((uint32_t)PIN) & GPIO_PIN_MASK ) != 0x00U) && ((((uint32_t)PIN) & ~GPIO_PIN_MASK) == 0x00U))
+#define IS_GPIO_MODE(MODE) (((MODE) == GPIO_MODE_INPUT)              ||\
+                            ((MODE) == GPIO_MODE_OUTPUT_PP)          ||\
+                            ((MODE) == GPIO_MODE_OUTPUT_OD)          ||\
+                            ((MODE) == GPIO_MODE_AF_PP)              ||\
+                            ((MODE) == GPIO_MODE_AF_OD)              ||\
+                            ((MODE) == GPIO_MODE_IT_RISING)          ||\
+                            ((MODE) == GPIO_MODE_IT_FALLING)         ||\
+                            ((MODE) == GPIO_MODE_IT_RISING_FALLING)  ||\
+                            ((MODE) == GPIO_MODE_EVT_RISING)         ||\
+                            ((MODE) == GPIO_MODE_EVT_FALLING)        ||\
+                            ((MODE) == GPIO_MODE_EVT_RISING_FALLING) ||\
+                            ((MODE) == GPIO_MODE_ANALOG))
+#define IS_GPIO_SPEED(SPEED) (((SPEED) == GPIO_SPEED_FREQ_LOW)  || ((SPEED) == GPIO_SPEED_FREQ_MEDIUM) || \
+                              ((SPEED) == GPIO_SPEED_FREQ_HIGH) || ((SPEED) == GPIO_SPEED_FREQ_VERY_HIGH))
+#define IS_GPIO_PULL(PULL) (((PULL) == GPIO_NOPULL) || ((PULL) == GPIO_PULLUP) || \
+                            ((PULL) == GPIO_PULLDOWN))
+/**
+  * @}
+  */
+
+/* Private functions ---------------------------------------------------------*/
+/** @defgroup GPIO_Private_Functions GPIO Private Functions
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */ 
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __STM32F4xx_HAL_GPIO_H */
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio_ex.h b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio_ex.h
new file mode 100644
index 0000000..5e0b7cc
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio_ex.h
@@ -0,0 +1,1590 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_hal_gpio_ex.h
+  * @author  MCD Application Team
+  * @brief   Header file of GPIO HAL Extension module.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */ 
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32F4xx_HAL_GPIO_EX_H
+#define __STM32F4xx_HAL_GPIO_EX_H
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx_hal_def.h"
+
+/** @addtogroup STM32F4xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup GPIOEx GPIOEx
+  * @{
+  */ 
+
+/* Exported types ------------------------------------------------------------*/
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup GPIOEx_Exported_Constants GPIO Exported Constants
+  * @{
+  */
+  
+/** @defgroup GPIO_Alternate_function_selection GPIO Alternate Function Selection
+  * @{
+  */
+
+/*------------------------------------------ STM32F429xx/STM32F439xx ---------*/
+#if defined(STM32F429xx) || defined(STM32F439xx)
+/** 
+  * @brief   AF 0 selection  
+  */ 
+#define GPIO_AF0_RTC_50Hz      ((uint8_t)0x00)  /* RTC_50Hz Alternate Function mapping                       */
+#define GPIO_AF0_MCO           ((uint8_t)0x00)  /* MCO (MCO1 and MCO2) Alternate Function mapping            */
+#define GPIO_AF0_TAMPER        ((uint8_t)0x00)  /* TAMPER (TAMPER_1 and TAMPER_2) Alternate Function mapping */
+#define GPIO_AF0_SWJ           ((uint8_t)0x00)  /* SWJ (SWD and JTAG) Alternate Function mapping             */
+#define GPIO_AF0_TRACE         ((uint8_t)0x00)  /* TRACE Alternate Function mapping                          */
+
+/** 
+  * @brief   AF 1 selection  
+  */ 
+#define GPIO_AF1_TIM1          ((uint8_t)0x01)  /* TIM1 Alternate Function mapping */
+#define GPIO_AF1_TIM2          ((uint8_t)0x01)  /* TIM2 Alternate Function mapping */
+
+/** 
+  * @brief   AF 2 selection  
+  */ 
+#define GPIO_AF2_TIM3          ((uint8_t)0x02)  /* TIM3 Alternate Function mapping */
+#define GPIO_AF2_TIM4          ((uint8_t)0x02)  /* TIM4 Alternate Function mapping */
+#define GPIO_AF2_TIM5          ((uint8_t)0x02)  /* TIM5 Alternate Function mapping */
+
+/** 
+  * @brief   AF 3 selection  
+  */ 
+#define GPIO_AF3_TIM8          ((uint8_t)0x03)  /* TIM8 Alternate Function mapping  */
+#define GPIO_AF3_TIM9          ((uint8_t)0x03)  /* TIM9 Alternate Function mapping  */
+#define GPIO_AF3_TIM10         ((uint8_t)0x03)  /* TIM10 Alternate Function mapping */
+#define GPIO_AF3_TIM11         ((uint8_t)0x03)  /* TIM11 Alternate Function mapping */
+
+/** 
+  * @brief   AF 4 selection  
+  */ 
+#define GPIO_AF4_I2C1          ((uint8_t)0x04)  /* I2C1 Alternate Function mapping */
+#define GPIO_AF4_I2C2          ((uint8_t)0x04)  /* I2C2 Alternate Function mapping */
+#define GPIO_AF4_I2C3          ((uint8_t)0x04)  /* I2C3 Alternate Function mapping */
+
+/** 
+  * @brief   AF 5 selection  
+  */ 
+#define GPIO_AF5_SPI1          ((uint8_t)0x05)  /* SPI1 Alternate Function mapping        */
+#define GPIO_AF5_SPI2          ((uint8_t)0x05)  /* SPI2/I2S2 Alternate Function mapping   */
+#define GPIO_AF5_SPI3          ((uint8_t)0x05)  /* SPI3/I2S3 Alternate Function mapping   */
+#define GPIO_AF5_SPI4          ((uint8_t)0x05)  /* SPI4 Alternate Function mapping        */
+#define GPIO_AF5_SPI5          ((uint8_t)0x05)  /* SPI5 Alternate Function mapping        */
+#define GPIO_AF5_SPI6          ((uint8_t)0x05)  /* SPI6 Alternate Function mapping        */
+#define GPIO_AF5_I2S3ext       ((uint8_t)0x05)  /* I2S3ext_SD Alternate Function mapping  */
+
+/** 
+  * @brief   AF 6 selection  
+  */ 
+#define GPIO_AF6_SPI3          ((uint8_t)0x06)  /* SPI3/I2S3 Alternate Function mapping  */
+#define GPIO_AF6_I2S2ext       ((uint8_t)0x06)  /* I2S2ext_SD Alternate Function mapping */
+#define GPIO_AF6_SAI1          ((uint8_t)0x06)  /* SAI1 Alternate Function mapping       */
+
+/** 
+  * @brief   AF 7 selection  
+  */ 
+#define GPIO_AF7_USART1        ((uint8_t)0x07)  /* USART1 Alternate Function mapping     */
+#define GPIO_AF7_USART2        ((uint8_t)0x07)  /* USART2 Alternate Function mapping     */
+#define GPIO_AF7_USART3        ((uint8_t)0x07)  /* USART3 Alternate Function mapping     */
+#define GPIO_AF7_I2S3ext       ((uint8_t)0x07)  /* I2S3ext_SD Alternate Function mapping */
+
+/** 
+  * @brief   AF 8 selection  
+  */ 
+#define GPIO_AF8_UART4         ((uint8_t)0x08)  /* UART4 Alternate Function mapping  */
+#define GPIO_AF8_UART5         ((uint8_t)0x08)  /* UART5 Alternate Function mapping  */
+#define GPIO_AF8_USART6        ((uint8_t)0x08)  /* USART6 Alternate Function mapping */
+#define GPIO_AF8_UART7         ((uint8_t)0x08)  /* UART7 Alternate Function mapping  */
+#define GPIO_AF8_UART8         ((uint8_t)0x08)  /* UART8 Alternate Function mapping  */
+
+/** 
+  * @brief   AF 9 selection 
+  */ 
+#define GPIO_AF9_CAN1          ((uint8_t)0x09)  /* CAN1 Alternate Function mapping    */
+#define GPIO_AF9_CAN2          ((uint8_t)0x09)  /* CAN2 Alternate Function mapping    */
+#define GPIO_AF9_TIM12         ((uint8_t)0x09)  /* TIM12 Alternate Function mapping   */
+#define GPIO_AF9_TIM13         ((uint8_t)0x09)  /* TIM13 Alternate Function mapping   */
+#define GPIO_AF9_TIM14         ((uint8_t)0x09)  /* TIM14 Alternate Function mapping   */
+#define GPIO_AF9_LTDC          ((uint8_t)0x09)  /* LCD-TFT Alternate Function mapping */
+
+/** 
+  * @brief   AF 10 selection  
+  */ 
+#define GPIO_AF10_OTG_FS        ((uint8_t)0x0A)  /* OTG_FS Alternate Function mapping */
+#define GPIO_AF10_OTG_HS        ((uint8_t)0x0A)  /* OTG_HS Alternate Function mapping */
+
+/** 
+  * @brief   AF 11 selection  
+  */ 
+#define GPIO_AF11_ETH           ((uint8_t)0x0B)  /* ETHERNET Alternate Function mapping */
+
+/** 
+  * @brief   AF 12 selection  
+  */ 
+#define GPIO_AF12_FMC           ((uint8_t)0x0C)  /* FMC Alternate Function mapping                      */
+#define GPIO_AF12_OTG_HS_FS     ((uint8_t)0x0C)  /* OTG HS configured in FS, Alternate Function mapping */
+#define GPIO_AF12_SDIO          ((uint8_t)0x0C)  /* SDIO Alternate Function mapping                     */
+
+/** 
+  * @brief   AF 13 selection  
+  */ 
+#define GPIO_AF13_DCMI          ((uint8_t)0x0D)  /* DCMI Alternate Function mapping */
+
+/** 
+  * @brief   AF 14 selection  
+  */
+#define GPIO_AF14_LTDC          ((uint8_t)0x0E)  /* LCD-TFT Alternate Function mapping */
+
+/** 
+  * @brief   AF 15 selection  
+  */ 
+#define GPIO_AF15_EVENTOUT      ((uint8_t)0x0F)  /* EVENTOUT Alternate Function mapping */
+#endif /* STM32F429xx || STM32F439xx */
+/*----------------------------------------------------------------------------*/
+
+/*---------------------------------- STM32F427xx/STM32F437xx------------------*/
+#if defined(STM32F427xx) || defined(STM32F437xx)
+/** 
+  * @brief   AF 0 selection  
+  */ 
+#define GPIO_AF0_RTC_50Hz      ((uint8_t)0x00)  /* RTC_50Hz Alternate Function mapping                       */
+#define GPIO_AF0_MCO           ((uint8_t)0x00)  /* MCO (MCO1 and MCO2) Alternate Function mapping            */
+#define GPIO_AF0_TAMPER        ((uint8_t)0x00)  /* TAMPER (TAMPER_1 and TAMPER_2) Alternate Function mapping */
+#define GPIO_AF0_SWJ           ((uint8_t)0x00)  /* SWJ (SWD and JTAG) Alternate Function mapping             */
+#define GPIO_AF0_TRACE         ((uint8_t)0x00)  /* TRACE Alternate Function mapping                          */
+
+/** 
+  * @brief   AF 1 selection  
+  */ 
+#define GPIO_AF1_TIM1          ((uint8_t)0x01)  /* TIM1 Alternate Function mapping */
+#define GPIO_AF1_TIM2          ((uint8_t)0x01)  /* TIM2 Alternate Function mapping */
+
+/** 
+  * @brief   AF 2 selection  
+  */ 
+#define GPIO_AF2_TIM3          ((uint8_t)0x02)  /* TIM3 Alternate Function mapping */
+#define GPIO_AF2_TIM4          ((uint8_t)0x02)  /* TIM4 Alternate Function mapping */
+#define GPIO_AF2_TIM5          ((uint8_t)0x02)  /* TIM5 Alternate Function mapping */
+
+/** 
+  * @brief   AF 3 selection  
+  */ 
+#define GPIO_AF3_TIM8          ((uint8_t)0x03)  /* TIM8 Alternate Function mapping  */
+#define GPIO_AF3_TIM9          ((uint8_t)0x03)  /* TIM9 Alternate Function mapping  */
+#define GPIO_AF3_TIM10         ((uint8_t)0x03)  /* TIM10 Alternate Function mapping */
+#define GPIO_AF3_TIM11         ((uint8_t)0x03)  /* TIM11 Alternate Function mapping */
+
+/** 
+  * @brief   AF 4 selection  
+  */ 
+#define GPIO_AF4_I2C1          ((uint8_t)0x04)  /* I2C1 Alternate Function mapping */
+#define GPIO_AF4_I2C2          ((uint8_t)0x04)  /* I2C2 Alternate Function mapping */
+#define GPIO_AF4_I2C3          ((uint8_t)0x04)  /* I2C3 Alternate Function mapping */
+
+/** 
+  * @brief   AF 5 selection  
+  */ 
+#define GPIO_AF5_SPI1          ((uint8_t)0x05)  /* SPI1 Alternate Function mapping        */
+#define GPIO_AF5_SPI2          ((uint8_t)0x05)  /* SPI2/I2S2 Alternate Function mapping   */
+#define GPIO_AF5_SPI3          ((uint8_t)0x05)  /* SPI3/I2S3 Alternate Function mapping   */
+#define GPIO_AF5_SPI4          ((uint8_t)0x05)  /* SPI4 Alternate Function mapping        */
+#define GPIO_AF5_SPI5          ((uint8_t)0x05)  /* SPI5 Alternate Function mapping        */
+#define GPIO_AF5_SPI6          ((uint8_t)0x05)  /* SPI6 Alternate Function mapping        */
+/** @brief  GPIO_Legacy 
+  */
+#define GPIO_AF5_I2S3ext       GPIO_AF5_SPI3   /* I2S3ext_SD Alternate Function mapping  */
+
+/** 
+  * @brief   AF 6 selection  
+  */ 
+#define GPIO_AF6_SPI3          ((uint8_t)0x06)  /* SPI3/I2S3 Alternate Function mapping  */
+#define GPIO_AF6_I2S2ext       ((uint8_t)0x06)  /* I2S2ext_SD Alternate Function mapping */
+#define GPIO_AF6_SAI1          ((uint8_t)0x06)  /* SAI1 Alternate Function mapping       */
+
+/** 
+  * @brief   AF 7 selection  
+  */ 
+#define GPIO_AF7_USART1        ((uint8_t)0x07)  /* USART1 Alternate Function mapping     */
+#define GPIO_AF7_USART2        ((uint8_t)0x07)  /* USART2 Alternate Function mapping     */
+#define GPIO_AF7_USART3        ((uint8_t)0x07)  /* USART3 Alternate Function mapping     */
+#define GPIO_AF7_I2S3ext       ((uint8_t)0x07)  /* I2S3ext_SD Alternate Function mapping */
+
+/** 
+  * @brief   AF 8 selection  
+  */ 
+#define GPIO_AF8_UART4         ((uint8_t)0x08)  /* UART4 Alternate Function mapping  */
+#define GPIO_AF8_UART5         ((uint8_t)0x08)  /* UART5 Alternate Function mapping  */
+#define GPIO_AF8_USART6        ((uint8_t)0x08)  /* USART6 Alternate Function mapping */
+#define GPIO_AF8_UART7         ((uint8_t)0x08)  /* UART7 Alternate Function mapping  */
+#define GPIO_AF8_UART8         ((uint8_t)0x08)  /* UART8 Alternate Function mapping  */
+
+/** 
+  * @brief   AF 9 selection 
+  */ 
+#define GPIO_AF9_CAN1          ((uint8_t)0x09)  /* CAN1 Alternate Function mapping  */
+#define GPIO_AF9_CAN2          ((uint8_t)0x09)  /* CAN2 Alternate Function mapping  */
+#define GPIO_AF9_TIM12         ((uint8_t)0x09)  /* TIM12 Alternate Function mapping */
+#define GPIO_AF9_TIM13         ((uint8_t)0x09)  /* TIM13 Alternate Function mapping */
+#define GPIO_AF9_TIM14         ((uint8_t)0x09)  /* TIM14 Alternate Function mapping */
+
+/** 
+  * @brief   AF 10 selection  
+  */ 
+#define GPIO_AF10_OTG_FS        ((uint8_t)0x0A)  /* OTG_FS Alternate Function mapping */
+#define GPIO_AF10_OTG_HS        ((uint8_t)0x0A)  /* OTG_HS Alternate Function mapping */
+
+/** 
+  * @brief   AF 11 selection  
+  */ 
+#define GPIO_AF11_ETH           ((uint8_t)0x0B)  /* ETHERNET Alternate Function mapping */
+
+/** 
+  * @brief   AF 12 selection  
+  */ 
+#define GPIO_AF12_FMC           ((uint8_t)0x0C)  /* FMC Alternate Function mapping                      */
+#define GPIO_AF12_OTG_HS_FS     ((uint8_t)0x0C)  /* OTG HS configured in FS, Alternate Function mapping */
+#define GPIO_AF12_SDIO          ((uint8_t)0x0C)  /* SDIO Alternate Function mapping                     */
+
+/** 
+  * @brief   AF 13 selection  
+  */ 
+#define GPIO_AF13_DCMI          ((uint8_t)0x0D)  /* DCMI Alternate Function mapping */
+
+/** 
+  * @brief   AF 15 selection  
+  */ 
+#define GPIO_AF15_EVENTOUT      ((uint8_t)0x0F)  /* EVENTOUT Alternate Function mapping */
+#endif /* STM32F427xx || STM32F437xx */
+/*----------------------------------------------------------------------------*/
+
+/*---------------------------------- STM32F407xx/STM32F417xx------------------*/
+#if defined(STM32F407xx) || defined(STM32F417xx)
+/** 
+  * @brief   AF 0 selection  
+  */ 
+#define GPIO_AF0_RTC_50Hz      ((uint8_t)0x00)  /* RTC_50Hz Alternate Function mapping                       */
+#define GPIO_AF0_MCO           ((uint8_t)0x00)  /* MCO (MCO1 and MCO2) Alternate Function mapping            */
+#define GPIO_AF0_TAMPER        ((uint8_t)0x00)  /* TAMPER (TAMPER_1 and TAMPER_2) Alternate Function mapping */
+#define GPIO_AF0_SWJ           ((uint8_t)0x00)  /* SWJ (SWD and JTAG) Alternate Function mapping             */
+#define GPIO_AF0_TRACE         ((uint8_t)0x00)  /* TRACE Alternate Function mapping                          */
+
+/** 
+  * @brief   AF 1 selection  
+  */ 
+#define GPIO_AF1_TIM1          ((uint8_t)0x01)  /* TIM1 Alternate Function mapping */
+#define GPIO_AF1_TIM2          ((uint8_t)0x01)  /* TIM2 Alternate Function mapping */
+
+/** 
+  * @brief   AF 2 selection  
+  */ 
+#define GPIO_AF2_TIM3          ((uint8_t)0x02)  /* TIM3 Alternate Function mapping */
+#define GPIO_AF2_TIM4          ((uint8_t)0x02)  /* TIM4 Alternate Function mapping */
+#define GPIO_AF2_TIM5          ((uint8_t)0x02)  /* TIM5 Alternate Function mapping */
+
+/** 
+  * @brief   AF 3 selection  
+  */ 
+#define GPIO_AF3_TIM8          ((uint8_t)0x03)  /* TIM8 Alternate Function mapping  */
+#define GPIO_AF3_TIM9          ((uint8_t)0x03)  /* TIM9 Alternate Function mapping  */
+#define GPIO_AF3_TIM10         ((uint8_t)0x03)  /* TIM10 Alternate Function mapping */
+#define GPIO_AF3_TIM11         ((uint8_t)0x03)  /* TIM11 Alternate Function mapping */
+
+/** 
+  * @brief   AF 4 selection  
+  */ 
+#define GPIO_AF4_I2C1          ((uint8_t)0x04)  /* I2C1 Alternate Function mapping */
+#define GPIO_AF4_I2C2          ((uint8_t)0x04)  /* I2C2 Alternate Function mapping */
+#define GPIO_AF4_I2C3          ((uint8_t)0x04)  /* I2C3 Alternate Function mapping */
+
+/** 
+  * @brief   AF 5 selection  
+  */ 
+#define GPIO_AF5_SPI1          ((uint8_t)0x05)  /* SPI1 Alternate Function mapping        */
+#define GPIO_AF5_SPI2          ((uint8_t)0x05)  /* SPI2/I2S2 Alternate Function mapping   */
+#define GPIO_AF5_I2S3ext       ((uint8_t)0x05)  /* I2S3ext_SD Alternate Function mapping  */
+
+/** 
+  * @brief   AF 6 selection  
+  */ 
+#define GPIO_AF6_SPI3          ((uint8_t)0x06)  /* SPI3/I2S3 Alternate Function mapping  */
+#define GPIO_AF6_I2S2ext       ((uint8_t)0x06)  /* I2S2ext_SD Alternate Function mapping */
+
+/** 
+  * @brief   AF 7 selection  
+  */ 
+#define GPIO_AF7_USART1        ((uint8_t)0x07)  /* USART1 Alternate Function mapping     */
+#define GPIO_AF7_USART2        ((uint8_t)0x07)  /* USART2 Alternate Function mapping     */
+#define GPIO_AF7_USART3        ((uint8_t)0x07)  /* USART3 Alternate Function mapping     */
+#define GPIO_AF7_I2S3ext       ((uint8_t)0x07)  /* I2S3ext_SD Alternate Function mapping */
+
+/** 
+  * @brief   AF 8 selection  
+  */ 
+#define GPIO_AF8_UART4         ((uint8_t)0x08)  /* UART4 Alternate Function mapping  */
+#define GPIO_AF8_UART5         ((uint8_t)0x08)  /* UART5 Alternate Function mapping  */
+#define GPIO_AF8_USART6        ((uint8_t)0x08)  /* USART6 Alternate Function mapping */
+
+/** 
+  * @brief   AF 9 selection 
+  */ 
+#define GPIO_AF9_CAN1          ((uint8_t)0x09)  /* CAN1 Alternate Function mapping  */
+#define GPIO_AF9_CAN2          ((uint8_t)0x09)  /* CAN2 Alternate Function mapping  */
+#define GPIO_AF9_TIM12         ((uint8_t)0x09)  /* TIM12 Alternate Function mapping */
+#define GPIO_AF9_TIM13         ((uint8_t)0x09)  /* TIM13 Alternate Function mapping */
+#define GPIO_AF9_TIM14         ((uint8_t)0x09)  /* TIM14 Alternate Function mapping */
+
+/** 
+  * @brief   AF 10 selection  
+  */ 
+#define GPIO_AF10_OTG_FS        ((uint8_t)0x0A)  /* OTG_FS Alternate Function mapping */
+#define GPIO_AF10_OTG_HS        ((uint8_t)0x0A)  /* OTG_HS Alternate Function mapping */
+
+/** 
+  * @brief   AF 11 selection  
+  */ 
+#define GPIO_AF11_ETH           ((uint8_t)0x0B)  /* ETHERNET Alternate Function mapping */
+
+/** 
+  * @brief   AF 12 selection  
+  */ 
+#define GPIO_AF12_FSMC          ((uint8_t)0x0C)  /* FSMC Alternate Function mapping                     */
+#define GPIO_AF12_OTG_HS_FS     ((uint8_t)0x0C)  /* OTG HS configured in FS, Alternate Function mapping */
+#define GPIO_AF12_SDIO          ((uint8_t)0x0C)  /* SDIO Alternate Function mapping                     */
+
+/** 
+  * @brief   AF 13 selection  
+  */ 
+#define GPIO_AF13_DCMI          ((uint8_t)0x0D)  /* DCMI Alternate Function mapping */
+
+/** 
+  * @brief   AF 15 selection  
+  */ 
+#define GPIO_AF15_EVENTOUT      ((uint8_t)0x0F)  /* EVENTOUT Alternate Function mapping */
+#endif /* STM32F407xx || STM32F417xx */
+/*----------------------------------------------------------------------------*/
+
+/*---------------------------------- STM32F405xx/STM32F415xx------------------*/
+#if defined(STM32F405xx) || defined(STM32F415xx)
+/** 
+  * @brief   AF 0 selection  
+  */ 
+#define GPIO_AF0_RTC_50Hz      ((uint8_t)0x00)  /* RTC_50Hz Alternate Function mapping                       */
+#define GPIO_AF0_MCO           ((uint8_t)0x00)  /* MCO (MCO1 and MCO2) Alternate Function mapping            */
+#define GPIO_AF0_TAMPER        ((uint8_t)0x00)  /* TAMPER (TAMPER_1 and TAMPER_2) Alternate Function mapping */
+#define GPIO_AF0_SWJ           ((uint8_t)0x00)  /* SWJ (SWD and JTAG) Alternate Function mapping             */
+#define GPIO_AF0_TRACE         ((uint8_t)0x00)  /* TRACE Alternate Function mapping                          */
+
+/** 
+  * @brief   AF 1 selection  
+  */ 
+#define GPIO_AF1_TIM1          ((uint8_t)0x01)  /* TIM1 Alternate Function mapping */
+#define GPIO_AF1_TIM2          ((uint8_t)0x01)  /* TIM2 Alternate Function mapping */
+
+/** 
+  * @brief   AF 2 selection  
+  */ 
+#define GPIO_AF2_TIM3          ((uint8_t)0x02)  /* TIM3 Alternate Function mapping */
+#define GPIO_AF2_TIM4          ((uint8_t)0x02)  /* TIM4 Alternate Function mapping */
+#define GPIO_AF2_TIM5          ((uint8_t)0x02)  /* TIM5 Alternate Function mapping */
+
+/** 
+  * @brief   AF 3 selection  
+  */ 
+#define GPIO_AF3_TIM8          ((uint8_t)0x03)  /* TIM8 Alternate Function mapping  */
+#define GPIO_AF3_TIM9          ((uint8_t)0x03)  /* TIM9 Alternate Function mapping  */
+#define GPIO_AF3_TIM10         ((uint8_t)0x03)  /* TIM10 Alternate Function mapping */
+#define GPIO_AF3_TIM11         ((uint8_t)0x03)  /* TIM11 Alternate Function mapping */
+
+/** 
+  * @brief   AF 4 selection  
+  */ 
+#define GPIO_AF4_I2C1          ((uint8_t)0x04)  /* I2C1 Alternate Function mapping */
+#define GPIO_AF4_I2C2          ((uint8_t)0x04)  /* I2C2 Alternate Function mapping */
+#define GPIO_AF4_I2C3          ((uint8_t)0x04)  /* I2C3 Alternate Function mapping */
+
+/** 
+  * @brief   AF 5 selection  
+  */ 
+#define GPIO_AF5_SPI1          ((uint8_t)0x05)  /* SPI1 Alternate Function mapping        */
+#define GPIO_AF5_SPI2          ((uint8_t)0x05)  /* SPI2/I2S2 Alternate Function mapping   */
+#define GPIO_AF5_I2S3ext       ((uint8_t)0x05)  /* I2S3ext_SD Alternate Function mapping  */
+
+/** 
+  * @brief   AF 6 selection  
+  */ 
+#define GPIO_AF6_SPI3          ((uint8_t)0x06)  /* SPI3/I2S3 Alternate Function mapping  */
+#define GPIO_AF6_I2S2ext       ((uint8_t)0x06)  /* I2S2ext_SD Alternate Function mapping */
+
+/** 
+  * @brief   AF 7 selection  
+  */ 
+#define GPIO_AF7_USART1        ((uint8_t)0x07)  /* USART1 Alternate Function mapping     */
+#define GPIO_AF7_USART2        ((uint8_t)0x07)  /* USART2 Alternate Function mapping     */
+#define GPIO_AF7_USART3        ((uint8_t)0x07)  /* USART3 Alternate Function mapping     */
+#define GPIO_AF7_I2S3ext       ((uint8_t)0x07)  /* I2S3ext_SD Alternate Function mapping */
+
+/** 
+  * @brief   AF 8 selection  
+  */ 
+#define GPIO_AF8_UART4         ((uint8_t)0x08)  /* UART4 Alternate Function mapping  */
+#define GPIO_AF8_UART5         ((uint8_t)0x08)  /* UART5 Alternate Function mapping  */
+#define GPIO_AF8_USART6        ((uint8_t)0x08)  /* USART6 Alternate Function mapping */
+
+/** 
+  * @brief   AF 9 selection 
+  */ 
+#define GPIO_AF9_CAN1          ((uint8_t)0x09)  /* CAN1 Alternate Function mapping  */
+#define GPIO_AF9_CAN2          ((uint8_t)0x09)  /* CAN2 Alternate Function mapping  */
+#define GPIO_AF9_TIM12         ((uint8_t)0x09)  /* TIM12 Alternate Function mapping */
+#define GPIO_AF9_TIM13         ((uint8_t)0x09)  /* TIM13 Alternate Function mapping */
+#define GPIO_AF9_TIM14         ((uint8_t)0x09)  /* TIM14 Alternate Function mapping */
+
+/** 
+  * @brief   AF 10 selection  
+  */ 
+#define GPIO_AF10_OTG_FS        ((uint8_t)0x0A)  /* OTG_FS Alternate Function mapping */
+#define GPIO_AF10_OTG_HS        ((uint8_t)0x0A)  /* OTG_HS Alternate Function mapping */
+
+/** 
+  * @brief   AF 12 selection  
+  */ 
+#define GPIO_AF12_FSMC          ((uint8_t)0x0C)  /* FSMC Alternate Function mapping                     */
+#define GPIO_AF12_OTG_HS_FS     ((uint8_t)0x0C)  /* OTG HS configured in FS, Alternate Function mapping */
+#define GPIO_AF12_SDIO          ((uint8_t)0x0C)  /* SDIO Alternate Function mapping                     */
+
+/** 
+  * @brief   AF 15 selection  
+  */ 
+#define GPIO_AF15_EVENTOUT      ((uint8_t)0x0F)  /* EVENTOUT Alternate Function mapping */
+#endif /* STM32F405xx || STM32F415xx */
+
+/*----------------------------------------------------------------------------*/
+
+/*---------------------------------------- STM32F401xx------------------------*/
+#if defined(STM32F401xC) || defined(STM32F401xE) 
+/** 
+  * @brief   AF 0 selection  
+  */ 
+#define GPIO_AF0_RTC_50Hz      ((uint8_t)0x00)  /* RTC_50Hz Alternate Function mapping                       */
+#define GPIO_AF0_MCO           ((uint8_t)0x00)  /* MCO (MCO1 and MCO2) Alternate Function mapping            */
+#define GPIO_AF0_TAMPER        ((uint8_t)0x00)  /* TAMPER (TAMPER_1 and TAMPER_2) Alternate Function mapping */
+#define GPIO_AF0_SWJ           ((uint8_t)0x00)  /* SWJ (SWD and JTAG) Alternate Function mapping             */
+#define GPIO_AF0_TRACE         ((uint8_t)0x00)  /* TRACE Alternate Function mapping                          */
+
+/** 
+  * @brief   AF 1 selection  
+  */ 
+#define GPIO_AF1_TIM1          ((uint8_t)0x01)  /* TIM1 Alternate Function mapping */
+#define GPIO_AF1_TIM2          ((uint8_t)0x01)  /* TIM2 Alternate Function mapping */
+
+/** 
+  * @brief   AF 2 selection  
+  */ 
+#define GPIO_AF2_TIM3          ((uint8_t)0x02)  /* TIM3 Alternate Function mapping */
+#define GPIO_AF2_TIM4          ((uint8_t)0x02)  /* TIM4 Alternate Function mapping */
+#define GPIO_AF2_TIM5          ((uint8_t)0x02)  /* TIM5 Alternate Function mapping */
+
+/** 
+  * @brief   AF 3 selection  
+  */ 
+#define GPIO_AF3_TIM9          ((uint8_t)0x03)  /* TIM9 Alternate Function mapping  */
+#define GPIO_AF3_TIM10         ((uint8_t)0x03)  /* TIM10 Alternate Function mapping */
+#define GPIO_AF3_TIM11         ((uint8_t)0x03)  /* TIM11 Alternate Function mapping */
+
+/** 
+  * @brief   AF 4 selection  
+  */ 
+#define GPIO_AF4_I2C1          ((uint8_t)0x04)  /* I2C1 Alternate Function mapping */
+#define GPIO_AF4_I2C2          ((uint8_t)0x04)  /* I2C2 Alternate Function mapping */
+#define GPIO_AF4_I2C3          ((uint8_t)0x04)  /* I2C3 Alternate Function mapping */
+
+/** 
+  * @brief   AF 5 selection  
+  */ 
+#define GPIO_AF5_SPI1          ((uint8_t)0x05)  /* SPI1 Alternate Function mapping        */
+#define GPIO_AF5_SPI2          ((uint8_t)0x05)  /* SPI2/I2S2 Alternate Function mapping   */
+#define GPIO_AF5_SPI3          ((uint8_t)0x05)  /* SPI3 Alternate Function mapping        */
+#define GPIO_AF5_SPI4          ((uint8_t)0x05)  /* SPI4 Alternate Function mapping        */
+#define GPIO_AF5_I2S3ext       ((uint8_t)0x05)  /* I2S3ext_SD Alternate Function mapping  */
+
+/** 
+  * @brief   AF 6 selection  
+  */ 
+#define GPIO_AF6_SPI3          ((uint8_t)0x06)  /* SPI3/I2S3 Alternate Function mapping  */
+#define GPIO_AF6_I2S2ext       ((uint8_t)0x06)  /* I2S2ext_SD Alternate Function mapping */
+
+/** 
+  * @brief   AF 7 selection  
+  */ 
+#define GPIO_AF7_USART1        ((uint8_t)0x07)  /* USART1 Alternate Function mapping     */
+#define GPIO_AF7_USART2        ((uint8_t)0x07)  /* USART2 Alternate Function mapping     */
+#define GPIO_AF7_I2S3ext       ((uint8_t)0x07)  /* I2S3ext_SD Alternate Function mapping */
+
+/** 
+  * @brief   AF 8 selection  
+  */ 
+#define GPIO_AF8_USART6        ((uint8_t)0x08)  /* USART6 Alternate Function mapping */
+
+/** 
+  * @brief   AF 9 selection 
+  */ 
+#define GPIO_AF9_I2C2          ((uint8_t)0x09)  /* I2C2 Alternate Function mapping  */
+#define GPIO_AF9_I2C3          ((uint8_t)0x09)  /* I2C3 Alternate Function mapping  */
+
+
+/** 
+  * @brief   AF 10 selection  
+  */ 
+#define GPIO_AF10_OTG_FS        ((uint8_t)0x0A)  /* OTG_FS Alternate Function mapping */
+
+/** 
+  * @brief   AF 12 selection  
+  */ 
+#define GPIO_AF12_SDIO          ((uint8_t)0x0C)  /* SDIO Alternate Function mapping  */
+
+/** 
+  * @brief   AF 15 selection  
+  */ 
+#define GPIO_AF15_EVENTOUT      ((uint8_t)0x0F)  /* EVENTOUT Alternate Function mapping */
+#endif /* STM32F401xC || STM32F401xE */
+/*----------------------------------------------------------------------------*/
+
+/*--------------- STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx-------------*/
+#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx)   
+/** 
+  * @brief   AF 0 selection  
+  */ 
+#define GPIO_AF0_RTC_50Hz      ((uint8_t)0x00)  /* RTC_50Hz Alternate Function mapping                       */
+#define GPIO_AF0_MCO           ((uint8_t)0x00)  /* MCO (MCO1 and MCO2) Alternate Function mapping            */
+#define GPIO_AF0_TAMPER        ((uint8_t)0x00)  /* TAMPER (TAMPER_1 and TAMPER_2) Alternate Function mapping */
+#define GPIO_AF0_SWJ           ((uint8_t)0x00)  /* SWJ (SWD and JTAG) Alternate Function mapping             */
+#define GPIO_AF0_TRACE         ((uint8_t)0x00)  /* TRACE Alternate Function mapping                          */
+
+/** 
+  * @brief   AF 1 selection  
+  */ 
+#define GPIO_AF1_TIM1          ((uint8_t)0x01)  /* TIM1 Alternate Function mapping */
+#define GPIO_AF1_TIM2          ((uint8_t)0x01)  /* TIM2 Alternate Function mapping */
+
+/** 
+  * @brief   AF 2 selection  
+  */ 
+#define GPIO_AF2_TIM3          ((uint8_t)0x02)  /* TIM3 Alternate Function mapping */
+#define GPIO_AF2_TIM4          ((uint8_t)0x02)  /* TIM4 Alternate Function mapping */
+#define GPIO_AF2_TIM5          ((uint8_t)0x02)  /* TIM5 Alternate Function mapping */
+
+/** 
+  * @brief   AF 3 selection  
+  */ 
+#define GPIO_AF3_TIM8          ((uint8_t)0x03)  /* TIM8 Alternate Function mapping  */
+#define GPIO_AF3_TIM9          ((uint8_t)0x03)  /* TIM9 Alternate Function mapping  */
+#define GPIO_AF3_TIM10         ((uint8_t)0x03)  /* TIM10 Alternate Function mapping */
+#define GPIO_AF3_TIM11         ((uint8_t)0x03)  /* TIM11 Alternate Function mapping */
+
+/** 
+  * @brief   AF 4 selection  
+  */ 
+#define GPIO_AF4_I2C1          ((uint8_t)0x04)  /* I2C1 Alternate Function mapping    */
+#define GPIO_AF4_I2C2          ((uint8_t)0x04)  /* I2C2 Alternate Function mapping    */
+#define GPIO_AF4_I2C3          ((uint8_t)0x04)  /* I2C3 Alternate Function mapping    */
+#define GPIO_AF4_FMPI2C1       ((uint8_t)0x04)  /* FMPI2C1 Alternate Function mapping */
+
+/** 
+  * @brief   AF 5 selection  
+  */ 
+#define GPIO_AF5_SPI1          ((uint8_t)0x05)  /* SPI1/I2S1 Alternate Function mapping   */
+#define GPIO_AF5_SPI2          ((uint8_t)0x05)  /* SPI2/I2S2 Alternate Function mapping   */
+#define GPIO_AF5_SPI3          ((uint8_t)0x05)  /* SPI3/I2S3 Alternate Function mapping   */
+#define GPIO_AF5_SPI4          ((uint8_t)0x05)  /* SPI4/I2S4 Alternate Function mapping   */
+#define GPIO_AF5_I2S3ext       ((uint8_t)0x05)  /* I2S3ext_SD Alternate Function mapping  */
+
+/** 
+  * @brief   AF 6 selection  
+  */
+#define GPIO_AF6_SPI2          ((uint8_t)0x06)  /* I2S2 Alternate Function mapping       */
+#define GPIO_AF6_SPI3          ((uint8_t)0x06)  /* SPI3/I2S3 Alternate Function mapping  */
+#define GPIO_AF6_SPI4          ((uint8_t)0x06)  /* SPI4/I2S4 Alternate Function mapping  */
+#define GPIO_AF6_SPI5          ((uint8_t)0x06)  /* SPI5/I2S5 Alternate Function mapping  */
+#define GPIO_AF6_I2S2ext       ((uint8_t)0x06)  /* I2S2ext_SD Alternate Function mapping */
+#define GPIO_AF6_DFSDM1        ((uint8_t)0x06)  /* DFSDM1 Alternate Function mapping     */
+/** 
+  * @brief   AF 7 selection  
+  */ 
+#define GPIO_AF7_SPI3          ((uint8_t)0x07)  /* SPI3/I2S3 Alternate Function mapping  */
+#define GPIO_AF7_USART1        ((uint8_t)0x07)  /* USART1 Alternate Function mapping     */
+#define GPIO_AF7_USART2        ((uint8_t)0x07)  /* USART2 Alternate Function mapping     */
+#define GPIO_AF7_USART3        ((uint8_t)0x07)  /* USART3 Alternate Function mapping     */
+#define GPIO_AF7_I2S3ext       ((uint8_t)0x07)  /* I2S3ext_SD Alternate Function mapping */
+
+/** 
+  * @brief   AF 8 selection  
+  */ 
+#define GPIO_AF8_USART6        ((uint8_t)0x08)  /* USART6 Alternate Function mapping */
+#define GPIO_AF8_USART3        ((uint8_t)0x08)  /* USART3 Alternate Function mapping */
+#define GPIO_AF8_DFSDM1        ((uint8_t)0x08)  /* DFSDM1 Alternate Function mapping */
+#define GPIO_AF8_CAN1          ((uint8_t)0x08)  /* CAN1 Alternate Function mapping   */
+
+/** 
+  * @brief   AF 9 selection 
+  */
+#define GPIO_AF9_TIM12         ((uint8_t)0x09)  /* TIM12 Alternate Function mapping   */
+#define GPIO_AF9_TIM13         ((uint8_t)0x09)  /* TIM13 Alternate Function mapping   */
+#define GPIO_AF9_TIM14         ((uint8_t)0x09)  /* TIM14 Alternate Function mapping   */
+#define GPIO_AF9_I2C2          ((uint8_t)0x09)  /* I2C2 Alternate Function mapping    */
+#define GPIO_AF9_I2C3          ((uint8_t)0x09)  /* I2C3 Alternate Function mapping    */
+#define GPIO_AF9_FMPI2C1       ((uint8_t)0x09)  /* FMPI2C1 Alternate Function mapping */
+#define GPIO_AF9_CAN1          ((uint8_t)0x09)  /* CAN1 Alternate Function mapping    */
+#define GPIO_AF9_CAN2          ((uint8_t)0x09)  /* CAN1 Alternate Function mapping    */  
+#define GPIO_AF9_QSPI          ((uint8_t)0x09)  /* QSPI Alternate Function mapping    */
+
+/** 
+  * @brief   AF 10 selection  
+  */ 
+#define GPIO_AF10_OTG_FS        ((uint8_t)0x0A)  /* OTG_FS Alternate Function mapping */
+#define GPIO_AF10_DFSDM1        ((uint8_t)0x0A)  /* DFSDM1 Alternate Function mapping */
+#define GPIO_AF10_QSPI          ((uint8_t)0x0A)  /* QSPI Alternate Function mapping   */
+#define GPIO_AF10_FMC           ((uint8_t)0x0A)  /* FMC Alternate Function mapping    */
+
+/** 
+  * @brief   AF 12 selection  
+  */ 
+#define GPIO_AF12_SDIO          ((uint8_t)0x0C)  /* SDIO Alternate Function mapping  */
+#define GPIO_AF12_FSMC          ((uint8_t)0x0C)  /* FMC Alternate Function mapping   */
+
+/** 
+  * @brief   AF 15 selection  
+  */ 
+#define GPIO_AF15_EVENTOUT      ((uint8_t)0x0F)  /* EVENTOUT Alternate Function mapping */
+#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */
+
+/*----------------------------------------------------------------------------*/
+
+/*--------------- STM32F413xx/STM32F423xx-------------------------------------*/
+#if defined(STM32F413xx) || defined(STM32F423xx)   
+/** 
+  * @brief   AF 0 selection  
+  */ 
+#define GPIO_AF0_RTC_50Hz      ((uint8_t)0x00)  /* RTC_50Hz Alternate Function mapping                       */
+#define GPIO_AF0_MCO           ((uint8_t)0x00)  /* MCO (MCO1 and MCO2) Alternate Function mapping            */
+#define GPIO_AF0_SWJ           ((uint8_t)0x00)  /* SWJ (SWD and JTAG) Alternate Function mapping             */
+#define GPIO_AF0_TRACE         ((uint8_t)0x00)  /* TRACE Alternate Function mapping                          */
+
+/** 
+  * @brief   AF 1 selection  
+  */ 
+#define GPIO_AF1_TIM1          ((uint8_t)0x01)  /* TIM1 Alternate Function mapping */
+#define GPIO_AF1_TIM2          ((uint8_t)0x01)  /* TIM2 Alternate Function mapping */
+#define GPIO_AF1_LPTIM1        ((uint8_t)0x01)  /* LPTIM1 Alternate Function mapping */
+
+/** 
+  * @brief   AF 2 selection  
+  */ 
+#define GPIO_AF2_TIM3          ((uint8_t)0x02)  /* TIM3 Alternate Function mapping */
+#define GPIO_AF2_TIM4          ((uint8_t)0x02)  /* TIM4 Alternate Function mapping */
+#define GPIO_AF2_TIM5          ((uint8_t)0x02)  /* TIM5 Alternate Function mapping */
+
+/** 
+  * @brief   AF 3 selection  
+  */ 
+#define GPIO_AF3_TIM8          ((uint8_t)0x03)  /* TIM8 Alternate Function mapping  */
+#define GPIO_AF3_TIM9          ((uint8_t)0x03)  /* TIM9 Alternate Function mapping  */
+#define GPIO_AF3_TIM10         ((uint8_t)0x03)  /* TIM10 Alternate Function mapping */
+#define GPIO_AF3_TIM11         ((uint8_t)0x03)  /* TIM11 Alternate Function mapping */
+#define GPIO_AF3_DFSDM2        ((uint8_t)0x03)  /* DFSDM2 Alternate Function mapping */   
+
+/** 
+  * @brief   AF 4 selection  
+  */ 
+#define GPIO_AF4_I2C1          ((uint8_t)0x04)  /* I2C1 Alternate Function mapping    */
+#define GPIO_AF4_I2C2          ((uint8_t)0x04)  /* I2C2 Alternate Function mapping    */
+#define GPIO_AF4_I2C3          ((uint8_t)0x04)  /* I2C3 Alternate Function mapping    */
+#define GPIO_AF4_FMPI2C1       ((uint8_t)0x04)  /* FMPI2C1 Alternate Function mapping */
+
+/** 
+  * @brief   AF 5 selection  
+  */ 
+#define GPIO_AF5_SPI1          ((uint8_t)0x05)  /* SPI1/I2S1 Alternate Function mapping   */
+#define GPIO_AF5_SPI2          ((uint8_t)0x05)  /* SPI2/I2S2 Alternate Function mapping   */
+#define GPIO_AF5_SPI3          ((uint8_t)0x05)  /* SPI3/I2S3 Alternate Function mapping   */
+#define GPIO_AF5_SPI4          ((uint8_t)0x05)  /* SPI4/I2S4 Alternate Function mapping   */
+#define GPIO_AF5_I2S3ext       ((uint8_t)0x05)  /* I2S3ext_SD Alternate Function mapping  */
+
+/** 
+  * @brief   AF 6 selection  
+  */
+#define GPIO_AF6_SPI2          ((uint8_t)0x06)  /* I2S2 Alternate Function mapping       */
+#define GPIO_AF6_SPI3          ((uint8_t)0x06)  /* SPI3/I2S3 Alternate Function mapping  */
+#define GPIO_AF6_SPI4          ((uint8_t)0x06)  /* SPI4/I2S4 Alternate Function mapping  */
+#define GPIO_AF6_SPI5          ((uint8_t)0x06)  /* SPI5/I2S5 Alternate Function mapping  */
+#define GPIO_AF6_I2S2ext       ((uint8_t)0x06)  /* I2S2ext_SD Alternate Function mapping */
+#define GPIO_AF6_DFSDM1        ((uint8_t)0x06)  /* DFSDM1 Alternate Function mapping     */
+#define GPIO_AF6_DFSDM2        ((uint8_t)0x06)  /* DFSDM2 Alternate Function mapping     */   
+/** 
+  * @brief   AF 7 selection  
+  */ 
+#define GPIO_AF7_SPI3          ((uint8_t)0x07)  /* SPI3/I2S3 Alternate Function mapping  */
+#define GPIO_AF7_SAI1          ((uint8_t)0x07)  /* SAI1 Alternate Function mapping       */
+#define GPIO_AF7_USART1        ((uint8_t)0x07)  /* USART1 Alternate Function mapping     */
+#define GPIO_AF7_USART2        ((uint8_t)0x07)  /* USART2 Alternate Function mapping     */
+#define GPIO_AF7_USART3        ((uint8_t)0x07)  /* USART3 Alternate Function mapping     */
+#define GPIO_AF7_I2S3ext       ((uint8_t)0x07)  /* I2S3ext_SD Alternate Function mapping */
+#define GPIO_AF7_DFSDM2        ((uint8_t)0x07)  /* DFSDM2 Alternate Function mapping     */
+
+/** 
+  * @brief   AF 8 selection  
+  */ 
+#define GPIO_AF8_USART6        ((uint8_t)0x08)  /* USART6 Alternate Function mapping */
+#define GPIO_AF8_USART3        ((uint8_t)0x08)  /* USART3 Alternate Function mapping */
+#define GPIO_AF8_UART4         ((uint8_t)0x08)  /* UART4 Alternate Function mapping  */
+#define GPIO_AF8_UART5         ((uint8_t)0x08)  /* UART5 Alternate Function mapping  */
+#define GPIO_AF8_UART7         ((uint8_t)0x08)  /* UART8 Alternate Function mapping  */
+#define GPIO_AF8_UART8         ((uint8_t)0x08)  /* UART8 Alternate Function mapping  */
+#define GPIO_AF8_DFSDM1        ((uint8_t)0x08)  /* DFSDM1 Alternate Function mapping */
+#define GPIO_AF8_CAN1          ((uint8_t)0x08)  /* CAN1 Alternate Function mapping   */
+
+/** 
+  * @brief   AF 9 selection 
+  */
+#define GPIO_AF9_TIM12         ((uint8_t)0x09)  /* TIM12 Alternate Function mapping   */
+#define GPIO_AF9_TIM13         ((uint8_t)0x09)  /* TIM13 Alternate Function mapping   */
+#define GPIO_AF9_TIM14         ((uint8_t)0x09)  /* TIM14 Alternate Function mapping   */
+#define GPIO_AF9_I2C2          ((uint8_t)0x09)  /* I2C2 Alternate Function mapping    */
+#define GPIO_AF9_I2C3          ((uint8_t)0x09)  /* I2C3 Alternate Function mapping    */
+#define GPIO_AF9_FMPI2C1       ((uint8_t)0x09)  /* FMPI2C1 Alternate Function mapping */
+#define GPIO_AF9_CAN1          ((uint8_t)0x09)  /* CAN1 Alternate Function mapping    */
+#define GPIO_AF9_CAN2          ((uint8_t)0x09)  /* CAN1 Alternate Function mapping    */
+#define GPIO_AF9_QSPI          ((uint8_t)0x09)  /* QSPI Alternate Function mapping    */
+
+/** 
+  * @brief   AF 10 selection  
+  */
+#define GPIO_AF10_SAI1          ((uint8_t)0x0A)  /* SAI1 Alternate Function mapping   */
+#define GPIO_AF10_OTG_FS        ((uint8_t)0x0A)  /* OTG_FS Alternate Function mapping */
+#define GPIO_AF10_DFSDM1        ((uint8_t)0x0A)  /* DFSDM1 Alternate Function mapping */
+#define GPIO_AF10_DFSDM2        ((uint8_t)0x0A)  /* DFSDM2 Alternate Function mapping */
+#define GPIO_AF10_QSPI          ((uint8_t)0x0A)  /* QSPI Alternate Function mapping   */
+#define GPIO_AF10_FSMC          ((uint8_t)0x0A)  /* FSMC Alternate Function mapping   */
+
+/** 
+  * @brief   AF 11 selection  
+  */
+#define GPIO_AF11_UART4         ((uint8_t)0x0B)  /* UART4 Alternate Function mapping  */
+#define GPIO_AF11_UART5         ((uint8_t)0x0B)  /* UART5 Alternate Function mapping  */
+#define GPIO_AF11_UART9         ((uint8_t)0x0B)  /* UART9 Alternate Function mapping  */
+#define GPIO_AF11_UART10        ((uint8_t)0x0B)  /* UART10 Alternate Function mapping */
+#define GPIO_AF11_CAN3          ((uint8_t)0x0B)  /* CAN3 Alternate Function mapping   */
+   
+/** 
+  * @brief   AF 12 selection  
+  */ 
+#define GPIO_AF12_SDIO          ((uint8_t)0x0C)  /* SDIO Alternate Function mapping  */
+#define GPIO_AF12_FSMC          ((uint8_t)0x0C)  /* FMC Alternate Function mapping   */
+
+/** 
+  * @brief   AF 14 selection  
+  */ 
+#define GPIO_AF14_RNG           ((uint8_t)0x0E)  /* RNG Alternate Function mapping  */
+   
+/** 
+  * @brief   AF 15 selection  
+  */ 
+#define GPIO_AF15_EVENTOUT      ((uint8_t)0x0F)  /* EVENTOUT Alternate Function mapping */
+#endif /* STM32F413xx || STM32F423xx */
+
+/*---------------------------------------- STM32F411xx------------------------*/
+#if defined(STM32F411xE) 
+/** 
+  * @brief   AF 0 selection  
+  */ 
+#define GPIO_AF0_RTC_50Hz      ((uint8_t)0x00)  /* RTC_50Hz Alternate Function mapping                       */
+#define GPIO_AF0_MCO           ((uint8_t)0x00)  /* MCO (MCO1 and MCO2) Alternate Function mapping            */
+#define GPIO_AF0_TAMPER        ((uint8_t)0x00)  /* TAMPER (TAMPER_1 and TAMPER_2) Alternate Function mapping */
+#define GPIO_AF0_SWJ           ((uint8_t)0x00)  /* SWJ (SWD and JTAG) Alternate Function mapping             */
+#define GPIO_AF0_TRACE         ((uint8_t)0x00)  /* TRACE Alternate Function mapping                          */
+
+/** 
+  * @brief   AF 1 selection  
+  */ 
+#define GPIO_AF1_TIM1          ((uint8_t)0x01)  /* TIM1 Alternate Function mapping */
+#define GPIO_AF1_TIM2          ((uint8_t)0x01)  /* TIM2 Alternate Function mapping */
+
+/** 
+  * @brief   AF 2 selection  
+  */ 
+#define GPIO_AF2_TIM3          ((uint8_t)0x02)  /* TIM3 Alternate Function mapping */
+#define GPIO_AF2_TIM4          ((uint8_t)0x02)  /* TIM4 Alternate Function mapping */
+#define GPIO_AF2_TIM5          ((uint8_t)0x02)  /* TIM5 Alternate Function mapping */
+
+/** 
+  * @brief   AF 3 selection  
+  */ 
+#define GPIO_AF3_TIM9          ((uint8_t)0x03)  /* TIM9 Alternate Function mapping  */
+#define GPIO_AF3_TIM10         ((uint8_t)0x03)  /* TIM10 Alternate Function mapping */
+#define GPIO_AF3_TIM11         ((uint8_t)0x03)  /* TIM11 Alternate Function mapping */
+
+/** 
+  * @brief   AF 4 selection  
+  */ 
+#define GPIO_AF4_I2C1          ((uint8_t)0x04)  /* I2C1 Alternate Function mapping */
+#define GPIO_AF4_I2C2          ((uint8_t)0x04)  /* I2C2 Alternate Function mapping */
+#define GPIO_AF4_I2C3          ((uint8_t)0x04)  /* I2C3 Alternate Function mapping */
+
+/** 
+  * @brief   AF 5 selection  
+  */ 
+#define GPIO_AF5_SPI1          ((uint8_t)0x05)  /* SPI1/I2S1 Alternate Function mapping   */
+#define GPIO_AF5_SPI2          ((uint8_t)0x05)  /* SPI2/I2S2 Alternate Function mapping   */
+#define GPIO_AF5_SPI3          ((uint8_t)0x05)  /* SPI3/I2S3 Alternate Function mapping   */
+#define GPIO_AF5_SPI4          ((uint8_t)0x05)  /* SPI4 Alternate Function mapping        */
+#define GPIO_AF5_I2S3ext       ((uint8_t)0x05)  /* I2S3ext_SD Alternate Function mapping  */
+
+/** 
+  * @brief   AF 6 selection  
+  */
+#define GPIO_AF6_SPI2          ((uint8_t)0x06)  /* I2S2 Alternate Function mapping       */
+#define GPIO_AF6_SPI3          ((uint8_t)0x06)  /* SPI3/I2S3 Alternate Function mapping  */
+#define GPIO_AF6_SPI4          ((uint8_t)0x06)  /* SPI4/I2S4 Alternate Function mapping  */
+#define GPIO_AF6_SPI5          ((uint8_t)0x06)  /* SPI5/I2S5 Alternate Function mapping  */
+#define GPIO_AF6_I2S2ext       ((uint8_t)0x06)  /* I2S2ext_SD Alternate Function mapping */
+
+/** 
+  * @brief   AF 7 selection  
+  */ 
+#define GPIO_AF7_SPI3          ((uint8_t)0x07)  /* SPI3/I2S3 Alternate Function mapping  */
+#define GPIO_AF7_USART1        ((uint8_t)0x07)  /* USART1 Alternate Function mapping     */
+#define GPIO_AF7_USART2        ((uint8_t)0x07)  /* USART2 Alternate Function mapping     */
+#define GPIO_AF7_I2S3ext       ((uint8_t)0x07)  /* I2S3ext_SD Alternate Function mapping */
+
+/** 
+  * @brief   AF 8 selection  
+  */ 
+#define GPIO_AF8_USART6        ((uint8_t)0x08)  /* USART6 Alternate Function mapping */
+
+/** 
+  * @brief   AF 9 selection 
+  */ 
+#define GPIO_AF9_TIM14         ((uint8_t)0x09)  /* TIM14 Alternate Function mapping */
+#define GPIO_AF9_I2C2          ((uint8_t)0x09)  /* I2C2 Alternate Function mapping  */
+#define GPIO_AF9_I2C3          ((uint8_t)0x09)  /* I2C3 Alternate Function mapping  */
+
+/** 
+  * @brief   AF 10 selection  
+  */ 
+#define GPIO_AF10_OTG_FS        ((uint8_t)0x0A)  /* OTG_FS Alternate Function mapping */
+
+/** 
+  * @brief   AF 12 selection  
+  */ 
+#define GPIO_AF12_SDIO          ((uint8_t)0x0C)  /* SDIO Alternate Function mapping  */
+
+/** 
+  * @brief   AF 15 selection  
+  */ 
+#define GPIO_AF15_EVENTOUT      ((uint8_t)0x0F)  /* EVENTOUT Alternate Function mapping */
+#endif /* STM32F411xE */
+
+/*---------------------------------------- STM32F410xx------------------------*/
+#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
+/** 
+  * @brief   AF 0 selection  
+  */ 
+#define GPIO_AF0_RTC_50Hz      ((uint8_t)0x00)  /* RTC_50Hz Alternate Function mapping                       */
+#define GPIO_AF0_MCO           ((uint8_t)0x00)  /* MCO (MCO1 and MCO2) Alternate Function mapping            */
+#define GPIO_AF0_TAMPER        ((uint8_t)0x00)  /* TAMPER (TAMPER_1 and TAMPER_2) Alternate Function mapping */
+#define GPIO_AF0_SWJ           ((uint8_t)0x00)  /* SWJ (SWD and JTAG) Alternate Function mapping             */
+#define GPIO_AF0_TRACE         ((uint8_t)0x00)  /* TRACE Alternate Function mapping                          */
+
+/** 
+  * @brief   AF 1 selection  
+  */ 
+#define GPIO_AF1_TIM1          ((uint8_t)0x01)  /* TIM1 Alternate Function mapping */
+#define GPIO_AF1_LPTIM1        ((uint8_t)0x01)  /* LPTIM1 Alternate Function mapping */
+
+/** 
+  * @brief   AF 2 selection  
+  */ 
+#define GPIO_AF2_TIM5          ((uint8_t)0x02)  /* TIM5 Alternate Function mapping */
+
+/** 
+  * @brief   AF 3 selection  
+  */ 
+#define GPIO_AF3_TIM9          ((uint8_t)0x03)  /* TIM9 Alternate Function mapping  */
+#define GPIO_AF3_TIM11         ((uint8_t)0x03)  /* TIM11 Alternate Function mapping */
+
+/** 
+  * @brief   AF 4 selection  
+  */ 
+#define GPIO_AF4_I2C1          ((uint8_t)0x04)  /* I2C1 Alternate Function mapping */
+#define GPIO_AF4_I2C2          ((uint8_t)0x04)  /* I2C2 Alternate Function mapping */
+#define GPIO_AF4_FMPI2C1       ((uint8_t)0x04)  /* FMPI2C1 Alternate Function mapping */
+
+/** 
+  * @brief   AF 5 selection  
+  */ 
+#define GPIO_AF5_SPI1          ((uint8_t)0x05)  /* SPI1/I2S1 Alternate Function mapping   */
+#if defined(STM32F410Cx) || defined(STM32F410Rx)  
+#define GPIO_AF5_SPI2          ((uint8_t)0x05)  /* SPI2/I2S2 Alternate Function mapping   */
+#endif /* STM32F410Cx || STM32F410Rx */   
+
+/** 
+  * @brief   AF 6 selection  
+  */
+#define GPIO_AF6_SPI1          ((uint8_t)0x06)  /* SPI1 Alternate Function mapping  */
+#if defined(STM32F410Cx) || defined(STM32F410Rx)   
+#define GPIO_AF6_SPI2          ((uint8_t)0x06)  /* I2S2 Alternate Function mapping       */
+#endif /* STM32F410Cx || STM32F410Rx */   
+#define GPIO_AF6_SPI5          ((uint8_t)0x06)  /* SPI5/I2S5 Alternate Function mapping  */
+/** 
+  * @brief   AF 7 selection  
+  */ 
+#define GPIO_AF7_USART1        ((uint8_t)0x07)  /* USART1 Alternate Function mapping     */
+#define GPIO_AF7_USART2        ((uint8_t)0x07)  /* USART2 Alternate Function mapping     */
+
+/** 
+  * @brief   AF 8 selection  
+  */ 
+#define GPIO_AF8_USART6        ((uint8_t)0x08)  /* USART6 Alternate Function mapping */
+
+/** 
+  * @brief   AF 9 selection 
+  */ 
+#define GPIO_AF9_I2C2          ((uint8_t)0x09)  /* I2C2 Alternate Function mapping  */
+#define GPIO_AF9_FMPI2C1       ((uint8_t)0x09)  /* FMPI2C1 Alternate Function mapping */
+
+/** 
+  * @brief   AF 15 selection  
+  */ 
+#define GPIO_AF15_EVENTOUT      ((uint8_t)0x0F)  /* EVENTOUT Alternate Function mapping */
+#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
+
+/*---------------------------------------- STM32F446xx -----------------------*/
+#if defined(STM32F446xx)
+/**
+  * @brief   AF 0 selection  
+  */ 
+#define GPIO_AF0_RTC_50Hz      ((uint8_t)0x00)  /* RTC_50Hz Alternate Function mapping                       */
+#define GPIO_AF0_MCO           ((uint8_t)0x00)  /* MCO (MCO1 and MCO2) Alternate Function mapping            */
+#define GPIO_AF0_TAMPER        ((uint8_t)0x00)  /* TAMPER (TAMPER_1 and TAMPER_2) Alternate Function mapping */
+#define GPIO_AF0_SWJ           ((uint8_t)0x00)  /* SWJ (SWD and JTAG) Alternate Function mapping             */
+#define GPIO_AF0_TRACE         ((uint8_t)0x00)  /* TRACE Alternate Function mapping                          */
+
+/** 
+  * @brief   AF 1 selection  
+  */ 
+#define GPIO_AF1_TIM1          ((uint8_t)0x01)  /* TIM1 Alternate Function mapping */
+#define GPIO_AF1_TIM2          ((uint8_t)0x01)  /* TIM2 Alternate Function mapping */
+
+/** 
+  * @brief   AF 2 selection  
+  */ 
+#define GPIO_AF2_TIM3          ((uint8_t)0x02)  /* TIM3 Alternate Function mapping */
+#define GPIO_AF2_TIM4          ((uint8_t)0x02)  /* TIM4 Alternate Function mapping */
+#define GPIO_AF2_TIM5          ((uint8_t)0x02)  /* TIM5 Alternate Function mapping */
+
+/** 
+  * @brief   AF 3 selection  
+  */ 
+#define GPIO_AF3_TIM8          ((uint8_t)0x03)  /* TIM8 Alternate Function mapping  */
+#define GPIO_AF3_TIM9          ((uint8_t)0x03)  /* TIM9 Alternate Function mapping  */
+#define GPIO_AF3_TIM10         ((uint8_t)0x03)  /* TIM10 Alternate Function mapping */
+#define GPIO_AF3_TIM11         ((uint8_t)0x03)  /* TIM11 Alternate Function mapping */
+#define GPIO_AF3_CEC           ((uint8_t)0x03)  /* CEC Alternate Function mapping   */
+
+/** 
+  * @brief   AF 4 selection  
+  */ 
+#define GPIO_AF4_I2C1          ((uint8_t)0x04)  /* I2C1 Alternate Function mapping */
+#define GPIO_AF4_I2C2          ((uint8_t)0x04)  /* I2C2 Alternate Function mapping */
+#define GPIO_AF4_I2C3          ((uint8_t)0x04)  /* I2C3 Alternate Function mapping */
+#define GPIO_AF4_FMPI2C1       ((uint8_t)0x04)  /* FMPI2C1 Alternate Function mapping */
+#define GPIO_AF4_CEC           ((uint8_t)0x04)  /* CEC Alternate Function mapping  */
+
+/** 
+  * @brief   AF 5 selection  
+  */ 
+#define GPIO_AF5_SPI1          ((uint8_t)0x05)  /* SPI1/I2S1 Alternate Function mapping   */
+#define GPIO_AF5_SPI2          ((uint8_t)0x05)  /* SPI2/I2S2 Alternate Function mapping   */
+#define GPIO_AF5_SPI3          ((uint8_t)0x05)  /* SPI3/I2S3 Alternate Function mapping   */
+#define GPIO_AF5_SPI4          ((uint8_t)0x05)  /* SPI4 Alternate Function mapping        */
+
+/** 
+  * @brief   AF 6 selection  
+  */ 
+#define GPIO_AF6_SPI2          ((uint8_t)0x06)  /* SPI2/I2S2 Alternate Function mapping  */
+#define GPIO_AF6_SPI3          ((uint8_t)0x06)  /* SPI3/I2S3 Alternate Function mapping  */
+#define GPIO_AF6_SPI4          ((uint8_t)0x06)  /* SPI4 Alternate Function mapping       */
+#define GPIO_AF6_SAI1          ((uint8_t)0x06)  /* SAI1 Alternate Function mapping       */
+
+/** 
+  * @brief   AF 7 selection  
+  */ 
+#define GPIO_AF7_USART1        ((uint8_t)0x07)  /* USART1 Alternate Function mapping     */
+#define GPIO_AF7_USART2        ((uint8_t)0x07)  /* USART2 Alternate Function mapping     */
+#define GPIO_AF7_USART3        ((uint8_t)0x07)  /* USART3 Alternate Function mapping     */
+#define GPIO_AF7_UART5         ((uint8_t)0x07)  /* UART5 Alternate Function mapping      */
+#define GPIO_AF7_SPI2          ((uint8_t)0x07)  /* SPI2/I2S2 Alternate Function mapping  */
+#define GPIO_AF7_SPI3          ((uint8_t)0x07)  /* SPI3/I2S3 Alternate Function mapping  */
+#define GPIO_AF7_SPDIFRX       ((uint8_t)0x07)  /* SPDIFRX Alternate Function mapping      */
+
+/** 
+  * @brief   AF 8 selection  
+  */ 
+#define GPIO_AF8_UART4         ((uint8_t)0x08)  /* UART4 Alternate Function mapping  */
+#define GPIO_AF8_UART5         ((uint8_t)0x08)  /* UART5 Alternate Function mapping  */
+#define GPIO_AF8_USART6        ((uint8_t)0x08)  /* USART6 Alternate Function mapping */
+#define GPIO_AF8_SPDIFRX       ((uint8_t)0x08)  /* SPDIFRX Alternate Function mapping  */
+#define GPIO_AF8_SAI2          ((uint8_t)0x08)  /* SAI2 Alternate Function mapping   */
+
+/** 
+  * @brief   AF 9 selection 
+  */ 
+#define GPIO_AF9_CAN1          ((uint8_t)0x09)  /* CAN1 Alternate Function mapping  */
+#define GPIO_AF9_CAN2          ((uint8_t)0x09)  /* CAN2 Alternate Function mapping  */
+#define GPIO_AF9_TIM12         ((uint8_t)0x09)  /* TIM12 Alternate Function mapping */
+#define GPIO_AF9_TIM13         ((uint8_t)0x09)  /* TIM13 Alternate Function mapping */
+#define GPIO_AF9_TIM14         ((uint8_t)0x09)  /* TIM14 Alternate Function mapping */
+#define GPIO_AF9_QSPI          ((uint8_t)0x09)  /* QSPI Alternate Function mapping  */
+
+/** 
+  * @brief   AF 10 selection  
+  */ 
+#define GPIO_AF10_OTG_FS        ((uint8_t)0x0A)  /* OTG_FS Alternate Function mapping */
+#define GPIO_AF10_OTG_HS        ((uint8_t)0x0A)  /* OTG_HS Alternate Function mapping */
+#define GPIO_AF10_SAI2          ((uint8_t)0x0A)  /* SAI2 Alternate Function mapping   */
+#define GPIO_AF10_QSPI          ((uint8_t)0x0A)  /* QSPI Alternate Function mapping  */
+
+/** 
+  * @brief   AF 11 selection  
+  */ 
+#define GPIO_AF11_ETH           ((uint8_t)0x0B)  /* ETHERNET Alternate Function mapping */
+
+/** 
+  * @brief   AF 12 selection  
+  */ 
+#define GPIO_AF12_FMC           ((uint8_t)0x0C)  /* FMC Alternate Function mapping                      */
+#define GPIO_AF12_OTG_HS_FS     ((uint8_t)0x0C)  /* OTG HS configured in FS, Alternate Function mapping */
+#define GPIO_AF12_SDIO          ((uint8_t)0x0C)  /* SDIO Alternate Function mapping                     */
+
+/** 
+  * @brief   AF 13 selection  
+  */ 
+#define GPIO_AF13_DCMI          ((uint8_t)0x0D)  /* DCMI Alternate Function mapping */
+
+/** 
+  * @brief   AF 15 selection  
+  */ 
+#define GPIO_AF15_EVENTOUT      ((uint8_t)0x0F)  /* EVENTOUT Alternate Function mapping */
+
+#endif /* STM32F446xx */
+/*----------------------------------------------------------------------------*/
+
+/*-------------------------------- STM32F469xx/STM32F479xx--------------------*/
+#if defined(STM32F469xx) || defined(STM32F479xx)
+/** 
+  * @brief   AF 0 selection  
+  */ 
+#define GPIO_AF0_RTC_50Hz      ((uint8_t)0x00)  /* RTC_50Hz Alternate Function mapping                       */
+#define GPIO_AF0_MCO           ((uint8_t)0x00)  /* MCO (MCO1 and MCO2) Alternate Function mapping            */
+#define GPIO_AF0_TAMPER        ((uint8_t)0x00)  /* TAMPER (TAMPER_1 and TAMPER_2) Alternate Function mapping */
+#define GPIO_AF0_SWJ           ((uint8_t)0x00)  /* SWJ (SWD and JTAG) Alternate Function mapping             */
+#define GPIO_AF0_TRACE         ((uint8_t)0x00)  /* TRACE Alternate Function mapping                          */
+
+/** 
+  * @brief   AF 1 selection  
+  */ 
+#define GPIO_AF1_TIM1          ((uint8_t)0x01)  /* TIM1 Alternate Function mapping */
+#define GPIO_AF1_TIM2          ((uint8_t)0x01)  /* TIM2 Alternate Function mapping */
+
+/** 
+  * @brief   AF 2 selection  
+  */ 
+#define GPIO_AF2_TIM3          ((uint8_t)0x02)  /* TIM3 Alternate Function mapping */
+#define GPIO_AF2_TIM4          ((uint8_t)0x02)  /* TIM4 Alternate Function mapping */
+#define GPIO_AF2_TIM5          ((uint8_t)0x02)  /* TIM5 Alternate Function mapping */
+
+/** 
+  * @brief   AF 3 selection  
+  */ 
+#define GPIO_AF3_TIM8          ((uint8_t)0x03)  /* TIM8 Alternate Function mapping  */
+#define GPIO_AF3_TIM9          ((uint8_t)0x03)  /* TIM9 Alternate Function mapping  */
+#define GPIO_AF3_TIM10         ((uint8_t)0x03)  /* TIM10 Alternate Function mapping */
+#define GPIO_AF3_TIM11         ((uint8_t)0x03)  /* TIM11 Alternate Function mapping */
+
+/** 
+  * @brief   AF 4 selection  
+  */ 
+#define GPIO_AF4_I2C1          ((uint8_t)0x04)  /* I2C1 Alternate Function mapping */
+#define GPIO_AF4_I2C2          ((uint8_t)0x04)  /* I2C2 Alternate Function mapping */
+#define GPIO_AF4_I2C3          ((uint8_t)0x04)  /* I2C3 Alternate Function mapping */
+
+/** 
+  * @brief   AF 5 selection  
+  */ 
+#define GPIO_AF5_SPI1          ((uint8_t)0x05)  /* SPI1 Alternate Function mapping        */
+#define GPIO_AF5_SPI2          ((uint8_t)0x05)  /* SPI2/I2S2 Alternate Function mapping   */
+#define GPIO_AF5_SPI3          ((uint8_t)0x05)  /* SPI3/I2S3 Alternate Function mapping   */
+#define GPIO_AF5_SPI4          ((uint8_t)0x05)  /* SPI4 Alternate Function mapping        */
+#define GPIO_AF5_SPI5          ((uint8_t)0x05)  /* SPI5 Alternate Function mapping        */
+#define GPIO_AF5_SPI6          ((uint8_t)0x05)  /* SPI6 Alternate Function mapping        */
+#define GPIO_AF5_I2S3ext       ((uint8_t)0x05)  /* I2S3ext_SD Alternate Function mapping  */
+
+/** 
+  * @brief   AF 6 selection  
+  */ 
+#define GPIO_AF6_SPI3          ((uint8_t)0x06)  /* SPI3/I2S3 Alternate Function mapping  */
+#define GPIO_AF6_I2S2ext       ((uint8_t)0x06)  /* I2S2ext_SD Alternate Function mapping */
+#define GPIO_AF6_SAI1          ((uint8_t)0x06)  /* SAI1 Alternate Function mapping       */
+
+/** 
+  * @brief   AF 7 selection  
+  */ 
+#define GPIO_AF7_USART1        ((uint8_t)0x07)  /* USART1 Alternate Function mapping     */
+#define GPIO_AF7_USART2        ((uint8_t)0x07)  /* USART2 Alternate Function mapping     */
+#define GPIO_AF7_USART3        ((uint8_t)0x07)  /* USART3 Alternate Function mapping     */
+#define GPIO_AF7_I2S3ext       ((uint8_t)0x07)  /* I2S3ext_SD Alternate Function mapping */
+
+/** 
+  * @brief   AF 8 selection  
+  */ 
+#define GPIO_AF8_UART4         ((uint8_t)0x08)  /* UART4 Alternate Function mapping  */
+#define GPIO_AF8_UART5         ((uint8_t)0x08)  /* UART5 Alternate Function mapping  */
+#define GPIO_AF8_USART6        ((uint8_t)0x08)  /* USART6 Alternate Function mapping */
+#define GPIO_AF8_UART7         ((uint8_t)0x08)  /* UART7 Alternate Function mapping  */
+#define GPIO_AF8_UART8         ((uint8_t)0x08)  /* UART8 Alternate Function mapping  */
+
+/** 
+  * @brief   AF 9 selection 
+  */ 
+#define GPIO_AF9_CAN1          ((uint8_t)0x09)  /* CAN1 Alternate Function mapping    */
+#define GPIO_AF9_CAN2          ((uint8_t)0x09)  /* CAN2 Alternate Function mapping    */
+#define GPIO_AF9_TIM12         ((uint8_t)0x09)  /* TIM12 Alternate Function mapping   */
+#define GPIO_AF9_TIM13         ((uint8_t)0x09)  /* TIM13 Alternate Function mapping   */
+#define GPIO_AF9_TIM14         ((uint8_t)0x09)  /* TIM14 Alternate Function mapping   */
+#define GPIO_AF9_LTDC          ((uint8_t)0x09)  /* LCD-TFT Alternate Function mapping */
+#define GPIO_AF9_QSPI          ((uint8_t)0x09)  /* QSPI Alternate Function mapping    */
+
+/** 
+  * @brief   AF 10 selection  
+  */ 
+#define GPIO_AF10_OTG_FS        ((uint8_t)0x0A)  /* OTG_FS Alternate Function mapping */
+#define GPIO_AF10_OTG_HS        ((uint8_t)0x0A)  /* OTG_HS Alternate Function mapping */
+#define GPIO_AF10_QSPI          ((uint8_t)0x0A)  /* QSPI Alternate Function mapping   */
+
+/** 
+  * @brief   AF 11 selection  
+  */ 
+#define GPIO_AF11_ETH           ((uint8_t)0x0B)  /* ETHERNET Alternate Function mapping */
+
+/** 
+  * @brief   AF 12 selection  
+  */ 
+#define GPIO_AF12_FMC           ((uint8_t)0x0C)  /* FMC Alternate Function mapping                      */
+#define GPIO_AF12_OTG_HS_FS     ((uint8_t)0x0C)  /* OTG HS configured in FS, Alternate Function mapping */
+#define GPIO_AF12_SDIO          ((uint8_t)0x0C)  /* SDIO Alternate Function mapping                     */
+
+/** 
+  * @brief   AF 13 selection  
+  */ 
+#define GPIO_AF13_DCMI          ((uint8_t)0x0D)  /* DCMI Alternate Function mapping */
+#define GPIO_AF13_DSI           ((uint8_t)0x0D)  /* DSI Alternate Function mapping  */
+
+/** 
+  * @brief   AF 14 selection  
+  */
+#define GPIO_AF14_LTDC          ((uint8_t)0x0E)  /* LCD-TFT Alternate Function mapping */
+
+/** 
+  * @brief   AF 15 selection  
+  */ 
+#define GPIO_AF15_EVENTOUT      ((uint8_t)0x0F)  /* EVENTOUT Alternate Function mapping */
+
+#endif /* STM32F469xx || STM32F479xx */
+/*----------------------------------------------------------------------------*/
+/**
+  * @}
+  */ 
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup GPIOEx_Exported_Macros GPIO Exported Macros
+  * @{
+  */
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup GPIOEx_Exported_Functions GPIO Exported Functions
+  * @{
+  */
+/**
+  * @}
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup GPIOEx_Private_Constants GPIO Private Constants
+  * @{
+  */
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup GPIOEx_Private_Macros GPIO Private Macros
+  * @{
+  */
+/** @defgroup GPIOEx_Get_Port_Index GPIO Get Port Index
+  * @{
+  */
+#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
+#define GPIO_GET_INDEX(__GPIOx__)    (uint8_t)(((__GPIOx__) == (GPIOA))? 0U :\
+                                               ((__GPIOx__) == (GPIOB))? 1U :\
+                                               ((__GPIOx__) == (GPIOC))? 2U :\
+                                               ((__GPIOx__) == (GPIOD))? 3U :\
+                                               ((__GPIOx__) == (GPIOE))? 4U :\
+                                               ((__GPIOx__) == (GPIOF))? 5U :\
+                                               ((__GPIOx__) == (GPIOG))? 6U :\
+                                               ((__GPIOx__) == (GPIOH))? 7U : 8U)
+#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
+    defined(STM32F469xx) || defined(STM32F479xx)
+#define GPIO_GET_INDEX(__GPIOx__)    (uint8_t)(((__GPIOx__) == (GPIOA))? 0U :\
+                                               ((__GPIOx__) == (GPIOB))? 1U :\
+                                               ((__GPIOx__) == (GPIOC))? 2U :\
+                                               ((__GPIOx__) == (GPIOD))? 3U :\
+                                               ((__GPIOx__) == (GPIOE))? 4U :\
+                                               ((__GPIOx__) == (GPIOF))? 5U :\
+                                               ((__GPIOx__) == (GPIOG))? 6U :\
+                                               ((__GPIOx__) == (GPIOH))? 7U :\
+                                               ((__GPIOx__) == (GPIOI))? 8U :\
+                                               ((__GPIOx__) == (GPIOJ))? 9U : 10U)
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
+
+#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) 
+#define GPIO_GET_INDEX(__GPIOx__)    (uint8_t)(((__GPIOx__) == (GPIOA))? 0U :\
+                                               ((__GPIOx__) == (GPIOB))? 1U :\
+                                               ((__GPIOx__) == (GPIOC))? 2U : 7U)
+#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
+
+#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) 
+#define GPIO_GET_INDEX(__GPIOx__)    (uint8_t)(((__GPIOx__) == (GPIOA))? 0U :\
+                                               ((__GPIOx__) == (GPIOB))? 1U :\
+                                               ((__GPIOx__) == (GPIOC))? 2U :\
+                                               ((__GPIOx__) == (GPIOD))? 3U :\
+                                               ((__GPIOx__) == (GPIOE))? 4U : 7U)
+#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
+
+#if defined(STM32F446xx) || defined(STM32F412Zx) || defined(STM32F413xx) || defined(STM32F423xx) 
+#define GPIO_GET_INDEX(__GPIOx__)    (uint8_t)(((__GPIOx__) == (GPIOA))? 0U :\
+                                               ((__GPIOx__) == (GPIOB))? 1U :\
+                                               ((__GPIOx__) == (GPIOC))? 2U :\
+                                               ((__GPIOx__) == (GPIOD))? 3U :\
+                                               ((__GPIOx__) == (GPIOE))? 4U :\
+                                               ((__GPIOx__) == (GPIOF))? 5U :\
+                                               ((__GPIOx__) == (GPIOG))? 6U : 7U)
+#endif /* STM32F446xx || STM32F412Zx  || STM32F413xx || STM32F423xx */
+#if defined(STM32F412Vx)
+#define GPIO_GET_INDEX(__GPIOx__)    (uint8_t)(((__GPIOx__) == (GPIOA))? 0U :\
+                                               ((__GPIOx__) == (GPIOB))? 1U :\
+                                               ((__GPIOx__) == (GPIOC))? 2U :\
+                                               ((__GPIOx__) == (GPIOD))? 3U :\
+                                               ((__GPIOx__) == (GPIOE))? 4U : 7U)
+#endif /* STM32F412Vx */
+#if defined(STM32F412Rx)
+#define GPIO_GET_INDEX(__GPIOx__)    (uint8_t)(((__GPIOx__) == (GPIOA))? 0U :\
+                                               ((__GPIOx__) == (GPIOB))? 1U :\
+                                               ((__GPIOx__) == (GPIOC))? 2U :\
+                                               ((__GPIOx__) == (GPIOD))? 3U : 7U)
+#endif /* STM32F412Rx */
+#if defined(STM32F412Cx)
+#define GPIO_GET_INDEX(__GPIOx__)    (uint8_t)(((__GPIOx__) == (GPIOA))? 0U :\
+                                               ((__GPIOx__) == (GPIOB))? 1U :\
+                                               ((__GPIOx__) == (GPIOC))? 2U : 7U)
+#endif /* STM32F412Cx */
+
+/**
+  * @}
+  */
+
+/** @defgroup GPIOEx_IS_Alternat_function_selection GPIO Check Alternate Function
+  * @{
+  */  
+/*------------------------- STM32F429xx/STM32F439xx---------------------------*/
+#if defined(STM32F429xx) || defined(STM32F439xx)
+#define IS_GPIO_AF(AF)   (((AF) == GPIO_AF0_RTC_50Hz)   || ((AF) == GPIO_AF9_TIM14)      || \
+                          ((AF) == GPIO_AF0_MCO)        || ((AF) == GPIO_AF0_TAMPER)     || \
+                          ((AF) == GPIO_AF0_SWJ)        || ((AF) == GPIO_AF0_TRACE)      || \
+                          ((AF) == GPIO_AF1_TIM1)       || ((AF) == GPIO_AF1_TIM2)       || \
+                          ((AF) == GPIO_AF2_TIM3)       || ((AF) == GPIO_AF2_TIM4)       || \
+                          ((AF) == GPIO_AF2_TIM5)       || ((AF) == GPIO_AF3_TIM8)       || \
+                          ((AF) == GPIO_AF4_I2C1)       || ((AF) == GPIO_AF4_I2C2)       || \
+                          ((AF) == GPIO_AF4_I2C3)       || ((AF) == GPIO_AF5_SPI1)       || \
+                          ((AF) == GPIO_AF5_SPI2)       || ((AF) == GPIO_AF9_TIM13)      || \
+                          ((AF) == GPIO_AF6_SPI3)       || ((AF) == GPIO_AF9_TIM12)      || \
+                          ((AF) == GPIO_AF7_USART1)     || ((AF) == GPIO_AF7_USART2)     || \
+                          ((AF) == GPIO_AF7_USART3)     || ((AF) == GPIO_AF8_UART4)      || \
+                          ((AF) == GPIO_AF8_UART5)      || ((AF) == GPIO_AF8_USART6)     || \
+                          ((AF) == GPIO_AF9_CAN1)       || ((AF) == GPIO_AF9_CAN2)       || \
+                          ((AF) == GPIO_AF10_OTG_FS)    || ((AF) == GPIO_AF10_OTG_HS)    || \
+                          ((AF) == GPIO_AF11_ETH)       || ((AF) == GPIO_AF12_OTG_HS_FS) || \
+                          ((AF) == GPIO_AF12_SDIO)      || ((AF) == GPIO_AF13_DCMI)      || \
+                          ((AF) == GPIO_AF15_EVENTOUT)  || ((AF) == GPIO_AF5_SPI4)       || \
+                          ((AF) == GPIO_AF5_SPI5)       || ((AF) == GPIO_AF5_SPI6)       || \
+                          ((AF) == GPIO_AF8_UART7)      || ((AF) == GPIO_AF8_UART8)      || \
+                          ((AF) == GPIO_AF12_FMC)       ||  ((AF) == GPIO_AF6_SAI1)      || \
+                          ((AF) == GPIO_AF14_LTDC))
+
+#endif /* STM32F429xx || STM32F439xx */
+/*----------------------------------------------------------------------------*/
+
+/*---------------------------------- STM32F427xx/STM32F437xx------------------*/
+#if defined(STM32F427xx) || defined(STM32F437xx)
+#define IS_GPIO_AF(AF)   (((AF) == GPIO_AF0_RTC_50Hz)   || ((AF) == GPIO_AF9_TIM14)      || \
+                          ((AF) == GPIO_AF0_MCO)        || ((AF) == GPIO_AF0_TAMPER)     || \
+                          ((AF) == GPIO_AF0_SWJ)        || ((AF) == GPIO_AF0_TRACE)      || \
+                          ((AF) == GPIO_AF1_TIM1)       || ((AF) == GPIO_AF1_TIM2)       || \
+                          ((AF) == GPIO_AF2_TIM3)       || ((AF) == GPIO_AF2_TIM4)       || \
+                          ((AF) == GPIO_AF2_TIM5)       || ((AF) == GPIO_AF3_TIM8)       || \
+                          ((AF) == GPIO_AF4_I2C1)       || ((AF) == GPIO_AF4_I2C2)       || \
+                          ((AF) == GPIO_AF4_I2C3)       || ((AF) == GPIO_AF5_SPI1)       || \
+                          ((AF) == GPIO_AF5_SPI2)       || ((AF) == GPIO_AF9_TIM13)      || \
+                          ((AF) == GPIO_AF6_SPI3)       || ((AF) == GPIO_AF9_TIM12)      || \
+                          ((AF) == GPIO_AF7_USART1)     || ((AF) == GPIO_AF7_USART2)     || \
+                          ((AF) == GPIO_AF7_USART3)     || ((AF) == GPIO_AF8_UART4)      || \
+                          ((AF) == GPIO_AF8_UART5)      || ((AF) == GPIO_AF8_USART6)     || \
+                          ((AF) == GPIO_AF9_CAN1)       || ((AF) == GPIO_AF9_CAN2)       || \
+                          ((AF) == GPIO_AF10_OTG_FS)    || ((AF) == GPIO_AF10_OTG_HS)    || \
+                          ((AF) == GPIO_AF11_ETH)       || ((AF) == GPIO_AF12_OTG_HS_FS) || \
+                          ((AF) == GPIO_AF12_SDIO)      || ((AF) == GPIO_AF13_DCMI)      || \
+                          ((AF) == GPIO_AF15_EVENTOUT)  || ((AF) == GPIO_AF5_SPI4)       || \
+                          ((AF) == GPIO_AF5_SPI5)       || ((AF) == GPIO_AF5_SPI6)       || \
+                          ((AF) == GPIO_AF8_UART7)      || ((AF) == GPIO_AF8_UART8)      || \
+                          ((AF) == GPIO_AF12_FMC)       ||  ((AF) == GPIO_AF6_SAI1))
+
+#endif /* STM32F427xx || STM32F437xx */
+/*----------------------------------------------------------------------------*/
+
+/*---------------------------------- STM32F407xx/STM32F417xx------------------*/
+#if defined(STM32F407xx) || defined(STM32F417xx)
+#define IS_GPIO_AF(AF)   (((AF) == GPIO_AF0_RTC_50Hz)   || ((AF) == GPIO_AF9_TIM14)      || \
+                          ((AF) == GPIO_AF0_MCO)        || ((AF) == GPIO_AF0_TAMPER)     || \
+                          ((AF) == GPIO_AF0_SWJ)        || ((AF) == GPIO_AF0_TRACE)      || \
+                          ((AF) == GPIO_AF1_TIM1)       || ((AF) == GPIO_AF1_TIM2)       || \
+                          ((AF) == GPIO_AF2_TIM3)       || ((AF) == GPIO_AF2_TIM4)       || \
+                          ((AF) == GPIO_AF2_TIM5)       || ((AF) == GPIO_AF3_TIM8)       || \
+                          ((AF) == GPIO_AF4_I2C1)       || ((AF) == GPIO_AF4_I2C2)       || \
+                          ((AF) == GPIO_AF4_I2C3)       || ((AF) == GPIO_AF5_SPI1)       || \
+                          ((AF) == GPIO_AF5_SPI2)       || ((AF) == GPIO_AF9_TIM13)      || \
+                          ((AF) == GPIO_AF6_SPI3)       || ((AF) == GPIO_AF9_TIM12)      || \
+                          ((AF) == GPIO_AF7_USART1)     || ((AF) == GPIO_AF7_USART2)     || \
+                          ((AF) == GPIO_AF7_USART3)     || ((AF) == GPIO_AF8_UART4)      || \
+                          ((AF) == GPIO_AF8_UART5)      || ((AF) == GPIO_AF8_USART6)     || \
+                          ((AF) == GPIO_AF9_CAN1)       || ((AF) == GPIO_AF9_CAN2)       || \
+                          ((AF) == GPIO_AF10_OTG_FS)    || ((AF) == GPIO_AF10_OTG_HS)    || \
+                          ((AF) == GPIO_AF11_ETH)       || ((AF) == GPIO_AF12_OTG_HS_FS) || \
+                          ((AF) == GPIO_AF12_SDIO)      || ((AF) == GPIO_AF13_DCMI)      || \
+                          ((AF) == GPIO_AF12_FSMC)      || ((AF) == GPIO_AF15_EVENTOUT))
+
+#endif /* STM32F407xx || STM32F417xx */
+/*----------------------------------------------------------------------------*/
+
+/*---------------------------------- STM32F405xx/STM32F415xx------------------*/
+#if defined(STM32F405xx) || defined(STM32F415xx)
+#define IS_GPIO_AF(AF)   (((AF) == GPIO_AF0_RTC_50Hz)   || ((AF) == GPIO_AF9_TIM14)      || \
+                          ((AF) == GPIO_AF0_MCO)        || ((AF) == GPIO_AF0_TAMPER)     || \
+                          ((AF) == GPIO_AF0_SWJ)        || ((AF) == GPIO_AF0_TRACE)      || \
+                          ((AF) == GPIO_AF1_TIM1)       || ((AF) == GPIO_AF1_TIM2)       || \
+                          ((AF) == GPIO_AF2_TIM3)       || ((AF) == GPIO_AF2_TIM4)       || \
+                          ((AF) == GPIO_AF2_TIM5)       || ((AF) == GPIO_AF3_TIM8)       || \
+                          ((AF) == GPIO_AF4_I2C1)       || ((AF) == GPIO_AF4_I2C2)       || \
+                          ((AF) == GPIO_AF4_I2C3)       || ((AF) == GPIO_AF5_SPI1)       || \
+                          ((AF) == GPIO_AF5_SPI2)       || ((AF) == GPIO_AF9_TIM13)      || \
+                          ((AF) == GPIO_AF6_SPI3)       || ((AF) == GPIO_AF9_TIM12)      || \
+                          ((AF) == GPIO_AF7_USART1)     || ((AF) == GPIO_AF7_USART2)     || \
+                          ((AF) == GPIO_AF7_USART3)     || ((AF) == GPIO_AF8_UART4)      || \
+                          ((AF) == GPIO_AF8_UART5)      || ((AF) == GPIO_AF8_USART6)     || \
+                          ((AF) == GPIO_AF9_CAN1)       || ((AF) == GPIO_AF9_CAN2)       || \
+                          ((AF) == GPIO_AF10_OTG_FS)    || ((AF) == GPIO_AF10_OTG_HS)    || \
+                          ((AF) == GPIO_AF12_OTG_HS_FS) || ((AF) == GPIO_AF12_SDIO)      || \
+                          ((AF) == GPIO_AF12_FSMC)      || ((AF) == GPIO_AF15_EVENTOUT))
+
+#endif /* STM32F405xx || STM32F415xx */
+
+/*----------------------------------------------------------------------------*/
+
+/*---------------------------------------- STM32F401xx------------------------*/
+#if defined(STM32F401xC) || defined(STM32F401xE)
+#define IS_GPIO_AF(AF)   (((AF) == GPIO_AF0_RTC_50Hz)   || ((AF) == GPIO_AF12_SDIO)      || \
+                          ((AF) == GPIO_AF0_MCO)        || ((AF) == GPIO_AF0_TAMPER)     || \
+                          ((AF) == GPIO_AF0_SWJ)        || ((AF) == GPIO_AF0_TRACE)      || \
+                          ((AF) == GPIO_AF1_TIM1)       || ((AF) == GPIO_AF1_TIM2)       || \
+                          ((AF) == GPIO_AF2_TIM3)       || ((AF) == GPIO_AF2_TIM4)       || \
+                          ((AF) == GPIO_AF2_TIM5)       || ((AF) == GPIO_AF3_TIM9)       || \
+                          ((AF) == GPIO_AF3_TIM10)      || ((AF) == GPIO_AF3_TIM11)      || \
+                          ((AF) == GPIO_AF4_I2C1)       || ((AF) == GPIO_AF4_I2C2)       || \
+                          ((AF) == GPIO_AF4_I2C3)       || ((AF) == GPIO_AF5_SPI1)       || \
+                          ((AF) == GPIO_AF5_SPI2)       || ((AF) == GPIO_AF5_SPI4)       || \
+                          ((AF) == GPIO_AF6_SPI3)       || ((AF) == GPIO_AF7_USART1)     || \
+                          ((AF) == GPIO_AF7_USART2)     || ((AF) == GPIO_AF8_USART6)     || \
+                          ((AF) == GPIO_AF9_I2C2)       || ((AF) == GPIO_AF9_I2C3)       || \
+                          ((AF) == GPIO_AF10_OTG_FS)    || ((AF) == GPIO_AF15_EVENTOUT))
+#endif /* STM32F401xC || STM32F401xE */
+/*----------------------------------------------------------------------------*/
+/*---------------------------------------- STM32F410xx------------------------*/
+#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) 
+#define IS_GPIO_AF(AF)   (((AF) < 10U) || ((AF) == 15U))
+#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
+
+/*---------------------------------------- STM32F411xx------------------------*/
+#if defined(STM32F411xE) 
+#define IS_GPIO_AF(AF)   (((AF) == GPIO_AF0_RTC_50Hz)   || ((AF) == GPIO_AF9_TIM14)      || \
+                          ((AF) == GPIO_AF0_MCO)        || ((AF) == GPIO_AF0_TAMPER)     || \
+                          ((AF) == GPIO_AF0_SWJ)        || ((AF) == GPIO_AF0_TRACE)      || \
+                          ((AF) == GPIO_AF1_TIM1)       || ((AF) == GPIO_AF1_TIM2)       || \
+                          ((AF) == GPIO_AF2_TIM3)       || ((AF) == GPIO_AF2_TIM4)       || \
+                          ((AF) == GPIO_AF2_TIM5)       || ((AF) == GPIO_AF4_I2C1)       || \
+                          ((AF) == GPIO_AF4_I2C2)       || ((AF) == GPIO_AF4_I2C3)       || \
+                          ((AF) == GPIO_AF5_SPI1)       || ((AF) == GPIO_AF5_SPI2)       || \
+                          ((AF) == GPIO_AF5_SPI3)       || ((AF) == GPIO_AF6_SPI4)       || \
+                          ((AF) == GPIO_AF6_SPI3)       || ((AF) == GPIO_AF5_SPI4)       || \
+                          ((AF) == GPIO_AF6_SPI5)       || ((AF) == GPIO_AF7_SPI3)       || \
+                          ((AF) == GPIO_AF7_USART1)     || ((AF) == GPIO_AF7_USART2)     || \
+                          ((AF) == GPIO_AF8_USART6)     || ((AF) == GPIO_AF10_OTG_FS)    || \
+                          ((AF) == GPIO_AF9_I2C2)       || ((AF) == GPIO_AF9_I2C3)       || \
+                          ((AF) == GPIO_AF12_SDIO)      || ((AF) == GPIO_AF15_EVENTOUT))
+
+#endif /* STM32F411xE */
+/*----------------------------------------------------------------------------*/
+
+/*----------------------------------------------- STM32F446xx ----------------*/
+#if defined(STM32F446xx) 
+#define IS_GPIO_AF(AF)   (((AF) == GPIO_AF0_RTC_50Hz)   || ((AF) == GPIO_AF9_TIM14)      || \
+                          ((AF) == GPIO_AF0_MCO)        || ((AF) == GPIO_AF0_TAMPER)     || \
+                          ((AF) == GPIO_AF0_SWJ)        || ((AF) == GPIO_AF0_TRACE)      || \
+                          ((AF) == GPIO_AF1_TIM1)       || ((AF) == GPIO_AF1_TIM2)       || \
+                          ((AF) == GPIO_AF2_TIM3)       || ((AF) == GPIO_AF2_TIM4)       || \
+                          ((AF) == GPIO_AF2_TIM5)       || ((AF) == GPIO_AF3_TIM8)       || \
+                          ((AF) == GPIO_AF4_I2C1)       || ((AF) == GPIO_AF4_I2C2)       || \
+                          ((AF) == GPIO_AF4_I2C3)       || ((AF) == GPIO_AF5_SPI1)       || \
+                          ((AF) == GPIO_AF5_SPI2)       || ((AF) == GPIO_AF9_TIM13)      || \
+                          ((AF) == GPIO_AF6_SPI3)       || ((AF) == GPIO_AF9_TIM12)      || \
+                          ((AF) == GPIO_AF7_USART1)     || ((AF) == GPIO_AF7_USART2)     || \
+                          ((AF) == GPIO_AF7_USART3)     || ((AF) == GPIO_AF8_UART4)      || \
+                          ((AF) == GPIO_AF8_UART5)      || ((AF) == GPIO_AF8_USART6)     || \
+                          ((AF) == GPIO_AF9_CAN1)       || ((AF) == GPIO_AF9_CAN2)       || \
+                          ((AF) == GPIO_AF10_OTG_FS)    || ((AF) == GPIO_AF10_OTG_HS)    || \
+                          ((AF) == GPIO_AF11_ETH)       || ((AF) == GPIO_AF12_OTG_HS_FS) || \
+                          ((AF) == GPIO_AF12_SDIO)      || ((AF) == GPIO_AF13_DCMI)      || \
+                          ((AF) == GPIO_AF15_EVENTOUT)  || ((AF) == GPIO_AF5_SPI4)       || \
+                          ((AF) == GPIO_AF12_FMC)       ||  ((AF) == GPIO_AF6_SAI1)      || \
+                          ((AF) == GPIO_AF3_CEC)        ||  ((AF) == GPIO_AF4_CEC)       || \
+                          ((AF) == GPIO_AF5_SPI3)       ||  ((AF) == GPIO_AF6_SPI2)      || \
+                          ((AF) == GPIO_AF6_SPI4)       ||  ((AF) == GPIO_AF7_UART5)     || \
+                          ((AF) == GPIO_AF7_SPI2)       ||  ((AF) == GPIO_AF7_SPI3)      || \
+                          ((AF) == GPIO_AF7_SPDIFRX)    ||  ((AF) == GPIO_AF8_SPDIFRX)   || \
+                          ((AF) == GPIO_AF8_SAI2)       ||  ((AF) == GPIO_AF9_QSPI)      || \
+                          ((AF) == GPIO_AF10_SAI2)      ||  ((AF) == GPIO_AF10_QSPI))
+
+#endif /* STM32F446xx */
+/*----------------------------------------------------------------------------*/
+
+/*------------------------------------------- STM32F469xx/STM32F479xx --------*/
+#if defined(STM32F469xx) || defined(STM32F479xx) 
+#define IS_GPIO_AF(AF)   (((AF) == GPIO_AF0_RTC_50Hz)   || ((AF) == GPIO_AF9_TIM14)      || \
+                          ((AF) == GPIO_AF0_MCO)        || ((AF) == GPIO_AF0_TAMPER)     || \
+                          ((AF) == GPIO_AF0_SWJ)        || ((AF) == GPIO_AF0_TRACE)      || \
+                          ((AF) == GPIO_AF1_TIM1)       || ((AF) == GPIO_AF1_TIM2)       || \
+                          ((AF) == GPIO_AF2_TIM3)       || ((AF) == GPIO_AF2_TIM4)       || \
+                          ((AF) == GPIO_AF2_TIM5)       || ((AF) == GPIO_AF3_TIM8)       || \
+                          ((AF) == GPIO_AF4_I2C1)       || ((AF) == GPIO_AF4_I2C2)       || \
+                          ((AF) == GPIO_AF4_I2C3)       || ((AF) == GPIO_AF5_SPI1)       || \
+                          ((AF) == GPIO_AF5_SPI2)       || ((AF) == GPIO_AF9_TIM13)      || \
+                          ((AF) == GPIO_AF6_SPI3)       || ((AF) == GPIO_AF9_TIM12)      || \
+                          ((AF) == GPIO_AF7_USART1)     || ((AF) == GPIO_AF7_USART2)     || \
+                          ((AF) == GPIO_AF7_USART3)     || ((AF) == GPIO_AF8_UART4)      || \
+                          ((AF) == GPIO_AF8_UART5)      || ((AF) == GPIO_AF8_USART6)     || \
+                          ((AF) == GPIO_AF9_CAN1)       || ((AF) == GPIO_AF9_CAN2)       || \
+                          ((AF) == GPIO_AF10_OTG_FS)    || ((AF) == GPIO_AF10_OTG_HS)    || \
+                          ((AF) == GPIO_AF11_ETH)       || ((AF) == GPIO_AF12_OTG_HS_FS) || \
+                          ((AF) == GPIO_AF12_SDIO)      || ((AF) == GPIO_AF13_DCMI)      || \
+                          ((AF) == GPIO_AF15_EVENTOUT)  || ((AF) == GPIO_AF5_SPI4)       || \
+                          ((AF) == GPIO_AF5_SPI5)       || ((AF) == GPIO_AF5_SPI6)       || \
+                          ((AF) == GPIO_AF8_UART7)      || ((AF) == GPIO_AF8_UART8)      || \
+                          ((AF) == GPIO_AF12_FMC)       || ((AF) == GPIO_AF6_SAI1)       || \
+                          ((AF) == GPIO_AF14_LTDC)      || ((AF) == GPIO_AF13_DSI)      || \
+                          ((AF) == GPIO_AF9_QSPI)       || ((AF) == GPIO_AF10_QSPI))
+
+#endif /* STM32F469xx || STM32F479xx */
+/*----------------------------------------------------------------------------*/
+
+/*------------------STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx-----------*/
+#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx)  
+#define IS_GPIO_AF(AF)   (((AF) < 16U) && ((AF) != 11U) && ((AF) != 14U) && ((AF) != 13U))
+#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */
+/*----------------------------------------------------------------------------*/
+
+/*------------------STM32F413xx/STM32F423xx-----------------------------------*/
+#if defined(STM32F413xx) || defined(STM32F423xx)  
+#define IS_GPIO_AF(AF)   (((AF) < 16U) && ((AF) != 13U))
+#endif /* STM32F413xx || STM32F423xx */
+/*----------------------------------------------------------------------------*/
+
+/**
+  * @}
+  */ 
+
+/**
+  * @}
+  */
+
+/* Private functions ---------------------------------------------------------*/
+/** @defgroup GPIOEx_Private_Functions GPIO Private Functions
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */ 
+
+/**
+  * @}
+  */ 
+  
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __STM32F4xx_HAL_GPIO_EX_H */
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr.h b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr.h
new file mode 100644
index 0000000..a7273d5
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr.h
@@ -0,0 +1,436 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_hal_pwr.h
+  * @author  MCD Application Team
+  * @brief   Header file of PWR HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file in
+  * the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  ******************************************************************************
+  */ 
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32F4xx_HAL_PWR_H
+#define __STM32F4xx_HAL_PWR_H
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx_hal_def.h"
+
+/** @addtogroup STM32F4xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup PWR
+  * @{
+  */ 
+
+/* Exported types ------------------------------------------------------------*/
+
+/** @defgroup PWR_Exported_Types PWR Exported Types
+  * @{
+  */
+   
+/**
+  * @brief  PWR PVD configuration structure definition
+  */
+typedef struct
+{
+  uint32_t PVDLevel;   /*!< PVDLevel: Specifies the PVD detection level.
+                            This parameter can be a value of @ref PWR_PVD_detection_level */
+
+  uint32_t Mode;      /*!< Mode: Specifies the operating mode for the selected pins.
+                           This parameter can be a value of @ref PWR_PVD_Mode */
+}PWR_PVDTypeDef;
+
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup PWR_Exported_Constants PWR Exported Constants
+  * @{
+  */
+  
+/** @defgroup PWR_WakeUp_Pins PWR WakeUp Pins
+  * @{
+  */
+#define PWR_WAKEUP_PIN1                 0x00000100U
+/**
+  * @}
+  */
+
+/** @defgroup PWR_PVD_detection_level PWR PVD detection level
+  * @{
+  */ 
+#define PWR_PVDLEVEL_0                  PWR_CR_PLS_LEV0
+#define PWR_PVDLEVEL_1                  PWR_CR_PLS_LEV1
+#define PWR_PVDLEVEL_2                  PWR_CR_PLS_LEV2
+#define PWR_PVDLEVEL_3                  PWR_CR_PLS_LEV3
+#define PWR_PVDLEVEL_4                  PWR_CR_PLS_LEV4
+#define PWR_PVDLEVEL_5                  PWR_CR_PLS_LEV5
+#define PWR_PVDLEVEL_6                  PWR_CR_PLS_LEV6
+#define PWR_PVDLEVEL_7                  PWR_CR_PLS_LEV7/* External input analog voltage 
+                                                          (Compare internally to VREFINT) */
+/**
+  * @}
+  */   
+ 
+/** @defgroup PWR_PVD_Mode PWR PVD Mode
+  * @{
+  */
+#define PWR_PVD_MODE_NORMAL                 0x00000000U   /*!< basic mode is used */
+#define PWR_PVD_MODE_IT_RISING              0x00010001U   /*!< External Interrupt Mode with Rising edge trigger detection */
+#define PWR_PVD_MODE_IT_FALLING             0x00010002U   /*!< External Interrupt Mode with Falling edge trigger detection */
+#define PWR_PVD_MODE_IT_RISING_FALLING      0x00010003U   /*!< External Interrupt Mode with Rising/Falling edge trigger detection */
+#define PWR_PVD_MODE_EVENT_RISING           0x00020001U   /*!< Event Mode with Rising edge trigger detection */
+#define PWR_PVD_MODE_EVENT_FALLING          0x00020002U   /*!< Event Mode with Falling edge trigger detection */
+#define PWR_PVD_MODE_EVENT_RISING_FALLING   0x00020003U   /*!< Event Mode with Rising/Falling edge trigger detection */
+/**
+  * @}
+  */
+
+
+/** @defgroup PWR_Regulator_state_in_STOP_mode PWR Regulator state in SLEEP/STOP mode
+  * @{
+  */
+#define PWR_MAINREGULATOR_ON                        0x00000000U
+#define PWR_LOWPOWERREGULATOR_ON                    PWR_CR_LPDS
+/**
+  * @}
+  */
+    
+/** @defgroup PWR_SLEEP_mode_entry PWR SLEEP mode entry
+  * @{
+  */
+#define PWR_SLEEPENTRY_WFI              ((uint8_t)0x01)
+#define PWR_SLEEPENTRY_WFE              ((uint8_t)0x02)
+#define PWR_SLEEPENTRY_WFE_NO_EVT_CLEAR ((uint8_t)0x03)
+
+/**
+  * @}
+  */
+
+/** @defgroup PWR_STOP_mode_entry PWR STOP mode entry
+  * @{
+  */
+#define PWR_STOPENTRY_WFI               ((uint8_t)0x01)
+#define PWR_STOPENTRY_WFE               ((uint8_t)0x02)
+#define PWR_STOPENTRY_WFE_NO_EVT_CLEAR  ((uint8_t)0x03)
+/**
+  * @}
+  */
+
+/** @defgroup PWR_Flag PWR Flag
+  * @{
+  */
+#define PWR_FLAG_WU                     PWR_CSR_WUF
+#define PWR_FLAG_SB                     PWR_CSR_SBF
+#define PWR_FLAG_PVDO                   PWR_CSR_PVDO
+#define PWR_FLAG_BRR                    PWR_CSR_BRR
+#define PWR_FLAG_VOSRDY                 PWR_CSR_VOSRDY
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */ 
+  
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup PWR_Exported_Macro PWR Exported Macro
+  * @{
+  */
+
+/** @brief  Check PWR flag is set or not.
+  * @param  __FLAG__ specifies the flag to check.
+  *           This parameter can be one of the following values:
+  *            @arg PWR_FLAG_WU: Wake Up flag. This flag indicates that a wakeup event 
+  *                  was received from the WKUP pin or from the RTC alarm (Alarm A 
+  *                  or Alarm B), RTC Tamper event, RTC TimeStamp event or RTC Wakeup.
+  *                  An additional wakeup event is detected if the WKUP pin is enabled 
+  *                  (by setting the EWUP bit) when the WKUP pin level is already high.  
+  *            @arg PWR_FLAG_SB: StandBy flag. This flag indicates that the system was
+  *                  resumed from StandBy mode.    
+  *            @arg PWR_FLAG_PVDO: PVD Output. This flag is valid only if PVD is enabled 
+  *                  by the HAL_PWR_EnablePVD() function. The PVD is stopped by Standby mode 
+  *                  For this reason, this bit is equal to 0 after Standby or reset
+  *                  until the PVDE bit is set.
+  *            @arg PWR_FLAG_BRR: Backup regulator ready flag. This bit is not reset 
+  *                  when the device wakes up from Standby mode or by a system reset 
+  *                  or power reset.  
+  *            @arg PWR_FLAG_VOSRDY: This flag indicates that the Regulator voltage 
+  *                 scaling output selection is ready.
+  * @retval The new state of __FLAG__ (TRUE or FALSE).
+  */
+#define __HAL_PWR_GET_FLAG(__FLAG__) ((PWR->CSR & (__FLAG__)) == (__FLAG__))
+
+/** @brief  Clear the PWR's pending flags.
+  * @param  __FLAG__ specifies the flag to clear.
+  *          This parameter can be one of the following values:
+  *            @arg PWR_FLAG_WU: Wake Up flag
+  *            @arg PWR_FLAG_SB: StandBy flag
+  */
+#define __HAL_PWR_CLEAR_FLAG(__FLAG__) (PWR->CR |=  (__FLAG__) << 2U)
+
+/**
+  * @brief Enable the PVD Exti Line 16.
+  * @retval None.
+  */
+#define __HAL_PWR_PVD_EXTI_ENABLE_IT()   (EXTI->IMR |= (PWR_EXTI_LINE_PVD))
+
+/**
+  * @brief Disable the PVD EXTI Line 16.
+  * @retval None.
+  */
+#define __HAL_PWR_PVD_EXTI_DISABLE_IT()  (EXTI->IMR &= ~(PWR_EXTI_LINE_PVD))
+
+/**
+  * @brief Enable event on PVD Exti Line 16.
+  * @retval None.
+  */
+#define __HAL_PWR_PVD_EXTI_ENABLE_EVENT()   (EXTI->EMR |= (PWR_EXTI_LINE_PVD))
+
+/**
+  * @brief Disable event on PVD Exti Line 16.
+  * @retval None.
+  */
+#define __HAL_PWR_PVD_EXTI_DISABLE_EVENT()  (EXTI->EMR &= ~(PWR_EXTI_LINE_PVD))
+
+/**
+  * @brief Enable the PVD Extended Interrupt Rising Trigger.
+  * @retval None.
+  */
+#define __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE()   SET_BIT(EXTI->RTSR, PWR_EXTI_LINE_PVD)
+
+/**
+  * @brief Disable the PVD Extended Interrupt Rising Trigger.
+  * @retval None.
+  */
+#define __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE()  CLEAR_BIT(EXTI->RTSR, PWR_EXTI_LINE_PVD)
+
+/**
+  * @brief Enable the PVD Extended Interrupt Falling Trigger.
+  * @retval None.
+  */
+#define __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE()   SET_BIT(EXTI->FTSR, PWR_EXTI_LINE_PVD)
+
+
+/**
+  * @brief Disable the PVD Extended Interrupt Falling Trigger.
+  * @retval None.
+  */
+#define __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE()  CLEAR_BIT(EXTI->FTSR, PWR_EXTI_LINE_PVD)
+
+
+/**
+  * @brief  PVD EXTI line configuration: set rising & falling edge trigger.
+  * @retval None.
+  */
+#define __HAL_PWR_PVD_EXTI_ENABLE_RISING_FALLING_EDGE()   do{__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();\
+                                                             __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();\
+                                                            }while(0U)
+
+/**
+  * @brief Disable the PVD Extended Interrupt Rising & Falling Trigger.
+  * This parameter can be:
+  * @retval None.
+  */
+#define __HAL_PWR_PVD_EXTI_DISABLE_RISING_FALLING_EDGE()  do{__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();\
+                                                             __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE();\
+                                                            }while(0U) 
+
+/**
+  * @brief checks whether the specified PVD Exti interrupt flag is set or not.
+  * @retval EXTI PVD Line Status.
+  */
+#define __HAL_PWR_PVD_EXTI_GET_FLAG()  (EXTI->PR & (PWR_EXTI_LINE_PVD))
+
+/**
+  * @brief Clear the PVD Exti flag.
+  * @retval None.
+  */
+#define __HAL_PWR_PVD_EXTI_CLEAR_FLAG()  (EXTI->PR = (PWR_EXTI_LINE_PVD))
+
+/**
+  * @brief  Generates a Software interrupt on PVD EXTI line.
+  * @retval None
+  */
+#define __HAL_PWR_PVD_EXTI_GENERATE_SWIT() (EXTI->SWIER |= (PWR_EXTI_LINE_PVD))
+
+/**
+  * @}
+  */
+
+/* Include PWR HAL Extension module */
+#include "stm32f4xx_hal_pwr_ex.h"
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup PWR_Exported_Functions PWR Exported Functions
+  * @{
+  */
+  
+/** @addtogroup PWR_Exported_Functions_Group1 Initialization and de-initialization functions 
+  * @{
+  */
+/* Initialization and de-initialization functions *****************************/
+void HAL_PWR_DeInit(void);
+void HAL_PWR_EnableBkUpAccess(void);
+void HAL_PWR_DisableBkUpAccess(void);
+/**
+  * @}
+  */
+
+/** @addtogroup PWR_Exported_Functions_Group2 Peripheral Control functions 
+  * @{
+  */
+/* Peripheral Control functions  **********************************************/
+/* PVD configuration */
+void HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD);
+void HAL_PWR_EnablePVD(void);
+void HAL_PWR_DisablePVD(void);
+
+/* WakeUp pins configuration */
+void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx);
+void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx);
+
+/* Low Power modes entry */
+void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry);
+void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry);
+void HAL_PWR_EnterSTANDBYMode(void);
+
+/* Power PVD IRQ Handler */
+void HAL_PWR_PVD_IRQHandler(void);
+void HAL_PWR_PVDCallback(void);
+
+/* Cortex System Control functions  *******************************************/
+void HAL_PWR_EnableSleepOnExit(void);
+void HAL_PWR_DisableSleepOnExit(void);
+void HAL_PWR_EnableSEVOnPend(void);
+void HAL_PWR_DisableSEVOnPend(void);
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup PWR_Private_Constants PWR Private Constants
+  * @{
+  */
+
+/** @defgroup PWR_PVD_EXTI_Line PWR PVD EXTI Line
+  * @{
+  */
+#define PWR_EXTI_LINE_PVD  ((uint32_t)EXTI_IMR_MR16)  /*!< External interrupt line 16 Connected to the PVD EXTI Line */
+/**
+  * @}
+  */
+
+/** @defgroup PWR_register_alias_address PWR Register alias address
+  * @{
+  */
+/* ------------- PWR registers bit address in the alias region ---------------*/
+#define PWR_OFFSET               (PWR_BASE - PERIPH_BASE)
+#define PWR_CR_OFFSET            0x00U
+#define PWR_CSR_OFFSET           0x04U
+#define PWR_CR_OFFSET_BB         (PWR_OFFSET + PWR_CR_OFFSET)
+#define PWR_CSR_OFFSET_BB        (PWR_OFFSET + PWR_CSR_OFFSET)
+/**
+  * @}
+  */
+
+/** @defgroup PWR_CR_register_alias PWR CR Register alias address
+  * @{
+  */
+/* --- CR Register ---*/
+/* Alias word address of DBP bit */
+#define DBP_BIT_NUMBER   PWR_CR_DBP_Pos
+#define CR_DBP_BB        (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (DBP_BIT_NUMBER * 4U))
+
+/* Alias word address of PVDE bit */
+#define PVDE_BIT_NUMBER  PWR_CR_PVDE_Pos
+#define CR_PVDE_BB       (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (PVDE_BIT_NUMBER * 4U))
+
+/* Alias word address of VOS bit */
+#define VOS_BIT_NUMBER  PWR_CR_VOS_Pos
+#define CR_VOS_BB      (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (VOS_BIT_NUMBER * 4U))
+/**
+  * @}
+  */
+
+/** @defgroup PWR_CSR_register_alias PWR CSR Register alias address
+  * @{
+  */
+/* --- CSR Register ---*/
+/* Alias word address of EWUP bit */
+#define EWUP_BIT_NUMBER  PWR_CSR_EWUP_Pos
+#define CSR_EWUP_BB      (PERIPH_BB_BASE + (PWR_CSR_OFFSET_BB * 32U) + (EWUP_BIT_NUMBER * 4U))
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup PWR_Private_Macros PWR Private Macros
+  * @{
+  */
+
+/** @defgroup PWR_IS_PWR_Definitions PWR Private macros to check input parameters
+  * @{
+  */
+#define IS_PWR_PVD_LEVEL(LEVEL) (((LEVEL) == PWR_PVDLEVEL_0) || ((LEVEL) == PWR_PVDLEVEL_1)|| \
+                                 ((LEVEL) == PWR_PVDLEVEL_2) || ((LEVEL) == PWR_PVDLEVEL_3)|| \
+                                 ((LEVEL) == PWR_PVDLEVEL_4) || ((LEVEL) == PWR_PVDLEVEL_5)|| \
+                                 ((LEVEL) == PWR_PVDLEVEL_6) || ((LEVEL) == PWR_PVDLEVEL_7))
+#define IS_PWR_PVD_MODE(MODE) (((MODE) == PWR_PVD_MODE_IT_RISING)|| ((MODE) == PWR_PVD_MODE_IT_FALLING) || \
+                              ((MODE) == PWR_PVD_MODE_IT_RISING_FALLING) || ((MODE) == PWR_PVD_MODE_EVENT_RISING) || \
+                              ((MODE) == PWR_PVD_MODE_EVENT_FALLING) || ((MODE) == PWR_PVD_MODE_EVENT_RISING_FALLING) || \
+                              ((MODE) == PWR_PVD_MODE_NORMAL))
+#define IS_PWR_REGULATOR(REGULATOR) (((REGULATOR) == PWR_MAINREGULATOR_ON) || \
+                                     ((REGULATOR) == PWR_LOWPOWERREGULATOR_ON))
+
+#define IS_PWR_SLEEP_ENTRY(ENTRY) (((ENTRY) == PWR_SLEEPENTRY_WFI) || \
+                                   ((ENTRY) == PWR_SLEEPENTRY_WFE) || \
+                                   ((ENTRY) == PWR_SLEEPENTRY_WFE_NO_EVT_CLEAR))
+
+#define IS_PWR_STOP_ENTRY(ENTRY) (((ENTRY) == PWR_STOPENTRY_WFI) || \
+                                  ((ENTRY) == PWR_STOPENTRY_WFE) || \
+                                  ((ENTRY) == PWR_STOPENTRY_WFE_NO_EVT_CLEAR))
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */ 
+
+/**
+  * @}
+  */
+  
+#ifdef __cplusplus
+}
+#endif
+
+
+#endif /* __STM32F4xx_HAL_PWR_H */
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr_ex.h b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr_ex.h
new file mode 100644
index 0000000..57fd4d9
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_pwr_ex.h
@@ -0,0 +1,340 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_hal_pwr_ex.h
+  * @author  MCD Application Team
+  * @brief   Header file of PWR HAL Extension module.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file in
+  * the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  ******************************************************************************
+  */ 
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32F4xx_HAL_PWR_EX_H
+#define __STM32F4xx_HAL_PWR_EX_H
+
+#ifdef __cplusplus
+ extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx_hal_def.h"
+
+/** @addtogroup STM32F4xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup PWREx
+  * @{
+  */ 
+
+/* Exported types ------------------------------------------------------------*/ 
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup PWREx_Exported_Constants PWREx Exported Constants
+  * @{
+  */
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
+    defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
+   
+/** @defgroup PWREx_Regulator_state_in_UnderDrive_mode PWREx Regulator state in UnderDrive mode
+  * @{
+  */
+#define PWR_MAINREGULATOR_UNDERDRIVE_ON                       PWR_CR_MRUDS
+#define PWR_LOWPOWERREGULATOR_UNDERDRIVE_ON                   ((uint32_t)(PWR_CR_LPDS | PWR_CR_LPUDS))
+/**
+  * @}
+  */ 
+  
+/** @defgroup PWREx_Over_Under_Drive_Flag PWREx Over Under Drive Flag
+  * @{
+  */
+#define PWR_FLAG_ODRDY                  PWR_CSR_ODRDY
+#define PWR_FLAG_ODSWRDY                PWR_CSR_ODSWRDY
+#define PWR_FLAG_UDRDY                  PWR_CSR_UDSWRDY
+/**
+  * @}
+  */
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */
+
+/** @defgroup PWREx_Regulator_Voltage_Scale PWREx Regulator Voltage Scale
+  * @{
+  */
+#if defined(STM32F405xx) || defined(STM32F407xx) || defined(STM32F415xx) || defined(STM32F417xx)   
+#define PWR_REGULATOR_VOLTAGE_SCALE1         PWR_CR_VOS             /* Scale 1 mode(default value at reset): the maximum value of fHCLK = 168 MHz. */
+#define PWR_REGULATOR_VOLTAGE_SCALE2         0x00000000U            /* Scale 2 mode: the maximum value of fHCLK = 144 MHz. */
+#else
+#define PWR_REGULATOR_VOLTAGE_SCALE1         PWR_CR_VOS             /* Scale 1 mode(default value at reset): the maximum value of fHCLK is 168 MHz. It can be extended to
+                                                                       180 MHz by activating the over-drive mode. */
+#define PWR_REGULATOR_VOLTAGE_SCALE2         PWR_CR_VOS_1           /* Scale 2 mode: the maximum value of fHCLK is 144 MHz. It can be extended to
+                                                                       168 MHz by activating the over-drive mode. */
+#define PWR_REGULATOR_VOLTAGE_SCALE3         PWR_CR_VOS_0           /* Scale 3 mode: the maximum value of fHCLK is 120 MHz. */
+#endif /* STM32F405xx || STM32F407xx || STM32F415xx || STM32F417xx */ 
+/**
+  * @}
+  */
+#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F446xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \
+    defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
+/** @defgroup PWREx_WakeUp_Pins PWREx WakeUp Pins
+  * @{
+  */
+#define PWR_WAKEUP_PIN2                 0x00000080U
+#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \
+    defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) 
+#define PWR_WAKEUP_PIN3                 0x00000040U
+#endif /* STM32F410xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Zx || STM32F412Vx || \
+          STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
+/**
+  * @}
+  */   
+#endif /* STM32F410xx || STM32F446xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx ||
+          STM32F413xx || STM32F423xx */
+
+/**
+  * @}
+  */ 
+  
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup PWREx_Exported_Constants PWREx Exported Constants
+  *  @{
+  */
+
+#if defined(STM32F405xx) || defined(STM32F407xx) || defined(STM32F415xx) || defined(STM32F417xx)
+/** @brief  macros configure the main internal regulator output voltage.
+  * @param  __REGULATOR__ specifies the regulator output voltage to achieve
+  *         a tradeoff between performance and power consumption when the device does
+  *         not operate at the maximum frequency (refer to the datasheets for more details).
+  *          This parameter can be one of the following values:
+  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1: Regulator voltage output Scale 1 mode
+  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2: Regulator voltage output Scale 2 mode
+  * @retval None
+  */
+#define __HAL_PWR_VOLTAGESCALING_CONFIG(__REGULATOR__) do {                                                     \
+                                                            __IO uint32_t tmpreg = 0x00U;                        \
+                                                            MODIFY_REG(PWR->CR, PWR_CR_VOS, (__REGULATOR__));   \
+                                                            /* Delay after an RCC peripheral clock enabling */  \
+                                                            tmpreg = READ_BIT(PWR->CR, PWR_CR_VOS);             \
+                                                            UNUSED(tmpreg);                                     \
+                                                          } while(0U)
+#else
+/** @brief  macros configure the main internal regulator output voltage.
+  * @param  __REGULATOR__ specifies the regulator output voltage to achieve
+  *         a tradeoff between performance and power consumption when the device does
+  *         not operate at the maximum frequency (refer to the datasheets for more details).
+  *          This parameter can be one of the following values:
+  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1: Regulator voltage output Scale 1 mode
+  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2: Regulator voltage output Scale 2 mode
+  *            @arg PWR_REGULATOR_VOLTAGE_SCALE3: Regulator voltage output Scale 3 mode
+  * @retval None
+  */
+#define __HAL_PWR_VOLTAGESCALING_CONFIG(__REGULATOR__) do {                                                     \
+                                                            __IO uint32_t tmpreg = 0x00U;                        \
+                                                            MODIFY_REG(PWR->CR, PWR_CR_VOS, (__REGULATOR__));   \
+                                                            /* Delay after an RCC peripheral clock enabling */  \
+                                                            tmpreg = READ_BIT(PWR->CR, PWR_CR_VOS);             \
+                                                            UNUSED(tmpreg);                                     \
+                                                          } while(0U)
+#endif /* STM32F405xx || STM32F407xx || STM32F415xx || STM32F417xx */ 
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
+    defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
+/** @brief Macros to enable or disable the Over drive mode.
+  * @note  These macros can be used only for STM32F42xx/STM3243xx devices.
+  */
+#define __HAL_PWR_OVERDRIVE_ENABLE() (*(__IO uint32_t *) CR_ODEN_BB = ENABLE)
+#define __HAL_PWR_OVERDRIVE_DISABLE() (*(__IO uint32_t *) CR_ODEN_BB = DISABLE)
+
+/** @brief Macros to enable or disable the Over drive switching.
+  * @note  These macros can be used only for STM32F42xx/STM3243xx devices. 
+  */
+#define __HAL_PWR_OVERDRIVESWITCHING_ENABLE() (*(__IO uint32_t *) CR_ODSWEN_BB = ENABLE)
+#define __HAL_PWR_OVERDRIVESWITCHING_DISABLE() (*(__IO uint32_t *) CR_ODSWEN_BB = DISABLE)
+
+/** @brief Macros to enable or disable the Under drive mode.
+  * @note  This mode is enabled only with STOP low power mode.
+  *        In this mode, the 1.2V domain is preserved in reduced leakage mode. This 
+  *        mode is only available when the main regulator or the low power regulator 
+  *        is in low voltage mode.      
+  * @note  If the Under-drive mode was enabled, it is automatically disabled after 
+  *        exiting Stop mode. 
+  *        When the voltage regulator operates in Under-drive mode, an additional  
+  *        startup delay is induced when waking up from Stop mode.
+  */
+#define __HAL_PWR_UNDERDRIVE_ENABLE() (PWR->CR |= (uint32_t)PWR_CR_UDEN)
+#define __HAL_PWR_UNDERDRIVE_DISABLE() (PWR->CR &= (uint32_t)(~PWR_CR_UDEN))
+
+/** @brief  Check PWR flag is set or not.
+  * @note   These macros can be used only for STM32F42xx/STM3243xx devices.
+  * @param  __FLAG__ specifies the flag to check.
+  *         This parameter can be one of the following values:
+  *            @arg PWR_FLAG_ODRDY: This flag indicates that the Over-drive mode
+  *                                 is ready 
+  *            @arg PWR_FLAG_ODSWRDY: This flag indicates that the Over-drive mode
+  *                                   switching is ready  
+  *            @arg PWR_FLAG_UDRDY: This flag indicates that the Under-drive mode
+  *                                 is enabled in Stop mode
+  * @retval The new state of __FLAG__ (TRUE or FALSE).
+  */
+#define __HAL_PWR_GET_ODRUDR_FLAG(__FLAG__) ((PWR->CSR & (__FLAG__)) == (__FLAG__))
+
+/** @brief Clear the Under-Drive Ready flag.
+  * @note  These macros can be used only for STM32F42xx/STM3243xx devices.
+  */
+#define __HAL_PWR_CLEAR_ODRUDR_FLAG() (PWR->CSR |= PWR_FLAG_UDRDY)
+
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup PWREx_Exported_Functions PWREx Exported Functions
+  *  @{
+  */
+ 
+/** @addtogroup PWREx_Exported_Functions_Group1
+  * @{
+  */
+void HAL_PWREx_EnableFlashPowerDown(void);
+void HAL_PWREx_DisableFlashPowerDown(void); 
+HAL_StatusTypeDef HAL_PWREx_EnableBkUpReg(void);
+HAL_StatusTypeDef HAL_PWREx_DisableBkUpReg(void); 
+uint32_t HAL_PWREx_GetVoltageRange(void);
+HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling);
+
+#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F401xC) ||\
+    defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F412Zx) || defined(STM32F412Vx) ||\
+    defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
+void HAL_PWREx_EnableMainRegulatorLowVoltage(void);
+void HAL_PWREx_DisableMainRegulatorLowVoltage(void);
+void HAL_PWREx_EnableLowRegulatorLowVoltage(void);
+void HAL_PWREx_DisableLowRegulatorLowVoltage(void);
+#endif /* STM32F410xx || STM32F401xC || STM32F401xE || STM32F411xE || STM32F412Zx || STM32F412Vx ||\
+          STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F446xx) ||\
+    defined(STM32F469xx) || defined(STM32F479xx)
+HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void);
+HAL_StatusTypeDef HAL_PWREx_DisableOverDrive(void);
+HAL_StatusTypeDef HAL_PWREx_EnterUnderDriveSTOPMode(uint32_t Regulator, uint8_t STOPEntry);
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup PWREx_Private_Constants PWREx Private Constants
+  * @{
+  */
+
+/** @defgroup PWREx_register_alias_address PWREx Register alias address
+  * @{
+  */
+/* ------------- PWR registers bit address in the alias region ---------------*/
+/* --- CR Register ---*/
+/* Alias word address of FPDS bit */
+#define FPDS_BIT_NUMBER          PWR_CR_FPDS_Pos
+#define CR_FPDS_BB               (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (FPDS_BIT_NUMBER * 4U))
+
+/* Alias word address of ODEN bit   */
+#define ODEN_BIT_NUMBER          PWR_CR_ODEN_Pos
+#define CR_ODEN_BB               (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (ODEN_BIT_NUMBER * 4U))
+
+/* Alias word address of ODSWEN bit */
+#define ODSWEN_BIT_NUMBER        PWR_CR_ODSWEN_Pos
+#define CR_ODSWEN_BB             (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (ODSWEN_BIT_NUMBER * 4U))
+    
+/* Alias word address of MRLVDS bit */
+#define MRLVDS_BIT_NUMBER        PWR_CR_MRLVDS_Pos
+#define CR_MRLVDS_BB             (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (MRLVDS_BIT_NUMBER * 4U))
+
+/* Alias word address of LPLVDS bit */
+#define LPLVDS_BIT_NUMBER        PWR_CR_LPLVDS_Pos
+#define CR_LPLVDS_BB             (uint32_t)(PERIPH_BB_BASE + (PWR_CR_OFFSET_BB * 32U) + (LPLVDS_BIT_NUMBER * 4U))
+
+ /**
+  * @}
+  */
+
+/** @defgroup PWREx_CSR_register_alias PWRx CSR Register alias address
+  * @{
+  */  
+/* --- CSR Register ---*/
+/* Alias word address of BRE bit */
+#define BRE_BIT_NUMBER   PWR_CSR_BRE_Pos
+#define CSR_BRE_BB      (uint32_t)(PERIPH_BB_BASE + (PWR_CSR_OFFSET_BB * 32U) + (BRE_BIT_NUMBER * 4U))
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup PWREx_Private_Macros PWREx Private Macros
+  * @{
+  */
+
+/** @defgroup PWREx_IS_PWR_Definitions PWREx Private macros to check input parameters
+  * @{
+  */
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
+    defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
+#define IS_PWR_REGULATOR_UNDERDRIVE(REGULATOR) (((REGULATOR) == PWR_MAINREGULATOR_UNDERDRIVE_ON) || \
+                                                ((REGULATOR) == PWR_LOWPOWERREGULATOR_UNDERDRIVE_ON))
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */
+
+#if defined(STM32F405xx) || defined(STM32F407xx) || defined(STM32F415xx) || defined(STM32F417xx)
+#define IS_PWR_VOLTAGE_SCALING_RANGE(VOLTAGE) (((VOLTAGE) == PWR_REGULATOR_VOLTAGE_SCALE1) || \
+                                               ((VOLTAGE) == PWR_REGULATOR_VOLTAGE_SCALE2))
+#else
+#define IS_PWR_VOLTAGE_SCALING_RANGE(VOLTAGE) (((VOLTAGE) == PWR_REGULATOR_VOLTAGE_SCALE1) || \
+                                               ((VOLTAGE) == PWR_REGULATOR_VOLTAGE_SCALE2) || \
+                                               ((VOLTAGE) == PWR_REGULATOR_VOLTAGE_SCALE3))
+#endif /* STM32F405xx || STM32F407xx || STM32F415xx || STM32F417xx */ 
+
+#if defined(STM32F446xx)
+#define IS_PWR_WAKEUP_PIN(PIN) (((PIN) == PWR_WAKEUP_PIN1) || ((PIN) == PWR_WAKEUP_PIN2))
+#elif defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F412Zx) ||\
+      defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||\
+      defined(STM32F423xx)
+#define IS_PWR_WAKEUP_PIN(PIN) (((PIN) == PWR_WAKEUP_PIN1) || ((PIN) == PWR_WAKEUP_PIN2) || \
+                                ((PIN) == PWR_WAKEUP_PIN3))
+#else
+#define IS_PWR_WAKEUP_PIN(PIN) ((PIN) == PWR_WAKEUP_PIN1)
+#endif /* STM32F446xx */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */ 
+
+/**
+  * @}
+  */
+  
+#ifdef __cplusplus
+}
+#endif
+
+
+#endif /* __STM32F4xx_HAL_PWR_EX_H */
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h
new file mode 100644
index 0000000..2e3909a
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h
@@ -0,0 +1,1458 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_hal_rcc.h
+  * @author  MCD Application Team
+  * @brief   Header file of RCC HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file in
+  * the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32F4xx_HAL_RCC_H
+#define __STM32F4xx_HAL_RCC_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx_hal_def.h"
+
+/* Include RCC HAL Extended module */
+/* (include on top of file since RCC structures are defined in extended file) */
+#include "stm32f4xx_hal_rcc_ex.h"
+
+/** @addtogroup STM32F4xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup RCC
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup RCC_Exported_Types RCC Exported Types
+  * @{
+  */
+
+/**
+  * @brief  RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition
+  */
+typedef struct
+{
+  uint32_t OscillatorType;       /*!< The oscillators to be configured.
+                                      This parameter can be a value of @ref RCC_Oscillator_Type                   */
+
+  uint32_t HSEState;             /*!< The new state of the HSE.
+                                      This parameter can be a value of @ref RCC_HSE_Config                        */
+
+  uint32_t LSEState;             /*!< The new state of the LSE.
+                                      This parameter can be a value of @ref RCC_LSE_Config                        */
+
+  uint32_t HSIState;             /*!< The new state of the HSI.
+                                      This parameter can be a value of @ref RCC_HSI_Config                        */
+
+  uint32_t HSICalibrationValue;  /*!< The HSI calibration trimming value (default is RCC_HSICALIBRATION_DEFAULT).
+                                       This parameter must be a number between Min_Data = 0x00 and Max_Data = 0x1F */
+
+  uint32_t LSIState;             /*!< The new state of the LSI.
+                                      This parameter can be a value of @ref RCC_LSI_Config                        */
+
+  RCC_PLLInitTypeDef PLL;        /*!< PLL structure parameters                                                    */
+} RCC_OscInitTypeDef;
+
+/**
+  * @brief  RCC System, AHB and APB busses clock configuration structure definition
+  */
+typedef struct
+{
+  uint32_t ClockType;             /*!< The clock to be configured.
+                                       This parameter can be a value of @ref RCC_System_Clock_Type      */
+
+  uint32_t SYSCLKSource;          /*!< The clock source (SYSCLKS) used as system clock.
+                                       This parameter can be a value of @ref RCC_System_Clock_Source    */
+
+  uint32_t AHBCLKDivider;         /*!< The AHB clock (HCLK) divider. This clock is derived from the system clock (SYSCLK).
+                                       This parameter can be a value of @ref RCC_AHB_Clock_Source       */
+
+  uint32_t APB1CLKDivider;        /*!< The APB1 clock (PCLK1) divider. This clock is derived from the AHB clock (HCLK).
+                                       This parameter can be a value of @ref RCC_APB1_APB2_Clock_Source */
+
+  uint32_t APB2CLKDivider;        /*!< The APB2 clock (PCLK2) divider. This clock is derived from the AHB clock (HCLK).
+                                       This parameter can be a value of @ref RCC_APB1_APB2_Clock_Source */
+
+} RCC_ClkInitTypeDef;
+
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup RCC_Exported_Constants RCC Exported Constants
+  * @{
+  */
+
+/** @defgroup RCC_Oscillator_Type Oscillator Type
+  * @{
+  */
+#define RCC_OSCILLATORTYPE_NONE            0x00000000U
+#define RCC_OSCILLATORTYPE_HSE             0x00000001U
+#define RCC_OSCILLATORTYPE_HSI             0x00000002U
+#define RCC_OSCILLATORTYPE_LSE             0x00000004U
+#define RCC_OSCILLATORTYPE_LSI             0x00000008U
+/**
+  * @}
+  */
+
+/** @defgroup RCC_HSE_Config HSE Config
+  * @{
+  */
+#define RCC_HSE_OFF                      0x00000000U
+#define RCC_HSE_ON                       RCC_CR_HSEON
+#define RCC_HSE_BYPASS                   ((uint32_t)(RCC_CR_HSEBYP | RCC_CR_HSEON))
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LSE_Config LSE Config
+  * @{
+  */
+#define RCC_LSE_OFF                    0x00000000U
+#define RCC_LSE_ON                     RCC_BDCR_LSEON
+#define RCC_LSE_BYPASS                 ((uint32_t)(RCC_BDCR_LSEBYP | RCC_BDCR_LSEON))
+/**
+  * @}
+  */
+
+/** @defgroup RCC_HSI_Config HSI Config
+  * @{
+  */
+#define RCC_HSI_OFF                      ((uint8_t)0x00)
+#define RCC_HSI_ON                       ((uint8_t)0x01)
+
+#define RCC_HSICALIBRATION_DEFAULT       0x10U         /* Default HSI calibration trimming value */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LSI_Config LSI Config
+  * @{
+  */
+#define RCC_LSI_OFF                      ((uint8_t)0x00)
+#define RCC_LSI_ON                       ((uint8_t)0x01)
+/**
+  * @}
+  */
+
+/** @defgroup RCC_PLL_Config PLL Config
+  * @{
+  */
+#define RCC_PLL_NONE                      ((uint8_t)0x00)
+#define RCC_PLL_OFF                       ((uint8_t)0x01)
+#define RCC_PLL_ON                        ((uint8_t)0x02)
+/**
+  * @}
+  */
+
+/** @defgroup RCC_PLLP_Clock_Divider PLLP Clock Divider
+  * @{
+  */
+#define RCC_PLLP_DIV2                  0x00000002U
+#define RCC_PLLP_DIV4                  0x00000004U
+#define RCC_PLLP_DIV6                  0x00000006U
+#define RCC_PLLP_DIV8                  0x00000008U
+/**
+  * @}
+  */
+
+/** @defgroup RCC_PLL_Clock_Source PLL Clock Source
+  * @{
+  */
+#define RCC_PLLSOURCE_HSI                RCC_PLLCFGR_PLLSRC_HSI
+#define RCC_PLLSOURCE_HSE                RCC_PLLCFGR_PLLSRC_HSE
+/**
+  * @}
+  */
+
+/** @defgroup RCC_System_Clock_Type System Clock Type
+  * @{
+  */
+#define RCC_CLOCKTYPE_SYSCLK             0x00000001U
+#define RCC_CLOCKTYPE_HCLK               0x00000002U
+#define RCC_CLOCKTYPE_PCLK1              0x00000004U
+#define RCC_CLOCKTYPE_PCLK2              0x00000008U
+/**
+  * @}
+  */
+
+/** @defgroup RCC_System_Clock_Source System Clock Source
+  * @note     The RCC_SYSCLKSOURCE_PLLRCLK parameter is available only for
+  *           STM32F446xx devices.
+  * @{
+  */
+#define RCC_SYSCLKSOURCE_HSI             RCC_CFGR_SW_HSI
+#define RCC_SYSCLKSOURCE_HSE             RCC_CFGR_SW_HSE
+#define RCC_SYSCLKSOURCE_PLLCLK          RCC_CFGR_SW_PLL
+#define RCC_SYSCLKSOURCE_PLLRCLK         ((uint32_t)(RCC_CFGR_SW_0 | RCC_CFGR_SW_1))
+/**
+  * @}
+  */
+
+/** @defgroup RCC_System_Clock_Source_Status System Clock Source Status
+  * @note     The RCC_SYSCLKSOURCE_STATUS_PLLRCLK parameter is available only for
+  *           STM32F446xx devices.
+  * @{
+  */
+#define RCC_SYSCLKSOURCE_STATUS_HSI     RCC_CFGR_SWS_HSI   /*!< HSI used as system clock */
+#define RCC_SYSCLKSOURCE_STATUS_HSE     RCC_CFGR_SWS_HSE   /*!< HSE used as system clock */
+#define RCC_SYSCLKSOURCE_STATUS_PLLCLK  RCC_CFGR_SWS_PLL   /*!< PLL used as system clock */
+#define RCC_SYSCLKSOURCE_STATUS_PLLRCLK ((uint32_t)(RCC_CFGR_SWS_0 | RCC_CFGR_SWS_1))   /*!< PLLR used as system clock */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_AHB_Clock_Source AHB Clock Source
+  * @{
+  */
+#define RCC_SYSCLK_DIV1                  RCC_CFGR_HPRE_DIV1
+#define RCC_SYSCLK_DIV2                  RCC_CFGR_HPRE_DIV2
+#define RCC_SYSCLK_DIV4                  RCC_CFGR_HPRE_DIV4
+#define RCC_SYSCLK_DIV8                  RCC_CFGR_HPRE_DIV8
+#define RCC_SYSCLK_DIV16                 RCC_CFGR_HPRE_DIV16
+#define RCC_SYSCLK_DIV64                 RCC_CFGR_HPRE_DIV64
+#define RCC_SYSCLK_DIV128                RCC_CFGR_HPRE_DIV128
+#define RCC_SYSCLK_DIV256                RCC_CFGR_HPRE_DIV256
+#define RCC_SYSCLK_DIV512                RCC_CFGR_HPRE_DIV512
+/**
+  * @}
+  */
+
+/** @defgroup RCC_APB1_APB2_Clock_Source APB1/APB2 Clock Source
+  * @{
+  */
+#define RCC_HCLK_DIV1                    RCC_CFGR_PPRE1_DIV1
+#define RCC_HCLK_DIV2                    RCC_CFGR_PPRE1_DIV2
+#define RCC_HCLK_DIV4                    RCC_CFGR_PPRE1_DIV4
+#define RCC_HCLK_DIV8                    RCC_CFGR_PPRE1_DIV8
+#define RCC_HCLK_DIV16                   RCC_CFGR_PPRE1_DIV16
+/**
+  * @}
+  */
+
+/** @defgroup RCC_RTC_Clock_Source RTC Clock Source
+  * @{
+  */
+#define RCC_RTCCLKSOURCE_NO_CLK          0x00000000U
+#define RCC_RTCCLKSOURCE_LSE             0x00000100U
+#define RCC_RTCCLKSOURCE_LSI             0x00000200U
+#define RCC_RTCCLKSOURCE_HSE_DIVX        0x00000300U
+#define RCC_RTCCLKSOURCE_HSE_DIV2        0x00020300U
+#define RCC_RTCCLKSOURCE_HSE_DIV3        0x00030300U
+#define RCC_RTCCLKSOURCE_HSE_DIV4        0x00040300U
+#define RCC_RTCCLKSOURCE_HSE_DIV5        0x00050300U
+#define RCC_RTCCLKSOURCE_HSE_DIV6        0x00060300U
+#define RCC_RTCCLKSOURCE_HSE_DIV7        0x00070300U
+#define RCC_RTCCLKSOURCE_HSE_DIV8        0x00080300U
+#define RCC_RTCCLKSOURCE_HSE_DIV9        0x00090300U
+#define RCC_RTCCLKSOURCE_HSE_DIV10       0x000A0300U
+#define RCC_RTCCLKSOURCE_HSE_DIV11       0x000B0300U
+#define RCC_RTCCLKSOURCE_HSE_DIV12       0x000C0300U
+#define RCC_RTCCLKSOURCE_HSE_DIV13       0x000D0300U
+#define RCC_RTCCLKSOURCE_HSE_DIV14       0x000E0300U
+#define RCC_RTCCLKSOURCE_HSE_DIV15       0x000F0300U
+#define RCC_RTCCLKSOURCE_HSE_DIV16       0x00100300U
+#define RCC_RTCCLKSOURCE_HSE_DIV17       0x00110300U
+#define RCC_RTCCLKSOURCE_HSE_DIV18       0x00120300U
+#define RCC_RTCCLKSOURCE_HSE_DIV19       0x00130300U
+#define RCC_RTCCLKSOURCE_HSE_DIV20       0x00140300U
+#define RCC_RTCCLKSOURCE_HSE_DIV21       0x00150300U
+#define RCC_RTCCLKSOURCE_HSE_DIV22       0x00160300U
+#define RCC_RTCCLKSOURCE_HSE_DIV23       0x00170300U
+#define RCC_RTCCLKSOURCE_HSE_DIV24       0x00180300U
+#define RCC_RTCCLKSOURCE_HSE_DIV25       0x00190300U
+#define RCC_RTCCLKSOURCE_HSE_DIV26       0x001A0300U
+#define RCC_RTCCLKSOURCE_HSE_DIV27       0x001B0300U
+#define RCC_RTCCLKSOURCE_HSE_DIV28       0x001C0300U
+#define RCC_RTCCLKSOURCE_HSE_DIV29       0x001D0300U
+#define RCC_RTCCLKSOURCE_HSE_DIV30       0x001E0300U
+#define RCC_RTCCLKSOURCE_HSE_DIV31       0x001F0300U
+/**
+  * @}
+  */
+
+/** @defgroup RCC_MCO_Index MCO Index
+  * @{
+  */
+#define RCC_MCO1                         0x00000000U
+#define RCC_MCO2                         0x00000001U
+/**
+  * @}
+  */
+
+/** @defgroup RCC_MCO1_Clock_Source MCO1 Clock Source
+  * @{
+  */
+#define RCC_MCO1SOURCE_HSI               0x00000000U
+#define RCC_MCO1SOURCE_LSE               RCC_CFGR_MCO1_0
+#define RCC_MCO1SOURCE_HSE               RCC_CFGR_MCO1_1
+#define RCC_MCO1SOURCE_PLLCLK            RCC_CFGR_MCO1
+/**
+  * @}
+  */
+
+/** @defgroup RCC_MCOx_Clock_Prescaler MCOx Clock Prescaler
+  * @{
+  */
+#define RCC_MCODIV_1                    0x00000000U
+#define RCC_MCODIV_2                    RCC_CFGR_MCO1PRE_2
+#define RCC_MCODIV_3                    ((uint32_t)RCC_CFGR_MCO1PRE_0 | RCC_CFGR_MCO1PRE_2)
+#define RCC_MCODIV_4                    ((uint32_t)RCC_CFGR_MCO1PRE_1 | RCC_CFGR_MCO1PRE_2)
+#define RCC_MCODIV_5                    RCC_CFGR_MCO1PRE
+/**
+  * @}
+  */
+
+/** @defgroup RCC_Interrupt Interrupts
+  * @{
+  */
+#define RCC_IT_LSIRDY                    ((uint8_t)0x01)
+#define RCC_IT_LSERDY                    ((uint8_t)0x02)
+#define RCC_IT_HSIRDY                    ((uint8_t)0x04)
+#define RCC_IT_HSERDY                    ((uint8_t)0x08)
+#define RCC_IT_PLLRDY                    ((uint8_t)0x10)
+#define RCC_IT_PLLI2SRDY                 ((uint8_t)0x20)
+#define RCC_IT_CSS                       ((uint8_t)0x80)
+/**
+  * @}
+  */
+
+/** @defgroup RCC_Flag Flags
+  *        Elements values convention: 0XXYYYYYb
+  *           - YYYYY  : Flag position in the register
+  *           - 0XX  : Register index
+  *                 - 01: CR register
+  *                 - 10: BDCR register
+  *                 - 11: CSR register
+  * @{
+  */
+/* Flags in the CR register */
+#define RCC_FLAG_HSIRDY                  ((uint8_t)0x21)
+#define RCC_FLAG_HSERDY                  ((uint8_t)0x31)
+#define RCC_FLAG_PLLRDY                  ((uint8_t)0x39)
+#define RCC_FLAG_PLLI2SRDY               ((uint8_t)0x3B)
+
+/* Flags in the BDCR register */
+#define RCC_FLAG_LSERDY                  ((uint8_t)0x41)
+
+/* Flags in the CSR register */
+#define RCC_FLAG_LSIRDY                  ((uint8_t)0x61)
+#define RCC_FLAG_BORRST                  ((uint8_t)0x79)
+#define RCC_FLAG_PINRST                  ((uint8_t)0x7A)
+#define RCC_FLAG_PORRST                  ((uint8_t)0x7B)
+#define RCC_FLAG_SFTRST                  ((uint8_t)0x7C)
+#define RCC_FLAG_IWDGRST                 ((uint8_t)0x7D)
+#define RCC_FLAG_WWDGRST                 ((uint8_t)0x7E)
+#define RCC_FLAG_LPWRRST                 ((uint8_t)0x7F)
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup RCC_Exported_Macros RCC Exported Macros
+  * @{
+  */
+
+/** @defgroup RCC_AHB1_Clock_Enable_Disable AHB1 Peripheral Clock Enable Disable
+  * @brief  Enable or disable the AHB1 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_GPIOA_CLK_ENABLE()   do { \
+                                            __IO uint32_t tmpreg = 0x00U; \
+                                            SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOAEN);\
+                                            /* Delay after an RCC peripheral clock enabling */ \
+                                            tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOAEN);\
+                                            UNUSED(tmpreg); \
+                                          } while(0U)
+#define __HAL_RCC_GPIOB_CLK_ENABLE()   do { \
+                                            __IO uint32_t tmpreg = 0x00U; \
+                                            SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOBEN);\
+                                            /* Delay after an RCC peripheral clock enabling */ \
+                                            tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOBEN);\
+                                            UNUSED(tmpreg); \
+                                          } while(0U)
+#define __HAL_RCC_GPIOC_CLK_ENABLE()  do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOCEN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOCEN);\
+                                           UNUSED(tmpreg); \
+                                          } while(0U)
+#define __HAL_RCC_GPIOH_CLK_ENABLE()  do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOHEN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOHEN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_DMA1_CLK_ENABLE()  do { \
+                                          __IO uint32_t tmpreg = 0x00U; \
+                                          SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA1EN);\
+                                          /* Delay after an RCC peripheral clock enabling */ \
+                                          tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA1EN);\
+                                          UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_DMA2_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+
+#define __HAL_RCC_GPIOA_CLK_DISABLE()        (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOAEN))
+#define __HAL_RCC_GPIOB_CLK_DISABLE()        (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOBEN))
+#define __HAL_RCC_GPIOC_CLK_DISABLE()        (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOCEN))
+#define __HAL_RCC_GPIOH_CLK_DISABLE()        (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOHEN))
+#define __HAL_RCC_DMA1_CLK_DISABLE()         (RCC->AHB1ENR &= ~(RCC_AHB1ENR_DMA1EN))
+#define __HAL_RCC_DMA2_CLK_DISABLE()         (RCC->AHB1ENR &= ~(RCC_AHB1ENR_DMA2EN))
+/**
+  * @}
+  */
+
+/** @defgroup RCC_AHB1_Peripheral_Clock_Enable_Disable_Status AHB1 Peripheral Clock Enable Disable Status
+  * @brief  Get the enable or disable status of the AHB1 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_GPIOA_IS_CLK_ENABLED()        ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOAEN)) != RESET)
+#define __HAL_RCC_GPIOB_IS_CLK_ENABLED()        ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOBEN)) != RESET)
+#define __HAL_RCC_GPIOC_IS_CLK_ENABLED()        ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOCEN)) != RESET)
+#define __HAL_RCC_GPIOH_IS_CLK_ENABLED()        ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOHEN)) != RESET)
+#define __HAL_RCC_DMA1_IS_CLK_ENABLED()         ((RCC->AHB1ENR &(RCC_AHB1ENR_DMA1EN)) != RESET)
+#define __HAL_RCC_DMA2_IS_CLK_ENABLED()         ((RCC->AHB1ENR &(RCC_AHB1ENR_DMA2EN)) != RESET)
+
+#define __HAL_RCC_GPIOA_IS_CLK_DISABLED()       ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOAEN)) == RESET)
+#define __HAL_RCC_GPIOB_IS_CLK_DISABLED()       ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOBEN)) == RESET)
+#define __HAL_RCC_GPIOC_IS_CLK_DISABLED()       ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOCEN)) == RESET)
+#define __HAL_RCC_GPIOH_IS_CLK_DISABLED()       ((RCC->AHB1ENR &(RCC_AHB1ENR_GPIOHEN)) == RESET)
+#define __HAL_RCC_DMA1_IS_CLK_DISABLED()        ((RCC->AHB1ENR &(RCC_AHB1ENR_DMA1EN)) == RESET)
+#define __HAL_RCC_DMA2_IS_CLK_DISABLED()        ((RCC->AHB1ENR &(RCC_AHB1ENR_DMA2EN)) == RESET)
+/**
+  * @}
+  */
+
+/** @defgroup RCC_APB1_Clock_Enable_Disable APB1 Peripheral Clock Enable Disable
+  * @brief  Enable or disable the Low Speed APB (APB1) peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_TIM5_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM5EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_WWDG_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB1ENR, RCC_APB1ENR_WWDGEN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_WWDGEN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_SPI2_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI2EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI2EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_USART2_CLK_ENABLE()     do { \
+                                               __IO uint32_t tmpreg = 0x00U; \
+                                               SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN);\
+                                               /* Delay after an RCC peripheral clock enabling */ \
+                                               tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART2EN);\
+                                               UNUSED(tmpreg); \
+                                             } while(0U)
+#define __HAL_RCC_I2C1_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_I2C2_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C2EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C2EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_PWR_CLK_ENABLE()     do { \
+                                            __IO uint32_t tmpreg = 0x00U; \
+                                            SET_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN);\
+                                            /* Delay after an RCC peripheral clock enabling */ \
+                                            tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN);\
+                                            UNUSED(tmpreg); \
+                                          } while(0U)
+
+#define __HAL_RCC_TIM5_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM5EN))
+#define __HAL_RCC_WWDG_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_WWDGEN))
+#define __HAL_RCC_SPI2_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_SPI2EN))
+#define __HAL_RCC_USART2_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_USART2EN))
+#define __HAL_RCC_I2C1_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C1EN))
+#define __HAL_RCC_I2C2_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C2EN))
+#define __HAL_RCC_PWR_CLK_DISABLE()    (RCC->APB1ENR &= ~(RCC_APB1ENR_PWREN))
+/**
+  * @}
+  */
+
+/** @defgroup RCC_APB1_Peripheral_Clock_Enable_Disable_Status APB1 Peripheral Clock Enable Disable Status
+  * @brief  Get the enable or disable status of the APB1 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_TIM5_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM5EN)) != RESET)
+#define __HAL_RCC_WWDG_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_WWDGEN)) != RESET)
+#define __HAL_RCC_SPI2_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_SPI2EN)) != RESET)
+#define __HAL_RCC_USART2_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART2EN)) != RESET)
+#define __HAL_RCC_I2C1_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_I2C1EN)) != RESET)
+#define __HAL_RCC_I2C2_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_I2C2EN)) != RESET)
+#define __HAL_RCC_PWR_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_PWREN)) != RESET)
+
+#define __HAL_RCC_TIM5_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM5EN)) == RESET)
+#define __HAL_RCC_WWDG_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_WWDGEN)) == RESET)
+#define __HAL_RCC_SPI2_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_SPI2EN)) == RESET)
+#define __HAL_RCC_USART2_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART2EN)) == RESET)
+#define __HAL_RCC_I2C1_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_I2C1EN)) == RESET)
+#define __HAL_RCC_I2C2_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_I2C2EN)) == RESET)
+#define __HAL_RCC_PWR_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_PWREN)) == RESET)
+/**
+  * @}
+  */
+
+/** @defgroup RCC_APB2_Clock_Enable_Disable APB2 Peripheral Clock Enable Disable
+  * @brief  Enable or disable the High Speed APB (APB2) peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_TIM1_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM1EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_USART1_CLK_ENABLE()   do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_USART6_CLK_ENABLE()   do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART6EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART6EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_ADC1_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC1EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_SPI1_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI1EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_SYSCFG_CLK_ENABLE()   do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_TIM9_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM9EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_TIM11_CLK_ENABLE()    do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM11EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM11EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+
+#define __HAL_RCC_TIM1_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM1EN))
+#define __HAL_RCC_USART1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_USART1EN))
+#define __HAL_RCC_USART6_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_USART6EN))
+#define __HAL_RCC_ADC1_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC1EN))
+#define __HAL_RCC_SPI1_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI1EN))
+#define __HAL_RCC_SYSCFG_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SYSCFGEN))
+#define __HAL_RCC_TIM9_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM9EN))
+#define __HAL_RCC_TIM11_CLK_DISABLE()  (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM11EN))
+/**
+  * @}
+  */
+
+/** @defgroup RCC_APB2_Peripheral_Clock_Enable_Disable_Status APB2 Peripheral Clock Enable Disable Status
+  * @brief  Get the enable or disable status of the APB2 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_TIM1_IS_CLK_ENABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_TIM1EN)) != RESET)
+#define __HAL_RCC_USART1_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART1EN)) != RESET)
+#define __HAL_RCC_USART6_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART6EN)) != RESET)
+#define __HAL_RCC_ADC1_IS_CLK_ENABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_ADC1EN)) != RESET)
+#define __HAL_RCC_SPI1_IS_CLK_ENABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SPI1EN)) != RESET)
+#define __HAL_RCC_SYSCFG_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SYSCFGEN)) != RESET)
+#define __HAL_RCC_TIM9_IS_CLK_ENABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_TIM9EN)) != RESET)
+#define __HAL_RCC_TIM11_IS_CLK_ENABLED()  ((RCC->APB2ENR & (RCC_APB2ENR_TIM11EN)) != RESET)
+
+#define __HAL_RCC_TIM1_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_TIM1EN)) == RESET)
+#define __HAL_RCC_USART1_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART1EN)) == RESET)
+#define __HAL_RCC_USART6_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_USART6EN)) == RESET)
+#define __HAL_RCC_ADC1_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_ADC1EN)) == RESET)
+#define __HAL_RCC_SPI1_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SPI1EN)) == RESET)
+#define __HAL_RCC_SYSCFG_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SYSCFGEN)) == RESET)
+#define __HAL_RCC_TIM9_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_TIM9EN)) == RESET)
+#define __HAL_RCC_TIM11_IS_CLK_DISABLED()  ((RCC->APB2ENR & (RCC_APB2ENR_TIM11EN)) == RESET)
+/**
+  * @}
+  */
+
+/** @defgroup RCC_AHB1_Force_Release_Reset AHB1 Force Release Reset
+  * @brief  Force or release AHB1 peripheral reset.
+  * @{
+  */
+#define __HAL_RCC_GPIOA_FORCE_RESET()   (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOARST))
+#define __HAL_RCC_GPIOB_FORCE_RESET()   (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOBRST))
+#define __HAL_RCC_GPIOC_FORCE_RESET()   (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOCRST))
+#define __HAL_RCC_GPIOH_FORCE_RESET()   (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOHRST))
+#define __HAL_RCC_DMA1_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_DMA1RST))
+#define __HAL_RCC_DMA2_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_DMA2RST))
+
+#define __HAL_RCC_AHB1_RELEASE_RESET()  (RCC->AHB1RSTR = 0x00U)
+#define __HAL_RCC_GPIOA_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOARST))
+#define __HAL_RCC_GPIOB_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOBRST))
+#define __HAL_RCC_GPIOC_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOCRST))
+#define __HAL_RCC_GPIOH_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOHRST))
+#define __HAL_RCC_DMA1_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_DMA1RST))
+#define __HAL_RCC_DMA2_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_DMA2RST))
+/**
+  * @}
+  */
+
+/** @defgroup RCC_APB1_Force_Release_Reset APB1 Force Release Reset
+  * @brief  Force or release APB1 peripheral reset.
+  * @{
+  */
+#define __HAL_RCC_TIM5_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM5RST))
+#define __HAL_RCC_WWDG_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_WWDGRST))
+#define __HAL_RCC_SPI2_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_SPI2RST))
+#define __HAL_RCC_USART2_FORCE_RESET()   (RCC->APB1RSTR |= (RCC_APB1RSTR_USART2RST))
+#define __HAL_RCC_I2C1_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C1RST))
+#define __HAL_RCC_I2C2_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C2RST))
+#define __HAL_RCC_PWR_FORCE_RESET()      (RCC->APB1RSTR |= (RCC_APB1RSTR_PWRRST))
+
+#define __HAL_RCC_APB1_RELEASE_RESET()   (RCC->APB1RSTR = 0x00U)
+#define __HAL_RCC_TIM5_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM5RST))
+#define __HAL_RCC_WWDG_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_WWDGRST))
+#define __HAL_RCC_SPI2_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPI2RST))
+#define __HAL_RCC_USART2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_USART2RST))
+#define __HAL_RCC_I2C1_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C1RST))
+#define __HAL_RCC_I2C2_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C2RST))
+#define __HAL_RCC_PWR_RELEASE_RESET()    (RCC->APB1RSTR &= ~(RCC_APB1RSTR_PWRRST))
+/**
+  * @}
+  */
+
+/** @defgroup RCC_APB2_Force_Release_Reset APB2 Force Release Reset
+  * @brief  Force or release APB2 peripheral reset.
+  * @{
+  */
+#define __HAL_RCC_TIM1_FORCE_RESET()     (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM1RST))
+#define __HAL_RCC_USART1_FORCE_RESET()   (RCC->APB2RSTR |= (RCC_APB2RSTR_USART1RST))
+#define __HAL_RCC_USART6_FORCE_RESET()   (RCC->APB2RSTR |= (RCC_APB2RSTR_USART6RST))
+#define __HAL_RCC_ADC_FORCE_RESET()      (RCC->APB2RSTR |= (RCC_APB2RSTR_ADCRST))
+#define __HAL_RCC_SPI1_FORCE_RESET()     (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI1RST))
+#define __HAL_RCC_SYSCFG_FORCE_RESET()   (RCC->APB2RSTR |= (RCC_APB2RSTR_SYSCFGRST))
+#define __HAL_RCC_TIM9_FORCE_RESET()     (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM9RST))
+#define __HAL_RCC_TIM11_FORCE_RESET()    (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM11RST))
+
+#define __HAL_RCC_APB2_RELEASE_RESET()   (RCC->APB2RSTR = 0x00U)
+#define __HAL_RCC_TIM1_RELEASE_RESET()   (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM1RST))
+#define __HAL_RCC_USART1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_USART1RST))
+#define __HAL_RCC_USART6_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_USART6RST))
+#define __HAL_RCC_ADC_RELEASE_RESET()    (RCC->APB2RSTR &= ~(RCC_APB2RSTR_ADCRST))
+#define __HAL_RCC_SPI1_RELEASE_RESET()   (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI1RST))
+#define __HAL_RCC_SYSCFG_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SYSCFGRST))
+#define __HAL_RCC_TIM9_RELEASE_RESET()   (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM9RST))
+#define __HAL_RCC_TIM11_RELEASE_RESET()  (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM11RST))
+/**
+  * @}
+  */
+
+/** @defgroup RCC_AHB1_LowPower_Enable_Disable AHB1 Peripheral Low Power Enable Disable
+  * @brief  Enable or disable the AHB1 peripheral clock during Low Power (Sleep) mode.
+  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
+  *         power consumption.
+  * @note   After wake-up from SLEEP mode, the peripheral clock is enabled again.
+  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
+  * @{
+  */
+#define __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE()    (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOALPEN))
+#define __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE()    (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOBLPEN))
+#define __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE()    (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOCLPEN))
+#define __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE()    (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOHLPEN))
+#define __HAL_RCC_DMA1_CLK_SLEEP_ENABLE()     (RCC->AHB1LPENR |= (RCC_AHB1LPENR_DMA1LPEN))
+#define __HAL_RCC_DMA2_CLK_SLEEP_ENABLE()     (RCC->AHB1LPENR |= (RCC_AHB1LPENR_DMA2LPEN))
+
+#define __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE()   (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOALPEN))
+#define __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE()   (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOBLPEN))
+#define __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE()   (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOCLPEN))
+#define __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE()   (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOHLPEN))
+#define __HAL_RCC_DMA1_CLK_SLEEP_DISABLE()    (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_DMA1LPEN))
+#define __HAL_RCC_DMA2_CLK_SLEEP_DISABLE()    (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_DMA2LPEN))
+/**
+  * @}
+  */
+
+/** @defgroup RCC_APB1_LowPower_Enable_Disable APB1 Peripheral Low Power Enable Disable
+  * @brief  Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode.
+  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
+  *         power consumption.
+  * @note   After wake-up from SLEEP mode, the peripheral clock is enabled again.
+  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
+  * @{
+  */
+#define __HAL_RCC_TIM5_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM5LPEN))
+#define __HAL_RCC_WWDG_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_WWDGLPEN))
+#define __HAL_RCC_SPI2_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_SPI2LPEN))
+#define __HAL_RCC_USART2_CLK_SLEEP_ENABLE()  (RCC->APB1LPENR |= (RCC_APB1LPENR_USART2LPEN))
+#define __HAL_RCC_I2C1_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C1LPEN))
+#define __HAL_RCC_I2C2_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C2LPEN))
+#define __HAL_RCC_PWR_CLK_SLEEP_ENABLE()     (RCC->APB1LPENR |= (RCC_APB1LPENR_PWRLPEN))
+
+#define __HAL_RCC_TIM5_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM5LPEN))
+#define __HAL_RCC_WWDG_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_WWDGLPEN))
+#define __HAL_RCC_SPI2_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_SPI2LPEN))
+#define __HAL_RCC_USART2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_USART2LPEN))
+#define __HAL_RCC_I2C1_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C1LPEN))
+#define __HAL_RCC_I2C2_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C2LPEN))
+#define __HAL_RCC_PWR_CLK_SLEEP_DISABLE()    (RCC->APB1LPENR &= ~(RCC_APB1LPENR_PWRLPEN))
+/**
+  * @}
+  */
+
+/** @defgroup RCC_APB2_LowPower_Enable_Disable APB2 Peripheral Low Power Enable Disable
+  * @brief  Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode.
+  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
+  *         power consumption.
+  * @note   After wake-up from SLEEP mode, the peripheral clock is enabled again.
+  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
+  * @{
+  */
+#define __HAL_RCC_TIM1_CLK_SLEEP_ENABLE()    (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM1LPEN))
+#define __HAL_RCC_USART1_CLK_SLEEP_ENABLE()  (RCC->APB2LPENR |= (RCC_APB2LPENR_USART1LPEN))
+#define __HAL_RCC_USART6_CLK_SLEEP_ENABLE()  (RCC->APB2LPENR |= (RCC_APB2LPENR_USART6LPEN))
+#define __HAL_RCC_ADC1_CLK_SLEEP_ENABLE()    (RCC->APB2LPENR |= (RCC_APB2LPENR_ADC1LPEN))
+#define __HAL_RCC_SPI1_CLK_SLEEP_ENABLE()    (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI1LPEN))
+#define __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE()  (RCC->APB2LPENR |= (RCC_APB2LPENR_SYSCFGLPEN))
+#define __HAL_RCC_TIM9_CLK_SLEEP_ENABLE()    (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM9LPEN))
+#define __HAL_RCC_TIM11_CLK_SLEEP_ENABLE()   (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM11LPEN))
+
+#define __HAL_RCC_TIM1_CLK_SLEEP_DISABLE()   (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM1LPEN))
+#define __HAL_RCC_USART1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_USART1LPEN))
+#define __HAL_RCC_USART6_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_USART6LPEN))
+#define __HAL_RCC_ADC1_CLK_SLEEP_DISABLE()   (RCC->APB2LPENR &= ~(RCC_APB2LPENR_ADC1LPEN))
+#define __HAL_RCC_SPI1_CLK_SLEEP_DISABLE()   (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI1LPEN))
+#define __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SYSCFGLPEN))
+#define __HAL_RCC_TIM9_CLK_SLEEP_DISABLE()   (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM9LPEN))
+#define __HAL_RCC_TIM11_CLK_SLEEP_DISABLE()  (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM11LPEN))
+/**
+  * @}
+  */
+
+/** @defgroup RCC_HSI_Configuration HSI Configuration
+  * @{
+  */
+
+/** @brief  Macros to enable or disable the Internal High Speed oscillator (HSI).
+  * @note   The HSI is stopped by hardware when entering STOP and STANDBY modes.
+  *         It is used (enabled by hardware) as system clock source after startup
+  *         from Reset, wake-up from STOP and STANDBY mode, or in case of failure
+  *         of the HSE used directly or indirectly as system clock (if the Clock
+  *         Security System CSS is enabled).
+  * @note   HSI can not be stopped if it is used as system clock source. In this case,
+  *         you have to select another source of the system clock then stop the HSI.
+  * @note   After enabling the HSI, the application software should wait on HSIRDY
+  *         flag to be set indicating that HSI clock is stable and can be used as
+  *         system clock source.
+  *         This parameter can be: ENABLE or DISABLE.
+  * @note   When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator
+  *         clock cycles.
+  */
+#define __HAL_RCC_HSI_ENABLE() (*(__IO uint32_t *) RCC_CR_HSION_BB = ENABLE)
+#define __HAL_RCC_HSI_DISABLE() (*(__IO uint32_t *) RCC_CR_HSION_BB = DISABLE)
+
+/** @brief  Macro to adjust the Internal High Speed oscillator (HSI) calibration value.
+  * @note   The calibration is used to compensate for the variations in voltage
+  *         and temperature that influence the frequency of the internal HSI RC.
+  * @param  __HSICalibrationValue__ specifies the calibration trimming value.
+  *         (default is RCC_HSICALIBRATION_DEFAULT).
+  *         This parameter must be a number between 0 and 0x1F.
+  */
+#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(__HSICalibrationValue__) (MODIFY_REG(RCC->CR,\
+                                                                        RCC_CR_HSITRIM, (uint32_t)(__HSICalibrationValue__) << RCC_CR_HSITRIM_Pos))
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LSI_Configuration LSI Configuration
+  * @{
+  */
+
+/** @brief  Macros to enable or disable the Internal Low Speed oscillator (LSI).
+  * @note   After enabling the LSI, the application software should wait on
+  *         LSIRDY flag to be set indicating that LSI clock is stable and can
+  *         be used to clock the IWDG and/or the RTC.
+  * @note   LSI can not be disabled if the IWDG is running.
+  * @note   When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator
+  *         clock cycles.
+  */
+#define __HAL_RCC_LSI_ENABLE() (*(__IO uint32_t *) RCC_CSR_LSION_BB = ENABLE)
+#define __HAL_RCC_LSI_DISABLE() (*(__IO uint32_t *) RCC_CSR_LSION_BB = DISABLE)
+/**
+  * @}
+  */
+
+/** @defgroup RCC_HSE_Configuration HSE Configuration
+  * @{
+  */
+
+/**
+  * @brief  Macro to configure the External High Speed oscillator (HSE).
+  * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not supported by this macro.
+  *         User should request a transition to HSE Off first and then HSE On or HSE Bypass.
+  * @note   After enabling the HSE (RCC_HSE_ON or RCC_HSE_Bypass), the application
+  *         software should wait on HSERDY flag to be set indicating that HSE clock
+  *         is stable and can be used to clock the PLL and/or system clock.
+  * @note   HSE state can not be changed if it is used directly or through the
+  *         PLL as system clock. In this case, you have to select another source
+  *         of the system clock then change the HSE state (ex. disable it).
+  * @note   The HSE is stopped by hardware when entering STOP and STANDBY modes.
+  * @note   This function reset the CSSON bit, so if the clock security system(CSS)
+  *         was previously enabled you have to enable it again after calling this
+  *         function.
+  * @param  __STATE__ specifies the new state of the HSE.
+  *         This parameter can be one of the following values:
+  *            @arg RCC_HSE_OFF: turn OFF the HSE oscillator, HSERDY flag goes low after
+  *                              6 HSE oscillator clock cycles.
+  *            @arg RCC_HSE_ON: turn ON the HSE oscillator.
+  *            @arg RCC_HSE_BYPASS: HSE oscillator bypassed with external clock.
+  */
+#define __HAL_RCC_HSE_CONFIG(__STATE__)                         \
+  do {                                        \
+    if ((__STATE__) == RCC_HSE_ON)            \
+    {                                         \
+      SET_BIT(RCC->CR, RCC_CR_HSEON);         \
+    }                                         \
+    else if ((__STATE__) == RCC_HSE_BYPASS)   \
+    {                                         \
+      SET_BIT(RCC->CR, RCC_CR_HSEBYP);        \
+      SET_BIT(RCC->CR, RCC_CR_HSEON);         \
+    }                                         \
+    else                                      \
+    {                                         \
+      CLEAR_BIT(RCC->CR, RCC_CR_HSEON);       \
+      CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);      \
+    }                                         \
+  } while(0U)
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LSE_Configuration LSE Configuration
+  * @{
+  */
+
+/**
+  * @brief  Macro to configure the External Low Speed oscillator (LSE).
+  * @note   Transition LSE Bypass to LSE On and LSE On to LSE Bypass are not supported by this macro.
+  *         User should request a transition to LSE Off first and then LSE On or LSE Bypass.
+  * @note   As the LSE is in the Backup domain and write access is denied to
+  *         this domain after reset, you have to enable write access using
+  *         HAL_PWR_EnableBkUpAccess() function before to configure the LSE
+  *         (to be done once after reset).
+  * @note   After enabling the LSE (RCC_LSE_ON or RCC_LSE_BYPASS), the application
+  *         software should wait on LSERDY flag to be set indicating that LSE clock
+  *         is stable and can be used to clock the RTC.
+  * @param  __STATE__ specifies the new state of the LSE.
+  *         This parameter can be one of the following values:
+  *            @arg RCC_LSE_OFF: turn OFF the LSE oscillator, LSERDY flag goes low after
+  *                              6 LSE oscillator clock cycles.
+  *            @arg RCC_LSE_ON: turn ON the LSE oscillator.
+  *            @arg RCC_LSE_BYPASS: LSE oscillator bypassed with external clock.
+  */
+#define __HAL_RCC_LSE_CONFIG(__STATE__) \
+  do {                                       \
+    if((__STATE__) == RCC_LSE_ON)            \
+    {                                        \
+      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);    \
+    }                                        \
+    else if((__STATE__) == RCC_LSE_BYPASS)   \
+    {                                        \
+      SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);   \
+      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);    \
+    }                                        \
+    else                                     \
+    {                                        \
+      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);  \
+      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); \
+    }                                        \
+  } while(0U)
+/**
+  * @}
+  */
+
+/** @defgroup RCC_Internal_RTC_Clock_Configuration RTC Clock Configuration
+  * @{
+  */
+
+/** @brief  Macros to enable or disable the RTC clock.
+  * @note   These macros must be used only after the RTC clock source was selected.
+  */
+#define __HAL_RCC_RTC_ENABLE() (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = ENABLE)
+#define __HAL_RCC_RTC_DISABLE() (*(__IO uint32_t *) RCC_BDCR_RTCEN_BB = DISABLE)
+
+/** @brief  Macros to configure the RTC clock (RTCCLK).
+  * @note   As the RTC clock configuration bits are in the Backup domain and write
+  *         access is denied to this domain after reset, you have to enable write
+  *         access using the Power Backup Access macro before to configure
+  *         the RTC clock source (to be done once after reset).
+  * @note   Once the RTC clock is configured it can't be changed unless the
+  *         Backup domain is reset using __HAL_RCC_BackupReset_RELEASE() macro, or by
+  *         a Power On Reset (POR).
+  * @param  __RTCCLKSource__ specifies the RTC clock source.
+  *         This parameter can be one of the following values:
+  *            @arg @ref RCC_RTCCLKSOURCE_NO_CLK : No clock selected as RTC clock.
+  *            @arg @ref RCC_RTCCLKSOURCE_LSE : LSE selected as RTC clock.
+  *            @arg @ref RCC_RTCCLKSOURCE_LSI : LSI selected as RTC clock.
+  *            @arg @ref RCC_RTCCLKSOURCE_HSE_DIVX HSE divided by X selected as RTC clock (X can be retrieved thanks to @ref __HAL_RCC_GET_RTC_HSE_PRESCALER()
+  * @note   If the LSE or LSI is used as RTC clock source, the RTC continues to
+  *         work in STOP and STANDBY modes, and can be used as wake-up source.
+  *         However, when the HSE clock is used as RTC clock source, the RTC
+  *         cannot be used in STOP and STANDBY modes.
+  * @note   The maximum input clock frequency for RTC is 1MHz (when using HSE as
+  *         RTC clock source).
+  */
+#define __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__) (((__RTCCLKSource__) & RCC_BDCR_RTCSEL) == RCC_BDCR_RTCSEL) ?    \
+  MODIFY_REG(RCC->CFGR, RCC_CFGR_RTCPRE, ((__RTCCLKSource__) & 0xFFFFCFFU)) : CLEAR_BIT(RCC->CFGR, RCC_CFGR_RTCPRE)
+
+#define __HAL_RCC_RTC_CONFIG(__RTCCLKSource__) do { __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__);    \
+                                                    RCC->BDCR |= ((__RTCCLKSource__) & 0x00000FFFU);  \
+                                                   } while(0U)
+
+/** @brief Macro to get the RTC clock source.
+  * @retval The clock source can be one of the following values:
+  *            @arg @ref RCC_RTCCLKSOURCE_NO_CLK No clock selected as RTC clock
+  *            @arg @ref RCC_RTCCLKSOURCE_LSE LSE selected as RTC clock
+  *            @arg @ref RCC_RTCCLKSOURCE_LSI LSI selected as RTC clock
+  *            @arg @ref RCC_RTCCLKSOURCE_HSE_DIVX HSE divided by X selected as RTC clock (X can be retrieved thanks to @ref __HAL_RCC_GET_RTC_HSE_PRESCALER()
+  */
+#define __HAL_RCC_GET_RTC_SOURCE() (READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL))
+
+/**
+  * @brief   Get the RTC and HSE clock divider (RTCPRE).
+  * @retval Returned value can be one of the following values:
+  *            @arg @ref RCC_RTCCLKSOURCE_HSE_DIVX HSE divided by X selected as RTC clock (X can be retrieved thanks to @ref __HAL_RCC_GET_RTC_HSE_PRESCALER()
+  */
+#define  __HAL_RCC_GET_RTC_HSE_PRESCALER() (READ_BIT(RCC->CFGR, RCC_CFGR_RTCPRE) | RCC_BDCR_RTCSEL)
+
+/** @brief  Macros to force or release the Backup domain reset.
+  * @note   This function resets the RTC peripheral (including the backup registers)
+  *         and the RTC clock source selection in RCC_CSR register.
+  * @note   The BKPSRAM is not affected by this reset.
+  */
+#define __HAL_RCC_BACKUPRESET_FORCE() (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = ENABLE)
+#define __HAL_RCC_BACKUPRESET_RELEASE() (*(__IO uint32_t *) RCC_BDCR_BDRST_BB = DISABLE)
+/**
+  * @}
+  */
+
+/** @defgroup RCC_PLL_Configuration PLL Configuration
+  * @{
+  */
+
+/** @brief  Macros to enable or disable the main PLL.
+  * @note   After enabling the main PLL, the application software should wait on
+  *         PLLRDY flag to be set indicating that PLL clock is stable and can
+  *         be used as system clock source.
+  * @note   The main PLL can not be disabled if it is used as system clock source
+  * @note   The main PLL is disabled by hardware when entering STOP and STANDBY modes.
+  */
+#define __HAL_RCC_PLL_ENABLE() (*(__IO uint32_t *) RCC_CR_PLLON_BB = ENABLE)
+#define __HAL_RCC_PLL_DISABLE() (*(__IO uint32_t *) RCC_CR_PLLON_BB = DISABLE)
+
+/** @brief  Macro to configure the PLL clock source.
+  * @note   This function must be used only when the main PLL is disabled.
+  * @param  __PLLSOURCE__ specifies the PLL entry clock source.
+  *         This parameter can be one of the following values:
+  *            @arg RCC_PLLSOURCE_HSI: HSI oscillator clock selected as PLL clock entry
+  *            @arg RCC_PLLSOURCE_HSE: HSE oscillator clock selected as PLL clock entry
+  *
+  */
+#define __HAL_RCC_PLL_PLLSOURCE_CONFIG(__PLLSOURCE__) MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, (__PLLSOURCE__))
+
+/** @brief  Macro to configure the PLL multiplication factor.
+  * @note   This function must be used only when the main PLL is disabled.
+  * @param  __PLLM__ specifies the division factor for PLL VCO input clock
+  *         This parameter must be a number between Min_Data = 2 and Max_Data = 63.
+  * @note   You have to set the PLLM parameter correctly to ensure that the VCO input
+  *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
+  *         of 2 MHz to limit PLL jitter.
+  *
+  */
+#define __HAL_RCC_PLL_PLLM_CONFIG(__PLLM__) MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLM, (__PLLM__))
+/**
+  * @}
+  */
+
+/** @defgroup RCC_Get_Clock_source Get Clock source
+  * @{
+  */
+/**
+  * @brief Macro to configure the system clock source.
+  * @param __RCC_SYSCLKSOURCE__ specifies the system clock source.
+  * This parameter can be one of the following values:
+  *              - RCC_SYSCLKSOURCE_HSI: HSI oscillator is used as system clock source.
+  *              - RCC_SYSCLKSOURCE_HSE: HSE oscillator is used as system clock source.
+  *              - RCC_SYSCLKSOURCE_PLLCLK: PLL output is used as system clock source.
+  *              - RCC_SYSCLKSOURCE_PLLRCLK: PLLR output is used as system clock source. This
+  *                parameter is available only for STM32F446xx devices.
+  */
+#define __HAL_RCC_SYSCLK_CONFIG(__RCC_SYSCLKSOURCE__) MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, (__RCC_SYSCLKSOURCE__))
+
+/** @brief  Macro to get the clock source used as system clock.
+  * @retval The clock source used as system clock. The returned value can be one
+  *         of the following:
+  *              - RCC_SYSCLKSOURCE_STATUS_HSI: HSI used as system clock.
+  *              - RCC_SYSCLKSOURCE_STATUS_HSE: HSE used as system clock.
+  *              - RCC_SYSCLKSOURCE_STATUS_PLLCLK: PLL used as system clock.
+  *              - RCC_SYSCLKSOURCE_STATUS_PLLRCLK: PLLR used as system clock. This parameter
+  *                is available only for STM32F446xx devices.
+  */
+#define __HAL_RCC_GET_SYSCLK_SOURCE() (RCC->CFGR & RCC_CFGR_SWS)
+
+/** @brief  Macro to get the oscillator used as PLL clock source.
+  * @retval The oscillator used as PLL clock source. The returned value can be one
+  *         of the following:
+  *              - RCC_PLLSOURCE_HSI: HSI oscillator is used as PLL clock source.
+  *              - RCC_PLLSOURCE_HSE: HSE oscillator is used as PLL clock source.
+  */
+#define __HAL_RCC_GET_PLL_OSCSOURCE() ((uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_MCOx_Clock_Config RCC Extended MCOx Clock Config
+  * @{
+  */
+
+/** @brief  Macro to configure the MCO1 clock.
+  * @param  __MCOCLKSOURCE__ specifies the MCO clock source.
+  *          This parameter can be one of the following values:
+  *            @arg RCC_MCO1SOURCE_HSI: HSI clock selected as MCO1 source
+  *            @arg RCC_MCO1SOURCE_LSE: LSE clock selected as MCO1 source
+  *            @arg RCC_MCO1SOURCE_HSE: HSE clock selected as MCO1 source
+  *            @arg RCC_MCO1SOURCE_PLLCLK: main PLL clock selected as MCO1 source
+  * @param  __MCODIV__ specifies the MCO clock prescaler.
+  *          This parameter can be one of the following values:
+  *            @arg RCC_MCODIV_1: no division applied to MCOx clock
+  *            @arg RCC_MCODIV_2: division by 2 applied to MCOx clock
+  *            @arg RCC_MCODIV_3: division by 3 applied to MCOx clock
+  *            @arg RCC_MCODIV_4: division by 4 applied to MCOx clock
+  *            @arg RCC_MCODIV_5: division by 5 applied to MCOx clock
+  */
+#define __HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__, __MCODIV__) \
+  MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), ((__MCOCLKSOURCE__) | (__MCODIV__)))
+
+/** @brief  Macro to configure the MCO2 clock.
+  * @param  __MCOCLKSOURCE__ specifies the MCO clock source.
+  *          This parameter can be one of the following values:
+  *            @arg RCC_MCO2SOURCE_SYSCLK: System clock (SYSCLK) selected as MCO2 source
+  *            @arg RCC_MCO2SOURCE_PLLI2SCLK: PLLI2S clock selected as MCO2 source, available for all STM32F4 devices except STM32F410xx
+  *            @arg RCC_MCO2SOURCE_I2SCLK: I2SCLK clock selected as MCO2 source, available only for STM32F410Rx devices
+  *            @arg RCC_MCO2SOURCE_HSE: HSE clock selected as MCO2 source
+  *            @arg RCC_MCO2SOURCE_PLLCLK: main PLL clock selected as MCO2 source
+  * @param  __MCODIV__ specifies the MCO clock prescaler.
+  *          This parameter can be one of the following values:
+  *            @arg RCC_MCODIV_1: no division applied to MCOx clock
+  *            @arg RCC_MCODIV_2: division by 2 applied to MCOx clock
+  *            @arg RCC_MCODIV_3: division by 3 applied to MCOx clock
+  *            @arg RCC_MCODIV_4: division by 4 applied to MCOx clock
+  *            @arg RCC_MCODIV_5: division by 5 applied to MCOx clock
+  * @note  For STM32F410Rx devices, to output I2SCLK clock on MCO2, you should have
+  *        at least one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
+  */
+#define __HAL_RCC_MCO2_CONFIG(__MCOCLKSOURCE__, __MCODIV__) \
+  MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), ((__MCOCLKSOURCE__) | ((__MCODIV__) << 3U)));
+/**
+  * @}
+  */
+
+/** @defgroup RCC_Flags_Interrupts_Management Flags Interrupts Management
+  * @brief macros to manage the specified RCC Flags and interrupts.
+  * @{
+  */
+
+/** @brief  Enable RCC interrupt (Perform Byte access to RCC_CIR[14:8] bits to enable
+  *         the selected interrupts).
+  * @param  __INTERRUPT__ specifies the RCC interrupt sources to be enabled.
+  *         This parameter can be any combination of the following values:
+  *            @arg RCC_IT_LSIRDY: LSI ready interrupt.
+  *            @arg RCC_IT_LSERDY: LSE ready interrupt.
+  *            @arg RCC_IT_HSIRDY: HSI ready interrupt.
+  *            @arg RCC_IT_HSERDY: HSE ready interrupt.
+  *            @arg RCC_IT_PLLRDY: Main PLL ready interrupt.
+  *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt.
+  */
+#define __HAL_RCC_ENABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS |= (__INTERRUPT__))
+
+/** @brief Disable RCC interrupt (Perform Byte access to RCC_CIR[14:8] bits to disable
+  *        the selected interrupts).
+  * @param  __INTERRUPT__ specifies the RCC interrupt sources to be disabled.
+  *         This parameter can be any combination of the following values:
+  *            @arg RCC_IT_LSIRDY: LSI ready interrupt.
+  *            @arg RCC_IT_LSERDY: LSE ready interrupt.
+  *            @arg RCC_IT_HSIRDY: HSI ready interrupt.
+  *            @arg RCC_IT_HSERDY: HSE ready interrupt.
+  *            @arg RCC_IT_PLLRDY: Main PLL ready interrupt.
+  *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt.
+  */
+#define __HAL_RCC_DISABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS &= (uint8_t)(~(__INTERRUPT__)))
+
+/** @brief  Clear the RCC's interrupt pending bits (Perform Byte access to RCC_CIR[23:16]
+  *         bits to clear the selected interrupt pending bits.
+  * @param  __INTERRUPT__ specifies the interrupt pending bit to clear.
+  *         This parameter can be any combination of the following values:
+  *            @arg RCC_IT_LSIRDY: LSI ready interrupt.
+  *            @arg RCC_IT_LSERDY: LSE ready interrupt.
+  *            @arg RCC_IT_HSIRDY: HSI ready interrupt.
+  *            @arg RCC_IT_HSERDY: HSE ready interrupt.
+  *            @arg RCC_IT_PLLRDY: Main PLL ready interrupt.
+  *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt.
+  *            @arg RCC_IT_CSS: Clock Security System interrupt
+  */
+#define __HAL_RCC_CLEAR_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE2_ADDRESS = (__INTERRUPT__))
+
+/** @brief  Check the RCC's interrupt has occurred or not.
+  * @param  __INTERRUPT__ specifies the RCC interrupt source to check.
+  *         This parameter can be one of the following values:
+  *            @arg RCC_IT_LSIRDY: LSI ready interrupt.
+  *            @arg RCC_IT_LSERDY: LSE ready interrupt.
+  *            @arg RCC_IT_HSIRDY: HSI ready interrupt.
+  *            @arg RCC_IT_HSERDY: HSE ready interrupt.
+  *            @arg RCC_IT_PLLRDY: Main PLL ready interrupt.
+  *            @arg RCC_IT_PLLI2SRDY: PLLI2S ready interrupt.
+  *            @arg RCC_IT_CSS: Clock Security System interrupt
+  * @retval The new state of __INTERRUPT__ (TRUE or FALSE).
+  */
+#define __HAL_RCC_GET_IT(__INTERRUPT__) ((RCC->CIR & (__INTERRUPT__)) == (__INTERRUPT__))
+
+/** @brief Set RMVF bit to clear the reset flags: RCC_FLAG_PINRST, RCC_FLAG_PORRST,
+  *        RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST and RCC_FLAG_LPWRRST.
+  */
+#define __HAL_RCC_CLEAR_RESET_FLAGS() (RCC->CSR |= RCC_CSR_RMVF)
+
+/** @brief  Check RCC flag is set or not.
+  * @param  __FLAG__ specifies the flag to check.
+  *         This parameter can be one of the following values:
+  *            @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready.
+  *            @arg RCC_FLAG_HSERDY: HSE oscillator clock ready.
+  *            @arg RCC_FLAG_PLLRDY: Main PLL clock ready.
+  *            @arg RCC_FLAG_PLLI2SRDY: PLLI2S clock ready.
+  *            @arg RCC_FLAG_LSERDY: LSE oscillator clock ready.
+  *            @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready.
+  *            @arg RCC_FLAG_BORRST: POR/PDR or BOR reset.
+  *            @arg RCC_FLAG_PINRST: Pin reset.
+  *            @arg RCC_FLAG_PORRST: POR/PDR reset.
+  *            @arg RCC_FLAG_SFTRST: Software reset.
+  *            @arg RCC_FLAG_IWDGRST: Independent Watchdog reset.
+  *            @arg RCC_FLAG_WWDGRST: Window Watchdog reset.
+  *            @arg RCC_FLAG_LPWRRST: Low Power reset.
+  * @retval The new state of __FLAG__ (TRUE or FALSE).
+  */
+#define RCC_FLAG_MASK  ((uint8_t)0x1FU)
+#define __HAL_RCC_GET_FLAG(__FLAG__) (((((((__FLAG__) >> 5U)\
+                                          == 1U)? RCC->CR :((((__FLAG__) >> 5U) == 2U) ? RCC->BDCR :((((__FLAG__) >> 5U) == 3U)? RCC->CSR :RCC->CIR))) &\
+                                        (1U << ((__FLAG__) & RCC_FLAG_MASK)))!= 0U)? 1U : 0U)
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup RCC_Exported_Functions
+  * @{
+ */
+
+/** @addtogroup RCC_Exported_Functions_Group1
+  * @{
+  */
+/* Initialization and de-initialization functions  ******************************/
+HAL_StatusTypeDef HAL_RCC_DeInit(void);
+HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef *RCC_OscInitStruct);
+HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t FLatency);
+/**
+  * @}
+  */
+
+/** @addtogroup RCC_Exported_Functions_Group2
+  * @{
+  */
+/* Peripheral Control functions  ************************************************/
+void     HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv);
+void     HAL_RCC_EnableCSS(void);
+void     HAL_RCC_DisableCSS(void);
+uint32_t HAL_RCC_GetSysClockFreq(void);
+uint32_t HAL_RCC_GetHCLKFreq(void);
+uint32_t HAL_RCC_GetPCLK1Freq(void);
+uint32_t HAL_RCC_GetPCLK2Freq(void);
+void     HAL_RCC_GetOscConfig(RCC_OscInitTypeDef *RCC_OscInitStruct);
+void     HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct, uint32_t *pFLatency);
+
+/* CSS NMI IRQ handler */
+void HAL_RCC_NMI_IRQHandler(void);
+
+/* User Callbacks in non blocking mode (IT mode) */
+void HAL_RCC_CSSCallback(void);
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup RCC_Private_Constants RCC Private Constants
+  * @{
+  */
+
+/** @defgroup RCC_BitAddress_AliasRegion RCC BitAddress AliasRegion
+  * @brief RCC registers bit address in the alias region
+  * @{
+  */
+#define RCC_OFFSET                 (RCC_BASE - PERIPH_BASE)
+/* --- CR Register --- */
+/* Alias word address of HSION bit */
+#define RCC_CR_OFFSET              (RCC_OFFSET + 0x00U)
+#define RCC_HSION_BIT_NUMBER       0x00U
+#define RCC_CR_HSION_BB            (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_HSION_BIT_NUMBER * 4U))
+/* Alias word address of CSSON bit */
+#define RCC_CSSON_BIT_NUMBER       0x13U
+#define RCC_CR_CSSON_BB            (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_CSSON_BIT_NUMBER * 4U))
+/* Alias word address of PLLON bit */
+#define RCC_PLLON_BIT_NUMBER       0x18U
+#define RCC_CR_PLLON_BB            (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_PLLON_BIT_NUMBER * 4U))
+
+/* --- BDCR Register --- */
+/* Alias word address of RTCEN bit */
+#define RCC_BDCR_OFFSET            (RCC_OFFSET + 0x70U)
+#define RCC_RTCEN_BIT_NUMBER       0x0FU
+#define RCC_BDCR_RTCEN_BB          (PERIPH_BB_BASE + (RCC_BDCR_OFFSET * 32U) + (RCC_RTCEN_BIT_NUMBER * 4U))
+/* Alias word address of BDRST bit */
+#define RCC_BDRST_BIT_NUMBER       0x10U
+#define RCC_BDCR_BDRST_BB          (PERIPH_BB_BASE + (RCC_BDCR_OFFSET * 32U) + (RCC_BDRST_BIT_NUMBER * 4U))
+
+/* --- CSR Register --- */
+/* Alias word address of LSION bit */
+#define RCC_CSR_OFFSET             (RCC_OFFSET + 0x74U)
+#define RCC_LSION_BIT_NUMBER        0x00U
+#define RCC_CSR_LSION_BB           (PERIPH_BB_BASE + (RCC_CSR_OFFSET * 32U) + (RCC_LSION_BIT_NUMBER * 4U))
+
+/* CR register byte 3 (Bits[23:16]) base address */
+#define RCC_CR_BYTE2_ADDRESS       0x40023802U
+
+/* CIR register byte 2 (Bits[15:8]) base address */
+#define RCC_CIR_BYTE1_ADDRESS      ((uint32_t)(RCC_BASE + 0x0CU + 0x01U))
+
+/* CIR register byte 3 (Bits[23:16]) base address */
+#define RCC_CIR_BYTE2_ADDRESS      ((uint32_t)(RCC_BASE + 0x0CU + 0x02U))
+
+/* BDCR register base address */
+#define RCC_BDCR_BYTE0_ADDRESS     (PERIPH_BASE + RCC_BDCR_OFFSET)
+
+#define RCC_DBP_TIMEOUT_VALUE      2U
+#define RCC_LSE_TIMEOUT_VALUE      LSE_STARTUP_TIMEOUT
+
+#define HSE_TIMEOUT_VALUE          HSE_STARTUP_TIMEOUT
+#define HSI_TIMEOUT_VALUE          2U  /* 2 ms */
+#define LSI_TIMEOUT_VALUE          2U  /* 2 ms */
+#define CLOCKSWITCH_TIMEOUT_VALUE  5000U /* 5 s */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup RCC_Private_Macros RCC Private Macros
+  * @{
+  */
+
+/** @defgroup RCC_IS_RCC_Definitions RCC Private macros to check input parameters
+  * @{
+  */
+#define IS_RCC_OSCILLATORTYPE(OSCILLATOR) ((OSCILLATOR) <= 15U)
+
+#define IS_RCC_HSE(HSE) (((HSE) == RCC_HSE_OFF) || ((HSE) == RCC_HSE_ON) || \
+                         ((HSE) == RCC_HSE_BYPASS))
+
+#define IS_RCC_LSE(LSE) (((LSE) == RCC_LSE_OFF) || ((LSE) == RCC_LSE_ON) || \
+                         ((LSE) == RCC_LSE_BYPASS))
+
+#define IS_RCC_HSI(HSI) (((HSI) == RCC_HSI_OFF) || ((HSI) == RCC_HSI_ON))
+
+#define IS_RCC_LSI(LSI) (((LSI) == RCC_LSI_OFF) || ((LSI) == RCC_LSI_ON))
+
+#define IS_RCC_PLL(PLL) (((PLL) == RCC_PLL_NONE) ||((PLL) == RCC_PLL_OFF) || ((PLL) == RCC_PLL_ON))
+
+#define IS_RCC_PLLSOURCE(SOURCE) (((SOURCE) == RCC_PLLSOURCE_HSI) || \
+                                  ((SOURCE) == RCC_PLLSOURCE_HSE))
+
+#define IS_RCC_SYSCLKSOURCE(SOURCE) (((SOURCE) == RCC_SYSCLKSOURCE_HSI) || \
+                                     ((SOURCE) == RCC_SYSCLKSOURCE_HSE) || \
+                                     ((SOURCE) == RCC_SYSCLKSOURCE_PLLCLK) || \
+                                     ((SOURCE) == RCC_SYSCLKSOURCE_PLLRCLK))
+
+#define IS_RCC_RTCCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_RTCCLKSOURCE_LSE) || \
+                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_LSI) || \
+                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV2) || \
+                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV3) || \
+                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV4) || \
+                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV5) || \
+                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV6) || \
+                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV7) || \
+                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV8) || \
+                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV9) || \
+                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV10) || \
+                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV11) || \
+                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV12) || \
+                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV13) || \
+                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV14) || \
+                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV15) || \
+                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV16) || \
+                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV17) || \
+                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV18) || \
+                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV19) || \
+                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV20) || \
+                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV21) || \
+                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV22) || \
+                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV23) || \
+                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV24) || \
+                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV25) || \
+                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV26) || \
+                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV27) || \
+                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV28) || \
+                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV29) || \
+                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV30) || \
+                                         ((__SOURCE__) == RCC_RTCCLKSOURCE_HSE_DIV31))
+
+#define IS_RCC_PLLM_VALUE(VALUE) ((2U <= (VALUE)) && ((VALUE) <= 63U))
+
+#define IS_RCC_PLLP_VALUE(VALUE) (((VALUE) == 2U) || ((VALUE) == 4U) || ((VALUE) == 6U) || ((VALUE) == 8U))
+
+#define IS_RCC_PLLQ_VALUE(VALUE) ((2U <= (VALUE)) && ((VALUE) <= 15U))
+
+#define IS_RCC_HCLK(HCLK) (((HCLK) == RCC_SYSCLK_DIV1)   || ((HCLK) == RCC_SYSCLK_DIV2)   || \
+                           ((HCLK) == RCC_SYSCLK_DIV4)   || ((HCLK) == RCC_SYSCLK_DIV8)   || \
+                           ((HCLK) == RCC_SYSCLK_DIV16)  || ((HCLK) == RCC_SYSCLK_DIV64)  || \
+                           ((HCLK) == RCC_SYSCLK_DIV128) || ((HCLK) == RCC_SYSCLK_DIV256) || \
+                           ((HCLK) == RCC_SYSCLK_DIV512))
+
+#define IS_RCC_CLOCKTYPE(CLK) ((1U <= (CLK)) && ((CLK) <= 15U))
+
+#define IS_RCC_PCLK(PCLK) (((PCLK) == RCC_HCLK_DIV1) || ((PCLK) == RCC_HCLK_DIV2) || \
+                           ((PCLK) == RCC_HCLK_DIV4) || ((PCLK) == RCC_HCLK_DIV8) || \
+                           ((PCLK) == RCC_HCLK_DIV16))
+
+#define IS_RCC_MCO(MCOx) (((MCOx) == RCC_MCO1) || ((MCOx) == RCC_MCO2))
+
+#define IS_RCC_MCO1SOURCE(SOURCE) (((SOURCE) == RCC_MCO1SOURCE_HSI) || ((SOURCE) == RCC_MCO1SOURCE_LSE) || \
+                                   ((SOURCE) == RCC_MCO1SOURCE_HSE) || ((SOURCE) == RCC_MCO1SOURCE_PLLCLK))
+
+#define IS_RCC_MCODIV(DIV) (((DIV) == RCC_MCODIV_1)  || ((DIV) == RCC_MCODIV_2) || \
+                            ((DIV) == RCC_MCODIV_3) || ((DIV) == RCC_MCODIV_4) || \
+                            ((DIV) == RCC_MCODIV_5))
+#define IS_RCC_CALIBRATION_VALUE(VALUE) ((VALUE) <= 0x1FU)
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __STM32F4xx_HAL_RCC_H */
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h
new file mode 100644
index 0000000..3b62134
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h
@@ -0,0 +1,7190 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_hal_rcc_ex.h
+  * @author  MCD Application Team
+  * @brief   Header file of RCC HAL Extension module.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file in
+  * the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32F4xx_HAL_RCC_EX_H
+#define __STM32F4xx_HAL_RCC_EX_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx_hal_def.h"
+
+/** @addtogroup STM32F4xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup RCCEx
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup RCCEx_Exported_Types RCCEx Exported Types
+  * @{
+  */
+
+/**
+  * @brief  RCC PLL configuration structure definition
+  */
+typedef struct
+{
+  uint32_t PLLState;   /*!< The new state of the PLL.
+                            This parameter can be a value of @ref RCC_PLL_Config                      */
+
+  uint32_t PLLSource;  /*!< RCC_PLLSource: PLL entry clock source.
+                            This parameter must be a value of @ref RCC_PLL_Clock_Source               */
+
+  uint32_t PLLM;       /*!< PLLM: Division factor for PLL VCO input clock.
+                            This parameter must be a number between Min_Data = 0 and Max_Data = 63    */
+
+  uint32_t PLLN;       /*!< PLLN: Multiplication factor for PLL VCO output clock.
+                            This parameter must be a number between Min_Data = 50 and Max_Data = 432
+                            except for STM32F411xE devices where the Min_Data = 192 */
+
+  uint32_t PLLP;       /*!< PLLP: Division factor for main system clock (SYSCLK).
+                            This parameter must be a value of @ref RCC_PLLP_Clock_Divider             */
+
+  uint32_t PLLQ;       /*!< PLLQ: Division factor for OTG FS, SDIO and RNG clocks.
+                            This parameter must be a number between Min_Data = 2 and Max_Data = 15    */
+#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F446xx) || defined(STM32F469xx) ||\
+    defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) ||\
+    defined(STM32F413xx) || defined(STM32F423xx)
+  uint32_t PLLR;       /*!< PLLR: PLL division factor for I2S, SAI, SYSTEM, SPDIFRX clocks.
+                            This parameter is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx
+                            and STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx/STM32F413xx/STM32F423xx devices.
+                            This parameter must be a number between Min_Data = 2 and Max_Data = 7     */
+#endif /* STM32F410xx || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
+} RCC_PLLInitTypeDef;
+
+#if defined(STM32F446xx)
+/**
+  * @brief  PLLI2S Clock structure definition
+  */
+typedef struct
+{
+  uint32_t PLLI2SM;    /*!< Specifies division factor for PLL VCO input clock.
+                            This parameter must be a number between Min_Data = 2 and Max_Data = 63       */
+
+  uint32_t PLLI2SN;    /*!< Specifies the multiplication factor for PLLI2S VCO output clock.
+                            This parameter must be a number between Min_Data = 50 and Max_Data = 432    */
+
+  uint32_t PLLI2SP;    /*!< Specifies division factor for SPDIFRX Clock.
+                            This parameter must be a value of @ref RCCEx_PLLI2SP_Clock_Divider           */
+
+  uint32_t PLLI2SQ;    /*!< Specifies the division factor for SAI clock.
+                            This parameter must be a number between Min_Data = 2 and Max_Data = 15.
+                            This parameter will be used only when PLLI2S is selected as Clock Source SAI */
+
+  uint32_t PLLI2SR;    /*!< Specifies the division factor for I2S clock.
+                            This parameter must be a number between Min_Data = 2 and Max_Data = 7.
+                            This parameter will be used only when PLLI2S is selected as Clock Source I2S */
+} RCC_PLLI2SInitTypeDef;
+
+/**
+  * @brief  PLLSAI Clock structure definition
+  */
+typedef struct
+{
+  uint32_t PLLSAIM;    /*!< Specifies division factor for PLL VCO input clock.
+                            This parameter must be a number between Min_Data = 2 and Max_Data = 63       */
+
+  uint32_t PLLSAIN;    /*!< Specifies the multiplication factor for PLLI2S VCO output clock.
+                            This parameter must be a number between Min_Data = 50 and Max_Data = 432    */
+
+  uint32_t PLLSAIP;    /*!< Specifies division factor for OTG FS, SDIO and RNG clocks.
+                            This parameter must be a value of @ref RCCEx_PLLSAIP_Clock_Divider           */
+
+  uint32_t PLLSAIQ;    /*!< Specifies the division factor for SAI clock.
+                            This parameter must be a number between Min_Data = 2 and Max_Data = 15.
+                            This parameter will be used only when PLLSAI is selected as Clock Source SAI */
+} RCC_PLLSAIInitTypeDef;
+
+/**
+  * @brief  RCC extended clocks structure definition
+  */
+typedef struct
+{
+  uint32_t PeriphClockSelection; /*!< The Extended Clock to be configured.
+                                      This parameter can be a value of @ref RCCEx_Periph_Clock_Selection */
+
+  RCC_PLLI2SInitTypeDef PLLI2S;  /*!< PLL I2S structure parameters.
+                                      This parameter will be used only when PLLI2S is selected as Clock Source I2S or SAI */
+
+  RCC_PLLSAIInitTypeDef PLLSAI;  /*!< PLL SAI structure parameters.
+                                      This parameter will be used only when PLLI2S is selected as Clock Source SAI or LTDC */
+
+  uint32_t PLLI2SDivQ;           /*!< Specifies the PLLI2S division factor for SAI1 clock.
+                                      This parameter must be a number between Min_Data = 1 and Max_Data = 32
+                                      This parameter will be used only when PLLI2S is selected as Clock Source SAI */
+
+  uint32_t PLLSAIDivQ;           /*!< Specifies the PLLI2S division factor for SAI1 clock.
+                                      This parameter must be a number between Min_Data = 1 and Max_Data = 32
+                                      This parameter will be used only when PLLSAI is selected as Clock Source SAI */
+
+  uint32_t Sai1ClockSelection;    /*!< Specifies SAI1 Clock Source Selection.
+                                      This parameter can be a value of @ref RCCEx_SAI1_Clock_Source */
+
+  uint32_t Sai2ClockSelection;    /*!< Specifies SAI2 Clock Source Selection.
+                                      This parameter can be a value of @ref RCCEx_SAI2_Clock_Source */
+
+  uint32_t I2sApb1ClockSelection;    /*!< Specifies I2S APB1 Clock Source Selection.
+                                      This parameter can be a value of @ref RCCEx_I2SAPB1_Clock_Source */
+
+  uint32_t I2sApb2ClockSelection;    /*!< Specifies I2S APB2 Clock Source Selection.
+                                      This parameter can be a value of @ref RCCEx_I2SAPB2_Clock_Source */
+
+  uint32_t RTCClockSelection;      /*!< Specifies RTC Clock Source Selection.
+                                      This parameter can be a value of @ref RCC_RTC_Clock_Source */
+
+  uint32_t SdioClockSelection;    /*!< Specifies SDIO Clock Source Selection.
+                                      This parameter can be a value of @ref RCCEx_SDIO_Clock_Source */
+
+  uint32_t CecClockSelection;      /*!< Specifies CEC Clock Source Selection.
+                                      This parameter can be a value of @ref RCCEx_CEC_Clock_Source */
+
+  uint32_t Fmpi2c1ClockSelection;  /*!< Specifies FMPI2C1 Clock Source Selection.
+                                      This parameter can be a value of @ref RCCEx_FMPI2C1_Clock_Source */
+
+  uint32_t SpdifClockSelection;    /*!< Specifies SPDIFRX Clock Source Selection.
+                                      This parameter can be a value of @ref RCCEx_SPDIFRX_Clock_Source */
+
+  uint32_t Clk48ClockSelection;     /*!< Specifies CLK48 Clock Selection this clock used OTG FS, SDIO and RNG clocks.
+                                      This parameter can be a value of @ref RCCEx_CLK48_Clock_Source */
+
+  uint8_t TIMPresSelection;      /*!< Specifies TIM Clock Source Selection.
+                                      This parameter can be a value of @ref RCCEx_TIM_PRescaler_Selection */
+} RCC_PeriphCLKInitTypeDef;
+#endif /* STM32F446xx */
+
+#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
+/**
+  * @brief  RCC extended clocks structure definition
+  */
+typedef struct
+{
+  uint32_t PeriphClockSelection;   /*!< The Extended Clock to be configured.
+                                      This parameter can be a value of @ref RCCEx_Periph_Clock_Selection */
+
+  uint32_t I2SClockSelection;      /*!< Specifies RTC Clock Source Selection.
+                                      This parameter can be a value of @ref RCCEx_I2S_APB_Clock_Source */
+
+  uint32_t RTCClockSelection;      /*!< Specifies RTC Clock Source Selection.
+                                      This parameter can be a value of @ref RCC_RTC_Clock_Source */
+
+  uint32_t Lptim1ClockSelection;   /*!< Specifies LPTIM1 Clock Source Selection.
+                                      This parameter can be a value of @ref RCCEx_LPTIM1_Clock_Source */
+
+  uint32_t Fmpi2c1ClockSelection;  /*!< Specifies FMPI2C1 Clock Source Selection.
+                                      This parameter can be a value of @ref RCCEx_FMPI2C1_Clock_Source */
+
+  uint8_t TIMPresSelection;        /*!< Specifies TIM Clock Source Selection.
+                                      This parameter can be a value of @ref RCCEx_TIM_PRescaler_Selection */
+} RCC_PeriphCLKInitTypeDef;
+#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
+
+#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
+/**
+  * @brief  PLLI2S Clock structure definition
+  */
+typedef struct
+{
+  uint32_t PLLI2SM;    /*!< Specifies division factor for PLL VCO input clock.
+                            This parameter must be a number between Min_Data = 2 and Max_Data = 63       */
+
+  uint32_t PLLI2SN;    /*!< Specifies the multiplication factor for PLLI2S VCO output clock.
+                            This parameter must be a number between Min_Data = 50 and Max_Data = 432    */
+
+  uint32_t PLLI2SQ;    /*!< Specifies the division factor for SAI clock.
+                            This parameter must be a number between Min_Data = 2 and Max_Data = 15.
+                            This parameter will be used only when PLLI2S is selected as Clock Source SAI */
+
+  uint32_t PLLI2SR;    /*!< Specifies the division factor for I2S clock.
+                            This parameter must be a number between Min_Data = 2 and Max_Data = 7.
+                            This parameter will be used only when PLLI2S is selected as Clock Source I2S */
+} RCC_PLLI2SInitTypeDef;
+
+/**
+  * @brief  RCC extended clocks structure definition
+  */
+typedef struct
+{
+  uint32_t PeriphClockSelection; /*!< The Extended Clock to be configured.
+                                      This parameter can be a value of @ref RCCEx_Periph_Clock_Selection */
+
+  RCC_PLLI2SInitTypeDef PLLI2S;  /*!< PLL I2S structure parameters.
+                                      This parameter will be used only when PLLI2S is selected as Clock Source I2S */
+
+#if defined(STM32F413xx) || defined(STM32F423xx)
+  uint32_t PLLDivR;              /*!< Specifies the PLL division factor for SAI1 clock.
+                                      This parameter must be a number between Min_Data = 1 and Max_Data = 32
+                                      This parameter will be used only when PLL is selected as Clock Source SAI */
+
+  uint32_t PLLI2SDivR;           /*!< Specifies the PLLI2S division factor for SAI1 clock.
+                                      This parameter must be a number between Min_Data = 1 and Max_Data = 32
+                                      This parameter will be used only when PLLI2S is selected as Clock Source SAI */
+#endif /* STM32F413xx || STM32F423xx */
+
+  uint32_t I2sApb1ClockSelection;    /*!< Specifies I2S APB1 Clock Source Selection.
+                                      This parameter can be a value of @ref RCCEx_I2SAPB1_Clock_Source */
+
+  uint32_t I2sApb2ClockSelection;    /*!< Specifies I2S APB2 Clock Source Selection.
+                                      This parameter can be a value of @ref RCCEx_I2SAPB2_Clock_Source */
+
+  uint32_t RTCClockSelection;      /*!< Specifies RTC Clock Source Selection.
+                                      This parameter can be a value of @ref RCC_RTC_Clock_Source */
+
+  uint32_t SdioClockSelection;    /*!< Specifies SDIO Clock Source Selection.
+                                      This parameter can be a value of @ref RCCEx_SDIO_Clock_Source */
+
+  uint32_t Fmpi2c1ClockSelection;  /*!< Specifies FMPI2C1 Clock Source Selection.
+                                      This parameter can be a value of @ref RCCEx_FMPI2C1_Clock_Source */
+
+  uint32_t Clk48ClockSelection;     /*!< Specifies CLK48 Clock Selection this clock used OTG FS, SDIO and RNG clocks.
+                                      This parameter can be a value of @ref RCCEx_CLK48_Clock_Source */
+
+  uint32_t Dfsdm1ClockSelection;    /*!< Specifies DFSDM1 Clock Selection.
+                                      This parameter can be a value of @ref RCCEx_DFSDM1_Kernel_Clock_Source */
+
+  uint32_t Dfsdm1AudioClockSelection;/*!< Specifies DFSDM1 Audio Clock Selection.
+                                      This parameter can be a value of @ref RCCEx_DFSDM1_Audio_Clock_Source */
+
+#if defined(STM32F413xx) || defined(STM32F423xx)
+  uint32_t Dfsdm2ClockSelection;    /*!< Specifies DFSDM2 Clock Selection.
+                                      This parameter can be a value of @ref RCCEx_DFSDM2_Kernel_Clock_Source */
+
+  uint32_t Dfsdm2AudioClockSelection;/*!< Specifies DFSDM2 Audio Clock Selection.
+                                      This parameter can be a value of @ref RCCEx_DFSDM2_Audio_Clock_Source */
+
+  uint32_t Lptim1ClockSelection;   /*!< Specifies LPTIM1 Clock Source Selection.
+                                      This parameter can be a value of @ref RCCEx_LPTIM1_Clock_Source */
+
+  uint32_t SaiAClockSelection;     /*!< Specifies SAI1_A Clock Prescalers Selection
+                                        This parameter can be a value of @ref RCCEx_SAI1_BlockA_Clock_Source */
+
+  uint32_t SaiBClockSelection;     /*!< Specifies SAI1_B Clock Prescalers Selection
+                                        This parameter can be a value of @ref RCCEx_SAI1_BlockB_Clock_Source */
+#endif /* STM32F413xx || STM32F423xx */
+
+  uint32_t PLLI2SSelection;      /*!< Specifies PLL I2S Clock Source Selection.
+                                      This parameter can be a value of @ref RCCEx_PLL_I2S_Clock_Source */
+
+  uint8_t TIMPresSelection;      /*!< Specifies TIM Clock Source Selection.
+                                      This parameter can be a value of @ref RCCEx_TIM_PRescaler_Selection */
+} RCC_PeriphCLKInitTypeDef;
+#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
+
+/**
+  * @brief  PLLI2S Clock structure definition
+  */
+typedef struct
+{
+  uint32_t PLLI2SN;    /*!< Specifies the multiplication factor for PLLI2S VCO output clock.
+                            This parameter must be a number between Min_Data = 50 and Max_Data = 432.
+                            This parameter will be used only when PLLI2S is selected as Clock Source I2S or SAI */
+
+  uint32_t PLLI2SR;    /*!< Specifies the division factor for I2S clock.
+                            This parameter must be a number between Min_Data = 2 and Max_Data = 7.
+                            This parameter will be used only when PLLI2S is selected as Clock Source I2S or SAI */
+
+  uint32_t PLLI2SQ;    /*!< Specifies the division factor for SAI1 clock.
+                            This parameter must be a number between Min_Data = 2 and Max_Data = 15.
+                            This parameter will be used only when PLLI2S is selected as Clock Source SAI */
+} RCC_PLLI2SInitTypeDef;
+
+/**
+  * @brief  PLLSAI Clock structure definition
+  */
+typedef struct
+{
+  uint32_t PLLSAIN;    /*!< Specifies the multiplication factor for PLLI2S VCO output clock.
+                            This parameter must be a number between Min_Data = 50 and Max_Data = 432.
+                            This parameter will be used only when PLLSAI is selected as Clock Source SAI or LTDC */
+#if defined(STM32F469xx) || defined(STM32F479xx)
+  uint32_t PLLSAIP;    /*!< Specifies division factor for OTG FS and SDIO clocks.
+                            This parameter is only available in STM32F469xx/STM32F479xx devices.
+                            This parameter must be a value of @ref RCCEx_PLLSAIP_Clock_Divider  */
+#endif /* STM32F469xx || STM32F479xx */
+
+  uint32_t PLLSAIQ;    /*!< Specifies the division factor for SAI1 clock.
+                            This parameter must be a number between Min_Data = 2 and Max_Data = 15.
+                            This parameter will be used only when PLLSAI is selected as Clock Source SAI or LTDC */
+
+  uint32_t PLLSAIR;    /*!< specifies the division factor for LTDC clock
+                            This parameter must be a number between Min_Data = 2 and Max_Data = 7.
+                            This parameter will be used only when PLLSAI is selected as Clock Source LTDC */
+
+} RCC_PLLSAIInitTypeDef;
+
+/**
+  * @brief  RCC extended clocks structure definition
+  */
+typedef struct
+{
+  uint32_t PeriphClockSelection; /*!< The Extended Clock to be configured.
+                                      This parameter can be a value of @ref RCCEx_Periph_Clock_Selection */
+
+  RCC_PLLI2SInitTypeDef PLLI2S;  /*!< PLL I2S structure parameters.
+                                      This parameter will be used only when PLLI2S is selected as Clock Source I2S or SAI */
+
+  RCC_PLLSAIInitTypeDef PLLSAI;  /*!< PLL SAI structure parameters.
+                                      This parameter will be used only when PLLI2S is selected as Clock Source SAI or LTDC */
+
+  uint32_t PLLI2SDivQ;           /*!< Specifies the PLLI2S division factor for SAI1 clock.
+                                      This parameter must be a number between Min_Data = 1 and Max_Data = 32
+                                      This parameter will be used only when PLLI2S is selected as Clock Source SAI */
+
+  uint32_t PLLSAIDivQ;           /*!< Specifies the PLLI2S division factor for SAI1 clock.
+                                      This parameter must be a number between Min_Data = 1 and Max_Data = 32
+                                      This parameter will be used only when PLLSAI is selected as Clock Source SAI */
+
+  uint32_t PLLSAIDivR;           /*!< Specifies the PLLSAI division factor for LTDC clock.
+                                      This parameter must be one value of @ref RCCEx_PLLSAI_DIVR */
+
+  uint32_t RTCClockSelection;      /*!< Specifies RTC Clock Prescalers Selection.
+                                      This parameter can be a value of @ref RCC_RTC_Clock_Source */
+
+  uint8_t TIMPresSelection;      /*!< Specifies TIM Clock Prescalers Selection.
+                                      This parameter can be a value of @ref RCCEx_TIM_PRescaler_Selection */
+#if defined(STM32F469xx) || defined(STM32F479xx)
+  uint32_t Clk48ClockSelection;  /*!< Specifies CLK48 Clock Selection this clock used OTG FS, SDIO and RNG clocks.
+                                      This parameter can be a value of @ref RCCEx_CLK48_Clock_Source */
+
+  uint32_t SdioClockSelection;   /*!< Specifies SDIO Clock Source Selection.
+                                      This parameter can be a value of @ref RCCEx_SDIO_Clock_Source */
+#endif /* STM32F469xx || STM32F479xx */
+} RCC_PeriphCLKInitTypeDef;
+
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
+
+#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) ||\
+    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
+/**
+  * @brief  PLLI2S Clock structure definition
+  */
+typedef struct
+{
+#if defined(STM32F411xE)
+  uint32_t PLLI2SM;    /*!< PLLM: Division factor for PLLI2S VCO input clock.
+                            This parameter must be a number between Min_Data = 2 and Max_Data = 62  */
+#endif /* STM32F411xE */
+
+  uint32_t PLLI2SN;    /*!< Specifies the multiplication factor for PLLI2S VCO output clock.
+                            This parameter must be a number between Min_Data = 50 and Max_Data = 432
+                            Except for STM32F411xE devices where the Min_Data = 192.
+                            This parameter will be used only when PLLI2S is selected as Clock Source I2S or SAI */
+
+  uint32_t PLLI2SR;    /*!< Specifies the division factor for I2S clock.
+                            This parameter must be a number between Min_Data = 2 and Max_Data = 7.
+                            This parameter will be used only when PLLI2S is selected as Clock Source I2S or SAI */
+
+} RCC_PLLI2SInitTypeDef;
+
+/**
+  * @brief  RCC extended clocks structure definition
+  */
+typedef struct
+{
+  uint32_t PeriphClockSelection; /*!< The Extended Clock to be configured.
+                                      This parameter can be a value of @ref RCCEx_Periph_Clock_Selection */
+
+  RCC_PLLI2SInitTypeDef PLLI2S;  /*!< PLL I2S structure parameters.
+                                      This parameter will be used only when PLLI2S is selected as Clock Source I2S or SAI */
+
+  uint32_t RTCClockSelection;      /*!< Specifies RTC Clock Prescalers Selection.
+                                       This parameter can be a value of @ref RCC_RTC_Clock_Source */
+#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
+  uint8_t TIMPresSelection;        /*!< Specifies TIM Clock Source Selection.
+                                      This parameter can be a value of @ref RCCEx_TIM_PRescaler_Selection */
+#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
+} RCC_PeriphCLKInitTypeDef;
+#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F401xC || STM32F401xE || STM32F411xE */
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup RCCEx_Exported_Constants RCCEx Exported Constants
+  * @{
+  */
+
+/** @defgroup RCCEx_Periph_Clock_Selection RCC Periph Clock Selection
+  * @{
+  */
+/* Peripheral Clock source for STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx */
+#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) ||\
+    defined(STM32F413xx) || defined(STM32F423xx)
+#define RCC_PERIPHCLK_I2S_APB1        0x00000001U
+#define RCC_PERIPHCLK_I2S_APB2        0x00000002U
+#define RCC_PERIPHCLK_TIM             0x00000004U
+#define RCC_PERIPHCLK_RTC             0x00000008U
+#define RCC_PERIPHCLK_FMPI2C1         0x00000010U
+#define RCC_PERIPHCLK_CLK48           0x00000020U
+#define RCC_PERIPHCLK_SDIO            0x00000040U
+#define RCC_PERIPHCLK_PLLI2S          0x00000080U
+#define RCC_PERIPHCLK_DFSDM1          0x00000100U
+#define RCC_PERIPHCLK_DFSDM1_AUDIO    0x00000200U
+#endif /* STM32F412Zx || STM32F412Vx) || STM32F412Rx || STM32F412Cx */
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define RCC_PERIPHCLK_DFSDM2          0x00000400U
+#define RCC_PERIPHCLK_DFSDM2_AUDIO    0x00000800U
+#define RCC_PERIPHCLK_LPTIM1          0x00001000U
+#define RCC_PERIPHCLK_SAIA            0x00002000U
+#define RCC_PERIPHCLK_SAIB            0x00004000U
+#endif /* STM32F413xx || STM32F423xx */
+/*----------------------------------------------------------------------------*/
+
+/*------------------- Peripheral Clock source for STM32F410xx ----------------*/
+#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
+#define RCC_PERIPHCLK_I2S             0x00000001U
+#define RCC_PERIPHCLK_TIM             0x00000002U
+#define RCC_PERIPHCLK_RTC             0x00000004U
+#define RCC_PERIPHCLK_FMPI2C1         0x00000008U
+#define RCC_PERIPHCLK_LPTIM1          0x00000010U
+#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
+/*----------------------------------------------------------------------------*/
+
+/*------------------- Peripheral Clock source for STM32F446xx ----------------*/
+#if defined(STM32F446xx)
+#define RCC_PERIPHCLK_I2S_APB1        0x00000001U
+#define RCC_PERIPHCLK_I2S_APB2        0x00000002U
+#define RCC_PERIPHCLK_SAI1            0x00000004U
+#define RCC_PERIPHCLK_SAI2            0x00000008U
+#define RCC_PERIPHCLK_TIM             0x00000010U
+#define RCC_PERIPHCLK_RTC             0x00000020U
+#define RCC_PERIPHCLK_CEC             0x00000040U
+#define RCC_PERIPHCLK_FMPI2C1         0x00000080U
+#define RCC_PERIPHCLK_CLK48           0x00000100U
+#define RCC_PERIPHCLK_SDIO            0x00000200U
+#define RCC_PERIPHCLK_SPDIFRX         0x00000400U
+#define RCC_PERIPHCLK_PLLI2S          0x00000800U
+#endif /* STM32F446xx */
+/*-----------------------------------------------------------------------------*/
+
+/*----------- Peripheral Clock source for STM32F469xx/STM32F479xx -------------*/
+#if defined(STM32F469xx) || defined(STM32F479xx)
+#define RCC_PERIPHCLK_I2S             0x00000001U
+#define RCC_PERIPHCLK_SAI_PLLI2S      0x00000002U
+#define RCC_PERIPHCLK_SAI_PLLSAI      0x00000004U
+#define RCC_PERIPHCLK_LTDC            0x00000008U
+#define RCC_PERIPHCLK_TIM             0x00000010U
+#define RCC_PERIPHCLK_RTC             0x00000020U
+#define RCC_PERIPHCLK_PLLI2S          0x00000040U
+#define RCC_PERIPHCLK_CLK48           0x00000080U
+#define RCC_PERIPHCLK_SDIO            0x00000100U
+#endif /* STM32F469xx || STM32F479xx */
+/*----------------------------------------------------------------------------*/
+
+/*-------- Peripheral Clock source for STM32F42xxx/STM32F43xxx ---------------*/
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)
+#define RCC_PERIPHCLK_I2S             0x00000001U
+#define RCC_PERIPHCLK_SAI_PLLI2S      0x00000002U
+#define RCC_PERIPHCLK_SAI_PLLSAI      0x00000004U
+#define RCC_PERIPHCLK_LTDC            0x00000008U
+#define RCC_PERIPHCLK_TIM             0x00000010U
+#define RCC_PERIPHCLK_RTC             0x00000020U
+#define RCC_PERIPHCLK_PLLI2S          0x00000040U
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */
+/*----------------------------------------------------------------------------*/
+
+/*-------- Peripheral Clock source for STM32F40xxx/STM32F41xxx ---------------*/
+#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx)|| defined(STM32F417xx) ||\
+    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
+#define RCC_PERIPHCLK_I2S             0x00000001U
+#define RCC_PERIPHCLK_RTC             0x00000002U
+#define RCC_PERIPHCLK_PLLI2S          0x00000004U
+#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F401xC || STM32F401xE || STM32F411xE */
+#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
+#define RCC_PERIPHCLK_TIM             0x00000008U
+#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
+/*----------------------------------------------------------------------------*/
+/**
+  * @}
+  */
+#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || \
+    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \
+    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F469xx) || \
+    defined(STM32F479xx)
+/** @defgroup RCCEx_I2S_Clock_Source I2S Clock Source
+  * @{
+  */
+#define RCC_I2SCLKSOURCE_PLLI2S         0x00000000U
+#define RCC_I2SCLKSOURCE_EXT            RCC_CFGR_I2SSRC
+/**
+  * @}
+  */
+#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx ||
+          STM32F401xC || STM32F401xE || STM32F411xE || STM32F469xx || STM32F479xx */
+
+/** @defgroup RCCEx_PLLSAI_DIVR RCC PLLSAI DIVR
+  * @{
+  */
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F446xx) ||\
+    defined(STM32F469xx) || defined(STM32F479xx)
+#define RCC_PLLSAIDIVR_2                0x00000000U
+#define RCC_PLLSAIDIVR_4                0x00010000U
+#define RCC_PLLSAIDIVR_8                0x00020000U
+#define RCC_PLLSAIDIVR_16               0x00030000U
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_PLLI2SP_Clock_Divider RCC PLLI2SP Clock Divider
+  * @{
+  */
+#if defined(STM32F446xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \
+    defined(STM32F412Rx) || defined(STM32F412Cx)
+#define RCC_PLLI2SP_DIV2                  0x00000002U
+#define RCC_PLLI2SP_DIV4                  0x00000004U
+#define RCC_PLLI2SP_DIV6                  0x00000006U
+#define RCC_PLLI2SP_DIV8                  0x00000008U
+#endif /* STM32F446xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_PLLSAIP_Clock_Divider RCC PLLSAIP Clock Divider
+  * @{
+  */
+#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
+#define RCC_PLLSAIP_DIV2                  0x00000002U
+#define RCC_PLLSAIP_DIV4                  0x00000004U
+#define RCC_PLLSAIP_DIV6                  0x00000006U
+#define RCC_PLLSAIP_DIV8                  0x00000008U
+#endif /* STM32F446xx || STM32F469xx || STM32F479xx */
+/**
+  * @}
+  */
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
+/** @defgroup RCCEx_SAI_BlockA_Clock_Source  RCC SAI BlockA Clock Source
+  * @{
+  */
+#define RCC_SAIACLKSOURCE_PLLSAI             0x00000000U
+#define RCC_SAIACLKSOURCE_PLLI2S             0x00100000U
+#define RCC_SAIACLKSOURCE_EXT                0x00200000U
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_SAI_BlockB_Clock_Source  RCC SAI BlockB Clock Source
+  * @{
+  */
+#define RCC_SAIBCLKSOURCE_PLLSAI             0x00000000U
+#define RCC_SAIBCLKSOURCE_PLLI2S             0x00400000U
+#define RCC_SAIBCLKSOURCE_EXT                0x00800000U
+/**
+  * @}
+  */
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
+
+#if defined(STM32F469xx) || defined(STM32F479xx)
+/** @defgroup RCCEx_CLK48_Clock_Source  RCC CLK48 Clock Source
+  * @{
+  */
+#define RCC_CLK48CLKSOURCE_PLLQ              0x00000000U
+#define RCC_CLK48CLKSOURCE_PLLSAIP           ((uint32_t)RCC_DCKCFGR_CK48MSEL)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_SDIO_Clock_Source  RCC SDIO Clock Source
+  * @{
+  */
+#define RCC_SDIOCLKSOURCE_CLK48             0x00000000U
+#define RCC_SDIOCLKSOURCE_SYSCLK            ((uint32_t)RCC_DCKCFGR_SDIOSEL)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_DSI_Clock_Source  RCC DSI Clock Source
+  * @{
+  */
+#define RCC_DSICLKSOURCE_DSIPHY             0x00000000U
+#define RCC_DSICLKSOURCE_PLLR               ((uint32_t)RCC_DCKCFGR_DSISEL)
+/**
+  * @}
+  */
+#endif /* STM32F469xx || STM32F479xx */
+
+#if defined(STM32F446xx)
+/** @defgroup RCCEx_SAI1_Clock_Source RCC SAI1 Clock Source
+  * @{
+  */
+#define RCC_SAI1CLKSOURCE_PLLSAI             0x00000000U
+#define RCC_SAI1CLKSOURCE_PLLI2S             ((uint32_t)RCC_DCKCFGR_SAI1SRC_0)
+#define RCC_SAI1CLKSOURCE_PLLR               ((uint32_t)RCC_DCKCFGR_SAI1SRC_1)
+#define RCC_SAI1CLKSOURCE_EXT                ((uint32_t)RCC_DCKCFGR_SAI1SRC)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_SAI2_Clock_Source  RCC SAI2 Clock Source
+  * @{
+  */
+#define RCC_SAI2CLKSOURCE_PLLSAI             0x00000000U
+#define RCC_SAI2CLKSOURCE_PLLI2S             ((uint32_t)RCC_DCKCFGR_SAI2SRC_0)
+#define RCC_SAI2CLKSOURCE_PLLR               ((uint32_t)RCC_DCKCFGR_SAI2SRC_1)
+#define RCC_SAI2CLKSOURCE_PLLSRC             ((uint32_t)RCC_DCKCFGR_SAI2SRC)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_I2SAPB1_Clock_Source  RCC I2S APB1 Clock Source
+  * @{
+  */
+#define RCC_I2SAPB1CLKSOURCE_PLLI2S          0x00000000U
+#define RCC_I2SAPB1CLKSOURCE_EXT             ((uint32_t)RCC_DCKCFGR_I2S1SRC_0)
+#define RCC_I2SAPB1CLKSOURCE_PLLR            ((uint32_t)RCC_DCKCFGR_I2S1SRC_1)
+#define RCC_I2SAPB1CLKSOURCE_PLLSRC          ((uint32_t)RCC_DCKCFGR_I2S1SRC)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_I2SAPB2_Clock_Source  RCC I2S APB2 Clock Source
+  * @{
+  */
+#define RCC_I2SAPB2CLKSOURCE_PLLI2S          0x00000000U
+#define RCC_I2SAPB2CLKSOURCE_EXT             ((uint32_t)RCC_DCKCFGR_I2S2SRC_0)
+#define RCC_I2SAPB2CLKSOURCE_PLLR            ((uint32_t)RCC_DCKCFGR_I2S2SRC_1)
+#define RCC_I2SAPB2CLKSOURCE_PLLSRC          ((uint32_t)RCC_DCKCFGR_I2S2SRC)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_FMPI2C1_Clock_Source  RCC FMPI2C1 Clock Source
+  * @{
+  */
+#define RCC_FMPI2C1CLKSOURCE_PCLK1            0x00000000U
+#define RCC_FMPI2C1CLKSOURCE_SYSCLK           ((uint32_t)RCC_DCKCFGR2_FMPI2C1SEL_0)
+#define RCC_FMPI2C1CLKSOURCE_HSI              ((uint32_t)RCC_DCKCFGR2_FMPI2C1SEL_1)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_CEC_Clock_Source  RCC CEC Clock Source
+  * @{
+  */
+#define RCC_CECCLKSOURCE_HSI                0x00000000U
+#define RCC_CECCLKSOURCE_LSE                ((uint32_t)RCC_DCKCFGR2_CECSEL)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_CLK48_Clock_Source  RCC CLK48 Clock Source
+  * @{
+  */
+#define RCC_CLK48CLKSOURCE_PLLQ              0x00000000U
+#define RCC_CLK48CLKSOURCE_PLLSAIP           ((uint32_t)RCC_DCKCFGR2_CK48MSEL)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_SDIO_Clock_Source  RCC SDIO Clock Source
+  * @{
+  */
+#define RCC_SDIOCLKSOURCE_CLK48             0x00000000U
+#define RCC_SDIOCLKSOURCE_SYSCLK            ((uint32_t)RCC_DCKCFGR2_SDIOSEL)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_SPDIFRX_Clock_Source   RCC SPDIFRX Clock Source
+  * @{
+  */
+#define RCC_SPDIFRXCLKSOURCE_PLLR           0x00000000U
+#define RCC_SPDIFRXCLKSOURCE_PLLI2SP        ((uint32_t)RCC_DCKCFGR2_SPDIFRXSEL)
+/**
+  * @}
+  */
+
+#endif /* STM32F446xx */
+
+#if defined(STM32F413xx) || defined(STM32F423xx)
+/** @defgroup RCCEx_SAI1_BlockA_Clock_Source  RCC SAI BlockA Clock Source
+  * @{
+  */
+#define RCC_SAIACLKSOURCE_PLLI2SR            0x00000000U
+#define RCC_SAIACLKSOURCE_EXT                ((uint32_t)RCC_DCKCFGR_SAI1ASRC_0)
+#define RCC_SAIACLKSOURCE_PLLR               ((uint32_t)RCC_DCKCFGR_SAI1ASRC_1)
+#define RCC_SAIACLKSOURCE_PLLSRC             ((uint32_t)RCC_DCKCFGR_SAI1ASRC_0 | RCC_DCKCFGR_SAI1ASRC_1)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_SAI1_BlockB_Clock_Source  RCC SAI BlockB Clock Source
+  * @{
+  */
+#define RCC_SAIBCLKSOURCE_PLLI2SR            0x00000000U
+#define RCC_SAIBCLKSOURCE_EXT                ((uint32_t)RCC_DCKCFGR_SAI1BSRC_0)
+#define RCC_SAIBCLKSOURCE_PLLR               ((uint32_t)RCC_DCKCFGR_SAI1BSRC_1)
+#define RCC_SAIBCLKSOURCE_PLLSRC             ((uint32_t)RCC_DCKCFGR_SAI1BSRC_0 | RCC_DCKCFGR_SAI1BSRC_1)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_LPTIM1_Clock_Source  RCC LPTIM1 Clock Source
+  * @{
+  */
+#define RCC_LPTIM1CLKSOURCE_PCLK1           0x00000000U
+#define RCC_LPTIM1CLKSOURCE_HSI             ((uint32_t)RCC_DCKCFGR2_LPTIM1SEL_0)
+#define RCC_LPTIM1CLKSOURCE_LSI             ((uint32_t)RCC_DCKCFGR2_LPTIM1SEL_1)
+#define RCC_LPTIM1CLKSOURCE_LSE             ((uint32_t)RCC_DCKCFGR2_LPTIM1SEL_0 | RCC_DCKCFGR2_LPTIM1SEL_1)
+/**
+  * @}
+  */
+
+
+/** @defgroup RCCEx_DFSDM2_Audio_Clock_Source  RCC DFSDM2 Audio Clock Source
+  * @{
+  */
+#define RCC_DFSDM2AUDIOCLKSOURCE_I2S1       0x00000000U
+#define RCC_DFSDM2AUDIOCLKSOURCE_I2S2       ((uint32_t)RCC_DCKCFGR_CKDFSDM2ASEL)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_DFSDM2_Kernel_Clock_Source  RCC DFSDM2 Kernel Clock Source
+  * @{
+  */
+#define RCC_DFSDM2CLKSOURCE_PCLK2           0x00000000U
+#define RCC_DFSDM2CLKSOURCE_SYSCLK          ((uint32_t)RCC_DCKCFGR_CKDFSDM1SEL)
+/**
+  * @}
+  */
+
+#endif /* STM32F413xx || STM32F423xx */
+
+#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
+/** @defgroup RCCEx_PLL_I2S_Clock_Source PLL I2S Clock Source
+  * @{
+  */
+#define RCC_PLLI2SCLKSOURCE_PLLSRC          0x00000000U
+#define RCC_PLLI2SCLKSOURCE_EXT             ((uint32_t)RCC_PLLI2SCFGR_PLLI2SSRC)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_DFSDM1_Audio_Clock_Source  RCC DFSDM1 Audio Clock Source
+  * @{
+  */
+#define RCC_DFSDM1AUDIOCLKSOURCE_I2S1       0x00000000U
+#define RCC_DFSDM1AUDIOCLKSOURCE_I2S2       ((uint32_t)RCC_DCKCFGR_CKDFSDM1ASEL)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_DFSDM1_Kernel_Clock_Source  RCC DFSDM1 Kernel Clock Source
+  * @{
+  */
+#define RCC_DFSDM1CLKSOURCE_PCLK2           0x00000000U
+#define RCC_DFSDM1CLKSOURCE_SYSCLK          ((uint32_t)RCC_DCKCFGR_CKDFSDM1SEL)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_I2SAPB1_Clock_Source  RCC I2S APB1 Clock Source
+  * @{
+  */
+#define RCC_I2SAPB1CLKSOURCE_PLLI2S         0x00000000U
+#define RCC_I2SAPB1CLKSOURCE_EXT            ((uint32_t)RCC_DCKCFGR_I2S1SRC_0)
+#define RCC_I2SAPB1CLKSOURCE_PLLR           ((uint32_t)RCC_DCKCFGR_I2S1SRC_1)
+#define RCC_I2SAPB1CLKSOURCE_PLLSRC         ((uint32_t)RCC_DCKCFGR_I2S1SRC)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_I2SAPB2_Clock_Source  RCC I2S APB2 Clock Source
+  * @{
+  */
+#define RCC_I2SAPB2CLKSOURCE_PLLI2S         0x00000000U
+#define RCC_I2SAPB2CLKSOURCE_EXT            ((uint32_t)RCC_DCKCFGR_I2S2SRC_0)
+#define RCC_I2SAPB2CLKSOURCE_PLLR           ((uint32_t)RCC_DCKCFGR_I2S2SRC_1)
+#define RCC_I2SAPB2CLKSOURCE_PLLSRC         ((uint32_t)RCC_DCKCFGR_I2S2SRC)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_FMPI2C1_Clock_Source  RCC FMPI2C1 Clock Source
+  * @{
+  */
+#define RCC_FMPI2C1CLKSOURCE_PCLK1          0x00000000U
+#define RCC_FMPI2C1CLKSOURCE_SYSCLK         ((uint32_t)RCC_DCKCFGR2_FMPI2C1SEL_0)
+#define RCC_FMPI2C1CLKSOURCE_HSI            ((uint32_t)RCC_DCKCFGR2_FMPI2C1SEL_1)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_CLK48_Clock_Source  RCC CLK48 Clock Source
+  * @{
+  */
+#define RCC_CLK48CLKSOURCE_PLLQ             0x00000000U
+#define RCC_CLK48CLKSOURCE_PLLI2SQ          ((uint32_t)RCC_DCKCFGR2_CK48MSEL)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_SDIO_Clock_Source  RCC SDIO Clock Source
+  * @{
+  */
+#define RCC_SDIOCLKSOURCE_CLK48             0x00000000U
+#define RCC_SDIOCLKSOURCE_SYSCLK            ((uint32_t)RCC_DCKCFGR2_SDIOSEL)
+/**
+  * @}
+  */
+#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
+
+#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
+
+/** @defgroup RCCEx_I2S_APB_Clock_Source  RCC I2S APB Clock Source
+  * @{
+  */
+#define RCC_I2SAPBCLKSOURCE_PLLR            0x00000000U
+#define RCC_I2SAPBCLKSOURCE_EXT             ((uint32_t)RCC_DCKCFGR_I2SSRC_0)
+#define RCC_I2SAPBCLKSOURCE_PLLSRC          ((uint32_t)RCC_DCKCFGR_I2SSRC_1)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_FMPI2C1_Clock_Source  RCC FMPI2C1 Clock Source
+  * @{
+  */
+#define RCC_FMPI2C1CLKSOURCE_PCLK1              0x00000000U
+#define RCC_FMPI2C1CLKSOURCE_SYSCLK             ((uint32_t)RCC_DCKCFGR2_FMPI2C1SEL_0)
+#define RCC_FMPI2C1CLKSOURCE_HSI                ((uint32_t)RCC_DCKCFGR2_FMPI2C1SEL_1)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_LPTIM1_Clock_Source  RCC LPTIM1 Clock Source
+  * @{
+  */
+#define RCC_LPTIM1CLKSOURCE_PCLK1          0x00000000U
+#define RCC_LPTIM1CLKSOURCE_HSI            ((uint32_t)RCC_DCKCFGR2_LPTIM1SEL_0)
+#define RCC_LPTIM1CLKSOURCE_LSI            ((uint32_t)RCC_DCKCFGR2_LPTIM1SEL_1)
+#define RCC_LPTIM1CLKSOURCE_LSE            ((uint32_t)RCC_DCKCFGR2_LPTIM1SEL_0 | RCC_DCKCFGR2_LPTIM1SEL_1)
+/**
+  * @}
+  */
+#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
+    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) ||\
+    defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F469xx) ||\
+    defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||\
+    defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
+/** @defgroup RCCEx_TIM_PRescaler_Selection  RCC TIM PRescaler Selection
+  * @{
+  */
+#define RCC_TIMPRES_DESACTIVATED        ((uint8_t)0x00)
+#define RCC_TIMPRES_ACTIVATED           ((uint8_t)0x01)
+/**
+  * @}
+  */
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F401xC || STM32F401xE ||\
+          STM32F410xx || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx ||\
+          STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
+
+#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F411xE) ||\
+    defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||\
+    defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||\
+    defined(STM32F423xx)
+/** @defgroup RCCEx_LSE_Dual_Mode_Selection  RCC LSE Dual Mode Selection
+  * @{
+  */
+#define RCC_LSE_LOWPOWER_MODE           ((uint8_t)0x00)
+#define RCC_LSE_HIGHDRIVE_MODE          ((uint8_t)0x01)
+/**
+  * @}
+  */
+#endif /* STM32F410xx || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx ||\
+          STM32F412Rx || STM32F412Cx */
+
+#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || \
+    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \
+    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || \
+    defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \
+    defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
+/** @defgroup RCC_MCO2_Clock_Source MCO2 Clock Source
+  * @{
+  */
+#define RCC_MCO2SOURCE_SYSCLK            0x00000000U
+#define RCC_MCO2SOURCE_PLLI2SCLK         RCC_CFGR_MCO2_0
+#define RCC_MCO2SOURCE_HSE               RCC_CFGR_MCO2_1
+#define RCC_MCO2SOURCE_PLLCLK            RCC_CFGR_MCO2
+/**
+  * @}
+  */
+#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx ||
+          STM32F401xC || STM32F401xE || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx ||
+          STM32F412Rx || STM32F413xx | STM32F423xx */
+
+#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
+/** @defgroup RCC_MCO2_Clock_Source MCO2 Clock Source
+  * @{
+  */
+#define RCC_MCO2SOURCE_SYSCLK            0x00000000U
+#define RCC_MCO2SOURCE_I2SCLK            RCC_CFGR_MCO2_0
+#define RCC_MCO2SOURCE_HSE               RCC_CFGR_MCO2_1
+#define RCC_MCO2SOURCE_PLLCLK            RCC_CFGR_MCO2
+/**
+  * @}
+  */
+#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup RCCEx_Exported_Macros RCCEx Exported Macros
+  * @{
+  */
+/*------------------- STM32F42xxx/STM32F43xxx/STM32F469xx/STM32F479xx --------*/
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
+/** @defgroup RCCEx_AHB1_Clock_Enable_Disable AHB1 Peripheral Clock Enable Disable
+  * @brief  Enables or disables the AHB1 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_BKPSRAM_CLK_ENABLE() do { \
+                                            __IO uint32_t tmpreg = 0x00U; \
+                                            SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);\
+                                            /* Delay after an RCC peripheral clock enabling */ \
+                                            tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);\
+                                            UNUSED(tmpreg); \
+                                          } while(0U)
+#define __HAL_RCC_CCMDATARAMEN_CLK_ENABLE() do { \
+                                                 __IO uint32_t tmpreg = 0x00U; \
+                                                 SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\
+                                                 /* Delay after an RCC peripheral clock enabling */ \
+                                                 tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\
+                                                 UNUSED(tmpreg); \
+                                               } while(0U)
+#define __HAL_RCC_CRC_CLK_ENABLE()     do { \
+                                            __IO uint32_t tmpreg = 0x00U; \
+                                            SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);\
+                                            /* Delay after an RCC peripheral clock enabling */ \
+                                            tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);\
+                                            UNUSED(tmpreg); \
+                                          } while(0U)
+#define __HAL_RCC_GPIOD_CLK_ENABLE()   do { \
+                                            __IO uint32_t tmpreg = 0x00U; \
+                                            SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN);\
+                                            /* Delay after an RCC peripheral clock enabling */ \
+                                            tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN);\
+                                            UNUSED(tmpreg); \
+                                          } while(0U)
+#define __HAL_RCC_GPIOE_CLK_ENABLE()   do { \
+                                            __IO uint32_t tmpreg = 0x00U; \
+                                            SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN);\
+                                            /* Delay after an RCC peripheral clock enabling */ \
+                                            tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN);\
+                                            UNUSED(tmpreg); \
+                                          } while(0U)
+#define __HAL_RCC_GPIOI_CLK_ENABLE()    do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOIEN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOIEN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_GPIOF_CLK_ENABLE()    do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_GPIOG_CLK_ENABLE()    do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOGEN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOGEN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_GPIOJ_CLK_ENABLE()    do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOJEN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOJEN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_GPIOK_CLK_ENABLE()    do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOKEN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOKEN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_DMA2D_CLK_ENABLE()    do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2DEN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2DEN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_ETHMAC_CLK_ENABLE()   do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACEN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACEN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_ETHMACTX_CLK_ENABLE() do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACTXEN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACTXEN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_ETHMACRX_CLK_ENABLE() do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACRXEN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACRXEN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_ETHMACPTP_CLK_ENABLE() do { \
+                                              __IO uint32_t tmpreg = 0x00U; \
+                                              SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACPTPEN);\
+                                              /* Delay after an RCC peripheral clock enabling */ \
+                                              tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACPTPEN);\
+                                              UNUSED(tmpreg); \
+                                            } while(0U)
+#define __HAL_RCC_USB_OTG_HS_CLK_ENABLE() do { \
+                                               __IO uint32_t tmpreg = 0x00U; \
+                                               SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSEN);\
+                                               /* Delay after an RCC peripheral clock enabling */ \
+                                               tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSEN);\
+                                               UNUSED(tmpreg); \
+                                             } while(0U)
+#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE()   do { \
+                                                      __IO uint32_t tmpreg = 0x00U; \
+                                                      SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN);\
+                                                      /* Delay after an RCC peripheral clock enabling */ \
+                                                      tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN);\
+                                                      UNUSED(tmpreg); \
+                                                    } while(0U)
+#define __HAL_RCC_GPIOD_CLK_DISABLE()           (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIODEN))
+#define __HAL_RCC_GPIOE_CLK_DISABLE()           (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOEEN))
+#define __HAL_RCC_GPIOF_CLK_DISABLE()           (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOFEN))
+#define __HAL_RCC_GPIOG_CLK_DISABLE()           (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOGEN))
+#define __HAL_RCC_GPIOI_CLK_DISABLE()           (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOIEN))
+#define __HAL_RCC_GPIOJ_CLK_DISABLE()           (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOJEN))
+#define __HAL_RCC_GPIOK_CLK_DISABLE()           (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOKEN))
+#define __HAL_RCC_DMA2D_CLK_DISABLE()           (RCC->AHB1ENR &= ~(RCC_AHB1ENR_DMA2DEN))
+#define __HAL_RCC_ETHMAC_CLK_DISABLE()          (RCC->AHB1ENR &= ~(RCC_AHB1ENR_ETHMACEN))
+#define __HAL_RCC_ETHMACTX_CLK_DISABLE()        (RCC->AHB1ENR &= ~(RCC_AHB1ENR_ETHMACTXEN))
+#define __HAL_RCC_ETHMACRX_CLK_DISABLE()        (RCC->AHB1ENR &= ~(RCC_AHB1ENR_ETHMACRXEN))
+#define __HAL_RCC_ETHMACPTP_CLK_DISABLE()       (RCC->AHB1ENR &= ~(RCC_AHB1ENR_ETHMACPTPEN))
+#define __HAL_RCC_USB_OTG_HS_CLK_DISABLE()      (RCC->AHB1ENR &= ~(RCC_AHB1ENR_OTGHSEN))
+#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_OTGHSULPIEN))
+#define __HAL_RCC_BKPSRAM_CLK_DISABLE()         (RCC->AHB1ENR &= ~(RCC_AHB1ENR_BKPSRAMEN))
+#define __HAL_RCC_CCMDATARAMEN_CLK_DISABLE()    (RCC->AHB1ENR &= ~(RCC_AHB1ENR_CCMDATARAMEN))
+#define __HAL_RCC_CRC_CLK_DISABLE()             (RCC->AHB1ENR &= ~(RCC_AHB1ENR_CRCEN))
+
+/**
+  * @brief  Enable ETHERNET clock.
+  */
+#define __HAL_RCC_ETH_CLK_ENABLE() do {                                     \
+                                        __HAL_RCC_ETHMAC_CLK_ENABLE();      \
+                                        __HAL_RCC_ETHMACTX_CLK_ENABLE();    \
+                                        __HAL_RCC_ETHMACRX_CLK_ENABLE();    \
+                                      } while(0U)
+/**
+  * @brief  Disable ETHERNET clock.
+  */
+#define __HAL_RCC_ETH_CLK_DISABLE()  do {                                      \
+                                          __HAL_RCC_ETHMACTX_CLK_DISABLE();    \
+                                          __HAL_RCC_ETHMACRX_CLK_DISABLE();    \
+                                          __HAL_RCC_ETHMAC_CLK_DISABLE();      \
+                                        } while(0U)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB1_Peripheral_Clock_Enable_Disable_Status AHB1 Peripheral Clock Enable Disable Status
+  * @brief  Get the enable or disable status of the AHB1 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_GPIOD_IS_CLK_ENABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIODEN)) != RESET)
+#define __HAL_RCC_GPIOE_IS_CLK_ENABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) != RESET)
+#define __HAL_RCC_GPIOF_IS_CLK_ENABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOFEN)) != RESET)
+#define __HAL_RCC_GPIOG_IS_CLK_ENABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOGEN)) != RESET)
+#define __HAL_RCC_GPIOI_IS_CLK_ENABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOIEN)) != RESET)
+#define __HAL_RCC_GPIOJ_IS_CLK_ENABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOJEN)) != RESET)
+#define __HAL_RCC_GPIOK_IS_CLK_ENABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOKEN)) != RESET)
+#define __HAL_RCC_DMA2D_IS_CLK_ENABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_DMA2DEN)) != RESET)
+#define __HAL_RCC_ETHMAC_IS_CLK_ENABLED()          ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACEN)) != RESET)
+#define __HAL_RCC_ETHMACTX_IS_CLK_ENABLED()        ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACTXEN)) != RESET)
+#define __HAL_RCC_ETHMACRX_IS_CLK_ENABLED()        ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACRXEN)) != RESET)
+#define __HAL_RCC_ETHMACPTP_IS_CLK_ENABLED()       ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACPTPEN)) != RESET)
+#define __HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED()      ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSEN)) != RESET)
+#define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSULPIEN)) != RESET)
+#define __HAL_RCC_BKPSRAM_IS_CLK_ENABLED()         ((RCC->AHB1ENR & (RCC_AHB1ENR_BKPSRAMEN)) != RESET)
+#define __HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED()    ((RCC->AHB1ENR & (RCC_AHB1ENR_CCMDATARAMEN)) != RESET)
+#define __HAL_RCC_CRC_IS_CLK_ENABLED()             ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) != RESET)
+#define __HAL_RCC_ETH_IS_CLK_ENABLED()             (__HAL_RCC_ETHMAC_IS_CLK_ENABLED()   && \
+                                                    __HAL_RCC_ETHMACTX_IS_CLK_ENABLED() && \
+                                                    __HAL_RCC_ETHMACRX_IS_CLK_ENABLED())
+
+#define __HAL_RCC_GPIOD_IS_CLK_DISABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIODEN)) == RESET)
+#define __HAL_RCC_GPIOE_IS_CLK_DISABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) == RESET)
+#define __HAL_RCC_GPIOF_IS_CLK_DISABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOFEN)) == RESET)
+#define __HAL_RCC_GPIOG_IS_CLK_DISABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOGEN)) == RESET)
+#define __HAL_RCC_GPIOI_IS_CLK_DISABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOIEN)) == RESET)
+#define __HAL_RCC_GPIOJ_IS_CLK_DISABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOJEN)) == RESET)
+#define __HAL_RCC_GPIOK_IS_CLK_DISABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOKEN)) == RESET)
+#define __HAL_RCC_DMA2D_IS_CLK_DISABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_DMA2DEN)) == RESET)
+#define __HAL_RCC_ETHMAC_IS_CLK_DISABLED()          ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACEN)) == RESET)
+#define __HAL_RCC_ETHMACTX_IS_CLK_DISABLED()        ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACTXEN)) == RESET)
+#define __HAL_RCC_ETHMACRX_IS_CLK_DISABLED()        ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACRXEN)) == RESET)
+#define __HAL_RCC_ETHMACPTP_IS_CLK_DISABLED()       ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACPTPEN)) == RESET)
+#define __HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED()      ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSEN)) == RESET)
+#define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSULPIEN)) == RESET)
+#define __HAL_RCC_BKPSRAM_IS_CLK_DISABLED()         ((RCC->AHB1ENR & (RCC_AHB1ENR_BKPSRAMEN)) == RESET)
+#define __HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED()    ((RCC->AHB1ENR & (RCC_AHB1ENR_CCMDATARAMEN)) == RESET)
+#define __HAL_RCC_CRC_IS_CLK_DISABLED()             ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) == RESET)
+#define __HAL_RCC_ETH_IS_CLK_DISABLED()             (__HAL_RCC_ETHMAC_IS_CLK_DISABLED()   && \
+                                                     __HAL_RCC_ETHMACTX_IS_CLK_DISABLED() && \
+                                                     __HAL_RCC_ETHMACRX_IS_CLK_DISABLED())
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB2_Clock_Enable_Disable AHB2 Peripheral Clock Enable Disable
+  * @brief  Enable or disable the AHB2 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_DCMI_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_DCMI_CLK_DISABLE()  (RCC->AHB2ENR &= ~(RCC_AHB2ENR_DCMIEN))
+
+#if defined(STM32F437xx)|| defined(STM32F439xx) || defined(STM32F479xx)
+#define __HAL_RCC_CRYP_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_CRYPEN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_CRYPEN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_HASH_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_HASHEN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_HASHEN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+
+#define __HAL_RCC_CRYP_CLK_DISABLE()  (RCC->AHB2ENR &= ~(RCC_AHB2ENR_CRYPEN))
+#define __HAL_RCC_HASH_CLK_DISABLE()  (RCC->AHB2ENR &= ~(RCC_AHB2ENR_HASHEN))
+#endif /* STM32F437xx || STM32F439xx || STM32F479xx */
+
+#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()  do {(RCC->AHB2ENR |= (RCC_AHB2ENR_OTGFSEN));\
+                                                __HAL_RCC_SYSCFG_CLK_ENABLE();\
+                                              }while(0U)
+
+#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE() (RCC->AHB2ENR &= ~(RCC_AHB2ENR_OTGFSEN))
+
+#define __HAL_RCC_RNG_CLK_ENABLE()    do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_RNG_CLK_DISABLE()   (RCC->AHB2ENR &= ~(RCC_AHB2ENR_RNGEN))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB2_Peripheral_Clock_Enable_Disable_Status AHB2 Peripheral Clock Enable Disable Status
+  * @brief  Get the enable or disable status of the AHB1 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_DCMI_IS_CLK_ENABLED()        ((RCC->AHB2ENR & (RCC_AHB2ENR_DCMIEN)) != RESET)
+#define __HAL_RCC_DCMI_IS_CLK_DISABLED()       ((RCC->AHB2ENR & (RCC_AHB2ENR_DCMIEN)) == RESET)
+
+#if defined(STM32F437xx)|| defined(STM32F439xx) || defined(STM32F479xx)
+#define __HAL_RCC_CRYP_IS_CLK_ENABLED()        ((RCC->AHB2ENR & (RCC_AHB2ENR_CRYPEN)) != RESET)
+#define __HAL_RCC_CRYP_IS_CLK_DISABLED()       ((RCC->AHB2ENR & (RCC_AHB2ENR_CRYPEN)) == RESET)
+
+#define __HAL_RCC_HASH_IS_CLK_ENABLED()        ((RCC->AHB2ENR & (RCC_AHB2ENR_HASHEN)) != RESET)
+#define __HAL_RCC_HASH_IS_CLK_DISABLED()       ((RCC->AHB2ENR & (RCC_AHB2ENR_HASHEN)) == RESET)
+#endif /* STM32F437xx || STM32F439xx || STM32F479xx */
+
+#define __HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED()  ((RCC->AHB2ENR & (RCC_AHB2ENR_OTGFSEN)) != RESET)
+#define __HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_OTGFSEN)) == RESET)
+
+#define __HAL_RCC_RNG_IS_CLK_ENABLED()         ((RCC->AHB2ENR & (RCC_AHB2ENR_RNGEN)) != RESET)
+#define __HAL_RCC_RNG_IS_CLK_DISABLED()        ((RCC->AHB2ENR & (RCC_AHB2ENR_RNGEN)) == RESET)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB3_Clock_Enable_Disable AHB3 Peripheral Clock Enable Disable
+  * @brief  Enables or disables the AHB3 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_FMC_CLK_ENABLE()    do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_FMC_CLK_DISABLE()  (RCC->AHB3ENR &= ~(RCC_AHB3ENR_FMCEN))
+#if defined(STM32F469xx) || defined(STM32F479xx)
+#define __HAL_RCC_QSPI_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_QSPI_CLK_DISABLE()  (RCC->AHB3ENR &= ~(RCC_AHB3ENR_QSPIEN))
+#endif /* STM32F469xx || STM32F479xx */
+/**
+  * @}
+  */
+
+
+/** @defgroup RCCEx_AHB3_Peripheral_Clock_Enable_Disable_Status AHB3 Peripheral Clock Enable Disable Status
+  * @brief  Get the enable or disable status of the AHB3 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_FMC_IS_CLK_ENABLED()   ((RCC->AHB3ENR & (RCC_AHB3ENR_FMCEN)) != RESET)
+#define __HAL_RCC_FMC_IS_CLK_DISABLED()  ((RCC->AHB3ENR & (RCC_AHB3ENR_FMCEN)) == RESET)
+#if defined(STM32F469xx) || defined(STM32F479xx)
+#define __HAL_RCC_QSPI_IS_CLK_ENABLED()  ((RCC->AHB3ENR & (RCC_AHB3ENR_QSPIEN)) != RESET)
+#define __HAL_RCC_QSPI_IS_CLK_DISABLED() ((RCC->AHB3ENR & (RCC_AHB3ENR_QSPIEN)) == RESET)
+#endif /* STM32F469xx || STM32F479xx */
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB1_Clock_Enable_Disable APB1 Peripheral Clock Enable Disable
+  * @brief  Enable or disable the Low Speed APB (APB1) peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_TIM6_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_TIM7_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_TIM12_CLK_ENABLE()  do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_TIM13_CLK_ENABLE()  do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_TIM14_CLK_ENABLE()  do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_TIM14_CLK_ENABLE()  do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_USART3_CLK_ENABLE() do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_UART4_CLK_ENABLE()  do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_UART5_CLK_ENABLE()  do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_CAN1_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_CAN2_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_DAC_CLK_ENABLE()    do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_UART7_CLK_ENABLE()  do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART7EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART7EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_UART8_CLK_ENABLE()  do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART8EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART8EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_TIM2_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_TIM3_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_TIM4_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_SPI3_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_I2C3_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_TIM2_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM2EN))
+#define __HAL_RCC_TIM3_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM3EN))
+#define __HAL_RCC_TIM4_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM4EN))
+#define __HAL_RCC_SPI3_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_SPI3EN))
+#define __HAL_RCC_I2C3_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C3EN))
+#define __HAL_RCC_TIM6_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM6EN))
+#define __HAL_RCC_TIM7_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM7EN))
+#define __HAL_RCC_TIM12_CLK_DISABLE()  (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM12EN))
+#define __HAL_RCC_TIM13_CLK_DISABLE()  (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM13EN))
+#define __HAL_RCC_TIM14_CLK_DISABLE()  (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM14EN))
+#define __HAL_RCC_USART3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_USART3EN))
+#define __HAL_RCC_UART4_CLK_DISABLE()  (RCC->APB1ENR &= ~(RCC_APB1ENR_UART4EN))
+#define __HAL_RCC_UART5_CLK_DISABLE()  (RCC->APB1ENR &= ~(RCC_APB1ENR_UART5EN))
+#define __HAL_RCC_CAN1_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN1EN))
+#define __HAL_RCC_CAN2_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN2EN))
+#define __HAL_RCC_DAC_CLK_DISABLE()    (RCC->APB1ENR &= ~(RCC_APB1ENR_DACEN))
+#define __HAL_RCC_UART7_CLK_DISABLE()  (RCC->APB1ENR &= ~(RCC_APB1ENR_UART7EN))
+#define __HAL_RCC_UART8_CLK_DISABLE()  (RCC->APB1ENR &= ~(RCC_APB1ENR_UART8EN))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB1_Peripheral_Clock_Enable_Disable_Status APB1 Peripheral Clock Enable Disable Status
+  * @brief  Get the enable or disable status of the APB1 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_TIM2_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) != RESET)
+#define __HAL_RCC_TIM3_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) != RESET)
+#define __HAL_RCC_TIM4_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) != RESET)
+#define __HAL_RCC_SPI3_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) != RESET)
+#define __HAL_RCC_I2C3_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_I2C3EN)) != RESET)
+#define __HAL_RCC_TIM6_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) != RESET)
+#define __HAL_RCC_TIM7_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM7EN)) != RESET)
+#define __HAL_RCC_TIM12_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_TIM12EN)) != RESET)
+#define __HAL_RCC_TIM13_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_TIM13EN)) != RESET)
+#define __HAL_RCC_TIM14_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) != RESET)
+#define __HAL_RCC_USART3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) != RESET)
+#define __HAL_RCC_UART4_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) != RESET)
+#define __HAL_RCC_UART5_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) != RESET)
+#define __HAL_RCC_CAN1_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_CAN1EN)) != RESET)
+#define __HAL_RCC_CAN2_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_CAN2EN)) != RESET)
+#define __HAL_RCC_DAC_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) != RESET)
+#define __HAL_RCC_UART7_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_UART7EN)) != RESET)
+#define __HAL_RCC_UART8_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_UART8EN)) != RESET)
+
+#define __HAL_RCC_TIM2_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) == RESET)
+#define __HAL_RCC_TIM3_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) == RESET)
+#define __HAL_RCC_TIM4_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) == RESET)
+#define __HAL_RCC_SPI3_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) == RESET)
+#define __HAL_RCC_I2C3_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_I2C3EN)) == RESET)
+#define __HAL_RCC_TIM6_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) == RESET)
+#define __HAL_RCC_TIM7_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM7EN)) == RESET)
+#define __HAL_RCC_TIM12_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_TIM12EN)) == RESET)
+#define __HAL_RCC_TIM13_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_TIM13EN)) == RESET)
+#define __HAL_RCC_TIM14_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) == RESET)
+#define __HAL_RCC_USART3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) == RESET)
+#define __HAL_RCC_UART4_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) == RESET)
+#define __HAL_RCC_UART5_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) == RESET)
+#define __HAL_RCC_CAN1_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_CAN1EN)) == RESET)
+#define __HAL_RCC_CAN2_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_CAN2EN)) == RESET)
+#define __HAL_RCC_DAC_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) == RESET)
+#define __HAL_RCC_UART7_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_UART7EN)) == RESET)
+#define __HAL_RCC_UART8_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_UART8EN)) == RESET)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB2_Clock_Enable_Disable APB2 Peripheral Clock Enable Disable
+  * @brief  Enable or disable the High Speed APB (APB2) peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_TIM8_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_ADC2_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_ADC3_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_SPI5_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI5EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI5EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_SPI6_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI6EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI6EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_SAI1_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI1EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI1EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_SDIO_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_SPI4_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_TIM10_CLK_ENABLE()    do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_SDIO_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_SDIOEN))
+#define __HAL_RCC_SPI4_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI4EN))
+#define __HAL_RCC_TIM10_CLK_DISABLE()  (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM10EN))
+#define __HAL_RCC_TIM8_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM8EN))
+#define __HAL_RCC_ADC2_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC2EN))
+#define __HAL_RCC_ADC3_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC3EN))
+#define __HAL_RCC_SPI5_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI5EN))
+#define __HAL_RCC_SPI6_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI6EN))
+#define __HAL_RCC_SAI1_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_SAI1EN))
+
+#if defined(STM32F429xx)|| defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
+#define __HAL_RCC_LTDC_CLK_ENABLE()  do { \
+                                          __IO uint32_t tmpreg = 0x00U; \
+                                          SET_BIT(RCC->APB2ENR, RCC_APB2ENR_LTDCEN);\
+                                          /* Delay after an RCC peripheral clock enabling */ \
+                                          tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_LTDCEN);\
+                                          UNUSED(tmpreg); \
+                                        } while(0U)
+
+#define __HAL_RCC_LTDC_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_LTDCEN))
+#endif /* STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
+
+#if defined(STM32F469xx) || defined(STM32F479xx)
+#define __HAL_RCC_DSI_CLK_ENABLE() do { \
+                                        __IO uint32_t tmpreg = 0x00U; \
+                                        SET_BIT(RCC->APB2ENR, RCC_APB2ENR_DSIEN);\
+                                        /* Delay after an RCC peripheral clock enabling */ \
+                                        tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_DSIEN);\
+                                        UNUSED(tmpreg); \
+                                      } while(0U)
+
+#define __HAL_RCC_DSI_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_DSIEN))
+#endif /* STM32F469xx || STM32F479xx */
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB2_Peripheral_Clock_Enable_Disable_Status APB2 Peripheral Clock Enable Disable Status
+  * @brief  Get the enable or disable status of the APB2 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_TIM8_IS_CLK_ENABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_TIM8EN)) != RESET)
+#define __HAL_RCC_ADC2_IS_CLK_ENABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_ADC2EN)) != RESET)
+#define __HAL_RCC_ADC3_IS_CLK_ENABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_ADC3EN)) != RESET)
+#define __HAL_RCC_SPI5_IS_CLK_ENABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_SPI5EN)) != RESET)
+#define __HAL_RCC_SPI6_IS_CLK_ENABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_SPI6EN)) != RESET)
+#define __HAL_RCC_SAI1_IS_CLK_ENABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_SAI1EN)) != RESET)
+#define __HAL_RCC_SDIO_IS_CLK_ENABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_SDIOEN)) != RESET)
+#define __HAL_RCC_SPI4_IS_CLK_ENABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) != RESET)
+#define __HAL_RCC_TIM10_IS_CLK_ENABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN))!= RESET)
+
+#define __HAL_RCC_SDIO_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SDIOEN)) == RESET)
+#define __HAL_RCC_SPI4_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) == RESET)
+#define __HAL_RCC_TIM10_IS_CLK_DISABLED()  ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN))== RESET)
+#define __HAL_RCC_TIM8_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_TIM8EN)) == RESET)
+#define __HAL_RCC_ADC2_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_ADC2EN)) == RESET)
+#define __HAL_RCC_ADC3_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_ADC3EN)) == RESET)
+#define __HAL_RCC_SPI5_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SPI5EN)) == RESET)
+#define __HAL_RCC_SPI6_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SPI6EN)) == RESET)
+#define __HAL_RCC_SAI1_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SAI1EN)) == RESET)
+
+#if defined(STM32F429xx)|| defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
+#define __HAL_RCC_LTDC_IS_CLK_ENABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_LTDCEN)) != RESET)
+#define __HAL_RCC_LTDC_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_LTDCEN)) == RESET)
+#endif /* STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
+
+#if defined(STM32F469xx) || defined(STM32F479xx)
+#define __HAL_RCC_DSI_IS_CLK_ENABLED()     ((RCC->APB2ENR & (RCC_APB2ENR_DSIEN)) != RESET)
+#define __HAL_RCC_DSI_IS_CLK_DISABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_DSIEN)) == RESET)
+#endif /* STM32F469xx || STM32F479xx */
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB1_Force_Release_Reset AHB1 Force Release Reset
+  * @brief  Force or release AHB1 peripheral reset.
+  * @{
+  */
+#define __HAL_RCC_AHB1_FORCE_RESET()     (RCC->AHB1RSTR = 0x22E017FFU)
+#define __HAL_RCC_GPIOD_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIODRST))
+#define __HAL_RCC_GPIOE_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOERST))
+#define __HAL_RCC_GPIOF_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOFRST))
+#define __HAL_RCC_GPIOG_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOGRST))
+#define __HAL_RCC_GPIOI_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOIRST))
+#define __HAL_RCC_ETHMAC_FORCE_RESET()   (RCC->AHB1RSTR |= (RCC_AHB1RSTR_ETHMACRST))
+#define __HAL_RCC_USB_OTG_HS_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_OTGHRST))
+#define __HAL_RCC_GPIOJ_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOJRST))
+#define __HAL_RCC_GPIOK_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOKRST))
+#define __HAL_RCC_DMA2D_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_DMA2DRST))
+#define __HAL_RCC_CRC_FORCE_RESET()      (RCC->AHB1RSTR |= (RCC_AHB1RSTR_CRCRST))
+
+#define __HAL_RCC_GPIOD_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIODRST))
+#define __HAL_RCC_GPIOE_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOERST))
+#define __HAL_RCC_GPIOF_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOFRST))
+#define __HAL_RCC_GPIOG_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOGRST))
+#define __HAL_RCC_GPIOI_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOIRST))
+#define __HAL_RCC_ETHMAC_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_ETHMACRST))
+#define __HAL_RCC_USB_OTG_HS_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_OTGHRST))
+#define __HAL_RCC_GPIOJ_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOJRST))
+#define __HAL_RCC_GPIOK_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOKRST))
+#define __HAL_RCC_DMA2D_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_DMA2DRST))
+#define __HAL_RCC_CRC_RELEASE_RESET()    (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_CRCRST))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB2_Force_Release_Reset AHB2 Force Release Reset
+  * @brief  Force or release AHB2 peripheral reset.
+  * @{
+  */
+#if defined(STM32F427xx) || defined(STM32F429xx) || defined(STM32F469xx)
+#define __HAL_RCC_AHB2_FORCE_RESET()   (RCC->AHB2RSTR = 0x000000C1U)
+#endif /* STM32F427xx || STM32F429xx || STM32F469xx */
+#if defined(STM32F437xx) || defined(STM32F439xx) || defined(STM32F479xx)
+#define __HAL_RCC_AHB2_FORCE_RESET()   (RCC->AHB2RSTR = 0x000000F1U)
+#endif /* STM32F437xx || STM32F439xx || STM32F479xx */
+#define __HAL_RCC_USB_OTG_FS_FORCE_RESET()   (RCC->AHB2RSTR |= (RCC_AHB2RSTR_OTGFSRST))
+#define __HAL_RCC_RNG_FORCE_RESET()    (RCC->AHB2RSTR |= (RCC_AHB2RSTR_RNGRST))
+#define __HAL_RCC_DCMI_FORCE_RESET()   (RCC->AHB2RSTR |= (RCC_AHB2RSTR_DCMIRST))
+
+#define __HAL_RCC_AHB2_RELEASE_RESET()  (RCC->AHB2RSTR = 0x00U)
+#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_OTGFSRST))
+#define __HAL_RCC_RNG_RELEASE_RESET()  (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_RNGRST))
+#define __HAL_RCC_DCMI_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_DCMIRST))
+
+#if defined(STM32F437xx)|| defined(STM32F439xx) || defined(STM32F479xx)
+#define __HAL_RCC_CRYP_FORCE_RESET()   (RCC->AHB2RSTR |= (RCC_AHB2RSTR_CRYPRST))
+#define __HAL_RCC_HASH_FORCE_RESET()   (RCC->AHB2RSTR |= (RCC_AHB2RSTR_HASHRST))
+
+#define __HAL_RCC_CRYP_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_CRYPRST))
+#define __HAL_RCC_HASH_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_HASHRST))
+#endif /* STM32F437xx || STM32F439xx || STM32F479xx */
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB3_Force_Release_Reset AHB3 Force Release Reset
+  * @brief  Force or release AHB3 peripheral reset.
+  * @{
+  */
+#if defined(STM32F427xx) || defined(STM32F429xx) || defined(STM32F437xx) || defined(STM32F439xx)
+#define __HAL_RCC_AHB3_FORCE_RESET()   (RCC->AHB3RSTR = 0x00000001U)
+#endif /* STM32F427xx || STM32F429xx || STM32F437xx || STM32F439xx */
+#if defined(STM32F469xx) || defined(STM32F479xx)
+#define __HAL_RCC_AHB3_FORCE_RESET()   (RCC->AHB3RSTR = 0x00000003U)
+#endif /* STM32F469xx || STM32F479xx */
+#define __HAL_RCC_AHB3_RELEASE_RESET() (RCC->AHB3RSTR = 0x00U)
+#define __HAL_RCC_FMC_FORCE_RESET()    (RCC->AHB3RSTR |= (RCC_AHB3RSTR_FMCRST))
+#define __HAL_RCC_FMC_RELEASE_RESET()  (RCC->AHB3RSTR &= ~(RCC_AHB3RSTR_FMCRST))
+
+#if defined(STM32F469xx) || defined(STM32F479xx)
+#define __HAL_RCC_QSPI_FORCE_RESET()   (RCC->AHB3RSTR |= (RCC_AHB3RSTR_QSPIRST))
+#define __HAL_RCC_QSPI_RELEASE_RESET()   (RCC->AHB3RSTR &= ~(RCC_AHB3RSTR_QSPIRST))
+#endif /* STM32F469xx || STM32F479xx */
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB1_Force_Release_Reset APB1 Force Release Reset
+  * @brief  Force or release APB1 peripheral reset.
+  * @{
+  */
+#define __HAL_RCC_APB1_FORCE_RESET()     (RCC->APB1RSTR = 0xF6FEC9FFU)
+#define __HAL_RCC_TIM6_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM6RST))
+#define __HAL_RCC_TIM7_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM7RST))
+#define __HAL_RCC_TIM12_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM12RST))
+#define __HAL_RCC_TIM13_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM13RST))
+#define __HAL_RCC_TIM14_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM14RST))
+#define __HAL_RCC_USART3_FORCE_RESET()   (RCC->APB1RSTR |= (RCC_APB1RSTR_USART3RST))
+#define __HAL_RCC_UART4_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_UART4RST))
+#define __HAL_RCC_UART5_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_UART5RST))
+#define __HAL_RCC_CAN1_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN1RST))
+#define __HAL_RCC_CAN2_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN2RST))
+#define __HAL_RCC_DAC_FORCE_RESET()      (RCC->APB1RSTR |= (RCC_APB1RSTR_DACRST))
+#define __HAL_RCC_UART7_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_UART7RST))
+#define __HAL_RCC_UART8_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_UART8RST))
+#define __HAL_RCC_TIM2_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM2RST))
+#define __HAL_RCC_TIM3_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM3RST))
+#define __HAL_RCC_TIM4_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM4RST))
+#define __HAL_RCC_SPI3_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_SPI3RST))
+#define __HAL_RCC_I2C3_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C3RST))
+
+#define __HAL_RCC_TIM2_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM2RST))
+#define __HAL_RCC_TIM3_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM3RST))
+#define __HAL_RCC_TIM4_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM4RST))
+#define __HAL_RCC_SPI3_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPI3RST))
+#define __HAL_RCC_I2C3_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C3RST))
+#define __HAL_RCC_TIM6_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM6RST))
+#define __HAL_RCC_TIM7_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM7RST))
+#define __HAL_RCC_TIM12_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM12RST))
+#define __HAL_RCC_TIM13_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM13RST))
+#define __HAL_RCC_TIM14_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM14RST))
+#define __HAL_RCC_USART3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_USART3RST))
+#define __HAL_RCC_UART4_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART4RST))
+#define __HAL_RCC_UART5_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART5RST))
+#define __HAL_RCC_CAN1_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN1RST))
+#define __HAL_RCC_CAN2_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN2RST))
+#define __HAL_RCC_DAC_RELEASE_RESET()    (RCC->APB1RSTR &= ~(RCC_APB1RSTR_DACRST))
+#define __HAL_RCC_UART7_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART7RST))
+#define __HAL_RCC_UART8_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART8RST))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB2_Force_Release_Reset APB2 Force Release Reset
+  * @brief  Force or release APB2 peripheral reset.
+  * @{
+  */
+#if defined(STM32F469xx) || defined(STM32F479xx)
+#define __HAL_RCC_APB2_FORCE_RESET()   (RCC->APB2RSTR = 0x0C777933U)
+#endif /* STM32F469xx || STM32F479xx */
+#if defined(STM32F429xx) || defined(STM32F439xx)
+#define __HAL_RCC_APB2_FORCE_RESET()   (RCC->APB2RSTR = 0x04777933U)
+#endif /* STM32F429xx || STM32F439xx */
+#if defined(STM32F427xx) || defined(STM32F437xx)
+#define __HAL_RCC_APB2_FORCE_RESET()   (RCC->APB2RSTR = 0x00777933U)
+#endif /* STM32F427xx || STM32F437xx */
+#define __HAL_RCC_TIM8_FORCE_RESET()   (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM8RST))
+#define __HAL_RCC_SPI5_FORCE_RESET()   (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI5RST))
+#define __HAL_RCC_SPI6_FORCE_RESET()   (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI6RST))
+#define __HAL_RCC_SAI1_FORCE_RESET()   (RCC->APB2RSTR |= (RCC_APB2RSTR_SAI1RST))
+#define __HAL_RCC_SDIO_FORCE_RESET()   (RCC->APB2RSTR |= (RCC_APB2RSTR_SDIORST))
+#define __HAL_RCC_SPI4_FORCE_RESET()   (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI4RST))
+#define __HAL_RCC_TIM10_FORCE_RESET()  (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM10RST))
+
+#define __HAL_RCC_SDIO_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SDIORST))
+#define __HAL_RCC_SPI4_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI4RST))
+#define __HAL_RCC_TIM10_RELEASE_RESET()(RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM10RST))
+#define __HAL_RCC_TIM8_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM8RST))
+#define __HAL_RCC_SPI5_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI5RST))
+#define __HAL_RCC_SPI6_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI6RST))
+#define __HAL_RCC_SAI1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SAI1RST))
+
+#if defined(STM32F429xx)|| defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
+#define __HAL_RCC_LTDC_FORCE_RESET()   (RCC->APB2RSTR |= (RCC_APB2RSTR_LTDCRST))
+#define __HAL_RCC_LTDC_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_LTDCRST))
+#endif /* STM32F429xx|| STM32F439xx || STM32F469xx || STM32F479xx */
+
+#if defined(STM32F469xx) || defined(STM32F479xx)
+#define __HAL_RCC_DSI_FORCE_RESET()   (RCC->APB2RSTR |=  (RCC_APB2RSTR_DSIRST))
+#define __HAL_RCC_DSI_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_DSIRST))
+#endif /* STM32F469xx || STM32F479xx */
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB1_LowPower_Enable_Disable AHB1 Peripheral Low Power Enable Disable
+  * @brief  Enable or disable the AHB1 peripheral clock during Low Power (Sleep) mode.
+  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
+  *         power consumption.
+  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
+  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
+  * @{
+  */
+#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIODLPEN))
+#define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOELPEN))
+#define __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOFLPEN))
+#define __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOGLPEN))
+#define __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOILPEN))
+#define __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_SRAM2LPEN))
+#define __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE()     (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETHMACLPEN))
+#define __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE()   (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETHMACTXLPEN))
+#define __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE()   (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETHMACRXLPEN))
+#define __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE()  (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETHMACPTPLPEN))
+#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_OTGHSLPEN))
+#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE()  (RCC->AHB1LPENR |= (RCC_AHB1LPENR_OTGHSULPILPEN))
+#define __HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOJLPEN))
+#define __HAL_RCC_GPIOK_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOKLPEN))
+#define __HAL_RCC_SRAM3_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_SRAM3LPEN))
+#define __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_DMA2DLPEN))
+#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE()        (RCC->AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN))
+#define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN))
+#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN))
+#define __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE()    (RCC->AHB1LPENR |= (RCC_AHB1LPENR_BKPSRAMLPEN))
+
+#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIODLPEN))
+#define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOELPEN))
+#define __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOFLPEN))
+#define __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOGLPEN))
+#define __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOILPEN))
+#define __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_SRAM2LPEN))
+#define __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE()    (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_ETHMACLPEN))
+#define __HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE()  (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_ETHMACTXLPEN))
+#define __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE()  (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_ETHMACRXLPEN))
+#define __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_ETHMACPTPLPEN))
+#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_OTGHSLPEN))
+#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_OTGHSULPILPEN))
+#define __HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOJLPEN))
+#define __HAL_RCC_GPIOK_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOKLPEN))
+#define __HAL_RCC_DMA2D_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_DMA2DLPEN))
+#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE()       (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_CRCLPEN))
+#define __HAL_RCC_FLITF_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_FLITFLPEN))
+#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_SRAM1LPEN))
+#define __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE()   (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_BKPSRAMLPEN))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB2_LowPower_Enable_Disable AHB2 Peripheral Low Power Enable Disable
+  * @brief  Enable or disable the AHB2 peripheral clock during Low Power (Sleep) mode.
+  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
+  *         power consumption.
+  * @note   After wake-up from SLEEP mode, the peripheral clock is enabled again.
+  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
+  * @{
+  */
+#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE()  (RCC->AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN))
+#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_OTGFSLPEN))
+
+#define __HAL_RCC_RNG_CLK_SLEEP_ENABLE()   (RCC->AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN))
+#define __HAL_RCC_RNG_CLK_SLEEP_DISABLE()  (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_RNGLPEN))
+
+#define __HAL_RCC_DCMI_CLK_SLEEP_ENABLE()  (RCC->AHB2LPENR |= (RCC_AHB2LPENR_DCMILPEN))
+#define __HAL_RCC_DCMI_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_DCMILPEN))
+
+#if defined(STM32F437xx)|| defined(STM32F439xx) || defined(STM32F479xx)
+#define __HAL_RCC_CRYP_CLK_SLEEP_ENABLE()  (RCC->AHB2LPENR |= (RCC_AHB2LPENR_CRYPLPEN))
+#define __HAL_RCC_HASH_CLK_SLEEP_ENABLE()  (RCC->AHB2LPENR |= (RCC_AHB2LPENR_HASHLPEN))
+
+#define __HAL_RCC_CRYP_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_CRYPLPEN))
+#define __HAL_RCC_HASH_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_HASHLPEN))
+#endif /* STM32F437xx || STM32F439xx || STM32F479xx */
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB3_LowPower_Enable_Disable AHB3 Peripheral Low Power Enable Disable
+  * @brief  Enable or disable the AHB3 peripheral clock during Low Power (Sleep) mode.
+  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
+  *         power consumption.
+  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
+  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
+  * @{
+  */
+#define __HAL_RCC_FMC_CLK_SLEEP_ENABLE()  (RCC->AHB3LPENR |= (RCC_AHB3LPENR_FMCLPEN))
+#define __HAL_RCC_FMC_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~(RCC_AHB3LPENR_FMCLPEN))
+
+#if defined(STM32F469xx) || defined(STM32F479xx)
+#define __HAL_RCC_QSPI_CLK_SLEEP_ENABLE()  (RCC->AHB3LPENR |= (RCC_AHB3LPENR_QSPILPEN))
+#define __HAL_RCC_QSPI_CLK_SLEEP_DISABLE()  (RCC->AHB3LPENR &= ~(RCC_AHB3LPENR_QSPILPEN))
+#endif /* STM32F469xx || STM32F479xx */
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB1_LowPower_Enable_Disable APB1 Peripheral Low Power Enable Disable
+  * @brief  Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode.
+  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
+  *         power consumption.
+  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
+  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
+  * @{
+  */
+#define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM6LPEN))
+#define __HAL_RCC_TIM7_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM7LPEN))
+#define __HAL_RCC_TIM12_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM12LPEN))
+#define __HAL_RCC_TIM13_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM13LPEN))
+#define __HAL_RCC_TIM14_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM14LPEN))
+#define __HAL_RCC_USART3_CLK_SLEEP_ENABLE()  (RCC->APB1LPENR |= (RCC_APB1LPENR_USART3LPEN))
+#define __HAL_RCC_UART4_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_UART4LPEN))
+#define __HAL_RCC_UART5_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_UART5LPEN))
+#define __HAL_RCC_CAN1_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_CAN1LPEN))
+#define __HAL_RCC_CAN2_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_CAN2LPEN))
+#define __HAL_RCC_DAC_CLK_SLEEP_ENABLE()     (RCC->APB1LPENR |= (RCC_APB1LPENR_DACLPEN))
+#define __HAL_RCC_UART7_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_UART7LPEN))
+#define __HAL_RCC_UART8_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_UART8LPEN))
+#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN))
+#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN))
+#define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN))
+#define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_SPI3LPEN))
+#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C3LPEN))
+
+#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM2LPEN))
+#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM3LPEN))
+#define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM4LPEN))
+#define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_SPI3LPEN))
+#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C3LPEN))
+#define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM6LPEN))
+#define __HAL_RCC_TIM7_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM7LPEN))
+#define __HAL_RCC_TIM12_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM12LPEN))
+#define __HAL_RCC_TIM13_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM13LPEN))
+#define __HAL_RCC_TIM14_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM14LPEN))
+#define __HAL_RCC_USART3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_USART3LPEN))
+#define __HAL_RCC_UART4_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART4LPEN))
+#define __HAL_RCC_UART5_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART5LPEN))
+#define __HAL_RCC_CAN1_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CAN1LPEN))
+#define __HAL_RCC_CAN2_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CAN2LPEN))
+#define __HAL_RCC_DAC_CLK_SLEEP_DISABLE()    (RCC->APB1LPENR &= ~(RCC_APB1LPENR_DACLPEN))
+#define __HAL_RCC_UART7_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART7LPEN))
+#define __HAL_RCC_UART8_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART8LPEN))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB2_LowPower_Enable_Disable APB2 Peripheral Low Power Enable Disable
+  * @brief  Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode.
+  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
+  *         power consumption.
+  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
+  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
+  * @{
+  */
+#define __HAL_RCC_TIM8_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM8LPEN))
+#define __HAL_RCC_ADC2_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_ADC2LPEN))
+#define __HAL_RCC_ADC3_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_ADC3LPEN))
+#define __HAL_RCC_SPI5_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI5LPEN))
+#define __HAL_RCC_SPI6_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI6LPEN))
+#define __HAL_RCC_SAI1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SAI1LPEN))
+#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SDIOLPEN))
+#define __HAL_RCC_SPI4_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI4LPEN))
+#define __HAL_RCC_TIM10_CLK_SLEEP_ENABLE()(RCC->APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN))
+
+#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SDIOLPEN))
+#define __HAL_RCC_SPI4_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI4LPEN))
+#define __HAL_RCC_TIM10_CLK_SLEEP_DISABLE()(RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM10LPEN))
+#define __HAL_RCC_TIM8_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM8LPEN))
+#define __HAL_RCC_ADC2_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_ADC2LPEN))
+#define __HAL_RCC_ADC3_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_ADC3LPEN))
+#define __HAL_RCC_SPI5_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI5LPEN))
+#define __HAL_RCC_SPI6_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI6LPEN))
+#define __HAL_RCC_SAI1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SAI1LPEN))
+
+#if defined(STM32F429xx)|| defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
+#define __HAL_RCC_LTDC_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_LTDCLPEN))
+
+#define __HAL_RCC_LTDC_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_LTDCLPEN))
+#endif /* STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
+
+#if defined(STM32F469xx) || defined(STM32F479xx)
+#define __HAL_RCC_DSI_CLK_SLEEP_ENABLE()  (RCC->APB2LPENR |=  (RCC_APB2LPENR_DSILPEN))
+#define __HAL_RCC_DSI_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_DSILPEN))
+#endif /* STM32F469xx || STM32F479xx */
+/**
+  * @}
+  */
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx|| STM32F439xx || STM32F469xx || STM32F479xx */
+/*----------------------------------------------------------------------------*/
+
+/*----------------------------------- STM32F40xxx/STM32F41xxx-----------------*/
+#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx)|| defined(STM32F417xx)
+/** @defgroup RCCEx_AHB1_Clock_Enable_Disable AHB1 Peripheral Clock Enable Disable
+  * @brief  Enables or disables the AHB1 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_BKPSRAM_CLK_ENABLE() do { \
+                                            __IO uint32_t tmpreg = 0x00U; \
+                                            SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);\
+                                            /* Delay after an RCC peripheral clock enabling */ \
+                                            tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);\
+                                            UNUSED(tmpreg); \
+                                          } while(0U)
+#define __HAL_RCC_CCMDATARAMEN_CLK_ENABLE() do { \
+                                                 __IO uint32_t tmpreg = 0x00U; \
+                                                 SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\
+                                                 /* Delay after an RCC peripheral clock enabling */ \
+                                                 tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\
+                                                 UNUSED(tmpreg); \
+                                               } while(0U)
+#define __HAL_RCC_CRC_CLK_ENABLE()     do { \
+                                            __IO uint32_t tmpreg = 0x00U; \
+                                            SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);\
+                                            /* Delay after an RCC peripheral clock enabling */ \
+                                            tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);\
+                                            UNUSED(tmpreg); \
+                                          } while(0U)
+#define __HAL_RCC_GPIOD_CLK_ENABLE()   do { \
+                                            __IO uint32_t tmpreg = 0x00U; \
+                                            SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN);\
+                                            /* Delay after an RCC peripheral clock enabling */ \
+                                            tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN);\
+                                            UNUSED(tmpreg); \
+                                          } while(0U)
+#define __HAL_RCC_GPIOE_CLK_ENABLE()   do { \
+                                            __IO uint32_t tmpreg = 0x00U; \
+                                            SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN);\
+                                            /* Delay after an RCC peripheral clock enabling */ \
+                                            tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN);\
+                                            UNUSED(tmpreg); \
+                                          } while(0U)
+#define __HAL_RCC_GPIOI_CLK_ENABLE()   do { \
+                                            __IO uint32_t tmpreg = 0x00U; \
+                                            SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOIEN);\
+                                            /* Delay after an RCC peripheral clock enabling */ \
+                                            tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOIEN);\
+                                            UNUSED(tmpreg); \
+                                          } while(0U)
+#define __HAL_RCC_GPIOF_CLK_ENABLE()   do { \
+                                            __IO uint32_t tmpreg = 0x00U; \
+                                            SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN);\
+                                            /* Delay after an RCC peripheral clock enabling */ \
+                                            tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN);\
+                                            UNUSED(tmpreg); \
+                                          } while(0U)
+#define __HAL_RCC_GPIOG_CLK_ENABLE()   do { \
+                                            __IO uint32_t tmpreg = 0x00U; \
+                                            SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOGEN);\
+                                            /* Delay after an RCC peripheral clock enabling */ \
+                                            tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOGEN);\
+                                            UNUSED(tmpreg); \
+                                          } while(0U)
+#define __HAL_RCC_USB_OTG_HS_CLK_ENABLE()   do { \
+                                                 __IO uint32_t tmpreg = 0x00U; \
+                                                 SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSEN);\
+                                                 /* Delay after an RCC peripheral clock enabling */ \
+                                                 tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSEN);\
+                                                 UNUSED(tmpreg); \
+                                               } while(0U)
+#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE()   do { \
+                                                      __IO uint32_t tmpreg = 0x00U; \
+                                                      SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN);\
+                                                      /* Delay after an RCC peripheral clock enabling */ \
+                                                      tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN);\
+                                                      UNUSED(tmpreg); \
+                                                    } while(0U)
+#define __HAL_RCC_GPIOD_CLK_DISABLE()           (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIODEN))
+#define __HAL_RCC_GPIOE_CLK_DISABLE()           (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOEEN))
+#define __HAL_RCC_GPIOF_CLK_DISABLE()           (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOFEN))
+#define __HAL_RCC_GPIOG_CLK_DISABLE()           (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOGEN))
+#define __HAL_RCC_GPIOI_CLK_DISABLE()           (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOIEN))
+#define __HAL_RCC_USB_OTG_HS_CLK_DISABLE()      (RCC->AHB1ENR &= ~(RCC_AHB1ENR_OTGHSEN))
+#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_OTGHSULPIEN))
+#define __HAL_RCC_BKPSRAM_CLK_DISABLE()         (RCC->AHB1ENR &= ~(RCC_AHB1ENR_BKPSRAMEN))
+#define __HAL_RCC_CCMDATARAMEN_CLK_DISABLE()    (RCC->AHB1ENR &= ~(RCC_AHB1ENR_CCMDATARAMEN))
+#define __HAL_RCC_CRC_CLK_DISABLE()             (RCC->AHB1ENR &= ~(RCC_AHB1ENR_CRCEN))
+#if defined(STM32F407xx)|| defined(STM32F417xx)
+/**
+  * @brief  Enable ETHERNET clock.
+  */
+#define __HAL_RCC_ETHMAC_CLK_ENABLE()  do { \
+                                            __IO uint32_t tmpreg = 0x00U; \
+                                            SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACEN);\
+                                            /* Delay after an RCC peripheral clock enabling */ \
+                                            tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACEN);\
+                                            UNUSED(tmpreg); \
+                                          } while(0U)
+#define __HAL_RCC_ETHMACTX_CLK_ENABLE() do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACTXEN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACTXEN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_ETHMACRX_CLK_ENABLE() do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACRXEN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACRXEN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_ETHMACPTP_CLK_ENABLE() do { \
+                                              __IO uint32_t tmpreg = 0x00U; \
+                                              SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACPTPEN);\
+                                              /* Delay after an RCC peripheral clock enabling */ \
+                                              tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_ETHMACPTPEN);\
+                                              UNUSED(tmpreg); \
+                                            } while(0U)
+#define __HAL_RCC_ETH_CLK_ENABLE()      do {                            \
+                                             __HAL_RCC_ETHMAC_CLK_ENABLE();      \
+                                             __HAL_RCC_ETHMACTX_CLK_ENABLE();    \
+                                             __HAL_RCC_ETHMACRX_CLK_ENABLE();    \
+                                           } while(0U)
+
+/**
+  * @brief  Disable ETHERNET clock.
+  */
+#define __HAL_RCC_ETHMAC_CLK_DISABLE()    (RCC->AHB1ENR &= ~(RCC_AHB1ENR_ETHMACEN))
+#define __HAL_RCC_ETHMACTX_CLK_DISABLE()  (RCC->AHB1ENR &= ~(RCC_AHB1ENR_ETHMACTXEN))
+#define __HAL_RCC_ETHMACRX_CLK_DISABLE()  (RCC->AHB1ENR &= ~(RCC_AHB1ENR_ETHMACRXEN))
+#define __HAL_RCC_ETHMACPTP_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_ETHMACPTPEN))
+#define __HAL_RCC_ETH_CLK_DISABLE()       do {                             \
+                                               __HAL_RCC_ETHMACTX_CLK_DISABLE();    \
+                                               __HAL_RCC_ETHMACRX_CLK_DISABLE();    \
+                                               __HAL_RCC_ETHMAC_CLK_DISABLE();      \
+                                             } while(0U)
+#endif /* STM32F407xx || STM32F417xx */
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB1_Peripheral_Clock_Enable_Disable_Status AHB1 Peripheral Clock Enable Disable Status
+  * @brief  Get the enable or disable status of the AHB1 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_BKPSRAM_IS_CLK_ENABLED()          ((RCC->AHB1ENR & (RCC_AHB1ENR_BKPSRAMEN)) != RESET)
+#define __HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED()     ((RCC->AHB1ENR & (RCC_AHB1ENR_CCMDATARAMEN)) != RESET)
+#define __HAL_RCC_CRC_IS_CLK_ENABLED()              ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) != RESET)
+#define __HAL_RCC_GPIOD_IS_CLK_ENABLED()            ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIODEN)) != RESET)
+#define __HAL_RCC_GPIOE_IS_CLK_ENABLED()            ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) != RESET)
+#define __HAL_RCC_GPIOI_IS_CLK_ENABLED()            ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOIEN)) != RESET)
+#define __HAL_RCC_GPIOF_IS_CLK_ENABLED()            ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOFEN)) != RESET)
+#define __HAL_RCC_GPIOG_IS_CLK_ENABLED()            ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOGEN)) != RESET)
+#define __HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED()       ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSEN)) != RESET)
+#define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED()  ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSULPIEN)) != RESET)
+
+#define __HAL_RCC_GPIOD_IS_CLK_DISABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIODEN)) == RESET)
+#define __HAL_RCC_GPIOE_IS_CLK_DISABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) == RESET)
+#define __HAL_RCC_GPIOF_IS_CLK_DISABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOFEN)) == RESET)
+#define __HAL_RCC_GPIOG_IS_CLK_DISABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOGEN)) == RESET)
+#define __HAL_RCC_GPIOI_IS_CLK_DISABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOIEN)) == RESET)
+#define __HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED()      ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSEN)) == RESET)
+#define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSULPIEN))== RESET)
+#define __HAL_RCC_BKPSRAM_IS_CLK_DISABLED()         ((RCC->AHB1ENR & (RCC_AHB1ENR_BKPSRAMEN)) == RESET)
+#define __HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED()    ((RCC->AHB1ENR & (RCC_AHB1ENR_CCMDATARAMEN)) == RESET)
+#define __HAL_RCC_CRC_IS_CLK_DISABLED()             ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) == RESET)
+#if defined(STM32F407xx)|| defined(STM32F417xx)
+/**
+  * @brief  Enable ETHERNET clock.
+  */
+#define __HAL_RCC_ETHMAC_IS_CLK_ENABLED()     ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACEN)) != RESET)
+#define __HAL_RCC_ETHMACTX_IS_CLK_ENABLED()   ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACTXEN)) != RESET)
+#define __HAL_RCC_ETHMACRX_IS_CLK_ENABLED()   ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACRXEN)) != RESET)
+#define __HAL_RCC_ETHMACPTP_IS_CLK_ENABLED()  ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACPTPEN)) != RESET)
+#define __HAL_RCC_ETH_IS_CLK_ENABLED()        (__HAL_RCC_ETHMAC_IS_CLK_ENABLED()   && \
+                                               __HAL_RCC_ETHMACTX_IS_CLK_ENABLED() && \
+                                               __HAL_RCC_ETHMACRX_IS_CLK_ENABLED())
+/**
+  * @brief  Disable ETHERNET clock.
+  */
+#define __HAL_RCC_ETHMAC_IS_CLK_DISABLED()    ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACEN)) == RESET)
+#define __HAL_RCC_ETHMACTX_IS_CLK_DISABLED()  ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACTXEN)) == RESET)
+#define __HAL_RCC_ETHMACRX_IS_CLK_DISABLED()  ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACRXEN)) == RESET)
+#define __HAL_RCC_ETHMACPTP_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_ETHMACPTPEN)) == RESET)
+#define __HAL_RCC_ETH_IS_CLK_DISABLED()        (__HAL_RCC_ETHMAC_IS_CLK_DISABLED()   && \
+                                                __HAL_RCC_ETHMACTX_IS_CLK_DISABLED() && \
+                                                __HAL_RCC_ETHMACRX_IS_CLK_DISABLED())
+#endif /* STM32F407xx || STM32F417xx */
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB2_Clock_Enable_Disable AHB2 Peripheral Clock Enable Disable
+  * @brief  Enable or disable the AHB2 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()  do {(RCC->AHB2ENR |= (RCC_AHB2ENR_OTGFSEN));\
+                                                __HAL_RCC_SYSCFG_CLK_ENABLE();\
+                                              }while(0U)
+
+#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE() (RCC->AHB2ENR &= ~(RCC_AHB2ENR_OTGFSEN))
+
+#define __HAL_RCC_RNG_CLK_ENABLE()    do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_RNG_CLK_DISABLE()   (RCC->AHB2ENR &= ~(RCC_AHB2ENR_RNGEN))
+
+#if defined(STM32F407xx)|| defined(STM32F417xx)
+#define __HAL_RCC_DCMI_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_DCMI_CLK_DISABLE()  (RCC->AHB2ENR &= ~(RCC_AHB2ENR_DCMIEN))
+#endif /* STM32F407xx || STM32F417xx */
+
+#if defined(STM32F415xx) || defined(STM32F417xx)
+#define __HAL_RCC_CRYP_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_CRYPEN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_CRYPEN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_HASH_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_HASHEN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_HASHEN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_CRYP_CLK_DISABLE()  (RCC->AHB2ENR &= ~(RCC_AHB2ENR_CRYPEN))
+#define __HAL_RCC_HASH_CLK_DISABLE()  (RCC->AHB2ENR &= ~(RCC_AHB2ENR_HASHEN))
+#endif /* STM32F415xx || STM32F417xx */
+/**
+  * @}
+  */
+
+
+/** @defgroup RCCEx_AHB2_Peripheral_Clock_Enable_Disable_Status AHB2 Peripheral Clock Enable Disable Status
+  * @brief  Get the enable or disable status of the AHB2 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED()  ((RCC->AHB2ENR & (RCC_AHB2ENR_OTGFSEN)) != RESET)
+#define __HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_OTGFSEN)) == RESET)
+
+#define __HAL_RCC_RNG_IS_CLK_ENABLED()   ((RCC->AHB2ENR & (RCC_AHB2ENR_RNGEN)) != RESET)
+#define __HAL_RCC_RNG_IS_CLK_DISABLED()  ((RCC->AHB2ENR & (RCC_AHB2ENR_RNGEN)) == RESET)
+
+#if defined(STM32F407xx)|| defined(STM32F417xx)
+#define __HAL_RCC_DCMI_IS_CLK_ENABLED()  ((RCC->AHB2ENR & (RCC_AHB2ENR_DCMIEN)) != RESET)
+#define __HAL_RCC_DCMI_IS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_DCMIEN)) == RESET)
+#endif /* STM32F407xx || STM32F417xx */
+
+#if defined(STM32F415xx) || defined(STM32F417xx)
+#define __HAL_RCC_CRYP_IS_CLK_ENABLED()   ((RCC->AHB2ENR & (RCC_AHB2ENR_CRYPEN)) != RESET)
+#define __HAL_RCC_HASH_IS_CLK_ENABLED()   ((RCC->AHB2ENR & (RCC_AHB2ENR_HASHEN)) != RESET)
+
+#define __HAL_RCC_CRYP_IS_CLK_DISABLED()  ((RCC->AHB2ENR & (RCC_AHB2ENR_CRYPEN)) == RESET)
+#define __HAL_RCC_HASH_IS_CLK_DISABLED()  ((RCC->AHB2ENR & (RCC_AHB2ENR_HASHEN)) == RESET)
+#endif /* STM32F415xx || STM32F417xx */
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB3_Clock_Enable_Disable AHB3 Peripheral Clock Enable Disable
+  * @brief  Enables or disables the AHB3 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_FSMC_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FSMCEN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FSMCEN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_FSMC_CLK_DISABLE() (RCC->AHB3ENR &= ~(RCC_AHB3ENR_FSMCEN))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB3_Peripheral_Clock_Enable_Disable_Status AHB3 Peripheral Clock Enable Disable Status
+  * @brief  Get the enable or disable status of the AHB3 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_FSMC_IS_CLK_ENABLED()   ((RCC->AHB3ENR & (RCC_AHB3ENR_FSMCEN)) != RESET)
+#define __HAL_RCC_FSMC_IS_CLK_DISABLED()  ((RCC->AHB3ENR & (RCC_AHB3ENR_FSMCEN)) == RESET)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB1_Clock_Enable_Disable APB1 Peripheral Clock Enable Disable
+  * @brief  Enable or disable the Low Speed APB (APB1) peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_TIM6_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_TIM7_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_TIM12_CLK_ENABLE()  do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_TIM13_CLK_ENABLE()  do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_TIM14_CLK_ENABLE()  do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_USART3_CLK_ENABLE() do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_UART4_CLK_ENABLE()  do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_UART5_CLK_ENABLE()  do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_CAN1_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_CAN2_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_DAC_CLK_ENABLE()    do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_TIM2_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_TIM3_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_TIM4_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_SPI3_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_I2C3_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_TIM2_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM2EN))
+#define __HAL_RCC_TIM3_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM3EN))
+#define __HAL_RCC_TIM4_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM4EN))
+#define __HAL_RCC_SPI3_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_SPI3EN))
+#define __HAL_RCC_I2C3_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C3EN))
+#define __HAL_RCC_TIM6_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM6EN))
+#define __HAL_RCC_TIM7_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM7EN))
+#define __HAL_RCC_TIM12_CLK_DISABLE()  (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM12EN))
+#define __HAL_RCC_TIM13_CLK_DISABLE()  (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM13EN))
+#define __HAL_RCC_TIM14_CLK_DISABLE()  (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM14EN))
+#define __HAL_RCC_USART3_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_USART3EN))
+#define __HAL_RCC_UART4_CLK_DISABLE()  (RCC->APB1ENR &= ~(RCC_APB1ENR_UART4EN))
+#define __HAL_RCC_UART5_CLK_DISABLE()  (RCC->APB1ENR &= ~(RCC_APB1ENR_UART5EN))
+#define __HAL_RCC_CAN1_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN1EN))
+#define __HAL_RCC_CAN2_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN2EN))
+#define __HAL_RCC_DAC_CLK_DISABLE()    (RCC->APB1ENR &= ~(RCC_APB1ENR_DACEN))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB1_Peripheral_Clock_Enable_Disable_Status APB1 Peripheral Clock Enable Disable Status
+  * @brief  Get the enable or disable status of the APB1 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_TIM2_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) != RESET)
+#define __HAL_RCC_TIM3_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) != RESET)
+#define __HAL_RCC_TIM4_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) != RESET)
+#define __HAL_RCC_SPI3_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) != RESET)
+#define __HAL_RCC_I2C3_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_I2C3EN)) != RESET)
+#define __HAL_RCC_TIM6_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) != RESET)
+#define __HAL_RCC_TIM7_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM7EN)) != RESET)
+#define __HAL_RCC_TIM12_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_TIM12EN)) != RESET)
+#define __HAL_RCC_TIM13_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_TIM13EN)) != RESET)
+#define __HAL_RCC_TIM14_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) != RESET)
+#define __HAL_RCC_USART3_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) != RESET)
+#define __HAL_RCC_UART4_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) != RESET)
+#define __HAL_RCC_UART5_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) != RESET)
+#define __HAL_RCC_CAN1_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_CAN1EN)) != RESET)
+#define __HAL_RCC_CAN2_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_CAN2EN)) != RESET)
+#define __HAL_RCC_DAC_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) != RESET)
+
+#define __HAL_RCC_TIM2_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) == RESET)
+#define __HAL_RCC_TIM3_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) == RESET)
+#define __HAL_RCC_TIM4_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) == RESET)
+#define __HAL_RCC_SPI3_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) == RESET)
+#define __HAL_RCC_I2C3_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_I2C3EN)) == RESET)
+#define __HAL_RCC_TIM6_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) == RESET)
+#define __HAL_RCC_TIM7_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM7EN)) == RESET)
+#define __HAL_RCC_TIM12_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_TIM12EN)) == RESET)
+#define __HAL_RCC_TIM13_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_TIM13EN)) == RESET)
+#define __HAL_RCC_TIM14_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) == RESET)
+#define __HAL_RCC_USART3_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) == RESET)
+#define __HAL_RCC_UART4_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) == RESET)
+#define __HAL_RCC_UART5_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) == RESET)
+#define __HAL_RCC_CAN1_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_CAN1EN)) == RESET)
+#define __HAL_RCC_CAN2_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_CAN2EN)) == RESET)
+#define __HAL_RCC_DAC_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) == RESET)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB2_Clock_Enable_Disable APB2 Peripheral Clock Enable Disable
+  * @brief  Enable or disable the High Speed APB (APB2) peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_TIM8_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_ADC2_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_ADC3_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_SDIO_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_SPI4_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_TIM10_CLK_ENABLE()    do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+
+#define __HAL_RCC_SDIO_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_SDIOEN))
+#define __HAL_RCC_SPI4_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI4EN))
+#define __HAL_RCC_TIM10_CLK_DISABLE()  (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM10EN))
+#define __HAL_RCC_TIM8_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM8EN))
+#define __HAL_RCC_ADC2_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC2EN))
+#define __HAL_RCC_ADC3_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC3EN))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB2_Peripheral_Clock_Enable_Disable_Status APB2 Peripheral Clock Enable Disable Status
+  * @brief  Get the enable or disable status of the APB2 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_SDIO_IS_CLK_ENABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_SDIOEN)) != RESET)
+#define __HAL_RCC_SPI4_IS_CLK_ENABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) != RESET)
+#define __HAL_RCC_TIM10_IS_CLK_ENABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN)) != RESET)
+#define __HAL_RCC_TIM8_IS_CLK_ENABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_TIM8EN)) != RESET)
+#define __HAL_RCC_ADC2_IS_CLK_ENABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_ADC2EN)) != RESET)
+#define __HAL_RCC_ADC3_IS_CLK_ENABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_ADC3EN)) != RESET)
+
+#define __HAL_RCC_SDIO_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SDIOEN)) == RESET)
+#define __HAL_RCC_SPI4_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) == RESET)
+#define __HAL_RCC_TIM10_IS_CLK_DISABLED()  ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN)) == RESET)
+#define __HAL_RCC_TIM8_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_TIM8EN)) == RESET)
+#define __HAL_RCC_ADC2_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_ADC2EN)) == RESET)
+#define __HAL_RCC_ADC3_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_ADC3EN)) == RESET)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB1_Force_Release_Reset AHB1 Force Release Reset
+  * @brief  Force or release AHB1 peripheral reset.
+  * @{
+  */
+#if defined (STM32F405xx) || defined (STM32F415xx)
+#define __HAL_RCC_AHB1_FORCE_RESET()     (RCC->AHB1RSTR = 0x206011FFU)
+#endif /* STM32F405xx || STM32F415xx */
+#if defined (STM32F407xx) || defined (STM32F417xx)
+#define __HAL_RCC_AHB1_FORCE_RESET()     (RCC->AHB1RSTR = 0x226011FFU)
+#endif /* STM32F407xx || STM32F417xx */
+#define __HAL_RCC_GPIOD_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIODRST))
+#define __HAL_RCC_GPIOE_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOERST))
+#define __HAL_RCC_GPIOF_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOFRST))
+#define __HAL_RCC_GPIOG_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOGRST))
+#define __HAL_RCC_GPIOI_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOIRST))
+#define __HAL_RCC_ETHMAC_FORCE_RESET()   (RCC->AHB1RSTR |= (RCC_AHB1RSTR_ETHMACRST))
+#define __HAL_RCC_USB_OTG_HS_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_OTGHRST))
+#define __HAL_RCC_CRC_FORCE_RESET()     (RCC->AHB1RSTR |= (RCC_AHB1RSTR_CRCRST))
+
+#define __HAL_RCC_GPIOD_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIODRST))
+#define __HAL_RCC_GPIOE_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOERST))
+#define __HAL_RCC_GPIOF_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOFRST))
+#define __HAL_RCC_GPIOG_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOGRST))
+#define __HAL_RCC_GPIOI_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOIRST))
+#define __HAL_RCC_ETHMAC_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_ETHMACRST))
+#define __HAL_RCC_USB_OTG_HS_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_OTGHRST))
+#define __HAL_RCC_CRC_RELEASE_RESET()    (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_CRCRST))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB2_Force_Release_Reset AHB2 Force Release Reset
+  * @brief  Force or release AHB2 peripheral reset.
+  * @{
+  */
+#if defined (STM32F415xx) || defined (STM32F417xx)
+#define __HAL_RCC_AHB2_FORCE_RESET()         (RCC->AHB2RSTR = 0x000000F1U)
+#endif /* STM32F415xx || STM32F417xx */
+#if defined (STM32F405xx) || defined (STM32F407xx)
+#define __HAL_RCC_AHB2_FORCE_RESET()         (RCC->AHB2RSTR = 0x000000C1U)
+#endif /* STM32F405xx || STM32F407xx */
+#define __HAL_RCC_AHB2_RELEASE_RESET()       (RCC->AHB2RSTR = 0x00U)
+
+#if defined(STM32F407xx)|| defined(STM32F417xx)
+#define __HAL_RCC_DCMI_FORCE_RESET()   (RCC->AHB2RSTR |= (RCC_AHB2RSTR_DCMIRST))
+#define __HAL_RCC_DCMI_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_DCMIRST))
+#endif /* STM32F407xx || STM32F417xx */
+
+#if defined(STM32F415xx) || defined(STM32F417xx)
+#define __HAL_RCC_CRYP_FORCE_RESET()   (RCC->AHB2RSTR |= (RCC_AHB2RSTR_CRYPRST))
+#define __HAL_RCC_HASH_FORCE_RESET()   (RCC->AHB2RSTR |= (RCC_AHB2RSTR_HASHRST))
+
+#define __HAL_RCC_CRYP_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_CRYPRST))
+#define __HAL_RCC_HASH_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_HASHRST))
+#endif /* STM32F415xx || STM32F417xx */
+
+#define __HAL_RCC_USB_OTG_FS_FORCE_RESET()   (RCC->AHB2RSTR |= (RCC_AHB2RSTR_OTGFSRST))
+#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_OTGFSRST))
+
+#define __HAL_RCC_RNG_FORCE_RESET()    (RCC->AHB2RSTR |= (RCC_AHB2RSTR_RNGRST))
+#define __HAL_RCC_RNG_RELEASE_RESET()  (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_RNGRST))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB3_Force_Release_Reset AHB3 Force Release Reset
+  * @brief  Force or release AHB3 peripheral reset.
+  * @{
+  */
+#define __HAL_RCC_AHB3_FORCE_RESET()   (RCC->AHB3RSTR = 0x00000001U)
+#define __HAL_RCC_AHB3_RELEASE_RESET() (RCC->AHB3RSTR = 0x00U)
+
+#define __HAL_RCC_FSMC_FORCE_RESET()   (RCC->AHB3RSTR |= (RCC_AHB3RSTR_FSMCRST))
+#define __HAL_RCC_FSMC_RELEASE_RESET() (RCC->AHB3RSTR &= ~(RCC_AHB3RSTR_FSMCRST))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB1_Force_Release_Reset APB1 Force Release Reset
+  * @brief  Force or release APB1 peripheral reset.
+  * @{
+  */
+#define __HAL_RCC_APB1_FORCE_RESET()     (RCC->APB1RSTR = 0xF6FEC9FFU)
+#define __HAL_RCC_TIM6_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM6RST))
+#define __HAL_RCC_TIM7_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM7RST))
+#define __HAL_RCC_TIM12_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM12RST))
+#define __HAL_RCC_TIM13_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM13RST))
+#define __HAL_RCC_TIM14_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM14RST))
+#define __HAL_RCC_USART3_FORCE_RESET()   (RCC->APB1RSTR |= (RCC_APB1RSTR_USART3RST))
+#define __HAL_RCC_UART4_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_UART4RST))
+#define __HAL_RCC_UART5_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_UART5RST))
+#define __HAL_RCC_CAN1_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN1RST))
+#define __HAL_RCC_CAN2_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN2RST))
+#define __HAL_RCC_DAC_FORCE_RESET()      (RCC->APB1RSTR |= (RCC_APB1RSTR_DACRST))
+#define __HAL_RCC_TIM2_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM2RST))
+#define __HAL_RCC_TIM3_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM3RST))
+#define __HAL_RCC_TIM4_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM4RST))
+#define __HAL_RCC_SPI3_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_SPI3RST))
+#define __HAL_RCC_I2C3_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C3RST))
+
+#define __HAL_RCC_TIM2_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM2RST))
+#define __HAL_RCC_TIM3_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM3RST))
+#define __HAL_RCC_TIM4_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM4RST))
+#define __HAL_RCC_SPI3_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPI3RST))
+#define __HAL_RCC_I2C3_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C3RST))
+#define __HAL_RCC_TIM6_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM6RST))
+#define __HAL_RCC_TIM7_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM7RST))
+#define __HAL_RCC_TIM12_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM12RST))
+#define __HAL_RCC_TIM13_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM13RST))
+#define __HAL_RCC_TIM14_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM14RST))
+#define __HAL_RCC_USART3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_USART3RST))
+#define __HAL_RCC_UART4_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART4RST))
+#define __HAL_RCC_UART5_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART5RST))
+#define __HAL_RCC_CAN1_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN1RST))
+#define __HAL_RCC_CAN2_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN2RST))
+#define __HAL_RCC_DAC_RELEASE_RESET()    (RCC->APB1RSTR &= ~(RCC_APB1RSTR_DACRST))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB2_Force_Release_Reset APB2 Force Release Reset
+  * @brief  Force or release APB2 peripheral reset.
+  * @{
+  */
+#define __HAL_RCC_APB2_FORCE_RESET()   (RCC->APB2RSTR = 0x04777933U)
+#define __HAL_RCC_TIM8_FORCE_RESET()   (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM8RST))
+#define __HAL_RCC_SDIO_FORCE_RESET()   (RCC->APB2RSTR |= (RCC_APB2RSTR_SDIORST))
+#define __HAL_RCC_SPI4_FORCE_RESET()   (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI4RST))
+#define __HAL_RCC_TIM10_FORCE_RESET()  (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM10RST))
+
+#define __HAL_RCC_SDIO_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SDIORST))
+#define __HAL_RCC_SPI4_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI4RST))
+#define __HAL_RCC_TIM10_RELEASE_RESET()(RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM10RST))
+#define __HAL_RCC_TIM8_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM8RST))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB1_LowPower_Enable_Disable AHB1 Peripheral Low Power Enable Disable
+  * @brief  Enable or disable the AHB1 peripheral clock during Low Power (Sleep) mode.
+  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
+  *         power consumption.
+  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
+  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
+  * @{
+  */
+#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIODLPEN))
+#define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOELPEN))
+#define __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOFLPEN))
+#define __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOGLPEN))
+#define __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOILPEN))
+#define __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_SRAM2LPEN))
+#define __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE()     (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETHMACLPEN))
+#define __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE()   (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETHMACTXLPEN))
+#define __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE()   (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETHMACRXLPEN))
+#define __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE()  (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETHMACPTPLPEN))
+#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_OTGHSLPEN))
+#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE()  (RCC->AHB1LPENR |= (RCC_AHB1LPENR_OTGHSULPILPEN))
+#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN))
+#define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE()    (RCC->AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN))
+#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE()    (RCC->AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN))
+#define __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE()  (RCC->AHB1LPENR |= (RCC_AHB1LPENR_BKPSRAMLPEN))
+
+#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIODLPEN))
+#define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOELPEN))
+#define __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOFLPEN))
+#define __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOGLPEN))
+#define __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOILPEN))
+#define __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_SRAM2LPEN))
+#define __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE()    (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_ETHMACLPEN))
+#define __HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE()  (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_ETHMACTXLPEN))
+#define __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE()  (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_ETHMACRXLPEN))
+#define __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_ETHMACPTPLPEN))
+#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_OTGHSLPEN))
+#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_OTGHSULPILPEN))
+#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE()       (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_CRCLPEN))
+#define __HAL_RCC_FLITF_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_FLITFLPEN))
+#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_SRAM1LPEN))
+#define __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE()   (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_BKPSRAMLPEN))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB2_LowPower_Enable_Disable AHB2 Peripheral Low Power Enable Disable
+  * @brief  Enable or disable the AHB2 peripheral clock during Low Power (Sleep) mode.
+  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
+  *         power consumption.
+  * @note   After wake-up from SLEEP mode, the peripheral clock is enabled again.
+  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
+  * @{
+  */
+#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE()  (RCC->AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN))
+#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_OTGFSLPEN))
+
+#define __HAL_RCC_RNG_CLK_SLEEP_ENABLE()   (RCC->AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN))
+#define __HAL_RCC_RNG_CLK_SLEEP_DISABLE()  (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_RNGLPEN))
+
+#if defined(STM32F407xx)|| defined(STM32F417xx)
+#define __HAL_RCC_DCMI_CLK_SLEEP_ENABLE()  (RCC->AHB2LPENR |= (RCC_AHB2LPENR_DCMILPEN))
+#define __HAL_RCC_DCMI_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_DCMILPEN))
+#endif /* STM32F407xx || STM32F417xx */
+
+#if defined(STM32F415xx) || defined(STM32F417xx)
+#define __HAL_RCC_CRYP_CLK_SLEEP_ENABLE()  (RCC->AHB2LPENR |= (RCC_AHB2LPENR_CRYPLPEN))
+#define __HAL_RCC_HASH_CLK_SLEEP_ENABLE()  (RCC->AHB2LPENR |= (RCC_AHB2LPENR_HASHLPEN))
+
+#define __HAL_RCC_CRYP_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_CRYPLPEN))
+#define __HAL_RCC_HASH_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_HASHLPEN))
+#endif /* STM32F415xx || STM32F417xx */
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB3_LowPower_Enable_Disable AHB3 Peripheral Low Power Enable Disable
+  * @brief  Enable or disable the AHB3 peripheral clock during Low Power (Sleep) mode.
+  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
+  *         power consumption.
+  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
+  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
+  * @{
+  */
+#define __HAL_RCC_FSMC_CLK_SLEEP_ENABLE()  (RCC->AHB3LPENR |= (RCC_AHB3LPENR_FSMCLPEN))
+#define __HAL_RCC_FSMC_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~(RCC_AHB3LPENR_FSMCLPEN))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB1_LowPower_Enable_Disable APB1 Peripheral Low Power Enable Disable
+  * @brief  Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode.
+  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
+  *         power consumption.
+  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
+  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
+  * @{
+  */
+#define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM6LPEN))
+#define __HAL_RCC_TIM7_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM7LPEN))
+#define __HAL_RCC_TIM12_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM12LPEN))
+#define __HAL_RCC_TIM13_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM13LPEN))
+#define __HAL_RCC_TIM14_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM14LPEN))
+#define __HAL_RCC_USART3_CLK_SLEEP_ENABLE()  (RCC->APB1LPENR |= (RCC_APB1LPENR_USART3LPEN))
+#define __HAL_RCC_UART4_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_UART4LPEN))
+#define __HAL_RCC_UART5_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_UART5LPEN))
+#define __HAL_RCC_CAN1_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_CAN1LPEN))
+#define __HAL_RCC_CAN2_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_CAN2LPEN))
+#define __HAL_RCC_DAC_CLK_SLEEP_ENABLE()     (RCC->APB1LPENR |= (RCC_APB1LPENR_DACLPEN))
+#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN))
+#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN))
+#define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN))
+#define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_SPI3LPEN))
+#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C3LPEN))
+
+#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM2LPEN))
+#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM3LPEN))
+#define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM4LPEN))
+#define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_SPI3LPEN))
+#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C3LPEN))
+#define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM6LPEN))
+#define __HAL_RCC_TIM7_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM7LPEN))
+#define __HAL_RCC_TIM12_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM12LPEN))
+#define __HAL_RCC_TIM13_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM13LPEN))
+#define __HAL_RCC_TIM14_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM14LPEN))
+#define __HAL_RCC_USART3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_USART3LPEN))
+#define __HAL_RCC_UART4_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART4LPEN))
+#define __HAL_RCC_UART5_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART5LPEN))
+#define __HAL_RCC_CAN1_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CAN1LPEN))
+#define __HAL_RCC_CAN2_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CAN2LPEN))
+#define __HAL_RCC_DAC_CLK_SLEEP_DISABLE()    (RCC->APB1LPENR &= ~(RCC_APB1LPENR_DACLPEN))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB2_LowPower_Enable_Disable APB2 Peripheral Low Power Enable Disable
+  * @brief  Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode.
+  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
+  *         power consumption.
+  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
+  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
+  * @{
+  */
+#define __HAL_RCC_TIM8_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM8LPEN))
+#define __HAL_RCC_ADC2_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_ADC2LPEN))
+#define __HAL_RCC_ADC3_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_ADC3LPEN))
+#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SDIOLPEN))
+#define __HAL_RCC_SPI4_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI4LPEN))
+#define __HAL_RCC_TIM10_CLK_SLEEP_ENABLE()(RCC->APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN))
+
+#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SDIOLPEN))
+#define __HAL_RCC_SPI4_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI4LPEN))
+#define __HAL_RCC_TIM10_CLK_SLEEP_DISABLE()(RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM10LPEN))
+#define __HAL_RCC_TIM8_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM8LPEN))
+#define __HAL_RCC_ADC2_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_ADC2LPEN))
+#define __HAL_RCC_ADC3_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_ADC3LPEN))
+/**
+  * @}
+  */
+#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */
+/*----------------------------------------------------------------------------*/
+
+/*------------------------- STM32F401xE/STM32F401xC --------------------------*/
+#if defined(STM32F401xC) || defined(STM32F401xE)
+/** @defgroup RCCEx_AHB1_Clock_Enable_Disable AHB1 Peripheral Clock Enable Disable
+  * @brief  Enable or disable the AHB1 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_GPIOD_CLK_ENABLE()   do { \
+                                            __IO uint32_t tmpreg = 0x00U; \
+                                            SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN);\
+                                            /* Delay after an RCC peripheral clock enabling */ \
+                                            tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN);\
+                                            UNUSED(tmpreg); \
+                                          } while(0U)
+#define __HAL_RCC_GPIOE_CLK_ENABLE()   do { \
+                                            __IO uint32_t tmpreg = 0x00U; \
+                                            SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN);\
+                                            /* Delay after an RCC peripheral clock enabling */ \
+                                            tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN);\
+                                            UNUSED(tmpreg); \
+                                          } while(0U)
+#define __HAL_RCC_CRC_CLK_ENABLE()    do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_CCMDATARAMEN_CLK_ENABLE()  do { \
+                                                  __IO uint32_t tmpreg = 0x00U; \
+                                                  SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\
+                                                  /* Delay after an RCC peripheral clock enabling */ \
+                                                  tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\
+                                                  UNUSED(tmpreg); \
+                                                } while(0U)
+
+#define __HAL_RCC_GPIOD_CLK_DISABLE()        (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIODEN))
+#define __HAL_RCC_GPIOE_CLK_DISABLE()        (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOEEN))
+#define __HAL_RCC_CRC_CLK_DISABLE()          (RCC->AHB1ENR &= ~(RCC_AHB1ENR_CRCEN))
+#define __HAL_RCC_CCMDATARAMEN_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_CCMDATARAMEN))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB1_Peripheral_Clock_Enable_Disable_Status AHB1 Peripheral Clock Enable Disable Status
+  * @brief  Get the enable or disable status of the AHB1 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_GPIOD_IS_CLK_ENABLED()        ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIODEN)) != RESET)
+#define __HAL_RCC_GPIOE_IS_CLK_ENABLED()        ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) != RESET)
+#define __HAL_RCC_CRC_IS_CLK_ENABLED()          ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) != RESET)
+#define __HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_CCMDATARAMEN)) != RESET)
+
+#define __HAL_RCC_GPIOD_IS_CLK_DISABLED()        ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIODEN)) == RESET)
+#define __HAL_RCC_GPIOE_IS_CLK_DISABLED()        ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) == RESET)
+#define __HAL_RCC_CRC_IS_CLK_DISABLED()          ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) == RESET)
+#define __HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_CCMDATARAMEN)) == RESET)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB2_Clock_Enable_Disable AHB2 Peripheral Clock Enable Disable
+  * @brief  Enable or disable the AHB2 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()  do {(RCC->AHB2ENR |= (RCC_AHB2ENR_OTGFSEN));\
+                                                __HAL_RCC_SYSCFG_CLK_ENABLE();\
+                                              }while(0U)
+
+#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE() (RCC->AHB2ENR &= ~(RCC_AHB2ENR_OTGFSEN))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB2_Peripheral_Clock_Enable_Disable_Status AHB2 Peripheral Clock Enable Disable Status
+  * @brief  Get the enable or disable status of the AHB2 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED()  ((RCC->AHB2ENR & (RCC_AHB2ENR_OTGFSEN)) != RESET)
+#define __HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_OTGFSEN)) == RESET)
+/**
+  * @}
+  */
+
+/** @defgroup RCC_APB1_Clock_Enable_Disable APB1 Peripheral Clock Enable Disable
+  * @brief  Enable or disable the Low Speed APB (APB1) peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_TIM2_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_TIM3_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_TIM4_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_SPI3_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_I2C3_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_TIM2_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM2EN))
+#define __HAL_RCC_TIM3_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM3EN))
+#define __HAL_RCC_TIM4_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM4EN))
+#define __HAL_RCC_SPI3_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_SPI3EN))
+#define __HAL_RCC_I2C3_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C3EN))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB1_Peripheral_Clock_Enable_Disable_Status APB1 Peripheral Clock Enable Disable Status
+  * @brief  Get the enable or disable status of the APB1 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_TIM2_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) != RESET)
+#define __HAL_RCC_TIM3_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) != RESET)
+#define __HAL_RCC_TIM4_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) != RESET)
+#define __HAL_RCC_SPI3_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) != RESET)
+#define __HAL_RCC_I2C3_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_I2C3EN)) != RESET)
+
+#define __HAL_RCC_TIM2_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) == RESET)
+#define __HAL_RCC_TIM3_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) == RESET)
+#define __HAL_RCC_TIM4_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) == RESET)
+#define __HAL_RCC_SPI3_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) == RESET)
+#define __HAL_RCC_I2C3_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_I2C3EN)) == RESET)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB2_Clock_Enable_Disable APB2 Peripheral Clock Enable Disable
+  * @brief  Enable or disable the High Speed APB (APB2) peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_SDIO_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_SPI4_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_TIM10_CLK_ENABLE()    do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+
+#define __HAL_RCC_SDIO_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_SDIOEN))
+#define __HAL_RCC_SPI4_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI4EN))
+#define __HAL_RCC_TIM10_CLK_DISABLE()  (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM10EN))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB2_Peripheral_Clock_Enable_Disable_Status APB2 Peripheral Clock Enable Disable Status
+  * @brief  Get the enable or disable status of the APB2 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_SDIO_IS_CLK_ENABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SDIOEN)) != RESET)
+#define __HAL_RCC_SPI4_IS_CLK_ENABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) != RESET)
+#define __HAL_RCC_TIM10_IS_CLK_ENABLED()  ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN)) != RESET)
+
+#define __HAL_RCC_SDIO_IS_CLK_DISABLED()  ((RCC->APB2ENR & (RCC_APB2ENR_SDIOEN)) == RESET)
+#define __HAL_RCC_SPI4_IS_CLK_DISABLED()  ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) == RESET)
+#define __HAL_RCC_TIM10_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN)) == RESET)
+/**
+  * @}
+  */
+/** @defgroup RCCEx_AHB1_Force_Release_Reset AHB1 Force Release Reset
+  * @brief  Force or release AHB1 peripheral reset.
+  * @{
+  */
+#define __HAL_RCC_AHB1_FORCE_RESET()    (RCC->AHB1RSTR = 0x0060109FU)
+#define __HAL_RCC_GPIOD_FORCE_RESET()   (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIODRST))
+#define __HAL_RCC_GPIOE_FORCE_RESET()   (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOERST))
+#define __HAL_RCC_CRC_FORCE_RESET()     (RCC->AHB1RSTR |= (RCC_AHB1RSTR_CRCRST))
+
+#define __HAL_RCC_AHB1_RELEASE_RESET()  (RCC->AHB1RSTR = 0x00U)
+#define __HAL_RCC_GPIOD_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIODRST))
+#define __HAL_RCC_GPIOE_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOERST))
+#define __HAL_RCC_CRC_RELEASE_RESET()   (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_CRCRST))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB2_Force_Release_Reset AHB2 Force Release Reset
+  * @brief  Force or release AHB2 peripheral reset.
+  * @{
+  */
+#define __HAL_RCC_AHB2_FORCE_RESET()         (RCC->AHB2RSTR = 0x00000080U)
+#define __HAL_RCC_USB_OTG_FS_FORCE_RESET()   (RCC->AHB2RSTR |= (RCC_AHB2RSTR_OTGFSRST))
+
+#define __HAL_RCC_AHB2_RELEASE_RESET()  (RCC->AHB2RSTR = 0x00U)
+#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_OTGFSRST))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB1_Force_Release_Reset APB1 Force Release Reset
+  * @brief  Force or release APB1 peripheral reset.
+  * @{
+  */
+#define __HAL_RCC_APB1_FORCE_RESET()     (RCC->APB1RSTR = 0x10E2C80FU)
+#define __HAL_RCC_TIM2_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM2RST))
+#define __HAL_RCC_TIM3_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM3RST))
+#define __HAL_RCC_TIM4_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM4RST))
+#define __HAL_RCC_SPI3_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_SPI3RST))
+#define __HAL_RCC_I2C3_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C3RST))
+
+#define __HAL_RCC_APB1_RELEASE_RESET()   (RCC->APB1RSTR = 0x00U)
+#define __HAL_RCC_TIM2_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM2RST))
+#define __HAL_RCC_TIM3_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM3RST))
+#define __HAL_RCC_TIM4_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM4RST))
+#define __HAL_RCC_SPI3_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPI3RST))
+#define __HAL_RCC_I2C3_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C3RST))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB2_Force_Release_Reset APB2 Force Release Reset
+  * @brief  Force or release APB2 peripheral reset.
+  * @{
+  */
+#define __HAL_RCC_APB2_FORCE_RESET()     (RCC->APB2RSTR = 0x00077931U)
+#define __HAL_RCC_SDIO_FORCE_RESET()     (RCC->APB2RSTR |= (RCC_APB2RSTR_SDIORST))
+#define __HAL_RCC_SPI4_FORCE_RESET()     (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI4RST))
+#define __HAL_RCC_TIM10_FORCE_RESET()    (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM10RST))
+
+#define __HAL_RCC_APB2_RELEASE_RESET()   (RCC->APB2RSTR = 0x00U)
+#define __HAL_RCC_SDIO_RELEASE_RESET()   (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SDIORST))
+#define __HAL_RCC_SPI4_RELEASE_RESET()   (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI4RST))
+#define __HAL_RCC_TIM10_RELEASE_RESET()  (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM10RST))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB3_Force_Release_Reset AHB3 Force Release Reset
+  * @brief  Force or release AHB3 peripheral reset.
+  * @{
+  */
+#define __HAL_RCC_AHB3_FORCE_RESET() (RCC->AHB3RSTR = 0xFFFFFFFFU)
+#define __HAL_RCC_AHB3_RELEASE_RESET() (RCC->AHB3RSTR = 0x00U)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB1_LowPower_Enable_Disable AHB1 Peripheral Low Power Enable Disable
+  * @brief  Enable or disable the AHB1 peripheral clock during Low Power (Sleep) mode.
+  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
+  *         power consumption.
+  * @note   After wake-up from SLEEP mode, the peripheral clock is enabled again.
+  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
+  * @{
+  */
+#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE()    (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIODLPEN))
+#define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE()    (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOELPEN))
+#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN))
+#define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE()    (RCC->AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN))
+#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE()    (RCC->AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN))
+
+#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE()   (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIODLPEN))
+#define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE()   (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOELPEN))
+#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_CRCLPEN))
+#define __HAL_RCC_FLITF_CLK_SLEEP_DISABLE()   (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_FLITFLPEN))
+#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE()   (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_SRAM1LPEN))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB2_LowPower_Enable_Disable AHB2 Peripheral Low Power Enable Disable
+  * @brief  Enable or disable the AHB2 peripheral clock during Low Power (Sleep) mode.
+  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
+  *         power consumption.
+  * @note   After wake-up from SLEEP mode, the peripheral clock is enabled again.
+  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
+  * @{
+  */
+#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE()  (RCC->AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN))
+
+#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE()   (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_OTGFSLPEN))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB1_LowPower_Enable_Disable APB1 Peripheral Low Power Enable Disable
+  * @brief  Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode.
+  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
+  *         power consumption.
+  * @note   After wake-up from SLEEP mode, the peripheral clock is enabled again.
+  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
+  * @{
+  */
+#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN))
+#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN))
+#define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN))
+#define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_SPI3LPEN))
+#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C3LPEN))
+
+#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM2LPEN))
+#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM3LPEN))
+#define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM4LPEN))
+#define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_SPI3LPEN))
+#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C3LPEN))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB2_LowPower_Enable_Disable APB2 Peripheral Low Power Enable Disable
+  * @brief  Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode.
+  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
+  *         power consumption.
+  * @note   After wake-up from SLEEP mode, the peripheral clock is enabled again.
+  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
+  * @{
+  */
+#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE()    (RCC->APB2LPENR |= (RCC_APB2LPENR_SDIOLPEN))
+#define __HAL_RCC_SPI4_CLK_SLEEP_ENABLE()    (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI4LPEN))
+#define __HAL_RCC_TIM10_CLK_SLEEP_ENABLE()   (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN))
+
+#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE()   (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SDIOLPEN))
+#define __HAL_RCC_SPI4_CLK_SLEEP_DISABLE()   (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI4LPEN))
+#define __HAL_RCC_TIM10_CLK_SLEEP_DISABLE()  (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM10LPEN))
+/**
+  * @}
+  */
+#endif /* STM32F401xC || STM32F401xE*/
+/*----------------------------------------------------------------------------*/
+
+/*-------------------------------- STM32F410xx -------------------------------*/
+#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
+/** @defgroup RCCEx_AHB1_Clock_Enable_Disable AHB1 Peripheral Clock Enable Disable
+  * @brief  Enables or disables the AHB1 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_CRC_CLK_ENABLE()     do { \
+                                            __IO uint32_t tmpreg = 0x00U; \
+                                            SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);\
+                                            /* Delay after an RCC peripheral clock enabling */ \
+                                            tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);\
+                                            UNUSED(tmpreg); \
+                                          } while(0U)
+#define __HAL_RCC_RNG_CLK_ENABLE()     do { \
+                                            __IO uint32_t tmpreg = 0x00U; \
+                                            SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_RNGEN);\
+                                            /* Delay after an RCC peripheral clock enabling */ \
+                                            tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_RNGEN);\
+                                            UNUSED(tmpreg); \
+                                          } while(0U)
+#define __HAL_RCC_CRC_CLK_DISABLE()     (RCC->AHB1ENR &= ~(RCC_AHB1ENR_CRCEN))
+#define __HAL_RCC_RNG_CLK_DISABLE()     (RCC->AHB1ENR &= ~(RCC_AHB1ENR_RNGEN))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB1_Peripheral_Clock_Enable_Disable_Status AHB1 Peripheral Clock Enable Disable Status
+  * @brief  Get the enable or disable status of the AHB1 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_CRC_IS_CLK_ENABLED()     ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) != RESET)
+#define __HAL_RCC_RNG_IS_CLK_ENABLED()     ((RCC->AHB1ENR & (RCC_AHB1ENR_RNGEN)) != RESET)
+
+#define __HAL_RCC_CRC_IS_CLK_DISABLED()    ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) == RESET)
+#define __HAL_RCC_RNG_IS_CLK_DISABLED()    ((RCC->AHB1ENR & (RCC_AHB1ENR_RNGEN)) == RESET)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB1_Clock_Enable_Disable APB1 Peripheral Clock Enable Disable
+  * @brief  Enable or disable the High Speed APB (APB1) peripheral clock.
+  * @{
+  */
+#define __HAL_RCC_TIM6_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_LPTIM1_CLK_ENABLE()   do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB1ENR, RCC_APB1ENR_LPTIM1EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_LPTIM1EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_RTCAPB_CLK_ENABLE()   do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB1ENR, RCC_APB1ENR_RTCAPBEN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_RTCAPBEN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_FMPI2C1_CLK_ENABLE() do { \
+                                            __IO uint32_t tmpreg = 0x00U; \
+                                            SET_BIT(RCC->APB1ENR, RCC_APB1ENR_FMPI2C1EN);\
+                                            /* Delay after an RCC peripheral clock enabling */ \
+                                            tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_FMPI2C1EN);\
+                                            UNUSED(tmpreg); \
+                                          } while(0U)
+#define __HAL_RCC_DAC_CLK_ENABLE()   do { \
+                                          __IO uint32_t tmpreg = 0x00U; \
+                                          SET_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);\
+                                          /* Delay after an RCC peripheral clock enabling */ \
+                                          tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);\
+                                          UNUSED(tmpreg); \
+                                        } while(0U)
+
+#define __HAL_RCC_TIM6_CLK_DISABLE()    (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM6EN))
+#define __HAL_RCC_RTCAPB_CLK_DISABLE()  (RCC->APB1ENR &= ~(RCC_APB1ENR_RTCAPBEN))
+#define __HAL_RCC_LPTIM1_CLK_DISABLE()  (RCC->APB1ENR &= ~(RCC_APB1ENR_LPTIM1EN))
+#define __HAL_RCC_FMPI2C1_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_FMPI2C1EN))
+#define __HAL_RCC_DAC_CLK_DISABLE()     (RCC->APB1ENR &= ~(RCC_APB1ENR_DACEN))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB1_Peripheral_Clock_Enable_Disable_Status APB1 Peripheral Clock Enable Disable Status
+  * @brief  Get the enable or disable status of the APB1 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_TIM6_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) != RESET)
+#define __HAL_RCC_RTCAPB_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_RTCAPBEN)) != RESET)
+#define __HAL_RCC_LPTIM1_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_LPTIM1EN)) != RESET)
+#define __HAL_RCC_FMPI2C1_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_FMPI2C1EN)) != RESET)
+#define __HAL_RCC_DAC_IS_CLK_ENABLED()     ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) != RESET)
+
+#define __HAL_RCC_TIM6_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) == RESET)
+#define __HAL_RCC_RTCAPB_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_RTCAPBEN)) == RESET)
+#define __HAL_RCC_LPTIM1_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_LPTIM1EN)) == RESET)
+#define __HAL_RCC_FMPI2C1_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_FMPI2C1EN)) == RESET)
+#define __HAL_RCC_DAC_IS_CLK_DISABLED()     ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) == RESET)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB2_Clock_Enable_Disable APB2 Peripheral Clock Enable Disable
+  * @brief  Enable or disable the High Speed APB (APB2) peripheral clock.
+  * @{
+  */
+#define __HAL_RCC_SPI5_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI5EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI5EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_EXTIT_CLK_ENABLE()  do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB2ENR, RCC_APB2ENR_EXTITEN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_EXTITEN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_SPI5_CLK_DISABLE()    (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI5EN))
+#define __HAL_RCC_EXTIT_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_EXTITEN))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB2_Peripheral_Clock_Enable_Disable_Status APB2 Peripheral Clock Enable Disable Status
+  * @brief  Get the enable or disable status of the APB2 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_SPI5_IS_CLK_ENABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_SPI5EN)) != RESET)
+#define __HAL_RCC_EXTIT_IS_CLK_ENABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_EXTITEN)) != RESET)
+
+#define __HAL_RCC_SPI5_IS_CLK_DISABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_SPI5EN)) == RESET)
+#define __HAL_RCC_EXTIT_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_EXTITEN)) == RESET)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB1_Force_Release_Reset AHB1 Force Release Reset
+  * @brief  Force or release AHB1 peripheral reset.
+  * @{
+  */
+#define __HAL_RCC_AHB1_FORCE_RESET()    (RCC->AHB1RSTR = 0x80601087U)
+#define __HAL_RCC_CRC_FORCE_RESET()     (RCC->AHB1RSTR |= (RCC_AHB1RSTR_CRCRST))
+#define __HAL_RCC_RNG_FORCE_RESET()     (RCC->AHB1RSTR |= (RCC_AHB1RSTR_RNGRST))
+#define __HAL_RCC_CRC_RELEASE_RESET()   (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_CRCRST))
+#define __HAL_RCC_RNG_RELEASE_RESET()   (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_RNGRST))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB2_Force_Release_Reset AHB2 Force Release Reset
+  * @brief  Force or release AHB2 peripheral reset.
+  * @{
+  */
+#define __HAL_RCC_AHB2_FORCE_RESET()
+#define __HAL_RCC_AHB2_RELEASE_RESET()
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB3_Force_Release_Reset AHB3 Force Release Reset
+  * @brief  Force or release AHB3 peripheral reset.
+  * @{
+  */
+#define __HAL_RCC_AHB3_FORCE_RESET()
+#define __HAL_RCC_AHB3_RELEASE_RESET()
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB1_Force_Release_Reset APB1 Force Release Reset
+  * @brief  Force or release APB1 peripheral reset.
+  * @{
+  */
+#if defined (STM32F410Rx) || defined (STM32F410Cx)
+#define __HAL_RCC_APB1_FORCE_RESET()      (RCC->APB1RSTR = 0x31624A18U)
+#endif /* STM32F410Rx || STM32F410Cx */
+#if defined (STM32F410Tx)
+#define __HAL_RCC_APB1_FORCE_RESET()      (RCC->APB1RSTR = 0x31620A18U)
+#endif /* STM32F410Tx */
+#define __HAL_RCC_TIM6_FORCE_RESET()      (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM6RST))
+#define __HAL_RCC_LPTIM1_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_LPTIM1RST))
+#define __HAL_RCC_FMPI2C1_FORCE_RESET()   (RCC->APB1RSTR |= (RCC_APB1RSTR_FMPI2C1RST))
+#define __HAL_RCC_DAC_FORCE_RESET()       (RCC->APB1RSTR |= (RCC_APB1RSTR_DACRST))
+
+#define __HAL_RCC_TIM6_RELEASE_RESET()    (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM6RST))
+#define __HAL_RCC_LPTIM1_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_LPTIM1RST))
+#define __HAL_RCC_FMPI2C1_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_FMPI2C1RST))
+#define __HAL_RCC_DAC_RELEASE_RESET()     (RCC->APB1RSTR &= ~(RCC_APB1RSTR_DACRST))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB2_Force_Release_Reset APB2 Force Release Reset
+  * @brief  Force or release APB2 peripheral reset.
+  * @{
+  */
+#if defined (STM32F410Rx) || defined (STM32F410Cx)
+#define __HAL_RCC_APB2_FORCE_RESET()      (RCC->APB2RSTR = 0x00155131U)
+#endif /* STM32F410Rx || STM32F410Cx */
+#if defined (STM32F410Tx)
+#define __HAL_RCC_APB2_FORCE_RESET()      (RCC->APB2RSTR = 0x00055111U)
+#endif /* STM32F410Tx */
+#define __HAL_RCC_SPI5_FORCE_RESET()      (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI5RST))
+#define __HAL_RCC_SPI5_RELEASE_RESET()    (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI5RST))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB1_LowPower_Enable_Disable AHB1 Peripheral Low Power Enable Disable
+  * @brief  Enable or disable the AHB1 peripheral clock during Low Power (Sleep) mode.
+  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
+  *         power consumption.
+  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
+  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
+  * @{
+  */
+#define __HAL_RCC_RNG_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_RNGLPEN))
+#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN))
+#define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE()    (RCC->AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN))
+#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE()    (RCC->AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN))
+
+#define __HAL_RCC_RNG_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_RNGLPEN))
+#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_CRCLPEN))
+#define __HAL_RCC_FLITF_CLK_SLEEP_DISABLE()   (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_FLITFLPEN))
+#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE()   (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_SRAM1LPEN))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB1_LowPower_Enable_Disable APB1 Peripheral Low Power Enable Disable
+  * @brief  Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode.
+  * @{
+  */
+#define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM6LPEN))
+#define __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE()  (RCC->APB1LPENR |= (RCC_APB1LPENR_LPTIM1LPEN))
+#define __HAL_RCC_RTCAPB_CLK_SLEEP_ENABLE()  (RCC->APB1LPENR |= (RCC_APB1LPENR_RTCAPBLPEN))
+#define __HAL_RCC_FMPI2C1_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_FMPI2C1LPEN))
+#define __HAL_RCC_DAC_CLK_SLEEP_ENABLE()     (RCC->APB1LPENR |= (RCC_APB1LPENR_DACLPEN))
+
+#define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE()    (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM6LPEN))
+#define __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_LPTIM1LPEN))
+#define __HAL_RCC_RTCAPB_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_RTCAPBLPEN))
+#define __HAL_RCC_FMPI2C1_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_FMPI2C1LPEN))
+#define __HAL_RCC_DAC_CLK_SLEEP_DISABLE()     (RCC->APB1LPENR &= ~(RCC_APB1LPENR_DACLPEN))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB2_LowPower_Enable_Disable APB2 Peripheral Low Power Enable Disable
+  * @brief  Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode.
+  * @{
+  */
+#define __HAL_RCC_SPI5_CLK_SLEEP_ENABLE()     (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI5LPEN))
+#define __HAL_RCC_EXTIT_CLK_SLEEP_ENABLE()    (RCC->APB2LPENR |= (RCC_APB2LPENR_EXTITLPEN))
+#define __HAL_RCC_SPI5_CLK_SLEEP_DISABLE()    (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI5LPEN))
+#define __HAL_RCC_EXTIT_CLK_SLEEP_DISABLE()   (RCC->APB2LPENR &= ~(RCC_APB2LPENR_EXTITLPEN))
+/**
+  * @}
+  */
+
+#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
+/*----------------------------------------------------------------------------*/
+
+/*-------------------------------- STM32F411xx -------------------------------*/
+#if defined(STM32F411xE)
+/** @defgroup RCCEx_AHB1_Clock_Enable_Disable AHB1 Peripheral Clock Enable Disable
+  * @brief  Enables or disables the AHB1 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_CCMDATARAMEN_CLK_ENABLE() do { \
+                                                 __IO uint32_t tmpreg = 0x00U; \
+                                                 SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\
+                                                 /* Delay after an RCC peripheral clock enabling */ \
+                                                 tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\
+                                                 UNUSED(tmpreg); \
+                                               } while(0U)
+#define __HAL_RCC_GPIOD_CLK_ENABLE()   do { \
+                                            __IO uint32_t tmpreg = 0x00U; \
+                                            SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN);\
+                                            /* Delay after an RCC peripheral clock enabling */ \
+                                            tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN);\
+                                            UNUSED(tmpreg); \
+                                          } while(0U)
+#define __HAL_RCC_GPIOE_CLK_ENABLE()   do { \
+                                            __IO uint32_t tmpreg = 0x00U; \
+                                            SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN);\
+                                            /* Delay after an RCC peripheral clock enabling */ \
+                                            tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN);\
+                                            UNUSED(tmpreg); \
+                                          } while(0U)
+#define __HAL_RCC_CRC_CLK_ENABLE()     do { \
+                                            __IO uint32_t tmpreg = 0x00U; \
+                                            SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);\
+                                            /* Delay after an RCC peripheral clock enabling */ \
+                                            tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);\
+                                            UNUSED(tmpreg); \
+                                          } while(0U)
+#define __HAL_RCC_GPIOD_CLK_DISABLE()           (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIODEN))
+#define __HAL_RCC_GPIOE_CLK_DISABLE()           (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOEEN))
+#define __HAL_RCC_CCMDATARAMEN_CLK_DISABLE()    (RCC->AHB1ENR &= ~(RCC_AHB1ENR_CCMDATARAMEN))
+#define __HAL_RCC_CRC_CLK_DISABLE()             (RCC->AHB1ENR &= ~(RCC_AHB1ENR_CRCEN))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB1_Peripheral_Clock_Enable_Disable_Status AHB1 Peripheral Clock Enable Disable Status
+  * @brief  Get the enable or disable status of the AHB1 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_GPIOD_IS_CLK_ENABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIODEN)) != RESET)
+#define __HAL_RCC_GPIOE_IS_CLK_ENABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) != RESET)
+#define __HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED()    ((RCC->AHB1ENR & (RCC_AHB1ENR_CCMDATARAMEN)) != RESET)
+#define __HAL_RCC_CRC_IS_CLK_ENABLED()             ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) != RESET)
+
+#define __HAL_RCC_GPIOD_IS_CLK_DISABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIODEN)) == RESET)
+#define __HAL_RCC_GPIOE_IS_CLK_DISABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) == RESET)
+#define __HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED()    ((RCC->AHB1ENR & (RCC_AHB1ENR_CCMDATARAMEN)) == RESET)
+#define __HAL_RCC_CRC_IS_CLK_DISABLED()             ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) == RESET)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEX_AHB2_Clock_Enable_Disable AHB2 Peripheral Clock Enable Disable
+  * @brief  Enable or disable the AHB2 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()  do {(RCC->AHB2ENR |= (RCC_AHB2ENR_OTGFSEN));\
+                                                __HAL_RCC_SYSCFG_CLK_ENABLE();\
+                                              }while(0U)
+
+#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE() (RCC->AHB2ENR &= ~(RCC_AHB2ENR_OTGFSEN))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB2_Peripheral_Clock_Enable_Disable_Status AHB2 Peripheral Clock Enable Disable Status
+  * @brief  Get the enable or disable status of the AHB2 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED()  ((RCC->AHB2ENR & (RCC_AHB2ENR_OTGFSEN)) != RESET)
+#define __HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_OTGFSEN)) == RESET)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB1_Clock_Enable_Disable APB1 Peripheral Clock Enable Disable
+  * @brief  Enable or disable the Low Speed APB (APB1) peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_TIM2_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_TIM3_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_TIM4_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_SPI3_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_I2C3_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_TIM2_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM2EN))
+#define __HAL_RCC_TIM3_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM3EN))
+#define __HAL_RCC_TIM4_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM4EN))
+#define __HAL_RCC_SPI3_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_SPI3EN))
+#define __HAL_RCC_I2C3_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C3EN))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB1_Peripheral_Clock_Enable_Disable_Status APB1 Peripheral Clock Enable Disable Status
+  * @brief  Get the enable or disable status of the APB1 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_TIM2_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) != RESET)
+#define __HAL_RCC_TIM3_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) != RESET)
+#define __HAL_RCC_TIM4_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) != RESET)
+#define __HAL_RCC_SPI3_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) != RESET)
+#define __HAL_RCC_I2C3_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_I2C3EN)) != RESET)
+
+#define __HAL_RCC_TIM2_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) == RESET)
+#define __HAL_RCC_TIM3_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) == RESET)
+#define __HAL_RCC_TIM4_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) == RESET)
+#define __HAL_RCC_SPI3_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) == RESET)
+#define __HAL_RCC_I2C3_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_I2C3EN)) == RESET)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB2_Clock_Enable_Disable APB2 Peripheral Clock Enable Disable
+  * @brief  Enable or disable the High Speed APB (APB2) peripheral clock.
+  * @{
+  */
+#define __HAL_RCC_SPI5_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI5EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI5EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_SDIO_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_SPI4_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_TIM10_CLK_ENABLE()    do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_SDIO_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_SDIOEN))
+#define __HAL_RCC_SPI4_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI4EN))
+#define __HAL_RCC_TIM10_CLK_DISABLE()  (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM10EN))
+#define __HAL_RCC_SPI5_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI5EN))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB2_Peripheral_Clock_Enable_Disable_Status APB2 Peripheral Clock Enable Disable Status
+  * @brief  Get the enable or disable status of the APB2 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_SDIO_IS_CLK_ENABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SDIOEN)) != RESET)
+#define __HAL_RCC_SPI4_IS_CLK_ENABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) != RESET)
+#define __HAL_RCC_TIM10_IS_CLK_ENABLED()  ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN)) != RESET)
+#define __HAL_RCC_SPI5_IS_CLK_ENABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SPI5EN)) != RESET)
+
+#define __HAL_RCC_SDIO_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SDIOEN)) == RESET)
+#define __HAL_RCC_SPI4_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) == RESET)
+#define __HAL_RCC_TIM10_IS_CLK_DISABLED()  ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN)) == RESET)
+#define __HAL_RCC_SPI5_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SPI5EN)) == RESET)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB1_Force_Release_Reset AHB1 Force Release Reset
+  * @brief  Force or release AHB1 peripheral reset.
+  * @{
+  */
+#define __HAL_RCC_AHB1_FORCE_RESET()    (RCC->AHB1RSTR = 0x0060109FU)
+#define __HAL_RCC_GPIOD_FORCE_RESET()   (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIODRST))
+#define __HAL_RCC_GPIOE_FORCE_RESET()   (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOERST))
+#define __HAL_RCC_CRC_FORCE_RESET()     (RCC->AHB1RSTR |= (RCC_AHB1RSTR_CRCRST))
+
+#define __HAL_RCC_GPIOD_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIODRST))
+#define __HAL_RCC_GPIOE_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOERST))
+#define __HAL_RCC_CRC_RELEASE_RESET()    (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_CRCRST))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB2_Force_Release_Reset AHB2 Force Release Reset
+  * @brief  Force or release AHB2 peripheral reset.
+  * @{
+  */
+#define __HAL_RCC_AHB2_FORCE_RESET()    (RCC->AHB2RSTR = 0x00000080U)
+#define __HAL_RCC_USB_OTG_FS_FORCE_RESET()   (RCC->AHB2RSTR |= (RCC_AHB2RSTR_OTGFSRST))
+
+#define __HAL_RCC_AHB2_RELEASE_RESET()  (RCC->AHB2RSTR = 0x00U)
+#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_OTGFSRST))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB3_Force_Release_Reset AHB3 Force Release Reset
+  * @brief  Force or release AHB3 peripheral reset.
+  * @{
+  */
+#define __HAL_RCC_AHB3_FORCE_RESET() (RCC->AHB3RSTR = 0xFFFFFFFFU)
+#define __HAL_RCC_AHB3_RELEASE_RESET() (RCC->AHB3RSTR = 0x00U)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB1_Force_Release_Reset APB1 Force Release Reset
+  * @brief  Force or release APB1 peripheral reset.
+  * @{
+  */
+#define __HAL_RCC_APB1_FORCE_RESET()     (RCC->APB1RSTR = 0x10E2C80FU)
+#define __HAL_RCC_TIM2_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM2RST))
+#define __HAL_RCC_TIM3_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM3RST))
+#define __HAL_RCC_TIM4_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM4RST))
+#define __HAL_RCC_SPI3_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_SPI3RST))
+#define __HAL_RCC_I2C3_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C3RST))
+
+#define __HAL_RCC_TIM2_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM2RST))
+#define __HAL_RCC_TIM3_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM3RST))
+#define __HAL_RCC_TIM4_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM4RST))
+#define __HAL_RCC_SPI3_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPI3RST))
+#define __HAL_RCC_I2C3_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C3RST))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB2_Force_Release_Reset APB2 Force Release Reset
+  * @brief  Force or release APB2 peripheral reset.
+  * @{
+  */
+#define __HAL_RCC_APB2_FORCE_RESET()     (RCC->APB2RSTR = 0x00177931U)
+#define __HAL_RCC_SPI5_FORCE_RESET()     (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI5RST))
+#define __HAL_RCC_SDIO_FORCE_RESET()     (RCC->APB2RSTR |= (RCC_APB2RSTR_SDIORST))
+#define __HAL_RCC_SPI4_FORCE_RESET()     (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI4RST))
+#define __HAL_RCC_TIM10_FORCE_RESET()    (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM10RST))
+
+#define __HAL_RCC_SDIO_RELEASE_RESET()   (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SDIORST))
+#define __HAL_RCC_SPI4_RELEASE_RESET()   (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI4RST))
+#define __HAL_RCC_TIM10_RELEASE_RESET()  (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM10RST))
+#define __HAL_RCC_SPI5_RELEASE_RESET()   (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI5RST))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB1_LowPower_Enable_Disable AHB1 Peripheral Low Power Enable Disable
+  * @brief  Enable or disable the AHB1 peripheral clock during Low Power (Sleep) mode.
+  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
+  *         power consumption.
+  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
+  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
+  * @{
+  */
+#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE()    (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIODLPEN))
+#define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE()    (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOELPEN))
+#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN))
+#define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE()    (RCC->AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN))
+#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE()    (RCC->AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN))
+
+#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE()   (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIODLPEN))
+#define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE()   (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOELPEN))
+#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_CRCLPEN))
+#define __HAL_RCC_FLITF_CLK_SLEEP_DISABLE()   (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_FLITFLPEN))
+#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE()   (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_SRAM1LPEN))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB2_LowPower_Enable_Disable AHB2 Peripheral Low Power Enable Disable
+  * @brief  Enable or disable the AHB2 peripheral clock during Low Power (Sleep) mode.
+  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
+  *         power consumption.
+  * @note   After wake-up from SLEEP mode, the peripheral clock is enabled again.
+  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
+  * @{
+  */
+#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE()  (RCC->AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN))
+#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE()   (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_OTGFSLPEN))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB1_LowPower_Enable_Disable APB1 Peripheral Low Power Enable Disable
+  * @brief  Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode.
+  * @{
+  */
+#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN))
+#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN))
+#define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN))
+#define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_SPI3LPEN))
+#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C3LPEN))
+
+#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM2LPEN))
+#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM3LPEN))
+#define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM4LPEN))
+#define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_SPI3LPEN))
+#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C3LPEN))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB2_LowPower_Enable_Disable APB2 Peripheral Low Power Enable Disable
+  * @brief  Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode.
+  * @{
+  */
+#define __HAL_RCC_SPI5_CLK_SLEEP_ENABLE()    (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI5LPEN))
+#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE()    (RCC->APB2LPENR |= (RCC_APB2LPENR_SDIOLPEN))
+#define __HAL_RCC_SPI4_CLK_SLEEP_ENABLE()    (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI4LPEN))
+#define __HAL_RCC_TIM10_CLK_SLEEP_ENABLE()   (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN))
+
+#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE()   (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SDIOLPEN))
+#define __HAL_RCC_SPI4_CLK_SLEEP_DISABLE()   (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI4LPEN))
+#define __HAL_RCC_TIM10_CLK_SLEEP_DISABLE()  (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM10LPEN))
+#define __HAL_RCC_SPI5_CLK_SLEEP_DISABLE()   (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI5LPEN))
+/**
+  * @}
+  */
+#endif /* STM32F411xE */
+/*----------------------------------------------------------------------------*/
+
+/*---------------------------------- STM32F446xx -----------------------------*/
+#if defined(STM32F446xx)
+/** @defgroup RCCEx_AHB1_Clock_Enable_Disable AHB1 Peripheral Clock Enable Disable
+  * @brief  Enables or disables the AHB1 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_BKPSRAM_CLK_ENABLE() do { \
+                                            __IO uint32_t tmpreg = 0x00U; \
+                                            SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);\
+                                            /* Delay after an RCC peripheral clock enabling */ \
+                                            tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_BKPSRAMEN);\
+                                            UNUSED(tmpreg); \
+                                          } while(0U)
+#define __HAL_RCC_CCMDATARAMEN_CLK_ENABLE() do { \
+                                                 __IO uint32_t tmpreg = 0x00U; \
+                                                 SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\
+                                                 /* Delay after an RCC peripheral clock enabling */ \
+                                                 tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CCMDATARAMEN);\
+                                                 UNUSED(tmpreg); \
+                                               } while(0U)
+#define __HAL_RCC_CRC_CLK_ENABLE()     do { \
+                                            __IO uint32_t tmpreg = 0x00U; \
+                                            SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);\
+                                            /* Delay after an RCC peripheral clock enabling */ \
+                                            tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);\
+                                            UNUSED(tmpreg); \
+                                          } while(0U)
+#define __HAL_RCC_GPIOD_CLK_ENABLE()   do { \
+                                            __IO uint32_t tmpreg = 0x00U; \
+                                            SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN);\
+                                            /* Delay after an RCC peripheral clock enabling */ \
+                                            tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN);\
+                                            UNUSED(tmpreg); \
+                                          } while(0U)
+#define __HAL_RCC_GPIOE_CLK_ENABLE()   do { \
+                                            __IO uint32_t tmpreg = 0x00U; \
+                                            SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN);\
+                                            /* Delay after an RCC peripheral clock enabling */ \
+                                            tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN);\
+                                            UNUSED(tmpreg); \
+                                          } while(0U)
+#define __HAL_RCC_GPIOF_CLK_ENABLE()  do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_GPIOG_CLK_ENABLE()  do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOGEN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOGEN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_USB_OTG_HS_CLK_ENABLE()   do { \
+                                                 __IO uint32_t tmpreg = 0x00U; \
+                                                 SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSEN);\
+                                                 /* Delay after an RCC peripheral clock enabling */ \
+                                                 tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSEN);\
+                                                 UNUSED(tmpreg); \
+                                               } while(0U)
+#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE()   do { \
+                                                      __IO uint32_t tmpreg = 0x00U; \
+                                                      SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN);\
+                                                      /* Delay after an RCC peripheral clock enabling */ \
+                                                      tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_OTGHSULPIEN);\
+                                                      UNUSED(tmpreg); \
+                                                    } while(0U)
+#define __HAL_RCC_GPIOD_CLK_DISABLE()           (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIODEN))
+#define __HAL_RCC_GPIOE_CLK_DISABLE()           (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOEEN))
+#define __HAL_RCC_GPIOF_CLK_DISABLE()           (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOFEN))
+#define __HAL_RCC_GPIOG_CLK_DISABLE()           (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOGEN))
+#define __HAL_RCC_USB_OTG_HS_CLK_DISABLE()      (RCC->AHB1ENR &= ~(RCC_AHB1ENR_OTGHSEN))
+#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_OTGHSULPIEN))
+#define __HAL_RCC_BKPSRAM_CLK_DISABLE()         (RCC->AHB1ENR &= ~(RCC_AHB1ENR_BKPSRAMEN))
+#define __HAL_RCC_CCMDATARAMEN_CLK_DISABLE()    (RCC->AHB1ENR &= ~(RCC_AHB1ENR_CCMDATARAMEN))
+#define __HAL_RCC_CRC_CLK_DISABLE()             (RCC->AHB1ENR &= ~(RCC_AHB1ENR_CRCEN))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB1_Peripheral_Clock_Enable_Disable_Status AHB1 Peripheral Clock Enable Disable Status
+  * @brief  Get the enable or disable status of the AHB1 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_GPIOD_IS_CLK_ENABLED()            ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIODEN)) != RESET)
+#define __HAL_RCC_GPIOE_IS_CLK_ENABLED()            ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) != RESET)
+#define __HAL_RCC_GPIOF_IS_CLK_ENABLED()            ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOFEN)) != RESET)
+#define __HAL_RCC_GPIOG_IS_CLK_ENABLED()            ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOGEN)) != RESET)
+#define __HAL_RCC_USB_OTG_HS_IS_CLK_ENABLED()       ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSEN)) != RESET)
+#define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_ENABLED()  ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSULPIEN)) != RESET)
+#define __HAL_RCC_BKPSRAM_IS_CLK_ENABLED()          ((RCC->AHB1ENR & (RCC_AHB1ENR_BKPSRAMEN)) != RESET)
+#define __HAL_RCC_CCMDATARAMEN_IS_CLK_ENABLED()     ((RCC->AHB1ENR & (RCC_AHB1ENR_CCMDATARAMEN))!= RESET)
+#define __HAL_RCC_CRC_IS_CLK_ENABLED()              ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) != RESET)
+
+#define __HAL_RCC_GPIOD_IS_CLK_DISABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIODEN)) == RESET)
+#define __HAL_RCC_GPIOE_IS_CLK_DISABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) == RESET)
+#define __HAL_RCC_GPIOF_IS_CLK_DISABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOFEN)) == RESET)
+#define __HAL_RCC_GPIOG_IS_CLK_DISABLED()           ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOGEN)) == RESET)
+#define __HAL_RCC_USB_OTG_HS_IS_CLK_DISABLED()      ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSEN)) == RESET)
+#define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_OTGHSULPIEN)) == RESET)
+#define __HAL_RCC_BKPSRAM_IS_CLK_DISABLED()         ((RCC->AHB1ENR & (RCC_AHB1ENR_BKPSRAMEN)) == RESET)
+#define __HAL_RCC_CCMDATARAMEN_IS_CLK_DISABLED()    ((RCC->AHB1ENR & (RCC_AHB1ENR_CCMDATARAMEN)) == RESET)
+#define __HAL_RCC_CRC_IS_CLK_DISABLED()             ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) == RESET)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB2_Clock_Enable_Disable AHB2 Peripheral Clock Enable Disable
+  * @brief  Enable or disable the AHB2 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_DCMI_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_DCMIEN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_DCMI_CLK_DISABLE()  (RCC->AHB2ENR &= ~(RCC_AHB2ENR_DCMIEN))
+#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()  do {(RCC->AHB2ENR |= (RCC_AHB2ENR_OTGFSEN));\
+                                                __HAL_RCC_SYSCFG_CLK_ENABLE();\
+                                              }while(0U)
+
+#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE() (RCC->AHB2ENR &= ~(RCC_AHB2ENR_OTGFSEN))
+
+#define __HAL_RCC_RNG_CLK_ENABLE()    do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_RNG_CLK_DISABLE()   (RCC->AHB2ENR &= ~(RCC_AHB2ENR_RNGEN))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB2_Peripheral_Clock_Enable_Disable_Status AHB2 Peripheral Clock Enable Disable Status
+  * @brief  Get the enable or disable status of the AHB2 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_DCMI_IS_CLK_ENABLED()        ((RCC->AHB2ENR & (RCC_AHB2ENR_DCMIEN)) != RESET)
+#define __HAL_RCC_DCMI_IS_CLK_DISABLED()       ((RCC->AHB2ENR & (RCC_AHB2ENR_DCMIEN)) == RESET)
+
+#define __HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED()  ((RCC->AHB2ENR & (RCC_AHB2ENR_OTGFSEN)) != RESET)
+#define __HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_OTGFSEN)) == RESET)
+
+#define __HAL_RCC_RNG_IS_CLK_ENABLED()    ((RCC->AHB2ENR & (RCC_AHB2ENR_RNGEN)) != RESET)
+#define __HAL_RCC_RNG_IS_CLK_DISABLED()   ((RCC->AHB2ENR & (RCC_AHB2ENR_RNGEN)) == RESET)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB3_Clock_Enable_Disable AHB3 Peripheral Clock Enable Disable
+  * @brief  Enables or disables the AHB3 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_FMC_CLK_ENABLE()    do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_QSPI_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+
+#define __HAL_RCC_FMC_CLK_DISABLE()    (RCC->AHB3ENR &= ~(RCC_AHB3ENR_FMCEN))
+#define __HAL_RCC_QSPI_CLK_DISABLE()   (RCC->AHB3ENR &= ~(RCC_AHB3ENR_QSPIEN))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB3_Peripheral_Clock_Enable_Disable_Status AHB3 Peripheral Clock Enable Disable Status
+  * @brief  Get the enable or disable status of the AHB3 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_FMC_IS_CLK_ENABLED()   ((RCC->AHB3ENR & (RCC_AHB3ENR_FMCEN)) != RESET)
+#define __HAL_RCC_QSPI_IS_CLK_ENABLED()  ((RCC->AHB3ENR & (RCC_AHB3ENR_QSPIEN)) != RESET)
+
+#define __HAL_RCC_FMC_IS_CLK_DISABLED()  ((RCC->AHB3ENR & (RCC_AHB3ENR_FMCEN)) == RESET)
+#define __HAL_RCC_QSPI_IS_CLK_DISABLED() ((RCC->AHB3ENR & (RCC_AHB3ENR_QSPIEN)) == RESET)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB1_Clock_Enable_Disable APB1 Peripheral Clock Enable Disable
+  * @brief  Enable or disable the Low Speed APB (APB1) peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_TIM6_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_TIM7_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_TIM12_CLK_ENABLE()  do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_TIM13_CLK_ENABLE()  do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_TIM14_CLK_ENABLE()  do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_SPDIFRX_CLK_ENABLE() do { \
+                                            __IO uint32_t tmpreg = 0x00U; \
+                                            SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPDIFRXEN);\
+                                            /* Delay after an RCC peripheral clock enabling */ \
+                                            tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPDIFRXEN);\
+                                            UNUSED(tmpreg); \
+                                          } while(0U)
+#define __HAL_RCC_USART3_CLK_ENABLE() do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_UART4_CLK_ENABLE()  do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_UART5_CLK_ENABLE()  do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_FMPI2C1_CLK_ENABLE() do { \
+                                            __IO uint32_t tmpreg = 0x00U; \
+                                            SET_BIT(RCC->APB1ENR, RCC_APB1ENR_FMPI2C1EN);\
+                                            /* Delay after an RCC peripheral clock enabling */ \
+                                            tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_FMPI2C1EN);\
+                                            UNUSED(tmpreg); \
+                                          } while(0U)
+#define __HAL_RCC_CAN1_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_CAN2_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_CEC_CLK_ENABLE()    do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CECEN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CECEN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_DAC_CLK_ENABLE()    do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_TIM2_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_TIM3_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_TIM4_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_SPI3_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_I2C3_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_TIM2_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM2EN))
+#define __HAL_RCC_TIM3_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM3EN))
+#define __HAL_RCC_TIM4_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM4EN))
+#define __HAL_RCC_SPI3_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_SPI3EN))
+#define __HAL_RCC_I2C3_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C3EN))
+#define __HAL_RCC_TIM6_CLK_DISABLE()    (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM6EN))
+#define __HAL_RCC_TIM7_CLK_DISABLE()    (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM7EN))
+#define __HAL_RCC_TIM12_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM12EN))
+#define __HAL_RCC_TIM13_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM13EN))
+#define __HAL_RCC_TIM14_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM14EN))
+#define __HAL_RCC_SPDIFRX_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_SPDIFRXEN))
+#define __HAL_RCC_USART3_CLK_DISABLE()  (RCC->APB1ENR &= ~(RCC_APB1ENR_USART3EN))
+#define __HAL_RCC_UART4_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_UART4EN))
+#define __HAL_RCC_UART5_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_UART5EN))
+#define __HAL_RCC_FMPI2C1_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_FMPI2C1EN))
+#define __HAL_RCC_CAN1_CLK_DISABLE()    (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN1EN))
+#define __HAL_RCC_CAN2_CLK_DISABLE()    (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN2EN))
+#define __HAL_RCC_CEC_CLK_DISABLE()     (RCC->APB1ENR &= ~(RCC_APB1ENR_CECEN))
+#define __HAL_RCC_DAC_CLK_DISABLE()     (RCC->APB1ENR &= ~(RCC_APB1ENR_DACEN))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB1_Peripheral_Clock_Enable_Disable_Status APB1 Peripheral Clock Enable Disable Status
+  * @brief  Get the enable or disable status of the APB1 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_TIM2_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) != RESET)
+#define __HAL_RCC_TIM3_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) != RESET)
+#define __HAL_RCC_TIM4_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) != RESET)
+#define __HAL_RCC_SPI3_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) != RESET)
+#define __HAL_RCC_I2C3_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_I2C3EN)) != RESET)
+#define __HAL_RCC_TIM6_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) != RESET)
+#define __HAL_RCC_TIM7_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM7EN)) != RESET)
+#define __HAL_RCC_TIM12_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM12EN)) != RESET)
+#define __HAL_RCC_TIM13_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM13EN)) != RESET)
+#define __HAL_RCC_TIM14_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) != RESET)
+#define __HAL_RCC_SPDIFRX_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPDIFRXEN)) != RESET)
+#define __HAL_RCC_USART3_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) != RESET)
+#define __HAL_RCC_UART4_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) != RESET)
+#define __HAL_RCC_UART5_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) != RESET)
+#define __HAL_RCC_FMPI2C1_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_FMPI2C1EN)) != RESET)
+#define __HAL_RCC_CAN1_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_CAN1EN)) != RESET)
+#define __HAL_RCC_CAN2_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_CAN2EN)) != RESET)
+#define __HAL_RCC_CEC_IS_CLK_ENABLED()     ((RCC->APB1ENR & (RCC_APB1ENR_CECEN)) != RESET)
+#define __HAL_RCC_DAC_IS_CLK_ENABLED()     ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) != RESET)
+
+#define __HAL_RCC_TIM2_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) == RESET)
+#define __HAL_RCC_TIM3_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) == RESET)
+#define __HAL_RCC_TIM4_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) == RESET)
+#define __HAL_RCC_SPI3_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) == RESET)
+#define __HAL_RCC_I2C3_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_I2C3EN)) == RESET)
+#define __HAL_RCC_TIM6_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) == RESET)
+#define __HAL_RCC_TIM7_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM7EN)) == RESET)
+#define __HAL_RCC_TIM12_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM12EN)) == RESET)
+#define __HAL_RCC_TIM13_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM13EN)) == RESET)
+#define __HAL_RCC_TIM14_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) == RESET)
+#define __HAL_RCC_SPDIFRX_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_SPDIFRXEN)) == RESET)
+#define __HAL_RCC_USART3_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) == RESET)
+#define __HAL_RCC_UART4_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) == RESET)
+#define __HAL_RCC_UART5_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) == RESET)
+#define __HAL_RCC_FMPI2C1_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_FMPI2C1EN)) == RESET)
+#define __HAL_RCC_CAN1_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_CAN1EN)) == RESET)
+#define __HAL_RCC_CAN2_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_CAN2EN)) == RESET)
+#define __HAL_RCC_CEC_IS_CLK_DISABLED()     ((RCC->APB1ENR & (RCC_APB1ENR_CECEN)) == RESET)
+#define __HAL_RCC_DAC_IS_CLK_DISABLED()     ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) == RESET)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB2_Clock_Enable_Disable APB2 Peripheral Clock Enable Disable
+  * @brief  Enable or disable the High Speed APB (APB2) peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_TIM8_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_ADC2_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC2EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_ADC3_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_SAI1_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI1EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI1EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_SAI2_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI2EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI2EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_SDIO_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_SPI4_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_TIM10_CLK_ENABLE()    do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_SDIO_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_SDIOEN))
+#define __HAL_RCC_SPI4_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI4EN))
+#define __HAL_RCC_TIM10_CLK_DISABLE()  (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM10EN))
+#define __HAL_RCC_TIM8_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM8EN))
+#define __HAL_RCC_ADC2_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC2EN))
+#define __HAL_RCC_ADC3_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_ADC3EN))
+#define __HAL_RCC_SAI1_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_SAI1EN))
+#define __HAL_RCC_SAI2_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_SAI2EN))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB2_Peripheral_Clock_Enable_Disable_Status APB2 Peripheral Clock Enable Disable Status
+  * @brief  Get the enable or disable status of the APB2 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_SDIO_IS_CLK_ENABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SDIOEN)) != RESET)
+#define __HAL_RCC_SPI4_IS_CLK_ENABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) != RESET)
+#define __HAL_RCC_TIM10_IS_CLK_ENABLED()  ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN)) != RESET)
+#define __HAL_RCC_TIM8_IS_CLK_ENABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_TIM8EN)) != RESET)
+#define __HAL_RCC_ADC2_IS_CLK_ENABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_ADC2EN)) != RESET)
+#define __HAL_RCC_ADC3_IS_CLK_ENABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_ADC3EN)) != RESET)
+#define __HAL_RCC_SAI1_IS_CLK_ENABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SAI1EN)) != RESET)
+#define __HAL_RCC_SAI2_IS_CLK_ENABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SAI2EN)) != RESET)
+
+#define __HAL_RCC_SDIO_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SDIOEN)) == RESET)
+#define __HAL_RCC_SPI4_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) == RESET)
+#define __HAL_RCC_TIM10_IS_CLK_DISABLED()  ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN)) == RESET)
+#define __HAL_RCC_TIM8_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_TIM8EN)) == RESET)
+#define __HAL_RCC_ADC2_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_ADC2EN)) == RESET)
+#define __HAL_RCC_ADC3_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_ADC3EN)) == RESET)
+#define __HAL_RCC_SAI1_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SAI1EN)) == RESET)
+#define __HAL_RCC_SAI2_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_SAI2EN)) == RESET)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB1_Force_Release_Reset AHB1 Force Release Reset
+  * @brief  Force or release AHB1 peripheral reset.
+  * @{
+  */
+#define __HAL_RCC_AHB1_FORCE_RESET()     (RCC->AHB1RSTR = 0x206010FFU)
+#define __HAL_RCC_GPIOD_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIODRST))
+#define __HAL_RCC_GPIOE_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOERST))
+#define __HAL_RCC_GPIOF_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOFRST))
+#define __HAL_RCC_GPIOG_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOGRST))
+#define __HAL_RCC_USB_OTG_HS_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_OTGHRST))
+#define __HAL_RCC_CRC_FORCE_RESET()      (RCC->AHB1RSTR |= (RCC_AHB1RSTR_CRCRST))
+
+#define __HAL_RCC_GPIOD_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIODRST))
+#define __HAL_RCC_GPIOE_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOERST))
+#define __HAL_RCC_GPIOF_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOFRST))
+#define __HAL_RCC_GPIOG_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOGRST))
+#define __HAL_RCC_USB_OTG_HS_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_OTGHRST))
+#define __HAL_RCC_CRC_RELEASE_RESET()    (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_CRCRST))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB2_Force_Release_Reset AHB2 Force Release Reset
+  * @brief  Force or release AHB2 peripheral reset.
+  * @{
+  */
+#define __HAL_RCC_AHB2_FORCE_RESET()   (RCC->AHB2RSTR = 0x00000081U)
+#define __HAL_RCC_USB_OTG_FS_FORCE_RESET()   (RCC->AHB2RSTR |= (RCC_AHB2RSTR_OTGFSRST))
+#define __HAL_RCC_RNG_FORCE_RESET()    (RCC->AHB2RSTR |= (RCC_AHB2RSTR_RNGRST))
+#define __HAL_RCC_DCMI_FORCE_RESET()   (RCC->AHB2RSTR |= (RCC_AHB2RSTR_DCMIRST))
+
+#define __HAL_RCC_AHB2_RELEASE_RESET()  (RCC->AHB2RSTR = 0x00U)
+#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_OTGFSRST))
+#define __HAL_RCC_RNG_RELEASE_RESET()  (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_RNGRST))
+#define __HAL_RCC_DCMI_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_DCMIRST))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB3_Force_Release_Reset AHB3 Force Release Reset
+  * @brief  Force or release AHB3 peripheral reset.
+  * @{
+  */
+#define __HAL_RCC_AHB3_FORCE_RESET()   (RCC->AHB3RSTR = 0x00000003U)
+#define __HAL_RCC_AHB3_RELEASE_RESET() (RCC->AHB3RSTR = 0x00U)
+
+#define __HAL_RCC_FMC_FORCE_RESET()    (RCC->AHB3RSTR |= (RCC_AHB3RSTR_FMCRST))
+#define __HAL_RCC_QSPI_FORCE_RESET()   (RCC->AHB3RSTR |= (RCC_AHB3RSTR_QSPIRST))
+
+#define __HAL_RCC_FMC_RELEASE_RESET()    (RCC->AHB3RSTR &= ~(RCC_AHB3RSTR_FMCRST))
+#define __HAL_RCC_QSPI_RELEASE_RESET()   (RCC->AHB3RSTR &= ~(RCC_AHB3RSTR_QSPIRST))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB1_Force_Release_Reset APB1 Force Release Reset
+  * @brief  Force or release APB1 peripheral reset.
+  * @{
+  */
+#define __HAL_RCC_APB1_FORCE_RESET()     (RCC->APB1RSTR = 0x3FFFC9FFU)
+#define __HAL_RCC_TIM6_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM6RST))
+#define __HAL_RCC_TIM7_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM7RST))
+#define __HAL_RCC_TIM12_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM12RST))
+#define __HAL_RCC_TIM13_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM13RST))
+#define __HAL_RCC_TIM14_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM14RST))
+#define __HAL_RCC_SPDIFRX_FORCE_RESET()  (RCC->APB1RSTR |= (RCC_APB1RSTR_SPDIFRXRST))
+#define __HAL_RCC_USART3_FORCE_RESET()   (RCC->APB1RSTR |= (RCC_APB1RSTR_USART3RST))
+#define __HAL_RCC_UART4_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_UART4RST))
+#define __HAL_RCC_UART5_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_UART5RST))
+#define __HAL_RCC_FMPI2C1_FORCE_RESET()  (RCC->APB1RSTR |= (RCC_APB1RSTR_FMPI2C1RST))
+#define __HAL_RCC_CAN1_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN1RST))
+#define __HAL_RCC_CAN2_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN2RST))
+#define __HAL_RCC_CEC_FORCE_RESET()      (RCC->APB1RSTR |= (RCC_APB1RSTR_CECRST))
+#define __HAL_RCC_DAC_FORCE_RESET()      (RCC->APB1RSTR |= (RCC_APB1RSTR_DACRST))
+#define __HAL_RCC_TIM2_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM2RST))
+#define __HAL_RCC_TIM3_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM3RST))
+#define __HAL_RCC_TIM4_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM4RST))
+#define __HAL_RCC_SPI3_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_SPI3RST))
+#define __HAL_RCC_I2C3_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C3RST))
+
+#define __HAL_RCC_TIM2_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM2RST))
+#define __HAL_RCC_TIM3_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM3RST))
+#define __HAL_RCC_TIM4_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM4RST))
+#define __HAL_RCC_SPI3_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPI3RST))
+#define __HAL_RCC_I2C3_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C3RST))
+#define __HAL_RCC_TIM6_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM6RST))
+#define __HAL_RCC_TIM7_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM7RST))
+#define __HAL_RCC_TIM12_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM12RST))
+#define __HAL_RCC_TIM13_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM13RST))
+#define __HAL_RCC_TIM14_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM14RST))
+#define __HAL_RCC_SPDIFRX_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPDIFRXRST))
+#define __HAL_RCC_USART3_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_USART3RST))
+#define __HAL_RCC_UART4_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART4RST))
+#define __HAL_RCC_UART5_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART5RST))
+#define __HAL_RCC_FMPI2C1_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_FMPI2C1RST))
+#define __HAL_RCC_CAN1_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN1RST))
+#define __HAL_RCC_CAN2_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN2RST))
+#define __HAL_RCC_CEC_RELEASE_RESET()    (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CECRST))
+#define __HAL_RCC_DAC_RELEASE_RESET()    (RCC->APB1RSTR &= ~(RCC_APB1RSTR_DACRST))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB2_Force_Release_Reset APB2 Force Release Reset
+  * @brief  Force or release APB2 peripheral reset.
+  * @{
+  */
+#define __HAL_RCC_APB2_FORCE_RESET()     (RCC->APB2RSTR = 0x00C77933U)
+#define __HAL_RCC_TIM8_FORCE_RESET()     (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM8RST))
+#define __HAL_RCC_SAI1_FORCE_RESET()     (RCC->APB2RSTR |= (RCC_APB2RSTR_SAI1RST))
+#define __HAL_RCC_SAI2_FORCE_RESET()     (RCC->APB2RSTR |= (RCC_APB2RSTR_SAI2RST))
+#define __HAL_RCC_SDIO_FORCE_RESET()     (RCC->APB2RSTR |= (RCC_APB2RSTR_SDIORST))
+#define __HAL_RCC_SPI4_FORCE_RESET()     (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI4RST))
+#define __HAL_RCC_TIM10_FORCE_RESET()    (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM10RST))
+
+#define __HAL_RCC_SDIO_RELEASE_RESET()   (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SDIORST))
+#define __HAL_RCC_SPI4_RELEASE_RESET()   (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI4RST))
+#define __HAL_RCC_TIM10_RELEASE_RESET()  (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM10RST))
+#define __HAL_RCC_TIM8_RELEASE_RESET()   (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM8RST))
+#define __HAL_RCC_SAI1_RELEASE_RESET()   (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SAI1RST))
+#define __HAL_RCC_SAI2_RELEASE_RESET()   (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SAI2RST))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB1_LowPower_Enable_Disable AHB1 Peripheral Low Power Enable Disable
+  * @brief  Enable or disable the AHB1 peripheral clock during Low Power (Sleep) mode.
+  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
+  *         power consumption.
+  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
+  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
+  * @{
+  */
+#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIODLPEN))
+#define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOELPEN))
+#define __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOFLPEN))
+#define __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOGLPEN))
+#define __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_SRAM2LPEN))
+#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_OTGHSLPEN))
+#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE()  (RCC->AHB1LPENR |= (RCC_AHB1LPENR_OTGHSULPILPEN))
+#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE()        (RCC->AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN))
+#define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN))
+#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN))
+#define __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE()    (RCC->AHB1LPENR |= (RCC_AHB1LPENR_BKPSRAMLPEN))
+
+#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIODLPEN))
+#define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOELPEN))
+#define __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOFLPEN))
+#define __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOGLPEN))
+#define __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_SRAM2LPEN))
+#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_OTGHSLPEN))
+#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_OTGHSULPILPEN))
+#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE()       (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_CRCLPEN))
+#define __HAL_RCC_FLITF_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_FLITFLPEN))
+#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_SRAM1LPEN))
+#define __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE()   (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_BKPSRAMLPEN))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB2_LowPower_Enable_Disable AHB2 Peripheral Low Power Enable Disable
+  * @brief  Enable or disable the AHB2 peripheral clock during Low Power (Sleep) mode.
+  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
+  *         power consumption.
+  * @note   After wake-up from SLEEP mode, the peripheral clock is enabled again.
+  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
+  * @{
+  */
+#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE()  (RCC->AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN))
+#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_OTGFSLPEN))
+
+#define __HAL_RCC_RNG_CLK_SLEEP_ENABLE()   (RCC->AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN))
+#define __HAL_RCC_RNG_CLK_SLEEP_DISABLE()  (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_RNGLPEN))
+
+#define __HAL_RCC_DCMI_CLK_SLEEP_ENABLE()  (RCC->AHB2LPENR |= (RCC_AHB2LPENR_DCMILPEN))
+#define __HAL_RCC_DCMI_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_DCMILPEN))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB3_LowPower_Enable_Disable AHB3 Peripheral Low Power Enable Disable
+  * @brief  Enable or disable the AHB3 peripheral clock during Low Power (Sleep) mode.
+  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
+  *         power consumption.
+  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
+  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
+  * @{
+  */
+#define __HAL_RCC_FMC_CLK_SLEEP_ENABLE()   (RCC->AHB3LPENR |= (RCC_AHB3LPENR_FMCLPEN))
+#define __HAL_RCC_QSPI_CLK_SLEEP_ENABLE()  (RCC->AHB3LPENR |= (RCC_AHB3LPENR_QSPILPEN))
+
+#define __HAL_RCC_FMC_CLK_SLEEP_DISABLE()   (RCC->AHB3LPENR &= ~(RCC_AHB3LPENR_FMCLPEN))
+#define __HAL_RCC_QSPI_CLK_SLEEP_DISABLE()  (RCC->AHB3LPENR &= ~(RCC_AHB3LPENR_QSPILPEN))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB1_LowPower_Enable_Disable APB1 Peripheral Low Power Enable Disable
+  * @brief  Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode.
+  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
+  *         power consumption.
+  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
+  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
+  * @{
+  */
+#define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM6LPEN))
+#define __HAL_RCC_TIM7_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM7LPEN))
+#define __HAL_RCC_TIM12_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM12LPEN))
+#define __HAL_RCC_TIM13_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM13LPEN))
+#define __HAL_RCC_TIM14_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM14LPEN))
+#define __HAL_RCC_SPDIFRX_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_SPDIFRXLPEN))
+#define __HAL_RCC_USART3_CLK_SLEEP_ENABLE()  (RCC->APB1LPENR |= (RCC_APB1LPENR_USART3LPEN))
+#define __HAL_RCC_UART4_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_UART4LPEN))
+#define __HAL_RCC_UART5_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_UART5LPEN))
+#define __HAL_RCC_FMPI2C1_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_FMPI2C1LPEN))
+#define __HAL_RCC_CAN1_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_CAN1LPEN))
+#define __HAL_RCC_CAN2_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_CAN2LPEN))
+#define __HAL_RCC_CEC_CLK_SLEEP_ENABLE()     (RCC->APB1LPENR |= (RCC_APB1LPENR_CECLPEN))
+#define __HAL_RCC_DAC_CLK_SLEEP_ENABLE()     (RCC->APB1LPENR |= (RCC_APB1LPENR_DACLPEN))
+#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN))
+#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN))
+#define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN))
+#define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_SPI3LPEN))
+#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C3LPEN))
+
+#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM2LPEN))
+#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM3LPEN))
+#define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM4LPEN))
+#define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_SPI3LPEN))
+#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C3LPEN))
+#define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM6LPEN))
+#define __HAL_RCC_TIM7_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM7LPEN))
+#define __HAL_RCC_TIM12_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM12LPEN))
+#define __HAL_RCC_TIM13_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM13LPEN))
+#define __HAL_RCC_TIM14_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM14LPEN))
+#define __HAL_RCC_SPDIFRX_CLK_SLEEP_DISABLE()(RCC->APB1LPENR &= ~(RCC_APB1LPENR_SPDIFRXLPEN))
+#define __HAL_RCC_USART3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_USART3LPEN))
+#define __HAL_RCC_UART4_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART4LPEN))
+#define __HAL_RCC_UART5_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART5LPEN))
+#define __HAL_RCC_FMPI2C1_CLK_SLEEP_DISABLE()(RCC->APB1LPENR &= ~(RCC_APB1LPENR_FMPI2C1LPEN))
+#define __HAL_RCC_CAN1_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CAN1LPEN))
+#define __HAL_RCC_CAN2_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CAN2LPEN))
+#define __HAL_RCC_CEC_CLK_SLEEP_DISABLE()    (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CECLPEN))
+#define __HAL_RCC_DAC_CLK_SLEEP_DISABLE()    (RCC->APB1LPENR &= ~(RCC_APB1LPENR_DACLPEN))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB2_LowPower_Enable_Disable APB2 Peripheral Low Power Enable Disable
+  * @brief  Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode.
+  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
+  *         power consumption.
+  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
+  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
+  * @{
+  */
+#define __HAL_RCC_TIM8_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM8LPEN))
+#define __HAL_RCC_ADC2_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_ADC2LPEN))
+#define __HAL_RCC_ADC3_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_ADC3LPEN))
+#define __HAL_RCC_SAI1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SAI1LPEN))
+#define __HAL_RCC_SAI2_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SAI2LPEN))
+#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SDIOLPEN))
+#define __HAL_RCC_SPI4_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI4LPEN))
+#define __HAL_RCC_TIM10_CLK_SLEEP_ENABLE()(RCC->APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN))
+
+#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SDIOLPEN))
+#define __HAL_RCC_SPI4_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI4LPEN))
+#define __HAL_RCC_TIM10_CLK_SLEEP_DISABLE()(RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM10LPEN))
+#define __HAL_RCC_TIM8_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM8LPEN))
+#define __HAL_RCC_ADC2_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_ADC2LPEN))
+#define __HAL_RCC_ADC3_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_ADC3LPEN))
+#define __HAL_RCC_SAI1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SAI1LPEN))
+#define __HAL_RCC_SAI2_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SAI2LPEN))
+/**
+  * @}
+  */
+
+#endif /* STM32F446xx */
+/*----------------------------------------------------------------------------*/
+
+/*-------STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx-------*/
+#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
+/** @defgroup RCCEx_AHB1_Clock_Enable_Disable AHB1 Peripheral Clock Enable Disable
+  * @brief  Enables or disables the AHB1 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#if defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_GPIOD_CLK_ENABLE()   do { \
+                                            __IO uint32_t tmpreg = 0x00U; \
+                                            SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN);\
+                                            /* Delay after an RCC peripheral clock enabling */ \
+                                            tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN);\
+                                            UNUSED(tmpreg); \
+                                          } while(0U)
+#endif /* STM32F412Rx || STM32F412Vx || STM32F412Zx ||  STM32F413xx || STM32F423xx */
+#if defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_GPIOE_CLK_ENABLE()    do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#endif /* STM32F412Vx || STM32F412Zx ||  STM32F413xx || STM32F423xx */
+#if defined(STM32F412Zx) || defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_GPIOF_CLK_ENABLE()  do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_GPIOG_CLK_ENABLE()  do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOGEN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOGEN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#endif /*  STM32F412Zx || STM32F413xx || STM32F423xx */
+#define __HAL_RCC_CRC_CLK_ENABLE()  do { \
+                                         __IO uint32_t tmpreg = 0x00U; \
+                                         SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);\
+                                         /* Delay after an RCC peripheral clock enabling */ \
+                                         tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN);\
+                                         UNUSED(tmpreg); \
+                                       } while(0U)
+#if defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_GPIOD_CLK_DISABLE()        (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIODEN))
+#endif /* STM32F412Rx || STM32F412Vx || STM32F412Zx ||  STM32F413xx || STM32F423xx */
+#if defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_GPIOE_CLK_DISABLE()        (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOEEN))
+#endif /* STM32F412Vx || STM32F412Zx ||  STM32F413xx || STM32F423xx */
+#if defined(STM32F412Zx) || defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_GPIOF_CLK_DISABLE()        (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOFEN))
+#define __HAL_RCC_GPIOG_CLK_DISABLE()        (RCC->AHB1ENR &= ~(RCC_AHB1ENR_GPIOGEN))
+#endif /*  STM32F412Zx || STM32F413xx || STM32F423xx */
+#define __HAL_RCC_CRC_CLK_DISABLE()          (RCC->AHB1ENR &= ~(RCC_AHB1ENR_CRCEN))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB1_Peripheral_Clock_Enable_Disable_Status AHB1 Peripheral Clock Enable Disable Status
+  * @brief  Get the enable or disable status of the AHB1 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#if defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_GPIOD_IS_CLK_ENABLED()     ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIODEN)) != RESET)
+#endif /* STM32F412Rx || STM32F412Vx || STM32F412Zx ||  STM32F413xx || STM32F423xx */
+#if defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_GPIOE_IS_CLK_ENABLED()     ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) != RESET)
+#endif /* STM32F412Vx || STM32F412Zx ||  STM32F413xx || STM32F423xx */
+#if defined(STM32F412Zx) || defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_GPIOF_IS_CLK_ENABLED()     ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOFEN)) != RESET)
+#define __HAL_RCC_GPIOG_IS_CLK_ENABLED()     ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOGEN)) != RESET)
+#endif /*  STM32F412Zx || STM32F413xx || STM32F423xx */
+#define __HAL_RCC_CRC_IS_CLK_ENABLED()       ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) != RESET)
+
+#if defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_GPIOD_IS_CLK_DISABLED()     ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIODEN)) == RESET)
+#endif /* STM32F412Rx || STM32F412Vx || STM32F412Zx ||  STM32F413xx || STM32F423xx */
+#if defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_GPIOE_IS_CLK_DISABLED()     ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOEEN)) == RESET)
+#endif /* STM32F412Vx || STM32F412Zx ||  STM32F413xx || STM32F423xx */
+#if defined(STM32F412Zx) || defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_GPIOF_IS_CLK_DISABLED()     ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOFEN)) == RESET)
+#define __HAL_RCC_GPIOG_IS_CLK_DISABLED()     ((RCC->AHB1ENR & (RCC_AHB1ENR_GPIOGEN)) == RESET)
+#endif /*  STM32F412Zx || STM32F413xx || STM32F423xx */
+#define __HAL_RCC_CRC_IS_CLK_DISABLED()       ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) == RESET)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB2_Clock_Enable_Disable AHB2 Peripheral Clock Enable Disable
+  * @brief  Enable or disable the AHB2 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#if defined(STM32F423xx)
+#define __HAL_RCC_AES_CLK_ENABLE()   do { \
+                                          __IO uint32_t tmpreg = 0x00U; \
+                                          SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_AESEN);\
+                                          /* Delay after an RCC peripheral clock enabling */ \
+                                          tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_AESEN);\
+                                          UNUSED(tmpreg); \
+                                        } while(0U)
+
+#define __HAL_RCC_AES_CLK_DISABLE()  (RCC->AHB2ENR &= ~(RCC_AHB2ENR_AESEN))
+#endif /* STM32F423xx */
+
+#define __HAL_RCC_RNG_CLK_ENABLE()    do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->AHB2ENR, RCC_AHB2ENR_RNGEN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_RNG_CLK_DISABLE()   (RCC->AHB2ENR &= ~(RCC_AHB2ENR_RNGEN))
+
+#define __HAL_RCC_USB_OTG_FS_CLK_ENABLE()  do {(RCC->AHB2ENR |= (RCC_AHB2ENR_OTGFSEN));\
+                                                __HAL_RCC_SYSCFG_CLK_ENABLE();\
+                                              }while(0U)
+
+#define __HAL_RCC_USB_OTG_FS_CLK_DISABLE() (RCC->AHB2ENR &= ~(RCC_AHB2ENR_OTGFSEN))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB2_Peripheral_Clock_Enable_Disable_Status AHB2 Peripheral Clock Enable Disable Status
+  * @brief  Get the enable or disable status of the AHB2 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#if defined(STM32F423xx)
+#define __HAL_RCC_AES_IS_CLK_ENABLED()        ((RCC->AHB2ENR & (RCC_AHB2ENR_AESEN)) != RESET)
+#define __HAL_RCC_AES_IS_CLK_DISABLED()       ((RCC->AHB2ENR & (RCC_AHB2ENR_AESEN)) == RESET)
+#endif /* STM32F423xx */
+
+#define __HAL_RCC_USB_OTG_FS_IS_CLK_ENABLED()  ((RCC->AHB2ENR & (RCC_AHB2ENR_OTGFSEN)) != RESET)
+#define __HAL_RCC_USB_OTG_FS_IS_CLK_DISABLED() ((RCC->AHB2ENR & (RCC_AHB2ENR_OTGFSEN)) == RESET)
+
+#define __HAL_RCC_RNG_IS_CLK_ENABLED()         ((RCC->AHB2ENR & (RCC_AHB2ENR_RNGEN)) != RESET)
+#define __HAL_RCC_RNG_IS_CLK_DISABLED()        ((RCC->AHB2ENR & (RCC_AHB2ENR_RNGEN)) == RESET)
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB3_Clock_Enable_Disable AHB3 Peripheral Clock Enable Disable
+  * @brief  Enables or disables the AHB3 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_FSMC_CLK_ENABLE()    do { \
+                                            __IO uint32_t tmpreg = 0x00U; \
+                                            SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FSMCEN);\
+                                            /* Delay after an RCC peripheral clock enabling */ \
+                                            tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FSMCEN);\
+                                            UNUSED(tmpreg); \
+                                          } while(0U)
+#define __HAL_RCC_QSPI_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_QSPIEN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+
+#define __HAL_RCC_FSMC_CLK_DISABLE()    (RCC->AHB3ENR &= ~(RCC_AHB3ENR_FSMCEN))
+#define __HAL_RCC_QSPI_CLK_DISABLE()    (RCC->AHB3ENR &= ~(RCC_AHB3ENR_QSPIEN))
+#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB3_Peripheral_Clock_Enable_Disable_Status AHB3 Peripheral Clock Enable Disable Status
+  * @brief  Get the enable or disable status of the AHB3 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_FSMC_IS_CLK_ENABLED()  ((RCC->AHB3ENR & (RCC_AHB3ENR_FSMCEN)) != RESET)
+#define __HAL_RCC_QSPI_IS_CLK_ENABLED()  ((RCC->AHB3ENR & (RCC_AHB3ENR_QSPIEN)) != RESET)
+
+#define __HAL_RCC_FSMC_IS_CLK_DISABLED() ((RCC->AHB3ENR & (RCC_AHB3ENR_FSMCEN)) == RESET)
+#define __HAL_RCC_QSPI_IS_CLK_DISABLED() ((RCC->AHB3ENR & (RCC_AHB3ENR_QSPIEN)) == RESET)
+#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */
+
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB1_Clock_Enable_Disable APB1 Peripheral Clock Enable Disable
+  * @brief  Enable or disable the Low Speed APB (APB1) peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_TIM6_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_TIM7_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_TIM12_CLK_ENABLE()  do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_TIM13_CLK_ENABLE()  do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_TIM14_CLK_ENABLE()  do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_LPTIM1_CLK_ENABLE()   do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB1ENR, RCC_APB1ENR_LPTIM1EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_LPTIM1EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#endif /* STM32F413xx || STM32F423xx */
+#define __HAL_RCC_RTCAPB_CLK_ENABLE()  do { \
+                                            __IO uint32_t tmpreg = 0x00U; \
+                                            SET_BIT(RCC->APB1ENR, RCC_APB1ENR_RTCAPBEN);\
+                                            /* Delay after an RCC peripheral clock enabling */ \
+                                            tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_RTCAPBEN);\
+                                            UNUSED(tmpreg); \
+                                          } while(0U)
+#define __HAL_RCC_USART3_CLK_ENABLE() do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_USART3EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_UART4_CLK_ENABLE()  do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART4EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_UART5_CLK_ENABLE()  do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART5EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#endif /* STM32F413xx || STM32F423xx */
+
+#define __HAL_RCC_FMPI2C1_CLK_ENABLE() do { \
+                                            __IO uint32_t tmpreg = 0x00U; \
+                                            SET_BIT(RCC->APB1ENR, RCC_APB1ENR_FMPI2C1EN);\
+                                            /* Delay after an RCC peripheral clock enabling */ \
+                                            tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_FMPI2C1EN);\
+                                            UNUSED(tmpreg); \
+                                          } while(0U)
+#define __HAL_RCC_CAN1_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_CAN2_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_CAN3_CLK_ENABLE()  do { \
+                                          __IO uint32_t tmpreg = 0x00U; \
+                                          SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN3EN);\
+                                          /* Delay after an RCC peripheral clock enabling */ \
+                                          tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN3EN);\
+                                          UNUSED(tmpreg); \
+                                        } while(0U)
+#endif /* STM32F413xx || STM32F423xx */
+#define __HAL_RCC_TIM2_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM2EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_TIM3_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM3EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_TIM4_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM4EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_SPI3_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_SPI3EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_I2C3_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C3EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_DAC_CLK_ENABLE()    do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_DACEN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_UART7_CLK_ENABLE()  do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART7EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART7EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_UART8_CLK_ENABLE()  do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB1ENR, RCC_APB1ENR_UART8EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_UART8EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#endif /* STM32F413xx || STM32F423xx */
+
+#define __HAL_RCC_TIM2_CLK_DISABLE()    (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM2EN))
+#define __HAL_RCC_TIM3_CLK_DISABLE()    (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM3EN))
+#define __HAL_RCC_TIM4_CLK_DISABLE()    (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM4EN))
+#define __HAL_RCC_TIM6_CLK_DISABLE()    (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM6EN))
+#define __HAL_RCC_TIM7_CLK_DISABLE()    (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM7EN))
+#define __HAL_RCC_TIM12_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM12EN))
+#define __HAL_RCC_TIM13_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM13EN))
+#define __HAL_RCC_TIM14_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_TIM14EN))
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_LPTIM1_CLK_DISABLE()  (RCC->APB1ENR &= ~(RCC_APB1ENR_LPTIM1EN))
+#endif /* STM32F413xx || STM32F423xx */
+#define __HAL_RCC_RTCAPB_CLK_DISABLE()  (RCC->APB1ENR &= ~(RCC_APB1ENR_RTCAPBEN))
+#define __HAL_RCC_SPI3_CLK_DISABLE()    (RCC->APB1ENR &= ~(RCC_APB1ENR_SPI3EN))
+#define __HAL_RCC_USART3_CLK_DISABLE()  (RCC->APB1ENR &= ~(RCC_APB1ENR_USART3EN))
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_UART4_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_UART4EN))
+#define __HAL_RCC_UART5_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_UART5EN))
+#endif /* STM32F413xx || STM32F423xx */
+#define __HAL_RCC_I2C3_CLK_DISABLE()    (RCC->APB1ENR &= ~(RCC_APB1ENR_I2C3EN))
+#define __HAL_RCC_FMPI2C1_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_FMPI2C1EN))
+#define __HAL_RCC_CAN1_CLK_DISABLE()    (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN1EN))
+#define __HAL_RCC_CAN2_CLK_DISABLE()    (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN2EN))
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_CAN3_CLK_DISABLE()    (RCC->APB1ENR &= ~(RCC_APB1ENR_CAN3EN))
+#define __HAL_RCC_DAC_CLK_DISABLE()     (RCC->APB1ENR &= ~(RCC_APB1ENR_DACEN))
+#define __HAL_RCC_UART7_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_UART7EN))
+#define __HAL_RCC_UART8_CLK_DISABLE()   (RCC->APB1ENR &= ~(RCC_APB1ENR_UART8EN))
+#endif /* STM32F413xx || STM32F423xx */
+
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB1_Peripheral_Clock_Enable_Disable_Status APB1 Peripheral Clock Enable Disable Status
+  * @brief  Get the enable or disable status of the APB1 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_TIM2_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) != RESET)
+#define __HAL_RCC_TIM3_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) != RESET)
+#define __HAL_RCC_TIM4_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) != RESET)
+#define __HAL_RCC_TIM6_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) != RESET)
+#define __HAL_RCC_TIM7_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM7EN)) != RESET)
+#define __HAL_RCC_TIM12_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM12EN)) != RESET)
+#define __HAL_RCC_TIM13_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM13EN)) != RESET)
+#define __HAL_RCC_TIM14_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) != RESET)
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_LPTIM1_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_LPTIM1EN)) != RESET)
+#endif /* STM32F413xx || STM32F423xx */
+#define __HAL_RCC_RTCAPB_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_RTCAPBEN)) != RESET)
+#define __HAL_RCC_SPI3_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) != RESET)
+#define __HAL_RCC_USART3_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) != RESET)
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_UART4_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) != RESET)
+#define __HAL_RCC_UART5_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) != RESET)
+#endif /* STM32F413xx || STM32F423xx */
+#define __HAL_RCC_I2C3_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_I2C3EN)) != RESET)
+#define __HAL_RCC_FMPI2C1_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_FMPI2C1EN)) != RESET)
+#define __HAL_RCC_CAN1_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_CAN1EN))!= RESET)
+#define __HAL_RCC_CAN2_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_CAN2EN)) != RESET)
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_CAN3_IS_CLK_ENABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_CAN3EN)) != RESET)
+#define __HAL_RCC_DAC_IS_CLK_ENABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) != RESET)
+#define __HAL_RCC_UART7_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_UART7EN)) != RESET)
+#define __HAL_RCC_UART8_IS_CLK_ENABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_UART8EN)) != RESET)
+#endif /* STM32F413xx || STM32F423xx */
+
+#define __HAL_RCC_TIM2_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM2EN)) == RESET)
+#define __HAL_RCC_TIM3_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM3EN)) == RESET)
+#define __HAL_RCC_TIM4_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM4EN)) == RESET)
+#define __HAL_RCC_TIM6_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM6EN)) == RESET)
+#define __HAL_RCC_TIM7_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_TIM7EN)) == RESET)
+#define __HAL_RCC_TIM12_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM12EN)) == RESET)
+#define __HAL_RCC_TIM13_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM13EN)) == RESET)
+#define __HAL_RCC_TIM14_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_TIM14EN)) == RESET)
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_LPTIM1_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_LPTIM1EN)) == RESET)
+#endif /* STM32F413xx || STM32F423xx */
+#define __HAL_RCC_RTCAPB_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_RTCAPBEN)) == RESET)
+#define __HAL_RCC_SPI3_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_SPI3EN)) == RESET)
+#define __HAL_RCC_USART3_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_USART3EN)) == RESET)
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_UART4_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_UART4EN)) == RESET)
+#define __HAL_RCC_UART5_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_UART5EN)) == RESET)
+#endif /* STM32F413xx || STM32F423xx */
+#define __HAL_RCC_I2C3_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_I2C3EN)) == RESET)
+#define __HAL_RCC_FMPI2C1_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_FMPI2C1EN)) == RESET)
+#define __HAL_RCC_CAN1_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_CAN1EN)) == RESET)
+#define __HAL_RCC_CAN2_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_CAN2EN)) == RESET)
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_CAN3_IS_CLK_DISABLED()   ((RCC->APB1ENR & (RCC_APB1ENR_CAN3EN)) == RESET)
+#define __HAL_RCC_DAC_IS_CLK_DISABLED()    ((RCC->APB1ENR & (RCC_APB1ENR_DACEN)) == RESET)
+#define __HAL_RCC_UART7_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_UART7EN)) == RESET)
+#define __HAL_RCC_UART8_IS_CLK_DISABLED()  ((RCC->APB1ENR & (RCC_APB1ENR_UART8EN)) == RESET)
+#endif /* STM32F413xx || STM32F423xx */
+/**
+  * @}
+  */
+/** @defgroup RCCEx_APB2_Clock_Enable_Disable APB2 Peripheral Clock Enable Disable
+  * @brief  Enable or disable the High Speed APB (APB2) peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_TIM8_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM8EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_UART9_CLK_ENABLE()   do { \
+                                            __IO uint32_t tmpreg = 0x00U; \
+                                            SET_BIT(RCC->APB2ENR, RCC_APB2ENR_UART9EN);\
+                                            /* Delay after an RCC peripheral clock enabling */ \
+                                            tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_UART9EN);\
+                                            UNUSED(tmpreg); \
+                                          } while(0U)
+#define __HAL_RCC_UART10_CLK_ENABLE()  do { \
+                                            __IO uint32_t tmpreg = 0x00U; \
+                                            SET_BIT(RCC->APB2ENR, RCC_APB2ENR_UART10EN);\
+                                            /* Delay after an RCC peripheral clock enabling */ \
+                                            tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_UART10EN);\
+                                            UNUSED(tmpreg); \
+                                          } while(0U)
+#endif /* STM32F413xx || STM32F423xx */
+#define __HAL_RCC_SDIO_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SDIOEN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_SPI4_CLK_ENABLE()     do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI4EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_EXTIT_CLK_ENABLE()  do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB2ENR, RCC_APB2ENR_EXTITEN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_EXTITEN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#define __HAL_RCC_TIM10_CLK_ENABLE()    do { \
+                                             __IO uint32_t tmpreg = 0x00U; \
+                                             SET_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);\
+                                             /* Delay after an RCC peripheral clock enabling */ \
+                                             tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_TIM10EN);\
+                                             UNUSED(tmpreg); \
+                                           } while(0U)
+#define __HAL_RCC_SPI5_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI5EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SPI5EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_SAI1_CLK_ENABLE()   do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI1EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SAI1EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#endif /* STM32F413xx || STM32F423xx */
+#define __HAL_RCC_DFSDM1_CLK_ENABLE() do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB2ENR, RCC_APB2ENR_DFSDM1EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_DFSDM1EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_DFSDM2_CLK_ENABLE() do { \
+                                           __IO uint32_t tmpreg = 0x00U; \
+                                           SET_BIT(RCC->APB2ENR, RCC_APB2ENR_DFSDM2EN);\
+                                           /* Delay after an RCC peripheral clock enabling */ \
+                                           tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_DFSDM2EN);\
+                                           UNUSED(tmpreg); \
+                                         } while(0U)
+#endif /* STM32F413xx || STM32F423xx */
+
+#define __HAL_RCC_TIM8_CLK_DISABLE()    (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM8EN))
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_UART9_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_UART9EN))
+#define __HAL_RCC_UART10_CLK_DISABLE()  (RCC->APB2ENR &= ~(RCC_APB2ENR_UART10EN))
+#endif /* STM32F413xx || STM32F423xx */
+#define __HAL_RCC_SDIO_CLK_DISABLE()    (RCC->APB2ENR &= ~(RCC_APB2ENR_SDIOEN))
+#define __HAL_RCC_SPI4_CLK_DISABLE()    (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI4EN))
+#define __HAL_RCC_EXTIT_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_EXTITEN))
+#define __HAL_RCC_TIM10_CLK_DISABLE()   (RCC->APB2ENR &= ~(RCC_APB2ENR_TIM10EN))
+#define __HAL_RCC_SPI5_CLK_DISABLE()    (RCC->APB2ENR &= ~(RCC_APB2ENR_SPI5EN))
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_SAI1_CLK_DISABLE()    (RCC->APB2ENR &= ~(RCC_APB2ENR_SAI1EN))
+#endif /* STM32F413xx || STM32F423xx */
+#define __HAL_RCC_DFSDM1_CLK_DISABLE()  (RCC->APB2ENR &= ~(RCC_APB2ENR_DFSDM1EN))
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_DFSDM2_CLK_DISABLE()  (RCC->APB2ENR &= ~(RCC_APB2ENR_DFSDM2EN))
+#endif /* STM32F413xx || STM32F423xx */
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB2_Peripheral_Clock_Enable_Disable_Status APB2 Peripheral Clock Enable Disable Status
+  * @brief  Get the enable or disable status of the APB2 peripheral clock.
+  * @note   After reset, the peripheral clock (used for registers read/write access)
+  *         is disabled and the application software has to enable this clock before
+  *         using it.
+  * @{
+  */
+#define __HAL_RCC_TIM8_IS_CLK_ENABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_TIM8EN)) != RESET)
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_UART9_IS_CLK_ENABLED()     ((RCC->APB2ENR & (RCC_APB2ENR_UART9EN)) != RESET)
+#define __HAL_RCC_UART10_IS_CLK_ENABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_UART10EN)) != RESET)
+#endif /* STM32F413xx || STM32F423xx */
+#define __HAL_RCC_SDIO_IS_CLK_ENABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_SDIOEN)) != RESET)
+#define __HAL_RCC_SPI4_IS_CLK_ENABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) != RESET)
+#define __HAL_RCC_EXTIT_IS_CLK_ENABLED()     ((RCC->APB2ENR & (RCC_APB2ENR_EXTITEN)) != RESET)
+#define __HAL_RCC_TIM10_IS_CLK_ENABLED()     ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN)) != RESET)
+#define __HAL_RCC_SPI5_IS_CLK_ENABLED()      ((RCC->APB2ENR & (RCC_APB2ENR_SPI5EN)) != RESET)
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_SAI1_IS_CLK_ENABLED()     ((RCC->APB2ENR & (RCC_APB2ENR_SAI1EN)) != RESET)
+#endif /* STM32F413xx || STM32F423xx */
+#define __HAL_RCC_DFSDM1_IS_CLK_ENABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_DFSDM1EN)) != RESET)
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_DFSDM2_IS_CLK_ENABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_DFSDM2EN)) != RESET)
+#endif /* STM32F413xx || STM32F423xx */
+
+#define __HAL_RCC_TIM8_IS_CLK_DISABLED()     ((RCC->APB2ENR & (RCC_APB2ENR_TIM8EN)) == RESET)
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_UART9_IS_CLK_DISABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_UART9EN)) == RESET)
+#define __HAL_RCC_UART10_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_UART10EN)) == RESET)
+#endif /* STM32F413xx || STM32F423xx */
+#define __HAL_RCC_SDIO_IS_CLK_DISABLED()     ((RCC->APB2ENR & (RCC_APB2ENR_SDIOEN)) == RESET)
+#define __HAL_RCC_SPI4_IS_CLK_DISABLED()     ((RCC->APB2ENR & (RCC_APB2ENR_SPI4EN)) == RESET)
+#define __HAL_RCC_EXTIT_IS_CLK_DISABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_EXTITEN)) == RESET)
+#define __HAL_RCC_TIM10_IS_CLK_DISABLED()    ((RCC->APB2ENR & (RCC_APB2ENR_TIM10EN)) == RESET)
+#define __HAL_RCC_SPI5_IS_CLK_DISABLED()     ((RCC->APB2ENR & (RCC_APB2ENR_SPI5EN)) == RESET)
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_SAI1_IS_CLK_DISABLED()     ((RCC->APB2ENR & (RCC_APB2ENR_SAI1EN)) == RESET)
+#endif /* STM32F413xx || STM32F423xx */
+#define __HAL_RCC_DFSDM1_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_DFSDM1EN)) == RESET)
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_DFSDM2_IS_CLK_DISABLED()   ((RCC->APB2ENR & (RCC_APB2ENR_DFSDM2EN)) == RESET)
+#endif /* STM32F413xx || STM32F423xx */
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB1_Force_Release_Reset AHB1 Force Release Reset
+  * @brief  Force or release AHB1 peripheral reset.
+  * @{
+  */
+#if defined (STM32F412Zx) || defined(STM32F413xx) || defined (STM32F423xx)
+#define __HAL_RCC_AHB1_FORCE_RESET()    (RCC->AHB1RSTR = 0x006010FFU)
+#endif /* STM32F412Zx ||  STM32F413xx || STM32F423xx */
+#if defined (STM32F412Cx)
+#define __HAL_RCC_AHB1_FORCE_RESET()    (RCC->AHB1RSTR = 0x00601087U)
+#endif /* STM32F412Cx */
+#if defined (STM32F412Vx)
+#define __HAL_RCC_AHB1_FORCE_RESET()    (RCC->AHB1RSTR = 0x0060109FU)
+#endif /* STM32F412Vx */
+#if defined (STM32F412Rx)
+#define __HAL_RCC_AHB1_FORCE_RESET()    (RCC->AHB1RSTR = 0x0060108FU)
+#endif /* STM32F412Rx */
+#if defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_GPIOD_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIODRST))
+#endif /* STM32F412Rx || STM32F412Vx || STM32F412Zx ||  STM32F413xx || STM32F423xx */
+#if defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_GPIOE_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOERST))
+#endif /* STM32F412Vx || STM32F412Zx ||  STM32F413xx || STM32F423xx */
+#if defined(STM32F412Zx) || defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_GPIOF_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOFRST))
+#define __HAL_RCC_GPIOG_FORCE_RESET()    (RCC->AHB1RSTR |= (RCC_AHB1RSTR_GPIOGRST))
+#endif /*  STM32F412Zx || STM32F413xx || STM32F423xx */
+#define __HAL_RCC_CRC_FORCE_RESET()      (RCC->AHB1RSTR |= (RCC_AHB1RSTR_CRCRST))
+
+#if defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_GPIOD_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIODRST))
+#endif /* STM32F412Rx || STM32F412Vx || STM32F412Zx ||  STM32F413xx || STM32F423xx */
+#if defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_GPIOE_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOERST))
+#endif /* STM32F412Vx || STM32F412Zx ||  STM32F413xx || STM32F423xx */
+#if defined(STM32F412Zx) || defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_GPIOF_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOFRST))
+#define __HAL_RCC_GPIOG_RELEASE_RESET()  (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_GPIOGRST))
+#endif /*  STM32F412Zx || STM32F413xx || STM32F423xx */
+#define __HAL_RCC_CRC_RELEASE_RESET()    (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_CRCRST))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB2_Force_Release_Reset AHB2 Force Release Reset
+  * @brief  Force or release AHB2 peripheral reset.
+  * @{
+  */
+#if defined(STM32F423xx)
+#define __HAL_RCC_AHB2_FORCE_RESET()   (RCC->AHB2RSTR = 0x000000D0U)
+#define __HAL_RCC_AES_FORCE_RESET()    (RCC->AHB2RSTR |= (RCC_AHB2RSTR_AESRST))
+#define __HAL_RCC_AES_RELEASE_RESET()  (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_AESRST))
+#else
+#define __HAL_RCC_AHB2_FORCE_RESET()   (RCC->AHB2RSTR = 0x000000C0U)
+#endif /* STM32F423xx */
+#define __HAL_RCC_AHB2_RELEASE_RESET() (RCC->AHB2RSTR = 0x00U)
+
+#define __HAL_RCC_USB_OTG_FS_FORCE_RESET()   (RCC->AHB2RSTR |= (RCC_AHB2RSTR_OTGFSRST))
+#define __HAL_RCC_USB_OTG_FS_RELEASE_RESET() (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_OTGFSRST))
+
+#define __HAL_RCC_RNG_FORCE_RESET()    (RCC->AHB2RSTR |= (RCC_AHB2RSTR_RNGRST))
+#define __HAL_RCC_RNG_RELEASE_RESET()  (RCC->AHB2RSTR &= ~(RCC_AHB2RSTR_RNGRST))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB3_Force_Release_Reset AHB3 Force Release Reset
+  * @brief  Force or release AHB3 peripheral reset.
+  * @{
+  */
+#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_AHB3_FORCE_RESET()   (RCC->AHB3RSTR = 0x00000003U)
+#define __HAL_RCC_AHB3_RELEASE_RESET() (RCC->AHB3RSTR = 0x00U)
+
+#define __HAL_RCC_FSMC_FORCE_RESET()    (RCC->AHB3RSTR |= (RCC_AHB3RSTR_FSMCRST))
+#define __HAL_RCC_QSPI_FORCE_RESET()   (RCC->AHB3RSTR |= (RCC_AHB3RSTR_QSPIRST))
+
+#define __HAL_RCC_FSMC_RELEASE_RESET()    (RCC->AHB3RSTR &= ~(RCC_AHB3RSTR_FSMCRST))
+#define __HAL_RCC_QSPI_RELEASE_RESET()   (RCC->AHB3RSTR &= ~(RCC_AHB3RSTR_QSPIRST))
+#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */
+#if defined(STM32F412Cx)
+#define __HAL_RCC_AHB3_FORCE_RESET()
+#define __HAL_RCC_AHB3_RELEASE_RESET()
+
+#define __HAL_RCC_FSMC_FORCE_RESET()
+#define __HAL_RCC_QSPI_FORCE_RESET()
+
+#define __HAL_RCC_FSMC_RELEASE_RESET()
+#define __HAL_RCC_QSPI_RELEASE_RESET()
+#endif /* STM32F412Cx */
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB1_Force_Release_Reset APB1 Force Release Reset
+  * @brief  Force or release APB1 peripheral reset.
+  * @{
+  */
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_APB1_FORCE_RESET()     (RCC->APB1RSTR = 0xFFFECBFFU)
+#endif /* STM32F413xx || STM32F423xx */
+#if defined (STM32F412Zx) || defined (STM32F412Vx) || defined (STM32F412Rx) || defined (STM32F412Cx)
+#define __HAL_RCC_APB1_FORCE_RESET()     (RCC->APB1RSTR = 0x17E6C9FFU)
+#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */
+#define __HAL_RCC_TIM2_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM2RST))
+#define __HAL_RCC_TIM3_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM3RST))
+#define __HAL_RCC_TIM4_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM4RST))
+#define __HAL_RCC_TIM6_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM6RST))
+#define __HAL_RCC_TIM7_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM7RST))
+#define __HAL_RCC_TIM12_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM12RST))
+#define __HAL_RCC_TIM13_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM13RST))
+#define __HAL_RCC_TIM14_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_TIM14RST))
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_LPTIM1_FORCE_RESET()   (RCC->APB1RSTR |= (RCC_APB1RSTR_LPTIM1RST))
+#endif /* STM32F413xx || STM32F423xx */
+#define __HAL_RCC_SPI3_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_SPI3RST))
+#define __HAL_RCC_USART3_FORCE_RESET()   (RCC->APB1RSTR |= (RCC_APB1RSTR_USART3RST))
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_UART4_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_UART4RST))
+#define __HAL_RCC_UART5_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_UART5RST))
+#endif /* STM32F413xx || STM32F423xx */
+#define __HAL_RCC_I2C3_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C3RST))
+#define __HAL_RCC_FMPI2C1_FORCE_RESET()  (RCC->APB1RSTR |= (RCC_APB1RSTR_FMPI2C1RST))
+#define __HAL_RCC_CAN1_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN1RST))
+#define __HAL_RCC_CAN2_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN2RST))
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_CAN3_FORCE_RESET()     (RCC->APB1RSTR |= (RCC_APB1RSTR_CAN3RST))
+#define __HAL_RCC_DAC_FORCE_RESET()      (RCC->APB1RSTR |= (RCC_APB1RSTR_DACRST))
+#define __HAL_RCC_UART7_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_UART7RST))
+#define __HAL_RCC_UART8_FORCE_RESET()    (RCC->APB1RSTR |= (RCC_APB1RSTR_UART8RST))
+#endif /* STM32F413xx || STM32F423xx */
+
+#define __HAL_RCC_TIM2_RELEASE_RESET()    (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM2RST))
+#define __HAL_RCC_TIM3_RELEASE_RESET()    (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM3RST))
+#define __HAL_RCC_TIM4_RELEASE_RESET()    (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM4RST))
+#define __HAL_RCC_TIM6_RELEASE_RESET()    (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM6RST))
+#define __HAL_RCC_TIM7_RELEASE_RESET()    (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM7RST))
+#define __HAL_RCC_TIM12_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM12RST))
+#define __HAL_RCC_TIM13_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM13RST))
+#define __HAL_RCC_TIM14_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_TIM14RST))
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_LPTIM1_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_LPTIM1RST))
+#endif /* STM32F413xx || STM32F423xx */
+#define __HAL_RCC_SPI3_RELEASE_RESET()    (RCC->APB1RSTR &= ~(RCC_APB1RSTR_SPI3RST))
+#define __HAL_RCC_USART3_RELEASE_RESET()  (RCC->APB1RSTR &= ~(RCC_APB1RSTR_USART3RST))
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_UART4_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART4RST))
+#define __HAL_RCC_UART5_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART5RST))
+#endif /* STM32F413xx || STM32F423xx */
+#define __HAL_RCC_I2C3_RELEASE_RESET()    (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C3RST))
+#define __HAL_RCC_FMPI2C1_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_FMPI2C1RST))
+#define __HAL_RCC_CAN1_RELEASE_RESET()    (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN1RST))
+#define __HAL_RCC_CAN2_RELEASE_RESET()    (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN2RST))
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_CAN3_RELEASE_RESET()    (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN3RST))
+#define __HAL_RCC_DAC_RELEASE_RESET()     (RCC->APB1RSTR &= ~(RCC_APB1RSTR_DACRST))
+#define __HAL_RCC_UART7_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART7RST))
+#define __HAL_RCC_UART8_RELEASE_RESET()   (RCC->APB1RSTR &= ~(RCC_APB1RSTR_UART8RST))
+#endif /* STM32F413xx || STM32F423xx */
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB2_Force_Release_Reset APB2 Force Release Reset
+  * @brief  Force or release APB2 peripheral reset.
+  * @{
+  */
+#if defined(STM32F413xx)|| defined(STM32F423xx)
+#define __HAL_RCC_APB2_FORCE_RESET()     (RCC->APB2RSTR = 0x035779F3U)
+#endif /* STM32F413xx || STM32F423xx */
+#if defined (STM32F412Zx) || defined (STM32F412Vx) || defined (STM32F412Rx) || defined (STM32F412Cx)
+#define __HAL_RCC_APB2_FORCE_RESET()     (RCC->APB2RSTR = 0x01177933U)
+#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */
+#define __HAL_RCC_TIM8_FORCE_RESET()     (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM8RST))
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_UART9_FORCE_RESET()    (RCC->APB2RSTR |= (RCC_APB2RSTR_UART9RST))
+#define __HAL_RCC_UART10_FORCE_RESET()   (RCC->APB2RSTR |= (RCC_APB2RSTR_UART10RST))
+#endif /* STM32F413xx || STM32F423xx */
+#define __HAL_RCC_SDIO_FORCE_RESET()     (RCC->APB2RSTR |= (RCC_APB2RSTR_SDIORST))
+#define __HAL_RCC_SPI4_FORCE_RESET()     (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI4RST))
+#define __HAL_RCC_TIM10_FORCE_RESET()    (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM10RST))
+#define __HAL_RCC_SPI5_FORCE_RESET()     (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI5RST))
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_SAI1_FORCE_RESET()     (RCC->APB2RSTR |= (RCC_APB2RSTR_SAI1RST))
+#endif /* STM32F413xx || STM32F423xx */
+#define __HAL_RCC_DFSDM1_FORCE_RESET()   (RCC->APB2RSTR |= (RCC_APB2RSTR_DFSDM1RST))
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_DFSDM2_FORCE_RESET()   (RCC->APB2RSTR |= (RCC_APB2RSTR_DFSDM2RST))
+#endif /* STM32F413xx || STM32F423xx */
+
+#define __HAL_RCC_TIM8_RELEASE_RESET()   (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM8RST))
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_UART9_RELEASE_RESET()  (RCC->APB2RSTR &= ~(RCC_APB2RSTR_UART9RST))
+#define __HAL_RCC_UART10_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_UART10RST))
+#endif /* STM32F413xx || STM32F423xx */
+#define __HAL_RCC_SDIO_RELEASE_RESET()   (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SDIORST))
+#define __HAL_RCC_SPI4_RELEASE_RESET()   (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI4RST))
+#define __HAL_RCC_TIM10_RELEASE_RESET()  (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM10RST))
+#define __HAL_RCC_SPI5_RELEASE_RESET()   (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI5RST))
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_SAI1_RELEASE_RESET()   (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SAI1RST))
+#endif /* STM32F413xx || STM32F423xx */
+#define __HAL_RCC_DFSDM1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_DFSDM1RST))
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_DFSDM2_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_DFSDM2RST))
+#endif /* STM32F413xx || STM32F423xx */
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB1_LowPower_Enable_Disable AHB1 Peripheral Low Power Enable Disable
+  * @brief  Enable or disable the AHB1 peripheral clock during Low Power (Sleep) mode.
+  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
+  *         power consumption.
+  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
+  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
+  * @{
+  */
+#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIODLPEN))
+#define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOELPEN))
+#define __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOFLPEN))
+#define __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOGLPEN))
+#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE()        (RCC->AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN))
+#define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN))
+#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN))
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE()      (RCC->AHB1LPENR |= (RCC_AHB1LPENR_SRAM2LPEN))
+#endif /* STM32F413xx || STM32F423xx */
+
+#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIODLPEN))
+#define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOELPEN))
+#define __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOFLPEN))
+#define __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOGLPEN))
+#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE()       (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_CRCLPEN))
+#define __HAL_RCC_FLITF_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_FLITFLPEN))
+#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_SRAM1LPEN))
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE()     (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_SRAM2LPEN))
+#endif /* STM32F413xx || STM32F423xx */
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB2_LowPower_Enable_Disable AHB2 Peripheral Low Power Enable Disable
+  * @brief  Enable or disable the AHB2 peripheral clock during Low Power (Sleep) mode.
+  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
+  *         power consumption.
+  * @note   After wake-up from SLEEP mode, the peripheral clock is enabled again.
+  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
+  * @{
+  */
+#if defined(STM32F423xx)
+#define __HAL_RCC_AES_CLK_SLEEP_ENABLE()      (RCC->AHB2LPENR |= (RCC_AHB2LPENR_AESLPEN))
+#define __HAL_RCC_AES_CLK_SLEEP_DISABLE()     (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_AESLPEN))
+#endif /* STM32F423xx */
+
+#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE()  (RCC->AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN))
+#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE()   (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_OTGFSLPEN))
+
+#define __HAL_RCC_RNG_CLK_SLEEP_ENABLE()   (RCC->AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN))
+#define __HAL_RCC_RNG_CLK_SLEEP_DISABLE()  (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_RNGLPEN))
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_AHB3_LowPower_Enable_Disable AHB3 Peripheral Low Power Enable Disable
+  * @brief  Enable or disable the AHB3 peripheral clock during Low Power (Sleep) mode.
+  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
+  *         power consumption.
+  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
+  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
+  * @{
+  */
+#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_FSMC_CLK_SLEEP_ENABLE()   (RCC->AHB3LPENR |= (RCC_AHB3LPENR_FSMCLPEN))
+#define __HAL_RCC_QSPI_CLK_SLEEP_ENABLE()  (RCC->AHB3LPENR |= (RCC_AHB3LPENR_QSPILPEN))
+
+#define __HAL_RCC_FSMC_CLK_SLEEP_DISABLE()   (RCC->AHB3LPENR &= ~(RCC_AHB3LPENR_FSMCLPEN))
+#define __HAL_RCC_QSPI_CLK_SLEEP_DISABLE()  (RCC->AHB3LPENR &= ~(RCC_AHB3LPENR_QSPILPEN))
+#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */
+
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB1_LowPower_Enable_Disable APB1 Peripheral Low Power Enable Disable
+  * @brief  Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode.
+  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
+  *         power consumption.
+  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
+  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
+  * @{
+  */
+#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN))
+#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN))
+#define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN))
+#define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM6LPEN))
+#define __HAL_RCC_TIM7_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM7LPEN))
+#define __HAL_RCC_TIM12_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM12LPEN))
+#define __HAL_RCC_TIM13_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM13LPEN))
+#define __HAL_RCC_TIM14_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM14LPEN))
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_LPTIM1LPEN))
+#endif /* STM32F413xx || STM32F423xx */
+#define __HAL_RCC_RTCAPB_CLK_SLEEP_ENABLE()  (RCC->APB1LPENR |= (RCC_APB1LPENR_RTCAPBLPEN))
+#define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_SPI3LPEN))
+#define __HAL_RCC_USART3_CLK_SLEEP_ENABLE()  (RCC->APB1LPENR |= (RCC_APB1LPENR_USART3LPEN))
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_UART4_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_UART4LPEN))
+#define __HAL_RCC_UART5_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_UART5LPEN))
+#endif /* STM32F413xx || STM32F423xx */
+#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C3LPEN))
+#define __HAL_RCC_FMPI2C1_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_FMPI2C1LPEN))
+#define __HAL_RCC_CAN1_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_CAN1LPEN))
+#define __HAL_RCC_CAN2_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_CAN2LPEN))
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_CAN3_CLK_SLEEP_ENABLE()    (RCC->APB1LPENR |= (RCC_APB1LPENR_CAN3LPEN))
+#define __HAL_RCC_DAC_CLK_SLEEP_ENABLE()     (RCC->APB1LPENR |= (RCC_APB1LPENR_DACLPEN))
+#define __HAL_RCC_UART7_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_UART7LPEN))
+#define __HAL_RCC_UART8_CLK_SLEEP_ENABLE()   (RCC->APB1LPENR |= (RCC_APB1LPENR_UART8LPEN))
+#endif /* STM32F413xx || STM32F423xx */
+
+#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM2LPEN))
+#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM3LPEN))
+#define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM4LPEN))
+#define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM6LPEN))
+#define __HAL_RCC_TIM7_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM7LPEN))
+#define __HAL_RCC_TIM12_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM12LPEN))
+#define __HAL_RCC_TIM13_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM13LPEN))
+#define __HAL_RCC_TIM14_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM14LPEN))
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_LPTIM1LPEN))
+#endif /* STM32F413xx || STM32F423xx */
+#define __HAL_RCC_RTCAPB_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_RTCAPBLPEN))
+#define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_SPI3LPEN))
+#define __HAL_RCC_USART3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_USART3LPEN))
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_UART4_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART4LPEN))
+#define __HAL_RCC_UART5_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART5LPEN))
+#endif /* STM32F413xx || STM32F423xx */
+#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C3LPEN))
+#define __HAL_RCC_FMPI2C1_CLK_SLEEP_DISABLE()(RCC->APB1LPENR &= ~(RCC_APB1LPENR_FMPI2C1LPEN))
+#define __HAL_RCC_CAN1_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CAN1LPEN))
+#define __HAL_RCC_CAN2_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CAN2LPEN))
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_CAN3_CLK_SLEEP_DISABLE()   (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CAN3LPEN))
+#define __HAL_RCC_DAC_CLK_SLEEP_DISABLE()    (RCC->APB1LPENR &= ~(RCC_APB1LPENR_DACLPEN))
+#define __HAL_RCC_UART7_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART7LPEN))
+#define __HAL_RCC_UART8_CLK_SLEEP_DISABLE()  (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART8LPEN))
+#endif /* STM32F413xx || STM32F423xx */
+/**
+  * @}
+  */
+
+/** @defgroup RCCEx_APB2_LowPower_Enable_Disable APB2 Peripheral Low Power Enable Disable
+  * @brief  Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode.
+  * @note   Peripheral clock gating in SLEEP mode can be used to further reduce
+  *         power consumption.
+  * @note   After wakeup from SLEEP mode, the peripheral clock is enabled again.
+  * @note   By default, all peripheral clocks are enabled during SLEEP mode.
+  * @{
+  */
+#define __HAL_RCC_TIM8_CLK_SLEEP_ENABLE()    (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM8LPEN))
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_UART9_CLK_SLEEP_ENABLE()   (RCC->APB2LPENR |= (RCC_APB2LPENR_UART9LPEN))
+#define __HAL_RCC_UART10_CLK_SLEEP_ENABLE()  (RCC->APB2LPENR |= (RCC_APB2LPENR_UART10LPEN))
+#endif /* STM32F413xx || STM32F423xx */
+#define __HAL_RCC_SDIO_CLK_SLEEP_ENABLE()    (RCC->APB2LPENR |= (RCC_APB2LPENR_SDIOLPEN))
+#define __HAL_RCC_SPI4_CLK_SLEEP_ENABLE()    (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI4LPEN))
+#define __HAL_RCC_EXTIT_CLK_SLEEP_ENABLE()   (RCC->APB2LPENR |= (RCC_APB2LPENR_EXTITLPEN))
+#define __HAL_RCC_TIM10_CLK_SLEEP_ENABLE()   (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN))
+#define __HAL_RCC_SPI5_CLK_SLEEP_ENABLE()    (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI5LPEN))
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_SAI1_CLK_SLEEP_ENABLE()    (RCC->APB2LPENR |= (RCC_APB2LPENR_SAI1LPEN))
+#endif /* STM32F413xx || STM32F423xx */
+#define __HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE()  (RCC->APB2LPENR |= (RCC_APB2LPENR_DFSDM1LPEN))
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_DFSDM2_CLK_SLEEP_ENABLE()  (RCC->APB2LPENR |= (RCC_APB2LPENR_DFSDM2LPEN))
+#endif /* STM32F413xx || STM32F423xx */
+
+#define __HAL_RCC_TIM8_CLK_SLEEP_DISABLE()    (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM8LPEN))
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_UART9_CLK_SLEEP_DISABLE()   (RCC->APB2LPENR &= ~(RCC_APB2LPENR_UART9LPEN))
+#define __HAL_RCC_UART10_CLK_SLEEP_DISABLE()  (RCC->APB2LPENR &= ~(RCC_APB2LPENR_UART10LPEN))
+#endif /* STM32F413xx || STM32F423xx */
+#define __HAL_RCC_SDIO_CLK_SLEEP_DISABLE()    (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SDIOLPEN))
+#define __HAL_RCC_SPI4_CLK_SLEEP_DISABLE()    (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI4LPEN))
+#define __HAL_RCC_EXTIT_CLK_SLEEP_DISABLE()   (RCC->APB2LPENR &= ~(RCC_APB2LPENR_EXTITLPEN))
+#define __HAL_RCC_TIM10_CLK_SLEEP_DISABLE()   (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM10LPEN))
+#define __HAL_RCC_SPI5_CLK_SLEEP_DISABLE()    (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI5LPEN))
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_SAI1_CLK_SLEEP_DISABLE()    (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SAI1LPEN))
+#endif /* STM32F413xx || STM32F423xx */
+#define __HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE()  (RCC->APB2LPENR &= ~(RCC_APB2LPENR_DFSDM1LPEN))
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define __HAL_RCC_DFSDM2_CLK_SLEEP_DISABLE()  (RCC->APB2LPENR &= ~(RCC_APB2LPENR_DFSDM2LPEN))
+#endif /* STM32F413xx || STM32F423xx */
+/**
+  * @}
+  */
+#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
+/*----------------------------------------------------------------------------*/
+
+/*------------------------------- PLL Configuration --------------------------*/
+#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F446xx) ||\
+    defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \
+    defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
+/** @brief  Macro to configure the main PLL clock source, multiplication and division factors.
+  * @note   This function must be used only when the main PLL is disabled.
+  * @param  __RCC_PLLSource__ specifies the PLL entry clock source.
+  *         This parameter can be one of the following values:
+  *            @arg RCC_PLLSOURCE_HSI: HSI oscillator clock selected as PLL clock entry
+  *            @arg RCC_PLLSOURCE_HSE: HSE oscillator clock selected as PLL clock entry
+  * @note   This clock source (RCC_PLLSource) is common for the main PLL and PLLI2S.
+  * @param  __PLLM__ specifies the division factor for PLL VCO input clock
+  *         This parameter must be a number between Min_Data = 2 and Max_Data = 63.
+  * @note   You have to set the PLLM parameter correctly to ensure that the VCO input
+  *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
+  *         of 2 MHz to limit PLL jitter.
+  * @param  __PLLN__ specifies the multiplication factor for PLL VCO output clock
+  *         This parameter must be a number between Min_Data = 50 and Max_Data = 432.
+  * @note   You have to set the PLLN parameter correctly to ensure that the VCO
+  *         output frequency is between 100 and 432 MHz.
+  *
+  * @param  __PLLP__ specifies the division factor for main system clock (SYSCLK)
+  *         This parameter must be a number in the range {2, 4, 6, or 8}.
+  *
+  * @param  __PLLQ__ specifies the division factor for OTG FS, SDIO and RNG clocks
+  *         This parameter must be a number between Min_Data = 2 and Max_Data = 15.
+  * @note   If the USB OTG FS is used in your application, you have to set the
+  *         PLLQ parameter correctly to have 48 MHz clock for the USB. However,
+  *         the SDIO and RNG need a frequency lower than or equal to 48 MHz to work
+  *         correctly.
+  *
+  * @param  __PLLR__ PLL division factor for I2S, SAI, SYSTEM, SPDIFRX clocks.
+  *         This parameter must be a number between Min_Data = 2 and Max_Data = 7.
+  * @note   This parameter is only available in STM32F446xx/STM32F469xx/STM32F479xx/
+            STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx/STM32F413xx/STM32F423xx devices.
+  *
+  */
+#define __HAL_RCC_PLL_CONFIG(__RCC_PLLSource__, __PLLM__, __PLLN__, __PLLP__, __PLLQ__,__PLLR__)  \
+  (RCC->PLLCFGR = ((__RCC_PLLSource__) | (__PLLM__)                   | \
+                   ((__PLLN__) << RCC_PLLCFGR_PLLN_Pos)                      | \
+                   ((((__PLLP__) >> 1U) -1U) << RCC_PLLCFGR_PLLP_Pos)          | \
+                   ((__PLLQ__) << RCC_PLLCFGR_PLLQ_Pos)                      | \
+                   ((__PLLR__) << RCC_PLLCFGR_PLLR_Pos)))
+#else
+/** @brief  Macro to configure the main PLL clock source, multiplication and division factors.
+  * @note   This function must be used only when the main PLL is disabled.
+  * @param  __RCC_PLLSource__ specifies the PLL entry clock source.
+  *         This parameter can be one of the following values:
+  *            @arg RCC_PLLSOURCE_HSI: HSI oscillator clock selected as PLL clock entry
+  *            @arg RCC_PLLSOURCE_HSE: HSE oscillator clock selected as PLL clock entry
+  * @note   This clock source (RCC_PLLSource) is common for the main PLL and PLLI2S.
+  * @param  __PLLM__ specifies the division factor for PLL VCO input clock
+  *         This parameter must be a number between Min_Data = 2 and Max_Data = 63.
+  * @note   You have to set the PLLM parameter correctly to ensure that the VCO input
+  *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
+  *         of 2 MHz to limit PLL jitter.
+  * @param  __PLLN__ specifies the multiplication factor for PLL VCO output clock
+  *         This parameter must be a number between Min_Data = 50 and Max_Data = 432
+  *         Except for STM32F411xE devices where Min_Data = 192.
+  * @note   You have to set the PLLN parameter correctly to ensure that the VCO
+  *         output frequency is between 100 and 432 MHz, Except for STM32F411xE devices
+  *         where frequency is between 192 and 432 MHz.
+  * @param  __PLLP__ specifies the division factor for main system clock (SYSCLK)
+  *         This parameter must be a number in the range {2, 4, 6, or 8}.
+  *
+  * @param  __PLLQ__ specifies the division factor for OTG FS, SDIO and RNG clocks
+  *         This parameter must be a number between Min_Data = 2 and Max_Data = 15.
+  * @note   If the USB OTG FS is used in your application, you have to set the
+  *         PLLQ parameter correctly to have 48 MHz clock for the USB. However,
+  *         the SDIO and RNG need a frequency lower than or equal to 48 MHz to work
+  *         correctly.
+  *
+  */
+#define __HAL_RCC_PLL_CONFIG(__RCC_PLLSource__, __PLLM__, __PLLN__, __PLLP__, __PLLQ__)     \
+  (RCC->PLLCFGR = (0x20000000U | (__RCC_PLLSource__) | (__PLLM__)| \
+                   ((__PLLN__) << RCC_PLLCFGR_PLLN_Pos)                | \
+                   ((((__PLLP__) >> 1U) -1U) << RCC_PLLCFGR_PLLP_Pos)    | \
+                   ((__PLLQ__) << RCC_PLLCFGR_PLLQ_Pos)))
+#endif /* STM32F410xx || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */
+/*----------------------------------------------------------------------------*/
+
+/*----------------------------PLLI2S Configuration ---------------------------*/
+#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || \
+    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \
+    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || \
+    defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \
+    defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
+
+/** @brief Macros to enable or disable the PLLI2S.
+  * @note  The PLLI2S is disabled by hardware when entering STOP and STANDBY modes.
+  */
+#define __HAL_RCC_PLLI2S_ENABLE() (*(__IO uint32_t *) RCC_CR_PLLI2SON_BB = ENABLE)
+#define __HAL_RCC_PLLI2S_DISABLE() (*(__IO uint32_t *) RCC_CR_PLLI2SON_BB = DISABLE)
+
+#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx ||
+          STM32F401xC || STM32F401xE || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx || 
+          STM32F412Rx || STM32F412Cx */
+#if defined(STM32F446xx)
+/** @brief  Macro to configure the PLLI2S clock multiplication and division factors .
+  * @note   This macro must be used only when the PLLI2S is disabled.
+  * @note   PLLI2S clock source is common with the main PLL (configured in
+  *         HAL_RCC_ClockConfig() API).
+  * @param  __PLLI2SM__ specifies the division factor for PLLI2S VCO input clock
+  *         This parameter must be a number between Min_Data = 2 and Max_Data = 63.
+  * @note   You have to set the PLLI2SM parameter correctly to ensure that the VCO input
+  *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
+  *         of 1 MHz to limit PLLI2S jitter.
+  *
+  * @param  __PLLI2SN__ specifies the multiplication factor for PLLI2S VCO output clock
+  *         This parameter must be a number between Min_Data = 50 and Max_Data = 432.
+  * @note   You have to set the PLLI2SN parameter correctly to ensure that the VCO
+  *         output frequency is between Min_Data = 100 and Max_Data = 432 MHz.
+  *
+  * @param  __PLLI2SP__ specifies division factor for SPDIFRX Clock.
+  *         This parameter must be a number in the range {2, 4, 6, or 8}.
+  * @note   the PLLI2SP parameter is only available with STM32F446xx Devices
+  *
+  * @param  __PLLI2SR__ specifies the division factor for I2S clock
+  *         This parameter must be a number between Min_Data = 2 and Max_Data = 7.
+  * @note   You have to set the PLLI2SR parameter correctly to not exceed 192 MHz
+  *         on the I2S clock frequency.
+  *
+  * @param  __PLLI2SQ__ specifies the division factor for SAI clock
+  *         This parameter must be a number between Min_Data = 2 and Max_Data = 15.
+  */
+#define __HAL_RCC_PLLI2S_CONFIG(__PLLI2SM__, __PLLI2SN__, __PLLI2SP__, __PLLI2SQ__, __PLLI2SR__)    \
+  (RCC->PLLI2SCFGR = ((__PLLI2SM__)                                   |\
+                      ((__PLLI2SN__) << RCC_PLLI2SCFGR_PLLI2SN_Pos)             |\
+                      ((((__PLLI2SP__) >> 1U) -1U) << RCC_PLLI2SCFGR_PLLI2SP_Pos) |\
+                      ((__PLLI2SQ__) << RCC_PLLI2SCFGR_PLLI2SQ_Pos)             |\
+                      ((__PLLI2SR__) << RCC_PLLI2SCFGR_PLLI2SR_Pos)))
+#elif defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) ||\
+      defined(STM32F413xx) || defined(STM32F423xx)
+/** @brief  Macro to configure the PLLI2S clock multiplication and division factors .
+  * @note   This macro must be used only when the PLLI2S is disabled.
+  * @note   PLLI2S clock source is common with the main PLL (configured in
+  *         HAL_RCC_ClockConfig() API).
+  * @param  __PLLI2SM__ specifies the division factor for PLLI2S VCO input clock
+  *         This parameter must be a number between Min_Data = 2 and Max_Data = 63.
+  * @note   You have to set the PLLI2SM parameter correctly to ensure that the VCO input
+  *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
+  *         of 1 MHz to limit PLLI2S jitter.
+  *
+  * @param  __PLLI2SN__ specifies the multiplication factor for PLLI2S VCO output clock
+  *         This parameter must be a number between Min_Data = 50 and Max_Data = 432.
+  * @note   You have to set the PLLI2SN parameter correctly to ensure that the VCO
+  *         output frequency is between Min_Data = 100 and Max_Data = 432 MHz.
+  *
+  * @param  __PLLI2SR__ specifies the division factor for I2S clock
+  *         This parameter must be a number between Min_Data = 2 and Max_Data = 7.
+  * @note   You have to set the PLLI2SR parameter correctly to not exceed 192 MHz
+  *         on the I2S clock frequency.
+  *
+  * @param  __PLLI2SQ__ specifies the division factor for SAI clock
+  *         This parameter must be a number between Min_Data = 2 and Max_Data = 15.
+  */
+#define __HAL_RCC_PLLI2S_CONFIG(__PLLI2SM__, __PLLI2SN__, __PLLI2SQ__, __PLLI2SR__)    \
+  (RCC->PLLI2SCFGR = ((__PLLI2SM__)                                   |\
+                      ((__PLLI2SN__) << RCC_PLLI2SCFGR_PLLI2SN_Pos)             |\
+                      ((__PLLI2SQ__) << RCC_PLLI2SCFGR_PLLI2SQ_Pos)             |\
+                      ((__PLLI2SR__) << RCC_PLLI2SCFGR_PLLI2SR_Pos)))
+#else
+/** @brief  Macro to configure the PLLI2S clock multiplication and division factors .
+  * @note   This macro must be used only when the PLLI2S is disabled.
+  * @note   PLLI2S clock source is common with the main PLL (configured in
+  *         HAL_RCC_ClockConfig() API).
+  * @param  __PLLI2SN__ specifies the multiplication factor for PLLI2S VCO output clock
+  *         This parameter must be a number between Min_Data = 50 and Max_Data = 432.
+  * @note   You have to set the PLLI2SN parameter correctly to ensure that the VCO
+  *         output frequency is between Min_Data = 100 and Max_Data = 432 MHz.
+  *
+  * @param  __PLLI2SR__ specifies the division factor for I2S clock
+  *         This parameter must be a number between Min_Data = 2 and Max_Data = 7.
+  * @note   You have to set the PLLI2SR parameter correctly to not exceed 192 MHz
+  *         on the I2S clock frequency.
+  *
+  */
+#define __HAL_RCC_PLLI2S_CONFIG(__PLLI2SN__, __PLLI2SR__)                                                    \
+  (RCC->PLLI2SCFGR = (((__PLLI2SN__) << RCC_PLLI2SCFGR_PLLI2SN_Pos)  |\
+                      ((__PLLI2SR__) << RCC_PLLI2SCFGR_PLLI2SR_Pos)))
+#endif /* STM32F446xx */
+
+#if defined(STM32F411xE)
+/** @brief  Macro to configure the PLLI2S clock multiplication and division factors .
+  * @note   This macro must be used only when the PLLI2S is disabled.
+  * @note   This macro must be used only when the PLLI2S is disabled.
+  * @note   PLLI2S clock source is common with the main PLL (configured in
+  *         HAL_RCC_ClockConfig() API).
+  * @param  __PLLI2SM__ specifies the division factor for PLLI2S VCO input clock
+  *         This parameter must be a number between Min_Data = 2 and Max_Data = 63.
+  * @note   The PLLI2SM parameter is only used with STM32F411xE/STM32F410xx Devices
+  * @note   You have to set the PLLI2SM parameter correctly to ensure that the VCO input
+  *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
+  *         of 2 MHz to limit PLLI2S jitter.
+  * @param  __PLLI2SN__ specifies the multiplication factor for PLLI2S VCO output clock
+  *         This parameter must be a number between Min_Data = 192 and Max_Data = 432.
+  * @note   You have to set the PLLI2SN parameter correctly to ensure that the VCO
+  *         output frequency is between Min_Data = 192 and Max_Data = 432 MHz.
+  * @param  __PLLI2SR__ specifies the division factor for I2S clock
+  *         This parameter must be a number between Min_Data = 2 and Max_Data = 7.
+  * @note   You have to set the PLLI2SR parameter correctly to not exceed 192 MHz
+  *         on the I2S clock frequency.
+  */
+#define __HAL_RCC_PLLI2S_I2SCLK_CONFIG(__PLLI2SM__, __PLLI2SN__, __PLLI2SR__) (RCC->PLLI2SCFGR = ((__PLLI2SM__)                                                       |\
+                                                                               ((__PLLI2SN__) << RCC_PLLI2SCFGR_PLLI2SN_Pos)             |\
+                                                                               ((__PLLI2SR__) << RCC_PLLI2SCFGR_PLLI2SR_Pos)))
+#endif /* STM32F411xE */
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
+/** @brief  Macro used by the SAI HAL driver to configure the PLLI2S clock multiplication and division factors.
+  * @note   This macro must be used only when the PLLI2S is disabled.
+  * @note   PLLI2S clock source is common with the main PLL (configured in
+  *         HAL_RCC_ClockConfig() API)
+  * @param  __PLLI2SN__ specifies the multiplication factor for PLLI2S VCO output clock.
+  *         This parameter must be a number between Min_Data = 50 and Max_Data = 432.
+  * @note   You have to set the PLLI2SN parameter correctly to ensure that the VCO
+  *         output frequency is between Min_Data = 100 and Max_Data = 432 MHz.
+  * @param  __PLLI2SQ__ specifies the division factor for SAI1 clock.
+  *         This parameter must be a number between Min_Data = 2 and Max_Data = 15.
+  * @note   the PLLI2SQ parameter is only available with STM32F427xx/437xx/429xx/439xx/469xx/479xx
+  *         Devices and can be configured using the __HAL_RCC_PLLI2S_PLLSAICLK_CONFIG() macro
+  * @param  __PLLI2SR__ specifies the division factor for I2S clock
+  *         This parameter must be a number between Min_Data = 2 and Max_Data = 7.
+  * @note   You have to set the PLLI2SR parameter correctly to not exceed 192 MHz
+  *         on the I2S clock frequency.
+  */
+#define __HAL_RCC_PLLI2S_SAICLK_CONFIG(__PLLI2SN__, __PLLI2SQ__, __PLLI2SR__) (RCC->PLLI2SCFGR = ((__PLLI2SN__) << 6U)  |\
+                                                                               ((__PLLI2SQ__) << 24U) |\
+                                                                               ((__PLLI2SR__) << 28U))
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
+/*----------------------------------------------------------------------------*/
+
+/*------------------------------ PLLSAI Configuration ------------------------*/
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
+/** @brief Macros to Enable or Disable the PLLISAI.
+  * @note  The PLLSAI is only available with STM32F429x/439x Devices.
+  * @note  The PLLSAI is disabled by hardware when entering STOP and STANDBY modes.
+  */
+#define __HAL_RCC_PLLSAI_ENABLE() (*(__IO uint32_t *) RCC_CR_PLLSAION_BB = ENABLE)
+#define __HAL_RCC_PLLSAI_DISABLE() (*(__IO uint32_t *) RCC_CR_PLLSAION_BB = DISABLE)
+
+#if defined(STM32F446xx)
+/** @brief  Macro to configure the PLLSAI clock multiplication and division factors.
+  *
+  * @param  __PLLSAIM__ specifies the division factor for PLLSAI VCO input clock
+  *         This parameter must be a number between Min_Data = 2 and Max_Data = 63.
+  * @note   You have to set the PLLSAIM parameter correctly to ensure that the VCO input
+  *         frequency ranges from 1 to 2 MHz. It is recommended to select a frequency
+  *         of 1 MHz to limit PLLI2S jitter.
+  * @note   The PLLSAIM parameter is only used with STM32F446xx Devices
+  *
+  * @param  __PLLSAIN__ specifies the multiplication factor for PLLSAI VCO output clock.
+  *         This parameter must be a number between Min_Data = 50 and Max_Data = 432.
+  * @note   You have to set the PLLSAIN parameter correctly to ensure that the VCO
+  *         output frequency is between Min_Data = 100 and Max_Data = 432 MHz.
+  *
+  * @param  __PLLSAIP__ specifies division factor for OTG FS, SDIO and RNG clocks.
+  *         This parameter must be a number in the range {2, 4, 6, or 8}.
+  * @note   the PLLSAIP parameter is only available with STM32F446xx Devices
+  *
+  * @param  __PLLSAIQ__ specifies the division factor for SAI clock
+  *         This parameter must be a number between Min_Data = 2 and Max_Data = 15.
+  *
+  * @param  __PLLSAIR__ specifies the division factor for LTDC clock
+  *         This parameter must be a number between Min_Data = 2 and Max_Data = 7.
+  * @note   the PLLI2SR parameter is only available with STM32F427/437/429/439xx Devices
+  */
+#define __HAL_RCC_PLLSAI_CONFIG(__PLLSAIM__, __PLLSAIN__, __PLLSAIP__, __PLLSAIQ__, __PLLSAIR__)     \
+  (RCC->PLLSAICFGR = ((__PLLSAIM__)                                   | \
+                      ((__PLLSAIN__) << RCC_PLLSAICFGR_PLLSAIN_Pos)             | \
+                      ((((__PLLSAIP__) >> 1U) -1U) << RCC_PLLSAICFGR_PLLSAIP_Pos) | \
+                      ((__PLLSAIQ__) << RCC_PLLSAICFGR_PLLSAIQ_Pos)))
+#endif /* STM32F446xx */
+
+#if defined(STM32F469xx) || defined(STM32F479xx)
+/** @brief  Macro to configure the PLLSAI clock multiplication and division factors.
+  *
+  * @param  __PLLSAIN__ specifies the multiplication factor for PLLSAI VCO output clock.
+  *         This parameter must be a number between Min_Data = 50 and Max_Data = 432.
+  * @note   You have to set the PLLSAIN parameter correctly to ensure that the VCO
+  *         output frequency is between Min_Data = 100 and Max_Data = 432 MHz.
+  *
+  * @param  __PLLSAIP__ specifies division factor for SDIO and CLK48 clocks.
+  *         This parameter must be a number in the range {2, 4, 6, or 8}.
+  *
+  * @param  __PLLSAIQ__ specifies the division factor for SAI clock
+  *         This parameter must be a number between Min_Data = 2 and Max_Data = 15.
+  *
+  * @param  __PLLSAIR__ specifies the division factor for LTDC clock
+  *         This parameter must be a number between Min_Data = 2 and Max_Data = 7.
+  */
+#define __HAL_RCC_PLLSAI_CONFIG(__PLLSAIN__, __PLLSAIP__, __PLLSAIQ__, __PLLSAIR__) \
+  (RCC->PLLSAICFGR = (((__PLLSAIN__) << RCC_PLLSAICFGR_PLLSAIN_Pos)             |\
+                      ((((__PLLSAIP__) >> 1U) -1U) << RCC_PLLSAICFGR_PLLSAIP_Pos) |\
+                      ((__PLLSAIQ__) << RCC_PLLSAICFGR_PLLSAIQ_Pos)             |\
+                      ((__PLLSAIR__) << RCC_PLLSAICFGR_PLLSAIR_Pos)))
+#endif /* STM32F469xx || STM32F479xx */
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)
+/** @brief  Macro to configure the PLLSAI clock multiplication and division factors.
+  *
+  * @param  __PLLSAIN__ specifies the multiplication factor for PLLSAI VCO output clock.
+  *         This parameter must be a number between Min_Data = 50 and Max_Data = 432.
+  * @note   You have to set the PLLSAIN parameter correctly to ensure that the VCO
+  *         output frequency is between Min_Data = 100 and Max_Data = 432 MHz.
+  *
+  * @param  __PLLSAIQ__ specifies the division factor for SAI clock
+  *         This parameter must be a number between Min_Data = 2 and Max_Data = 15.
+  *
+  * @param  __PLLSAIR__ specifies the division factor for LTDC clock
+  *         This parameter must be a number between Min_Data = 2 and Max_Data = 7.
+  * @note   the PLLI2SR parameter is only available with STM32F427/437/429/439xx Devices
+  */
+#define __HAL_RCC_PLLSAI_CONFIG(__PLLSAIN__, __PLLSAIQ__, __PLLSAIR__)                                        \
+  (RCC->PLLSAICFGR = (((__PLLSAIN__) << RCC_PLLSAICFGR_PLLSAIN_Pos)  | \
+                      ((__PLLSAIQ__) << RCC_PLLSAICFGR_PLLSAIQ_Pos)                      | \
+                      ((__PLLSAIR__) << RCC_PLLSAICFGR_PLLSAIR_Pos)))
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */
+
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */
+/*----------------------------------------------------------------------------*/
+
+/*------------------- PLLSAI/PLLI2S Dividers Configuration -------------------*/
+#if defined(STM32F413xx) || defined(STM32F423xx)
+/** @brief  Macro to configure the SAI clock Divider coming from PLLI2S.
+  * @note   This function must be called before enabling the PLLI2S.
+  * @param  __PLLI2SDivR__ specifies the PLLI2S division factor for SAI1 clock.
+  *          This parameter must be a number between 1 and 32.
+  *          SAI1 clock frequency = f(PLLI2SR) / __PLLI2SDivR__
+  */
+#define __HAL_RCC_PLLI2S_PLLSAICLKDIVR_CONFIG(__PLLI2SDivR__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_PLLI2SDIVR, (__PLLI2SDivR__)-1U))
+
+/** @brief  Macro to configure the SAI clock Divider coming from PLL.
+  * @param  __PLLDivR__ specifies the PLL division factor for SAI1 clock.
+  *          This parameter must be a number between 1 and 32.
+  *          SAI1 clock frequency = f(PLLR) / __PLLDivR__
+  */
+#define __HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG(__PLLDivR__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_PLLDIVR, ((__PLLDivR__)-1U)<<8U))
+#endif /* STM32F413xx || STM32F423xx */
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)  || defined(STM32F446xx) ||\
+    defined(STM32F469xx) || defined(STM32F479xx)
+/** @brief  Macro to configure the SAI clock Divider coming from PLLI2S.
+  * @note   This function must be called before enabling the PLLI2S.
+  * @param  __PLLI2SDivQ__ specifies the PLLI2S division factor for SAI1 clock.
+  *          This parameter must be a number between 1 and 32.
+  *          SAI1 clock frequency = f(PLLI2SQ) / __PLLI2SDivQ__
+  */
+#define __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(__PLLI2SDivQ__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_PLLI2SDIVQ, (__PLLI2SDivQ__)-1U))
+
+/** @brief  Macro to configure the SAI clock Divider coming from PLLSAI.
+  * @note   This function must be called before enabling the PLLSAI.
+  * @param  __PLLSAIDivQ__ specifies the PLLSAI division factor for SAI1 clock .
+  *         This parameter must be a number between Min_Data = 1 and Max_Data = 32.
+  *         SAI1 clock frequency = f(PLLSAIQ) / __PLLSAIDivQ__
+  */
+#define __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(__PLLSAIDivQ__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_PLLSAIDIVQ, ((__PLLSAIDivQ__)-1U)<<8U))
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
+/** @brief  Macro to configure the LTDC clock Divider coming from PLLSAI.
+  *
+  * @note   The LTDC peripheral is only available with STM32F427/437/429/439/469/479xx Devices.
+  * @note   This function must be called before enabling the PLLSAI.
+  * @param  __PLLSAIDivR__ specifies the PLLSAI division factor for LTDC clock .
+  *          This parameter must be a number between Min_Data = 2 and Max_Data = 16.
+  *          LTDC clock frequency = f(PLLSAIR) / __PLLSAIDivR__
+  */
+#define __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(__PLLSAIDivR__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_PLLSAIDIVR, (__PLLSAIDivR__)))
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
+/*----------------------------------------------------------------------------*/
+
+/*------------------------- Peripheral Clock selection -----------------------*/
+#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) ||\
+    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
+    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F469xx) ||\
+    defined(STM32F479xx)
+/** @brief  Macro to configure the I2S clock source (I2SCLK).
+  * @note   This function must be called before enabling the I2S APB clock.
+  * @param  __SOURCE__ specifies the I2S clock source.
+  *         This parameter can be one of the following values:
+  *            @arg RCC_I2SCLKSOURCE_PLLI2S: PLLI2S clock used as I2S clock source.
+  *            @arg RCC_I2SCLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin
+  *                                       used as I2S clock source.
+  */
+#define __HAL_RCC_I2S_CONFIG(__SOURCE__) (MODIFY_REG(RCC->CFGR, RCC_CFGR_I2SSRC, (__SOURCE__)))
+
+
+/** @brief  Macro to get the I2S clock source (I2SCLK).
+  * @retval The clock source can be one of the following values:
+  *            @arg @ref RCC_I2SCLKSOURCE_PLLI2S: PLLI2S clock used as I2S clock source.
+  *            @arg @ref RCC_I2SCLKSOURCE_EXT External clock mapped on the I2S_CKIN pin
+  *                                        used as I2S clock source
+  */
+#define __HAL_RCC_GET_I2S_SOURCE() ((uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_I2SSRC)))
+#endif /* STM32F40xxx || STM32F41xxx || STM32F42xxx || STM32F43xxx || STM32F469xx || STM32F479xx */
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
+
+/** @brief  Macro to configure SAI1BlockA clock source selection.
+  * @note   The SAI peripheral is only available with STM32F427/437/429/439/469/479xx Devices.
+  * @note   This function must be called before enabling PLLSAI, PLLI2S and
+  *         the SAI clock.
+  * @param  __SOURCE__ specifies the SAI Block A clock source.
+  *         This parameter can be one of the following values:
+  *            @arg RCC_SAIACLKSOURCE_PLLI2S: PLLI2S_Q clock divided by PLLI2SDIVQ used
+  *                                           as SAI1 Block A clock.
+  *            @arg RCC_SAIACLKSOURCE_PLLSAI: PLLISAI_Q clock divided by PLLSAIDIVQ used
+  *                                           as SAI1 Block A clock.
+  *            @arg RCC_SAIACLKSOURCE_Ext: External clock mapped on the I2S_CKIN pin
+  *                                        used as SAI1 Block A clock.
+  */
+#define __HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_SAI1ASRC, (__SOURCE__)))
+
+/** @brief  Macro to configure SAI1BlockB clock source selection.
+  * @note   The SAI peripheral is only available with STM32F427/437/429/439/469/479xx Devices.
+  * @note   This function must be called before enabling PLLSAI, PLLI2S and
+  *         the SAI clock.
+  * @param  __SOURCE__ specifies the SAI Block B clock source.
+  *         This parameter can be one of the following values:
+  *            @arg RCC_SAIBCLKSOURCE_PLLI2S: PLLI2S_Q clock divided by PLLI2SDIVQ used
+  *                                           as SAI1 Block B clock.
+  *            @arg RCC_SAIBCLKSOURCE_PLLSAI: PLLISAI_Q clock divided by PLLSAIDIVQ used
+  *                                           as SAI1 Block B clock.
+  *            @arg RCC_SAIBCLKSOURCE_Ext: External clock mapped on the I2S_CKIN pin
+  *                                        used as SAI1 Block B clock.
+  */
+#define __HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_SAI1BSRC, (__SOURCE__)))
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
+
+#if defined(STM32F446xx)
+/** @brief  Macro to configure SAI1 clock source selection.
+  * @note   This configuration is only available with STM32F446xx Devices.
+  * @note   This function must be called before enabling PLL, PLLSAI, PLLI2S and
+  *         the SAI clock.
+  * @param  __SOURCE__ specifies the SAI1 clock source.
+  *         This parameter can be one of the following values:
+  *            @arg RCC_SAI1CLKSOURCE_PLLI2S: PLLI2S_Q clock divided by PLLI2SDIVQ used as SAI1 clock.
+  *            @arg RCC_SAI1CLKSOURCE_PLLSAI: PLLISAI_Q clock divided by PLLSAIDIVQ used as SAI1 clock.
+  *            @arg RCC_SAI1CLKSOURCE_PLLR: PLL VCO Output divided by PLLR used as SAI1 clock.
+  *            @arg RCC_SAI1CLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin used as SAI1 clock.
+  */
+#define __HAL_RCC_SAI1_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_SAI1SRC, (__SOURCE__)))
+
+/** @brief  Macro to Get SAI1 clock source selection.
+  * @note   This configuration is only available with STM32F446xx Devices.
+  * @retval The clock source can be one of the following values:
+  *            @arg RCC_SAI1CLKSOURCE_PLLI2S: PLLI2S_Q clock divided by PLLI2SDIVQ used as SAI1 clock.
+  *            @arg RCC_SAI1CLKSOURCE_PLLSAI: PLLISAI_Q clock divided by PLLSAIDIVQ used as SAI1 clock.
+  *            @arg RCC_SAI1CLKSOURCE_PLLR: PLL VCO Output divided by PLLR used as SAI1 clock.
+  *            @arg RCC_SAI1CLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin used as SAI1 clock.
+  */
+#define __HAL_RCC_GET_SAI1_SOURCE() (READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_SAI1SRC))
+
+/** @brief  Macro to configure SAI2 clock source selection.
+  * @note   This configuration is only available with STM32F446xx Devices.
+  * @note   This function must be called before enabling PLL, PLLSAI, PLLI2S and
+  *         the SAI clock.
+  * @param  __SOURCE__ specifies the SAI2 clock source.
+  *         This parameter can be one of the following values:
+  *            @arg RCC_SAI2CLKSOURCE_PLLI2S: PLLI2S_Q clock divided by PLLI2SDIVQ used as SAI2 clock.
+  *            @arg RCC_SAI2CLKSOURCE_PLLSAI: PLLISAI_Q clock divided by PLLSAIDIVQ used as SAI2 clock.
+  *            @arg RCC_SAI2CLKSOURCE_PLLR: PLL VCO Output divided by PLLR used as SAI2 clock.
+  *            @arg RCC_SAI2CLKSOURCE_PLLSRC: HSI or HSE depending from PLL Source clock used as SAI2 clock.
+  */
+#define __HAL_RCC_SAI2_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_SAI2SRC, (__SOURCE__)))
+
+/** @brief  Macro to Get SAI2 clock source selection.
+  * @note   This configuration is only available with STM32F446xx Devices.
+  * @retval The clock source can be one of the following values:
+  *            @arg RCC_SAI2CLKSOURCE_PLLI2S: PLLI2S_Q clock divided by PLLI2SDIVQ used as SAI2 clock.
+  *            @arg RCC_SAI2CLKSOURCE_PLLSAI: PLLISAI_Q clock divided by PLLSAIDIVQ used as SAI2 clock.
+  *            @arg RCC_SAI2CLKSOURCE_PLLR: PLL VCO Output divided by PLLR used as SAI2 clock.
+  *            @arg RCC_SAI2CLKSOURCE_PLLSRC: HSI or HSE depending from PLL Source clock used as SAI2 clock.
+  */
+#define __HAL_RCC_GET_SAI2_SOURCE() (READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_SAI2SRC))
+
+/** @brief  Macro to configure I2S APB1 clock source selection.
+  * @note   This function must be called before enabling PLL, PLLI2S and the I2S clock.
+  * @param  __SOURCE__ specifies the I2S APB1 clock source.
+  *         This parameter can be one of the following values:
+  *            @arg RCC_I2SAPB1CLKSOURCE_PLLI2S: PLLI2S VCO output clock divided by PLLI2SR used as I2S clock.
+  *            @arg RCC_I2SAPB1CLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin used as I2S APB1 clock.
+  *            @arg RCC_I2SAPB1CLKSOURCE_PLLR: PLL VCO Output divided by PLLR used as I2S APB1 clock.
+  *            @arg RCC_I2SAPB1CLKSOURCE_PLLSRC: HSI or HSE depending from PLL source Clock.
+  */
+#define __HAL_RCC_I2S_APB1_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_I2S1SRC, (__SOURCE__)))
+
+/** @brief  Macro to Get I2S APB1 clock source selection.
+  * @retval The clock source can be one of the following values:
+  *            @arg RCC_I2SAPB1CLKSOURCE_PLLI2S: PLLI2S VCO output clock divided by PLLI2SR used as I2S clock.
+  *            @arg RCC_I2SAPB1CLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin used as I2S APB1 clock.
+  *            @arg RCC_I2SAPB1CLKSOURCE_PLLR: PLL VCO Output divided by PLLR used as I2S APB1 clock.
+  *            @arg RCC_I2SAPB1CLKSOURCE_PLLSRC: HSI or HSE depending from PLL source Clock.
+  */
+#define __HAL_RCC_GET_I2S_APB1_SOURCE() (READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_I2S1SRC))
+
+/** @brief  Macro to configure I2S APB2 clock source selection.
+  * @note   This function must be called before enabling PLL, PLLI2S and the I2S clock.
+  * @param  __SOURCE__ specifies the SAI Block A clock source.
+  *         This parameter can be one of the following values:
+  *            @arg RCC_I2SAPB2CLKSOURCE_PLLI2S: PLLI2S VCO output clock divided by PLLI2SR used as I2S clock.
+  *            @arg RCC_I2SAPB2CLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin used as I2S APB2 clock.
+  *            @arg RCC_I2SAPB2CLKSOURCE_PLLR: PLL VCO Output divided by PLLR used as I2S APB2 clock.
+  *            @arg RCC_I2SAPB2CLKSOURCE_PLLSRC: HSI or HSE depending from PLL source Clock.
+  */
+#define __HAL_RCC_I2S_APB2_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_I2S2SRC, (__SOURCE__)))
+
+/** @brief  Macro to Get I2S APB2 clock source selection.
+  * @retval The clock source can be one of the following values:
+  *            @arg RCC_I2SAPB2CLKSOURCE_PLLI2S: PLLI2S VCO output clock divided by PLLI2SR used as I2S clock.
+  *            @arg RCC_I2SAPB2CLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin used as I2S APB2 clock.
+  *            @arg RCC_I2SAPB2CLKSOURCE_PLLR: PLL VCO Output divided by PLLR used as I2S APB2 clock.
+  *            @arg RCC_I2SAPB2CLKSOURCE_PLLSRC: HSI or HSE depending from PLL source Clock.
+  */
+#define __HAL_RCC_GET_I2S_APB2_SOURCE() (READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_I2S2SRC))
+
+/** @brief  Macro to configure the CEC clock.
+  * @param  __SOURCE__ specifies the CEC clock source.
+  *         This parameter can be one of the following values:
+  *            @arg RCC_CECCLKSOURCE_HSI: HSI selected as CEC clock
+  *            @arg RCC_CECCLKSOURCE_LSE: LSE selected as CEC clock
+  */
+#define __HAL_RCC_CEC_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_CECSEL, (uint32_t)(__SOURCE__)))
+
+/** @brief  Macro to Get the CEC clock.
+  * @retval The clock source can be one of the following values:
+  *            @arg RCC_CECCLKSOURCE_HSI488: HSI selected as CEC clock
+  *            @arg RCC_CECCLKSOURCE_LSE: LSE selected as CEC clock
+  */
+#define __HAL_RCC_GET_CEC_SOURCE() (READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_CECSEL))
+
+/** @brief  Macro to configure the FMPI2C1 clock.
+  * @param  __SOURCE__ specifies the FMPI2C1 clock source.
+  *         This parameter can be one of the following values:
+  *            @arg RCC_FMPI2C1CLKSOURCE_PCLK1: PCLK1 selected as FMPI2C1 clock
+  *            @arg RCC_FMPI2C1CLKSOURCE_SYSCLK: SYS clock selected as FMPI2C1 clock
+  *            @arg RCC_FMPI2C1CLKSOURCE_HSI: HSI selected as FMPI2C1 clock
+  */
+#define __HAL_RCC_FMPI2C1_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_FMPI2C1SEL, (uint32_t)(__SOURCE__)))
+
+/** @brief  Macro to Get the FMPI2C1 clock.
+  * @retval The clock source can be one of the following values:
+  *            @arg RCC_FMPI2C1CLKSOURCE_PCLK1: PCLK1 selected as FMPI2C1 clock
+  *            @arg RCC_FMPI2C1CLKSOURCE_SYSCLK: SYS clock selected as FMPI2C1 clock
+  *            @arg RCC_FMPI2C1CLKSOURCE_HSI: HSI selected as FMPI2C1 clock
+  */
+#define __HAL_RCC_GET_FMPI2C1_SOURCE() (READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_FMPI2C1SEL))
+
+/** @brief  Macro to configure the CLK48 clock.
+  * @param  __SOURCE__ specifies the CLK48 clock source.
+  *         This parameter can be one of the following values:
+  *            @arg RCC_CLK48CLKSOURCE_PLLQ: PLL VCO Output divided by PLLQ used as CLK48 clock.
+  *            @arg RCC_CLK48CLKSOURCE_PLLSAIP: PLLSAI VCO Output divided by PLLSAIP used as CLK48 clock.
+  */
+#define __HAL_RCC_CLK48_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_CK48MSEL, (uint32_t)(__SOURCE__)))
+
+/** @brief  Macro to Get the CLK48 clock.
+  * @retval The clock source can be one of the following values:
+  *            @arg RCC_CLK48CLKSOURCE_PLLQ: PLL VCO Output divided by PLLQ used as CLK48 clock.
+  *            @arg RCC_CLK48CLKSOURCE_PLLSAIP: PLLSAI VCO Output divided by PLLSAIP used as CLK48 clock.
+  */
+#define __HAL_RCC_GET_CLK48_SOURCE() (READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_CK48MSEL))
+
+/** @brief  Macro to configure the SDIO clock.
+  * @param  __SOURCE__ specifies the SDIO clock source.
+  *         This parameter can be one of the following values:
+  *            @arg RCC_SDIOCLKSOURCE_CLK48: CLK48 output used as SDIO clock.
+  *            @arg RCC_SDIOCLKSOURCE_SYSCLK: System clock output used as SDIO clock.
+  */
+#define __HAL_RCC_SDIO_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_SDIOSEL, (uint32_t)(__SOURCE__)))
+
+/** @brief  Macro to Get the SDIO clock.
+  * @retval The clock source can be one of the following values:
+  *            @arg RCC_SDIOCLKSOURCE_CLK48: CLK48 output used as SDIO clock.
+  *            @arg RCC_SDIOCLKSOURCE_SYSCLK: System clock output used as SDIO clock.
+  */
+#define __HAL_RCC_GET_SDIO_SOURCE() (READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_SDIOSEL))
+
+/** @brief  Macro to configure the SPDIFRX clock.
+  * @param  __SOURCE__ specifies the SPDIFRX clock source.
+  *         This parameter can be one of the following values:
+  *            @arg RCC_SPDIFRXCLKSOURCE_PLLR: PLL VCO Output divided by PLLR used as SPDIFRX clock.
+  *            @arg RCC_SPDIFRXCLKSOURCE_PLLI2SP: PLLI2S VCO Output divided by PLLI2SP used as SPDIFRX clock.
+  */
+#define __HAL_RCC_SPDIFRX_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_SPDIFRXSEL, (uint32_t)(__SOURCE__)))
+
+/** @brief  Macro to Get the SPDIFRX clock.
+  * @retval The clock source can be one of the following values:
+  *            @arg RCC_SPDIFRXCLKSOURCE_PLLR: PLL VCO Output divided by PLLR used as SPDIFRX clock.
+  *            @arg RCC_SPDIFRXCLKSOURCE_PLLI2SP: PLLI2S VCO Output divided by PLLI2SP used as SPDIFRX clock.
+  */
+#define __HAL_RCC_GET_SPDIFRX_SOURCE() (READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_SPDIFRXSEL))
+#endif /* STM32F446xx */
+
+#if defined(STM32F469xx) || defined(STM32F479xx)
+
+/** @brief  Macro to configure the CLK48 clock.
+  * @param  __SOURCE__ specifies the CLK48 clock source.
+  *         This parameter can be one of the following values:
+  *            @arg RCC_CLK48CLKSOURCE_PLLQ: PLL VCO Output divided by PLLQ used as CLK48 clock.
+  *            @arg RCC_CLK48CLKSOURCE_PLLSAIP: PLLSAI VCO Output divided by PLLSAIP used as CLK48 clock.
+  */
+#define __HAL_RCC_CLK48_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_CK48MSEL, (uint32_t)(__SOURCE__)))
+
+/** @brief  Macro to Get the CLK48 clock.
+  * @retval The clock source can be one of the following values:
+  *            @arg RCC_CLK48CLKSOURCE_PLLQ: PLL VCO Output divided by PLLQ used as CLK48 clock.
+  *            @arg RCC_CLK48CLKSOURCE_PLLSAIP: PLLSAI VCO Output divided by PLLSAIP used as CLK48 clock.
+  */
+#define __HAL_RCC_GET_CLK48_SOURCE() (READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_CK48MSEL))
+
+/** @brief  Macro to configure the SDIO clock.
+  * @param  __SOURCE__ specifies the SDIO clock source.
+  *         This parameter can be one of the following values:
+  *            @arg RCC_SDIOCLKSOURCE_CLK48: CLK48 output used as SDIO clock.
+  *            @arg RCC_SDIOCLKSOURCE_SYSCLK: System clock output used as SDIO clock.
+  */
+#define __HAL_RCC_SDIO_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_SDIOSEL, (uint32_t)(__SOURCE__)))
+
+/** @brief  Macro to Get the SDIO clock.
+  * @retval The clock source can be one of the following values:
+  *            @arg RCC_SDIOCLKSOURCE_CLK48: CLK48 output used as SDIO clock.
+  *            @arg RCC_SDIOCLKSOURCE_SYSCLK: System clock output used as SDIO clock.
+  */
+#define __HAL_RCC_GET_SDIO_SOURCE() (READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_SDIOSEL))
+
+/** @brief  Macro to configure the DSI clock.
+  * @param  __SOURCE__ specifies the DSI clock source.
+  *         This parameter can be one of the following values:
+  *            @arg RCC_DSICLKSOURCE_PLLR: PLLR output used as DSI clock.
+  *            @arg RCC_DSICLKSOURCE_DSIPHY: DSI-PHY output used as DSI clock.
+  */
+#define __HAL_RCC_DSI_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_DSISEL, (uint32_t)(__SOURCE__)))
+
+/** @brief  Macro to Get the DSI clock.
+  * @retval The clock source can be one of the following values:
+  *            @arg RCC_DSICLKSOURCE_PLLR: PLLR output used as DSI clock.
+  *            @arg RCC_DSICLKSOURCE_DSIPHY: DSI-PHY output used as DSI clock.
+  */
+#define __HAL_RCC_GET_DSI_SOURCE() (READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_DSISEL))
+
+#endif /* STM32F469xx || STM32F479xx */
+
+#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) ||\
+    defined(STM32F413xx) || defined(STM32F423xx)
+/** @brief  Macro to configure the DFSDM1 clock.
+  * @param  __DFSDM1_CLKSOURCE__ specifies the DFSDM1 clock source.
+  *         This parameter can be one of the following values:
+  *            @arg RCC_DFSDM1CLKSOURCE_PCLK2: PCLK2 clock used as kernel clock.
+  *            @arg RCC_DFSDM1CLKSOURCE_SYSCLK: System clock used as kernel clock.
+  * @retval None
+ */
+#define __HAL_RCC_DFSDM1_CONFIG(__DFSDM1_CLKSOURCE__)  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_CKDFSDM1SEL, (__DFSDM1_CLKSOURCE__))
+
+/** @brief  Macro to get the DFSDM1 clock source.
+  * @retval The clock source can be one of the following values:
+  *            @arg RCC_DFSDM1CLKSOURCE_PCLK2: PCLK2 clock used as kernel clock.
+  *            @arg RCC_DFSDM1CLKSOURCE_SYSCLK: System clock used as kernel clock.
+  */
+#define __HAL_RCC_GET_DFSDM1_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_CKDFSDM1SEL)))
+
+/** @brief  Macro to configure DFSDM1 Audio clock source selection.
+  * @note   This configuration is only available with STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx/
+            STM32F413xx/STM32F423xx Devices.
+  * @param  __SOURCE__ specifies the DFSDM1 Audio clock source.
+  *         This parameter can be one of the following values:
+  *            @arg RCC_DFSDM1AUDIOCLKSOURCE_I2S1: CK_I2S_PCLK1 selected as audio clock
+  *            @arg RCC_DFSDM1AUDIOCLKSOURCE_I2S2: CK_I2S_PCLK2 selected as audio clock
+  */
+#define __HAL_RCC_DFSDM1AUDIO_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_CKDFSDM1ASEL, (__SOURCE__)))
+
+/** @brief  Macro to Get DFSDM1 Audio clock source selection.
+  * @note   This configuration is only available with STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx/
+            STM32F413xx/STM32F423xx Devices.
+  * @retval The clock source can be one of the following values:
+  *            @arg RCC_DFSDM1AUDIOCLKSOURCE_I2S1: CK_I2S_PCLK1 selected as audio clock
+  *            @arg RCC_DFSDM1AUDIOCLKSOURCE_I2S2: CK_I2S_PCLK2 selected as audio clock
+  */
+#define __HAL_RCC_GET_DFSDM1AUDIO_SOURCE() (READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_CKDFSDM1ASEL))
+
+#if defined(STM32F413xx) || defined(STM32F423xx)
+/** @brief  Macro to configure the DFSDM2 clock.
+  * @param  __DFSDM2_CLKSOURCE__ specifies the DFSDM1 clock source.
+  *         This parameter can be one of the following values:
+  *            @arg RCC_DFSDM2CLKSOURCE_PCLK2: PCLK2 clock used as kernel clock.
+  *            @arg RCC_DFSDM2CLKSOURCE_SYSCLK: System clock used as kernel clock.
+  * @retval None
+ */
+#define __HAL_RCC_DFSDM2_CONFIG(__DFSDM2_CLKSOURCE__)  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_CKDFSDM1SEL, (__DFSDM2_CLKSOURCE__))
+
+/** @brief  Macro to get the DFSDM2 clock source.
+  * @retval The clock source can be one of the following values:
+  *            @arg RCC_DFSDM2CLKSOURCE_PCLK2: PCLK2 clock used as kernel clock.
+  *            @arg RCC_DFSDM2CLKSOURCE_SYSCLK: System clock used as kernel clock.
+  */
+#define __HAL_RCC_GET_DFSDM2_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_CKDFSDM1SEL)))
+
+/** @brief  Macro to configure DFSDM1 Audio clock source selection.
+  * @note   This configuration is only available with STM32F413xx/STM32F423xx Devices.
+  * @param  __SOURCE__ specifies the DFSDM2 Audio clock source.
+  *         This parameter can be one of the following values:
+  *            @arg RCC_DFSDM2AUDIOCLKSOURCE_I2S1: CK_I2S_PCLK1 selected as audio clock
+  *            @arg RCC_DFSDM2AUDIOCLKSOURCE_I2S2: CK_I2S_PCLK2 selected as audio clock
+  */
+#define __HAL_RCC_DFSDM2AUDIO_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_CKDFSDM2ASEL, (__SOURCE__)))
+
+/** @brief  Macro to Get DFSDM2 Audio clock source selection.
+  * @note   This configuration is only available with STM32F413xx/STM32F423xx Devices.
+  * @retval The clock source can be one of the following values:
+  *            @arg RCC_DFSDM2AUDIOCLKSOURCE_I2S1: CK_I2S_PCLK1 selected as audio clock
+  *            @arg RCC_DFSDM2AUDIOCLKSOURCE_I2S2: CK_I2S_PCLK2 selected as audio clock
+  */
+#define __HAL_RCC_GET_DFSDM2AUDIO_SOURCE() (READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_CKDFSDM2ASEL))
+
+/** @brief  Macro to configure SAI1BlockA clock source selection.
+  * @note   The SAI peripheral is only available with STM32F413xx/STM32F423xx Devices.
+  * @note   This function must be called before enabling PLLSAI, PLLI2S and
+  *         the SAI clock.
+  * @param  __SOURCE__ specifies the SAI Block A clock source.
+  *         This parameter can be one of the following values:
+  *            @arg RCC_SAIACLKSOURCE_PLLI2SR: PLLI2S_R clock divided (R2) used as SAI1 Block A clock.
+  *            @arg RCC_SAIACLKSOURCE_EXT: External clock mapped on the I2S_CKIN pinused as SAI1 Block A clock.
+  *            @arg RCC_SAIACLKSOURCE_PLLR: PLL_R clock divided (R1) used as SAI1 Block A clock.
+  *            @arg RCC_SAIACLKSOURCE_PLLSRC: HSI or HSE depending from PLL source Clock.
+  */
+#define __HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_SAI1ASRC, (__SOURCE__)))
+
+/** @brief  Macro to Get SAI1 BlockA clock source selection.
+  * @note   This configuration is only available with STM32F413xx/STM32F423xx Devices.
+  * @retval The clock source can be one of the following values:
+  *            @arg RCC_SAIACLKSOURCE_PLLI2SR: PLLI2S_R clock divided (R2) used as SAI1 Block A clock.
+  *            @arg RCC_SAIACLKSOURCE_EXT: External clock mapped on the I2S_CKIN pinused as SAI1 Block A clock.
+  *            @arg RCC_SAIACLKSOURCE_PLLR: PLL_R clock divided (R1) used as SAI1 Block A clock.
+  *            @arg RCC_SAIACLKSOURCE_PLLSRC: HSI or HSE depending from PLL source Clock.
+  */
+#define __HAL_RCC_GET_SAI_BLOCKA_SOURCE() (READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_SAI1ASRC))
+
+/** @brief  Macro to configure SAI1 BlockB clock source selection.
+  * @note   The SAI peripheral is only available with STM32F413xx/STM32F423xx Devices.
+  * @note   This function must be called before enabling PLLSAI, PLLI2S and
+  *         the SAI clock.
+  * @param  __SOURCE__ specifies the SAI Block B clock source.
+  *         This parameter can be one of the following values:
+  *            @arg RCC_SAIBCLKSOURCE_PLLI2SR: PLLI2S_R clock divided (R2) used as SAI1 Block A clock.
+  *            @arg RCC_SAIBCLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin used as SAI1 Block A clock.
+  *            @arg RCC_SAIBCLKSOURCE_PLLR: PLL_R clock divided (R1) used as SAI1 Block A clock.
+  *            @arg RCC_SAIBCLKSOURCE_PLLSRC: HSI or HSE depending from PLL source Clock.
+  */
+#define __HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_SAI1BSRC, (__SOURCE__)))
+
+/** @brief  Macro to Get SAI1 BlockB clock source selection.
+  * @note   This configuration is only available with STM32F413xx/STM32F423xx Devices.
+  * @retval The clock source can be one of the following values:
+  *            @arg RCC_SAIBCLKSOURCE_PLLI2SR: PLLI2S_R clock divided (R2) used as SAI1 Block A clock.
+  *            @arg RCC_SAIBCLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin used as SAI1 Block A clock.
+  *            @arg RCC_SAIBCLKSOURCE_PLLR: PLL_R clock divided (R1) used as SAI1 Block A clock.
+  *            @arg RCC_SAIBCLKSOURCE_PLLSRC: HSI or HSE depending from PLL source Clock.
+  */
+#define __HAL_RCC_GET_SAI_BLOCKB_SOURCE() (READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_SAI1BSRC))
+
+/** @brief  Macro to configure the LPTIM1 clock.
+  * @param  __SOURCE__ specifies the LPTIM1 clock source.
+  *         This parameter can be one of the following values:
+  *            @arg RCC_LPTIM1CLKSOURCE_PCLK1: PCLK selected as LPTIM1 clock
+  *            @arg RCC_LPTIM1CLKSOURCE_HSI: HSI clock selected as LPTIM1 clock
+  *            @arg RCC_LPTIM1CLKSOURCE_LSI: LSI selected as LPTIM1 clock
+  *            @arg RCC_LPTIM1CLKSOURCE_LSE: LSE selected as LPTIM1 clock
+  */
+#define __HAL_RCC_LPTIM1_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_LPTIM1SEL, (uint32_t)(__SOURCE__)))
+
+/** @brief  Macro to Get the LPTIM1 clock.
+  * @retval The clock source can be one of the following values:
+  *            @arg RCC_LPTIM1CLKSOURCE_PCLK1: PCLK selected as LPTIM1 clock
+  *            @arg RCC_LPTIM1CLKSOURCE_HSI: HSI clock selected as LPTIM1 clock
+  *            @arg RCC_LPTIM1CLKSOURCE_LSI: LSI selected as LPTIM1 clock
+  *            @arg RCC_LPTIM1CLKSOURCE_LSE: LSE selected as LPTIM1 clock
+  */
+#define __HAL_RCC_GET_LPTIM1_SOURCE() (READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_LPTIM1SEL))
+#endif /* STM32F413xx || STM32F423xx */
+
+/** @brief  Macro to configure I2S APB1 clock source selection.
+  * @param  __SOURCE__ specifies the I2S APB1 clock source.
+  *         This parameter can be one of the following values:
+  *            @arg RCC_I2SAPB1CLKSOURCE_PLLI2S: PLLI2S VCO output clock divided by PLLI2SR.
+  *            @arg RCC_I2SAPB1CLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin.
+  *            @arg RCC_I2SAPB1CLKSOURCE_PLLR: PLL VCO Output divided by PLLR.
+  *            @arg RCC_I2SAPB1CLKSOURCE_PLLSRC: HSI or HSE depending from PLL source Clock.
+  */
+#define __HAL_RCC_I2S_APB1_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_I2S1SRC, (__SOURCE__)))
+
+/** @brief  Macro to Get I2S APB1 clock source selection.
+  * @retval The clock source can be one of the following values:
+  *            @arg RCC_I2SAPB1CLKSOURCE_PLLI2S: PLLI2S VCO output clock divided by PLLI2SR.
+  *            @arg RCC_I2SAPB1CLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin.
+  *            @arg RCC_I2SAPB1CLKSOURCE_PLLR: PLL VCO Output divided by PLLR.
+  *            @arg RCC_I2SAPB1CLKSOURCE_PLLSRC: HSI or HSE depending from PLL source Clock.
+  */
+#define __HAL_RCC_GET_I2S_APB1_SOURCE() (READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_I2S1SRC))
+
+/** @brief  Macro to configure I2S APB2 clock source selection.
+  * @param  __SOURCE__ specifies the I2S APB2 clock source.
+  *         This parameter can be one of the following values:
+  *            @arg RCC_I2SAPB2CLKSOURCE_PLLI2S: PLLI2S VCO output clock divided by PLLI2SR.
+  *            @arg RCC_I2SAPB2CLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin.
+  *            @arg RCC_I2SAPB2CLKSOURCE_PLLR: PLL VCO Output divided by PLLR.
+  *            @arg RCC_I2SAPB2CLKSOURCE_PLLSRC: HSI or HSE depending from PLL source Clock.
+  */
+#define __HAL_RCC_I2S_APB2_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_I2S2SRC, (__SOURCE__)))
+
+/** @brief  Macro to Get I2S APB2 clock source selection.
+  * @retval The clock source can be one of the following values:
+  *            @arg RCC_I2SAPB2CLKSOURCE_PLLI2S: PLLI2S VCO output clock divided by PLLI2SR.
+  *            @arg RCC_I2SAPB2CLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin.
+  *            @arg RCC_I2SAPB2CLKSOURCE_PLLR: PLL VCO Output divided by PLLR.
+  *            @arg RCC_I2SAPB2CLKSOURCE_PLLSRC: HSI or HSE depending from PLL source Clock.
+  */
+#define __HAL_RCC_GET_I2S_APB2_SOURCE() (READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_I2S2SRC))
+
+/** @brief  Macro to configure the PLL I2S clock source (PLLI2SCLK).
+  * @note   This macro must be called before enabling the I2S APB clock.
+  * @param  __SOURCE__ specifies the I2S clock source.
+  *         This parameter can be one of the following values:
+  *            @arg RCC_PLLI2SCLKSOURCE_PLLSRC: HSI or HSE depending from PLL source Clock.
+  *            @arg RCC_PLLI2SCLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin
+  *                                       used as I2S clock source.
+  */
+#define __HAL_RCC_PLL_I2S_CONFIG(__SOURCE__) (*(__IO uint32_t *) RCC_PLLI2SCFGR_PLLI2SSRC_BB = (__SOURCE__))
+
+/** @brief  Macro to configure the FMPI2C1 clock.
+  * @param  __SOURCE__ specifies the FMPI2C1 clock source.
+  *         This parameter can be one of the following values:
+  *            @arg RCC_FMPI2C1CLKSOURCE_PCLK1: PCLK1 selected as FMPI2C1 clock
+  *            @arg RCC_FMPI2C1CLKSOURCE_SYSCLK: SYS clock selected as FMPI2C1 clock
+  *            @arg RCC_FMPI2C1CLKSOURCE_HSI: HSI selected as FMPI2C1 clock
+  */
+#define __HAL_RCC_FMPI2C1_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_FMPI2C1SEL, (uint32_t)(__SOURCE__)))
+
+/** @brief  Macro to Get the FMPI2C1 clock.
+  * @retval The clock source can be one of the following values:
+  *            @arg RCC_FMPI2C1CLKSOURCE_PCLK1: PCLK1 selected as FMPI2C1 clock
+  *            @arg RCC_FMPI2C1CLKSOURCE_SYSCLK: SYS clock selected as FMPI2C1 clock
+  *            @arg RCC_FMPI2C1CLKSOURCE_HSI: HSI selected as FMPI2C1 clock
+  */
+#define __HAL_RCC_GET_FMPI2C1_SOURCE() (READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_FMPI2C1SEL))
+
+/** @brief  Macro to configure the CLK48 clock.
+  * @param  __SOURCE__ specifies the CLK48 clock source.
+  *         This parameter can be one of the following values:
+  *            @arg RCC_CLK48CLKSOURCE_PLLQ: PLL VCO Output divided by PLLQ used as CLK48 clock.
+  *            @arg RCC_CLK48CLKSOURCE_PLLI2SQ: PLLI2S VCO Output divided by PLLI2SQ used as CLK48 clock.
+  */
+#define __HAL_RCC_CLK48_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_CK48MSEL, (uint32_t)(__SOURCE__)))
+
+/** @brief  Macro to Get the CLK48 clock.
+  * @retval The clock source can be one of the following values:
+  *            @arg RCC_CLK48CLKSOURCE_PLLQ: PLL VCO Output divided by PLLQ used as CLK48 clock.
+  *            @arg RCC_CLK48CLKSOURCE_PLLI2SQ: PLLI2S VCO Output divided by PLLI2SQ used as CLK48 clock
+  */
+#define __HAL_RCC_GET_CLK48_SOURCE() (READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_CK48MSEL))
+
+/** @brief  Macro to configure the SDIO clock.
+  * @param  __SOURCE__ specifies the SDIO clock source.
+  *         This parameter can be one of the following values:
+  *            @arg RCC_SDIOCLKSOURCE_CLK48: CLK48 output used as SDIO clock.
+  *            @arg RCC_SDIOCLKSOURCE_SYSCLK: System clock output used as SDIO clock.
+  */
+#define __HAL_RCC_SDIO_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_SDIOSEL, (uint32_t)(__SOURCE__)))
+
+/** @brief  Macro to Get the SDIO clock.
+  * @retval The clock source can be one of the following values:
+  *            @arg RCC_SDIOCLKSOURCE_CLK48: CLK48 output used as SDIO clock.
+  *            @arg RCC_SDIOCLKSOURCE_SYSCLK: System clock output used as SDIO clock.
+  */
+#define __HAL_RCC_GET_SDIO_SOURCE() (READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_SDIOSEL))
+
+#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */
+
+#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
+/** @brief  Macro to configure I2S clock source selection.
+  * @param  __SOURCE__ specifies the I2S clock source.
+  *         This parameter can be one of the following values:
+  *            @arg RCC_I2SAPBCLKSOURCE_PLLR: PLL VCO output clock divided by PLLR.
+  *            @arg RCC_I2SAPBCLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin.
+  *            @arg RCC_I2SAPBCLKSOURCE_PLLSRC: HSI/HSE depends on PLLSRC.
+  */
+#define __HAL_RCC_I2S_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_I2SSRC, (__SOURCE__)))
+
+/** @brief  Macro to Get I2S clock source selection.
+  * @retval The clock source can be one of the following values:
+  *            @arg RCC_I2SAPBCLKSOURCE_PLLR: PLL VCO output clock divided by PLLR.
+  *            @arg RCC_I2SAPBCLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin.
+  *            @arg RCC_I2SAPBCLKSOURCE_PLLSRC: HSI/HSE depends on PLLSRC.
+  */
+#define __HAL_RCC_GET_I2S_SOURCE() (READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_I2SSRC))
+
+/** @brief  Macro to configure the FMPI2C1 clock.
+  * @param  __SOURCE__ specifies the FMPI2C1 clock source.
+  *         This parameter can be one of the following values:
+  *            @arg RCC_FMPI2C1CLKSOURCE_PCLK1: PCLK1 selected as FMPI2C1 clock
+  *            @arg RCC_FMPI2C1CLKSOURCE_SYSCLK: SYS clock selected as FMPI2C1 clock
+  *            @arg RCC_FMPI2C1CLKSOURCE_HSI: HSI selected as FMPI2C1 clock
+  */
+#define __HAL_RCC_FMPI2C1_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_FMPI2C1SEL, (uint32_t)(__SOURCE__)))
+
+/** @brief  Macro to Get the FMPI2C1 clock.
+  * @retval The clock source can be one of the following values:
+  *            @arg RCC_FMPI2C1CLKSOURCE_PCLK1: PCLK1 selected as FMPI2C1 clock
+  *            @arg RCC_FMPI2C1CLKSOURCE_SYSCLK: SYS clock selected as FMPI2C1 clock
+  *            @arg RCC_FMPI2C1CLKSOURCE_HSI: HSI selected as FMPI2C1 clock
+  */
+#define __HAL_RCC_GET_FMPI2C1_SOURCE() (READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_FMPI2C1SEL))
+
+/** @brief  Macro to configure the LPTIM1 clock.
+  * @param  __SOURCE__ specifies the LPTIM1 clock source.
+  *         This parameter can be one of the following values:
+  *            @arg RCC_LPTIM1CLKSOURCE_PCLK1: PCLK1 selected as LPTIM1 clock
+  *            @arg RCC_LPTIM1CLKSOURCE_HSI: HSI clock selected as LPTIM1 clock
+  *            @arg RCC_LPTIM1CLKSOURCE_LSI: LSI selected as LPTIM1 clock
+  *            @arg RCC_LPTIM1CLKSOURCE_LSE: LSE selected as LPTIM1 clock
+  */
+#define __HAL_RCC_LPTIM1_CONFIG(__SOURCE__) (MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_LPTIM1SEL, (uint32_t)(__SOURCE__)))
+
+/** @brief  Macro to Get the LPTIM1 clock.
+  * @retval The clock source can be one of the following values:
+  *            @arg RCC_LPTIM1CLKSOURCE_PCLK1: PCLK1 selected as LPTIM1 clock
+  *            @arg RCC_LPTIM1CLKSOURCE_HSI: HSI clock selected as LPTIM1 clock
+  *            @arg RCC_LPTIM1CLKSOURCE_LSI: LSI selected as LPTIM1 clock
+  *            @arg RCC_LPTIM1CLKSOURCE_LSE: LSE selected as LPTIM1 clock
+  */
+#define __HAL_RCC_GET_LPTIM1_SOURCE() (READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_LPTIM1SEL))
+#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
+    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) ||\
+    defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F469xx) ||\
+    defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||\
+    defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
+/** @brief  Macro to configure the Timers clocks prescalers
+  * @note   This feature is only available with STM32F429x/439x Devices.
+  * @param  __PRESC__  specifies the Timers clocks prescalers selection
+  *         This parameter can be one of the following values:
+  *            @arg RCC_TIMPRES_DESACTIVATED: The Timers kernels clocks prescaler is
+  *                 equal to HPRE if PPREx is corresponding to division by 1 or 2,
+  *                 else it is equal to [(HPRE * PPREx) / 2] if PPREx is corresponding to
+  *                 division by 4 or more.
+  *            @arg RCC_TIMPRES_ACTIVATED: The Timers kernels clocks prescaler is
+  *                 equal to HPRE if PPREx is corresponding to division by 1, 2 or 4,
+  *                 else it is equal to [(HPRE * PPREx) / 4] if PPREx is corresponding
+  *                 to division by 8 or more.
+  */
+#define __HAL_RCC_TIMCLKPRESCALER(__PRESC__) (*(__IO uint32_t *) RCC_DCKCFGR_TIMPRE_BB = (__PRESC__))
+
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx) || STM32F401xC || STM32F401xE || STM32F410xx || STM32F411xE ||\
+          STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx  || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx ||\
+          STM32F423xx */
+
+/*----------------------------------------------------------------------------*/
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
+/** @brief Enable PLLSAI_RDY interrupt.
+  */
+#define __HAL_RCC_PLLSAI_ENABLE_IT() (RCC->CIR |= (RCC_CIR_PLLSAIRDYIE))
+
+/** @brief Disable PLLSAI_RDY interrupt.
+  */
+#define __HAL_RCC_PLLSAI_DISABLE_IT() (RCC->CIR &= ~(RCC_CIR_PLLSAIRDYIE))
+
+/** @brief Clear the PLLSAI RDY interrupt pending bits.
+  */
+#define __HAL_RCC_PLLSAI_CLEAR_IT() (RCC->CIR |= (RCC_CIR_PLLSAIRDYF))
+
+/** @brief Check the PLLSAI RDY interrupt has occurred or not.
+  * @retval The new state (TRUE or FALSE).
+  */
+#define __HAL_RCC_PLLSAI_GET_IT() ((RCC->CIR & (RCC_CIR_PLLSAIRDYIE)) == (RCC_CIR_PLLSAIRDYIE))
+
+/** @brief  Check PLLSAI RDY flag is set or not.
+  * @retval The new state (TRUE or FALSE).
+  */
+#define __HAL_RCC_PLLSAI_GET_FLAG() ((RCC->CR & (RCC_CR_PLLSAIRDY)) == (RCC_CR_PLLSAIRDY))
+
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */
+
+#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
+/** @brief  Macros to enable or disable the RCC MCO1 feature.
+  */
+#define __HAL_RCC_MCO1_ENABLE() (*(__IO uint32_t *) RCC_CFGR_MCO1EN_BB = ENABLE)
+#define __HAL_RCC_MCO1_DISABLE() (*(__IO uint32_t *) RCC_CFGR_MCO1EN_BB = DISABLE)
+
+/** @brief  Macros to enable or disable the RCC MCO2 feature.
+  */
+#define __HAL_RCC_MCO2_ENABLE() (*(__IO uint32_t *) RCC_CFGR_MCO2EN_BB = ENABLE)
+#define __HAL_RCC_MCO2_DISABLE() (*(__IO uint32_t *) RCC_CFGR_MCO2EN_BB = DISABLE)
+
+#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup RCCEx_Exported_Functions
+  *  @{
+  */
+
+/** @addtogroup RCCEx_Exported_Functions_Group1
+  *  @{
+  */
+HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit);
+void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit);
+
+uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk);
+
+#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F411xE) ||\
+    defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||\
+    defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||\
+    defined(STM32F423xx)
+void HAL_RCCEx_SelectLSEMode(uint8_t Mode);
+#endif /* STM32F410xx || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
+#if defined(RCC_PLLI2S_SUPPORT)
+HAL_StatusTypeDef HAL_RCCEx_EnablePLLI2S(RCC_PLLI2SInitTypeDef  *PLLI2SInit);
+HAL_StatusTypeDef HAL_RCCEx_DisablePLLI2S(void);
+#endif /* RCC_PLLI2S_SUPPORT */
+#if defined(RCC_PLLSAI_SUPPORT)
+HAL_StatusTypeDef HAL_RCCEx_EnablePLLSAI(RCC_PLLSAIInitTypeDef  *PLLSAIInit);
+HAL_StatusTypeDef HAL_RCCEx_DisablePLLSAI(void);
+#endif /* RCC_PLLSAI_SUPPORT */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup RCCEx_Private_Constants RCCEx Private Constants
+  * @{
+  */
+
+/** @defgroup RCCEx_BitAddress_AliasRegion RCC BitAddress AliasRegion
+  * @brief RCC registers bit address in the alias region
+  * @{
+  */
+/* --- CR Register ---*/
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
+    defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
+/* Alias word address of PLLSAION bit */
+#define RCC_PLLSAION_BIT_NUMBER       0x1CU
+#define RCC_CR_PLLSAION_BB            (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_PLLSAION_BIT_NUMBER * 4U))
+
+#define PLLSAI_TIMEOUT_VALUE          2U  /* Timeout value fixed to 2 ms  */
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */
+
+#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || \
+    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \
+    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || \
+    defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \
+    defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
+/* Alias word address of PLLI2SON bit */
+#define RCC_PLLI2SON_BIT_NUMBER    0x1AU
+#define RCC_CR_PLLI2SON_BB         (PERIPH_BB_BASE + (RCC_CR_OFFSET * 32U) + (RCC_PLLI2SON_BIT_NUMBER * 4U))
+#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx ||
+          STM32F401xC || STM32F401xE || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx ||
+          STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
+
+/* --- DCKCFGR Register ---*/
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
+    defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F401xC) ||\
+    defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F469xx) ||\
+    defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||\
+    defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
+/* Alias word address of TIMPRE bit */
+#define RCC_DCKCFGR_OFFSET            (RCC_OFFSET + 0x8CU)
+#define RCC_TIMPRE_BIT_NUMBER          0x18U
+#define RCC_DCKCFGR_TIMPRE_BB         (PERIPH_BB_BASE + (RCC_DCKCFGR_OFFSET * 32U) + (RCC_TIMPRE_BIT_NUMBER * 4U))
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F410xx || STM32F401xC ||\
+          STM32F401xE || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx ||\
+          STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
+
+/* --- CFGR Register ---*/
+#define RCC_CFGR_OFFSET            (RCC_OFFSET + 0x08U)
+#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || \
+    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \
+    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || \
+    defined(STM32F469xx) || defined(STM32F479xx)
+/* Alias word address of I2SSRC bit */
+#define RCC_I2SSRC_BIT_NUMBER      0x17U
+#define RCC_CFGR_I2SSRC_BB         (PERIPH_BB_BASE + (RCC_CFGR_OFFSET * 32U) + (RCC_I2SSRC_BIT_NUMBER * 4U))
+
+#define PLLI2S_TIMEOUT_VALUE       2U  /* Timeout value fixed to 2 ms  */
+#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx ||
+          STM32F401xC || STM32F401xE || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx */
+
+#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) ||\
+    defined(STM32F413xx) || defined(STM32F423xx)
+/* --- PLLI2SCFGR Register ---*/
+#define RCC_PLLI2SCFGR_OFFSET         (RCC_OFFSET + 0x84U)
+/* Alias word address of PLLI2SSRC bit */
+#define RCC_PLLI2SSRC_BIT_NUMBER      0x16U
+#define RCC_PLLI2SCFGR_PLLI2SSRC_BB         (PERIPH_BB_BASE\
+                                             + (RCC_PLLI2SCFGR_OFFSET * 32U) + (RCC_PLLI2SSRC_BIT_NUMBER * 4U))
+
+#define PLLI2S_TIMEOUT_VALUE          2U  /* Timeout value fixed to 2 ms */
+#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx | STM32F423xx */
+
+#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
+/* Alias word address of MCO1EN bit */
+#define RCC_MCO1EN_BIT_NUMBER      0x8U
+#define RCC_CFGR_MCO1EN_BB         (PERIPH_BB_BASE + (RCC_CFGR_OFFSET * 32U) + (RCC_MCO1EN_BIT_NUMBER * 4U))
+
+/* Alias word address of MCO2EN bit */
+#define RCC_MCO2EN_BIT_NUMBER      0x9U
+#define RCC_CFGR_MCO2EN_BB         (PERIPH_BB_BASE + (RCC_CFGR_OFFSET * 32U) + (RCC_MCO2EN_BIT_NUMBER * 4U))
+#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
+
+#define PLL_TIMEOUT_VALUE          2U  /* 2 ms */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup RCCEx_Private_Macros RCCEx Private Macros
+  * @{
+  */
+/** @defgroup RCCEx_IS_RCC_Definitions RCC Private macros to check input parameters
+  * @{
+  */
+#define IS_RCC_PLLN_VALUE(VALUE) ((50U <= (VALUE)) && ((VALUE) <= 432U))
+#define IS_RCC_PLLI2SN_VALUE(VALUE) ((50U <= (VALUE)) && ((VALUE) <= 432U))
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx)
+#define IS_RCC_PERIPHCLOCK(SELECTION) ((1U <= (SELECTION)) && ((SELECTION) <= 0x0000007FU))
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */
+
+#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx)|| defined(STM32F417xx)
+#define IS_RCC_PERIPHCLOCK(SELECTION) ((1U <= (SELECTION)) && ((SELECTION) <= 0x00000007U))
+#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */
+
+#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
+#define IS_RCC_PERIPHCLOCK(SELECTION) ((1U <= (SELECTION)) && ((SELECTION) <= 0x0000000FU))
+#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
+
+#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
+#define IS_RCC_PERIPHCLOCK(SELECTION) ((1U <= (SELECTION)) && ((SELECTION) <= 0x0000001FU))
+#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
+
+#if defined(STM32F446xx)
+#define IS_RCC_PERIPHCLOCK(SELECTION) ((1U <= (SELECTION)) && ((SELECTION) <= 0x00000FFFU))
+#endif /* STM32F446xx */
+
+#if defined(STM32F469xx) || defined(STM32F479xx)
+#define IS_RCC_PERIPHCLOCK(SELECTION) ((1U <= (SELECTION)) && ((SELECTION) <= 0x000001FFU))
+#endif /* STM32F469xx || STM32F479xx */
+
+#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx)
+#define IS_RCC_PERIPHCLOCK(SELECTION) ((1U <= (SELECTION)) && ((SELECTION) <= 0x000003FFU))
+#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */
+
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define IS_RCC_PERIPHCLOCK(SELECTION) ((1U <= (SELECTION)) && ((SELECTION) <= 0x00007FFFU))
+#endif /* STM32F413xx || STM32F423xx */
+
+#define IS_RCC_PLLI2SR_VALUE(VALUE) ((2U <= (VALUE)) && ((VALUE) <= 7U))
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) ||\
+    defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
+#define IS_RCC_PLLI2SQ_VALUE(VALUE)     ((2U <= (VALUE)) && ((VALUE) <= 15U))
+
+#define IS_RCC_PLLSAIN_VALUE(VALUE)     ((50U <= (VALUE)) && ((VALUE) <= 432U))
+
+#define IS_RCC_PLLSAIQ_VALUE(VALUE)     ((2U <= (VALUE)) && ((VALUE) <= 15U))
+
+#define IS_RCC_PLLSAIR_VALUE(VALUE)     ((2U <= (VALUE)) && ((VALUE) <= 7U))
+
+#define IS_RCC_PLLSAI_DIVQ_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 32U))
+
+#define IS_RCC_PLLI2S_DIVQ_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 32U))
+
+#define IS_RCC_PLLSAI_DIVR_VALUE(VALUE) (((VALUE) == RCC_PLLSAIDIVR_2)  ||\
+                                         ((VALUE) == RCC_PLLSAIDIVR_4)  ||\
+                                         ((VALUE) == RCC_PLLSAIDIVR_8)  ||\
+                                         ((VALUE) == RCC_PLLSAIDIVR_16))
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */
+
+#if defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \
+    defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
+#define IS_RCC_PLLI2SM_VALUE(VALUE)   ((2U <= (VALUE)) && ((VALUE) <= 63U))
+
+#define IS_RCC_LSE_MODE(MODE)           (((MODE) == RCC_LSE_LOWPOWER_MODE) ||\
+                                         ((MODE) == RCC_LSE_HIGHDRIVE_MODE))
+#endif /* STM32F411xE || STM32F446xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx  */
+
+#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
+#define IS_RCC_PLLR_VALUE(VALUE) ((2U <= (VALUE)) && ((VALUE) <= 7U))
+
+#define IS_RCC_LSE_MODE(MODE)           (((MODE) == RCC_LSE_LOWPOWER_MODE) ||\
+                                         ((MODE) == RCC_LSE_HIGHDRIVE_MODE))
+
+#define IS_RCC_FMPI2C1CLKSOURCE(SOURCE)   (((SOURCE) == RCC_FMPI2C1CLKSOURCE_PCLK1)    ||\
+                                           ((SOURCE) == RCC_FMPI2C1CLKSOURCE_SYSCLK) ||\
+                                           ((SOURCE) == RCC_FMPI2C1CLKSOURCE_HSI))
+
+#define IS_RCC_LPTIM1CLKSOURCE(SOURCE)   (((SOURCE) == RCC_LPTIM1CLKSOURCE_PCLK1) ||\
+                                          ((SOURCE) == RCC_LPTIM1CLKSOURCE_HSI) ||\
+                                          ((SOURCE) == RCC_LPTIM1CLKSOURCE_LSI) ||\
+                                          ((SOURCE) == RCC_LPTIM1CLKSOURCE_LSE))
+
+#define IS_RCC_I2SAPBCLKSOURCE(SOURCE)      (((SOURCE) == RCC_I2SAPBCLKSOURCE_PLLR)    ||\
+                                             ((SOURCE) == RCC_I2SAPBCLKSOURCE_EXT)    ||\
+                                             ((SOURCE) == RCC_I2SAPBCLKSOURCE_PLLSRC))
+#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
+
+#if defined(STM32F446xx)
+#define IS_RCC_PLLR_VALUE(VALUE) ((2U <= (VALUE)) && ((VALUE) <= 7U))
+
+#define IS_RCC_PLLI2SP_VALUE(VALUE)       (((VALUE) == RCC_PLLI2SP_DIV2) ||\
+                                           ((VALUE) == RCC_PLLI2SP_DIV4) ||\
+                                           ((VALUE) == RCC_PLLI2SP_DIV6) ||\
+                                           ((VALUE) == RCC_PLLI2SP_DIV8))
+
+#define IS_RCC_PLLSAIM_VALUE(VALUE)       ((VALUE) <= 63U)
+
+#define IS_RCC_PLLSAIP_VALUE(VALUE)       (((VALUE) == RCC_PLLSAIP_DIV2) ||\
+                                           ((VALUE) == RCC_PLLSAIP_DIV4) ||\
+                                           ((VALUE) == RCC_PLLSAIP_DIV6) ||\
+                                           ((VALUE) == RCC_PLLSAIP_DIV8))
+
+#define IS_RCC_SAI1CLKSOURCE(SOURCE)      (((SOURCE) == RCC_SAI1CLKSOURCE_PLLSAI) ||\
+                                           ((SOURCE) == RCC_SAI1CLKSOURCE_PLLI2S) ||\
+                                           ((SOURCE) == RCC_SAI1CLKSOURCE_PLLR)   ||\
+                                           ((SOURCE) == RCC_SAI1CLKSOURCE_EXT))
+
+#define IS_RCC_SAI2CLKSOURCE(SOURCE)      (((SOURCE) == RCC_SAI2CLKSOURCE_PLLSAI) ||\
+                                           ((SOURCE) == RCC_SAI2CLKSOURCE_PLLI2S) ||\
+                                           ((SOURCE) == RCC_SAI2CLKSOURCE_PLLR)   ||\
+                                           ((SOURCE) == RCC_SAI2CLKSOURCE_PLLSRC))
+
+#define IS_RCC_I2SAPB1CLKSOURCE(SOURCE)   (((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLI2S) ||\
+                                           ((SOURCE) == RCC_I2SAPB1CLKSOURCE_EXT)    ||\
+                                           ((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLR)   ||\
+                                           ((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLSRC))
+
+#define IS_RCC_I2SAPB2CLKSOURCE(SOURCE)  (((SOURCE) == RCC_I2SAPB2CLKSOURCE_PLLI2S) ||\
+                                          ((SOURCE) == RCC_I2SAPB2CLKSOURCE_EXT)    ||\
+                                          ((SOURCE) == RCC_I2SAPB2CLKSOURCE_PLLR)   ||\
+                                          ((SOURCE) == RCC_I2SAPB2CLKSOURCE_PLLSRC))
+
+#define IS_RCC_FMPI2C1CLKSOURCE(SOURCE)   (((SOURCE) == RCC_FMPI2C1CLKSOURCE_PCLK1)    ||\
+                                           ((SOURCE) == RCC_FMPI2C1CLKSOURCE_SYSCLK) ||\
+                                           ((SOURCE) == RCC_FMPI2C1CLKSOURCE_HSI))
+
+#define IS_RCC_CECCLKSOURCE(SOURCE)       (((SOURCE) == RCC_CECCLKSOURCE_HSI)   ||\
+                                           ((SOURCE) == RCC_CECCLKSOURCE_LSE))
+
+#define IS_RCC_CLK48CLKSOURCE(SOURCE)      (((SOURCE) == RCC_CLK48CLKSOURCE_PLLQ) ||\
+                                            ((SOURCE) == RCC_CLK48CLKSOURCE_PLLSAIP))
+
+#define IS_RCC_SDIOCLKSOURCE(SOURCE)      (((SOURCE) == RCC_SDIOCLKSOURCE_CLK48) ||\
+                                           ((SOURCE) == RCC_SDIOCLKSOURCE_SYSCLK))
+
+#define IS_RCC_SPDIFRXCLKSOURCE(SOURCE)   (((SOURCE) == RCC_SPDIFRXCLKSOURCE_PLLR) ||\
+                                           ((SOURCE) == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
+#endif /* STM32F446xx */
+
+#if defined(STM32F469xx) || defined(STM32F479xx)
+#define IS_RCC_PLLR_VALUE(VALUE)            ((2U <= (VALUE)) && ((VALUE) <= 7U))
+
+#define IS_RCC_PLLSAIP_VALUE(VALUE)         (((VALUE) == RCC_PLLSAIP_DIV2) ||\
+                                             ((VALUE) == RCC_PLLSAIP_DIV4) ||\
+                                             ((VALUE) == RCC_PLLSAIP_DIV6) ||\
+                                             ((VALUE) == RCC_PLLSAIP_DIV8))
+
+#define IS_RCC_CLK48CLKSOURCE(SOURCE)        (((SOURCE) == RCC_CLK48CLKSOURCE_PLLQ) ||\
+                                              ((SOURCE) == RCC_CLK48CLKSOURCE_PLLSAIP))
+
+#define IS_RCC_SDIOCLKSOURCE(SOURCE)        (((SOURCE) == RCC_SDIOCLKSOURCE_CLK48) ||\
+                                             ((SOURCE) == RCC_SDIOCLKSOURCE_SYSCLK))
+
+#define IS_RCC_DSIBYTELANECLKSOURCE(SOURCE) (((SOURCE) == RCC_DSICLKSOURCE_PLLR)  ||\
+                                             ((SOURCE) == RCC_DSICLKSOURCE_DSIPHY))
+
+#define IS_RCC_LSE_MODE(MODE)               (((MODE) == RCC_LSE_LOWPOWER_MODE) ||\
+                                             ((MODE) == RCC_LSE_HIGHDRIVE_MODE))
+#endif /* STM32F469xx || STM32F479xx */
+
+#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) ||\
+    defined(STM32F413xx) || defined(STM32F423xx)
+#define IS_RCC_PLLI2SQ_VALUE(VALUE) ((2U <= (VALUE)) && ((VALUE) <= 15U))
+
+#define IS_RCC_PLLR_VALUE(VALUE) ((2U <= (VALUE)) && ((VALUE) <= 7U))
+
+#define IS_RCC_PLLI2SCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_PLLI2SCLKSOURCE_PLLSRC) || \
+                                            ((__SOURCE__) == RCC_PLLI2SCLKSOURCE_EXT))
+
+#define IS_RCC_I2SAPB1CLKSOURCE(SOURCE)   (((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLI2S) ||\
+                                           ((SOURCE) == RCC_I2SAPB1CLKSOURCE_EXT)    ||\
+                                           ((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLR)   ||\
+                                           ((SOURCE) == RCC_I2SAPB1CLKSOURCE_PLLSRC))
+
+#define IS_RCC_I2SAPB2CLKSOURCE(SOURCE)  (((SOURCE) == RCC_I2SAPB2CLKSOURCE_PLLI2S) ||\
+                                          ((SOURCE) == RCC_I2SAPB2CLKSOURCE_EXT)    ||\
+                                          ((SOURCE) == RCC_I2SAPB2CLKSOURCE_PLLR)   ||\
+                                          ((SOURCE) == RCC_I2SAPB2CLKSOURCE_PLLSRC))
+
+#define IS_RCC_FMPI2C1CLKSOURCE(SOURCE)   (((SOURCE) == RCC_FMPI2C1CLKSOURCE_PCLK1)    ||\
+                                           ((SOURCE) == RCC_FMPI2C1CLKSOURCE_SYSCLK) ||\
+                                           ((SOURCE) == RCC_FMPI2C1CLKSOURCE_HSI))
+
+#define IS_RCC_CLK48CLKSOURCE(SOURCE)      (((SOURCE) == RCC_CLK48CLKSOURCE_PLLQ) ||\
+                                            ((SOURCE) == RCC_CLK48CLKSOURCE_PLLI2SQ))
+
+#define IS_RCC_SDIOCLKSOURCE(SOURCE)      (((SOURCE) == RCC_SDIOCLKSOURCE_CLK48) ||\
+                                           ((SOURCE) == RCC_SDIOCLKSOURCE_SYSCLK))
+
+#define IS_RCC_DFSDM1CLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_DFSDM1CLKSOURCE_PCLK2) || \
+                                            ((__SOURCE__) == RCC_DFSDM1CLKSOURCE_SYSCLK))
+
+#define IS_RCC_DFSDM1AUDIOCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_DFSDM1AUDIOCLKSOURCE_I2S1) || \
+                                                 ((__SOURCE__) == RCC_DFSDM1AUDIOCLKSOURCE_I2S2))
+
+#if defined(STM32F413xx) || defined(STM32F423xx)
+#define IS_RCC_DFSDM2CLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_DFSDM2CLKSOURCE_PCLK2) || \
+                                            ((__SOURCE__) == RCC_DFSDM2CLKSOURCE_SYSCLK))
+
+#define IS_RCC_DFSDM2AUDIOCLKSOURCE(__SOURCE__) (((__SOURCE__) == RCC_DFSDM2AUDIOCLKSOURCE_I2S1) || \
+                                                 ((__SOURCE__) == RCC_DFSDM2AUDIOCLKSOURCE_I2S2))
+
+#define IS_RCC_LPTIM1CLKSOURCE(SOURCE)   (((SOURCE) == RCC_LPTIM1CLKSOURCE_PCLK1) ||\
+                                          ((SOURCE) == RCC_LPTIM1CLKSOURCE_HSI)  ||\
+                                          ((SOURCE) == RCC_LPTIM1CLKSOURCE_LSI)  ||\
+                                          ((SOURCE) == RCC_LPTIM1CLKSOURCE_LSE))
+
+#define IS_RCC_SAIACLKSOURCE(SOURCE)     (((SOURCE) == RCC_SAIACLKSOURCE_PLLI2SR) ||\
+                                          ((SOURCE) == RCC_SAIACLKSOURCE_EXT)     ||\
+                                          ((SOURCE) == RCC_SAIACLKSOURCE_PLLR)    ||\
+                                          ((SOURCE) == RCC_SAIACLKSOURCE_PLLSRC))
+
+#define IS_RCC_SAIBCLKSOURCE(SOURCE)     (((SOURCE) == RCC_SAIBCLKSOURCE_PLLI2SR) ||\
+                                          ((SOURCE) == RCC_SAIBCLKSOURCE_EXT)     ||\
+                                          ((SOURCE) == RCC_SAIBCLKSOURCE_PLLR)    ||\
+                                          ((SOURCE) == RCC_SAIBCLKSOURCE_PLLSRC))
+
+#define IS_RCC_PLL_DIVR_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 32U))
+
+#define IS_RCC_PLLI2S_DIVR_VALUE(VALUE) ((1U <= (VALUE)) && ((VALUE) <= 32U))
+
+#endif /* STM32F413xx || STM32F423xx */
+#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
+
+#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) || \
+    defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \
+    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE) || defined(STM32F446xx) || \
+    defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \
+    defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
+
+#define IS_RCC_MCO2SOURCE(SOURCE) (((SOURCE) == RCC_MCO2SOURCE_SYSCLK) || ((SOURCE) == RCC_MCO2SOURCE_PLLI2SCLK)|| \
+                                   ((SOURCE) == RCC_MCO2SOURCE_HSE)    || ((SOURCE) == RCC_MCO2SOURCE_PLLCLK))
+
+#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx ||
+          STM32F401xC || STM32F401xE || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx || \
+          STM32F412Rx */
+
+#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
+#define IS_RCC_MCO2SOURCE(SOURCE) (((SOURCE) == RCC_MCO2SOURCE_SYSCLK) || ((SOURCE) == RCC_MCO2SOURCE_I2SCLK)|| \
+                                   ((SOURCE) == RCC_MCO2SOURCE_HSE)    || ((SOURCE) == RCC_MCO2SOURCE_PLLCLK))
+#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __STM32F4xx_HAL_RCC_EX_H */
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h
new file mode 100644
index 0000000..53c9bf6
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h
@@ -0,0 +1,2157 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_hal_tim.h
+  * @author  MCD Application Team
+  * @brief   Header file of TIM HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2016 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32F4xx_HAL_TIM_H
+#define STM32F4xx_HAL_TIM_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx_hal_def.h"
+
+/** @addtogroup STM32F4xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup TIM
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup TIM_Exported_Types TIM Exported Types
+  * @{
+  */
+
+/**
+  * @brief  TIM Time base Configuration Structure definition
+  */
+typedef struct
+{
+  uint32_t Prescaler;         /*!< Specifies the prescaler value used to divide the TIM clock.
+                                   This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */
+
+  uint32_t CounterMode;       /*!< Specifies the counter mode.
+                                   This parameter can be a value of @ref TIM_Counter_Mode */
+
+  uint32_t Period;            /*!< Specifies the period value to be loaded into the active
+                                   Auto-Reload Register at the next update event.
+                                   This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF.  */
+
+  uint32_t ClockDivision;     /*!< Specifies the clock division.
+                                   This parameter can be a value of @ref TIM_ClockDivision */
+
+  uint32_t RepetitionCounter;  /*!< Specifies the repetition counter value. Each time the RCR downcounter
+                                    reaches zero, an update event is generated and counting restarts
+                                    from the RCR value (N).
+                                    This means in PWM mode that (N+1) corresponds to:
+                                        - the number of PWM periods in edge-aligned mode
+                                        - the number of half PWM period in center-aligned mode
+                                     GP timers: this parameter must be a number between Min_Data = 0x00 and
+                                     Max_Data = 0xFF.
+                                     Advanced timers: this parameter must be a number between Min_Data = 0x0000 and
+                                     Max_Data = 0xFFFF. */
+
+  uint32_t AutoReloadPreload;  /*!< Specifies the auto-reload preload.
+                                   This parameter can be a value of @ref TIM_AutoReloadPreload */
+} TIM_Base_InitTypeDef;
+
+/**
+  * @brief  TIM Output Compare Configuration Structure definition
+  */
+typedef struct
+{
+  uint32_t OCMode;        /*!< Specifies the TIM mode.
+                               This parameter can be a value of @ref TIM_Output_Compare_and_PWM_modes */
+
+  uint32_t Pulse;         /*!< Specifies the pulse value to be loaded into the Capture Compare Register.
+                               This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */
+
+  uint32_t OCPolarity;    /*!< Specifies the output polarity.
+                               This parameter can be a value of @ref TIM_Output_Compare_Polarity */
+
+  uint32_t OCNPolarity;   /*!< Specifies the complementary output polarity.
+                               This parameter can be a value of @ref TIM_Output_Compare_N_Polarity
+                               @note This parameter is valid only for timer instances supporting break feature. */
+
+  uint32_t OCFastMode;    /*!< Specifies the Fast mode state.
+                               This parameter can be a value of @ref TIM_Output_Fast_State
+                               @note This parameter is valid only in PWM1 and PWM2 mode. */
+
+
+  uint32_t OCIdleState;   /*!< Specifies the TIM Output Compare pin state during Idle state.
+                               This parameter can be a value of @ref TIM_Output_Compare_Idle_State
+                               @note This parameter is valid only for timer instances supporting break feature. */
+
+  uint32_t OCNIdleState;  /*!< Specifies the TIM Output Compare pin state during Idle state.
+                               This parameter can be a value of @ref TIM_Output_Compare_N_Idle_State
+                               @note This parameter is valid only for timer instances supporting break feature. */
+} TIM_OC_InitTypeDef;
+
+/**
+  * @brief  TIM One Pulse Mode Configuration Structure definition
+  */
+typedef struct
+{
+  uint32_t OCMode;        /*!< Specifies the TIM mode.
+                               This parameter can be a value of @ref TIM_Output_Compare_and_PWM_modes */
+
+  uint32_t Pulse;         /*!< Specifies the pulse value to be loaded into the Capture Compare Register.
+                               This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */
+
+  uint32_t OCPolarity;    /*!< Specifies the output polarity.
+                               This parameter can be a value of @ref TIM_Output_Compare_Polarity */
+
+  uint32_t OCNPolarity;   /*!< Specifies the complementary output polarity.
+                               This parameter can be a value of @ref TIM_Output_Compare_N_Polarity
+                               @note This parameter is valid only for timer instances supporting break feature. */
+
+  uint32_t OCIdleState;   /*!< Specifies the TIM Output Compare pin state during Idle state.
+                               This parameter can be a value of @ref TIM_Output_Compare_Idle_State
+                               @note This parameter is valid only for timer instances supporting break feature. */
+
+  uint32_t OCNIdleState;  /*!< Specifies the TIM Output Compare pin state during Idle state.
+                               This parameter can be a value of @ref TIM_Output_Compare_N_Idle_State
+                               @note This parameter is valid only for timer instances supporting break feature. */
+
+  uint32_t ICPolarity;    /*!< Specifies the active edge of the input signal.
+                               This parameter can be a value of @ref TIM_Input_Capture_Polarity */
+
+  uint32_t ICSelection;   /*!< Specifies the input.
+                              This parameter can be a value of @ref TIM_Input_Capture_Selection */
+
+  uint32_t ICFilter;      /*!< Specifies the input capture filter.
+                              This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
+} TIM_OnePulse_InitTypeDef;
+
+/**
+  * @brief  TIM Input Capture Configuration Structure definition
+  */
+typedef struct
+{
+  uint32_t  ICPolarity;  /*!< Specifies the active edge of the input signal.
+                              This parameter can be a value of @ref TIM_Input_Capture_Polarity */
+
+  uint32_t ICSelection;  /*!< Specifies the input.
+                              This parameter can be a value of @ref TIM_Input_Capture_Selection */
+
+  uint32_t ICPrescaler;  /*!< Specifies the Input Capture Prescaler.
+                              This parameter can be a value of @ref TIM_Input_Capture_Prescaler */
+
+  uint32_t ICFilter;     /*!< Specifies the input capture filter.
+                              This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
+} TIM_IC_InitTypeDef;
+
+/**
+  * @brief  TIM Encoder Configuration Structure definition
+  */
+typedef struct
+{
+  uint32_t EncoderMode;   /*!< Specifies the active edge of the input signal.
+                               This parameter can be a value of @ref TIM_Encoder_Mode */
+
+  uint32_t IC1Polarity;   /*!< Specifies the active edge of the input signal.
+                               This parameter can be a value of @ref TIM_Encoder_Input_Polarity */
+
+  uint32_t IC1Selection;  /*!< Specifies the input.
+                               This parameter can be a value of @ref TIM_Input_Capture_Selection */
+
+  uint32_t IC1Prescaler;  /*!< Specifies the Input Capture Prescaler.
+                               This parameter can be a value of @ref TIM_Input_Capture_Prescaler */
+
+  uint32_t IC1Filter;     /*!< Specifies the input capture filter.
+                               This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
+
+  uint32_t IC2Polarity;   /*!< Specifies the active edge of the input signal.
+                               This parameter can be a value of @ref TIM_Encoder_Input_Polarity */
+
+  uint32_t IC2Selection;  /*!< Specifies the input.
+                              This parameter can be a value of @ref TIM_Input_Capture_Selection */
+
+  uint32_t IC2Prescaler;  /*!< Specifies the Input Capture Prescaler.
+                               This parameter can be a value of @ref TIM_Input_Capture_Prescaler */
+
+  uint32_t IC2Filter;     /*!< Specifies the input capture filter.
+                               This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
+} TIM_Encoder_InitTypeDef;
+
+/**
+  * @brief  Clock Configuration Handle Structure definition
+  */
+typedef struct
+{
+  uint32_t ClockSource;     /*!< TIM clock sources
+                                 This parameter can be a value of @ref TIM_Clock_Source */
+  uint32_t ClockPolarity;   /*!< TIM clock polarity
+                                 This parameter can be a value of @ref TIM_Clock_Polarity */
+  uint32_t ClockPrescaler;  /*!< TIM clock prescaler
+                                 This parameter can be a value of @ref TIM_Clock_Prescaler */
+  uint32_t ClockFilter;     /*!< TIM clock filter
+                                 This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
+} TIM_ClockConfigTypeDef;
+
+/**
+  * @brief  TIM Clear Input Configuration Handle Structure definition
+  */
+typedef struct
+{
+  uint32_t ClearInputState;      /*!< TIM clear Input state
+                                      This parameter can be ENABLE or DISABLE */
+  uint32_t ClearInputSource;     /*!< TIM clear Input sources
+                                      This parameter can be a value of @ref TIM_ClearInput_Source */
+  uint32_t ClearInputPolarity;   /*!< TIM Clear Input polarity
+                                      This parameter can be a value of @ref TIM_ClearInput_Polarity */
+  uint32_t ClearInputPrescaler;  /*!< TIM Clear Input prescaler
+                                      This parameter must be 0: When OCRef clear feature is used with ETR source,
+                                      ETR prescaler must be off */
+  uint32_t ClearInputFilter;     /*!< TIM Clear Input filter
+                                      This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
+} TIM_ClearInputConfigTypeDef;
+
+/**
+  * @brief  TIM Master configuration Structure definition
+  */
+typedef struct
+{
+  uint32_t  MasterOutputTrigger;   /*!< Trigger output (TRGO) selection
+                                        This parameter can be a value of @ref TIM_Master_Mode_Selection */
+  uint32_t  MasterSlaveMode;       /*!< Master/slave mode selection
+                                        This parameter can be a value of @ref TIM_Master_Slave_Mode
+                                        @note When the Master/slave mode is enabled, the effect of
+                                        an event on the trigger input (TRGI) is delayed to allow a
+                                        perfect synchronization between the current timer and its
+                                        slaves (through TRGO). It is not mandatory in case of timer
+                                        synchronization mode. */
+} TIM_MasterConfigTypeDef;
+
+/**
+  * @brief  TIM Slave configuration Structure definition
+  */
+typedef struct
+{
+  uint32_t  SlaveMode;         /*!< Slave mode selection
+                                    This parameter can be a value of @ref TIM_Slave_Mode */
+  uint32_t  InputTrigger;      /*!< Input Trigger source
+                                    This parameter can be a value of @ref TIM_Trigger_Selection */
+  uint32_t  TriggerPolarity;   /*!< Input Trigger polarity
+                                    This parameter can be a value of @ref TIM_Trigger_Polarity */
+  uint32_t  TriggerPrescaler;  /*!< Input trigger prescaler
+                                    This parameter can be a value of @ref TIM_Trigger_Prescaler */
+  uint32_t  TriggerFilter;     /*!< Input trigger filter
+                                    This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF  */
+
+} TIM_SlaveConfigTypeDef;
+
+/**
+  * @brief  TIM Break input(s) and Dead time configuration Structure definition
+  * @note   2 break inputs can be configured (BKIN and BKIN2) with configurable
+  *        filter and polarity.
+  */
+typedef struct
+{
+  uint32_t OffStateRunMode;      /*!< TIM off state in run mode, This parameter can be a value of @ref TIM_OSSR_Off_State_Selection_for_Run_mode_state */
+
+  uint32_t OffStateIDLEMode;     /*!< TIM off state in IDLE mode, This parameter can be a value of @ref TIM_OSSI_Off_State_Selection_for_Idle_mode_state */
+
+  uint32_t LockLevel;            /*!< TIM Lock level, This parameter can be a value of @ref TIM_Lock_level */
+
+  uint32_t DeadTime;             /*!< TIM dead Time, This parameter can be a number between Min_Data = 0x00 and Max_Data = 0xFF */
+
+  uint32_t BreakState;           /*!< TIM Break State, This parameter can be a value of @ref TIM_Break_Input_enable_disable */
+
+  uint32_t BreakPolarity;        /*!< TIM Break input polarity, This parameter can be a value of @ref TIM_Break_Polarity */
+
+  uint32_t BreakFilter;          /*!< Specifies the break input filter.This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
+
+  uint32_t AutomaticOutput;      /*!< TIM Automatic Output Enable state, This parameter can be a value of @ref TIM_AOE_Bit_Set_Reset */
+
+} TIM_BreakDeadTimeConfigTypeDef;
+
+/**
+  * @brief  HAL State structures definition
+  */
+typedef enum
+{
+  HAL_TIM_STATE_RESET             = 0x00U,    /*!< Peripheral not yet initialized or disabled  */
+  HAL_TIM_STATE_READY             = 0x01U,    /*!< Peripheral Initialized and ready for use    */
+  HAL_TIM_STATE_BUSY              = 0x02U,    /*!< An internal process is ongoing              */
+  HAL_TIM_STATE_TIMEOUT           = 0x03U,    /*!< Timeout state                               */
+  HAL_TIM_STATE_ERROR             = 0x04U     /*!< Reception process is ongoing                */
+} HAL_TIM_StateTypeDef;
+
+/**
+  * @brief  TIM Channel States definition
+  */
+typedef enum
+{
+  HAL_TIM_CHANNEL_STATE_RESET             = 0x00U,    /*!< TIM Channel initial state                         */
+  HAL_TIM_CHANNEL_STATE_READY             = 0x01U,    /*!< TIM Channel ready for use                         */
+  HAL_TIM_CHANNEL_STATE_BUSY              = 0x02U,    /*!< An internal process is ongoing on the TIM channel */
+} HAL_TIM_ChannelStateTypeDef;
+
+/**
+  * @brief  DMA Burst States definition
+  */
+typedef enum
+{
+  HAL_DMA_BURST_STATE_RESET             = 0x00U,    /*!< DMA Burst initial state */
+  HAL_DMA_BURST_STATE_READY             = 0x01U,    /*!< DMA Burst ready for use */
+  HAL_DMA_BURST_STATE_BUSY              = 0x02U,    /*!< Ongoing DMA Burst       */
+} HAL_TIM_DMABurstStateTypeDef;
+
+/**
+  * @brief  HAL Active channel structures definition
+  */
+typedef enum
+{
+  HAL_TIM_ACTIVE_CHANNEL_1        = 0x01U,    /*!< The active channel is 1     */
+  HAL_TIM_ACTIVE_CHANNEL_2        = 0x02U,    /*!< The active channel is 2     */
+  HAL_TIM_ACTIVE_CHANNEL_3        = 0x04U,    /*!< The active channel is 3     */
+  HAL_TIM_ACTIVE_CHANNEL_4        = 0x08U,    /*!< The active channel is 4     */
+  HAL_TIM_ACTIVE_CHANNEL_CLEARED  = 0x00U     /*!< All active channels cleared */
+} HAL_TIM_ActiveChannel;
+
+/**
+  * @brief  TIM Time Base Handle Structure definition
+  */
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+typedef struct __TIM_HandleTypeDef
+#else
+typedef struct
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+{
+  TIM_TypeDef                        *Instance;         /*!< Register base address                             */
+  TIM_Base_InitTypeDef               Init;              /*!< TIM Time Base required parameters                 */
+  HAL_TIM_ActiveChannel              Channel;           /*!< Active channel                                    */
+  DMA_HandleTypeDef                  *hdma[7];          /*!< DMA Handlers array
+                                                             This array is accessed by a @ref DMA_Handle_index */
+  HAL_LockTypeDef                    Lock;              /*!< Locking object                                    */
+  __IO HAL_TIM_StateTypeDef          State;             /*!< TIM operation state                               */
+  __IO HAL_TIM_ChannelStateTypeDef   ChannelState[4];   /*!< TIM channel operation state                       */
+  __IO HAL_TIM_ChannelStateTypeDef   ChannelNState[4];  /*!< TIM complementary channel operation state         */
+  __IO HAL_TIM_DMABurstStateTypeDef  DMABurstState;     /*!< DMA burst operation state                         */
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  void (* Base_MspInitCallback)(struct __TIM_HandleTypeDef *htim);              /*!< TIM Base Msp Init Callback                              */
+  void (* Base_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim);            /*!< TIM Base Msp DeInit Callback                            */
+  void (* IC_MspInitCallback)(struct __TIM_HandleTypeDef *htim);                /*!< TIM IC Msp Init Callback                                */
+  void (* IC_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim);              /*!< TIM IC Msp DeInit Callback                              */
+  void (* OC_MspInitCallback)(struct __TIM_HandleTypeDef *htim);                /*!< TIM OC Msp Init Callback                                */
+  void (* OC_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim);              /*!< TIM OC Msp DeInit Callback                              */
+  void (* PWM_MspInitCallback)(struct __TIM_HandleTypeDef *htim);               /*!< TIM PWM Msp Init Callback                               */
+  void (* PWM_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim);             /*!< TIM PWM Msp DeInit Callback                             */
+  void (* OnePulse_MspInitCallback)(struct __TIM_HandleTypeDef *htim);          /*!< TIM One Pulse Msp Init Callback                         */
+  void (* OnePulse_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim);        /*!< TIM One Pulse Msp DeInit Callback                       */
+  void (* Encoder_MspInitCallback)(struct __TIM_HandleTypeDef *htim);           /*!< TIM Encoder Msp Init Callback                           */
+  void (* Encoder_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim);         /*!< TIM Encoder Msp DeInit Callback                         */
+  void (* HallSensor_MspInitCallback)(struct __TIM_HandleTypeDef *htim);        /*!< TIM Hall Sensor Msp Init Callback                       */
+  void (* HallSensor_MspDeInitCallback)(struct __TIM_HandleTypeDef *htim);      /*!< TIM Hall Sensor Msp DeInit Callback                     */
+  void (* PeriodElapsedCallback)(struct __TIM_HandleTypeDef *htim);             /*!< TIM Period Elapsed Callback                             */
+  void (* PeriodElapsedHalfCpltCallback)(struct __TIM_HandleTypeDef *htim);     /*!< TIM Period Elapsed half complete Callback               */
+  void (* TriggerCallback)(struct __TIM_HandleTypeDef *htim);                   /*!< TIM Trigger Callback                                    */
+  void (* TriggerHalfCpltCallback)(struct __TIM_HandleTypeDef *htim);           /*!< TIM Trigger half complete Callback                      */
+  void (* IC_CaptureCallback)(struct __TIM_HandleTypeDef *htim);                /*!< TIM Input Capture Callback                              */
+  void (* IC_CaptureHalfCpltCallback)(struct __TIM_HandleTypeDef *htim);        /*!< TIM Input Capture half complete Callback                */
+  void (* OC_DelayElapsedCallback)(struct __TIM_HandleTypeDef *htim);           /*!< TIM Output Compare Delay Elapsed Callback               */
+  void (* PWM_PulseFinishedCallback)(struct __TIM_HandleTypeDef *htim);         /*!< TIM PWM Pulse Finished Callback                         */
+  void (* PWM_PulseFinishedHalfCpltCallback)(struct __TIM_HandleTypeDef *htim); /*!< TIM PWM Pulse Finished half complete Callback           */
+  void (* ErrorCallback)(struct __TIM_HandleTypeDef *htim);                     /*!< TIM Error Callback                                      */
+  void (* CommutationCallback)(struct __TIM_HandleTypeDef *htim);               /*!< TIM Commutation Callback                                */
+  void (* CommutationHalfCpltCallback)(struct __TIM_HandleTypeDef *htim);       /*!< TIM Commutation half complete Callback                  */
+  void (* BreakCallback)(struct __TIM_HandleTypeDef *htim);                     /*!< TIM Break Callback                                      */
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+} TIM_HandleTypeDef;
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+/**
+  * @brief  HAL TIM Callback ID enumeration definition
+  */
+typedef enum
+{
+  HAL_TIM_BASE_MSPINIT_CB_ID              = 0x00U   /*!< TIM Base MspInit Callback ID                               */
+  , HAL_TIM_BASE_MSPDEINIT_CB_ID          = 0x01U   /*!< TIM Base MspDeInit Callback ID                             */
+  , HAL_TIM_IC_MSPINIT_CB_ID              = 0x02U   /*!< TIM IC MspInit Callback ID                                 */
+  , HAL_TIM_IC_MSPDEINIT_CB_ID            = 0x03U   /*!< TIM IC MspDeInit Callback ID                               */
+  , HAL_TIM_OC_MSPINIT_CB_ID              = 0x04U   /*!< TIM OC MspInit Callback ID                                 */
+  , HAL_TIM_OC_MSPDEINIT_CB_ID            = 0x05U   /*!< TIM OC MspDeInit Callback ID                               */
+  , HAL_TIM_PWM_MSPINIT_CB_ID             = 0x06U   /*!< TIM PWM MspInit Callback ID                                */
+  , HAL_TIM_PWM_MSPDEINIT_CB_ID           = 0x07U   /*!< TIM PWM MspDeInit Callback ID                              */
+  , HAL_TIM_ONE_PULSE_MSPINIT_CB_ID       = 0x08U   /*!< TIM One Pulse MspInit Callback ID                          */
+  , HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID     = 0x09U   /*!< TIM One Pulse MspDeInit Callback ID                        */
+  , HAL_TIM_ENCODER_MSPINIT_CB_ID         = 0x0AU   /*!< TIM Encoder MspInit Callback ID                            */
+  , HAL_TIM_ENCODER_MSPDEINIT_CB_ID       = 0x0BU   /*!< TIM Encoder MspDeInit Callback ID                          */
+  , HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID     = 0x0CU   /*!< TIM Hall Sensor MspDeInit Callback ID                      */
+  , HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID   = 0x0DU   /*!< TIM Hall Sensor MspDeInit Callback ID                      */
+  , HAL_TIM_PERIOD_ELAPSED_CB_ID          = 0x0EU   /*!< TIM Period Elapsed Callback ID                             */
+  , HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID     = 0x0FU   /*!< TIM Period Elapsed half complete Callback ID               */
+  , HAL_TIM_TRIGGER_CB_ID                 = 0x10U   /*!< TIM Trigger Callback ID                                    */
+  , HAL_TIM_TRIGGER_HALF_CB_ID            = 0x11U   /*!< TIM Trigger half complete Callback ID                      */
+  , HAL_TIM_IC_CAPTURE_CB_ID              = 0x12U   /*!< TIM Input Capture Callback ID                              */
+  , HAL_TIM_IC_CAPTURE_HALF_CB_ID         = 0x13U   /*!< TIM Input Capture half complete Callback ID                */
+  , HAL_TIM_OC_DELAY_ELAPSED_CB_ID        = 0x14U   /*!< TIM Output Compare Delay Elapsed Callback ID               */
+  , HAL_TIM_PWM_PULSE_FINISHED_CB_ID      = 0x15U   /*!< TIM PWM Pulse Finished Callback ID                         */
+  , HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID = 0x16U   /*!< TIM PWM Pulse Finished half complete Callback ID           */
+  , HAL_TIM_ERROR_CB_ID                   = 0x17U   /*!< TIM Error Callback ID                                      */
+  , HAL_TIM_COMMUTATION_CB_ID             = 0x18U   /*!< TIM Commutation Callback ID                                */
+  , HAL_TIM_COMMUTATION_HALF_CB_ID        = 0x19U   /*!< TIM Commutation half complete Callback ID                  */
+  , HAL_TIM_BREAK_CB_ID                   = 0x1AU   /*!< TIM Break Callback ID                                      */
+} HAL_TIM_CallbackIDTypeDef;
+
+/**
+  * @brief  HAL TIM Callback pointer definition
+  */
+typedef  void (*pTIM_CallbackTypeDef)(TIM_HandleTypeDef *htim);  /*!< pointer to the TIM callback function */
+
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+/* End of exported types -----------------------------------------------------*/
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup TIM_Exported_Constants TIM Exported Constants
+  * @{
+  */
+
+/** @defgroup TIM_ClearInput_Source TIM Clear Input Source
+  * @{
+  */
+#define TIM_CLEARINPUTSOURCE_NONE           0x00000000U   /*!< OCREF_CLR is disabled */
+#define TIM_CLEARINPUTSOURCE_ETR            0x00000001U   /*!< OCREF_CLR is connected to ETRF input */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_DMA_Base_address TIM DMA Base Address
+  * @{
+  */
+#define TIM_DMABASE_CR1                    0x00000000U
+#define TIM_DMABASE_CR2                    0x00000001U
+#define TIM_DMABASE_SMCR                   0x00000002U
+#define TIM_DMABASE_DIER                   0x00000003U
+#define TIM_DMABASE_SR                     0x00000004U
+#define TIM_DMABASE_EGR                    0x00000005U
+#define TIM_DMABASE_CCMR1                  0x00000006U
+#define TIM_DMABASE_CCMR2                  0x00000007U
+#define TIM_DMABASE_CCER                   0x00000008U
+#define TIM_DMABASE_CNT                    0x00000009U
+#define TIM_DMABASE_PSC                    0x0000000AU
+#define TIM_DMABASE_ARR                    0x0000000BU
+#define TIM_DMABASE_RCR                    0x0000000CU
+#define TIM_DMABASE_CCR1                   0x0000000DU
+#define TIM_DMABASE_CCR2                   0x0000000EU
+#define TIM_DMABASE_CCR3                   0x0000000FU
+#define TIM_DMABASE_CCR4                   0x00000010U
+#define TIM_DMABASE_BDTR                   0x00000011U
+#define TIM_DMABASE_DCR                    0x00000012U
+#define TIM_DMABASE_DMAR                   0x00000013U
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Event_Source TIM Event Source
+  * @{
+  */
+#define TIM_EVENTSOURCE_UPDATE              TIM_EGR_UG     /*!< Reinitialize the counter and generates an update of the registers */
+#define TIM_EVENTSOURCE_CC1                 TIM_EGR_CC1G   /*!< A capture/compare event is generated on channel 1 */
+#define TIM_EVENTSOURCE_CC2                 TIM_EGR_CC2G   /*!< A capture/compare event is generated on channel 2 */
+#define TIM_EVENTSOURCE_CC3                 TIM_EGR_CC3G   /*!< A capture/compare event is generated on channel 3 */
+#define TIM_EVENTSOURCE_CC4                 TIM_EGR_CC4G   /*!< A capture/compare event is generated on channel 4 */
+#define TIM_EVENTSOURCE_COM                 TIM_EGR_COMG   /*!< A commutation event is generated */
+#define TIM_EVENTSOURCE_TRIGGER             TIM_EGR_TG     /*!< A trigger event is generated */
+#define TIM_EVENTSOURCE_BREAK               TIM_EGR_BG     /*!< A break event is generated */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Input_Channel_Polarity TIM Input Channel polarity
+  * @{
+  */
+#define  TIM_INPUTCHANNELPOLARITY_RISING      0x00000000U                       /*!< Polarity for TIx source */
+#define  TIM_INPUTCHANNELPOLARITY_FALLING     TIM_CCER_CC1P                     /*!< Polarity for TIx source */
+#define  TIM_INPUTCHANNELPOLARITY_BOTHEDGE    (TIM_CCER_CC1P | TIM_CCER_CC1NP)  /*!< Polarity for TIx source */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_ETR_Polarity TIM ETR Polarity
+  * @{
+  */
+#define TIM_ETRPOLARITY_INVERTED              TIM_SMCR_ETP                      /*!< Polarity for ETR source */
+#define TIM_ETRPOLARITY_NONINVERTED           0x00000000U                       /*!< Polarity for ETR source */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_ETR_Prescaler TIM ETR Prescaler
+  * @{
+  */
+#define TIM_ETRPRESCALER_DIV1                 0x00000000U                       /*!< No prescaler is used */
+#define TIM_ETRPRESCALER_DIV2                 TIM_SMCR_ETPS_0                   /*!< ETR input source is divided by 2 */
+#define TIM_ETRPRESCALER_DIV4                 TIM_SMCR_ETPS_1                   /*!< ETR input source is divided by 4 */
+#define TIM_ETRPRESCALER_DIV8                 TIM_SMCR_ETPS                     /*!< ETR input source is divided by 8 */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Counter_Mode TIM Counter Mode
+  * @{
+  */
+#define TIM_COUNTERMODE_UP                 0x00000000U                          /*!< Counter used as up-counter   */
+#define TIM_COUNTERMODE_DOWN               TIM_CR1_DIR                          /*!< Counter used as down-counter */
+#define TIM_COUNTERMODE_CENTERALIGNED1     TIM_CR1_CMS_0                        /*!< Center-aligned mode 1        */
+#define TIM_COUNTERMODE_CENTERALIGNED2     TIM_CR1_CMS_1                        /*!< Center-aligned mode 2        */
+#define TIM_COUNTERMODE_CENTERALIGNED3     TIM_CR1_CMS                          /*!< Center-aligned mode 3        */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_ClockDivision TIM Clock Division
+  * @{
+  */
+#define TIM_CLOCKDIVISION_DIV1             0x00000000U                          /*!< Clock division: tDTS=tCK_INT   */
+#define TIM_CLOCKDIVISION_DIV2             TIM_CR1_CKD_0                        /*!< Clock division: tDTS=2*tCK_INT */
+#define TIM_CLOCKDIVISION_DIV4             TIM_CR1_CKD_1                        /*!< Clock division: tDTS=4*tCK_INT */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Output_Compare_State TIM Output Compare State
+  * @{
+  */
+#define TIM_OUTPUTSTATE_DISABLE            0x00000000U                          /*!< Capture/Compare 1 output disabled */
+#define TIM_OUTPUTSTATE_ENABLE             TIM_CCER_CC1E                        /*!< Capture/Compare 1 output enabled */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_AutoReloadPreload TIM Auto-Reload Preload
+  * @{
+  */
+#define TIM_AUTORELOAD_PRELOAD_DISABLE                0x00000000U               /*!< TIMx_ARR register is not buffered */
+#define TIM_AUTORELOAD_PRELOAD_ENABLE                 TIM_CR1_ARPE              /*!< TIMx_ARR register is buffered */
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Output_Fast_State TIM Output Fast State
+  * @{
+  */
+#define TIM_OCFAST_DISABLE                 0x00000000U                          /*!< Output Compare fast disable */
+#define TIM_OCFAST_ENABLE                  TIM_CCMR1_OC1FE                      /*!< Output Compare fast enable  */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Output_Compare_N_State TIM Complementary Output Compare State
+  * @{
+  */
+#define TIM_OUTPUTNSTATE_DISABLE           0x00000000U                          /*!< OCxN is disabled  */
+#define TIM_OUTPUTNSTATE_ENABLE            TIM_CCER_CC1NE                       /*!< OCxN is enabled   */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Output_Compare_Polarity TIM Output Compare Polarity
+  * @{
+  */
+#define TIM_OCPOLARITY_HIGH                0x00000000U                          /*!< Capture/Compare output polarity  */
+#define TIM_OCPOLARITY_LOW                 TIM_CCER_CC1P                        /*!< Capture/Compare output polarity  */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Output_Compare_N_Polarity TIM Complementary Output Compare Polarity
+  * @{
+  */
+#define TIM_OCNPOLARITY_HIGH               0x00000000U                          /*!< Capture/Compare complementary output polarity */
+#define TIM_OCNPOLARITY_LOW                TIM_CCER_CC1NP                       /*!< Capture/Compare complementary output polarity */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Output_Compare_Idle_State TIM Output Compare Idle State
+  * @{
+  */
+#define TIM_OCIDLESTATE_SET                TIM_CR2_OIS1                         /*!< Output Idle state: OCx=1 when MOE=0 */
+#define TIM_OCIDLESTATE_RESET              0x00000000U                          /*!< Output Idle state: OCx=0 when MOE=0 */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Output_Compare_N_Idle_State TIM Complementary Output Compare Idle State
+  * @{
+  */
+#define TIM_OCNIDLESTATE_SET               TIM_CR2_OIS1N                        /*!< Complementary output Idle state: OCxN=1 when MOE=0 */
+#define TIM_OCNIDLESTATE_RESET             0x00000000U                          /*!< Complementary output Idle state: OCxN=0 when MOE=0 */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Input_Capture_Polarity TIM Input Capture Polarity
+  * @{
+  */
+#define  TIM_ICPOLARITY_RISING             TIM_INPUTCHANNELPOLARITY_RISING      /*!< Capture triggered by rising edge on timer input                  */
+#define  TIM_ICPOLARITY_FALLING            TIM_INPUTCHANNELPOLARITY_FALLING     /*!< Capture triggered by falling edge on timer input                 */
+#define  TIM_ICPOLARITY_BOTHEDGE           TIM_INPUTCHANNELPOLARITY_BOTHEDGE    /*!< Capture triggered by both rising and falling edges on timer input*/
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Encoder_Input_Polarity TIM Encoder Input Polarity
+  * @{
+  */
+#define  TIM_ENCODERINPUTPOLARITY_RISING   TIM_INPUTCHANNELPOLARITY_RISING      /*!< Encoder input with rising edge polarity  */
+#define  TIM_ENCODERINPUTPOLARITY_FALLING  TIM_INPUTCHANNELPOLARITY_FALLING     /*!< Encoder input with falling edge polarity */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Input_Capture_Selection TIM Input Capture Selection
+  * @{
+  */
+#define TIM_ICSELECTION_DIRECTTI           TIM_CCMR1_CC1S_0                     /*!< TIM Input 1, 2, 3 or 4 is selected to be connected to IC1, IC2, IC3 or IC4, respectively */
+#define TIM_ICSELECTION_INDIRECTTI         TIM_CCMR1_CC1S_1                     /*!< TIM Input 1, 2, 3 or 4 is selected to be connected to IC2, IC1, IC4 or IC3, respectively */
+#define TIM_ICSELECTION_TRC                TIM_CCMR1_CC1S                       /*!< TIM Input 1, 2, 3 or 4 is selected to be connected to TRC */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Input_Capture_Prescaler TIM Input Capture Prescaler
+  * @{
+  */
+#define TIM_ICPSC_DIV1                     0x00000000U                          /*!< Capture performed each time an edge is detected on the capture input */
+#define TIM_ICPSC_DIV2                     TIM_CCMR1_IC1PSC_0                   /*!< Capture performed once every 2 events                                */
+#define TIM_ICPSC_DIV4                     TIM_CCMR1_IC1PSC_1                   /*!< Capture performed once every 4 events                                */
+#define TIM_ICPSC_DIV8                     TIM_CCMR1_IC1PSC                     /*!< Capture performed once every 8 events                                */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_One_Pulse_Mode TIM One Pulse Mode
+  * @{
+  */
+#define TIM_OPMODE_SINGLE                  TIM_CR1_OPM                          /*!< Counter stops counting at the next update event */
+#define TIM_OPMODE_REPETITIVE              0x00000000U                          /*!< Counter is not stopped at update event          */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Encoder_Mode TIM Encoder Mode
+  * @{
+  */
+#define TIM_ENCODERMODE_TI1                      TIM_SMCR_SMS_0                                                      /*!< Quadrature encoder mode 1, x2 mode, counts up/down on TI1FP1 edge depending on TI2FP2 level  */
+#define TIM_ENCODERMODE_TI2                      TIM_SMCR_SMS_1                                                      /*!< Quadrature encoder mode 2, x2 mode, counts up/down on TI2FP2 edge depending on TI1FP1 level. */
+#define TIM_ENCODERMODE_TI12                     (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)                                   /*!< Quadrature encoder mode 3, x4 mode, counts up/down on both TI1FP1 and TI2FP2 edges depending on the level of the other input. */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Interrupt_definition TIM interrupt Definition
+  * @{
+  */
+#define TIM_IT_UPDATE                      TIM_DIER_UIE                         /*!< Update interrupt            */
+#define TIM_IT_CC1                         TIM_DIER_CC1IE                       /*!< Capture/Compare 1 interrupt */
+#define TIM_IT_CC2                         TIM_DIER_CC2IE                       /*!< Capture/Compare 2 interrupt */
+#define TIM_IT_CC3                         TIM_DIER_CC3IE                       /*!< Capture/Compare 3 interrupt */
+#define TIM_IT_CC4                         TIM_DIER_CC4IE                       /*!< Capture/Compare 4 interrupt */
+#define TIM_IT_COM                         TIM_DIER_COMIE                       /*!< Commutation interrupt       */
+#define TIM_IT_TRIGGER                     TIM_DIER_TIE                         /*!< Trigger interrupt           */
+#define TIM_IT_BREAK                       TIM_DIER_BIE                         /*!< Break interrupt             */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Commutation_Source  TIM Commutation Source
+  * @{
+  */
+#define TIM_COMMUTATION_TRGI              TIM_CR2_CCUS                          /*!< When Capture/compare control bits are preloaded, they are updated by setting the COMG bit or when an rising edge occurs on trigger input */
+#define TIM_COMMUTATION_SOFTWARE          0x00000000U                           /*!< When Capture/compare control bits are preloaded, they are updated by setting the COMG bit */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_DMA_sources TIM DMA Sources
+  * @{
+  */
+#define TIM_DMA_UPDATE                     TIM_DIER_UDE                         /*!< DMA request is triggered by the update event */
+#define TIM_DMA_CC1                        TIM_DIER_CC1DE                       /*!< DMA request is triggered by the capture/compare macth 1 event */
+#define TIM_DMA_CC2                        TIM_DIER_CC2DE                       /*!< DMA request is triggered by the capture/compare macth 2 event event */
+#define TIM_DMA_CC3                        TIM_DIER_CC3DE                       /*!< DMA request is triggered by the capture/compare macth 3 event event */
+#define TIM_DMA_CC4                        TIM_DIER_CC4DE                       /*!< DMA request is triggered by the capture/compare macth 4 event event */
+#define TIM_DMA_COM                        TIM_DIER_COMDE                       /*!< DMA request is triggered by the commutation event */
+#define TIM_DMA_TRIGGER                    TIM_DIER_TDE                         /*!< DMA request is triggered by the trigger event */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_CC_DMA_Request CCx DMA request selection
+  * @{
+  */
+#define TIM_CCDMAREQUEST_CC                 0x00000000U                         /*!< CCx DMA request sent when capture or compare match event occurs */
+#define TIM_CCDMAREQUEST_UPDATE             TIM_CR2_CCDS                        /*!< CCx DMA requests sent when update event occurs */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Flag_definition TIM Flag Definition
+  * @{
+  */
+#define TIM_FLAG_UPDATE                    TIM_SR_UIF                           /*!< Update interrupt flag         */
+#define TIM_FLAG_CC1                       TIM_SR_CC1IF                         /*!< Capture/Compare 1 interrupt flag */
+#define TIM_FLAG_CC2                       TIM_SR_CC2IF                         /*!< Capture/Compare 2 interrupt flag */
+#define TIM_FLAG_CC3                       TIM_SR_CC3IF                         /*!< Capture/Compare 3 interrupt flag */
+#define TIM_FLAG_CC4                       TIM_SR_CC4IF                         /*!< Capture/Compare 4 interrupt flag */
+#define TIM_FLAG_COM                       TIM_SR_COMIF                         /*!< Commutation interrupt flag    */
+#define TIM_FLAG_TRIGGER                   TIM_SR_TIF                           /*!< Trigger interrupt flag        */
+#define TIM_FLAG_BREAK                     TIM_SR_BIF                           /*!< Break interrupt flag          */
+#define TIM_FLAG_CC1OF                     TIM_SR_CC1OF                         /*!< Capture 1 overcapture flag    */
+#define TIM_FLAG_CC2OF                     TIM_SR_CC2OF                         /*!< Capture 2 overcapture flag    */
+#define TIM_FLAG_CC3OF                     TIM_SR_CC3OF                         /*!< Capture 3 overcapture flag    */
+#define TIM_FLAG_CC4OF                     TIM_SR_CC4OF                         /*!< Capture 4 overcapture flag    */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Channel TIM Channel
+  * @{
+  */
+#define TIM_CHANNEL_1                      0x00000000U                          /*!< Capture/compare channel 1 identifier      */
+#define TIM_CHANNEL_2                      0x00000004U                          /*!< Capture/compare channel 2 identifier      */
+#define TIM_CHANNEL_3                      0x00000008U                          /*!< Capture/compare channel 3 identifier      */
+#define TIM_CHANNEL_4                      0x0000000CU                          /*!< Capture/compare channel 4 identifier      */
+#define TIM_CHANNEL_ALL                    0x0000003CU                          /*!< Global Capture/compare channel identifier  */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Clock_Source TIM Clock Source
+  * @{
+  */
+#define TIM_CLOCKSOURCE_INTERNAL    TIM_SMCR_ETPS_0      /*!< Internal clock source                                 */
+#define TIM_CLOCKSOURCE_ETRMODE1    TIM_TS_ETRF          /*!< External clock source mode 1 (ETRF)                   */
+#define TIM_CLOCKSOURCE_ETRMODE2    TIM_SMCR_ETPS_1      /*!< External clock source mode 2                          */
+#define TIM_CLOCKSOURCE_TI1ED       TIM_TS_TI1F_ED       /*!< External clock source mode 1 (TTI1FP1 + edge detect.) */
+#define TIM_CLOCKSOURCE_TI1         TIM_TS_TI1FP1        /*!< External clock source mode 1 (TTI1FP1)                */
+#define TIM_CLOCKSOURCE_TI2         TIM_TS_TI2FP2        /*!< External clock source mode 1 (TTI2FP2)                */
+#define TIM_CLOCKSOURCE_ITR0        TIM_TS_ITR0          /*!< External clock source mode 1 (ITR0)                   */
+#define TIM_CLOCKSOURCE_ITR1        TIM_TS_ITR1          /*!< External clock source mode 1 (ITR1)                   */
+#define TIM_CLOCKSOURCE_ITR2        TIM_TS_ITR2          /*!< External clock source mode 1 (ITR2)                   */
+#define TIM_CLOCKSOURCE_ITR3        TIM_TS_ITR3          /*!< External clock source mode 1 (ITR3)                   */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Clock_Polarity TIM Clock Polarity
+  * @{
+  */
+#define TIM_CLOCKPOLARITY_INVERTED           TIM_ETRPOLARITY_INVERTED           /*!< Polarity for ETRx clock sources */
+#define TIM_CLOCKPOLARITY_NONINVERTED        TIM_ETRPOLARITY_NONINVERTED        /*!< Polarity for ETRx clock sources */
+#define TIM_CLOCKPOLARITY_RISING             TIM_INPUTCHANNELPOLARITY_RISING    /*!< Polarity for TIx clock sources */
+#define TIM_CLOCKPOLARITY_FALLING            TIM_INPUTCHANNELPOLARITY_FALLING   /*!< Polarity for TIx clock sources */
+#define TIM_CLOCKPOLARITY_BOTHEDGE           TIM_INPUTCHANNELPOLARITY_BOTHEDGE  /*!< Polarity for TIx clock sources */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Clock_Prescaler TIM Clock Prescaler
+  * @{
+  */
+#define TIM_CLOCKPRESCALER_DIV1                 TIM_ETRPRESCALER_DIV1           /*!< No prescaler is used                                                     */
+#define TIM_CLOCKPRESCALER_DIV2                 TIM_ETRPRESCALER_DIV2           /*!< Prescaler for External ETR Clock: Capture performed once every 2 events. */
+#define TIM_CLOCKPRESCALER_DIV4                 TIM_ETRPRESCALER_DIV4           /*!< Prescaler for External ETR Clock: Capture performed once every 4 events. */
+#define TIM_CLOCKPRESCALER_DIV8                 TIM_ETRPRESCALER_DIV8           /*!< Prescaler for External ETR Clock: Capture performed once every 8 events. */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_ClearInput_Polarity TIM Clear Input Polarity
+  * @{
+  */
+#define TIM_CLEARINPUTPOLARITY_INVERTED           TIM_ETRPOLARITY_INVERTED      /*!< Polarity for ETRx pin */
+#define TIM_CLEARINPUTPOLARITY_NONINVERTED        TIM_ETRPOLARITY_NONINVERTED   /*!< Polarity for ETRx pin */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_ClearInput_Prescaler TIM Clear Input Prescaler
+  * @{
+  */
+#define TIM_CLEARINPUTPRESCALER_DIV1              TIM_ETRPRESCALER_DIV1         /*!< No prescaler is used                                                   */
+#define TIM_CLEARINPUTPRESCALER_DIV2              TIM_ETRPRESCALER_DIV2         /*!< Prescaler for External ETR pin: Capture performed once every 2 events. */
+#define TIM_CLEARINPUTPRESCALER_DIV4              TIM_ETRPRESCALER_DIV4         /*!< Prescaler for External ETR pin: Capture performed once every 4 events. */
+#define TIM_CLEARINPUTPRESCALER_DIV8              TIM_ETRPRESCALER_DIV8         /*!< Prescaler for External ETR pin: Capture performed once every 8 events. */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_OSSR_Off_State_Selection_for_Run_mode_state TIM OSSR OffState Selection for Run mode state
+  * @{
+  */
+#define TIM_OSSR_ENABLE                          TIM_BDTR_OSSR                  /*!< When inactive, OC/OCN outputs are enabled (still controlled by the timer)           */
+#define TIM_OSSR_DISABLE                         0x00000000U                    /*!< When inactive, OC/OCN outputs are disabled (not controlled any longer by the timer) */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_OSSI_Off_State_Selection_for_Idle_mode_state TIM OSSI OffState Selection for Idle mode state
+  * @{
+  */
+#define TIM_OSSI_ENABLE                          TIM_BDTR_OSSI                  /*!< When inactive, OC/OCN outputs are enabled (still controlled by the timer)           */
+#define TIM_OSSI_DISABLE                         0x00000000U                    /*!< When inactive, OC/OCN outputs are disabled (not controlled any longer by the timer) */
+/**
+  * @}
+  */
+/** @defgroup TIM_Lock_level  TIM Lock level
+  * @{
+  */
+#define TIM_LOCKLEVEL_OFF                  0x00000000U                          /*!< LOCK OFF     */
+#define TIM_LOCKLEVEL_1                    TIM_BDTR_LOCK_0                      /*!< LOCK Level 1 */
+#define TIM_LOCKLEVEL_2                    TIM_BDTR_LOCK_1                      /*!< LOCK Level 2 */
+#define TIM_LOCKLEVEL_3                    TIM_BDTR_LOCK                        /*!< LOCK Level 3 */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Break_Input_enable_disable TIM Break Input Enable
+  * @{
+  */
+#define TIM_BREAK_ENABLE                   TIM_BDTR_BKE                         /*!< Break input BRK is enabled  */
+#define TIM_BREAK_DISABLE                  0x00000000U                          /*!< Break input BRK is disabled */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Break_Polarity TIM Break Input Polarity
+  * @{
+  */
+#define TIM_BREAKPOLARITY_LOW              0x00000000U                          /*!< Break input BRK is active low  */
+#define TIM_BREAKPOLARITY_HIGH             TIM_BDTR_BKP                         /*!< Break input BRK is active high */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_AOE_Bit_Set_Reset TIM Automatic Output Enable
+  * @{
+  */
+#define TIM_AUTOMATICOUTPUT_DISABLE        0x00000000U                          /*!< MOE can be set only by software */
+#define TIM_AUTOMATICOUTPUT_ENABLE         TIM_BDTR_AOE                         /*!< MOE can be set by software or automatically at the next update event (if none of the break inputs BRK and BRK2 is active) */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Master_Mode_Selection TIM Master Mode Selection
+  * @{
+  */
+#define TIM_TRGO_RESET            0x00000000U                                      /*!< TIMx_EGR.UG bit is used as trigger output (TRGO)              */
+#define TIM_TRGO_ENABLE           TIM_CR2_MMS_0                                    /*!< TIMx_CR1.CEN bit is used as trigger output (TRGO)             */
+#define TIM_TRGO_UPDATE           TIM_CR2_MMS_1                                    /*!< Update event is used as trigger output (TRGO)                 */
+#define TIM_TRGO_OC1              (TIM_CR2_MMS_1 | TIM_CR2_MMS_0)                  /*!< Capture or a compare match 1 is used as trigger output (TRGO) */
+#define TIM_TRGO_OC1REF           TIM_CR2_MMS_2                                    /*!< OC1REF signal is used as trigger output (TRGO)                */
+#define TIM_TRGO_OC2REF           (TIM_CR2_MMS_2 | TIM_CR2_MMS_0)                  /*!< OC2REF signal is used as trigger output(TRGO)                 */
+#define TIM_TRGO_OC3REF           (TIM_CR2_MMS_2 | TIM_CR2_MMS_1)                  /*!< OC3REF signal is used as trigger output(TRGO)                 */
+#define TIM_TRGO_OC4REF           (TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0)  /*!< OC4REF signal is used as trigger output(TRGO)                 */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Master_Slave_Mode TIM Master/Slave Mode
+  * @{
+  */
+#define TIM_MASTERSLAVEMODE_ENABLE         TIM_SMCR_MSM                         /*!< No action */
+#define TIM_MASTERSLAVEMODE_DISABLE        0x00000000U                          /*!< Master/slave mode is selected */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Slave_Mode TIM Slave mode
+  * @{
+  */
+#define TIM_SLAVEMODE_DISABLE                0x00000000U                                        /*!< Slave mode disabled           */
+#define TIM_SLAVEMODE_RESET                  TIM_SMCR_SMS_2                                     /*!< Reset Mode                    */
+#define TIM_SLAVEMODE_GATED                  (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0)                  /*!< Gated Mode                    */
+#define TIM_SLAVEMODE_TRIGGER                (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1)                  /*!< Trigger Mode                  */
+#define TIM_SLAVEMODE_EXTERNAL1              (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0) /*!< External Clock Mode 1         */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Output_Compare_and_PWM_modes TIM Output Compare and PWM Modes
+  * @{
+  */
+#define TIM_OCMODE_TIMING                   0x00000000U                                              /*!< Frozen                                 */
+#define TIM_OCMODE_ACTIVE                   TIM_CCMR1_OC1M_0                                         /*!< Set channel to active level on match   */
+#define TIM_OCMODE_INACTIVE                 TIM_CCMR1_OC1M_1                                         /*!< Set channel to inactive level on match */
+#define TIM_OCMODE_TOGGLE                   (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0)                    /*!< Toggle                                 */
+#define TIM_OCMODE_PWM1                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1)                    /*!< PWM mode 1                             */
+#define TIM_OCMODE_PWM2                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0) /*!< PWM mode 2                             */
+#define TIM_OCMODE_FORCED_ACTIVE            (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_0)                    /*!< Force active level                     */
+#define TIM_OCMODE_FORCED_INACTIVE          TIM_CCMR1_OC1M_2                                         /*!< Force inactive level                   */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Trigger_Selection TIM Trigger Selection
+  * @{
+  */
+#define TIM_TS_ITR0          0x00000000U                                                       /*!< Internal Trigger 0 (ITR0)              */
+#define TIM_TS_ITR1          TIM_SMCR_TS_0                                                     /*!< Internal Trigger 1 (ITR1)              */
+#define TIM_TS_ITR2          TIM_SMCR_TS_1                                                     /*!< Internal Trigger 2 (ITR2)              */
+#define TIM_TS_ITR3          (TIM_SMCR_TS_0 | TIM_SMCR_TS_1)                                   /*!< Internal Trigger 3 (ITR3)              */
+#define TIM_TS_TI1F_ED       TIM_SMCR_TS_2                                                     /*!< TI1 Edge Detector (TI1F_ED)            */
+#define TIM_TS_TI1FP1        (TIM_SMCR_TS_0 | TIM_SMCR_TS_2)                                   /*!< Filtered Timer Input 1 (TI1FP1)        */
+#define TIM_TS_TI2FP2        (TIM_SMCR_TS_1 | TIM_SMCR_TS_2)                                   /*!< Filtered Timer Input 2 (TI2FP2)        */
+#define TIM_TS_ETRF          (TIM_SMCR_TS_0 | TIM_SMCR_TS_1 | TIM_SMCR_TS_2)                   /*!< Filtered External Trigger input (ETRF) */
+#define TIM_TS_NONE          0x0000FFFFU                                                       /*!< No trigger selected                    */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Trigger_Polarity TIM Trigger Polarity
+  * @{
+  */
+#define TIM_TRIGGERPOLARITY_INVERTED           TIM_ETRPOLARITY_INVERTED               /*!< Polarity for ETRx trigger sources             */
+#define TIM_TRIGGERPOLARITY_NONINVERTED        TIM_ETRPOLARITY_NONINVERTED            /*!< Polarity for ETRx trigger sources             */
+#define TIM_TRIGGERPOLARITY_RISING             TIM_INPUTCHANNELPOLARITY_RISING        /*!< Polarity for TIxFPx or TI1_ED trigger sources */
+#define TIM_TRIGGERPOLARITY_FALLING            TIM_INPUTCHANNELPOLARITY_FALLING       /*!< Polarity for TIxFPx or TI1_ED trigger sources */
+#define TIM_TRIGGERPOLARITY_BOTHEDGE           TIM_INPUTCHANNELPOLARITY_BOTHEDGE      /*!< Polarity for TIxFPx or TI1_ED trigger sources */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Trigger_Prescaler TIM Trigger Prescaler
+  * @{
+  */
+#define TIM_TRIGGERPRESCALER_DIV1             TIM_ETRPRESCALER_DIV1             /*!< No prescaler is used                                                       */
+#define TIM_TRIGGERPRESCALER_DIV2             TIM_ETRPRESCALER_DIV2             /*!< Prescaler for External ETR Trigger: Capture performed once every 2 events. */
+#define TIM_TRIGGERPRESCALER_DIV4             TIM_ETRPRESCALER_DIV4             /*!< Prescaler for External ETR Trigger: Capture performed once every 4 events. */
+#define TIM_TRIGGERPRESCALER_DIV8             TIM_ETRPRESCALER_DIV8             /*!< Prescaler for External ETR Trigger: Capture performed once every 8 events. */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_TI1_Selection TIM TI1 Input Selection
+  * @{
+  */
+#define TIM_TI1SELECTION_CH1               0x00000000U                          /*!< The TIMx_CH1 pin is connected to TI1 input */
+#define TIM_TI1SELECTION_XORCOMBINATION    TIM_CR2_TI1S                         /*!< The TIMx_CH1, CH2 and CH3 pins are connected to the TI1 input (XOR combination) */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_DMA_Burst_Length TIM DMA Burst Length
+  * @{
+  */
+#define TIM_DMABURSTLENGTH_1TRANSFER       0x00000000U                          /*!< The transfer is done to 1 register starting from TIMx_CR1 + TIMx_DCR.DBA   */
+#define TIM_DMABURSTLENGTH_2TRANSFERS      0x00000100U                          /*!< The transfer is done to 2 registers starting from TIMx_CR1 + TIMx_DCR.DBA  */
+#define TIM_DMABURSTLENGTH_3TRANSFERS      0x00000200U                          /*!< The transfer is done to 3 registers starting from TIMx_CR1 + TIMx_DCR.DBA  */
+#define TIM_DMABURSTLENGTH_4TRANSFERS      0x00000300U                          /*!< The transfer is done to 4 registers starting from TIMx_CR1 + TIMx_DCR.DBA  */
+#define TIM_DMABURSTLENGTH_5TRANSFERS      0x00000400U                          /*!< The transfer is done to 5 registers starting from TIMx_CR1 + TIMx_DCR.DBA  */
+#define TIM_DMABURSTLENGTH_6TRANSFERS      0x00000500U                          /*!< The transfer is done to 6 registers starting from TIMx_CR1 + TIMx_DCR.DBA  */
+#define TIM_DMABURSTLENGTH_7TRANSFERS      0x00000600U                          /*!< The transfer is done to 7 registers starting from TIMx_CR1 + TIMx_DCR.DBA  */
+#define TIM_DMABURSTLENGTH_8TRANSFERS      0x00000700U                          /*!< The transfer is done to 8 registers starting from TIMx_CR1 + TIMx_DCR.DBA  */
+#define TIM_DMABURSTLENGTH_9TRANSFERS      0x00000800U                          /*!< The transfer is done to 9 registers starting from TIMx_CR1 + TIMx_DCR.DBA  */
+#define TIM_DMABURSTLENGTH_10TRANSFERS     0x00000900U                          /*!< The transfer is done to 10 registers starting from TIMx_CR1 + TIMx_DCR.DBA */
+#define TIM_DMABURSTLENGTH_11TRANSFERS     0x00000A00U                          /*!< The transfer is done to 11 registers starting from TIMx_CR1 + TIMx_DCR.DBA */
+#define TIM_DMABURSTLENGTH_12TRANSFERS     0x00000B00U                          /*!< The transfer is done to 12 registers starting from TIMx_CR1 + TIMx_DCR.DBA */
+#define TIM_DMABURSTLENGTH_13TRANSFERS     0x00000C00U                          /*!< The transfer is done to 13 registers starting from TIMx_CR1 + TIMx_DCR.DBA */
+#define TIM_DMABURSTLENGTH_14TRANSFERS     0x00000D00U                          /*!< The transfer is done to 14 registers starting from TIMx_CR1 + TIMx_DCR.DBA */
+#define TIM_DMABURSTLENGTH_15TRANSFERS     0x00000E00U                          /*!< The transfer is done to 15 registers starting from TIMx_CR1 + TIMx_DCR.DBA */
+#define TIM_DMABURSTLENGTH_16TRANSFERS     0x00000F00U                          /*!< The transfer is done to 16 registers starting from TIMx_CR1 + TIMx_DCR.DBA */
+#define TIM_DMABURSTLENGTH_17TRANSFERS     0x00001000U                          /*!< The transfer is done to 17 registers starting from TIMx_CR1 + TIMx_DCR.DBA */
+#define TIM_DMABURSTLENGTH_18TRANSFERS     0x00001100U                          /*!< The transfer is done to 18 registers starting from TIMx_CR1 + TIMx_DCR.DBA */
+/**
+  * @}
+  */
+
+/** @defgroup DMA_Handle_index TIM DMA Handle Index
+  * @{
+  */
+#define TIM_DMA_ID_UPDATE                ((uint16_t) 0x0000)       /*!< Index of the DMA handle used for Update DMA requests */
+#define TIM_DMA_ID_CC1                   ((uint16_t) 0x0001)       /*!< Index of the DMA handle used for Capture/Compare 1 DMA requests */
+#define TIM_DMA_ID_CC2                   ((uint16_t) 0x0002)       /*!< Index of the DMA handle used for Capture/Compare 2 DMA requests */
+#define TIM_DMA_ID_CC3                   ((uint16_t) 0x0003)       /*!< Index of the DMA handle used for Capture/Compare 3 DMA requests */
+#define TIM_DMA_ID_CC4                   ((uint16_t) 0x0004)       /*!< Index of the DMA handle used for Capture/Compare 4 DMA requests */
+#define TIM_DMA_ID_COMMUTATION           ((uint16_t) 0x0005)       /*!< Index of the DMA handle used for Commutation DMA requests */
+#define TIM_DMA_ID_TRIGGER               ((uint16_t) 0x0006)       /*!< Index of the DMA handle used for Trigger DMA requests */
+/**
+  * @}
+  */
+
+/** @defgroup Channel_CC_State TIM Capture/Compare Channel State
+  * @{
+  */
+#define TIM_CCx_ENABLE                   0x00000001U                            /*!< Input or output channel is enabled */
+#define TIM_CCx_DISABLE                  0x00000000U                            /*!< Input or output channel is disabled */
+#define TIM_CCxN_ENABLE                  0x00000004U                            /*!< Complementary output channel is enabled */
+#define TIM_CCxN_DISABLE                 0x00000000U                            /*!< Complementary output channel is enabled */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+/* End of exported constants -------------------------------------------------*/
+
+/* Exported macros -----------------------------------------------------------*/
+/** @defgroup TIM_Exported_Macros TIM Exported Macros
+  * @{
+  */
+
+/** @brief  Reset TIM handle state.
+  * @param  __HANDLE__ TIM handle.
+  * @retval None
+  */
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+#define __HAL_TIM_RESET_HANDLE_STATE(__HANDLE__) do {                                                               \
+                                                      (__HANDLE__)->State            = HAL_TIM_STATE_RESET;         \
+                                                      (__HANDLE__)->ChannelState[0]  = HAL_TIM_CHANNEL_STATE_RESET; \
+                                                      (__HANDLE__)->ChannelState[1]  = HAL_TIM_CHANNEL_STATE_RESET; \
+                                                      (__HANDLE__)->ChannelState[2]  = HAL_TIM_CHANNEL_STATE_RESET; \
+                                                      (__HANDLE__)->ChannelState[3]  = HAL_TIM_CHANNEL_STATE_RESET; \
+                                                      (__HANDLE__)->ChannelNState[0] = HAL_TIM_CHANNEL_STATE_RESET; \
+                                                      (__HANDLE__)->ChannelNState[1] = HAL_TIM_CHANNEL_STATE_RESET; \
+                                                      (__HANDLE__)->ChannelNState[2] = HAL_TIM_CHANNEL_STATE_RESET; \
+                                                      (__HANDLE__)->ChannelNState[3] = HAL_TIM_CHANNEL_STATE_RESET; \
+                                                      (__HANDLE__)->DMABurstState    = HAL_DMA_BURST_STATE_RESET;   \
+                                                      (__HANDLE__)->Base_MspInitCallback         = NULL;            \
+                                                      (__HANDLE__)->Base_MspDeInitCallback       = NULL;            \
+                                                      (__HANDLE__)->IC_MspInitCallback           = NULL;            \
+                                                      (__HANDLE__)->IC_MspDeInitCallback         = NULL;            \
+                                                      (__HANDLE__)->OC_MspInitCallback           = NULL;            \
+                                                      (__HANDLE__)->OC_MspDeInitCallback         = NULL;            \
+                                                      (__HANDLE__)->PWM_MspInitCallback          = NULL;            \
+                                                      (__HANDLE__)->PWM_MspDeInitCallback        = NULL;            \
+                                                      (__HANDLE__)->OnePulse_MspInitCallback     = NULL;            \
+                                                      (__HANDLE__)->OnePulse_MspDeInitCallback   = NULL;            \
+                                                      (__HANDLE__)->Encoder_MspInitCallback      = NULL;            \
+                                                      (__HANDLE__)->Encoder_MspDeInitCallback    = NULL;            \
+                                                      (__HANDLE__)->HallSensor_MspInitCallback   = NULL;            \
+                                                      (__HANDLE__)->HallSensor_MspDeInitCallback = NULL;            \
+                                                     } while(0)
+#else
+#define __HAL_TIM_RESET_HANDLE_STATE(__HANDLE__) do {                                                               \
+                                                      (__HANDLE__)->State            = HAL_TIM_STATE_RESET;         \
+                                                      (__HANDLE__)->ChannelState[0]  = HAL_TIM_CHANNEL_STATE_RESET; \
+                                                      (__HANDLE__)->ChannelState[1]  = HAL_TIM_CHANNEL_STATE_RESET; \
+                                                      (__HANDLE__)->ChannelState[2]  = HAL_TIM_CHANNEL_STATE_RESET; \
+                                                      (__HANDLE__)->ChannelState[3]  = HAL_TIM_CHANNEL_STATE_RESET; \
+                                                      (__HANDLE__)->ChannelNState[0] = HAL_TIM_CHANNEL_STATE_RESET; \
+                                                      (__HANDLE__)->ChannelNState[1] = HAL_TIM_CHANNEL_STATE_RESET; \
+                                                      (__HANDLE__)->ChannelNState[2] = HAL_TIM_CHANNEL_STATE_RESET; \
+                                                      (__HANDLE__)->ChannelNState[3] = HAL_TIM_CHANNEL_STATE_RESET; \
+                                                      (__HANDLE__)->DMABurstState    = HAL_DMA_BURST_STATE_RESET;   \
+                                                     } while(0)
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+
+/**
+  * @brief  Enable the TIM peripheral.
+  * @param  __HANDLE__ TIM handle
+  * @retval None
+  */
+#define __HAL_TIM_ENABLE(__HANDLE__)                 ((__HANDLE__)->Instance->CR1|=(TIM_CR1_CEN))
+
+/**
+  * @brief  Enable the TIM main Output.
+  * @param  __HANDLE__ TIM handle
+  * @retval None
+  */
+#define __HAL_TIM_MOE_ENABLE(__HANDLE__)             ((__HANDLE__)->Instance->BDTR|=(TIM_BDTR_MOE))
+
+/**
+  * @brief  Disable the TIM peripheral.
+  * @param  __HANDLE__ TIM handle
+  * @retval None
+  */
+#define __HAL_TIM_DISABLE(__HANDLE__) \
+  do { \
+    if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0UL) \
+    { \
+      if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0UL) \
+      { \
+        (__HANDLE__)->Instance->CR1 &= ~(TIM_CR1_CEN); \
+      } \
+    } \
+  } while(0)
+
+/**
+  * @brief  Disable the TIM main Output.
+  * @param  __HANDLE__ TIM handle
+  * @retval None
+  * @note The Main Output Enable of a timer instance is disabled only if all the CCx and CCxN channels have been
+  *       disabled
+  */
+#define __HAL_TIM_MOE_DISABLE(__HANDLE__) \
+  do { \
+    if (((__HANDLE__)->Instance->CCER & TIM_CCER_CCxE_MASK) == 0UL) \
+    { \
+      if(((__HANDLE__)->Instance->CCER & TIM_CCER_CCxNE_MASK) == 0UL) \
+      { \
+        (__HANDLE__)->Instance->BDTR &= ~(TIM_BDTR_MOE); \
+      } \
+    } \
+  } while(0)
+
+/**
+  * @brief  Disable the TIM main Output.
+  * @param  __HANDLE__ TIM handle
+  * @retval None
+  * @note The Main Output Enable of a timer instance is disabled unconditionally
+  */
+#define __HAL_TIM_MOE_DISABLE_UNCONDITIONALLY(__HANDLE__)  (__HANDLE__)->Instance->BDTR &= ~(TIM_BDTR_MOE)
+
+/** @brief  Enable the specified TIM interrupt.
+  * @param  __HANDLE__ specifies the TIM Handle.
+  * @param  __INTERRUPT__ specifies the TIM interrupt source to enable.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_IT_UPDATE: Update interrupt
+  *            @arg TIM_IT_CC1:   Capture/Compare 1 interrupt
+  *            @arg TIM_IT_CC2:  Capture/Compare 2 interrupt
+  *            @arg TIM_IT_CC3:  Capture/Compare 3 interrupt
+  *            @arg TIM_IT_CC4:  Capture/Compare 4 interrupt
+  *            @arg TIM_IT_COM:   Commutation interrupt
+  *            @arg TIM_IT_TRIGGER: Trigger interrupt
+  *            @arg TIM_IT_BREAK: Break interrupt
+  * @retval None
+  */
+#define __HAL_TIM_ENABLE_IT(__HANDLE__, __INTERRUPT__)    ((__HANDLE__)->Instance->DIER |= (__INTERRUPT__))
+
+/** @brief  Disable the specified TIM interrupt.
+  * @param  __HANDLE__ specifies the TIM Handle.
+  * @param  __INTERRUPT__ specifies the TIM interrupt source to disable.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_IT_UPDATE: Update interrupt
+  *            @arg TIM_IT_CC1:   Capture/Compare 1 interrupt
+  *            @arg TIM_IT_CC2:  Capture/Compare 2 interrupt
+  *            @arg TIM_IT_CC3:  Capture/Compare 3 interrupt
+  *            @arg TIM_IT_CC4:  Capture/Compare 4 interrupt
+  *            @arg TIM_IT_COM:   Commutation interrupt
+  *            @arg TIM_IT_TRIGGER: Trigger interrupt
+  *            @arg TIM_IT_BREAK: Break interrupt
+  * @retval None
+  */
+#define __HAL_TIM_DISABLE_IT(__HANDLE__, __INTERRUPT__)   ((__HANDLE__)->Instance->DIER &= ~(__INTERRUPT__))
+
+/** @brief  Enable the specified DMA request.
+  * @param  __HANDLE__ specifies the TIM Handle.
+  * @param  __DMA__ specifies the TIM DMA request to enable.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_DMA_UPDATE: Update DMA request
+  *            @arg TIM_DMA_CC1:   Capture/Compare 1 DMA request
+  *            @arg TIM_DMA_CC2:  Capture/Compare 2 DMA request
+  *            @arg TIM_DMA_CC3:  Capture/Compare 3 DMA request
+  *            @arg TIM_DMA_CC4:  Capture/Compare 4 DMA request
+  *            @arg TIM_DMA_COM:   Commutation DMA request
+  *            @arg TIM_DMA_TRIGGER: Trigger DMA request
+  * @retval None
+  */
+#define __HAL_TIM_ENABLE_DMA(__HANDLE__, __DMA__)         ((__HANDLE__)->Instance->DIER |= (__DMA__))
+
+/** @brief  Disable the specified DMA request.
+  * @param  __HANDLE__ specifies the TIM Handle.
+  * @param  __DMA__ specifies the TIM DMA request to disable.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_DMA_UPDATE: Update DMA request
+  *            @arg TIM_DMA_CC1:   Capture/Compare 1 DMA request
+  *            @arg TIM_DMA_CC2:  Capture/Compare 2 DMA request
+  *            @arg TIM_DMA_CC3:  Capture/Compare 3 DMA request
+  *            @arg TIM_DMA_CC4:  Capture/Compare 4 DMA request
+  *            @arg TIM_DMA_COM:   Commutation DMA request
+  *            @arg TIM_DMA_TRIGGER: Trigger DMA request
+  * @retval None
+  */
+#define __HAL_TIM_DISABLE_DMA(__HANDLE__, __DMA__)        ((__HANDLE__)->Instance->DIER &= ~(__DMA__))
+
+/** @brief  Check whether the specified TIM interrupt flag is set or not.
+  * @param  __HANDLE__ specifies the TIM Handle.
+  * @param  __FLAG__ specifies the TIM interrupt flag to check.
+  *        This parameter can be one of the following values:
+  *            @arg TIM_FLAG_UPDATE: Update interrupt flag
+  *            @arg TIM_FLAG_CC1: Capture/Compare 1 interrupt flag
+  *            @arg TIM_FLAG_CC2: Capture/Compare 2 interrupt flag
+  *            @arg TIM_FLAG_CC3: Capture/Compare 3 interrupt flag
+  *            @arg TIM_FLAG_CC4: Capture/Compare 4 interrupt flag
+  *            @arg TIM_FLAG_COM:  Commutation interrupt flag
+  *            @arg TIM_FLAG_TRIGGER: Trigger interrupt flag
+  *            @arg TIM_FLAG_BREAK: Break interrupt flag
+  *            @arg TIM_FLAG_CC1OF: Capture/Compare 1 overcapture flag
+  *            @arg TIM_FLAG_CC2OF: Capture/Compare 2 overcapture flag
+  *            @arg TIM_FLAG_CC3OF: Capture/Compare 3 overcapture flag
+  *            @arg TIM_FLAG_CC4OF: Capture/Compare 4 overcapture flag
+  * @retval The new state of __FLAG__ (TRUE or FALSE).
+  */
+#define __HAL_TIM_GET_FLAG(__HANDLE__, __FLAG__)          (((__HANDLE__)->Instance->SR &(__FLAG__)) == (__FLAG__))
+
+/** @brief  Clear the specified TIM interrupt flag.
+  * @param  __HANDLE__ specifies the TIM Handle.
+  * @param  __FLAG__ specifies the TIM interrupt flag to clear.
+  *        This parameter can be one of the following values:
+  *            @arg TIM_FLAG_UPDATE: Update interrupt flag
+  *            @arg TIM_FLAG_CC1: Capture/Compare 1 interrupt flag
+  *            @arg TIM_FLAG_CC2: Capture/Compare 2 interrupt flag
+  *            @arg TIM_FLAG_CC3: Capture/Compare 3 interrupt flag
+  *            @arg TIM_FLAG_CC4: Capture/Compare 4 interrupt flag
+  *            @arg TIM_FLAG_COM:  Commutation interrupt flag
+  *            @arg TIM_FLAG_TRIGGER: Trigger interrupt flag
+  *            @arg TIM_FLAG_BREAK: Break interrupt flag
+  *            @arg TIM_FLAG_CC1OF: Capture/Compare 1 overcapture flag
+  *            @arg TIM_FLAG_CC2OF: Capture/Compare 2 overcapture flag
+  *            @arg TIM_FLAG_CC3OF: Capture/Compare 3 overcapture flag
+  *            @arg TIM_FLAG_CC4OF: Capture/Compare 4 overcapture flag
+  * @retval The new state of __FLAG__ (TRUE or FALSE).
+  */
+#define __HAL_TIM_CLEAR_FLAG(__HANDLE__, __FLAG__)        ((__HANDLE__)->Instance->SR = ~(__FLAG__))
+
+/**
+  * @brief  Check whether the specified TIM interrupt source is enabled or not.
+  * @param  __HANDLE__ TIM handle
+  * @param  __INTERRUPT__ specifies the TIM interrupt source to check.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_IT_UPDATE: Update interrupt
+  *            @arg TIM_IT_CC1:   Capture/Compare 1 interrupt
+  *            @arg TIM_IT_CC2:  Capture/Compare 2 interrupt
+  *            @arg TIM_IT_CC3:  Capture/Compare 3 interrupt
+  *            @arg TIM_IT_CC4:  Capture/Compare 4 interrupt
+  *            @arg TIM_IT_COM:   Commutation interrupt
+  *            @arg TIM_IT_TRIGGER: Trigger interrupt
+  *            @arg TIM_IT_BREAK: Break interrupt
+  * @retval The state of TIM_IT (SET or RESET).
+  */
+#define __HAL_TIM_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->DIER & (__INTERRUPT__)) \
+                                                             == (__INTERRUPT__)) ? SET : RESET)
+
+/** @brief Clear the TIM interrupt pending bits.
+  * @param  __HANDLE__ TIM handle
+  * @param  __INTERRUPT__ specifies the interrupt pending bit to clear.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_IT_UPDATE: Update interrupt
+  *            @arg TIM_IT_CC1:   Capture/Compare 1 interrupt
+  *            @arg TIM_IT_CC2:  Capture/Compare 2 interrupt
+  *            @arg TIM_IT_CC3:  Capture/Compare 3 interrupt
+  *            @arg TIM_IT_CC4:  Capture/Compare 4 interrupt
+  *            @arg TIM_IT_COM:   Commutation interrupt
+  *            @arg TIM_IT_TRIGGER: Trigger interrupt
+  *            @arg TIM_IT_BREAK: Break interrupt
+  * @retval None
+  */
+#define __HAL_TIM_CLEAR_IT(__HANDLE__, __INTERRUPT__)      ((__HANDLE__)->Instance->SR = ~(__INTERRUPT__))
+
+/**
+  * @brief  Indicates whether or not the TIM Counter is used as downcounter.
+  * @param  __HANDLE__ TIM handle.
+  * @retval False (Counter used as upcounter) or True (Counter used as downcounter)
+  * @note This macro is particularly useful to get the counting mode when the timer operates in Center-aligned mode
+  *       or Encoder mode.
+  */
+#define __HAL_TIM_IS_TIM_COUNTING_DOWN(__HANDLE__)    (((__HANDLE__)->Instance->CR1 &(TIM_CR1_DIR)) == (TIM_CR1_DIR))
+
+/**
+  * @brief  Set the TIM Prescaler on runtime.
+  * @param  __HANDLE__ TIM handle.
+  * @param  __PRESC__ specifies the Prescaler new value.
+  * @retval None
+  */
+#define __HAL_TIM_SET_PRESCALER(__HANDLE__, __PRESC__)       ((__HANDLE__)->Instance->PSC = (__PRESC__))
+
+/**
+  * @brief  Set the TIM Counter Register value on runtime.
+  * @param  __HANDLE__ TIM handle.
+  * @param  __COUNTER__ specifies the Counter register new value.
+  * @retval None
+  */
+#define __HAL_TIM_SET_COUNTER(__HANDLE__, __COUNTER__)  ((__HANDLE__)->Instance->CNT = (__COUNTER__))
+
+/**
+  * @brief  Get the TIM Counter Register value on runtime.
+  * @param  __HANDLE__ TIM handle.
+  * @retval 16-bit or 32-bit value of the timer counter register (TIMx_CNT)
+  */
+#define __HAL_TIM_GET_COUNTER(__HANDLE__)  ((__HANDLE__)->Instance->CNT)
+
+/**
+  * @brief  Set the TIM Autoreload Register value on runtime without calling another time any Init function.
+  * @param  __HANDLE__ TIM handle.
+  * @param  __AUTORELOAD__ specifies the Counter register new value.
+  * @retval None
+  */
+#define __HAL_TIM_SET_AUTORELOAD(__HANDLE__, __AUTORELOAD__) \
+  do{                                                    \
+    (__HANDLE__)->Instance->ARR = (__AUTORELOAD__);  \
+    (__HANDLE__)->Init.Period = (__AUTORELOAD__);    \
+  } while(0)
+
+/**
+  * @brief  Get the TIM Autoreload Register value on runtime.
+  * @param  __HANDLE__ TIM handle.
+  * @retval 16-bit or 32-bit value of the timer auto-reload register(TIMx_ARR)
+  */
+#define __HAL_TIM_GET_AUTORELOAD(__HANDLE__)  ((__HANDLE__)->Instance->ARR)
+
+/**
+  * @brief  Set the TIM Clock Division value on runtime without calling another time any Init function.
+  * @param  __HANDLE__ TIM handle.
+  * @param  __CKD__ specifies the clock division value.
+  *          This parameter can be one of the following value:
+  *            @arg TIM_CLOCKDIVISION_DIV1: tDTS=tCK_INT
+  *            @arg TIM_CLOCKDIVISION_DIV2: tDTS=2*tCK_INT
+  *            @arg TIM_CLOCKDIVISION_DIV4: tDTS=4*tCK_INT
+  * @retval None
+  */
+#define __HAL_TIM_SET_CLOCKDIVISION(__HANDLE__, __CKD__) \
+  do{                                                   \
+    (__HANDLE__)->Instance->CR1 &= (~TIM_CR1_CKD);  \
+    (__HANDLE__)->Instance->CR1 |= (__CKD__);       \
+    (__HANDLE__)->Init.ClockDivision = (__CKD__);   \
+  } while(0)
+
+/**
+  * @brief  Get the TIM Clock Division value on runtime.
+  * @param  __HANDLE__ TIM handle.
+  * @retval The clock division can be one of the following values:
+  *            @arg TIM_CLOCKDIVISION_DIV1: tDTS=tCK_INT
+  *            @arg TIM_CLOCKDIVISION_DIV2: tDTS=2*tCK_INT
+  *            @arg TIM_CLOCKDIVISION_DIV4: tDTS=4*tCK_INT
+  */
+#define __HAL_TIM_GET_CLOCKDIVISION(__HANDLE__)  ((__HANDLE__)->Instance->CR1 & TIM_CR1_CKD)
+
+/**
+  * @brief  Set the TIM Input Capture prescaler on runtime without calling another time HAL_TIM_IC_ConfigChannel()
+  *         function.
+  * @param  __HANDLE__ TIM handle.
+  * @param  __CHANNEL__ TIM Channels to be configured.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @param  __ICPSC__ specifies the Input Capture4 prescaler new value.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_ICPSC_DIV1: no prescaler
+  *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events
+  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
+  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
+  * @retval None
+  */
+#define __HAL_TIM_SET_ICPRESCALER(__HANDLE__, __CHANNEL__, __ICPSC__) \
+  do{                                                    \
+    TIM_RESET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__));  \
+    TIM_SET_ICPRESCALERVALUE((__HANDLE__), (__CHANNEL__), (__ICPSC__)); \
+  } while(0)
+
+/**
+  * @brief  Get the TIM Input Capture prescaler on runtime.
+  * @param  __HANDLE__ TIM handle.
+  * @param  __CHANNEL__ TIM Channels to be configured.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: get input capture 1 prescaler value
+  *            @arg TIM_CHANNEL_2: get input capture 2 prescaler value
+  *            @arg TIM_CHANNEL_3: get input capture 3 prescaler value
+  *            @arg TIM_CHANNEL_4: get input capture 4 prescaler value
+  * @retval The input capture prescaler can be one of the following values:
+  *            @arg TIM_ICPSC_DIV1: no prescaler
+  *            @arg TIM_ICPSC_DIV2: capture is done once every 2 events
+  *            @arg TIM_ICPSC_DIV4: capture is done once every 4 events
+  *            @arg TIM_ICPSC_DIV8: capture is done once every 8 events
+  */
+#define __HAL_TIM_GET_ICPRESCALER(__HANDLE__, __CHANNEL__)  \
+  (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC1PSC) :\
+   ((__CHANNEL__) == TIM_CHANNEL_2) ? (((__HANDLE__)->Instance->CCMR1 & TIM_CCMR1_IC2PSC) >> 8U) :\
+   ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC3PSC) :\
+   (((__HANDLE__)->Instance->CCMR2 & TIM_CCMR2_IC4PSC)) >> 8U)
+
+/**
+  * @brief  Set the TIM Capture Compare Register value on runtime without calling another time ConfigChannel function.
+  * @param  __HANDLE__ TIM handle.
+  * @param  __CHANNEL__ TIM Channels to be configured.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @param  __COMPARE__ specifies the Capture Compare register new value.
+  * @retval None
+  */
+#define __HAL_TIM_SET_COMPARE(__HANDLE__, __CHANNEL__, __COMPARE__) \
+  (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCR1 = (__COMPARE__)) :\
+   ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCR2 = (__COMPARE__)) :\
+   ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCR3 = (__COMPARE__)) :\
+   ((__HANDLE__)->Instance->CCR4 = (__COMPARE__)))
+
+/**
+  * @brief  Get the TIM Capture Compare Register value on runtime.
+  * @param  __HANDLE__ TIM handle.
+  * @param  __CHANNEL__ TIM Channel associated with the capture compare register
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: get capture/compare 1 register value
+  *            @arg TIM_CHANNEL_2: get capture/compare 2 register value
+  *            @arg TIM_CHANNEL_3: get capture/compare 3 register value
+  *            @arg TIM_CHANNEL_4: get capture/compare 4 register value
+  * @retval 16-bit or 32-bit value of the capture/compare register (TIMx_CCRy)
+  */
+#define __HAL_TIM_GET_COMPARE(__HANDLE__, __CHANNEL__) \
+  (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCR1) :\
+   ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCR2) :\
+   ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCR3) :\
+   ((__HANDLE__)->Instance->CCR4))
+
+/**
+  * @brief  Set the TIM Output compare preload.
+  * @param  __HANDLE__ TIM handle.
+  * @param  __CHANNEL__ TIM Channels to be configured.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @retval None
+  */
+#define __HAL_TIM_ENABLE_OCxPRELOAD(__HANDLE__, __CHANNEL__)    \
+  (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC1PE) :\
+   ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC2PE) :\
+   ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC3PE) :\
+   ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC4PE))
+
+/**
+  * @brief  Reset the TIM Output compare preload.
+  * @param  __HANDLE__ TIM handle.
+  * @param  __CHANNEL__ TIM Channels to be configured.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @retval None
+  */
+#define __HAL_TIM_DISABLE_OCxPRELOAD(__HANDLE__, __CHANNEL__)    \
+  (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC1PE) :\
+   ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC2PE) :\
+   ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC3PE) :\
+   ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC4PE))
+
+/**
+  * @brief  Enable fast mode for a given channel.
+  * @param  __HANDLE__ TIM handle.
+  * @param  __CHANNEL__ TIM Channels to be configured.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @note  When fast mode is enabled an active edge on the trigger input acts
+  *        like a compare match on CCx output. Delay to sample the trigger
+  *        input and to activate CCx output is reduced to 3 clock cycles.
+  * @note  Fast mode acts only if the channel is configured in PWM1 or PWM2 mode.
+  * @retval None
+  */
+#define __HAL_TIM_ENABLE_OCxFAST(__HANDLE__, __CHANNEL__)    \
+  (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC1FE) :\
+   ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= TIM_CCMR1_OC2FE) :\
+   ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC3FE) :\
+   ((__HANDLE__)->Instance->CCMR2 |= TIM_CCMR2_OC4FE))
+
+/**
+  * @brief  Disable fast mode for a given channel.
+  * @param  __HANDLE__ TIM handle.
+  * @param  __CHANNEL__ TIM Channels to be configured.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @note  When fast mode is disabled CCx output behaves normally depending
+  *        on counter and CCRx values even when the trigger is ON. The minimum
+  *        delay to activate CCx output when an active edge occurs on the
+  *        trigger input is 5 clock cycles.
+  * @retval None
+  */
+#define __HAL_TIM_DISABLE_OCxFAST(__HANDLE__, __CHANNEL__)    \
+  (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE) :\
+   ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE) :\
+   ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE) :\
+   ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE))
+
+/**
+  * @brief  Set the Update Request Source (URS) bit of the TIMx_CR1 register.
+  * @param  __HANDLE__ TIM handle.
+  * @note  When the URS bit of the TIMx_CR1 register is set, only counter
+  *        overflow/underflow generates an update interrupt or DMA request (if
+  *        enabled)
+  * @retval None
+  */
+#define __HAL_TIM_URS_ENABLE(__HANDLE__)  ((__HANDLE__)->Instance->CR1|= TIM_CR1_URS)
+
+/**
+  * @brief  Reset the Update Request Source (URS) bit of the TIMx_CR1 register.
+  * @param  __HANDLE__ TIM handle.
+  * @note  When the URS bit of the TIMx_CR1 register is reset, any of the
+  *        following events generate an update interrupt or DMA request (if
+  *        enabled):
+  *           _ Counter overflow underflow
+  *           _ Setting the UG bit
+  *           _ Update generation through the slave mode controller
+  * @retval None
+  */
+#define __HAL_TIM_URS_DISABLE(__HANDLE__)  ((__HANDLE__)->Instance->CR1&=~TIM_CR1_URS)
+
+/**
+  * @brief  Set the TIM Capture x input polarity on runtime.
+  * @param  __HANDLE__ TIM handle.
+  * @param  __CHANNEL__ TIM Channels to be configured.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @param  __POLARITY__ Polarity for TIx source
+  *            @arg TIM_INPUTCHANNELPOLARITY_RISING: Rising Edge
+  *            @arg TIM_INPUTCHANNELPOLARITY_FALLING: Falling Edge
+  *            @arg TIM_INPUTCHANNELPOLARITY_BOTHEDGE: Rising and Falling Edge
+  * @retval None
+  */
+#define __HAL_TIM_SET_CAPTUREPOLARITY(__HANDLE__, __CHANNEL__, __POLARITY__)    \
+  do{                                                                     \
+    TIM_RESET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__));               \
+    TIM_SET_CAPTUREPOLARITY((__HANDLE__), (__CHANNEL__), (__POLARITY__)); \
+  }while(0)
+
+/** @brief  Select the Capture/compare DMA request source.
+  * @param  __HANDLE__ specifies the TIM Handle.
+  * @param  __CCDMA__ specifies Capture/compare DMA request source
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CCDMAREQUEST_CC: CCx DMA request generated on Capture/Compare event
+  *            @arg TIM_CCDMAREQUEST_UPDATE: CCx DMA request generated on Update event
+  * @retval None
+  */
+#define __HAL_TIM_SELECT_CCDMAREQUEST(__HANDLE__, __CCDMA__)    \
+  MODIFY_REG((__HANDLE__)->Instance->CR2, TIM_CR2_CCDS, (__CCDMA__))
+
+/**
+  * @}
+  */
+/* End of exported macros ----------------------------------------------------*/
+
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup TIM_Private_Constants TIM Private Constants
+  * @{
+  */
+/* The counter of a timer instance is disabled only if all the CCx and CCxN
+   channels have been disabled */
+#define TIM_CCER_CCxE_MASK  ((uint32_t)(TIM_CCER_CC1E | TIM_CCER_CC2E | TIM_CCER_CC3E | TIM_CCER_CC4E))
+#define TIM_CCER_CCxNE_MASK ((uint32_t)(TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE))
+/**
+  * @}
+  */
+/* End of private constants --------------------------------------------------*/
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup TIM_Private_Macros TIM Private Macros
+  * @{
+  */
+#define IS_TIM_CLEARINPUT_SOURCE(__MODE__)  (((__MODE__) == TIM_CLEARINPUTSOURCE_NONE)      || \
+                                             ((__MODE__) == TIM_CLEARINPUTSOURCE_ETR))
+
+#define IS_TIM_DMA_BASE(__BASE__) (((__BASE__) == TIM_DMABASE_CR1)   || \
+                                   ((__BASE__) == TIM_DMABASE_CR2)   || \
+                                   ((__BASE__) == TIM_DMABASE_SMCR)  || \
+                                   ((__BASE__) == TIM_DMABASE_DIER)  || \
+                                   ((__BASE__) == TIM_DMABASE_SR)    || \
+                                   ((__BASE__) == TIM_DMABASE_EGR)   || \
+                                   ((__BASE__) == TIM_DMABASE_CCMR1) || \
+                                   ((__BASE__) == TIM_DMABASE_CCMR2) || \
+                                   ((__BASE__) == TIM_DMABASE_CCER)  || \
+                                   ((__BASE__) == TIM_DMABASE_CNT)   || \
+                                   ((__BASE__) == TIM_DMABASE_PSC)   || \
+                                   ((__BASE__) == TIM_DMABASE_ARR)   || \
+                                   ((__BASE__) == TIM_DMABASE_RCR)   || \
+                                   ((__BASE__) == TIM_DMABASE_CCR1)  || \
+                                   ((__BASE__) == TIM_DMABASE_CCR2)  || \
+                                   ((__BASE__) == TIM_DMABASE_CCR3)  || \
+                                   ((__BASE__) == TIM_DMABASE_CCR4)  || \
+                                   ((__BASE__) == TIM_DMABASE_BDTR))
+
+#define IS_TIM_EVENT_SOURCE(__SOURCE__) ((((__SOURCE__) & 0xFFFFFF00U) == 0x00000000U) && ((__SOURCE__) != 0x00000000U))
+
+#define IS_TIM_COUNTER_MODE(__MODE__)      (((__MODE__) == TIM_COUNTERMODE_UP)              || \
+                                            ((__MODE__) == TIM_COUNTERMODE_DOWN)            || \
+                                            ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED1)  || \
+                                            ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED2)  || \
+                                            ((__MODE__) == TIM_COUNTERMODE_CENTERALIGNED3))
+
+#define IS_TIM_CLOCKDIVISION_DIV(__DIV__)  (((__DIV__) == TIM_CLOCKDIVISION_DIV1) || \
+                                            ((__DIV__) == TIM_CLOCKDIVISION_DIV2) || \
+                                            ((__DIV__) == TIM_CLOCKDIVISION_DIV4))
+
+#define IS_TIM_AUTORELOAD_PRELOAD(PRELOAD) (((PRELOAD) == TIM_AUTORELOAD_PRELOAD_DISABLE) || \
+                                            ((PRELOAD) == TIM_AUTORELOAD_PRELOAD_ENABLE))
+
+#define IS_TIM_FAST_STATE(__STATE__)       (((__STATE__) == TIM_OCFAST_DISABLE) || \
+                                            ((__STATE__) == TIM_OCFAST_ENABLE))
+
+#define IS_TIM_OC_POLARITY(__POLARITY__)   (((__POLARITY__) == TIM_OCPOLARITY_HIGH) || \
+                                            ((__POLARITY__) == TIM_OCPOLARITY_LOW))
+
+#define IS_TIM_OCN_POLARITY(__POLARITY__)  (((__POLARITY__) == TIM_OCNPOLARITY_HIGH) || \
+                                            ((__POLARITY__) == TIM_OCNPOLARITY_LOW))
+
+#define IS_TIM_OCIDLE_STATE(__STATE__)     (((__STATE__) == TIM_OCIDLESTATE_SET) || \
+                                            ((__STATE__) == TIM_OCIDLESTATE_RESET))
+
+#define IS_TIM_OCNIDLE_STATE(__STATE__)    (((__STATE__) == TIM_OCNIDLESTATE_SET) || \
+                                            ((__STATE__) == TIM_OCNIDLESTATE_RESET))
+
+#define IS_TIM_ENCODERINPUT_POLARITY(__POLARITY__)   (((__POLARITY__) == TIM_ENCODERINPUTPOLARITY_RISING)   || \
+                                                      ((__POLARITY__) == TIM_ENCODERINPUTPOLARITY_FALLING))
+
+#define IS_TIM_IC_POLARITY(__POLARITY__)   (((__POLARITY__) == TIM_ICPOLARITY_RISING)   || \
+                                            ((__POLARITY__) == TIM_ICPOLARITY_FALLING)  || \
+                                            ((__POLARITY__) == TIM_ICPOLARITY_BOTHEDGE))
+
+#define IS_TIM_IC_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_ICSELECTION_DIRECTTI) || \
+                                            ((__SELECTION__) == TIM_ICSELECTION_INDIRECTTI) || \
+                                            ((__SELECTION__) == TIM_ICSELECTION_TRC))
+
+#define IS_TIM_IC_PRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_ICPSC_DIV1) || \
+                                            ((__PRESCALER__) == TIM_ICPSC_DIV2) || \
+                                            ((__PRESCALER__) == TIM_ICPSC_DIV4) || \
+                                            ((__PRESCALER__) == TIM_ICPSC_DIV8))
+
+#define IS_TIM_OPM_MODE(__MODE__)          (((__MODE__) == TIM_OPMODE_SINGLE) || \
+                                            ((__MODE__) == TIM_OPMODE_REPETITIVE))
+
+#define IS_TIM_ENCODER_MODE(__MODE__)      (((__MODE__) == TIM_ENCODERMODE_TI1) || \
+                                            ((__MODE__) == TIM_ENCODERMODE_TI2) || \
+                                            ((__MODE__) == TIM_ENCODERMODE_TI12))
+
+#define IS_TIM_DMA_SOURCE(__SOURCE__) ((((__SOURCE__) & 0xFFFF80FFU) == 0x00000000U) && ((__SOURCE__) != 0x00000000U))
+
+#define IS_TIM_CHANNELS(__CHANNEL__)       (((__CHANNEL__) == TIM_CHANNEL_1) || \
+                                            ((__CHANNEL__) == TIM_CHANNEL_2) || \
+                                            ((__CHANNEL__) == TIM_CHANNEL_3) || \
+                                            ((__CHANNEL__) == TIM_CHANNEL_4) || \
+                                            ((__CHANNEL__) == TIM_CHANNEL_ALL))
+
+#define IS_TIM_OPM_CHANNELS(__CHANNEL__)   (((__CHANNEL__) == TIM_CHANNEL_1) || \
+                                            ((__CHANNEL__) == TIM_CHANNEL_2))
+
+#define IS_TIM_PERIOD(__HANDLE__, __PERIOD__) ((IS_TIM_32B_COUNTER_INSTANCE(((__HANDLE__)->Instance)) == 0U) ? \
+                                               (((__PERIOD__) > 0U) && ((__PERIOD__) <= 0x0000FFFFU)) :        \
+                                               ((__PERIOD__) > 0U))
+
+#define IS_TIM_COMPLEMENTARY_CHANNELS(__CHANNEL__) (((__CHANNEL__) == TIM_CHANNEL_1) || \
+                                                    ((__CHANNEL__) == TIM_CHANNEL_2) || \
+                                                    ((__CHANNEL__) == TIM_CHANNEL_3))
+
+#define IS_TIM_CLOCKSOURCE(__CLOCK__) (((__CLOCK__) == TIM_CLOCKSOURCE_INTERNAL) || \
+                                       ((__CLOCK__) == TIM_CLOCKSOURCE_ETRMODE1) || \
+                                       ((__CLOCK__) == TIM_CLOCKSOURCE_ETRMODE2) || \
+                                       ((__CLOCK__) == TIM_CLOCKSOURCE_TI1ED)    || \
+                                       ((__CLOCK__) == TIM_CLOCKSOURCE_TI1)      || \
+                                       ((__CLOCK__) == TIM_CLOCKSOURCE_TI2)      || \
+                                       ((__CLOCK__) == TIM_CLOCKSOURCE_ITR0)     || \
+                                       ((__CLOCK__) == TIM_CLOCKSOURCE_ITR1)     || \
+                                       ((__CLOCK__) == TIM_CLOCKSOURCE_ITR2)     || \
+                                       ((__CLOCK__) == TIM_CLOCKSOURCE_ITR3))
+
+#define IS_TIM_CLOCKPOLARITY(__POLARITY__) (((__POLARITY__) == TIM_CLOCKPOLARITY_INVERTED)    || \
+                                            ((__POLARITY__) == TIM_CLOCKPOLARITY_NONINVERTED) || \
+                                            ((__POLARITY__) == TIM_CLOCKPOLARITY_RISING)      || \
+                                            ((__POLARITY__) == TIM_CLOCKPOLARITY_FALLING)     || \
+                                            ((__POLARITY__) == TIM_CLOCKPOLARITY_BOTHEDGE))
+
+#define IS_TIM_CLOCKPRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV1) || \
+                                              ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV2) || \
+                                              ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV4) || \
+                                              ((__PRESCALER__) == TIM_CLOCKPRESCALER_DIV8))
+
+#define IS_TIM_CLOCKFILTER(__ICFILTER__)      ((__ICFILTER__) <= 0xFU)
+
+#define IS_TIM_CLEARINPUT_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_CLEARINPUTPOLARITY_INVERTED) || \
+                                                  ((__POLARITY__) == TIM_CLEARINPUTPOLARITY_NONINVERTED))
+
+#define IS_TIM_CLEARINPUT_PRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV1) || \
+                                                    ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV2) || \
+                                                    ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV4) || \
+                                                    ((__PRESCALER__) == TIM_CLEARINPUTPRESCALER_DIV8))
+
+#define IS_TIM_CLEARINPUT_FILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU)
+
+#define IS_TIM_OSSR_STATE(__STATE__)       (((__STATE__) == TIM_OSSR_ENABLE) || \
+                                            ((__STATE__) == TIM_OSSR_DISABLE))
+
+#define IS_TIM_OSSI_STATE(__STATE__)       (((__STATE__) == TIM_OSSI_ENABLE) || \
+                                            ((__STATE__) == TIM_OSSI_DISABLE))
+
+#define IS_TIM_LOCK_LEVEL(__LEVEL__)       (((__LEVEL__) == TIM_LOCKLEVEL_OFF) || \
+                                            ((__LEVEL__) == TIM_LOCKLEVEL_1)   || \
+                                            ((__LEVEL__) == TIM_LOCKLEVEL_2)   || \
+                                            ((__LEVEL__) == TIM_LOCKLEVEL_3))
+
+#define IS_TIM_BREAK_FILTER(__BRKFILTER__) ((__BRKFILTER__) <= 0xFUL)
+
+#define IS_TIM_BREAK_STATE(__STATE__)      (((__STATE__) == TIM_BREAK_ENABLE) || \
+                                            ((__STATE__) == TIM_BREAK_DISABLE))
+
+#define IS_TIM_BREAK_POLARITY(__POLARITY__) (((__POLARITY__) == TIM_BREAKPOLARITY_LOW) || \
+                                             ((__POLARITY__) == TIM_BREAKPOLARITY_HIGH))
+
+#define IS_TIM_AUTOMATIC_OUTPUT_STATE(__STATE__) (((__STATE__) == TIM_AUTOMATICOUTPUT_ENABLE) || \
+                                                  ((__STATE__) == TIM_AUTOMATICOUTPUT_DISABLE))
+
+#define IS_TIM_TRGO_SOURCE(__SOURCE__) (((__SOURCE__) == TIM_TRGO_RESET)  || \
+                                        ((__SOURCE__) == TIM_TRGO_ENABLE) || \
+                                        ((__SOURCE__) == TIM_TRGO_UPDATE) || \
+                                        ((__SOURCE__) == TIM_TRGO_OC1)    || \
+                                        ((__SOURCE__) == TIM_TRGO_OC1REF) || \
+                                        ((__SOURCE__) == TIM_TRGO_OC2REF) || \
+                                        ((__SOURCE__) == TIM_TRGO_OC3REF) || \
+                                        ((__SOURCE__) == TIM_TRGO_OC4REF))
+
+#define IS_TIM_MSM_STATE(__STATE__)      (((__STATE__) == TIM_MASTERSLAVEMODE_ENABLE) || \
+                                          ((__STATE__) == TIM_MASTERSLAVEMODE_DISABLE))
+
+#define IS_TIM_SLAVE_MODE(__MODE__) (((__MODE__) == TIM_SLAVEMODE_DISABLE)   || \
+                                     ((__MODE__) == TIM_SLAVEMODE_RESET)     || \
+                                     ((__MODE__) == TIM_SLAVEMODE_GATED)     || \
+                                     ((__MODE__) == TIM_SLAVEMODE_TRIGGER)   || \
+                                     ((__MODE__) == TIM_SLAVEMODE_EXTERNAL1))
+
+#define IS_TIM_PWM_MODE(__MODE__) (((__MODE__) == TIM_OCMODE_PWM1)               || \
+                                   ((__MODE__) == TIM_OCMODE_PWM2))
+
+#define IS_TIM_OC_MODE(__MODE__)  (((__MODE__) == TIM_OCMODE_TIMING)             || \
+                                   ((__MODE__) == TIM_OCMODE_ACTIVE)             || \
+                                   ((__MODE__) == TIM_OCMODE_INACTIVE)           || \
+                                   ((__MODE__) == TIM_OCMODE_TOGGLE)             || \
+                                   ((__MODE__) == TIM_OCMODE_FORCED_ACTIVE)      || \
+                                   ((__MODE__) == TIM_OCMODE_FORCED_INACTIVE))
+
+#define IS_TIM_TRIGGER_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_TS_ITR0)    || \
+                                                 ((__SELECTION__) == TIM_TS_ITR1)    || \
+                                                 ((__SELECTION__) == TIM_TS_ITR2)    || \
+                                                 ((__SELECTION__) == TIM_TS_ITR3)    || \
+                                                 ((__SELECTION__) == TIM_TS_TI1F_ED) || \
+                                                 ((__SELECTION__) == TIM_TS_TI1FP1)  || \
+                                                 ((__SELECTION__) == TIM_TS_TI2FP2)  || \
+                                                 ((__SELECTION__) == TIM_TS_ETRF))
+
+#define IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(__SELECTION__) (((__SELECTION__) == TIM_TS_ITR0) || \
+                                                               ((__SELECTION__) == TIM_TS_ITR1) || \
+                                                               ((__SELECTION__) == TIM_TS_ITR2) || \
+                                                               ((__SELECTION__) == TIM_TS_ITR3) || \
+                                                               ((__SELECTION__) == TIM_TS_NONE))
+
+#define IS_TIM_TRIGGERPOLARITY(__POLARITY__)   (((__POLARITY__) == TIM_TRIGGERPOLARITY_INVERTED   ) || \
+                                                ((__POLARITY__) == TIM_TRIGGERPOLARITY_NONINVERTED) || \
+                                                ((__POLARITY__) == TIM_TRIGGERPOLARITY_RISING     ) || \
+                                                ((__POLARITY__) == TIM_TRIGGERPOLARITY_FALLING    ) || \
+                                                ((__POLARITY__) == TIM_TRIGGERPOLARITY_BOTHEDGE   ))
+
+#define IS_TIM_TRIGGERPRESCALER(__PRESCALER__) (((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV1) || \
+                                                ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV2) || \
+                                                ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV4) || \
+                                                ((__PRESCALER__) == TIM_TRIGGERPRESCALER_DIV8))
+
+#define IS_TIM_TRIGGERFILTER(__ICFILTER__) ((__ICFILTER__) <= 0xFU)
+
+#define IS_TIM_TI1SELECTION(__TI1SELECTION__)  (((__TI1SELECTION__) == TIM_TI1SELECTION_CH1) || \
+                                                ((__TI1SELECTION__) == TIM_TI1SELECTION_XORCOMBINATION))
+
+#define IS_TIM_DMA_LENGTH(__LENGTH__)      (((__LENGTH__) == TIM_DMABURSTLENGTH_1TRANSFER)   || \
+                                            ((__LENGTH__) == TIM_DMABURSTLENGTH_2TRANSFERS)  || \
+                                            ((__LENGTH__) == TIM_DMABURSTLENGTH_3TRANSFERS)  || \
+                                            ((__LENGTH__) == TIM_DMABURSTLENGTH_4TRANSFERS)  || \
+                                            ((__LENGTH__) == TIM_DMABURSTLENGTH_5TRANSFERS)  || \
+                                            ((__LENGTH__) == TIM_DMABURSTLENGTH_6TRANSFERS)  || \
+                                            ((__LENGTH__) == TIM_DMABURSTLENGTH_7TRANSFERS)  || \
+                                            ((__LENGTH__) == TIM_DMABURSTLENGTH_8TRANSFERS)  || \
+                                            ((__LENGTH__) == TIM_DMABURSTLENGTH_9TRANSFERS)  || \
+                                            ((__LENGTH__) == TIM_DMABURSTLENGTH_10TRANSFERS) || \
+                                            ((__LENGTH__) == TIM_DMABURSTLENGTH_11TRANSFERS) || \
+                                            ((__LENGTH__) == TIM_DMABURSTLENGTH_12TRANSFERS) || \
+                                            ((__LENGTH__) == TIM_DMABURSTLENGTH_13TRANSFERS) || \
+                                            ((__LENGTH__) == TIM_DMABURSTLENGTH_14TRANSFERS) || \
+                                            ((__LENGTH__) == TIM_DMABURSTLENGTH_15TRANSFERS) || \
+                                            ((__LENGTH__) == TIM_DMABURSTLENGTH_16TRANSFERS) || \
+                                            ((__LENGTH__) == TIM_DMABURSTLENGTH_17TRANSFERS) || \
+                                            ((__LENGTH__) == TIM_DMABURSTLENGTH_18TRANSFERS))
+
+#define IS_TIM_DMA_DATA_LENGTH(LENGTH) (((LENGTH) >= 0x1U) && ((LENGTH) < 0x10000U))
+
+#define IS_TIM_IC_FILTER(__ICFILTER__)   ((__ICFILTER__) <= 0xFU)
+
+#define IS_TIM_DEADTIME(__DEADTIME__)    ((__DEADTIME__) <= 0xFFU)
+
+#define IS_TIM_SLAVEMODE_TRIGGER_ENABLED(__TRIGGER__) ((__TRIGGER__) == TIM_SLAVEMODE_TRIGGER)
+
+#define TIM_SET_ICPRESCALERVALUE(__HANDLE__, __CHANNEL__, __ICPSC__) \
+  (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 |= (__ICPSC__)) :\
+   ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 |= ((__ICPSC__) << 8U)) :\
+   ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 |= (__ICPSC__)) :\
+   ((__HANDLE__)->Instance->CCMR2 |= ((__ICPSC__) << 8U)))
+
+#define TIM_RESET_ICPRESCALERVALUE(__HANDLE__, __CHANNEL__) \
+  (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC) :\
+   ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC) :\
+   ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC) :\
+   ((__HANDLE__)->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC))
+
+#define TIM_SET_CAPTUREPOLARITY(__HANDLE__, __CHANNEL__, __POLARITY__) \
+  (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER |= (__POLARITY__)) :\
+   ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 4U)) :\
+   ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER |= ((__POLARITY__) << 8U)) :\
+   ((__HANDLE__)->Instance->CCER |= (((__POLARITY__) << 12U))))
+
+#define TIM_RESET_CAPTUREPOLARITY(__HANDLE__, __CHANNEL__) \
+  (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP)) :\
+   ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP)) :\
+   ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP)) :\
+   ((__HANDLE__)->Instance->CCER &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP)))
+
+#define TIM_CHANNEL_STATE_GET(__HANDLE__, __CHANNEL__)\
+  (((__CHANNEL__) == TIM_CHANNEL_1) ? (__HANDLE__)->ChannelState[0] :\
+   ((__CHANNEL__) == TIM_CHANNEL_2) ? (__HANDLE__)->ChannelState[1] :\
+   ((__CHANNEL__) == TIM_CHANNEL_3) ? (__HANDLE__)->ChannelState[2] :\
+   (__HANDLE__)->ChannelState[3])
+
+#define TIM_CHANNEL_STATE_SET(__HANDLE__, __CHANNEL__, __CHANNEL_STATE__) \
+  (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->ChannelState[0] = (__CHANNEL_STATE__)) :\
+   ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->ChannelState[1] = (__CHANNEL_STATE__)) :\
+   ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->ChannelState[2] = (__CHANNEL_STATE__)) :\
+   ((__HANDLE__)->ChannelState[3] = (__CHANNEL_STATE__)))
+
+#define TIM_CHANNEL_STATE_SET_ALL(__HANDLE__,  __CHANNEL_STATE__)\
+  do {\
+    (__HANDLE__)->ChannelState[0]  = (__CHANNEL_STATE__);\
+    (__HANDLE__)->ChannelState[1]  = (__CHANNEL_STATE__);\
+    (__HANDLE__)->ChannelState[2]  = (__CHANNEL_STATE__);\
+    (__HANDLE__)->ChannelState[3]  = (__CHANNEL_STATE__);\
+  } while(0)
+
+#define TIM_CHANNEL_N_STATE_GET(__HANDLE__, __CHANNEL__)\
+  (((__CHANNEL__) == TIM_CHANNEL_1) ? (__HANDLE__)->ChannelNState[0] :\
+   ((__CHANNEL__) == TIM_CHANNEL_2) ? (__HANDLE__)->ChannelNState[1] :\
+   ((__CHANNEL__) == TIM_CHANNEL_3) ? (__HANDLE__)->ChannelNState[2] :\
+   (__HANDLE__)->ChannelNState[3])
+
+#define TIM_CHANNEL_N_STATE_SET(__HANDLE__, __CHANNEL__, __CHANNEL_STATE__) \
+  (((__CHANNEL__) == TIM_CHANNEL_1) ? ((__HANDLE__)->ChannelNState[0] = (__CHANNEL_STATE__)) :\
+   ((__CHANNEL__) == TIM_CHANNEL_2) ? ((__HANDLE__)->ChannelNState[1] = (__CHANNEL_STATE__)) :\
+   ((__CHANNEL__) == TIM_CHANNEL_3) ? ((__HANDLE__)->ChannelNState[2] = (__CHANNEL_STATE__)) :\
+   ((__HANDLE__)->ChannelNState[3] = (__CHANNEL_STATE__)))
+
+#define TIM_CHANNEL_N_STATE_SET_ALL(__HANDLE__,  __CHANNEL_STATE__)\
+  do {\
+    (__HANDLE__)->ChannelNState[0] = \
+    (__CHANNEL_STATE__);  \
+    (__HANDLE__)->ChannelNState[1] = \
+    (__CHANNEL_STATE__);  \
+    (__HANDLE__)->ChannelNState[2] = \
+    (__CHANNEL_STATE__);  \
+    (__HANDLE__)->ChannelNState[3] = \
+    (__CHANNEL_STATE__);  \
+  } while(0)
+
+/**
+  * @}
+  */
+/* End of private macros -----------------------------------------------------*/
+
+/* Include TIM HAL Extended module */
+#include "stm32f4xx_hal_tim_ex.h"
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup TIM_Exported_Functions TIM Exported Functions
+  * @{
+  */
+
+/** @addtogroup TIM_Exported_Functions_Group1 TIM Time Base functions
+  *  @brief   Time Base functions
+  * @{
+  */
+/* Time Base functions ********************************************************/
+HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim);
+HAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim);
+void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim);
+void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef *htim);
+/* Blocking mode: Polling */
+HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim);
+HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim);
+/* Non-Blocking mode: Interrupt */
+HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim);
+HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim);
+/* Non-Blocking mode: DMA */
+HAL_StatusTypeDef HAL_TIM_Base_Start_DMA(TIM_HandleTypeDef *htim, const uint32_t *pData, uint16_t Length);
+HAL_StatusTypeDef HAL_TIM_Base_Stop_DMA(TIM_HandleTypeDef *htim);
+/**
+  * @}
+  */
+
+/** @addtogroup TIM_Exported_Functions_Group2 TIM Output Compare functions
+  *  @brief   TIM Output Compare functions
+  * @{
+  */
+/* Timer Output Compare functions *********************************************/
+HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim);
+HAL_StatusTypeDef HAL_TIM_OC_DeInit(TIM_HandleTypeDef *htim);
+void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim);
+void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef *htim);
+/* Blocking mode: Polling */
+HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel);
+HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel);
+/* Non-Blocking mode: Interrupt */
+HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
+HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
+/* Non-Blocking mode: DMA */
+HAL_StatusTypeDef HAL_TIM_OC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
+                                       uint16_t Length);
+HAL_StatusTypeDef HAL_TIM_OC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel);
+/**
+  * @}
+  */
+
+/** @addtogroup TIM_Exported_Functions_Group3 TIM PWM functions
+  *  @brief   TIM PWM functions
+  * @{
+  */
+/* Timer PWM functions ********************************************************/
+HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim);
+HAL_StatusTypeDef HAL_TIM_PWM_DeInit(TIM_HandleTypeDef *htim);
+void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim);
+void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef *htim);
+/* Blocking mode: Polling */
+HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel);
+HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel);
+/* Non-Blocking mode: Interrupt */
+HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
+HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
+/* Non-Blocking mode: DMA */
+HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
+                                        uint16_t Length);
+HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel);
+/**
+  * @}
+  */
+
+/** @addtogroup TIM_Exported_Functions_Group4 TIM Input Capture functions
+  *  @brief   TIM Input Capture functions
+  * @{
+  */
+/* Timer Input Capture functions **********************************************/
+HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim);
+HAL_StatusTypeDef HAL_TIM_IC_DeInit(TIM_HandleTypeDef *htim);
+void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim);
+void HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef *htim);
+/* Blocking mode: Polling */
+HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel);
+HAL_StatusTypeDef HAL_TIM_IC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel);
+/* Non-Blocking mode: Interrupt */
+HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
+HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
+/* Non-Blocking mode: DMA */
+HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length);
+HAL_StatusTypeDef HAL_TIM_IC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel);
+/**
+  * @}
+  */
+
+/** @addtogroup TIM_Exported_Functions_Group5 TIM One Pulse functions
+  *  @brief   TIM One Pulse functions
+  * @{
+  */
+/* Timer One Pulse functions **************************************************/
+HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode);
+HAL_StatusTypeDef HAL_TIM_OnePulse_DeInit(TIM_HandleTypeDef *htim);
+void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim);
+void HAL_TIM_OnePulse_MspDeInit(TIM_HandleTypeDef *htim);
+/* Blocking mode: Polling */
+HAL_StatusTypeDef HAL_TIM_OnePulse_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
+HAL_StatusTypeDef HAL_TIM_OnePulse_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
+/* Non-Blocking mode: Interrupt */
+HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
+HAL_StatusTypeDef HAL_TIM_OnePulse_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
+/**
+  * @}
+  */
+
+/** @addtogroup TIM_Exported_Functions_Group6 TIM Encoder functions
+  *  @brief   TIM Encoder functions
+  * @{
+  */
+/* Timer Encoder functions ****************************************************/
+HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig);
+HAL_StatusTypeDef HAL_TIM_Encoder_DeInit(TIM_HandleTypeDef *htim);
+void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *htim);
+void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef *htim);
+/* Blocking mode: Polling */
+HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel);
+HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel);
+/* Non-Blocking mode: Interrupt */
+HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
+HAL_StatusTypeDef HAL_TIM_Encoder_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
+/* Non-Blocking mode: DMA */
+HAL_StatusTypeDef HAL_TIM_Encoder_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData1,
+                                            uint32_t *pData2, uint16_t Length);
+HAL_StatusTypeDef HAL_TIM_Encoder_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel);
+/**
+  * @}
+  */
+
+/** @addtogroup TIM_Exported_Functions_Group7 TIM IRQ handler management
+  *  @brief   IRQ handler management
+  * @{
+  */
+/* Interrupt Handler functions  ***********************************************/
+void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim);
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Exported_Functions_Group8 TIM Peripheral Control functions
+  *  @brief   Peripheral Control functions
+  * @{
+  */
+/* Control functions  *********************************************************/
+HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_OC_InitTypeDef *sConfig,
+                                           uint32_t Channel);
+HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_OC_InitTypeDef *sConfig,
+                                            uint32_t Channel);
+HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig,
+                                           uint32_t Channel);
+HAL_StatusTypeDef HAL_TIM_OnePulse_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OnePulse_InitTypeDef *sConfig,
+                                                 uint32_t OutputChannel,  uint32_t InputChannel);
+HAL_StatusTypeDef HAL_TIM_ConfigOCrefClear(TIM_HandleTypeDef *htim,
+                                           const TIM_ClearInputConfigTypeDef *sClearInputConfig,
+                                           uint32_t Channel);
+HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig);
+HAL_StatusTypeDef HAL_TIM_ConfigTI1Input(TIM_HandleTypeDef *htim, uint32_t TI1_Selection);
+HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig);
+HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro_IT(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig);
+HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress,
+                                              uint32_t BurstRequestSrc, const uint32_t  *BurstBuffer,
+                                              uint32_t  BurstLength);
+HAL_StatusTypeDef HAL_TIM_DMABurst_MultiWriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress,
+                                                   uint32_t BurstRequestSrc, const uint32_t *BurstBuffer,
+                                                   uint32_t BurstLength,  uint32_t DataLength);
+HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc);
+HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress,
+                                             uint32_t BurstRequestSrc, uint32_t  *BurstBuffer, uint32_t  BurstLength);
+HAL_StatusTypeDef HAL_TIM_DMABurst_MultiReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress,
+                                                  uint32_t BurstRequestSrc, uint32_t  *BurstBuffer,
+                                                  uint32_t  BurstLength, uint32_t  DataLength);
+HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc);
+HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource);
+uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel);
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Exported_Functions_Group9 TIM Callbacks functions
+  *  @brief   TIM Callbacks functions
+  * @{
+  */
+/* Callback in non blocking modes (Interrupt and DMA) *************************/
+void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim);
+void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim);
+void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim);
+void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim);
+void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim);
+void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim);
+void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim);
+void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim);
+void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim);
+void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim);
+
+/* Callbacks Register/UnRegister functions  ***********************************/
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
+                                           pTIM_CallbackTypeDef pCallback);
+HAL_StatusTypeDef HAL_TIM_UnRegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Exported_Functions_Group10 TIM Peripheral State functions
+  *  @brief  Peripheral State functions
+  * @{
+  */
+/* Peripheral State functions  ************************************************/
+HAL_TIM_StateTypeDef HAL_TIM_Base_GetState(const TIM_HandleTypeDef *htim);
+HAL_TIM_StateTypeDef HAL_TIM_OC_GetState(const TIM_HandleTypeDef *htim);
+HAL_TIM_StateTypeDef HAL_TIM_PWM_GetState(const TIM_HandleTypeDef *htim);
+HAL_TIM_StateTypeDef HAL_TIM_IC_GetState(const TIM_HandleTypeDef *htim);
+HAL_TIM_StateTypeDef HAL_TIM_OnePulse_GetState(const TIM_HandleTypeDef *htim);
+HAL_TIM_StateTypeDef HAL_TIM_Encoder_GetState(const TIM_HandleTypeDef *htim);
+
+/* Peripheral Channel state functions  ************************************************/
+HAL_TIM_ActiveChannel HAL_TIM_GetActiveChannel(const TIM_HandleTypeDef *htim);
+HAL_TIM_ChannelStateTypeDef HAL_TIM_GetChannelState(const TIM_HandleTypeDef *htim,  uint32_t Channel);
+HAL_TIM_DMABurstStateTypeDef HAL_TIM_DMABurstState(const TIM_HandleTypeDef *htim);
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+/* End of exported functions -------------------------------------------------*/
+
+/* Private functions----------------------------------------------------------*/
+/** @defgroup TIM_Private_Functions TIM Private Functions
+  * @{
+  */
+void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure);
+void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection, uint32_t TIM_ICFilter);
+void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config);
+void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
+                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter);
+
+void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma);
+void TIM_DMAError(DMA_HandleTypeDef *hdma);
+void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma);
+void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma);
+void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState);
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+void TIM_ResetCallback(TIM_HandleTypeDef *htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+/* End of private functions --------------------------------------------------*/
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* STM32F4xx_HAL_TIM_H */
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h
new file mode 100644
index 0000000..4f1d01b
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h
@@ -0,0 +1,357 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_hal_tim_ex.h
+  * @author  MCD Application Team
+  * @brief   Header file of TIM HAL Extended module.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2016 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef STM32F4xx_HAL_TIM_EX_H
+#define STM32F4xx_HAL_TIM_EX_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx_hal_def.h"
+
+/** @addtogroup STM32F4xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup TIMEx
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup TIMEx_Exported_Types TIM Extended Exported Types
+  * @{
+  */
+
+/**
+  * @brief  TIM Hall sensor Configuration Structure definition
+  */
+
+typedef struct
+{
+  uint32_t IC1Polarity;         /*!< Specifies the active edge of the input signal.
+                                     This parameter can be a value of @ref TIM_Input_Capture_Polarity */
+
+  uint32_t IC1Prescaler;        /*!< Specifies the Input Capture Prescaler.
+                                     This parameter can be a value of @ref TIM_Input_Capture_Prescaler */
+
+  uint32_t IC1Filter;           /*!< Specifies the input capture filter.
+                                     This parameter can be a number between Min_Data = 0x0 and Max_Data = 0xF */
+
+  uint32_t Commutation_Delay;   /*!< Specifies the pulse value to be loaded into the Capture Compare Register.
+                                     This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */
+} TIM_HallSensor_InitTypeDef;
+/**
+  * @}
+  */
+/* End of exported types -----------------------------------------------------*/
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup TIMEx_Exported_Constants TIM Extended Exported Constants
+  * @{
+  */
+
+/** @defgroup TIMEx_Remap TIM Extended Remapping
+  * @{
+  */
+#if defined (TIM2)
+#if defined(TIM8)
+#define TIM_TIM2_TIM8_TRGO                     0x00000000U                              /*!< TIM2 ITR1 is connected to TIM8 TRGO */
+#endif /*  TIM8 */
+#define TIM_TIM2_ETH_PTP                       TIM_OR_ITR1_RMP_0                        /*!< TIM2 ITR1 is connected to PTP trigger output */
+#define TIM_TIM2_USBFS_SOF                     TIM_OR_ITR1_RMP_1                        /*!< TIM2 ITR1 is connected to OTG FS SOF */
+#define TIM_TIM2_USBHS_SOF                     (TIM_OR_ITR1_RMP_1 | TIM_OR_ITR1_RMP_0)  /*!< TIM2 ITR1 is connected to OTG HS SOF */
+#endif /* TIM2 */
+
+#define TIM_TIM5_GPIO                          0x00000000U                              /*!< TIM5 TI4 is connected to GPIO */
+#define TIM_TIM5_LSI                           TIM_OR_TI4_RMP_0                         /*!< TIM5 TI4 is connected to LSI */
+#define TIM_TIM5_LSE                           TIM_OR_TI4_RMP_1                         /*!< TIM5 TI4 is connected to LSE */
+#define TIM_TIM5_RTC                           (TIM_OR_TI4_RMP_1 | TIM_OR_TI4_RMP_0)    /*!< TIM5 TI4 is connected to the RTC wakeup interrupt */
+
+#define TIM_TIM11_GPIO                         0x00000000U                              /*!< TIM11 TI1 is connected to GPIO */
+#define TIM_TIM11_HSE                          TIM_OR_TI1_RMP_1                         /*!< TIM11 TI1 is connected to HSE_RTC clock */
+#if defined(SPDIFRX)
+#define TIM_TIM11_SPDIFRX                      TIM_OR_TI1_RMP_0                         /*!< TIM11 TI1 is connected to SPDIFRX_FRAME_SYNC */
+#endif /* SPDIFRX*/
+
+#if defined(LPTIM_OR_TIM1_ITR2_RMP) && defined(LPTIM_OR_TIM5_ITR1_RMP) && defined(LPTIM_OR_TIM5_ITR1_RMP)
+#define LPTIM_REMAP_MASK                       0x10000000U
+
+#define TIM_TIM9_TIM3_TRGO                     LPTIM_REMAP_MASK                             /*!< TIM9 ITR1 is connected to TIM3 TRGO */
+#define TIM_TIM9_LPTIM                         (LPTIM_REMAP_MASK | LPTIM_OR_TIM9_ITR1_RMP)  /*!< TIM9 ITR1 is connected to LPTIM1 output */
+
+#define TIM_TIM5_TIM3_TRGO                     LPTIM_REMAP_MASK                             /*!< TIM5 ITR1 is connected to TIM3 TRGO */
+#define TIM_TIM5_LPTIM                         (LPTIM_REMAP_MASK | LPTIM_OR_TIM5_ITR1_RMP)  /*!< TIM5 ITR1 is connected to LPTIM1 output */
+
+#define TIM_TIM1_TIM3_TRGO                     LPTIM_REMAP_MASK                             /*!< TIM1 ITR2 is connected to TIM3 TRGO */
+#define TIM_TIM1_LPTIM                         (LPTIM_REMAP_MASK | LPTIM_OR_TIM1_ITR2_RMP)  /*!< TIM1 ITR2 is connected to LPTIM1 output */
+#endif /* LPTIM_OR_TIM1_ITR2_RMP &&  LPTIM_OR_TIM5_ITR1_RMP && LPTIM_OR_TIM5_ITR1_RMP */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+/* End of exported constants -------------------------------------------------*/
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup TIMEx_Exported_Macros TIM Extended Exported Macros
+  * @{
+  */
+
+/**
+  * @}
+  */
+/* End of exported macro -----------------------------------------------------*/
+
+/* Private macro -------------------------------------------------------------*/
+/** @defgroup TIMEx_Private_Macros TIM Extended Private Macros
+  * @{
+  */
+#if defined(SPDIFRX)
+#define IS_TIM_REMAP(INSTANCE, TIM_REMAP)                                 \
+  ((((INSTANCE) == TIM2)  && (((TIM_REMAP) == TIM_TIM2_TIM8_TRGO)      || \
+                              ((TIM_REMAP) == TIM_TIM2_USBFS_SOF)      || \
+                              ((TIM_REMAP) == TIM_TIM2_USBHS_SOF)))    || \
+   (((INSTANCE) == TIM5)  && (((TIM_REMAP) == TIM_TIM5_GPIO)           || \
+                              ((TIM_REMAP) == TIM_TIM5_LSI)            || \
+                              ((TIM_REMAP) == TIM_TIM5_LSE)            || \
+                              ((TIM_REMAP) == TIM_TIM5_RTC)))          || \
+   (((INSTANCE) == TIM11) && (((TIM_REMAP) == TIM_TIM11_GPIO)          || \
+                              ((TIM_REMAP) == TIM_TIM11_SPDIFRX)       || \
+                              ((TIM_REMAP) == TIM_TIM11_HSE))))
+#elif defined(TIM2)
+#if defined(LPTIM_OR_TIM1_ITR2_RMP) && defined(LPTIM_OR_TIM5_ITR1_RMP) && defined(LPTIM_OR_TIM5_ITR1_RMP)
+#define IS_TIM_REMAP(INSTANCE, TIM_REMAP)                                 \
+  ((((INSTANCE) == TIM2)  && (((TIM_REMAP) == TIM_TIM2_TIM8_TRGO)      || \
+                              ((TIM_REMAP) == TIM_TIM2_ETH_PTP)        || \
+                              ((TIM_REMAP) == TIM_TIM2_USBFS_SOF)      || \
+                              ((TIM_REMAP) == TIM_TIM2_USBHS_SOF)))    || \
+   (((INSTANCE) == TIM5)  && (((TIM_REMAP) == TIM_TIM5_GPIO)           || \
+                              ((TIM_REMAP) == TIM_TIM5_LSI)            || \
+                              ((TIM_REMAP) == TIM_TIM5_LSE)            || \
+                              ((TIM_REMAP) == TIM_TIM5_RTC)))          || \
+   (((INSTANCE) == TIM11) && (((TIM_REMAP) == TIM_TIM11_GPIO)          || \
+                              ((TIM_REMAP) == TIM_TIM11_HSE)))         || \
+   (((INSTANCE) == TIM1)  && (((TIM_REMAP) == TIM_TIM1_TIM3_TRGO)      || \
+                              ((TIM_REMAP) == TIM_TIM1_LPTIM)))        || \
+   (((INSTANCE) == TIM5)  && (((TIM_REMAP) == TIM_TIM5_TIM3_TRGO)      || \
+                              ((TIM_REMAP) == TIM_TIM5_LPTIM)))        || \
+   (((INSTANCE) == TIM9)  && (((TIM_REMAP) == TIM_TIM9_TIM3_TRGO)      || \
+                              ((TIM_REMAP) == TIM_TIM9_LPTIM))))
+#elif defined(TIM8)
+#define IS_TIM_REMAP(INSTANCE, TIM_REMAP)                                 \
+  ((((INSTANCE) == TIM2)  && (((TIM_REMAP) == TIM_TIM2_TIM8_TRGO)      || \
+                              ((TIM_REMAP) == TIM_TIM2_ETH_PTP)        || \
+                              ((TIM_REMAP) == TIM_TIM2_USBFS_SOF)      || \
+                              ((TIM_REMAP) == TIM_TIM2_USBHS_SOF)))    || \
+   (((INSTANCE) == TIM5)  && (((TIM_REMAP) == TIM_TIM5_GPIO)           || \
+                              ((TIM_REMAP) == TIM_TIM5_LSI)            || \
+                              ((TIM_REMAP) == TIM_TIM5_LSE)            || \
+                              ((TIM_REMAP) == TIM_TIM5_RTC)))          || \
+   (((INSTANCE) == TIM11) && (((TIM_REMAP) == TIM_TIM11_GPIO)          || \
+                              ((TIM_REMAP) == TIM_TIM11_HSE))))
+#else
+#define IS_TIM_REMAP(INSTANCE, TIM_REMAP)                                 \
+  ((((INSTANCE) == TIM2)  && (((TIM_REMAP) == TIM_TIM2_ETH_PTP)        || \
+                              ((TIM_REMAP) == TIM_TIM2_USBFS_SOF)      || \
+                              ((TIM_REMAP) == TIM_TIM2_USBHS_SOF)))    || \
+   (((INSTANCE) == TIM5)  && (((TIM_REMAP) == TIM_TIM5_GPIO)           || \
+                              ((TIM_REMAP) == TIM_TIM5_LSI)            || \
+                              ((TIM_REMAP) == TIM_TIM5_LSE)            || \
+                              ((TIM_REMAP) == TIM_TIM5_RTC)))          || \
+   (((INSTANCE) == TIM11) && (((TIM_REMAP) == TIM_TIM11_GPIO)          || \
+                              ((TIM_REMAP) == TIM_TIM11_HSE))))
+#endif /* LPTIM_OR_TIM1_ITR2_RMP &&  LPTIM_OR_TIM5_ITR1_RMP && LPTIM_OR_TIM5_ITR1_RMP */
+#else
+#define IS_TIM_REMAP(INSTANCE, TIM_REMAP)                                 \
+  ((((INSTANCE) == TIM5)  && (((TIM_REMAP) == TIM_TIM5_GPIO)           || \
+                              ((TIM_REMAP) == TIM_TIM5_LSI)            || \
+                              ((TIM_REMAP) == TIM_TIM5_LSE)            || \
+                              ((TIM_REMAP) == TIM_TIM5_RTC)))          || \
+   (((INSTANCE) == TIM11) && (((TIM_REMAP) == TIM_TIM11_GPIO)          || \
+                              ((TIM_REMAP) == TIM_TIM11_HSE))))
+#endif /* SPDIFRX */
+
+/**
+  * @}
+  */
+/* End of private macro ------------------------------------------------------*/
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup TIMEx_Exported_Functions TIM Extended Exported Functions
+  * @{
+  */
+
+/** @addtogroup TIMEx_Exported_Functions_Group1 Extended Timer Hall Sensor functions
+  *  @brief    Timer Hall Sensor functions
+  * @{
+  */
+/*  Timer Hall Sensor functions  **********************************************/
+HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, const TIM_HallSensor_InitTypeDef *sConfig);
+HAL_StatusTypeDef HAL_TIMEx_HallSensor_DeInit(TIM_HandleTypeDef *htim);
+
+void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef *htim);
+void HAL_TIMEx_HallSensor_MspDeInit(TIM_HandleTypeDef *htim);
+
+/* Blocking mode: Polling */
+HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start(TIM_HandleTypeDef *htim);
+HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop(TIM_HandleTypeDef *htim);
+/* Non-Blocking mode: Interrupt */
+HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_IT(TIM_HandleTypeDef *htim);
+HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_IT(TIM_HandleTypeDef *htim);
+/* Non-Blocking mode: DMA */
+HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Length);
+HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_DMA(TIM_HandleTypeDef *htim);
+/**
+  * @}
+  */
+
+/** @addtogroup TIMEx_Exported_Functions_Group2 Extended Timer Complementary Output Compare functions
+  *  @brief   Timer Complementary Output Compare functions
+  * @{
+  */
+/*  Timer Complementary Output Compare functions  *****************************/
+/* Blocking mode: Polling */
+HAL_StatusTypeDef HAL_TIMEx_OCN_Start(TIM_HandleTypeDef *htim, uint32_t Channel);
+HAL_StatusTypeDef HAL_TIMEx_OCN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel);
+
+/* Non-Blocking mode: Interrupt */
+HAL_StatusTypeDef HAL_TIMEx_OCN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
+HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
+
+/* Non-Blocking mode: DMA */
+HAL_StatusTypeDef HAL_TIMEx_OCN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
+                                          uint16_t Length);
+HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel);
+/**
+  * @}
+  */
+
+/** @addtogroup TIMEx_Exported_Functions_Group3 Extended Timer Complementary PWM functions
+  *  @brief    Timer Complementary PWM functions
+  * @{
+  */
+/*  Timer Complementary PWM functions  ****************************************/
+/* Blocking mode: Polling */
+HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel);
+HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel);
+
+/* Non-Blocking mode: Interrupt */
+HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
+HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel);
+/* Non-Blocking mode: DMA */
+HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
+                                           uint16_t Length);
+HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel);
+/**
+  * @}
+  */
+
+/** @addtogroup TIMEx_Exported_Functions_Group4 Extended Timer Complementary One Pulse functions
+  *  @brief    Timer Complementary One Pulse functions
+  * @{
+  */
+/*  Timer Complementary One Pulse functions  **********************************/
+/* Blocking mode: Polling */
+HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
+HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
+
+/* Non-Blocking mode: Interrupt */
+HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
+HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel);
+/**
+  * @}
+  */
+
+/** @addtogroup TIMEx_Exported_Functions_Group5 Extended Peripheral Control functions
+  *  @brief    Peripheral Control functions
+  * @{
+  */
+/* Extended Control functions  ************************************************/
+HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent(TIM_HandleTypeDef *htim, uint32_t  InputTrigger,
+                                              uint32_t  CommutationSource);
+HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent_IT(TIM_HandleTypeDef *htim, uint32_t  InputTrigger,
+                                                 uint32_t  CommutationSource);
+HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent_DMA(TIM_HandleTypeDef *htim, uint32_t  InputTrigger,
+                                                  uint32_t  CommutationSource);
+HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
+                                                        const TIM_MasterConfigTypeDef *sMasterConfig);
+HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
+                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig);
+HAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef *htim, uint32_t Remap);
+/**
+  * @}
+  */
+
+/** @addtogroup TIMEx_Exported_Functions_Group6 Extended Callbacks functions
+  * @brief    Extended Callbacks functions
+  * @{
+  */
+/* Extended Callback **********************************************************/
+void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim);
+void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim);
+void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim);
+/**
+  * @}
+  */
+
+/** @addtogroup TIMEx_Exported_Functions_Group7 Extended Peripheral State functions
+  * @brief    Extended Peripheral State functions
+  * @{
+  */
+/* Extended Peripheral State functions  ***************************************/
+HAL_TIM_StateTypeDef HAL_TIMEx_HallSensor_GetState(const TIM_HandleTypeDef *htim);
+HAL_TIM_ChannelStateTypeDef HAL_TIMEx_GetChannelNState(const TIM_HandleTypeDef *htim,  uint32_t ChannelN);
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+/* End of exported functions -------------------------------------------------*/
+
+/* Private functions----------------------------------------------------------*/
+/** @addtogroup TIMEx_Private_Functions TIM Extended Private Functions
+  * @{
+  */
+void TIMEx_DMACommutationCplt(DMA_HandleTypeDef *hdma);
+void TIMEx_DMACommutationHalfCplt(DMA_HandleTypeDef *hdma);
+/**
+  * @}
+  */
+/* End of private functions --------------------------------------------------*/
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+
+#endif /* STM32F4xx_HAL_TIM_EX_H */
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h
new file mode 100644
index 0000000..e6ce82f
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h
@@ -0,0 +1,909 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_hal_uart.h
+  * @author  MCD Application Team
+  * @brief   Header file of UART HAL module.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2016 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32F4xx_HAL_UART_H
+#define __STM32F4xx_HAL_UART_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx_hal_def.h"
+
+/** @addtogroup STM32F4xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup UART
+  * @{
+  */
+
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup UART_Exported_Types UART Exported Types
+  * @{
+  */
+
+/**
+  * @brief UART Init Structure definition
+  */
+typedef struct
+{
+  uint32_t BaudRate;                  /*!< This member configures the UART communication baud rate.
+                                           The baud rate is computed using the following formula:
+                                           - IntegerDivider = ((PCLKx) / (8 * (OVR8+1) * (huart->Init.BaudRate)))
+                                           - FractionalDivider = ((IntegerDivider - ((uint32_t) IntegerDivider)) * 8 * (OVR8+1)) + 0.5
+                                           Where OVR8 is the "oversampling by 8 mode" configuration bit in the CR1 register. */
+
+  uint32_t WordLength;                /*!< Specifies the number of data bits transmitted or received in a frame.
+                                           This parameter can be a value of @ref UART_Word_Length */
+
+  uint32_t StopBits;                  /*!< Specifies the number of stop bits transmitted.
+                                           This parameter can be a value of @ref UART_Stop_Bits */
+
+  uint32_t Parity;                    /*!< Specifies the parity mode.
+                                           This parameter can be a value of @ref UART_Parity
+                                           @note When parity is enabled, the computed parity is inserted
+                                                 at the MSB position of the transmitted data (9th bit when
+                                                 the word length is set to 9 data bits; 8th bit when the
+                                                 word length is set to 8 data bits). */
+
+  uint32_t Mode;                      /*!< Specifies whether the Receive or Transmit mode is enabled or disabled.
+                                           This parameter can be a value of @ref UART_Mode */
+
+  uint32_t HwFlowCtl;                 /*!< Specifies whether the hardware flow control mode is enabled or disabled.
+                                           This parameter can be a value of @ref UART_Hardware_Flow_Control */
+
+  uint32_t OverSampling;              /*!< Specifies whether the Over sampling 8 is enabled or disabled, to achieve higher speed (up to fPCLK/8).
+                                           This parameter can be a value of @ref UART_Over_Sampling */
+} UART_InitTypeDef;
+
+/**
+  * @brief HAL UART State structures definition
+  * @note  HAL UART State value is a combination of 2 different substates: gState and RxState.
+  *        - gState contains UART state information related to global Handle management
+  *          and also information related to Tx operations.
+  *          gState value coding follow below described bitmap :
+  *          b7-b6  Error information
+  *             00 : No Error
+  *             01 : (Not Used)
+  *             10 : Timeout
+  *             11 : Error
+  *          b5     Peripheral initialization status
+  *             0  : Reset (Peripheral not initialized)
+  *             1  : Init done (Peripheral initialized. HAL UART Init function already called)
+  *          b4-b3  (not used)
+  *             xx : Should be set to 00
+  *          b2     Intrinsic process state
+  *             0  : Ready
+  *             1  : Busy (Peripheral busy with some configuration or internal operations)
+  *          b1     (not used)
+  *             x  : Should be set to 0
+  *          b0     Tx state
+  *             0  : Ready (no Tx operation ongoing)
+  *             1  : Busy (Tx operation ongoing)
+  *        - RxState contains information related to Rx operations.
+  *          RxState value coding follow below described bitmap :
+  *          b7-b6  (not used)
+  *             xx : Should be set to 00
+  *          b5     Peripheral initialization status
+  *             0  : Reset (Peripheral not initialized)
+  *             1  : Init done (Peripheral initialized)
+  *          b4-b2  (not used)
+  *            xxx : Should be set to 000
+  *          b1     Rx state
+  *             0  : Ready (no Rx operation ongoing)
+  *             1  : Busy (Rx operation ongoing)
+  *          b0     (not used)
+  *             x  : Should be set to 0.
+  */
+typedef enum
+{
+  HAL_UART_STATE_RESET             = 0x00U,    /*!< Peripheral is not yet Initialized
+                                                   Value is allowed for gState and RxState */
+  HAL_UART_STATE_READY             = 0x20U,    /*!< Peripheral Initialized and ready for use
+                                                   Value is allowed for gState and RxState */
+  HAL_UART_STATE_BUSY              = 0x24U,    /*!< an internal process is ongoing
+                                                   Value is allowed for gState only */
+  HAL_UART_STATE_BUSY_TX           = 0x21U,    /*!< Data Transmission process is ongoing
+                                                   Value is allowed for gState only */
+  HAL_UART_STATE_BUSY_RX           = 0x22U,    /*!< Data Reception process is ongoing
+                                                   Value is allowed for RxState only */
+  HAL_UART_STATE_BUSY_TX_RX        = 0x23U,    /*!< Data Transmission and Reception process is ongoing
+                                                   Not to be used for neither gState nor RxState.
+                                                   Value is result of combination (Or) between gState and RxState values */
+  HAL_UART_STATE_TIMEOUT           = 0xA0U,    /*!< Timeout state
+                                                   Value is allowed for gState only */
+  HAL_UART_STATE_ERROR             = 0xE0U     /*!< Error
+                                                   Value is allowed for gState only */
+} HAL_UART_StateTypeDef;
+
+/**
+  * @brief HAL UART Reception type definition
+  * @note  HAL UART Reception type value aims to identify which type of Reception is ongoing.
+  *        This parameter can be a value of @ref UART_Reception_Type_Values :
+  *           HAL_UART_RECEPTION_STANDARD         = 0x00U,
+  *           HAL_UART_RECEPTION_TOIDLE           = 0x01U,
+  */
+typedef uint32_t HAL_UART_RxTypeTypeDef;
+
+/**
+  * @brief HAL UART Rx Event type definition
+  * @note  HAL UART Rx Event type value aims to identify which type of Event has occurred
+  *        leading to call of the RxEvent callback.
+  *        This parameter can be a value of @ref UART_RxEvent_Type_Values :
+  *           HAL_UART_RXEVENT_TC                 = 0x00U,
+  *           HAL_UART_RXEVENT_HT                 = 0x01U,
+  *           HAL_UART_RXEVENT_IDLE               = 0x02U,
+  */
+typedef uint32_t HAL_UART_RxEventTypeTypeDef;
+
+/**
+  * @brief  UART handle Structure definition
+  */
+typedef struct __UART_HandleTypeDef
+{
+  USART_TypeDef                 *Instance;        /*!< UART registers base address        */
+
+  UART_InitTypeDef              Init;             /*!< UART communication parameters      */
+
+  const uint8_t                 *pTxBuffPtr;      /*!< Pointer to UART Tx transfer Buffer */
+
+  uint16_t                      TxXferSize;       /*!< UART Tx Transfer size              */
+
+  __IO uint16_t                 TxXferCount;      /*!< UART Tx Transfer Counter           */
+
+  uint8_t                       *pRxBuffPtr;      /*!< Pointer to UART Rx transfer Buffer */
+
+  uint16_t                      RxXferSize;       /*!< UART Rx Transfer size              */
+
+  __IO uint16_t                 RxXferCount;      /*!< UART Rx Transfer Counter           */
+
+  __IO HAL_UART_RxTypeTypeDef ReceptionType;      /*!< Type of ongoing reception          */
+
+  __IO HAL_UART_RxEventTypeTypeDef RxEventType;   /*!< Type of Rx Event                   */
+
+  DMA_HandleTypeDef             *hdmatx;          /*!< UART Tx DMA Handle parameters      */
+
+  DMA_HandleTypeDef             *hdmarx;          /*!< UART Rx DMA Handle parameters      */
+
+  HAL_LockTypeDef               Lock;             /*!< Locking object                     */
+
+  __IO HAL_UART_StateTypeDef    gState;           /*!< UART state information related to global Handle management
+                                                       and also related to Tx operations.
+                                                       This parameter can be a value of @ref HAL_UART_StateTypeDef */
+
+  __IO HAL_UART_StateTypeDef    RxState;          /*!< UART state information related to Rx operations.
+                                                       This parameter can be a value of @ref HAL_UART_StateTypeDef */
+
+  __IO uint32_t                 ErrorCode;        /*!< UART Error code                    */
+
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+  void (* TxHalfCpltCallback)(struct __UART_HandleTypeDef *huart);        /*!< UART Tx Half Complete Callback        */
+  void (* TxCpltCallback)(struct __UART_HandleTypeDef *huart);            /*!< UART Tx Complete Callback             */
+  void (* RxHalfCpltCallback)(struct __UART_HandleTypeDef *huart);        /*!< UART Rx Half Complete Callback        */
+  void (* RxCpltCallback)(struct __UART_HandleTypeDef *huart);            /*!< UART Rx Complete Callback             */
+  void (* ErrorCallback)(struct __UART_HandleTypeDef *huart);             /*!< UART Error Callback                   */
+  void (* AbortCpltCallback)(struct __UART_HandleTypeDef *huart);         /*!< UART Abort Complete Callback          */
+  void (* AbortTransmitCpltCallback)(struct __UART_HandleTypeDef *huart); /*!< UART Abort Transmit Complete Callback */
+  void (* AbortReceiveCpltCallback)(struct __UART_HandleTypeDef *huart);  /*!< UART Abort Receive Complete Callback  */
+  void (* WakeupCallback)(struct __UART_HandleTypeDef *huart);            /*!< UART Wakeup Callback                  */
+  void (* RxEventCallback)(struct __UART_HandleTypeDef *huart, uint16_t Pos); /*!< UART Reception Event Callback     */
+
+  void (* MspInitCallback)(struct __UART_HandleTypeDef *huart);           /*!< UART Msp Init callback                */
+  void (* MspDeInitCallback)(struct __UART_HandleTypeDef *huart);         /*!< UART Msp DeInit callback              */
+#endif  /* USE_HAL_UART_REGISTER_CALLBACKS */
+
+} UART_HandleTypeDef;
+
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+/**
+  * @brief  HAL UART Callback ID enumeration definition
+  */
+typedef enum
+{
+  HAL_UART_TX_HALFCOMPLETE_CB_ID         = 0x00U,    /*!< UART Tx Half Complete Callback ID        */
+  HAL_UART_TX_COMPLETE_CB_ID             = 0x01U,    /*!< UART Tx Complete Callback ID             */
+  HAL_UART_RX_HALFCOMPLETE_CB_ID         = 0x02U,    /*!< UART Rx Half Complete Callback ID        */
+  HAL_UART_RX_COMPLETE_CB_ID             = 0x03U,    /*!< UART Rx Complete Callback ID             */
+  HAL_UART_ERROR_CB_ID                   = 0x04U,    /*!< UART Error Callback ID                   */
+  HAL_UART_ABORT_COMPLETE_CB_ID          = 0x05U,    /*!< UART Abort Complete Callback ID          */
+  HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID = 0x06U,    /*!< UART Abort Transmit Complete Callback ID */
+  HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID  = 0x07U,    /*!< UART Abort Receive Complete Callback ID  */
+  HAL_UART_WAKEUP_CB_ID                  = 0x08U,    /*!< UART Wakeup Callback ID                  */
+
+  HAL_UART_MSPINIT_CB_ID                 = 0x0BU,    /*!< UART MspInit callback ID                 */
+  HAL_UART_MSPDEINIT_CB_ID               = 0x0CU     /*!< UART MspDeInit callback ID               */
+
+} HAL_UART_CallbackIDTypeDef;
+
+/**
+  * @brief  HAL UART Callback pointer definition
+  */
+typedef  void (*pUART_CallbackTypeDef)(UART_HandleTypeDef *huart);  /*!< pointer to an UART callback function */
+typedef  void (*pUART_RxEventCallbackTypeDef)(struct __UART_HandleTypeDef *huart, uint16_t Pos);   /*!< pointer to a UART Rx Event specific callback function */
+
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup UART_Exported_Constants UART Exported Constants
+  * @{
+  */
+
+/** @defgroup UART_Error_Code UART Error Code
+  * @{
+  */
+#define HAL_UART_ERROR_NONE              0x00000000U   /*!< No error            */
+#define HAL_UART_ERROR_PE                0x00000001U   /*!< Parity error        */
+#define HAL_UART_ERROR_NE                0x00000002U   /*!< Noise error         */
+#define HAL_UART_ERROR_FE                0x00000004U   /*!< Frame error         */
+#define HAL_UART_ERROR_ORE               0x00000008U   /*!< Overrun error       */
+#define HAL_UART_ERROR_DMA               0x00000010U   /*!< DMA transfer error  */
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+#define  HAL_UART_ERROR_INVALID_CALLBACK 0x00000020U   /*!< Invalid Callback error  */
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+/**
+  * @}
+  */
+
+/** @defgroup UART_Word_Length UART Word Length
+  * @{
+  */
+#define UART_WORDLENGTH_8B                  0x00000000U
+#define UART_WORDLENGTH_9B                  ((uint32_t)USART_CR1_M)
+/**
+  * @}
+  */
+
+/** @defgroup UART_Stop_Bits UART Number of Stop Bits
+  * @{
+  */
+#define UART_STOPBITS_1                     0x00000000U
+#define UART_STOPBITS_2                     ((uint32_t)USART_CR2_STOP_1)
+/**
+  * @}
+  */
+
+/** @defgroup UART_Parity UART Parity
+  * @{
+  */
+#define UART_PARITY_NONE                    0x00000000U
+#define UART_PARITY_EVEN                    ((uint32_t)USART_CR1_PCE)
+#define UART_PARITY_ODD                     ((uint32_t)(USART_CR1_PCE | USART_CR1_PS))
+/**
+  * @}
+  */
+
+/** @defgroup UART_Hardware_Flow_Control UART Hardware Flow Control
+  * @{
+  */
+#define UART_HWCONTROL_NONE                  0x00000000U
+#define UART_HWCONTROL_RTS                   ((uint32_t)USART_CR3_RTSE)
+#define UART_HWCONTROL_CTS                   ((uint32_t)USART_CR3_CTSE)
+#define UART_HWCONTROL_RTS_CTS               ((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE))
+/**
+  * @}
+  */
+
+/** @defgroup UART_Mode UART Transfer Mode
+  * @{
+  */
+#define UART_MODE_RX                        ((uint32_t)USART_CR1_RE)
+#define UART_MODE_TX                        ((uint32_t)USART_CR1_TE)
+#define UART_MODE_TX_RX                     ((uint32_t)(USART_CR1_TE | USART_CR1_RE))
+/**
+  * @}
+  */
+
+/** @defgroup UART_State UART State
+  * @{
+  */
+#define UART_STATE_DISABLE                  0x00000000U
+#define UART_STATE_ENABLE                   ((uint32_t)USART_CR1_UE)
+/**
+  * @}
+  */
+
+/** @defgroup UART_Over_Sampling UART Over Sampling
+  * @{
+  */
+#define UART_OVERSAMPLING_16                    0x00000000U
+#define UART_OVERSAMPLING_8                     ((uint32_t)USART_CR1_OVER8)
+/**
+  * @}
+  */
+
+/** @defgroup UART_LIN_Break_Detection_Length  UART LIN Break Detection Length
+  * @{
+  */
+#define UART_LINBREAKDETECTLENGTH_10B      0x00000000U
+#define UART_LINBREAKDETECTLENGTH_11B      ((uint32_t)USART_CR2_LBDL)
+/**
+  * @}
+  */
+
+/** @defgroup UART_WakeUp_functions  UART Wakeup Functions
+  * @{
+  */
+#define UART_WAKEUPMETHOD_IDLELINE                0x00000000U
+#define UART_WAKEUPMETHOD_ADDRESSMARK             ((uint32_t)USART_CR1_WAKE)
+/**
+  * @}
+  */
+
+/** @defgroup UART_Flags   UART FLags
+  *        Elements values convention: 0xXXXX
+  *           - 0xXXXX  : Flag mask in the SR register
+  * @{
+  */
+#define UART_FLAG_CTS                       ((uint32_t)USART_SR_CTS)
+#define UART_FLAG_LBD                       ((uint32_t)USART_SR_LBD)
+#define UART_FLAG_TXE                       ((uint32_t)USART_SR_TXE)
+#define UART_FLAG_TC                        ((uint32_t)USART_SR_TC)
+#define UART_FLAG_RXNE                      ((uint32_t)USART_SR_RXNE)
+#define UART_FLAG_IDLE                      ((uint32_t)USART_SR_IDLE)
+#define UART_FLAG_ORE                       ((uint32_t)USART_SR_ORE)
+#define UART_FLAG_NE                        ((uint32_t)USART_SR_NE)
+#define UART_FLAG_FE                        ((uint32_t)USART_SR_FE)
+#define UART_FLAG_PE                        ((uint32_t)USART_SR_PE)
+/**
+  * @}
+  */
+
+/** @defgroup UART_Interrupt_definition  UART Interrupt Definitions
+  *        Elements values convention: 0xY000XXXX
+  *           - XXXX  : Interrupt mask (16 bits) in the Y register
+  *           - Y  : Interrupt source register (2bits)
+  *                   - 0001: CR1 register
+  *                   - 0010: CR2 register
+  *                   - 0011: CR3 register
+  * @{
+  */
+
+#define UART_IT_PE                       ((uint32_t)(UART_CR1_REG_INDEX << 28U | USART_CR1_PEIE))
+#define UART_IT_TXE                      ((uint32_t)(UART_CR1_REG_INDEX << 28U | USART_CR1_TXEIE))
+#define UART_IT_TC                       ((uint32_t)(UART_CR1_REG_INDEX << 28U | USART_CR1_TCIE))
+#define UART_IT_RXNE                     ((uint32_t)(UART_CR1_REG_INDEX << 28U | USART_CR1_RXNEIE))
+#define UART_IT_IDLE                     ((uint32_t)(UART_CR1_REG_INDEX << 28U | USART_CR1_IDLEIE))
+
+#define UART_IT_LBD                      ((uint32_t)(UART_CR2_REG_INDEX << 28U | USART_CR2_LBDIE))
+
+#define UART_IT_CTS                      ((uint32_t)(UART_CR3_REG_INDEX << 28U | USART_CR3_CTSIE))
+#define UART_IT_ERR                      ((uint32_t)(UART_CR3_REG_INDEX << 28U | USART_CR3_EIE))
+/**
+  * @}
+  */
+
+/** @defgroup UART_Reception_Type_Values  UART Reception type values
+  * @{
+  */
+#define HAL_UART_RECEPTION_STANDARD          (0x00000000U)             /*!< Standard reception                       */
+#define HAL_UART_RECEPTION_TOIDLE            (0x00000001U)             /*!< Reception till completion or IDLE event  */
+/**
+  * @}
+  */
+
+/** @defgroup UART_RxEvent_Type_Values  UART RxEvent type values
+  * @{
+  */
+#define HAL_UART_RXEVENT_TC                  (0x00000000U)             /*!< RxEvent linked to Transfer Complete event */
+#define HAL_UART_RXEVENT_HT                  (0x00000001U)             /*!< RxEvent linked to Half Transfer event     */
+#define HAL_UART_RXEVENT_IDLE                (0x00000002U)
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup UART_Exported_Macros UART Exported Macros
+  * @{
+  */
+
+/** @brief Reset UART handle gstate & RxState
+  * @param  __HANDLE__ specifies the UART Handle.
+  *         UART Handle selects the USARTx or UARTy peripheral
+  *         (USART,UART availability and x,y values depending on device).
+  * @retval None
+  */
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+#define __HAL_UART_RESET_HANDLE_STATE(__HANDLE__)  do{                                                   \
+                                                       (__HANDLE__)->gState = HAL_UART_STATE_RESET;      \
+                                                       (__HANDLE__)->RxState = HAL_UART_STATE_RESET;     \
+                                                       (__HANDLE__)->MspInitCallback = NULL;             \
+                                                       (__HANDLE__)->MspDeInitCallback = NULL;           \
+                                                     } while(0U)
+#else
+#define __HAL_UART_RESET_HANDLE_STATE(__HANDLE__)  do{                                                   \
+                                                       (__HANDLE__)->gState = HAL_UART_STATE_RESET;      \
+                                                       (__HANDLE__)->RxState = HAL_UART_STATE_RESET;     \
+                                                     } while(0U)
+#endif /*USE_HAL_UART_REGISTER_CALLBACKS */
+
+/** @brief  Flushes the UART DR register
+  * @param  __HANDLE__ specifies the UART Handle.
+  *         UART Handle selects the USARTx or UARTy peripheral
+  *         (USART,UART availability and x,y values depending on device).
+  */
+#define __HAL_UART_FLUSH_DRREGISTER(__HANDLE__) ((__HANDLE__)->Instance->DR)
+
+/** @brief  Checks whether the specified UART flag is set or not.
+  * @param  __HANDLE__ specifies the UART Handle.
+  *         UART Handle selects the USARTx or UARTy peripheral
+  *         (USART,UART availability and x,y values depending on device).
+  * @param  __FLAG__ specifies the flag to check.
+  *        This parameter can be one of the following values:
+  *            @arg UART_FLAG_CTS:  CTS Change flag (not available for UART4 and UART5)
+  *            @arg UART_FLAG_LBD:  LIN Break detection flag
+  *            @arg UART_FLAG_TXE:  Transmit data register empty flag
+  *            @arg UART_FLAG_TC:   Transmission Complete flag
+  *            @arg UART_FLAG_RXNE: Receive data register not empty flag
+  *            @arg UART_FLAG_IDLE: Idle Line detection flag
+  *            @arg UART_FLAG_ORE:  Overrun Error flag
+  *            @arg UART_FLAG_NE:   Noise Error flag
+  *            @arg UART_FLAG_FE:   Framing Error flag
+  *            @arg UART_FLAG_PE:   Parity Error flag
+  * @retval The new state of __FLAG__ (TRUE or FALSE).
+  */
+#define __HAL_UART_GET_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->SR & (__FLAG__)) == (__FLAG__))
+
+/** @brief  Clears the specified UART pending flag.
+  * @param  __HANDLE__ specifies the UART Handle.
+  *         UART Handle selects the USARTx or UARTy peripheral
+  *         (USART,UART availability and x,y values depending on device).
+  * @param  __FLAG__ specifies the flag to check.
+  *          This parameter can be any combination of the following values:
+  *            @arg UART_FLAG_CTS:  CTS Change flag (not available for UART4 and UART5).
+  *            @arg UART_FLAG_LBD:  LIN Break detection flag.
+  *            @arg UART_FLAG_TC:   Transmission Complete flag.
+  *            @arg UART_FLAG_RXNE: Receive data register not empty flag.
+  *
+  * @note   PE (Parity error), FE (Framing error), NE (Noise error), ORE (Overrun
+  *          error) and IDLE (Idle line detected) flags are cleared by software
+  *          sequence: a read operation to USART_SR register followed by a read
+  *          operation to USART_DR register.
+  * @note   RXNE flag can be also cleared by a read to the USART_DR register.
+  * @note   TC flag can be also cleared by software sequence: a read operation to
+  *          USART_SR register followed by a write operation to USART_DR register.
+  * @note   TXE flag is cleared only by a write to the USART_DR register.
+  *
+  * @retval None
+  */
+#define __HAL_UART_CLEAR_FLAG(__HANDLE__, __FLAG__) ((__HANDLE__)->Instance->SR = ~(__FLAG__))
+
+/** @brief  Clears the UART PE pending flag.
+  * @param  __HANDLE__ specifies the UART Handle.
+  *         UART Handle selects the USARTx or UARTy peripheral
+  *         (USART,UART availability and x,y values depending on device).
+  * @retval None
+  */
+#define __HAL_UART_CLEAR_PEFLAG(__HANDLE__)     \
+  do{                                           \
+    __IO uint32_t tmpreg = 0x00U;               \
+    tmpreg = (__HANDLE__)->Instance->SR;        \
+    tmpreg = (__HANDLE__)->Instance->DR;        \
+    UNUSED(tmpreg);                             \
+  } while(0U)
+
+/** @brief  Clears the UART FE pending flag.
+  * @param  __HANDLE__ specifies the UART Handle.
+  *         UART Handle selects the USARTx or UARTy peripheral
+  *         (USART,UART availability and x,y values depending on device).
+  * @retval None
+  */
+#define __HAL_UART_CLEAR_FEFLAG(__HANDLE__) __HAL_UART_CLEAR_PEFLAG(__HANDLE__)
+
+/** @brief  Clears the UART NE pending flag.
+  * @param  __HANDLE__ specifies the UART Handle.
+  *         UART Handle selects the USARTx or UARTy peripheral
+  *         (USART,UART availability and x,y values depending on device).
+  * @retval None
+  */
+#define __HAL_UART_CLEAR_NEFLAG(__HANDLE__) __HAL_UART_CLEAR_PEFLAG(__HANDLE__)
+
+/** @brief  Clears the UART ORE pending flag.
+  * @param  __HANDLE__ specifies the UART Handle.
+  *         UART Handle selects the USARTx or UARTy peripheral
+  *         (USART,UART availability and x,y values depending on device).
+  * @retval None
+  */
+#define __HAL_UART_CLEAR_OREFLAG(__HANDLE__) __HAL_UART_CLEAR_PEFLAG(__HANDLE__)
+
+/** @brief  Clears the UART IDLE pending flag.
+  * @param  __HANDLE__ specifies the UART Handle.
+  *         UART Handle selects the USARTx or UARTy peripheral
+  *         (USART,UART availability and x,y values depending on device).
+  * @retval None
+  */
+#define __HAL_UART_CLEAR_IDLEFLAG(__HANDLE__) __HAL_UART_CLEAR_PEFLAG(__HANDLE__)
+
+/** @brief  Enable the specified UART interrupt.
+  * @param  __HANDLE__ specifies the UART Handle.
+  *         UART Handle selects the USARTx or UARTy peripheral
+  *         (USART,UART availability and x,y values depending on device).
+  * @param  __INTERRUPT__ specifies the UART interrupt source to enable.
+  *          This parameter can be one of the following values:
+  *            @arg UART_IT_CTS:  CTS change interrupt
+  *            @arg UART_IT_LBD:  LIN Break detection interrupt
+  *            @arg UART_IT_TXE:  Transmit Data Register empty interrupt
+  *            @arg UART_IT_TC:   Transmission complete interrupt
+  *            @arg UART_IT_RXNE: Receive Data register not empty interrupt
+  *            @arg UART_IT_IDLE: Idle line detection interrupt
+  *            @arg UART_IT_PE:   Parity Error interrupt
+  *            @arg UART_IT_ERR:  Error interrupt(Frame error, noise error, overrun error)
+  * @retval None
+  */
+#define __HAL_UART_ENABLE_IT(__HANDLE__, __INTERRUPT__)   ((((__INTERRUPT__) >> 28U) == UART_CR1_REG_INDEX)? ((__HANDLE__)->Instance->CR1 |= ((__INTERRUPT__) & UART_IT_MASK)): \
+                                                           (((__INTERRUPT__) >> 28U) == UART_CR2_REG_INDEX)? ((__HANDLE__)->Instance->CR2 |= ((__INTERRUPT__) & UART_IT_MASK)): \
+                                                           ((__HANDLE__)->Instance->CR3 |= ((__INTERRUPT__) & UART_IT_MASK)))
+
+/** @brief  Disable the specified UART interrupt.
+  * @param  __HANDLE__ specifies the UART Handle.
+  *         UART Handle selects the USARTx or UARTy peripheral
+  *         (USART,UART availability and x,y values depending on device).
+  * @param  __INTERRUPT__ specifies the UART interrupt source to disable.
+  *          This parameter can be one of the following values:
+  *            @arg UART_IT_CTS:  CTS change interrupt
+  *            @arg UART_IT_LBD:  LIN Break detection interrupt
+  *            @arg UART_IT_TXE:  Transmit Data Register empty interrupt
+  *            @arg UART_IT_TC:   Transmission complete interrupt
+  *            @arg UART_IT_RXNE: Receive Data register not empty interrupt
+  *            @arg UART_IT_IDLE: Idle line detection interrupt
+  *            @arg UART_IT_PE:   Parity Error interrupt
+  *            @arg UART_IT_ERR:  Error interrupt(Frame error, noise error, overrun error)
+  * @retval None
+  */
+#define __HAL_UART_DISABLE_IT(__HANDLE__, __INTERRUPT__)  ((((__INTERRUPT__) >> 28U) == UART_CR1_REG_INDEX)? ((__HANDLE__)->Instance->CR1 &= ~((__INTERRUPT__) & UART_IT_MASK)): \
+                                                           (((__INTERRUPT__) >> 28U) == UART_CR2_REG_INDEX)? ((__HANDLE__)->Instance->CR2 &= ~((__INTERRUPT__) & UART_IT_MASK)): \
+                                                           ((__HANDLE__)->Instance->CR3 &= ~ ((__INTERRUPT__) & UART_IT_MASK)))
+
+/** @brief  Checks whether the specified UART interrupt source is enabled or not.
+  * @param  __HANDLE__ specifies the UART Handle.
+  *         UART Handle selects the USARTx or UARTy peripheral
+  *         (USART,UART availability and x,y values depending on device).
+  * @param  __IT__ specifies the UART interrupt source to check.
+  *          This parameter can be one of the following values:
+  *            @arg UART_IT_CTS: CTS change interrupt (not available for UART4 and UART5)
+  *            @arg UART_IT_LBD: LIN Break detection interrupt
+  *            @arg UART_IT_TXE: Transmit Data Register empty interrupt
+  *            @arg UART_IT_TC:  Transmission complete interrupt
+  *            @arg UART_IT_RXNE: Receive Data register not empty interrupt
+  *            @arg UART_IT_IDLE: Idle line detection interrupt
+  *            @arg UART_IT_ERR: Error interrupt
+  * @retval The new state of __IT__ (TRUE or FALSE).
+  */
+#define __HAL_UART_GET_IT_SOURCE(__HANDLE__, __IT__) (((((__IT__) >> 28U) == UART_CR1_REG_INDEX)? (__HANDLE__)->Instance->CR1:(((((uint32_t)(__IT__)) >> 28U) == UART_CR2_REG_INDEX)? \
+                                                       (__HANDLE__)->Instance->CR2 : (__HANDLE__)->Instance->CR3)) & (((uint32_t)(__IT__)) & UART_IT_MASK))
+
+/** @brief  Enable CTS flow control
+  * @note   This macro allows to enable CTS hardware flow control for a given UART instance,
+  *         without need to call HAL_UART_Init() function.
+  *         As involving direct access to UART registers, usage of this macro should be fully endorsed by user.
+  * @note   As macro is expected to be used for modifying CTS Hw flow control feature activation, without need
+  *         for USART instance Deinit/Init, following conditions for macro call should be fulfilled :
+  *           - UART instance should have already been initialised (through call of HAL_UART_Init() )
+  *           - macro could only be called when corresponding UART instance is disabled (i.e __HAL_UART_DISABLE(__HANDLE__))
+  *             and should be followed by an Enable macro (i.e __HAL_UART_ENABLE(__HANDLE__)).
+  * @param  __HANDLE__ specifies the UART Handle.
+  *         The Handle Instance can be any USARTx (supporting the HW Flow control feature).
+  *         It is used to select the USART peripheral (USART availability and x value depending on device).
+  * @retval None
+  */
+#define __HAL_UART_HWCONTROL_CTS_ENABLE(__HANDLE__)        \
+  do{                                                      \
+    ATOMIC_SET_BIT((__HANDLE__)->Instance->CR3, USART_CR3_CTSE);  \
+    (__HANDLE__)->Init.HwFlowCtl |= USART_CR3_CTSE;        \
+  } while(0U)
+
+/** @brief  Disable CTS flow control
+  * @note   This macro allows to disable CTS hardware flow control for a given UART instance,
+  *         without need to call HAL_UART_Init() function.
+  *         As involving direct access to UART registers, usage of this macro should be fully endorsed by user.
+  * @note   As macro is expected to be used for modifying CTS Hw flow control feature activation, without need
+  *         for USART instance Deinit/Init, following conditions for macro call should be fulfilled :
+  *           - UART instance should have already been initialised (through call of HAL_UART_Init() )
+  *           - macro could only be called when corresponding UART instance is disabled (i.e __HAL_UART_DISABLE(__HANDLE__))
+  *             and should be followed by an Enable macro (i.e __HAL_UART_ENABLE(__HANDLE__)).
+  * @param  __HANDLE__ specifies the UART Handle.
+  *         The Handle Instance can be any USARTx (supporting the HW Flow control feature).
+  *         It is used to select the USART peripheral (USART availability and x value depending on device).
+  * @retval None
+  */
+#define __HAL_UART_HWCONTROL_CTS_DISABLE(__HANDLE__)        \
+  do{                                                       \
+    ATOMIC_CLEAR_BIT((__HANDLE__)->Instance->CR3, USART_CR3_CTSE); \
+    (__HANDLE__)->Init.HwFlowCtl &= ~(USART_CR3_CTSE);      \
+  } while(0U)
+
+/** @brief  Enable RTS flow control
+  *         This macro allows to enable RTS hardware flow control for a given UART instance,
+  *         without need to call HAL_UART_Init() function.
+  *         As involving direct access to UART registers, usage of this macro should be fully endorsed by user.
+  * @note   As macro is expected to be used for modifying RTS Hw flow control feature activation, without need
+  *         for USART instance Deinit/Init, following conditions for macro call should be fulfilled :
+  *           - UART instance should have already been initialised (through call of HAL_UART_Init() )
+  *           - macro could only be called when corresponding UART instance is disabled (i.e __HAL_UART_DISABLE(__HANDLE__))
+  *             and should be followed by an Enable macro (i.e __HAL_UART_ENABLE(__HANDLE__)).
+  * @param  __HANDLE__ specifies the UART Handle.
+  *         The Handle Instance can be any USARTx (supporting the HW Flow control feature).
+  *         It is used to select the USART peripheral (USART availability and x value depending on device).
+  * @retval None
+  */
+#define __HAL_UART_HWCONTROL_RTS_ENABLE(__HANDLE__)       \
+  do{                                                     \
+    ATOMIC_SET_BIT((__HANDLE__)->Instance->CR3, USART_CR3_RTSE); \
+    (__HANDLE__)->Init.HwFlowCtl |= USART_CR3_RTSE;       \
+  } while(0U)
+
+/** @brief  Disable RTS flow control
+  *         This macro allows to disable RTS hardware flow control for a given UART instance,
+  *         without need to call HAL_UART_Init() function.
+  *         As involving direct access to UART registers, usage of this macro should be fully endorsed by user.
+  * @note   As macro is expected to be used for modifying RTS Hw flow control feature activation, without need
+  *         for USART instance Deinit/Init, following conditions for macro call should be fulfilled :
+  *           - UART instance should have already been initialised (through call of HAL_UART_Init() )
+  *           - macro could only be called when corresponding UART instance is disabled (i.e __HAL_UART_DISABLE(__HANDLE__))
+  *             and should be followed by an Enable macro (i.e __HAL_UART_ENABLE(__HANDLE__)).
+  * @param  __HANDLE__ specifies the UART Handle.
+  *         The Handle Instance can be any USARTx (supporting the HW Flow control feature).
+  *         It is used to select the USART peripheral (USART availability and x value depending on device).
+  * @retval None
+  */
+#define __HAL_UART_HWCONTROL_RTS_DISABLE(__HANDLE__)       \
+  do{                                                      \
+    ATOMIC_CLEAR_BIT((__HANDLE__)->Instance->CR3, USART_CR3_RTSE);\
+    (__HANDLE__)->Init.HwFlowCtl &= ~(USART_CR3_RTSE);     \
+  } while(0U)
+
+/** @brief  Macro to enable the UART's one bit sample method
+  * @param  __HANDLE__ specifies the UART Handle.
+  * @retval None
+  */
+#define __HAL_UART_ONE_BIT_SAMPLE_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3|= USART_CR3_ONEBIT)
+
+/** @brief  Macro to disable the UART's one bit sample method
+  * @param  __HANDLE__ specifies the UART Handle.
+  * @retval None
+  */
+#define __HAL_UART_ONE_BIT_SAMPLE_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR3\
+                                                       &= (uint16_t)~((uint16_t)USART_CR3_ONEBIT))
+
+/** @brief  Enable UART
+  * @param  __HANDLE__ specifies the UART Handle.
+  * @retval None
+  */
+#define __HAL_UART_ENABLE(__HANDLE__)               ((__HANDLE__)->Instance->CR1 |=  USART_CR1_UE)
+
+/** @brief  Disable UART
+  * @param  __HANDLE__ specifies the UART Handle.
+  * @retval None
+  */
+#define __HAL_UART_DISABLE(__HANDLE__)              ((__HANDLE__)->Instance->CR1 &=  ~USART_CR1_UE)
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup UART_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup UART_Exported_Functions_Group1 Initialization and de-initialization functions
+  * @{
+  */
+
+/* Initialization/de-initialization functions  **********************************/
+HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart);
+HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart);
+HAL_StatusTypeDef HAL_LIN_Init(UART_HandleTypeDef *huart, uint32_t BreakDetectLength);
+HAL_StatusTypeDef HAL_MultiProcessor_Init(UART_HandleTypeDef *huart, uint8_t Address, uint32_t WakeUpMethod);
+HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart);
+void HAL_UART_MspInit(UART_HandleTypeDef *huart);
+void HAL_UART_MspDeInit(UART_HandleTypeDef *huart);
+
+/* Callbacks Register/UnRegister functions  ***********************************/
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
+                                            pUART_CallbackTypeDef pCallback);
+HAL_StatusTypeDef HAL_UART_UnRegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID);
+
+HAL_StatusTypeDef HAL_UART_RegisterRxEventCallback(UART_HandleTypeDef *huart, pUART_RxEventCallbackTypeDef pCallback);
+HAL_StatusTypeDef HAL_UART_UnRegisterRxEventCallback(UART_HandleTypeDef *huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/** @addtogroup UART_Exported_Functions_Group2 IO operation functions
+  * @{
+  */
+
+/* IO operation functions *******************************************************/
+HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout);
+HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout);
+HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size);
+HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size);
+HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size);
+HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size);
+HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart);
+HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart);
+HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart);
+
+HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint16_t *RxLen,
+                                           uint32_t Timeout);
+HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size);
+HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size);
+
+HAL_UART_RxEventTypeTypeDef HAL_UARTEx_GetRxEventType(UART_HandleTypeDef *huart);
+
+/* Transfer Abort functions */
+HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart);
+HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart);
+HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart);
+HAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *huart);
+HAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *huart);
+HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart);
+
+void HAL_UART_IRQHandler(UART_HandleTypeDef *huart);
+void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart);
+void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart);
+void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart);
+void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart);
+void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart);
+void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart);
+void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart);
+void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart);
+
+void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size);
+
+/**
+  * @}
+  */
+
+/** @addtogroup UART_Exported_Functions_Group3
+  * @{
+  */
+/* Peripheral Control functions  ************************************************/
+HAL_StatusTypeDef HAL_LIN_SendBreak(UART_HandleTypeDef *huart);
+HAL_StatusTypeDef HAL_MultiProcessor_EnterMuteMode(UART_HandleTypeDef *huart);
+HAL_StatusTypeDef HAL_MultiProcessor_ExitMuteMode(UART_HandleTypeDef *huart);
+HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart);
+HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart);
+/**
+  * @}
+  */
+
+/** @addtogroup UART_Exported_Functions_Group4
+  * @{
+  */
+/* Peripheral State functions  **************************************************/
+HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart);
+uint32_t              HAL_UART_GetError(const UART_HandleTypeDef *huart);
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup UART_Private_Constants UART Private Constants
+  * @{
+  */
+/** @brief UART interruptions flag mask
+  *
+  */
+#define UART_IT_MASK                     0x0000FFFFU
+
+#define UART_CR1_REG_INDEX               1U
+#define UART_CR2_REG_INDEX               2U
+#define UART_CR3_REG_INDEX               3U
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup UART_Private_Macros UART Private Macros
+  * @{
+  */
+#define IS_UART_WORD_LENGTH(LENGTH) (((LENGTH) == UART_WORDLENGTH_8B) || \
+                                     ((LENGTH) == UART_WORDLENGTH_9B))
+#define IS_UART_LIN_WORD_LENGTH(LENGTH) (((LENGTH) == UART_WORDLENGTH_8B))
+#define IS_UART_STOPBITS(STOPBITS) (((STOPBITS) == UART_STOPBITS_1) || \
+                                    ((STOPBITS) == UART_STOPBITS_2))
+#define IS_UART_PARITY(PARITY) (((PARITY) == UART_PARITY_NONE) || \
+                                ((PARITY) == UART_PARITY_EVEN) || \
+                                ((PARITY) == UART_PARITY_ODD))
+#define IS_UART_HARDWARE_FLOW_CONTROL(CONTROL)\
+                              (((CONTROL) == UART_HWCONTROL_NONE) || \
+                               ((CONTROL) == UART_HWCONTROL_RTS) || \
+                               ((CONTROL) == UART_HWCONTROL_CTS) || \
+                               ((CONTROL) == UART_HWCONTROL_RTS_CTS))
+#define IS_UART_MODE(MODE) ((((MODE) & 0x0000FFF3U) == 0x00U) && ((MODE) != 0x00U))
+#define IS_UART_STATE(STATE) (((STATE) == UART_STATE_DISABLE) || \
+                              ((STATE) == UART_STATE_ENABLE))
+#define IS_UART_OVERSAMPLING(SAMPLING) (((SAMPLING) == UART_OVERSAMPLING_16) || \
+                                        ((SAMPLING) == UART_OVERSAMPLING_8))
+#define IS_UART_LIN_OVERSAMPLING(SAMPLING) (((SAMPLING) == UART_OVERSAMPLING_16))
+#define IS_UART_LIN_BREAK_DETECT_LENGTH(LENGTH) (((LENGTH) == UART_LINBREAKDETECTLENGTH_10B) || \
+                                                 ((LENGTH) == UART_LINBREAKDETECTLENGTH_11B))
+#define IS_UART_WAKEUPMETHOD(WAKEUP) (((WAKEUP) == UART_WAKEUPMETHOD_IDLELINE) || \
+                                      ((WAKEUP) == UART_WAKEUPMETHOD_ADDRESSMARK))
+#define IS_UART_BAUDRATE(BAUDRATE) ((BAUDRATE) <= 10500000U)
+#define IS_UART_ADDRESS(ADDRESS) ((ADDRESS) <= 0x0FU)
+
+#define UART_DIV_SAMPLING16(_PCLK_, _BAUD_)            ((uint32_t)((((uint64_t)(_PCLK_))*25U)/(4U*((uint64_t)(_BAUD_)))))
+#define UART_DIVMANT_SAMPLING16(_PCLK_, _BAUD_)        (UART_DIV_SAMPLING16((_PCLK_), (_BAUD_))/100U)
+#define UART_DIVFRAQ_SAMPLING16(_PCLK_, _BAUD_)        ((((UART_DIV_SAMPLING16((_PCLK_), (_BAUD_)) - (UART_DIVMANT_SAMPLING16((_PCLK_), (_BAUD_)) * 100U)) * 16U)\
+                                                         + 50U) / 100U)
+/* UART BRR = mantissa + overflow + fraction
+            = (UART DIVMANT << 4) + (UART DIVFRAQ & 0xF0) + (UART DIVFRAQ & 0x0FU) */
+#define UART_BRR_SAMPLING16(_PCLK_, _BAUD_)            ((UART_DIVMANT_SAMPLING16((_PCLK_), (_BAUD_)) << 4U) + \
+                                                        (UART_DIVFRAQ_SAMPLING16((_PCLK_), (_BAUD_)) & 0xF0U) + \
+                                                        (UART_DIVFRAQ_SAMPLING16((_PCLK_), (_BAUD_)) & 0x0FU))
+
+#define UART_DIV_SAMPLING8(_PCLK_, _BAUD_)             ((uint32_t)((((uint64_t)(_PCLK_))*25U)/(2U*((uint64_t)(_BAUD_)))))
+#define UART_DIVMANT_SAMPLING8(_PCLK_, _BAUD_)         (UART_DIV_SAMPLING8((_PCLK_), (_BAUD_))/100U)
+#define UART_DIVFRAQ_SAMPLING8(_PCLK_, _BAUD_)         ((((UART_DIV_SAMPLING8((_PCLK_), (_BAUD_)) - (UART_DIVMANT_SAMPLING8((_PCLK_), (_BAUD_)) * 100U)) * 8U)\
+                                                         + 50U) / 100U)
+/* UART BRR = mantissa + overflow + fraction
+            = (UART DIVMANT << 4) + ((UART DIVFRAQ & 0xF8) << 1) + (UART DIVFRAQ & 0x07U) */
+#define UART_BRR_SAMPLING8(_PCLK_, _BAUD_)             ((UART_DIVMANT_SAMPLING8((_PCLK_), (_BAUD_)) << 4U) + \
+                                                        ((UART_DIVFRAQ_SAMPLING8((_PCLK_), (_BAUD_)) & 0xF8U) << 1U) + \
+                                                        (UART_DIVFRAQ_SAMPLING8((_PCLK_), (_BAUD_)) & 0x07U))
+
+/**
+  * @}
+  */
+
+/* Private functions ---------------------------------------------------------*/
+/** @defgroup UART_Private_Functions UART Private Functions
+  * @{
+  */
+
+HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size);
+HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size);
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __STM32F4xx_HAL_UART_H */
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_adc.h b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_adc.h
new file mode 100644
index 0000000..13f6751
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_adc.h
@@ -0,0 +1,4782 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_ll_adc.h
+  * @author  MCD Application Team
+  * @brief   Header file of ADC LL module.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32F4xx_LL_ADC_H
+#define __STM32F4xx_LL_ADC_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx.h"
+
+/** @addtogroup STM32F4xx_LL_Driver
+  * @{
+  */
+
+#if defined (ADC1) || defined (ADC2) || defined (ADC3)
+
+/** @defgroup ADC_LL ADC
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup ADC_LL_Private_Constants ADC Private Constants
+  * @{
+  */
+
+/* Internal mask for ADC group regular sequencer:                             */
+/* To select into literal LL_ADC_REG_RANK_x the relevant bits for:            */
+/* - sequencer register offset                                                */
+/* - sequencer rank bits position into the selected register                  */
+
+/* Internal register offset for ADC group regular sequencer configuration */
+/* (offset placed into a spare area of literal definition) */
+#define ADC_SQR1_REGOFFSET                 0x00000000UL
+#define ADC_SQR2_REGOFFSET                 0x00000100UL
+#define ADC_SQR3_REGOFFSET                 0x00000200UL
+#define ADC_SQR4_REGOFFSET                 0x00000300UL
+
+#define ADC_REG_SQRX_REGOFFSET_MASK        (ADC_SQR1_REGOFFSET | ADC_SQR2_REGOFFSET | ADC_SQR3_REGOFFSET | ADC_SQR4_REGOFFSET)
+#define ADC_REG_RANK_ID_SQRX_MASK          (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0)
+
+/* Definition of ADC group regular sequencer bits information to be inserted  */
+/* into ADC group regular sequencer ranks literals definition.                */
+#define ADC_REG_RANK_1_SQRX_BITOFFSET_POS  ( 0UL) /* Value equivalent to POSITION_VAL(ADC_SQR3_SQ1) */
+#define ADC_REG_RANK_2_SQRX_BITOFFSET_POS  ( 5UL) /* Value equivalent to POSITION_VAL(ADC_SQR3_SQ2) */
+#define ADC_REG_RANK_3_SQRX_BITOFFSET_POS  (10UL) /* Value equivalent to POSITION_VAL(ADC_SQR3_SQ3) */
+#define ADC_REG_RANK_4_SQRX_BITOFFSET_POS  (15UL) /* Value equivalent to POSITION_VAL(ADC_SQR3_SQ4) */
+#define ADC_REG_RANK_5_SQRX_BITOFFSET_POS  (20UL) /* Value equivalent to POSITION_VAL(ADC_SQR3_SQ5) */
+#define ADC_REG_RANK_6_SQRX_BITOFFSET_POS  (25UL) /* Value equivalent to POSITION_VAL(ADC_SQR3_SQ6) */
+#define ADC_REG_RANK_7_SQRX_BITOFFSET_POS  ( 0UL) /* Value equivalent to POSITION_VAL(ADC_SQR2_SQ7) */
+#define ADC_REG_RANK_8_SQRX_BITOFFSET_POS  ( 5UL) /* Value equivalent to POSITION_VAL(ADC_SQR2_SQ8) */
+#define ADC_REG_RANK_9_SQRX_BITOFFSET_POS  (10UL) /* Value equivalent to POSITION_VAL(ADC_SQR2_SQ9) */
+#define ADC_REG_RANK_10_SQRX_BITOFFSET_POS (15UL) /* Value equivalent to POSITION_VAL(ADC_SQR2_SQ10) */
+#define ADC_REG_RANK_11_SQRX_BITOFFSET_POS (20UL) /* Value equivalent to POSITION_VAL(ADC_SQR2_SQ11) */
+#define ADC_REG_RANK_12_SQRX_BITOFFSET_POS (25UL) /* Value equivalent to POSITION_VAL(ADC_SQR2_SQ12) */
+#define ADC_REG_RANK_13_SQRX_BITOFFSET_POS ( 0UL) /* Value equivalent to POSITION_VAL(ADC_SQR1_SQ13) */
+#define ADC_REG_RANK_14_SQRX_BITOFFSET_POS ( 5UL) /* Value equivalent to POSITION_VAL(ADC_SQR1_SQ14) */
+#define ADC_REG_RANK_15_SQRX_BITOFFSET_POS (10UL) /* Value equivalent to POSITION_VAL(ADC_SQR1_SQ15) */
+#define ADC_REG_RANK_16_SQRX_BITOFFSET_POS (15UL) /* Value equivalent to POSITION_VAL(ADC_SQR1_SQ16) */
+
+/* Internal mask for ADC group injected sequencer:                            */
+/* To select into literal LL_ADC_INJ_RANK_x the relevant bits for:            */
+/* - data register offset                                                     */
+/* - offset register offset                                                   */
+/* - sequencer rank bits position into the selected register                  */
+
+/* Internal register offset for ADC group injected data register */
+/* (offset placed into a spare area of literal definition) */
+#define ADC_JDR1_REGOFFSET                 0x00000000UL
+#define ADC_JDR2_REGOFFSET                 0x00000100UL
+#define ADC_JDR3_REGOFFSET                 0x00000200UL
+#define ADC_JDR4_REGOFFSET                 0x00000300UL
+
+/* Internal register offset for ADC group injected offset configuration */
+/* (offset placed into a spare area of literal definition) */
+#define ADC_JOFR1_REGOFFSET                0x00000000UL
+#define ADC_JOFR2_REGOFFSET                0x00001000UL
+#define ADC_JOFR3_REGOFFSET                0x00002000UL
+#define ADC_JOFR4_REGOFFSET                0x00003000UL
+
+#define ADC_INJ_JDRX_REGOFFSET_MASK        (ADC_JDR1_REGOFFSET | ADC_JDR2_REGOFFSET | ADC_JDR3_REGOFFSET | ADC_JDR4_REGOFFSET)
+#define ADC_INJ_JOFRX_REGOFFSET_MASK       (ADC_JOFR1_REGOFFSET | ADC_JOFR2_REGOFFSET | ADC_JOFR3_REGOFFSET | ADC_JOFR4_REGOFFSET)
+#define ADC_INJ_RANK_ID_JSQR_MASK          (ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0)
+
+/* Internal mask for ADC group regular trigger:                               */
+/* To select into literal LL_ADC_REG_TRIG_x the relevant bits for:            */
+/* - regular trigger source                                                   */
+/* - regular trigger edge                                                     */
+#define ADC_REG_TRIG_EXT_EDGE_DEFAULT       (ADC_CR2_EXTEN_0) /* Trigger edge set to rising edge (default setting for compatibility with some ADC on other STM32 families having this setting set by HW default value) */
+
+/* Mask containing trigger source masks for each of possible                  */
+/* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */
+/* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */
+#define ADC_REG_TRIG_SOURCE_MASK            (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CR2_EXTSEL) >> (4UL * 0UL)) | \
+                                             ((ADC_CR2_EXTSEL)                            >> (4UL * 1UL)) | \
+                                             ((ADC_CR2_EXTSEL)                            >> (4UL * 2UL)) | \
+                                             ((ADC_CR2_EXTSEL)                            >> (4UL * 3UL)))
+
+/* Mask containing trigger edge masks for each of possible                    */
+/* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */
+/* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */
+#define ADC_REG_TRIG_EDGE_MASK              (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CR2_EXTEN) >> (4UL * 0UL)) | \
+                                             ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)            >> (4UL * 1UL)) | \
+                                             ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)            >> (4UL * 2UL)) | \
+                                             ((ADC_REG_TRIG_EXT_EDGE_DEFAULT)            >> (4UL * 3UL)))
+
+/* Definition of ADC group regular trigger bits information.                  */
+#define ADC_REG_TRIG_EXTSEL_BITOFFSET_POS  (24UL) /* Value equivalent to POSITION_VAL(ADC_CR2_EXTSEL) */
+#define ADC_REG_TRIG_EXTEN_BITOFFSET_POS   (28UL) /* Value equivalent to POSITION_VAL(ADC_CR2_EXTEN) */
+
+
+
+/* Internal mask for ADC group injected trigger:                              */
+/* To select into literal LL_ADC_INJ_TRIG_x the relevant bits for:            */
+/* - injected trigger source                                                  */
+/* - injected trigger edge                                                    */
+#define ADC_INJ_TRIG_EXT_EDGE_DEFAULT      (ADC_CR2_JEXTEN_0) /* Trigger edge set to rising edge (default setting for compatibility with some ADC on other STM32 families having this setting set by HW default value) */
+
+/* Mask containing trigger source masks for each of possible                  */
+/* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */
+/* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */
+#define ADC_INJ_TRIG_SOURCE_MASK            (((LL_ADC_REG_TRIG_SOFTWARE & ADC_CR2_JEXTSEL) >> (4UL * 0UL)) | \
+                                             ((ADC_CR2_JEXTSEL)                            >> (4UL * 1UL)) | \
+                                             ((ADC_CR2_JEXTSEL)                            >> (4UL * 2UL)) | \
+                                             ((ADC_CR2_JEXTSEL)                            >> (4UL * 3UL)))
+
+/* Mask containing trigger edge masks for each of possible                    */
+/* trigger edge selection duplicated with shifts [0; 4; 8; 12]                */
+/* corresponding to {SW start; ext trigger; ext trigger; ext trigger}.        */
+#define ADC_INJ_TRIG_EDGE_MASK              (((LL_ADC_INJ_TRIG_SOFTWARE & ADC_CR2_JEXTEN) >> (4UL * 0UL)) | \
+                                             ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)             >> (4UL * 1UL)) | \
+                                             ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)             >> (4UL * 2UL)) | \
+                                             ((ADC_INJ_TRIG_EXT_EDGE_DEFAULT)             >> (4UL * 3UL)))
+
+/* Definition of ADC group injected trigger bits information.                 */
+#define ADC_INJ_TRIG_EXTSEL_BITOFFSET_POS  (16UL) /* Value equivalent to POSITION_VAL(ADC_CR2_JEXTSEL) */
+#define ADC_INJ_TRIG_EXTEN_BITOFFSET_POS   (20UL) /* Value equivalent to POSITION_VAL(ADC_CR2_JEXTEN) */
+
+/* Internal mask for ADC channel:                                             */
+/* To select into literal LL_ADC_CHANNEL_x the relevant bits for:             */
+/* - channel identifier defined by number                                     */
+/* - channel differentiation between external channels (connected to          */
+/*   GPIO pins) and internal channels (connected to internal paths)           */
+/* - channel sampling time defined by SMPRx register offset                   */
+/*   and SMPx bits positions into SMPRx register                              */
+#define ADC_CHANNEL_ID_NUMBER_MASK         (ADC_CR1_AWDCH)
+#define ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS ( 0UL)/* Value equivalent to POSITION_VAL(ADC_CHANNEL_ID_NUMBER_MASK) */
+#define ADC_CHANNEL_ID_MASK                (ADC_CHANNEL_ID_NUMBER_MASK | ADC_CHANNEL_ID_INTERNAL_CH_MASK)
+/* Equivalent mask of ADC_CHANNEL_NUMBER_MASK aligned on register LSB (bit 0) */
+#define ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 0x0000001FU /* Equivalent to shift: (ADC_CHANNEL_NUMBER_MASK >> POSITION_VAL(ADC_CHANNEL_NUMBER_MASK)) */
+
+/* Channel differentiation between external and internal channels */
+#define ADC_CHANNEL_ID_INTERNAL_CH         0x80000000UL   /* Marker of internal channel */
+#define ADC_CHANNEL_ID_INTERNAL_CH_2       0x40000000UL   /* Marker of internal channel for other ADC instances, in case of different ADC internal channels mapped on same channel number on different ADC instances */
+#define ADC_CHANNEL_DIFFERENCIATION_TEMPSENSOR_VBAT 0x10000000U  /* Dummy bit for driver internal usage, not used in ADC channel setting registers CR1 or SQRx */
+#define ADC_CHANNEL_ID_INTERNAL_CH_MASK    (ADC_CHANNEL_ID_INTERNAL_CH | ADC_CHANNEL_ID_INTERNAL_CH_2 | ADC_CHANNEL_DIFFERENCIATION_TEMPSENSOR_VBAT)
+
+/* Internal register offset for ADC channel sampling time configuration */
+/* (offset placed into a spare area of literal definition) */
+#define ADC_SMPR1_REGOFFSET                0x00000000UL
+#define ADC_SMPR2_REGOFFSET                0x02000000UL
+#define ADC_CHANNEL_SMPRX_REGOFFSET_MASK   (ADC_SMPR1_REGOFFSET | ADC_SMPR2_REGOFFSET)
+
+#define ADC_CHANNEL_SMPx_BITOFFSET_MASK    0x01F00000UL
+#define ADC_CHANNEL_SMPx_BITOFFSET_POS     (20UL)           /* Value equivalent to POSITION_VAL(ADC_CHANNEL_SMPx_BITOFFSET_MASK) */
+
+/* Definition of channels ID number information to be inserted into           */
+/* channels literals definition.                                              */
+#define ADC_CHANNEL_0_NUMBER               0x00000000UL
+#define ADC_CHANNEL_1_NUMBER               (                                                                        ADC_CR1_AWDCH_0)
+#define ADC_CHANNEL_2_NUMBER               (                                                      ADC_CR1_AWDCH_1                  )
+#define ADC_CHANNEL_3_NUMBER               (                                                      ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0)
+#define ADC_CHANNEL_4_NUMBER               (                                    ADC_CR1_AWDCH_2                                    )
+#define ADC_CHANNEL_5_NUMBER               (                                    ADC_CR1_AWDCH_2                   | ADC_CR1_AWDCH_0)
+#define ADC_CHANNEL_6_NUMBER               (                                    ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1                  )
+#define ADC_CHANNEL_7_NUMBER               (                                    ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0)
+#define ADC_CHANNEL_8_NUMBER               (                  ADC_CR1_AWDCH_3                                                      )
+#define ADC_CHANNEL_9_NUMBER               (                  ADC_CR1_AWDCH_3                                     | ADC_CR1_AWDCH_0)
+#define ADC_CHANNEL_10_NUMBER              (                  ADC_CR1_AWDCH_3                   | ADC_CR1_AWDCH_1                  )
+#define ADC_CHANNEL_11_NUMBER              (                  ADC_CR1_AWDCH_3                   | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0)
+#define ADC_CHANNEL_12_NUMBER              (                  ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2                                    )
+#define ADC_CHANNEL_13_NUMBER              (                  ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2                   | ADC_CR1_AWDCH_0)
+#define ADC_CHANNEL_14_NUMBER              (                  ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1                  )
+#define ADC_CHANNEL_15_NUMBER              (                  ADC_CR1_AWDCH_3 | ADC_CR1_AWDCH_2 | ADC_CR1_AWDCH_1 | ADC_CR1_AWDCH_0)
+#define ADC_CHANNEL_16_NUMBER              (ADC_CR1_AWDCH_4                                                                        )
+#define ADC_CHANNEL_17_NUMBER              (ADC_CR1_AWDCH_4                                                       | ADC_CR1_AWDCH_0)
+#define ADC_CHANNEL_18_NUMBER              (ADC_CR1_AWDCH_4                                     | ADC_CR1_AWDCH_1                  )
+
+/* Definition of channels sampling time information to be inserted into       */
+/* channels literals definition.                                              */
+#define ADC_CHANNEL_0_SMP                  (ADC_SMPR2_REGOFFSET | (( 0UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP0) */
+#define ADC_CHANNEL_1_SMP                  (ADC_SMPR2_REGOFFSET | (( 3UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP1) */
+#define ADC_CHANNEL_2_SMP                  (ADC_SMPR2_REGOFFSET | (( 6UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP2) */
+#define ADC_CHANNEL_3_SMP                  (ADC_SMPR2_REGOFFSET | (( 9UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP3) */
+#define ADC_CHANNEL_4_SMP                  (ADC_SMPR2_REGOFFSET | ((12UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP4) */
+#define ADC_CHANNEL_5_SMP                  (ADC_SMPR2_REGOFFSET | ((15UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP5) */
+#define ADC_CHANNEL_6_SMP                  (ADC_SMPR2_REGOFFSET | ((18UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP6) */
+#define ADC_CHANNEL_7_SMP                  (ADC_SMPR2_REGOFFSET | ((21UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP7) */
+#define ADC_CHANNEL_8_SMP                  (ADC_SMPR2_REGOFFSET | ((24UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP8) */
+#define ADC_CHANNEL_9_SMP                  (ADC_SMPR2_REGOFFSET | ((27UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(ADC_SMPR2_SMP9) */
+#define ADC_CHANNEL_10_SMP                 (ADC_SMPR1_REGOFFSET | (( 0UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP10) */
+#define ADC_CHANNEL_11_SMP                 (ADC_SMPR1_REGOFFSET | (( 3UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP11) */
+#define ADC_CHANNEL_12_SMP                 (ADC_SMPR1_REGOFFSET | (( 6UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP12) */
+#define ADC_CHANNEL_13_SMP                 (ADC_SMPR1_REGOFFSET | (( 9UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP13) */
+#define ADC_CHANNEL_14_SMP                 (ADC_SMPR1_REGOFFSET | ((12UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP14) */
+#define ADC_CHANNEL_15_SMP                 (ADC_SMPR1_REGOFFSET | ((15UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP15) */
+#define ADC_CHANNEL_16_SMP                 (ADC_SMPR1_REGOFFSET | ((18UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP16) */
+#define ADC_CHANNEL_17_SMP                 (ADC_SMPR1_REGOFFSET | ((21UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP17) */
+#define ADC_CHANNEL_18_SMP                 (ADC_SMPR1_REGOFFSET | ((24UL) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) /* Value shifted is equivalent to POSITION_VAL(ADC_SMPR1_SMP18) */
+
+/* Internal mask for ADC analog watchdog:                                     */
+/* To select into literals LL_ADC_AWD_CHANNELx_xxx the relevant bits for:     */
+/* (concatenation of multiple bits used in different analog watchdogs,        */
+/* (feature of several watchdogs not available on all STM32 families)).       */
+/* - analog watchdog 1: monitored channel defined by number,                  */
+/*   selection of ADC group (ADC groups regular and-or injected).             */
+
+/* Internal register offset for ADC analog watchdog channel configuration */
+#define ADC_AWD_CR1_REGOFFSET              0x00000000UL
+
+#define ADC_AWD_CRX_REGOFFSET_MASK         (ADC_AWD_CR1_REGOFFSET)
+
+#define ADC_AWD_CR1_CHANNEL_MASK           (ADC_CR1_AWDCH | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL)
+#define ADC_AWD_CR_ALL_CHANNEL_MASK        (ADC_AWD_CR1_CHANNEL_MASK)
+
+/* Internal register offset for ADC analog watchdog threshold configuration */
+#define ADC_AWD_TR1_HIGH_REGOFFSET         0x00000000UL
+#define ADC_AWD_TR1_LOW_REGOFFSET          0x00000001UL
+#define ADC_AWD_TRX_REGOFFSET_MASK         (ADC_AWD_TR1_HIGH_REGOFFSET | ADC_AWD_TR1_LOW_REGOFFSET)
+
+/* ADC registers bits positions */
+#define ADC_CR1_RES_BITOFFSET_POS          (24UL) /* Value equivalent to POSITION_VAL(ADC_CR1_RES) */
+#define ADC_TR_HT_BITOFFSET_POS            (16UL) /* Value equivalent to POSITION_VAL(ADC_TR_HT) */
+
+/* ADC internal channels related definitions */
+/* Internal voltage reference VrefInt */
+#define VREFINT_CAL_ADDR                   ((uint16_t*) (0x1FFF7A2AU)) /* Internal voltage reference, address of parameter VREFINT_CAL: VrefInt ADC raw data acquired at temperature 30 DegC (tolerance: +-5 DegC), Vref+ = 3.3 V (tolerance: +-10 mV). */
+#define VREFINT_CAL_VREF                   ( 3300UL)                    /* Analog voltage reference (Vref+) value with which temperature sensor has been calibrated in production (tolerance: +-10 mV) (unit: mV). */
+/* Temperature sensor */
+#define TEMPSENSOR_CAL1_ADDR               ((uint16_t*) (0x1FFF7A2CU)) /* Internal temperature sensor, address of parameter TS_CAL1: On STM32F4, temperature sensor ADC raw data acquired at temperature  30 DegC (tolerance: +-5 DegC), Vref+ = 3.3 V (tolerance: +-10 mV). */
+#define TEMPSENSOR_CAL2_ADDR               ((uint16_t*) (0x1FFF7A2EU)) /* Internal temperature sensor, address of parameter TS_CAL2: On STM32F4, temperature sensor ADC raw data acquired at temperature 110 DegC (tolerance: +-5 DegC), Vref+ = 3.3 V (tolerance: +-10 mV). */
+#define TEMPSENSOR_CAL1_TEMP               (( int32_t)   30)           /* Internal temperature sensor, temperature at which temperature sensor has been calibrated in production for data into TEMPSENSOR_CAL1_ADDR (tolerance: +-5 DegC) (unit: DegC). */
+#define TEMPSENSOR_CAL2_TEMP               (( int32_t)  110)           /* Internal temperature sensor, temperature at which temperature sensor has been calibrated in production for data into TEMPSENSOR_CAL2_ADDR (tolerance: +-5 DegC) (unit: DegC). */
+#define TEMPSENSOR_CAL_VREFANALOG          ( 3300UL)                    /* Analog voltage reference (Vref+) voltage with which temperature sensor has been calibrated in production (+-10 mV) (unit: mV). */
+
+/**
+  * @}
+  */
+
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup ADC_LL_Private_Macros ADC Private Macros
+  * @{
+  */
+
+/**
+  * @brief  Driver macro reserved for internal use: isolate bits with the
+  *         selected mask and shift them to the register LSB
+  *         (shift mask on register position bit 0).
+  * @param  __BITS__ Bits in register 32 bits
+  * @param  __MASK__ Mask in register 32 bits
+  * @retval Bits in register 32 bits
+  */
+#define __ADC_MASK_SHIFT(__BITS__, __MASK__)                                   \
+  (((__BITS__) & (__MASK__)) >> POSITION_VAL((__MASK__)))
+
+/**
+  * @brief  Driver macro reserved for internal use: set a pointer to
+  *         a register from a register basis from which an offset
+  *         is applied.
+  * @param  __REG__ Register basis from which the offset is applied.
+  * @param  __REG_OFFFSET__ Offset to be applied (unit number of registers).
+  * @retval Pointer to register address
+  */
+#define __ADC_PTR_REG_OFFSET(__REG__, __REG_OFFFSET__)                         \
+ ((__IO uint32_t *)((uint32_t) ((uint32_t)(&(__REG__)) + ((__REG_OFFFSET__) << 2UL))))
+
+/**
+  * @}
+  */
+
+
+/* Exported types ------------------------------------------------------------*/
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup ADC_LL_ES_INIT ADC Exported Init structure
+  * @{
+  */
+
+/**
+  * @brief  Structure definition of some features of ADC common parameters
+  *         and multimode
+  *         (all ADC instances belonging to the same ADC common instance).
+  * @note   The setting of these parameters by function @ref LL_ADC_CommonInit()
+  *         is conditioned to ADC instances state (all ADC instances
+  *         sharing the same ADC common instance):
+  *         All ADC instances sharing the same ADC common instance must be
+  *         disabled.
+  */
+typedef struct
+{
+  uint32_t CommonClock;                 /*!< Set parameter common to several ADC: Clock source and prescaler.
+                                             This parameter can be a value of @ref ADC_LL_EC_COMMON_CLOCK_SOURCE
+
+                                             This feature can be modified afterwards using unitary function @ref LL_ADC_SetCommonClock(). */
+
+#if defined(ADC_MULTIMODE_SUPPORT)
+  uint32_t Multimode;                   /*!< Set ADC multimode configuration to operate in independent mode or multimode (for devices with several ADC instances).
+                                             This parameter can be a value of @ref ADC_LL_EC_MULTI_MODE
+
+                                             This feature can be modified afterwards using unitary function @ref LL_ADC_SetMultimode(). */
+
+  uint32_t MultiDMATransfer;            /*!< Set ADC multimode conversion data transfer: no transfer or transfer by DMA.
+                                             This parameter can be a value of @ref ADC_LL_EC_MULTI_DMA_TRANSFER
+
+                                             This feature can be modified afterwards using unitary function @ref LL_ADC_SetMultiDMATransfer(). */
+
+  uint32_t MultiTwoSamplingDelay;       /*!< Set ADC multimode delay between 2 sampling phases.
+                                             This parameter can be a value of @ref ADC_LL_EC_MULTI_TWOSMP_DELAY
+
+                                             This feature can be modified afterwards using unitary function @ref LL_ADC_SetMultiTwoSamplingDelay(). */
+#endif /* ADC_MULTIMODE_SUPPORT */
+
+} LL_ADC_CommonInitTypeDef;
+
+/**
+  * @brief  Structure definition of some features of ADC instance.
+  * @note   These parameters have an impact on ADC scope: ADC instance.
+  *         Affects both group regular and group injected (availability
+  *         of ADC group injected depends on STM32 families).
+  *         Refer to corresponding unitary functions into
+  *         @ref ADC_LL_EF_Configuration_ADC_Instance .
+  * @note   The setting of these parameters by function @ref LL_ADC_Init()
+  *         is conditioned to ADC state:
+  *         ADC instance must be disabled.
+  *         This condition is applied to all ADC features, for efficiency
+  *         and compatibility over all STM32 families. However, the different
+  *         features can be set under different ADC state conditions
+  *         (setting possible with ADC enabled without conversion on going,
+  *         ADC enabled with conversion on going, ...)
+  *         Each feature can be updated afterwards with a unitary function
+  *         and potentially with ADC in a different state than disabled,
+  *         refer to description of each function for setting
+  *         conditioned to ADC state.
+  */
+typedef struct
+{
+  uint32_t Resolution;                  /*!< Set ADC resolution.
+                                             This parameter can be a value of @ref ADC_LL_EC_RESOLUTION
+
+                                             This feature can be modified afterwards using unitary function @ref LL_ADC_SetResolution(). */
+
+  uint32_t DataAlignment;               /*!< Set ADC conversion data alignment.
+                                             This parameter can be a value of @ref ADC_LL_EC_DATA_ALIGN
+
+                                             This feature can be modified afterwards using unitary function @ref LL_ADC_SetDataAlignment(). */
+
+  uint32_t SequencersScanMode;          /*!< Set ADC scan selection.
+                                             This parameter can be a value of @ref ADC_LL_EC_SCAN_SELECTION
+
+                                             This feature can be modified afterwards using unitary function @ref LL_ADC_SetSequencersScanMode(). */
+
+} LL_ADC_InitTypeDef;
+
+/**
+  * @brief  Structure definition of some features of ADC group regular.
+  * @note   These parameters have an impact on ADC scope: ADC group regular.
+  *         Refer to corresponding unitary functions into
+  *         @ref ADC_LL_EF_Configuration_ADC_Group_Regular
+  *         (functions with prefix "REG").
+  * @note   The setting of these parameters by function @ref LL_ADC_REG_Init()
+  *         is conditioned to ADC state:
+  *         ADC instance must be disabled.
+  *         This condition is applied to all ADC features, for efficiency
+  *         and compatibility over all STM32 families. However, the different
+  *         features can be set under different ADC state conditions
+  *         (setting possible with ADC enabled without conversion on going,
+  *         ADC enabled with conversion on going, ...)
+  *         Each feature can be updated afterwards with a unitary function
+  *         and potentially with ADC in a different state than disabled,
+  *         refer to description of each function for setting
+  *         conditioned to ADC state.
+  */
+typedef struct
+{
+  uint32_t TriggerSource;               /*!< Set ADC group regular conversion trigger source: internal (SW start) or from external IP (timer event, external interrupt line).
+                                             This parameter can be a value of @ref ADC_LL_EC_REG_TRIGGER_SOURCE
+                                             @note On this STM32 series, setting of external trigger edge is performed
+                                                   using function @ref LL_ADC_REG_StartConversionExtTrig().
+
+                                             This feature can be modified afterwards using unitary function @ref LL_ADC_REG_SetTriggerSource(). */
+
+  uint32_t SequencerLength;             /*!< Set ADC group regular sequencer length.
+                                             This parameter can be a value of @ref ADC_LL_EC_REG_SEQ_SCAN_LENGTH
+                                             @note This parameter is discarded if scan mode is disabled (refer to parameter 'ADC_SequencersScanMode').
+
+                                             This feature can be modified afterwards using unitary function @ref LL_ADC_REG_SetSequencerLength(). */
+
+  uint32_t SequencerDiscont;            /*!< Set ADC group regular sequencer discontinuous mode: sequence subdivided and scan conversions interrupted every selected number of ranks.
+                                             This parameter can be a value of @ref ADC_LL_EC_REG_SEQ_DISCONT_MODE
+                                             @note This parameter has an effect only if group regular sequencer is enabled
+                                                   (scan length of 2 ranks or more).
+
+                                             This feature can be modified afterwards using unitary function @ref LL_ADC_REG_SetSequencerDiscont(). */
+
+  uint32_t ContinuousMode;              /*!< Set ADC continuous conversion mode on ADC group regular, whether ADC conversions are performed in single mode (one conversion per trigger) or in continuous mode (after the first trigger, following conversions launched successively automatically).
+                                             This parameter can be a value of @ref ADC_LL_EC_REG_CONTINUOUS_MODE
+                                             Note: It is not possible to enable both ADC group regular continuous mode and discontinuous mode.
+
+                                             This feature can be modified afterwards using unitary function @ref LL_ADC_REG_SetContinuousMode(). */
+
+  uint32_t DMATransfer;                 /*!< Set ADC group regular conversion data transfer: no transfer or transfer by DMA, and DMA requests mode.
+                                             This parameter can be a value of @ref ADC_LL_EC_REG_DMA_TRANSFER
+
+                                             This feature can be modified afterwards using unitary function @ref LL_ADC_REG_SetDMATransfer(). */
+
+} LL_ADC_REG_InitTypeDef;
+
+/**
+  * @brief  Structure definition of some features of ADC group injected.
+  * @note   These parameters have an impact on ADC scope: ADC group injected.
+  *         Refer to corresponding unitary functions into
+  *         @ref ADC_LL_EF_Configuration_ADC_Group_Regular
+  *         (functions with prefix "INJ").
+  * @note   The setting of these parameters by function @ref LL_ADC_INJ_Init()
+  *         is conditioned to ADC state:
+  *         ADC instance must be disabled.
+  *         This condition is applied to all ADC features, for efficiency
+  *         and compatibility over all STM32 families. However, the different
+  *         features can be set under different ADC state conditions
+  *         (setting possible with ADC enabled without conversion on going,
+  *         ADC enabled with conversion on going, ...)
+  *         Each feature can be updated afterwards with a unitary function
+  *         and potentially with ADC in a different state than disabled,
+  *         refer to description of each function for setting
+  *         conditioned to ADC state.
+  */
+typedef struct
+{
+  uint32_t TriggerSource;               /*!< Set ADC group injected conversion trigger source: internal (SW start) or from external IP (timer event, external interrupt line).
+                                             This parameter can be a value of @ref ADC_LL_EC_INJ_TRIGGER_SOURCE
+                                             @note On this STM32 series, setting of external trigger edge is performed
+                                                   using function @ref LL_ADC_INJ_StartConversionExtTrig().
+
+                                             This feature can be modified afterwards using unitary function @ref LL_ADC_INJ_SetTriggerSource(). */
+
+  uint32_t SequencerLength;             /*!< Set ADC group injected sequencer length.
+                                             This parameter can be a value of @ref ADC_LL_EC_INJ_SEQ_SCAN_LENGTH
+                                             @note This parameter is discarded if scan mode is disabled (refer to parameter 'ADC_SequencersScanMode').
+
+                                             This feature can be modified afterwards using unitary function @ref LL_ADC_INJ_SetSequencerLength(). */
+
+  uint32_t SequencerDiscont;            /*!< Set ADC group injected sequencer discontinuous mode: sequence subdivided and scan conversions interrupted every selected number of ranks.
+                                             This parameter can be a value of @ref ADC_LL_EC_INJ_SEQ_DISCONT_MODE
+                                             @note This parameter has an effect only if group injected sequencer is enabled
+                                                   (scan length of 2 ranks or more).
+
+                                             This feature can be modified afterwards using unitary function @ref LL_ADC_INJ_SetSequencerDiscont(). */
+
+  uint32_t TrigAuto;                    /*!< Set ADC group injected conversion trigger: independent or from ADC group regular.
+                                             This parameter can be a value of @ref ADC_LL_EC_INJ_TRIG_AUTO
+                                             Note: This parameter must be set to set to independent trigger if injected trigger source is set to an external trigger.
+
+                                             This feature can be modified afterwards using unitary function @ref LL_ADC_INJ_SetTrigAuto(). */
+
+} LL_ADC_INJ_InitTypeDef;
+
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup ADC_LL_Exported_Constants ADC Exported Constants
+  * @{
+  */
+
+/** @defgroup ADC_LL_EC_FLAG ADC flags
+  * @brief    Flags defines which can be used with LL_ADC_ReadReg function
+  * @{
+  */
+#define LL_ADC_FLAG_STRT                   ADC_SR_STRT        /*!< ADC flag ADC group regular conversion start */
+#define LL_ADC_FLAG_EOCS                   ADC_SR_EOC         /*!< ADC flag ADC group regular end of unitary conversion or sequence conversions (to configure flag of end of conversion, use function @ref LL_ADC_REG_SetFlagEndOfConversion() ) */
+#define LL_ADC_FLAG_OVR                    ADC_SR_OVR         /*!< ADC flag ADC group regular overrun */
+#define LL_ADC_FLAG_JSTRT                  ADC_SR_JSTRT       /*!< ADC flag ADC group injected conversion start */
+#define LL_ADC_FLAG_JEOS                   ADC_SR_JEOC        /*!< ADC flag ADC group injected end of sequence conversions (Note: on this STM32 series, there is no flag ADC group injected end of unitary conversion. Flag noted as "JEOC" is corresponding to flag "JEOS" in other STM32 families) */
+#define LL_ADC_FLAG_AWD1                   ADC_SR_AWD         /*!< ADC flag ADC analog watchdog 1 */
+#if defined(ADC_MULTIMODE_SUPPORT)
+#define LL_ADC_FLAG_EOCS_MST               ADC_CSR_EOC1       /*!< ADC flag ADC multimode master group regular end of unitary conversion or sequence conversions (to configure flag of end of conversion, use function @ref LL_ADC_REG_SetFlagEndOfConversion() ) */
+#define LL_ADC_FLAG_EOCS_SLV1              ADC_CSR_EOC2       /*!< ADC flag ADC multimode slave 1 group regular end of unitary conversion or sequence conversions (to configure flag of end of conversion, use function @ref LL_ADC_REG_SetFlagEndOfConversion() ) */
+#define LL_ADC_FLAG_EOCS_SLV2              ADC_CSR_EOC3       /*!< ADC flag ADC multimode slave 2 group regular end of unitary conversion or sequence conversions (to configure flag of end of conversion, use function @ref LL_ADC_REG_SetFlagEndOfConversion() ) */
+#define LL_ADC_FLAG_OVR_MST                ADC_CSR_OVR1    /*!< ADC flag ADC multimode master group regular overrun */
+#define LL_ADC_FLAG_OVR_SLV1               ADC_CSR_OVR2   /*!< ADC flag ADC multimode slave 1 group regular overrun */
+#define LL_ADC_FLAG_OVR_SLV2               ADC_CSR_OVR3   /*!< ADC flag ADC multimode slave 2 group regular overrun */
+#define LL_ADC_FLAG_JEOS_MST               ADC_CSR_JEOC1     /*!< ADC flag ADC multimode master group injected end of sequence conversions (Note: on this STM32 series, there is no flag ADC group injected end of unitary conversion. Flag noted as "JEOC" is corresponding to flag "JEOS" in other STM32 families) */
+#define LL_ADC_FLAG_JEOS_SLV1              ADC_CSR_JEOC2  /*!< ADC flag ADC multimode slave 1 group injected end of sequence conversions (Note: on this STM32 series, there is no flag ADC group injected end of unitary conversion. Flag noted as "JEOC" is corresponding to flag "JEOS" in other STM32 families) */
+#define LL_ADC_FLAG_JEOS_SLV2              ADC_CSR_JEOC3  /*!< ADC flag ADC multimode slave 2 group injected end of sequence conversions (Note: on this STM32 series, there is no flag ADC group injected end of unitary conversion. Flag noted as "JEOC" is corresponding to flag "JEOS" in other STM32 families) */
+#define LL_ADC_FLAG_AWD1_MST               ADC_CSR_AWD1       /*!< ADC flag ADC multimode master analog watchdog 1 of the ADC master */
+#define LL_ADC_FLAG_AWD1_SLV1              ADC_CSR_AWD2       /*!< ADC flag ADC multimode slave 1 analog watchdog 1 */
+#define LL_ADC_FLAG_AWD1_SLV2              ADC_CSR_AWD3       /*!< ADC flag ADC multimode slave 2 analog watchdog 1 */
+#endif
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_IT ADC interruptions for configuration (interruption enable or disable)
+  * @brief    IT defines which can be used with LL_ADC_ReadReg and  LL_ADC_WriteReg functions
+  * @{
+  */
+#define LL_ADC_IT_EOCS                     ADC_CR1_EOCIE      /*!< ADC interruption ADC group regular end of unitary conversion or sequence conversions (to configure flag of end of conversion, use function @ref LL_ADC_REG_SetFlagEndOfConversion() ) */
+#define LL_ADC_IT_OVR                      ADC_CR1_OVRIE      /*!< ADC interruption ADC group regular overrun */
+#define LL_ADC_IT_JEOS                     ADC_CR1_JEOCIE     /*!< ADC interruption ADC group injected end of sequence conversions (Note: on this STM32 series, there is no flag ADC group injected end of unitary conversion. Flag noted as "JEOC" is corresponding to flag "JEOS" in other STM32 families) */
+#define LL_ADC_IT_AWD1                     ADC_CR1_AWDIE      /*!< ADC interruption ADC analog watchdog 1 */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_REGISTERS  ADC registers compliant with specific purpose
+  * @{
+  */
+/* List of ADC registers intended to be used (most commonly) with             */
+/* DMA transfer.                                                              */
+/* Refer to function @ref LL_ADC_DMA_GetRegAddr().                            */
+#define LL_ADC_DMA_REG_REGULAR_DATA          0x00000000UL   /* ADC group regular conversion data register (corresponding to register DR) to be used with ADC configured in independent mode. Without DMA transfer, register accessed by LL function @ref LL_ADC_REG_ReadConversionData32() and other functions @ref LL_ADC_REG_ReadConversionDatax() */
+#if defined(ADC_MULTIMODE_SUPPORT)
+#define LL_ADC_DMA_REG_REGULAR_DATA_MULTI    0x00000001UL   /* ADC group regular conversion data register (corresponding to register CDR) to be used with ADC configured in multimode (available on STM32 devices with several ADC instances). Without DMA transfer, register accessed by LL function @ref LL_ADC_REG_ReadMultiConversionData32() */
+#endif
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_COMMON_CLOCK_SOURCE  ADC common - Clock source
+  * @{
+  */
+#define LL_ADC_CLOCK_SYNC_PCLK_DIV2        0x00000000UL                                           /*!< ADC synchronous clock derived from AHB clock with prescaler division by 2 */
+#define LL_ADC_CLOCK_SYNC_PCLK_DIV4        (                   ADC_CCR_ADCPRE_0)                 /*!< ADC synchronous clock derived from AHB clock with prescaler division by 4 */
+#define LL_ADC_CLOCK_SYNC_PCLK_DIV6        (ADC_CCR_ADCPRE_1                   )                 /*!< ADC synchronous clock derived from AHB clock with prescaler division by 6 */
+#define LL_ADC_CLOCK_SYNC_PCLK_DIV8        (ADC_CCR_ADCPRE_1 | ADC_CCR_ADCPRE_0)                 /*!< ADC synchronous clock derived from AHB clock with prescaler division by 8 */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_COMMON_PATH_INTERNAL  ADC common - Measurement path to internal channels
+  * @{
+  */
+/* Note: Other measurement paths to internal channels may be available        */
+/*       (connections to other peripherals).                                  */
+/*       If they are not listed below, they do not require any specific       */
+/*       path enable. In this case, Access to measurement path is done        */
+/*       only by selecting the corresponding ADC internal channel.            */
+#define LL_ADC_PATH_INTERNAL_NONE          0x00000000UL            /*!< ADC measurement paths all disabled */
+#define LL_ADC_PATH_INTERNAL_VREFINT       (ADC_CCR_TSVREFE)      /*!< ADC measurement path to internal channel VrefInt */
+#define LL_ADC_PATH_INTERNAL_TEMPSENSOR    (ADC_CCR_TSVREFE)      /*!< ADC measurement path to internal channel temperature sensor */
+#define LL_ADC_PATH_INTERNAL_VBAT          (ADC_CCR_VBATE)        /*!< ADC measurement path to internal channel Vbat */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_RESOLUTION  ADC instance - Resolution
+  * @{
+  */
+#define LL_ADC_RESOLUTION_12B              0x00000000UL                         /*!< ADC resolution 12 bits */
+#define LL_ADC_RESOLUTION_10B              (                ADC_CR1_RES_0)     /*!< ADC resolution 10 bits */
+#define LL_ADC_RESOLUTION_8B               (ADC_CR1_RES_1                )     /*!< ADC resolution  8 bits */
+#define LL_ADC_RESOLUTION_6B               (ADC_CR1_RES_1 | ADC_CR1_RES_0)     /*!< ADC resolution  6 bits */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_DATA_ALIGN  ADC instance - Data alignment
+  * @{
+  */
+#define LL_ADC_DATA_ALIGN_RIGHT            0x00000000UL            /*!< ADC conversion data alignment: right aligned (alignment on data register LSB bit 0)*/
+#define LL_ADC_DATA_ALIGN_LEFT             (ADC_CR2_ALIGN)        /*!< ADC conversion data alignment: left aligned (alignment on data register MSB bit 15)*/
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_SCAN_SELECTION ADC instance - Scan selection
+  * @{
+  */
+#define LL_ADC_SEQ_SCAN_DISABLE            0x00000000UL    /*!< ADC conversion is performed in unitary conversion mode (one channel converted, that defined in rank 1). Configuration of both groups regular and injected sequencers (sequence length, ...) is discarded: equivalent to length of 1 rank.*/
+#define LL_ADC_SEQ_SCAN_ENABLE             (ADC_CR1_SCAN) /*!< ADC conversions are performed in sequence conversions mode, according to configuration of both groups regular and injected sequencers (sequence length, ...). */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_GROUPS  ADC instance - Groups
+  * @{
+  */
+#define LL_ADC_GROUP_REGULAR               0x00000001UL   /*!< ADC group regular (available on all STM32 devices) */
+#define LL_ADC_GROUP_INJECTED              0x00000002UL   /*!< ADC group injected (not available on all STM32 devices)*/
+#define LL_ADC_GROUP_REGULAR_INJECTED      0x00000003UL   /*!< ADC both groups regular and injected */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_CHANNEL  ADC instance - Channel number
+  * @{
+  */
+#define LL_ADC_CHANNEL_0                   (ADC_CHANNEL_0_NUMBER  | ADC_CHANNEL_0_SMP)  /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN0  */
+#define LL_ADC_CHANNEL_1                   (ADC_CHANNEL_1_NUMBER  | ADC_CHANNEL_1_SMP)  /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN1  */
+#define LL_ADC_CHANNEL_2                   (ADC_CHANNEL_2_NUMBER  | ADC_CHANNEL_2_SMP)  /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN2  */
+#define LL_ADC_CHANNEL_3                   (ADC_CHANNEL_3_NUMBER  | ADC_CHANNEL_3_SMP)  /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN3  */
+#define LL_ADC_CHANNEL_4                   (ADC_CHANNEL_4_NUMBER  | ADC_CHANNEL_4_SMP)  /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN4  */
+#define LL_ADC_CHANNEL_5                   (ADC_CHANNEL_5_NUMBER  | ADC_CHANNEL_5_SMP)  /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN5  */
+#define LL_ADC_CHANNEL_6                   (ADC_CHANNEL_6_NUMBER  | ADC_CHANNEL_6_SMP)  /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN6  */
+#define LL_ADC_CHANNEL_7                   (ADC_CHANNEL_7_NUMBER  | ADC_CHANNEL_7_SMP)  /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN7  */
+#define LL_ADC_CHANNEL_8                   (ADC_CHANNEL_8_NUMBER  | ADC_CHANNEL_8_SMP)  /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN8  */
+#define LL_ADC_CHANNEL_9                   (ADC_CHANNEL_9_NUMBER  | ADC_CHANNEL_9_SMP)  /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN9  */
+#define LL_ADC_CHANNEL_10                  (ADC_CHANNEL_10_NUMBER | ADC_CHANNEL_10_SMP) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN10 */
+#define LL_ADC_CHANNEL_11                  (ADC_CHANNEL_11_NUMBER | ADC_CHANNEL_11_SMP) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN11 */
+#define LL_ADC_CHANNEL_12                  (ADC_CHANNEL_12_NUMBER | ADC_CHANNEL_12_SMP) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN12 */
+#define LL_ADC_CHANNEL_13                  (ADC_CHANNEL_13_NUMBER | ADC_CHANNEL_13_SMP) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN13 */
+#define LL_ADC_CHANNEL_14                  (ADC_CHANNEL_14_NUMBER | ADC_CHANNEL_14_SMP) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN14 */
+#define LL_ADC_CHANNEL_15                  (ADC_CHANNEL_15_NUMBER | ADC_CHANNEL_15_SMP) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN15 */
+#define LL_ADC_CHANNEL_16                  (ADC_CHANNEL_16_NUMBER | ADC_CHANNEL_16_SMP) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN16 */
+#define LL_ADC_CHANNEL_17                  (ADC_CHANNEL_17_NUMBER | ADC_CHANNEL_17_SMP) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN17 */
+#define LL_ADC_CHANNEL_18                  (ADC_CHANNEL_18_NUMBER | ADC_CHANNEL_18_SMP) /*!< ADC external channel (channel connected to GPIO pin) ADCx_IN18 */
+#define LL_ADC_CHANNEL_VREFINT             (LL_ADC_CHANNEL_17 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< ADC internal channel connected to VrefInt: Internal voltage reference. On STM32F4, ADC channel available only on ADC instance: ADC1. */
+#define LL_ADC_CHANNEL_VBAT                (LL_ADC_CHANNEL_18 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< ADC internal channel connected to Vbat/3: Vbat voltage through a divider ladder of factor 1/3 to have Vbat always below Vdda. On STM32F4, ADC channel available only on ADC instance: ADC1. */
+#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F405xx) || defined(STM32F407xx) || defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F415xx) || defined(STM32F417xx)
+#define LL_ADC_CHANNEL_TEMPSENSOR          (LL_ADC_CHANNEL_16 | ADC_CHANNEL_ID_INTERNAL_CH) /*!< ADC internal channel connected to Temperature sensor. On STM32F4, ADC channel available only on ADC instance: ADC1. */
+#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F401xC || STM32F401xE || STM32F410xx */
+#if defined(STM32F411xE) || defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || defined(STM32F423xx) || defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
+#define LL_ADC_CHANNEL_TEMPSENSOR          (LL_ADC_CHANNEL_18 | ADC_CHANNEL_ID_INTERNAL_CH | ADC_CHANNEL_DIFFERENCIATION_TEMPSENSOR_VBAT) /*!< ADC internal channel connected to Temperature sensor. On STM32F4, ADC channel available only on ADC instance: ADC1. This internal channel is shared between temperature sensor and Vbat, only 1 measurement path must be enabled. */
+#endif /* STM32F411xE || STM32F412Cx || STM32F412Rx || STM32F412Vx || STM32F412Zx || STM32F413xx || STM32F423xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_REG_TRIGGER_SOURCE  ADC group regular - Trigger source
+  * @{
+  */
+#define LL_ADC_REG_TRIG_SOFTWARE           0x00000000UL                                                                                                 /*!< ADC group regular conversion trigger internal: SW start. */
+#define LL_ADC_REG_TRIG_EXT_TIM1_CH1       (ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                                                             /*!< ADC group regular conversion trigger from external IP: TIM1 channel 1 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
+#define LL_ADC_REG_TRIG_EXT_TIM1_CH2       (ADC_CR2_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                                          /*!< ADC group regular conversion trigger from external IP: TIM1 channel 2 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
+#define LL_ADC_REG_TRIG_EXT_TIM1_CH3       (ADC_CR2_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                                          /*!< ADC group regular conversion trigger from external IP: TIM1 channel 3 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
+#define LL_ADC_REG_TRIG_EXT_TIM2_CH2       (ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                       /*!< ADC group regular conversion trigger from external IP: TIM2 channel 2 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
+#define LL_ADC_REG_TRIG_EXT_TIM2_CH3       (ADC_CR2_EXTSEL_2 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                                          /*!< ADC group regular conversion trigger from external IP: TIM2 channel 3 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
+#define LL_ADC_REG_TRIG_EXT_TIM2_CH4       (ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                       /*!< ADC group regular conversion trigger from external IP: TIM2 channel 4 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
+#define LL_ADC_REG_TRIG_EXT_TIM2_TRGO      (ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                       /*!< ADC group regular conversion trigger from external IP: TIM2 TRGO. Trigger edge set to rising edge (default setting). */
+#define LL_ADC_REG_TRIG_EXT_TIM3_CH1       (ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                    /*!< ADC group regular conversion trigger from external IP: TIM3 channel 1 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
+#define LL_ADC_REG_TRIG_EXT_TIM3_TRGO      (ADC_CR2_EXTSEL_3 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                                          /*!< ADC group regular conversion trigger from external IP: TIM3 TRGO. Trigger edge set to rising edge (default setting). */
+#define LL_ADC_REG_TRIG_EXT_TIM4_CH4       (ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                       /*!< ADC group regular conversion trigger from external IP: TIM4 channel 4 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
+#define LL_ADC_REG_TRIG_EXT_TIM5_CH1       (ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                       /*!< ADC group regular conversion trigger from external IP: TIM5 channel 1 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
+#define LL_ADC_REG_TRIG_EXT_TIM5_CH2       (ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                    /*!< ADC group regular conversion trigger from external IP: TIM5 channel 2 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
+#define LL_ADC_REG_TRIG_EXT_TIM5_CH3       (ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_2 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                                       /*!< ADC group regular conversion trigger from external IP: TIM5 channel 3 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
+#define LL_ADC_REG_TRIG_EXT_TIM8_CH1       (ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                    /*!< ADC group regular conversion trigger from external IP: TIM8 channel 1 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
+#define LL_ADC_REG_TRIG_EXT_TIM8_TRGO      (ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1 | ADC_REG_TRIG_EXT_EDGE_DEFAULT)                    /*!< ADC group regular conversion trigger from external IP: TIM8 TRGO. Trigger edge set to rising edge (default setting). */
+#define LL_ADC_REG_TRIG_EXT_EXTI_LINE11    (ADC_CR2_EXTSEL_3 | ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0 | ADC_REG_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group regular conversion trigger from external IP: external interrupt line 11. Trigger edge set to rising edge (default setting). */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_REG_TRIGGER_EDGE  ADC group regular - Trigger edge
+  * @{
+  */
+#define LL_ADC_REG_TRIG_EXT_RISING         (                  ADC_CR2_EXTEN_0)     /*!< ADC group regular conversion trigger polarity set to rising edge */
+#define LL_ADC_REG_TRIG_EXT_FALLING        (ADC_CR2_EXTEN_1                  )     /*!< ADC group regular conversion trigger polarity set to falling edge */
+#define LL_ADC_REG_TRIG_EXT_RISINGFALLING  (ADC_CR2_EXTEN_1 | ADC_CR2_EXTEN_0)     /*!< ADC group regular conversion trigger polarity set to both rising and falling edges */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_REG_CONTINUOUS_MODE  ADC group regular - Continuous mode
+  * @{
+  */
+#define LL_ADC_REG_CONV_SINGLE             0x00000000UL             /*!< ADC conversions are performed in single mode: one conversion per trigger */
+#define LL_ADC_REG_CONV_CONTINUOUS         (ADC_CR2_CONT)          /*!< ADC conversions are performed in continuous mode: after the first trigger, following conversions launched successively automatically */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_REG_DMA_TRANSFER  ADC group regular - DMA transfer of ADC conversion data
+  * @{
+  */
+#define LL_ADC_REG_DMA_TRANSFER_NONE       0x00000000UL              /*!< ADC conversions are not transferred by DMA */
+#define LL_ADC_REG_DMA_TRANSFER_LIMITED    (              ADC_CR2_DMA)          /*!< ADC conversion data are transferred by DMA, in limited mode (one shot mode): DMA transfer requests are stopped when number of DMA data transfers (number of ADC conversions) is reached. This ADC mode is intended to be used with DMA mode non-circular. */
+#define LL_ADC_REG_DMA_TRANSFER_UNLIMITED  (ADC_CR2_DDS | ADC_CR2_DMA)          /*!< ADC conversion data are transferred by DMA, in unlimited mode: DMA transfer requests are unlimited, whatever number of DMA data transferred (number of ADC conversions). This ADC mode is intended to be used with DMA mode circular. */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_REG_FLAG_EOC_SELECTION ADC group regular - Flag EOC selection (unitary or sequence conversions)
+  * @{
+  */
+#define LL_ADC_REG_FLAG_EOC_SEQUENCE_CONV       0x00000000UL    /*!< ADC flag EOC (end of unitary conversion) selected */
+#define LL_ADC_REG_FLAG_EOC_UNITARY_CONV        (ADC_CR2_EOCS) /*!< ADC flag EOS (end of sequence conversions) selected */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_REG_SEQ_SCAN_LENGTH  ADC group regular - Sequencer scan length
+  * @{
+  */
+#define LL_ADC_REG_SEQ_SCAN_DISABLE        0x00000000UL                                                 /*!< ADC group regular sequencer disable (equivalent to sequencer of 1 rank: ADC conversion on only 1 channel) */
+#define LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS  (                                             ADC_SQR1_L_0) /*!< ADC group regular sequencer enable with 2 ranks in the sequence */
+#define LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS  (                              ADC_SQR1_L_1               ) /*!< ADC group regular sequencer enable with 3 ranks in the sequence */
+#define LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS  (                              ADC_SQR1_L_1 | ADC_SQR1_L_0) /*!< ADC group regular sequencer enable with 4 ranks in the sequence */
+#define LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS  (               ADC_SQR1_L_2                              ) /*!< ADC group regular sequencer enable with 5 ranks in the sequence */
+#define LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS  (               ADC_SQR1_L_2                | ADC_SQR1_L_0) /*!< ADC group regular sequencer enable with 6 ranks in the sequence */
+#define LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS  (               ADC_SQR1_L_2 | ADC_SQR1_L_1               ) /*!< ADC group regular sequencer enable with 7 ranks in the sequence */
+#define LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS  (               ADC_SQR1_L_2 | ADC_SQR1_L_1 | ADC_SQR1_L_0) /*!< ADC group regular sequencer enable with 8 ranks in the sequence */
+#define LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS  (ADC_SQR1_L_3                                             ) /*!< ADC group regular sequencer enable with 9 ranks in the sequence */
+#define LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS (ADC_SQR1_L_3                               | ADC_SQR1_L_0) /*!< ADC group regular sequencer enable with 10 ranks in the sequence */
+#define LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS (ADC_SQR1_L_3                | ADC_SQR1_L_1               ) /*!< ADC group regular sequencer enable with 11 ranks in the sequence */
+#define LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS (ADC_SQR1_L_3                | ADC_SQR1_L_1 | ADC_SQR1_L_0) /*!< ADC group regular sequencer enable with 12 ranks in the sequence */
+#define LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2                              ) /*!< ADC group regular sequencer enable with 13 ranks in the sequence */
+#define LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2                | ADC_SQR1_L_0) /*!< ADC group regular sequencer enable with 14 ranks in the sequence */
+#define LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 | ADC_SQR1_L_1               ) /*!< ADC group regular sequencer enable with 15 ranks in the sequence */
+#define LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS (ADC_SQR1_L_3 | ADC_SQR1_L_2 | ADC_SQR1_L_1 | ADC_SQR1_L_0) /*!< ADC group regular sequencer enable with 16 ranks in the sequence */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_REG_SEQ_DISCONT_MODE  ADC group regular - Sequencer discontinuous mode
+  * @{
+  */
+#define LL_ADC_REG_SEQ_DISCONT_DISABLE     0x00000000UL                                                                  /*!< ADC group regular sequencer discontinuous mode disable */
+#define LL_ADC_REG_SEQ_DISCONT_1RANK       (                                                            ADC_CR1_DISCEN) /*!< ADC group regular sequencer discontinuous mode enable with sequence interruption every rank */
+#define LL_ADC_REG_SEQ_DISCONT_2RANKS      (                                        ADC_CR1_DISCNUM_0 | ADC_CR1_DISCEN) /*!< ADC group regular sequencer discontinuous mode enabled with sequence interruption every 2 ranks */
+#define LL_ADC_REG_SEQ_DISCONT_3RANKS      (                    ADC_CR1_DISCNUM_1                     | ADC_CR1_DISCEN) /*!< ADC group regular sequencer discontinuous mode enable with sequence interruption every 3 ranks */
+#define LL_ADC_REG_SEQ_DISCONT_4RANKS      (                    ADC_CR1_DISCNUM_1 | ADC_CR1_DISCNUM_0 | ADC_CR1_DISCEN) /*!< ADC group regular sequencer discontinuous mode enable with sequence interruption every 4 ranks */
+#define LL_ADC_REG_SEQ_DISCONT_5RANKS      (ADC_CR1_DISCNUM_2                                         | ADC_CR1_DISCEN) /*!< ADC group regular sequencer discontinuous mode enable with sequence interruption every 5 ranks */
+#define LL_ADC_REG_SEQ_DISCONT_6RANKS      (ADC_CR1_DISCNUM_2                     | ADC_CR1_DISCNUM_0 | ADC_CR1_DISCEN) /*!< ADC group regular sequencer discontinuous mode enable with sequence interruption every 6 ranks */
+#define LL_ADC_REG_SEQ_DISCONT_7RANKS      (ADC_CR1_DISCNUM_2 | ADC_CR1_DISCNUM_1                     | ADC_CR1_DISCEN) /*!< ADC group regular sequencer discontinuous mode enable with sequence interruption every 7 ranks */
+#define LL_ADC_REG_SEQ_DISCONT_8RANKS      (ADC_CR1_DISCNUM_2 | ADC_CR1_DISCNUM_1 | ADC_CR1_DISCNUM_0 | ADC_CR1_DISCEN) /*!< ADC group regular sequencer discontinuous mode enable with sequence interruption every 8 ranks */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_REG_SEQ_RANKS  ADC group regular - Sequencer ranks
+  * @{
+  */
+#define LL_ADC_REG_RANK_1                  (ADC_SQR3_REGOFFSET | ADC_REG_RANK_1_SQRX_BITOFFSET_POS)  /*!< ADC group regular sequencer rank 1 */
+#define LL_ADC_REG_RANK_2                  (ADC_SQR3_REGOFFSET | ADC_REG_RANK_2_SQRX_BITOFFSET_POS)  /*!< ADC group regular sequencer rank 2 */
+#define LL_ADC_REG_RANK_3                  (ADC_SQR3_REGOFFSET | ADC_REG_RANK_3_SQRX_BITOFFSET_POS)  /*!< ADC group regular sequencer rank 3 */
+#define LL_ADC_REG_RANK_4                  (ADC_SQR3_REGOFFSET | ADC_REG_RANK_4_SQRX_BITOFFSET_POS)  /*!< ADC group regular sequencer rank 4 */
+#define LL_ADC_REG_RANK_5                  (ADC_SQR3_REGOFFSET | ADC_REG_RANK_5_SQRX_BITOFFSET_POS)  /*!< ADC group regular sequencer rank 5 */
+#define LL_ADC_REG_RANK_6                  (ADC_SQR3_REGOFFSET | ADC_REG_RANK_6_SQRX_BITOFFSET_POS)  /*!< ADC group regular sequencer rank 6 */
+#define LL_ADC_REG_RANK_7                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_7_SQRX_BITOFFSET_POS)  /*!< ADC group regular sequencer rank 7 */
+#define LL_ADC_REG_RANK_8                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_8_SQRX_BITOFFSET_POS)  /*!< ADC group regular sequencer rank 8 */
+#define LL_ADC_REG_RANK_9                  (ADC_SQR2_REGOFFSET | ADC_REG_RANK_9_SQRX_BITOFFSET_POS)  /*!< ADC group regular sequencer rank 9 */
+#define LL_ADC_REG_RANK_10                 (ADC_SQR2_REGOFFSET | ADC_REG_RANK_10_SQRX_BITOFFSET_POS) /*!< ADC group regular sequencer rank 10 */
+#define LL_ADC_REG_RANK_11                 (ADC_SQR2_REGOFFSET | ADC_REG_RANK_11_SQRX_BITOFFSET_POS) /*!< ADC group regular sequencer rank 11 */
+#define LL_ADC_REG_RANK_12                 (ADC_SQR2_REGOFFSET | ADC_REG_RANK_12_SQRX_BITOFFSET_POS) /*!< ADC group regular sequencer rank 12 */
+#define LL_ADC_REG_RANK_13                 (ADC_SQR1_REGOFFSET | ADC_REG_RANK_13_SQRX_BITOFFSET_POS) /*!< ADC group regular sequencer rank 13 */
+#define LL_ADC_REG_RANK_14                 (ADC_SQR1_REGOFFSET | ADC_REG_RANK_14_SQRX_BITOFFSET_POS) /*!< ADC group regular sequencer rank 14 */
+#define LL_ADC_REG_RANK_15                 (ADC_SQR1_REGOFFSET | ADC_REG_RANK_15_SQRX_BITOFFSET_POS) /*!< ADC group regular sequencer rank 15 */
+#define LL_ADC_REG_RANK_16                 (ADC_SQR1_REGOFFSET | ADC_REG_RANK_16_SQRX_BITOFFSET_POS) /*!< ADC group regular sequencer rank 16 */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_INJ_TRIGGER_SOURCE  ADC group injected - Trigger source
+  * @{
+  */
+#define LL_ADC_INJ_TRIG_SOFTWARE           0x00000000UL                                                                                                     /*!< ADC group injected conversion trigger internal: SW start. */
+#define LL_ADC_INJ_TRIG_EXT_TIM1_CH4       (ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                                                                 /*!< ADC group injected conversion trigger from external IP: TIM1 channel 4 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
+#define LL_ADC_INJ_TRIG_EXT_TIM1_TRGO      (ADC_CR2_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                                             /*!< ADC group injected conversion trigger from external IP: TIM1 TRGO. Trigger edge set to rising edge (default setting). */
+#define LL_ADC_INJ_TRIG_EXT_TIM2_CH1       (ADC_CR2_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                                             /*!< ADC group injected conversion trigger from external IP: TIM2 channel 1 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
+#define LL_ADC_INJ_TRIG_EXT_TIM2_TRGO      (ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                         /*!< ADC group injected conversion trigger from external IP: TIM2 TRGO. Trigger edge set to rising edge (default setting). */
+#define LL_ADC_INJ_TRIG_EXT_TIM3_CH2       (ADC_CR2_JEXTSEL_2 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                                             /*!< ADC group injected conversion trigger from external IP: TIM3 channel 2 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
+#define LL_ADC_INJ_TRIG_EXT_TIM3_CH4       (ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                         /*!< ADC group injected conversion trigger from external IP: TIM3 channel 4 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
+#define LL_ADC_INJ_TRIG_EXT_TIM4_CH1       (ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                         /*!< ADC group injected conversion trigger from external IP: TIM4 channel 1 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
+#define LL_ADC_INJ_TRIG_EXT_TIM4_CH2       (ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                     /*!< ADC group injected conversion trigger from external IP: TIM4 channel 2 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
+#define LL_ADC_INJ_TRIG_EXT_TIM4_CH3       (ADC_CR2_JEXTSEL_3 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                                             /*!< ADC group injected conversion trigger from external IP: TIM4 channel 3 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
+#define LL_ADC_INJ_TRIG_EXT_TIM4_TRGO      (ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                         /*!< ADC group injected conversion trigger from external IP: TIM4 TRGO. Trigger edge set to rising edge (default setting). */
+#define LL_ADC_INJ_TRIG_EXT_TIM5_CH4       (ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                         /*!< ADC group injected conversion trigger from external IP: TIM5 channel 4 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
+#define LL_ADC_INJ_TRIG_EXT_TIM5_TRGO      (ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                     /*!< ADC group injected conversion trigger from external IP: TIM5 TRGO. Trigger edge set to rising edge (default setting). */
+#define LL_ADC_INJ_TRIG_EXT_TIM8_CH2       (ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_2 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                                         /*!< ADC group injected conversion trigger from external IP: TIM8 channel 2 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
+#define LL_ADC_INJ_TRIG_EXT_TIM8_CH3       (ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                     /*!< ADC group injected conversion trigger from external IP: TIM8 channel 3 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
+#define LL_ADC_INJ_TRIG_EXT_TIM8_CH4       (ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT)                     /*!< ADC group injected conversion trigger from external IP: TIM8 channel 4 event (capture compare: input capture or output capture). Trigger edge set to rising edge (default setting). */
+#define LL_ADC_INJ_TRIG_EXT_EXTI_LINE15    (ADC_CR2_JEXTSEL_3 | ADC_CR2_JEXTSEL_2 | ADC_CR2_JEXTSEL_1 | ADC_CR2_JEXTSEL_0 | ADC_INJ_TRIG_EXT_EDGE_DEFAULT) /*!< ADC group injected conversion trigger from external IP: external interrupt line 15. Trigger edge set to rising edge (default setting). */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_INJ_TRIGGER_EDGE  ADC group injected - Trigger edge
+  * @{
+  */
+#define LL_ADC_INJ_TRIG_EXT_RISING         (                   ADC_CR2_JEXTEN_0)   /*!< ADC group injected conversion trigger polarity set to rising edge */
+#define LL_ADC_INJ_TRIG_EXT_FALLING        (ADC_CR2_JEXTEN_1                   )   /*!< ADC group injected conversion trigger polarity set to falling edge */
+#define LL_ADC_INJ_TRIG_EXT_RISINGFALLING  (ADC_CR2_JEXTEN_1 | ADC_CR2_JEXTEN_0)   /*!< ADC group injected conversion trigger polarity set to both rising and falling edges */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_INJ_TRIG_AUTO  ADC group injected - Automatic trigger mode
+  * @{
+  */
+#define LL_ADC_INJ_TRIG_INDEPENDENT        0x00000000UL            /*!< ADC group injected conversion trigger independent. Setting mandatory if ADC group injected injected trigger source is set to an external trigger. */
+#define LL_ADC_INJ_TRIG_FROM_GRP_REGULAR   (ADC_CR1_JAUTO)        /*!< ADC group injected conversion trigger from ADC group regular. Setting compliant only with group injected trigger source set to SW start, without any further action on  ADC group injected conversion start or stop: in this case, ADC group injected is controlled only from ADC group regular. */
+/**
+  * @}
+  */
+
+
+/** @defgroup ADC_LL_EC_INJ_SEQ_SCAN_LENGTH  ADC group injected - Sequencer scan length
+  * @{
+  */
+#define LL_ADC_INJ_SEQ_SCAN_DISABLE        0x00000000UL                     /*!< ADC group injected sequencer disable (equivalent to sequencer of 1 rank: ADC conversion on only 1 channel) */
+#define LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS  (                ADC_JSQR_JL_0) /*!< ADC group injected sequencer enable with 2 ranks in the sequence */
+#define LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS  (ADC_JSQR_JL_1                ) /*!< ADC group injected sequencer enable with 3 ranks in the sequence */
+#define LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS  (ADC_JSQR_JL_1 | ADC_JSQR_JL_0) /*!< ADC group injected sequencer enable with 4 ranks in the sequence */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_INJ_SEQ_DISCONT_MODE  ADC group injected - Sequencer discontinuous mode
+  * @{
+  */
+#define LL_ADC_INJ_SEQ_DISCONT_DISABLE     0x00000000UL            /*!< ADC group injected sequencer discontinuous mode disable */
+#define LL_ADC_INJ_SEQ_DISCONT_1RANK       (ADC_CR1_JDISCEN)      /*!< ADC group injected sequencer discontinuous mode enable with sequence interruption every rank */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_INJ_SEQ_RANKS  ADC group injected - Sequencer ranks
+  * @{
+  */
+#define LL_ADC_INJ_RANK_1                  (ADC_JDR1_REGOFFSET | ADC_JOFR1_REGOFFSET | 0x00000001UL) /*!< ADC group injected sequencer rank 1 */
+#define LL_ADC_INJ_RANK_2                  (ADC_JDR2_REGOFFSET | ADC_JOFR2_REGOFFSET | 0x00000002UL) /*!< ADC group injected sequencer rank 2 */
+#define LL_ADC_INJ_RANK_3                  (ADC_JDR3_REGOFFSET | ADC_JOFR3_REGOFFSET | 0x00000003UL) /*!< ADC group injected sequencer rank 3 */
+#define LL_ADC_INJ_RANK_4                  (ADC_JDR4_REGOFFSET | ADC_JOFR4_REGOFFSET | 0x00000004UL) /*!< ADC group injected sequencer rank 4 */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_CHANNEL_SAMPLINGTIME  Channel - Sampling time
+  * @{
+  */
+#define LL_ADC_SAMPLINGTIME_3CYCLES        0x00000000UL                                              /*!< Sampling time 3 ADC clock cycles */
+#define LL_ADC_SAMPLINGTIME_15CYCLES       (ADC_SMPR1_SMP10_0)                                      /*!< Sampling time 15 ADC clock cycles */
+#define LL_ADC_SAMPLINGTIME_28CYCLES       (ADC_SMPR1_SMP10_1)                                      /*!< Sampling time 28 ADC clock cycles */
+#define LL_ADC_SAMPLINGTIME_56CYCLES       (ADC_SMPR1_SMP10_1 | ADC_SMPR1_SMP10_0)                  /*!< Sampling time 56 ADC clock cycles */
+#define LL_ADC_SAMPLINGTIME_84CYCLES       (ADC_SMPR1_SMP10_2)                                      /*!< Sampling time 84 ADC clock cycles */
+#define LL_ADC_SAMPLINGTIME_112CYCLES      (ADC_SMPR1_SMP10_2 | ADC_SMPR1_SMP10_0)                  /*!< Sampling time 112 ADC clock cycles */
+#define LL_ADC_SAMPLINGTIME_144CYCLES      (ADC_SMPR1_SMP10_2 | ADC_SMPR1_SMP10_1)                  /*!< Sampling time 144 ADC clock cycles */
+#define LL_ADC_SAMPLINGTIME_480CYCLES      (ADC_SMPR1_SMP10)                                        /*!< Sampling time 480 ADC clock cycles */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_AWD_NUMBER Analog watchdog - Analog watchdog number
+  * @{
+  */
+#define LL_ADC_AWD1                        (ADC_AWD_CR1_CHANNEL_MASK  | ADC_AWD_CR1_REGOFFSET) /*!< ADC analog watchdog number 1 */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_AWD_CHANNELS  Analog watchdog - Monitored channels
+  * @{
+  */
+#define LL_ADC_AWD_DISABLE                 0x00000000UL                                                                                   /*!< ADC analog watchdog monitoring disabled */
+#define LL_ADC_AWD_ALL_CHANNELS_REG        (                                                             ADC_CR1_AWDEN                 ) /*!< ADC analog watchdog monitoring of all channels, converted by group regular only */
+#define LL_ADC_AWD_ALL_CHANNELS_INJ        (                                            ADC_CR1_JAWDEN                                 ) /*!< ADC analog watchdog monitoring of all channels, converted by group injected only */
+#define LL_ADC_AWD_ALL_CHANNELS_REG_INJ    (                                            ADC_CR1_JAWDEN | ADC_CR1_AWDEN                 ) /*!< ADC analog watchdog monitoring of all channels, converted by either group regular or injected */
+#define LL_ADC_AWD_CHANNEL_0_REG           ((LL_ADC_CHANNEL_0  & ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN0, converted by group regular only */
+#define LL_ADC_AWD_CHANNEL_0_INJ           ((LL_ADC_CHANNEL_0  & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN0, converted by group injected only */
+#define LL_ADC_AWD_CHANNEL_0_REG_INJ       ((LL_ADC_CHANNEL_0  & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN0, converted by either group regular or injected */
+#define LL_ADC_AWD_CHANNEL_1_REG           ((LL_ADC_CHANNEL_1  & ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN1, converted by group regular only */
+#define LL_ADC_AWD_CHANNEL_1_INJ           ((LL_ADC_CHANNEL_1  & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN1, converted by group injected only */
+#define LL_ADC_AWD_CHANNEL_1_REG_INJ       ((LL_ADC_CHANNEL_1  & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN1, converted by either group regular or injected */
+#define LL_ADC_AWD_CHANNEL_2_REG           ((LL_ADC_CHANNEL_2  & ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN2, converted by group regular only */
+#define LL_ADC_AWD_CHANNEL_2_INJ           ((LL_ADC_CHANNEL_2  & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN2, converted by group injected only */
+#define LL_ADC_AWD_CHANNEL_2_REG_INJ       ((LL_ADC_CHANNEL_2  & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN2, converted by either group regular or injected */
+#define LL_ADC_AWD_CHANNEL_3_REG           ((LL_ADC_CHANNEL_3  & ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN3, converted by group regular only */
+#define LL_ADC_AWD_CHANNEL_3_INJ           ((LL_ADC_CHANNEL_3  & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN3, converted by group injected only */
+#define LL_ADC_AWD_CHANNEL_3_REG_INJ       ((LL_ADC_CHANNEL_3  & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN3, converted by either group regular or injected */
+#define LL_ADC_AWD_CHANNEL_4_REG           ((LL_ADC_CHANNEL_4  & ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN4, converted by group regular only */
+#define LL_ADC_AWD_CHANNEL_4_INJ           ((LL_ADC_CHANNEL_4  & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN4, converted by group injected only */
+#define LL_ADC_AWD_CHANNEL_4_REG_INJ       ((LL_ADC_CHANNEL_4  & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN4, converted by either group regular or injected */
+#define LL_ADC_AWD_CHANNEL_5_REG           ((LL_ADC_CHANNEL_5  & ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN5, converted by group regular only */
+#define LL_ADC_AWD_CHANNEL_5_INJ           ((LL_ADC_CHANNEL_5  & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN5, converted by group injected only */
+#define LL_ADC_AWD_CHANNEL_5_REG_INJ       ((LL_ADC_CHANNEL_5  & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN5, converted by either group regular or injected */
+#define LL_ADC_AWD_CHANNEL_6_REG           ((LL_ADC_CHANNEL_6  & ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN6, converted by group regular only */
+#define LL_ADC_AWD_CHANNEL_6_INJ           ((LL_ADC_CHANNEL_6  & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN6, converted by group injected only */
+#define LL_ADC_AWD_CHANNEL_6_REG_INJ       ((LL_ADC_CHANNEL_6  & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN6, converted by either group regular or injected */
+#define LL_ADC_AWD_CHANNEL_7_REG           ((LL_ADC_CHANNEL_7  & ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN7, converted by group regular only */
+#define LL_ADC_AWD_CHANNEL_7_INJ           ((LL_ADC_CHANNEL_7  & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN7, converted by group injected only */
+#define LL_ADC_AWD_CHANNEL_7_REG_INJ       ((LL_ADC_CHANNEL_7  & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN7, converted by either group regular or injected */
+#define LL_ADC_AWD_CHANNEL_8_REG           ((LL_ADC_CHANNEL_8  & ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN8, converted by group regular only */
+#define LL_ADC_AWD_CHANNEL_8_INJ           ((LL_ADC_CHANNEL_8  & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN8, converted by group injected only */
+#define LL_ADC_AWD_CHANNEL_8_REG_INJ       ((LL_ADC_CHANNEL_8  & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN8, converted by either group regular or injected */
+#define LL_ADC_AWD_CHANNEL_9_REG           ((LL_ADC_CHANNEL_9  & ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN9, converted by group regular only */
+#define LL_ADC_AWD_CHANNEL_9_INJ           ((LL_ADC_CHANNEL_9  & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN9, converted by group injected only */
+#define LL_ADC_AWD_CHANNEL_9_REG_INJ       ((LL_ADC_CHANNEL_9  & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN9, converted by either group regular or injected */
+#define LL_ADC_AWD_CHANNEL_10_REG          ((LL_ADC_CHANNEL_10 & ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN10, converted by group regular only */
+#define LL_ADC_AWD_CHANNEL_10_INJ          ((LL_ADC_CHANNEL_10 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN10, converted by group injected only */
+#define LL_ADC_AWD_CHANNEL_10_REG_INJ      ((LL_ADC_CHANNEL_10 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN10, converted by either group regular or injected */
+#define LL_ADC_AWD_CHANNEL_11_REG          ((LL_ADC_CHANNEL_11 & ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN11, converted by group regular only */
+#define LL_ADC_AWD_CHANNEL_11_INJ          ((LL_ADC_CHANNEL_11 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN11, converted by group injected only */
+#define LL_ADC_AWD_CHANNEL_11_REG_INJ      ((LL_ADC_CHANNEL_11 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN11, converted by either group regular or injected */
+#define LL_ADC_AWD_CHANNEL_12_REG          ((LL_ADC_CHANNEL_12 & ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN12, converted by group regular only */
+#define LL_ADC_AWD_CHANNEL_12_INJ          ((LL_ADC_CHANNEL_12 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN12, converted by group injected only */
+#define LL_ADC_AWD_CHANNEL_12_REG_INJ      ((LL_ADC_CHANNEL_12 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN12, converted by either group regular or injected */
+#define LL_ADC_AWD_CHANNEL_13_REG          ((LL_ADC_CHANNEL_13 & ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN13, converted by group regular only */
+#define LL_ADC_AWD_CHANNEL_13_INJ          ((LL_ADC_CHANNEL_13 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN13, converted by group injected only */
+#define LL_ADC_AWD_CHANNEL_13_REG_INJ      ((LL_ADC_CHANNEL_13 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN13, converted by either group regular or injected */
+#define LL_ADC_AWD_CHANNEL_14_REG          ((LL_ADC_CHANNEL_14 & ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN14, converted by group regular only */
+#define LL_ADC_AWD_CHANNEL_14_INJ          ((LL_ADC_CHANNEL_14 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN14, converted by group injected only */
+#define LL_ADC_AWD_CHANNEL_14_REG_INJ      ((LL_ADC_CHANNEL_14 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN14, converted by either group regular or injected */
+#define LL_ADC_AWD_CHANNEL_15_REG          ((LL_ADC_CHANNEL_15 & ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN15, converted by group regular only */
+#define LL_ADC_AWD_CHANNEL_15_INJ          ((LL_ADC_CHANNEL_15 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN15, converted by group injected only */
+#define LL_ADC_AWD_CHANNEL_15_REG_INJ      ((LL_ADC_CHANNEL_15 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN15, converted by either group regular or injected */
+#define LL_ADC_AWD_CHANNEL_16_REG          ((LL_ADC_CHANNEL_16 & ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN16, converted by group regular only */
+#define LL_ADC_AWD_CHANNEL_16_INJ          ((LL_ADC_CHANNEL_16 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN16, converted by group injected only */
+#define LL_ADC_AWD_CHANNEL_16_REG_INJ      ((LL_ADC_CHANNEL_16 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN16, converted by either group regular or injected */
+#define LL_ADC_AWD_CHANNEL_17_REG          ((LL_ADC_CHANNEL_17 & ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN17, converted by group regular only */
+#define LL_ADC_AWD_CHANNEL_17_INJ          ((LL_ADC_CHANNEL_17 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN17, converted by group injected only */
+#define LL_ADC_AWD_CHANNEL_17_REG_INJ      ((LL_ADC_CHANNEL_17 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN17, converted by either group regular or injected */
+#define LL_ADC_AWD_CHANNEL_18_REG          ((LL_ADC_CHANNEL_18 & ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN18, converted by group regular only */
+#define LL_ADC_AWD_CHANNEL_18_INJ          ((LL_ADC_CHANNEL_18 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN18, converted by group injected only */
+#define LL_ADC_AWD_CHANNEL_18_REG_INJ      ((LL_ADC_CHANNEL_18 & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC external channel (channel connected to GPIO pin) ADCx_IN18, converted by either group regular or injected */
+#define LL_ADC_AWD_CH_VREFINT_REG          ((LL_ADC_CHANNEL_VREFINT    & ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC internal channel connected to VrefInt: Internal voltage reference, converted by group regular only */
+#define LL_ADC_AWD_CH_VREFINT_INJ          ((LL_ADC_CHANNEL_VREFINT    & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC internal channel connected to VrefInt: Internal voltage reference, converted by group injected only */
+#define LL_ADC_AWD_CH_VREFINT_REG_INJ      ((LL_ADC_CHANNEL_VREFINT    & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC internal channel connected to VrefInt: Internal voltage reference, converted by either group regular or injected */
+#define LL_ADC_AWD_CH_VBAT_REG             ((LL_ADC_CHANNEL_VBAT       & ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC internal channel connected to Vbat/3: Vbat voltage through a divider ladder of factor 1/3 to have Vbat always below Vdda, converted by group regular only */
+#define LL_ADC_AWD_CH_VBAT_INJ             ((LL_ADC_CHANNEL_VBAT       & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC internal channel connected to Vbat/3: Vbat voltage through a divider ladder of factor 1/3 to have Vbat always below Vdda, converted by group injected only */
+#define LL_ADC_AWD_CH_VBAT_REG_INJ         ((LL_ADC_CHANNEL_VBAT       & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC internal channel connected to Vbat/3: Vbat voltage through a divider ladder of factor 1/3 to have Vbat always below Vdda */
+#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F405xx) || defined(STM32F407xx) || defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F415xx) || defined(STM32F417xx)
+#define LL_ADC_AWD_CH_TEMPSENSOR_REG       ((LL_ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC internal channel connected to Temperature sensor, converted by group regular only */
+#define LL_ADC_AWD_CH_TEMPSENSOR_INJ       ((LL_ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC internal channel connected to Temperature sensor, converted by group injected only */
+#define LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ   ((LL_ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC internal channel connected to Temperature sensor, converted by either group regular or injected */
+#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F401xC || STM32F401xE || STM32F410xx */
+#if defined(STM32F411xE) || defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || defined(STM32F423xx) || defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
+#define LL_ADC_AWD_CH_TEMPSENSOR_REG       ((LL_ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_ID_MASK)                  | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC internal channel connected to Temperature sensor, converted by group regular only. This internal channel is shared between temperature sensor and Vbat, only 1 measurement path must be enabled. */
+#define LL_ADC_AWD_CH_TEMPSENSOR_INJ       ((LL_ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN                 | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC internal channel connected to Temperature sensor, converted by group injected only. This internal channel is shared between temperature sensor and Vbat, only 1 measurement path must be enabled. */
+#define LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ   ((LL_ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL) /*!< ADC analog watchdog monitoring of ADC internal channel connected to Temperature sensor, converted by either group regular or injected. This internal channel is shared between temperature sensor and Vbat, only 1 measurement path must be enabled. */
+#endif /* STM32F411xE || STM32F412Cx || STM32F412Rx || STM32F412Vx || STM32F412Zx || STM32F413xx || STM32F423xx || STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_AWD_THRESHOLDS  Analog watchdog - Thresholds
+  * @{
+  */
+#define LL_ADC_AWD_THRESHOLD_HIGH          (ADC_AWD_TR1_HIGH_REGOFFSET) /*!< ADC analog watchdog threshold high */
+#define LL_ADC_AWD_THRESHOLD_LOW           (ADC_AWD_TR1_LOW_REGOFFSET)  /*!< ADC analog watchdog threshold low */
+/**
+  * @}
+  */
+
+#if defined(ADC_MULTIMODE_SUPPORT)
+/** @defgroup ADC_LL_EC_MULTI_MODE  Multimode - Mode
+  * @{
+  */
+#define LL_ADC_MULTI_INDEPENDENT           0x00000000UL                                                             /*!< ADC dual mode disabled (ADC independent mode) */
+#define LL_ADC_MULTI_DUAL_REG_SIMULT       (                  ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1                  ) /*!< ADC dual mode enabled: group regular simultaneous */
+#define LL_ADC_MULTI_DUAL_REG_INTERL       (                  ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1 | ADC_CCR_MULTI_0) /*!< ADC dual mode enabled: Combined group regular interleaved */
+#define LL_ADC_MULTI_DUAL_INJ_SIMULT       (                  ADC_CCR_MULTI_2                   | ADC_CCR_MULTI_0) /*!< ADC dual mode enabled: group injected simultaneous */
+#define LL_ADC_MULTI_DUAL_INJ_ALTERN       (ADC_CCR_MULTI_3                                     | ADC_CCR_MULTI_0) /*!< ADC dual mode enabled: group injected alternate trigger. Works only with external triggers (not internal SW start) */
+#define LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM  (                                                      ADC_CCR_MULTI_0) /*!< ADC dual mode enabled: Combined group regular simultaneous + group injected simultaneous */
+#define LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT  (                                    ADC_CCR_MULTI_1                  ) /*!< ADC dual mode enabled: Combined group regular simultaneous + group injected alternate trigger */
+#define LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM  (                                    ADC_CCR_MULTI_1 | ADC_CCR_MULTI_0) /*!< ADC dual mode enabled: Combined group regular interleaved + group injected simultaneous */
+#if defined(ADC3)
+#define LL_ADC_MULTI_TRIPLE_REG_SIM_INJ_SIM  (ADC_CCR_MULTI_4                                                       | ADC_CCR_MULTI_0) /*!< ADC triple mode enabled: Combined group regular simultaneous + group injected simultaneous */
+#define LL_ADC_MULTI_TRIPLE_REG_SIM_INJ_ALT  (ADC_CCR_MULTI_4                                     | ADC_CCR_MULTI_1                  ) /*!< ADC triple mode enabled: Combined group regular simultaneous + group injected alternate trigger */
+#define LL_ADC_MULTI_TRIPLE_INJ_SIMULT       (ADC_CCR_MULTI_4                   | ADC_CCR_MULTI_2                   | ADC_CCR_MULTI_0) /*!< ADC triple mode enabled: group injected simultaneous */
+#define LL_ADC_MULTI_TRIPLE_REG_SIMULT       (ADC_CCR_MULTI_4                   | ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1                  ) /*!< ADC triple mode enabled: group regular simultaneous */
+#define LL_ADC_MULTI_TRIPLE_REG_INTERL       (ADC_CCR_MULTI_4                   | ADC_CCR_MULTI_2 | ADC_CCR_MULTI_1 | ADC_CCR_MULTI_0) /*!< ADC triple mode enabled: Combined group regular interleaved */
+#define LL_ADC_MULTI_TRIPLE_INJ_ALTERN       (ADC_CCR_MULTI_4                                                       | ADC_CCR_MULTI_0) /*!< ADC triple mode enabled: group injected alternate trigger. Works only with external triggers (not internal SW start) */
+#endif
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_MULTI_DMA_TRANSFER  Multimode - DMA transfer
+  * @{
+  */
+#define LL_ADC_MULTI_REG_DMA_EACH_ADC        0x00000000UL                                   /*!< ADC multimode group regular conversions are transferred by DMA: each ADC uses its own DMA channel, with its individual DMA transfer settings */
+#define LL_ADC_MULTI_REG_DMA_LIMIT_1         (                              ADC_CCR_DMA_0) /*!< ADC multimode group regular conversions are transferred by DMA, one DMA channel for all ADC instances (DMA of ADC master), in limited mode (one shot mode): DMA transfer requests are stopped when number of DMA data transfers (number of ADC conversions) is reached. This ADC mode is intended to be used with DMA mode non-circular. Setting of DMA mode 1: 2 or 3 (dual or triple mode) half-words one by one, ADC1 then ADC2 then ADC3. */
+#define LL_ADC_MULTI_REG_DMA_LIMIT_2         (              ADC_CCR_DMA_1                ) /*!< ADC multimode group regular conversions are transferred by DMA, one DMA channel for all ADC instances (DMA of ADC master), in limited mode (one shot mode): DMA transfer requests are stopped when number of DMA data transfers (number of ADC conversions) is reached. This ADC mode is intended to be used with DMA mode non-circular. Setting of DMA mode 2: 2 or 3 (dual or triple mode) half-words one by one, ADC2&1 then ADC1&3 then ADC3&2. */
+#define LL_ADC_MULTI_REG_DMA_LIMIT_3         (              ADC_CCR_DMA_1 | ADC_CCR_DMA_0) /*!< ADC multimode group regular conversions are transferred by DMA, one DMA channel for all ADC instances (DMA of ADC master), in limited mode (one shot mode): DMA transfer requests are stopped when number of DMA data transfers (number of ADC conversions) is reached. This ADC mode is intended to be used with DMA mode non-circular. Setting of DMA mode 3: 2 or 3 (dual or triple mode) bytes one by one, ADC2&1 then ADC1&3 then ADC3&2. */
+#define LL_ADC_MULTI_REG_DMA_UNLMT_1         (ADC_CCR_DDS |                 ADC_CCR_DMA_0) /*!< ADC multimode group regular conversions are transferred by DMA, one DMA channel for all ADC instances (DMA of ADC master), in unlimited mode: DMA transfer requests are unlimited, whatever number of DMA data transferred (number of ADC conversions) is reached. This ADC mode is intended to be used with DMA mode non-circular. Setting of DMA mode 1: 2 or 3 (dual or triple mode) half-words one by one, ADC1 then ADC2 then ADC3. */
+#define LL_ADC_MULTI_REG_DMA_UNLMT_2         (ADC_CCR_DDS | ADC_CCR_DMA_1                ) /*!< ADC multimode group regular conversions are transferred by DMA, one DMA channel for all ADC instances (DMA of ADC master), in unlimited mode: DMA transfer requests are unlimited, whatever number of DMA data transferred (number of ADC conversions) is reached. This ADC mode is intended to be used with DMA mode non-circular. Setting of DMA mode 2: 2 or 3 (dual or triple mode) half-words by pairs, ADC2&1 then ADC1&3 then ADC3&2. */
+#define LL_ADC_MULTI_REG_DMA_UNLMT_3         (ADC_CCR_DDS | ADC_CCR_DMA_1 | ADC_CCR_DMA_0) /*!< ADC multimode group regular conversions are transferred by DMA, one DMA channel for all ADC instances (DMA of ADC master), in unlimited mode: DMA transfer requests are unlimited, whatever number of DMA data transferred (number of ADC conversions) is reached. This ADC mode is intended to be used with DMA mode non-circular. Setting of DMA mode 3: 2 or 3 (dual or triple mode) bytes one by one, ADC2&1 then ADC1&3 then ADC3&2. */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_MULTI_TWOSMP_DELAY  Multimode - Delay between two sampling phases
+  * @{
+  */
+#define LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES  0x00000000UL                                                             /*!< ADC multimode delay between two sampling phases: 5 ADC clock cycles*/
+#define LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES  (                                                      ADC_CCR_DELAY_0) /*!< ADC multimode delay between two sampling phases: 6 ADC clock cycles */
+#define LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES  (                                    ADC_CCR_DELAY_1                  ) /*!< ADC multimode delay between two sampling phases: 7 ADC clock cycles */
+#define LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES  (                                    ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0) /*!< ADC multimode delay between two sampling phases: 8 ADC clock cycles */
+#define LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES  (                  ADC_CCR_DELAY_2                                    ) /*!< ADC multimode delay between two sampling phases: 9 ADC clock cycles */
+#define LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES (                  ADC_CCR_DELAY_2                   | ADC_CCR_DELAY_0) /*!< ADC multimode delay between two sampling phases: 10 ADC clock cycles */
+#define LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES (                  ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1                  ) /*!< ADC multimode delay between two sampling phases: 11 ADC clock cycles */
+#define LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES (                  ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0) /*!< ADC multimode delay between two sampling phases: 12 ADC clock cycles */
+#define LL_ADC_MULTI_TWOSMP_DELAY_13CYCLES (ADC_CCR_DELAY_3                                                      ) /*!< ADC multimode delay between two sampling phases: 13 ADC clock cycles */
+#define LL_ADC_MULTI_TWOSMP_DELAY_14CYCLES (ADC_CCR_DELAY_3                                     | ADC_CCR_DELAY_0) /*!< ADC multimode delay between two sampling phases: 14 ADC clock cycles */
+#define LL_ADC_MULTI_TWOSMP_DELAY_15CYCLES (ADC_CCR_DELAY_3                   | ADC_CCR_DELAY_1                  ) /*!< ADC multimode delay between two sampling phases: 15 ADC clock cycles */
+#define LL_ADC_MULTI_TWOSMP_DELAY_16CYCLES (ADC_CCR_DELAY_3                   | ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0) /*!< ADC multimode delay between two sampling phases: 16 ADC clock cycles */
+#define LL_ADC_MULTI_TWOSMP_DELAY_17CYCLES (ADC_CCR_DELAY_3 | ADC_CCR_DELAY_2                                    ) /*!< ADC multimode delay between two sampling phases: 17 ADC clock cycles */
+#define LL_ADC_MULTI_TWOSMP_DELAY_18CYCLES (ADC_CCR_DELAY_3 | ADC_CCR_DELAY_2                   | ADC_CCR_DELAY_0) /*!< ADC multimode delay between two sampling phases: 18 ADC clock cycles */
+#define LL_ADC_MULTI_TWOSMP_DELAY_19CYCLES (ADC_CCR_DELAY_3 | ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1                  ) /*!< ADC multimode delay between two sampling phases: 19 ADC clock cycles */
+#define LL_ADC_MULTI_TWOSMP_DELAY_20CYCLES (ADC_CCR_DELAY_3 | ADC_CCR_DELAY_2 | ADC_CCR_DELAY_1 | ADC_CCR_DELAY_0) /*!< ADC multimode delay between two sampling phases: 20 ADC clock cycles */
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EC_MULTI_MASTER_SLAVE  Multimode - ADC master or slave
+  * @{
+  */
+#define LL_ADC_MULTI_MASTER                (                    ADC_CDR_RDATA_MST) /*!< In multimode, selection among several ADC instances: ADC master */
+#define LL_ADC_MULTI_SLAVE                 (ADC_CDR_RDATA_SLV                    ) /*!< In multimode, selection among several ADC instances: ADC slave */
+#define LL_ADC_MULTI_MASTER_SLAVE          (ADC_CDR_RDATA_SLV | ADC_CDR_RDATA_MST) /*!< In multimode, selection among several ADC instances: both ADC master and ADC slave */
+/**
+  * @}
+  */
+
+#endif /* ADC_MULTIMODE_SUPPORT */
+
+
+/** @defgroup ADC_LL_EC_HW_DELAYS  Definitions of ADC hardware constraints delays
+  * @note   Only ADC IP HW delays are defined in ADC LL driver driver,
+  *         not timeout values.
+  *         For details on delays values, refer to descriptions in source code
+  *         above each literal definition.
+  * @{
+  */
+
+/* Note: Only ADC IP HW delays are defined in ADC LL driver driver,           */
+/*       not timeout values.                                                  */
+/*       Timeout values for ADC operations are dependent to device clock      */
+/*       configuration (system clock versus ADC clock),                       */
+/*       and therefore must be defined in user application.                   */
+/*       Indications for estimation of ADC timeout delays, for this           */
+/*       STM32 series:                                                        */
+/*       - ADC enable time: maximum delay is 2us                              */
+/*         (refer to device datasheet, parameter "tSTAB")                     */
+/*       - ADC conversion time: duration depending on ADC clock and ADC       */
+/*         configuration.                                                     */
+/*         (refer to device reference manual, section "Timing")               */
+
+/* Delay for internal voltage reference stabilization time.                   */
+/* Delay set to maximum value (refer to device datasheet,                     */
+/* parameter "tSTART").                                                       */
+/* Unit: us                                                                   */
+#define LL_ADC_DELAY_VREFINT_STAB_US       (  10UL)  /*!< Delay for internal voltage reference stabilization time */
+
+/* Delay for temperature sensor stabilization time.                           */
+/* Literal set to maximum value (refer to device datasheet,                   */
+/* parameter "tSTART").                                                       */
+/* Unit: us                                                                   */
+#define LL_ADC_DELAY_TEMPSENSOR_STAB_US    (  10UL)  /*!< Delay for internal voltage reference stabilization time */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup ADC_LL_Exported_Macros ADC Exported Macros
+  * @{
+  */
+
+/** @defgroup ADC_LL_EM_WRITE_READ Common write and read registers Macros
+  * @{
+  */
+
+/**
+  * @brief  Write a value in ADC register
+  * @param  __INSTANCE__ ADC Instance
+  * @param  __REG__ Register to be written
+  * @param  __VALUE__ Value to be written in the register
+  * @retval None
+  */
+#define LL_ADC_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
+
+/**
+  * @brief  Read a value in ADC register
+  * @param  __INSTANCE__ ADC Instance
+  * @param  __REG__ Register to be read
+  * @retval Register value
+  */
+#define LL_ADC_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EM_HELPER_MACRO ADC helper macro
+  * @{
+  */
+
+/**
+  * @brief  Helper macro to get ADC channel number in decimal format
+  *         from literals LL_ADC_CHANNEL_x.
+  * @note   Example:
+  *           __LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_CHANNEL_4)
+  *           will return decimal number "4".
+  * @note   The input can be a value from functions where a channel
+  *         number is returned, either defined with number
+  *         or with bitfield (only one bit must be set).
+  * @param  __CHANNEL__ This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_CHANNEL_0
+  *         @arg @ref LL_ADC_CHANNEL_1
+  *         @arg @ref LL_ADC_CHANNEL_2
+  *         @arg @ref LL_ADC_CHANNEL_3
+  *         @arg @ref LL_ADC_CHANNEL_4
+  *         @arg @ref LL_ADC_CHANNEL_5
+  *         @arg @ref LL_ADC_CHANNEL_6
+  *         @arg @ref LL_ADC_CHANNEL_7
+  *         @arg @ref LL_ADC_CHANNEL_8
+  *         @arg @ref LL_ADC_CHANNEL_9
+  *         @arg @ref LL_ADC_CHANNEL_10
+  *         @arg @ref LL_ADC_CHANNEL_11
+  *         @arg @ref LL_ADC_CHANNEL_12
+  *         @arg @ref LL_ADC_CHANNEL_13
+  *         @arg @ref LL_ADC_CHANNEL_14
+  *         @arg @ref LL_ADC_CHANNEL_15
+  *         @arg @ref LL_ADC_CHANNEL_16
+  *         @arg @ref LL_ADC_CHANNEL_17
+  *         @arg @ref LL_ADC_CHANNEL_18
+  *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
+  *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)(2)
+  *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
+  *
+  *         (1) On STM32F4, parameter available only on ADC instance: ADC1.\n
+  *         (2) On devices STM32F42x and STM32F43x, limitation: this internal channel is shared between temperature sensor and Vbat, only 1 measurement path must be enabled.
+  * @retval Value between Min_Data=0 and Max_Data=18
+  */
+#define __LL_ADC_CHANNEL_TO_DECIMAL_NB(__CHANNEL__)                                        \
+  (((__CHANNEL__) & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
+
+/**
+  * @brief  Helper macro to get ADC channel in literal format LL_ADC_CHANNEL_x
+  *         from number in decimal format.
+  * @note   Example:
+  *           __LL_ADC_DECIMAL_NB_TO_CHANNEL(4)
+  *           will return a data equivalent to "LL_ADC_CHANNEL_4".
+  * @param  __DECIMAL_NB__ Value between Min_Data=0 and Max_Data=18
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_CHANNEL_0
+  *         @arg @ref LL_ADC_CHANNEL_1
+  *         @arg @ref LL_ADC_CHANNEL_2
+  *         @arg @ref LL_ADC_CHANNEL_3
+  *         @arg @ref LL_ADC_CHANNEL_4
+  *         @arg @ref LL_ADC_CHANNEL_5
+  *         @arg @ref LL_ADC_CHANNEL_6
+  *         @arg @ref LL_ADC_CHANNEL_7
+  *         @arg @ref LL_ADC_CHANNEL_8
+  *         @arg @ref LL_ADC_CHANNEL_9
+  *         @arg @ref LL_ADC_CHANNEL_10
+  *         @arg @ref LL_ADC_CHANNEL_11
+  *         @arg @ref LL_ADC_CHANNEL_12
+  *         @arg @ref LL_ADC_CHANNEL_13
+  *         @arg @ref LL_ADC_CHANNEL_14
+  *         @arg @ref LL_ADC_CHANNEL_15
+  *         @arg @ref LL_ADC_CHANNEL_16
+  *         @arg @ref LL_ADC_CHANNEL_17
+  *         @arg @ref LL_ADC_CHANNEL_18
+  *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
+  *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)(2)
+  *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
+  *
+  *         (1) On STM32F4, parameter available only on ADC instance: ADC1.\n
+  *         (2) On devices STM32F42x and STM32F43x, limitation: this internal channel is shared between temperature sensor and Vbat, only 1 measurement path must be enabled.\n
+  *         (1) For ADC channel read back from ADC register,
+  *             comparison with internal channel parameter to be done
+  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
+  */
+#define __LL_ADC_DECIMAL_NB_TO_CHANNEL(__DECIMAL_NB__)                                                          \
+  (((__DECIMAL_NB__) <= 9UL)                                                                                     \
+    ? (                                                                                                         \
+       ((__DECIMAL_NB__) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)                                       |        \
+       (ADC_SMPR2_REGOFFSET | (((uint32_t) (3UL * (__DECIMAL_NB__))) << ADC_CHANNEL_SMPx_BITOFFSET_POS))         \
+      )                                                                                                         \
+      :                                                                                                         \
+      (                                                                                                         \
+       ((__DECIMAL_NB__) << ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)                                              | \
+       (ADC_SMPR1_REGOFFSET | (((uint32_t) (3UL * ((__DECIMAL_NB__) - 10UL))) << ADC_CHANNEL_SMPx_BITOFFSET_POS)) \
+      )                                                                                                         \
+  )
+
+/**
+  * @brief  Helper macro to determine whether the selected channel
+  *         corresponds to literal definitions of driver.
+  * @note   The different literal definitions of ADC channels are:
+  *         - ADC internal channel:
+  *           LL_ADC_CHANNEL_VREFINT, LL_ADC_CHANNEL_TEMPSENSOR, ...
+  *         - ADC external channel (channel connected to a GPIO pin):
+  *           LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...
+  * @note   The channel parameter must be a value defined from literal
+  *         definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT,
+  *         LL_ADC_CHANNEL_TEMPSENSOR, ...),
+  *         ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...),
+  *         must not be a value from functions where a channel number is
+  *         returned from ADC registers,
+  *         because internal and external channels share the same channel
+  *         number in ADC registers. The differentiation is made only with
+  *         parameters definitions of driver.
+  * @param  __CHANNEL__ This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_CHANNEL_0
+  *         @arg @ref LL_ADC_CHANNEL_1
+  *         @arg @ref LL_ADC_CHANNEL_2
+  *         @arg @ref LL_ADC_CHANNEL_3
+  *         @arg @ref LL_ADC_CHANNEL_4
+  *         @arg @ref LL_ADC_CHANNEL_5
+  *         @arg @ref LL_ADC_CHANNEL_6
+  *         @arg @ref LL_ADC_CHANNEL_7
+  *         @arg @ref LL_ADC_CHANNEL_8
+  *         @arg @ref LL_ADC_CHANNEL_9
+  *         @arg @ref LL_ADC_CHANNEL_10
+  *         @arg @ref LL_ADC_CHANNEL_11
+  *         @arg @ref LL_ADC_CHANNEL_12
+  *         @arg @ref LL_ADC_CHANNEL_13
+  *         @arg @ref LL_ADC_CHANNEL_14
+  *         @arg @ref LL_ADC_CHANNEL_15
+  *         @arg @ref LL_ADC_CHANNEL_16
+  *         @arg @ref LL_ADC_CHANNEL_17
+  *         @arg @ref LL_ADC_CHANNEL_18
+  *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
+  *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)(2)
+  *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
+  *
+  *         (1) On STM32F4, parameter available only on ADC instance: ADC1.\n
+  *         (2) On devices STM32F42x and STM32F43x, limitation: this internal channel is shared between temperature sensor and Vbat, only 1 measurement path must be enabled.
+  * @retval Value "0" if the channel corresponds to a parameter definition of a ADC external channel (channel connected to a GPIO pin).
+  *         Value "1" if the channel corresponds to a parameter definition of a ADC internal channel.
+  */
+#define __LL_ADC_IS_CHANNEL_INTERNAL(__CHANNEL__)                              \
+  (((__CHANNEL__) & ADC_CHANNEL_ID_INTERNAL_CH_MASK) != 0UL)
+
+/**
+  * @brief  Helper macro to convert a channel defined from parameter
+  *         definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT,
+  *         LL_ADC_CHANNEL_TEMPSENSOR, ...),
+  *         to its equivalent parameter definition of a ADC external channel
+  *         (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...).
+  * @note   The channel parameter can be, additionally to a value
+  *         defined from parameter definition of a ADC internal channel
+  *         (LL_ADC_CHANNEL_VREFINT, LL_ADC_CHANNEL_TEMPSENSOR, ...),
+  *         a value defined from parameter definition of
+  *         ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...)
+  *         or a value from functions where a channel number is returned
+  *         from ADC registers.
+  * @param  __CHANNEL__ This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_CHANNEL_0
+  *         @arg @ref LL_ADC_CHANNEL_1
+  *         @arg @ref LL_ADC_CHANNEL_2
+  *         @arg @ref LL_ADC_CHANNEL_3
+  *         @arg @ref LL_ADC_CHANNEL_4
+  *         @arg @ref LL_ADC_CHANNEL_5
+  *         @arg @ref LL_ADC_CHANNEL_6
+  *         @arg @ref LL_ADC_CHANNEL_7
+  *         @arg @ref LL_ADC_CHANNEL_8
+  *         @arg @ref LL_ADC_CHANNEL_9
+  *         @arg @ref LL_ADC_CHANNEL_10
+  *         @arg @ref LL_ADC_CHANNEL_11
+  *         @arg @ref LL_ADC_CHANNEL_12
+  *         @arg @ref LL_ADC_CHANNEL_13
+  *         @arg @ref LL_ADC_CHANNEL_14
+  *         @arg @ref LL_ADC_CHANNEL_15
+  *         @arg @ref LL_ADC_CHANNEL_16
+  *         @arg @ref LL_ADC_CHANNEL_17
+  *         @arg @ref LL_ADC_CHANNEL_18
+  *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
+  *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)(2)
+  *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
+  *
+  *         (1) On STM32F4, parameter available only on ADC instance: ADC1.\n
+  *         (2) On devices STM32F42x and STM32F43x, limitation: this internal channel is shared between temperature sensor and Vbat, only 1 measurement path must be enabled.
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_CHANNEL_0
+  *         @arg @ref LL_ADC_CHANNEL_1
+  *         @arg @ref LL_ADC_CHANNEL_2
+  *         @arg @ref LL_ADC_CHANNEL_3
+  *         @arg @ref LL_ADC_CHANNEL_4
+  *         @arg @ref LL_ADC_CHANNEL_5
+  *         @arg @ref LL_ADC_CHANNEL_6
+  *         @arg @ref LL_ADC_CHANNEL_7
+  *         @arg @ref LL_ADC_CHANNEL_8
+  *         @arg @ref LL_ADC_CHANNEL_9
+  *         @arg @ref LL_ADC_CHANNEL_10
+  *         @arg @ref LL_ADC_CHANNEL_11
+  *         @arg @ref LL_ADC_CHANNEL_12
+  *         @arg @ref LL_ADC_CHANNEL_13
+  *         @arg @ref LL_ADC_CHANNEL_14
+  *         @arg @ref LL_ADC_CHANNEL_15
+  *         @arg @ref LL_ADC_CHANNEL_16
+  *         @arg @ref LL_ADC_CHANNEL_17
+  *         @arg @ref LL_ADC_CHANNEL_18
+  */
+#define __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL(__CHANNEL__)                     \
+  ((__CHANNEL__) & ~ADC_CHANNEL_ID_INTERNAL_CH_MASK)
+
+/**
+  * @brief  Helper macro to determine whether the internal channel
+  *         selected is available on the ADC instance selected.
+  * @note   The channel parameter must be a value defined from parameter
+  *         definition of a ADC internal channel (LL_ADC_CHANNEL_VREFINT,
+  *         LL_ADC_CHANNEL_TEMPSENSOR, ...),
+  *         must not be a value defined from parameter definition of
+  *         ADC external channel (LL_ADC_CHANNEL_1, LL_ADC_CHANNEL_2, ...)
+  *         or a value from functions where a channel number is
+  *         returned from ADC registers,
+  *         because internal and external channels share the same channel
+  *         number in ADC registers. The differentiation is made only with
+  *         parameters definitions of driver.
+  * @param  __ADC_INSTANCE__ ADC instance
+  * @param  __CHANNEL__ This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
+  *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)(2)
+  *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
+  *
+  *         (1) On STM32F4, parameter available only on ADC instance: ADC1.
+  *         (2) On devices STM32F42x and STM32F43x, limitation: this internal channel is shared between temperature sensor and Vbat, only 1 measurement path must be enabled.
+  * @retval Value "0" if the internal channel selected is not available on the ADC instance selected.
+  *         Value "1" if the internal channel selected is available on the ADC instance selected.
+  */
+#define __LL_ADC_IS_CHANNEL_INTERNAL_AVAILABLE(__ADC_INSTANCE__, __CHANNEL__)  \
+  (                                                                            \
+   ((__CHANNEL__) == LL_ADC_CHANNEL_VREFINT)    ||                             \
+   ((__CHANNEL__) == LL_ADC_CHANNEL_TEMPSENSOR) ||                             \
+   ((__CHANNEL__) == LL_ADC_CHANNEL_VBAT)                                      \
+  )
+/**
+  * @brief  Helper macro to define ADC analog watchdog parameter:
+  *         define a single channel to monitor with analog watchdog
+  *         from sequencer channel and groups definition.
+  * @note   To be used with function @ref LL_ADC_SetAnalogWDMonitChannels().
+  *         Example:
+  *           LL_ADC_SetAnalogWDMonitChannels(
+  *             ADC1, LL_ADC_AWD1,
+  *             __LL_ADC_ANALOGWD_CHANNEL_GROUP(LL_ADC_CHANNEL4, LL_ADC_GROUP_REGULAR))
+  * @param  __CHANNEL__ This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_CHANNEL_0
+  *         @arg @ref LL_ADC_CHANNEL_1
+  *         @arg @ref LL_ADC_CHANNEL_2
+  *         @arg @ref LL_ADC_CHANNEL_3
+  *         @arg @ref LL_ADC_CHANNEL_4
+  *         @arg @ref LL_ADC_CHANNEL_5
+  *         @arg @ref LL_ADC_CHANNEL_6
+  *         @arg @ref LL_ADC_CHANNEL_7
+  *         @arg @ref LL_ADC_CHANNEL_8
+  *         @arg @ref LL_ADC_CHANNEL_9
+  *         @arg @ref LL_ADC_CHANNEL_10
+  *         @arg @ref LL_ADC_CHANNEL_11
+  *         @arg @ref LL_ADC_CHANNEL_12
+  *         @arg @ref LL_ADC_CHANNEL_13
+  *         @arg @ref LL_ADC_CHANNEL_14
+  *         @arg @ref LL_ADC_CHANNEL_15
+  *         @arg @ref LL_ADC_CHANNEL_16
+  *         @arg @ref LL_ADC_CHANNEL_17
+  *         @arg @ref LL_ADC_CHANNEL_18
+  *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
+  *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)(2)
+  *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
+  *
+  *         (1) On STM32F4, parameter available only on ADC instance: ADC1.\n
+  *         (2) On devices STM32F42x and STM32F43x, limitation: this internal channel is shared between temperature sensor and Vbat, only 1 measurement path must be enabled.\n
+  *         (1) For ADC channel read back from ADC register,
+  *             comparison with internal channel parameter to be done
+  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
+  * @param  __GROUP__ This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_GROUP_REGULAR
+  *         @arg @ref LL_ADC_GROUP_INJECTED
+  *         @arg @ref LL_ADC_GROUP_REGULAR_INJECTED
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_AWD_DISABLE
+  *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG
+  *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_INJ
+  *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_0_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_1_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_2_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_3_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_4_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_5_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_6_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_7_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_8_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_9_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_10_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_11_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_12_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_13_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_14_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_15_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_16_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_17_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_18_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG          (1)
+  *         @arg @ref LL_ADC_AWD_CH_VREFINT_INJ          (1)
+  *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG_INJ      (1)
+  *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG       (1)(2)
+  *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_INJ       (1)(2)
+  *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ   (1)(2)
+  *         @arg @ref LL_ADC_AWD_CH_VBAT_REG             (1)
+  *         @arg @ref LL_ADC_AWD_CH_VBAT_INJ             (1)
+  *         @arg @ref LL_ADC_AWD_CH_VBAT_REG_INJ         (1)
+  *
+  *         (1) On STM32F4, parameter available only on ADC instance: ADC1.\n
+  *         (2) On devices STM32F42x and STM32F43x, limitation: this internal channel is shared between temperature sensor and Vbat, only 1 measurement path must be enabled.
+  */
+#define __LL_ADC_ANALOGWD_CHANNEL_GROUP(__CHANNEL__, __GROUP__)                                           \
+  (((__GROUP__) == LL_ADC_GROUP_REGULAR)                                                                  \
+    ? (((__CHANNEL__) & ADC_CHANNEL_ID_MASK) | ADC_CR1_AWDEN | ADC_CR1_AWDSGL)                            \
+      :                                                                                                   \
+      ((__GROUP__) == LL_ADC_GROUP_INJECTED)                                                              \
+       ? (((__CHANNEL__) & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL)                        \
+         :                                                                                                \
+         (((__CHANNEL__) & ADC_CHANNEL_ID_MASK) | ADC_CR1_JAWDEN | ADC_CR1_AWDEN | ADC_CR1_AWDSGL)        \
+  )
+
+/**
+  * @brief  Helper macro to set the value of ADC analog watchdog threshold high
+  *         or low in function of ADC resolution, when ADC resolution is
+  *         different of 12 bits.
+  * @note   To be used with function @ref LL_ADC_SetAnalogWDThresholds().
+  *         Example, with a ADC resolution of 8 bits, to set the value of
+  *         analog watchdog threshold high (on 8 bits):
+  *           LL_ADC_SetAnalogWDThresholds
+  *            (< ADCx param >,
+  *             __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(LL_ADC_RESOLUTION_8B, <threshold_value_8_bits>)
+  *            );
+  * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_RESOLUTION_12B
+  *         @arg @ref LL_ADC_RESOLUTION_10B
+  *         @arg @ref LL_ADC_RESOLUTION_8B
+  *         @arg @ref LL_ADC_RESOLUTION_6B
+  * @param  __AWD_THRESHOLD__ Value between Min_Data=0x000 and Max_Data=0xFFF
+  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
+  */
+#define __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD__) \
+  ((__AWD_THRESHOLD__) << ((__ADC_RESOLUTION__) >> (ADC_CR1_RES_BITOFFSET_POS - 1UL )))
+
+/**
+  * @brief  Helper macro to get the value of ADC analog watchdog threshold high
+  *         or low in function of ADC resolution, when ADC resolution is
+  *         different of 12 bits.
+  * @note   To be used with function @ref LL_ADC_GetAnalogWDThresholds().
+  *         Example, with a ADC resolution of 8 bits, to get the value of
+  *         analog watchdog threshold high (on 8 bits):
+  *           < threshold_value_6_bits > = __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION
+  *            (LL_ADC_RESOLUTION_8B,
+  *             LL_ADC_GetAnalogWDThresholds(<ADCx param>, LL_ADC_AWD_THRESHOLD_HIGH)
+  *            );
+  * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_RESOLUTION_12B
+  *         @arg @ref LL_ADC_RESOLUTION_10B
+  *         @arg @ref LL_ADC_RESOLUTION_8B
+  *         @arg @ref LL_ADC_RESOLUTION_6B
+  * @param  __AWD_THRESHOLD_12_BITS__ Value between Min_Data=0x000 and Max_Data=0xFFF
+  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
+  */
+#define __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION(__ADC_RESOLUTION__, __AWD_THRESHOLD_12_BITS__) \
+  ((__AWD_THRESHOLD_12_BITS__) >> ((__ADC_RESOLUTION__) >> (ADC_CR1_RES_BITOFFSET_POS - 1UL )))
+
+#if defined(ADC_MULTIMODE_SUPPORT)
+/**
+  * @brief  Helper macro to get the ADC multimode conversion data of ADC master
+  *         or ADC slave from raw value with both ADC conversion data concatenated.
+  * @note   This macro is intended to be used when multimode transfer by DMA
+  *         is enabled: refer to function @ref LL_ADC_SetMultiDMATransfer().
+  *         In this case the transferred data need to processed with this macro
+  *         to separate the conversion data of ADC master and ADC slave.
+  * @param  __ADC_MULTI_MASTER_SLAVE__ This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_MULTI_MASTER
+  *         @arg @ref LL_ADC_MULTI_SLAVE
+  * @param  __ADC_MULTI_CONV_DATA__ Value between Min_Data=0x000 and Max_Data=0xFFF
+  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
+  */
+#define __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE(__ADC_MULTI_MASTER_SLAVE__, __ADC_MULTI_CONV_DATA__)  \
+  (((__ADC_MULTI_CONV_DATA__) >> POSITION_VAL((__ADC_MULTI_MASTER_SLAVE__))) & ADC_CDR_RDATA_MST)
+#endif
+
+/**
+  * @brief  Helper macro to select the ADC common instance
+  *         to which is belonging the selected ADC instance.
+  * @note   ADC common register instance can be used for:
+  *         - Set parameters common to several ADC instances
+  *         - Multimode (for devices with several ADC instances)
+  *         Refer to functions having argument "ADCxy_COMMON" as parameter.
+  * @param  __ADCx__ ADC instance
+  * @retval ADC common register instance
+  */
+#if defined(ADC1) && defined(ADC2) && defined(ADC3)
+#define __LL_ADC_COMMON_INSTANCE(__ADCx__)                                     \
+  (ADC123_COMMON)
+#elif defined(ADC1) && defined(ADC2)
+#define __LL_ADC_COMMON_INSTANCE(__ADCx__)                                     \
+  (ADC12_COMMON)
+#else
+#define __LL_ADC_COMMON_INSTANCE(__ADCx__)                                     \
+  (ADC1_COMMON)
+#endif
+
+/**
+  * @brief  Helper macro to check if all ADC instances sharing the same
+  *         ADC common instance are disabled.
+  * @note   This check is required by functions with setting conditioned to
+  *         ADC state:
+  *         All ADC instances of the ADC common group must be disabled.
+  *         Refer to functions having argument "ADCxy_COMMON" as parameter.
+  * @note   On devices with only 1 ADC common instance, parameter of this macro
+  *         is useless and can be ignored (parameter kept for compatibility
+  *         with devices featuring several ADC common instances).
+  * @param  __ADCXY_COMMON__ ADC common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
+  * @retval Value "0" if all ADC instances sharing the same ADC common instance
+  *         are disabled.
+  *         Value "1" if at least one ADC instance sharing the same ADC common instance
+  *         is enabled.
+  */
+#if defined(ADC1) && defined(ADC2) && defined(ADC3)
+#define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \
+  (LL_ADC_IsEnabled(ADC1) |                                                    \
+   LL_ADC_IsEnabled(ADC2) |                                                    \
+   LL_ADC_IsEnabled(ADC3)  )
+#elif defined(ADC1) && defined(ADC2)
+#define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \
+  (LL_ADC_IsEnabled(ADC1) |                                                    \
+   LL_ADC_IsEnabled(ADC2)  )
+#else
+#define __LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__ADCXY_COMMON__)              \
+  (LL_ADC_IsEnabled(ADC1))
+#endif
+
+/**
+  * @brief  Helper macro to define the ADC conversion data full-scale digital
+  *         value corresponding to the selected ADC resolution.
+  * @note   ADC conversion data full-scale corresponds to voltage range
+  *         determined by analog voltage references Vref+ and Vref-
+  *         (refer to reference manual).
+  * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_RESOLUTION_12B
+  *         @arg @ref LL_ADC_RESOLUTION_10B
+  *         @arg @ref LL_ADC_RESOLUTION_8B
+  *         @arg @ref LL_ADC_RESOLUTION_6B
+  * @retval ADC conversion data equivalent voltage value (unit: mVolt)
+  */
+#define __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)                             \
+  (0xFFFU >> ((__ADC_RESOLUTION__) >> (ADC_CR1_RES_BITOFFSET_POS - 1UL)))
+
+/**
+  * @brief  Helper macro to convert the ADC conversion data from
+  *         a resolution to another resolution.
+  * @param  __DATA__ ADC conversion data to be converted
+  * @param  __ADC_RESOLUTION_CURRENT__ Resolution of to the data to be converted
+  *         This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_RESOLUTION_12B
+  *         @arg @ref LL_ADC_RESOLUTION_10B
+  *         @arg @ref LL_ADC_RESOLUTION_8B
+  *         @arg @ref LL_ADC_RESOLUTION_6B
+  * @param  __ADC_RESOLUTION_TARGET__ Resolution of the data after conversion
+  *         This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_RESOLUTION_12B
+  *         @arg @ref LL_ADC_RESOLUTION_10B
+  *         @arg @ref LL_ADC_RESOLUTION_8B
+  *         @arg @ref LL_ADC_RESOLUTION_6B
+  * @retval ADC conversion data to the requested resolution
+  */
+#define __LL_ADC_CONVERT_DATA_RESOLUTION(__DATA__, __ADC_RESOLUTION_CURRENT__, __ADC_RESOLUTION_TARGET__) \
+  (((__DATA__)                                                                 \
+    << ((__ADC_RESOLUTION_CURRENT__) >> (ADC_CR1_RES_BITOFFSET_POS - 1UL)))     \
+   >> ((__ADC_RESOLUTION_TARGET__) >> (ADC_CR1_RES_BITOFFSET_POS - 1UL))        \
+  )
+
+/**
+  * @brief  Helper macro to calculate the voltage (unit: mVolt)
+  *         corresponding to a ADC conversion data (unit: digital value).
+  * @note   Analog reference voltage (Vref+) must be either known from
+  *         user board environment or can be calculated using ADC measurement
+  *         and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE().
+  * @param  __VREFANALOG_VOLTAGE__ Analog reference voltage (unit mV)
+  * @param  __ADC_DATA__ ADC conversion data (resolution 12 bits)
+  *                       (unit: digital value).
+  * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_RESOLUTION_12B
+  *         @arg @ref LL_ADC_RESOLUTION_10B
+  *         @arg @ref LL_ADC_RESOLUTION_8B
+  *         @arg @ref LL_ADC_RESOLUTION_6B
+  * @retval ADC conversion data equivalent voltage value (unit: mVolt)
+  */
+#define __LL_ADC_CALC_DATA_TO_VOLTAGE(__VREFANALOG_VOLTAGE__,\
+                                      __ADC_DATA__,\
+                                      __ADC_RESOLUTION__)                      \
+  ((__ADC_DATA__) * (__VREFANALOG_VOLTAGE__)                                   \
+   / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__)                                \
+  )
+
+/**
+  * @brief  Helper macro to calculate analog reference voltage (Vref+)
+  *         (unit: mVolt) from ADC conversion data of internal voltage
+  *         reference VrefInt.
+  * @note   Computation is using VrefInt calibration value
+  *         stored in system memory for each device during production.
+  * @note   This voltage depends on user board environment: voltage level
+  *         connected to pin Vref+.
+  *         On devices with small package, the pin Vref+ is not present
+  *         and internally bonded to pin Vdda.
+  * @note   On this STM32 series, calibration data of internal voltage reference
+  *         VrefInt corresponds to a resolution of 12 bits,
+  *         this is the recommended ADC resolution to convert voltage of
+  *         internal voltage reference VrefInt.
+  *         Otherwise, this macro performs the processing to scale
+  *         ADC conversion data to 12 bits.
+  * @param  __VREFINT_ADC_DATA__ ADC conversion data (resolution 12 bits)
+  *         of internal voltage reference VrefInt (unit: digital value).
+  * @param  __ADC_RESOLUTION__ This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_RESOLUTION_12B
+  *         @arg @ref LL_ADC_RESOLUTION_10B
+  *         @arg @ref LL_ADC_RESOLUTION_8B
+  *         @arg @ref LL_ADC_RESOLUTION_6B
+  * @retval Analog reference voltage (unit: mV)
+  */
+#define __LL_ADC_CALC_VREFANALOG_VOLTAGE(__VREFINT_ADC_DATA__,\
+                                         __ADC_RESOLUTION__)                   \
+  (((uint32_t)(*VREFINT_CAL_ADDR) * VREFINT_CAL_VREF)                          \
+   / __LL_ADC_CONVERT_DATA_RESOLUTION((__VREFINT_ADC_DATA__),                  \
+                                      (__ADC_RESOLUTION__),                    \
+                                      LL_ADC_RESOLUTION_12B))
+
+/* Note: On device STM32F4x9, calibration parameter TS_CAL2 is not available. */
+/*       Therefore, helper macro __LL_ADC_CALC_TEMPERATURE() is not available.*/
+/*       Use helper macro @ref __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS().        */
+#if !defined(STM32F469) && !defined(STM32F479xx) && !defined(STM32F429xx) && !defined(STM32F439xx)
+/**
+  * @brief  Helper macro to calculate the temperature (unit: degree Celsius)
+  *         from ADC conversion data of internal temperature sensor.
+  * @note   Computation is using temperature sensor calibration values
+  *         stored in system memory for each device during production.
+  * @note   Calculation formula:
+  *           Temperature = ((TS_ADC_DATA - TS_CAL1)
+  *                           * (TS_CAL2_TEMP - TS_CAL1_TEMP))
+  *                         / (TS_CAL2 - TS_CAL1) + TS_CAL1_TEMP
+  *           with TS_ADC_DATA = temperature sensor raw data measured by ADC
+  *                Avg_Slope = (TS_CAL2 - TS_CAL1)
+  *                            / (TS_CAL2_TEMP - TS_CAL1_TEMP)
+  *                TS_CAL1   = equivalent TS_ADC_DATA at temperature
+  *                            TEMP_DEGC_CAL1 (calibrated in factory)
+  *                TS_CAL2   = equivalent TS_ADC_DATA at temperature
+  *                            TEMP_DEGC_CAL2 (calibrated in factory)
+  *         Caution: Calculation relevancy under reserve that calibration
+  *                  parameters are correct (address and data).
+  *                  To calculate temperature using temperature sensor
+  *                  datasheet typical values (generic values less, therefore
+  *                  less accurate than calibrated values),
+  *                  use helper macro @ref __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS().
+  * @note   As calculation input, the analog reference voltage (Vref+) must be
+  *         defined as it impacts the ADC LSB equivalent voltage.
+  * @note   Analog reference voltage (Vref+) must be either known from
+  *         user board environment or can be calculated using ADC measurement
+  *         and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE().
+  * @note   On this STM32 series, calibration data of temperature sensor
+  *         corresponds to a resolution of 12 bits,
+  *         this is the recommended ADC resolution to convert voltage of
+  *         temperature sensor.
+  *         Otherwise, this macro performs the processing to scale
+  *         ADC conversion data to 12 bits.
+  * @param  __VREFANALOG_VOLTAGE__  Analog reference voltage (unit mV)
+  * @param  __TEMPSENSOR_ADC_DATA__ ADC conversion data of internal
+  *                                 temperature sensor (unit: digital value).
+  * @param  __ADC_RESOLUTION__      ADC resolution at which internal temperature
+  *                                 sensor voltage has been measured.
+  *         This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_RESOLUTION_12B
+  *         @arg @ref LL_ADC_RESOLUTION_10B
+  *         @arg @ref LL_ADC_RESOLUTION_8B
+  *         @arg @ref LL_ADC_RESOLUTION_6B
+  * @retval Temperature (unit: degree Celsius)
+  */
+#define __LL_ADC_CALC_TEMPERATURE(__VREFANALOG_VOLTAGE__,\
+                                  __TEMPSENSOR_ADC_DATA__,\
+                                  __ADC_RESOLUTION__)                              \
+  (((( ((int32_t)((__LL_ADC_CONVERT_DATA_RESOLUTION((__TEMPSENSOR_ADC_DATA__),     \
+                                                    (__ADC_RESOLUTION__),          \
+                                                    LL_ADC_RESOLUTION_12B)         \
+                   * (__VREFANALOG_VOLTAGE__))                                     \
+                  / TEMPSENSOR_CAL_VREFANALOG)                                     \
+        - (int32_t) *TEMPSENSOR_CAL1_ADDR)                                         \
+     ) * (int32_t)(TEMPSENSOR_CAL2_TEMP - TEMPSENSOR_CAL1_TEMP)                    \
+    ) / (int32_t)((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) \
+   ) + TEMPSENSOR_CAL1_TEMP                                                        \
+  )
+#endif
+
+/**
+  * @brief  Helper macro to calculate the temperature (unit: degree Celsius)
+  *         from ADC conversion data of internal temperature sensor.
+  * @note   Computation is using temperature sensor typical values
+  *         (refer to device datasheet).
+  * @note   Calculation formula:
+  *           Temperature = (TS_TYP_CALx_VOLT(uV) - TS_ADC_DATA * Conversion_uV)
+  *                         / Avg_Slope + CALx_TEMP
+  *           with TS_ADC_DATA      = temperature sensor raw data measured by ADC
+  *                                   (unit: digital value)
+  *                Avg_Slope        = temperature sensor slope
+  *                                   (unit: uV/Degree Celsius)
+  *                TS_TYP_CALx_VOLT = temperature sensor digital value at
+  *                                   temperature CALx_TEMP (unit: mV)
+  *         Caution: Calculation relevancy under reserve the temperature sensor
+  *                  of the current device has characteristics in line with
+  *                  datasheet typical values.
+  *                  If temperature sensor calibration values are available on
+  *                  on this device (presence of macro __LL_ADC_CALC_TEMPERATURE()),
+  *                  temperature calculation will be more accurate using
+  *                  helper macro @ref __LL_ADC_CALC_TEMPERATURE().
+  * @note   As calculation input, the analog reference voltage (Vref+) must be
+  *         defined as it impacts the ADC LSB equivalent voltage.
+  * @note   Analog reference voltage (Vref+) must be either known from
+  *         user board environment or can be calculated using ADC measurement
+  *         and ADC helper macro @ref __LL_ADC_CALC_VREFANALOG_VOLTAGE().
+  * @note   ADC measurement data must correspond to a resolution of 12bits
+  *         (full scale digital value 4095). If not the case, the data must be
+  *         preliminarily rescaled to an equivalent resolution of 12 bits.
+  * @param  __TEMPSENSOR_TYP_AVGSLOPE__   Device datasheet data Temperature sensor slope typical value (unit uV/DegCelsius).
+  *                                       On STM32F4, refer to device datasheet parameter "Avg_Slope".
+  * @param  __TEMPSENSOR_TYP_CALX_V__     Device datasheet data Temperature sensor voltage typical value (at temperature and Vref+ defined in parameters below) (unit mV).
+  *                                       On STM32F4, refer to device datasheet parameter "V25".
+  * @param  __TEMPSENSOR_CALX_TEMP__      Device datasheet data Temperature at which temperature sensor voltage (see parameter above) is corresponding (unit mV)
+  * @param  __VREFANALOG_VOLTAGE__        Analog voltage reference (Vref+) voltage (unit mV)
+  * @param  __TEMPSENSOR_ADC_DATA__       ADC conversion data of internal temperature sensor (unit digital value).
+  * @param  __ADC_RESOLUTION__            ADC resolution at which internal temperature sensor voltage has been measured.
+  *         This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_RESOLUTION_12B
+  *         @arg @ref LL_ADC_RESOLUTION_10B
+  *         @arg @ref LL_ADC_RESOLUTION_8B
+  *         @arg @ref LL_ADC_RESOLUTION_6B
+  * @retval Temperature (unit: degree Celsius)
+  */
+#define __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(__TEMPSENSOR_TYP_AVGSLOPE__,\
+                                             __TEMPSENSOR_TYP_CALX_V__,\
+                                             __TEMPSENSOR_CALX_TEMP__,\
+                                             __VREFANALOG_VOLTAGE__,\
+                                             __TEMPSENSOR_ADC_DATA__,\
+                                             __ADC_RESOLUTION__)               \
+  ((( (                                                                        \
+       (int32_t)(((__TEMPSENSOR_TYP_CALX_V__))                                 \
+                 * 1000)                                                       \
+       -                                                                       \
+       (int32_t)((((__TEMPSENSOR_ADC_DATA__) * (__VREFANALOG_VOLTAGE__))       \
+                  / __LL_ADC_DIGITAL_SCALE(__ADC_RESOLUTION__))                \
+                 * 1000)                                                       \
+      )                                                                        \
+    ) / (__TEMPSENSOR_TYP_AVGSLOPE__)                                          \
+   ) + (__TEMPSENSOR_CALX_TEMP__)                                              \
+  )
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup ADC_LL_Exported_Functions ADC Exported Functions
+  * @{
+  */
+
+/** @defgroup ADC_LL_EF_DMA_Management ADC DMA management
+  * @{
+  */
+/* Note: LL ADC functions to set DMA transfer are located into sections of    */
+/*       configuration of ADC instance, groups and multimode (if available):  */
+/*       @ref LL_ADC_REG_SetDMATransfer(), ...                                */
+
+/**
+  * @brief  Function to help to configure DMA transfer from ADC: retrieve the
+  *         ADC register address from ADC instance and a list of ADC registers
+  *         intended to be used (most commonly) with DMA transfer.
+  * @note   These ADC registers are data registers:
+  *         when ADC conversion data is available in ADC data registers,
+  *         ADC generates a DMA transfer request.
+  * @note   This macro is intended to be used with LL DMA driver, refer to
+  *         function "LL_DMA_ConfigAddresses()".
+  *         Example:
+  *           LL_DMA_ConfigAddresses(DMA1,
+  *                                  LL_DMA_CHANNEL_1,
+  *                                  LL_ADC_DMA_GetRegAddr(ADC1, LL_ADC_DMA_REG_REGULAR_DATA),
+  *                                  (uint32_t)&< array or variable >,
+  *                                  LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
+  * @note   For devices with several ADC: in multimode, some devices
+  *         use a different data register outside of ADC instance scope
+  *         (common data register). This macro manages this register difference,
+  *         only ADC instance has to be set as parameter.
+  * @rmtoll DR       RDATA          LL_ADC_DMA_GetRegAddr\n
+  *         CDR      RDATA_MST      LL_ADC_DMA_GetRegAddr\n
+  *         CDR      RDATA_SLV      LL_ADC_DMA_GetRegAddr
+  * @param  ADCx ADC instance
+  * @param  Register This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_DMA_REG_REGULAR_DATA
+  *         @arg @ref LL_ADC_DMA_REG_REGULAR_DATA_MULTI (1)
+  *
+  *         (1) Available on devices with several ADC instances.
+  * @retval ADC register address
+  */
+#if defined(ADC_MULTIMODE_SUPPORT)
+__STATIC_INLINE uint32_t LL_ADC_DMA_GetRegAddr(const ADC_TypeDef *ADCx, uint32_t Register)
+{
+  uint32_t data_reg_addr = 0UL;
+
+  if (Register == LL_ADC_DMA_REG_REGULAR_DATA)
+  {
+    /* Retrieve address of register DR */
+    data_reg_addr = (uint32_t) & (ADCx->DR);
+  }
+  else /* (Register == LL_ADC_DMA_REG_REGULAR_DATA_MULTI) */
+  {
+    /* Retrieve address of register CDR */
+    data_reg_addr = (uint32_t) & ((__LL_ADC_COMMON_INSTANCE(ADCx))->CDR);
+  }
+
+  return data_reg_addr;
+}
+#else
+__STATIC_INLINE uint32_t LL_ADC_DMA_GetRegAddr(ADC_TypeDef *ADCx, uint32_t Register)
+{
+  /* Prevent unused argument compilation warning */
+  (void)Register;
+
+  /* Retrieve address of register DR */
+  return (uint32_t) & (ADCx->DR);
+}
+#endif
+
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EF_Configuration_ADC_Common Configuration of ADC hierarchical scope: common to several ADC instances
+  * @{
+  */
+
+/**
+  * @brief  Set parameter common to several ADC: Clock source and prescaler.
+  * @rmtoll CCR      ADCPRE         LL_ADC_SetCommonClock
+  * @param  ADCxy_COMMON ADC common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
+  * @param  CommonClock This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV2
+  *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV4
+  *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV6
+  *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV8
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
+{
+  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_ADCPRE, CommonClock);
+}
+
+/**
+  * @brief  Get parameter common to several ADC: Clock source and prescaler.
+  * @rmtoll CCR      ADCPRE         LL_ADC_GetCommonClock
+  * @param  ADCxy_COMMON ADC common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV2
+  *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV4
+  *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV6
+  *         @arg @ref LL_ADC_CLOCK_SYNC_PCLK_DIV8
+  */
+__STATIC_INLINE uint32_t LL_ADC_GetCommonClock(const ADC_Common_TypeDef *ADCxy_COMMON)
+{
+  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_ADCPRE));
+}
+
+/**
+  * @brief  Set parameter common to several ADC: measurement path to internal
+  *         channels (VrefInt, temperature sensor, ...).
+  * @note   One or several values can be selected.
+  *         Example: (LL_ADC_PATH_INTERNAL_VREFINT |
+  *                   LL_ADC_PATH_INTERNAL_TEMPSENSOR)
+  * @note   Stabilization time of measurement path to internal channel:
+  *         After enabling internal paths, before starting ADC conversion,
+  *         a delay is required for internal voltage reference and
+  *         temperature sensor stabilization time.
+  *         Refer to device datasheet.
+  *         Refer to literal @ref LL_ADC_DELAY_VREFINT_STAB_US.
+  *         Refer to literal @ref LL_ADC_DELAY_TEMPSENSOR_STAB_US.
+  * @note   ADC internal channel sampling time constraint:
+  *         For ADC conversion of internal channels,
+  *         a sampling time minimum value is required.
+  *         Refer to device datasheet.
+  * @rmtoll CCR      TSVREFE        LL_ADC_SetCommonPathInternalCh\n
+  *         CCR      VBATE          LL_ADC_SetCommonPathInternalCh
+  * @param  ADCxy_COMMON ADC common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
+  * @param  PathInternal This parameter can be a combination of the following values:
+  *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
+  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
+  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
+  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
+{
+  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_TSVREFE | ADC_CCR_VBATE, PathInternal);
+}
+
+/**
+  * @brief  Get parameter common to several ADC: measurement path to internal
+  *         channels (VrefInt, temperature sensor, ...).
+  * @note   One or several values can be selected.
+  *         Example: (LL_ADC_PATH_INTERNAL_VREFINT |
+  *                   LL_ADC_PATH_INTERNAL_TEMPSENSOR)
+  * @rmtoll CCR      TSVREFE        LL_ADC_GetCommonPathInternalCh\n
+  *         CCR      VBATE          LL_ADC_GetCommonPathInternalCh
+  * @param  ADCxy_COMMON ADC common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
+  * @retval Returned value can be a combination of the following values:
+  *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
+  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
+  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
+  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
+  */
+__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
+{
+  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_TSVREFE | ADC_CCR_VBATE));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EF_Configuration_ADC_Instance Configuration of ADC hierarchical scope: ADC instance
+  * @{
+  */
+
+/**
+  * @brief  Set ADC resolution.
+  *         Refer to reference manual for alignments formats
+  *         dependencies to ADC resolutions.
+  * @rmtoll CR1      RES            LL_ADC_SetResolution
+  * @param  ADCx ADC instance
+  * @param  Resolution This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_RESOLUTION_12B
+  *         @arg @ref LL_ADC_RESOLUTION_10B
+  *         @arg @ref LL_ADC_RESOLUTION_8B
+  *         @arg @ref LL_ADC_RESOLUTION_6B
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_SetResolution(ADC_TypeDef *ADCx, uint32_t Resolution)
+{
+  MODIFY_REG(ADCx->CR1, ADC_CR1_RES, Resolution);
+}
+
+/**
+  * @brief  Get ADC resolution.
+  *         Refer to reference manual for alignments formats
+  *         dependencies to ADC resolutions.
+  * @rmtoll CR1      RES            LL_ADC_GetResolution
+  * @param  ADCx ADC instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_RESOLUTION_12B
+  *         @arg @ref LL_ADC_RESOLUTION_10B
+  *         @arg @ref LL_ADC_RESOLUTION_8B
+  *         @arg @ref LL_ADC_RESOLUTION_6B
+  */
+__STATIC_INLINE uint32_t LL_ADC_GetResolution(const ADC_TypeDef *ADCx)
+{
+  return (uint32_t)(READ_BIT(ADCx->CR1, ADC_CR1_RES));
+}
+
+/**
+  * @brief  Set ADC conversion data alignment.
+  * @note   Refer to reference manual for alignments formats
+  *         dependencies to ADC resolutions.
+  * @rmtoll CR2      ALIGN          LL_ADC_SetDataAlignment
+  * @param  ADCx ADC instance
+  * @param  DataAlignment This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_DATA_ALIGN_RIGHT
+  *         @arg @ref LL_ADC_DATA_ALIGN_LEFT
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_SetDataAlignment(ADC_TypeDef *ADCx, uint32_t DataAlignment)
+{
+  MODIFY_REG(ADCx->CR2, ADC_CR2_ALIGN, DataAlignment);
+}
+
+/**
+  * @brief  Get ADC conversion data alignment.
+  * @note   Refer to reference manual for alignments formats
+  *         dependencies to ADC resolutions.
+  * @rmtoll CR2      ALIGN          LL_ADC_SetDataAlignment
+  * @param  ADCx ADC instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_DATA_ALIGN_RIGHT
+  *         @arg @ref LL_ADC_DATA_ALIGN_LEFT
+  */
+__STATIC_INLINE uint32_t LL_ADC_GetDataAlignment(const ADC_TypeDef *ADCx)
+{
+  return (uint32_t)(READ_BIT(ADCx->CR2, ADC_CR2_ALIGN));
+}
+
+/**
+  * @brief  Set ADC sequencers scan mode, for all ADC groups
+  *         (group regular, group injected).
+  * @note  According to sequencers scan mode :
+  *         - If disabled: ADC conversion is performed in unitary conversion
+  *           mode (one channel converted, that defined in rank 1).
+  *           Configuration of sequencers of all ADC groups
+  *           (sequencer scan length, ...) is discarded: equivalent to
+  *           scan length of 1 rank.
+  *         - If enabled: ADC conversions are performed in sequence conversions
+  *           mode, according to configuration of sequencers of
+  *           each ADC group (sequencer scan length, ...).
+  *           Refer to function @ref LL_ADC_REG_SetSequencerLength()
+  *           and to function @ref LL_ADC_INJ_SetSequencerLength().
+  * @rmtoll CR1      SCAN           LL_ADC_SetSequencersScanMode
+  * @param  ADCx ADC instance
+  * @param  ScanMode This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_SEQ_SCAN_DISABLE
+  *         @arg @ref LL_ADC_SEQ_SCAN_ENABLE
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_SetSequencersScanMode(ADC_TypeDef *ADCx, uint32_t ScanMode)
+{
+  MODIFY_REG(ADCx->CR1, ADC_CR1_SCAN, ScanMode);
+}
+
+/**
+  * @brief  Get ADC sequencers scan mode, for all ADC groups
+  *         (group regular, group injected).
+  * @note  According to sequencers scan mode :
+  *         - If disabled: ADC conversion is performed in unitary conversion
+  *           mode (one channel converted, that defined in rank 1).
+  *           Configuration of sequencers of all ADC groups
+  *           (sequencer scan length, ...) is discarded: equivalent to
+  *           scan length of 1 rank.
+  *         - If enabled: ADC conversions are performed in sequence conversions
+  *           mode, according to configuration of sequencers of
+  *           each ADC group (sequencer scan length, ...).
+  *           Refer to function @ref LL_ADC_REG_SetSequencerLength()
+  *           and to function @ref LL_ADC_INJ_SetSequencerLength().
+  * @rmtoll CR1      SCAN           LL_ADC_GetSequencersScanMode
+  * @param  ADCx ADC instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_SEQ_SCAN_DISABLE
+  *         @arg @ref LL_ADC_SEQ_SCAN_ENABLE
+  */
+__STATIC_INLINE uint32_t LL_ADC_GetSequencersScanMode(const ADC_TypeDef *ADCx)
+{
+  return (uint32_t)(READ_BIT(ADCx->CR1, ADC_CR1_SCAN));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EF_Configuration_ADC_Group_Regular Configuration of ADC hierarchical scope: group regular
+  * @{
+  */
+
+/**
+  * @brief  Set ADC group regular conversion trigger source:
+  *         internal (SW start) or from external IP (timer event,
+  *         external interrupt line).
+  * @note   On this STM32 series, setting of external trigger edge is performed
+  *         using function @ref LL_ADC_REG_StartConversionExtTrig().
+  * @note   Availability of parameters of trigger sources from timer
+  *         depends on timers availability on the selected device.
+  * @rmtoll CR2      EXTSEL         LL_ADC_REG_SetTriggerSource\n
+  *         CR2      EXTEN          LL_ADC_REG_SetTriggerSource
+  * @param  ADCx ADC instance
+  * @param  TriggerSource This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_REG_TRIG_SOFTWARE
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH1
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH2
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH3
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH2
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH3
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH4
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_TRGO
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_CH1
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_TRGO
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_CH4
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM5_CH1
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM5_CH2
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM5_CH3
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_CH1
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE11
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_REG_SetTriggerSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
+{
+  /* Note: On this STM32 series, ADC group regular external trigger edge        */
+  /*       is used to perform a ADC conversion start.                           */
+  /*       This function does not set external trigger edge.                    */
+  /*       This feature is set using function                                   */
+  /*       @ref LL_ADC_REG_StartConversionExtTrig().                            */
+  MODIFY_REG(ADCx->CR2, ADC_CR2_EXTSEL, (TriggerSource & ADC_CR2_EXTSEL));
+}
+
+/**
+  * @brief  Get ADC group regular conversion trigger source:
+  *         internal (SW start) or from external IP (timer event,
+  *         external interrupt line).
+  * @note   To determine whether group regular trigger source is
+  *         internal (SW start) or external, without detail
+  *         of which peripheral is selected as external trigger,
+  *         (equivalent to
+  *         "if(LL_ADC_REG_GetTriggerSource(ADC1) == LL_ADC_REG_TRIG_SOFTWARE)")
+  *         use function @ref LL_ADC_REG_IsTriggerSourceSWStart.
+  * @note   Availability of parameters of trigger sources from timer
+  *         depends on timers availability on the selected device.
+  * @rmtoll CR2      EXTSEL         LL_ADC_REG_GetTriggerSource\n
+  *         CR2      EXTEN          LL_ADC_REG_GetTriggerSource
+  * @param  ADCx ADC instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_REG_TRIG_SOFTWARE
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH1
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH2
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM1_CH3
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH2
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH3
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_CH4
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM2_TRGO
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_CH1
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM3_TRGO
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM4_CH4
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM5_CH1
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM5_CH2
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM5_CH3
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_CH1
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_TIM8_TRGO
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_EXTI_LINE11
+  */
+__STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerSource(const ADC_TypeDef *ADCx)
+{
+  uint32_t TriggerSource = READ_BIT(ADCx->CR2, ADC_CR2_EXTSEL | ADC_CR2_EXTEN);
+
+  /* Value for shift of {0; 4; 8; 12} depending on value of bitfield          */
+  /* corresponding to ADC_CR2_EXTEN {0; 1; 2; 3}.                             */
+  uint32_t ShiftExten = ((TriggerSource & ADC_CR2_EXTEN) >> (ADC_REG_TRIG_EXTEN_BITOFFSET_POS - 2UL));
+
+  /* Set bitfield corresponding to ADC_CR2_EXTEN and ADC_CR2_EXTSEL           */
+  /* to match with triggers literals definition.                              */
+  return ((TriggerSource
+           & (ADC_REG_TRIG_SOURCE_MASK << ShiftExten) & ADC_CR2_EXTSEL)
+          | ((ADC_REG_TRIG_EDGE_MASK << ShiftExten) & ADC_CR2_EXTEN)
+         );
+}
+
+/**
+  * @brief  Get ADC group regular conversion trigger source internal (SW start)
+            or external.
+  * @note   In case of group regular trigger source set to external trigger,
+  *         to determine which peripheral is selected as external trigger,
+  *         use function @ref LL_ADC_REG_GetTriggerSource().
+  * @rmtoll CR2      EXTEN          LL_ADC_REG_IsTriggerSourceSWStart
+  * @param  ADCx ADC instance
+  * @retval Value "0" if trigger source external trigger
+  *         Value "1" if trigger source SW start.
+  */
+__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
+{
+  return (READ_BIT(ADCx->CR2, ADC_CR2_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CR2_EXTEN));
+}
+
+/**
+  * @brief  Get ADC group regular conversion trigger polarity.
+  * @note   Applicable only for trigger source set to external trigger.
+  * @note   On this STM32 series, setting of external trigger edge is performed
+  *         using function @ref LL_ADC_REG_StartConversionExtTrig().
+  * @rmtoll CR2      EXTEN          LL_ADC_REG_GetTriggerEdge
+  * @param  ADCx ADC instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_RISING
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_FALLING
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_RISINGFALLING
+  */
+__STATIC_INLINE uint32_t LL_ADC_REG_GetTriggerEdge(const ADC_TypeDef *ADCx)
+{
+  return (uint32_t)(READ_BIT(ADCx->CR2, ADC_CR2_EXTEN));
+}
+
+
+/**
+  * @brief  Set ADC group regular sequencer length and scan direction.
+  * @note   Description of ADC group regular sequencer features:
+  *         - For devices with sequencer fully configurable
+  *           (function "LL_ADC_REG_SetSequencerRanks()" available):
+  *           sequencer length and each rank affectation to a channel
+  *           are configurable.
+  *           This function performs configuration of:
+  *           - Sequence length: Number of ranks in the scan sequence.
+  *           - Sequence direction: Unless specified in parameters, sequencer
+  *             scan direction is forward (from rank 1 to rank n).
+  *           Sequencer ranks are selected using
+  *           function "LL_ADC_REG_SetSequencerRanks()".
+  *         - For devices with sequencer not fully configurable
+  *           (function "LL_ADC_REG_SetSequencerChannels()" available):
+  *           sequencer length and each rank affectation to a channel
+  *           are defined by channel number.
+  *           This function performs configuration of:
+  *           - Sequence length: Number of ranks in the scan sequence is
+  *             defined by number of channels set in the sequence,
+  *             rank of each channel is fixed by channel HW number.
+  *             (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...).
+  *           - Sequence direction: Unless specified in parameters, sequencer
+  *             scan direction is forward (from lowest channel number to
+  *             highest channel number).
+  *           Sequencer ranks are selected using
+  *           function "LL_ADC_REG_SetSequencerChannels()".
+  * @note   On this STM32 series, group regular sequencer configuration
+  *         is conditioned to ADC instance sequencer mode.
+  *         If ADC instance sequencer mode is disabled, sequencers of
+  *         all groups (group regular, group injected) can be configured
+  *         but their execution is disabled (limited to rank 1).
+  *         Refer to function @ref LL_ADC_SetSequencersScanMode().
+  * @note   Sequencer disabled is equivalent to sequencer of 1 rank:
+  *         ADC conversion on only 1 channel.
+  * @rmtoll SQR1     L              LL_ADC_REG_SetSequencerLength
+  * @param  ADCx ADC instance
+  * @param  SequencerNbRanks This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_DISABLE
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_REG_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)
+{
+  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
+}
+
+/**
+  * @brief  Get ADC group regular sequencer length and scan direction.
+  * @note   Description of ADC group regular sequencer features:
+  *         - For devices with sequencer fully configurable
+  *           (function "LL_ADC_REG_SetSequencerRanks()" available):
+  *           sequencer length and each rank affectation to a channel
+  *           are configurable.
+  *           This function retrieves:
+  *           - Sequence length: Number of ranks in the scan sequence.
+  *           - Sequence direction: Unless specified in parameters, sequencer
+  *             scan direction is forward (from rank 1 to rank n).
+  *           Sequencer ranks are selected using
+  *           function "LL_ADC_REG_SetSequencerRanks()".
+  *         - For devices with sequencer not fully configurable
+  *           (function "LL_ADC_REG_SetSequencerChannels()" available):
+  *           sequencer length and each rank affectation to a channel
+  *           are defined by channel number.
+  *           This function retrieves:
+  *           - Sequence length: Number of ranks in the scan sequence is
+  *             defined by number of channels set in the sequence,
+  *             rank of each channel is fixed by channel HW number.
+  *             (channel 0 fixed on rank 0, channel 1 fixed on rank1, ...).
+  *           - Sequence direction: Unless specified in parameters, sequencer
+  *             scan direction is forward (from lowest channel number to
+  *             highest channel number).
+  *           Sequencer ranks are selected using
+  *           function "LL_ADC_REG_SetSequencerChannels()".
+  * @note   On this STM32 series, group regular sequencer configuration
+  *         is conditioned to ADC instance sequencer mode.
+  *         If ADC instance sequencer mode is disabled, sequencers of
+  *         all groups (group regular, group injected) can be configured
+  *         but their execution is disabled (limited to rank 1).
+  *         Refer to function @ref LL_ADC_SetSequencersScanMode().
+  * @note   Sequencer disabled is equivalent to sequencer of 1 rank:
+  *         ADC conversion on only 1 channel.
+  * @rmtoll SQR1     L              LL_ADC_REG_SetSequencerLength
+  * @param  ADCx ADC instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_DISABLE
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS
+  */
+__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerLength(const ADC_TypeDef *ADCx)
+{
+  return (uint32_t)(READ_BIT(ADCx->SQR1, ADC_SQR1_L));
+}
+
+/**
+  * @brief  Set ADC group regular sequencer discontinuous mode:
+  *         sequence subdivided and scan conversions interrupted every selected
+  *         number of ranks.
+  * @note   It is not possible to enable both ADC group regular
+  *         continuous mode and sequencer discontinuous mode.
+  * @note   It is not possible to enable both ADC auto-injected mode
+  *         and ADC group regular sequencer discontinuous mode.
+  * @rmtoll CR1      DISCEN         LL_ADC_REG_SetSequencerDiscont\n
+  *         CR1      DISCNUM        LL_ADC_REG_SetSequencerDiscont
+  * @param  ADCx ADC instance
+  * @param  SeqDiscont This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_REG_SEQ_DISCONT_DISABLE
+  *         @arg @ref LL_ADC_REG_SEQ_DISCONT_1RANK
+  *         @arg @ref LL_ADC_REG_SEQ_DISCONT_2RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_DISCONT_3RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_DISCONT_4RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_DISCONT_5RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_DISCONT_6RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_DISCONT_7RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_DISCONT_8RANKS
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_REG_SetSequencerDiscont(ADC_TypeDef *ADCx, uint32_t SeqDiscont)
+{
+  MODIFY_REG(ADCx->CR1, ADC_CR1_DISCEN | ADC_CR1_DISCNUM, SeqDiscont);
+}
+
+/**
+  * @brief  Get ADC group regular sequencer discontinuous mode:
+  *         sequence subdivided and scan conversions interrupted every selected
+  *         number of ranks.
+  * @rmtoll CR1      DISCEN         LL_ADC_REG_GetSequencerDiscont\n
+  *         CR1      DISCNUM        LL_ADC_REG_GetSequencerDiscont
+  * @param  ADCx ADC instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_REG_SEQ_DISCONT_DISABLE
+  *         @arg @ref LL_ADC_REG_SEQ_DISCONT_1RANK
+  *         @arg @ref LL_ADC_REG_SEQ_DISCONT_2RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_DISCONT_3RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_DISCONT_4RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_DISCONT_5RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_DISCONT_6RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_DISCONT_7RANKS
+  *         @arg @ref LL_ADC_REG_SEQ_DISCONT_8RANKS
+  */
+__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerDiscont(const ADC_TypeDef *ADCx)
+{
+  return (uint32_t)(READ_BIT(ADCx->CR1, ADC_CR1_DISCEN | ADC_CR1_DISCNUM));
+}
+
+/**
+  * @brief  Set ADC group regular sequence: channel on the selected
+  *         scan sequence rank.
+  * @note   This function performs configuration of:
+  *         - Channels ordering into each rank of scan sequence:
+  *           whatever channel can be placed into whatever rank.
+  * @note   On this STM32 series, ADC group regular sequencer is
+  *         fully configurable: sequencer length and each rank
+  *         affectation to a channel are configurable.
+  *         Refer to description of function @ref LL_ADC_REG_SetSequencerLength().
+  * @note   Depending on devices and packages, some channels may not be available.
+  *         Refer to device datasheet for channels availability.
+  * @note   On this STM32 series, to measure internal channels (VrefInt,
+  *         TempSensor, ...), measurement paths to internal channels must be
+  *         enabled separately.
+  *         This can be done using function @ref LL_ADC_SetCommonPathInternalCh().
+  * @rmtoll SQR3     SQ1            LL_ADC_REG_SetSequencerRanks\n
+  *         SQR3     SQ2            LL_ADC_REG_SetSequencerRanks\n
+  *         SQR3     SQ3            LL_ADC_REG_SetSequencerRanks\n
+  *         SQR3     SQ4            LL_ADC_REG_SetSequencerRanks\n
+  *         SQR3     SQ5            LL_ADC_REG_SetSequencerRanks\n
+  *         SQR3     SQ6            LL_ADC_REG_SetSequencerRanks\n
+  *         SQR2     SQ7            LL_ADC_REG_SetSequencerRanks\n
+  *         SQR2     SQ8            LL_ADC_REG_SetSequencerRanks\n
+  *         SQR2     SQ9            LL_ADC_REG_SetSequencerRanks\n
+  *         SQR2     SQ10           LL_ADC_REG_SetSequencerRanks\n
+  *         SQR2     SQ11           LL_ADC_REG_SetSequencerRanks\n
+  *         SQR2     SQ12           LL_ADC_REG_SetSequencerRanks\n
+  *         SQR1     SQ13           LL_ADC_REG_SetSequencerRanks\n
+  *         SQR1     SQ14           LL_ADC_REG_SetSequencerRanks\n
+  *         SQR1     SQ15           LL_ADC_REG_SetSequencerRanks\n
+  *         SQR1     SQ16           LL_ADC_REG_SetSequencerRanks
+  * @param  ADCx ADC instance
+  * @param  Rank This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_REG_RANK_1
+  *         @arg @ref LL_ADC_REG_RANK_2
+  *         @arg @ref LL_ADC_REG_RANK_3
+  *         @arg @ref LL_ADC_REG_RANK_4
+  *         @arg @ref LL_ADC_REG_RANK_5
+  *         @arg @ref LL_ADC_REG_RANK_6
+  *         @arg @ref LL_ADC_REG_RANK_7
+  *         @arg @ref LL_ADC_REG_RANK_8
+  *         @arg @ref LL_ADC_REG_RANK_9
+  *         @arg @ref LL_ADC_REG_RANK_10
+  *         @arg @ref LL_ADC_REG_RANK_11
+  *         @arg @ref LL_ADC_REG_RANK_12
+  *         @arg @ref LL_ADC_REG_RANK_13
+  *         @arg @ref LL_ADC_REG_RANK_14
+  *         @arg @ref LL_ADC_REG_RANK_15
+  *         @arg @ref LL_ADC_REG_RANK_16
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_CHANNEL_0
+  *         @arg @ref LL_ADC_CHANNEL_1
+  *         @arg @ref LL_ADC_CHANNEL_2
+  *         @arg @ref LL_ADC_CHANNEL_3
+  *         @arg @ref LL_ADC_CHANNEL_4
+  *         @arg @ref LL_ADC_CHANNEL_5
+  *         @arg @ref LL_ADC_CHANNEL_6
+  *         @arg @ref LL_ADC_CHANNEL_7
+  *         @arg @ref LL_ADC_CHANNEL_8
+  *         @arg @ref LL_ADC_CHANNEL_9
+  *         @arg @ref LL_ADC_CHANNEL_10
+  *         @arg @ref LL_ADC_CHANNEL_11
+  *         @arg @ref LL_ADC_CHANNEL_12
+  *         @arg @ref LL_ADC_CHANNEL_13
+  *         @arg @ref LL_ADC_CHANNEL_14
+  *         @arg @ref LL_ADC_CHANNEL_15
+  *         @arg @ref LL_ADC_CHANNEL_16
+  *         @arg @ref LL_ADC_CHANNEL_17
+  *         @arg @ref LL_ADC_CHANNEL_18
+  *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
+  *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)(2)
+  *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
+  *
+  *         (1) On STM32F4, parameter available only on ADC instance: ADC1.\n
+  *         (2) On devices STM32F42x and STM32F43x, limitation: this internal channel is shared between temperature sensor and Vbat, only 1 measurement path must be enabled.
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
+{
+  /* Set bits with content of parameter "Channel" with bits position          */
+  /* in register and register position depending on parameter "Rank".         */
+  /* Parameters "Rank" and "Channel" are used with masks because containing   */
+  /* other bits reserved for other purpose.                                   */
+  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
+
+  MODIFY_REG(*preg,
+             ADC_CHANNEL_ID_NUMBER_MASK << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
+             (Channel & ADC_CHANNEL_ID_NUMBER_MASK) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
+}
+
+/**
+  * @brief  Get ADC group regular sequence: channel on the selected
+  *         scan sequence rank.
+  * @note   On this STM32 series, ADC group regular sequencer is
+  *         fully configurable: sequencer length and each rank
+  *         affectation to a channel are configurable.
+  *         Refer to description of function @ref LL_ADC_REG_SetSequencerLength().
+  * @note   Depending on devices and packages, some channels may not be available.
+  *         Refer to device datasheet for channels availability.
+  * @note   Usage of the returned channel number:
+  *         - To reinject this channel into another function LL_ADC_xxx:
+  *           the returned channel number is only partly formatted on definition
+  *           of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared
+  *           with parts of literals LL_ADC_CHANNEL_x or using
+  *           helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
+  *           Then the selected literal LL_ADC_CHANNEL_x can be used
+  *           as parameter for another function.
+  *         - To get the channel number in decimal format:
+  *           process the returned value with the helper macro
+  *           @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
+  * @rmtoll SQR3     SQ1            LL_ADC_REG_GetSequencerRanks\n
+  *         SQR3     SQ2            LL_ADC_REG_GetSequencerRanks\n
+  *         SQR3     SQ3            LL_ADC_REG_GetSequencerRanks\n
+  *         SQR3     SQ4            LL_ADC_REG_GetSequencerRanks\n
+  *         SQR3     SQ5            LL_ADC_REG_GetSequencerRanks\n
+  *         SQR3     SQ6            LL_ADC_REG_GetSequencerRanks\n
+  *         SQR2     SQ7            LL_ADC_REG_GetSequencerRanks\n
+  *         SQR2     SQ8            LL_ADC_REG_GetSequencerRanks\n
+  *         SQR2     SQ9            LL_ADC_REG_GetSequencerRanks\n
+  *         SQR2     SQ10           LL_ADC_REG_GetSequencerRanks\n
+  *         SQR2     SQ11           LL_ADC_REG_GetSequencerRanks\n
+  *         SQR2     SQ12           LL_ADC_REG_GetSequencerRanks\n
+  *         SQR1     SQ13           LL_ADC_REG_GetSequencerRanks\n
+  *         SQR1     SQ14           LL_ADC_REG_GetSequencerRanks\n
+  *         SQR1     SQ15           LL_ADC_REG_GetSequencerRanks\n
+  *         SQR1     SQ16           LL_ADC_REG_GetSequencerRanks
+  * @param  ADCx ADC instance
+  * @param  Rank This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_REG_RANK_1
+  *         @arg @ref LL_ADC_REG_RANK_2
+  *         @arg @ref LL_ADC_REG_RANK_3
+  *         @arg @ref LL_ADC_REG_RANK_4
+  *         @arg @ref LL_ADC_REG_RANK_5
+  *         @arg @ref LL_ADC_REG_RANK_6
+  *         @arg @ref LL_ADC_REG_RANK_7
+  *         @arg @ref LL_ADC_REG_RANK_8
+  *         @arg @ref LL_ADC_REG_RANK_9
+  *         @arg @ref LL_ADC_REG_RANK_10
+  *         @arg @ref LL_ADC_REG_RANK_11
+  *         @arg @ref LL_ADC_REG_RANK_12
+  *         @arg @ref LL_ADC_REG_RANK_13
+  *         @arg @ref LL_ADC_REG_RANK_14
+  *         @arg @ref LL_ADC_REG_RANK_15
+  *         @arg @ref LL_ADC_REG_RANK_16
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_CHANNEL_0
+  *         @arg @ref LL_ADC_CHANNEL_1
+  *         @arg @ref LL_ADC_CHANNEL_2
+  *         @arg @ref LL_ADC_CHANNEL_3
+  *         @arg @ref LL_ADC_CHANNEL_4
+  *         @arg @ref LL_ADC_CHANNEL_5
+  *         @arg @ref LL_ADC_CHANNEL_6
+  *         @arg @ref LL_ADC_CHANNEL_7
+  *         @arg @ref LL_ADC_CHANNEL_8
+  *         @arg @ref LL_ADC_CHANNEL_9
+  *         @arg @ref LL_ADC_CHANNEL_10
+  *         @arg @ref LL_ADC_CHANNEL_11
+  *         @arg @ref LL_ADC_CHANNEL_12
+  *         @arg @ref LL_ADC_CHANNEL_13
+  *         @arg @ref LL_ADC_CHANNEL_14
+  *         @arg @ref LL_ADC_CHANNEL_15
+  *         @arg @ref LL_ADC_CHANNEL_16
+  *         @arg @ref LL_ADC_CHANNEL_17
+  *         @arg @ref LL_ADC_CHANNEL_18
+  *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
+  *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)(2)
+  *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
+  *
+  *         (1) On STM32F4, parameter available only on ADC instance: ADC1.\n
+  *         (2) On devices STM32F42x and STM32F43x, limitation: this internal channel is shared between temperature sensor and Vbat, only 1 measurement path must be enabled.\n
+  *         (1) For ADC channel read back from ADC register,
+  *             comparison with internal channel parameter to be done
+  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
+  */
+__STATIC_INLINE uint32_t LL_ADC_REG_GetSequencerRanks(const ADC_TypeDef *ADCx, uint32_t Rank)
+{
+  __IO uint32_t const *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
+
+  return (uint32_t)(READ_BIT(*preg,
+                             ADC_CHANNEL_ID_NUMBER_MASK << (Rank & ADC_REG_RANK_ID_SQRX_MASK))
+                    >> (Rank & ADC_REG_RANK_ID_SQRX_MASK)
+                   );
+}
+
+/**
+  * @brief  Set ADC continuous conversion mode on ADC group regular.
+  * @note   Description of ADC continuous conversion mode:
+  *         - single mode: one conversion per trigger
+  *         - continuous mode: after the first trigger, following
+  *           conversions launched successively automatically.
+  * @note   It is not possible to enable both ADC group regular
+  *         continuous mode and sequencer discontinuous mode.
+  * @rmtoll CR2      CONT           LL_ADC_REG_SetContinuousMode
+  * @param  ADCx ADC instance
+  * @param  Continuous This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_REG_CONV_SINGLE
+  *         @arg @ref LL_ADC_REG_CONV_CONTINUOUS
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_REG_SetContinuousMode(ADC_TypeDef *ADCx, uint32_t Continuous)
+{
+  MODIFY_REG(ADCx->CR2, ADC_CR2_CONT, Continuous);
+}
+
+/**
+  * @brief  Get ADC continuous conversion mode on ADC group regular.
+  * @note   Description of ADC continuous conversion mode:
+  *         - single mode: one conversion per trigger
+  *         - continuous mode: after the first trigger, following
+  *           conversions launched successively automatically.
+  * @rmtoll CR2      CONT           LL_ADC_REG_GetContinuousMode
+  * @param  ADCx ADC instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_REG_CONV_SINGLE
+  *         @arg @ref LL_ADC_REG_CONV_CONTINUOUS
+  */
+__STATIC_INLINE uint32_t LL_ADC_REG_GetContinuousMode(const ADC_TypeDef *ADCx)
+{
+  return (uint32_t)(READ_BIT(ADCx->CR2, ADC_CR2_CONT));
+}
+
+/**
+  * @brief  Set ADC group regular conversion data transfer: no transfer or
+  *         transfer by DMA, and DMA requests mode.
+  * @note   If transfer by DMA selected, specifies the DMA requests
+  *         mode:
+  *         - Limited mode (One shot mode): DMA transfer requests are stopped
+  *           when number of DMA data transfers (number of
+  *           ADC conversions) is reached.
+  *           This ADC mode is intended to be used with DMA mode non-circular.
+  *         - Unlimited mode: DMA transfer requests are unlimited,
+  *           whatever number of DMA data transfers (number of
+  *           ADC conversions).
+  *           This ADC mode is intended to be used with DMA mode circular.
+  * @note   If ADC DMA requests mode is set to unlimited and DMA is set to
+  *         mode non-circular:
+  *         when DMA transfers size will be reached, DMA will stop transfers of
+  *         ADC conversions data ADC will raise an overrun error
+  *        (overrun flag and interruption if enabled).
+  * @note   For devices with several ADC instances: ADC multimode DMA
+  *         settings are available using function @ref LL_ADC_SetMultiDMATransfer().
+  * @note   To configure DMA source address (peripheral address),
+  *         use function @ref LL_ADC_DMA_GetRegAddr().
+  * @rmtoll CR2      DMA            LL_ADC_REG_SetDMATransfer\n
+  *         CR2      DDS            LL_ADC_REG_SetDMATransfer
+  * @param  ADCx ADC instance
+  * @param  DMATransfer This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
+  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
+  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_REG_SetDMATransfer(ADC_TypeDef *ADCx, uint32_t DMATransfer)
+{
+  MODIFY_REG(ADCx->CR2, ADC_CR2_DMA | ADC_CR2_DDS, DMATransfer);
+}
+
+/**
+  * @brief  Get ADC group regular conversion data transfer: no transfer or
+  *         transfer by DMA, and DMA requests mode.
+  * @note   If transfer by DMA selected, specifies the DMA requests
+  *         mode:
+  *         - Limited mode (One shot mode): DMA transfer requests are stopped
+  *           when number of DMA data transfers (number of
+  *           ADC conversions) is reached.
+  *           This ADC mode is intended to be used with DMA mode non-circular.
+  *         - Unlimited mode: DMA transfer requests are unlimited,
+  *           whatever number of DMA data transfers (number of
+  *           ADC conversions).
+  *           This ADC mode is intended to be used with DMA mode circular.
+  * @note   If ADC DMA requests mode is set to unlimited and DMA is set to
+  *         mode non-circular:
+  *         when DMA transfers size will be reached, DMA will stop transfers of
+  *         ADC conversions data ADC will raise an overrun error
+  *         (overrun flag and interruption if enabled).
+  * @note   For devices with several ADC instances: ADC multimode DMA
+  *         settings are available using function @ref LL_ADC_GetMultiDMATransfer().
+  * @note   To configure DMA source address (peripheral address),
+  *         use function @ref LL_ADC_DMA_GetRegAddr().
+  * @rmtoll CR2      DMA            LL_ADC_REG_GetDMATransfer\n
+  *         CR2      DDS            LL_ADC_REG_GetDMATransfer
+  * @param  ADCx ADC instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
+  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
+  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
+  */
+__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(const ADC_TypeDef *ADCx)
+{
+  return (uint32_t)(READ_BIT(ADCx->CR2, ADC_CR2_DMA | ADC_CR2_DDS));
+}
+
+/**
+  * @brief  Specify which ADC flag between EOC (end of unitary conversion)
+  *         or EOS (end of sequence conversions) is used to indicate
+  *         the end of conversion.
+  * @note   This feature is aimed to be set when using ADC with
+  *         programming model by polling or interruption
+  *         (programming model by DMA usually uses DMA interruptions
+  *         to indicate end of conversion and data transfer).
+  * @note   For ADC group injected, end of conversion (flag&IT) is raised
+  *         only at the end of the sequence.
+  * @rmtoll CR2      EOCS           LL_ADC_REG_SetFlagEndOfConversion
+  * @param  ADCx ADC instance
+  * @param  EocSelection This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_REG_FLAG_EOC_SEQUENCE_CONV
+  *         @arg @ref LL_ADC_REG_FLAG_EOC_UNITARY_CONV
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_REG_SetFlagEndOfConversion(ADC_TypeDef *ADCx, uint32_t EocSelection)
+{
+  MODIFY_REG(ADCx->CR2, ADC_CR2_EOCS, EocSelection);
+}
+
+/**
+  * @brief  Get which ADC flag between EOC (end of unitary conversion)
+  *         or EOS (end of sequence conversions) is used to indicate
+  *         the end of conversion.
+  * @rmtoll CR2      EOCS           LL_ADC_REG_GetFlagEndOfConversion
+  * @param  ADCx ADC instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_REG_FLAG_EOC_SEQUENCE_CONV
+  *         @arg @ref LL_ADC_REG_FLAG_EOC_UNITARY_CONV
+  */
+__STATIC_INLINE uint32_t LL_ADC_REG_GetFlagEndOfConversion(const ADC_TypeDef *ADCx)
+{
+  return (uint32_t)(READ_BIT(ADCx->CR2, ADC_CR2_EOCS));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EF_Configuration_ADC_Group_Injected Configuration of ADC hierarchical scope: group injected
+  * @{
+  */
+
+/**
+  * @brief  Set ADC group injected conversion trigger source:
+  *         internal (SW start) or from external IP (timer event,
+  *         external interrupt line).
+  * @note   On this STM32 series, setting of external trigger edge is performed
+  *         using function @ref LL_ADC_INJ_StartConversionExtTrig().
+  * @note   Availability of parameters of trigger sources from timer
+  *         depends on timers availability on the selected device.
+  * @rmtoll CR2      JEXTSEL        LL_ADC_INJ_SetTriggerSource\n
+  *         CR2      JEXTEN         LL_ADC_INJ_SetTriggerSource
+  * @param  ADCx ADC instance
+  * @param  TriggerSource This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_INJ_TRIG_SOFTWARE
+  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH4
+  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO
+  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_CH1
+  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_TRGO
+  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH2
+  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH4
+  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_CH1
+  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_CH2
+  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_CH3
+  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_TRGO
+  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM5_CH4
+  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM5_TRGO
+  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH2
+  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH3
+  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH4
+  *         @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE15
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_INJ_SetTriggerSource(ADC_TypeDef *ADCx, uint32_t TriggerSource)
+{
+  /* Note: On this STM32 series, ADC group injected external trigger edge       */
+  /*       is used to perform a ADC conversion start.                           */
+  /*       This function does not set external trigger edge.                    */
+  /*       This feature is set using function                                   */
+  /*       @ref LL_ADC_INJ_StartConversionExtTrig().                            */
+  MODIFY_REG(ADCx->CR2, ADC_CR2_JEXTSEL, (TriggerSource & ADC_CR2_JEXTSEL));
+}
+
+/**
+  * @brief  Get ADC group injected conversion trigger source:
+  *         internal (SW start) or from external IP (timer event,
+  *         external interrupt line).
+  * @note   To determine whether group injected trigger source is
+  *         internal (SW start) or external, without detail
+  *         of which peripheral is selected as external trigger,
+  *         (equivalent to
+  *         "if(LL_ADC_INJ_GetTriggerSource(ADC1) == LL_ADC_INJ_TRIG_SOFTWARE)")
+  *         use function @ref LL_ADC_INJ_IsTriggerSourceSWStart.
+  * @note   Availability of parameters of trigger sources from timer
+  *         depends on timers availability on the selected device.
+  * @rmtoll CR2      JEXTSEL        LL_ADC_INJ_GetTriggerSource\n
+  *         CR2      JEXTEN         LL_ADC_INJ_GetTriggerSource
+  * @param  ADCx ADC instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_INJ_TRIG_SOFTWARE
+  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_CH4
+  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM1_TRGO
+  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_CH1
+  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM2_TRGO
+  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH2
+  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM3_CH4
+  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_CH1
+  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_CH2
+  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_CH3
+  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM4_TRGO
+  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM5_CH4
+  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM5_TRGO
+  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH2
+  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH3
+  *         @arg @ref LL_ADC_INJ_TRIG_EXT_TIM8_CH4
+  *         @arg @ref LL_ADC_INJ_TRIG_EXT_EXTI_LINE15
+  */
+__STATIC_INLINE uint32_t LL_ADC_INJ_GetTriggerSource(const ADC_TypeDef *ADCx)
+{
+  uint32_t TriggerSource = READ_BIT(ADCx->CR2, ADC_CR2_JEXTSEL | ADC_CR2_JEXTEN);
+
+  /* Value for shift of {0; 4; 8; 12} depending on value of bitfield          */
+  /* corresponding to ADC_CR2_JEXTEN {0; 1; 2; 3}.                            */
+  uint32_t ShiftExten = ((TriggerSource & ADC_CR2_JEXTEN) >> (ADC_INJ_TRIG_EXTEN_BITOFFSET_POS - 2UL));
+
+  /* Set bitfield corresponding to ADC_CR2_JEXTEN and ADC_CR2_JEXTSEL         */
+  /* to match with triggers literals definition.                              */
+  return ((TriggerSource
+           & (ADC_INJ_TRIG_SOURCE_MASK << ShiftExten) & ADC_CR2_JEXTSEL)
+          | ((ADC_INJ_TRIG_EDGE_MASK << ShiftExten) & ADC_CR2_JEXTEN)
+         );
+}
+
+/**
+  * @brief  Get ADC group injected conversion trigger source internal (SW start)
+            or external
+  * @note   In case of group injected trigger source set to external trigger,
+  *         to determine which peripheral is selected as external trigger,
+  *         use function @ref LL_ADC_INJ_GetTriggerSource.
+  * @rmtoll CR2      JEXTEN         LL_ADC_INJ_IsTriggerSourceSWStart
+  * @param  ADCx ADC instance
+  * @retval Value "0" if trigger source external trigger
+  *         Value "1" if trigger source SW start.
+  */
+__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
+{
+  return (READ_BIT(ADCx->CR2, ADC_CR2_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_CR2_JEXTEN));
+}
+
+/**
+  * @brief  Get ADC group injected conversion trigger polarity.
+  *         Applicable only for trigger source set to external trigger.
+  * @rmtoll CR2      JEXTEN         LL_ADC_INJ_GetTriggerEdge
+  * @param  ADCx ADC instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISING
+  *         @arg @ref LL_ADC_INJ_TRIG_EXT_FALLING
+  *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISINGFALLING
+  */
+__STATIC_INLINE uint32_t LL_ADC_INJ_GetTriggerEdge(const ADC_TypeDef *ADCx)
+{
+  return (uint32_t)(READ_BIT(ADCx->CR2, ADC_CR2_JEXTEN));
+}
+
+/**
+  * @brief  Set ADC group injected sequencer length and scan direction.
+  * @note   This function performs configuration of:
+  *         - Sequence length: Number of ranks in the scan sequence.
+  *         - Sequence direction: Unless specified in parameters, sequencer
+  *           scan direction is forward (from rank 1 to rank n).
+  * @note   On this STM32 series, group injected sequencer configuration
+  *         is conditioned to ADC instance sequencer mode.
+  *         If ADC instance sequencer mode is disabled, sequencers of
+  *         all groups (group regular, group injected) can be configured
+  *         but their execution is disabled (limited to rank 1).
+  *         Refer to function @ref LL_ADC_SetSequencersScanMode().
+  * @note   Sequencer disabled is equivalent to sequencer of 1 rank:
+  *         ADC conversion on only 1 channel.
+  * @rmtoll JSQR     JL             LL_ADC_INJ_SetSequencerLength
+  * @param  ADCx ADC instance
+  * @param  SequencerNbRanks This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_INJ_SEQ_SCAN_DISABLE
+  *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS
+  *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS
+  *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_INJ_SetSequencerLength(ADC_TypeDef *ADCx, uint32_t SequencerNbRanks)
+{
+  MODIFY_REG(ADCx->JSQR, ADC_JSQR_JL, SequencerNbRanks);
+}
+
+/**
+  * @brief  Get ADC group injected sequencer length and scan direction.
+  * @note   This function retrieves:
+  *         - Sequence length: Number of ranks in the scan sequence.
+  *         - Sequence direction: Unless specified in parameters, sequencer
+  *           scan direction is forward (from rank 1 to rank n).
+  * @note   On this STM32 series, group injected sequencer configuration
+  *         is conditioned to ADC instance sequencer mode.
+  *         If ADC instance sequencer mode is disabled, sequencers of
+  *         all groups (group regular, group injected) can be configured
+  *         but their execution is disabled (limited to rank 1).
+  *         Refer to function @ref LL_ADC_SetSequencersScanMode().
+  * @note   Sequencer disabled is equivalent to sequencer of 1 rank:
+  *         ADC conversion on only 1 channel.
+  * @rmtoll JSQR     JL             LL_ADC_INJ_GetSequencerLength
+  * @param  ADCx ADC instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_INJ_SEQ_SCAN_DISABLE
+  *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS
+  *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS
+  *         @arg @ref LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS
+  */
+__STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerLength(const ADC_TypeDef *ADCx)
+{
+  return (uint32_t)(READ_BIT(ADCx->JSQR, ADC_JSQR_JL));
+}
+
+/**
+  * @brief  Set ADC group injected sequencer discontinuous mode:
+  *         sequence subdivided and scan conversions interrupted every selected
+  *         number of ranks.
+  * @note   It is not possible to enable both ADC group injected
+  *         auto-injected mode and sequencer discontinuous mode.
+  * @rmtoll CR1      DISCEN         LL_ADC_INJ_SetSequencerDiscont
+  * @param  ADCx ADC instance
+  * @param  SeqDiscont This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_INJ_SEQ_DISCONT_DISABLE
+  *         @arg @ref LL_ADC_INJ_SEQ_DISCONT_1RANK
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_INJ_SetSequencerDiscont(ADC_TypeDef *ADCx, uint32_t SeqDiscont)
+{
+  MODIFY_REG(ADCx->CR1, ADC_CR1_JDISCEN, SeqDiscont);
+}
+
+/**
+  * @brief  Get ADC group injected sequencer discontinuous mode:
+  *         sequence subdivided and scan conversions interrupted every selected
+  *         number of ranks.
+  * @rmtoll CR1      DISCEN         LL_ADC_REG_GetSequencerDiscont
+  * @param  ADCx ADC instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_INJ_SEQ_DISCONT_DISABLE
+  *         @arg @ref LL_ADC_INJ_SEQ_DISCONT_1RANK
+  */
+__STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerDiscont(const ADC_TypeDef *ADCx)
+{
+  return (uint32_t)(READ_BIT(ADCx->CR1, ADC_CR1_JDISCEN));
+}
+
+/**
+  * @brief  Set ADC group injected sequence: channel on the selected
+  *         sequence rank.
+  * @note   Depending on devices and packages, some channels may not be available.
+  *         Refer to device datasheet for channels availability.
+  * @note   On this STM32 series, to measure internal channels (VrefInt,
+  *         TempSensor, ...), measurement paths to internal channels must be
+  *         enabled separately.
+  *         This can be done using function @ref LL_ADC_SetCommonPathInternalCh().
+  * @rmtoll JSQR     JSQ1           LL_ADC_INJ_SetSequencerRanks\n
+  *         JSQR     JSQ2           LL_ADC_INJ_SetSequencerRanks\n
+  *         JSQR     JSQ3           LL_ADC_INJ_SetSequencerRanks\n
+  *         JSQR     JSQ4           LL_ADC_INJ_SetSequencerRanks
+  * @param  ADCx ADC instance
+  * @param  Rank This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_INJ_RANK_1
+  *         @arg @ref LL_ADC_INJ_RANK_2
+  *         @arg @ref LL_ADC_INJ_RANK_3
+  *         @arg @ref LL_ADC_INJ_RANK_4
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_CHANNEL_0
+  *         @arg @ref LL_ADC_CHANNEL_1
+  *         @arg @ref LL_ADC_CHANNEL_2
+  *         @arg @ref LL_ADC_CHANNEL_3
+  *         @arg @ref LL_ADC_CHANNEL_4
+  *         @arg @ref LL_ADC_CHANNEL_5
+  *         @arg @ref LL_ADC_CHANNEL_6
+  *         @arg @ref LL_ADC_CHANNEL_7
+  *         @arg @ref LL_ADC_CHANNEL_8
+  *         @arg @ref LL_ADC_CHANNEL_9
+  *         @arg @ref LL_ADC_CHANNEL_10
+  *         @arg @ref LL_ADC_CHANNEL_11
+  *         @arg @ref LL_ADC_CHANNEL_12
+  *         @arg @ref LL_ADC_CHANNEL_13
+  *         @arg @ref LL_ADC_CHANNEL_14
+  *         @arg @ref LL_ADC_CHANNEL_15
+  *         @arg @ref LL_ADC_CHANNEL_16
+  *         @arg @ref LL_ADC_CHANNEL_17
+  *         @arg @ref LL_ADC_CHANNEL_18
+  *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
+  *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)(2)
+  *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
+  *
+  *         (1) On STM32F4, parameter available only on ADC instance: ADC1.\n
+  *         (2) On devices STM32F42x and STM32F43x, limitation: this internal channel is shared between temperature sensor and Vbat, only 1 measurement path must be enabled.
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_INJ_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
+{
+  /* Set bits with content of parameter "Channel" with bits position          */
+  /* in register depending on parameter "Rank".                               */
+  /* Parameters "Rank" and "Channel" are used with masks because containing   */
+  /* other bits reserved for other purpose.                                   */
+  uint32_t tmpreg1 = (READ_BIT(ADCx->JSQR, ADC_JSQR_JL) >> ADC_JSQR_JL_Pos) + 1UL;
+
+  MODIFY_REG(ADCx->JSQR,
+             ADC_CHANNEL_ID_NUMBER_MASK << (5UL * (uint8_t)(((Rank) + 3UL) - (tmpreg1))),
+             (Channel & ADC_CHANNEL_ID_NUMBER_MASK) << (5UL * (uint8_t)(((Rank) + 3UL) - (tmpreg1))));
+}
+
+/**
+  * @brief  Get ADC group injected sequence: channel on the selected
+  *         sequence rank.
+  * @note   Depending on devices and packages, some channels may not be available.
+  *         Refer to device datasheet for channels availability.
+  * @note   Usage of the returned channel number:
+  *         - To reinject this channel into another function LL_ADC_xxx:
+  *           the returned channel number is only partly formatted on definition
+  *           of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared
+  *           with parts of literals LL_ADC_CHANNEL_x or using
+  *           helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
+  *           Then the selected literal LL_ADC_CHANNEL_x can be used
+  *           as parameter for another function.
+  *         - To get the channel number in decimal format:
+  *           process the returned value with the helper macro
+  *           @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
+  * @rmtoll JSQR     JSQ1           LL_ADC_INJ_SetSequencerRanks\n
+  *         JSQR     JSQ2           LL_ADC_INJ_SetSequencerRanks\n
+  *         JSQR     JSQ3           LL_ADC_INJ_SetSequencerRanks\n
+  *         JSQR     JSQ4           LL_ADC_INJ_SetSequencerRanks
+  * @param  ADCx ADC instance
+  * @param  Rank This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_INJ_RANK_1
+  *         @arg @ref LL_ADC_INJ_RANK_2
+  *         @arg @ref LL_ADC_INJ_RANK_3
+  *         @arg @ref LL_ADC_INJ_RANK_4
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_CHANNEL_0
+  *         @arg @ref LL_ADC_CHANNEL_1
+  *         @arg @ref LL_ADC_CHANNEL_2
+  *         @arg @ref LL_ADC_CHANNEL_3
+  *         @arg @ref LL_ADC_CHANNEL_4
+  *         @arg @ref LL_ADC_CHANNEL_5
+  *         @arg @ref LL_ADC_CHANNEL_6
+  *         @arg @ref LL_ADC_CHANNEL_7
+  *         @arg @ref LL_ADC_CHANNEL_8
+  *         @arg @ref LL_ADC_CHANNEL_9
+  *         @arg @ref LL_ADC_CHANNEL_10
+  *         @arg @ref LL_ADC_CHANNEL_11
+  *         @arg @ref LL_ADC_CHANNEL_12
+  *         @arg @ref LL_ADC_CHANNEL_13
+  *         @arg @ref LL_ADC_CHANNEL_14
+  *         @arg @ref LL_ADC_CHANNEL_15
+  *         @arg @ref LL_ADC_CHANNEL_16
+  *         @arg @ref LL_ADC_CHANNEL_17
+  *         @arg @ref LL_ADC_CHANNEL_18
+  *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
+  *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)(2)
+  *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
+  *
+  *         (1) On STM32F4, parameter available only on ADC instance: ADC1.\n
+  *         (2) On devices STM32F42x and STM32F43x, limitation: this internal channel is shared between temperature sensor and Vbat, only 1 measurement path must be enabled.\n
+  *         (1) For ADC channel read back from ADC register,
+  *             comparison with internal channel parameter to be done
+  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
+  */
+__STATIC_INLINE uint32_t LL_ADC_INJ_GetSequencerRanks(const ADC_TypeDef *ADCx, uint32_t Rank)
+{
+  uint32_t tmpreg1 = (READ_BIT(ADCx->JSQR, ADC_JSQR_JL) >> ADC_JSQR_JL_Pos)  + 1UL;
+
+  return (uint32_t)(READ_BIT(ADCx->JSQR,
+                             ADC_CHANNEL_ID_NUMBER_MASK << (5UL * (uint8_t)(((Rank) + 3UL) - (tmpreg1))))
+                    >> (5UL * (uint8_t)(((Rank) + 3UL) - (tmpreg1)))
+                   );
+}
+
+/**
+  * @brief  Set ADC group injected conversion trigger:
+  *         independent or from ADC group regular.
+  * @note   This mode can be used to extend number of data registers
+  *         updated after one ADC conversion trigger and with data
+  *         permanently kept (not erased by successive conversions of scan of
+  *         ADC sequencer ranks), up to 5 data registers:
+  *         1 data register on ADC group regular, 4 data registers
+  *         on ADC group injected.
+  * @note   If ADC group injected injected trigger source is set to an
+  *         external trigger, this feature must be must be set to
+  *         independent trigger.
+  *         ADC group injected automatic trigger is compliant only with
+  *         group injected trigger source set to SW start, without any
+  *         further action on  ADC group injected conversion start or stop:
+  *         in this case, ADC group injected is controlled only
+  *         from ADC group regular.
+  * @note   It is not possible to enable both ADC group injected
+  *         auto-injected mode and sequencer discontinuous mode.
+  * @rmtoll CR1      JAUTO          LL_ADC_INJ_SetTrigAuto
+  * @param  ADCx ADC instance
+  * @param  TrigAuto This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_INJ_TRIG_INDEPENDENT
+  *         @arg @ref LL_ADC_INJ_TRIG_FROM_GRP_REGULAR
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_INJ_SetTrigAuto(ADC_TypeDef *ADCx, uint32_t TrigAuto)
+{
+  MODIFY_REG(ADCx->CR1, ADC_CR1_JAUTO, TrigAuto);
+}
+
+/**
+  * @brief  Get ADC group injected conversion trigger:
+  *         independent or from ADC group regular.
+  * @rmtoll CR1      JAUTO          LL_ADC_INJ_GetTrigAuto
+  * @param  ADCx ADC instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_INJ_TRIG_INDEPENDENT
+  *         @arg @ref LL_ADC_INJ_TRIG_FROM_GRP_REGULAR
+  */
+__STATIC_INLINE uint32_t LL_ADC_INJ_GetTrigAuto(const ADC_TypeDef *ADCx)
+{
+  return (uint32_t)(READ_BIT(ADCx->CR1, ADC_CR1_JAUTO));
+}
+
+/**
+  * @brief  Set ADC group injected offset.
+  * @note   It sets:
+  *         - ADC group injected rank to which the offset programmed
+  *           will be applied
+  *         - Offset level (offset to be subtracted from the raw
+  *           converted data).
+  *         Caution: Offset format is dependent to ADC resolution:
+  *         offset has to be left-aligned on bit 11, the LSB (right bits)
+  *         are set to 0.
+  * @note   Offset cannot be enabled or disabled.
+  *         To emulate offset disabled, set an offset value equal to 0.
+  * @rmtoll JOFR1    JOFFSET1       LL_ADC_INJ_SetOffset\n
+  *         JOFR2    JOFFSET2       LL_ADC_INJ_SetOffset\n
+  *         JOFR3    JOFFSET3       LL_ADC_INJ_SetOffset\n
+  *         JOFR4    JOFFSET4       LL_ADC_INJ_SetOffset
+  * @param  ADCx ADC instance
+  * @param  Rank This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_INJ_RANK_1
+  *         @arg @ref LL_ADC_INJ_RANK_2
+  *         @arg @ref LL_ADC_INJ_RANK_3
+  *         @arg @ref LL_ADC_INJ_RANK_4
+  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_INJ_SetOffset(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t OffsetLevel)
+{
+  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->JOFR1, __ADC_MASK_SHIFT(Rank, ADC_INJ_JOFRX_REGOFFSET_MASK));
+
+  MODIFY_REG(*preg,
+             ADC_JOFR1_JOFFSET1,
+             OffsetLevel);
+}
+
+/**
+  * @brief  Get ADC group injected offset.
+  * @note   It gives offset level (offset to be subtracted from the raw converted data).
+  *         Caution: Offset format is dependent to ADC resolution:
+  *         offset has to be left-aligned on bit 11, the LSB (right bits)
+  *         are set to 0.
+  * @rmtoll JOFR1    JOFFSET1       LL_ADC_INJ_GetOffset\n
+  *         JOFR2    JOFFSET2       LL_ADC_INJ_GetOffset\n
+  *         JOFR3    JOFFSET3       LL_ADC_INJ_GetOffset\n
+  *         JOFR4    JOFFSET4       LL_ADC_INJ_GetOffset
+  * @param  ADCx ADC instance
+  * @param  Rank This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_INJ_RANK_1
+  *         @arg @ref LL_ADC_INJ_RANK_2
+  *         @arg @ref LL_ADC_INJ_RANK_3
+  *         @arg @ref LL_ADC_INJ_RANK_4
+  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
+  */
+__STATIC_INLINE uint32_t LL_ADC_INJ_GetOffset(const ADC_TypeDef *ADCx, uint32_t Rank)
+{
+  __IO uint32_t const *preg = __ADC_PTR_REG_OFFSET(ADCx->JOFR1, __ADC_MASK_SHIFT(Rank, ADC_INJ_JOFRX_REGOFFSET_MASK));
+
+  return (uint32_t)(READ_BIT(*preg,
+                             ADC_JOFR1_JOFFSET1)
+                   );
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EF_Configuration_Channels Configuration of ADC hierarchical scope: channels
+  * @{
+  */
+
+/**
+  * @brief  Set sampling time of the selected ADC channel
+  *         Unit: ADC clock cycles.
+  * @note   On this device, sampling time is on channel scope: independently
+  *         of channel mapped on ADC group regular or injected.
+  * @note   In case of internal channel (VrefInt, TempSensor, ...) to be
+  *         converted:
+  *         sampling time constraints must be respected (sampling time can be
+  *         adjusted in function of ADC clock frequency and sampling time
+  *         setting).
+  *         Refer to device datasheet for timings values (parameters TS_vrefint,
+  *         TS_temp, ...).
+  * @note   Conversion time is the addition of sampling time and processing time.
+  *         Refer to reference manual for ADC processing time of
+  *         this STM32 series.
+  * @note   In case of ADC conversion of internal channel (VrefInt,
+  *         temperature sensor, ...), a sampling time minimum value
+  *         is required.
+  *         Refer to device datasheet.
+  * @rmtoll SMPR1    SMP18          LL_ADC_SetChannelSamplingTime\n
+  *         SMPR1    SMP17          LL_ADC_SetChannelSamplingTime\n
+  *         SMPR1    SMP16          LL_ADC_SetChannelSamplingTime\n
+  *         SMPR1    SMP15          LL_ADC_SetChannelSamplingTime\n
+  *         SMPR1    SMP14          LL_ADC_SetChannelSamplingTime\n
+  *         SMPR1    SMP13          LL_ADC_SetChannelSamplingTime\n
+  *         SMPR1    SMP12          LL_ADC_SetChannelSamplingTime\n
+  *         SMPR1    SMP11          LL_ADC_SetChannelSamplingTime\n
+  *         SMPR1    SMP10          LL_ADC_SetChannelSamplingTime\n
+  *         SMPR2    SMP9           LL_ADC_SetChannelSamplingTime\n
+  *         SMPR2    SMP8           LL_ADC_SetChannelSamplingTime\n
+  *         SMPR2    SMP7           LL_ADC_SetChannelSamplingTime\n
+  *         SMPR2    SMP6           LL_ADC_SetChannelSamplingTime\n
+  *         SMPR2    SMP5           LL_ADC_SetChannelSamplingTime\n
+  *         SMPR2    SMP4           LL_ADC_SetChannelSamplingTime\n
+  *         SMPR2    SMP3           LL_ADC_SetChannelSamplingTime\n
+  *         SMPR2    SMP2           LL_ADC_SetChannelSamplingTime\n
+  *         SMPR2    SMP1           LL_ADC_SetChannelSamplingTime\n
+  *         SMPR2    SMP0           LL_ADC_SetChannelSamplingTime
+  * @param  ADCx ADC instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_CHANNEL_0
+  *         @arg @ref LL_ADC_CHANNEL_1
+  *         @arg @ref LL_ADC_CHANNEL_2
+  *         @arg @ref LL_ADC_CHANNEL_3
+  *         @arg @ref LL_ADC_CHANNEL_4
+  *         @arg @ref LL_ADC_CHANNEL_5
+  *         @arg @ref LL_ADC_CHANNEL_6
+  *         @arg @ref LL_ADC_CHANNEL_7
+  *         @arg @ref LL_ADC_CHANNEL_8
+  *         @arg @ref LL_ADC_CHANNEL_9
+  *         @arg @ref LL_ADC_CHANNEL_10
+  *         @arg @ref LL_ADC_CHANNEL_11
+  *         @arg @ref LL_ADC_CHANNEL_12
+  *         @arg @ref LL_ADC_CHANNEL_13
+  *         @arg @ref LL_ADC_CHANNEL_14
+  *         @arg @ref LL_ADC_CHANNEL_15
+  *         @arg @ref LL_ADC_CHANNEL_16
+  *         @arg @ref LL_ADC_CHANNEL_17
+  *         @arg @ref LL_ADC_CHANNEL_18
+  *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
+  *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)(2)
+  *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
+  *
+  *         (1) On STM32F4, parameter available only on ADC instance: ADC1.\n
+  *         (2) On devices STM32F42x and STM32F43x, limitation: this internal channel is shared between temperature sensor and Vbat, only 1 measurement path must be enabled.
+  * @param  SamplingTime This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_SAMPLINGTIME_3CYCLES
+  *         @arg @ref LL_ADC_SAMPLINGTIME_15CYCLES
+  *         @arg @ref LL_ADC_SAMPLINGTIME_28CYCLES
+  *         @arg @ref LL_ADC_SAMPLINGTIME_56CYCLES
+  *         @arg @ref LL_ADC_SAMPLINGTIME_84CYCLES
+  *         @arg @ref LL_ADC_SAMPLINGTIME_112CYCLES
+  *         @arg @ref LL_ADC_SAMPLINGTIME_144CYCLES
+  *         @arg @ref LL_ADC_SAMPLINGTIME_480CYCLES
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
+{
+  /* Set bits with content of parameter "SamplingTime" with bits position     */
+  /* in register and register position depending on parameter "Channel".      */
+  /* Parameter "Channel" is used with masks because containing                */
+  /* other bits reserved for other purpose.                                   */
+  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
+
+  MODIFY_REG(*preg,
+             ADC_SMPR2_SMP0 << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK),
+             SamplingTime   << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK));
+}
+
+/**
+  * @brief  Get sampling time of the selected ADC channel
+  *         Unit: ADC clock cycles.
+  * @note   On this device, sampling time is on channel scope: independently
+  *         of channel mapped on ADC group regular or injected.
+  * @note   Conversion time is the addition of sampling time and processing time.
+  *         Refer to reference manual for ADC processing time of
+  *         this STM32 series.
+  * @rmtoll SMPR1    SMP18          LL_ADC_GetChannelSamplingTime\n
+  *         SMPR1    SMP17          LL_ADC_GetChannelSamplingTime\n
+  *         SMPR1    SMP16          LL_ADC_GetChannelSamplingTime\n
+  *         SMPR1    SMP15          LL_ADC_GetChannelSamplingTime\n
+  *         SMPR1    SMP14          LL_ADC_GetChannelSamplingTime\n
+  *         SMPR1    SMP13          LL_ADC_GetChannelSamplingTime\n
+  *         SMPR1    SMP12          LL_ADC_GetChannelSamplingTime\n
+  *         SMPR1    SMP11          LL_ADC_GetChannelSamplingTime\n
+  *         SMPR1    SMP10          LL_ADC_GetChannelSamplingTime\n
+  *         SMPR2    SMP9           LL_ADC_GetChannelSamplingTime\n
+  *         SMPR2    SMP8           LL_ADC_GetChannelSamplingTime\n
+  *         SMPR2    SMP7           LL_ADC_GetChannelSamplingTime\n
+  *         SMPR2    SMP6           LL_ADC_GetChannelSamplingTime\n
+  *         SMPR2    SMP5           LL_ADC_GetChannelSamplingTime\n
+  *         SMPR2    SMP4           LL_ADC_GetChannelSamplingTime\n
+  *         SMPR2    SMP3           LL_ADC_GetChannelSamplingTime\n
+  *         SMPR2    SMP2           LL_ADC_GetChannelSamplingTime\n
+  *         SMPR2    SMP1           LL_ADC_GetChannelSamplingTime\n
+  *         SMPR2    SMP0           LL_ADC_GetChannelSamplingTime
+  * @param  ADCx ADC instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_CHANNEL_0
+  *         @arg @ref LL_ADC_CHANNEL_1
+  *         @arg @ref LL_ADC_CHANNEL_2
+  *         @arg @ref LL_ADC_CHANNEL_3
+  *         @arg @ref LL_ADC_CHANNEL_4
+  *         @arg @ref LL_ADC_CHANNEL_5
+  *         @arg @ref LL_ADC_CHANNEL_6
+  *         @arg @ref LL_ADC_CHANNEL_7
+  *         @arg @ref LL_ADC_CHANNEL_8
+  *         @arg @ref LL_ADC_CHANNEL_9
+  *         @arg @ref LL_ADC_CHANNEL_10
+  *         @arg @ref LL_ADC_CHANNEL_11
+  *         @arg @ref LL_ADC_CHANNEL_12
+  *         @arg @ref LL_ADC_CHANNEL_13
+  *         @arg @ref LL_ADC_CHANNEL_14
+  *         @arg @ref LL_ADC_CHANNEL_15
+  *         @arg @ref LL_ADC_CHANNEL_16
+  *         @arg @ref LL_ADC_CHANNEL_17
+  *         @arg @ref LL_ADC_CHANNEL_18
+  *         @arg @ref LL_ADC_CHANNEL_VREFINT      (1)
+  *         @arg @ref LL_ADC_CHANNEL_TEMPSENSOR   (1)(2)
+  *         @arg @ref LL_ADC_CHANNEL_VBAT         (1)
+  *
+  *         (1) On STM32F4, parameter available only on ADC instance: ADC1.\n
+  *         (2) On devices STM32F42x and STM32F43x, limitation: this internal channel is shared between temperature sensor and Vbat, only 1 measurement path must be enabled.
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_SAMPLINGTIME_3CYCLES
+  *         @arg @ref LL_ADC_SAMPLINGTIME_15CYCLES
+  *         @arg @ref LL_ADC_SAMPLINGTIME_28CYCLES
+  *         @arg @ref LL_ADC_SAMPLINGTIME_56CYCLES
+  *         @arg @ref LL_ADC_SAMPLINGTIME_84CYCLES
+  *         @arg @ref LL_ADC_SAMPLINGTIME_112CYCLES
+  *         @arg @ref LL_ADC_SAMPLINGTIME_144CYCLES
+  *         @arg @ref LL_ADC_SAMPLINGTIME_480CYCLES
+  */
+__STATIC_INLINE uint32_t LL_ADC_GetChannelSamplingTime(const ADC_TypeDef *ADCx, uint32_t Channel)
+{
+  __IO uint32_t const *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
+
+  return (uint32_t)(READ_BIT(*preg,
+                             ADC_SMPR2_SMP0 << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK))
+                    >> __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK)
+                   );
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EF_Configuration_ADC_AnalogWatchdog Configuration of ADC transversal scope: analog watchdog
+  * @{
+  */
+
+/**
+  * @brief  Set ADC analog watchdog monitored channels:
+  *         a single channel or all channels,
+  *         on ADC groups regular and-or injected.
+  * @note   Once monitored channels are selected, analog watchdog
+  *         is enabled.
+  * @note   In case of need to define a single channel to monitor
+  *         with analog watchdog from sequencer channel definition,
+  *         use helper macro @ref __LL_ADC_ANALOGWD_CHANNEL_GROUP().
+  * @note   On this STM32 series, there is only 1 kind of analog watchdog
+  *         instance:
+  *         - AWD standard (instance AWD1):
+  *           - channels monitored: can monitor 1 channel or all channels.
+  *           - groups monitored: ADC groups regular and-or injected.
+  *           - resolution: resolution is not limited (corresponds to
+  *             ADC resolution configured).
+  * @rmtoll CR1      AWD1CH         LL_ADC_SetAnalogWDMonitChannels\n
+  *         CR1      AWD1SGL        LL_ADC_SetAnalogWDMonitChannels\n
+  *         CR1      AWD1EN         LL_ADC_SetAnalogWDMonitChannels
+  * @param  ADCx ADC instance
+  * @param  AWDChannelGroup This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_AWD_DISABLE
+  *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG
+  *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_INJ
+  *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_0_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_1_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_2_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_3_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_4_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_5_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_6_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_7_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_8_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_9_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_10_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_11_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_12_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_13_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_14_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_15_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_16_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_17_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_18_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG          (1)
+  *         @arg @ref LL_ADC_AWD_CH_VREFINT_INJ          (1)
+  *         @arg @ref LL_ADC_AWD_CH_VREFINT_REG_INJ      (1)
+  *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG       (1)(2)
+  *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_INJ       (1)(2)
+  *         @arg @ref LL_ADC_AWD_CH_TEMPSENSOR_REG_INJ   (1)(2)
+  *         @arg @ref LL_ADC_AWD_CH_VBAT_REG             (1)
+  *         @arg @ref LL_ADC_AWD_CH_VBAT_INJ             (1)
+  *         @arg @ref LL_ADC_AWD_CH_VBAT_REG_INJ         (1)
+  *
+  *         (1) On STM32F4, parameter available only on ADC instance: ADC1.\n
+  *         (2) On devices STM32F42x and STM32F43x, limitation: this internal channel is shared between temperature sensor and Vbat, only 1 measurement path must be enabled.
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDChannelGroup)
+{
+  MODIFY_REG(ADCx->CR1,
+             (ADC_CR1_AWDEN | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL | ADC_CR1_AWDCH),
+             AWDChannelGroup);
+}
+
+/**
+  * @brief  Get ADC analog watchdog monitored channel.
+  * @note   Usage of the returned channel number:
+  *         - To reinject this channel into another function LL_ADC_xxx:
+  *           the returned channel number is only partly formatted on definition
+  *           of literals LL_ADC_CHANNEL_x. Therefore, it has to be compared
+  *           with parts of literals LL_ADC_CHANNEL_x or using
+  *           helper macro @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
+  *           Then the selected literal LL_ADC_CHANNEL_x can be used
+  *           as parameter for another function.
+  *         - To get the channel number in decimal format:
+  *           process the returned value with the helper macro
+  *           @ref __LL_ADC_CHANNEL_TO_DECIMAL_NB().
+  *           Applicable only when the analog watchdog is set to monitor
+  *           one channel.
+  * @note   On this STM32 series, there is only 1 kind of analog watchdog
+  *         instance:
+  *         - AWD standard (instance AWD1):
+  *           - channels monitored: can monitor 1 channel or all channels.
+  *           - groups monitored: ADC groups regular and-or injected.
+  *           - resolution: resolution is not limited (corresponds to
+  *             ADC resolution configured).
+  * @rmtoll CR1      AWD1CH         LL_ADC_GetAnalogWDMonitChannels\n
+  *         CR1      AWD1SGL        LL_ADC_GetAnalogWDMonitChannels\n
+  *         CR1      AWD1EN         LL_ADC_GetAnalogWDMonitChannels
+  * @param  ADCx ADC instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_AWD_DISABLE
+  *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG
+  *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_INJ
+  *         @arg @ref LL_ADC_AWD_ALL_CHANNELS_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_0_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_0_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_1_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_1_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_2_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_2_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_3_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_3_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_4_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_4_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_5_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_5_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_6_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_6_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_7_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_7_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_8_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_8_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_9_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_9_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_10_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_10_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_11_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_11_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_12_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_12_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_13_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_13_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_14_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_14_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_15_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_15_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_16_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_16_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_17_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_17_REG_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG
+  *         @arg @ref LL_ADC_AWD_CHANNEL_18_INJ
+  *         @arg @ref LL_ADC_AWD_CHANNEL_18_REG_INJ
+  */
+__STATIC_INLINE uint32_t LL_ADC_GetAnalogWDMonitChannels(const ADC_TypeDef *ADCx)
+{
+  return (uint32_t)(READ_BIT(ADCx->CR1, (ADC_CR1_AWDEN | ADC_CR1_JAWDEN | ADC_CR1_AWDSGL | ADC_CR1_AWDCH)));
+}
+
+/**
+  * @brief  Set ADC analog watchdog threshold value of threshold
+  *         high or low.
+  * @note   In case of ADC resolution different of 12 bits,
+  *         analog watchdog thresholds data require a specific shift.
+  *         Use helper macro @ref __LL_ADC_ANALOGWD_SET_THRESHOLD_RESOLUTION().
+  * @note   On this STM32 series, there is only 1 kind of analog watchdog
+  *         instance:
+  *         - AWD standard (instance AWD1):
+  *           - channels monitored: can monitor 1 channel or all channels.
+  *           - groups monitored: ADC groups regular and-or injected.
+  *           - resolution: resolution is not limited (corresponds to
+  *             ADC resolution configured).
+  * @rmtoll HTR      HT             LL_ADC_SetAnalogWDThresholds\n
+  *         LTR      LT             LL_ADC_SetAnalogWDThresholds
+  * @param  ADCx ADC instance
+  * @param  AWDThresholdsHighLow This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_AWD_THRESHOLD_HIGH
+  *         @arg @ref LL_ADC_AWD_THRESHOLD_LOW
+  * @param  AWDThresholdValue Value between Min_Data=0x000 and Max_Data=0xFFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_SetAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDThresholdsHighLow, uint32_t AWDThresholdValue)
+{
+  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->HTR, AWDThresholdsHighLow);
+
+  MODIFY_REG(*preg,
+             ADC_HTR_HT,
+             AWDThresholdValue);
+}
+
+/**
+  * @brief  Get ADC analog watchdog threshold value of threshold high or
+  *         threshold low.
+  * @note   In case of ADC resolution different of 12 bits,
+  *         analog watchdog thresholds data require a specific shift.
+  *         Use helper macro @ref __LL_ADC_ANALOGWD_GET_THRESHOLD_RESOLUTION().
+  * @rmtoll HTR      HT             LL_ADC_GetAnalogWDThresholds\n
+  *         LTR      LT             LL_ADC_GetAnalogWDThresholds
+  * @param  ADCx ADC instance
+  * @param  AWDThresholdsHighLow This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_AWD_THRESHOLD_HIGH
+  *         @arg @ref LL_ADC_AWD_THRESHOLD_LOW
+  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
+*/
+__STATIC_INLINE uint32_t LL_ADC_GetAnalogWDThresholds(const ADC_TypeDef *ADCx, uint32_t AWDThresholdsHighLow)
+{
+  __IO uint32_t const *preg = __ADC_PTR_REG_OFFSET(ADCx->HTR, AWDThresholdsHighLow);
+
+  return (uint32_t)(READ_BIT(*preg, ADC_HTR_HT));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EF_Configuration_ADC_Multimode Configuration of ADC hierarchical scope: multimode
+  * @{
+  */
+
+#if defined(ADC_MULTIMODE_SUPPORT)
+/**
+  * @brief  Set ADC multimode configuration to operate in independent mode
+  *         or multimode (for devices with several ADC instances).
+  * @note   If multimode configuration: the selected ADC instance is
+  *         either master or slave depending on hardware.
+  *         Refer to reference manual.
+  * @rmtoll CCR      MULTI          LL_ADC_SetMultimode
+  * @param  ADCxy_COMMON ADC common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
+  * @param  Multimode This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_MULTI_INDEPENDENT
+  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIMULT
+  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INTERL
+  *         @arg @ref LL_ADC_MULTI_DUAL_INJ_SIMULT
+  *         @arg @ref LL_ADC_MULTI_DUAL_INJ_ALTERN
+  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
+  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
+  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
+  *         @arg @ref LL_ADC_MULTI_TRIPLE_REG_SIM_INJ_SIM
+  *         @arg @ref LL_ADC_MULTI_TRIPLE_REG_SIM_INJ_ALT
+  *         @arg @ref LL_ADC_MULTI_TRIPLE_INJ_SIMULT
+  *         @arg @ref LL_ADC_MULTI_TRIPLE_REG_SIMULT
+  *         @arg @ref LL_ADC_MULTI_TRIPLE_REG_INTERL
+  *         @arg @ref LL_ADC_MULTI_TRIPLE_INJ_ALTERN
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_SetMultimode(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t Multimode)
+{
+  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_MULTI, Multimode);
+}
+
+/**
+  * @brief  Get ADC multimode configuration to operate in independent mode
+  *         or multimode (for devices with several ADC instances).
+  * @note   If multimode configuration: the selected ADC instance is
+  *         either master or slave depending on hardware.
+  *         Refer to reference manual.
+  * @rmtoll CCR      MULTI          LL_ADC_GetMultimode
+  * @param  ADCxy_COMMON ADC common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_MULTI_INDEPENDENT
+  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIMULT
+  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INTERL
+  *         @arg @ref LL_ADC_MULTI_DUAL_INJ_SIMULT
+  *         @arg @ref LL_ADC_MULTI_DUAL_INJ_ALTERN
+  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
+  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
+  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
+  *         @arg @ref LL_ADC_MULTI_TRIPLE_REG_SIM_INJ_SIM
+  *         @arg @ref LL_ADC_MULTI_TRIPLE_REG_SIM_INJ_ALT
+  *         @arg @ref LL_ADC_MULTI_TRIPLE_INJ_SIMULT
+  *         @arg @ref LL_ADC_MULTI_TRIPLE_REG_SIMULT
+  *         @arg @ref LL_ADC_MULTI_TRIPLE_REG_INTERL
+  *         @arg @ref LL_ADC_MULTI_TRIPLE_INJ_ALTERN
+  */
+__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
+{
+  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MULTI));
+}
+
+/**
+  * @brief  Set ADC multimode conversion data transfer: no transfer
+  *         or transfer by DMA.
+  * @note   If ADC multimode transfer by DMA is not selected:
+  *         each ADC uses its own DMA channel, with its individual
+  *         DMA transfer settings.
+  *         If ADC multimode transfer by DMA is selected:
+  *         One DMA channel is used for both ADC (DMA of ADC master)
+  *         Specifies the DMA requests mode:
+  *         - Limited mode (One shot mode): DMA transfer requests are stopped
+  *           when number of DMA data transfers (number of
+  *           ADC conversions) is reached.
+  *           This ADC mode is intended to be used with DMA mode non-circular.
+  *         - Unlimited mode: DMA transfer requests are unlimited,
+  *           whatever number of DMA data transfers (number of
+  *           ADC conversions).
+  *           This ADC mode is intended to be used with DMA mode circular.
+  * @note   If ADC DMA requests mode is set to unlimited and DMA is set to
+  *         mode non-circular:
+  *         when DMA transfers size will be reached, DMA will stop transfers of
+  *         ADC conversions data ADC will raise an overrun error
+  *         (overrun flag and interruption if enabled).
+  * @note   How to retrieve multimode conversion data:
+  *         Whatever multimode transfer by DMA setting: using function
+  *         @ref LL_ADC_REG_ReadMultiConversionData32().
+  *         If ADC multimode transfer by DMA is selected: conversion data
+  *         is a raw data with ADC master and slave concatenated.
+  *         A macro is available to get the conversion data of
+  *         ADC master or ADC slave: see helper macro
+  *         @ref __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE().
+  * @rmtoll CCR      MDMA           LL_ADC_SetMultiDMATransfer\n
+  *         CCR      DDS            LL_ADC_SetMultiDMATransfer
+  * @param  ADCxy_COMMON ADC common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
+  * @param  MultiDMATransfer This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
+  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_1
+  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_2
+  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_3
+  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_1
+  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_2
+  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_3
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_SetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t MultiDMATransfer)
+{
+  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_DMA | ADC_CCR_DDS, MultiDMATransfer);
+}
+
+/**
+  * @brief  Get ADC multimode conversion data transfer: no transfer
+  *         or transfer by DMA.
+  * @note   If ADC multimode transfer by DMA is not selected:
+  *         each ADC uses its own DMA channel, with its individual
+  *         DMA transfer settings.
+  *         If ADC multimode transfer by DMA is selected:
+  *         One DMA channel is used for both ADC (DMA of ADC master)
+  *         Specifies the DMA requests mode:
+  *         - Limited mode (One shot mode): DMA transfer requests are stopped
+  *           when number of DMA data transfers (number of
+  *           ADC conversions) is reached.
+  *           This ADC mode is intended to be used with DMA mode non-circular.
+  *         - Unlimited mode: DMA transfer requests are unlimited,
+  *           whatever number of DMA data transfers (number of
+  *           ADC conversions).
+  *           This ADC mode is intended to be used with DMA mode circular.
+  * @note   If ADC DMA requests mode is set to unlimited and DMA is set to
+  *         mode non-circular:
+  *         when DMA transfers size will be reached, DMA will stop transfers of
+  *         ADC conversions data ADC will raise an overrun error
+  *         (overrun flag and interruption if enabled).
+  * @note   How to retrieve multimode conversion data:
+  *         Whatever multimode transfer by DMA setting: using function
+  *         @ref LL_ADC_REG_ReadMultiConversionData32().
+  *         If ADC multimode transfer by DMA is selected: conversion data
+  *         is a raw data with ADC master and slave concatenated.
+  *         A macro is available to get the conversion data of
+  *         ADC master or ADC slave: see helper macro
+  *         @ref __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE().
+  * @rmtoll CCR      MDMA           LL_ADC_GetMultiDMATransfer\n
+  *         CCR      DDS            LL_ADC_GetMultiDMATransfer
+  * @param  ADCxy_COMMON ADC common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_MULTI_REG_DMA_EACH_ADC
+  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_1
+  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_2
+  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_3
+  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_1
+  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_2
+  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_3
+  */
+__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
+{
+  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DMA | ADC_CCR_DDS));
+}
+
+/**
+  * @brief  Set ADC multimode delay between 2 sampling phases.
+  * @note   The sampling delay range depends on ADC resolution:
+  *         - ADC resolution 12 bits can have maximum delay of 12 cycles.
+  *         - ADC resolution 10 bits can have maximum delay of 10 cycles.
+  *         - ADC resolution  8 bits can have maximum delay of  8 cycles.
+  *         - ADC resolution  6 bits can have maximum delay of  6 cycles.
+  * @rmtoll CCR      DELAY          LL_ADC_SetMultiTwoSamplingDelay
+  * @param  ADCxy_COMMON ADC common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
+  * @param  MultiTwoSamplingDelay This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES
+  *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES
+  *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES
+  *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES
+  *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES
+  *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES
+  *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES
+  *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES
+  *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_13CYCLES
+  *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_14CYCLES
+  *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_15CYCLES
+  *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_16CYCLES
+  *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_17CYCLES
+  *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_18CYCLES
+  *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_19CYCLES
+  *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_20CYCLES
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_SetMultiTwoSamplingDelay(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t MultiTwoSamplingDelay)
+{
+  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_DELAY, MultiTwoSamplingDelay);
+}
+
+/**
+  * @brief  Get ADC multimode delay between 2 sampling phases.
+  * @rmtoll CCR      DELAY          LL_ADC_GetMultiTwoSamplingDelay
+  * @param  ADCxy_COMMON ADC common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES
+  *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES
+  *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES
+  *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES
+  *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES
+  *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES
+  *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES
+  *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES
+  *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_13CYCLES
+  *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_14CYCLES
+  *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_15CYCLES
+  *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_16CYCLES
+  *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_17CYCLES
+  *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_18CYCLES
+  *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_19CYCLES
+  *         @arg @ref LL_ADC_MULTI_TWOSMP_DELAY_20CYCLES
+  */
+__STATIC_INLINE uint32_t LL_ADC_GetMultiTwoSamplingDelay(const ADC_Common_TypeDef *ADCxy_COMMON)
+{
+  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DELAY));
+}
+#endif /* ADC_MULTIMODE_SUPPORT */
+
+/**
+  * @}
+  */
+/** @defgroup ADC_LL_EF_Operation_ADC_Instance Operation on ADC hierarchical scope: ADC instance
+  * @{
+  */
+
+/**
+  * @brief  Enable the selected ADC instance.
+  * @note   On this STM32 series, after ADC enable, a delay for
+  *         ADC internal analog stabilization is required before performing a
+  *         ADC conversion start.
+  *         Refer to device datasheet, parameter tSTAB.
+  * @rmtoll CR2      ADON           LL_ADC_Enable
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
+{
+  SET_BIT(ADCx->CR2, ADC_CR2_ADON);
+}
+
+/**
+  * @brief  Disable the selected ADC instance.
+  * @rmtoll CR2      ADON           LL_ADC_Disable
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
+{
+  CLEAR_BIT(ADCx->CR2, ADC_CR2_ADON);
+}
+
+/**
+  * @brief  Get the selected ADC instance enable state.
+  * @rmtoll CR2      ADON           LL_ADC_IsEnabled
+  * @param  ADCx ADC instance
+  * @retval 0: ADC is disabled, 1: ADC is enabled.
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
+{
+  return (READ_BIT(ADCx->CR2, ADC_CR2_ADON) == (ADC_CR2_ADON));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EF_Operation_ADC_Group_Regular Operation on ADC hierarchical scope: group regular
+  * @{
+  */
+
+/**
+  * @brief  Start ADC group regular conversion.
+  * @note   On this STM32 series, this function is relevant only for
+  *         internal trigger (SW start), not for external trigger:
+  *         - If ADC trigger has been set to software start, ADC conversion
+  *           starts immediately.
+  *         - If ADC trigger has been set to external trigger, ADC conversion
+  *           start must be performed using function
+  *           @ref LL_ADC_REG_StartConversionExtTrig().
+  *           (if external trigger edge would have been set during ADC other
+  *           settings, ADC conversion would start at trigger event
+  *           as soon as ADC is enabled).
+  * @rmtoll CR2      SWSTART        LL_ADC_REG_StartConversionSWStart
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_REG_StartConversionSWStart(ADC_TypeDef *ADCx)
+{
+  SET_BIT(ADCx->CR2, ADC_CR2_SWSTART);
+}
+
+/**
+  * @brief  Start ADC group regular conversion from external trigger.
+  * @note   ADC conversion will start at next trigger event (on the selected
+  *         trigger edge) following the ADC start conversion command.
+  * @note   On this STM32 series, this function is relevant for
+  *         ADC conversion start from external trigger.
+  *         If internal trigger (SW start) is needed, perform ADC conversion
+  *         start using function @ref LL_ADC_REG_StartConversionSWStart().
+  * @rmtoll CR2      EXTEN          LL_ADC_REG_StartConversionExtTrig
+  * @param  ExternalTriggerEdge This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_RISING
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_FALLING
+  *         @arg @ref LL_ADC_REG_TRIG_EXT_RISINGFALLING
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_REG_StartConversionExtTrig(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge)
+{
+  SET_BIT(ADCx->CR2, ExternalTriggerEdge);
+}
+
+/**
+  * @brief  Stop ADC group regular conversion from external trigger.
+  * @note   No more ADC conversion will start at next trigger event
+  *         following the ADC stop conversion command.
+  *         If a conversion is on-going, it will be completed.
+  * @note   On this STM32 series, there is no specific command
+  *         to stop a conversion on-going or to stop ADC converting
+  *         in continuous mode. These actions can be performed
+  *         using function @ref LL_ADC_Disable().
+  * @rmtoll CR2      EXTEN          LL_ADC_REG_StopConversionExtTrig
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_REG_StopConversionExtTrig(ADC_TypeDef *ADCx)
+{
+  CLEAR_BIT(ADCx->CR2, ADC_CR2_EXTEN);
+}
+
+/**
+  * @brief  Get ADC group regular conversion data, range fit for
+  *         all ADC configurations: all ADC resolutions and
+  *         all oversampling increased data width (for devices
+  *         with feature oversampling).
+  * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData32
+  * @param  ADCx ADC instance
+  * @retval Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
+  */
+__STATIC_INLINE uint32_t LL_ADC_REG_ReadConversionData32(const ADC_TypeDef *ADCx)
+{
+  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
+}
+
+/**
+  * @brief  Get ADC group regular conversion data, range fit for
+  *         ADC resolution 12 bits.
+  * @note   For devices with feature oversampling: Oversampling
+  *         can increase data width, function for extended range
+  *         may be needed: @ref LL_ADC_REG_ReadConversionData32.
+  * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData12
+  * @param  ADCx ADC instance
+  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
+  */
+__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(const ADC_TypeDef *ADCx)
+{
+  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
+}
+
+/**
+  * @brief  Get ADC group regular conversion data, range fit for
+  *         ADC resolution 10 bits.
+  * @note   For devices with feature oversampling: Oversampling
+  *         can increase data width, function for extended range
+  *         may be needed: @ref LL_ADC_REG_ReadConversionData32.
+  * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData10
+  * @param  ADCx ADC instance
+  * @retval Value between Min_Data=0x000 and Max_Data=0x3FF
+  */
+__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData10(const ADC_TypeDef *ADCx)
+{
+  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
+}
+
+/**
+  * @brief  Get ADC group regular conversion data, range fit for
+  *         ADC resolution 8 bits.
+  * @note   For devices with feature oversampling: Oversampling
+  *         can increase data width, function for extended range
+  *         may be needed: @ref LL_ADC_REG_ReadConversionData32.
+  * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData8
+  * @param  ADCx ADC instance
+  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
+  */
+__STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData8(const ADC_TypeDef *ADCx)
+{
+  return (uint8_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
+}
+
+/**
+  * @brief  Get ADC group regular conversion data, range fit for
+  *         ADC resolution 6 bits.
+  * @note   For devices with feature oversampling: Oversampling
+  *         can increase data width, function for extended range
+  *         may be needed: @ref LL_ADC_REG_ReadConversionData32.
+  * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData6
+  * @param  ADCx ADC instance
+  * @retval Value between Min_Data=0x00 and Max_Data=0x3F
+  */
+__STATIC_INLINE uint8_t LL_ADC_REG_ReadConversionData6(const ADC_TypeDef *ADCx)
+{
+  return (uint8_t)(READ_BIT(ADCx->DR, ADC_DR_DATA));
+}
+
+#if defined(ADC_MULTIMODE_SUPPORT)
+/**
+  * @brief  Get ADC multimode conversion data of ADC master, ADC slave
+  *         or raw data with ADC master and slave concatenated.
+  * @note   If raw data with ADC master and slave concatenated is retrieved,
+  *         a macro is available to get the conversion data of
+  *         ADC master or ADC slave: see helper macro
+  *         @ref __LL_ADC_MULTI_CONV_DATA_MASTER_SLAVE().
+  *         (however this macro is mainly intended for multimode
+  *         transfer by DMA, because this function can do the same
+  *         by getting multimode conversion data of ADC master or ADC slave
+  *         separately).
+  * @rmtoll CDR      DATA1          LL_ADC_REG_ReadMultiConversionData32\n
+  *         CDR      DATA2          LL_ADC_REG_ReadMultiConversionData32
+  * @param  ADCxy_COMMON ADC common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
+  * @param  ConversionData This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_MULTI_MASTER
+  *         @arg @ref LL_ADC_MULTI_SLAVE
+  *         @arg @ref LL_ADC_MULTI_MASTER_SLAVE
+  * @retval Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
+  */
+__STATIC_INLINE uint32_t LL_ADC_REG_ReadMultiConversionData32(const ADC_Common_TypeDef *ADCxy_COMMON, uint32_t ConversionData)
+{
+  return (uint32_t)(READ_BIT(ADCxy_COMMON->CDR,
+                             ADC_DR_ADC2DATA)
+                    >> POSITION_VAL(ConversionData)
+                   );
+}
+#endif /* ADC_MULTIMODE_SUPPORT */
+
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EF_Operation_ADC_Group_Injected Operation on ADC hierarchical scope: group injected
+  * @{
+  */
+
+/**
+  * @brief  Start ADC group injected conversion.
+  * @note   On this STM32 series, this function is relevant only for
+  *         internal trigger (SW start), not for external trigger:
+  *         - If ADC trigger has been set to software start, ADC conversion
+  *           starts immediately.
+  *         - If ADC trigger has been set to external trigger, ADC conversion
+  *           start must be performed using function
+  *           @ref LL_ADC_INJ_StartConversionExtTrig().
+  *           (if external trigger edge would have been set during ADC other
+  *           settings, ADC conversion would start at trigger event
+  *           as soon as ADC is enabled).
+  * @rmtoll CR2      JSWSTART       LL_ADC_INJ_StartConversionSWStart
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_INJ_StartConversionSWStart(ADC_TypeDef *ADCx)
+{
+  SET_BIT(ADCx->CR2, ADC_CR2_JSWSTART);
+}
+
+/**
+  * @brief  Start ADC group injected conversion from external trigger.
+  * @note   ADC conversion will start at next trigger event (on the selected
+  *         trigger edge) following the ADC start conversion command.
+  * @note   On this STM32 series, this function is relevant for
+  *         ADC conversion start from external trigger.
+  *         If internal trigger (SW start) is needed, perform ADC conversion
+  *         start using function @ref LL_ADC_INJ_StartConversionSWStart().
+  * @rmtoll CR2      JEXTEN         LL_ADC_INJ_StartConversionExtTrig
+  * @param  ExternalTriggerEdge This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISING
+  *         @arg @ref LL_ADC_INJ_TRIG_EXT_FALLING
+  *         @arg @ref LL_ADC_INJ_TRIG_EXT_RISINGFALLING
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_INJ_StartConversionExtTrig(ADC_TypeDef *ADCx, uint32_t ExternalTriggerEdge)
+{
+  SET_BIT(ADCx->CR2, ExternalTriggerEdge);
+}
+
+/**
+  * @brief  Stop ADC group injected conversion from external trigger.
+  * @note   No more ADC conversion will start at next trigger event
+  *         following the ADC stop conversion command.
+  *         If a conversion is on-going, it will be completed.
+  * @note   On this STM32 series, there is no specific command
+  *         to stop a conversion on-going or to stop ADC converting
+  *         in continuous mode. These actions can be performed
+  *         using function @ref LL_ADC_Disable().
+  * @rmtoll CR2      JEXTEN         LL_ADC_INJ_StopConversionExtTrig
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_INJ_StopConversionExtTrig(ADC_TypeDef *ADCx)
+{
+  CLEAR_BIT(ADCx->CR2, ADC_CR2_JEXTEN);
+}
+
+/**
+  * @brief  Get ADC group regular conversion data, range fit for
+  *         all ADC configurations: all ADC resolutions and
+  *         all oversampling increased data width (for devices
+  *         with feature oversampling).
+  * @rmtoll JDR1     JDATA          LL_ADC_INJ_ReadConversionData32\n
+  *         JDR2     JDATA          LL_ADC_INJ_ReadConversionData32\n
+  *         JDR3     JDATA          LL_ADC_INJ_ReadConversionData32\n
+  *         JDR4     JDATA          LL_ADC_INJ_ReadConversionData32
+  * @param  ADCx ADC instance
+  * @param  Rank This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_INJ_RANK_1
+  *         @arg @ref LL_ADC_INJ_RANK_2
+  *         @arg @ref LL_ADC_INJ_RANK_3
+  *         @arg @ref LL_ADC_INJ_RANK_4
+  * @retval Value between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
+  */
+__STATIC_INLINE uint32_t LL_ADC_INJ_ReadConversionData32(const ADC_TypeDef *ADCx, uint32_t Rank)
+{
+  __IO uint32_t const *preg = __ADC_PTR_REG_OFFSET(ADCx->JDR1, __ADC_MASK_SHIFT(Rank, ADC_INJ_JDRX_REGOFFSET_MASK));
+
+  return (uint32_t)(READ_BIT(*preg,
+                             ADC_JDR1_JDATA)
+                   );
+}
+
+/**
+  * @brief  Get ADC group injected conversion data, range fit for
+  *         ADC resolution 12 bits.
+  * @note   For devices with feature oversampling: Oversampling
+  *         can increase data width, function for extended range
+  *         may be needed: @ref LL_ADC_INJ_ReadConversionData32.
+  * @rmtoll JDR1     JDATA          LL_ADC_INJ_ReadConversionData12\n
+  *         JDR2     JDATA          LL_ADC_INJ_ReadConversionData12\n
+  *         JDR3     JDATA          LL_ADC_INJ_ReadConversionData12\n
+  *         JDR4     JDATA          LL_ADC_INJ_ReadConversionData12
+  * @param  ADCx ADC instance
+  * @param  Rank This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_INJ_RANK_1
+  *         @arg @ref LL_ADC_INJ_RANK_2
+  *         @arg @ref LL_ADC_INJ_RANK_3
+  *         @arg @ref LL_ADC_INJ_RANK_4
+  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
+  */
+__STATIC_INLINE uint16_t LL_ADC_INJ_ReadConversionData12(const ADC_TypeDef *ADCx, uint32_t Rank)
+{
+  __IO uint32_t const *preg = __ADC_PTR_REG_OFFSET(ADCx->JDR1, __ADC_MASK_SHIFT(Rank, ADC_INJ_JDRX_REGOFFSET_MASK));
+
+  return (uint16_t)(READ_BIT(*preg,
+                             ADC_JDR1_JDATA)
+                   );
+}
+
+/**
+  * @brief  Get ADC group injected conversion data, range fit for
+  *         ADC resolution 10 bits.
+  * @note   For devices with feature oversampling: Oversampling
+  *         can increase data width, function for extended range
+  *         may be needed: @ref LL_ADC_INJ_ReadConversionData32.
+  * @rmtoll JDR1     JDATA          LL_ADC_INJ_ReadConversionData10\n
+  *         JDR2     JDATA          LL_ADC_INJ_ReadConversionData10\n
+  *         JDR3     JDATA          LL_ADC_INJ_ReadConversionData10\n
+  *         JDR4     JDATA          LL_ADC_INJ_ReadConversionData10
+  * @param  ADCx ADC instance
+  * @param  Rank This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_INJ_RANK_1
+  *         @arg @ref LL_ADC_INJ_RANK_2
+  *         @arg @ref LL_ADC_INJ_RANK_3
+  *         @arg @ref LL_ADC_INJ_RANK_4
+  * @retval Value between Min_Data=0x000 and Max_Data=0x3FF
+  */
+__STATIC_INLINE uint16_t LL_ADC_INJ_ReadConversionData10(const ADC_TypeDef *ADCx, uint32_t Rank)
+{
+  __IO uint32_t const *preg = __ADC_PTR_REG_OFFSET(ADCx->JDR1, __ADC_MASK_SHIFT(Rank, ADC_INJ_JDRX_REGOFFSET_MASK));
+
+  return (uint16_t)(READ_BIT(*preg,
+                             ADC_JDR1_JDATA)
+                   );
+}
+
+/**
+  * @brief  Get ADC group injected conversion data, range fit for
+  *         ADC resolution 8 bits.
+  * @note   For devices with feature oversampling: Oversampling
+  *         can increase data width, function for extended range
+  *         may be needed: @ref LL_ADC_INJ_ReadConversionData32.
+  * @rmtoll JDR1     JDATA          LL_ADC_INJ_ReadConversionData8\n
+  *         JDR2     JDATA          LL_ADC_INJ_ReadConversionData8\n
+  *         JDR3     JDATA          LL_ADC_INJ_ReadConversionData8\n
+  *         JDR4     JDATA          LL_ADC_INJ_ReadConversionData8
+  * @param  ADCx ADC instance
+  * @param  Rank This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_INJ_RANK_1
+  *         @arg @ref LL_ADC_INJ_RANK_2
+  *         @arg @ref LL_ADC_INJ_RANK_3
+  *         @arg @ref LL_ADC_INJ_RANK_4
+  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
+  */
+__STATIC_INLINE uint8_t LL_ADC_INJ_ReadConversionData8(const ADC_TypeDef *ADCx, uint32_t Rank)
+{
+  __IO uint32_t const *preg = __ADC_PTR_REG_OFFSET(ADCx->JDR1, __ADC_MASK_SHIFT(Rank, ADC_INJ_JDRX_REGOFFSET_MASK));
+
+  return (uint8_t)(READ_BIT(*preg,
+                            ADC_JDR1_JDATA)
+                  );
+}
+
+/**
+  * @brief  Get ADC group injected conversion data, range fit for
+  *         ADC resolution 6 bits.
+  * @note   For devices with feature oversampling: Oversampling
+  *         can increase data width, function for extended range
+  *         may be needed: @ref LL_ADC_INJ_ReadConversionData32.
+  * @rmtoll JDR1     JDATA          LL_ADC_INJ_ReadConversionData6\n
+  *         JDR2     JDATA          LL_ADC_INJ_ReadConversionData6\n
+  *         JDR3     JDATA          LL_ADC_INJ_ReadConversionData6\n
+  *         JDR4     JDATA          LL_ADC_INJ_ReadConversionData6
+  * @param  ADCx ADC instance
+  * @param  Rank This parameter can be one of the following values:
+  *         @arg @ref LL_ADC_INJ_RANK_1
+  *         @arg @ref LL_ADC_INJ_RANK_2
+  *         @arg @ref LL_ADC_INJ_RANK_3
+  *         @arg @ref LL_ADC_INJ_RANK_4
+  * @retval Value between Min_Data=0x00 and Max_Data=0x3F
+  */
+__STATIC_INLINE uint8_t LL_ADC_INJ_ReadConversionData6(const ADC_TypeDef *ADCx, uint32_t Rank)
+{
+  __IO uint32_t const *preg = __ADC_PTR_REG_OFFSET(ADCx->JDR1, __ADC_MASK_SHIFT(Rank, ADC_INJ_JDRX_REGOFFSET_MASK));
+
+  return (uint8_t)(READ_BIT(*preg,
+                            ADC_JDR1_JDATA)
+                  );
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EF_FLAG_Management ADC flag management
+  * @{
+  */
+
+/**
+  * @brief  Get flag ADC group regular end of unitary conversion
+  *         or end of sequence conversions, depending on
+  *         ADC configuration.
+  * @note   To configure flag of end of conversion,
+  *         use function @ref LL_ADC_REG_SetFlagEndOfConversion().
+  * @rmtoll SR       EOC            LL_ADC_IsActiveFlag_EOCS
+  * @param  ADCx ADC instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOCS(const ADC_TypeDef *ADCx)
+{
+  return (READ_BIT(ADCx->SR, LL_ADC_FLAG_EOCS) == (LL_ADC_FLAG_EOCS));
+}
+
+/**
+  * @brief  Get flag ADC group regular overrun.
+  * @rmtoll SR       OVR            LL_ADC_IsActiveFlag_OVR
+  * @param  ADCx ADC instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_OVR(const ADC_TypeDef *ADCx)
+{
+  return (READ_BIT(ADCx->SR, LL_ADC_FLAG_OVR) == (LL_ADC_FLAG_OVR));
+}
+
+
+/**
+  * @brief  Get flag ADC group injected end of sequence conversions.
+  * @rmtoll SR       JEOC           LL_ADC_IsActiveFlag_JEOS
+  * @param  ADCx ADC instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_JEOS(const ADC_TypeDef *ADCx)
+{
+  /* Note: on this STM32 series, there is no flag ADC group injected          */
+  /*       end of unitary conversion.                                         */
+  /*       Flag noted as "JEOC" is corresponding to flag "JEOS"               */
+  /*       in other STM32 families).                                          */
+  return (READ_BIT(ADCx->SR, LL_ADC_FLAG_JEOS) == (LL_ADC_FLAG_JEOS));
+}
+
+/**
+  * @brief  Get flag ADC analog watchdog 1 flag
+  * @rmtoll SR       AWD            LL_ADC_IsActiveFlag_AWD1
+  * @param  ADCx ADC instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_AWD1(const ADC_TypeDef *ADCx)
+{
+  return (READ_BIT(ADCx->SR, LL_ADC_FLAG_AWD1) == (LL_ADC_FLAG_AWD1));
+}
+
+/**
+  * @brief  Clear flag ADC group regular end of unitary conversion
+  *         or end of sequence conversions, depending on
+  *         ADC configuration.
+  * @note   To configure flag of end of conversion,
+  *         use function @ref LL_ADC_REG_SetFlagEndOfConversion().
+  * @rmtoll SR       EOC            LL_ADC_ClearFlag_EOCS
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_ClearFlag_EOCS(ADC_TypeDef *ADCx)
+{
+  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_EOCS);
+}
+
+/**
+  * @brief  Clear flag ADC group regular overrun.
+  * @rmtoll SR       OVR            LL_ADC_ClearFlag_OVR
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_ClearFlag_OVR(ADC_TypeDef *ADCx)
+{
+  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_OVR);
+}
+
+
+/**
+  * @brief  Clear flag ADC group injected end of sequence conversions.
+  * @rmtoll SR       JEOC           LL_ADC_ClearFlag_JEOS
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_ClearFlag_JEOS(ADC_TypeDef *ADCx)
+{
+  /* Note: on this STM32 series, there is no flag ADC group injected          */
+  /*       end of unitary conversion.                                         */
+  /*       Flag noted as "JEOC" is corresponding to flag "JEOS"               */
+  /*       in other STM32 families).                                          */
+  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_JEOS);
+}
+
+/**
+  * @brief  Clear flag ADC analog watchdog 1.
+  * @rmtoll SR       AWD            LL_ADC_ClearFlag_AWD1
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_ClearFlag_AWD1(ADC_TypeDef *ADCx)
+{
+  WRITE_REG(ADCx->SR, ~LL_ADC_FLAG_AWD1);
+}
+
+#if defined(ADC_MULTIMODE_SUPPORT)
+/**
+  * @brief  Get flag multimode ADC group regular end of unitary conversion
+  *         or end of sequence conversions, depending on
+  *         ADC configuration, of the ADC master.
+  * @note   To configure flag of end of conversion,
+  *         use function @ref LL_ADC_REG_SetFlagEndOfConversion().
+  * @rmtoll CSR      EOC1           LL_ADC_IsActiveFlag_MST_EOCS
+  * @param  ADCxy_COMMON ADC common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_EOCS(const ADC_Common_TypeDef *ADCxy_COMMON)
+{
+  return (READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_EOCS_MST) == (LL_ADC_FLAG_EOCS_MST));
+}
+
+/**
+  * @brief  Get flag multimode ADC group regular end of unitary conversion
+  *         or end of sequence conversions, depending on
+  *         ADC configuration, of the ADC slave 1.
+  * @note   To configure flag of end of conversion,
+  *         use function @ref LL_ADC_REG_SetFlagEndOfConversion().
+  * @rmtoll CSR      EOC2           LL_ADC_IsActiveFlag_SLV1_EOCS
+  * @param  ADCxy_COMMON ADC common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV1_EOCS(const ADC_Common_TypeDef *ADCxy_COMMON)
+{
+  return (READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_EOCS_SLV1) == (LL_ADC_FLAG_EOCS_SLV1));
+}
+
+/**
+  * @brief  Get flag multimode ADC group regular end of unitary conversion
+  *         or end of sequence conversions, depending on
+  *         ADC configuration, of the ADC slave 2.
+  * @note   To configure flag of end of conversion,
+  *         use function @ref LL_ADC_REG_SetFlagEndOfConversion().
+  * @rmtoll CSR      EOC3           LL_ADC_IsActiveFlag_SLV2_EOCS
+  * @param  ADCxy_COMMON ADC common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV2_EOCS(const ADC_Common_TypeDef *ADCxy_COMMON)
+{
+  return (READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_EOCS_SLV2) == (LL_ADC_FLAG_EOCS_SLV2));
+}
+/**
+  * @brief  Get flag multimode ADC group regular overrun of the ADC master.
+  * @rmtoll CSR      OVR1           LL_ADC_IsActiveFlag_MST_OVR
+  * @param  ADCxy_COMMON ADC common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_OVR(const ADC_Common_TypeDef *ADCxy_COMMON)
+{
+  return (READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_OVR_MST) == (LL_ADC_FLAG_OVR_MST));
+}
+
+/**
+  * @brief  Get flag multimode ADC group regular overrun of the ADC slave 1.
+  * @rmtoll CSR      OVR2           LL_ADC_IsActiveFlag_SLV1_OVR
+  * @param  ADCxy_COMMON ADC common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV1_OVR(const ADC_Common_TypeDef *ADCxy_COMMON)
+{
+  return (READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_OVR_SLV1) == (LL_ADC_FLAG_OVR_SLV1));
+}
+
+/**
+  * @brief  Get flag multimode ADC group regular overrun of the ADC slave 2.
+  * @rmtoll CSR      OVR3           LL_ADC_IsActiveFlag_SLV2_OVR
+  * @param  ADCxy_COMMON ADC common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV2_OVR(const ADC_Common_TypeDef *ADCxy_COMMON)
+{
+  return (READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_OVR_SLV2) == (LL_ADC_FLAG_OVR_SLV2));
+}
+
+
+/**
+  * @brief  Get flag multimode ADC group injected end of sequence conversions of the ADC master.
+  * @rmtoll CSR      JEOC           LL_ADC_IsActiveFlag_MST_JEOS
+  * @param  ADCxy_COMMON ADC common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_JEOS(const ADC_Common_TypeDef *ADCxy_COMMON)
+{
+  /* Note: on this STM32 series, there is no flag ADC group injected          */
+  /*       end of unitary conversion.                                         */
+  /*       Flag noted as "JEOC" is corresponding to flag "JEOS"               */
+  /*       in other STM32 families).                                          */
+  return (READ_BIT(ADCxy_COMMON->CSR, ADC_CSR_JEOC1) == (ADC_CSR_JEOC1));
+}
+
+/**
+  * @brief  Get flag multimode ADC group injected end of sequence conversions of the ADC slave 1.
+  * @rmtoll CSR      JEOC2          LL_ADC_IsActiveFlag_SLV1_JEOS
+  * @param  ADCxy_COMMON ADC common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV1_JEOS(const ADC_Common_TypeDef *ADCxy_COMMON)
+{
+  /* Note: on this STM32 series, there is no flag ADC group injected          */
+  /*       end of unitary conversion.                                         */
+  /*       Flag noted as "JEOC" is corresponding to flag "JEOS"               */
+  /*       in other STM32 families).                                          */
+  return (READ_BIT(ADCxy_COMMON->CSR, ADC_CSR_JEOC2) == (ADC_CSR_JEOC2));
+}
+
+/**
+  * @brief  Get flag multimode ADC group injected end of sequence conversions of the ADC slave 2.
+  * @rmtoll CSR      JEOC3          LL_ADC_IsActiveFlag_SLV2_JEOS
+  * @param  ADCxy_COMMON ADC common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV2_JEOS(const ADC_Common_TypeDef *ADCxy_COMMON)
+{
+  /* Note: on this STM32 series, there is no flag ADC group injected          */
+  /*       end of unitary conversion.                                         */
+  /*       Flag noted as "JEOC" is corresponding to flag "JEOS"               */
+  /*       in other STM32 families).                                          */
+  return (READ_BIT(ADCxy_COMMON->CSR, ADC_CSR_JEOC3) == (ADC_CSR_JEOC3));
+}
+
+/**
+  * @brief  Get flag multimode ADC analog watchdog 1 of the ADC master.
+  * @rmtoll CSR      AWD1           LL_ADC_IsActiveFlag_MST_AWD1
+  * @param  ADCxy_COMMON ADC common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_MST_AWD1(const ADC_Common_TypeDef *ADCxy_COMMON)
+{
+  return (READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_AWD1_MST) == (LL_ADC_FLAG_AWD1_MST));
+}
+
+/**
+  * @brief  Get flag multimode analog watchdog 1 of the ADC slave 1.
+  * @rmtoll CSR      AWD2           LL_ADC_IsActiveFlag_SLV1_AWD1
+  * @param  ADCxy_COMMON ADC common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV1_AWD1(const ADC_Common_TypeDef *ADCxy_COMMON)
+{
+  return (READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_AWD1_SLV1) == (LL_ADC_FLAG_AWD1_SLV1));
+}
+
+/**
+  * @brief  Get flag multimode analog watchdog 1 of the ADC slave 2.
+  * @rmtoll CSR      AWD3           LL_ADC_IsActiveFlag_SLV2_AWD1
+  * @param  ADCxy_COMMON ADC common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_SLV2_AWD1(const ADC_Common_TypeDef *ADCxy_COMMON)
+{
+  return (READ_BIT(ADCxy_COMMON->CSR, LL_ADC_FLAG_AWD1_SLV2) == (LL_ADC_FLAG_AWD1_SLV2));
+}
+
+#endif /* ADC_MULTIMODE_SUPPORT */
+
+/**
+  * @}
+  */
+
+/** @defgroup ADC_LL_EF_IT_Management ADC IT management
+  * @{
+  */
+
+/**
+  * @brief  Enable interruption ADC group regular end of unitary conversion
+  *         or end of sequence conversions, depending on
+  *         ADC configuration.
+  * @note   To configure flag of end of conversion,
+  *         use function @ref LL_ADC_REG_SetFlagEndOfConversion().
+  * @rmtoll CR1      EOCIE          LL_ADC_EnableIT_EOCS
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_EnableIT_EOCS(ADC_TypeDef *ADCx)
+{
+  SET_BIT(ADCx->CR1, LL_ADC_IT_EOCS);
+}
+
+/**
+  * @brief  Enable ADC group regular interruption overrun.
+  * @rmtoll CR1      OVRIE          LL_ADC_EnableIT_OVR
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_EnableIT_OVR(ADC_TypeDef *ADCx)
+{
+  SET_BIT(ADCx->CR1, LL_ADC_IT_OVR);
+}
+
+
+/**
+  * @brief  Enable interruption ADC group injected end of sequence conversions.
+  * @rmtoll CR1      JEOCIE         LL_ADC_EnableIT_JEOS
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_EnableIT_JEOS(ADC_TypeDef *ADCx)
+{
+  /* Note: on this STM32 series, there is no flag ADC group injected          */
+  /*       end of unitary conversion.                                         */
+  /*       Flag noted as "JEOC" is corresponding to flag "JEOS"               */
+  /*       in other STM32 families).                                          */
+  SET_BIT(ADCx->CR1, LL_ADC_IT_JEOS);
+}
+
+/**
+  * @brief  Enable interruption ADC analog watchdog 1.
+  * @rmtoll CR1      AWDIE          LL_ADC_EnableIT_AWD1
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_EnableIT_AWD1(ADC_TypeDef *ADCx)
+{
+  SET_BIT(ADCx->CR1, LL_ADC_IT_AWD1);
+}
+
+/**
+  * @brief  Disable interruption ADC group regular end of unitary conversion
+  *         or end of sequence conversions, depending on
+  *         ADC configuration.
+  * @note   To configure flag of end of conversion,
+  *         use function @ref LL_ADC_REG_SetFlagEndOfConversion().
+  * @rmtoll CR1      EOCIE          LL_ADC_DisableIT_EOCS
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_DisableIT_EOCS(ADC_TypeDef *ADCx)
+{
+  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_EOCS);
+}
+
+/**
+  * @brief  Disable interruption ADC group regular overrun.
+  * @rmtoll CR1      OVRIE          LL_ADC_DisableIT_OVR
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_DisableIT_OVR(ADC_TypeDef *ADCx)
+{
+  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_OVR);
+}
+
+
+/**
+  * @brief  Disable interruption ADC group injected end of sequence conversions.
+  * @rmtoll CR1      JEOCIE         LL_ADC_EnableIT_JEOS
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_DisableIT_JEOS(ADC_TypeDef *ADCx)
+{
+  /* Note: on this STM32 series, there is no flag ADC group injected          */
+  /*       end of unitary conversion.                                         */
+  /*       Flag noted as "JEOC" is corresponding to flag "JEOS"               */
+  /*       in other STM32 families).                                          */
+  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_JEOS);
+}
+
+/**
+  * @brief  Disable interruption ADC analog watchdog 1.
+  * @rmtoll CR1      AWDIE          LL_ADC_EnableIT_AWD1
+  * @param  ADCx ADC instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_ADC_DisableIT_AWD1(ADC_TypeDef *ADCx)
+{
+  CLEAR_BIT(ADCx->CR1, LL_ADC_IT_AWD1);
+}
+
+/**
+  * @brief  Get state of interruption ADC group regular end of unitary conversion
+  *         or end of sequence conversions, depending on
+  *         ADC configuration.
+  * @note   To configure flag of end of conversion,
+  *         use function @ref LL_ADC_REG_SetFlagEndOfConversion().
+  *         (0: interrupt disabled, 1: interrupt enabled)
+  * @rmtoll CR1      EOCIE          LL_ADC_IsEnabledIT_EOCS
+  * @param  ADCx ADC instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_EOCS(const ADC_TypeDef *ADCx)
+{
+  return (READ_BIT(ADCx->CR1, LL_ADC_IT_EOCS) == (LL_ADC_IT_EOCS));
+}
+
+/**
+  * @brief  Get state of interruption ADC group regular overrun
+  *         (0: interrupt disabled, 1: interrupt enabled).
+  * @rmtoll CR1      OVRIE          LL_ADC_IsEnabledIT_OVR
+  * @param  ADCx ADC instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_OVR(const ADC_TypeDef *ADCx)
+{
+  return (READ_BIT(ADCx->CR1, LL_ADC_IT_OVR) == (LL_ADC_IT_OVR));
+}
+
+
+/**
+  * @brief  Get state of interruption ADC group injected end of sequence conversions
+  *         (0: interrupt disabled, 1: interrupt enabled).
+  * @rmtoll CR1      JEOCIE         LL_ADC_EnableIT_JEOS
+  * @param  ADCx ADC instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_JEOS(const ADC_TypeDef *ADCx)
+{
+  /* Note: on this STM32 series, there is no flag ADC group injected          */
+  /*       end of unitary conversion.                                         */
+  /*       Flag noted as "JEOC" is corresponding to flag "JEOS"               */
+  /*       in other STM32 families).                                          */
+  return (READ_BIT(ADCx->CR1, LL_ADC_IT_JEOS) == (LL_ADC_IT_JEOS));
+}
+
+/**
+  * @brief  Get state of interruption ADC analog watchdog 1
+  *         (0: interrupt disabled, 1: interrupt enabled).
+  * @rmtoll CR1      AWDIE          LL_ADC_EnableIT_AWD1
+  * @param  ADCx ADC instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_ADC_IsEnabledIT_AWD1(const ADC_TypeDef *ADCx)
+{
+  return (READ_BIT(ADCx->CR1, LL_ADC_IT_AWD1) == (LL_ADC_IT_AWD1));
+}
+
+/**
+  * @}
+  */
+
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup ADC_LL_EF_Init Initialization and de-initialization functions
+  * @{
+  */
+
+/* Initialization of some features of ADC common parameters and multimode */
+ErrorStatus LL_ADC_CommonDeInit(ADC_Common_TypeDef *ADCxy_COMMON);
+ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct);
+void        LL_ADC_CommonStructInit(LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct);
+
+/* De-initialization of ADC instance, ADC group regular and ADC group injected */
+/* (availability of ADC group injected depends on STM32 families) */
+ErrorStatus LL_ADC_DeInit(ADC_TypeDef *ADCx);
+
+/* Initialization of some features of ADC instance */
+ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct);
+void        LL_ADC_StructInit(LL_ADC_InitTypeDef *ADC_InitStruct);
+
+/* Initialization of some features of ADC instance and ADC group regular */
+ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct);
+void        LL_ADC_REG_StructInit(LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct);
+
+/* Initialization of some features of ADC instance and ADC group injected */
+ErrorStatus LL_ADC_INJ_Init(ADC_TypeDef *ADCx, LL_ADC_INJ_InitTypeDef *ADC_INJ_InitStruct);
+void        LL_ADC_INJ_StructInit(LL_ADC_INJ_InitTypeDef *ADC_INJ_InitStruct);
+
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* ADC1 || ADC2 || ADC3 */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __STM32F4xx_LL_ADC_H */
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h
new file mode 100644
index 0000000..ce19d4d
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_bus.h
@@ -0,0 +1,2105 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_ll_bus.h
+  * @author  MCD Application Team
+  * @brief   Header file of BUS LL module.
+
+  @verbatim
+                      ##### RCC Limitations #####
+  ==============================================================================
+    [..]
+      A delay between an RCC peripheral clock enable and the effective peripheral
+      enabling should be taken into account in order to manage the peripheral read/write
+      from/to registers.
+      (+) This delay depends on the peripheral mapping.
+        (++) AHB & APB peripherals, 1 dummy read is necessary
+
+    [..]
+      Workarounds:
+      (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
+          inserted in each LL_{BUS}_GRP{x}_EnableClock() function.
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file in
+  * the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32F4xx_LL_BUS_H
+#define __STM32F4xx_LL_BUS_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx.h"
+
+/** @addtogroup STM32F4xx_LL_Driver
+  * @{
+  */
+
+#if defined(RCC)
+
+/** @defgroup BUS_LL BUS
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+/* Exported types ------------------------------------------------------------*/
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup BUS_LL_Exported_Constants BUS Exported Constants
+  * @{
+  */
+
+/** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH  AHB1 GRP1 PERIPH
+  * @{
+  */
+#define LL_AHB1_GRP1_PERIPH_ALL             0xFFFFFFFFU
+#define LL_AHB1_GRP1_PERIPH_GPIOA           RCC_AHB1ENR_GPIOAEN
+#define LL_AHB1_GRP1_PERIPH_GPIOB           RCC_AHB1ENR_GPIOBEN
+#define LL_AHB1_GRP1_PERIPH_GPIOC           RCC_AHB1ENR_GPIOCEN
+#if defined(GPIOD)
+#define LL_AHB1_GRP1_PERIPH_GPIOD           RCC_AHB1ENR_GPIODEN
+#endif /* GPIOD */
+#if defined(GPIOE)
+#define LL_AHB1_GRP1_PERIPH_GPIOE           RCC_AHB1ENR_GPIOEEN
+#endif /* GPIOE */
+#if defined(GPIOF)
+#define LL_AHB1_GRP1_PERIPH_GPIOF           RCC_AHB1ENR_GPIOFEN
+#endif /* GPIOF */
+#if defined(GPIOG)
+#define LL_AHB1_GRP1_PERIPH_GPIOG           RCC_AHB1ENR_GPIOGEN
+#endif /* GPIOG */
+#if defined(GPIOH)
+#define LL_AHB1_GRP1_PERIPH_GPIOH           RCC_AHB1ENR_GPIOHEN
+#endif /* GPIOH */
+#if defined(GPIOI)
+#define LL_AHB1_GRP1_PERIPH_GPIOI           RCC_AHB1ENR_GPIOIEN
+#endif /* GPIOI */
+#if defined(GPIOJ)
+#define LL_AHB1_GRP1_PERIPH_GPIOJ           RCC_AHB1ENR_GPIOJEN
+#endif /* GPIOJ */
+#if defined(GPIOK)
+#define LL_AHB1_GRP1_PERIPH_GPIOK           RCC_AHB1ENR_GPIOKEN
+#endif /* GPIOK */
+#define LL_AHB1_GRP1_PERIPH_CRC             RCC_AHB1ENR_CRCEN
+#if defined(RCC_AHB1ENR_BKPSRAMEN)
+#define LL_AHB1_GRP1_PERIPH_BKPSRAM         RCC_AHB1ENR_BKPSRAMEN
+#endif /* RCC_AHB1ENR_BKPSRAMEN */
+#if defined(RCC_AHB1ENR_CCMDATARAMEN)
+#define LL_AHB1_GRP1_PERIPH_CCMDATARAM      RCC_AHB1ENR_CCMDATARAMEN
+#endif /* RCC_AHB1ENR_CCMDATARAMEN */
+#define LL_AHB1_GRP1_PERIPH_DMA1            RCC_AHB1ENR_DMA1EN
+#define LL_AHB1_GRP1_PERIPH_DMA2            RCC_AHB1ENR_DMA2EN
+#if defined(RCC_AHB1ENR_RNGEN)
+#define LL_AHB1_GRP1_PERIPH_RNG             RCC_AHB1ENR_RNGEN
+#endif /* RCC_AHB1ENR_RNGEN */
+#if defined(DMA2D)
+#define LL_AHB1_GRP1_PERIPH_DMA2D           RCC_AHB1ENR_DMA2DEN
+#endif /* DMA2D */
+#if defined(ETH)
+#define LL_AHB1_GRP1_PERIPH_ETHMAC          RCC_AHB1ENR_ETHMACEN
+#define LL_AHB1_GRP1_PERIPH_ETHMACTX        RCC_AHB1ENR_ETHMACTXEN
+#define LL_AHB1_GRP1_PERIPH_ETHMACRX        RCC_AHB1ENR_ETHMACRXEN
+#define LL_AHB1_GRP1_PERIPH_ETHMACPTP       RCC_AHB1ENR_ETHMACPTPEN
+#endif /* ETH */
+#if defined(USB_OTG_HS)
+#define LL_AHB1_GRP1_PERIPH_OTGHS           RCC_AHB1ENR_OTGHSEN
+#define LL_AHB1_GRP1_PERIPH_OTGHSULPI       RCC_AHB1ENR_OTGHSULPIEN
+#endif /* USB_OTG_HS */
+#define LL_AHB1_GRP1_PERIPH_FLITF           RCC_AHB1LPENR_FLITFLPEN
+#define LL_AHB1_GRP1_PERIPH_SRAM1           RCC_AHB1LPENR_SRAM1LPEN
+#if defined(RCC_AHB1LPENR_SRAM2LPEN)
+#define LL_AHB1_GRP1_PERIPH_SRAM2           RCC_AHB1LPENR_SRAM2LPEN
+#endif /* RCC_AHB1LPENR_SRAM2LPEN */
+#if defined(RCC_AHB1LPENR_SRAM3LPEN)
+#define LL_AHB1_GRP1_PERIPH_SRAM3           RCC_AHB1LPENR_SRAM3LPEN
+#endif /* RCC_AHB1LPENR_SRAM3LPEN */
+/**
+  * @}
+  */
+
+#if defined(RCC_AHB2_SUPPORT)
+/** @defgroup BUS_LL_EC_AHB2_GRP1_PERIPH  AHB2 GRP1 PERIPH
+  * @{
+  */
+#define LL_AHB2_GRP1_PERIPH_ALL            0xFFFFFFFFU
+#if defined(DCMI)
+#define LL_AHB2_GRP1_PERIPH_DCMI           RCC_AHB2ENR_DCMIEN
+#endif /* DCMI */
+#if defined(CRYP)
+#define LL_AHB2_GRP1_PERIPH_CRYP           RCC_AHB2ENR_CRYPEN
+#endif /* CRYP */
+#if defined(AES)
+#define LL_AHB2_GRP1_PERIPH_AES            RCC_AHB2ENR_AESEN
+#endif /* AES */
+#if defined(HASH)
+#define LL_AHB2_GRP1_PERIPH_HASH           RCC_AHB2ENR_HASHEN
+#endif /* HASH */
+#if defined(RCC_AHB2ENR_RNGEN)
+#define LL_AHB2_GRP1_PERIPH_RNG            RCC_AHB2ENR_RNGEN
+#endif /* RCC_AHB2ENR_RNGEN */
+#if defined(USB_OTG_FS)
+#define LL_AHB2_GRP1_PERIPH_OTGFS          RCC_AHB2ENR_OTGFSEN
+#endif /* USB_OTG_FS */
+/**
+  * @}
+  */
+#endif /* RCC_AHB2_SUPPORT */
+
+#if defined(RCC_AHB3_SUPPORT)
+/** @defgroup BUS_LL_EC_AHB3_GRP1_PERIPH  AHB3 GRP1 PERIPH
+  * @{
+  */
+#define LL_AHB3_GRP1_PERIPH_ALL            0xFFFFFFFFU
+#if defined(FSMC_Bank1)
+#define LL_AHB3_GRP1_PERIPH_FSMC           RCC_AHB3ENR_FSMCEN
+#endif /* FSMC_Bank1 */
+#if defined(FMC_Bank1)
+#define LL_AHB3_GRP1_PERIPH_FMC            RCC_AHB3ENR_FMCEN
+#endif /* FMC_Bank1 */
+#if defined(QUADSPI)
+#define LL_AHB3_GRP1_PERIPH_QSPI           RCC_AHB3ENR_QSPIEN
+#endif /* QUADSPI */
+/**
+  * @}
+  */
+#endif /* RCC_AHB3_SUPPORT */
+
+/** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH  APB1 GRP1 PERIPH
+  * @{
+  */
+#define LL_APB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
+#if defined(TIM2)
+#define LL_APB1_GRP1_PERIPH_TIM2           RCC_APB1ENR_TIM2EN
+#endif /* TIM2 */
+#if defined(TIM3)
+#define LL_APB1_GRP1_PERIPH_TIM3           RCC_APB1ENR_TIM3EN
+#endif /* TIM3 */
+#if defined(TIM4)
+#define LL_APB1_GRP1_PERIPH_TIM4           RCC_APB1ENR_TIM4EN
+#endif /* TIM4 */
+#define LL_APB1_GRP1_PERIPH_TIM5           RCC_APB1ENR_TIM5EN
+#if defined(TIM6)
+#define LL_APB1_GRP1_PERIPH_TIM6           RCC_APB1ENR_TIM6EN
+#endif /* TIM6 */
+#if defined(TIM7)
+#define LL_APB1_GRP1_PERIPH_TIM7           RCC_APB1ENR_TIM7EN
+#endif /* TIM7 */
+#if defined(TIM12)
+#define LL_APB1_GRP1_PERIPH_TIM12          RCC_APB1ENR_TIM12EN
+#endif /* TIM12 */
+#if defined(TIM13)
+#define LL_APB1_GRP1_PERIPH_TIM13          RCC_APB1ENR_TIM13EN
+#endif /* TIM13 */
+#if defined(TIM14)
+#define LL_APB1_GRP1_PERIPH_TIM14          RCC_APB1ENR_TIM14EN
+#endif /* TIM14 */
+#if defined(LPTIM1)
+#define LL_APB1_GRP1_PERIPH_LPTIM1         RCC_APB1ENR_LPTIM1EN
+#endif /* LPTIM1 */
+#if defined(RCC_APB1ENR_RTCAPBEN)
+#define LL_APB1_GRP1_PERIPH_RTCAPB         RCC_APB1ENR_RTCAPBEN
+#endif /* RCC_APB1ENR_RTCAPBEN */
+#define LL_APB1_GRP1_PERIPH_WWDG           RCC_APB1ENR_WWDGEN
+#if defined(SPI2)
+#define LL_APB1_GRP1_PERIPH_SPI2           RCC_APB1ENR_SPI2EN
+#endif /* SPI2 */
+#if defined(SPI3)
+#define LL_APB1_GRP1_PERIPH_SPI3           RCC_APB1ENR_SPI3EN
+#endif /* SPI3 */
+#if defined(SPDIFRX)
+#define LL_APB1_GRP1_PERIPH_SPDIFRX        RCC_APB1ENR_SPDIFRXEN
+#endif /* SPDIFRX */
+#define LL_APB1_GRP1_PERIPH_USART2         RCC_APB1ENR_USART2EN
+#if defined(USART3)
+#define LL_APB1_GRP1_PERIPH_USART3         RCC_APB1ENR_USART3EN
+#endif /* USART3 */
+#if defined(UART4)
+#define LL_APB1_GRP1_PERIPH_UART4          RCC_APB1ENR_UART4EN
+#endif /* UART4 */
+#if defined(UART5)
+#define LL_APB1_GRP1_PERIPH_UART5          RCC_APB1ENR_UART5EN
+#endif /* UART5 */
+#define LL_APB1_GRP1_PERIPH_I2C1           RCC_APB1ENR_I2C1EN
+#define LL_APB1_GRP1_PERIPH_I2C2           RCC_APB1ENR_I2C2EN
+#if defined(I2C3)
+#define LL_APB1_GRP1_PERIPH_I2C3           RCC_APB1ENR_I2C3EN
+#endif /* I2C3 */
+#if defined(FMPI2C1)
+#define LL_APB1_GRP1_PERIPH_FMPI2C1        RCC_APB1ENR_FMPI2C1EN
+#endif /* FMPI2C1 */
+#if defined(CAN1)
+#define LL_APB1_GRP1_PERIPH_CAN1           RCC_APB1ENR_CAN1EN
+#endif /* CAN1 */
+#if defined(CAN2)
+#define LL_APB1_GRP1_PERIPH_CAN2           RCC_APB1ENR_CAN2EN
+#endif /* CAN2 */
+#if defined(CAN3)
+#define LL_APB1_GRP1_PERIPH_CAN3           RCC_APB1ENR_CAN3EN
+#endif /* CAN3 */
+#if defined(CEC)
+#define LL_APB1_GRP1_PERIPH_CEC            RCC_APB1ENR_CECEN
+#endif /* CEC */
+#define LL_APB1_GRP1_PERIPH_PWR            RCC_APB1ENR_PWREN
+#if defined(DAC1)
+#define LL_APB1_GRP1_PERIPH_DAC1           RCC_APB1ENR_DACEN
+#endif /* DAC1 */
+#if defined(UART7)
+#define LL_APB1_GRP1_PERIPH_UART7          RCC_APB1ENR_UART7EN
+#endif /* UART7 */
+#if defined(UART8)
+#define LL_APB1_GRP1_PERIPH_UART8          RCC_APB1ENR_UART8EN
+#endif /* UART8 */
+/**
+  * @}
+  */
+
+/** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH  APB2 GRP1 PERIPH
+  * @{
+  */
+#define LL_APB2_GRP1_PERIPH_ALL          0xFFFFFFFFU
+#define LL_APB2_GRP1_PERIPH_TIM1         RCC_APB2ENR_TIM1EN
+#if defined(TIM8)
+#define LL_APB2_GRP1_PERIPH_TIM8         RCC_APB2ENR_TIM8EN
+#endif /* TIM8 */
+#define LL_APB2_GRP1_PERIPH_USART1       RCC_APB2ENR_USART1EN
+#if defined(USART6)
+#define LL_APB2_GRP1_PERIPH_USART6       RCC_APB2ENR_USART6EN
+#endif /* USART6 */
+#if defined(UART9)
+#define LL_APB2_GRP1_PERIPH_UART9        RCC_APB2ENR_UART9EN
+#endif /* UART9 */
+#if defined(UART10)
+#define LL_APB2_GRP1_PERIPH_UART10       RCC_APB2ENR_UART10EN
+#endif /* UART10 */
+#define LL_APB2_GRP1_PERIPH_ADC1         RCC_APB2ENR_ADC1EN
+#if defined(ADC2)
+#define LL_APB2_GRP1_PERIPH_ADC2         RCC_APB2ENR_ADC2EN
+#endif /* ADC2 */
+#if defined(ADC3)
+#define LL_APB2_GRP1_PERIPH_ADC3         RCC_APB2ENR_ADC3EN
+#endif /* ADC3 */
+#if defined(SDIO)
+#define LL_APB2_GRP1_PERIPH_SDIO         RCC_APB2ENR_SDIOEN
+#endif /* SDIO */
+#define LL_APB2_GRP1_PERIPH_SPI1         RCC_APB2ENR_SPI1EN
+#if defined(SPI4)
+#define LL_APB2_GRP1_PERIPH_SPI4         RCC_APB2ENR_SPI4EN
+#endif /* SPI4 */
+#define LL_APB2_GRP1_PERIPH_SYSCFG       RCC_APB2ENR_SYSCFGEN
+#if defined(RCC_APB2ENR_EXTITEN)
+#define LL_APB2_GRP1_PERIPH_EXTI         RCC_APB2ENR_EXTITEN
+#endif /* RCC_APB2ENR_EXTITEN */
+#define LL_APB2_GRP1_PERIPH_TIM9         RCC_APB2ENR_TIM9EN
+#if defined(TIM10)
+#define LL_APB2_GRP1_PERIPH_TIM10        RCC_APB2ENR_TIM10EN
+#endif /* TIM10 */
+#define LL_APB2_GRP1_PERIPH_TIM11        RCC_APB2ENR_TIM11EN
+#if defined(SPI5)
+#define LL_APB2_GRP1_PERIPH_SPI5         RCC_APB2ENR_SPI5EN
+#endif /* SPI5 */
+#if defined(SPI6)
+#define LL_APB2_GRP1_PERIPH_SPI6         RCC_APB2ENR_SPI6EN
+#endif /* SPI6 */
+#if defined(SAI1)
+#define LL_APB2_GRP1_PERIPH_SAI1         RCC_APB2ENR_SAI1EN
+#endif /* SAI1 */
+#if defined(SAI2)
+#define LL_APB2_GRP1_PERIPH_SAI2         RCC_APB2ENR_SAI2EN
+#endif /* SAI2 */
+#if defined(LTDC)
+#define LL_APB2_GRP1_PERIPH_LTDC         RCC_APB2ENR_LTDCEN
+#endif /* LTDC */
+#if defined(DSI)
+#define LL_APB2_GRP1_PERIPH_DSI          RCC_APB2ENR_DSIEN
+#endif /* DSI */
+#if defined(DFSDM1_Channel0)
+#define LL_APB2_GRP1_PERIPH_DFSDM1       RCC_APB2ENR_DFSDM1EN
+#endif /* DFSDM1_Channel0 */
+#if defined(DFSDM2_Channel0)
+#define LL_APB2_GRP1_PERIPH_DFSDM2       RCC_APB2ENR_DFSDM2EN
+#endif /* DFSDM2_Channel0 */
+#define LL_APB2_GRP1_PERIPH_ADC          RCC_APB2RSTR_ADCRST
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup BUS_LL_Exported_Functions BUS Exported Functions
+  * @{
+  */
+
+/** @defgroup BUS_LL_EF_AHB1 AHB1
+  * @{
+  */
+
+/**
+  * @brief  Enable AHB1 peripherals clock.
+  * @rmtoll AHB1ENR      GPIOAEN            LL_AHB1_GRP1_EnableClock\n
+  *         AHB1ENR      GPIOBEN            LL_AHB1_GRP1_EnableClock\n
+  *         AHB1ENR      GPIOCEN            LL_AHB1_GRP1_EnableClock\n
+  *         AHB1ENR      GPIODEN            LL_AHB1_GRP1_EnableClock\n
+  *         AHB1ENR      GPIOEEN            LL_AHB1_GRP1_EnableClock\n
+  *         AHB1ENR      GPIOFEN            LL_AHB1_GRP1_EnableClock\n
+  *         AHB1ENR      GPIOGEN            LL_AHB1_GRP1_EnableClock\n
+  *         AHB1ENR      GPIOHEN            LL_AHB1_GRP1_EnableClock\n
+  *         AHB1ENR      GPIOIEN            LL_AHB1_GRP1_EnableClock\n
+  *         AHB1ENR      GPIOJEN            LL_AHB1_GRP1_EnableClock\n
+  *         AHB1ENR      GPIOKEN            LL_AHB1_GRP1_EnableClock\n
+  *         AHB1ENR      CRCEN              LL_AHB1_GRP1_EnableClock\n
+  *         AHB1ENR      BKPSRAMEN          LL_AHB1_GRP1_EnableClock\n
+  *         AHB1ENR      CCMDATARAMEN       LL_AHB1_GRP1_EnableClock\n
+  *         AHB1ENR      DMA1EN             LL_AHB1_GRP1_EnableClock\n
+  *         AHB1ENR      DMA2EN             LL_AHB1_GRP1_EnableClock\n
+  *         AHB1ENR      RNGEN              LL_AHB1_GRP1_EnableClock\n
+  *         AHB1ENR      DMA2DEN            LL_AHB1_GRP1_EnableClock\n
+  *         AHB1ENR      ETHMACEN           LL_AHB1_GRP1_EnableClock\n
+  *         AHB1ENR      ETHMACTXEN         LL_AHB1_GRP1_EnableClock\n
+  *         AHB1ENR      ETHMACRXEN         LL_AHB1_GRP1_EnableClock\n
+  *         AHB1ENR      ETHMACPTPEN        LL_AHB1_GRP1_EnableClock\n
+  *         AHB1ENR      OTGHSEN            LL_AHB1_GRP1_EnableClock\n
+  *         AHB1ENR      OTGHSULPIEN        LL_AHB1_GRP1_EnableClock
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOI (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOJ (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOK (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_BKPSRAM (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_CCMDATARAM (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMAC (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACTX (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACRX (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACPTP (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHS (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHSULPI (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
+{
+  __IO uint32_t tmpreg;
+  SET_BIT(RCC->AHB1ENR, Periphs);
+  /* Delay after an RCC peripheral clock enabling */
+  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
+  (void)tmpreg;
+}
+
+/**
+  * @brief  Check if AHB1 peripheral clock is enabled or not
+  * @rmtoll AHB1ENR      GPIOAEN            LL_AHB1_GRP1_IsEnabledClock\n
+  *         AHB1ENR      GPIOBEN            LL_AHB1_GRP1_IsEnabledClock\n
+  *         AHB1ENR      GPIOCEN            LL_AHB1_GRP1_IsEnabledClock\n
+  *         AHB1ENR      GPIODEN            LL_AHB1_GRP1_IsEnabledClock\n
+  *         AHB1ENR      GPIOEEN            LL_AHB1_GRP1_IsEnabledClock\n
+  *         AHB1ENR      GPIOFEN            LL_AHB1_GRP1_IsEnabledClock\n
+  *         AHB1ENR      GPIOGEN            LL_AHB1_GRP1_IsEnabledClock\n
+  *         AHB1ENR      GPIOHEN            LL_AHB1_GRP1_IsEnabledClock\n
+  *         AHB1ENR      GPIOIEN            LL_AHB1_GRP1_IsEnabledClock\n
+  *         AHB1ENR      GPIOJEN            LL_AHB1_GRP1_IsEnabledClock\n
+  *         AHB1ENR      GPIOKEN            LL_AHB1_GRP1_IsEnabledClock\n
+  *         AHB1ENR      CRCEN              LL_AHB1_GRP1_IsEnabledClock\n
+  *         AHB1ENR      BKPSRAMEN          LL_AHB1_GRP1_IsEnabledClock\n
+  *         AHB1ENR      CCMDATARAMEN       LL_AHB1_GRP1_IsEnabledClock\n
+  *         AHB1ENR      DMA1EN             LL_AHB1_GRP1_IsEnabledClock\n
+  *         AHB1ENR      DMA2EN             LL_AHB1_GRP1_IsEnabledClock\n
+  *         AHB1ENR      RNGEN              LL_AHB1_GRP1_IsEnabledClock\n
+  *         AHB1ENR      DMA2DEN            LL_AHB1_GRP1_IsEnabledClock\n
+  *         AHB1ENR      ETHMACEN           LL_AHB1_GRP1_IsEnabledClock\n
+  *         AHB1ENR      ETHMACTXEN         LL_AHB1_GRP1_IsEnabledClock\n
+  *         AHB1ENR      ETHMACRXEN         LL_AHB1_GRP1_IsEnabledClock\n
+  *         AHB1ENR      ETHMACPTPEN        LL_AHB1_GRP1_IsEnabledClock\n
+  *         AHB1ENR      OTGHSEN            LL_AHB1_GRP1_IsEnabledClock\n
+  *         AHB1ENR      OTGHSULPIEN        LL_AHB1_GRP1_IsEnabledClock
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOI (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOJ (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOK (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_BKPSRAM (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_CCMDATARAM (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMAC (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACTX (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACRX (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACPTP (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHS (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHSULPI (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval State of Periphs (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)
+{
+  return (READ_BIT(RCC->AHB1ENR, Periphs) == Periphs);
+}
+
+/**
+  * @brief  Disable AHB1 peripherals clock.
+  * @rmtoll AHB1ENR      GPIOAEN            LL_AHB1_GRP1_DisableClock\n
+  *         AHB1ENR      GPIOBEN            LL_AHB1_GRP1_DisableClock\n
+  *         AHB1ENR      GPIOCEN            LL_AHB1_GRP1_DisableClock\n
+  *         AHB1ENR      GPIODEN            LL_AHB1_GRP1_DisableClock\n
+  *         AHB1ENR      GPIOEEN            LL_AHB1_GRP1_DisableClock\n
+  *         AHB1ENR      GPIOFEN            LL_AHB1_GRP1_DisableClock\n
+  *         AHB1ENR      GPIOGEN            LL_AHB1_GRP1_DisableClock\n
+  *         AHB1ENR      GPIOHEN            LL_AHB1_GRP1_DisableClock\n
+  *         AHB1ENR      GPIOIEN            LL_AHB1_GRP1_DisableClock\n
+  *         AHB1ENR      GPIOJEN            LL_AHB1_GRP1_DisableClock\n
+  *         AHB1ENR      GPIOKEN            LL_AHB1_GRP1_DisableClock\n
+  *         AHB1ENR      CRCEN              LL_AHB1_GRP1_DisableClock\n
+  *         AHB1ENR      BKPSRAMEN          LL_AHB1_GRP1_DisableClock\n
+  *         AHB1ENR      CCMDATARAMEN       LL_AHB1_GRP1_DisableClock\n
+  *         AHB1ENR      DMA1EN             LL_AHB1_GRP1_DisableClock\n
+  *         AHB1ENR      DMA2EN             LL_AHB1_GRP1_DisableClock\n
+  *         AHB1ENR      RNGEN              LL_AHB1_GRP1_DisableClock\n
+  *         AHB1ENR      DMA2DEN            LL_AHB1_GRP1_DisableClock\n
+  *         AHB1ENR      ETHMACEN           LL_AHB1_GRP1_DisableClock\n
+  *         AHB1ENR      ETHMACTXEN         LL_AHB1_GRP1_DisableClock\n
+  *         AHB1ENR      ETHMACRXEN         LL_AHB1_GRP1_DisableClock\n
+  *         AHB1ENR      ETHMACPTPEN        LL_AHB1_GRP1_DisableClock\n
+  *         AHB1ENR      OTGHSEN            LL_AHB1_GRP1_DisableClock\n
+  *         AHB1ENR      OTGHSULPIEN        LL_AHB1_GRP1_DisableClock
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOI (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOJ (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOK (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_BKPSRAM (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_CCMDATARAM (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMAC (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACTX (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACRX (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACPTP (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHS (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHSULPI (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)
+{
+  CLEAR_BIT(RCC->AHB1ENR, Periphs);
+}
+
+/**
+  * @brief  Force AHB1 peripherals reset.
+  * @rmtoll AHB1RSTR     GPIOARST      LL_AHB1_GRP1_ForceReset\n
+  *         AHB1RSTR     GPIOBRST      LL_AHB1_GRP1_ForceReset\n
+  *         AHB1RSTR     GPIOCRST      LL_AHB1_GRP1_ForceReset\n
+  *         AHB1RSTR     GPIODRST      LL_AHB1_GRP1_ForceReset\n
+  *         AHB1RSTR     GPIOERST      LL_AHB1_GRP1_ForceReset\n
+  *         AHB1RSTR     GPIOFRST      LL_AHB1_GRP1_ForceReset\n
+  *         AHB1RSTR     GPIOGRST      LL_AHB1_GRP1_ForceReset\n
+  *         AHB1RSTR     GPIOHRST      LL_AHB1_GRP1_ForceReset\n
+  *         AHB1RSTR     GPIOIRST      LL_AHB1_GRP1_ForceReset\n
+  *         AHB1RSTR     GPIOJRST      LL_AHB1_GRP1_ForceReset\n
+  *         AHB1RSTR     GPIOKRST      LL_AHB1_GRP1_ForceReset\n
+  *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ForceReset\n
+  *         AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ForceReset\n
+  *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ForceReset\n
+  *         AHB1RSTR     RNGRST        LL_AHB1_GRP1_ForceReset\n
+  *         AHB1RSTR     DMA2DRST      LL_AHB1_GRP1_ForceReset\n
+  *         AHB1RSTR     ETHMACRST     LL_AHB1_GRP1_ForceReset\n
+  *         AHB1RSTR     OTGHSRST      LL_AHB1_GRP1_ForceReset
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOI (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOJ (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOK (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMAC (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHS (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)
+{
+  SET_BIT(RCC->AHB1RSTR, Periphs);
+}
+
+/**
+  * @brief  Release AHB1 peripherals reset.
+  * @rmtoll AHB1RSTR     GPIOARST      LL_AHB1_GRP1_ReleaseReset\n
+  *         AHB1RSTR     GPIOBRST      LL_AHB1_GRP1_ReleaseReset\n
+  *         AHB1RSTR     GPIOCRST      LL_AHB1_GRP1_ReleaseReset\n
+  *         AHB1RSTR     GPIODRST      LL_AHB1_GRP1_ReleaseReset\n
+  *         AHB1RSTR     GPIOERST      LL_AHB1_GRP1_ReleaseReset\n
+  *         AHB1RSTR     GPIOFRST      LL_AHB1_GRP1_ReleaseReset\n
+  *         AHB1RSTR     GPIOGRST      LL_AHB1_GRP1_ReleaseReset\n
+  *         AHB1RSTR     GPIOHRST      LL_AHB1_GRP1_ReleaseReset\n
+  *         AHB1RSTR     GPIOIRST      LL_AHB1_GRP1_ReleaseReset\n
+  *         AHB1RSTR     GPIOJRST      LL_AHB1_GRP1_ReleaseReset\n
+  *         AHB1RSTR     GPIOKRST      LL_AHB1_GRP1_ReleaseReset\n
+  *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ReleaseReset\n
+  *         AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ReleaseReset\n
+  *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ReleaseReset\n
+  *         AHB1RSTR     RNGRST        LL_AHB1_GRP1_ReleaseReset\n
+  *         AHB1RSTR     DMA2DRST      LL_AHB1_GRP1_ReleaseReset\n
+  *         AHB1RSTR     ETHMACRST     LL_AHB1_GRP1_ReleaseReset\n
+  *         AHB1RSTR     OTGHSRST      LL_AHB1_GRP1_ReleaseReset
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOI (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOJ (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOK (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMAC (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHS (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)
+{
+  CLEAR_BIT(RCC->AHB1RSTR, Periphs);
+}
+
+/**
+  * @brief  Enable AHB1 peripheral clocks in low-power mode
+  * @rmtoll AHB1LPENR    GPIOALPEN      LL_AHB1_GRP1_EnableClockLowPower\n
+  *         AHB1LPENR    GPIOBLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
+  *         AHB1LPENR    GPIOCLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
+  *         AHB1LPENR    GPIODLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
+  *         AHB1LPENR    GPIOELPEN      LL_AHB1_GRP1_EnableClockLowPower\n
+  *         AHB1LPENR    GPIOFLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
+  *         AHB1LPENR    GPIOGLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
+  *         AHB1LPENR    GPIOHLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
+  *         AHB1LPENR    GPIOILPEN      LL_AHB1_GRP1_EnableClockLowPower\n
+  *         AHB1LPENR    GPIOJLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
+  *         AHB1LPENR    GPIOKLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
+  *         AHB1LPENR    CRCLPEN        LL_AHB1_GRP1_EnableClockLowPower\n
+  *         AHB1LPENR    BKPSRAMLPEN    LL_AHB1_GRP1_EnableClockLowPower\n
+  *         AHB1LPENR    FLITFLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
+  *         AHB1LPENR    SRAM1LPEN      LL_AHB1_GRP1_EnableClockLowPower\n
+  *         AHB1LPENR    SRAM2LPEN      LL_AHB1_GRP1_EnableClockLowPower\n
+  *         AHB1LPENR    SRAM3LPEN      LL_AHB1_GRP1_EnableClockLowPower\n
+  *         AHB1LPENR    BKPSRAMLPEN    LL_AHB1_GRP1_EnableClockLowPower\n
+  *         AHB1LPENR    DMA1LPEN       LL_AHB1_GRP1_EnableClockLowPower\n
+  *         AHB1LPENR    DMA2LPEN       LL_AHB1_GRP1_EnableClockLowPower\n
+  *         AHB1LPENR    DMA2DLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
+  *         AHB1LPENR    RNGLPEN        LL_AHB1_GRP1_EnableClockLowPower\n
+  *         AHB1LPENR    ETHMACLPEN     LL_AHB1_GRP1_EnableClockLowPower\n
+  *         AHB1LPENR    ETHMACTXLPEN   LL_AHB1_GRP1_EnableClockLowPower\n
+  *         AHB1LPENR    ETHMACRXLPEN   LL_AHB1_GRP1_EnableClockLowPower\n
+  *         AHB1LPENR    ETHMACPTPLPEN  LL_AHB1_GRP1_EnableClockLowPower\n
+  *         AHB1LPENR    OTGHSLPEN      LL_AHB1_GRP1_EnableClockLowPower\n
+  *         AHB1LPENR    OTGHSULPILPEN  LL_AHB1_GRP1_EnableClockLowPower
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOI (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOJ (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOK (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_BKPSRAM (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_FLITF
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM1
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM2 (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM3 (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMAC (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACTX (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACRX (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACPTP (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHS (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHSULPI (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_AHB1_GRP1_EnableClockLowPower(uint32_t Periphs)
+{
+  __IO uint32_t tmpreg;
+  SET_BIT(RCC->AHB1LPENR, Periphs);
+  /* Delay after an RCC peripheral clock enabling */
+  tmpreg = READ_BIT(RCC->AHB1LPENR, Periphs);
+  (void)tmpreg;
+}
+
+/**
+  * @brief  Disable AHB1 peripheral clocks in low-power mode
+  * @rmtoll AHB1LPENR    GPIOALPEN      LL_AHB1_GRP1_DisableClockLowPower\n
+  *         AHB1LPENR    GPIOBLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
+  *         AHB1LPENR    GPIOCLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
+  *         AHB1LPENR    GPIODLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
+  *         AHB1LPENR    GPIOELPEN      LL_AHB1_GRP1_DisableClockLowPower\n
+  *         AHB1LPENR    GPIOFLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
+  *         AHB1LPENR    GPIOGLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
+  *         AHB1LPENR    GPIOHLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
+  *         AHB1LPENR    GPIOILPEN      LL_AHB1_GRP1_DisableClockLowPower\n
+  *         AHB1LPENR    GPIOJLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
+  *         AHB1LPENR    GPIOKLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
+  *         AHB1LPENR    CRCLPEN        LL_AHB1_GRP1_DisableClockLowPower\n
+  *         AHB1LPENR    BKPSRAMLPEN    LL_AHB1_GRP1_DisableClockLowPower\n
+  *         AHB1LPENR    FLITFLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
+  *         AHB1LPENR    SRAM1LPEN      LL_AHB1_GRP1_DisableClockLowPower\n
+  *         AHB1LPENR    SRAM2LPEN      LL_AHB1_GRP1_DisableClockLowPower\n
+  *         AHB1LPENR    SRAM3LPEN      LL_AHB1_GRP1_DisableClockLowPower\n
+  *         AHB1LPENR    BKPSRAMLPEN    LL_AHB1_GRP1_DisableClockLowPower\n
+  *         AHB1LPENR    DMA1LPEN       LL_AHB1_GRP1_DisableClockLowPower\n
+  *         AHB1LPENR    DMA2LPEN       LL_AHB1_GRP1_DisableClockLowPower\n
+  *         AHB1LPENR    DMA2DLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
+  *         AHB1LPENR    RNGLPEN        LL_AHB1_GRP1_DisableClockLowPower\n
+  *         AHB1LPENR    ETHMACLPEN     LL_AHB1_GRP1_DisableClockLowPower\n
+  *         AHB1LPENR    ETHMACTXLPEN   LL_AHB1_GRP1_DisableClockLowPower\n
+  *         AHB1LPENR    ETHMACRXLPEN   LL_AHB1_GRP1_DisableClockLowPower\n
+  *         AHB1LPENR    ETHMACPTPLPEN  LL_AHB1_GRP1_DisableClockLowPower\n
+  *         AHB1LPENR    OTGHSLPEN      LL_AHB1_GRP1_DisableClockLowPower\n
+  *         AHB1LPENR    OTGHSULPILPEN  LL_AHB1_GRP1_DisableClockLowPower
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOA
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOB
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOC
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOD (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOE (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOF (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOG (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOH (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOI (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOJ (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_GPIOK (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_BKPSRAM (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_FLITF
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM1
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM2 (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM3 (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_RNG (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2D (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMAC (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACTX (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACRX (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_ETHMACPTP (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHS (*)
+  *         @arg @ref LL_AHB1_GRP1_PERIPH_OTGHSULPI (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_AHB1_GRP1_DisableClockLowPower(uint32_t Periphs)
+{
+  CLEAR_BIT(RCC->AHB1LPENR, Periphs);
+}
+
+/**
+  * @}
+  */
+
+#if defined(RCC_AHB2_SUPPORT)
+/** @defgroup BUS_LL_EF_AHB2 AHB2
+  * @{
+  */
+
+/**
+  * @brief  Enable AHB2 peripherals clock.
+  * @rmtoll AHB2ENR      DCMIEN       LL_AHB2_GRP1_EnableClock\n
+  *         AHB2ENR      CRYPEN       LL_AHB2_GRP1_EnableClock\n
+  *         AHB2ENR      AESEN        LL_AHB2_GRP1_EnableClock\n
+  *         AHB2ENR      HASHEN       LL_AHB2_GRP1_EnableClock\n
+  *         AHB2ENR      RNGEN        LL_AHB2_GRP1_EnableClock\n
+  *         AHB2ENR      OTGFSEN      LL_AHB2_GRP1_EnableClock
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*)
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*)
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES  (*)
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG (*)
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
+{
+  __IO uint32_t tmpreg;
+  SET_BIT(RCC->AHB2ENR, Periphs);
+  /* Delay after an RCC peripheral clock enabling */
+  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
+  (void)tmpreg;
+}
+
+/**
+  * @brief  Check if AHB2 peripheral clock is enabled or not
+  * @rmtoll AHB2ENR      DCMIEN       LL_AHB2_GRP1_IsEnabledClock\n
+  *         AHB2ENR      CRYPEN       LL_AHB2_GRP1_IsEnabledClock\n
+  *         AHB2ENR      AESEN        LL_AHB2_GRP1_IsEnabledClock\n
+  *         AHB2ENR      HASHEN       LL_AHB2_GRP1_IsEnabledClock\n
+  *         AHB2ENR      RNGEN        LL_AHB2_GRP1_IsEnabledClock\n
+  *         AHB2ENR      OTGFSEN      LL_AHB2_GRP1_IsEnabledClock
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*)
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*)
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES  (*)
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG (*)
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval State of Periphs (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_AHB2_GRP1_IsEnabledClock(uint32_t Periphs)
+{
+  return (READ_BIT(RCC->AHB2ENR, Periphs) == Periphs);
+}
+
+/**
+  * @brief  Disable AHB2 peripherals clock.
+  * @rmtoll AHB2ENR      DCMIEN       LL_AHB2_GRP1_DisableClock\n
+  *         AHB2ENR      CRYPEN       LL_AHB2_GRP1_DisableClock\n
+  *         AHB2ENR      AESEN        LL_AHB2_GRP1_DisableClock\n
+  *         AHB2ENR      HASHEN       LL_AHB2_GRP1_DisableClock\n
+  *         AHB2ENR      RNGEN        LL_AHB2_GRP1_DisableClock\n
+  *         AHB2ENR      OTGFSEN      LL_AHB2_GRP1_DisableClock
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*)
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*)
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES  (*)
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG (*)
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_AHB2_GRP1_DisableClock(uint32_t Periphs)
+{
+  CLEAR_BIT(RCC->AHB2ENR, Periphs);
+}
+
+/**
+  * @brief  Force AHB2 peripherals reset.
+  * @rmtoll AHB2RSTR     DCMIRST      LL_AHB2_GRP1_ForceReset\n
+  *         AHB2RSTR     CRYPRST      LL_AHB2_GRP1_ForceReset\n
+  *         AHB2RSTR     AESRST       LL_AHB2_GRP1_ForceReset\n
+  *         AHB2RSTR     HASHRST      LL_AHB2_GRP1_ForceReset\n
+  *         AHB2RSTR     RNGRST       LL_AHB2_GRP1_ForceReset\n
+  *         AHB2RSTR     OTGFSRST     LL_AHB2_GRP1_ForceReset
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*)
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*)
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES  (*)
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG (*)
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_AHB2_GRP1_ForceReset(uint32_t Periphs)
+{
+  SET_BIT(RCC->AHB2RSTR, Periphs);
+}
+
+/**
+  * @brief  Release AHB2 peripherals reset.
+  * @rmtoll AHB2RSTR     DCMIRST      LL_AHB2_GRP1_ReleaseReset\n
+  *         AHB2RSTR     CRYPRST      LL_AHB2_GRP1_ReleaseReset\n
+  *         AHB2RSTR     AESRST       LL_AHB2_GRP1_ReleaseReset\n
+  *         AHB2RSTR     HASHRST      LL_AHB2_GRP1_ReleaseReset\n
+  *         AHB2RSTR     RNGRST       LL_AHB2_GRP1_ReleaseReset\n
+  *         AHB2RSTR     OTGFSRST     LL_AHB2_GRP1_ReleaseReset
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*)
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*)
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES  (*)
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG (*)
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_AHB2_GRP1_ReleaseReset(uint32_t Periphs)
+{
+  CLEAR_BIT(RCC->AHB2RSTR, Periphs);
+}
+
+/**
+  * @brief  Enable AHB2 peripheral clocks in low-power mode
+  * @rmtoll AHB2LPENR    DCMILPEN     LL_AHB2_GRP1_EnableClockLowPower\n
+  *         AHB2LPENR    CRYPLPEN     LL_AHB2_GRP1_EnableClockLowPower\n
+  *         AHB2LPENR    AESLPEN      LL_AHB2_GRP1_EnableClockLowPower\n
+  *         AHB2LPENR    HASHLPEN     LL_AHB2_GRP1_EnableClockLowPower\n
+  *         AHB2LPENR    RNGLPEN      LL_AHB2_GRP1_EnableClockLowPower\n
+  *         AHB2LPENR    OTGFSLPEN    LL_AHB2_GRP1_EnableClockLowPower
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*)
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*)
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES  (*)
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG (*)
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_AHB2_GRP1_EnableClockLowPower(uint32_t Periphs)
+{
+  __IO uint32_t tmpreg;
+  SET_BIT(RCC->AHB2LPENR, Periphs);
+  /* Delay after an RCC peripheral clock enabling */
+  tmpreg = READ_BIT(RCC->AHB2LPENR, Periphs);
+  (void)tmpreg;
+}
+
+/**
+  * @brief  Disable AHB2 peripheral clocks in low-power mode
+  * @rmtoll AHB2LPENR    DCMILPEN     LL_AHB2_GRP1_DisableClockLowPower\n
+  *         AHB2LPENR    CRYPLPEN     LL_AHB2_GRP1_DisableClockLowPower\n
+  *         AHB2LPENR    AESLPEN      LL_AHB2_GRP1_DisableClockLowPower\n
+  *         AHB2LPENR    HASHLPEN     LL_AHB2_GRP1_DisableClockLowPower\n
+  *         AHB2LPENR    RNGLPEN      LL_AHB2_GRP1_DisableClockLowPower\n
+  *         AHB2LPENR    OTGFSLPEN    LL_AHB2_GRP1_DisableClockLowPower
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_DCMI (*)
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_CRYP (*)
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES  (*)
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG (*)
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_OTGFS (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_AHB2_GRP1_DisableClockLowPower(uint32_t Periphs)
+{
+  CLEAR_BIT(RCC->AHB2LPENR, Periphs);
+}
+
+/**
+  * @}
+  */
+#endif /* RCC_AHB2_SUPPORT */
+
+#if defined(RCC_AHB3_SUPPORT)
+/** @defgroup BUS_LL_EF_AHB3 AHB3
+  * @{
+  */
+
+/**
+  * @brief  Enable AHB3 peripherals clock.
+  * @rmtoll AHB3ENR      FMCEN         LL_AHB3_GRP1_EnableClock\n
+  *         AHB3ENR      FSMCEN        LL_AHB3_GRP1_EnableClock\n
+  *         AHB3ENR      QSPIEN        LL_AHB3_GRP1_EnableClock
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
+  *         @arg @ref LL_AHB3_GRP1_PERIPH_FSMC (*)
+  *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
+{
+  __IO uint32_t tmpreg;
+  SET_BIT(RCC->AHB3ENR, Periphs);
+  /* Delay after an RCC peripheral clock enabling */
+  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
+  (void)tmpreg;
+}
+
+/**
+  * @brief  Check if AHB3 peripheral clock is enabled or not
+  * @rmtoll AHB3ENR      FMCEN         LL_AHB3_GRP1_IsEnabledClock\n
+  *         AHB3ENR      FSMCEN        LL_AHB3_GRP1_IsEnabledClock\n
+  *         AHB3ENR      QSPIEN        LL_AHB3_GRP1_IsEnabledClock
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
+  *         @arg @ref LL_AHB3_GRP1_PERIPH_FSMC (*)
+  *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval State of Periphs (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_AHB3_GRP1_IsEnabledClock(uint32_t Periphs)
+{
+  return (READ_BIT(RCC->AHB3ENR, Periphs) == Periphs);
+}
+
+/**
+  * @brief  Disable AHB3 peripherals clock.
+  * @rmtoll AHB3ENR      FMCEN         LL_AHB3_GRP1_DisableClock\n
+  *         AHB3ENR      FSMCEN        LL_AHB3_GRP1_DisableClock\n
+  *         AHB3ENR      QSPIEN        LL_AHB3_GRP1_DisableClock
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
+  *         @arg @ref LL_AHB3_GRP1_PERIPH_FSMC (*)
+  *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_AHB3_GRP1_DisableClock(uint32_t Periphs)
+{
+  CLEAR_BIT(RCC->AHB3ENR, Periphs);
+}
+
+/**
+  * @brief  Force AHB3 peripherals reset.
+  * @rmtoll AHB3RSTR     FMCRST        LL_AHB3_GRP1_ForceReset\n
+  *         AHB3RSTR     FSMCRST       LL_AHB3_GRP1_ForceReset\n
+  *         AHB3RSTR     QSPIRST       LL_AHB3_GRP1_ForceReset
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
+  *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
+  *         @arg @ref LL_AHB3_GRP1_PERIPH_FSMC (*)
+  *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_AHB3_GRP1_ForceReset(uint32_t Periphs)
+{
+  SET_BIT(RCC->AHB3RSTR, Periphs);
+}
+
+/**
+  * @brief  Release AHB3 peripherals reset.
+  * @rmtoll AHB3RSTR     FMCRST        LL_AHB3_GRP1_ReleaseReset\n
+  *         AHB3RSTR     FSMCRST       LL_AHB3_GRP1_ReleaseReset\n
+  *         AHB3RSTR     QSPIRST       LL_AHB3_GRP1_ReleaseReset
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
+  *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
+  *         @arg @ref LL_AHB3_GRP1_PERIPH_FSMC (*)
+  *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_AHB3_GRP1_ReleaseReset(uint32_t Periphs)
+{
+  CLEAR_BIT(RCC->AHB3RSTR, Periphs);
+}
+
+/**
+  * @brief  Enable AHB3 peripheral clocks in low-power mode
+  * @rmtoll AHB3LPENR    FMCLPEN       LL_AHB3_GRP1_EnableClockLowPower\n
+  *         AHB3LPENR    FSMCLPEN      LL_AHB3_GRP1_EnableClockLowPower\n
+  *         AHB3LPENR    QSPILPEN      LL_AHB3_GRP1_EnableClockLowPower
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
+  *         @arg @ref LL_AHB3_GRP1_PERIPH_FSMC (*)
+  *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_AHB3_GRP1_EnableClockLowPower(uint32_t Periphs)
+{
+  __IO uint32_t tmpreg;
+  SET_BIT(RCC->AHB3LPENR, Periphs);
+  /* Delay after an RCC peripheral clock enabling */
+  tmpreg = READ_BIT(RCC->AHB3LPENR, Periphs);
+  (void)tmpreg;
+}
+
+/**
+  * @brief  Disable AHB3 peripheral clocks in low-power mode
+  * @rmtoll AHB3LPENR    FMCLPEN       LL_AHB3_GRP1_DisableClockLowPower\n
+  *         AHB3LPENR    FSMCLPEN      LL_AHB3_GRP1_DisableClockLowPower\n
+  *         AHB3LPENR    QSPILPEN      LL_AHB3_GRP1_DisableClockLowPower
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC (*)
+  *         @arg @ref LL_AHB3_GRP1_PERIPH_FSMC (*)
+  *         @arg @ref LL_AHB3_GRP1_PERIPH_QSPI (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_AHB3_GRP1_DisableClockLowPower(uint32_t Periphs)
+{
+  CLEAR_BIT(RCC->AHB3LPENR, Periphs);
+}
+
+/**
+  * @}
+  */
+#endif /* RCC_AHB3_SUPPORT */
+
+/** @defgroup BUS_LL_EF_APB1 APB1
+  * @{
+  */
+
+/**
+  * @brief  Enable APB1 peripherals clock.
+  * @rmtoll APB1ENR     TIM2EN        LL_APB1_GRP1_EnableClock\n
+  *         APB1ENR     TIM3EN        LL_APB1_GRP1_EnableClock\n
+  *         APB1ENR     TIM4EN        LL_APB1_GRP1_EnableClock\n
+  *         APB1ENR     TIM5EN        LL_APB1_GRP1_EnableClock\n
+  *         APB1ENR     TIM6EN        LL_APB1_GRP1_EnableClock\n
+  *         APB1ENR     TIM7EN        LL_APB1_GRP1_EnableClock\n
+  *         APB1ENR     TIM12EN       LL_APB1_GRP1_EnableClock\n
+  *         APB1ENR     TIM13EN       LL_APB1_GRP1_EnableClock\n
+  *         APB1ENR     TIM14EN       LL_APB1_GRP1_EnableClock\n
+  *         APB1ENR     LPTIM1EN      LL_APB1_GRP1_EnableClock\n
+  *         APB1ENR     WWDGEN        LL_APB1_GRP1_EnableClock\n
+  *         APB1ENR     SPI2EN        LL_APB1_GRP1_EnableClock\n
+  *         APB1ENR     SPI3EN        LL_APB1_GRP1_EnableClock\n
+  *         APB1ENR     SPDIFRXEN     LL_APB1_GRP1_EnableClock\n
+  *         APB1ENR     USART2EN      LL_APB1_GRP1_EnableClock\n
+  *         APB1ENR     USART3EN      LL_APB1_GRP1_EnableClock\n
+  *         APB1ENR     UART4EN       LL_APB1_GRP1_EnableClock\n
+  *         APB1ENR     UART5EN       LL_APB1_GRP1_EnableClock\n
+  *         APB1ENR     I2C1EN        LL_APB1_GRP1_EnableClock\n
+  *         APB1ENR     I2C2EN        LL_APB1_GRP1_EnableClock\n
+  *         APB1ENR     I2C3EN        LL_APB1_GRP1_EnableClock\n
+  *         APB1ENR     FMPI2C1EN     LL_APB1_GRP1_EnableClock\n
+  *         APB1ENR     CAN1EN        LL_APB1_GRP1_EnableClock\n
+  *         APB1ENR     CAN2EN        LL_APB1_GRP1_EnableClock\n
+  *         APB1ENR     CAN3EN        LL_APB1_GRP1_EnableClock\n
+  *         APB1ENR     CECEN         LL_APB1_GRP1_EnableClock\n
+  *         APB1ENR     PWREN         LL_APB1_GRP1_EnableClock\n
+  *         APB1ENR     DACEN         LL_APB1_GRP1_EnableClock\n
+  *         APB1ENR     UART7EN       LL_APB1_GRP1_EnableClock\n
+  *         APB1ENR     UART8EN       LL_APB1_GRP1_EnableClock\n
+  *         APB1ENR     RTCAPBEN      LL_APB1_GRP1_EnableClock
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
+  *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_FMPI2C1 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_CAN1 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_CAN3 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_CEC  (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
+  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UART7 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UART8 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
+{
+  __IO uint32_t tmpreg;
+  SET_BIT(RCC->APB1ENR, Periphs);
+  /* Delay after an RCC peripheral clock enabling */
+  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
+  (void)tmpreg;
+}
+
+/**
+  * @brief  Check if APB1 peripheral clock is enabled or not
+  * @rmtoll APB1ENR     TIM2EN        LL_APB1_GRP1_IsEnabledClock\n
+  *         APB1ENR     TIM3EN        LL_APB1_GRP1_IsEnabledClock\n
+  *         APB1ENR     TIM4EN        LL_APB1_GRP1_IsEnabledClock\n
+  *         APB1ENR     TIM5EN        LL_APB1_GRP1_IsEnabledClock\n
+  *         APB1ENR     TIM6EN        LL_APB1_GRP1_IsEnabledClock\n
+  *         APB1ENR     TIM7EN        LL_APB1_GRP1_IsEnabledClock\n
+  *         APB1ENR     TIM12EN       LL_APB1_GRP1_IsEnabledClock\n
+  *         APB1ENR     TIM13EN       LL_APB1_GRP1_IsEnabledClock\n
+  *         APB1ENR     TIM14EN       LL_APB1_GRP1_IsEnabledClock\n
+  *         APB1ENR     LPTIM1EN      LL_APB1_GRP1_IsEnabledClock\n
+  *         APB1ENR     WWDGEN        LL_APB1_GRP1_IsEnabledClock\n
+  *         APB1ENR     SPI2EN        LL_APB1_GRP1_IsEnabledClock\n
+  *         APB1ENR     SPI3EN        LL_APB1_GRP1_IsEnabledClock\n
+  *         APB1ENR     SPDIFRXEN     LL_APB1_GRP1_IsEnabledClock\n
+  *         APB1ENR     USART2EN      LL_APB1_GRP1_IsEnabledClock\n
+  *         APB1ENR     USART3EN      LL_APB1_GRP1_IsEnabledClock\n
+  *         APB1ENR     UART4EN       LL_APB1_GRP1_IsEnabledClock\n
+  *         APB1ENR     UART5EN       LL_APB1_GRP1_IsEnabledClock\n
+  *         APB1ENR     I2C1EN        LL_APB1_GRP1_IsEnabledClock\n
+  *         APB1ENR     I2C2EN        LL_APB1_GRP1_IsEnabledClock\n
+  *         APB1ENR     I2C3EN        LL_APB1_GRP1_IsEnabledClock\n
+  *         APB1ENR     FMPI2C1EN     LL_APB1_GRP1_IsEnabledClock\n
+  *         APB1ENR     CAN1EN        LL_APB1_GRP1_IsEnabledClock\n
+  *         APB1ENR     CAN2EN        LL_APB1_GRP1_IsEnabledClock\n
+  *         APB1ENR     CAN3EN        LL_APB1_GRP1_IsEnabledClock\n
+  *         APB1ENR     CECEN         LL_APB1_GRP1_IsEnabledClock\n
+  *         APB1ENR     PWREN         LL_APB1_GRP1_IsEnabledClock\n
+  *         APB1ENR     DACEN         LL_APB1_GRP1_IsEnabledClock\n
+  *         APB1ENR     UART7EN       LL_APB1_GRP1_IsEnabledClock\n
+  *         APB1ENR     UART8EN       LL_APB1_GRP1_IsEnabledClock\n
+  *         APB1ENR     RTCAPBEN      LL_APB1_GRP1_IsEnabledClock
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
+  *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_FMPI2C1 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_CAN1 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_CAN3 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
+  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UART7 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UART8 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval State of Periphs (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
+{
+  return (READ_BIT(RCC->APB1ENR, Periphs) == Periphs);
+}
+
+/**
+  * @brief  Disable APB1 peripherals clock.
+  * @rmtoll APB1ENR     TIM2EN        LL_APB1_GRP1_DisableClock\n
+  *         APB1ENR     TIM3EN        LL_APB1_GRP1_DisableClock\n
+  *         APB1ENR     TIM4EN        LL_APB1_GRP1_DisableClock\n
+  *         APB1ENR     TIM5EN        LL_APB1_GRP1_DisableClock\n
+  *         APB1ENR     TIM6EN        LL_APB1_GRP1_DisableClock\n
+  *         APB1ENR     TIM7EN        LL_APB1_GRP1_DisableClock\n
+  *         APB1ENR     TIM12EN       LL_APB1_GRP1_DisableClock\n
+  *         APB1ENR     TIM13EN       LL_APB1_GRP1_DisableClock\n
+  *         APB1ENR     TIM14EN       LL_APB1_GRP1_DisableClock\n
+  *         APB1ENR     LPTIM1EN      LL_APB1_GRP1_DisableClock\n
+  *         APB1ENR     WWDGEN        LL_APB1_GRP1_DisableClock\n
+  *         APB1ENR     SPI2EN        LL_APB1_GRP1_DisableClock\n
+  *         APB1ENR     SPI3EN        LL_APB1_GRP1_DisableClock\n
+  *         APB1ENR     SPDIFRXEN     LL_APB1_GRP1_DisableClock\n
+  *         APB1ENR     USART2EN      LL_APB1_GRP1_DisableClock\n
+  *         APB1ENR     USART3EN      LL_APB1_GRP1_DisableClock\n
+  *         APB1ENR     UART4EN       LL_APB1_GRP1_DisableClock\n
+  *         APB1ENR     UART5EN       LL_APB1_GRP1_DisableClock\n
+  *         APB1ENR     I2C1EN        LL_APB1_GRP1_DisableClock\n
+  *         APB1ENR     I2C2EN        LL_APB1_GRP1_DisableClock\n
+  *         APB1ENR     I2C3EN        LL_APB1_GRP1_DisableClock\n
+  *         APB1ENR     FMPI2C1EN     LL_APB1_GRP1_DisableClock\n
+  *         APB1ENR     CAN1EN        LL_APB1_GRP1_DisableClock\n
+  *         APB1ENR     CAN2EN        LL_APB1_GRP1_DisableClock\n
+  *         APB1ENR     CAN3EN        LL_APB1_GRP1_DisableClock\n
+  *         APB1ENR     CECEN         LL_APB1_GRP1_DisableClock\n
+  *         APB1ENR     PWREN         LL_APB1_GRP1_DisableClock\n
+  *         APB1ENR     DACEN         LL_APB1_GRP1_DisableClock\n
+  *         APB1ENR     UART7EN       LL_APB1_GRP1_DisableClock\n
+  *         APB1ENR     UART8EN       LL_APB1_GRP1_DisableClock\n
+  *         APB1ENR     RTCAPBEN      LL_APB1_GRP1_DisableClock
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
+  *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_FMPI2C1 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_CAN1 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_CAN3 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
+  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UART7 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UART8 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
+{
+  CLEAR_BIT(RCC->APB1ENR, Periphs);
+}
+
+/**
+  * @brief  Force APB1 peripherals reset.
+  * @rmtoll APB1RSTR     TIM2RST        LL_APB1_GRP1_ForceReset\n
+  *         APB1RSTR     TIM3RST        LL_APB1_GRP1_ForceReset\n
+  *         APB1RSTR     TIM4RST        LL_APB1_GRP1_ForceReset\n
+  *         APB1RSTR     TIM5RST        LL_APB1_GRP1_ForceReset\n
+  *         APB1RSTR     TIM6RST        LL_APB1_GRP1_ForceReset\n
+  *         APB1RSTR     TIM7RST        LL_APB1_GRP1_ForceReset\n
+  *         APB1RSTR     TIM12RST       LL_APB1_GRP1_ForceReset\n
+  *         APB1RSTR     TIM13RST       LL_APB1_GRP1_ForceReset\n
+  *         APB1RSTR     TIM14RST       LL_APB1_GRP1_ForceReset\n
+  *         APB1RSTR     LPTIM1RST      LL_APB1_GRP1_ForceReset\n
+  *         APB1RSTR     WWDGRST        LL_APB1_GRP1_ForceReset\n
+  *         APB1RSTR     SPI2RST        LL_APB1_GRP1_ForceReset\n
+  *         APB1RSTR     SPI3RST        LL_APB1_GRP1_ForceReset\n
+  *         APB1RSTR     SPDIFRXRST     LL_APB1_GRP1_ForceReset\n
+  *         APB1RSTR     USART2RST      LL_APB1_GRP1_ForceReset\n
+  *         APB1RSTR     USART3RST      LL_APB1_GRP1_ForceReset\n
+  *         APB1RSTR     UART4RST       LL_APB1_GRP1_ForceReset\n
+  *         APB1RSTR     UART5RST       LL_APB1_GRP1_ForceReset\n
+  *         APB1RSTR     I2C1RST        LL_APB1_GRP1_ForceReset\n
+  *         APB1RSTR     I2C2RST        LL_APB1_GRP1_ForceReset\n
+  *         APB1RSTR     I2C3RST        LL_APB1_GRP1_ForceReset\n
+  *         APB1RSTR     FMPI2C1RST     LL_APB1_GRP1_ForceReset\n
+  *         APB1RSTR     CAN1RST        LL_APB1_GRP1_ForceReset\n
+  *         APB1RSTR     CAN2RST        LL_APB1_GRP1_ForceReset\n
+  *         APB1RSTR     CAN3RST        LL_APB1_GRP1_ForceReset\n
+  *         APB1RSTR     CECRST         LL_APB1_GRP1_ForceReset\n
+  *         APB1RSTR     PWRRST         LL_APB1_GRP1_ForceReset\n
+  *         APB1RSTR     DACRST         LL_APB1_GRP1_ForceReset\n
+  *         APB1RSTR     UART7RST       LL_APB1_GRP1_ForceReset\n
+  *         APB1RSTR     UART8RST       LL_APB1_GRP1_ForceReset
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
+  *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_FMPI2C1 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_CAN1 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_CAN3 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
+  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UART7 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UART8 (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_APB1_GRP1_ForceReset(uint32_t Periphs)
+{
+  SET_BIT(RCC->APB1RSTR, Periphs);
+}
+
+/**
+  * @brief  Release APB1 peripherals reset.
+  * @rmtoll APB1RSTR     TIM2RST        LL_APB1_GRP1_ReleaseReset\n
+  *         APB1RSTR     TIM3RST        LL_APB1_GRP1_ReleaseReset\n
+  *         APB1RSTR     TIM4RST        LL_APB1_GRP1_ReleaseReset\n
+  *         APB1RSTR     TIM5RST        LL_APB1_GRP1_ReleaseReset\n
+  *         APB1RSTR     TIM6RST        LL_APB1_GRP1_ReleaseReset\n
+  *         APB1RSTR     TIM7RST        LL_APB1_GRP1_ReleaseReset\n
+  *         APB1RSTR     TIM12RST       LL_APB1_GRP1_ReleaseReset\n
+  *         APB1RSTR     TIM13RST       LL_APB1_GRP1_ReleaseReset\n
+  *         APB1RSTR     TIM14RST       LL_APB1_GRP1_ReleaseReset\n
+  *         APB1RSTR     LPTIM1RST      LL_APB1_GRP1_ReleaseReset\n
+  *         APB1RSTR     WWDGRST        LL_APB1_GRP1_ReleaseReset\n
+  *         APB1RSTR     SPI2RST        LL_APB1_GRP1_ReleaseReset\n
+  *         APB1RSTR     SPI3RST        LL_APB1_GRP1_ReleaseReset\n
+  *         APB1RSTR     SPDIFRXRST     LL_APB1_GRP1_ReleaseReset\n
+  *         APB1RSTR     USART2RST      LL_APB1_GRP1_ReleaseReset\n
+  *         APB1RSTR     USART3RST      LL_APB1_GRP1_ReleaseReset\n
+  *         APB1RSTR     UART4RST       LL_APB1_GRP1_ReleaseReset\n
+  *         APB1RSTR     UART5RST       LL_APB1_GRP1_ReleaseReset\n
+  *         APB1RSTR     I2C1RST        LL_APB1_GRP1_ReleaseReset\n
+  *         APB1RSTR     I2C2RST        LL_APB1_GRP1_ReleaseReset\n
+  *         APB1RSTR     I2C3RST        LL_APB1_GRP1_ReleaseReset\n
+  *         APB1RSTR     FMPI2C1RST     LL_APB1_GRP1_ReleaseReset\n
+  *         APB1RSTR     CAN1RST        LL_APB1_GRP1_ReleaseReset\n
+  *         APB1RSTR     CAN2RST        LL_APB1_GRP1_ReleaseReset\n
+  *         APB1RSTR     CAN3RST        LL_APB1_GRP1_ReleaseReset\n
+  *         APB1RSTR     CECRST         LL_APB1_GRP1_ReleaseReset\n
+  *         APB1RSTR     PWRRST         LL_APB1_GRP1_ReleaseReset\n
+  *         APB1RSTR     DACRST         LL_APB1_GRP1_ReleaseReset\n
+  *         APB1RSTR     UART7RST       LL_APB1_GRP1_ReleaseReset\n
+  *         APB1RSTR     UART8RST       LL_APB1_GRP1_ReleaseReset
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
+  *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_FMPI2C1 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_CAN1 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_CAN3 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
+  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UART7 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UART8 (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_APB1_GRP1_ReleaseReset(uint32_t Periphs)
+{
+  CLEAR_BIT(RCC->APB1RSTR, Periphs);
+}
+
+/**
+  * @brief  Enable APB1 peripheral clocks in low-power mode
+  * @rmtoll APB1LPENR     TIM2LPEN        LL_APB1_GRP1_EnableClockLowPower\n
+  *         APB1LPENR     TIM3LPEN        LL_APB1_GRP1_EnableClockLowPower\n
+  *         APB1LPENR     TIM4LPEN        LL_APB1_GRP1_EnableClockLowPower\n
+  *         APB1LPENR     TIM5LPEN        LL_APB1_GRP1_EnableClockLowPower\n
+  *         APB1LPENR     TIM6LPEN        LL_APB1_GRP1_EnableClockLowPower\n
+  *         APB1LPENR     TIM7LPEN        LL_APB1_GRP1_EnableClockLowPower\n
+  *         APB1LPENR     TIM12LPEN       LL_APB1_GRP1_EnableClockLowPower\n
+  *         APB1LPENR     TIM13LPEN       LL_APB1_GRP1_EnableClockLowPower\n
+  *         APB1LPENR     TIM14LPEN       LL_APB1_GRP1_EnableClockLowPower\n
+  *         APB1LPENR     LPTIM1LPEN      LL_APB1_GRP1_EnableClockLowPower\n
+  *         APB1LPENR     WWDGLPEN        LL_APB1_GRP1_EnableClockLowPower\n
+  *         APB1LPENR     SPI2LPEN        LL_APB1_GRP1_EnableClockLowPower\n
+  *         APB1LPENR     SPI3LPEN        LL_APB1_GRP1_EnableClockLowPower\n
+  *         APB1LPENR     SPDIFRXLPEN     LL_APB1_GRP1_EnableClockLowPower\n
+  *         APB1LPENR     USART2LPEN      LL_APB1_GRP1_EnableClockLowPower\n
+  *         APB1LPENR     USART3LPEN      LL_APB1_GRP1_EnableClockLowPower\n
+  *         APB1LPENR     UART4LPEN       LL_APB1_GRP1_EnableClockLowPower\n
+  *         APB1LPENR     UART5LPEN       LL_APB1_GRP1_EnableClockLowPower\n
+  *         APB1LPENR     I2C1LPEN        LL_APB1_GRP1_EnableClockLowPower\n
+  *         APB1LPENR     I2C2LPEN        LL_APB1_GRP1_EnableClockLowPower\n
+  *         APB1LPENR     I2C3LPEN        LL_APB1_GRP1_EnableClockLowPower\n
+  *         APB1LPENR     FMPI2C1LPEN     LL_APB1_GRP1_EnableClockLowPower\n
+  *         APB1LPENR     CAN1LPEN        LL_APB1_GRP1_EnableClockLowPower\n
+  *         APB1LPENR     CAN2LPEN        LL_APB1_GRP1_EnableClockLowPower\n
+  *         APB1LPENR     CAN3LPEN        LL_APB1_GRP1_EnableClockLowPower\n
+  *         APB1LPENR     CECLPEN         LL_APB1_GRP1_EnableClockLowPower\n
+  *         APB1LPENR     PWRLPEN         LL_APB1_GRP1_EnableClockLowPower\n
+  *         APB1LPENR     DACLPEN         LL_APB1_GRP1_EnableClockLowPower\n
+  *         APB1LPENR     UART7LPEN       LL_APB1_GRP1_EnableClockLowPower\n
+  *         APB1LPENR     UART8LPEN       LL_APB1_GRP1_EnableClockLowPower\n
+  *         APB1LPENR     RTCAPBLPEN      LL_APB1_GRP1_EnableClockLowPower
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
+  *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_FMPI2C1 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_CAN1 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_CAN3 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
+  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UART7 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UART8 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_APB1_GRP1_EnableClockLowPower(uint32_t Periphs)
+{
+  __IO uint32_t tmpreg;
+  SET_BIT(RCC->APB1LPENR, Periphs);
+  /* Delay after an RCC peripheral clock enabling */
+  tmpreg = READ_BIT(RCC->APB1LPENR, Periphs);
+  (void)tmpreg;
+}
+
+/**
+  * @brief  Disable APB1 peripheral clocks in low-power mode
+  * @rmtoll APB1LPENR     TIM2LPEN        LL_APB1_GRP1_DisableClockLowPower\n
+  *         APB1LPENR     TIM3LPEN        LL_APB1_GRP1_DisableClockLowPower\n
+  *         APB1LPENR     TIM4LPEN        LL_APB1_GRP1_DisableClockLowPower\n
+  *         APB1LPENR     TIM5LPEN        LL_APB1_GRP1_DisableClockLowPower\n
+  *         APB1LPENR     TIM6LPEN        LL_APB1_GRP1_DisableClockLowPower\n
+  *         APB1LPENR     TIM7LPEN        LL_APB1_GRP1_DisableClockLowPower\n
+  *         APB1LPENR     TIM12LPEN       LL_APB1_GRP1_DisableClockLowPower\n
+  *         APB1LPENR     TIM13LPEN       LL_APB1_GRP1_DisableClockLowPower\n
+  *         APB1LPENR     TIM14LPEN       LL_APB1_GRP1_DisableClockLowPower\n
+  *         APB1LPENR     LPTIM1LPEN      LL_APB1_GRP1_DisableClockLowPower\n
+  *         APB1LPENR     WWDGLPEN        LL_APB1_GRP1_DisableClockLowPower\n
+  *         APB1LPENR     SPI2LPEN        LL_APB1_GRP1_DisableClockLowPower\n
+  *         APB1LPENR     SPI3LPEN        LL_APB1_GRP1_DisableClockLowPower\n
+  *         APB1LPENR     SPDIFRXLPEN     LL_APB1_GRP1_DisableClockLowPower\n
+  *         APB1LPENR     USART2LPEN      LL_APB1_GRP1_DisableClockLowPower\n
+  *         APB1LPENR     USART3LPEN      LL_APB1_GRP1_DisableClockLowPower\n
+  *         APB1LPENR     UART4LPEN       LL_APB1_GRP1_DisableClockLowPower\n
+  *         APB1LPENR     UART5LPEN       LL_APB1_GRP1_DisableClockLowPower\n
+  *         APB1LPENR     I2C1LPEN        LL_APB1_GRP1_DisableClockLowPower\n
+  *         APB1LPENR     I2C2LPEN        LL_APB1_GRP1_DisableClockLowPower\n
+  *         APB1LPENR     I2C3LPEN        LL_APB1_GRP1_DisableClockLowPower\n
+  *         APB1LPENR     FMPI2C1LPEN     LL_APB1_GRP1_DisableClockLowPower\n
+  *         APB1LPENR     CAN1LPEN        LL_APB1_GRP1_DisableClockLowPower\n
+  *         APB1LPENR     CAN2LPEN        LL_APB1_GRP1_DisableClockLowPower\n
+  *         APB1LPENR     CAN3LPEN        LL_APB1_GRP1_DisableClockLowPower\n
+  *         APB1LPENR     CECLPEN         LL_APB1_GRP1_DisableClockLowPower\n
+  *         APB1LPENR     PWRLPEN         LL_APB1_GRP1_DisableClockLowPower\n
+  *         APB1LPENR     DACLPEN         LL_APB1_GRP1_DisableClockLowPower\n
+  *         APB1LPENR     UART7LPEN       LL_APB1_GRP1_DisableClockLowPower\n
+  *         APB1LPENR     UART8LPEN       LL_APB1_GRP1_DisableClockLowPower\n
+  *         APB1LPENR     RTCAPBLPEN      LL_APB1_GRP1_DisableClockLowPower
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM12 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM13 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_TIM14 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
+  *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_SPDIFRX (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
+  *         @arg @ref LL_APB1_GRP1_PERIPH_USART3 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UART4 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UART5 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
+  *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_FMPI2C1 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_CAN1 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_CAN2 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_CAN3 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_CEC (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
+  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UART7 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_UART8 (*)
+  *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_APB1_GRP1_DisableClockLowPower(uint32_t Periphs)
+{
+  CLEAR_BIT(RCC->APB1LPENR, Periphs);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup BUS_LL_EF_APB2 APB2
+  * @{
+  */
+
+/**
+  * @brief  Enable APB2 peripherals clock.
+  * @rmtoll APB2ENR     TIM1EN        LL_APB2_GRP1_EnableClock\n
+  *         APB2ENR     TIM8EN        LL_APB2_GRP1_EnableClock\n
+  *         APB2ENR     USART1EN      LL_APB2_GRP1_EnableClock\n
+  *         APB2ENR     USART6EN      LL_APB2_GRP1_EnableClock\n
+  *         APB2ENR     UART9EN       LL_APB2_GRP1_EnableClock\n
+  *         APB2ENR     UART10EN      LL_APB2_GRP1_EnableClock\n
+  *         APB2ENR     ADC1EN        LL_APB2_GRP1_EnableClock\n
+  *         APB2ENR     ADC2EN        LL_APB2_GRP1_EnableClock\n
+  *         APB2ENR     ADC3EN        LL_APB2_GRP1_EnableClock\n
+  *         APB2ENR     SDIOEN        LL_APB2_GRP1_EnableClock\n
+  *         APB2ENR     SPI1EN        LL_APB2_GRP1_EnableClock\n
+  *         APB2ENR     SPI4EN        LL_APB2_GRP1_EnableClock\n
+  *         APB2ENR     SYSCFGEN      LL_APB2_GRP1_EnableClock\n
+  *         APB2ENR     EXTITEN       LL_APB2_GRP1_EnableClock\n
+  *         APB2ENR     TIM9EN        LL_APB2_GRP1_EnableClock\n
+  *         APB2ENR     TIM10EN       LL_APB2_GRP1_EnableClock\n
+  *         APB2ENR     TIM11EN       LL_APB2_GRP1_EnableClock\n
+  *         APB2ENR     SPI5EN        LL_APB2_GRP1_EnableClock\n
+  *         APB2ENR     SPI6EN        LL_APB2_GRP1_EnableClock\n
+  *         APB2ENR     SAI1EN        LL_APB2_GRP1_EnableClock\n
+  *         APB2ENR     SAI2EN        LL_APB2_GRP1_EnableClock\n
+  *         APB2ENR     LTDCEN        LL_APB2_GRP1_EnableClock\n
+  *         APB2ENR     DSIEN         LL_APB2_GRP1_EnableClock\n
+  *         APB2ENR     DFSDM1EN      LL_APB2_GRP1_EnableClock\n
+  *         APB2ENR     DFSDM2EN      LL_APB2_GRP1_EnableClock
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM8 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_USART6 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_UART9 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_UART10 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_ADC1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_ADC2 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_ADC3 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SDIO (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SPI4 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
+  *         @arg @ref LL_APB2_GRP1_PERIPH_EXTI (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM9
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM10 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM11
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SPI5 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SPI6 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI2 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_LTDC (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_DSI  (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_DFSDM1 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_DFSDM2 (*)
+
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
+{
+  __IO uint32_t tmpreg;
+  SET_BIT(RCC->APB2ENR, Periphs);
+  /* Delay after an RCC peripheral clock enabling */
+  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
+  (void)tmpreg;
+}
+
+/**
+  * @brief  Check if APB2 peripheral clock is enabled or not
+  * @rmtoll APB2ENR     TIM1EN        LL_APB2_GRP1_IsEnabledClock\n
+  *         APB2ENR     TIM8EN        LL_APB2_GRP1_IsEnabledClock\n
+  *         APB2ENR     USART1EN      LL_APB2_GRP1_IsEnabledClock\n
+  *         APB2ENR     USART6EN      LL_APB2_GRP1_IsEnabledClock\n
+  *         APB2ENR     UART9EN       LL_APB2_GRP1_IsEnabledClock\n
+  *         APB2ENR     UART10EN      LL_APB2_GRP1_IsEnabledClock\n
+  *         APB2ENR     ADC1EN        LL_APB2_GRP1_IsEnabledClock\n
+  *         APB2ENR     ADC2EN        LL_APB2_GRP1_IsEnabledClock\n
+  *         APB2ENR     ADC3EN        LL_APB2_GRP1_IsEnabledClock\n
+  *         APB2ENR     SDIOEN        LL_APB2_GRP1_IsEnabledClock\n
+  *         APB2ENR     SPI1EN        LL_APB2_GRP1_IsEnabledClock\n
+  *         APB2ENR     SPI4EN        LL_APB2_GRP1_IsEnabledClock\n
+  *         APB2ENR     SYSCFGEN      LL_APB2_GRP1_IsEnabledClock\n
+  *         APB2ENR     EXTITEN       LL_APB2_GRP1_IsEnabledClock\n
+  *         APB2ENR     TIM9EN        LL_APB2_GRP1_IsEnabledClock\n
+  *         APB2ENR     TIM10EN       LL_APB2_GRP1_IsEnabledClock\n
+  *         APB2ENR     TIM11EN       LL_APB2_GRP1_IsEnabledClock\n
+  *         APB2ENR     SPI5EN        LL_APB2_GRP1_IsEnabledClock\n
+  *         APB2ENR     SPI6EN        LL_APB2_GRP1_IsEnabledClock\n
+  *         APB2ENR     SAI1EN        LL_APB2_GRP1_IsEnabledClock\n
+  *         APB2ENR     SAI2EN        LL_APB2_GRP1_IsEnabledClock\n
+  *         APB2ENR     LTDCEN        LL_APB2_GRP1_IsEnabledClock\n
+  *         APB2ENR     DSIEN         LL_APB2_GRP1_IsEnabledClock\n
+  *         APB2ENR     DFSDM1EN      LL_APB2_GRP1_IsEnabledClock\n
+  *         APB2ENR     DFSDM2EN      LL_APB2_GRP1_IsEnabledClock
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM8 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_USART6 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_UART9 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_UART10 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_ADC1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_ADC2 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_ADC3 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SDIO (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SPI4 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
+  *         @arg @ref LL_APB2_GRP1_PERIPH_EXTI (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM9
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM10 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM11
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SPI5 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SPI6 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI2 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_LTDC (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_DSI  (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_DFSDM1 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_DFSDM2 (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval State of Periphs (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_APB2_GRP1_IsEnabledClock(uint32_t Periphs)
+{
+  return (READ_BIT(RCC->APB2ENR, Periphs) == Periphs);
+}
+
+/**
+  * @brief  Disable APB2 peripherals clock.
+  * @rmtoll APB2ENR     TIM1EN        LL_APB2_GRP1_DisableClock\n
+  *         APB2ENR     TIM8EN        LL_APB2_GRP1_DisableClock\n
+  *         APB2ENR     USART1EN      LL_APB2_GRP1_DisableClock\n
+  *         APB2ENR     USART6EN      LL_APB2_GRP1_DisableClock\n
+  *         APB2ENR     UART9EN       LL_APB2_GRP1_DisableClock\n
+  *         APB2ENR     UART10EN      LL_APB2_GRP1_DisableClock\n
+  *         APB2ENR     ADC1EN        LL_APB2_GRP1_DisableClock\n
+  *         APB2ENR     ADC2EN        LL_APB2_GRP1_DisableClock\n
+  *         APB2ENR     ADC3EN        LL_APB2_GRP1_DisableClock\n
+  *         APB2ENR     SDIOEN        LL_APB2_GRP1_DisableClock\n
+  *         APB2ENR     SPI1EN        LL_APB2_GRP1_DisableClock\n
+  *         APB2ENR     SPI4EN        LL_APB2_GRP1_DisableClock\n
+  *         APB2ENR     SYSCFGEN      LL_APB2_GRP1_DisableClock\n
+  *         APB2ENR     EXTITEN       LL_APB2_GRP1_DisableClock\n
+  *         APB2ENR     TIM9EN        LL_APB2_GRP1_DisableClock\n
+  *         APB2ENR     TIM10EN       LL_APB2_GRP1_DisableClock\n
+  *         APB2ENR     TIM11EN       LL_APB2_GRP1_DisableClock\n
+  *         APB2ENR     SPI5EN        LL_APB2_GRP1_DisableClock\n
+  *         APB2ENR     SPI6EN        LL_APB2_GRP1_DisableClock\n
+  *         APB2ENR     SAI1EN        LL_APB2_GRP1_DisableClock\n
+  *         APB2ENR     SAI2EN        LL_APB2_GRP1_DisableClock\n
+  *         APB2ENR     LTDCEN        LL_APB2_GRP1_DisableClock\n
+  *         APB2ENR     DSIEN         LL_APB2_GRP1_DisableClock\n
+  *         APB2ENR     DFSDM1EN      LL_APB2_GRP1_DisableClock\n
+  *         APB2ENR     DFSDM2EN      LL_APB2_GRP1_DisableClock
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM8 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_USART6 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_UART9 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_UART10 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_ADC1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_ADC2 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_ADC3 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SDIO (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SPI4 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
+  *         @arg @ref LL_APB2_GRP1_PERIPH_EXTI (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM9
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM10 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM11
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SPI5 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SPI6 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI2 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_LTDC (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_DSI  (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_DFSDM1 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_DFSDM2 (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
+{
+  CLEAR_BIT(RCC->APB2ENR, Periphs);
+}
+
+/**
+  * @brief  Force APB2 peripherals reset.
+  * @rmtoll APB2RSTR     TIM1RST        LL_APB2_GRP1_ForceReset\n
+  *         APB2RSTR     TIM8RST        LL_APB2_GRP1_ForceReset\n
+  *         APB2RSTR     USART1RST      LL_APB2_GRP1_ForceReset\n
+  *         APB2RSTR     USART6RST      LL_APB2_GRP1_ForceReset\n
+  *         APB2RSTR     UART9RST       LL_APB2_GRP1_ForceReset\n
+  *         APB2RSTR     UART10RST      LL_APB2_GRP1_ForceReset\n
+  *         APB2RSTR     ADCRST         LL_APB2_GRP1_ForceReset\n
+  *         APB2RSTR     SDIORST        LL_APB2_GRP1_ForceReset\n
+  *         APB2RSTR     SPI1RST        LL_APB2_GRP1_ForceReset\n
+  *         APB2RSTR     SPI4RST        LL_APB2_GRP1_ForceReset\n
+  *         APB2RSTR     SYSCFGRST      LL_APB2_GRP1_ForceReset\n
+  *         APB2RSTR     TIM9RST        LL_APB2_GRP1_ForceReset\n
+  *         APB2RSTR     TIM10RST       LL_APB2_GRP1_ForceReset\n
+  *         APB2RSTR     TIM11RST       LL_APB2_GRP1_ForceReset\n
+  *         APB2RSTR     SPI5RST        LL_APB2_GRP1_ForceReset\n
+  *         APB2RSTR     SPI6RST        LL_APB2_GRP1_ForceReset\n
+  *         APB2RSTR     SAI1RST        LL_APB2_GRP1_ForceReset\n
+  *         APB2RSTR     SAI2RST        LL_APB2_GRP1_ForceReset\n
+  *         APB2RSTR     LTDCRST        LL_APB2_GRP1_ForceReset\n
+  *         APB2RSTR     DSIRST         LL_APB2_GRP1_ForceReset\n
+  *         APB2RSTR     DFSDM1RST      LL_APB2_GRP1_ForceReset\n
+  *         APB2RSTR     DFSDM2RST      LL_APB2_GRP1_ForceReset
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_APB2_GRP1_PERIPH_ALL
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM8 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_USART6 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_UART9 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_UART10 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_ADC
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SDIO (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SPI4 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM9
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM10 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM11
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SPI5 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SPI6 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI2 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_LTDC (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_DSI  (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_DFSDM1 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_DFSDM2 (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_APB2_GRP1_ForceReset(uint32_t Periphs)
+{
+  SET_BIT(RCC->APB2RSTR, Periphs);
+}
+
+/**
+  * @brief  Release APB2 peripherals reset.
+  * @rmtoll APB2RSTR     TIM1RST        LL_APB2_GRP1_ReleaseReset\n
+  *         APB2RSTR     TIM8RST        LL_APB2_GRP1_ReleaseReset\n
+  *         APB2RSTR     USART1RST      LL_APB2_GRP1_ReleaseReset\n
+  *         APB2RSTR     USART6RST      LL_APB2_GRP1_ReleaseReset\n
+  *         APB2RSTR     UART9RST       LL_APB2_GRP1_ReleaseReset\n
+  *         APB2RSTR     UART10RST      LL_APB2_GRP1_ReleaseReset\n
+  *         APB2RSTR     ADCRST         LL_APB2_GRP1_ReleaseReset\n
+  *         APB2RSTR     SDIORST        LL_APB2_GRP1_ReleaseReset\n
+  *         APB2RSTR     SPI1RST        LL_APB2_GRP1_ReleaseReset\n
+  *         APB2RSTR     SPI4RST        LL_APB2_GRP1_ReleaseReset\n
+  *         APB2RSTR     SYSCFGRST      LL_APB2_GRP1_ReleaseReset\n
+  *         APB2RSTR     TIM9RST        LL_APB2_GRP1_ReleaseReset\n
+  *         APB2RSTR     TIM10RST       LL_APB2_GRP1_ReleaseReset\n
+  *         APB2RSTR     TIM11RST       LL_APB2_GRP1_ReleaseReset\n
+  *         APB2RSTR     SPI5RST        LL_APB2_GRP1_ReleaseReset\n
+  *         APB2RSTR     SPI6RST        LL_APB2_GRP1_ReleaseReset\n
+  *         APB2RSTR     SAI1RST        LL_APB2_GRP1_ReleaseReset\n
+  *         APB2RSTR     SAI2RST        LL_APB2_GRP1_ReleaseReset\n
+  *         APB2RSTR     LTDCRST        LL_APB2_GRP1_ReleaseReset\n
+  *         APB2RSTR     DSIRST         LL_APB2_GRP1_ReleaseReset\n
+  *         APB2RSTR     DFSDM1RST      LL_APB2_GRP1_ReleaseReset\n
+  *         APB2RSTR     DFSDM2RST      LL_APB2_GRP1_ReleaseReset
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_APB2_GRP1_PERIPH_ALL
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM8 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_USART6 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_UART9 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_UART10 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_ADC
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SDIO (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SPI4 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
+  *         @arg @ref LL_APB2_GRP1_PERIPH_EXTI (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM9
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM10 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM11
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SPI5 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SPI6 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI2 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_LTDC (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_DSI  (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_DFSDM1 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_DFSDM2 (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_APB2_GRP1_ReleaseReset(uint32_t Periphs)
+{
+  CLEAR_BIT(RCC->APB2RSTR, Periphs);
+}
+
+/**
+  * @brief  Enable APB2 peripheral clocks in low-power mode
+  * @rmtoll APB2LPENR     TIM1LPEN        LL_APB2_GRP1_EnableClockLowPower\n
+  *         APB2LPENR     TIM8LPEN        LL_APB2_GRP1_EnableClockLowPower\n
+  *         APB2LPENR     USART1LPEN      LL_APB2_GRP1_EnableClockLowPower\n
+  *         APB2LPENR     USART6LPEN      LL_APB2_GRP1_EnableClockLowPower\n
+  *         APB2LPENR     UART9LPEN       LL_APB2_GRP1_EnableClockLowPower\n
+  *         APB2LPENR     UART10LPEN      LL_APB2_GRP1_EnableClockLowPower\n
+  *         APB2LPENR     ADC1LPEN        LL_APB2_GRP1_EnableClockLowPower\n
+  *         APB2LPENR     ADC2LPEN        LL_APB2_GRP1_EnableClockLowPower\n
+  *         APB2LPENR     ADC3LPEN        LL_APB2_GRP1_EnableClockLowPower\n
+  *         APB2LPENR     SDIOLPEN        LL_APB2_GRP1_EnableClockLowPower\n
+  *         APB2LPENR     SPI1LPEN        LL_APB2_GRP1_EnableClockLowPower\n
+  *         APB2LPENR     SPI4LPEN        LL_APB2_GRP1_EnableClockLowPower\n
+  *         APB2LPENR     SYSCFGLPEN      LL_APB2_GRP1_EnableClockLowPower\n
+  *         APB2LPENR     EXTITLPEN       LL_APB2_GRP1_EnableClockLowPower\n
+  *         APB2LPENR     TIM9LPEN        LL_APB2_GRP1_EnableClockLowPower\n
+  *         APB2LPENR     TIM10LPEN       LL_APB2_GRP1_EnableClockLowPower\n
+  *         APB2LPENR     TIM11LPEN       LL_APB2_GRP1_EnableClockLowPower\n
+  *         APB2LPENR     SPI5LPEN        LL_APB2_GRP1_EnableClockLowPower\n
+  *         APB2LPENR     SPI6LPEN        LL_APB2_GRP1_EnableClockLowPower\n
+  *         APB2LPENR     SAI1LPEN        LL_APB2_GRP1_EnableClockLowPower\n
+  *         APB2LPENR     SAI2LPEN        LL_APB2_GRP1_EnableClockLowPower\n
+  *         APB2LPENR     LTDCLPEN        LL_APB2_GRP1_EnableClockLowPower\n
+  *         APB2LPENR     DSILPEN         LL_APB2_GRP1_EnableClockLowPower\n
+  *         APB2LPENR     DFSDM1LPEN      LL_APB2_GRP1_EnableClockLowPower\n
+  *         APB2LPENR     DSILPEN         LL_APB2_GRP1_EnableClockLowPower\n
+  *         APB2LPENR     DFSDM2LPEN      LL_APB2_GRP1_EnableClockLowPower
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM8 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_USART6 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_UART9 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_UART10 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_ADC1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_ADC2 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_ADC3 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SDIO (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SPI4 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
+  *         @arg @ref LL_APB2_GRP1_PERIPH_EXTI (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM9
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM10 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM11
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SPI5 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SPI6 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI2 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_LTDC (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_DSI  (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_DFSDM1 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_DFSDM2 (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_APB2_GRP1_EnableClockLowPower(uint32_t Periphs)
+{
+  __IO uint32_t tmpreg;
+  SET_BIT(RCC->APB2LPENR, Periphs);
+  /* Delay after an RCC peripheral clock enabling */
+  tmpreg = READ_BIT(RCC->APB2LPENR, Periphs);
+  (void)tmpreg;
+}
+
+/**
+  * @brief  Disable APB2 peripheral clocks in low-power mode
+  * @rmtoll APB2LPENR     TIM1LPEN        LL_APB2_GRP1_DisableClockLowPower\n
+  *         APB2LPENR     TIM8LPEN        LL_APB2_GRP1_DisableClockLowPower\n
+  *         APB2LPENR     USART1LPEN      LL_APB2_GRP1_DisableClockLowPower\n
+  *         APB2LPENR     USART6LPEN      LL_APB2_GRP1_DisableClockLowPower\n
+  *         APB2LPENR     UART9LPEN       LL_APB2_GRP1_DisableClockLowPower\n
+  *         APB2LPENR     UART10LPEN      LL_APB2_GRP1_DisableClockLowPower\n
+  *         APB2LPENR     ADC1LPEN        LL_APB2_GRP1_DisableClockLowPower\n
+  *         APB2LPENR     ADC2LPEN        LL_APB2_GRP1_DisableClockLowPower\n
+  *         APB2LPENR     ADC3LPEN        LL_APB2_GRP1_DisableClockLowPower\n
+  *         APB2LPENR     SDIOLPEN        LL_APB2_GRP1_DisableClockLowPower\n
+  *         APB2LPENR     SPI1LPEN        LL_APB2_GRP1_DisableClockLowPower\n
+  *         APB2LPENR     SPI4LPEN        LL_APB2_GRP1_DisableClockLowPower\n
+  *         APB2LPENR     SYSCFGLPEN      LL_APB2_GRP1_DisableClockLowPower\n
+  *         APB2LPENR     EXTITLPEN       LL_APB2_GRP1_DisableClockLowPower\n
+  *         APB2LPENR     TIM9LPEN        LL_APB2_GRP1_DisableClockLowPower\n
+  *         APB2LPENR     TIM10LPEN       LL_APB2_GRP1_DisableClockLowPower\n
+  *         APB2LPENR     TIM11LPEN       LL_APB2_GRP1_DisableClockLowPower\n
+  *         APB2LPENR     SPI5LPEN        LL_APB2_GRP1_DisableClockLowPower\n
+  *         APB2LPENR     SPI6LPEN        LL_APB2_GRP1_DisableClockLowPower\n
+  *         APB2LPENR     SAI1LPEN        LL_APB2_GRP1_DisableClockLowPower\n
+  *         APB2LPENR     SAI2LPEN        LL_APB2_GRP1_DisableClockLowPower\n
+  *         APB2LPENR     LTDCLPEN        LL_APB2_GRP1_DisableClockLowPower\n
+  *         APB2LPENR     DSILPEN         LL_APB2_GRP1_DisableClockLowPower\n
+  *         APB2LPENR     DFSDM1LPEN      LL_APB2_GRP1_DisableClockLowPower\n
+  *         APB2LPENR     DSILPEN         LL_APB2_GRP1_DisableClockLowPower\n
+  *         APB2LPENR     DFSDM2LPEN      LL_APB2_GRP1_DisableClockLowPower
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM8 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_USART1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_USART6 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_UART9 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_UART10 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_ADC1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_ADC2 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_ADC3 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SDIO (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SPI1
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SPI4 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SYSCFG
+  *         @arg @ref LL_APB2_GRP1_PERIPH_EXTI (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM9
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM10 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM11
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SPI5 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SPI6 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI2 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_LTDC (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_DSI  (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_DFSDM1 (*)
+  *         @arg @ref LL_APB2_GRP1_PERIPH_DFSDM2 (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_APB2_GRP1_DisableClockLowPower(uint32_t Periphs)
+{
+  CLEAR_BIT(RCC->APB2LPENR, Periphs);
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* defined(RCC) */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __STM32F4xx_LL_BUS_H */
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h
new file mode 100644
index 0000000..9a183ea
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_cortex.h
@@ -0,0 +1,647 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_ll_cortex.h
+  * @author  MCD Application Team
+  * @brief   Header file of CORTEX LL module.
+  @verbatim
+  ==============================================================================
+                     ##### How to use this driver #####
+  ==============================================================================
+    [..]
+    The LL CORTEX driver contains a set of generic APIs that can be
+    used by user:
+      (+) SYSTICK configuration used by LL_mDelay and LL_Init1msTick
+          functions
+      (+) Low power mode configuration (SCB register of Cortex-MCU)
+      (+) MPU API to configure and enable regions
+          (MPU services provided only on some devices)
+      (+) API to access to MCU info (CPUID register)
+      (+) API to enable fault handler (SHCSR accesses)
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file in
+  * the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32F4xx_LL_CORTEX_H
+#define __STM32F4xx_LL_CORTEX_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx.h"
+
+/** @addtogroup STM32F4xx_LL_Driver
+  * @{
+  */
+
+/** @defgroup CORTEX_LL CORTEX
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+
+/* Private constants ---------------------------------------------------------*/
+
+/* Private macros ------------------------------------------------------------*/
+
+/* Exported types ------------------------------------------------------------*/
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup CORTEX_LL_Exported_Constants CORTEX Exported Constants
+  * @{
+  */
+
+/** @defgroup CORTEX_LL_EC_CLKSOURCE_HCLK SYSTICK Clock Source
+  * @{
+  */
+#define LL_SYSTICK_CLKSOURCE_HCLK_DIV8     0x00000000U                 /*!< AHB clock divided by 8 selected as SysTick clock source.*/
+#define LL_SYSTICK_CLKSOURCE_HCLK          SysTick_CTRL_CLKSOURCE_Msk  /*!< AHB clock selected as SysTick clock source. */
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_LL_EC_FAULT Handler Fault type
+  * @{
+  */
+#define LL_HANDLER_FAULT_USG               SCB_SHCSR_USGFAULTENA_Msk              /*!< Usage fault */
+#define LL_HANDLER_FAULT_BUS               SCB_SHCSR_BUSFAULTENA_Msk              /*!< Bus fault */
+#define LL_HANDLER_FAULT_MEM               SCB_SHCSR_MEMFAULTENA_Msk              /*!< Memory management fault */
+/**
+  * @}
+  */
+
+#if __MPU_PRESENT
+
+/** @defgroup CORTEX_LL_EC_CTRL_HFNMI_PRIVDEF MPU Control
+  * @{
+  */
+#define LL_MPU_CTRL_HFNMI_PRIVDEF_NONE     0x00000000U                                       /*!< Disable NMI and privileged SW access */
+#define LL_MPU_CTRL_HARDFAULT_NMI          MPU_CTRL_HFNMIENA_Msk                             /*!< Enables the operation of MPU during hard fault, NMI, and FAULTMASK handlers */
+#define LL_MPU_CTRL_PRIVILEGED_DEFAULT     MPU_CTRL_PRIVDEFENA_Msk                           /*!< Enable privileged software access to default memory map */
+#define LL_MPU_CTRL_HFNMI_PRIVDEF          (MPU_CTRL_HFNMIENA_Msk | MPU_CTRL_PRIVDEFENA_Msk) /*!< Enable NMI and privileged SW access */
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_LL_EC_REGION MPU Region Number
+  * @{
+  */
+#define LL_MPU_REGION_NUMBER0              0x00U /*!< REGION Number 0 */
+#define LL_MPU_REGION_NUMBER1              0x01U /*!< REGION Number 1 */
+#define LL_MPU_REGION_NUMBER2              0x02U /*!< REGION Number 2 */
+#define LL_MPU_REGION_NUMBER3              0x03U /*!< REGION Number 3 */
+#define LL_MPU_REGION_NUMBER4              0x04U /*!< REGION Number 4 */
+#define LL_MPU_REGION_NUMBER5              0x05U /*!< REGION Number 5 */
+#define LL_MPU_REGION_NUMBER6              0x06U /*!< REGION Number 6 */
+#define LL_MPU_REGION_NUMBER7              0x07U /*!< REGION Number 7 */
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_LL_EC_REGION_SIZE MPU Region Size
+  * @{
+  */
+#define LL_MPU_REGION_SIZE_32B             (0x04U << MPU_RASR_SIZE_Pos) /*!< 32B Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_64B             (0x05U << MPU_RASR_SIZE_Pos) /*!< 64B Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_128B            (0x06U << MPU_RASR_SIZE_Pos) /*!< 128B Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_256B            (0x07U << MPU_RASR_SIZE_Pos) /*!< 256B Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_512B            (0x08U << MPU_RASR_SIZE_Pos) /*!< 512B Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_1KB             (0x09U << MPU_RASR_SIZE_Pos) /*!< 1KB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_2KB             (0x0AU << MPU_RASR_SIZE_Pos) /*!< 2KB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_4KB             (0x0BU << MPU_RASR_SIZE_Pos) /*!< 4KB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_8KB             (0x0CU << MPU_RASR_SIZE_Pos) /*!< 8KB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_16KB            (0x0DU << MPU_RASR_SIZE_Pos) /*!< 16KB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_32KB            (0x0EU << MPU_RASR_SIZE_Pos) /*!< 32KB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_64KB            (0x0FU << MPU_RASR_SIZE_Pos) /*!< 64KB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_128KB           (0x10U << MPU_RASR_SIZE_Pos) /*!< 128KB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_256KB           (0x11U << MPU_RASR_SIZE_Pos) /*!< 256KB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_512KB           (0x12U << MPU_RASR_SIZE_Pos) /*!< 512KB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_1MB             (0x13U << MPU_RASR_SIZE_Pos) /*!< 1MB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_2MB             (0x14U << MPU_RASR_SIZE_Pos) /*!< 2MB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_4MB             (0x15U << MPU_RASR_SIZE_Pos) /*!< 4MB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_8MB             (0x16U << MPU_RASR_SIZE_Pos) /*!< 8MB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_16MB            (0x17U << MPU_RASR_SIZE_Pos) /*!< 16MB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_32MB            (0x18U << MPU_RASR_SIZE_Pos) /*!< 32MB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_64MB            (0x19U << MPU_RASR_SIZE_Pos) /*!< 64MB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_128MB           (0x1AU << MPU_RASR_SIZE_Pos) /*!< 128MB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_256MB           (0x1BU << MPU_RASR_SIZE_Pos) /*!< 256MB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_512MB           (0x1CU << MPU_RASR_SIZE_Pos) /*!< 512MB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_1GB             (0x1DU << MPU_RASR_SIZE_Pos) /*!< 1GB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_2GB             (0x1EU << MPU_RASR_SIZE_Pos) /*!< 2GB Size of the MPU protection region */
+#define LL_MPU_REGION_SIZE_4GB             (0x1FU << MPU_RASR_SIZE_Pos) /*!< 4GB Size of the MPU protection region */
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_LL_EC_REGION_PRIVILEDGES MPU Region Privileges
+  * @{
+  */
+#define LL_MPU_REGION_NO_ACCESS            (0x00U << MPU_RASR_AP_Pos) /*!< No access*/
+#define LL_MPU_REGION_PRIV_RW              (0x01U << MPU_RASR_AP_Pos) /*!< RW privileged (privileged access only)*/
+#define LL_MPU_REGION_PRIV_RW_URO          (0x02U << MPU_RASR_AP_Pos) /*!< RW privileged - RO user (Write in a user program generates a fault) */
+#define LL_MPU_REGION_FULL_ACCESS          (0x03U << MPU_RASR_AP_Pos) /*!< RW privileged & user (Full access) */
+#define LL_MPU_REGION_PRIV_RO              (0x05U << MPU_RASR_AP_Pos) /*!< RO privileged (privileged read only)*/
+#define LL_MPU_REGION_PRIV_RO_URO          (0x06U << MPU_RASR_AP_Pos) /*!< RO privileged & user (read only) */
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_LL_EC_TEX MPU TEX Level
+  * @{
+  */
+#define LL_MPU_TEX_LEVEL0                  (0x00U << MPU_RASR_TEX_Pos) /*!< b000 for TEX bits */
+#define LL_MPU_TEX_LEVEL1                  (0x01U << MPU_RASR_TEX_Pos) /*!< b001 for TEX bits */
+#define LL_MPU_TEX_LEVEL2                  (0x02U << MPU_RASR_TEX_Pos) /*!< b010 for TEX bits */
+#define LL_MPU_TEX_LEVEL4                  (0x04U << MPU_RASR_TEX_Pos) /*!< b100 for TEX bits */
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_LL_EC_INSTRUCTION_ACCESS MPU Instruction Access
+  * @{
+  */
+#define LL_MPU_INSTRUCTION_ACCESS_ENABLE   0x00U            /*!< Instruction fetches enabled */
+#define LL_MPU_INSTRUCTION_ACCESS_DISABLE  MPU_RASR_XN_Msk  /*!< Instruction fetches disabled*/
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_LL_EC_SHAREABLE_ACCESS MPU Shareable Access
+  * @{
+  */
+#define LL_MPU_ACCESS_SHAREABLE            MPU_RASR_S_Msk   /*!< Shareable memory attribute */
+#define LL_MPU_ACCESS_NOT_SHAREABLE        0x00U            /*!< Not Shareable memory attribute */
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_LL_EC_CACHEABLE_ACCESS MPU Cacheable Access
+  * @{
+  */
+#define LL_MPU_ACCESS_CACHEABLE            MPU_RASR_C_Msk   /*!< Cacheable memory attribute */
+#define LL_MPU_ACCESS_NOT_CACHEABLE        0x00U            /*!< Not Cacheable memory attribute */
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_LL_EC_BUFFERABLE_ACCESS MPU Bufferable Access
+  * @{
+  */
+#define LL_MPU_ACCESS_BUFFERABLE           MPU_RASR_B_Msk   /*!< Bufferable memory attribute */
+#define LL_MPU_ACCESS_NOT_BUFFERABLE       0x00U            /*!< Not Bufferable memory attribute */
+/**
+  * @}
+  */
+#endif /* __MPU_PRESENT */
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup CORTEX_LL_Exported_Functions CORTEX Exported Functions
+  * @{
+  */
+
+/** @defgroup CORTEX_LL_EF_SYSTICK SYSTICK
+  * @{
+  */
+
+/**
+  * @brief  This function checks if the Systick counter flag is active or not.
+  * @note   It can be used in timeout function on application side.
+  * @rmtoll STK_CTRL     COUNTFLAG     LL_SYSTICK_IsActiveCounterFlag
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSTICK_IsActiveCounterFlag(void)
+{
+  return ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) == (SysTick_CTRL_COUNTFLAG_Msk));
+}
+
+/**
+  * @brief  Configures the SysTick clock source
+  * @rmtoll STK_CTRL     CLKSOURCE     LL_SYSTICK_SetClkSource
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
+  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
+{
+  if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
+  {
+    SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
+  }
+  else
+  {
+    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
+  }
+}
+
+/**
+  * @brief  Get the SysTick clock source
+  * @rmtoll STK_CTRL     CLKSOURCE     LL_SYSTICK_GetClkSource
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
+  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
+  */
+__STATIC_INLINE uint32_t LL_SYSTICK_GetClkSource(void)
+{
+  return READ_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
+}
+
+/**
+  * @brief  Enable SysTick exception request
+  * @rmtoll STK_CTRL     TICKINT       LL_SYSTICK_EnableIT
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSTICK_EnableIT(void)
+{
+  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
+}
+
+/**
+  * @brief  Disable SysTick exception request
+  * @rmtoll STK_CTRL     TICKINT       LL_SYSTICK_DisableIT
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSTICK_DisableIT(void)
+{
+  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
+}
+
+/**
+  * @brief  Checks if the SYSTICK interrupt is enabled or disabled.
+  * @rmtoll STK_CTRL     TICKINT       LL_SYSTICK_IsEnabledIT
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSTICK_IsEnabledIT(void)
+{
+  return (READ_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk) == (SysTick_CTRL_TICKINT_Msk));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_LL_EF_LOW_POWER_MODE LOW POWER MODE
+  * @{
+  */
+
+/**
+  * @brief  Processor uses sleep as its low power mode
+  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPM_EnableSleep(void)
+{
+  /* Clear SLEEPDEEP bit of Cortex System Control Register */
+  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
+}
+
+/**
+  * @brief  Processor uses deep sleep as its low power mode
+  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableDeepSleep
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPM_EnableDeepSleep(void)
+{
+  /* Set SLEEPDEEP bit of Cortex System Control Register */
+  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
+}
+
+/**
+  * @brief  Configures sleep-on-exit when returning from Handler mode to Thread mode.
+  * @note   Setting this bit to 1 enables an interrupt-driven application to avoid returning to an
+  *         empty main application.
+  * @rmtoll SCB_SCR      SLEEPONEXIT   LL_LPM_EnableSleepOnExit
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPM_EnableSleepOnExit(void)
+{
+  /* Set SLEEPONEXIT bit of Cortex System Control Register */
+  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
+}
+
+/**
+  * @brief  Do not sleep when returning to Thread mode.
+  * @rmtoll SCB_SCR      SLEEPONEXIT   LL_LPM_DisableSleepOnExit
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPM_DisableSleepOnExit(void)
+{
+  /* Clear SLEEPONEXIT bit of Cortex System Control Register */
+  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
+}
+
+/**
+  * @brief  Enabled events and all interrupts, including disabled interrupts, can wakeup the
+  *         processor.
+  * @rmtoll SCB_SCR      SEVEONPEND    LL_LPM_EnableEventOnPend
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPM_EnableEventOnPend(void)
+{
+  /* Set SEVEONPEND bit of Cortex System Control Register */
+  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk));
+}
+
+/**
+  * @brief  Only enabled interrupts or events can wakeup the processor, disabled interrupts are
+  *         excluded
+  * @rmtoll SCB_SCR      SEVEONPEND    LL_LPM_DisableEventOnPend
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPM_DisableEventOnPend(void)
+{
+  /* Clear SEVEONPEND bit of Cortex System Control Register */
+  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk));
+}
+
+/**
+  * @brief  Clear pending events.
+  * @retval None
+  */
+__STATIC_INLINE void LL_LPM_ClearEvent(void)
+{
+  __SEV();
+  __WFE();
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_LL_EF_HANDLER HANDLER
+  * @{
+  */
+
+/**
+  * @brief  Enable a fault in System handler control register (SHCSR)
+  * @rmtoll SCB_SHCSR    MEMFAULTENA   LL_HANDLER_EnableFault
+  * @param  Fault This parameter can be a combination of the following values:
+  *         @arg @ref LL_HANDLER_FAULT_USG
+  *         @arg @ref LL_HANDLER_FAULT_BUS
+  *         @arg @ref LL_HANDLER_FAULT_MEM
+  * @retval None
+  */
+__STATIC_INLINE void LL_HANDLER_EnableFault(uint32_t Fault)
+{
+  /* Enable the system handler fault */
+  SET_BIT(SCB->SHCSR, Fault);
+}
+
+/**
+  * @brief  Disable a fault in System handler control register (SHCSR)
+  * @rmtoll SCB_SHCSR    MEMFAULTENA   LL_HANDLER_DisableFault
+  * @param  Fault This parameter can be a combination of the following values:
+  *         @arg @ref LL_HANDLER_FAULT_USG
+  *         @arg @ref LL_HANDLER_FAULT_BUS
+  *         @arg @ref LL_HANDLER_FAULT_MEM
+  * @retval None
+  */
+__STATIC_INLINE void LL_HANDLER_DisableFault(uint32_t Fault)
+{
+  /* Disable the system handler fault */
+  CLEAR_BIT(SCB->SHCSR, Fault);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_LL_EF_MCU_INFO MCU INFO
+  * @{
+  */
+
+/**
+  * @brief  Get Implementer code
+  * @rmtoll SCB_CPUID    IMPLEMENTER   LL_CPUID_GetImplementer
+  * @retval Value should be equal to 0x41 for ARM
+  */
+__STATIC_INLINE uint32_t LL_CPUID_GetImplementer(void)
+{
+  return (uint32_t)(READ_BIT(SCB->CPUID, SCB_CPUID_IMPLEMENTER_Msk) >> SCB_CPUID_IMPLEMENTER_Pos);
+}
+
+/**
+  * @brief  Get Variant number (The r value in the rnpn product revision identifier)
+  * @rmtoll SCB_CPUID    VARIANT       LL_CPUID_GetVariant
+  * @retval Value between 0 and 255 (0x0: revision 0)
+  */
+__STATIC_INLINE uint32_t LL_CPUID_GetVariant(void)
+{
+  return (uint32_t)(READ_BIT(SCB->CPUID, SCB_CPUID_VARIANT_Msk) >> SCB_CPUID_VARIANT_Pos);
+}
+
+/**
+  * @brief  Get Constant number
+  * @rmtoll SCB_CPUID    ARCHITECTURE  LL_CPUID_GetConstant
+  * @retval Value should be equal to 0xF for Cortex-M4 devices
+  */
+__STATIC_INLINE uint32_t LL_CPUID_GetConstant(void)
+{
+  return (uint32_t)(READ_BIT(SCB->CPUID, SCB_CPUID_ARCHITECTURE_Msk) >> SCB_CPUID_ARCHITECTURE_Pos);
+}
+
+/**
+  * @brief  Get Part number
+  * @rmtoll SCB_CPUID    PARTNO        LL_CPUID_GetParNo
+  * @retval Value should be equal to 0xC24 for Cortex-M4
+  */
+__STATIC_INLINE uint32_t LL_CPUID_GetParNo(void)
+{
+  return (uint32_t)(READ_BIT(SCB->CPUID, SCB_CPUID_PARTNO_Msk) >> SCB_CPUID_PARTNO_Pos);
+}
+
+/**
+  * @brief  Get Revision number (The p value in the rnpn product revision identifier, indicates patch release)
+  * @rmtoll SCB_CPUID    REVISION      LL_CPUID_GetRevision
+  * @retval Value between 0 and 255 (0x1: patch 1)
+  */
+__STATIC_INLINE uint32_t LL_CPUID_GetRevision(void)
+{
+  return (uint32_t)(READ_BIT(SCB->CPUID, SCB_CPUID_REVISION_Msk) >> SCB_CPUID_REVISION_Pos);
+}
+
+/**
+  * @}
+  */
+
+#if __MPU_PRESENT
+/** @defgroup CORTEX_LL_EF_MPU MPU
+  * @{
+  */
+
+/**
+  * @brief  Enable MPU with input options
+  * @rmtoll MPU_CTRL     ENABLE        LL_MPU_Enable
+  * @param  Options This parameter can be one of the following values:
+  *         @arg @ref LL_MPU_CTRL_HFNMI_PRIVDEF_NONE
+  *         @arg @ref LL_MPU_CTRL_HARDFAULT_NMI
+  *         @arg @ref LL_MPU_CTRL_PRIVILEGED_DEFAULT
+  *         @arg @ref LL_MPU_CTRL_HFNMI_PRIVDEF
+  * @retval None
+  */
+__STATIC_INLINE void LL_MPU_Enable(uint32_t Options)
+{
+  /* Enable the MPU*/
+  WRITE_REG(MPU->CTRL, (MPU_CTRL_ENABLE_Msk | Options));
+  /* Ensure MPU settings take effects */
+  __DSB();
+  /* Sequence instruction fetches using update settings */
+  __ISB();
+}
+
+/**
+  * @brief  Disable MPU
+  * @rmtoll MPU_CTRL     ENABLE        LL_MPU_Disable
+  * @retval None
+  */
+__STATIC_INLINE void LL_MPU_Disable(void)
+{
+  /* Make sure outstanding transfers are done */
+  __DMB();
+  /* Disable MPU*/
+  WRITE_REG(MPU->CTRL, 0U);
+}
+
+/**
+  * @brief  Check if MPU is enabled or not
+  * @rmtoll MPU_CTRL     ENABLE        LL_MPU_IsEnabled
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_MPU_IsEnabled(void)
+{
+  return (READ_BIT(MPU->CTRL, MPU_CTRL_ENABLE_Msk) == (MPU_CTRL_ENABLE_Msk));
+}
+
+/**
+  * @brief  Enable a MPU region
+  * @rmtoll MPU_RASR     ENABLE        LL_MPU_EnableRegion
+  * @param  Region This parameter can be one of the following values:
+  *         @arg @ref LL_MPU_REGION_NUMBER0
+  *         @arg @ref LL_MPU_REGION_NUMBER1
+  *         @arg @ref LL_MPU_REGION_NUMBER2
+  *         @arg @ref LL_MPU_REGION_NUMBER3
+  *         @arg @ref LL_MPU_REGION_NUMBER4
+  *         @arg @ref LL_MPU_REGION_NUMBER5
+  *         @arg @ref LL_MPU_REGION_NUMBER6
+  *         @arg @ref LL_MPU_REGION_NUMBER7
+  * @retval None
+  */
+__STATIC_INLINE void LL_MPU_EnableRegion(uint32_t Region)
+{
+  /* Set Region number */
+  WRITE_REG(MPU->RNR, Region);
+  /* Enable the MPU region */
+  SET_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
+}
+
+/**
+  * @brief  Configure and enable a region
+  * @rmtoll MPU_RNR      REGION        LL_MPU_ConfigRegion\n
+  *         MPU_RBAR     REGION        LL_MPU_ConfigRegion\n
+  *         MPU_RBAR     ADDR          LL_MPU_ConfigRegion\n
+  *         MPU_RASR     XN            LL_MPU_ConfigRegion\n
+  *         MPU_RASR     AP            LL_MPU_ConfigRegion\n
+  *         MPU_RASR     S             LL_MPU_ConfigRegion\n
+  *         MPU_RASR     C             LL_MPU_ConfigRegion\n
+  *         MPU_RASR     B             LL_MPU_ConfigRegion\n
+  *         MPU_RASR     SIZE          LL_MPU_ConfigRegion
+  * @param  Region This parameter can be one of the following values:
+  *         @arg @ref LL_MPU_REGION_NUMBER0
+  *         @arg @ref LL_MPU_REGION_NUMBER1
+  *         @arg @ref LL_MPU_REGION_NUMBER2
+  *         @arg @ref LL_MPU_REGION_NUMBER3
+  *         @arg @ref LL_MPU_REGION_NUMBER4
+  *         @arg @ref LL_MPU_REGION_NUMBER5
+  *         @arg @ref LL_MPU_REGION_NUMBER6
+  *         @arg @ref LL_MPU_REGION_NUMBER7
+  * @param  Address Value of region base address
+  * @param  SubRegionDisable Sub-region disable value between Min_Data = 0x00 and Max_Data = 0xFF
+  * @param  Attributes This parameter can be a combination of the following values:
+  *         @arg @ref LL_MPU_REGION_SIZE_32B or @ref LL_MPU_REGION_SIZE_64B or @ref LL_MPU_REGION_SIZE_128B or @ref LL_MPU_REGION_SIZE_256B or @ref LL_MPU_REGION_SIZE_512B
+  *           or @ref LL_MPU_REGION_SIZE_1KB or @ref LL_MPU_REGION_SIZE_2KB or @ref LL_MPU_REGION_SIZE_4KB or @ref LL_MPU_REGION_SIZE_8KB or @ref LL_MPU_REGION_SIZE_16KB
+  *           or @ref LL_MPU_REGION_SIZE_32KB or @ref LL_MPU_REGION_SIZE_64KB or @ref LL_MPU_REGION_SIZE_128KB or @ref LL_MPU_REGION_SIZE_256KB or @ref LL_MPU_REGION_SIZE_512KB
+  *           or @ref LL_MPU_REGION_SIZE_1MB or @ref LL_MPU_REGION_SIZE_2MB or @ref LL_MPU_REGION_SIZE_4MB or @ref LL_MPU_REGION_SIZE_8MB or @ref LL_MPU_REGION_SIZE_16MB
+  *           or @ref LL_MPU_REGION_SIZE_32MB or @ref LL_MPU_REGION_SIZE_64MB or @ref LL_MPU_REGION_SIZE_128MB or @ref LL_MPU_REGION_SIZE_256MB or @ref LL_MPU_REGION_SIZE_512MB
+  *           or @ref LL_MPU_REGION_SIZE_1GB or @ref LL_MPU_REGION_SIZE_2GB or @ref LL_MPU_REGION_SIZE_4GB
+  *         @arg @ref LL_MPU_REGION_NO_ACCESS or @ref LL_MPU_REGION_PRIV_RW or @ref LL_MPU_REGION_PRIV_RW_URO or @ref LL_MPU_REGION_FULL_ACCESS
+  *           or @ref LL_MPU_REGION_PRIV_RO or @ref LL_MPU_REGION_PRIV_RO_URO
+  *         @arg @ref LL_MPU_TEX_LEVEL0 or @ref LL_MPU_TEX_LEVEL1 or @ref LL_MPU_TEX_LEVEL2 or @ref LL_MPU_TEX_LEVEL4
+  *         @arg @ref LL_MPU_INSTRUCTION_ACCESS_ENABLE or  @ref LL_MPU_INSTRUCTION_ACCESS_DISABLE
+  *         @arg @ref LL_MPU_ACCESS_SHAREABLE or @ref LL_MPU_ACCESS_NOT_SHAREABLE
+  *         @arg @ref LL_MPU_ACCESS_CACHEABLE or @ref LL_MPU_ACCESS_NOT_CACHEABLE
+  *         @arg @ref LL_MPU_ACCESS_BUFFERABLE or @ref LL_MPU_ACCESS_NOT_BUFFERABLE
+  * @retval None
+  */
+__STATIC_INLINE void LL_MPU_ConfigRegion(uint32_t Region, uint32_t SubRegionDisable, uint32_t Address, uint32_t Attributes)
+{
+  /* Set Region number */
+  WRITE_REG(MPU->RNR, Region);
+  /* Set base address */
+  WRITE_REG(MPU->RBAR, (Address & 0xFFFFFFE0U));
+  /* Configure MPU */
+  WRITE_REG(MPU->RASR, (MPU_RASR_ENABLE_Msk | Attributes | (SubRegionDisable << MPU_RASR_SRD_Pos)));
+}
+
+/**
+  * @brief  Disable a region
+  * @rmtoll MPU_RNR      REGION        LL_MPU_DisableRegion\n
+  *         MPU_RASR     ENABLE        LL_MPU_DisableRegion
+  * @param  Region This parameter can be one of the following values:
+  *         @arg @ref LL_MPU_REGION_NUMBER0
+  *         @arg @ref LL_MPU_REGION_NUMBER1
+  *         @arg @ref LL_MPU_REGION_NUMBER2
+  *         @arg @ref LL_MPU_REGION_NUMBER3
+  *         @arg @ref LL_MPU_REGION_NUMBER4
+  *         @arg @ref LL_MPU_REGION_NUMBER5
+  *         @arg @ref LL_MPU_REGION_NUMBER6
+  *         @arg @ref LL_MPU_REGION_NUMBER7
+  * @retval None
+  */
+__STATIC_INLINE void LL_MPU_DisableRegion(uint32_t Region)
+{
+  /* Set Region number */
+  WRITE_REG(MPU->RNR, Region);
+  /* Disable the MPU region */
+  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
+}
+
+/**
+  * @}
+  */
+
+#endif /* __MPU_PRESENT */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __STM32F4xx_LL_CORTEX_H */
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h
new file mode 100644
index 0000000..055ba5f
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h
@@ -0,0 +1,2868 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_ll_dma.h
+  * @author  MCD Application Team
+  * @brief   Header file of DMA LL module.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file in
+  * the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32F4xx_LL_DMA_H
+#define __STM32F4xx_LL_DMA_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx.h"
+
+/** @addtogroup STM32F4xx_LL_Driver
+  * @{
+  */
+
+#if defined (DMA1) || defined (DMA2)
+
+/** @defgroup DMA_LL DMA
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/** @defgroup DMA_LL_Private_Variables DMA Private Variables
+  * @{
+  */
+/* Array used to get the DMA stream register offset versus stream index LL_DMA_STREAM_x */
+static const uint8_t STREAM_OFFSET_TAB[] =
+{
+  (uint8_t)(DMA1_Stream0_BASE - DMA1_BASE),
+  (uint8_t)(DMA1_Stream1_BASE - DMA1_BASE),
+  (uint8_t)(DMA1_Stream2_BASE - DMA1_BASE),
+  (uint8_t)(DMA1_Stream3_BASE - DMA1_BASE),
+  (uint8_t)(DMA1_Stream4_BASE - DMA1_BASE),
+  (uint8_t)(DMA1_Stream5_BASE - DMA1_BASE),
+  (uint8_t)(DMA1_Stream6_BASE - DMA1_BASE),
+  (uint8_t)(DMA1_Stream7_BASE - DMA1_BASE)
+};
+
+/**
+  * @}
+  */
+
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup DMA_LL_Private_Constants DMA Private Constants
+  * @{
+  */
+/**
+  * @}
+  */
+
+
+/* Private macros ------------------------------------------------------------*/
+/* Exported types ------------------------------------------------------------*/
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup DMA_LL_ES_INIT DMA Exported Init structure
+  * @{
+  */
+typedef struct
+{
+  uint32_t PeriphOrM2MSrcAddress;  /*!< Specifies the peripheral base address for DMA transfer
+                                        or as Source base address in case of memory to memory transfer direction.
+
+                                        This parameter must be a value between Min_Data = 0 and Max_Data = 0xFFFFFFFF. */
+
+  uint32_t MemoryOrM2MDstAddress;  /*!< Specifies the memory base address for DMA transfer
+                                        or as Destination base address in case of memory to memory transfer direction.
+
+                                        This parameter must be a value between Min_Data = 0 and Max_Data = 0xFFFFFFFF. */
+
+  uint32_t Direction;              /*!< Specifies if the data will be transferred from memory to peripheral,
+                                        from memory to memory or from peripheral to memory.
+                                        This parameter can be a value of @ref DMA_LL_EC_DIRECTION
+
+                                        This feature can be modified afterwards using unitary function @ref LL_DMA_SetDataTransferDirection(). */
+
+  uint32_t Mode;                   /*!< Specifies the normal or circular operation mode.
+                                        This parameter can be a value of @ref DMA_LL_EC_MODE
+                                        @note The circular buffer mode cannot be used if the memory to memory
+                                              data transfer direction is configured on the selected Stream
+
+                                        This feature can be modified afterwards using unitary function @ref LL_DMA_SetMode(). */
+
+  uint32_t PeriphOrM2MSrcIncMode;  /*!< Specifies whether the Peripheral address or Source address in case of memory to memory transfer direction
+                                        is incremented or not.
+                                        This parameter can be a value of @ref DMA_LL_EC_PERIPH
+
+                                        This feature can be modified afterwards using unitary function @ref LL_DMA_SetPeriphIncMode(). */
+
+  uint32_t MemoryOrM2MDstIncMode;  /*!< Specifies whether the Memory address or Destination address in case of memory to memory transfer direction
+                                        is incremented or not.
+                                        This parameter can be a value of @ref DMA_LL_EC_MEMORY
+
+                                        This feature can be modified afterwards using unitary function @ref LL_DMA_SetMemoryIncMode(). */
+
+  uint32_t PeriphOrM2MSrcDataSize; /*!< Specifies the Peripheral data size alignment or Source data size alignment (byte, half word, word)
+                                        in case of memory to memory transfer direction.
+                                        This parameter can be a value of @ref DMA_LL_EC_PDATAALIGN
+
+                                        This feature can be modified afterwards using unitary function @ref LL_DMA_SetPeriphSize(). */
+
+  uint32_t MemoryOrM2MDstDataSize; /*!< Specifies the Memory data size alignment or Destination data size alignment (byte, half word, word)
+                                        in case of memory to memory transfer direction.
+                                        This parameter can be a value of @ref DMA_LL_EC_MDATAALIGN
+
+                                        This feature can be modified afterwards using unitary function @ref LL_DMA_SetMemorySize(). */
+
+  uint32_t NbData;                 /*!< Specifies the number of data to transfer, in data unit.
+                                        The data unit is equal to the source buffer configuration set in PeripheralSize
+                                        or MemorySize parameters depending in the transfer direction.
+                                        This parameter must be a value between Min_Data = 0 and Max_Data = 0x0000FFFF
+
+                                        This feature can be modified afterwards using unitary function @ref LL_DMA_SetDataLength(). */
+
+  uint32_t Channel;                /*!< Specifies the peripheral channel.
+                                        This parameter can be a value of @ref DMA_LL_EC_CHANNEL
+
+                                        This feature can be modified afterwards using unitary function @ref LL_DMA_SetChannelSelection(). */
+
+  uint32_t Priority;               /*!< Specifies the channel priority level.
+                                        This parameter can be a value of @ref DMA_LL_EC_PRIORITY
+
+                                        This feature can be modified afterwards using unitary function @ref LL_DMA_SetStreamPriorityLevel(). */
+                                        
+  uint32_t FIFOMode;               /*!< Specifies if the FIFO mode or Direct mode will be used for the specified stream.
+                                        This parameter can be a value of @ref DMA_LL_FIFOMODE
+                                        @note The Direct mode (FIFO mode disabled) cannot be used if the 
+                                        memory-to-memory data transfer is configured on the selected stream
+
+                                        This feature can be modified afterwards using unitary functions @ref LL_DMA_EnableFifoMode() or @ref LL_DMA_EnableFifoMode() . */
+
+  uint32_t FIFOThreshold;          /*!< Specifies the FIFO threshold level.
+                                        This parameter can be a value of @ref DMA_LL_EC_FIFOTHRESHOLD
+
+                                        This feature can be modified afterwards using unitary function @ref LL_DMA_SetFIFOThreshold(). */
+
+  uint32_t MemBurst;               /*!< Specifies the Burst transfer configuration for the memory transfers. 
+                                        It specifies the amount of data to be transferred in a single non interruptible
+                                        transaction.
+                                        This parameter can be a value of @ref DMA_LL_EC_MBURST 
+                                        @note The burst mode is possible only if the address Increment mode is enabled. 
+
+                                        This feature can be modified afterwards using unitary function @ref LL_DMA_SetMemoryBurstxfer(). */
+
+  uint32_t PeriphBurst;            /*!< Specifies the Burst transfer configuration for the peripheral transfers. 
+                                        It specifies the amount of data to be transferred in a single non interruptible 
+                                        transaction. 
+                                        This parameter can be a value of @ref DMA_LL_EC_PBURST
+                                        @note The burst mode is possible only if the address Increment mode is enabled. 
+
+                                        This feature can be modified afterwards using unitary function @ref LL_DMA_SetPeriphBurstxfer(). */
+
+} LL_DMA_InitTypeDef;
+/**
+  * @}
+  */
+#endif /*USE_FULL_LL_DRIVER*/
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup DMA_LL_Exported_Constants DMA Exported Constants
+  * @{
+  */
+
+/** @defgroup DMA_LL_EC_STREAM STREAM
+  * @{
+  */
+#define LL_DMA_STREAM_0                   0x00000000U
+#define LL_DMA_STREAM_1                   0x00000001U
+#define LL_DMA_STREAM_2                   0x00000002U
+#define LL_DMA_STREAM_3                   0x00000003U
+#define LL_DMA_STREAM_4                   0x00000004U
+#define LL_DMA_STREAM_5                   0x00000005U
+#define LL_DMA_STREAM_6                   0x00000006U
+#define LL_DMA_STREAM_7                   0x00000007U
+#define LL_DMA_STREAM_ALL                 0xFFFF0000U
+/**
+  * @}
+  */
+
+/** @defgroup DMA_LL_EC_DIRECTION DIRECTION
+  * @{
+  */
+#define LL_DMA_DIRECTION_PERIPH_TO_MEMORY 0x00000000U               /*!< Peripheral to memory direction */
+#define LL_DMA_DIRECTION_MEMORY_TO_PERIPH DMA_SxCR_DIR_0            /*!< Memory to peripheral direction */
+#define LL_DMA_DIRECTION_MEMORY_TO_MEMORY DMA_SxCR_DIR_1            /*!< Memory to memory direction     */
+/**
+  * @}
+  */
+
+/** @defgroup DMA_LL_EC_MODE MODE
+  * @{
+  */
+#define LL_DMA_MODE_NORMAL                0x00000000U               /*!< Normal Mode                  */
+#define LL_DMA_MODE_CIRCULAR              DMA_SxCR_CIRC             /*!< Circular Mode                */
+#define LL_DMA_MODE_PFCTRL                DMA_SxCR_PFCTRL           /*!< Peripheral flow control mode */
+/**
+  * @}
+  */
+
+/** @defgroup DMA_LL_EC_DOUBLEBUFFER_MODE DOUBLEBUFFER MODE
+  * @{
+  */
+#define LL_DMA_DOUBLEBUFFER_MODE_DISABLE  0x00000000U               /*!< Disable double buffering mode */
+#define LL_DMA_DOUBLEBUFFER_MODE_ENABLE   DMA_SxCR_DBM              /*!< Enable double buffering mode  */
+/**
+  * @}
+  */
+
+/** @defgroup DMA_LL_EC_PERIPH PERIPH
+  * @{
+  */
+#define LL_DMA_PERIPH_NOINCREMENT         0x00000000U               /*!< Peripheral increment mode Disable */
+#define LL_DMA_PERIPH_INCREMENT           DMA_SxCR_PINC             /*!< Peripheral increment mode Enable  */
+/**
+  * @}
+  */
+
+/** @defgroup DMA_LL_EC_MEMORY MEMORY
+  * @{
+  */
+#define LL_DMA_MEMORY_NOINCREMENT         0x00000000U               /*!< Memory increment mode Disable */
+#define LL_DMA_MEMORY_INCREMENT           DMA_SxCR_MINC             /*!< Memory increment mode Enable  */
+/**
+  * @}
+  */
+
+/** @defgroup DMA_LL_EC_PDATAALIGN PDATAALIGN
+  * @{
+  */
+#define LL_DMA_PDATAALIGN_BYTE            0x00000000U               /*!< Peripheral data alignment : Byte     */
+#define LL_DMA_PDATAALIGN_HALFWORD        DMA_SxCR_PSIZE_0          /*!< Peripheral data alignment : HalfWord */
+#define LL_DMA_PDATAALIGN_WORD            DMA_SxCR_PSIZE_1          /*!< Peripheral data alignment : Word     */
+/**
+  * @}
+  */
+
+/** @defgroup DMA_LL_EC_MDATAALIGN MDATAALIGN
+  * @{
+  */
+#define LL_DMA_MDATAALIGN_BYTE            0x00000000U               /*!< Memory data alignment : Byte     */
+#define LL_DMA_MDATAALIGN_HALFWORD        DMA_SxCR_MSIZE_0          /*!< Memory data alignment : HalfWord */
+#define LL_DMA_MDATAALIGN_WORD            DMA_SxCR_MSIZE_1          /*!< Memory data alignment : Word     */
+/**
+  * @}
+  */
+
+/** @defgroup DMA_LL_EC_OFFSETSIZE OFFSETSIZE
+  * @{
+  */
+#define LL_DMA_OFFSETSIZE_PSIZE           0x00000000U               /*!< Peripheral increment offset size is linked to the PSIZE */
+#define LL_DMA_OFFSETSIZE_FIXEDTO4        DMA_SxCR_PINCOS           /*!< Peripheral increment offset size is fixed to 4 (32-bit alignment) */
+/**
+  * @}
+  */
+
+/** @defgroup DMA_LL_EC_PRIORITY PRIORITY
+  * @{
+  */
+#define LL_DMA_PRIORITY_LOW               0x00000000U               /*!< Priority level : Low       */
+#define LL_DMA_PRIORITY_MEDIUM            DMA_SxCR_PL_0             /*!< Priority level : Medium    */
+#define LL_DMA_PRIORITY_HIGH              DMA_SxCR_PL_1             /*!< Priority level : High      */
+#define LL_DMA_PRIORITY_VERYHIGH          DMA_SxCR_PL               /*!< Priority level : Very_High */
+/**
+  * @}
+  */
+
+/** @defgroup DMA_LL_EC_CHANNEL CHANNEL
+  * @{
+  */
+#define LL_DMA_CHANNEL_0                  0x00000000U                                                                   /* Select Channel0 of DMA Instance */
+#define LL_DMA_CHANNEL_1                  DMA_SxCR_CHSEL_0                                                              /* Select Channel1 of DMA Instance */
+#define LL_DMA_CHANNEL_2                  DMA_SxCR_CHSEL_1                                                              /* Select Channel2 of DMA Instance */
+#define LL_DMA_CHANNEL_3                  (DMA_SxCR_CHSEL_0 | DMA_SxCR_CHSEL_1)                                         /* Select Channel3 of DMA Instance */
+#define LL_DMA_CHANNEL_4                  DMA_SxCR_CHSEL_2                                                              /* Select Channel4 of DMA Instance */
+#define LL_DMA_CHANNEL_5                  (DMA_SxCR_CHSEL_2 | DMA_SxCR_CHSEL_0)                                         /* Select Channel5 of DMA Instance */
+#define LL_DMA_CHANNEL_6                  (DMA_SxCR_CHSEL_2 | DMA_SxCR_CHSEL_1)                                         /* Select Channel6 of DMA Instance */
+#define LL_DMA_CHANNEL_7                  (DMA_SxCR_CHSEL_2 | DMA_SxCR_CHSEL_1 | DMA_SxCR_CHSEL_0)                      /* Select Channel7 of DMA Instance */
+#if defined (DMA_SxCR_CHSEL_3)
+#define LL_DMA_CHANNEL_8                  DMA_SxCR_CHSEL_3                                                              /* Select Channel8 of DMA Instance */
+#define LL_DMA_CHANNEL_9                  (DMA_SxCR_CHSEL_3 | DMA_SxCR_CHSEL_0)                                         /* Select Channel9 of DMA Instance */
+#define LL_DMA_CHANNEL_10                 (DMA_SxCR_CHSEL_3 | DMA_SxCR_CHSEL_1)                                         /* Select Channel10 of DMA Instance */
+#define LL_DMA_CHANNEL_11                 (DMA_SxCR_CHSEL_3 | DMA_SxCR_CHSEL_1 | DMA_SxCR_CHSEL_0)                      /* Select Channel11 of DMA Instance */
+#define LL_DMA_CHANNEL_12                 (DMA_SxCR_CHSEL_3 | DMA_SxCR_CHSEL_2)                                         /* Select Channel12 of DMA Instance */
+#define LL_DMA_CHANNEL_13                 (DMA_SxCR_CHSEL_3 | DMA_SxCR_CHSEL_2 | DMA_SxCR_CHSEL_0)                      /* Select Channel13 of DMA Instance */
+#define LL_DMA_CHANNEL_14                 (DMA_SxCR_CHSEL_3 | DMA_SxCR_CHSEL_2 | DMA_SxCR_CHSEL_1)                      /* Select Channel14 of DMA Instance */
+#define LL_DMA_CHANNEL_15                 (DMA_SxCR_CHSEL_3 | DMA_SxCR_CHSEL_2 | DMA_SxCR_CHSEL_1 | DMA_SxCR_CHSEL_0)   /* Select Channel15 of DMA Instance */
+#endif /* DMA_SxCR_CHSEL_3 */
+/**
+  * @}
+  */
+
+/** @defgroup DMA_LL_EC_MBURST MBURST
+  * @{
+  */
+#define LL_DMA_MBURST_SINGLE              0x00000000U                             /*!< Memory burst single transfer configuration */
+#define LL_DMA_MBURST_INC4                DMA_SxCR_MBURST_0                       /*!< Memory burst of 4 beats transfer configuration */
+#define LL_DMA_MBURST_INC8                DMA_SxCR_MBURST_1                       /*!< Memory burst of 8 beats transfer configuration */
+#define LL_DMA_MBURST_INC16               (DMA_SxCR_MBURST_0 | DMA_SxCR_MBURST_1) /*!< Memory burst of 16 beats transfer configuration */
+/**
+  * @}
+  */
+
+/** @defgroup DMA_LL_EC_PBURST PBURST
+  * @{
+  */
+#define LL_DMA_PBURST_SINGLE              0x00000000U                             /*!< Peripheral burst single transfer configuration */
+#define LL_DMA_PBURST_INC4                DMA_SxCR_PBURST_0                       /*!< Peripheral burst of 4 beats transfer configuration */
+#define LL_DMA_PBURST_INC8                DMA_SxCR_PBURST_1                       /*!< Peripheral burst of 8 beats transfer configuration */
+#define LL_DMA_PBURST_INC16               (DMA_SxCR_PBURST_0 | DMA_SxCR_PBURST_1) /*!< Peripheral burst of 16 beats transfer configuration */
+/**
+  * @}
+  */
+  
+/** @defgroup DMA_LL_FIFOMODE DMA_LL_FIFOMODE
+  * @{
+  */
+#define LL_DMA_FIFOMODE_DISABLE           0x00000000U                             /*!< FIFO mode disable (direct mode is enabled) */
+#define LL_DMA_FIFOMODE_ENABLE            DMA_SxFCR_DMDIS                         /*!< FIFO mode enable  */
+/**
+  * @}
+  */  
+
+/** @defgroup DMA_LL_EC_FIFOSTATUS_0 FIFOSTATUS 0
+  * @{
+  */
+#define LL_DMA_FIFOSTATUS_0_25            0x00000000U                             /*!< 0 < fifo_level < 1/4    */
+#define LL_DMA_FIFOSTATUS_25_50           DMA_SxFCR_FS_0                          /*!< 1/4 < fifo_level < 1/2  */
+#define LL_DMA_FIFOSTATUS_50_75           DMA_SxFCR_FS_1                          /*!< 1/2 < fifo_level < 3/4  */
+#define LL_DMA_FIFOSTATUS_75_100          (DMA_SxFCR_FS_1 | DMA_SxFCR_FS_0)       /*!< 3/4 < fifo_level < full */
+#define LL_DMA_FIFOSTATUS_EMPTY           DMA_SxFCR_FS_2                          /*!< FIFO is empty           */
+#define LL_DMA_FIFOSTATUS_FULL            (DMA_SxFCR_FS_2 | DMA_SxFCR_FS_0)       /*!< FIFO is full            */
+/**
+  * @}
+  */
+
+/** @defgroup DMA_LL_EC_FIFOTHRESHOLD FIFOTHRESHOLD
+  * @{
+  */
+#define LL_DMA_FIFOTHRESHOLD_1_4          0x00000000U                             /*!< FIFO threshold 1 quart full configuration  */
+#define LL_DMA_FIFOTHRESHOLD_1_2          DMA_SxFCR_FTH_0                         /*!< FIFO threshold half full configuration     */
+#define LL_DMA_FIFOTHRESHOLD_3_4          DMA_SxFCR_FTH_1                         /*!< FIFO threshold 3 quarts full configuration */
+#define LL_DMA_FIFOTHRESHOLD_FULL         DMA_SxFCR_FTH                           /*!< FIFO threshold full configuration          */
+/**
+  * @}
+  */
+    
+/** @defgroup DMA_LL_EC_CURRENTTARGETMEM CURRENTTARGETMEM
+  * @{
+  */
+#define LL_DMA_CURRENTTARGETMEM0          0x00000000U                             /*!< Set CurrentTarget Memory to Memory 0  */
+#define LL_DMA_CURRENTTARGETMEM1          DMA_SxCR_CT                             /*!< Set CurrentTarget Memory to Memory 1  */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup DMA_LL_Exported_Macros DMA Exported Macros
+  * @{
+  */
+
+/** @defgroup DMA_LL_EM_WRITE_READ Common Write and read registers macros
+  * @{
+  */
+/**
+  * @brief  Write a value in DMA register
+  * @param  __INSTANCE__ DMA Instance
+  * @param  __REG__ Register to be written
+  * @param  __VALUE__ Value to be written in the register
+  * @retval None
+  */
+#define LL_DMA_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
+
+/**
+  * @brief  Read a value in DMA register
+  * @param  __INSTANCE__ DMA Instance
+  * @param  __REG__ Register to be read
+  * @retval Register value
+  */
+#define LL_DMA_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
+/**
+  * @}
+  */
+
+/** @defgroup DMA_LL_EM_CONVERT_DMAxCHANNELy Convert DMAxStreamy
+  * @{
+  */
+/**
+  * @brief  Convert DMAx_Streamy into DMAx
+  * @param  __STREAM_INSTANCE__ DMAx_Streamy
+  * @retval DMAx
+  */
+#define __LL_DMA_GET_INSTANCE(__STREAM_INSTANCE__)   \
+(((uint32_t)(__STREAM_INSTANCE__) > ((uint32_t)DMA1_Stream7)) ?  DMA2 : DMA1)
+
+/**
+  * @brief  Convert DMAx_Streamy into LL_DMA_STREAM_y
+  * @param  __STREAM_INSTANCE__ DMAx_Streamy
+  * @retval LL_DMA_CHANNEL_y
+  */
+#define __LL_DMA_GET_STREAM(__STREAM_INSTANCE__)   \
+(((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream0)) ? LL_DMA_STREAM_0 : \
+ ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream0)) ? LL_DMA_STREAM_0 : \
+ ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream1)) ? LL_DMA_STREAM_1 : \
+ ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream1)) ? LL_DMA_STREAM_1 : \
+ ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream2)) ? LL_DMA_STREAM_2 : \
+ ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream2)) ? LL_DMA_STREAM_2 : \
+ ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream3)) ? LL_DMA_STREAM_3 : \
+ ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream3)) ? LL_DMA_STREAM_3 : \
+ ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream4)) ? LL_DMA_STREAM_4 : \
+ ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream4)) ? LL_DMA_STREAM_4 : \
+ ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream5)) ? LL_DMA_STREAM_5 : \
+ ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream5)) ? LL_DMA_STREAM_5 : \
+ ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA1_Stream6)) ? LL_DMA_STREAM_6 : \
+ ((uint32_t)(__STREAM_INSTANCE__) == ((uint32_t)DMA2_Stream6)) ? LL_DMA_STREAM_6 : \
+ LL_DMA_STREAM_7)
+
+/**
+  * @brief  Convert DMA Instance DMAx and LL_DMA_STREAM_y into DMAx_Streamy
+  * @param  __DMA_INSTANCE__ DMAx
+  * @param  __STREAM__ LL_DMA_STREAM_y
+  * @retval DMAx_Streamy
+  */
+#define __LL_DMA_GET_STREAM_INSTANCE(__DMA_INSTANCE__, __STREAM__)   \
+((((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_0))) ? DMA1_Stream0 : \
+ (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_0))) ? DMA2_Stream0 : \
+ (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_1))) ? DMA1_Stream1 : \
+ (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_1))) ? DMA2_Stream1 : \
+ (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_2))) ? DMA1_Stream2 : \
+ (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_2))) ? DMA2_Stream2 : \
+ (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_3))) ? DMA1_Stream3 : \
+ (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_3))) ? DMA2_Stream3 : \
+ (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_4))) ? DMA1_Stream4 : \
+ (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_4))) ? DMA2_Stream4 : \
+ (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_5))) ? DMA1_Stream5 : \
+ (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_5))) ? DMA2_Stream5 : \
+ (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_6))) ? DMA1_Stream6 : \
+ (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA2)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_6))) ? DMA2_Stream6 : \
+ (((uint32_t)(__DMA_INSTANCE__) == ((uint32_t)DMA1)) && ((uint32_t)(__STREAM__) == ((uint32_t)LL_DMA_STREAM_7))) ? DMA1_Stream7 : \
+ DMA2_Stream7)
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+
+/* Exported functions --------------------------------------------------------*/
+ /** @defgroup DMA_LL_Exported_Functions DMA Exported Functions
+  * @{
+  */
+
+/** @defgroup DMA_LL_EF_Configuration Configuration
+  * @{
+  */
+/**
+  * @brief Enable DMA stream.
+  * @rmtoll CR          EN            LL_DMA_EnableStream
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_EnableStream(DMA_TypeDef *DMAx, uint32_t Stream)
+{
+  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN);
+}
+
+/**
+  * @brief Disable DMA stream.
+  * @rmtoll CR          EN            LL_DMA_DisableStream
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_DisableStream(DMA_TypeDef *DMAx, uint32_t Stream)
+{
+  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN);
+}
+
+/**
+  * @brief Check if DMA stream is enabled or disabled.
+  * @rmtoll CR          EN            LL_DMA_IsEnabledStream
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsEnabledStream(DMA_TypeDef *DMAx, uint32_t Stream)
+{
+  return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN) == (DMA_SxCR_EN));
+}
+
+/**
+  * @brief  Configure all parameters linked to DMA transfer.
+  * @rmtoll CR          DIR           LL_DMA_ConfigTransfer\n
+  *         CR          CIRC          LL_DMA_ConfigTransfer\n
+  *         CR          PINC          LL_DMA_ConfigTransfer\n
+  *         CR          MINC          LL_DMA_ConfigTransfer\n
+  *         CR          PSIZE         LL_DMA_ConfigTransfer\n
+  *         CR          MSIZE         LL_DMA_ConfigTransfer\n
+  *         CR          PL            LL_DMA_ConfigTransfer\n
+  *         CR          PFCTRL        LL_DMA_ConfigTransfer
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @param  Configuration This parameter must be a combination of all the following values:
+  *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY or @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH or @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
+  *         @arg @ref LL_DMA_MODE_NORMAL or @ref LL_DMA_MODE_CIRCULAR  or @ref LL_DMA_MODE_PFCTRL
+  *         @arg @ref LL_DMA_PERIPH_INCREMENT or @ref LL_DMA_PERIPH_NOINCREMENT
+  *         @arg @ref LL_DMA_MEMORY_INCREMENT or @ref LL_DMA_MEMORY_NOINCREMENT
+  *         @arg @ref LL_DMA_PDATAALIGN_BYTE or @ref LL_DMA_PDATAALIGN_HALFWORD or @ref LL_DMA_PDATAALIGN_WORD
+  *         @arg @ref LL_DMA_MDATAALIGN_BYTE or @ref LL_DMA_MDATAALIGN_HALFWORD or @ref LL_DMA_MDATAALIGN_WORD
+  *         @arg @ref LL_DMA_PRIORITY_LOW or @ref LL_DMA_PRIORITY_MEDIUM or @ref LL_DMA_PRIORITY_HIGH or @ref LL_DMA_PRIORITY_VERYHIGH
+  *@retval None
+  */
+__STATIC_INLINE void LL_DMA_ConfigTransfer(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Configuration)
+{
+  MODIFY_REG(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR,
+             DMA_SxCR_DIR | DMA_SxCR_CIRC | DMA_SxCR_PINC | DMA_SxCR_MINC | DMA_SxCR_PSIZE | DMA_SxCR_MSIZE | DMA_SxCR_PL | DMA_SxCR_PFCTRL,
+             Configuration);
+}
+
+/**
+  * @brief Set Data transfer direction (read from peripheral or from memory).
+  * @rmtoll CR          DIR           LL_DMA_SetDataTransferDirection
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @param  Direction This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY
+  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
+  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Direction)
+{
+  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_DIR, Direction);
+}
+
+/**
+  * @brief Get Data transfer direction (read from peripheral or from memory).
+  * @rmtoll CR          DIR           LL_DMA_GetDataTransferDirection
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY
+  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
+  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
+  */
+__STATIC_INLINE uint32_t LL_DMA_GetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Stream)
+{
+  return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_DIR));
+}
+
+/**
+  * @brief Set DMA mode normal, circular or peripheral flow control.
+  * @rmtoll CR          CIRC           LL_DMA_SetMode\n
+  *         CR          PFCTRL         LL_DMA_SetMode
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @param  Mode This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_MODE_NORMAL
+  *         @arg @ref LL_DMA_MODE_CIRCULAR
+  *         @arg @ref LL_DMA_MODE_PFCTRL
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Mode)
+{
+  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CIRC | DMA_SxCR_PFCTRL, Mode);
+}
+
+/**
+  * @brief Get DMA mode normal, circular or peripheral flow control.
+  * @rmtoll CR          CIRC           LL_DMA_GetMode\n
+  *         CR          PFCTRL         LL_DMA_GetMode
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_DMA_MODE_NORMAL
+  *         @arg @ref LL_DMA_MODE_CIRCULAR
+  *         @arg @ref LL_DMA_MODE_PFCTRL
+  */
+__STATIC_INLINE uint32_t LL_DMA_GetMode(DMA_TypeDef *DMAx, uint32_t Stream)
+{
+  return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CIRC | DMA_SxCR_PFCTRL));
+}
+
+/**
+  * @brief Set Peripheral increment mode.
+  * @rmtoll CR          PINC           LL_DMA_SetPeriphIncMode
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @param  IncrementMode This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
+  *         @arg @ref LL_DMA_PERIPH_INCREMENT
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t IncrementMode)
+{
+  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PINC, IncrementMode);
+}
+
+/**
+  * @brief Get Peripheral increment mode.
+  * @rmtoll CR          PINC           LL_DMA_GetPeriphIncMode
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
+  *         @arg @ref LL_DMA_PERIPH_INCREMENT
+  */
+__STATIC_INLINE uint32_t LL_DMA_GetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Stream)
+{
+  return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PINC));
+}
+
+/**
+  * @brief Set Memory increment mode.
+  * @rmtoll CR          MINC           LL_DMA_SetMemoryIncMode
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @param  IncrementMode This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
+  *         @arg @ref LL_DMA_MEMORY_INCREMENT
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t IncrementMode)
+{
+  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MINC, IncrementMode);
+}
+
+/**
+  * @brief Get Memory increment mode.
+  * @rmtoll CR          MINC           LL_DMA_GetMemoryIncMode
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
+  *         @arg @ref LL_DMA_MEMORY_INCREMENT
+  */
+__STATIC_INLINE uint32_t LL_DMA_GetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Stream)
+{
+  return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MINC));
+}
+
+/**
+  * @brief Set Peripheral size.
+  * @rmtoll CR          PSIZE           LL_DMA_SetPeriphSize
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @param  Size This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_PDATAALIGN_BYTE
+  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
+  *         @arg @ref LL_DMA_PDATAALIGN_WORD
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Size)
+{
+  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PSIZE, Size);
+}
+
+/**
+  * @brief Get Peripheral size.
+  * @rmtoll CR          PSIZE           LL_DMA_GetPeriphSize
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_DMA_PDATAALIGN_BYTE
+  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
+  *         @arg @ref LL_DMA_PDATAALIGN_WORD
+  */
+__STATIC_INLINE uint32_t LL_DMA_GetPeriphSize(DMA_TypeDef *DMAx, uint32_t Stream)
+{
+  return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PSIZE));
+}
+
+/**
+  * @brief Set Memory size.
+  * @rmtoll CR          MSIZE           LL_DMA_SetMemorySize
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @param  Size This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_MDATAALIGN_BYTE
+  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
+  *         @arg @ref LL_DMA_MDATAALIGN_WORD
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Size)
+{
+  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MSIZE, Size);
+}
+
+/**
+  * @brief Get Memory size.
+  * @rmtoll CR          MSIZE           LL_DMA_GetMemorySize
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_DMA_MDATAALIGN_BYTE
+  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
+  *         @arg @ref LL_DMA_MDATAALIGN_WORD
+  */
+__STATIC_INLINE uint32_t LL_DMA_GetMemorySize(DMA_TypeDef *DMAx, uint32_t Stream)
+{
+  return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MSIZE));
+}
+
+/**
+  * @brief Set Peripheral increment offset size.
+  * @rmtoll CR          PINCOS           LL_DMA_SetIncOffsetSize
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @param  OffsetSize This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_OFFSETSIZE_PSIZE
+  *         @arg @ref LL_DMA_OFFSETSIZE_FIXEDTO4
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_SetIncOffsetSize(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t OffsetSize)
+{
+  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PINCOS, OffsetSize);
+}
+
+/**
+  * @brief Get Peripheral increment offset size.
+  * @rmtoll CR          PINCOS           LL_DMA_GetIncOffsetSize
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_DMA_OFFSETSIZE_PSIZE
+  *         @arg @ref LL_DMA_OFFSETSIZE_FIXEDTO4
+  */
+__STATIC_INLINE uint32_t LL_DMA_GetIncOffsetSize(DMA_TypeDef *DMAx, uint32_t Stream)
+{
+  return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PINCOS));
+}
+
+/**
+  * @brief Set Stream priority level.
+  * @rmtoll CR          PL           LL_DMA_SetStreamPriorityLevel
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @param  Priority This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_PRIORITY_LOW
+  *         @arg @ref LL_DMA_PRIORITY_MEDIUM
+  *         @arg @ref LL_DMA_PRIORITY_HIGH
+  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_SetStreamPriorityLevel(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Priority)
+{
+  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PL, Priority);
+}
+
+/**
+  * @brief Get Stream priority level.
+  * @rmtoll CR          PL           LL_DMA_GetStreamPriorityLevel
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_DMA_PRIORITY_LOW
+  *         @arg @ref LL_DMA_PRIORITY_MEDIUM
+  *         @arg @ref LL_DMA_PRIORITY_HIGH
+  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
+  */
+__STATIC_INLINE uint32_t LL_DMA_GetStreamPriorityLevel(DMA_TypeDef *DMAx, uint32_t Stream)
+{
+  return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PL));
+}
+
+/**
+  * @brief Set Number of data to transfer.
+  * @rmtoll NDTR          NDT           LL_DMA_SetDataLength
+  * @note   This action has no effect if
+  *         stream is enabled.
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @param  NbData Between 0 to 0xFFFFFFFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t NbData)
+{
+  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->NDTR, DMA_SxNDT, NbData);
+}
+
+/**
+  * @brief Get Number of data to transfer.
+  * @rmtoll NDTR          NDT           LL_DMA_GetDataLength
+  * @note   Once the stream is enabled, the return value indicate the
+  *         remaining bytes to be transmitted.
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval Between 0 to 0xFFFFFFFF
+  */
+__STATIC_INLINE uint32_t LL_DMA_GetDataLength(DMA_TypeDef* DMAx, uint32_t Stream)
+{
+  return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->NDTR, DMA_SxNDT));
+}
+
+/**
+  * @brief Select Channel number associated to the Stream.
+  * @rmtoll CR          CHSEL           LL_DMA_SetChannelSelection
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_0
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_SetChannelSelection(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Channel)
+{
+  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CHSEL, Channel);
+}
+
+/**
+  * @brief Get the Channel number associated to the Stream.
+  * @rmtoll CR          CHSEL           LL_DMA_GetChannelSelection
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_DMA_CHANNEL_0
+  *         @arg @ref LL_DMA_CHANNEL_1
+  *         @arg @ref LL_DMA_CHANNEL_2
+  *         @arg @ref LL_DMA_CHANNEL_3
+  *         @arg @ref LL_DMA_CHANNEL_4
+  *         @arg @ref LL_DMA_CHANNEL_5
+  *         @arg @ref LL_DMA_CHANNEL_6
+  *         @arg @ref LL_DMA_CHANNEL_7
+  */
+__STATIC_INLINE uint32_t LL_DMA_GetChannelSelection(DMA_TypeDef *DMAx, uint32_t Stream)
+{
+  return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CHSEL));
+}
+
+/**
+  * @brief Set Memory burst transfer configuration.
+  * @rmtoll CR          MBURST           LL_DMA_SetMemoryBurstxfer
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @param  Mburst This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_MBURST_SINGLE
+  *         @arg @ref LL_DMA_MBURST_INC4
+  *         @arg @ref LL_DMA_MBURST_INC8
+  *         @arg @ref LL_DMA_MBURST_INC16
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_SetMemoryBurstxfer(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Mburst)
+{
+  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MBURST, Mburst);
+}
+
+/**
+  * @brief Get Memory burst transfer configuration.
+  * @rmtoll CR          MBURST           LL_DMA_GetMemoryBurstxfer
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_DMA_MBURST_SINGLE
+  *         @arg @ref LL_DMA_MBURST_INC4
+  *         @arg @ref LL_DMA_MBURST_INC8
+  *         @arg @ref LL_DMA_MBURST_INC16
+  */
+__STATIC_INLINE uint32_t LL_DMA_GetMemoryBurstxfer(DMA_TypeDef *DMAx, uint32_t Stream)
+{
+  return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MBURST));
+}
+
+/**
+  * @brief Set  Peripheral burst transfer configuration.
+  * @rmtoll CR          PBURST           LL_DMA_SetPeriphBurstxfer
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @param  Pburst This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_PBURST_SINGLE
+  *         @arg @ref LL_DMA_PBURST_INC4
+  *         @arg @ref LL_DMA_PBURST_INC8
+  *         @arg @ref LL_DMA_PBURST_INC16
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_SetPeriphBurstxfer(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Pburst)
+{
+  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PBURST, Pburst);
+}
+
+/**
+  * @brief Get Peripheral burst transfer configuration.
+  * @rmtoll CR          PBURST           LL_DMA_GetPeriphBurstxfer
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_DMA_PBURST_SINGLE
+  *         @arg @ref LL_DMA_PBURST_INC4
+  *         @arg @ref LL_DMA_PBURST_INC8
+  *         @arg @ref LL_DMA_PBURST_INC16
+  */
+__STATIC_INLINE uint32_t LL_DMA_GetPeriphBurstxfer(DMA_TypeDef *DMAx, uint32_t Stream)
+{
+  return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PBURST));
+}
+
+/**
+  * @brief Set Current target (only in double buffer mode) to Memory 1 or Memory 0.
+  * @rmtoll CR          CT           LL_DMA_SetCurrentTargetMem 
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @param CurrentMemory This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_CURRENTTARGETMEM0
+  *         @arg @ref LL_DMA_CURRENTTARGETMEM1
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_SetCurrentTargetMem(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t CurrentMemory)
+{
+   MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CT, CurrentMemory);
+}
+
+/**
+  * @brief Get Current target (only in double buffer mode).
+  * @rmtoll CR          CT           LL_DMA_GetCurrentTargetMem 
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_DMA_CURRENTTARGETMEM0
+  *         @arg @ref LL_DMA_CURRENTTARGETMEM1
+  */
+__STATIC_INLINE uint32_t LL_DMA_GetCurrentTargetMem(DMA_TypeDef *DMAx, uint32_t Stream)
+{
+  return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CT));
+}
+
+/**
+  * @brief Enable the double buffer mode.
+  * @rmtoll CR          DBM           LL_DMA_EnableDoubleBufferMode
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_EnableDoubleBufferMode(DMA_TypeDef *DMAx, uint32_t Stream)
+{
+  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_DBM);
+}
+
+/**
+  * @brief Disable the double buffer mode.
+  * @rmtoll CR          DBM           LL_DMA_DisableDoubleBufferMode 
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_DisableDoubleBufferMode(DMA_TypeDef *DMAx, uint32_t Stream)
+{
+  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_DBM);
+}
+
+/**
+  * @brief Get FIFO status.
+  * @rmtoll FCR          FS          LL_DMA_GetFIFOStatus
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_DMA_FIFOSTATUS_0_25
+  *         @arg @ref LL_DMA_FIFOSTATUS_25_50
+  *         @arg @ref LL_DMA_FIFOSTATUS_50_75
+  *         @arg @ref LL_DMA_FIFOSTATUS_75_100
+  *         @arg @ref LL_DMA_FIFOSTATUS_EMPTY
+  *         @arg @ref LL_DMA_FIFOSTATUS_FULL
+  */
+__STATIC_INLINE uint32_t LL_DMA_GetFIFOStatus(DMA_TypeDef *DMAx, uint32_t Stream)
+{
+  return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->FCR, DMA_SxFCR_FS));
+}
+
+/**
+  * @brief Disable Fifo mode.
+  * @rmtoll FCR          DMDIS          LL_DMA_DisableFifoMode
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_DisableFifoMode(DMA_TypeDef *DMAx, uint32_t Stream)
+{
+  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->FCR, DMA_SxFCR_DMDIS);
+}
+
+/**
+  * @brief Enable Fifo mode.
+  * @rmtoll FCR          DMDIS          LL_DMA_EnableFifoMode 
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_EnableFifoMode(DMA_TypeDef *DMAx, uint32_t Stream)
+{
+  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->FCR, DMA_SxFCR_DMDIS);
+}
+
+/**
+  * @brief Select FIFO threshold.
+  * @rmtoll FCR         FTH          LL_DMA_SetFIFOThreshold
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @param  Threshold This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_FIFOTHRESHOLD_1_4
+  *         @arg @ref LL_DMA_FIFOTHRESHOLD_1_2
+  *         @arg @ref LL_DMA_FIFOTHRESHOLD_3_4
+  *         @arg @ref LL_DMA_FIFOTHRESHOLD_FULL
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_SetFIFOThreshold(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Threshold)
+{
+  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->FCR, DMA_SxFCR_FTH, Threshold);
+}
+
+/**
+  * @brief Get FIFO threshold.
+  * @rmtoll FCR         FTH          LL_DMA_GetFIFOThreshold
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_DMA_FIFOTHRESHOLD_1_4
+  *         @arg @ref LL_DMA_FIFOTHRESHOLD_1_2
+  *         @arg @ref LL_DMA_FIFOTHRESHOLD_3_4
+  *         @arg @ref LL_DMA_FIFOTHRESHOLD_FULL
+  */
+__STATIC_INLINE uint32_t LL_DMA_GetFIFOThreshold(DMA_TypeDef *DMAx, uint32_t Stream)
+{
+  return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->FCR, DMA_SxFCR_FTH));
+}
+
+/**
+  * @brief Configure the FIFO .
+  * @rmtoll FCR         FTH          LL_DMA_ConfigFifo\n
+  *         FCR         DMDIS        LL_DMA_ConfigFifo
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @param  FifoMode This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_FIFOMODE_ENABLE
+  *         @arg @ref LL_DMA_FIFOMODE_DISABLE
+  * @param  FifoThreshold This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_FIFOTHRESHOLD_1_4
+  *         @arg @ref LL_DMA_FIFOTHRESHOLD_1_2
+  *         @arg @ref LL_DMA_FIFOTHRESHOLD_3_4
+  *         @arg @ref LL_DMA_FIFOTHRESHOLD_FULL
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ConfigFifo(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t FifoMode, uint32_t FifoThreshold)
+{
+  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->FCR, DMA_SxFCR_FTH|DMA_SxFCR_DMDIS, FifoMode|FifoThreshold);
+}
+
+/**
+  * @brief Configure the Source and Destination addresses.
+  * @note   This API must not be called when the DMA stream is enabled.
+  * @rmtoll M0AR        M0A         LL_DMA_ConfigAddresses\n 
+  *         PAR         PA          LL_DMA_ConfigAddresses
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @param  SrcAddress Between 0 to 0xFFFFFFFF
+  * @param  DstAddress Between 0 to 0xFFFFFFFF
+  * @param  Direction This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_DIRECTION_PERIPH_TO_MEMORY
+  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
+  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t SrcAddress, uint32_t DstAddress, uint32_t Direction)
+{
+  /* Direction Memory to Periph */
+  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
+  {
+    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR, SrcAddress);
+    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, DstAddress);
+  }
+  /* Direction Periph to Memory and Memory to Memory */
+  else
+  {
+    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, SrcAddress);
+    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR, DstAddress);
+  }
+}
+
+/**
+  * @brief  Set the Memory address.
+  * @rmtoll M0AR        M0A         LL_DMA_SetMemoryAddress
+  * @note   Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMORY_TO_PERIPH only.
+  * @note   This API must not be called when the DMA channel is enabled.
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @param  MemoryAddress Between 0 to 0xFFFFFFFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t MemoryAddress)
+{
+  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR, MemoryAddress);
+}
+
+/**
+  * @brief  Set the Peripheral address.
+  * @rmtoll PAR        PA         LL_DMA_SetPeriphAddress
+  * @note   Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMORY_TO_PERIPH only.
+  * @note   This API must not be called when the DMA channel is enabled.
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @param  PeriphAddress Between 0 to 0xFFFFFFFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t PeriphAddress)
+{
+  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, PeriphAddress);
+}
+
+/**
+  * @brief  Get the Memory address.
+  * @rmtoll M0AR        M0A         LL_DMA_GetMemoryAddress
+  * @note   Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMORY_TO_PERIPH only.
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval Between 0 to 0xFFFFFFFF
+  */
+__STATIC_INLINE uint32_t LL_DMA_GetMemoryAddress(DMA_TypeDef* DMAx, uint32_t Stream)
+{
+  return (READ_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR));
+}
+
+/**
+  * @brief  Get the Peripheral address.
+  * @rmtoll PAR        PA         LL_DMA_GetPeriphAddress
+  * @note   Interface used for direction LL_DMA_DIRECTION_PERIPH_TO_MEMORY or LL_DMA_DIRECTION_MEMORY_TO_PERIPH only.
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval Between 0 to 0xFFFFFFFF
+  */
+__STATIC_INLINE uint32_t LL_DMA_GetPeriphAddress(DMA_TypeDef* DMAx, uint32_t Stream)
+{
+  return (READ_REG(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR));
+}
+
+/**
+  * @brief  Set the Memory to Memory Source address.
+  * @rmtoll PAR        PA         LL_DMA_SetM2MSrcAddress
+  * @note   Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only.
+  * @note   This API must not be called when the DMA channel is enabled.
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @param  MemoryAddress Between 0 to 0xFFFFFFFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_SetM2MSrcAddress(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t MemoryAddress)
+{
+  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, MemoryAddress);
+}
+
+/**
+  * @brief  Set the Memory to Memory Destination address.
+  * @rmtoll M0AR        M0A         LL_DMA_SetM2MDstAddress
+  * @note   Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only.
+  * @note   This API must not be called when the DMA channel is enabled.
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @param  MemoryAddress Between 0 to 0xFFFFFFFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_SetM2MDstAddress(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t MemoryAddress)
+  {
+    WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR, MemoryAddress);
+  }
+
+/**
+  * @brief  Get the Memory to Memory Source address.
+  * @rmtoll PAR        PA         LL_DMA_GetM2MSrcAddress
+  * @note   Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only.
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval Between 0 to 0xFFFFFFFF
+  */
+__STATIC_INLINE uint32_t LL_DMA_GetM2MSrcAddress(DMA_TypeDef* DMAx, uint32_t Stream)
+  {
+   return (READ_REG(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR));
+  }
+
+/**
+  * @brief  Get the Memory to Memory Destination address.
+  * @rmtoll M0AR        M0A         LL_DMA_GetM2MDstAddress
+  * @note   Interface used for direction LL_DMA_DIRECTION_MEMORY_TO_MEMORY only.
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval Between 0 to 0xFFFFFFFF
+  */
+__STATIC_INLINE uint32_t LL_DMA_GetM2MDstAddress(DMA_TypeDef* DMAx, uint32_t Stream)
+{
+ return (READ_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR));
+}
+
+/**
+  * @brief Set Memory 1 address (used in case of Double buffer mode).
+  * @rmtoll M1AR        M1A         LL_DMA_SetMemory1Address
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @param  Address Between 0 to 0xFFFFFFFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_SetMemory1Address(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Address)
+{
+  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M1AR, Address);
+}
+
+/**
+  * @brief Get Memory 1 address (used in case of Double buffer mode).
+  * @rmtoll M1AR        M1A         LL_DMA_GetMemory1Address
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval Between 0 to 0xFFFFFFFF
+  */
+__STATIC_INLINE uint32_t LL_DMA_GetMemory1Address(DMA_TypeDef *DMAx, uint32_t Stream)
+{
+  return (((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M1AR);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup DMA_LL_EF_FLAG_Management FLAG_Management
+  * @{
+  */
+
+/**
+  * @brief Get Stream 0 half transfer flag.
+  * @rmtoll LISR  HTIF0    LL_DMA_IsActiveFlag_HT0
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT0(DMA_TypeDef *DMAx)
+{
+  return (READ_BIT(DMAx->LISR ,DMA_LISR_HTIF0)==(DMA_LISR_HTIF0));
+}
+
+/**
+  * @brief Get Stream 1 half transfer flag.
+  * @rmtoll LISR  HTIF1    LL_DMA_IsActiveFlag_HT1
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT1(DMA_TypeDef *DMAx)
+{
+  return (READ_BIT(DMAx->LISR ,DMA_LISR_HTIF1)==(DMA_LISR_HTIF1));
+}
+
+/**
+  * @brief Get Stream 2 half transfer flag.
+  * @rmtoll LISR  HTIF2    LL_DMA_IsActiveFlag_HT2
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT2(DMA_TypeDef *DMAx)
+{
+  return (READ_BIT(DMAx->LISR ,DMA_LISR_HTIF2)==(DMA_LISR_HTIF2));
+}
+
+/**
+  * @brief Get Stream 3 half transfer flag.
+  * @rmtoll LISR  HTIF3    LL_DMA_IsActiveFlag_HT3
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT3(DMA_TypeDef *DMAx)
+{
+  return (READ_BIT(DMAx->LISR ,DMA_LISR_HTIF3)==(DMA_LISR_HTIF3));
+}
+
+/**
+  * @brief Get Stream 4 half transfer flag.
+  * @rmtoll HISR  HTIF4    LL_DMA_IsActiveFlag_HT4
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT4(DMA_TypeDef *DMAx)
+{
+  return (READ_BIT(DMAx->HISR ,DMA_HISR_HTIF4)==(DMA_HISR_HTIF4));
+}
+
+/**
+  * @brief Get Stream 5 half transfer flag.
+  * @rmtoll HISR  HTIF0    LL_DMA_IsActiveFlag_HT5
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT5(DMA_TypeDef *DMAx)
+{
+  return (READ_BIT(DMAx->HISR ,DMA_HISR_HTIF5)==(DMA_HISR_HTIF5));
+}
+
+/**
+  * @brief Get Stream 6 half transfer flag.
+  * @rmtoll HISR  HTIF6    LL_DMA_IsActiveFlag_HT6
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6(DMA_TypeDef *DMAx)
+{
+  return (READ_BIT(DMAx->HISR ,DMA_HISR_HTIF6)==(DMA_HISR_HTIF6));
+}
+
+/**
+  * @brief Get Stream 7 half transfer flag.
+  * @rmtoll HISR  HTIF7    LL_DMA_IsActiveFlag_HT7
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT7(DMA_TypeDef *DMAx)
+{
+  return (READ_BIT(DMAx->HISR ,DMA_HISR_HTIF7)==(DMA_HISR_HTIF7));
+} 
+
+/**
+  * @brief Get Stream 0 transfer complete flag.
+  * @rmtoll LISR  TCIF0    LL_DMA_IsActiveFlag_TC0
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC0(DMA_TypeDef *DMAx)
+{
+  return (READ_BIT(DMAx->LISR ,DMA_LISR_TCIF0)==(DMA_LISR_TCIF0));
+}
+
+/**
+  * @brief Get Stream 1 transfer complete flag.
+  * @rmtoll LISR  TCIF1    LL_DMA_IsActiveFlag_TC1
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC1(DMA_TypeDef *DMAx)
+{
+  return (READ_BIT(DMAx->LISR ,DMA_LISR_TCIF1)==(DMA_LISR_TCIF1));
+}
+
+/**
+  * @brief Get Stream 2 transfer complete flag.
+  * @rmtoll LISR  TCIF2    LL_DMA_IsActiveFlag_TC2
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC2(DMA_TypeDef *DMAx)
+{
+  return (READ_BIT(DMAx->LISR ,DMA_LISR_TCIF2)==(DMA_LISR_TCIF2));
+}
+
+/**
+  * @brief Get Stream 3 transfer complete flag.
+  * @rmtoll LISR  TCIF3    LL_DMA_IsActiveFlag_TC3
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC3(DMA_TypeDef *DMAx)
+{
+  return (READ_BIT(DMAx->LISR ,DMA_LISR_TCIF3)==(DMA_LISR_TCIF3));
+}
+
+/**
+  * @brief Get Stream 4 transfer complete flag.
+  * @rmtoll HISR  TCIF4    LL_DMA_IsActiveFlag_TC4
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC4(DMA_TypeDef *DMAx)
+{
+  return (READ_BIT(DMAx->HISR ,DMA_HISR_TCIF4)==(DMA_HISR_TCIF4));
+}
+
+/**
+  * @brief Get Stream 5 transfer complete flag.
+  * @rmtoll HISR  TCIF0    LL_DMA_IsActiveFlag_TC5
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC5(DMA_TypeDef *DMAx)
+{
+  return (READ_BIT(DMAx->HISR ,DMA_HISR_TCIF5)==(DMA_HISR_TCIF5));
+}
+
+/**
+  * @brief Get Stream 6 transfer complete flag.
+  * @rmtoll HISR  TCIF6    LL_DMA_IsActiveFlag_TC6
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(DMA_TypeDef *DMAx)
+{
+  return (READ_BIT(DMAx->HISR ,DMA_HISR_TCIF6)==(DMA_HISR_TCIF6));
+}
+
+/**
+  * @brief Get Stream 7 transfer complete flag.
+  * @rmtoll HISR  TCIF7    LL_DMA_IsActiveFlag_TC7
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7(DMA_TypeDef *DMAx)
+{
+  return (READ_BIT(DMAx->HISR ,DMA_HISR_TCIF7)==(DMA_HISR_TCIF7));
+} 
+
+/**
+  * @brief Get Stream 0 transfer error flag.
+  * @rmtoll LISR  TEIF0    LL_DMA_IsActiveFlag_TE0
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE0(DMA_TypeDef *DMAx)
+{
+  return (READ_BIT(DMAx->LISR ,DMA_LISR_TEIF0)==(DMA_LISR_TEIF0));
+}
+
+/**
+  * @brief Get Stream 1 transfer error flag.
+  * @rmtoll LISR  TEIF1    LL_DMA_IsActiveFlag_TE1
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE1(DMA_TypeDef *DMAx)
+{
+  return (READ_BIT(DMAx->LISR ,DMA_LISR_TEIF1)==(DMA_LISR_TEIF1));
+}
+
+/**
+  * @brief Get Stream 2 transfer error flag.
+  * @rmtoll LISR  TEIF2    LL_DMA_IsActiveFlag_TE2
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE2(DMA_TypeDef *DMAx)
+{
+  return (READ_BIT(DMAx->LISR ,DMA_LISR_TEIF2)==(DMA_LISR_TEIF2));
+}
+
+/**
+  * @brief Get Stream 3 transfer error flag.
+  * @rmtoll LISR  TEIF3    LL_DMA_IsActiveFlag_TE3
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE3(DMA_TypeDef *DMAx)
+{
+  return (READ_BIT(DMAx->LISR ,DMA_LISR_TEIF3)==(DMA_LISR_TEIF3));
+}
+
+/**
+  * @brief Get Stream 4 transfer error flag.
+  * @rmtoll HISR  TEIF4    LL_DMA_IsActiveFlag_TE4
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE4(DMA_TypeDef *DMAx)
+{
+  return (READ_BIT(DMAx->HISR ,DMA_HISR_TEIF4)==(DMA_HISR_TEIF4));
+}
+
+/**
+  * @brief Get Stream 5 transfer error flag.
+  * @rmtoll HISR  TEIF0    LL_DMA_IsActiveFlag_TE5
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE5(DMA_TypeDef *DMAx)
+{
+  return (READ_BIT(DMAx->HISR ,DMA_HISR_TEIF5)==(DMA_HISR_TEIF5));
+}
+
+/**
+  * @brief Get Stream 6 transfer error flag.
+  * @rmtoll HISR  TEIF6    LL_DMA_IsActiveFlag_TE6
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE6(DMA_TypeDef *DMAx)
+{
+  return (READ_BIT(DMAx->HISR ,DMA_HISR_TEIF6)==(DMA_HISR_TEIF6));
+}
+
+/**
+  * @brief Get Stream 7 transfer error flag.
+  * @rmtoll HISR  TEIF7    LL_DMA_IsActiveFlag_TE7
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE7(DMA_TypeDef *DMAx)
+{
+  return (READ_BIT(DMAx->HISR ,DMA_HISR_TEIF7)==(DMA_HISR_TEIF7));
+} 
+
+/**
+  * @brief Get Stream 0 direct mode error flag.
+  * @rmtoll LISR  DMEIF0    LL_DMA_IsActiveFlag_DME0
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME0(DMA_TypeDef *DMAx)
+{
+  return (READ_BIT(DMAx->LISR ,DMA_LISR_DMEIF0)==(DMA_LISR_DMEIF0));
+}
+
+/**
+  * @brief Get Stream 1 direct mode error flag.
+  * @rmtoll LISR  DMEIF1    LL_DMA_IsActiveFlag_DME1
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME1(DMA_TypeDef *DMAx)
+{
+  return (READ_BIT(DMAx->LISR ,DMA_LISR_DMEIF1)==(DMA_LISR_DMEIF1));
+}
+
+/**
+  * @brief Get Stream 2 direct mode error flag.
+  * @rmtoll LISR  DMEIF2    LL_DMA_IsActiveFlag_DME2
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME2(DMA_TypeDef *DMAx)
+{
+  return (READ_BIT(DMAx->LISR ,DMA_LISR_DMEIF2)==(DMA_LISR_DMEIF2));
+}
+
+/**
+  * @brief Get Stream 3 direct mode error flag.
+  * @rmtoll LISR  DMEIF3    LL_DMA_IsActiveFlag_DME3
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME3(DMA_TypeDef *DMAx)
+{
+  return (READ_BIT(DMAx->LISR ,DMA_LISR_DMEIF3)==(DMA_LISR_DMEIF3));
+}
+
+/**
+  * @brief Get Stream 4 direct mode error flag.
+  * @rmtoll HISR  DMEIF4    LL_DMA_IsActiveFlag_DME4
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME4(DMA_TypeDef *DMAx)
+{
+  return (READ_BIT(DMAx->HISR ,DMA_HISR_DMEIF4)==(DMA_HISR_DMEIF4));
+}
+
+/**
+  * @brief Get Stream 5 direct mode error flag.
+  * @rmtoll HISR  DMEIF0    LL_DMA_IsActiveFlag_DME5
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME5(DMA_TypeDef *DMAx)
+{
+  return (READ_BIT(DMAx->HISR ,DMA_HISR_DMEIF5)==(DMA_HISR_DMEIF5));
+}
+
+/**
+  * @brief Get Stream 6 direct mode error flag.
+  * @rmtoll HISR  DMEIF6    LL_DMA_IsActiveFlag_DME6
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME6(DMA_TypeDef *DMAx)
+{
+  return (READ_BIT(DMAx->HISR ,DMA_HISR_DMEIF6)==(DMA_HISR_DMEIF6));
+}
+
+/**
+  * @brief Get Stream 7 direct mode error flag.
+  * @rmtoll HISR  DMEIF7    LL_DMA_IsActiveFlag_DME7
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME7(DMA_TypeDef *DMAx)
+{
+  return (READ_BIT(DMAx->HISR ,DMA_HISR_DMEIF7)==(DMA_HISR_DMEIF7));
+}
+
+/**
+  * @brief Get Stream 0 FIFO error flag.
+  * @rmtoll LISR  FEIF0    LL_DMA_IsActiveFlag_FE0
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE0(DMA_TypeDef *DMAx)
+{
+  return (READ_BIT(DMAx->LISR ,DMA_LISR_FEIF0)==(DMA_LISR_FEIF0));
+}
+
+/**
+  * @brief Get Stream 1 FIFO error flag.
+  * @rmtoll LISR  FEIF1    LL_DMA_IsActiveFlag_FE1
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE1(DMA_TypeDef *DMAx)
+{
+  return (READ_BIT(DMAx->LISR ,DMA_LISR_FEIF1)==(DMA_LISR_FEIF1));
+}
+
+/**
+  * @brief Get Stream 2 FIFO error flag.
+  * @rmtoll LISR  FEIF2    LL_DMA_IsActiveFlag_FE2
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE2(DMA_TypeDef *DMAx)
+{
+  return (READ_BIT(DMAx->LISR ,DMA_LISR_FEIF2)==(DMA_LISR_FEIF2));
+}
+
+/**
+  * @brief Get Stream 3 FIFO error flag.
+  * @rmtoll LISR  FEIF3    LL_DMA_IsActiveFlag_FE3
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE3(DMA_TypeDef *DMAx)
+{
+  return (READ_BIT(DMAx->LISR ,DMA_LISR_FEIF3)==(DMA_LISR_FEIF3));
+}
+
+/**
+  * @brief Get Stream 4 FIFO error flag.
+  * @rmtoll HISR  FEIF4    LL_DMA_IsActiveFlag_FE4
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE4(DMA_TypeDef *DMAx)
+{
+  return (READ_BIT(DMAx->HISR ,DMA_HISR_FEIF4)==(DMA_HISR_FEIF4));
+}
+
+/**
+  * @brief Get Stream 5 FIFO error flag.
+  * @rmtoll HISR  FEIF0    LL_DMA_IsActiveFlag_FE5
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE5(DMA_TypeDef *DMAx)
+{
+  return (READ_BIT(DMAx->HISR ,DMA_HISR_FEIF5)==(DMA_HISR_FEIF5));
+}
+
+/**
+  * @brief Get Stream 6 FIFO error flag.
+  * @rmtoll HISR  FEIF6    LL_DMA_IsActiveFlag_FE6
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE6(DMA_TypeDef *DMAx)
+{
+  return (READ_BIT(DMAx->HISR ,DMA_HISR_FEIF6)==(DMA_HISR_FEIF6));
+}
+
+/**
+  * @brief Get Stream 7 FIFO error flag.
+  * @rmtoll HISR  FEIF7    LL_DMA_IsActiveFlag_FE7
+  * @param  DMAx DMAx Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE7(DMA_TypeDef *DMAx)
+{
+  return (READ_BIT(DMAx->HISR ,DMA_HISR_FEIF7)==(DMA_HISR_FEIF7));
+}
+
+/**
+  * @brief Clear Stream 0 half transfer flag.
+  * @rmtoll LIFCR  CHTIF0    LL_DMA_ClearFlag_HT0
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_HT0(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CHTIF0);
+}
+
+/**
+  * @brief Clear Stream 1 half transfer flag.
+  * @rmtoll LIFCR  CHTIF1    LL_DMA_ClearFlag_HT1
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_HT1(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CHTIF1);
+}
+
+/**
+  * @brief Clear Stream 2 half transfer flag.
+  * @rmtoll LIFCR  CHTIF2    LL_DMA_ClearFlag_HT2
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_HT2(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CHTIF2);
+}
+
+/**
+  * @brief Clear Stream 3 half transfer flag.
+  * @rmtoll LIFCR  CHTIF3    LL_DMA_ClearFlag_HT3
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_HT3(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CHTIF3);
+}
+
+/**
+  * @brief Clear Stream 4 half transfer flag.
+  * @rmtoll HIFCR  CHTIF4    LL_DMA_ClearFlag_HT4
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_HT4(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CHTIF4);
+}
+
+/**
+  * @brief Clear Stream 5 half transfer flag.
+  * @rmtoll HIFCR  CHTIF5    LL_DMA_ClearFlag_HT5
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_HT5(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CHTIF5);
+}
+
+/**
+  * @brief Clear Stream 6 half transfer flag.
+  * @rmtoll HIFCR  CHTIF6    LL_DMA_ClearFlag_HT6
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_HT6(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CHTIF6);
+}
+
+/**
+  * @brief Clear Stream 7 half transfer flag.
+  * @rmtoll HIFCR  CHTIF7    LL_DMA_ClearFlag_HT7
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_HT7(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CHTIF7);
+}
+
+/**
+  * @brief Clear Stream 0 transfer complete flag.
+  * @rmtoll LIFCR  CTCIF0    LL_DMA_ClearFlag_TC0
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_TC0(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CTCIF0);
+}
+
+/**
+  * @brief Clear Stream 1 transfer complete flag.
+  * @rmtoll LIFCR  CTCIF1    LL_DMA_ClearFlag_TC1
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_TC1(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CTCIF1);
+}
+
+/**
+  * @brief Clear Stream 2 transfer complete flag.
+  * @rmtoll LIFCR  CTCIF2    LL_DMA_ClearFlag_TC2
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_TC2(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CTCIF2);
+}
+
+/**
+  * @brief Clear Stream 3 transfer complete flag.
+  * @rmtoll LIFCR  CTCIF3    LL_DMA_ClearFlag_TC3
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_TC3(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CTCIF3);
+}
+
+/**
+  * @brief Clear Stream 4 transfer complete flag.
+  * @rmtoll HIFCR  CTCIF4    LL_DMA_ClearFlag_TC4
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_TC4(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTCIF4);
+}
+
+/**
+  * @brief Clear Stream 5 transfer complete flag.
+  * @rmtoll HIFCR  CTCIF5    LL_DMA_ClearFlag_TC5
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_TC5(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTCIF5);
+}
+
+/**
+  * @brief Clear Stream 6 transfer complete flag.
+  * @rmtoll HIFCR  CTCIF6    LL_DMA_ClearFlag_TC6
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_TC6(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTCIF6);
+}
+
+/**
+  * @brief Clear Stream 7 transfer complete flag.
+  * @rmtoll HIFCR  CTCIF7    LL_DMA_ClearFlag_TC7
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_TC7(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTCIF7);
+}
+
+/**
+  * @brief Clear Stream 0 transfer error flag.
+  * @rmtoll LIFCR  CTEIF0    LL_DMA_ClearFlag_TE0
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_TE0(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CTEIF0);
+}
+
+/**
+  * @brief Clear Stream 1 transfer error flag.
+  * @rmtoll LIFCR  CTEIF1    LL_DMA_ClearFlag_TE1
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_TE1(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CTEIF1);
+}
+
+/**
+  * @brief Clear Stream 2 transfer error flag.
+  * @rmtoll LIFCR  CTEIF2    LL_DMA_ClearFlag_TE2
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_TE2(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CTEIF2);
+}
+
+/**
+  * @brief Clear Stream 3 transfer error flag.
+  * @rmtoll LIFCR  CTEIF3    LL_DMA_ClearFlag_TE3
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_TE3(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CTEIF3);
+}
+
+/**
+  * @brief Clear Stream 4 transfer error flag.
+  * @rmtoll HIFCR  CTEIF4    LL_DMA_ClearFlag_TE4
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_TE4(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTEIF4);
+}
+
+/**
+  * @brief Clear Stream 5 transfer error flag.
+  * @rmtoll HIFCR  CTEIF5    LL_DMA_ClearFlag_TE5
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_TE5(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTEIF5);
+}
+
+/**
+  * @brief Clear Stream 6 transfer error flag.
+  * @rmtoll HIFCR  CTEIF6    LL_DMA_ClearFlag_TE6
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_TE6(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTEIF6);
+}
+
+/**
+  * @brief Clear Stream 7 transfer error flag.
+  * @rmtoll HIFCR  CTEIF7    LL_DMA_ClearFlag_TE7
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_TE7(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTEIF7);
+}
+
+/**
+  * @brief Clear Stream 0 direct mode error flag.
+  * @rmtoll LIFCR  CDMEIF0    LL_DMA_ClearFlag_DME0
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_DME0(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CDMEIF0);
+}
+
+/**
+  * @brief Clear Stream 1 direct mode error flag.
+  * @rmtoll LIFCR  CDMEIF1    LL_DMA_ClearFlag_DME1
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_DME1(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CDMEIF1);
+}
+
+/**
+  * @brief Clear Stream 2 direct mode error flag.
+  * @rmtoll LIFCR  CDMEIF2    LL_DMA_ClearFlag_DME2
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_DME2(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CDMEIF2);
+}
+
+/**
+  * @brief Clear Stream 3 direct mode error flag.
+  * @rmtoll LIFCR  CDMEIF3    LL_DMA_ClearFlag_DME3
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_DME3(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CDMEIF3);
+}
+
+/**
+  * @brief Clear Stream 4 direct mode error flag.
+  * @rmtoll HIFCR  CDMEIF4    LL_DMA_ClearFlag_DME4
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_DME4(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CDMEIF4);
+}
+
+/**
+  * @brief Clear Stream 5 direct mode error flag.
+  * @rmtoll HIFCR  CDMEIF5    LL_DMA_ClearFlag_DME5
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_DME5(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CDMEIF5);
+}
+
+/**
+  * @brief Clear Stream 6 direct mode error flag.
+  * @rmtoll HIFCR  CDMEIF6    LL_DMA_ClearFlag_DME6
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_DME6(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CDMEIF6);
+}
+
+/**
+  * @brief Clear Stream 7 direct mode error flag.
+  * @rmtoll HIFCR  CDMEIF7    LL_DMA_ClearFlag_DME7
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_DME7(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CDMEIF7);
+}
+
+/**
+  * @brief Clear Stream 0 FIFO error flag.
+  * @rmtoll LIFCR  CFEIF0    LL_DMA_ClearFlag_FE0
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_FE0(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CFEIF0);
+}
+
+/**
+  * @brief Clear Stream 1 FIFO error flag.
+  * @rmtoll LIFCR  CFEIF1    LL_DMA_ClearFlag_FE1
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_FE1(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CFEIF1);
+}
+
+/**
+  * @brief Clear Stream 2 FIFO error flag.
+  * @rmtoll LIFCR  CFEIF2    LL_DMA_ClearFlag_FE2
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_FE2(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CFEIF2);
+}
+
+/**
+  * @brief Clear Stream 3 FIFO error flag.
+  * @rmtoll LIFCR  CFEIF3    LL_DMA_ClearFlag_FE3
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_FE3(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->LIFCR , DMA_LIFCR_CFEIF3);
+}
+
+/**
+  * @brief Clear Stream 4 FIFO error flag.
+  * @rmtoll HIFCR  CFEIF4    LL_DMA_ClearFlag_FE4
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_FE4(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CFEIF4);
+}
+
+/**
+  * @brief Clear Stream 5 FIFO error flag.
+  * @rmtoll HIFCR  CFEIF5    LL_DMA_ClearFlag_FE5
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_FE5(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CFEIF5);
+}
+
+/**
+  * @brief Clear Stream 6 FIFO error flag.
+  * @rmtoll HIFCR  CFEIF6    LL_DMA_ClearFlag_FE6
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_FE6(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CFEIF6);
+}
+
+/**
+  * @brief Clear Stream 7 FIFO error flag.
+  * @rmtoll HIFCR  CFEIF7    LL_DMA_ClearFlag_FE7
+  * @param  DMAx DMAx Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_ClearFlag_FE7(DMA_TypeDef *DMAx)
+{
+  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CFEIF7);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup DMA_LL_EF_IT_Management IT_Management
+  * @{
+  */
+
+/**
+  * @brief Enable Half transfer interrupt.
+  * @rmtoll CR        HTIE         LL_DMA_EnableIT_HT
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_EnableIT_HT(DMA_TypeDef *DMAx, uint32_t Stream)
+{
+  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_HTIE);
+}
+
+/**
+  * @brief Enable Transfer error interrupt.
+  * @rmtoll CR        TEIE         LL_DMA_EnableIT_TE
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Stream)
+{
+  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_TEIE);
+}
+
+/**
+  * @brief Enable Transfer complete interrupt.
+  * @rmtoll CR        TCIE         LL_DMA_EnableIT_TC
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Stream)
+{
+  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_TCIE);
+}
+
+/**
+  * @brief Enable Direct mode error interrupt.
+  * @rmtoll CR        DMEIE         LL_DMA_EnableIT_DME
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_EnableIT_DME(DMA_TypeDef *DMAx, uint32_t Stream)
+{
+  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_DMEIE);
+}
+
+/**
+  * @brief Enable FIFO error interrupt.
+  * @rmtoll FCR        FEIE         LL_DMA_EnableIT_FE
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_EnableIT_FE(DMA_TypeDef *DMAx, uint32_t Stream)
+{
+  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->FCR, DMA_SxFCR_FEIE);
+}
+
+/**
+  * @brief Disable Half transfer interrupt.
+  * @rmtoll CR        HTIE         LL_DMA_DisableIT_HT
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_DisableIT_HT(DMA_TypeDef *DMAx, uint32_t Stream)
+{
+  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_HTIE);
+}
+
+/**
+  * @brief Disable Transfer error interrupt.
+  * @rmtoll CR        TEIE         LL_DMA_DisableIT_TE
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_DisableIT_TE(DMA_TypeDef *DMAx, uint32_t Stream)
+{
+  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_TEIE);
+}
+
+/**
+  * @brief Disable Transfer complete interrupt.
+  * @rmtoll CR        TCIE         LL_DMA_DisableIT_TC
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_DisableIT_TC(DMA_TypeDef *DMAx, uint32_t Stream)
+{
+  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_TCIE);
+}
+
+/**
+  * @brief Disable Direct mode error interrupt.
+  * @rmtoll CR        DMEIE         LL_DMA_DisableIT_DME
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_DisableIT_DME(DMA_TypeDef *DMAx, uint32_t Stream)
+{
+  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_DMEIE);
+}
+
+/**
+  * @brief Disable FIFO error interrupt.
+  * @rmtoll FCR        FEIE         LL_DMA_DisableIT_FE
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval None
+  */
+__STATIC_INLINE void LL_DMA_DisableIT_FE(DMA_TypeDef *DMAx, uint32_t Stream)
+{
+  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->FCR, DMA_SxFCR_FEIE);
+}
+
+/**
+  * @brief Check if Half transfer interrupt is enabled.
+  * @rmtoll CR        HTIE         LL_DMA_IsEnabledIT_HT
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_HT(DMA_TypeDef *DMAx, uint32_t Stream)
+{
+  return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_HTIE) == DMA_SxCR_HTIE);
+}
+
+/**
+  * @brief Check if Transfer error nterrup is enabled.
+  * @rmtoll CR        TEIE         LL_DMA_IsEnabledIT_TE
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TE(DMA_TypeDef *DMAx, uint32_t Stream)
+{
+  return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_TEIE) == DMA_SxCR_TEIE);
+}
+
+/**
+  * @brief Check if Transfer complete interrupt is enabled.
+  * @rmtoll CR        TCIE         LL_DMA_IsEnabledIT_TC
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TC(DMA_TypeDef *DMAx, uint32_t Stream)
+{
+  return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_TCIE) == DMA_SxCR_TCIE);
+}
+
+/**
+  * @brief Check if Direct mode error interrupt is enabled.
+  * @rmtoll CR        DMEIE         LL_DMA_IsEnabledIT_DME
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_DME(DMA_TypeDef *DMAx, uint32_t Stream)
+{
+  return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_DMEIE) == DMA_SxCR_DMEIE);
+}
+
+/**
+  * @brief Check if FIFO error interrupt is enabled.
+  * @rmtoll FCR        FEIE         LL_DMA_IsEnabledIT_FE
+  * @param  DMAx DMAx Instance
+  * @param  Stream This parameter can be one of the following values:
+  *         @arg @ref LL_DMA_STREAM_0
+  *         @arg @ref LL_DMA_STREAM_1
+  *         @arg @ref LL_DMA_STREAM_2
+  *         @arg @ref LL_DMA_STREAM_3
+  *         @arg @ref LL_DMA_STREAM_4
+  *         @arg @ref LL_DMA_STREAM_5
+  *         @arg @ref LL_DMA_STREAM_6
+  *         @arg @ref LL_DMA_STREAM_7
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_FE(DMA_TypeDef *DMAx, uint32_t Stream)
+{
+  return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->FCR, DMA_SxFCR_FEIE) == DMA_SxFCR_FEIE);
+}
+
+/**
+  * @}
+  */
+
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup DMA_LL_EF_Init Initialization and de-initialization functions
+  * @{
+  */
+
+uint32_t LL_DMA_Init(DMA_TypeDef *DMAx, uint32_t Stream, LL_DMA_InitTypeDef *DMA_InitStruct);
+uint32_t LL_DMA_DeInit(DMA_TypeDef *DMAx, uint32_t Stream);
+void LL_DMA_StructInit(LL_DMA_InitTypeDef *DMA_InitStruct);
+
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* DMA1 || DMA2 */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __STM32F4xx_LL_DMA_H */
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h
new file mode 100644
index 0000000..65ab691
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_exti.h
@@ -0,0 +1,954 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_ll_exti.h
+  * @author  MCD Application Team
+  * @brief   Header file of EXTI LL module.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2016 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.Clause
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32F4xx_LL_EXTI_H
+#define __STM32F4xx_LL_EXTI_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx.h"
+
+/** @addtogroup STM32F4xx_LL_Driver
+  * @{
+  */
+
+#if defined (EXTI)
+
+/** @defgroup EXTI_LL EXTI
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/* Private Macros ------------------------------------------------------------*/
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup EXTI_LL_Private_Macros EXTI Private Macros
+  * @{
+  */
+/**
+  * @}
+  */
+#endif /*USE_FULL_LL_DRIVER*/
+/* Exported types ------------------------------------------------------------*/
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup EXTI_LL_ES_INIT EXTI Exported Init structure
+  * @{
+  */
+typedef struct
+{
+
+  uint32_t Line_0_31;           /*!< Specifies the EXTI lines to be enabled or disabled for Lines in range 0 to 31
+                                     This parameter can be any combination of @ref EXTI_LL_EC_LINE */
+
+  FunctionalState LineCommand;  /*!< Specifies the new state of the selected EXTI lines.
+                                     This parameter can be set either to ENABLE or DISABLE */
+
+  uint8_t Mode;                 /*!< Specifies the mode for the EXTI lines.
+                                     This parameter can be a value of @ref EXTI_LL_EC_MODE. */
+
+  uint8_t Trigger;              /*!< Specifies the trigger signal active edge for the EXTI lines.
+                                     This parameter can be a value of @ref EXTI_LL_EC_TRIGGER. */
+} LL_EXTI_InitTypeDef;
+
+/**
+  * @}
+  */
+#endif /*USE_FULL_LL_DRIVER*/
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup EXTI_LL_Exported_Constants EXTI Exported Constants
+  * @{
+  */
+
+/** @defgroup EXTI_LL_EC_LINE LINE
+  * @{
+  */
+#define LL_EXTI_LINE_0                 EXTI_IMR_IM0           /*!< Extended line 0 */
+#define LL_EXTI_LINE_1                 EXTI_IMR_IM1           /*!< Extended line 1 */
+#define LL_EXTI_LINE_2                 EXTI_IMR_IM2           /*!< Extended line 2 */
+#define LL_EXTI_LINE_3                 EXTI_IMR_IM3           /*!< Extended line 3 */
+#define LL_EXTI_LINE_4                 EXTI_IMR_IM4           /*!< Extended line 4 */
+#define LL_EXTI_LINE_5                 EXTI_IMR_IM5           /*!< Extended line 5 */
+#define LL_EXTI_LINE_6                 EXTI_IMR_IM6           /*!< Extended line 6 */
+#define LL_EXTI_LINE_7                 EXTI_IMR_IM7           /*!< Extended line 7 */
+#define LL_EXTI_LINE_8                 EXTI_IMR_IM8           /*!< Extended line 8 */
+#define LL_EXTI_LINE_9                 EXTI_IMR_IM9           /*!< Extended line 9 */
+#define LL_EXTI_LINE_10                EXTI_IMR_IM10          /*!< Extended line 10 */
+#define LL_EXTI_LINE_11                EXTI_IMR_IM11          /*!< Extended line 11 */
+#define LL_EXTI_LINE_12                EXTI_IMR_IM12          /*!< Extended line 12 */
+#define LL_EXTI_LINE_13                EXTI_IMR_IM13          /*!< Extended line 13 */
+#define LL_EXTI_LINE_14                EXTI_IMR_IM14          /*!< Extended line 14 */
+#define LL_EXTI_LINE_15                EXTI_IMR_IM15          /*!< Extended line 15 */
+#if defined(EXTI_IMR_IM16)
+#define LL_EXTI_LINE_16                EXTI_IMR_IM16          /*!< Extended line 16 */
+#endif
+#define LL_EXTI_LINE_17                EXTI_IMR_IM17          /*!< Extended line 17 */
+#if defined(EXTI_IMR_IM18)
+#define LL_EXTI_LINE_18                EXTI_IMR_IM18          /*!< Extended line 18 */
+#endif
+#define LL_EXTI_LINE_19                EXTI_IMR_IM19          /*!< Extended line 19 */
+#if defined(EXTI_IMR_IM20)
+#define LL_EXTI_LINE_20                EXTI_IMR_IM20          /*!< Extended line 20 */
+#endif
+#if defined(EXTI_IMR_IM21)
+#define LL_EXTI_LINE_21                EXTI_IMR_IM21          /*!< Extended line 21 */
+#endif
+#if defined(EXTI_IMR_IM22)
+#define LL_EXTI_LINE_22                EXTI_IMR_IM22          /*!< Extended line 22 */
+#endif
+#if defined(EXTI_IMR_IM23)
+#define LL_EXTI_LINE_23                EXTI_IMR_IM23          /*!< Extended line 23 */
+#endif
+#if defined(EXTI_IMR_IM24)
+#define LL_EXTI_LINE_24                EXTI_IMR_IM24          /*!< Extended line 24 */
+#endif
+#if defined(EXTI_IMR_IM25)
+#define LL_EXTI_LINE_25                EXTI_IMR_IM25          /*!< Extended line 25 */
+#endif
+#if defined(EXTI_IMR_IM26)
+#define LL_EXTI_LINE_26                EXTI_IMR_IM26          /*!< Extended line 26 */
+#endif
+#if defined(EXTI_IMR_IM27)
+#define LL_EXTI_LINE_27                EXTI_IMR_IM27          /*!< Extended line 27 */
+#endif
+#if defined(EXTI_IMR_IM28)
+#define LL_EXTI_LINE_28                EXTI_IMR_IM28          /*!< Extended line 28 */
+#endif
+#if defined(EXTI_IMR_IM29)
+#define LL_EXTI_LINE_29                EXTI_IMR_IM29          /*!< Extended line 29 */
+#endif
+#if defined(EXTI_IMR_IM30)
+#define LL_EXTI_LINE_30                EXTI_IMR_IM30          /*!< Extended line 30 */
+#endif
+#if defined(EXTI_IMR_IM31)
+#define LL_EXTI_LINE_31                EXTI_IMR_IM31          /*!< Extended line 31 */
+#endif
+#define LL_EXTI_LINE_ALL_0_31          EXTI_IMR_IM            /*!< All Extended line not reserved*/
+
+
+#define LL_EXTI_LINE_ALL               ((uint32_t)0xFFFFFFFFU)  /*!< All Extended line */
+
+#if defined(USE_FULL_LL_DRIVER)
+#define LL_EXTI_LINE_NONE              ((uint32_t)0x00000000U)  /*!< None Extended line */
+#endif /*USE_FULL_LL_DRIVER*/
+
+/**
+  * @}
+  */
+#if defined(USE_FULL_LL_DRIVER)
+
+/** @defgroup EXTI_LL_EC_MODE Mode
+  * @{
+  */
+#define LL_EXTI_MODE_IT                 ((uint8_t)0x00U) /*!< Interrupt Mode */
+#define LL_EXTI_MODE_EVENT              ((uint8_t)0x01U) /*!< Event Mode */
+#define LL_EXTI_MODE_IT_EVENT           ((uint8_t)0x02U) /*!< Interrupt & Event Mode */
+/**
+  * @}
+  */
+
+/** @defgroup EXTI_LL_EC_TRIGGER Edge Trigger
+  * @{
+  */
+#define LL_EXTI_TRIGGER_NONE            ((uint8_t)0x00U) /*!< No Trigger Mode */
+#define LL_EXTI_TRIGGER_RISING          ((uint8_t)0x01U) /*!< Trigger Rising Mode */
+#define LL_EXTI_TRIGGER_FALLING         ((uint8_t)0x02U) /*!< Trigger Falling Mode */
+#define LL_EXTI_TRIGGER_RISING_FALLING  ((uint8_t)0x03U) /*!< Trigger Rising & Falling Mode */
+
+/**
+  * @}
+  */
+
+
+#endif /*USE_FULL_LL_DRIVER*/
+
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup EXTI_LL_Exported_Macros EXTI Exported Macros
+  * @{
+  */
+
+/** @defgroup EXTI_LL_EM_WRITE_READ Common Write and read registers Macros
+  * @{
+  */
+
+/**
+  * @brief  Write a value in EXTI register
+  * @param  __REG__ Register to be written
+  * @param  __VALUE__ Value to be written in the register
+  * @retval None
+  */
+#define LL_EXTI_WriteReg(__REG__, __VALUE__) WRITE_REG(EXTI->__REG__, (__VALUE__))
+
+/**
+  * @brief  Read a value in EXTI register
+  * @param  __REG__ Register to be read
+  * @retval Register value
+  */
+#define LL_EXTI_ReadReg(__REG__) READ_REG(EXTI->__REG__)
+/**
+  * @}
+  */
+
+
+/**
+  * @}
+  */
+
+
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup EXTI_LL_Exported_Functions EXTI Exported Functions
+ * @{
+ */
+/** @defgroup EXTI_LL_EF_IT_Management IT_Management
+  * @{
+  */
+
+/**
+  * @brief  Enable ExtiLine Interrupt request for Lines in range 0 to 31
+  * @note The reset value for the direct or internal lines (see RM)
+  *       is set to 1 in order to enable the interrupt by default.
+  *       Bits are set automatically at Power on.
+  * @rmtoll IMR         IMx           LL_EXTI_EnableIT_0_31
+  * @param  ExtiLine This parameter can be one of the following values:
+  *         @arg @ref LL_EXTI_LINE_0
+  *         @arg @ref LL_EXTI_LINE_1
+  *         @arg @ref LL_EXTI_LINE_2
+  *         @arg @ref LL_EXTI_LINE_3
+  *         @arg @ref LL_EXTI_LINE_4
+  *         @arg @ref LL_EXTI_LINE_5
+  *         @arg @ref LL_EXTI_LINE_6
+  *         @arg @ref LL_EXTI_LINE_7
+  *         @arg @ref LL_EXTI_LINE_8
+  *         @arg @ref LL_EXTI_LINE_9
+  *         @arg @ref LL_EXTI_LINE_10
+  *         @arg @ref LL_EXTI_LINE_11
+  *         @arg @ref LL_EXTI_LINE_12
+  *         @arg @ref LL_EXTI_LINE_13
+  *         @arg @ref LL_EXTI_LINE_14
+  *         @arg @ref LL_EXTI_LINE_15
+  *         @arg @ref LL_EXTI_LINE_16
+  *         @arg @ref LL_EXTI_LINE_17
+  *         @arg @ref LL_EXTI_LINE_18
+  *         @arg @ref LL_EXTI_LINE_19(*)
+  *         @arg @ref LL_EXTI_LINE_20(*)
+  *         @arg @ref LL_EXTI_LINE_21
+  *         @arg @ref LL_EXTI_LINE_22
+  *         @arg @ref LL_EXTI_LINE_23(*)
+  *         @arg @ref LL_EXTI_LINE_ALL_0_31
+  * @note   (*): Available in some devices
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval None
+  */
+__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
+{
+  SET_BIT(EXTI->IMR, ExtiLine);
+}
+
+/**
+  * @brief  Disable ExtiLine Interrupt request for Lines in range 0 to 31
+  * @note The reset value for the direct or internal lines (see RM)
+  *       is set to 1 in order to enable the interrupt by default.
+  *       Bits are set automatically at Power on.
+  * @rmtoll IMR         IMx           LL_EXTI_DisableIT_0_31
+  * @param  ExtiLine This parameter can be one of the following values:
+  *         @arg @ref LL_EXTI_LINE_0
+  *         @arg @ref LL_EXTI_LINE_1
+  *         @arg @ref LL_EXTI_LINE_2
+  *         @arg @ref LL_EXTI_LINE_3
+  *         @arg @ref LL_EXTI_LINE_4
+  *         @arg @ref LL_EXTI_LINE_5
+  *         @arg @ref LL_EXTI_LINE_6
+  *         @arg @ref LL_EXTI_LINE_7
+  *         @arg @ref LL_EXTI_LINE_8
+  *         @arg @ref LL_EXTI_LINE_9
+  *         @arg @ref LL_EXTI_LINE_10
+  *         @arg @ref LL_EXTI_LINE_11
+  *         @arg @ref LL_EXTI_LINE_12
+  *         @arg @ref LL_EXTI_LINE_13
+  *         @arg @ref LL_EXTI_LINE_14
+  *         @arg @ref LL_EXTI_LINE_15
+  *         @arg @ref LL_EXTI_LINE_16
+  *         @arg @ref LL_EXTI_LINE_17
+  *         @arg @ref LL_EXTI_LINE_18
+  *         @arg @ref LL_EXTI_LINE_19(*)
+  *         @arg @ref LL_EXTI_LINE_20(*)
+  *         @arg @ref LL_EXTI_LINE_21
+  *         @arg @ref LL_EXTI_LINE_22
+  *         @arg @ref LL_EXTI_LINE_23(*)
+  *         @arg @ref LL_EXTI_LINE_ALL_0_31
+  * @note   (*): Available in some devices
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval None
+  */
+__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
+{
+  CLEAR_BIT(EXTI->IMR, ExtiLine);
+}
+
+
+/**
+  * @brief  Indicate if ExtiLine Interrupt request is enabled for Lines in range 0 to 31
+  * @note The reset value for the direct or internal lines (see RM)
+  *       is set to 1 in order to enable the interrupt by default.
+  *       Bits are set automatically at Power on.
+  * @rmtoll IMR         IMx           LL_EXTI_IsEnabledIT_0_31
+  * @param  ExtiLine This parameter can be one of the following values:
+  *         @arg @ref LL_EXTI_LINE_0
+  *         @arg @ref LL_EXTI_LINE_1
+  *         @arg @ref LL_EXTI_LINE_2
+  *         @arg @ref LL_EXTI_LINE_3
+  *         @arg @ref LL_EXTI_LINE_4
+  *         @arg @ref LL_EXTI_LINE_5
+  *         @arg @ref LL_EXTI_LINE_6
+  *         @arg @ref LL_EXTI_LINE_7
+  *         @arg @ref LL_EXTI_LINE_8
+  *         @arg @ref LL_EXTI_LINE_9
+  *         @arg @ref LL_EXTI_LINE_10
+  *         @arg @ref LL_EXTI_LINE_11
+  *         @arg @ref LL_EXTI_LINE_12
+  *         @arg @ref LL_EXTI_LINE_13
+  *         @arg @ref LL_EXTI_LINE_14
+  *         @arg @ref LL_EXTI_LINE_15
+  *         @arg @ref LL_EXTI_LINE_16
+  *         @arg @ref LL_EXTI_LINE_17
+  *         @arg @ref LL_EXTI_LINE_18
+  *         @arg @ref LL_EXTI_LINE_19(*)
+  *         @arg @ref LL_EXTI_LINE_20(*)
+  *         @arg @ref LL_EXTI_LINE_21
+  *         @arg @ref LL_EXTI_LINE_22
+  *         @arg @ref LL_EXTI_LINE_23(*)
+  *         @arg @ref LL_EXTI_LINE_ALL_0_31
+  * @note   (*): Available in some devices
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_EXTI_IsEnabledIT_0_31(uint32_t ExtiLine)
+{
+  return (READ_BIT(EXTI->IMR, ExtiLine) == (ExtiLine));
+}
+
+
+/**
+  * @}
+  */
+
+/** @defgroup EXTI_LL_EF_Event_Management Event_Management
+  * @{
+  */
+
+/**
+  * @brief  Enable ExtiLine Event request for Lines in range 0 to 31
+  * @rmtoll EMR         EMx           LL_EXTI_EnableEvent_0_31
+  * @param  ExtiLine This parameter can be one of the following values:
+  *         @arg @ref LL_EXTI_LINE_0
+  *         @arg @ref LL_EXTI_LINE_1
+  *         @arg @ref LL_EXTI_LINE_2
+  *         @arg @ref LL_EXTI_LINE_3
+  *         @arg @ref LL_EXTI_LINE_4
+  *         @arg @ref LL_EXTI_LINE_5
+  *         @arg @ref LL_EXTI_LINE_6
+  *         @arg @ref LL_EXTI_LINE_7
+  *         @arg @ref LL_EXTI_LINE_8
+  *         @arg @ref LL_EXTI_LINE_9
+  *         @arg @ref LL_EXTI_LINE_10
+  *         @arg @ref LL_EXTI_LINE_11
+  *         @arg @ref LL_EXTI_LINE_12
+  *         @arg @ref LL_EXTI_LINE_13
+  *         @arg @ref LL_EXTI_LINE_14
+  *         @arg @ref LL_EXTI_LINE_15
+  *         @arg @ref LL_EXTI_LINE_16
+  *         @arg @ref LL_EXTI_LINE_17
+  *         @arg @ref LL_EXTI_LINE_18
+  *         @arg @ref LL_EXTI_LINE_19(*)
+  *         @arg @ref LL_EXTI_LINE_20(*)
+  *         @arg @ref LL_EXTI_LINE_21
+  *         @arg @ref LL_EXTI_LINE_22
+  *         @arg @ref LL_EXTI_LINE_23(*)
+  *         @arg @ref LL_EXTI_LINE_ALL_0_31
+  * @note   (*): Available in some devices
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval None
+  */
+__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
+{
+  SET_BIT(EXTI->EMR, ExtiLine);
+
+}
+
+
+/**
+  * @brief  Disable ExtiLine Event request for Lines in range 0 to 31
+  * @rmtoll EMR         EMx           LL_EXTI_DisableEvent_0_31
+  * @param  ExtiLine This parameter can be one of the following values:
+  *         @arg @ref LL_EXTI_LINE_0
+  *         @arg @ref LL_EXTI_LINE_1
+  *         @arg @ref LL_EXTI_LINE_2
+  *         @arg @ref LL_EXTI_LINE_3
+  *         @arg @ref LL_EXTI_LINE_4
+  *         @arg @ref LL_EXTI_LINE_5
+  *         @arg @ref LL_EXTI_LINE_6
+  *         @arg @ref LL_EXTI_LINE_7
+  *         @arg @ref LL_EXTI_LINE_8
+  *         @arg @ref LL_EXTI_LINE_9
+  *         @arg @ref LL_EXTI_LINE_10
+  *         @arg @ref LL_EXTI_LINE_11
+  *         @arg @ref LL_EXTI_LINE_12
+  *         @arg @ref LL_EXTI_LINE_13
+  *         @arg @ref LL_EXTI_LINE_14
+  *         @arg @ref LL_EXTI_LINE_15
+  *         @arg @ref LL_EXTI_LINE_16
+  *         @arg @ref LL_EXTI_LINE_17
+  *         @arg @ref LL_EXTI_LINE_18
+  *         @arg @ref LL_EXTI_LINE_19(*)
+  *         @arg @ref LL_EXTI_LINE_20(*)
+  *         @arg @ref LL_EXTI_LINE_21
+  *         @arg @ref LL_EXTI_LINE_22
+  *         @arg @ref LL_EXTI_LINE_23(*)
+  *         @arg @ref LL_EXTI_LINE_ALL_0_31
+  * @note   (*): Available in some devices
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval None
+  */
+__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
+{
+  CLEAR_BIT(EXTI->EMR, ExtiLine);
+}
+
+
+/**
+  * @brief  Indicate if ExtiLine Event request is enabled for Lines in range 0 to 31
+  * @rmtoll EMR         EMx           LL_EXTI_IsEnabledEvent_0_31
+  * @param  ExtiLine This parameter can be one of the following values:
+  *         @arg @ref LL_EXTI_LINE_0
+  *         @arg @ref LL_EXTI_LINE_1
+  *         @arg @ref LL_EXTI_LINE_2
+  *         @arg @ref LL_EXTI_LINE_3
+  *         @arg @ref LL_EXTI_LINE_4
+  *         @arg @ref LL_EXTI_LINE_5
+  *         @arg @ref LL_EXTI_LINE_6
+  *         @arg @ref LL_EXTI_LINE_7
+  *         @arg @ref LL_EXTI_LINE_8
+  *         @arg @ref LL_EXTI_LINE_9
+  *         @arg @ref LL_EXTI_LINE_10
+  *         @arg @ref LL_EXTI_LINE_11
+  *         @arg @ref LL_EXTI_LINE_12
+  *         @arg @ref LL_EXTI_LINE_13
+  *         @arg @ref LL_EXTI_LINE_14
+  *         @arg @ref LL_EXTI_LINE_15
+  *         @arg @ref LL_EXTI_LINE_16
+  *         @arg @ref LL_EXTI_LINE_17
+  *         @arg @ref LL_EXTI_LINE_18
+  *         @arg @ref LL_EXTI_LINE_19(*)
+  *         @arg @ref LL_EXTI_LINE_20(*)
+  *         @arg @ref LL_EXTI_LINE_21
+  *         @arg @ref LL_EXTI_LINE_22
+  *         @arg @ref LL_EXTI_LINE_23(*)
+  *         @arg @ref LL_EXTI_LINE_ALL_0_31
+  * @note   (*): Available in some devices
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_EXTI_IsEnabledEvent_0_31(uint32_t ExtiLine)
+{
+  return (READ_BIT(EXTI->EMR, ExtiLine) == (ExtiLine));
+
+}
+
+
+/**
+  * @}
+  */
+
+/** @defgroup EXTI_LL_EF_Rising_Trigger_Management Rising_Trigger_Management
+  * @{
+  */
+
+/**
+  * @brief  Enable ExtiLine Rising Edge Trigger for Lines in range 0 to 31
+  * @note The configurable wakeup lines are edge-triggered. No glitch must be
+  *       generated on these lines. If a rising edge on a configurable interrupt
+  *       line occurs during a write operation in the EXTI_RTSR register, the
+  *       pending bit is not set.
+  *       Rising and falling edge triggers can be set for
+  *       the same interrupt line. In this case, both generate a trigger
+  *       condition.
+  * @rmtoll RTSR        RTx           LL_EXTI_EnableRisingTrig_0_31
+  * @param  ExtiLine This parameter can be a combination of the following values:
+  *         @arg @ref LL_EXTI_LINE_0
+  *         @arg @ref LL_EXTI_LINE_1
+  *         @arg @ref LL_EXTI_LINE_2
+  *         @arg @ref LL_EXTI_LINE_3
+  *         @arg @ref LL_EXTI_LINE_4
+  *         @arg @ref LL_EXTI_LINE_5
+  *         @arg @ref LL_EXTI_LINE_6
+  *         @arg @ref LL_EXTI_LINE_7
+  *         @arg @ref LL_EXTI_LINE_8
+  *         @arg @ref LL_EXTI_LINE_9
+  *         @arg @ref LL_EXTI_LINE_10
+  *         @arg @ref LL_EXTI_LINE_11
+  *         @arg @ref LL_EXTI_LINE_12
+  *         @arg @ref LL_EXTI_LINE_13
+  *         @arg @ref LL_EXTI_LINE_14
+  *         @arg @ref LL_EXTI_LINE_15
+  *         @arg @ref LL_EXTI_LINE_16
+  *         @arg @ref LL_EXTI_LINE_18
+  *         @arg @ref LL_EXTI_LINE_19(*)
+  *         @arg @ref LL_EXTI_LINE_20(*)
+  *         @arg @ref LL_EXTI_LINE_21
+  *         @arg @ref LL_EXTI_LINE_22
+  * @note   (*): Available in some devices
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval None
+  */
+__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
+{
+  SET_BIT(EXTI->RTSR, ExtiLine);
+
+}
+
+
+/**
+  * @brief  Disable ExtiLine Rising Edge Trigger for Lines in range 0 to 31
+  * @note The configurable wakeup lines are edge-triggered. No glitch must be
+  *       generated on these lines. If a rising edge on a configurable interrupt
+  *       line occurs during a write operation in the EXTI_RTSR register, the
+  *       pending bit is not set.
+  *       Rising and falling edge triggers can be set for
+  *       the same interrupt line. In this case, both generate a trigger
+  *       condition.
+  * @rmtoll RTSR        RTx           LL_EXTI_DisableRisingTrig_0_31
+  * @param  ExtiLine This parameter can be a combination of the following values:
+  *         @arg @ref LL_EXTI_LINE_0
+  *         @arg @ref LL_EXTI_LINE_1
+  *         @arg @ref LL_EXTI_LINE_2
+  *         @arg @ref LL_EXTI_LINE_3
+  *         @arg @ref LL_EXTI_LINE_4
+  *         @arg @ref LL_EXTI_LINE_5
+  *         @arg @ref LL_EXTI_LINE_6
+  *         @arg @ref LL_EXTI_LINE_7
+  *         @arg @ref LL_EXTI_LINE_8
+  *         @arg @ref LL_EXTI_LINE_9
+  *         @arg @ref LL_EXTI_LINE_10
+  *         @arg @ref LL_EXTI_LINE_11
+  *         @arg @ref LL_EXTI_LINE_12
+  *         @arg @ref LL_EXTI_LINE_13
+  *         @arg @ref LL_EXTI_LINE_14
+  *         @arg @ref LL_EXTI_LINE_15
+  *         @arg @ref LL_EXTI_LINE_16
+  *         @arg @ref LL_EXTI_LINE_18
+  *         @arg @ref LL_EXTI_LINE_19(*)
+  *         @arg @ref LL_EXTI_LINE_20(*)
+  *         @arg @ref LL_EXTI_LINE_21
+  *         @arg @ref LL_EXTI_LINE_22
+  * @note   (*): Available in some devices
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval None
+  */
+__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
+{
+  CLEAR_BIT(EXTI->RTSR, ExtiLine);
+
+}
+
+
+/**
+  * @brief  Check if rising edge trigger is enabled for Lines in range 0 to 31
+  * @rmtoll RTSR        RTx           LL_EXTI_IsEnabledRisingTrig_0_31
+  * @param  ExtiLine This parameter can be a combination of the following values:
+  *         @arg @ref LL_EXTI_LINE_0
+  *         @arg @ref LL_EXTI_LINE_1
+  *         @arg @ref LL_EXTI_LINE_2
+  *         @arg @ref LL_EXTI_LINE_3
+  *         @arg @ref LL_EXTI_LINE_4
+  *         @arg @ref LL_EXTI_LINE_5
+  *         @arg @ref LL_EXTI_LINE_6
+  *         @arg @ref LL_EXTI_LINE_7
+  *         @arg @ref LL_EXTI_LINE_8
+  *         @arg @ref LL_EXTI_LINE_9
+  *         @arg @ref LL_EXTI_LINE_10
+  *         @arg @ref LL_EXTI_LINE_11
+  *         @arg @ref LL_EXTI_LINE_12
+  *         @arg @ref LL_EXTI_LINE_13
+  *         @arg @ref LL_EXTI_LINE_14
+  *         @arg @ref LL_EXTI_LINE_15
+  *         @arg @ref LL_EXTI_LINE_16
+  *         @arg @ref LL_EXTI_LINE_18
+  *         @arg @ref LL_EXTI_LINE_19(*)
+  *         @arg @ref LL_EXTI_LINE_20(*)
+  *         @arg @ref LL_EXTI_LINE_21
+  *         @arg @ref LL_EXTI_LINE_22
+  * @note   (*): Available in some devices
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_EXTI_IsEnabledRisingTrig_0_31(uint32_t ExtiLine)
+{
+  return (READ_BIT(EXTI->RTSR, ExtiLine) == (ExtiLine));
+}
+
+
+/**
+  * @}
+  */
+
+/** @defgroup EXTI_LL_EF_Falling_Trigger_Management Falling_Trigger_Management
+  * @{
+  */
+
+/**
+  * @brief  Enable ExtiLine Falling Edge Trigger for Lines in range 0 to 31
+  * @note The configurable wakeup lines are edge-triggered. No glitch must be
+  *       generated on these lines. If a falling edge on a configurable interrupt
+  *       line occurs during a write operation in the EXTI_FTSR register, the
+  *       pending bit is not set.
+  *       Rising and falling edge triggers can be set for
+  *       the same interrupt line. In this case, both generate a trigger
+  *       condition.
+  * @rmtoll FTSR        FTx           LL_EXTI_EnableFallingTrig_0_31
+  * @param  ExtiLine This parameter can be a combination of the following values:
+  *         @arg @ref LL_EXTI_LINE_0
+  *         @arg @ref LL_EXTI_LINE_1
+  *         @arg @ref LL_EXTI_LINE_2
+  *         @arg @ref LL_EXTI_LINE_3
+  *         @arg @ref LL_EXTI_LINE_4
+  *         @arg @ref LL_EXTI_LINE_5
+  *         @arg @ref LL_EXTI_LINE_6
+  *         @arg @ref LL_EXTI_LINE_7
+  *         @arg @ref LL_EXTI_LINE_8
+  *         @arg @ref LL_EXTI_LINE_9
+  *         @arg @ref LL_EXTI_LINE_10
+  *         @arg @ref LL_EXTI_LINE_11
+  *         @arg @ref LL_EXTI_LINE_12
+  *         @arg @ref LL_EXTI_LINE_13
+  *         @arg @ref LL_EXTI_LINE_14
+  *         @arg @ref LL_EXTI_LINE_15
+  *         @arg @ref LL_EXTI_LINE_16
+  *         @arg @ref LL_EXTI_LINE_18
+  *         @arg @ref LL_EXTI_LINE_19(*)
+  *         @arg @ref LL_EXTI_LINE_20(*)
+  *         @arg @ref LL_EXTI_LINE_21
+  *         @arg @ref LL_EXTI_LINE_22
+  * @note   (*): Available in some devices
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval None
+  */
+__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
+{
+  SET_BIT(EXTI->FTSR, ExtiLine);
+}
+
+
+/**
+  * @brief  Disable ExtiLine Falling Edge Trigger for Lines in range 0 to 31
+  * @note The configurable wakeup lines are edge-triggered. No glitch must be
+  *       generated on these lines. If a Falling edge on a configurable interrupt
+  *       line occurs during a write operation in the EXTI_FTSR register, the
+  *       pending bit is not set.
+  *       Rising and falling edge triggers can be set for the same interrupt line.
+  *       In this case, both generate a trigger condition.
+  * @rmtoll FTSR        FTx           LL_EXTI_DisableFallingTrig_0_31
+  * @param  ExtiLine This parameter can be a combination of the following values:
+  *         @arg @ref LL_EXTI_LINE_0
+  *         @arg @ref LL_EXTI_LINE_1
+  *         @arg @ref LL_EXTI_LINE_2
+  *         @arg @ref LL_EXTI_LINE_3
+  *         @arg @ref LL_EXTI_LINE_4
+  *         @arg @ref LL_EXTI_LINE_5
+  *         @arg @ref LL_EXTI_LINE_6
+  *         @arg @ref LL_EXTI_LINE_7
+  *         @arg @ref LL_EXTI_LINE_8
+  *         @arg @ref LL_EXTI_LINE_9
+  *         @arg @ref LL_EXTI_LINE_10
+  *         @arg @ref LL_EXTI_LINE_11
+  *         @arg @ref LL_EXTI_LINE_12
+  *         @arg @ref LL_EXTI_LINE_13
+  *         @arg @ref LL_EXTI_LINE_14
+  *         @arg @ref LL_EXTI_LINE_15
+  *         @arg @ref LL_EXTI_LINE_16
+  *         @arg @ref LL_EXTI_LINE_18
+  *         @arg @ref LL_EXTI_LINE_19(*)
+  *         @arg @ref LL_EXTI_LINE_20(*)
+  *         @arg @ref LL_EXTI_LINE_21
+  *         @arg @ref LL_EXTI_LINE_22
+  * @note   (*): Available in some devices
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval None
+  */
+__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
+{
+  CLEAR_BIT(EXTI->FTSR, ExtiLine);
+}
+
+
+/**
+  * @brief  Check if falling edge trigger is enabled for Lines in range 0 to 31
+  * @rmtoll FTSR        FTx           LL_EXTI_IsEnabledFallingTrig_0_31
+  * @param  ExtiLine This parameter can be a combination of the following values:
+  *         @arg @ref LL_EXTI_LINE_0
+  *         @arg @ref LL_EXTI_LINE_1
+  *         @arg @ref LL_EXTI_LINE_2
+  *         @arg @ref LL_EXTI_LINE_3
+  *         @arg @ref LL_EXTI_LINE_4
+  *         @arg @ref LL_EXTI_LINE_5
+  *         @arg @ref LL_EXTI_LINE_6
+  *         @arg @ref LL_EXTI_LINE_7
+  *         @arg @ref LL_EXTI_LINE_8
+  *         @arg @ref LL_EXTI_LINE_9
+  *         @arg @ref LL_EXTI_LINE_10
+  *         @arg @ref LL_EXTI_LINE_11
+  *         @arg @ref LL_EXTI_LINE_12
+  *         @arg @ref LL_EXTI_LINE_13
+  *         @arg @ref LL_EXTI_LINE_14
+  *         @arg @ref LL_EXTI_LINE_15
+  *         @arg @ref LL_EXTI_LINE_16
+  *         @arg @ref LL_EXTI_LINE_18
+  *         @arg @ref LL_EXTI_LINE_19(*)
+  *         @arg @ref LL_EXTI_LINE_20(*)
+  *         @arg @ref LL_EXTI_LINE_21
+  *         @arg @ref LL_EXTI_LINE_22
+  * @note   (*): Available in some devices
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_EXTI_IsEnabledFallingTrig_0_31(uint32_t ExtiLine)
+{
+  return (READ_BIT(EXTI->FTSR, ExtiLine) == (ExtiLine));
+}
+
+
+/**
+  * @}
+  */
+
+/** @defgroup EXTI_LL_EF_Software_Interrupt_Management Software_Interrupt_Management
+  * @{
+  */
+
+/**
+  * @brief  Generate a software Interrupt Event for Lines in range 0 to 31
+  * @note If the interrupt is enabled on this line in the EXTI_IMR, writing a 1 to
+  *       this bit when it is at '0' sets the corresponding pending bit in EXTI_PR
+  *       resulting in an interrupt request generation.
+  *       This bit is cleared by clearing the corresponding bit in the EXTI_PR
+  *       register (by writing a 1 into the bit)
+  * @rmtoll SWIER       SWIx          LL_EXTI_GenerateSWI_0_31
+  * @param  ExtiLine This parameter can be a combination of the following values:
+  *         @arg @ref LL_EXTI_LINE_0
+  *         @arg @ref LL_EXTI_LINE_1
+  *         @arg @ref LL_EXTI_LINE_2
+  *         @arg @ref LL_EXTI_LINE_3
+  *         @arg @ref LL_EXTI_LINE_4
+  *         @arg @ref LL_EXTI_LINE_5
+  *         @arg @ref LL_EXTI_LINE_6
+  *         @arg @ref LL_EXTI_LINE_7
+  *         @arg @ref LL_EXTI_LINE_8
+  *         @arg @ref LL_EXTI_LINE_9
+  *         @arg @ref LL_EXTI_LINE_10
+  *         @arg @ref LL_EXTI_LINE_11
+  *         @arg @ref LL_EXTI_LINE_12
+  *         @arg @ref LL_EXTI_LINE_13
+  *         @arg @ref LL_EXTI_LINE_14
+  *         @arg @ref LL_EXTI_LINE_15
+  *         @arg @ref LL_EXTI_LINE_16
+  *         @arg @ref LL_EXTI_LINE_18
+  *         @arg @ref LL_EXTI_LINE_19(*)
+  *         @arg @ref LL_EXTI_LINE_20(*)
+  *         @arg @ref LL_EXTI_LINE_21
+  *         @arg @ref LL_EXTI_LINE_22
+  * @note   (*): Available in some devices
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval None
+  */
+__STATIC_INLINE void LL_EXTI_GenerateSWI_0_31(uint32_t ExtiLine)
+{
+  SET_BIT(EXTI->SWIER, ExtiLine);
+}
+
+
+/**
+  * @}
+  */
+
+/** @defgroup EXTI_LL_EF_Flag_Management Flag_Management
+  * @{
+  */
+
+/**
+  * @brief  Check if the ExtLine Flag is set or not for Lines in range 0 to 31
+  * @note This bit is set when the selected edge event arrives on the interrupt
+  *       line. This bit is cleared by writing a 1 to the bit.
+  * @rmtoll PR          PIFx           LL_EXTI_IsActiveFlag_0_31
+  * @param  ExtiLine This parameter can be a combination of the following values:
+  *         @arg @ref LL_EXTI_LINE_0
+  *         @arg @ref LL_EXTI_LINE_1
+  *         @arg @ref LL_EXTI_LINE_2
+  *         @arg @ref LL_EXTI_LINE_3
+  *         @arg @ref LL_EXTI_LINE_4
+  *         @arg @ref LL_EXTI_LINE_5
+  *         @arg @ref LL_EXTI_LINE_6
+  *         @arg @ref LL_EXTI_LINE_7
+  *         @arg @ref LL_EXTI_LINE_8
+  *         @arg @ref LL_EXTI_LINE_9
+  *         @arg @ref LL_EXTI_LINE_10
+  *         @arg @ref LL_EXTI_LINE_11
+  *         @arg @ref LL_EXTI_LINE_12
+  *         @arg @ref LL_EXTI_LINE_13
+  *         @arg @ref LL_EXTI_LINE_14
+  *         @arg @ref LL_EXTI_LINE_15
+  *         @arg @ref LL_EXTI_LINE_16
+  *         @arg @ref LL_EXTI_LINE_18
+  *         @arg @ref LL_EXTI_LINE_19(*)
+  *         @arg @ref LL_EXTI_LINE_20(*)
+  *         @arg @ref LL_EXTI_LINE_21
+  *         @arg @ref LL_EXTI_LINE_22
+  * @note   (*): Available in some devices
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
+{
+  return (READ_BIT(EXTI->PR, ExtiLine) == (ExtiLine));
+}
+
+
+/**
+  * @brief  Read ExtLine Combination Flag for Lines in range 0 to 31
+  * @note This bit is set when the selected edge event arrives on the interrupt
+  *       line. This bit is cleared by writing a 1 to the bit.
+  * @rmtoll PR          PIFx           LL_EXTI_ReadFlag_0_31
+  * @param  ExtiLine This parameter can be a combination of the following values:
+  *         @arg @ref LL_EXTI_LINE_0
+  *         @arg @ref LL_EXTI_LINE_1
+  *         @arg @ref LL_EXTI_LINE_2
+  *         @arg @ref LL_EXTI_LINE_3
+  *         @arg @ref LL_EXTI_LINE_4
+  *         @arg @ref LL_EXTI_LINE_5
+  *         @arg @ref LL_EXTI_LINE_6
+  *         @arg @ref LL_EXTI_LINE_7
+  *         @arg @ref LL_EXTI_LINE_8
+  *         @arg @ref LL_EXTI_LINE_9
+  *         @arg @ref LL_EXTI_LINE_10
+  *         @arg @ref LL_EXTI_LINE_11
+  *         @arg @ref LL_EXTI_LINE_12
+  *         @arg @ref LL_EXTI_LINE_13
+  *         @arg @ref LL_EXTI_LINE_14
+  *         @arg @ref LL_EXTI_LINE_15
+  *         @arg @ref LL_EXTI_LINE_16
+  *         @arg @ref LL_EXTI_LINE_18
+  *         @arg @ref LL_EXTI_LINE_19(*)
+  *         @arg @ref LL_EXTI_LINE_20(*)
+  *         @arg @ref LL_EXTI_LINE_21
+  *         @arg @ref LL_EXTI_LINE_22
+  * @note   (*): Available in some devices
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval @note This bit is set when the selected edge event arrives on the interrupt
+  */
+__STATIC_INLINE uint32_t LL_EXTI_ReadFlag_0_31(uint32_t ExtiLine)
+{
+  return (uint32_t)(READ_BIT(EXTI->PR, ExtiLine));
+}
+
+
+/**
+  * @brief  Clear ExtLine Flags  for Lines in range 0 to 31
+  * @note This bit is set when the selected edge event arrives on the interrupt
+  *       line. This bit is cleared by writing a 1 to the bit.
+  * @rmtoll PR          PIFx           LL_EXTI_ClearFlag_0_31
+  * @param  ExtiLine This parameter can be a combination of the following values:
+  *         @arg @ref LL_EXTI_LINE_0
+  *         @arg @ref LL_EXTI_LINE_1
+  *         @arg @ref LL_EXTI_LINE_2
+  *         @arg @ref LL_EXTI_LINE_3
+  *         @arg @ref LL_EXTI_LINE_4
+  *         @arg @ref LL_EXTI_LINE_5
+  *         @arg @ref LL_EXTI_LINE_6
+  *         @arg @ref LL_EXTI_LINE_7
+  *         @arg @ref LL_EXTI_LINE_8
+  *         @arg @ref LL_EXTI_LINE_9
+  *         @arg @ref LL_EXTI_LINE_10
+  *         @arg @ref LL_EXTI_LINE_11
+  *         @arg @ref LL_EXTI_LINE_12
+  *         @arg @ref LL_EXTI_LINE_13
+  *         @arg @ref LL_EXTI_LINE_14
+  *         @arg @ref LL_EXTI_LINE_15
+  *         @arg @ref LL_EXTI_LINE_16
+  *         @arg @ref LL_EXTI_LINE_18
+  *         @arg @ref LL_EXTI_LINE_19(*)
+  *         @arg @ref LL_EXTI_LINE_20(*)
+  *         @arg @ref LL_EXTI_LINE_21
+  *         @arg @ref LL_EXTI_LINE_22
+  * @note   (*): Available in some devices
+  * @note   Please check each device line mapping for EXTI Line availability
+  * @retval None
+  */
+__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
+{
+  WRITE_REG(EXTI->PR, ExtiLine);
+}
+
+
+/**
+  * @}
+  */
+
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup EXTI_LL_EF_Init Initialization and de-initialization functions
+  * @{
+  */
+
+uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct);
+uint32_t LL_EXTI_DeInit(void);
+void LL_EXTI_StructInit(LL_EXTI_InitTypeDef *EXTI_InitStruct);
+
+
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* EXTI */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __STM32F4xx_LL_EXTI_H */
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h
new file mode 100644
index 0000000..6bee7fd
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_gpio.h
@@ -0,0 +1,981 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_ll_gpio.h
+  * @author  MCD Application Team
+  * @brief   Header file of GPIO LL module.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32F4xx_LL_GPIO_H
+#define __STM32F4xx_LL_GPIO_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx.h"
+
+/** @addtogroup STM32F4xx_LL_Driver
+  * @{
+  */
+
+#if defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || defined (GPIOF) || defined (GPIOG) || defined (GPIOH) || defined (GPIOI) || defined (GPIOJ) || defined (GPIOK)
+
+/** @defgroup GPIO_LL GPIO
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup GPIO_LL_Private_Macros GPIO Private Macros
+  * @{
+  */
+
+/**
+  * @}
+  */
+#endif /*USE_FULL_LL_DRIVER*/
+
+/* Exported types ------------------------------------------------------------*/
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup GPIO_LL_ES_INIT GPIO Exported Init structures
+  * @{
+  */
+
+/**
+  * @brief LL GPIO Init Structure definition
+  */
+typedef struct
+{
+  uint32_t Pin;          /*!< Specifies the GPIO pins to be configured.
+                              This parameter can be any value of @ref GPIO_LL_EC_PIN */
+
+  uint32_t Mode;         /*!< Specifies the operating mode for the selected pins.
+                              This parameter can be a value of @ref GPIO_LL_EC_MODE.
+
+                              GPIO HW configuration can be modified afterwards using unitary function @ref LL_GPIO_SetPinMode().*/
+
+  uint32_t Speed;        /*!< Specifies the speed for the selected pins.
+                              This parameter can be a value of @ref GPIO_LL_EC_SPEED.
+
+                              GPIO HW configuration can be modified afterwards using unitary function @ref LL_GPIO_SetPinSpeed().*/
+
+  uint32_t OutputType;   /*!< Specifies the operating output type for the selected pins.
+                              This parameter can be a value of @ref GPIO_LL_EC_OUTPUT.
+
+                              GPIO HW configuration can be modified afterwards using unitary function @ref LL_GPIO_SetPinOutputType().*/
+
+  uint32_t Pull;         /*!< Specifies the operating Pull-up/Pull down for the selected pins.
+                              This parameter can be a value of @ref GPIO_LL_EC_PULL.
+
+                              GPIO HW configuration can be modified afterwards using unitary function @ref LL_GPIO_SetPinPull().*/
+
+  uint32_t Alternate;    /*!< Specifies the Peripheral to be connected to the selected pins.
+                              This parameter can be a value of @ref GPIO_LL_EC_AF.
+
+                              GPIO HW configuration can be modified afterwards using unitary function @ref LL_GPIO_SetAFPin_0_7() and LL_GPIO_SetAFPin_8_15().*/
+} LL_GPIO_InitTypeDef;
+
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup GPIO_LL_Exported_Constants GPIO Exported Constants
+  * @{
+  */
+
+/** @defgroup GPIO_LL_EC_PIN PIN
+  * @{
+  */
+#define LL_GPIO_PIN_0                      GPIO_BSRR_BS_0 /*!< Select pin 0 */
+#define LL_GPIO_PIN_1                      GPIO_BSRR_BS_1 /*!< Select pin 1 */
+#define LL_GPIO_PIN_2                      GPIO_BSRR_BS_2 /*!< Select pin 2 */
+#define LL_GPIO_PIN_3                      GPIO_BSRR_BS_3 /*!< Select pin 3 */
+#define LL_GPIO_PIN_4                      GPIO_BSRR_BS_4 /*!< Select pin 4 */
+#define LL_GPIO_PIN_5                      GPIO_BSRR_BS_5 /*!< Select pin 5 */
+#define LL_GPIO_PIN_6                      GPIO_BSRR_BS_6 /*!< Select pin 6 */
+#define LL_GPIO_PIN_7                      GPIO_BSRR_BS_7 /*!< Select pin 7 */
+#define LL_GPIO_PIN_8                      GPIO_BSRR_BS_8 /*!< Select pin 8 */
+#define LL_GPIO_PIN_9                      GPIO_BSRR_BS_9 /*!< Select pin 9 */
+#define LL_GPIO_PIN_10                     GPIO_BSRR_BS_10 /*!< Select pin 10 */
+#define LL_GPIO_PIN_11                     GPIO_BSRR_BS_11 /*!< Select pin 11 */
+#define LL_GPIO_PIN_12                     GPIO_BSRR_BS_12 /*!< Select pin 12 */
+#define LL_GPIO_PIN_13                     GPIO_BSRR_BS_13 /*!< Select pin 13 */
+#define LL_GPIO_PIN_14                     GPIO_BSRR_BS_14 /*!< Select pin 14 */
+#define LL_GPIO_PIN_15                     GPIO_BSRR_BS_15 /*!< Select pin 15 */
+#define LL_GPIO_PIN_ALL                    (GPIO_BSRR_BS_0 | GPIO_BSRR_BS_1  | GPIO_BSRR_BS_2  | \
+                                           GPIO_BSRR_BS_3  | GPIO_BSRR_BS_4  | GPIO_BSRR_BS_5  | \
+                                           GPIO_BSRR_BS_6  | GPIO_BSRR_BS_7  | GPIO_BSRR_BS_8  | \
+                                           GPIO_BSRR_BS_9  | GPIO_BSRR_BS_10 | GPIO_BSRR_BS_11 | \
+                                           GPIO_BSRR_BS_12 | GPIO_BSRR_BS_13 | GPIO_BSRR_BS_14 | \
+                                           GPIO_BSRR_BS_15) /*!< Select all pins */
+/**
+  * @}
+  */
+
+/** @defgroup GPIO_LL_EC_MODE Mode
+  * @{
+  */
+#define LL_GPIO_MODE_INPUT                 (0x00000000U) /*!< Select input mode */
+#define LL_GPIO_MODE_OUTPUT                GPIO_MODER_MODER0_0  /*!< Select output mode */
+#define LL_GPIO_MODE_ALTERNATE             GPIO_MODER_MODER0_1  /*!< Select alternate function mode */
+#define LL_GPIO_MODE_ANALOG                GPIO_MODER_MODER0    /*!< Select analog mode */
+/**
+  * @}
+  */
+
+/** @defgroup GPIO_LL_EC_OUTPUT Output Type
+  * @{
+  */
+#define LL_GPIO_OUTPUT_PUSHPULL            (0x00000000U) /*!< Select push-pull as output type */
+#define LL_GPIO_OUTPUT_OPENDRAIN           GPIO_OTYPER_OT_0 /*!< Select open-drain as output type */
+/**
+  * @}
+  */
+
+/** @defgroup GPIO_LL_EC_SPEED Output Speed
+  * @{
+  */
+#define LL_GPIO_SPEED_FREQ_LOW             (0x00000000U) /*!< Select I/O low output speed    */
+#define LL_GPIO_SPEED_FREQ_MEDIUM          GPIO_OSPEEDER_OSPEEDR0_0 /*!< Select I/O medium output speed */
+#define LL_GPIO_SPEED_FREQ_HIGH            GPIO_OSPEEDER_OSPEEDR0_1 /*!< Select I/O fast output speed   */
+#define LL_GPIO_SPEED_FREQ_VERY_HIGH       GPIO_OSPEEDER_OSPEEDR0   /*!< Select I/O high output speed   */
+/**
+  * @}
+  */
+
+/** @defgroup GPIO_LL_EC_PULL Pull Up Pull Down
+  * @{
+  */
+#define LL_GPIO_PULL_NO                    (0x00000000U) /*!< Select I/O no pull */
+#define LL_GPIO_PULL_UP                    GPIO_PUPDR_PUPDR0_0 /*!< Select I/O pull up */
+#define LL_GPIO_PULL_DOWN                  GPIO_PUPDR_PUPDR0_1 /*!< Select I/O pull down */
+/**
+  * @}
+  */
+
+/** @defgroup GPIO_LL_EC_AF Alternate Function
+  * @{
+  */
+#define LL_GPIO_AF_0                       (0x0000000U) /*!< Select alternate function 0 */
+#define LL_GPIO_AF_1                       (0x0000001U) /*!< Select alternate function 1 */
+#define LL_GPIO_AF_2                       (0x0000002U) /*!< Select alternate function 2 */
+#define LL_GPIO_AF_3                       (0x0000003U) /*!< Select alternate function 3 */
+#define LL_GPIO_AF_4                       (0x0000004U) /*!< Select alternate function 4 */
+#define LL_GPIO_AF_5                       (0x0000005U) /*!< Select alternate function 5 */
+#define LL_GPIO_AF_6                       (0x0000006U) /*!< Select alternate function 6 */
+#define LL_GPIO_AF_7                       (0x0000007U) /*!< Select alternate function 7 */
+#define LL_GPIO_AF_8                       (0x0000008U) /*!< Select alternate function 8 */
+#define LL_GPIO_AF_9                       (0x0000009U) /*!< Select alternate function 9 */
+#define LL_GPIO_AF_10                      (0x000000AU) /*!< Select alternate function 10 */
+#define LL_GPIO_AF_11                      (0x000000BU) /*!< Select alternate function 11 */
+#define LL_GPIO_AF_12                      (0x000000CU) /*!< Select alternate function 12 */
+#define LL_GPIO_AF_13                      (0x000000DU) /*!< Select alternate function 13 */
+#define LL_GPIO_AF_14                      (0x000000EU) /*!< Select alternate function 14 */
+#define LL_GPIO_AF_15                      (0x000000FU) /*!< Select alternate function 15 */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup GPIO_LL_Exported_Macros GPIO Exported Macros
+  * @{
+  */
+
+/** @defgroup GPIO_LL_EM_WRITE_READ Common Write and read registers Macros
+  * @{
+  */
+
+/**
+  * @brief  Write a value in GPIO register
+  * @param  __INSTANCE__ GPIO Instance
+  * @param  __REG__ Register to be written
+  * @param  __VALUE__ Value to be written in the register
+  * @retval None
+  */
+#define LL_GPIO_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
+
+/**
+  * @brief  Read a value in GPIO register
+  * @param  __INSTANCE__ GPIO Instance
+  * @param  __REG__ Register to be read
+  * @retval Register value
+  */
+#define LL_GPIO_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup GPIO_LL_Exported_Functions GPIO Exported Functions
+  * @{
+  */
+
+/** @defgroup GPIO_LL_EF_Port_Configuration Port Configuration
+  * @{
+  */
+
+/**
+  * @brief  Configure gpio mode for a dedicated pin on dedicated port.
+  * @note   I/O mode can be Input mode, General purpose output, Alternate function mode or Analog.
+  * @note   Warning: only one pin can be passed as parameter.
+  * @rmtoll MODER        MODEy         LL_GPIO_SetPinMode
+  * @param  GPIOx GPIO Port
+  * @param  Pin This parameter can be one of the following values:
+  *         @arg @ref LL_GPIO_PIN_0
+  *         @arg @ref LL_GPIO_PIN_1
+  *         @arg @ref LL_GPIO_PIN_2
+  *         @arg @ref LL_GPIO_PIN_3
+  *         @arg @ref LL_GPIO_PIN_4
+  *         @arg @ref LL_GPIO_PIN_5
+  *         @arg @ref LL_GPIO_PIN_6
+  *         @arg @ref LL_GPIO_PIN_7
+  *         @arg @ref LL_GPIO_PIN_8
+  *         @arg @ref LL_GPIO_PIN_9
+  *         @arg @ref LL_GPIO_PIN_10
+  *         @arg @ref LL_GPIO_PIN_11
+  *         @arg @ref LL_GPIO_PIN_12
+  *         @arg @ref LL_GPIO_PIN_13
+  *         @arg @ref LL_GPIO_PIN_14
+  *         @arg @ref LL_GPIO_PIN_15
+  * @param  Mode This parameter can be one of the following values:
+  *         @arg @ref LL_GPIO_MODE_INPUT
+  *         @arg @ref LL_GPIO_MODE_OUTPUT
+  *         @arg @ref LL_GPIO_MODE_ALTERNATE
+  *         @arg @ref LL_GPIO_MODE_ANALOG
+  * @retval None
+  */
+__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
+{
+  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
+}
+
+/**
+  * @brief  Return gpio mode for a dedicated pin on dedicated port.
+  * @note   I/O mode can be Input mode, General purpose output, Alternate function mode or Analog.
+  * @note   Warning: only one pin can be passed as parameter.
+  * @rmtoll MODER        MODEy         LL_GPIO_GetPinMode
+  * @param  GPIOx GPIO Port
+  * @param  Pin This parameter can be one of the following values:
+  *         @arg @ref LL_GPIO_PIN_0
+  *         @arg @ref LL_GPIO_PIN_1
+  *         @arg @ref LL_GPIO_PIN_2
+  *         @arg @ref LL_GPIO_PIN_3
+  *         @arg @ref LL_GPIO_PIN_4
+  *         @arg @ref LL_GPIO_PIN_5
+  *         @arg @ref LL_GPIO_PIN_6
+  *         @arg @ref LL_GPIO_PIN_7
+  *         @arg @ref LL_GPIO_PIN_8
+  *         @arg @ref LL_GPIO_PIN_9
+  *         @arg @ref LL_GPIO_PIN_10
+  *         @arg @ref LL_GPIO_PIN_11
+  *         @arg @ref LL_GPIO_PIN_12
+  *         @arg @ref LL_GPIO_PIN_13
+  *         @arg @ref LL_GPIO_PIN_14
+  *         @arg @ref LL_GPIO_PIN_15
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_GPIO_MODE_INPUT
+  *         @arg @ref LL_GPIO_MODE_OUTPUT
+  *         @arg @ref LL_GPIO_MODE_ALTERNATE
+  *         @arg @ref LL_GPIO_MODE_ANALOG
+  */
+__STATIC_INLINE uint32_t LL_GPIO_GetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin)
+{
+  return (uint32_t)(READ_BIT(GPIOx->MODER,
+                             (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin) * 2U));
+}
+
+/**
+  * @brief  Configure gpio output type for several pins on dedicated port.
+  * @note   Output type as to be set when gpio pin is in output or
+  *         alternate modes. Possible type are Push-pull or Open-drain.
+  * @rmtoll OTYPER       OTy           LL_GPIO_SetPinOutputType
+  * @param  GPIOx GPIO Port
+  * @param  PinMask This parameter can be a combination of the following values:
+  *         @arg @ref LL_GPIO_PIN_0
+  *         @arg @ref LL_GPIO_PIN_1
+  *         @arg @ref LL_GPIO_PIN_2
+  *         @arg @ref LL_GPIO_PIN_3
+  *         @arg @ref LL_GPIO_PIN_4
+  *         @arg @ref LL_GPIO_PIN_5
+  *         @arg @ref LL_GPIO_PIN_6
+  *         @arg @ref LL_GPIO_PIN_7
+  *         @arg @ref LL_GPIO_PIN_8
+  *         @arg @ref LL_GPIO_PIN_9
+  *         @arg @ref LL_GPIO_PIN_10
+  *         @arg @ref LL_GPIO_PIN_11
+  *         @arg @ref LL_GPIO_PIN_12
+  *         @arg @ref LL_GPIO_PIN_13
+  *         @arg @ref LL_GPIO_PIN_14
+  *         @arg @ref LL_GPIO_PIN_15
+  *         @arg @ref LL_GPIO_PIN_ALL
+  * @param  OutputType This parameter can be one of the following values:
+  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
+  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
+  * @retval None
+  */
+__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
+{
+  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
+}
+
+/**
+  * @brief  Return gpio output type for several pins on dedicated port.
+  * @note   Output type as to be set when gpio pin is in output or
+  *         alternate modes. Possible type are Push-pull or Open-drain.
+  * @note   Warning: only one pin can be passed as parameter.
+  * @rmtoll OTYPER       OTy           LL_GPIO_GetPinOutputType
+  * @param  GPIOx GPIO Port
+  * @param  Pin This parameter can be one of the following values:
+  *         @arg @ref LL_GPIO_PIN_0
+  *         @arg @ref LL_GPIO_PIN_1
+  *         @arg @ref LL_GPIO_PIN_2
+  *         @arg @ref LL_GPIO_PIN_3
+  *         @arg @ref LL_GPIO_PIN_4
+  *         @arg @ref LL_GPIO_PIN_5
+  *         @arg @ref LL_GPIO_PIN_6
+  *         @arg @ref LL_GPIO_PIN_7
+  *         @arg @ref LL_GPIO_PIN_8
+  *         @arg @ref LL_GPIO_PIN_9
+  *         @arg @ref LL_GPIO_PIN_10
+  *         @arg @ref LL_GPIO_PIN_11
+  *         @arg @ref LL_GPIO_PIN_12
+  *         @arg @ref LL_GPIO_PIN_13
+  *         @arg @ref LL_GPIO_PIN_14
+  *         @arg @ref LL_GPIO_PIN_15
+  *         @arg @ref LL_GPIO_PIN_ALL
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
+  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
+  */
+__STATIC_INLINE uint32_t LL_GPIO_GetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin)
+{
+  return (uint32_t)(READ_BIT(GPIOx->OTYPER, Pin) >> POSITION_VAL(Pin));
+}
+
+/**
+  * @brief  Configure gpio speed for a dedicated pin on dedicated port.
+  * @note   I/O speed can be Low, Medium, Fast or High speed.
+  * @note   Warning: only one pin can be passed as parameter.
+  * @note   Refer to datasheet for frequency specifications and the power
+  *         supply and load conditions for each speed.
+  * @rmtoll OSPEEDR      OSPEEDy       LL_GPIO_SetPinSpeed
+  * @param  GPIOx GPIO Port
+  * @param  Pin This parameter can be one of the following values:
+  *         @arg @ref LL_GPIO_PIN_0
+  *         @arg @ref LL_GPIO_PIN_1
+  *         @arg @ref LL_GPIO_PIN_2
+  *         @arg @ref LL_GPIO_PIN_3
+  *         @arg @ref LL_GPIO_PIN_4
+  *         @arg @ref LL_GPIO_PIN_5
+  *         @arg @ref LL_GPIO_PIN_6
+  *         @arg @ref LL_GPIO_PIN_7
+  *         @arg @ref LL_GPIO_PIN_8
+  *         @arg @ref LL_GPIO_PIN_9
+  *         @arg @ref LL_GPIO_PIN_10
+  *         @arg @ref LL_GPIO_PIN_11
+  *         @arg @ref LL_GPIO_PIN_12
+  *         @arg @ref LL_GPIO_PIN_13
+  *         @arg @ref LL_GPIO_PIN_14
+  *         @arg @ref LL_GPIO_PIN_15
+  * @param  Speed This parameter can be one of the following values:
+  *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
+  *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
+  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
+  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
+  * @retval None
+  */
+__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
+{
+  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
+             (Speed << (POSITION_VAL(Pin) * 2U)));
+}
+
+/**
+  * @brief  Return gpio speed for a dedicated pin on dedicated port.
+  * @note   I/O speed can be Low, Medium, Fast or High speed.
+  * @note   Warning: only one pin can be passed as parameter.
+  * @note   Refer to datasheet for frequency specifications and the power
+  *         supply and load conditions for each speed.
+  * @rmtoll OSPEEDR      OSPEEDy       LL_GPIO_GetPinSpeed
+  * @param  GPIOx GPIO Port
+  * @param  Pin This parameter can be one of the following values:
+  *         @arg @ref LL_GPIO_PIN_0
+  *         @arg @ref LL_GPIO_PIN_1
+  *         @arg @ref LL_GPIO_PIN_2
+  *         @arg @ref LL_GPIO_PIN_3
+  *         @arg @ref LL_GPIO_PIN_4
+  *         @arg @ref LL_GPIO_PIN_5
+  *         @arg @ref LL_GPIO_PIN_6
+  *         @arg @ref LL_GPIO_PIN_7
+  *         @arg @ref LL_GPIO_PIN_8
+  *         @arg @ref LL_GPIO_PIN_9
+  *         @arg @ref LL_GPIO_PIN_10
+  *         @arg @ref LL_GPIO_PIN_11
+  *         @arg @ref LL_GPIO_PIN_12
+  *         @arg @ref LL_GPIO_PIN_13
+  *         @arg @ref LL_GPIO_PIN_14
+  *         @arg @ref LL_GPIO_PIN_15
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
+  *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
+  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
+  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
+  */
+__STATIC_INLINE uint32_t LL_GPIO_GetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin)
+{
+  return (uint32_t)(READ_BIT(GPIOx->OSPEEDR,
+                             (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin) * 2U));
+}
+
+/**
+  * @brief  Configure gpio pull-up or pull-down for a dedicated pin on a dedicated port.
+  * @note   Warning: only one pin can be passed as parameter.
+  * @rmtoll PUPDR        PUPDy         LL_GPIO_SetPinPull
+  * @param  GPIOx GPIO Port
+  * @param  Pin This parameter can be one of the following values:
+  *         @arg @ref LL_GPIO_PIN_0
+  *         @arg @ref LL_GPIO_PIN_1
+  *         @arg @ref LL_GPIO_PIN_2
+  *         @arg @ref LL_GPIO_PIN_3
+  *         @arg @ref LL_GPIO_PIN_4
+  *         @arg @ref LL_GPIO_PIN_5
+  *         @arg @ref LL_GPIO_PIN_6
+  *         @arg @ref LL_GPIO_PIN_7
+  *         @arg @ref LL_GPIO_PIN_8
+  *         @arg @ref LL_GPIO_PIN_9
+  *         @arg @ref LL_GPIO_PIN_10
+  *         @arg @ref LL_GPIO_PIN_11
+  *         @arg @ref LL_GPIO_PIN_12
+  *         @arg @ref LL_GPIO_PIN_13
+  *         @arg @ref LL_GPIO_PIN_14
+  *         @arg @ref LL_GPIO_PIN_15
+  * @param  Pull This parameter can be one of the following values:
+  *         @arg @ref LL_GPIO_PULL_NO
+  *         @arg @ref LL_GPIO_PULL_UP
+  *         @arg @ref LL_GPIO_PULL_DOWN
+  * @retval None
+  */
+__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
+{
+  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
+}
+
+/**
+  * @brief  Return gpio pull-up or pull-down for a dedicated pin on a dedicated port
+  * @note   Warning: only one pin can be passed as parameter.
+  * @rmtoll PUPDR        PUPDy         LL_GPIO_GetPinPull
+  * @param  GPIOx GPIO Port
+  * @param  Pin This parameter can be one of the following values:
+  *         @arg @ref LL_GPIO_PIN_0
+  *         @arg @ref LL_GPIO_PIN_1
+  *         @arg @ref LL_GPIO_PIN_2
+  *         @arg @ref LL_GPIO_PIN_3
+  *         @arg @ref LL_GPIO_PIN_4
+  *         @arg @ref LL_GPIO_PIN_5
+  *         @arg @ref LL_GPIO_PIN_6
+  *         @arg @ref LL_GPIO_PIN_7
+  *         @arg @ref LL_GPIO_PIN_8
+  *         @arg @ref LL_GPIO_PIN_9
+  *         @arg @ref LL_GPIO_PIN_10
+  *         @arg @ref LL_GPIO_PIN_11
+  *         @arg @ref LL_GPIO_PIN_12
+  *         @arg @ref LL_GPIO_PIN_13
+  *         @arg @ref LL_GPIO_PIN_14
+  *         @arg @ref LL_GPIO_PIN_15
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_GPIO_PULL_NO
+  *         @arg @ref LL_GPIO_PULL_UP
+  *         @arg @ref LL_GPIO_PULL_DOWN
+  */
+__STATIC_INLINE uint32_t LL_GPIO_GetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin)
+{
+  return (uint32_t)(READ_BIT(GPIOx->PUPDR,
+                             (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin) * 2U));
+}
+
+/**
+  * @brief  Configure gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port.
+  * @note   Possible values are from AF0 to AF15 depending on target.
+  * @note   Warning: only one pin can be passed as parameter.
+  * @rmtoll AFRL         AFSELy        LL_GPIO_SetAFPin_0_7
+  * @param  GPIOx GPIO Port
+  * @param  Pin This parameter can be one of the following values:
+  *         @arg @ref LL_GPIO_PIN_0
+  *         @arg @ref LL_GPIO_PIN_1
+  *         @arg @ref LL_GPIO_PIN_2
+  *         @arg @ref LL_GPIO_PIN_3
+  *         @arg @ref LL_GPIO_PIN_4
+  *         @arg @ref LL_GPIO_PIN_5
+  *         @arg @ref LL_GPIO_PIN_6
+  *         @arg @ref LL_GPIO_PIN_7
+  * @param  Alternate This parameter can be one of the following values:
+  *         @arg @ref LL_GPIO_AF_0
+  *         @arg @ref LL_GPIO_AF_1
+  *         @arg @ref LL_GPIO_AF_2
+  *         @arg @ref LL_GPIO_AF_3
+  *         @arg @ref LL_GPIO_AF_4
+  *         @arg @ref LL_GPIO_AF_5
+  *         @arg @ref LL_GPIO_AF_6
+  *         @arg @ref LL_GPIO_AF_7
+  *         @arg @ref LL_GPIO_AF_8
+  *         @arg @ref LL_GPIO_AF_9
+  *         @arg @ref LL_GPIO_AF_10
+  *         @arg @ref LL_GPIO_AF_11
+  *         @arg @ref LL_GPIO_AF_12
+  *         @arg @ref LL_GPIO_AF_13
+  *         @arg @ref LL_GPIO_AF_14
+  *         @arg @ref LL_GPIO_AF_15
+  * @retval None
+  */
+__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
+{
+  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
+             (Alternate << (POSITION_VAL(Pin) * 4U)));
+}
+
+/**
+  * @brief  Return gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port.
+  * @rmtoll AFRL         AFSELy        LL_GPIO_GetAFPin_0_7
+  * @param  GPIOx GPIO Port
+  * @param  Pin This parameter can be one of the following values:
+  *         @arg @ref LL_GPIO_PIN_0
+  *         @arg @ref LL_GPIO_PIN_1
+  *         @arg @ref LL_GPIO_PIN_2
+  *         @arg @ref LL_GPIO_PIN_3
+  *         @arg @ref LL_GPIO_PIN_4
+  *         @arg @ref LL_GPIO_PIN_5
+  *         @arg @ref LL_GPIO_PIN_6
+  *         @arg @ref LL_GPIO_PIN_7
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_GPIO_AF_0
+  *         @arg @ref LL_GPIO_AF_1
+  *         @arg @ref LL_GPIO_AF_2
+  *         @arg @ref LL_GPIO_AF_3
+  *         @arg @ref LL_GPIO_AF_4
+  *         @arg @ref LL_GPIO_AF_5
+  *         @arg @ref LL_GPIO_AF_6
+  *         @arg @ref LL_GPIO_AF_7
+  *         @arg @ref LL_GPIO_AF_8
+  *         @arg @ref LL_GPIO_AF_9
+  *         @arg @ref LL_GPIO_AF_10
+  *         @arg @ref LL_GPIO_AF_11
+  *         @arg @ref LL_GPIO_AF_12
+  *         @arg @ref LL_GPIO_AF_13
+  *         @arg @ref LL_GPIO_AF_14
+  *         @arg @ref LL_GPIO_AF_15
+  */
+__STATIC_INLINE uint32_t LL_GPIO_GetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin)
+{
+  return (uint32_t)(READ_BIT(GPIOx->AFR[0],
+                             (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U))) >> (POSITION_VAL(Pin) * 4U));
+}
+
+/**
+  * @brief  Configure gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port.
+  * @note   Possible values are from AF0 to AF15 depending on target.
+  * @note   Warning: only one pin can be passed as parameter.
+  * @rmtoll AFRH         AFSELy        LL_GPIO_SetAFPin_8_15
+  * @param  GPIOx GPIO Port
+  * @param  Pin This parameter can be one of the following values:
+  *         @arg @ref LL_GPIO_PIN_8
+  *         @arg @ref LL_GPIO_PIN_9
+  *         @arg @ref LL_GPIO_PIN_10
+  *         @arg @ref LL_GPIO_PIN_11
+  *         @arg @ref LL_GPIO_PIN_12
+  *         @arg @ref LL_GPIO_PIN_13
+  *         @arg @ref LL_GPIO_PIN_14
+  *         @arg @ref LL_GPIO_PIN_15
+  * @param  Alternate This parameter can be one of the following values:
+  *         @arg @ref LL_GPIO_AF_0
+  *         @arg @ref LL_GPIO_AF_1
+  *         @arg @ref LL_GPIO_AF_2
+  *         @arg @ref LL_GPIO_AF_3
+  *         @arg @ref LL_GPIO_AF_4
+  *         @arg @ref LL_GPIO_AF_5
+  *         @arg @ref LL_GPIO_AF_6
+  *         @arg @ref LL_GPIO_AF_7
+  *         @arg @ref LL_GPIO_AF_8
+  *         @arg @ref LL_GPIO_AF_9
+  *         @arg @ref LL_GPIO_AF_10
+  *         @arg @ref LL_GPIO_AF_11
+  *         @arg @ref LL_GPIO_AF_12
+  *         @arg @ref LL_GPIO_AF_13
+  *         @arg @ref LL_GPIO_AF_14
+  *         @arg @ref LL_GPIO_AF_15
+  * @retval None
+  */
+__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
+{
+  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
+             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
+}
+
+/**
+  * @brief  Return gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port.
+  * @note   Possible values are from AF0 to AF15 depending on target.
+  * @rmtoll AFRH         AFSELy        LL_GPIO_GetAFPin_8_15
+  * @param  GPIOx GPIO Port
+  * @param  Pin This parameter can be one of the following values:
+  *         @arg @ref LL_GPIO_PIN_8
+  *         @arg @ref LL_GPIO_PIN_9
+  *         @arg @ref LL_GPIO_PIN_10
+  *         @arg @ref LL_GPIO_PIN_11
+  *         @arg @ref LL_GPIO_PIN_12
+  *         @arg @ref LL_GPIO_PIN_13
+  *         @arg @ref LL_GPIO_PIN_14
+  *         @arg @ref LL_GPIO_PIN_15
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_GPIO_AF_0
+  *         @arg @ref LL_GPIO_AF_1
+  *         @arg @ref LL_GPIO_AF_2
+  *         @arg @ref LL_GPIO_AF_3
+  *         @arg @ref LL_GPIO_AF_4
+  *         @arg @ref LL_GPIO_AF_5
+  *         @arg @ref LL_GPIO_AF_6
+  *         @arg @ref LL_GPIO_AF_7
+  *         @arg @ref LL_GPIO_AF_8
+  *         @arg @ref LL_GPIO_AF_9
+  *         @arg @ref LL_GPIO_AF_10
+  *         @arg @ref LL_GPIO_AF_11
+  *         @arg @ref LL_GPIO_AF_12
+  *         @arg @ref LL_GPIO_AF_13
+  *         @arg @ref LL_GPIO_AF_14
+  *         @arg @ref LL_GPIO_AF_15
+  */
+__STATIC_INLINE uint32_t LL_GPIO_GetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin)
+{
+  return (uint32_t)(READ_BIT(GPIOx->AFR[1],
+                             (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U))) >> (POSITION_VAL(Pin >> 8U) * 4U));
+}
+
+
+/**
+  * @brief  Lock configuration of several pins for a dedicated port.
+  * @note   When the lock sequence has been applied on a port bit, the
+  *         value of this port bit can no longer be modified until the
+  *         next reset.
+  * @note   Each lock bit freezes a specific configuration register
+  *         (control and alternate function registers).
+  * @rmtoll LCKR         LCKK          LL_GPIO_LockPin
+  * @param  GPIOx GPIO Port
+  * @param  PinMask This parameter can be a combination of the following values:
+  *         @arg @ref LL_GPIO_PIN_0
+  *         @arg @ref LL_GPIO_PIN_1
+  *         @arg @ref LL_GPIO_PIN_2
+  *         @arg @ref LL_GPIO_PIN_3
+  *         @arg @ref LL_GPIO_PIN_4
+  *         @arg @ref LL_GPIO_PIN_5
+  *         @arg @ref LL_GPIO_PIN_6
+  *         @arg @ref LL_GPIO_PIN_7
+  *         @arg @ref LL_GPIO_PIN_8
+  *         @arg @ref LL_GPIO_PIN_9
+  *         @arg @ref LL_GPIO_PIN_10
+  *         @arg @ref LL_GPIO_PIN_11
+  *         @arg @ref LL_GPIO_PIN_12
+  *         @arg @ref LL_GPIO_PIN_13
+  *         @arg @ref LL_GPIO_PIN_14
+  *         @arg @ref LL_GPIO_PIN_15
+  *         @arg @ref LL_GPIO_PIN_ALL
+  * @retval None
+  */
+__STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
+{
+  __IO uint32_t temp;
+  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
+  WRITE_REG(GPIOx->LCKR, PinMask);
+  WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
+  temp = READ_REG(GPIOx->LCKR);
+  (void) temp;
+}
+
+/**
+  * @brief  Return 1 if all pins passed as parameter, of a dedicated port, are locked. else Return 0.
+  * @rmtoll LCKR         LCKy          LL_GPIO_IsPinLocked
+  * @param  GPIOx GPIO Port
+  * @param  PinMask This parameter can be a combination of the following values:
+  *         @arg @ref LL_GPIO_PIN_0
+  *         @arg @ref LL_GPIO_PIN_1
+  *         @arg @ref LL_GPIO_PIN_2
+  *         @arg @ref LL_GPIO_PIN_3
+  *         @arg @ref LL_GPIO_PIN_4
+  *         @arg @ref LL_GPIO_PIN_5
+  *         @arg @ref LL_GPIO_PIN_6
+  *         @arg @ref LL_GPIO_PIN_7
+  *         @arg @ref LL_GPIO_PIN_8
+  *         @arg @ref LL_GPIO_PIN_9
+  *         @arg @ref LL_GPIO_PIN_10
+  *         @arg @ref LL_GPIO_PIN_11
+  *         @arg @ref LL_GPIO_PIN_12
+  *         @arg @ref LL_GPIO_PIN_13
+  *         @arg @ref LL_GPIO_PIN_14
+  *         @arg @ref LL_GPIO_PIN_15
+  *         @arg @ref LL_GPIO_PIN_ALL
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_GPIO_IsPinLocked(GPIO_TypeDef *GPIOx, uint32_t PinMask)
+{
+  return (READ_BIT(GPIOx->LCKR, PinMask) == (PinMask));
+}
+
+/**
+  * @brief  Return 1 if one of the pin of a dedicated port is locked. else return 0.
+  * @rmtoll LCKR         LCKK          LL_GPIO_IsAnyPinLocked
+  * @param  GPIOx GPIO Port
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_GPIO_IsAnyPinLocked(GPIO_TypeDef *GPIOx)
+{
+  return (READ_BIT(GPIOx->LCKR, GPIO_LCKR_LCKK) == (GPIO_LCKR_LCKK));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup GPIO_LL_EF_Data_Access Data Access
+  * @{
+  */
+
+/**
+  * @brief  Return full input data register value for a dedicated port.
+  * @rmtoll IDR          IDy           LL_GPIO_ReadInputPort
+  * @param  GPIOx GPIO Port
+  * @retval Input data register value of port
+  */
+__STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx)
+{
+  return (uint32_t)(READ_REG(GPIOx->IDR));
+}
+
+/**
+  * @brief  Return if input data level for several pins of dedicated port is high or low.
+  * @rmtoll IDR          IDy           LL_GPIO_IsInputPinSet
+  * @param  GPIOx GPIO Port
+  * @param  PinMask This parameter can be a combination of the following values:
+  *         @arg @ref LL_GPIO_PIN_0
+  *         @arg @ref LL_GPIO_PIN_1
+  *         @arg @ref LL_GPIO_PIN_2
+  *         @arg @ref LL_GPIO_PIN_3
+  *         @arg @ref LL_GPIO_PIN_4
+  *         @arg @ref LL_GPIO_PIN_5
+  *         @arg @ref LL_GPIO_PIN_6
+  *         @arg @ref LL_GPIO_PIN_7
+  *         @arg @ref LL_GPIO_PIN_8
+  *         @arg @ref LL_GPIO_PIN_9
+  *         @arg @ref LL_GPIO_PIN_10
+  *         @arg @ref LL_GPIO_PIN_11
+  *         @arg @ref LL_GPIO_PIN_12
+  *         @arg @ref LL_GPIO_PIN_13
+  *         @arg @ref LL_GPIO_PIN_14
+  *         @arg @ref LL_GPIO_PIN_15
+  *         @arg @ref LL_GPIO_PIN_ALL
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
+{
+  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
+}
+
+/**
+  * @brief  Write output data register for the port.
+  * @rmtoll ODR          ODy           LL_GPIO_WriteOutputPort
+  * @param  GPIOx GPIO Port
+  * @param  PortValue Level value for each pin of the port
+  * @retval None
+  */
+__STATIC_INLINE void LL_GPIO_WriteOutputPort(GPIO_TypeDef *GPIOx, uint32_t PortValue)
+{
+  WRITE_REG(GPIOx->ODR, PortValue);
+}
+
+/**
+  * @brief  Return full output data register value for a dedicated port.
+  * @rmtoll ODR          ODy           LL_GPIO_ReadOutputPort
+  * @param  GPIOx GPIO Port
+  * @retval Output data register value of port
+  */
+__STATIC_INLINE uint32_t LL_GPIO_ReadOutputPort(GPIO_TypeDef *GPIOx)
+{
+  return (uint32_t)(READ_REG(GPIOx->ODR));
+}
+
+/**
+  * @brief  Return if input data level for several pins of dedicated port is high or low.
+  * @rmtoll ODR          ODy           LL_GPIO_IsOutputPinSet
+  * @param  GPIOx GPIO Port
+  * @param  PinMask This parameter can be a combination of the following values:
+  *         @arg @ref LL_GPIO_PIN_0
+  *         @arg @ref LL_GPIO_PIN_1
+  *         @arg @ref LL_GPIO_PIN_2
+  *         @arg @ref LL_GPIO_PIN_3
+  *         @arg @ref LL_GPIO_PIN_4
+  *         @arg @ref LL_GPIO_PIN_5
+  *         @arg @ref LL_GPIO_PIN_6
+  *         @arg @ref LL_GPIO_PIN_7
+  *         @arg @ref LL_GPIO_PIN_8
+  *         @arg @ref LL_GPIO_PIN_9
+  *         @arg @ref LL_GPIO_PIN_10
+  *         @arg @ref LL_GPIO_PIN_11
+  *         @arg @ref LL_GPIO_PIN_12
+  *         @arg @ref LL_GPIO_PIN_13
+  *         @arg @ref LL_GPIO_PIN_14
+  *         @arg @ref LL_GPIO_PIN_15
+  *         @arg @ref LL_GPIO_PIN_ALL
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_GPIO_IsOutputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
+{
+  return (READ_BIT(GPIOx->ODR, PinMask) == (PinMask));
+}
+
+/**
+  * @brief  Set several pins to high level on dedicated gpio port.
+  * @rmtoll BSRR         BSy           LL_GPIO_SetOutputPin
+  * @param  GPIOx GPIO Port
+  * @param  PinMask This parameter can be a combination of the following values:
+  *         @arg @ref LL_GPIO_PIN_0
+  *         @arg @ref LL_GPIO_PIN_1
+  *         @arg @ref LL_GPIO_PIN_2
+  *         @arg @ref LL_GPIO_PIN_3
+  *         @arg @ref LL_GPIO_PIN_4
+  *         @arg @ref LL_GPIO_PIN_5
+  *         @arg @ref LL_GPIO_PIN_6
+  *         @arg @ref LL_GPIO_PIN_7
+  *         @arg @ref LL_GPIO_PIN_8
+  *         @arg @ref LL_GPIO_PIN_9
+  *         @arg @ref LL_GPIO_PIN_10
+  *         @arg @ref LL_GPIO_PIN_11
+  *         @arg @ref LL_GPIO_PIN_12
+  *         @arg @ref LL_GPIO_PIN_13
+  *         @arg @ref LL_GPIO_PIN_14
+  *         @arg @ref LL_GPIO_PIN_15
+  *         @arg @ref LL_GPIO_PIN_ALL
+  * @retval None
+  */
+__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
+{
+  WRITE_REG(GPIOx->BSRR, PinMask);
+}
+
+/**
+  * @brief  Set several pins to low level on dedicated gpio port.
+  * @rmtoll BSRR         BRy           LL_GPIO_ResetOutputPin
+  * @param  GPIOx GPIO Port
+  * @param  PinMask This parameter can be a combination of the following values:
+  *         @arg @ref LL_GPIO_PIN_0
+  *         @arg @ref LL_GPIO_PIN_1
+  *         @arg @ref LL_GPIO_PIN_2
+  *         @arg @ref LL_GPIO_PIN_3
+  *         @arg @ref LL_GPIO_PIN_4
+  *         @arg @ref LL_GPIO_PIN_5
+  *         @arg @ref LL_GPIO_PIN_6
+  *         @arg @ref LL_GPIO_PIN_7
+  *         @arg @ref LL_GPIO_PIN_8
+  *         @arg @ref LL_GPIO_PIN_9
+  *         @arg @ref LL_GPIO_PIN_10
+  *         @arg @ref LL_GPIO_PIN_11
+  *         @arg @ref LL_GPIO_PIN_12
+  *         @arg @ref LL_GPIO_PIN_13
+  *         @arg @ref LL_GPIO_PIN_14
+  *         @arg @ref LL_GPIO_PIN_15
+  *         @arg @ref LL_GPIO_PIN_ALL
+  * @retval None
+  */
+__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
+{
+  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
+}
+
+/**
+  * @brief  Toggle data value for several pin of dedicated port.
+  * @rmtoll ODR          ODy           LL_GPIO_TogglePin
+  * @param  GPIOx GPIO Port
+  * @param  PinMask This parameter can be a combination of the following values:
+  *         @arg @ref LL_GPIO_PIN_0
+  *         @arg @ref LL_GPIO_PIN_1
+  *         @arg @ref LL_GPIO_PIN_2
+  *         @arg @ref LL_GPIO_PIN_3
+  *         @arg @ref LL_GPIO_PIN_4
+  *         @arg @ref LL_GPIO_PIN_5
+  *         @arg @ref LL_GPIO_PIN_6
+  *         @arg @ref LL_GPIO_PIN_7
+  *         @arg @ref LL_GPIO_PIN_8
+  *         @arg @ref LL_GPIO_PIN_9
+  *         @arg @ref LL_GPIO_PIN_10
+  *         @arg @ref LL_GPIO_PIN_11
+  *         @arg @ref LL_GPIO_PIN_12
+  *         @arg @ref LL_GPIO_PIN_13
+  *         @arg @ref LL_GPIO_PIN_14
+  *         @arg @ref LL_GPIO_PIN_15
+  *         @arg @ref LL_GPIO_PIN_ALL
+  * @retval None
+  */
+__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
+{
+  uint32_t odr = READ_REG(GPIOx->ODR);
+  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
+}
+
+/**
+  * @}
+  */
+
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup GPIO_LL_EF_Init Initialization and de-initialization functions
+  * @{
+  */
+
+ErrorStatus LL_GPIO_DeInit(GPIO_TypeDef *GPIOx);
+ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct);
+void        LL_GPIO_StructInit(LL_GPIO_InitTypeDef *GPIO_InitStruct);
+
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || defined (GPIOF) || defined (GPIOG) || defined (GPIOH) || defined (GPIOI) || defined (GPIOJ) || defined (GPIOK) */
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __STM32F4xx_LL_GPIO_H */
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h
new file mode 100644
index 0000000..ea23dc5
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_pwr.h
@@ -0,0 +1,985 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_ll_pwr.h
+  * @author  MCD Application Team
+  * @brief   Header file of PWR LL module.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file in
+  * the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32F4xx_LL_PWR_H
+#define __STM32F4xx_LL_PWR_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx.h"
+
+/** @addtogroup STM32F4xx_LL_Driver
+  * @{
+  */
+
+#if defined(PWR)
+
+/** @defgroup PWR_LL PWR
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+/* Exported types ------------------------------------------------------------*/
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup PWR_LL_Exported_Constants PWR Exported Constants
+  * @{
+  */
+
+/** @defgroup PWR_LL_EC_CLEAR_FLAG Clear Flags Defines
+  * @brief    Flags defines which can be used with LL_PWR_WriteReg function
+  * @{
+  */
+#define LL_PWR_CR_CSBF                     PWR_CR_CSBF            /*!< Clear standby flag */
+#define LL_PWR_CR_CWUF                     PWR_CR_CWUF            /*!< Clear wakeup flag */
+/**
+  * @}
+  */
+
+/** @defgroup PWR_LL_EC_GET_FLAG Get Flags Defines
+  * @brief    Flags defines which can be used with LL_PWR_ReadReg function
+  * @{
+  */
+#define LL_PWR_CSR_WUF                     PWR_CSR_WUF            /*!< Wakeup flag */
+#define LL_PWR_CSR_SBF                     PWR_CSR_SBF            /*!< Standby flag */
+#define LL_PWR_CSR_PVDO                    PWR_CSR_PVDO           /*!< Power voltage detector output flag */
+#define LL_PWR_CSR_VOS                     PWR_CSR_VOSRDY            /*!< Voltage scaling select flag */
+#if defined(PWR_CSR_EWUP)
+#define LL_PWR_CSR_EWUP1                   PWR_CSR_EWUP           /*!< Enable WKUP pin */
+#elif defined(PWR_CSR_EWUP1)
+#define LL_PWR_CSR_EWUP1                   PWR_CSR_EWUP1          /*!< Enable WKUP pin 1 */
+#endif /* PWR_CSR_EWUP */
+#if defined(PWR_CSR_EWUP2)
+#define LL_PWR_CSR_EWUP2                   PWR_CSR_EWUP2          /*!< Enable WKUP pin 2 */
+#endif /* PWR_CSR_EWUP2 */
+#if defined(PWR_CSR_EWUP3)
+#define LL_PWR_CSR_EWUP3                   PWR_CSR_EWUP3          /*!< Enable WKUP pin 3 */
+#endif /* PWR_CSR_EWUP3 */
+/**
+  * @}
+  */
+
+/** @defgroup PWR_LL_EC_REGU_VOLTAGE Regulator Voltage
+  * @{
+  */
+#if defined(PWR_CR_VOS_0)
+#define LL_PWR_REGU_VOLTAGE_SCALE3         (PWR_CR_VOS_0)
+#define LL_PWR_REGU_VOLTAGE_SCALE2         (PWR_CR_VOS_1)
+#define LL_PWR_REGU_VOLTAGE_SCALE1         (PWR_CR_VOS_0 | PWR_CR_VOS_1) /* The SCALE1 is not available for STM32F401xx devices */
+#else
+#define LL_PWR_REGU_VOLTAGE_SCALE1         (PWR_CR_VOS)
+#define LL_PWR_REGU_VOLTAGE_SCALE2         0x00000000U
+#endif /* PWR_CR_VOS_0 */
+/**
+  * @}
+  */
+
+/** @defgroup PWR_LL_EC_MODE_PWR Mode Power
+  * @{
+  */
+#define LL_PWR_MODE_STOP_MAINREGU             0x00000000U                    /*!< Enter Stop mode when the CPU enters deepsleep */
+#define LL_PWR_MODE_STOP_LPREGU               (PWR_CR_LPDS)                  /*!< Enter Stop mode (with low power Regulator ON) when the CPU enters deepsleep */
+#if defined(PWR_CR_MRUDS) && defined(PWR_CR_LPUDS) && defined(PWR_CR_FPDS)
+#define LL_PWR_MODE_STOP_MAINREGU_UNDERDRIVE  (PWR_CR_MRUDS | PWR_CR_FPDS)                 /*!< Enter Stop mode (with main Regulator in under-drive mode) when the CPU enters deepsleep */
+#define LL_PWR_MODE_STOP_LPREGU_UNDERDRIVE    (PWR_CR_LPDS | PWR_CR_LPUDS | PWR_CR_FPDS)   /*!< Enter Stop mode (with low power Regulator in under-drive mode) when the CPU enters deepsleep */
+#endif /* PWR_CR_MRUDS && PWR_CR_LPUDS && PWR_CR_FPDS */
+#if defined(PWR_CR_MRLVDS) && defined(PWR_CR_LPLVDS) && defined(PWR_CR_FPDS)
+#define LL_PWR_MODE_STOP_MAINREGU_DEEPSLEEP  (PWR_CR_MRLVDS | PWR_CR_FPDS)                 /*!< Enter Stop mode (with main Regulator in Deep Sleep mode) when the CPU enters deepsleep */
+#define LL_PWR_MODE_STOP_LPREGU_DEEPSLEEP    (PWR_CR_LPDS | PWR_CR_LPLVDS | PWR_CR_FPDS)   /*!< Enter Stop mode (with low power Regulator in Deep Sleep mode) when the CPU enters deepsleep */
+#endif /* PWR_CR_MRLVDS && PWR_CR_LPLVDS && PWR_CR_FPDS */
+#define LL_PWR_MODE_STANDBY                   (PWR_CR_PDDS)                  /*!< Enter Standby mode when the CPU enters deepsleep */
+/**
+  * @}
+  */
+
+/** @defgroup PWR_LL_EC_REGU_MODE_DS_MODE  Regulator Mode In Deep Sleep Mode
+ * @{
+ */
+#define LL_PWR_REGU_DSMODE_MAIN        0x00000000U           /*!< Voltage Regulator in main mode during deepsleep mode */
+#define LL_PWR_REGU_DSMODE_LOW_POWER   (PWR_CR_LPDS)         /*!< Voltage Regulator in low-power mode during deepsleep mode */
+/**
+  * @}
+  */
+
+/** @defgroup PWR_LL_EC_PVDLEVEL Power Voltage Detector Level
+  * @{
+  */
+#define LL_PWR_PVDLEVEL_0                  (PWR_CR_PLS_LEV0)      /*!< Voltage threshold detected by PVD 2.2 V */
+#define LL_PWR_PVDLEVEL_1                  (PWR_CR_PLS_LEV1)      /*!< Voltage threshold detected by PVD 2.3 V */
+#define LL_PWR_PVDLEVEL_2                  (PWR_CR_PLS_LEV2)      /*!< Voltage threshold detected by PVD 2.4 V */
+#define LL_PWR_PVDLEVEL_3                  (PWR_CR_PLS_LEV3)      /*!< Voltage threshold detected by PVD 2.5 V */
+#define LL_PWR_PVDLEVEL_4                  (PWR_CR_PLS_LEV4)      /*!< Voltage threshold detected by PVD 2.6 V */
+#define LL_PWR_PVDLEVEL_5                  (PWR_CR_PLS_LEV5)      /*!< Voltage threshold detected by PVD 2.7 V */
+#define LL_PWR_PVDLEVEL_6                  (PWR_CR_PLS_LEV6)      /*!< Voltage threshold detected by PVD 2.8 V */
+#define LL_PWR_PVDLEVEL_7                  (PWR_CR_PLS_LEV7)      /*!< Voltage threshold detected by PVD 2.9 V */
+/**
+  * @}
+  */
+/** @defgroup PWR_LL_EC_WAKEUP_PIN  Wakeup Pins
+  * @{
+  */
+#if defined(PWR_CSR_EWUP)
+#define LL_PWR_WAKEUP_PIN1                 (PWR_CSR_EWUP)         /*!< WKUP pin : PA0 */
+#endif /* PWR_CSR_EWUP */
+#if defined(PWR_CSR_EWUP1)
+#define LL_PWR_WAKEUP_PIN1                 (PWR_CSR_EWUP1)        /*!< WKUP pin 1 : PA0 */
+#endif /* PWR_CSR_EWUP1 */
+#if defined(PWR_CSR_EWUP2)
+#define LL_PWR_WAKEUP_PIN2                 (PWR_CSR_EWUP2)        /*!< WKUP pin 2 : PC0 or PC13 according to device */
+#endif /* PWR_CSR_EWUP2 */
+#if defined(PWR_CSR_EWUP3)
+#define LL_PWR_WAKEUP_PIN3                 (PWR_CSR_EWUP3)        /*!< WKUP pin 3 : PC1 */
+#endif /* PWR_CSR_EWUP3 */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup PWR_LL_Exported_Macros PWR Exported Macros
+  * @{
+  */
+
+/** @defgroup PWR_LL_EM_WRITE_READ Common write and read registers Macros
+  * @{
+  */
+
+/**
+  * @brief  Write a value in PWR register
+  * @param  __REG__ Register to be written
+  * @param  __VALUE__ Value to be written in the register
+  * @retval None
+  */
+#define LL_PWR_WriteReg(__REG__, __VALUE__) WRITE_REG(PWR->__REG__, (__VALUE__))
+
+/**
+  * @brief  Read a value in PWR register
+  * @param  __REG__ Register to be read
+  * @retval Register value
+  */
+#define LL_PWR_ReadReg(__REG__) READ_REG(PWR->__REG__)
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup PWR_LL_Exported_Functions PWR Exported Functions
+  * @{
+  */
+
+/** @defgroup PWR_LL_EF_Configuration Configuration
+  * @{
+  */
+#if defined(PWR_CR_FISSR)
+/**
+  * @brief  Enable FLASH interface STOP while system Run is ON
+  * @rmtoll CR    FISSR       LL_PWR_EnableFLASHInterfaceSTOP
+  * @note  This mode is enabled only with STOP low power mode.
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_EnableFLASHInterfaceSTOP(void)
+{
+  SET_BIT(PWR->CR, PWR_CR_FISSR);
+}
+
+/**
+  * @brief  Disable FLASH Interface STOP while system Run is ON
+  * @rmtoll CR    FISSR       LL_PWR_DisableFLASHInterfaceSTOP
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_DisableFLASHInterfaceSTOP(void)
+{
+  CLEAR_BIT(PWR->CR, PWR_CR_FISSR);
+}
+
+/**
+  * @brief  Check if FLASH Interface STOP while system Run feature is enabled
+  * @rmtoll CR    FISSR       LL_PWR_IsEnabledFLASHInterfaceSTOP
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsEnabledFLASHInterfaceSTOP(void)
+{
+  return (READ_BIT(PWR->CR, PWR_CR_FISSR) == (PWR_CR_FISSR));
+}
+#endif /* PWR_CR_FISSR */
+
+#if defined(PWR_CR_FMSSR)
+/**
+  * @brief  Enable FLASH Memory STOP while system Run is ON
+  * @rmtoll CR    FMSSR       LL_PWR_EnableFLASHMemorySTOP
+  * @note  This mode is enabled only with STOP low power mode.
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_EnableFLASHMemorySTOP(void)
+{
+  SET_BIT(PWR->CR, PWR_CR_FMSSR);
+}
+
+/**
+  * @brief  Disable FLASH Memory STOP while system Run is ON
+  * @rmtoll CR    FMSSR       LL_PWR_DisableFLASHMemorySTOP
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_DisableFLASHMemorySTOP(void)
+{
+  CLEAR_BIT(PWR->CR, PWR_CR_FMSSR);
+}
+
+/**
+  * @brief  Check if FLASH Memory STOP while system Run feature is enabled
+  * @rmtoll CR    FMSSR       LL_PWR_IsEnabledFLASHMemorySTOP
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsEnabledFLASHMemorySTOP(void)
+{
+  return (READ_BIT(PWR->CR, PWR_CR_FMSSR) == (PWR_CR_FMSSR));
+}
+#endif /* PWR_CR_FMSSR */
+#if defined(PWR_CR_UDEN)
+/**
+  * @brief  Enable Under Drive Mode
+  * @rmtoll CR    UDEN       LL_PWR_EnableUnderDriveMode
+  * @note  This mode is enabled only with STOP low power mode.
+  *        In this mode, the 1.2V domain is preserved in reduced leakage mode. This 
+  *        mode is only available when the main Regulator or the low power Regulator 
+  *        is in low voltage mode.      
+  * @note  If the Under-drive mode was enabled, it is automatically disabled after 
+  *        exiting Stop mode. 
+  *        When the voltage Regulator operates in Under-drive mode, an additional  
+  *        startup delay is induced when waking up from Stop mode.
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_EnableUnderDriveMode(void)
+{
+  SET_BIT(PWR->CR, PWR_CR_UDEN);
+}
+
+/**
+  * @brief  Disable Under Drive Mode
+  * @rmtoll CR    UDEN       LL_PWR_DisableUnderDriveMode
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_DisableUnderDriveMode(void)
+{
+  CLEAR_BIT(PWR->CR, PWR_CR_UDEN);
+}
+
+/**
+  * @brief  Check if Under Drive Mode is enabled
+  * @rmtoll CR    UDEN       LL_PWR_IsEnabledUnderDriveMode
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsEnabledUnderDriveMode(void)
+{
+  return (READ_BIT(PWR->CR, PWR_CR_UDEN) == (PWR_CR_UDEN));
+}
+#endif /* PWR_CR_UDEN */
+
+#if defined(PWR_CR_ODSWEN)
+/**
+  * @brief  Enable Over drive switching
+  * @rmtoll CR    ODSWEN       LL_PWR_EnableOverDriveSwitching
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_EnableOverDriveSwitching(void)
+{
+  SET_BIT(PWR->CR, PWR_CR_ODSWEN);
+}
+
+/**
+  * @brief  Disable Over drive switching
+  * @rmtoll CR    ODSWEN       LL_PWR_DisableOverDriveSwitching
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_DisableOverDriveSwitching(void)
+{
+  CLEAR_BIT(PWR->CR, PWR_CR_ODSWEN);
+}
+
+/**
+  * @brief  Check if Over drive switching is enabled
+  * @rmtoll CR    ODSWEN       LL_PWR_IsEnabledOverDriveSwitching
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsEnabledOverDriveSwitching(void)
+{
+  return (READ_BIT(PWR->CR, PWR_CR_ODSWEN) == (PWR_CR_ODSWEN));
+}
+#endif /* PWR_CR_ODSWEN */
+#if defined(PWR_CR_ODEN)
+/**
+  * @brief  Enable Over drive Mode
+  * @rmtoll CR    ODEN       LL_PWR_EnableOverDriveMode
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_EnableOverDriveMode(void)
+{
+  SET_BIT(PWR->CR, PWR_CR_ODEN);
+}
+
+/**
+  * @brief  Disable Over drive Mode
+  * @rmtoll CR    ODEN       LL_PWR_DisableOverDriveMode
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_DisableOverDriveMode(void)
+{
+  CLEAR_BIT(PWR->CR, PWR_CR_ODEN);
+}
+
+/**
+  * @brief  Check if Over drive switching is enabled
+  * @rmtoll CR    ODEN       LL_PWR_IsEnabledOverDriveMode
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsEnabledOverDriveMode(void)
+{
+  return (READ_BIT(PWR->CR, PWR_CR_ODEN) == (PWR_CR_ODEN));
+}
+#endif /* PWR_CR_ODEN */
+#if defined(PWR_CR_MRUDS)
+/**
+  * @brief  Enable Main Regulator in deepsleep under-drive Mode
+  * @rmtoll CR    MRUDS       LL_PWR_EnableMainRegulatorDeepSleepUDMode
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_EnableMainRegulatorDeepSleepUDMode(void)
+{
+  SET_BIT(PWR->CR, PWR_CR_MRUDS);
+}
+
+/**
+  * @brief  Disable Main Regulator in deepsleep under-drive Mode
+  * @rmtoll CR    MRUDS       LL_PWR_DisableMainRegulatorDeepSleepUDMode
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_DisableMainRegulatorDeepSleepUDMode(void)
+{
+  CLEAR_BIT(PWR->CR, PWR_CR_MRUDS);
+}
+
+/**
+  * @brief  Check if Main Regulator in deepsleep under-drive Mode is enabled
+  * @rmtoll CR    MRUDS       LL_PWR_IsEnabledMainRegulatorDeepSleepUDMode
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsEnabledMainRegulatorDeepSleepUDMode(void)
+{
+  return (READ_BIT(PWR->CR, PWR_CR_MRUDS) == (PWR_CR_MRUDS));
+}
+#endif /* PWR_CR_MRUDS */
+
+#if defined(PWR_CR_LPUDS)
+/**
+  * @brief  Enable Low Power Regulator in deepsleep under-drive Mode
+  * @rmtoll CR    LPUDS       LL_PWR_EnableLowPowerRegulatorDeepSleepUDMode
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_EnableLowPowerRegulatorDeepSleepUDMode(void)
+{
+  SET_BIT(PWR->CR, PWR_CR_LPUDS);
+}
+
+/**
+  * @brief  Disable Low Power Regulator in deepsleep under-drive Mode
+  * @rmtoll CR    LPUDS       LL_PWR_DisableLowPowerRegulatorDeepSleepUDMode
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_DisableLowPowerRegulatorDeepSleepUDMode(void)
+{
+  CLEAR_BIT(PWR->CR, PWR_CR_LPUDS);
+}
+
+/**
+  * @brief  Check if Low Power Regulator in deepsleep under-drive Mode is enabled
+  * @rmtoll CR    LPUDS       LL_PWR_IsEnabledLowPowerRegulatorDeepSleepUDMode
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsEnabledLowPowerRegulatorDeepSleepUDMode(void)
+{
+  return (READ_BIT(PWR->CR, PWR_CR_LPUDS) == (PWR_CR_LPUDS));
+}
+#endif /* PWR_CR_LPUDS */
+
+#if defined(PWR_CR_MRLVDS)
+/**
+  * @brief  Enable Main Regulator low voltage Mode
+  * @rmtoll CR    MRLVDS       LL_PWR_EnableMainRegulatorLowVoltageMode
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_EnableMainRegulatorLowVoltageMode(void)
+{
+  SET_BIT(PWR->CR, PWR_CR_MRLVDS);
+}
+
+/**
+  * @brief  Disable Main Regulator low voltage Mode
+  * @rmtoll CR    MRLVDS       LL_PWR_DisableMainRegulatorLowVoltageMode
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_DisableMainRegulatorLowVoltageMode(void)
+{
+  CLEAR_BIT(PWR->CR, PWR_CR_MRLVDS);
+}
+
+/**
+  * @brief  Check if Main Regulator low voltage Mode is enabled
+  * @rmtoll CR    MRLVDS       LL_PWR_IsEnabledMainRegulatorLowVoltageMode
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsEnabledMainRegulatorLowVoltageMode(void)
+{
+  return (READ_BIT(PWR->CR, PWR_CR_MRLVDS) == (PWR_CR_MRLVDS));
+}
+#endif /* PWR_CR_MRLVDS */
+
+#if defined(PWR_CR_LPLVDS)
+/**
+  * @brief  Enable Low Power Regulator low voltage Mode
+  * @rmtoll CR    LPLVDS       LL_PWR_EnableLowPowerRegulatorLowVoltageMode
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_EnableLowPowerRegulatorLowVoltageMode(void)
+{
+  SET_BIT(PWR->CR, PWR_CR_LPLVDS);
+}
+
+/**
+  * @brief  Disable Low Power Regulator low voltage Mode
+  * @rmtoll CR    LPLVDS       LL_PWR_DisableLowPowerRegulatorLowVoltageMode
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_DisableLowPowerRegulatorLowVoltageMode(void)
+{
+  CLEAR_BIT(PWR->CR, PWR_CR_LPLVDS);
+}
+
+/**
+  * @brief  Check if Low Power Regulator low voltage Mode is enabled
+  * @rmtoll CR    LPLVDS       LL_PWR_IsEnabledLowPowerRegulatorLowVoltageMode
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsEnabledLowPowerRegulatorLowVoltageMode(void)
+{
+  return (READ_BIT(PWR->CR, PWR_CR_LPLVDS) == (PWR_CR_LPLVDS));
+}
+#endif /* PWR_CR_LPLVDS */
+/**
+  * @brief  Set the main internal Regulator output voltage
+  * @rmtoll CR    VOS       LL_PWR_SetRegulVoltageScaling
+  * @param  VoltageScaling This parameter can be one of the following values:
+  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1 (*)
+  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
+  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
+  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
+{
+  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
+}
+
+/**
+  * @brief  Get the main internal Regulator output voltage
+  * @rmtoll CR    VOS       LL_PWR_GetRegulVoltageScaling
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE1 (*)
+  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE2
+  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
+  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
+  */
+__STATIC_INLINE uint32_t LL_PWR_GetRegulVoltageScaling(void)
+{
+  return (uint32_t)(READ_BIT(PWR->CR, PWR_CR_VOS));
+}
+/**
+  * @brief  Enable the Flash Power Down in Stop Mode
+  * @rmtoll CR    FPDS       LL_PWR_EnableFlashPowerDown
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_EnableFlashPowerDown(void)
+{
+  SET_BIT(PWR->CR, PWR_CR_FPDS);
+}
+
+/**
+  * @brief  Disable the Flash Power Down in Stop Mode
+  * @rmtoll CR    FPDS       LL_PWR_DisableFlashPowerDown
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_DisableFlashPowerDown(void)
+{
+  CLEAR_BIT(PWR->CR, PWR_CR_FPDS);
+}
+
+/**
+  * @brief  Check if the Flash Power Down in Stop Mode is enabled
+  * @rmtoll CR    FPDS       LL_PWR_IsEnabledFlashPowerDown
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsEnabledFlashPowerDown(void)
+{
+  return (READ_BIT(PWR->CR, PWR_CR_FPDS) == (PWR_CR_FPDS));
+}
+
+/**
+  * @brief  Enable access to the backup domain
+  * @rmtoll CR    DBP       LL_PWR_EnableBkUpAccess
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_EnableBkUpAccess(void)
+{
+  SET_BIT(PWR->CR, PWR_CR_DBP);
+}
+
+/**
+  * @brief  Disable access to the backup domain
+  * @rmtoll CR    DBP       LL_PWR_DisableBkUpAccess
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_DisableBkUpAccess(void)
+{
+  CLEAR_BIT(PWR->CR, PWR_CR_DBP);
+}
+
+/**
+  * @brief  Check if the backup domain is enabled
+  * @rmtoll CR    DBP       LL_PWR_IsEnabledBkUpAccess
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
+{
+  return (READ_BIT(PWR->CR, PWR_CR_DBP) == (PWR_CR_DBP));
+}
+/**
+  * @brief  Enable the backup Regulator
+  * @rmtoll CSR    BRE       LL_PWR_EnableBkUpRegulator
+  * @note The BRE bit of the PWR_CSR register is protected against parasitic write access.
+  * The LL_PWR_EnableBkUpAccess() must be called before using this API.
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_EnableBkUpRegulator(void)
+{
+  SET_BIT(PWR->CSR, PWR_CSR_BRE);
+}
+
+/**
+  * @brief  Disable the backup Regulator
+  * @rmtoll CSR    BRE       LL_PWR_DisableBkUpRegulator
+  * @note The BRE bit of the PWR_CSR register is protected against parasitic write access.
+  * The LL_PWR_EnableBkUpAccess() must be called before using this API.
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_DisableBkUpRegulator(void)
+{
+  CLEAR_BIT(PWR->CSR, PWR_CSR_BRE);
+}
+
+/**
+  * @brief  Check if the backup Regulator is enabled
+  * @rmtoll CSR    BRE       LL_PWR_IsEnabledBkUpRegulator
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpRegulator(void)
+{
+  return (READ_BIT(PWR->CSR, PWR_CSR_BRE) == (PWR_CSR_BRE));
+}
+
+/**
+  * @brief  Set voltage Regulator mode during deep sleep mode
+  * @rmtoll CR    LPDS         LL_PWR_SetRegulModeDS
+  * @param  RegulMode This parameter can be one of the following values:
+  *         @arg @ref LL_PWR_REGU_DSMODE_MAIN
+  *         @arg @ref LL_PWR_REGU_DSMODE_LOW_POWER
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_SetRegulModeDS(uint32_t RegulMode)
+{
+  MODIFY_REG(PWR->CR, PWR_CR_LPDS, RegulMode);
+}
+
+/**
+  * @brief  Get voltage Regulator mode during deep sleep mode
+  * @rmtoll CR    LPDS         LL_PWR_GetRegulModeDS
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_PWR_REGU_DSMODE_MAIN
+  *         @arg @ref LL_PWR_REGU_DSMODE_LOW_POWER
+  */
+__STATIC_INLINE uint32_t LL_PWR_GetRegulModeDS(void)
+{
+  return (uint32_t)(READ_BIT(PWR->CR, PWR_CR_LPDS));
+}
+
+/**
+  * @brief  Set Power Down mode when CPU enters deepsleep
+  * @rmtoll CR    PDDS         LL_PWR_SetPowerMode\n
+  * @rmtoll CR    MRUDS        LL_PWR_SetPowerMode\n
+  * @rmtoll CR    LPUDS        LL_PWR_SetPowerMode\n
+  * @rmtoll CR    FPDS         LL_PWR_SetPowerMode\n
+  * @rmtoll CR    MRLVDS       LL_PWR_SetPowerMode\n
+  * @rmtoll CR    LPlVDS       LL_PWR_SetPowerMode\n
+  * @rmtoll CR    FPDS         LL_PWR_SetPowerMode\n
+  * @rmtoll CR    LPDS         LL_PWR_SetPowerMode
+  * @param  PDMode This parameter can be one of the following values:
+  *         @arg @ref LL_PWR_MODE_STOP_MAINREGU
+  *         @arg @ref LL_PWR_MODE_STOP_LPREGU
+  *         @arg @ref LL_PWR_MODE_STOP_MAINREGU_UNDERDRIVE (*)
+  *         @arg @ref LL_PWR_MODE_STOP_LPREGU_UNDERDRIVE (*)
+  *         @arg @ref LL_PWR_MODE_STOP_MAINREGU_DEEPSLEEP (*)
+  *         @arg @ref LL_PWR_MODE_STOP_LPREGU_DEEPSLEEP (*)
+  *
+  *         (*) not available on all devices
+  *         @arg @ref LL_PWR_MODE_STANDBY
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_SetPowerMode(uint32_t PDMode)
+{
+#if defined(PWR_CR_MRUDS) && defined(PWR_CR_LPUDS) && defined(PWR_CR_FPDS)
+  MODIFY_REG(PWR->CR, (PWR_CR_PDDS | PWR_CR_LPDS | PWR_CR_FPDS | PWR_CR_LPUDS | PWR_CR_MRUDS), PDMode);
+#elif defined(PWR_CR_MRLVDS) && defined(PWR_CR_LPLVDS) && defined(PWR_CR_FPDS)
+  MODIFY_REG(PWR->CR, (PWR_CR_PDDS | PWR_CR_LPDS | PWR_CR_FPDS | PWR_CR_LPLVDS | PWR_CR_MRLVDS), PDMode);
+#else
+  MODIFY_REG(PWR->CR, (PWR_CR_PDDS| PWR_CR_LPDS), PDMode);
+#endif /* PWR_CR_MRUDS && PWR_CR_LPUDS && PWR_CR_FPDS */
+}
+
+/**
+  * @brief  Get Power Down mode when CPU enters deepsleep
+  * @rmtoll CR    PDDS         LL_PWR_GetPowerMode\n
+  * @rmtoll CR    MRUDS        LL_PWR_GetPowerMode\n
+  * @rmtoll CR    LPUDS        LL_PWR_GetPowerMode\n
+  * @rmtoll CR    FPDS         LL_PWR_GetPowerMode\n
+  * @rmtoll CR    MRLVDS       LL_PWR_GetPowerMode\n
+  * @rmtoll CR    LPLVDS       LL_PWR_GetPowerMode\n
+  * @rmtoll CR    FPDS         LL_PWR_GetPowerMode\n
+  * @rmtoll CR    LPDS         LL_PWR_GetPowerMode
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_PWR_MODE_STOP_MAINREGU
+  *         @arg @ref LL_PWR_MODE_STOP_LPREGU
+  *         @arg @ref LL_PWR_MODE_STOP_MAINREGU_UNDERDRIVE (*)
+  *         @arg @ref LL_PWR_MODE_STOP_LPREGU_UNDERDRIVE (*)
+  *         @arg @ref LL_PWR_MODE_STOP_MAINREGU_DEEPSLEEP (*)
+  *         @arg @ref LL_PWR_MODE_STOP_LPREGU_DEEPSLEEP (*)
+  *
+  *         (*) not available on all devices
+  *         @arg @ref LL_PWR_MODE_STANDBY
+  */
+__STATIC_INLINE uint32_t LL_PWR_GetPowerMode(void)
+{
+#if defined(PWR_CR_MRUDS) && defined(PWR_CR_LPUDS) && defined(PWR_CR_FPDS)
+  return (uint32_t)(READ_BIT(PWR->CR, (PWR_CR_PDDS | PWR_CR_LPDS | PWR_CR_FPDS | PWR_CR_LPUDS | PWR_CR_MRUDS)));
+#elif defined(PWR_CR_MRLVDS) && defined(PWR_CR_LPLVDS) && defined(PWR_CR_FPDS)
+  return (uint32_t)(READ_BIT(PWR->CR, (PWR_CR_PDDS | PWR_CR_LPDS | PWR_CR_FPDS | PWR_CR_LPLVDS | PWR_CR_MRLVDS)));
+#else
+  return (uint32_t)(READ_BIT(PWR->CR, (PWR_CR_PDDS| PWR_CR_LPDS)));
+#endif /* PWR_CR_MRUDS && PWR_CR_LPUDS && PWR_CR_FPDS */
+}
+
+/**
+  * @brief  Configure the voltage threshold detected by the Power Voltage Detector
+  * @rmtoll CR    PLS       LL_PWR_SetPVDLevel
+  * @param  PVDLevel This parameter can be one of the following values:
+  *         @arg @ref LL_PWR_PVDLEVEL_0
+  *         @arg @ref LL_PWR_PVDLEVEL_1
+  *         @arg @ref LL_PWR_PVDLEVEL_2
+  *         @arg @ref LL_PWR_PVDLEVEL_3
+  *         @arg @ref LL_PWR_PVDLEVEL_4
+  *         @arg @ref LL_PWR_PVDLEVEL_5
+  *         @arg @ref LL_PWR_PVDLEVEL_6
+  *         @arg @ref LL_PWR_PVDLEVEL_7
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_SetPVDLevel(uint32_t PVDLevel)
+{
+  MODIFY_REG(PWR->CR, PWR_CR_PLS, PVDLevel);
+}
+
+/**
+  * @brief  Get the voltage threshold detection
+  * @rmtoll CR    PLS       LL_PWR_GetPVDLevel
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_PWR_PVDLEVEL_0
+  *         @arg @ref LL_PWR_PVDLEVEL_1
+  *         @arg @ref LL_PWR_PVDLEVEL_2
+  *         @arg @ref LL_PWR_PVDLEVEL_3
+  *         @arg @ref LL_PWR_PVDLEVEL_4
+  *         @arg @ref LL_PWR_PVDLEVEL_5
+  *         @arg @ref LL_PWR_PVDLEVEL_6
+  *         @arg @ref LL_PWR_PVDLEVEL_7
+  */
+__STATIC_INLINE uint32_t LL_PWR_GetPVDLevel(void)
+{
+  return (uint32_t)(READ_BIT(PWR->CR, PWR_CR_PLS));
+}
+
+/**
+  * @brief  Enable Power Voltage Detector
+  * @rmtoll CR    PVDE       LL_PWR_EnablePVD
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_EnablePVD(void)
+{
+  SET_BIT(PWR->CR, PWR_CR_PVDE);
+}
+
+/**
+  * @brief  Disable Power Voltage Detector
+  * @rmtoll CR    PVDE       LL_PWR_DisablePVD
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_DisablePVD(void)
+{
+  CLEAR_BIT(PWR->CR, PWR_CR_PVDE);
+}
+
+/**
+  * @brief  Check if Power Voltage Detector is enabled
+  * @rmtoll CR    PVDE       LL_PWR_IsEnabledPVD
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsEnabledPVD(void)
+{
+  return (READ_BIT(PWR->CR, PWR_CR_PVDE) == (PWR_CR_PVDE));
+}
+
+/**
+  * @brief  Enable the WakeUp PINx functionality
+  * @rmtoll CSR   EWUP        LL_PWR_EnableWakeUpPin\n
+  * @rmtoll CSR   EWUP1       LL_PWR_EnableWakeUpPin\n
+  * @rmtoll CSR   EWUP2       LL_PWR_EnableWakeUpPin\n
+  * @rmtoll CSR   EWUP3       LL_PWR_EnableWakeUpPin
+  * @param  WakeUpPin This parameter can be one of the following values:
+  *         @arg @ref LL_PWR_WAKEUP_PIN1
+  *         @arg @ref LL_PWR_WAKEUP_PIN2 (*)
+  *         @arg @ref LL_PWR_WAKEUP_PIN3 (*)
+  *
+  *         (*) not available on all devices
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_EnableWakeUpPin(uint32_t WakeUpPin)
+{
+  SET_BIT(PWR->CSR, WakeUpPin);
+}
+
+/**
+  * @brief  Disable the WakeUp PINx functionality
+  * @rmtoll CSR   EWUP        LL_PWR_DisableWakeUpPin\n
+  * @rmtoll CSR   EWUP1       LL_PWR_DisableWakeUpPin\n
+  * @rmtoll CSR   EWUP2       LL_PWR_DisableWakeUpPin\n
+  * @rmtoll CSR   EWUP3       LL_PWR_DisableWakeUpPin
+  * @param  WakeUpPin This parameter can be one of the following values:
+  *         @arg @ref LL_PWR_WAKEUP_PIN1
+  *         @arg @ref LL_PWR_WAKEUP_PIN2 (*)
+  *         @arg @ref LL_PWR_WAKEUP_PIN3 (*)
+  *
+  *         (*) not available on all devices
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_DisableWakeUpPin(uint32_t WakeUpPin)
+{
+  CLEAR_BIT(PWR->CSR, WakeUpPin);
+}
+
+/**
+  * @brief  Check if the WakeUp PINx functionality is enabled
+  * @rmtoll CSR   EWUP        LL_PWR_IsEnabledWakeUpPin\n
+  * @rmtoll CSR   EWUP1       LL_PWR_IsEnabledWakeUpPin\n
+  * @rmtoll CSR   EWUP2       LL_PWR_IsEnabledWakeUpPin\n
+  * @rmtoll CSR   EWUP3       LL_PWR_IsEnabledWakeUpPin
+  * @param  WakeUpPin This parameter can be one of the following values:
+  *         @arg @ref LL_PWR_WAKEUP_PIN1
+  *         @arg @ref LL_PWR_WAKEUP_PIN2 (*)
+  *         @arg @ref LL_PWR_WAKEUP_PIN3 (*)
+  *
+  *         (*) not available on all devices
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsEnabledWakeUpPin(uint32_t WakeUpPin)
+{
+  return (READ_BIT(PWR->CSR, WakeUpPin) == (WakeUpPin));
+}
+
+
+/**
+  * @}
+  */
+
+/** @defgroup PWR_LL_EF_FLAG_Management FLAG_Management
+  * @{
+  */
+
+/**
+  * @brief  Get Wake-up Flag
+  * @rmtoll CSR   WUF       LL_PWR_IsActiveFlag_WU
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_WU(void)
+{
+  return (READ_BIT(PWR->CSR, PWR_CSR_WUF) == (PWR_CSR_WUF));
+}
+
+/**
+  * @brief  Get Standby Flag
+  * @rmtoll CSR   SBF       LL_PWR_IsActiveFlag_SB
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_SB(void)
+{
+  return (READ_BIT(PWR->CSR, PWR_CSR_SBF) == (PWR_CSR_SBF));
+}
+
+/**
+  * @brief  Get Backup Regulator ready Flag
+  * @rmtoll CSR   BRR       LL_PWR_IsActiveFlag_BRR
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_BRR(void)
+{
+  return (READ_BIT(PWR->CSR, PWR_CSR_BRR) == (PWR_CSR_BRR));
+}
+/**
+  * @brief  Indicate whether VDD voltage is below the selected PVD threshold
+  * @rmtoll CSR   PVDO       LL_PWR_IsActiveFlag_PVDO
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_PVDO(void)
+{
+  return (READ_BIT(PWR->CSR, PWR_CSR_PVDO) == (PWR_CSR_PVDO));
+}
+
+/**
+  * @brief  Indicate whether the Regulator is ready in the selected voltage range or if its output voltage is still changing to the required voltage level
+  * @rmtoll CSR   VOS       LL_PWR_IsActiveFlag_VOS
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
+{
+  return (READ_BIT(PWR->CSR, LL_PWR_CSR_VOS) == (LL_PWR_CSR_VOS));
+}
+#if defined(PWR_CR_ODEN)
+/**
+  * @brief  Indicate whether the Over-Drive mode is ready or not
+  * @rmtoll CSR   ODRDY       LL_PWR_IsActiveFlag_OD
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_OD(void)
+{
+  return (READ_BIT(PWR->CSR, PWR_CSR_ODRDY) == (PWR_CSR_ODRDY));
+}
+#endif /* PWR_CR_ODEN */
+
+#if defined(PWR_CR_ODSWEN)
+/**
+  * @brief  Indicate whether the Over-Drive mode switching is ready or not
+  * @rmtoll CSR   ODSWRDY       LL_PWR_IsActiveFlag_ODSW
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_ODSW(void)
+{
+  return (READ_BIT(PWR->CSR, PWR_CSR_ODSWRDY) == (PWR_CSR_ODSWRDY));
+}
+#endif /* PWR_CR_ODSWEN */
+
+#if defined(PWR_CR_UDEN)
+/**
+  * @brief  Indicate whether the Under-Drive mode is ready or not
+  * @rmtoll CSR   UDRDY       LL_PWR_IsActiveFlag_UD
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_UD(void)
+{
+  return (READ_BIT(PWR->CSR, PWR_CSR_UDRDY) == (PWR_CSR_UDRDY));
+}
+#endif /* PWR_CR_UDEN */
+/**
+  * @brief  Clear Standby Flag
+  * @rmtoll CR   CSBF       LL_PWR_ClearFlag_SB
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_ClearFlag_SB(void)
+{
+  SET_BIT(PWR->CR, PWR_CR_CSBF);
+}
+
+/**
+  * @brief  Clear Wake-up Flags
+  * @rmtoll CR   CWUF       LL_PWR_ClearFlag_WU
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_ClearFlag_WU(void)
+{
+  SET_BIT(PWR->CR, PWR_CR_CWUF);
+}
+#if defined(PWR_CSR_UDRDY)
+/**
+  * @brief  Clear Under-Drive ready Flag
+  * @rmtoll CSR          UDRDY         LL_PWR_ClearFlag_UD
+  * @retval None
+  */
+__STATIC_INLINE void LL_PWR_ClearFlag_UD(void)
+{
+  WRITE_REG(PWR->CSR, PWR_CSR_UDRDY);
+}
+#endif /* PWR_CSR_UDRDY */
+
+/**
+  * @}
+  */
+
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup PWR_LL_EF_Init De-initialization function
+  * @{
+  */
+ErrorStatus LL_PWR_DeInit(void);
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* defined(PWR) */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __STM32F4xx_LL_PWR_H */
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h
new file mode 100644
index 0000000..0a6a5b9
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_rcc.h
@@ -0,0 +1,7101 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_ll_rcc.h
+  * @author  MCD Application Team
+  * @brief   Header file of RCC LL module.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file in
+  * the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32F4xx_LL_RCC_H
+#define __STM32F4xx_LL_RCC_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx.h"
+
+/** @addtogroup STM32F4xx_LL_Driver
+  * @{
+  */
+
+#if defined(RCC)
+
+/** @defgroup RCC_LL RCC
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/** @defgroup RCC_LL_Private_Variables RCC Private Variables
+  * @{
+  */
+
+#if defined(RCC_PLLSAI_SUPPORT) && defined(LTDC)
+static const uint8_t aRCC_PLLSAIDIVRPrescTable[4] = {2, 4, 8, 16};
+#endif /* RCC_PLLSAI_SUPPORT && LTDC */
+
+/**
+  * @}
+  */
+/* Private constants ---------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup RCC_LL_Private_Macros RCC Private Macros
+  * @{
+  */
+/**
+  * @}
+  */
+#endif /*USE_FULL_LL_DRIVER*/
+/* Exported types ------------------------------------------------------------*/
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup RCC_LL_Exported_Types RCC Exported Types
+  * @{
+  */
+
+/** @defgroup LL_ES_CLOCK_FREQ Clocks Frequency Structure
+  * @{
+  */
+
+/**
+  * @brief  RCC Clocks Frequency Structure
+  */
+typedef struct
+{
+  uint32_t SYSCLK_Frequency;        /*!< SYSCLK clock frequency */
+  uint32_t HCLK_Frequency;          /*!< HCLK clock frequency */
+  uint32_t PCLK1_Frequency;         /*!< PCLK1 clock frequency */
+  uint32_t PCLK2_Frequency;         /*!< PCLK2 clock frequency */
+} LL_RCC_ClocksTypeDef;
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup RCC_LL_Exported_Constants RCC Exported Constants
+  * @{
+  */
+
+/** @defgroup RCC_LL_EC_OSC_VALUES Oscillator Values adaptation
+  * @brief    Defines used to adapt values of different oscillators
+  * @note     These values could be modified in the user environment according to
+  *           HW set-up.
+  * @{
+  */
+#if !defined  (HSE_VALUE)
+#define HSE_VALUE    25000000U  /*!< Value of the HSE oscillator in Hz */
+#endif /* HSE_VALUE */
+
+#if !defined  (HSI_VALUE)
+#define HSI_VALUE    16000000U  /*!< Value of the HSI oscillator in Hz */
+#endif /* HSI_VALUE */
+
+#if !defined  (LSE_VALUE)
+#define LSE_VALUE    32768U     /*!< Value of the LSE oscillator in Hz */
+#endif /* LSE_VALUE */
+
+#if !defined  (LSI_VALUE)
+#define LSI_VALUE    32000U     /*!< Value of the LSI oscillator in Hz */
+#endif /* LSI_VALUE */
+
+#if !defined  (EXTERNAL_CLOCK_VALUE)
+#define EXTERNAL_CLOCK_VALUE    12288000U /*!< Value of the I2S_CKIN external oscillator in Hz */
+#endif /* EXTERNAL_CLOCK_VALUE */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EC_CLEAR_FLAG Clear Flags Defines
+  * @brief    Flags defines which can be used with LL_RCC_WriteReg function
+  * @{
+  */
+#define LL_RCC_CIR_LSIRDYC                RCC_CIR_LSIRDYC     /*!< LSI Ready Interrupt Clear */
+#define LL_RCC_CIR_LSERDYC                RCC_CIR_LSERDYC     /*!< LSE Ready Interrupt Clear */
+#define LL_RCC_CIR_HSIRDYC                RCC_CIR_HSIRDYC     /*!< HSI Ready Interrupt Clear */
+#define LL_RCC_CIR_HSERDYC                RCC_CIR_HSERDYC     /*!< HSE Ready Interrupt Clear */
+#define LL_RCC_CIR_PLLRDYC                RCC_CIR_PLLRDYC     /*!< PLL Ready Interrupt Clear */
+#if defined(RCC_PLLI2S_SUPPORT)
+#define LL_RCC_CIR_PLLI2SRDYC             RCC_CIR_PLLI2SRDYC  /*!< PLLI2S Ready Interrupt Clear */
+#endif /* RCC_PLLI2S_SUPPORT */
+#if defined(RCC_PLLSAI_SUPPORT)
+#define LL_RCC_CIR_PLLSAIRDYC             RCC_CIR_PLLSAIRDYC  /*!< PLLSAI Ready Interrupt Clear */
+#endif /* RCC_PLLSAI_SUPPORT */
+#define LL_RCC_CIR_CSSC                   RCC_CIR_CSSC        /*!< Clock Security System Interrupt Clear */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EC_GET_FLAG Get Flags Defines
+  * @brief    Flags defines which can be used with LL_RCC_ReadReg function
+  * @{
+  */
+#define LL_RCC_CIR_LSIRDYF                RCC_CIR_LSIRDYF     /*!< LSI Ready Interrupt flag */
+#define LL_RCC_CIR_LSERDYF                RCC_CIR_LSERDYF     /*!< LSE Ready Interrupt flag */
+#define LL_RCC_CIR_HSIRDYF                RCC_CIR_HSIRDYF     /*!< HSI Ready Interrupt flag */
+#define LL_RCC_CIR_HSERDYF                RCC_CIR_HSERDYF     /*!< HSE Ready Interrupt flag */
+#define LL_RCC_CIR_PLLRDYF                RCC_CIR_PLLRDYF     /*!< PLL Ready Interrupt flag */
+#if defined(RCC_PLLI2S_SUPPORT)
+#define LL_RCC_CIR_PLLI2SRDYF             RCC_CIR_PLLI2SRDYF  /*!< PLLI2S Ready Interrupt flag */
+#endif /* RCC_PLLI2S_SUPPORT */
+#if defined(RCC_PLLSAI_SUPPORT)
+#define LL_RCC_CIR_PLLSAIRDYF             RCC_CIR_PLLSAIRDYF  /*!< PLLSAI Ready Interrupt flag */
+#endif /* RCC_PLLSAI_SUPPORT */
+#define LL_RCC_CIR_CSSF                   RCC_CIR_CSSF        /*!< Clock Security System Interrupt flag */
+#define LL_RCC_CSR_LPWRRSTF                RCC_CSR_LPWRRSTF   /*!< Low-Power reset flag */
+#define LL_RCC_CSR_PINRSTF                 RCC_CSR_PINRSTF    /*!< PIN reset flag */
+#define LL_RCC_CSR_PORRSTF                 RCC_CSR_PORRSTF    /*!< POR/PDR reset flag */
+#define LL_RCC_CSR_SFTRSTF                 RCC_CSR_SFTRSTF    /*!< Software Reset flag */
+#define LL_RCC_CSR_IWDGRSTF                RCC_CSR_IWDGRSTF   /*!< Independent Watchdog reset flag */
+#define LL_RCC_CSR_WWDGRSTF                RCC_CSR_WWDGRSTF   /*!< Window watchdog reset flag */
+#if defined(RCC_CSR_BORRSTF)
+#define LL_RCC_CSR_BORRSTF                 RCC_CSR_BORRSTF    /*!< BOR reset flag */
+#endif /* RCC_CSR_BORRSTF */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EC_IT IT Defines
+  * @brief    IT defines which can be used with LL_RCC_ReadReg and  LL_RCC_WriteReg functions
+  * @{
+  */
+#define LL_RCC_CIR_LSIRDYIE               RCC_CIR_LSIRDYIE      /*!< LSI Ready Interrupt Enable */
+#define LL_RCC_CIR_LSERDYIE               RCC_CIR_LSERDYIE      /*!< LSE Ready Interrupt Enable */
+#define LL_RCC_CIR_HSIRDYIE               RCC_CIR_HSIRDYIE      /*!< HSI Ready Interrupt Enable */
+#define LL_RCC_CIR_HSERDYIE               RCC_CIR_HSERDYIE      /*!< HSE Ready Interrupt Enable */
+#define LL_RCC_CIR_PLLRDYIE               RCC_CIR_PLLRDYIE      /*!< PLL Ready Interrupt Enable */
+#if defined(RCC_PLLI2S_SUPPORT)
+#define LL_RCC_CIR_PLLI2SRDYIE            RCC_CIR_PLLI2SRDYIE   /*!< PLLI2S Ready Interrupt Enable */
+#endif /* RCC_PLLI2S_SUPPORT */
+#if defined(RCC_PLLSAI_SUPPORT)
+#define LL_RCC_CIR_PLLSAIRDYIE            RCC_CIR_PLLSAIRDYIE   /*!< PLLSAI Ready Interrupt Enable */
+#endif /* RCC_PLLSAI_SUPPORT */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EC_SYS_CLKSOURCE  System clock switch
+  * @{
+  */
+#define LL_RCC_SYS_CLKSOURCE_HSI           RCC_CFGR_SW_HSI    /*!< HSI selection as system clock */
+#define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR_SW_HSE    /*!< HSE selection as system clock */
+#define LL_RCC_SYS_CLKSOURCE_PLL           RCC_CFGR_SW_PLL    /*!< PLL selection as system clock */
+#if defined(RCC_CFGR_SW_PLLR)
+#define LL_RCC_SYS_CLKSOURCE_PLLR          RCC_CFGR_SW_PLLR   /*!< PLLR selection as system clock */
+#endif /* RCC_CFGR_SW_PLLR */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EC_SYS_CLKSOURCE_STATUS  System clock switch status
+  * @{
+  */
+#define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    RCC_CFGR_SWS_HSI   /*!< HSI used as system clock */
+#define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_HSE   /*!< HSE used as system clock */
+#define LL_RCC_SYS_CLKSOURCE_STATUS_PLL    RCC_CFGR_SWS_PLL   /*!< PLL used as system clock */
+#if defined(RCC_PLLR_SYSCLK_SUPPORT)
+#define LL_RCC_SYS_CLKSOURCE_STATUS_PLLR   RCC_CFGR_SWS_PLLR  /*!< PLLR used as system clock */
+#endif /* RCC_PLLR_SYSCLK_SUPPORT */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EC_SYSCLK_DIV  AHB prescaler
+  * @{
+  */
+#define LL_RCC_SYSCLK_DIV_1                RCC_CFGR_HPRE_DIV1   /*!< SYSCLK not divided */
+#define LL_RCC_SYSCLK_DIV_2                RCC_CFGR_HPRE_DIV2   /*!< SYSCLK divided by 2 */
+#define LL_RCC_SYSCLK_DIV_4                RCC_CFGR_HPRE_DIV4   /*!< SYSCLK divided by 4 */
+#define LL_RCC_SYSCLK_DIV_8                RCC_CFGR_HPRE_DIV8   /*!< SYSCLK divided by 8 */
+#define LL_RCC_SYSCLK_DIV_16               RCC_CFGR_HPRE_DIV16  /*!< SYSCLK divided by 16 */
+#define LL_RCC_SYSCLK_DIV_64               RCC_CFGR_HPRE_DIV64  /*!< SYSCLK divided by 64 */
+#define LL_RCC_SYSCLK_DIV_128              RCC_CFGR_HPRE_DIV128 /*!< SYSCLK divided by 128 */
+#define LL_RCC_SYSCLK_DIV_256              RCC_CFGR_HPRE_DIV256 /*!< SYSCLK divided by 256 */
+#define LL_RCC_SYSCLK_DIV_512              RCC_CFGR_HPRE_DIV512 /*!< SYSCLK divided by 512 */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EC_APB1_DIV  APB low-speed prescaler (APB1)
+  * @{
+  */
+#define LL_RCC_APB1_DIV_1                  RCC_CFGR_PPRE1_DIV1  /*!< HCLK not divided */
+#define LL_RCC_APB1_DIV_2                  RCC_CFGR_PPRE1_DIV2  /*!< HCLK divided by 2 */
+#define LL_RCC_APB1_DIV_4                  RCC_CFGR_PPRE1_DIV4  /*!< HCLK divided by 4 */
+#define LL_RCC_APB1_DIV_8                  RCC_CFGR_PPRE1_DIV8  /*!< HCLK divided by 8 */
+#define LL_RCC_APB1_DIV_16                 RCC_CFGR_PPRE1_DIV16 /*!< HCLK divided by 16 */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EC_APB2_DIV  APB high-speed prescaler (APB2)
+  * @{
+  */
+#define LL_RCC_APB2_DIV_1                  RCC_CFGR_PPRE2_DIV1  /*!< HCLK not divided */
+#define LL_RCC_APB2_DIV_2                  RCC_CFGR_PPRE2_DIV2  /*!< HCLK divided by 2 */
+#define LL_RCC_APB2_DIV_4                  RCC_CFGR_PPRE2_DIV4  /*!< HCLK divided by 4 */
+#define LL_RCC_APB2_DIV_8                  RCC_CFGR_PPRE2_DIV8  /*!< HCLK divided by 8 */
+#define LL_RCC_APB2_DIV_16                 RCC_CFGR_PPRE2_DIV16 /*!< HCLK divided by 16 */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EC_MCOxSOURCE  MCO source selection
+  * @{
+  */
+#define LL_RCC_MCO1SOURCE_HSI              (uint32_t)(RCC_CFGR_MCO1|0x00000000U)                    /*!< HSI selection as MCO1 source */
+#define LL_RCC_MCO1SOURCE_LSE              (uint32_t)(RCC_CFGR_MCO1|(RCC_CFGR_MCO1_0 >> 16U))       /*!< LSE selection as MCO1 source */
+#define LL_RCC_MCO1SOURCE_HSE              (uint32_t)(RCC_CFGR_MCO1|(RCC_CFGR_MCO1_1 >> 16U))       /*!< HSE selection as MCO1 source */
+#define LL_RCC_MCO1SOURCE_PLLCLK           (uint32_t)(RCC_CFGR_MCO1|((RCC_CFGR_MCO1_1|RCC_CFGR_MCO1_0) >> 16U))       /*!< PLLCLK selection as MCO1 source */
+#if defined(RCC_CFGR_MCO2)
+#define LL_RCC_MCO2SOURCE_SYSCLK           (uint32_t)(RCC_CFGR_MCO2|0x00000000U)                    /*!< SYSCLK selection as MCO2 source */
+#define LL_RCC_MCO2SOURCE_PLLI2S           (uint32_t)(RCC_CFGR_MCO2|(RCC_CFGR_MCO2_0 >> 16U))       /*!< PLLI2S selection as MCO2 source */
+#define LL_RCC_MCO2SOURCE_HSE              (uint32_t)(RCC_CFGR_MCO2|(RCC_CFGR_MCO2_1 >> 16U))       /*!< HSE selection as MCO2 source */
+#define LL_RCC_MCO2SOURCE_PLLCLK           (uint32_t)(RCC_CFGR_MCO2|((RCC_CFGR_MCO2_1|RCC_CFGR_MCO2_0) >> 16U))       /*!< PLLCLK selection as MCO2 source */
+#endif /* RCC_CFGR_MCO2 */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EC_MCOx_DIV  MCO prescaler
+  * @{
+  */
+#define LL_RCC_MCO1_DIV_1                  (uint32_t)(RCC_CFGR_MCO1PRE|0x00000000U)                       /*!< MCO1 not divided */
+#define LL_RCC_MCO1_DIV_2                  (uint32_t)(RCC_CFGR_MCO1PRE|(RCC_CFGR_MCO1PRE_2 >> 16U))       /*!< MCO1 divided by 2 */
+#define LL_RCC_MCO1_DIV_3                  (uint32_t)(RCC_CFGR_MCO1PRE|((RCC_CFGR_MCO1PRE_2|RCC_CFGR_MCO1PRE_0) >> 16U))       /*!< MCO1 divided by 3 */
+#define LL_RCC_MCO1_DIV_4                  (uint32_t)(RCC_CFGR_MCO1PRE|((RCC_CFGR_MCO1PRE_2|RCC_CFGR_MCO1PRE_1) >> 16U))       /*!< MCO1 divided by 4 */
+#define LL_RCC_MCO1_DIV_5                  (uint32_t)(RCC_CFGR_MCO1PRE|(RCC_CFGR_MCO1PRE >> 16U))         /*!< MCO1 divided by 5 */
+#if defined(RCC_CFGR_MCO2PRE)
+#define LL_RCC_MCO2_DIV_1                  (uint32_t)(RCC_CFGR_MCO2PRE|0x00000000U)                       /*!< MCO2 not divided */
+#define LL_RCC_MCO2_DIV_2                  (uint32_t)(RCC_CFGR_MCO2PRE|(RCC_CFGR_MCO2PRE_2 >> 16U))       /*!< MCO2 divided by 2 */
+#define LL_RCC_MCO2_DIV_3                  (uint32_t)(RCC_CFGR_MCO2PRE|((RCC_CFGR_MCO2PRE_2|RCC_CFGR_MCO2PRE_0) >> 16U))       /*!< MCO2 divided by 3 */
+#define LL_RCC_MCO2_DIV_4                  (uint32_t)(RCC_CFGR_MCO2PRE|((RCC_CFGR_MCO2PRE_2|RCC_CFGR_MCO2PRE_1) >> 16U))       /*!< MCO2 divided by 4 */
+#define LL_RCC_MCO2_DIV_5                  (uint32_t)(RCC_CFGR_MCO2PRE|(RCC_CFGR_MCO2PRE >> 16U))         /*!< MCO2 divided by 5 */
+#endif /* RCC_CFGR_MCO2PRE */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EC_RTC_HSEDIV  HSE prescaler for RTC clock
+  * @{
+  */
+#define LL_RCC_RTC_NOCLOCK                  0x00000000U             /*!< HSE not divided */
+#define LL_RCC_RTC_HSE_DIV_2                RCC_CFGR_RTCPRE_1       /*!< HSE clock divided by 2 */
+#define LL_RCC_RTC_HSE_DIV_3                (RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0)       /*!< HSE clock divided by 3 */
+#define LL_RCC_RTC_HSE_DIV_4                RCC_CFGR_RTCPRE_2       /*!< HSE clock divided by 4 */
+#define LL_RCC_RTC_HSE_DIV_5                (RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_0)       /*!< HSE clock divided by 5 */
+#define LL_RCC_RTC_HSE_DIV_6                (RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1)       /*!< HSE clock divided by 6 */
+#define LL_RCC_RTC_HSE_DIV_7                (RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0)       /*!< HSE clock divided by 7 */
+#define LL_RCC_RTC_HSE_DIV_8                RCC_CFGR_RTCPRE_3       /*!< HSE clock divided by 8 */
+#define LL_RCC_RTC_HSE_DIV_9                (RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_0)       /*!< HSE clock divided by 9 */
+#define LL_RCC_RTC_HSE_DIV_10               (RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_1)       /*!< HSE clock divided by 10 */
+#define LL_RCC_RTC_HSE_DIV_11               (RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0)       /*!< HSE clock divided by 11 */
+#define LL_RCC_RTC_HSE_DIV_12               (RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2)       /*!< HSE clock divided by 12 */
+#define LL_RCC_RTC_HSE_DIV_13               (RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_0)       /*!< HSE clock divided by 13 */
+#define LL_RCC_RTC_HSE_DIV_14               (RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1)       /*!< HSE clock divided by 14 */
+#define LL_RCC_RTC_HSE_DIV_15               (RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0)       /*!< HSE clock divided by 15 */
+#define LL_RCC_RTC_HSE_DIV_16               RCC_CFGR_RTCPRE_4       /*!< HSE clock divided by 16 */
+#define LL_RCC_RTC_HSE_DIV_17               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_0)       /*!< HSE clock divided by 17 */
+#define LL_RCC_RTC_HSE_DIV_18               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_1)       /*!< HSE clock divided by 18 */
+#define LL_RCC_RTC_HSE_DIV_19               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0)       /*!< HSE clock divided by 19 */
+#define LL_RCC_RTC_HSE_DIV_20               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_2)       /*!< HSE clock divided by 20 */
+#define LL_RCC_RTC_HSE_DIV_21               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_0)       /*!< HSE clock divided by 21 */
+#define LL_RCC_RTC_HSE_DIV_22               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1)       /*!< HSE clock divided by 22 */
+#define LL_RCC_RTC_HSE_DIV_23               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0)       /*!< HSE clock divided by 23 */
+#define LL_RCC_RTC_HSE_DIV_24               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3)       /*!< HSE clock divided by 24 */
+#define LL_RCC_RTC_HSE_DIV_25               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_0)       /*!< HSE clock divided by 25 */
+#define LL_RCC_RTC_HSE_DIV_26               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_1)       /*!< HSE clock divided by 26 */
+#define LL_RCC_RTC_HSE_DIV_27               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0)       /*!< HSE clock divided by 27 */
+#define LL_RCC_RTC_HSE_DIV_28               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2)       /*!< HSE clock divided by 28 */
+#define LL_RCC_RTC_HSE_DIV_29               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_0)       /*!< HSE clock divided by 29 */
+#define LL_RCC_RTC_HSE_DIV_30               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1)       /*!< HSE clock divided by 30 */
+#define LL_RCC_RTC_HSE_DIV_31               (RCC_CFGR_RTCPRE_4|RCC_CFGR_RTCPRE_3|RCC_CFGR_RTCPRE_2|RCC_CFGR_RTCPRE_1|RCC_CFGR_RTCPRE_0)       /*!< HSE clock divided by 31 */
+/**
+  * @}
+  */
+
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup RCC_LL_EC_PERIPH_FREQUENCY Peripheral clock frequency
+  * @{
+  */
+#define LL_RCC_PERIPH_FREQUENCY_NO         0x00000000U                 /*!< No clock enabled for the peripheral            */
+#define LL_RCC_PERIPH_FREQUENCY_NA         0xFFFFFFFFU                 /*!< Frequency cannot be provided as external clock */
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+#if defined(FMPI2C1)
+/** @defgroup RCC_LL_EC_FMPI2C1_CLKSOURCE  Peripheral FMPI2C clock source selection
+  * @{
+  */
+#define LL_RCC_FMPI2C1_CLKSOURCE_PCLK1        0x00000000U               /*!< PCLK1 clock used as FMPI2C1 clock source */
+#define LL_RCC_FMPI2C1_CLKSOURCE_SYSCLK       RCC_DCKCFGR2_FMPI2C1SEL_0 /*!< SYSCLK clock used as FMPI2C1 clock source */
+#define LL_RCC_FMPI2C1_CLKSOURCE_HSI          RCC_DCKCFGR2_FMPI2C1SEL_1 /*!< HSI clock used as FMPI2C1 clock source */
+/**
+  * @}
+  */
+#endif /* FMPI2C1 */
+
+#if defined(LPTIM1)
+/** @defgroup RCC_LL_EC_LPTIM1_CLKSOURCE  Peripheral LPTIM clock source selection
+  * @{
+  */
+#define LL_RCC_LPTIM1_CLKSOURCE_PCLK1       0x00000000U                 /*!< PCLK1 clock used as LPTIM1 clock */
+#define LL_RCC_LPTIM1_CLKSOURCE_HSI         RCC_DCKCFGR2_LPTIM1SEL_0    /*!< LSI oscillator clock used as LPTIM1 clock */
+#define LL_RCC_LPTIM1_CLKSOURCE_LSI         RCC_DCKCFGR2_LPTIM1SEL_1    /*!< HSI oscillator clock used as LPTIM1 clock */
+#define LL_RCC_LPTIM1_CLKSOURCE_LSE         (uint32_t)(RCC_DCKCFGR2_LPTIM1SEL_1 | RCC_DCKCFGR2_LPTIM1SEL_0)      /*!< LSE oscillator clock used as LPTIM1 clock */
+/**
+  * @}
+  */
+#endif /* LPTIM1 */
+
+#if defined(SAI1)
+/** @defgroup RCC_LL_EC_SAIx_CLKSOURCE  Peripheral SAI clock source selection
+  * @{
+  */
+#if defined(RCC_DCKCFGR_SAI1SRC)
+#define LL_RCC_SAI1_CLKSOURCE_PLLSAI       (uint32_t)(RCC_DCKCFGR_SAI1SRC | 0x00000000U)                     /*!< PLLSAI clock used as SAI1 clock source */
+#define LL_RCC_SAI1_CLKSOURCE_PLLI2S       (uint32_t)(RCC_DCKCFGR_SAI1SRC | (RCC_DCKCFGR_SAI1SRC_0 >> 16))   /*!< PLLI2S clock used as SAI1 clock source */
+#define LL_RCC_SAI1_CLKSOURCE_PLL          (uint32_t)(RCC_DCKCFGR_SAI1SRC | (RCC_DCKCFGR_SAI1SRC_1 >> 16))   /*!< PLL clock used as SAI1 clock source */
+#define LL_RCC_SAI1_CLKSOURCE_PIN          (uint32_t)(RCC_DCKCFGR_SAI1SRC | (RCC_DCKCFGR_SAI1SRC >> 16))     /*!< External pin clock used as SAI1 clock source */
+#endif /* RCC_DCKCFGR_SAI1SRC */
+#if defined(RCC_DCKCFGR_SAI2SRC)
+#define LL_RCC_SAI2_CLKSOURCE_PLLSAI       (uint32_t)(RCC_DCKCFGR_SAI2SRC | 0x00000000U)                     /*!< PLLSAI clock used as SAI2 clock source */
+#define LL_RCC_SAI2_CLKSOURCE_PLLI2S       (uint32_t)(RCC_DCKCFGR_SAI2SRC | (RCC_DCKCFGR_SAI2SRC_0 >> 16))   /*!< PLLI2S clock used as SAI2 clock source */
+#define LL_RCC_SAI2_CLKSOURCE_PLL          (uint32_t)(RCC_DCKCFGR_SAI2SRC | (RCC_DCKCFGR_SAI2SRC_1 >> 16))   /*!< PLL clock used as SAI2 clock source */
+#define LL_RCC_SAI2_CLKSOURCE_PLLSRC       (uint32_t)(RCC_DCKCFGR_SAI2SRC | (RCC_DCKCFGR_SAI2SRC >> 16))     /*!< PLL Main clock used as SAI2 clock source */
+#endif /* RCC_DCKCFGR_SAI2SRC */
+#if defined(RCC_DCKCFGR_SAI1ASRC)
+#if defined(RCC_SAI1A_PLLSOURCE_SUPPORT)
+#define LL_RCC_SAI1_A_CLKSOURCE_PLLI2S     (uint32_t)(RCC_DCKCFGR_SAI1ASRC | 0x00000000U)                    /*!< PLLI2S clock used as SAI1 block A clock source */
+#define LL_RCC_SAI1_A_CLKSOURCE_PIN        (uint32_t)(RCC_DCKCFGR_SAI1ASRC | (RCC_DCKCFGR_SAI1ASRC_0 >> 16)) /*!< External pin used as SAI1 block A clock source */
+#define LL_RCC_SAI1_A_CLKSOURCE_PLL        (uint32_t)(RCC_DCKCFGR_SAI1ASRC | (RCC_DCKCFGR_SAI1ASRC_1 >> 16)) /*!< PLL clock used as SAI1 block A clock source */
+#define LL_RCC_SAI1_A_CLKSOURCE_PLLSRC     (uint32_t)(RCC_DCKCFGR_SAI1ASRC | (RCC_DCKCFGR_SAI1ASRC >> 16))   /*!< PLL Main clock used as SAI1 block A clock source */
+#else
+#define LL_RCC_SAI1_A_CLKSOURCE_PLLSAI     (uint32_t)(RCC_DCKCFGR_SAI1ASRC | 0x00000000U)                    /*!< PLLSAI clock used as SAI1 block A clock source */
+#define LL_RCC_SAI1_A_CLKSOURCE_PLLI2S     (uint32_t)(RCC_DCKCFGR_SAI1ASRC | (RCC_DCKCFGR_SAI1ASRC_0 >> 16)) /*!< PLLI2S clock used as SAI1 block A clock source */
+#define LL_RCC_SAI1_A_CLKSOURCE_PIN        (uint32_t)(RCC_DCKCFGR_SAI1ASRC | (RCC_DCKCFGR_SAI1ASRC_1 >> 16)) /*!< External pin clock used as SAI1 block A clock source */
+#endif /* RCC_SAI1A_PLLSOURCE_SUPPORT */
+#endif /* RCC_DCKCFGR_SAI1ASRC */
+#if defined(RCC_DCKCFGR_SAI1BSRC)
+#if defined(RCC_SAI1B_PLLSOURCE_SUPPORT)
+#define LL_RCC_SAI1_B_CLKSOURCE_PLLI2S     (uint32_t)(RCC_DCKCFGR_SAI1BSRC | 0x00000000U)                    /*!< PLLI2S clock used as SAI1 block B clock source */
+#define LL_RCC_SAI1_B_CLKSOURCE_PIN        (uint32_t)(RCC_DCKCFGR_SAI1BSRC | (RCC_DCKCFGR_SAI1BSRC_0 >> 16)) /*!< External pin used as SAI1 block B clock source */
+#define LL_RCC_SAI1_B_CLKSOURCE_PLL        (uint32_t)(RCC_DCKCFGR_SAI1BSRC | (RCC_DCKCFGR_SAI1BSRC_1 >> 16)) /*!< PLL clock used as SAI1 block B clock source */
+#define LL_RCC_SAI1_B_CLKSOURCE_PLLSRC     (uint32_t)(RCC_DCKCFGR_SAI1BSRC | (RCC_DCKCFGR_SAI1BSRC >> 16))   /*!< PLL Main clock used as SAI1 block B clock source */
+#else
+#define LL_RCC_SAI1_B_CLKSOURCE_PLLSAI     (uint32_t)(RCC_DCKCFGR_SAI1BSRC | 0x00000000U)                    /*!< PLLSAI clock used as SAI1 block B clock source */
+#define LL_RCC_SAI1_B_CLKSOURCE_PLLI2S     (uint32_t)(RCC_DCKCFGR_SAI1BSRC | (RCC_DCKCFGR_SAI1BSRC_0 >> 16)) /*!< PLLI2S clock used as SAI1 block B clock source */
+#define LL_RCC_SAI1_B_CLKSOURCE_PIN        (uint32_t)(RCC_DCKCFGR_SAI1BSRC | (RCC_DCKCFGR_SAI1BSRC_1 >> 16)) /*!< External pin clock used as SAI1 block B clock source */
+#endif /* RCC_SAI1B_PLLSOURCE_SUPPORT */
+#endif /* RCC_DCKCFGR_SAI1BSRC */
+/**
+  * @}
+  */
+#endif /* SAI1 */
+
+#if defined(RCC_DCKCFGR_SDIOSEL) || defined(RCC_DCKCFGR2_SDIOSEL)
+/** @defgroup RCC_LL_EC_SDIOx_CLKSOURCE  Peripheral SDIO clock source selection
+  * @{
+  */
+#define LL_RCC_SDIO_CLKSOURCE_PLL48CLK       0x00000000U                 /*!< PLL 48M domain clock used as SDIO clock */
+#if defined(RCC_DCKCFGR_SDIOSEL)
+#define LL_RCC_SDIO_CLKSOURCE_SYSCLK         RCC_DCKCFGR_SDIOSEL         /*!< System clock clock used as SDIO clock */
+#else
+#define LL_RCC_SDIO_CLKSOURCE_SYSCLK         RCC_DCKCFGR2_SDIOSEL        /*!< System clock clock used as SDIO clock */
+#endif /* RCC_DCKCFGR_SDIOSEL */
+/**
+  * @}
+  */
+#endif /* RCC_DCKCFGR_SDIOSEL || RCC_DCKCFGR2_SDIOSEL */
+
+#if defined(DSI)
+/** @defgroup RCC_LL_EC_DSI_CLKSOURCE  Peripheral DSI clock source selection
+  * @{
+  */
+#define LL_RCC_DSI_CLKSOURCE_PHY          0x00000000U                       /*!< DSI-PHY clock used as DSI byte lane clock source */
+#define LL_RCC_DSI_CLKSOURCE_PLL          RCC_DCKCFGR_DSISEL                /*!< PLL clock used as DSI byte lane clock source */
+/**
+  * @}
+  */
+#endif /* DSI */
+
+#if defined(CEC)
+/** @defgroup RCC_LL_EC_CEC_CLKSOURCE  Peripheral CEC clock source selection
+  * @{
+  */
+#define LL_RCC_CEC_CLKSOURCE_HSI_DIV488    0x00000000U                /*!< HSI oscillator clock divided by 488 used as CEC clock */
+#define LL_RCC_CEC_CLKSOURCE_LSE           RCC_DCKCFGR2_CECSEL        /*!< LSE oscillator clock used as CEC clock */
+/**
+  * @}
+  */
+#endif /* CEC */
+
+/** @defgroup RCC_LL_EC_I2S1_CLKSOURCE  Peripheral I2S clock source selection
+  * @{
+  */
+#if defined(RCC_CFGR_I2SSRC)
+#define LL_RCC_I2S1_CLKSOURCE_PLLI2S     0x00000000U                /*!< I2S oscillator clock used as I2S1 clock */
+#define LL_RCC_I2S1_CLKSOURCE_PIN        RCC_CFGR_I2SSRC            /*!< External pin clock used as I2S1 clock */
+#endif /* RCC_CFGR_I2SSRC */
+#if defined(RCC_DCKCFGR_I2SSRC)
+#define LL_RCC_I2S1_CLKSOURCE_PLL        (uint32_t)(RCC_DCKCFGR_I2SSRC | 0x00000000U)                    /*!< PLL clock used as I2S1 clock source */
+#define LL_RCC_I2S1_CLKSOURCE_PIN        (uint32_t)(RCC_DCKCFGR_I2SSRC | (RCC_DCKCFGR_I2SSRC_0 >> 16))   /*!< External pin used as I2S1 clock source */
+#define LL_RCC_I2S1_CLKSOURCE_PLLSRC     (uint32_t)(RCC_DCKCFGR_I2SSRC | (RCC_DCKCFGR_I2SSRC_1 >> 16))   /*!< PLL Main clock used as I2S1 clock source */
+#endif /* RCC_DCKCFGR_I2SSRC */
+#if defined(RCC_DCKCFGR_I2S1SRC)
+#define LL_RCC_I2S1_CLKSOURCE_PLLI2S     (uint32_t)(RCC_DCKCFGR_I2S1SRC | 0x00000000U)                   /*!< PLLI2S clock used as I2S1 clock source */
+#define LL_RCC_I2S1_CLKSOURCE_PIN        (uint32_t)(RCC_DCKCFGR_I2S1SRC | (RCC_DCKCFGR_I2S1SRC_0 >> 16)) /*!< External pin used as I2S1 clock source */
+#define LL_RCC_I2S1_CLKSOURCE_PLL        (uint32_t)(RCC_DCKCFGR_I2S1SRC | (RCC_DCKCFGR_I2S1SRC_1 >> 16)) /*!< PLL clock used as I2S1 clock source */
+#define LL_RCC_I2S1_CLKSOURCE_PLLSRC     (uint32_t)(RCC_DCKCFGR_I2S1SRC | (RCC_DCKCFGR_I2S1SRC >> 16))   /*!< PLL Main clock used as I2S1 clock source */
+#endif /* RCC_DCKCFGR_I2S1SRC */
+#if defined(RCC_DCKCFGR_I2S2SRC)
+#define LL_RCC_I2S2_CLKSOURCE_PLLI2S     (uint32_t)(RCC_DCKCFGR_I2S2SRC | 0x00000000U)                   /*!< PLLI2S clock used as I2S2 clock source */
+#define LL_RCC_I2S2_CLKSOURCE_PIN        (uint32_t)(RCC_DCKCFGR_I2S2SRC | (RCC_DCKCFGR_I2S2SRC_0 >> 16)) /*!< External pin used as I2S2 clock source */
+#define LL_RCC_I2S2_CLKSOURCE_PLL        (uint32_t)(RCC_DCKCFGR_I2S2SRC | (RCC_DCKCFGR_I2S2SRC_1 >> 16)) /*!< PLL clock used as I2S2 clock source */
+#define LL_RCC_I2S2_CLKSOURCE_PLLSRC     (uint32_t)(RCC_DCKCFGR_I2S2SRC | (RCC_DCKCFGR_I2S2SRC >> 16))   /*!< PLL Main clock used as I2S2 clock source */
+#endif /* RCC_DCKCFGR_I2S2SRC */
+/**
+  * @}
+  */
+
+#if defined(RCC_DCKCFGR_CK48MSEL) || defined(RCC_DCKCFGR2_CK48MSEL)
+/** @defgroup RCC_LL_EC_CK48M_CLKSOURCE  Peripheral 48Mhz domain clock source selection
+  * @{
+  */
+#if defined(RCC_DCKCFGR_CK48MSEL)
+#define LL_RCC_CK48M_CLKSOURCE_PLL         0x00000000U                /*!< PLL oscillator clock used as 48Mhz domain clock */
+#define LL_RCC_CK48M_CLKSOURCE_PLLSAI      RCC_DCKCFGR_CK48MSEL       /*!< PLLSAI oscillator clock used as 48Mhz domain clock */
+#endif /* RCC_DCKCFGR_CK48MSEL */
+#if defined(RCC_DCKCFGR2_CK48MSEL)
+#define LL_RCC_CK48M_CLKSOURCE_PLL         0x00000000U                /*!< PLL oscillator clock used as 48Mhz domain clock */
+#if defined(RCC_PLLSAI_SUPPORT)
+#define LL_RCC_CK48M_CLKSOURCE_PLLSAI      RCC_DCKCFGR2_CK48MSEL      /*!< PLLSAI oscillator clock used as 48Mhz domain clock */
+#endif /* RCC_PLLSAI_SUPPORT */
+#if defined(RCC_PLLI2SCFGR_PLLI2SQ) && !defined(RCC_DCKCFGR_PLLI2SDIVQ)
+#define LL_RCC_CK48M_CLKSOURCE_PLLI2S      RCC_DCKCFGR2_CK48MSEL      /*!< PLLI2S oscillator clock used as 48Mhz domain clock */
+#endif /* RCC_PLLI2SCFGR_PLLI2SQ && !RCC_DCKCFGR_PLLI2SDIVQ */
+#endif /* RCC_DCKCFGR2_CK48MSEL */
+/**
+  * @}
+  */
+
+#if defined(RNG)
+/** @defgroup RCC_LL_EC_RNG_CLKSOURCE  Peripheral RNG clock source selection
+  * @{
+  */
+#define LL_RCC_RNG_CLKSOURCE_PLL          LL_RCC_CK48M_CLKSOURCE_PLL        /*!< PLL clock used as RNG clock source */
+#if defined(RCC_PLLSAI_SUPPORT)
+#define LL_RCC_RNG_CLKSOURCE_PLLSAI       LL_RCC_CK48M_CLKSOURCE_PLLSAI     /*!< PLLSAI clock used as RNG clock source */
+#endif /* RCC_PLLSAI_SUPPORT */
+#if defined(RCC_PLLI2SCFGR_PLLI2SQ) && !defined(RCC_DCKCFGR_PLLI2SDIVQ)
+#define LL_RCC_RNG_CLKSOURCE_PLLI2S       LL_RCC_CK48M_CLKSOURCE_PLLI2S     /*!< PLLI2S clock used as RNG clock source */
+#endif /* RCC_PLLI2SCFGR_PLLI2SQ && !RCC_DCKCFGR_PLLI2SDIVQ */
+/**
+  * @}
+  */
+#endif /* RNG */
+
+#if defined(USB_OTG_FS) || defined(USB_OTG_HS)
+/** @defgroup RCC_LL_EC_USB_CLKSOURCE  Peripheral USB clock source selection
+  * @{
+  */
+#define LL_RCC_USB_CLKSOURCE_PLL          LL_RCC_CK48M_CLKSOURCE_PLL        /*!< PLL clock used as USB clock source */
+#if defined(RCC_PLLSAI_SUPPORT)
+#define LL_RCC_USB_CLKSOURCE_PLLSAI       LL_RCC_CK48M_CLKSOURCE_PLLSAI     /*!< PLLSAI clock used as USB clock source */
+#endif /* RCC_PLLSAI_SUPPORT */
+#if defined(RCC_PLLI2SCFGR_PLLI2SQ) && !defined(RCC_DCKCFGR_PLLI2SDIVQ)
+#define LL_RCC_USB_CLKSOURCE_PLLI2S       LL_RCC_CK48M_CLKSOURCE_PLLI2S     /*!< PLLI2S clock used as USB clock source */
+#endif /* RCC_PLLI2SCFGR_PLLI2SQ && !RCC_DCKCFGR_PLLI2SDIVQ */
+/**
+  * @}
+  */
+#endif /* USB_OTG_FS || USB_OTG_HS */
+
+#endif /* RCC_DCKCFGR_CK48MSEL || RCC_DCKCFGR2_CK48MSEL */
+
+#if defined(DFSDM1_Channel0) || defined(DFSDM2_Channel0)
+/** @defgroup RCC_LL_EC_DFSDM1_AUDIO_CLKSOURCE  Peripheral DFSDM Audio clock source selection
+  * @{
+  */
+#define LL_RCC_DFSDM1_AUDIO_CLKSOURCE_I2S1     (uint32_t)(RCC_DCKCFGR_CKDFSDM1ASEL | 0x00000000U)                      /*!< I2S1 clock used as DFSDM1 Audio clock source */
+#define LL_RCC_DFSDM1_AUDIO_CLKSOURCE_I2S2     (uint32_t)(RCC_DCKCFGR_CKDFSDM1ASEL | (RCC_DCKCFGR_CKDFSDM1ASEL << 16)) /*!< I2S2 clock used as DFSDM1 Audio clock source */
+#if defined(DFSDM2_Channel0)
+#define LL_RCC_DFSDM2_AUDIO_CLKSOURCE_I2S1     (uint32_t)(RCC_DCKCFGR_CKDFSDM2ASEL | 0x00000000U)                      /*!< I2S1 clock used as DFSDM2 Audio clock source */
+#define LL_RCC_DFSDM2_AUDIO_CLKSOURCE_I2S2     (uint32_t)(RCC_DCKCFGR_CKDFSDM2ASEL | (RCC_DCKCFGR_CKDFSDM2ASEL << 16)) /*!< I2S2 clock used as DFSDM2 Audio clock source */
+#endif /* DFSDM2_Channel0 */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EC_DFSDM1_CLKSOURCE  Peripheral DFSDM clock source selection
+  * @{
+  */
+#define LL_RCC_DFSDM1_CLKSOURCE_PCLK2          0x00000000U                /*!< PCLK2 clock used as DFSDM1 clock */
+#define LL_RCC_DFSDM1_CLKSOURCE_SYSCLK         RCC_DCKCFGR_CKDFSDM1SEL    /*!< System clock used as DFSDM1 clock */
+#if defined(DFSDM2_Channel0)
+#define LL_RCC_DFSDM2_CLKSOURCE_PCLK2          0x00000000U                /*!< PCLK2 clock used as DFSDM2 clock */
+#define LL_RCC_DFSDM2_CLKSOURCE_SYSCLK         RCC_DCKCFGR_CKDFSDM1SEL    /*!< System clock used as DFSDM2 clock */
+#endif /* DFSDM2_Channel0 */
+/**
+  * @}
+  */
+#endif /* DFSDM1_Channel0 || DFSDM2_Channel0 */
+
+#if defined(FMPI2C1)
+/** @defgroup RCC_LL_EC_FMPI2C1  Peripheral FMPI2C get clock source
+  * @{
+  */
+#define LL_RCC_FMPI2C1_CLKSOURCE              RCC_DCKCFGR2_FMPI2C1SEL  /*!< FMPI2C1 Clock source selection */
+/**
+  * @}
+  */
+#endif /* FMPI2C1 */
+
+#if defined(SPDIFRX)
+/** @defgroup RCC_LL_EC_SPDIFRX_CLKSOURCE  Peripheral SPDIFRX clock source selection
+  * @{
+  */
+#define LL_RCC_SPDIFRX1_CLKSOURCE_PLL          0x00000000U             /*!< PLL clock used as SPDIFRX clock source */
+#define LL_RCC_SPDIFRX1_CLKSOURCE_PLLI2S       RCC_DCKCFGR2_SPDIFRXSEL /*!< PLLI2S clock used as SPDIFRX clock source */
+/**
+  * @}
+  */
+#endif /* SPDIFRX */
+
+#if defined(LPTIM1)
+/** @defgroup RCC_LL_EC_LPTIM1  Peripheral LPTIM get clock source
+  * @{
+  */
+#define LL_RCC_LPTIM1_CLKSOURCE            RCC_DCKCFGR2_LPTIM1SEL /*!< LPTIM1 Clock source selection */
+/**
+  * @}
+  */
+#endif /* LPTIM1 */
+
+#if defined(SAI1)
+/** @defgroup RCC_LL_EC_SAIx  Peripheral SAI get clock source
+  * @{
+  */
+#if defined(RCC_DCKCFGR_SAI1ASRC)
+#define LL_RCC_SAI1_A_CLKSOURCE            RCC_DCKCFGR_SAI1ASRC /*!< SAI1 block A Clock source selection */
+#endif /* RCC_DCKCFGR_SAI1ASRC */
+#if defined(RCC_DCKCFGR_SAI1BSRC)
+#define LL_RCC_SAI1_B_CLKSOURCE            RCC_DCKCFGR_SAI1BSRC /*!< SAI1 block B Clock source selection */
+#endif /* RCC_DCKCFGR_SAI1BSRC */
+#if defined(RCC_DCKCFGR_SAI1SRC)
+#define LL_RCC_SAI1_CLKSOURCE              RCC_DCKCFGR_SAI1SRC  /*!< SAI1 Clock source selection */
+#endif /* RCC_DCKCFGR_SAI1SRC */
+#if defined(RCC_DCKCFGR_SAI2SRC)
+#define LL_RCC_SAI2_CLKSOURCE              RCC_DCKCFGR_SAI2SRC  /*!< SAI2 Clock source selection */
+#endif /* RCC_DCKCFGR_SAI2SRC */
+/**
+  * @}
+  */
+#endif /* SAI1 */
+
+#if defined(SDIO)
+/** @defgroup RCC_LL_EC_SDIOx  Peripheral SDIO get clock source
+  * @{
+  */
+#if defined(RCC_DCKCFGR_SDIOSEL)
+#define LL_RCC_SDIO_CLKSOURCE            RCC_DCKCFGR_SDIOSEL   /*!< SDIO Clock source selection */
+#elif defined(RCC_DCKCFGR2_SDIOSEL)
+#define LL_RCC_SDIO_CLKSOURCE            RCC_DCKCFGR2_SDIOSEL  /*!< SDIO Clock source selection */
+#else
+#define LL_RCC_SDIO_CLKSOURCE            RCC_PLLCFGR_PLLQ      /*!< SDIO Clock source selection */
+#endif /* RCC_DCKCFGR_SDIOSEL */
+/**
+  * @}
+  */
+#endif /* SDIO */
+
+#if defined(RCC_DCKCFGR_CK48MSEL) || defined(RCC_DCKCFGR2_CK48MSEL)
+/** @defgroup RCC_LL_EC_CK48M  Peripheral CK48M get clock source
+  * @{
+  */
+#if defined(RCC_DCKCFGR_CK48MSEL)
+#define LL_RCC_CK48M_CLKSOURCE             RCC_DCKCFGR_CK48MSEL  /*!< CK48M Domain clock source selection */
+#endif /* RCC_DCKCFGR_CK48MSEL */
+#if defined(RCC_DCKCFGR2_CK48MSEL)
+#define LL_RCC_CK48M_CLKSOURCE             RCC_DCKCFGR2_CK48MSEL /*!< CK48M Domain clock source selection */
+#endif /* RCC_DCKCFGR_CK48MSEL */
+/**
+  * @}
+  */
+#endif /* RCC_DCKCFGR_CK48MSEL || RCC_DCKCFGR2_CK48MSEL */
+
+#if defined(RNG)
+/** @defgroup RCC_LL_EC_RNG  Peripheral RNG get clock source
+  * @{
+  */
+#if defined(RCC_DCKCFGR_CK48MSEL) || defined(RCC_DCKCFGR2_CK48MSEL)
+#define LL_RCC_RNG_CLKSOURCE               LL_RCC_CK48M_CLKSOURCE /*!< RNG Clock source selection */
+#else
+#define LL_RCC_RNG_CLKSOURCE               RCC_PLLCFGR_PLLQ       /*!< RNG Clock source selection */
+#endif /* RCC_DCKCFGR_CK48MSEL || RCC_DCKCFGR2_CK48MSEL */
+/**
+  * @}
+  */
+#endif /* RNG */
+
+#if defined(USB_OTG_FS) || defined(USB_OTG_HS)
+/** @defgroup RCC_LL_EC_USB  Peripheral USB get clock source
+  * @{
+  */
+#if defined(RCC_DCKCFGR_CK48MSEL) || defined(RCC_DCKCFGR2_CK48MSEL)
+#define LL_RCC_USB_CLKSOURCE               LL_RCC_CK48M_CLKSOURCE /*!< USB Clock source selection */
+#else
+#define LL_RCC_USB_CLKSOURCE               RCC_PLLCFGR_PLLQ       /*!< USB Clock source selection */
+#endif /* RCC_DCKCFGR_CK48MSEL || RCC_DCKCFGR2_CK48MSEL */
+/**
+  * @}
+  */
+#endif /* USB_OTG_FS || USB_OTG_HS */
+
+#if defined(CEC)
+/** @defgroup RCC_LL_EC_CEC  Peripheral CEC get clock source
+  * @{
+  */
+#define LL_RCC_CEC_CLKSOURCE               RCC_DCKCFGR2_CECSEL /*!< CEC Clock source selection */
+/**
+  * @}
+  */
+#endif /* CEC */
+
+/** @defgroup RCC_LL_EC_I2S1  Peripheral I2S get clock source
+  * @{
+  */
+#if defined(RCC_CFGR_I2SSRC)
+#define LL_RCC_I2S1_CLKSOURCE              RCC_CFGR_I2SSRC     /*!< I2S1 Clock source selection */
+#endif /* RCC_CFGR_I2SSRC */
+#if defined(RCC_DCKCFGR_I2SSRC)
+#define LL_RCC_I2S1_CLKSOURCE              RCC_DCKCFGR_I2SSRC  /*!< I2S1 Clock source selection */
+#endif /* RCC_DCKCFGR_I2SSRC */
+#if defined(RCC_DCKCFGR_I2S1SRC)
+#define LL_RCC_I2S1_CLKSOURCE              RCC_DCKCFGR_I2S1SRC /*!< I2S1 Clock source selection */
+#endif /* RCC_DCKCFGR_I2S1SRC */
+#if defined(RCC_DCKCFGR_I2S2SRC)
+#define LL_RCC_I2S2_CLKSOURCE              RCC_DCKCFGR_I2S2SRC /*!< I2S2 Clock source selection */
+#endif /* RCC_DCKCFGR_I2S2SRC */
+/**
+  * @}
+  */
+
+#if defined(DFSDM1_Channel0) || defined(DFSDM2_Channel0)
+/** @defgroup RCC_LL_EC_DFSDM_AUDIO  Peripheral DFSDM Audio get clock source
+  * @{
+  */
+#define LL_RCC_DFSDM1_AUDIO_CLKSOURCE      RCC_DCKCFGR_CKDFSDM1ASEL /*!< DFSDM1 Audio Clock source selection */
+#if defined(DFSDM2_Channel0)
+#define LL_RCC_DFSDM2_AUDIO_CLKSOURCE      RCC_DCKCFGR_CKDFSDM2ASEL /*!< DFSDM2 Audio Clock source selection */
+#endif /* DFSDM2_Channel0 */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EC_DFSDM  Peripheral DFSDM get clock source
+  * @{
+  */
+#define LL_RCC_DFSDM1_CLKSOURCE            RCC_DCKCFGR_CKDFSDM1SEL /*!< DFSDM1 Clock source selection */
+#if defined(DFSDM2_Channel0)
+#define LL_RCC_DFSDM2_CLKSOURCE            RCC_DCKCFGR_CKDFSDM1SEL /*!< DFSDM2 Clock source selection */
+#endif /* DFSDM2_Channel0 */
+/**
+  * @}
+  */
+#endif /* DFSDM1_Channel0 || DFSDM2_Channel0 */
+
+#if defined(SPDIFRX)
+/** @defgroup RCC_LL_EC_SPDIFRX  Peripheral SPDIFRX get clock source
+  * @{
+  */
+#define LL_RCC_SPDIFRX1_CLKSOURCE          RCC_DCKCFGR2_SPDIFRXSEL /*!< SPDIFRX Clock source selection */
+/**
+  * @}
+  */
+#endif /* SPDIFRX */
+
+#if defined(DSI)
+/** @defgroup RCC_LL_EC_DSI  Peripheral DSI get clock source
+  * @{
+  */
+#define LL_RCC_DSI_CLKSOURCE               RCC_DCKCFGR_DSISEL /*!< DSI Clock source selection */
+/**
+  * @}
+  */
+#endif /* DSI */
+
+#if defined(LTDC)
+/** @defgroup RCC_LL_EC_LTDC  Peripheral LTDC get clock source
+  * @{
+  */
+#define LL_RCC_LTDC_CLKSOURCE              RCC_DCKCFGR_PLLSAIDIVR /*!< LTDC Clock source selection */
+/**
+  * @}
+  */
+#endif /* LTDC */
+
+
+/** @defgroup RCC_LL_EC_RTC_CLKSOURCE  RTC clock source selection
+  * @{
+  */
+#define LL_RCC_RTC_CLKSOURCE_NONE          0x00000000U                   /*!< No clock used as RTC clock */
+#define LL_RCC_RTC_CLKSOURCE_LSE           RCC_BDCR_RTCSEL_0       /*!< LSE oscillator clock used as RTC clock */
+#define LL_RCC_RTC_CLKSOURCE_LSI           RCC_BDCR_RTCSEL_1       /*!< LSI oscillator clock used as RTC clock */
+#define LL_RCC_RTC_CLKSOURCE_HSE           RCC_BDCR_RTCSEL         /*!< HSE oscillator clock divided by HSE prescaler used as RTC clock */
+/**
+  * @}
+  */
+
+#if defined(RCC_DCKCFGR_TIMPRE)
+/** @defgroup RCC_LL_EC_TIM_CLKPRESCALER  Timers clocks prescalers selection
+  * @{
+  */
+#define LL_RCC_TIM_PRESCALER_TWICE          0x00000000U                  /*!< Timers clock to twice PCLK */
+#define LL_RCC_TIM_PRESCALER_FOUR_TIMES     RCC_DCKCFGR_TIMPRE          /*!< Timers clock to four time PCLK */
+/**
+  * @}
+  */
+#endif /* RCC_DCKCFGR_TIMPRE */
+
+/** @defgroup RCC_LL_EC_PLLSOURCE  PLL, PLLI2S and PLLSAI entry clock source
+  * @{
+  */
+#define LL_RCC_PLLSOURCE_HSI               RCC_PLLCFGR_PLLSRC_HSI  /*!< HSI16 clock selected as PLL entry clock source */
+#define LL_RCC_PLLSOURCE_HSE               RCC_PLLCFGR_PLLSRC_HSE  /*!< HSE clock selected as PLL entry clock source */
+#if defined(RCC_PLLI2SCFGR_PLLI2SSRC)
+#define LL_RCC_PLLI2SSOURCE_PIN            (RCC_PLLI2SCFGR_PLLI2SSRC | 0x80U)  /*!< I2S External pin input clock selected as PLLI2S entry clock source */
+#endif /* RCC_PLLI2SCFGR_PLLI2SSRC */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EC_PLLM_DIV  PLL, PLLI2S and PLLSAI division factor
+  * @{
+  */
+#define LL_RCC_PLLM_DIV_2                  (RCC_PLLCFGR_PLLM_1) /*!< PLL, PLLI2S and PLLSAI division factor by 2 */
+#define LL_RCC_PLLM_DIV_3                  (RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) /*!< PLL, PLLI2S and PLLSAI division factor by 3 */
+#define LL_RCC_PLLM_DIV_4                  (RCC_PLLCFGR_PLLM_2) /*!< PLL, PLLI2S and PLLSAI division factor by 4 */
+#define LL_RCC_PLLM_DIV_5                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0) /*!< PLL, PLLI2S and PLLSAI division factor by 5 */
+#define LL_RCC_PLLM_DIV_6                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1) /*!< PLL, PLLI2S and PLLSAI division factor by 6 */
+#define LL_RCC_PLLM_DIV_7                  (RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) /*!< PLL, PLLI2S and PLLSAI division factor by 7 */
+#define LL_RCC_PLLM_DIV_8                  (RCC_PLLCFGR_PLLM_3) /*!< PLL, PLLI2S and PLLSAI division factor by 8 */
+#define LL_RCC_PLLM_DIV_9                  (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_0) /*!< PLL, PLLI2S and PLLSAI division factor by 9 */
+#define LL_RCC_PLLM_DIV_10                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1) /*!< PLL, PLLI2S and PLLSAI division factor by 10 */
+#define LL_RCC_PLLM_DIV_11                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) /*!< PLL, PLLI2S and PLLSAI division factor by 11 */
+#define LL_RCC_PLLM_DIV_12                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2) /*!< PLL, PLLI2S and PLLSAI division factor by 12 */
+#define LL_RCC_PLLM_DIV_13                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0) /*!< PLL, PLLI2S and PLLSAI division factor by 13 */
+#define LL_RCC_PLLM_DIV_14                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1) /*!< PLL, PLLI2S and PLLSAI division factor by 14 */
+#define LL_RCC_PLLM_DIV_15                 (RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) /*!< PLL, PLLI2S and PLLSAI division factor by 15 */
+#define LL_RCC_PLLM_DIV_16                 (RCC_PLLCFGR_PLLM_4) /*!< PLL, PLLI2S and PLLSAI division factor by 16 */
+#define LL_RCC_PLLM_DIV_17                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_0) /*!< PLL, PLLI2S and PLLSAI division factor by 17 */
+#define LL_RCC_PLLM_DIV_18                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_1) /*!< PLL, PLLI2S and PLLSAI division factor by 18 */
+#define LL_RCC_PLLM_DIV_19                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) /*!< PLL, PLLI2S and PLLSAI division factor by 19 */
+#define LL_RCC_PLLM_DIV_20                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_2) /*!< PLL, PLLI2S and PLLSAI division factor by 20 */
+#define LL_RCC_PLLM_DIV_21                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0) /*!< PLL, PLLI2S and PLLSAI division factor by 21 */
+#define LL_RCC_PLLM_DIV_22                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1) /*!< PLL, PLLI2S and PLLSAI division factor by 22 */
+#define LL_RCC_PLLM_DIV_23                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) /*!< PLL, PLLI2S and PLLSAI division factor by 23 */
+#define LL_RCC_PLLM_DIV_24                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3) /*!< PLL, PLLI2S and PLLSAI division factor by 24 */
+#define LL_RCC_PLLM_DIV_25                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_0) /*!< PLL, PLLI2S and PLLSAI division factor by 25 */
+#define LL_RCC_PLLM_DIV_26                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1) /*!< PLL, PLLI2S and PLLSAI division factor by 26 */
+#define LL_RCC_PLLM_DIV_27                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) /*!< PLL, PLLI2S and PLLSAI division factor by 27 */
+#define LL_RCC_PLLM_DIV_28                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2) /*!< PLL, PLLI2S and PLLSAI division factor by 28 */
+#define LL_RCC_PLLM_DIV_29                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0) /*!< PLL, PLLI2S and PLLSAI division factor by 29 */
+#define LL_RCC_PLLM_DIV_30                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1) /*!< PLL, PLLI2S and PLLSAI division factor by 30 */
+#define LL_RCC_PLLM_DIV_31                 (RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) /*!< PLL, PLLI2S and PLLSAI division factor by 31 */
+#define LL_RCC_PLLM_DIV_32                 (RCC_PLLCFGR_PLLM_5) /*!< PLL, PLLI2S and PLLSAI division factor by 32 */
+#define LL_RCC_PLLM_DIV_33                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_0) /*!< PLL, PLLI2S and PLLSAI division factor by 33 */
+#define LL_RCC_PLLM_DIV_34                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_1) /*!< PLL, PLLI2S and PLLSAI division factor by 34 */
+#define LL_RCC_PLLM_DIV_35                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) /*!< PLL, PLLI2S and PLLSAI division factor by 35 */
+#define LL_RCC_PLLM_DIV_36                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_2) /*!< PLL, PLLI2S and PLLSAI division factor by 36 */
+#define LL_RCC_PLLM_DIV_37                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0) /*!< PLL, PLLI2S and PLLSAI division factor by 37 */
+#define LL_RCC_PLLM_DIV_38                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1) /*!< PLL, PLLI2S and PLLSAI division factor by 38 */
+#define LL_RCC_PLLM_DIV_39                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) /*!< PLL, PLLI2S and PLLSAI division factor by 39 */
+#define LL_RCC_PLLM_DIV_40                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_3) /*!< PLL, PLLI2S and PLLSAI division factor by 40 */
+#define LL_RCC_PLLM_DIV_41                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_0) /*!< PLL, PLLI2S and PLLSAI division factor by 41 */
+#define LL_RCC_PLLM_DIV_42                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1) /*!< PLL, PLLI2S and PLLSAI division factor by 42 */
+#define LL_RCC_PLLM_DIV_43                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) /*!< PLL, PLLI2S and PLLSAI division factor by 43 */
+#define LL_RCC_PLLM_DIV_44                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2) /*!< PLL, PLLI2S and PLLSAI division factor by 44 */
+#define LL_RCC_PLLM_DIV_45                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0) /*!< PLL, PLLI2S and PLLSAI division factor by 45 */
+#define LL_RCC_PLLM_DIV_46                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1) /*!< PLL, PLLI2S and PLLSAI division factor by 46 */
+#define LL_RCC_PLLM_DIV_47                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) /*!< PLL, PLLI2S and PLLSAI division factor by 47 */
+#define LL_RCC_PLLM_DIV_48                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4) /*!< PLL, PLLI2S and PLLSAI division factor by 48 */
+#define LL_RCC_PLLM_DIV_49                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_0) /*!< PLL, PLLI2S and PLLSAI division factor by 49 */
+#define LL_RCC_PLLM_DIV_50                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_1) /*!< PLL, PLLI2S and PLLSAI division factor by 50 */
+#define LL_RCC_PLLM_DIV_51                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) /*!< PLL, PLLI2S and PLLSAI division factor by 51 */
+#define LL_RCC_PLLM_DIV_52                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_2) /*!< PLL, PLLI2S and PLLSAI division factor by 52 */
+#define LL_RCC_PLLM_DIV_53                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0) /*!< PLL, PLLI2S and PLLSAI division factor by 53 */
+#define LL_RCC_PLLM_DIV_54                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1) /*!< PLL, PLLI2S and PLLSAI division factor by 54 */
+#define LL_RCC_PLLM_DIV_55                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) /*!< PLL, PLLI2S and PLLSAI division factor by 55 */
+#define LL_RCC_PLLM_DIV_56                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3) /*!< PLL, PLLI2S and PLLSAI division factor by 56 */
+#define LL_RCC_PLLM_DIV_57                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_0) /*!< PLL, PLLI2S and PLLSAI division factor by 57 */
+#define LL_RCC_PLLM_DIV_58                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1) /*!< PLL, PLLI2S and PLLSAI division factor by 58 */
+#define LL_RCC_PLLM_DIV_59                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) /*!< PLL, PLLI2S and PLLSAI division factor by 59 */
+#define LL_RCC_PLLM_DIV_60                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2) /*!< PLL, PLLI2S and PLLSAI division factor by 60 */
+#define LL_RCC_PLLM_DIV_61                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0) /*!< PLL, PLLI2S and PLLSAI division factor by 61 */
+#define LL_RCC_PLLM_DIV_62                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1) /*!< PLL, PLLI2S and PLLSAI division factor by 62 */
+#define LL_RCC_PLLM_DIV_63                 (RCC_PLLCFGR_PLLM_5 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLM_3 | RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0) /*!< PLL, PLLI2S and PLLSAI division factor by 63 */
+/**
+  * @}
+  */
+
+#if defined(RCC_PLLCFGR_PLLR)
+/** @defgroup RCC_LL_EC_PLLR_DIV  PLL division factor (PLLR)
+  * @{
+  */
+#define LL_RCC_PLLR_DIV_2                  (RCC_PLLCFGR_PLLR_1)                     /*!< Main PLL division factor for PLLCLK (system clock) by 2 */
+#define LL_RCC_PLLR_DIV_3                  (RCC_PLLCFGR_PLLR_1|RCC_PLLCFGR_PLLR_0)  /*!< Main PLL division factor for PLLCLK (system clock) by 3 */
+#define LL_RCC_PLLR_DIV_4                  (RCC_PLLCFGR_PLLR_2)                     /*!< Main PLL division factor for PLLCLK (system clock) by 4 */
+#define LL_RCC_PLLR_DIV_5                  (RCC_PLLCFGR_PLLR_2|RCC_PLLCFGR_PLLR_0)  /*!< Main PLL division factor for PLLCLK (system clock) by 5 */
+#define LL_RCC_PLLR_DIV_6                  (RCC_PLLCFGR_PLLR_2|RCC_PLLCFGR_PLLR_1)  /*!< Main PLL division factor for PLLCLK (system clock) by 6 */
+#define LL_RCC_PLLR_DIV_7                  (RCC_PLLCFGR_PLLR)                       /*!< Main PLL division factor for PLLCLK (system clock) by 7 */
+/**
+  * @}
+  */
+#endif /* RCC_PLLCFGR_PLLR */
+
+#if defined(RCC_DCKCFGR_PLLDIVR)
+/** @defgroup RCC_LL_EC_PLLDIVR  PLLDIVR division factor (PLLDIVR)
+  * @{
+  */
+#define LL_RCC_PLLDIVR_DIV_1           (RCC_DCKCFGR_PLLDIVR_0)        /*!< PLL division factor for PLLDIVR output by 1 */
+#define LL_RCC_PLLDIVR_DIV_2           (RCC_DCKCFGR_PLLDIVR_1)        /*!< PLL division factor for PLLDIVR output by 2 */
+#define LL_RCC_PLLDIVR_DIV_3           (RCC_DCKCFGR_PLLDIVR_1 | RCC_DCKCFGR_PLLDIVR_0)        /*!< PLL division factor for PLLDIVR output by 3 */
+#define LL_RCC_PLLDIVR_DIV_4           (RCC_DCKCFGR_PLLDIVR_2)        /*!< PLL division factor for PLLDIVR output by 4 */
+#define LL_RCC_PLLDIVR_DIV_5           (RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR_PLLDIVR_0)        /*!< PLL division factor for PLLDIVR output by 5 */
+#define LL_RCC_PLLDIVR_DIV_6           (RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR_PLLDIVR_1)        /*!< PLL division factor for PLLDIVR output by 6 */
+#define LL_RCC_PLLDIVR_DIV_7           (RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR_PLLDIVR_1 | RCC_DCKCFGR_PLLDIVR_0)        /*!< PLL division factor for PLLDIVR output by 7 */
+#define LL_RCC_PLLDIVR_DIV_8           (RCC_DCKCFGR_PLLDIVR_3)        /*!< PLL division factor for PLLDIVR output by 8 */
+#define LL_RCC_PLLDIVR_DIV_9           (RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_0)        /*!< PLL division factor for PLLDIVR output by 9 */
+#define LL_RCC_PLLDIVR_DIV_10          (RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_1)        /*!< PLL division factor for PLLDIVR output by 10 */
+#define LL_RCC_PLLDIVR_DIV_11          (RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_1 | RCC_DCKCFGR_PLLDIVR_0)        /*!< PLL division factor for PLLDIVR output by 11 */
+#define LL_RCC_PLLDIVR_DIV_12          (RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_2)        /*!< PLL division factor for PLLDIVR output by 12 */
+#define LL_RCC_PLLDIVR_DIV_13          (RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR_PLLDIVR_0)        /*!< PLL division factor for PLLDIVR output by 13 */
+#define LL_RCC_PLLDIVR_DIV_14          (RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR_PLLDIVR_1)        /*!< PLL division factor for PLLDIVR output by 14 */
+#define LL_RCC_PLLDIVR_DIV_15          (RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR_PLLDIVR_1 | RCC_DCKCFGR_PLLDIVR_0)        /*!< PLL division factor for PLLDIVR output by 15 */
+#define LL_RCC_PLLDIVR_DIV_16          (RCC_DCKCFGR_PLLDIVR_4)             /*!< PLL division factor for PLLDIVR output by 16 */
+#define LL_RCC_PLLDIVR_DIV_17          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_0)        /*!< PLL division factor for PLLDIVR output by 17 */
+#define LL_RCC_PLLDIVR_DIV_18          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_1)        /*!< PLL division factor for PLLDIVR output by 18 */
+#define LL_RCC_PLLDIVR_DIV_19          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_1 | RCC_DCKCFGR_PLLDIVR_0)        /*!< PLL division factor for PLLDIVR output by 19 */
+#define LL_RCC_PLLDIVR_DIV_20          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_2)        /*!< PLL division factor for PLLDIVR output by 20 */
+#define LL_RCC_PLLDIVR_DIV_21          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR_PLLDIVR_0)        /*!< PLL division factor for PLLDIVR output by 21 */
+#define LL_RCC_PLLDIVR_DIV_22          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR_PLLDIVR_1)        /*!< PLL division factor for PLLDIVR output by 22 */
+#define LL_RCC_PLLDIVR_DIV_23          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR_PLLDIVR_1 | RCC_DCKCFGR_PLLDIVR_0)        /*!< PLL division factor for PLLDIVR output by 23 */
+#define LL_RCC_PLLDIVR_DIV_24          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_3)        /*!< PLL division factor for PLLDIVR output by 24 */
+#define LL_RCC_PLLDIVR_DIV_25          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_0)        /*!< PLL division factor for PLLDIVR output by 25 */
+#define LL_RCC_PLLDIVR_DIV_26          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_1)        /*!< PLL division factor for PLLDIVR output by 26 */
+#define LL_RCC_PLLDIVR_DIV_27          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_1 | RCC_DCKCFGR_PLLDIVR_0)        /*!< PLL division factor for PLLDIVR output by 27 */
+#define LL_RCC_PLLDIVR_DIV_28          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_2)        /*!< PLL division factor for PLLDIVR output by 28 */
+#define LL_RCC_PLLDIVR_DIV_29          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR_PLLDIVR_0)        /*!< PLL division factor for PLLDIVR output by 29 */
+#define LL_RCC_PLLDIVR_DIV_30          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR_PLLDIVR_1)        /*!< PLL division factor for PLLDIVR output by 30 */
+#define LL_RCC_PLLDIVR_DIV_31          (RCC_DCKCFGR_PLLDIVR_4 | RCC_DCKCFGR_PLLDIVR_3 | RCC_DCKCFGR_PLLDIVR_2 | RCC_DCKCFGR_PLLDIVR_1 | RCC_DCKCFGR_PLLDIVR_0)        /*!< PLL division factor for PLLDIVR output by 31 */
+/**
+  * @}
+  */
+#endif /* RCC_DCKCFGR_PLLDIVR */
+
+/** @defgroup RCC_LL_EC_PLLP_DIV  PLL division factor (PLLP)
+  * @{
+  */
+#define LL_RCC_PLLP_DIV_2                  0x00000000U            /*!< Main PLL division factor for PLLP output by 2 */
+#define LL_RCC_PLLP_DIV_4                  RCC_PLLCFGR_PLLP_0     /*!< Main PLL division factor for PLLP output by 4 */
+#define LL_RCC_PLLP_DIV_6                  RCC_PLLCFGR_PLLP_1     /*!< Main PLL division factor for PLLP output by 6 */
+#define LL_RCC_PLLP_DIV_8                  (RCC_PLLCFGR_PLLP_1 | RCC_PLLCFGR_PLLP_0)   /*!< Main PLL division factor for PLLP output by 8 */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EC_PLLQ_DIV  PLL division factor (PLLQ)
+  * @{
+  */
+#define LL_RCC_PLLQ_DIV_2                  RCC_PLLCFGR_PLLQ_1                      /*!< Main PLL division factor for PLLQ output by 2 */
+#define LL_RCC_PLLQ_DIV_3                  (RCC_PLLCFGR_PLLQ_1|RCC_PLLCFGR_PLLQ_0) /*!< Main PLL division factor for PLLQ output by 3 */
+#define LL_RCC_PLLQ_DIV_4                  RCC_PLLCFGR_PLLQ_2                      /*!< Main PLL division factor for PLLQ output by 4 */
+#define LL_RCC_PLLQ_DIV_5                  (RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_0) /*!< Main PLL division factor for PLLQ output by 5 */
+#define LL_RCC_PLLQ_DIV_6                  (RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_1) /*!< Main PLL division factor for PLLQ output by 6 */
+#define LL_RCC_PLLQ_DIV_7                  (RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_1|RCC_PLLCFGR_PLLQ_0) /*!< Main PLL division factor for PLLQ output by 7 */
+#define LL_RCC_PLLQ_DIV_8                  RCC_PLLCFGR_PLLQ_3                      /*!< Main PLL division factor for PLLQ output by 8 */
+#define LL_RCC_PLLQ_DIV_9                  (RCC_PLLCFGR_PLLQ_3|RCC_PLLCFGR_PLLQ_0) /*!< Main PLL division factor for PLLQ output by 9 */
+#define LL_RCC_PLLQ_DIV_10                 (RCC_PLLCFGR_PLLQ_3|RCC_PLLCFGR_PLLQ_1) /*!< Main PLL division factor for PLLQ output by 10 */
+#define LL_RCC_PLLQ_DIV_11                 (RCC_PLLCFGR_PLLQ_3|RCC_PLLCFGR_PLLQ_1|RCC_PLLCFGR_PLLQ_0) /*!< Main PLL division factor for PLLQ output by 11 */
+#define LL_RCC_PLLQ_DIV_12                 (RCC_PLLCFGR_PLLQ_3|RCC_PLLCFGR_PLLQ_2) /*!< Main PLL division factor for PLLQ output by 12 */
+#define LL_RCC_PLLQ_DIV_13                 (RCC_PLLCFGR_PLLQ_3|RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_0) /*!< Main PLL division factor for PLLQ output by 13 */
+#define LL_RCC_PLLQ_DIV_14                 (RCC_PLLCFGR_PLLQ_3|RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_1) /*!< Main PLL division factor for PLLQ output by 14 */
+#define LL_RCC_PLLQ_DIV_15                 (RCC_PLLCFGR_PLLQ_3|RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_1|RCC_PLLCFGR_PLLQ_0) /*!< Main PLL division factor for PLLQ output by 15 */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EC_PLL_SPRE_SEL  PLL Spread Spectrum Selection
+  * @{
+  */
+#define LL_RCC_SPREAD_SELECT_CENTER        0x00000000U                   /*!< PLL center spread spectrum selection */
+#define LL_RCC_SPREAD_SELECT_DOWN          RCC_SSCGR_SPREADSEL           /*!< PLL down spread spectrum selection */
+/**
+  * @}
+  */
+
+#if defined(RCC_PLLI2S_SUPPORT)
+/** @defgroup RCC_LL_EC_PLLI2SM  PLLI2SM division factor (PLLI2SM)
+  * @{
+  */
+#if defined(RCC_PLLI2SCFGR_PLLI2SM)
+#define LL_RCC_PLLI2SM_DIV_2             (RCC_PLLI2SCFGR_PLLI2SM_1) /*!< PLLI2S division factor for PLLI2SM output by 2 */
+#define LL_RCC_PLLI2SM_DIV_3             (RCC_PLLI2SCFGR_PLLI2SM_1 | RCC_PLLI2SCFGR_PLLI2SM_0) /*!< PLLI2S division factor for PLLI2SM output by 3 */
+#define LL_RCC_PLLI2SM_DIV_4             (RCC_PLLI2SCFGR_PLLI2SM_2) /*!< PLLI2S division factor for PLLI2SM output by 4 */
+#define LL_RCC_PLLI2SM_DIV_5             (RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_0) /*!< PLLI2S division factor for PLLI2SM output by 5 */
+#define LL_RCC_PLLI2SM_DIV_6             (RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_1) /*!< PLLI2S division factor for PLLI2SM output by 6 */
+#define LL_RCC_PLLI2SM_DIV_7             (RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_1 | RCC_PLLI2SCFGR_PLLI2SM_0) /*!< PLLI2S division factor for PLLI2SM output by 7 */
+#define LL_RCC_PLLI2SM_DIV_8             (RCC_PLLI2SCFGR_PLLI2SM_3) /*!< PLLI2S division factor for PLLI2SM output by 8 */
+#define LL_RCC_PLLI2SM_DIV_9             (RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_0) /*!< PLLI2S division factor for PLLI2SM output by 9 */
+#define LL_RCC_PLLI2SM_DIV_10            (RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_1) /*!< PLLI2S division factor for PLLI2SM output by 10 */
+#define LL_RCC_PLLI2SM_DIV_11            (RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_1 | RCC_PLLI2SCFGR_PLLI2SM_0) /*!< PLLI2S division factor for PLLI2SM output by 11 */
+#define LL_RCC_PLLI2SM_DIV_12            (RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_2) /*!< PLLI2S division factor for PLLI2SM output by 12 */
+#define LL_RCC_PLLI2SM_DIV_13            (RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_0) /*!< PLLI2S division factor for PLLI2SM output by 13 */
+#define LL_RCC_PLLI2SM_DIV_14            (RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_1) /*!< PLLI2S division factor for PLLI2SM output by 14 */
+#define LL_RCC_PLLI2SM_DIV_15            (RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_1 | RCC_PLLI2SCFGR_PLLI2SM_0) /*!< PLLI2S division factor for PLLI2SM output by 15 */
+#define LL_RCC_PLLI2SM_DIV_16            (RCC_PLLI2SCFGR_PLLI2SM_4) /*!< PLLI2S division factor for PLLI2SM output by 16 */
+#define LL_RCC_PLLI2SM_DIV_17            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_0) /*!< PLLI2S division factor for PLLI2SM output by 17 */
+#define LL_RCC_PLLI2SM_DIV_18            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_1) /*!< PLLI2S division factor for PLLI2SM output by 18 */
+#define LL_RCC_PLLI2SM_DIV_19            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_1 | RCC_PLLI2SCFGR_PLLI2SM_0) /*!< PLLI2S division factor for PLLI2SM output by 19 */
+#define LL_RCC_PLLI2SM_DIV_20            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_2) /*!< PLLI2S division factor for PLLI2SM output by 20 */
+#define LL_RCC_PLLI2SM_DIV_21            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_0) /*!< PLLI2S division factor for PLLI2SM output by 21 */
+#define LL_RCC_PLLI2SM_DIV_22            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_1) /*!< PLLI2S division factor for PLLI2SM output by 22 */
+#define LL_RCC_PLLI2SM_DIV_23            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_1 | RCC_PLLI2SCFGR_PLLI2SM_0) /*!< PLLI2S division factor for PLLI2SM output by 23 */
+#define LL_RCC_PLLI2SM_DIV_24            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3) /*!< PLLI2S division factor for PLLI2SM output by 24 */
+#define LL_RCC_PLLI2SM_DIV_25            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_0) /*!< PLLI2S division factor for PLLI2SM output by 25 */
+#define LL_RCC_PLLI2SM_DIV_26            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_1) /*!< PLLI2S division factor for PLLI2SM output by 26 */
+#define LL_RCC_PLLI2SM_DIV_27            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_1 | RCC_PLLI2SCFGR_PLLI2SM_0) /*!< PLLI2S division factor for PLLI2SM output by 27 */
+#define LL_RCC_PLLI2SM_DIV_28            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_2) /*!< PLLI2S division factor for PLLI2SM output by 28 */
+#define LL_RCC_PLLI2SM_DIV_29            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_0) /*!< PLLI2S division factor for PLLI2SM output by 29 */
+#define LL_RCC_PLLI2SM_DIV_30            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_1) /*!< PLLI2S division factor for PLLI2SM output by 30 */
+#define LL_RCC_PLLI2SM_DIV_31            (RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_1 | RCC_PLLI2SCFGR_PLLI2SM_0) /*!< PLLI2S division factor for PLLI2SM output by 31 */
+#define LL_RCC_PLLI2SM_DIV_32            (RCC_PLLI2SCFGR_PLLI2SM_5) /*!< PLLI2S division factor for PLLI2SM output by 32 */
+#define LL_RCC_PLLI2SM_DIV_33            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_0) /*!< PLLI2S division factor for PLLI2SM output by 33 */
+#define LL_RCC_PLLI2SM_DIV_34            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_1) /*!< PLLI2S division factor for PLLI2SM output by 34 */
+#define LL_RCC_PLLI2SM_DIV_35            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_1 | RCC_PLLI2SCFGR_PLLI2SM_0) /*!< PLLI2S division factor for PLLI2SM output by 35 */
+#define LL_RCC_PLLI2SM_DIV_36            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_2) /*!< PLLI2S division factor for PLLI2SM output by 36 */
+#define LL_RCC_PLLI2SM_DIV_37            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_0) /*!< PLLI2S division factor for PLLI2SM output by 37 */
+#define LL_RCC_PLLI2SM_DIV_38            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_1) /*!< PLLI2S division factor for PLLI2SM output by 38 */
+#define LL_RCC_PLLI2SM_DIV_39            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_1 | RCC_PLLI2SCFGR_PLLI2SM_0) /*!< PLLI2S division factor for PLLI2SM output by 39 */
+#define LL_RCC_PLLI2SM_DIV_40            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_3) /*!< PLLI2S division factor for PLLI2SM output by 40 */
+#define LL_RCC_PLLI2SM_DIV_41            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_0) /*!< PLLI2S division factor for PLLI2SM output by 41 */
+#define LL_RCC_PLLI2SM_DIV_42            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_1) /*!< PLLI2S division factor for PLLI2SM output by 42 */
+#define LL_RCC_PLLI2SM_DIV_43            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_1 | RCC_PLLI2SCFGR_PLLI2SM_0) /*!< PLLI2S division factor for PLLI2SM output by 43 */
+#define LL_RCC_PLLI2SM_DIV_44            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_2) /*!< PLLI2S division factor for PLLI2SM output by 44 */
+#define LL_RCC_PLLI2SM_DIV_45            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_0) /*!< PLLI2S division factor for PLLI2SM output by 45 */
+#define LL_RCC_PLLI2SM_DIV_46            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_1) /*!< PLLI2S division factor for PLLI2SM output by 46 */
+#define LL_RCC_PLLI2SM_DIV_47            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_1 | RCC_PLLI2SCFGR_PLLI2SM_0) /*!< PLLI2S division factor for PLLI2SM output by 47 */
+#define LL_RCC_PLLI2SM_DIV_48            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4) /*!< PLLI2S division factor for PLLI2SM output by 48 */
+#define LL_RCC_PLLI2SM_DIV_49            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_0) /*!< PLLI2S division factor for PLLI2SM output by 49 */
+#define LL_RCC_PLLI2SM_DIV_50            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_1) /*!< PLLI2S division factor for PLLI2SM output by 50 */
+#define LL_RCC_PLLI2SM_DIV_51            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_1 | RCC_PLLI2SCFGR_PLLI2SM_0) /*!< PLLI2S division factor for PLLI2SM output by 51 */
+#define LL_RCC_PLLI2SM_DIV_52            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_2) /*!< PLLI2S division factor for PLLI2SM output by 52 */
+#define LL_RCC_PLLI2SM_DIV_53            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_0) /*!< PLLI2S division factor for PLLI2SM output by 53 */
+#define LL_RCC_PLLI2SM_DIV_54            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_1) /*!< PLLI2S division factor for PLLI2SM output by 54 */
+#define LL_RCC_PLLI2SM_DIV_55            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_1 | RCC_PLLI2SCFGR_PLLI2SM_0) /*!< PLLI2S division factor for PLLI2SM output by 55 */
+#define LL_RCC_PLLI2SM_DIV_56            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3) /*!< PLLI2S division factor for PLLI2SM output by 56 */
+#define LL_RCC_PLLI2SM_DIV_57            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_0) /*!< PLLI2S division factor for PLLI2SM output by 57 */
+#define LL_RCC_PLLI2SM_DIV_58            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_1) /*!< PLLI2S division factor for PLLI2SM output by 58 */
+#define LL_RCC_PLLI2SM_DIV_59            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_1 | RCC_PLLI2SCFGR_PLLI2SM_0) /*!< PLLI2S division factor for PLLI2SM output by 59 */
+#define LL_RCC_PLLI2SM_DIV_60            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_2) /*!< PLLI2S division factor for PLLI2SM output by 60 */
+#define LL_RCC_PLLI2SM_DIV_61            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_0) /*!< PLLI2S division factor for PLLI2SM output by 61 */
+#define LL_RCC_PLLI2SM_DIV_62            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_1) /*!< PLLI2S division factor for PLLI2SM output by 62 */
+#define LL_RCC_PLLI2SM_DIV_63            (RCC_PLLI2SCFGR_PLLI2SM_5 | RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SM_3 | RCC_PLLI2SCFGR_PLLI2SM_2 | RCC_PLLI2SCFGR_PLLI2SM_1 | RCC_PLLI2SCFGR_PLLI2SM_0) /*!< PLLI2S division factor for PLLI2SM output by 63 */
+#else
+#define LL_RCC_PLLI2SM_DIV_2              LL_RCC_PLLM_DIV_2      /*!< PLLI2S division factor for PLLI2SM output by 2 */
+#define LL_RCC_PLLI2SM_DIV_3              LL_RCC_PLLM_DIV_3      /*!< PLLI2S division factor for PLLI2SM output by 3 */
+#define LL_RCC_PLLI2SM_DIV_4              LL_RCC_PLLM_DIV_4      /*!< PLLI2S division factor for PLLI2SM output by 4 */
+#define LL_RCC_PLLI2SM_DIV_5              LL_RCC_PLLM_DIV_5      /*!< PLLI2S division factor for PLLI2SM output by 5 */
+#define LL_RCC_PLLI2SM_DIV_6              LL_RCC_PLLM_DIV_6      /*!< PLLI2S division factor for PLLI2SM output by 6 */
+#define LL_RCC_PLLI2SM_DIV_7              LL_RCC_PLLM_DIV_7      /*!< PLLI2S division factor for PLLI2SM output by 7 */
+#define LL_RCC_PLLI2SM_DIV_8              LL_RCC_PLLM_DIV_8      /*!< PLLI2S division factor for PLLI2SM output by 8 */
+#define LL_RCC_PLLI2SM_DIV_9              LL_RCC_PLLM_DIV_9      /*!< PLLI2S division factor for PLLI2SM output by 9 */
+#define LL_RCC_PLLI2SM_DIV_10             LL_RCC_PLLM_DIV_10     /*!< PLLI2S division factor for PLLI2SM output by 10 */
+#define LL_RCC_PLLI2SM_DIV_11             LL_RCC_PLLM_DIV_11     /*!< PLLI2S division factor for PLLI2SM output by 11 */
+#define LL_RCC_PLLI2SM_DIV_12             LL_RCC_PLLM_DIV_12     /*!< PLLI2S division factor for PLLI2SM output by 12 */
+#define LL_RCC_PLLI2SM_DIV_13             LL_RCC_PLLM_DIV_13     /*!< PLLI2S division factor for PLLI2SM output by 13 */
+#define LL_RCC_PLLI2SM_DIV_14             LL_RCC_PLLM_DIV_14     /*!< PLLI2S division factor for PLLI2SM output by 14 */
+#define LL_RCC_PLLI2SM_DIV_15             LL_RCC_PLLM_DIV_15     /*!< PLLI2S division factor for PLLI2SM output by 15 */
+#define LL_RCC_PLLI2SM_DIV_16             LL_RCC_PLLM_DIV_16     /*!< PLLI2S division factor for PLLI2SM output by 16 */
+#define LL_RCC_PLLI2SM_DIV_17             LL_RCC_PLLM_DIV_17     /*!< PLLI2S division factor for PLLI2SM output by 17 */
+#define LL_RCC_PLLI2SM_DIV_18             LL_RCC_PLLM_DIV_18     /*!< PLLI2S division factor for PLLI2SM output by 18 */
+#define LL_RCC_PLLI2SM_DIV_19             LL_RCC_PLLM_DIV_19     /*!< PLLI2S division factor for PLLI2SM output by 19 */
+#define LL_RCC_PLLI2SM_DIV_20             LL_RCC_PLLM_DIV_20     /*!< PLLI2S division factor for PLLI2SM output by 20 */
+#define LL_RCC_PLLI2SM_DIV_21             LL_RCC_PLLM_DIV_21     /*!< PLLI2S division factor for PLLI2SM output by 21 */
+#define LL_RCC_PLLI2SM_DIV_22             LL_RCC_PLLM_DIV_22     /*!< PLLI2S division factor for PLLI2SM output by 22 */
+#define LL_RCC_PLLI2SM_DIV_23             LL_RCC_PLLM_DIV_23     /*!< PLLI2S division factor for PLLI2SM output by 23 */
+#define LL_RCC_PLLI2SM_DIV_24             LL_RCC_PLLM_DIV_24     /*!< PLLI2S division factor for PLLI2SM output by 24 */
+#define LL_RCC_PLLI2SM_DIV_25             LL_RCC_PLLM_DIV_25     /*!< PLLI2S division factor for PLLI2SM output by 25 */
+#define LL_RCC_PLLI2SM_DIV_26             LL_RCC_PLLM_DIV_26     /*!< PLLI2S division factor for PLLI2SM output by 26 */
+#define LL_RCC_PLLI2SM_DIV_27             LL_RCC_PLLM_DIV_27     /*!< PLLI2S division factor for PLLI2SM output by 27 */
+#define LL_RCC_PLLI2SM_DIV_28             LL_RCC_PLLM_DIV_28     /*!< PLLI2S division factor for PLLI2SM output by 28 */
+#define LL_RCC_PLLI2SM_DIV_29             LL_RCC_PLLM_DIV_29     /*!< PLLI2S division factor for PLLI2SM output by 29 */
+#define LL_RCC_PLLI2SM_DIV_30             LL_RCC_PLLM_DIV_30     /*!< PLLI2S division factor for PLLI2SM output by 30 */
+#define LL_RCC_PLLI2SM_DIV_31             LL_RCC_PLLM_DIV_31     /*!< PLLI2S division factor for PLLI2SM output by 31 */
+#define LL_RCC_PLLI2SM_DIV_32             LL_RCC_PLLM_DIV_32     /*!< PLLI2S division factor for PLLI2SM output by 32 */
+#define LL_RCC_PLLI2SM_DIV_33             LL_RCC_PLLM_DIV_33     /*!< PLLI2S division factor for PLLI2SM output by 33 */
+#define LL_RCC_PLLI2SM_DIV_34             LL_RCC_PLLM_DIV_34     /*!< PLLI2S division factor for PLLI2SM output by 34 */
+#define LL_RCC_PLLI2SM_DIV_35             LL_RCC_PLLM_DIV_35     /*!< PLLI2S division factor for PLLI2SM output by 35 */
+#define LL_RCC_PLLI2SM_DIV_36             LL_RCC_PLLM_DIV_36     /*!< PLLI2S division factor for PLLI2SM output by 36 */
+#define LL_RCC_PLLI2SM_DIV_37             LL_RCC_PLLM_DIV_37     /*!< PLLI2S division factor for PLLI2SM output by 37 */
+#define LL_RCC_PLLI2SM_DIV_38             LL_RCC_PLLM_DIV_38     /*!< PLLI2S division factor for PLLI2SM output by 38 */
+#define LL_RCC_PLLI2SM_DIV_39             LL_RCC_PLLM_DIV_39     /*!< PLLI2S division factor for PLLI2SM output by 39 */
+#define LL_RCC_PLLI2SM_DIV_40             LL_RCC_PLLM_DIV_40     /*!< PLLI2S division factor for PLLI2SM output by 40 */
+#define LL_RCC_PLLI2SM_DIV_41             LL_RCC_PLLM_DIV_41     /*!< PLLI2S division factor for PLLI2SM output by 41 */
+#define LL_RCC_PLLI2SM_DIV_42             LL_RCC_PLLM_DIV_42     /*!< PLLI2S division factor for PLLI2SM output by 42 */
+#define LL_RCC_PLLI2SM_DIV_43             LL_RCC_PLLM_DIV_43     /*!< PLLI2S division factor for PLLI2SM output by 43 */
+#define LL_RCC_PLLI2SM_DIV_44             LL_RCC_PLLM_DIV_44     /*!< PLLI2S division factor for PLLI2SM output by 44 */
+#define LL_RCC_PLLI2SM_DIV_45             LL_RCC_PLLM_DIV_45     /*!< PLLI2S division factor for PLLI2SM output by 45 */
+#define LL_RCC_PLLI2SM_DIV_46             LL_RCC_PLLM_DIV_46     /*!< PLLI2S division factor for PLLI2SM output by 46 */
+#define LL_RCC_PLLI2SM_DIV_47             LL_RCC_PLLM_DIV_47     /*!< PLLI2S division factor for PLLI2SM output by 47 */
+#define LL_RCC_PLLI2SM_DIV_48             LL_RCC_PLLM_DIV_48     /*!< PLLI2S division factor for PLLI2SM output by 48 */
+#define LL_RCC_PLLI2SM_DIV_49             LL_RCC_PLLM_DIV_49     /*!< PLLI2S division factor for PLLI2SM output by 49 */
+#define LL_RCC_PLLI2SM_DIV_50             LL_RCC_PLLM_DIV_50     /*!< PLLI2S division factor for PLLI2SM output by 50 */
+#define LL_RCC_PLLI2SM_DIV_51             LL_RCC_PLLM_DIV_51     /*!< PLLI2S division factor for PLLI2SM output by 51 */
+#define LL_RCC_PLLI2SM_DIV_52             LL_RCC_PLLM_DIV_52     /*!< PLLI2S division factor for PLLI2SM output by 52 */
+#define LL_RCC_PLLI2SM_DIV_53             LL_RCC_PLLM_DIV_53     /*!< PLLI2S division factor for PLLI2SM output by 53 */
+#define LL_RCC_PLLI2SM_DIV_54             LL_RCC_PLLM_DIV_54     /*!< PLLI2S division factor for PLLI2SM output by 54 */
+#define LL_RCC_PLLI2SM_DIV_55             LL_RCC_PLLM_DIV_55     /*!< PLLI2S division factor for PLLI2SM output by 55 */
+#define LL_RCC_PLLI2SM_DIV_56             LL_RCC_PLLM_DIV_56     /*!< PLLI2S division factor for PLLI2SM output by 56 */
+#define LL_RCC_PLLI2SM_DIV_57             LL_RCC_PLLM_DIV_57     /*!< PLLI2S division factor for PLLI2SM output by 57 */
+#define LL_RCC_PLLI2SM_DIV_58             LL_RCC_PLLM_DIV_58     /*!< PLLI2S division factor for PLLI2SM output by 58 */
+#define LL_RCC_PLLI2SM_DIV_59             LL_RCC_PLLM_DIV_59     /*!< PLLI2S division factor for PLLI2SM output by 59 */
+#define LL_RCC_PLLI2SM_DIV_60             LL_RCC_PLLM_DIV_60     /*!< PLLI2S division factor for PLLI2SM output by 60 */
+#define LL_RCC_PLLI2SM_DIV_61             LL_RCC_PLLM_DIV_61     /*!< PLLI2S division factor for PLLI2SM output by 61 */
+#define LL_RCC_PLLI2SM_DIV_62             LL_RCC_PLLM_DIV_62     /*!< PLLI2S division factor for PLLI2SM output by 62 */
+#define LL_RCC_PLLI2SM_DIV_63             LL_RCC_PLLM_DIV_63     /*!< PLLI2S division factor for PLLI2SM output by 63 */
+#endif /* RCC_PLLI2SCFGR_PLLI2SM */
+/**
+  * @}
+  */
+
+#if defined(RCC_PLLI2SCFGR_PLLI2SQ)
+/** @defgroup RCC_LL_EC_PLLI2SQ  PLLI2SQ division factor (PLLI2SQ)
+  * @{
+  */
+#define LL_RCC_PLLI2SQ_DIV_2              RCC_PLLI2SCFGR_PLLI2SQ_1        /*!< PLLI2S division factor for PLLI2SQ output by 2 */
+#define LL_RCC_PLLI2SQ_DIV_3              (RCC_PLLI2SCFGR_PLLI2SQ_1 | RCC_PLLI2SCFGR_PLLI2SQ_0)        /*!< PLLI2S division factor for PLLI2SQ output by 3 */
+#define LL_RCC_PLLI2SQ_DIV_4              RCC_PLLI2SCFGR_PLLI2SQ_2        /*!< PLLI2S division factor for PLLI2SQ output by 4 */
+#define LL_RCC_PLLI2SQ_DIV_5              (RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SQ_0)        /*!< PLLI2S division factor for PLLI2SQ output by 5 */
+#define LL_RCC_PLLI2SQ_DIV_6              (RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SQ_1)        /*!< PLLI2S division factor for PLLI2SQ output by 6 */
+#define LL_RCC_PLLI2SQ_DIV_7              (RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SQ_1 | RCC_PLLI2SCFGR_PLLI2SQ_0)        /*!< PLLI2S division factor for PLLI2SQ output by 7 */
+#define LL_RCC_PLLI2SQ_DIV_8              RCC_PLLI2SCFGR_PLLI2SQ_3        /*!< PLLI2S division factor for PLLI2SQ output by 8 */
+#define LL_RCC_PLLI2SQ_DIV_9              (RCC_PLLI2SCFGR_PLLI2SQ_3 | RCC_PLLI2SCFGR_PLLI2SQ_0)        /*!< PLLI2S division factor for PLLI2SQ output by 9 */
+#define LL_RCC_PLLI2SQ_DIV_10             (RCC_PLLI2SCFGR_PLLI2SQ_3 | RCC_PLLI2SCFGR_PLLI2SQ_1)        /*!< PLLI2S division factor for PLLI2SQ output by 10 */
+#define LL_RCC_PLLI2SQ_DIV_11             (RCC_PLLI2SCFGR_PLLI2SQ_3 | RCC_PLLI2SCFGR_PLLI2SQ_1 | RCC_PLLI2SCFGR_PLLI2SQ_0)        /*!< PLLI2S division factor for PLLI2SQ output by 11 */
+#define LL_RCC_PLLI2SQ_DIV_12             (RCC_PLLI2SCFGR_PLLI2SQ_3 | RCC_PLLI2SCFGR_PLLI2SQ_2)        /*!< PLLI2S division factor for PLLI2SQ output by 12 */
+#define LL_RCC_PLLI2SQ_DIV_13             (RCC_PLLI2SCFGR_PLLI2SQ_3 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SQ_0)        /*!< PLLI2S division factor for PLLI2SQ output by 13 */
+#define LL_RCC_PLLI2SQ_DIV_14             (RCC_PLLI2SCFGR_PLLI2SQ_3 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SQ_1)        /*!< PLLI2S division factor for PLLI2SQ output by 14 */
+#define LL_RCC_PLLI2SQ_DIV_15             (RCC_PLLI2SCFGR_PLLI2SQ_3 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SQ_1 | RCC_PLLI2SCFGR_PLLI2SQ_0)        /*!< PLLI2S division factor for PLLI2SQ output by 15 */
+/**
+  * @}
+  */
+#endif /* RCC_PLLI2SCFGR_PLLI2SQ */
+
+#if defined(RCC_DCKCFGR_PLLI2SDIVQ)
+/** @defgroup RCC_LL_EC_PLLI2SDIVQ  PLLI2SDIVQ division factor (PLLI2SDIVQ)
+  * @{
+  */
+#define LL_RCC_PLLI2SDIVQ_DIV_1           0x00000000U                        /*!< PLLI2S division factor for PLLI2SDIVQ output by 1 */
+#define LL_RCC_PLLI2SDIVQ_DIV_2           RCC_DCKCFGR_PLLI2SDIVQ_0          /*!< PLLI2S division factor for PLLI2SDIVQ output by 2 */
+#define LL_RCC_PLLI2SDIVQ_DIV_3           RCC_DCKCFGR_PLLI2SDIVQ_1          /*!< PLLI2S division factor for PLLI2SDIVQ output by 3 */
+#define LL_RCC_PLLI2SDIVQ_DIV_4           (RCC_DCKCFGR_PLLI2SDIVQ_1 | RCC_DCKCFGR_PLLI2SDIVQ_0)        /*!< PLLI2S division factor for PLLI2SDIVQ output by 4 */
+#define LL_RCC_PLLI2SDIVQ_DIV_5           RCC_DCKCFGR_PLLI2SDIVQ_2          /*!< PLLI2S division factor for PLLI2SDIVQ output by 5 */
+#define LL_RCC_PLLI2SDIVQ_DIV_6           (RCC_DCKCFGR_PLLI2SDIVQ_2 | RCC_DCKCFGR_PLLI2SDIVQ_0)        /*!< PLLI2S division factor for PLLI2SDIVQ output by 6 */
+#define LL_RCC_PLLI2SDIVQ_DIV_7           (RCC_DCKCFGR_PLLI2SDIVQ_2 | RCC_DCKCFGR_PLLI2SDIVQ_1)        /*!< PLLI2S division factor for PLLI2SDIVQ output by 7 */
+#define LL_RCC_PLLI2SDIVQ_DIV_8           (RCC_DCKCFGR_PLLI2SDIVQ_2 | RCC_DCKCFGR_PLLI2SDIVQ_1 | RCC_DCKCFGR_PLLI2SDIVQ_0)        /*!< PLLI2S division factor for PLLI2SDIVQ output by 8 */
+#define LL_RCC_PLLI2SDIVQ_DIV_9           RCC_DCKCFGR_PLLI2SDIVQ_3          /*!< PLLI2S division factor for PLLI2SDIVQ output by 9 */
+#define LL_RCC_PLLI2SDIVQ_DIV_10          (RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_0)        /*!< PLLI2S division factor for PLLI2SDIVQ output by 10 */
+#define LL_RCC_PLLI2SDIVQ_DIV_11          (RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_1)        /*!< PLLI2S division factor for PLLI2SDIVQ output by 11 */
+#define LL_RCC_PLLI2SDIVQ_DIV_12          (RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_1 | RCC_DCKCFGR_PLLI2SDIVQ_0)        /*!< PLLI2S division factor for PLLI2SDIVQ output by 12 */
+#define LL_RCC_PLLI2SDIVQ_DIV_13          (RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_2)        /*!< PLLI2S division factor for PLLI2SDIVQ output by 13 */
+#define LL_RCC_PLLI2SDIVQ_DIV_14          (RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_2 | RCC_DCKCFGR_PLLI2SDIVQ_0)        /*!< PLLI2S division factor for PLLI2SDIVQ output by 14 */
+#define LL_RCC_PLLI2SDIVQ_DIV_15          (RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_2 | RCC_DCKCFGR_PLLI2SDIVQ_1)        /*!< PLLI2S division factor for PLLI2SDIVQ output by 15 */
+#define LL_RCC_PLLI2SDIVQ_DIV_16          (RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_2 | RCC_DCKCFGR_PLLI2SDIVQ_1 | RCC_DCKCFGR_PLLI2SDIVQ_0)        /*!< PLLI2S division factor for PLLI2SDIVQ output by 16 */
+#define LL_RCC_PLLI2SDIVQ_DIV_17          RCC_DCKCFGR_PLLI2SDIVQ_4          /*!< PLLI2S division factor for PLLI2SDIVQ output by 17 */
+#define LL_RCC_PLLI2SDIVQ_DIV_18          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_0)        /*!< PLLI2S division factor for PLLI2SDIVQ output by 18 */
+#define LL_RCC_PLLI2SDIVQ_DIV_19          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_1)        /*!< PLLI2S division factor for PLLI2SDIVQ output by 19 */
+#define LL_RCC_PLLI2SDIVQ_DIV_20          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_1 | RCC_DCKCFGR_PLLI2SDIVQ_0)        /*!< PLLI2S division factor for PLLI2SDIVQ output by 20 */
+#define LL_RCC_PLLI2SDIVQ_DIV_21          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_2)        /*!< PLLI2S division factor for PLLI2SDIVQ output by 21 */
+#define LL_RCC_PLLI2SDIVQ_DIV_22          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_2 | RCC_DCKCFGR_PLLI2SDIVQ_0)        /*!< PLLI2S division factor for PLLI2SDIVQ output by 22 */
+#define LL_RCC_PLLI2SDIVQ_DIV_23          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_2 | RCC_DCKCFGR_PLLI2SDIVQ_1)        /*!< PLLI2S division factor for PLLI2SDIVQ output by 23 */
+#define LL_RCC_PLLI2SDIVQ_DIV_24          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_2 | RCC_DCKCFGR_PLLI2SDIVQ_1 | RCC_DCKCFGR_PLLI2SDIVQ_0)        /*!< PLLI2S division factor for PLLI2SDIVQ output by 24 */
+#define LL_RCC_PLLI2SDIVQ_DIV_25          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_3)        /*!< PLLI2S division factor for PLLI2SDIVQ output by 25 */
+#define LL_RCC_PLLI2SDIVQ_DIV_26          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_0)        /*!< PLLI2S division factor for PLLI2SDIVQ output by 26 */
+#define LL_RCC_PLLI2SDIVQ_DIV_27          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_1)        /*!< PLLI2S division factor for PLLI2SDIVQ output by 27 */
+#define LL_RCC_PLLI2SDIVQ_DIV_28          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_1 | RCC_DCKCFGR_PLLI2SDIVQ_0)        /*!< PLLI2S division factor for PLLI2SDIVQ output by 28 */
+#define LL_RCC_PLLI2SDIVQ_DIV_29          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_2)        /*!< PLLI2S division factor for PLLI2SDIVQ output by 29 */
+#define LL_RCC_PLLI2SDIVQ_DIV_30          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_2 | RCC_DCKCFGR_PLLI2SDIVQ_0)        /*!< PLLI2S division factor for PLLI2SDIVQ output by 30 */
+#define LL_RCC_PLLI2SDIVQ_DIV_31          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_2 | RCC_DCKCFGR_PLLI2SDIVQ_1)        /*!< PLLI2S division factor for PLLI2SDIVQ output by 31 */
+#define LL_RCC_PLLI2SDIVQ_DIV_32          (RCC_DCKCFGR_PLLI2SDIVQ_4 | RCC_DCKCFGR_PLLI2SDIVQ_3 | RCC_DCKCFGR_PLLI2SDIVQ_2 | RCC_DCKCFGR_PLLI2SDIVQ_1 | RCC_DCKCFGR_PLLI2SDIVQ_0)        /*!< PLLI2S division factor for PLLI2SDIVQ output by 32 */
+/**
+  * @}
+  */
+#endif /* RCC_DCKCFGR_PLLI2SDIVQ */
+
+#if defined(RCC_DCKCFGR_PLLI2SDIVR)
+/** @defgroup RCC_LL_EC_PLLI2SDIVR  PLLI2SDIVR division factor (PLLI2SDIVR)
+  * @{
+  */
+#define LL_RCC_PLLI2SDIVR_DIV_1           (RCC_DCKCFGR_PLLI2SDIVR_0)        /*!< PLLI2S division factor for PLLI2SDIVR output by 1 */
+#define LL_RCC_PLLI2SDIVR_DIV_2           (RCC_DCKCFGR_PLLI2SDIVR_1)        /*!< PLLI2S division factor for PLLI2SDIVR output by 2 */
+#define LL_RCC_PLLI2SDIVR_DIV_3           (RCC_DCKCFGR_PLLI2SDIVR_1 | RCC_DCKCFGR_PLLI2SDIVR_0)        /*!< PLLI2S division factor for PLLI2SDIVR output by 3 */
+#define LL_RCC_PLLI2SDIVR_DIV_4           (RCC_DCKCFGR_PLLI2SDIVR_2)        /*!< PLLI2S division factor for PLLI2SDIVR output by 4 */
+#define LL_RCC_PLLI2SDIVR_DIV_5           (RCC_DCKCFGR_PLLI2SDIVR_2 | RCC_DCKCFGR_PLLI2SDIVR_0)        /*!< PLLI2S division factor for PLLI2SDIVR output by 5 */
+#define LL_RCC_PLLI2SDIVR_DIV_6           (RCC_DCKCFGR_PLLI2SDIVR_2 | RCC_DCKCFGR_PLLI2SDIVR_1)        /*!< PLLI2S division factor for PLLI2SDIVR output by 6 */
+#define LL_RCC_PLLI2SDIVR_DIV_7           (RCC_DCKCFGR_PLLI2SDIVR_2 | RCC_DCKCFGR_PLLI2SDIVR_1 | RCC_DCKCFGR_PLLI2SDIVR_0)        /*!< PLLI2S division factor for PLLI2SDIVR output by 7 */
+#define LL_RCC_PLLI2SDIVR_DIV_8           (RCC_DCKCFGR_PLLI2SDIVR_3)        /*!< PLLI2S division factor for PLLI2SDIVR output by 8 */
+#define LL_RCC_PLLI2SDIVR_DIV_9           (RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_0)        /*!< PLLI2S division factor for PLLI2SDIVR output by 9 */
+#define LL_RCC_PLLI2SDIVR_DIV_10          (RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_1)        /*!< PLLI2S division factor for PLLI2SDIVR output by 10 */
+#define LL_RCC_PLLI2SDIVR_DIV_11          (RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_1 | RCC_DCKCFGR_PLLI2SDIVR_0)        /*!< PLLI2S division factor for PLLI2SDIVR output by 11 */
+#define LL_RCC_PLLI2SDIVR_DIV_12          (RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_2)        /*!< PLLI2S division factor for PLLI2SDIVR output by 12 */
+#define LL_RCC_PLLI2SDIVR_DIV_13          (RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_2 | RCC_DCKCFGR_PLLI2SDIVR_0)        /*!< PLLI2S division factor for PLLI2SDIVR output by 13 */
+#define LL_RCC_PLLI2SDIVR_DIV_14          (RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_2 | RCC_DCKCFGR_PLLI2SDIVR_1)        /*!< PLLI2S division factor for PLLI2SDIVR output by 14 */
+#define LL_RCC_PLLI2SDIVR_DIV_15          (RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_2 | RCC_DCKCFGR_PLLI2SDIVR_1 | RCC_DCKCFGR_PLLI2SDIVR_0)        /*!< PLLI2S division factor for PLLI2SDIVR output by 15 */
+#define LL_RCC_PLLI2SDIVR_DIV_16          (RCC_DCKCFGR_PLLI2SDIVR_4)             /*!< PLLI2S division factor for PLLI2SDIVR output by 16 */
+#define LL_RCC_PLLI2SDIVR_DIV_17          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_0)        /*!< PLLI2S division factor for PLLI2SDIVR output by 17 */
+#define LL_RCC_PLLI2SDIVR_DIV_18          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_1)        /*!< PLLI2S division factor for PLLI2SDIVR output by 18 */
+#define LL_RCC_PLLI2SDIVR_DIV_19          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_1 | RCC_DCKCFGR_PLLI2SDIVR_0)        /*!< PLLI2S division factor for PLLI2SDIVR output by 19 */
+#define LL_RCC_PLLI2SDIVR_DIV_20          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_2)        /*!< PLLI2S division factor for PLLI2SDIVR output by 20 */
+#define LL_RCC_PLLI2SDIVR_DIV_21          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_2 | RCC_DCKCFGR_PLLI2SDIVR_0)        /*!< PLLI2S division factor for PLLI2SDIVR output by 21 */
+#define LL_RCC_PLLI2SDIVR_DIV_22          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_2 | RCC_DCKCFGR_PLLI2SDIVR_1)        /*!< PLLI2S division factor for PLLI2SDIVR output by 22 */
+#define LL_RCC_PLLI2SDIVR_DIV_23          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_2 | RCC_DCKCFGR_PLLI2SDIVR_1 | RCC_DCKCFGR_PLLI2SDIVR_0)        /*!< PLLI2S division factor for PLLI2SDIVR output by 23 */
+#define LL_RCC_PLLI2SDIVR_DIV_24          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_3)        /*!< PLLI2S division factor for PLLI2SDIVR output by 24 */
+#define LL_RCC_PLLI2SDIVR_DIV_25          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_0)        /*!< PLLI2S division factor for PLLI2SDIVR output by 25 */
+#define LL_RCC_PLLI2SDIVR_DIV_26          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_1)        /*!< PLLI2S division factor for PLLI2SDIVR output by 26 */
+#define LL_RCC_PLLI2SDIVR_DIV_27          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_1 | RCC_DCKCFGR_PLLI2SDIVR_0)        /*!< PLLI2S division factor for PLLI2SDIVR output by 27 */
+#define LL_RCC_PLLI2SDIVR_DIV_28          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_2)        /*!< PLLI2S division factor for PLLI2SDIVR output by 28 */
+#define LL_RCC_PLLI2SDIVR_DIV_29          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_2 | RCC_DCKCFGR_PLLI2SDIVR_0)        /*!< PLLI2S division factor for PLLI2SDIVR output by 29 */
+#define LL_RCC_PLLI2SDIVR_DIV_30          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_2 | RCC_DCKCFGR_PLLI2SDIVR_1)        /*!< PLLI2S division factor for PLLI2SDIVR output by 30 */
+#define LL_RCC_PLLI2SDIVR_DIV_31          (RCC_DCKCFGR_PLLI2SDIVR_4 | RCC_DCKCFGR_PLLI2SDIVR_3 | RCC_DCKCFGR_PLLI2SDIVR_2 | RCC_DCKCFGR_PLLI2SDIVR_1 | RCC_DCKCFGR_PLLI2SDIVR_0)        /*!< PLLI2S division factor for PLLI2SDIVR output by 31 */
+/**
+  * @}
+  */
+#endif /* RCC_DCKCFGR_PLLI2SDIVR */
+
+/** @defgroup RCC_LL_EC_PLLI2SR  PLLI2SR division factor (PLLI2SR)
+  * @{
+  */
+#define LL_RCC_PLLI2SR_DIV_2              RCC_PLLI2SCFGR_PLLI2SR_1                                     /*!< PLLI2S division factor for PLLI2SR output by 2 */
+#define LL_RCC_PLLI2SR_DIV_3              (RCC_PLLI2SCFGR_PLLI2SR_1 | RCC_PLLI2SCFGR_PLLI2SR_0)        /*!< PLLI2S division factor for PLLI2SR output by 3 */
+#define LL_RCC_PLLI2SR_DIV_4              RCC_PLLI2SCFGR_PLLI2SR_2                                     /*!< PLLI2S division factor for PLLI2SR output by 4 */
+#define LL_RCC_PLLI2SR_DIV_5              (RCC_PLLI2SCFGR_PLLI2SR_2 | RCC_PLLI2SCFGR_PLLI2SR_0)        /*!< PLLI2S division factor for PLLI2SR output by 5 */
+#define LL_RCC_PLLI2SR_DIV_6              (RCC_PLLI2SCFGR_PLLI2SR_2 | RCC_PLLI2SCFGR_PLLI2SR_1)        /*!< PLLI2S division factor for PLLI2SR output by 6 */
+#define LL_RCC_PLLI2SR_DIV_7              (RCC_PLLI2SCFGR_PLLI2SR_2 | RCC_PLLI2SCFGR_PLLI2SR_1 | RCC_PLLI2SCFGR_PLLI2SR_0)        /*!< PLLI2S division factor for PLLI2SR output by 7 */
+/**
+  * @}
+  */
+
+#if defined(RCC_PLLI2SCFGR_PLLI2SP)
+/** @defgroup RCC_LL_EC_PLLI2SP  PLLI2SP division factor (PLLI2SP)
+  * @{
+  */
+#define LL_RCC_PLLI2SP_DIV_2              0x00000000U            /*!< PLLI2S division factor for PLLI2SP output by 2 */
+#define LL_RCC_PLLI2SP_DIV_4              RCC_PLLI2SCFGR_PLLI2SP_0        /*!< PLLI2S division factor for PLLI2SP output by 4 */
+#define LL_RCC_PLLI2SP_DIV_6              RCC_PLLI2SCFGR_PLLI2SP_1        /*!< PLLI2S division factor for PLLI2SP output by 6 */
+#define LL_RCC_PLLI2SP_DIV_8              (RCC_PLLI2SCFGR_PLLI2SP_1 | RCC_PLLI2SCFGR_PLLI2SP_0)        /*!< PLLI2S division factor for PLLI2SP output by 8 */
+/**
+  * @}
+  */
+#endif /* RCC_PLLI2SCFGR_PLLI2SP */
+#endif /* RCC_PLLI2S_SUPPORT */
+
+#if defined(RCC_PLLSAI_SUPPORT)
+/** @defgroup RCC_LL_EC_PLLSAIM  PLLSAIM division factor (PLLSAIM or PLLM)
+  * @{
+  */
+#if defined(RCC_PLLSAICFGR_PLLSAIM)
+#define LL_RCC_PLLSAIM_DIV_2             (RCC_PLLSAICFGR_PLLSAIM_1) /*!< PLLSAI division factor for PLLSAIM output by 2 */
+#define LL_RCC_PLLSAIM_DIV_3             (RCC_PLLSAICFGR_PLLSAIM_1 | RCC_PLLSAICFGR_PLLSAIM_0) /*!< PLLSAI division factor for PLLSAIM output by 3 */
+#define LL_RCC_PLLSAIM_DIV_4             (RCC_PLLSAICFGR_PLLSAIM_2) /*!< PLLSAI division factor for PLLSAIM output by 4 */
+#define LL_RCC_PLLSAIM_DIV_5             (RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_0) /*!< PLLSAI division factor for PLLSAIM output by 5 */
+#define LL_RCC_PLLSAIM_DIV_6             (RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_1) /*!< PLLSAI division factor for PLLSAIM output by 6 */
+#define LL_RCC_PLLSAIM_DIV_7             (RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_1 | RCC_PLLSAICFGR_PLLSAIM_0) /*!< PLLSAI division factor for PLLSAIM output by 7 */
+#define LL_RCC_PLLSAIM_DIV_8             (RCC_PLLSAICFGR_PLLSAIM_3) /*!< PLLSAI division factor for PLLSAIM output by 8 */
+#define LL_RCC_PLLSAIM_DIV_9             (RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_0) /*!< PLLSAI division factor for PLLSAIM output by 9 */
+#define LL_RCC_PLLSAIM_DIV_10            (RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_1) /*!< PLLSAI division factor for PLLSAIM output by 10 */
+#define LL_RCC_PLLSAIM_DIV_11            (RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_1 | RCC_PLLSAICFGR_PLLSAIM_0) /*!< PLLSAI division factor for PLLSAIM output by 11 */
+#define LL_RCC_PLLSAIM_DIV_12            (RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_2) /*!< PLLSAI division factor for PLLSAIM output by 12 */
+#define LL_RCC_PLLSAIM_DIV_13            (RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_0) /*!< PLLSAI division factor for PLLSAIM output by 13 */
+#define LL_RCC_PLLSAIM_DIV_14            (RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_1) /*!< PLLSAI division factor for PLLSAIM output by 14 */
+#define LL_RCC_PLLSAIM_DIV_15            (RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_1 | RCC_PLLSAICFGR_PLLSAIM_0) /*!< PLLSAI division factor for PLLSAIM output by 15 */
+#define LL_RCC_PLLSAIM_DIV_16            (RCC_PLLSAICFGR_PLLSAIM_4) /*!< PLLSAI division factor for PLLSAIM output by 16 */
+#define LL_RCC_PLLSAIM_DIV_17            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_0) /*!< PLLSAI division factor for PLLSAIM output by 17 */
+#define LL_RCC_PLLSAIM_DIV_18            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_1) /*!< PLLSAI division factor for PLLSAIM output by 18 */
+#define LL_RCC_PLLSAIM_DIV_19            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_1 | RCC_PLLSAICFGR_PLLSAIM_0) /*!< PLLSAI division factor for PLLSAIM output by 19 */
+#define LL_RCC_PLLSAIM_DIV_20            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_2) /*!< PLLSAI division factor for PLLSAIM output by 20 */
+#define LL_RCC_PLLSAIM_DIV_21            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_0) /*!< PLLSAI division factor for PLLSAIM output by 21 */
+#define LL_RCC_PLLSAIM_DIV_22            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_1) /*!< PLLSAI division factor for PLLSAIM output by 22 */
+#define LL_RCC_PLLSAIM_DIV_23            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_1 | RCC_PLLSAICFGR_PLLSAIM_0) /*!< PLLSAI division factor for PLLSAIM output by 23 */
+#define LL_RCC_PLLSAIM_DIV_24            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3) /*!< PLLSAI division factor for PLLSAIM output by 24 */
+#define LL_RCC_PLLSAIM_DIV_25            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_0) /*!< PLLSAI division factor for PLLSAIM output by 25 */
+#define LL_RCC_PLLSAIM_DIV_26            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_1) /*!< PLLSAI division factor for PLLSAIM output by 26 */
+#define LL_RCC_PLLSAIM_DIV_27            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_1 | RCC_PLLSAICFGR_PLLSAIM_0) /*!< PLLSAI division factor for PLLSAIM output by 27 */
+#define LL_RCC_PLLSAIM_DIV_28            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_2) /*!< PLLSAI division factor for PLLSAIM output by 28 */
+#define LL_RCC_PLLSAIM_DIV_29            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_0) /*!< PLLSAI division factor for PLLSAIM output by 29 */
+#define LL_RCC_PLLSAIM_DIV_30            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_1) /*!< PLLSAI division factor for PLLSAIM output by 30 */
+#define LL_RCC_PLLSAIM_DIV_31            (RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_1 | RCC_PLLSAICFGR_PLLSAIM_0) /*!< PLLSAI division factor for PLLSAIM output by 31 */
+#define LL_RCC_PLLSAIM_DIV_32            (RCC_PLLSAICFGR_PLLSAIM_5) /*!< PLLSAI division factor for PLLSAIM output by 32 */
+#define LL_RCC_PLLSAIM_DIV_33            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_0) /*!< PLLSAI division factor for PLLSAIM output by 33 */
+#define LL_RCC_PLLSAIM_DIV_34            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_1) /*!< PLLSAI division factor for PLLSAIM output by 34 */
+#define LL_RCC_PLLSAIM_DIV_35            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_1 | RCC_PLLSAICFGR_PLLSAIM_0) /*!< PLLSAI division factor for PLLSAIM output by 35 */
+#define LL_RCC_PLLSAIM_DIV_36            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_2) /*!< PLLSAI division factor for PLLSAIM output by 36 */
+#define LL_RCC_PLLSAIM_DIV_37            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_0) /*!< PLLSAI division factor for PLLSAIM output by 37 */
+#define LL_RCC_PLLSAIM_DIV_38            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_1) /*!< PLLSAI division factor for PLLSAIM output by 38 */
+#define LL_RCC_PLLSAIM_DIV_39            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_1 | RCC_PLLSAICFGR_PLLSAIM_0) /*!< PLLSAI division factor for PLLSAIM output by 39 */
+#define LL_RCC_PLLSAIM_DIV_40            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_3) /*!< PLLSAI division factor for PLLSAIM output by 40 */
+#define LL_RCC_PLLSAIM_DIV_41            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_0) /*!< PLLSAI division factor for PLLSAIM output by 41 */
+#define LL_RCC_PLLSAIM_DIV_42            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_1) /*!< PLLSAI division factor for PLLSAIM output by 42 */
+#define LL_RCC_PLLSAIM_DIV_43            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_1 | RCC_PLLSAICFGR_PLLSAIM_0) /*!< PLLSAI division factor for PLLSAIM output by 43 */
+#define LL_RCC_PLLSAIM_DIV_44            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_2) /*!< PLLSAI division factor for PLLSAIM output by 44 */
+#define LL_RCC_PLLSAIM_DIV_45            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_0) /*!< PLLSAI division factor for PLLSAIM output by 45 */
+#define LL_RCC_PLLSAIM_DIV_46            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_1) /*!< PLLSAI division factor for PLLSAIM output by 46 */
+#define LL_RCC_PLLSAIM_DIV_47            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_1 | RCC_PLLSAICFGR_PLLSAIM_0) /*!< PLLSAI division factor for PLLSAIM output by 47 */
+#define LL_RCC_PLLSAIM_DIV_48            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4) /*!< PLLSAI division factor for PLLSAIM output by 48 */
+#define LL_RCC_PLLSAIM_DIV_49            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_0) /*!< PLLSAI division factor for PLLSAIM output by 49 */
+#define LL_RCC_PLLSAIM_DIV_50            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_1) /*!< PLLSAI division factor for PLLSAIM output by 50 */
+#define LL_RCC_PLLSAIM_DIV_51            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_1 | RCC_PLLSAICFGR_PLLSAIM_0) /*!< PLLSAI division factor for PLLSAIM output by 51 */
+#define LL_RCC_PLLSAIM_DIV_52            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_2) /*!< PLLSAI division factor for PLLSAIM output by 52 */
+#define LL_RCC_PLLSAIM_DIV_53            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_0) /*!< PLLSAI division factor for PLLSAIM output by 53 */
+#define LL_RCC_PLLSAIM_DIV_54            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_1) /*!< PLLSAI division factor for PLLSAIM output by 54 */
+#define LL_RCC_PLLSAIM_DIV_55            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_1 | RCC_PLLSAICFGR_PLLSAIM_0) /*!< PLLSAI division factor for PLLSAIM output by 55 */
+#define LL_RCC_PLLSAIM_DIV_56            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3) /*!< PLLSAI division factor for PLLSAIM output by 56 */
+#define LL_RCC_PLLSAIM_DIV_57            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_0) /*!< PLLSAI division factor for PLLSAIM output by 57 */
+#define LL_RCC_PLLSAIM_DIV_58            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_1) /*!< PLLSAI division factor for PLLSAIM output by 58 */
+#define LL_RCC_PLLSAIM_DIV_59            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_1 | RCC_PLLSAICFGR_PLLSAIM_0) /*!< PLLSAI division factor for PLLSAIM output by 59 */
+#define LL_RCC_PLLSAIM_DIV_60            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_2) /*!< PLLSAI division factor for PLLSAIM output by 60 */
+#define LL_RCC_PLLSAIM_DIV_61            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_0) /*!< PLLSAI division factor for PLLSAIM output by 61 */
+#define LL_RCC_PLLSAIM_DIV_62            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_1) /*!< PLLSAI division factor for PLLSAIM output by 62 */
+#define LL_RCC_PLLSAIM_DIV_63            (RCC_PLLSAICFGR_PLLSAIM_5 | RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIM_3 | RCC_PLLSAICFGR_PLLSAIM_2 | RCC_PLLSAICFGR_PLLSAIM_1 | RCC_PLLSAICFGR_PLLSAIM_0) /*!< PLLSAI division factor for PLLSAIM output by 63 */
+#else
+#define LL_RCC_PLLSAIM_DIV_2              LL_RCC_PLLM_DIV_2      /*!< PLLSAI division factor for PLLSAIM output by 2 */
+#define LL_RCC_PLLSAIM_DIV_3              LL_RCC_PLLM_DIV_3      /*!< PLLSAI division factor for PLLSAIM output by 3 */
+#define LL_RCC_PLLSAIM_DIV_4              LL_RCC_PLLM_DIV_4      /*!< PLLSAI division factor for PLLSAIM output by 4 */
+#define LL_RCC_PLLSAIM_DIV_5              LL_RCC_PLLM_DIV_5      /*!< PLLSAI division factor for PLLSAIM output by 5 */
+#define LL_RCC_PLLSAIM_DIV_6              LL_RCC_PLLM_DIV_6      /*!< PLLSAI division factor for PLLSAIM output by 6 */
+#define LL_RCC_PLLSAIM_DIV_7              LL_RCC_PLLM_DIV_7      /*!< PLLSAI division factor for PLLSAIM output by 7 */
+#define LL_RCC_PLLSAIM_DIV_8              LL_RCC_PLLM_DIV_8      /*!< PLLSAI division factor for PLLSAIM output by 8 */
+#define LL_RCC_PLLSAIM_DIV_9              LL_RCC_PLLM_DIV_9      /*!< PLLSAI division factor for PLLSAIM output by 9 */
+#define LL_RCC_PLLSAIM_DIV_10             LL_RCC_PLLM_DIV_10     /*!< PLLSAI division factor for PLLSAIM output by 10 */
+#define LL_RCC_PLLSAIM_DIV_11             LL_RCC_PLLM_DIV_11     /*!< PLLSAI division factor for PLLSAIM output by 11 */
+#define LL_RCC_PLLSAIM_DIV_12             LL_RCC_PLLM_DIV_12     /*!< PLLSAI division factor for PLLSAIM output by 12 */
+#define LL_RCC_PLLSAIM_DIV_13             LL_RCC_PLLM_DIV_13     /*!< PLLSAI division factor for PLLSAIM output by 13 */
+#define LL_RCC_PLLSAIM_DIV_14             LL_RCC_PLLM_DIV_14     /*!< PLLSAI division factor for PLLSAIM output by 14 */
+#define LL_RCC_PLLSAIM_DIV_15             LL_RCC_PLLM_DIV_15     /*!< PLLSAI division factor for PLLSAIM output by 15 */
+#define LL_RCC_PLLSAIM_DIV_16             LL_RCC_PLLM_DIV_16     /*!< PLLSAI division factor for PLLSAIM output by 16 */
+#define LL_RCC_PLLSAIM_DIV_17             LL_RCC_PLLM_DIV_17     /*!< PLLSAI division factor for PLLSAIM output by 17 */
+#define LL_RCC_PLLSAIM_DIV_18             LL_RCC_PLLM_DIV_18     /*!< PLLSAI division factor for PLLSAIM output by 18 */
+#define LL_RCC_PLLSAIM_DIV_19             LL_RCC_PLLM_DIV_19     /*!< PLLSAI division factor for PLLSAIM output by 19 */
+#define LL_RCC_PLLSAIM_DIV_20             LL_RCC_PLLM_DIV_20     /*!< PLLSAI division factor for PLLSAIM output by 20 */
+#define LL_RCC_PLLSAIM_DIV_21             LL_RCC_PLLM_DIV_21     /*!< PLLSAI division factor for PLLSAIM output by 21 */
+#define LL_RCC_PLLSAIM_DIV_22             LL_RCC_PLLM_DIV_22     /*!< PLLSAI division factor for PLLSAIM output by 22 */
+#define LL_RCC_PLLSAIM_DIV_23             LL_RCC_PLLM_DIV_23     /*!< PLLSAI division factor for PLLSAIM output by 23 */
+#define LL_RCC_PLLSAIM_DIV_24             LL_RCC_PLLM_DIV_24     /*!< PLLSAI division factor for PLLSAIM output by 24 */
+#define LL_RCC_PLLSAIM_DIV_25             LL_RCC_PLLM_DIV_25     /*!< PLLSAI division factor for PLLSAIM output by 25 */
+#define LL_RCC_PLLSAIM_DIV_26             LL_RCC_PLLM_DIV_26     /*!< PLLSAI division factor for PLLSAIM output by 26 */
+#define LL_RCC_PLLSAIM_DIV_27             LL_RCC_PLLM_DIV_27     /*!< PLLSAI division factor for PLLSAIM output by 27 */
+#define LL_RCC_PLLSAIM_DIV_28             LL_RCC_PLLM_DIV_28     /*!< PLLSAI division factor for PLLSAIM output by 28 */
+#define LL_RCC_PLLSAIM_DIV_29             LL_RCC_PLLM_DIV_29     /*!< PLLSAI division factor for PLLSAIM output by 29 */
+#define LL_RCC_PLLSAIM_DIV_30             LL_RCC_PLLM_DIV_30     /*!< PLLSAI division factor for PLLSAIM output by 30 */
+#define LL_RCC_PLLSAIM_DIV_31             LL_RCC_PLLM_DIV_31     /*!< PLLSAI division factor for PLLSAIM output by 31 */
+#define LL_RCC_PLLSAIM_DIV_32             LL_RCC_PLLM_DIV_32     /*!< PLLSAI division factor for PLLSAIM output by 32 */
+#define LL_RCC_PLLSAIM_DIV_33             LL_RCC_PLLM_DIV_33     /*!< PLLSAI division factor for PLLSAIM output by 33 */
+#define LL_RCC_PLLSAIM_DIV_34             LL_RCC_PLLM_DIV_34     /*!< PLLSAI division factor for PLLSAIM output by 34 */
+#define LL_RCC_PLLSAIM_DIV_35             LL_RCC_PLLM_DIV_35     /*!< PLLSAI division factor for PLLSAIM output by 35 */
+#define LL_RCC_PLLSAIM_DIV_36             LL_RCC_PLLM_DIV_36     /*!< PLLSAI division factor for PLLSAIM output by 36 */
+#define LL_RCC_PLLSAIM_DIV_37             LL_RCC_PLLM_DIV_37     /*!< PLLSAI division factor for PLLSAIM output by 37 */
+#define LL_RCC_PLLSAIM_DIV_38             LL_RCC_PLLM_DIV_38     /*!< PLLSAI division factor for PLLSAIM output by 38 */
+#define LL_RCC_PLLSAIM_DIV_39             LL_RCC_PLLM_DIV_39     /*!< PLLSAI division factor for PLLSAIM output by 39 */
+#define LL_RCC_PLLSAIM_DIV_40             LL_RCC_PLLM_DIV_40     /*!< PLLSAI division factor for PLLSAIM output by 40 */
+#define LL_RCC_PLLSAIM_DIV_41             LL_RCC_PLLM_DIV_41     /*!< PLLSAI division factor for PLLSAIM output by 41 */
+#define LL_RCC_PLLSAIM_DIV_42             LL_RCC_PLLM_DIV_42     /*!< PLLSAI division factor for PLLSAIM output by 42 */
+#define LL_RCC_PLLSAIM_DIV_43             LL_RCC_PLLM_DIV_43     /*!< PLLSAI division factor for PLLSAIM output by 43 */
+#define LL_RCC_PLLSAIM_DIV_44             LL_RCC_PLLM_DIV_44     /*!< PLLSAI division factor for PLLSAIM output by 44 */
+#define LL_RCC_PLLSAIM_DIV_45             LL_RCC_PLLM_DIV_45     /*!< PLLSAI division factor for PLLSAIM output by 45 */
+#define LL_RCC_PLLSAIM_DIV_46             LL_RCC_PLLM_DIV_46     /*!< PLLSAI division factor for PLLSAIM output by 46 */
+#define LL_RCC_PLLSAIM_DIV_47             LL_RCC_PLLM_DIV_47     /*!< PLLSAI division factor for PLLSAIM output by 47 */
+#define LL_RCC_PLLSAIM_DIV_48             LL_RCC_PLLM_DIV_48     /*!< PLLSAI division factor for PLLSAIM output by 48 */
+#define LL_RCC_PLLSAIM_DIV_49             LL_RCC_PLLM_DIV_49     /*!< PLLSAI division factor for PLLSAIM output by 49 */
+#define LL_RCC_PLLSAIM_DIV_50             LL_RCC_PLLM_DIV_50     /*!< PLLSAI division factor for PLLSAIM output by 50 */
+#define LL_RCC_PLLSAIM_DIV_51             LL_RCC_PLLM_DIV_51     /*!< PLLSAI division factor for PLLSAIM output by 51 */
+#define LL_RCC_PLLSAIM_DIV_52             LL_RCC_PLLM_DIV_52     /*!< PLLSAI division factor for PLLSAIM output by 52 */
+#define LL_RCC_PLLSAIM_DIV_53             LL_RCC_PLLM_DIV_53     /*!< PLLSAI division factor for PLLSAIM output by 53 */
+#define LL_RCC_PLLSAIM_DIV_54             LL_RCC_PLLM_DIV_54     /*!< PLLSAI division factor for PLLSAIM output by 54 */
+#define LL_RCC_PLLSAIM_DIV_55             LL_RCC_PLLM_DIV_55     /*!< PLLSAI division factor for PLLSAIM output by 55 */
+#define LL_RCC_PLLSAIM_DIV_56             LL_RCC_PLLM_DIV_56     /*!< PLLSAI division factor for PLLSAIM output by 56 */
+#define LL_RCC_PLLSAIM_DIV_57             LL_RCC_PLLM_DIV_57     /*!< PLLSAI division factor for PLLSAIM output by 57 */
+#define LL_RCC_PLLSAIM_DIV_58             LL_RCC_PLLM_DIV_58     /*!< PLLSAI division factor for PLLSAIM output by 58 */
+#define LL_RCC_PLLSAIM_DIV_59             LL_RCC_PLLM_DIV_59     /*!< PLLSAI division factor for PLLSAIM output by 59 */
+#define LL_RCC_PLLSAIM_DIV_60             LL_RCC_PLLM_DIV_60     /*!< PLLSAI division factor for PLLSAIM output by 60 */
+#define LL_RCC_PLLSAIM_DIV_61             LL_RCC_PLLM_DIV_61     /*!< PLLSAI division factor for PLLSAIM output by 61 */
+#define LL_RCC_PLLSAIM_DIV_62             LL_RCC_PLLM_DIV_62     /*!< PLLSAI division factor for PLLSAIM output by 62 */
+#define LL_RCC_PLLSAIM_DIV_63             LL_RCC_PLLM_DIV_63     /*!< PLLSAI division factor for PLLSAIM output by 63 */
+#endif /* RCC_PLLSAICFGR_PLLSAIM */
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EC_PLLSAIQ  PLLSAIQ division factor (PLLSAIQ)
+  * @{
+  */
+#define LL_RCC_PLLSAIQ_DIV_2              RCC_PLLSAICFGR_PLLSAIQ_1        /*!< PLLSAI division factor for PLLSAIQ output by 2 */
+#define LL_RCC_PLLSAIQ_DIV_3              (RCC_PLLSAICFGR_PLLSAIQ_1 | RCC_PLLSAICFGR_PLLSAIQ_0)        /*!< PLLSAI division factor for PLLSAIQ output by 3 */
+#define LL_RCC_PLLSAIQ_DIV_4              RCC_PLLSAICFGR_PLLSAIQ_2        /*!< PLLSAI division factor for PLLSAIQ output by 4 */
+#define LL_RCC_PLLSAIQ_DIV_5              (RCC_PLLSAICFGR_PLLSAIQ_2 | RCC_PLLSAICFGR_PLLSAIQ_0)        /*!< PLLSAI division factor for PLLSAIQ output by 5 */
+#define LL_RCC_PLLSAIQ_DIV_6              (RCC_PLLSAICFGR_PLLSAIQ_2 | RCC_PLLSAICFGR_PLLSAIQ_1)        /*!< PLLSAI division factor for PLLSAIQ output by 6 */
+#define LL_RCC_PLLSAIQ_DIV_7              (RCC_PLLSAICFGR_PLLSAIQ_2 | RCC_PLLSAICFGR_PLLSAIQ_1 | RCC_PLLSAICFGR_PLLSAIQ_0)        /*!< PLLSAI division factor for PLLSAIQ output by 7 */
+#define LL_RCC_PLLSAIQ_DIV_8              RCC_PLLSAICFGR_PLLSAIQ_3        /*!< PLLSAI division factor for PLLSAIQ output by 8 */
+#define LL_RCC_PLLSAIQ_DIV_9              (RCC_PLLSAICFGR_PLLSAIQ_3 | RCC_PLLSAICFGR_PLLSAIQ_0)        /*!< PLLSAI division factor for PLLSAIQ output by 9 */
+#define LL_RCC_PLLSAIQ_DIV_10             (RCC_PLLSAICFGR_PLLSAIQ_3 | RCC_PLLSAICFGR_PLLSAIQ_1)        /*!< PLLSAI division factor for PLLSAIQ output by 10 */
+#define LL_RCC_PLLSAIQ_DIV_11             (RCC_PLLSAICFGR_PLLSAIQ_3 | RCC_PLLSAICFGR_PLLSAIQ_1 | RCC_PLLSAICFGR_PLLSAIQ_0)        /*!< PLLSAI division factor for PLLSAIQ output by 11 */
+#define LL_RCC_PLLSAIQ_DIV_12             (RCC_PLLSAICFGR_PLLSAIQ_3 | RCC_PLLSAICFGR_PLLSAIQ_2)        /*!< PLLSAI division factor for PLLSAIQ output by 12 */
+#define LL_RCC_PLLSAIQ_DIV_13             (RCC_PLLSAICFGR_PLLSAIQ_3 | RCC_PLLSAICFGR_PLLSAIQ_2 | RCC_PLLSAICFGR_PLLSAIQ_0)        /*!< PLLSAI division factor for PLLSAIQ output by 13 */
+#define LL_RCC_PLLSAIQ_DIV_14             (RCC_PLLSAICFGR_PLLSAIQ_3 | RCC_PLLSAICFGR_PLLSAIQ_2 | RCC_PLLSAICFGR_PLLSAIQ_1)        /*!< PLLSAI division factor for PLLSAIQ output by 14 */
+#define LL_RCC_PLLSAIQ_DIV_15             (RCC_PLLSAICFGR_PLLSAIQ_3 | RCC_PLLSAICFGR_PLLSAIQ_2 | RCC_PLLSAICFGR_PLLSAIQ_1 | RCC_PLLSAICFGR_PLLSAIQ_0)        /*!< PLLSAI division factor for PLLSAIQ output by 15 */
+/**
+  * @}
+  */
+
+#if defined(RCC_DCKCFGR_PLLSAIDIVQ)
+/** @defgroup RCC_LL_EC_PLLSAIDIVQ  PLLSAIDIVQ division factor (PLLSAIDIVQ)
+  * @{
+  */
+#define LL_RCC_PLLSAIDIVQ_DIV_1           0x00000000U               /*!< PLLSAI division factor for PLLSAIDIVQ output by 1 */
+#define LL_RCC_PLLSAIDIVQ_DIV_2           RCC_DCKCFGR_PLLSAIDIVQ_0          /*!< PLLSAI division factor for PLLSAIDIVQ output by 2 */
+#define LL_RCC_PLLSAIDIVQ_DIV_3           RCC_DCKCFGR_PLLSAIDIVQ_1          /*!< PLLSAI division factor for PLLSAIDIVQ output by 3 */
+#define LL_RCC_PLLSAIDIVQ_DIV_4           (RCC_DCKCFGR_PLLSAIDIVQ_1 | RCC_DCKCFGR_PLLSAIDIVQ_0)        /*!< PLLSAI division factor for PLLSAIDIVQ output by 4 */
+#define LL_RCC_PLLSAIDIVQ_DIV_5           RCC_DCKCFGR_PLLSAIDIVQ_2          /*!< PLLSAI division factor for PLLSAIDIVQ output by 5 */
+#define LL_RCC_PLLSAIDIVQ_DIV_6           (RCC_DCKCFGR_PLLSAIDIVQ_2 | RCC_DCKCFGR_PLLSAIDIVQ_0)        /*!< PLLSAI division factor for PLLSAIDIVQ output by 6 */
+#define LL_RCC_PLLSAIDIVQ_DIV_7           (RCC_DCKCFGR_PLLSAIDIVQ_2 | RCC_DCKCFGR_PLLSAIDIVQ_1)        /*!< PLLSAI division factor for PLLSAIDIVQ output by 7 */
+#define LL_RCC_PLLSAIDIVQ_DIV_8           (RCC_DCKCFGR_PLLSAIDIVQ_2 | RCC_DCKCFGR_PLLSAIDIVQ_1 | RCC_DCKCFGR_PLLSAIDIVQ_0)        /*!< PLLSAI division factor for PLLSAIDIVQ output by 8 */
+#define LL_RCC_PLLSAIDIVQ_DIV_9           RCC_DCKCFGR_PLLSAIDIVQ_3          /*!< PLLSAI division factor for PLLSAIDIVQ output by 9 */
+#define LL_RCC_PLLSAIDIVQ_DIV_10          (RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_0)        /*!< PLLSAI division factor for PLLSAIDIVQ output by 10 */
+#define LL_RCC_PLLSAIDIVQ_DIV_11          (RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_1)        /*!< PLLSAI division factor for PLLSAIDIVQ output by 11 */
+#define LL_RCC_PLLSAIDIVQ_DIV_12          (RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_1 | RCC_DCKCFGR_PLLSAIDIVQ_0)        /*!< PLLSAI division factor for PLLSAIDIVQ output by 12 */
+#define LL_RCC_PLLSAIDIVQ_DIV_13          (RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_2)        /*!< PLLSAI division factor for PLLSAIDIVQ output by 13 */
+#define LL_RCC_PLLSAIDIVQ_DIV_14          (RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_2 | RCC_DCKCFGR_PLLSAIDIVQ_0)        /*!< PLLSAI division factor for PLLSAIDIVQ output by 14 */
+#define LL_RCC_PLLSAIDIVQ_DIV_15          (RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_2 | RCC_DCKCFGR_PLLSAIDIVQ_1)        /*!< PLLSAI division factor for PLLSAIDIVQ output by 15 */
+#define LL_RCC_PLLSAIDIVQ_DIV_16          (RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_2 | RCC_DCKCFGR_PLLSAIDIVQ_1 | RCC_DCKCFGR_PLLSAIDIVQ_0)        /*!< PLLSAI division factor for PLLSAIDIVQ output by 16 */
+#define LL_RCC_PLLSAIDIVQ_DIV_17          RCC_DCKCFGR_PLLSAIDIVQ_4         /*!< PLLSAI division factor for PLLSAIDIVQ output by 17 */
+#define LL_RCC_PLLSAIDIVQ_DIV_18          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_0)        /*!< PLLSAI division factor for PLLSAIDIVQ output by 18 */
+#define LL_RCC_PLLSAIDIVQ_DIV_19          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_1)        /*!< PLLSAI division factor for PLLSAIDIVQ output by 19 */
+#define LL_RCC_PLLSAIDIVQ_DIV_20          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_1 | RCC_DCKCFGR_PLLSAIDIVQ_0)        /*!< PLLSAI division factor for PLLSAIDIVQ output by 20 */
+#define LL_RCC_PLLSAIDIVQ_DIV_21          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_2)        /*!< PLLSAI division factor for PLLSAIDIVQ output by 21 */
+#define LL_RCC_PLLSAIDIVQ_DIV_22          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_2 | RCC_DCKCFGR_PLLSAIDIVQ_0)        /*!< PLLSAI division factor for PLLSAIDIVQ output by 22 */
+#define LL_RCC_PLLSAIDIVQ_DIV_23          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_2 | RCC_DCKCFGR_PLLSAIDIVQ_1)        /*!< PLLSAI division factor for PLLSAIDIVQ output by 23 */
+#define LL_RCC_PLLSAIDIVQ_DIV_24          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_2 | RCC_DCKCFGR_PLLSAIDIVQ_1 | RCC_DCKCFGR_PLLSAIDIVQ_0)        /*!< PLLSAI division factor for PLLSAIDIVQ output by 24 */
+#define LL_RCC_PLLSAIDIVQ_DIV_25          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_3)        /*!< PLLSAI division factor for PLLSAIDIVQ output by 25 */
+#define LL_RCC_PLLSAIDIVQ_DIV_26          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_0)        /*!< PLLSAI division factor for PLLSAIDIVQ output by 26 */
+#define LL_RCC_PLLSAIDIVQ_DIV_27          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_1)        /*!< PLLSAI division factor for PLLSAIDIVQ output by 27 */
+#define LL_RCC_PLLSAIDIVQ_DIV_28          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_1 | RCC_DCKCFGR_PLLSAIDIVQ_0)        /*!< PLLSAI division factor for PLLSAIDIVQ output by 28 */
+#define LL_RCC_PLLSAIDIVQ_DIV_29          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_2)        /*!< PLLSAI division factor for PLLSAIDIVQ output by 29 */
+#define LL_RCC_PLLSAIDIVQ_DIV_30          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_2 | RCC_DCKCFGR_PLLSAIDIVQ_0)        /*!< PLLSAI division factor for PLLSAIDIVQ output by 30 */
+#define LL_RCC_PLLSAIDIVQ_DIV_31          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_2 | RCC_DCKCFGR_PLLSAIDIVQ_1)        /*!< PLLSAI division factor for PLLSAIDIVQ output by 31 */
+#define LL_RCC_PLLSAIDIVQ_DIV_32          (RCC_DCKCFGR_PLLSAIDIVQ_4 | RCC_DCKCFGR_PLLSAIDIVQ_3 | RCC_DCKCFGR_PLLSAIDIVQ_2 | RCC_DCKCFGR_PLLSAIDIVQ_1 | RCC_DCKCFGR_PLLSAIDIVQ_0)        /*!< PLLSAI division factor for PLLSAIDIVQ output by 32 */
+/**
+  * @}
+  */
+#endif /* RCC_DCKCFGR_PLLSAIDIVQ */
+
+#if defined(RCC_PLLSAICFGR_PLLSAIR)
+/** @defgroup RCC_LL_EC_PLLSAIR  PLLSAIR division factor (PLLSAIR)
+  * @{
+  */
+#define LL_RCC_PLLSAIR_DIV_2              RCC_PLLSAICFGR_PLLSAIR_1                                     /*!< PLLSAI division factor for PLLSAIR output by 2 */
+#define LL_RCC_PLLSAIR_DIV_3              (RCC_PLLSAICFGR_PLLSAIR_1 | RCC_PLLSAICFGR_PLLSAIR_0)        /*!< PLLSAI division factor for PLLSAIR output by 3 */
+#define LL_RCC_PLLSAIR_DIV_4              RCC_PLLSAICFGR_PLLSAIR_2                                     /*!< PLLSAI division factor for PLLSAIR output by 4 */
+#define LL_RCC_PLLSAIR_DIV_5              (RCC_PLLSAICFGR_PLLSAIR_2 | RCC_PLLSAICFGR_PLLSAIR_0)        /*!< PLLSAI division factor for PLLSAIR output by 5 */
+#define LL_RCC_PLLSAIR_DIV_6              (RCC_PLLSAICFGR_PLLSAIR_2 | RCC_PLLSAICFGR_PLLSAIR_1)        /*!< PLLSAI division factor for PLLSAIR output by 6 */
+#define LL_RCC_PLLSAIR_DIV_7              (RCC_PLLSAICFGR_PLLSAIR_2 | RCC_PLLSAICFGR_PLLSAIR_1 | RCC_PLLSAICFGR_PLLSAIR_0)        /*!< PLLSAI division factor for PLLSAIR output by 7 */
+/**
+  * @}
+  */
+#endif /* RCC_PLLSAICFGR_PLLSAIR */
+
+#if defined(RCC_DCKCFGR_PLLSAIDIVR)
+/** @defgroup RCC_LL_EC_PLLSAIDIVR  PLLSAIDIVR division factor (PLLSAIDIVR)
+  * @{
+  */
+#define LL_RCC_PLLSAIDIVR_DIV_2           0x00000000U             /*!< PLLSAI division factor for PLLSAIDIVR output by 2 */
+#define LL_RCC_PLLSAIDIVR_DIV_4           RCC_DCKCFGR_PLLSAIDIVR_0        /*!< PLLSAI division factor for PLLSAIDIVR output by 4 */
+#define LL_RCC_PLLSAIDIVR_DIV_8           RCC_DCKCFGR_PLLSAIDIVR_1        /*!< PLLSAI division factor for PLLSAIDIVR output by 8 */
+#define LL_RCC_PLLSAIDIVR_DIV_16          (RCC_DCKCFGR_PLLSAIDIVR_1 | RCC_DCKCFGR_PLLSAIDIVR_0)        /*!< PLLSAI division factor for PLLSAIDIVR output by 16 */
+/**
+  * @}
+  */
+#endif /* RCC_DCKCFGR_PLLSAIDIVR */
+
+#if defined(RCC_PLLSAICFGR_PLLSAIP)
+/** @defgroup RCC_LL_EC_PLLSAIP  PLLSAIP division factor (PLLSAIP)
+  * @{
+  */
+#define LL_RCC_PLLSAIP_DIV_2              0x00000000U               /*!< PLLSAI division factor for PLLSAIP output by 2 */
+#define LL_RCC_PLLSAIP_DIV_4              RCC_PLLSAICFGR_PLLSAIP_0        /*!< PLLSAI division factor for PLLSAIP output by 4 */
+#define LL_RCC_PLLSAIP_DIV_6              RCC_PLLSAICFGR_PLLSAIP_1        /*!< PLLSAI division factor for PLLSAIP output by 6 */
+#define LL_RCC_PLLSAIP_DIV_8              (RCC_PLLSAICFGR_PLLSAIP_1 | RCC_PLLSAICFGR_PLLSAIP_0)        /*!< PLLSAI division factor for PLLSAIP output by 8 */
+/**
+  * @}
+  */
+#endif /* RCC_PLLSAICFGR_PLLSAIP */
+#endif /* RCC_PLLSAI_SUPPORT */
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup RCC_LL_Exported_Macros RCC Exported Macros
+  * @{
+  */
+
+/** @defgroup RCC_LL_EM_WRITE_READ Common Write and read registers Macros
+  * @{
+  */
+
+/**
+  * @brief  Write a value in RCC register
+  * @param  __REG__ Register to be written
+  * @param  __VALUE__ Value to be written in the register
+  * @retval None
+  */
+#define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC->__REG__, (__VALUE__))
+
+/**
+  * @brief  Read a value in RCC register
+  * @param  __REG__ Register to be read
+  * @retval Register value
+  */
+#define LL_RCC_ReadReg(__REG__) READ_REG(RCC->__REG__)
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EM_CALC_FREQ Calculate frequencies
+  * @{
+  */
+
+/**
+  * @brief  Helper macro to calculate the PLLCLK frequency on system domain
+  * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
+  *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetP ());
+  * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
+  * @param  __PLLM__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLM_DIV_2
+  *         @arg @ref LL_RCC_PLLM_DIV_3
+  *         @arg @ref LL_RCC_PLLM_DIV_4
+  *         @arg @ref LL_RCC_PLLM_DIV_5
+  *         @arg @ref LL_RCC_PLLM_DIV_6
+  *         @arg @ref LL_RCC_PLLM_DIV_7
+  *         @arg @ref LL_RCC_PLLM_DIV_8
+  *         @arg @ref LL_RCC_PLLM_DIV_9
+  *         @arg @ref LL_RCC_PLLM_DIV_10
+  *         @arg @ref LL_RCC_PLLM_DIV_11
+  *         @arg @ref LL_RCC_PLLM_DIV_12
+  *         @arg @ref LL_RCC_PLLM_DIV_13
+  *         @arg @ref LL_RCC_PLLM_DIV_14
+  *         @arg @ref LL_RCC_PLLM_DIV_15
+  *         @arg @ref LL_RCC_PLLM_DIV_16
+  *         @arg @ref LL_RCC_PLLM_DIV_17
+  *         @arg @ref LL_RCC_PLLM_DIV_18
+  *         @arg @ref LL_RCC_PLLM_DIV_19
+  *         @arg @ref LL_RCC_PLLM_DIV_20
+  *         @arg @ref LL_RCC_PLLM_DIV_21
+  *         @arg @ref LL_RCC_PLLM_DIV_22
+  *         @arg @ref LL_RCC_PLLM_DIV_23
+  *         @arg @ref LL_RCC_PLLM_DIV_24
+  *         @arg @ref LL_RCC_PLLM_DIV_25
+  *         @arg @ref LL_RCC_PLLM_DIV_26
+  *         @arg @ref LL_RCC_PLLM_DIV_27
+  *         @arg @ref LL_RCC_PLLM_DIV_28
+  *         @arg @ref LL_RCC_PLLM_DIV_29
+  *         @arg @ref LL_RCC_PLLM_DIV_30
+  *         @arg @ref LL_RCC_PLLM_DIV_31
+  *         @arg @ref LL_RCC_PLLM_DIV_32
+  *         @arg @ref LL_RCC_PLLM_DIV_33
+  *         @arg @ref LL_RCC_PLLM_DIV_34
+  *         @arg @ref LL_RCC_PLLM_DIV_35
+  *         @arg @ref LL_RCC_PLLM_DIV_36
+  *         @arg @ref LL_RCC_PLLM_DIV_37
+  *         @arg @ref LL_RCC_PLLM_DIV_38
+  *         @arg @ref LL_RCC_PLLM_DIV_39
+  *         @arg @ref LL_RCC_PLLM_DIV_40
+  *         @arg @ref LL_RCC_PLLM_DIV_41
+  *         @arg @ref LL_RCC_PLLM_DIV_42
+  *         @arg @ref LL_RCC_PLLM_DIV_43
+  *         @arg @ref LL_RCC_PLLM_DIV_44
+  *         @arg @ref LL_RCC_PLLM_DIV_45
+  *         @arg @ref LL_RCC_PLLM_DIV_46
+  *         @arg @ref LL_RCC_PLLM_DIV_47
+  *         @arg @ref LL_RCC_PLLM_DIV_48
+  *         @arg @ref LL_RCC_PLLM_DIV_49
+  *         @arg @ref LL_RCC_PLLM_DIV_50
+  *         @arg @ref LL_RCC_PLLM_DIV_51
+  *         @arg @ref LL_RCC_PLLM_DIV_52
+  *         @arg @ref LL_RCC_PLLM_DIV_53
+  *         @arg @ref LL_RCC_PLLM_DIV_54
+  *         @arg @ref LL_RCC_PLLM_DIV_55
+  *         @arg @ref LL_RCC_PLLM_DIV_56
+  *         @arg @ref LL_RCC_PLLM_DIV_57
+  *         @arg @ref LL_RCC_PLLM_DIV_58
+  *         @arg @ref LL_RCC_PLLM_DIV_59
+  *         @arg @ref LL_RCC_PLLM_DIV_60
+  *         @arg @ref LL_RCC_PLLM_DIV_61
+  *         @arg @ref LL_RCC_PLLM_DIV_62
+  *         @arg @ref LL_RCC_PLLM_DIV_63
+  * @param  __PLLN__ Between 50/192(*) and 432
+  *
+  *         (*) value not defined in all devices.
+  * @param  __PLLP__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLP_DIV_2
+  *         @arg @ref LL_RCC_PLLP_DIV_4
+  *         @arg @ref LL_RCC_PLLP_DIV_6
+  *         @arg @ref LL_RCC_PLLP_DIV_8
+  * @retval PLL clock frequency (in Hz)
+  */
+#define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__) ((__INPUTFREQ__) / (__PLLM__) * (__PLLN__) / \
+                                                                                ((((__PLLP__) >> RCC_PLLCFGR_PLLP_Pos ) + 1U) * 2U))
+
+#if defined(RCC_PLLR_SYSCLK_SUPPORT)
+/**
+  * @brief  Helper macro to calculate the PLLRCLK frequency on system domain
+  * @note ex: @ref __LL_RCC_CALC_PLLRCLK_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
+  *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetR ());
+  * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
+  * @param  __PLLM__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLM_DIV_2
+  *         @arg @ref LL_RCC_PLLM_DIV_3
+  *         @arg @ref LL_RCC_PLLM_DIV_4
+  *         @arg @ref LL_RCC_PLLM_DIV_5
+  *         @arg @ref LL_RCC_PLLM_DIV_6
+  *         @arg @ref LL_RCC_PLLM_DIV_7
+  *         @arg @ref LL_RCC_PLLM_DIV_8
+  *         @arg @ref LL_RCC_PLLM_DIV_9
+  *         @arg @ref LL_RCC_PLLM_DIV_10
+  *         @arg @ref LL_RCC_PLLM_DIV_11
+  *         @arg @ref LL_RCC_PLLM_DIV_12
+  *         @arg @ref LL_RCC_PLLM_DIV_13
+  *         @arg @ref LL_RCC_PLLM_DIV_14
+  *         @arg @ref LL_RCC_PLLM_DIV_15
+  *         @arg @ref LL_RCC_PLLM_DIV_16
+  *         @arg @ref LL_RCC_PLLM_DIV_17
+  *         @arg @ref LL_RCC_PLLM_DIV_18
+  *         @arg @ref LL_RCC_PLLM_DIV_19
+  *         @arg @ref LL_RCC_PLLM_DIV_20
+  *         @arg @ref LL_RCC_PLLM_DIV_21
+  *         @arg @ref LL_RCC_PLLM_DIV_22
+  *         @arg @ref LL_RCC_PLLM_DIV_23
+  *         @arg @ref LL_RCC_PLLM_DIV_24
+  *         @arg @ref LL_RCC_PLLM_DIV_25
+  *         @arg @ref LL_RCC_PLLM_DIV_26
+  *         @arg @ref LL_RCC_PLLM_DIV_27
+  *         @arg @ref LL_RCC_PLLM_DIV_28
+  *         @arg @ref LL_RCC_PLLM_DIV_29
+  *         @arg @ref LL_RCC_PLLM_DIV_30
+  *         @arg @ref LL_RCC_PLLM_DIV_31
+  *         @arg @ref LL_RCC_PLLM_DIV_32
+  *         @arg @ref LL_RCC_PLLM_DIV_33
+  *         @arg @ref LL_RCC_PLLM_DIV_34
+  *         @arg @ref LL_RCC_PLLM_DIV_35
+  *         @arg @ref LL_RCC_PLLM_DIV_36
+  *         @arg @ref LL_RCC_PLLM_DIV_37
+  *         @arg @ref LL_RCC_PLLM_DIV_38
+  *         @arg @ref LL_RCC_PLLM_DIV_39
+  *         @arg @ref LL_RCC_PLLM_DIV_40
+  *         @arg @ref LL_RCC_PLLM_DIV_41
+  *         @arg @ref LL_RCC_PLLM_DIV_42
+  *         @arg @ref LL_RCC_PLLM_DIV_43
+  *         @arg @ref LL_RCC_PLLM_DIV_44
+  *         @arg @ref LL_RCC_PLLM_DIV_45
+  *         @arg @ref LL_RCC_PLLM_DIV_46
+  *         @arg @ref LL_RCC_PLLM_DIV_47
+  *         @arg @ref LL_RCC_PLLM_DIV_48
+  *         @arg @ref LL_RCC_PLLM_DIV_49
+  *         @arg @ref LL_RCC_PLLM_DIV_50
+  *         @arg @ref LL_RCC_PLLM_DIV_51
+  *         @arg @ref LL_RCC_PLLM_DIV_52
+  *         @arg @ref LL_RCC_PLLM_DIV_53
+  *         @arg @ref LL_RCC_PLLM_DIV_54
+  *         @arg @ref LL_RCC_PLLM_DIV_55
+  *         @arg @ref LL_RCC_PLLM_DIV_56
+  *         @arg @ref LL_RCC_PLLM_DIV_57
+  *         @arg @ref LL_RCC_PLLM_DIV_58
+  *         @arg @ref LL_RCC_PLLM_DIV_59
+  *         @arg @ref LL_RCC_PLLM_DIV_60
+  *         @arg @ref LL_RCC_PLLM_DIV_61
+  *         @arg @ref LL_RCC_PLLM_DIV_62
+  *         @arg @ref LL_RCC_PLLM_DIV_63
+  * @param  __PLLN__ Between 50 and 432
+  * @param  __PLLR__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLR_DIV_2
+  *         @arg @ref LL_RCC_PLLR_DIV_3
+  *         @arg @ref LL_RCC_PLLR_DIV_4
+  *         @arg @ref LL_RCC_PLLR_DIV_5
+  *         @arg @ref LL_RCC_PLLR_DIV_6
+  *         @arg @ref LL_RCC_PLLR_DIV_7
+  * @retval PLL clock frequency (in Hz)
+  */
+#define __LL_RCC_CALC_PLLRCLK_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__) ((__INPUTFREQ__) / (__PLLM__) * (__PLLN__) / \
+    ((__PLLR__) >> RCC_PLLCFGR_PLLR_Pos ))
+
+#endif /* RCC_PLLR_SYSCLK_SUPPORT */
+
+/**
+  * @brief  Helper macro to calculate the PLLCLK frequency used on 48M domain
+  * @note ex: @ref __LL_RCC_CALC_PLLCLK_48M_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
+  *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetQ ());
+  * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
+  * @param  __PLLM__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLM_DIV_2
+  *         @arg @ref LL_RCC_PLLM_DIV_3
+  *         @arg @ref LL_RCC_PLLM_DIV_4
+  *         @arg @ref LL_RCC_PLLM_DIV_5
+  *         @arg @ref LL_RCC_PLLM_DIV_6
+  *         @arg @ref LL_RCC_PLLM_DIV_7
+  *         @arg @ref LL_RCC_PLLM_DIV_8
+  *         @arg @ref LL_RCC_PLLM_DIV_9
+  *         @arg @ref LL_RCC_PLLM_DIV_10
+  *         @arg @ref LL_RCC_PLLM_DIV_11
+  *         @arg @ref LL_RCC_PLLM_DIV_12
+  *         @arg @ref LL_RCC_PLLM_DIV_13
+  *         @arg @ref LL_RCC_PLLM_DIV_14
+  *         @arg @ref LL_RCC_PLLM_DIV_15
+  *         @arg @ref LL_RCC_PLLM_DIV_16
+  *         @arg @ref LL_RCC_PLLM_DIV_17
+  *         @arg @ref LL_RCC_PLLM_DIV_18
+  *         @arg @ref LL_RCC_PLLM_DIV_19
+  *         @arg @ref LL_RCC_PLLM_DIV_20
+  *         @arg @ref LL_RCC_PLLM_DIV_21
+  *         @arg @ref LL_RCC_PLLM_DIV_22
+  *         @arg @ref LL_RCC_PLLM_DIV_23
+  *         @arg @ref LL_RCC_PLLM_DIV_24
+  *         @arg @ref LL_RCC_PLLM_DIV_25
+  *         @arg @ref LL_RCC_PLLM_DIV_26
+  *         @arg @ref LL_RCC_PLLM_DIV_27
+  *         @arg @ref LL_RCC_PLLM_DIV_28
+  *         @arg @ref LL_RCC_PLLM_DIV_29
+  *         @arg @ref LL_RCC_PLLM_DIV_30
+  *         @arg @ref LL_RCC_PLLM_DIV_31
+  *         @arg @ref LL_RCC_PLLM_DIV_32
+  *         @arg @ref LL_RCC_PLLM_DIV_33
+  *         @arg @ref LL_RCC_PLLM_DIV_34
+  *         @arg @ref LL_RCC_PLLM_DIV_35
+  *         @arg @ref LL_RCC_PLLM_DIV_36
+  *         @arg @ref LL_RCC_PLLM_DIV_37
+  *         @arg @ref LL_RCC_PLLM_DIV_38
+  *         @arg @ref LL_RCC_PLLM_DIV_39
+  *         @arg @ref LL_RCC_PLLM_DIV_40
+  *         @arg @ref LL_RCC_PLLM_DIV_41
+  *         @arg @ref LL_RCC_PLLM_DIV_42
+  *         @arg @ref LL_RCC_PLLM_DIV_43
+  *         @arg @ref LL_RCC_PLLM_DIV_44
+  *         @arg @ref LL_RCC_PLLM_DIV_45
+  *         @arg @ref LL_RCC_PLLM_DIV_46
+  *         @arg @ref LL_RCC_PLLM_DIV_47
+  *         @arg @ref LL_RCC_PLLM_DIV_48
+  *         @arg @ref LL_RCC_PLLM_DIV_49
+  *         @arg @ref LL_RCC_PLLM_DIV_50
+  *         @arg @ref LL_RCC_PLLM_DIV_51
+  *         @arg @ref LL_RCC_PLLM_DIV_52
+  *         @arg @ref LL_RCC_PLLM_DIV_53
+  *         @arg @ref LL_RCC_PLLM_DIV_54
+  *         @arg @ref LL_RCC_PLLM_DIV_55
+  *         @arg @ref LL_RCC_PLLM_DIV_56
+  *         @arg @ref LL_RCC_PLLM_DIV_57
+  *         @arg @ref LL_RCC_PLLM_DIV_58
+  *         @arg @ref LL_RCC_PLLM_DIV_59
+  *         @arg @ref LL_RCC_PLLM_DIV_60
+  *         @arg @ref LL_RCC_PLLM_DIV_61
+  *         @arg @ref LL_RCC_PLLM_DIV_62
+  *         @arg @ref LL_RCC_PLLM_DIV_63
+  * @param  __PLLN__ Between 50/192(*) and 432
+  *
+  *         (*) value not defined in all devices.
+  * @param  __PLLQ__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLQ_DIV_2
+  *         @arg @ref LL_RCC_PLLQ_DIV_3
+  *         @arg @ref LL_RCC_PLLQ_DIV_4
+  *         @arg @ref LL_RCC_PLLQ_DIV_5
+  *         @arg @ref LL_RCC_PLLQ_DIV_6
+  *         @arg @ref LL_RCC_PLLQ_DIV_7
+  *         @arg @ref LL_RCC_PLLQ_DIV_8
+  *         @arg @ref LL_RCC_PLLQ_DIV_9
+  *         @arg @ref LL_RCC_PLLQ_DIV_10
+  *         @arg @ref LL_RCC_PLLQ_DIV_11
+  *         @arg @ref LL_RCC_PLLQ_DIV_12
+  *         @arg @ref LL_RCC_PLLQ_DIV_13
+  *         @arg @ref LL_RCC_PLLQ_DIV_14
+  *         @arg @ref LL_RCC_PLLQ_DIV_15
+  * @retval PLL clock frequency (in Hz)
+  */
+#define __LL_RCC_CALC_PLLCLK_48M_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLQ__) ((__INPUTFREQ__) / (__PLLM__) * (__PLLN__) / \
+    ((__PLLQ__) >> RCC_PLLCFGR_PLLQ_Pos ))
+
+#if defined(DSI)
+/**
+  * @brief  Helper macro to calculate the PLLCLK frequency used on DSI
+  * @note ex: @ref __LL_RCC_CALC_PLLCLK_DSI_FREQ (HSE_VALUE, @ref LL_RCC_PLL_GetDivider (),
+  *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetR ());
+  * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
+  * @param  __PLLM__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLM_DIV_2
+  *         @arg @ref LL_RCC_PLLM_DIV_3
+  *         @arg @ref LL_RCC_PLLM_DIV_4
+  *         @arg @ref LL_RCC_PLLM_DIV_5
+  *         @arg @ref LL_RCC_PLLM_DIV_6
+  *         @arg @ref LL_RCC_PLLM_DIV_7
+  *         @arg @ref LL_RCC_PLLM_DIV_8
+  *         @arg @ref LL_RCC_PLLM_DIV_9
+  *         @arg @ref LL_RCC_PLLM_DIV_10
+  *         @arg @ref LL_RCC_PLLM_DIV_11
+  *         @arg @ref LL_RCC_PLLM_DIV_12
+  *         @arg @ref LL_RCC_PLLM_DIV_13
+  *         @arg @ref LL_RCC_PLLM_DIV_14
+  *         @arg @ref LL_RCC_PLLM_DIV_15
+  *         @arg @ref LL_RCC_PLLM_DIV_16
+  *         @arg @ref LL_RCC_PLLM_DIV_17
+  *         @arg @ref LL_RCC_PLLM_DIV_18
+  *         @arg @ref LL_RCC_PLLM_DIV_19
+  *         @arg @ref LL_RCC_PLLM_DIV_20
+  *         @arg @ref LL_RCC_PLLM_DIV_21
+  *         @arg @ref LL_RCC_PLLM_DIV_22
+  *         @arg @ref LL_RCC_PLLM_DIV_23
+  *         @arg @ref LL_RCC_PLLM_DIV_24
+  *         @arg @ref LL_RCC_PLLM_DIV_25
+  *         @arg @ref LL_RCC_PLLM_DIV_26
+  *         @arg @ref LL_RCC_PLLM_DIV_27
+  *         @arg @ref LL_RCC_PLLM_DIV_28
+  *         @arg @ref LL_RCC_PLLM_DIV_29
+  *         @arg @ref LL_RCC_PLLM_DIV_30
+  *         @arg @ref LL_RCC_PLLM_DIV_31
+  *         @arg @ref LL_RCC_PLLM_DIV_32
+  *         @arg @ref LL_RCC_PLLM_DIV_33
+  *         @arg @ref LL_RCC_PLLM_DIV_34
+  *         @arg @ref LL_RCC_PLLM_DIV_35
+  *         @arg @ref LL_RCC_PLLM_DIV_36
+  *         @arg @ref LL_RCC_PLLM_DIV_37
+  *         @arg @ref LL_RCC_PLLM_DIV_38
+  *         @arg @ref LL_RCC_PLLM_DIV_39
+  *         @arg @ref LL_RCC_PLLM_DIV_40
+  *         @arg @ref LL_RCC_PLLM_DIV_41
+  *         @arg @ref LL_RCC_PLLM_DIV_42
+  *         @arg @ref LL_RCC_PLLM_DIV_43
+  *         @arg @ref LL_RCC_PLLM_DIV_44
+  *         @arg @ref LL_RCC_PLLM_DIV_45
+  *         @arg @ref LL_RCC_PLLM_DIV_46
+  *         @arg @ref LL_RCC_PLLM_DIV_47
+  *         @arg @ref LL_RCC_PLLM_DIV_48
+  *         @arg @ref LL_RCC_PLLM_DIV_49
+  *         @arg @ref LL_RCC_PLLM_DIV_50
+  *         @arg @ref LL_RCC_PLLM_DIV_51
+  *         @arg @ref LL_RCC_PLLM_DIV_52
+  *         @arg @ref LL_RCC_PLLM_DIV_53
+  *         @arg @ref LL_RCC_PLLM_DIV_54
+  *         @arg @ref LL_RCC_PLLM_DIV_55
+  *         @arg @ref LL_RCC_PLLM_DIV_56
+  *         @arg @ref LL_RCC_PLLM_DIV_57
+  *         @arg @ref LL_RCC_PLLM_DIV_58
+  *         @arg @ref LL_RCC_PLLM_DIV_59
+  *         @arg @ref LL_RCC_PLLM_DIV_60
+  *         @arg @ref LL_RCC_PLLM_DIV_61
+  *         @arg @ref LL_RCC_PLLM_DIV_62
+  *         @arg @ref LL_RCC_PLLM_DIV_63
+  * @param  __PLLN__ Between 50 and 432
+  * @param  __PLLR__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLR_DIV_2
+  *         @arg @ref LL_RCC_PLLR_DIV_3
+  *         @arg @ref LL_RCC_PLLR_DIV_4
+  *         @arg @ref LL_RCC_PLLR_DIV_5
+  *         @arg @ref LL_RCC_PLLR_DIV_6
+  *         @arg @ref LL_RCC_PLLR_DIV_7
+  * @retval PLL clock frequency (in Hz)
+  */
+#define __LL_RCC_CALC_PLLCLK_DSI_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__) ((__INPUTFREQ__) / (__PLLM__) * (__PLLN__) / \
+    ((__PLLR__) >> RCC_PLLCFGR_PLLR_Pos ))
+#endif /* DSI */
+
+#if defined(RCC_PLLR_I2S_CLKSOURCE_SUPPORT)
+/**
+  * @brief  Helper macro to calculate the PLLCLK frequency used on I2S
+  * @note ex: @ref __LL_RCC_CALC_PLLCLK_I2S_FREQ (HSE_VALUE, @ref LL_RCC_PLL_GetDivider (),
+  *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetR ());
+  * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
+  * @param  __PLLM__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLM_DIV_2
+  *         @arg @ref LL_RCC_PLLM_DIV_3
+  *         @arg @ref LL_RCC_PLLM_DIV_4
+  *         @arg @ref LL_RCC_PLLM_DIV_5
+  *         @arg @ref LL_RCC_PLLM_DIV_6
+  *         @arg @ref LL_RCC_PLLM_DIV_7
+  *         @arg @ref LL_RCC_PLLM_DIV_8
+  *         @arg @ref LL_RCC_PLLM_DIV_9
+  *         @arg @ref LL_RCC_PLLM_DIV_10
+  *         @arg @ref LL_RCC_PLLM_DIV_11
+  *         @arg @ref LL_RCC_PLLM_DIV_12
+  *         @arg @ref LL_RCC_PLLM_DIV_13
+  *         @arg @ref LL_RCC_PLLM_DIV_14
+  *         @arg @ref LL_RCC_PLLM_DIV_15
+  *         @arg @ref LL_RCC_PLLM_DIV_16
+  *         @arg @ref LL_RCC_PLLM_DIV_17
+  *         @arg @ref LL_RCC_PLLM_DIV_18
+  *         @arg @ref LL_RCC_PLLM_DIV_19
+  *         @arg @ref LL_RCC_PLLM_DIV_20
+  *         @arg @ref LL_RCC_PLLM_DIV_21
+  *         @arg @ref LL_RCC_PLLM_DIV_22
+  *         @arg @ref LL_RCC_PLLM_DIV_23
+  *         @arg @ref LL_RCC_PLLM_DIV_24
+  *         @arg @ref LL_RCC_PLLM_DIV_25
+  *         @arg @ref LL_RCC_PLLM_DIV_26
+  *         @arg @ref LL_RCC_PLLM_DIV_27
+  *         @arg @ref LL_RCC_PLLM_DIV_28
+  *         @arg @ref LL_RCC_PLLM_DIV_29
+  *         @arg @ref LL_RCC_PLLM_DIV_30
+  *         @arg @ref LL_RCC_PLLM_DIV_31
+  *         @arg @ref LL_RCC_PLLM_DIV_32
+  *         @arg @ref LL_RCC_PLLM_DIV_33
+  *         @arg @ref LL_RCC_PLLM_DIV_34
+  *         @arg @ref LL_RCC_PLLM_DIV_35
+  *         @arg @ref LL_RCC_PLLM_DIV_36
+  *         @arg @ref LL_RCC_PLLM_DIV_37
+  *         @arg @ref LL_RCC_PLLM_DIV_38
+  *         @arg @ref LL_RCC_PLLM_DIV_39
+  *         @arg @ref LL_RCC_PLLM_DIV_40
+  *         @arg @ref LL_RCC_PLLM_DIV_41
+  *         @arg @ref LL_RCC_PLLM_DIV_42
+  *         @arg @ref LL_RCC_PLLM_DIV_43
+  *         @arg @ref LL_RCC_PLLM_DIV_44
+  *         @arg @ref LL_RCC_PLLM_DIV_45
+  *         @arg @ref LL_RCC_PLLM_DIV_46
+  *         @arg @ref LL_RCC_PLLM_DIV_47
+  *         @arg @ref LL_RCC_PLLM_DIV_48
+  *         @arg @ref LL_RCC_PLLM_DIV_49
+  *         @arg @ref LL_RCC_PLLM_DIV_50
+  *         @arg @ref LL_RCC_PLLM_DIV_51
+  *         @arg @ref LL_RCC_PLLM_DIV_52
+  *         @arg @ref LL_RCC_PLLM_DIV_53
+  *         @arg @ref LL_RCC_PLLM_DIV_54
+  *         @arg @ref LL_RCC_PLLM_DIV_55
+  *         @arg @ref LL_RCC_PLLM_DIV_56
+  *         @arg @ref LL_RCC_PLLM_DIV_57
+  *         @arg @ref LL_RCC_PLLM_DIV_58
+  *         @arg @ref LL_RCC_PLLM_DIV_59
+  *         @arg @ref LL_RCC_PLLM_DIV_60
+  *         @arg @ref LL_RCC_PLLM_DIV_61
+  *         @arg @ref LL_RCC_PLLM_DIV_62
+  *         @arg @ref LL_RCC_PLLM_DIV_63
+  * @param  __PLLN__ Between 50 and 432
+  * @param  __PLLR__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLR_DIV_2
+  *         @arg @ref LL_RCC_PLLR_DIV_3
+  *         @arg @ref LL_RCC_PLLR_DIV_4
+  *         @arg @ref LL_RCC_PLLR_DIV_5
+  *         @arg @ref LL_RCC_PLLR_DIV_6
+  *         @arg @ref LL_RCC_PLLR_DIV_7
+  * @retval PLL clock frequency (in Hz)
+  */
+#define __LL_RCC_CALC_PLLCLK_I2S_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__) ((__INPUTFREQ__) / (__PLLM__) * (__PLLN__) / \
+    ((__PLLR__) >> RCC_PLLCFGR_PLLR_Pos ))
+#endif /* RCC_PLLR_I2S_CLKSOURCE_SUPPORT */
+
+#if defined(SPDIFRX)
+/**
+  * @brief  Helper macro to calculate the PLLCLK frequency used on SPDIFRX
+  * @note ex: @ref __LL_RCC_CALC_PLLCLK_SPDIFRX_FREQ (HSE_VALUE, @ref LL_RCC_PLL_GetDivider (),
+  *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetR ());
+  * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
+  * @param  __PLLM__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLM_DIV_2
+  *         @arg @ref LL_RCC_PLLM_DIV_3
+  *         @arg @ref LL_RCC_PLLM_DIV_4
+  *         @arg @ref LL_RCC_PLLM_DIV_5
+  *         @arg @ref LL_RCC_PLLM_DIV_6
+  *         @arg @ref LL_RCC_PLLM_DIV_7
+  *         @arg @ref LL_RCC_PLLM_DIV_8
+  *         @arg @ref LL_RCC_PLLM_DIV_9
+  *         @arg @ref LL_RCC_PLLM_DIV_10
+  *         @arg @ref LL_RCC_PLLM_DIV_11
+  *         @arg @ref LL_RCC_PLLM_DIV_12
+  *         @arg @ref LL_RCC_PLLM_DIV_13
+  *         @arg @ref LL_RCC_PLLM_DIV_14
+  *         @arg @ref LL_RCC_PLLM_DIV_15
+  *         @arg @ref LL_RCC_PLLM_DIV_16
+  *         @arg @ref LL_RCC_PLLM_DIV_17
+  *         @arg @ref LL_RCC_PLLM_DIV_18
+  *         @arg @ref LL_RCC_PLLM_DIV_19
+  *         @arg @ref LL_RCC_PLLM_DIV_20
+  *         @arg @ref LL_RCC_PLLM_DIV_21
+  *         @arg @ref LL_RCC_PLLM_DIV_22
+  *         @arg @ref LL_RCC_PLLM_DIV_23
+  *         @arg @ref LL_RCC_PLLM_DIV_24
+  *         @arg @ref LL_RCC_PLLM_DIV_25
+  *         @arg @ref LL_RCC_PLLM_DIV_26
+  *         @arg @ref LL_RCC_PLLM_DIV_27
+  *         @arg @ref LL_RCC_PLLM_DIV_28
+  *         @arg @ref LL_RCC_PLLM_DIV_29
+  *         @arg @ref LL_RCC_PLLM_DIV_30
+  *         @arg @ref LL_RCC_PLLM_DIV_31
+  *         @arg @ref LL_RCC_PLLM_DIV_32
+  *         @arg @ref LL_RCC_PLLM_DIV_33
+  *         @arg @ref LL_RCC_PLLM_DIV_34
+  *         @arg @ref LL_RCC_PLLM_DIV_35
+  *         @arg @ref LL_RCC_PLLM_DIV_36
+  *         @arg @ref LL_RCC_PLLM_DIV_37
+  *         @arg @ref LL_RCC_PLLM_DIV_38
+  *         @arg @ref LL_RCC_PLLM_DIV_39
+  *         @arg @ref LL_RCC_PLLM_DIV_40
+  *         @arg @ref LL_RCC_PLLM_DIV_41
+  *         @arg @ref LL_RCC_PLLM_DIV_42
+  *         @arg @ref LL_RCC_PLLM_DIV_43
+  *         @arg @ref LL_RCC_PLLM_DIV_44
+  *         @arg @ref LL_RCC_PLLM_DIV_45
+  *         @arg @ref LL_RCC_PLLM_DIV_46
+  *         @arg @ref LL_RCC_PLLM_DIV_47
+  *         @arg @ref LL_RCC_PLLM_DIV_48
+  *         @arg @ref LL_RCC_PLLM_DIV_49
+  *         @arg @ref LL_RCC_PLLM_DIV_50
+  *         @arg @ref LL_RCC_PLLM_DIV_51
+  *         @arg @ref LL_RCC_PLLM_DIV_52
+  *         @arg @ref LL_RCC_PLLM_DIV_53
+  *         @arg @ref LL_RCC_PLLM_DIV_54
+  *         @arg @ref LL_RCC_PLLM_DIV_55
+  *         @arg @ref LL_RCC_PLLM_DIV_56
+  *         @arg @ref LL_RCC_PLLM_DIV_57
+  *         @arg @ref LL_RCC_PLLM_DIV_58
+  *         @arg @ref LL_RCC_PLLM_DIV_59
+  *         @arg @ref LL_RCC_PLLM_DIV_60
+  *         @arg @ref LL_RCC_PLLM_DIV_61
+  *         @arg @ref LL_RCC_PLLM_DIV_62
+  *         @arg @ref LL_RCC_PLLM_DIV_63
+  * @param  __PLLN__ Between 50 and 432
+  * @param  __PLLR__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLR_DIV_2
+  *         @arg @ref LL_RCC_PLLR_DIV_3
+  *         @arg @ref LL_RCC_PLLR_DIV_4
+  *         @arg @ref LL_RCC_PLLR_DIV_5
+  *         @arg @ref LL_RCC_PLLR_DIV_6
+  *         @arg @ref LL_RCC_PLLR_DIV_7
+  * @retval PLL clock frequency (in Hz)
+  */
+#define __LL_RCC_CALC_PLLCLK_SPDIFRX_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__) ((__INPUTFREQ__) / (__PLLM__) * (__PLLN__) / \
+    ((__PLLR__) >> RCC_PLLCFGR_PLLR_Pos ))
+#endif /* SPDIFRX */
+
+#if defined(RCC_PLLCFGR_PLLR)
+#if defined(SAI1)
+/**
+  * @brief  Helper macro to calculate the PLLCLK frequency used on SAI
+  * @note ex: @ref __LL_RCC_CALC_PLLCLK_SAI_FREQ (HSE_VALUE, @ref LL_RCC_PLL_GetDivider (),
+  *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetR (), @ref LL_RCC_PLL_GetDIVR ());
+  * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
+  * @param  __PLLM__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLM_DIV_2
+  *         @arg @ref LL_RCC_PLLM_DIV_3
+  *         @arg @ref LL_RCC_PLLM_DIV_4
+  *         @arg @ref LL_RCC_PLLM_DIV_5
+  *         @arg @ref LL_RCC_PLLM_DIV_6
+  *         @arg @ref LL_RCC_PLLM_DIV_7
+  *         @arg @ref LL_RCC_PLLM_DIV_8
+  *         @arg @ref LL_RCC_PLLM_DIV_9
+  *         @arg @ref LL_RCC_PLLM_DIV_10
+  *         @arg @ref LL_RCC_PLLM_DIV_11
+  *         @arg @ref LL_RCC_PLLM_DIV_12
+  *         @arg @ref LL_RCC_PLLM_DIV_13
+  *         @arg @ref LL_RCC_PLLM_DIV_14
+  *         @arg @ref LL_RCC_PLLM_DIV_15
+  *         @arg @ref LL_RCC_PLLM_DIV_16
+  *         @arg @ref LL_RCC_PLLM_DIV_17
+  *         @arg @ref LL_RCC_PLLM_DIV_18
+  *         @arg @ref LL_RCC_PLLM_DIV_19
+  *         @arg @ref LL_RCC_PLLM_DIV_20
+  *         @arg @ref LL_RCC_PLLM_DIV_21
+  *         @arg @ref LL_RCC_PLLM_DIV_22
+  *         @arg @ref LL_RCC_PLLM_DIV_23
+  *         @arg @ref LL_RCC_PLLM_DIV_24
+  *         @arg @ref LL_RCC_PLLM_DIV_25
+  *         @arg @ref LL_RCC_PLLM_DIV_26
+  *         @arg @ref LL_RCC_PLLM_DIV_27
+  *         @arg @ref LL_RCC_PLLM_DIV_28
+  *         @arg @ref LL_RCC_PLLM_DIV_29
+  *         @arg @ref LL_RCC_PLLM_DIV_30
+  *         @arg @ref LL_RCC_PLLM_DIV_31
+  *         @arg @ref LL_RCC_PLLM_DIV_32
+  *         @arg @ref LL_RCC_PLLM_DIV_33
+  *         @arg @ref LL_RCC_PLLM_DIV_34
+  *         @arg @ref LL_RCC_PLLM_DIV_35
+  *         @arg @ref LL_RCC_PLLM_DIV_36
+  *         @arg @ref LL_RCC_PLLM_DIV_37
+  *         @arg @ref LL_RCC_PLLM_DIV_38
+  *         @arg @ref LL_RCC_PLLM_DIV_39
+  *         @arg @ref LL_RCC_PLLM_DIV_40
+  *         @arg @ref LL_RCC_PLLM_DIV_41
+  *         @arg @ref LL_RCC_PLLM_DIV_42
+  *         @arg @ref LL_RCC_PLLM_DIV_43
+  *         @arg @ref LL_RCC_PLLM_DIV_44
+  *         @arg @ref LL_RCC_PLLM_DIV_45
+  *         @arg @ref LL_RCC_PLLM_DIV_46
+  *         @arg @ref LL_RCC_PLLM_DIV_47
+  *         @arg @ref LL_RCC_PLLM_DIV_48
+  *         @arg @ref LL_RCC_PLLM_DIV_49
+  *         @arg @ref LL_RCC_PLLM_DIV_50
+  *         @arg @ref LL_RCC_PLLM_DIV_51
+  *         @arg @ref LL_RCC_PLLM_DIV_52
+  *         @arg @ref LL_RCC_PLLM_DIV_53
+  *         @arg @ref LL_RCC_PLLM_DIV_54
+  *         @arg @ref LL_RCC_PLLM_DIV_55
+  *         @arg @ref LL_RCC_PLLM_DIV_56
+  *         @arg @ref LL_RCC_PLLM_DIV_57
+  *         @arg @ref LL_RCC_PLLM_DIV_58
+  *         @arg @ref LL_RCC_PLLM_DIV_59
+  *         @arg @ref LL_RCC_PLLM_DIV_60
+  *         @arg @ref LL_RCC_PLLM_DIV_61
+  *         @arg @ref LL_RCC_PLLM_DIV_62
+  *         @arg @ref LL_RCC_PLLM_DIV_63
+  * @param  __PLLN__ Between 50 and 432
+  * @param  __PLLR__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLR_DIV_2
+  *         @arg @ref LL_RCC_PLLR_DIV_3
+  *         @arg @ref LL_RCC_PLLR_DIV_4
+  *         @arg @ref LL_RCC_PLLR_DIV_5
+  *         @arg @ref LL_RCC_PLLR_DIV_6
+  *         @arg @ref LL_RCC_PLLR_DIV_7
+  * @param  __PLLDIVR__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_1 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_2 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_3 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_4 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_5 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_6 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_7 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_8 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_9 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_10 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_11 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_12 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_13 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_14 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_15 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_16 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_17 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_18 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_19 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_20 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_21 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_22 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_23 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_24 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_25 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_26 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_27 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_28 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_29 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_30 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_31 (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval PLL clock frequency (in Hz)
+  */
+#if defined(RCC_DCKCFGR_PLLDIVR)
+#define __LL_RCC_CALC_PLLCLK_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__, __PLLDIVR__) (((__INPUTFREQ__) / (__PLLM__) * (__PLLN__) / \
+    ((__PLLR__) >> RCC_PLLCFGR_PLLR_Pos )) / ((__PLLDIVR__) >> RCC_DCKCFGR_PLLDIVR_Pos ))
+#else
+#define __LL_RCC_CALC_PLLCLK_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__) ((__INPUTFREQ__) / (__PLLM__) * (__PLLN__) / \
+    ((__PLLR__) >> RCC_PLLCFGR_PLLR_Pos ))
+#endif /* RCC_DCKCFGR_PLLDIVR */
+#endif /* SAI1 */
+#endif /* RCC_PLLCFGR_PLLR */
+
+#if defined(RCC_PLLSAI_SUPPORT)
+/**
+  * @brief  Helper macro to calculate the PLLSAI frequency used for SAI domain
+  * @note ex: @ref __LL_RCC_CALC_PLLSAI_SAI_FREQ (HSE_VALUE,@ref LL_RCC_PLLSAI_GetDivider (),
+  *             @ref LL_RCC_PLLSAI_GetN (), @ref LL_RCC_PLLSAI_GetQ (), @ref LL_RCC_PLLSAI_GetDIVQ ());
+  * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
+  * @param  __PLLM__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_2
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_3
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_4
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_5
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_6
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_7
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_8
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_9
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_10
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_11
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_12
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_13
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_14
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_15
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_16
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_17
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_18
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_19
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_20
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_21
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_22
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_23
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_24
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_25
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_26
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_27
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_28
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_29
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_30
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_31
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_32
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_33
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_34
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_35
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_36
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_37
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_38
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_39
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_40
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_41
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_42
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_43
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_44
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_45
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_46
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_47
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_48
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_49
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_50
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_51
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_52
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_53
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_54
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_55
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_56
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_57
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_58
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_59
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_60
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_61
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_62
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_63
+  * @param  __PLLSAIN__ Between 49/50(*) and 432
+  *
+  *         (*) value not defined in all devices.
+  * @param  __PLLSAIQ__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_2
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_3
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_4
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_5
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_6
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_7
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_8
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_9
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_10
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_11
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_12
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_13
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_14
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_15
+  * @param  __PLLSAIDIVQ__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_1
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_2
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_3
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_4
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_5
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_6
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_7
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_8
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_9
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_10
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_11
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_12
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_13
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_14
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_15
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_16
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_17
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_18
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_19
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_20
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_21
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_22
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_23
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_24
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_25
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_26
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_27
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_28
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_29
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_30
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_31
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_32
+  * @retval PLLSAI clock frequency (in Hz)
+  */
+#define __LL_RCC_CALC_PLLSAI_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAIN__, __PLLSAIQ__, __PLLSAIDIVQ__) (((__INPUTFREQ__) / (__PLLM__)) * (__PLLSAIN__) / \
+    (((__PLLSAIQ__) >> RCC_PLLSAICFGR_PLLSAIQ_Pos) * (((__PLLSAIDIVQ__) >> RCC_DCKCFGR_PLLSAIDIVQ_Pos) + 1U)))
+
+#if defined(RCC_PLLSAICFGR_PLLSAIP)
+/**
+  * @brief  Helper macro to calculate the PLLSAI frequency used on 48Mhz domain
+  * @note ex: @ref __LL_RCC_CALC_PLLSAI_48M_FREQ (HSE_VALUE,@ref LL_RCC_PLLSAI_GetDivider (),
+  *             @ref LL_RCC_PLLSAI_GetN (), @ref LL_RCC_PLLSAI_GetP ());
+  * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
+  * @param  __PLLM__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_2
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_3
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_4
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_5
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_6
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_7
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_8
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_9
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_10
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_11
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_12
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_13
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_14
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_15
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_16
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_17
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_18
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_19
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_20
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_21
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_22
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_23
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_24
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_25
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_26
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_27
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_28
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_29
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_30
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_31
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_32
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_33
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_34
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_35
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_36
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_37
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_38
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_39
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_40
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_41
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_42
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_43
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_44
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_45
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_46
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_47
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_48
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_49
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_50
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_51
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_52
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_53
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_54
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_55
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_56
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_57
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_58
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_59
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_60
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_61
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_62
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_63
+  * @param  __PLLSAIN__ Between 50 and 432
+  * @param  __PLLSAIP__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSAIP_DIV_2
+  *         @arg @ref LL_RCC_PLLSAIP_DIV_4
+  *         @arg @ref LL_RCC_PLLSAIP_DIV_6
+  *         @arg @ref LL_RCC_PLLSAIP_DIV_8
+  * @retval PLLSAI clock frequency (in Hz)
+  */
+#define __LL_RCC_CALC_PLLSAI_48M_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAIN__, __PLLSAIP__) (((__INPUTFREQ__) / (__PLLM__)) * (__PLLSAIN__) / \
+    ((((__PLLSAIP__) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) * 2U))
+#endif /* RCC_PLLSAICFGR_PLLSAIP */
+
+#if defined(LTDC)
+/**
+  * @brief  Helper macro to calculate the PLLSAI frequency used for LTDC domain
+  * @note ex: @ref __LL_RCC_CALC_PLLSAI_LTDC_FREQ (HSE_VALUE,@ref LL_RCC_PLLSAI_GetDivider (),
+  *             @ref LL_RCC_PLLSAI_GetN (), @ref LL_RCC_PLLSAI_GetR (), @ref LL_RCC_PLLSAI_GetDIVR ());
+  * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
+  * @param  __PLLM__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_2
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_3
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_4
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_5
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_6
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_7
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_8
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_9
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_10
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_11
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_12
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_13
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_14
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_15
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_16
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_17
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_18
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_19
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_20
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_21
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_22
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_23
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_24
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_25
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_26
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_27
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_28
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_29
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_30
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_31
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_32
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_33
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_34
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_35
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_36
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_37
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_38
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_39
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_40
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_41
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_42
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_43
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_44
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_45
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_46
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_47
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_48
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_49
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_50
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_51
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_52
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_53
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_54
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_55
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_56
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_57
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_58
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_59
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_60
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_61
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_62
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_63
+  * @param  __PLLSAIN__ Between 49/50(*) and 432
+  *
+  *         (*) value not defined in all devices.
+  * @param  __PLLSAIR__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSAIR_DIV_2
+  *         @arg @ref LL_RCC_PLLSAIR_DIV_3
+  *         @arg @ref LL_RCC_PLLSAIR_DIV_4
+  *         @arg @ref LL_RCC_PLLSAIR_DIV_5
+  *         @arg @ref LL_RCC_PLLSAIR_DIV_6
+  *         @arg @ref LL_RCC_PLLSAIR_DIV_7
+  * @param  __PLLSAIDIVR__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSAIDIVR_DIV_2
+  *         @arg @ref LL_RCC_PLLSAIDIVR_DIV_4
+  *         @arg @ref LL_RCC_PLLSAIDIVR_DIV_8
+  *         @arg @ref LL_RCC_PLLSAIDIVR_DIV_16
+  * @retval PLLSAI clock frequency (in Hz)
+  */
+#define __LL_RCC_CALC_PLLSAI_LTDC_FREQ(__INPUTFREQ__, __PLLM__, __PLLSAIN__, __PLLSAIR__, __PLLSAIDIVR__) (((__INPUTFREQ__) / (__PLLM__)) * (__PLLSAIN__) / \
+    (((__PLLSAIR__) >> RCC_PLLSAICFGR_PLLSAIR_Pos) * (aRCC_PLLSAIDIVRPrescTable[(__PLLSAIDIVR__) >> RCC_DCKCFGR_PLLSAIDIVR_Pos])))
+#endif /* LTDC */
+#endif /* RCC_PLLSAI_SUPPORT */
+
+#if defined(RCC_PLLI2S_SUPPORT)
+#if defined(RCC_DCKCFGR_PLLI2SDIVQ) || defined(RCC_DCKCFGR_PLLI2SDIVR)
+/**
+  * @brief  Helper macro to calculate the PLLI2S frequency used for SAI domain
+  * @note ex: @ref __LL_RCC_CALC_PLLI2S_SAI_FREQ (HSE_VALUE,@ref LL_RCC_PLLI2S_GetDivider (),
+  *             @ref LL_RCC_PLLI2S_GetN (), @ref LL_RCC_PLLI2S_GetQ (), @ref LL_RCC_PLLI2S_GetDIVQ ());
+  * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
+  * @param  __PLLM__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_2
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_3
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_4
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_5
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_6
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_7
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_8
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_9
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_10
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_11
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_12
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_13
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_14
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_15
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_16
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_17
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_18
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_19
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_20
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_21
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_22
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_23
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_24
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_25
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_26
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_27
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_28
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_29
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_30
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_31
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_32
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_33
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_34
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_35
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_36
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_37
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_38
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_39
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_40
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_41
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_42
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_43
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_44
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_45
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_46
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_47
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_48
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_49
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_50
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_51
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_52
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_53
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_54
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_55
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_56
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_57
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_58
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_59
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_60
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_61
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_62
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_63
+  * @param  __PLLI2SN__ Between 50/192(*) and 432
+  *
+  *         (*) value not defined in all devices.
+  * @param  __PLLI2SQ_R__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_2 (*)
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_3 (*)
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_4 (*)
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_5 (*)
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_6 (*)
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_7 (*)
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_8 (*)
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_9 (*)
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_10 (*)
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_11 (*)
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_12 (*)
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_13 (*)
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_14 (*)
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_15 (*)
+  *         @arg @ref LL_RCC_PLLI2SR_DIV_2 (*)
+  *         @arg @ref LL_RCC_PLLI2SR_DIV_3 (*)
+  *         @arg @ref LL_RCC_PLLI2SR_DIV_4 (*)
+  *         @arg @ref LL_RCC_PLLI2SR_DIV_5 (*)
+  *         @arg @ref LL_RCC_PLLI2SR_DIV_6 (*)
+  *         @arg @ref LL_RCC_PLLI2SR_DIV_7 (*)
+  *
+  *         (*) value not defined in all devices.
+  * @param  __PLLI2SDIVQ_R__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_1 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_2 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_3 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_4 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_5 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_6 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_7 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_8 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_9 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_10 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_11 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_12 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_13 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_14 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_15 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_16 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_17 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_18 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_19 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_20 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_21 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_22 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_23 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_24 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_25 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_26 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_27 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_28 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_29 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_30 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_31 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_32 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_1 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_2 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_3 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_4 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_5 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_6 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_7 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_8 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_9 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_10 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_11 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_12 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_13 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_14 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_15 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_16 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_17 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_18 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_19 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_20 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_21 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_22 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_23 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_24 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_25 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_26 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_27 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_28 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_29 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_30 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_31 (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval PLLI2S clock frequency (in Hz)
+  */
+#if defined(RCC_DCKCFGR_PLLI2SDIVQ)
+#define __LL_RCC_CALC_PLLI2S_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLI2SN__, __PLLI2SQ_R__, __PLLI2SDIVQ_R__) (((__INPUTFREQ__) / (__PLLM__)) * (__PLLI2SN__) / \
+    (((__PLLI2SQ_R__) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos) * (((__PLLI2SDIVQ_R__) >> RCC_DCKCFGR_PLLI2SDIVQ_Pos) + 1U)))
+#else
+#define __LL_RCC_CALC_PLLI2S_SAI_FREQ(__INPUTFREQ__, __PLLM__, __PLLI2SN__, __PLLI2SQ_R__, __PLLI2SDIVQ_R__) (((__INPUTFREQ__) / (__PLLM__)) * (__PLLI2SN__) / \
+    (((__PLLI2SQ_R__) >> RCC_PLLI2SCFGR_PLLI2SR_Pos) * ((__PLLI2SDIVQ_R__) >> RCC_DCKCFGR_PLLI2SDIVR_Pos)))
+
+#endif /* RCC_DCKCFGR_PLLI2SDIVQ */
+#endif /* RCC_DCKCFGR_PLLI2SDIVQ || RCC_DCKCFGR_PLLI2SDIVR */
+
+#if defined(SPDIFRX)
+/**
+  * @brief  Helper macro to calculate the PLLI2S frequency used on SPDIFRX domain
+  * @note ex: @ref __LL_RCC_CALC_PLLI2S_SPDIFRX_FREQ (HSE_VALUE,@ref LL_RCC_PLLI2S_GetDivider (),
+  *             @ref LL_RCC_PLLI2S_GetN (), @ref LL_RCC_PLLI2S_GetP ());
+  * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
+  * @param  __PLLM__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_2
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_3
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_4
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_5
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_6
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_7
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_8
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_9
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_10
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_11
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_12
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_13
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_14
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_15
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_16
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_17
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_18
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_19
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_20
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_21
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_22
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_23
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_24
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_25
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_26
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_27
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_28
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_29
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_30
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_31
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_32
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_33
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_34
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_35
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_36
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_37
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_38
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_39
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_40
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_41
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_42
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_43
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_44
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_45
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_46
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_47
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_48
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_49
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_50
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_51
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_52
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_53
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_54
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_55
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_56
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_57
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_58
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_59
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_60
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_61
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_62
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_63
+  * @param  __PLLI2SN__ Between 50 and 432
+  * @param  __PLLI2SP__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLI2SP_DIV_2
+  *         @arg @ref LL_RCC_PLLI2SP_DIV_4
+  *         @arg @ref LL_RCC_PLLI2SP_DIV_6
+  *         @arg @ref LL_RCC_PLLI2SP_DIV_8
+  * @retval PLLI2S clock frequency (in Hz)
+  */
+#define __LL_RCC_CALC_PLLI2S_SPDIFRX_FREQ(__INPUTFREQ__, __PLLM__, __PLLI2SN__, __PLLI2SP__) (((__INPUTFREQ__) / (__PLLM__)) * (__PLLI2SN__) / \
+    ((((__PLLI2SP__) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) * 2U))
+
+#endif /* SPDIFRX */
+
+/**
+  * @brief  Helper macro to calculate the PLLI2S frequency used for I2S domain
+  * @note ex: @ref __LL_RCC_CALC_PLLI2S_I2S_FREQ (HSE_VALUE,@ref LL_RCC_PLLI2S_GetDivider (),
+  *             @ref LL_RCC_PLLI2S_GetN (), @ref LL_RCC_PLLI2S_GetR ());
+  * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
+  * @param  __PLLM__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_2
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_3
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_4
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_5
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_6
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_7
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_8
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_9
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_10
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_11
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_12
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_13
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_14
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_15
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_16
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_17
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_18
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_19
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_20
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_21
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_22
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_23
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_24
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_25
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_26
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_27
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_28
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_29
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_30
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_31
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_32
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_33
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_34
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_35
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_36
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_37
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_38
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_39
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_40
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_41
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_42
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_43
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_44
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_45
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_46
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_47
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_48
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_49
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_50
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_51
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_52
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_53
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_54
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_55
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_56
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_57
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_58
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_59
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_60
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_61
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_62
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_63
+  * @param  __PLLI2SN__ Between 50/192(*) and 432
+  *
+  *         (*) value not defined in all devices.
+  * @param  __PLLI2SR__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLI2SR_DIV_2
+  *         @arg @ref LL_RCC_PLLI2SR_DIV_3
+  *         @arg @ref LL_RCC_PLLI2SR_DIV_4
+  *         @arg @ref LL_RCC_PLLI2SR_DIV_5
+  *         @arg @ref LL_RCC_PLLI2SR_DIV_6
+  *         @arg @ref LL_RCC_PLLI2SR_DIV_7
+  * @retval PLLI2S clock frequency (in Hz)
+  */
+#define __LL_RCC_CALC_PLLI2S_I2S_FREQ(__INPUTFREQ__, __PLLM__, __PLLI2SN__, __PLLI2SR__) (((__INPUTFREQ__) / (__PLLM__)) * (__PLLI2SN__) / \
+    ((__PLLI2SR__) >> RCC_PLLI2SCFGR_PLLI2SR_Pos))
+
+#if defined(RCC_PLLI2SCFGR_PLLI2SQ) && !defined(RCC_DCKCFGR_PLLI2SDIVQ)
+/**
+  * @brief  Helper macro to calculate the PLLI2S frequency used for 48Mhz domain
+  * @note ex: @ref __LL_RCC_CALC_PLLI2S_48M_FREQ (HSE_VALUE,@ref LL_RCC_PLLI2S_GetDivider (),
+  *             @ref LL_RCC_PLLI2S_GetN (), @ref LL_RCC_PLLI2S_GetQ ());
+  * @param  __INPUTFREQ__ PLL Input frequency (based on HSE/HSI)
+  * @param  __PLLM__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_2
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_3
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_4
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_5
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_6
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_7
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_8
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_9
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_10
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_11
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_12
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_13
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_14
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_15
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_16
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_17
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_18
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_19
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_20
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_21
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_22
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_23
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_24
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_25
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_26
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_27
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_28
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_29
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_30
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_31
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_32
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_33
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_34
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_35
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_36
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_37
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_38
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_39
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_40
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_41
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_42
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_43
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_44
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_45
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_46
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_47
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_48
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_49
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_50
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_51
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_52
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_53
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_54
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_55
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_56
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_57
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_58
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_59
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_60
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_61
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_62
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_63
+  * @param  __PLLI2SN__ Between 50 and 432
+  * @param  __PLLI2SQ__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_2
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_3
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_4
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_5
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_6
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_7
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_8
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_9
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_10
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_11
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_12
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_13
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_14
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_15
+  * @retval PLLI2S clock frequency (in Hz)
+  */
+#define __LL_RCC_CALC_PLLI2S_48M_FREQ(__INPUTFREQ__, __PLLM__, __PLLI2SN__, __PLLI2SQ__) (((__INPUTFREQ__) / (__PLLM__)) * (__PLLI2SN__) / \
+    ((__PLLI2SQ__) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos))
+
+#endif /* RCC_PLLI2SCFGR_PLLI2SQ && !RCC_DCKCFGR_PLLI2SDIVQ */
+#endif /* RCC_PLLI2S_SUPPORT */
+
+/**
+  * @brief  Helper macro to calculate the HCLK frequency
+  * @param  __SYSCLKFREQ__ SYSCLK frequency (based on HSE/HSI/PLLCLK)
+  * @param  __AHBPRESCALER__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_SYSCLK_DIV_1
+  *         @arg @ref LL_RCC_SYSCLK_DIV_2
+  *         @arg @ref LL_RCC_SYSCLK_DIV_4
+  *         @arg @ref LL_RCC_SYSCLK_DIV_8
+  *         @arg @ref LL_RCC_SYSCLK_DIV_16
+  *         @arg @ref LL_RCC_SYSCLK_DIV_64
+  *         @arg @ref LL_RCC_SYSCLK_DIV_128
+  *         @arg @ref LL_RCC_SYSCLK_DIV_256
+  *         @arg @ref LL_RCC_SYSCLK_DIV_512
+  * @retval HCLK clock frequency (in Hz)
+  */
+#define __LL_RCC_CALC_HCLK_FREQ(__SYSCLKFREQ__, __AHBPRESCALER__) ((__SYSCLKFREQ__) >> AHBPrescTable[((__AHBPRESCALER__) &\
+                                                                   RCC_CFGR_HPRE) >>  RCC_CFGR_HPRE_Pos])
+
+/**
+  * @brief  Helper macro to calculate the PCLK1 frequency (ABP1)
+  * @param  __HCLKFREQ__ HCLK frequency
+  * @param  __APB1PRESCALER__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_APB1_DIV_1
+  *         @arg @ref LL_RCC_APB1_DIV_2
+  *         @arg @ref LL_RCC_APB1_DIV_4
+  *         @arg @ref LL_RCC_APB1_DIV_8
+  *         @arg @ref LL_RCC_APB1_DIV_16
+  * @retval PCLK1 clock frequency (in Hz)
+  */
+#define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__) ((__HCLKFREQ__) >> APBPrescTable[(__APB1PRESCALER__) >>  RCC_CFGR_PPRE1_Pos])
+
+/**
+  * @brief  Helper macro to calculate the PCLK2 frequency (ABP2)
+  * @param  __HCLKFREQ__ HCLK frequency
+  * @param  __APB2PRESCALER__ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_APB2_DIV_1
+  *         @arg @ref LL_RCC_APB2_DIV_2
+  *         @arg @ref LL_RCC_APB2_DIV_4
+  *         @arg @ref LL_RCC_APB2_DIV_8
+  *         @arg @ref LL_RCC_APB2_DIV_16
+  * @retval PCLK2 clock frequency (in Hz)
+  */
+#define __LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__) ((__HCLKFREQ__) >> APBPrescTable[(__APB2PRESCALER__) >>  RCC_CFGR_PPRE2_Pos])
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup RCC_LL_Exported_Functions RCC Exported Functions
+  * @{
+  */
+
+/** @defgroup RCC_LL_EF_HSE HSE
+  * @{
+  */
+
+/**
+  * @brief  Enable the Clock Security System.
+  * @rmtoll CR           CSSON         LL_RCC_HSE_EnableCSS
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_HSE_EnableCSS(void)
+{
+  SET_BIT(RCC->CR, RCC_CR_CSSON);
+}
+
+/**
+  * @brief  Enable HSE external oscillator (HSE Bypass)
+  * @rmtoll CR           HSEBYP        LL_RCC_HSE_EnableBypass
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_HSE_EnableBypass(void)
+{
+  SET_BIT(RCC->CR, RCC_CR_HSEBYP);
+}
+
+/**
+  * @brief  Disable HSE external oscillator (HSE Bypass)
+  * @rmtoll CR           HSEBYP        LL_RCC_HSE_DisableBypass
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_HSE_DisableBypass(void)
+{
+  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
+}
+
+/**
+  * @brief  Enable HSE crystal oscillator (HSE ON)
+  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_HSE_Enable(void)
+{
+  SET_BIT(RCC->CR, RCC_CR_HSEON);
+}
+
+/**
+  * @brief  Disable HSE crystal oscillator (HSE ON)
+  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_HSE_Disable(void)
+{
+  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
+}
+
+/**
+  * @brief  Check if HSE oscillator Ready
+  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
+{
+  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EF_HSI HSI
+  * @{
+  */
+
+/**
+  * @brief  Enable HSI oscillator
+  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_HSI_Enable(void)
+{
+  SET_BIT(RCC->CR, RCC_CR_HSION);
+}
+
+/**
+  * @brief  Disable HSI oscillator
+  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_HSI_Disable(void)
+{
+  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
+}
+
+/**
+  * @brief  Check if HSI clock is ready
+  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
+{
+  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
+}
+
+/**
+  * @brief  Get HSI Calibration value
+  * @note When HSITRIM is written, HSICAL is updated with the sum of
+  *       HSITRIM and the factory trim value
+  * @rmtoll CR        HSICAL        LL_RCC_HSI_GetCalibration
+  * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
+  */
+__STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void)
+{
+  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_HSICAL) >> RCC_CR_HSICAL_Pos);
+}
+
+/**
+  * @brief  Set HSI Calibration trimming
+  * @note user-programmable trimming value that is added to the HSICAL
+  * @note Default value is 16, which, when added to the HSICAL value,
+  *       should trim the HSI to 16 MHz +/- 1 %
+  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
+  * @param  Value Between Min_Data = 0 and Max_Data = 31
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
+{
+  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
+}
+
+/**
+  * @brief  Get HSI Calibration trimming
+  * @rmtoll CR        HSITRIM       LL_RCC_HSI_GetCalibTrimming
+  * @retval Between Min_Data = 0 and Max_Data = 31
+  */
+__STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void)
+{
+  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_Pos);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EF_LSE LSE
+  * @{
+  */
+
+/**
+  * @brief  Enable  Low Speed External (LSE) crystal.
+  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_LSE_Enable(void)
+{
+  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
+}
+
+/**
+  * @brief  Disable  Low Speed External (LSE) crystal.
+  * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_LSE_Disable(void)
+{
+  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
+}
+
+/**
+  * @brief  Enable external clock source (LSE bypass).
+  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
+{
+  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
+}
+
+/**
+  * @brief  Disable external clock source (LSE bypass).
+  * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
+{
+  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
+}
+
+/**
+  * @brief  Check if LSE oscillator Ready
+  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
+{
+  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
+}
+
+#if defined(RCC_BDCR_LSEMOD)
+/**
+  * @brief  Enable LSE high drive mode.
+  * @note LSE high drive mode can be enabled only when the LSE clock is disabled
+  * @rmtoll BDCR         LSEMOD      LL_RCC_LSE_EnableHighDriveMode
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_LSE_EnableHighDriveMode(void)
+{
+  SET_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
+}
+
+/**
+  * @brief  Disable LSE high drive mode.
+  * @note LSE high drive mode can be disabled only when the LSE clock is disabled
+  * @rmtoll BDCR         LSEMOD      LL_RCC_LSE_DisableHighDriveMode
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_LSE_DisableHighDriveMode(void)
+{
+  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
+}
+#endif /* RCC_BDCR_LSEMOD */
+
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EF_LSI LSI
+  * @{
+  */
+
+/**
+  * @brief  Enable LSI Oscillator
+  * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_LSI_Enable(void)
+{
+  SET_BIT(RCC->CSR, RCC_CSR_LSION);
+}
+
+/**
+  * @brief  Disable LSI Oscillator
+  * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_LSI_Disable(void)
+{
+  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
+}
+
+/**
+  * @brief  Check if LSI is Ready
+  * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
+{
+  return (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EF_System System
+  * @{
+  */
+
+/**
+  * @brief  Configure the system clock source
+  * @rmtoll CFGR         SW            LL_RCC_SetSysClkSource
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSI
+  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
+  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
+  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLLR (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
+{
+  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
+}
+
+/**
+  * @brief  Get the system clock source
+  * @rmtoll CFGR         SWS           LL_RCC_GetSysClkSource
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
+  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
+  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
+  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
+  *
+  *         (*) value not defined in all devices.
+  */
+__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
+{
+  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
+}
+
+/**
+  * @brief  Set AHB prescaler
+  * @rmtoll CFGR         HPRE          LL_RCC_SetAHBPrescaler
+  * @param  Prescaler This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_SYSCLK_DIV_1
+  *         @arg @ref LL_RCC_SYSCLK_DIV_2
+  *         @arg @ref LL_RCC_SYSCLK_DIV_4
+  *         @arg @ref LL_RCC_SYSCLK_DIV_8
+  *         @arg @ref LL_RCC_SYSCLK_DIV_16
+  *         @arg @ref LL_RCC_SYSCLK_DIV_64
+  *         @arg @ref LL_RCC_SYSCLK_DIV_128
+  *         @arg @ref LL_RCC_SYSCLK_DIV_256
+  *         @arg @ref LL_RCC_SYSCLK_DIV_512
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
+{
+  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
+}
+
+/**
+  * @brief  Set APB1 prescaler
+  * @rmtoll CFGR         PPRE1         LL_RCC_SetAPB1Prescaler
+  * @param  Prescaler This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_APB1_DIV_1
+  *         @arg @ref LL_RCC_APB1_DIV_2
+  *         @arg @ref LL_RCC_APB1_DIV_4
+  *         @arg @ref LL_RCC_APB1_DIV_8
+  *         @arg @ref LL_RCC_APB1_DIV_16
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
+{
+  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
+}
+
+/**
+  * @brief  Set APB2 prescaler
+  * @rmtoll CFGR         PPRE2         LL_RCC_SetAPB2Prescaler
+  * @param  Prescaler This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_APB2_DIV_1
+  *         @arg @ref LL_RCC_APB2_DIV_2
+  *         @arg @ref LL_RCC_APB2_DIV_4
+  *         @arg @ref LL_RCC_APB2_DIV_8
+  *         @arg @ref LL_RCC_APB2_DIV_16
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
+{
+  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
+}
+
+/**
+  * @brief  Get AHB prescaler
+  * @rmtoll CFGR         HPRE          LL_RCC_GetAHBPrescaler
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_SYSCLK_DIV_1
+  *         @arg @ref LL_RCC_SYSCLK_DIV_2
+  *         @arg @ref LL_RCC_SYSCLK_DIV_4
+  *         @arg @ref LL_RCC_SYSCLK_DIV_8
+  *         @arg @ref LL_RCC_SYSCLK_DIV_16
+  *         @arg @ref LL_RCC_SYSCLK_DIV_64
+  *         @arg @ref LL_RCC_SYSCLK_DIV_128
+  *         @arg @ref LL_RCC_SYSCLK_DIV_256
+  *         @arg @ref LL_RCC_SYSCLK_DIV_512
+  */
+__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
+{
+  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
+}
+
+/**
+  * @brief  Get APB1 prescaler
+  * @rmtoll CFGR         PPRE1         LL_RCC_GetAPB1Prescaler
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_APB1_DIV_1
+  *         @arg @ref LL_RCC_APB1_DIV_2
+  *         @arg @ref LL_RCC_APB1_DIV_4
+  *         @arg @ref LL_RCC_APB1_DIV_8
+  *         @arg @ref LL_RCC_APB1_DIV_16
+  */
+__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
+{
+  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
+}
+
+/**
+  * @brief  Get APB2 prescaler
+  * @rmtoll CFGR         PPRE2         LL_RCC_GetAPB2Prescaler
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_APB2_DIV_1
+  *         @arg @ref LL_RCC_APB2_DIV_2
+  *         @arg @ref LL_RCC_APB2_DIV_4
+  *         @arg @ref LL_RCC_APB2_DIV_8
+  *         @arg @ref LL_RCC_APB2_DIV_16
+  */
+__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
+{
+  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EF_MCO MCO
+  * @{
+  */
+
+#if defined(RCC_CFGR_MCO1EN)
+/**
+  * @brief  Enable MCO1 output
+  * @rmtoll CFGR           RCC_CFGR_MCO1EN         LL_RCC_MCO1_Enable
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_MCO1_Enable(void)
+{
+  SET_BIT(RCC->CFGR, RCC_CFGR_MCO1EN);
+}
+
+/**
+  * @brief  Disable MCO1 output
+  * @rmtoll CFGR           RCC_CFGR_MCO1EN         LL_RCC_MCO1_Disable
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_MCO1_Disable(void)
+{
+  CLEAR_BIT(RCC->CFGR, RCC_CFGR_MCO1EN);
+}
+#endif /* RCC_CFGR_MCO1EN */
+
+#if defined(RCC_CFGR_MCO2EN)
+/**
+  * @brief  Enable MCO2 output
+  * @rmtoll CFGR           RCC_CFGR_MCO2EN         LL_RCC_MCO2_Enable
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_MCO2_Enable(void)
+{
+  SET_BIT(RCC->CFGR, RCC_CFGR_MCO2EN);
+}
+
+/**
+  * @brief  Disable MCO2 output
+  * @rmtoll CFGR           RCC_CFGR_MCO2EN         LL_RCC_MCO2_Disable
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_MCO2_Disable(void)
+{
+  CLEAR_BIT(RCC->CFGR, RCC_CFGR_MCO2EN);
+}
+#endif /* RCC_CFGR_MCO2EN */
+
+/**
+  * @brief  Configure MCOx
+  * @rmtoll CFGR         MCO1          LL_RCC_ConfigMCO\n
+  *         CFGR         MCO1PRE       LL_RCC_ConfigMCO\n
+  *         CFGR         MCO2          LL_RCC_ConfigMCO\n
+  *         CFGR         MCO2PRE       LL_RCC_ConfigMCO
+  * @param  MCOxSource This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_MCO1SOURCE_HSI
+  *         @arg @ref LL_RCC_MCO1SOURCE_LSE
+  *         @arg @ref LL_RCC_MCO1SOURCE_HSE
+  *         @arg @ref LL_RCC_MCO1SOURCE_PLLCLK
+  *         @arg @ref LL_RCC_MCO2SOURCE_SYSCLK
+  *         @arg @ref LL_RCC_MCO2SOURCE_PLLI2S
+  *         @arg @ref LL_RCC_MCO2SOURCE_HSE
+  *         @arg @ref LL_RCC_MCO2SOURCE_PLLCLK
+  * @param  MCOxPrescaler This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_MCO1_DIV_1
+  *         @arg @ref LL_RCC_MCO1_DIV_2
+  *         @arg @ref LL_RCC_MCO1_DIV_3
+  *         @arg @ref LL_RCC_MCO1_DIV_4
+  *         @arg @ref LL_RCC_MCO1_DIV_5
+  *         @arg @ref LL_RCC_MCO2_DIV_1
+  *         @arg @ref LL_RCC_MCO2_DIV_2
+  *         @arg @ref LL_RCC_MCO2_DIV_3
+  *         @arg @ref LL_RCC_MCO2_DIV_4
+  *         @arg @ref LL_RCC_MCO2_DIV_5
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler)
+{
+  MODIFY_REG(RCC->CFGR, (MCOxSource & 0xFFFF0000U) | (MCOxPrescaler & 0xFFFF0000U), (MCOxSource << 16U) | (MCOxPrescaler << 16U));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EF_Peripheral_Clock_Source Peripheral Clock Source
+  * @{
+  */
+#if defined(FMPI2C1)
+/**
+  * @brief  Configure FMPI2C clock source
+  * @rmtoll DCKCFGR2        FMPI2C1SEL       LL_RCC_SetFMPI2CClockSource
+  * @param  FMPI2CxSource This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_FMPI2C1_CLKSOURCE_PCLK1
+  *         @arg @ref LL_RCC_FMPI2C1_CLKSOURCE_SYSCLK
+  *         @arg @ref LL_RCC_FMPI2C1_CLKSOURCE_HSI
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_SetFMPI2CClockSource(uint32_t FMPI2CxSource)
+{
+  MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_FMPI2C1SEL, FMPI2CxSource);
+}
+#endif /* FMPI2C1 */
+
+#if defined(LPTIM1)
+/**
+  * @brief  Configure LPTIMx clock source
+  * @rmtoll DCKCFGR2        LPTIM1SEL     LL_RCC_SetLPTIMClockSource
+  * @param  LPTIMxSource This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1
+  *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI
+  *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI
+  *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_SetLPTIMClockSource(uint32_t LPTIMxSource)
+{
+  MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_LPTIM1SEL, LPTIMxSource);
+}
+#endif /* LPTIM1 */
+
+#if defined(SAI1)
+/**
+  * @brief  Configure SAIx clock source
+  * @rmtoll DCKCFGR        SAI1SRC       LL_RCC_SetSAIClockSource\n
+  *         DCKCFGR        SAI2SRC       LL_RCC_SetSAIClockSource\n
+  *         DCKCFGR        SAI1ASRC      LL_RCC_SetSAIClockSource\n
+  *         DCKCFGR        SAI1BSRC      LL_RCC_SetSAIClockSource
+  * @param  SAIxSource This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLLSAI (*)
+  *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLLI2S (*)
+  *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLL (*)
+  *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PIN (*)
+  *         @arg @ref LL_RCC_SAI2_CLKSOURCE_PLLSAI (*)
+  *         @arg @ref LL_RCC_SAI2_CLKSOURCE_PLLI2S (*)
+  *         @arg @ref LL_RCC_SAI2_CLKSOURCE_PLL  (*)
+  *         @arg @ref LL_RCC_SAI2_CLKSOURCE_PLLSRC (*)
+  *         @arg @ref LL_RCC_SAI1_A_CLKSOURCE_PLLSAI (*)
+  *         @arg @ref LL_RCC_SAI1_A_CLKSOURCE_PLLI2S (*)
+  *         @arg @ref LL_RCC_SAI1_A_CLKSOURCE_PIN (*)
+  *         @arg @ref LL_RCC_SAI1_A_CLKSOURCE_PLL (*)
+  *         @arg @ref LL_RCC_SAI1_A_CLKSOURCE_PLLSRC (*)
+  *         @arg @ref LL_RCC_SAI1_B_CLKSOURCE_PLLSAI (*)
+  *         @arg @ref LL_RCC_SAI1_B_CLKSOURCE_PLLI2S (*)
+  *         @arg @ref LL_RCC_SAI1_B_CLKSOURCE_PIN (*)
+  *         @arg @ref LL_RCC_SAI1_B_CLKSOURCE_PLL  (*)
+  *         @arg @ref LL_RCC_SAI1_B_CLKSOURCE_PLLSRC (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_SetSAIClockSource(uint32_t SAIxSource)
+{
+  MODIFY_REG(RCC->DCKCFGR, (SAIxSource & 0xFFFF0000U), (SAIxSource << 16U));
+}
+#endif /* SAI1 */
+
+#if defined(RCC_DCKCFGR_SDIOSEL) || defined(RCC_DCKCFGR2_SDIOSEL)
+/**
+  * @brief  Configure SDIO clock source
+  * @rmtoll DCKCFGR         SDIOSEL      LL_RCC_SetSDIOClockSource\n
+  *         DCKCFGR2        SDIOSEL      LL_RCC_SetSDIOClockSource
+  * @param  SDIOxSource This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_SDIO_CLKSOURCE_PLL48CLK
+  *         @arg @ref LL_RCC_SDIO_CLKSOURCE_SYSCLK
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_SetSDIOClockSource(uint32_t SDIOxSource)
+{
+#if defined(RCC_DCKCFGR_SDIOSEL)
+  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_SDIOSEL, SDIOxSource);
+#else
+  MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_SDIOSEL, SDIOxSource);
+#endif /* RCC_DCKCFGR_SDIOSEL */
+}
+#endif /* RCC_DCKCFGR_SDIOSEL || RCC_DCKCFGR2_SDIOSEL */
+
+#if defined(RCC_DCKCFGR_CK48MSEL) || defined(RCC_DCKCFGR2_CK48MSEL)
+/**
+  * @brief  Configure 48Mhz domain clock source
+  * @rmtoll DCKCFGR         CK48MSEL      LL_RCC_SetCK48MClockSource\n
+  *         DCKCFGR2        CK48MSEL      LL_RCC_SetCK48MClockSource
+  * @param  CK48MxSource This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_CK48M_CLKSOURCE_PLL
+  *         @arg @ref LL_RCC_CK48M_CLKSOURCE_PLLSAI (*)
+  *         @arg @ref LL_RCC_CK48M_CLKSOURCE_PLLI2S (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_SetCK48MClockSource(uint32_t CK48MxSource)
+{
+#if defined(RCC_DCKCFGR_CK48MSEL)
+  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_CK48MSEL, CK48MxSource);
+#else
+  MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_CK48MSEL, CK48MxSource);
+#endif /* RCC_DCKCFGR_CK48MSEL */
+}
+
+#if defined(RNG)
+/**
+  * @brief  Configure RNG clock source
+  * @rmtoll DCKCFGR         CK48MSEL      LL_RCC_SetRNGClockSource\n
+  *         DCKCFGR2        CK48MSEL      LL_RCC_SetRNGClockSource
+  * @param  RNGxSource This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLL
+  *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLLSAI (*)
+  *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLLI2S (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_SetRNGClockSource(uint32_t RNGxSource)
+{
+#if defined(RCC_DCKCFGR_CK48MSEL)
+  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_CK48MSEL, RNGxSource);
+#else
+  MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_CK48MSEL, RNGxSource);
+#endif /* RCC_DCKCFGR_CK48MSEL */
+}
+#endif /* RNG */
+
+#if defined(USB_OTG_FS) || defined(USB_OTG_HS)
+/**
+  * @brief  Configure USB clock source
+  * @rmtoll DCKCFGR         CK48MSEL      LL_RCC_SetUSBClockSource\n
+  *         DCKCFGR2        CK48MSEL      LL_RCC_SetUSBClockSource
+  * @param  USBxSource This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL
+  *         @arg @ref LL_RCC_USB_CLKSOURCE_PLLSAI (*)
+  *         @arg @ref LL_RCC_USB_CLKSOURCE_PLLI2S (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_SetUSBClockSource(uint32_t USBxSource)
+{
+#if defined(RCC_DCKCFGR_CK48MSEL)
+  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_CK48MSEL, USBxSource);
+#else
+  MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_CK48MSEL, USBxSource);
+#endif /* RCC_DCKCFGR_CK48MSEL */
+}
+#endif /* USB_OTG_FS || USB_OTG_HS */
+#endif /* RCC_DCKCFGR_CK48MSEL || RCC_DCKCFGR2_CK48MSEL */
+
+#if defined(CEC)
+/**
+  * @brief  Configure CEC clock source
+  * @rmtoll DCKCFGR2         CECSEL        LL_RCC_SetCECClockSource
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_CEC_CLKSOURCE_HSI_DIV488
+  *         @arg @ref LL_RCC_CEC_CLKSOURCE_LSE
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_SetCECClockSource(uint32_t Source)
+{
+  MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_CECSEL, Source);
+}
+#endif /* CEC */
+
+/**
+  * @brief  Configure I2S clock source
+  * @rmtoll CFGR         I2SSRC        LL_RCC_SetI2SClockSource\n
+  *         DCKCFGR      I2SSRC        LL_RCC_SetI2SClockSource\n
+  *         DCKCFGR      I2S1SRC       LL_RCC_SetI2SClockSource\n
+  *         DCKCFGR      I2S2SRC       LL_RCC_SetI2SClockSource
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_I2S1_CLKSOURCE_PLLI2S (*)
+  *         @arg @ref LL_RCC_I2S1_CLKSOURCE_PIN
+  *         @arg @ref LL_RCC_I2S1_CLKSOURCE_PLL (*)
+  *         @arg @ref LL_RCC_I2S1_CLKSOURCE_PLLSRC (*)
+  *         @arg @ref LL_RCC_I2S2_CLKSOURCE_PLLI2S (*)
+  *         @arg @ref LL_RCC_I2S2_CLKSOURCE_PIN (*)
+  *         @arg @ref LL_RCC_I2S2_CLKSOURCE_PLL (*)
+  *         @arg @ref LL_RCC_I2S2_CLKSOURCE_PLLSRC (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_SetI2SClockSource(uint32_t Source)
+{
+#if defined(RCC_CFGR_I2SSRC)
+  MODIFY_REG(RCC->CFGR, RCC_CFGR_I2SSRC, Source);
+#else
+  MODIFY_REG(RCC->DCKCFGR, (Source & 0xFFFF0000U), (Source << 16U));
+#endif /* RCC_CFGR_I2SSRC */
+}
+
+#if defined(DSI)
+/**
+  * @brief  Configure DSI clock source
+  * @rmtoll DCKCFGR         DSISEL        LL_RCC_SetDSIClockSource
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_DSI_CLKSOURCE_PHY
+  *         @arg @ref LL_RCC_DSI_CLKSOURCE_PLL
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_SetDSIClockSource(uint32_t Source)
+{
+  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_DSISEL, Source);
+}
+#endif /* DSI */
+
+#if defined(DFSDM1_Channel0)
+/**
+  * @brief  Configure DFSDM Audio clock source
+  * @rmtoll DCKCFGR          CKDFSDM1ASEL        LL_RCC_SetDFSDMAudioClockSource\n
+  *         DCKCFGR          CKDFSDM2ASEL        LL_RCC_SetDFSDMAudioClockSource
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_DFSDM1_AUDIO_CLKSOURCE_I2S1
+  *         @arg @ref LL_RCC_DFSDM1_AUDIO_CLKSOURCE_I2S2
+  *         @arg @ref LL_RCC_DFSDM2_AUDIO_CLKSOURCE_I2S1 (*)
+  *         @arg @ref LL_RCC_DFSDM2_AUDIO_CLKSOURCE_I2S2 (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_SetDFSDMAudioClockSource(uint32_t Source)
+{
+  MODIFY_REG(RCC->DCKCFGR, (Source & 0x0000FFFFU), (Source >> 16U));
+}
+
+/**
+  * @brief  Configure DFSDM Kernel clock source
+  * @rmtoll DCKCFGR         CKDFSDM1SEL        LL_RCC_SetDFSDMClockSource
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_DFSDM1_CLKSOURCE_PCLK2
+  *         @arg @ref LL_RCC_DFSDM1_CLKSOURCE_SYSCLK
+  *         @arg @ref LL_RCC_DFSDM2_CLKSOURCE_PCLK2 (*)
+  *         @arg @ref LL_RCC_DFSDM2_CLKSOURCE_SYSCLK (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_SetDFSDMClockSource(uint32_t Source)
+{
+  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_CKDFSDM1SEL, Source);
+}
+#endif /* DFSDM1_Channel0 */
+
+#if defined(SPDIFRX)
+/**
+  * @brief  Configure SPDIFRX clock source
+  * @rmtoll DCKCFGR2         SPDIFRXSEL      LL_RCC_SetSPDIFRXClockSource
+  * @param  SPDIFRXxSource This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_SPDIFRX1_CLKSOURCE_PLL
+  *         @arg @ref LL_RCC_SPDIFRX1_CLKSOURCE_PLLI2S
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_SetSPDIFRXClockSource(uint32_t SPDIFRXxSource)
+{
+  MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_SPDIFRXSEL, SPDIFRXxSource);
+}
+#endif /* SPDIFRX */
+
+#if defined(FMPI2C1)
+/**
+  * @brief  Get FMPI2C clock source
+  * @rmtoll DCKCFGR2        FMPI2C1SEL       LL_RCC_GetFMPI2CClockSource
+  * @param  FMPI2Cx This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_FMPI2C1_CLKSOURCE
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_FMPI2C1_CLKSOURCE_PCLK1
+  *         @arg @ref LL_RCC_FMPI2C1_CLKSOURCE_SYSCLK
+  *         @arg @ref LL_RCC_FMPI2C1_CLKSOURCE_HSI
+ */
+__STATIC_INLINE uint32_t LL_RCC_GetFMPI2CClockSource(uint32_t FMPI2Cx)
+{
+  return (uint32_t)(READ_BIT(RCC->DCKCFGR2, FMPI2Cx));
+}
+#endif /* FMPI2C1 */
+
+#if defined(LPTIM1)
+/**
+  * @brief  Get LPTIMx clock source
+  * @rmtoll DCKCFGR2        LPTIM1SEL     LL_RCC_GetLPTIMClockSource
+  * @param  LPTIMx This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1
+  *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI
+  *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI
+  *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE
+  */
+__STATIC_INLINE uint32_t LL_RCC_GetLPTIMClockSource(uint32_t LPTIMx)
+{
+  return (uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_LPTIM1SEL));
+}
+#endif /* LPTIM1 */
+
+#if defined(SAI1)
+/**
+  * @brief  Get SAIx clock source
+  * @rmtoll DCKCFGR         SAI1SEL       LL_RCC_GetSAIClockSource\n
+  *         DCKCFGR         SAI2SEL       LL_RCC_GetSAIClockSource\n
+  *         DCKCFGR         SAI1ASRC      LL_RCC_GetSAIClockSource\n
+  *         DCKCFGR         SAI1BSRC      LL_RCC_GetSAIClockSource
+  * @param  SAIx This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_SAI1_CLKSOURCE (*)
+  *         @arg @ref LL_RCC_SAI2_CLKSOURCE (*)
+  *         @arg @ref LL_RCC_SAI1_A_CLKSOURCE (*)
+  *         @arg @ref LL_RCC_SAI1_B_CLKSOURCE (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLLSAI (*)
+  *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLLI2S (*)
+  *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PLL (*)
+  *         @arg @ref LL_RCC_SAI1_CLKSOURCE_PIN (*)
+  *         @arg @ref LL_RCC_SAI2_CLKSOURCE_PLLSAI (*)
+  *         @arg @ref LL_RCC_SAI2_CLKSOURCE_PLLI2S (*)
+  *         @arg @ref LL_RCC_SAI2_CLKSOURCE_PLL  (*)
+  *         @arg @ref LL_RCC_SAI2_CLKSOURCE_PLLSRC (*)
+  *         @arg @ref LL_RCC_SAI1_A_CLKSOURCE_PLLSAI (*)
+  *         @arg @ref LL_RCC_SAI1_A_CLKSOURCE_PLLI2S (*)
+  *         @arg @ref LL_RCC_SAI1_A_CLKSOURCE_PIN (*)
+  *         @arg @ref LL_RCC_SAI1_A_CLKSOURCE_PLL (*)
+  *         @arg @ref LL_RCC_SAI1_A_CLKSOURCE_PLLSRC (*)
+  *         @arg @ref LL_RCC_SAI1_B_CLKSOURCE_PLLSAI (*)
+  *         @arg @ref LL_RCC_SAI1_B_CLKSOURCE_PLLI2S (*)
+  *         @arg @ref LL_RCC_SAI1_B_CLKSOURCE_PIN (*)
+  *         @arg @ref LL_RCC_SAI1_B_CLKSOURCE_PLL  (*)
+  *         @arg @ref LL_RCC_SAI1_B_CLKSOURCE_PLLSRC (*)
+  *
+  *         (*) value not defined in all devices.
+  */
+__STATIC_INLINE uint32_t LL_RCC_GetSAIClockSource(uint32_t SAIx)
+{
+  return (uint32_t)(READ_BIT(RCC->DCKCFGR, SAIx) >> 16U | SAIx);
+}
+#endif /* SAI1 */
+
+#if defined(RCC_DCKCFGR_SDIOSEL) || defined(RCC_DCKCFGR2_SDIOSEL)
+/**
+  * @brief  Get SDIOx clock source
+  * @rmtoll DCKCFGR        SDIOSEL      LL_RCC_GetSDIOClockSource\n
+  *         DCKCFGR2       SDIOSEL      LL_RCC_GetSDIOClockSource
+  * @param  SDIOx This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_SDIO_CLKSOURCE
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_SDIO_CLKSOURCE_PLL48CLK
+  *         @arg @ref LL_RCC_SDIO_CLKSOURCE_SYSCLK
+  */
+__STATIC_INLINE uint32_t LL_RCC_GetSDIOClockSource(uint32_t SDIOx)
+{
+#if defined(RCC_DCKCFGR_SDIOSEL)
+  return (uint32_t)(READ_BIT(RCC->DCKCFGR, SDIOx));
+#else
+  return (uint32_t)(READ_BIT(RCC->DCKCFGR2, SDIOx));
+#endif /* RCC_DCKCFGR_SDIOSEL */
+}
+#endif /* RCC_DCKCFGR_SDIOSEL || RCC_DCKCFGR2_SDIOSEL */
+
+#if defined(RCC_DCKCFGR_CK48MSEL) || defined(RCC_DCKCFGR2_CK48MSEL)
+/**
+  * @brief  Get 48Mhz domain clock source
+  * @rmtoll DCKCFGR         CK48MSEL      LL_RCC_GetCK48MClockSource\n
+  *         DCKCFGR2        CK48MSEL      LL_RCC_GetCK48MClockSource
+  * @param  CK48Mx This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_CK48M_CLKSOURCE
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_CK48M_CLKSOURCE_PLL
+  *         @arg @ref LL_RCC_CK48M_CLKSOURCE_PLLSAI (*)
+  *         @arg @ref LL_RCC_CK48M_CLKSOURCE_PLLI2S (*)
+  *
+  *         (*) value not defined in all devices.
+  */
+__STATIC_INLINE uint32_t LL_RCC_GetCK48MClockSource(uint32_t CK48Mx)
+{
+#if defined(RCC_DCKCFGR_CK48MSEL)
+  return (uint32_t)(READ_BIT(RCC->DCKCFGR, CK48Mx));
+#else
+  return (uint32_t)(READ_BIT(RCC->DCKCFGR2, CK48Mx));
+#endif /* RCC_DCKCFGR_CK48MSEL */
+}
+
+#if defined(RNG)
+/**
+  * @brief  Get RNGx clock source
+  * @rmtoll DCKCFGR         CK48MSEL      LL_RCC_GetRNGClockSource\n
+  *         DCKCFGR2        CK48MSEL      LL_RCC_GetRNGClockSource
+  * @param  RNGx This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_RNG_CLKSOURCE
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLL
+  *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLLSAI (*)
+  *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLLI2S (*)
+  *
+  *         (*) value not defined in all devices.
+  */
+__STATIC_INLINE uint32_t LL_RCC_GetRNGClockSource(uint32_t RNGx)
+{
+#if defined(RCC_DCKCFGR_CK48MSEL)
+  return (uint32_t)(READ_BIT(RCC->DCKCFGR, RNGx));
+#else
+  return (uint32_t)(READ_BIT(RCC->DCKCFGR2, RNGx));
+#endif /* RCC_DCKCFGR_CK48MSEL */
+}
+#endif /* RNG */
+
+#if defined(USB_OTG_FS) || defined(USB_OTG_HS)
+/**
+  * @brief  Get USBx clock source
+  * @rmtoll DCKCFGR         CK48MSEL      LL_RCC_GetUSBClockSource\n
+  *         DCKCFGR2        CK48MSEL      LL_RCC_GetUSBClockSource
+  * @param  USBx This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_USB_CLKSOURCE
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_USB_CLKSOURCE_PLL
+  *         @arg @ref LL_RCC_USB_CLKSOURCE_PLLSAI (*)
+  *         @arg @ref LL_RCC_USB_CLKSOURCE_PLLI2S (*)
+  *
+  *         (*) value not defined in all devices.
+  */
+__STATIC_INLINE uint32_t LL_RCC_GetUSBClockSource(uint32_t USBx)
+{
+#if defined(RCC_DCKCFGR_CK48MSEL)
+  return (uint32_t)(READ_BIT(RCC->DCKCFGR, USBx));
+#else
+  return (uint32_t)(READ_BIT(RCC->DCKCFGR2, USBx));
+#endif /* RCC_DCKCFGR_CK48MSEL */
+}
+#endif /* USB_OTG_FS || USB_OTG_HS */
+#endif /* RCC_DCKCFGR_CK48MSEL || RCC_DCKCFGR2_CK48MSEL */
+
+#if defined(CEC)
+/**
+  * @brief  Get CEC Clock Source
+  * @rmtoll DCKCFGR2         CECSEL        LL_RCC_GetCECClockSource
+  * @param  CECx This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_CEC_CLKSOURCE
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_CEC_CLKSOURCE_HSI_DIV488
+  *         @arg @ref LL_RCC_CEC_CLKSOURCE_LSE
+  */
+__STATIC_INLINE uint32_t LL_RCC_GetCECClockSource(uint32_t CECx)
+{
+  return (uint32_t)(READ_BIT(RCC->DCKCFGR2, CECx));
+}
+#endif /* CEC */
+
+/**
+  * @brief  Get I2S Clock Source
+  * @rmtoll CFGR         I2SSRC        LL_RCC_GetI2SClockSource\n
+  *         DCKCFGR      I2SSRC        LL_RCC_GetI2SClockSource\n
+  *         DCKCFGR      I2S1SRC       LL_RCC_GetI2SClockSource\n
+  *         DCKCFGR      I2S2SRC       LL_RCC_GetI2SClockSource
+  * @param  I2Sx This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_I2S1_CLKSOURCE
+  *         @arg @ref LL_RCC_I2S2_CLKSOURCE (*)
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_I2S1_CLKSOURCE_PLLI2S (*)
+  *         @arg @ref LL_RCC_I2S1_CLKSOURCE_PIN
+  *         @arg @ref LL_RCC_I2S1_CLKSOURCE_PLL (*)
+  *         @arg @ref LL_RCC_I2S1_CLKSOURCE_PLLSRC (*)
+  *         @arg @ref LL_RCC_I2S2_CLKSOURCE_PLLI2S (*)
+  *         @arg @ref LL_RCC_I2S2_CLKSOURCE_PIN (*)
+  *         @arg @ref LL_RCC_I2S2_CLKSOURCE_PLL (*)
+  *         @arg @ref LL_RCC_I2S2_CLKSOURCE_PLLSRC (*)
+  *
+  *         (*) value not defined in all devices.
+  */
+__STATIC_INLINE uint32_t LL_RCC_GetI2SClockSource(uint32_t I2Sx)
+{
+#if defined(RCC_CFGR_I2SSRC)
+  return (uint32_t)(READ_BIT(RCC->CFGR, I2Sx));
+#else
+  return (uint32_t)(READ_BIT(RCC->DCKCFGR, I2Sx) >> 16U | I2Sx);
+#endif /* RCC_CFGR_I2SSRC */
+}
+
+#if defined(DFSDM1_Channel0)
+/**
+  * @brief  Get DFSDM Audio Clock Source
+  * @rmtoll DCKCFGR          CKDFSDM1ASEL        LL_RCC_GetDFSDMAudioClockSource\n
+  *         DCKCFGR          CKDFSDM2ASEL        LL_RCC_GetDFSDMAudioClockSource
+  * @param  DFSDMx This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_DFSDM1_AUDIO_CLKSOURCE
+  *         @arg @ref LL_RCC_DFSDM2_AUDIO_CLKSOURCE (*)
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_DFSDM1_AUDIO_CLKSOURCE_I2S1
+  *         @arg @ref LL_RCC_DFSDM1_AUDIO_CLKSOURCE_I2S2
+  *         @arg @ref LL_RCC_DFSDM2_AUDIO_CLKSOURCE_I2S1 (*)
+  *         @arg @ref LL_RCC_DFSDM2_AUDIO_CLKSOURCE_I2S2 (*)
+  *
+  *         (*) value not defined in all devices.
+  */
+__STATIC_INLINE uint32_t LL_RCC_GetDFSDMAudioClockSource(uint32_t DFSDMx)
+{
+  return (uint32_t)(READ_BIT(RCC->DCKCFGR, DFSDMx) << 16U | DFSDMx);
+}
+
+/**
+  * @brief  Get DFSDM Audio Clock Source
+  * @rmtoll DCKCFGR         CKDFSDM1SEL        LL_RCC_GetDFSDMClockSource
+  * @param  DFSDMx This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_DFSDM1_CLKSOURCE
+  *         @arg @ref LL_RCC_DFSDM2_CLKSOURCE (*)
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_DFSDM1_CLKSOURCE_PCLK2
+  *         @arg @ref LL_RCC_DFSDM1_CLKSOURCE_SYSCLK
+  *         @arg @ref LL_RCC_DFSDM2_CLKSOURCE_PCLK2 (*)
+  *         @arg @ref LL_RCC_DFSDM2_CLKSOURCE_SYSCLK (*)
+  *
+  *         (*) value not defined in all devices.
+  */
+__STATIC_INLINE uint32_t LL_RCC_GetDFSDMClockSource(uint32_t DFSDMx)
+{
+  return (uint32_t)(READ_BIT(RCC->DCKCFGR, DFSDMx));
+}
+#endif /* DFSDM1_Channel0 */
+
+#if defined(SPDIFRX)
+/**
+  * @brief  Get SPDIFRX clock source
+  * @rmtoll DCKCFGR2         SPDIFRXSEL      LL_RCC_GetSPDIFRXClockSource
+  * @param  SPDIFRXx This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_SPDIFRX1_CLKSOURCE
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_SPDIFRX1_CLKSOURCE_PLL
+  *         @arg @ref LL_RCC_SPDIFRX1_CLKSOURCE_PLLI2S
+  *
+  *         (*) value not defined in all devices.
+  */
+__STATIC_INLINE uint32_t LL_RCC_GetSPDIFRXClockSource(uint32_t SPDIFRXx)
+{
+  return (uint32_t)(READ_BIT(RCC->DCKCFGR2, SPDIFRXx));
+}
+#endif /* SPDIFRX */
+
+#if defined(DSI)
+/**
+  * @brief  Get DSI Clock Source
+  * @rmtoll DCKCFGR         DSISEL        LL_RCC_GetDSIClockSource
+  * @param  DSIx This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_DSI_CLKSOURCE
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_DSI_CLKSOURCE_PHY
+  *         @arg @ref LL_RCC_DSI_CLKSOURCE_PLL
+  */
+__STATIC_INLINE uint32_t LL_RCC_GetDSIClockSource(uint32_t DSIx)
+{
+  return (uint32_t)(READ_BIT(RCC->DCKCFGR, DSIx));
+}
+#endif /* DSI */
+
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EF_RTC RTC
+  * @{
+  */
+
+/**
+  * @brief  Set RTC Clock Source
+  * @note Once the RTC clock source has been selected, it cannot be changed anymore unless
+  *       the Backup domain is reset, or unless a failure is detected on LSE (LSECSSD is
+  *       set). The BDRST bit can be used to reset them.
+  * @rmtoll BDCR         RTCSEL        LL_RCC_SetRTCClockSource
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
+  *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
+  *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
+  *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
+{
+  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
+}
+
+/**
+  * @brief  Get RTC Clock Source
+  * @rmtoll BDCR         RTCSEL        LL_RCC_GetRTCClockSource
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
+  *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
+  *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
+  *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE
+  */
+__STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void)
+{
+  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
+}
+
+/**
+  * @brief  Enable RTC
+  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_EnableRTC(void)
+{
+  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
+}
+
+/**
+  * @brief  Disable RTC
+  * @rmtoll BDCR         RTCEN         LL_RCC_DisableRTC
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_DisableRTC(void)
+{
+  CLEAR_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
+}
+
+/**
+  * @brief  Check if RTC has been enabled or not
+  * @rmtoll BDCR         RTCEN         LL_RCC_IsEnabledRTC
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsEnabledRTC(void)
+{
+  return (READ_BIT(RCC->BDCR, RCC_BDCR_RTCEN) == (RCC_BDCR_RTCEN));
+}
+
+/**
+  * @brief  Force the Backup domain reset
+  * @rmtoll BDCR         BDRST         LL_RCC_ForceBackupDomainReset
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_ForceBackupDomainReset(void)
+{
+  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
+}
+
+/**
+  * @brief  Release the Backup domain reset
+  * @rmtoll BDCR         BDRST         LL_RCC_ReleaseBackupDomainReset
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_ReleaseBackupDomainReset(void)
+{
+  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
+}
+
+/**
+  * @brief  Set HSE Prescalers for RTC Clock
+  * @rmtoll CFGR         RTCPRE        LL_RCC_SetRTC_HSEPrescaler
+  * @param  Prescaler This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_RTC_NOCLOCK
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_2
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_3
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_4
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_5
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_6
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_7
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_8
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_9
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_10
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_11
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_12
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_13
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_14
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_15
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_16
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_17
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_18
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_19
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_20
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_21
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_22
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_23
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_24
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_25
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_26
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_27
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_28
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_29
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_30
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_31
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_SetRTC_HSEPrescaler(uint32_t Prescaler)
+{
+  MODIFY_REG(RCC->CFGR, RCC_CFGR_RTCPRE, Prescaler);
+}
+
+/**
+  * @brief  Get HSE Prescalers for RTC Clock
+  * @rmtoll CFGR         RTCPRE        LL_RCC_GetRTC_HSEPrescaler
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_RTC_NOCLOCK
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_2
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_3
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_4
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_5
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_6
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_7
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_8
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_9
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_10
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_11
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_12
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_13
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_14
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_15
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_16
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_17
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_18
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_19
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_20
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_21
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_22
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_23
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_24
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_25
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_26
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_27
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_28
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_29
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_30
+  *         @arg @ref LL_RCC_RTC_HSE_DIV_31
+  */
+__STATIC_INLINE uint32_t LL_RCC_GetRTC_HSEPrescaler(void)
+{
+  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_RTCPRE));
+}
+
+/**
+  * @}
+  */
+
+#if defined(RCC_DCKCFGR_TIMPRE)
+/** @defgroup RCC_LL_EF_TIM_CLOCK_PRESCALER TIM
+  * @{
+  */
+
+/**
+  * @brief  Set Timers Clock Prescalers
+  * @rmtoll DCKCFGR         TIMPRE        LL_RCC_SetTIMPrescaler
+  * @param  Prescaler This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_TIM_PRESCALER_TWICE
+  *         @arg @ref LL_RCC_TIM_PRESCALER_FOUR_TIMES
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_SetTIMPrescaler(uint32_t Prescaler)
+{
+  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_TIMPRE, Prescaler);
+}
+
+/**
+  * @brief  Get Timers Clock Prescalers
+  * @rmtoll DCKCFGR         TIMPRE        LL_RCC_GetTIMPrescaler
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_TIM_PRESCALER_TWICE
+  *         @arg @ref LL_RCC_TIM_PRESCALER_FOUR_TIMES
+  */
+__STATIC_INLINE uint32_t LL_RCC_GetTIMPrescaler(void)
+{
+  return (uint32_t)(READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_TIMPRE));
+}
+
+/**
+  * @}
+  */
+#endif /* RCC_DCKCFGR_TIMPRE */
+
+/** @defgroup RCC_LL_EF_PLL PLL
+  * @{
+  */
+
+/**
+  * @brief  Enable PLL
+  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLL_Enable(void)
+{
+  SET_BIT(RCC->CR, RCC_CR_PLLON);
+}
+
+/**
+  * @brief  Disable PLL
+  * @note Cannot be disabled if the PLL clock is used as the system clock
+  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLL_Disable(void)
+{
+  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
+}
+
+/**
+  * @brief  Check if PLL Ready
+  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
+{
+  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
+}
+
+/**
+  * @brief  Configure PLL used for SYSCLK Domain
+  * @note PLL Source and PLLM Divider can be written only when PLL,
+  *       PLLI2S and PLLSAI(*) are disabled
+  * @note PLLN/PLLP can be written only when PLL is disabled
+  * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_SYS\n
+  *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_SYS\n
+  *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_SYS\n
+  *         PLLCFGR      PLLR          LL_RCC_PLL_ConfigDomain_SYS\n
+  *         PLLCFGR      PLLP          LL_RCC_PLL_ConfigDomain_SYS
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSOURCE_HSI
+  *         @arg @ref LL_RCC_PLLSOURCE_HSE
+  * @param  PLLM This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLM_DIV_2
+  *         @arg @ref LL_RCC_PLLM_DIV_3
+  *         @arg @ref LL_RCC_PLLM_DIV_4
+  *         @arg @ref LL_RCC_PLLM_DIV_5
+  *         @arg @ref LL_RCC_PLLM_DIV_6
+  *         @arg @ref LL_RCC_PLLM_DIV_7
+  *         @arg @ref LL_RCC_PLLM_DIV_8
+  *         @arg @ref LL_RCC_PLLM_DIV_9
+  *         @arg @ref LL_RCC_PLLM_DIV_10
+  *         @arg @ref LL_RCC_PLLM_DIV_11
+  *         @arg @ref LL_RCC_PLLM_DIV_12
+  *         @arg @ref LL_RCC_PLLM_DIV_13
+  *         @arg @ref LL_RCC_PLLM_DIV_14
+  *         @arg @ref LL_RCC_PLLM_DIV_15
+  *         @arg @ref LL_RCC_PLLM_DIV_16
+  *         @arg @ref LL_RCC_PLLM_DIV_17
+  *         @arg @ref LL_RCC_PLLM_DIV_18
+  *         @arg @ref LL_RCC_PLLM_DIV_19
+  *         @arg @ref LL_RCC_PLLM_DIV_20
+  *         @arg @ref LL_RCC_PLLM_DIV_21
+  *         @arg @ref LL_RCC_PLLM_DIV_22
+  *         @arg @ref LL_RCC_PLLM_DIV_23
+  *         @arg @ref LL_RCC_PLLM_DIV_24
+  *         @arg @ref LL_RCC_PLLM_DIV_25
+  *         @arg @ref LL_RCC_PLLM_DIV_26
+  *         @arg @ref LL_RCC_PLLM_DIV_27
+  *         @arg @ref LL_RCC_PLLM_DIV_28
+  *         @arg @ref LL_RCC_PLLM_DIV_29
+  *         @arg @ref LL_RCC_PLLM_DIV_30
+  *         @arg @ref LL_RCC_PLLM_DIV_31
+  *         @arg @ref LL_RCC_PLLM_DIV_32
+  *         @arg @ref LL_RCC_PLLM_DIV_33
+  *         @arg @ref LL_RCC_PLLM_DIV_34
+  *         @arg @ref LL_RCC_PLLM_DIV_35
+  *         @arg @ref LL_RCC_PLLM_DIV_36
+  *         @arg @ref LL_RCC_PLLM_DIV_37
+  *         @arg @ref LL_RCC_PLLM_DIV_38
+  *         @arg @ref LL_RCC_PLLM_DIV_39
+  *         @arg @ref LL_RCC_PLLM_DIV_40
+  *         @arg @ref LL_RCC_PLLM_DIV_41
+  *         @arg @ref LL_RCC_PLLM_DIV_42
+  *         @arg @ref LL_RCC_PLLM_DIV_43
+  *         @arg @ref LL_RCC_PLLM_DIV_44
+  *         @arg @ref LL_RCC_PLLM_DIV_45
+  *         @arg @ref LL_RCC_PLLM_DIV_46
+  *         @arg @ref LL_RCC_PLLM_DIV_47
+  *         @arg @ref LL_RCC_PLLM_DIV_48
+  *         @arg @ref LL_RCC_PLLM_DIV_49
+  *         @arg @ref LL_RCC_PLLM_DIV_50
+  *         @arg @ref LL_RCC_PLLM_DIV_51
+  *         @arg @ref LL_RCC_PLLM_DIV_52
+  *         @arg @ref LL_RCC_PLLM_DIV_53
+  *         @arg @ref LL_RCC_PLLM_DIV_54
+  *         @arg @ref LL_RCC_PLLM_DIV_55
+  *         @arg @ref LL_RCC_PLLM_DIV_56
+  *         @arg @ref LL_RCC_PLLM_DIV_57
+  *         @arg @ref LL_RCC_PLLM_DIV_58
+  *         @arg @ref LL_RCC_PLLM_DIV_59
+  *         @arg @ref LL_RCC_PLLM_DIV_60
+  *         @arg @ref LL_RCC_PLLM_DIV_61
+  *         @arg @ref LL_RCC_PLLM_DIV_62
+  *         @arg @ref LL_RCC_PLLM_DIV_63
+  * @param  PLLN Between 50/192(*) and 432
+  *
+  *         (*) value not defined in all devices.
+  * @param  PLLP_R This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLP_DIV_2
+  *         @arg @ref LL_RCC_PLLP_DIV_4
+  *         @arg @ref LL_RCC_PLLP_DIV_6
+  *         @arg @ref LL_RCC_PLLP_DIV_8
+  *         @arg @ref LL_RCC_PLLR_DIV_2 (*)
+  *         @arg @ref LL_RCC_PLLR_DIV_3 (*)
+  *         @arg @ref LL_RCC_PLLR_DIV_4 (*)
+  *         @arg @ref LL_RCC_PLLR_DIV_5 (*)
+  *         @arg @ref LL_RCC_PLLR_DIV_6 (*)
+  *         @arg @ref LL_RCC_PLLR_DIV_7 (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
+{
+  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
+             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
+  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
+#if defined(RCC_PLLR_SYSCLK_SUPPORT)
+  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
+#endif /* RCC_PLLR_SYSCLK_SUPPORT */
+}
+
+/**
+  * @brief  Configure PLL used for 48Mhz domain clock
+  * @note PLL Source and PLLM Divider can be written only when PLL,
+  *       PLLI2S and PLLSAI(*) are disabled
+  * @note PLLN/PLLQ can be written only when PLL is disabled
+  * @note This  can be selected for USB, RNG, SDIO
+  * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_48M\n
+  *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_48M\n
+  *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_48M\n
+  *         PLLCFGR      PLLQ          LL_RCC_PLL_ConfigDomain_48M
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSOURCE_HSI
+  *         @arg @ref LL_RCC_PLLSOURCE_HSE
+  * @param  PLLM This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLM_DIV_2
+  *         @arg @ref LL_RCC_PLLM_DIV_3
+  *         @arg @ref LL_RCC_PLLM_DIV_4
+  *         @arg @ref LL_RCC_PLLM_DIV_5
+  *         @arg @ref LL_RCC_PLLM_DIV_6
+  *         @arg @ref LL_RCC_PLLM_DIV_7
+  *         @arg @ref LL_RCC_PLLM_DIV_8
+  *         @arg @ref LL_RCC_PLLM_DIV_9
+  *         @arg @ref LL_RCC_PLLM_DIV_10
+  *         @arg @ref LL_RCC_PLLM_DIV_11
+  *         @arg @ref LL_RCC_PLLM_DIV_12
+  *         @arg @ref LL_RCC_PLLM_DIV_13
+  *         @arg @ref LL_RCC_PLLM_DIV_14
+  *         @arg @ref LL_RCC_PLLM_DIV_15
+  *         @arg @ref LL_RCC_PLLM_DIV_16
+  *         @arg @ref LL_RCC_PLLM_DIV_17
+  *         @arg @ref LL_RCC_PLLM_DIV_18
+  *         @arg @ref LL_RCC_PLLM_DIV_19
+  *         @arg @ref LL_RCC_PLLM_DIV_20
+  *         @arg @ref LL_RCC_PLLM_DIV_21
+  *         @arg @ref LL_RCC_PLLM_DIV_22
+  *         @arg @ref LL_RCC_PLLM_DIV_23
+  *         @arg @ref LL_RCC_PLLM_DIV_24
+  *         @arg @ref LL_RCC_PLLM_DIV_25
+  *         @arg @ref LL_RCC_PLLM_DIV_26
+  *         @arg @ref LL_RCC_PLLM_DIV_27
+  *         @arg @ref LL_RCC_PLLM_DIV_28
+  *         @arg @ref LL_RCC_PLLM_DIV_29
+  *         @arg @ref LL_RCC_PLLM_DIV_30
+  *         @arg @ref LL_RCC_PLLM_DIV_31
+  *         @arg @ref LL_RCC_PLLM_DIV_32
+  *         @arg @ref LL_RCC_PLLM_DIV_33
+  *         @arg @ref LL_RCC_PLLM_DIV_34
+  *         @arg @ref LL_RCC_PLLM_DIV_35
+  *         @arg @ref LL_RCC_PLLM_DIV_36
+  *         @arg @ref LL_RCC_PLLM_DIV_37
+  *         @arg @ref LL_RCC_PLLM_DIV_38
+  *         @arg @ref LL_RCC_PLLM_DIV_39
+  *         @arg @ref LL_RCC_PLLM_DIV_40
+  *         @arg @ref LL_RCC_PLLM_DIV_41
+  *         @arg @ref LL_RCC_PLLM_DIV_42
+  *         @arg @ref LL_RCC_PLLM_DIV_43
+  *         @arg @ref LL_RCC_PLLM_DIV_44
+  *         @arg @ref LL_RCC_PLLM_DIV_45
+  *         @arg @ref LL_RCC_PLLM_DIV_46
+  *         @arg @ref LL_RCC_PLLM_DIV_47
+  *         @arg @ref LL_RCC_PLLM_DIV_48
+  *         @arg @ref LL_RCC_PLLM_DIV_49
+  *         @arg @ref LL_RCC_PLLM_DIV_50
+  *         @arg @ref LL_RCC_PLLM_DIV_51
+  *         @arg @ref LL_RCC_PLLM_DIV_52
+  *         @arg @ref LL_RCC_PLLM_DIV_53
+  *         @arg @ref LL_RCC_PLLM_DIV_54
+  *         @arg @ref LL_RCC_PLLM_DIV_55
+  *         @arg @ref LL_RCC_PLLM_DIV_56
+  *         @arg @ref LL_RCC_PLLM_DIV_57
+  *         @arg @ref LL_RCC_PLLM_DIV_58
+  *         @arg @ref LL_RCC_PLLM_DIV_59
+  *         @arg @ref LL_RCC_PLLM_DIV_60
+  *         @arg @ref LL_RCC_PLLM_DIV_61
+  *         @arg @ref LL_RCC_PLLM_DIV_62
+  *         @arg @ref LL_RCC_PLLM_DIV_63
+  * @param  PLLN Between 50/192(*) and 432
+  *
+  *         (*) value not defined in all devices.
+  * @param  PLLQ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLQ_DIV_2
+  *         @arg @ref LL_RCC_PLLQ_DIV_3
+  *         @arg @ref LL_RCC_PLLQ_DIV_4
+  *         @arg @ref LL_RCC_PLLQ_DIV_5
+  *         @arg @ref LL_RCC_PLLQ_DIV_6
+  *         @arg @ref LL_RCC_PLLQ_DIV_7
+  *         @arg @ref LL_RCC_PLLQ_DIV_8
+  *         @arg @ref LL_RCC_PLLQ_DIV_9
+  *         @arg @ref LL_RCC_PLLQ_DIV_10
+  *         @arg @ref LL_RCC_PLLQ_DIV_11
+  *         @arg @ref LL_RCC_PLLQ_DIV_12
+  *         @arg @ref LL_RCC_PLLQ_DIV_13
+  *         @arg @ref LL_RCC_PLLQ_DIV_14
+  *         @arg @ref LL_RCC_PLLQ_DIV_15
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_48M(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)
+{
+  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLQ,
+             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos | PLLQ);
+}
+
+#if defined(DSI)
+/**
+  * @brief  Configure PLL used for DSI clock
+  * @note PLL Source and PLLM Divider can be written only when PLL,
+  *       PLLI2S and PLLSAI are disabled
+  * @note PLLN/PLLR can be written only when PLL is disabled
+  * @note This  can be selected for DSI
+  * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_DSI\n
+  *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_DSI\n
+  *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_DSI\n
+  *         PLLCFGR      PLLR          LL_RCC_PLL_ConfigDomain_DSI
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSOURCE_HSI
+  *         @arg @ref LL_RCC_PLLSOURCE_HSE
+  * @param  PLLM This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLM_DIV_2
+  *         @arg @ref LL_RCC_PLLM_DIV_3
+  *         @arg @ref LL_RCC_PLLM_DIV_4
+  *         @arg @ref LL_RCC_PLLM_DIV_5
+  *         @arg @ref LL_RCC_PLLM_DIV_6
+  *         @arg @ref LL_RCC_PLLM_DIV_7
+  *         @arg @ref LL_RCC_PLLM_DIV_8
+  *         @arg @ref LL_RCC_PLLM_DIV_9
+  *         @arg @ref LL_RCC_PLLM_DIV_10
+  *         @arg @ref LL_RCC_PLLM_DIV_11
+  *         @arg @ref LL_RCC_PLLM_DIV_12
+  *         @arg @ref LL_RCC_PLLM_DIV_13
+  *         @arg @ref LL_RCC_PLLM_DIV_14
+  *         @arg @ref LL_RCC_PLLM_DIV_15
+  *         @arg @ref LL_RCC_PLLM_DIV_16
+  *         @arg @ref LL_RCC_PLLM_DIV_17
+  *         @arg @ref LL_RCC_PLLM_DIV_18
+  *         @arg @ref LL_RCC_PLLM_DIV_19
+  *         @arg @ref LL_RCC_PLLM_DIV_20
+  *         @arg @ref LL_RCC_PLLM_DIV_21
+  *         @arg @ref LL_RCC_PLLM_DIV_22
+  *         @arg @ref LL_RCC_PLLM_DIV_23
+  *         @arg @ref LL_RCC_PLLM_DIV_24
+  *         @arg @ref LL_RCC_PLLM_DIV_25
+  *         @arg @ref LL_RCC_PLLM_DIV_26
+  *         @arg @ref LL_RCC_PLLM_DIV_27
+  *         @arg @ref LL_RCC_PLLM_DIV_28
+  *         @arg @ref LL_RCC_PLLM_DIV_29
+  *         @arg @ref LL_RCC_PLLM_DIV_30
+  *         @arg @ref LL_RCC_PLLM_DIV_31
+  *         @arg @ref LL_RCC_PLLM_DIV_32
+  *         @arg @ref LL_RCC_PLLM_DIV_33
+  *         @arg @ref LL_RCC_PLLM_DIV_34
+  *         @arg @ref LL_RCC_PLLM_DIV_35
+  *         @arg @ref LL_RCC_PLLM_DIV_36
+  *         @arg @ref LL_RCC_PLLM_DIV_37
+  *         @arg @ref LL_RCC_PLLM_DIV_38
+  *         @arg @ref LL_RCC_PLLM_DIV_39
+  *         @arg @ref LL_RCC_PLLM_DIV_40
+  *         @arg @ref LL_RCC_PLLM_DIV_41
+  *         @arg @ref LL_RCC_PLLM_DIV_42
+  *         @arg @ref LL_RCC_PLLM_DIV_43
+  *         @arg @ref LL_RCC_PLLM_DIV_44
+  *         @arg @ref LL_RCC_PLLM_DIV_45
+  *         @arg @ref LL_RCC_PLLM_DIV_46
+  *         @arg @ref LL_RCC_PLLM_DIV_47
+  *         @arg @ref LL_RCC_PLLM_DIV_48
+  *         @arg @ref LL_RCC_PLLM_DIV_49
+  *         @arg @ref LL_RCC_PLLM_DIV_50
+  *         @arg @ref LL_RCC_PLLM_DIV_51
+  *         @arg @ref LL_RCC_PLLM_DIV_52
+  *         @arg @ref LL_RCC_PLLM_DIV_53
+  *         @arg @ref LL_RCC_PLLM_DIV_54
+  *         @arg @ref LL_RCC_PLLM_DIV_55
+  *         @arg @ref LL_RCC_PLLM_DIV_56
+  *         @arg @ref LL_RCC_PLLM_DIV_57
+  *         @arg @ref LL_RCC_PLLM_DIV_58
+  *         @arg @ref LL_RCC_PLLM_DIV_59
+  *         @arg @ref LL_RCC_PLLM_DIV_60
+  *         @arg @ref LL_RCC_PLLM_DIV_61
+  *         @arg @ref LL_RCC_PLLM_DIV_62
+  *         @arg @ref LL_RCC_PLLM_DIV_63
+  * @param  PLLN Between 50 and 432
+  * @param  PLLR This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLR_DIV_2
+  *         @arg @ref LL_RCC_PLLR_DIV_3
+  *         @arg @ref LL_RCC_PLLR_DIV_4
+  *         @arg @ref LL_RCC_PLLR_DIV_5
+  *         @arg @ref LL_RCC_PLLR_DIV_6
+  *         @arg @ref LL_RCC_PLLR_DIV_7
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_DSI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
+{
+  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
+             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos | PLLR);
+}
+#endif /* DSI */
+
+#if defined(RCC_PLLR_I2S_CLKSOURCE_SUPPORT)
+/**
+  * @brief  Configure PLL used for I2S clock
+  * @note PLL Source and PLLM Divider can be written only when PLL,
+  *       PLLI2S and PLLSAI are disabled
+  * @note PLLN/PLLR can be written only when PLL is disabled
+  * @note This  can be selected for I2S
+  * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_I2S\n
+  *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_I2S\n
+  *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_I2S\n
+  *         PLLCFGR      PLLR          LL_RCC_PLL_ConfigDomain_I2S
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSOURCE_HSI
+  *         @arg @ref LL_RCC_PLLSOURCE_HSE
+  * @param  PLLM This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLM_DIV_2
+  *         @arg @ref LL_RCC_PLLM_DIV_3
+  *         @arg @ref LL_RCC_PLLM_DIV_4
+  *         @arg @ref LL_RCC_PLLM_DIV_5
+  *         @arg @ref LL_RCC_PLLM_DIV_6
+  *         @arg @ref LL_RCC_PLLM_DIV_7
+  *         @arg @ref LL_RCC_PLLM_DIV_8
+  *         @arg @ref LL_RCC_PLLM_DIV_9
+  *         @arg @ref LL_RCC_PLLM_DIV_10
+  *         @arg @ref LL_RCC_PLLM_DIV_11
+  *         @arg @ref LL_RCC_PLLM_DIV_12
+  *         @arg @ref LL_RCC_PLLM_DIV_13
+  *         @arg @ref LL_RCC_PLLM_DIV_14
+  *         @arg @ref LL_RCC_PLLM_DIV_15
+  *         @arg @ref LL_RCC_PLLM_DIV_16
+  *         @arg @ref LL_RCC_PLLM_DIV_17
+  *         @arg @ref LL_RCC_PLLM_DIV_18
+  *         @arg @ref LL_RCC_PLLM_DIV_19
+  *         @arg @ref LL_RCC_PLLM_DIV_20
+  *         @arg @ref LL_RCC_PLLM_DIV_21
+  *         @arg @ref LL_RCC_PLLM_DIV_22
+  *         @arg @ref LL_RCC_PLLM_DIV_23
+  *         @arg @ref LL_RCC_PLLM_DIV_24
+  *         @arg @ref LL_RCC_PLLM_DIV_25
+  *         @arg @ref LL_RCC_PLLM_DIV_26
+  *         @arg @ref LL_RCC_PLLM_DIV_27
+  *         @arg @ref LL_RCC_PLLM_DIV_28
+  *         @arg @ref LL_RCC_PLLM_DIV_29
+  *         @arg @ref LL_RCC_PLLM_DIV_30
+  *         @arg @ref LL_RCC_PLLM_DIV_31
+  *         @arg @ref LL_RCC_PLLM_DIV_32
+  *         @arg @ref LL_RCC_PLLM_DIV_33
+  *         @arg @ref LL_RCC_PLLM_DIV_34
+  *         @arg @ref LL_RCC_PLLM_DIV_35
+  *         @arg @ref LL_RCC_PLLM_DIV_36
+  *         @arg @ref LL_RCC_PLLM_DIV_37
+  *         @arg @ref LL_RCC_PLLM_DIV_38
+  *         @arg @ref LL_RCC_PLLM_DIV_39
+  *         @arg @ref LL_RCC_PLLM_DIV_40
+  *         @arg @ref LL_RCC_PLLM_DIV_41
+  *         @arg @ref LL_RCC_PLLM_DIV_42
+  *         @arg @ref LL_RCC_PLLM_DIV_43
+  *         @arg @ref LL_RCC_PLLM_DIV_44
+  *         @arg @ref LL_RCC_PLLM_DIV_45
+  *         @arg @ref LL_RCC_PLLM_DIV_46
+  *         @arg @ref LL_RCC_PLLM_DIV_47
+  *         @arg @ref LL_RCC_PLLM_DIV_48
+  *         @arg @ref LL_RCC_PLLM_DIV_49
+  *         @arg @ref LL_RCC_PLLM_DIV_50
+  *         @arg @ref LL_RCC_PLLM_DIV_51
+  *         @arg @ref LL_RCC_PLLM_DIV_52
+  *         @arg @ref LL_RCC_PLLM_DIV_53
+  *         @arg @ref LL_RCC_PLLM_DIV_54
+  *         @arg @ref LL_RCC_PLLM_DIV_55
+  *         @arg @ref LL_RCC_PLLM_DIV_56
+  *         @arg @ref LL_RCC_PLLM_DIV_57
+  *         @arg @ref LL_RCC_PLLM_DIV_58
+  *         @arg @ref LL_RCC_PLLM_DIV_59
+  *         @arg @ref LL_RCC_PLLM_DIV_60
+  *         @arg @ref LL_RCC_PLLM_DIV_61
+  *         @arg @ref LL_RCC_PLLM_DIV_62
+  *         @arg @ref LL_RCC_PLLM_DIV_63
+  * @param  PLLN Between 50 and 432
+  * @param  PLLR This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLR_DIV_2
+  *         @arg @ref LL_RCC_PLLR_DIV_3
+  *         @arg @ref LL_RCC_PLLR_DIV_4
+  *         @arg @ref LL_RCC_PLLR_DIV_5
+  *         @arg @ref LL_RCC_PLLR_DIV_6
+  *         @arg @ref LL_RCC_PLLR_DIV_7
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_I2S(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
+{
+  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
+             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos | PLLR);
+}
+#endif /* RCC_PLLR_I2S_CLKSOURCE_SUPPORT */
+
+#if defined(SPDIFRX)
+/**
+  * @brief  Configure PLL used for SPDIFRX clock
+  * @note PLL Source and PLLM Divider can be written only when PLL,
+  *       PLLI2S and PLLSAI are disabled
+  * @note PLLN/PLLR can be written only when PLL is disabled
+  * @note This  can be selected for SPDIFRX
+  * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_SPDIFRX\n
+  *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_SPDIFRX\n
+  *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_SPDIFRX\n
+  *         PLLCFGR      PLLR          LL_RCC_PLL_ConfigDomain_SPDIFRX
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSOURCE_HSI
+  *         @arg @ref LL_RCC_PLLSOURCE_HSE
+  * @param  PLLM This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLM_DIV_2
+  *         @arg @ref LL_RCC_PLLM_DIV_3
+  *         @arg @ref LL_RCC_PLLM_DIV_4
+  *         @arg @ref LL_RCC_PLLM_DIV_5
+  *         @arg @ref LL_RCC_PLLM_DIV_6
+  *         @arg @ref LL_RCC_PLLM_DIV_7
+  *         @arg @ref LL_RCC_PLLM_DIV_8
+  *         @arg @ref LL_RCC_PLLM_DIV_9
+  *         @arg @ref LL_RCC_PLLM_DIV_10
+  *         @arg @ref LL_RCC_PLLM_DIV_11
+  *         @arg @ref LL_RCC_PLLM_DIV_12
+  *         @arg @ref LL_RCC_PLLM_DIV_13
+  *         @arg @ref LL_RCC_PLLM_DIV_14
+  *         @arg @ref LL_RCC_PLLM_DIV_15
+  *         @arg @ref LL_RCC_PLLM_DIV_16
+  *         @arg @ref LL_RCC_PLLM_DIV_17
+  *         @arg @ref LL_RCC_PLLM_DIV_18
+  *         @arg @ref LL_RCC_PLLM_DIV_19
+  *         @arg @ref LL_RCC_PLLM_DIV_20
+  *         @arg @ref LL_RCC_PLLM_DIV_21
+  *         @arg @ref LL_RCC_PLLM_DIV_22
+  *         @arg @ref LL_RCC_PLLM_DIV_23
+  *         @arg @ref LL_RCC_PLLM_DIV_24
+  *         @arg @ref LL_RCC_PLLM_DIV_25
+  *         @arg @ref LL_RCC_PLLM_DIV_26
+  *         @arg @ref LL_RCC_PLLM_DIV_27
+  *         @arg @ref LL_RCC_PLLM_DIV_28
+  *         @arg @ref LL_RCC_PLLM_DIV_29
+  *         @arg @ref LL_RCC_PLLM_DIV_30
+  *         @arg @ref LL_RCC_PLLM_DIV_31
+  *         @arg @ref LL_RCC_PLLM_DIV_32
+  *         @arg @ref LL_RCC_PLLM_DIV_33
+  *         @arg @ref LL_RCC_PLLM_DIV_34
+  *         @arg @ref LL_RCC_PLLM_DIV_35
+  *         @arg @ref LL_RCC_PLLM_DIV_36
+  *         @arg @ref LL_RCC_PLLM_DIV_37
+  *         @arg @ref LL_RCC_PLLM_DIV_38
+  *         @arg @ref LL_RCC_PLLM_DIV_39
+  *         @arg @ref LL_RCC_PLLM_DIV_40
+  *         @arg @ref LL_RCC_PLLM_DIV_41
+  *         @arg @ref LL_RCC_PLLM_DIV_42
+  *         @arg @ref LL_RCC_PLLM_DIV_43
+  *         @arg @ref LL_RCC_PLLM_DIV_44
+  *         @arg @ref LL_RCC_PLLM_DIV_45
+  *         @arg @ref LL_RCC_PLLM_DIV_46
+  *         @arg @ref LL_RCC_PLLM_DIV_47
+  *         @arg @ref LL_RCC_PLLM_DIV_48
+  *         @arg @ref LL_RCC_PLLM_DIV_49
+  *         @arg @ref LL_RCC_PLLM_DIV_50
+  *         @arg @ref LL_RCC_PLLM_DIV_51
+  *         @arg @ref LL_RCC_PLLM_DIV_52
+  *         @arg @ref LL_RCC_PLLM_DIV_53
+  *         @arg @ref LL_RCC_PLLM_DIV_54
+  *         @arg @ref LL_RCC_PLLM_DIV_55
+  *         @arg @ref LL_RCC_PLLM_DIV_56
+  *         @arg @ref LL_RCC_PLLM_DIV_57
+  *         @arg @ref LL_RCC_PLLM_DIV_58
+  *         @arg @ref LL_RCC_PLLM_DIV_59
+  *         @arg @ref LL_RCC_PLLM_DIV_60
+  *         @arg @ref LL_RCC_PLLM_DIV_61
+  *         @arg @ref LL_RCC_PLLM_DIV_62
+  *         @arg @ref LL_RCC_PLLM_DIV_63
+  * @param  PLLN Between 50 and 432
+  * @param  PLLR This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLR_DIV_2
+  *         @arg @ref LL_RCC_PLLR_DIV_3
+  *         @arg @ref LL_RCC_PLLR_DIV_4
+  *         @arg @ref LL_RCC_PLLR_DIV_5
+  *         @arg @ref LL_RCC_PLLR_DIV_6
+  *         @arg @ref LL_RCC_PLLR_DIV_7
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SPDIFRX(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
+{
+  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
+             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos | PLLR);
+}
+#endif /* SPDIFRX */
+
+#if defined(RCC_PLLCFGR_PLLR)
+#if defined(SAI1)
+/**
+  * @brief  Configure PLL used for SAI clock
+  * @note PLL Source and PLLM Divider can be written only when PLL,
+  *       PLLI2S and PLLSAI are disabled
+  * @note PLLN/PLLR can be written only when PLL is disabled
+  * @note This  can be selected for SAI
+  * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_ConfigDomain_SAI\n
+  *         PLLCFGR      PLLM          LL_RCC_PLL_ConfigDomain_SAI\n
+  *         PLLCFGR      PLLN          LL_RCC_PLL_ConfigDomain_SAI\n
+  *         PLLCFGR      PLLR          LL_RCC_PLL_ConfigDomain_SAI\n
+  *         DCKCFGR      PLLDIVR       LL_RCC_PLL_ConfigDomain_SAI
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSOURCE_HSI
+  *         @arg @ref LL_RCC_PLLSOURCE_HSE
+  * @param  PLLM This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLM_DIV_2
+  *         @arg @ref LL_RCC_PLLM_DIV_3
+  *         @arg @ref LL_RCC_PLLM_DIV_4
+  *         @arg @ref LL_RCC_PLLM_DIV_5
+  *         @arg @ref LL_RCC_PLLM_DIV_6
+  *         @arg @ref LL_RCC_PLLM_DIV_7
+  *         @arg @ref LL_RCC_PLLM_DIV_8
+  *         @arg @ref LL_RCC_PLLM_DIV_9
+  *         @arg @ref LL_RCC_PLLM_DIV_10
+  *         @arg @ref LL_RCC_PLLM_DIV_11
+  *         @arg @ref LL_RCC_PLLM_DIV_12
+  *         @arg @ref LL_RCC_PLLM_DIV_13
+  *         @arg @ref LL_RCC_PLLM_DIV_14
+  *         @arg @ref LL_RCC_PLLM_DIV_15
+  *         @arg @ref LL_RCC_PLLM_DIV_16
+  *         @arg @ref LL_RCC_PLLM_DIV_17
+  *         @arg @ref LL_RCC_PLLM_DIV_18
+  *         @arg @ref LL_RCC_PLLM_DIV_19
+  *         @arg @ref LL_RCC_PLLM_DIV_20
+  *         @arg @ref LL_RCC_PLLM_DIV_21
+  *         @arg @ref LL_RCC_PLLM_DIV_22
+  *         @arg @ref LL_RCC_PLLM_DIV_23
+  *         @arg @ref LL_RCC_PLLM_DIV_24
+  *         @arg @ref LL_RCC_PLLM_DIV_25
+  *         @arg @ref LL_RCC_PLLM_DIV_26
+  *         @arg @ref LL_RCC_PLLM_DIV_27
+  *         @arg @ref LL_RCC_PLLM_DIV_28
+  *         @arg @ref LL_RCC_PLLM_DIV_29
+  *         @arg @ref LL_RCC_PLLM_DIV_30
+  *         @arg @ref LL_RCC_PLLM_DIV_31
+  *         @arg @ref LL_RCC_PLLM_DIV_32
+  *         @arg @ref LL_RCC_PLLM_DIV_33
+  *         @arg @ref LL_RCC_PLLM_DIV_34
+  *         @arg @ref LL_RCC_PLLM_DIV_35
+  *         @arg @ref LL_RCC_PLLM_DIV_36
+  *         @arg @ref LL_RCC_PLLM_DIV_37
+  *         @arg @ref LL_RCC_PLLM_DIV_38
+  *         @arg @ref LL_RCC_PLLM_DIV_39
+  *         @arg @ref LL_RCC_PLLM_DIV_40
+  *         @arg @ref LL_RCC_PLLM_DIV_41
+  *         @arg @ref LL_RCC_PLLM_DIV_42
+  *         @arg @ref LL_RCC_PLLM_DIV_43
+  *         @arg @ref LL_RCC_PLLM_DIV_44
+  *         @arg @ref LL_RCC_PLLM_DIV_45
+  *         @arg @ref LL_RCC_PLLM_DIV_46
+  *         @arg @ref LL_RCC_PLLM_DIV_47
+  *         @arg @ref LL_RCC_PLLM_DIV_48
+  *         @arg @ref LL_RCC_PLLM_DIV_49
+  *         @arg @ref LL_RCC_PLLM_DIV_50
+  *         @arg @ref LL_RCC_PLLM_DIV_51
+  *         @arg @ref LL_RCC_PLLM_DIV_52
+  *         @arg @ref LL_RCC_PLLM_DIV_53
+  *         @arg @ref LL_RCC_PLLM_DIV_54
+  *         @arg @ref LL_RCC_PLLM_DIV_55
+  *         @arg @ref LL_RCC_PLLM_DIV_56
+  *         @arg @ref LL_RCC_PLLM_DIV_57
+  *         @arg @ref LL_RCC_PLLM_DIV_58
+  *         @arg @ref LL_RCC_PLLM_DIV_59
+  *         @arg @ref LL_RCC_PLLM_DIV_60
+  *         @arg @ref LL_RCC_PLLM_DIV_61
+  *         @arg @ref LL_RCC_PLLM_DIV_62
+  *         @arg @ref LL_RCC_PLLM_DIV_63
+  * @param  PLLN Between 50 and 432
+  * @param  PLLR This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLR_DIV_2
+  *         @arg @ref LL_RCC_PLLR_DIV_3
+  *         @arg @ref LL_RCC_PLLR_DIV_4
+  *         @arg @ref LL_RCC_PLLR_DIV_5
+  *         @arg @ref LL_RCC_PLLR_DIV_6
+  *         @arg @ref LL_RCC_PLLR_DIV_7
+  * @param  PLLDIVR This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_1 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_2 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_3 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_4 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_5 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_6 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_7 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_8 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_9 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_10 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_11 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_12 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_13 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_14 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_15 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_16 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_17 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_18 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_19 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_20 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_21 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_22 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_23 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_24 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_25 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_26 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_27 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_28 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_29 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_30 (*)
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_31 (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+#if defined(RCC_DCKCFGR_PLLDIVR)
+__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR,
+                                                 uint32_t PLLDIVR)
+#else
+__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
+#endif /* RCC_DCKCFGR_PLLDIVR */
+{
+  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
+             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos | PLLR);
+#if defined(RCC_DCKCFGR_PLLDIVR)
+  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_PLLDIVR, PLLDIVR);
+#endif /* RCC_DCKCFGR_PLLDIVR */
+}
+#endif /* SAI1 */
+#endif /* RCC_PLLCFGR_PLLR */
+
+/**
+  * @brief  Configure PLL clock source
+  * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_SetMainSource
+  * @param PLLSource This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSOURCE_HSI
+  *         @arg @ref LL_RCC_PLLSOURCE_HSE
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLL_SetMainSource(uint32_t PLLSource)
+{
+  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSource);
+}
+
+/**
+  * @brief  Get the oscillator used as PLL clock source.
+  * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLL_GetMainSource
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSOURCE_HSI
+  *         @arg @ref LL_RCC_PLLSOURCE_HSE
+  */
+__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
+{
+  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
+}
+
+/**
+  * @brief  Get Main PLL multiplication factor for VCO
+  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
+  * @retval Between 50/192(*) and 432
+  *
+  *         (*) value not defined in all devices.
+  */
+__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
+{
+  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
+}
+
+/**
+  * @brief  Get Main PLL division factor for PLLP
+  * @rmtoll PLLCFGR      PLLP       LL_RCC_PLL_GetP
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_PLLP_DIV_2
+  *         @arg @ref LL_RCC_PLLP_DIV_4
+  *         @arg @ref LL_RCC_PLLP_DIV_6
+  *         @arg @ref LL_RCC_PLLP_DIV_8
+  */
+__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
+{
+  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
+}
+
+/**
+  * @brief  Get Main PLL division factor for PLLQ
+  * @note used for PLL48MCLK selected for USB, RNG, SDIO (48 MHz clock)
+  * @rmtoll PLLCFGR      PLLQ          LL_RCC_PLL_GetQ
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_PLLQ_DIV_2
+  *         @arg @ref LL_RCC_PLLQ_DIV_3
+  *         @arg @ref LL_RCC_PLLQ_DIV_4
+  *         @arg @ref LL_RCC_PLLQ_DIV_5
+  *         @arg @ref LL_RCC_PLLQ_DIV_6
+  *         @arg @ref LL_RCC_PLLQ_DIV_7
+  *         @arg @ref LL_RCC_PLLQ_DIV_8
+  *         @arg @ref LL_RCC_PLLQ_DIV_9
+  *         @arg @ref LL_RCC_PLLQ_DIV_10
+  *         @arg @ref LL_RCC_PLLQ_DIV_11
+  *         @arg @ref LL_RCC_PLLQ_DIV_12
+  *         @arg @ref LL_RCC_PLLQ_DIV_13
+  *         @arg @ref LL_RCC_PLLQ_DIV_14
+  *         @arg @ref LL_RCC_PLLQ_DIV_15
+  */
+__STATIC_INLINE uint32_t LL_RCC_PLL_GetQ(void)
+{
+  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ));
+}
+
+#if defined(RCC_PLLCFGR_PLLR)
+/**
+  * @brief  Get Main PLL division factor for PLLR
+  * @note used for PLLCLK (system clock)
+  * @rmtoll PLLCFGR      PLLR          LL_RCC_PLL_GetR
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_PLLR_DIV_2
+  *         @arg @ref LL_RCC_PLLR_DIV_3
+  *         @arg @ref LL_RCC_PLLR_DIV_4
+  *         @arg @ref LL_RCC_PLLR_DIV_5
+  *         @arg @ref LL_RCC_PLLR_DIV_6
+  *         @arg @ref LL_RCC_PLLR_DIV_7
+  */
+__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
+{
+  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
+}
+#endif /* RCC_PLLCFGR_PLLR */
+
+#if defined(RCC_DCKCFGR_PLLDIVR)
+/**
+  * @brief  Get Main PLL division factor for PLLDIVR
+  * @note used for PLLSAICLK (SAI1 and SAI2 clock)
+  * @rmtoll DCKCFGR      PLLDIVR          LL_RCC_PLL_GetDIVR
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_1
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_2
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_3
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_4
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_5
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_6
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_7
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_8
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_9
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_10
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_11
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_12
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_13
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_14
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_15
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_16
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_17
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_18
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_19
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_20
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_21
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_22
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_23
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_24
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_25
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_26
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_27
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_28
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_29
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_30
+  *         @arg @ref LL_RCC_PLLDIVR_DIV_31
+  */
+__STATIC_INLINE uint32_t LL_RCC_PLL_GetDIVR(void)
+{
+  return (uint32_t)(READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_PLLDIVR));
+}
+#endif /* RCC_DCKCFGR_PLLDIVR */
+
+/**
+  * @brief  Get Division factor for the main PLL and other PLL
+  * @rmtoll PLLCFGR      PLLM          LL_RCC_PLL_GetDivider
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_PLLM_DIV_2
+  *         @arg @ref LL_RCC_PLLM_DIV_3
+  *         @arg @ref LL_RCC_PLLM_DIV_4
+  *         @arg @ref LL_RCC_PLLM_DIV_5
+  *         @arg @ref LL_RCC_PLLM_DIV_6
+  *         @arg @ref LL_RCC_PLLM_DIV_7
+  *         @arg @ref LL_RCC_PLLM_DIV_8
+  *         @arg @ref LL_RCC_PLLM_DIV_9
+  *         @arg @ref LL_RCC_PLLM_DIV_10
+  *         @arg @ref LL_RCC_PLLM_DIV_11
+  *         @arg @ref LL_RCC_PLLM_DIV_12
+  *         @arg @ref LL_RCC_PLLM_DIV_13
+  *         @arg @ref LL_RCC_PLLM_DIV_14
+  *         @arg @ref LL_RCC_PLLM_DIV_15
+  *         @arg @ref LL_RCC_PLLM_DIV_16
+  *         @arg @ref LL_RCC_PLLM_DIV_17
+  *         @arg @ref LL_RCC_PLLM_DIV_18
+  *         @arg @ref LL_RCC_PLLM_DIV_19
+  *         @arg @ref LL_RCC_PLLM_DIV_20
+  *         @arg @ref LL_RCC_PLLM_DIV_21
+  *         @arg @ref LL_RCC_PLLM_DIV_22
+  *         @arg @ref LL_RCC_PLLM_DIV_23
+  *         @arg @ref LL_RCC_PLLM_DIV_24
+  *         @arg @ref LL_RCC_PLLM_DIV_25
+  *         @arg @ref LL_RCC_PLLM_DIV_26
+  *         @arg @ref LL_RCC_PLLM_DIV_27
+  *         @arg @ref LL_RCC_PLLM_DIV_28
+  *         @arg @ref LL_RCC_PLLM_DIV_29
+  *         @arg @ref LL_RCC_PLLM_DIV_30
+  *         @arg @ref LL_RCC_PLLM_DIV_31
+  *         @arg @ref LL_RCC_PLLM_DIV_32
+  *         @arg @ref LL_RCC_PLLM_DIV_33
+  *         @arg @ref LL_RCC_PLLM_DIV_34
+  *         @arg @ref LL_RCC_PLLM_DIV_35
+  *         @arg @ref LL_RCC_PLLM_DIV_36
+  *         @arg @ref LL_RCC_PLLM_DIV_37
+  *         @arg @ref LL_RCC_PLLM_DIV_38
+  *         @arg @ref LL_RCC_PLLM_DIV_39
+  *         @arg @ref LL_RCC_PLLM_DIV_40
+  *         @arg @ref LL_RCC_PLLM_DIV_41
+  *         @arg @ref LL_RCC_PLLM_DIV_42
+  *         @arg @ref LL_RCC_PLLM_DIV_43
+  *         @arg @ref LL_RCC_PLLM_DIV_44
+  *         @arg @ref LL_RCC_PLLM_DIV_45
+  *         @arg @ref LL_RCC_PLLM_DIV_46
+  *         @arg @ref LL_RCC_PLLM_DIV_47
+  *         @arg @ref LL_RCC_PLLM_DIV_48
+  *         @arg @ref LL_RCC_PLLM_DIV_49
+  *         @arg @ref LL_RCC_PLLM_DIV_50
+  *         @arg @ref LL_RCC_PLLM_DIV_51
+  *         @arg @ref LL_RCC_PLLM_DIV_52
+  *         @arg @ref LL_RCC_PLLM_DIV_53
+  *         @arg @ref LL_RCC_PLLM_DIV_54
+  *         @arg @ref LL_RCC_PLLM_DIV_55
+  *         @arg @ref LL_RCC_PLLM_DIV_56
+  *         @arg @ref LL_RCC_PLLM_DIV_57
+  *         @arg @ref LL_RCC_PLLM_DIV_58
+  *         @arg @ref LL_RCC_PLLM_DIV_59
+  *         @arg @ref LL_RCC_PLLM_DIV_60
+  *         @arg @ref LL_RCC_PLLM_DIV_61
+  *         @arg @ref LL_RCC_PLLM_DIV_62
+  *         @arg @ref LL_RCC_PLLM_DIV_63
+  */
+__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
+{
+  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
+}
+
+/**
+  * @brief  Configure Spread Spectrum used for PLL
+  * @note These bits must be written before enabling PLL
+  * @rmtoll SSCGR        MODPER        LL_RCC_PLL_ConfigSpreadSpectrum\n
+  *         SSCGR        INCSTEP       LL_RCC_PLL_ConfigSpreadSpectrum\n
+  *         SSCGR        SPREADSEL     LL_RCC_PLL_ConfigSpreadSpectrum
+  * @param  Mod Between Min_Data=0 and Max_Data=8191
+  * @param  Inc Between Min_Data=0 and Max_Data=32767
+  * @param  Sel This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_SPREAD_SELECT_CENTER
+  *         @arg @ref LL_RCC_SPREAD_SELECT_DOWN
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLL_ConfigSpreadSpectrum(uint32_t Mod, uint32_t Inc, uint32_t Sel)
+{
+  MODIFY_REG(RCC->SSCGR, RCC_SSCGR_MODPER | RCC_SSCGR_INCSTEP | RCC_SSCGR_SPREADSEL, Mod | (Inc << RCC_SSCGR_INCSTEP_Pos) | Sel);
+}
+
+/**
+  * @brief  Get Spread Spectrum Modulation Period for PLL
+  * @rmtoll SSCGR         MODPER        LL_RCC_PLL_GetPeriodModulation
+  * @retval Between Min_Data=0 and Max_Data=8191
+  */
+__STATIC_INLINE uint32_t LL_RCC_PLL_GetPeriodModulation(void)
+{
+  return (uint32_t)(READ_BIT(RCC->SSCGR, RCC_SSCGR_MODPER));
+}
+
+/**
+  * @brief  Get Spread Spectrum Incrementation Step for PLL
+  * @note Must be written before enabling PLL
+  * @rmtoll SSCGR         INCSTEP        LL_RCC_PLL_GetStepIncrementation
+  * @retval Between Min_Data=0 and Max_Data=32767
+  */
+__STATIC_INLINE uint32_t LL_RCC_PLL_GetStepIncrementation(void)
+{
+  return (uint32_t)(READ_BIT(RCC->SSCGR, RCC_SSCGR_INCSTEP) >> RCC_SSCGR_INCSTEP_Pos);
+}
+
+/**
+  * @brief  Get Spread Spectrum Selection for PLL
+  * @note Must be written before enabling PLL
+  * @rmtoll SSCGR         SPREADSEL        LL_RCC_PLL_GetSpreadSelection
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_SPREAD_SELECT_CENTER
+  *         @arg @ref LL_RCC_SPREAD_SELECT_DOWN
+  */
+__STATIC_INLINE uint32_t LL_RCC_PLL_GetSpreadSelection(void)
+{
+  return (uint32_t)(READ_BIT(RCC->SSCGR, RCC_SSCGR_SPREADSEL));
+}
+
+/**
+  * @brief  Enable Spread Spectrum for PLL.
+  * @rmtoll SSCGR         SSCGEN         LL_RCC_PLL_SpreadSpectrum_Enable
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLL_SpreadSpectrum_Enable(void)
+{
+  SET_BIT(RCC->SSCGR, RCC_SSCGR_SSCGEN);
+}
+
+/**
+  * @brief  Disable Spread Spectrum for PLL.
+  * @rmtoll SSCGR         SSCGEN         LL_RCC_PLL_SpreadSpectrum_Disable
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLL_SpreadSpectrum_Disable(void)
+{
+  CLEAR_BIT(RCC->SSCGR, RCC_SSCGR_SSCGEN);
+}
+
+/**
+  * @}
+  */
+
+#if defined(RCC_PLLI2S_SUPPORT)
+/** @defgroup RCC_LL_EF_PLLI2S PLLI2S
+  * @{
+  */
+
+/**
+  * @brief  Enable PLLI2S
+  * @rmtoll CR           PLLI2SON     LL_RCC_PLLI2S_Enable
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLLI2S_Enable(void)
+{
+  SET_BIT(RCC->CR, RCC_CR_PLLI2SON);
+}
+
+/**
+  * @brief  Disable PLLI2S
+  * @rmtoll CR           PLLI2SON     LL_RCC_PLLI2S_Disable
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLLI2S_Disable(void)
+{
+  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
+}
+
+/**
+  * @brief  Check if PLLI2S Ready
+  * @rmtoll CR           PLLI2SRDY    LL_RCC_PLLI2S_IsReady
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_PLLI2S_IsReady(void)
+{
+  return (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) == (RCC_CR_PLLI2SRDY));
+}
+
+#if (defined(RCC_DCKCFGR_PLLI2SDIVQ) || defined(RCC_DCKCFGR_PLLI2SDIVR))
+/**
+  * @brief  Configure PLLI2S used for SAI domain clock
+  * @note PLL Source and PLLM Divider can be written only when PLL,
+  *       PLLI2S and PLLSAI(*) are disabled
+  * @note PLLN/PLLQ/PLLR can be written only when PLLI2S is disabled
+  * @note This can be selected for SAI
+  * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLLI2S_ConfigDomain_SAI\n
+  *         PLLI2SCFGR   PLLI2SSRC     LL_RCC_PLLI2S_ConfigDomain_SAI\n
+  *         PLLCFGR      PLLM          LL_RCC_PLLI2S_ConfigDomain_SAI\n
+  *         PLLI2SCFGR   PLLI2SM       LL_RCC_PLLI2S_ConfigDomain_SAI\n
+  *         PLLI2SCFGR   PLLI2SN       LL_RCC_PLLI2S_ConfigDomain_SAI\n
+  *         PLLI2SCFGR   PLLI2SQ       LL_RCC_PLLI2S_ConfigDomain_SAI\n
+  *         PLLI2SCFGR   PLLI2SR       LL_RCC_PLLI2S_ConfigDomain_SAI\n
+  *         DCKCFGR      PLLI2SDIVQ    LL_RCC_PLLI2S_ConfigDomain_SAI\n
+  *         DCKCFGR      PLLI2SDIVR    LL_RCC_PLLI2S_ConfigDomain_SAI
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSOURCE_HSI
+  *         @arg @ref LL_RCC_PLLSOURCE_HSE
+  *         @arg @ref LL_RCC_PLLI2SSOURCE_PIN (*)
+  *
+  *         (*) value not defined in all devices.
+  * @param  PLLM This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_2
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_3
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_4
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_5
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_6
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_7
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_8
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_9
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_10
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_11
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_12
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_13
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_14
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_15
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_16
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_17
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_18
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_19
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_20
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_21
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_22
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_23
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_24
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_25
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_26
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_27
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_28
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_29
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_30
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_31
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_32
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_33
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_34
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_35
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_36
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_37
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_38
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_39
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_40
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_41
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_42
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_43
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_44
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_45
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_46
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_47
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_48
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_49
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_50
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_51
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_52
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_53
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_54
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_55
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_56
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_57
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_58
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_59
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_60
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_61
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_62
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_63
+  * @param  PLLN Between 50/192(*) and 432
+  *
+  *         (*) value not defined in all devices.
+  * @param  PLLQ_R This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_2 (*)
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_3 (*)
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_4 (*)
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_5 (*)
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_6 (*)
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_7 (*)
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_8 (*)
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_9 (*)
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_10 (*)
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_11 (*)
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_12 (*)
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_13 (*)
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_14 (*)
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_15 (*)
+  *         @arg @ref LL_RCC_PLLI2SR_DIV_2 (*)
+  *         @arg @ref LL_RCC_PLLI2SR_DIV_3 (*)
+  *         @arg @ref LL_RCC_PLLI2SR_DIV_4 (*)
+  *         @arg @ref LL_RCC_PLLI2SR_DIV_5 (*)
+  *         @arg @ref LL_RCC_PLLI2SR_DIV_6 (*)
+  *         @arg @ref LL_RCC_PLLI2SR_DIV_7 (*)
+  *
+  *         (*) value not defined in all devices.
+  * @param  PLLDIVQ_R This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_1 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_2 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_3 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_4 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_5 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_6 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_7 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_8 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_9 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_10 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_11 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_12 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_13 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_14 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_15 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_16 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_17 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_18 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_19 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_20 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_21 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_22 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_23 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_24 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_25 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_26 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_27 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_28 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_29 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_30 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_31 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_32 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_1 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_2 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_3 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_4 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_5 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_6 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_7 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_8 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_9 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_10 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_11 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_12 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_13 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_14 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_15 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_16 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_17 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_18 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_19 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_20 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_21 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_22 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_23 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_24 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_25 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_26 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_27 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_28 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_29 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_30 (*)
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_31 (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLLI2S_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ_R,
+                                                    uint32_t PLLDIVQ_R)
+{
+  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&RCC->PLLCFGR) + (Source & 0x80U)));
+  MODIFY_REG(*pReg, RCC_PLLCFGR_PLLSRC, (Source & (~0x80U)));
+#if defined(RCC_PLLI2SCFGR_PLLI2SM)
+  MODIFY_REG(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SM, PLLM);
+#else
+  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLM, PLLM);
+#endif /* RCC_PLLI2SCFGR_PLLI2SM */
+  MODIFY_REG(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SN, PLLN << RCC_PLLI2SCFGR_PLLI2SN_Pos);
+#if defined(RCC_DCKCFGR_PLLI2SDIVQ)
+  MODIFY_REG(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SQ, PLLQ_R);
+  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_PLLI2SDIVQ, PLLDIVQ_R);
+#else
+  MODIFY_REG(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SR, PLLQ_R);
+  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_PLLI2SDIVR, PLLDIVQ_R);
+#endif /* RCC_DCKCFGR_PLLI2SDIVQ */
+}
+#endif /* RCC_DCKCFGR_PLLI2SDIVQ && RCC_DCKCFGR_PLLI2SDIVR */
+
+#if defined(RCC_PLLI2SCFGR_PLLI2SQ) && !defined(RCC_DCKCFGR_PLLI2SDIVQ)
+/**
+  * @brief  Configure PLLI2S used for 48Mhz domain clock
+  * @note PLL Source and PLLM Divider can be written only when PLL,
+  *       PLLI2S and PLLSAI(*) are disabled
+  * @note PLLN/PLLQ can be written only when PLLI2S is disabled
+  * @note This can be selected for RNG, USB, SDIO
+  * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLLI2S_ConfigDomain_48M\n
+  *         PLLI2SCFGR   PLLI2SSRC     LL_RCC_PLLI2S_ConfigDomain_48M\n
+  *         PLLCFGR      PLLM          LL_RCC_PLLI2S_ConfigDomain_48M\n
+  *         PLLI2SCFGR   PLLI2SM       LL_RCC_PLLI2S_ConfigDomain_48M\n
+  *         PLLI2SCFGR   PLLI2SN       LL_RCC_PLLI2S_ConfigDomain_48M\n
+  *         PLLI2SCFGR   PLLI2SQ       LL_RCC_PLLI2S_ConfigDomain_48M
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSOURCE_HSI
+  *         @arg @ref LL_RCC_PLLSOURCE_HSE
+  *         @arg @ref LL_RCC_PLLI2SSOURCE_PIN (*)
+  *
+  *         (*) value not defined in all devices.
+  * @param  PLLM This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_2
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_3
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_4
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_5
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_6
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_7
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_8
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_9
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_10
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_11
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_12
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_13
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_14
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_15
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_16
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_17
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_18
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_19
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_20
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_21
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_22
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_23
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_24
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_25
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_26
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_27
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_28
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_29
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_30
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_31
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_32
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_33
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_34
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_35
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_36
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_37
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_38
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_39
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_40
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_41
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_42
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_43
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_44
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_45
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_46
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_47
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_48
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_49
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_50
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_51
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_52
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_53
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_54
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_55
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_56
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_57
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_58
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_59
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_60
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_61
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_62
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_63
+  * @param  PLLN Between 50 and 432
+  * @param  PLLQ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_2
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_3
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_4
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_5
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_6
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_7
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_8
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_9
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_10
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_11
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_12
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_13
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_14
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_15
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLLI2S_ConfigDomain_48M(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ)
+{
+  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&RCC->PLLCFGR) + (Source & 0x80U)));
+  MODIFY_REG(*pReg, RCC_PLLCFGR_PLLSRC, (Source & (~0x80U)));
+#if defined(RCC_PLLI2SCFGR_PLLI2SM)
+  MODIFY_REG(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SM, PLLM);
+#else
+  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLM, PLLM);
+#endif /* RCC_PLLI2SCFGR_PLLI2SM */
+  MODIFY_REG(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SN | RCC_PLLI2SCFGR_PLLI2SQ, PLLN << RCC_PLLI2SCFGR_PLLI2SN_Pos | PLLQ);
+}
+#endif /* RCC_PLLI2SCFGR_PLLI2SQ && !RCC_DCKCFGR_PLLI2SDIVQ */
+
+#if defined(SPDIFRX)
+/**
+  * @brief Configure PLLI2S used for SPDIFRX domain clock
+  * @note PLL Source and PLLM Divider can be written only when PLL,
+  *       PLLI2S and PLLSAI(*) are disabled
+  * @note PLLN/PLLP can be written only when PLLI2S is disabled
+  * @note This  can be selected for SPDIFRX
+  * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLLI2S_ConfigDomain_SPDIFRX\n
+  *         PLLCFGR      PLLM          LL_RCC_PLLI2S_ConfigDomain_SPDIFRX\n
+  *         PLLI2SCFGR   PLLI2SM       LL_RCC_PLLI2S_ConfigDomain_SPDIFRX\n
+  *         PLLI2SCFGR   PLLI2SN       LL_RCC_PLLI2S_ConfigDomain_SPDIFRX\n
+  *         PLLI2SCFGR   PLLI2SP       LL_RCC_PLLI2S_ConfigDomain_SPDIFRX
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSOURCE_HSI
+  *         @arg @ref LL_RCC_PLLSOURCE_HSE
+  * @param  PLLM This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_2
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_3
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_4
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_5
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_6
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_7
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_8
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_9
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_10
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_11
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_12
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_13
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_14
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_15
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_16
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_17
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_18
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_19
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_20
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_21
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_22
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_23
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_24
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_25
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_26
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_27
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_28
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_29
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_30
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_31
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_32
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_33
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_34
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_35
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_36
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_37
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_38
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_39
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_40
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_41
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_42
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_43
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_44
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_45
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_46
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_47
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_48
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_49
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_50
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_51
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_52
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_53
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_54
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_55
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_56
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_57
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_58
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_59
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_60
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_61
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_62
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_63
+  * @param  PLLN Between 50 and 432
+  * @param  PLLP This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLI2SP_DIV_2
+  *         @arg @ref LL_RCC_PLLI2SP_DIV_4
+  *         @arg @ref LL_RCC_PLLI2SP_DIV_6
+  *         @arg @ref LL_RCC_PLLI2SP_DIV_8
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLLI2S_ConfigDomain_SPDIFRX(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)
+{
+  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, Source);
+#if defined(RCC_PLLI2SCFGR_PLLI2SM)
+  MODIFY_REG(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SM, PLLM);
+#else
+  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLM, PLLM);
+#endif /* RCC_PLLI2SCFGR_PLLI2SM */
+  MODIFY_REG(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SN | RCC_PLLI2SCFGR_PLLI2SP, PLLN << RCC_PLLI2SCFGR_PLLI2SN_Pos | PLLP);
+}
+#endif /* SPDIFRX */
+
+/**
+  * @brief  Configure PLLI2S used for I2S1 domain clock
+  * @note PLL Source and PLLM Divider can be written only when PLL,
+  *       PLLI2S and PLLSAI(*) are disabled
+  * @note PLLN/PLLR can be written only when PLLI2S is disabled
+  * @note This  can be selected for I2S
+  * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLLI2S_ConfigDomain_I2S\n
+  *         PLLCFGR      PLLM          LL_RCC_PLLI2S_ConfigDomain_I2S\n
+  *         PLLI2SCFGR   PLLI2SSRC     LL_RCC_PLLI2S_ConfigDomain_I2S\n
+  *         PLLI2SCFGR   PLLI2SM       LL_RCC_PLLI2S_ConfigDomain_I2S\n
+  *         PLLI2SCFGR   PLLI2SN       LL_RCC_PLLI2S_ConfigDomain_I2S\n
+  *         PLLI2SCFGR   PLLI2SR       LL_RCC_PLLI2S_ConfigDomain_I2S
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSOURCE_HSI
+  *         @arg @ref LL_RCC_PLLSOURCE_HSE
+  *         @arg @ref LL_RCC_PLLI2SSOURCE_PIN (*)
+  *
+  *         (*) value not defined in all devices.
+  * @param  PLLM This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_2
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_3
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_4
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_5
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_6
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_7
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_8
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_9
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_10
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_11
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_12
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_13
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_14
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_15
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_16
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_17
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_18
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_19
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_20
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_21
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_22
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_23
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_24
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_25
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_26
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_27
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_28
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_29
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_30
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_31
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_32
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_33
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_34
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_35
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_36
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_37
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_38
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_39
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_40
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_41
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_42
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_43
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_44
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_45
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_46
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_47
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_48
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_49
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_50
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_51
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_52
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_53
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_54
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_55
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_56
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_57
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_58
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_59
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_60
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_61
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_62
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_63
+  * @param  PLLN Between 50/192(*) and 432
+  *
+  *         (*) value not defined in all devices.
+  * @param  PLLR This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLI2SR_DIV_2
+  *         @arg @ref LL_RCC_PLLI2SR_DIV_3
+  *         @arg @ref LL_RCC_PLLI2SR_DIV_4
+  *         @arg @ref LL_RCC_PLLI2SR_DIV_5
+  *         @arg @ref LL_RCC_PLLI2SR_DIV_6
+  *         @arg @ref LL_RCC_PLLI2SR_DIV_7
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLLI2S_ConfigDomain_I2S(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
+{
+  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&RCC->PLLCFGR) + (Source & 0x80U)));
+  MODIFY_REG(*pReg, RCC_PLLCFGR_PLLSRC, (Source & (~0x80U)));
+#if defined(RCC_PLLI2SCFGR_PLLI2SM)
+  MODIFY_REG(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SM, PLLM);
+#else
+  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLM, PLLM);
+#endif /* RCC_PLLI2SCFGR_PLLI2SM */
+  MODIFY_REG(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SN | RCC_PLLI2SCFGR_PLLI2SR, PLLN << RCC_PLLI2SCFGR_PLLI2SN_Pos | PLLR);
+}
+
+/**
+  * @brief  Get I2SPLL multiplication factor for VCO
+  * @rmtoll PLLI2SCFGR  PLLI2SN      LL_RCC_PLLI2S_GetN
+  * @retval Between 50/192(*) and 432
+  *
+  *         (*) value not defined in all devices.
+  */
+__STATIC_INLINE uint32_t LL_RCC_PLLI2S_GetN(void)
+{
+  return (uint32_t)(READ_BIT(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
+}
+
+#if defined(RCC_PLLI2SCFGR_PLLI2SQ)
+/**
+  * @brief  Get I2SPLL division factor for PLLI2SQ
+  * @rmtoll PLLI2SCFGR  PLLI2SQ      LL_RCC_PLLI2S_GetQ
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_2
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_3
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_4
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_5
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_6
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_7
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_8
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_9
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_10
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_11
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_12
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_13
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_14
+  *         @arg @ref LL_RCC_PLLI2SQ_DIV_15
+  */
+__STATIC_INLINE uint32_t LL_RCC_PLLI2S_GetQ(void)
+{
+  return (uint32_t)(READ_BIT(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SQ));
+}
+#endif /* RCC_PLLI2SCFGR_PLLI2SQ */
+
+/**
+  * @brief  Get I2SPLL division factor for PLLI2SR
+  * @note used for PLLI2SCLK (I2S clock)
+  * @rmtoll PLLI2SCFGR  PLLI2SR      LL_RCC_PLLI2S_GetR
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_PLLI2SR_DIV_2
+  *         @arg @ref LL_RCC_PLLI2SR_DIV_3
+  *         @arg @ref LL_RCC_PLLI2SR_DIV_4
+  *         @arg @ref LL_RCC_PLLI2SR_DIV_5
+  *         @arg @ref LL_RCC_PLLI2SR_DIV_6
+  *         @arg @ref LL_RCC_PLLI2SR_DIV_7
+  */
+__STATIC_INLINE uint32_t LL_RCC_PLLI2S_GetR(void)
+{
+  return (uint32_t)(READ_BIT(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SR));
+}
+
+#if defined(RCC_PLLI2SCFGR_PLLI2SP)
+/**
+  * @brief  Get I2SPLL division factor for PLLI2SP
+  * @note used for PLLSPDIFRXCLK (SPDIFRX clock)
+  * @rmtoll PLLI2SCFGR  PLLI2SP      LL_RCC_PLLI2S_GetP
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_PLLI2SP_DIV_2
+  *         @arg @ref LL_RCC_PLLI2SP_DIV_4
+  *         @arg @ref LL_RCC_PLLI2SP_DIV_6
+  *         @arg @ref LL_RCC_PLLI2SP_DIV_8
+  */
+__STATIC_INLINE uint32_t LL_RCC_PLLI2S_GetP(void)
+{
+  return (uint32_t)(READ_BIT(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SP));
+}
+#endif /* RCC_PLLI2SCFGR_PLLI2SP */
+
+#if defined(RCC_DCKCFGR_PLLI2SDIVQ)
+/**
+  * @brief  Get I2SPLL division factor for PLLI2SDIVQ
+  * @note used PLLSAICLK selected (SAI clock)
+  * @rmtoll DCKCFGR   PLLI2SDIVQ      LL_RCC_PLLI2S_GetDIVQ
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_1
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_2
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_3
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_4
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_5
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_6
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_7
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_8
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_9
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_10
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_11
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_12
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_13
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_14
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_15
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_16
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_17
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_18
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_19
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_20
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_21
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_22
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_23
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_24
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_25
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_26
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_27
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_28
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_29
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_30
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_31
+  *         @arg @ref LL_RCC_PLLI2SDIVQ_DIV_32
+  */
+__STATIC_INLINE uint32_t LL_RCC_PLLI2S_GetDIVQ(void)
+{
+  return (uint32_t)(READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_PLLI2SDIVQ));
+}
+#endif /* RCC_DCKCFGR_PLLI2SDIVQ */
+
+#if defined(RCC_DCKCFGR_PLLI2SDIVR)
+/**
+  * @brief  Get I2SPLL division factor for PLLI2SDIVR
+  * @note used PLLSAICLK selected (SAI clock)
+  * @rmtoll DCKCFGR   PLLI2SDIVR      LL_RCC_PLLI2S_GetDIVR
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_1
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_2
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_3
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_4
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_5
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_6
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_7
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_8
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_9
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_10
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_11
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_12
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_13
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_14
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_15
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_16
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_17
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_18
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_19
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_20
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_21
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_22
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_23
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_24
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_25
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_26
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_27
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_28
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_29
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_30
+  *         @arg @ref LL_RCC_PLLI2SDIVR_DIV_31
+  */
+__STATIC_INLINE uint32_t LL_RCC_PLLI2S_GetDIVR(void)
+{
+  return (uint32_t)(READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_PLLI2SDIVR));
+}
+#endif /* RCC_DCKCFGR_PLLI2SDIVR */
+
+/**
+  * @brief  Get division factor for PLLI2S input clock
+  * @rmtoll PLLCFGR      PLLM          LL_RCC_PLLI2S_GetDivider\n
+  *         PLLI2SCFGR   PLLI2SM       LL_RCC_PLLI2S_GetDivider
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_2
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_3
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_4
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_5
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_6
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_7
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_8
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_9
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_10
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_11
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_12
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_13
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_14
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_15
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_16
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_17
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_18
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_19
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_20
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_21
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_22
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_23
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_24
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_25
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_26
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_27
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_28
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_29
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_30
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_31
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_32
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_33
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_34
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_35
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_36
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_37
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_38
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_39
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_40
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_41
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_42
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_43
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_44
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_45
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_46
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_47
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_48
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_49
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_50
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_51
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_52
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_53
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_54
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_55
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_56
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_57
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_58
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_59
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_60
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_61
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_62
+  *         @arg @ref LL_RCC_PLLI2SM_DIV_63
+  */
+__STATIC_INLINE uint32_t LL_RCC_PLLI2S_GetDivider(void)
+{
+#if defined(RCC_PLLI2SCFGR_PLLI2SM)
+  return (uint32_t)(READ_BIT(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SM));
+#else
+  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
+#endif /* RCC_PLLI2SCFGR_PLLI2SM */
+}
+
+/**
+  * @brief  Get the oscillator used as PLL clock source.
+  * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLLI2S_GetMainSource\n
+  *         PLLI2SCFGR   PLLI2SSRC     LL_RCC_PLLI2S_GetMainSource
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSOURCE_HSI
+  *         @arg @ref LL_RCC_PLLSOURCE_HSE
+  *         @arg @ref LL_RCC_PLLI2SSOURCE_PIN (*)
+  *
+  *         (*) value not defined in all devices.
+  */
+__STATIC_INLINE uint32_t LL_RCC_PLLI2S_GetMainSource(void)
+{
+#if defined(RCC_PLLI2SCFGR_PLLI2SSRC)
+  uint32_t pllsrc = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
+  uint32_t plli2sssrc0 = READ_BIT(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SSRC);
+  uint32_t plli2sssrc1 = READ_BIT(RCC->PLLI2SCFGR, RCC_PLLI2SCFGR_PLLI2SSRC) >> 15U;
+  return (uint32_t)(pllsrc | plli2sssrc0 | plli2sssrc1);
+#else
+  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
+#endif /* RCC_PLLI2SCFGR_PLLI2SSRC */
+}
+
+/**
+  * @}
+  */
+#endif /* RCC_PLLI2S_SUPPORT */
+
+#if defined(RCC_PLLSAI_SUPPORT)
+/** @defgroup RCC_LL_EF_PLLSAI PLLSAI
+  * @{
+  */
+
+/**
+  * @brief  Enable PLLSAI
+  * @rmtoll CR           PLLSAION     LL_RCC_PLLSAI_Enable
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLLSAI_Enable(void)
+{
+  SET_BIT(RCC->CR, RCC_CR_PLLSAION);
+}
+
+/**
+  * @brief  Disable PLLSAI
+  * @rmtoll CR           PLLSAION     LL_RCC_PLLSAI_Disable
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLLSAI_Disable(void)
+{
+  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAION);
+}
+
+/**
+  * @brief  Check if PLLSAI Ready
+  * @rmtoll CR           PLLSAIRDY    LL_RCC_PLLSAI_IsReady
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_PLLSAI_IsReady(void)
+{
+  return (READ_BIT(RCC->CR, RCC_CR_PLLSAIRDY) == (RCC_CR_PLLSAIRDY));
+}
+
+/**
+  * @brief  Configure PLLSAI used for SAI domain clock
+  * @note PLL Source and PLLM Divider can be written only when PLL,
+  *       PLLI2S and PLLSAI(*) are disabled
+  * @note PLLN/PLLQ can be written only when PLLSAI is disabled
+  * @note This can be selected for SAI
+  * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLLSAI_ConfigDomain_SAI\n
+  *         PLLCFGR      PLLM          LL_RCC_PLLSAI_ConfigDomain_SAI\n
+  *         PLLSAICFGR   PLLSAIM       LL_RCC_PLLSAI_ConfigDomain_SAI\n
+  *         PLLSAICFGR   PLLSAIN       LL_RCC_PLLSAI_ConfigDomain_SAI\n
+  *         PLLSAICFGR   PLLSAIQ       LL_RCC_PLLSAI_ConfigDomain_SAI\n
+  *         DCKCFGR      PLLSAIDIVQ    LL_RCC_PLLSAI_ConfigDomain_SAI
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSOURCE_HSI
+  *         @arg @ref LL_RCC_PLLSOURCE_HSE
+  * @param  PLLM This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_2
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_3
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_4
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_5
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_6
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_7
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_8
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_9
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_10
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_11
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_12
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_13
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_14
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_15
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_16
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_17
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_18
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_19
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_20
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_21
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_22
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_23
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_24
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_25
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_26
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_27
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_28
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_29
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_30
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_31
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_32
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_33
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_34
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_35
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_36
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_37
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_38
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_39
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_40
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_41
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_42
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_43
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_44
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_45
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_46
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_47
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_48
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_49
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_50
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_51
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_52
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_53
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_54
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_55
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_56
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_57
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_58
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_59
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_60
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_61
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_62
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_63
+  * @param  PLLN Between 49/50(*) and 432
+  *
+  *         (*) value not defined in all devices.
+  * @param  PLLQ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_2
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_3
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_4
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_5
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_6
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_7
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_8
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_9
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_10
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_11
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_12
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_13
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_14
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_15
+  * @param  PLLDIVQ This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_1
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_2
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_3
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_4
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_5
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_6
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_7
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_8
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_9
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_10
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_11
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_12
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_13
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_14
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_15
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_16
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_17
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_18
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_19
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_20
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_21
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_22
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_23
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_24
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_25
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_26
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_27
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_28
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_29
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_30
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_31
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_32
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLLSAI_ConfigDomain_SAI(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLQ,
+                                                    uint32_t PLLDIVQ)
+{
+  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, Source);
+#if defined(RCC_PLLSAICFGR_PLLSAIM)
+  MODIFY_REG(RCC->PLLSAICFGR, RCC_PLLSAICFGR_PLLSAIM, PLLM);
+#else
+  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLM, PLLM);
+#endif /* RCC_PLLSAICFGR_PLLSAIM */
+  MODIFY_REG(RCC->PLLSAICFGR, RCC_PLLSAICFGR_PLLSAIN | RCC_PLLSAICFGR_PLLSAIQ, PLLN << RCC_PLLSAICFGR_PLLSAIN_Pos | PLLQ);
+  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_PLLSAIDIVQ, PLLDIVQ);
+}
+
+#if defined(RCC_PLLSAICFGR_PLLSAIP)
+/**
+  * @brief Configure PLLSAI used for 48Mhz domain clock
+  * @note PLL Source and PLLM Divider can be written only when PLL,
+  *       PLLI2S and PLLSAI(*) are disabled
+  * @note PLLN/PLLP can be written only when PLLSAI is disabled
+  * @note This  can be selected for USB, RNG, SDIO
+  * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLLSAI_ConfigDomain_48M\n
+  *         PLLCFGR      PLLM          LL_RCC_PLLSAI_ConfigDomain_48M\n
+  *         PLLSAICFGR   PLLSAIM       LL_RCC_PLLSAI_ConfigDomain_48M\n
+  *         PLLSAICFGR   PLLSAIN       LL_RCC_PLLSAI_ConfigDomain_48M\n
+  *         PLLSAICFGR   PLLSAIP       LL_RCC_PLLSAI_ConfigDomain_48M
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSOURCE_HSI
+  *         @arg @ref LL_RCC_PLLSOURCE_HSE
+  * @param  PLLM This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_2
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_3
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_4
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_5
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_6
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_7
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_8
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_9
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_10
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_11
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_12
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_13
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_14
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_15
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_16
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_17
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_18
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_19
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_20
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_21
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_22
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_23
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_24
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_25
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_26
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_27
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_28
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_29
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_30
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_31
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_32
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_33
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_34
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_35
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_36
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_37
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_38
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_39
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_40
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_41
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_42
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_43
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_44
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_45
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_46
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_47
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_48
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_49
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_50
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_51
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_52
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_53
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_54
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_55
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_56
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_57
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_58
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_59
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_60
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_61
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_62
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_63
+  * @param  PLLN Between 50 and 432
+  * @param  PLLP This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSAIP_DIV_2
+  *         @arg @ref LL_RCC_PLLSAIP_DIV_4
+  *         @arg @ref LL_RCC_PLLSAIP_DIV_6
+  *         @arg @ref LL_RCC_PLLSAIP_DIV_8
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLLSAI_ConfigDomain_48M(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP)
+{
+  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, Source);
+#if defined(RCC_PLLSAICFGR_PLLSAIM)
+  MODIFY_REG(RCC->PLLSAICFGR, RCC_PLLSAICFGR_PLLSAIM, PLLM);
+#else
+  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLM, PLLM);
+#endif /* RCC_PLLSAICFGR_PLLSAIM */
+  MODIFY_REG(RCC->PLLSAICFGR, RCC_PLLSAICFGR_PLLSAIN | RCC_PLLSAICFGR_PLLSAIP, PLLN << RCC_PLLSAICFGR_PLLSAIN_Pos | PLLP);
+}
+#endif /* RCC_PLLSAICFGR_PLLSAIP */
+
+#if defined(LTDC)
+/**
+  * @brief  Configure PLLSAI used for LTDC domain clock
+  * @note PLL Source and PLLM Divider can be written only when PLL,
+  *       PLLI2S and PLLSAI(*) are disabled
+  * @note PLLN/PLLR can be written only when PLLSAI is disabled
+  * @note This  can be selected for LTDC
+  * @rmtoll PLLCFGR      PLLSRC        LL_RCC_PLLSAI_ConfigDomain_LTDC\n
+  *         PLLCFGR      PLLM          LL_RCC_PLLSAI_ConfigDomain_LTDC\n
+  *         PLLSAICFGR   PLLSAIN       LL_RCC_PLLSAI_ConfigDomain_LTDC\n
+  *         PLLSAICFGR   PLLSAIR       LL_RCC_PLLSAI_ConfigDomain_LTDC\n
+  *         DCKCFGR      PLLSAIDIVR    LL_RCC_PLLSAI_ConfigDomain_LTDC
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSOURCE_HSI
+  *         @arg @ref LL_RCC_PLLSOURCE_HSE
+  * @param  PLLM This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_2
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_3
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_4
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_5
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_6
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_7
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_8
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_9
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_10
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_11
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_12
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_13
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_14
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_15
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_16
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_17
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_18
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_19
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_20
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_21
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_22
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_23
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_24
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_25
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_26
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_27
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_28
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_29
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_30
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_31
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_32
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_33
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_34
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_35
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_36
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_37
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_38
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_39
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_40
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_41
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_42
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_43
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_44
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_45
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_46
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_47
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_48
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_49
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_50
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_51
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_52
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_53
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_54
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_55
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_56
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_57
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_58
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_59
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_60
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_61
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_62
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_63
+  * @param  PLLN Between 49/50(*) and 432
+  *
+  *         (*) value not defined in all devices.
+  * @param  PLLR This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSAIR_DIV_2
+  *         @arg @ref LL_RCC_PLLSAIR_DIV_3
+  *         @arg @ref LL_RCC_PLLSAIR_DIV_4
+  *         @arg @ref LL_RCC_PLLSAIR_DIV_5
+  *         @arg @ref LL_RCC_PLLSAIR_DIV_6
+  *         @arg @ref LL_RCC_PLLSAIR_DIV_7
+  * @param  PLLDIVR This parameter can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSAIDIVR_DIV_2
+  *         @arg @ref LL_RCC_PLLSAIDIVR_DIV_4
+  *         @arg @ref LL_RCC_PLLSAIDIVR_DIV_8
+  *         @arg @ref LL_RCC_PLLSAIDIVR_DIV_16
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_PLLSAI_ConfigDomain_LTDC(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR,
+                                                     uint32_t PLLDIVR)
+{
+  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, Source | PLLM);
+  MODIFY_REG(RCC->PLLSAICFGR, RCC_PLLSAICFGR_PLLSAIN | RCC_PLLSAICFGR_PLLSAIR, PLLN << RCC_PLLSAICFGR_PLLSAIN_Pos | PLLR);
+  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_PLLSAIDIVR, PLLDIVR);
+}
+#endif /* LTDC */
+
+/**
+  * @brief  Get division factor for PLLSAI input clock
+  * @rmtoll PLLCFGR      PLLM          LL_RCC_PLLSAI_GetDivider\n
+  *         PLLSAICFGR   PLLSAIM       LL_RCC_PLLSAI_GetDivider
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_2
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_3
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_4
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_5
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_6
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_7
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_8
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_9
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_10
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_11
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_12
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_13
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_14
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_15
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_16
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_17
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_18
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_19
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_20
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_21
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_22
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_23
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_24
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_25
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_26
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_27
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_28
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_29
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_30
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_31
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_32
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_33
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_34
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_35
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_36
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_37
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_38
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_39
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_40
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_41
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_42
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_43
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_44
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_45
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_46
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_47
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_48
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_49
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_50
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_51
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_52
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_53
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_54
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_55
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_56
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_57
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_58
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_59
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_60
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_61
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_62
+  *         @arg @ref LL_RCC_PLLSAIM_DIV_63
+  */
+__STATIC_INLINE uint32_t LL_RCC_PLLSAI_GetDivider(void)
+{
+#if defined(RCC_PLLSAICFGR_PLLSAIM)
+  return (uint32_t)(READ_BIT(RCC->PLLSAICFGR, RCC_PLLSAICFGR_PLLSAIM));
+#else
+  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
+#endif /* RCC_PLLSAICFGR_PLLSAIM */
+}
+
+/**
+  * @brief  Get SAIPLL multiplication factor for VCO
+  * @rmtoll PLLSAICFGR  PLLSAIN      LL_RCC_PLLSAI_GetN
+  * @retval Between 49/50(*) and 432
+  *
+  *         (*) value not defined in all devices.
+  */
+__STATIC_INLINE uint32_t LL_RCC_PLLSAI_GetN(void)
+{
+  return (uint32_t)(READ_BIT(RCC->PLLSAICFGR, RCC_PLLSAICFGR_PLLSAIN) >> RCC_PLLSAICFGR_PLLSAIN_Pos);
+}
+
+/**
+  * @brief  Get SAIPLL division factor for PLLSAIQ
+  * @rmtoll PLLSAICFGR  PLLSAIQ      LL_RCC_PLLSAI_GetQ
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_2
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_3
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_4
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_5
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_6
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_7
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_8
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_9
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_10
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_11
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_12
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_13
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_14
+  *         @arg @ref LL_RCC_PLLSAIQ_DIV_15
+  */
+__STATIC_INLINE uint32_t LL_RCC_PLLSAI_GetQ(void)
+{
+  return (uint32_t)(READ_BIT(RCC->PLLSAICFGR, RCC_PLLSAICFGR_PLLSAIQ));
+}
+
+#if defined(RCC_PLLSAICFGR_PLLSAIR)
+/**
+  * @brief  Get SAIPLL division factor for PLLSAIR
+  * @note used for PLLSAICLK (SAI clock)
+  * @rmtoll PLLSAICFGR  PLLSAIR      LL_RCC_PLLSAI_GetR
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSAIR_DIV_2
+  *         @arg @ref LL_RCC_PLLSAIR_DIV_3
+  *         @arg @ref LL_RCC_PLLSAIR_DIV_4
+  *         @arg @ref LL_RCC_PLLSAIR_DIV_5
+  *         @arg @ref LL_RCC_PLLSAIR_DIV_6
+  *         @arg @ref LL_RCC_PLLSAIR_DIV_7
+  */
+__STATIC_INLINE uint32_t LL_RCC_PLLSAI_GetR(void)
+{
+  return (uint32_t)(READ_BIT(RCC->PLLSAICFGR, RCC_PLLSAICFGR_PLLSAIR));
+}
+#endif /* RCC_PLLSAICFGR_PLLSAIR */
+
+#if defined(RCC_PLLSAICFGR_PLLSAIP)
+/**
+  * @brief  Get SAIPLL division factor for PLLSAIP
+  * @note used for PLL48MCLK (48M domain clock)
+  * @rmtoll PLLSAICFGR  PLLSAIP      LL_RCC_PLLSAI_GetP
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSAIP_DIV_2
+  *         @arg @ref LL_RCC_PLLSAIP_DIV_4
+  *         @arg @ref LL_RCC_PLLSAIP_DIV_6
+  *         @arg @ref LL_RCC_PLLSAIP_DIV_8
+  */
+__STATIC_INLINE uint32_t LL_RCC_PLLSAI_GetP(void)
+{
+  return (uint32_t)(READ_BIT(RCC->PLLSAICFGR, RCC_PLLSAICFGR_PLLSAIP));
+}
+#endif /* RCC_PLLSAICFGR_PLLSAIP */
+
+/**
+  * @brief  Get SAIPLL division factor for PLLSAIDIVQ
+  * @note used PLLSAICLK selected (SAI clock)
+  * @rmtoll DCKCFGR   PLLSAIDIVQ      LL_RCC_PLLSAI_GetDIVQ
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_1
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_2
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_3
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_4
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_5
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_6
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_7
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_8
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_9
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_10
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_11
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_12
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_13
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_14
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_15
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_16
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_17
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_18
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_19
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_20
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_21
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_22
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_23
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_24
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_25
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_26
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_27
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_28
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_29
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_30
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_31
+  *         @arg @ref LL_RCC_PLLSAIDIVQ_DIV_32
+  */
+__STATIC_INLINE uint32_t LL_RCC_PLLSAI_GetDIVQ(void)
+{
+  return (uint32_t)(READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_PLLSAIDIVQ));
+}
+
+#if defined(RCC_DCKCFGR_PLLSAIDIVR)
+/**
+  * @brief  Get SAIPLL division factor for PLLSAIDIVR
+  * @note used for LTDC domain clock
+  * @rmtoll DCKCFGR  PLLSAIDIVR      LL_RCC_PLLSAI_GetDIVR
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_RCC_PLLSAIDIVR_DIV_2
+  *         @arg @ref LL_RCC_PLLSAIDIVR_DIV_4
+  *         @arg @ref LL_RCC_PLLSAIDIVR_DIV_8
+  *         @arg @ref LL_RCC_PLLSAIDIVR_DIV_16
+  */
+__STATIC_INLINE uint32_t LL_RCC_PLLSAI_GetDIVR(void)
+{
+  return (uint32_t)(READ_BIT(RCC->DCKCFGR, RCC_DCKCFGR_PLLSAIDIVR));
+}
+#endif /* RCC_DCKCFGR_PLLSAIDIVR */
+
+/**
+  * @}
+  */
+#endif /* RCC_PLLSAI_SUPPORT */
+
+/** @defgroup RCC_LL_EF_FLAG_Management FLAG Management
+  * @{
+  */
+
+/**
+  * @brief  Clear LSI ready interrupt flag
+  * @rmtoll CIR         LSIRDYC       LL_RCC_ClearFlag_LSIRDY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_ClearFlag_LSIRDY(void)
+{
+  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC);
+}
+
+/**
+  * @brief  Clear LSE ready interrupt flag
+  * @rmtoll CIR         LSERDYC       LL_RCC_ClearFlag_LSERDY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_ClearFlag_LSERDY(void)
+{
+  SET_BIT(RCC->CIR, RCC_CIR_LSERDYC);
+}
+
+/**
+  * @brief  Clear HSI ready interrupt flag
+  * @rmtoll CIR         HSIRDYC       LL_RCC_ClearFlag_HSIRDY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_ClearFlag_HSIRDY(void)
+{
+  SET_BIT(RCC->CIR, RCC_CIR_HSIRDYC);
+}
+
+/**
+  * @brief  Clear HSE ready interrupt flag
+  * @rmtoll CIR         HSERDYC       LL_RCC_ClearFlag_HSERDY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_ClearFlag_HSERDY(void)
+{
+  SET_BIT(RCC->CIR, RCC_CIR_HSERDYC);
+}
+
+/**
+  * @brief  Clear PLL ready interrupt flag
+  * @rmtoll CIR         PLLRDYC       LL_RCC_ClearFlag_PLLRDY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_ClearFlag_PLLRDY(void)
+{
+  SET_BIT(RCC->CIR, RCC_CIR_PLLRDYC);
+}
+
+#if defined(RCC_PLLI2S_SUPPORT)
+/**
+  * @brief  Clear PLLI2S ready interrupt flag
+  * @rmtoll CIR         PLLI2SRDYC   LL_RCC_ClearFlag_PLLI2SRDY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_ClearFlag_PLLI2SRDY(void)
+{
+  SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
+}
+
+#endif /* RCC_PLLI2S_SUPPORT */
+
+#if defined(RCC_PLLSAI_SUPPORT)
+/**
+  * @brief  Clear PLLSAI ready interrupt flag
+  * @rmtoll CIR         PLLSAIRDYC   LL_RCC_ClearFlag_PLLSAIRDY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_ClearFlag_PLLSAIRDY(void)
+{
+  SET_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYC);
+}
+
+#endif /* RCC_PLLSAI_SUPPORT */
+
+/**
+  * @brief  Clear Clock security system interrupt flag
+  * @rmtoll CIR         CSSC          LL_RCC_ClearFlag_HSECSS
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_ClearFlag_HSECSS(void)
+{
+  SET_BIT(RCC->CIR, RCC_CIR_CSSC);
+}
+
+/**
+  * @brief  Check if LSI ready interrupt occurred or not
+  * @rmtoll CIR         LSIRDYF       LL_RCC_IsActiveFlag_LSIRDY
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSIRDY(void)
+{
+  return (READ_BIT(RCC->CIR, RCC_CIR_LSIRDYF) == (RCC_CIR_LSIRDYF));
+}
+
+/**
+  * @brief  Check if LSE ready interrupt occurred or not
+  * @rmtoll CIR         LSERDYF       LL_RCC_IsActiveFlag_LSERDY
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LSERDY(void)
+{
+  return (READ_BIT(RCC->CIR, RCC_CIR_LSERDYF) == (RCC_CIR_LSERDYF));
+}
+
+/**
+  * @brief  Check if HSI ready interrupt occurred or not
+  * @rmtoll CIR         HSIRDYF       LL_RCC_IsActiveFlag_HSIRDY
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSIRDY(void)
+{
+  return (READ_BIT(RCC->CIR, RCC_CIR_HSIRDYF) == (RCC_CIR_HSIRDYF));
+}
+
+/**
+  * @brief  Check if HSE ready interrupt occurred or not
+  * @rmtoll CIR         HSERDYF       LL_RCC_IsActiveFlag_HSERDY
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSERDY(void)
+{
+  return (READ_BIT(RCC->CIR, RCC_CIR_HSERDYF) == (RCC_CIR_HSERDYF));
+}
+
+/**
+  * @brief  Check if PLL ready interrupt occurred or not
+  * @rmtoll CIR         PLLRDYF       LL_RCC_IsActiveFlag_PLLRDY
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLLRDY(void)
+{
+  return (READ_BIT(RCC->CIR, RCC_CIR_PLLRDYF) == (RCC_CIR_PLLRDYF));
+}
+
+#if defined(RCC_PLLI2S_SUPPORT)
+/**
+  * @brief  Check if PLLI2S ready interrupt occurred or not
+  * @rmtoll CIR         PLLI2SRDYF   LL_RCC_IsActiveFlag_PLLI2SRDY
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLLI2SRDY(void)
+{
+  return (READ_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYF) == (RCC_CIR_PLLI2SRDYF));
+}
+#endif /* RCC_PLLI2S_SUPPORT */
+
+#if defined(RCC_PLLSAI_SUPPORT)
+/**
+  * @brief  Check if PLLSAI ready interrupt occurred or not
+  * @rmtoll CIR         PLLSAIRDYF   LL_RCC_IsActiveFlag_PLLSAIRDY
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PLLSAIRDY(void)
+{
+  return (READ_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYF) == (RCC_CIR_PLLSAIRDYF));
+}
+#endif /* RCC_PLLSAI_SUPPORT */
+
+/**
+  * @brief  Check if Clock security system interrupt occurred or not
+  * @rmtoll CIR         CSSF          LL_RCC_IsActiveFlag_HSECSS
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HSECSS(void)
+{
+  return (READ_BIT(RCC->CIR, RCC_CIR_CSSF) == (RCC_CIR_CSSF));
+}
+
+/**
+  * @brief  Check if RCC flag Independent Watchdog reset is set or not.
+  * @rmtoll CSR          IWDGRSTF      LL_RCC_IsActiveFlag_IWDGRST
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_IWDGRST(void)
+{
+  return (READ_BIT(RCC->CSR, RCC_CSR_IWDGRSTF) == (RCC_CSR_IWDGRSTF));
+}
+
+/**
+  * @brief  Check if RCC flag Low Power reset is set or not.
+  * @rmtoll CSR          LPWRRSTF      LL_RCC_IsActiveFlag_LPWRRST
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_LPWRRST(void)
+{
+  return (READ_BIT(RCC->CSR, RCC_CSR_LPWRRSTF) == (RCC_CSR_LPWRRSTF));
+}
+
+/**
+  * @brief  Check if RCC flag Pin reset is set or not.
+  * @rmtoll CSR          PINRSTF       LL_RCC_IsActiveFlag_PINRST
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PINRST(void)
+{
+  return (READ_BIT(RCC->CSR, RCC_CSR_PINRSTF) == (RCC_CSR_PINRSTF));
+}
+
+/**
+  * @brief  Check if RCC flag POR/PDR reset is set or not.
+  * @rmtoll CSR          PORRSTF       LL_RCC_IsActiveFlag_PORRST
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PORRST(void)
+{
+  return (READ_BIT(RCC->CSR, RCC_CSR_PORRSTF) == (RCC_CSR_PORRSTF));
+}
+
+/**
+  * @brief  Check if RCC flag Software reset is set or not.
+  * @rmtoll CSR          SFTRSTF       LL_RCC_IsActiveFlag_SFTRST
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SFTRST(void)
+{
+  return (READ_BIT(RCC->CSR, RCC_CSR_SFTRSTF) == (RCC_CSR_SFTRSTF));
+}
+
+/**
+  * @brief  Check if RCC flag Window Watchdog reset is set or not.
+  * @rmtoll CSR          WWDGRSTF      LL_RCC_IsActiveFlag_WWDGRST
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_WWDGRST(void)
+{
+  return (READ_BIT(RCC->CSR, RCC_CSR_WWDGRSTF) == (RCC_CSR_WWDGRSTF));
+}
+
+#if defined(RCC_CSR_BORRSTF)
+/**
+  * @brief  Check if RCC flag BOR reset is set or not.
+  * @rmtoll CSR          BORRSTF       LL_RCC_IsActiveFlag_BORRST
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_BORRST(void)
+{
+  return (READ_BIT(RCC->CSR, RCC_CSR_BORRSTF) == (RCC_CSR_BORRSTF));
+}
+#endif /* RCC_CSR_BORRSTF */
+
+/**
+  * @brief  Set RMVF bit to clear the reset flags.
+  * @rmtoll CSR          RMVF          LL_RCC_ClearResetFlags
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_ClearResetFlags(void)
+{
+  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EF_IT_Management IT Management
+  * @{
+  */
+
+/**
+  * @brief  Enable LSI ready interrupt
+  * @rmtoll CIR         LSIRDYIE      LL_RCC_EnableIT_LSIRDY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_EnableIT_LSIRDY(void)
+{
+  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYIE);
+}
+
+/**
+  * @brief  Enable LSE ready interrupt
+  * @rmtoll CIR         LSERDYIE      LL_RCC_EnableIT_LSERDY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_EnableIT_LSERDY(void)
+{
+  SET_BIT(RCC->CIR, RCC_CIR_LSERDYIE);
+}
+
+/**
+  * @brief  Enable HSI ready interrupt
+  * @rmtoll CIR         HSIRDYIE      LL_RCC_EnableIT_HSIRDY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_EnableIT_HSIRDY(void)
+{
+  SET_BIT(RCC->CIR, RCC_CIR_HSIRDYIE);
+}
+
+/**
+  * @brief  Enable HSE ready interrupt
+  * @rmtoll CIR         HSERDYIE      LL_RCC_EnableIT_HSERDY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_EnableIT_HSERDY(void)
+{
+  SET_BIT(RCC->CIR, RCC_CIR_HSERDYIE);
+}
+
+/**
+  * @brief  Enable PLL ready interrupt
+  * @rmtoll CIR         PLLRDYIE      LL_RCC_EnableIT_PLLRDY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_EnableIT_PLLRDY(void)
+{
+  SET_BIT(RCC->CIR, RCC_CIR_PLLRDYIE);
+}
+
+#if defined(RCC_PLLI2S_SUPPORT)
+/**
+  * @brief  Enable PLLI2S ready interrupt
+  * @rmtoll CIR         PLLI2SRDYIE  LL_RCC_EnableIT_PLLI2SRDY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_EnableIT_PLLI2SRDY(void)
+{
+  SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
+}
+#endif /* RCC_PLLI2S_SUPPORT */
+
+#if defined(RCC_PLLSAI_SUPPORT)
+/**
+  * @brief  Enable PLLSAI ready interrupt
+  * @rmtoll CIR         PLLSAIRDYIE  LL_RCC_EnableIT_PLLSAIRDY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_EnableIT_PLLSAIRDY(void)
+{
+  SET_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE);
+}
+#endif /* RCC_PLLSAI_SUPPORT */
+
+/**
+  * @brief  Disable LSI ready interrupt
+  * @rmtoll CIR         LSIRDYIE      LL_RCC_DisableIT_LSIRDY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_DisableIT_LSIRDY(void)
+{
+  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE);
+}
+
+/**
+  * @brief  Disable LSE ready interrupt
+  * @rmtoll CIR         LSERDYIE      LL_RCC_DisableIT_LSERDY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_DisableIT_LSERDY(void)
+{
+  CLEAR_BIT(RCC->CIR, RCC_CIR_LSERDYIE);
+}
+
+/**
+  * @brief  Disable HSI ready interrupt
+  * @rmtoll CIR         HSIRDYIE      LL_RCC_DisableIT_HSIRDY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_DisableIT_HSIRDY(void)
+{
+  CLEAR_BIT(RCC->CIR, RCC_CIR_HSIRDYIE);
+}
+
+/**
+  * @brief  Disable HSE ready interrupt
+  * @rmtoll CIR         HSERDYIE      LL_RCC_DisableIT_HSERDY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_DisableIT_HSERDY(void)
+{
+  CLEAR_BIT(RCC->CIR, RCC_CIR_HSERDYIE);
+}
+
+/**
+  * @brief  Disable PLL ready interrupt
+  * @rmtoll CIR         PLLRDYIE      LL_RCC_DisableIT_PLLRDY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_DisableIT_PLLRDY(void)
+{
+  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLRDYIE);
+}
+
+#if defined(RCC_PLLI2S_SUPPORT)
+/**
+  * @brief  Disable PLLI2S ready interrupt
+  * @rmtoll CIR         PLLI2SRDYIE  LL_RCC_DisableIT_PLLI2SRDY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_DisableIT_PLLI2SRDY(void)
+{
+  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
+}
+
+#endif /* RCC_PLLI2S_SUPPORT */
+
+#if defined(RCC_PLLSAI_SUPPORT)
+/**
+  * @brief  Disable PLLSAI ready interrupt
+  * @rmtoll CIR         PLLSAIRDYIE  LL_RCC_DisableIT_PLLSAIRDY
+  * @retval None
+  */
+__STATIC_INLINE void LL_RCC_DisableIT_PLLSAIRDY(void)
+{
+  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE);
+}
+#endif /* RCC_PLLSAI_SUPPORT */
+
+/**
+  * @brief  Checks if LSI ready interrupt source is enabled or disabled.
+  * @rmtoll CIR         LSIRDYIE      LL_RCC_IsEnabledIT_LSIRDY
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSIRDY(void)
+{
+  return (READ_BIT(RCC->CIR, RCC_CIR_LSIRDYIE) == (RCC_CIR_LSIRDYIE));
+}
+
+/**
+  * @brief  Checks if LSE ready interrupt source is enabled or disabled.
+  * @rmtoll CIR         LSERDYIE      LL_RCC_IsEnabledIT_LSERDY
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_LSERDY(void)
+{
+  return (READ_BIT(RCC->CIR, RCC_CIR_LSERDYIE) == (RCC_CIR_LSERDYIE));
+}
+
+/**
+  * @brief  Checks if HSI ready interrupt source is enabled or disabled.
+  * @rmtoll CIR         HSIRDYIE      LL_RCC_IsEnabledIT_HSIRDY
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSIRDY(void)
+{
+  return (READ_BIT(RCC->CIR, RCC_CIR_HSIRDYIE) == (RCC_CIR_HSIRDYIE));
+}
+
+/**
+  * @brief  Checks if HSE ready interrupt source is enabled or disabled.
+  * @rmtoll CIR         HSERDYIE      LL_RCC_IsEnabledIT_HSERDY
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_HSERDY(void)
+{
+  return (READ_BIT(RCC->CIR, RCC_CIR_HSERDYIE) == (RCC_CIR_HSERDYIE));
+}
+
+/**
+  * @brief  Checks if PLL ready interrupt source is enabled or disabled.
+  * @rmtoll CIR         PLLRDYIE      LL_RCC_IsEnabledIT_PLLRDY
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_PLLRDY(void)
+{
+  return (READ_BIT(RCC->CIR, RCC_CIR_PLLRDYIE) == (RCC_CIR_PLLRDYIE));
+}
+
+#if defined(RCC_PLLI2S_SUPPORT)
+/**
+  * @brief  Checks if PLLI2S ready interrupt source is enabled or disabled.
+  * @rmtoll CIR         PLLI2SRDYIE  LL_RCC_IsEnabledIT_PLLI2SRDY
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_PLLI2SRDY(void)
+{
+  return (READ_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE) == (RCC_CIR_PLLI2SRDYIE));
+}
+
+#endif /* RCC_PLLI2S_SUPPORT */
+
+#if defined(RCC_PLLSAI_SUPPORT)
+/**
+  * @brief  Checks if PLLSAI ready interrupt source is enabled or disabled.
+  * @rmtoll CIR         PLLSAIRDYIE  LL_RCC_IsEnabledIT_PLLSAIRDY
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_RCC_IsEnabledIT_PLLSAIRDY(void)
+{
+  return (READ_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE) == (RCC_CIR_PLLSAIRDYIE));
+}
+#endif /* RCC_PLLSAI_SUPPORT */
+
+/**
+  * @}
+  */
+
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup RCC_LL_EF_Init De-initialization function
+  * @{
+  */
+ErrorStatus LL_RCC_DeInit(void);
+/**
+  * @}
+  */
+
+/** @defgroup RCC_LL_EF_Get_Freq Get system and peripherals clocks frequency functions
+  * @{
+  */
+void        LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks);
+#if defined(FMPI2C1)
+uint32_t LL_RCC_GetFMPI2CClockFreq(uint32_t FMPI2CxSource);
+#endif /* FMPI2C1 */
+#if defined(LPTIM1)
+uint32_t    LL_RCC_GetLPTIMClockFreq(uint32_t LPTIMxSource);
+#endif /* LPTIM1 */
+#if defined(SAI1)
+uint32_t    LL_RCC_GetSAIClockFreq(uint32_t SAIxSource);
+#endif /* SAI1 */
+#if defined(SDIO)
+uint32_t    LL_RCC_GetSDIOClockFreq(uint32_t SDIOxSource);
+#endif /* SDIO */
+#if defined(RNG)
+uint32_t    LL_RCC_GetRNGClockFreq(uint32_t RNGxSource);
+#endif /* RNG */
+#if defined(USB_OTG_FS) || defined(USB_OTG_HS)
+uint32_t    LL_RCC_GetUSBClockFreq(uint32_t USBxSource);
+#endif /* USB_OTG_FS || USB_OTG_HS */
+#if defined(DFSDM1_Channel0)
+uint32_t    LL_RCC_GetDFSDMClockFreq(uint32_t DFSDMxSource);
+uint32_t    LL_RCC_GetDFSDMAudioClockFreq(uint32_t DFSDMxSource);
+#endif /* DFSDM1_Channel0 */
+uint32_t    LL_RCC_GetI2SClockFreq(uint32_t I2SxSource);
+#if defined(CEC)
+uint32_t    LL_RCC_GetCECClockFreq(uint32_t CECxSource);
+#endif /* CEC */
+#if defined(LTDC)
+uint32_t    LL_RCC_GetLTDCClockFreq(uint32_t LTDCxSource);
+#endif /* LTDC */
+#if defined(SPDIFRX)
+uint32_t    LL_RCC_GetSPDIFRXClockFreq(uint32_t SPDIFRXxSource);
+#endif /* SPDIFRX */
+#if defined(DSI)
+uint32_t    LL_RCC_GetDSIClockFreq(uint32_t DSIxSource);
+#endif /* DSI */
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* defined(RCC) */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __STM32F4xx_LL_RCC_H */
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h
new file mode 100644
index 0000000..84ea5c4
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_system.h
@@ -0,0 +1,1711 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_ll_system.h
+  * @author  MCD Application Team
+  * @brief   Header file of SYSTEM LL module.
+  *
+  ******************************************************************************
+  * @attention
+  *
+  *Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  @verbatim
+  ==============================================================================
+                     ##### How to use this driver #####
+  ==============================================================================
+    [..]
+    The LL SYSTEM driver contains a set of generic APIs that can be
+    used by user:
+      (+) Some of the FLASH features need to be handled in the SYSTEM file.
+      (+) Access to DBGCMU registers
+      (+) Access to SYSCFG registers
+
+  @endverbatim
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32F4xx_LL_SYSTEM_H
+#define __STM32F4xx_LL_SYSTEM_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx.h"
+
+/** @addtogroup STM32F4xx_LL_Driver
+  * @{
+  */
+
+#if defined (FLASH) || defined (SYSCFG) || defined (DBGMCU)
+
+/** @defgroup SYSTEM_LL SYSTEM
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup SYSTEM_LL_Private_Constants SYSTEM Private Constants
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+
+/* Exported types ------------------------------------------------------------*/
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup SYSTEM_LL_Exported_Constants SYSTEM Exported Constants
+  * @{
+  */
+
+/** @defgroup SYSTEM_LL_EC_REMAP SYSCFG REMAP
+* @{
+*/
+#define LL_SYSCFG_REMAP_FLASH              (uint32_t)0x00000000                                  /*!< Main Flash memory mapped at 0x00000000              */
+#define LL_SYSCFG_REMAP_SYSTEMFLASH        SYSCFG_MEMRMP_MEM_MODE_0                              /*!< System Flash memory mapped at 0x00000000            */
+#if defined(FSMC_Bank1)
+#define LL_SYSCFG_REMAP_FSMC               SYSCFG_MEMRMP_MEM_MODE_1                              /*!< FSMC(NOR/PSRAM 1 and 2) mapped at 0x00000000        */
+#endif /* FSMC_Bank1 */
+#if defined(FMC_Bank1)
+#define LL_SYSCFG_REMAP_FMC                SYSCFG_MEMRMP_MEM_MODE_1                              /*!< FMC(NOR/PSRAM 1 and 2) mapped at 0x00000000         */
+#define LL_SYSCFG_REMAP_SDRAM              SYSCFG_MEMRMP_MEM_MODE_2                              /*!< FMC/SDRAM mapped at 0x00000000                      */
+#endif /* FMC_Bank1 */
+#define LL_SYSCFG_REMAP_SRAM               (SYSCFG_MEMRMP_MEM_MODE_1 | SYSCFG_MEMRMP_MEM_MODE_0) /*!< SRAM1 mapped at 0x00000000                          */
+
+/**
+  * @}
+  */
+
+#if defined(SYSCFG_PMC_MII_RMII_SEL)
+ /** @defgroup SYSTEM_LL_EC_PMC SYSCFG PMC
+* @{
+*/
+#define LL_SYSCFG_PMC_ETHMII               (uint32_t)0x00000000                                /*!< ETH Media MII interface */
+#define LL_SYSCFG_PMC_ETHRMII              (uint32_t)SYSCFG_PMC_MII_RMII_SEL                   /*!< ETH Media RMII interface */
+
+/**
+  * @}
+  */
+#endif /* SYSCFG_PMC_MII_RMII_SEL */
+
+
+
+#if defined(SYSCFG_MEMRMP_UFB_MODE)
+/** @defgroup SYSTEM_LL_EC_BANKMODE SYSCFG BANK MODE
+  * @{
+  */
+#define LL_SYSCFG_BANKMODE_BANK1          (uint32_t)0x00000000       /*!< Flash Bank 1 base address mapped at 0x0800 0000 (AXI) and 0x0020 0000 (TCM)
+                                                                      and Flash Bank 2 base address mapped at 0x0810 0000 (AXI) and 0x0030 0000 (TCM)*/
+#define LL_SYSCFG_BANKMODE_BANK2          SYSCFG_MEMRMP_UFB_MODE     /*!< Flash Bank 2 base address mapped at 0x0800 0000 (AXI) and 0x0020 0000(TCM)
+                                                                      and Flash Bank 1 base address mapped at 0x0810 0000 (AXI) and 0x0030 0000(TCM) */
+/**
+  * @}
+  */
+#endif /* SYSCFG_MEMRMP_UFB_MODE */
+/** @defgroup SYSTEM_LL_EC_I2C_FASTMODEPLUS SYSCFG I2C FASTMODEPLUS
+  * @{
+  */ 
+#if defined(SYSCFG_CFGR_FMPI2C1_SCL)
+#define LL_SYSCFG_I2C_FASTMODEPLUS_SCL         SYSCFG_CFGR_FMPI2C1_SCL   /*!< Enable Fast Mode Plus on FMPI2C_SCL pin */
+#define LL_SYSCFG_I2C_FASTMODEPLUS_SDA         SYSCFG_CFGR_FMPI2C1_SDA   /*!< Enable Fast Mode Plus on FMPI2C_SDA pin*/
+#endif /* SYSCFG_CFGR_FMPI2C1_SCL */
+/**
+  * @}
+  */
+
+/** @defgroup SYSTEM_LL_EC_EXTI_PORT SYSCFG EXTI PORT
+  * @{
+  */
+#define LL_SYSCFG_EXTI_PORTA               (uint32_t)0               /*!< EXTI PORT A                        */
+#define LL_SYSCFG_EXTI_PORTB               (uint32_t)1               /*!< EXTI PORT B                        */
+#define LL_SYSCFG_EXTI_PORTC               (uint32_t)2               /*!< EXTI PORT C                        */
+#define LL_SYSCFG_EXTI_PORTD               (uint32_t)3               /*!< EXTI PORT D                        */
+#define LL_SYSCFG_EXTI_PORTE               (uint32_t)4               /*!< EXTI PORT E                        */
+#if defined(GPIOF)
+#define LL_SYSCFG_EXTI_PORTF               (uint32_t)5               /*!< EXTI PORT F                        */
+#endif /* GPIOF */
+#if defined(GPIOG)
+#define LL_SYSCFG_EXTI_PORTG               (uint32_t)6               /*!< EXTI PORT G                        */
+#endif /* GPIOG */
+#define LL_SYSCFG_EXTI_PORTH               (uint32_t)7               /*!< EXTI PORT H                        */
+#if defined(GPIOI)
+#define LL_SYSCFG_EXTI_PORTI               (uint32_t)8               /*!< EXTI PORT I                        */
+#endif /* GPIOI */
+#if defined(GPIOJ)
+#define LL_SYSCFG_EXTI_PORTJ               (uint32_t)9               /*!< EXTI PORT J                        */
+#endif /* GPIOJ */
+#if defined(GPIOK)
+#define LL_SYSCFG_EXTI_PORTK               (uint32_t)10              /*!< EXTI PORT k                        */
+#endif /* GPIOK */
+/**
+  * @}
+  */
+
+/** @defgroup SYSTEM_LL_EC_EXTI_LINE SYSCFG EXTI LINE
+  * @{
+  */
+#define LL_SYSCFG_EXTI_LINE0               (uint32_t)(0x000FU << 16 | 0)  /*!< EXTI_POSITION_0  | EXTICR[0] */
+#define LL_SYSCFG_EXTI_LINE1               (uint32_t)(0x00F0U << 16 | 0)  /*!< EXTI_POSITION_4  | EXTICR[0] */
+#define LL_SYSCFG_EXTI_LINE2               (uint32_t)(0x0F00U << 16 | 0)  /*!< EXTI_POSITION_8  | EXTICR[0] */
+#define LL_SYSCFG_EXTI_LINE3               (uint32_t)(0xF000U << 16 | 0)  /*!< EXTI_POSITION_12 | EXTICR[0] */
+#define LL_SYSCFG_EXTI_LINE4               (uint32_t)(0x000FU << 16 | 1)  /*!< EXTI_POSITION_0  | EXTICR[1] */
+#define LL_SYSCFG_EXTI_LINE5               (uint32_t)(0x00F0U << 16 | 1)  /*!< EXTI_POSITION_4  | EXTICR[1] */
+#define LL_SYSCFG_EXTI_LINE6               (uint32_t)(0x0F00U << 16 | 1)  /*!< EXTI_POSITION_8  | EXTICR[1] */
+#define LL_SYSCFG_EXTI_LINE7               (uint32_t)(0xF000U << 16 | 1)  /*!< EXTI_POSITION_12 | EXTICR[1] */
+#define LL_SYSCFG_EXTI_LINE8               (uint32_t)(0x000FU << 16 | 2)  /*!< EXTI_POSITION_0  | EXTICR[2] */
+#define LL_SYSCFG_EXTI_LINE9               (uint32_t)(0x00F0U << 16 | 2)  /*!< EXTI_POSITION_4  | EXTICR[2] */
+#define LL_SYSCFG_EXTI_LINE10              (uint32_t)(0x0F00U << 16 | 2)  /*!< EXTI_POSITION_8  | EXTICR[2] */
+#define LL_SYSCFG_EXTI_LINE11              (uint32_t)(0xF000U << 16 | 2)  /*!< EXTI_POSITION_12 | EXTICR[2] */
+#define LL_SYSCFG_EXTI_LINE12              (uint32_t)(0x000FU << 16 | 3)  /*!< EXTI_POSITION_0  | EXTICR[3] */
+#define LL_SYSCFG_EXTI_LINE13              (uint32_t)(0x00F0U << 16 | 3)  /*!< EXTI_POSITION_4  | EXTICR[3] */
+#define LL_SYSCFG_EXTI_LINE14              (uint32_t)(0x0F00U << 16 | 3)  /*!< EXTI_POSITION_8  | EXTICR[3] */
+#define LL_SYSCFG_EXTI_LINE15              (uint32_t)(0xF000U << 16 | 3)  /*!< EXTI_POSITION_12 | EXTICR[3] */
+/**
+  * @}
+  */
+
+/** @defgroup SYSTEM_LL_EC_TIMBREAK SYSCFG TIMER BREAK
+  * @{
+  */
+#if defined(SYSCFG_CFGR2_LOCKUP_LOCK)
+#define LL_SYSCFG_TIMBREAK_LOCKUP          SYSCFG_CFGR2_LOCKUP_LOCK   /*!< Enables and locks the LOCKUP output of CortexM4 
+                                                                      with Break Input of TIM1/8                                    */
+#define LL_SYSCFG_TIMBREAK_PVD             SYSCFG_CFGR2_PVD_LOCK      /*!< Enables and locks the PVD connection with TIM1/8 Break Input 
+                                                                      and also the PVDE and PLS bits of the Power Control Interface  */
+#endif /* SYSCFG_CFGR2_CLL */
+/**
+  * @}
+  */
+
+#if defined(SYSCFG_MCHDLYCR_BSCKSEL)
+/** @defgroup SYSTEM_LL_DFSDM_BitStream_ClockSource SYSCFG MCHDLY BCKKSEL
+  * @{
+  */
+#define LL_SYSCFG_BITSTREAM_CLOCK_TIM2OC1          (uint32_t)0x00000000
+#define LL_SYSCFG_BITSTREAM_CLOCK_DFSDM2           SYSCFG_MCHDLYCR_BSCKSEL
+/**
+  * @}
+  */
+/** @defgroup SYSTEM_LL_DFSDM_MCHDLYEN              SYSCFG MCHDLY MCHDLYEN
+  * @{
+  */  
+#define LL_SYSCFG_DFSDM1_MCHDLYEN                  SYSCFG_MCHDLYCR_MCHDLY1EN
+#define LL_SYSCFG_DFSDM2_MCHDLYEN                  SYSCFG_MCHDLYCR_MCHDLY2EN
+/**
+  * @}
+  */
+/** @defgroup SYSTEM_LL_DFSDM_DataIn0_Source       SYSCFG MCHDLY DFSDMD0SEL
+  * @{
+  */
+#define LL_SYSCFG_DFSDM1_DataIn0                   SYSCFG_MCHDLYCR_DFSDM1D0SEL
+#define LL_SYSCFG_DFSDM2_DataIn0                   SYSCFG_MCHDLYCR_DFSDM2D0SEL
+
+#define LL_SYSCFG_DFSDM1_DataIn0_PAD               (uint32_t)((SYSCFG_MCHDLYCR_DFSDM1D0SEL << 16) | 0x00000000)
+#define LL_SYSCFG_DFSDM1_DataIn0_DM                (uint32_t)((SYSCFG_MCHDLYCR_DFSDM1D0SEL << 16) | SYSCFG_MCHDLYCR_DFSDM1D0SEL)
+#define LL_SYSCFG_DFSDM2_DataIn0_PAD               (uint32_t)((SYSCFG_MCHDLYCR_DFSDM2D0SEL << 16) | 0x00000000)
+#define LL_SYSCFG_DFSDM2_DataIn0_DM                (uint32_t)((SYSCFG_MCHDLYCR_DFSDM2D0SEL << 16) | SYSCFG_MCHDLYCR_DFSDM2D0SEL)
+/**
+  * @}
+  */
+/** @defgroup SYSTEM_LL_DFSDM_DataIn2_Source       SYSCFG MCHDLY DFSDMD2SEL
+  * @{
+  */   
+#define LL_SYSCFG_DFSDM1_DataIn2                   SYSCFG_MCHDLYCR_DFSDM1D2SEL
+#define LL_SYSCFG_DFSDM2_DataIn2                   SYSCFG_MCHDLYCR_DFSDM2D2SEL
+
+#define LL_SYSCFG_DFSDM1_DataIn2_PAD               (uint32_t)((SYSCFG_MCHDLYCR_DFSDM1D2SEL << 16) | 0x00000000)
+#define LL_SYSCFG_DFSDM1_DataIn2_DM                (uint32_t)((SYSCFG_MCHDLYCR_DFSDM1D2SEL << 16) | SYSCFG_MCHDLYCR_DFSDM1D2SEL)
+#define LL_SYSCFG_DFSDM2_DataIn2_PAD               (uint32_t)((SYSCFG_MCHDLYCR_DFSDM2D2SEL << 16) | 0x00000000)
+#define LL_SYSCFG_DFSDM2_DataIn2_DM                (uint32_t)((SYSCFG_MCHDLYCR_DFSDM2D2SEL << 16) | SYSCFG_MCHDLYCR_DFSDM2D2SEL)
+/**
+  * @}
+  */
+/** @defgroup SYSTEM_LL_DFSDM1_TIM4OC2_BitstreamDistribution  SYSCFG MCHDLY DFSDM1CK02SEL
+  * @{
+  */ 
+#define LL_SYSCFG_DFSDM1_TIM4OC2_CLKIN0           (uint32_t)0x00000000
+#define LL_SYSCFG_DFSDM1_TIM4OC2_CLKIN2           SYSCFG_MCHDLYCR_DFSDM1CK02SEL
+/**
+  * @}
+  */
+/** @defgroup SYSTEM_LL_DFSDM1_TIM4OC1_BitstreamDistribution  SYSCFG MCHDLY DFSDM1CK13SEL
+  * @{
+  */ 
+#define LL_SYSCFG_DFSDM1_TIM4OC1_CLKIN1           (uint32_t)0x00000000
+#define LL_SYSCFG_DFSDM1_TIM4OC1_CLKIN3           SYSCFG_MCHDLYCR_DFSDM1CK13SEL
+/**
+  * @}
+  */
+/** @defgroup SYSTEM_LL_DFSDM1_CLKIN_SourceSelection SYSCFG MCHDLY DFSDMCFG
+  * @{
+  */
+#define LL_SYSCFG_DFSDM1_CKIN_PAD                 (uint32_t)0x00000000
+#define LL_SYSCFG_DFSDM1_CKIN_DM                  SYSCFG_MCHDLYCR_DFSDM1CFG
+/**
+  * @}
+  */
+/** @defgroup SYSTEM_LL_DFSDM1_CLKOUT_SourceSelection SYSCFG MCHDLY DFSDM1CKOSEL
+  * @{
+  */ 
+#define LL_SYSCFG_DFSDM1_CKOUT                    (uint32_t)0x00000000
+#define LL_SYSCFG_DFSDM1_CKOUT_M27                SYSCFG_MCHDLYCR_DFSDM1CKOSEL
+/**
+  * @}
+  */
+
+/** @defgroup SYSTEM_LL_DFSDM2_DataIn4_SourceSelection SYSCFG MCHDLY DFSDM2D4SEL
+  * @{
+  */ 
+#define LL_SYSCFG_DFSDM2_DataIn4_PAD              (uint32_t)0x00000000
+#define LL_SYSCFG_DFSDM2_DataIn4_DM               SYSCFG_MCHDLYCR_DFSDM2D4SEL
+/**
+  * @}
+  */
+/** @defgroup SYSTEM_LL_DFSDM2_DataIn6_SourceSelection SYSCFG MCHDLY DFSDM2D6SEL
+  * @{
+  */ 
+#define LL_SYSCFG_DFSDM2_DataIn6_PAD              (uint32_t)0x00000000
+#define LL_SYSCFG_DFSDM2_DataIn6_DM               SYSCFG_MCHDLYCR_DFSDM2D6SEL
+/**
+  * @}
+  */
+/** @defgroup SYSTEM_LL_DFSDM2_TIM3OC4_BitstreamDistribution  SYSCFG MCHDLY DFSDM2CK04SEL
+  * @{
+  */ 
+#define LL_SYSCFG_DFSDM2_TIM3OC4_CLKIN0           (uint32_t)0x00000000
+#define LL_SYSCFG_DFSDM2_TIM3OC4_CLKIN4           SYSCFG_MCHDLYCR_DFSDM2CK04SEL
+/**
+  * @}
+  */
+/** @defgroup SYSTEM_LL_DFSDM2_TIM3OC3_BitstreamDistribution  SYSCFG MCHDLY DFSDM2CK15SEL
+  * @{
+  */ 
+#define LL_SYSCFG_DFSDM2_TIM3OC3_CLKIN1           (uint32_t)0x00000000
+#define LL_SYSCFG_DFSDM2_TIM3OC3_CLKIN5           SYSCFG_MCHDLYCR_DFSDM2CK15SEL
+/**
+  * @}
+  */
+/** @defgroup SYSTEM_LL_DFSDM2_TIM3OC2_BitstreamDistribution  SYSCFG MCHDLY DFSDM2CK26SEL
+  * @{
+  */ 
+#define LL_SYSCFG_DFSDM2_TIM3OC2_CLKIN2           (uint32_t)0x00000000
+#define LL_SYSCFG_DFSDM2_TIM3OC2_CLKIN6           SYSCFG_MCHDLYCR_DFSDM2CK26SEL
+/**
+  * @}
+  */
+/** @defgroup SYSTEM_LL_DFSDM2_TIM3OC1_BitstreamDistribution  SYSCFG MCHDLY DFSDM2CK37SEL
+  * @{
+  */ 
+#define LL_SYSCFG_DFSDM2_TIM3OC1_CLKIN3           (uint32_t)0x00000000
+#define LL_SYSCFG_DFSDM2_TIM3OC1_CLKIN7           SYSCFG_MCHDLYCR_DFSDM2CK37SEL
+/**
+  * @}
+  */
+/** @defgroup SYSTEM_LL_DFSDM2_CLKIN_SourceSelection SYSCFG MCHDLY DFSDM2CFG
+  * @{
+  */ 
+#define LL_SYSCFG_DFSDM2_CKIN_PAD                 (uint32_t)0x00000000
+#define LL_SYSCFG_DFSDM2_CKIN_DM                  SYSCFG_MCHDLYCR_DFSDM2CFG
+/**
+  * @}
+  */
+/** @defgroup SYSTEM_LL_DFSDM2_CLKOUT_SourceSelection SYSCFG MCHDLY DFSDM2CKOSEL
+  * @{
+  */ 
+#define LL_SYSCFG_DFSDM2_CKOUT                    (uint32_t)0x00000000
+#define LL_SYSCFG_DFSDM2_CKOUT_M27                SYSCFG_MCHDLYCR_DFSDM2CKOSEL
+/**
+  * @}
+  */ 
+#endif /* SYSCFG_MCHDLYCR_BSCKSEL */  
+
+/** @defgroup SYSTEM_LL_EC_TRACE DBGMCU TRACE Pin Assignment
+  * @{
+  */
+#define LL_DBGMCU_TRACE_NONE               0x00000000U                                     /*!< TRACE pins not assigned (default state) */
+#define LL_DBGMCU_TRACE_ASYNCH             DBGMCU_CR_TRACE_IOEN                            /*!< TRACE pin assignment for Asynchronous Mode */
+#define LL_DBGMCU_TRACE_SYNCH_SIZE1        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE_0) /*!< TRACE pin assignment for Synchronous Mode with a TRACEDATA size of 1 */
+#define LL_DBGMCU_TRACE_SYNCH_SIZE2        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE_1) /*!< TRACE pin assignment for Synchronous Mode with a TRACEDATA size of 2 */
+#define LL_DBGMCU_TRACE_SYNCH_SIZE4        (DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE)   /*!< TRACE pin assignment for Synchronous Mode with a TRACEDATA size of 4 */
+/**
+  * @}
+  */
+
+/** @defgroup SYSTEM_LL_EC_APB1_GRP1_STOP_IP DBGMCU APB1 GRP1 STOP IP
+  * @{
+  */
+#if defined(DBGMCU_APB1_FZ_DBG_TIM2_STOP)
+#define LL_DBGMCU_APB1_GRP1_TIM2_STOP      DBGMCU_APB1_FZ_DBG_TIM2_STOP          /*!< TIM2 counter stopped when core is halted */
+#endif /* DBGMCU_APB1_FZ_DBG_TIM2_STOP */
+#if defined(DBGMCU_APB1_FZ_DBG_TIM3_STOP)
+#define LL_DBGMCU_APB1_GRP1_TIM3_STOP      DBGMCU_APB1_FZ_DBG_TIM3_STOP          /*!< TIM3 counter stopped when core is halted */
+#endif /* DBGMCU_APB1_FZ_DBG_TIM3_STOP */
+#if defined(DBGMCU_APB1_FZ_DBG_TIM4_STOP)
+#define LL_DBGMCU_APB1_GRP1_TIM4_STOP      DBGMCU_APB1_FZ_DBG_TIM4_STOP          /*!< TIM4 counter stopped when core is halted */
+#endif /* DBGMCU_APB1_FZ_DBG_TIM4_STOP */
+#define LL_DBGMCU_APB1_GRP1_TIM5_STOP      DBGMCU_APB1_FZ_DBG_TIM5_STOP          /*!< TIM5 counter stopped when core is halted */
+#if defined(DBGMCU_APB1_FZ_DBG_TIM6_STOP)
+#define LL_DBGMCU_APB1_GRP1_TIM6_STOP      DBGMCU_APB1_FZ_DBG_TIM6_STOP          /*!< TIM6 counter stopped when core is halted */
+#endif /* DBGMCU_APB1_FZ_DBG_TIM6_STOP */
+#if defined(DBGMCU_APB1_FZ_DBG_TIM7_STOP)
+#define LL_DBGMCU_APB1_GRP1_TIM7_STOP      DBGMCU_APB1_FZ_DBG_TIM7_STOP          /*!< TIM7 counter stopped when core is halted */
+#endif /* DBGMCU_APB1_FZ_DBG_TIM7_STOP */
+#if defined(DBGMCU_APB1_FZ_DBG_TIM12_STOP)
+#define LL_DBGMCU_APB1_GRP1_TIM12_STOP     DBGMCU_APB1_FZ_DBG_TIM12_STOP         /*!< TIM12 counter stopped when core is halted */
+#endif /* DBGMCU_APB1_FZ_DBG_TIM12_STOP */
+#if defined(DBGMCU_APB1_FZ_DBG_TIM13_STOP)
+#define LL_DBGMCU_APB1_GRP1_TIM13_STOP     DBGMCU_APB1_FZ_DBG_TIM13_STOP         /*!< TIM13 counter stopped when core is halted */
+#endif /* DBGMCU_APB1_FZ_DBG_TIM13_STOP */
+#if defined(DBGMCU_APB1_FZ_DBG_TIM14_STOP)
+#define LL_DBGMCU_APB1_GRP1_TIM14_STOP     DBGMCU_APB1_FZ_DBG_TIM14_STOP         /*!< TIM14 counter stopped when core is halted */
+#endif /* DBGMCU_APB1_FZ_DBG_TIM14_STOP */
+#if defined(DBGMCU_APB1_FZ_DBG_LPTIM_STOP)
+#define LL_DBGMCU_APB1_GRP1_LPTIM_STOP     DBGMCU_APB1_FZ_DBG_LPTIM_STOP         /*!< LPTIM counter stopped when core is halted */
+#endif /* DBGMCU_APB1_FZ_DBG_LPTIM_STOP */
+#define LL_DBGMCU_APB1_GRP1_RTC_STOP       DBGMCU_APB1_FZ_DBG_RTC_STOP           /*!< RTC counter stopped when core is halted */
+#define LL_DBGMCU_APB1_GRP1_WWDG_STOP      DBGMCU_APB1_FZ_DBG_WWDG_STOP          /*!< Debug Window Watchdog stopped when Core is halted */
+#define LL_DBGMCU_APB1_GRP1_IWDG_STOP      DBGMCU_APB1_FZ_DBG_IWDG_STOP          /*!< Debug Independent Watchdog stopped when Core is halted */
+#define LL_DBGMCU_APB1_GRP1_I2C1_STOP      DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT /*!< I2C1 SMBUS timeout mode stopped when Core is halted */
+#define LL_DBGMCU_APB1_GRP1_I2C2_STOP      DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT /*!< I2C2 SMBUS timeout mode stopped when Core is halted */
+#if defined(DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT)
+#define LL_DBGMCU_APB1_GRP1_I2C3_STOP      DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT /*!< I2C3 SMBUS timeout mode stopped when Core is halted */
+#endif /* DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT */
+#if defined(DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT)
+#define LL_DBGMCU_APB1_GRP1_I2C4_STOP      DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT /*!< I2C4 SMBUS timeout mode stopped when Core is halted */
+#endif /* DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT */
+#if defined(DBGMCU_APB1_FZ_DBG_CAN1_STOP)
+#define LL_DBGMCU_APB1_GRP1_CAN1_STOP      DBGMCU_APB1_FZ_DBG_CAN1_STOP          /*!< CAN1 debug stopped when Core is halted  */
+#endif /* DBGMCU_APB1_FZ_DBG_CAN1_STOP */
+#if defined(DBGMCU_APB1_FZ_DBG_CAN2_STOP)
+#define LL_DBGMCU_APB1_GRP1_CAN2_STOP      DBGMCU_APB1_FZ_DBG_CAN2_STOP          /*!< CAN2 debug stopped when Core is halted  */
+#endif /* DBGMCU_APB1_FZ_DBG_CAN2_STOP */
+#if defined(DBGMCU_APB1_FZ_DBG_CAN3_STOP)
+#define LL_DBGMCU_APB1_GRP1_CAN3_STOP      DBGMCU_APB1_FZ_DBG_CAN3_STOP          /*!< CAN3 debug stopped when Core is halted  */
+#endif /* DBGMCU_APB1_FZ_DBG_CAN3_STOP */
+/**
+  * @}
+  */
+
+/** @defgroup SYSTEM_LL_EC_APB2_GRP1_STOP_IP DBGMCU APB2 GRP1 STOP IP
+  * @{
+  */
+#define LL_DBGMCU_APB2_GRP1_TIM1_STOP      DBGMCU_APB2_FZ_DBG_TIM1_STOP   /*!< TIM1 counter stopped when core is halted */
+#if defined(DBGMCU_APB2_FZ_DBG_TIM8_STOP)
+#define LL_DBGMCU_APB2_GRP1_TIM8_STOP      DBGMCU_APB2_FZ_DBG_TIM8_STOP   /*!< TIM8 counter stopped when core is halted */
+#endif /* DBGMCU_APB2_FZ_DBG_TIM8_STOP */
+#define LL_DBGMCU_APB2_GRP1_TIM9_STOP      DBGMCU_APB2_FZ_DBG_TIM9_STOP   /*!< TIM9 counter stopped when core is halted */
+#if defined(DBGMCU_APB2_FZ_DBG_TIM10_STOP)
+#define LL_DBGMCU_APB2_GRP1_TIM10_STOP     DBGMCU_APB2_FZ_DBG_TIM10_STOP   /*!< TIM10 counter stopped when core is halted */
+#endif /* DBGMCU_APB2_FZ_DBG_TIM10_STOP */
+#define LL_DBGMCU_APB2_GRP1_TIM11_STOP     DBGMCU_APB2_FZ_DBG_TIM11_STOP   /*!< TIM11 counter stopped when core is halted */
+/**
+  * @}
+  */
+
+/** @defgroup SYSTEM_LL_EC_LATENCY FLASH LATENCY
+  * @{
+  */
+#define LL_FLASH_LATENCY_0                 FLASH_ACR_LATENCY_0WS   /*!< FLASH Zero wait state */
+#define LL_FLASH_LATENCY_1                 FLASH_ACR_LATENCY_1WS   /*!< FLASH One wait state */
+#define LL_FLASH_LATENCY_2                 FLASH_ACR_LATENCY_2WS   /*!< FLASH Two wait states */
+#define LL_FLASH_LATENCY_3                 FLASH_ACR_LATENCY_3WS   /*!< FLASH Three wait states */
+#define LL_FLASH_LATENCY_4                 FLASH_ACR_LATENCY_4WS   /*!< FLASH Four wait states */
+#define LL_FLASH_LATENCY_5                 FLASH_ACR_LATENCY_5WS   /*!< FLASH five wait state */
+#define LL_FLASH_LATENCY_6                 FLASH_ACR_LATENCY_6WS   /*!< FLASH six wait state */
+#define LL_FLASH_LATENCY_7                 FLASH_ACR_LATENCY_7WS   /*!< FLASH seven wait states */
+#define LL_FLASH_LATENCY_8                 FLASH_ACR_LATENCY_8WS   /*!< FLASH eight wait states */
+#define LL_FLASH_LATENCY_9                 FLASH_ACR_LATENCY_9WS   /*!< FLASH nine wait states */
+#define LL_FLASH_LATENCY_10                FLASH_ACR_LATENCY_10WS   /*!< FLASH ten wait states */
+#define LL_FLASH_LATENCY_11                FLASH_ACR_LATENCY_11WS   /*!< FLASH eleven wait states */
+#define LL_FLASH_LATENCY_12                FLASH_ACR_LATENCY_12WS   /*!< FLASH twelve wait states */
+#define LL_FLASH_LATENCY_13                FLASH_ACR_LATENCY_13WS   /*!< FLASH thirteen wait states */
+#define LL_FLASH_LATENCY_14                FLASH_ACR_LATENCY_14WS   /*!< FLASH fourteen wait states */
+#define LL_FLASH_LATENCY_15                FLASH_ACR_LATENCY_15WS   /*!< FLASH fifteen wait states */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup SYSTEM_LL_Exported_Functions SYSTEM Exported Functions
+  * @{
+  */
+
+/** @defgroup SYSTEM_LL_EF_SYSCFG SYSCFG
+  * @{
+  */
+/**
+  * @brief  Set memory mapping at address 0x00000000
+  * @rmtoll SYSCFG_MEMRMP MEM_MODE      LL_SYSCFG_SetRemapMemory
+  * @param  Memory This parameter can be one of the following values:
+  *         @arg @ref LL_SYSCFG_REMAP_FLASH
+  *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
+  *         @arg @ref LL_SYSCFG_REMAP_SRAM
+  *         @arg @ref LL_SYSCFG_REMAP_FSMC (*)
+  *         @arg @ref LL_SYSCFG_REMAP_FMC (*)
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_SetRemapMemory(uint32_t Memory)
+{
+  MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE, Memory);
+}
+
+/**
+  * @brief  Get memory mapping at address 0x00000000
+  * @rmtoll SYSCFG_MEMRMP MEM_MODE      LL_SYSCFG_GetRemapMemory
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_SYSCFG_REMAP_FLASH
+  *         @arg @ref LL_SYSCFG_REMAP_SYSTEMFLASH
+  *         @arg @ref LL_SYSCFG_REMAP_SRAM
+  *         @arg @ref LL_SYSCFG_REMAP_FSMC (*)
+  *         @arg @ref LL_SYSCFG_REMAP_FMC (*)
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_GetRemapMemory(void)
+{
+  return (uint32_t)(READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_MEM_MODE));
+}
+
+#if defined(SYSCFG_MEMRMP_SWP_FMC)
+/**
+  * @brief  Enables the FMC Memory Mapping Swapping
+  * @rmtoll SYSCFG_MEMRMP SWP_FMC      LL_SYSCFG_EnableFMCMemorySwapping
+  * @note   SDRAM is accessible at 0x60000000 and NOR/RAM 
+  *         is accessible at 0xC0000000   
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_EnableFMCMemorySwapping(void)
+{
+  SET_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_SWP_FMC_0);
+}
+
+/**
+  * @brief  Disables the FMC Memory Mapping Swapping
+  * @rmtoll SYSCFG_MEMRMP SWP_FMC      LL_SYSCFG_DisableFMCMemorySwapping
+  * @note   SDRAM is accessible at 0xC0000000 (default mapping)  
+  *         and NOR/RAM is accessible at 0x60000000 (default mapping)
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_DisableFMCMemorySwapping(void)
+{
+  CLEAR_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_SWP_FMC);
+}
+
+#endif /* SYSCFG_MEMRMP_SWP_FMC */
+/**
+  * @brief  Enables the Compensation cell Power Down
+  * @rmtoll SYSCFG_CMPCR CMP_PD      LL_SYSCFG_EnableCompensationCell
+  * @note   The I/O compensation cell can be used only when the device supply
+  *         voltage ranges from 2.4 to 3.6 V
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_EnableCompensationCell(void)
+{
+  SET_BIT(SYSCFG->CMPCR, SYSCFG_CMPCR_CMP_PD);
+}
+
+/**
+  * @brief  Disables the Compensation cell Power Down
+  * @rmtoll SYSCFG_CMPCR CMP_PD      LL_SYSCFG_DisableCompensationCell
+  * @note   The I/O compensation cell can be used only when the device supply
+  *         voltage ranges from 2.4 to 3.6 V
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_DisableCompensationCell(void)
+{
+  CLEAR_BIT(SYSCFG->CMPCR, SYSCFG_CMPCR_CMP_PD);
+}
+
+/**
+  * @brief  Get Compensation Cell ready Flag
+  * @rmtoll SYSCFG_CMPCR READY  LL_SYSCFG_IsActiveFlag_CMPCR
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_IsActiveFlag_CMPCR(void)
+{
+  return (READ_BIT(SYSCFG->CMPCR, SYSCFG_CMPCR_READY) == (SYSCFG_CMPCR_READY));
+}
+
+#if defined(SYSCFG_PMC_MII_RMII_SEL)
+/**
+  * @brief  Select Ethernet PHY interface 
+  * @rmtoll SYSCFG_PMC MII_RMII_SEL       LL_SYSCFG_SetPHYInterface
+  * @param  Interface This parameter can be one of the following values:
+  *         @arg @ref LL_SYSCFG_PMC_ETHMII
+  *         @arg @ref LL_SYSCFG_PMC_ETHRMII
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_SetPHYInterface(uint32_t Interface)
+{
+  MODIFY_REG(SYSCFG->PMC, SYSCFG_PMC_MII_RMII_SEL, Interface);
+}
+
+/**
+  * @brief  Get Ethernet PHY interface 
+  * @rmtoll SYSCFG_PMC MII_RMII_SEL       LL_SYSCFG_GetPHYInterface
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_SYSCFG_PMC_ETHMII
+  *         @arg @ref LL_SYSCFG_PMC_ETHRMII
+  * @retval None
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_GetPHYInterface(void)
+{
+  return (uint32_t)(READ_BIT(SYSCFG->PMC, SYSCFG_PMC_MII_RMII_SEL));
+}
+#endif /* SYSCFG_PMC_MII_RMII_SEL */
+ 
+
+
+#if defined(SYSCFG_MEMRMP_UFB_MODE)
+/**
+  * @brief  Select Flash bank mode (Bank flashed at 0x08000000)
+  * @rmtoll SYSCFG_MEMRMP UFB_MODE       LL_SYSCFG_SetFlashBankMode
+  * @param  Bank This parameter can be one of the following values:
+  *         @arg @ref LL_SYSCFG_BANKMODE_BANK1
+  *         @arg @ref LL_SYSCFG_BANKMODE_BANK2
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_SetFlashBankMode(uint32_t Bank)
+{ 
+  MODIFY_REG(SYSCFG->MEMRMP, SYSCFG_MEMRMP_UFB_MODE, Bank);
+}
+
+/**
+  * @brief  Get Flash bank mode (Bank flashed at 0x08000000)
+  * @rmtoll SYSCFG_MEMRMP UFB_MODE       LL_SYSCFG_GetFlashBankMode
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_SYSCFG_BANKMODE_BANK1
+  *         @arg @ref LL_SYSCFG_BANKMODE_BANK2
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_GetFlashBankMode(void)
+{
+  return (uint32_t)(READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_UFB_MODE));
+}
+#endif /* SYSCFG_MEMRMP_UFB_MODE */
+
+#if defined(SYSCFG_CFGR_FMPI2C1_SCL)
+/**
+  * @brief  Enable the I2C fast mode plus driving capability.
+  * @rmtoll SYSCFG_CFGR FMPI2C1_SCL   LL_SYSCFG_EnableFastModePlus\n
+  *         SYSCFG_CFGR FMPI2C1_SDA   LL_SYSCFG_EnableFastModePlus
+  * @param  ConfigFastModePlus This parameter can be a combination of the following values:
+  *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_SCL
+  *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_SDA
+  *         (*) value not defined in all devices
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus)
+{
+  SET_BIT(SYSCFG->CFGR, ConfigFastModePlus);
+}
+
+/**
+  * @brief  Disable the I2C fast mode plus driving capability.
+  * @rmtoll SYSCFG_CFGR FMPI2C1_SCL  LL_SYSCFG_DisableFastModePlus\n
+  *         SYSCFG_CFGR FMPI2C1_SDA  LL_SYSCFG_DisableFastModePlus\n
+  * @param  ConfigFastModePlus This parameter can be a combination of the following values:
+  *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_SCL
+  *         @arg @ref LL_SYSCFG_I2C_FASTMODEPLUS_SDA
+  *         (*) value not defined in all devices
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_DisableFastModePlus(uint32_t ConfigFastModePlus)
+{
+  CLEAR_BIT(SYSCFG->CFGR, ConfigFastModePlus);
+}
+#endif /* SYSCFG_CFGR_FMPI2C1_SCL */
+
+/**
+  * @brief  Configure source input for the EXTI external interrupt.
+  * @rmtoll SYSCFG_EXTICR1 EXTIx         LL_SYSCFG_SetEXTISource\n
+  *         SYSCFG_EXTICR2 EXTIx         LL_SYSCFG_SetEXTISource\n
+  *         SYSCFG_EXTICR3 EXTIx         LL_SYSCFG_SetEXTISource\n
+  *         SYSCFG_EXTICR4 EXTIx         LL_SYSCFG_SetEXTISource
+  * @param  Port This parameter can be one of the following values:
+  *         @arg @ref LL_SYSCFG_EXTI_PORTA
+  *         @arg @ref LL_SYSCFG_EXTI_PORTB
+  *         @arg @ref LL_SYSCFG_EXTI_PORTC
+  *         @arg @ref LL_SYSCFG_EXTI_PORTD
+  *         @arg @ref LL_SYSCFG_EXTI_PORTE
+  *         @arg @ref LL_SYSCFG_EXTI_PORTF (*)
+  *         @arg @ref LL_SYSCFG_EXTI_PORTG (*)
+  *         @arg @ref LL_SYSCFG_EXTI_PORTH
+  *
+  *         (*) value not defined in all devices
+  * @param  Line This parameter can be one of the following values:
+  *         @arg @ref LL_SYSCFG_EXTI_LINE0
+  *         @arg @ref LL_SYSCFG_EXTI_LINE1
+  *         @arg @ref LL_SYSCFG_EXTI_LINE2
+  *         @arg @ref LL_SYSCFG_EXTI_LINE3
+  *         @arg @ref LL_SYSCFG_EXTI_LINE4
+  *         @arg @ref LL_SYSCFG_EXTI_LINE5
+  *         @arg @ref LL_SYSCFG_EXTI_LINE6
+  *         @arg @ref LL_SYSCFG_EXTI_LINE7
+  *         @arg @ref LL_SYSCFG_EXTI_LINE8
+  *         @arg @ref LL_SYSCFG_EXTI_LINE9
+  *         @arg @ref LL_SYSCFG_EXTI_LINE10
+  *         @arg @ref LL_SYSCFG_EXTI_LINE11
+  *         @arg @ref LL_SYSCFG_EXTI_LINE12
+  *         @arg @ref LL_SYSCFG_EXTI_LINE13
+  *         @arg @ref LL_SYSCFG_EXTI_LINE14
+  *         @arg @ref LL_SYSCFG_EXTI_LINE15
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
+{
+  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
+}
+
+/**
+  * @brief  Get the configured defined for specific EXTI Line
+  * @rmtoll SYSCFG_EXTICR1 EXTIx         LL_SYSCFG_GetEXTISource\n
+  *         SYSCFG_EXTICR2 EXTIx         LL_SYSCFG_GetEXTISource\n
+  *         SYSCFG_EXTICR3 EXTIx         LL_SYSCFG_GetEXTISource\n
+  *         SYSCFG_EXTICR4 EXTIx         LL_SYSCFG_GetEXTISource
+  * @param  Line This parameter can be one of the following values:
+  *         @arg @ref LL_SYSCFG_EXTI_LINE0
+  *         @arg @ref LL_SYSCFG_EXTI_LINE1
+  *         @arg @ref LL_SYSCFG_EXTI_LINE2
+  *         @arg @ref LL_SYSCFG_EXTI_LINE3
+  *         @arg @ref LL_SYSCFG_EXTI_LINE4
+  *         @arg @ref LL_SYSCFG_EXTI_LINE5
+  *         @arg @ref LL_SYSCFG_EXTI_LINE6
+  *         @arg @ref LL_SYSCFG_EXTI_LINE7
+  *         @arg @ref LL_SYSCFG_EXTI_LINE8
+  *         @arg @ref LL_SYSCFG_EXTI_LINE9
+  *         @arg @ref LL_SYSCFG_EXTI_LINE10
+  *         @arg @ref LL_SYSCFG_EXTI_LINE11
+  *         @arg @ref LL_SYSCFG_EXTI_LINE12
+  *         @arg @ref LL_SYSCFG_EXTI_LINE13
+  *         @arg @ref LL_SYSCFG_EXTI_LINE14
+  *         @arg @ref LL_SYSCFG_EXTI_LINE15
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_SYSCFG_EXTI_PORTA
+  *         @arg @ref LL_SYSCFG_EXTI_PORTB
+  *         @arg @ref LL_SYSCFG_EXTI_PORTC
+  *         @arg @ref LL_SYSCFG_EXTI_PORTD
+  *         @arg @ref LL_SYSCFG_EXTI_PORTE
+  *         @arg @ref LL_SYSCFG_EXTI_PORTF (*)
+  *         @arg @ref LL_SYSCFG_EXTI_PORTG (*)
+  *         @arg @ref LL_SYSCFG_EXTI_PORTH
+  *         (*) value not defined in all devices
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_GetEXTISource(uint32_t Line)
+{
+  return (uint32_t)(READ_BIT(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16)) >> POSITION_VAL(Line >> 16));
+}
+
+#if defined(SYSCFG_CFGR2_LOCKUP_LOCK)
+/**
+  * @brief  Set connections to TIM1/8 break inputs
+  * @rmtoll SYSCFG_CFGR2 LockUp Lock           LL_SYSCFG_SetTIMBreakInputs \n
+  *         SYSCFG_CFGR2 PVD Lock              LL_SYSCFG_SetTIMBreakInputs
+  * @param  Break This parameter can be a combination of the following values:
+  *         @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP
+  *         @arg @ref LL_SYSCFG_TIMBREAK_PVD
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_SetTIMBreakInputs(uint32_t Break)
+{
+  MODIFY_REG(SYSCFG->CFGR2, SYSCFG_CFGR2_LOCKUP_LOCK | SYSCFG_CFGR2_PVD_LOCK, Break);
+}
+
+/**
+  * @brief  Get connections to TIM1/8 Break inputs
+  * @rmtoll SYSCFG_CFGR2 LockUp Lock           LL_SYSCFG_SetTIMBreakInputs \n
+  *         SYSCFG_CFGR2 PVD Lock              LL_SYSCFG_SetTIMBreakInputs
+  * @retval Returned value can be can be a combination of the following values:
+  *         @arg @ref LL_SYSCFG_TIMBREAK_LOCKUP
+  *         @arg @ref LL_SYSCFG_TIMBREAK_PVD
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_GetTIMBreakInputs(void)
+{   
+  return (uint32_t)(READ_BIT(SYSCFG->CFGR2, SYSCFG_CFGR2_LOCKUP_LOCK | SYSCFG_CFGR2_PVD_LOCK));
+}
+#endif /* SYSCFG_CFGR2_LOCKUP_LOCK */
+#if defined(SYSCFG_MCHDLYCR_BSCKSEL)
+/**
+  * @brief  Select the DFSDM2 or TIM2_OC1 as clock source for the bitstream clock.
+  * @rmtoll SYSCFG_MCHDLYCR BSCKSEL        LL_SYSCFG_DFSDM_SetBitstreamClockSourceSelection
+  * @param  ClockSource This parameter can be one of the following values:
+  *         @arg @ref LL_SYSCFG_BITSTREAM_CLOCK_DFSDM2
+  *         @arg @ref LL_SYSCFG_BITSTREAM_CLOCK_TIM2OC1
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_DFSDM_SetBitstreamClockSourceSelection(uint32_t ClockSource)
+{
+  MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_BSCKSEL, ClockSource);
+}
+/**
+  * @brief  Get the DFSDM2 or TIM2_OC1 as clock source for the bitstream clock.
+  * @rmtoll SYSCFG_MCHDLYCR BSCKSEL       LL_SYSCFG_DFSDM_GetBitstreamClockSourceSelection
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_SYSCFG_BITSTREAM_CLOCK_DFSDM2
+  *         @arg @ref LL_SYSCFG_BITSTREAM_CLOCK_TIM2OC1
+  * @retval None
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_DFSDM_GetBitstreamClockSourceSelection(void)
+{
+  return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_BSCKSEL));
+}
+/**
+  * @brief  Enables the DFSDM1 or DFSDM2 Delay clock
+  * @rmtoll SYSCFG_MCHDLYCR MCHDLYEN      LL_SYSCFG_DFSDM_EnableDelayClock
+  * @param MCHDLY This parameter can be one of the following values
+  *         @arg @ref LL_SYSCFG_DFSDM1_MCHDLYEN
+  *         @arg @ref LL_SYSCFG_DFSDM2_MCHDLYEN
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_DFSDM_EnableDelayClock(uint32_t MCHDLY)
+{
+  SET_BIT(SYSCFG->MCHDLYCR, MCHDLY);
+}
+
+/**
+  * @brief  Disables the DFSDM1 or the DFSDM2 Delay clock
+  * @rmtoll SYSCFG_MCHDLYCR MCHDLY1EN      LL_SYSCFG_DFSDM1_DisableDelayClock
+  * @param MCHDLY This parameter can be one of the following values
+  *         @arg @ref LL_SYSCFG_DFSDM1_MCHDLYEN
+  *         @arg @ref LL_SYSCFG_DFSDM2_MCHDLYEN
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_DFSDM_DisableDelayClock(uint32_t MCHDLY)
+{
+  CLEAR_BIT(SYSCFG->MCHDLYCR, MCHDLY);
+}
+
+/**
+  * @brief  Select the source for DFSDM1 or DFSDM2 DatIn0 
+  * @rmtoll SYSCFG_MCHDLYCR DFSDMD0SEL        LL_SYSCFG_DFSDM_SetDataIn0Source
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_SYSCFG_DFSDM1_DataIn0_PAD
+  *         @arg @ref LL_SYSCFG_DFSDM1_DataIn0_DM
+  *         @arg @ref LL_SYSCFG_DFSDM2_DataIn0_PAD
+  *         @arg @ref LL_SYSCFG_DFSDM2_DataIn0_DM
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_DFSDM_SetDataIn0Source(uint32_t Source)
+{
+  MODIFY_REG(SYSCFG->MCHDLYCR, (Source >> 16), (Source & 0x0000FFFF));
+}
+/**
+  * @brief  Get the source for DFSDM1 or DFSDM2 DatIn0.
+  * @rmtoll SYSCFG_MCHDLYCR DFSDMD0SEL       LL_SYSCFG_DFSDM_GetDataIn0Source
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_SYSCFG_DFSDM1_DataIn0
+  *         @arg @ref LL_SYSCFG_DFSDM2_DataIn0
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_SYSCFG_DFSDM1_DataIn0_PAD
+  *         @arg @ref LL_SYSCFG_DFSDM1_DataIn0_DM
+  *         @arg @ref LL_SYSCFG_DFSDM2_DataIn0_PAD
+  *         @arg @ref LL_SYSCFG_DFSDM2_DataIn0_DM
+  * @retval None
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_DFSDM_GetDataIn0Source(uint32_t Source)
+{
+  return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, Source));
+}
+/**
+  * @brief  Select the source for DFSDM1 or DFSDM2 DatIn2 
+  * @rmtoll SYSCFG_MCHDLYCR DFSDMD2SEL        LL_SYSCFG_DFSDM_SetDataIn2Source
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_SYSCFG_DFSDM1_DataIn2_PAD
+  *         @arg @ref LL_SYSCFG_DFSDM1_DataIn2_DM
+  *         @arg @ref LL_SYSCFG_DFSDM2_DataIn2_PAD
+  *         @arg @ref LL_SYSCFG_DFSDM2_DataIn2_DM
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_DFSDM_SetDataIn2Source(uint32_t Source)
+{
+  MODIFY_REG(SYSCFG->MCHDLYCR, (Source >> 16), (Source & 0x0000FFFF));
+}
+/**
+  * @brief  Get the source for DFSDM1 or DFSDM2 DatIn2.
+  * @rmtoll SYSCFG_MCHDLYCR DFSDMD2SEL       LL_SYSCFG_DFSDM_GetDataIn2Source
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_SYSCFG_DFSDM1_DataIn2
+  *         @arg @ref LL_SYSCFG_DFSDM2_DataIn2
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_SYSCFG_DFSDM1_DataIn2_PAD
+  *         @arg @ref LL_SYSCFG_DFSDM1_DataIn2_DM
+  *         @arg @ref LL_SYSCFG_DFSDM2_DataIn2_PAD
+  *         @arg @ref LL_SYSCFG_DFSDM2_DataIn2_DM
+  * @retval None
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_DFSDM_GetDataIn2Source(uint32_t Source)
+{
+  return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, Source));
+}
+
+/**
+  * @brief  Select the distribution of the bitsream lock gated by TIM4 OC2 
+  * @rmtoll SYSCFG_MCHDLYCR DFSDM1CK02SEL        LL_SYSCFG_DFSDM1_SetTIM4OC2BitStreamDistribution
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_SYSCFG_DFSDM1_TIM4OC2_CLKIN0
+  *         @arg @ref LL_SYSCFG_DFSDM1_TIM4OC2_CLKIN2
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_DFSDM1_SetTIM4OC2BitStreamDistribution(uint32_t Source)
+{
+  MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM1CK02SEL, Source);
+}
+/**
+  * @brief  Get the distribution of the bitsream lock gated by TIM4 OC2 
+  * @rmtoll SYSCFG_MCHDLYCR DFSDM1D2SEL       LL_SYSCFG_DFSDM1_GetTIM4OC2BitStreamDistribution
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_SYSCFG_DFSDM1_TIM4OC2_CLKIN0
+  *         @arg @ref LL_SYSCFG_DFSDM1_TIM4OC2_CLKIN2
+  * @retval None
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_DFSDM1_GetTIM4OC2BitStreamDistribution(void)
+{
+  return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM1CK02SEL));
+}
+
+/**
+  * @brief  Select the distribution of the bitsream lock gated by TIM4 OC1 
+  * @rmtoll SYSCFG_MCHDLYCR DFSDM1CK13SEL        LL_SYSCFG_DFSDM1_SetTIM4OC1BitStreamDistribution
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_SYSCFG_DFSDM1_TIM4OC1_CLKIN1
+  *         @arg @ref LL_SYSCFG_DFSDM1_TIM4OC1_CLKIN3
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_DFSDM1_SetTIM4OC1BitStreamDistribution(uint32_t Source)
+{
+  MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM1CK13SEL, Source);
+}
+/**
+  * @brief  Get the distribution of the bitsream lock gated by TIM4 OC1 
+  * @rmtoll SYSCFG_MCHDLYCR DFSDM1D2SEL       LL_SYSCFG_DFSDM1_GetTIM4OC1BitStreamDistribution
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_SYSCFG_DFSDM1_TIM4OC1_CLKIN1
+  *         @arg @ref LL_SYSCFG_DFSDM1_TIM4OC1_CLKIN3
+  * @retval None
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_DFSDM1_GetTIM4OC1BitStreamDistribution(void)
+{
+  return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM1CK13SEL));
+}
+
+/**
+  * @brief  Select the DFSDM1 Clock In 
+  * @rmtoll SYSCFG_MCHDLYCR DFSDM1CFG        LL_SYSCFG_DFSDM1_SetClockInSourceSelection
+  * @param  ClockSource This parameter can be one of the following values:
+  *         @arg @ref LL_SYSCFG_DFSDM1_CKIN_PAD
+  *         @arg @ref LL_SYSCFG_DFSDM1_CKIN_DM
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_DFSDM1_SetClockInSourceSelection(uint32_t ClockSource)
+{
+  MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM1CFG, ClockSource);
+}
+/**
+  * @brief  GET the DFSDM1 Clock In
+  * @rmtoll SYSCFG_MCHDLYCR DFSDM1CFG       LL_SYSCFG_DFSDM1_GetClockInSourceSelection
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_SYSCFG_DFSDM1_CKIN_PAD
+  *         @arg @ref LL_SYSCFG_DFSDM1_CKIN_DM
+  * @retval None
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_DFSDM1_GetClockInSourceSelection(void)
+{
+  return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM1CFG));
+}
+
+/**
+  * @brief  Select the DFSDM1 Clock Out 
+  * @rmtoll SYSCFG_MCHDLYCR DFSDM1CKOSEL        LL_SYSCFG_DFSDM1_SetClockOutSourceSelection
+  * @param  ClockSource This parameter can be one of the following values:
+  *         @arg @ref LL_SYSCFG_DFSDM1_CKOUT
+  *         @arg @ref LL_SYSCFG_DFSDM1_CKOUT_M27
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_DFSDM1_SetClockOutSourceSelection(uint32_t ClockSource)
+{
+  MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM1CKOSEL, ClockSource);
+}
+/**
+  * @brief  GET the DFSDM1 Clock Out
+  * @rmtoll SYSCFG_MCHDLYCR DFSDM1CKOSEL       LL_SYSCFG_DFSDM1_GetClockOutSourceSelection
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_SYSCFG_DFSDM1_CKOUT
+  *         @arg @ref LL_SYSCFG_DFSDM1_CKOUT_M27
+  * @retval None
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_DFSDM1_GetClockOutSourceSelection(void)
+{
+  return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM1CKOSEL));
+}
+
+/**
+  * @brief  Enables the DFSDM2 Delay clock
+  * @rmtoll SYSCFG_MCHDLYCR MCHDLY2EN      LL_SYSCFG_DFSDM2_EnableDelayClock
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_DFSDM2_EnableDelayClock(void)
+{
+  SET_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_MCHDLY2EN);
+}
+
+/**
+  * @brief  Disables the DFSDM2 Delay clock
+  * @rmtoll SYSCFG_MCHDLYCR MCHDLY2EN      LL_SYSCFG_DFSDM2_DisableDelayClock
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_DFSDM2_DisableDelayClock(void)
+{
+  CLEAR_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_MCHDLY2EN);
+}
+/**
+  * @brief  Select the source for DFSDM2 DatIn0 
+  * @rmtoll SYSCFG_MCHDLYCR DFSDM2D0SEL        LL_SYSCFG_DFSDM2_SetDataIn0Source
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_SYSCFG_DFSDM2_DataIn0_PAD
+  *         @arg @ref LL_SYSCFG_DFSDM2_DataIn0_DM
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_DFSDM2_SetDataIn0Source(uint32_t Source)
+{
+  MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2D0SEL, Source);
+}
+/**
+  * @brief  Get the source for DFSDM2 DatIn0.
+  * @rmtoll SYSCFG_MCHDLYCR DFSDM2D0SEL       LL_SYSCFG_DFSDM2_GetDataIn0Source
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_SYSCFG_DFSDM2_DataIn0_PAD
+  *         @arg @ref LL_SYSCFG_DFSDM2_DataIn0_DM
+  * @retval None
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_DFSDM2_GetDataIn0Source(void)
+{
+  return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2D0SEL));
+}
+
+/**
+  * @brief  Select the source for DFSDM2 DatIn2 
+  * @rmtoll SYSCFG_MCHDLYCR DFSDM2D2SEL        LL_SYSCFG_DFSDM2_SetDataIn2Source
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_SYSCFG_DFSDM2_DataIn2_PAD
+  *         @arg @ref LL_SYSCFG_DFSDM2_DataIn2_DM
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_DFSDM2_SetDataIn2Source(uint32_t Source)
+{
+  MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2D2SEL, Source);
+}
+/**
+  * @brief  Get the source for DFSDM2 DatIn2.
+  * @rmtoll SYSCFG_MCHDLYCR DFSDM2D2SEL       LL_SYSCFG_DFSDM2_GetDataIn2Source
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_SYSCFG_DFSDM2_DataIn2_PAD
+  *         @arg @ref LL_SYSCFG_DFSDM2_DataIn2_DM
+  * @retval None
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_DFSDM2_GetDataIn2Source(void)
+{
+  return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2D2SEL));
+}
+
+/**
+  * @brief  Select the source for DFSDM2 DatIn4 
+  * @rmtoll SYSCFG_MCHDLYCR DFSDM2D4SEL        LL_SYSCFG_DFSDM2_SetDataIn4Source
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_SYSCFG_DFSDM2_DataIn4_PAD
+  *         @arg @ref LL_SYSCFG_DFSDM2_DataIn4_DM
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_DFSDM2_SetDataIn4Source(uint32_t Source)
+{
+  MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2D4SEL, Source);
+}
+/**
+  * @brief  Get the source for DFSDM2 DatIn4.
+  * @rmtoll SYSCFG_MCHDLYCR DFSDM2D4SEL       LL_SYSCFG_DFSDM2_GetDataIn4Source
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_SYSCFG_DFSDM2_DataIn4_PAD
+  *         @arg @ref LL_SYSCFG_DFSDM2_DataIn4_DM
+  * @retval None
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_DFSDM2_GetDataIn4Source(void)
+{
+  return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2D4SEL));
+}
+
+/**
+  * @brief  Select the source for DFSDM2 DatIn6 
+  * @rmtoll SYSCFG_MCHDLYCR DFSDM2D6SEL        LL_SYSCFG_DFSDM2_SetDataIn6Source
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_SYSCFG_DFSDM2_DataIn6_PAD
+  *         @arg @ref LL_SYSCFG_DFSDM2_DataIn6_DM
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_DFSDM2_SetDataIn6Source(uint32_t Source)
+{
+  MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2D6SEL, Source);
+}
+/**
+  * @brief  Get the source for DFSDM2 DatIn6.
+  * @rmtoll SYSCFG_MCHDLYCR DFSDM2D6SEL       LL_SYSCFG_DFSDM2_GetDataIn6Source
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_SYSCFG_DFSDM2_DataIn6_PAD
+  *         @arg @ref LL_SYSCFG_DFSDM2_DataIn6_DM
+  * @retval None
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_DFSDM2_GetDataIn6Source(void)
+{
+  return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2D6SEL));
+}
+
+/**
+  * @brief  Select the distribution of the bitsream lock gated by TIM3 OC4 
+  * @rmtoll SYSCFG_MCHDLYCR DFSDM2CK04SEL        LL_SYSCFG_DFSDM2_SetTIM3OC4BitStreamDistribution
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC4_CLKIN0
+  *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC4_CLKIN4
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_DFSDM2_SetTIM3OC4BitStreamDistribution(uint32_t Source)
+{
+  MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2CK04SEL, Source);
+}
+/**
+  * @brief  Get the distribution of the bitsream lock gated by TIM3 OC4 
+  * @rmtoll SYSCFG_MCHDLYCR DFSDM2CK04SEL       LL_SYSCFG_DFSDM2_GetTIM3OC4BitStreamDistribution
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC4_CLKIN0
+  *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC4_CLKIN4
+  * @retval None
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_DFSDM2_GetTIM3OC4BitStreamDistribution(void)
+{
+  return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2CK04SEL));
+}
+
+/**
+  * @brief  Select the distribution of the bitsream lock gated by TIM3 OC3 
+  * @rmtoll SYSCFG_MCHDLYCR DFSDM2CK15SEL        LL_SYSCFG_DFSDM2_SetTIM3OC3BitStreamDistribution
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC3_CLKIN1
+  *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC3_CLKIN5
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_DFSDM2_SetTIM3OC3BitStreamDistribution(uint32_t Source)
+{
+  MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2CK15SEL, Source);
+}
+/**
+  * @brief  Get the distribution of the bitsream lock gated by TIM3 OC4 
+  * @rmtoll SYSCFG_MCHDLYCR DFSDM2CK04SEL       LL_SYSCFG_DFSDM2_GetTIM3OC3BitStreamDistribution
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC3_CLKIN1
+  *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC3_CLKIN5
+  * @retval None
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_DFSDM2_GetTIM3OC3BitStreamDistribution(void)
+{
+  return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2CK15SEL));
+}
+
+/**
+  * @brief  Select the distribution of the bitsream lock gated by TIM3 OC2 
+  * @rmtoll SYSCFG_MCHDLYCR DFSDM2CK26SEL        LL_SYSCFG_DFSDM2_SetTIM3OC2BitStreamDistribution
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC2_CLKIN2
+  *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC2_CLKIN6
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_DFSDM2_SetTIM3OC2BitStreamDistribution(uint32_t Source)
+{
+  MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2CK26SEL, Source);
+}
+/**
+  * @brief  Get the distribution of the bitsream lock gated by TIM3 OC2 
+  * @rmtoll SYSCFG_MCHDLYCR DFSDM2CK04SEL       LL_SYSCFG_DFSDM2_GetTIM3OC2BitStreamDistribution
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC2_CLKIN2
+  *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC2_CLKIN6
+  * @retval None
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_DFSDM2_GetTIM3OC2BitStreamDistribution(void)
+{
+  return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2CK26SEL));
+}
+
+/**
+  * @brief  Select the distribution of the bitsream lock gated by TIM3 OC1 
+  * @rmtoll SYSCFG_MCHDLYCR DFSDM2CK37SEL        LL_SYSCFG_DFSDM2_SetTIM3OC1BitStreamDistribution
+  * @param  Source This parameter can be one of the following values:
+  *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC1_CLKIN3
+  *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC1_CLKIN7
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_DFSDM2_SetTIM3OC1BitStreamDistribution(uint32_t Source)
+{
+  MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2CK37SEL, Source);
+}
+/**
+  * @brief  Get the distribution of the bitsream lock gated by TIM3 OC1 
+  * @rmtoll SYSCFG_MCHDLYCR DFSDM2CK37SEL       LL_SYSCFG_DFSDM2_GetTIM3OC1BitStreamDistribution
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC1_CLKIN3
+  *         @arg @ref LL_SYSCFG_DFSDM2_TIM3OC1_CLKIN7
+  * @retval None
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_DFSDM2_GetTIM3OC1BitStreamDistribution(void)
+{
+  return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2CK37SEL));
+}
+
+/**
+  * @brief  Select the DFSDM2 Clock In 
+  * @rmtoll SYSCFG_MCHDLYCR DFSDM2CFG        LL_SYSCFG_DFSDM2_SetClockInSourceSelection
+  * @param  ClockSource This parameter can be one of the following values:
+  *         @arg @ref LL_SYSCFG_DFSDM2_CKIN_PAD
+  *         @arg @ref LL_SYSCFG_DFSDM2_CKIN_DM
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_DFSDM2_SetClockInSourceSelection(uint32_t ClockSource)
+{
+  MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2CFG, ClockSource);
+}
+/**
+  * @brief  GET the DFSDM2 Clock In
+  * @rmtoll SYSCFG_MCHDLYCR DFSDM2CFG       LL_SYSCFG_DFSDM2_GetClockInSourceSelection
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_SYSCFG_DFSDM2_CKIN_PAD
+  *         @arg @ref LL_SYSCFG_DFSDM2_CKIN_DM
+  * @retval None
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_DFSDM2_GetClockInSourceSelection(void)
+{
+  return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2CFG));
+}
+
+/**
+  * @brief  Select the DFSDM2 Clock Out 
+  * @rmtoll SYSCFG_MCHDLYCR DFSDM2CKOSEL        LL_SYSCFG_DFSDM2_SetClockOutSourceSelection
+  * @param  ClockSource This parameter can be one of the following values:
+  *         @arg @ref LL_SYSCFG_DFSDM2_CKOUT
+  *         @arg @ref LL_SYSCFG_DFSDM2_CKOUT_M27
+  * @retval None
+  */
+__STATIC_INLINE void LL_SYSCFG_DFSDM2_SetClockOutSourceSelection(uint32_t ClockSource)
+{
+  MODIFY_REG(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2CKOSEL, ClockSource);
+}
+/**
+  * @brief  GET the DFSDM2 Clock Out
+  * @rmtoll SYSCFG_MCHDLYCR DFSDM2CKOSEL       LL_SYSCFG_DFSDM2_GetClockOutSourceSelection
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_SYSCFG_DFSDM2_CKOUT
+  *         @arg @ref LL_SYSCFG_DFSDM2_CKOUT_M27
+  * @retval None
+  */
+__STATIC_INLINE uint32_t LL_SYSCFG_DFSDM2_GetClockOutSourceSelection(void)
+{
+  return (uint32_t)(READ_BIT(SYSCFG->MCHDLYCR, SYSCFG_MCHDLYCR_DFSDM2CKOSEL));
+}
+
+#endif /* SYSCFG_MCHDLYCR_BSCKSEL */
+/**
+  * @}
+  */
+
+
+/** @defgroup SYSTEM_LL_EF_DBGMCU DBGMCU
+  * @{
+  */
+
+/**
+  * @brief  Return the device identifier
+  * @note For STM32F405/407xx and STM32F415/417xx devices, the device ID is 0x413
+  * @note For STM32F42xxx and STM32F43xxx devices, the device ID is 0x419
+  * @note For STM32F401xx devices, the device ID is 0x423
+  * @note For STM32F401xx devices, the device ID is 0x433
+  * @note For STM32F411xx devices, the device ID is 0x431
+  * @note For STM32F410xx devices, the device ID is 0x458
+  * @note For STM32F412xx devices, the device ID is 0x441
+  * @note For STM32F413xx and STM32423xx devices, the device ID is 0x463
+  * @note For STM32F446xx devices, the device ID is 0x421
+  * @note For STM32F469xx and STM32F479xx devices, the device ID is 0x434
+  * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
+  * @retval Values between Min_Data=0x00 and Max_Data=0xFFF
+  */
+__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
+{
+  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
+}
+
+/**
+  * @brief  Return the device revision identifier
+  * @note This field indicates the revision of the device.
+          For example, it is read as RevA -> 0x1000, Cat 2 revZ -> 0x1001, rev1 -> 0x1003, rev2 ->0x1007, revY -> 0x100F for STM32F405/407xx and STM32F415/417xx devices
+          For example, it is read as RevA -> 0x1000, Cat 2 revY -> 0x1003, rev1 -> 0x1007, rev3 ->0x2001 for STM32F42xxx and STM32F43xxx devices
+          For example, it is read as RevZ -> 0x1000, Cat 2 revA -> 0x1001 for STM32F401xB/C devices
+          For example, it is read as RevA -> 0x1000, Cat 2 revZ -> 0x1001 for STM32F401xD/E devices
+          For example, it is read as RevA -> 0x1000 for STM32F411xx,STM32F413/423xx,STM32F469/423xx, STM32F446xx and STM32F410xx devices
+          For example, it is read as RevZ -> 0x1001, Cat 2 revB -> 0x2000, revC -> 0x3000 for STM32F412xx devices
+  * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
+  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
+  */
+__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
+{
+  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
+}
+
+/**
+  * @brief  Enable the Debug Module during SLEEP mode
+  * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_EnableDBGSleepMode
+  * @retval None
+  */
+__STATIC_INLINE void LL_DBGMCU_EnableDBGSleepMode(void)
+{
+  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
+}
+
+/**
+  * @brief  Disable the Debug Module during SLEEP mode
+  * @rmtoll DBGMCU_CR    DBG_SLEEP     LL_DBGMCU_DisableDBGSleepMode
+  * @retval None
+  */
+__STATIC_INLINE void LL_DBGMCU_DisableDBGSleepMode(void)
+{
+  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
+}
+
+/**
+  * @brief  Enable the Debug Module during STOP mode
+  * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_EnableDBGStopMode
+  * @retval None
+  */
+__STATIC_INLINE void LL_DBGMCU_EnableDBGStopMode(void)
+{
+  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
+}
+
+/**
+  * @brief  Disable the Debug Module during STOP mode
+  * @rmtoll DBGMCU_CR    DBG_STOP      LL_DBGMCU_DisableDBGStopMode
+  * @retval None
+  */
+__STATIC_INLINE void LL_DBGMCU_DisableDBGStopMode(void)
+{
+  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
+}
+
+/**
+  * @brief  Enable the Debug Module during STANDBY mode
+  * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_EnableDBGStandbyMode
+  * @retval None
+  */
+__STATIC_INLINE void LL_DBGMCU_EnableDBGStandbyMode(void)
+{
+  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
+}
+
+/**
+  * @brief  Disable the Debug Module during STANDBY mode
+  * @rmtoll DBGMCU_CR    DBG_STANDBY   LL_DBGMCU_DisableDBGStandbyMode
+  * @retval None
+  */
+__STATIC_INLINE void LL_DBGMCU_DisableDBGStandbyMode(void)
+{
+  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
+}
+
+/**
+  * @brief  Set Trace pin assignment control
+  * @rmtoll DBGMCU_CR    TRACE_IOEN    LL_DBGMCU_SetTracePinAssignment\n
+  *         DBGMCU_CR    TRACE_MODE    LL_DBGMCU_SetTracePinAssignment
+  * @param  PinAssignment This parameter can be one of the following values:
+  *         @arg @ref LL_DBGMCU_TRACE_NONE
+  *         @arg @ref LL_DBGMCU_TRACE_ASYNCH
+  *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE1
+  *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE2
+  *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE4
+  * @retval None
+  */
+__STATIC_INLINE void LL_DBGMCU_SetTracePinAssignment(uint32_t PinAssignment)
+{
+  MODIFY_REG(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE, PinAssignment);
+}
+
+/**
+  * @brief  Get Trace pin assignment control
+  * @rmtoll DBGMCU_CR    TRACE_IOEN    LL_DBGMCU_GetTracePinAssignment\n
+  *         DBGMCU_CR    TRACE_MODE    LL_DBGMCU_GetTracePinAssignment
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_DBGMCU_TRACE_NONE
+  *         @arg @ref LL_DBGMCU_TRACE_ASYNCH
+  *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE1
+  *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE2
+  *         @arg @ref LL_DBGMCU_TRACE_SYNCH_SIZE4
+  */
+__STATIC_INLINE uint32_t LL_DBGMCU_GetTracePinAssignment(void)
+{
+  return (uint32_t)(READ_BIT(DBGMCU->CR, DBGMCU_CR_TRACE_IOEN | DBGMCU_CR_TRACE_MODE));
+}
+
+/**
+  * @brief  Freeze APB1 peripherals (group1 peripherals)
+  * @rmtoll DBGMCU_APB1_FZ      DBG_TIM2_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
+  *         DBGMCU_APB1_FZ      DBG_TIM3_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
+  *         DBGMCU_APB1_FZ      DBG_TIM4_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
+  *         DBGMCU_APB1_FZ      DBG_TIM5_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
+  *         DBGMCU_APB1_FZ      DBG_TIM6_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
+  *         DBGMCU_APB1_FZ      DBG_TIM7_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
+  *         DBGMCU_APB1_FZ      DBG_TIM12_STOP          LL_DBGMCU_APB1_GRP1_FreezePeriph\n
+  *         DBGMCU_APB1_FZ      DBG_TIM13_STOP          LL_DBGMCU_APB1_GRP1_FreezePeriph\n
+  *         DBGMCU_APB1_FZ      DBG_TIM14_STOP          LL_DBGMCU_APB1_GRP1_FreezePeriph\n
+  *         DBGMCU_APB1_FZ      DBG_LPTIM_STOP          LL_DBGMCU_APB1_GRP1_FreezePeriph\n
+  *         DBGMCU_APB1_FZ      DBG_RTC_STOP            LL_DBGMCU_APB1_GRP1_FreezePeriph\n
+  *         DBGMCU_APB1_FZ      DBG_WWDG_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
+  *         DBGMCU_APB1_FZ      DBG_IWDG_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
+  *         DBGMCU_APB1_FZ      DBG_I2C1_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_FreezePeriph\n
+  *         DBGMCU_APB1_FZ      DBG_I2C2_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_FreezePeriph\n
+  *         DBGMCU_APB1_FZ      DBG_I2C3_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_FreezePeriph\n
+  *         DBGMCU_APB1_FZ      DBG_I2C4_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_FreezePeriph\n
+  *         DBGMCU_APB1_FZ      DBG_CAN1_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
+  *         DBGMCU_APB1_FZ      DBG_CAN2_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph\n
+  *         DBGMCU_APB1_FZ      DBG_CAN3_STOP           LL_DBGMCU_APB1_GRP1_FreezePeriph
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM5_STOP 
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM12_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM13_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM14_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C4_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN1_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN2_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN3_STOP (*)
+  *         
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_DBGMCU_APB1_GRP1_FreezePeriph(uint32_t Periphs)
+{
+  SET_BIT(DBGMCU->APB1FZ, Periphs);
+}
+
+/**
+  * @brief  Unfreeze APB1 peripherals (group1 peripherals)
+  * @rmtoll DBGMCU_APB1_FZ      DBG_TIM2_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
+  *         DBGMCU_APB1_FZ      DBG_TIM3_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
+  *         DBGMCU_APB1_FZ      DBG_TIM4_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
+  *         DBGMCU_APB1_FZ      DBG_TIM5_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
+  *         DBGMCU_APB1_FZ      DBG_TIM6_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
+  *         DBGMCU_APB1_FZ      DBG_TIM7_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
+  *         DBGMCU_APB1_FZ      DBG_TIM12_STOP          LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
+  *         DBGMCU_APB1_FZ      DBG_TIM13_STOP          LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
+  *         DBGMCU_APB1_FZ      DBG_TIM14_STOP          LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
+  *         DBGMCU_APB1_FZ      DBG_LPTIM_STOP         LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
+  *         DBGMCU_APB1_FZ      DBG_RTC_STOP            LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
+  *         DBGMCU_APB1_FZ      DBG_WWDG_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
+  *         DBGMCU_APB1_FZ      DBG_IWDG_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
+  *         DBGMCU_APB1_FZ      DBG_I2C1_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
+  *         DBGMCU_APB1_FZ      DBG_I2C2_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
+  *         DBGMCU_APB1_FZ      DBG_I2C3_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
+  *         DBGMCU_APB1_FZ      DBG_I2C4_SMBUS_TIMEOUT  LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
+  *         DBGMCU_APB1_FZ      DBG_CAN1_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
+  *         DBGMCU_APB1_FZ      DBG_CAN2_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph\n
+  *         DBGMCU_APB1_FZ      DBG_CAN3_STOP           LL_DBGMCU_APB1_GRP1_UnFreezePeriph
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM2_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM3_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM4_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM5_STOP 
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM6_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM7_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM12_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM13_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_TIM14_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_LPTIM_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_RTC_STOP
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_WWDG_STOP
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_IWDG_STOP
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C1_STOP
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C2_STOP
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C3_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_I2C4_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN1_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN2_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB1_GRP1_CAN3_STOP (*)
+  *         
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_DBGMCU_APB1_GRP1_UnFreezePeriph(uint32_t Periphs)
+{
+  CLEAR_BIT(DBGMCU->APB1FZ, Periphs);
+}
+
+/**
+  * @brief  Freeze APB2 peripherals
+  * @rmtoll DBGMCU_APB2_FZ      DBG_TIM1_STOP    LL_DBGMCU_APB2_GRP1_FreezePeriph\n
+  *         DBGMCU_APB2_FZ      DBG_TIM8_STOP    LL_DBGMCU_APB2_GRP1_FreezePeriph\n
+  *         DBGMCU_APB2_FZ      DBG_TIM9_STOP    LL_DBGMCU_APB2_GRP1_FreezePeriph\n
+  *         DBGMCU_APB2_FZ      DBG_TIM10_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph\n
+  *         DBGMCU_APB2_FZ      DBG_TIM11_STOP   LL_DBGMCU_APB2_GRP1_FreezePeriph
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP
+  *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM8_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM9_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM10_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM11_STOP (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_t Periphs)
+{
+  SET_BIT(DBGMCU->APB2FZ, Periphs);
+}
+
+/**
+  * @brief  Unfreeze APB2 peripherals
+  * @rmtoll DBGMCU_APB2_FZ      DBG_TIM1_STOP    LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
+  *         DBGMCU_APB2_FZ      DBG_TIM8_STOP    LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
+  *         DBGMCU_APB2_FZ      DBG_TIM9_STOP    LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
+  *         DBGMCU_APB2_FZ      DBG_TIM10_STOP   LL_DBGMCU_APB2_GRP1_UnFreezePeriph\n
+  *         DBGMCU_APB2_FZ      DBG_TIM11_STOP   LL_DBGMCU_APB2_GRP1_UnFreezePeriph
+  * @param  Periphs This parameter can be a combination of the following values:
+  *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM1_STOP
+  *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM8_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM9_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM10_STOP (*)
+  *         @arg @ref LL_DBGMCU_APB2_GRP1_TIM11_STOP (*)
+  *
+  *         (*) value not defined in all devices.
+  * @retval None
+  */
+__STATIC_INLINE void LL_DBGMCU_APB2_GRP1_UnFreezePeriph(uint32_t Periphs)
+{
+  CLEAR_BIT(DBGMCU->APB2FZ, Periphs);
+}
+/**
+  * @}
+  */
+
+/** @defgroup SYSTEM_LL_EF_FLASH FLASH
+  * @{
+  */
+
+/**
+  * @brief  Set FLASH Latency
+  * @rmtoll FLASH_ACR    LATENCY       LL_FLASH_SetLatency
+  * @param  Latency This parameter can be one of the following values:
+  *         @arg @ref LL_FLASH_LATENCY_0
+  *         @arg @ref LL_FLASH_LATENCY_1
+  *         @arg @ref LL_FLASH_LATENCY_2
+  *         @arg @ref LL_FLASH_LATENCY_3
+  *         @arg @ref LL_FLASH_LATENCY_4
+  *         @arg @ref LL_FLASH_LATENCY_5
+  *         @arg @ref LL_FLASH_LATENCY_6
+  *         @arg @ref LL_FLASH_LATENCY_7
+  *         @arg @ref LL_FLASH_LATENCY_8
+  *         @arg @ref LL_FLASH_LATENCY_9
+  *         @arg @ref LL_FLASH_LATENCY_10
+  *         @arg @ref LL_FLASH_LATENCY_11
+  *         @arg @ref LL_FLASH_LATENCY_12
+  *         @arg @ref LL_FLASH_LATENCY_13
+  *         @arg @ref LL_FLASH_LATENCY_14
+  *         @arg @ref LL_FLASH_LATENCY_15
+  * @retval None
+  */
+__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
+{
+  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
+}
+
+/**
+  * @brief  Get FLASH Latency
+  * @rmtoll FLASH_ACR    LATENCY       LL_FLASH_GetLatency
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_FLASH_LATENCY_0
+  *         @arg @ref LL_FLASH_LATENCY_1
+  *         @arg @ref LL_FLASH_LATENCY_2
+  *         @arg @ref LL_FLASH_LATENCY_3
+  *         @arg @ref LL_FLASH_LATENCY_4
+  *         @arg @ref LL_FLASH_LATENCY_5
+  *         @arg @ref LL_FLASH_LATENCY_6
+  *         @arg @ref LL_FLASH_LATENCY_7
+  *         @arg @ref LL_FLASH_LATENCY_8
+  *         @arg @ref LL_FLASH_LATENCY_9
+  *         @arg @ref LL_FLASH_LATENCY_10
+  *         @arg @ref LL_FLASH_LATENCY_11
+  *         @arg @ref LL_FLASH_LATENCY_12
+  *         @arg @ref LL_FLASH_LATENCY_13
+  *         @arg @ref LL_FLASH_LATENCY_14
+  *         @arg @ref LL_FLASH_LATENCY_15
+  */
+__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
+{
+  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
+}
+
+/**
+  * @brief  Enable Prefetch
+  * @rmtoll FLASH_ACR    PRFTEN        LL_FLASH_EnablePrefetch
+  * @retval None
+  */
+__STATIC_INLINE void LL_FLASH_EnablePrefetch(void)
+{
+  SET_BIT(FLASH->ACR, FLASH_ACR_PRFTEN);
+}
+
+/**
+  * @brief  Disable Prefetch
+  * @rmtoll FLASH_ACR    PRFTEN        LL_FLASH_DisablePrefetch
+  * @retval None
+  */
+__STATIC_INLINE void LL_FLASH_DisablePrefetch(void)
+{
+  CLEAR_BIT(FLASH->ACR, FLASH_ACR_PRFTEN);
+}
+
+/**
+  * @brief  Check if Prefetch buffer is enabled
+  * @rmtoll FLASH_ACR    PRFTEN        LL_FLASH_IsPrefetchEnabled
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_FLASH_IsPrefetchEnabled(void)
+{
+  return (READ_BIT(FLASH->ACR, FLASH_ACR_PRFTEN) == (FLASH_ACR_PRFTEN));
+}
+
+/**
+  * @brief  Enable Instruction cache
+  * @rmtoll FLASH_ACR    ICEN          LL_FLASH_EnableInstCache
+  * @retval None
+  */
+__STATIC_INLINE void LL_FLASH_EnableInstCache(void)
+{
+  SET_BIT(FLASH->ACR, FLASH_ACR_ICEN);
+}
+
+/**
+  * @brief  Disable Instruction cache
+  * @rmtoll FLASH_ACR    ICEN          LL_FLASH_DisableInstCache
+  * @retval None
+  */
+__STATIC_INLINE void LL_FLASH_DisableInstCache(void)
+{
+  CLEAR_BIT(FLASH->ACR, FLASH_ACR_ICEN);
+}
+
+/**
+  * @brief  Enable Data cache
+  * @rmtoll FLASH_ACR    DCEN          LL_FLASH_EnableDataCache
+  * @retval None
+  */
+__STATIC_INLINE void LL_FLASH_EnableDataCache(void)
+{
+  SET_BIT(FLASH->ACR, FLASH_ACR_DCEN);
+}
+
+/**
+  * @brief  Disable Data cache
+  * @rmtoll FLASH_ACR    DCEN          LL_FLASH_DisableDataCache
+  * @retval None
+  */
+__STATIC_INLINE void LL_FLASH_DisableDataCache(void)
+{
+  CLEAR_BIT(FLASH->ACR, FLASH_ACR_DCEN);
+}
+
+/**
+  * @brief  Enable Instruction cache reset
+  * @note  bit can be written only when the instruction cache is disabled
+  * @rmtoll FLASH_ACR    ICRST         LL_FLASH_EnableInstCacheReset
+  * @retval None
+  */
+__STATIC_INLINE void LL_FLASH_EnableInstCacheReset(void)
+{
+  SET_BIT(FLASH->ACR, FLASH_ACR_ICRST);
+}
+
+/**
+  * @brief  Disable Instruction cache reset
+  * @rmtoll FLASH_ACR    ICRST         LL_FLASH_DisableInstCacheReset
+  * @retval None
+  */
+__STATIC_INLINE void LL_FLASH_DisableInstCacheReset(void)
+{
+  CLEAR_BIT(FLASH->ACR, FLASH_ACR_ICRST);
+}
+
+/**
+  * @brief  Enable Data cache reset
+  * @note bit can be written only when the data cache is disabled
+  * @rmtoll FLASH_ACR    DCRST         LL_FLASH_EnableDataCacheReset
+  * @retval None
+  */
+__STATIC_INLINE void LL_FLASH_EnableDataCacheReset(void)
+{
+  SET_BIT(FLASH->ACR, FLASH_ACR_DCRST);
+}
+
+/**
+  * @brief  Disable Data cache reset
+  * @rmtoll FLASH_ACR    DCRST         LL_FLASH_DisableDataCacheReset
+  * @retval None
+  */
+__STATIC_INLINE void LL_FLASH_DisableDataCacheReset(void)
+{
+  CLEAR_BIT(FLASH->ACR, FLASH_ACR_DCRST);
+}
+
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* defined (FLASH) || defined (SYSCFG) || defined (DBGMCU) */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __STM32F4xx_LL_SYSTEM_H */
+
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h
new file mode 100644
index 0000000..a11f561
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h
@@ -0,0 +1,4096 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_ll_tim.h
+  * @author  MCD Application Team
+  * @brief   Header file of TIM LL module.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2016 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32F4xx_LL_TIM_H
+#define __STM32F4xx_LL_TIM_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx.h"
+
+/** @addtogroup STM32F4xx_LL_Driver
+  * @{
+  */
+
+#if defined (TIM1) || defined (TIM2) || defined (TIM3) || defined (TIM4) || defined (TIM5) || defined (TIM6) || defined (TIM7) || defined (TIM8) || defined (TIM9) || defined (TIM10) || defined (TIM11) || defined (TIM12) || defined (TIM13) || defined (TIM14)
+
+/** @defgroup TIM_LL TIM
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/** @defgroup TIM_LL_Private_Variables TIM Private Variables
+  * @{
+  */
+static const uint8_t OFFSET_TAB_CCMRx[] =
+{
+  0x00U,   /* 0: TIMx_CH1  */
+  0x00U,   /* 1: TIMx_CH1N */
+  0x00U,   /* 2: TIMx_CH2  */
+  0x00U,   /* 3: TIMx_CH2N */
+  0x04U,   /* 4: TIMx_CH3  */
+  0x04U,   /* 5: TIMx_CH3N */
+  0x04U    /* 6: TIMx_CH4  */
+};
+
+static const uint8_t SHIFT_TAB_OCxx[] =
+{
+  0U,            /* 0: OC1M, OC1FE, OC1PE */
+  0U,            /* 1: - NA */
+  8U,            /* 2: OC2M, OC2FE, OC2PE */
+  0U,            /* 3: - NA */
+  0U,            /* 4: OC3M, OC3FE, OC3PE */
+  0U,            /* 5: - NA */
+  8U             /* 6: OC4M, OC4FE, OC4PE */
+};
+
+static const uint8_t SHIFT_TAB_ICxx[] =
+{
+  0U,            /* 0: CC1S, IC1PSC, IC1F */
+  0U,            /* 1: - NA */
+  8U,            /* 2: CC2S, IC2PSC, IC2F */
+  0U,            /* 3: - NA */
+  0U,            /* 4: CC3S, IC3PSC, IC3F */
+  0U,            /* 5: - NA */
+  8U             /* 6: CC4S, IC4PSC, IC4F */
+};
+
+static const uint8_t SHIFT_TAB_CCxP[] =
+{
+  0U,            /* 0: CC1P */
+  2U,            /* 1: CC1NP */
+  4U,            /* 2: CC2P */
+  6U,            /* 3: CC2NP */
+  8U,            /* 4: CC3P */
+  10U,           /* 5: CC3NP */
+  12U            /* 6: CC4P */
+};
+
+static const uint8_t SHIFT_TAB_OISx[] =
+{
+  0U,            /* 0: OIS1 */
+  1U,            /* 1: OIS1N */
+  2U,            /* 2: OIS2 */
+  3U,            /* 3: OIS2N */
+  4U,            /* 4: OIS3 */
+  5U,            /* 5: OIS3N */
+  6U             /* 6: OIS4 */
+};
+/**
+  * @}
+  */
+
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup TIM_LL_Private_Constants TIM Private Constants
+  * @{
+  */
+
+
+/* Remap mask definitions */
+#define TIMx_OR_RMP_SHIFT  16U
+#define TIMx_OR_RMP_MASK   0x0000FFFFU
+#define TIM2_OR_RMP_MASK   (TIM_OR_ITR1_RMP << TIMx_OR_RMP_SHIFT)
+#define TIM5_OR_RMP_MASK   (TIM_OR_TI4_RMP << TIMx_OR_RMP_SHIFT)
+#define TIM11_OR_RMP_MASK  (TIM_OR_TI1_RMP << TIMx_OR_RMP_SHIFT)
+
+/* Mask used to set the TDG[x:0] of the DTG bits of the TIMx_BDTR register */
+#define DT_DELAY_1 ((uint8_t)0x7F)
+#define DT_DELAY_2 ((uint8_t)0x3F)
+#define DT_DELAY_3 ((uint8_t)0x1F)
+#define DT_DELAY_4 ((uint8_t)0x1F)
+
+/* Mask used to set the DTG[7:5] bits of the DTG bits of the TIMx_BDTR register */
+#define DT_RANGE_1 ((uint8_t)0x00)
+#define DT_RANGE_2 ((uint8_t)0x80)
+#define DT_RANGE_3 ((uint8_t)0xC0)
+#define DT_RANGE_4 ((uint8_t)0xE0)
+
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup TIM_LL_Private_Macros TIM Private Macros
+  * @{
+  */
+/** @brief  Convert channel id into channel index.
+  * @param  __CHANNEL__ This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH1N
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH2N
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH3N
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  * @retval none
+  */
+#define TIM_GET_CHANNEL_INDEX( __CHANNEL__) \
+  (((__CHANNEL__) == LL_TIM_CHANNEL_CH1) ? 0U :\
+   ((__CHANNEL__) == LL_TIM_CHANNEL_CH1N) ? 1U :\
+   ((__CHANNEL__) == LL_TIM_CHANNEL_CH2) ? 2U :\
+   ((__CHANNEL__) == LL_TIM_CHANNEL_CH2N) ? 3U :\
+   ((__CHANNEL__) == LL_TIM_CHANNEL_CH3) ? 4U :\
+   ((__CHANNEL__) == LL_TIM_CHANNEL_CH3N) ? 5U : 6U)
+
+/** @brief  Calculate the deadtime sampling period(in ps).
+  * @param  __TIMCLK__ timer input clock frequency (in Hz).
+  * @param  __CKD__ This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
+  *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
+  *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
+  * @retval none
+  */
+#define TIM_CALC_DTS(__TIMCLK__, __CKD__)                                                        \
+  (((__CKD__) == LL_TIM_CLOCKDIVISION_DIV1) ? ((uint64_t)1000000000000U/(__TIMCLK__))         : \
+   ((__CKD__) == LL_TIM_CLOCKDIVISION_DIV2) ? ((uint64_t)1000000000000U/((__TIMCLK__) >> 1U)) : \
+   ((uint64_t)1000000000000U/((__TIMCLK__) >> 2U)))
+/**
+  * @}
+  */
+
+
+/* Exported types ------------------------------------------------------------*/
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup TIM_LL_ES_INIT TIM Exported Init structure
+  * @{
+  */
+
+/**
+  * @brief  TIM Time Base configuration structure definition.
+  */
+typedef struct
+{
+  uint16_t Prescaler;         /*!< Specifies the prescaler value used to divide the TIM clock.
+                                   This parameter can be a number between Min_Data=0x0000 and Max_Data=0xFFFF.
+
+                                   This feature can be modified afterwards using unitary function
+                                   @ref LL_TIM_SetPrescaler().*/
+
+  uint32_t CounterMode;       /*!< Specifies the counter mode.
+                                   This parameter can be a value of @ref TIM_LL_EC_COUNTERMODE.
+
+                                   This feature can be modified afterwards using unitary function
+                                   @ref LL_TIM_SetCounterMode().*/
+
+  uint32_t Autoreload;        /*!< Specifies the auto reload value to be loaded into the active
+                                   Auto-Reload Register at the next update event.
+                                   This parameter must be a number between Min_Data=0x0000 and Max_Data=0xFFFF.
+                                   Some timer instances may support 32 bits counters. In that case this parameter must
+                                   be a number between 0x0000 and 0xFFFFFFFF.
+
+                                   This feature can be modified afterwards using unitary function
+                                   @ref LL_TIM_SetAutoReload().*/
+
+  uint32_t ClockDivision;     /*!< Specifies the clock division.
+                                   This parameter can be a value of @ref TIM_LL_EC_CLOCKDIVISION.
+
+                                   This feature can be modified afterwards using unitary function
+                                   @ref LL_TIM_SetClockDivision().*/
+
+  uint32_t RepetitionCounter;  /*!< Specifies the repetition counter value. Each time the RCR downcounter
+                                   reaches zero, an update event is generated and counting restarts
+                                   from the RCR value (N).
+                                   This means in PWM mode that (N+1) corresponds to:
+                                      - the number of PWM periods in edge-aligned mode
+                                      - the number of half PWM period in center-aligned mode
+                                   GP timers: this parameter must be a number between Min_Data = 0x00 and
+                                   Max_Data = 0xFF.
+                                   Advanced timers: this parameter must be a number between Min_Data = 0x0000 and
+                                   Max_Data = 0xFFFF.
+
+                                   This feature can be modified afterwards using unitary function
+                                   @ref LL_TIM_SetRepetitionCounter().*/
+} LL_TIM_InitTypeDef;
+
+/**
+  * @brief  TIM Output Compare configuration structure definition.
+  */
+typedef struct
+{
+  uint32_t OCMode;        /*!< Specifies the output mode.
+                               This parameter can be a value of @ref TIM_LL_EC_OCMODE.
+
+                               This feature can be modified afterwards using unitary function
+                               @ref LL_TIM_OC_SetMode().*/
+
+  uint32_t OCState;       /*!< Specifies the TIM Output Compare state.
+                               This parameter can be a value of @ref TIM_LL_EC_OCSTATE.
+
+                               This feature can be modified afterwards using unitary functions
+                               @ref LL_TIM_CC_EnableChannel() or @ref LL_TIM_CC_DisableChannel().*/
+
+  uint32_t OCNState;      /*!< Specifies the TIM complementary Output Compare state.
+                               This parameter can be a value of @ref TIM_LL_EC_OCSTATE.
+
+                               This feature can be modified afterwards using unitary functions
+                               @ref LL_TIM_CC_EnableChannel() or @ref LL_TIM_CC_DisableChannel().*/
+
+  uint32_t CompareValue;  /*!< Specifies the Compare value to be loaded into the Capture Compare Register.
+                               This parameter can be a number between Min_Data=0x0000 and Max_Data=0xFFFF.
+
+                               This feature can be modified afterwards using unitary function
+                               LL_TIM_OC_SetCompareCHx (x=1..6).*/
+
+  uint32_t OCPolarity;    /*!< Specifies the output polarity.
+                               This parameter can be a value of @ref TIM_LL_EC_OCPOLARITY.
+
+                               This feature can be modified afterwards using unitary function
+                               @ref LL_TIM_OC_SetPolarity().*/
+
+  uint32_t OCNPolarity;   /*!< Specifies the complementary output polarity.
+                               This parameter can be a value of @ref TIM_LL_EC_OCPOLARITY.
+
+                               This feature can be modified afterwards using unitary function
+                               @ref LL_TIM_OC_SetPolarity().*/
+
+
+  uint32_t OCIdleState;   /*!< Specifies the TIM Output Compare pin state during Idle state.
+                               This parameter can be a value of @ref TIM_LL_EC_OCIDLESTATE.
+
+                               This feature can be modified afterwards using unitary function
+                               @ref LL_TIM_OC_SetIdleState().*/
+
+  uint32_t OCNIdleState;  /*!< Specifies the TIM Output Compare pin state during Idle state.
+                               This parameter can be a value of @ref TIM_LL_EC_OCIDLESTATE.
+
+                               This feature can be modified afterwards using unitary function
+                               @ref LL_TIM_OC_SetIdleState().*/
+} LL_TIM_OC_InitTypeDef;
+
+/**
+  * @brief  TIM Input Capture configuration structure definition.
+  */
+
+typedef struct
+{
+
+  uint32_t ICPolarity;    /*!< Specifies the active edge of the input signal.
+                               This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
+
+                               This feature can be modified afterwards using unitary function
+                               @ref LL_TIM_IC_SetPolarity().*/
+
+  uint32_t ICActiveInput; /*!< Specifies the input.
+                               This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.
+
+                               This feature can be modified afterwards using unitary function
+                               @ref LL_TIM_IC_SetActiveInput().*/
+
+  uint32_t ICPrescaler;   /*!< Specifies the Input Capture Prescaler.
+                               This parameter can be a value of @ref TIM_LL_EC_ICPSC.
+
+                               This feature can be modified afterwards using unitary function
+                               @ref LL_TIM_IC_SetPrescaler().*/
+
+  uint32_t ICFilter;      /*!< Specifies the input capture filter.
+                               This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
+
+                               This feature can be modified afterwards using unitary function
+                               @ref LL_TIM_IC_SetFilter().*/
+} LL_TIM_IC_InitTypeDef;
+
+
+/**
+  * @brief  TIM Encoder interface configuration structure definition.
+  */
+typedef struct
+{
+  uint32_t EncoderMode;     /*!< Specifies the encoder resolution (x2 or x4).
+                                 This parameter can be a value of @ref TIM_LL_EC_ENCODERMODE.
+
+                                 This feature can be modified afterwards using unitary function
+                                 @ref LL_TIM_SetEncoderMode().*/
+
+  uint32_t IC1Polarity;     /*!< Specifies the active edge of TI1 input.
+                                 This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
+
+                                 This feature can be modified afterwards using unitary function
+                                 @ref LL_TIM_IC_SetPolarity().*/
+
+  uint32_t IC1ActiveInput;  /*!< Specifies the TI1 input source
+                                 This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.
+
+                                 This feature can be modified afterwards using unitary function
+                                 @ref LL_TIM_IC_SetActiveInput().*/
+
+  uint32_t IC1Prescaler;    /*!< Specifies the TI1 input prescaler value.
+                                 This parameter can be a value of @ref TIM_LL_EC_ICPSC.
+
+                                 This feature can be modified afterwards using unitary function
+                                 @ref LL_TIM_IC_SetPrescaler().*/
+
+  uint32_t IC1Filter;       /*!< Specifies the TI1 input filter.
+                                 This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
+
+                                 This feature can be modified afterwards using unitary function
+                                 @ref LL_TIM_IC_SetFilter().*/
+
+  uint32_t IC2Polarity;      /*!< Specifies the active edge of TI2 input.
+                                 This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
+
+                                 This feature can be modified afterwards using unitary function
+                                 @ref LL_TIM_IC_SetPolarity().*/
+
+  uint32_t IC2ActiveInput;  /*!< Specifies the TI2 input source
+                                 This parameter can be a value of @ref TIM_LL_EC_ACTIVEINPUT.
+
+                                 This feature can be modified afterwards using unitary function
+                                 @ref LL_TIM_IC_SetActiveInput().*/
+
+  uint32_t IC2Prescaler;    /*!< Specifies the TI2 input prescaler value.
+                                 This parameter can be a value of @ref TIM_LL_EC_ICPSC.
+
+                                 This feature can be modified afterwards using unitary function
+                                 @ref LL_TIM_IC_SetPrescaler().*/
+
+  uint32_t IC2Filter;       /*!< Specifies the TI2 input filter.
+                                 This parameter can be a value of @ref TIM_LL_EC_IC_FILTER.
+
+                                 This feature can be modified afterwards using unitary function
+                                 @ref LL_TIM_IC_SetFilter().*/
+
+} LL_TIM_ENCODER_InitTypeDef;
+
+/**
+  * @brief  TIM Hall sensor interface configuration structure definition.
+  */
+typedef struct
+{
+
+  uint32_t IC1Polarity;        /*!< Specifies the active edge of TI1 input.
+                                    This parameter can be a value of @ref TIM_LL_EC_IC_POLARITY.
+
+                                    This feature can be modified afterwards using unitary function
+                                    @ref LL_TIM_IC_SetPolarity().*/
+
+  uint32_t IC1Prescaler;       /*!< Specifies the TI1 input prescaler value.
+                                    Prescaler must be set to get a maximum counter period longer than the
+                                    time interval between 2 consecutive changes on the Hall inputs.
+                                    This parameter can be a value of @ref TIM_LL_EC_ICPSC.
+
+                                    This feature can be modified afterwards using unitary function
+                                    @ref LL_TIM_IC_SetPrescaler().*/
+
+  uint32_t IC1Filter;          /*!< Specifies the TI1 input filter.
+                                    This parameter can be a value of
+                                    @ref TIM_LL_EC_IC_FILTER.
+
+                                    This feature can be modified afterwards using unitary function
+                                    @ref LL_TIM_IC_SetFilter().*/
+
+  uint32_t CommutationDelay;   /*!< Specifies the compare value to be loaded into the Capture Compare Register.
+                                    A positive pulse (TRGO event) is generated with a programmable delay every time
+                                    a change occurs on the Hall inputs.
+                                    This parameter can be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF.
+
+                                    This feature can be modified afterwards using unitary function
+                                    @ref LL_TIM_OC_SetCompareCH2().*/
+} LL_TIM_HALLSENSOR_InitTypeDef;
+
+/**
+  * @brief  BDTR (Break and Dead Time) structure definition
+  */
+typedef struct
+{
+  uint32_t OSSRState;            /*!< Specifies the Off-State selection used in Run mode.
+                                      This parameter can be a value of @ref TIM_LL_EC_OSSR
+
+                                      This feature can be modified afterwards using unitary function
+                                      @ref LL_TIM_SetOffStates()
+
+                                      @note This bit-field cannot be modified as long as LOCK level 2 has been
+                                       programmed. */
+
+  uint32_t OSSIState;            /*!< Specifies the Off-State used in Idle state.
+                                      This parameter can be a value of @ref TIM_LL_EC_OSSI
+
+                                      This feature can be modified afterwards using unitary function
+                                      @ref LL_TIM_SetOffStates()
+
+                                      @note This bit-field cannot be modified as long as LOCK level 2 has been
+                                      programmed. */
+
+  uint32_t LockLevel;            /*!< Specifies the LOCK level parameters.
+                                      This parameter can be a value of @ref TIM_LL_EC_LOCKLEVEL
+
+                                      @note The LOCK bits can be written only once after the reset. Once the TIMx_BDTR
+                                      register has been written, their content is frozen until the next reset.*/
+
+  uint8_t DeadTime;              /*!< Specifies the delay time between the switching-off and the
+                                      switching-on of the outputs.
+                                      This parameter can be a number between Min_Data = 0x00 and Max_Data = 0xFF.
+
+                                      This feature can be modified afterwards using unitary function
+                                      @ref LL_TIM_OC_SetDeadTime()
+
+                                      @note This bit-field can not be modified as long as LOCK level 1, 2 or 3 has been
+                                       programmed. */
+
+  uint16_t BreakState;           /*!< Specifies whether the TIM Break input is enabled or not.
+                                      This parameter can be a value of @ref TIM_LL_EC_BREAK_ENABLE
+
+                                      This feature can be modified afterwards using unitary functions
+                                      @ref LL_TIM_EnableBRK() or @ref LL_TIM_DisableBRK()
+
+                                      @note This bit-field can not be modified as long as LOCK level 1 has been
+                                      programmed. */
+
+  uint32_t BreakPolarity;        /*!< Specifies the TIM Break Input pin polarity.
+                                      This parameter can be a value of @ref TIM_LL_EC_BREAK_POLARITY
+
+                                      This feature can be modified afterwards using unitary function
+                                      @ref LL_TIM_ConfigBRK()
+
+                                      @note This bit-field can not be modified as long as LOCK level 1 has been
+                                      programmed. */
+
+  uint32_t AutomaticOutput;      /*!< Specifies whether the TIM Automatic Output feature is enabled or not.
+                                      This parameter can be a value of @ref TIM_LL_EC_AUTOMATICOUTPUT_ENABLE
+
+                                      This feature can be modified afterwards using unitary functions
+                                      @ref LL_TIM_EnableAutomaticOutput() or @ref LL_TIM_DisableAutomaticOutput()
+
+                                      @note This bit-field can not be modified as long as LOCK level 1 has been
+                                      programmed. */
+} LL_TIM_BDTR_InitTypeDef;
+
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup TIM_LL_Exported_Constants TIM Exported Constants
+  * @{
+  */
+
+/** @defgroup TIM_LL_EC_GET_FLAG Get Flags Defines
+  * @brief    Flags defines which can be used with LL_TIM_ReadReg function.
+  * @{
+  */
+#define LL_TIM_SR_UIF                          TIM_SR_UIF           /*!< Update interrupt flag */
+#define LL_TIM_SR_CC1IF                        TIM_SR_CC1IF         /*!< Capture/compare 1 interrupt flag */
+#define LL_TIM_SR_CC2IF                        TIM_SR_CC2IF         /*!< Capture/compare 2 interrupt flag */
+#define LL_TIM_SR_CC3IF                        TIM_SR_CC3IF         /*!< Capture/compare 3 interrupt flag */
+#define LL_TIM_SR_CC4IF                        TIM_SR_CC4IF         /*!< Capture/compare 4 interrupt flag */
+#define LL_TIM_SR_COMIF                        TIM_SR_COMIF         /*!< COM interrupt flag */
+#define LL_TIM_SR_TIF                          TIM_SR_TIF           /*!< Trigger interrupt flag */
+#define LL_TIM_SR_BIF                          TIM_SR_BIF           /*!< Break interrupt flag */
+#define LL_TIM_SR_CC1OF                        TIM_SR_CC1OF         /*!< Capture/Compare 1 overcapture flag */
+#define LL_TIM_SR_CC2OF                        TIM_SR_CC2OF         /*!< Capture/Compare 2 overcapture flag */
+#define LL_TIM_SR_CC3OF                        TIM_SR_CC3OF         /*!< Capture/Compare 3 overcapture flag */
+#define LL_TIM_SR_CC4OF                        TIM_SR_CC4OF         /*!< Capture/Compare 4 overcapture flag */
+/**
+  * @}
+  */
+
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup TIM_LL_EC_BREAK_ENABLE Break Enable
+  * @{
+  */
+#define LL_TIM_BREAK_DISABLE            0x00000000U             /*!< Break function disabled */
+#define LL_TIM_BREAK_ENABLE             TIM_BDTR_BKE            /*!< Break function enabled */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_AUTOMATICOUTPUT_ENABLE Automatic output enable
+  * @{
+  */
+#define LL_TIM_AUTOMATICOUTPUT_DISABLE         0x00000000U             /*!< MOE can be set only by software */
+#define LL_TIM_AUTOMATICOUTPUT_ENABLE          TIM_BDTR_AOE            /*!< MOE can be set by software or automatically at the next update event */
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/** @defgroup TIM_LL_EC_IT IT Defines
+  * @brief    IT defines which can be used with LL_TIM_ReadReg and  LL_TIM_WriteReg functions.
+  * @{
+  */
+#define LL_TIM_DIER_UIE                        TIM_DIER_UIE         /*!< Update interrupt enable */
+#define LL_TIM_DIER_CC1IE                      TIM_DIER_CC1IE       /*!< Capture/compare 1 interrupt enable */
+#define LL_TIM_DIER_CC2IE                      TIM_DIER_CC2IE       /*!< Capture/compare 2 interrupt enable */
+#define LL_TIM_DIER_CC3IE                      TIM_DIER_CC3IE       /*!< Capture/compare 3 interrupt enable */
+#define LL_TIM_DIER_CC4IE                      TIM_DIER_CC4IE       /*!< Capture/compare 4 interrupt enable */
+#define LL_TIM_DIER_COMIE                      TIM_DIER_COMIE       /*!< COM interrupt enable */
+#define LL_TIM_DIER_TIE                        TIM_DIER_TIE         /*!< Trigger interrupt enable */
+#define LL_TIM_DIER_BIE                        TIM_DIER_BIE         /*!< Break interrupt enable */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_UPDATESOURCE Update Source
+  * @{
+  */
+#define LL_TIM_UPDATESOURCE_REGULAR            0x00000000U          /*!< Counter overflow/underflow, Setting the UG bit or Update generation through the slave mode controller generates an update request */
+#define LL_TIM_UPDATESOURCE_COUNTER            TIM_CR1_URS          /*!< Only counter overflow/underflow generates an update request */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_ONEPULSEMODE One Pulse Mode
+  * @{
+  */
+#define LL_TIM_ONEPULSEMODE_SINGLE             TIM_CR1_OPM          /*!< Counter stops counting at the next update event */
+#define LL_TIM_ONEPULSEMODE_REPETITIVE         0x00000000U          /*!< Counter is not stopped at update event */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_COUNTERMODE Counter Mode
+  * @{
+  */
+#define LL_TIM_COUNTERMODE_UP                  0x00000000U          /*!< Counter used as upcounter */
+#define LL_TIM_COUNTERMODE_DOWN                TIM_CR1_DIR          /*!< Counter used as downcounter */
+#define LL_TIM_COUNTERMODE_CENTER_DOWN         TIM_CR1_CMS_0        /*!< The counter counts up and down alternatively. Output compare interrupt flags of output channels  are set only when the counter is counting down. */
+#define LL_TIM_COUNTERMODE_CENTER_UP           TIM_CR1_CMS_1        /*!< The counter counts up and down alternatively. Output compare interrupt flags of output channels  are set only when the counter is counting up */
+#define LL_TIM_COUNTERMODE_CENTER_UP_DOWN      TIM_CR1_CMS          /*!< The counter counts up and down alternatively. Output compare interrupt flags of output channels  are set only when the counter is counting up or down. */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_CLOCKDIVISION Clock Division
+  * @{
+  */
+#define LL_TIM_CLOCKDIVISION_DIV1              0x00000000U          /*!< tDTS=tCK_INT */
+#define LL_TIM_CLOCKDIVISION_DIV2              TIM_CR1_CKD_0        /*!< tDTS=2*tCK_INT */
+#define LL_TIM_CLOCKDIVISION_DIV4              TIM_CR1_CKD_1        /*!< tDTS=4*tCK_INT */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_COUNTERDIRECTION Counter Direction
+  * @{
+  */
+#define LL_TIM_COUNTERDIRECTION_UP             0x00000000U          /*!< Timer counter counts up */
+#define LL_TIM_COUNTERDIRECTION_DOWN           TIM_CR1_DIR          /*!< Timer counter counts down */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_CCUPDATESOURCE Capture Compare  Update Source
+  * @{
+  */
+#define LL_TIM_CCUPDATESOURCE_COMG_ONLY        0x00000000U          /*!< Capture/compare control bits are updated by setting the COMG bit only */
+#define LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI    TIM_CR2_CCUS         /*!< Capture/compare control bits are updated by setting the COMG bit or when a rising edge occurs on trigger input (TRGI) */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_CCDMAREQUEST Capture Compare DMA Request
+  * @{
+  */
+#define LL_TIM_CCDMAREQUEST_CC                 0x00000000U          /*!< CCx DMA request sent when CCx event occurs */
+#define LL_TIM_CCDMAREQUEST_UPDATE             TIM_CR2_CCDS         /*!< CCx DMA requests sent when update event occurs */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_LOCKLEVEL Lock Level
+  * @{
+  */
+#define LL_TIM_LOCKLEVEL_OFF                   0x00000000U          /*!< LOCK OFF - No bit is write protected */
+#define LL_TIM_LOCKLEVEL_1                     TIM_BDTR_LOCK_0      /*!< LOCK Level 1 */
+#define LL_TIM_LOCKLEVEL_2                     TIM_BDTR_LOCK_1      /*!< LOCK Level 2 */
+#define LL_TIM_LOCKLEVEL_3                     TIM_BDTR_LOCK        /*!< LOCK Level 3 */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_CHANNEL Channel
+  * @{
+  */
+#define LL_TIM_CHANNEL_CH1                     TIM_CCER_CC1E     /*!< Timer input/output channel 1 */
+#define LL_TIM_CHANNEL_CH1N                    TIM_CCER_CC1NE    /*!< Timer complementary output channel 1 */
+#define LL_TIM_CHANNEL_CH2                     TIM_CCER_CC2E     /*!< Timer input/output channel 2 */
+#define LL_TIM_CHANNEL_CH2N                    TIM_CCER_CC2NE    /*!< Timer complementary output channel 2 */
+#define LL_TIM_CHANNEL_CH3                     TIM_CCER_CC3E     /*!< Timer input/output channel 3 */
+#define LL_TIM_CHANNEL_CH3N                    TIM_CCER_CC3NE    /*!< Timer complementary output channel 3 */
+#define LL_TIM_CHANNEL_CH4                     TIM_CCER_CC4E     /*!< Timer input/output channel 4 */
+/**
+  * @}
+  */
+
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup TIM_LL_EC_OCSTATE Output Configuration State
+  * @{
+  */
+#define LL_TIM_OCSTATE_DISABLE                 0x00000000U             /*!< OCx is not active */
+#define LL_TIM_OCSTATE_ENABLE                  TIM_CCER_CC1E           /*!< OCx signal is output on the corresponding output pin */
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/** @defgroup TIM_LL_EC_OCMODE Output Configuration Mode
+  * @{
+  */
+#define LL_TIM_OCMODE_FROZEN                   0x00000000U                                              /*!<The comparison between the output compare register TIMx_CCRy and the counter TIMx_CNT has no effect on the output channel level */
+#define LL_TIM_OCMODE_ACTIVE                   TIM_CCMR1_OC1M_0                                         /*!<OCyREF is forced high on compare match*/
+#define LL_TIM_OCMODE_INACTIVE                 TIM_CCMR1_OC1M_1                                         /*!<OCyREF is forced low on compare match*/
+#define LL_TIM_OCMODE_TOGGLE                   (TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0)                    /*!<OCyREF toggles on compare match*/
+#define LL_TIM_OCMODE_FORCED_INACTIVE          TIM_CCMR1_OC1M_2                                         /*!<OCyREF is forced low*/
+#define LL_TIM_OCMODE_FORCED_ACTIVE            (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_0)                    /*!<OCyREF is forced high*/
+#define LL_TIM_OCMODE_PWM1                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1)                    /*!<In upcounting, channel y is active as long as TIMx_CNT<TIMx_CCRy else inactive.  In downcounting, channel y is inactive as long as TIMx_CNT>TIMx_CCRy else active.*/
+#define LL_TIM_OCMODE_PWM2                     (TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 | TIM_CCMR1_OC1M_0) /*!<In upcounting, channel y is inactive as long as TIMx_CNT<TIMx_CCRy else active.  In downcounting, channel y is active as long as TIMx_CNT>TIMx_CCRy else inactive*/
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_OCPOLARITY Output Configuration Polarity
+  * @{
+  */
+#define LL_TIM_OCPOLARITY_HIGH                 0x00000000U                 /*!< OCxactive high*/
+#define LL_TIM_OCPOLARITY_LOW                  TIM_CCER_CC1P               /*!< OCxactive low*/
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_OCIDLESTATE Output Configuration Idle State
+  * @{
+  */
+#define LL_TIM_OCIDLESTATE_LOW                 0x00000000U             /*!<OCx=0 (after a dead-time if OC is implemented) when MOE=0*/
+#define LL_TIM_OCIDLESTATE_HIGH                TIM_CR2_OIS1            /*!<OCx=1 (after a dead-time if OC is implemented) when MOE=0*/
+/**
+  * @}
+  */
+
+
+/** @defgroup TIM_LL_EC_ACTIVEINPUT Active Input Selection
+  * @{
+  */
+#define LL_TIM_ACTIVEINPUT_DIRECTTI            (TIM_CCMR1_CC1S_0 << 16U) /*!< ICx is mapped on TIx */
+#define LL_TIM_ACTIVEINPUT_INDIRECTTI          (TIM_CCMR1_CC1S_1 << 16U) /*!< ICx is mapped on TIy */
+#define LL_TIM_ACTIVEINPUT_TRC                 (TIM_CCMR1_CC1S << 16U)   /*!< ICx is mapped on TRC */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_ICPSC Input Configuration Prescaler
+  * @{
+  */
+#define LL_TIM_ICPSC_DIV1                      0x00000000U                    /*!< No prescaler, capture is done each time an edge is detected on the capture input */
+#define LL_TIM_ICPSC_DIV2                      (TIM_CCMR1_IC1PSC_0 << 16U)    /*!< Capture is done once every 2 events */
+#define LL_TIM_ICPSC_DIV4                      (TIM_CCMR1_IC1PSC_1 << 16U)    /*!< Capture is done once every 4 events */
+#define LL_TIM_ICPSC_DIV8                      (TIM_CCMR1_IC1PSC << 16U)      /*!< Capture is done once every 8 events */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_IC_FILTER Input Configuration Filter
+  * @{
+  */
+#define LL_TIM_IC_FILTER_FDIV1                 0x00000000U                                                        /*!< No filter, sampling is done at fDTS */
+#define LL_TIM_IC_FILTER_FDIV1_N2              (TIM_CCMR1_IC1F_0 << 16U)                                          /*!< fSAMPLING=fCK_INT, N=2 */
+#define LL_TIM_IC_FILTER_FDIV1_N4              (TIM_CCMR1_IC1F_1 << 16U)                                          /*!< fSAMPLING=fCK_INT, N=4 */
+#define LL_TIM_IC_FILTER_FDIV1_N8              ((TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) << 16U)                     /*!< fSAMPLING=fCK_INT, N=8 */
+#define LL_TIM_IC_FILTER_FDIV2_N6              (TIM_CCMR1_IC1F_2 << 16U)                                          /*!< fSAMPLING=fDTS/2, N=6 */
+#define LL_TIM_IC_FILTER_FDIV2_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) << 16U)                     /*!< fSAMPLING=fDTS/2, N=8 */
+#define LL_TIM_IC_FILTER_FDIV4_N6              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) << 16U)                     /*!< fSAMPLING=fDTS/4, N=6 */
+#define LL_TIM_IC_FILTER_FDIV4_N8              ((TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) << 16U)  /*!< fSAMPLING=fDTS/4, N=8 */
+#define LL_TIM_IC_FILTER_FDIV8_N6              (TIM_CCMR1_IC1F_3 << 16U)                                          /*!< fSAMPLING=fDTS/8, N=6 */
+#define LL_TIM_IC_FILTER_FDIV8_N8              ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_0) << 16U)                     /*!< fSAMPLING=fDTS/8, N=8 */
+#define LL_TIM_IC_FILTER_FDIV16_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1) << 16U)                     /*!< fSAMPLING=fDTS/16, N=5 */
+#define LL_TIM_IC_FILTER_FDIV16_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_1 | TIM_CCMR1_IC1F_0) << 16U)  /*!< fSAMPLING=fDTS/16, N=6 */
+#define LL_TIM_IC_FILTER_FDIV16_N8             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2) << 16U)                     /*!< fSAMPLING=fDTS/16, N=8 */
+#define LL_TIM_IC_FILTER_FDIV32_N5             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_0) << 16U)  /*!< fSAMPLING=fDTS/32, N=5 */
+#define LL_TIM_IC_FILTER_FDIV32_N6             ((TIM_CCMR1_IC1F_3 | TIM_CCMR1_IC1F_2 | TIM_CCMR1_IC1F_1) << 16U)  /*!< fSAMPLING=fDTS/32, N=6 */
+#define LL_TIM_IC_FILTER_FDIV32_N8             (TIM_CCMR1_IC1F << 16U)                                            /*!< fSAMPLING=fDTS/32, N=8 */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_IC_POLARITY Input Configuration Polarity
+  * @{
+  */
+#define LL_TIM_IC_POLARITY_RISING              0x00000000U                      /*!< The circuit is sensitive to TIxFP1 rising edge, TIxFP1 is not inverted */
+#define LL_TIM_IC_POLARITY_FALLING             TIM_CCER_CC1P                    /*!< The circuit is sensitive to TIxFP1 falling edge, TIxFP1 is inverted */
+#define LL_TIM_IC_POLARITY_BOTHEDGE            (TIM_CCER_CC1P | TIM_CCER_CC1NP) /*!< The circuit is sensitive to both TIxFP1 rising and falling edges, TIxFP1 is not inverted */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_CLOCKSOURCE Clock Source
+  * @{
+  */
+#define LL_TIM_CLOCKSOURCE_INTERNAL            0x00000000U                                          /*!< The timer is clocked by the internal clock provided from the RCC */
+#define LL_TIM_CLOCKSOURCE_EXT_MODE1           (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)   /*!< Counter counts at each rising or falling edge on a selected input*/
+#define LL_TIM_CLOCKSOURCE_EXT_MODE2           TIM_SMCR_ECE                                         /*!< Counter counts at each rising or falling edge on the external trigger input ETR */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_ENCODERMODE Encoder Mode
+  * @{
+  */
+#define LL_TIM_ENCODERMODE_X2_TI1                     TIM_SMCR_SMS_0                                                     /*!< Quadrature encoder mode 1, x2 mode - Counter counts up/down on TI1FP1 edge depending on TI2FP2 level */
+#define LL_TIM_ENCODERMODE_X2_TI2                     TIM_SMCR_SMS_1                                                     /*!< Quadrature encoder mode 2, x2 mode - Counter counts up/down on TI2FP2 edge depending on TI1FP1 level */
+#define LL_TIM_ENCODERMODE_X4_TI12                   (TIM_SMCR_SMS_1 | TIM_SMCR_SMS_0)                                   /*!< Quadrature encoder mode 3, x4 mode - Counter counts up/down on both TI1FP1 and TI2FP2 edges depending on the level of the other input */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_TRGO Trigger Output
+  * @{
+  */
+#define LL_TIM_TRGO_RESET                      0x00000000U                                     /*!< UG bit from the TIMx_EGR register is used as trigger output */
+#define LL_TIM_TRGO_ENABLE                     TIM_CR2_MMS_0                                   /*!< Counter Enable signal (CNT_EN) is used as trigger output */
+#define LL_TIM_TRGO_UPDATE                     TIM_CR2_MMS_1                                   /*!< Update event is used as trigger output */
+#define LL_TIM_TRGO_CC1IF                      (TIM_CR2_MMS_1 | TIM_CR2_MMS_0)                 /*!< CC1 capture or a compare match is used as trigger output */
+#define LL_TIM_TRGO_OC1REF                     TIM_CR2_MMS_2                                   /*!< OC1REF signal is used as trigger output */
+#define LL_TIM_TRGO_OC2REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_0)                 /*!< OC2REF signal is used as trigger output */
+#define LL_TIM_TRGO_OC3REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1)                 /*!< OC3REF signal is used as trigger output */
+#define LL_TIM_TRGO_OC4REF                     (TIM_CR2_MMS_2 | TIM_CR2_MMS_1 | TIM_CR2_MMS_0) /*!< OC4REF signal is used as trigger output */
+/**
+  * @}
+  */
+
+
+/** @defgroup TIM_LL_EC_SLAVEMODE Slave Mode
+  * @{
+  */
+#define LL_TIM_SLAVEMODE_DISABLED              0x00000000U                         /*!< Slave mode disabled */
+#define LL_TIM_SLAVEMODE_RESET                 TIM_SMCR_SMS_2                      /*!< Reset Mode - Rising edge of the selected trigger input (TRGI) reinitializes the counter */
+#define LL_TIM_SLAVEMODE_GATED                 (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_0)   /*!< Gated Mode - The counter clock is enabled when the trigger input (TRGI) is high */
+#define LL_TIM_SLAVEMODE_TRIGGER               (TIM_SMCR_SMS_2 | TIM_SMCR_SMS_1)   /*!< Trigger Mode - The counter starts at a rising edge of the trigger TRGI */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_TS Trigger Selection
+  * @{
+  */
+#define LL_TIM_TS_ITR0                         0x00000000U                                                     /*!< Internal Trigger 0 (ITR0) is used as trigger input */
+#define LL_TIM_TS_ITR1                         TIM_SMCR_TS_0                                                   /*!< Internal Trigger 1 (ITR1) is used as trigger input */
+#define LL_TIM_TS_ITR2                         TIM_SMCR_TS_1                                                   /*!< Internal Trigger 2 (ITR2) is used as trigger input */
+#define LL_TIM_TS_ITR3                         (TIM_SMCR_TS_0 | TIM_SMCR_TS_1)                                 /*!< Internal Trigger 3 (ITR3) is used as trigger input */
+#define LL_TIM_TS_TI1F_ED                      TIM_SMCR_TS_2                                                   /*!< TI1 Edge Detector (TI1F_ED) is used as trigger input */
+#define LL_TIM_TS_TI1FP1                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_0)                                 /*!< Filtered Timer Input 1 (TI1FP1) is used as trigger input */
+#define LL_TIM_TS_TI2FP2                       (TIM_SMCR_TS_2 | TIM_SMCR_TS_1)                                 /*!< Filtered Timer Input 2 (TI12P2) is used as trigger input */
+#define LL_TIM_TS_ETRF                         (TIM_SMCR_TS_2 | TIM_SMCR_TS_1 | TIM_SMCR_TS_0)                 /*!< Filtered external Trigger (ETRF) is used as trigger input */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_ETR_POLARITY External Trigger Polarity
+  * @{
+  */
+#define LL_TIM_ETR_POLARITY_NONINVERTED        0x00000000U             /*!< ETR is non-inverted, active at high level or rising edge */
+#define LL_TIM_ETR_POLARITY_INVERTED           TIM_SMCR_ETP            /*!< ETR is inverted, active at low level or falling edge */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_ETR_PRESCALER External Trigger Prescaler
+  * @{
+  */
+#define LL_TIM_ETR_PRESCALER_DIV1              0x00000000U             /*!< ETR prescaler OFF */
+#define LL_TIM_ETR_PRESCALER_DIV2              TIM_SMCR_ETPS_0         /*!< ETR frequency is divided by 2 */
+#define LL_TIM_ETR_PRESCALER_DIV4              TIM_SMCR_ETPS_1         /*!< ETR frequency is divided by 4 */
+#define LL_TIM_ETR_PRESCALER_DIV8              TIM_SMCR_ETPS           /*!< ETR frequency is divided by 8 */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_ETR_FILTER External Trigger Filter
+  * @{
+  */
+#define LL_TIM_ETR_FILTER_FDIV1                0x00000000U                                          /*!< No filter, sampling is done at fDTS */
+#define LL_TIM_ETR_FILTER_FDIV1_N2             TIM_SMCR_ETF_0                                       /*!< fSAMPLING=fCK_INT, N=2 */
+#define LL_TIM_ETR_FILTER_FDIV1_N4             TIM_SMCR_ETF_1                                       /*!< fSAMPLING=fCK_INT, N=4 */
+#define LL_TIM_ETR_FILTER_FDIV1_N8             (TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)                    /*!< fSAMPLING=fCK_INT, N=8 */
+#define LL_TIM_ETR_FILTER_FDIV2_N6             TIM_SMCR_ETF_2                                       /*!< fSAMPLING=fDTS/2, N=6 */
+#define LL_TIM_ETR_FILTER_FDIV2_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)                    /*!< fSAMPLING=fDTS/2, N=8 */
+#define LL_TIM_ETR_FILTER_FDIV4_N6             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)                    /*!< fSAMPLING=fDTS/4, N=6 */
+#define LL_TIM_ETR_FILTER_FDIV4_N8             (TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)   /*!< fSAMPLING=fDTS/4, N=8 */
+#define LL_TIM_ETR_FILTER_FDIV8_N6             TIM_SMCR_ETF_3                                       /*!< fSAMPLING=fDTS/8, N=6 */
+#define LL_TIM_ETR_FILTER_FDIV8_N8             (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_0)                    /*!< fSAMPLING=fDTS/16, N=8 */
+#define LL_TIM_ETR_FILTER_FDIV16_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1)                    /*!< fSAMPLING=fDTS/16, N=5 */
+#define LL_TIM_ETR_FILTER_FDIV16_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_1 | TIM_SMCR_ETF_0)   /*!< fSAMPLING=fDTS/16, N=6 */
+#define LL_TIM_ETR_FILTER_FDIV16_N8            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2)                    /*!< fSAMPLING=fDTS/16, N=8 */
+#define LL_TIM_ETR_FILTER_FDIV32_N5            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_0)   /*!< fSAMPLING=fDTS/32, N=5 */
+#define LL_TIM_ETR_FILTER_FDIV32_N6            (TIM_SMCR_ETF_3 | TIM_SMCR_ETF_2 | TIM_SMCR_ETF_1)   /*!< fSAMPLING=fDTS/32, N=6 */
+#define LL_TIM_ETR_FILTER_FDIV32_N8            TIM_SMCR_ETF                                         /*!< fSAMPLING=fDTS/32, N=8 */
+/**
+  * @}
+  */
+
+
+/** @defgroup TIM_LL_EC_BREAK_POLARITY break polarity
+  * @{
+  */
+#define LL_TIM_BREAK_POLARITY_LOW              0x00000000U               /*!< Break input BRK is active low */
+#define LL_TIM_BREAK_POLARITY_HIGH             TIM_BDTR_BKP              /*!< Break input BRK is active high */
+/**
+  * @}
+  */
+
+
+
+
+/** @defgroup TIM_LL_EC_OSSI OSSI
+  * @{
+  */
+#define LL_TIM_OSSI_DISABLE                    0x00000000U             /*!< When inactive, OCx/OCxN outputs are disabled */
+#define LL_TIM_OSSI_ENABLE                     TIM_BDTR_OSSI           /*!< When inactive, OxC/OCxN outputs are first forced with their inactive level then forced to their idle level after the deadtime */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_OSSR OSSR
+  * @{
+  */
+#define LL_TIM_OSSR_DISABLE                    0x00000000U             /*!< When inactive, OCx/OCxN outputs are disabled */
+#define LL_TIM_OSSR_ENABLE                     TIM_BDTR_OSSR           /*!< When inactive, OC/OCN outputs are enabled with their inactive level as soon as CCxE=1 or CCxNE=1 */
+/**
+  * @}
+  */
+
+
+/** @defgroup TIM_LL_EC_DMABURST_BASEADDR DMA Burst Base Address
+  * @{
+  */
+#define LL_TIM_DMABURST_BASEADDR_CR1           0x00000000U                                                      /*!< TIMx_CR1 register is the DMA base address for DMA burst */
+#define LL_TIM_DMABURST_BASEADDR_CR2           TIM_DCR_DBA_0                                                    /*!< TIMx_CR2 register is the DMA base address for DMA burst */
+#define LL_TIM_DMABURST_BASEADDR_SMCR          TIM_DCR_DBA_1                                                    /*!< TIMx_SMCR register is the DMA base address for DMA burst */
+#define LL_TIM_DMABURST_BASEADDR_DIER          (TIM_DCR_DBA_1 |  TIM_DCR_DBA_0)                                 /*!< TIMx_DIER register is the DMA base address for DMA burst */
+#define LL_TIM_DMABURST_BASEADDR_SR            TIM_DCR_DBA_2                                                    /*!< TIMx_SR register is the DMA base address for DMA burst */
+#define LL_TIM_DMABURST_BASEADDR_EGR           (TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                                  /*!< TIMx_EGR register is the DMA base address for DMA burst */
+#define LL_TIM_DMABURST_BASEADDR_CCMR1         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                                  /*!< TIMx_CCMR1 register is the DMA base address for DMA burst */
+#define LL_TIM_DMABURST_BASEADDR_CCMR2         (TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)                  /*!< TIMx_CCMR2 register is the DMA base address for DMA burst */
+#define LL_TIM_DMABURST_BASEADDR_CCER          TIM_DCR_DBA_3                                                    /*!< TIMx_CCER register is the DMA base address for DMA burst */
+#define LL_TIM_DMABURST_BASEADDR_CNT           (TIM_DCR_DBA_3 | TIM_DCR_DBA_0)                                  /*!< TIMx_CNT register is the DMA base address for DMA burst */
+#define LL_TIM_DMABURST_BASEADDR_PSC           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1)                                  /*!< TIMx_PSC register is the DMA base address for DMA burst */
+#define LL_TIM_DMABURST_BASEADDR_ARR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)                  /*!< TIMx_ARR register is the DMA base address for DMA burst */
+#define LL_TIM_DMABURST_BASEADDR_RCR           (TIM_DCR_DBA_3 | TIM_DCR_DBA_2)                                  /*!< TIMx_RCR register is the DMA base address for DMA burst */
+#define LL_TIM_DMABURST_BASEADDR_CCR1          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_0)                  /*!< TIMx_CCR1 register is the DMA base address for DMA burst */
+#define LL_TIM_DMABURST_BASEADDR_CCR2          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1)                  /*!< TIMx_CCR2 register is the DMA base address for DMA burst */
+#define LL_TIM_DMABURST_BASEADDR_CCR3          (TIM_DCR_DBA_3 | TIM_DCR_DBA_2 | TIM_DCR_DBA_1 | TIM_DCR_DBA_0)  /*!< TIMx_CCR3 register is the DMA base address for DMA burst */
+#define LL_TIM_DMABURST_BASEADDR_CCR4          TIM_DCR_DBA_4                                                    /*!< TIMx_CCR4 register is the DMA base address for DMA burst */
+#define LL_TIM_DMABURST_BASEADDR_BDTR          (TIM_DCR_DBA_4 | TIM_DCR_DBA_0)                                  /*!< TIMx_BDTR register is the DMA base address for DMA burst */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_DMABURST_LENGTH DMA Burst Length
+  * @{
+  */
+#define LL_TIM_DMABURST_LENGTH_1TRANSFER       0x00000000U                                                     /*!< Transfer is done to 1 register starting from the DMA burst base address */
+#define LL_TIM_DMABURST_LENGTH_2TRANSFERS      TIM_DCR_DBL_0                                                   /*!< Transfer is done to 2 registers starting from the DMA burst base address */
+#define LL_TIM_DMABURST_LENGTH_3TRANSFERS      TIM_DCR_DBL_1                                                   /*!< Transfer is done to 3 registers starting from the DMA burst base address */
+#define LL_TIM_DMABURST_LENGTH_4TRANSFERS      (TIM_DCR_DBL_1 |  TIM_DCR_DBL_0)                                /*!< Transfer is done to 4 registers starting from the DMA burst base address */
+#define LL_TIM_DMABURST_LENGTH_5TRANSFERS      TIM_DCR_DBL_2                                                   /*!< Transfer is done to 5 registers starting from the DMA burst base address */
+#define LL_TIM_DMABURST_LENGTH_6TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                                 /*!< Transfer is done to 6 registers starting from the DMA burst base address */
+#define LL_TIM_DMABURST_LENGTH_7TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                                 /*!< Transfer is done to 7 registers starting from the DMA burst base address */
+#define LL_TIM_DMABURST_LENGTH_8TRANSFERS      (TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)                 /*!< Transfer is done to 1 registers starting from the DMA burst base address */
+#define LL_TIM_DMABURST_LENGTH_9TRANSFERS      TIM_DCR_DBL_3                                                   /*!< Transfer is done to 9 registers starting from the DMA burst base address */
+#define LL_TIM_DMABURST_LENGTH_10TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_0)                                 /*!< Transfer is done to 10 registers starting from the DMA burst base address */
+#define LL_TIM_DMABURST_LENGTH_11TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1)                                 /*!< Transfer is done to 11 registers starting from the DMA burst base address */
+#define LL_TIM_DMABURST_LENGTH_12TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0)                 /*!< Transfer is done to 12 registers starting from the DMA burst base address */
+#define LL_TIM_DMABURST_LENGTH_13TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2)                                 /*!< Transfer is done to 13 registers starting from the DMA burst base address */
+#define LL_TIM_DMABURST_LENGTH_14TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_0)                 /*!< Transfer is done to 14 registers starting from the DMA burst base address */
+#define LL_TIM_DMABURST_LENGTH_15TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1)                 /*!< Transfer is done to 15 registers starting from the DMA burst base address */
+#define LL_TIM_DMABURST_LENGTH_16TRANSFERS     (TIM_DCR_DBL_3 | TIM_DCR_DBL_2 | TIM_DCR_DBL_1 | TIM_DCR_DBL_0) /*!< Transfer is done to 16 registers starting from the DMA burst base address */
+#define LL_TIM_DMABURST_LENGTH_17TRANSFERS     TIM_DCR_DBL_4                                                   /*!< Transfer is done to 17 registers starting from the DMA burst base address */
+#define LL_TIM_DMABURST_LENGTH_18TRANSFERS     (TIM_DCR_DBL_4 |  TIM_DCR_DBL_0)                                /*!< Transfer is done to 18 registers starting from the DMA burst base address */
+/**
+  * @}
+  */
+
+
+/** @defgroup TIM_LL_EC_TIM2_ITR1_RMP_TIM8  TIM2 Internal Trigger1 Remap TIM8
+  * @{
+  */
+#define LL_TIM_TIM2_ITR1_RMP_TIM8_TRGO    TIM2_OR_RMP_MASK                        /*!< TIM2_ITR1 is connected to TIM8_TRGO */
+#define LL_TIM_TIM2_ITR1_RMP_ETH_PTP      (TIM_OR_ITR1_RMP_0 | TIM2_OR_RMP_MASK)  /*!< TIM2_ITR1 is connected to ETH_PTP */
+#define LL_TIM_TIM2_ITR1_RMP_OTG_FS_SOF   (TIM_OR_ITR1_RMP_1 | TIM2_OR_RMP_MASK)  /*!< TIM2_ITR1 is connected to OTG_FS SOF */
+#define LL_TIM_TIM2_ITR1_RMP_OTG_HS_SOF   (TIM_OR_ITR1_RMP | TIM2_OR_RMP_MASK)    /*!< TIM2_ITR1 is connected to OTG_HS SOF */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_TIM5_TI4_RMP  TIM5 External Input Ch4 Remap
+  * @{
+  */
+#define LL_TIM_TIM5_TI4_RMP_GPIO        TIM5_OR_RMP_MASK                         /*!< TIM5 channel 4 is connected to GPIO */
+#define LL_TIM_TIM5_TI4_RMP_LSI         (TIM_OR_TI4_RMP_0 | TIM5_OR_RMP_MASK)    /*!< TIM5 channel 4 is connected to LSI internal clock */
+#define LL_TIM_TIM5_TI4_RMP_LSE         (TIM_OR_TI4_RMP_1 | TIM5_OR_RMP_MASK)    /*!< TIM5 channel 4 is connected to LSE */
+#define LL_TIM_TIM5_TI4_RMP_RTC         (TIM_OR_TI4_RMP | TIM5_OR_RMP_MASK)      /*!< TIM5 channel 4 is connected to RTC wakeup interrupt */
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EC_TIM11_TI1_RMP  TIM11 External Input Capture 1 Remap
+  * @{
+  */
+#define LL_TIM_TIM11_TI1_RMP_GPIO        TIM11_OR_RMP_MASK                          /*!< TIM11 channel 1 is connected to GPIO */
+#if defined(SPDIFRX)
+#define LL_TIM_TIM11_TI1_RMP_SPDIFRX     (TIM_OR_TI1_RMP_0 | TIM11_OR_RMP_MASK)     /*!< TIM11 channel 1 is connected to SPDIFRX */
+
+/* Legacy define */
+#define  LL_TIM_TIM11_TI1_RMP_GPIO1      LL_TIM_TIM11_TI1_RMP_SPDIFRX               /*!< Legacy define for LL_TIM_TIM11_TI1_RMP_SPDIFRX */
+
+#else
+#define LL_TIM_TIM11_TI1_RMP_GPIO1       (TIM_OR_TI1_RMP_0 | TIM11_OR_RMP_MASK)     /*!< TIM11 channel 1 is connected to GPIO */
+#endif /* SPDIFRX */
+#define LL_TIM_TIM11_TI1_RMP_GPIO2       (TIM_OR_TI1_RMP   | TIM11_OR_RMP_MASK)     /*!< TIM11 channel 1 is connected to GPIO */
+#define LL_TIM_TIM11_TI1_RMP_HSE_RTC     (TIM_OR_TI1_RMP_1 | TIM11_OR_RMP_MASK)     /*!< TIM11 channel 1 is connected to HSE_RTC */
+/**
+  * @}
+  */
+#if defined(LPTIM_OR_TIM1_ITR2_RMP) && defined(LPTIM_OR_TIM5_ITR1_RMP) && defined(LPTIM_OR_TIM9_ITR1_RMP)
+
+#define LL_TIM_LPTIM_REMAP_MASK           0x10000000U
+
+#define LL_TIM_TIM9_ITR1_RMP_TIM3_TRGO    LL_TIM_LPTIM_REMAP_MASK                              /*!< TIM9_ITR1 is connected to TIM3 TRGO */
+#define LL_TIM_TIM9_ITR1_RMP_LPTIM       (LL_TIM_LPTIM_REMAP_MASK | LPTIM_OR_TIM9_ITR1_RMP)    /*!< TIM9_ITR1 is connected to LPTIM1 output */
+
+#define LL_TIM_TIM5_ITR1_RMP_TIM3_TRGO    LL_TIM_LPTIM_REMAP_MASK                              /*!< TIM5_ITR1 is connected to TIM3 TRGO */
+#define LL_TIM_TIM5_ITR1_RMP_LPTIM       (LL_TIM_LPTIM_REMAP_MASK | LPTIM_OR_TIM5_ITR1_RMP)    /*!< TIM5_ITR1 is connected to LPTIM1 output */
+
+#define LL_TIM_TIM1_ITR2_RMP_TIM3_TRGO    LL_TIM_LPTIM_REMAP_MASK                              /*!< TIM1_ITR2 is connected to TIM3 TRGO */
+#define LL_TIM_TIM1_ITR2_RMP_LPTIM       (LL_TIM_LPTIM_REMAP_MASK | LPTIM_OR_TIM1_ITR2_RMP)    /*!< TIM1_ITR2 is connected to LPTIM1 output */
+
+#endif /* LPTIM_OR_TIM1_ITR2_RMP &&  LPTIM_OR_TIM5_ITR1_RMP && LPTIM_OR_TIM9_ITR1_RMP */
+
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup TIM_LL_Exported_Macros TIM Exported Macros
+  * @{
+  */
+
+/** @defgroup TIM_LL_EM_WRITE_READ Common Write and read registers Macros
+  * @{
+  */
+/**
+  * @brief  Write a value in TIM register.
+  * @param  __INSTANCE__ TIM Instance
+  * @param  __REG__ Register to be written
+  * @param  __VALUE__ Value to be written in the register
+  * @retval None
+  */
+#define LL_TIM_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG((__INSTANCE__)->__REG__, (__VALUE__))
+
+/**
+  * @brief  Read a value in TIM register.
+  * @param  __INSTANCE__ TIM Instance
+  * @param  __REG__ Register to be read
+  * @retval Register value
+  */
+#define LL_TIM_ReadReg(__INSTANCE__, __REG__) READ_REG((__INSTANCE__)->__REG__)
+/**
+  * @}
+  */
+
+/**
+  * @brief  HELPER macro calculating DTG[0:7] in the TIMx_BDTR register to achieve the requested dead time duration.
+  * @note ex: @ref __LL_TIM_CALC_DEADTIME (80000000, @ref LL_TIM_GetClockDivision (), 120);
+  * @param  __TIMCLK__ timer input clock frequency (in Hz)
+  * @param  __CKD__ This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
+  *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
+  *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
+  * @param  __DT__ deadtime duration (in ns)
+  * @retval DTG[0:7]
+  */
+#define __LL_TIM_CALC_DEADTIME(__TIMCLK__, __CKD__, __DT__)  \
+  ( (((uint64_t)((__DT__)*1000U)) < ((DT_DELAY_1+1U) * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))    ?  \
+    (uint8_t)(((uint64_t)((__DT__)*1000U) / TIM_CALC_DTS((__TIMCLK__), (__CKD__)))  & DT_DELAY_1) :      \
+    (((uint64_t)((__DT__)*1000U)) < ((64U + (DT_DELAY_2+1U)) * 2U * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))  ?  \
+    (uint8_t)(DT_RANGE_2 | ((uint8_t)((uint8_t)((((uint64_t)((__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__),   \
+                                                 (__CKD__))) >> 1U) - (uint8_t) 64) & DT_DELAY_2)) :\
+    (((uint64_t)((__DT__)*1000U)) < ((32U + (DT_DELAY_3+1U)) * 8U * TIM_CALC_DTS((__TIMCLK__), (__CKD__))))  ?  \
+    (uint8_t)(DT_RANGE_3 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__),  \
+                                                 (__CKD__))) >> 3U) - (uint8_t) 32) & DT_DELAY_3)) :\
+    (((uint64_t)((__DT__)*1000U)) < ((32U + (DT_DELAY_4+1U)) * 16U * TIM_CALC_DTS((__TIMCLK__), (__CKD__)))) ?  \
+    (uint8_t)(DT_RANGE_4 | ((uint8_t)((uint8_t)(((((uint64_t)(__DT__)*1000U))/ TIM_CALC_DTS((__TIMCLK__),  \
+                                                 (__CKD__))) >> 4U) - (uint8_t) 32) & DT_DELAY_4)) :\
+    0U)
+
+/**
+  * @brief  HELPER macro calculating the prescaler value to achieve the required counter clock frequency.
+  * @note ex: @ref __LL_TIM_CALC_PSC (80000000, 1000000);
+  * @param  __TIMCLK__ timer input clock frequency (in Hz)
+  * @param  __CNTCLK__ counter clock frequency (in Hz)
+  * @retval Prescaler value  (between Min_Data=0 and Max_Data=65535)
+  */
+#define __LL_TIM_CALC_PSC(__TIMCLK__, __CNTCLK__)   \
+  (((__TIMCLK__) >= (__CNTCLK__)) ? (uint32_t)((((__TIMCLK__) + (__CNTCLK__)/2U)/(__CNTCLK__)) - 1U) : 0U)
+
+/**
+  * @brief  HELPER macro calculating the auto-reload value to achieve the required output signal frequency.
+  * @note ex: @ref __LL_TIM_CALC_ARR (1000000, @ref LL_TIM_GetPrescaler (), 10000);
+  * @param  __TIMCLK__ timer input clock frequency (in Hz)
+  * @param  __PSC__ prescaler
+  * @param  __FREQ__ output signal frequency (in Hz)
+  * @retval  Auto-reload value  (between Min_Data=0 and Max_Data=65535)
+  */
+#define __LL_TIM_CALC_ARR(__TIMCLK__, __PSC__, __FREQ__) \
+  ((((__TIMCLK__)/((__PSC__) + 1U)) >= (__FREQ__)) ? (((__TIMCLK__)/((__FREQ__) * ((__PSC__) + 1U))) - 1U) : 0U)
+
+/**
+  * @brief  HELPER macro calculating the compare value required to achieve the required timer output compare
+  *         active/inactive delay.
+  * @note ex: @ref __LL_TIM_CALC_DELAY (1000000, @ref LL_TIM_GetPrescaler (), 10);
+  * @param  __TIMCLK__ timer input clock frequency (in Hz)
+  * @param  __PSC__ prescaler
+  * @param  __DELAY__ timer output compare active/inactive delay (in us)
+  * @retval Compare value  (between Min_Data=0 and Max_Data=65535)
+  */
+#define __LL_TIM_CALC_DELAY(__TIMCLK__, __PSC__, __DELAY__)  \
+  ((uint32_t)(((uint64_t)(__TIMCLK__) * (uint64_t)(__DELAY__)) \
+              / ((uint64_t)1000000U * (uint64_t)((__PSC__) + 1U))))
+
+/**
+  * @brief  HELPER macro calculating the auto-reload value to achieve the required pulse duration
+  *         (when the timer operates in one pulse mode).
+  * @note ex: @ref __LL_TIM_CALC_PULSE (1000000, @ref LL_TIM_GetPrescaler (), 10, 20);
+  * @param  __TIMCLK__ timer input clock frequency (in Hz)
+  * @param  __PSC__ prescaler
+  * @param  __DELAY__ timer output compare active/inactive delay (in us)
+  * @param  __PULSE__ pulse duration (in us)
+  * @retval Auto-reload value  (between Min_Data=0 and Max_Data=65535)
+  */
+#define __LL_TIM_CALC_PULSE(__TIMCLK__, __PSC__, __DELAY__, __PULSE__)  \
+  ((uint32_t)(__LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__PULSE__)) \
+              + __LL_TIM_CALC_DELAY((__TIMCLK__), (__PSC__), (__DELAY__))))
+
+/**
+  * @brief  HELPER macro retrieving the ratio of the input capture prescaler
+  * @note ex: @ref __LL_TIM_GET_ICPSC_RATIO (@ref LL_TIM_IC_GetPrescaler ());
+  * @param  __ICPSC__ This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_ICPSC_DIV1
+  *         @arg @ref LL_TIM_ICPSC_DIV2
+  *         @arg @ref LL_TIM_ICPSC_DIV4
+  *         @arg @ref LL_TIM_ICPSC_DIV8
+  * @retval Input capture prescaler ratio (1, 2, 4 or 8)
+  */
+#define __LL_TIM_GET_ICPSC_RATIO(__ICPSC__)  \
+  ((uint32_t)(0x01U << (((__ICPSC__) >> 16U) >> TIM_CCMR1_IC1PSC_Pos)))
+
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup TIM_LL_Exported_Functions TIM Exported Functions
+  * @{
+  */
+
+/** @defgroup TIM_LL_EF_Time_Base Time Base configuration
+  * @{
+  */
+/**
+  * @brief  Enable timer counter.
+  * @rmtoll CR1          CEN           LL_TIM_EnableCounter
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableCounter(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
+}
+
+/**
+  * @brief  Disable timer counter.
+  * @rmtoll CR1          CEN           LL_TIM_DisableCounter
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableCounter(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
+}
+
+/**
+  * @brief  Indicates whether the timer counter is enabled.
+  * @rmtoll CR1          CEN           LL_TIM_IsEnabledCounter
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledCounter(const TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->CR1, TIM_CR1_CEN) == (TIM_CR1_CEN)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable update event generation.
+  * @rmtoll CR1          UDIS          LL_TIM_EnableUpdateEvent
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableUpdateEvent(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->CR1, TIM_CR1_UDIS);
+}
+
+/**
+  * @brief  Disable update event generation.
+  * @rmtoll CR1          UDIS          LL_TIM_DisableUpdateEvent
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableUpdateEvent(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->CR1, TIM_CR1_UDIS);
+}
+
+/**
+  * @brief  Indicates whether update event generation is enabled.
+  * @rmtoll CR1          UDIS          LL_TIM_IsEnabledUpdateEvent
+  * @param  TIMx Timer instance
+  * @retval Inverted state of bit (0 or 1).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledUpdateEvent(const TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->CR1, TIM_CR1_UDIS) == (uint32_t)RESET) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Set update event source
+  * @note Update event source set to LL_TIM_UPDATESOURCE_REGULAR: any of the following events
+  *       generate an update interrupt or DMA request if enabled:
+  *        - Counter overflow/underflow
+  *        - Setting the UG bit
+  *        - Update generation through the slave mode controller
+  * @note Update event source set to LL_TIM_UPDATESOURCE_COUNTER: only counter
+  *       overflow/underflow generates an update interrupt or DMA request if enabled.
+  * @rmtoll CR1          URS           LL_TIM_SetUpdateSource
+  * @param  TIMx Timer instance
+  * @param  UpdateSource This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_UPDATESOURCE_REGULAR
+  *         @arg @ref LL_TIM_UPDATESOURCE_COUNTER
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_SetUpdateSource(TIM_TypeDef *TIMx, uint32_t UpdateSource)
+{
+  MODIFY_REG(TIMx->CR1, TIM_CR1_URS, UpdateSource);
+}
+
+/**
+  * @brief  Get actual event update source
+  * @rmtoll CR1          URS           LL_TIM_GetUpdateSource
+  * @param  TIMx Timer instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_TIM_UPDATESOURCE_REGULAR
+  *         @arg @ref LL_TIM_UPDATESOURCE_COUNTER
+  */
+__STATIC_INLINE uint32_t LL_TIM_GetUpdateSource(const TIM_TypeDef *TIMx)
+{
+  return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_URS));
+}
+
+/**
+  * @brief  Set one pulse mode (one shot v.s. repetitive).
+  * @rmtoll CR1          OPM           LL_TIM_SetOnePulseMode
+  * @param  TIMx Timer instance
+  * @param  OnePulseMode This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_ONEPULSEMODE_SINGLE
+  *         @arg @ref LL_TIM_ONEPULSEMODE_REPETITIVE
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_SetOnePulseMode(TIM_TypeDef *TIMx, uint32_t OnePulseMode)
+{
+  MODIFY_REG(TIMx->CR1, TIM_CR1_OPM, OnePulseMode);
+}
+
+/**
+  * @brief  Get actual one pulse mode.
+  * @rmtoll CR1          OPM           LL_TIM_GetOnePulseMode
+  * @param  TIMx Timer instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_TIM_ONEPULSEMODE_SINGLE
+  *         @arg @ref LL_TIM_ONEPULSEMODE_REPETITIVE
+  */
+__STATIC_INLINE uint32_t LL_TIM_GetOnePulseMode(const TIM_TypeDef *TIMx)
+{
+  return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_OPM));
+}
+
+/**
+  * @brief  Set the timer counter counting mode.
+  * @note Macro IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx) can be used to
+  *       check whether or not the counter mode selection feature is supported
+  *       by a timer instance.
+  * @note Switching from Center Aligned counter mode to Edge counter mode (or reverse)
+  *       requires a timer reset to avoid unexpected direction
+  *       due to DIR bit readonly in center aligned mode.
+  * @rmtoll CR1          DIR           LL_TIM_SetCounterMode\n
+  *         CR1          CMS           LL_TIM_SetCounterMode
+  * @param  TIMx Timer instance
+  * @param  CounterMode This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_COUNTERMODE_UP
+  *         @arg @ref LL_TIM_COUNTERMODE_DOWN
+  *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP
+  *         @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN
+  *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_SetCounterMode(TIM_TypeDef *TIMx, uint32_t CounterMode)
+{
+  MODIFY_REG(TIMx->CR1, (TIM_CR1_DIR | TIM_CR1_CMS), CounterMode);
+}
+
+/**
+  * @brief  Get actual counter mode.
+  * @note Macro IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx) can be used to
+  *       check whether or not the counter mode selection feature is supported
+  *       by a timer instance.
+  * @rmtoll CR1          DIR           LL_TIM_GetCounterMode\n
+  *         CR1          CMS           LL_TIM_GetCounterMode
+  * @param  TIMx Timer instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_TIM_COUNTERMODE_UP
+  *         @arg @ref LL_TIM_COUNTERMODE_DOWN
+  *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP
+  *         @arg @ref LL_TIM_COUNTERMODE_CENTER_DOWN
+  *         @arg @ref LL_TIM_COUNTERMODE_CENTER_UP_DOWN
+  */
+__STATIC_INLINE uint32_t LL_TIM_GetCounterMode(const TIM_TypeDef *TIMx)
+{
+  uint32_t counter_mode;
+
+  counter_mode = (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_CMS));
+
+  if (counter_mode == 0U)
+  {
+    counter_mode = (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
+  }
+
+  return counter_mode;
+}
+
+/**
+  * @brief  Enable auto-reload (ARR) preload.
+  * @rmtoll CR1          ARPE          LL_TIM_EnableARRPreload
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableARRPreload(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
+}
+
+/**
+  * @brief  Disable auto-reload (ARR) preload.
+  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
+}
+
+/**
+  * @brief  Indicates whether auto-reload (ARR) preload is enabled.
+  * @rmtoll CR1          ARPE          LL_TIM_IsEnabledARRPreload
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledARRPreload(const TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->CR1, TIM_CR1_ARPE) == (TIM_CR1_ARPE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Set the division ratio between the timer clock  and the sampling clock used by the dead-time generators
+  *         (when supported) and the digital filters.
+  * @note Macro IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx) can be used to check
+  *       whether or not the clock division feature is supported by the timer
+  *       instance.
+  * @rmtoll CR1          CKD           LL_TIM_SetClockDivision
+  * @param  TIMx Timer instance
+  * @param  ClockDivision This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
+  *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
+  *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_SetClockDivision(TIM_TypeDef *TIMx, uint32_t ClockDivision)
+{
+  MODIFY_REG(TIMx->CR1, TIM_CR1_CKD, ClockDivision);
+}
+
+/**
+  * @brief  Get the actual division ratio between the timer clock  and the sampling clock used by the dead-time
+  *         generators (when supported) and the digital filters.
+  * @note Macro IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx) can be used to check
+  *       whether or not the clock division feature is supported by the timer
+  *       instance.
+  * @rmtoll CR1          CKD           LL_TIM_GetClockDivision
+  * @param  TIMx Timer instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_TIM_CLOCKDIVISION_DIV1
+  *         @arg @ref LL_TIM_CLOCKDIVISION_DIV2
+  *         @arg @ref LL_TIM_CLOCKDIVISION_DIV4
+  */
+__STATIC_INLINE uint32_t LL_TIM_GetClockDivision(const TIM_TypeDef *TIMx)
+{
+  return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_CKD));
+}
+
+/**
+  * @brief  Set the counter value.
+  * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports a 32 bits counter.
+  * @rmtoll CNT          CNT           LL_TIM_SetCounter
+  * @param  TIMx Timer instance
+  * @param  Counter Counter value (between Min_Data=0 and Max_Data=0xFFFF or 0xFFFFFFFF)
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_SetCounter(TIM_TypeDef *TIMx, uint32_t Counter)
+{
+  WRITE_REG(TIMx->CNT, Counter);
+}
+
+/**
+  * @brief  Get the counter value.
+  * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports a 32 bits counter.
+  * @rmtoll CNT          CNT           LL_TIM_GetCounter
+  * @param  TIMx Timer instance
+  * @retval Counter value (between Min_Data=0 and Max_Data=0xFFFF or 0xFFFFFFFF)
+  */
+__STATIC_INLINE uint32_t LL_TIM_GetCounter(const TIM_TypeDef *TIMx)
+{
+  return (uint32_t)(READ_REG(TIMx->CNT));
+}
+
+/**
+  * @brief  Get the current direction of the counter
+  * @rmtoll CR1          DIR           LL_TIM_GetDirection
+  * @param  TIMx Timer instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_TIM_COUNTERDIRECTION_UP
+  *         @arg @ref LL_TIM_COUNTERDIRECTION_DOWN
+  */
+__STATIC_INLINE uint32_t LL_TIM_GetDirection(const TIM_TypeDef *TIMx)
+{
+  return (uint32_t)(READ_BIT(TIMx->CR1, TIM_CR1_DIR));
+}
+
+/**
+  * @brief  Set the prescaler value.
+  * @note The counter clock frequency CK_CNT is equal to fCK_PSC / (PSC[15:0] + 1).
+  * @note The prescaler can be changed on the fly as this control register is buffered. The new
+  *       prescaler ratio is taken into account at the next update event.
+  * @note Helper macro @ref __LL_TIM_CALC_PSC can be used to calculate the Prescaler parameter
+  * @rmtoll PSC          PSC           LL_TIM_SetPrescaler
+  * @param  TIMx Timer instance
+  * @param  Prescaler between Min_Data=0 and Max_Data=65535
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Prescaler)
+{
+  WRITE_REG(TIMx->PSC, Prescaler);
+}
+
+/**
+  * @brief  Get the prescaler value.
+  * @rmtoll PSC          PSC           LL_TIM_GetPrescaler
+  * @param  TIMx Timer instance
+  * @retval  Prescaler value between Min_Data=0 and Max_Data=65535
+  */
+__STATIC_INLINE uint32_t LL_TIM_GetPrescaler(const TIM_TypeDef *TIMx)
+{
+  return (uint32_t)(READ_REG(TIMx->PSC));
+}
+
+/**
+  * @brief  Set the auto-reload value.
+  * @note The counter is blocked while the auto-reload value is null.
+  * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports a 32 bits counter.
+  * @note Helper macro @ref __LL_TIM_CALC_ARR can be used to calculate the AutoReload parameter
+  * @rmtoll ARR          ARR           LL_TIM_SetAutoReload
+  * @param  TIMx Timer instance
+  * @param  AutoReload between Min_Data=0 and Max_Data=65535
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_SetAutoReload(TIM_TypeDef *TIMx, uint32_t AutoReload)
+{
+  WRITE_REG(TIMx->ARR, AutoReload);
+}
+
+/**
+  * @brief  Get the auto-reload value.
+  * @rmtoll ARR          ARR           LL_TIM_GetAutoReload
+  * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports a 32 bits counter.
+  * @param  TIMx Timer instance
+  * @retval Auto-reload value
+  */
+__STATIC_INLINE uint32_t LL_TIM_GetAutoReload(const TIM_TypeDef *TIMx)
+{
+  return (uint32_t)(READ_REG(TIMx->ARR));
+}
+
+/**
+  * @brief  Set the repetition counter value.
+  * @note Macro IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports a repetition counter.
+  * @rmtoll RCR          REP           LL_TIM_SetRepetitionCounter
+  * @param  TIMx Timer instance
+  * @param  RepetitionCounter between Min_Data=0 and Max_Data=255 or 65535 for advanced timer.
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_SetRepetitionCounter(TIM_TypeDef *TIMx, uint32_t RepetitionCounter)
+{
+  WRITE_REG(TIMx->RCR, RepetitionCounter);
+}
+
+/**
+  * @brief  Get the repetition counter value.
+  * @note Macro IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports a repetition counter.
+  * @rmtoll RCR          REP           LL_TIM_GetRepetitionCounter
+  * @param  TIMx Timer instance
+  * @retval Repetition counter value
+  */
+__STATIC_INLINE uint32_t LL_TIM_GetRepetitionCounter(const TIM_TypeDef *TIMx)
+{
+  return (uint32_t)(READ_REG(TIMx->RCR));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EF_Capture_Compare Capture Compare configuration
+  * @{
+  */
+/**
+  * @brief  Enable  the capture/compare control bits (CCxE, CCxNE and OCxM) preload.
+  * @note CCxE, CCxNE and OCxM bits are preloaded, after having been written,
+  *       they are updated only when a commutation event (COM) occurs.
+  * @note Only on channels that have a complementary output.
+  * @note Macro IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance is able to generate a commutation event.
+  * @rmtoll CR2          CCPC          LL_TIM_CC_EnablePreload
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_CC_EnablePreload(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->CR2, TIM_CR2_CCPC);
+}
+
+/**
+  * @brief  Disable  the capture/compare control bits (CCxE, CCxNE and OCxM) preload.
+  * @note Macro IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance is able to generate a commutation event.
+  * @rmtoll CR2          CCPC          LL_TIM_CC_DisablePreload
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_CC_DisablePreload(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->CR2, TIM_CR2_CCPC);
+}
+
+/**
+  * @brief  Indicates whether the capture/compare control bits (CCxE, CCxNE and OCxM) preload is enabled.
+  * @rmtoll CR2          CCPC          LL_TIM_CC_IsEnabledPreload
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_CC_IsEnabledPreload(const TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->CR2, TIM_CR2_CCPC) == (TIM_CR2_CCPC)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Set the updated source of the capture/compare control bits (CCxE, CCxNE and OCxM).
+  * @note Macro IS_TIM_COMMUTATION_EVENT_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance is able to generate a commutation event.
+  * @rmtoll CR2          CCUS          LL_TIM_CC_SetUpdate
+  * @param  TIMx Timer instance
+  * @param  CCUpdateSource This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CCUPDATESOURCE_COMG_ONLY
+  *         @arg @ref LL_TIM_CCUPDATESOURCE_COMG_AND_TRGI
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_CC_SetUpdate(TIM_TypeDef *TIMx, uint32_t CCUpdateSource)
+{
+  MODIFY_REG(TIMx->CR2, TIM_CR2_CCUS, CCUpdateSource);
+}
+
+/**
+  * @brief  Set the trigger of the capture/compare DMA request.
+  * @rmtoll CR2          CCDS          LL_TIM_CC_SetDMAReqTrigger
+  * @param  TIMx Timer instance
+  * @param  DMAReqTrigger This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CCDMAREQUEST_CC
+  *         @arg @ref LL_TIM_CCDMAREQUEST_UPDATE
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_CC_SetDMAReqTrigger(TIM_TypeDef *TIMx, uint32_t DMAReqTrigger)
+{
+  MODIFY_REG(TIMx->CR2, TIM_CR2_CCDS, DMAReqTrigger);
+}
+
+/**
+  * @brief  Get actual trigger of the capture/compare DMA request.
+  * @rmtoll CR2          CCDS          LL_TIM_CC_GetDMAReqTrigger
+  * @param  TIMx Timer instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_TIM_CCDMAREQUEST_CC
+  *         @arg @ref LL_TIM_CCDMAREQUEST_UPDATE
+  */
+__STATIC_INLINE uint32_t LL_TIM_CC_GetDMAReqTrigger(const TIM_TypeDef *TIMx)
+{
+  return (uint32_t)(READ_BIT(TIMx->CR2, TIM_CR2_CCDS));
+}
+
+/**
+  * @brief  Set the lock level to freeze the
+  *         configuration of several capture/compare parameters.
+  * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
+  *       the lock mechanism is supported by a timer instance.
+  * @rmtoll BDTR         LOCK          LL_TIM_CC_SetLockLevel
+  * @param  TIMx Timer instance
+  * @param  LockLevel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_LOCKLEVEL_OFF
+  *         @arg @ref LL_TIM_LOCKLEVEL_1
+  *         @arg @ref LL_TIM_LOCKLEVEL_2
+  *         @arg @ref LL_TIM_LOCKLEVEL_3
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_CC_SetLockLevel(TIM_TypeDef *TIMx, uint32_t LockLevel)
+{
+  MODIFY_REG(TIMx->BDTR, TIM_BDTR_LOCK, LockLevel);
+}
+
+/**
+  * @brief  Enable capture/compare channels.
+  * @rmtoll CCER         CC1E          LL_TIM_CC_EnableChannel\n
+  *         CCER         CC1NE         LL_TIM_CC_EnableChannel\n
+  *         CCER         CC2E          LL_TIM_CC_EnableChannel\n
+  *         CCER         CC2NE         LL_TIM_CC_EnableChannel\n
+  *         CCER         CC3E          LL_TIM_CC_EnableChannel\n
+  *         CCER         CC3NE         LL_TIM_CC_EnableChannel\n
+  *         CCER         CC4E          LL_TIM_CC_EnableChannel
+  * @param  TIMx Timer instance
+  * @param  Channels This parameter can be a combination of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH1N
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH2N
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH3N
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
+{
+  SET_BIT(TIMx->CCER, Channels);
+}
+
+/**
+  * @brief  Disable capture/compare channels.
+  * @rmtoll CCER         CC1E          LL_TIM_CC_DisableChannel\n
+  *         CCER         CC1NE         LL_TIM_CC_DisableChannel\n
+  *         CCER         CC2E          LL_TIM_CC_DisableChannel\n
+  *         CCER         CC2NE         LL_TIM_CC_DisableChannel\n
+  *         CCER         CC3E          LL_TIM_CC_DisableChannel\n
+  *         CCER         CC3NE         LL_TIM_CC_DisableChannel\n
+  *         CCER         CC4E          LL_TIM_CC_DisableChannel
+  * @param  TIMx Timer instance
+  * @param  Channels This parameter can be a combination of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH1N
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH2N
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH3N
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_CC_DisableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
+{
+  CLEAR_BIT(TIMx->CCER, Channels);
+}
+
+/**
+  * @brief  Indicate whether channel(s) is(are) enabled.
+  * @rmtoll CCER         CC1E          LL_TIM_CC_IsEnabledChannel\n
+  *         CCER         CC1NE         LL_TIM_CC_IsEnabledChannel\n
+  *         CCER         CC2E          LL_TIM_CC_IsEnabledChannel\n
+  *         CCER         CC2NE         LL_TIM_CC_IsEnabledChannel\n
+  *         CCER         CC3E          LL_TIM_CC_IsEnabledChannel\n
+  *         CCER         CC3NE         LL_TIM_CC_IsEnabledChannel\n
+  *         CCER         CC4E          LL_TIM_CC_IsEnabledChannel
+  * @param  TIMx Timer instance
+  * @param  Channels This parameter can be a combination of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH1N
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH2N
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH3N
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_CC_IsEnabledChannel(const TIM_TypeDef *TIMx, uint32_t Channels)
+{
+  return ((READ_BIT(TIMx->CCER, Channels) == (Channels)) ? 1UL : 0UL);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EF_Output_Channel Output channel configuration
+  * @{
+  */
+/**
+  * @brief  Configure an output channel.
+  * @rmtoll CCMR1        CC1S          LL_TIM_OC_ConfigOutput\n
+  *         CCMR1        CC2S          LL_TIM_OC_ConfigOutput\n
+  *         CCMR2        CC3S          LL_TIM_OC_ConfigOutput\n
+  *         CCMR2        CC4S          LL_TIM_OC_ConfigOutput\n
+  *         CCER         CC1P          LL_TIM_OC_ConfigOutput\n
+  *         CCER         CC2P          LL_TIM_OC_ConfigOutput\n
+  *         CCER         CC3P          LL_TIM_OC_ConfigOutput\n
+  *         CCER         CC4P          LL_TIM_OC_ConfigOutput\n
+  *         CR2          OIS1          LL_TIM_OC_ConfigOutput\n
+  *         CR2          OIS2          LL_TIM_OC_ConfigOutput\n
+  *         CR2          OIS3          LL_TIM_OC_ConfigOutput\n
+  *         CR2          OIS4          LL_TIM_OC_ConfigOutput
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  * @param  Configuration This parameter must be a combination of all the following values:
+  *         @arg @ref LL_TIM_OCPOLARITY_HIGH or @ref LL_TIM_OCPOLARITY_LOW
+  *         @arg @ref LL_TIM_OCIDLESTATE_LOW or @ref LL_TIM_OCIDLESTATE_HIGH
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_OC_ConfigOutput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
+  CLEAR_BIT(*pReg, (TIM_CCMR1_CC1S << SHIFT_TAB_OCxx[iChannel]));
+  MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),
+             (Configuration & TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]);
+  MODIFY_REG(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel]),
+             (Configuration & TIM_CR2_OIS1) << SHIFT_TAB_OISx[iChannel]);
+}
+
+/**
+  * @brief  Define the behavior of the output reference signal OCxREF from which
+  *         OCx and OCxN (when relevant) are derived.
+  * @rmtoll CCMR1        OC1M          LL_TIM_OC_SetMode\n
+  *         CCMR1        OC2M          LL_TIM_OC_SetMode\n
+  *         CCMR2        OC3M          LL_TIM_OC_SetMode\n
+  *         CCMR2        OC4M          LL_TIM_OC_SetMode
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  * @param  Mode This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_OCMODE_FROZEN
+  *         @arg @ref LL_TIM_OCMODE_ACTIVE
+  *         @arg @ref LL_TIM_OCMODE_INACTIVE
+  *         @arg @ref LL_TIM_OCMODE_TOGGLE
+  *         @arg @ref LL_TIM_OCMODE_FORCED_INACTIVE
+  *         @arg @ref LL_TIM_OCMODE_FORCED_ACTIVE
+  *         @arg @ref LL_TIM_OCMODE_PWM1
+  *         @arg @ref LL_TIM_OCMODE_PWM2
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_OC_SetMode(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Mode)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
+  MODIFY_REG(*pReg, ((TIM_CCMR1_OC1M  | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel]), Mode << SHIFT_TAB_OCxx[iChannel]);
+}
+
+/**
+  * @brief  Get the output compare mode of an output channel.
+  * @rmtoll CCMR1        OC1M          LL_TIM_OC_GetMode\n
+  *         CCMR1        OC2M          LL_TIM_OC_GetMode\n
+  *         CCMR2        OC3M          LL_TIM_OC_GetMode\n
+  *         CCMR2        OC4M          LL_TIM_OC_GetMode
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_TIM_OCMODE_FROZEN
+  *         @arg @ref LL_TIM_OCMODE_ACTIVE
+  *         @arg @ref LL_TIM_OCMODE_INACTIVE
+  *         @arg @ref LL_TIM_OCMODE_TOGGLE
+  *         @arg @ref LL_TIM_OCMODE_FORCED_INACTIVE
+  *         @arg @ref LL_TIM_OCMODE_FORCED_ACTIVE
+  *         @arg @ref LL_TIM_OCMODE_PWM1
+  *         @arg @ref LL_TIM_OCMODE_PWM2
+  */
+__STATIC_INLINE uint32_t LL_TIM_OC_GetMode(const TIM_TypeDef *TIMx, uint32_t Channel)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
+  return (READ_BIT(*pReg, ((TIM_CCMR1_OC1M | TIM_CCMR1_CC1S) << SHIFT_TAB_OCxx[iChannel])) >> SHIFT_TAB_OCxx[iChannel]);
+}
+
+/**
+  * @brief  Set the polarity of an output channel.
+  * @rmtoll CCER         CC1P          LL_TIM_OC_SetPolarity\n
+  *         CCER         CC1NP         LL_TIM_OC_SetPolarity\n
+  *         CCER         CC2P          LL_TIM_OC_SetPolarity\n
+  *         CCER         CC2NP         LL_TIM_OC_SetPolarity\n
+  *         CCER         CC3P          LL_TIM_OC_SetPolarity\n
+  *         CCER         CC3NP         LL_TIM_OC_SetPolarity\n
+  *         CCER         CC4P          LL_TIM_OC_SetPolarity
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH1N
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH2N
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH3N
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  * @param  Polarity This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_OCPOLARITY_HIGH
+  *         @arg @ref LL_TIM_OCPOLARITY_LOW
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_OC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Polarity)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  MODIFY_REG(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel]),  Polarity << SHIFT_TAB_CCxP[iChannel]);
+}
+
+/**
+  * @brief  Get the polarity of an output channel.
+  * @rmtoll CCER         CC1P          LL_TIM_OC_GetPolarity\n
+  *         CCER         CC1NP         LL_TIM_OC_GetPolarity\n
+  *         CCER         CC2P          LL_TIM_OC_GetPolarity\n
+  *         CCER         CC2NP         LL_TIM_OC_GetPolarity\n
+  *         CCER         CC3P          LL_TIM_OC_GetPolarity\n
+  *         CCER         CC3NP         LL_TIM_OC_GetPolarity\n
+  *         CCER         CC4P          LL_TIM_OC_GetPolarity
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH1N
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH2N
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH3N
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_TIM_OCPOLARITY_HIGH
+  *         @arg @ref LL_TIM_OCPOLARITY_LOW
+  */
+__STATIC_INLINE uint32_t LL_TIM_OC_GetPolarity(const TIM_TypeDef *TIMx, uint32_t Channel)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  return (READ_BIT(TIMx->CCER, (TIM_CCER_CC1P << SHIFT_TAB_CCxP[iChannel])) >> SHIFT_TAB_CCxP[iChannel]);
+}
+
+/**
+  * @brief  Set the IDLE state of an output channel
+  * @note This function is significant only for the timer instances
+  *       supporting the break feature. Macro IS_TIM_BREAK_INSTANCE(TIMx)
+  *       can be used to check whether or not a timer instance provides
+  *       a break input.
+  * @rmtoll CR2         OIS1          LL_TIM_OC_SetIdleState\n
+  *         CR2         OIS1N         LL_TIM_OC_SetIdleState\n
+  *         CR2         OIS2          LL_TIM_OC_SetIdleState\n
+  *         CR2         OIS2N         LL_TIM_OC_SetIdleState\n
+  *         CR2         OIS3          LL_TIM_OC_SetIdleState\n
+  *         CR2         OIS3N         LL_TIM_OC_SetIdleState\n
+  *         CR2         OIS4          LL_TIM_OC_SetIdleState
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH1N
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH2N
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH3N
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  * @param  IdleState This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_OCIDLESTATE_LOW
+  *         @arg @ref LL_TIM_OCIDLESTATE_HIGH
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_OC_SetIdleState(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t IdleState)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  MODIFY_REG(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel]),  IdleState << SHIFT_TAB_OISx[iChannel]);
+}
+
+/**
+  * @brief  Get the IDLE state of an output channel
+  * @rmtoll CR2         OIS1          LL_TIM_OC_GetIdleState\n
+  *         CR2         OIS1N         LL_TIM_OC_GetIdleState\n
+  *         CR2         OIS2          LL_TIM_OC_GetIdleState\n
+  *         CR2         OIS2N         LL_TIM_OC_GetIdleState\n
+  *         CR2         OIS3          LL_TIM_OC_GetIdleState\n
+  *         CR2         OIS3N         LL_TIM_OC_GetIdleState\n
+  *         CR2         OIS4          LL_TIM_OC_GetIdleState
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH1N
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH2N
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH3N
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_TIM_OCIDLESTATE_LOW
+  *         @arg @ref LL_TIM_OCIDLESTATE_HIGH
+  */
+__STATIC_INLINE uint32_t LL_TIM_OC_GetIdleState(const TIM_TypeDef *TIMx, uint32_t Channel)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  return (READ_BIT(TIMx->CR2, (TIM_CR2_OIS1 << SHIFT_TAB_OISx[iChannel])) >> SHIFT_TAB_OISx[iChannel]);
+}
+
+/**
+  * @brief  Enable fast mode for the output channel.
+  * @note Acts only if the channel is configured in PWM1 or PWM2 mode.
+  * @rmtoll CCMR1        OC1FE          LL_TIM_OC_EnableFast\n
+  *         CCMR1        OC2FE          LL_TIM_OC_EnableFast\n
+  *         CCMR2        OC3FE          LL_TIM_OC_EnableFast\n
+  *         CCMR2        OC4FE          LL_TIM_OC_EnableFast
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_OC_EnableFast(TIM_TypeDef *TIMx, uint32_t Channel)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
+  SET_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
+
+}
+
+/**
+  * @brief  Disable fast mode for the output channel.
+  * @rmtoll CCMR1        OC1FE          LL_TIM_OC_DisableFast\n
+  *         CCMR1        OC2FE          LL_TIM_OC_DisableFast\n
+  *         CCMR2        OC3FE          LL_TIM_OC_DisableFast\n
+  *         CCMR2        OC4FE          LL_TIM_OC_DisableFast
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_OC_DisableFast(TIM_TypeDef *TIMx, uint32_t Channel)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
+  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
+
+}
+
+/**
+  * @brief  Indicates whether fast mode is enabled for the output channel.
+  * @rmtoll CCMR1        OC1FE          LL_TIM_OC_IsEnabledFast\n
+  *         CCMR1        OC2FE          LL_TIM_OC_IsEnabledFast\n
+  *         CCMR2        OC3FE          LL_TIM_OC_IsEnabledFast\n
+  *         CCMR2        OC4FE          LL_TIM_OC_IsEnabledFast\n
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledFast(const TIM_TypeDef *TIMx, uint32_t Channel)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
+  uint32_t bitfield = TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel];
+  return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable compare register (TIMx_CCRx) preload for the output channel.
+  * @rmtoll CCMR1        OC1PE          LL_TIM_OC_EnablePreload\n
+  *         CCMR1        OC2PE          LL_TIM_OC_EnablePreload\n
+  *         CCMR2        OC3PE          LL_TIM_OC_EnablePreload\n
+  *         CCMR2        OC4PE          LL_TIM_OC_EnablePreload
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_OC_EnablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
+  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
+}
+
+/**
+  * @brief  Disable compare register (TIMx_CCRx) preload for the output channel.
+  * @rmtoll CCMR1        OC1PE          LL_TIM_OC_DisablePreload\n
+  *         CCMR1        OC2PE          LL_TIM_OC_DisablePreload\n
+  *         CCMR2        OC3PE          LL_TIM_OC_DisablePreload\n
+  *         CCMR2        OC4PE          LL_TIM_OC_DisablePreload
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_OC_DisablePreload(TIM_TypeDef *TIMx, uint32_t Channel)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
+  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
+}
+
+/**
+  * @brief  Indicates whether compare register (TIMx_CCRx) preload is enabled for the output channel.
+  * @rmtoll CCMR1        OC1PE          LL_TIM_OC_IsEnabledPreload\n
+  *         CCMR1        OC2PE          LL_TIM_OC_IsEnabledPreload\n
+  *         CCMR2        OC3PE          LL_TIM_OC_IsEnabledPreload\n
+  *         CCMR2        OC4PE          LL_TIM_OC_IsEnabledPreload\n
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledPreload(const TIM_TypeDef *TIMx, uint32_t Channel)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
+  uint32_t bitfield = TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel];
+  return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable clearing the output channel on an external event.
+  * @note This function can only be used in Output compare and PWM modes. It does not work in Forced mode.
+  * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
+  *       or not a timer instance can clear the OCxREF signal on an external event.
+  * @rmtoll CCMR1        OC1CE          LL_TIM_OC_EnableClear\n
+  *         CCMR1        OC2CE          LL_TIM_OC_EnableClear\n
+  *         CCMR2        OC3CE          LL_TIM_OC_EnableClear\n
+  *         CCMR2        OC4CE          LL_TIM_OC_EnableClear
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_OC_EnableClear(TIM_TypeDef *TIMx, uint32_t Channel)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
+  SET_BIT(*pReg, (TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel]));
+}
+
+/**
+  * @brief  Disable clearing the output channel on an external event.
+  * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
+  *       or not a timer instance can clear the OCxREF signal on an external event.
+  * @rmtoll CCMR1        OC1CE          LL_TIM_OC_DisableClear\n
+  *         CCMR1        OC2CE          LL_TIM_OC_DisableClear\n
+  *         CCMR2        OC3CE          LL_TIM_OC_DisableClear\n
+  *         CCMR2        OC4CE          LL_TIM_OC_DisableClear
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_OC_DisableClear(TIM_TypeDef *TIMx, uint32_t Channel)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
+  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel]));
+}
+
+/**
+  * @brief  Indicates clearing the output channel on an external event is enabled for the output channel.
+  * @note This function enables clearing the output channel on an external event.
+  * @note This function can only be used in Output compare and PWM modes. It does not work in Forced mode.
+  * @note Macro IS_TIM_OCXREF_CLEAR_INSTANCE(TIMx) can be used to check whether
+  *       or not a timer instance can clear the OCxREF signal on an external event.
+  * @rmtoll CCMR1        OC1CE          LL_TIM_OC_IsEnabledClear\n
+  *         CCMR1        OC2CE          LL_TIM_OC_IsEnabledClear\n
+  *         CCMR2        OC3CE          LL_TIM_OC_IsEnabledClear\n
+  *         CCMR2        OC4CE          LL_TIM_OC_IsEnabledClear\n
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_OC_IsEnabledClear(const TIM_TypeDef *TIMx, uint32_t Channel)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
+  uint32_t bitfield = TIM_CCMR1_OC1CE << SHIFT_TAB_OCxx[iChannel];
+  return ((READ_BIT(*pReg, bitfield) == bitfield) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Set the dead-time delay (delay inserted between the rising edge of the OCxREF signal and the rising edge of
+  *         the Ocx and OCxN signals).
+  * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
+  *       dead-time insertion feature is supported by a timer instance.
+  * @note Helper macro @ref __LL_TIM_CALC_DEADTIME can be used to calculate the DeadTime parameter
+  * @rmtoll BDTR         DTG           LL_TIM_OC_SetDeadTime
+  * @param  TIMx Timer instance
+  * @param  DeadTime between Min_Data=0 and Max_Data=255
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_OC_SetDeadTime(TIM_TypeDef *TIMx, uint32_t DeadTime)
+{
+  MODIFY_REG(TIMx->BDTR, TIM_BDTR_DTG, DeadTime);
+}
+
+/**
+  * @brief  Set compare value for output channel 1 (TIMx_CCR1).
+  * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
+  * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports a 32 bits counter.
+  * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
+  *       output channel 1 is supported by a timer instance.
+  * @rmtoll CCR1         CCR1          LL_TIM_OC_SetCompareCH1
+  * @param  TIMx Timer instance
+  * @param  CompareValue between Min_Data=0 and Max_Data=65535
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
+{
+  WRITE_REG(TIMx->CCR1, CompareValue);
+}
+
+/**
+  * @brief  Set compare value for output channel 2 (TIMx_CCR2).
+  * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
+  * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports a 32 bits counter.
+  * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
+  *       output channel 2 is supported by a timer instance.
+  * @rmtoll CCR2         CCR2          LL_TIM_OC_SetCompareCH2
+  * @param  TIMx Timer instance
+  * @param  CompareValue between Min_Data=0 and Max_Data=65535
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_OC_SetCompareCH2(TIM_TypeDef *TIMx, uint32_t CompareValue)
+{
+  WRITE_REG(TIMx->CCR2, CompareValue);
+}
+
+/**
+  * @brief  Set compare value for output channel 3 (TIMx_CCR3).
+  * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
+  * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports a 32 bits counter.
+  * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
+  *       output channel is supported by a timer instance.
+  * @rmtoll CCR3         CCR3          LL_TIM_OC_SetCompareCH3
+  * @param  TIMx Timer instance
+  * @param  CompareValue between Min_Data=0 and Max_Data=65535
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_OC_SetCompareCH3(TIM_TypeDef *TIMx, uint32_t CompareValue)
+{
+  WRITE_REG(TIMx->CCR3, CompareValue);
+}
+
+/**
+  * @brief  Set compare value for output channel 4 (TIMx_CCR4).
+  * @note In 32-bit timer implementations compare value can be between 0x00000000 and 0xFFFFFFFF.
+  * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports a 32 bits counter.
+  * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
+  *       output channel 4 is supported by a timer instance.
+  * @rmtoll CCR4         CCR4          LL_TIM_OC_SetCompareCH4
+  * @param  TIMx Timer instance
+  * @param  CompareValue between Min_Data=0 and Max_Data=65535
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_OC_SetCompareCH4(TIM_TypeDef *TIMx, uint32_t CompareValue)
+{
+  WRITE_REG(TIMx->CCR4, CompareValue);
+}
+
+/**
+  * @brief  Get compare value (TIMx_CCR1) set for  output channel 1.
+  * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFFFFFFFF.
+  * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports a 32 bits counter.
+  * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
+  *       output channel 1 is supported by a timer instance.
+  * @rmtoll CCR1         CCR1          LL_TIM_OC_GetCompareCH1
+  * @param  TIMx Timer instance
+  * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
+  */
+__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH1(const TIM_TypeDef *TIMx)
+{
+  return (uint32_t)(READ_REG(TIMx->CCR1));
+}
+
+/**
+  * @brief  Get compare value (TIMx_CCR2) set for  output channel 2.
+  * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFFFFFFFF.
+  * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports a 32 bits counter.
+  * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
+  *       output channel 2 is supported by a timer instance.
+  * @rmtoll CCR2         CCR2          LL_TIM_OC_GetCompareCH2
+  * @param  TIMx Timer instance
+  * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
+  */
+__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH2(const TIM_TypeDef *TIMx)
+{
+  return (uint32_t)(READ_REG(TIMx->CCR2));
+}
+
+/**
+  * @brief  Get compare value (TIMx_CCR3) set for  output channel 3.
+  * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFFFFFFFF.
+  * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports a 32 bits counter.
+  * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
+  *       output channel 3 is supported by a timer instance.
+  * @rmtoll CCR3         CCR3          LL_TIM_OC_GetCompareCH3
+  * @param  TIMx Timer instance
+  * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
+  */
+__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH3(const TIM_TypeDef *TIMx)
+{
+  return (uint32_t)(READ_REG(TIMx->CCR3));
+}
+
+/**
+  * @brief  Get compare value (TIMx_CCR4) set for  output channel 4.
+  * @note In 32-bit timer implementations returned compare value can be between 0x00000000 and 0xFFFFFFFF.
+  * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports a 32 bits counter.
+  * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
+  *       output channel 4 is supported by a timer instance.
+  * @rmtoll CCR4         CCR4          LL_TIM_OC_GetCompareCH4
+  * @param  TIMx Timer instance
+  * @retval CompareValue (between Min_Data=0 and Max_Data=65535)
+  */
+__STATIC_INLINE uint32_t LL_TIM_OC_GetCompareCH4(const TIM_TypeDef *TIMx)
+{
+  return (uint32_t)(READ_REG(TIMx->CCR4));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EF_Input_Channel Input channel configuration
+  * @{
+  */
+/**
+  * @brief  Configure input channel.
+  * @rmtoll CCMR1        CC1S          LL_TIM_IC_Config\n
+  *         CCMR1        IC1PSC        LL_TIM_IC_Config\n
+  *         CCMR1        IC1F          LL_TIM_IC_Config\n
+  *         CCMR1        CC2S          LL_TIM_IC_Config\n
+  *         CCMR1        IC2PSC        LL_TIM_IC_Config\n
+  *         CCMR1        IC2F          LL_TIM_IC_Config\n
+  *         CCMR2        CC3S          LL_TIM_IC_Config\n
+  *         CCMR2        IC3PSC        LL_TIM_IC_Config\n
+  *         CCMR2        IC3F          LL_TIM_IC_Config\n
+  *         CCMR2        CC4S          LL_TIM_IC_Config\n
+  *         CCMR2        IC4PSC        LL_TIM_IC_Config\n
+  *         CCMR2        IC4F          LL_TIM_IC_Config\n
+  *         CCER         CC1P          LL_TIM_IC_Config\n
+  *         CCER         CC1NP         LL_TIM_IC_Config\n
+  *         CCER         CC2P          LL_TIM_IC_Config\n
+  *         CCER         CC2NP         LL_TIM_IC_Config\n
+  *         CCER         CC3P          LL_TIM_IC_Config\n
+  *         CCER         CC3NP         LL_TIM_IC_Config\n
+  *         CCER         CC4P          LL_TIM_IC_Config\n
+  *         CCER         CC4NP         LL_TIM_IC_Config
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  * @param  Configuration This parameter must be a combination of all the following values:
+  *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI or @ref LL_TIM_ACTIVEINPUT_INDIRECTTI or @ref LL_TIM_ACTIVEINPUT_TRC
+  *         @arg @ref LL_TIM_ICPSC_DIV1 or ... or @ref LL_TIM_ICPSC_DIV8
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV1 or ... or @ref LL_TIM_IC_FILTER_FDIV32_N8
+  *         @arg @ref LL_TIM_IC_POLARITY_RISING or @ref LL_TIM_IC_POLARITY_FALLING or @ref LL_TIM_IC_POLARITY_BOTHEDGE
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_IC_Config(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t Configuration)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
+  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]),
+             ((Configuration >> 16U) & (TIM_CCMR1_IC1F | TIM_CCMR1_IC1PSC | TIM_CCMR1_CC1S))                \
+             << SHIFT_TAB_ICxx[iChannel]);
+  MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
+             (Configuration & (TIM_CCER_CC1NP | TIM_CCER_CC1P)) << SHIFT_TAB_CCxP[iChannel]);
+}
+
+/**
+  * @brief  Set the active input.
+  * @rmtoll CCMR1        CC1S          LL_TIM_IC_SetActiveInput\n
+  *         CCMR1        CC2S          LL_TIM_IC_SetActiveInput\n
+  *         CCMR2        CC3S          LL_TIM_IC_SetActiveInput\n
+  *         CCMR2        CC4S          LL_TIM_IC_SetActiveInput
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  * @param  ICActiveInput This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI
+  *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
+  *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_IC_SetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICActiveInput)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
+  MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]);
+}
+
+/**
+  * @brief  Get the current active input.
+  * @rmtoll CCMR1        CC1S          LL_TIM_IC_GetActiveInput\n
+  *         CCMR1        CC2S          LL_TIM_IC_GetActiveInput\n
+  *         CCMR2        CC3S          LL_TIM_IC_GetActiveInput\n
+  *         CCMR2        CC4S          LL_TIM_IC_GetActiveInput
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_TIM_ACTIVEINPUT_DIRECTTI
+  *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
+  *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
+  */
+__STATIC_INLINE uint32_t LL_TIM_IC_GetActiveInput(const TIM_TypeDef *TIMx, uint32_t Channel)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
+  return ((READ_BIT(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChannel]) << 16U);
+}
+
+/**
+  * @brief  Set the prescaler of input channel.
+  * @rmtoll CCMR1        IC1PSC        LL_TIM_IC_SetPrescaler\n
+  *         CCMR1        IC2PSC        LL_TIM_IC_SetPrescaler\n
+  *         CCMR2        IC3PSC        LL_TIM_IC_SetPrescaler\n
+  *         CCMR2        IC4PSC        LL_TIM_IC_SetPrescaler
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  * @param  ICPrescaler This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_ICPSC_DIV1
+  *         @arg @ref LL_TIM_ICPSC_DIV2
+  *         @arg @ref LL_TIM_ICPSC_DIV4
+  *         @arg @ref LL_TIM_ICPSC_DIV8
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_IC_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescaler)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
+  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT_TAB_ICxx[iChannel]);
+}
+
+/**
+  * @brief  Get the current prescaler value acting on an  input channel.
+  * @rmtoll CCMR1        IC1PSC        LL_TIM_IC_GetPrescaler\n
+  *         CCMR1        IC2PSC        LL_TIM_IC_GetPrescaler\n
+  *         CCMR2        IC3PSC        LL_TIM_IC_GetPrescaler\n
+  *         CCMR2        IC4PSC        LL_TIM_IC_GetPrescaler
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_TIM_ICPSC_DIV1
+  *         @arg @ref LL_TIM_ICPSC_DIV2
+  *         @arg @ref LL_TIM_ICPSC_DIV4
+  *         @arg @ref LL_TIM_ICPSC_DIV8
+  */
+__STATIC_INLINE uint32_t LL_TIM_IC_GetPrescaler(const TIM_TypeDef *TIMx, uint32_t Channel)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
+  return ((READ_BIT(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChannel]) << 16U);
+}
+
+/**
+  * @brief  Set the input filter duration.
+  * @rmtoll CCMR1        IC1F          LL_TIM_IC_SetFilter\n
+  *         CCMR1        IC2F          LL_TIM_IC_SetFilter\n
+  *         CCMR2        IC3F          LL_TIM_IC_SetFilter\n
+  *         CCMR2        IC4F          LL_TIM_IC_SetFilter
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  * @param  ICFilter This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV1
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N2
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N4
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N8
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N6
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N8
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N6
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N8
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N6
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N8
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N5
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N6
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N8
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N5
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_IC_SetFilter(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
+  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
+}
+
+/**
+  * @brief  Get the input filter duration.
+  * @rmtoll CCMR1        IC1F          LL_TIM_IC_GetFilter\n
+  *         CCMR1        IC2F          LL_TIM_IC_GetFilter\n
+  *         CCMR2        IC3F          LL_TIM_IC_GetFilter\n
+  *         CCMR2        IC4F          LL_TIM_IC_GetFilter
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV1
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N2
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N4
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV1_N8
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N6
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV2_N8
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N6
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV4_N8
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N6
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV8_N8
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N5
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N6
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV16_N8
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N5
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
+  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
+  */
+__STATIC_INLINE uint32_t LL_TIM_IC_GetFilter(const TIM_TypeDef *TIMx, uint32_t Channel)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  const __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
+  return ((READ_BIT(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel])) >> SHIFT_TAB_ICxx[iChannel]) << 16U);
+}
+
+/**
+  * @brief  Set the input channel polarity.
+  * @rmtoll CCER         CC1P          LL_TIM_IC_SetPolarity\n
+  *         CCER         CC1NP         LL_TIM_IC_SetPolarity\n
+  *         CCER         CC2P          LL_TIM_IC_SetPolarity\n
+  *         CCER         CC2NP         LL_TIM_IC_SetPolarity\n
+  *         CCER         CC3P          LL_TIM_IC_SetPolarity\n
+  *         CCER         CC3NP         LL_TIM_IC_SetPolarity\n
+  *         CCER         CC4P          LL_TIM_IC_SetPolarity\n
+  *         CCER         CC4NP         LL_TIM_IC_SetPolarity
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  * @param  ICPolarity This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_IC_POLARITY_RISING
+  *         @arg @ref LL_TIM_IC_POLARITY_FALLING
+  *         @arg @ref LL_TIM_IC_POLARITY_BOTHEDGE
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_IC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
+             ICPolarity << SHIFT_TAB_CCxP[iChannel]);
+}
+
+/**
+  * @brief  Get the current input channel polarity.
+  * @rmtoll CCER         CC1P          LL_TIM_IC_GetPolarity\n
+  *         CCER         CC1NP         LL_TIM_IC_GetPolarity\n
+  *         CCER         CC2P          LL_TIM_IC_GetPolarity\n
+  *         CCER         CC2NP         LL_TIM_IC_GetPolarity\n
+  *         CCER         CC3P          LL_TIM_IC_GetPolarity\n
+  *         CCER         CC3NP         LL_TIM_IC_GetPolarity\n
+  *         CCER         CC4P          LL_TIM_IC_GetPolarity\n
+  *         CCER         CC4NP         LL_TIM_IC_GetPolarity
+  * @param  TIMx Timer instance
+  * @param  Channel This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CHANNEL_CH1
+  *         @arg @ref LL_TIM_CHANNEL_CH2
+  *         @arg @ref LL_TIM_CHANNEL_CH3
+  *         @arg @ref LL_TIM_CHANNEL_CH4
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_TIM_IC_POLARITY_RISING
+  *         @arg @ref LL_TIM_IC_POLARITY_FALLING
+  *         @arg @ref LL_TIM_IC_POLARITY_BOTHEDGE
+  */
+__STATIC_INLINE uint32_t LL_TIM_IC_GetPolarity(const TIM_TypeDef *TIMx, uint32_t Channel)
+{
+  uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
+  return (READ_BIT(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel])) >>
+          SHIFT_TAB_CCxP[iChannel]);
+}
+
+/**
+  * @brief  Connect the TIMx_CH1, CH2 and CH3 pins  to the TI1 input (XOR combination).
+  * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
+  *       a timer instance provides an XOR input.
+  * @rmtoll CR2          TI1S          LL_TIM_IC_EnableXORCombination
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_IC_EnableXORCombination(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->CR2, TIM_CR2_TI1S);
+}
+
+/**
+  * @brief  Disconnect the TIMx_CH1, CH2 and CH3 pins  from the TI1 input.
+  * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
+  *       a timer instance provides an XOR input.
+  * @rmtoll CR2          TI1S          LL_TIM_IC_DisableXORCombination
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_IC_DisableXORCombination(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->CR2, TIM_CR2_TI1S);
+}
+
+/**
+  * @brief  Indicates whether the TIMx_CH1, CH2 and CH3 pins are connectected to the TI1 input.
+  * @note Macro IS_TIM_XOR_INSTANCE(TIMx) can be used to check whether or not
+  * a timer instance provides an XOR input.
+  * @rmtoll CR2          TI1S          LL_TIM_IC_IsEnabledXORCombination
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IC_IsEnabledXORCombination(const TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->CR2, TIM_CR2_TI1S) == (TIM_CR2_TI1S)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Get captured value for input channel 1.
+  * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xFFFFFFFF.
+  * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports a 32 bits counter.
+  * @note Macro IS_TIM_CC1_INSTANCE(TIMx) can be used to check whether or not
+  *       input channel 1 is supported by a timer instance.
+  * @rmtoll CCR1         CCR1          LL_TIM_IC_GetCaptureCH1
+  * @param  TIMx Timer instance
+  * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
+  */
+__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH1(const TIM_TypeDef *TIMx)
+{
+  return (uint32_t)(READ_REG(TIMx->CCR1));
+}
+
+/**
+  * @brief  Get captured value for input channel 2.
+  * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xFFFFFFFF.
+  * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports a 32 bits counter.
+  * @note Macro IS_TIM_CC2_INSTANCE(TIMx) can be used to check whether or not
+  *       input channel 2 is supported by a timer instance.
+  * @rmtoll CCR2         CCR2          LL_TIM_IC_GetCaptureCH2
+  * @param  TIMx Timer instance
+  * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
+  */
+__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH2(const TIM_TypeDef *TIMx)
+{
+  return (uint32_t)(READ_REG(TIMx->CCR2));
+}
+
+/**
+  * @brief  Get captured value for input channel 3.
+  * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xFFFFFFFF.
+  * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports a 32 bits counter.
+  * @note Macro IS_TIM_CC3_INSTANCE(TIMx) can be used to check whether or not
+  *       input channel 3 is supported by a timer instance.
+  * @rmtoll CCR3         CCR3          LL_TIM_IC_GetCaptureCH3
+  * @param  TIMx Timer instance
+  * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
+  */
+__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH3(const TIM_TypeDef *TIMx)
+{
+  return (uint32_t)(READ_REG(TIMx->CCR3));
+}
+
+/**
+  * @brief  Get captured value for input channel 4.
+  * @note In 32-bit timer implementations returned captured value can be between 0x00000000 and 0xFFFFFFFF.
+  * @note Macro IS_TIM_32B_COUNTER_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports a 32 bits counter.
+  * @note Macro IS_TIM_CC4_INSTANCE(TIMx) can be used to check whether or not
+  *       input channel 4 is supported by a timer instance.
+  * @rmtoll CCR4         CCR4          LL_TIM_IC_GetCaptureCH4
+  * @param  TIMx Timer instance
+  * @retval CapturedValue (between Min_Data=0 and Max_Data=65535)
+  */
+__STATIC_INLINE uint32_t LL_TIM_IC_GetCaptureCH4(const TIM_TypeDef *TIMx)
+{
+  return (uint32_t)(READ_REG(TIMx->CCR4));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EF_Clock_Selection Counter clock selection
+  * @{
+  */
+/**
+  * @brief  Enable external clock mode 2.
+  * @note When external clock mode 2 is enabled the counter is clocked by any active edge on the ETRF signal.
+  * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports external clock mode2.
+  * @rmtoll SMCR         ECE           LL_TIM_EnableExternalClock
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableExternalClock(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->SMCR, TIM_SMCR_ECE);
+}
+
+/**
+  * @brief  Disable external clock mode 2.
+  * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports external clock mode2.
+  * @rmtoll SMCR         ECE           LL_TIM_DisableExternalClock
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableExternalClock(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_ECE);
+}
+
+/**
+  * @brief  Indicate whether external clock mode 2 is enabled.
+  * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports external clock mode2.
+  * @rmtoll SMCR         ECE           LL_TIM_IsEnabledExternalClock
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledExternalClock(const TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->SMCR, TIM_SMCR_ECE) == (TIM_SMCR_ECE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Set the clock source of the counter clock.
+  * @note when selected clock source is external clock mode 1, the timer input
+  *       the external clock is applied is selected by calling the @ref LL_TIM_SetTriggerInput()
+  *       function. This timer input must be configured by calling
+  *       the @ref LL_TIM_IC_Config() function.
+  * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports external clock mode1.
+  * @note Macro IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports external clock mode2.
+  * @rmtoll SMCR         SMS           LL_TIM_SetClockSource\n
+  *         SMCR         ECE           LL_TIM_SetClockSource
+  * @param  TIMx Timer instance
+  * @param  ClockSource This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_CLOCKSOURCE_INTERNAL
+  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
+  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
+{
+  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
+}
+
+/**
+  * @brief  Set the encoder interface mode.
+  * @note Macro IS_TIM_ENCODER_INTERFACE_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance supports the encoder mode.
+  * @rmtoll SMCR         SMS           LL_TIM_SetEncoderMode
+  * @param  TIMx Timer instance
+  * @param  EncoderMode This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_ENCODERMODE_X2_TI1
+  *         @arg @ref LL_TIM_ENCODERMODE_X2_TI2
+  *         @arg @ref LL_TIM_ENCODERMODE_X4_TI12
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_SetEncoderMode(TIM_TypeDef *TIMx, uint32_t EncoderMode)
+{
+  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, EncoderMode);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EF_Timer_Synchronization Timer synchronisation configuration
+  * @{
+  */
+/**
+  * @brief  Set the trigger output (TRGO) used for timer synchronization .
+  * @note Macro IS_TIM_MASTER_INSTANCE(TIMx) can be used to check
+  *       whether or not a timer instance can operate as a master timer.
+  * @rmtoll CR2          MMS           LL_TIM_SetTriggerOutput
+  * @param  TIMx Timer instance
+  * @param  TimerSynchronization This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_TRGO_RESET
+  *         @arg @ref LL_TIM_TRGO_ENABLE
+  *         @arg @ref LL_TIM_TRGO_UPDATE
+  *         @arg @ref LL_TIM_TRGO_CC1IF
+  *         @arg @ref LL_TIM_TRGO_OC1REF
+  *         @arg @ref LL_TIM_TRGO_OC2REF
+  *         @arg @ref LL_TIM_TRGO_OC3REF
+  *         @arg @ref LL_TIM_TRGO_OC4REF
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
+{
+  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
+}
+
+/**
+  * @brief  Set the synchronization mode of a slave timer.
+  * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
+  *       a timer instance can operate as a slave timer.
+  * @rmtoll SMCR         SMS           LL_TIM_SetSlaveMode
+  * @param  TIMx Timer instance
+  * @param  SlaveMode This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_SLAVEMODE_DISABLED
+  *         @arg @ref LL_TIM_SLAVEMODE_RESET
+  *         @arg @ref LL_TIM_SLAVEMODE_GATED
+  *         @arg @ref LL_TIM_SLAVEMODE_TRIGGER
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_SetSlaveMode(TIM_TypeDef *TIMx, uint32_t SlaveMode)
+{
+  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, SlaveMode);
+}
+
+/**
+  * @brief  Set the selects the trigger input to be used to synchronize the counter.
+  * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
+  *       a timer instance can operate as a slave timer.
+  * @rmtoll SMCR         TS            LL_TIM_SetTriggerInput
+  * @param  TIMx Timer instance
+  * @param  TriggerInput This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_TS_ITR0
+  *         @arg @ref LL_TIM_TS_ITR1
+  *         @arg @ref LL_TIM_TS_ITR2
+  *         @arg @ref LL_TIM_TS_ITR3
+  *         @arg @ref LL_TIM_TS_TI1F_ED
+  *         @arg @ref LL_TIM_TS_TI1FP1
+  *         @arg @ref LL_TIM_TS_TI2FP2
+  *         @arg @ref LL_TIM_TS_ETRF
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_SetTriggerInput(TIM_TypeDef *TIMx, uint32_t TriggerInput)
+{
+  MODIFY_REG(TIMx->SMCR, TIM_SMCR_TS, TriggerInput);
+}
+
+/**
+  * @brief  Enable the Master/Slave mode.
+  * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
+  *       a timer instance can operate as a slave timer.
+  * @rmtoll SMCR         MSM           LL_TIM_EnableMasterSlaveMode
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableMasterSlaveMode(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->SMCR, TIM_SMCR_MSM);
+}
+
+/**
+  * @brief  Disable the Master/Slave mode.
+  * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
+  *       a timer instance can operate as a slave timer.
+  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
+}
+
+/**
+  * @brief Indicates whether the Master/Slave mode is enabled.
+  * @note Macro IS_TIM_SLAVE_INSTANCE(TIMx) can be used to check whether or not
+  * a timer instance can operate as a slave timer.
+  * @rmtoll SMCR         MSM           LL_TIM_IsEnabledMasterSlaveMode
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledMasterSlaveMode(const TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->SMCR, TIM_SMCR_MSM) == (TIM_SMCR_MSM)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Configure the external trigger (ETR) input.
+  * @note Macro IS_TIM_ETR_INSTANCE(TIMx) can be used to check whether or not
+  *       a timer instance provides an external trigger input.
+  * @rmtoll SMCR         ETP           LL_TIM_ConfigETR\n
+  *         SMCR         ETPS          LL_TIM_ConfigETR\n
+  *         SMCR         ETF           LL_TIM_ConfigETR
+  * @param  TIMx Timer instance
+  * @param  ETRPolarity This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_ETR_POLARITY_NONINVERTED
+  *         @arg @ref LL_TIM_ETR_POLARITY_INVERTED
+  * @param  ETRPrescaler This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_ETR_PRESCALER_DIV1
+  *         @arg @ref LL_TIM_ETR_PRESCALER_DIV2
+  *         @arg @ref LL_TIM_ETR_PRESCALER_DIV4
+  *         @arg @ref LL_TIM_ETR_PRESCALER_DIV8
+  * @param  ETRFilter This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_ETR_FILTER_FDIV1
+  *         @arg @ref LL_TIM_ETR_FILTER_FDIV1_N2
+  *         @arg @ref LL_TIM_ETR_FILTER_FDIV1_N4
+  *         @arg @ref LL_TIM_ETR_FILTER_FDIV1_N8
+  *         @arg @ref LL_TIM_ETR_FILTER_FDIV2_N6
+  *         @arg @ref LL_TIM_ETR_FILTER_FDIV2_N8
+  *         @arg @ref LL_TIM_ETR_FILTER_FDIV4_N6
+  *         @arg @ref LL_TIM_ETR_FILTER_FDIV4_N8
+  *         @arg @ref LL_TIM_ETR_FILTER_FDIV8_N6
+  *         @arg @ref LL_TIM_ETR_FILTER_FDIV8_N8
+  *         @arg @ref LL_TIM_ETR_FILTER_FDIV16_N5
+  *         @arg @ref LL_TIM_ETR_FILTER_FDIV16_N6
+  *         @arg @ref LL_TIM_ETR_FILTER_FDIV16_N8
+  *         @arg @ref LL_TIM_ETR_FILTER_FDIV32_N5
+  *         @arg @ref LL_TIM_ETR_FILTER_FDIV32_N6
+  *         @arg @ref LL_TIM_ETR_FILTER_FDIV32_N8
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_ConfigETR(TIM_TypeDef *TIMx, uint32_t ETRPolarity, uint32_t ETRPrescaler,
+                                      uint32_t ETRFilter)
+{
+  MODIFY_REG(TIMx->SMCR, TIM_SMCR_ETP | TIM_SMCR_ETPS | TIM_SMCR_ETF, ETRPolarity | ETRPrescaler | ETRFilter);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EF_Break_Function Break function configuration
+  * @{
+  */
+/**
+  * @brief  Enable the break function.
+  * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
+  *       a timer instance provides a break input.
+  * @rmtoll BDTR         BKE           LL_TIM_EnableBRK
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableBRK(TIM_TypeDef *TIMx)
+{
+  __IO uint32_t tmpreg;
+  SET_BIT(TIMx->BDTR, TIM_BDTR_BKE);
+  /* Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective. */
+  tmpreg = READ_REG(TIMx->BDTR);
+  (void)(tmpreg);
+}
+
+/**
+  * @brief  Disable the break function.
+  * @rmtoll BDTR         BKE           LL_TIM_DisableBRK
+  * @param  TIMx Timer instance
+  * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
+  *       a timer instance provides a break input.
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableBRK(TIM_TypeDef *TIMx)
+{
+  __IO uint32_t tmpreg;
+  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_BKE);
+  /* Note: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective. */
+  tmpreg = READ_REG(TIMx->BDTR);
+  (void)(tmpreg);
+}
+
+/**
+  * @brief  Configure the break input.
+  * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
+  *       a timer instance provides a break input.
+  * @rmtoll BDTR         BKP           LL_TIM_ConfigBRK
+  * @param  TIMx Timer instance
+  * @param  BreakPolarity This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_BREAK_POLARITY_LOW
+  *         @arg @ref LL_TIM_BREAK_POLARITY_HIGH
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_ConfigBRK(TIM_TypeDef *TIMx, uint32_t BreakPolarity)
+{
+  __IO uint32_t tmpreg;
+  MODIFY_REG(TIMx->BDTR, TIM_BDTR_BKP, BreakPolarity);
+  /* Note: Any write operation to BKP bit takes a delay of 1 APB clock cycle to become effective. */
+  tmpreg = READ_REG(TIMx->BDTR);
+  (void)(tmpreg);
+}
+
+/**
+  * @brief  Select the outputs off state (enabled v.s. disabled) in Idle and Run modes.
+  * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
+  *       a timer instance provides a break input.
+  * @rmtoll BDTR         OSSI          LL_TIM_SetOffStates\n
+  *         BDTR         OSSR          LL_TIM_SetOffStates
+  * @param  TIMx Timer instance
+  * @param  OffStateIdle This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_OSSI_DISABLE
+  *         @arg @ref LL_TIM_OSSI_ENABLE
+  * @param  OffStateRun This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_OSSR_DISABLE
+  *         @arg @ref LL_TIM_OSSR_ENABLE
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_SetOffStates(TIM_TypeDef *TIMx, uint32_t OffStateIdle, uint32_t OffStateRun)
+{
+  MODIFY_REG(TIMx->BDTR, TIM_BDTR_OSSI | TIM_BDTR_OSSR, OffStateIdle | OffStateRun);
+}
+
+/**
+  * @brief  Enable automatic output (MOE can be set by software or automatically when a break input is active).
+  * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
+  *       a timer instance provides a break input.
+  * @rmtoll BDTR         AOE           LL_TIM_EnableAutomaticOutput
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableAutomaticOutput(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->BDTR, TIM_BDTR_AOE);
+}
+
+/**
+  * @brief  Disable automatic output (MOE can be set only by software).
+  * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
+  *       a timer instance provides a break input.
+  * @rmtoll BDTR         AOE           LL_TIM_DisableAutomaticOutput
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableAutomaticOutput(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_AOE);
+}
+
+/**
+  * @brief  Indicate whether automatic output is enabled.
+  * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
+  *       a timer instance provides a break input.
+  * @rmtoll BDTR         AOE           LL_TIM_IsEnabledAutomaticOutput
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledAutomaticOutput(const TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->BDTR, TIM_BDTR_AOE) == (TIM_BDTR_AOE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable the outputs (set the MOE bit in TIMx_BDTR register).
+  * @note The MOE bit in TIMx_BDTR register allows to enable /disable the outputs by
+  *       software and is reset in case of break or break2 event
+  * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
+  *       a timer instance provides a break input.
+  * @rmtoll BDTR         MOE           LL_TIM_EnableAllOutputs
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableAllOutputs(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
+}
+
+/**
+  * @brief  Disable the outputs (reset the MOE bit in TIMx_BDTR register).
+  * @note The MOE bit in TIMx_BDTR register allows to enable /disable the outputs by
+  *       software and is reset in case of break or break2 event.
+  * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
+  *       a timer instance provides a break input.
+  * @rmtoll BDTR         MOE           LL_TIM_DisableAllOutputs
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableAllOutputs(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->BDTR, TIM_BDTR_MOE);
+}
+
+/**
+  * @brief  Indicates whether outputs are enabled.
+  * @note Macro IS_TIM_BREAK_INSTANCE(TIMx) can be used to check whether or not
+  *       a timer instance provides a break input.
+  * @rmtoll BDTR         MOE           LL_TIM_IsEnabledAllOutputs
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledAllOutputs(const TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->BDTR, TIM_BDTR_MOE) == (TIM_BDTR_MOE)) ? 1UL : 0UL);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EF_DMA_Burst_Mode DMA burst mode configuration
+  * @{
+  */
+/**
+  * @brief  Configures the timer DMA burst feature.
+  * @note Macro IS_TIM_DMABURST_INSTANCE(TIMx) can be used to check whether or
+  *       not a timer instance supports the DMA burst mode.
+  * @rmtoll DCR          DBL           LL_TIM_ConfigDMABurst\n
+  *         DCR          DBA           LL_TIM_ConfigDMABurst
+  * @param  TIMx Timer instance
+  * @param  DMABurstBaseAddress This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_CR1
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_CR2
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_SMCR
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_DIER
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_SR
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_EGR
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCMR1
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCMR2
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCER
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_CNT
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_PSC
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_ARR
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_RCR
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR1
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR2
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR3
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_CCR4
+  *         @arg @ref LL_TIM_DMABURST_BASEADDR_BDTR
+  * @param  DMABurstLength This parameter can be one of the following values:
+  *         @arg @ref LL_TIM_DMABURST_LENGTH_1TRANSFER
+  *         @arg @ref LL_TIM_DMABURST_LENGTH_2TRANSFERS
+  *         @arg @ref LL_TIM_DMABURST_LENGTH_3TRANSFERS
+  *         @arg @ref LL_TIM_DMABURST_LENGTH_4TRANSFERS
+  *         @arg @ref LL_TIM_DMABURST_LENGTH_5TRANSFERS
+  *         @arg @ref LL_TIM_DMABURST_LENGTH_6TRANSFERS
+  *         @arg @ref LL_TIM_DMABURST_LENGTH_7TRANSFERS
+  *         @arg @ref LL_TIM_DMABURST_LENGTH_8TRANSFERS
+  *         @arg @ref LL_TIM_DMABURST_LENGTH_9TRANSFERS
+  *         @arg @ref LL_TIM_DMABURST_LENGTH_10TRANSFERS
+  *         @arg @ref LL_TIM_DMABURST_LENGTH_11TRANSFERS
+  *         @arg @ref LL_TIM_DMABURST_LENGTH_12TRANSFERS
+  *         @arg @ref LL_TIM_DMABURST_LENGTH_13TRANSFERS
+  *         @arg @ref LL_TIM_DMABURST_LENGTH_14TRANSFERS
+  *         @arg @ref LL_TIM_DMABURST_LENGTH_15TRANSFERS
+  *         @arg @ref LL_TIM_DMABURST_LENGTH_16TRANSFERS
+  *         @arg @ref LL_TIM_DMABURST_LENGTH_17TRANSFERS
+  *         @arg @ref LL_TIM_DMABURST_LENGTH_18TRANSFERS
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_ConfigDMABurst(TIM_TypeDef *TIMx, uint32_t DMABurstBaseAddress, uint32_t DMABurstLength)
+{
+  MODIFY_REG(TIMx->DCR, (TIM_DCR_DBL | TIM_DCR_DBA), (DMABurstBaseAddress | DMABurstLength));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EF_Timer_Inputs_Remapping Timer input remapping
+  * @{
+  */
+/**
+  * @brief  Remap TIM inputs (input channel, internal/external triggers).
+  * @note Macro IS_TIM_REMAP_INSTANCE(TIMx) can be used to check whether or not
+  *       a some timer inputs can be remapped.
+  * @rmtoll TIM1_OR     ITR2_RMP          LL_TIM_SetRemap\n
+  *         TIM2_OR     ITR1_RMP          LL_TIM_SetRemap\n
+  *         TIM5_OR     ITR1_RMP          LL_TIM_SetRemap\n
+  *         TIM5_OR     TI4_RMP           LL_TIM_SetRemap\n
+  *         TIM9_OR     ITR1_RMP          LL_TIM_SetRemap\n
+  *         TIM11_OR    TI1_RMP           LL_TIM_SetRemap\n
+  *         LPTIM1_OR   OR                LL_TIM_SetRemap
+  * @param  TIMx Timer instance
+  * @param  Remap Remap param depends on the TIMx. Description available only
+  *         in CHM version of the User Manual (not in .pdf).
+  *         Otherwise see Reference Manual description of OR registers.
+  *
+  *         Below description summarizes "Timer Instance" and "Remap" param combinations:
+  *
+  *         TIM1: one of the following values
+  *
+  *            ITR2_RMP can be one of the following values
+  *            @arg @ref LL_TIM_TIM1_ITR2_RMP_TIM3_TRGO (*)
+  *            @arg @ref LL_TIM_TIM1_ITR2_RMP_LPTIM (*)
+  *
+  *         TIM2: one of the following values
+  *
+  *            ITR1_RMP can be one of the following values
+  *            @arg @ref LL_TIM_TIM2_ITR1_RMP_TIM8_TRGO
+  *            @arg @ref LL_TIM_TIM2_ITR1_RMP_OTG_FS_SOF
+  *            @arg @ref LL_TIM_TIM2_ITR1_RMP_OTG_HS_SOF
+  *
+  *         TIM5: one of the following values
+  *
+  *            @arg @ref LL_TIM_TIM5_TI4_RMP_GPIO
+  *            @arg @ref LL_TIM_TIM5_TI4_RMP_LSI
+  *            @arg @ref LL_TIM_TIM5_TI4_RMP_LSE
+  *            @arg @ref LL_TIM_TIM5_TI4_RMP_RTC
+  *            @arg @ref LL_TIM_TIM5_ITR1_RMP_TIM3_TRGO (*)
+  *            @arg @ref LL_TIM_TIM5_ITR1_RMP_LPTIM (*)
+  *
+  *         TIM9: one of the following values
+  *
+  *            ITR1_RMP can be one of the following values
+  *            @arg @ref LL_TIM_TIM9_ITR1_RMP_TIM3_TRGO (*)
+  *            @arg @ref LL_TIM_TIM9_ITR1_RMP_LPTIM (*)
+  *
+  *         TIM11: one of the following values
+  *
+  *            @arg @ref LL_TIM_TIM11_TI1_RMP_GPIO
+  *            @arg @ref LL_TIM_TIM11_TI1_RMP_GPIO1 (*)
+  *            @arg @ref LL_TIM_TIM11_TI1_RMP_HSE_RTC
+  *            @arg @ref LL_TIM_TIM11_TI1_RMP_GPIO2
+  *            @arg @ref LL_TIM_TIM11_TI1_RMP_SPDIFRX (*)
+  *
+  *         (*)  Value not defined in all devices. \n
+  *
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_SetRemap(TIM_TypeDef *TIMx, uint32_t Remap)
+{
+#if defined(LPTIM_OR_TIM1_ITR2_RMP) && defined(LPTIM_OR_TIM5_ITR1_RMP) && defined(LPTIM_OR_TIM9_ITR1_RMP)
+  if ((Remap & LL_TIM_LPTIM_REMAP_MASK) == LL_TIM_LPTIM_REMAP_MASK)
+  {
+    /* Connect TIMx internal trigger to LPTIM1 output */
+    SET_BIT(RCC->APB1ENR, RCC_APB1ENR_LPTIM1EN);
+    MODIFY_REG(LPTIM1->OR,
+               (LPTIM_OR_TIM1_ITR2_RMP | LPTIM_OR_TIM5_ITR1_RMP | LPTIM_OR_TIM9_ITR1_RMP),
+               Remap & ~(LL_TIM_LPTIM_REMAP_MASK));
+  }
+  else
+  {
+    MODIFY_REG(TIMx->OR, (Remap >> TIMx_OR_RMP_SHIFT), (Remap & TIMx_OR_RMP_MASK));
+  }
+#else
+  MODIFY_REG(TIMx->OR, (Remap >> TIMx_OR_RMP_SHIFT), (Remap & TIMx_OR_RMP_MASK));
+#endif /* LPTIM_OR_TIM1_ITR2_RMP &&  LPTIM_OR_TIM5_ITR1_RMP && LPTIM_OR_TIM9_ITR1_RMP */
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EF_FLAG_Management FLAG-Management
+  * @{
+  */
+/**
+  * @brief  Clear the update interrupt flag (UIF).
+  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
+{
+  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
+}
+
+/**
+  * @brief  Indicate whether update interrupt flag (UIF) is set (update interrupt is pending).
+  * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(const TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Clear the Capture/Compare 1 interrupt flag (CC1F).
+  * @rmtoll SR           CC1IF         LL_TIM_ClearFlag_CC1
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_ClearFlag_CC1(TIM_TypeDef *TIMx)
+{
+  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1IF));
+}
+
+/**
+  * @brief  Indicate whether Capture/Compare 1 interrupt flag (CC1F) is set (Capture/Compare 1 interrupt is pending).
+  * @rmtoll SR           CC1IF         LL_TIM_IsActiveFlag_CC1
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1(const TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->SR, TIM_SR_CC1IF) == (TIM_SR_CC1IF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Clear the Capture/Compare 2 interrupt flag (CC2F).
+  * @rmtoll SR           CC2IF         LL_TIM_ClearFlag_CC2
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_ClearFlag_CC2(TIM_TypeDef *TIMx)
+{
+  WRITE_REG(TIMx->SR, ~(TIM_SR_CC2IF));
+}
+
+/**
+  * @brief  Indicate whether Capture/Compare 2 interrupt flag (CC2F) is set (Capture/Compare 2 interrupt is pending).
+  * @rmtoll SR           CC2IF         LL_TIM_IsActiveFlag_CC2
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2(const TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->SR, TIM_SR_CC2IF) == (TIM_SR_CC2IF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Clear the Capture/Compare 3 interrupt flag (CC3F).
+  * @rmtoll SR           CC3IF         LL_TIM_ClearFlag_CC3
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_ClearFlag_CC3(TIM_TypeDef *TIMx)
+{
+  WRITE_REG(TIMx->SR, ~(TIM_SR_CC3IF));
+}
+
+/**
+  * @brief  Indicate whether Capture/Compare 3 interrupt flag (CC3F) is set (Capture/Compare 3 interrupt is pending).
+  * @rmtoll SR           CC3IF         LL_TIM_IsActiveFlag_CC3
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3(const TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->SR, TIM_SR_CC3IF) == (TIM_SR_CC3IF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Clear the Capture/Compare 4 interrupt flag (CC4F).
+  * @rmtoll SR           CC4IF         LL_TIM_ClearFlag_CC4
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_ClearFlag_CC4(TIM_TypeDef *TIMx)
+{
+  WRITE_REG(TIMx->SR, ~(TIM_SR_CC4IF));
+}
+
+/**
+  * @brief  Indicate whether Capture/Compare 4 interrupt flag (CC4F) is set (Capture/Compare 4 interrupt is pending).
+  * @rmtoll SR           CC4IF         LL_TIM_IsActiveFlag_CC4
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4(const TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->SR, TIM_SR_CC4IF) == (TIM_SR_CC4IF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Clear the commutation interrupt flag (COMIF).
+  * @rmtoll SR           COMIF         LL_TIM_ClearFlag_COM
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_ClearFlag_COM(TIM_TypeDef *TIMx)
+{
+  WRITE_REG(TIMx->SR, ~(TIM_SR_COMIF));
+}
+
+/**
+  * @brief  Indicate whether commutation interrupt flag (COMIF) is set (commutation interrupt is pending).
+  * @rmtoll SR           COMIF         LL_TIM_IsActiveFlag_COM
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_COM(const TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->SR, TIM_SR_COMIF) == (TIM_SR_COMIF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Clear the trigger interrupt flag (TIF).
+  * @rmtoll SR           TIF           LL_TIM_ClearFlag_TRIG
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_ClearFlag_TRIG(TIM_TypeDef *TIMx)
+{
+  WRITE_REG(TIMx->SR, ~(TIM_SR_TIF));
+}
+
+/**
+  * @brief  Indicate whether trigger interrupt flag (TIF) is set (trigger interrupt is pending).
+  * @rmtoll SR           TIF           LL_TIM_IsActiveFlag_TRIG
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_TRIG(const TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->SR, TIM_SR_TIF) == (TIM_SR_TIF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Clear the break interrupt flag (BIF).
+  * @rmtoll SR           BIF           LL_TIM_ClearFlag_BRK
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_ClearFlag_BRK(TIM_TypeDef *TIMx)
+{
+  WRITE_REG(TIMx->SR, ~(TIM_SR_BIF));
+}
+
+/**
+  * @brief  Indicate whether break interrupt flag (BIF) is set (break interrupt is pending).
+  * @rmtoll SR           BIF           LL_TIM_IsActiveFlag_BRK
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_BRK(const TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->SR, TIM_SR_BIF) == (TIM_SR_BIF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Clear the Capture/Compare 1 over-capture interrupt flag (CC1OF).
+  * @rmtoll SR           CC1OF         LL_TIM_ClearFlag_CC1OVR
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_ClearFlag_CC1OVR(TIM_TypeDef *TIMx)
+{
+  WRITE_REG(TIMx->SR, ~(TIM_SR_CC1OF));
+}
+
+/**
+  * @brief  Indicate whether Capture/Compare 1 over-capture interrupt flag (CC1OF) is set
+  *         (Capture/Compare 1 interrupt is pending).
+  * @rmtoll SR           CC1OF         LL_TIM_IsActiveFlag_CC1OVR
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC1OVR(const TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->SR, TIM_SR_CC1OF) == (TIM_SR_CC1OF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Clear the Capture/Compare 2 over-capture interrupt flag (CC2OF).
+  * @rmtoll SR           CC2OF         LL_TIM_ClearFlag_CC2OVR
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_ClearFlag_CC2OVR(TIM_TypeDef *TIMx)
+{
+  WRITE_REG(TIMx->SR, ~(TIM_SR_CC2OF));
+}
+
+/**
+  * @brief  Indicate whether Capture/Compare 2 over-capture interrupt flag (CC2OF) is set
+  *         (Capture/Compare 2 over-capture interrupt is pending).
+  * @rmtoll SR           CC2OF         LL_TIM_IsActiveFlag_CC2OVR
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC2OVR(const TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->SR, TIM_SR_CC2OF) == (TIM_SR_CC2OF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Clear the Capture/Compare 3 over-capture interrupt flag (CC3OF).
+  * @rmtoll SR           CC3OF         LL_TIM_ClearFlag_CC3OVR
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_ClearFlag_CC3OVR(TIM_TypeDef *TIMx)
+{
+  WRITE_REG(TIMx->SR, ~(TIM_SR_CC3OF));
+}
+
+/**
+  * @brief  Indicate whether Capture/Compare 3 over-capture interrupt flag (CC3OF) is set
+  *         (Capture/Compare 3 over-capture interrupt is pending).
+  * @rmtoll SR           CC3OF         LL_TIM_IsActiveFlag_CC3OVR
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC3OVR(const TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->SR, TIM_SR_CC3OF) == (TIM_SR_CC3OF)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Clear the Capture/Compare 4 over-capture interrupt flag (CC4OF).
+  * @rmtoll SR           CC4OF         LL_TIM_ClearFlag_CC4OVR
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_ClearFlag_CC4OVR(TIM_TypeDef *TIMx)
+{
+  WRITE_REG(TIMx->SR, ~(TIM_SR_CC4OF));
+}
+
+/**
+  * @brief  Indicate whether Capture/Compare 4 over-capture interrupt flag (CC4OF) is set
+  *         (Capture/Compare 4 over-capture interrupt is pending).
+  * @rmtoll SR           CC4OF         LL_TIM_IsActiveFlag_CC4OVR
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_CC4OVR(const TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->SR, TIM_SR_CC4OF) == (TIM_SR_CC4OF)) ? 1UL : 0UL);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EF_IT_Management IT-Management
+  * @{
+  */
+/**
+  * @brief  Enable update interrupt (UIE).
+  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
+}
+
+/**
+  * @brief  Disable update interrupt (UIE).
+  * @rmtoll DIER         UIE           LL_TIM_DisableIT_UPDATE
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableIT_UPDATE(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->DIER, TIM_DIER_UIE);
+}
+
+/**
+  * @brief  Indicates whether the update interrupt (UIE) is enabled.
+  * @rmtoll DIER         UIE           LL_TIM_IsEnabledIT_UPDATE
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_UPDATE(const TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->DIER, TIM_DIER_UIE) == (TIM_DIER_UIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable capture/compare 1 interrupt (CC1IE).
+  * @rmtoll DIER         CC1IE         LL_TIM_EnableIT_CC1
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableIT_CC1(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->DIER, TIM_DIER_CC1IE);
+}
+
+/**
+  * @brief  Disable capture/compare 1  interrupt (CC1IE).
+  * @rmtoll DIER         CC1IE         LL_TIM_DisableIT_CC1
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableIT_CC1(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->DIER, TIM_DIER_CC1IE);
+}
+
+/**
+  * @brief  Indicates whether the capture/compare 1 interrupt (CC1IE) is enabled.
+  * @rmtoll DIER         CC1IE         LL_TIM_IsEnabledIT_CC1
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC1(const TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->DIER, TIM_DIER_CC1IE) == (TIM_DIER_CC1IE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable capture/compare 2 interrupt (CC2IE).
+  * @rmtoll DIER         CC2IE         LL_TIM_EnableIT_CC2
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableIT_CC2(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->DIER, TIM_DIER_CC2IE);
+}
+
+/**
+  * @brief  Disable capture/compare 2  interrupt (CC2IE).
+  * @rmtoll DIER         CC2IE         LL_TIM_DisableIT_CC2
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableIT_CC2(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->DIER, TIM_DIER_CC2IE);
+}
+
+/**
+  * @brief  Indicates whether the capture/compare 2 interrupt (CC2IE) is enabled.
+  * @rmtoll DIER         CC2IE         LL_TIM_IsEnabledIT_CC2
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC2(const TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->DIER, TIM_DIER_CC2IE) == (TIM_DIER_CC2IE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable capture/compare 3 interrupt (CC3IE).
+  * @rmtoll DIER         CC3IE         LL_TIM_EnableIT_CC3
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableIT_CC3(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->DIER, TIM_DIER_CC3IE);
+}
+
+/**
+  * @brief  Disable capture/compare 3  interrupt (CC3IE).
+  * @rmtoll DIER         CC3IE         LL_TIM_DisableIT_CC3
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableIT_CC3(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->DIER, TIM_DIER_CC3IE);
+}
+
+/**
+  * @brief  Indicates whether the capture/compare 3 interrupt (CC3IE) is enabled.
+  * @rmtoll DIER         CC3IE         LL_TIM_IsEnabledIT_CC3
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC3(const TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->DIER, TIM_DIER_CC3IE) == (TIM_DIER_CC3IE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable capture/compare 4 interrupt (CC4IE).
+  * @rmtoll DIER         CC4IE         LL_TIM_EnableIT_CC4
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableIT_CC4(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->DIER, TIM_DIER_CC4IE);
+}
+
+/**
+  * @brief  Disable capture/compare 4  interrupt (CC4IE).
+  * @rmtoll DIER         CC4IE         LL_TIM_DisableIT_CC4
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableIT_CC4(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->DIER, TIM_DIER_CC4IE);
+}
+
+/**
+  * @brief  Indicates whether the capture/compare 4 interrupt (CC4IE) is enabled.
+  * @rmtoll DIER         CC4IE         LL_TIM_IsEnabledIT_CC4
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_CC4(const TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->DIER, TIM_DIER_CC4IE) == (TIM_DIER_CC4IE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable commutation interrupt (COMIE).
+  * @rmtoll DIER         COMIE         LL_TIM_EnableIT_COM
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableIT_COM(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->DIER, TIM_DIER_COMIE);
+}
+
+/**
+  * @brief  Disable commutation interrupt (COMIE).
+  * @rmtoll DIER         COMIE         LL_TIM_DisableIT_COM
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableIT_COM(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->DIER, TIM_DIER_COMIE);
+}
+
+/**
+  * @brief  Indicates whether the commutation interrupt (COMIE) is enabled.
+  * @rmtoll DIER         COMIE         LL_TIM_IsEnabledIT_COM
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_COM(const TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->DIER, TIM_DIER_COMIE) == (TIM_DIER_COMIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable trigger interrupt (TIE).
+  * @rmtoll DIER         TIE           LL_TIM_EnableIT_TRIG
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableIT_TRIG(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->DIER, TIM_DIER_TIE);
+}
+
+/**
+  * @brief  Disable trigger interrupt (TIE).
+  * @rmtoll DIER         TIE           LL_TIM_DisableIT_TRIG
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableIT_TRIG(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->DIER, TIM_DIER_TIE);
+}
+
+/**
+  * @brief  Indicates whether the trigger interrupt (TIE) is enabled.
+  * @rmtoll DIER         TIE           LL_TIM_IsEnabledIT_TRIG
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_TRIG(const TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->DIER, TIM_DIER_TIE) == (TIM_DIER_TIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable break interrupt (BIE).
+  * @rmtoll DIER         BIE           LL_TIM_EnableIT_BRK
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableIT_BRK(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->DIER, TIM_DIER_BIE);
+}
+
+/**
+  * @brief  Disable break interrupt (BIE).
+  * @rmtoll DIER         BIE           LL_TIM_DisableIT_BRK
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableIT_BRK(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->DIER, TIM_DIER_BIE);
+}
+
+/**
+  * @brief  Indicates whether the break interrupt (BIE) is enabled.
+  * @rmtoll DIER         BIE           LL_TIM_IsEnabledIT_BRK
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledIT_BRK(const TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->DIER, TIM_DIER_BIE) == (TIM_DIER_BIE)) ? 1UL : 0UL);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EF_DMA_Management DMA Management
+  * @{
+  */
+/**
+  * @brief  Enable update DMA request (UDE).
+  * @rmtoll DIER         UDE           LL_TIM_EnableDMAReq_UPDATE
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableDMAReq_UPDATE(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->DIER, TIM_DIER_UDE);
+}
+
+/**
+  * @brief  Disable update DMA request (UDE).
+  * @rmtoll DIER         UDE           LL_TIM_DisableDMAReq_UPDATE
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableDMAReq_UPDATE(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->DIER, TIM_DIER_UDE);
+}
+
+/**
+  * @brief  Indicates whether the update DMA request  (UDE) is enabled.
+  * @rmtoll DIER         UDE           LL_TIM_IsEnabledDMAReq_UPDATE
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_UPDATE(const TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->DIER, TIM_DIER_UDE) == (TIM_DIER_UDE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable capture/compare 1 DMA request (CC1DE).
+  * @rmtoll DIER         CC1DE         LL_TIM_EnableDMAReq_CC1
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableDMAReq_CC1(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->DIER, TIM_DIER_CC1DE);
+}
+
+/**
+  * @brief  Disable capture/compare 1  DMA request (CC1DE).
+  * @rmtoll DIER         CC1DE         LL_TIM_DisableDMAReq_CC1
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableDMAReq_CC1(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->DIER, TIM_DIER_CC1DE);
+}
+
+/**
+  * @brief  Indicates whether the capture/compare 1 DMA request (CC1DE) is enabled.
+  * @rmtoll DIER         CC1DE         LL_TIM_IsEnabledDMAReq_CC1
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC1(const TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->DIER, TIM_DIER_CC1DE) == (TIM_DIER_CC1DE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable capture/compare 2 DMA request (CC2DE).
+  * @rmtoll DIER         CC2DE         LL_TIM_EnableDMAReq_CC2
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableDMAReq_CC2(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->DIER, TIM_DIER_CC2DE);
+}
+
+/**
+  * @brief  Disable capture/compare 2  DMA request (CC2DE).
+  * @rmtoll DIER         CC2DE         LL_TIM_DisableDMAReq_CC2
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableDMAReq_CC2(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->DIER, TIM_DIER_CC2DE);
+}
+
+/**
+  * @brief  Indicates whether the capture/compare 2 DMA request (CC2DE) is enabled.
+  * @rmtoll DIER         CC2DE         LL_TIM_IsEnabledDMAReq_CC2
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC2(const TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->DIER, TIM_DIER_CC2DE) == (TIM_DIER_CC2DE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable capture/compare 3 DMA request (CC3DE).
+  * @rmtoll DIER         CC3DE         LL_TIM_EnableDMAReq_CC3
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableDMAReq_CC3(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->DIER, TIM_DIER_CC3DE);
+}
+
+/**
+  * @brief  Disable capture/compare 3  DMA request (CC3DE).
+  * @rmtoll DIER         CC3DE         LL_TIM_DisableDMAReq_CC3
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableDMAReq_CC3(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->DIER, TIM_DIER_CC3DE);
+}
+
+/**
+  * @brief  Indicates whether the capture/compare 3 DMA request (CC3DE) is enabled.
+  * @rmtoll DIER         CC3DE         LL_TIM_IsEnabledDMAReq_CC3
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC3(const TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->DIER, TIM_DIER_CC3DE) == (TIM_DIER_CC3DE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable capture/compare 4 DMA request (CC4DE).
+  * @rmtoll DIER         CC4DE         LL_TIM_EnableDMAReq_CC4
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableDMAReq_CC4(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->DIER, TIM_DIER_CC4DE);
+}
+
+/**
+  * @brief  Disable capture/compare 4  DMA request (CC4DE).
+  * @rmtoll DIER         CC4DE         LL_TIM_DisableDMAReq_CC4
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableDMAReq_CC4(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->DIER, TIM_DIER_CC4DE);
+}
+
+/**
+  * @brief  Indicates whether the capture/compare 4 DMA request (CC4DE) is enabled.
+  * @rmtoll DIER         CC4DE         LL_TIM_IsEnabledDMAReq_CC4
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_CC4(const TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->DIER, TIM_DIER_CC4DE) == (TIM_DIER_CC4DE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable commutation DMA request (COMDE).
+  * @rmtoll DIER         COMDE         LL_TIM_EnableDMAReq_COM
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableDMAReq_COM(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->DIER, TIM_DIER_COMDE);
+}
+
+/**
+  * @brief  Disable commutation DMA request (COMDE).
+  * @rmtoll DIER         COMDE         LL_TIM_DisableDMAReq_COM
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableDMAReq_COM(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->DIER, TIM_DIER_COMDE);
+}
+
+/**
+  * @brief  Indicates whether the commutation DMA request (COMDE) is enabled.
+  * @rmtoll DIER         COMDE         LL_TIM_IsEnabledDMAReq_COM
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_COM(const TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->DIER, TIM_DIER_COMDE) == (TIM_DIER_COMDE)) ? 1UL : 0UL);
+}
+
+/**
+  * @brief  Enable trigger interrupt (TDE).
+  * @rmtoll DIER         TDE           LL_TIM_EnableDMAReq_TRIG
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_EnableDMAReq_TRIG(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->DIER, TIM_DIER_TDE);
+}
+
+/**
+  * @brief  Disable trigger interrupt (TDE).
+  * @rmtoll DIER         TDE           LL_TIM_DisableDMAReq_TRIG
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_DisableDMAReq_TRIG(TIM_TypeDef *TIMx)
+{
+  CLEAR_BIT(TIMx->DIER, TIM_DIER_TDE);
+}
+
+/**
+  * @brief  Indicates whether the trigger interrupt (TDE) is enabled.
+  * @rmtoll DIER         TDE           LL_TIM_IsEnabledDMAReq_TRIG
+  * @param  TIMx Timer instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_TIM_IsEnabledDMAReq_TRIG(const TIM_TypeDef *TIMx)
+{
+  return ((READ_BIT(TIMx->DIER, TIM_DIER_TDE) == (TIM_DIER_TDE)) ? 1UL : 0UL);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_LL_EF_EVENT_Management EVENT-Management
+  * @{
+  */
+/**
+  * @brief  Generate an update event.
+  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->EGR, TIM_EGR_UG);
+}
+
+/**
+  * @brief  Generate Capture/Compare 1 event.
+  * @rmtoll EGR          CC1G          LL_TIM_GenerateEvent_CC1
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_GenerateEvent_CC1(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->EGR, TIM_EGR_CC1G);
+}
+
+/**
+  * @brief  Generate Capture/Compare 2 event.
+  * @rmtoll EGR          CC2G          LL_TIM_GenerateEvent_CC2
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_GenerateEvent_CC2(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->EGR, TIM_EGR_CC2G);
+}
+
+/**
+  * @brief  Generate Capture/Compare 3 event.
+  * @rmtoll EGR          CC3G          LL_TIM_GenerateEvent_CC3
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_GenerateEvent_CC3(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->EGR, TIM_EGR_CC3G);
+}
+
+/**
+  * @brief  Generate Capture/Compare 4 event.
+  * @rmtoll EGR          CC4G          LL_TIM_GenerateEvent_CC4
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_GenerateEvent_CC4(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->EGR, TIM_EGR_CC4G);
+}
+
+/**
+  * @brief  Generate commutation event.
+  * @rmtoll EGR          COMG          LL_TIM_GenerateEvent_COM
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_GenerateEvent_COM(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->EGR, TIM_EGR_COMG);
+}
+
+/**
+  * @brief  Generate trigger event.
+  * @rmtoll EGR          TG            LL_TIM_GenerateEvent_TRIG
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_GenerateEvent_TRIG(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->EGR, TIM_EGR_TG);
+}
+
+/**
+  * @brief  Generate break event.
+  * @rmtoll EGR          BG            LL_TIM_GenerateEvent_BRK
+  * @param  TIMx Timer instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_TIM_GenerateEvent_BRK(TIM_TypeDef *TIMx)
+{
+  SET_BIT(TIMx->EGR, TIM_EGR_BG);
+}
+
+/**
+  * @}
+  */
+
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup TIM_LL_EF_Init Initialisation and deinitialisation functions
+  * @{
+  */
+
+ErrorStatus LL_TIM_DeInit(const TIM_TypeDef *TIMx);
+void LL_TIM_StructInit(LL_TIM_InitTypeDef *TIM_InitStruct);
+ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, const LL_TIM_InitTypeDef *TIM_InitStruct);
+void LL_TIM_OC_StructInit(LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct);
+ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct);
+void LL_TIM_IC_StructInit(LL_TIM_IC_InitTypeDef *TIM_ICInitStruct);
+ErrorStatus LL_TIM_IC_Init(TIM_TypeDef *TIMx, uint32_t Channel, const LL_TIM_IC_InitTypeDef *TIM_IC_InitStruct);
+void LL_TIM_ENCODER_StructInit(LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct);
+ErrorStatus LL_TIM_ENCODER_Init(TIM_TypeDef *TIMx, const LL_TIM_ENCODER_InitTypeDef *TIM_EncoderInitStruct);
+void LL_TIM_HALLSENSOR_StructInit(LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct);
+ErrorStatus LL_TIM_HALLSENSOR_Init(TIM_TypeDef *TIMx, const LL_TIM_HALLSENSOR_InitTypeDef *TIM_HallSensorInitStruct);
+void LL_TIM_BDTR_StructInit(LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct);
+ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, const LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct);
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* TIM1 || TIM2 || TIM3 || TIM4 || TIM5 || TIM6 || TIM7 || TIM8 || TIM9 || TIM10 || TIM11 || TIM12 || TIM13 || TIM14 */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __STM32F4xx_LL_TIM_H */
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_usart.h b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_usart.h
new file mode 100644
index 0000000..ed83b6c
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_usart.h
@@ -0,0 +1,2521 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_ll_usart.h
+  * @author  MCD Application Team
+  * @brief   Header file of USART LL module.
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2016 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32F4xx_LL_USART_H
+#define __STM32F4xx_LL_USART_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx.h"
+
+/** @addtogroup STM32F4xx_LL_Driver
+  * @{
+  */
+
+#if defined (USART1) || defined (USART2) || defined (USART3) || defined (USART6) || defined (UART4) || defined (UART5) || defined (UART7) || defined (UART8) || defined (UART9) || defined (UART10)
+
+/** @defgroup USART_LL USART
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup USART_LL_Private_Constants USART Private Constants
+  * @{
+  */
+
+/* Defines used for the bit position in the register and perform offsets*/
+#define USART_POSITION_GTPR_GT                  USART_GTPR_GT_Pos
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup USART_LL_Private_Macros USART Private Macros
+  * @{
+  */
+/**
+  * @}
+  */
+#endif /*USE_FULL_LL_DRIVER*/
+
+/* Exported types ------------------------------------------------------------*/
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup USART_LL_ES_INIT USART Exported Init structures
+  * @{
+  */
+
+/**
+  * @brief LL USART Init Structure definition
+  */
+typedef struct
+{
+  uint32_t BaudRate;                  /*!< This field defines expected Usart communication baud rate.
+
+                                           This feature can be modified afterwards using unitary function @ref LL_USART_SetBaudRate().*/
+
+  uint32_t DataWidth;                 /*!< Specifies the number of data bits transmitted or received in a frame.
+                                           This parameter can be a value of @ref USART_LL_EC_DATAWIDTH.
+
+                                           This feature can be modified afterwards using unitary function @ref LL_USART_SetDataWidth().*/
+
+  uint32_t StopBits;                  /*!< Specifies the number of stop bits transmitted.
+                                           This parameter can be a value of @ref USART_LL_EC_STOPBITS.
+
+                                           This feature can be modified afterwards using unitary function @ref LL_USART_SetStopBitsLength().*/
+
+  uint32_t Parity;                    /*!< Specifies the parity mode.
+                                           This parameter can be a value of @ref USART_LL_EC_PARITY.
+
+                                           This feature can be modified afterwards using unitary function @ref LL_USART_SetParity().*/
+
+  uint32_t TransferDirection;         /*!< Specifies whether the Receive and/or Transmit mode is enabled or disabled.
+                                           This parameter can be a value of @ref USART_LL_EC_DIRECTION.
+
+                                           This feature can be modified afterwards using unitary function @ref LL_USART_SetTransferDirection().*/
+
+  uint32_t HardwareFlowControl;       /*!< Specifies whether the hardware flow control mode is enabled or disabled.
+                                           This parameter can be a value of @ref USART_LL_EC_HWCONTROL.
+
+                                           This feature can be modified afterwards using unitary function @ref LL_USART_SetHWFlowCtrl().*/
+
+  uint32_t OverSampling;              /*!< Specifies whether USART oversampling mode is 16 or 8.
+                                           This parameter can be a value of @ref USART_LL_EC_OVERSAMPLING.
+
+                                           This feature can be modified afterwards using unitary function @ref LL_USART_SetOverSampling().*/
+
+} LL_USART_InitTypeDef;
+
+/**
+  * @brief LL USART Clock Init Structure definition
+  */
+typedef struct
+{
+  uint32_t ClockOutput;               /*!< Specifies whether the USART clock is enabled or disabled.
+                                           This parameter can be a value of @ref USART_LL_EC_CLOCK.
+
+                                           USART HW configuration can be modified afterwards using unitary functions
+                                           @ref LL_USART_EnableSCLKOutput() or @ref LL_USART_DisableSCLKOutput().
+                                           For more details, refer to description of this function. */
+
+  uint32_t ClockPolarity;             /*!< Specifies the steady state of the serial clock.
+                                           This parameter can be a value of @ref USART_LL_EC_POLARITY.
+
+                                           USART HW configuration can be modified afterwards using unitary functions @ref LL_USART_SetClockPolarity().
+                                           For more details, refer to description of this function. */
+
+  uint32_t ClockPhase;                /*!< Specifies the clock transition on which the bit capture is made.
+                                           This parameter can be a value of @ref USART_LL_EC_PHASE.
+
+                                           USART HW configuration can be modified afterwards using unitary functions @ref LL_USART_SetClockPhase().
+                                           For more details, refer to description of this function. */
+
+  uint32_t LastBitClockPulse;         /*!< Specifies whether the clock pulse corresponding to the last transmitted
+                                           data bit (MSB) has to be output on the SCLK pin in synchronous mode.
+                                           This parameter can be a value of @ref USART_LL_EC_LASTCLKPULSE.
+
+                                           USART HW configuration can be modified afterwards using unitary functions @ref LL_USART_SetLastClkPulseOutput().
+                                           For more details, refer to description of this function. */
+
+} LL_USART_ClockInitTypeDef;
+
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup USART_LL_Exported_Constants USART Exported Constants
+  * @{
+  */
+
+/** @defgroup USART_LL_EC_GET_FLAG Get Flags Defines
+  * @brief    Flags defines which can be used with LL_USART_ReadReg function
+  * @{
+  */
+#define LL_USART_SR_PE                          USART_SR_PE                   /*!< Parity error flag */
+#define LL_USART_SR_FE                          USART_SR_FE                   /*!< Framing error flag */
+#define LL_USART_SR_NE                          USART_SR_NE                   /*!< Noise detected flag */
+#define LL_USART_SR_ORE                         USART_SR_ORE                  /*!< Overrun error flag */
+#define LL_USART_SR_IDLE                        USART_SR_IDLE                 /*!< Idle line detected flag */
+#define LL_USART_SR_RXNE                        USART_SR_RXNE                 /*!< Read data register not empty flag */
+#define LL_USART_SR_TC                          USART_SR_TC                   /*!< Transmission complete flag */
+#define LL_USART_SR_TXE                         USART_SR_TXE                  /*!< Transmit data register empty flag */
+#define LL_USART_SR_LBD                         USART_SR_LBD                  /*!< LIN break detection flag */
+#define LL_USART_SR_CTS                         USART_SR_CTS                  /*!< CTS flag */
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EC_IT IT Defines
+  * @brief    IT defines which can be used with LL_USART_ReadReg and  LL_USART_WriteReg functions
+  * @{
+  */
+#define LL_USART_CR1_IDLEIE                     USART_CR1_IDLEIE              /*!< IDLE interrupt enable */
+#define LL_USART_CR1_RXNEIE                     USART_CR1_RXNEIE              /*!< Read data register not empty interrupt enable */
+#define LL_USART_CR1_TCIE                       USART_CR1_TCIE                /*!< Transmission complete interrupt enable */
+#define LL_USART_CR1_TXEIE                      USART_CR1_TXEIE               /*!< Transmit data register empty interrupt enable */
+#define LL_USART_CR1_PEIE                       USART_CR1_PEIE                /*!< Parity error */
+#define LL_USART_CR2_LBDIE                      USART_CR2_LBDIE               /*!< LIN break detection interrupt enable */
+#define LL_USART_CR3_EIE                        USART_CR3_EIE                 /*!< Error interrupt enable */
+#define LL_USART_CR3_CTSIE                      USART_CR3_CTSIE               /*!< CTS interrupt enable */
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EC_DIRECTION Communication Direction
+  * @{
+  */
+#define LL_USART_DIRECTION_NONE                 0x00000000U                        /*!< Transmitter and Receiver are disabled */
+#define LL_USART_DIRECTION_RX                   USART_CR1_RE                       /*!< Transmitter is disabled and Receiver is enabled */
+#define LL_USART_DIRECTION_TX                   USART_CR1_TE                       /*!< Transmitter is enabled and Receiver is disabled */
+#define LL_USART_DIRECTION_TX_RX                (USART_CR1_TE |USART_CR1_RE)       /*!< Transmitter and Receiver are enabled */
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EC_PARITY Parity Control
+  * @{
+  */
+#define LL_USART_PARITY_NONE                    0x00000000U                          /*!< Parity control disabled */
+#define LL_USART_PARITY_EVEN                    USART_CR1_PCE                        /*!< Parity control enabled and Even Parity is selected */
+#define LL_USART_PARITY_ODD                     (USART_CR1_PCE | USART_CR1_PS)       /*!< Parity control enabled and Odd Parity is selected */
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EC_WAKEUP Wakeup
+  * @{
+  */
+#define LL_USART_WAKEUP_IDLELINE                0x00000000U           /*!<  USART wake up from Mute mode on Idle Line */
+#define LL_USART_WAKEUP_ADDRESSMARK             USART_CR1_WAKE        /*!<  USART wake up from Mute mode on Address Mark */
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EC_DATAWIDTH Datawidth
+  * @{
+  */
+#define LL_USART_DATAWIDTH_8B                   0x00000000U             /*!< 8 bits word length : Start bit, 8 data bits, n stop bits */
+#define LL_USART_DATAWIDTH_9B                   USART_CR1_M             /*!< 9 bits word length : Start bit, 9 data bits, n stop bits */
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EC_OVERSAMPLING Oversampling
+  * @{
+  */
+#define LL_USART_OVERSAMPLING_16                0x00000000U            /*!< Oversampling by 16 */
+#define LL_USART_OVERSAMPLING_8                 USART_CR1_OVER8        /*!< Oversampling by 8 */
+/**
+  * @}
+  */
+
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup USART_LL_EC_CLOCK Clock Signal
+  * @{
+  */
+
+#define LL_USART_CLOCK_DISABLE                  0x00000000U            /*!< Clock signal not provided */
+#define LL_USART_CLOCK_ENABLE                   USART_CR2_CLKEN        /*!< Clock signal provided */
+/**
+  * @}
+  */
+#endif /*USE_FULL_LL_DRIVER*/
+
+/** @defgroup USART_LL_EC_LASTCLKPULSE Last Clock Pulse
+  * @{
+  */
+#define LL_USART_LASTCLKPULSE_NO_OUTPUT         0x00000000U           /*!< The clock pulse of the last data bit is not output to the SCLK pin */
+#define LL_USART_LASTCLKPULSE_OUTPUT            USART_CR2_LBCL        /*!< The clock pulse of the last data bit is output to the SCLK pin */
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EC_PHASE Clock Phase
+  * @{
+  */
+#define LL_USART_PHASE_1EDGE                    0x00000000U           /*!< The first clock transition is the first data capture edge */
+#define LL_USART_PHASE_2EDGE                    USART_CR2_CPHA        /*!< The second clock transition is the first data capture edge */
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EC_POLARITY Clock Polarity
+  * @{
+  */
+#define LL_USART_POLARITY_LOW                   0x00000000U           /*!< Steady low value on SCLK pin outside transmission window*/
+#define LL_USART_POLARITY_HIGH                  USART_CR2_CPOL        /*!< Steady high value on SCLK pin outside transmission window */
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EC_STOPBITS Stop Bits
+  * @{
+  */
+#define LL_USART_STOPBITS_0_5                   USART_CR2_STOP_0                           /*!< 0.5 stop bit */
+#define LL_USART_STOPBITS_1                     0x00000000U                                /*!< 1 stop bit */
+#define LL_USART_STOPBITS_1_5                   (USART_CR2_STOP_0 | USART_CR2_STOP_1)      /*!< 1.5 stop bits */
+#define LL_USART_STOPBITS_2                     USART_CR2_STOP_1                           /*!< 2 stop bits */
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EC_HWCONTROL Hardware Control
+  * @{
+  */
+#define LL_USART_HWCONTROL_NONE                 0x00000000U                          /*!< CTS and RTS hardware flow control disabled */
+#define LL_USART_HWCONTROL_RTS                  USART_CR3_RTSE                       /*!< RTS output enabled, data is only requested when there is space in the receive buffer */
+#define LL_USART_HWCONTROL_CTS                  USART_CR3_CTSE                       /*!< CTS mode enabled, data is only transmitted when the nCTS input is asserted (tied to 0) */
+#define LL_USART_HWCONTROL_RTS_CTS              (USART_CR3_RTSE | USART_CR3_CTSE)    /*!< CTS and RTS hardware flow control enabled */
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EC_IRDA_POWER IrDA Power
+  * @{
+  */
+#define LL_USART_IRDA_POWER_NORMAL              0x00000000U           /*!< IrDA normal power mode */
+#define LL_USART_IRDA_POWER_LOW                 USART_CR3_IRLP        /*!< IrDA low power mode */
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EC_LINBREAK_DETECT LIN Break Detection Length
+  * @{
+  */
+#define LL_USART_LINBREAK_DETECT_10B            0x00000000U           /*!< 10-bit break detection method selected */
+#define LL_USART_LINBREAK_DETECT_11B            USART_CR2_LBDL        /*!< 11-bit break detection method selected */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+/** @defgroup USART_LL_Exported_Macros USART Exported Macros
+  * @{
+  */
+
+/** @defgroup USART_LL_EM_WRITE_READ Common Write and read registers Macros
+  * @{
+  */
+
+/**
+  * @brief  Write a value in USART register
+  * @param  __INSTANCE__ USART Instance
+  * @param  __REG__ Register to be written
+  * @param  __VALUE__ Value to be written in the register
+  * @retval None
+  */
+#define LL_USART_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALUE__))
+
+/**
+  * @brief  Read a value in USART register
+  * @param  __INSTANCE__ USART Instance
+  * @param  __REG__ Register to be read
+  * @retval Register value
+  */
+#define LL_USART_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EM_Exported_Macros_Helper Exported Macros Helper
+  * @{
+  */
+
+/**
+  * @brief  Compute USARTDIV value according to Peripheral Clock and
+  *         expected Baud Rate in 8 bits sampling mode (32 bits value of USARTDIV is returned)
+  * @param  __PERIPHCLK__ Peripheral Clock frequency used for USART instance
+  * @param  __BAUDRATE__ Baud rate value to achieve
+  * @retval USARTDIV value to be used for BRR register filling in OverSampling_8 case
+  */
+#define __LL_USART_DIV_SAMPLING8_100(__PERIPHCLK__, __BAUDRATE__)      ((uint32_t)((((uint64_t)(__PERIPHCLK__))*25)/(2*((uint64_t)(__BAUDRATE__)))))
+#define __LL_USART_DIVMANT_SAMPLING8(__PERIPHCLK__, __BAUDRATE__)      (__LL_USART_DIV_SAMPLING8_100((__PERIPHCLK__), (__BAUDRATE__))/100)
+#define __LL_USART_DIVFRAQ_SAMPLING8(__PERIPHCLK__, __BAUDRATE__)      ((((__LL_USART_DIV_SAMPLING8_100((__PERIPHCLK__), (__BAUDRATE__)) - (__LL_USART_DIVMANT_SAMPLING8((__PERIPHCLK__), (__BAUDRATE__)) * 100)) * 8)\
+                                                                         + 50) / 100)
+/* UART BRR = mantissa + overflow + fraction
+            = (UART DIVMANT << 4) + ((UART DIVFRAQ & 0xF8) << 1) + (UART DIVFRAQ & 0x07) */
+#define __LL_USART_DIV_SAMPLING8(__PERIPHCLK__, __BAUDRATE__)             (((__LL_USART_DIVMANT_SAMPLING8((__PERIPHCLK__), (__BAUDRATE__)) << 4) + \
+                                                                            ((__LL_USART_DIVFRAQ_SAMPLING8((__PERIPHCLK__), (__BAUDRATE__)) & 0xF8) << 1)) + \
+                                                                           (__LL_USART_DIVFRAQ_SAMPLING8((__PERIPHCLK__), (__BAUDRATE__)) & 0x07))
+
+/**
+  * @brief  Compute USARTDIV value according to Peripheral Clock and
+  *         expected Baud Rate in 16 bits sampling mode (32 bits value of USARTDIV is returned)
+  * @param  __PERIPHCLK__ Peripheral Clock frequency used for USART instance
+  * @param  __BAUDRATE__ Baud rate value to achieve
+  * @retval USARTDIV value to be used for BRR register filling in OverSampling_16 case
+  */
+#define __LL_USART_DIV_SAMPLING16_100(__PERIPHCLK__, __BAUDRATE__)     ((uint32_t)((((uint64_t)(__PERIPHCLK__))*25)/(4*((uint64_t)(__BAUDRATE__)))))
+#define __LL_USART_DIVMANT_SAMPLING16(__PERIPHCLK__, __BAUDRATE__)     (__LL_USART_DIV_SAMPLING16_100((__PERIPHCLK__), (__BAUDRATE__))/100)
+#define __LL_USART_DIVFRAQ_SAMPLING16(__PERIPHCLK__, __BAUDRATE__)     ((((__LL_USART_DIV_SAMPLING16_100((__PERIPHCLK__), (__BAUDRATE__)) - (__LL_USART_DIVMANT_SAMPLING16((__PERIPHCLK__), (__BAUDRATE__)) * 100)) * 16)\
+                                                                         + 50) / 100)
+/* USART BRR = mantissa + overflow + fraction
+            = (USART DIVMANT << 4) + (USART DIVFRAQ & 0xF0) + (USART DIVFRAQ & 0x0F) */
+#define __LL_USART_DIV_SAMPLING16(__PERIPHCLK__, __BAUDRATE__)            (((__LL_USART_DIVMANT_SAMPLING16((__PERIPHCLK__), (__BAUDRATE__)) << 4) + \
+                                                                            (__LL_USART_DIVFRAQ_SAMPLING16((__PERIPHCLK__), (__BAUDRATE__)) & 0xF0)) + \
+                                                                           (__LL_USART_DIVFRAQ_SAMPLING16((__PERIPHCLK__), (__BAUDRATE__)) & 0x0F))
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+
+/** @defgroup USART_LL_Exported_Functions USART Exported Functions
+  * @{
+  */
+
+/** @defgroup USART_LL_EF_Configuration Configuration functions
+  * @{
+  */
+
+/**
+  * @brief  USART Enable
+  * @rmtoll CR1          UE            LL_USART_Enable
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
+{
+  SET_BIT(USARTx->CR1, USART_CR1_UE);
+}
+
+/**
+  * @brief  USART Disable (all USART prescalers and outputs are disabled)
+  * @note   When USART is disabled, USART prescalers and outputs are stopped immediately,
+  *         and current operations are discarded. The configuration of the USART is kept, but all the status
+  *         flags, in the USARTx_SR are set to their default values.
+  * @rmtoll CR1          UE            LL_USART_Disable
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_Disable(USART_TypeDef *USARTx)
+{
+  CLEAR_BIT(USARTx->CR1, USART_CR1_UE);
+}
+
+/**
+  * @brief  Indicate if USART is enabled
+  * @rmtoll CR1          UE            LL_USART_IsEnabled
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabled(const USART_TypeDef *USARTx)
+{
+  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
+}
+
+/**
+  * @brief  Receiver Enable (Receiver is enabled and begins searching for a start bit)
+  * @rmtoll CR1          RE            LL_USART_EnableDirectionRx
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableDirectionRx(USART_TypeDef *USARTx)
+{
+  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RE);
+}
+
+/**
+  * @brief  Receiver Disable
+  * @rmtoll CR1          RE            LL_USART_DisableDirectionRx
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableDirectionRx(USART_TypeDef *USARTx)
+{
+  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_RE);
+}
+
+/**
+  * @brief  Transmitter Enable
+  * @rmtoll CR1          TE            LL_USART_EnableDirectionTx
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableDirectionTx(USART_TypeDef *USARTx)
+{
+  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TE);
+}
+
+/**
+  * @brief  Transmitter Disable
+  * @rmtoll CR1          TE            LL_USART_DisableDirectionTx
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableDirectionTx(USART_TypeDef *USARTx)
+{
+  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TE);
+}
+
+/**
+  * @brief  Configure simultaneously enabled/disabled states
+  *         of Transmitter and Receiver
+  * @rmtoll CR1          RE            LL_USART_SetTransferDirection\n
+  *         CR1          TE            LL_USART_SetTransferDirection
+  * @param  USARTx USART Instance
+  * @param  TransferDirection This parameter can be one of the following values:
+  *         @arg @ref LL_USART_DIRECTION_NONE
+  *         @arg @ref LL_USART_DIRECTION_RX
+  *         @arg @ref LL_USART_DIRECTION_TX
+  *         @arg @ref LL_USART_DIRECTION_TX_RX
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetTransferDirection(USART_TypeDef *USARTx, uint32_t TransferDirection)
+{
+  ATOMIC_MODIFY_REG(USARTx->CR1, USART_CR1_RE | USART_CR1_TE, TransferDirection);
+}
+
+/**
+  * @brief  Return enabled/disabled states of Transmitter and Receiver
+  * @rmtoll CR1          RE            LL_USART_GetTransferDirection\n
+  *         CR1          TE            LL_USART_GetTransferDirection
+  * @param  USARTx USART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_USART_DIRECTION_NONE
+  *         @arg @ref LL_USART_DIRECTION_RX
+  *         @arg @ref LL_USART_DIRECTION_TX
+  *         @arg @ref LL_USART_DIRECTION_TX_RX
+  */
+__STATIC_INLINE uint32_t LL_USART_GetTransferDirection(const USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_RE | USART_CR1_TE));
+}
+
+/**
+  * @brief  Configure Parity (enabled/disabled and parity mode if enabled).
+  * @note   This function selects if hardware parity control (generation and detection) is enabled or disabled.
+  *         When the parity control is enabled (Odd or Even), computed parity bit is inserted at the MSB position
+  *         (9th or 8th bit depending on data width) and parity is checked on the received data.
+  * @rmtoll CR1          PS            LL_USART_SetParity\n
+  *         CR1          PCE           LL_USART_SetParity
+  * @param  USARTx USART Instance
+  * @param  Parity This parameter can be one of the following values:
+  *         @arg @ref LL_USART_PARITY_NONE
+  *         @arg @ref LL_USART_PARITY_EVEN
+  *         @arg @ref LL_USART_PARITY_ODD
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetParity(USART_TypeDef *USARTx, uint32_t Parity)
+{
+  MODIFY_REG(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE, Parity);
+}
+
+/**
+  * @brief  Return Parity configuration (enabled/disabled and parity mode if enabled)
+  * @rmtoll CR1          PS            LL_USART_GetParity\n
+  *         CR1          PCE           LL_USART_GetParity
+  * @param  USARTx USART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_USART_PARITY_NONE
+  *         @arg @ref LL_USART_PARITY_EVEN
+  *         @arg @ref LL_USART_PARITY_ODD
+  */
+__STATIC_INLINE uint32_t LL_USART_GetParity(const USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE));
+}
+
+/**
+  * @brief  Set Receiver Wake Up method from Mute mode.
+  * @rmtoll CR1          WAKE          LL_USART_SetWakeUpMethod
+  * @param  USARTx USART Instance
+  * @param  Method This parameter can be one of the following values:
+  *         @arg @ref LL_USART_WAKEUP_IDLELINE
+  *         @arg @ref LL_USART_WAKEUP_ADDRESSMARK
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetWakeUpMethod(USART_TypeDef *USARTx, uint32_t Method)
+{
+  MODIFY_REG(USARTx->CR1, USART_CR1_WAKE, Method);
+}
+
+/**
+  * @brief  Return Receiver Wake Up method from Mute mode
+  * @rmtoll CR1          WAKE          LL_USART_GetWakeUpMethod
+  * @param  USARTx USART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_USART_WAKEUP_IDLELINE
+  *         @arg @ref LL_USART_WAKEUP_ADDRESSMARK
+  */
+__STATIC_INLINE uint32_t LL_USART_GetWakeUpMethod(const USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_WAKE));
+}
+
+/**
+  * @brief  Set Word length (i.e. nb of data bits, excluding start and stop bits)
+  * @rmtoll CR1          M             LL_USART_SetDataWidth
+  * @param  USARTx USART Instance
+  * @param  DataWidth This parameter can be one of the following values:
+  *         @arg @ref LL_USART_DATAWIDTH_8B
+  *         @arg @ref LL_USART_DATAWIDTH_9B
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetDataWidth(USART_TypeDef *USARTx, uint32_t DataWidth)
+{
+  MODIFY_REG(USARTx->CR1, USART_CR1_M, DataWidth);
+}
+
+/**
+  * @brief  Return Word length (i.e. nb of data bits, excluding start and stop bits)
+  * @rmtoll CR1          M             LL_USART_GetDataWidth
+  * @param  USARTx USART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_USART_DATAWIDTH_8B
+  *         @arg @ref LL_USART_DATAWIDTH_9B
+  */
+__STATIC_INLINE uint32_t LL_USART_GetDataWidth(const USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_M));
+}
+
+/**
+  * @brief  Set Oversampling to 8-bit or 16-bit mode
+  * @rmtoll CR1          OVER8         LL_USART_SetOverSampling
+  * @param  USARTx USART Instance
+  * @param  OverSampling This parameter can be one of the following values:
+  *         @arg @ref LL_USART_OVERSAMPLING_16
+  *         @arg @ref LL_USART_OVERSAMPLING_8
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetOverSampling(USART_TypeDef *USARTx, uint32_t OverSampling)
+{
+  MODIFY_REG(USARTx->CR1, USART_CR1_OVER8, OverSampling);
+}
+
+/**
+  * @brief  Return Oversampling mode
+  * @rmtoll CR1          OVER8         LL_USART_GetOverSampling
+  * @param  USARTx USART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_USART_OVERSAMPLING_16
+  *         @arg @ref LL_USART_OVERSAMPLING_8
+  */
+__STATIC_INLINE uint32_t LL_USART_GetOverSampling(const USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->CR1, USART_CR1_OVER8));
+}
+
+/**
+  * @brief  Configure if Clock pulse of the last data bit is output to the SCLK pin or not
+  * @note   Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not
+  *         Synchronous mode is supported by the USARTx instance.
+  * @rmtoll CR2          LBCL          LL_USART_SetLastClkPulseOutput
+  * @param  USARTx USART Instance
+  * @param  LastBitClockPulse This parameter can be one of the following values:
+  *         @arg @ref LL_USART_LASTCLKPULSE_NO_OUTPUT
+  *         @arg @ref LL_USART_LASTCLKPULSE_OUTPUT
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetLastClkPulseOutput(USART_TypeDef *USARTx, uint32_t LastBitClockPulse)
+{
+  MODIFY_REG(USARTx->CR2, USART_CR2_LBCL, LastBitClockPulse);
+}
+
+/**
+  * @brief  Retrieve Clock pulse of the last data bit output configuration
+  *         (Last bit Clock pulse output to the SCLK pin or not)
+  * @note   Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not
+  *         Synchronous mode is supported by the USARTx instance.
+  * @rmtoll CR2          LBCL          LL_USART_GetLastClkPulseOutput
+  * @param  USARTx USART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_USART_LASTCLKPULSE_NO_OUTPUT
+  *         @arg @ref LL_USART_LASTCLKPULSE_OUTPUT
+  */
+__STATIC_INLINE uint32_t LL_USART_GetLastClkPulseOutput(const USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_LBCL));
+}
+
+/**
+  * @brief  Select the phase of the clock output on the SCLK pin in synchronous mode
+  * @note   Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not
+  *         Synchronous mode is supported by the USARTx instance.
+  * @rmtoll CR2          CPHA          LL_USART_SetClockPhase
+  * @param  USARTx USART Instance
+  * @param  ClockPhase This parameter can be one of the following values:
+  *         @arg @ref LL_USART_PHASE_1EDGE
+  *         @arg @ref LL_USART_PHASE_2EDGE
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetClockPhase(USART_TypeDef *USARTx, uint32_t ClockPhase)
+{
+  MODIFY_REG(USARTx->CR2, USART_CR2_CPHA, ClockPhase);
+}
+
+/**
+  * @brief  Return phase of the clock output on the SCLK pin in synchronous mode
+  * @note   Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not
+  *         Synchronous mode is supported by the USARTx instance.
+  * @rmtoll CR2          CPHA          LL_USART_GetClockPhase
+  * @param  USARTx USART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_USART_PHASE_1EDGE
+  *         @arg @ref LL_USART_PHASE_2EDGE
+  */
+__STATIC_INLINE uint32_t LL_USART_GetClockPhase(const USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_CPHA));
+}
+
+/**
+  * @brief  Select the polarity of the clock output on the SCLK pin in synchronous mode
+  * @note   Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not
+  *         Synchronous mode is supported by the USARTx instance.
+  * @rmtoll CR2          CPOL          LL_USART_SetClockPolarity
+  * @param  USARTx USART Instance
+  * @param  ClockPolarity This parameter can be one of the following values:
+  *         @arg @ref LL_USART_POLARITY_LOW
+  *         @arg @ref LL_USART_POLARITY_HIGH
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetClockPolarity(USART_TypeDef *USARTx, uint32_t ClockPolarity)
+{
+  MODIFY_REG(USARTx->CR2, USART_CR2_CPOL, ClockPolarity);
+}
+
+/**
+  * @brief  Return polarity of the clock output on the SCLK pin in synchronous mode
+  * @note   Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not
+  *         Synchronous mode is supported by the USARTx instance.
+  * @rmtoll CR2          CPOL          LL_USART_GetClockPolarity
+  * @param  USARTx USART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_USART_POLARITY_LOW
+  *         @arg @ref LL_USART_POLARITY_HIGH
+  */
+__STATIC_INLINE uint32_t LL_USART_GetClockPolarity(const USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_CPOL));
+}
+
+/**
+  * @brief  Configure Clock signal format (Phase Polarity and choice about output of last bit clock pulse)
+  * @note   Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not
+  *         Synchronous mode is supported by the USARTx instance.
+  * @note   Call of this function is equivalent to following function call sequence :
+  *         - Clock Phase configuration using @ref LL_USART_SetClockPhase() function
+  *         - Clock Polarity configuration using @ref LL_USART_SetClockPolarity() function
+  *         - Output of Last bit Clock pulse configuration using @ref LL_USART_SetLastClkPulseOutput() function
+  * @rmtoll CR2          CPHA          LL_USART_ConfigClock\n
+  *         CR2          CPOL          LL_USART_ConfigClock\n
+  *         CR2          LBCL          LL_USART_ConfigClock
+  * @param  USARTx USART Instance
+  * @param  Phase This parameter can be one of the following values:
+  *         @arg @ref LL_USART_PHASE_1EDGE
+  *         @arg @ref LL_USART_PHASE_2EDGE
+  * @param  Polarity This parameter can be one of the following values:
+  *         @arg @ref LL_USART_POLARITY_LOW
+  *         @arg @ref LL_USART_POLARITY_HIGH
+  * @param  LBCPOutput This parameter can be one of the following values:
+  *         @arg @ref LL_USART_LASTCLKPULSE_NO_OUTPUT
+  *         @arg @ref LL_USART_LASTCLKPULSE_OUTPUT
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ConfigClock(USART_TypeDef *USARTx, uint32_t Phase, uint32_t Polarity, uint32_t LBCPOutput)
+{
+  MODIFY_REG(USARTx->CR2, USART_CR2_CPHA | USART_CR2_CPOL | USART_CR2_LBCL, Phase | Polarity | LBCPOutput);
+}
+
+/**
+  * @brief  Enable Clock output on SCLK pin
+  * @note   Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not
+  *         Synchronous mode is supported by the USARTx instance.
+  * @rmtoll CR2          CLKEN         LL_USART_EnableSCLKOutput
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableSCLKOutput(USART_TypeDef *USARTx)
+{
+  SET_BIT(USARTx->CR2, USART_CR2_CLKEN);
+}
+
+/**
+  * @brief  Disable Clock output on SCLK pin
+  * @note   Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not
+  *         Synchronous mode is supported by the USARTx instance.
+  * @rmtoll CR2          CLKEN         LL_USART_DisableSCLKOutput
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableSCLKOutput(USART_TypeDef *USARTx)
+{
+  CLEAR_BIT(USARTx->CR2, USART_CR2_CLKEN);
+}
+
+/**
+  * @brief  Indicate if Clock output on SCLK pin is enabled
+  * @note   Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not
+  *         Synchronous mode is supported by the USARTx instance.
+  * @rmtoll CR2          CLKEN         LL_USART_IsEnabledSCLKOutput
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledSCLKOutput(const USART_TypeDef *USARTx)
+{
+  return (READ_BIT(USARTx->CR2, USART_CR2_CLKEN) == (USART_CR2_CLKEN));
+}
+
+/**
+  * @brief  Set the length of the stop bits
+  * @rmtoll CR2          STOP          LL_USART_SetStopBitsLength
+  * @param  USARTx USART Instance
+  * @param  StopBits This parameter can be one of the following values:
+  *         @arg @ref LL_USART_STOPBITS_0_5
+  *         @arg @ref LL_USART_STOPBITS_1
+  *         @arg @ref LL_USART_STOPBITS_1_5
+  *         @arg @ref LL_USART_STOPBITS_2
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)
+{
+  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
+}
+
+/**
+  * @brief  Retrieve the length of the stop bits
+  * @rmtoll CR2          STOP          LL_USART_GetStopBitsLength
+  * @param  USARTx USART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_USART_STOPBITS_0_5
+  *         @arg @ref LL_USART_STOPBITS_1
+  *         @arg @ref LL_USART_STOPBITS_1_5
+  *         @arg @ref LL_USART_STOPBITS_2
+  */
+__STATIC_INLINE uint32_t LL_USART_GetStopBitsLength(const USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_STOP));
+}
+
+/**
+  * @brief  Configure Character frame format (Datawidth, Parity control, Stop Bits)
+  * @note   Call of this function is equivalent to following function call sequence :
+  *         - Data Width configuration using @ref LL_USART_SetDataWidth() function
+  *         - Parity Control and mode configuration using @ref LL_USART_SetParity() function
+  *         - Stop bits configuration using @ref LL_USART_SetStopBitsLength() function
+  * @rmtoll CR1          PS            LL_USART_ConfigCharacter\n
+  *         CR1          PCE           LL_USART_ConfigCharacter\n
+  *         CR1          M             LL_USART_ConfigCharacter\n
+  *         CR2          STOP          LL_USART_ConfigCharacter
+  * @param  USARTx USART Instance
+  * @param  DataWidth This parameter can be one of the following values:
+  *         @arg @ref LL_USART_DATAWIDTH_8B
+  *         @arg @ref LL_USART_DATAWIDTH_9B
+  * @param  Parity This parameter can be one of the following values:
+  *         @arg @ref LL_USART_PARITY_NONE
+  *         @arg @ref LL_USART_PARITY_EVEN
+  *         @arg @ref LL_USART_PARITY_ODD
+  * @param  StopBits This parameter can be one of the following values:
+  *         @arg @ref LL_USART_STOPBITS_0_5
+  *         @arg @ref LL_USART_STOPBITS_1
+  *         @arg @ref LL_USART_STOPBITS_1_5
+  *         @arg @ref LL_USART_STOPBITS_2
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ConfigCharacter(USART_TypeDef *USARTx, uint32_t DataWidth, uint32_t Parity,
+                                              uint32_t StopBits)
+{
+  MODIFY_REG(USARTx->CR1, USART_CR1_PS | USART_CR1_PCE | USART_CR1_M, Parity | DataWidth);
+  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
+}
+
+/**
+  * @brief  Set Address of the USART node.
+  * @note   This is used in multiprocessor communication during Mute mode or Stop mode,
+  *         for wake up with address mark detection.
+  * @rmtoll CR2          ADD           LL_USART_SetNodeAddress
+  * @param  USARTx USART Instance
+  * @param  NodeAddress 4 bit Address of the USART node.
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetNodeAddress(USART_TypeDef *USARTx, uint32_t NodeAddress)
+{
+  MODIFY_REG(USARTx->CR2, USART_CR2_ADD, (NodeAddress & USART_CR2_ADD));
+}
+
+/**
+  * @brief  Return 4 bit Address of the USART node as set in ADD field of CR2.
+  * @note   only 4bits (b3-b0) of returned value are relevant (b31-b4 are not relevant)
+  * @rmtoll CR2          ADD           LL_USART_GetNodeAddress
+  * @param  USARTx USART Instance
+  * @retval Address of the USART node (Value between Min_Data=0 and Max_Data=255)
+  */
+__STATIC_INLINE uint32_t LL_USART_GetNodeAddress(const USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_ADD));
+}
+
+/**
+  * @brief  Enable RTS HW Flow Control
+  * @note   Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
+  *         Hardware Flow control feature is supported by the USARTx instance.
+  * @rmtoll CR3          RTSE          LL_USART_EnableRTSHWFlowCtrl
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableRTSHWFlowCtrl(USART_TypeDef *USARTx)
+{
+  SET_BIT(USARTx->CR3, USART_CR3_RTSE);
+}
+
+/**
+  * @brief  Disable RTS HW Flow Control
+  * @note   Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
+  *         Hardware Flow control feature is supported by the USARTx instance.
+  * @rmtoll CR3          RTSE          LL_USART_DisableRTSHWFlowCtrl
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableRTSHWFlowCtrl(USART_TypeDef *USARTx)
+{
+  CLEAR_BIT(USARTx->CR3, USART_CR3_RTSE);
+}
+
+/**
+  * @brief  Enable CTS HW Flow Control
+  * @note   Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
+  *         Hardware Flow control feature is supported by the USARTx instance.
+  * @rmtoll CR3          CTSE          LL_USART_EnableCTSHWFlowCtrl
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableCTSHWFlowCtrl(USART_TypeDef *USARTx)
+{
+  SET_BIT(USARTx->CR3, USART_CR3_CTSE);
+}
+
+/**
+  * @brief  Disable CTS HW Flow Control
+  * @note   Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
+  *         Hardware Flow control feature is supported by the USARTx instance.
+  * @rmtoll CR3          CTSE          LL_USART_DisableCTSHWFlowCtrl
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableCTSHWFlowCtrl(USART_TypeDef *USARTx)
+{
+  CLEAR_BIT(USARTx->CR3, USART_CR3_CTSE);
+}
+
+/**
+  * @brief  Configure HW Flow Control mode (both CTS and RTS)
+  * @note   Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
+  *         Hardware Flow control feature is supported by the USARTx instance.
+  * @rmtoll CR3          RTSE          LL_USART_SetHWFlowCtrl\n
+  *         CR3          CTSE          LL_USART_SetHWFlowCtrl
+  * @param  USARTx USART Instance
+  * @param  HardwareFlowControl This parameter can be one of the following values:
+  *         @arg @ref LL_USART_HWCONTROL_NONE
+  *         @arg @ref LL_USART_HWCONTROL_RTS
+  *         @arg @ref LL_USART_HWCONTROL_CTS
+  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)
+{
+  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
+}
+
+/**
+  * @brief  Return HW Flow Control configuration (both CTS and RTS)
+  * @note   Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
+  *         Hardware Flow control feature is supported by the USARTx instance.
+  * @rmtoll CR3          RTSE          LL_USART_GetHWFlowCtrl\n
+  *         CR3          CTSE          LL_USART_GetHWFlowCtrl
+  * @param  USARTx USART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_USART_HWCONTROL_NONE
+  *         @arg @ref LL_USART_HWCONTROL_RTS
+  *         @arg @ref LL_USART_HWCONTROL_CTS
+  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
+  */
+__STATIC_INLINE uint32_t LL_USART_GetHWFlowCtrl(const USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE));
+}
+
+/**
+  * @brief  Enable One bit sampling method
+  * @rmtoll CR3          ONEBIT        LL_USART_EnableOneBitSamp
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableOneBitSamp(USART_TypeDef *USARTx)
+{
+  SET_BIT(USARTx->CR3, USART_CR3_ONEBIT);
+}
+
+/**
+  * @brief  Disable One bit sampling method
+  * @rmtoll CR3          ONEBIT        LL_USART_DisableOneBitSamp
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableOneBitSamp(USART_TypeDef *USARTx)
+{
+  CLEAR_BIT(USARTx->CR3, USART_CR3_ONEBIT);
+}
+
+/**
+  * @brief  Indicate if One bit sampling method is enabled
+  * @rmtoll CR3          ONEBIT        LL_USART_IsEnabledOneBitSamp
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledOneBitSamp(const USART_TypeDef *USARTx)
+{
+  return (READ_BIT(USARTx->CR3, USART_CR3_ONEBIT) == (USART_CR3_ONEBIT));
+}
+
+/**
+  * @brief  Configure USART BRR register for achieving expected Baud Rate value.
+  * @note   Compute and set USARTDIV value in BRR Register (full BRR content)
+  *         according to used Peripheral Clock, Oversampling mode, and expected Baud Rate values
+  * @note   Peripheral clock and Baud rate values provided as function parameters should be valid
+  *         (Baud rate value != 0)
+  * @rmtoll BRR          BRR           LL_USART_SetBaudRate
+  * @param  USARTx USART Instance
+  * @param  PeriphClk Peripheral Clock
+  * @param  OverSampling This parameter can be one of the following values:
+  *         @arg @ref LL_USART_OVERSAMPLING_16
+  *         @arg @ref LL_USART_OVERSAMPLING_8
+  * @param  BaudRate Baud Rate
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t OverSampling,
+                                          uint32_t BaudRate)
+{
+  if (OverSampling == LL_USART_OVERSAMPLING_8)
+  {
+    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
+  }
+  else
+  {
+    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
+  }
+}
+
+/**
+  * @brief  Return current Baud Rate value, according to USARTDIV present in BRR register
+  *         (full BRR content), and to used Peripheral Clock and Oversampling mode values
+  * @note   In case of non-initialized or invalid value stored in BRR register, value 0 will be returned.
+  * @rmtoll BRR          BRR           LL_USART_GetBaudRate
+  * @param  USARTx USART Instance
+  * @param  PeriphClk Peripheral Clock
+  * @param  OverSampling This parameter can be one of the following values:
+  *         @arg @ref LL_USART_OVERSAMPLING_16
+  *         @arg @ref LL_USART_OVERSAMPLING_8
+  * @retval Baud Rate
+  */
+__STATIC_INLINE uint32_t LL_USART_GetBaudRate(const USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t OverSampling)
+{
+  uint32_t usartdiv = 0x0U;
+  uint32_t brrresult = 0x0U;
+
+  usartdiv = USARTx->BRR;
+
+  if (OverSampling == LL_USART_OVERSAMPLING_8)
+  {
+    if ((usartdiv & 0xFFF7U) != 0U)
+    {
+      usartdiv = (uint16_t)((usartdiv & 0xFFF0U) | ((usartdiv & 0x0007U) << 1U)) ;
+      brrresult = (PeriphClk * 2U) / usartdiv;
+    }
+  }
+  else
+  {
+    if ((usartdiv & 0xFFFFU) != 0U)
+    {
+      brrresult = PeriphClk / usartdiv;
+    }
+  }
+  return (brrresult);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EF_Configuration_IRDA Configuration functions related to Irda feature
+  * @{
+  */
+
+/**
+  * @brief  Enable IrDA mode
+  * @note   Macro IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
+  *         IrDA feature is supported by the USARTx instance.
+  * @rmtoll CR3          IREN          LL_USART_EnableIrda
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableIrda(USART_TypeDef *USARTx)
+{
+  SET_BIT(USARTx->CR3, USART_CR3_IREN);
+}
+
+/**
+  * @brief  Disable IrDA mode
+  * @note   Macro IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
+  *         IrDA feature is supported by the USARTx instance.
+  * @rmtoll CR3          IREN          LL_USART_DisableIrda
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableIrda(USART_TypeDef *USARTx)
+{
+  CLEAR_BIT(USARTx->CR3, USART_CR3_IREN);
+}
+
+/**
+  * @brief  Indicate if IrDA mode is enabled
+  * @note   Macro IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
+  *         IrDA feature is supported by the USARTx instance.
+  * @rmtoll CR3          IREN          LL_USART_IsEnabledIrda
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledIrda(const USART_TypeDef *USARTx)
+{
+  return (READ_BIT(USARTx->CR3, USART_CR3_IREN) == (USART_CR3_IREN));
+}
+
+/**
+  * @brief  Configure IrDA Power Mode (Normal or Low Power)
+  * @note   Macro IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
+  *         IrDA feature is supported by the USARTx instance.
+  * @rmtoll CR3          IRLP          LL_USART_SetIrdaPowerMode
+  * @param  USARTx USART Instance
+  * @param  PowerMode This parameter can be one of the following values:
+  *         @arg @ref LL_USART_IRDA_POWER_NORMAL
+  *         @arg @ref LL_USART_IRDA_POWER_LOW
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetIrdaPowerMode(USART_TypeDef *USARTx, uint32_t PowerMode)
+{
+  MODIFY_REG(USARTx->CR3, USART_CR3_IRLP, PowerMode);
+}
+
+/**
+  * @brief  Retrieve IrDA Power Mode configuration (Normal or Low Power)
+  * @note   Macro IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
+  *         IrDA feature is supported by the USARTx instance.
+  * @rmtoll CR3          IRLP          LL_USART_GetIrdaPowerMode
+  * @param  USARTx USART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_USART_IRDA_POWER_NORMAL
+  *         @arg @ref LL_USART_PHASE_2EDGE
+  */
+__STATIC_INLINE uint32_t LL_USART_GetIrdaPowerMode(const USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->CR3, USART_CR3_IRLP));
+}
+
+/**
+  * @brief  Set Irda prescaler value, used for dividing the USART clock source
+  *         to achieve the Irda Low Power frequency (8 bits value)
+  * @note   Macro IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
+  *         IrDA feature is supported by the USARTx instance.
+  * @rmtoll GTPR         PSC           LL_USART_SetIrdaPrescaler
+  * @param  USARTx USART Instance
+  * @param  PrescalerValue Value between Min_Data=0x00 and Max_Data=0xFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetIrdaPrescaler(USART_TypeDef *USARTx, uint32_t PrescalerValue)
+{
+  MODIFY_REG(USARTx->GTPR, USART_GTPR_PSC, PrescalerValue);
+}
+
+/**
+  * @brief  Return Irda prescaler value, used for dividing the USART clock source
+  *         to achieve the Irda Low Power frequency (8 bits value)
+  * @note   Macro IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
+  *         IrDA feature is supported by the USARTx instance.
+  * @rmtoll GTPR         PSC           LL_USART_GetIrdaPrescaler
+  * @param  USARTx USART Instance
+  * @retval Irda prescaler value (Value between Min_Data=0x00 and Max_Data=0xFF)
+  */
+__STATIC_INLINE uint32_t LL_USART_GetIrdaPrescaler(const USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->GTPR, USART_GTPR_PSC));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EF_Configuration_Smartcard Configuration functions related to Smartcard feature
+  * @{
+  */
+
+/**
+  * @brief  Enable Smartcard NACK transmission
+  * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
+  *         Smartcard feature is supported by the USARTx instance.
+  * @rmtoll CR3          NACK          LL_USART_EnableSmartcardNACK
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableSmartcardNACK(USART_TypeDef *USARTx)
+{
+  SET_BIT(USARTx->CR3, USART_CR3_NACK);
+}
+
+/**
+  * @brief  Disable Smartcard NACK transmission
+  * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
+  *         Smartcard feature is supported by the USARTx instance.
+  * @rmtoll CR3          NACK          LL_USART_DisableSmartcardNACK
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableSmartcardNACK(USART_TypeDef *USARTx)
+{
+  CLEAR_BIT(USARTx->CR3, USART_CR3_NACK);
+}
+
+/**
+  * @brief  Indicate if Smartcard NACK transmission is enabled
+  * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
+  *         Smartcard feature is supported by the USARTx instance.
+  * @rmtoll CR3          NACK          LL_USART_IsEnabledSmartcardNACK
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledSmartcardNACK(const USART_TypeDef *USARTx)
+{
+  return (READ_BIT(USARTx->CR3, USART_CR3_NACK) == (USART_CR3_NACK));
+}
+
+/**
+  * @brief  Enable Smartcard mode
+  * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
+  *         Smartcard feature is supported by the USARTx instance.
+  * @rmtoll CR3          SCEN          LL_USART_EnableSmartcard
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableSmartcard(USART_TypeDef *USARTx)
+{
+  SET_BIT(USARTx->CR3, USART_CR3_SCEN);
+}
+
+/**
+  * @brief  Disable Smartcard mode
+  * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
+  *         Smartcard feature is supported by the USARTx instance.
+  * @rmtoll CR3          SCEN          LL_USART_DisableSmartcard
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableSmartcard(USART_TypeDef *USARTx)
+{
+  CLEAR_BIT(USARTx->CR3, USART_CR3_SCEN);
+}
+
+/**
+  * @brief  Indicate if Smartcard mode is enabled
+  * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
+  *         Smartcard feature is supported by the USARTx instance.
+  * @rmtoll CR3          SCEN          LL_USART_IsEnabledSmartcard
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledSmartcard(const USART_TypeDef *USARTx)
+{
+  return (READ_BIT(USARTx->CR3, USART_CR3_SCEN) == (USART_CR3_SCEN));
+}
+
+/**
+  * @brief  Set Smartcard prescaler value, used for dividing the USART clock
+  *         source to provide the SMARTCARD Clock (5 bits value)
+  * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
+  *         Smartcard feature is supported by the USARTx instance.
+  * @rmtoll GTPR         PSC           LL_USART_SetSmartcardPrescaler
+  * @param  USARTx USART Instance
+  * @param  PrescalerValue Value between Min_Data=0 and Max_Data=31
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetSmartcardPrescaler(USART_TypeDef *USARTx, uint32_t PrescalerValue)
+{
+  MODIFY_REG(USARTx->GTPR, USART_GTPR_PSC, PrescalerValue);
+}
+
+/**
+  * @brief  Return Smartcard prescaler value, used for dividing the USART clock
+  *         source to provide the SMARTCARD Clock (5 bits value)
+  * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
+  *         Smartcard feature is supported by the USARTx instance.
+  * @rmtoll GTPR         PSC           LL_USART_GetSmartcardPrescaler
+  * @param  USARTx USART Instance
+  * @retval Smartcard prescaler value (Value between Min_Data=0 and Max_Data=31)
+  */
+__STATIC_INLINE uint32_t LL_USART_GetSmartcardPrescaler(const USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->GTPR, USART_GTPR_PSC));
+}
+
+/**
+  * @brief  Set Smartcard Guard time value, expressed in nb of baud clocks periods
+  *         (GT[7:0] bits : Guard time value)
+  * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
+  *         Smartcard feature is supported by the USARTx instance.
+  * @rmtoll GTPR         GT            LL_USART_SetSmartcardGuardTime
+  * @param  USARTx USART Instance
+  * @param  GuardTime Value between Min_Data=0x00 and Max_Data=0xFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetSmartcardGuardTime(USART_TypeDef *USARTx, uint32_t GuardTime)
+{
+  MODIFY_REG(USARTx->GTPR, USART_GTPR_GT, GuardTime << USART_POSITION_GTPR_GT);
+}
+
+/**
+  * @brief  Return Smartcard Guard time value, expressed in nb of baud clocks periods
+  *         (GT[7:0] bits : Guard time value)
+  * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
+  *         Smartcard feature is supported by the USARTx instance.
+  * @rmtoll GTPR         GT            LL_USART_GetSmartcardGuardTime
+  * @param  USARTx USART Instance
+  * @retval Smartcard Guard time value (Value between Min_Data=0x00 and Max_Data=0xFF)
+  */
+__STATIC_INLINE uint32_t LL_USART_GetSmartcardGuardTime(const USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->GTPR, USART_GTPR_GT) >> USART_POSITION_GTPR_GT);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EF_Configuration_HalfDuplex Configuration functions related to Half Duplex feature
+  * @{
+  */
+
+/**
+  * @brief  Enable Single Wire Half-Duplex mode
+  * @note   Macro IS_UART_HALFDUPLEX_INSTANCE(USARTx) can be used to check whether or not
+  *         Half-Duplex mode is supported by the USARTx instance.
+  * @rmtoll CR3          HDSEL         LL_USART_EnableHalfDuplex
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableHalfDuplex(USART_TypeDef *USARTx)
+{
+  SET_BIT(USARTx->CR3, USART_CR3_HDSEL);
+}
+
+/**
+  * @brief  Disable Single Wire Half-Duplex mode
+  * @note   Macro IS_UART_HALFDUPLEX_INSTANCE(USARTx) can be used to check whether or not
+  *         Half-Duplex mode is supported by the USARTx instance.
+  * @rmtoll CR3          HDSEL         LL_USART_DisableHalfDuplex
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableHalfDuplex(USART_TypeDef *USARTx)
+{
+  CLEAR_BIT(USARTx->CR3, USART_CR3_HDSEL);
+}
+
+/**
+  * @brief  Indicate if Single Wire Half-Duplex mode is enabled
+  * @note   Macro IS_UART_HALFDUPLEX_INSTANCE(USARTx) can be used to check whether or not
+  *         Half-Duplex mode is supported by the USARTx instance.
+  * @rmtoll CR3          HDSEL         LL_USART_IsEnabledHalfDuplex
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledHalfDuplex(const USART_TypeDef *USARTx)
+{
+  return (READ_BIT(USARTx->CR3, USART_CR3_HDSEL) == (USART_CR3_HDSEL));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EF_Configuration_LIN Configuration functions related to LIN feature
+  * @{
+  */
+
+/**
+  * @brief  Set LIN Break Detection Length
+  * @note   Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
+  *         LIN feature is supported by the USARTx instance.
+  * @rmtoll CR2          LBDL          LL_USART_SetLINBrkDetectionLen
+  * @param  USARTx USART Instance
+  * @param  LINBDLength This parameter can be one of the following values:
+  *         @arg @ref LL_USART_LINBREAK_DETECT_10B
+  *         @arg @ref LL_USART_LINBREAK_DETECT_11B
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_SetLINBrkDetectionLen(USART_TypeDef *USARTx, uint32_t LINBDLength)
+{
+  MODIFY_REG(USARTx->CR2, USART_CR2_LBDL, LINBDLength);
+}
+
+/**
+  * @brief  Return LIN Break Detection Length
+  * @note   Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
+  *         LIN feature is supported by the USARTx instance.
+  * @rmtoll CR2          LBDL          LL_USART_GetLINBrkDetectionLen
+  * @param  USARTx USART Instance
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_USART_LINBREAK_DETECT_10B
+  *         @arg @ref LL_USART_LINBREAK_DETECT_11B
+  */
+__STATIC_INLINE uint32_t LL_USART_GetLINBrkDetectionLen(const USART_TypeDef *USARTx)
+{
+  return (uint32_t)(READ_BIT(USARTx->CR2, USART_CR2_LBDL));
+}
+
+/**
+  * @brief  Enable LIN mode
+  * @note   Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
+  *         LIN feature is supported by the USARTx instance.
+  * @rmtoll CR2          LINEN         LL_USART_EnableLIN
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableLIN(USART_TypeDef *USARTx)
+{
+  SET_BIT(USARTx->CR2, USART_CR2_LINEN);
+}
+
+/**
+  * @brief  Disable LIN mode
+  * @note   Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
+  *         LIN feature is supported by the USARTx instance.
+  * @rmtoll CR2          LINEN         LL_USART_DisableLIN
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableLIN(USART_TypeDef *USARTx)
+{
+  CLEAR_BIT(USARTx->CR2, USART_CR2_LINEN);
+}
+
+/**
+  * @brief  Indicate if LIN mode is enabled
+  * @note   Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
+  *         LIN feature is supported by the USARTx instance.
+  * @rmtoll CR2          LINEN         LL_USART_IsEnabledLIN
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledLIN(const USART_TypeDef *USARTx)
+{
+  return (READ_BIT(USARTx->CR2, USART_CR2_LINEN) == (USART_CR2_LINEN));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EF_AdvancedConfiguration Advanced Configurations services
+  * @{
+  */
+
+/**
+  * @brief  Perform basic configuration of USART for enabling use in Asynchronous Mode (UART)
+  * @note   In UART mode, the following bits must be kept cleared:
+  *           - LINEN bit in the USART_CR2 register,
+  *           - CLKEN bit in the USART_CR2 register,
+  *           - SCEN bit in the USART_CR3 register,
+  *           - IREN bit in the USART_CR3 register,
+  *           - HDSEL bit in the USART_CR3 register.
+  * @note   Call of this function is equivalent to following function call sequence :
+  *         - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function
+  *         - Clear CLKEN in CR2 using @ref LL_USART_DisableSCLKOutput() function
+  *         - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function
+  *         - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function
+  *         - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function
+  * @note   Other remaining configurations items related to Asynchronous Mode
+  *         (as Baud Rate, Word length, Parity, ...) should be set using
+  *         dedicated functions
+  * @rmtoll CR2          LINEN         LL_USART_ConfigAsyncMode\n
+  *         CR2          CLKEN         LL_USART_ConfigAsyncMode\n
+  *         CR3          SCEN          LL_USART_ConfigAsyncMode\n
+  *         CR3          IREN          LL_USART_ConfigAsyncMode\n
+  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
+{
+  /* In Asynchronous mode, the following bits must be kept cleared:
+  - LINEN, CLKEN bits in the USART_CR2 register,
+  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
+  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
+  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
+}
+
+/**
+  * @brief  Perform basic configuration of USART for enabling use in Synchronous Mode
+  * @note   In Synchronous mode, the following bits must be kept cleared:
+  *           - LINEN bit in the USART_CR2 register,
+  *           - SCEN bit in the USART_CR3 register,
+  *           - IREN bit in the USART_CR3 register,
+  *           - HDSEL bit in the USART_CR3 register.
+  *         This function also sets the USART in Synchronous mode.
+  * @note   Macro IS_USART_INSTANCE(USARTx) can be used to check whether or not
+  *         Synchronous mode is supported by the USARTx instance.
+  * @note   Call of this function is equivalent to following function call sequence :
+  *         - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function
+  *         - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function
+  *         - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function
+  *         - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function
+  *         - Set CLKEN in CR2 using @ref LL_USART_EnableSCLKOutput() function
+  * @note   Other remaining configurations items related to Synchronous Mode
+  *         (as Baud Rate, Word length, Parity, Clock Polarity, ...) should be set using
+  *         dedicated functions
+  * @rmtoll CR2          LINEN         LL_USART_ConfigSyncMode\n
+  *         CR2          CLKEN         LL_USART_ConfigSyncMode\n
+  *         CR3          SCEN          LL_USART_ConfigSyncMode\n
+  *         CR3          IREN          LL_USART_ConfigSyncMode\n
+  *         CR3          HDSEL         LL_USART_ConfigSyncMode
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ConfigSyncMode(USART_TypeDef *USARTx)
+{
+  /* In Synchronous mode, the following bits must be kept cleared:
+  - LINEN bit in the USART_CR2 register,
+  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
+  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN));
+  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
+  /* set the UART/USART in Synchronous mode */
+  SET_BIT(USARTx->CR2, USART_CR2_CLKEN);
+}
+
+/**
+  * @brief  Perform basic configuration of USART for enabling use in LIN Mode
+  * @note   In LIN mode, the following bits must be kept cleared:
+  *           - STOP and CLKEN bits in the USART_CR2 register,
+  *           - SCEN bit in the USART_CR3 register,
+  *           - IREN bit in the USART_CR3 register,
+  *           - HDSEL bit in the USART_CR3 register.
+  *         This function also set the UART/USART in LIN mode.
+  * @note   Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
+  *         LIN feature is supported by the USARTx instance.
+  * @note   Call of this function is equivalent to following function call sequence :
+  *         - Clear CLKEN in CR2 using @ref LL_USART_DisableSCLKOutput() function
+  *         - Clear STOP in CR2 using @ref LL_USART_SetStopBitsLength() function
+  *         - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function
+  *         - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function
+  *         - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function
+  *         - Set LINEN in CR2 using @ref LL_USART_EnableLIN() function
+  * @note   Other remaining configurations items related to LIN Mode
+  *         (as Baud Rate, Word length, LIN Break Detection Length, ...) should be set using
+  *         dedicated functions
+  * @rmtoll CR2          CLKEN         LL_USART_ConfigLINMode\n
+  *         CR2          STOP          LL_USART_ConfigLINMode\n
+  *         CR2          LINEN         LL_USART_ConfigLINMode\n
+  *         CR3          IREN          LL_USART_ConfigLINMode\n
+  *         CR3          SCEN          LL_USART_ConfigLINMode\n
+  *         CR3          HDSEL         LL_USART_ConfigLINMode
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ConfigLINMode(USART_TypeDef *USARTx)
+{
+  /* In LIN mode, the following bits must be kept cleared:
+  - STOP and CLKEN bits in the USART_CR2 register,
+  - IREN, SCEN and HDSEL bits in the USART_CR3 register.*/
+  CLEAR_BIT(USARTx->CR2, (USART_CR2_CLKEN | USART_CR2_STOP));
+  CLEAR_BIT(USARTx->CR3, (USART_CR3_IREN | USART_CR3_SCEN | USART_CR3_HDSEL));
+  /* Set the UART/USART in LIN mode */
+  SET_BIT(USARTx->CR2, USART_CR2_LINEN);
+}
+
+/**
+  * @brief  Perform basic configuration of USART for enabling use in Half Duplex Mode
+  * @note   In Half Duplex mode, the following bits must be kept cleared:
+  *           - LINEN bit in the USART_CR2 register,
+  *           - CLKEN bit in the USART_CR2 register,
+  *           - SCEN bit in the USART_CR3 register,
+  *           - IREN bit in the USART_CR3 register,
+  *         This function also sets the UART/USART in Half Duplex mode.
+  * @note   Macro IS_UART_HALFDUPLEX_INSTANCE(USARTx) can be used to check whether or not
+  *         Half-Duplex mode is supported by the USARTx instance.
+  * @note   Call of this function is equivalent to following function call sequence :
+  *         - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function
+  *         - Clear CLKEN in CR2 using @ref LL_USART_DisableSCLKOutput() function
+  *         - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function
+  *         - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function
+  *         - Set HDSEL in CR3 using @ref LL_USART_EnableHalfDuplex() function
+  * @note   Other remaining configurations items related to Half Duplex Mode
+  *         (as Baud Rate, Word length, Parity, ...) should be set using
+  *         dedicated functions
+  * @rmtoll CR2          LINEN         LL_USART_ConfigHalfDuplexMode\n
+  *         CR2          CLKEN         LL_USART_ConfigHalfDuplexMode\n
+  *         CR3          HDSEL         LL_USART_ConfigHalfDuplexMode\n
+  *         CR3          SCEN          LL_USART_ConfigHalfDuplexMode\n
+  *         CR3          IREN          LL_USART_ConfigHalfDuplexMode
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ConfigHalfDuplexMode(USART_TypeDef *USARTx)
+{
+  /* In Half Duplex mode, the following bits must be kept cleared:
+  - LINEN and CLKEN bits in the USART_CR2 register,
+  - SCEN and IREN bits in the USART_CR3 register.*/
+  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
+  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN));
+  /* set the UART/USART in Half Duplex mode */
+  SET_BIT(USARTx->CR3, USART_CR3_HDSEL);
+}
+
+/**
+  * @brief  Perform basic configuration of USART for enabling use in Smartcard Mode
+  * @note   In Smartcard mode, the following bits must be kept cleared:
+  *           - LINEN bit in the USART_CR2 register,
+  *           - IREN bit in the USART_CR3 register,
+  *           - HDSEL bit in the USART_CR3 register.
+  *         This function also configures Stop bits to 1.5 bits and
+  *         sets the USART in Smartcard mode (SCEN bit).
+  *         Clock Output is also enabled (CLKEN).
+  * @note   Macro IS_SMARTCARD_INSTANCE(USARTx) can be used to check whether or not
+  *         Smartcard feature is supported by the USARTx instance.
+  * @note   Call of this function is equivalent to following function call sequence :
+  *         - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function
+  *         - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function
+  *         - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function
+  *         - Configure STOP in CR2 using @ref LL_USART_SetStopBitsLength() function
+  *         - Set CLKEN in CR2 using @ref LL_USART_EnableSCLKOutput() function
+  *         - Set SCEN in CR3 using @ref LL_USART_EnableSmartcard() function
+  * @note   Other remaining configurations items related to Smartcard Mode
+  *         (as Baud Rate, Word length, Parity, ...) should be set using
+  *         dedicated functions
+  * @rmtoll CR2          LINEN         LL_USART_ConfigSmartcardMode\n
+  *         CR2          STOP          LL_USART_ConfigSmartcardMode\n
+  *         CR2          CLKEN         LL_USART_ConfigSmartcardMode\n
+  *         CR3          HDSEL         LL_USART_ConfigSmartcardMode\n
+  *         CR3          SCEN          LL_USART_ConfigSmartcardMode
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ConfigSmartcardMode(USART_TypeDef *USARTx)
+{
+  /* In Smartcard mode, the following bits must be kept cleared:
+  - LINEN bit in the USART_CR2 register,
+  - IREN and HDSEL bits in the USART_CR3 register.*/
+  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN));
+  CLEAR_BIT(USARTx->CR3, (USART_CR3_IREN | USART_CR3_HDSEL));
+  /* Configure Stop bits to 1.5 bits */
+  /* Synchronous mode is activated by default */
+  SET_BIT(USARTx->CR2, (USART_CR2_STOP_0 | USART_CR2_STOP_1 | USART_CR2_CLKEN));
+  /* set the UART/USART in Smartcard mode */
+  SET_BIT(USARTx->CR3, USART_CR3_SCEN);
+}
+
+/**
+  * @brief  Perform basic configuration of USART for enabling use in Irda Mode
+  * @note   In IRDA mode, the following bits must be kept cleared:
+  *           - LINEN bit in the USART_CR2 register,
+  *           - STOP and CLKEN bits in the USART_CR2 register,
+  *           - SCEN bit in the USART_CR3 register,
+  *           - HDSEL bit in the USART_CR3 register.
+  *         This function also sets the UART/USART in IRDA mode (IREN bit).
+  * @note   Macro IS_IRDA_INSTANCE(USARTx) can be used to check whether or not
+  *         IrDA feature is supported by the USARTx instance.
+  * @note   Call of this function is equivalent to following function call sequence :
+  *         - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function
+  *         - Clear CLKEN in CR2 using @ref LL_USART_DisableSCLKOutput() function
+  *         - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function
+  *         - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function
+  *         - Configure STOP in CR2 using @ref LL_USART_SetStopBitsLength() function
+  *         - Set IREN in CR3 using @ref LL_USART_EnableIrda() function
+  * @note   Other remaining configurations items related to Irda Mode
+  *         (as Baud Rate, Word length, Power mode, ...) should be set using
+  *         dedicated functions
+  * @rmtoll CR2          LINEN         LL_USART_ConfigIrdaMode\n
+  *         CR2          CLKEN         LL_USART_ConfigIrdaMode\n
+  *         CR2          STOP          LL_USART_ConfigIrdaMode\n
+  *         CR3          SCEN          LL_USART_ConfigIrdaMode\n
+  *         CR3          HDSEL         LL_USART_ConfigIrdaMode\n
+  *         CR3          IREN          LL_USART_ConfigIrdaMode
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ConfigIrdaMode(USART_TypeDef *USARTx)
+{
+  /* In IRDA mode, the following bits must be kept cleared:
+  - LINEN, STOP and CLKEN bits in the USART_CR2 register,
+  - SCEN and HDSEL bits in the USART_CR3 register.*/
+  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN | USART_CR2_STOP));
+  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL));
+  /* set the UART/USART in IRDA mode */
+  SET_BIT(USARTx->CR3, USART_CR3_IREN);
+}
+
+/**
+  * @brief  Perform basic configuration of USART for enabling use in Multi processor Mode
+  *         (several USARTs connected in a network, one of the USARTs can be the master,
+  *         its TX output connected to the RX inputs of the other slaves USARTs).
+  * @note   In MultiProcessor mode, the following bits must be kept cleared:
+  *           - LINEN bit in the USART_CR2 register,
+  *           - CLKEN bit in the USART_CR2 register,
+  *           - SCEN bit in the USART_CR3 register,
+  *           - IREN bit in the USART_CR3 register,
+  *           - HDSEL bit in the USART_CR3 register.
+  * @note   Call of this function is equivalent to following function call sequence :
+  *         - Clear LINEN in CR2 using @ref LL_USART_DisableLIN() function
+  *         - Clear CLKEN in CR2 using @ref LL_USART_DisableSCLKOutput() function
+  *         - Clear SCEN in CR3 using @ref LL_USART_DisableSmartcard() function
+  *         - Clear IREN in CR3 using @ref LL_USART_DisableIrda() function
+  *         - Clear HDSEL in CR3 using @ref LL_USART_DisableHalfDuplex() function
+  * @note   Other remaining configurations items related to Multi processor Mode
+  *         (as Baud Rate, Wake Up Method, Node address, ...) should be set using
+  *         dedicated functions
+  * @rmtoll CR2          LINEN         LL_USART_ConfigMultiProcessMode\n
+  *         CR2          CLKEN         LL_USART_ConfigMultiProcessMode\n
+  *         CR3          SCEN          LL_USART_ConfigMultiProcessMode\n
+  *         CR3          HDSEL         LL_USART_ConfigMultiProcessMode\n
+  *         CR3          IREN          LL_USART_ConfigMultiProcessMode
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ConfigMultiProcessMode(USART_TypeDef *USARTx)
+{
+  /* In Multi Processor mode, the following bits must be kept cleared:
+  - LINEN and CLKEN bits in the USART_CR2 register,
+  - IREN, SCEN and HDSEL bits in the USART_CR3 register.*/
+  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
+  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EF_FLAG_Management FLAG_Management
+  * @{
+  */
+
+/**
+  * @brief  Check if the USART Parity Error Flag is set or not
+  * @rmtoll SR           PE            LL_USART_IsActiveFlag_PE
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_PE(const USART_TypeDef *USARTx)
+{
+  return (READ_BIT(USARTx->SR, USART_SR_PE) == (USART_SR_PE));
+}
+
+/**
+  * @brief  Check if the USART Framing Error Flag is set or not
+  * @rmtoll SR           FE            LL_USART_IsActiveFlag_FE
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_FE(const USART_TypeDef *USARTx)
+{
+  return (READ_BIT(USARTx->SR, USART_SR_FE) == (USART_SR_FE));
+}
+
+/**
+  * @brief  Check if the USART Noise error detected Flag is set or not
+  * @rmtoll SR           NF            LL_USART_IsActiveFlag_NE
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_NE(const USART_TypeDef *USARTx)
+{
+  return (READ_BIT(USARTx->SR, USART_SR_NE) == (USART_SR_NE));
+}
+
+/**
+  * @brief  Check if the USART OverRun Error Flag is set or not
+  * @rmtoll SR           ORE           LL_USART_IsActiveFlag_ORE
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_ORE(const USART_TypeDef *USARTx)
+{
+  return (READ_BIT(USARTx->SR, USART_SR_ORE) == (USART_SR_ORE));
+}
+
+/**
+  * @brief  Check if the USART IDLE line detected Flag is set or not
+  * @rmtoll SR           IDLE          LL_USART_IsActiveFlag_IDLE
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_IDLE(const USART_TypeDef *USARTx)
+{
+  return (READ_BIT(USARTx->SR, USART_SR_IDLE) == (USART_SR_IDLE));
+}
+
+/**
+  * @brief  Check if the USART Read Data Register Not Empty Flag is set or not
+  * @rmtoll SR           RXNE          LL_USART_IsActiveFlag_RXNE
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE(const USART_TypeDef *USARTx)
+{
+  return (READ_BIT(USARTx->SR, USART_SR_RXNE) == (USART_SR_RXNE));
+}
+
+/**
+  * @brief  Check if the USART Transmission Complete Flag is set or not
+  * @rmtoll SR           TC            LL_USART_IsActiveFlag_TC
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(const USART_TypeDef *USARTx)
+{
+  return (READ_BIT(USARTx->SR, USART_SR_TC) == (USART_SR_TC));
+}
+
+/**
+  * @brief  Check if the USART Transmit Data Register Empty Flag is set or not
+  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(const USART_TypeDef *USARTx)
+{
+  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
+}
+
+/**
+  * @brief  Check if the USART LIN Break Detection Flag is set or not
+  * @note   Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
+  *         LIN feature is supported by the USARTx instance.
+  * @rmtoll SR           LBD           LL_USART_IsActiveFlag_LBD
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_LBD(const USART_TypeDef *USARTx)
+{
+  return (READ_BIT(USARTx->SR, USART_SR_LBD) == (USART_SR_LBD));
+}
+
+/**
+  * @brief  Check if the USART CTS Flag is set or not
+  * @note   Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
+  *         Hardware Flow control feature is supported by the USARTx instance.
+  * @rmtoll SR           CTS           LL_USART_IsActiveFlag_nCTS
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_nCTS(const USART_TypeDef *USARTx)
+{
+  return (READ_BIT(USARTx->SR, USART_SR_CTS) == (USART_SR_CTS));
+}
+
+/**
+  * @brief  Check if the USART Send Break Flag is set or not
+  * @rmtoll CR1          SBK           LL_USART_IsActiveFlag_SBK
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_SBK(const USART_TypeDef *USARTx)
+{
+  return (READ_BIT(USARTx->CR1, USART_CR1_SBK) == (USART_CR1_SBK));
+}
+
+/**
+  * @brief  Check if the USART Receive Wake Up from mute mode Flag is set or not
+  * @rmtoll CR1          RWU           LL_USART_IsActiveFlag_RWU
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RWU(const USART_TypeDef *USARTx)
+{
+  return (READ_BIT(USARTx->CR1, USART_CR1_RWU) == (USART_CR1_RWU));
+}
+
+/**
+  * @brief  Clear Parity Error Flag
+  * @note   Clearing this flag is done by a read access to the USARTx_SR
+  *         register followed by a read access to the USARTx_DR register.
+  * @note   Please also consider that when clearing this flag, other flags as
+  *         NE, FE, ORE, IDLE would also be cleared.
+  * @rmtoll SR           PE            LL_USART_ClearFlag_PE
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ClearFlag_PE(USART_TypeDef *USARTx)
+{
+  __IO uint32_t tmpreg;
+  tmpreg = USARTx->SR;
+  (void) tmpreg;
+  tmpreg = USARTx->DR;
+  (void) tmpreg;
+}
+
+/**
+  * @brief  Clear Framing Error Flag
+  * @note   Clearing this flag is done by a read access to the USARTx_SR
+  *         register followed by a read access to the USARTx_DR register.
+  * @note   Please also consider that when clearing this flag, other flags as
+  *         PE, NE, ORE, IDLE would also be cleared.
+  * @rmtoll SR           FE            LL_USART_ClearFlag_FE
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ClearFlag_FE(USART_TypeDef *USARTx)
+{
+  __IO uint32_t tmpreg;
+  tmpreg = USARTx->SR;
+  (void) tmpreg;
+  tmpreg = USARTx->DR;
+  (void) tmpreg;
+}
+
+/**
+  * @brief  Clear Noise detected Flag
+  * @note   Clearing this flag is done by a read access to the USARTx_SR
+  *         register followed by a read access to the USARTx_DR register.
+  * @note   Please also consider that when clearing this flag, other flags as
+  *         PE, FE, ORE, IDLE would also be cleared.
+  * @rmtoll SR           NF            LL_USART_ClearFlag_NE
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ClearFlag_NE(USART_TypeDef *USARTx)
+{
+  __IO uint32_t tmpreg;
+  tmpreg = USARTx->SR;
+  (void) tmpreg;
+  tmpreg = USARTx->DR;
+  (void) tmpreg;
+}
+
+/**
+  * @brief  Clear OverRun Error Flag
+  * @note   Clearing this flag is done by a read access to the USARTx_SR
+  *         register followed by a read access to the USARTx_DR register.
+  * @note   Please also consider that when clearing this flag, other flags as
+  *         PE, NE, FE, IDLE would also be cleared.
+  * @rmtoll SR           ORE           LL_USART_ClearFlag_ORE
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ClearFlag_ORE(USART_TypeDef *USARTx)
+{
+  __IO uint32_t tmpreg;
+  tmpreg = USARTx->SR;
+  (void) tmpreg;
+  tmpreg = USARTx->DR;
+  (void) tmpreg;
+}
+
+/**
+  * @brief  Clear IDLE line detected Flag
+  * @note   Clearing this flag is done by a read access to the USARTx_SR
+  *         register followed by a read access to the USARTx_DR register.
+  * @note   Please also consider that when clearing this flag, other flags as
+  *         PE, NE, FE, ORE would also be cleared.
+  * @rmtoll SR           IDLE          LL_USART_ClearFlag_IDLE
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ClearFlag_IDLE(USART_TypeDef *USARTx)
+{
+  __IO uint32_t tmpreg;
+  tmpreg = USARTx->SR;
+  (void) tmpreg;
+  tmpreg = USARTx->DR;
+  (void) tmpreg;
+}
+
+/**
+  * @brief  Clear Transmission Complete Flag
+  * @rmtoll SR           TC            LL_USART_ClearFlag_TC
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ClearFlag_TC(USART_TypeDef *USARTx)
+{
+  WRITE_REG(USARTx->SR, ~(USART_SR_TC));
+}
+
+/**
+  * @brief  Clear RX Not Empty Flag
+  * @rmtoll SR           RXNE          LL_USART_ClearFlag_RXNE
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ClearFlag_RXNE(USART_TypeDef *USARTx)
+{
+  WRITE_REG(USARTx->SR, ~(USART_SR_RXNE));
+}
+
+/**
+  * @brief  Clear LIN Break Detection Flag
+  * @note   Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
+  *         LIN feature is supported by the USARTx instance.
+  * @rmtoll SR           LBD           LL_USART_ClearFlag_LBD
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ClearFlag_LBD(USART_TypeDef *USARTx)
+{
+  WRITE_REG(USARTx->SR, ~(USART_SR_LBD));
+}
+
+/**
+  * @brief  Clear CTS Interrupt Flag
+  * @note   Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
+  *         Hardware Flow control feature is supported by the USARTx instance.
+  * @rmtoll SR           CTS           LL_USART_ClearFlag_nCTS
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_ClearFlag_nCTS(USART_TypeDef *USARTx)
+{
+  WRITE_REG(USARTx->SR, ~(USART_SR_CTS));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EF_IT_Management IT_Management
+  * @{
+  */
+
+/**
+  * @brief  Enable IDLE Interrupt
+  * @rmtoll CR1          IDLEIE        LL_USART_EnableIT_IDLE
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableIT_IDLE(USART_TypeDef *USARTx)
+{
+  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
+}
+
+/**
+  * @brief  Enable RX Not Empty Interrupt
+  * @rmtoll CR1          RXNEIE        LL_USART_EnableIT_RXNE
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableIT_RXNE(USART_TypeDef *USARTx)
+{
+  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE);
+}
+
+/**
+  * @brief  Enable Transmission Complete Interrupt
+  * @rmtoll CR1          TCIE          LL_USART_EnableIT_TC
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableIT_TC(USART_TypeDef *USARTx)
+{
+  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TCIE);
+}
+
+/**
+  * @brief  Enable TX Empty Interrupt
+  * @rmtoll CR1          TXEIE         LL_USART_EnableIT_TXE
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableIT_TXE(USART_TypeDef *USARTx)
+{
+  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TXEIE);
+}
+
+/**
+  * @brief  Enable Parity Error Interrupt
+  * @rmtoll CR1          PEIE          LL_USART_EnableIT_PE
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableIT_PE(USART_TypeDef *USARTx)
+{
+  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_PEIE);
+}
+
+/**
+  * @brief  Enable LIN Break Detection Interrupt
+  * @note   Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
+  *         LIN feature is supported by the USARTx instance.
+  * @rmtoll CR2          LBDIE         LL_USART_EnableIT_LBD
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableIT_LBD(USART_TypeDef *USARTx)
+{
+  SET_BIT(USARTx->CR2, USART_CR2_LBDIE);
+}
+
+/**
+  * @brief  Enable Error Interrupt
+  * @note   When set, Error Interrupt Enable Bit is enabling interrupt generation in case of a framing
+  *         error, overrun error or noise flag (FE=1 or ORE=1 or NF=1 in the USARTx_SR register).
+  *           0: Interrupt is inhibited
+  *           1: An interrupt is generated when FE=1 or ORE=1 or NF=1 in the USARTx_SR register.
+  * @rmtoll CR3          EIE           LL_USART_EnableIT_ERROR
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableIT_ERROR(USART_TypeDef *USARTx)
+{
+  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_EIE);
+}
+
+/**
+  * @brief  Enable CTS Interrupt
+  * @note   Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
+  *         Hardware Flow control feature is supported by the USARTx instance.
+  * @rmtoll CR3          CTSIE         LL_USART_EnableIT_CTS
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableIT_CTS(USART_TypeDef *USARTx)
+{
+  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_CTSIE);
+}
+
+/**
+  * @brief  Disable IDLE Interrupt
+  * @rmtoll CR1          IDLEIE        LL_USART_DisableIT_IDLE
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableIT_IDLE(USART_TypeDef *USARTx)
+{
+  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_IDLEIE);
+}
+
+/**
+  * @brief  Disable RX Not Empty Interrupt
+  * @rmtoll CR1          RXNEIE        LL_USART_DisableIT_RXNE
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableIT_RXNE(USART_TypeDef *USARTx)
+{
+  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_RXNEIE);
+}
+
+/**
+  * @brief  Disable Transmission Complete Interrupt
+  * @rmtoll CR1          TCIE          LL_USART_DisableIT_TC
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableIT_TC(USART_TypeDef *USARTx)
+{
+  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TCIE);
+}
+
+/**
+  * @brief  Disable TX Empty Interrupt
+  * @rmtoll CR1          TXEIE         LL_USART_DisableIT_TXE
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableIT_TXE(USART_TypeDef *USARTx)
+{
+  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE);
+}
+
+/**
+  * @brief  Disable Parity Error Interrupt
+  * @rmtoll CR1          PEIE          LL_USART_DisableIT_PE
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableIT_PE(USART_TypeDef *USARTx)
+{
+  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_PEIE);
+}
+
+/**
+  * @brief  Disable LIN Break Detection Interrupt
+  * @note   Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
+  *         LIN feature is supported by the USARTx instance.
+  * @rmtoll CR2          LBDIE         LL_USART_DisableIT_LBD
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableIT_LBD(USART_TypeDef *USARTx)
+{
+  CLEAR_BIT(USARTx->CR2, USART_CR2_LBDIE);
+}
+
+/**
+  * @brief  Disable Error Interrupt
+  * @note   When set, Error Interrupt Enable Bit is enabling interrupt generation in case of a framing
+  *         error, overrun error or noise flag (FE=1 or ORE=1 or NF=1 in the USARTx_SR register).
+  *           0: Interrupt is inhibited
+  *           1: An interrupt is generated when FE=1 or ORE=1 or NF=1 in the USARTx_SR register.
+  * @rmtoll CR3          EIE           LL_USART_DisableIT_ERROR
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableIT_ERROR(USART_TypeDef *USARTx)
+{
+  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_EIE);
+}
+
+/**
+  * @brief  Disable CTS Interrupt
+  * @note   Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
+  *         Hardware Flow control feature is supported by the USARTx instance.
+  * @rmtoll CR3          CTSIE         LL_USART_DisableIT_CTS
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableIT_CTS(USART_TypeDef *USARTx)
+{
+  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_CTSIE);
+}
+
+/**
+  * @brief  Check if the USART IDLE Interrupt  source is enabled or disabled.
+  * @rmtoll CR1          IDLEIE        LL_USART_IsEnabledIT_IDLE
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_IDLE(const USART_TypeDef *USARTx)
+{
+  return (READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE));
+}
+
+/**
+  * @brief  Check if the USART RX Not Empty Interrupt is enabled or disabled.
+  * @rmtoll CR1          RXNEIE        LL_USART_IsEnabledIT_RXNE
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXNE(const USART_TypeDef *USARTx)
+{
+  return (READ_BIT(USARTx->CR1, USART_CR1_RXNEIE) == (USART_CR1_RXNEIE));
+}
+
+/**
+  * @brief  Check if the USART Transmission Complete Interrupt is enabled or disabled.
+  * @rmtoll CR1          TCIE          LL_USART_IsEnabledIT_TC
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TC(const USART_TypeDef *USARTx)
+{
+  return (READ_BIT(USARTx->CR1, USART_CR1_TCIE) == (USART_CR1_TCIE));
+}
+
+/**
+  * @brief  Check if the USART TX Empty Interrupt is enabled or disabled.
+  * @rmtoll CR1          TXEIE         LL_USART_IsEnabledIT_TXE
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TXE(const USART_TypeDef *USARTx)
+{
+  return (READ_BIT(USARTx->CR1, USART_CR1_TXEIE) == (USART_CR1_TXEIE));
+}
+
+/**
+  * @brief  Check if the USART Parity Error Interrupt is enabled or disabled.
+  * @rmtoll CR1          PEIE          LL_USART_IsEnabledIT_PE
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_PE(const USART_TypeDef *USARTx)
+{
+  return (READ_BIT(USARTx->CR1, USART_CR1_PEIE) == (USART_CR1_PEIE));
+}
+
+/**
+  * @brief  Check if the USART LIN Break Detection Interrupt is enabled or disabled.
+  * @note   Macro IS_UART_LIN_INSTANCE(USARTx) can be used to check whether or not
+  *         LIN feature is supported by the USARTx instance.
+  * @rmtoll CR2          LBDIE         LL_USART_IsEnabledIT_LBD
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_LBD(const USART_TypeDef *USARTx)
+{
+  return (READ_BIT(USARTx->CR2, USART_CR2_LBDIE) == (USART_CR2_LBDIE));
+}
+
+/**
+  * @brief  Check if the USART Error Interrupt is enabled or disabled.
+  * @rmtoll CR3          EIE           LL_USART_IsEnabledIT_ERROR
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_ERROR(const USART_TypeDef *USARTx)
+{
+  return (READ_BIT(USARTx->CR3, USART_CR3_EIE) == (USART_CR3_EIE));
+}
+
+/**
+  * @brief  Check if the USART CTS Interrupt is enabled or disabled.
+  * @note   Macro IS_UART_HWFLOW_INSTANCE(USARTx) can be used to check whether or not
+  *         Hardware Flow control feature is supported by the USARTx instance.
+  * @rmtoll CR3          CTSIE         LL_USART_IsEnabledIT_CTS
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_CTS(const USART_TypeDef *USARTx)
+{
+  return (READ_BIT(USARTx->CR3, USART_CR3_CTSIE) == (USART_CR3_CTSIE));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EF_DMA_Management DMA_Management
+  * @{
+  */
+
+/**
+  * @brief  Enable DMA Mode for reception
+  * @rmtoll CR3          DMAR          LL_USART_EnableDMAReq_RX
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)
+{
+  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAR);
+}
+
+/**
+  * @brief  Disable DMA Mode for reception
+  * @rmtoll CR3          DMAR          LL_USART_DisableDMAReq_RX
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableDMAReq_RX(USART_TypeDef *USARTx)
+{
+  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_DMAR);
+}
+
+/**
+  * @brief  Check if DMA Mode is enabled for reception
+  * @rmtoll CR3          DMAR          LL_USART_IsEnabledDMAReq_RX
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledDMAReq_RX(const USART_TypeDef *USARTx)
+{
+  return (READ_BIT(USARTx->CR3, USART_CR3_DMAR) == (USART_CR3_DMAR));
+}
+
+/**
+  * @brief  Enable DMA Mode for transmission
+  * @rmtoll CR3          DMAT          LL_USART_EnableDMAReq_TX
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
+{
+  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
+}
+
+/**
+  * @brief  Disable DMA Mode for transmission
+  * @rmtoll CR3          DMAT          LL_USART_DisableDMAReq_TX
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_DisableDMAReq_TX(USART_TypeDef *USARTx)
+{
+  ATOMIC_CLEAR_BIT(USARTx->CR3, USART_CR3_DMAT);
+}
+
+/**
+  * @brief  Check if DMA Mode is enabled for transmission
+  * @rmtoll CR3          DMAT          LL_USART_IsEnabledDMAReq_TX
+  * @param  USARTx USART Instance
+  * @retval State of bit (1 or 0).
+  */
+__STATIC_INLINE uint32_t LL_USART_IsEnabledDMAReq_TX(const USART_TypeDef *USARTx)
+{
+  return (READ_BIT(USARTx->CR3, USART_CR3_DMAT) == (USART_CR3_DMAT));
+}
+
+/**
+  * @brief  Get the data register address used for DMA transfer
+  * @rmtoll DR           DR            LL_USART_DMA_GetRegAddr
+  * @note   Address of Data Register is valid for both Transmit and Receive transfers.
+  * @param  USARTx USART Instance
+  * @retval Address of data register
+  */
+__STATIC_INLINE uint32_t LL_USART_DMA_GetRegAddr(const USART_TypeDef *USARTx)
+{
+  /* return address of DR register */
+  return ((uint32_t) &(USARTx->DR));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EF_Data_Management Data_Management
+  * @{
+  */
+
+/**
+  * @brief  Read Receiver Data register (Receive Data value, 8 bits)
+  * @rmtoll DR           DR            LL_USART_ReceiveData8
+  * @param  USARTx USART Instance
+  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
+  */
+__STATIC_INLINE uint8_t LL_USART_ReceiveData8(const USART_TypeDef *USARTx)
+{
+  return (uint8_t)(READ_BIT(USARTx->DR, USART_DR_DR));
+}
+
+/**
+  * @brief  Read Receiver Data register (Receive Data value, 9 bits)
+  * @rmtoll DR           DR            LL_USART_ReceiveData9
+  * @param  USARTx USART Instance
+  * @retval Value between Min_Data=0x00 and Max_Data=0x1FF
+  */
+__STATIC_INLINE uint16_t LL_USART_ReceiveData9(const USART_TypeDef *USARTx)
+{
+  return (uint16_t)(READ_BIT(USARTx->DR, USART_DR_DR));
+}
+
+/**
+  * @brief  Write in Transmitter Data Register (Transmit Data value, 8 bits)
+  * @rmtoll DR           DR            LL_USART_TransmitData8
+  * @param  USARTx USART Instance
+  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
+{
+  USARTx->DR = Value;
+}
+
+/**
+  * @brief  Write in Transmitter Data Register (Transmit Data value, 9 bits)
+  * @rmtoll DR           DR            LL_USART_TransmitData9
+  * @param  USARTx USART Instance
+  * @param  Value between Min_Data=0x00 and Max_Data=0x1FF
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_TransmitData9(USART_TypeDef *USARTx, uint16_t Value)
+{
+  USARTx->DR = Value & 0x1FFU;
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup USART_LL_EF_Execution Execution
+  * @{
+  */
+
+/**
+  * @brief  Request Break sending
+  * @rmtoll CR1          SBK           LL_USART_RequestBreakSending
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_RequestBreakSending(USART_TypeDef *USARTx)
+{
+  SET_BIT(USARTx->CR1, USART_CR1_SBK);
+}
+
+/**
+  * @brief  Put USART in Mute mode
+  * @rmtoll CR1          RWU           LL_USART_RequestEnterMuteMode
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_RequestEnterMuteMode(USART_TypeDef *USARTx)
+{
+  SET_BIT(USARTx->CR1, USART_CR1_RWU);
+}
+
+/**
+  * @brief  Put USART in Active mode
+  * @rmtoll CR1          RWU           LL_USART_RequestExitMuteMode
+  * @param  USARTx USART Instance
+  * @retval None
+  */
+__STATIC_INLINE void LL_USART_RequestExitMuteMode(USART_TypeDef *USARTx)
+{
+  CLEAR_BIT(USARTx->CR1, USART_CR1_RWU);
+}
+
+/**
+  * @}
+  */
+
+#if defined(USE_FULL_LL_DRIVER)
+/** @defgroup USART_LL_EF_Init Initialization and de-initialization functions
+  * @{
+  */
+ErrorStatus LL_USART_DeInit(const USART_TypeDef *USARTx);
+ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct);
+void        LL_USART_StructInit(LL_USART_InitTypeDef *USART_InitStruct);
+ErrorStatus LL_USART_ClockInit(USART_TypeDef *USARTx, const LL_USART_ClockInitTypeDef *USART_ClockInitStruct);
+void        LL_USART_ClockStructInit(LL_USART_ClockInitTypeDef *USART_ClockInitStruct);
+/**
+  * @}
+  */
+#endif /* USE_FULL_LL_DRIVER */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* USART1 || USART2 || USART3 || USART6 || UART4 || UART5 || UART7 || UART8 || UART9 || UART10 */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __STM32F4xx_LL_USART_H */
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_utils.h b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_utils.h
new file mode 100644
index 0000000..accdac7
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_utils.h
@@ -0,0 +1,307 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_ll_utils.h
+  * @author  MCD Application Team
+  * @brief   Header file of UTILS LL module.
+  @verbatim
+  ==============================================================================
+                     ##### How to use this driver #####
+  ==============================================================================
+    [..]
+    The LL UTILS driver contains a set of generic APIs that can be
+    used by user:
+      (+) Device electronic signature
+      (+) Timing functions
+      (+) PLL configuration functions
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+
+/* Define to prevent recursive inclusion -------------------------------------*/
+#ifndef __STM32F4xx_LL_UTILS_H
+#define __STM32F4xx_LL_UTILS_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx.h"
+
+/** @addtogroup STM32F4xx_LL_Driver
+  * @{
+  */
+
+/** @defgroup UTILS_LL UTILS
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+
+/* Private constants ---------------------------------------------------------*/
+/** @defgroup UTILS_LL_Private_Constants UTILS Private Constants
+  * @{
+  */
+
+/* Max delay can be used in LL_mDelay */
+#define LL_MAX_DELAY                  0xFFFFFFFFU
+
+/**
+ * @brief Unique device ID register base address
+ */
+#define UID_BASE_ADDRESS              UID_BASE
+
+/**
+ * @brief Flash size data register base address
+ */
+#define FLASHSIZE_BASE_ADDRESS        FLASHSIZE_BASE
+
+/**
+ * @brief Package data register base address
+ */
+#define PACKAGE_BASE_ADDRESS          PACKAGE_BASE
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/** @defgroup UTILS_LL_Private_Macros UTILS Private Macros
+  * @{
+  */
+/**
+  * @}
+  */
+/* Exported types ------------------------------------------------------------*/
+/** @defgroup UTILS_LL_ES_INIT UTILS Exported structures
+  * @{
+  */
+/**
+  * @brief  UTILS PLL structure definition
+  */
+typedef struct
+{
+  uint32_t PLLM;   /*!< Division factor for PLL VCO input clock.
+                        This parameter can be a value of @ref RCC_LL_EC_PLLM_DIV
+
+                        This feature can be modified afterwards using unitary function
+                        @ref LL_RCC_PLL_ConfigDomain_SYS(). */
+
+  uint32_t PLLN;   /*!< Multiplication factor for PLL VCO output clock.
+                        This parameter must be a number between Min_Data = @ref RCC_PLLN_MIN_VALUE
+                        and Max_Data = @ref RCC_PLLN_MIN_VALUE
+
+                        This feature can be modified afterwards using unitary function
+                        @ref LL_RCC_PLL_ConfigDomain_SYS(). */
+
+  uint32_t PLLP;   /*!< Division for the main system clock.
+                        This parameter can be a value of @ref RCC_LL_EC_PLLP_DIV
+
+                        This feature can be modified afterwards using unitary function
+                        @ref LL_RCC_PLL_ConfigDomain_SYS(). */
+} LL_UTILS_PLLInitTypeDef;
+
+/**
+  * @brief  UTILS System, AHB and APB buses clock configuration structure definition
+  */
+typedef struct
+{
+  uint32_t AHBCLKDivider;         /*!< The AHB clock (HCLK) divider. This clock is derived from the system clock (SYSCLK).
+                                       This parameter can be a value of @ref RCC_LL_EC_SYSCLK_DIV
+
+                                       This feature can be modified afterwards using unitary function
+                                       @ref LL_RCC_SetAHBPrescaler(). */
+
+  uint32_t APB1CLKDivider;        /*!< The APB1 clock (PCLK1) divider. This clock is derived from the AHB clock (HCLK).
+                                       This parameter can be a value of @ref RCC_LL_EC_APB1_DIV
+
+                                       This feature can be modified afterwards using unitary function
+                                       @ref LL_RCC_SetAPB1Prescaler(). */
+
+  uint32_t APB2CLKDivider;        /*!< The APB2 clock (PCLK2) divider. This clock is derived from the AHB clock (HCLK).
+                                       This parameter can be a value of @ref RCC_LL_EC_APB2_DIV
+
+                                       This feature can be modified afterwards using unitary function
+                                       @ref LL_RCC_SetAPB2Prescaler(). */
+
+} LL_UTILS_ClkInitTypeDef;
+
+/**
+  * @}
+  */
+
+/* Exported constants --------------------------------------------------------*/
+/** @defgroup UTILS_LL_Exported_Constants UTILS Exported Constants
+  * @{
+  */
+
+/** @defgroup UTILS_EC_HSE_BYPASS HSE Bypass activation
+  * @{
+  */
+#define LL_UTILS_HSEBYPASS_OFF        0x00000000U       /*!< HSE Bypass is not enabled                */
+#define LL_UTILS_HSEBYPASS_ON         0x00000001U       /*!< HSE Bypass is enabled                    */
+/**
+  * @}
+  */
+
+/** @defgroup UTILS_EC_PACKAGETYPE PACKAGE TYPE
+  * @{
+  */
+#define LL_UTILS_PACKAGETYPE_WLCSP36_UFQFPN48_LQFP64                        0x00000000U /*!< WLCSP36 or UFQFPN48 or LQFP64 package type                         */
+#define LL_UTILS_PACKAGETYPE_WLCSP168_FBGA169_LQFP100_LQFP64_UFQFPN48       0x00000100U /*!< WLCSP168 or FBGA169 or LQFP100 or LQFP64 or UFQFPN48 package type  */
+#define LL_UTILS_PACKAGETYPE_WLCSP64_WLCSP81_LQFP176_UFBGA176               0x00000200U /*!< WLCSP64 or WLCSP81 or LQFP176 or UFBGA176 package type             */
+#define LL_UTILS_PACKAGETYPE_LQFP144_UFBGA144_UFBGA144_UFBGA100             0x00000300U /*!< LQFP144 or UFBGA144 or UFBGA144 or UFBGA100 package type           */
+#define LL_UTILS_PACKAGETYPE_LQFP100_LQFP208_TFBGA216                       0x00000400U /*!< LQFP100 or LQFP208 or TFBGA216 package type                        */
+#define LL_UTILS_PACKAGETYPE_LQFP208_TFBGA216                               0x00000500U /*!< LQFP208 or TFBGA216 package type                                   */
+#define LL_UTILS_PACKAGETYPE_TQFP64_UFBGA144_LQFP144                        0x00000700U /*!< TQFP64 or UFBGA144 or LQFP144 package type                         */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Exported macro ------------------------------------------------------------*/
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup UTILS_LL_Exported_Functions UTILS Exported Functions
+  * @{
+  */
+
+/** @defgroup UTILS_EF_DEVICE_ELECTRONIC_SIGNATURE DEVICE ELECTRONIC SIGNATURE
+  * @{
+  */
+
+/**
+  * @brief  Get Word0 of the unique device identifier (UID based on 96 bits)
+  * @retval UID[31:0]
+  */
+__STATIC_INLINE uint32_t LL_GetUID_Word0(void)
+{
+  return (uint32_t)(READ_REG(*((uint32_t *)UID_BASE_ADDRESS)));
+}
+
+/**
+  * @brief  Get Word1 of the unique device identifier (UID based on 96 bits)
+  * @retval UID[63:32]
+  */
+__STATIC_INLINE uint32_t LL_GetUID_Word1(void)
+{
+  return (uint32_t)(READ_REG(*((uint32_t *)(UID_BASE_ADDRESS + 4U))));
+}
+
+/**
+  * @brief  Get Word2 of the unique device identifier (UID based on 96 bits)
+  * @retval UID[95:64]
+  */
+__STATIC_INLINE uint32_t LL_GetUID_Word2(void)
+{
+  return (uint32_t)(READ_REG(*((uint32_t *)(UID_BASE_ADDRESS + 8U))));
+}
+
+/**
+  * @brief  Get Flash memory size
+  * @note   This bitfield indicates the size of the device Flash memory expressed in
+  *         Kbytes. As an example, 0x040 corresponds to 64 Kbytes.
+  * @retval FLASH_SIZE[15:0]: Flash memory size
+  */
+__STATIC_INLINE uint32_t LL_GetFlashSize(void)
+{
+  return (uint32_t)(READ_REG(*((uint32_t *)FLASHSIZE_BASE_ADDRESS)) & 0xFFFF);
+}
+
+/**
+  * @brief  Get Package type
+  * @retval Returned value can be one of the following values:
+  *         @arg @ref LL_UTILS_PACKAGETYPE_WLCSP36_UFQFPN48_LQFP64 (*)
+  *         @arg @ref LL_UTILS_PACKAGETYPE_WLCSP168_FBGA169_LQFP100_LQFP64_UFQFPN48 (*)
+  *         @arg @ref LL_UTILS_PACKAGETYPE_WLCSP64_WLCSP81_LQFP176_UFBGA176 (*)
+  *         @arg @ref LL_UTILS_PACKAGETYPE_LQFP144_UFBGA144_UFBGA144_UFBGA100 (*)
+  *         @arg @ref LL_UTILS_PACKAGETYPE_LQFP100_LQFP208_TFBGA216 (*)
+  *         @arg @ref LL_UTILS_PACKAGETYPE_LQFP208_TFBGA216 (*)
+  *         @arg @ref LL_UTILS_PACKAGETYPE_TQFP64_UFBGA144_LQFP144 (*)
+  * 
+  *         (*) value not defined in all devices.
+  */
+__STATIC_INLINE uint32_t LL_GetPackageType(void)
+{
+  return (uint32_t)(READ_REG(*((uint32_t *)PACKAGE_BASE_ADDRESS)) & 0x0700U);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup UTILS_LL_EF_DELAY DELAY
+  * @{
+  */
+
+/**
+  * @brief  This function configures the Cortex-M SysTick source of the time base.
+  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
+  * @note   When a RTOS is used, it is recommended to avoid changing the SysTick
+  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
+  * @param  Ticks Frequency of Ticks (Hz)
+  * @retval None
+  */
+__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
+{
+  /* Configure the SysTick to have interrupt in 1ms time base */
+  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
+  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
+  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
+                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
+}
+
+void        LL_Init1msTick(uint32_t HCLKFrequency);
+void        LL_mDelay(uint32_t Delay);
+
+/**
+  * @}
+  */
+
+/** @defgroup UTILS_EF_SYSTEM SYSTEM
+  * @{
+  */
+
+void        LL_SetSystemCoreClock(uint32_t HCLKFrequency);
+ErrorStatus LL_SetFlashLatency(uint32_t HCLK_Frequency);
+ErrorStatus LL_PLL_ConfigSystemClock_HSI(LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct,
+                                         LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct);
+ErrorStatus LL_PLL_ConfigSystemClock_HSE(uint32_t HSEFrequency, uint32_t HSEBypass,
+                                         LL_UTILS_PLLInitTypeDef *UTILS_PLLInitStruct, LL_UTILS_ClkInitTypeDef *UTILS_ClkInitStruct);
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* __STM32F4xx_LL_UTILS_H */
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/LICENSE.txt b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/LICENSE.txt
new file mode 100644
index 0000000..3edc4d1
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/LICENSE.txt
@@ -0,0 +1,6 @@
+This software component is provided to you as part of a software package and
+applicable license terms are in the  Package_license file. If you received this
+software component outside of a package or without applicable license terms,
+the terms of the BSD-3-Clause license shall apply. 
+You may obtain a copy of the BSD-3-Clause at:
+https://opensource.org/licenses/BSD-3-Clause
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal.c b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal.c
new file mode 100644
index 0000000..d186ce5
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal.c
@@ -0,0 +1,616 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_hal.c
+  * @author  MCD Application Team
+  * @brief   HAL module driver.
+  *          This is the common part of the HAL initialization
+  *
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  @verbatim
+  ==============================================================================
+                     ##### How to use this driver #####
+  ==============================================================================
+    [..]
+    The common HAL driver contains a set of generic and common APIs that can be
+    used by the PPP peripheral drivers and the user to start using the HAL. 
+    [..]
+    The HAL contains two APIs' categories: 
+         (+) Common HAL APIs
+         (+) Services HAL APIs
+
+  @endverbatim
+  ******************************************************************************
+  */ 
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx_hal.h"
+
+/** @addtogroup STM32F4xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup HAL HAL
+  * @brief HAL module driver.
+  * @{
+  */
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/** @addtogroup HAL_Private_Constants
+  * @{
+  */
+/**
+  * @brief STM32F4xx HAL Driver version number V1.8.4
+  */
+#define __STM32F4xx_HAL_VERSION_MAIN   (0x01U) /*!< [31:24] main version */
+#define __STM32F4xx_HAL_VERSION_SUB1   (0x08U) /*!< [23:16] sub1 version */
+#define __STM32F4xx_HAL_VERSION_SUB2   (0x04U) /*!< [15:8]  sub2 version */
+#define __STM32F4xx_HAL_VERSION_RC     (0x00U) /*!< [7:0]  release candidate */ 
+#define __STM32F4xx_HAL_VERSION         ((__STM32F4xx_HAL_VERSION_MAIN << 24U)\
+                                        |(__STM32F4xx_HAL_VERSION_SUB1 << 16U)\
+                                        |(__STM32F4xx_HAL_VERSION_SUB2 << 8U )\
+                                        |(__STM32F4xx_HAL_VERSION_RC))
+                                        
+#define IDCODE_DEVID_MASK    0x00000FFFU
+
+/* ------------ RCC registers bit address in the alias region ----------- */
+#define SYSCFG_OFFSET             (SYSCFG_BASE - PERIPH_BASE)
+/* ---  MEMRMP Register ---*/ 
+/* Alias word address of UFB_MODE bit */ 
+#define MEMRMP_OFFSET             SYSCFG_OFFSET 
+#define UFB_MODE_BIT_NUMBER       SYSCFG_MEMRMP_UFB_MODE_Pos
+#define UFB_MODE_BB               (uint32_t)(PERIPH_BB_BASE + (MEMRMP_OFFSET * 32U) + (UFB_MODE_BIT_NUMBER * 4U)) 
+
+/* ---  CMPCR Register ---*/ 
+/* Alias word address of CMP_PD bit */ 
+#define CMPCR_OFFSET              (SYSCFG_OFFSET + 0x20U) 
+#define CMP_PD_BIT_NUMBER         SYSCFG_CMPCR_CMP_PD_Pos
+#define CMPCR_CMP_PD_BB           (uint32_t)(PERIPH_BB_BASE + (CMPCR_OFFSET * 32U) + (CMP_PD_BIT_NUMBER * 4U))
+
+/* ---  MCHDLYCR Register ---*/ 
+/* Alias word address of BSCKSEL bit */ 
+#define MCHDLYCR_OFFSET            (SYSCFG_OFFSET + 0x30U) 
+#define BSCKSEL_BIT_NUMBER         SYSCFG_MCHDLYCR_BSCKSEL_Pos
+#define MCHDLYCR_BSCKSEL_BB        (uint32_t)(PERIPH_BB_BASE + (MCHDLYCR_OFFSET * 32U) + (BSCKSEL_BIT_NUMBER * 4U))
+/**
+  * @}
+  */
+
+/* Private macro -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/** @addtogroup HAL_Private_Variables
+  * @{
+  */
+__IO uint32_t uwTick;
+uint32_t uwTickPrio   = (1UL << __NVIC_PRIO_BITS); /* Invalid PRIO */
+HAL_TickFreqTypeDef uwTickFreq = HAL_TICK_FREQ_DEFAULT;  /* 1KHz */
+/**
+  * @}
+  */
+/* Private function prototypes -----------------------------------------------*/
+/* Private functions ---------------------------------------------------------*/
+
+/** @defgroup HAL_Exported_Functions HAL Exported Functions
+  * @{
+  */
+
+/** @defgroup HAL_Exported_Functions_Group1 Initialization and de-initialization Functions 
+ *  @brief    Initialization and de-initialization functions
+ *
+@verbatim    
+ ===============================================================================
+              ##### Initialization and Configuration functions #####
+ ===============================================================================
+    [..]  This section provides functions allowing to:
+      (+) Initializes the Flash interface the NVIC allocation and initial clock 
+          configuration. It initializes the systick also when timeout is needed 
+          and the backup domain when enabled.
+      (+) De-Initializes common part of the HAL.
+      (+) Configure the time base source to have 1ms time base with a dedicated 
+          Tick interrupt priority. 
+        (++) SysTick timer is used by default as source of time base, but user
+             can eventually implement his proper time base source (a general purpose 
+             timer for example or other time source), keeping in mind that Time base 
+             duration should be kept 1ms since PPP_TIMEOUT_VALUEs are defined and 
+             handled in milliseconds basis.
+        (++) Time base configuration function (HAL_InitTick ()) is called automatically 
+             at the beginning of the program after reset by HAL_Init() or at any time 
+             when clock is configured, by HAL_RCC_ClockConfig(). 
+        (++) Source of time base is configured  to generate interrupts at regular 
+             time intervals. Care must be taken if HAL_Delay() is called from a 
+             peripheral ISR process, the Tick interrupt line must have higher priority 
+            (numerically lower) than the peripheral interrupt. Otherwise the caller 
+            ISR process will be blocked. 
+       (++) functions affecting time base configurations are declared as __weak  
+             to make  override possible  in case of other  implementations in user file.
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  This function is used to initialize the HAL Library; it must be the first 
+  *         instruction to be executed in the main program (before to call any other
+  *         HAL function), it performs the following:
+  *           Configure the Flash prefetch, instruction and Data caches.
+  *           Configures the SysTick to generate an interrupt each 1 millisecond,
+  *           which is clocked by the HSI (at this stage, the clock is not yet
+  *           configured and thus the system is running from the internal HSI at 16 MHz).
+  *           Set NVIC Group Priority to 4.
+  *           Calls the HAL_MspInit() callback function defined in user file 
+  *           "stm32f4xx_hal_msp.c" to do the global low level hardware initialization 
+  *            
+  * @note   SysTick is used as time base for the HAL_Delay() function, the application
+  *         need to ensure that the SysTick time base is always set to 1 millisecond
+  *         to have correct HAL operation.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_Init(void)
+{
+  /* Configure Flash prefetch, Instruction cache, Data cache */ 
+#if (INSTRUCTION_CACHE_ENABLE != 0U)
+  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
+#endif /* INSTRUCTION_CACHE_ENABLE */
+
+#if (DATA_CACHE_ENABLE != 0U)
+  __HAL_FLASH_DATA_CACHE_ENABLE();
+#endif /* DATA_CACHE_ENABLE */
+
+#if (PREFETCH_ENABLE != 0U)
+  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
+#endif /* PREFETCH_ENABLE */
+
+  /* Set Interrupt Group Priority */
+  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
+
+  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
+  HAL_InitTick(TICK_INT_PRIORITY);
+
+  /* Init the low level hardware */
+  HAL_MspInit();
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  This function de-Initializes common part of the HAL and stops the systick.
+  *         This function is optional.   
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_DeInit(void)
+{
+  /* Reset of all peripherals */
+  __HAL_RCC_APB1_FORCE_RESET();
+  __HAL_RCC_APB1_RELEASE_RESET();
+
+  __HAL_RCC_APB2_FORCE_RESET();
+  __HAL_RCC_APB2_RELEASE_RESET();
+
+  __HAL_RCC_AHB1_FORCE_RESET();
+  __HAL_RCC_AHB1_RELEASE_RESET();
+
+  __HAL_RCC_AHB2_FORCE_RESET();
+  __HAL_RCC_AHB2_RELEASE_RESET();
+
+  __HAL_RCC_AHB3_FORCE_RESET();
+  __HAL_RCC_AHB3_RELEASE_RESET();
+
+  /* De-Init the low level hardware */
+  HAL_MspDeInit();
+    
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Initialize the MSP.
+  * @retval None
+  */
+__weak void HAL_MspInit(void)
+{
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_MspInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  DeInitializes the MSP.
+  * @retval None
+  */
+__weak void HAL_MspDeInit(void)
+{
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_MspDeInit could be implemented in the user file
+   */ 
+}
+
+/**
+  * @brief This function configures the source of the time base.
+  *        The time source is configured  to have 1ms time base with a dedicated 
+  *        Tick interrupt priority.
+  * @note This function is called  automatically at the beginning of program after
+  *       reset by HAL_Init() or at any time when clock is reconfigured  by HAL_RCC_ClockConfig().
+  * @note In the default implementation, SysTick timer is the source of time base. 
+  *       It is used to generate interrupts at regular time intervals. 
+  *       Care must be taken if HAL_Delay() is called from a peripheral ISR process, 
+  *       The SysTick interrupt must have higher priority (numerically lower)
+  *       than the peripheral interrupt. Otherwise the caller ISR process will be blocked.
+  *       The function is declared as __weak  to be overwritten  in case of other
+  *       implementation  in user file.
+  * @param TickPriority Tick interrupt priority.
+  * @retval HAL status
+  */
+__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
+{
+  /* Configure the SysTick to have interrupt in 1ms time basis*/
+  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Configure the SysTick IRQ priority */
+  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
+  {
+    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
+    uwTickPrio = TickPriority;
+  }
+  else
+  {
+    return HAL_ERROR;
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup HAL_Exported_Functions_Group2 HAL Control functions 
+ *  @brief    HAL Control functions
+ *
+@verbatim
+ ===============================================================================
+                      ##### HAL Control functions #####
+ ===============================================================================
+    [..]  This section provides functions allowing to:
+      (+) Provide a tick value in millisecond
+      (+) Provide a blocking delay in millisecond
+      (+) Suspend the time base source interrupt
+      (+) Resume the time base source interrupt
+      (+) Get the HAL API driver version
+      (+) Get the device identifier
+      (+) Get the device revision identifier
+      (+) Enable/Disable Debug module during SLEEP mode
+      (+) Enable/Disable Debug module during STOP mode
+      (+) Enable/Disable Debug module during STANDBY mode
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief This function is called to increment  a global variable "uwTick"
+  *        used as application time base.
+  * @note In the default implementation, this variable is incremented each 1ms
+  *       in SysTick ISR.
+ * @note This function is declared as __weak to be overwritten in case of other 
+  *      implementations in user file.
+  * @retval None
+  */
+__weak void HAL_IncTick(void)
+{
+  uwTick += uwTickFreq;
+}
+
+/**
+  * @brief Provides a tick value in millisecond.
+  * @note This function is declared as __weak to be overwritten in case of other 
+  *       implementations in user file.
+  * @retval tick value
+  */
+__weak uint32_t HAL_GetTick(void)
+{
+  return uwTick;
+}
+
+/**
+  * @brief This function returns a tick priority.
+  * @retval tick priority
+  */
+uint32_t HAL_GetTickPrio(void)
+{
+  return uwTickPrio;
+}
+
+/**
+  * @brief Set new tick Freq.
+  * @retval Status
+  */
+HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef Freq)
+{
+  HAL_StatusTypeDef status  = HAL_OK;
+  HAL_TickFreqTypeDef prevTickFreq;
+
+  assert_param(IS_TICKFREQ(Freq));
+
+  if (uwTickFreq != Freq)
+  {
+    /* Back up uwTickFreq frequency */
+    prevTickFreq = uwTickFreq;
+
+    /* Update uwTickFreq global variable used by HAL_InitTick() */
+    uwTickFreq = Freq;
+
+    /* Apply the new tick Freq  */
+    status = HAL_InitTick(uwTickPrio);
+
+    if (status != HAL_OK)
+    {
+      /* Restore previous tick frequency */
+      uwTickFreq = prevTickFreq;
+    }
+  }
+
+  return status;
+}
+
+/**
+  * @brief Return tick frequency.
+  * @retval Tick frequency.
+  *         Value of @ref HAL_TickFreqTypeDef.
+  */
+HAL_TickFreqTypeDef HAL_GetTickFreq(void)
+{
+  return uwTickFreq;
+}
+
+/**
+  * @brief This function provides minimum delay (in milliseconds) based 
+  *        on variable incremented.
+  * @note In the default implementation , SysTick timer is the source of time base.
+  *       It is used to generate interrupts at regular time intervals where uwTick
+  *       is incremented.
+  * @note This function is declared as __weak to be overwritten in case of other
+  *       implementations in user file.
+  * @param Delay specifies the delay time length, in milliseconds.
+  * @retval None
+  */
+__weak void HAL_Delay(uint32_t Delay)
+{
+  uint32_t tickstart = HAL_GetTick();
+  uint32_t wait = Delay;
+
+  /* Add a freq to guarantee minimum wait */
+  if (wait < HAL_MAX_DELAY)
+  {
+    wait += (uint32_t)(uwTickFreq);
+  }
+
+  while((HAL_GetTick() - tickstart) < wait)
+  {
+  }
+}
+
+/**
+  * @brief Suspend Tick increment.
+  * @note In the default implementation , SysTick timer is the source of time base. It is
+  *       used to generate interrupts at regular time intervals. Once HAL_SuspendTick()
+  *       is called, the SysTick interrupt will be disabled and so Tick increment 
+  *       is suspended.
+  * @note This function is declared as __weak to be overwritten in case of other
+  *       implementations in user file.
+  * @retval None
+  */
+__weak void HAL_SuspendTick(void)
+{
+  /* Disable SysTick Interrupt */
+  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
+}
+
+/**
+  * @brief Resume Tick increment.
+  * @note In the default implementation , SysTick timer is the source of time base. It is
+  *       used to generate interrupts at regular time intervals. Once HAL_ResumeTick()
+  *       is called, the SysTick interrupt will be enabled and so Tick increment 
+  *       is resumed.
+  * @note This function is declared as __weak to be overwritten in case of other
+  *       implementations in user file.
+  * @retval None
+  */
+__weak void HAL_ResumeTick(void)
+{
+  /* Enable SysTick Interrupt */
+  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
+}
+
+/**
+  * @brief  Returns the HAL revision
+  * @retval version : 0xXYZR (8bits for each decimal, R for RC)
+  */
+uint32_t HAL_GetHalVersion(void)
+{
+  return __STM32F4xx_HAL_VERSION;
+}
+
+/**
+  * @brief  Returns the device revision identifier.
+  * @retval Device revision identifier
+  */
+uint32_t HAL_GetREVID(void)
+{
+  return((DBGMCU->IDCODE) >> 16U);
+}
+
+/**
+  * @brief  Returns the device identifier.
+  * @retval Device identifier
+  */
+uint32_t HAL_GetDEVID(void)
+{
+  return((DBGMCU->IDCODE) & IDCODE_DEVID_MASK);
+}
+
+/**
+  * @brief  Enable the Debug Module during SLEEP mode
+  * @retval None
+  */
+void HAL_DBGMCU_EnableDBGSleepMode(void)
+{
+  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
+}
+
+/**
+  * @brief  Disable the Debug Module during SLEEP mode
+  * @retval None
+  */
+void HAL_DBGMCU_DisableDBGSleepMode(void)
+{
+  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
+}
+
+/**
+  * @brief  Enable the Debug Module during STOP mode
+  * @retval None
+  */
+void HAL_DBGMCU_EnableDBGStopMode(void)
+{
+  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
+}
+
+/**
+  * @brief  Disable the Debug Module during STOP mode
+  * @retval None
+  */
+void HAL_DBGMCU_DisableDBGStopMode(void)
+{
+  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
+}
+
+/**
+  * @brief  Enable the Debug Module during STANDBY mode
+  * @retval None
+  */
+void HAL_DBGMCU_EnableDBGStandbyMode(void)
+{
+  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
+}
+
+/**
+  * @brief  Disable the Debug Module during STANDBY mode
+  * @retval None
+  */
+void HAL_DBGMCU_DisableDBGStandbyMode(void)
+{
+  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
+}
+
+/**
+  * @brief  Enables the I/O Compensation Cell.
+  * @note   The I/O compensation cell can be used only when the device supply
+  *         voltage ranges from 2.4 to 3.6 V.  
+  * @retval None
+  */
+void HAL_EnableCompensationCell(void)
+{
+  *(__IO uint32_t *)CMPCR_CMP_PD_BB = (uint32_t)ENABLE;
+}
+
+/**
+  * @brief  Power-down the I/O Compensation Cell.
+  * @note   The I/O compensation cell can be used only when the device supply
+  *         voltage ranges from 2.4 to 3.6 V.  
+  * @retval None
+  */
+void HAL_DisableCompensationCell(void)
+{
+  *(__IO uint32_t *)CMPCR_CMP_PD_BB = (uint32_t)DISABLE;
+}
+
+/**
+  * @brief  Returns first word of the unique device identifier (UID based on 96 bits)
+  * @retval Device identifier
+  */
+uint32_t HAL_GetUIDw0(void)
+{
+  return (READ_REG(*((uint32_t *)UID_BASE)));
+}
+
+/**
+  * @brief  Returns second word of the unique device identifier (UID based on 96 bits)
+  * @retval Device identifier
+  */
+uint32_t HAL_GetUIDw1(void)
+{
+  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
+}
+
+/**
+  * @brief  Returns third word of the unique device identifier (UID based on 96 bits)
+  * @retval Device identifier
+  */
+uint32_t HAL_GetUIDw2(void)
+{
+  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
+}
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) ||\
+    defined(STM32F469xx) || defined(STM32F479xx)
+/**
+  * @brief  Enables the Internal FLASH Bank Swapping.
+  *   
+  * @note   This function can be used only for STM32F42xxx/43xxx/469xx/479xx devices. 
+  *
+  * @note   Flash Bank2 mapped at 0x08000000 (and aliased @0x00000000) 
+  *         and Flash Bank1 mapped at 0x08100000 (and aliased at 0x00100000)   
+  *
+  * @retval None
+  */
+void HAL_EnableMemorySwappingBank(void)
+{
+  *(__IO uint32_t *)UFB_MODE_BB = (uint32_t)ENABLE;
+}
+
+/**
+  * @brief  Disables the Internal FLASH Bank Swapping.
+  *   
+  * @note   This function can be used only for STM32F42xxx/43xxx/469xx/479xx devices. 
+  *
+  * @note   The default state : Flash Bank1 mapped at 0x08000000 (and aliased @0x00000000) 
+  *         and Flash Bank2 mapped at 0x08100000 (and aliased at 0x00100000) 
+  *           
+  * @retval None
+  */
+void HAL_DisableMemorySwappingBank(void)
+{
+  *(__IO uint32_t *)UFB_MODE_BB = (uint32_t)DISABLE;
+}
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_adc.c b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_adc.c
new file mode 100644
index 0000000..f37d00e
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_adc.c
@@ -0,0 +1,2110 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_hal_adc.c
+  * @author  MCD Application Team
+  * @brief   This file provides firmware functions to manage the following
+  *          functionalities of the Analog to Digital Converter (ADC) peripheral:
+  *           + Initialization and de-initialization functions
+  *           + Peripheral Control functions
+  *           + Peripheral State functions
+  *
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  @verbatim
+  ==============================================================================
+                    ##### ADC Peripheral features #####
+  ==============================================================================
+  [..]
+  (#) 12-bit, 10-bit, 8-bit or 6-bit configurable resolution.
+  (#) Interrupt generation at the end of conversion, end of injected conversion,
+      and in case of analog watchdog or overrun events
+  (#) Single and continuous conversion modes.
+  (#) Scan mode for automatic conversion of channel 0 to channel x.
+  (#) Data alignment with in-built data coherency.
+  (#) Channel-wise programmable sampling time.
+  (#) External trigger option with configurable polarity for both regular and
+      injected conversion.
+  (#) Dual/Triple mode (on devices with 2 ADCs or more).
+  (#) Configurable DMA data storage in Dual/Triple ADC mode.
+  (#) Configurable delay between conversions in Dual/Triple interleaved mode.
+  (#) ADC conversion type (refer to the datasheets).
+  (#) ADC supply requirements: 2.4 V to 3.6 V at full speed and down to 1.8 V at
+      slower speed.
+  (#) ADC input range: VREF(minus) = VIN = VREF(plus).
+  (#) DMA request generation during regular channel conversion.
+
+
+                     ##### How to use this driver #####
+  ==============================================================================
+  [..]
+  (#)Initialize the ADC low level resources by implementing the HAL_ADC_MspInit():
+       (##) Enable the ADC interface clock using __HAL_RCC_ADC_CLK_ENABLE()
+       (##) ADC pins configuration
+             (+++) Enable the clock for the ADC GPIOs using the following function:
+                   __HAL_RCC_GPIOx_CLK_ENABLE()
+             (+++) Configure these ADC pins in analog mode using HAL_GPIO_Init()
+       (##) In case of using interrupts (e.g. HAL_ADC_Start_IT())
+             (+++) Configure the ADC interrupt priority using HAL_NVIC_SetPriority()
+             (+++) Enable the ADC IRQ handler using HAL_NVIC_EnableIRQ()
+             (+++) In ADC IRQ handler, call HAL_ADC_IRQHandler()
+       (##) In case of using DMA to control data transfer (e.g. HAL_ADC_Start_DMA())
+             (+++) Enable the DMAx interface clock using __HAL_RCC_DMAx_CLK_ENABLE()
+             (+++) Configure and enable two DMA streams stream for managing data
+                 transfer from peripheral to memory (output stream)
+             (+++) Associate the initialized DMA handle to the CRYP DMA handle
+                 using  __HAL_LINKDMA()
+             (+++) Configure the priority and enable the NVIC for the transfer complete
+                 interrupt on the two DMA Streams. The output stream should have higher
+                 priority than the input stream.
+
+    *** Configuration of ADC, groups regular/injected, channels parameters ***
+  ==============================================================================
+  [..]
+  (#) Configure the ADC parameters (resolution, data alignment, ...)
+      and regular group parameters (conversion trigger, sequencer, ...)
+      using function HAL_ADC_Init().
+
+  (#) Configure the channels for regular group parameters (channel number,
+      channel rank into sequencer, ..., into regular group)
+      using function HAL_ADC_ConfigChannel().
+
+  (#) Optionally, configure the injected group parameters (conversion trigger,
+      sequencer, ..., of injected group)
+      and the channels for injected group parameters (channel number,
+      channel rank into sequencer, ..., into injected group)
+      using function HAL_ADCEx_InjectedConfigChannel().
+
+  (#) Optionally, configure the analog watchdog parameters (channels
+      monitored, thresholds, ...) using function HAL_ADC_AnalogWDGConfig().
+
+  (#) Optionally, for devices with several ADC instances: configure the
+      multimode parameters using function HAL_ADCEx_MultiModeConfigChannel().
+
+                       *** Execution of ADC conversions ***
+  ==============================================================================
+  [..]
+  (#) ADC driver can be used among three modes: polling, interruption,
+      transfer by DMA.
+
+     *** Polling mode IO operation ***
+     =================================
+     [..]
+       (+) Start the ADC peripheral using HAL_ADC_Start()
+       (+) Wait for end of conversion using HAL_ADC_PollForConversion(), at this stage
+           user can specify the value of timeout according to his end application
+       (+) To read the ADC converted values, use the HAL_ADC_GetValue() function.
+       (+) Stop the ADC peripheral using HAL_ADC_Stop()
+
+     *** Interrupt mode IO operation ***
+     ===================================
+     [..]
+       (+) Start the ADC peripheral using HAL_ADC_Start_IT()
+       (+) Use HAL_ADC_IRQHandler() called under ADC_IRQHandler() Interrupt subroutine
+       (+) At ADC end of conversion HAL_ADC_ConvCpltCallback() function is executed and user can
+           add his own code by customization of function pointer HAL_ADC_ConvCpltCallback
+       (+) In case of ADC Error, HAL_ADC_ErrorCallback() function is executed and user can
+           add his own code by customization of function pointer HAL_ADC_ErrorCallback
+       (+) Stop the ADC peripheral using HAL_ADC_Stop_IT()
+
+     *** DMA mode IO operation ***
+     ==============================
+     [..]
+       (+) Start the ADC peripheral using HAL_ADC_Start_DMA(), at this stage the user specify the length
+           of data to be transferred at each end of conversion
+       (+) At The end of data transfer by HAL_ADC_ConvCpltCallback() function is executed and user can
+           add his own code by customization of function pointer HAL_ADC_ConvCpltCallback
+       (+) In case of transfer Error, HAL_ADC_ErrorCallback() function is executed and user can
+           add his own code by customization of function pointer HAL_ADC_ErrorCallback
+       (+) Stop the ADC peripheral using HAL_ADC_Stop_DMA()
+
+     *** ADC HAL driver macros list ***
+     =============================================
+     [..]
+       Below the list of most used macros in ADC HAL driver.
+
+      (+) __HAL_ADC_ENABLE : Enable the ADC peripheral
+      (+) __HAL_ADC_DISABLE : Disable the ADC peripheral
+      (+) __HAL_ADC_ENABLE_IT: Enable the ADC end of conversion interrupt
+      (+) __HAL_ADC_DISABLE_IT: Disable the ADC end of conversion interrupt
+      (+) __HAL_ADC_GET_IT_SOURCE: Check if the specified ADC interrupt source is enabled or disabled
+      (+) __HAL_ADC_CLEAR_FLAG: Clear the ADC's pending flags
+      (+) __HAL_ADC_GET_FLAG: Get the selected ADC's flag status
+      (+) ADC_GET_RESOLUTION: Return resolution bits in CR1 register
+
+     [..]
+       (@) You can refer to the ADC HAL driver header file for more useful macros
+
+                      *** Deinitialization of ADC ***
+  ==============================================================================
+  [..]
+  (#) Disable the ADC interface
+     (++) ADC clock can be hard reset and disabled at RCC top level.
+     (++) Hard reset of ADC peripherals
+          using macro __HAL_RCC_ADC_FORCE_RESET(), __HAL_RCC_ADC_RELEASE_RESET().
+     (++) ADC clock disable using the equivalent macro/functions as configuration step.
+               (+++) Example:
+                   Into HAL_ADC_MspDeInit() (recommended code location) or with
+                   other device clock parameters configuration:
+               (+++) HAL_RCC_GetOscConfig(&RCC_OscInitStructure);
+               (+++) RCC_OscInitStructure.OscillatorType = RCC_OSCILLATORTYPE_HSI;
+               (+++) RCC_OscInitStructure.HSIState = RCC_HSI_OFF; (if not used for system clock)
+               (+++) HAL_RCC_OscConfig(&RCC_OscInitStructure);
+
+  (#) ADC pins configuration
+     (++) Disable the clock for the ADC GPIOs using macro __HAL_RCC_GPIOx_CLK_DISABLE()
+
+  (#) Optionally, in case of usage of ADC with interruptions:
+     (++) Disable the NVIC for ADC using function HAL_NVIC_DisableIRQ(ADCx_IRQn)
+
+  (#) Optionally, in case of usage of DMA:
+        (++) Deinitialize the DMA using function HAL_DMA_DeInit().
+        (++) Disable the NVIC for DMA using function HAL_NVIC_DisableIRQ(DMAx_Channelx_IRQn)
+                      *** Callback registration ***
+  ==============================================================================
+    [..]
+
+     The compilation flag USE_HAL_ADC_REGISTER_CALLBACKS, when set to 1,
+     allows the user to configure dynamically the driver callbacks.
+     Use Functions HAL_ADC_RegisterCallback()
+     to register an interrupt callback.
+    [..]
+
+     Function HAL_ADC_RegisterCallback() allows to register following callbacks:
+       (+) ConvCpltCallback               : ADC conversion complete callback
+       (+) ConvHalfCpltCallback           : ADC conversion DMA half-transfer callback
+       (+) LevelOutOfWindowCallback       : ADC analog watchdog 1 callback
+       (+) ErrorCallback                  : ADC error callback
+       (+) InjectedConvCpltCallback       : ADC group injected conversion complete callback
+       (+) InjectedQueueOverflowCallback  : ADC group injected context queue overflow callback
+       (+) LevelOutOfWindow2Callback      : ADC analog watchdog 2 callback
+       (+) LevelOutOfWindow3Callback      : ADC analog watchdog 3 callback
+       (+) EndOfSamplingCallback          : ADC end of sampling callback
+       (+) MspInitCallback                : ADC Msp Init callback
+       (+) MspDeInitCallback              : ADC Msp DeInit callback
+     This function takes as parameters the HAL peripheral handle, the Callback ID
+     and a pointer to the user callback function.
+    [..]
+
+     Use function HAL_ADC_UnRegisterCallback to reset a callback to the default
+     weak function.
+    [..]
+
+     HAL_ADC_UnRegisterCallback takes as parameters the HAL peripheral handle,
+     and the Callback ID.
+     This function allows to reset following callbacks:
+       (+) ConvCpltCallback               : ADC conversion complete callback
+       (+) ConvHalfCpltCallback           : ADC conversion DMA half-transfer callback
+       (+) LevelOutOfWindowCallback       : ADC analog watchdog 1 callback
+       (+) ErrorCallback                  : ADC error callback
+       (+) InjectedConvCpltCallback       : ADC group injected conversion complete callback
+       (+) InjectedQueueOverflowCallback  : ADC group injected context queue overflow callback
+       (+) LevelOutOfWindow2Callback      : ADC analog watchdog 2 callback
+       (+) LevelOutOfWindow3Callback      : ADC analog watchdog 3 callback
+       (+) EndOfSamplingCallback          : ADC end of sampling callback
+       (+) MspInitCallback                : ADC Msp Init callback
+       (+) MspDeInitCallback              : ADC Msp DeInit callback
+     [..]
+
+     By default, after the HAL_ADC_Init() and when the state is HAL_ADC_STATE_RESET
+     all callbacks are set to the corresponding weak functions:
+     examples HAL_ADC_ConvCpltCallback(), HAL_ADC_ErrorCallback().
+     Exception done for MspInit and MspDeInit functions that are
+     reset to the legacy weak functions in the HAL_ADC_Init()/ HAL_ADC_DeInit() only when
+     these callbacks are null (not registered beforehand).
+    [..]
+
+     If MspInit or MspDeInit are not null, the HAL_ADC_Init()/ HAL_ADC_DeInit()
+     keep and use the user MspInit/MspDeInit callbacks (registered beforehand) whatever the state.
+     [..]
+
+     Callbacks can be registered/unregistered in HAL_ADC_STATE_READY state only.
+     Exception done MspInit/MspDeInit functions that can be registered/unregistered
+     in HAL_ADC_STATE_READY or HAL_ADC_STATE_RESET state,
+     thus registered (user) MspInit/DeInit callbacks can be used during the Init/DeInit.
+    [..]
+
+     Then, the user first registers the MspInit/MspDeInit user callbacks
+     using HAL_ADC_RegisterCallback() before calling HAL_ADC_DeInit()
+     or HAL_ADC_Init() function.
+     [..]
+
+     When the compilation flag USE_HAL_ADC_REGISTER_CALLBACKS is set to 0 or
+     not defined, the callback registration feature is not available and all callbacks
+     are set to the corresponding weak functions.
+
+    @endverbatim
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx_hal.h"
+
+/** @addtogroup STM32F4xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup ADC ADC
+  * @brief ADC driver modules
+  * @{
+  */
+
+#ifdef HAL_ADC_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/* Private macro -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/** @addtogroup ADC_Private_Functions
+  * @{
+  */
+/* Private function prototypes -----------------------------------------------*/
+static void ADC_Init(ADC_HandleTypeDef *hadc);
+static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma);
+static void ADC_DMAError(DMA_HandleTypeDef *hdma);
+static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma);
+/**
+  * @}
+  */
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup ADC_Exported_Functions ADC Exported Functions
+  * @{
+  */
+
+/** @defgroup ADC_Exported_Functions_Group1 Initialization and de-initialization functions
+ *  @brief    Initialization and Configuration functions
+ *
+@verbatim
+ ===============================================================================
+              ##### Initialization and de-initialization functions #####
+ ===============================================================================
+    [..]  This section provides functions allowing to:
+      (+) Initialize and configure the ADC.
+      (+) De-initialize the ADC.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Initializes the ADCx peripheral according to the specified parameters
+  *         in the ADC_InitStruct and initializes the ADC MSP.
+  *
+  * @note   This function is used to configure the global features of the ADC (
+  *         ClockPrescaler, Resolution, Data Alignment and number of conversion), however,
+  *         the rest of the configuration parameters are specific to the regular
+  *         channels group (scan mode activation, continuous mode activation,
+  *         External trigger source and edge, DMA continuous request after the
+  *         last transfer and End of conversion selection).
+  *
+  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
+  *         the configuration information for the specified ADC.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
+{
+  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
+
+  /* Check ADC handle */
+  if (hadc == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
+  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
+  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
+  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ScanConvMode));
+  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
+  assert_param(IS_ADC_EXT_TRIG(hadc->Init.ExternalTrigConv));
+  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
+  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
+  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
+  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
+  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
+
+  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
+  {
+    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
+  }
+
+  if (hadc->State == HAL_ADC_STATE_RESET)
+  {
+#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
+    /* Init the ADC Callback settings */
+    hadc->ConvCpltCallback              = HAL_ADC_ConvCpltCallback;                 /* Legacy weak callback */
+    hadc->ConvHalfCpltCallback          = HAL_ADC_ConvHalfCpltCallback;             /* Legacy weak callback */
+    hadc->LevelOutOfWindowCallback      = HAL_ADC_LevelOutOfWindowCallback;         /* Legacy weak callback */
+    hadc->ErrorCallback                 = HAL_ADC_ErrorCallback;                    /* Legacy weak callback */
+    hadc->InjectedConvCpltCallback      = HAL_ADCEx_InjectedConvCpltCallback;       /* Legacy weak callback */
+    if (hadc->MspInitCallback == NULL)
+    {
+      hadc->MspInitCallback = HAL_ADC_MspInit; /* Legacy weak MspInit  */
+    }
+
+    /* Init the low level hardware */
+    hadc->MspInitCallback(hadc);
+#else
+    /* Init the low level hardware */
+    HAL_ADC_MspInit(hadc);
+#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
+
+    /* Initialize ADC error code */
+    ADC_CLEAR_ERRORCODE(hadc);
+
+    /* Allocate lock resource and initialize it */
+    hadc->Lock = HAL_UNLOCKED;
+  }
+
+  /* Configuration of ADC parameters if previous preliminary actions are      */
+  /* correctly completed.                                                     */
+  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
+  {
+    /* Set ADC state */
+    ADC_STATE_CLR_SET(hadc->State,
+                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
+                      HAL_ADC_STATE_BUSY_INTERNAL);
+
+    /* Set ADC parameters */
+    ADC_Init(hadc);
+
+    /* Set ADC error code to none */
+    ADC_CLEAR_ERRORCODE(hadc);
+
+    /* Set the ADC state */
+    ADC_STATE_CLR_SET(hadc->State,
+                      HAL_ADC_STATE_BUSY_INTERNAL,
+                      HAL_ADC_STATE_READY);
+  }
+  else
+  {
+    tmp_hal_status = HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hadc);
+
+  /* Return function status */
+  return tmp_hal_status;
+}
+
+/**
+  * @brief  Deinitializes the ADCx peripheral registers to their default reset values.
+  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
+  *         the configuration information for the specified ADC.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
+{
+  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
+
+  /* Check ADC handle */
+  if (hadc == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
+
+  /* Set ADC state */
+  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
+
+  /* Stop potential conversion on going, on regular and injected groups */
+  /* Disable ADC peripheral */
+  __HAL_ADC_DISABLE(hadc);
+
+  /* Configuration of ADC parameters if previous preliminary actions are      */
+  /* correctly completed.                                                     */
+  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
+  {
+#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
+    if (hadc->MspDeInitCallback == NULL)
+    {
+      hadc->MspDeInitCallback = HAL_ADC_MspDeInit; /* Legacy weak MspDeInit  */
+    }
+
+    /* DeInit the low level hardware: RCC clock, NVIC */
+    hadc->MspDeInitCallback(hadc);
+#else
+    /* DeInit the low level hardware: RCC clock, NVIC */
+    HAL_ADC_MspDeInit(hadc);
+#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
+
+    /* Set ADC error code to none */
+    ADC_CLEAR_ERRORCODE(hadc);
+
+    /* Set ADC state */
+    hadc->State = HAL_ADC_STATE_RESET;
+  }
+
+  /* Process unlocked */
+  __HAL_UNLOCK(hadc);
+
+  /* Return function status */
+  return tmp_hal_status;
+}
+
+#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
+/**
+  * @brief  Register a User ADC Callback
+  *         To be used instead of the weak predefined callback
+  * @param  hadc Pointer to a ADC_HandleTypeDef structure that contains
+  *                the configuration information for the specified ADC.
+  * @param  CallbackID ID of the callback to be registered
+  *         This parameter can be one of the following values:
+  *          @arg @ref HAL_ADC_CONVERSION_COMPLETE_CB_ID      ADC conversion complete callback ID
+  *          @arg @ref HAL_ADC_CONVERSION_HALF_CB_ID          ADC conversion DMA half-transfer callback ID
+  *          @arg @ref HAL_ADC_LEVEL_OUT_OF_WINDOW_1_CB_ID    ADC analog watchdog 1 callback ID
+  *          @arg @ref HAL_ADC_ERROR_CB_ID                    ADC error callback ID
+  *          @arg @ref HAL_ADC_INJ_CONVERSION_COMPLETE_CB_ID  ADC group injected conversion complete callback ID
+  *          @arg @ref HAL_ADC_MSPINIT_CB_ID                  ADC Msp Init callback ID
+  *          @arg @ref HAL_ADC_MSPDEINIT_CB_ID                ADC Msp DeInit callback ID
+  * @param  pCallback pointer to the Callback function
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_ADC_RegisterCallback(ADC_HandleTypeDef *hadc, HAL_ADC_CallbackIDTypeDef CallbackID, pADC_CallbackTypeDef pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    /* Update the error code */
+    hadc->ErrorCode |= HAL_ADC_ERROR_INVALID_CALLBACK;
+
+    return HAL_ERROR;
+  }
+
+  if ((hadc->State & HAL_ADC_STATE_READY) != 0UL)
+  {
+    switch (CallbackID)
+    {
+      case HAL_ADC_CONVERSION_COMPLETE_CB_ID :
+        hadc->ConvCpltCallback = pCallback;
+        break;
+
+      case HAL_ADC_CONVERSION_HALF_CB_ID :
+        hadc->ConvHalfCpltCallback = pCallback;
+        break;
+
+      case HAL_ADC_LEVEL_OUT_OF_WINDOW_1_CB_ID :
+        hadc->LevelOutOfWindowCallback = pCallback;
+        break;
+
+      case HAL_ADC_ERROR_CB_ID :
+        hadc->ErrorCallback = pCallback;
+        break;
+
+      case HAL_ADC_INJ_CONVERSION_COMPLETE_CB_ID :
+        hadc->InjectedConvCpltCallback = pCallback;
+        break;
+
+      case HAL_ADC_MSPINIT_CB_ID :
+        hadc->MspInitCallback = pCallback;
+        break;
+
+      case HAL_ADC_MSPDEINIT_CB_ID :
+        hadc->MspDeInitCallback = pCallback;
+        break;
+
+      default :
+        /* Update the error code */
+        hadc->ErrorCode |= HAL_ADC_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status = HAL_ERROR;
+        break;
+    }
+  }
+  else if (HAL_ADC_STATE_RESET == hadc->State)
+  {
+    switch (CallbackID)
+    {
+      case HAL_ADC_MSPINIT_CB_ID :
+        hadc->MspInitCallback = pCallback;
+        break;
+
+      case HAL_ADC_MSPDEINIT_CB_ID :
+        hadc->MspDeInitCallback = pCallback;
+        break;
+
+      default :
+        /* Update the error code */
+        hadc->ErrorCode |= HAL_ADC_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status = HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Update the error code */
+    hadc->ErrorCode |= HAL_ADC_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Unregister a ADC Callback
+  *         ADC callback is redirected to the weak predefined callback
+  * @param  hadc Pointer to a ADC_HandleTypeDef structure that contains
+  *                the configuration information for the specified ADC.
+  * @param  CallbackID ID of the callback to be unregistered
+  *         This parameter can be one of the following values:
+  *          @arg @ref HAL_ADC_CONVERSION_COMPLETE_CB_ID      ADC conversion complete callback ID
+  *          @arg @ref HAL_ADC_CONVERSION_HALF_CB_ID          ADC conversion DMA half-transfer callback ID
+  *          @arg @ref HAL_ADC_LEVEL_OUT_OF_WINDOW_1_CB_ID    ADC analog watchdog 1 callback ID
+  *          @arg @ref HAL_ADC_ERROR_CB_ID                    ADC error callback ID
+  *          @arg @ref HAL_ADC_INJ_CONVERSION_COMPLETE_CB_ID  ADC group injected conversion complete callback ID
+  *          @arg @ref HAL_ADC_MSPINIT_CB_ID                  ADC Msp Init callback ID
+  *          @arg @ref HAL_ADC_MSPDEINIT_CB_ID                ADC Msp DeInit callback ID
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_ADC_UnRegisterCallback(ADC_HandleTypeDef *hadc, HAL_ADC_CallbackIDTypeDef CallbackID)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if ((hadc->State & HAL_ADC_STATE_READY) != 0UL)
+  {
+    switch (CallbackID)
+    {
+      case HAL_ADC_CONVERSION_COMPLETE_CB_ID :
+        hadc->ConvCpltCallback = HAL_ADC_ConvCpltCallback;
+        break;
+
+      case HAL_ADC_CONVERSION_HALF_CB_ID :
+        hadc->ConvHalfCpltCallback = HAL_ADC_ConvHalfCpltCallback;
+        break;
+
+      case HAL_ADC_LEVEL_OUT_OF_WINDOW_1_CB_ID :
+        hadc->LevelOutOfWindowCallback = HAL_ADC_LevelOutOfWindowCallback;
+        break;
+
+      case HAL_ADC_ERROR_CB_ID :
+        hadc->ErrorCallback = HAL_ADC_ErrorCallback;
+        break;
+
+      case HAL_ADC_INJ_CONVERSION_COMPLETE_CB_ID :
+        hadc->InjectedConvCpltCallback = HAL_ADCEx_InjectedConvCpltCallback;
+        break;
+
+      case HAL_ADC_MSPINIT_CB_ID :
+        hadc->MspInitCallback = HAL_ADC_MspInit; /* Legacy weak MspInit              */
+        break;
+
+      case HAL_ADC_MSPDEINIT_CB_ID :
+        hadc->MspDeInitCallback = HAL_ADC_MspDeInit; /* Legacy weak MspDeInit            */
+        break;
+
+      default :
+        /* Update the error code */
+        hadc->ErrorCode |= HAL_ADC_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else if (HAL_ADC_STATE_RESET == hadc->State)
+  {
+    switch (CallbackID)
+    {
+      case HAL_ADC_MSPINIT_CB_ID :
+        hadc->MspInitCallback = HAL_ADC_MspInit;                   /* Legacy weak MspInit              */
+        break;
+
+      case HAL_ADC_MSPDEINIT_CB_ID :
+        hadc->MspDeInitCallback = HAL_ADC_MspDeInit;               /* Legacy weak MspDeInit            */
+        break;
+
+      default :
+        /* Update the error code */
+        hadc->ErrorCode |= HAL_ADC_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Update the error code */
+    hadc->ErrorCode |= HAL_ADC_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  return status;
+}
+
+#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
+
+/**
+  * @brief  Initializes the ADC MSP.
+  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
+  *         the configuration information for the specified ADC.
+  * @retval None
+  */
+__weak void HAL_ADC_MspInit(ADC_HandleTypeDef *hadc)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hadc);
+  /* NOTE : This function Should not be modified, when the callback is needed,
+            the HAL_ADC_MspInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  DeInitializes the ADC MSP.
+  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
+  *         the configuration information for the specified ADC.
+  * @retval None
+  */
+__weak void HAL_ADC_MspDeInit(ADC_HandleTypeDef *hadc)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hadc);
+  /* NOTE : This function Should not be modified, when the callback is needed,
+            the HAL_ADC_MspDeInit could be implemented in the user file
+   */
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup ADC_Exported_Functions_Group2 IO operation functions
+ *  @brief    IO operation functions
+ *
+@verbatim
+ ===============================================================================
+             ##### IO operation functions #####
+ ===============================================================================
+    [..]  This section provides functions allowing to:
+      (+) Start conversion of regular channel.
+      (+) Stop conversion of regular channel.
+      (+) Start conversion of regular channel and enable interrupt.
+      (+) Stop conversion of regular channel and disable interrupt.
+      (+) Start conversion of regular channel and enable DMA transfer.
+      (+) Stop conversion of regular channel and disable DMA transfer.
+      (+) Handle ADC interrupt request.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Enables ADC and starts conversion of the regular channels.
+  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
+  *         the configuration information for the specified ADC.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
+{
+  __IO uint32_t counter = 0U;
+  ADC_Common_TypeDef *tmpADC_Common;
+
+  /* Check the parameters */
+  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
+  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
+
+  /* Process locked */
+  __HAL_LOCK(hadc);
+
+  /* Enable the ADC peripheral */
+  /* Check if ADC peripheral is disabled in order to enable it and wait during
+  Tstab time the ADC's stabilization */
+  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
+  {
+    /* Enable the Peripheral */
+    __HAL_ADC_ENABLE(hadc);
+
+    /* Delay for ADC stabilization time */
+    /* Compute number of CPU cycles to wait for */
+    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
+    while (counter != 0U)
+    {
+      counter--;
+    }
+  }
+
+  /* Start conversion if ADC is effectively enabled */
+  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
+  {
+    /* Set ADC state                                                          */
+    /* - Clear state bitfield related to regular group conversion results     */
+    /* - Set state bitfield related to regular group operation                */
+    ADC_STATE_CLR_SET(hadc->State,
+                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
+                      HAL_ADC_STATE_REG_BUSY);
+
+    /* If conversions on group regular are also triggering group injected,    */
+    /* update ADC state.                                                      */
+    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
+    {
+      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
+    }
+
+    /* State machine update: Check if an injected conversion is ongoing */
+    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
+    {
+      /* Reset ADC error code fields related to conversions on group regular */
+      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
+    }
+    else
+    {
+      /* Reset ADC all error code fields */
+      ADC_CLEAR_ERRORCODE(hadc);
+    }
+
+    /* Process unlocked */
+    /* Unlock before starting ADC conversions: in case of potential           */
+    /* interruption, to let the process to ADC IRQ Handler.                   */
+    __HAL_UNLOCK(hadc);
+
+    /* Pointer to the common control register to which is belonging hadc    */
+    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
+    /* control register)                                                    */
+    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
+
+    /* Clear regular group conversion flag and overrun flag */
+    /* (To ensure of no unknown state from potential previous ADC operations) */
+    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
+
+    /* Check if Multimode enabled */
+    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
+    {
+#if defined(ADC2) && defined(ADC3)
+      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
+          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
+      {
+#endif /* ADC2 || ADC3 */
+        /* if no external trigger present enable software conversion of regular channels */
+        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
+        {
+          /* Enable the selected ADC software conversion for regular group */
+          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
+        }
+#if defined(ADC2) && defined(ADC3)
+      }
+#endif /* ADC2 || ADC3 */
+    }
+    else
+    {
+      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
+      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
+      {
+        /* Enable the selected ADC software conversion for regular group */
+        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
+      }
+    }
+  }
+  else
+  {
+    /* Update ADC state machine to error */
+    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
+
+    /* Set ADC error code to ADC IP internal error */
+    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Disables ADC and stop conversion of regular channels.
+  *
+  * @note   Caution: This function will stop also injected channels.
+  *
+  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
+  *         the configuration information for the specified ADC.
+  *
+  * @retval HAL status.
+  */
+HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
+{
+  /* Check the parameters */
+  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
+
+  /* Process locked */
+  __HAL_LOCK(hadc);
+
+  /* Stop potential conversion on going, on regular and injected groups */
+  /* Disable ADC peripheral */
+  __HAL_ADC_DISABLE(hadc);
+
+  /* Check if ADC is effectively disabled */
+  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
+  {
+    /* Set ADC state */
+    ADC_STATE_CLR_SET(hadc->State,
+                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
+                      HAL_ADC_STATE_READY);
+  }
+
+  /* Process unlocked */
+  __HAL_UNLOCK(hadc);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Poll for regular conversion complete
+  * @note   ADC conversion flags EOS (end of sequence) and EOC (end of
+  *         conversion) are cleared by this function.
+  * @note   This function cannot be used in a particular setup: ADC configured
+  *         in DMA mode and polling for end of each conversion (ADC init
+  *         parameter "EOCSelection" set to ADC_EOC_SINGLE_CONV).
+  *         In this case, DMA resets the flag EOC and polling cannot be
+  *         performed on each conversion. Nevertheless, polling can still
+  *         be performed on the complete sequence.
+  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
+  *         the configuration information for the specified ADC.
+  * @param  Timeout Timeout value in millisecond.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
+{
+  uint32_t tickstart = 0U;
+
+  /* Verification that ADC configuration is compliant with polling for      */
+  /* each conversion:                                                       */
+  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
+  /* several ranks and polling for end of each conversion.                  */
+  /* For code simplicity sake, this particular case is generalized to       */
+  /* ADC configured in DMA mode and polling for end of each conversion.     */
+  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
+      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
+  {
+    /* Update ADC state machine to error */
+    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
+
+    /* Process unlocked */
+    __HAL_UNLOCK(hadc);
+
+    return HAL_ERROR;
+  }
+
+  /* Get tick */
+  tickstart = HAL_GetTick();
+
+  /* Check End of conversion flag */
+  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
+  {
+    /* Check if timeout is disabled (set to infinite wait) */
+    if (Timeout != HAL_MAX_DELAY)
+    {
+      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
+      {
+        /* New check to avoid false timeout detection in case of preemption */
+        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
+        {
+          /* Update ADC state machine to timeout */
+          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
+
+          /* Process unlocked */
+          __HAL_UNLOCK(hadc);
+
+          return HAL_TIMEOUT;
+        }
+      }
+    }
+  }
+
+  /* Clear regular group conversion flag */
+  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
+
+  /* Update ADC state machine */
+  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
+
+  /* Determine whether any further conversion upcoming on group regular       */
+  /* by external trigger, continuous mode or scan sequence on going.          */
+  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
+  /*       The test of scan sequence on going is done either with scan        */
+  /*       sequence disabled or with end of conversion flag set to            */
+  /*       of end of sequence.                                                */
+  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
+      (hadc->Init.ContinuousConvMode == DISABLE)            &&
+      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
+       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
+  {
+    /* Set ADC state */
+    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
+
+    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
+    {
+      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
+    }
+  }
+
+  /* Return ADC state */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Poll for conversion event
+  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
+  *         the configuration information for the specified ADC.
+  * @param  EventType the ADC event type.
+  *          This parameter can be one of the following values:
+  *            @arg ADC_AWD_EVENT: ADC Analog watch Dog event.
+  *            @arg ADC_OVR_EVENT: ADC Overrun event.
+  * @param  Timeout Timeout value in millisecond.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_ADC_PollForEvent(ADC_HandleTypeDef *hadc, uint32_t EventType, uint32_t Timeout)
+{
+  uint32_t tickstart = 0U;
+
+  /* Check the parameters */
+  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
+  assert_param(IS_ADC_EVENT_TYPE(EventType));
+
+  /* Get tick */
+  tickstart = HAL_GetTick();
+
+  /* Check selected event flag */
+  while (!(__HAL_ADC_GET_FLAG(hadc, EventType)))
+  {
+    /* Check for the Timeout */
+    if (Timeout != HAL_MAX_DELAY)
+    {
+      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
+      {
+        /* New check to avoid false timeout detection in case of preemption */
+        if (!(__HAL_ADC_GET_FLAG(hadc, EventType)))
+        {
+          /* Update ADC state machine to timeout */
+          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
+
+          /* Process unlocked */
+          __HAL_UNLOCK(hadc);
+
+          return HAL_TIMEOUT;
+        }
+      }
+    }
+  }
+
+  /* Analog watchdog (level out of window) event */
+  if (EventType == ADC_AWD_EVENT)
+  {
+    /* Set ADC state */
+    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
+
+    /* Clear ADC analog watchdog flag */
+    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
+  }
+  /* Overrun event */
+  else
+  {
+    /* Set ADC state */
+    SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
+    /* Set ADC error code to overrun */
+    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
+
+    /* Clear ADC overrun flag */
+    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
+  }
+
+  /* Return ADC state */
+  return HAL_OK;
+}
+
+
+/**
+  * @brief  Enables the interrupt and starts ADC conversion of regular channels.
+  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
+  *         the configuration information for the specified ADC.
+  * @retval HAL status.
+  */
+HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
+{
+  __IO uint32_t counter = 0U;
+  ADC_Common_TypeDef *tmpADC_Common;
+
+  /* Check the parameters */
+  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
+  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
+
+  /* Process locked */
+  __HAL_LOCK(hadc);
+
+  /* Enable the ADC peripheral */
+  /* Check if ADC peripheral is disabled in order to enable it and wait during
+  Tstab time the ADC's stabilization */
+  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
+  {
+    /* Enable the Peripheral */
+    __HAL_ADC_ENABLE(hadc);
+
+    /* Delay for ADC stabilization time */
+    /* Compute number of CPU cycles to wait for */
+    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
+    while (counter != 0U)
+    {
+      counter--;
+    }
+  }
+
+  /* Start conversion if ADC is effectively enabled */
+  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
+  {
+    /* Set ADC state                                                          */
+    /* - Clear state bitfield related to regular group conversion results     */
+    /* - Set state bitfield related to regular group operation                */
+    ADC_STATE_CLR_SET(hadc->State,
+                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
+                      HAL_ADC_STATE_REG_BUSY);
+
+    /* If conversions on group regular are also triggering group injected,    */
+    /* update ADC state.                                                      */
+    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
+    {
+      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
+    }
+
+    /* State machine update: Check if an injected conversion is ongoing */
+    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
+    {
+      /* Reset ADC error code fields related to conversions on group regular */
+      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
+    }
+    else
+    {
+      /* Reset ADC all error code fields */
+      ADC_CLEAR_ERRORCODE(hadc);
+    }
+
+    /* Process unlocked */
+    /* Unlock before starting ADC conversions: in case of potential           */
+    /* interruption, to let the process to ADC IRQ Handler.                   */
+    __HAL_UNLOCK(hadc);
+
+    /* Pointer to the common control register to which is belonging hadc    */
+    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
+    /* control register)                                                    */
+    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
+
+    /* Clear regular group conversion flag and overrun flag */
+    /* (To ensure of no unknown state from potential previous ADC operations) */
+    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
+
+    /* Enable end of conversion interrupt for regular group */
+    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
+
+    /* Check if Multimode enabled */
+    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
+    {
+#if defined(ADC2) && defined(ADC3)
+      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
+          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
+      {
+#endif /* ADC2 || ADC3 */
+        /* if no external trigger present enable software conversion of regular channels */
+        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
+        {
+          /* Enable the selected ADC software conversion for regular group */
+          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
+        }
+#if defined(ADC2) && defined(ADC3)
+      }
+#endif /* ADC2 || ADC3 */
+    }
+    else
+    {
+      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
+      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
+      {
+        /* Enable the selected ADC software conversion for regular group */
+        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
+      }
+    }
+  }
+  else
+  {
+    /* Update ADC state machine to error */
+    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
+
+    /* Set ADC error code to ADC IP internal error */
+    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Disables the interrupt and stop ADC conversion of regular channels.
+  *
+  * @note   Caution: This function will stop also injected channels.
+  *
+  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
+  *         the configuration information for the specified ADC.
+  * @retval HAL status.
+  */
+HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef *hadc)
+{
+  /* Check the parameters */
+  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
+
+  /* Process locked */
+  __HAL_LOCK(hadc);
+
+  /* Stop potential conversion on going, on regular and injected groups */
+  /* Disable ADC peripheral */
+  __HAL_ADC_DISABLE(hadc);
+
+  /* Check if ADC is effectively disabled */
+  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
+  {
+    /* Disable ADC end of conversion interrupt for regular group */
+    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
+
+    /* Set ADC state */
+    ADC_STATE_CLR_SET(hadc->State,
+                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
+                      HAL_ADC_STATE_READY);
+  }
+
+  /* Process unlocked */
+  __HAL_UNLOCK(hadc);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Handles ADC interrupt request
+  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
+  *         the configuration information for the specified ADC.
+  * @retval None
+  */
+void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
+{
+  uint32_t tmp1 = 0U, tmp2 = 0U;
+
+  uint32_t tmp_sr = hadc->Instance->SR;
+  uint32_t tmp_cr1 = hadc->Instance->CR1;
+
+  /* Check the parameters */
+  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
+  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
+  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
+
+  tmp1 = tmp_sr & ADC_FLAG_EOC;
+  tmp2 = tmp_cr1 & ADC_IT_EOC;
+  /* Check End of conversion flag for regular channels */
+  if (tmp1 && tmp2)
+  {
+    /* Update state machine on conversion status if not in error state */
+    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
+    {
+      /* Set ADC state */
+      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
+    }
+
+    /* Determine whether any further conversion upcoming on group regular   */
+    /* by external trigger, continuous mode or scan sequence on going.      */
+    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
+    /*       The test of scan sequence on going is done either with scan    */
+    /*       sequence disabled or with end of conversion flag set to        */
+    /*       of end of sequence.                                            */
+    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
+        (hadc->Init.ContinuousConvMode == DISABLE)            &&
+        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
+         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
+    {
+      /* Disable ADC end of single conversion interrupt on group regular */
+      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
+      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
+      /* by overrun IRQ process below.                                      */
+      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
+
+      /* Set ADC state */
+      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
+
+      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
+      {
+        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
+      }
+    }
+
+    /* Conversion complete callback */
+#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
+    hadc->ConvCpltCallback(hadc);
+#else
+    HAL_ADC_ConvCpltCallback(hadc);
+#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
+
+    /* Clear regular group conversion flag */
+    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
+  }
+
+  tmp1 = tmp_sr & ADC_FLAG_JEOC;
+  tmp2 = tmp_cr1 & ADC_IT_JEOC;
+  /* Check End of conversion flag for injected channels */
+  if (tmp1 && tmp2)
+  {
+    /* Update state machine on conversion status if not in error state */
+    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
+    {
+      /* Set ADC state */
+      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
+    }
+
+    /* Determine whether any further conversion upcoming on group injected  */
+    /* by external trigger, scan sequence on going or by automatic injected */
+    /* conversion from group regular (same conditions as group regular      */
+    /* interruption disabling above).                                       */
+    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
+        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
+         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
+        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
+         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
+          (hadc->Init.ContinuousConvMode == DISABLE))))
+    {
+      /* Disable ADC end of single conversion interrupt on group injected */
+      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
+
+      /* Set ADC state */
+      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
+
+      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
+      {
+        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
+      }
+    }
+
+    /* Conversion complete callback */
+    /* Conversion complete callback */
+#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
+    hadc->InjectedConvCpltCallback(hadc);
+#else
+    HAL_ADCEx_InjectedConvCpltCallback(hadc);
+#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
+
+    /* Clear injected group conversion flag */
+    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
+  }
+
+  tmp1 = tmp_sr & ADC_FLAG_AWD;
+  tmp2 = tmp_cr1 & ADC_IT_AWD;
+  /* Check Analog watchdog flag */
+  if (tmp1 && tmp2)
+  {
+    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
+    {
+      /* Set ADC state */
+      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
+
+      /* Level out of window callback */
+#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
+      hadc->LevelOutOfWindowCallback(hadc);
+#else
+      HAL_ADC_LevelOutOfWindowCallback(hadc);
+#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
+
+      /* Clear the ADC analog watchdog flag */
+      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
+    }
+  }
+
+  tmp1 = tmp_sr & ADC_FLAG_OVR;
+  tmp2 = tmp_cr1 & ADC_IT_OVR;
+  /* Check Overrun flag */
+  if (tmp1 && tmp2)
+  {
+    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
+    /*       refer to description of parameter "EOCSelection" for more      */
+    /*       details.                                                       */
+
+    /* Set ADC error code to overrun */
+    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
+
+    /* Clear ADC overrun flag */
+    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
+
+    /* Error callback */
+#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
+    hadc->ErrorCallback(hadc);
+#else
+    HAL_ADC_ErrorCallback(hadc);
+#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
+
+    /* Clear the Overrun flag */
+    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
+  }
+}
+
+/**
+  * @brief  Enables ADC DMA request after last transfer (Single-ADC mode) and enables ADC peripheral
+  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
+  *         the configuration information for the specified ADC.
+  * @param  pData The destination Buffer address.
+  * @param  Length The length of data to be transferred from ADC peripheral to memory.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
+{
+  __IO uint32_t counter = 0U;
+  ADC_Common_TypeDef *tmpADC_Common;
+  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
+  /* Check the parameters */
+  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
+  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
+
+  /* Process locked */
+  __HAL_LOCK(hadc);
+
+  /* Enable the ADC peripheral */
+  /* Check if ADC peripheral is disabled in order to enable it and wait during
+  Tstab time the ADC's stabilization */
+  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
+  {
+    /* Enable the Peripheral */
+    __HAL_ADC_ENABLE(hadc);
+
+    /* Delay for ADC stabilization time */
+    /* Compute number of CPU cycles to wait for */
+    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
+    while (counter != 0U)
+    {
+      counter--;
+    }
+  }
+
+  /* Check ADC DMA Mode                                                     */
+  /* - disable the DMA Mode if it is already enabled                        */
+  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
+  {
+    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
+  }
+
+  /* Start conversion if ADC is effectively enabled */
+  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
+  {
+    /* Set ADC state                                                          */
+    /* - Clear state bitfield related to regular group conversion results     */
+    /* - Set state bitfield related to regular group operation                */
+    ADC_STATE_CLR_SET(hadc->State,
+                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
+                      HAL_ADC_STATE_REG_BUSY);
+
+    /* If conversions on group regular are also triggering group injected,    */
+    /* update ADC state.                                                      */
+    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
+    {
+      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
+    }
+
+    /* State machine update: Check if an injected conversion is ongoing */
+    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
+    {
+      /* Reset ADC error code fields related to conversions on group regular */
+      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
+    }
+    else
+    {
+      /* Reset ADC all error code fields */
+      ADC_CLEAR_ERRORCODE(hadc);
+    }
+
+    /* Process unlocked */
+    /* Unlock before starting ADC conversions: in case of potential           */
+    /* interruption, to let the process to ADC IRQ Handler.                   */
+    __HAL_UNLOCK(hadc);
+
+    /* Pointer to the common control register to which is belonging hadc    */
+    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
+    /* control register)                                                    */
+    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
+
+    /* Set the DMA transfer complete callback */
+    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
+
+    /* Set the DMA half transfer complete callback */
+    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
+
+    /* Set the DMA error callback */
+    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
+
+
+    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
+    /* start (in case of SW start):                                           */
+
+    /* Clear regular group conversion flag and overrun flag */
+    /* (To ensure of no unknown state from potential previous ADC operations) */
+    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
+
+    /* Enable ADC overrun interrupt */
+    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
+
+    /* Enable ADC DMA mode */
+    hadc->Instance->CR2 |= ADC_CR2_DMA;
+
+    /* Start the DMA channel */
+    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
+
+    /* Check if Multimode enabled */
+    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
+    {
+#if defined(ADC2) && defined(ADC3)
+      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
+          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
+      {
+#endif /* ADC2 || ADC3 */
+        /* if no external trigger present enable software conversion of regular channels */
+        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
+        {
+          /* Enable the selected ADC software conversion for regular group */
+          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
+        }
+#if defined(ADC2) && defined(ADC3)
+      }
+#endif /* ADC2 || ADC3 */
+    }
+    else
+    {
+      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
+      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
+      {
+        /* Enable the selected ADC software conversion for regular group */
+        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
+      }
+    }
+  }
+  else
+  {
+    /* Update ADC state machine to error */
+    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
+
+    /* Set ADC error code to ADC IP internal error */
+    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
+  }
+
+  /* Return function status */
+  return tmp_hal_status;
+}
+
+/**
+  * @brief  Disables ADC DMA (Single-ADC mode) and disables ADC peripheral
+  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
+  *         the configuration information for the specified ADC.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
+{
+  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
+
+  /* Check the parameters */
+  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
+
+  /* Process locked */
+  __HAL_LOCK(hadc);
+
+  /* Stop potential conversion on going, on regular and injected groups */
+  /* Disable ADC peripheral */
+  __HAL_ADC_DISABLE(hadc);
+
+  /* Check if ADC is effectively disabled */
+  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
+  {
+    /* Disable the selected ADC DMA mode */
+    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
+
+    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
+    /* DMA transfer is on going)                                              */
+    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
+    {
+      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
+
+      /* Check if DMA channel effectively disabled */
+      if (tmp_hal_status != HAL_OK)
+      {
+        /* Update ADC state machine to error */
+        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
+      }
+    }
+
+    /* Disable ADC overrun interrupt */
+    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
+
+    /* Set ADC state */
+    ADC_STATE_CLR_SET(hadc->State,
+                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
+                      HAL_ADC_STATE_READY);
+  }
+
+  /* Process unlocked */
+  __HAL_UNLOCK(hadc);
+
+  /* Return function status */
+  return tmp_hal_status;
+}
+
+/**
+  * @brief  Gets the converted value from data register of regular channel.
+  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
+  *         the configuration information for the specified ADC.
+  * @retval Converted value
+  */
+uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
+{
+  /* Return the selected ADC converted value */
+  return hadc->Instance->DR;
+}
+
+/**
+  * @brief  Regular conversion complete callback in non blocking mode
+  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
+  *         the configuration information for the specified ADC.
+  * @retval None
+  */
+__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hadc);
+  /* NOTE : This function Should not be modified, when the callback is needed,
+            the HAL_ADC_ConvCpltCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Regular conversion half DMA transfer callback in non blocking mode
+  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
+  *         the configuration information for the specified ADC.
+  * @retval None
+  */
+__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hadc);
+  /* NOTE : This function Should not be modified, when the callback is needed,
+            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Analog watchdog callback in non blocking mode
+  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
+  *         the configuration information for the specified ADC.
+  * @retval None
+  */
+__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hadc);
+  /* NOTE : This function Should not be modified, when the callback is needed,
+            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Error ADC callback.
+  * @note   In case of error due to overrun when using ADC with DMA transfer
+  *         (HAL ADC handle parameter "ErrorCode" to state "HAL_ADC_ERROR_OVR"):
+  *         - Reinitialize the DMA using function "HAL_ADC_Stop_DMA()".
+  *         - If needed, restart a new ADC conversion using function
+  *           "HAL_ADC_Start_DMA()"
+  *           (this function is also clearing overrun flag)
+  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
+  *         the configuration information for the specified ADC.
+  * @retval None
+  */
+__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hadc);
+  /* NOTE : This function Should not be modified, when the callback is needed,
+            the HAL_ADC_ErrorCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup ADC_Exported_Functions_Group3 Peripheral Control functions
+ *  @brief    Peripheral Control functions
+ *
+@verbatim
+ ===============================================================================
+             ##### Peripheral Control functions #####
+ ===============================================================================
+    [..]  This section provides functions allowing to:
+      (+) Configure regular channels.
+      (+) Configure injected channels.
+      (+) Configure multimode.
+      (+) Configure the analog watch dog.
+
+@endverbatim
+  * @{
+  */
+
+/**
+* @brief  Configures for the selected ADC regular channel its corresponding
+*         rank in the sequencer and its sample time.
+* @param  hadc pointer to a ADC_HandleTypeDef structure that contains
+*         the configuration information for the specified ADC.
+* @param  sConfig ADC configuration structure.
+* @retval HAL status
+*/
+HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
+{
+  __IO uint32_t counter = 0U;
+  ADC_Common_TypeDef *tmpADC_Common;
+
+  /* Check the parameters */
+  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
+  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
+  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
+
+  /* Process locked */
+  __HAL_LOCK(hadc);
+
+  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
+  if (sConfig->Channel > ADC_CHANNEL_9)
+  {
+    /* Clear the old sample time */
+    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
+
+    /* Set the new sample time */
+    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
+  }
+  else /* ADC_Channel include in ADC_Channel_[0..9] */
+  {
+    /* Clear the old sample time */
+    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
+
+    /* Set the new sample time */
+    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
+  }
+
+  /* For Rank 1 to 6 */
+  if (sConfig->Rank < 7U)
+  {
+    /* Clear the old SQx bits for the selected rank */
+    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
+
+    /* Set the SQx bits for the selected rank */
+    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
+  }
+  /* For Rank 7 to 12 */
+  else if (sConfig->Rank < 13U)
+  {
+    /* Clear the old SQx bits for the selected rank */
+    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
+
+    /* Set the SQx bits for the selected rank */
+    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
+  }
+  /* For Rank 13 to 16 */
+  else
+  {
+    /* Clear the old SQx bits for the selected rank */
+    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
+
+    /* Set the SQx bits for the selected rank */
+    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
+  }
+
+  /* Pointer to the common control register to which is belonging hadc    */
+  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
+  /* control register)                                                    */
+  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
+
+  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
+  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
+  {
+    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
+    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
+    {
+      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
+    }
+    /* Enable the VBAT channel*/
+    tmpADC_Common->CCR |= ADC_CCR_VBATE;
+  }
+
+  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
+     Channel_17 is selected for VREFINT enable TSVREFE */
+  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
+  {
+    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
+    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
+    {
+      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
+    }
+    /* Enable the Temperature sensor and VREFINT channel*/
+    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
+
+    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
+    {
+      /* Delay for temperature sensor stabilization time */
+      /* Compute number of CPU cycles to wait for */
+      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
+      while (counter != 0U)
+      {
+        counter--;
+      }
+    }
+  }
+
+  /* Process unlocked */
+  __HAL_UNLOCK(hadc);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Configures the analog watchdog.
+  * @note Analog watchdog thresholds can be modified while ADC conversion
+  * is on going.
+  * In this case, some constraints must be taken into account:
+  * The programmed threshold values are effective from the next
+  * ADC EOC (end of unitary conversion).
+  * Considering that registers write delay may happen due to
+  * bus activity, this might cause an uncertainty on the
+  * effective timing of the new programmed threshold values.
+  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
+  *         the configuration information for the specified ADC.
+  * @param  AnalogWDGConfig  pointer to an ADC_AnalogWDGConfTypeDef structure
+  *         that contains the configuration information of ADC analog watchdog.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef *hadc, ADC_AnalogWDGConfTypeDef *AnalogWDGConfig)
+{
+#ifdef USE_FULL_ASSERT
+  uint32_t tmp = 0U;
+#endif /* USE_FULL_ASSERT  */
+
+  /* Check the parameters */
+  assert_param(IS_ADC_ANALOG_WATCHDOG(AnalogWDGConfig->WatchdogMode));
+  assert_param(IS_ADC_CHANNEL(AnalogWDGConfig->Channel));
+  assert_param(IS_FUNCTIONAL_STATE(AnalogWDGConfig->ITMode));
+
+#ifdef USE_FULL_ASSERT
+  tmp = ADC_GET_RESOLUTION(hadc);
+  assert_param(IS_ADC_RANGE(tmp, AnalogWDGConfig->HighThreshold));
+  assert_param(IS_ADC_RANGE(tmp, AnalogWDGConfig->LowThreshold));
+#endif /* USE_FULL_ASSERT  */
+
+  /* Process locked */
+  __HAL_LOCK(hadc);
+
+  if (AnalogWDGConfig->ITMode == ENABLE)
+  {
+    /* Enable the ADC Analog watchdog interrupt */
+    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_AWD);
+  }
+  else
+  {
+    /* Disable the ADC Analog watchdog interrupt */
+    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_AWD);
+  }
+
+  /* Clear AWDEN, JAWDEN and AWDSGL bits */
+  hadc->Instance->CR1 &=  ~(ADC_CR1_AWDSGL | ADC_CR1_JAWDEN | ADC_CR1_AWDEN);
+
+  /* Set the analog watchdog enable mode */
+  hadc->Instance->CR1 |= AnalogWDGConfig->WatchdogMode;
+
+  /* Set the high threshold */
+  hadc->Instance->HTR = AnalogWDGConfig->HighThreshold;
+
+  /* Set the low threshold */
+  hadc->Instance->LTR = AnalogWDGConfig->LowThreshold;
+
+  /* Clear the Analog watchdog channel select bits */
+  hadc->Instance->CR1 &= ~ADC_CR1_AWDCH;
+
+  /* Set the Analog watchdog channel */
+  hadc->Instance->CR1 |= (uint32_t)((uint16_t)(AnalogWDGConfig->Channel));
+
+  /* Process unlocked */
+  __HAL_UNLOCK(hadc);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup ADC_Exported_Functions_Group4 ADC Peripheral State functions
+ *  @brief   ADC Peripheral State functions
+ *
+@verbatim
+ ===============================================================================
+            ##### Peripheral State and errors functions #####
+ ===============================================================================
+    [..]
+    This subsection provides functions allowing to
+      (+) Check the ADC state
+      (+) Check the ADC Error
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  return the ADC state
+  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
+  *         the configuration information for the specified ADC.
+  * @retval HAL state
+  */
+uint32_t HAL_ADC_GetState(ADC_HandleTypeDef *hadc)
+{
+  /* Return ADC state */
+  return hadc->State;
+}
+
+/**
+  * @brief  Return the ADC error code
+  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
+  *         the configuration information for the specified ADC.
+  * @retval ADC Error Code
+  */
+uint32_t HAL_ADC_GetError(ADC_HandleTypeDef *hadc)
+{
+  return hadc->ErrorCode;
+}
+
+/**
+  * @}
+  */
+
+/** @addtogroup ADC_Private_Functions
+  * @{
+  */
+
+/**
+  * @brief  Initializes the ADCx peripheral according to the specified parameters
+  *         in the ADC_InitStruct without initializing the ADC MSP.
+  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
+  *         the configuration information for the specified ADC.
+  * @retval None
+  */
+static void ADC_Init(ADC_HandleTypeDef *hadc)
+{
+  ADC_Common_TypeDef *tmpADC_Common;
+
+  /* Set ADC parameters */
+  /* Pointer to the common control register to which is belonging hadc    */
+  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
+  /* control register)                                                    */
+  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
+
+  /* Set the ADC clock prescaler */
+  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
+  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
+
+  /* Set ADC scan mode */
+  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
+  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
+
+  /* Set ADC resolution */
+  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
+  hadc->Instance->CR1 |=  hadc->Init.Resolution;
+
+  /* Set ADC data alignment */
+  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
+  hadc->Instance->CR2 |= hadc->Init.DataAlign;
+
+  /* Enable external trigger if trigger selection is different of software  */
+  /* start.                                                                 */
+  /* Note: This configuration keeps the hardware feature of parameter       */
+  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
+  /*       software start.                                                  */
+  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
+  {
+    /* Select external trigger to start conversion */
+    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
+    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
+
+    /* Select external trigger polarity */
+    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
+    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
+  }
+  else
+  {
+    /* Reset the external trigger */
+    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
+    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
+  }
+
+  /* Enable or disable ADC continuous conversion mode */
+  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
+  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
+
+  if (hadc->Init.DiscontinuousConvMode != DISABLE)
+  {
+    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
+
+    /* Enable the selected ADC regular discontinuous mode */
+    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
+
+    /* Set the number of channels to be converted in discontinuous mode */
+    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
+    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
+  }
+  else
+  {
+    /* Disable the selected ADC regular discontinuous mode */
+    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
+  }
+
+  /* Set ADC number of conversion */
+  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
+  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
+
+  /* Enable or disable ADC DMA continuous request */
+  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
+  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
+
+  /* Enable or disable ADC end of conversion selection */
+  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
+  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
+}
+
+/**
+  * @brief  DMA transfer complete callback.
+  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
+  *                the configuration information for the specified DMA module.
+  * @retval None
+  */
+static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
+{
+  /* Retrieve ADC handle corresponding to current DMA handle */
+  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+  /* Update state machine on conversion status if not in error state */
+  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
+  {
+    /* Update ADC state machine */
+    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
+
+    /* Determine whether any further conversion upcoming on group regular   */
+    /* by external trigger, continuous mode or scan sequence on going.      */
+    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
+    /*       The test of scan sequence on going is done either with scan    */
+    /*       sequence disabled or with end of conversion flag set to        */
+    /*       of end of sequence.                                            */
+    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
+        (hadc->Init.ContinuousConvMode == DISABLE)            &&
+        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
+         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
+    {
+      /* Disable ADC end of single conversion interrupt on group regular */
+      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
+      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
+      /* by overrun IRQ process below.                                      */
+      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
+
+      /* Set ADC state */
+      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
+
+      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
+      {
+        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
+      }
+    }
+
+    /* Conversion complete callback */
+#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
+    hadc->ConvCpltCallback(hadc);
+#else
+    HAL_ADC_ConvCpltCallback(hadc);
+#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
+  }
+  else /* DMA and-or internal error occurred */
+  {
+    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
+    {
+      /* Call HAL ADC Error Callback function */
+#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
+      hadc->ErrorCallback(hadc);
+#else
+      HAL_ADC_ErrorCallback(hadc);
+#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
+    }
+    else
+    {
+      /* Call DMA error callback */
+      hadc->DMA_Handle->XferErrorCallback(hdma);
+    }
+  }
+}
+
+/**
+  * @brief  DMA half transfer complete callback.
+  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
+  *                the configuration information for the specified DMA module.
+  * @retval None
+  */
+static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
+{
+  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+  /* Half conversion callback */
+#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
+  hadc->ConvHalfCpltCallback(hadc);
+#else
+  HAL_ADC_ConvHalfCpltCallback(hadc);
+#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  DMA error callback
+  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
+  *                the configuration information for the specified DMA module.
+  * @retval None
+  */
+static void ADC_DMAError(DMA_HandleTypeDef *hdma)
+{
+  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+  hadc->State = HAL_ADC_STATE_ERROR_DMA;
+  /* Set ADC error code to DMA error */
+  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
+  /* Error callback */
+#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
+  hadc->ErrorCallback(hadc);
+#else
+  HAL_ADC_ErrorCallback(hadc);
+#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* HAL_ADC_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_adc_ex.c b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_adc_ex.c
new file mode 100644
index 0000000..9e7a669
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_adc_ex.c
@@ -0,0 +1,1115 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_hal_adc_ex.c
+  * @author  MCD Application Team
+  * @brief   This file provides firmware functions to manage the following
+  *          functionalities of the ADC extension peripheral:
+  *           + Extended features functions
+  *
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  @verbatim
+  ==============================================================================
+                    ##### How to use this driver #####
+  ==============================================================================
+    [..]
+    (#)Initialize the ADC low level resources by implementing the HAL_ADC_MspInit():
+       (##) Enable the ADC interface clock using __HAL_RCC_ADC_CLK_ENABLE()
+       (##) ADC pins configuration
+             (+++) Enable the clock for the ADC GPIOs using the following function:
+                   __HAL_RCC_GPIOx_CLK_ENABLE()
+             (+++) Configure these ADC pins in analog mode using HAL_GPIO_Init()
+       (##) In case of using interrupts (e.g. HAL_ADC_Start_IT())
+             (+++) Configure the ADC interrupt priority using HAL_NVIC_SetPriority()
+             (+++) Enable the ADC IRQ handler using HAL_NVIC_EnableIRQ()
+             (+++) In ADC IRQ handler, call HAL_ADC_IRQHandler()
+      (##) In case of using DMA to control data transfer (e.g. HAL_ADC_Start_DMA())
+             (+++) Enable the DMAx interface clock using __HAL_RCC_DMAx_CLK_ENABLE()
+             (+++) Configure and enable two DMA streams stream for managing data
+                 transfer from peripheral to memory (output stream)
+             (+++) Associate the initialized DMA handle to the ADC DMA handle
+                 using  __HAL_LINKDMA()
+             (+++) Configure the priority and enable the NVIC for the transfer complete
+                 interrupt on the two DMA Streams. The output stream should have higher
+                 priority than the input stream.
+     (#) Configure the ADC Prescaler, conversion resolution and data alignment
+         using the HAL_ADC_Init() function.
+
+     (#) Configure the ADC Injected channels group features, use HAL_ADC_Init()
+         and HAL_ADC_ConfigChannel() functions.
+
+     (#) Three operation modes are available within this driver:
+
+     *** Polling mode IO operation ***
+     =================================
+     [..]
+       (+) Start the ADC peripheral using HAL_ADCEx_InjectedStart()
+       (+) Wait for end of conversion using HAL_ADC_PollForConversion(), at this stage
+           user can specify the value of timeout according to his end application
+       (+) To read the ADC converted values, use the HAL_ADCEx_InjectedGetValue() function.
+       (+) Stop the ADC peripheral using HAL_ADCEx_InjectedStop()
+
+     *** Interrupt mode IO operation ***
+     ===================================
+     [..]
+       (+) Start the ADC peripheral using HAL_ADCEx_InjectedStart_IT()
+       (+) Use HAL_ADC_IRQHandler() called under ADC_IRQHandler() Interrupt subroutine
+       (+) At ADC end of conversion HAL_ADCEx_InjectedConvCpltCallback() function is executed and user can
+            add his own code by customization of function pointer HAL_ADCEx_InjectedConvCpltCallback
+       (+) In case of ADC Error, HAL_ADCEx_InjectedErrorCallback() function is executed and user can
+            add his own code by customization of function pointer HAL_ADCEx_InjectedErrorCallback
+       (+) Stop the ADC peripheral using HAL_ADCEx_InjectedStop_IT()
+
+     *** Multi mode ADCs Regular channels configuration ***
+     ======================================================
+     [..]
+       (+) Select the Multi mode ADC regular channels features (dual or triple mode)
+          and configure the DMA mode using HAL_ADCEx_MultiModeConfigChannel() functions.
+       (+) Start the ADC peripheral using HAL_ADCEx_MultiModeStart_DMA(), at this stage the user specify the length
+           of data to be transferred at each end of conversion
+       (+) Read the ADCs converted values using the HAL_ADCEx_MultiModeGetValue() function.
+
+
+    @endverbatim
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx_hal.h"
+
+/** @addtogroup STM32F4xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup ADCEx ADCEx
+  * @brief ADC Extended driver modules
+  * @{
+  */
+
+#ifdef HAL_ADC_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/* Private macro -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/** @addtogroup ADCEx_Private_Functions
+  * @{
+  */
+/* Private function prototypes -----------------------------------------------*/
+static void ADC_MultiModeDMAConvCplt(DMA_HandleTypeDef *hdma);
+static void ADC_MultiModeDMAError(DMA_HandleTypeDef *hdma);
+static void ADC_MultiModeDMAHalfConvCplt(DMA_HandleTypeDef *hdma);
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup ADCEx_Exported_Functions ADC Exported Functions
+  * @{
+  */
+
+/** @defgroup ADCEx_Exported_Functions_Group1  Extended features functions
+  *  @brief    Extended features functions
+  *
+@verbatim
+ ===============================================================================
+                 ##### Extended features functions #####
+ ===============================================================================
+    [..]  This section provides functions allowing to:
+      (+) Start conversion of injected channel.
+      (+) Stop conversion of injected channel.
+      (+) Start multimode and enable DMA transfer.
+      (+) Stop multimode and disable DMA transfer.
+      (+) Get result of injected channel conversion.
+      (+) Get result of multimode conversion.
+      (+) Configure injected channels.
+      (+) Configure multimode.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Enables the selected ADC software start conversion of the injected channels.
+  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
+  *         the configuration information for the specified ADC.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_ADCEx_InjectedStart(ADC_HandleTypeDef *hadc)
+{
+  __IO uint32_t counter = 0U;
+  uint32_t tmp1 = 0U, tmp2 = 0U;
+  ADC_Common_TypeDef *tmpADC_Common;
+
+  /* Process locked */
+  __HAL_LOCK(hadc);
+
+  /* Enable the ADC peripheral */
+
+  /* Check if ADC peripheral is disabled in order to enable it and wait during
+     Tstab time the ADC's stabilization */
+  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
+  {
+    /* Enable the Peripheral */
+    __HAL_ADC_ENABLE(hadc);
+
+    /* Delay for ADC stabilization time */
+    /* Compute number of CPU cycles to wait for */
+    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
+    while (counter != 0U)
+    {
+      counter--;
+    }
+  }
+
+  /* Start conversion if ADC is effectively enabled */
+  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
+  {
+    /* Set ADC state                                                          */
+    /* - Clear state bitfield related to injected group conversion results    */
+    /* - Set state bitfield related to injected operation                     */
+    ADC_STATE_CLR_SET(hadc->State,
+                      HAL_ADC_STATE_READY | HAL_ADC_STATE_INJ_EOC,
+                      HAL_ADC_STATE_INJ_BUSY);
+
+    /* Check if a regular conversion is ongoing */
+    /* Note: On this device, there is no ADC error code fields related to     */
+    /*       conversions on group injected only. In case of conversion on     */
+    /*       going on group regular, no error code is reset.                  */
+    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
+    {
+      /* Reset ADC all error code fields */
+      ADC_CLEAR_ERRORCODE(hadc);
+    }
+
+    /* Process unlocked */
+    /* Unlock before starting ADC conversions: in case of potential           */
+    /* interruption, to let the process to ADC IRQ Handler.                   */
+    __HAL_UNLOCK(hadc);
+
+    /* Clear injected group conversion flag */
+    /* (To ensure of no unknown state from potential previous ADC operations) */
+    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
+
+    /* Pointer to the common control register to which is belonging hadc    */
+    /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
+    /* control register)                                                    */
+    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
+
+    /* Check if Multimode enabled */
+    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
+    {
+      tmp1 = HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_JEXTEN);
+      tmp2 = HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO);
+      if (tmp1 && tmp2)
+      {
+        /* Enable the selected ADC software conversion for injected group */
+        hadc->Instance->CR2 |= ADC_CR2_JSWSTART;
+      }
+    }
+    else
+    {
+      tmp1 = HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_JEXTEN);
+      tmp2 = HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO);
+      if ((hadc->Instance == ADC1) && tmp1 && tmp2)
+      {
+        /* Enable the selected ADC software conversion for injected group */
+        hadc->Instance->CR2 |= ADC_CR2_JSWSTART;
+      }
+    }
+  }
+  else
+  {
+    /* Update ADC state machine to error */
+    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
+
+    /* Set ADC error code to ADC IP internal error */
+    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Enables the interrupt and starts ADC conversion of injected channels.
+  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
+  *         the configuration information for the specified ADC.
+  *
+  * @retval HAL status.
+  */
+HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef *hadc)
+{
+  __IO uint32_t counter = 0U;
+  uint32_t tmp1 = 0U, tmp2 = 0U;
+  ADC_Common_TypeDef *tmpADC_Common;
+
+  /* Process locked */
+  __HAL_LOCK(hadc);
+
+  /* Enable the ADC peripheral */
+
+  /* Check if ADC peripheral is disabled in order to enable it and wait during
+     Tstab time the ADC's stabilization */
+  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
+  {
+    /* Enable the Peripheral */
+    __HAL_ADC_ENABLE(hadc);
+
+    /* Delay for ADC stabilization time */
+    /* Compute number of CPU cycles to wait for */
+    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
+    while (counter != 0U)
+    {
+      counter--;
+    }
+  }
+
+  /* Start conversion if ADC is effectively enabled */
+  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
+  {
+    /* Set ADC state                                                          */
+    /* - Clear state bitfield related to injected group conversion results    */
+    /* - Set state bitfield related to injected operation                     */
+    ADC_STATE_CLR_SET(hadc->State,
+                      HAL_ADC_STATE_READY | HAL_ADC_STATE_INJ_EOC,
+                      HAL_ADC_STATE_INJ_BUSY);
+
+    /* Check if a regular conversion is ongoing */
+    /* Note: On this device, there is no ADC error code fields related to     */
+    /*       conversions on group injected only. In case of conversion on     */
+    /*       going on group regular, no error code is reset.                  */
+    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
+    {
+      /* Reset ADC all error code fields */
+      ADC_CLEAR_ERRORCODE(hadc);
+    }
+
+    /* Process unlocked */
+    /* Unlock before starting ADC conversions: in case of potential           */
+    /* interruption, to let the process to ADC IRQ Handler.                   */
+    __HAL_UNLOCK(hadc);
+
+    /* Clear injected group conversion flag */
+    /* (To ensure of no unknown state from potential previous ADC operations) */
+    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
+
+    /* Enable end of conversion interrupt for injected channels */
+    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
+
+    /* Pointer to the common control register to which is belonging hadc    */
+    /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
+    /* control register)                                                    */
+    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
+
+    /* Check if Multimode enabled */
+    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
+    {
+      tmp1 = HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_JEXTEN);
+      tmp2 = HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO);
+      if (tmp1 && tmp2)
+      {
+        /* Enable the selected ADC software conversion for injected group */
+        hadc->Instance->CR2 |= ADC_CR2_JSWSTART;
+      }
+    }
+    else
+    {
+      tmp1 = HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_JEXTEN);
+      tmp2 = HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO);
+      if ((hadc->Instance == ADC1) && tmp1 && tmp2)
+      {
+        /* Enable the selected ADC software conversion for injected group */
+        hadc->Instance->CR2 |= ADC_CR2_JSWSTART;
+      }
+    }
+  }
+  else
+  {
+    /* Update ADC state machine to error */
+    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
+
+    /* Set ADC error code to ADC IP internal error */
+    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stop conversion of injected channels. Disable ADC peripheral if
+  *         no regular conversion is on going.
+  * @note   If ADC must be disabled and if conversion is on going on
+  *         regular group, function HAL_ADC_Stop must be used to stop both
+  *         injected and regular groups, and disable the ADC.
+  * @note   If injected group mode auto-injection is enabled,
+  *         function HAL_ADC_Stop must be used.
+  * @note   In case of auto-injection mode, HAL_ADC_Stop must be used.
+  * @param  hadc ADC handle
+  * @retval None
+  */
+HAL_StatusTypeDef HAL_ADCEx_InjectedStop(ADC_HandleTypeDef *hadc)
+{
+  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
+
+  /* Check the parameters */
+  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
+
+  /* Process locked */
+  __HAL_LOCK(hadc);
+
+  /* Stop potential conversion and disable ADC peripheral                     */
+  /* Conditioned to:                                                          */
+  /* - No conversion on the other group (regular group) is intended to        */
+  /*   continue (injected and regular groups stop conversion and ADC disable  */
+  /*   are common)                                                            */
+  /* - In case of auto-injection mode, HAL_ADC_Stop must be used.             */
+  if (((hadc->State & HAL_ADC_STATE_REG_BUSY) == RESET)  &&
+      HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO))
+  {
+    /* Stop potential conversion on going, on regular and injected groups */
+    /* Disable ADC peripheral */
+    __HAL_ADC_DISABLE(hadc);
+
+    /* Check if ADC is effectively disabled */
+    if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
+    {
+      /* Set ADC state */
+      ADC_STATE_CLR_SET(hadc->State,
+                        HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
+                        HAL_ADC_STATE_READY);
+    }
+  }
+  else
+  {
+    /* Update ADC state machine to error */
+    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
+
+    tmp_hal_status = HAL_ERROR;
+  }
+
+  /* Process unlocked */
+  __HAL_UNLOCK(hadc);
+
+  /* Return function status */
+  return tmp_hal_status;
+}
+
+/**
+  * @brief  Poll for injected conversion complete
+  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
+  *         the configuration information for the specified ADC.
+  * @param  Timeout Timeout value in millisecond.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_ADCEx_InjectedPollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
+{
+  uint32_t tickstart = 0U;
+
+  /* Get tick */
+  tickstart = HAL_GetTick();
+
+  /* Check End of conversion flag */
+  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC)))
+  {
+    /* Check for the Timeout */
+    if (Timeout != HAL_MAX_DELAY)
+    {
+      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
+      {
+        /* New check to avoid false timeout detection in case of preemption */
+        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC)))
+        {
+          hadc->State = HAL_ADC_STATE_TIMEOUT;
+          /* Process unlocked */
+          __HAL_UNLOCK(hadc);
+          return HAL_TIMEOUT;
+        }
+      }
+    }
+  }
+
+  /* Clear injected group conversion flag */
+  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JSTRT | ADC_FLAG_JEOC);
+
+  /* Update ADC state machine */
+  SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
+
+  /* Determine whether any further conversion upcoming on group injected      */
+  /* by external trigger, continuous mode or scan sequence on going.          */
+  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
+  /*       The test of scan sequence on going is done either with scan        */
+  /*       sequence disabled or with end of conversion flag set to            */
+  /*       of end of sequence.                                                */
+  if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
+      (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
+       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
+      (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
+       (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
+        (hadc->Init.ContinuousConvMode == DISABLE))))
+  {
+    /* Set ADC state */
+    CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
+
+    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
+    {
+      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
+    }
+  }
+
+  /* Return ADC state */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stop conversion of injected channels, disable interruption of
+  *         end-of-conversion. Disable ADC peripheral if no regular conversion
+  *         is on going.
+  * @note   If ADC must be disabled and if conversion is on going on
+  *         regular group, function HAL_ADC_Stop must be used to stop both
+  *         injected and regular groups, and disable the ADC.
+  * @note   If injected group mode auto-injection is enabled,
+  *         function HAL_ADC_Stop must be used.
+  * @param  hadc ADC handle
+  * @retval None
+  */
+HAL_StatusTypeDef HAL_ADCEx_InjectedStop_IT(ADC_HandleTypeDef *hadc)
+{
+  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
+
+  /* Check the parameters */
+  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
+
+  /* Process locked */
+  __HAL_LOCK(hadc);
+
+  /* Stop potential conversion and disable ADC peripheral                     */
+  /* Conditioned to:                                                          */
+  /* - No conversion on the other group (regular group) is intended to        */
+  /*   continue (injected and regular groups stop conversion and ADC disable  */
+  /*   are common)                                                            */
+  /* - In case of auto-injection mode, HAL_ADC_Stop must be used.             */
+  if (((hadc->State & HAL_ADC_STATE_REG_BUSY) == RESET)  &&
+      HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO))
+  {
+    /* Stop potential conversion on going, on regular and injected groups */
+    /* Disable ADC peripheral */
+    __HAL_ADC_DISABLE(hadc);
+
+    /* Check if ADC is effectively disabled */
+    if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
+    {
+      /* Disable ADC end of conversion interrupt for injected channels */
+      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
+
+      /* Set ADC state */
+      ADC_STATE_CLR_SET(hadc->State,
+                        HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
+                        HAL_ADC_STATE_READY);
+    }
+  }
+  else
+  {
+    /* Update ADC state machine to error */
+    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
+
+    tmp_hal_status = HAL_ERROR;
+  }
+
+  /* Process unlocked */
+  __HAL_UNLOCK(hadc);
+
+  /* Return function status */
+  return tmp_hal_status;
+}
+
+/**
+  * @brief  Gets the converted value from data register of injected channel.
+  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
+  *         the configuration information for the specified ADC.
+  * @param  InjectedRank the ADC injected rank.
+  *          This parameter can be one of the following values:
+  *            @arg ADC_INJECTED_RANK_1: Injected Channel1 selected
+  *            @arg ADC_INJECTED_RANK_2: Injected Channel2 selected
+  *            @arg ADC_INJECTED_RANK_3: Injected Channel3 selected
+  *            @arg ADC_INJECTED_RANK_4: Injected Channel4 selected
+  * @retval None
+  */
+uint32_t HAL_ADCEx_InjectedGetValue(ADC_HandleTypeDef *hadc, uint32_t InjectedRank)
+{
+  __IO uint32_t tmp = 0U;
+
+  /* Check the parameters */
+  assert_param(IS_ADC_INJECTED_RANK(InjectedRank));
+
+  /* Clear injected group conversion flag to have similar behaviour as        */
+  /* regular group: reading data register also clears end of conversion flag. */
+  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC);
+
+  /* Return the selected ADC converted value */
+  switch (InjectedRank)
+  {
+    case ADC_INJECTED_RANK_4:
+    {
+      tmp =  hadc->Instance->JDR4;
+    }
+    break;
+    case ADC_INJECTED_RANK_3:
+    {
+      tmp =  hadc->Instance->JDR3;
+    }
+    break;
+    case ADC_INJECTED_RANK_2:
+    {
+      tmp =  hadc->Instance->JDR2;
+    }
+    break;
+    case ADC_INJECTED_RANK_1:
+    {
+      tmp =  hadc->Instance->JDR1;
+    }
+    break;
+    default:
+      break;
+  }
+  return tmp;
+}
+
+/**
+  * @brief  Enables ADC DMA request after last transfer (Multi-ADC mode) and enables ADC peripheral
+  *
+  * @note   Caution: This function must be used only with the ADC master.
+  *
+  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
+  *         the configuration information for the specified ADC.
+  * @param  pData   Pointer to buffer in which transferred from ADC peripheral to memory will be stored.
+  * @param  Length  The length of data to be transferred from ADC peripheral to memory.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_ADCEx_MultiModeStart_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
+{
+  __IO uint32_t counter = 0U;
+  ADC_Common_TypeDef *tmpADC_Common;
+  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
+  /* Check the parameters */
+  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
+  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
+  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
+
+  /* Process locked */
+  __HAL_LOCK(hadc);
+
+  /* Check if ADC peripheral is disabled in order to enable it and wait during
+     Tstab time the ADC's stabilization */
+  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
+  {
+    /* Enable the Peripheral */
+    __HAL_ADC_ENABLE(hadc);
+
+    /* Delay for temperature sensor stabilization time */
+    /* Compute number of CPU cycles to wait for */
+    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
+    while (counter != 0U)
+    {
+      counter--;
+    }
+  }
+
+  /* Start conversion if ADC is effectively enabled */
+  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
+  {
+    /* Set ADC state                                                          */
+    /* - Clear state bitfield related to regular group conversion results     */
+    /* - Set state bitfield related to regular group operation                */
+    ADC_STATE_CLR_SET(hadc->State,
+                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
+                      HAL_ADC_STATE_REG_BUSY);
+
+    /* If conversions on group regular are also triggering group injected,    */
+    /* update ADC state.                                                      */
+    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
+    {
+      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
+    }
+
+    /* State machine update: Check if an injected conversion is ongoing */
+    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
+    {
+      /* Reset ADC error code fields related to conversions on group regular */
+      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
+    }
+    else
+    {
+      /* Reset ADC all error code fields */
+      ADC_CLEAR_ERRORCODE(hadc);
+    }
+
+    /* Process unlocked */
+    /* Unlock before starting ADC conversions: in case of potential           */
+    /* interruption, to let the process to ADC IRQ Handler.                   */
+    __HAL_UNLOCK(hadc);
+
+    /* Set the DMA transfer complete callback */
+    hadc->DMA_Handle->XferCpltCallback = ADC_MultiModeDMAConvCplt;
+
+    /* Set the DMA half transfer complete callback */
+    hadc->DMA_Handle->XferHalfCpltCallback = ADC_MultiModeDMAHalfConvCplt;
+
+    /* Set the DMA error callback */
+    hadc->DMA_Handle->XferErrorCallback = ADC_MultiModeDMAError ;
+
+    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
+    /* start (in case of SW start):                                           */
+
+    /* Clear regular group conversion flag and overrun flag */
+    /* (To ensure of no unknown state from potential previous ADC operations) */
+    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
+
+    /* Enable ADC overrun interrupt */
+    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
+
+    /* Pointer to the common control register to which is belonging hadc    */
+    /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
+    /* control register)                                                    */
+    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
+
+    if (hadc->Init.DMAContinuousRequests != DISABLE)
+    {
+      /* Enable the selected ADC DMA request after last transfer */
+      tmpADC_Common->CCR |= ADC_CCR_DDS;
+    }
+    else
+    {
+      /* Disable the selected ADC EOC rising on each regular channel conversion */
+      tmpADC_Common->CCR &= ~ADC_CCR_DDS;
+    }
+
+    /* Enable the DMA Stream */
+    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&tmpADC_Common->CDR, (uint32_t)pData, Length);
+
+    /* if no external trigger present enable software conversion of regular channels */
+    if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
+    {
+      /* Enable the selected ADC software conversion for regular group */
+      hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
+    }
+  }
+  else
+  {
+    /* Update ADC state machine to error */
+    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
+
+    /* Set ADC error code to ADC IP internal error */
+    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
+  }
+
+  /* Return function status */
+  return tmp_hal_status;
+}
+
+/**
+  * @brief  Disables ADC DMA (multi-ADC mode) and disables ADC peripheral
+  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
+  *         the configuration information for the specified ADC.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_ADCEx_MultiModeStop_DMA(ADC_HandleTypeDef *hadc)
+{
+  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
+  ADC_Common_TypeDef *tmpADC_Common;
+
+  /* Check the parameters */
+  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
+
+  /* Process locked */
+  __HAL_LOCK(hadc);
+
+  /* Stop potential conversion on going, on regular and injected groups */
+  /* Disable ADC peripheral */
+  __HAL_ADC_DISABLE(hadc);
+
+  /* Pointer to the common control register to which is belonging hadc    */
+  /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
+  /* control register)                                                    */
+  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
+
+  /* Check if ADC is effectively disabled */
+  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
+  {
+    /* Disable the selected ADC DMA mode for multimode */
+    tmpADC_Common->CCR &= ~ADC_CCR_DDS;
+
+    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
+    /* DMA transfer is on going)                                              */
+    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
+
+    /* Disable ADC overrun interrupt */
+    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
+
+    /* Set ADC state */
+    ADC_STATE_CLR_SET(hadc->State,
+                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
+                      HAL_ADC_STATE_READY);
+  }
+
+  /* Process unlocked */
+  __HAL_UNLOCK(hadc);
+
+  /* Return function status */
+  return tmp_hal_status;
+}
+
+/**
+  * @brief  Returns the last ADC1, ADC2 and ADC3 regular conversions results
+  *         data in the selected multi mode.
+  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
+  *         the configuration information for the specified ADC.
+  * @retval The converted data value.
+  */
+uint32_t HAL_ADCEx_MultiModeGetValue(ADC_HandleTypeDef *hadc)
+{
+  ADC_Common_TypeDef *tmpADC_Common;
+
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hadc);
+
+  /* Pointer to the common control register to which is belonging hadc    */
+  /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
+  /* control register)                                                    */
+  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
+
+  /* Return the multi mode conversion value */
+  return tmpADC_Common->CDR;
+}
+
+/**
+  * @brief  Injected conversion complete callback in non blocking mode
+  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
+  *         the configuration information for the specified ADC.
+  * @retval None
+  */
+__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(hadc);
+  /* NOTE : This function Should not be modified, when the callback is needed,
+            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Configures for the selected ADC injected channel its corresponding
+  *         rank in the sequencer and its sample time.
+  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
+  *         the configuration information for the specified ADC.
+  * @param  sConfigInjected ADC configuration structure for injected channel.
+  * @retval None
+  */
+HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc, ADC_InjectionConfTypeDef *sConfigInjected)
+{
+
+#ifdef USE_FULL_ASSERT
+  uint32_t tmp = 0U;
+
+#endif /* USE_FULL_ASSERT  */
+
+  ADC_Common_TypeDef *tmpADC_Common;
+
+  /* Check the parameters */
+  assert_param(IS_ADC_CHANNEL(sConfigInjected->InjectedChannel));
+  assert_param(IS_ADC_INJECTED_RANK(sConfigInjected->InjectedRank));
+  assert_param(IS_ADC_SAMPLE_TIME(sConfigInjected->InjectedSamplingTime));
+  assert_param(IS_ADC_EXT_INJEC_TRIG(sConfigInjected->ExternalTrigInjecConv));
+  assert_param(IS_ADC_INJECTED_LENGTH(sConfigInjected->InjectedNbrOfConversion));
+  assert_param(IS_FUNCTIONAL_STATE(sConfigInjected->AutoInjectedConv));
+  assert_param(IS_FUNCTIONAL_STATE(sConfigInjected->InjectedDiscontinuousConvMode));
+
+#ifdef USE_FULL_ASSERT
+  tmp = ADC_GET_RESOLUTION(hadc);
+  assert_param(IS_ADC_RANGE(tmp, sConfigInjected->InjectedOffset));
+#endif /* USE_FULL_ASSERT  */
+
+  if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
+  {
+    assert_param(IS_ADC_EXT_INJEC_TRIG_EDGE(sConfigInjected->ExternalTrigInjecConvEdge));
+  }
+
+  /* Process locked */
+  __HAL_LOCK(hadc);
+
+  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
+  if (sConfigInjected->InjectedChannel > ADC_CHANNEL_9)
+  {
+    /* Clear the old sample time */
+    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfigInjected->InjectedChannel);
+
+    /* Set the new sample time */
+    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
+  }
+  else /* ADC_Channel include in ADC_Channel_[0..9] */
+  {
+    /* Clear the old sample time */
+    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfigInjected->InjectedChannel);
+
+    /* Set the new sample time */
+    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfigInjected->InjectedSamplingTime, sConfigInjected->InjectedChannel);
+  }
+
+  /*---------------------------- ADCx JSQR Configuration -----------------*/
+  hadc->Instance->JSQR &= ~(ADC_JSQR_JL);
+  hadc->Instance->JSQR |=  ADC_SQR1(sConfigInjected->InjectedNbrOfConversion);
+
+  /* Rank configuration */
+
+  /* Clear the old SQx bits for the selected rank */
+  hadc->Instance->JSQR &= ~ADC_JSQR(ADC_JSQR_JSQ1, sConfigInjected->InjectedRank, sConfigInjected->InjectedNbrOfConversion);
+
+  /* Set the SQx bits for the selected rank */
+  hadc->Instance->JSQR |= ADC_JSQR(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank, sConfigInjected->InjectedNbrOfConversion);
+
+  /* Enable external trigger if trigger selection is different of software  */
+  /* start.                                                                 */
+  /* Note: This configuration keeps the hardware feature of parameter       */
+  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
+  /*       software start.                                                  */
+  if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
+  {
+    /* Select external trigger to start conversion */
+    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
+    hadc->Instance->CR2 |=  sConfigInjected->ExternalTrigInjecConv;
+
+    /* Select external trigger polarity */
+    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);
+    hadc->Instance->CR2 |= sConfigInjected->ExternalTrigInjecConvEdge;
+  }
+  else
+  {
+    /* Reset the external trigger */
+    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTSEL);
+    hadc->Instance->CR2 &= ~(ADC_CR2_JEXTEN);
+  }
+
+  if (sConfigInjected->AutoInjectedConv != DISABLE)
+  {
+    /* Enable the selected ADC automatic injected group conversion */
+    hadc->Instance->CR1 |= ADC_CR1_JAUTO;
+  }
+  else
+  {
+    /* Disable the selected ADC automatic injected group conversion */
+    hadc->Instance->CR1 &= ~(ADC_CR1_JAUTO);
+  }
+
+  if (sConfigInjected->InjectedDiscontinuousConvMode != DISABLE)
+  {
+    /* Enable the selected ADC injected discontinuous mode */
+    hadc->Instance->CR1 |= ADC_CR1_JDISCEN;
+  }
+  else
+  {
+    /* Disable the selected ADC injected discontinuous mode */
+    hadc->Instance->CR1 &= ~(ADC_CR1_JDISCEN);
+  }
+
+  switch (sConfigInjected->InjectedRank)
+  {
+    case 1U:
+      /* Set injected channel 1 offset */
+      hadc->Instance->JOFR1 &= ~(ADC_JOFR1_JOFFSET1);
+      hadc->Instance->JOFR1 |= sConfigInjected->InjectedOffset;
+      break;
+    case 2U:
+      /* Set injected channel 2 offset */
+      hadc->Instance->JOFR2 &= ~(ADC_JOFR2_JOFFSET2);
+      hadc->Instance->JOFR2 |= sConfigInjected->InjectedOffset;
+      break;
+    case 3U:
+      /* Set injected channel 3 offset */
+      hadc->Instance->JOFR3 &= ~(ADC_JOFR3_JOFFSET3);
+      hadc->Instance->JOFR3 |= sConfigInjected->InjectedOffset;
+      break;
+    default:
+      /* Set injected channel 4 offset */
+      hadc->Instance->JOFR4 &= ~(ADC_JOFR4_JOFFSET4);
+      hadc->Instance->JOFR4 |= sConfigInjected->InjectedOffset;
+      break;
+  }
+
+  /* Pointer to the common control register to which is belonging hadc    */
+  /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
+  /* control register)                                                    */
+  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
+
+  /* if ADC1 Channel_18 is selected enable VBAT Channel */
+  if ((hadc->Instance == ADC1) && (sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT))
+  {
+    /* Enable the VBAT channel*/
+    tmpADC_Common->CCR |= ADC_CCR_VBATE;
+  }
+
+  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
+  if ((hadc->Instance == ADC1) && ((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR) || (sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)))
+  {
+    /* Enable the TSVREFE channel*/
+    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
+  }
+
+  /* Process unlocked */
+  __HAL_UNLOCK(hadc);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Configures the ADC multi-mode
+  * @param  hadc       pointer to a ADC_HandleTypeDef structure that contains
+  *                     the configuration information for the specified ADC.
+  * @param  multimode  pointer to an ADC_MultiModeTypeDef structure that contains
+  *                     the configuration information for  multimode.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
+{
+
+  ADC_Common_TypeDef *tmpADC_Common;
+
+  /* Check the parameters */
+  assert_param(IS_ADC_MODE(multimode->Mode));
+  assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
+  assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
+
+  /* Process locked */
+  __HAL_LOCK(hadc);
+
+  /* Pointer to the common control register to which is belonging hadc    */
+  /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
+  /* control register)                                                    */
+  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
+
+  /* Set ADC mode */
+  tmpADC_Common->CCR &= ~(ADC_CCR_MULTI);
+  tmpADC_Common->CCR |= multimode->Mode;
+
+  /* Set the ADC DMA access mode */
+  tmpADC_Common->CCR &= ~(ADC_CCR_DMA);
+  tmpADC_Common->CCR |= multimode->DMAAccessMode;
+
+  /* Set delay between two sampling phases */
+  tmpADC_Common->CCR &= ~(ADC_CCR_DELAY);
+  tmpADC_Common->CCR |= multimode->TwoSamplingDelay;
+
+  /* Process unlocked */
+  __HAL_UNLOCK(hadc);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @brief  DMA transfer complete callback.
+  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
+  *                the configuration information for the specified DMA module.
+  * @retval None
+  */
+static void ADC_MultiModeDMAConvCplt(DMA_HandleTypeDef *hdma)
+{
+  /* Retrieve ADC handle corresponding to current DMA handle */
+  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+  /* Update state machine on conversion status if not in error state */
+  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
+  {
+    /* Update ADC state machine */
+    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
+
+    /* Determine whether any further conversion upcoming on group regular   */
+    /* by external trigger, continuous mode or scan sequence on going.      */
+    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
+    /*       The test of scan sequence on going is done either with scan    */
+    /*       sequence disabled or with end of conversion flag set to        */
+    /*       of end of sequence.                                            */
+    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
+        (hadc->Init.ContinuousConvMode == DISABLE)            &&
+        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
+         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
+    {
+      /* Disable ADC end of single conversion interrupt on group regular */
+      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
+      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
+      /* by overrun IRQ process below.                                      */
+      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
+
+      /* Set ADC state */
+      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
+
+      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
+      {
+        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
+      }
+    }
+
+    /* Conversion complete callback */
+    HAL_ADC_ConvCpltCallback(hadc);
+  }
+  else
+  {
+    /* Call DMA error callback */
+    hadc->DMA_Handle->XferErrorCallback(hdma);
+  }
+}
+
+/**
+  * @brief  DMA half transfer complete callback.
+  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
+  *                the configuration information for the specified DMA module.
+  * @retval None
+  */
+static void ADC_MultiModeDMAHalfConvCplt(DMA_HandleTypeDef *hdma)
+{
+  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+  /* Conversion complete callback */
+  HAL_ADC_ConvHalfCpltCallback(hadc);
+}
+
+/**
+  * @brief  DMA error callback
+  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
+  *                the configuration information for the specified DMA module.
+  * @retval None
+  */
+static void ADC_MultiModeDMAError(DMA_HandleTypeDef *hdma)
+{
+  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+  hadc->State = HAL_ADC_STATE_ERROR_DMA;
+  /* Set ADC error code to DMA error */
+  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
+  HAL_ADC_ErrorCallback(hadc);
+}
+
+/**
+  * @}
+  */
+
+#endif /* HAL_ADC_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c
new file mode 100644
index 0000000..c3d2ba8
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_cortex.c
@@ -0,0 +1,538 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_hal_cortex.c
+  * @author  MCD Application Team
+  * @brief   CORTEX HAL module driver.
+  *          This file provides firmware functions to manage the following 
+  *          functionalities of the CORTEX:
+  *           + Initialization and de-initialization functions
+  *           + Peripheral Control functions 
+  *
+  @verbatim  
+  ==============================================================================
+                        ##### How to use this driver #####
+  ==============================================================================
+
+    [..]  
+    *** How to configure Interrupts using CORTEX HAL driver ***
+    ===========================================================
+    [..]     
+    This section provides functions allowing to configure the NVIC interrupts (IRQ).
+    The Cortex-M4 exceptions are managed by CMSIS functions.
+   
+    (#) Configure the NVIC Priority Grouping using HAL_NVIC_SetPriorityGrouping()
+        function according to the following table.
+    (#) Configure the priority of the selected IRQ Channels using HAL_NVIC_SetPriority(). 
+    (#) Enable the selected IRQ Channels using HAL_NVIC_EnableIRQ().
+    (#) please refer to programming manual for details in how to configure priority. 
+      
+     -@- When the NVIC_PRIORITYGROUP_0 is selected, IRQ preemption is no more possible. 
+         The pending IRQ priority will be managed only by the sub priority.
+   
+     -@- IRQ priority order (sorted by highest to lowest priority):
+        (+@) Lowest preemption priority
+        (+@) Lowest sub priority
+        (+@) Lowest hardware priority (IRQ number)
+ 
+    [..]  
+    *** How to configure Systick using CORTEX HAL driver ***
+    ========================================================
+    [..]
+    Setup SysTick Timer for time base.
+           
+   (+) The HAL_SYSTICK_Config() function calls the SysTick_Config() function which
+       is a CMSIS function that:
+        (++) Configures the SysTick Reload register with value passed as function parameter.
+        (++) Configures the SysTick IRQ priority to the lowest value 0x0F.
+        (++) Resets the SysTick Counter register.
+        (++) Configures the SysTick Counter clock source to be Core Clock Source (HCLK).
+        (++) Enables the SysTick Interrupt.
+        (++) Starts the SysTick Counter.
+    
+   (+) You can change the SysTick Clock source to be HCLK_Div8 by calling the macro
+       __HAL_CORTEX_SYSTICKCLK_CONFIG(SYSTICK_CLKSOURCE_HCLK_DIV8) just after the
+       HAL_SYSTICK_Config() function call. The __HAL_CORTEX_SYSTICKCLK_CONFIG() macro is defined
+       inside the stm32f4xx_hal_cortex.h file.
+
+   (+) You can change the SysTick IRQ priority by calling the
+       HAL_NVIC_SetPriority(SysTick_IRQn,...) function just after the HAL_SYSTICK_Config() function 
+       call. The HAL_NVIC_SetPriority() call the NVIC_SetPriority() function which is a CMSIS function.
+
+   (+) To adjust the SysTick time base, use the following formula:
+                            
+       Reload Value = SysTick Counter Clock (Hz) x  Desired Time base (s)
+       (++) Reload Value is the parameter to be passed for HAL_SYSTICK_Config() function
+       (++) Reload Value should not exceed 0xFFFFFF
+   
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file in
+  * the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx_hal.h"
+
+/** @addtogroup STM32F4xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup CORTEX CORTEX
+  * @brief CORTEX HAL module driver
+  * @{
+  */
+
+#ifdef HAL_CORTEX_MODULE_ENABLED
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+/* Private functions ---------------------------------------------------------*/
+/* Exported functions --------------------------------------------------------*/
+
+/** @defgroup CORTEX_Exported_Functions CORTEX Exported Functions
+  * @{
+  */
+
+
+/** @defgroup CORTEX_Exported_Functions_Group1 Initialization and de-initialization functions
+ *  @brief    Initialization and Configuration functions 
+ *
+@verbatim    
+  ==============================================================================
+              ##### Initialization and de-initialization functions #####
+  ==============================================================================
+    [..]
+      This section provides the CORTEX HAL driver functions allowing to configure Interrupts
+      Systick functionalities 
+
+@endverbatim
+  * @{
+  */
+
+
+/**
+  * @brief  Sets the priority grouping field (preemption priority and subpriority)
+  *         using the required unlock sequence.
+  * @param  PriorityGroup The priority grouping bits length. 
+  *         This parameter can be one of the following values:
+  *         @arg NVIC_PRIORITYGROUP_0: 0 bits for preemption priority
+  *                                    4 bits for subpriority
+  *         @arg NVIC_PRIORITYGROUP_1: 1 bits for preemption priority
+  *                                    3 bits for subpriority
+  *         @arg NVIC_PRIORITYGROUP_2: 2 bits for preemption priority
+  *                                    2 bits for subpriority
+  *         @arg NVIC_PRIORITYGROUP_3: 3 bits for preemption priority
+  *                                    1 bits for subpriority
+  *         @arg NVIC_PRIORITYGROUP_4: 4 bits for preemption priority
+  *                                    0 bits for subpriority
+  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
+  *         The pending IRQ priority will be managed only by the subpriority. 
+  * @retval None
+  */
+void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
+{
+  /* Check the parameters */
+  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
+  
+  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
+  NVIC_SetPriorityGrouping(PriorityGroup);
+}
+
+/**
+  * @brief  Sets the priority of an interrupt.
+  * @param  IRQn External interrupt number.
+  *         This parameter can be an enumerator of IRQn_Type enumeration
+  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
+  * @param  PreemptPriority The preemption priority for the IRQn channel.
+  *         This parameter can be a value between 0 and 15
+  *         A lower priority value indicates a higher priority 
+  * @param  SubPriority the subpriority level for the IRQ channel.
+  *         This parameter can be a value between 0 and 15
+  *         A lower priority value indicates a higher priority.          
+  * @retval None
+  */
+void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
+{ 
+  uint32_t prioritygroup = 0x00U;
+  
+  /* Check the parameters */
+  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
+  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
+  
+  prioritygroup = NVIC_GetPriorityGrouping();
+  
+  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
+}
+
+/**
+  * @brief  Enables a device specific interrupt in the NVIC interrupt controller.
+  * @note   To configure interrupts priority correctly, the NVIC_PriorityGroupConfig()
+  *         function should be called before. 
+  * @param  IRQn External interrupt number.
+  *         This parameter can be an enumerator of IRQn_Type enumeration
+  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
+  * @retval None
+  */
+void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
+{
+  /* Check the parameters */
+  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
+  
+  /* Enable interrupt */
+  NVIC_EnableIRQ(IRQn);
+}
+
+/**
+  * @brief  Disables a device specific interrupt in the NVIC interrupt controller.
+  * @param  IRQn External interrupt number.
+  *         This parameter can be an enumerator of IRQn_Type enumeration
+  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
+  * @retval None
+  */
+void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
+{
+  /* Check the parameters */
+  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
+  
+  /* Disable interrupt */
+  NVIC_DisableIRQ(IRQn);
+}
+
+/**
+  * @brief  Initiates a system reset request to reset the MCU.
+  * @retval None
+  */
+void HAL_NVIC_SystemReset(void)
+{
+  /* System Reset */
+  NVIC_SystemReset();
+}
+
+/**
+  * @brief  Initializes the System Timer and its interrupt, and starts the System Tick Timer.
+  *         Counter is in free running mode to generate periodic interrupts.
+  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
+  * @retval status:  - 0  Function succeeded.
+  *                  - 1  Function failed.
+  */
+uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
+{
+   return SysTick_Config(TicksNumb);
+}
+/**
+  * @}
+  */
+
+/** @defgroup CORTEX_Exported_Functions_Group2 Peripheral Control functions
+ *  @brief   Cortex control functions 
+ *
+@verbatim   
+  ==============================================================================
+                      ##### Peripheral Control functions #####
+  ==============================================================================  
+    [..]
+      This subsection provides a set of functions allowing to control the CORTEX
+      (NVIC, SYSTICK, MPU) functionalities. 
+ 
+      
+@endverbatim
+  * @{
+  */
+
+#if (__MPU_PRESENT == 1U)
+/**
+  * @brief  Disables the MPU
+  * @retval None
+  */
+void HAL_MPU_Disable(void)
+{
+  /* Make sure outstanding transfers are done */
+  __DMB();
+
+  /* Disable fault exceptions */
+  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
+  
+  /* Disable the MPU and clear the control register*/
+  MPU->CTRL = 0U;
+}
+
+/**
+  * @brief  Enable the MPU.
+  * @param  MPU_Control Specifies the control mode of the MPU during hard fault, 
+  *          NMI, FAULTMASK and privileged access to the default memory 
+  *          This parameter can be one of the following values:
+  *            @arg MPU_HFNMI_PRIVDEF_NONE
+  *            @arg MPU_HARDFAULT_NMI
+  *            @arg MPU_PRIVILEGED_DEFAULT
+  *            @arg MPU_HFNMI_PRIVDEF
+  * @retval None
+  */
+void HAL_MPU_Enable(uint32_t MPU_Control)
+{
+  /* Enable the MPU */
+  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
+  
+  /* Enable fault exceptions */
+  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
+  
+  /* Ensure MPU setting take effects */
+  __DSB();
+  __ISB();
+}
+
+/**
+  * @brief  Enables the MPU Region.
+  * @retval None
+  */
+void HAL_MPU_EnableRegion(uint32_t RegionNumber)
+{
+  /* Check the parameters */
+  assert_param(IS_MPU_REGION_NUMBER(RegionNumber));
+
+  /* Set the Region number */
+  MPU->RNR = RegionNumber;
+
+  /* Enable the Region */
+  SET_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
+}
+
+/**
+  * @brief  Disables the MPU Region.
+  * @retval None
+  */
+void HAL_MPU_DisableRegion(uint32_t RegionNumber)
+{
+  /* Check the parameters */
+  assert_param(IS_MPU_REGION_NUMBER(RegionNumber));
+
+  /* Set the Region number */
+  MPU->RNR = RegionNumber;
+
+  /* Disable the Region */
+  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
+}
+
+/**
+  * @brief  Initializes and configures the Region and the memory to be protected.
+  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
+  *                the initialization and configuration information.
+  * @retval None
+  */
+void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
+{
+  /* Check the parameters */
+  assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
+  assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));
+  assert_param(IS_MPU_INSTRUCTION_ACCESS(MPU_Init->DisableExec));
+  assert_param(IS_MPU_REGION_PERMISSION_ATTRIBUTE(MPU_Init->AccessPermission));
+  assert_param(IS_MPU_TEX_LEVEL(MPU_Init->TypeExtField));
+  assert_param(IS_MPU_ACCESS_SHAREABLE(MPU_Init->IsShareable));
+  assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
+  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
+  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
+  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
+
+  /* Set the Region number */
+  MPU->RNR = MPU_Init->Number;
+
+  /* Disable the Region */
+  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
+
+  /* Apply configuration */
+  MPU->RBAR = MPU_Init->BaseAddress;
+  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
+              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
+              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
+              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
+              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
+              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
+              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
+              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
+              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
+}
+#endif /* __MPU_PRESENT */
+
+/**
+  * @brief  Clear pending events.
+  * @retval None
+  */
+void HAL_CORTEX_ClearEvent(void)
+{
+  __SEV();
+  __WFE();
+}
+
+/**
+  * @brief  Gets the priority grouping field from the NVIC Interrupt Controller.
+  * @retval Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field)
+  */
+uint32_t HAL_NVIC_GetPriorityGrouping(void)
+{
+  /* Get the PRIGROUP[10:8] field value */
+  return NVIC_GetPriorityGrouping();
+}
+
+/**
+  * @brief  Gets the priority of an interrupt.
+  * @param  IRQn External interrupt number.
+  *         This parameter can be an enumerator of IRQn_Type enumeration
+  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
+  * @param   PriorityGroup the priority grouping bits length.
+  *         This parameter can be one of the following values:
+  *           @arg NVIC_PRIORITYGROUP_0: 0 bits for preemption priority
+  *                                      4 bits for subpriority
+  *           @arg NVIC_PRIORITYGROUP_1: 1 bits for preemption priority
+  *                                      3 bits for subpriority
+  *           @arg NVIC_PRIORITYGROUP_2: 2 bits for preemption priority
+  *                                      2 bits for subpriority
+  *           @arg NVIC_PRIORITYGROUP_3: 3 bits for preemption priority
+  *                                      1 bits for subpriority
+  *           @arg NVIC_PRIORITYGROUP_4: 4 bits for preemption priority
+  *                                      0 bits for subpriority
+  * @param  pPreemptPriority Pointer on the Preemptive priority value (starting from 0).
+  * @param  pSubPriority Pointer on the Subpriority value (starting from 0).
+  * @retval None
+  */
+void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint32_t *pSubPriority)
+{
+  /* Check the parameters */
+  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
+ /* Get priority for Cortex-M system or device specific interrupts */
+  NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
+}
+
+/**
+  * @brief  Sets Pending bit of an external interrupt.
+  * @param  IRQn External interrupt number
+  *         This parameter can be an enumerator of IRQn_Type enumeration
+  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
+  * @retval None
+  */
+void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
+{
+  /* Check the parameters */
+  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
+  
+  /* Set interrupt pending */
+  NVIC_SetPendingIRQ(IRQn);
+}
+
+/**
+  * @brief  Gets Pending Interrupt (reads the pending register in the NVIC 
+  *         and returns the pending bit for the specified interrupt).
+  * @param  IRQn External interrupt number.
+  *          This parameter can be an enumerator of IRQn_Type enumeration
+  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
+  * @retval status: - 0  Interrupt status is not pending.
+  *                 - 1  Interrupt status is pending.
+  */
+uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)
+{
+  /* Check the parameters */
+  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
+  
+  /* Return 1 if pending else 0 */
+  return NVIC_GetPendingIRQ(IRQn);
+}
+
+/**
+  * @brief  Clears the pending bit of an external interrupt.
+  * @param  IRQn External interrupt number.
+  *         This parameter can be an enumerator of IRQn_Type enumeration
+  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
+  * @retval None
+  */
+void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
+{
+  /* Check the parameters */
+  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
+  
+  /* Clear pending interrupt */
+  NVIC_ClearPendingIRQ(IRQn);
+}
+
+/**
+  * @brief Gets active interrupt ( reads the active register in NVIC and returns the active bit).
+  * @param IRQn External interrupt number
+  *         This parameter can be an enumerator of IRQn_Type enumeration
+  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
+  * @retval status: - 0  Interrupt status is not pending.
+  *                 - 1  Interrupt status is pending.
+  */
+uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn)
+{
+  /* Check the parameters */
+  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
+  
+  /* Return 1 if active else 0 */
+  return NVIC_GetActive(IRQn);
+}
+
+/**
+  * @brief  Configures the SysTick clock source.
+  * @param  CLKSource specifies the SysTick clock source.
+  *          This parameter can be one of the following values:
+  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
+  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
+  * @retval None
+  */
+void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
+{
+  /* Check the parameters */
+  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
+  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
+  {
+    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
+  }
+  else
+  {
+    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
+  }
+}
+
+/**
+  * @brief  This function handles SYSTICK interrupt request.
+  * @retval None
+  */
+void HAL_SYSTICK_IRQHandler(void)
+{
+  HAL_SYSTICK_Callback();
+}
+
+/**
+  * @brief  SYSTICK callback.
+  * @retval None
+  */
+__weak void HAL_SYSTICK_Callback(void)
+{
+  /* NOTE : This function Should not be modified, when the callback is needed,
+            the HAL_SYSTICK_Callback could be implemented in the user file
+   */
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* HAL_CORTEX_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_dma.c b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_dma.c
new file mode 100644
index 0000000..3dbb477
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_dma.c
@@ -0,0 +1,1305 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_hal_dma.c
+  * @author  MCD Application Team
+  * @brief   DMA HAL module driver.
+  *    
+  *          This file provides firmware functions to manage the following 
+  *          functionalities of the Direct Memory Access (DMA) peripheral:
+  *           + Initialization and de-initialization functions
+  *           + IO operation functions
+  *           + Peripheral State and errors functions
+  @verbatim     
+  ==============================================================================
+                        ##### How to use this driver #####
+  ==============================================================================
+  [..]
+   (#) Enable and configure the peripheral to be connected to the DMA Stream
+       (except for internal SRAM/FLASH memories: no initialization is 
+       necessary) please refer to Reference manual for connection between peripherals
+       and DMA requests.
+
+   (#) For a given Stream, program the required configuration through the following parameters:
+       Transfer Direction, Source and Destination data formats, 
+       Circular, Normal or peripheral flow control mode, Stream Priority level, 
+       Source and Destination Increment mode, FIFO mode and its Threshold (if needed), 
+       Burst mode for Source and/or Destination (if needed) using HAL_DMA_Init() function.
+
+   -@-   Prior to HAL_DMA_Init() the clock must be enabled for DMA through the following macros:
+         __HAL_RCC_DMA1_CLK_ENABLE() or __HAL_RCC_DMA2_CLK_ENABLE().
+
+     *** Polling mode IO operation ***
+     =================================
+    [..]
+          (+) Use HAL_DMA_Start() to start DMA transfer after the configuration of Source 
+              address and destination address and the Length of data to be transferred.
+          (+) Use HAL_DMA_PollForTransfer() to poll for the end of current transfer, in this  
+              case a fixed Timeout can be configured by User depending from his application.
+          (+) Use HAL_DMA_Abort() function to abort the current transfer.
+
+     *** Interrupt mode IO operation ***
+     ===================================
+    [..]
+          (+) Configure the DMA interrupt priority using HAL_NVIC_SetPriority()
+          (+) Enable the DMA IRQ handler using HAL_NVIC_EnableIRQ() 
+          (+) Use HAL_DMA_Start_IT() to start DMA transfer after the configuration of  
+              Source address and destination address and the Length of data to be transferred. In this 
+              case the DMA interrupt is configured 
+          (+) Use HAL_DMA_IRQHandler() called under DMA_IRQHandler() Interrupt subroutine
+          (+) At the end of data transfer HAL_DMA_IRQHandler() function is executed and user can 
+              add his own function by customization of function pointer XferCpltCallback and 
+              XferErrorCallback (i.e a member of DMA handle structure).
+    [..]
+     (#) Use HAL_DMA_GetState() function to return the DMA state and HAL_DMA_GetError() in case of error 
+         detection.
+
+     (#) Use HAL_DMA_Abort_IT() function to abort the current transfer
+
+     -@-   In Memory-to-Memory transfer mode, Circular mode is not allowed.
+
+     -@-   The FIFO is used mainly to reduce bus usage and to allow data packing/unpacking: it is
+           possible to set different Data Sizes for the Peripheral and the Memory (ie. you can set
+           Half-Word data size for the peripheral to access its data register and set Word data size
+           for the Memory to gain in access time. Each two half words will be packed and written in
+           a single access to a Word in the Memory).
+
+     -@-   When FIFO is disabled, it is not allowed to configure different Data Sizes for Source
+           and Destination. In this case the Peripheral Data Size will be applied to both Source
+           and Destination.
+
+     *** DMA HAL driver macros list ***
+     =============================================
+     [..]
+       Below the list of most used macros in DMA HAL driver.
+       
+      (+) __HAL_DMA_ENABLE: Enable the specified DMA Stream.
+      (+) __HAL_DMA_DISABLE: Disable the specified DMA Stream.
+      (+) __HAL_DMA_GET_IT_SOURCE: Check whether the specified DMA Stream interrupt has occurred or not. 
+
+     [..]
+      (@) You can refer to the DMA HAL driver header file for more useful macros
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file in
+  * the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */ 
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx_hal.h"
+
+/** @addtogroup STM32F4xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup DMA DMA
+  * @brief DMA HAL module driver
+  * @{
+  */
+
+#ifdef HAL_DMA_MODULE_ENABLED
+
+/* Private types -------------------------------------------------------------*/
+typedef struct
+{
+  __IO uint32_t ISR;   /*!< DMA interrupt status register */
+  __IO uint32_t Reserved0;
+  __IO uint32_t IFCR;  /*!< DMA interrupt flag clear register */
+} DMA_Base_Registers;
+
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/** @addtogroup DMA_Private_Constants
+ * @{
+ */
+ #define HAL_TIMEOUT_DMA_ABORT    5U  /* 5 ms */
+/**
+  * @}
+  */
+/* Private macros ------------------------------------------------------------*/
+/* Private functions ---------------------------------------------------------*/
+/** @addtogroup DMA_Private_Functions
+  * @{
+  */
+static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength);
+static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma);
+static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma);
+
+/**
+  * @}
+  */  
+
+/* Exported functions ---------------------------------------------------------*/
+/** @addtogroup DMA_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup DMA_Exported_Functions_Group1
+  *
+@verbatim
+ ===============================================================================
+             ##### Initialization and de-initialization functions  #####
+ ===============================================================================
+    [..]
+    This section provides functions allowing to initialize the DMA Stream source
+    and destination addresses, incrementation and data sizes, transfer direction, 
+    circular/normal mode selection, memory-to-memory mode selection and Stream priority value.
+    [..]
+    The HAL_DMA_Init() function follows the DMA configuration procedures as described in
+    reference manual.
+
+@endverbatim
+  * @{
+  */
+  
+/**
+  * @brief  Initialize the DMA according to the specified
+  *         parameters in the DMA_InitTypeDef and create the associated handle.
+  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
+  *               the configuration information for the specified DMA Stream.  
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
+{
+  uint32_t tmp = 0U;
+  uint32_t tickstart = HAL_GetTick();
+  DMA_Base_Registers *regs;
+
+  /* Check the DMA peripheral state */
+  if(hdma == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
+  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
+  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
+  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
+  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
+  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
+  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
+  assert_param(IS_DMA_MODE(hdma->Init.Mode));
+  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
+  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
+  /* Check the memory burst, peripheral burst and FIFO threshold parameters only
+     when FIFO mode is enabled */
+  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
+  {
+    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
+    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
+    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
+  }
+
+  /* Change DMA peripheral state */
+  hdma->State = HAL_DMA_STATE_BUSY;
+
+  /* Allocate lock resource */
+  __HAL_UNLOCK(hdma);
+  
+  /* Disable the peripheral */
+  __HAL_DMA_DISABLE(hdma);
+  
+  /* Check if the DMA Stream is effectively disabled */
+  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
+  {
+    /* Check for the Timeout */
+    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
+    {
+      /* Update error code */
+      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
+      
+      /* Change the DMA state */
+      hdma->State = HAL_DMA_STATE_TIMEOUT;
+      
+      return HAL_TIMEOUT;
+    }
+  }
+  
+  /* Get the CR register value */
+  tmp = hdma->Instance->CR;
+
+  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
+  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
+                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
+                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
+                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));
+
+  /* Prepare the DMA Stream configuration */
+  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
+          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
+          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
+          hdma->Init.Mode                | hdma->Init.Priority;
+
+  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
+  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
+  {
+    /* Get memory burst and peripheral burst */
+    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
+  }
+  
+  /* Write to DMA Stream CR register */
+  hdma->Instance->CR = tmp;  
+
+  /* Get the FCR register value */
+  tmp = hdma->Instance->FCR;
+
+  /* Clear Direct mode and FIFO threshold bits */
+  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
+
+  /* Prepare the DMA Stream FIFO configuration */
+  tmp |= hdma->Init.FIFOMode;
+
+  /* The FIFO threshold is not used when the FIFO mode is disabled */
+  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
+  {
+    /* Get the FIFO threshold */
+    tmp |= hdma->Init.FIFOThreshold;
+    
+    /* Check compatibility between FIFO threshold level and size of the memory burst */
+    /* for INCR4, INCR8, INCR16 bursts */
+    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
+    {
+      if (DMA_CheckFifoParam(hdma) != HAL_OK)
+      {
+        /* Update error code */
+        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
+        
+        /* Change the DMA state */
+        hdma->State = HAL_DMA_STATE_READY;
+        
+        return HAL_ERROR; 
+      }
+    }
+  }
+  
+  /* Write to DMA Stream FCR */
+  hdma->Instance->FCR = tmp;
+
+  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
+     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
+  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
+  
+  /* Clear all interrupt flags */
+  regs->IFCR = 0x3FU << hdma->StreamIndex;
+
+  /* Initialize the error code */
+  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
+                                                                                     
+  /* Initialize the DMA state */
+  hdma->State = HAL_DMA_STATE_READY;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  DeInitializes the DMA peripheral 
+  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
+  *               the configuration information for the specified DMA Stream.  
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
+{
+  DMA_Base_Registers *regs;
+
+  /* Check the DMA peripheral state */
+  if(hdma == NULL)
+  {
+    return HAL_ERROR;
+  }
+  
+  /* Check the DMA peripheral state */
+  if(hdma->State == HAL_DMA_STATE_BUSY)
+  {
+    /* Return error status */
+    return HAL_BUSY;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
+
+  /* Disable the selected DMA Streamx */
+  __HAL_DMA_DISABLE(hdma);
+
+  /* Reset DMA Streamx control register */
+  hdma->Instance->CR   = 0U;
+
+  /* Reset DMA Streamx number of data to transfer register */
+  hdma->Instance->NDTR = 0U;
+
+  /* Reset DMA Streamx peripheral address register */
+  hdma->Instance->PAR  = 0U;
+
+  /* Reset DMA Streamx memory 0 address register */
+  hdma->Instance->M0AR = 0U;
+  
+  /* Reset DMA Streamx memory 1 address register */
+  hdma->Instance->M1AR = 0U;
+  
+  /* Reset DMA Streamx FIFO control register */
+  hdma->Instance->FCR  = 0x00000021U;
+  
+  /* Get DMA steam Base Address */  
+  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
+  
+  /* Clean all callbacks */
+  hdma->XferCpltCallback = NULL;
+  hdma->XferHalfCpltCallback = NULL;
+  hdma->XferM1CpltCallback = NULL;
+  hdma->XferM1HalfCpltCallback = NULL;
+  hdma->XferErrorCallback = NULL;
+  hdma->XferAbortCallback = NULL;
+
+  /* Clear all interrupt flags at correct offset within the register */
+  regs->IFCR = 0x3FU << hdma->StreamIndex;
+
+  /* Reset the error code */
+  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
+
+  /* Reset the DMA state */
+  hdma->State = HAL_DMA_STATE_RESET;
+
+  /* Release Lock */
+  __HAL_UNLOCK(hdma);
+
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+
+/** @addtogroup DMA_Exported_Functions_Group2
+  *
+@verbatim   
+ ===============================================================================
+                      #####  IO operation functions  #####
+ ===============================================================================
+    [..]  This section provides functions allowing to:
+      (+) Configure the source, destination address and data length and Start DMA transfer
+      (+) Configure the source, destination address and data length and 
+          Start DMA transfer with interrupt
+      (+) Abort DMA transfer
+      (+) Poll for transfer complete
+      (+) Handle DMA interrupt request  
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Starts the DMA Transfer.
+  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
+  *                     the configuration information for the specified DMA Stream.
+  * @param  SrcAddress The source memory Buffer address
+  * @param  DstAddress The destination memory Buffer address
+  * @param  DataLength The length of data to be transferred from source to destination
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_DMA_Start(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+  
+  /* Check the parameters */
+  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
+
+  /* Process locked */
+  __HAL_LOCK(hdma);
+
+  if(HAL_DMA_STATE_READY == hdma->State)
+  {
+    /* Change DMA peripheral state */
+    hdma->State = HAL_DMA_STATE_BUSY;
+    
+    /* Initialize the error code */
+    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
+    
+    /* Configure the source, destination address and the data length */
+    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
+
+    /* Enable the Peripheral */
+    __HAL_DMA_ENABLE(hdma);
+  }
+  else
+  {
+    /* Process unlocked */
+    __HAL_UNLOCK(hdma);
+    
+    /* Return error status */
+    status = HAL_BUSY;
+  } 
+  return status; 
+}
+
+/**
+  * @brief  Start the DMA Transfer with interrupt enabled.
+  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
+  *                     the configuration information for the specified DMA Stream.  
+  * @param  SrcAddress The source memory Buffer address
+  * @param  DstAddress The destination memory Buffer address
+  * @param  DataLength The length of data to be transferred from source to destination
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* calculate DMA base and stream number */
+  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
+  
+  /* Check the parameters */
+  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
+ 
+  /* Process locked */
+  __HAL_LOCK(hdma);
+  
+  if(HAL_DMA_STATE_READY == hdma->State)
+  {
+    /* Change DMA peripheral state */
+    hdma->State = HAL_DMA_STATE_BUSY;
+    
+    /* Initialize the error code */
+    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
+    
+    /* Configure the source, destination address and the data length */
+    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
+    
+    /* Clear all interrupt flags at correct offset within the register */
+    regs->IFCR = 0x3FU << hdma->StreamIndex;
+    
+    /* Enable Common interrupts*/
+    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
+    
+    if(hdma->XferHalfCpltCallback != NULL)
+    {
+      hdma->Instance->CR  |= DMA_IT_HT;
+    }
+    
+    /* Enable the Peripheral */
+    __HAL_DMA_ENABLE(hdma);
+  }
+  else
+  {
+    /* Process unlocked */
+    __HAL_UNLOCK(hdma);	  
+    
+    /* Return error status */
+    status = HAL_BUSY;
+  }
+  
+  return status;
+}
+
+/**
+  * @brief  Aborts the DMA Transfer.
+  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
+  *                 the configuration information for the specified DMA Stream.
+  *                   
+  * @note  After disabling a DMA Stream, a check for wait until the DMA Stream is 
+  *        effectively disabled is added. If a Stream is disabled 
+  *        while a data transfer is ongoing, the current data will be transferred
+  *        and the Stream will be effectively disabled only after the transfer of
+  *        this single data is finished.  
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
+{
+  /* calculate DMA base and stream number */
+  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
+  
+  uint32_t tickstart = HAL_GetTick();
+  
+  if(hdma->State != HAL_DMA_STATE_BUSY)
+  {
+    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
+    
+    /* Process Unlocked */
+    __HAL_UNLOCK(hdma);
+    
+    return HAL_ERROR;
+  }
+  else
+  {
+    /* Disable all the transfer interrupts */
+    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
+    hdma->Instance->FCR &= ~(DMA_IT_FE);
+    
+    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
+    {
+      hdma->Instance->CR  &= ~(DMA_IT_HT);
+    }
+    
+    /* Disable the stream */
+    __HAL_DMA_DISABLE(hdma);
+    
+    /* Check if the DMA Stream is effectively disabled */
+    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
+    {
+      /* Check for the Timeout */
+      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
+      {
+        /* Update error code */
+        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
+        
+        /* Change the DMA state */
+        hdma->State = HAL_DMA_STATE_TIMEOUT;
+        
+        /* Process Unlocked */
+        __HAL_UNLOCK(hdma);
+        
+        return HAL_TIMEOUT;
+      }
+    }
+    
+    /* Clear all interrupt flags at correct offset within the register */
+    regs->IFCR = 0x3FU << hdma->StreamIndex;
+    
+    /* Change the DMA state*/
+    hdma->State = HAL_DMA_STATE_READY;
+    
+    /* Process Unlocked */
+    __HAL_UNLOCK(hdma);
+  }
+  return HAL_OK;
+}
+
+/**
+  * @brief  Aborts the DMA Transfer in Interrupt mode.
+  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
+  *                 the configuration information for the specified DMA Stream.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
+{
+  if(hdma->State != HAL_DMA_STATE_BUSY)
+  {
+    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
+    return HAL_ERROR;
+  }
+  else
+  {
+    /* Set Abort State  */
+    hdma->State = HAL_DMA_STATE_ABORT;
+    
+    /* Disable the stream */
+    __HAL_DMA_DISABLE(hdma);
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Polling for transfer complete.
+  * @param  hdma          pointer to a DMA_HandleTypeDef structure that contains
+  *                        the configuration information for the specified DMA Stream.
+  * @param  CompleteLevel Specifies the DMA level complete.
+  * @note   The polling mode is kept in this version for legacy. it is recommended to use the IT model instead.
+  *         This model could be used for debug purpose.
+  * @note   The HAL_DMA_PollForTransfer API cannot be used in circular and double buffering mode (automatic circular mode). 
+  * @param  Timeout       Timeout duration.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef CompleteLevel, uint32_t Timeout)
+{
+  HAL_StatusTypeDef status = HAL_OK; 
+  uint32_t mask_cpltlevel;
+  uint32_t tickstart = HAL_GetTick(); 
+  uint32_t tmpisr;
+  
+  /* calculate DMA base and stream number */
+  DMA_Base_Registers *regs;
+
+  if(HAL_DMA_STATE_BUSY != hdma->State)
+  {
+    /* No transfer ongoing */
+    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
+    __HAL_UNLOCK(hdma);
+    return HAL_ERROR;
+  }
+
+  /* Polling mode not supported in circular mode and double buffering mode */
+  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != RESET)
+  {
+    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
+    return HAL_ERROR;
+  }
+  
+  /* Get the level transfer complete flag */
+  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
+  {
+    /* Transfer Complete flag */
+    mask_cpltlevel = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
+  }
+  else
+  {
+    /* Half Transfer Complete flag */
+    mask_cpltlevel = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
+  }
+  
+  regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
+  tmpisr = regs->ISR;
+  
+  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
+  {
+    /* Check for the Timeout (Not applicable in circular mode)*/
+    if(Timeout != HAL_MAX_DELAY)
+    {
+      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
+      {
+        /* Update error code */
+        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
+        
+        /* Change the DMA state */
+        hdma->State = HAL_DMA_STATE_READY;
+        
+        /* Process Unlocked */
+        __HAL_UNLOCK(hdma);
+        
+        return HAL_TIMEOUT;
+      }
+    }
+
+    /* Get the ISR register value */
+    tmpisr = regs->ISR;
+
+    if((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
+    {
+      /* Update error code */
+      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
+      
+      /* Clear the transfer error flag */
+      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
+    }
+    
+    if((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
+    {
+      /* Update error code */
+      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
+      
+      /* Clear the FIFO error flag */
+      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
+    }
+    
+    if((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
+    {
+      /* Update error code */
+      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
+      
+      /* Clear the Direct Mode error flag */
+      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
+    }
+  }
+  
+  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
+  {
+    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
+    {
+      HAL_DMA_Abort(hdma);
+    
+      /* Clear the half transfer and transfer complete flags */
+      regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
+    
+      /* Change the DMA state */
+      hdma->State= HAL_DMA_STATE_READY;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hdma);
+
+      return HAL_ERROR;
+   }
+  }
+  
+  /* Get the level transfer complete flag */
+  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
+  {
+    /* Clear the half transfer and transfer complete flags */
+    regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
+    
+    hdma->State = HAL_DMA_STATE_READY;
+    
+    /* Process Unlocked */
+    __HAL_UNLOCK(hdma);
+  }
+  else
+  {
+    /* Clear the half transfer and transfer complete flags */
+    regs->IFCR = (DMA_FLAG_HTIF0_4) << hdma->StreamIndex;
+  }
+  
+  return status;
+}
+
+/**
+  * @brief  Handles DMA interrupt request.
+  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
+  *               the configuration information for the specified DMA Stream.  
+  * @retval None
+  */
+void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
+{
+  uint32_t tmpisr;
+  __IO uint32_t count = 0U;
+  uint32_t timeout = SystemCoreClock / 9600U;
+
+  /* calculate DMA base and stream number */
+  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
+
+  tmpisr = regs->ISR;
+
+  /* Transfer Error Interrupt management ***************************************/
+  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
+  {
+    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
+    {
+      /* Disable the transfer error interrupt */
+      hdma->Instance->CR  &= ~(DMA_IT_TE);
+      
+      /* Clear the transfer error flag */
+      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
+      
+      /* Update error code */
+      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
+    }
+  }
+  /* FIFO Error Interrupt management ******************************************/
+  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
+  {
+    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
+    {
+      /* Clear the FIFO error flag */
+      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
+
+      /* Update error code */
+      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
+    }
+  }
+  /* Direct Mode Error Interrupt management ***********************************/
+  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
+  {
+    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
+    {
+      /* Clear the direct mode error flag */
+      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
+
+      /* Update error code */
+      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
+    }
+  }
+  /* Half Transfer Complete Interrupt management ******************************/
+  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
+  {
+    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
+    {
+      /* Clear the half transfer complete flag */
+      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
+      
+      /* Multi_Buffering mode enabled */
+      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
+      {
+        /* Current memory buffer used is Memory 0 */
+        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
+        {
+          if(hdma->XferHalfCpltCallback != NULL)
+          {
+            /* Half transfer callback */
+            hdma->XferHalfCpltCallback(hdma);
+          }
+        }
+        /* Current memory buffer used is Memory 1 */
+        else
+        {
+          if(hdma->XferM1HalfCpltCallback != NULL)
+          {
+            /* Half transfer callback */
+            hdma->XferM1HalfCpltCallback(hdma);
+          }
+        }
+      }
+      else
+      {
+        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
+        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
+        {
+          /* Disable the half transfer interrupt */
+          hdma->Instance->CR  &= ~(DMA_IT_HT);
+        }
+        
+        if(hdma->XferHalfCpltCallback != NULL)
+        {
+          /* Half transfer callback */
+          hdma->XferHalfCpltCallback(hdma);
+        }
+      }
+    }
+  }
+  /* Transfer Complete Interrupt management ***********************************/
+  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
+  {
+    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
+    {
+      /* Clear the transfer complete flag */
+      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
+      
+      if(HAL_DMA_STATE_ABORT == hdma->State)
+      {
+        /* Disable all the transfer interrupts */
+        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
+        hdma->Instance->FCR &= ~(DMA_IT_FE);
+        
+        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
+        {
+          hdma->Instance->CR  &= ~(DMA_IT_HT);
+        }
+
+        /* Clear all interrupt flags at correct offset within the register */
+        regs->IFCR = 0x3FU << hdma->StreamIndex;
+
+        /* Change the DMA state */
+        hdma->State = HAL_DMA_STATE_READY;
+
+        /* Process Unlocked */
+        __HAL_UNLOCK(hdma);
+
+        if(hdma->XferAbortCallback != NULL)
+        {
+          hdma->XferAbortCallback(hdma);
+        }
+        return;
+      }
+
+      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
+      {
+        /* Current memory buffer used is Memory 0 */
+        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
+        {
+          if(hdma->XferM1CpltCallback != NULL)
+          {
+            /* Transfer complete Callback for memory1 */
+            hdma->XferM1CpltCallback(hdma);
+          }
+        }
+        /* Current memory buffer used is Memory 1 */
+        else
+        {
+          if(hdma->XferCpltCallback != NULL)
+          {
+            /* Transfer complete Callback for memory0 */
+            hdma->XferCpltCallback(hdma);
+          }
+        }
+      }
+      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
+      else
+      {
+        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
+        {
+          /* Disable the transfer complete interrupt */
+          hdma->Instance->CR  &= ~(DMA_IT_TC);
+
+          /* Change the DMA state */
+          hdma->State = HAL_DMA_STATE_READY;
+
+          /* Process Unlocked */
+          __HAL_UNLOCK(hdma);
+        }
+
+        if(hdma->XferCpltCallback != NULL)
+        {
+          /* Transfer complete callback */
+          hdma->XferCpltCallback(hdma);
+        }
+      }
+    }
+  }
+  
+  /* manage error case */
+  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
+  {
+    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
+    {
+      hdma->State = HAL_DMA_STATE_ABORT;
+
+      /* Disable the stream */
+      __HAL_DMA_DISABLE(hdma);
+
+      do
+      {
+        if (++count > timeout)
+        {
+          break;
+        }
+      }
+      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
+
+      /* Change the DMA state */
+      hdma->State = HAL_DMA_STATE_READY;
+
+      /* Process Unlocked */
+      __HAL_UNLOCK(hdma);
+    }
+
+    if(hdma->XferErrorCallback != NULL)
+    {
+      /* Transfer error callback */
+      hdma->XferErrorCallback(hdma);
+    }
+  }
+}
+
+/**
+  * @brief  Register callbacks
+  * @param  hdma                 pointer to a DMA_HandleTypeDef structure that contains
+  *                               the configuration information for the specified DMA Stream.
+  * @param  CallbackID           User Callback identifier
+  *                               a DMA_HandleTypeDef structure as parameter.
+  * @param  pCallback            pointer to private callback function which has pointer to 
+  *                               a DMA_HandleTypeDef structure as parameter.
+  * @retval HAL status
+  */                      
+HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma))
+{
+
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Process locked */
+  __HAL_LOCK(hdma);
+
+  if(HAL_DMA_STATE_READY == hdma->State)
+  {
+    switch (CallbackID)
+    {
+    case  HAL_DMA_XFER_CPLT_CB_ID:
+      hdma->XferCpltCallback = pCallback;
+      break;
+
+    case  HAL_DMA_XFER_HALFCPLT_CB_ID:
+      hdma->XferHalfCpltCallback = pCallback;
+      break;
+
+    case  HAL_DMA_XFER_M1CPLT_CB_ID:
+      hdma->XferM1CpltCallback = pCallback;
+      break;
+
+    case  HAL_DMA_XFER_M1HALFCPLT_CB_ID:
+      hdma->XferM1HalfCpltCallback = pCallback;
+      break;
+
+    case  HAL_DMA_XFER_ERROR_CB_ID:
+      hdma->XferErrorCallback = pCallback;
+      break;
+
+    case  HAL_DMA_XFER_ABORT_CB_ID:
+      hdma->XferAbortCallback = pCallback;
+      break;
+
+    default:
+      /* Return error status */
+      status =  HAL_ERROR;
+      break;
+    }
+  }
+  else
+  {
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(hdma);
+  
+  return status;
+}
+
+/**
+  * @brief  UnRegister callbacks
+  * @param  hdma                 pointer to a DMA_HandleTypeDef structure that contains
+  *                               the configuration information for the specified DMA Stream.
+  * @param  CallbackID           User Callback identifier
+  *                               a HAL_DMA_CallbackIDTypeDef ENUM as parameter.
+  * @retval HAL status
+  */              
+HAL_StatusTypeDef HAL_DMA_UnRegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+  
+  /* Process locked */
+  __HAL_LOCK(hdma);
+  
+  if(HAL_DMA_STATE_READY == hdma->State)
+  {
+    switch (CallbackID)
+    {
+    case  HAL_DMA_XFER_CPLT_CB_ID:
+      hdma->XferCpltCallback = NULL;
+      break;
+      
+    case  HAL_DMA_XFER_HALFCPLT_CB_ID:
+      hdma->XferHalfCpltCallback = NULL;
+      break;
+      
+    case  HAL_DMA_XFER_M1CPLT_CB_ID:
+      hdma->XferM1CpltCallback = NULL;
+      break;
+      
+    case  HAL_DMA_XFER_M1HALFCPLT_CB_ID:
+      hdma->XferM1HalfCpltCallback = NULL;
+      break;
+      
+    case  HAL_DMA_XFER_ERROR_CB_ID:
+      hdma->XferErrorCallback = NULL;
+      break;
+      
+    case  HAL_DMA_XFER_ABORT_CB_ID:
+      hdma->XferAbortCallback = NULL;
+      break; 
+      
+    case   HAL_DMA_XFER_ALL_CB_ID:
+      hdma->XferCpltCallback = NULL;
+      hdma->XferHalfCpltCallback = NULL;
+      hdma->XferM1CpltCallback = NULL;
+      hdma->XferM1HalfCpltCallback = NULL;
+      hdma->XferErrorCallback = NULL;
+      hdma->XferAbortCallback = NULL;
+      break; 
+      
+    default:
+      status = HAL_ERROR;
+      break;
+    }
+  }
+  else
+  {
+    status = HAL_ERROR;
+  }
+  
+  /* Release Lock */
+  __HAL_UNLOCK(hdma);
+  
+  return status;
+}
+
+/**
+  * @}
+  */
+
+/** @addtogroup DMA_Exported_Functions_Group3
+  *
+@verbatim
+ ===============================================================================
+                    ##### State and Errors functions #####
+ ===============================================================================
+    [..]
+    This subsection provides functions allowing to
+      (+) Check the DMA state
+      (+) Get error code
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Returns the DMA state.
+  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
+  *               the configuration information for the specified DMA Stream.
+  * @retval HAL state
+  */
+HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
+{
+  return hdma->State;
+}
+
+/**
+  * @brief  Return the DMA error code
+  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
+  *              the configuration information for the specified DMA Stream.
+  * @retval DMA Error Code
+  */
+uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
+{
+  return hdma->ErrorCode;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup DMA_Private_Functions
+  * @{
+  */
+
+/**
+  * @brief  Sets the DMA Transfer parameter.
+  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
+  *                     the configuration information for the specified DMA Stream.
+  * @param  SrcAddress The source memory Buffer address
+  * @param  DstAddress The destination memory Buffer address
+  * @param  DataLength The length of data to be transferred from source to destination
+  * @retval HAL status
+  */
+static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
+{
+  /* Clear DBM bit */
+  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
+
+  /* Configure DMA Stream data length */
+  hdma->Instance->NDTR = DataLength;
+
+  /* Memory to Peripheral */
+  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
+  {
+    /* Configure DMA Stream destination address */
+    hdma->Instance->PAR = DstAddress;
+
+    /* Configure DMA Stream source address */
+    hdma->Instance->M0AR = SrcAddress;
+  }
+  /* Peripheral to Memory */
+  else
+  {
+    /* Configure DMA Stream source address */
+    hdma->Instance->PAR = SrcAddress;
+
+    /* Configure DMA Stream destination address */
+    hdma->Instance->M0AR = DstAddress;
+  }
+}
+
+/**
+  * @brief  Returns the DMA Stream base address depending on stream number
+  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
+  *                     the configuration information for the specified DMA Stream. 
+  * @retval Stream base address
+  */
+static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
+{
+  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
+  
+  /* lookup table for necessary bitshift of flags within status registers */
+  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
+  hdma->StreamIndex = flagBitshiftOffset[stream_number];
+  
+  if (stream_number > 3U)
+  {
+    /* return pointer to HISR and HIFCR */
+    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
+  }
+  else
+  {
+    /* return pointer to LISR and LIFCR */
+    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
+  }
+  
+  return hdma->StreamBaseAddress;
+}
+
+/**
+  * @brief  Check compatibility between FIFO threshold level and size of the memory burst
+  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
+  *                     the configuration information for the specified DMA Stream. 
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+  uint32_t tmp = hdma->Init.FIFOThreshold;
+  
+  /* Memory Data size equal to Byte */
+  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
+  {
+    switch (tmp)
+    {
+    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
+    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
+      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
+      {
+        status = HAL_ERROR;
+      }
+      break;
+    case DMA_FIFO_THRESHOLD_HALFFULL:
+      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
+      {
+        status = HAL_ERROR;
+      }
+      break;
+    case DMA_FIFO_THRESHOLD_FULL:
+      break;
+    default:
+      break;
+    }
+  }
+  
+  /* Memory Data size equal to Half-Word */
+  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
+  {
+    switch (tmp)
+    {
+    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
+    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
+      status = HAL_ERROR;
+      break;
+    case DMA_FIFO_THRESHOLD_HALFFULL:
+      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
+      {
+        status = HAL_ERROR;
+      }
+      break;
+    case DMA_FIFO_THRESHOLD_FULL:
+      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
+      {
+        status = HAL_ERROR;
+      }
+      break;   
+    default:
+      break;
+    }
+  }
+  
+  /* Memory Data size equal to Word */
+  else
+  {
+    switch (tmp)
+    {
+    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
+    case DMA_FIFO_THRESHOLD_HALFFULL:
+    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
+      status = HAL_ERROR;
+      break;
+    case DMA_FIFO_THRESHOLD_FULL:
+      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
+      {
+        status = HAL_ERROR;
+      }
+      break;
+    default:
+      break;
+    }
+  } 
+  
+  return status; 
+}
+
+/**
+  * @}
+  */
+
+#endif /* HAL_DMA_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_dma_ex.c b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_dma_ex.c
new file mode 100644
index 0000000..7167e77
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_dma_ex.c
@@ -0,0 +1,313 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_hal_dma_ex.c
+  * @author  MCD Application Team
+  * @brief   DMA Extension HAL module driver
+  *         This file provides firmware functions to manage the following 
+  *         functionalities of the DMA Extension peripheral:
+  *           + Extended features functions
+  *
+  @verbatim
+  ==============================================================================
+                        ##### How to use this driver #####
+  ==============================================================================
+  [..]
+  The DMA Extension HAL driver can be used as follows:
+   (#) Start a multi buffer transfer using the HAL_DMA_MultiBufferStart() function
+       for polling mode or HAL_DMA_MultiBufferStart_IT() for interrupt mode.
+                   
+     -@-  In Memory-to-Memory transfer mode, Multi (Double) Buffer mode is not allowed.
+     -@-  When Multi (Double) Buffer mode is enabled the, transfer is circular by default.
+     -@-  In Multi (Double) buffer mode, it is possible to update the base address for 
+          the AHB memory port on the fly (DMA_SxM0AR or DMA_SxM1AR) when the stream is enabled. 
+  
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file in
+  * the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx_hal.h"
+
+/** @addtogroup STM32F4xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup DMAEx DMAEx
+  * @brief DMA Extended HAL module driver
+  * @{
+  */
+
+#ifdef HAL_DMA_MODULE_ENABLED
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private Constants ---------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+/* Private functions ---------------------------------------------------------*/
+/** @addtogroup DMAEx_Private_Functions
+  * @{
+  */
+static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength);
+/**
+  * @}
+  */
+
+/* Exported functions ---------------------------------------------------------*/
+
+/** @addtogroup DMAEx_Exported_Functions
+  * @{
+  */
+
+
+/** @addtogroup DMAEx_Exported_Functions_Group1
+  *
+@verbatim   
+ ===============================================================================
+                #####  Extended features functions  #####
+ ===============================================================================  
+    [..]  This section provides functions allowing to:
+      (+) Configure the source, destination address and data length and 
+          Start MultiBuffer DMA transfer
+      (+) Configure the source, destination address and data length and 
+          Start MultiBuffer DMA transfer with interrupt
+      (+) Change on the fly the memory0 or memory1 address.
+      
+@endverbatim
+  * @{
+  */
+
+
+/**
+  * @brief  Starts the multi_buffer DMA Transfer.
+  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
+  *                     the configuration information for the specified DMA Stream.  
+  * @param  SrcAddress The source memory Buffer address
+  * @param  DstAddress The destination memory Buffer address
+  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
+  * @param  DataLength The length of data to be transferred from source to destination
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+  
+  /* Check the parameters */
+  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
+  
+  /* Memory-to-memory transfer not supported in double buffering mode */
+  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
+  {
+    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
+    status = HAL_ERROR;
+  }
+  else
+  {
+    /* Process Locked */
+    __HAL_LOCK(hdma);
+    
+    if(HAL_DMA_STATE_READY == hdma->State)
+    {
+      /* Change DMA peripheral state */
+      hdma->State = HAL_DMA_STATE_BUSY; 
+      
+      /* Enable the double buffer mode */
+      hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
+      
+      /* Configure DMA Stream destination address */
+      hdma->Instance->M1AR = SecondMemAddress;
+      
+      /* Configure the source, destination address and the data length */
+      DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength);
+      
+      /* Enable the peripheral */
+      __HAL_DMA_ENABLE(hdma);
+    }
+    else
+    {
+      /* Return error status */
+      status = HAL_BUSY;
+    }
+  }
+  return status;
+}
+
+/**
+  * @brief  Starts the multi_buffer DMA Transfer with interrupt enabled.
+  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
+  *                     the configuration information for the specified DMA Stream.  
+  * @param  SrcAddress The source memory Buffer address
+  * @param  DstAddress The destination memory Buffer address
+  * @param  SecondMemAddress The second memory Buffer address in case of multi buffer Transfer  
+  * @param  DataLength The length of data to be transferred from source to destination
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress, uint32_t DataLength)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+  
+  /* Check the parameters */
+  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
+  
+  /* Memory-to-memory transfer not supported in double buffering mode */
+  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
+  {
+    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
+    return HAL_ERROR;
+  }
+  
+  /* Check callback functions */
+  if ((NULL == hdma->XferCpltCallback) || (NULL == hdma->XferM1CpltCallback) || (NULL == hdma->XferErrorCallback))
+  {
+    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
+    return HAL_ERROR;
+  }
+  
+  /* Process locked */
+  __HAL_LOCK(hdma);
+  
+  if(HAL_DMA_STATE_READY == hdma->State)
+  {
+    /* Change DMA peripheral state */
+    hdma->State = HAL_DMA_STATE_BUSY;
+    
+    /* Initialize the error code */
+    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
+    
+    /* Enable the Double buffer mode */
+    hdma->Instance->CR |= (uint32_t)DMA_SxCR_DBM;
+    
+    /* Configure DMA Stream destination address */
+    hdma->Instance->M1AR = SecondMemAddress;
+    
+    /* Configure the source, destination address and the data length */
+    DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength); 
+    
+    /* Clear all flags */
+    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
+    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
+    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
+    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
+    __HAL_DMA_CLEAR_FLAG (hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
+
+    /* Enable Common interrupts*/
+    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
+    hdma->Instance->FCR |= DMA_IT_FE;
+    
+    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
+    {
+      hdma->Instance->CR  |= DMA_IT_HT;
+    }
+    
+    /* Enable the peripheral */
+    __HAL_DMA_ENABLE(hdma); 
+  }
+  else
+  {     
+    /* Process unlocked */
+    __HAL_UNLOCK(hdma);	  
+    
+    /* Return error status */
+    status = HAL_BUSY;
+  }  
+  return status; 
+}
+
+/**
+  * @brief  Change the memory0 or memory1 address on the fly.
+  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
+  *                     the configuration information for the specified DMA Stream.  
+  * @param  Address    The new address
+  * @param  memory     the memory to be changed, This parameter can be one of 
+  *                     the following values:
+  *                      MEMORY0 /
+  *                      MEMORY1
+  * @note   The MEMORY0 address can be changed only when the current transfer use
+  *         MEMORY1 and the MEMORY1 address can be changed only when the current 
+  *         transfer use MEMORY0.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *hdma, uint32_t Address, HAL_DMA_MemoryTypeDef memory)
+{
+  if(memory == MEMORY0)
+  {
+    /* change the memory0 address */
+    hdma->Instance->M0AR = Address;
+  }
+  else
+  {
+    /* change the memory1 address */
+    hdma->Instance->M1AR = Address;
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/** @addtogroup DMAEx_Private_Functions
+  * @{
+  */
+
+/**
+  * @brief  Set the DMA Transfer parameter.
+  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
+  *                     the configuration information for the specified DMA Stream.  
+  * @param  SrcAddress The source memory Buffer address
+  * @param  DstAddress The destination memory Buffer address
+  * @param  DataLength The length of data to be transferred from source to destination
+  * @retval HAL status
+  */
+static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
+{  
+  /* Configure DMA Stream data length */
+  hdma->Instance->NDTR = DataLength;
+  
+  /* Peripheral to Memory */
+  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
+  {   
+    /* Configure DMA Stream destination address */
+    hdma->Instance->PAR = DstAddress;
+    
+    /* Configure DMA Stream source address */
+    hdma->Instance->M0AR = SrcAddress;
+  }
+  /* Memory to Peripheral */
+  else
+  {
+    /* Configure DMA Stream source address */
+    hdma->Instance->PAR = SrcAddress;
+    
+    /* Configure DMA Stream destination address */
+    hdma->Instance->M0AR = DstAddress;
+  }
+}
+
+/**
+  * @}
+  */
+
+#endif /* HAL_DMA_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c
new file mode 100644
index 0000000..3e46312
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c
@@ -0,0 +1,553 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_hal_exti.c
+  * @author  MCD Application Team
+  * @brief   EXTI HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of the Extended Interrupts and events controller (EXTI) peripheral:
+  *           + Initialization and de-initialization functions
+  *           + IO operation functions
+  *
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2018 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  @verbatim
+  ==============================================================================
+                    ##### EXTI Peripheral features #####
+  ==============================================================================
+  [..]
+    (+) Each Exti line can be configured within this driver.
+
+    (+) Exti line can be configured in 3 different modes
+        (++) Interrupt
+        (++) Event
+        (++) Both of them
+
+    (+) Configurable Exti lines can be configured with 3 different triggers
+        (++) Rising
+        (++) Falling
+        (++) Both of them
+
+    (+) When set in interrupt mode, configurable Exti lines have two different
+        interrupts pending registers which allow to distinguish which transition
+        occurs:
+        (++) Rising edge pending interrupt
+        (++) Falling
+
+    (+) Exti lines 0 to 15 are linked to gpio pin number 0 to 15. Gpio port can
+        be selected through multiplexer.
+
+                     ##### How to use this driver #####
+  ==============================================================================
+  [..]
+
+    (#) Configure the EXTI line using HAL_EXTI_SetConfigLine().
+        (++) Choose the interrupt line number by setting "Line" member from
+             EXTI_ConfigTypeDef structure.
+        (++) Configure the interrupt and/or event mode using "Mode" member from
+             EXTI_ConfigTypeDef structure.
+        (++) For configurable lines, configure rising and/or falling trigger
+             "Trigger" member from EXTI_ConfigTypeDef structure.
+        (++) For Exti lines linked to gpio, choose gpio port using "GPIOSel"
+             member from GPIO_InitTypeDef structure.
+
+    (#) Get current Exti configuration of a dedicated line using
+        HAL_EXTI_GetConfigLine().
+        (++) Provide exiting handle as parameter.
+        (++) Provide pointer on EXTI_ConfigTypeDef structure as second parameter.
+
+    (#) Clear Exti configuration of a dedicated line using HAL_EXTI_ClearConfigLine().
+        (++) Provide exiting handle as parameter.
+
+    (#) Register callback to treat Exti interrupts using HAL_EXTI_RegisterCallback().
+        (++) Provide exiting handle as first parameter.
+        (++) Provide which callback will be registered using one value from
+             EXTI_CallbackIDTypeDef.
+        (++) Provide callback function pointer.
+
+    (#) Get interrupt pending bit using HAL_EXTI_GetPending().
+
+    (#) Clear interrupt pending bit using HAL_EXTI_ClearPending().
+
+    (#) Generate software interrupt using HAL_EXTI_GenerateSWI().
+
+  @endverbatim
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx_hal.h"
+
+/** @addtogroup STM32F4xx_HAL_Driver
+  * @{
+  */
+
+/** @addtogroup EXTI
+  * @{
+  */
+/** MISRA C:2012 deviation rule has been granted for following rule:
+  * Rule-18.1_b - Medium: Array `EXTICR' 1st subscript interval [0,7] may be out
+  * of bounds [0,3] in following API :
+  * HAL_EXTI_SetConfigLine
+  * HAL_EXTI_GetConfigLine
+  * HAL_EXTI_ClearConfigLine
+  */
+
+#ifdef HAL_EXTI_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private defines -----------------------------------------------------------*/
+/** @defgroup EXTI_Private_Constants EXTI Private Constants
+  * @{
+  */
+
+/**
+  * @}
+  */
+
+/* Private macros ------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/* Exported functions --------------------------------------------------------*/
+
+/** @addtogroup EXTI_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup EXTI_Exported_Functions_Group1
+  *  @brief    Configuration functions
+  *
+@verbatim
+ ===============================================================================
+              ##### Configuration functions #####
+ ===============================================================================
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Set configuration of a dedicated Exti line.
+  * @param  hexti Exti handle.
+  * @param  pExtiConfig Pointer on EXTI configuration to be set.
+  * @retval HAL Status.
+  */
+HAL_StatusTypeDef HAL_EXTI_SetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig)
+{
+  uint32_t regval;
+  uint32_t linepos;
+  uint32_t maskline;
+
+  /* Check null pointer */
+  if ((hexti == NULL) || (pExtiConfig == NULL))
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check parameters */
+  assert_param(IS_EXTI_LINE(pExtiConfig->Line));
+  assert_param(IS_EXTI_MODE(pExtiConfig->Mode));
+
+  /* Assign line number to handle */
+  hexti->Line = pExtiConfig->Line;
+
+  /* Compute line mask */
+  linepos = (pExtiConfig->Line & EXTI_PIN_MASK);
+  maskline = (1uL << linepos);
+
+  /* Configure triggers for configurable lines */
+  if ((pExtiConfig->Line & EXTI_CONFIG) != 0x00u)
+  {
+    assert_param(IS_EXTI_TRIGGER(pExtiConfig->Trigger));
+
+    /* Configure rising trigger */
+    /* Mask or set line */
+    if ((pExtiConfig->Trigger & EXTI_TRIGGER_RISING) != 0x00u)
+    {
+      EXTI->RTSR |= maskline;
+    }
+    else
+    {
+      EXTI->RTSR &= ~maskline;
+    }
+
+    /* Configure falling trigger */
+    /* Mask or set line */
+    if ((pExtiConfig->Trigger & EXTI_TRIGGER_FALLING) != 0x00u)
+    {
+      EXTI->FTSR |= maskline;
+    }
+    else
+    {
+      EXTI->FTSR &= ~maskline;
+    }
+
+
+    /* Configure gpio port selection in case of gpio exti line */
+    if ((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO)
+    {
+      assert_param(IS_EXTI_GPIO_PORT(pExtiConfig->GPIOSel));
+      assert_param(IS_EXTI_GPIO_PIN(linepos));
+
+      regval = SYSCFG->EXTICR[linepos >> 2u];
+      regval &= ~(SYSCFG_EXTICR1_EXTI0 << (SYSCFG_EXTICR1_EXTI1_Pos * (linepos & 0x03u)));
+      regval |= (pExtiConfig->GPIOSel << (SYSCFG_EXTICR1_EXTI1_Pos * (linepos & 0x03u)));
+      SYSCFG->EXTICR[linepos >> 2u] = regval;
+    }
+  }
+
+  /* Configure interrupt mode : read current mode */
+  /* Mask or set line */
+  if ((pExtiConfig->Mode & EXTI_MODE_INTERRUPT) != 0x00u)
+  {
+    EXTI->IMR |= maskline;
+  }
+  else
+  {
+    EXTI->IMR &= ~maskline;
+  }
+
+  /* Configure event mode : read current mode */
+  /* Mask or set line */
+  if ((pExtiConfig->Mode & EXTI_MODE_EVENT) != 0x00u)
+  {
+    EXTI->EMR |= maskline;
+  }
+  else
+  {
+    EXTI->EMR &= ~maskline;
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Get configuration of a dedicated Exti line.
+  * @param  hexti Exti handle.
+  * @param  pExtiConfig Pointer on structure to store Exti configuration.
+  * @retval HAL Status.
+  */
+HAL_StatusTypeDef HAL_EXTI_GetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig)
+{
+  uint32_t regval;
+  uint32_t linepos;
+  uint32_t maskline;
+
+  /* Check null pointer */
+  if ((hexti == NULL) || (pExtiConfig == NULL))
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameter */
+  assert_param(IS_EXTI_LINE(hexti->Line));
+
+  /* Store handle line number to configuration structure */
+  pExtiConfig->Line = hexti->Line;
+
+  /* Compute line mask */
+  linepos = (pExtiConfig->Line & EXTI_PIN_MASK);
+  maskline = (1uL << linepos);
+
+  /* 1] Get core mode : interrupt */
+
+  /* Check if selected line is enable */
+  if ((EXTI->IMR & maskline) != 0x00u)
+  {
+    pExtiConfig->Mode = EXTI_MODE_INTERRUPT;
+  }
+  else
+  {
+    pExtiConfig->Mode = EXTI_MODE_NONE;
+  }
+
+  /* Get event mode */
+  /* Check if selected line is enable */
+  if ((EXTI->EMR & maskline) != 0x00u)
+  {
+    pExtiConfig->Mode |= EXTI_MODE_EVENT;
+  }
+
+  /* Get default Trigger and GPIOSel configuration */
+  pExtiConfig->Trigger = EXTI_TRIGGER_NONE;
+  pExtiConfig->GPIOSel = 0x00u;
+
+  /* 2] Get trigger for configurable lines : rising */
+  if ((pExtiConfig->Line & EXTI_CONFIG) != 0x00u)
+  {
+    /* Check if configuration of selected line is enable */
+    if ((EXTI->RTSR & maskline) != 0x00u)
+    {
+      pExtiConfig->Trigger = EXTI_TRIGGER_RISING;
+    }
+
+    /* Get falling configuration */
+    /* Check if configuration of selected line is enable */
+    if ((EXTI->FTSR & maskline) != 0x00u)
+    {
+      pExtiConfig->Trigger |= EXTI_TRIGGER_FALLING;
+    }
+
+    /* Get Gpio port selection for gpio lines */
+    if ((pExtiConfig->Line & EXTI_GPIO) == EXTI_GPIO)
+    {
+      assert_param(IS_EXTI_GPIO_PIN(linepos));
+
+      regval = SYSCFG->EXTICR[linepos >> 2u];
+      pExtiConfig->GPIOSel = (regval >> (SYSCFG_EXTICR1_EXTI1_Pos * (linepos & 0x03u))) & SYSCFG_EXTICR1_EXTI0;
+    }
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Clear whole configuration of a dedicated Exti line.
+  * @param  hexti Exti handle.
+  * @retval HAL Status.
+  */
+HAL_StatusTypeDef HAL_EXTI_ClearConfigLine(EXTI_HandleTypeDef *hexti)
+{
+  uint32_t regval;
+  uint32_t linepos;
+  uint32_t maskline;
+
+  /* Check null pointer */
+  if (hexti == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameter */
+  assert_param(IS_EXTI_LINE(hexti->Line));
+
+  /* compute line mask */
+  linepos = (hexti->Line & EXTI_PIN_MASK);
+  maskline = (1uL << linepos);
+
+  /* 1] Clear interrupt mode */
+  EXTI->IMR = (EXTI->IMR & ~maskline);
+
+  /* 2] Clear event mode */
+  EXTI->EMR = (EXTI->EMR & ~maskline);
+
+  /* 3] Clear triggers in case of configurable lines */
+  if ((hexti->Line & EXTI_CONFIG) != 0x00u)
+  {
+    EXTI->RTSR = (EXTI->RTSR & ~maskline);
+    EXTI->FTSR = (EXTI->FTSR & ~maskline);
+
+    /* Get Gpio port selection for gpio lines */
+    if ((hexti->Line & EXTI_GPIO) == EXTI_GPIO)
+    {
+      assert_param(IS_EXTI_GPIO_PIN(linepos));
+
+      regval = SYSCFG->EXTICR[linepos >> 2u];
+      regval &= ~(SYSCFG_EXTICR1_EXTI0 << (SYSCFG_EXTICR1_EXTI1_Pos * (linepos & 0x03u)));
+      SYSCFG->EXTICR[linepos >> 2u] = regval;
+    }
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Register callback for a dedicated Exti line.
+  * @param  hexti Exti handle.
+  * @param  CallbackID User callback identifier.
+  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
+  * @param  pPendingCbfn function pointer to be stored as callback.
+  * @retval HAL Status.
+  */
+HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  switch (CallbackID)
+  {
+    case  HAL_EXTI_COMMON_CB_ID:
+      hexti->PendingCallback = pPendingCbfn;
+      break;
+
+    default:
+      status = HAL_ERROR;
+      break;
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Store line number as handle private field.
+  * @param  hexti Exti handle.
+  * @param  ExtiLine Exti line number.
+  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
+  * @retval HAL Status.
+  */
+HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
+{
+  /* Check the parameters */
+  assert_param(IS_EXTI_LINE(ExtiLine));
+
+  /* Check null pointer */
+  if (hexti == NULL)
+  {
+    return HAL_ERROR;
+  }
+  else
+  {
+    /* Store line number as handle private field */
+    hexti->Line = ExtiLine;
+
+    return HAL_OK;
+  }
+}
+
+/**
+  * @}
+  */
+
+/** @addtogroup EXTI_Exported_Functions_Group2
+  *  @brief EXTI IO functions.
+  *
+@verbatim
+ ===============================================================================
+                       ##### IO operation functions #####
+ ===============================================================================
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Handle EXTI interrupt request.
+  * @param  hexti Exti handle.
+  * @retval none.
+  */
+void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
+{
+  uint32_t regval;
+  uint32_t maskline;
+
+  /* Compute line mask */
+  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
+
+  /* Get pending bit  */
+  regval = (EXTI->PR & maskline);
+  if (regval != 0x00u)
+  {
+    /* Clear pending bit */
+    EXTI->PR = maskline;
+
+    /* Call callback */
+    if (hexti->PendingCallback != NULL)
+    {
+      hexti->PendingCallback();
+    }
+  }
+}
+
+/**
+  * @brief  Get interrupt pending bit of a dedicated line.
+  * @param  hexti Exti handle.
+  * @param  Edge Specify which pending edge as to be checked.
+  *         This parameter can be one of the following values:
+  *           @arg @ref EXTI_TRIGGER_RISING_FALLING
+  *         This parameter is kept for compatibility with other series.
+  * @retval 1 if interrupt is pending else 0.
+  */
+uint32_t HAL_EXTI_GetPending(EXTI_HandleTypeDef *hexti, uint32_t Edge)
+{
+  uint32_t regval;
+  uint32_t linepos;
+  uint32_t maskline;
+
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(Edge);
+
+  /* Check parameters */
+  assert_param(IS_EXTI_LINE(hexti->Line));
+  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));
+  assert_param(IS_EXTI_PENDING_EDGE(Edge));
+
+  /* Compute line mask */
+  linepos = (hexti->Line & EXTI_PIN_MASK);
+  maskline = (1uL << linepos);
+
+  /* return 1 if bit is set else 0 */
+  regval = ((EXTI->PR & maskline) >> linepos);
+  return regval;
+}
+
+/**
+  * @brief  Clear interrupt pending bit of a dedicated line.
+  * @param  hexti Exti handle.
+  * @param  Edge Specify which pending edge as to be clear.
+  *         This parameter can be one of the following values:
+  *           @arg @ref EXTI_TRIGGER_RISING_FALLING
+  *         This parameter is kept for compatibility with other series.
+  * @retval None.
+  */
+void HAL_EXTI_ClearPending(EXTI_HandleTypeDef *hexti, uint32_t Edge)
+{
+  uint32_t maskline;
+
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(Edge);
+
+  /* Check parameters */
+  assert_param(IS_EXTI_LINE(hexti->Line));
+  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));
+  assert_param(IS_EXTI_PENDING_EDGE(Edge));
+
+  /* Compute line mask */
+  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
+
+  /* Clear Pending bit */
+  EXTI->PR =  maskline;
+}
+
+/**
+  * @brief  Generate a software interrupt for a dedicated line.
+  * @param  hexti Exti handle.
+  * @retval None.
+  */
+void HAL_EXTI_GenerateSWI(EXTI_HandleTypeDef *hexti)
+{
+  uint32_t maskline;
+
+  /* Check parameters */
+  assert_param(IS_EXTI_LINE(hexti->Line));
+  assert_param(IS_EXTI_CONFIG_LINE(hexti->Line));
+
+  /* Compute line mask */
+  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
+
+  /* Generate Software interrupt */
+  EXTI->SWIER = maskline;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* HAL_EXTI_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash.c b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash.c
new file mode 100644
index 0000000..29c60e3
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash.c
@@ -0,0 +1,769 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_hal_flash.c
+  * @author  MCD Application Team
+  * @brief   FLASH HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of the internal FLASH memory:
+  *           + Program operations functions
+  *           + Memory Control functions
+  *           + Peripheral Errors functions
+  *
+  @verbatim
+  ==============================================================================
+                        ##### FLASH peripheral features #####
+  ==============================================================================
+
+  [..] The Flash memory interface manages CPU AHB I-Code and D-Code accesses
+       to the Flash memory. It implements the erase and program Flash memory operations
+       and the read and write protection mechanisms.
+
+  [..] The Flash memory interface accelerates code execution with a system of instruction
+       prefetch and cache lines.
+
+  [..] The FLASH main features are:
+      (+) Flash memory read operations
+      (+) Flash memory program/erase operations
+      (+) Read / write protections
+      (+) Prefetch on I-Code
+      (+) 64 cache lines of 128 bits on I-Code
+      (+) 8 cache lines of 128 bits on D-Code
+
+
+                     ##### How to use this driver #####
+  ==============================================================================
+    [..]
+      This driver provides functions and macros to configure and program the FLASH
+      memory of all STM32F4xx devices.
+
+      (#) FLASH Memory IO Programming functions:
+           (++) Lock and Unlock the FLASH interface using HAL_FLASH_Unlock() and
+                HAL_FLASH_Lock() functions
+           (++) Program functions: byte, half word, word and double word
+           (++) There Two modes of programming :
+            (+++) Polling mode using HAL_FLASH_Program() function
+            (+++) Interrupt mode using HAL_FLASH_Program_IT() function
+
+      (#) Interrupts and flags management functions :
+           (++) Handle FLASH interrupts by calling HAL_FLASH_IRQHandler()
+           (++) Wait for last FLASH operation according to its status
+           (++) Get error flag status by calling HAL_SetErrorCode()
+
+    [..]
+      In addition to these functions, this driver includes a set of macros allowing
+      to handle the following operations:
+       (+) Set the latency
+       (+) Enable/Disable the prefetch buffer
+       (+) Enable/Disable the Instruction cache and the Data cache
+       (+) Reset the Instruction cache and the Data cache
+       (+) Enable/Disable the FLASH interrupts
+       (+) Monitor the FLASH flags status
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file in
+  * the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx_hal.h"
+
+/** @addtogroup STM32F4xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup FLASH FLASH
+  * @brief FLASH HAL module driver
+  * @{
+  */
+
+#ifdef HAL_FLASH_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/** @addtogroup FLASH_Private_Constants
+  * @{
+  */
+#define FLASH_TIMEOUT_VALUE       50000U /* 50 s */
+/**
+  * @}
+  */
+/* Private macro -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/** @addtogroup FLASH_Private_Variables
+  * @{
+  */
+/* Variable used for Erase sectors under interruption */
+FLASH_ProcessTypeDef pFlash;
+/**
+  * @}
+  */
+
+/* Private function prototypes -----------------------------------------------*/
+/** @addtogroup FLASH_Private_Functions
+  * @{
+  */
+/* Program operations */
+static void   FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data);
+static void   FLASH_Program_Word(uint32_t Address, uint32_t Data);
+static void   FLASH_Program_HalfWord(uint32_t Address, uint16_t Data);
+static void   FLASH_Program_Byte(uint32_t Address, uint8_t Data);
+static void   FLASH_SetErrorCode(void);
+
+HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout);
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup FLASH_Exported_Functions FLASH Exported Functions
+  * @{
+  */
+
+/** @defgroup FLASH_Exported_Functions_Group1 Programming operation functions
+  *  @brief   Programming operation functions
+  *
+@verbatim
+ ===============================================================================
+                  ##### Programming operation functions #####
+ ===============================================================================
+    [..]
+    This subsection provides a set of functions allowing to manage the FLASH
+    program operations.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Program byte, halfword, word or double word at a specified address
+  * @param  TypeProgram  Indicate the way to program at a specified address.
+  *                           This parameter can be a value of @ref FLASH_Type_Program
+  * @param  Address  specifies the address to be programmed.
+  * @param  Data specifies the data to be programmed
+  *
+  * @retval HAL_StatusTypeDef HAL Status
+  */
+HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
+{
+  HAL_StatusTypeDef status;
+
+  /* Process Locked */
+  __HAL_LOCK(&pFlash);
+
+  /* Check the parameters */
+  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
+
+  /* Wait for last operation to be completed */
+  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
+
+  if (status == HAL_OK)
+  {
+    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
+    {
+      /*Program byte (8-bit) at a specified address.*/
+      FLASH_Program_Byte(Address, (uint8_t) Data);
+    }
+    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
+    {
+      /*Program halfword (16-bit) at a specified address.*/
+      FLASH_Program_HalfWord(Address, (uint16_t) Data);
+    }
+    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
+    {
+      /*Program word (32-bit) at a specified address.*/
+      FLASH_Program_Word(Address, (uint32_t) Data);
+    }
+    else
+    {
+      /*Program double word (64-bit) at a specified address.*/
+      FLASH_Program_DoubleWord(Address, Data);
+    }
+
+    /* Wait for last operation to be completed */
+    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
+
+    /* If the program operation is completed, disable the PG Bit */
+    FLASH->CR &= (~FLASH_CR_PG);
+  }
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(&pFlash);
+
+  return status;
+}
+
+/**
+  * @brief   Program byte, halfword, word or double word at a specified address  with interrupt enabled.
+  * @param  TypeProgram  Indicate the way to program at a specified address.
+  *                           This parameter can be a value of @ref FLASH_Type_Program
+  * @param  Address  specifies the address to be programmed.
+  * @param  Data specifies the data to be programmed
+  *
+  * @retval HAL Status
+  */
+HAL_StatusTypeDef HAL_FLASH_Program_IT(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Check the parameters */
+  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
+
+  /* Enable End of FLASH Operation interrupt */
+  __HAL_FLASH_ENABLE_IT(FLASH_IT_EOP);
+
+  /* Enable Error source interrupt */
+  __HAL_FLASH_ENABLE_IT(FLASH_IT_ERR);
+
+  pFlash.ProcedureOnGoing = FLASH_PROC_PROGRAM;
+  pFlash.Address = Address;
+
+  if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
+  {
+    /*Program byte (8-bit) at a specified address.*/
+    FLASH_Program_Byte(Address, (uint8_t) Data);
+  }
+  else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
+  {
+    /*Program halfword (16-bit) at a specified address.*/
+    FLASH_Program_HalfWord(Address, (uint16_t) Data);
+  }
+  else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
+  {
+    /*Program word (32-bit) at a specified address.*/
+    FLASH_Program_Word(Address, (uint32_t) Data);
+  }
+  else
+  {
+    /*Program double word (64-bit) at a specified address.*/
+    FLASH_Program_DoubleWord(Address, Data);
+  }
+
+  return status;
+}
+
+/**
+  * @brief This function handles FLASH interrupt request.
+  * @retval None
+  */
+void HAL_FLASH_IRQHandler(void)
+{
+  uint32_t addresstmp = 0U;
+
+  /* Check FLASH operation error flags */
+#if defined(FLASH_SR_RDERR)
+  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
+                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
+#else
+  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
+                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
+#endif /* FLASH_SR_RDERR */
+  {
+    if (pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
+    {
+      /*return the faulty sector*/
+      addresstmp = pFlash.Sector;
+      pFlash.Sector = 0xFFFFFFFFU;
+    }
+    else if (pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
+    {
+      /*return the faulty bank*/
+      addresstmp = pFlash.Bank;
+    }
+    else
+    {
+      /*return the faulty address*/
+      addresstmp = pFlash.Address;
+    }
+
+    /*Save the Error code*/
+    FLASH_SetErrorCode();
+
+    /* FLASH error interrupt user callback */
+    HAL_FLASH_OperationErrorCallback(addresstmp);
+
+    /*Stop the procedure ongoing*/
+    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
+  }
+
+  /* Check FLASH End of Operation flag  */
+  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
+  {
+    /* Clear FLASH End of Operation pending bit */
+    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
+
+    if (pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
+    {
+      /*Nb of sector to erased can be decreased*/
+      pFlash.NbSectorsToErase--;
+
+      /* Check if there are still sectors to erase*/
+      if (pFlash.NbSectorsToErase != 0U)
+      {
+        addresstmp = pFlash.Sector;
+        /*Indicate user which sector has been erased*/
+        HAL_FLASH_EndOfOperationCallback(addresstmp);
+
+        /*Increment sector number*/
+        pFlash.Sector++;
+        addresstmp = pFlash.Sector;
+        FLASH_Erase_Sector(addresstmp, pFlash.VoltageForErase);
+      }
+      else
+      {
+        /*No more sectors to Erase, user callback can be called.*/
+        /*Reset Sector and stop Erase sectors procedure*/
+        pFlash.Sector = addresstmp = 0xFFFFFFFFU;
+        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
+
+        /* Flush the caches to be sure of the data consistency */
+        FLASH_FlushCaches();
+
+        /* FLASH EOP interrupt user callback */
+        HAL_FLASH_EndOfOperationCallback(addresstmp);
+      }
+    }
+    else
+    {
+      if (pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
+      {
+        /* MassErase ended. Return the selected bank */
+        /* Flush the caches to be sure of the data consistency */
+        FLASH_FlushCaches();
+
+        /* FLASH EOP interrupt user callback */
+        HAL_FLASH_EndOfOperationCallback(pFlash.Bank);
+      }
+      else
+      {
+        /*Program ended. Return the selected address*/
+        /* FLASH EOP interrupt user callback */
+        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
+      }
+      pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
+    }
+  }
+
+  if (pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
+  {
+    /* Operation is completed, disable the PG, SER, SNB and MER Bits */
+    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_SER | FLASH_CR_SNB | FLASH_MER_BIT));
+
+    /* Disable End of FLASH Operation interrupt */
+    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP);
+
+    /* Disable Error source interrupt */
+    __HAL_FLASH_DISABLE_IT(FLASH_IT_ERR);
+  }
+}
+
+/**
+  * @brief  FLASH end of operation interrupt callback
+  * @param  ReturnValue The value saved in this parameter depends on the ongoing procedure
+  *                  Mass Erase: Bank number which has been requested to erase
+  *                  Sectors Erase: Sector which has been erased
+  *                    (if 0xFFFFFFFFU, it means that all the selected sectors have been erased)
+  *                  Program: Address which was selected for data program
+  * @retval None
+  */
+__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(ReturnValue);
+  /* NOTE : This function Should not be modified, when the callback is needed,
+            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  FLASH operation error interrupt callback
+  * @param  ReturnValue The value saved in this parameter depends on the ongoing procedure
+  *                 Mass Erase: Bank number which has been requested to erase
+  *                 Sectors Erase: Sector number which returned an error
+  *                 Program: Address which was selected for data program
+  * @retval None
+  */
+__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(ReturnValue);
+  /* NOTE : This function Should not be modified, when the callback is needed,
+            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup FLASH_Exported_Functions_Group2 Peripheral Control functions
+  *  @brief   management functions
+  *
+@verbatim
+ ===============================================================================
+                      ##### Peripheral Control functions #####
+ ===============================================================================
+    [..]
+    This subsection provides a set of functions allowing to control the FLASH
+    memory operations.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Unlock the FLASH control register access
+  * @retval HAL Status
+  */
+HAL_StatusTypeDef HAL_FLASH_Unlock(void)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
+  {
+    /* Authorize the FLASH Registers access */
+    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
+    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
+
+    /* Verify Flash is unlocked */
+    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
+    {
+      status = HAL_ERROR;
+    }
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Locks the FLASH control register access
+  * @retval HAL Status
+  */
+HAL_StatusTypeDef HAL_FLASH_Lock(void)
+{
+  /* Set the LOCK Bit to lock the FLASH Registers access */
+  FLASH->CR |= FLASH_CR_LOCK;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Unlock the FLASH Option Control Registers access.
+  * @retval HAL Status
+  */
+HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
+{
+  if ((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != RESET)
+  {
+    /* Authorizes the Option Byte register programming */
+    FLASH->OPTKEYR = FLASH_OPT_KEY1;
+    FLASH->OPTKEYR = FLASH_OPT_KEY2;
+  }
+  else
+  {
+    return HAL_ERROR;
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Lock the FLASH Option Control Registers access.
+  * @retval HAL Status
+  */
+HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
+{
+  /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */
+  FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Launch the option byte loading.
+  * @retval HAL Status
+  */
+HAL_StatusTypeDef HAL_FLASH_OB_Launch(void)
+{
+  /* Set the OPTSTRT bit in OPTCR register */
+  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS |= FLASH_OPTCR_OPTSTRT;
+
+  /* Wait for last operation to be completed */
+  return (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE));
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup FLASH_Exported_Functions_Group3 Peripheral State and Errors functions
+  *  @brief   Peripheral Errors functions
+  *
+@verbatim
+ ===============================================================================
+                ##### Peripheral Errors functions #####
+ ===============================================================================
+    [..]
+    This subsection permits to get in run-time Errors of the FLASH peripheral.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Get the specific FLASH error flag.
+  * @retval FLASH_ErrorCode: The returned value can be a combination of:
+  *            @arg HAL_FLASH_ERROR_RD: FLASH Read Protection error flag (PCROP)
+  *            @arg HAL_FLASH_ERROR_PGS: FLASH Programming Sequence error flag
+  *            @arg HAL_FLASH_ERROR_PGP: FLASH Programming Parallelism error flag
+  *            @arg HAL_FLASH_ERROR_PGA: FLASH Programming Alignment error flag
+  *            @arg HAL_FLASH_ERROR_WRP: FLASH Write protected error flag
+  *            @arg HAL_FLASH_ERROR_OPERATION: FLASH operation Error flag
+  */
+uint32_t HAL_FLASH_GetError(void)
+{
+  return pFlash.ErrorCode;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @brief  Wait for a FLASH operation to complete.
+  * @param  Timeout maximum flash operationtimeout
+  * @retval HAL Status
+  */
+HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
+{
+  uint32_t tickstart = 0U;
+
+  /* Clear Error Code */
+  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
+
+  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
+     Even if the FLASH operation fails, the BUSY flag will be reset and an error
+     flag will be set */
+  /* Get tick */
+  tickstart = HAL_GetTick();
+
+  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
+  {
+    if (Timeout != HAL_MAX_DELAY)
+    {
+      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
+      {
+        return HAL_TIMEOUT;
+      }
+    }
+  }
+
+  /* Check FLASH End of Operation flag  */
+  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
+  {
+    /* Clear FLASH End of Operation pending bit */
+    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
+  }
+#if defined(FLASH_SR_RDERR)
+  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
+                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
+#else
+  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
+                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
+#endif /* FLASH_SR_RDERR */
+  {
+    /*Save the error code*/
+    FLASH_SetErrorCode();
+    return HAL_ERROR;
+  }
+
+  /* If there is no error flag set */
+  return HAL_OK;
+
+}
+
+/**
+  * @brief  Program a double word (64-bit) at a specified address.
+  * @note   This function must be used when the device voltage range is from
+  *         2.7V to 3.6V and Vpp in the range 7V to 9V.
+  *
+  * @note   If an erase and a program operations are requested simultaneously,
+  *         the erase operation is performed before the program one.
+  *
+  * @param  Address specifies the address to be programmed.
+  * @param  Data specifies the data to be programmed.
+  * @retval None
+  */
+static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
+{
+  /* Check the parameters */
+  assert_param(IS_FLASH_ADDRESS(Address));
+
+  /* If the previous operation is completed, proceed to program the new data */
+  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
+  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
+  FLASH->CR |= FLASH_CR_PG;
+
+  /* Program first word */
+  *(__IO uint32_t *)Address = (uint32_t)Data;
+
+  /* Barrier to ensure programming is performed in 2 steps, in right order
+    (independently of compiler optimization behavior) */
+  __ISB();
+
+  /* Program second word */
+  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
+}
+
+
+/**
+  * @brief  Program word (32-bit) at a specified address.
+  * @note   This function must be used when the device voltage range is from
+  *         2.7V to 3.6V.
+  *
+  * @note   If an erase and a program operations are requested simultaneously,
+  *         the erase operation is performed before the program one.
+  *
+  * @param  Address specifies the address to be programmed.
+  * @param  Data specifies the data to be programmed.
+  * @retval None
+  */
+static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
+{
+  /* Check the parameters */
+  assert_param(IS_FLASH_ADDRESS(Address));
+
+  /* If the previous operation is completed, proceed to program the new data */
+  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
+  FLASH->CR |= FLASH_PSIZE_WORD;
+  FLASH->CR |= FLASH_CR_PG;
+
+  *(__IO uint32_t *)Address = Data;
+}
+
+/**
+  * @brief  Program a half-word (16-bit) at a specified address.
+  * @note   This function must be used when the device voltage range is from
+  *         2.1V to 3.6V.
+  *
+  * @note   If an erase and a program operations are requested simultaneously,
+  *         the erase operation is performed before the program one.
+  *
+  * @param  Address specifies the address to be programmed.
+  * @param  Data specifies the data to be programmed.
+  * @retval None
+  */
+static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
+{
+  /* Check the parameters */
+  assert_param(IS_FLASH_ADDRESS(Address));
+
+  /* If the previous operation is completed, proceed to program the new data */
+  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
+  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
+  FLASH->CR |= FLASH_CR_PG;
+
+  *(__IO uint16_t *)Address = Data;
+}
+
+/**
+  * @brief  Program byte (8-bit) at a specified address.
+  * @note   This function must be used when the device voltage range is from
+  *         1.8V to 3.6V.
+  *
+  * @note   If an erase and a program operations are requested simultaneously,
+  *         the erase operation is performed before the program one.
+  *
+  * @param  Address specifies the address to be programmed.
+  * @param  Data specifies the data to be programmed.
+  * @retval None
+  */
+static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
+{
+  /* Check the parameters */
+  assert_param(IS_FLASH_ADDRESS(Address));
+
+  /* If the previous operation is completed, proceed to program the new data */
+  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
+  FLASH->CR |= FLASH_PSIZE_BYTE;
+  FLASH->CR |= FLASH_CR_PG;
+
+  *(__IO uint8_t *)Address = Data;
+}
+
+/**
+  * @brief  Set the specific FLASH error flag.
+  * @retval None
+  */
+static void FLASH_SetErrorCode(void)
+{
+  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
+  {
+    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
+
+    /* Clear FLASH write protection error pending bit */
+    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
+  }
+
+  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
+  {
+    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
+
+    /* Clear FLASH Programming alignment error pending bit */
+    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
+  }
+
+  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
+  {
+    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
+
+    /* Clear FLASH Programming parallelism error pending bit */
+    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
+  }
+
+  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
+  {
+    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
+
+    /* Clear FLASH Programming sequence error pending bit */
+    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
+  }
+#if defined(FLASH_SR_RDERR)
+  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
+  {
+    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
+
+    /* Clear FLASH Proprietary readout protection error pending bit */
+    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
+  }
+#endif /* FLASH_SR_RDERR */
+  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
+  {
+    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
+
+    /* Clear FLASH Operation error pending bit */
+    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
+  }
+}
+
+/**
+  * @}
+  */
+
+#endif /* HAL_FLASH_MODULE_ENABLED */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c
new file mode 100644
index 0000000..839c91b
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ex.c
@@ -0,0 +1,1344 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_hal_flash_ex.c
+  * @author  MCD Application Team
+  * @brief   Extended FLASH HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of the FLASH extension peripheral:
+  *           + Extended programming operations functions
+  *
+  @verbatim
+  ==============================================================================
+                   ##### Flash Extension features #####
+  ==============================================================================
+
+  [..] Comparing to other previous devices, the FLASH interface for STM32F427xx/437xx and
+       STM32F429xx/439xx devices contains the following additional features
+
+       (+) Capacity up to 2 Mbyte with dual bank architecture supporting read-while-write
+           capability (RWW)
+       (+) Dual bank memory organization
+       (+) PCROP protection for all banks
+
+                      ##### How to use this driver #####
+  ==============================================================================
+  [..] This driver provides functions to configure and program the FLASH memory
+       of all STM32F427xx/437xx, STM32F429xx/439xx, STM32F469xx/479xx and STM32F446xx
+       devices. It includes
+      (#) FLASH Memory Erase functions:
+           (++) Lock and Unlock the FLASH interface using HAL_FLASH_Unlock() and
+                HAL_FLASH_Lock() functions
+           (++) Erase function: Erase sector, erase all sectors
+           (++) There are two modes of erase :
+             (+++) Polling Mode using HAL_FLASHEx_Erase()
+             (+++) Interrupt Mode using HAL_FLASHEx_Erase_IT()
+
+      (#) Option Bytes Programming functions: Use HAL_FLASHEx_OBProgram() to :
+           (++) Set/Reset the write protection
+           (++) Set the Read protection Level
+           (++) Set the BOR level
+           (++) Program the user Option Bytes
+      (#) Advanced Option Bytes Programming functions: Use HAL_FLASHEx_AdvOBProgram() to :
+       (++) Extended space (bank 2) erase function
+       (++) Full FLASH space (2 Mo) erase (bank 1 and bank 2)
+       (++) Dual Boot activation
+       (++) Write protection configuration for bank 2
+       (++) PCROP protection configuration and control for both banks
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file in
+  * the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx_hal.h"
+
+/** @addtogroup STM32F4xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup FLASHEx FLASHEx
+  * @brief FLASH HAL Extension module driver
+  * @{
+  */
+
+#ifdef HAL_FLASH_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/** @addtogroup FLASHEx_Private_Constants
+  * @{
+  */
+#define FLASH_TIMEOUT_VALUE       50000U /* 50 s */
+/**
+  * @}
+  */
+
+/* Private macro -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/** @addtogroup FLASHEx_Private_Variables
+  * @{
+  */
+extern FLASH_ProcessTypeDef pFlash;
+/**
+  * @}
+  */
+
+/* Private function prototypes -----------------------------------------------*/
+/** @addtogroup FLASHEx_Private_Functions
+  * @{
+  */
+/* Option bytes control */
+static void               FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks);
+static HAL_StatusTypeDef  FLASH_OB_EnableWRP(uint32_t WRPSector, uint32_t Banks);
+static HAL_StatusTypeDef  FLASH_OB_DisableWRP(uint32_t WRPSector, uint32_t Banks);
+static HAL_StatusTypeDef  FLASH_OB_RDP_LevelConfig(uint8_t Level);
+static HAL_StatusTypeDef  FLASH_OB_UserConfig(uint8_t Iwdg, uint8_t Stop, uint8_t Stdby);
+static HAL_StatusTypeDef  FLASH_OB_BOR_LevelConfig(uint8_t Level);
+static uint8_t            FLASH_OB_GetUser(void);
+static uint16_t           FLASH_OB_GetWRP(void);
+static uint8_t            FLASH_OB_GetRDP(void);
+static uint8_t            FLASH_OB_GetBOR(void);
+
+#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F411xE) ||\
+    defined(STM32F446xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||\
+    defined(STM32F423xx)
+static HAL_StatusTypeDef  FLASH_OB_EnablePCROP(uint32_t Sector);
+static HAL_StatusTypeDef  FLASH_OB_DisablePCROP(uint32_t Sector);
+#endif /* STM32F401xC || STM32F401xE || STM32F410xx || STM32F411xE || STM32F446xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx
+          STM32F413xx || STM32F423xx */
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
+static HAL_StatusTypeDef FLASH_OB_EnablePCROP(uint32_t SectorBank1, uint32_t SectorBank2, uint32_t Banks);
+static HAL_StatusTypeDef FLASH_OB_DisablePCROP(uint32_t SectorBank1, uint32_t SectorBank2, uint32_t Banks);
+static HAL_StatusTypeDef FLASH_OB_BootConfig(uint8_t BootConfig);
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
+
+extern HAL_StatusTypeDef         FLASH_WaitForLastOperation(uint32_t Timeout);
+/**
+  * @}
+  */
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup FLASHEx_Exported_Functions FLASHEx Exported Functions
+  * @{
+  */
+
+/** @defgroup FLASHEx_Exported_Functions_Group1 Extended IO operation functions
+  *  @brief   Extended IO operation functions
+  *
+@verbatim
+ ===============================================================================
+                ##### Extended programming operation functions #####
+ ===============================================================================
+    [..]
+    This subsection provides a set of functions allowing to manage the Extension FLASH
+    programming operations.
+
+@endverbatim
+  * @{
+  */
+/**
+  * @brief  Perform a mass erase or erase the specified FLASH memory sectors
+  * @param[in]  pEraseInit pointer to an FLASH_EraseInitTypeDef structure that
+  *         contains the configuration information for the erasing.
+  *
+  * @param[out]  SectorError pointer to variable  that
+  *         contains the configuration information on faulty sector in case of error
+  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
+  *
+  * @retval HAL Status
+  */
+HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
+{
+  HAL_StatusTypeDef status;
+  uint32_t index = 0U;
+
+  /* Process Locked */
+  __HAL_LOCK(&pFlash);
+
+  /* Check the parameters */
+  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));
+
+  /* Wait for last operation to be completed */
+  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
+
+  if (status == HAL_OK)
+  {
+    /*Initialization of SectorError variable*/
+    *SectorError = 0xFFFFFFFFU;
+
+    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
+    {
+      /*Mass erase to be done*/
+      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
+
+      /* Wait for last operation to be completed */
+      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
+
+      /* if the erase operation is completed, disable the MER Bit */
+      FLASH->CR &= (~FLASH_MER_BIT);
+    }
+    else
+    {
+      /* Check the parameters */
+      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));
+
+      /* Erase by sector by sector to be done*/
+      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
+      {
+        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
+
+        /* Wait for last operation to be completed */
+        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
+
+        /* If the erase operation is completed, disable the SER and SNB Bits */
+        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
+
+        if (status != HAL_OK)
+        {
+          /* In case of error, stop erase procedure and return the faulty sector*/
+          *SectorError = index;
+          break;
+        }
+      }
+    }
+    /* Flush the caches to be sure of the data consistency */
+    FLASH_FlushCaches();
+  }
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(&pFlash);
+
+  return status;
+}
+
+/**
+  * @brief  Perform a mass erase or erase the specified FLASH memory sectors  with interrupt enabled
+  * @param  pEraseInit pointer to an FLASH_EraseInitTypeDef structure that
+  *         contains the configuration information for the erasing.
+  *
+  * @retval HAL Status
+  */
+HAL_StatusTypeDef HAL_FLASHEx_Erase_IT(FLASH_EraseInitTypeDef *pEraseInit)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Check the parameters */
+  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));
+
+  /* Enable End of FLASH Operation interrupt */
+  __HAL_FLASH_ENABLE_IT(FLASH_IT_EOP);
+
+  /* Enable Error source interrupt */
+  __HAL_FLASH_ENABLE_IT(FLASH_IT_ERR);
+
+  /* Clear pending flags (if any) */
+  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP    | FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | \
+                         FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR);
+
+  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
+  {
+    /*Mass erase to be done*/
+    pFlash.ProcedureOnGoing = FLASH_PROC_MASSERASE;
+    pFlash.Bank = pEraseInit->Banks;
+    FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
+  }
+  else
+  {
+    /* Erase by sector to be done*/
+
+    /* Check the parameters */
+    assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));
+
+    pFlash.ProcedureOnGoing = FLASH_PROC_SECTERASE;
+    pFlash.NbSectorsToErase = pEraseInit->NbSectors;
+    pFlash.Sector = pEraseInit->Sector;
+    pFlash.VoltageForErase = (uint8_t)pEraseInit->VoltageRange;
+
+    /*Erase 1st sector and wait for IT*/
+    FLASH_Erase_Sector(pEraseInit->Sector, pEraseInit->VoltageRange);
+  }
+
+  return status;
+}
+
+/**
+  * @brief   Program option bytes
+  * @param  pOBInit pointer to an FLASH_OBInitStruct structure that
+  *         contains the configuration information for the programming.
+  *
+  * @retval HAL Status
+  */
+HAL_StatusTypeDef HAL_FLASHEx_OBProgram(FLASH_OBProgramInitTypeDef *pOBInit)
+{
+  HAL_StatusTypeDef status = HAL_ERROR;
+
+  /* Process Locked */
+  __HAL_LOCK(&pFlash);
+
+  /* Check the parameters */
+  assert_param(IS_OPTIONBYTE(pOBInit->OptionType));
+
+  /*Write protection configuration*/
+  if ((pOBInit->OptionType & OPTIONBYTE_WRP) == OPTIONBYTE_WRP)
+  {
+    assert_param(IS_WRPSTATE(pOBInit->WRPState));
+    if (pOBInit->WRPState == OB_WRPSTATE_ENABLE)
+    {
+      /*Enable of Write protection on the selected Sector*/
+      status = FLASH_OB_EnableWRP(pOBInit->WRPSector, pOBInit->Banks);
+    }
+    else
+    {
+      /*Disable of Write protection on the selected Sector*/
+      status = FLASH_OB_DisableWRP(pOBInit->WRPSector, pOBInit->Banks);
+    }
+  }
+
+  /*Read protection configuration*/
+  if ((pOBInit->OptionType & OPTIONBYTE_RDP) == OPTIONBYTE_RDP)
+  {
+    status = FLASH_OB_RDP_LevelConfig(pOBInit->RDPLevel);
+  }
+
+  /*USER  configuration*/
+  if ((pOBInit->OptionType & OPTIONBYTE_USER) == OPTIONBYTE_USER)
+  {
+    status = FLASH_OB_UserConfig(pOBInit->USERConfig & OB_IWDG_SW,
+                                 pOBInit->USERConfig & OB_STOP_NO_RST,
+                                 pOBInit->USERConfig & OB_STDBY_NO_RST);
+  }
+
+  /*BOR Level  configuration*/
+  if ((pOBInit->OptionType & OPTIONBYTE_BOR) == OPTIONBYTE_BOR)
+  {
+    status = FLASH_OB_BOR_LevelConfig(pOBInit->BORLevel);
+  }
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(&pFlash);
+
+  return status;
+}
+
+/**
+  * @brief   Get the Option byte configuration
+  * @param  pOBInit pointer to an FLASH_OBInitStruct structure that
+  *         contains the configuration information for the programming.
+  *
+  * @retval None
+  */
+void HAL_FLASHEx_OBGetConfig(FLASH_OBProgramInitTypeDef *pOBInit)
+{
+  pOBInit->OptionType = OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER | OPTIONBYTE_BOR;
+
+  /*Get WRP*/
+  pOBInit->WRPSector = (uint32_t)FLASH_OB_GetWRP();
+
+  /*Get RDP Level*/
+  pOBInit->RDPLevel = (uint32_t)FLASH_OB_GetRDP();
+
+  /*Get USER*/
+  pOBInit->USERConfig = (uint8_t)FLASH_OB_GetUser();
+
+  /*Get BOR Level*/
+  pOBInit->BORLevel = (uint32_t)FLASH_OB_GetBOR();
+}
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
+    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) ||\
+    defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F469xx) ||\
+    defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||\
+    defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
+/**
+  * @brief   Program option bytes
+  * @param  pAdvOBInit pointer to an FLASH_AdvOBProgramInitTypeDef structure that
+  *         contains the configuration information for the programming.
+  *
+  * @retval HAL Status
+  */
+HAL_StatusTypeDef HAL_FLASHEx_AdvOBProgram(FLASH_AdvOBProgramInitTypeDef *pAdvOBInit)
+{
+  HAL_StatusTypeDef status = HAL_ERROR;
+
+  /* Check the parameters */
+  assert_param(IS_OBEX(pAdvOBInit->OptionType));
+
+  /*Program PCROP option byte*/
+  if (((pAdvOBInit->OptionType) & OPTIONBYTE_PCROP) == OPTIONBYTE_PCROP)
+  {
+    /* Check the parameters */
+    assert_param(IS_PCROPSTATE(pAdvOBInit->PCROPState));
+    if ((pAdvOBInit->PCROPState) == OB_PCROP_STATE_ENABLE)
+    {
+      /*Enable of Write protection on the selected Sector*/
+#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) ||\
+    defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||\
+    defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
+      status = FLASH_OB_EnablePCROP(pAdvOBInit->Sectors);
+#else  /* STM32F427xx || STM32F437xx || STM32F429xx|| STM32F439xx || STM32F469xx || STM32F479xx */
+      status = FLASH_OB_EnablePCROP(pAdvOBInit->SectorsBank1, pAdvOBInit->SectorsBank2, pAdvOBInit->Banks);
+#endif /* STM32F401xC || STM32F401xE || STM32F410xx || STM32F411xE || STM32F446xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx ||
+          STM32F413xx || STM32F423xx */
+    }
+    else
+    {
+      /*Disable of Write protection on the selected Sector*/
+#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) ||\
+    defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||\
+    defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
+      status = FLASH_OB_DisablePCROP(pAdvOBInit->Sectors);
+#else /* STM32F427xx || STM32F437xx || STM32F429xx|| STM32F439xx || STM32F469xx || STM32F479xx */
+      status = FLASH_OB_DisablePCROP(pAdvOBInit->SectorsBank1, pAdvOBInit->SectorsBank2, pAdvOBInit->Banks);
+#endif /* STM32F401xC || STM32F401xE || STM32F410xx || STM32F411xE || STM32F446xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx ||
+          STM32F413xx || STM32F423xx */
+    }
+  }
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
+  /*Program BOOT config option byte*/
+  if (((pAdvOBInit->OptionType) & OPTIONBYTE_BOOTCONFIG) == OPTIONBYTE_BOOTCONFIG)
+  {
+    status = FLASH_OB_BootConfig(pAdvOBInit->BootConfig);
+  }
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
+
+  return status;
+}
+
+/**
+  * @brief   Get the OBEX byte configuration
+  * @param  pAdvOBInit pointer to an FLASH_AdvOBProgramInitTypeDef structure that
+  *         contains the configuration information for the programming.
+  *
+  * @retval None
+  */
+void HAL_FLASHEx_AdvOBGetConfig(FLASH_AdvOBProgramInitTypeDef *pAdvOBInit)
+{
+#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) ||\
+    defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||\
+    defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
+  /*Get Sector*/
+  pAdvOBInit->Sectors = (*(__IO uint16_t *)(OPTCR_BYTE2_ADDRESS));
+#else  /* STM32F427xx || STM32F437xx || STM32F429xx|| STM32F439xx || STM32F469xx || STM32F479xx */
+  /*Get Sector for Bank1*/
+  pAdvOBInit->SectorsBank1 = (*(__IO uint16_t *)(OPTCR_BYTE2_ADDRESS));
+
+  /*Get Sector for Bank2*/
+  pAdvOBInit->SectorsBank2 = (*(__IO uint16_t *)(OPTCR1_BYTE2_ADDRESS));
+
+  /*Get Boot config OB*/
+  pAdvOBInit->BootConfig = *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS;
+#endif /* STM32F401xC || STM32F401xE || STM32F410xx || STM32F411xE || STM32F446xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx ||
+          STM32F413xx || STM32F423xx */
+}
+
+/**
+  * @brief  Select the Protection Mode
+  *
+  * @note   After PCROP activated Option Byte modification NOT POSSIBLE! excepted
+  *         Global Read Out Protection modification (from level1 to level0)
+  * @note   Once SPRMOD bit is active unprotection of a protected sector is not possible
+  * @note   Read a protected sector will set RDERR Flag and write a protected sector will set WRPERR Flag
+  * @note   This function can be used only for STM32F42xxx/STM32F43xxx/STM32F401xx/STM32F411xx/STM32F446xx/
+  *         STM32F469xx/STM32F479xx/STM32F412xx/STM32F413xx devices.
+  *
+  * @retval HAL Status
+  */
+HAL_StatusTypeDef HAL_FLASHEx_OB_SelectPCROP(void)
+{
+  uint8_t optiontmp;
+
+  /* Mask SPRMOD bit */
+  optiontmp = (uint8_t)((*(__IO uint8_t *)OPTCR_BYTE3_ADDRESS) & (uint8_t)0x7F);
+
+  /* Update Option Byte */
+  *(__IO uint8_t *)OPTCR_BYTE3_ADDRESS = (uint8_t)(OB_PCROP_SELECTED | optiontmp);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Deselect the Protection Mode
+  *
+  * @note   After PCROP activated Option Byte modification NOT POSSIBLE! excepted
+  *         Global Read Out Protection modification (from level1 to level0)
+  * @note   Once SPRMOD bit is active unprotection of a protected sector is not possible
+  * @note   Read a protected sector will set RDERR Flag and write a protected sector will set WRPERR Flag
+  * @note   This function can be used only for STM32F42xxx/STM32F43xxx/STM32F401xx/STM32F411xx/STM32F446xx/
+  *         STM32F469xx/STM32F479xx/STM32F412xx/STM32F413xx devices.
+  *
+  * @retval HAL Status
+  */
+HAL_StatusTypeDef HAL_FLASHEx_OB_DeSelectPCROP(void)
+{
+  uint8_t optiontmp;
+
+  /* Mask SPRMOD bit */
+  optiontmp = (uint8_t)((*(__IO uint8_t *)OPTCR_BYTE3_ADDRESS) & (uint8_t)0x7F);
+
+  /* Update Option Byte */
+  *(__IO uint8_t *)OPTCR_BYTE3_ADDRESS = (uint8_t)(OB_PCROP_DESELECTED | optiontmp);
+
+  return HAL_OK;
+}
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F401xC || STM32F401xE || STM32F410xx ||\
+          STM32F411xE || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx ||
+          STM32F413xx || STM32F423xx */
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx)|| defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
+/**
+  * @brief  Returns the FLASH Write Protection Option Bytes value for Bank 2
+  * @note   This function can be used only for STM32F42xxx/STM32F43xxx/STM32F469xx/STM32F479xx devices.
+  * @retval The FLASH Write Protection  Option Bytes value
+  */
+uint16_t HAL_FLASHEx_OB_GetBank2WRP(void)
+{
+  /* Return the FLASH write protection Register value */
+  return (*(__IO uint16_t *)(OPTCR1_BYTE2_ADDRESS));
+}
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
+
+/**
+  * @}
+  */
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
+/**
+  * @brief  Full erase of FLASH memory sectors
+  * @param  VoltageRange The device voltage range which defines the erase parallelism.
+  *          This parameter can be one of the following values:
+  *            @arg FLASH_VOLTAGE_RANGE_1: when the device voltage range is 1.8V to 2.1V,
+  *                                  the operation will be done by byte (8-bit)
+  *            @arg FLASH_VOLTAGE_RANGE_2: when the device voltage range is 2.1V to 2.7V,
+  *                                  the operation will be done by half word (16-bit)
+  *            @arg FLASH_VOLTAGE_RANGE_3: when the device voltage range is 2.7V to 3.6V,
+  *                                  the operation will be done by word (32-bit)
+  *            @arg FLASH_VOLTAGE_RANGE_4: when the device voltage range is 2.7V to 3.6V + External Vpp,
+  *                                  the operation will be done by double word (64-bit)
+  *
+  * @param  Banks Banks to be erased
+  *          This parameter can be one of the following values:
+  *            @arg FLASH_BANK_1: Bank1 to be erased
+  *            @arg FLASH_BANK_2: Bank2 to be erased
+  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
+  *
+  * @retval HAL Status
+  */
+static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
+{
+  /* Check the parameters */
+  assert_param(IS_VOLTAGERANGE(VoltageRange));
+  assert_param(IS_FLASH_BANK(Banks));
+
+  /* if the previous operation is completed, proceed to erase all sectors */
+  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
+
+  if (Banks == FLASH_BANK_BOTH)
+  {
+    /* bank1 & bank2 will be erased*/
+    FLASH->CR |= FLASH_MER_BIT;
+  }
+  else if (Banks == FLASH_BANK_1)
+  {
+    /*Only bank1 will be erased*/
+    FLASH->CR |= FLASH_CR_MER1;
+  }
+  else
+  {
+    /*Only bank2 will be erased*/
+    FLASH->CR |= FLASH_CR_MER2;
+  }
+  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
+}
+
+/**
+  * @brief  Erase the specified FLASH memory sector
+  * @param  Sector FLASH sector to erase
+  *         The value of this parameter depend on device used within the same series
+  * @param  VoltageRange The device voltage range which defines the erase parallelism.
+  *          This parameter can be one of the following values:
+  *            @arg FLASH_VOLTAGE_RANGE_1: when the device voltage range is 1.8V to 2.1V,
+  *                                  the operation will be done by byte (8-bit)
+  *            @arg FLASH_VOLTAGE_RANGE_2: when the device voltage range is 2.1V to 2.7V,
+  *                                  the operation will be done by half word (16-bit)
+  *            @arg FLASH_VOLTAGE_RANGE_3: when the device voltage range is 2.7V to 3.6V,
+  *                                  the operation will be done by word (32-bit)
+  *            @arg FLASH_VOLTAGE_RANGE_4: when the device voltage range is 2.7V to 3.6V + External Vpp,
+  *                                  the operation will be done by double word (64-bit)
+  *
+  * @retval None
+  */
+void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
+{
+  uint32_t tmp_psize = 0U;
+
+  /* Check the parameters */
+  assert_param(IS_FLASH_SECTOR(Sector));
+  assert_param(IS_VOLTAGERANGE(VoltageRange));
+
+  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
+  {
+    tmp_psize = FLASH_PSIZE_BYTE;
+  }
+  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
+  {
+    tmp_psize = FLASH_PSIZE_HALF_WORD;
+  }
+  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
+  {
+    tmp_psize = FLASH_PSIZE_WORD;
+  }
+  else
+  {
+    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
+  }
+
+  /* Need to add offset of 4 when sector higher than FLASH_SECTOR_11 */
+  if (Sector > FLASH_SECTOR_11)
+  {
+    Sector += 4U;
+  }
+  /* If the previous operation is completed, proceed to erase the sector */
+  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
+  FLASH->CR |= tmp_psize;
+  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
+  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
+  FLASH->CR |= FLASH_CR_STRT;
+}
+
+/**
+  * @brief  Enable the write protection of the desired bank1 or bank 2 sectors
+  *
+  * @note   When the memory read protection level is selected (RDP level = 1),
+  *         it is not possible to program or erase the flash sector i if CortexM4
+  *         debug features are connected or boot code is executed in RAM, even if nWRPi = 1
+  * @note   Active value of nWRPi bits is inverted when PCROP mode is active (SPRMOD =1).
+  *
+  * @param  WRPSector specifies the sector(s) to be write protected.
+  *          This parameter can be one of the following values:
+  *            @arg WRPSector: A value between OB_WRP_SECTOR_0 and OB_WRP_SECTOR_23
+  *            @arg OB_WRP_SECTOR_All
+  * @note   BANK2 starts from OB_WRP_SECTOR_12
+  *
+  * @param  Banks Enable write protection on all the sectors for the specific bank
+  *          This parameter can be one of the following values:
+  *            @arg FLASH_BANK_1: WRP on all sectors of bank1
+  *            @arg FLASH_BANK_2: WRP on all sectors of bank2
+  *            @arg FLASH_BANK_BOTH: WRP on all sectors of bank1 & bank2
+  *
+  * @retval HAL FLASH State
+  */
+static HAL_StatusTypeDef FLASH_OB_EnableWRP(uint32_t WRPSector, uint32_t Banks)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Check the parameters */
+  assert_param(IS_OB_WRP_SECTOR(WRPSector));
+  assert_param(IS_FLASH_BANK(Banks));
+
+  /* Wait for last operation to be completed */
+  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
+
+  if (status == HAL_OK)
+  {
+    if (((WRPSector == OB_WRP_SECTOR_All) && ((Banks == FLASH_BANK_1) || (Banks == FLASH_BANK_BOTH))) ||
+        (WRPSector < OB_WRP_SECTOR_12))
+    {
+      if (WRPSector == OB_WRP_SECTOR_All)
+      {
+        /*Write protection on all sector of BANK1*/
+        *(__IO uint16_t *)OPTCR_BYTE2_ADDRESS &= (~(WRPSector >> 12));
+      }
+      else
+      {
+        /*Write protection done on sectors of BANK1*/
+        *(__IO uint16_t *)OPTCR_BYTE2_ADDRESS &= (~WRPSector);
+      }
+    }
+    else
+    {
+      /*Write protection done on sectors of BANK2*/
+      *(__IO uint16_t *)OPTCR1_BYTE2_ADDRESS &= (~(WRPSector >> 12));
+    }
+
+    /*Write protection on all sector of BANK2*/
+    if ((WRPSector == OB_WRP_SECTOR_All) && (Banks == FLASH_BANK_BOTH))
+    {
+      /* Wait for last operation to be completed */
+      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
+
+      if (status == HAL_OK)
+      {
+        *(__IO uint16_t *)OPTCR1_BYTE2_ADDRESS &= (~(WRPSector >> 12));
+      }
+    }
+
+  }
+  return status;
+}
+
+/**
+  * @brief  Disable the write protection of the desired bank1 or bank 2 sectors
+  *
+  * @note   When the memory read protection level is selected (RDP level = 1),
+  *         it is not possible to program or erase the flash sector i if CortexM4
+  *         debug features are connected or boot code is executed in RAM, even if nWRPi = 1
+  * @note   Active value of nWRPi bits is inverted when PCROP mode is active (SPRMOD =1).
+  *
+  * @param  WRPSector specifies the sector(s) to be write protected.
+  *          This parameter can be one of the following values:
+  *            @arg WRPSector: A value between OB_WRP_SECTOR_0 and OB_WRP_SECTOR_23
+  *            @arg OB_WRP_Sector_All
+  * @note   BANK2 starts from OB_WRP_SECTOR_12
+  *
+  * @param  Banks Disable write protection on all the sectors for the specific bank
+  *          This parameter can be one of the following values:
+  *            @arg FLASH_BANK_1: Bank1 to be erased
+  *            @arg FLASH_BANK_2: Bank2 to be erased
+  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
+  *
+  * @retval HAL Status
+  */
+static HAL_StatusTypeDef FLASH_OB_DisableWRP(uint32_t WRPSector, uint32_t Banks)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Check the parameters */
+  assert_param(IS_OB_WRP_SECTOR(WRPSector));
+  assert_param(IS_FLASH_BANK(Banks));
+
+  /* Wait for last operation to be completed */
+  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
+
+  if (status == HAL_OK)
+  {
+    if (((WRPSector == OB_WRP_SECTOR_All) && ((Banks == FLASH_BANK_1) || (Banks == FLASH_BANK_BOTH))) ||
+        (WRPSector < OB_WRP_SECTOR_12))
+    {
+      if (WRPSector == OB_WRP_SECTOR_All)
+      {
+        /*Write protection on all sector of BANK1*/
+        *(__IO uint16_t *)OPTCR_BYTE2_ADDRESS |= (uint16_t)(WRPSector >> 12);
+      }
+      else
+      {
+        /*Write protection done on sectors of BANK1*/
+        *(__IO uint16_t *)OPTCR_BYTE2_ADDRESS |= (uint16_t)WRPSector;
+      }
+    }
+    else
+    {
+      /*Write protection done on sectors of BANK2*/
+      *(__IO uint16_t *)OPTCR1_BYTE2_ADDRESS |= (uint16_t)(WRPSector >> 12);
+    }
+
+    /*Write protection on all sector  of BANK2*/
+    if ((WRPSector == OB_WRP_SECTOR_All) && (Banks == FLASH_BANK_BOTH))
+    {
+      /* Wait for last operation to be completed */
+      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
+
+      if (status == HAL_OK)
+      {
+        *(__IO uint16_t *)OPTCR1_BYTE2_ADDRESS |= (uint16_t)(WRPSector >> 12);
+      }
+    }
+
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Configure the Dual Bank Boot.
+  *
+  * @note   This function can be used only for STM32F42xxx/43xxx devices.
+  *
+  * @param  BootConfig specifies the Dual Bank Boot Option byte.
+  *          This parameter can be one of the following values:
+  *            @arg OB_Dual_BootEnabled: Dual Bank Boot Enable
+  *            @arg OB_Dual_BootDisabled: Dual Bank Boot Disabled
+  * @retval None
+  */
+static HAL_StatusTypeDef FLASH_OB_BootConfig(uint8_t BootConfig)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Check the parameters */
+  assert_param(IS_OB_BOOT(BootConfig));
+
+  /* Wait for last operation to be completed */
+  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
+
+  if (status == HAL_OK)
+  {
+    /* Set Dual Bank Boot */
+    *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS &= (~FLASH_OPTCR_BFB2);
+    *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS |= BootConfig;
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Enable the read/write protection (PCROP) of the desired
+  *         sectors of Bank 1 and/or Bank 2.
+  * @note   This function can be used only for STM32F42xxx/43xxx devices.
+  * @param  SectorBank1 Specifies the sector(s) to be read/write protected or unprotected for bank1.
+  *          This parameter can be one of the following values:
+  *            @arg OB_PCROP: A value between OB_PCROP_SECTOR_0 and OB_PCROP_SECTOR_11
+  *            @arg OB_PCROP_SECTOR__All
+  * @param  SectorBank2 Specifies the sector(s) to be read/write protected or unprotected for bank2.
+  *          This parameter can be one of the following values:
+  *            @arg OB_PCROP: A value between OB_PCROP_SECTOR_12 and OB_PCROP_SECTOR_23
+  *            @arg OB_PCROP_SECTOR__All
+  * @param  Banks Enable PCROP protection on all the sectors for the specific bank
+  *          This parameter can be one of the following values:
+  *            @arg FLASH_BANK_1: WRP on all sectors of bank1
+  *            @arg FLASH_BANK_2: WRP on all sectors of bank2
+  *            @arg FLASH_BANK_BOTH: WRP on all sectors of bank1 & bank2
+  *
+  * @retval HAL Status
+  */
+static HAL_StatusTypeDef FLASH_OB_EnablePCROP(uint32_t SectorBank1, uint32_t SectorBank2, uint32_t Banks)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  assert_param(IS_FLASH_BANK(Banks));
+
+  /* Wait for last operation to be completed */
+  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
+
+  if (status == HAL_OK)
+  {
+    if ((Banks == FLASH_BANK_1) || (Banks == FLASH_BANK_BOTH))
+    {
+      assert_param(IS_OB_PCROP(SectorBank1));
+      /*Write protection done on sectors of BANK1*/
+      *(__IO uint16_t *)OPTCR_BYTE2_ADDRESS |= (uint16_t)SectorBank1;
+    }
+    else
+    {
+      assert_param(IS_OB_PCROP(SectorBank2));
+      /*Write protection done on sectors of BANK2*/
+      *(__IO uint16_t *)OPTCR1_BYTE2_ADDRESS |= (uint16_t)SectorBank2;
+    }
+
+    /*Write protection on all sector  of BANK2*/
+    if (Banks == FLASH_BANK_BOTH)
+    {
+      assert_param(IS_OB_PCROP(SectorBank2));
+      /* Wait for last operation to be completed */
+      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
+
+      if (status == HAL_OK)
+      {
+        /*Write protection done on sectors of BANK2*/
+        *(__IO uint16_t *)OPTCR1_BYTE2_ADDRESS |= (uint16_t)SectorBank2;
+      }
+    }
+
+  }
+
+  return status;
+}
+
+
+/**
+  * @brief  Disable the read/write protection (PCROP) of the desired
+  *         sectors  of Bank 1 and/or Bank 2.
+  * @note   This function can be used only for STM32F42xxx/43xxx devices.
+  * @param  SectorBank1 specifies the sector(s) to be read/write protected or unprotected for bank1.
+  *          This parameter can be one of the following values:
+  *            @arg OB_PCROP: A value between OB_PCROP_SECTOR_0 and OB_PCROP_SECTOR_11
+  *            @arg OB_PCROP_SECTOR__All
+  * @param  SectorBank2 Specifies the sector(s) to be read/write protected or unprotected for bank2.
+  *          This parameter can be one of the following values:
+  *            @arg OB_PCROP: A value between OB_PCROP_SECTOR_12 and OB_PCROP_SECTOR_23
+  *            @arg OB_PCROP_SECTOR__All
+  * @param  Banks Disable PCROP protection on all the sectors for the specific bank
+  *          This parameter can be one of the following values:
+  *            @arg FLASH_BANK_1: WRP on all sectors of bank1
+  *            @arg FLASH_BANK_2: WRP on all sectors of bank2
+  *            @arg FLASH_BANK_BOTH: WRP on all sectors of bank1 & bank2
+  *
+  * @retval HAL Status
+  */
+static HAL_StatusTypeDef FLASH_OB_DisablePCROP(uint32_t SectorBank1, uint32_t SectorBank2, uint32_t Banks)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Check the parameters */
+  assert_param(IS_FLASH_BANK(Banks));
+
+  /* Wait for last operation to be completed */
+  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
+
+  if (status == HAL_OK)
+  {
+    if ((Banks == FLASH_BANK_1) || (Banks == FLASH_BANK_BOTH))
+    {
+      assert_param(IS_OB_PCROP(SectorBank1));
+      /*Write protection done on sectors of BANK1*/
+      *(__IO uint16_t *)OPTCR_BYTE2_ADDRESS &= (~SectorBank1);
+    }
+    else
+    {
+      /*Write protection done on sectors of BANK2*/
+      assert_param(IS_OB_PCROP(SectorBank2));
+      *(__IO uint16_t *)OPTCR1_BYTE2_ADDRESS &= (~SectorBank2);
+    }
+
+    /*Write protection on all sector  of BANK2*/
+    if (Banks == FLASH_BANK_BOTH)
+    {
+      assert_param(IS_OB_PCROP(SectorBank2));
+      /* Wait for last operation to be completed */
+      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
+
+      if (status == HAL_OK)
+      {
+        /*Write protection done on sectors of BANK2*/
+        *(__IO uint16_t *)OPTCR1_BYTE2_ADDRESS &= (~SectorBank2);
+      }
+    }
+
+  }
+
+  return status;
+
+}
+
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F469xx || STM32F479xx */
+
+#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) ||\
+    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) ||\
+    defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F412Zx) ||\
+    defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||\
+    defined(STM32F423xx)
+/**
+  * @brief  Mass erase of FLASH memory
+  * @param  VoltageRange The device voltage range which defines the erase parallelism.
+  *          This parameter can be one of the following values:
+  *            @arg FLASH_VOLTAGE_RANGE_1: when the device voltage range is 1.8V to 2.1V,
+  *                                  the operation will be done by byte (8-bit)
+  *            @arg FLASH_VOLTAGE_RANGE_2: when the device voltage range is 2.1V to 2.7V,
+  *                                  the operation will be done by half word (16-bit)
+  *            @arg FLASH_VOLTAGE_RANGE_3: when the device voltage range is 2.7V to 3.6V,
+  *                                  the operation will be done by word (32-bit)
+  *            @arg FLASH_VOLTAGE_RANGE_4: when the device voltage range is 2.7V to 3.6V + External Vpp,
+  *                                  the operation will be done by double word (64-bit)
+  *
+  * @param  Banks Banks to be erased
+  *          This parameter can be one of the following values:
+  *            @arg FLASH_BANK_1: Bank1 to be erased
+  *
+  * @retval None
+  */
+static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
+{
+  /* Check the parameters */
+  assert_param(IS_VOLTAGERANGE(VoltageRange));
+  assert_param(IS_FLASH_BANK(Banks));
+
+  /* If the previous operation is completed, proceed to erase all sectors */
+  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
+  FLASH->CR |= FLASH_CR_MER;
+  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
+}
+
+/**
+  * @brief  Erase the specified FLASH memory sector
+  * @param  Sector FLASH sector to erase
+  *         The value of this parameter depend on device used within the same series
+  * @param  VoltageRange The device voltage range which defines the erase parallelism.
+  *          This parameter can be one of the following values:
+  *            @arg FLASH_VOLTAGE_RANGE_1: when the device voltage range is 1.8V to 2.1V,
+  *                                  the operation will be done by byte (8-bit)
+  *            @arg FLASH_VOLTAGE_RANGE_2: when the device voltage range is 2.1V to 2.7V,
+  *                                  the operation will be done by half word (16-bit)
+  *            @arg FLASH_VOLTAGE_RANGE_3: when the device voltage range is 2.7V to 3.6V,
+  *                                  the operation will be done by word (32-bit)
+  *            @arg FLASH_VOLTAGE_RANGE_4: when the device voltage range is 2.7V to 3.6V + External Vpp,
+  *                                  the operation will be done by double word (64-bit)
+  *
+  * @retval None
+  */
+void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
+{
+  uint32_t tmp_psize = 0U;
+
+  /* Check the parameters */
+  assert_param(IS_FLASH_SECTOR(Sector));
+  assert_param(IS_VOLTAGERANGE(VoltageRange));
+
+  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
+  {
+    tmp_psize = FLASH_PSIZE_BYTE;
+  }
+  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
+  {
+    tmp_psize = FLASH_PSIZE_HALF_WORD;
+  }
+  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
+  {
+    tmp_psize = FLASH_PSIZE_WORD;
+  }
+  else
+  {
+    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
+  }
+
+  /* If the previous operation is completed, proceed to erase the sector */
+  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
+  FLASH->CR |= tmp_psize;
+  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
+  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
+  FLASH->CR |= FLASH_CR_STRT;
+}
+
+/**
+  * @brief  Enable the write protection of the desired bank 1 sectors
+  *
+  * @note   When the memory read protection level is selected (RDP level = 1),
+  *         it is not possible to program or erase the flash sector i if CortexM4
+  *         debug features are connected or boot code is executed in RAM, even if nWRPi = 1
+  * @note   Active value of nWRPi bits is inverted when PCROP mode is active (SPRMOD =1).
+  *
+  * @param  WRPSector specifies the sector(s) to be write protected.
+  *         The value of this parameter depend on device used within the same series
+  *
+  * @param  Banks Enable write protection on all the sectors for the specific bank
+  *          This parameter can be one of the following values:
+  *            @arg FLASH_BANK_1: WRP on all sectors of bank1
+  *
+  * @retval HAL Status
+  */
+static HAL_StatusTypeDef FLASH_OB_EnableWRP(uint32_t WRPSector, uint32_t Banks)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Check the parameters */
+  assert_param(IS_OB_WRP_SECTOR(WRPSector));
+  assert_param(IS_FLASH_BANK(Banks));
+
+  /* Wait for last operation to be completed */
+  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
+
+  if (status == HAL_OK)
+  {
+    *(__IO uint16_t *)OPTCR_BYTE2_ADDRESS &= (~WRPSector);
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Disable the write protection of the desired bank 1 sectors
+  *
+  * @note   When the memory read protection level is selected (RDP level = 1),
+  *         it is not possible to program or erase the flash sector i if CortexM4
+  *         debug features are connected or boot code is executed in RAM, even if nWRPi = 1
+  * @note   Active value of nWRPi bits is inverted when PCROP mode is active (SPRMOD =1).
+  *
+  * @param  WRPSector specifies the sector(s) to be write protected.
+  *         The value of this parameter depend on device used within the same series
+  *
+  * @param  Banks Enable write protection on all the sectors for the specific bank
+  *          This parameter can be one of the following values:
+  *            @arg FLASH_BANK_1: WRP on all sectors of bank1
+  *
+  * @retval HAL Status
+  */
+static HAL_StatusTypeDef FLASH_OB_DisableWRP(uint32_t WRPSector, uint32_t Banks)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Check the parameters */
+  assert_param(IS_OB_WRP_SECTOR(WRPSector));
+  assert_param(IS_FLASH_BANK(Banks));
+
+  /* Wait for last operation to be completed */
+  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
+
+  if (status == HAL_OK)
+  {
+    *(__IO uint16_t *)OPTCR_BYTE2_ADDRESS |= (uint16_t)WRPSector;
+  }
+
+  return status;
+}
+#endif /* STM32F40xxx || STM32F41xxx || STM32F401xx || STM32F410xx || STM32F411xE || STM32F446xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx
+          STM32F413xx || STM32F423xx */
+
+#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) ||\
+    defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||\
+    defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
+/**
+  * @brief  Enable the read/write protection (PCROP) of the desired sectors.
+  * @note   This function can be used only for STM32F401xx devices.
+  * @param  Sector specifies the sector(s) to be read/write protected or unprotected.
+  *          This parameter can be one of the following values:
+  *            @arg OB_PCROP: A value between OB_PCROP_Sector0 and OB_PCROP_Sector5
+  *            @arg OB_PCROP_Sector_All
+  * @retval HAL Status
+  */
+static HAL_StatusTypeDef FLASH_OB_EnablePCROP(uint32_t Sector)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Check the parameters */
+  assert_param(IS_OB_PCROP(Sector));
+
+  /* Wait for last operation to be completed */
+  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
+
+  if (status == HAL_OK)
+  {
+    *(__IO uint16_t *)OPTCR_BYTE2_ADDRESS |= (uint16_t)Sector;
+  }
+
+  return status;
+}
+
+
+/**
+  * @brief  Disable the read/write protection (PCROP) of the desired sectors.
+  * @note   This function can be used only for STM32F401xx devices.
+  * @param  Sector specifies the sector(s) to be read/write protected or unprotected.
+  *          This parameter can be one of the following values:
+  *            @arg OB_PCROP: A value between OB_PCROP_Sector0 and OB_PCROP_Sector5
+  *            @arg OB_PCROP_Sector_All
+  * @retval HAL Status
+  */
+static HAL_StatusTypeDef FLASH_OB_DisablePCROP(uint32_t Sector)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Check the parameters */
+  assert_param(IS_OB_PCROP(Sector));
+
+  /* Wait for last operation to be completed */
+  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
+
+  if (status == HAL_OK)
+  {
+    *(__IO uint16_t *)OPTCR_BYTE2_ADDRESS &= (~Sector);
+  }
+
+  return status;
+
+}
+#endif /* STM32F401xC || STM32F401xE || STM32F411xE || STM32F446xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx
+          STM32F413xx || STM32F423xx */
+
+/**
+  * @brief  Set the read protection level.
+  * @param  Level specifies the read protection level.
+  *          This parameter can be one of the following values:
+  *            @arg OB_RDP_LEVEL_0: No protection
+  *            @arg OB_RDP_LEVEL_1: Read protection of the memory
+  *            @arg OB_RDP_LEVEL_2: Full chip protection
+  *
+  * @note WARNING: When enabling OB_RDP level 2 it's no more possible to go back to level 1 or 0
+  *
+  * @retval HAL Status
+  */
+static HAL_StatusTypeDef FLASH_OB_RDP_LevelConfig(uint8_t Level)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Check the parameters */
+  assert_param(IS_OB_RDP_LEVEL(Level));
+
+  /* Wait for last operation to be completed */
+  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
+
+  if (status == HAL_OK)
+  {
+    *(__IO uint8_t *)OPTCR_BYTE1_ADDRESS = Level;
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Program the FLASH User Option Byte: IWDG_SW / RST_STOP / RST_STDBY.
+  * @param  Iwdg Selects the IWDG mode
+  *          This parameter can be one of the following values:
+  *            @arg OB_IWDG_SW: Software IWDG selected
+  *            @arg OB_IWDG_HW: Hardware IWDG selected
+  * @param  Stop Reset event when entering STOP mode.
+  *          This parameter  can be one of the following values:
+  *            @arg OB_STOP_NO_RST: No reset generated when entering in STOP
+  *            @arg OB_STOP_RST: Reset generated when entering in STOP
+  * @param  Stdby Reset event when entering Standby mode.
+  *          This parameter  can be one of the following values:
+  *            @arg OB_STDBY_NO_RST: No reset generated when entering in STANDBY
+  *            @arg OB_STDBY_RST: Reset generated when entering in STANDBY
+  * @retval HAL Status
+  */
+static HAL_StatusTypeDef FLASH_OB_UserConfig(uint8_t Iwdg, uint8_t Stop, uint8_t Stdby)
+{
+  uint8_t optiontmp;
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Check the parameters */
+  assert_param(IS_OB_IWDG_SOURCE(Iwdg));
+  assert_param(IS_OB_STOP_SOURCE(Stop));
+  assert_param(IS_OB_STDBY_SOURCE(Stdby));
+
+  /* Wait for last operation to be completed */
+  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
+
+  if (status == HAL_OK)
+  {
+    /* Mask OPTLOCK, OPTSTRT, BOR_LEV and BFB2 bits */
+    optiontmp = (uint8_t)((*(__IO uint8_t *)OPTCR_BYTE0_ADDRESS) & (uint8_t)0x1F);
+
+    /* Update User Option Byte */
+    *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS = Iwdg | (uint8_t)(Stdby | (uint8_t)(Stop | ((uint8_t)optiontmp)));
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Set the BOR Level.
+  * @param  Level specifies the Option Bytes BOR Reset Level.
+  *          This parameter can be one of the following values:
+  *            @arg OB_BOR_LEVEL3: Supply voltage ranges from 2.7 to 3.6 V
+  *            @arg OB_BOR_LEVEL2: Supply voltage ranges from 2.4 to 2.7 V
+  *            @arg OB_BOR_LEVEL1: Supply voltage ranges from 2.1 to 2.4 V
+  *            @arg OB_BOR_OFF: Supply voltage ranges from 1.62 to 2.1 V
+  * @retval HAL Status
+  */
+static HAL_StatusTypeDef FLASH_OB_BOR_LevelConfig(uint8_t Level)
+{
+  /* Check the parameters */
+  assert_param(IS_OB_BOR_LEVEL(Level));
+
+  /* Set the BOR Level */
+  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS &= (~FLASH_OPTCR_BOR_LEV);
+  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS |= Level;
+
+  return HAL_OK;
+
+}
+
+/**
+  * @brief  Return the FLASH User Option Byte value.
+  * @retval uint8_t FLASH User Option Bytes values: IWDG_SW(Bit0), RST_STOP(Bit1)
+  *         and RST_STDBY(Bit2).
+  */
+static uint8_t FLASH_OB_GetUser(void)
+{
+  /* Return the User Option Byte */
+  return ((uint8_t)(FLASH->OPTCR & 0xE0));
+}
+
+/**
+  * @brief  Return the FLASH Write Protection Option Bytes value.
+  * @retval uint16_t FLASH Write Protection Option Bytes value
+  */
+static uint16_t FLASH_OB_GetWRP(void)
+{
+  /* Return the FLASH write protection Register value */
+  return (*(__IO uint16_t *)(OPTCR_BYTE2_ADDRESS));
+}
+
+/**
+  * @brief  Returns the FLASH Read Protection level.
+  * @retval FLASH ReadOut Protection Status:
+  *         This parameter can be one of the following values:
+  *            @arg OB_RDP_LEVEL_0: No protection
+  *            @arg OB_RDP_LEVEL_1: Read protection of the memory
+  *            @arg OB_RDP_LEVEL_2: Full chip protection
+  */
+static uint8_t FLASH_OB_GetRDP(void)
+{
+  uint8_t readstatus = OB_RDP_LEVEL_0;
+
+  if (*(__IO uint8_t *)(OPTCR_BYTE1_ADDRESS) == (uint8_t)OB_RDP_LEVEL_2)
+  {
+    readstatus = OB_RDP_LEVEL_2;
+  }
+  else if (*(__IO uint8_t *)(OPTCR_BYTE1_ADDRESS) == (uint8_t)OB_RDP_LEVEL_0)
+  {
+    readstatus = OB_RDP_LEVEL_0;
+  }
+  else
+  {
+    readstatus = OB_RDP_LEVEL_1;
+  }
+
+  return readstatus;
+}
+
+/**
+  * @brief  Returns the FLASH BOR level.
+  * @retval uint8_t The FLASH BOR level:
+  *           - OB_BOR_LEVEL3: Supply voltage ranges from 2.7 to 3.6 V
+  *           - OB_BOR_LEVEL2: Supply voltage ranges from 2.4 to 2.7 V
+  *           - OB_BOR_LEVEL1: Supply voltage ranges from 2.1 to 2.4 V
+  *           - OB_BOR_OFF   : Supply voltage ranges from 1.62 to 2.1 V
+  */
+static uint8_t FLASH_OB_GetBOR(void)
+{
+  /* Return the FLASH BOR level */
+  return (uint8_t)(*(__IO uint8_t *)(OPTCR_BYTE0_ADDRESS) & (uint8_t)0x0C);
+}
+
+/**
+  * @brief  Flush the instruction and data caches
+  * @retval None
+  */
+void FLASH_FlushCaches(void)
+{
+  /* Flush instruction cache  */
+  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
+  {
+    /* Disable instruction cache  */
+    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
+    /* Reset instruction cache */
+    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
+    /* Enable instruction cache */
+    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
+  }
+
+  /* Flush data cache */
+  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
+  {
+    /* Disable data cache  */
+    __HAL_FLASH_DATA_CACHE_DISABLE();
+    /* Reset data cache */
+    __HAL_FLASH_DATA_CACHE_RESET();
+    /* Enable data cache */
+    __HAL_FLASH_DATA_CACHE_ENABLE();
+  }
+}
+
+/**
+  * @}
+  */
+
+#endif /* HAL_FLASH_MODULE_ENABLED */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ramfunc.c b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ramfunc.c
new file mode 100644
index 0000000..e6ab3ac
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_flash_ramfunc.c
@@ -0,0 +1,172 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_hal_flash_ramfunc.c
+  * @author  MCD Application Team
+  * @brief   FLASH RAMFUNC module driver.
+  *          This file provides a FLASH firmware functions which should be
+  *          executed from internal SRAM
+  *            + Stop/Start the flash interface while System Run
+  *            + Enable/Disable the flash sleep while System Run
+  @verbatim
+  ==============================================================================
+                    ##### APIs executed from Internal RAM #####
+  ==============================================================================
+  [..]
+    *** ARM Compiler ***
+    --------------------
+    [..] RAM functions are defined using the toolchain options.
+         Functions that are be executed in RAM should reside in a separate
+         source module. Using the 'Options for File' dialog you can simply change
+         the 'Code / Const' area of a module to a memory space in physical RAM.
+         Available memory areas are declared in the 'Target' tab of the
+         Options for Target' dialog.
+
+    *** ICCARM Compiler ***
+    -----------------------
+    [..] RAM functions are defined using a specific toolchain keyword "__ramfunc".
+
+    *** GNU Compiler ***
+    --------------------
+    [..] RAM functions are defined using a specific toolchain attribute
+         "__attribute__((section(".RamFunc")))".
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file in
+  * the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx_hal.h"
+
+/** @addtogroup STM32F4xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup FLASH_RAMFUNC FLASH RAMFUNC
+  * @brief FLASH functions executed from RAM
+  * @{
+  */
+#ifdef HAL_FLASH_MODULE_ENABLED
+#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || \
+    defined(STM32F412Rx) || defined(STM32F412Cx)
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/* Private macro -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup FLASH_RAMFUNC_Exported_Functions FLASH RAMFUNC Exported Functions
+  * @{
+  */
+
+/** @defgroup FLASH_RAMFUNC_Exported_Functions_Group1 Peripheral features functions executed from internal RAM
+  *  @brief Peripheral Extended features functions
+  *
+@verbatim
+
+ ===============================================================================
+                      ##### ramfunc functions #####
+ ===============================================================================
+    [..]
+    This subsection provides a set of functions that should be executed from RAM
+    transfers.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief Stop the flash interface while System Run
+  * @note  This mode is only available for STM32F41xxx/STM32F446xx devices.
+  * @note  This mode couldn't be set while executing with the flash itself.
+  *        It should be done with specific routine executed from RAM.
+  * @retval HAL status
+  */
+__RAM_FUNC HAL_StatusTypeDef HAL_FLASHEx_StopFlashInterfaceClk(void)
+{
+  /* Enable Power ctrl clock */
+  __HAL_RCC_PWR_CLK_ENABLE();
+  /* Stop the flash interface while System Run */
+  SET_BIT(PWR->CR, PWR_CR_FISSR);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief Start the flash interface while System Run
+  * @note  This mode is only available for STM32F411xx/STM32F446xx devices.
+  * @note  This mode couldn't be set while executing with the flash itself.
+  *        It should be done with specific routine executed from RAM.
+  * @retval HAL status
+  */
+__RAM_FUNC HAL_StatusTypeDef HAL_FLASHEx_StartFlashInterfaceClk(void)
+{
+  /* Enable Power ctrl clock */
+  __HAL_RCC_PWR_CLK_ENABLE();
+  /* Start the flash interface while System Run */
+  CLEAR_BIT(PWR->CR, PWR_CR_FISSR);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief Enable the flash sleep while System Run
+  * @note  This mode is only available for STM32F41xxx/STM32F446xx devices.
+  * @note  This mode could n't be set while executing with the flash itself.
+  *        It should be done with specific routine executed from RAM.
+  * @retval HAL status
+  */
+__RAM_FUNC HAL_StatusTypeDef HAL_FLASHEx_EnableFlashSleepMode(void)
+{
+  /* Enable Power ctrl clock */
+  __HAL_RCC_PWR_CLK_ENABLE();
+  /* Enable the flash sleep while System Run */
+  SET_BIT(PWR->CR, PWR_CR_FMSSR);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief Disable the flash sleep while System Run
+  * @note  This mode is only available for STM32F41xxx/STM32F446xx devices.
+  * @note  This mode couldn't be set while executing with the flash itself.
+  *        It should be done with specific routine executed from RAM.
+  * @retval HAL status
+  */
+__RAM_FUNC HAL_StatusTypeDef HAL_FLASHEx_DisableFlashSleepMode(void)
+{
+  /* Enable Power ctrl clock */
+  __HAL_RCC_PWR_CLK_ENABLE();
+  /* Disable the flash sleep while System Run */
+  CLEAR_BIT(PWR->CR, PWR_CR_FMSSR);
+
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* STM32F410xx || STM32F411xE || STM32F446xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */
+#endif /* HAL_FLASH_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_gpio.c b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_gpio.c
new file mode 100644
index 0000000..b3ce9bb
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_gpio.c
@@ -0,0 +1,533 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_hal_gpio.c
+  * @author  MCD Application Team
+  * @brief   GPIO HAL module driver.
+  *          This file provides firmware functions to manage the following 
+  *          functionalities of the General Purpose Input/Output (GPIO) peripheral:
+  *           + Initialization and de-initialization functions
+  *           + IO operation functions
+  *
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  @verbatim
+  ==============================================================================
+                    ##### GPIO Peripheral features #####
+  ==============================================================================
+  [..] 
+  Subject to the specific hardware characteristics of each I/O port listed in the datasheet, each
+  port bit of the General Purpose IO (GPIO) Ports, can be individually configured by software
+  in several modes:
+  (+) Input mode 
+  (+) Analog mode
+  (+) Output mode
+  (+) Alternate function mode
+  (+) External interrupt/event lines
+
+  [..]  
+  During and just after reset, the alternate functions and external interrupt  
+  lines are not active and the I/O ports are configured in input floating mode.
+  
+  [..]   
+  All GPIO pins have weak internal pull-up and pull-down resistors, which can be 
+  activated or not.
+
+  [..]
+  In Output or Alternate mode, each IO can be configured on open-drain or push-pull
+  type and the IO speed can be selected depending on the VDD value.
+
+  [..]  
+  All ports have external interrupt/event capability. To use external interrupt 
+  lines, the port must be configured in input mode. All available GPIO pins are 
+  connected to the 16 external interrupt/event lines from EXTI0 to EXTI15.
+  
+  [..]
+  The external interrupt/event controller consists of up to 23 edge detectors 
+  (16 lines are connected to GPIO) for generating event/interrupt requests (each 
+  input line can be independently configured to select the type (interrupt or event) 
+  and the corresponding trigger event (rising or falling or both). Each line can 
+  also be masked independently. 
+
+                     ##### How to use this driver #####
+  ==============================================================================  
+  [..]
+    (#) Enable the GPIO AHB clock using the following function: __HAL_RCC_GPIOx_CLK_ENABLE(). 
+
+    (#) Configure the GPIO pin(s) using HAL_GPIO_Init().
+        (++) Configure the IO mode using "Mode" member from GPIO_InitTypeDef structure
+        (++) Activate Pull-up, Pull-down resistor using "Pull" member from GPIO_InitTypeDef 
+             structure.
+        (++) In case of Output or alternate function mode selection: the speed is 
+             configured through "Speed" member from GPIO_InitTypeDef structure.
+        (++) In alternate mode is selection, the alternate function connected to the IO
+             is configured through "Alternate" member from GPIO_InitTypeDef structure.
+        (++) Analog mode is required when a pin is to be used as ADC channel 
+             or DAC output.
+        (++) In case of external interrupt/event selection the "Mode" member from 
+             GPIO_InitTypeDef structure select the type (interrupt or event) and 
+             the corresponding trigger event (rising or falling or both).
+
+    (#) In case of external interrupt/event mode selection, configure NVIC IRQ priority 
+        mapped to the EXTI line using HAL_NVIC_SetPriority() and enable it using
+        HAL_NVIC_EnableIRQ().
+         
+    (#) To get the level of a pin configured in input mode use HAL_GPIO_ReadPin().
+            
+    (#) To set/reset the level of a pin configured in output mode use 
+        HAL_GPIO_WritePin()/HAL_GPIO_TogglePin().
+    
+    (#) To lock pin configuration until next reset use HAL_GPIO_LockPin().
+
+                 
+    (#) During and just after reset, the alternate functions are not 
+        active and the GPIO pins are configured in input floating mode (except JTAG
+        pins).
+  
+    (#) The LSE oscillator pins OSC32_IN and OSC32_OUT can be used as general purpose 
+        (PC14 and PC15, respectively) when the LSE oscillator is off. The LSE has 
+        priority over the GPIO function.
+  
+    (#) The HSE oscillator pins OSC_IN/OSC_OUT can be used as 
+        general purpose PH0 and PH1, respectively, when the HSE oscillator is off. 
+        The HSE has priority over the GPIO function.
+  
+  @endverbatim
+  ******************************************************************************
+  */ 
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx_hal.h"
+
+/** @addtogroup STM32F4xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup GPIO GPIO
+  * @brief GPIO HAL module driver
+  * @{
+  */
+
+#ifdef HAL_GPIO_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/** @addtogroup GPIO_Private_Constants GPIO Private Constants
+  * @{
+  */
+
+#define GPIO_NUMBER           16U
+/**
+  * @}
+  */
+/* Private macro -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/* Private functions ---------------------------------------------------------*/
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup GPIO_Exported_Functions GPIO Exported Functions
+  * @{
+  */
+
+/** @defgroup GPIO_Exported_Functions_Group1 Initialization and de-initialization functions
+  *  @brief    Initialization and Configuration functions
+  *
+@verbatim    
+ ===============================================================================
+              ##### Initialization and de-initialization functions #####
+ ===============================================================================
+  [..]
+    This section provides functions allowing to initialize and de-initialize the GPIOs
+    to be ready for use.
+ 
+@endverbatim
+  * @{
+  */
+
+
+/**
+  * @brief  Initializes the GPIOx peripheral according to the specified parameters in the GPIO_Init.
+  * @param  GPIOx where x can be (A..K) to select the GPIO peripheral for STM32F429X device or
+  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
+  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
+  *         the configuration information for the specified GPIO peripheral.
+  * @retval None
+  */
+void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
+{
+  uint32_t position;
+  uint32_t ioposition = 0x00U;
+  uint32_t iocurrent = 0x00U;
+  uint32_t temp = 0x00U;
+
+  /* Check the parameters */
+  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
+  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
+  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
+
+  /* Configure the port pins */
+  for(position = 0U; position < GPIO_NUMBER; position++)
+  {
+    /* Get the IO position */
+    ioposition = 0x01U << position;
+    /* Get the current IO position */
+    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
+
+    if(iocurrent == ioposition)
+    {
+      /*--------------------- GPIO Mode Configuration ------------------------*/
+      /* In case of Output or Alternate function mode selection */
+      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
+          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
+      {
+        /* Check the Speed parameter */
+        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
+        /* Configure the IO Speed */
+        temp = GPIOx->OSPEEDR; 
+        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
+        temp |= (GPIO_Init->Speed << (position * 2U));
+        GPIOx->OSPEEDR = temp;
+
+        /* Configure the IO Output Type */
+        temp = GPIOx->OTYPER;
+        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
+        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
+        GPIOx->OTYPER = temp;
+       }
+
+      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
+      {
+        /* Check the parameters */
+        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
+        
+        /* Activate the Pull-up or Pull down resistor for the current IO */
+        temp = GPIOx->PUPDR;
+        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
+        temp |= ((GPIO_Init->Pull) << (position * 2U));
+        GPIOx->PUPDR = temp;
+      }
+
+      /* In case of Alternate function mode selection */
+      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
+      {
+        /* Check the Alternate function parameter */
+        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
+        /* Configure Alternate function mapped with the current IO */
+        temp = GPIOx->AFR[position >> 3U];
+        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
+        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
+        GPIOx->AFR[position >> 3U] = temp;
+      }
+
+      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
+      temp = GPIOx->MODER;
+      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
+      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
+      GPIOx->MODER = temp;
+
+      /*--------------------- EXTI Mode Configuration ------------------------*/
+      /* Configure the External Interrupt or event for the current IO */
+      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
+      {
+        /* Enable SYSCFG Clock */
+        __HAL_RCC_SYSCFG_CLK_ENABLE();
+
+        temp = SYSCFG->EXTICR[position >> 2U];
+        temp &= ~(0x0FU << (4U * (position & 0x03U)));
+        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
+        SYSCFG->EXTICR[position >> 2U] = temp;
+
+        /* Clear Rising Falling edge configuration */
+        temp = EXTI->RTSR;
+        temp &= ~((uint32_t)iocurrent);
+        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
+        {
+          temp |= iocurrent;
+        }
+        EXTI->RTSR = temp;
+
+        temp = EXTI->FTSR;
+        temp &= ~((uint32_t)iocurrent);
+        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
+        {
+          temp |= iocurrent;
+        }
+        EXTI->FTSR = temp;
+
+        temp = EXTI->EMR;
+        temp &= ~((uint32_t)iocurrent);
+        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
+        {
+          temp |= iocurrent;
+        }
+        EXTI->EMR = temp;
+
+        /* Clear EXTI line configuration */
+        temp = EXTI->IMR;
+        temp &= ~((uint32_t)iocurrent);
+        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
+        {
+          temp |= iocurrent;
+        }
+        EXTI->IMR = temp;
+      }
+    }
+  }
+}
+
+/**
+  * @brief  De-initializes the GPIOx peripheral registers to their default reset values.
+  * @param  GPIOx where x can be (A..K) to select the GPIO peripheral for STM32F429X device or
+  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
+  * @param  GPIO_Pin specifies the port bit to be written.
+  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
+  * @retval None
+  */
+void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
+{
+  uint32_t position;
+  uint32_t ioposition = 0x00U;
+  uint32_t iocurrent = 0x00U;
+  uint32_t tmp = 0x00U;
+
+  /* Check the parameters */
+  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
+  
+  /* Configure the port pins */
+  for(position = 0U; position < GPIO_NUMBER; position++)
+  {
+    /* Get the IO position */
+    ioposition = 0x01U << position;
+    /* Get the current IO position */
+    iocurrent = (GPIO_Pin) & ioposition;
+
+    if(iocurrent == ioposition)
+    {
+      /*------------------------- EXTI Mode Configuration --------------------*/
+      tmp = SYSCFG->EXTICR[position >> 2U];
+      tmp &= (0x0FU << (4U * (position & 0x03U)));
+      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
+      {
+        /* Clear EXTI line configuration */
+        EXTI->IMR &= ~((uint32_t)iocurrent);
+        EXTI->EMR &= ~((uint32_t)iocurrent);
+        
+        /* Clear Rising Falling edge configuration */
+        EXTI->FTSR &= ~((uint32_t)iocurrent);
+        EXTI->RTSR &= ~((uint32_t)iocurrent);
+
+        /* Configure the External Interrupt or event for the current IO */
+        tmp = 0x0FU << (4U * (position & 0x03U));
+        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
+      }
+
+      /*------------------------- GPIO Mode Configuration --------------------*/
+      /* Configure IO Direction in Input Floating Mode */
+      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
+
+      /* Configure the default Alternate Function in current IO */
+      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
+
+      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
+      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
+
+      /* Configure the default value IO Output Type */
+      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
+
+      /* Configure the default value for IO Speed */
+      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
+    }
+  }
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup GPIO_Exported_Functions_Group2 IO operation functions 
+  *  @brief   GPIO Read and Write
+  *
+@verbatim
+ ===============================================================================
+                       ##### IO operation functions #####
+ ===============================================================================
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Reads the specified input port pin.
+  * @param  GPIOx where x can be (A..K) to select the GPIO peripheral for STM32F429X device or
+  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
+  * @param  GPIO_Pin specifies the port bit to read.
+  *         This parameter can be GPIO_PIN_x where x can be (0..15).
+  * @retval The input port pin value.
+  */
+GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
+{
+  GPIO_PinState bitstatus;
+
+  /* Check the parameters */
+  assert_param(IS_GPIO_PIN(GPIO_Pin));
+
+  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
+  {
+    bitstatus = GPIO_PIN_SET;
+  }
+  else
+  {
+    bitstatus = GPIO_PIN_RESET;
+  }
+  return bitstatus;
+}
+
+/**
+  * @brief  Sets or clears the selected data port bit.
+  *
+  * @note   This function uses GPIOx_BSRR register to allow atomic read/modify
+  *         accesses. In this way, there is no risk of an IRQ occurring between
+  *         the read and the modify access.
+  *
+  * @param  GPIOx where x can be (A..K) to select the GPIO peripheral for STM32F429X device or
+  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
+  * @param  GPIO_Pin specifies the port bit to be written.
+  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
+  * @param  PinState specifies the value to be written to the selected bit.
+  *          This parameter can be one of the GPIO_PinState enum values:
+  *            @arg GPIO_PIN_RESET: to clear the port pin
+  *            @arg GPIO_PIN_SET: to set the port pin
+  * @retval None
+  */
+void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
+{
+  /* Check the parameters */
+  assert_param(IS_GPIO_PIN(GPIO_Pin));
+  assert_param(IS_GPIO_PIN_ACTION(PinState));
+
+  if(PinState != GPIO_PIN_RESET)
+  {
+    GPIOx->BSRR = GPIO_Pin;
+  }
+  else
+  {
+    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
+  }
+}
+
+/**
+  * @brief  Toggles the specified GPIO pins.
+  * @param  GPIOx Where x can be (A..K) to select the GPIO peripheral for STM32F429X device or
+  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
+  * @param  GPIO_Pin Specifies the pins to be toggled.
+  * @retval None
+  */
+void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
+{
+  uint32_t odr;
+
+  /* Check the parameters */
+  assert_param(IS_GPIO_PIN(GPIO_Pin));
+
+  /* get current Output Data Register value */
+  odr = GPIOx->ODR;
+
+  /* Set selected pins that were at low level, and reset ones that were high */
+  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
+}
+
+/**
+  * @brief  Locks GPIO Pins configuration registers.
+  * @note   The locked registers are GPIOx_MODER, GPIOx_OTYPER, GPIOx_OSPEEDR,
+  *         GPIOx_PUPDR, GPIOx_AFRL and GPIOx_AFRH.
+  * @note   The configuration of the locked GPIO pins can no longer be modified
+  *         until the next reset.
+  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F4 family
+  * @param  GPIO_Pin specifies the port bit to be locked.
+  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
+  * @retval None
+  */
+HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
+{
+  __IO uint32_t tmp = GPIO_LCKR_LCKK;
+
+  /* Check the parameters */
+  assert_param(IS_GPIO_PIN(GPIO_Pin));
+
+  /* Apply lock key write sequence */
+  tmp |= GPIO_Pin;
+  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
+  GPIOx->LCKR = tmp;
+  /* Reset LCKx bit(s): LCKK='0' + LCK[15-0] */
+  GPIOx->LCKR = GPIO_Pin;
+  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
+  GPIOx->LCKR = tmp;
+  /* Read LCKR register. This read is mandatory to complete key lock sequence */
+  tmp = GPIOx->LCKR;
+
+  /* Read again in order to confirm lock is active */
+ if((GPIOx->LCKR & GPIO_LCKR_LCKK) != RESET)
+  {
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @brief  This function handles EXTI interrupt request.
+  * @param  GPIO_Pin Specifies the pins connected EXTI line
+  * @retval None
+  */
+void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
+{
+  /* EXTI line interrupt detected */
+  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
+  {
+    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
+    HAL_GPIO_EXTI_Callback(GPIO_Pin);
+  }
+}
+
+/**
+  * @brief  EXTI line detection callbacks.
+  * @param  GPIO_Pin Specifies the pins connected EXTI line
+  * @retval None
+  */
+__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(GPIO_Pin);
+  /* NOTE: This function Should not be modified, when the callback is needed,
+           the HAL_GPIO_EXTI_Callback could be implemented in the user file
+   */
+}
+
+/**
+  * @}
+  */
+
+
+/**
+  * @}
+  */
+
+#endif /* HAL_GPIO_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c
new file mode 100644
index 0000000..5ccde64
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr.c
@@ -0,0 +1,598 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_hal_pwr.c
+  * @author  MCD Application Team
+  * @brief   PWR HAL module driver.
+  *          This file provides firmware functions to manage the following 
+  *          functionalities of the Power Controller (PWR) peripheral:
+  *           + Initialization and de-initialization functions
+  *           + Peripheral Control functions 
+  *         
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file in
+  * the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  ******************************************************************************
+  */ 
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx_hal.h"
+
+/** @addtogroup STM32F4xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup PWR PWR
+  * @brief PWR HAL module driver
+  * @{
+  */
+
+#ifdef HAL_PWR_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/** @addtogroup PWR_Private_Constants
+  * @{
+  */
+  
+/** @defgroup PWR_PVD_Mode_Mask PWR PVD Mode Mask
+  * @{
+  */     
+#define PVD_MODE_IT               0x00010000U
+#define PVD_MODE_EVT              0x00020000U
+#define PVD_RISING_EDGE           0x00000001U
+#define PVD_FALLING_EDGE          0x00000002U
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */    
+/* Private macro -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/* Private functions ---------------------------------------------------------*/
+
+/** @defgroup PWR_Exported_Functions PWR Exported Functions
+  * @{
+  */
+
+/** @defgroup PWR_Exported_Functions_Group1 Initialization and de-initialization functions 
+  *  @brief    Initialization and de-initialization functions
+  *
+@verbatim
+ ===============================================================================
+              ##### Initialization and de-initialization functions #####
+ ===============================================================================
+    [..]
+      After reset, the backup domain (RTC registers, RTC backup data 
+      registers and backup SRAM) is protected against possible unwanted 
+      write accesses. 
+      To enable access to the RTC Domain and RTC registers, proceed as follows:
+        (+) Enable the Power Controller (PWR) APB1 interface clock using the
+            __HAL_RCC_PWR_CLK_ENABLE() macro.
+        (+) Enable access to RTC domain using the HAL_PWR_EnableBkUpAccess() function.
+ 
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief Deinitializes the HAL PWR peripheral registers to their default reset values.
+  * @retval None
+  */
+void HAL_PWR_DeInit(void)
+{
+  __HAL_RCC_PWR_FORCE_RESET();
+  __HAL_RCC_PWR_RELEASE_RESET();
+}
+
+/**
+  * @brief Enables access to the backup domain (RTC registers, RTC 
+  *         backup data registers and backup SRAM).
+  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
+  *         Backup Domain Access should be kept enabled.
+  * @note The following sequence is required to bypass the delay between
+  *         DBP bit programming and the effective enabling  of the backup domain.
+  *         Please check the Errata Sheet for more details under "Possible delay
+  *         in backup domain protection disabling/enabling after programming the
+  *         DBP bit" section.
+  * @retval None
+  */
+void HAL_PWR_EnableBkUpAccess(void)
+{
+  __IO uint32_t dummyread;
+  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
+  dummyread = PWR->CR;
+  UNUSED(dummyread);
+}
+
+/**
+  * @brief Disables access to the backup domain (RTC registers, RTC 
+  *         backup data registers and backup SRAM).
+  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
+  *         Backup Domain Access should be kept enabled.
+  * @note The following sequence is required to bypass the delay between
+  *         DBP bit programming and the effective disabling  of the backup domain.
+  *         Please check the Errata Sheet for more details under "Possible delay
+  *         in backup domain protection disabling/enabling after programming the
+  *         DBP bit" section.
+  * @retval None
+  */
+void HAL_PWR_DisableBkUpAccess(void)
+{
+  __IO uint32_t dummyread;
+  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
+  dummyread = PWR->CR;
+  UNUSED(dummyread);
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup PWR_Exported_Functions_Group2 Peripheral Control functions 
+  *  @brief Low Power modes configuration functions 
+  *
+@verbatim
+
+ ===============================================================================
+                 ##### Peripheral Control functions #####
+ ===============================================================================
+     
+    *** PVD configuration ***
+    =========================
+    [..]
+      (+) The PVD is used to monitor the VDD power supply by comparing it to a 
+          threshold selected by the PVD Level (PLS[2:0] bits in the PWR_CR).
+      (+) A PVDO flag is available to indicate if VDD/VDDA is higher or lower 
+          than the PVD threshold. This event is internally connected to the EXTI 
+          line16 and can generate an interrupt if enabled. This is done through
+          __HAL_PWR_PVD_EXTI_ENABLE_IT() macro.
+      (+) The PVD is stopped in Standby mode.
+
+    *** Wake-up pin configuration ***
+    ================================
+    [..]
+      (+) Wake-up pin is used to wake up the system from Standby mode. This pin is 
+          forced in input pull-down configuration and is active on rising edges.
+      (+) There is one Wake-up pin: Wake-up Pin 1 on PA.00.
+	   (++) For STM32F446xx there are two Wake-Up pins: Pin1 on PA.00 and Pin2 on PC.13
+           (++) For STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx  there are three Wake-Up pins: Pin1 on PA.00, Pin2 on PC.00 and Pin3 on PC.01 
+
+    *** Low Power modes configuration ***
+    =====================================
+    [..]
+      The devices feature 3 low-power modes:
+      (+) Sleep mode: Cortex-M4 core stopped, peripherals kept running.
+      (+) Stop mode: all clocks are stopped, regulator running, regulator 
+          in low power mode
+      (+) Standby mode: 1.2V domain powered off.
+   
+   *** Sleep mode ***
+   ==================
+    [..]
+      (+) Entry:
+        The Sleep mode is entered by using the HAL_PWR_EnterSLEEPMode(Regulator, SLEEPEntry)
+              functions with
+          (++) PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
+          (++) PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
+          (++) PWR_SLEEPENTRY_WFE_NO_EVT_CLEAR: Enter SLEEP mode with WFE instruction and
+                                                no clear of pending event before.
+      
+      -@@- The Regulator parameter is not used for the STM32F4 family 
+              and is kept as parameter just to maintain compatibility with the 
+              lower power families (STM32L).
+      (+) Exit:
+        Any peripheral interrupt acknowledged by the nested vectored interrupt 
+              controller (NVIC) can wake up the device from Sleep mode.
+
+   *** Stop mode ***
+   =================
+    [..]
+      In Stop mode, all clocks in the 1.2V domain are stopped, the PLL, the HSI,
+      and the HSE RC oscillators are disabled. Internal SRAM and register contents 
+      are preserved.
+      The voltage regulator can be configured either in normal or low-power mode.
+      To minimize the consumption In Stop mode, FLASH can be powered off before 
+      entering the Stop mode using the HAL_PWREx_EnableFlashPowerDown() function.
+      It can be switched on again by software after exiting the Stop mode using
+      the HAL_PWREx_DisableFlashPowerDown() function. 
+
+      (+) Entry:
+         The Stop mode is entered using the HAL_PWR_EnterSTOPMode(Regulator, STOPEntry) 
+             function with:
+       (++) Regulator:
+        (+++) Main regulator ON.
+        (+++) Low Power regulator ON.
+       (++) STOPEntry:
+        (+++) PWR_STOPENTRY_WFI              : Enter STOP mode with WFI instruction.
+        (+++) PWR_STOPENTRY_WFE              : Enter STOP mode with WFE instruction and
+                                               clear of pending events before.
+        (+++) PWR_STOPENTRY_WFE_NO_EVT_CLEAR : Enter STOP mode with WFE instruction and
+                                               no clear of pending event before.
+      (+) Exit:
+        Any EXTI Line (Internal or External) configured in Interrupt/Event mode.
+
+   *** Standby mode ***
+   ====================
+    [..]
+    (+)
+      The Standby mode allows to achieve the lowest power consumption. It is based 
+      on the Cortex-M4 deep sleep mode, with the voltage regulator disabled. 
+      The 1.2V domain is consequently powered off. The PLL, the HSI oscillator and 
+      the HSE oscillator are also switched off. SRAM and register contents are lost 
+      except for the RTC registers, RTC backup registers, backup SRAM and Standby 
+      circuitry.
+   
+      The voltage regulator is OFF.
+      
+      (++) Entry:
+        (+++) The Standby mode is entered using the HAL_PWR_EnterSTANDBYMode() function.
+      (++) Exit:
+        (+++) WKUP pin rising edge, RTC alarm (Alarm A and Alarm B), RTC wake-up,
+             tamper event, time-stamp event, external reset in NRST pin, IWDG reset.
+
+   *** Auto-wake-up (AWU) from low-power mode ***
+   =============================================
+    [..]
+    
+     (+) The MCU can be woken up from low-power mode by an RTC Alarm event, an RTC 
+      Wake-up event, a tamper event or a time-stamp event, without depending on 
+      an external interrupt (Auto-wake-up mode).
+
+      (+) RTC auto-wake-up (AWU) from the Stop and Standby modes
+       
+        (++) To wake up from the Stop mode with an RTC alarm event, it is necessary to 
+              configure the RTC to generate the RTC alarm using the HAL_RTC_SetAlarm_IT() function.
+
+        (++) To wake up from the Stop mode with an RTC Tamper or time stamp event, it 
+             is necessary to configure the RTC to detect the tamper or time stamp event using the
+                HAL_RTCEx_SetTimeStamp_IT() or HAL_RTCEx_SetTamper_IT() functions.
+                  
+        (++) To wake up from the Stop mode with an RTC Wake-up event, it is necessary to
+              configure the RTC to generate the RTC Wake-up event using the HAL_RTCEx_SetWakeUpTimer_IT() function.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief Configures the voltage threshold detected by the Power Voltage Detector(PVD).
+  * @param sConfigPVD pointer to an PWR_PVDTypeDef structure that contains the configuration
+  *        information for the PVD.
+  * @note Refer to the electrical characteristics of your device datasheet for
+  *         more details about the voltage threshold corresponding to each 
+  *         detection level.
+  * @retval None
+  */
+void HAL_PWR_ConfigPVD(PWR_PVDTypeDef *sConfigPVD)
+{
+  /* Check the parameters */
+  assert_param(IS_PWR_PVD_LEVEL(sConfigPVD->PVDLevel));
+  assert_param(IS_PWR_PVD_MODE(sConfigPVD->Mode));
+  
+  /* Set PLS[7:5] bits according to PVDLevel value */
+  MODIFY_REG(PWR->CR, PWR_CR_PLS, sConfigPVD->PVDLevel);
+  
+  /* Clear any previous config. Keep it clear if no event or IT mode is selected */
+  __HAL_PWR_PVD_EXTI_DISABLE_EVENT();
+  __HAL_PWR_PVD_EXTI_DISABLE_IT();
+  __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE();
+  __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); 
+
+  /* Configure interrupt mode */
+  if((sConfigPVD->Mode & PVD_MODE_IT) == PVD_MODE_IT)
+  {
+    __HAL_PWR_PVD_EXTI_ENABLE_IT();
+  }
+  
+  /* Configure event mode */
+  if((sConfigPVD->Mode & PVD_MODE_EVT) == PVD_MODE_EVT)
+  {
+    __HAL_PWR_PVD_EXTI_ENABLE_EVENT();
+  }
+  
+  /* Configure the edge */
+  if((sConfigPVD->Mode & PVD_RISING_EDGE) == PVD_RISING_EDGE)
+  {
+    __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE();
+  }
+  
+  if((sConfigPVD->Mode & PVD_FALLING_EDGE) == PVD_FALLING_EDGE)
+  {
+    __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE();
+  }
+}
+
+/**
+  * @brief Enables the Power Voltage Detector(PVD).
+  * @retval None
+  */
+void HAL_PWR_EnablePVD(void)
+{
+  *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)ENABLE;
+}
+
+/**
+  * @brief Disables the Power Voltage Detector(PVD).
+  * @retval None
+  */
+void HAL_PWR_DisablePVD(void)
+{
+  *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)DISABLE;
+}
+
+/**
+  * @brief Enables the Wake-up PINx functionality.
+  * @param WakeUpPinx Specifies the Power Wake-Up pin to enable.
+  *         This parameter can be one of the following values:
+  *           @arg PWR_WAKEUP_PIN1
+  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
+  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
+  * @retval None
+  */
+void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
+{
+  /* Check the parameter */
+  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));
+
+  /* Enable the wake up pin */
+  SET_BIT(PWR->CSR, WakeUpPinx);
+}
+
+/**
+  * @brief Disables the Wake-up PINx functionality.
+  * @param WakeUpPinx Specifies the Power Wake-Up pin to disable.
+  *         This parameter can be one of the following values:
+  *           @arg PWR_WAKEUP_PIN1
+  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
+  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
+  * @retval None
+  */
+void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
+{
+  /* Check the parameter */
+  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));  
+
+  /* Disable the wake up pin */
+  CLEAR_BIT(PWR->CSR, WakeUpPinx);
+}
+  
+/**
+  * @brief Enters Sleep mode.
+  *   
+  * @note In Sleep mode, all I/O pins keep the same state as in Run mode.
+  * 
+  * @note In Sleep mode, the systick is stopped to avoid exit from this mode with
+  *       systick interrupt when used as time base for Timeout 
+  *                
+  * @param Regulator Specifies the regulator state in SLEEP mode.
+  *            This parameter can be one of the following values:
+  *            @arg PWR_MAINREGULATOR_ON: SLEEP mode with regulator ON
+  *            @arg PWR_LOWPOWERREGULATOR_ON: SLEEP mode with low power regulator ON
+  * @note This parameter is not used for the STM32F4 family and is kept as parameter
+  *       just to maintain compatibility with the lower power families.
+  * @param SLEEPEntry Specifies if SLEEP mode in entered with WFI or WFE instruction.
+  *          This parameter can be one of the following values:
+  *            @arg PWR_SLEEPENTRY_WFI              : Enter SLEEP mode with WFI instruction
+  *            @arg PWR_SLEEPENTRY_WFE              : Enter SLEEP mode with WFE instruction and
+  *                                                   clear of pending events before.
+  *            @arg PWR_SLEEPENTRY_WFE_NO_EVT_CLEAR : Enter SLEEP mode with WFE instruction and
+  *                                                   no clear of pending event before.
+  * @retval None
+  */
+void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(Regulator);
+
+  /* Check the parameters */
+  assert_param(IS_PWR_REGULATOR(Regulator));
+  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));
+
+  /* Clear SLEEPDEEP bit of Cortex System Control Register */
+  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
+
+  /* Select SLEEP mode entry -------------------------------------------------*/
+  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
+  {   
+    /* Request Wait For Interrupt */
+    __WFI();
+  }
+  else
+  {
+    if(SLEEPEntry != PWR_SLEEPENTRY_WFE_NO_EVT_CLEAR)
+    {
+      /* Clear all pending event */
+      __SEV();
+      __WFE();
+    }
+
+    /* Request Wait For Event */
+    __WFE();
+  }
+}
+
+/**
+  * @brief Enters Stop mode. 
+  * @note In Stop mode, all I/O pins keep the same state as in Run mode.
+  * @note When exiting Stop mode by issuing an interrupt or a wake-up event, 
+  *         the HSI RC oscillator is selected as system clock.
+  * @note When the voltage regulator operates in low power mode, an additional 
+  *         startup delay is incurred when waking up from Stop mode. 
+  *         By keeping the internal regulator ON during Stop mode, the consumption 
+  *         is higher although the startup time is reduced.    
+  * @param Regulator Specifies the regulator state in Stop mode.
+  *          This parameter can be one of the following values:
+  *            @arg PWR_MAINREGULATOR_ON: Stop mode with regulator ON
+  *            @arg PWR_LOWPOWERREGULATOR_ON: Stop mode with low power regulator ON
+  * @param STOPEntry Specifies if Stop mode in entered with WFI or WFE instruction.
+  *          This parameter can be one of the following values:
+  *            @arg PWR_STOPENTRY_WFI              : Enter Stop mode with WFI instruction 
+  *            @arg PWR_STOPENTRY_WFE              : Enter Stop mode with WFE instruction and
+  *                                                  clear of pending events before.
+  *            @arg PWR_STOPENTRY_WFE_NO_EVT_CLEAR : Enter STOP mode with WFE instruction and
+  *                                                  no clear of pending event before.
+  * @retval None
+  */
+void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
+{
+  /* Check the parameters */
+  assert_param(IS_PWR_REGULATOR(Regulator));
+  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
+  
+  /* Select the regulator state in Stop mode: Set PDDS and LPDS bits according to PWR_Regulator value */
+  MODIFY_REG(PWR->CR, (PWR_CR_PDDS | PWR_CR_LPDS), Regulator);
+  
+  /* Set SLEEPDEEP bit of Cortex System Control Register */
+  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
+  
+  /* Select Stop mode entry --------------------------------------------------*/
+  if(STOPEntry == PWR_STOPENTRY_WFI)
+  {   
+    /* Request Wait For Interrupt */
+    __WFI();
+  }
+  else
+  {
+    if(STOPEntry != PWR_STOPENTRY_WFE_NO_EVT_CLEAR)
+    {
+      /* Clear all pending event */
+      __SEV();
+      __WFE();
+    }
+    /* Request Wait For Event */
+    __WFE();
+  }
+  /* Reset SLEEPDEEP bit of Cortex System Control Register */
+  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));  
+}
+
+/**
+  * @brief Enters Standby mode.
+  * @note In Standby mode, all I/O pins are high impedance except for:
+  *          - Reset pad (still available) 
+  *          - RTC_AF1 pin (PC13) if configured for tamper, time-stamp, RTC 
+  *            Alarm out, or RTC clock calibration out.
+  *          - RTC_AF2 pin (PI8) if configured for tamper or time-stamp.  
+  *          - WKUP pin 1 (PA0) if enabled.       
+  * @retval None
+  */
+void HAL_PWR_EnterSTANDBYMode(void)
+{
+  /* Select Standby mode */
+  SET_BIT(PWR->CR, PWR_CR_PDDS);
+
+  /* Set SLEEPDEEP bit of Cortex System Control Register */
+  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
+  
+  /* This option is used to ensure that store operations are completed */
+#if defined ( __CC_ARM)
+  __force_stores();
+#endif
+  /* Request Wait For Interrupt */
+  __WFI();
+}
+
+/**
+  * @brief This function handles the PWR PVD interrupt request.
+  * @note This API should be called under the PVD_IRQHandler().
+  * @retval None
+  */
+void HAL_PWR_PVD_IRQHandler(void)
+{
+  /* Check PWR Exti flag */
+  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET)
+  {
+    /* PWR PVD interrupt user callback */
+    HAL_PWR_PVDCallback();
+    
+    /* Clear PWR Exti pending bit */
+    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
+  }
+}
+
+/**
+  * @brief  PWR PVD interrupt callback
+  * @retval None
+  */
+__weak void HAL_PWR_PVDCallback(void)
+{
+  /* NOTE : This function Should not be modified, when the callback is needed,
+            the HAL_PWR_PVDCallback could be implemented in the user file
+   */ 
+}
+
+/**
+  * @brief Indicates Sleep-On-Exit when returning from Handler mode to Thread mode. 
+  * @note Set SLEEPONEXIT bit of SCR register. When this bit is set, the processor 
+  *       re-enters SLEEP mode when an interruption handling is over.
+  *       Setting this bit is useful when the processor is expected to run only on
+  *       interruptions handling.         
+  * @retval None
+  */
+void HAL_PWR_EnableSleepOnExit(void)
+{
+  /* Set SLEEPONEXIT bit of Cortex System Control Register */
+  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
+}
+
+/**
+  * @brief Disables Sleep-On-Exit feature when returning from Handler mode to Thread mode. 
+  * @note Clears SLEEPONEXIT bit of SCR register. When this bit is set, the processor 
+  *       re-enters SLEEP mode when an interruption handling is over.          
+  * @retval None
+  */
+void HAL_PWR_DisableSleepOnExit(void)
+{
+  /* Clear SLEEPONEXIT bit of Cortex System Control Register */
+  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPONEXIT_Msk));
+}
+
+/**
+  * @brief Enables CORTEX M4 SEVONPEND bit. 
+  * @note Sets SEVONPEND bit of SCR register. When this bit is set, this causes 
+  *       WFE to wake up when an interrupt moves from inactive to pended.
+  * @retval None
+  */
+void HAL_PWR_EnableSEVOnPend(void)
+{
+  /* Set SEVONPEND bit of Cortex System Control Register */
+  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk));
+}
+
+/**
+  * @brief Disables CORTEX M4 SEVONPEND bit. 
+  * @note Clears SEVONPEND bit of SCR register. When this bit is set, this causes 
+  *       WFE to wake up when an interrupt moves from inactive to pended.         
+  * @retval None
+  */
+void HAL_PWR_DisableSEVOnPend(void)
+{
+  /* Clear SEVONPEND bit of Cortex System Control Register */
+  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SEVONPEND_Msk));
+}
+
+/**
+  * @}
+  */
+  
+/**
+  * @}
+  */
+
+#endif /* HAL_PWR_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr_ex.c b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr_ex.c
new file mode 100644
index 0000000..77f9c35
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_pwr_ex.c
@@ -0,0 +1,600 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_hal_pwr_ex.c
+  * @author  MCD Application Team
+  * @brief   Extended PWR HAL module driver.
+  *          This file provides firmware functions to manage the following 
+  *          functionalities of PWR extension peripheral:           
+  *           + Peripheral Extended features functions
+  *         
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file in
+  * the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  ******************************************************************************
+  */ 
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx_hal.h"
+
+/** @addtogroup STM32F4xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup PWREx PWREx
+  * @brief PWR HAL module driver
+  * @{
+  */
+
+#ifdef HAL_PWR_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/** @addtogroup PWREx_Private_Constants
+  * @{
+  */    
+#define PWR_OVERDRIVE_TIMEOUT_VALUE  1000U
+#define PWR_UDERDRIVE_TIMEOUT_VALUE  1000U
+#define PWR_BKPREG_TIMEOUT_VALUE     1000U
+#define PWR_VOSRDY_TIMEOUT_VALUE     1000U
+/**
+  * @}
+  */
+
+   
+/* Private macro -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/* Private functions ---------------------------------------------------------*/
+/** @defgroup PWREx_Exported_Functions PWREx Exported Functions
+  *  @{
+  */
+
+/** @defgroup PWREx_Exported_Functions_Group1 Peripheral Extended features functions 
+  *  @brief Peripheral Extended features functions 
+  *
+@verbatim   
+
+ ===============================================================================
+                 ##### Peripheral extended features functions #####
+ ===============================================================================
+
+    *** Main and Backup Regulators configuration ***
+    ================================================
+    [..] 
+      (+) The backup domain includes 4 Kbytes of backup SRAM accessible only from 
+          the CPU, and address in 32-bit, 16-bit or 8-bit mode. Its content is 
+          retained even in Standby or VBAT mode when the low power backup regulator
+          is enabled. It can be considered as an internal EEPROM when VBAT is 
+          always present. You can use the HAL_PWREx_EnableBkUpReg() function to 
+          enable the low power backup regulator. 
+
+      (+) When the backup domain is supplied by VDD (analog switch connected to VDD) 
+          the backup SRAM is powered from VDD which replaces the VBAT power supply to 
+          save battery life.
+
+      (+) The backup SRAM is not mass erased by a tamper event. It is read 
+          protected to prevent confidential data, such as cryptographic private 
+          key, from being accessed. The backup SRAM can be erased only through 
+          the Flash interface when a protection level change from level 1 to 
+          level 0 is requested. 
+      -@- Refer to the description of Read protection (RDP) in the Flash 
+          programming manual.
+
+      (+) The main internal regulator can be configured to have a tradeoff between 
+          performance and power consumption when the device does not operate at 
+          the maximum frequency. This is done through __HAL_PWR_MAINREGULATORMODE_CONFIG() 
+          macro which configure VOS bit in PWR_CR register
+          
+        Refer to the product datasheets for more details.
+
+    *** FLASH Power Down configuration ****
+    =======================================
+    [..] 
+      (+) By setting the FPDS bit in the PWR_CR register by using the 
+          HAL_PWREx_EnableFlashPowerDown() function, the Flash memory also enters power 
+          down mode when the device enters Stop mode. When the Flash memory 
+          is in power down mode, an additional startup delay is incurred when 
+          waking up from Stop mode.
+          
+           (+) For STM32F42xxx/43xxx/446xx/469xx/479xx Devices, the scale can be modified only when the PLL 
+           is OFF and the HSI or HSE clock source is selected as system clock. 
+           The new value programmed is active only when the PLL is ON.
+           When the PLL is OFF, the voltage scale 3 is automatically selected. 
+        Refer to the datasheets for more details.
+
+    *** Over-Drive and Under-Drive configuration ****
+    =================================================
+    [..]         
+       (+) For STM32F42xxx/43xxx/446xx/469xx/479xx Devices, in Run mode: the main regulator has
+           2 operating modes available:
+        (++) Normal mode: The CPU and core logic operate at maximum frequency at a given 
+             voltage scaling (scale 1, scale 2 or scale 3)
+        (++) Over-drive mode: This mode allows the CPU and the core logic to operate at a 
+            higher frequency than the normal mode for a given voltage scaling (scale 1,  
+            scale 2 or scale 3). This mode is enabled through HAL_PWREx_EnableOverDrive() function and
+            disabled by HAL_PWREx_DisableOverDrive() function, to enter or exit from Over-drive mode please follow 
+            the sequence described in Reference manual.
+             
+       (+) For STM32F42xxx/43xxx/446xx/469xx/479xx Devices, in Stop mode: the main regulator or low power regulator 
+           supplies a low power voltage to the 1.2V domain, thus preserving the content of registers 
+           and internal SRAM. 2 operating modes are available:
+         (++) Normal mode: the 1.2V domain is preserved in nominal leakage mode. This mode is only 
+              available when the main regulator or the low power regulator is used in Scale 3 or 
+              low voltage mode.
+         (++) Under-drive mode: the 1.2V domain is preserved in reduced leakage mode. This mode is only
+              available when the main regulator or the low power regulator is in low voltage mode.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief Enables the Backup Regulator.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_PWREx_EnableBkUpReg(void)
+{
+  uint32_t tickstart = 0U;
+
+  *(__IO uint32_t *) CSR_BRE_BB = (uint32_t)ENABLE;
+
+  /* Get tick */
+  tickstart = HAL_GetTick();
+
+  /* Wait till Backup regulator ready flag is set */  
+  while(__HAL_PWR_GET_FLAG(PWR_FLAG_BRR) == RESET)
+  {
+    if((HAL_GetTick() - tickstart ) > PWR_BKPREG_TIMEOUT_VALUE)
+    {
+      return HAL_TIMEOUT;
+    } 
+  }
+  return HAL_OK;
+}
+
+/**
+  * @brief Disables the Backup Regulator.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_PWREx_DisableBkUpReg(void)
+{
+  uint32_t tickstart = 0U;
+
+  *(__IO uint32_t *) CSR_BRE_BB = (uint32_t)DISABLE;
+
+  /* Get tick */
+  tickstart = HAL_GetTick();
+
+  /* Wait till Backup regulator ready flag is set */  
+  while(__HAL_PWR_GET_FLAG(PWR_FLAG_BRR) != RESET)
+  {
+    if((HAL_GetTick() - tickstart ) > PWR_BKPREG_TIMEOUT_VALUE)
+    {
+      return HAL_TIMEOUT;
+    } 
+  }
+  return HAL_OK;
+}
+
+/**
+  * @brief Enables the Flash Power Down in Stop mode.
+  * @retval None
+  */
+void HAL_PWREx_EnableFlashPowerDown(void)
+{
+  *(__IO uint32_t *) CR_FPDS_BB = (uint32_t)ENABLE;
+}
+
+/**
+  * @brief Disables the Flash Power Down in Stop mode.
+  * @retval None
+  */
+void HAL_PWREx_DisableFlashPowerDown(void)
+{
+  *(__IO uint32_t *) CR_FPDS_BB = (uint32_t)DISABLE;
+}
+
+/**
+  * @brief Return Voltage Scaling Range.
+  * @retval The configured scale for the regulator voltage(VOS bit field).
+  *         The returned value can be one of the following:
+  *            - @arg PWR_REGULATOR_VOLTAGE_SCALE1: Regulator voltage output Scale 1 mode
+  *            - @arg PWR_REGULATOR_VOLTAGE_SCALE2: Regulator voltage output Scale 2 mode
+  *            - @arg PWR_REGULATOR_VOLTAGE_SCALE3: Regulator voltage output Scale 3 mode
+  */  
+uint32_t HAL_PWREx_GetVoltageRange(void)
+{
+  return (PWR->CR & PWR_CR_VOS);
+}
+
+#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
+/**
+  * @brief Configures the main internal regulator output voltage.
+  * @param  VoltageScaling specifies the regulator output voltage to achieve
+  *         a tradeoff between performance and power consumption.
+  *          This parameter can be one of the following values:
+  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1: Regulator voltage output range 1 mode,
+  *                                               the maximum value of fHCLK = 168 MHz.
+  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2: Regulator voltage output range 2 mode,
+  *                                               the maximum value of fHCLK = 144 MHz.
+  * @note  When moving from Range 1 to Range 2, the system frequency must be decreased to
+  *        a value below 144 MHz before calling HAL_PWREx_ConfigVoltageScaling() API.
+  *        When moving from Range 2 to Range 1, the system frequency can be increased to
+  *        a value up to 168 MHz after calling HAL_PWREx_ConfigVoltageScaling() API.
+  * @retval HAL Status
+  */
+HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
+{
+  uint32_t tickstart = 0U;
+  
+  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
+  
+  /* Enable PWR RCC Clock Peripheral */
+  __HAL_RCC_PWR_CLK_ENABLE();
+  
+  /* Set Range */
+  __HAL_PWR_VOLTAGESCALING_CONFIG(VoltageScaling);
+  
+  /* Get Start Tick*/
+  tickstart = HAL_GetTick();
+  while((__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY) == RESET))
+  {
+    if((HAL_GetTick() - tickstart ) > PWR_VOSRDY_TIMEOUT_VALUE)
+    {
+      return HAL_TIMEOUT;
+    } 
+  }
+
+  return HAL_OK;
+}
+
+#elif defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || \
+      defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) || \
+      defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F469xx) || \
+      defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || \
+      defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
+/**
+  * @brief Configures the main internal regulator output voltage.
+  * @param  VoltageScaling specifies the regulator output voltage to achieve
+  *         a tradeoff between performance and power consumption.
+  *          This parameter can be one of the following values:
+  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1: Regulator voltage output range 1 mode,
+  *                                               the maximum value of fHCLK is 168 MHz. It can be extended to
+  *                                               180 MHz by activating the over-drive mode.
+  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2: Regulator voltage output range 2 mode,
+  *                                               the maximum value of fHCLK is 144 MHz. It can be extended to,                
+  *                                               168 MHz by activating the over-drive mode.
+  *            @arg PWR_REGULATOR_VOLTAGE_SCALE3: Regulator voltage output range 3 mode,
+  *                                               the maximum value of fHCLK is 120 MHz.
+  * @note To update the system clock frequency(SYSCLK):
+  *        - Set the HSI or HSE as system clock frequency using the HAL_RCC_ClockConfig().
+  *        - Call the HAL_RCC_OscConfig() to configure the PLL.
+  *        - Call HAL_PWREx_ConfigVoltageScaling() API to adjust the voltage scale.
+  *        - Set the new system clock frequency using the HAL_RCC_ClockConfig().
+  * @note The scale can be modified only when the HSI or HSE clock source is selected 
+  *        as system clock source, otherwise the API returns HAL_ERROR.  
+  * @note When the PLL is OFF, the voltage scale 3 is automatically selected and the VOS bits
+  *       value in the PWR_CR1 register are not taken in account.
+  * @note This API forces the PLL state ON to allow the possibility to configure the voltage scale 1 or 2.
+  * @note The new voltage scale is active only when the PLL is ON.  
+  * @retval HAL Status
+  */
+HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
+{
+  uint32_t tickstart = 0U;
+  
+  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));
+  
+  /* Enable PWR RCC Clock Peripheral */
+  __HAL_RCC_PWR_CLK_ENABLE();
+  
+  /* Check if the PLL is used as system clock or not */
+  if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
+  {
+    /* Disable the main PLL */
+    __HAL_RCC_PLL_DISABLE();
+    
+    /* Get Start Tick */
+    tickstart = HAL_GetTick();    
+    /* Wait till PLL is disabled */  
+    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
+    {
+      if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
+      {
+        return HAL_TIMEOUT;
+      }
+    }
+    
+    /* Set Range */
+    __HAL_PWR_VOLTAGESCALING_CONFIG(VoltageScaling);
+    
+    /* Enable the main PLL */
+    __HAL_RCC_PLL_ENABLE();
+    
+    /* Get Start Tick */
+    tickstart = HAL_GetTick();
+    /* Wait till PLL is ready */  
+    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
+    {
+      if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
+      {
+        return HAL_TIMEOUT;
+      } 
+    }
+    
+    /* Get Start Tick */
+    tickstart = HAL_GetTick();
+    while((__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY) == RESET))
+    {
+      if((HAL_GetTick() - tickstart ) > PWR_VOSRDY_TIMEOUT_VALUE)
+      {
+        return HAL_TIMEOUT;
+      } 
+    }
+  }
+  else
+  {
+    return HAL_ERROR;
+  }
+
+  return HAL_OK;
+}
+#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */
+
+#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) ||\
+    defined(STM32F411xE) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) ||\
+    defined(STM32F413xx) || defined(STM32F423xx)
+/**
+  * @brief Enables Main Regulator low voltage mode.
+  * @note  This mode is only available for STM32F401xx/STM32F410xx/STM32F411xx/STM32F412Zx/STM32F412Rx/STM32F412Vx/STM32F412Cx/
+  *        STM32F413xx/STM32F423xx devices.   
+  * @retval None
+  */
+void HAL_PWREx_EnableMainRegulatorLowVoltage(void)
+{
+  *(__IO uint32_t *) CR_MRLVDS_BB = (uint32_t)ENABLE;
+}
+
+/**
+  * @brief Disables Main Regulator low voltage mode.
+  * @note  This mode is only available for STM32F401xx/STM32F410xx/STM32F411xx/STM32F412Zx/STM32F412Rx/STM32F412Vx/STM32F412Cx/
+  *        STM32F413xx/STM32F423xxdevices. 
+  * @retval None
+  */
+void HAL_PWREx_DisableMainRegulatorLowVoltage(void)
+{
+  *(__IO uint32_t *) CR_MRLVDS_BB = (uint32_t)DISABLE;
+}
+
+/**
+  * @brief Enables Low Power Regulator low voltage mode.
+  * @note  This mode is only available for STM32F401xx/STM32F410xx/STM32F411xx/STM32F412Zx/STM32F412Rx/STM32F412Vx/STM32F412Cx/
+  *        STM32F413xx/STM32F423xx devices.   
+  * @retval None
+  */
+void HAL_PWREx_EnableLowRegulatorLowVoltage(void)
+{
+  *(__IO uint32_t *) CR_LPLVDS_BB = (uint32_t)ENABLE;
+}
+
+/**
+  * @brief Disables Low Power Regulator low voltage mode.
+  * @note  This mode is only available for STM32F401xx/STM32F410xx/STM32F411xx/STM32F412Zx/STM32F412Rx/STM32F412Vx/STM32F412Cx/
+  *        STM32F413xx/STM32F423xx  devices.   
+  * @retval None
+  */
+void HAL_PWREx_DisableLowRegulatorLowVoltage(void)
+{
+  *(__IO uint32_t *) CR_LPLVDS_BB = (uint32_t)DISABLE;
+}
+
+#endif /* STM32F401xC || STM32F401xE || STM32F410xx || STM32F411xE || STM32F412Zx || STM32F412Rx || STM32F412Vx || STM32F412Cx ||
+          STM32F413xx || STM32F423xx */
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
+    defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
+/**
+  * @brief  Activates the Over-Drive mode.
+  * @note   This function can be used only for STM32F42xx/STM32F43xx/STM32F446xx/STM32F469xx/STM32F479xx devices.
+  *         This mode allows the CPU and the core logic to operate at a higher frequency
+  *         than the normal mode for a given voltage scaling (scale 1, scale 2 or scale 3).   
+  * @note   It is recommended to enter or exit Over-drive mode when the application is not running 
+  *         critical tasks and when the system clock source is either HSI or HSE. 
+  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
+  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
+{
+  uint32_t tickstart = 0U;
+
+  __HAL_RCC_PWR_CLK_ENABLE();
+  
+  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
+  __HAL_PWR_OVERDRIVE_ENABLE();
+
+  /* Get tick */
+  tickstart = HAL_GetTick();
+
+  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
+  {
+    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
+    {
+      return HAL_TIMEOUT;
+    }
+  }
+  
+  /* Enable the Over-drive switch */
+  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
+
+  /* Get tick */
+  tickstart = HAL_GetTick();
+
+  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
+  {
+    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
+    {
+      return HAL_TIMEOUT;
+    }
+  } 
+  return HAL_OK;
+}
+
+/**
+  * @brief  Deactivates the Over-Drive mode.
+  * @note   This function can be used only for STM32F42xx/STM32F43xx/STM32F446xx/STM32F469xx/STM32F479xx devices.
+  *         This mode allows the CPU and the core logic to operate at a higher frequency
+  *         than the normal mode for a given voltage scaling (scale 1, scale 2 or scale 3).    
+  * @note   It is recommended to enter or exit Over-drive mode when the application is not running 
+  *         critical tasks and when the system clock source is either HSI or HSE. 
+  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
+  *         The peripheral clocks must be enabled once the Over-drive mode is activated.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_PWREx_DisableOverDrive(void)
+{
+  uint32_t tickstart = 0U;
+  
+  __HAL_RCC_PWR_CLK_ENABLE();
+    
+  /* Disable the Over-drive switch */
+  __HAL_PWR_OVERDRIVESWITCHING_DISABLE();
+  
+  /* Get tick */
+  tickstart = HAL_GetTick();
+ 
+  while(__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
+  {
+    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
+    {
+      return HAL_TIMEOUT;
+    }
+  } 
+  
+  /* Disable the Over-drive */
+  __HAL_PWR_OVERDRIVE_DISABLE();
+
+  /* Get tick */
+  tickstart = HAL_GetTick();
+
+  while(__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
+  {
+    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
+    {
+      return HAL_TIMEOUT;
+    }
+  }
+  
+  return HAL_OK;
+}
+
+/**
+  * @brief  Enters in Under-Drive STOP mode.
+  *  
+  * @note   This mode is only available for STM32F42xxx/STM32F43xxx/STM32F446xx/STM32F469xx/STM32F479xx devices.
+  * 
+  * @note    This mode can be selected only when the Under-Drive is already active 
+  *   
+  * @note    This mode is enabled only with STOP low power mode.
+  *          In this mode, the 1.2V domain is preserved in reduced leakage mode. This 
+  *          mode is only available when the main regulator or the low power regulator 
+  *          is in low voltage mode
+  *        
+  * @note   If the Under-drive mode was enabled, it is automatically disabled after 
+  *         exiting Stop mode. 
+  *         When the voltage regulator operates in Under-drive mode, an additional  
+  *         startup delay is induced when waking up from Stop mode.
+  *                    
+  * @note   In Stop mode, all I/O pins keep the same state as in Run mode.
+  *   
+  * @note   When exiting Stop mode by issuing an interrupt or a wake-up event, 
+  *         the HSI RC oscillator is selected as system clock.
+  *           
+  * @note   When the voltage regulator operates in low power mode, an additional 
+  *         startup delay is incurred when waking up from Stop mode. 
+  *         By keeping the internal regulator ON during Stop mode, the consumption 
+  *         is higher although the startup time is reduced.
+  *     
+  * @param  Regulator specifies the regulator state in STOP mode.
+  *          This parameter can be one of the following values:
+  *            @arg PWR_MAINREGULATOR_UNDERDRIVE_ON:  Main Regulator in under-drive mode 
+  *                 and Flash memory in power-down when the device is in Stop under-drive mode
+  *            @arg PWR_LOWPOWERREGULATOR_UNDERDRIVE_ON:  Low Power Regulator in under-drive mode 
+  *                and Flash memory in power-down when the device is in Stop under-drive mode
+  * @param  STOPEntry specifies if STOP mode in entered with WFI or WFE instruction.
+  *          This parameter can be one of the following values:
+  *            @arg PWR_SLEEPENTRY_WFI: enter STOP mode with WFI instruction
+  *            @arg PWR_SLEEPENTRY_WFE: enter STOP mode with WFE instruction
+  * @retval None
+  */
+HAL_StatusTypeDef HAL_PWREx_EnterUnderDriveSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
+{
+  uint32_t tmpreg1 = 0U;
+
+  /* Check the parameters */
+  assert_param(IS_PWR_REGULATOR_UNDERDRIVE(Regulator));
+  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));
+  
+  /* Enable Power ctrl clock */
+  __HAL_RCC_PWR_CLK_ENABLE();
+  /* Enable the Under-drive Mode ---------------------------------------------*/
+  /* Clear Under-drive flag */
+  __HAL_PWR_CLEAR_ODRUDR_FLAG();
+  
+  /* Enable the Under-drive */ 
+  __HAL_PWR_UNDERDRIVE_ENABLE();
+
+  /* Select the regulator state in STOP mode ---------------------------------*/
+  tmpreg1 = PWR->CR;
+  /* Clear PDDS, LPDS, MRLUDS and LPLUDS bits */
+  tmpreg1 &= (uint32_t)~(PWR_CR_PDDS | PWR_CR_LPDS | PWR_CR_LPUDS | PWR_CR_MRUDS);
+  
+  /* Set LPDS, MRLUDS and LPLUDS bits according to PWR_Regulator value */
+  tmpreg1 |= Regulator;
+  
+  /* Store the new value */
+  PWR->CR = tmpreg1;
+  
+  /* Set SLEEPDEEP bit of Cortex System Control Register */
+  SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
+  
+  /* Select STOP mode entry --------------------------------------------------*/
+  if(STOPEntry == PWR_SLEEPENTRY_WFI)
+  {   
+    /* Request Wait For Interrupt */
+    __WFI();
+  }
+  else
+  {
+    /* Request Wait For Event */
+    __WFE();
+  }
+  /* Reset SLEEPDEEP bit of Cortex System Control Register */
+  SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);
+
+  return HAL_OK;  
+}
+
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* HAL_PWR_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c
new file mode 100644
index 0000000..c18fa09
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc.c
@@ -0,0 +1,1124 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_hal_rcc.c
+  * @author  MCD Application Team
+  * @brief   RCC HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of the Reset and Clock Control (RCC) peripheral:
+  *           + Initialization and de-initialization functions
+  *           + Peripheral Control functions
+  *
+  @verbatim
+  ==============================================================================
+                      ##### RCC specific features #####
+  ==============================================================================
+    [..]
+      After reset the device is running from Internal High Speed oscillator
+      (HSI 16MHz) with Flash 0 wait state, Flash prefetch buffer, D-Cache
+      and I-Cache are disabled, and all peripherals are off except internal
+      SRAM, Flash and JTAG.
+      (+) There is no prescaler on High speed (AHB) and Low speed (APB) busses;
+          all peripherals mapped on these busses are running at HSI speed.
+      (+) The clock for all peripherals is switched off, except the SRAM and FLASH.
+      (+) All GPIOs are in input floating state, except the JTAG pins which
+          are assigned to be used for debug purpose.
+
+    [..]
+      Once the device started from reset, the user application has to:
+      (+) Configure the clock source to be used to drive the System clock
+          (if the application needs higher frequency/performance)
+      (+) Configure the System clock frequency and Flash settings
+      (+) Configure the AHB and APB busses prescalers
+      (+) Enable the clock for the peripheral(s) to be used
+      (+) Configure the clock source(s) for peripherals which clocks are not
+          derived from the System clock (I2S, RTC, ADC, USB OTG FS/SDIO/RNG)
+
+                      ##### RCC Limitations #####
+  ==============================================================================
+    [..]
+      A delay between an RCC peripheral clock enable and the effective peripheral
+      enabling should be taken into account in order to manage the peripheral read/write
+      from/to registers.
+      (+) This delay depends on the peripheral mapping.
+      (+) If peripheral is mapped on AHB: the delay is 2 AHB clock cycle
+          after the clock enable bit is set on the hardware register
+      (+) If peripheral is mapped on APB: the delay is 2 APB clock cycle
+          after the clock enable bit is set on the hardware register
+
+    [..]
+      Implemented Workaround:
+      (+) For AHB & APB peripherals, a dummy read to the peripheral register has been
+          inserted in each __HAL_RCC_PPP_CLK_ENABLE() macro.
+
+  @endverbatim
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file in
+  * the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx_hal.h"
+
+/** @addtogroup STM32F4xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup RCC RCC
+  * @brief RCC HAL module driver
+  * @{
+  */
+
+#ifdef HAL_RCC_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/** @addtogroup RCC_Private_Constants
+  * @{
+  */
+
+/* Private macro -------------------------------------------------------------*/
+#define __MCO1_CLK_ENABLE()   __HAL_RCC_GPIOA_CLK_ENABLE()
+#define MCO1_GPIO_PORT        GPIOA
+#define MCO1_PIN              GPIO_PIN_8
+
+#define __MCO2_CLK_ENABLE()   __HAL_RCC_GPIOC_CLK_ENABLE()
+#define MCO2_GPIO_PORT         GPIOC
+#define MCO2_PIN               GPIO_PIN_9
+/**
+  * @}
+  */
+
+/* Private variables ---------------------------------------------------------*/
+/** @defgroup RCC_Private_Variables RCC Private Variables
+  * @{
+  */
+/**
+  * @}
+  */
+/* Private function prototypes -----------------------------------------------*/
+/* Private functions ---------------------------------------------------------*/
+
+/** @defgroup RCC_Exported_Functions RCC Exported Functions
+  *  @{
+  */
+
+/** @defgroup RCC_Exported_Functions_Group1 Initialization and de-initialization functions
+  *  @brief    Initialization and Configuration functions
+  *
+@verbatim
+ ===============================================================================
+           ##### Initialization and de-initialization functions #####
+ ===============================================================================
+    [..]
+      This section provides functions allowing to configure the internal/external oscillators
+      (HSE, HSI, LSE, LSI, PLL, CSS and MCO) and the System busses clocks (SYSCLK, AHB, APB1
+       and APB2).
+
+    [..] Internal/external clock and PLL configuration
+         (#) HSI (high-speed internal), 16 MHz factory-trimmed RC used directly or through
+             the PLL as System clock source.
+
+         (#) LSI (low-speed internal), 32 KHz low consumption RC used as IWDG and/or RTC
+             clock source.
+
+         (#) HSE (high-speed external), 4 to 26 MHz crystal oscillator used directly or
+             through the PLL as System clock source. Can be used also as RTC clock source.
+
+         (#) LSE (low-speed external), 32 KHz oscillator used as RTC clock source.
+
+         (#) PLL (clocked by HSI or HSE), featuring two different output clocks:
+           (++) The first output is used to generate the high speed system clock (up to 168 MHz)
+           (++) The second output is used to generate the clock for the USB OTG FS (48 MHz),
+                the random analog generator (<=48 MHz) and the SDIO (<= 48 MHz).
+
+         (#) CSS (Clock security system), once enable using the macro __HAL_RCC_CSS_ENABLE()
+             and if a HSE clock failure occurs(HSE used directly or through PLL as System
+             clock source), the System clocks automatically switched to HSI and an interrupt
+             is generated if enabled. The interrupt is linked to the Cortex-M4 NMI
+             (Non-Maskable Interrupt) exception vector.
+
+         (#) MCO1 (microcontroller clock output), used to output HSI, LSE, HSE or PLL
+             clock (through a configurable prescaler) on PA8 pin.
+
+         (#) MCO2 (microcontroller clock output), used to output HSE, PLL, SYSCLK or PLLI2S
+             clock (through a configurable prescaler) on PC9 pin.
+
+    [..] System, AHB and APB busses clocks configuration
+         (#) Several clock sources can be used to drive the System clock (SYSCLK): HSI,
+             HSE and PLL.
+             The AHB clock (HCLK) is derived from System clock through configurable
+             prescaler and used to clock the CPU, memory and peripherals mapped
+             on AHB bus (DMA, GPIO...). APB1 (PCLK1) and APB2 (PCLK2) clocks are derived
+             from AHB clock through configurable prescalers and used to clock
+             the peripherals mapped on these busses. You can use
+             "HAL_RCC_GetSysClockFreq()" function to retrieve the frequencies of these clocks.
+
+         (#) For the STM32F405xx/07xx and STM32F415xx/17xx devices, the maximum
+             frequency of the SYSCLK and HCLK is 168 MHz, PCLK2 84 MHz and PCLK1 42 MHz.
+             Depending on the device voltage range, the maximum frequency should
+             be adapted accordingly (refer to the product datasheets for more details).
+
+         (#) For the STM32F42xxx, STM32F43xxx, STM32F446xx, STM32F469xx and STM32F479xx devices,
+             the maximum frequency of the SYSCLK and HCLK is 180 MHz, PCLK2 90 MHz and PCLK1 45 MHz.
+             Depending on the device voltage range, the maximum frequency should
+             be adapted accordingly (refer to the product datasheets for more details).
+
+         (#) For the STM32F401xx, the maximum frequency of the SYSCLK and HCLK is 84 MHz,
+             PCLK2 84 MHz and PCLK1 42 MHz.
+             Depending on the device voltage range, the maximum frequency should
+             be adapted accordingly (refer to the product datasheets for more details).
+
+         (#) For the STM32F41xxx, the maximum frequency of the SYSCLK and HCLK is 100 MHz,
+             PCLK2 100 MHz and PCLK1 50 MHz.
+             Depending on the device voltage range, the maximum frequency should
+             be adapted accordingly (refer to the product datasheets for more details).
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Resets the RCC clock configuration to the default reset state.
+  * @note   The default reset state of the clock configuration is given below:
+  *            - HSI ON and used as system clock source
+  *            - HSE and PLL OFF
+  *            - AHB, APB1 and APB2 prescaler set to 1.
+  *            - CSS, MCO1 and MCO2 OFF
+  *            - All interrupts disabled
+  * @note   This function doesn't modify the configuration of the
+  *            - Peripheral clocks
+  *            - LSI, LSE and RTC clocks
+  * @retval HAL status
+  */
+__weak HAL_StatusTypeDef HAL_RCC_DeInit(void)
+{
+  return HAL_OK;
+}
+
+/**
+  * @brief  Initializes the RCC Oscillators according to the specified parameters in the
+  *         RCC_OscInitTypeDef.
+  * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
+  *         contains the configuration information for the RCC Oscillators.
+  * @note   The PLL is not disabled when used as system clock.
+  * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
+  *         supported by this API. User should request a transition to LSE Off
+  *         first and then LSE On or LSE Bypass.
+  * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
+  *         supported by this API. User should request a transition to HSE Off
+  *         first and then HSE On or HSE Bypass.
+  * @retval HAL status
+  */
+__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
+{
+  uint32_t tickstart;
+  uint32_t pll_config;
+  /* Check Null pointer */
+  if (RCC_OscInitStruct == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
+  /*------------------------------- HSE Configuration ------------------------*/
+  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
+    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
+    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
+        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
+    {
+      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
+      {
+        return HAL_ERROR;
+      }
+    }
+    else
+    {
+      /* Set the new HSE configuration ---------------------------------------*/
+      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
+
+      /* Check the HSE State */
+      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
+      {
+        /* Get Start Tick */
+        tickstart = HAL_GetTick();
+
+        /* Wait till HSE is ready */
+        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
+        {
+          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
+          {
+            return HAL_TIMEOUT;
+          }
+        }
+      }
+      else
+      {
+        /* Get Start Tick */
+        tickstart = HAL_GetTick();
+
+        /* Wait till HSE is bypassed or disabled */
+        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
+        {
+          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
+          {
+            return HAL_TIMEOUT;
+          }
+        }
+      }
+    }
+  }
+  /*----------------------------- HSI Configuration --------------------------*/
+  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
+    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
+
+    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
+    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
+        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
+    {
+      /* When HSI is used as system clock it will not disabled */
+      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
+      {
+        return HAL_ERROR;
+      }
+      /* Otherwise, just the calibration is allowed */
+      else
+      {
+        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
+        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
+      }
+    }
+    else
+    {
+      /* Check the HSI State */
+      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
+      {
+        /* Enable the Internal High Speed oscillator (HSI). */
+        __HAL_RCC_HSI_ENABLE();
+
+        /* Get Start Tick*/
+        tickstart = HAL_GetTick();
+
+        /* Wait till HSI is ready */
+        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
+        {
+          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
+          {
+            return HAL_TIMEOUT;
+          }
+        }
+
+        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
+        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
+      }
+      else
+      {
+        /* Disable the Internal High Speed oscillator (HSI). */
+        __HAL_RCC_HSI_DISABLE();
+
+        /* Get Start Tick*/
+        tickstart = HAL_GetTick();
+
+        /* Wait till HSI is ready */
+        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
+        {
+          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
+          {
+            return HAL_TIMEOUT;
+          }
+        }
+      }
+    }
+  }
+  /*------------------------------ LSI Configuration -------------------------*/
+  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
+
+    /* Check the LSI State */
+    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
+    {
+      /* Enable the Internal Low Speed oscillator (LSI). */
+      __HAL_RCC_LSI_ENABLE();
+
+      /* Get Start Tick*/
+      tickstart = HAL_GetTick();
+
+      /* Wait till LSI is ready */
+      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
+      {
+        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
+        {
+          return HAL_TIMEOUT;
+        }
+      }
+    }
+    else
+    {
+      /* Disable the Internal Low Speed oscillator (LSI). */
+      __HAL_RCC_LSI_DISABLE();
+
+      /* Get Start Tick */
+      tickstart = HAL_GetTick();
+
+      /* Wait till LSI is ready */
+      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
+      {
+        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
+        {
+          return HAL_TIMEOUT;
+        }
+      }
+    }
+  }
+  /*------------------------------ LSE Configuration -------------------------*/
+  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
+  {
+    FlagStatus       pwrclkchanged = RESET;
+
+    /* Check the parameters */
+    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
+
+    /* Update LSE configuration in Backup Domain control register    */
+    /* Requires to enable write access to Backup Domain of necessary */
+    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
+    {
+      __HAL_RCC_PWR_CLK_ENABLE();
+      pwrclkchanged = SET;
+    }
+
+    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
+    {
+      /* Enable write access to Backup domain */
+      SET_BIT(PWR->CR, PWR_CR_DBP);
+
+      /* Wait for Backup domain Write protection disable */
+      tickstart = HAL_GetTick();
+
+      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
+      {
+        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
+        {
+          return HAL_TIMEOUT;
+        }
+      }
+    }
+
+    /* Set the new LSE configuration -----------------------------------------*/
+    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
+    /* Check the LSE State */
+    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
+    {
+      /* Get Start Tick*/
+      tickstart = HAL_GetTick();
+
+      /* Wait till LSE is ready */
+      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
+      {
+        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
+        {
+          return HAL_TIMEOUT;
+        }
+      }
+    }
+    else
+    {
+      /* Get Start Tick */
+      tickstart = HAL_GetTick();
+
+      /* Wait till LSE is ready */
+      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
+      {
+        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
+        {
+          return HAL_TIMEOUT;
+        }
+      }
+    }
+
+    /* Restore clock configuration if changed */
+    if (pwrclkchanged == SET)
+    {
+      __HAL_RCC_PWR_CLK_DISABLE();
+    }
+  }
+  /*-------------------------------- PLL Configuration -----------------------*/
+  /* Check the parameters */
+  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
+  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
+  {
+    /* Check if the PLL is used as system clock or not */
+    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
+    {
+      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
+      {
+        /* Check the parameters */
+        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
+        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
+        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
+        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
+        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
+
+        /* Disable the main PLL. */
+        __HAL_RCC_PLL_DISABLE();
+
+        /* Get Start Tick */
+        tickstart = HAL_GetTick();
+
+        /* Wait till PLL is disabled */
+        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
+        {
+          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
+          {
+            return HAL_TIMEOUT;
+          }
+        }
+
+        /* Configure the main PLL clock source, multiplication and division factors. */
+        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
+                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
+                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
+                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
+                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
+        /* Enable the main PLL. */
+        __HAL_RCC_PLL_ENABLE();
+
+        /* Get Start Tick */
+        tickstart = HAL_GetTick();
+
+        /* Wait till PLL is ready */
+        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
+        {
+          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
+          {
+            return HAL_TIMEOUT;
+          }
+        }
+      }
+      else
+      {
+        /* Disable the main PLL. */
+        __HAL_RCC_PLL_DISABLE();
+
+        /* Get Start Tick */
+        tickstart = HAL_GetTick();
+
+        /* Wait till PLL is disabled */
+        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
+        {
+          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
+          {
+            return HAL_TIMEOUT;
+          }
+        }
+      }
+    }
+    else
+    {
+      /* Check if there is a request to disable the PLL used as System clock source */
+      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
+      {
+        return HAL_ERROR;
+      }
+      else
+      {
+        /* Do not return HAL_ERROR if request repeats the current configuration */
+        pll_config = RCC->PLLCFGR;
+#if defined (RCC_PLLCFGR_PLLR)
+        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
+            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
+            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
+            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
+            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
+            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
+            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
+#else
+        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
+            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
+            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
+            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
+            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
+            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
+#endif /* RCC_PLLCFGR_PLLR */
+        {
+          return HAL_ERROR;
+        }
+      }
+    }
+  }
+  return HAL_OK;
+}
+
+/**
+  * @brief  Initializes the CPU, AHB and APB busses clocks according to the specified
+  *         parameters in the RCC_ClkInitStruct.
+  * @param  RCC_ClkInitStruct pointer to an RCC_OscInitTypeDef structure that
+  *         contains the configuration information for the RCC peripheral.
+  * @param  FLatency FLASH Latency, this parameter depend on device selected
+  *
+  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
+  *         and updated by HAL_RCC_GetHCLKFreq() function called within this function
+  *
+  * @note   The HSI is used (enabled by hardware) as system clock source after
+  *         startup from Reset, wake-up from STOP and STANDBY mode, or in case
+  *         of failure of the HSE used directly or indirectly as system clock
+  *         (if the Clock Security System CSS is enabled).
+  *
+  * @note   A switch from one clock source to another occurs only if the target
+  *         clock source is ready (clock stable after startup delay or PLL locked).
+  *         If a clock source which is not yet ready is selected, the switch will
+  *         occur when the clock source will be ready.
+  *
+  * @note   Depending on the device voltage range, the software has to set correctly
+  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
+  *         (for more details refer to section above "Initialization/de-initialization functions")
+  * @retval None
+  */
+HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
+{
+  uint32_t tickstart;
+
+  /* Check Null pointer */
+  if (RCC_ClkInitStruct == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
+  assert_param(IS_FLASH_LATENCY(FLatency));
+
+  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
+    must be correctly programmed according to the frequency of the CPU clock
+    (HCLK) and the supply voltage of the device. */
+
+  /* Increasing the number of wait states because of higher CPU frequency */
+  if (FLatency > __HAL_FLASH_GET_LATENCY())
+  {
+    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
+    __HAL_FLASH_SET_LATENCY(FLatency);
+
+    /* Check that the new number of wait states is taken into account to access the Flash
+    memory by reading the FLASH_ACR register */
+    if (__HAL_FLASH_GET_LATENCY() != FLatency)
+    {
+      return HAL_ERROR;
+    }
+  }
+
+  /*-------------------------- HCLK Configuration --------------------------*/
+  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
+  {
+    /* Set the highest APBx dividers in order to ensure that we do not go through
+       a non-spec phase whatever we decrease or increase HCLK. */
+    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
+    {
+      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
+    }
+
+    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
+    {
+      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
+    }
+
+    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
+    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
+  }
+
+  /*------------------------- SYSCLK Configuration ---------------------------*/
+  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
+  {
+    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
+
+    /* HSE is selected as System Clock Source */
+    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
+    {
+      /* Check the HSE ready flag */
+      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
+      {
+        return HAL_ERROR;
+      }
+    }
+    /* PLL is selected as System Clock Source */
+    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
+             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
+    {
+      /* Check the PLL ready flag */
+      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
+      {
+        return HAL_ERROR;
+      }
+    }
+    /* HSI is selected as System Clock Source */
+    else
+    {
+      /* Check the HSI ready flag */
+      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
+      {
+        return HAL_ERROR;
+      }
+    }
+
+    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
+
+    /* Get Start Tick */
+    tickstart = HAL_GetTick();
+
+    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
+    {
+      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
+      {
+        return HAL_TIMEOUT;
+      }
+    }
+  }
+
+  /* Decreasing the number of wait states because of lower CPU frequency */
+  if (FLatency < __HAL_FLASH_GET_LATENCY())
+  {
+    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
+    __HAL_FLASH_SET_LATENCY(FLatency);
+
+    /* Check that the new number of wait states is taken into account to access the Flash
+    memory by reading the FLASH_ACR register */
+    if (__HAL_FLASH_GET_LATENCY() != FLatency)
+    {
+      return HAL_ERROR;
+    }
+  }
+
+  /*-------------------------- PCLK1 Configuration ---------------------------*/
+  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
+  {
+    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
+    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
+  }
+
+  /*-------------------------- PCLK2 Configuration ---------------------------*/
+  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
+  {
+    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
+    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
+  }
+
+  /* Update the SystemCoreClock global variable */
+  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
+
+  /* Configure the source of time base considering new system clocks settings */
+  HAL_InitTick(uwTickPrio);
+
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup RCC_Exported_Functions_Group2 Peripheral Control functions
+  *  @brief   RCC clocks control functions
+  *
+@verbatim
+ ===============================================================================
+                      ##### Peripheral Control functions #####
+ ===============================================================================
+    [..]
+    This subsection provides a set of functions allowing to control the RCC Clocks
+    frequencies.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Selects the clock source to output on MCO1 pin(PA8) or on MCO2 pin(PC9).
+  * @note   PA8/PC9 should be configured in alternate function mode.
+  * @param  RCC_MCOx specifies the output direction for the clock source.
+  *          This parameter can be one of the following values:
+  *            @arg RCC_MCO1: Clock source to output on MCO1 pin(PA8).
+  *            @arg RCC_MCO2: Clock source to output on MCO2 pin(PC9).
+  * @param  RCC_MCOSource specifies the clock source to output.
+  *          This parameter can be one of the following values:
+  *            @arg RCC_MCO1SOURCE_HSI: HSI clock selected as MCO1 source
+  *            @arg RCC_MCO1SOURCE_LSE: LSE clock selected as MCO1 source
+  *            @arg RCC_MCO1SOURCE_HSE: HSE clock selected as MCO1 source
+  *            @arg RCC_MCO1SOURCE_PLLCLK: main PLL clock selected as MCO1 source
+  *            @arg RCC_MCO2SOURCE_SYSCLK: System clock (SYSCLK) selected as MCO2 source
+  *            @arg RCC_MCO2SOURCE_PLLI2SCLK: PLLI2S clock selected as MCO2 source, available for all STM32F4 devices except STM32F410xx
+  *            @arg RCC_MCO2SOURCE_I2SCLK: I2SCLK clock selected as MCO2 source, available only for STM32F410Rx devices
+  *            @arg RCC_MCO2SOURCE_HSE: HSE clock selected as MCO2 source
+  *            @arg RCC_MCO2SOURCE_PLLCLK: main PLL clock selected as MCO2 source
+  * @param  RCC_MCODiv specifies the MCOx prescaler.
+  *          This parameter can be one of the following values:
+  *            @arg RCC_MCODIV_1: no division applied to MCOx clock
+  *            @arg RCC_MCODIV_2: division by 2 applied to MCOx clock
+  *            @arg RCC_MCODIV_3: division by 3 applied to MCOx clock
+  *            @arg RCC_MCODIV_4: division by 4 applied to MCOx clock
+  *            @arg RCC_MCODIV_5: division by 5 applied to MCOx clock
+  * @note  For STM32F410Rx devices to output I2SCLK clock on MCO2 you should have
+  *        at last one of the SPI clocks enabled (SPI1, SPI2 or SPI5).
+  * @retval None
+  */
+void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
+{
+  GPIO_InitTypeDef GPIO_InitStruct;
+  /* Check the parameters */
+  assert_param(IS_RCC_MCO(RCC_MCOx));
+  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
+  /* RCC_MCO1 */
+  if (RCC_MCOx == RCC_MCO1)
+  {
+    assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));
+
+    /* MCO1 Clock Enable */
+    __MCO1_CLK_ENABLE();
+
+    /* Configure the MCO1 pin in alternate function mode */
+    GPIO_InitStruct.Pin = MCO1_PIN;
+    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
+    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
+    GPIO_InitStruct.Pull = GPIO_NOPULL;
+    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
+    HAL_GPIO_Init(MCO1_GPIO_PORT, &GPIO_InitStruct);
+
+    /* Mask MCO1 and MCO1PRE[2:0] bits then Select MCO1 clock source and prescaler */
+    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), (RCC_MCOSource | RCC_MCODiv));
+
+    /* This RCC MCO1 enable feature is available only on STM32F410xx devices */
+#if defined(RCC_CFGR_MCO1EN)
+    __HAL_RCC_MCO1_ENABLE();
+#endif /* RCC_CFGR_MCO1EN */
+  }
+#if defined(RCC_CFGR_MCO2)
+  else
+  {
+    assert_param(IS_RCC_MCO2SOURCE(RCC_MCOSource));
+
+    /* MCO2 Clock Enable */
+    __MCO2_CLK_ENABLE();
+
+    /* Configure the MCO2 pin in alternate function mode */
+    GPIO_InitStruct.Pin = MCO2_PIN;
+    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
+    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
+    GPIO_InitStruct.Pull = GPIO_NOPULL;
+    GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
+    HAL_GPIO_Init(MCO2_GPIO_PORT, &GPIO_InitStruct);
+
+    /* Mask MCO2 and MCO2PRE[2:0] bits then Select MCO2 clock source and prescaler */
+    MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), (RCC_MCOSource | (RCC_MCODiv << 3U)));
+
+    /* This RCC MCO2 enable feature is available only on STM32F410Rx devices */
+#if defined(RCC_CFGR_MCO2EN)
+    __HAL_RCC_MCO2_ENABLE();
+#endif /* RCC_CFGR_MCO2EN */
+  }
+#endif /* RCC_CFGR_MCO2 */
+}
+
+/**
+  * @brief  Enables the Clock Security System.
+  * @note   If a failure is detected on the HSE oscillator clock, this oscillator
+  *         is automatically disabled and an interrupt is generated to inform the
+  *         software about the failure (Clock Security System Interrupt, CSSI),
+  *         allowing the MCU to perform rescue operations. The CSSI is linked to
+  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
+  * @retval None
+  */
+void HAL_RCC_EnableCSS(void)
+{
+  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
+}
+
+/**
+  * @brief  Disables the Clock Security System.
+  * @retval None
+  */
+void HAL_RCC_DisableCSS(void)
+{
+  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)DISABLE;
+}
+
+/**
+  * @brief  Returns the SYSCLK frequency
+  *
+  * @note   The system frequency computed by this function is not the real
+  *         frequency in the chip. It is calculated based on the predefined
+  *         constant and the selected clock source:
+  * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
+  * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
+  * @note     If SYSCLK source is PLL, function returns values based on HSE_VALUE(**)
+  *           or HSI_VALUE(*) multiplied/divided by the PLL factors.
+  * @note     (*) HSI_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
+  *               16 MHz) but the real value may vary depending on the variations
+  *               in voltage and temperature.
+  * @note     (**) HSE_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
+  *                25 MHz), user has to ensure that HSE_VALUE is same as the real
+  *                frequency of the crystal used. Otherwise, this function may
+  *                have wrong result.
+  *
+  * @note   The result of this function could be not correct when using fractional
+  *         value for HSE crystal.
+  *
+  * @note   This function can be used by the user application to compute the
+  *         baudrate for the communication peripherals or configure other parameters.
+  *
+  * @note   Each time SYSCLK changes, this function must be called to update the
+  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
+  *
+  *
+  * @retval SYSCLK frequency
+  */
+__weak uint32_t HAL_RCC_GetSysClockFreq(void)
+{
+  uint32_t pllm = 0U;
+  uint32_t pllvco = 0U;
+  uint32_t pllp = 0U;
+  uint32_t sysclockfreq = 0U;
+
+  /* Get SYSCLK source -------------------------------------------------------*/
+  switch (RCC->CFGR & RCC_CFGR_SWS)
+  {
+    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
+    {
+      sysclockfreq = HSI_VALUE;
+      break;
+    }
+    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
+    {
+      sysclockfreq = HSE_VALUE;
+      break;
+    }
+    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
+    {
+      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
+      SYSCLK = PLL_VCO / PLLP */
+      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
+      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
+      {
+        /* HSE used as PLL clock source */
+        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
+      }
+      else
+      {
+        /* HSI used as PLL clock source */
+        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
+      }
+      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
+
+      sysclockfreq = pllvco / pllp;
+      break;
+    }
+    default:
+    {
+      sysclockfreq = HSI_VALUE;
+      break;
+    }
+  }
+  return sysclockfreq;
+}
+
+/**
+  * @brief  Returns the HCLK frequency
+  * @note   Each time HCLK changes, this function must be called to update the
+  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
+  *
+  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
+  *         and updated within this function
+  * @retval HCLK frequency
+  */
+uint32_t HAL_RCC_GetHCLKFreq(void)
+{
+  return SystemCoreClock;
+}
+
+/**
+  * @brief  Returns the PCLK1 frequency
+  * @note   Each time PCLK1 changes, this function must be called to update the
+  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
+  * @retval PCLK1 frequency
+  */
+uint32_t HAL_RCC_GetPCLK1Freq(void)
+{
+  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
+  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
+}
+
+/**
+  * @brief  Returns the PCLK2 frequency
+  * @note   Each time PCLK2 changes, this function must be called to update the
+  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
+  * @retval PCLK2 frequency
+  */
+uint32_t HAL_RCC_GetPCLK2Freq(void)
+{
+  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
+  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
+}
+
+/**
+  * @brief  Configures the RCC_OscInitStruct according to the internal
+  * RCC configuration registers.
+  * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
+  * will be configured.
+  * @retval None
+  */
+__weak void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
+{
+  /* Set all possible values for the Oscillator type parameter ---------------*/
+  RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
+
+  /* Get the HSE configuration -----------------------------------------------*/
+  if ((RCC->CR & RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
+  {
+    RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
+  }
+  else if ((RCC->CR & RCC_CR_HSEON) == RCC_CR_HSEON)
+  {
+    RCC_OscInitStruct->HSEState = RCC_HSE_ON;
+  }
+  else
+  {
+    RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
+  }
+
+  /* Get the HSI configuration -----------------------------------------------*/
+  if ((RCC->CR & RCC_CR_HSION) == RCC_CR_HSION)
+  {
+    RCC_OscInitStruct->HSIState = RCC_HSI_ON;
+  }
+  else
+  {
+    RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
+  }
+
+  RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR & RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_Pos);
+
+  /* Get the LSE configuration -----------------------------------------------*/
+  if ((RCC->BDCR & RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
+  {
+    RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
+  }
+  else if ((RCC->BDCR & RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
+  {
+    RCC_OscInitStruct->LSEState = RCC_LSE_ON;
+  }
+  else
+  {
+    RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
+  }
+
+  /* Get the LSI configuration -----------------------------------------------*/
+  if ((RCC->CSR & RCC_CSR_LSION) == RCC_CSR_LSION)
+  {
+    RCC_OscInitStruct->LSIState = RCC_LSI_ON;
+  }
+  else
+  {
+    RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
+  }
+
+  /* Get the PLL configuration -----------------------------------------------*/
+  if ((RCC->CR & RCC_CR_PLLON) == RCC_CR_PLLON)
+  {
+    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
+  }
+  else
+  {
+    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
+  }
+  RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
+  RCC_OscInitStruct->PLL.PLLM = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);
+  RCC_OscInitStruct->PLL.PLLN = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
+  RCC_OscInitStruct->PLL.PLLP = (uint32_t)((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) + RCC_PLLCFGR_PLLP_0) << 1U) >> RCC_PLLCFGR_PLLP_Pos);
+  RCC_OscInitStruct->PLL.PLLQ = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos);
+}
+
+/**
+  * @brief  Configures the RCC_ClkInitStruct according to the internal
+  * RCC configuration registers.
+  * @param  RCC_ClkInitStruct pointer to an RCC_ClkInitTypeDef structure that
+  * will be configured.
+  * @param  pFLatency Pointer on the Flash Latency.
+  * @retval None
+  */
+void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
+{
+  /* Set all possible values for the Clock type parameter --------------------*/
+  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
+
+  /* Get the SYSCLK configuration --------------------------------------------*/
+  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
+
+  /* Get the HCLK configuration ----------------------------------------------*/
+  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
+
+  /* Get the APB1 configuration ----------------------------------------------*/
+  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
+
+  /* Get the APB2 configuration ----------------------------------------------*/
+  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
+
+  /* Get the Flash Wait State (Latency) configuration ------------------------*/
+  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
+}
+
+/**
+  * @brief This function handles the RCC CSS interrupt request.
+  * @note This API should be called under the NMI_Handler().
+  * @retval None
+  */
+void HAL_RCC_NMI_IRQHandler(void)
+{
+  /* Check RCC CSSF flag  */
+  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
+  {
+    /* RCC Clock Security System interrupt user callback */
+    HAL_RCC_CSSCallback();
+
+    /* Clear RCC CSS pending bit */
+    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
+  }
+}
+
+/**
+  * @brief  RCC Clock Security System interrupt callback
+  * @retval None
+  */
+__weak void HAL_RCC_CSSCallback(void)
+{
+  /* NOTE : This function Should not be modified, when the callback is needed,
+            the HAL_RCC_CSSCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* HAL_RCC_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.c b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.c
new file mode 100644
index 0000000..0431718
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_rcc_ex.c
@@ -0,0 +1,3833 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_hal_rcc_ex.c
+  * @author  MCD Application Team
+  * @brief   Extension RCC HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities RCC extension peripheral:
+  *           + Extended Peripheral Control functions
+  *
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file in
+  * the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx_hal.h"
+
+/** @addtogroup STM32F4xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup RCCEx RCCEx
+  * @brief RCCEx HAL module driver
+  * @{
+  */
+
+#ifdef HAL_RCC_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/** @addtogroup RCCEx_Private_Constants
+  * @{
+  */
+/**
+  * @}
+  */
+/* Private macro -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/* Private functions ---------------------------------------------------------*/
+/** @defgroup RCCEx_Exported_Functions RCCEx Exported Functions
+  *  @{
+  */
+
+/** @defgroup RCCEx_Exported_Functions_Group1 Extended Peripheral Control functions
+  *  @brief  Extended Peripheral Control functions
+  *
+@verbatim
+ ===============================================================================
+                ##### Extended Peripheral Control functions  #####
+ ===============================================================================
+    [..]
+    This subsection provides a set of functions allowing to control the RCC Clocks
+    frequencies.
+    [..]
+    (@) Important note: Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to
+        select the RTC clock source; in this case the Backup domain will be reset in
+        order to modify the RTC Clock source, as consequence RTC registers (including
+        the backup registers) and RCC_BDCR register are set to their reset values.
+
+@endverbatim
+  * @{
+  */
+
+#if defined(STM32F446xx)
+/**
+  * @brief  Initializes the RCC extended peripherals clocks according to the specified
+  *         parameters in the RCC_PeriphCLKInitTypeDef.
+  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
+  *         contains the configuration information for the Extended Peripherals
+  *         clocks(I2S, SAI, LTDC RTC and TIM).
+  *
+  * @note   Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to select
+  *         the RTC clock source; in this case the Backup domain will be reset in
+  *         order to modify the RTC Clock source, as consequence RTC registers (including
+  *         the backup registers) and RCC_BDCR register are set to their reset values.
+  *
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
+{
+  uint32_t tickstart = 0U;
+  uint32_t tmpreg1 = 0U;
+  uint32_t plli2sp = 0U;
+  uint32_t plli2sq = 0U;
+  uint32_t plli2sr = 0U;
+  uint32_t pllsaip = 0U;
+  uint32_t pllsaiq = 0U;
+  uint32_t plli2sused = 0U;
+  uint32_t pllsaiused = 0U;
+
+  /* Check the peripheral clock selection parameters */
+  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
+
+  /*------------------------ I2S APB1 configuration --------------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));
+
+    /* Configure I2S Clock source */
+    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
+    /* Enable the PLLI2S when it's used as clock source for I2S */
+    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
+    {
+      plli2sused = 1U;
+    }
+  }
+  /*--------------------------------------------------------------------------*/
+
+  /*---------------------------- I2S APB2 configuration ----------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));
+
+    /* Configure I2S Clock source */
+    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
+    /* Enable the PLLI2S when it's used as clock source for I2S */
+    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
+    {
+      plli2sused = 1U;
+    }
+  }
+  /*--------------------------------------------------------------------------*/
+
+  /*--------------------------- SAI1 configuration ---------------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));
+
+    /* Configure SAI1 Clock source */
+    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
+    /* Enable the PLLI2S when it's used as clock source for SAI */
+    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
+    {
+      plli2sused = 1U;
+    }
+    /* Enable the PLLSAI when it's used as clock source for SAI */
+    if (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
+    {
+      pllsaiused = 1U;
+    }
+  }
+  /*--------------------------------------------------------------------------*/
+
+  /*-------------------------- SAI2 configuration ----------------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));
+
+    /* Configure SAI2 Clock source */
+    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
+
+    /* Enable the PLLI2S when it's used as clock source for SAI */
+    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
+    {
+      plli2sused = 1U;
+    }
+    /* Enable the PLLSAI when it's used as clock source for SAI */
+    if (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
+    {
+      pllsaiused = 1U;
+    }
+  }
+  /*--------------------------------------------------------------------------*/
+
+  /*----------------------------- RTC configuration --------------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
+  {
+    /* Check for RTC Parameters used to output RTCCLK */
+    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
+
+    /* Enable Power Clock*/
+    __HAL_RCC_PWR_CLK_ENABLE();
+
+    /* Enable write access to Backup domain */
+    PWR->CR |= PWR_CR_DBP;
+
+    /* Get tick */
+    tickstart = HAL_GetTick();
+
+    while ((PWR->CR & PWR_CR_DBP) == RESET)
+    {
+      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
+      {
+        return HAL_TIMEOUT;
+      }
+    }
+    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
+    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
+    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
+    {
+      /* Store the content of BDCR register before the reset of Backup Domain */
+      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
+      /* RTC Clock selection can be changed only if the Backup Domain is reset */
+      __HAL_RCC_BACKUPRESET_FORCE();
+      __HAL_RCC_BACKUPRESET_RELEASE();
+      /* Restore the Content of BDCR register */
+      RCC->BDCR = tmpreg1;
+
+      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
+      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
+      {
+        /* Get tick */
+        tickstart = HAL_GetTick();
+
+        /* Wait till LSE is ready */
+        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
+        {
+          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
+          {
+            return HAL_TIMEOUT;
+          }
+        }
+      }
+    }
+    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
+  }
+  /*--------------------------------------------------------------------------*/
+
+  /*---------------------------- TIM configuration ---------------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
+  {
+    /* Configure Timer Prescaler */
+    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
+  }
+  /*--------------------------------------------------------------------------*/
+
+  /*---------------------------- FMPI2C1 Configuration -----------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));
+
+    /* Configure the FMPI2C1 clock source */
+    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
+  }
+  /*--------------------------------------------------------------------------*/
+
+  /*------------------------------ CEC Configuration -------------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
+
+    /* Configure the CEC clock source */
+    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
+  }
+  /*--------------------------------------------------------------------------*/
+
+  /*----------------------------- CLK48 Configuration ------------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));
+
+    /* Configure the CLK48 clock source */
+    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
+
+    /* Enable the PLLSAI when it's used as clock source for CLK48 */
+    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
+    {
+      pllsaiused = 1U;
+    }
+  }
+  /*--------------------------------------------------------------------------*/
+
+  /*----------------------------- SDIO Configuration -------------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));
+
+    /* Configure the SDIO clock source */
+    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
+  }
+  /*--------------------------------------------------------------------------*/
+
+  /*------------------------------ SPDIFRX Configuration ---------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));
+
+    /* Configure the SPDIFRX clock source */
+    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
+    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
+    if (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
+    {
+      plli2sused = 1U;
+    }
+  }
+  /*--------------------------------------------------------------------------*/
+
+  /*---------------------------- PLLI2S Configuration ------------------------*/
+  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
+     I2S on APB2 or SPDIFRX */
+  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
+  {
+    /* Disable the PLLI2S */
+    __HAL_RCC_PLLI2S_DISABLE();
+    /* Get tick */
+    tickstart = HAL_GetTick();
+    /* Wait till PLLI2S is disabled */
+    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
+    {
+      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
+      {
+        /* return in case of Timeout detected */
+        return HAL_TIMEOUT;
+      }
+    }
+
+    /* check for common PLLI2S Parameters */
+    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
+    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
+
+    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
+    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
+         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
+        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
+    {
+      /* check for Parameters */
+      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
+
+      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
+      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
+      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
+      /* Configure the PLLI2S division factors */
+      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
+      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
+      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp, plli2sq,
+                              PeriphClkInit->PLLI2S.PLLI2SR);
+    }
+
+    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
+    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
+         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
+        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
+    {
+      /* Check for PLLI2S Parameters */
+      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
+      /* Check for PLLI2S/DIVQ parameters */
+      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
+
+      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
+      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
+      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
+      /* Configure the PLLI2S division factors */
+      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
+      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
+      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
+      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sp,
+                              PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
+
+      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
+      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
+    }
+
+    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
+    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
+        && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
+    {
+      /* check for Parameters */
+      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
+      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
+      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
+      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
+      /* Configure the PLLI2S division factors */
+      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
+      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
+      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
+                              plli2sq, plli2sr);
+    }
+
+    /*----------------- In Case of PLLI2S is just selected  -----------------*/
+    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
+    {
+      /* Check for Parameters */
+      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
+      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
+      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
+
+      /* Configure the PLLI2S division factors */
+      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
+      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SP,
+                              PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
+    }
+
+    /* Enable the PLLI2S */
+    __HAL_RCC_PLLI2S_ENABLE();
+    /* Get tick */
+    tickstart = HAL_GetTick();
+    /* Wait till PLLI2S is ready */
+    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
+    {
+      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
+      {
+        /* return in case of Timeout detected */
+        return HAL_TIMEOUT;
+      }
+    }
+  }
+  /*--------------------------------------------------------------------------*/
+
+  /*----------------------------- PLLSAI Configuration -----------------------*/
+  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
+  if (pllsaiused == 1U)
+  {
+    /* Disable PLLSAI Clock */
+    __HAL_RCC_PLLSAI_DISABLE();
+    /* Get tick */
+    tickstart = HAL_GetTick();
+    /* Wait till PLLSAI is disabled */
+    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
+    {
+      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
+      {
+        /* return in case of Timeout detected */
+        return HAL_TIMEOUT;
+      }
+    }
+
+    /* Check the PLLSAI division factors */
+    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
+    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
+
+    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
+    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
+         && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
+        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
+    {
+      /* check for PLLSAIQ Parameter */
+      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
+      /* check for PLLSAI/DIVQ Parameter */
+      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
+
+      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
+      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
+      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
+      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
+      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
+      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, pllsaip,
+                              PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
+
+      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
+      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
+    }
+
+    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
+    /* In Case of PLLI2S is selected as source clock for CLK48 */
+    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
+        && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
+    {
+      /* check for Parameters */
+      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
+      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
+      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
+      /* Configure the PLLSAI division factors */
+      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
+      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
+      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP,
+                              pllsaiq, 0U);
+    }
+
+    /* Enable PLLSAI Clock */
+    __HAL_RCC_PLLSAI_ENABLE();
+    /* Get tick */
+    tickstart = HAL_GetTick();
+    /* Wait till PLLSAI is ready */
+    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
+    {
+      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
+      {
+        /* return in case of Timeout detected */
+        return HAL_TIMEOUT;
+      }
+    }
+  }
+  return HAL_OK;
+}
+
+/**
+  * @brief  Get the RCC_PeriphCLKInitTypeDef according to the internal
+  *         RCC configuration registers.
+  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
+  *         will be configured.
+  * @retval None
+  */
+void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
+{
+  uint32_t tempreg;
+
+  /* Set all possible values for the extended clock type parameter------------*/
+  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S_APB1 | RCC_PERIPHCLK_I2S_APB2 | \
+                                        RCC_PERIPHCLK_SAI1     | RCC_PERIPHCLK_SAI2     | \
+                                        RCC_PERIPHCLK_TIM      | RCC_PERIPHCLK_RTC      | \
+                                        RCC_PERIPHCLK_CEC      | RCC_PERIPHCLK_FMPI2C1  | \
+                                        RCC_PERIPHCLK_CLK48     | RCC_PERIPHCLK_SDIO     | \
+                                        RCC_PERIPHCLK_SPDIFRX;
+
+  /* Get the PLLI2S Clock configuration --------------------------------------*/
+  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM) >> RCC_PLLI2SCFGR_PLLI2SM_Pos);
+  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
+  PeriphClkInit->PLLI2S.PLLI2SP = (uint32_t)((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
+  PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
+  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
+  /* Get the PLLSAI Clock configuration --------------------------------------*/
+  PeriphClkInit->PLLSAI.PLLSAIM = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM) >> RCC_PLLSAICFGR_PLLSAIM_Pos);
+  PeriphClkInit->PLLSAI.PLLSAIN = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> RCC_PLLSAICFGR_PLLSAIN_Pos);
+  PeriphClkInit->PLLSAI.PLLSAIP = (uint32_t)((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
+  PeriphClkInit->PLLSAI.PLLSAIQ = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
+  /* Get the PLLSAI/PLLI2S division factors ----------------------------------*/
+  PeriphClkInit->PLLI2SDivQ = (uint32_t)((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVQ) >> RCC_DCKCFGR_PLLI2SDIVQ_Pos);
+  PeriphClkInit->PLLSAIDivQ = (uint32_t)((RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVQ) >> RCC_DCKCFGR_PLLSAIDIVQ_Pos);
+
+  /* Get the SAI1 clock configuration ----------------------------------------*/
+  PeriphClkInit->Sai1ClockSelection = __HAL_RCC_GET_SAI1_SOURCE();
+
+  /* Get the SAI2 clock configuration ----------------------------------------*/
+  PeriphClkInit->Sai2ClockSelection = __HAL_RCC_GET_SAI2_SOURCE();
+
+  /* Get the I2S APB1 clock configuration ------------------------------------*/
+  PeriphClkInit->I2sApb1ClockSelection = __HAL_RCC_GET_I2S_APB1_SOURCE();
+
+  /* Get the I2S APB2 clock configuration ------------------------------------*/
+  PeriphClkInit->I2sApb2ClockSelection = __HAL_RCC_GET_I2S_APB2_SOURCE();
+
+  /* Get the RTC Clock configuration -----------------------------------------*/
+  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
+  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
+
+  /* Get the CEC clock configuration -----------------------------------------*/
+  PeriphClkInit->CecClockSelection = __HAL_RCC_GET_CEC_SOURCE();
+
+  /* Get the FMPI2C1 clock configuration -------------------------------------*/
+  PeriphClkInit->Fmpi2c1ClockSelection = __HAL_RCC_GET_FMPI2C1_SOURCE();
+
+  /* Get the CLK48 clock configuration ----------------------------------------*/
+  PeriphClkInit->Clk48ClockSelection = __HAL_RCC_GET_CLK48_SOURCE();
+
+  /* Get the SDIO clock configuration ----------------------------------------*/
+  PeriphClkInit->SdioClockSelection = __HAL_RCC_GET_SDIO_SOURCE();
+
+  /* Get the SPDIFRX clock configuration -------------------------------------*/
+  PeriphClkInit->SpdifClockSelection = __HAL_RCC_GET_SPDIFRX_SOURCE();
+
+  /* Get the TIM Prescaler configuration -------------------------------------*/
+  if ((RCC->DCKCFGR & RCC_DCKCFGR_TIMPRE) == RESET)
+  {
+    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
+  }
+  else
+  {
+    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
+  }
+}
+
+/**
+  * @brief  Return the peripheral clock frequency for a given peripheral(SAI..)
+  * @note   Return 0 if peripheral clock identifier not managed by this API
+  * @param  PeriphClk Peripheral clock identifier
+  *         This parameter can be one of the following values:
+  *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
+  *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
+  *            @arg RCC_PERIPHCLK_I2S_APB1: I2S APB1 peripheral clock
+  *            @arg RCC_PERIPHCLK_I2S_APB2: I2S APB2 peripheral clock
+  * @retval Frequency in KHz
+  */
+uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
+{
+  uint32_t tmpreg1 = 0U;
+  /* This variable used to store the SAI clock frequency (value in Hz) */
+  uint32_t frequency = 0U;
+  /* This variable used to store the VCO Input (value in Hz) */
+  uint32_t vcoinput = 0U;
+  /* This variable used to store the SAI clock source */
+  uint32_t saiclocksource = 0U;
+  uint32_t srcclk = 0U;
+  /* This variable used to store the VCO Output (value in Hz) */
+  uint32_t vcooutput = 0U;
+  switch (PeriphClk)
+  {
+    case RCC_PERIPHCLK_SAI1:
+    case RCC_PERIPHCLK_SAI2:
+    {
+      saiclocksource = RCC->DCKCFGR;
+      saiclocksource &= (RCC_DCKCFGR_SAI1SRC | RCC_DCKCFGR_SAI2SRC);
+      switch (saiclocksource)
+      {
+        case 0U: /* PLLSAI is the clock source for SAI*/
+        {
+          /* Configure the PLLSAI division factor */
+          /* PLLSAI_VCO Input  = PLL_SOURCE/PLLSAIM */
+          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
+          {
+            /* In Case the PLL Source is HSI (Internal Clock) */
+            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM));
+          }
+          else
+          {
+            /* In Case the PLL Source is HSE (External Clock) */
+            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM)));
+          }
+          /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
+          /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
+          tmpreg1 = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24U;
+          frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6U)) / (tmpreg1);
+
+          /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
+          tmpreg1 = (((RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVQ) >> 8U) + 1U);
+          frequency = frequency / (tmpreg1);
+          break;
+        }
+        case RCC_DCKCFGR_SAI1SRC_0: /* PLLI2S is the clock source for SAI*/
+        case RCC_DCKCFGR_SAI2SRC_0: /* PLLI2S is the clock source for SAI*/
+        {
+          /* Configure the PLLI2S division factor */
+          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
+          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
+          {
+            /* In Case the PLL Source is HSI (Internal Clock) */
+            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
+          }
+          else
+          {
+            /* In Case the PLL Source is HSE (External Clock) */
+            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM)));
+          }
+
+          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
+          /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
+          tmpreg1 = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24U;
+          frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U)) / (tmpreg1);
+
+          /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
+          tmpreg1 = ((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVQ) + 1U);
+          frequency = frequency / (tmpreg1);
+          break;
+        }
+        case RCC_DCKCFGR_SAI1SRC_1: /* PLLR is the clock source for SAI*/
+        case RCC_DCKCFGR_SAI2SRC_1: /* PLLR is the clock source for SAI*/
+        {
+          /* Configure the PLLI2S division factor */
+          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
+          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
+          {
+            /* In Case the PLL Source is HSI (Internal Clock) */
+            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
+          }
+          else
+          {
+            /* In Case the PLL Source is HSE (External Clock) */
+            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
+          }
+
+          /* PLL_VCO Output = PLL_VCO Input * PLLN */
+          /* SAI_CLK_x = PLL_VCO Output/PLLR */
+          tmpreg1 = (RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U;
+          frequency = (vcoinput * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U)) / (tmpreg1);
+          break;
+        }
+        case RCC_DCKCFGR_SAI1SRC: /* External clock is the clock source for SAI*/
+        {
+          frequency = EXTERNAL_CLOCK_VALUE;
+          break;
+        }
+        case RCC_DCKCFGR_SAI2SRC: /* PLLSRC(HSE or HSI) is the clock source for SAI*/
+        {
+          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
+          {
+            /* In Case the PLL Source is HSI (Internal Clock) */
+            frequency = (uint32_t)(HSI_VALUE);
+          }
+          else
+          {
+            /* In Case the PLL Source is HSE (External Clock) */
+            frequency = (uint32_t)(HSE_VALUE);
+          }
+          break;
+        }
+        default :
+        {
+          break;
+        }
+      }
+      break;
+    }
+    case RCC_PERIPHCLK_I2S_APB1:
+    {
+      /* Get the current I2S source */
+      srcclk = __HAL_RCC_GET_I2S_APB1_SOURCE();
+      switch (srcclk)
+      {
+        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
+        case RCC_I2SAPB1CLKSOURCE_EXT:
+        {
+          /* Set the I2S clock to the external clock  value */
+          frequency = EXTERNAL_CLOCK_VALUE;
+          break;
+        }
+        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
+        case RCC_I2SAPB1CLKSOURCE_PLLI2S:
+        {
+          /* Configure the PLLI2S division factor */
+          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
+          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
+          {
+            /* Get the I2S source clock value */
+            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
+          }
+          else
+          {
+            /* Get the I2S source clock value */
+            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
+          }
+
+          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
+          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
+          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
+          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
+          break;
+        }
+        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
+        case RCC_I2SAPB1CLKSOURCE_PLLR:
+        {
+          /* Configure the PLL division factor R */
+          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
+          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
+          {
+            /* Get the I2S source clock value */
+            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
+          }
+          else
+          {
+            /* Get the I2S source clock value */
+            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
+          }
+
+          /* PLL_VCO Output = PLL_VCO Input * PLLN */
+          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
+          /* I2S_CLK = PLL_VCO Output/PLLR */
+          frequency = (uint32_t)(vcooutput / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
+          break;
+        }
+        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
+        case RCC_I2SAPB1CLKSOURCE_PLLSRC:
+        {
+          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
+          {
+            frequency = HSE_VALUE;
+          }
+          else
+          {
+            frequency = HSI_VALUE;
+          }
+          break;
+        }
+        /* Clock not enabled for I2S*/
+        default:
+        {
+          frequency = 0U;
+          break;
+        }
+      }
+      break;
+    }
+    case RCC_PERIPHCLK_I2S_APB2:
+    {
+      /* Get the current I2S source */
+      srcclk = __HAL_RCC_GET_I2S_APB2_SOURCE();
+      switch (srcclk)
+      {
+        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
+        case RCC_I2SAPB2CLKSOURCE_EXT:
+        {
+          /* Set the I2S clock to the external clock  value */
+          frequency = EXTERNAL_CLOCK_VALUE;
+          break;
+        }
+        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
+        case RCC_I2SAPB2CLKSOURCE_PLLI2S:
+        {
+          /* Configure the PLLI2S division factor */
+          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
+          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
+          {
+            /* Get the I2S source clock value */
+            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
+          }
+          else
+          {
+            /* Get the I2S source clock value */
+            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
+          }
+
+          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
+          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
+          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
+          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
+          break;
+        }
+        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
+        case RCC_I2SAPB2CLKSOURCE_PLLR:
+        {
+          /* Configure the PLL division factor R */
+          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
+          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
+          {
+            /* Get the I2S source clock value */
+            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
+          }
+          else
+          {
+            /* Get the I2S source clock value */
+            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
+          }
+
+          /* PLL_VCO Output = PLL_VCO Input * PLLN */
+          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
+          /* I2S_CLK = PLL_VCO Output/PLLR */
+          frequency = (uint32_t)(vcooutput / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
+          break;
+        }
+        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
+        case RCC_I2SAPB2CLKSOURCE_PLLSRC:
+        {
+          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
+          {
+            frequency = HSE_VALUE;
+          }
+          else
+          {
+            frequency = HSI_VALUE;
+          }
+          break;
+        }
+        /* Clock not enabled for I2S*/
+        default:
+        {
+          frequency = 0U;
+          break;
+        }
+      }
+      break;
+    }
+    default:
+    {
+      break;
+    }
+  }
+  return frequency;
+}
+#endif /* STM32F446xx */
+
+#if defined(STM32F469xx) || defined(STM32F479xx)
+/**
+  * @brief  Initializes the RCC extended peripherals clocks according to the specified
+  *         parameters in the RCC_PeriphCLKInitTypeDef.
+  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
+  *         contains the configuration information for the Extended Peripherals
+  *         clocks(I2S, SAI, LTDC, RTC and TIM).
+  *
+  * @note   Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to select
+  *         the RTC clock source; in this case the Backup domain will be reset in
+  *         order to modify the RTC Clock source, as consequence RTC registers (including
+  *         the backup registers) and RCC_BDCR register are set to their reset values.
+  *
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
+{
+  uint32_t tickstart = 0U;
+  uint32_t tmpreg1 = 0U;
+  uint32_t pllsaip = 0U;
+  uint32_t pllsaiq = 0U;
+  uint32_t pllsair = 0U;
+
+  /* Check the parameters */
+  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
+
+  /*--------------------------- CLK48 Configuration --------------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));
+
+    /* Configure the CLK48 clock source */
+    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
+  }
+  /*--------------------------------------------------------------------------*/
+
+  /*------------------------------ SDIO Configuration ------------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));
+
+    /* Configure the SDIO clock source */
+    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
+  }
+  /*--------------------------------------------------------------------------*/
+
+  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
+  /*------------------- Common configuration SAI/I2S -------------------------*/
+  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
+     factor is common parameters for both peripherals */
+  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
+      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
+      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
+  {
+    /* check for Parameters */
+    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
+
+    /* Disable the PLLI2S */
+    __HAL_RCC_PLLI2S_DISABLE();
+    /* Get tick */
+    tickstart = HAL_GetTick();
+    /* Wait till PLLI2S is disabled */
+    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
+    {
+      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
+      {
+        /* return in case of Timeout detected */
+        return HAL_TIMEOUT;
+      }
+    }
+
+    /*---------------------- I2S configuration -------------------------------*/
+    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
+      only for I2S configuration */
+    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
+    {
+      /* check for Parameters */
+      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
+      /* Configure the PLLI2S division factors */
+      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
+      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
+      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
+    }
+
+    /*---------------------------- SAI configuration -------------------------*/
+    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
+       be added only for SAI configuration */
+    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
+    {
+      /* Check the PLLI2S division factors */
+      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
+      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
+
+      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
+      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
+      /* Configure the PLLI2S division factors */
+      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
+      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
+      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
+      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
+      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
+      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
+    }
+
+    /*----------------- In Case of PLLI2S is just selected  -----------------*/
+    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
+    {
+      /* Check for Parameters */
+      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
+      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
+
+      /* Configure the PLLI2S multiplication and division factors */
+      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
+                                     PeriphClkInit->PLLI2S.PLLI2SR);
+    }
+
+    /* Enable the PLLI2S */
+    __HAL_RCC_PLLI2S_ENABLE();
+    /* Get tick */
+    tickstart = HAL_GetTick();
+    /* Wait till PLLI2S is ready */
+    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
+    {
+      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
+      {
+        /* return in case of Timeout detected */
+        return HAL_TIMEOUT;
+      }
+    }
+  }
+  /*--------------------------------------------------------------------------*/
+
+  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
+  /*----------------------- Common configuration SAI/LTDC --------------------*/
+  /* In Case of SAI, LTDC or CLK48 Clock Configuration through PLLSAI, PLLSAIN division
+     factor is common parameters for these peripherals */
+  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
+      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)             ||
+      ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)          &&
+       (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)))
+  {
+    /* Check the PLLSAI division factors */
+    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
+
+    /* Disable PLLSAI Clock */
+    __HAL_RCC_PLLSAI_DISABLE();
+    /* Get tick */
+    tickstart = HAL_GetTick();
+    /* Wait till PLLSAI is disabled */
+    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
+    {
+      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
+      {
+        /* return in case of Timeout detected */
+        return HAL_TIMEOUT;
+      }
+    }
+
+    /*---------------------------- SAI configuration -------------------------*/
+    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
+       be added only for SAI configuration */
+    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
+    {
+      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
+      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
+
+      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
+      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
+      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
+      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
+      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
+      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
+      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
+      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, pllsair);
+      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
+      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
+    }
+
+    /*---------------------------- LTDC configuration ------------------------*/
+    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
+    {
+      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
+      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
+
+      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
+      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
+      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
+      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
+      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
+      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
+      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
+      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, pllsaip, pllsaiq, PeriphClkInit->PLLSAI.PLLSAIR);
+      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
+      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
+    }
+
+    /*---------------------------- CLK48 configuration ------------------------*/
+    /* Configure the PLLSAI when it is used as clock source for CLK48 */
+    if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == (RCC_PERIPHCLK_CLK48)) &&
+        (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
+    {
+      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
+
+      /* Read PLLSAIQ value from PLLSAICFGR register (this value is not need for SAI configuration) */
+      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
+      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
+      pllsair = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
+      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
+      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
+      /* CLK48_CLK(first level) = PLLSAI_VCO Output/PLLSAIP */
+      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, pllsair);
+    }
+
+    /* Enable PLLSAI Clock */
+    __HAL_RCC_PLLSAI_ENABLE();
+    /* Get tick */
+    tickstart = HAL_GetTick();
+    /* Wait till PLLSAI is ready */
+    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
+    {
+      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
+      {
+        /* return in case of Timeout detected */
+        return HAL_TIMEOUT;
+      }
+    }
+  }
+
+  /*--------------------------------------------------------------------------*/
+
+  /*---------------------------- RTC configuration ---------------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
+  {
+    /* Check for RTC Parameters used to output RTCCLK */
+    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
+
+    /* Enable Power Clock*/
+    __HAL_RCC_PWR_CLK_ENABLE();
+
+    /* Enable write access to Backup domain */
+    PWR->CR |= PWR_CR_DBP;
+
+    /* Get tick */
+    tickstart = HAL_GetTick();
+
+    while ((PWR->CR & PWR_CR_DBP) == RESET)
+    {
+      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
+      {
+        return HAL_TIMEOUT;
+      }
+    }
+    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
+    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
+    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
+    {
+      /* Store the content of BDCR register before the reset of Backup Domain */
+      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
+      /* RTC Clock selection can be changed only if the Backup Domain is reset */
+      __HAL_RCC_BACKUPRESET_FORCE();
+      __HAL_RCC_BACKUPRESET_RELEASE();
+      /* Restore the Content of BDCR register */
+      RCC->BDCR = tmpreg1;
+
+      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
+      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
+      {
+        /* Get tick */
+        tickstart = HAL_GetTick();
+
+        /* Wait till LSE is ready */
+        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
+        {
+          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
+          {
+            return HAL_TIMEOUT;
+          }
+        }
+      }
+    }
+    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
+  }
+  /*--------------------------------------------------------------------------*/
+
+  /*---------------------------- TIM configuration ---------------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
+  {
+    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
+  }
+  return HAL_OK;
+}
+
+/**
+  * @brief  Configures the RCC_PeriphCLKInitTypeDef according to the internal
+  * RCC configuration registers.
+  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
+  *         will be configured.
+  * @retval None
+  */
+void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
+{
+  uint32_t tempreg;
+
+  /* Set all possible values for the extended clock type parameter------------*/
+  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S        | RCC_PERIPHCLK_SAI_PLLSAI | \
+                                        RCC_PERIPHCLK_SAI_PLLI2S | RCC_PERIPHCLK_LTDC       | \
+                                        RCC_PERIPHCLK_TIM        | RCC_PERIPHCLK_RTC        | \
+                                        RCC_PERIPHCLK_CLK48       | RCC_PERIPHCLK_SDIO;
+
+  /* Get the PLLI2S Clock configuration --------------------------------------*/
+  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
+  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
+  PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
+  /* Get the PLLSAI Clock configuration --------------------------------------*/
+  PeriphClkInit->PLLSAI.PLLSAIN = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> RCC_PLLSAICFGR_PLLSAIN_Pos);
+  PeriphClkInit->PLLSAI.PLLSAIR = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
+  PeriphClkInit->PLLSAI.PLLSAIQ = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
+  /* Get the PLLSAI/PLLI2S division factors ----------------------------------*/
+  PeriphClkInit->PLLI2SDivQ = (uint32_t)((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVQ) >> RCC_DCKCFGR_PLLI2SDIVQ_Pos);
+  PeriphClkInit->PLLSAIDivQ = (uint32_t)((RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVQ) >> RCC_DCKCFGR_PLLSAIDIVQ_Pos);
+  PeriphClkInit->PLLSAIDivR = (uint32_t)(RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVR);
+  /* Get the RTC Clock configuration -----------------------------------------*/
+  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
+  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
+
+  /* Get the CLK48 clock configuration -------------------------------------*/
+  PeriphClkInit->Clk48ClockSelection = __HAL_RCC_GET_CLK48_SOURCE();
+
+  /* Get the SDIO clock configuration ----------------------------------------*/
+  PeriphClkInit->SdioClockSelection = __HAL_RCC_GET_SDIO_SOURCE();
+
+  if ((RCC->DCKCFGR & RCC_DCKCFGR_TIMPRE) == RESET)
+  {
+    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
+  }
+  else
+  {
+    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
+  }
+}
+
+/**
+  * @brief  Return the peripheral clock frequency for a given peripheral(SAI..)
+  * @note   Return 0 if peripheral clock identifier not managed by this API
+  * @param  PeriphClk Peripheral clock identifier
+  *         This parameter can be one of the following values:
+  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
+  * @retval Frequency in KHz
+  */
+uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
+{
+  /* This variable used to store the I2S clock frequency (value in Hz) */
+  uint32_t frequency = 0U;
+  /* This variable used to store the VCO Input (value in Hz) */
+  uint32_t vcoinput = 0U;
+  uint32_t srcclk = 0U;
+  /* This variable used to store the VCO Output (value in Hz) */
+  uint32_t vcooutput = 0U;
+  switch (PeriphClk)
+  {
+    case RCC_PERIPHCLK_I2S:
+    {
+      /* Get the current I2S source */
+      srcclk = __HAL_RCC_GET_I2S_SOURCE();
+      switch (srcclk)
+      {
+        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
+        case RCC_I2SCLKSOURCE_EXT:
+        {
+          /* Set the I2S clock to the external clock  value */
+          frequency = EXTERNAL_CLOCK_VALUE;
+          break;
+        }
+        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
+        case RCC_I2SCLKSOURCE_PLLI2S:
+        {
+          /* Configure the PLLI2S division factor */
+          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
+          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
+          {
+            /* Get the I2S source clock value */
+            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
+          }
+          else
+          {
+            /* Get the I2S source clock value */
+            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
+          }
+
+          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
+          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
+          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
+          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
+          break;
+        }
+        /* Clock not enabled for I2S*/
+        default:
+        {
+          frequency = 0U;
+          break;
+        }
+      }
+      break;
+    }
+    default:
+    {
+      break;
+    }
+  }
+  return frequency;
+}
+#endif /* STM32F469xx || STM32F479xx */
+
+#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
+/**
+  * @brief  Initializes the RCC extended peripherals clocks according to the specified
+  *         parameters in the RCC_PeriphCLKInitTypeDef.
+  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
+  *         contains the configuration information for the Extended Peripherals
+  *         clocks(I2S, LTDC RTC and TIM).
+  *
+  * @note   Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to select
+  *         the RTC clock source; in this case the Backup domain will be reset in
+  *         order to modify the RTC Clock source, as consequence RTC registers (including
+  *         the backup registers) and RCC_BDCR register are set to their reset values.
+  *
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
+{
+  uint32_t tickstart = 0U;
+  uint32_t tmpreg1 = 0U;
+#if defined(STM32F413xx) || defined(STM32F423xx)
+  uint32_t plli2sq = 0U;
+#endif /* STM32F413xx || STM32F423xx */
+  uint32_t plli2sused = 0U;
+
+  /* Check the peripheral clock selection parameters */
+  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
+
+  /*----------------------------------- I2S APB1 configuration ---------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));
+
+    /* Configure I2S Clock source */
+    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
+    /* Enable the PLLI2S when it's used as clock source for I2S */
+    if (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
+    {
+      plli2sused = 1U;
+    }
+  }
+  /*--------------------------------------------------------------------------*/
+
+  /*----------------------------------- I2S APB2 configuration ---------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));
+
+    /* Configure I2S Clock source */
+    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
+    /* Enable the PLLI2S when it's used as clock source for I2S */
+    if (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
+    {
+      plli2sused = 1U;
+    }
+  }
+  /*--------------------------------------------------------------------------*/
+
+#if defined(STM32F413xx) || defined(STM32F423xx)
+  /*----------------------- SAI1 Block A configuration -----------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIA) == (RCC_PERIPHCLK_SAIA))
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_SAIACLKSOURCE(PeriphClkInit->SaiAClockSelection));
+
+    /* Configure SAI1 Clock source */
+    __HAL_RCC_SAI_BLOCKACLKSOURCE_CONFIG(PeriphClkInit->SaiAClockSelection);
+    /* Enable the PLLI2S when it's used as clock source for SAI */
+    if (PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLI2SR)
+    {
+      plli2sused = 1U;
+    }
+    /* Enable the PLLSAI when it's used as clock source for SAI */
+    if (PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLR)
+    {
+      /* Check for PLL/DIVR parameters */
+      assert_param(IS_RCC_PLL_DIVR_VALUE(PeriphClkInit->PLLDivR));
+
+      /* SAI_CLK_x = SAI_CLK(first level)/PLLDIVR */
+      __HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLDivR);
+    }
+  }
+  /*--------------------------------------------------------------------------*/
+
+  /*---------------------- SAI1 Block B configuration ------------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == (RCC_PERIPHCLK_SAIB))
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_SAIBCLKSOURCE(PeriphClkInit->SaiBClockSelection));
+
+    /* Configure SAI1 Clock source */
+    __HAL_RCC_SAI_BLOCKBCLKSOURCE_CONFIG(PeriphClkInit->SaiBClockSelection);
+    /* Enable the PLLI2S when it's used as clock source for SAI */
+    if (PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLI2SR)
+    {
+      plli2sused = 1U;
+    }
+    /* Enable the PLLSAI when it's used as clock source for SAI */
+    if (PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLR)
+    {
+      /* Check for PLL/DIVR parameters */
+      assert_param(IS_RCC_PLL_DIVR_VALUE(PeriphClkInit->PLLDivR));
+
+      /* SAI_CLK_x = SAI_CLK(first level)/PLLDIVR */
+      __HAL_RCC_PLL_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLDivR);
+    }
+  }
+  /*--------------------------------------------------------------------------*/
+#endif /* STM32F413xx || STM32F423xx */
+
+  /*------------------------------------ RTC configuration -------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
+  {
+    /* Check for RTC Parameters used to output RTCCLK */
+    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
+
+    /* Enable Power Clock*/
+    __HAL_RCC_PWR_CLK_ENABLE();
+
+    /* Enable write access to Backup domain */
+    PWR->CR |= PWR_CR_DBP;
+
+    /* Get tick */
+    tickstart = HAL_GetTick();
+
+    while ((PWR->CR & PWR_CR_DBP) == RESET)
+    {
+      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
+      {
+        return HAL_TIMEOUT;
+      }
+    }
+    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
+    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
+    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
+    {
+      /* Store the content of BDCR register before the reset of Backup Domain */
+      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
+      /* RTC Clock selection can be changed only if the Backup Domain is reset */
+      __HAL_RCC_BACKUPRESET_FORCE();
+      __HAL_RCC_BACKUPRESET_RELEASE();
+      /* Restore the Content of BDCR register */
+      RCC->BDCR = tmpreg1;
+
+      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
+      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
+      {
+        /* Get tick */
+        tickstart = HAL_GetTick();
+
+        /* Wait till LSE is ready */
+        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
+        {
+          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
+          {
+            return HAL_TIMEOUT;
+          }
+        }
+      }
+    }
+    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
+  }
+  /*--------------------------------------------------------------------------*/
+
+  /*------------------------------------ TIM configuration -------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
+  {
+    /* Configure Timer Prescaler */
+    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
+  }
+  /*--------------------------------------------------------------------------*/
+
+  /*------------------------------------- FMPI2C1 Configuration --------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));
+
+    /* Configure the FMPI2C1 clock source */
+    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
+  }
+  /*--------------------------------------------------------------------------*/
+
+  /*------------------------------------- CLK48 Configuration ----------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));
+
+    /* Configure the SDIO clock source */
+    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
+
+    /* Enable the PLLI2S when it's used as clock source for CLK48 */
+    if (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)
+    {
+      plli2sused = 1U;
+    }
+  }
+  /*--------------------------------------------------------------------------*/
+
+  /*------------------------------------- SDIO Configuration -----------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));
+
+    /* Configure the SDIO clock source */
+    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
+  }
+  /*--------------------------------------------------------------------------*/
+
+  /*-------------------------------------- PLLI2S Configuration --------------*/
+  /* PLLI2S is configured when a peripheral will use it as source clock : I2S on APB1 or
+     I2S on APB2*/
+  if ((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
+  {
+    /* Disable the PLLI2S */
+    __HAL_RCC_PLLI2S_DISABLE();
+    /* Get tick */
+    tickstart = HAL_GetTick();
+    /* Wait till PLLI2S is disabled */
+    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
+    {
+      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
+      {
+        /* return in case of Timeout detected */
+        return HAL_TIMEOUT;
+      }
+    }
+
+    /* check for common PLLI2S Parameters */
+    assert_param(IS_RCC_PLLI2SCLKSOURCE(PeriphClkInit->PLLI2SSelection));
+    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
+    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
+    /*-------------------- Set the PLL I2S clock -----------------------------*/
+    __HAL_RCC_PLL_I2S_CONFIG(PeriphClkInit->PLLI2SSelection);
+
+    /*------- In Case of PLLI2S is selected as source clock for I2S ----------*/
+    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1)
+         && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
+        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)) ||
+        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)) ||
+        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO) && (PeriphClkInit->SdioClockSelection == RCC_SDIOCLKSOURCE_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLI2SQ)))
+    {
+      /* check for Parameters */
+      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
+      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
+
+      /* Configure the PLLI2S division factors */
+      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
+      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
+      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
+                              PeriphClkInit->PLLI2S.PLLI2SR);
+    }
+
+#if defined(STM32F413xx) || defined(STM32F423xx)
+    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
+    if (((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIA) == RCC_PERIPHCLK_SAIA)
+         && (PeriphClkInit->SaiAClockSelection == RCC_SAIACLKSOURCE_PLLI2SR)) ||
+        ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAIB) == RCC_PERIPHCLK_SAIB) && (PeriphClkInit->SaiBClockSelection == RCC_SAIBCLKSOURCE_PLLI2SR)))
+    {
+      /* Check for PLLI2S Parameters */
+      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
+      /* Check for PLLI2S/DIVR parameters */
+      assert_param(IS_RCC_PLLI2S_DIVR_VALUE(PeriphClkInit->PLLI2SDivR));
+
+      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
+      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
+      /* Configure the PLLI2S division factors */
+      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
+      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
+      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
+      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, plli2sq,
+                              PeriphClkInit->PLLI2S.PLLI2SR);
+
+      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVR */
+      __HAL_RCC_PLLI2S_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLI2SDivR);
+    }
+#endif /* STM32F413xx || STM32F423xx */
+
+    /*----------------- In Case of PLLI2S is just selected  ------------------*/
+    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
+    {
+      /* Check for Parameters */
+      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
+      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
+
+      /* Configure the PLLI2S division factors */
+      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
+      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
+      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
+                              PeriphClkInit->PLLI2S.PLLI2SR);
+    }
+
+    /* Enable the PLLI2S */
+    __HAL_RCC_PLLI2S_ENABLE();
+    /* Get tick */
+    tickstart = HAL_GetTick();
+    /* Wait till PLLI2S is ready */
+    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
+    {
+      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
+      {
+        /* return in case of Timeout detected */
+        return HAL_TIMEOUT;
+      }
+    }
+  }
+  /*--------------------------------------------------------------------------*/
+
+  /*-------------------- DFSDM1 clock source configuration -------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
+
+    /* Configure the DFSDM1 interface clock source */
+    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
+  }
+  /*--------------------------------------------------------------------------*/
+
+  /*-------------------- DFSDM1 Audio clock source configuration -------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));
+
+    /* Configure the DFSDM1 Audio interface clock source */
+    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
+  }
+  /*--------------------------------------------------------------------------*/
+
+#if defined(STM32F413xx) || defined(STM32F423xx)
+  /*-------------------- DFSDM2 clock source configuration -------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2) == RCC_PERIPHCLK_DFSDM2)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_DFSDM2CLKSOURCE(PeriphClkInit->Dfsdm2ClockSelection));
+
+    /* Configure the DFSDM1 interface clock source */
+    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
+  }
+  /*--------------------------------------------------------------------------*/
+
+  /*-------------------- DFSDM2 Audio clock source configuration -------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM2_AUDIO) == RCC_PERIPHCLK_DFSDM2_AUDIO)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_DFSDM2AUDIOCLKSOURCE(PeriphClkInit->Dfsdm2AudioClockSelection));
+
+    /* Configure the DFSDM1 Audio interface clock source */
+    __HAL_RCC_DFSDM2AUDIO_CONFIG(PeriphClkInit->Dfsdm2AudioClockSelection);
+  }
+  /*--------------------------------------------------------------------------*/
+
+  /*---------------------------- LPTIM1 Configuration ------------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
+
+    /* Configure the LPTIM1 clock source */
+    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
+  }
+  /*--------------------------------------------------------------------------*/
+#endif /* STM32F413xx || STM32F423xx */
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Get the RCC_PeriphCLKInitTypeDef according to the internal
+  *         RCC configuration registers.
+  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
+  *         will be configured.
+  * @retval None
+  */
+void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
+{
+  uint32_t tempreg;
+
+  /* Set all possible values for the extended clock type parameter------------*/
+#if defined(STM32F413xx) || defined(STM32F423xx)
+  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S_APB1     | RCC_PERIPHCLK_I2S_APB2 | \
+                                        RCC_PERIPHCLK_TIM          | RCC_PERIPHCLK_RTC      | \
+                                        RCC_PERIPHCLK_FMPI2C1      | RCC_PERIPHCLK_CLK48    | \
+                                        RCC_PERIPHCLK_SDIO         | RCC_PERIPHCLK_DFSDM1   | \
+                                        RCC_PERIPHCLK_DFSDM1_AUDIO | RCC_PERIPHCLK_DFSDM2   | \
+                                        RCC_PERIPHCLK_DFSDM2_AUDIO | RCC_PERIPHCLK_LPTIM1   | \
+                                        RCC_PERIPHCLK_SAIA         | RCC_PERIPHCLK_SAIB;
+#else /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx */
+  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S_APB1 | RCC_PERIPHCLK_I2S_APB2 | \
+                                        RCC_PERIPHCLK_TIM      | RCC_PERIPHCLK_RTC      | \
+                                        RCC_PERIPHCLK_FMPI2C1  | RCC_PERIPHCLK_CLK48    | \
+                                        RCC_PERIPHCLK_SDIO     | RCC_PERIPHCLK_DFSDM1   | \
+                                        RCC_PERIPHCLK_DFSDM1_AUDIO;
+#endif /* STM32F413xx || STM32F423xx */
+
+
+
+  /* Get the PLLI2S Clock configuration --------------------------------------*/
+  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM) >> RCC_PLLI2SCFGR_PLLI2SM_Pos);
+  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
+  PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
+  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
+#if defined(STM32F413xx) || defined(STM32F423xx)
+  /* Get the PLL/PLLI2S division factors -------------------------------------*/
+  PeriphClkInit->PLLI2SDivR = (uint32_t)((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVR) >> RCC_DCKCFGR_PLLI2SDIVR_Pos);
+  PeriphClkInit->PLLDivR = (uint32_t)((RCC->DCKCFGR & RCC_DCKCFGR_PLLDIVR) >> RCC_DCKCFGR_PLLDIVR_Pos);
+#endif /* STM32F413xx || STM32F423xx */
+
+  /* Get the I2S APB1 clock configuration ------------------------------------*/
+  PeriphClkInit->I2sApb1ClockSelection = __HAL_RCC_GET_I2S_APB1_SOURCE();
+
+  /* Get the I2S APB2 clock configuration ------------------------------------*/
+  PeriphClkInit->I2sApb2ClockSelection = __HAL_RCC_GET_I2S_APB2_SOURCE();
+
+  /* Get the RTC Clock configuration -----------------------------------------*/
+  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
+  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
+
+  /* Get the FMPI2C1 clock configuration -------------------------------------*/
+  PeriphClkInit->Fmpi2c1ClockSelection = __HAL_RCC_GET_FMPI2C1_SOURCE();
+
+  /* Get the CLK48 clock configuration ---------------------------------------*/
+  PeriphClkInit->Clk48ClockSelection = __HAL_RCC_GET_CLK48_SOURCE();
+
+  /* Get the SDIO clock configuration ----------------------------------------*/
+  PeriphClkInit->SdioClockSelection = __HAL_RCC_GET_SDIO_SOURCE();
+
+  /* Get the DFSDM1 clock configuration --------------------------------------*/
+  PeriphClkInit->Dfsdm1ClockSelection = __HAL_RCC_GET_DFSDM1_SOURCE();
+
+  /* Get the DFSDM1 Audio clock configuration --------------------------------*/
+  PeriphClkInit->Dfsdm1AudioClockSelection = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
+
+#if defined(STM32F413xx) || defined(STM32F423xx)
+  /* Get the DFSDM2 clock configuration --------------------------------------*/
+  PeriphClkInit->Dfsdm2ClockSelection = __HAL_RCC_GET_DFSDM2_SOURCE();
+
+  /* Get the DFSDM2 Audio clock configuration --------------------------------*/
+  PeriphClkInit->Dfsdm2AudioClockSelection = __HAL_RCC_GET_DFSDM2AUDIO_SOURCE();
+
+  /* Get the LPTIM1 clock configuration --------------------------------------*/
+  PeriphClkInit->Lptim1ClockSelection = __HAL_RCC_GET_LPTIM1_SOURCE();
+
+  /* Get the SAI1 Block Aclock configuration ---------------------------------*/
+  PeriphClkInit->SaiAClockSelection = __HAL_RCC_GET_SAI_BLOCKA_SOURCE();
+
+  /* Get the SAI1 Block B clock configuration --------------------------------*/
+  PeriphClkInit->SaiBClockSelection = __HAL_RCC_GET_SAI_BLOCKB_SOURCE();
+#endif /* STM32F413xx || STM32F423xx */
+
+  /* Get the TIM Prescaler configuration -------------------------------------*/
+  if ((RCC->DCKCFGR & RCC_DCKCFGR_TIMPRE) == RESET)
+  {
+    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
+  }
+  else
+  {
+    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
+  }
+}
+
+/**
+  * @brief  Return the peripheral clock frequency for a given peripheral(I2S..)
+  * @note   Return 0 if peripheral clock identifier not managed by this API
+  * @param  PeriphClk Peripheral clock identifier
+  *         This parameter can be one of the following values:
+  *            @arg RCC_PERIPHCLK_I2S_APB1: I2S APB1 peripheral clock
+  *            @arg RCC_PERIPHCLK_I2S_APB2: I2S APB2 peripheral clock
+  * @retval Frequency in KHz
+  */
+uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
+{
+  /* This variable used to store the I2S clock frequency (value in Hz) */
+  uint32_t frequency = 0U;
+  /* This variable used to store the VCO Input (value in Hz) */
+  uint32_t vcoinput = 0U;
+  uint32_t srcclk = 0U;
+  /* This variable used to store the VCO Output (value in Hz) */
+  uint32_t vcooutput = 0U;
+  switch (PeriphClk)
+  {
+    case RCC_PERIPHCLK_I2S_APB1:
+    {
+      /* Get the current I2S source */
+      srcclk = __HAL_RCC_GET_I2S_APB1_SOURCE();
+      switch (srcclk)
+      {
+        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
+        case RCC_I2SAPB1CLKSOURCE_EXT:
+        {
+          /* Set the I2S clock to the external clock  value */
+          frequency = EXTERNAL_CLOCK_VALUE;
+          break;
+        }
+        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
+        case RCC_I2SAPB1CLKSOURCE_PLLI2S:
+        {
+          if ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SSRC) == RCC_PLLI2SCFGR_PLLI2SSRC)
+          {
+            /* Get the I2S source clock value */
+            vcoinput = (uint32_t)(EXTERNAL_CLOCK_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
+          }
+          else
+          {
+            /* Configure the PLLI2S division factor */
+            /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
+            if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
+            {
+              /* Get the I2S source clock value */
+              vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
+            }
+            else
+            {
+              /* Get the I2S source clock value */
+              vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
+            }
+          }
+          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
+          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
+          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
+          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
+          break;
+        }
+        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
+        case RCC_I2SAPB1CLKSOURCE_PLLR:
+        {
+          /* Configure the PLL division factor R */
+          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
+          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
+          {
+            /* Get the I2S source clock value */
+            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
+          }
+          else
+          {
+            /* Get the I2S source clock value */
+            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
+          }
+
+          /* PLL_VCO Output = PLL_VCO Input * PLLN */
+          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
+          /* I2S_CLK = PLL_VCO Output/PLLR */
+          frequency = (uint32_t)(vcooutput / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
+          break;
+        }
+        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
+        case RCC_I2SAPB1CLKSOURCE_PLLSRC:
+        {
+          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
+          {
+            frequency = HSE_VALUE;
+          }
+          else
+          {
+            frequency = HSI_VALUE;
+          }
+          break;
+        }
+        /* Clock not enabled for I2S*/
+        default:
+        {
+          frequency = 0U;
+          break;
+        }
+      }
+      break;
+    }
+    case RCC_PERIPHCLK_I2S_APB2:
+    {
+      /* Get the current I2S source */
+      srcclk = __HAL_RCC_GET_I2S_APB2_SOURCE();
+      switch (srcclk)
+      {
+        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
+        case RCC_I2SAPB2CLKSOURCE_EXT:
+        {
+          /* Set the I2S clock to the external clock  value */
+          frequency = EXTERNAL_CLOCK_VALUE;
+          break;
+        }
+        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
+        case RCC_I2SAPB2CLKSOURCE_PLLI2S:
+        {
+          if ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SSRC) == RCC_PLLI2SCFGR_PLLI2SSRC)
+          {
+            /* Get the I2S source clock value */
+            vcoinput = (uint32_t)(EXTERNAL_CLOCK_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
+          }
+          else
+          {
+            /* Configure the PLLI2S division factor */
+            /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
+            if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
+            {
+              /* Get the I2S source clock value */
+              vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
+            }
+            else
+            {
+              /* Get the I2S source clock value */
+              vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
+            }
+          }
+          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
+          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
+          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
+          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
+          break;
+        }
+        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
+        case RCC_I2SAPB2CLKSOURCE_PLLR:
+        {
+          /* Configure the PLL division factor R */
+          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
+          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
+          {
+            /* Get the I2S source clock value */
+            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
+          }
+          else
+          {
+            /* Get the I2S source clock value */
+            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
+          }
+
+          /* PLL_VCO Output = PLL_VCO Input * PLLN */
+          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
+          /* I2S_CLK = PLL_VCO Output/PLLR */
+          frequency = (uint32_t)(vcooutput / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
+          break;
+        }
+        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
+        case RCC_I2SAPB2CLKSOURCE_PLLSRC:
+        {
+          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
+          {
+            frequency = HSE_VALUE;
+          }
+          else
+          {
+            frequency = HSI_VALUE;
+          }
+          break;
+        }
+        /* Clock not enabled for I2S*/
+        default:
+        {
+          frequency = 0U;
+          break;
+        }
+      }
+      break;
+    }
+    default:
+    {
+      break;
+    }
+  }
+  return frequency;
+}
+#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
+
+#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
+/**
+  * @brief  Initializes the RCC extended peripherals clocks according to the specified parameters in the
+  *         RCC_PeriphCLKInitTypeDef.
+  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
+  *         contains the configuration information for the Extended Peripherals clocks(I2S and RTC clocks).
+  *
+  * @note   A caution to be taken when HAL_RCCEx_PeriphCLKConfig() is used to select RTC clock selection, in this case
+  *         the Reset of Backup domain will be applied in order to modify the RTC Clock source as consequence all backup
+  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
+  *
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
+{
+  uint32_t tickstart = 0U;
+  uint32_t tmpreg1 = 0U;
+
+  /* Check the parameters */
+  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
+
+  /*---------------------------- RTC configuration ---------------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
+  {
+    /* Check for RTC Parameters used to output RTCCLK */
+    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
+
+    /* Enable Power Clock*/
+    __HAL_RCC_PWR_CLK_ENABLE();
+
+    /* Enable write access to Backup domain */
+    PWR->CR |= PWR_CR_DBP;
+
+    /* Get tick */
+    tickstart = HAL_GetTick();
+
+    while ((PWR->CR & PWR_CR_DBP) == RESET)
+    {
+      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
+      {
+        return HAL_TIMEOUT;
+      }
+    }
+    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
+    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
+    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
+    {
+      /* Store the content of BDCR register before the reset of Backup Domain */
+      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
+      /* RTC Clock selection can be changed only if the Backup Domain is reset */
+      __HAL_RCC_BACKUPRESET_FORCE();
+      __HAL_RCC_BACKUPRESET_RELEASE();
+      /* Restore the Content of BDCR register */
+      RCC->BDCR = tmpreg1;
+
+      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
+      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
+      {
+        /* Get tick */
+        tickstart = HAL_GetTick();
+
+        /* Wait till LSE is ready */
+        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
+        {
+          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
+          {
+            return HAL_TIMEOUT;
+          }
+        }
+      }
+    }
+    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
+  }
+  /*--------------------------------------------------------------------------*/
+
+  /*---------------------------- TIM configuration ---------------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
+  {
+    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
+  }
+  /*--------------------------------------------------------------------------*/
+
+  /*---------------------------- FMPI2C1 Configuration -----------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));
+
+    /* Configure the FMPI2C1 clock source */
+    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
+  }
+  /*--------------------------------------------------------------------------*/
+
+  /*---------------------------- LPTIM1 Configuration ------------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
+
+    /* Configure the LPTIM1 clock source */
+    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
+  }
+
+  /*---------------------------- I2S Configuration ---------------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_I2SAPBCLKSOURCE(PeriphClkInit->I2SClockSelection));
+
+    /* Configure the I2S clock source */
+    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2SClockSelection);
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Configures the RCC_OscInitStruct according to the internal
+  * RCC configuration registers.
+  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
+  * will be configured.
+  * @retval None
+  */
+void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
+{
+  uint32_t tempreg;
+
+  /* Set all possible values for the extended clock type parameter------------*/
+  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_FMPI2C1 | RCC_PERIPHCLK_LPTIM1 | RCC_PERIPHCLK_TIM | RCC_PERIPHCLK_RTC;
+
+  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
+  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
+
+  if ((RCC->DCKCFGR & RCC_DCKCFGR_TIMPRE) == RESET)
+  {
+    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
+  }
+  else
+  {
+    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
+  }
+  /* Get the FMPI2C1 clock configuration -------------------------------------*/
+  PeriphClkInit->Fmpi2c1ClockSelection = __HAL_RCC_GET_FMPI2C1_SOURCE();
+
+  /* Get the I2S clock configuration -----------------------------------------*/
+  PeriphClkInit->I2SClockSelection = __HAL_RCC_GET_I2S_SOURCE();
+
+
+}
+/**
+  * @brief  Return the peripheral clock frequency for a given peripheral(SAI..)
+  * @note   Return 0 if peripheral clock identifier not managed by this API
+  * @param  PeriphClk Peripheral clock identifier
+  *         This parameter can be one of the following values:
+  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
+  * @retval Frequency in KHz
+  */
+uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
+{
+  /* This variable used to store the I2S clock frequency (value in Hz) */
+  uint32_t frequency = 0U;
+  /* This variable used to store the VCO Input (value in Hz) */
+  uint32_t vcoinput = 0U;
+  uint32_t srcclk = 0U;
+  /* This variable used to store the VCO Output (value in Hz) */
+  uint32_t vcooutput = 0U;
+  switch (PeriphClk)
+  {
+    case RCC_PERIPHCLK_I2S:
+    {
+      /* Get the current I2S source */
+      srcclk = __HAL_RCC_GET_I2S_SOURCE();
+      switch (srcclk)
+      {
+        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
+        case RCC_I2SAPBCLKSOURCE_EXT:
+        {
+          /* Set the I2S clock to the external clock  value */
+          frequency = EXTERNAL_CLOCK_VALUE;
+          break;
+        }
+        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
+        case RCC_I2SAPBCLKSOURCE_PLLR:
+        {
+          /* Configure the PLL division factor R */
+          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
+          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
+          {
+            /* Get the I2S source clock value */
+            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
+          }
+          else
+          {
+            /* Get the I2S source clock value */
+            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
+          }
+
+          /* PLL_VCO Output = PLL_VCO Input * PLLN */
+          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
+          /* I2S_CLK = PLL_VCO Output/PLLR */
+          frequency = (uint32_t)(vcooutput / (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
+          break;
+        }
+        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
+        case RCC_I2SAPBCLKSOURCE_PLLSRC:
+        {
+          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
+          {
+            frequency = HSE_VALUE;
+          }
+          else
+          {
+            frequency = HSI_VALUE;
+          }
+          break;
+        }
+        /* Clock not enabled for I2S*/
+        default:
+        {
+          frequency = 0U;
+          break;
+        }
+      }
+      break;
+    }
+    default:
+    {
+      break;
+    }
+  }
+  return frequency;
+}
+#endif /* STM32F410Tx || STM32F410Cx || STM32F410Rx */
+
+#if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)
+/**
+  * @brief  Initializes the RCC extended peripherals clocks according to the specified
+  *         parameters in the RCC_PeriphCLKInitTypeDef.
+  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
+  *         contains the configuration information for the Extended Peripherals
+  *         clocks(I2S, SAI, LTDC RTC and TIM).
+  *
+  * @note   Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to select
+  *         the RTC clock source; in this case the Backup domain will be reset in
+  *         order to modify the RTC Clock source, as consequence RTC registers (including
+  *         the backup registers) and RCC_BDCR register are set to their reset values.
+  *
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
+{
+  uint32_t tickstart = 0U;
+  uint32_t tmpreg1 = 0U;
+
+  /* Check the parameters */
+  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
+
+  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
+  /*----------------------- Common configuration SAI/I2S ---------------------*/
+  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
+     factor is common parameters for both peripherals */
+  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
+      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
+      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
+  {
+    /* check for Parameters */
+    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
+
+    /* Disable the PLLI2S */
+    __HAL_RCC_PLLI2S_DISABLE();
+    /* Get tick */
+    tickstart = HAL_GetTick();
+    /* Wait till PLLI2S is disabled */
+    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
+    {
+      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
+      {
+        /* return in case of Timeout detected */
+        return HAL_TIMEOUT;
+      }
+    }
+
+    /*---------------------------- I2S configuration -------------------------*/
+    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
+      only for I2S configuration */
+    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
+    {
+      /* check for Parameters */
+      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
+      /* Configure the PLLI2S division factors */
+      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
+      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
+      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
+    }
+
+    /*---------------------------- SAI configuration -------------------------*/
+    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
+       be added only for SAI configuration */
+    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
+    {
+      /* Check the PLLI2S division factors */
+      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
+      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));
+
+      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
+      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
+      /* Configure the PLLI2S division factors */
+      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
+      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
+      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
+      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
+      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
+      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
+    }
+
+    /*----------------- In Case of PLLI2S is just selected  -----------------*/
+    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
+    {
+      /* Check for Parameters */
+      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
+      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
+
+      /* Configure the PLLI2S multiplication and division factors */
+      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
+                                     PeriphClkInit->PLLI2S.PLLI2SR);
+    }
+
+    /* Enable the PLLI2S */
+    __HAL_RCC_PLLI2S_ENABLE();
+    /* Get tick */
+    tickstart = HAL_GetTick();
+    /* Wait till PLLI2S is ready */
+    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
+    {
+      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
+      {
+        /* return in case of Timeout detected */
+        return HAL_TIMEOUT;
+      }
+    }
+  }
+  /*--------------------------------------------------------------------------*/
+
+  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
+  /*----------------------- Common configuration SAI/LTDC --------------------*/
+  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
+     factor is common parameters for both peripherals */
+  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
+      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
+  {
+    /* Check the PLLSAI division factors */
+    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));
+
+    /* Disable PLLSAI Clock */
+    __HAL_RCC_PLLSAI_DISABLE();
+    /* Get tick */
+    tickstart = HAL_GetTick();
+    /* Wait till PLLSAI is disabled */
+    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
+    {
+      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
+      {
+        /* return in case of Timeout detected */
+        return HAL_TIMEOUT;
+      }
+    }
+
+    /*---------------------------- SAI configuration -------------------------*/
+    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
+       be added only for SAI configuration */
+    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
+    {
+      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
+      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));
+
+      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
+      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
+      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
+      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
+      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
+      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
+      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
+      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
+    }
+
+    /*---------------------------- LTDC configuration ------------------------*/
+    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
+    {
+      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
+      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));
+
+      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
+      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
+      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
+      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
+      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
+      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
+      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
+      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
+    }
+    /* Enable PLLSAI Clock */
+    __HAL_RCC_PLLSAI_ENABLE();
+    /* Get tick */
+    tickstart = HAL_GetTick();
+    /* Wait till PLLSAI is ready */
+    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
+    {
+      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
+      {
+        /* return in case of Timeout detected */
+        return HAL_TIMEOUT;
+      }
+    }
+  }
+  /*--------------------------------------------------------------------------*/
+
+  /*---------------------------- RTC configuration ---------------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
+  {
+    /* Check for RTC Parameters used to output RTCCLK */
+    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
+
+    /* Enable Power Clock*/
+    __HAL_RCC_PWR_CLK_ENABLE();
+
+    /* Enable write access to Backup domain */
+    PWR->CR |= PWR_CR_DBP;
+
+    /* Get tick */
+    tickstart = HAL_GetTick();
+
+    while ((PWR->CR & PWR_CR_DBP) == RESET)
+    {
+      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
+      {
+        return HAL_TIMEOUT;
+      }
+    }
+    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
+    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
+    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
+    {
+      /* Store the content of BDCR register before the reset of Backup Domain */
+      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
+      /* RTC Clock selection can be changed only if the Backup Domain is reset */
+      __HAL_RCC_BACKUPRESET_FORCE();
+      __HAL_RCC_BACKUPRESET_RELEASE();
+      /* Restore the Content of BDCR register */
+      RCC->BDCR = tmpreg1;
+
+      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
+      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
+      {
+        /* Get tick */
+        tickstart = HAL_GetTick();
+
+        /* Wait till LSE is ready */
+        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
+        {
+          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
+          {
+            return HAL_TIMEOUT;
+          }
+        }
+      }
+    }
+    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
+  }
+  /*--------------------------------------------------------------------------*/
+
+  /*---------------------------- TIM configuration ---------------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
+  {
+    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
+  }
+  return HAL_OK;
+}
+
+/**
+  * @brief  Configures the PeriphClkInit according to the internal
+  * RCC configuration registers.
+  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
+  *         will be configured.
+  * @retval None
+  */
+void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
+{
+  uint32_t tempreg;
+
+  /* Set all possible values for the extended clock type parameter------------*/
+  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_SAI_PLLSAI | RCC_PERIPHCLK_SAI_PLLI2S | RCC_PERIPHCLK_LTDC | RCC_PERIPHCLK_TIM | RCC_PERIPHCLK_RTC;
+
+  /* Get the PLLI2S Clock configuration -----------------------------------------------*/
+  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
+  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
+  PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
+  /* Get the PLLSAI Clock configuration -----------------------------------------------*/
+  PeriphClkInit->PLLSAI.PLLSAIN = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> RCC_PLLSAICFGR_PLLSAIN_Pos);
+  PeriphClkInit->PLLSAI.PLLSAIR = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
+  PeriphClkInit->PLLSAI.PLLSAIQ = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
+  /* Get the PLLSAI/PLLI2S division factors -----------------------------------------------*/
+  PeriphClkInit->PLLI2SDivQ = (uint32_t)((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVQ) >> RCC_DCKCFGR_PLLI2SDIVQ_Pos);
+  PeriphClkInit->PLLSAIDivQ = (uint32_t)((RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVQ) >> RCC_DCKCFGR_PLLSAIDIVQ_Pos);
+  PeriphClkInit->PLLSAIDivR = (uint32_t)(RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVR);
+  /* Get the RTC Clock configuration -----------------------------------------------*/
+  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
+  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
+
+  if ((RCC->DCKCFGR & RCC_DCKCFGR_TIMPRE) == RESET)
+  {
+    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
+  }
+  else
+  {
+    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
+  }
+}
+
+/**
+  * @brief  Return the peripheral clock frequency for a given peripheral(SAI..)
+  * @note   Return 0 if peripheral clock identifier not managed by this API
+  * @param  PeriphClk Peripheral clock identifier
+  *         This parameter can be one of the following values:
+  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
+  * @retval Frequency in KHz
+  */
+uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
+{
+  /* This variable used to store the I2S clock frequency (value in Hz) */
+  uint32_t frequency = 0U;
+  /* This variable used to store the VCO Input (value in Hz) */
+  uint32_t vcoinput = 0U;
+  uint32_t srcclk = 0U;
+  /* This variable used to store the VCO Output (value in Hz) */
+  uint32_t vcooutput = 0U;
+  switch (PeriphClk)
+  {
+    case RCC_PERIPHCLK_I2S:
+    {
+      /* Get the current I2S source */
+      srcclk = __HAL_RCC_GET_I2S_SOURCE();
+      switch (srcclk)
+      {
+        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
+        case RCC_I2SCLKSOURCE_EXT:
+        {
+          /* Set the I2S clock to the external clock  value */
+          frequency = EXTERNAL_CLOCK_VALUE;
+          break;
+        }
+        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
+        case RCC_I2SCLKSOURCE_PLLI2S:
+        {
+          /* Configure the PLLI2S division factor */
+          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
+          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
+          {
+            /* Get the I2S source clock value */
+            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
+          }
+          else
+          {
+            /* Get the I2S source clock value */
+            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
+          }
+
+          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
+          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
+          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
+          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
+          break;
+        }
+        /* Clock not enabled for I2S*/
+        default:
+        {
+          frequency = 0U;
+          break;
+        }
+      }
+      break;
+    }
+    default:
+    {
+      break;
+    }
+  }
+  return frequency;
+}
+#endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */
+
+#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx)|| defined(STM32F417xx) ||\
+    defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
+/**
+  * @brief  Initializes the RCC extended peripherals clocks according to the specified parameters in the
+  *         RCC_PeriphCLKInitTypeDef.
+  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
+  *         contains the configuration information for the Extended Peripherals clocks(I2S and RTC clocks).
+  *
+  * @note   A caution to be taken when HAL_RCCEx_PeriphCLKConfig() is used to select RTC clock selection, in this case
+  *         the Reset of Backup domain will be applied in order to modify the RTC Clock source as consequence all backup
+  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
+  *
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
+{
+  uint32_t tickstart = 0U;
+  uint32_t tmpreg1 = 0U;
+
+  /* Check the parameters */
+  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
+
+  /*---------------------------- I2S configuration ---------------------------*/
+  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
+      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
+  {
+    /* check for Parameters */
+    assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
+    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
+#if defined(STM32F411xE)
+    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
+#endif /* STM32F411xE */
+    /* Disable the PLLI2S */
+    __HAL_RCC_PLLI2S_DISABLE();
+    /* Get tick */
+    tickstart = HAL_GetTick();
+    /* Wait till PLLI2S is disabled */
+    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
+    {
+      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
+      {
+        /* return in case of Timeout detected */
+        return HAL_TIMEOUT;
+      }
+    }
+
+#if defined(STM32F411xE)
+    /* Configure the PLLI2S division factors */
+    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
+    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
+    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
+                                   PeriphClkInit->PLLI2S.PLLI2SR);
+#else
+    /* Configure the PLLI2S division factors */
+    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
+    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
+    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
+#endif /* STM32F411xE */
+
+    /* Enable the PLLI2S */
+    __HAL_RCC_PLLI2S_ENABLE();
+    /* Get tick */
+    tickstart = HAL_GetTick();
+    /* Wait till PLLI2S is ready */
+    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
+    {
+      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
+      {
+        /* return in case of Timeout detected */
+        return HAL_TIMEOUT;
+      }
+    }
+  }
+
+  /*---------------------------- RTC configuration ---------------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
+  {
+    /* Check for RTC Parameters used to output RTCCLK */
+    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
+
+    /* Enable Power Clock*/
+    __HAL_RCC_PWR_CLK_ENABLE();
+
+    /* Enable write access to Backup domain */
+    PWR->CR |= PWR_CR_DBP;
+
+    /* Get tick */
+    tickstart = HAL_GetTick();
+
+    while ((PWR->CR & PWR_CR_DBP) == RESET)
+    {
+      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
+      {
+        return HAL_TIMEOUT;
+      }
+    }
+    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
+    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
+    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
+    {
+      /* Store the content of BDCR register before the reset of Backup Domain */
+      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
+      /* RTC Clock selection can be changed only if the Backup Domain is reset */
+      __HAL_RCC_BACKUPRESET_FORCE();
+      __HAL_RCC_BACKUPRESET_RELEASE();
+      /* Restore the Content of BDCR register */
+      RCC->BDCR = tmpreg1;
+
+      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
+      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
+      {
+        /* Get tick */
+        tickstart = HAL_GetTick();
+
+        /* Wait till LSE is ready */
+        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
+        {
+          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
+          {
+            return HAL_TIMEOUT;
+          }
+        }
+      }
+    }
+    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
+  }
+#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
+  /*---------------------------- TIM configuration ---------------------------*/
+  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
+  {
+    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
+  }
+#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Configures the RCC_OscInitStruct according to the internal
+  * RCC configuration registers.
+  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
+  * will be configured.
+  * @retval None
+  */
+void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
+{
+  uint32_t tempreg;
+
+  /* Set all possible values for the extended clock type parameter------------*/
+  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
+
+  /* Get the PLLI2S Clock configuration --------------------------------------*/
+  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
+  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
+#if defined(STM32F411xE)
+  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
+#endif /* STM32F411xE */
+  /* Get the RTC Clock configuration -----------------------------------------*/
+  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
+  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
+
+#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
+  /* Get the TIM Prescaler configuration -------------------------------------*/
+  if ((RCC->DCKCFGR & RCC_DCKCFGR_TIMPRE) == RESET)
+  {
+    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
+  }
+  else
+  {
+    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
+  }
+#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
+}
+
+/**
+  * @brief  Return the peripheral clock frequency for a given peripheral(SAI..)
+  * @note   Return 0 if peripheral clock identifier not managed by this API
+  * @param  PeriphClk Peripheral clock identifier
+  *         This parameter can be one of the following values:
+  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
+  * @retval Frequency in KHz
+  */
+uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
+{
+  /* This variable used to store the I2S clock frequency (value in Hz) */
+  uint32_t frequency = 0U;
+  /* This variable used to store the VCO Input (value in Hz) */
+  uint32_t vcoinput = 0U;
+  uint32_t srcclk = 0U;
+  /* This variable used to store the VCO Output (value in Hz) */
+  uint32_t vcooutput = 0U;
+  switch (PeriphClk)
+  {
+    case RCC_PERIPHCLK_I2S:
+    {
+      /* Get the current I2S source */
+      srcclk = __HAL_RCC_GET_I2S_SOURCE();
+      switch (srcclk)
+      {
+        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
+        case RCC_I2SCLKSOURCE_EXT:
+        {
+          /* Set the I2S clock to the external clock  value */
+          frequency = EXTERNAL_CLOCK_VALUE;
+          break;
+        }
+        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
+        case RCC_I2SCLKSOURCE_PLLI2S:
+        {
+#if defined(STM32F411xE)
+          /* Configure the PLLI2S division factor */
+          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
+          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
+          {
+            /* Get the I2S source clock value */
+            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
+          }
+          else
+          {
+            /* Get the I2S source clock value */
+            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
+          }
+#else
+          /* Configure the PLLI2S division factor */
+          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
+          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
+          {
+            /* Get the I2S source clock value */
+            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
+          }
+          else
+          {
+            /* Get the I2S source clock value */
+            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
+          }
+#endif /* STM32F411xE */
+          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
+          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
+          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
+          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
+          break;
+        }
+        /* Clock not enabled for I2S*/
+        default:
+        {
+          frequency = 0U;
+          break;
+        }
+      }
+      break;
+    }
+    default:
+    {
+      break;
+    }
+  }
+  return frequency;
+}
+#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F401xC || STM32F401xE  || STM32F411xE */
+
+#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F411xE) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||\
+    defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
+/**
+  * @brief  Select LSE mode
+  *
+  * @note   This mode is only available for STM32F410xx/STM32F411xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx  devices.
+  *
+  * @param  Mode specifies the LSE mode.
+  *          This parameter can be one of the following values:
+  *            @arg RCC_LSE_LOWPOWER_MODE:  LSE oscillator in low power mode selection
+  *            @arg RCC_LSE_HIGHDRIVE_MODE: LSE oscillator in High Drive mode selection
+  * @retval None
+  */
+void HAL_RCCEx_SelectLSEMode(uint8_t Mode)
+{
+  /* Check the parameters */
+  assert_param(IS_RCC_LSE_MODE(Mode));
+  if (Mode == RCC_LSE_HIGHDRIVE_MODE)
+  {
+    SET_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
+  }
+  else
+  {
+    CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEMOD);
+  }
+}
+
+#endif /* STM32F410xx || STM32F411xE || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
+
+/** @defgroup RCCEx_Exported_Functions_Group2 Extended Clock management functions
+  *  @brief  Extended Clock management functions
+  *
+@verbatim
+ ===============================================================================
+                ##### Extended clock management functions  #####
+ ===============================================================================
+    [..]
+    This subsection provides a set of functions allowing to control the
+    activation or deactivation of PLLI2S, PLLSAI.
+@endverbatim
+  * @{
+  */
+
+#if defined(RCC_PLLI2S_SUPPORT)
+/**
+  * @brief  Enable PLLI2S.
+  * @param  PLLI2SInit  pointer to an RCC_PLLI2SInitTypeDef structure that
+  *         contains the configuration information for the PLLI2S
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RCCEx_EnablePLLI2S(RCC_PLLI2SInitTypeDef  *PLLI2SInit)
+{
+  uint32_t tickstart;
+
+  /* Check for parameters */
+  assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SInit->PLLI2SN));
+  assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SInit->PLLI2SR));
+#if defined(RCC_PLLI2SCFGR_PLLI2SM)
+  assert_param(IS_RCC_PLLI2SM_VALUE(PLLI2SInit->PLLI2SM));
+#endif /* RCC_PLLI2SCFGR_PLLI2SM */
+#if defined(RCC_PLLI2SCFGR_PLLI2SP)
+  assert_param(IS_RCC_PLLI2SP_VALUE(PLLI2SInit->PLLI2SP));
+#endif /* RCC_PLLI2SCFGR_PLLI2SP */
+#if defined(RCC_PLLI2SCFGR_PLLI2SQ)
+  assert_param(IS_RCC_PLLI2SQ_VALUE(PLLI2SInit->PLLI2SQ));
+#endif /* RCC_PLLI2SCFGR_PLLI2SQ */
+
+  /* Disable the PLLI2S */
+  __HAL_RCC_PLLI2S_DISABLE();
+
+  /* Wait till PLLI2S is disabled */
+  tickstart = HAL_GetTick();
+  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY) != RESET)
+  {
+    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
+    {
+      /* return in case of Timeout detected */
+      return HAL_TIMEOUT;
+    }
+  }
+
+  /* Configure the PLLI2S division factors */
+#if defined(STM32F446xx)
+  /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
+  /* I2SPCLK = PLLI2S_VCO / PLLI2SP */
+  /* I2SQCLK = PLLI2S_VCO / PLLI2SQ */
+  /* I2SRCLK = PLLI2S_VCO / PLLI2SR */
+  __HAL_RCC_PLLI2S_CONFIG(PLLI2SInit->PLLI2SM, PLLI2SInit->PLLI2SN, \
+                          PLLI2SInit->PLLI2SP, PLLI2SInit->PLLI2SQ, PLLI2SInit->PLLI2SR);
+#elif defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) ||\
+      defined(STM32F413xx) || defined(STM32F423xx)
+  /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM)*/
+  /* I2SQCLK = PLLI2S_VCO / PLLI2SQ */
+  /* I2SRCLK = PLLI2S_VCO / PLLI2SR */
+  __HAL_RCC_PLLI2S_CONFIG(PLLI2SInit->PLLI2SM, PLLI2SInit->PLLI2SN, \
+                          PLLI2SInit->PLLI2SQ, PLLI2SInit->PLLI2SR);
+#elif defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
+      defined(STM32F469xx) || defined(STM32F479xx)
+  /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * PLLI2SN */
+  /* I2SQCLK = PLLI2S_VCO / PLLI2SQ */
+  /* I2SRCLK = PLLI2S_VCO / PLLI2SR */
+  __HAL_RCC_PLLI2S_SAICLK_CONFIG(PLLI2SInit->PLLI2SN, PLLI2SInit->PLLI2SQ, PLLI2SInit->PLLI2SR);
+#elif defined(STM32F411xE)
+  /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
+  /* I2SRCLK = PLLI2S_VCO / PLLI2SR */
+  __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PLLI2SInit->PLLI2SM, PLLI2SInit->PLLI2SN, PLLI2SInit->PLLI2SR);
+#else
+  /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x PLLI2SN */
+  /* I2SRCLK = PLLI2S_VCO / PLLI2SR */
+  __HAL_RCC_PLLI2S_CONFIG(PLLI2SInit->PLLI2SN, PLLI2SInit->PLLI2SR);
+#endif /* STM32F446xx */
+
+  /* Enable the PLLI2S */
+  __HAL_RCC_PLLI2S_ENABLE();
+
+  /* Wait till PLLI2S is ready */
+  tickstart = HAL_GetTick();
+  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY) == RESET)
+  {
+    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
+    {
+      /* return in case of Timeout detected */
+      return HAL_TIMEOUT;
+    }
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Disable PLLI2S.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RCCEx_DisablePLLI2S(void)
+{
+  uint32_t tickstart;
+
+  /* Disable the PLLI2S */
+  __HAL_RCC_PLLI2S_DISABLE();
+
+  /* Wait till PLLI2S is disabled */
+  tickstart = HAL_GetTick();
+  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
+  {
+    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
+    {
+      /* return in case of Timeout detected */
+      return HAL_TIMEOUT;
+    }
+  }
+
+  return HAL_OK;
+}
+
+#endif /* RCC_PLLI2S_SUPPORT */
+
+#if defined(RCC_PLLSAI_SUPPORT)
+/**
+  * @brief  Enable PLLSAI.
+  * @param  PLLSAIInit  pointer to an RCC_PLLSAIInitTypeDef structure that
+  *         contains the configuration information for the PLLSAI
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RCCEx_EnablePLLSAI(RCC_PLLSAIInitTypeDef  *PLLSAIInit)
+{
+  uint32_t tickstart;
+
+  /* Check for parameters */
+  assert_param(IS_RCC_PLLSAIN_VALUE(PLLSAIInit->PLLSAIN));
+  assert_param(IS_RCC_PLLSAIQ_VALUE(PLLSAIInit->PLLSAIQ));
+#if defined(RCC_PLLSAICFGR_PLLSAIM)
+  assert_param(IS_RCC_PLLSAIM_VALUE(PLLSAIInit->PLLSAIM));
+#endif /* RCC_PLLSAICFGR_PLLSAIM */
+#if defined(RCC_PLLSAICFGR_PLLSAIP)
+  assert_param(IS_RCC_PLLSAIP_VALUE(PLLSAIInit->PLLSAIP));
+#endif /* RCC_PLLSAICFGR_PLLSAIP */
+#if defined(RCC_PLLSAICFGR_PLLSAIR)
+  assert_param(IS_RCC_PLLSAIR_VALUE(PLLSAIInit->PLLSAIR));
+#endif /* RCC_PLLSAICFGR_PLLSAIR */
+
+  /* Disable the PLLSAI */
+  __HAL_RCC_PLLSAI_DISABLE();
+
+  /* Wait till PLLSAI is disabled */
+  tickstart = HAL_GetTick();
+  while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
+  {
+    if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
+    {
+      /* return in case of Timeout detected */
+      return HAL_TIMEOUT;
+    }
+  }
+
+  /* Configure the PLLSAI division factors */
+#if defined(STM32F446xx)
+  /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLSAIN/PLLSAIM) */
+  /* SAIPCLK = PLLSAI_VCO / PLLSAIP */
+  /* SAIQCLK = PLLSAI_VCO / PLLSAIQ */
+  /* SAIRCLK = PLLSAI_VCO / PLLSAIR */
+  __HAL_RCC_PLLSAI_CONFIG(PLLSAIInit->PLLSAIM, PLLSAIInit->PLLSAIN, \
+                          PLLSAIInit->PLLSAIP, PLLSAIInit->PLLSAIQ, 0U);
+#elif defined(STM32F469xx) || defined(STM32F479xx)
+  /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * PLLSAIN */
+  /* SAIPCLK = PLLSAI_VCO / PLLSAIP */
+  /* SAIQCLK = PLLSAI_VCO / PLLSAIQ */
+  /* SAIRCLK = PLLSAI_VCO / PLLSAIR */
+  __HAL_RCC_PLLSAI_CONFIG(PLLSAIInit->PLLSAIN, PLLSAIInit->PLLSAIP, \
+                          PLLSAIInit->PLLSAIQ, PLLSAIInit->PLLSAIR);
+#else
+  /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x PLLSAIN */
+  /* SAIQCLK = PLLSAI_VCO / PLLSAIQ */
+  /* SAIRCLK = PLLSAI_VCO / PLLSAIR */
+  __HAL_RCC_PLLSAI_CONFIG(PLLSAIInit->PLLSAIN, PLLSAIInit->PLLSAIQ, PLLSAIInit->PLLSAIR);
+#endif /* STM32F446xx */
+
+  /* Enable the PLLSAI */
+  __HAL_RCC_PLLSAI_ENABLE();
+
+  /* Wait till PLLSAI is ready */
+  tickstart = HAL_GetTick();
+  while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
+  {
+    if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
+    {
+      /* return in case of Timeout detected */
+      return HAL_TIMEOUT;
+    }
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Disable PLLSAI.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RCCEx_DisablePLLSAI(void)
+{
+  uint32_t tickstart;
+
+  /* Disable the PLLSAI */
+  __HAL_RCC_PLLSAI_DISABLE();
+
+  /* Wait till PLLSAI is disabled */
+  tickstart = HAL_GetTick();
+  while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
+  {
+    if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
+    {
+      /* return in case of Timeout detected */
+      return HAL_TIMEOUT;
+    }
+  }
+
+  return HAL_OK;
+}
+
+#endif /* RCC_PLLSAI_SUPPORT */
+
+/**
+  * @}
+  */
+
+#if defined(STM32F446xx)
+/**
+  * @brief  Returns the SYSCLK frequency
+  *
+  * @note   This function implementation is valid only for STM32F446xx devices.
+  * @note   This function add the PLL/PLLR System clock source
+  *
+  * @note   The system frequency computed by this function is not the real
+  *         frequency in the chip. It is calculated based on the predefined
+  *         constant and the selected clock source:
+  * @note     If SYSCLK source is HSI, function returns values based on HSI_VALUE(*)
+  * @note     If SYSCLK source is HSE, function returns values based on HSE_VALUE(**)
+  * @note     If SYSCLK source is PLL or PLLR, function returns values based on HSE_VALUE(**)
+  *           or HSI_VALUE(*) multiplied/divided by the PLL factors.
+  * @note     (*) HSI_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
+  *               16 MHz) but the real value may vary depending on the variations
+  *               in voltage and temperature.
+  * @note     (**) HSE_VALUE is a constant defined in stm32f4xx_hal_conf.h file (default value
+  *                25 MHz), user has to ensure that HSE_VALUE is same as the real
+  *                frequency of the crystal used. Otherwise, this function may
+  *                have wrong result.
+  *
+  * @note   The result of this function could be not correct when using fractional
+  *         value for HSE crystal.
+  *
+  * @note   This function can be used by the user application to compute the
+  *         baudrate for the communication peripherals or configure other parameters.
+  *
+  * @note   Each time SYSCLK changes, this function must be called to update the
+  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
+  *
+  *
+  * @retval SYSCLK frequency
+  */
+uint32_t HAL_RCC_GetSysClockFreq(void)
+{
+  uint32_t pllm = 0U;
+  uint32_t pllvco = 0U;
+  uint32_t pllp = 0U;
+  uint32_t pllr = 0U;
+  uint32_t sysclockfreq = 0U;
+
+  /* Get SYSCLK source -------------------------------------------------------*/
+  switch (RCC->CFGR & RCC_CFGR_SWS)
+  {
+    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
+    {
+      sysclockfreq = HSI_VALUE;
+      break;
+    }
+    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
+    {
+      sysclockfreq = HSE_VALUE;
+      break;
+    }
+    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
+    {
+      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
+      SYSCLK = PLL_VCO / PLLP */
+      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
+      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
+      {
+        /* HSE used as PLL clock source */
+        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
+      }
+      else
+      {
+        /* HSI used as PLL clock source */
+        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
+      }
+      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
+
+      sysclockfreq = pllvco / pllp;
+      break;
+    }
+    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
+    {
+      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
+      SYSCLK = PLL_VCO / PLLR */
+      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
+      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
+      {
+        /* HSE used as PLL clock source */
+        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
+      }
+      else
+      {
+        /* HSI used as PLL clock source */
+        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
+      }
+      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
+
+      sysclockfreq = pllvco / pllr;
+      break;
+    }
+    default:
+    {
+      sysclockfreq = HSI_VALUE;
+      break;
+    }
+  }
+  return sysclockfreq;
+}
+#endif /* STM32F446xx */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @brief  Resets the RCC clock configuration to the default reset state.
+  * @note   The default reset state of the clock configuration is given below:
+  *            - HSI ON and used as system clock source
+  *            - HSE, PLL, PLLI2S and PLLSAI OFF
+  *            - AHB, APB1 and APB2 prescaler set to 1.
+  *            - CSS, MCO1 and MCO2 OFF
+  *            - All interrupts disabled
+  * @note   This function doesn't modify the configuration of the
+  *            - Peripheral clocks
+  *            - LSI, LSE and RTC clocks
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RCC_DeInit(void)
+{
+  uint32_t tickstart;
+
+  /* Get Start Tick */
+  tickstart = HAL_GetTick();
+
+  /* Set HSION bit to the reset value */
+  SET_BIT(RCC->CR, RCC_CR_HSION);
+
+  /* Wait till HSI is ready */
+  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
+  {
+    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
+    {
+      return HAL_TIMEOUT;
+    }
+  }
+
+  /* Set HSITRIM[4:0] bits to the reset value */
+  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
+
+  /* Get Start Tick */
+  tickstart = HAL_GetTick();
+
+  /* Reset CFGR register */
+  CLEAR_REG(RCC->CFGR);
+
+  /* Wait till clock switch is ready */
+  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
+  {
+    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
+    {
+      return HAL_TIMEOUT;
+    }
+  }
+
+  /* Get Start Tick */
+  tickstart = HAL_GetTick();
+
+  /* Clear HSEON, HSEBYP and CSSON bits */
+  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
+
+  /* Wait till HSE is disabled */
+  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
+  {
+    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
+    {
+      return HAL_TIMEOUT;
+    }
+  }
+
+  /* Get Start Tick */
+  tickstart = HAL_GetTick();
+
+  /* Clear PLLON bit */
+  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
+
+  /* Wait till PLL is disabled */
+  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
+  {
+    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
+    {
+      return HAL_TIMEOUT;
+    }
+  }
+
+#if defined(RCC_PLLI2S_SUPPORT)
+  /* Get Start Tick */
+  tickstart = HAL_GetTick();
+
+  /* Reset PLLI2SON bit */
+  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
+
+  /* Wait till PLLI2S is disabled */
+  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
+  {
+    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
+    {
+      return HAL_TIMEOUT;
+    }
+  }
+#endif /* RCC_PLLI2S_SUPPORT */
+
+#if defined(RCC_PLLSAI_SUPPORT)
+  /* Get Start Tick */
+  tickstart = HAL_GetTick();
+
+  /* Reset PLLSAI bit */
+  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAION);
+
+  /* Wait till PLLSAI is disabled */
+  while (READ_BIT(RCC->CR, RCC_CR_PLLSAIRDY) != RESET)
+  {
+    if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
+    {
+      return HAL_TIMEOUT;
+    }
+  }
+#endif /* RCC_PLLSAI_SUPPORT */
+
+  /* Once PLL, PLLI2S and PLLSAI are OFF, reset PLLCFGR register to default value */
+#if defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || \
+    defined(STM32F423xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
+  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLR_1;
+#elif defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
+  RCC->PLLCFGR = RCC_PLLCFGR_PLLR_0 | RCC_PLLCFGR_PLLR_1 | RCC_PLLCFGR_PLLR_2 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_0 | RCC_PLLCFGR_PLLQ_1 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLQ_3;
+#else
+  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2;
+#endif /* STM32F412Cx || STM32F412Rx || STM32F412Vx || STM32F412Zx || STM32F413xx || STM32F423xx || STM32F446xx || STM32F469xx || STM32F479xx */
+
+  /* Reset PLLI2SCFGR register to default value */
+#if defined(STM32F412Cx) || defined(STM32F412Rx) || defined(STM32F412Vx) || defined(STM32F412Zx) || defined(STM32F413xx) || \
+    defined(STM32F423xx) || defined(STM32F446xx)
+  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
+#elif defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
+  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1;
+#elif defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
+  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
+#elif defined(STM32F411xE)
+  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1;
+#endif /* STM32F412Cx || STM32F412Rx || STM32F412Vx || STM32F412Zx || STM32F413xx || STM32F423xx || STM32F446xx */
+
+  /* Reset PLLSAICFGR register */
+#if defined(STM32F427xx) || defined(STM32F429xx) || defined(STM32F437xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
+  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2 | RCC_PLLSAICFGR_PLLSAIR_1;
+#elif defined(STM32F446xx)
+  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2;
+#endif /* STM32F427xx || STM32F429xx || STM32F437xx || STM32F439xx || STM32F469xx || STM32F479xx */
+
+  /* Disable all interrupts */
+  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE);
+
+#if defined(RCC_CIR_PLLI2SRDYIE)
+  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
+#endif /* RCC_CIR_PLLI2SRDYIE */
+
+#if defined(RCC_CIR_PLLSAIRDYIE)
+  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE);
+#endif /* RCC_CIR_PLLSAIRDYIE */
+
+  /* Clear all interrupt flags */
+  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC |
+          RCC_CIR_CSSC);
+
+#if defined(RCC_CIR_PLLI2SRDYC)
+  SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
+#endif /* RCC_CIR_PLLI2SRDYC */
+
+#if defined(RCC_CIR_PLLSAIRDYC)
+  SET_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYC);
+#endif /* RCC_CIR_PLLSAIRDYC */
+
+  /* Clear LSION bit */
+  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
+
+  /* Reset all CSR flags */
+  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
+
+  /* Update the SystemCoreClock global variable */
+  SystemCoreClock = HSI_VALUE;
+
+  /* Adapt Systick interrupt period */
+  if (HAL_InitTick(uwTickPrio) != HAL_OK)
+  {
+    return HAL_ERROR;
+  }
+  else
+  {
+    return HAL_OK;
+  }
+}
+
+#if defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||\
+    defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
+/**
+  * @brief  Initializes the RCC Oscillators according to the specified parameters in the
+  *         RCC_OscInitTypeDef.
+  * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that
+  *         contains the configuration information for the RCC Oscillators.
+  * @note   The PLL is not disabled when used as system clock.
+  * @note   Transitions LSE Bypass to LSE On and LSE On to LSE Bypass are not
+  *         supported by this API. User should request a transition to LSE Off
+  *         first and then LSE On or LSE Bypass.
+  * @note   Transition HSE Bypass to HSE On and HSE On to HSE Bypass are not
+  *         supported by this API. User should request a transition to HSE Off
+  *         first and then HSE On or HSE Bypass.
+  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
+  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
+{
+  uint32_t tickstart;
+  uint32_t pll_config;
+
+  /* Check Null pointer */
+  if (RCC_OscInitStruct == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
+  /*------------------------------- HSE Configuration ------------------------*/
+  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
+    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
+#if defined(STM32F446xx)
+    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
+        || \
+        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
+        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
+#else
+    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
+        || \
+        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
+#endif /* STM32F446xx */
+    {
+      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
+      {
+        return HAL_ERROR;
+      }
+    }
+    else
+    {
+      /* Set the new HSE configuration ---------------------------------------*/
+      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
+
+      /* Check the HSE State */
+      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
+      {
+        /* Get Start Tick*/
+        tickstart = HAL_GetTick();
+
+        /* Wait till HSE is ready */
+        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
+        {
+          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
+          {
+            return HAL_TIMEOUT;
+          }
+        }
+      }
+      else
+      {
+        /* Get Start Tick*/
+        tickstart = HAL_GetTick();
+
+        /* Wait till HSE is bypassed or disabled */
+        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
+        {
+          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
+          {
+            return HAL_TIMEOUT;
+          }
+        }
+      }
+    }
+  }
+  /*----------------------------- HSI Configuration --------------------------*/
+  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
+    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
+
+    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
+#if defined(STM32F446xx)
+    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
+        || \
+        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
+        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
+#else
+    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
+        || \
+        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
+#endif /* STM32F446xx */
+    {
+      /* When HSI is used as system clock it will not disabled */
+      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
+      {
+        return HAL_ERROR;
+      }
+      /* Otherwise, just the calibration is allowed */
+      else
+      {
+        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
+        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
+      }
+    }
+    else
+    {
+      /* Check the HSI State */
+      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
+      {
+        /* Enable the Internal High Speed oscillator (HSI). */
+        __HAL_RCC_HSI_ENABLE();
+
+        /* Get Start Tick*/
+        tickstart = HAL_GetTick();
+
+        /* Wait till HSI is ready */
+        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
+        {
+          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
+          {
+            return HAL_TIMEOUT;
+          }
+        }
+
+        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
+        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
+      }
+      else
+      {
+        /* Disable the Internal High Speed oscillator (HSI). */
+        __HAL_RCC_HSI_DISABLE();
+
+        /* Get Start Tick*/
+        tickstart = HAL_GetTick();
+
+        /* Wait till HSI is ready */
+        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
+        {
+          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
+          {
+            return HAL_TIMEOUT;
+          }
+        }
+      }
+    }
+  }
+  /*------------------------------ LSI Configuration -------------------------*/
+  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
+  {
+    /* Check the parameters */
+    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
+
+    /* Check the LSI State */
+    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
+    {
+      /* Enable the Internal Low Speed oscillator (LSI). */
+      __HAL_RCC_LSI_ENABLE();
+
+      /* Get Start Tick*/
+      tickstart = HAL_GetTick();
+
+      /* Wait till LSI is ready */
+      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
+      {
+        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
+        {
+          return HAL_TIMEOUT;
+        }
+      }
+    }
+    else
+    {
+      /* Disable the Internal Low Speed oscillator (LSI). */
+      __HAL_RCC_LSI_DISABLE();
+
+      /* Get Start Tick*/
+      tickstart = HAL_GetTick();
+
+      /* Wait till LSI is ready */
+      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
+      {
+        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
+        {
+          return HAL_TIMEOUT;
+        }
+      }
+    }
+  }
+  /*------------------------------ LSE Configuration -------------------------*/
+  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
+  {
+    FlagStatus       pwrclkchanged = RESET;
+
+    /* Check the parameters */
+    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
+
+    /* Update LSE configuration in Backup Domain control register    */
+    /* Requires to enable write access to Backup Domain of necessary */
+    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
+    {
+      __HAL_RCC_PWR_CLK_ENABLE();
+      pwrclkchanged = SET;
+    }
+
+    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
+    {
+      /* Enable write access to Backup domain */
+      SET_BIT(PWR->CR, PWR_CR_DBP);
+
+      /* Wait for Backup domain Write protection disable */
+      tickstart = HAL_GetTick();
+
+      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
+      {
+        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
+        {
+          return HAL_TIMEOUT;
+        }
+      }
+    }
+
+    /* Set the new LSE configuration -----------------------------------------*/
+    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
+    /* Check the LSE State */
+    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
+    {
+      /* Get Start Tick*/
+      tickstart = HAL_GetTick();
+
+      /* Wait till LSE is ready */
+      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
+      {
+        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
+        {
+          return HAL_TIMEOUT;
+        }
+      }
+    }
+    else
+    {
+      /* Get Start Tick*/
+      tickstart = HAL_GetTick();
+
+      /* Wait till LSE is ready */
+      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
+      {
+        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
+        {
+          return HAL_TIMEOUT;
+        }
+      }
+    }
+
+    /* Restore clock configuration if changed */
+    if (pwrclkchanged == SET)
+    {
+      __HAL_RCC_PWR_CLK_DISABLE();
+    }
+  }
+  /*-------------------------------- PLL Configuration -----------------------*/
+  /* Check the parameters */
+  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
+  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
+  {
+    /* Check if the PLL is used as system clock or not */
+    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
+    {
+      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
+      {
+        /* Check the parameters */
+        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
+        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
+        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
+        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
+        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
+        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
+
+        /* Disable the main PLL. */
+        __HAL_RCC_PLL_DISABLE();
+
+        /* Get Start Tick*/
+        tickstart = HAL_GetTick();
+
+        /* Wait till PLL is ready */
+        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
+        {
+          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
+          {
+            return HAL_TIMEOUT;
+          }
+        }
+
+        /* Configure the main PLL clock source, multiplication and division factors. */
+        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
+                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
+                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
+                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
+                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
+                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
+        /* Enable the main PLL. */
+        __HAL_RCC_PLL_ENABLE();
+
+        /* Get Start Tick*/
+        tickstart = HAL_GetTick();
+
+        /* Wait till PLL is ready */
+        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
+        {
+          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
+          {
+            return HAL_TIMEOUT;
+          }
+        }
+      }
+      else
+      {
+        /* Disable the main PLL. */
+        __HAL_RCC_PLL_DISABLE();
+
+        /* Get Start Tick*/
+        tickstart = HAL_GetTick();
+
+        /* Wait till PLL is ready */
+        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
+        {
+          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
+          {
+            return HAL_TIMEOUT;
+          }
+        }
+      }
+    }
+    else
+    {
+      /* Check if there is a request to disable the PLL used as System clock source */
+      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
+      {
+        return HAL_ERROR;
+      }
+      else
+      {
+        /* Do not return HAL_ERROR if request repeats the current configuration */
+        pll_config = RCC->PLLCFGR;
+#if defined (RCC_PLLCFGR_PLLR)
+        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
+            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
+            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
+            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
+            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
+            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
+            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
+#else
+        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
+            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
+            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
+            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
+            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
+            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
+#endif /* RCC_PLLCFGR_PLLR */
+        {
+          return HAL_ERROR;
+        }
+      }
+    }
+  }
+  return HAL_OK;
+}
+
+/**
+  * @brief  Configures the RCC_OscInitStruct according to the internal
+  * RCC configuration registers.
+  * @param  RCC_OscInitStruct pointer to an RCC_OscInitTypeDef structure that will be configured.
+  *
+  * @note   This function is only available in case of STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices.
+  * @note   This function add the PLL/PLLR factor management
+  * @retval None
+  */
+void HAL_RCC_GetOscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
+{
+  /* Set all possible values for the Oscillator type parameter ---------------*/
+  RCC_OscInitStruct->OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_LSI;
+
+  /* Get the HSE configuration -----------------------------------------------*/
+  if ((RCC->CR & RCC_CR_HSEBYP) == RCC_CR_HSEBYP)
+  {
+    RCC_OscInitStruct->HSEState = RCC_HSE_BYPASS;
+  }
+  else if ((RCC->CR & RCC_CR_HSEON) == RCC_CR_HSEON)
+  {
+    RCC_OscInitStruct->HSEState = RCC_HSE_ON;
+  }
+  else
+  {
+    RCC_OscInitStruct->HSEState = RCC_HSE_OFF;
+  }
+
+  /* Get the HSI configuration -----------------------------------------------*/
+  if ((RCC->CR & RCC_CR_HSION) == RCC_CR_HSION)
+  {
+    RCC_OscInitStruct->HSIState = RCC_HSI_ON;
+  }
+  else
+  {
+    RCC_OscInitStruct->HSIState = RCC_HSI_OFF;
+  }
+
+  RCC_OscInitStruct->HSICalibrationValue = (uint32_t)((RCC->CR & RCC_CR_HSITRIM) >> RCC_CR_HSITRIM_Pos);
+
+  /* Get the LSE configuration -----------------------------------------------*/
+  if ((RCC->BDCR & RCC_BDCR_LSEBYP) == RCC_BDCR_LSEBYP)
+  {
+    RCC_OscInitStruct->LSEState = RCC_LSE_BYPASS;
+  }
+  else if ((RCC->BDCR & RCC_BDCR_LSEON) == RCC_BDCR_LSEON)
+  {
+    RCC_OscInitStruct->LSEState = RCC_LSE_ON;
+  }
+  else
+  {
+    RCC_OscInitStruct->LSEState = RCC_LSE_OFF;
+  }
+
+  /* Get the LSI configuration -----------------------------------------------*/
+  if ((RCC->CSR & RCC_CSR_LSION) == RCC_CSR_LSION)
+  {
+    RCC_OscInitStruct->LSIState = RCC_LSI_ON;
+  }
+  else
+  {
+    RCC_OscInitStruct->LSIState = RCC_LSI_OFF;
+  }
+
+  /* Get the PLL configuration -----------------------------------------------*/
+  if ((RCC->CR & RCC_CR_PLLON) == RCC_CR_PLLON)
+  {
+    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_ON;
+  }
+  else
+  {
+    RCC_OscInitStruct->PLL.PLLState = RCC_PLL_OFF;
+  }
+  RCC_OscInitStruct->PLL.PLLSource = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
+  RCC_OscInitStruct->PLL.PLLM = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);
+  RCC_OscInitStruct->PLL.PLLN = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
+  RCC_OscInitStruct->PLL.PLLP = (uint32_t)((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) + RCC_PLLCFGR_PLLP_0) << 1U) >> RCC_PLLCFGR_PLLP_Pos);
+  RCC_OscInitStruct->PLL.PLLQ = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos);
+  RCC_OscInitStruct->PLL.PLLR = (uint32_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
+}
+#endif /* STM32F410xx || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
+
+#endif /* HAL_RCC_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim.c b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim.c
new file mode 100644
index 0000000..f056ebf
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim.c
@@ -0,0 +1,7629 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_hal_tim.c
+  * @author  MCD Application Team
+  * @brief   TIM HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of the Timer (TIM) peripheral:
+  *           + TIM Time Base Initialization
+  *           + TIM Time Base Start
+  *           + TIM Time Base Start Interruption
+  *           + TIM Time Base Start DMA
+  *           + TIM Output Compare/PWM Initialization
+  *           + TIM Output Compare/PWM Channel Configuration
+  *           + TIM Output Compare/PWM  Start
+  *           + TIM Output Compare/PWM  Start Interruption
+  *           + TIM Output Compare/PWM Start DMA
+  *           + TIM Input Capture Initialization
+  *           + TIM Input Capture Channel Configuration
+  *           + TIM Input Capture Start
+  *           + TIM Input Capture Start Interruption
+  *           + TIM Input Capture Start DMA
+  *           + TIM One Pulse Initialization
+  *           + TIM One Pulse Channel Configuration
+  *           + TIM One Pulse Start
+  *           + TIM Encoder Interface Initialization
+  *           + TIM Encoder Interface Start
+  *           + TIM Encoder Interface Start Interruption
+  *           + TIM Encoder Interface Start DMA
+  *           + Commutation Event configuration with Interruption and DMA
+  *           + TIM OCRef clear configuration
+  *           + TIM External Clock configuration
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2016 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  @verbatim
+  ==============================================================================
+                      ##### TIMER Generic features #####
+  ==============================================================================
+  [..] The Timer features include:
+       (#) 16-bit up, down, up/down auto-reload counter.
+       (#) 16-bit programmable prescaler allowing dividing (also on the fly) the
+           counter clock frequency either by any factor between 1 and 65536.
+       (#) Up to 4 independent channels for:
+           (++) Input Capture
+           (++) Output Compare
+           (++) PWM generation (Edge and Center-aligned Mode)
+           (++) One-pulse mode output
+       (#) Synchronization circuit to control the timer with external signals and to interconnect
+            several timers together.
+       (#) Supports incremental encoder for positioning purposes
+
+            ##### How to use this driver #####
+  ==============================================================================
+    [..]
+     (#) Initialize the TIM low level resources by implementing the following functions
+         depending on the selected feature:
+           (++) Time Base : HAL_TIM_Base_MspInit()
+           (++) Input Capture : HAL_TIM_IC_MspInit()
+           (++) Output Compare : HAL_TIM_OC_MspInit()
+           (++) PWM generation : HAL_TIM_PWM_MspInit()
+           (++) One-pulse mode output : HAL_TIM_OnePulse_MspInit()
+           (++) Encoder mode output : HAL_TIM_Encoder_MspInit()
+
+     (#) Initialize the TIM low level resources :
+        (##) Enable the TIM interface clock using __HAL_RCC_TIMx_CLK_ENABLE();
+        (##) TIM pins configuration
+            (+++) Enable the clock for the TIM GPIOs using the following function:
+             __HAL_RCC_GPIOx_CLK_ENABLE();
+            (+++) Configure these TIM pins in Alternate function mode using HAL_GPIO_Init();
+
+     (#) The external Clock can be configured, if needed (the default clock is the
+         internal clock from the APBx), using the following function:
+         HAL_TIM_ConfigClockSource, the clock configuration should be done before
+         any start function.
+
+     (#) Configure the TIM in the desired functioning mode using one of the
+       Initialization function of this driver:
+       (++) HAL_TIM_Base_Init: to use the Timer to generate a simple time base
+       (++) HAL_TIM_OC_Init and HAL_TIM_OC_ConfigChannel: to use the Timer to generate an
+            Output Compare signal.
+       (++) HAL_TIM_PWM_Init and HAL_TIM_PWM_ConfigChannel: to use the Timer to generate a
+            PWM signal.
+       (++) HAL_TIM_IC_Init and HAL_TIM_IC_ConfigChannel: to use the Timer to measure an
+            external signal.
+       (++) HAL_TIM_OnePulse_Init and HAL_TIM_OnePulse_ConfigChannel: to use the Timer
+            in One Pulse Mode.
+       (++) HAL_TIM_Encoder_Init: to use the Timer Encoder Interface.
+
+     (#) Activate the TIM peripheral using one of the start functions depending from the feature used:
+           (++) Time Base : HAL_TIM_Base_Start(), HAL_TIM_Base_Start_DMA(), HAL_TIM_Base_Start_IT()
+           (++) Input Capture :  HAL_TIM_IC_Start(), HAL_TIM_IC_Start_DMA(), HAL_TIM_IC_Start_IT()
+           (++) Output Compare : HAL_TIM_OC_Start(), HAL_TIM_OC_Start_DMA(), HAL_TIM_OC_Start_IT()
+           (++) PWM generation : HAL_TIM_PWM_Start(), HAL_TIM_PWM_Start_DMA(), HAL_TIM_PWM_Start_IT()
+           (++) One-pulse mode output : HAL_TIM_OnePulse_Start(), HAL_TIM_OnePulse_Start_IT()
+           (++) Encoder mode output : HAL_TIM_Encoder_Start(), HAL_TIM_Encoder_Start_DMA(), HAL_TIM_Encoder_Start_IT().
+
+     (#) The DMA Burst is managed with the two following functions:
+         HAL_TIM_DMABurst_WriteStart()
+         HAL_TIM_DMABurst_ReadStart()
+
+    *** Callback registration ***
+  =============================================
+
+  [..]
+  The compilation define  USE_HAL_TIM_REGISTER_CALLBACKS when set to 1
+  allows the user to configure dynamically the driver callbacks.
+
+  [..]
+  Use Function HAL_TIM_RegisterCallback() to register a callback.
+  HAL_TIM_RegisterCallback() takes as parameters the HAL peripheral handle,
+  the Callback ID and a pointer to the user callback function.
+
+  [..]
+  Use function HAL_TIM_UnRegisterCallback() to reset a callback to the default
+  weak function.
+  HAL_TIM_UnRegisterCallback takes as parameters the HAL peripheral handle,
+  and the Callback ID.
+
+  [..]
+  These functions allow to register/unregister following callbacks:
+    (+) Base_MspInitCallback              : TIM Base Msp Init Callback.
+    (+) Base_MspDeInitCallback            : TIM Base Msp DeInit Callback.
+    (+) IC_MspInitCallback                : TIM IC Msp Init Callback.
+    (+) IC_MspDeInitCallback              : TIM IC Msp DeInit Callback.
+    (+) OC_MspInitCallback                : TIM OC Msp Init Callback.
+    (+) OC_MspDeInitCallback              : TIM OC Msp DeInit Callback.
+    (+) PWM_MspInitCallback               : TIM PWM Msp Init Callback.
+    (+) PWM_MspDeInitCallback             : TIM PWM Msp DeInit Callback.
+    (+) OnePulse_MspInitCallback          : TIM One Pulse Msp Init Callback.
+    (+) OnePulse_MspDeInitCallback        : TIM One Pulse Msp DeInit Callback.
+    (+) Encoder_MspInitCallback           : TIM Encoder Msp Init Callback.
+    (+) Encoder_MspDeInitCallback         : TIM Encoder Msp DeInit Callback.
+    (+) HallSensor_MspInitCallback        : TIM Hall Sensor Msp Init Callback.
+    (+) HallSensor_MspDeInitCallback      : TIM Hall Sensor Msp DeInit Callback.
+    (+) PeriodElapsedCallback             : TIM Period Elapsed Callback.
+    (+) PeriodElapsedHalfCpltCallback     : TIM Period Elapsed half complete Callback.
+    (+) TriggerCallback                   : TIM Trigger Callback.
+    (+) TriggerHalfCpltCallback           : TIM Trigger half complete Callback.
+    (+) IC_CaptureCallback                : TIM Input Capture Callback.
+    (+) IC_CaptureHalfCpltCallback        : TIM Input Capture half complete Callback.
+    (+) OC_DelayElapsedCallback           : TIM Output Compare Delay Elapsed Callback.
+    (+) PWM_PulseFinishedCallback         : TIM PWM Pulse Finished Callback.
+    (+) PWM_PulseFinishedHalfCpltCallback : TIM PWM Pulse Finished half complete Callback.
+    (+) ErrorCallback                     : TIM Error Callback.
+    (+) CommutationCallback               : TIM Commutation Callback.
+    (+) CommutationHalfCpltCallback       : TIM Commutation half complete Callback.
+    (+) BreakCallback                     : TIM Break Callback.
+
+  [..]
+By default, after the Init and when the state is HAL_TIM_STATE_RESET
+all interrupt callbacks are set to the corresponding weak functions:
+  examples HAL_TIM_TriggerCallback(), HAL_TIM_ErrorCallback().
+
+  [..]
+  Exception done for MspInit and MspDeInit functions that are reset to the legacy weak
+  functionalities in the Init / DeInit only when these callbacks are null
+  (not registered beforehand). If not, MspInit or MspDeInit are not null, the Init / DeInit
+    keep and use the user MspInit / MspDeInit callbacks(registered beforehand)
+
+  [..]
+    Callbacks can be registered / unregistered in HAL_TIM_STATE_READY state only.
+    Exception done MspInit / MspDeInit that can be registered / unregistered
+    in HAL_TIM_STATE_READY or HAL_TIM_STATE_RESET state,
+    thus registered(user) MspInit / DeInit callbacks can be used during the Init / DeInit.
+  In that case first register the MspInit/MspDeInit user callbacks
+      using HAL_TIM_RegisterCallback() before calling DeInit or Init function.
+
+  [..]
+      When The compilation define USE_HAL_TIM_REGISTER_CALLBACKS is set to 0 or
+      not defined, the callback registration feature is not available and all callbacks
+      are set to the corresponding weak functions.
+
+  @endverbatim
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx_hal.h"
+
+/** @addtogroup STM32F4xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup TIM TIM
+  * @brief TIM HAL module driver
+  * @{
+  */
+
+#ifdef HAL_TIM_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/** @addtogroup TIM_Private_Functions
+  * @{
+  */
+static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config);
+static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config);
+static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config);
+static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter);
+static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
+                              uint32_t TIM_ICFilter);
+static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter);
+static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
+                              uint32_t TIM_ICFilter);
+static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
+                              uint32_t TIM_ICFilter);
+static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource);
+static void TIM_DMAPeriodElapsedCplt(DMA_HandleTypeDef *hdma);
+static void TIM_DMAPeriodElapsedHalfCplt(DMA_HandleTypeDef *hdma);
+static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma);
+static void TIM_DMATriggerCplt(DMA_HandleTypeDef *hdma);
+static void TIM_DMATriggerHalfCplt(DMA_HandleTypeDef *hdma);
+static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
+                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig);
+/**
+  * @}
+  */
+/* Exported functions --------------------------------------------------------*/
+
+/** @defgroup TIM_Exported_Functions TIM Exported Functions
+  * @{
+  */
+
+/** @defgroup TIM_Exported_Functions_Group1 TIM Time Base functions
+  *  @brief    Time Base functions
+  *
+@verbatim
+  ==============================================================================
+              ##### Time Base functions #####
+  ==============================================================================
+  [..]
+    This section provides functions allowing to:
+    (+) Initialize and configure the TIM base.
+    (+) De-initialize the TIM base.
+    (+) Start the Time Base.
+    (+) Stop the Time Base.
+    (+) Start the Time Base and enable interrupt.
+    (+) Stop the Time Base and disable interrupt.
+    (+) Start the Time Base and enable DMA transfer.
+    (+) Stop the Time Base and disable DMA transfer.
+
+@endverbatim
+  * @{
+  */
+/**
+  * @brief  Initializes the TIM Time base Unit according to the specified
+  *         parameters in the TIM_HandleTypeDef and initialize the associated handle.
+  * @note   Switching from Center Aligned counter mode to Edge counter mode (or reverse)
+  *         requires a timer reset to avoid unexpected direction
+  *         due to DIR bit readonly in center aligned mode.
+  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
+  * @param  htim TIM Base handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
+{
+  /* Check the TIM handle allocation */
+  if (htim == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_TIM_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
+  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
+  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
+  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
+
+  if (htim->State == HAL_TIM_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    htim->Lock = HAL_UNLOCKED;
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+    /* Reset interrupt callbacks to legacy weak callbacks */
+    TIM_ResetCallback(htim);
+
+    if (htim->Base_MspInitCallback == NULL)
+    {
+      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
+    }
+    /* Init the low level hardware : GPIO, CLOCK, NVIC */
+    htim->Base_MspInitCallback(htim);
+#else
+    /* Init the low level hardware : GPIO, CLOCK, NVIC */
+    HAL_TIM_Base_MspInit(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+  }
+
+  /* Set the TIM state */
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  /* Set the Time Base configuration */
+  TIM_Base_SetConfig(htim->Instance, &htim->Init);
+
+  /* Initialize the DMA burst operation state */
+  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
+
+  /* Initialize the TIM channels state */
+  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Initialize the TIM state*/
+  htim->State = HAL_TIM_STATE_READY;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  DeInitializes the TIM Base peripheral
+  * @param  htim TIM Base handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_Base_DeInit(TIM_HandleTypeDef *htim)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_INSTANCE(htim->Instance));
+
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  /* Disable the TIM Peripheral Clock */
+  __HAL_TIM_DISABLE(htim);
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  if (htim->Base_MspDeInitCallback == NULL)
+  {
+    htim->Base_MspDeInitCallback = HAL_TIM_Base_MspDeInit;
+  }
+  /* DeInit the low level hardware */
+  htim->Base_MspDeInitCallback(htim);
+#else
+  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
+  HAL_TIM_Base_MspDeInit(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+
+  /* Change the DMA burst operation state */
+  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
+
+  /* Change the TIM channels state */
+  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
+  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
+
+  /* Change TIM state */
+  htim->State = HAL_TIM_STATE_RESET;
+
+  /* Release Lock */
+  __HAL_UNLOCK(htim);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Initializes the TIM Base MSP.
+  * @param  htim TIM Base handle
+  * @retval None
+  */
+__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_Base_MspInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  DeInitializes TIM Base MSP.
+  * @param  htim TIM Base handle
+  * @retval None
+  */
+__weak void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_Base_MspDeInit could be implemented in the user file
+   */
+}
+
+
+/**
+  * @brief  Starts the TIM Base generation.
+  * @param  htim TIM Base handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
+{
+  uint32_t tmpsmcr;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_INSTANCE(htim->Instance));
+
+  /* Check the TIM state */
+  if (htim->State != HAL_TIM_STATE_READY)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Set the TIM state */
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+  {
+    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+  else
+  {
+    __HAL_TIM_ENABLE(htim);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the TIM Base generation.
+  * @param  htim TIM Base handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_INSTANCE(htim->Instance));
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM state */
+  htim->State = HAL_TIM_STATE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Starts the TIM Base generation in interrupt mode.
+  * @param  htim TIM Base handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
+{
+  uint32_t tmpsmcr;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_INSTANCE(htim->Instance));
+
+  /* Check the TIM state */
+  if (htim->State != HAL_TIM_STATE_READY)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Set the TIM state */
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  /* Enable the TIM Update interrupt */
+  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
+
+  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+  {
+    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+  else
+  {
+    __HAL_TIM_ENABLE(htim);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the TIM Base generation in interrupt mode.
+  * @param  htim TIM Base handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_INSTANCE(htim->Instance));
+
+  /* Disable the TIM Update interrupt */
+  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM state */
+  htim->State = HAL_TIM_STATE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Starts the TIM Base generation in DMA mode.
+  * @param  htim TIM Base handle
+  * @param  pData The source Buffer address.
+  * @param  Length The length of data to be transferred from memory to peripheral.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_Base_Start_DMA(TIM_HandleTypeDef *htim, const uint32_t *pData, uint16_t Length)
+{
+  uint32_t tmpsmcr;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_DMA_INSTANCE(htim->Instance));
+
+  /* Set the TIM state */
+  if (htim->State == HAL_TIM_STATE_BUSY)
+  {
+    return HAL_BUSY;
+  }
+  else if (htim->State == HAL_TIM_STATE_READY)
+  {
+    if ((pData == NULL) || (Length == 0U))
+    {
+      return HAL_ERROR;
+    }
+    else
+    {
+      htim->State = HAL_TIM_STATE_BUSY;
+    }
+  }
+  else
+  {
+    return HAL_ERROR;
+  }
+
+  /* Set the DMA Period elapsed callbacks */
+  htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
+  htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
+
+  /* Set the DMA error callback */
+  htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
+
+  /* Enable the DMA stream */
+  if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)pData, (uint32_t)&htim->Instance->ARR,
+                       Length) != HAL_OK)
+  {
+    /* Return error status */
+    return HAL_ERROR;
+  }
+
+  /* Enable the TIM Update DMA request */
+  __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_UPDATE);
+
+  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+  {
+    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+  else
+  {
+    __HAL_TIM_ENABLE(htim);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the TIM Base generation in DMA mode.
+  * @param  htim TIM Base handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_Base_Stop_DMA(TIM_HandleTypeDef *htim)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_DMA_INSTANCE(htim->Instance));
+
+  /* Disable the TIM Update DMA request */
+  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_UPDATE);
+
+  (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]);
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM state */
+  htim->State = HAL_TIM_STATE_READY;
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Exported_Functions_Group2 TIM Output Compare functions
+  *  @brief    TIM Output Compare functions
+  *
+@verbatim
+  ==============================================================================
+                  ##### TIM Output Compare functions #####
+  ==============================================================================
+  [..]
+    This section provides functions allowing to:
+    (+) Initialize and configure the TIM Output Compare.
+    (+) De-initialize the TIM Output Compare.
+    (+) Start the TIM Output Compare.
+    (+) Stop the TIM Output Compare.
+    (+) Start the TIM Output Compare and enable interrupt.
+    (+) Stop the TIM Output Compare and disable interrupt.
+    (+) Start the TIM Output Compare and enable DMA transfer.
+    (+) Stop the TIM Output Compare and disable DMA transfer.
+
+@endverbatim
+  * @{
+  */
+/**
+  * @brief  Initializes the TIM Output Compare according to the specified
+  *         parameters in the TIM_HandleTypeDef and initializes the associated handle.
+  * @note   Switching from Center Aligned counter mode to Edge counter mode (or reverse)
+  *         requires a timer reset to avoid unexpected direction
+  *         due to DIR bit readonly in center aligned mode.
+  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
+  * @param  htim TIM Output Compare handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
+{
+  /* Check the TIM handle allocation */
+  if (htim == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_TIM_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
+  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
+  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
+  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
+
+  if (htim->State == HAL_TIM_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    htim->Lock = HAL_UNLOCKED;
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+    /* Reset interrupt callbacks to legacy weak callbacks */
+    TIM_ResetCallback(htim);
+
+    if (htim->OC_MspInitCallback == NULL)
+    {
+      htim->OC_MspInitCallback = HAL_TIM_OC_MspInit;
+    }
+    /* Init the low level hardware : GPIO, CLOCK, NVIC */
+    htim->OC_MspInitCallback(htim);
+#else
+    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
+    HAL_TIM_OC_MspInit(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+  }
+
+  /* Set the TIM state */
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  /* Init the base time for the Output Compare */
+  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
+
+  /* Initialize the DMA burst operation state */
+  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
+
+  /* Initialize the TIM channels state */
+  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Initialize the TIM state*/
+  htim->State = HAL_TIM_STATE_READY;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  DeInitializes the TIM peripheral
+  * @param  htim TIM Output Compare handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_OC_DeInit(TIM_HandleTypeDef *htim)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_INSTANCE(htim->Instance));
+
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  /* Disable the TIM Peripheral Clock */
+  __HAL_TIM_DISABLE(htim);
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  if (htim->OC_MspDeInitCallback == NULL)
+  {
+    htim->OC_MspDeInitCallback = HAL_TIM_OC_MspDeInit;
+  }
+  /* DeInit the low level hardware */
+  htim->OC_MspDeInitCallback(htim);
+#else
+  /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
+  HAL_TIM_OC_MspDeInit(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+
+  /* Change the DMA burst operation state */
+  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
+
+  /* Change the TIM channels state */
+  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
+  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
+
+  /* Change TIM state */
+  htim->State = HAL_TIM_STATE_RESET;
+
+  /* Release Lock */
+  __HAL_UNLOCK(htim);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Initializes the TIM Output Compare MSP.
+  * @param  htim TIM Output Compare handle
+  * @retval None
+  */
+__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_OC_MspInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  DeInitializes TIM Output Compare MSP.
+  * @param  htim TIM Output Compare handle
+  * @retval None
+  */
+__weak void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_OC_MspDeInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Starts the TIM Output Compare signal generation.
+  * @param  htim TIM Output Compare handle
+  * @param  Channel TIM Channel to be enabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  uint32_t tmpsmcr;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
+
+  /* Check the TIM channel state */
+  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Set the TIM channel state */
+  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
+
+  /* Enable the Output compare channel */
+  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
+
+  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
+  {
+    /* Enable the main output */
+    __HAL_TIM_MOE_ENABLE(htim);
+  }
+
+  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+  {
+    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+  else
+  {
+    __HAL_TIM_ENABLE(htim);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the TIM Output Compare signal generation.
+  * @param  htim TIM Output Compare handle
+  * @param  Channel TIM Channel to be disabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
+
+  /* Disable the Output compare channel */
+  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
+
+  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
+  {
+    /* Disable the Main Output */
+    __HAL_TIM_MOE_DISABLE(htim);
+  }
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM channel state */
+  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Starts the TIM Output Compare signal generation in interrupt mode.
+  * @param  htim TIM Output Compare handle
+  * @param  Channel TIM Channel to be enabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+  uint32_t tmpsmcr;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
+
+  /* Check the TIM channel state */
+  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Set the TIM channel state */
+  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Enable the TIM Capture/Compare 1 interrupt */
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Enable the TIM Capture/Compare 2 interrupt */
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Enable the TIM Capture/Compare 3 interrupt */
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
+      break;
+    }
+
+    case TIM_CHANNEL_4:
+    {
+      /* Enable the TIM Capture/Compare 4 interrupt */
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
+      break;
+    }
+
+    default:
+      status = HAL_ERROR;
+      break;
+  }
+
+  if (status == HAL_OK)
+  {
+    /* Enable the Output compare channel */
+    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
+
+    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
+    {
+      /* Enable the main output */
+      __HAL_TIM_MOE_ENABLE(htim);
+    }
+
+    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+    {
+      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+      {
+        __HAL_TIM_ENABLE(htim);
+      }
+    }
+    else
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+
+  /* Return function status */
+  return status;
+}
+
+/**
+  * @brief  Stops the TIM Output Compare signal generation in interrupt mode.
+  * @param  htim TIM Output Compare handle
+  * @param  Channel TIM Channel to be disabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Disable the TIM Capture/Compare 1 interrupt */
+      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Disable the TIM Capture/Compare 2 interrupt */
+      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Disable the TIM Capture/Compare 3 interrupt */
+      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
+      break;
+    }
+
+    case TIM_CHANNEL_4:
+    {
+      /* Disable the TIM Capture/Compare 4 interrupt */
+      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
+      break;
+    }
+
+    default:
+      status = HAL_ERROR;
+      break;
+  }
+
+  if (status == HAL_OK)
+  {
+    /* Disable the Output compare channel */
+    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
+
+    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
+    {
+      /* Disable the Main Output */
+      __HAL_TIM_MOE_DISABLE(htim);
+    }
+
+    /* Disable the Peripheral */
+    __HAL_TIM_DISABLE(htim);
+
+    /* Set the TIM channel state */
+    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+  }
+
+  /* Return function status */
+  return status;
+}
+
+/**
+  * @brief  Starts the TIM Output Compare signal generation in DMA mode.
+  * @param  htim TIM Output Compare handle
+  * @param  Channel TIM Channel to be enabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @param  pData The source Buffer address.
+  * @param  Length The length of data to be transferred from memory to TIM peripheral
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_OC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
+                                       uint16_t Length)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+  uint32_t tmpsmcr;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
+
+  /* Set the TIM channel state */
+  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
+  {
+    return HAL_BUSY;
+  }
+  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
+  {
+    if ((pData == NULL) || (Length == 0U))
+    {
+      return HAL_ERROR;
+    }
+    else
+    {
+      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
+    }
+  }
+  else
+  {
+    return HAL_ERROR;
+  }
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Set the DMA compare callbacks */
+      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
+      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA stream */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
+                           Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+
+      /* Enable the TIM Capture/Compare 1 DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Set the DMA compare callbacks */
+      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
+      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA stream */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
+                           Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+
+      /* Enable the TIM Capture/Compare 2 DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Set the DMA compare callbacks */
+      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
+      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA stream */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
+                           Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      /* Enable the TIM Capture/Compare 3 DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
+      break;
+    }
+
+    case TIM_CHANNEL_4:
+    {
+      /* Set the DMA compare callbacks */
+      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
+      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA stream */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
+                           Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      /* Enable the TIM Capture/Compare 4 DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
+      break;
+    }
+
+    default:
+      status = HAL_ERROR;
+      break;
+  }
+
+  if (status == HAL_OK)
+  {
+    /* Enable the Output compare channel */
+    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
+
+    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
+    {
+      /* Enable the main output */
+      __HAL_TIM_MOE_ENABLE(htim);
+    }
+
+    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+    {
+      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+      {
+        __HAL_TIM_ENABLE(htim);
+      }
+    }
+    else
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+
+  /* Return function status */
+  return status;
+}
+
+/**
+  * @brief  Stops the TIM Output Compare signal generation in DMA mode.
+  * @param  htim TIM Output Compare handle
+  * @param  Channel TIM Channel to be disabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_OC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Disable the TIM Capture/Compare 1 DMA request */
+      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Disable the TIM Capture/Compare 2 DMA request */
+      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Disable the TIM Capture/Compare 3 DMA request */
+      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
+      break;
+    }
+
+    case TIM_CHANNEL_4:
+    {
+      /* Disable the TIM Capture/Compare 4 interrupt */
+      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
+      break;
+    }
+
+    default:
+      status = HAL_ERROR;
+      break;
+  }
+
+  if (status == HAL_OK)
+  {
+    /* Disable the Output compare channel */
+    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
+
+    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
+    {
+      /* Disable the Main Output */
+      __HAL_TIM_MOE_DISABLE(htim);
+    }
+
+    /* Disable the Peripheral */
+    __HAL_TIM_DISABLE(htim);
+
+    /* Set the TIM channel state */
+    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+  }
+
+  /* Return function status */
+  return status;
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Exported_Functions_Group3 TIM PWM functions
+  *  @brief    TIM PWM functions
+  *
+@verbatim
+  ==============================================================================
+                          ##### TIM PWM functions #####
+  ==============================================================================
+  [..]
+    This section provides functions allowing to:
+    (+) Initialize and configure the TIM PWM.
+    (+) De-initialize the TIM PWM.
+    (+) Start the TIM PWM.
+    (+) Stop the TIM PWM.
+    (+) Start the TIM PWM and enable interrupt.
+    (+) Stop the TIM PWM and disable interrupt.
+    (+) Start the TIM PWM and enable DMA transfer.
+    (+) Stop the TIM PWM and disable DMA transfer.
+
+@endverbatim
+  * @{
+  */
+/**
+  * @brief  Initializes the TIM PWM Time Base according to the specified
+  *         parameters in the TIM_HandleTypeDef and initializes the associated handle.
+  * @note   Switching from Center Aligned counter mode to Edge counter mode (or reverse)
+  *         requires a timer reset to avoid unexpected direction
+  *         due to DIR bit readonly in center aligned mode.
+  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
+  * @param  htim TIM PWM handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
+{
+  /* Check the TIM handle allocation */
+  if (htim == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_TIM_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
+  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
+  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
+  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
+
+  if (htim->State == HAL_TIM_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    htim->Lock = HAL_UNLOCKED;
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+    /* Reset interrupt callbacks to legacy weak callbacks */
+    TIM_ResetCallback(htim);
+
+    if (htim->PWM_MspInitCallback == NULL)
+    {
+      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
+    }
+    /* Init the low level hardware : GPIO, CLOCK, NVIC */
+    htim->PWM_MspInitCallback(htim);
+#else
+    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
+    HAL_TIM_PWM_MspInit(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+  }
+
+  /* Set the TIM state */
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  /* Init the base time for the PWM */
+  TIM_Base_SetConfig(htim->Instance, &htim->Init);
+
+  /* Initialize the DMA burst operation state */
+  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
+
+  /* Initialize the TIM channels state */
+  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Initialize the TIM state*/
+  htim->State = HAL_TIM_STATE_READY;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  DeInitializes the TIM peripheral
+  * @param  htim TIM PWM handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_PWM_DeInit(TIM_HandleTypeDef *htim)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_INSTANCE(htim->Instance));
+
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  /* Disable the TIM Peripheral Clock */
+  __HAL_TIM_DISABLE(htim);
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  if (htim->PWM_MspDeInitCallback == NULL)
+  {
+    htim->PWM_MspDeInitCallback = HAL_TIM_PWM_MspDeInit;
+  }
+  /* DeInit the low level hardware */
+  htim->PWM_MspDeInitCallback(htim);
+#else
+  /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
+  HAL_TIM_PWM_MspDeInit(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+
+  /* Change the DMA burst operation state */
+  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
+
+  /* Change the TIM channels state */
+  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
+  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
+
+  /* Change TIM state */
+  htim->State = HAL_TIM_STATE_RESET;
+
+  /* Release Lock */
+  __HAL_UNLOCK(htim);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Initializes the TIM PWM MSP.
+  * @param  htim TIM PWM handle
+  * @retval None
+  */
+__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_PWM_MspInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  DeInitializes TIM PWM MSP.
+  * @param  htim TIM PWM handle
+  * @retval None
+  */
+__weak void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_PWM_MspDeInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Starts the PWM signal generation.
+  * @param  htim TIM handle
+  * @param  Channel TIM Channels to be enabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  uint32_t tmpsmcr;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
+
+  /* Check the TIM channel state */
+  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Set the TIM channel state */
+  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
+
+  /* Enable the Capture compare channel */
+  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
+
+  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
+  {
+    /* Enable the main output */
+    __HAL_TIM_MOE_ENABLE(htim);
+  }
+
+  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+  {
+    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+  else
+  {
+    __HAL_TIM_ENABLE(htim);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the PWM signal generation.
+  * @param  htim TIM PWM handle
+  * @param  Channel TIM Channels to be disabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
+
+  /* Disable the Capture compare channel */
+  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
+
+  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
+  {
+    /* Disable the Main Output */
+    __HAL_TIM_MOE_DISABLE(htim);
+  }
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM channel state */
+  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Starts the PWM signal generation in interrupt mode.
+  * @param  htim TIM PWM handle
+  * @param  Channel TIM Channel to be enabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+  uint32_t tmpsmcr;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
+
+  /* Check the TIM channel state */
+  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Set the TIM channel state */
+  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Enable the TIM Capture/Compare 1 interrupt */
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Enable the TIM Capture/Compare 2 interrupt */
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Enable the TIM Capture/Compare 3 interrupt */
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
+      break;
+    }
+
+    case TIM_CHANNEL_4:
+    {
+      /* Enable the TIM Capture/Compare 4 interrupt */
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
+      break;
+    }
+
+    default:
+      status = HAL_ERROR;
+      break;
+  }
+
+  if (status == HAL_OK)
+  {
+    /* Enable the Capture compare channel */
+    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
+
+    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
+    {
+      /* Enable the main output */
+      __HAL_TIM_MOE_ENABLE(htim);
+    }
+
+    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+    {
+      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+      {
+        __HAL_TIM_ENABLE(htim);
+      }
+    }
+    else
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+
+  /* Return function status */
+  return status;
+}
+
+/**
+  * @brief  Stops the PWM signal generation in interrupt mode.
+  * @param  htim TIM PWM handle
+  * @param  Channel TIM Channels to be disabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Disable the TIM Capture/Compare 1 interrupt */
+      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Disable the TIM Capture/Compare 2 interrupt */
+      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Disable the TIM Capture/Compare 3 interrupt */
+      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
+      break;
+    }
+
+    case TIM_CHANNEL_4:
+    {
+      /* Disable the TIM Capture/Compare 4 interrupt */
+      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
+      break;
+    }
+
+    default:
+      status = HAL_ERROR;
+      break;
+  }
+
+  if (status == HAL_OK)
+  {
+    /* Disable the Capture compare channel */
+    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
+
+    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
+    {
+      /* Disable the Main Output */
+      __HAL_TIM_MOE_DISABLE(htim);
+    }
+
+    /* Disable the Peripheral */
+    __HAL_TIM_DISABLE(htim);
+
+    /* Set the TIM channel state */
+    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+  }
+
+  /* Return function status */
+  return status;
+}
+
+/**
+  * @brief  Starts the TIM PWM signal generation in DMA mode.
+  * @param  htim TIM PWM handle
+  * @param  Channel TIM Channels to be enabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @param  pData The source Buffer address.
+  * @param  Length The length of data to be transferred from memory to TIM peripheral
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
+                                        uint16_t Length)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+  uint32_t tmpsmcr;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
+
+  /* Set the TIM channel state */
+  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
+  {
+    return HAL_BUSY;
+  }
+  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
+  {
+    if ((pData == NULL) || (Length == 0U))
+    {
+      return HAL_ERROR;
+    }
+    else
+    {
+      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
+    }
+  }
+  else
+  {
+    return HAL_ERROR;
+  }
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Set the DMA compare callbacks */
+      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
+      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA stream */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
+                           Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+
+      /* Enable the TIM Capture/Compare 1 DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Set the DMA compare callbacks */
+      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
+      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA stream */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
+                           Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      /* Enable the TIM Capture/Compare 2 DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Set the DMA compare callbacks */
+      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
+      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA stream */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
+                           Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      /* Enable the TIM Output Capture/Compare 3 request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
+      break;
+    }
+
+    case TIM_CHANNEL_4:
+    {
+      /* Set the DMA compare callbacks */
+      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
+      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA stream */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
+                           Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      /* Enable the TIM Capture/Compare 4 DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
+      break;
+    }
+
+    default:
+      status = HAL_ERROR;
+      break;
+  }
+
+  if (status == HAL_OK)
+  {
+    /* Enable the Capture compare channel */
+    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
+
+    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
+    {
+      /* Enable the main output */
+      __HAL_TIM_MOE_ENABLE(htim);
+    }
+
+    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+    {
+      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+      {
+        __HAL_TIM_ENABLE(htim);
+      }
+    }
+    else
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+
+  /* Return function status */
+  return status;
+}
+
+/**
+  * @brief  Stops the TIM PWM signal generation in DMA mode.
+  * @param  htim TIM PWM handle
+  * @param  Channel TIM Channels to be disabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Disable the TIM Capture/Compare 1 DMA request */
+      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Disable the TIM Capture/Compare 2 DMA request */
+      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Disable the TIM Capture/Compare 3 DMA request */
+      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
+      break;
+    }
+
+    case TIM_CHANNEL_4:
+    {
+      /* Disable the TIM Capture/Compare 4 interrupt */
+      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
+      break;
+    }
+
+    default:
+      status = HAL_ERROR;
+      break;
+  }
+
+  if (status == HAL_OK)
+  {
+    /* Disable the Capture compare channel */
+    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
+
+    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
+    {
+      /* Disable the Main Output */
+      __HAL_TIM_MOE_DISABLE(htim);
+    }
+
+    /* Disable the Peripheral */
+    __HAL_TIM_DISABLE(htim);
+
+    /* Set the TIM channel state */
+    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+  }
+
+  /* Return function status */
+  return status;
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Exported_Functions_Group4 TIM Input Capture functions
+  *  @brief    TIM Input Capture functions
+  *
+@verbatim
+  ==============================================================================
+              ##### TIM Input Capture functions #####
+  ==============================================================================
+ [..]
+   This section provides functions allowing to:
+   (+) Initialize and configure the TIM Input Capture.
+   (+) De-initialize the TIM Input Capture.
+   (+) Start the TIM Input Capture.
+   (+) Stop the TIM Input Capture.
+   (+) Start the TIM Input Capture and enable interrupt.
+   (+) Stop the TIM Input Capture and disable interrupt.
+   (+) Start the TIM Input Capture and enable DMA transfer.
+   (+) Stop the TIM Input Capture and disable DMA transfer.
+
+@endverbatim
+  * @{
+  */
+/**
+  * @brief  Initializes the TIM Input Capture Time base according to the specified
+  *         parameters in the TIM_HandleTypeDef and initializes the associated handle.
+  * @note   Switching from Center Aligned counter mode to Edge counter mode (or reverse)
+  *         requires a timer reset to avoid unexpected direction
+  *         due to DIR bit readonly in center aligned mode.
+  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
+  * @param  htim TIM Input Capture handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
+{
+  /* Check the TIM handle allocation */
+  if (htim == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_TIM_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
+  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
+  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
+  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
+
+  if (htim->State == HAL_TIM_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    htim->Lock = HAL_UNLOCKED;
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+    /* Reset interrupt callbacks to legacy weak callbacks */
+    TIM_ResetCallback(htim);
+
+    if (htim->IC_MspInitCallback == NULL)
+    {
+      htim->IC_MspInitCallback = HAL_TIM_IC_MspInit;
+    }
+    /* Init the low level hardware : GPIO, CLOCK, NVIC */
+    htim->IC_MspInitCallback(htim);
+#else
+    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
+    HAL_TIM_IC_MspInit(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+  }
+
+  /* Set the TIM state */
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  /* Init the base time for the input capture */
+  TIM_Base_SetConfig(htim->Instance, &htim->Init);
+
+  /* Initialize the DMA burst operation state */
+  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
+
+  /* Initialize the TIM channels state */
+  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Initialize the TIM state*/
+  htim->State = HAL_TIM_STATE_READY;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  DeInitializes the TIM peripheral
+  * @param  htim TIM Input Capture handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_IC_DeInit(TIM_HandleTypeDef *htim)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_INSTANCE(htim->Instance));
+
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  /* Disable the TIM Peripheral Clock */
+  __HAL_TIM_DISABLE(htim);
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  if (htim->IC_MspDeInitCallback == NULL)
+  {
+    htim->IC_MspDeInitCallback = HAL_TIM_IC_MspDeInit;
+  }
+  /* DeInit the low level hardware */
+  htim->IC_MspDeInitCallback(htim);
+#else
+  /* DeInit the low level hardware: GPIO, CLOCK, NVIC and DMA */
+  HAL_TIM_IC_MspDeInit(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+
+  /* Change the DMA burst operation state */
+  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
+
+  /* Change the TIM channels state */
+  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
+  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_RESET);
+
+  /* Change TIM state */
+  htim->State = HAL_TIM_STATE_RESET;
+
+  /* Release Lock */
+  __HAL_UNLOCK(htim);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Initializes the TIM Input Capture MSP.
+  * @param  htim TIM Input Capture handle
+  * @retval None
+  */
+__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_IC_MspInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  DeInitializes TIM Input Capture MSP.
+  * @param  htim TIM handle
+  * @retval None
+  */
+__weak void HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_IC_MspDeInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Starts the TIM Input Capture measurement.
+  * @param  htim TIM Input Capture handle
+  * @param  Channel TIM Channels to be enabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  uint32_t tmpsmcr;
+  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
+
+  /* Check the TIM channel state */
+  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
+      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
+  {
+    return HAL_ERROR;
+  }
+
+  /* Set the TIM channel state */
+  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
+  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
+
+  /* Enable the Input Capture channel */
+  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
+
+  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+  {
+    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+  else
+  {
+    __HAL_TIM_ENABLE(htim);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the TIM Input Capture measurement.
+  * @param  htim TIM Input Capture handle
+  * @param  Channel TIM Channels to be disabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_IC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
+
+  /* Disable the Input Capture channel */
+  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM channel state */
+  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Starts the TIM Input Capture measurement in interrupt mode.
+  * @param  htim TIM Input Capture handle
+  * @param  Channel TIM Channels to be enabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+  uint32_t tmpsmcr;
+
+  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
+
+  /* Check the TIM channel state */
+  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
+      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
+  {
+    return HAL_ERROR;
+  }
+
+  /* Set the TIM channel state */
+  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
+  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Enable the TIM Capture/Compare 1 interrupt */
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Enable the TIM Capture/Compare 2 interrupt */
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Enable the TIM Capture/Compare 3 interrupt */
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
+      break;
+    }
+
+    case TIM_CHANNEL_4:
+    {
+      /* Enable the TIM Capture/Compare 4 interrupt */
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
+      break;
+    }
+
+    default:
+      status = HAL_ERROR;
+      break;
+  }
+
+  if (status == HAL_OK)
+  {
+    /* Enable the Input Capture channel */
+    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
+
+    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+    {
+      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+      {
+        __HAL_TIM_ENABLE(htim);
+      }
+    }
+    else
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+
+  /* Return function status */
+  return status;
+}
+
+/**
+  * @brief  Stops the TIM Input Capture measurement in interrupt mode.
+  * @param  htim TIM Input Capture handle
+  * @param  Channel TIM Channels to be disabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Disable the TIM Capture/Compare 1 interrupt */
+      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Disable the TIM Capture/Compare 2 interrupt */
+      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Disable the TIM Capture/Compare 3 interrupt */
+      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
+      break;
+    }
+
+    case TIM_CHANNEL_4:
+    {
+      /* Disable the TIM Capture/Compare 4 interrupt */
+      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
+      break;
+    }
+
+    default:
+      status = HAL_ERROR;
+      break;
+  }
+
+  if (status == HAL_OK)
+  {
+    /* Disable the Input Capture channel */
+    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
+
+    /* Disable the Peripheral */
+    __HAL_TIM_DISABLE(htim);
+
+    /* Set the TIM channel state */
+    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+  }
+
+  /* Return function status */
+  return status;
+}
+
+/**
+  * @brief  Starts the TIM Input Capture measurement in DMA mode.
+  * @param  htim TIM Input Capture handle
+  * @param  Channel TIM Channels to be enabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @param  pData The destination Buffer address.
+  * @param  Length The length of data to be transferred from TIM peripheral to memory.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+  uint32_t tmpsmcr;
+
+  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
+  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
+
+  /* Set the TIM channel state */
+  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
+      || (complementary_channel_state == HAL_TIM_CHANNEL_STATE_BUSY))
+  {
+    return HAL_BUSY;
+  }
+  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
+           && (complementary_channel_state == HAL_TIM_CHANNEL_STATE_READY))
+  {
+    if ((pData == NULL) || (Length == 0U))
+    {
+      return HAL_ERROR;
+    }
+    else
+    {
+      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
+      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
+    }
+  }
+  else
+  {
+    return HAL_ERROR;
+  }
+
+  /* Enable the Input Capture channel */
+  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Set the DMA capture callbacks */
+      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
+      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA stream */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
+                           Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      /* Enable the TIM Capture/Compare 1 DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Set the DMA capture callbacks */
+      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
+      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA stream */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
+                           Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      /* Enable the TIM Capture/Compare 2  DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Set the DMA capture callbacks */
+      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
+      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA stream */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
+                           Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      /* Enable the TIM Capture/Compare 3  DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
+      break;
+    }
+
+    case TIM_CHANNEL_4:
+    {
+      /* Set the DMA capture callbacks */
+      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
+      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA stream */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
+                           Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      /* Enable the TIM Capture/Compare 4  DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
+      break;
+    }
+
+    default:
+      status = HAL_ERROR;
+      break;
+  }
+
+  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+  {
+    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+  else
+  {
+    __HAL_TIM_ENABLE(htim);
+  }
+
+  /* Return function status */
+  return status;
+}
+
+/**
+  * @brief  Stops the TIM Input Capture measurement in DMA mode.
+  * @param  htim TIM Input Capture handle
+  * @param  Channel TIM Channels to be disabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_IC_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
+  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));
+
+  /* Disable the Input Capture channel */
+  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Disable the TIM Capture/Compare 1 DMA request */
+      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Disable the TIM Capture/Compare 2 DMA request */
+      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Disable the TIM Capture/Compare 3  DMA request */
+      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
+      break;
+    }
+
+    case TIM_CHANNEL_4:
+    {
+      /* Disable the TIM Capture/Compare 4  DMA request */
+      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
+      break;
+    }
+
+    default:
+      status = HAL_ERROR;
+      break;
+  }
+
+  if (status == HAL_OK)
+  {
+    /* Disable the Peripheral */
+    __HAL_TIM_DISABLE(htim);
+
+    /* Set the TIM channel state */
+    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+  }
+
+  /* Return function status */
+  return status;
+}
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Exported_Functions_Group5 TIM One Pulse functions
+  *  @brief    TIM One Pulse functions
+  *
+@verbatim
+  ==============================================================================
+                        ##### TIM One Pulse functions #####
+  ==============================================================================
+  [..]
+    This section provides functions allowing to:
+    (+) Initialize and configure the TIM One Pulse.
+    (+) De-initialize the TIM One Pulse.
+    (+) Start the TIM One Pulse.
+    (+) Stop the TIM One Pulse.
+    (+) Start the TIM One Pulse and enable interrupt.
+    (+) Stop the TIM One Pulse and disable interrupt.
+    (+) Start the TIM One Pulse and enable DMA transfer.
+    (+) Stop the TIM One Pulse and disable DMA transfer.
+
+@endverbatim
+  * @{
+  */
+/**
+  * @brief  Initializes the TIM One Pulse Time Base according to the specified
+  *         parameters in the TIM_HandleTypeDef and initializes the associated handle.
+  * @note   Switching from Center Aligned counter mode to Edge counter mode (or reverse)
+  *         requires a timer reset to avoid unexpected direction
+  *         due to DIR bit readonly in center aligned mode.
+  *         Ex: call @ref HAL_TIM_OnePulse_DeInit() before HAL_TIM_OnePulse_Init()
+  * @note   When the timer instance is initialized in One Pulse mode, timer
+  *         channels 1 and channel 2 are reserved and cannot be used for other
+  *         purpose.
+  * @param  htim TIM One Pulse handle
+  * @param  OnePulseMode Select the One pulse mode.
+  *         This parameter can be one of the following values:
+  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
+  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
+{
+  /* Check the TIM handle allocation */
+  if (htim == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_TIM_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
+  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
+  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
+  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
+  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
+
+  if (htim->State == HAL_TIM_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    htim->Lock = HAL_UNLOCKED;
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+    /* Reset interrupt callbacks to legacy weak callbacks */
+    TIM_ResetCallback(htim);
+
+    if (htim->OnePulse_MspInitCallback == NULL)
+    {
+      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
+    }
+    /* Init the low level hardware : GPIO, CLOCK, NVIC */
+    htim->OnePulse_MspInitCallback(htim);
+#else
+    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
+    HAL_TIM_OnePulse_MspInit(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+  }
+
+  /* Set the TIM state */
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  /* Configure the Time base in the One Pulse Mode */
+  TIM_Base_SetConfig(htim->Instance, &htim->Init);
+
+  /* Reset the OPM Bit */
+  htim->Instance->CR1 &= ~TIM_CR1_OPM;
+
+  /* Configure the OPM Mode */
+  htim->Instance->CR1 |= OnePulseMode;
+
+  /* Initialize the DMA burst operation state */
+  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
+
+  /* Initialize the TIM channels state */
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Initialize the TIM state*/
+  htim->State = HAL_TIM_STATE_READY;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  DeInitializes the TIM One Pulse
+  * @param  htim TIM One Pulse handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_OnePulse_DeInit(TIM_HandleTypeDef *htim)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_INSTANCE(htim->Instance));
+
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  /* Disable the TIM Peripheral Clock */
+  __HAL_TIM_DISABLE(htim);
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  if (htim->OnePulse_MspDeInitCallback == NULL)
+  {
+    htim->OnePulse_MspDeInitCallback = HAL_TIM_OnePulse_MspDeInit;
+  }
+  /* DeInit the low level hardware */
+  htim->OnePulse_MspDeInitCallback(htim);
+#else
+  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
+  HAL_TIM_OnePulse_MspDeInit(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+
+  /* Change the DMA burst operation state */
+  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
+
+  /* Set the TIM channel state */
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
+
+  /* Change TIM state */
+  htim->State = HAL_TIM_STATE_RESET;
+
+  /* Release Lock */
+  __HAL_UNLOCK(htim);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Initializes the TIM One Pulse MSP.
+  * @param  htim TIM One Pulse handle
+  * @retval None
+  */
+__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  DeInitializes TIM One Pulse MSP.
+  * @param  htim TIM One Pulse handle
+  * @retval None
+  */
+__weak void HAL_TIM_OnePulse_MspDeInit(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_OnePulse_MspDeInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Starts the TIM One Pulse signal generation.
+  * @note Though OutputChannel parameter is deprecated and ignored by the function
+  *        it has been kept to avoid HAL_TIM API compatibility break.
+  * @note The pulse output channel is determined when calling
+  *       @ref HAL_TIM_OnePulse_ConfigChannel().
+  * @param  htim TIM One Pulse handle
+  * @param  OutputChannel See note above
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_OnePulse_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
+{
+  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
+  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
+
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(OutputChannel);
+
+  /* Check the TIM channels state */
+  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
+      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
+      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
+      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
+  {
+    return HAL_ERROR;
+  }
+
+  /* Set the TIM channels state */
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+
+  /* Enable the Capture compare and the Input Capture channels
+    (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2)
+    if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and
+    if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output
+    whatever the combination, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be enabled together
+
+    No need to enable the counter, it's enabled automatically by hardware
+    (the counter starts in response to a stimulus and generate a pulse */
+
+  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
+  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
+
+  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
+  {
+    /* Enable the main output */
+    __HAL_TIM_MOE_ENABLE(htim);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the TIM One Pulse signal generation.
+  * @note Though OutputChannel parameter is deprecated and ignored by the function
+  *        it has been kept to avoid HAL_TIM API compatibility break.
+  * @note The pulse output channel is determined when calling
+  *       @ref HAL_TIM_OnePulse_ConfigChannel().
+  * @param  htim TIM One Pulse handle
+  * @param  OutputChannel See note above
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_OnePulse_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(OutputChannel);
+
+  /* Disable the Capture compare and the Input Capture channels
+  (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2)
+  if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and
+  if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output
+  whatever the combination, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be disabled together */
+
+  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
+  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
+
+  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
+  {
+    /* Disable the Main Output */
+    __HAL_TIM_MOE_DISABLE(htim);
+  }
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM channels state */
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Starts the TIM One Pulse signal generation in interrupt mode.
+  * @note Though OutputChannel parameter is deprecated and ignored by the function
+  *        it has been kept to avoid HAL_TIM API compatibility break.
+  * @note The pulse output channel is determined when calling
+  *       @ref HAL_TIM_OnePulse_ConfigChannel().
+  * @param  htim TIM One Pulse handle
+  * @param  OutputChannel See note above
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
+{
+  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
+  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
+
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(OutputChannel);
+
+  /* Check the TIM channels state */
+  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
+      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
+      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
+      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
+  {
+    return HAL_ERROR;
+  }
+
+  /* Set the TIM channels state */
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+
+  /* Enable the Capture compare and the Input Capture channels
+    (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2)
+    if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and
+    if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output
+    whatever the combination, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be enabled together
+
+    No need to enable the counter, it's enabled automatically by hardware
+    (the counter starts in response to a stimulus and generate a pulse */
+
+  /* Enable the TIM Capture/Compare 1 interrupt */
+  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
+
+  /* Enable the TIM Capture/Compare 2 interrupt */
+  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
+
+  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
+  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
+
+  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
+  {
+    /* Enable the main output */
+    __HAL_TIM_MOE_ENABLE(htim);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the TIM One Pulse signal generation in interrupt mode.
+  * @note Though OutputChannel parameter is deprecated and ignored by the function
+  *        it has been kept to avoid HAL_TIM API compatibility break.
+  * @note The pulse output channel is determined when calling
+  *       @ref HAL_TIM_OnePulse_ConfigChannel().
+  * @param  htim TIM One Pulse handle
+  * @param  OutputChannel See note above
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_OnePulse_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(OutputChannel);
+
+  /* Disable the TIM Capture/Compare 1 interrupt */
+  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
+
+  /* Disable the TIM Capture/Compare 2 interrupt */
+  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
+
+  /* Disable the Capture compare and the Input Capture channels
+  (in the OPM Mode the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2)
+  if TIM_CHANNEL_1 is used as output, the TIM_CHANNEL_2 will be used as input and
+  if TIM_CHANNEL_1 is used as input, the TIM_CHANNEL_2 will be used as output
+  whatever the combination, the TIM_CHANNEL_1 and TIM_CHANNEL_2 should be disabled together */
+  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
+  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
+
+  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
+  {
+    /* Disable the Main Output */
+    __HAL_TIM_MOE_DISABLE(htim);
+  }
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM channels state */
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Exported_Functions_Group6 TIM Encoder functions
+  *  @brief    TIM Encoder functions
+  *
+@verbatim
+  ==============================================================================
+                          ##### TIM Encoder functions #####
+  ==============================================================================
+  [..]
+    This section provides functions allowing to:
+    (+) Initialize and configure the TIM Encoder.
+    (+) De-initialize the TIM Encoder.
+    (+) Start the TIM Encoder.
+    (+) Stop the TIM Encoder.
+    (+) Start the TIM Encoder and enable interrupt.
+    (+) Stop the TIM Encoder and disable interrupt.
+    (+) Start the TIM Encoder and enable DMA transfer.
+    (+) Stop the TIM Encoder and disable DMA transfer.
+
+@endverbatim
+  * @{
+  */
+/**
+  * @brief  Initializes the TIM Encoder Interface and initialize the associated handle.
+  * @note   Switching from Center Aligned counter mode to Edge counter mode (or reverse)
+  *         requires a timer reset to avoid unexpected direction
+  *         due to DIR bit readonly in center aligned mode.
+  *         Ex: call @ref HAL_TIM_Encoder_DeInit() before HAL_TIM_Encoder_Init()
+  * @note   Encoder mode and External clock mode 2 are not compatible and must not be selected together
+  *         Ex: A call for @ref HAL_TIM_Encoder_Init will erase the settings of @ref HAL_TIM_ConfigClockSource
+  *         using TIM_CLOCKSOURCE_ETRMODE2 and vice versa
+  * @note   When the timer instance is initialized in Encoder mode, timer
+  *         channels 1 and channel 2 are reserved and cannot be used for other
+  *         purpose.
+  * @param  htim TIM Encoder Interface handle
+  * @param  sConfig TIM Encoder Interface configuration structure
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
+{
+  uint32_t tmpsmcr;
+  uint32_t tmpccmr1;
+  uint32_t tmpccer;
+
+  /* Check the TIM handle allocation */
+  if (htim == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
+  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
+  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
+  assert_param(IS_TIM_ENCODER_MODE(sConfig->EncoderMode));
+  assert_param(IS_TIM_IC_SELECTION(sConfig->IC1Selection));
+  assert_param(IS_TIM_IC_SELECTION(sConfig->IC2Selection));
+  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC1Polarity));
+  assert_param(IS_TIM_ENCODERINPUT_POLARITY(sConfig->IC2Polarity));
+  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
+  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
+  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
+  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
+  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
+
+  if (htim->State == HAL_TIM_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    htim->Lock = HAL_UNLOCKED;
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+    /* Reset interrupt callbacks to legacy weak callbacks */
+    TIM_ResetCallback(htim);
+
+    if (htim->Encoder_MspInitCallback == NULL)
+    {
+      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
+    }
+    /* Init the low level hardware : GPIO, CLOCK, NVIC */
+    htim->Encoder_MspInitCallback(htim);
+#else
+    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
+    HAL_TIM_Encoder_MspInit(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+  }
+
+  /* Set the TIM state */
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  /* Reset the SMS and ECE bits */
+  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
+
+  /* Configure the Time base in the Encoder Mode */
+  TIM_Base_SetConfig(htim->Instance, &htim->Init);
+
+  /* Get the TIMx SMCR register value */
+  tmpsmcr = htim->Instance->SMCR;
+
+  /* Get the TIMx CCMR1 register value */
+  tmpccmr1 = htim->Instance->CCMR1;
+
+  /* Get the TIMx CCER register value */
+  tmpccer = htim->Instance->CCER;
+
+  /* Set the encoder Mode */
+  tmpsmcr |= sConfig->EncoderMode;
+
+  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
+  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
+  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
+
+  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
+  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
+  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
+  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
+  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
+
+  /* Set the TI1 and the TI2 Polarities */
+  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
+  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
+  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
+
+  /* Write to TIMx SMCR */
+  htim->Instance->SMCR = tmpsmcr;
+
+  /* Write to TIMx CCMR1 */
+  htim->Instance->CCMR1 = tmpccmr1;
+
+  /* Write to TIMx CCER */
+  htim->Instance->CCER = tmpccer;
+
+  /* Initialize the DMA burst operation state */
+  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
+
+  /* Set the TIM channels state */
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Initialize the TIM state*/
+  htim->State = HAL_TIM_STATE_READY;
+
+  return HAL_OK;
+}
+
+
+/**
+  * @brief  DeInitializes the TIM Encoder interface
+  * @param  htim TIM Encoder Interface handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_Encoder_DeInit(TIM_HandleTypeDef *htim)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_INSTANCE(htim->Instance));
+
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  /* Disable the TIM Peripheral Clock */
+  __HAL_TIM_DISABLE(htim);
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  if (htim->Encoder_MspDeInitCallback == NULL)
+  {
+    htim->Encoder_MspDeInitCallback = HAL_TIM_Encoder_MspDeInit;
+  }
+  /* DeInit the low level hardware */
+  htim->Encoder_MspDeInitCallback(htim);
+#else
+  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
+  HAL_TIM_Encoder_MspDeInit(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+
+  /* Change the DMA burst operation state */
+  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
+
+  /* Set the TIM channels state */
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
+
+  /* Change TIM state */
+  htim->State = HAL_TIM_STATE_RESET;
+
+  /* Release Lock */
+  __HAL_UNLOCK(htim);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Initializes the TIM Encoder Interface MSP.
+  * @param  htim TIM Encoder Interface handle
+  * @retval None
+  */
+__weak void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_Encoder_MspInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  DeInitializes TIM Encoder Interface MSP.
+  * @param  htim TIM Encoder Interface handle
+  * @retval None
+  */
+__weak void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_Encoder_MspDeInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Starts the TIM Encoder Interface.
+  * @param  htim TIM Encoder Interface handle
+  * @param  Channel TIM Channels to be enabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
+  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
+
+  /* Check the parameters */
+  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
+
+  /* Set the TIM channel(s) state */
+  if (Channel == TIM_CHANNEL_1)
+  {
+    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
+        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
+    {
+      return HAL_ERROR;
+    }
+    else
+    {
+      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+    }
+  }
+  else if (Channel == TIM_CHANNEL_2)
+  {
+    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
+        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
+    {
+      return HAL_ERROR;
+    }
+    else
+    {
+      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+    }
+  }
+  else
+  {
+    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
+        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
+        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
+        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
+    {
+      return HAL_ERROR;
+    }
+    else
+    {
+      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+    }
+  }
+
+  /* Enable the encoder interface channels */
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
+      break;
+    }
+
+    default :
+    {
+      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
+      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
+      break;
+    }
+  }
+  /* Enable the Peripheral */
+  __HAL_TIM_ENABLE(htim);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the TIM Encoder Interface.
+  * @param  htim TIM Encoder Interface handle
+  * @param  Channel TIM Channels to be disabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
+
+  /* Disable the Input Capture channels 1 and 2
+    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
+      break;
+    }
+
+    default :
+    {
+      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
+      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
+      break;
+    }
+  }
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM channel(s) state */
+  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
+  {
+    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+  }
+  else
+  {
+    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Starts the TIM Encoder Interface in interrupt mode.
+  * @param  htim TIM Encoder Interface handle
+  * @param  Channel TIM Channels to be enabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
+  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
+
+  /* Check the parameters */
+  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
+
+  /* Set the TIM channel(s) state */
+  if (Channel == TIM_CHANNEL_1)
+  {
+    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
+        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
+    {
+      return HAL_ERROR;
+    }
+    else
+    {
+      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+    }
+  }
+  else if (Channel == TIM_CHANNEL_2)
+  {
+    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
+        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
+    {
+      return HAL_ERROR;
+    }
+    else
+    {
+      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+    }
+  }
+  else
+  {
+    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
+        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
+        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
+        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
+    {
+      return HAL_ERROR;
+    }
+    else
+    {
+      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+    }
+  }
+
+  /* Enable the encoder interface channels */
+  /* Enable the capture compare Interrupts 1 and/or 2 */
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
+      break;
+    }
+
+    default :
+    {
+      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
+      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
+      break;
+    }
+  }
+
+  /* Enable the Peripheral */
+  __HAL_TIM_ENABLE(htim);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the TIM Encoder Interface in interrupt mode.
+  * @param  htim TIM Encoder Interface handle
+  * @param  Channel TIM Channels to be disabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_Encoder_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
+
+  /* Disable the Input Capture channels 1 and 2
+    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
+  if (Channel == TIM_CHANNEL_1)
+  {
+    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
+
+    /* Disable the capture compare Interrupts 1 */
+    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
+  }
+  else if (Channel == TIM_CHANNEL_2)
+  {
+    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
+
+    /* Disable the capture compare Interrupts 2 */
+    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
+  }
+  else
+  {
+    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
+    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
+
+    /* Disable the capture compare Interrupts 1 and 2 */
+    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
+    __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
+  }
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM channel(s) state */
+  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
+  {
+    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+  }
+  else
+  {
+    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Starts the TIM Encoder Interface in DMA mode.
+  * @param  htim TIM Encoder Interface handle
+  * @param  Channel TIM Channels to be enabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
+  * @param  pData1 The destination Buffer address for IC1.
+  * @param  pData2 The destination Buffer address for IC2.
+  * @param  Length The length of data to be transferred from TIM peripheral to memory.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_Encoder_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData1,
+                                            uint32_t *pData2, uint16_t Length)
+{
+  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
+  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
+
+  /* Check the parameters */
+  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
+
+  /* Set the TIM channel(s) state */
+  if (Channel == TIM_CHANNEL_1)
+  {
+    if ((channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)
+        || (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY))
+    {
+      return HAL_BUSY;
+    }
+    else if ((channel_1_state == HAL_TIM_CHANNEL_STATE_READY)
+             && (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_READY))
+    {
+      if ((pData1 == NULL) || (Length == 0U))
+      {
+        return HAL_ERROR;
+      }
+      else
+      {
+        TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+        TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+      }
+    }
+    else
+    {
+      return HAL_ERROR;
+    }
+  }
+  else if (Channel == TIM_CHANNEL_2)
+  {
+    if ((channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY)
+        || (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY))
+    {
+      return HAL_BUSY;
+    }
+    else if ((channel_2_state == HAL_TIM_CHANNEL_STATE_READY)
+             && (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_READY))
+    {
+      if ((pData2 == NULL) || (Length == 0U))
+      {
+        return HAL_ERROR;
+      }
+      else
+      {
+        TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+        TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+      }
+    }
+    else
+    {
+      return HAL_ERROR;
+    }
+  }
+  else
+  {
+    if ((channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)
+        || (channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY)
+        || (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)
+        || (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_BUSY))
+    {
+      return HAL_BUSY;
+    }
+    else if ((channel_1_state == HAL_TIM_CHANNEL_STATE_READY)
+             && (channel_2_state == HAL_TIM_CHANNEL_STATE_READY)
+             && (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_READY)
+             && (complementary_channel_2_state == HAL_TIM_CHANNEL_STATE_READY))
+    {
+      if ((((pData1 == NULL) || (pData2 == NULL))) || (Length == 0U))
+      {
+        return HAL_ERROR;
+      }
+      else
+      {
+        TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+        TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+        TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+        TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+      }
+    }
+    else
+    {
+      return HAL_ERROR;
+    }
+  }
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Set the DMA capture callbacks */
+      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
+      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA stream */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData1,
+                           Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      /* Enable the TIM Input Capture DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
+
+      /* Enable the Capture compare channel */
+      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
+
+      /* Enable the Peripheral */
+      __HAL_TIM_ENABLE(htim);
+
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Set the DMA capture callbacks */
+      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
+      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError;
+      /* Enable the DMA stream */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData2,
+                           Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      /* Enable the TIM Input Capture  DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
+
+      /* Enable the Capture compare channel */
+      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
+
+      /* Enable the Peripheral */
+      __HAL_TIM_ENABLE(htim);
+
+      break;
+    }
+
+    default:
+    {
+      /* Set the DMA capture callbacks */
+      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
+      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA stream */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData1,
+                           Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+
+      /* Set the DMA capture callbacks */
+      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
+      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA stream */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData2,
+                           Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+
+      /* Enable the TIM Input Capture  DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
+      /* Enable the TIM Input Capture  DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
+
+      /* Enable the Capture compare channel */
+      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
+      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
+
+      /* Enable the Peripheral */
+      __HAL_TIM_ENABLE(htim);
+
+      break;
+    }
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the TIM Encoder Interface in DMA mode.
+  * @param  htim TIM Encoder Interface handle
+  * @param  Channel TIM Channels to be enabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_Encoder_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));
+
+  /* Disable the Input Capture channels 1 and 2
+    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
+  if (Channel == TIM_CHANNEL_1)
+  {
+    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
+
+    /* Disable the capture compare DMA Request 1 */
+    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
+    (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
+  }
+  else if (Channel == TIM_CHANNEL_2)
+  {
+    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
+
+    /* Disable the capture compare DMA Request 2 */
+    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
+    (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
+  }
+  else
+  {
+    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
+    TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
+
+    /* Disable the capture compare DMA Request 1 and 2 */
+    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
+    __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
+    (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
+    (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
+  }
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM channel(s) state */
+  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
+  {
+    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+  }
+  else
+  {
+    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+/** @defgroup TIM_Exported_Functions_Group7 TIM IRQ handler management
+  *  @brief    TIM IRQ handler management
+  *
+@verbatim
+  ==============================================================================
+                        ##### IRQ handler management #####
+  ==============================================================================
+  [..]
+    This section provides Timer IRQ handler function.
+
+@endverbatim
+  * @{
+  */
+/**
+  * @brief  This function handles TIM interrupts requests.
+  * @param  htim TIM  handle
+  * @retval None
+  */
+void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
+{
+  uint32_t itsource = htim->Instance->DIER;
+  uint32_t itflag   = htim->Instance->SR;
+
+  /* Capture compare 1 event */
+  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
+  {
+    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
+    {
+      {
+        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
+        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
+
+        /* Input capture event */
+        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
+        {
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+          htim->IC_CaptureCallback(htim);
+#else
+          HAL_TIM_IC_CaptureCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+        }
+        /* Output compare event */
+        else
+        {
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+          htim->OC_DelayElapsedCallback(htim);
+          htim->PWM_PulseFinishedCallback(htim);
+#else
+          HAL_TIM_OC_DelayElapsedCallback(htim);
+          HAL_TIM_PWM_PulseFinishedCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+        }
+        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
+      }
+    }
+  }
+  /* Capture compare 2 event */
+  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
+  {
+    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
+    {
+      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
+      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
+      /* Input capture event */
+      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
+      {
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+        htim->IC_CaptureCallback(htim);
+#else
+        HAL_TIM_IC_CaptureCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+      }
+      /* Output compare event */
+      else
+      {
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+        htim->OC_DelayElapsedCallback(htim);
+        htim->PWM_PulseFinishedCallback(htim);
+#else
+        HAL_TIM_OC_DelayElapsedCallback(htim);
+        HAL_TIM_PWM_PulseFinishedCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+      }
+      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
+    }
+  }
+  /* Capture compare 3 event */
+  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
+  {
+    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
+    {
+      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
+      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
+      /* Input capture event */
+      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
+      {
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+        htim->IC_CaptureCallback(htim);
+#else
+        HAL_TIM_IC_CaptureCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+      }
+      /* Output compare event */
+      else
+      {
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+        htim->OC_DelayElapsedCallback(htim);
+        htim->PWM_PulseFinishedCallback(htim);
+#else
+        HAL_TIM_OC_DelayElapsedCallback(htim);
+        HAL_TIM_PWM_PulseFinishedCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+      }
+      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
+    }
+  }
+  /* Capture compare 4 event */
+  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
+  {
+    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
+    {
+      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
+      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
+      /* Input capture event */
+      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
+      {
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+        htim->IC_CaptureCallback(htim);
+#else
+        HAL_TIM_IC_CaptureCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+      }
+      /* Output compare event */
+      else
+      {
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+        htim->OC_DelayElapsedCallback(htim);
+        htim->PWM_PulseFinishedCallback(htim);
+#else
+        HAL_TIM_OC_DelayElapsedCallback(htim);
+        HAL_TIM_PWM_PulseFinishedCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+      }
+      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
+    }
+  }
+  /* TIM Update event */
+  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
+  {
+    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
+    {
+      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+      htim->PeriodElapsedCallback(htim);
+#else
+      HAL_TIM_PeriodElapsedCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+    }
+  }
+  /* TIM Break input event */
+  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
+  {
+    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
+    {
+      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+      htim->BreakCallback(htim);
+#else
+      HAL_TIMEx_BreakCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+    }
+  }
+  /* TIM Trigger detection event */
+  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
+  {
+    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
+    {
+      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+      htim->TriggerCallback(htim);
+#else
+      HAL_TIM_TriggerCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+    }
+  }
+  /* TIM commutation event */
+  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
+  {
+    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
+    {
+      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+      htim->CommutationCallback(htim);
+#else
+      HAL_TIMEx_CommutCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+    }
+  }
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Exported_Functions_Group8 TIM Peripheral Control functions
+  *  @brief    TIM Peripheral Control functions
+  *
+@verbatim
+  ==============================================================================
+                   ##### Peripheral Control functions #####
+  ==============================================================================
+ [..]
+   This section provides functions allowing to:
+      (+) Configure The Input Output channels for OC, PWM, IC or One Pulse mode.
+      (+) Configure External Clock source.
+      (+) Configure Complementary channels, break features and dead time.
+      (+) Configure Master and the Slave synchronization.
+      (+) Configure the DMA Burst Mode.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Initializes the TIM Output Compare Channels according to the specified
+  *         parameters in the TIM_OC_InitTypeDef.
+  * @param  htim TIM Output Compare handle
+  * @param  sConfig TIM Output Compare configuration structure
+  * @param  Channel TIM Channels to configure
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
+                                           const TIM_OC_InitTypeDef *sConfig,
+                                           uint32_t Channel)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CHANNELS(Channel));
+  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
+  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
+
+  /* Process Locked */
+  __HAL_LOCK(htim);
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Check the parameters */
+      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
+
+      /* Configure the TIM Channel 1 in Output Compare */
+      TIM_OC1_SetConfig(htim->Instance, sConfig);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Check the parameters */
+      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
+
+      /* Configure the TIM Channel 2 in Output Compare */
+      TIM_OC2_SetConfig(htim->Instance, sConfig);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Check the parameters */
+      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
+
+      /* Configure the TIM Channel 3 in Output Compare */
+      TIM_OC3_SetConfig(htim->Instance, sConfig);
+      break;
+    }
+
+    case TIM_CHANNEL_4:
+    {
+      /* Check the parameters */
+      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
+
+      /* Configure the TIM Channel 4 in Output Compare */
+      TIM_OC4_SetConfig(htim->Instance, sConfig);
+      break;
+    }
+
+    default:
+      status = HAL_ERROR;
+      break;
+  }
+
+  __HAL_UNLOCK(htim);
+
+  return status;
+}
+
+/**
+  * @brief  Initializes the TIM Input Capture Channels according to the specified
+  *         parameters in the TIM_IC_InitTypeDef.
+  * @param  htim TIM IC handle
+  * @param  sConfig TIM Input Capture configuration structure
+  * @param  Channel TIM Channel to configure
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
+  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
+  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
+  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
+
+  /* Process Locked */
+  __HAL_LOCK(htim);
+
+  if (Channel == TIM_CHANNEL_1)
+  {
+    /* TI1 Configuration */
+    TIM_TI1_SetConfig(htim->Instance,
+                      sConfig->ICPolarity,
+                      sConfig->ICSelection,
+                      sConfig->ICFilter);
+
+    /* Reset the IC1PSC Bits */
+    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
+
+    /* Set the IC1PSC value */
+    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
+  }
+  else if (Channel == TIM_CHANNEL_2)
+  {
+    /* TI2 Configuration */
+    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
+
+    TIM_TI2_SetConfig(htim->Instance,
+                      sConfig->ICPolarity,
+                      sConfig->ICSelection,
+                      sConfig->ICFilter);
+
+    /* Reset the IC2PSC Bits */
+    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
+
+    /* Set the IC2PSC value */
+    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
+  }
+  else if (Channel == TIM_CHANNEL_3)
+  {
+    /* TI3 Configuration */
+    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
+
+    TIM_TI3_SetConfig(htim->Instance,
+                      sConfig->ICPolarity,
+                      sConfig->ICSelection,
+                      sConfig->ICFilter);
+
+    /* Reset the IC3PSC Bits */
+    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
+
+    /* Set the IC3PSC value */
+    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
+  }
+  else if (Channel == TIM_CHANNEL_4)
+  {
+    /* TI4 Configuration */
+    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
+
+    TIM_TI4_SetConfig(htim->Instance,
+                      sConfig->ICPolarity,
+                      sConfig->ICSelection,
+                      sConfig->ICFilter);
+
+    /* Reset the IC4PSC Bits */
+    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
+
+    /* Set the IC4PSC value */
+    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
+  }
+  else
+  {
+    status = HAL_ERROR;
+  }
+
+  __HAL_UNLOCK(htim);
+
+  return status;
+}
+
+/**
+  * @brief  Initializes the TIM PWM  channels according to the specified
+  *         parameters in the TIM_OC_InitTypeDef.
+  * @param  htim TIM PWM handle
+  * @param  sConfig TIM PWM configuration structure
+  * @param  Channel TIM Channels to be configured
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
+                                            const TIM_OC_InitTypeDef *sConfig,
+                                            uint32_t Channel)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CHANNELS(Channel));
+  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
+  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
+  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
+
+  /* Process Locked */
+  __HAL_LOCK(htim);
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Check the parameters */
+      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
+
+      /* Configure the Channel 1 in PWM mode */
+      TIM_OC1_SetConfig(htim->Instance, sConfig);
+
+      /* Set the Preload enable bit for channel1 */
+      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
+
+      /* Configure the Output Fast mode */
+      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
+      htim->Instance->CCMR1 |= sConfig->OCFastMode;
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Check the parameters */
+      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
+
+      /* Configure the Channel 2 in PWM mode */
+      TIM_OC2_SetConfig(htim->Instance, sConfig);
+
+      /* Set the Preload enable bit for channel2 */
+      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
+
+      /* Configure the Output Fast mode */
+      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
+      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Check the parameters */
+      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
+
+      /* Configure the Channel 3 in PWM mode */
+      TIM_OC3_SetConfig(htim->Instance, sConfig);
+
+      /* Set the Preload enable bit for channel3 */
+      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
+
+      /* Configure the Output Fast mode */
+      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
+      htim->Instance->CCMR2 |= sConfig->OCFastMode;
+      break;
+    }
+
+    case TIM_CHANNEL_4:
+    {
+      /* Check the parameters */
+      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
+
+      /* Configure the Channel 4 in PWM mode */
+      TIM_OC4_SetConfig(htim->Instance, sConfig);
+
+      /* Set the Preload enable bit for channel4 */
+      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
+
+      /* Configure the Output Fast mode */
+      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
+      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
+      break;
+    }
+
+    default:
+      status = HAL_ERROR;
+      break;
+  }
+
+  __HAL_UNLOCK(htim);
+
+  return status;
+}
+
+/**
+  * @brief  Initializes the TIM One Pulse Channels according to the specified
+  *         parameters in the TIM_OnePulse_InitTypeDef.
+  * @param  htim TIM One Pulse handle
+  * @param  sConfig TIM One Pulse configuration structure
+  * @param  OutputChannel TIM output channel to configure
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  * @param  InputChannel TIM input Channel to configure
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  * @note  To output a waveform with a minimum delay user can enable the fast
+  *        mode by calling the @ref __HAL_TIM_ENABLE_OCxFAST macro. Then CCx
+  *        output is forced in response to the edge detection on TIx input,
+  *        without taking in account the comparison.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_OnePulse_ConfigChannel(TIM_HandleTypeDef *htim,  TIM_OnePulse_InitTypeDef *sConfig,
+                                                 uint32_t OutputChannel,  uint32_t InputChannel)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+  TIM_OC_InitTypeDef temp1;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_OPM_CHANNELS(OutputChannel));
+  assert_param(IS_TIM_OPM_CHANNELS(InputChannel));
+
+  if (OutputChannel != InputChannel)
+  {
+    /* Process Locked */
+    __HAL_LOCK(htim);
+
+    htim->State = HAL_TIM_STATE_BUSY;
+
+    /* Extract the Output compare configuration from sConfig structure */
+    temp1.OCMode = sConfig->OCMode;
+    temp1.Pulse = sConfig->Pulse;
+    temp1.OCPolarity = sConfig->OCPolarity;
+    temp1.OCNPolarity = sConfig->OCNPolarity;
+    temp1.OCIdleState = sConfig->OCIdleState;
+    temp1.OCNIdleState = sConfig->OCNIdleState;
+
+    switch (OutputChannel)
+    {
+      case TIM_CHANNEL_1:
+      {
+        assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
+
+        TIM_OC1_SetConfig(htim->Instance, &temp1);
+        break;
+      }
+
+      case TIM_CHANNEL_2:
+      {
+        assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
+
+        TIM_OC2_SetConfig(htim->Instance, &temp1);
+        break;
+      }
+
+      default:
+        status = HAL_ERROR;
+        break;
+    }
+
+    if (status == HAL_OK)
+    {
+      switch (InputChannel)
+      {
+        case TIM_CHANNEL_1:
+        {
+          assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
+
+          TIM_TI1_SetConfig(htim->Instance, sConfig->ICPolarity,
+                            sConfig->ICSelection, sConfig->ICFilter);
+
+          /* Reset the IC1PSC Bits */
+          htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
+
+          /* Select the Trigger source */
+          htim->Instance->SMCR &= ~TIM_SMCR_TS;
+          htim->Instance->SMCR |= TIM_TS_TI1FP1;
+
+          /* Select the Slave Mode */
+          htim->Instance->SMCR &= ~TIM_SMCR_SMS;
+          htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;
+          break;
+        }
+
+        case TIM_CHANNEL_2:
+        {
+          assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
+
+          TIM_TI2_SetConfig(htim->Instance, sConfig->ICPolarity,
+                            sConfig->ICSelection, sConfig->ICFilter);
+
+          /* Reset the IC2PSC Bits */
+          htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
+
+          /* Select the Trigger source */
+          htim->Instance->SMCR &= ~TIM_SMCR_TS;
+          htim->Instance->SMCR |= TIM_TS_TI2FP2;
+
+          /* Select the Slave Mode */
+          htim->Instance->SMCR &= ~TIM_SMCR_SMS;
+          htim->Instance->SMCR |= TIM_SLAVEMODE_TRIGGER;
+          break;
+        }
+
+        default:
+          status = HAL_ERROR;
+          break;
+      }
+    }
+
+    htim->State = HAL_TIM_STATE_READY;
+
+    __HAL_UNLOCK(htim);
+
+    return status;
+  }
+  else
+  {
+    return HAL_ERROR;
+  }
+}
+
+/**
+  * @brief  Configure the DMA Burst to transfer Data from the memory to the TIM peripheral
+  * @param  htim TIM handle
+  * @param  BurstBaseAddress TIM Base address from where the DMA  will start the Data write
+  *         This parameter can be one of the following values:
+  *            @arg TIM_DMABASE_CR1
+  *            @arg TIM_DMABASE_CR2
+  *            @arg TIM_DMABASE_SMCR
+  *            @arg TIM_DMABASE_DIER
+  *            @arg TIM_DMABASE_SR
+  *            @arg TIM_DMABASE_EGR
+  *            @arg TIM_DMABASE_CCMR1
+  *            @arg TIM_DMABASE_CCMR2
+  *            @arg TIM_DMABASE_CCER
+  *            @arg TIM_DMABASE_CNT
+  *            @arg TIM_DMABASE_PSC
+  *            @arg TIM_DMABASE_ARR
+  *            @arg TIM_DMABASE_RCR
+  *            @arg TIM_DMABASE_CCR1
+  *            @arg TIM_DMABASE_CCR2
+  *            @arg TIM_DMABASE_CCR3
+  *            @arg TIM_DMABASE_CCR4
+  *            @arg TIM_DMABASE_BDTR
+  * @param  BurstRequestSrc TIM DMA Request sources
+  *         This parameter can be one of the following values:
+  *            @arg TIM_DMA_UPDATE: TIM update Interrupt source
+  *            @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source
+  *            @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source
+  *            @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source
+  *            @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source
+  *            @arg TIM_DMA_COM: TIM Commutation DMA source
+  *            @arg TIM_DMA_TRIGGER: TIM Trigger DMA source
+  * @param  BurstBuffer The Buffer address.
+  * @param  BurstLength DMA Burst length. This parameter can be one value
+  *         between: TIM_DMABURSTLENGTH_1TRANSFER and TIM_DMABURSTLENGTH_18TRANSFERS.
+  * @note   This function should be used only when BurstLength is equal to DMA data transfer length.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress,
+                                              uint32_t BurstRequestSrc, const uint32_t *BurstBuffer,
+                                              uint32_t  BurstLength)
+{
+  HAL_StatusTypeDef status;
+
+  status = HAL_TIM_DMABurst_MultiWriteStart(htim, BurstBaseAddress, BurstRequestSrc, BurstBuffer, BurstLength,
+                                            ((BurstLength) >> 8U) + 1U);
+
+
+
+  return status;
+}
+
+/**
+  * @brief  Configure the DMA Burst to transfer multiple Data from the memory to the TIM peripheral
+  * @param  htim TIM handle
+  * @param  BurstBaseAddress TIM Base address from where the DMA will start the Data write
+  *         This parameter can be one of the following values:
+  *            @arg TIM_DMABASE_CR1
+  *            @arg TIM_DMABASE_CR2
+  *            @arg TIM_DMABASE_SMCR
+  *            @arg TIM_DMABASE_DIER
+  *            @arg TIM_DMABASE_SR
+  *            @arg TIM_DMABASE_EGR
+  *            @arg TIM_DMABASE_CCMR1
+  *            @arg TIM_DMABASE_CCMR2
+  *            @arg TIM_DMABASE_CCER
+  *            @arg TIM_DMABASE_CNT
+  *            @arg TIM_DMABASE_PSC
+  *            @arg TIM_DMABASE_ARR
+  *            @arg TIM_DMABASE_RCR
+  *            @arg TIM_DMABASE_CCR1
+  *            @arg TIM_DMABASE_CCR2
+  *            @arg TIM_DMABASE_CCR3
+  *            @arg TIM_DMABASE_CCR4
+  *            @arg TIM_DMABASE_BDTR
+  * @param  BurstRequestSrc TIM DMA Request sources
+  *         This parameter can be one of the following values:
+  *            @arg TIM_DMA_UPDATE: TIM update Interrupt source
+  *            @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source
+  *            @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source
+  *            @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source
+  *            @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source
+  *            @arg TIM_DMA_COM: TIM Commutation DMA source
+  *            @arg TIM_DMA_TRIGGER: TIM Trigger DMA source
+  * @param  BurstBuffer The Buffer address.
+  * @param  BurstLength DMA Burst length. This parameter can be one value
+  *         between: TIM_DMABURSTLENGTH_1TRANSFER and TIM_DMABURSTLENGTH_18TRANSFERS.
+  * @param  DataLength Data length. This parameter can be one value
+  *         between 1 and 0xFFFF.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_DMABurst_MultiWriteStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress,
+                                                   uint32_t BurstRequestSrc, const uint32_t *BurstBuffer,
+                                                   uint32_t  BurstLength,  uint32_t  DataLength)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_DMABURST_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_DMA_BASE(BurstBaseAddress));
+  assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));
+  assert_param(IS_TIM_DMA_LENGTH(BurstLength));
+  assert_param(IS_TIM_DMA_DATA_LENGTH(DataLength));
+
+  if (htim->DMABurstState == HAL_DMA_BURST_STATE_BUSY)
+  {
+    return HAL_BUSY;
+  }
+  else if (htim->DMABurstState == HAL_DMA_BURST_STATE_READY)
+  {
+    if ((BurstBuffer == NULL) && (BurstLength > 0U))
+    {
+      return HAL_ERROR;
+    }
+    else
+    {
+      htim->DMABurstState = HAL_DMA_BURST_STATE_BUSY;
+    }
+  }
+  else
+  {
+    /* nothing to do */
+  }
+
+  switch (BurstRequestSrc)
+  {
+    case TIM_DMA_UPDATE:
+    {
+      /* Set the DMA Period elapsed callbacks */
+      htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
+      htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA stream */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)BurstBuffer,
+                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      break;
+    }
+    case TIM_DMA_CC1:
+    {
+      /* Set the DMA compare callbacks */
+      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
+      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA stream */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)BurstBuffer,
+                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      break;
+    }
+    case TIM_DMA_CC2:
+    {
+      /* Set the DMA compare callbacks */
+      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
+      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA stream */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)BurstBuffer,
+                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      break;
+    }
+    case TIM_DMA_CC3:
+    {
+      /* Set the DMA compare callbacks */
+      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
+      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA stream */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)BurstBuffer,
+                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      break;
+    }
+    case TIM_DMA_CC4:
+    {
+      /* Set the DMA compare callbacks */
+      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
+      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA stream */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)BurstBuffer,
+                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      break;
+    }
+    case TIM_DMA_COM:
+    {
+      /* Set the DMA commutation callbacks */
+      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback =  TIMEx_DMACommutationCplt;
+      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback =  TIMEx_DMACommutationHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA stream */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)BurstBuffer,
+                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      break;
+    }
+    case TIM_DMA_TRIGGER:
+    {
+      /* Set the DMA trigger callbacks */
+      htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt;
+      htim->hdma[TIM_DMA_ID_TRIGGER]->XferHalfCpltCallback = TIM_DMATriggerHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA stream */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)BurstBuffer,
+                           (uint32_t)&htim->Instance->DMAR, DataLength) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      break;
+    }
+    default:
+      status = HAL_ERROR;
+      break;
+  }
+
+  if (status == HAL_OK)
+  {
+    /* Configure the DMA Burst Mode */
+    htim->Instance->DCR = (BurstBaseAddress | BurstLength);
+    /* Enable the TIM DMA Request */
+    __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc);
+  }
+
+  /* Return function status */
+  return status;
+}
+
+/**
+  * @brief  Stops the TIM DMA Burst mode
+  * @param  htim TIM handle
+  * @param  BurstRequestSrc TIM DMA Request sources to disable
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_DMABurst_WriteStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));
+
+  /* Abort the DMA transfer (at least disable the DMA stream) */
+  switch (BurstRequestSrc)
+  {
+    case TIM_DMA_UPDATE:
+    {
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]);
+      break;
+    }
+    case TIM_DMA_CC1:
+    {
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
+      break;
+    }
+    case TIM_DMA_CC2:
+    {
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
+      break;
+    }
+    case TIM_DMA_CC3:
+    {
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
+      break;
+    }
+    case TIM_DMA_CC4:
+    {
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
+      break;
+    }
+    case TIM_DMA_COM:
+    {
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_COMMUTATION]);
+      break;
+    }
+    case TIM_DMA_TRIGGER:
+    {
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_TRIGGER]);
+      break;
+    }
+    default:
+      status = HAL_ERROR;
+      break;
+  }
+
+  if (status == HAL_OK)
+  {
+    /* Disable the TIM Update DMA request */
+    __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc);
+
+    /* Change the DMA burst operation state */
+    htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
+  }
+
+  /* Return function status */
+  return status;
+}
+
+/**
+  * @brief  Configure the DMA Burst to transfer Data from the TIM peripheral to the memory
+  * @param  htim TIM handle
+  * @param  BurstBaseAddress TIM Base address from where the DMA  will start the Data read
+  *         This parameter can be one of the following values:
+  *            @arg TIM_DMABASE_CR1
+  *            @arg TIM_DMABASE_CR2
+  *            @arg TIM_DMABASE_SMCR
+  *            @arg TIM_DMABASE_DIER
+  *            @arg TIM_DMABASE_SR
+  *            @arg TIM_DMABASE_EGR
+  *            @arg TIM_DMABASE_CCMR1
+  *            @arg TIM_DMABASE_CCMR2
+  *            @arg TIM_DMABASE_CCER
+  *            @arg TIM_DMABASE_CNT
+  *            @arg TIM_DMABASE_PSC
+  *            @arg TIM_DMABASE_ARR
+  *            @arg TIM_DMABASE_RCR
+  *            @arg TIM_DMABASE_CCR1
+  *            @arg TIM_DMABASE_CCR2
+  *            @arg TIM_DMABASE_CCR3
+  *            @arg TIM_DMABASE_CCR4
+  *            @arg TIM_DMABASE_BDTR
+  * @param  BurstRequestSrc TIM DMA Request sources
+  *         This parameter can be one of the following values:
+  *            @arg TIM_DMA_UPDATE: TIM update Interrupt source
+  *            @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source
+  *            @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source
+  *            @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source
+  *            @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source
+  *            @arg TIM_DMA_COM: TIM Commutation DMA source
+  *            @arg TIM_DMA_TRIGGER: TIM Trigger DMA source
+  * @param  BurstBuffer The Buffer address.
+  * @param  BurstLength DMA Burst length. This parameter can be one value
+  *         between: TIM_DMABURSTLENGTH_1TRANSFER and TIM_DMABURSTLENGTH_18TRANSFERS.
+  * @note   This function should be used only when BurstLength is equal to DMA data transfer length.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress,
+                                             uint32_t BurstRequestSrc, uint32_t  *BurstBuffer, uint32_t  BurstLength)
+{
+  HAL_StatusTypeDef status;
+
+  status = HAL_TIM_DMABurst_MultiReadStart(htim, BurstBaseAddress, BurstRequestSrc, BurstBuffer, BurstLength,
+                                           ((BurstLength) >> 8U) + 1U);
+
+
+  return status;
+}
+
+/**
+  * @brief  Configure the DMA Burst to transfer Data from the TIM peripheral to the memory
+  * @param  htim TIM handle
+  * @param  BurstBaseAddress TIM Base address from where the DMA  will start the Data read
+  *         This parameter can be one of the following values:
+  *            @arg TIM_DMABASE_CR1
+  *            @arg TIM_DMABASE_CR2
+  *            @arg TIM_DMABASE_SMCR
+  *            @arg TIM_DMABASE_DIER
+  *            @arg TIM_DMABASE_SR
+  *            @arg TIM_DMABASE_EGR
+  *            @arg TIM_DMABASE_CCMR1
+  *            @arg TIM_DMABASE_CCMR2
+  *            @arg TIM_DMABASE_CCER
+  *            @arg TIM_DMABASE_CNT
+  *            @arg TIM_DMABASE_PSC
+  *            @arg TIM_DMABASE_ARR
+  *            @arg TIM_DMABASE_RCR
+  *            @arg TIM_DMABASE_CCR1
+  *            @arg TIM_DMABASE_CCR2
+  *            @arg TIM_DMABASE_CCR3
+  *            @arg TIM_DMABASE_CCR4
+  *            @arg TIM_DMABASE_BDTR
+  * @param  BurstRequestSrc TIM DMA Request sources
+  *         This parameter can be one of the following values:
+  *            @arg TIM_DMA_UPDATE: TIM update Interrupt source
+  *            @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source
+  *            @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source
+  *            @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source
+  *            @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source
+  *            @arg TIM_DMA_COM: TIM Commutation DMA source
+  *            @arg TIM_DMA_TRIGGER: TIM Trigger DMA source
+  * @param  BurstBuffer The Buffer address.
+  * @param  BurstLength DMA Burst length. This parameter can be one value
+  *         between: TIM_DMABURSTLENGTH_1TRANSFER and TIM_DMABURSTLENGTH_18TRANSFERS.
+  * @param  DataLength Data length. This parameter can be one value
+  *         between 1 and 0xFFFF.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_DMABurst_MultiReadStart(TIM_HandleTypeDef *htim, uint32_t BurstBaseAddress,
+                                                  uint32_t BurstRequestSrc, uint32_t  *BurstBuffer,
+                                                  uint32_t  BurstLength, uint32_t  DataLength)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_DMABURST_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_DMA_BASE(BurstBaseAddress));
+  assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));
+  assert_param(IS_TIM_DMA_LENGTH(BurstLength));
+  assert_param(IS_TIM_DMA_DATA_LENGTH(DataLength));
+
+  if (htim->DMABurstState == HAL_DMA_BURST_STATE_BUSY)
+  {
+    return HAL_BUSY;
+  }
+  else if (htim->DMABurstState == HAL_DMA_BURST_STATE_READY)
+  {
+    if ((BurstBuffer == NULL) && (BurstLength > 0U))
+    {
+      return HAL_ERROR;
+    }
+    else
+    {
+      htim->DMABurstState = HAL_DMA_BURST_STATE_BUSY;
+    }
+  }
+  else
+  {
+    /* nothing to do */
+  }
+  switch (BurstRequestSrc)
+  {
+    case TIM_DMA_UPDATE:
+    {
+      /* Set the DMA Period elapsed callbacks */
+      htim->hdma[TIM_DMA_ID_UPDATE]->XferCpltCallback = TIM_DMAPeriodElapsedCplt;
+      htim->hdma[TIM_DMA_ID_UPDATE]->XferHalfCpltCallback = TIM_DMAPeriodElapsedHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_UPDATE]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA stream */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_UPDATE], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
+                           DataLength) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      break;
+    }
+    case TIM_DMA_CC1:
+    {
+      /* Set the DMA capture callbacks */
+      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
+      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA stream */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
+                           DataLength) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      break;
+    }
+    case TIM_DMA_CC2:
+    {
+      /* Set the DMA capture callbacks */
+      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
+      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA stream */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
+                           DataLength) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      break;
+    }
+    case TIM_DMA_CC3:
+    {
+      /* Set the DMA capture callbacks */
+      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
+      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA stream */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
+                           DataLength) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      break;
+    }
+    case TIM_DMA_CC4:
+    {
+      /* Set the DMA capture callbacks */
+      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
+      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA stream */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
+                           DataLength) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      break;
+    }
+    case TIM_DMA_COM:
+    {
+      /* Set the DMA commutation callbacks */
+      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback =  TIMEx_DMACommutationCplt;
+      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback =  TIMEx_DMACommutationHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA stream */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_COMMUTATION], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
+                           DataLength) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      break;
+    }
+    case TIM_DMA_TRIGGER:
+    {
+      /* Set the DMA trigger callbacks */
+      htim->hdma[TIM_DMA_ID_TRIGGER]->XferCpltCallback = TIM_DMATriggerCplt;
+      htim->hdma[TIM_DMA_ID_TRIGGER]->XferHalfCpltCallback = TIM_DMATriggerHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_TRIGGER]->XferErrorCallback = TIM_DMAError ;
+
+      /* Enable the DMA stream */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_TRIGGER], (uint32_t)&htim->Instance->DMAR, (uint32_t)BurstBuffer,
+                           DataLength) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      break;
+    }
+    default:
+      status = HAL_ERROR;
+      break;
+  }
+
+  if (status == HAL_OK)
+  {
+    /* Configure the DMA Burst Mode */
+    htim->Instance->DCR = (BurstBaseAddress | BurstLength);
+
+    /* Enable the TIM DMA Request */
+    __HAL_TIM_ENABLE_DMA(htim, BurstRequestSrc);
+  }
+
+  /* Return function status */
+  return status;
+}
+
+/**
+  * @brief  Stop the DMA burst reading
+  * @param  htim TIM handle
+  * @param  BurstRequestSrc TIM DMA Request sources to disable.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_DMABurst_ReadStop(TIM_HandleTypeDef *htim, uint32_t BurstRequestSrc)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_DMA_SOURCE(BurstRequestSrc));
+
+  /* Abort the DMA transfer (at least disable the DMA stream) */
+  switch (BurstRequestSrc)
+  {
+    case TIM_DMA_UPDATE:
+    {
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_UPDATE]);
+      break;
+    }
+    case TIM_DMA_CC1:
+    {
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
+      break;
+    }
+    case TIM_DMA_CC2:
+    {
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
+      break;
+    }
+    case TIM_DMA_CC3:
+    {
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
+      break;
+    }
+    case TIM_DMA_CC4:
+    {
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
+      break;
+    }
+    case TIM_DMA_COM:
+    {
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_COMMUTATION]);
+      break;
+    }
+    case TIM_DMA_TRIGGER:
+    {
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_TRIGGER]);
+      break;
+    }
+    default:
+      status = HAL_ERROR;
+      break;
+  }
+
+  if (status == HAL_OK)
+  {
+    /* Disable the TIM Update DMA request */
+    __HAL_TIM_DISABLE_DMA(htim, BurstRequestSrc);
+
+    /* Change the DMA burst operation state */
+    htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
+  }
+
+  /* Return function status */
+  return status;
+}
+
+/**
+  * @brief  Generate a software event
+  * @param  htim TIM handle
+  * @param  EventSource specifies the event source.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_EVENTSOURCE_UPDATE: Timer update Event source
+  *            @arg TIM_EVENTSOURCE_CC1: Timer Capture Compare 1 Event source
+  *            @arg TIM_EVENTSOURCE_CC2: Timer Capture Compare 2 Event source
+  *            @arg TIM_EVENTSOURCE_CC3: Timer Capture Compare 3 Event source
+  *            @arg TIM_EVENTSOURCE_CC4: Timer Capture Compare 4 Event source
+  *            @arg TIM_EVENTSOURCE_COM: Timer COM event source
+  *            @arg TIM_EVENTSOURCE_TRIGGER: Timer Trigger Event source
+  *            @arg TIM_EVENTSOURCE_BREAK: Timer Break event source
+  * @note   Basic timers can only generate an update event.
+  * @note   TIM_EVENTSOURCE_COM is relevant only with advanced timer instances.
+  * @note   TIM_EVENTSOURCE_BREAK are relevant only for timer instances
+  *         supporting a break input.
+  * @retval HAL status
+  */
+
+HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_EVENT_SOURCE(EventSource));
+
+  /* Process Locked */
+  __HAL_LOCK(htim);
+
+  /* Change the TIM state */
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  /* Set the event sources */
+  htim->Instance->EGR = EventSource;
+
+  /* Change the TIM state */
+  htim->State = HAL_TIM_STATE_READY;
+
+  __HAL_UNLOCK(htim);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Configures the OCRef clear feature
+  * @param  htim TIM handle
+  * @param  sClearInputConfig pointer to a TIM_ClearInputConfigTypeDef structure that
+  *         contains the OCREF clear feature and parameters for the TIM peripheral.
+  * @param  Channel specifies the TIM Channel
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1
+  *            @arg TIM_CHANNEL_2: TIM Channel 2
+  *            @arg TIM_CHANNEL_3: TIM Channel 3
+  *            @arg TIM_CHANNEL_4: TIM Channel 4
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_ConfigOCrefClear(TIM_HandleTypeDef *htim,
+                                           const TIM_ClearInputConfigTypeDef *sClearInputConfig,
+                                           uint32_t Channel)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_OCXREF_CLEAR_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_CLEARINPUT_SOURCE(sClearInputConfig->ClearInputSource));
+
+  /* Process Locked */
+  __HAL_LOCK(htim);
+
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  switch (sClearInputConfig->ClearInputSource)
+  {
+    case TIM_CLEARINPUTSOURCE_NONE:
+    {
+      /* Clear the OCREF clear selection bit and the the ETR Bits */
+      CLEAR_BIT(htim->Instance->SMCR, (TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP));
+      break;
+    }
+
+    case TIM_CLEARINPUTSOURCE_ETR:
+    {
+      /* Check the parameters */
+      assert_param(IS_TIM_CLEARINPUT_POLARITY(sClearInputConfig->ClearInputPolarity));
+      assert_param(IS_TIM_CLEARINPUT_PRESCALER(sClearInputConfig->ClearInputPrescaler));
+      assert_param(IS_TIM_CLEARINPUT_FILTER(sClearInputConfig->ClearInputFilter));
+
+      /* When OCRef clear feature is used with ETR source, ETR prescaler must be off */
+      if (sClearInputConfig->ClearInputPrescaler != TIM_CLEARINPUTPRESCALER_DIV1)
+      {
+        htim->State = HAL_TIM_STATE_READY;
+        __HAL_UNLOCK(htim);
+        return HAL_ERROR;
+      }
+
+      TIM_ETR_SetConfig(htim->Instance,
+                        sClearInputConfig->ClearInputPrescaler,
+                        sClearInputConfig->ClearInputPolarity,
+                        sClearInputConfig->ClearInputFilter);
+      break;
+    }
+
+    default:
+      status = HAL_ERROR;
+      break;
+  }
+
+  if (status == HAL_OK)
+  {
+    switch (Channel)
+    {
+      case TIM_CHANNEL_1:
+      {
+        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
+        {
+          /* Enable the OCREF clear feature for Channel 1 */
+          SET_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE);
+        }
+        else
+        {
+          /* Disable the OCREF clear feature for Channel 1 */
+          CLEAR_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC1CE);
+        }
+        break;
+      }
+      case TIM_CHANNEL_2:
+      {
+        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
+        {
+          /* Enable the OCREF clear feature for Channel 2 */
+          SET_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC2CE);
+        }
+        else
+        {
+          /* Disable the OCREF clear feature for Channel 2 */
+          CLEAR_BIT(htim->Instance->CCMR1, TIM_CCMR1_OC2CE);
+        }
+        break;
+      }
+      case TIM_CHANNEL_3:
+      {
+        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
+        {
+          /* Enable the OCREF clear feature for Channel 3 */
+          SET_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC3CE);
+        }
+        else
+        {
+          /* Disable the OCREF clear feature for Channel 3 */
+          CLEAR_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC3CE);
+        }
+        break;
+      }
+      case TIM_CHANNEL_4:
+      {
+        if (sClearInputConfig->ClearInputState != (uint32_t)DISABLE)
+        {
+          /* Enable the OCREF clear feature for Channel 4 */
+          SET_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC4CE);
+        }
+        else
+        {
+          /* Disable the OCREF clear feature for Channel 4 */
+          CLEAR_BIT(htim->Instance->CCMR2, TIM_CCMR2_OC4CE);
+        }
+        break;
+      }
+      default:
+        break;
+    }
+  }
+
+  htim->State = HAL_TIM_STATE_READY;
+
+  __HAL_UNLOCK(htim);
+
+  return status;
+}
+
+/**
+  * @brief   Configures the clock source to be used
+  * @param  htim TIM handle
+  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
+  *         contains the clock source information for the TIM peripheral.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+  uint32_t tmpsmcr;
+
+  /* Process Locked */
+  __HAL_LOCK(htim);
+
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
+
+  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
+  tmpsmcr = htim->Instance->SMCR;
+  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
+  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
+  htim->Instance->SMCR = tmpsmcr;
+
+  switch (sClockSourceConfig->ClockSource)
+  {
+    case TIM_CLOCKSOURCE_INTERNAL:
+    {
+      assert_param(IS_TIM_INSTANCE(htim->Instance));
+      break;
+    }
+
+    case TIM_CLOCKSOURCE_ETRMODE1:
+    {
+      /* Check whether or not the timer instance supports external trigger input mode 1 (ETRF)*/
+      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
+
+      /* Check ETR input conditioning related parameters */
+      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
+      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
+      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
+
+      /* Configure the ETR Clock source */
+      TIM_ETR_SetConfig(htim->Instance,
+                        sClockSourceConfig->ClockPrescaler,
+                        sClockSourceConfig->ClockPolarity,
+                        sClockSourceConfig->ClockFilter);
+
+      /* Select the External clock mode1 and the ETRF trigger */
+      tmpsmcr = htim->Instance->SMCR;
+      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
+      /* Write to TIMx SMCR */
+      htim->Instance->SMCR = tmpsmcr;
+      break;
+    }
+
+    case TIM_CLOCKSOURCE_ETRMODE2:
+    {
+      /* Check whether or not the timer instance supports external trigger input mode 2 (ETRF)*/
+      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
+
+      /* Check ETR input conditioning related parameters */
+      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
+      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
+      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
+
+      /* Configure the ETR Clock source */
+      TIM_ETR_SetConfig(htim->Instance,
+                        sClockSourceConfig->ClockPrescaler,
+                        sClockSourceConfig->ClockPolarity,
+                        sClockSourceConfig->ClockFilter);
+      /* Enable the External clock mode2 */
+      htim->Instance->SMCR |= TIM_SMCR_ECE;
+      break;
+    }
+
+    case TIM_CLOCKSOURCE_TI1:
+    {
+      /* Check whether or not the timer instance supports external clock mode 1 */
+      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
+
+      /* Check TI1 input conditioning related parameters */
+      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
+      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
+
+      TIM_TI1_ConfigInputStage(htim->Instance,
+                               sClockSourceConfig->ClockPolarity,
+                               sClockSourceConfig->ClockFilter);
+      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
+      break;
+    }
+
+    case TIM_CLOCKSOURCE_TI2:
+    {
+      /* Check whether or not the timer instance supports external clock mode 1 (ETRF)*/
+      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
+
+      /* Check TI2 input conditioning related parameters */
+      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
+      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
+
+      TIM_TI2_ConfigInputStage(htim->Instance,
+                               sClockSourceConfig->ClockPolarity,
+                               sClockSourceConfig->ClockFilter);
+      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
+      break;
+    }
+
+    case TIM_CLOCKSOURCE_TI1ED:
+    {
+      /* Check whether or not the timer instance supports external clock mode 1 */
+      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
+
+      /* Check TI1 input conditioning related parameters */
+      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
+      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
+
+      TIM_TI1_ConfigInputStage(htim->Instance,
+                               sClockSourceConfig->ClockPolarity,
+                               sClockSourceConfig->ClockFilter);
+      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
+      break;
+    }
+
+    case TIM_CLOCKSOURCE_ITR0:
+    case TIM_CLOCKSOURCE_ITR1:
+    case TIM_CLOCKSOURCE_ITR2:
+    case TIM_CLOCKSOURCE_ITR3:
+    {
+      /* Check whether or not the timer instance supports internal trigger input */
+      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
+
+      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
+      break;
+    }
+
+    default:
+      status = HAL_ERROR;
+      break;
+  }
+  htim->State = HAL_TIM_STATE_READY;
+
+  __HAL_UNLOCK(htim);
+
+  return status;
+}
+
+/**
+  * @brief  Selects the signal connected to the TI1 input: direct from CH1_input
+  *         or a XOR combination between CH1_input, CH2_input & CH3_input
+  * @param  htim TIM handle.
+  * @param  TI1_Selection Indicate whether or not channel 1 is connected to the
+  *         output of a XOR gate.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_TI1SELECTION_CH1: The TIMx_CH1 pin is connected to TI1 input
+  *            @arg TIM_TI1SELECTION_XORCOMBINATION: The TIMx_CH1, CH2 and CH3
+  *            pins are connected to the TI1 input (XOR combination)
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_ConfigTI1Input(TIM_HandleTypeDef *htim, uint32_t TI1_Selection)
+{
+  uint32_t tmpcr2;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_XOR_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_TI1SELECTION(TI1_Selection));
+
+  /* Get the TIMx CR2 register value */
+  tmpcr2 = htim->Instance->CR2;
+
+  /* Reset the TI1 selection */
+  tmpcr2 &= ~TIM_CR2_TI1S;
+
+  /* Set the TI1 selection */
+  tmpcr2 |= TI1_Selection;
+
+  /* Write to TIMxCR2 */
+  htim->Instance->CR2 = tmpcr2;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Configures the TIM in Slave mode
+  * @param  htim TIM handle.
+  * @param  sSlaveConfig pointer to a TIM_SlaveConfigTypeDef structure that
+  *         contains the selected trigger (internal trigger input, filtered
+  *         timer input or external trigger input) and the Slave mode
+  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
+  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));
+
+  __HAL_LOCK(htim);
+
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
+  {
+    htim->State = HAL_TIM_STATE_READY;
+    __HAL_UNLOCK(htim);
+    return HAL_ERROR;
+  }
+
+  /* Disable Trigger Interrupt */
+  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
+
+  /* Disable Trigger DMA request */
+  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
+
+  htim->State = HAL_TIM_STATE_READY;
+
+  __HAL_UNLOCK(htim);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Configures the TIM in Slave mode in interrupt mode
+  * @param  htim TIM handle.
+  * @param  sSlaveConfig pointer to a TIM_SlaveConfigTypeDef structure that
+  *         contains the selected trigger (internal trigger input, filtered
+  *         timer input or external trigger input) and the Slave mode
+  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro_IT(TIM_HandleTypeDef *htim,
+                                                const TIM_SlaveConfigTypeDef *sSlaveConfig)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
+  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));
+
+  __HAL_LOCK(htim);
+
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
+  {
+    htim->State = HAL_TIM_STATE_READY;
+    __HAL_UNLOCK(htim);
+    return HAL_ERROR;
+  }
+
+  /* Enable Trigger Interrupt */
+  __HAL_TIM_ENABLE_IT(htim, TIM_IT_TRIGGER);
+
+  /* Disable Trigger DMA request */
+  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
+
+  htim->State = HAL_TIM_STATE_READY;
+
+  __HAL_UNLOCK(htim);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Read the captured value from Capture Compare unit
+  * @param  htim TIM handle.
+  * @param  Channel TIM Channels to be enabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
+  * @retval Captured value
+  */
+uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  uint32_t tmpreg = 0U;
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Check the parameters */
+      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
+
+      /* Return the capture 1 value */
+      tmpreg =  htim->Instance->CCR1;
+
+      break;
+    }
+    case TIM_CHANNEL_2:
+    {
+      /* Check the parameters */
+      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
+
+      /* Return the capture 2 value */
+      tmpreg =   htim->Instance->CCR2;
+
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Check the parameters */
+      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
+
+      /* Return the capture 3 value */
+      tmpreg =   htim->Instance->CCR3;
+
+      break;
+    }
+
+    case TIM_CHANNEL_4:
+    {
+      /* Check the parameters */
+      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
+
+      /* Return the capture 4 value */
+      tmpreg =   htim->Instance->CCR4;
+
+      break;
+    }
+
+    default:
+      break;
+  }
+
+  return tmpreg;
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Exported_Functions_Group9 TIM Callbacks functions
+  *  @brief    TIM Callbacks functions
+  *
+@verbatim
+  ==============================================================================
+                        ##### TIM Callbacks functions #####
+  ==============================================================================
+ [..]
+   This section provides TIM callback functions:
+   (+) TIM Period elapsed callback
+   (+) TIM Output Compare callback
+   (+) TIM Input capture callback
+   (+) TIM Trigger callback
+   (+) TIM Error callback
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Period elapsed callback in non-blocking mode
+  * @param  htim TIM handle
+  * @retval None
+  */
+__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Period elapsed half complete callback in non-blocking mode
+  * @param  htim TIM handle
+  * @retval None
+  */
+__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Output Compare callback in non-blocking mode
+  * @param  htim TIM OC handle
+  * @retval None
+  */
+__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Input Capture callback in non-blocking mode
+  * @param  htim TIM IC handle
+  * @retval None
+  */
+__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Input Capture half complete callback in non-blocking mode
+  * @param  htim TIM IC handle
+  * @retval None
+  */
+__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  PWM Pulse finished callback in non-blocking mode
+  * @param  htim TIM handle
+  * @retval None
+  */
+__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  PWM Pulse finished half complete callback in non-blocking mode
+  * @param  htim TIM handle
+  * @retval None
+  */
+__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Hall Trigger detection callback in non-blocking mode
+  * @param  htim TIM handle
+  * @retval None
+  */
+__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_TriggerCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Hall Trigger detection half complete callback in non-blocking mode
+  * @param  htim TIM handle
+  * @retval None
+  */
+__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Timer error callback in non-blocking mode
+  * @param  htim TIM handle
+  * @retval None
+  */
+__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIM_ErrorCallback could be implemented in the user file
+   */
+}
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+/**
+  * @brief  Register a User TIM callback to be used instead of the weak predefined callback
+  * @param htim tim handle
+  * @param CallbackID ID of the callback to be registered
+  *        This parameter can be one of the following values:
+  *          @arg @ref HAL_TIM_BASE_MSPINIT_CB_ID Base MspInit Callback ID
+  *          @arg @ref HAL_TIM_BASE_MSPDEINIT_CB_ID Base MspDeInit Callback ID
+  *          @arg @ref HAL_TIM_IC_MSPINIT_CB_ID IC MspInit Callback ID
+  *          @arg @ref HAL_TIM_IC_MSPDEINIT_CB_ID IC MspDeInit Callback ID
+  *          @arg @ref HAL_TIM_OC_MSPINIT_CB_ID OC MspInit Callback ID
+  *          @arg @ref HAL_TIM_OC_MSPDEINIT_CB_ID OC MspDeInit Callback ID
+  *          @arg @ref HAL_TIM_PWM_MSPINIT_CB_ID PWM MspInit Callback ID
+  *          @arg @ref HAL_TIM_PWM_MSPDEINIT_CB_ID PWM MspDeInit Callback ID
+  *          @arg @ref HAL_TIM_ONE_PULSE_MSPINIT_CB_ID One Pulse MspInit Callback ID
+  *          @arg @ref HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID One Pulse MspDeInit Callback ID
+  *          @arg @ref HAL_TIM_ENCODER_MSPINIT_CB_ID Encoder MspInit Callback ID
+  *          @arg @ref HAL_TIM_ENCODER_MSPDEINIT_CB_ID Encoder MspDeInit Callback ID
+  *          @arg @ref HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID Hall Sensor MspInit Callback ID
+  *          @arg @ref HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID Hall Sensor MspDeInit Callback ID
+  *          @arg @ref HAL_TIM_PERIOD_ELAPSED_CB_ID Period Elapsed Callback ID
+  *          @arg @ref HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID Period Elapsed half complete Callback ID
+  *          @arg @ref HAL_TIM_TRIGGER_CB_ID Trigger Callback ID
+  *          @arg @ref HAL_TIM_TRIGGER_HALF_CB_ID Trigger half complete Callback ID
+  *          @arg @ref HAL_TIM_IC_CAPTURE_CB_ID Input Capture Callback ID
+  *          @arg @ref HAL_TIM_IC_CAPTURE_HALF_CB_ID Input Capture half complete Callback ID
+  *          @arg @ref HAL_TIM_OC_DELAY_ELAPSED_CB_ID Output Compare Delay Elapsed Callback ID
+  *          @arg @ref HAL_TIM_PWM_PULSE_FINISHED_CB_ID PWM Pulse Finished Callback ID
+  *          @arg @ref HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID PWM Pulse Finished half complete Callback ID
+  *          @arg @ref HAL_TIM_ERROR_CB_ID Error Callback ID
+  *          @arg @ref HAL_TIM_COMMUTATION_CB_ID Commutation Callback ID
+  *          @arg @ref HAL_TIM_COMMUTATION_HALF_CB_ID Commutation half complete Callback ID
+  *          @arg @ref HAL_TIM_BREAK_CB_ID Break Callback ID
+  *          @param pCallback pointer to the callback function
+  *          @retval status
+  */
+HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
+                                           pTIM_CallbackTypeDef pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  if (htim->State == HAL_TIM_STATE_READY)
+  {
+    switch (CallbackID)
+    {
+      case HAL_TIM_BASE_MSPINIT_CB_ID :
+        htim->Base_MspInitCallback                 = pCallback;
+        break;
+
+      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
+        htim->Base_MspDeInitCallback               = pCallback;
+        break;
+
+      case HAL_TIM_IC_MSPINIT_CB_ID :
+        htim->IC_MspInitCallback                   = pCallback;
+        break;
+
+      case HAL_TIM_IC_MSPDEINIT_CB_ID :
+        htim->IC_MspDeInitCallback                 = pCallback;
+        break;
+
+      case HAL_TIM_OC_MSPINIT_CB_ID :
+        htim->OC_MspInitCallback                   = pCallback;
+        break;
+
+      case HAL_TIM_OC_MSPDEINIT_CB_ID :
+        htim->OC_MspDeInitCallback                 = pCallback;
+        break;
+
+      case HAL_TIM_PWM_MSPINIT_CB_ID :
+        htim->PWM_MspInitCallback                  = pCallback;
+        break;
+
+      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
+        htim->PWM_MspDeInitCallback                = pCallback;
+        break;
+
+      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
+        htim->OnePulse_MspInitCallback             = pCallback;
+        break;
+
+      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
+        htim->OnePulse_MspDeInitCallback           = pCallback;
+        break;
+
+      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
+        htim->Encoder_MspInitCallback              = pCallback;
+        break;
+
+      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
+        htim->Encoder_MspDeInitCallback            = pCallback;
+        break;
+
+      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
+        htim->HallSensor_MspInitCallback           = pCallback;
+        break;
+
+      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
+        htim->HallSensor_MspDeInitCallback         = pCallback;
+        break;
+
+      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
+        htim->PeriodElapsedCallback                = pCallback;
+        break;
+
+      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
+        htim->PeriodElapsedHalfCpltCallback        = pCallback;
+        break;
+
+      case HAL_TIM_TRIGGER_CB_ID :
+        htim->TriggerCallback                      = pCallback;
+        break;
+
+      case HAL_TIM_TRIGGER_HALF_CB_ID :
+        htim->TriggerHalfCpltCallback              = pCallback;
+        break;
+
+      case HAL_TIM_IC_CAPTURE_CB_ID :
+        htim->IC_CaptureCallback                   = pCallback;
+        break;
+
+      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
+        htim->IC_CaptureHalfCpltCallback           = pCallback;
+        break;
+
+      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
+        htim->OC_DelayElapsedCallback              = pCallback;
+        break;
+
+      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
+        htim->PWM_PulseFinishedCallback            = pCallback;
+        break;
+
+      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
+        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
+        break;
+
+      case HAL_TIM_ERROR_CB_ID :
+        htim->ErrorCallback                        = pCallback;
+        break;
+
+      case HAL_TIM_COMMUTATION_CB_ID :
+        htim->CommutationCallback                  = pCallback;
+        break;
+
+      case HAL_TIM_COMMUTATION_HALF_CB_ID :
+        htim->CommutationHalfCpltCallback          = pCallback;
+        break;
+
+      case HAL_TIM_BREAK_CB_ID :
+        htim->BreakCallback                        = pCallback;
+        break;
+
+      default :
+        /* Return error status */
+        status = HAL_ERROR;
+        break;
+    }
+  }
+  else if (htim->State == HAL_TIM_STATE_RESET)
+  {
+    switch (CallbackID)
+    {
+      case HAL_TIM_BASE_MSPINIT_CB_ID :
+        htim->Base_MspInitCallback         = pCallback;
+        break;
+
+      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
+        htim->Base_MspDeInitCallback       = pCallback;
+        break;
+
+      case HAL_TIM_IC_MSPINIT_CB_ID :
+        htim->IC_MspInitCallback           = pCallback;
+        break;
+
+      case HAL_TIM_IC_MSPDEINIT_CB_ID :
+        htim->IC_MspDeInitCallback         = pCallback;
+        break;
+
+      case HAL_TIM_OC_MSPINIT_CB_ID :
+        htim->OC_MspInitCallback           = pCallback;
+        break;
+
+      case HAL_TIM_OC_MSPDEINIT_CB_ID :
+        htim->OC_MspDeInitCallback         = pCallback;
+        break;
+
+      case HAL_TIM_PWM_MSPINIT_CB_ID :
+        htim->PWM_MspInitCallback          = pCallback;
+        break;
+
+      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
+        htim->PWM_MspDeInitCallback        = pCallback;
+        break;
+
+      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
+        htim->OnePulse_MspInitCallback     = pCallback;
+        break;
+
+      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
+        htim->OnePulse_MspDeInitCallback   = pCallback;
+        break;
+
+      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
+        htim->Encoder_MspInitCallback      = pCallback;
+        break;
+
+      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
+        htim->Encoder_MspDeInitCallback    = pCallback;
+        break;
+
+      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
+        htim->HallSensor_MspInitCallback   = pCallback;
+        break;
+
+      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
+        htim->HallSensor_MspDeInitCallback = pCallback;
+        break;
+
+      default :
+        /* Return error status */
+        status = HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Return error status */
+    status = HAL_ERROR;
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Unregister a TIM callback
+  *         TIM callback is redirected to the weak predefined callback
+  * @param htim tim handle
+  * @param CallbackID ID of the callback to be unregistered
+  *        This parameter can be one of the following values:
+  *          @arg @ref HAL_TIM_BASE_MSPINIT_CB_ID Base MspInit Callback ID
+  *          @arg @ref HAL_TIM_BASE_MSPDEINIT_CB_ID Base MspDeInit Callback ID
+  *          @arg @ref HAL_TIM_IC_MSPINIT_CB_ID IC MspInit Callback ID
+  *          @arg @ref HAL_TIM_IC_MSPDEINIT_CB_ID IC MspDeInit Callback ID
+  *          @arg @ref HAL_TIM_OC_MSPINIT_CB_ID OC MspInit Callback ID
+  *          @arg @ref HAL_TIM_OC_MSPDEINIT_CB_ID OC MspDeInit Callback ID
+  *          @arg @ref HAL_TIM_PWM_MSPINIT_CB_ID PWM MspInit Callback ID
+  *          @arg @ref HAL_TIM_PWM_MSPDEINIT_CB_ID PWM MspDeInit Callback ID
+  *          @arg @ref HAL_TIM_ONE_PULSE_MSPINIT_CB_ID One Pulse MspInit Callback ID
+  *          @arg @ref HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID One Pulse MspDeInit Callback ID
+  *          @arg @ref HAL_TIM_ENCODER_MSPINIT_CB_ID Encoder MspInit Callback ID
+  *          @arg @ref HAL_TIM_ENCODER_MSPDEINIT_CB_ID Encoder MspDeInit Callback ID
+  *          @arg @ref HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID Hall Sensor MspInit Callback ID
+  *          @arg @ref HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID Hall Sensor MspDeInit Callback ID
+  *          @arg @ref HAL_TIM_PERIOD_ELAPSED_CB_ID Period Elapsed Callback ID
+  *          @arg @ref HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID Period Elapsed half complete Callback ID
+  *          @arg @ref HAL_TIM_TRIGGER_CB_ID Trigger Callback ID
+  *          @arg @ref HAL_TIM_TRIGGER_HALF_CB_ID Trigger half complete Callback ID
+  *          @arg @ref HAL_TIM_IC_CAPTURE_CB_ID Input Capture Callback ID
+  *          @arg @ref HAL_TIM_IC_CAPTURE_HALF_CB_ID Input Capture half complete Callback ID
+  *          @arg @ref HAL_TIM_OC_DELAY_ELAPSED_CB_ID Output Compare Delay Elapsed Callback ID
+  *          @arg @ref HAL_TIM_PWM_PULSE_FINISHED_CB_ID PWM Pulse Finished Callback ID
+  *          @arg @ref HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID PWM Pulse Finished half complete Callback ID
+  *          @arg @ref HAL_TIM_ERROR_CB_ID Error Callback ID
+  *          @arg @ref HAL_TIM_COMMUTATION_CB_ID Commutation Callback ID
+  *          @arg @ref HAL_TIM_COMMUTATION_HALF_CB_ID Commutation half complete Callback ID
+  *          @arg @ref HAL_TIM_BREAK_CB_ID Break Callback ID
+  *          @retval status
+  */
+HAL_StatusTypeDef HAL_TIM_UnRegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (htim->State == HAL_TIM_STATE_READY)
+  {
+    switch (CallbackID)
+    {
+      case HAL_TIM_BASE_MSPINIT_CB_ID :
+        /* Legacy weak Base MspInit Callback */
+        htim->Base_MspInitCallback              = HAL_TIM_Base_MspInit;
+        break;
+
+      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
+        /* Legacy weak Base Msp DeInit Callback */
+        htim->Base_MspDeInitCallback            = HAL_TIM_Base_MspDeInit;
+        break;
+
+      case HAL_TIM_IC_MSPINIT_CB_ID :
+        /* Legacy weak IC Msp Init Callback */
+        htim->IC_MspInitCallback                = HAL_TIM_IC_MspInit;
+        break;
+
+      case HAL_TIM_IC_MSPDEINIT_CB_ID :
+        /* Legacy weak IC Msp DeInit Callback */
+        htim->IC_MspDeInitCallback              = HAL_TIM_IC_MspDeInit;
+        break;
+
+      case HAL_TIM_OC_MSPINIT_CB_ID :
+        /* Legacy weak OC Msp Init Callback */
+        htim->OC_MspInitCallback                = HAL_TIM_OC_MspInit;
+        break;
+
+      case HAL_TIM_OC_MSPDEINIT_CB_ID :
+        /* Legacy weak OC Msp DeInit Callback */
+        htim->OC_MspDeInitCallback              = HAL_TIM_OC_MspDeInit;
+        break;
+
+      case HAL_TIM_PWM_MSPINIT_CB_ID :
+        /* Legacy weak PWM Msp Init Callback */
+        htim->PWM_MspInitCallback               = HAL_TIM_PWM_MspInit;
+        break;
+
+      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
+        /* Legacy weak PWM Msp DeInit Callback */
+        htim->PWM_MspDeInitCallback             = HAL_TIM_PWM_MspDeInit;
+        break;
+
+      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
+        /* Legacy weak One Pulse Msp Init Callback */
+        htim->OnePulse_MspInitCallback          = HAL_TIM_OnePulse_MspInit;
+        break;
+
+      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
+        /* Legacy weak One Pulse Msp DeInit Callback */
+        htim->OnePulse_MspDeInitCallback        = HAL_TIM_OnePulse_MspDeInit;
+        break;
+
+      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
+        /* Legacy weak Encoder Msp Init Callback */
+        htim->Encoder_MspInitCallback           = HAL_TIM_Encoder_MspInit;
+        break;
+
+      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
+        /* Legacy weak Encoder Msp DeInit Callback */
+        htim->Encoder_MspDeInitCallback         = HAL_TIM_Encoder_MspDeInit;
+        break;
+
+      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
+        /* Legacy weak Hall Sensor Msp Init Callback */
+        htim->HallSensor_MspInitCallback        = HAL_TIMEx_HallSensor_MspInit;
+        break;
+
+      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
+        /* Legacy weak Hall Sensor Msp DeInit Callback */
+        htim->HallSensor_MspDeInitCallback      = HAL_TIMEx_HallSensor_MspDeInit;
+        break;
+
+      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
+        /* Legacy weak Period Elapsed Callback */
+        htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
+        break;
+
+      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
+        /* Legacy weak Period Elapsed half complete Callback */
+        htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
+        break;
+
+      case HAL_TIM_TRIGGER_CB_ID :
+        /* Legacy weak Trigger Callback */
+        htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
+        break;
+
+      case HAL_TIM_TRIGGER_HALF_CB_ID :
+        /* Legacy weak Trigger half complete Callback */
+        htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
+        break;
+
+      case HAL_TIM_IC_CAPTURE_CB_ID :
+        /* Legacy weak IC Capture Callback */
+        htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
+        break;
+
+      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
+        /* Legacy weak IC Capture half complete Callback */
+        htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
+        break;
+
+      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
+        /* Legacy weak OC Delay Elapsed Callback */
+        htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
+        break;
+
+      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
+        /* Legacy weak PWM Pulse Finished Callback */
+        htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
+        break;
+
+      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
+        /* Legacy weak PWM Pulse Finished half complete Callback */
+        htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
+        break;
+
+      case HAL_TIM_ERROR_CB_ID :
+        /* Legacy weak Error Callback */
+        htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
+        break;
+
+      case HAL_TIM_COMMUTATION_CB_ID :
+        /* Legacy weak Commutation Callback */
+        htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
+        break;
+
+      case HAL_TIM_COMMUTATION_HALF_CB_ID :
+        /* Legacy weak Commutation half complete Callback */
+        htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
+        break;
+
+      case HAL_TIM_BREAK_CB_ID :
+        /* Legacy weak Break Callback */
+        htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
+        break;
+
+      default :
+        /* Return error status */
+        status = HAL_ERROR;
+        break;
+    }
+  }
+  else if (htim->State == HAL_TIM_STATE_RESET)
+  {
+    switch (CallbackID)
+    {
+      case HAL_TIM_BASE_MSPINIT_CB_ID :
+        /* Legacy weak Base MspInit Callback */
+        htim->Base_MspInitCallback         = HAL_TIM_Base_MspInit;
+        break;
+
+      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
+        /* Legacy weak Base Msp DeInit Callback */
+        htim->Base_MspDeInitCallback       = HAL_TIM_Base_MspDeInit;
+        break;
+
+      case HAL_TIM_IC_MSPINIT_CB_ID :
+        /* Legacy weak IC Msp Init Callback */
+        htim->IC_MspInitCallback           = HAL_TIM_IC_MspInit;
+        break;
+
+      case HAL_TIM_IC_MSPDEINIT_CB_ID :
+        /* Legacy weak IC Msp DeInit Callback */
+        htim->IC_MspDeInitCallback         = HAL_TIM_IC_MspDeInit;
+        break;
+
+      case HAL_TIM_OC_MSPINIT_CB_ID :
+        /* Legacy weak OC Msp Init Callback */
+        htim->OC_MspInitCallback           = HAL_TIM_OC_MspInit;
+        break;
+
+      case HAL_TIM_OC_MSPDEINIT_CB_ID :
+        /* Legacy weak OC Msp DeInit Callback */
+        htim->OC_MspDeInitCallback         = HAL_TIM_OC_MspDeInit;
+        break;
+
+      case HAL_TIM_PWM_MSPINIT_CB_ID :
+        /* Legacy weak PWM Msp Init Callback */
+        htim->PWM_MspInitCallback          = HAL_TIM_PWM_MspInit;
+        break;
+
+      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
+        /* Legacy weak PWM Msp DeInit Callback */
+        htim->PWM_MspDeInitCallback        = HAL_TIM_PWM_MspDeInit;
+        break;
+
+      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
+        /* Legacy weak One Pulse Msp Init Callback */
+        htim->OnePulse_MspInitCallback     = HAL_TIM_OnePulse_MspInit;
+        break;
+
+      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
+        /* Legacy weak One Pulse Msp DeInit Callback */
+        htim->OnePulse_MspDeInitCallback   = HAL_TIM_OnePulse_MspDeInit;
+        break;
+
+      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
+        /* Legacy weak Encoder Msp Init Callback */
+        htim->Encoder_MspInitCallback      = HAL_TIM_Encoder_MspInit;
+        break;
+
+      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
+        /* Legacy weak Encoder Msp DeInit Callback */
+        htim->Encoder_MspDeInitCallback    = HAL_TIM_Encoder_MspDeInit;
+        break;
+
+      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
+        /* Legacy weak Hall Sensor Msp Init Callback */
+        htim->HallSensor_MspInitCallback   = HAL_TIMEx_HallSensor_MspInit;
+        break;
+
+      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
+        /* Legacy weak Hall Sensor Msp DeInit Callback */
+        htim->HallSensor_MspDeInitCallback = HAL_TIMEx_HallSensor_MspDeInit;
+        break;
+
+      default :
+        /* Return error status */
+        status = HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Return error status */
+    status = HAL_ERROR;
+  }
+
+  return status;
+}
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Exported_Functions_Group10 TIM Peripheral State functions
+  *  @brief   TIM Peripheral State functions
+  *
+@verbatim
+  ==============================================================================
+                        ##### Peripheral State functions #####
+  ==============================================================================
+    [..]
+    This subsection permits to get in run-time the status of the peripheral
+    and the data flow.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Return the TIM Base handle state.
+  * @param  htim TIM Base handle
+  * @retval HAL state
+  */
+HAL_TIM_StateTypeDef HAL_TIM_Base_GetState(const TIM_HandleTypeDef *htim)
+{
+  return htim->State;
+}
+
+/**
+  * @brief  Return the TIM OC handle state.
+  * @param  htim TIM Output Compare handle
+  * @retval HAL state
+  */
+HAL_TIM_StateTypeDef HAL_TIM_OC_GetState(const TIM_HandleTypeDef *htim)
+{
+  return htim->State;
+}
+
+/**
+  * @brief  Return the TIM PWM handle state.
+  * @param  htim TIM handle
+  * @retval HAL state
+  */
+HAL_TIM_StateTypeDef HAL_TIM_PWM_GetState(const TIM_HandleTypeDef *htim)
+{
+  return htim->State;
+}
+
+/**
+  * @brief  Return the TIM Input Capture handle state.
+  * @param  htim TIM IC handle
+  * @retval HAL state
+  */
+HAL_TIM_StateTypeDef HAL_TIM_IC_GetState(const TIM_HandleTypeDef *htim)
+{
+  return htim->State;
+}
+
+/**
+  * @brief  Return the TIM One Pulse Mode handle state.
+  * @param  htim TIM OPM handle
+  * @retval HAL state
+  */
+HAL_TIM_StateTypeDef HAL_TIM_OnePulse_GetState(const TIM_HandleTypeDef *htim)
+{
+  return htim->State;
+}
+
+/**
+  * @brief  Return the TIM Encoder Mode handle state.
+  * @param  htim TIM Encoder Interface handle
+  * @retval HAL state
+  */
+HAL_TIM_StateTypeDef HAL_TIM_Encoder_GetState(const TIM_HandleTypeDef *htim)
+{
+  return htim->State;
+}
+
+/**
+  * @brief  Return the TIM Encoder Mode handle state.
+  * @param  htim TIM handle
+  * @retval Active channel
+  */
+HAL_TIM_ActiveChannel HAL_TIM_GetActiveChannel(const TIM_HandleTypeDef *htim)
+{
+  return htim->Channel;
+}
+
+/**
+  * @brief  Return actual state of the TIM channel.
+  * @param  htim TIM handle
+  * @param  Channel TIM Channel
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1
+  *            @arg TIM_CHANNEL_2: TIM Channel 2
+  *            @arg TIM_CHANNEL_3: TIM Channel 3
+  *            @arg TIM_CHANNEL_4: TIM Channel 4
+  *            @arg TIM_CHANNEL_5: TIM Channel 5
+  *            @arg TIM_CHANNEL_6: TIM Channel 6
+  * @retval TIM Channel state
+  */
+HAL_TIM_ChannelStateTypeDef HAL_TIM_GetChannelState(const TIM_HandleTypeDef *htim,  uint32_t Channel)
+{
+  HAL_TIM_ChannelStateTypeDef channel_state;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
+
+  channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
+
+  return channel_state;
+}
+
+/**
+  * @brief  Return actual state of a DMA burst operation.
+  * @param  htim TIM handle
+  * @retval DMA burst state
+  */
+HAL_TIM_DMABurstStateTypeDef HAL_TIM_DMABurstState(const TIM_HandleTypeDef *htim)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_DMABURST_INSTANCE(htim->Instance));
+
+  return htim->DMABurstState;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/** @defgroup TIM_Private_Functions TIM Private Functions
+  * @{
+  */
+
+/**
+  * @brief  TIM DMA error callback
+  * @param  hdma pointer to DMA handle.
+  * @retval None
+  */
+void TIM_DMAError(DMA_HandleTypeDef *hdma)
+{
+  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
+    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  }
+  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
+    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+  }
+  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
+    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
+  }
+  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
+    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
+  }
+  else
+  {
+    htim->State = HAL_TIM_STATE_READY;
+  }
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  htim->ErrorCallback(htim);
+#else
+  HAL_TIM_ErrorCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+
+  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
+}
+
+/**
+  * @brief  TIM DMA Delay Pulse complete callback.
+  * @param  hdma pointer to DMA handle.
+  * @retval None
+  */
+static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
+{
+  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
+
+    if (hdma->Init.Mode == DMA_NORMAL)
+    {
+      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+    }
+  }
+  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
+
+    if (hdma->Init.Mode == DMA_NORMAL)
+    {
+      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+    }
+  }
+  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
+
+    if (hdma->Init.Mode == DMA_NORMAL)
+    {
+      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
+    }
+  }
+  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
+
+    if (hdma->Init.Mode == DMA_NORMAL)
+    {
+      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
+    }
+  }
+  else
+  {
+    /* nothing to do */
+  }
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  htim->PWM_PulseFinishedCallback(htim);
+#else
+  HAL_TIM_PWM_PulseFinishedCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+
+  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
+}
+
+/**
+  * @brief  TIM DMA Delay Pulse half complete callback.
+  * @param  hdma pointer to DMA handle.
+  * @retval None
+  */
+void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
+{
+  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
+  }
+  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
+  }
+  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
+  }
+  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
+  }
+  else
+  {
+    /* nothing to do */
+  }
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  htim->PWM_PulseFinishedHalfCpltCallback(htim);
+#else
+  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+
+  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
+}
+
+/**
+  * @brief  TIM DMA Capture complete callback.
+  * @param  hdma pointer to DMA handle.
+  * @retval None
+  */
+void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
+{
+  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
+
+    if (hdma->Init.Mode == DMA_NORMAL)
+    {
+      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+    }
+  }
+  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
+
+    if (hdma->Init.Mode == DMA_NORMAL)
+    {
+      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+    }
+  }
+  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
+
+    if (hdma->Init.Mode == DMA_NORMAL)
+    {
+      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
+      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
+    }
+  }
+  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
+
+    if (hdma->Init.Mode == DMA_NORMAL)
+    {
+      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
+      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
+    }
+  }
+  else
+  {
+    /* nothing to do */
+  }
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  htim->IC_CaptureCallback(htim);
+#else
+  HAL_TIM_IC_CaptureCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+
+  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
+}
+
+/**
+  * @brief  TIM DMA Capture half complete callback.
+  * @param  hdma pointer to DMA handle.
+  * @retval None
+  */
+void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma)
+{
+  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
+  }
+  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
+  }
+  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
+  }
+  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
+  }
+  else
+  {
+    /* nothing to do */
+  }
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  htim->IC_CaptureHalfCpltCallback(htim);
+#else
+  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+
+  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
+}
+
+/**
+  * @brief  TIM DMA Period Elapse complete callback.
+  * @param  hdma pointer to DMA handle.
+  * @retval None
+  */
+static void TIM_DMAPeriodElapsedCplt(DMA_HandleTypeDef *hdma)
+{
+  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+  if (htim->hdma[TIM_DMA_ID_UPDATE]->Init.Mode == DMA_NORMAL)
+  {
+    htim->State = HAL_TIM_STATE_READY;
+  }
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  htim->PeriodElapsedCallback(htim);
+#else
+  HAL_TIM_PeriodElapsedCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  TIM DMA Period Elapse half complete callback.
+  * @param  hdma pointer to DMA handle.
+  * @retval None
+  */
+static void TIM_DMAPeriodElapsedHalfCplt(DMA_HandleTypeDef *hdma)
+{
+  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  htim->PeriodElapsedHalfCpltCallback(htim);
+#else
+  HAL_TIM_PeriodElapsedHalfCpltCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  TIM DMA Trigger callback.
+  * @param  hdma pointer to DMA handle.
+  * @retval None
+  */
+static void TIM_DMATriggerCplt(DMA_HandleTypeDef *hdma)
+{
+  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+  if (htim->hdma[TIM_DMA_ID_TRIGGER]->Init.Mode == DMA_NORMAL)
+  {
+    htim->State = HAL_TIM_STATE_READY;
+  }
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  htim->TriggerCallback(htim);
+#else
+  HAL_TIM_TriggerCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  TIM DMA Trigger half complete callback.
+  * @param  hdma pointer to DMA handle.
+  * @retval None
+  */
+static void TIM_DMATriggerHalfCplt(DMA_HandleTypeDef *hdma)
+{
+  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  htim->TriggerHalfCpltCallback(htim);
+#else
+  HAL_TIM_TriggerHalfCpltCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  Time Base configuration
+  * @param  TIMx TIM peripheral
+  * @param  Structure TIM Base configuration structure
+  * @retval None
+  */
+void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
+{
+  uint32_t tmpcr1;
+  tmpcr1 = TIMx->CR1;
+
+  /* Set TIM Time Base Unit parameters ---------------------------------------*/
+  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
+  {
+    /* Select the Counter Mode */
+    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
+    tmpcr1 |= Structure->CounterMode;
+  }
+
+  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
+  {
+    /* Set the clock division */
+    tmpcr1 &= ~TIM_CR1_CKD;
+    tmpcr1 |= (uint32_t)Structure->ClockDivision;
+  }
+
+  /* Set the auto-reload preload */
+  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
+
+  /* Set the Autoreload value */
+  TIMx->ARR = (uint32_t)Structure->Period ;
+
+  /* Set the Prescaler value */
+  TIMx->PSC = Structure->Prescaler;
+
+  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
+  {
+    /* Set the Repetition Counter value */
+    TIMx->RCR = Structure->RepetitionCounter;
+  }
+
+  /* Disable Update Event (UEV) with Update Generation (UG)
+     by changing Update Request Source (URS) to avoid Update flag (UIF) */
+  SET_BIT(TIMx->CR1, TIM_CR1_URS);
+
+  /* Generate an update event to reload the Prescaler
+     and the repetition counter (only for advanced timer) value immediately */
+  TIMx->EGR = TIM_EGR_UG;
+
+  TIMx->CR1 = tmpcr1;
+}
+
+/**
+  * @brief  Timer Output Compare 1 configuration
+  * @param  TIMx to select the TIM peripheral
+  * @param  OC_Config The output configuration structure
+  * @retval None
+  */
+static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
+{
+  uint32_t tmpccmrx;
+  uint32_t tmpccer;
+  uint32_t tmpcr2;
+
+  /* Get the TIMx CCER register value */
+  tmpccer = TIMx->CCER;
+
+  /* Disable the Channel 1: Reset the CC1E Bit */
+  TIMx->CCER &= ~TIM_CCER_CC1E;
+
+  /* Get the TIMx CR2 register value */
+  tmpcr2 =  TIMx->CR2;
+
+  /* Get the TIMx CCMR1 register value */
+  tmpccmrx = TIMx->CCMR1;
+
+  /* Reset the Output Compare Mode Bits */
+  tmpccmrx &= ~TIM_CCMR1_OC1M;
+  tmpccmrx &= ~TIM_CCMR1_CC1S;
+  /* Select the Output Compare Mode */
+  tmpccmrx |= OC_Config->OCMode;
+
+  /* Reset the Output Polarity level */
+  tmpccer &= ~TIM_CCER_CC1P;
+  /* Set the Output Compare Polarity */
+  tmpccer |= OC_Config->OCPolarity;
+
+  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
+  {
+    /* Check parameters */
+    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
+
+    /* Reset the Output N Polarity level */
+    tmpccer &= ~TIM_CCER_CC1NP;
+    /* Set the Output N Polarity */
+    tmpccer |= OC_Config->OCNPolarity;
+    /* Reset the Output N State */
+    tmpccer &= ~TIM_CCER_CC1NE;
+  }
+
+  if (IS_TIM_BREAK_INSTANCE(TIMx))
+  {
+    /* Check parameters */
+    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
+    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
+
+    /* Reset the Output Compare and Output Compare N IDLE State */
+    tmpcr2 &= ~TIM_CR2_OIS1;
+    tmpcr2 &= ~TIM_CR2_OIS1N;
+    /* Set the Output Idle state */
+    tmpcr2 |= OC_Config->OCIdleState;
+    /* Set the Output N Idle state */
+    tmpcr2 |= OC_Config->OCNIdleState;
+  }
+
+  /* Write to TIMx CR2 */
+  TIMx->CR2 = tmpcr2;
+
+  /* Write to TIMx CCMR1 */
+  TIMx->CCMR1 = tmpccmrx;
+
+  /* Set the Capture Compare Register value */
+  TIMx->CCR1 = OC_Config->Pulse;
+
+  /* Write to TIMx CCER */
+  TIMx->CCER = tmpccer;
+}
+
+/**
+  * @brief  Timer Output Compare 2 configuration
+  * @param  TIMx to select the TIM peripheral
+  * @param  OC_Config The output configuration structure
+  * @retval None
+  */
+void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
+{
+  uint32_t tmpccmrx;
+  uint32_t tmpccer;
+  uint32_t tmpcr2;
+
+  /* Get the TIMx CCER register value */
+  tmpccer = TIMx->CCER;
+
+  /* Disable the Channel 2: Reset the CC2E Bit */
+  TIMx->CCER &= ~TIM_CCER_CC2E;
+
+  /* Get the TIMx CR2 register value */
+  tmpcr2 =  TIMx->CR2;
+
+  /* Get the TIMx CCMR1 register value */
+  tmpccmrx = TIMx->CCMR1;
+
+  /* Reset the Output Compare mode and Capture/Compare selection Bits */
+  tmpccmrx &= ~TIM_CCMR1_OC2M;
+  tmpccmrx &= ~TIM_CCMR1_CC2S;
+
+  /* Select the Output Compare Mode */
+  tmpccmrx |= (OC_Config->OCMode << 8U);
+
+  /* Reset the Output Polarity level */
+  tmpccer &= ~TIM_CCER_CC2P;
+  /* Set the Output Compare Polarity */
+  tmpccer |= (OC_Config->OCPolarity << 4U);
+
+  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
+  {
+    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
+
+    /* Reset the Output N Polarity level */
+    tmpccer &= ~TIM_CCER_CC2NP;
+    /* Set the Output N Polarity */
+    tmpccer |= (OC_Config->OCNPolarity << 4U);
+    /* Reset the Output N State */
+    tmpccer &= ~TIM_CCER_CC2NE;
+  }
+
+  if (IS_TIM_BREAK_INSTANCE(TIMx))
+  {
+    /* Check parameters */
+    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
+    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
+
+    /* Reset the Output Compare and Output Compare N IDLE State */
+    tmpcr2 &= ~TIM_CR2_OIS2;
+    tmpcr2 &= ~TIM_CR2_OIS2N;
+    /* Set the Output Idle state */
+    tmpcr2 |= (OC_Config->OCIdleState << 2U);
+    /* Set the Output N Idle state */
+    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
+  }
+
+  /* Write to TIMx CR2 */
+  TIMx->CR2 = tmpcr2;
+
+  /* Write to TIMx CCMR1 */
+  TIMx->CCMR1 = tmpccmrx;
+
+  /* Set the Capture Compare Register value */
+  TIMx->CCR2 = OC_Config->Pulse;
+
+  /* Write to TIMx CCER */
+  TIMx->CCER = tmpccer;
+}
+
+/**
+  * @brief  Timer Output Compare 3 configuration
+  * @param  TIMx to select the TIM peripheral
+  * @param  OC_Config The output configuration structure
+  * @retval None
+  */
+static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
+{
+  uint32_t tmpccmrx;
+  uint32_t tmpccer;
+  uint32_t tmpcr2;
+
+  /* Get the TIMx CCER register value */
+  tmpccer = TIMx->CCER;
+
+  /* Disable the Channel 3: Reset the CC2E Bit */
+  TIMx->CCER &= ~TIM_CCER_CC3E;
+
+  /* Get the TIMx CR2 register value */
+  tmpcr2 =  TIMx->CR2;
+
+  /* Get the TIMx CCMR2 register value */
+  tmpccmrx = TIMx->CCMR2;
+
+  /* Reset the Output Compare mode and Capture/Compare selection Bits */
+  tmpccmrx &= ~TIM_CCMR2_OC3M;
+  tmpccmrx &= ~TIM_CCMR2_CC3S;
+  /* Select the Output Compare Mode */
+  tmpccmrx |= OC_Config->OCMode;
+
+  /* Reset the Output Polarity level */
+  tmpccer &= ~TIM_CCER_CC3P;
+  /* Set the Output Compare Polarity */
+  tmpccer |= (OC_Config->OCPolarity << 8U);
+
+  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
+  {
+    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
+
+    /* Reset the Output N Polarity level */
+    tmpccer &= ~TIM_CCER_CC3NP;
+    /* Set the Output N Polarity */
+    tmpccer |= (OC_Config->OCNPolarity << 8U);
+    /* Reset the Output N State */
+    tmpccer &= ~TIM_CCER_CC3NE;
+  }
+
+  if (IS_TIM_BREAK_INSTANCE(TIMx))
+  {
+    /* Check parameters */
+    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
+    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
+
+    /* Reset the Output Compare and Output Compare N IDLE State */
+    tmpcr2 &= ~TIM_CR2_OIS3;
+    tmpcr2 &= ~TIM_CR2_OIS3N;
+    /* Set the Output Idle state */
+    tmpcr2 |= (OC_Config->OCIdleState << 4U);
+    /* Set the Output N Idle state */
+    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
+  }
+
+  /* Write to TIMx CR2 */
+  TIMx->CR2 = tmpcr2;
+
+  /* Write to TIMx CCMR2 */
+  TIMx->CCMR2 = tmpccmrx;
+
+  /* Set the Capture Compare Register value */
+  TIMx->CCR3 = OC_Config->Pulse;
+
+  /* Write to TIMx CCER */
+  TIMx->CCER = tmpccer;
+}
+
+/**
+  * @brief  Timer Output Compare 4 configuration
+  * @param  TIMx to select the TIM peripheral
+  * @param  OC_Config The output configuration structure
+  * @retval None
+  */
+static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
+{
+  uint32_t tmpccmrx;
+  uint32_t tmpccer;
+  uint32_t tmpcr2;
+
+  /* Get the TIMx CCER register value */
+  tmpccer = TIMx->CCER;
+
+  /* Disable the Channel 4: Reset the CC4E Bit */
+  TIMx->CCER &= ~TIM_CCER_CC4E;
+
+  /* Get the TIMx CR2 register value */
+  tmpcr2 =  TIMx->CR2;
+
+  /* Get the TIMx CCMR2 register value */
+  tmpccmrx = TIMx->CCMR2;
+
+  /* Reset the Output Compare mode and Capture/Compare selection Bits */
+  tmpccmrx &= ~TIM_CCMR2_OC4M;
+  tmpccmrx &= ~TIM_CCMR2_CC4S;
+
+  /* Select the Output Compare Mode */
+  tmpccmrx |= (OC_Config->OCMode << 8U);
+
+  /* Reset the Output Polarity level */
+  tmpccer &= ~TIM_CCER_CC4P;
+  /* Set the Output Compare Polarity */
+  tmpccer |= (OC_Config->OCPolarity << 12U);
+
+  if (IS_TIM_BREAK_INSTANCE(TIMx))
+  {
+    /* Check parameters */
+    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
+
+    /* Reset the Output Compare IDLE State */
+    tmpcr2 &= ~TIM_CR2_OIS4;
+
+    /* Set the Output Idle state */
+    tmpcr2 |= (OC_Config->OCIdleState << 6U);
+  }
+
+  /* Write to TIMx CR2 */
+  TIMx->CR2 = tmpcr2;
+
+  /* Write to TIMx CCMR2 */
+  TIMx->CCMR2 = tmpccmrx;
+
+  /* Set the Capture Compare Register value */
+  TIMx->CCR4 = OC_Config->Pulse;
+
+  /* Write to TIMx CCER */
+  TIMx->CCER = tmpccer;
+}
+
+/**
+  * @brief  Slave Timer configuration function
+  * @param  htim TIM handle
+  * @param  sSlaveConfig Slave timer configuration
+  * @retval None
+  */
+static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
+                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+  uint32_t tmpsmcr;
+  uint32_t tmpccmr1;
+  uint32_t tmpccer;
+
+  /* Get the TIMx SMCR register value */
+  tmpsmcr = htim->Instance->SMCR;
+
+  /* Reset the Trigger Selection Bits */
+  tmpsmcr &= ~TIM_SMCR_TS;
+  /* Set the Input Trigger source */
+  tmpsmcr |= sSlaveConfig->InputTrigger;
+
+  /* Reset the slave mode Bits */
+  tmpsmcr &= ~TIM_SMCR_SMS;
+  /* Set the slave mode */
+  tmpsmcr |= sSlaveConfig->SlaveMode;
+
+  /* Write to TIMx SMCR */
+  htim->Instance->SMCR = tmpsmcr;
+
+  /* Configure the trigger prescaler, filter, and polarity */
+  switch (sSlaveConfig->InputTrigger)
+  {
+    case TIM_TS_ETRF:
+    {
+      /* Check the parameters */
+      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
+      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
+      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
+      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
+      /* Configure the ETR Trigger source */
+      TIM_ETR_SetConfig(htim->Instance,
+                        sSlaveConfig->TriggerPrescaler,
+                        sSlaveConfig->TriggerPolarity,
+                        sSlaveConfig->TriggerFilter);
+      break;
+    }
+
+    case TIM_TS_TI1F_ED:
+    {
+      /* Check the parameters */
+      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
+      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
+
+      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
+      {
+        return HAL_ERROR;
+      }
+
+      /* Disable the Channel 1: Reset the CC1E Bit */
+      tmpccer = htim->Instance->CCER;
+      htim->Instance->CCER &= ~TIM_CCER_CC1E;
+      tmpccmr1 = htim->Instance->CCMR1;
+
+      /* Set the filter */
+      tmpccmr1 &= ~TIM_CCMR1_IC1F;
+      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
+
+      /* Write to TIMx CCMR1 and CCER registers */
+      htim->Instance->CCMR1 = tmpccmr1;
+      htim->Instance->CCER = tmpccer;
+      break;
+    }
+
+    case TIM_TS_TI1FP1:
+    {
+      /* Check the parameters */
+      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
+      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
+      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
+
+      /* Configure TI1 Filter and Polarity */
+      TIM_TI1_ConfigInputStage(htim->Instance,
+                               sSlaveConfig->TriggerPolarity,
+                               sSlaveConfig->TriggerFilter);
+      break;
+    }
+
+    case TIM_TS_TI2FP2:
+    {
+      /* Check the parameters */
+      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
+      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
+      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
+
+      /* Configure TI2 Filter and Polarity */
+      TIM_TI2_ConfigInputStage(htim->Instance,
+                               sSlaveConfig->TriggerPolarity,
+                               sSlaveConfig->TriggerFilter);
+      break;
+    }
+
+    case TIM_TS_ITR0:
+    case TIM_TS_ITR1:
+    case TIM_TS_ITR2:
+    case TIM_TS_ITR3:
+    {
+      /* Check the parameter */
+      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
+      break;
+    }
+
+    default:
+      status = HAL_ERROR;
+      break;
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Configure the TI1 as Input.
+  * @param  TIMx to select the TIM peripheral.
+  * @param  TIM_ICPolarity The Input Polarity.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_ICPOLARITY_RISING
+  *            @arg TIM_ICPOLARITY_FALLING
+  *            @arg TIM_ICPOLARITY_BOTHEDGE
+  * @param  TIM_ICSelection specifies the input to be used.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_ICSELECTION_DIRECTTI: TIM Input 1 is selected to be connected to IC1.
+  *            @arg TIM_ICSELECTION_INDIRECTTI: TIM Input 1 is selected to be connected to IC2.
+  *            @arg TIM_ICSELECTION_TRC: TIM Input 1 is selected to be connected to TRC.
+  * @param  TIM_ICFilter Specifies the Input Capture Filter.
+  *          This parameter must be a value between 0x00 and 0x0F.
+  * @retval None
+  * @note TIM_ICFilter and TIM_ICPolarity are not used in INDIRECT mode as TI2FP1
+  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
+  *        protected against un-initialized filter and polarity values.
+  */
+void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
+                       uint32_t TIM_ICFilter)
+{
+  uint32_t tmpccmr1;
+  uint32_t tmpccer;
+
+  /* Disable the Channel 1: Reset the CC1E Bit */
+  tmpccer = TIMx->CCER;
+  TIMx->CCER &= ~TIM_CCER_CC1E;
+  tmpccmr1 = TIMx->CCMR1;
+
+  /* Select the Input */
+  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
+  {
+    tmpccmr1 &= ~TIM_CCMR1_CC1S;
+    tmpccmr1 |= TIM_ICSelection;
+  }
+  else
+  {
+    tmpccmr1 |= TIM_CCMR1_CC1S_0;
+  }
+
+  /* Set the filter */
+  tmpccmr1 &= ~TIM_CCMR1_IC1F;
+  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
+
+  /* Select the Polarity and set the CC1E Bit */
+  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
+  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
+
+  /* Write to TIMx CCMR1 and CCER registers */
+  TIMx->CCMR1 = tmpccmr1;
+  TIMx->CCER = tmpccer;
+}
+
+/**
+  * @brief  Configure the Polarity and Filter for TI1.
+  * @param  TIMx to select the TIM peripheral.
+  * @param  TIM_ICPolarity The Input Polarity.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_ICPOLARITY_RISING
+  *            @arg TIM_ICPOLARITY_FALLING
+  *            @arg TIM_ICPOLARITY_BOTHEDGE
+  * @param  TIM_ICFilter Specifies the Input Capture Filter.
+  *          This parameter must be a value between 0x00 and 0x0F.
+  * @retval None
+  */
+static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
+{
+  uint32_t tmpccmr1;
+  uint32_t tmpccer;
+
+  /* Disable the Channel 1: Reset the CC1E Bit */
+  tmpccer = TIMx->CCER;
+  TIMx->CCER &= ~TIM_CCER_CC1E;
+  tmpccmr1 = TIMx->CCMR1;
+
+  /* Set the filter */
+  tmpccmr1 &= ~TIM_CCMR1_IC1F;
+  tmpccmr1 |= (TIM_ICFilter << 4U);
+
+  /* Select the Polarity and set the CC1E Bit */
+  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
+  tmpccer |= TIM_ICPolarity;
+
+  /* Write to TIMx CCMR1 and CCER registers */
+  TIMx->CCMR1 = tmpccmr1;
+  TIMx->CCER = tmpccer;
+}
+
+/**
+  * @brief  Configure the TI2 as Input.
+  * @param  TIMx to select the TIM peripheral
+  * @param  TIM_ICPolarity The Input Polarity.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_ICPOLARITY_RISING
+  *            @arg TIM_ICPOLARITY_FALLING
+  *            @arg TIM_ICPOLARITY_BOTHEDGE
+  * @param  TIM_ICSelection specifies the input to be used.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_ICSELECTION_DIRECTTI: TIM Input 2 is selected to be connected to IC2.
+  *            @arg TIM_ICSELECTION_INDIRECTTI: TIM Input 2 is selected to be connected to IC1.
+  *            @arg TIM_ICSELECTION_TRC: TIM Input 2 is selected to be connected to TRC.
+  * @param  TIM_ICFilter Specifies the Input Capture Filter.
+  *          This parameter must be a value between 0x00 and 0x0F.
+  * @retval None
+  * @note TIM_ICFilter and TIM_ICPolarity are not used in INDIRECT mode as TI1FP2
+  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
+  *        protected against un-initialized filter and polarity values.
+  */
+static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
+                              uint32_t TIM_ICFilter)
+{
+  uint32_t tmpccmr1;
+  uint32_t tmpccer;
+
+  /* Disable the Channel 2: Reset the CC2E Bit */
+  tmpccer = TIMx->CCER;
+  TIMx->CCER &= ~TIM_CCER_CC2E;
+  tmpccmr1 = TIMx->CCMR1;
+
+  /* Select the Input */
+  tmpccmr1 &= ~TIM_CCMR1_CC2S;
+  tmpccmr1 |= (TIM_ICSelection << 8U);
+
+  /* Set the filter */
+  tmpccmr1 &= ~TIM_CCMR1_IC2F;
+  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
+
+  /* Select the Polarity and set the CC2E Bit */
+  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
+  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
+
+  /* Write to TIMx CCMR1 and CCER registers */
+  TIMx->CCMR1 = tmpccmr1 ;
+  TIMx->CCER = tmpccer;
+}
+
+/**
+  * @brief  Configure the Polarity and Filter for TI2.
+  * @param  TIMx to select the TIM peripheral.
+  * @param  TIM_ICPolarity The Input Polarity.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_ICPOLARITY_RISING
+  *            @arg TIM_ICPOLARITY_FALLING
+  *            @arg TIM_ICPOLARITY_BOTHEDGE
+  * @param  TIM_ICFilter Specifies the Input Capture Filter.
+  *          This parameter must be a value between 0x00 and 0x0F.
+  * @retval None
+  */
+static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
+{
+  uint32_t tmpccmr1;
+  uint32_t tmpccer;
+
+  /* Disable the Channel 2: Reset the CC2E Bit */
+  tmpccer = TIMx->CCER;
+  TIMx->CCER &= ~TIM_CCER_CC2E;
+  tmpccmr1 = TIMx->CCMR1;
+
+  /* Set the filter */
+  tmpccmr1 &= ~TIM_CCMR1_IC2F;
+  tmpccmr1 |= (TIM_ICFilter << 12U);
+
+  /* Select the Polarity and set the CC2E Bit */
+  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
+  tmpccer |= (TIM_ICPolarity << 4U);
+
+  /* Write to TIMx CCMR1 and CCER registers */
+  TIMx->CCMR1 = tmpccmr1 ;
+  TIMx->CCER = tmpccer;
+}
+
+/**
+  * @brief  Configure the TI3 as Input.
+  * @param  TIMx to select the TIM peripheral
+  * @param  TIM_ICPolarity The Input Polarity.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_ICPOLARITY_RISING
+  *            @arg TIM_ICPOLARITY_FALLING
+  *            @arg TIM_ICPOLARITY_BOTHEDGE
+  * @param  TIM_ICSelection specifies the input to be used.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_ICSELECTION_DIRECTTI: TIM Input 3 is selected to be connected to IC3.
+  *            @arg TIM_ICSELECTION_INDIRECTTI: TIM Input 3 is selected to be connected to IC4.
+  *            @arg TIM_ICSELECTION_TRC: TIM Input 3 is selected to be connected to TRC.
+  * @param  TIM_ICFilter Specifies the Input Capture Filter.
+  *          This parameter must be a value between 0x00 and 0x0F.
+  * @retval None
+  * @note TIM_ICFilter and TIM_ICPolarity are not used in INDIRECT mode as TI3FP4
+  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
+  *        protected against un-initialized filter and polarity values.
+  */
+static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
+                              uint32_t TIM_ICFilter)
+{
+  uint32_t tmpccmr2;
+  uint32_t tmpccer;
+
+  /* Disable the Channel 3: Reset the CC3E Bit */
+  tmpccer = TIMx->CCER;
+  TIMx->CCER &= ~TIM_CCER_CC3E;
+  tmpccmr2 = TIMx->CCMR2;
+
+  /* Select the Input */
+  tmpccmr2 &= ~TIM_CCMR2_CC3S;
+  tmpccmr2 |= TIM_ICSelection;
+
+  /* Set the filter */
+  tmpccmr2 &= ~TIM_CCMR2_IC3F;
+  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
+
+  /* Select the Polarity and set the CC3E Bit */
+  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
+  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
+
+  /* Write to TIMx CCMR2 and CCER registers */
+  TIMx->CCMR2 = tmpccmr2;
+  TIMx->CCER = tmpccer;
+}
+
+/**
+  * @brief  Configure the TI4 as Input.
+  * @param  TIMx to select the TIM peripheral
+  * @param  TIM_ICPolarity The Input Polarity.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_ICPOLARITY_RISING
+  *            @arg TIM_ICPOLARITY_FALLING
+  *            @arg TIM_ICPOLARITY_BOTHEDGE
+  * @param  TIM_ICSelection specifies the input to be used.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_ICSELECTION_DIRECTTI: TIM Input 4 is selected to be connected to IC4.
+  *            @arg TIM_ICSELECTION_INDIRECTTI: TIM Input 4 is selected to be connected to IC3.
+  *            @arg TIM_ICSELECTION_TRC: TIM Input 4 is selected to be connected to TRC.
+  * @param  TIM_ICFilter Specifies the Input Capture Filter.
+  *          This parameter must be a value between 0x00 and 0x0F.
+  * @note TIM_ICFilter and TIM_ICPolarity are not used in INDIRECT mode as TI4FP3
+  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
+  *        protected against un-initialized filter and polarity values.
+  * @retval None
+  */
+static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
+                              uint32_t TIM_ICFilter)
+{
+  uint32_t tmpccmr2;
+  uint32_t tmpccer;
+
+  /* Disable the Channel 4: Reset the CC4E Bit */
+  tmpccer = TIMx->CCER;
+  TIMx->CCER &= ~TIM_CCER_CC4E;
+  tmpccmr2 = TIMx->CCMR2;
+
+  /* Select the Input */
+  tmpccmr2 &= ~TIM_CCMR2_CC4S;
+  tmpccmr2 |= (TIM_ICSelection << 8U);
+
+  /* Set the filter */
+  tmpccmr2 &= ~TIM_CCMR2_IC4F;
+  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
+
+  /* Select the Polarity and set the CC4E Bit */
+  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
+  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
+
+  /* Write to TIMx CCMR2 and CCER registers */
+  TIMx->CCMR2 = tmpccmr2;
+  TIMx->CCER = tmpccer ;
+}
+
+/**
+  * @brief  Selects the Input Trigger source
+  * @param  TIMx to select the TIM peripheral
+  * @param  InputTriggerSource The Input Trigger source.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_TS_ITR0: Internal Trigger 0
+  *            @arg TIM_TS_ITR1: Internal Trigger 1
+  *            @arg TIM_TS_ITR2: Internal Trigger 2
+  *            @arg TIM_TS_ITR3: Internal Trigger 3
+  *            @arg TIM_TS_TI1F_ED: TI1 Edge Detector
+  *            @arg TIM_TS_TI1FP1: Filtered Timer Input 1
+  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
+  *            @arg TIM_TS_ETRF: External Trigger input
+  * @retval None
+  */
+static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
+{
+  uint32_t tmpsmcr;
+
+  /* Get the TIMx SMCR register value */
+  tmpsmcr = TIMx->SMCR;
+  /* Reset the TS Bits */
+  tmpsmcr &= ~TIM_SMCR_TS;
+  /* Set the Input Trigger source and the slave mode*/
+  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
+  /* Write to TIMx SMCR */
+  TIMx->SMCR = tmpsmcr;
+}
+/**
+  * @brief  Configures the TIMx External Trigger (ETR).
+  * @param  TIMx to select the TIM peripheral
+  * @param  TIM_ExtTRGPrescaler The external Trigger Prescaler.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_ETRPRESCALER_DIV1: ETRP Prescaler OFF.
+  *            @arg TIM_ETRPRESCALER_DIV2: ETRP frequency divided by 2.
+  *            @arg TIM_ETRPRESCALER_DIV4: ETRP frequency divided by 4.
+  *            @arg TIM_ETRPRESCALER_DIV8: ETRP frequency divided by 8.
+  * @param  TIM_ExtTRGPolarity The external Trigger Polarity.
+  *          This parameter can be one of the following values:
+  *            @arg TIM_ETRPOLARITY_INVERTED: active low or falling edge active.
+  *            @arg TIM_ETRPOLARITY_NONINVERTED: active high or rising edge active.
+  * @param  ExtTRGFilter External Trigger Filter.
+  *          This parameter must be a value between 0x00 and 0x0F
+  * @retval None
+  */
+void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
+                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
+{
+  uint32_t tmpsmcr;
+
+  tmpsmcr = TIMx->SMCR;
+
+  /* Reset the ETR Bits */
+  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
+
+  /* Set the Prescaler, the Filter value and the Polarity */
+  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
+
+  /* Write to TIMx SMCR */
+  TIMx->SMCR = tmpsmcr;
+}
+
+/**
+  * @brief  Enables or disables the TIM Capture Compare Channel x.
+  * @param  TIMx to select the TIM peripheral
+  * @param  Channel specifies the TIM Channel
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1
+  *            @arg TIM_CHANNEL_2: TIM Channel 2
+  *            @arg TIM_CHANNEL_3: TIM Channel 3
+  *            @arg TIM_CHANNEL_4: TIM Channel 4
+  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
+  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
+  * @retval None
+  */
+void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
+{
+  uint32_t tmp;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
+  assert_param(IS_TIM_CHANNELS(Channel));
+
+  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
+
+  /* Reset the CCxE Bit */
+  TIMx->CCER &= ~tmp;
+
+  /* Set or reset the CCxE Bit */
+  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
+}
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+/**
+  * @brief  Reset interrupt callbacks to the legacy weak callbacks.
+  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
+  *                the configuration information for TIM module.
+  * @retval None
+  */
+void TIM_ResetCallback(TIM_HandleTypeDef *htim)
+{
+  /* Reset the TIM callback to the legacy weak callbacks */
+  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
+  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
+  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
+  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
+  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
+  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
+  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
+  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
+  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
+  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
+  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
+  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
+  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
+}
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+#endif /* HAL_TIM_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim_ex.c b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim_ex.c
new file mode 100644
index 0000000..889f8fb
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_tim_ex.c
@@ -0,0 +1,2410 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_hal_tim_ex.c
+  * @author  MCD Application Team
+  * @brief   TIM HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of the Timer Extended peripheral:
+  *           + Time Hall Sensor Interface Initialization
+  *           + Time Hall Sensor Interface Start
+  *           + Time Complementary signal break and dead time configuration
+  *           + Time Master and Slave synchronization configuration
+  *           + Timer remapping capabilities configuration
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2016 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  @verbatim
+  ==============================================================================
+                      ##### TIMER Extended features #####
+  ==============================================================================
+  [..]
+    The Timer Extended features include:
+    (#) Complementary outputs with programmable dead-time for :
+        (++) Output Compare
+        (++) PWM generation (Edge and Center-aligned Mode)
+        (++) One-pulse mode output
+    (#) Synchronization circuit to control the timer with external signals and to
+        interconnect several timers together.
+    (#) Break input to put the timer output signals in reset state or in a known state.
+    (#) Supports incremental (quadrature) encoder and hall-sensor circuitry for
+        positioning purposes
+
+            ##### How to use this driver #####
+  ==============================================================================
+    [..]
+     (#) Initialize the TIM low level resources by implementing the following functions
+         depending on the selected feature:
+           (++) Hall Sensor output : HAL_TIMEx_HallSensor_MspInit()
+
+     (#) Initialize the TIM low level resources :
+        (##) Enable the TIM interface clock using __HAL_RCC_TIMx_CLK_ENABLE();
+        (##) TIM pins configuration
+            (+++) Enable the clock for the TIM GPIOs using the following function:
+              __HAL_RCC_GPIOx_CLK_ENABLE();
+            (+++) Configure these TIM pins in Alternate function mode using HAL_GPIO_Init();
+
+     (#) The external Clock can be configured, if needed (the default clock is the
+         internal clock from the APBx), using the following function:
+         HAL_TIM_ConfigClockSource, the clock configuration should be done before
+         any start function.
+
+     (#) Configure the TIM in the desired functioning mode using one of the
+         initialization function of this driver:
+          (++) HAL_TIMEx_HallSensor_Init() and HAL_TIMEx_ConfigCommutEvent(): to use the
+               Timer Hall Sensor Interface and the commutation event with the corresponding
+               Interrupt and DMA request if needed (Note that One Timer is used to interface
+               with the Hall sensor Interface and another Timer should be used to use
+               the commutation event).
+
+     (#) Activate the TIM peripheral using one of the start functions:
+           (++) Complementary Output Compare : HAL_TIMEx_OCN_Start(), HAL_TIMEx_OCN_Start_DMA(),
+                HAL_TIMEx_OCN_Start_IT()
+           (++) Complementary PWM generation : HAL_TIMEx_PWMN_Start(), HAL_TIMEx_PWMN_Start_DMA(),
+                HAL_TIMEx_PWMN_Start_IT()
+           (++) Complementary One-pulse mode output : HAL_TIMEx_OnePulseN_Start(), HAL_TIMEx_OnePulseN_Start_IT()
+           (++) Hall Sensor output : HAL_TIMEx_HallSensor_Start(), HAL_TIMEx_HallSensor_Start_DMA(),
+                HAL_TIMEx_HallSensor_Start_IT().
+
+  @endverbatim
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx_hal.h"
+
+/** @addtogroup STM32F4xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup TIMEx TIMEx
+  * @brief TIM Extended HAL module driver
+  * @{
+  */
+
+#ifdef HAL_TIM_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+static void TIM_DMADelayPulseNCplt(DMA_HandleTypeDef *hdma);
+static void TIM_DMAErrorCCxN(DMA_HandleTypeDef *hdma);
+static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState);
+
+/* Exported functions --------------------------------------------------------*/
+/** @defgroup TIMEx_Exported_Functions TIM Extended Exported Functions
+  * @{
+  */
+
+/** @defgroup TIMEx_Exported_Functions_Group1 Extended Timer Hall Sensor functions
+  * @brief    Timer Hall Sensor functions
+  *
+@verbatim
+  ==============================================================================
+                      ##### Timer Hall Sensor functions #####
+  ==============================================================================
+  [..]
+    This section provides functions allowing to:
+    (+) Initialize and configure TIM HAL Sensor.
+    (+) De-initialize TIM HAL Sensor.
+    (+) Start the Hall Sensor Interface.
+    (+) Stop the Hall Sensor Interface.
+    (+) Start the Hall Sensor Interface and enable interrupts.
+    (+) Stop the Hall Sensor Interface and disable interrupts.
+    (+) Start the Hall Sensor Interface and enable DMA transfers.
+    (+) Stop the Hall Sensor Interface and disable DMA transfers.
+
+@endverbatim
+  * @{
+  */
+/**
+  * @brief  Initializes the TIM Hall Sensor Interface and initialize the associated handle.
+  * @note   When the timer instance is initialized in Hall Sensor Interface mode,
+  *         timer channels 1 and channel 2 are reserved and cannot be used for
+  *         other purpose.
+  * @param  htim TIM Hall Sensor Interface handle
+  * @param  sConfig TIM Hall Sensor configuration structure
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_HallSensor_Init(TIM_HandleTypeDef *htim, const TIM_HallSensor_InitTypeDef *sConfig)
+{
+  TIM_OC_InitTypeDef OC_Config;
+
+  /* Check the TIM handle allocation */
+  if (htim == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
+  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
+  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
+  assert_param(IS_TIM_IC_POLARITY(sConfig->IC1Polarity));
+  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
+  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
+  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
+
+  if (htim->State == HAL_TIM_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    htim->Lock = HAL_UNLOCKED;
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+    /* Reset interrupt callbacks to legacy week callbacks */
+    TIM_ResetCallback(htim);
+
+    if (htim->HallSensor_MspInitCallback == NULL)
+    {
+      htim->HallSensor_MspInitCallback = HAL_TIMEx_HallSensor_MspInit;
+    }
+    /* Init the low level hardware : GPIO, CLOCK, NVIC */
+    htim->HallSensor_MspInitCallback(htim);
+#else
+    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
+    HAL_TIMEx_HallSensor_MspInit(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+  }
+
+  /* Set the TIM state */
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  /* Configure the Time base in the Encoder Mode */
+  TIM_Base_SetConfig(htim->Instance, &htim->Init);
+
+  /* Configure the Channel 1 as Input Channel to interface with the three Outputs of the  Hall sensor */
+  TIM_TI1_SetConfig(htim->Instance, sConfig->IC1Polarity, TIM_ICSELECTION_TRC, sConfig->IC1Filter);
+
+  /* Reset the IC1PSC Bits */
+  htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
+  /* Set the IC1PSC value */
+  htim->Instance->CCMR1 |= sConfig->IC1Prescaler;
+
+  /* Enable the Hall sensor interface (XOR function of the three inputs) */
+  htim->Instance->CR2 |= TIM_CR2_TI1S;
+
+  /* Select the TIM_TS_TI1F_ED signal as Input trigger for the TIM */
+  htim->Instance->SMCR &= ~TIM_SMCR_TS;
+  htim->Instance->SMCR |= TIM_TS_TI1F_ED;
+
+  /* Use the TIM_TS_TI1F_ED signal to reset the TIM counter each edge detection */
+  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
+  htim->Instance->SMCR |= TIM_SLAVEMODE_RESET;
+
+  /* Program channel 2 in PWM 2 mode with the desired Commutation_Delay*/
+  OC_Config.OCFastMode = TIM_OCFAST_DISABLE;
+  OC_Config.OCIdleState = TIM_OCIDLESTATE_RESET;
+  OC_Config.OCMode = TIM_OCMODE_PWM2;
+  OC_Config.OCNIdleState = TIM_OCNIDLESTATE_RESET;
+  OC_Config.OCNPolarity = TIM_OCNPOLARITY_HIGH;
+  OC_Config.OCPolarity = TIM_OCPOLARITY_HIGH;
+  OC_Config.Pulse = sConfig->Commutation_Delay;
+
+  TIM_OC2_SetConfig(htim->Instance, &OC_Config);
+
+  /* Select OC2REF as trigger output on TRGO: write the MMS bits in the TIMx_CR2
+    register to 101 */
+  htim->Instance->CR2 &= ~TIM_CR2_MMS;
+  htim->Instance->CR2 |= TIM_TRGO_OC2REF;
+
+  /* Initialize the DMA burst operation state */
+  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
+
+  /* Initialize the TIM channels state */
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Initialize the TIM state*/
+  htim->State = HAL_TIM_STATE_READY;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  DeInitializes the TIM Hall Sensor interface
+  * @param  htim TIM Hall Sensor Interface handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_HallSensor_DeInit(TIM_HandleTypeDef *htim)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_INSTANCE(htim->Instance));
+
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  /* Disable the TIM Peripheral Clock */
+  __HAL_TIM_DISABLE(htim);
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  if (htim->HallSensor_MspDeInitCallback == NULL)
+  {
+    htim->HallSensor_MspDeInitCallback = HAL_TIMEx_HallSensor_MspDeInit;
+  }
+  /* DeInit the low level hardware */
+  htim->HallSensor_MspDeInitCallback(htim);
+#else
+  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
+  HAL_TIMEx_HallSensor_MspDeInit(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+
+  /* Change the DMA burst operation state */
+  htim->DMABurstState = HAL_DMA_BURST_STATE_RESET;
+
+  /* Change the TIM channels state */
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_RESET);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_RESET);
+
+  /* Change TIM state */
+  htim->State = HAL_TIM_STATE_RESET;
+
+  /* Release Lock */
+  __HAL_UNLOCK(htim);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Initializes the TIM Hall Sensor MSP.
+  * @param  htim TIM Hall Sensor Interface handle
+  * @retval None
+  */
+__weak void HAL_TIMEx_HallSensor_MspInit(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIMEx_HallSensor_MspInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  DeInitializes TIM Hall Sensor MSP.
+  * @param  htim TIM Hall Sensor Interface handle
+  * @retval None
+  */
+__weak void HAL_TIMEx_HallSensor_MspDeInit(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIMEx_HallSensor_MspDeInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Starts the TIM Hall Sensor Interface.
+  * @param  htim TIM Hall Sensor Interface handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start(TIM_HandleTypeDef *htim)
+{
+  uint32_t tmpsmcr;
+  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
+  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
+
+  /* Check the parameters */
+  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));
+
+  /* Check the TIM channels state */
+  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
+      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
+      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
+      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
+  {
+    return HAL_ERROR;
+  }
+
+  /* Set the TIM channels state */
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+
+  /* Enable the Input Capture channel 1
+  (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,
+  TIM_CHANNEL_2 and TIM_CHANNEL_3) */
+  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
+
+  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+  {
+    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+  else
+  {
+    __HAL_TIM_ENABLE(htim);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the TIM Hall sensor Interface.
+  * @param  htim TIM Hall Sensor Interface handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop(TIM_HandleTypeDef *htim)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));
+
+  /* Disable the Input Capture channels 1, 2 and 3
+  (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,
+  TIM_CHANNEL_2 and TIM_CHANNEL_3) */
+  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM channels state */
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Starts the TIM Hall Sensor Interface in interrupt mode.
+  * @param  htim TIM Hall Sensor Interface handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_IT(TIM_HandleTypeDef *htim)
+{
+  uint32_t tmpsmcr;
+  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
+  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
+
+  /* Check the parameters */
+  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));
+
+  /* Check the TIM channels state */
+  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
+      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
+      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
+      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
+  {
+    return HAL_ERROR;
+  }
+
+  /* Set the TIM channels state */
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+
+  /* Enable the capture compare Interrupts 1 event */
+  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
+
+  /* Enable the Input Capture channel 1
+  (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,
+  TIM_CHANNEL_2 and TIM_CHANNEL_3) */
+  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
+
+  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+  {
+    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+  else
+  {
+    __HAL_TIM_ENABLE(htim);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the TIM Hall Sensor Interface in interrupt mode.
+  * @param  htim TIM Hall Sensor Interface handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_IT(TIM_HandleTypeDef *htim)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));
+
+  /* Disable the Input Capture channel 1
+  (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,
+  TIM_CHANNEL_2 and TIM_CHANNEL_3) */
+  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
+
+  /* Disable the capture compare Interrupts event */
+  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM channels state */
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Starts the TIM Hall Sensor Interface in DMA mode.
+  * @param  htim TIM Hall Sensor Interface handle
+  * @param  pData The destination Buffer address.
+  * @param  Length The length of data to be transferred from TIM peripheral to memory.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_HallSensor_Start_DMA(TIM_HandleTypeDef *htim, uint32_t *pData, uint16_t Length)
+{
+  uint32_t tmpsmcr;
+  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
+
+  /* Check the parameters */
+  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));
+
+  /* Set the TIM channel state */
+  if ((channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY)
+      || (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_BUSY))
+  {
+    return HAL_BUSY;
+  }
+  else if ((channel_1_state == HAL_TIM_CHANNEL_STATE_READY)
+           && (complementary_channel_1_state == HAL_TIM_CHANNEL_STATE_READY))
+  {
+    if ((pData == NULL) || (Length == 0U))
+    {
+      return HAL_ERROR;
+    }
+    else
+    {
+      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+    }
+  }
+  else
+  {
+    return HAL_ERROR;
+  }
+
+  /* Enable the Input Capture channel 1
+  (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,
+  TIM_CHANNEL_2 and TIM_CHANNEL_3) */
+  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
+
+  /* Set the DMA Input Capture 1 Callbacks */
+  htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
+  htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
+  /* Set the DMA error callback */
+  htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
+
+  /* Enable the DMA stream for Capture 1*/
+  if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length) != HAL_OK)
+  {
+    /* Return error status */
+    return HAL_ERROR;
+  }
+  /* Enable the capture compare 1 Interrupt */
+  __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
+
+  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+  {
+    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+  else
+  {
+    __HAL_TIM_ENABLE(htim);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the TIM Hall Sensor Interface in DMA mode.
+  * @param  htim TIM Hall Sensor Interface handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_HallSensor_Stop_DMA(TIM_HandleTypeDef *htim)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(htim->Instance));
+
+  /* Disable the Input Capture channel 1
+  (in the Hall Sensor Interface the three possible channels that can be used are TIM_CHANNEL_1,
+  TIM_CHANNEL_2 and TIM_CHANNEL_3) */
+  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
+
+
+  /* Disable the capture compare Interrupts 1 event */
+  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
+
+  (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM channel state */
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIMEx_Exported_Functions_Group2 Extended Timer Complementary Output Compare functions
+  *  @brief   Timer Complementary Output Compare functions
+  *
+@verbatim
+  ==============================================================================
+              ##### Timer Complementary Output Compare functions #####
+  ==============================================================================
+  [..]
+    This section provides functions allowing to:
+    (+) Start the Complementary Output Compare/PWM.
+    (+) Stop the Complementary Output Compare/PWM.
+    (+) Start the Complementary Output Compare/PWM and enable interrupts.
+    (+) Stop the Complementary Output Compare/PWM and disable interrupts.
+    (+) Start the Complementary Output Compare/PWM and enable DMA transfers.
+    (+) Stop the Complementary Output Compare/PWM and disable DMA transfers.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Starts the TIM Output Compare signal generation on the complementary
+  *         output.
+  * @param  htim TIM Output Compare handle
+  * @param  Channel TIM Channel to be enabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_OCN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  uint32_t tmpsmcr;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));
+
+  /* Check the TIM complementary channel state */
+  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Set the TIM complementary channel state */
+  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
+
+  /* Enable the Capture compare channel N */
+  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
+
+  /* Enable the Main Output */
+  __HAL_TIM_MOE_ENABLE(htim);
+
+  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+  {
+    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+  else
+  {
+    __HAL_TIM_ENABLE(htim);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the TIM Output Compare signal generation on the complementary
+  *         output.
+  * @param  htim TIM handle
+  * @param  Channel TIM Channel to be disabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_OCN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));
+
+  /* Disable the Capture compare channel N */
+  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
+
+  /* Disable the Main Output */
+  __HAL_TIM_MOE_DISABLE(htim);
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM complementary channel state */
+  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Starts the TIM Output Compare signal generation in interrupt mode
+  *         on the complementary output.
+  * @param  htim TIM OC handle
+  * @param  Channel TIM Channel to be enabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_OCN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+  uint32_t tmpsmcr;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));
+
+  /* Check the TIM complementary channel state */
+  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Set the TIM complementary channel state */
+  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Enable the TIM Output Compare interrupt */
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Enable the TIM Output Compare interrupt */
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Enable the TIM Output Compare interrupt */
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
+      break;
+    }
+
+
+    default:
+      status = HAL_ERROR;
+      break;
+  }
+
+  if (status == HAL_OK)
+  {
+    /* Enable the TIM Break interrupt */
+    __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
+
+    /* Enable the Capture compare channel N */
+    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
+
+    /* Enable the Main Output */
+    __HAL_TIM_MOE_ENABLE(htim);
+
+    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+    {
+      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+      {
+        __HAL_TIM_ENABLE(htim);
+      }
+    }
+    else
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+
+  /* Return function status */
+  return status;
+}
+
+/**
+  * @brief  Stops the TIM Output Compare signal generation in interrupt mode
+  *         on the complementary output.
+  * @param  htim TIM Output Compare handle
+  * @param  Channel TIM Channel to be disabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+  uint32_t tmpccer;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Disable the TIM Output Compare interrupt */
+      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Disable the TIM Output Compare interrupt */
+      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Disable the TIM Output Compare interrupt */
+      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
+      break;
+    }
+
+    default:
+      status = HAL_ERROR;
+      break;
+  }
+
+  if (status == HAL_OK)
+  {
+    /* Disable the Capture compare channel N */
+    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
+
+    /* Disable the TIM Break interrupt (only if no more channel is active) */
+    tmpccer = htim->Instance->CCER;
+    if ((tmpccer & TIM_CCER_CCxNE_MASK) == (uint32_t)RESET)
+    {
+      __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
+    }
+
+    /* Disable the Main Output */
+    __HAL_TIM_MOE_DISABLE(htim);
+
+    /* Disable the Peripheral */
+    __HAL_TIM_DISABLE(htim);
+
+    /* Set the TIM complementary channel state */
+    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+  }
+
+  /* Return function status */
+  return status;
+}
+
+/**
+  * @brief  Starts the TIM Output Compare signal generation in DMA mode
+  *         on the complementary output.
+  * @param  htim TIM Output Compare handle
+  * @param  Channel TIM Channel to be enabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  * @param  pData The source Buffer address.
+  * @param  Length The length of data to be transferred from memory to TIM peripheral
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_OCN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
+                                          uint16_t Length)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+  uint32_t tmpsmcr;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));
+
+  /* Set the TIM complementary channel state */
+  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
+  {
+    return HAL_BUSY;
+  }
+  else if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
+  {
+    if ((pData == NULL) || (Length == 0U))
+    {
+      return HAL_ERROR;
+    }
+    else
+    {
+      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
+    }
+  }
+  else
+  {
+    return HAL_ERROR;
+  }
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Set the DMA compare callbacks */
+      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseNCplt;
+      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAErrorCCxN ;
+
+      /* Enable the DMA stream */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
+                           Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      /* Enable the TIM Output Compare DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Set the DMA compare callbacks */
+      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseNCplt;
+      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAErrorCCxN ;
+
+      /* Enable the DMA stream */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
+                           Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      /* Enable the TIM Output Compare DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Set the DMA compare callbacks */
+      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseNCplt;
+      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAErrorCCxN ;
+
+      /* Enable the DMA stream */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
+                           Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      /* Enable the TIM Output Compare DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
+      break;
+    }
+
+    default:
+      status = HAL_ERROR;
+      break;
+  }
+
+  if (status == HAL_OK)
+  {
+    /* Enable the Capture compare channel N */
+    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
+
+    /* Enable the Main Output */
+    __HAL_TIM_MOE_ENABLE(htim);
+
+    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+    {
+      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+      {
+        __HAL_TIM_ENABLE(htim);
+      }
+    }
+    else
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+
+  /* Return function status */
+  return status;
+}
+
+/**
+  * @brief  Stops the TIM Output Compare signal generation in DMA mode
+  *         on the complementary output.
+  * @param  htim TIM Output Compare handle
+  * @param  Channel TIM Channel to be disabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_OCN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Disable the TIM Output Compare DMA request */
+      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Disable the TIM Output Compare DMA request */
+      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Disable the TIM Output Compare DMA request */
+      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
+      break;
+    }
+
+    default:
+      status = HAL_ERROR;
+      break;
+  }
+
+  if (status == HAL_OK)
+  {
+    /* Disable the Capture compare channel N */
+    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
+
+    /* Disable the Main Output */
+    __HAL_TIM_MOE_DISABLE(htim);
+
+    /* Disable the Peripheral */
+    __HAL_TIM_DISABLE(htim);
+
+    /* Set the TIM complementary channel state */
+    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+  }
+
+  /* Return function status */
+  return status;
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIMEx_Exported_Functions_Group3 Extended Timer Complementary PWM functions
+  * @brief    Timer Complementary PWM functions
+  *
+@verbatim
+  ==============================================================================
+                 ##### Timer Complementary PWM functions #####
+  ==============================================================================
+  [..]
+    This section provides functions allowing to:
+    (+) Start the Complementary PWM.
+    (+) Stop the Complementary PWM.
+    (+) Start the Complementary PWM and enable interrupts.
+    (+) Stop the Complementary PWM and disable interrupts.
+    (+) Start the Complementary PWM and enable DMA transfers.
+    (+) Stop the Complementary PWM and disable DMA transfers.
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Starts the PWM signal generation on the complementary output.
+  * @param  htim TIM handle
+  * @param  Channel TIM Channel to be enabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  uint32_t tmpsmcr;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));
+
+  /* Check the TIM complementary channel state */
+  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Set the TIM complementary channel state */
+  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
+
+  /* Enable the complementary PWM output  */
+  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
+
+  /* Enable the Main Output */
+  __HAL_TIM_MOE_ENABLE(htim);
+
+  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+  {
+    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+  else
+  {
+    __HAL_TIM_ENABLE(htim);
+  }
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the PWM signal generation on the complementary output.
+  * @param  htim TIM handle
+  * @param  Channel TIM Channel to be disabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));
+
+  /* Disable the complementary PWM output  */
+  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
+
+  /* Disable the Main Output */
+  __HAL_TIM_MOE_DISABLE(htim);
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM complementary channel state */
+  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Starts the PWM signal generation in interrupt mode on the
+  *         complementary output.
+  * @param  htim TIM handle
+  * @param  Channel TIM Channel to be disabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+  uint32_t tmpsmcr;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));
+
+  /* Check the TIM complementary channel state */
+  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Set the TIM complementary channel state */
+  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Enable the TIM Capture/Compare 1 interrupt */
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Enable the TIM Capture/Compare 2 interrupt */
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Enable the TIM Capture/Compare 3 interrupt */
+      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
+      break;
+    }
+
+    default:
+      status = HAL_ERROR;
+      break;
+  }
+
+  if (status == HAL_OK)
+  {
+    /* Enable the TIM Break interrupt */
+    __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
+
+    /* Enable the complementary PWM output  */
+    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
+
+    /* Enable the Main Output */
+    __HAL_TIM_MOE_ENABLE(htim);
+
+    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+    {
+      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+      {
+        __HAL_TIM_ENABLE(htim);
+      }
+    }
+    else
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+
+  /* Return function status */
+  return status;
+}
+
+/**
+  * @brief  Stops the PWM signal generation in interrupt mode on the
+  *         complementary output.
+  * @param  htim TIM handle
+  * @param  Channel TIM Channel to be disabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+  uint32_t tmpccer;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Disable the TIM Capture/Compare 1 interrupt */
+      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Disable the TIM Capture/Compare 2 interrupt */
+      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Disable the TIM Capture/Compare 3 interrupt */
+      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
+      break;
+    }
+
+    default:
+      status = HAL_ERROR;
+      break;
+  }
+
+  if (status == HAL_OK)
+  {
+    /* Disable the complementary PWM output  */
+    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
+
+    /* Disable the TIM Break interrupt (only if no more channel is active) */
+    tmpccer = htim->Instance->CCER;
+    if ((tmpccer & TIM_CCER_CCxNE_MASK) == (uint32_t)RESET)
+    {
+      __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
+    }
+
+    /* Disable the Main Output */
+    __HAL_TIM_MOE_DISABLE(htim);
+
+    /* Disable the Peripheral */
+    __HAL_TIM_DISABLE(htim);
+
+    /* Set the TIM complementary channel state */
+    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+  }
+
+  /* Return function status */
+  return status;
+}
+
+/**
+  * @brief  Starts the TIM PWM signal generation in DMA mode on the
+  *         complementary output
+  * @param  htim TIM handle
+  * @param  Channel TIM Channel to be enabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  * @param  pData The source Buffer address.
+  * @param  Length The length of data to be transferred from memory to TIM peripheral
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
+                                           uint16_t Length)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+  uint32_t tmpsmcr;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));
+
+  /* Set the TIM complementary channel state */
+  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
+  {
+    return HAL_BUSY;
+  }
+  else if (TIM_CHANNEL_N_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
+  {
+    if ((pData == NULL) || (Length == 0U))
+    {
+      return HAL_ERROR;
+    }
+    else
+    {
+      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
+    }
+  }
+  else
+  {
+    return HAL_ERROR;
+  }
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Set the DMA compare callbacks */
+      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseNCplt;
+      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAErrorCCxN ;
+
+      /* Enable the DMA stream */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
+                           Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      /* Enable the TIM Capture/Compare 1 DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Set the DMA compare callbacks */
+      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseNCplt;
+      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAErrorCCxN ;
+
+      /* Enable the DMA stream */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
+                           Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      /* Enable the TIM Capture/Compare 2 DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Set the DMA compare callbacks */
+      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseNCplt;
+      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
+
+      /* Set the DMA error callback */
+      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAErrorCCxN ;
+
+      /* Enable the DMA stream */
+      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
+                           Length) != HAL_OK)
+      {
+        /* Return error status */
+        return HAL_ERROR;
+      }
+      /* Enable the TIM Capture/Compare 3 DMA request */
+      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
+      break;
+    }
+
+    default:
+      status = HAL_ERROR;
+      break;
+  }
+
+  if (status == HAL_OK)
+  {
+    /* Enable the complementary PWM output  */
+    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
+
+    /* Enable the Main Output */
+    __HAL_TIM_MOE_ENABLE(htim);
+
+    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
+    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+    {
+      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
+      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
+      {
+        __HAL_TIM_ENABLE(htim);
+      }
+    }
+    else
+    {
+      __HAL_TIM_ENABLE(htim);
+    }
+  }
+
+  /* Return function status */
+  return status;
+}
+
+/**
+  * @brief  Stops the TIM PWM signal generation in DMA mode on the complementary
+  *         output
+  * @param  htim TIM handle
+  * @param  Channel TIM Channel to be disabled
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));
+
+  switch (Channel)
+  {
+    case TIM_CHANNEL_1:
+    {
+      /* Disable the TIM Capture/Compare 1 DMA request */
+      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
+      break;
+    }
+
+    case TIM_CHANNEL_2:
+    {
+      /* Disable the TIM Capture/Compare 2 DMA request */
+      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
+      break;
+    }
+
+    case TIM_CHANNEL_3:
+    {
+      /* Disable the TIM Capture/Compare 3 DMA request */
+      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
+      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
+      break;
+    }
+
+    default:
+      status = HAL_ERROR;
+      break;
+  }
+
+  if (status == HAL_OK)
+  {
+    /* Disable the complementary PWM output */
+    TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
+
+    /* Disable the Main Output */
+    __HAL_TIM_MOE_DISABLE(htim);
+
+    /* Disable the Peripheral */
+    __HAL_TIM_DISABLE(htim);
+
+    /* Set the TIM complementary channel state */
+    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
+  }
+
+  /* Return function status */
+  return status;
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIMEx_Exported_Functions_Group4 Extended Timer Complementary One Pulse functions
+  * @brief    Timer Complementary One Pulse functions
+  *
+@verbatim
+  ==============================================================================
+                ##### Timer Complementary One Pulse functions #####
+  ==============================================================================
+  [..]
+    This section provides functions allowing to:
+    (+) Start the Complementary One Pulse generation.
+    (+) Stop the Complementary One Pulse.
+    (+) Start the Complementary One Pulse and enable interrupts.
+    (+) Stop the Complementary One Pulse and disable interrupts.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Starts the TIM One Pulse signal generation on the complementary
+  *         output.
+  * @note OutputChannel must match the pulse output channel chosen when calling
+  *       @ref HAL_TIM_OnePulse_ConfigChannel().
+  * @param  htim TIM One Pulse handle
+  * @param  OutputChannel pulse output channel to enable
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
+{
+  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
+  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
+  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel));
+
+  /* Check the TIM channels state */
+  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
+      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
+      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
+      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
+  {
+    return HAL_ERROR;
+  }
+
+  /* Set the TIM channels state */
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+
+  /* Enable the complementary One Pulse output channel and the Input Capture channel */
+  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_ENABLE);
+  TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_ENABLE);
+
+  /* Enable the Main Output */
+  __HAL_TIM_MOE_ENABLE(htim);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the TIM One Pulse signal generation on the complementary
+  *         output.
+  * @note OutputChannel must match the pulse output channel chosen when calling
+  *       @ref HAL_TIM_OnePulse_ConfigChannel().
+  * @param  htim TIM One Pulse handle
+  * @param  OutputChannel pulse output channel to disable
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
+{
+  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel));
+
+  /* Disable the complementary One Pulse output channel and the Input Capture channel */
+  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_DISABLE);
+  TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_DISABLE);
+
+  /* Disable the Main Output */
+  __HAL_TIM_MOE_DISABLE(htim);
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM  channels state */
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Starts the TIM One Pulse signal generation in interrupt mode on the
+  *         complementary channel.
+  * @note OutputChannel must match the pulse output channel chosen when calling
+  *       @ref HAL_TIM_OnePulse_ConfigChannel().
+  * @param  htim TIM One Pulse handle
+  * @param  OutputChannel pulse output channel to enable
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
+{
+  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
+  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
+  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
+  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel));
+
+  /* Check the TIM channels state */
+  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
+      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
+      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
+      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
+  {
+    return HAL_ERROR;
+  }
+
+  /* Set the TIM channels state */
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
+
+  /* Enable the TIM Capture/Compare 1 interrupt */
+  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
+
+  /* Enable the TIM Capture/Compare 2 interrupt */
+  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
+
+  /* Enable the complementary One Pulse output channel and the Input Capture channel */
+  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_ENABLE);
+  TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_ENABLE);
+
+  /* Enable the Main Output */
+  __HAL_TIM_MOE_ENABLE(htim);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @brief  Stops the TIM One Pulse signal generation in interrupt mode on the
+  *         complementary channel.
+  * @note OutputChannel must match the pulse output channel chosen when calling
+  *       @ref HAL_TIM_OnePulse_ConfigChannel().
+  * @param  htim TIM One Pulse handle
+  * @param  OutputChannel pulse output channel to disable
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1 selected
+  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_OnePulseN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
+{
+  uint32_t input_channel = (OutputChannel == TIM_CHANNEL_1) ? TIM_CHANNEL_2 : TIM_CHANNEL_1;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, OutputChannel));
+
+  /* Disable the TIM Capture/Compare 1 interrupt */
+  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
+
+  /* Disable the TIM Capture/Compare 2 interrupt */
+  __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
+
+  /* Disable the complementary One Pulse output channel and the Input Capture channel */
+  TIM_CCxNChannelCmd(htim->Instance, OutputChannel, TIM_CCxN_DISABLE);
+  TIM_CCxChannelCmd(htim->Instance, input_channel, TIM_CCx_DISABLE);
+
+  /* Disable the Main Output */
+  __HAL_TIM_MOE_DISABLE(htim);
+
+  /* Disable the Peripheral */
+  __HAL_TIM_DISABLE(htim);
+
+  /* Set the TIM  channels state */
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+
+  /* Return function status */
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIMEx_Exported_Functions_Group5 Extended Peripheral Control functions
+  * @brief    Peripheral Control functions
+  *
+@verbatim
+  ==============================================================================
+                    ##### Peripheral Control functions #####
+  ==============================================================================
+  [..]
+    This section provides functions allowing to:
+      (+) Configure the commutation event in case of use of the Hall sensor interface.
+      (+) Configure Output channels for OC and PWM mode.
+
+      (+) Configure Complementary channels, break features and dead time.
+      (+) Configure Master synchronization.
+      (+) Configure timer remapping capabilities.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Configure the TIM commutation event sequence.
+  * @note  This function is mandatory to use the commutation event in order to
+  *        update the configuration at each commutation detection on the TRGI input of the Timer,
+  *        the typical use of this feature is with the use of another Timer(interface Timer)
+  *        configured in Hall sensor interface, this interface Timer will generate the
+  *        commutation at its TRGO output (connected to Timer used in this function) each time
+  *        the TI1 of the Interface Timer detect a commutation at its input TI1.
+  * @param  htim TIM handle
+  * @param  InputTrigger the Internal trigger corresponding to the Timer Interfacing with the Hall sensor
+  *          This parameter can be one of the following values:
+  *            @arg TIM_TS_ITR0: Internal trigger 0 selected
+  *            @arg TIM_TS_ITR1: Internal trigger 1 selected
+  *            @arg TIM_TS_ITR2: Internal trigger 2 selected
+  *            @arg TIM_TS_ITR3: Internal trigger 3 selected
+  *            @arg TIM_TS_NONE: No trigger is needed
+  * @param  CommutationSource the Commutation Event source
+  *          This parameter can be one of the following values:
+  *            @arg TIM_COMMUTATION_TRGI: Commutation source is the TRGI of the Interface Timer
+  *            @arg TIM_COMMUTATION_SOFTWARE:  Commutation source is set by software using the COMG bit
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent(TIM_HandleTypeDef *htim, uint32_t  InputTrigger,
+                                              uint32_t  CommutationSource)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_COMMUTATION_EVENT_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(InputTrigger));
+
+  __HAL_LOCK(htim);
+
+  if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) ||
+      (InputTrigger == TIM_TS_ITR2) || (InputTrigger == TIM_TS_ITR3))
+  {
+    /* Select the Input trigger */
+    htim->Instance->SMCR &= ~TIM_SMCR_TS;
+    htim->Instance->SMCR |= InputTrigger;
+  }
+
+  /* Select the Capture Compare preload feature */
+  htim->Instance->CR2 |= TIM_CR2_CCPC;
+  /* Select the Commutation event source */
+  htim->Instance->CR2 &= ~TIM_CR2_CCUS;
+  htim->Instance->CR2 |= CommutationSource;
+
+  /* Disable Commutation Interrupt */
+  __HAL_TIM_DISABLE_IT(htim, TIM_IT_COM);
+
+  /* Disable Commutation DMA request */
+  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_COM);
+
+  __HAL_UNLOCK(htim);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Configure the TIM commutation event sequence with interrupt.
+  * @note  This function is mandatory to use the commutation event in order to
+  *        update the configuration at each commutation detection on the TRGI input of the Timer,
+  *        the typical use of this feature is with the use of another Timer(interface Timer)
+  *        configured in Hall sensor interface, this interface Timer will generate the
+  *        commutation at its TRGO output (connected to Timer used in this function) each time
+  *        the TI1 of the Interface Timer detect a commutation at its input TI1.
+  * @param  htim TIM handle
+  * @param  InputTrigger the Internal trigger corresponding to the Timer Interfacing with the Hall sensor
+  *          This parameter can be one of the following values:
+  *            @arg TIM_TS_ITR0: Internal trigger 0 selected
+  *            @arg TIM_TS_ITR1: Internal trigger 1 selected
+  *            @arg TIM_TS_ITR2: Internal trigger 2 selected
+  *            @arg TIM_TS_ITR3: Internal trigger 3 selected
+  *            @arg TIM_TS_NONE: No trigger is needed
+  * @param  CommutationSource the Commutation Event source
+  *          This parameter can be one of the following values:
+  *            @arg TIM_COMMUTATION_TRGI: Commutation source is the TRGI of the Interface Timer
+  *            @arg TIM_COMMUTATION_SOFTWARE:  Commutation source is set by software using the COMG bit
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent_IT(TIM_HandleTypeDef *htim, uint32_t  InputTrigger,
+                                                 uint32_t  CommutationSource)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_COMMUTATION_EVENT_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(InputTrigger));
+
+  __HAL_LOCK(htim);
+
+  if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) ||
+      (InputTrigger == TIM_TS_ITR2) || (InputTrigger == TIM_TS_ITR3))
+  {
+    /* Select the Input trigger */
+    htim->Instance->SMCR &= ~TIM_SMCR_TS;
+    htim->Instance->SMCR |= InputTrigger;
+  }
+
+  /* Select the Capture Compare preload feature */
+  htim->Instance->CR2 |= TIM_CR2_CCPC;
+  /* Select the Commutation event source */
+  htim->Instance->CR2 &= ~TIM_CR2_CCUS;
+  htim->Instance->CR2 |= CommutationSource;
+
+  /* Disable Commutation DMA request */
+  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_COM);
+
+  /* Enable the Commutation Interrupt */
+  __HAL_TIM_ENABLE_IT(htim, TIM_IT_COM);
+
+  __HAL_UNLOCK(htim);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Configure the TIM commutation event sequence with DMA.
+  * @note  This function is mandatory to use the commutation event in order to
+  *        update the configuration at each commutation detection on the TRGI input of the Timer,
+  *        the typical use of this feature is with the use of another Timer(interface Timer)
+  *        configured in Hall sensor interface, this interface Timer will generate the
+  *        commutation at its TRGO output (connected to Timer used in this function) each time
+  *        the TI1 of the Interface Timer detect a commutation at its input TI1.
+  * @note  The user should configure the DMA in his own software, in This function only the COMDE bit is set
+  * @param  htim TIM handle
+  * @param  InputTrigger the Internal trigger corresponding to the Timer Interfacing with the Hall sensor
+  *          This parameter can be one of the following values:
+  *            @arg TIM_TS_ITR0: Internal trigger 0 selected
+  *            @arg TIM_TS_ITR1: Internal trigger 1 selected
+  *            @arg TIM_TS_ITR2: Internal trigger 2 selected
+  *            @arg TIM_TS_ITR3: Internal trigger 3 selected
+  *            @arg TIM_TS_NONE: No trigger is needed
+  * @param  CommutationSource the Commutation Event source
+  *          This parameter can be one of the following values:
+  *            @arg TIM_COMMUTATION_TRGI: Commutation source is the TRGI of the Interface Timer
+  *            @arg TIM_COMMUTATION_SOFTWARE:  Commutation source is set by software using the COMG bit
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_ConfigCommutEvent_DMA(TIM_HandleTypeDef *htim, uint32_t  InputTrigger,
+                                                  uint32_t  CommutationSource)
+{
+  /* Check the parameters */
+  assert_param(IS_TIM_COMMUTATION_EVENT_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_SELECTION(InputTrigger));
+
+  __HAL_LOCK(htim);
+
+  if ((InputTrigger == TIM_TS_ITR0) || (InputTrigger == TIM_TS_ITR1) ||
+      (InputTrigger == TIM_TS_ITR2) || (InputTrigger == TIM_TS_ITR3))
+  {
+    /* Select the Input trigger */
+    htim->Instance->SMCR &= ~TIM_SMCR_TS;
+    htim->Instance->SMCR |= InputTrigger;
+  }
+
+  /* Select the Capture Compare preload feature */
+  htim->Instance->CR2 |= TIM_CR2_CCPC;
+  /* Select the Commutation event source */
+  htim->Instance->CR2 &= ~TIM_CR2_CCUS;
+  htim->Instance->CR2 |= CommutationSource;
+
+  /* Enable the Commutation DMA Request */
+  /* Set the DMA Commutation Callback */
+  htim->hdma[TIM_DMA_ID_COMMUTATION]->XferCpltCallback = TIMEx_DMACommutationCplt;
+  htim->hdma[TIM_DMA_ID_COMMUTATION]->XferHalfCpltCallback = TIMEx_DMACommutationHalfCplt;
+  /* Set the DMA error callback */
+  htim->hdma[TIM_DMA_ID_COMMUTATION]->XferErrorCallback = TIM_DMAError;
+
+  /* Disable Commutation Interrupt */
+  __HAL_TIM_DISABLE_IT(htim, TIM_IT_COM);
+
+  /* Enable the Commutation DMA Request */
+  __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_COM);
+
+  __HAL_UNLOCK(htim);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Configures the TIM in master mode.
+  * @param  htim TIM handle.
+  * @param  sMasterConfig pointer to a TIM_MasterConfigTypeDef structure that
+  *         contains the selected trigger output (TRGO) and the Master/Slave
+  *         mode.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
+                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
+{
+  uint32_t tmpcr2;
+  uint32_t tmpsmcr;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
+  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
+
+  /* Check input state */
+  __HAL_LOCK(htim);
+
+  /* Change the handler state */
+  htim->State = HAL_TIM_STATE_BUSY;
+
+  /* Get the TIMx CR2 register value */
+  tmpcr2 = htim->Instance->CR2;
+
+  /* Get the TIMx SMCR register value */
+  tmpsmcr = htim->Instance->SMCR;
+
+  /* Reset the MMS Bits */
+  tmpcr2 &= ~TIM_CR2_MMS;
+  /* Select the TRGO source */
+  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
+
+  /* Update TIMx CR2 */
+  htim->Instance->CR2 = tmpcr2;
+
+  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
+  {
+    /* Reset the MSM Bit */
+    tmpsmcr &= ~TIM_SMCR_MSM;
+    /* Set master mode */
+    tmpsmcr |= sMasterConfig->MasterSlaveMode;
+
+    /* Update TIMx SMCR */
+    htim->Instance->SMCR = tmpsmcr;
+  }
+
+  /* Change the htim state */
+  htim->State = HAL_TIM_STATE_READY;
+
+  __HAL_UNLOCK(htim);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Configures the Break feature, dead time, Lock level, OSSI/OSSR State
+  *         and the AOE(automatic output enable).
+  * @param  htim TIM handle
+  * @param  sBreakDeadTimeConfig pointer to a TIM_ConfigBreakDeadConfigTypeDef structure that
+  *         contains the BDTR Register configuration  information for the TIM peripheral.
+  * @note   Interrupts can be generated when an active level is detected on the
+  *         break input, the break 2 input or the system break input. Break
+  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
+                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
+{
+  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
+  uint32_t tmpbdtr = 0U;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
+  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
+  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
+  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
+  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
+  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
+  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
+  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
+
+  /* Check input state */
+  __HAL_LOCK(htim);
+
+  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
+     the OSSI State, the dead time value and the Automatic Output Enable Bit */
+
+  /* Set the BDTR bits */
+  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
+  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
+  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
+  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
+  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
+  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
+  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
+
+
+  /* Set TIMx_BDTR */
+  htim->Instance->BDTR = tmpbdtr;
+
+  __HAL_UNLOCK(htim);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Configures the TIMx Remapping input capabilities.
+  * @param  htim TIM handle.
+  * @param  Remap specifies the TIM remapping source.
+  *         For TIM1, the parameter can have the following values:                   (**)
+  *           @arg TIM_TIM1_TIM3_TRGO:  TIM1 ITR2 is connected to TIM3 TRGO
+  *           @arg TIM_TIM1_LPTIM:      TIM1 ITR2 is connected to LPTIM1 output
+  *
+  *         For TIM2, the parameter can have the following values:                   (**)
+  *           @arg TIM_TIM2_TIM8_TRGO:  TIM2 ITR1 is connected to TIM8 TRGO          (*)
+  *           @arg TIM_TIM2_ETH_PTP:    TIM2 ITR1 is connected to PTP trigger output (*)
+  *           @arg TIM_TIM2_USBFS_SOF:  TIM2 ITR1 is connected to OTG FS SOF
+  *           @arg TIM_TIM2_USBHS_SOF:  TIM2 ITR1 is connected to OTG FS SOF
+  *
+  *         For TIM5, the parameter can have the following values:
+  *           @arg TIM_TIM5_GPIO:       TIM5 TI4 is connected to GPIO
+  *           @arg TIM_TIM5_LSI:        TIM5 TI4 is connected to LSI
+  *           @arg TIM_TIM5_LSE:        TIM5 TI4 is connected to LSE
+  *           @arg TIM_TIM5_RTC:        TIM5 TI4 is connected to the RTC wakeup interrupt
+  *           @arg TIM_TIM5_TIM3_TRGO:  TIM5 ITR1 is connected to TIM3 TRGO          (*)
+  *           @arg TIM_TIM5_LPTIM:      TIM5 ITR1 is connected to LPTIM1 output      (*)
+  *
+  *         For TIM9, the parameter can have the following values:                   (**)
+  *           @arg TIM_TIM9_TIM3_TRGO:  TIM9 ITR1 is connected to TIM3 TRGO
+  *           @arg TIM_TIM9_LPTIM:      TIM9 ITR1 is connected to LPTIM1 output
+  *
+  *         For TIM11, the parameter can have the following values:
+  *           @arg TIM_TIM11_GPIO:     TIM11 TI1 is connected to GPIO
+  *           @arg TIM_TIM11_HSE:      TIM11 TI1 is connected to HSE_RTC clock
+  *           @arg TIM_TIM11_SPDIFRX:  TIM11 TI1 is connected to SPDIFRX_FRAME_SYNC  (*)
+  *
+  *         (*)  Value not defined in all devices. \n
+  *         (**) Register not available in all devices.
+  *
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef *htim, uint32_t Remap)
+{
+  /* Check parameters */
+  assert_param(IS_TIM_REMAP(htim->Instance, Remap));
+
+  __HAL_LOCK(htim);
+
+#if defined(LPTIM_OR_TIM1_ITR2_RMP) && defined(LPTIM_OR_TIM5_ITR1_RMP) && defined(LPTIM_OR_TIM9_ITR1_RMP)
+  if ((Remap & LPTIM_REMAP_MASK) == LPTIM_REMAP_MASK)
+  {
+    /* Connect TIMx internal trigger to LPTIM1 output */
+    __HAL_RCC_LPTIM1_CLK_ENABLE();
+    MODIFY_REG(LPTIM1->OR,
+               (LPTIM_OR_TIM1_ITR2_RMP | LPTIM_OR_TIM5_ITR1_RMP | LPTIM_OR_TIM9_ITR1_RMP),
+               Remap & ~(LPTIM_REMAP_MASK));
+  }
+  else
+  {
+    /* Set the Timer remapping configuration */
+    WRITE_REG(htim->Instance->OR, Remap);
+  }
+#else
+  /* Set the Timer remapping configuration */
+  WRITE_REG(htim->Instance->OR, Remap);
+#endif /* LPTIM_OR_TIM1_ITR2_RMP &&  LPTIM_OR_TIM5_ITR1_RMP && LPTIM_OR_TIM9_ITR1_RMP */
+
+  __HAL_UNLOCK(htim);
+
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup TIMEx_Exported_Functions_Group6 Extended Callbacks functions
+  * @brief    Extended Callbacks functions
+  *
+@verbatim
+  ==============================================================================
+                    ##### Extended Callbacks functions #####
+  ==============================================================================
+  [..]
+    This section provides Extended TIM callback functions:
+    (+) Timer Commutation callback
+    (+) Timer Break callback
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Commutation callback in non-blocking mode
+  * @param  htim TIM handle
+  * @retval None
+  */
+__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIMEx_CommutCallback could be implemented in the user file
+   */
+}
+/**
+  * @brief  Commutation half complete callback in non-blocking mode
+  * @param  htim TIM handle
+  * @retval None
+  */
+__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Break detection callback in non-blocking mode
+  * @param  htim TIM handle
+  * @retval None
+  */
+__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(htim);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_TIMEx_BreakCallback could be implemented in the user file
+   */
+}
+/**
+  * @}
+  */
+
+/** @defgroup TIMEx_Exported_Functions_Group7 Extended Peripheral State functions
+  * @brief    Extended Peripheral State functions
+  *
+@verbatim
+  ==============================================================================
+                ##### Extended Peripheral State functions #####
+  ==============================================================================
+  [..]
+    This subsection permits to get in run-time the status of the peripheral
+    and the data flow.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Return the TIM Hall Sensor interface handle state.
+  * @param  htim TIM Hall Sensor handle
+  * @retval HAL state
+  */
+HAL_TIM_StateTypeDef HAL_TIMEx_HallSensor_GetState(const TIM_HandleTypeDef *htim)
+{
+  return htim->State;
+}
+
+/**
+  * @brief  Return actual state of the TIM complementary channel.
+  * @param  htim TIM handle
+  * @param  ChannelN TIM Complementary channel
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1
+  *            @arg TIM_CHANNEL_2: TIM Channel 2
+  *            @arg TIM_CHANNEL_3: TIM Channel 3
+  * @retval TIM Complementary channel state
+  */
+HAL_TIM_ChannelStateTypeDef HAL_TIMEx_GetChannelNState(const TIM_HandleTypeDef *htim,  uint32_t ChannelN)
+{
+  HAL_TIM_ChannelStateTypeDef channel_state;
+
+  /* Check the parameters */
+  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, ChannelN));
+
+  channel_state = TIM_CHANNEL_N_STATE_GET(htim, ChannelN);
+
+  return channel_state;
+}
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/* Private functions ---------------------------------------------------------*/
+/** @defgroup TIMEx_Private_Functions TIM Extended Private Functions
+  * @{
+  */
+
+/**
+  * @brief  TIM DMA Commutation callback.
+  * @param  hdma pointer to DMA handle.
+  * @retval None
+  */
+void TIMEx_DMACommutationCplt(DMA_HandleTypeDef *hdma)
+{
+  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+  /* Change the htim state */
+  htim->State = HAL_TIM_STATE_READY;
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  htim->CommutationCallback(htim);
+#else
+  HAL_TIMEx_CommutCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  TIM DMA Commutation half complete callback.
+  * @param  hdma pointer to DMA handle.
+  * @retval None
+  */
+void TIMEx_DMACommutationHalfCplt(DMA_HandleTypeDef *hdma)
+{
+  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+  /* Change the htim state */
+  htim->State = HAL_TIM_STATE_READY;
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  htim->CommutationHalfCpltCallback(htim);
+#else
+  HAL_TIMEx_CommutHalfCpltCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+}
+
+
+/**
+  * @brief  TIM DMA Delay Pulse complete callback (complementary channel).
+  * @param  hdma pointer to DMA handle.
+  * @retval None
+  */
+static void TIM_DMADelayPulseNCplt(DMA_HandleTypeDef *hdma)
+{
+  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
+
+    if (hdma->Init.Mode == DMA_NORMAL)
+    {
+      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+    }
+  }
+  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
+
+    if (hdma->Init.Mode == DMA_NORMAL)
+    {
+      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+    }
+  }
+  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
+
+    if (hdma->Init.Mode == DMA_NORMAL)
+    {
+      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
+    }
+  }
+  else
+  {
+    /* nothing to do */
+  }
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  htim->PWM_PulseFinishedCallback(htim);
+#else
+  HAL_TIM_PWM_PulseFinishedCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+
+  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
+}
+
+/**
+  * @brief  TIM DMA error callback (complementary channel)
+  * @param  hdma pointer to DMA handle.
+  * @retval None
+  */
+static void TIM_DMAErrorCCxN(DMA_HandleTypeDef *hdma)
+{
+  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
+    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
+  }
+  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
+    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
+  }
+  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
+  {
+    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
+    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
+  }
+  else
+  {
+    /* nothing to do */
+  }
+
+#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
+  htim->ErrorCallback(htim);
+#else
+  HAL_TIM_ErrorCallback(htim);
+#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
+
+  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
+}
+
+/**
+  * @brief  Enables or disables the TIM Capture Compare Channel xN.
+  * @param  TIMx to select the TIM peripheral
+  * @param  Channel specifies the TIM Channel
+  *          This parameter can be one of the following values:
+  *            @arg TIM_CHANNEL_1: TIM Channel 1
+  *            @arg TIM_CHANNEL_2: TIM Channel 2
+  *            @arg TIM_CHANNEL_3: TIM Channel 3
+  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
+  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
+  * @retval None
+  */
+static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
+{
+  uint32_t tmp;
+
+  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
+
+  /* Reset the CCxNE Bit */
+  TIMx->CCER &=  ~tmp;
+
+  /* Set or reset the CCxNE Bit */
+  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
+}
+/**
+  * @}
+  */
+
+#endif /* HAL_TIM_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_uart.c b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_uart.c
new file mode 100644
index 0000000..cf6d201
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_uart.c
@@ -0,0 +1,3807 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_hal_uart.c
+  * @author  MCD Application Team
+  * @brief   UART HAL module driver.
+  *          This file provides firmware functions to manage the following
+  *          functionalities of the Universal Asynchronous Receiver Transmitter Peripheral (UART).
+  *           + Initialization and de-initialization functions
+  *           + IO operation functions
+  *           + Peripheral Control functions
+  *           + Peripheral State and Errors functions
+  *
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2016 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  @verbatim
+  ==============================================================================
+                        ##### How to use this driver #####
+  ==============================================================================
+  [..]
+    The UART HAL driver can be used as follows:
+
+    (#) Declare a UART_HandleTypeDef handle structure (eg. UART_HandleTypeDef huart).
+    (#) Initialize the UART low level resources by implementing the HAL_UART_MspInit() API:
+        (##) Enable the USARTx interface clock.
+        (##) UART pins configuration:
+            (+++) Enable the clock for the UART GPIOs.
+            (+++) Configure the UART TX/RX pins as alternate function pull-up.
+        (##) NVIC configuration if you need to use interrupt process (HAL_UART_Transmit_IT()
+             and HAL_UART_Receive_IT() APIs):
+            (+++) Configure the USARTx interrupt priority.
+            (+++) Enable the NVIC USART IRQ handle.
+        (##) DMA Configuration if you need to use DMA process (HAL_UART_Transmit_DMA()
+             and HAL_UART_Receive_DMA() APIs):
+            (+++) Declare a DMA handle structure for the Tx/Rx stream.
+            (+++) Enable the DMAx interface clock.
+            (+++) Configure the declared DMA handle structure with the required
+                  Tx/Rx parameters.
+            (+++) Configure the DMA Tx/Rx stream.
+            (+++) Associate the initialized DMA handle to the UART DMA Tx/Rx handle.
+            (+++) Configure the priority and enable the NVIC for the transfer complete
+                  interrupt on the DMA Tx/Rx stream.
+            (+++) Configure the USARTx interrupt priority and enable the NVIC USART IRQ handle
+                  (used for last byte sending completion detection in DMA non circular mode)
+
+    (#) Program the Baud Rate, Word Length, Stop Bit, Parity, Hardware
+        flow control and Mode(Receiver/Transmitter) in the huart Init structure.
+
+    (#) For the UART asynchronous mode, initialize the UART registers by calling
+        the HAL_UART_Init() API.
+
+    (#) For the UART Half duplex mode, initialize the UART registers by calling
+        the HAL_HalfDuplex_Init() API.
+
+    (#) For the LIN mode, initialize the UART registers by calling the HAL_LIN_Init() API.
+
+    (#) For the Multi-Processor mode, initialize the UART registers by calling
+        the HAL_MultiProcessor_Init() API.
+
+     [..]
+       (@) The specific UART interrupts (Transmission complete interrupt,
+            RXNE interrupt and Error Interrupts) will be managed using the macros
+            __HAL_UART_ENABLE_IT() and __HAL_UART_DISABLE_IT() inside the transmit
+            and receive process.
+
+     [..]
+       (@) These APIs (HAL_UART_Init() and HAL_HalfDuplex_Init()) configure also the
+            low level Hardware GPIO, CLOCK, CORTEX...etc) by calling the customized
+            HAL_UART_MspInit() API.
+
+    ##### Callback registration #####
+    ==================================
+
+    [..]
+    The compilation define USE_HAL_UART_REGISTER_CALLBACKS when set to 1
+    allows the user to configure dynamically the driver callbacks.
+
+    [..]
+    Use Function HAL_UART_RegisterCallback() to register a user callback.
+    Function HAL_UART_RegisterCallback() allows to register following callbacks:
+    (+) TxHalfCpltCallback        : Tx Half Complete Callback.
+    (+) TxCpltCallback            : Tx Complete Callback.
+    (+) RxHalfCpltCallback        : Rx Half Complete Callback.
+    (+) RxCpltCallback            : Rx Complete Callback.
+    (+) ErrorCallback             : Error Callback.
+    (+) AbortCpltCallback         : Abort Complete Callback.
+    (+) AbortTransmitCpltCallback : Abort Transmit Complete Callback.
+    (+) AbortReceiveCpltCallback  : Abort Receive Complete Callback.
+    (+) MspInitCallback           : UART MspInit.
+    (+) MspDeInitCallback         : UART MspDeInit.
+    This function takes as parameters the HAL peripheral handle, the Callback ID
+    and a pointer to the user callback function.
+
+    [..]
+    Use function HAL_UART_UnRegisterCallback() to reset a callback to the default
+    weak (surcharged) function.
+    HAL_UART_UnRegisterCallback() takes as parameters the HAL peripheral handle,
+    and the Callback ID.
+    This function allows to reset following callbacks:
+    (+) TxHalfCpltCallback        : Tx Half Complete Callback.
+    (+) TxCpltCallback            : Tx Complete Callback.
+    (+) RxHalfCpltCallback        : Rx Half Complete Callback.
+    (+) RxCpltCallback            : Rx Complete Callback.
+    (+) ErrorCallback             : Error Callback.
+    (+) AbortCpltCallback         : Abort Complete Callback.
+    (+) AbortTransmitCpltCallback : Abort Transmit Complete Callback.
+    (+) AbortReceiveCpltCallback  : Abort Receive Complete Callback.
+    (+) MspInitCallback           : UART MspInit.
+    (+) MspDeInitCallback         : UART MspDeInit.
+
+    [..]
+    For specific callback RxEventCallback, use dedicated registration/reset functions:
+    respectively HAL_UART_RegisterRxEventCallback() , HAL_UART_UnRegisterRxEventCallback().
+
+    [..]
+    By default, after the HAL_UART_Init() and when the state is HAL_UART_STATE_RESET
+    all callbacks are set to the corresponding weak (surcharged) functions:
+    examples HAL_UART_TxCpltCallback(), HAL_UART_RxHalfCpltCallback().
+    Exception done for MspInit and MspDeInit functions that are respectively
+    reset to the legacy weak (surcharged) functions in the HAL_UART_Init()
+    and HAL_UART_DeInit() only when these callbacks are null (not registered beforehand).
+    If not, MspInit or MspDeInit are not null, the HAL_UART_Init() and HAL_UART_DeInit()
+    keep and use the user MspInit/MspDeInit callbacks (registered beforehand).
+
+    [..]
+    Callbacks can be registered/unregistered in HAL_UART_STATE_READY state only.
+    Exception done MspInit/MspDeInit that can be registered/unregistered
+    in HAL_UART_STATE_READY or HAL_UART_STATE_RESET state, thus registered (user)
+    MspInit/DeInit callbacks can be used during the Init/DeInit.
+    In that case first register the MspInit/MspDeInit user callbacks
+    using HAL_UART_RegisterCallback() before calling HAL_UART_DeInit()
+    or HAL_UART_Init() function.
+
+    [..]
+    When The compilation define USE_HAL_UART_REGISTER_CALLBACKS is set to 0 or
+    not defined, the callback registration feature is not available
+    and weak (surcharged) callbacks are used.
+
+     [..]
+        Three operation modes are available within this driver :
+
+     *** Polling mode IO operation ***
+     =================================
+     [..]
+       (+) Send an amount of data in blocking mode using HAL_UART_Transmit()
+       (+) Receive an amount of data in blocking mode using HAL_UART_Receive()
+
+     *** Interrupt mode IO operation ***
+     ===================================
+     [..]
+       (+) Send an amount of data in non blocking mode using HAL_UART_Transmit_IT()
+       (+) At transmission end of transfer HAL_UART_TxCpltCallback is executed and user can
+            add his own code by customization of function pointer HAL_UART_TxCpltCallback
+       (+) Receive an amount of data in non blocking mode using HAL_UART_Receive_IT()
+       (+) At reception end of transfer HAL_UART_RxCpltCallback is executed and user can
+            add his own code by customization of function pointer HAL_UART_RxCpltCallback
+       (+) In case of transfer Error, HAL_UART_ErrorCallback() function is executed and user can
+            add his own code by customization of function pointer HAL_UART_ErrorCallback
+
+     *** DMA mode IO operation ***
+     ==============================
+     [..]
+       (+) Send an amount of data in non blocking mode (DMA) using HAL_UART_Transmit_DMA()
+       (+) At transmission end of half transfer HAL_UART_TxHalfCpltCallback is executed and user can
+            add his own code by customization of function pointer HAL_UART_TxHalfCpltCallback
+       (+) At transmission end of transfer HAL_UART_TxCpltCallback is executed and user can
+            add his own code by customization of function pointer HAL_UART_TxCpltCallback
+       (+) Receive an amount of data in non blocking mode (DMA) using HAL_UART_Receive_DMA()
+       (+) At reception end of half transfer HAL_UART_RxHalfCpltCallback is executed and user can
+            add his own code by customization of function pointer HAL_UART_RxHalfCpltCallback
+       (+) At reception end of transfer HAL_UART_RxCpltCallback is executed and user can
+            add his own code by customization of function pointer HAL_UART_RxCpltCallback
+       (+) In case of transfer Error, HAL_UART_ErrorCallback() function is executed and user can
+            add his own code by customization of function pointer HAL_UART_ErrorCallback
+       (+) Pause the DMA Transfer using HAL_UART_DMAPause()
+       (+) Resume the DMA Transfer using HAL_UART_DMAResume()
+       (+) Stop the DMA Transfer using HAL_UART_DMAStop()
+
+
+    [..] This subsection also provides a set of additional functions providing enhanced reception
+    services to user. (For example, these functions allow application to handle use cases
+    where number of data to be received is unknown).
+
+    (#) Compared to standard reception services which only consider number of received
+        data elements as reception completion criteria, these functions also consider additional events
+        as triggers for updating reception status to caller :
+       (+) Detection of inactivity period (RX line has not been active for a given period).
+          (++) RX inactivity detected by IDLE event, i.e. RX line has been in idle state (normally high state)
+               for 1 frame time, after last received byte.
+
+    (#) There are two mode of transfer:
+       (+) Blocking mode: The reception is performed in polling mode, until either expected number of data is received,
+           or till IDLE event occurs. Reception is handled only during function execution.
+           When function exits, no data reception could occur. HAL status and number of actually received data elements,
+           are returned by function after finishing transfer.
+       (+) Non-Blocking mode: The reception is performed using Interrupts or DMA.
+           These API's return the HAL status.
+           The end of the data processing will be indicated through the
+           dedicated UART IRQ when using Interrupt mode or the DMA IRQ when using DMA mode.
+           The HAL_UARTEx_RxEventCallback() user callback will be executed during Receive process
+           The HAL_UART_ErrorCallback()user callback will be executed when a reception error is detected.
+
+    (#) Blocking mode API:
+        (+) HAL_UARTEx_ReceiveToIdle()
+
+    (#) Non-Blocking mode API with Interrupt:
+        (+) HAL_UARTEx_ReceiveToIdle_IT()
+
+    (#) Non-Blocking mode API with DMA:
+        (+) HAL_UARTEx_ReceiveToIdle_DMA()
+
+
+     *** UART HAL driver macros list ***
+     =============================================
+     [..]
+       Below the list of most used macros in UART HAL driver.
+
+      (+) __HAL_UART_ENABLE: Enable the UART peripheral
+      (+) __HAL_UART_DISABLE: Disable the UART peripheral
+      (+) __HAL_UART_GET_FLAG : Check whether the specified UART flag is set or not
+      (+) __HAL_UART_CLEAR_FLAG : Clear the specified UART pending flag
+      (+) __HAL_UART_ENABLE_IT: Enable the specified UART interrupt
+      (+) __HAL_UART_DISABLE_IT: Disable the specified UART interrupt
+      (+) __HAL_UART_GET_IT_SOURCE: Check whether the specified UART interrupt has occurred or not
+
+     [..]
+       (@) You can refer to the UART HAL driver header file for more useful macros
+
+  @endverbatim
+     [..]
+       (@) Additional remark: If the parity is enabled, then the MSB bit of the data written
+           in the data register is transmitted but is changed by the parity bit.
+           Depending on the frame length defined by the M bit (8-bits or 9-bits),
+           the possible UART frame formats are as listed in the following table:
+    +-------------------------------------------------------------+
+    |   M bit |  PCE bit  |            UART frame                 |
+    |---------------------|---------------------------------------|
+    |    0    |    0      |    | SB | 8 bit data | STB |          |
+    |---------|-----------|---------------------------------------|
+    |    0    |    1      |    | SB | 7 bit data | PB | STB |     |
+    |---------|-----------|---------------------------------------|
+    |    1    |    0      |    | SB | 9 bit data | STB |          |
+    |---------|-----------|---------------------------------------|
+    |    1    |    1      |    | SB | 8 bit data | PB | STB |     |
+    +-------------------------------------------------------------+
+  ******************************************************************************
+  */
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx_hal.h"
+
+/** @addtogroup STM32F4xx_HAL_Driver
+  * @{
+  */
+
+/** @defgroup UART UART
+  * @brief HAL UART module driver
+  * @{
+  */
+#ifdef HAL_UART_MODULE_ENABLED
+
+/* Private typedef -----------------------------------------------------------*/
+/* Private define ------------------------------------------------------------*/
+/** @addtogroup UART_Private_Constants
+  * @{
+  */
+/**
+  * @}
+  */
+/* Private macro -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private function prototypes -----------------------------------------------*/
+/** @addtogroup UART_Private_Functions  UART Private Functions
+  * @{
+  */
+
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+static void UART_EndTxTransfer(UART_HandleTypeDef *huart);
+static void UART_EndRxTransfer(UART_HandleTypeDef *huart);
+static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma);
+static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma);
+static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma);
+static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma);
+static void UART_DMAError(DMA_HandleTypeDef *hdma);
+static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma);
+static void UART_DMATxAbortCallback(DMA_HandleTypeDef *hdma);
+static void UART_DMARxAbortCallback(DMA_HandleTypeDef *hdma);
+static void UART_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma);
+static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma);
+static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart);
+static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart);
+static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart);
+static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
+                                                     uint32_t Tickstart, uint32_t Timeout);
+static void UART_SetConfig(UART_HandleTypeDef *huart);
+
+/**
+  * @}
+  */
+
+/* Exported functions ---------------------------------------------------------*/
+/** @defgroup UART_Exported_Functions UART Exported Functions
+  * @{
+  */
+
+/** @defgroup UART_Exported_Functions_Group1 Initialization and de-initialization functions
+  *  @brief    Initialization and Configuration functions
+  *
+@verbatim
+ ===============================================================================
+            ##### Initialization and Configuration functions #####
+ ===============================================================================
+    [..]
+    This subsection provides a set of functions allowing to initialize the USARTx or the UARTy
+    in asynchronous mode.
+      (+) For the asynchronous mode only these parameters can be configured:
+        (++) Baud Rate
+        (++) Word Length
+        (++) Stop Bit
+        (++) Parity: If the parity is enabled, then the MSB bit of the data written
+             in the data register is transmitted but is changed by the parity bit.
+             Depending on the frame length defined by the M bit (8-bits or 9-bits),
+             please refer to Reference manual for possible UART frame formats.
+        (++) Hardware flow control
+        (++) Receiver/transmitter modes
+        (++) Over Sampling Method
+    [..]
+    The HAL_UART_Init(), HAL_HalfDuplex_Init(), HAL_LIN_Init() and HAL_MultiProcessor_Init() APIs
+    follow respectively the UART asynchronous, UART Half duplex, LIN and Multi-Processor configuration
+    procedures (details for the procedures are available in reference manual
+    (RM0430 for STM32F4X3xx MCUs and RM0402 for STM32F412xx MCUs
+     RM0383 for STM32F411xC/E MCUs and RM0401 for STM32F410xx MCUs
+     RM0090 for STM32F4X5xx/STM32F4X7xx/STM32F429xx/STM32F439xx MCUs
+     RM0390 for STM32F446xx MCUs and RM0386 for STM32F469xx/STM32F479xx MCUs)).
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Initializes the UART mode according to the specified parameters in
+  *         the UART_InitTypeDef and create the associated handle.
+  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
+  *                the configuration information for the specified UART module.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
+{
+  /* Check the UART handle allocation */
+  if (huart == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
+  {
+    /* The hardware flow control is available only for USART1, USART2, USART3 and USART6.
+       Except for STM32F446xx devices, that is available for USART1, USART2, USART3, USART6, UART4 and UART5.
+    */
+    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
+    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
+  }
+  else
+  {
+    assert_param(IS_UART_INSTANCE(huart->Instance));
+  }
+  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
+  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
+
+  if (huart->gState == HAL_UART_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    huart->Lock = HAL_UNLOCKED;
+
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+    UART_InitCallbacksToDefault(huart);
+
+    if (huart->MspInitCallback == NULL)
+    {
+      huart->MspInitCallback = HAL_UART_MspInit;
+    }
+
+    /* Init the low level hardware */
+    huart->MspInitCallback(huart);
+#else
+    /* Init the low level hardware : GPIO, CLOCK */
+    HAL_UART_MspInit(huart);
+#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
+  }
+
+  huart->gState = HAL_UART_STATE_BUSY;
+
+  /* Disable the peripheral */
+  __HAL_UART_DISABLE(huart);
+
+  /* Set the UART Communication parameters */
+  UART_SetConfig(huart);
+
+  /* In asynchronous mode, the following bits must be kept cleared:
+     - LINEN and CLKEN bits in the USART_CR2 register,
+     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
+  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
+  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
+
+  /* Enable the peripheral */
+  __HAL_UART_ENABLE(huart);
+
+  /* Initialize the UART state */
+  huart->ErrorCode = HAL_UART_ERROR_NONE;
+  huart->gState = HAL_UART_STATE_READY;
+  huart->RxState = HAL_UART_STATE_READY;
+  huart->RxEventType = HAL_UART_RXEVENT_TC;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Initializes the half-duplex mode according to the specified
+  *         parameters in the UART_InitTypeDef and create the associated handle.
+  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
+  *                the configuration information for the specified UART module.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
+{
+  /* Check the UART handle allocation */
+  if (huart == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));
+  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
+  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
+
+  if (huart->gState == HAL_UART_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    huart->Lock = HAL_UNLOCKED;
+
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+    UART_InitCallbacksToDefault(huart);
+
+    if (huart->MspInitCallback == NULL)
+    {
+      huart->MspInitCallback = HAL_UART_MspInit;
+    }
+
+    /* Init the low level hardware */
+    huart->MspInitCallback(huart);
+#else
+    /* Init the low level hardware : GPIO, CLOCK */
+    HAL_UART_MspInit(huart);
+#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
+  }
+
+  huart->gState = HAL_UART_STATE_BUSY;
+
+  /* Disable the peripheral */
+  __HAL_UART_DISABLE(huart);
+
+  /* Set the UART Communication parameters */
+  UART_SetConfig(huart);
+
+  /* In half-duplex mode, the following bits must be kept cleared:
+     - LINEN and CLKEN bits in the USART_CR2 register,
+     - SCEN and IREN bits in the USART_CR3 register.*/
+  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
+  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
+
+  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
+  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
+
+  /* Enable the peripheral */
+  __HAL_UART_ENABLE(huart);
+
+  /* Initialize the UART state*/
+  huart->ErrorCode = HAL_UART_ERROR_NONE;
+  huart->gState = HAL_UART_STATE_READY;
+  huart->RxState = HAL_UART_STATE_READY;
+  huart->RxEventType = HAL_UART_RXEVENT_TC;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Initializes the LIN mode according to the specified
+  *         parameters in the UART_InitTypeDef and create the associated handle.
+  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
+  *                the configuration information for the specified UART module.
+  * @param  BreakDetectLength Specifies the LIN break detection length.
+  *         This parameter can be one of the following values:
+  *            @arg UART_LINBREAKDETECTLENGTH_10B: 10-bit break detection
+  *            @arg UART_LINBREAKDETECTLENGTH_11B: 11-bit break detection
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_LIN_Init(UART_HandleTypeDef *huart, uint32_t BreakDetectLength)
+{
+  /* Check the UART handle allocation */
+  if (huart == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the LIN UART instance */
+  assert_param(IS_UART_LIN_INSTANCE(huart->Instance));
+
+  /* Check the Break detection length parameter */
+  assert_param(IS_UART_LIN_BREAK_DETECT_LENGTH(BreakDetectLength));
+  assert_param(IS_UART_LIN_WORD_LENGTH(huart->Init.WordLength));
+  assert_param(IS_UART_LIN_OVERSAMPLING(huart->Init.OverSampling));
+
+  if (huart->gState == HAL_UART_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    huart->Lock = HAL_UNLOCKED;
+
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+    UART_InitCallbacksToDefault(huart);
+
+    if (huart->MspInitCallback == NULL)
+    {
+      huart->MspInitCallback = HAL_UART_MspInit;
+    }
+
+    /* Init the low level hardware */
+    huart->MspInitCallback(huart);
+#else
+    /* Init the low level hardware : GPIO, CLOCK */
+    HAL_UART_MspInit(huart);
+#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
+  }
+
+  huart->gState = HAL_UART_STATE_BUSY;
+
+  /* Disable the peripheral */
+  __HAL_UART_DISABLE(huart);
+
+  /* Set the UART Communication parameters */
+  UART_SetConfig(huart);
+
+  /* In LIN mode, the following bits must be kept cleared:
+     - CLKEN bits in the USART_CR2 register,
+     - SCEN, HDSEL and IREN bits in the USART_CR3 register.*/
+  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_CLKEN));
+  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN | USART_CR3_SCEN));
+
+  /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
+  SET_BIT(huart->Instance->CR2, USART_CR2_LINEN);
+
+  /* Set the USART LIN Break detection length. */
+  CLEAR_BIT(huart->Instance->CR2, USART_CR2_LBDL);
+  SET_BIT(huart->Instance->CR2, BreakDetectLength);
+
+  /* Enable the peripheral */
+  __HAL_UART_ENABLE(huart);
+
+  /* Initialize the UART state*/
+  huart->ErrorCode = HAL_UART_ERROR_NONE;
+  huart->gState = HAL_UART_STATE_READY;
+  huart->RxState = HAL_UART_STATE_READY;
+  huart->RxEventType = HAL_UART_RXEVENT_TC;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Initializes the Multi-Processor mode according to the specified
+  *         parameters in the UART_InitTypeDef and create the associated handle.
+  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
+  *                the configuration information for the specified UART module.
+  * @param  Address USART address
+  * @param  WakeUpMethod specifies the USART wake-up method.
+  *         This parameter can be one of the following values:
+  *            @arg UART_WAKEUPMETHOD_IDLELINE: Wake-up by an idle line detection
+  *            @arg UART_WAKEUPMETHOD_ADDRESSMARK: Wake-up by an address mark
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_MultiProcessor_Init(UART_HandleTypeDef *huart, uint8_t Address, uint32_t WakeUpMethod)
+{
+  /* Check the UART handle allocation */
+  if (huart == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_UART_INSTANCE(huart->Instance));
+
+  /* Check the Address & wake up method parameters */
+  assert_param(IS_UART_WAKEUPMETHOD(WakeUpMethod));
+  assert_param(IS_UART_ADDRESS(Address));
+  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
+  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
+
+  if (huart->gState == HAL_UART_STATE_RESET)
+  {
+    /* Allocate lock resource and initialize it */
+    huart->Lock = HAL_UNLOCKED;
+
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+    UART_InitCallbacksToDefault(huart);
+
+    if (huart->MspInitCallback == NULL)
+    {
+      huart->MspInitCallback = HAL_UART_MspInit;
+    }
+
+    /* Init the low level hardware */
+    huart->MspInitCallback(huart);
+#else
+    /* Init the low level hardware : GPIO, CLOCK */
+    HAL_UART_MspInit(huart);
+#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
+  }
+
+  huart->gState = HAL_UART_STATE_BUSY;
+
+  /* Disable the peripheral */
+  __HAL_UART_DISABLE(huart);
+
+  /* Set the UART Communication parameters */
+  UART_SetConfig(huart);
+
+  /* In Multi-Processor mode, the following bits must be kept cleared:
+     - LINEN and CLKEN bits in the USART_CR2 register,
+     - SCEN, HDSEL and IREN  bits in the USART_CR3 register */
+  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
+  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
+
+  /* Set the USART address node */
+  CLEAR_BIT(huart->Instance->CR2, USART_CR2_ADD);
+  SET_BIT(huart->Instance->CR2, Address);
+
+  /* Set the wake up method by setting the WAKE bit in the CR1 register */
+  CLEAR_BIT(huart->Instance->CR1, USART_CR1_WAKE);
+  SET_BIT(huart->Instance->CR1, WakeUpMethod);
+
+  /* Enable the peripheral */
+  __HAL_UART_ENABLE(huart);
+
+  /* Initialize the UART state */
+  huart->ErrorCode = HAL_UART_ERROR_NONE;
+  huart->gState = HAL_UART_STATE_READY;
+  huart->RxState = HAL_UART_STATE_READY;
+  huart->RxEventType = HAL_UART_RXEVENT_TC;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  DeInitializes the UART peripheral.
+  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
+  *                the configuration information for the specified UART module.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
+{
+  /* Check the UART handle allocation */
+  if (huart == NULL)
+  {
+    return HAL_ERROR;
+  }
+
+  /* Check the parameters */
+  assert_param(IS_UART_INSTANCE(huart->Instance));
+
+  huart->gState = HAL_UART_STATE_BUSY;
+
+  /* Disable the Peripheral */
+  __HAL_UART_DISABLE(huart);
+
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+  if (huart->MspDeInitCallback == NULL)
+  {
+    huart->MspDeInitCallback = HAL_UART_MspDeInit;
+  }
+  /* DeInit the low level hardware */
+  huart->MspDeInitCallback(huart);
+#else
+  /* DeInit the low level hardware */
+  HAL_UART_MspDeInit(huart);
+#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
+
+  huart->ErrorCode = HAL_UART_ERROR_NONE;
+  huart->gState = HAL_UART_STATE_RESET;
+  huart->RxState = HAL_UART_STATE_RESET;
+  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
+  huart->RxEventType = HAL_UART_RXEVENT_TC;
+
+  /* Process Unlock */
+  __HAL_UNLOCK(huart);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  UART MSP Init.
+  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
+  *                the configuration information for the specified UART module.
+  * @retval None
+  */
+__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(huart);
+  /* NOTE: This function should not be modified, when the callback is needed,
+           the HAL_UART_MspInit could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  UART MSP DeInit.
+  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
+  *                the configuration information for the specified UART module.
+  * @retval None
+  */
+__weak void HAL_UART_MspDeInit(UART_HandleTypeDef *huart)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(huart);
+  /* NOTE: This function should not be modified, when the callback is needed,
+           the HAL_UART_MspDeInit could be implemented in the user file
+   */
+}
+
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+/**
+  * @brief  Register a User UART Callback
+  *         To be used instead of the weak predefined callback
+  * @note   The HAL_UART_RegisterCallback() may be called before HAL_UART_Init(), HAL_HalfDuplex_Init(), HAL_LIN_Init(),
+  *         HAL_MultiProcessor_Init() to register callbacks for HAL_UART_MSPINIT_CB_ID and HAL_UART_MSPDEINIT_CB_ID
+  * @param  huart uart handle
+  * @param  CallbackID ID of the callback to be registered
+  *         This parameter can be one of the following values:
+  *           @arg @ref HAL_UART_TX_HALFCOMPLETE_CB_ID Tx Half Complete Callback ID
+  *           @arg @ref HAL_UART_TX_COMPLETE_CB_ID Tx Complete Callback ID
+  *           @arg @ref HAL_UART_RX_HALFCOMPLETE_CB_ID Rx Half Complete Callback ID
+  *           @arg @ref HAL_UART_RX_COMPLETE_CB_ID Rx Complete Callback ID
+  *           @arg @ref HAL_UART_ERROR_CB_ID Error Callback ID
+  *           @arg @ref HAL_UART_ABORT_COMPLETE_CB_ID Abort Complete Callback ID
+  *           @arg @ref HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID Abort Transmit Complete Callback ID
+  *           @arg @ref HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID Abort Receive Complete Callback ID
+  *           @arg @ref HAL_UART_MSPINIT_CB_ID MspInit Callback ID
+  *           @arg @ref HAL_UART_MSPDEINIT_CB_ID MspDeInit Callback ID
+  * @param  pCallback pointer to the Callback function
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
+                                            pUART_CallbackTypeDef pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    /* Update the error code */
+    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
+
+    return HAL_ERROR;
+  }
+
+  if (huart->gState == HAL_UART_STATE_READY)
+  {
+    switch (CallbackID)
+    {
+      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
+        huart->TxHalfCpltCallback = pCallback;
+        break;
+
+      case HAL_UART_TX_COMPLETE_CB_ID :
+        huart->TxCpltCallback = pCallback;
+        break;
+
+      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
+        huart->RxHalfCpltCallback = pCallback;
+        break;
+
+      case HAL_UART_RX_COMPLETE_CB_ID :
+        huart->RxCpltCallback = pCallback;
+        break;
+
+      case HAL_UART_ERROR_CB_ID :
+        huart->ErrorCallback = pCallback;
+        break;
+
+      case HAL_UART_ABORT_COMPLETE_CB_ID :
+        huart->AbortCpltCallback = pCallback;
+        break;
+
+      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
+        huart->AbortTransmitCpltCallback = pCallback;
+        break;
+
+      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
+        huart->AbortReceiveCpltCallback = pCallback;
+        break;
+
+      case HAL_UART_MSPINIT_CB_ID :
+        huart->MspInitCallback = pCallback;
+        break;
+
+      case HAL_UART_MSPDEINIT_CB_ID :
+        huart->MspDeInitCallback = pCallback;
+        break;
+
+      default :
+        /* Update the error code */
+        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else if (huart->gState == HAL_UART_STATE_RESET)
+  {
+    switch (CallbackID)
+    {
+      case HAL_UART_MSPINIT_CB_ID :
+        huart->MspInitCallback = pCallback;
+        break;
+
+      case HAL_UART_MSPDEINIT_CB_ID :
+        huart->MspDeInitCallback = pCallback;
+        break;
+
+      default :
+        /* Update the error code */
+        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Update the error code */
+    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Unregister an UART Callback
+  *         UART callaback is redirected to the weak predefined callback
+  * @note   The HAL_UART_UnRegisterCallback() may be called before HAL_UART_Init(), HAL_HalfDuplex_Init(),
+  *         HAL_LIN_Init(), HAL_MultiProcessor_Init() to un-register callbacks for HAL_UART_MSPINIT_CB_ID
+  *         and HAL_UART_MSPDEINIT_CB_ID
+  * @param  huart uart handle
+  * @param  CallbackID ID of the callback to be unregistered
+  *         This parameter can be one of the following values:
+  *           @arg @ref HAL_UART_TX_HALFCOMPLETE_CB_ID Tx Half Complete Callback ID
+  *           @arg @ref HAL_UART_TX_COMPLETE_CB_ID Tx Complete Callback ID
+  *           @arg @ref HAL_UART_RX_HALFCOMPLETE_CB_ID Rx Half Complete Callback ID
+  *           @arg @ref HAL_UART_RX_COMPLETE_CB_ID Rx Complete Callback ID
+  *           @arg @ref HAL_UART_ERROR_CB_ID Error Callback ID
+  *           @arg @ref HAL_UART_ABORT_COMPLETE_CB_ID Abort Complete Callback ID
+  *           @arg @ref HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID Abort Transmit Complete Callback ID
+  *           @arg @ref HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID Abort Receive Complete Callback ID
+  *           @arg @ref HAL_UART_MSPINIT_CB_ID MspInit Callback ID
+  *           @arg @ref HAL_UART_MSPDEINIT_CB_ID MspDeInit Callback ID
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_UnRegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (HAL_UART_STATE_READY == huart->gState)
+  {
+    switch (CallbackID)
+    {
+      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
+        huart->TxHalfCpltCallback = HAL_UART_TxHalfCpltCallback;               /* Legacy weak  TxHalfCpltCallback       */
+        break;
+
+      case HAL_UART_TX_COMPLETE_CB_ID :
+        huart->TxCpltCallback = HAL_UART_TxCpltCallback;                       /* Legacy weak TxCpltCallback            */
+        break;
+
+      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
+        huart->RxHalfCpltCallback = HAL_UART_RxHalfCpltCallback;               /* Legacy weak RxHalfCpltCallback        */
+        break;
+
+      case HAL_UART_RX_COMPLETE_CB_ID :
+        huart->RxCpltCallback = HAL_UART_RxCpltCallback;                       /* Legacy weak RxCpltCallback            */
+        break;
+
+      case HAL_UART_ERROR_CB_ID :
+        huart->ErrorCallback = HAL_UART_ErrorCallback;                         /* Legacy weak ErrorCallback             */
+        break;
+
+      case HAL_UART_ABORT_COMPLETE_CB_ID :
+        huart->AbortCpltCallback = HAL_UART_AbortCpltCallback;                 /* Legacy weak AbortCpltCallback         */
+        break;
+
+      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
+        huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
+        break;
+
+      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
+        huart->AbortReceiveCpltCallback = HAL_UART_AbortReceiveCpltCallback;   /* Legacy weak AbortReceiveCpltCallback  */
+        break;
+
+      case HAL_UART_MSPINIT_CB_ID :
+        huart->MspInitCallback = HAL_UART_MspInit;                             /* Legacy weak MspInitCallback           */
+        break;
+
+      case HAL_UART_MSPDEINIT_CB_ID :
+        huart->MspDeInitCallback = HAL_UART_MspDeInit;                         /* Legacy weak MspDeInitCallback         */
+        break;
+
+      default :
+        /* Update the error code */
+        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else if (HAL_UART_STATE_RESET == huart->gState)
+  {
+    switch (CallbackID)
+    {
+      case HAL_UART_MSPINIT_CB_ID :
+        huart->MspInitCallback = HAL_UART_MspInit;
+        break;
+
+      case HAL_UART_MSPDEINIT_CB_ID :
+        huart->MspDeInitCallback = HAL_UART_MspDeInit;
+        break;
+
+      default :
+        /* Update the error code */
+        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
+
+        /* Return error status */
+        status =  HAL_ERROR;
+        break;
+    }
+  }
+  else
+  {
+    /* Update the error code */
+    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
+
+    /* Return error status */
+    status =  HAL_ERROR;
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Register a User UART Rx Event Callback
+  *         To be used instead of the weak predefined callback
+  * @param  huart     Uart handle
+  * @param  pCallback Pointer to the Rx Event Callback function
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_RegisterRxEventCallback(UART_HandleTypeDef *huart, pUART_RxEventCallbackTypeDef pCallback)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  if (pCallback == NULL)
+  {
+    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
+
+    return HAL_ERROR;
+  }
+
+  /* Process locked */
+  __HAL_LOCK(huart);
+
+  if (huart->gState == HAL_UART_STATE_READY)
+  {
+    huart->RxEventCallback = pCallback;
+  }
+  else
+  {
+    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
+
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(huart);
+
+  return status;
+}
+
+/**
+  * @brief  UnRegister the UART Rx Event Callback
+  *         UART Rx Event Callback is redirected to the weak HAL_UARTEx_RxEventCallback() predefined callback
+  * @param  huart     Uart handle
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_UnRegisterRxEventCallback(UART_HandleTypeDef *huart)
+{
+  HAL_StatusTypeDef status = HAL_OK;
+
+  /* Process locked */
+  __HAL_LOCK(huart);
+
+  if (huart->gState == HAL_UART_STATE_READY)
+  {
+    huart->RxEventCallback = HAL_UARTEx_RxEventCallback; /* Legacy weak UART Rx Event Callback  */
+  }
+  else
+  {
+    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
+
+    status =  HAL_ERROR;
+  }
+
+  /* Release Lock */
+  __HAL_UNLOCK(huart);
+  return status;
+}
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+
+/**
+  * @}
+  */
+
+/** @defgroup UART_Exported_Functions_Group2 IO operation functions
+  *  @brief UART Transmit and Receive functions
+  *
+@verbatim
+ ===============================================================================
+                      ##### IO operation functions #####
+ ===============================================================================
+    This subsection provides a set of functions allowing to manage the UART asynchronous
+    and Half duplex data transfers.
+
+    (#) There are two modes of transfer:
+       (+) Blocking mode: The communication is performed in polling mode.
+           The HAL status of all data processing is returned by the same function
+           after finishing transfer.
+       (+) Non-Blocking mode: The communication is performed using Interrupts
+           or DMA, these API's return the HAL status.
+           The end of the data processing will be indicated through the
+           dedicated UART IRQ when using Interrupt mode or the DMA IRQ when
+           using DMA mode.
+           The HAL_UART_TxCpltCallback(), HAL_UART_RxCpltCallback() user callbacks
+           will be executed respectively at the end of the transmit or receive process
+           The HAL_UART_ErrorCallback()user callback will be executed when a communication error is detected.
+
+    (#) Blocking mode API's are :
+        (+) HAL_UART_Transmit()
+        (+) HAL_UART_Receive()
+
+    (#) Non-Blocking mode API's with Interrupt are :
+        (+) HAL_UART_Transmit_IT()
+        (+) HAL_UART_Receive_IT()
+        (+) HAL_UART_IRQHandler()
+
+    (#) Non-Blocking mode API's with DMA are :
+        (+) HAL_UART_Transmit_DMA()
+        (+) HAL_UART_Receive_DMA()
+        (+) HAL_UART_DMAPause()
+        (+) HAL_UART_DMAResume()
+        (+) HAL_UART_DMAStop()
+
+    (#) A set of Transfer Complete Callbacks are provided in Non_Blocking mode:
+        (+) HAL_UART_TxHalfCpltCallback()
+        (+) HAL_UART_TxCpltCallback()
+        (+) HAL_UART_RxHalfCpltCallback()
+        (+) HAL_UART_RxCpltCallback()
+        (+) HAL_UART_ErrorCallback()
+
+    (#) Non-Blocking mode transfers could be aborted using Abort API's :
+        (+) HAL_UART_Abort()
+        (+) HAL_UART_AbortTransmit()
+        (+) HAL_UART_AbortReceive()
+        (+) HAL_UART_Abort_IT()
+        (+) HAL_UART_AbortTransmit_IT()
+        (+) HAL_UART_AbortReceive_IT()
+
+    (#) For Abort services based on interrupts (HAL_UART_Abortxxx_IT), a set of Abort Complete Callbacks are provided:
+        (+) HAL_UART_AbortCpltCallback()
+        (+) HAL_UART_AbortTransmitCpltCallback()
+        (+) HAL_UART_AbortReceiveCpltCallback()
+
+    (#) A Rx Event Reception Callback (Rx event notification) is available for Non_Blocking modes of enhanced reception services:
+        (+) HAL_UARTEx_RxEventCallback()
+
+    (#) In Non-Blocking mode transfers, possible errors are split into 2 categories.
+        Errors are handled as follows :
+       (+) Error is considered as Recoverable and non blocking : Transfer could go till end, but error severity is
+           to be evaluated by user : this concerns Frame Error, Parity Error or Noise Error in Interrupt mode reception .
+           Received character is then retrieved and stored in Rx buffer, Error code is set to allow user to identify error type,
+           and HAL_UART_ErrorCallback() user callback is executed. Transfer is kept ongoing on UART side.
+           If user wants to abort it, Abort services should be called by user.
+       (+) Error is considered as Blocking : Transfer could not be completed properly and is aborted.
+           This concerns Overrun Error In Interrupt mode reception and all errors in DMA mode.
+           Error code is set to allow user to identify error type, and HAL_UART_ErrorCallback() user callback is executed.
+
+    -@- In the Half duplex communication, it is forbidden to run the transmit
+        and receive process in parallel, the UART state HAL_UART_STATE_BUSY_TX_RX can't be useful.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Sends an amount of data in blocking mode.
+  * @note   When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         the sent data is handled as a set of u16. In this case, Size must indicate the number
+  *         of u16 provided through pData.
+  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
+  *               the configuration information for the specified UART module.
+  * @param  pData Pointer to data buffer (u8 or u16 data elements).
+  * @param  Size  Amount of data elements (u8 or u16) to be sent
+  * @param  Timeout Timeout duration
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
+{
+  const uint8_t  *pdata8bits;
+  const uint16_t *pdata16bits;
+  uint32_t tickstart = 0U;
+
+  /* Check that a Tx process is not already ongoing */
+  if (huart->gState == HAL_UART_STATE_READY)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      return  HAL_ERROR;
+    }
+
+    huart->ErrorCode = HAL_UART_ERROR_NONE;
+    huart->gState = HAL_UART_STATE_BUSY_TX;
+
+    /* Init tickstart for timeout management */
+    tickstart = HAL_GetTick();
+
+    huart->TxXferSize = Size;
+    huart->TxXferCount = Size;
+
+    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
+    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
+    {
+      pdata8bits  = NULL;
+      pdata16bits = (const uint16_t *) pData;
+    }
+    else
+    {
+      pdata8bits  = pData;
+      pdata16bits = NULL;
+    }
+
+    while (huart->TxXferCount > 0U)
+    {
+      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
+      {
+        huart->gState = HAL_UART_STATE_READY;
+
+        return HAL_TIMEOUT;
+      }
+      if (pdata8bits == NULL)
+      {
+        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
+        pdata16bits++;
+      }
+      else
+      {
+        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
+        pdata8bits++;
+      }
+      huart->TxXferCount--;
+    }
+
+    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
+    {
+      huart->gState = HAL_UART_STATE_READY;
+
+      return HAL_TIMEOUT;
+    }
+
+    /* At end of Tx process, restore huart->gState to Ready */
+    huart->gState = HAL_UART_STATE_READY;
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Receives an amount of data in blocking mode.
+  * @note   When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         the received data is handled as a set of u16. In this case, Size must indicate the number
+  *         of u16 available through pData.
+  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
+  *               the configuration information for the specified UART module.
+  * @param  pData Pointer to data buffer (u8 or u16 data elements).
+  * @param  Size  Amount of data elements (u8 or u16) to be received.
+  * @param  Timeout Timeout duration
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
+{
+  uint8_t  *pdata8bits;
+  uint16_t *pdata16bits;
+  uint32_t tickstart = 0U;
+
+  /* Check that a Rx process is not already ongoing */
+  if (huart->RxState == HAL_UART_STATE_READY)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      return  HAL_ERROR;
+    }
+
+    huart->ErrorCode = HAL_UART_ERROR_NONE;
+    huart->RxState = HAL_UART_STATE_BUSY_RX;
+    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
+
+    /* Init tickstart for timeout management */
+    tickstart = HAL_GetTick();
+
+    huart->RxXferSize = Size;
+    huart->RxXferCount = Size;
+
+    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
+    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
+    {
+      pdata8bits  = NULL;
+      pdata16bits = (uint16_t *) pData;
+    }
+    else
+    {
+      pdata8bits  = pData;
+      pdata16bits = NULL;
+    }
+
+    /* Check the remain data to be received */
+    while (huart->RxXferCount > 0U)
+    {
+      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
+      {
+        huart->RxState = HAL_UART_STATE_READY;
+
+        return HAL_TIMEOUT;
+      }
+      if (pdata8bits == NULL)
+      {
+        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
+        pdata16bits++;
+      }
+      else
+      {
+        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
+        {
+          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
+        }
+        else
+        {
+          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
+        }
+        pdata8bits++;
+      }
+      huart->RxXferCount--;
+    }
+
+    /* At end of Rx process, restore huart->RxState to Ready */
+    huart->RxState = HAL_UART_STATE_READY;
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Sends an amount of data in non blocking mode.
+  * @note   When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         the sent data is handled as a set of u16. In this case, Size must indicate the number
+  *         of u16 provided through pData.
+  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
+  *               the configuration information for the specified UART module.
+  * @param  pData Pointer to data buffer (u8 or u16 data elements).
+  * @param  Size  Amount of data elements (u8 or u16) to be sent
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
+{
+  /* Check that a Tx process is not already ongoing */
+  if (huart->gState == HAL_UART_STATE_READY)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      return HAL_ERROR;
+    }
+
+    huart->pTxBuffPtr = pData;
+    huart->TxXferSize = Size;
+    huart->TxXferCount = Size;
+
+    huart->ErrorCode = HAL_UART_ERROR_NONE;
+    huart->gState = HAL_UART_STATE_BUSY_TX;
+
+    /* Enable the UART Transmit data register empty Interrupt */
+    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Receives an amount of data in non blocking mode.
+  * @note   When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         the received data is handled as a set of u16. In this case, Size must indicate the number
+  *         of u16 available through pData.
+  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
+  *               the configuration information for the specified UART module.
+  * @param  pData Pointer to data buffer (u8 or u16 data elements).
+  * @param  Size  Amount of data elements (u8 or u16) to be received.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
+{
+  /* Check that a Rx process is not already ongoing */
+  if (huart->RxState == HAL_UART_STATE_READY)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      return HAL_ERROR;
+    }
+
+    /* Set Reception type to Standard reception */
+    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
+
+    return (UART_Start_Receive_IT(huart, pData, Size));
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Sends an amount of data in DMA mode.
+  * @note   When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         the sent data is handled as a set of u16. In this case, Size must indicate the number
+  *         of u16 provided through pData.
+  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
+  *                the configuration information for the specified UART module.
+  * @param  pData Pointer to data buffer (u8 or u16 data elements).
+  * @param  Size  Amount of data elements (u8 or u16) to be sent
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
+{
+  const uint32_t *tmp;
+
+  /* Check that a Tx process is not already ongoing */
+  if (huart->gState == HAL_UART_STATE_READY)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      return HAL_ERROR;
+    }
+
+    huart->pTxBuffPtr = pData;
+    huart->TxXferSize = Size;
+    huart->TxXferCount = Size;
+
+    huart->ErrorCode = HAL_UART_ERROR_NONE;
+    huart->gState = HAL_UART_STATE_BUSY_TX;
+
+    /* Set the UART DMA transfer complete callback */
+    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
+
+    /* Set the UART DMA Half transfer complete callback */
+    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
+
+    /* Set the DMA error callback */
+    huart->hdmatx->XferErrorCallback = UART_DMAError;
+
+    /* Set the DMA abort callback */
+    huart->hdmatx->XferAbortCallback = NULL;
+
+    /* Enable the UART transmit DMA stream */
+    tmp = (const uint32_t *)&pData;
+    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
+    {
+      /* Set error code to DMA */
+      huart->ErrorCode = HAL_UART_ERROR_DMA;
+
+      /* Restore huart->gState to ready */
+      huart->gState = HAL_UART_STATE_READY;
+
+      return HAL_ERROR;
+    }
+    /* Clear the TC flag in the SR register by writing 0 to it */
+    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
+
+    /* Enable the DMA transfer for transmit request by setting the DMAT bit
+       in the UART CR3 register */
+    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Receives an amount of data in DMA mode.
+  * @note   When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M1-M0 = 01),
+  *         the received data is handled as a set of u16. In this case, Size must indicate the number
+  *         of u16 available through pData.
+  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
+  *               the configuration information for the specified UART module.
+  * @param  pData Pointer to data buffer (u8 or u16 data elements).
+  * @param  Size  Amount of data elements (u8 or u16) to be received.
+  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
+{
+  /* Check that a Rx process is not already ongoing */
+  if (huart->RxState == HAL_UART_STATE_READY)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      return HAL_ERROR;
+    }
+
+    /* Set Reception type to Standard reception */
+    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
+
+    return (UART_Start_Receive_DMA(huart, pData, Size));
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief Pauses the DMA Transfer.
+  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
+  *                the configuration information for the specified UART module.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_DMAPause(UART_HandleTypeDef *huart)
+{
+  uint32_t dmarequest = 0x00U;
+
+  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
+  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
+  {
+    /* Disable the UART DMA Tx request */
+    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
+  }
+
+  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
+  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
+  {
+    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
+    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
+    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
+
+    /* Disable the UART DMA Rx request */
+    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief Resumes the DMA Transfer.
+  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
+  *                the configuration information for the specified UART module.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_DMAResume(UART_HandleTypeDef *huart)
+{
+
+  if (huart->gState == HAL_UART_STATE_BUSY_TX)
+  {
+    /* Enable the UART DMA Tx request */
+    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
+  }
+
+  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
+  {
+    /* Clear the Overrun flag before resuming the Rx transfer*/
+    __HAL_UART_CLEAR_OREFLAG(huart);
+
+    /* Re-enable PE and ERR (Frame error, noise error, overrun error) interrupts */
+    if (huart->Init.Parity != UART_PARITY_NONE)
+    {
+      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
+    }
+    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
+
+    /* Enable the UART DMA Rx request */
+    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief Stops the DMA Transfer.
+  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
+  *                the configuration information for the specified UART module.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
+{
+  uint32_t dmarequest = 0x00U;
+  /* The Lock is not implemented on this API to allow the user application
+     to call the HAL UART API under callbacks HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback():
+     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
+     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
+     */
+
+  /* Stop UART DMA Tx request if ongoing */
+  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
+  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
+  {
+    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
+
+    /* Abort the UART DMA Tx stream */
+    if (huart->hdmatx != NULL)
+    {
+      HAL_DMA_Abort(huart->hdmatx);
+    }
+    UART_EndTxTransfer(huart);
+  }
+
+  /* Stop UART DMA Rx request if ongoing */
+  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
+  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
+  {
+    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
+
+    /* Abort the UART DMA Rx stream */
+    if (huart->hdmarx != NULL)
+    {
+      HAL_DMA_Abort(huart->hdmarx);
+    }
+    UART_EndRxTransfer(huart);
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief Receive an amount of data in blocking mode till either the expected number of data is received or an IDLE event occurs.
+  * @note   HAL_OK is returned if reception is completed (expected number of data has been received)
+  *         or if reception is stopped after IDLE event (less than the expected number of data has been received)
+  *         In this case, RxLen output parameter indicates number of data available in reception buffer.
+  * @note   When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M = 01),
+  *         the received data is handled as a set of uint16_t. In this case, Size must indicate the number
+  *         of uint16_t available through pData.
+  * @param huart   UART handle.
+  * @param pData   Pointer to data buffer (uint8_t or uint16_t data elements).
+  * @param Size    Amount of data elements (uint8_t or uint16_t) to be received.
+  * @param RxLen   Number of data elements finally received (could be lower than Size, in case reception ends on IDLE event)
+  * @param Timeout Timeout duration expressed in ms (covers the whole reception sequence).
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint16_t *RxLen,
+                                           uint32_t Timeout)
+{
+  uint8_t  *pdata8bits;
+  uint16_t *pdata16bits;
+  uint32_t tickstart;
+
+  /* Check that a Rx process is not already ongoing */
+  if (huart->RxState == HAL_UART_STATE_READY)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      return  HAL_ERROR;
+    }
+
+    huart->ErrorCode = HAL_UART_ERROR_NONE;
+    huart->RxState = HAL_UART_STATE_BUSY_RX;
+    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
+    huart->RxEventType = HAL_UART_RXEVENT_TC;
+
+    /* Init tickstart for timeout management */
+    tickstart = HAL_GetTick();
+
+    huart->RxXferSize  = Size;
+    huart->RxXferCount = Size;
+
+    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
+    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
+    {
+      pdata8bits  = NULL;
+      pdata16bits = (uint16_t *) pData;
+    }
+    else
+    {
+      pdata8bits  = pData;
+      pdata16bits = NULL;
+    }
+
+    /* Initialize output number of received elements */
+    *RxLen = 0U;
+
+    /* as long as data have to be received */
+    while (huart->RxXferCount > 0U)
+    {
+      /* Check if IDLE flag is set */
+      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
+      {
+        /* Clear IDLE flag in ISR */
+        __HAL_UART_CLEAR_IDLEFLAG(huart);
+
+        /* If Set, but no data ever received, clear flag without exiting loop */
+        /* If Set, and data has already been received, this means Idle Event is valid : End reception */
+        if (*RxLen > 0U)
+        {
+          huart->RxEventType = HAL_UART_RXEVENT_IDLE;
+          huart->RxState = HAL_UART_STATE_READY;
+
+          return HAL_OK;
+        }
+      }
+
+      /* Check if RXNE flag is set */
+      if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE))
+      {
+        if (pdata8bits == NULL)
+        {
+          *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
+          pdata16bits++;
+        }
+        else
+        {
+          if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
+          {
+            *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
+          }
+          else
+          {
+            *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
+          }
+
+          pdata8bits++;
+        }
+        /* Increment number of received elements */
+        *RxLen += 1U;
+        huart->RxXferCount--;
+      }
+
+      /* Check for the Timeout */
+      if (Timeout != HAL_MAX_DELAY)
+      {
+        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
+        {
+          huart->RxState = HAL_UART_STATE_READY;
+
+          return HAL_TIMEOUT;
+        }
+      }
+    }
+
+    /* Set number of received elements in output parameter : RxLen */
+    *RxLen = huart->RxXferSize - huart->RxXferCount;
+    /* At end of Rx process, restore huart->RxState to Ready */
+    huart->RxState = HAL_UART_STATE_READY;
+
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief Receive an amount of data in interrupt mode till either the expected number of data is received or an IDLE event occurs.
+  * @note   Reception is initiated by this function call. Further progress of reception is achieved thanks
+  *         to UART interrupts raised by RXNE and IDLE events. Callback is called at end of reception indicating
+  *         number of received data elements.
+  * @note   When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M = 01),
+  *         the received data is handled as a set of uint16_t. In this case, Size must indicate the number
+  *         of uint16_t available through pData.
+  * @param huart UART handle.
+  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
+  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
+{
+  HAL_StatusTypeDef status;
+
+  /* Check that a Rx process is not already ongoing */
+  if (huart->RxState == HAL_UART_STATE_READY)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      return HAL_ERROR;
+    }
+
+    /* Set Reception type to reception till IDLE Event*/
+    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
+    huart->RxEventType = HAL_UART_RXEVENT_TC;
+
+    status =  UART_Start_Receive_IT(huart, pData, Size);
+
+    /* Check Rx process has been successfully started */
+    if (status == HAL_OK)
+    {
+      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
+      {
+        __HAL_UART_CLEAR_IDLEFLAG(huart);
+        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
+      }
+      else
+      {
+        /* In case of errors already pending when reception is started,
+           Interrupts may have already been raised and lead to reception abortion.
+           (Overrun error for instance).
+           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
+        status = HAL_ERROR;
+      }
+    }
+
+    return status;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief Receive an amount of data in DMA mode till either the expected number of data is received or an IDLE event occurs.
+  * @note   Reception is initiated by this function call. Further progress of reception is achieved thanks
+  *         to DMA services, transferring automatically received data elements in user reception buffer and
+  *         calling registered callbacks at half/end of reception. UART IDLE events are also used to consider
+  *         reception phase as ended. In all cases, callback execution will indicate number of received data elements.
+  * @note   When the UART parity is enabled (PCE = 1), the received data contain
+  *         the parity bit (MSB position).
+  * @note   When UART parity is not enabled (PCE = 0), and Word Length is configured to 9 bits (M = 01),
+  *         the received data is handled as a set of uint16_t. In this case, Size must indicate the number
+  *         of uint16_t available through pData.
+  * @param huart UART handle.
+  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
+  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
+{
+  HAL_StatusTypeDef status;
+
+  /* Check that a Rx process is not already ongoing */
+  if (huart->RxState == HAL_UART_STATE_READY)
+  {
+    if ((pData == NULL) || (Size == 0U))
+    {
+      return HAL_ERROR;
+    }
+
+    /* Set Reception type to reception till IDLE Event*/
+    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
+    huart->RxEventType = HAL_UART_RXEVENT_TC;
+
+    status =  UART_Start_Receive_DMA(huart, pData, Size);
+
+    /* Check Rx process has been successfully started */
+    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
+    {
+      __HAL_UART_CLEAR_IDLEFLAG(huart);
+      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
+    }
+    else
+    {
+      /* In case of errors already pending when reception is started,
+         Interrupts may have already been raised and lead to reception abortion.
+         (Overrun error for instance).
+         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
+      status = HAL_ERROR;
+    }
+
+    return status;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief Provide Rx Event type that has lead to RxEvent callback execution.
+  * @note  When HAL_UARTEx_ReceiveToIdle_IT() or HAL_UARTEx_ReceiveToIdle_DMA() API are called, progress
+  *        of reception process is provided to application through calls of Rx Event callback (either default one
+  *        HAL_UARTEx_RxEventCallback() or user registered one). As several types of events could occur (IDLE event,
+  *        Half Transfer, or Transfer Complete), this function allows to retrieve the Rx Event type that has lead
+  *        to Rx Event callback execution.
+  * @note  This function is expected to be called within the user implementation of Rx Event Callback,
+  *        in order to provide the accurate value :
+  *        In Interrupt Mode :
+  *           - HAL_UART_RXEVENT_TC : when Reception has been completed (expected nb of data has been received)
+  *           - HAL_UART_RXEVENT_IDLE : when Idle event occurred prior reception has been completed (nb of
+  *             received data is lower than expected one)
+  *        In DMA Mode :
+  *           - HAL_UART_RXEVENT_TC : when Reception has been completed (expected nb of data has been received)
+  *           - HAL_UART_RXEVENT_HT : when half of expected nb of data has been received
+  *           - HAL_UART_RXEVENT_IDLE : when Idle event occurred prior reception has been completed (nb of
+  *             received data is lower than expected one).
+  *        In DMA mode, RxEvent callback could be called several times;
+  *        When DMA is configured in Normal Mode, HT event does not stop Reception process;
+  *        When DMA is configured in Circular Mode, HT, TC or IDLE events don't stop Reception process;
+  * @param  huart UART handle.
+  * @retval Rx Event Type (returned value will be a value of @ref UART_RxEvent_Type_Values)
+  */
+HAL_UART_RxEventTypeTypeDef HAL_UARTEx_GetRxEventType(UART_HandleTypeDef *huart)
+{
+  /* Return Rx Event type value, as stored in UART handle */
+  return(huart->RxEventType);
+}
+
+/**
+  * @brief  Abort ongoing transfers (blocking mode).
+  * @param  huart UART handle.
+  * @note   This procedure could be used for aborting any ongoing transfer started in Interrupt or DMA mode.
+  *         This procedure performs following operations :
+  *           - Disable UART Interrupts (Tx and Rx)
+  *           - Disable the DMA transfer in the peripheral register (if enabled)
+  *           - Abort DMA transfer by calling HAL_DMA_Abort (in case of transfer in DMA mode)
+  *           - Set handle State to READY
+  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
+{
+  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
+  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
+  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
+
+  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
+  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
+  {
+    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
+  }
+
+  /* Disable the UART DMA Tx request if enabled */
+  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
+  {
+    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
+
+    /* Abort the UART DMA Tx stream: use blocking DMA Abort API (no callback) */
+    if (huart->hdmatx != NULL)
+    {
+      /* Set the UART DMA Abort callback to Null.
+         No call back execution at end of DMA abort procedure */
+      huart->hdmatx->XferAbortCallback = NULL;
+
+      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
+      {
+        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
+        {
+          /* Set error code to DMA */
+          huart->ErrorCode = HAL_UART_ERROR_DMA;
+
+          return HAL_TIMEOUT;
+        }
+      }
+    }
+  }
+
+  /* Disable the UART DMA Rx request if enabled */
+  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
+  {
+    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
+
+    /* Abort the UART DMA Rx stream: use blocking DMA Abort API (no callback) */
+    if (huart->hdmarx != NULL)
+    {
+      /* Set the UART DMA Abort callback to Null.
+         No call back execution at end of DMA abort procedure */
+      huart->hdmarx->XferAbortCallback = NULL;
+
+      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
+      {
+        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
+        {
+          /* Set error code to DMA */
+          huart->ErrorCode = HAL_UART_ERROR_DMA;
+
+          return HAL_TIMEOUT;
+        }
+      }
+    }
+  }
+
+  /* Reset Tx and Rx transfer counters */
+  huart->TxXferCount = 0x00U;
+  huart->RxXferCount = 0x00U;
+
+  /* Reset ErrorCode */
+  huart->ErrorCode = HAL_UART_ERROR_NONE;
+
+  /* Restore huart->RxState and huart->gState to Ready */
+  huart->RxState = HAL_UART_STATE_READY;
+  huart->gState = HAL_UART_STATE_READY;
+  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Abort ongoing Transmit transfer (blocking mode).
+  * @param  huart UART handle.
+  * @note   This procedure could be used for aborting any ongoing Tx transfer started in Interrupt or DMA mode.
+  *         This procedure performs following operations :
+  *           - Disable UART Interrupts (Tx)
+  *           - Disable the DMA transfer in the peripheral register (if enabled)
+  *           - Abort DMA transfer by calling HAL_DMA_Abort (in case of transfer in DMA mode)
+  *           - Set handle State to READY
+  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_AbortTransmit(UART_HandleTypeDef *huart)
+{
+  /* Disable TXEIE and TCIE interrupts */
+  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
+
+  /* Disable the UART DMA Tx request if enabled */
+  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
+  {
+    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
+
+    /* Abort the UART DMA Tx stream : use blocking DMA Abort API (no callback) */
+    if (huart->hdmatx != NULL)
+    {
+      /* Set the UART DMA Abort callback to Null.
+         No call back execution at end of DMA abort procedure */
+      huart->hdmatx->XferAbortCallback = NULL;
+
+      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
+      {
+        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
+        {
+          /* Set error code to DMA */
+          huart->ErrorCode = HAL_UART_ERROR_DMA;
+
+          return HAL_TIMEOUT;
+        }
+      }
+    }
+  }
+
+  /* Reset Tx transfer counter */
+  huart->TxXferCount = 0x00U;
+
+  /* Restore huart->gState to Ready */
+  huart->gState = HAL_UART_STATE_READY;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Abort ongoing Receive transfer (blocking mode).
+  * @param  huart UART handle.
+  * @note   This procedure could be used for aborting any ongoing Rx transfer started in Interrupt or DMA mode.
+  *         This procedure performs following operations :
+  *           - Disable UART Interrupts (Rx)
+  *           - Disable the DMA transfer in the peripheral register (if enabled)
+  *           - Abort DMA transfer by calling HAL_DMA_Abort (in case of transfer in DMA mode)
+  *           - Set handle State to READY
+  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
+{
+  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
+  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
+  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
+
+  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
+  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
+  {
+    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
+  }
+
+  /* Disable the UART DMA Rx request if enabled */
+  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
+  {
+    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
+
+    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
+    if (huart->hdmarx != NULL)
+    {
+      /* Set the UART DMA Abort callback to Null.
+         No call back execution at end of DMA abort procedure */
+      huart->hdmarx->XferAbortCallback = NULL;
+
+      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
+      {
+        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
+        {
+          /* Set error code to DMA */
+          huart->ErrorCode = HAL_UART_ERROR_DMA;
+
+          return HAL_TIMEOUT;
+        }
+      }
+    }
+  }
+
+  /* Reset Rx transfer counter */
+  huart->RxXferCount = 0x00U;
+
+  /* Restore huart->RxState to Ready */
+  huart->RxState = HAL_UART_STATE_READY;
+  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Abort ongoing transfers (Interrupt mode).
+  * @param  huart UART handle.
+  * @note   This procedure could be used for aborting any ongoing transfer started in Interrupt or DMA mode.
+  *         This procedure performs following operations :
+  *           - Disable UART Interrupts (Tx and Rx)
+  *           - Disable the DMA transfer in the peripheral register (if enabled)
+  *           - Abort DMA transfer by calling HAL_DMA_Abort_IT (in case of transfer in DMA mode)
+  *           - Set handle State to READY
+  *           - At abort completion, call user abort complete callback
+  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
+  *         considered as completed only when user abort complete callback is executed (not when exiting function).
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_Abort_IT(UART_HandleTypeDef *huart)
+{
+  uint32_t AbortCplt = 0x01U;
+
+  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
+  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
+  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
+
+  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
+  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
+  {
+    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
+  }
+
+  /* If DMA Tx and/or DMA Rx Handles are associated to UART Handle, DMA Abort complete callbacks should be initialised
+     before any call to DMA Abort functions */
+  /* DMA Tx Handle is valid */
+  if (huart->hdmatx != NULL)
+  {
+    /* Set DMA Abort Complete callback if UART DMA Tx request if enabled.
+       Otherwise, set it to NULL */
+    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
+    {
+      huart->hdmatx->XferAbortCallback = UART_DMATxAbortCallback;
+    }
+    else
+    {
+      huart->hdmatx->XferAbortCallback = NULL;
+    }
+  }
+  /* DMA Rx Handle is valid */
+  if (huart->hdmarx != NULL)
+  {
+    /* Set DMA Abort Complete callback if UART DMA Rx request if enabled.
+       Otherwise, set it to NULL */
+    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
+    {
+      huart->hdmarx->XferAbortCallback = UART_DMARxAbortCallback;
+    }
+    else
+    {
+      huart->hdmarx->XferAbortCallback = NULL;
+    }
+  }
+
+  /* Disable the UART DMA Tx request if enabled */
+  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
+  {
+    /* Disable DMA Tx at UART level */
+    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
+
+    /* Abort the UART DMA Tx stream : use non blocking DMA Abort API (callback) */
+    if (huart->hdmatx != NULL)
+    {
+      /* UART Tx DMA Abort callback has already been initialised :
+         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
+
+      /* Abort DMA TX */
+      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
+      {
+        huart->hdmatx->XferAbortCallback = NULL;
+      }
+      else
+      {
+        AbortCplt = 0x00U;
+      }
+    }
+  }
+
+  /* Disable the UART DMA Rx request if enabled */
+  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
+  {
+    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
+
+    /* Abort the UART DMA Rx stream : use non blocking DMA Abort API (callback) */
+    if (huart->hdmarx != NULL)
+    {
+      /* UART Rx DMA Abort callback has already been initialised :
+         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
+
+      /* Abort DMA RX */
+      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
+      {
+        huart->hdmarx->XferAbortCallback = NULL;
+        AbortCplt = 0x01U;
+      }
+      else
+      {
+        AbortCplt = 0x00U;
+      }
+    }
+  }
+
+  /* if no DMA abort complete callback execution is required => call user Abort Complete callback */
+  if (AbortCplt == 0x01U)
+  {
+    /* Reset Tx and Rx transfer counters */
+    huart->TxXferCount = 0x00U;
+    huart->RxXferCount = 0x00U;
+
+    /* Reset ErrorCode */
+    huart->ErrorCode = HAL_UART_ERROR_NONE;
+
+    /* Restore huart->gState and huart->RxState to Ready */
+    huart->gState  = HAL_UART_STATE_READY;
+    huart->RxState = HAL_UART_STATE_READY;
+    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
+
+    /* As no DMA to be aborted, call directly user Abort complete callback */
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+    /* Call registered Abort complete callback */
+    huart->AbortCpltCallback(huart);
+#else
+    /* Call legacy weak Abort complete callback */
+    HAL_UART_AbortCpltCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Abort ongoing Transmit transfer (Interrupt mode).
+  * @param  huart UART handle.
+  * @note   This procedure could be used for aborting any ongoing Tx transfer started in Interrupt or DMA mode.
+  *         This procedure performs following operations :
+  *           - Disable UART Interrupts (Tx)
+  *           - Disable the DMA transfer in the peripheral register (if enabled)
+  *           - Abort DMA transfer by calling HAL_DMA_Abort_IT (in case of transfer in DMA mode)
+  *           - Set handle State to READY
+  *           - At abort completion, call user abort complete callback
+  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
+  *         considered as completed only when user abort complete callback is executed (not when exiting function).
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *huart)
+{
+  /* Disable TXEIE and TCIE interrupts */
+  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
+
+  /* Disable the UART DMA Tx request if enabled */
+  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
+  {
+    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
+
+    /* Abort the UART DMA Tx stream : use blocking DMA Abort API (no callback) */
+    if (huart->hdmatx != NULL)
+    {
+      /* Set the UART DMA Abort callback :
+         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
+      huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback;
+
+      /* Abort DMA TX */
+      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
+      {
+        /* Call Directly huart->hdmatx->XferAbortCallback function in case of error */
+        huart->hdmatx->XferAbortCallback(huart->hdmatx);
+      }
+    }
+    else
+    {
+      /* Reset Tx transfer counter */
+      huart->TxXferCount = 0x00U;
+
+      /* Restore huart->gState to Ready */
+      huart->gState = HAL_UART_STATE_READY;
+
+      /* As no DMA to be aborted, call directly user Abort complete callback */
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+      /* Call registered Abort Transmit Complete Callback */
+      huart->AbortTransmitCpltCallback(huart);
+#else
+      /* Call legacy weak Abort Transmit Complete Callback */
+      HAL_UART_AbortTransmitCpltCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+    }
+  }
+  else
+  {
+    /* Reset Tx transfer counter */
+    huart->TxXferCount = 0x00U;
+
+    /* Restore huart->gState to Ready */
+    huart->gState = HAL_UART_STATE_READY;
+
+    /* As no DMA to be aborted, call directly user Abort complete callback */
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+    /* Call registered Abort Transmit Complete Callback */
+    huart->AbortTransmitCpltCallback(huart);
+#else
+    /* Call legacy weak Abort Transmit Complete Callback */
+    HAL_UART_AbortTransmitCpltCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Abort ongoing Receive transfer (Interrupt mode).
+  * @param  huart UART handle.
+  * @note   This procedure could be used for aborting any ongoing Rx transfer started in Interrupt or DMA mode.
+  *         This procedure performs following operations :
+  *           - Disable UART Interrupts (Rx)
+  *           - Disable the DMA transfer in the peripheral register (if enabled)
+  *           - Abort DMA transfer by calling HAL_DMA_Abort_IT (in case of transfer in DMA mode)
+  *           - Set handle State to READY
+  *           - At abort completion, call user abort complete callback
+  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
+  *         considered as completed only when user abort complete callback is executed (not when exiting function).
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
+{
+  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
+  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
+  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
+
+  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
+  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
+  {
+    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
+  }
+
+  /* Disable the UART DMA Rx request if enabled */
+  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
+  {
+    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
+
+    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
+    if (huart->hdmarx != NULL)
+    {
+      /* Set the UART DMA Abort callback :
+         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
+      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
+
+      /* Abort DMA RX */
+      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
+      {
+        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
+        huart->hdmarx->XferAbortCallback(huart->hdmarx);
+      }
+    }
+    else
+    {
+      /* Reset Rx transfer counter */
+      huart->RxXferCount = 0x00U;
+
+      /* Restore huart->RxState to Ready */
+      huart->RxState = HAL_UART_STATE_READY;
+      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
+
+      /* As no DMA to be aborted, call directly user Abort complete callback */
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+      /* Call registered Abort Receive Complete Callback */
+      huart->AbortReceiveCpltCallback(huart);
+#else
+      /* Call legacy weak Abort Receive Complete Callback */
+      HAL_UART_AbortReceiveCpltCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+    }
+  }
+  else
+  {
+    /* Reset Rx transfer counter */
+    huart->RxXferCount = 0x00U;
+
+    /* Restore huart->RxState to Ready */
+    huart->RxState = HAL_UART_STATE_READY;
+    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
+
+    /* As no DMA to be aborted, call directly user Abort complete callback */
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+    /* Call registered Abort Receive Complete Callback */
+    huart->AbortReceiveCpltCallback(huart);
+#else
+    /* Call legacy weak Abort Receive Complete Callback */
+    HAL_UART_AbortReceiveCpltCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+  }
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  This function handles UART interrupt request.
+  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
+  *                the configuration information for the specified UART module.
+  * @retval None
+  */
+void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
+{
+  uint32_t isrflags   = READ_REG(huart->Instance->SR);
+  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
+  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
+  uint32_t errorflags = 0x00U;
+  uint32_t dmarequest = 0x00U;
+
+  /* If no error occurs */
+  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
+  if (errorflags == RESET)
+  {
+    /* UART in mode Receiver -------------------------------------------------*/
+    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
+    {
+      UART_Receive_IT(huart);
+      return;
+    }
+  }
+
+  /* If some errors occur */
+  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
+                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
+  {
+    /* UART parity error interrupt occurred ----------------------------------*/
+    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
+    {
+      huart->ErrorCode |= HAL_UART_ERROR_PE;
+    }
+
+    /* UART noise error interrupt occurred -----------------------------------*/
+    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
+    {
+      huart->ErrorCode |= HAL_UART_ERROR_NE;
+    }
+
+    /* UART frame error interrupt occurred -----------------------------------*/
+    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
+    {
+      huart->ErrorCode |= HAL_UART_ERROR_FE;
+    }
+
+    /* UART Over-Run interrupt occurred --------------------------------------*/
+    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
+                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
+    {
+      huart->ErrorCode |= HAL_UART_ERROR_ORE;
+    }
+
+    /* Call UART Error Call back function if need be --------------------------*/
+    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
+    {
+      /* UART in mode Receiver -----------------------------------------------*/
+      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
+      {
+        UART_Receive_IT(huart);
+      }
+
+      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
+         consider error as blocking */
+      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
+      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
+      {
+        /* Blocking error : transfer is aborted
+           Set the UART state ready to be able to start again the process,
+           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
+        UART_EndRxTransfer(huart);
+
+        /* Disable the UART DMA Rx request if enabled */
+        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
+        {
+          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
+
+          /* Abort the UART DMA Rx stream */
+          if (huart->hdmarx != NULL)
+          {
+            /* Set the UART DMA Abort callback :
+               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
+            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
+            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
+            {
+              /* Call Directly XferAbortCallback function in case of error */
+              huart->hdmarx->XferAbortCallback(huart->hdmarx);
+            }
+          }
+          else
+          {
+            /* Call user error callback */
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+            /*Call registered error callback*/
+            huart->ErrorCallback(huart);
+#else
+            /*Call legacy weak error callback*/
+            HAL_UART_ErrorCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+          }
+        }
+        else
+        {
+          /* Call user error callback */
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+          /*Call registered error callback*/
+          huart->ErrorCallback(huart);
+#else
+          /*Call legacy weak error callback*/
+          HAL_UART_ErrorCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+        }
+      }
+      else
+      {
+        /* Non Blocking error : transfer could go on.
+           Error is notified to user through user error callback */
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+        /*Call registered error callback*/
+        huart->ErrorCallback(huart);
+#else
+        /*Call legacy weak error callback*/
+        HAL_UART_ErrorCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+
+        huart->ErrorCode = HAL_UART_ERROR_NONE;
+      }
+    }
+    return;
+  } /* End if some error occurs */
+
+  /* Check current reception Mode :
+     If Reception till IDLE event has been selected : */
+  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
+      && ((isrflags & USART_SR_IDLE) != 0U)
+      && ((cr1its & USART_CR1_IDLEIE) != 0U))
+  {
+    __HAL_UART_CLEAR_IDLEFLAG(huart);
+
+    /* Check if DMA mode is enabled in UART */
+    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
+    {
+      /* DMA mode enabled */
+      /* Check received length : If all expected data are received, do nothing,
+         (DMA cplt callback will be called).
+         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
+      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
+      if ((nb_remaining_rx_data > 0U)
+          && (nb_remaining_rx_data < huart->RxXferSize))
+      {
+        /* Reception is not complete */
+        huart->RxXferCount = nb_remaining_rx_data;
+
+        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
+        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
+        {
+          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
+          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
+          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
+
+          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
+             in the UART CR3 register */
+          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
+
+          /* At end of Rx process, restore huart->RxState to Ready */
+          huart->RxState = HAL_UART_STATE_READY;
+          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
+
+          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
+
+          /* Last bytes received, so no need as the abort is immediate */
+          (void)HAL_DMA_Abort(huart->hdmarx);
+        }
+
+        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
+        In this case, Rx Event type is Idle Event */
+        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
+
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+        /*Call registered Rx Event callback*/
+        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
+#else
+        /*Call legacy weak Rx Event callback*/
+        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+      }
+      else
+      {
+        /* If DMA is in Circular mode, Idle event is to be reported to user
+           even if occurring after a Transfer Complete event from DMA */
+        if (nb_remaining_rx_data == huart->RxXferSize)
+        {
+          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
+          {
+            /* Initialize type of RxEvent that correspond to RxEvent callback execution;
+               In this case, Rx Event type is Idle Event */
+            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
+
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+            /*Call registered Rx Event callback*/
+            huart->RxEventCallback(huart, huart->RxXferSize);
+#else
+            /*Call legacy weak Rx Event callback*/
+            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
+#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
+          }
+        }
+      }
+      return;
+    }
+    else
+    {
+      /* DMA mode not enabled */
+      /* Check received length : If all expected data are received, do nothing.
+         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
+      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
+      if ((huart->RxXferCount > 0U)
+          && (nb_rx_data > 0U))
+      {
+        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
+        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
+
+        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
+        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
+
+        /* Rx process is completed, restore huart->RxState to Ready */
+        huart->RxState = HAL_UART_STATE_READY;
+        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
+
+        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
+
+        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
+           In this case, Rx Event type is Idle Event */
+        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
+
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+        /*Call registered Rx complete callback*/
+        huart->RxEventCallback(huart, nb_rx_data);
+#else
+        /*Call legacy weak Rx Event callback*/
+        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+      }
+      return;
+    }
+  }
+
+  /* UART in mode Transmitter ------------------------------------------------*/
+  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
+  {
+    UART_Transmit_IT(huart);
+    return;
+  }
+
+  /* UART in mode Transmitter end --------------------------------------------*/
+  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
+  {
+    UART_EndTransmit_IT(huart);
+    return;
+  }
+}
+
+/**
+  * @brief  Tx Transfer completed callbacks.
+  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
+  *                the configuration information for the specified UART module.
+  * @retval None
+  */
+__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(huart);
+  /* NOTE: This function should not be modified, when the callback is needed,
+           the HAL_UART_TxCpltCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Tx Half Transfer completed callbacks.
+  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
+  *                the configuration information for the specified UART module.
+  * @retval None
+  */
+__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(huart);
+  /* NOTE: This function should not be modified, when the callback is needed,
+           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Rx Transfer completed callbacks.
+  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
+  *                the configuration information for the specified UART module.
+  * @retval None
+  */
+__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(huart);
+  /* NOTE: This function should not be modified, when the callback is needed,
+           the HAL_UART_RxCpltCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  Rx Half Transfer completed callbacks.
+  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
+  *                the configuration information for the specified UART module.
+  * @retval None
+  */
+__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(huart);
+  /* NOTE: This function should not be modified, when the callback is needed,
+           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  UART error callbacks.
+  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
+  *                the configuration information for the specified UART module.
+  * @retval None
+  */
+__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(huart);
+  /* NOTE: This function should not be modified, when the callback is needed,
+           the HAL_UART_ErrorCallback could be implemented in the user file
+   */
+}
+
+/**
+  * @brief  UART Abort Complete callback.
+  * @param  huart UART handle.
+  * @retval None
+  */
+__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(huart);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_UART_AbortCpltCallback can be implemented in the user file.
+   */
+}
+
+/**
+  * @brief  UART Abort Complete callback.
+  * @param  huart UART handle.
+  * @retval None
+  */
+__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(huart);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
+   */
+}
+
+/**
+  * @brief  UART Abort Receive Complete callback.
+  * @param  huart UART handle.
+  * @retval None
+  */
+__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(huart);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
+   */
+}
+
+/**
+  * @brief  Reception Event Callback (Rx event notification called after use of advanced reception service).
+  * @param  huart UART handle
+  * @param  Size  Number of data available in application reception buffer (indicates a position in
+  *               reception buffer until which, data are available)
+  * @retval None
+  */
+__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
+{
+  /* Prevent unused argument(s) compilation warning */
+  UNUSED(huart);
+  UNUSED(Size);
+
+  /* NOTE : This function should not be modified, when the callback is needed,
+            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
+   */
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup UART_Exported_Functions_Group3 Peripheral Control functions
+  *  @brief   UART control functions
+  *
+@verbatim
+  ==============================================================================
+                      ##### Peripheral Control functions #####
+  ==============================================================================
+  [..]
+    This subsection provides a set of functions allowing to control the UART:
+    (+) HAL_LIN_SendBreak() API can be helpful to transmit the break character.
+    (+) HAL_MultiProcessor_EnterMuteMode() API can be helpful to enter the UART in mute mode.
+    (+) HAL_MultiProcessor_ExitMuteMode() API can be helpful to exit the UART mute mode by software.
+    (+) HAL_HalfDuplex_EnableTransmitter() API to enable the UART transmitter and disables the UART receiver in Half Duplex mode
+    (+) HAL_HalfDuplex_EnableReceiver() API to enable the UART receiver and disables the UART transmitter in Half Duplex mode
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Transmits break characters.
+  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
+  *                the configuration information for the specified UART module.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_LIN_SendBreak(UART_HandleTypeDef *huart)
+{
+  /* Check the parameters */
+  assert_param(IS_UART_INSTANCE(huart->Instance));
+
+  /* Process Locked */
+  __HAL_LOCK(huart);
+
+  huart->gState = HAL_UART_STATE_BUSY;
+
+  /* Send break characters */
+  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_SBK);
+
+  huart->gState = HAL_UART_STATE_READY;
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(huart);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Enters the UART in mute mode.
+  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
+  *                the configuration information for the specified UART module.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_MultiProcessor_EnterMuteMode(UART_HandleTypeDef *huart)
+{
+  /* Check the parameters */
+  assert_param(IS_UART_INSTANCE(huart->Instance));
+
+  /* Process Locked */
+  __HAL_LOCK(huart);
+
+  huart->gState = HAL_UART_STATE_BUSY;
+
+  /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
+  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RWU);
+
+  huart->gState = HAL_UART_STATE_READY;
+  huart->RxEventType = HAL_UART_RXEVENT_TC;
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(huart);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Exits the UART mute mode: wake up software.
+  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
+  *                the configuration information for the specified UART module.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_MultiProcessor_ExitMuteMode(UART_HandleTypeDef *huart)
+{
+  /* Check the parameters */
+  assert_param(IS_UART_INSTANCE(huart->Instance));
+
+  /* Process Locked */
+  __HAL_LOCK(huart);
+
+  huart->gState = HAL_UART_STATE_BUSY;
+
+  /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
+  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RWU);
+
+  huart->gState = HAL_UART_STATE_READY;
+  huart->RxEventType = HAL_UART_RXEVENT_TC;
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(huart);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Enables the UART transmitter and disables the UART receiver.
+  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
+  *                the configuration information for the specified UART module.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_HalfDuplex_EnableTransmitter(UART_HandleTypeDef *huart)
+{
+  uint32_t tmpreg = 0x00U;
+
+  /* Process Locked */
+  __HAL_LOCK(huart);
+
+  huart->gState = HAL_UART_STATE_BUSY;
+
+  /*-------------------------- USART CR1 Configuration -----------------------*/
+  tmpreg = huart->Instance->CR1;
+
+  /* Clear TE and RE bits */
+  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
+
+  /* Enable the USART's transmit interface by setting the TE bit in the USART CR1 register */
+  tmpreg |= (uint32_t)USART_CR1_TE;
+
+  /* Write to USART CR1 */
+  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
+
+  huart->gState = HAL_UART_STATE_READY;
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(huart);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Enables the UART receiver and disables the UART transmitter.
+  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
+  *                the configuration information for the specified UART module.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef HAL_HalfDuplex_EnableReceiver(UART_HandleTypeDef *huart)
+{
+  uint32_t tmpreg = 0x00U;
+
+  /* Process Locked */
+  __HAL_LOCK(huart);
+
+  huart->gState = HAL_UART_STATE_BUSY;
+
+  /*-------------------------- USART CR1 Configuration -----------------------*/
+  tmpreg = huart->Instance->CR1;
+
+  /* Clear TE and RE bits */
+  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_TE | USART_CR1_RE));
+
+  /* Enable the USART's receive interface by setting the RE bit in the USART CR1 register */
+  tmpreg |= (uint32_t)USART_CR1_RE;
+
+  /* Write to USART CR1 */
+  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
+
+  huart->gState = HAL_UART_STATE_READY;
+
+  /* Process Unlocked */
+  __HAL_UNLOCK(huart);
+
+  return HAL_OK;
+}
+
+/**
+  * @}
+  */
+
+/** @defgroup UART_Exported_Functions_Group4 Peripheral State and Errors functions
+  *  @brief   UART State and Errors functions
+  *
+@verbatim
+  ==============================================================================
+                 ##### Peripheral State and Errors functions #####
+  ==============================================================================
+ [..]
+   This subsection provides a set of functions allowing to return the State of
+   UART communication process, return Peripheral Errors occurred during communication
+   process
+   (+) HAL_UART_GetState() API can be helpful to check in run-time the state of the UART peripheral.
+   (+) HAL_UART_GetError() check in run-time errors that could be occurred during communication.
+
+@endverbatim
+  * @{
+  */
+
+/**
+  * @brief  Returns the UART state.
+  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
+  *                the configuration information for the specified UART module.
+  * @retval HAL state
+  */
+HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
+{
+  uint32_t temp1 = 0x00U, temp2 = 0x00U;
+  temp1 = huart->gState;
+  temp2 = huart->RxState;
+
+  return (HAL_UART_StateTypeDef)(temp1 | temp2);
+}
+
+/**
+  * @brief  Return the UART error code
+  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
+  *               the configuration information for the specified UART.
+  * @retval UART Error Code
+  */
+uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
+{
+  return huart->ErrorCode;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/** @defgroup UART_Private_Functions UART Private Functions
+  * @{
+  */
+
+/**
+  * @brief  Initialize the callbacks to their default values.
+  * @param  huart UART handle.
+  * @retval none
+  */
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
+{
+  /* Init the UART Callback settings */
+  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
+  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
+  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
+  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
+  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
+  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
+  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
+  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
+  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
+
+}
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+
+/**
+  * @brief  DMA UART transmit process complete callback.
+  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
+  *               the configuration information for the specified DMA module.
+  * @retval None
+  */
+static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
+{
+  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+  /* DMA Normal mode*/
+  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
+  {
+    huart->TxXferCount = 0x00U;
+
+    /* Disable the DMA transfer for transmit request by setting the DMAT bit
+       in the UART CR3 register */
+    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
+
+    /* Enable the UART Transmit Complete Interrupt */
+    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
+
+  }
+  /* DMA Circular mode */
+  else
+  {
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+    /*Call registered Tx complete callback*/
+    huart->TxCpltCallback(huart);
+#else
+    /*Call legacy weak Tx complete callback*/
+    HAL_UART_TxCpltCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+  }
+}
+
+/**
+  * @brief DMA UART transmit process half complete callback
+  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
+  *               the configuration information for the specified DMA module.
+  * @retval None
+  */
+static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
+{
+  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+  /*Call registered Tx complete callback*/
+  huart->TxHalfCpltCallback(huart);
+#else
+  /*Call legacy weak Tx complete callback*/
+  HAL_UART_TxHalfCpltCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  DMA UART receive process complete callback.
+  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
+  *               the configuration information for the specified DMA module.
+  * @retval None
+  */
+static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
+{
+  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+  /* DMA Normal mode*/
+  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
+  {
+    huart->RxXferCount = 0U;
+
+    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
+    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
+    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
+
+    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
+       in the UART CR3 register */
+    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
+
+    /* At end of Rx process, restore huart->RxState to Ready */
+    huart->RxState = HAL_UART_STATE_READY;
+
+    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
+    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
+    {
+      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
+    }
+  }
+
+  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
+   In this case, Rx Event type is Transfer Complete */
+  huart->RxEventType = HAL_UART_RXEVENT_TC;
+
+  /* Check current reception Mode :
+     If Reception till IDLE event has been selected : use Rx Event callback */
+  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
+  {
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+    /*Call registered Rx Event callback*/
+    huart->RxEventCallback(huart, huart->RxXferSize);
+#else
+    /*Call legacy weak Rx Event callback*/
+    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+  }
+  else
+  {
+    /* In other cases : use Rx Complete callback */
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+    /*Call registered Rx complete callback*/
+    huart->RxCpltCallback(huart);
+#else
+    /*Call legacy weak Rx complete callback*/
+    HAL_UART_RxCpltCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+  }
+}
+
+/**
+  * @brief DMA UART receive process half complete callback
+  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
+  *               the configuration information for the specified DMA module.
+  * @retval None
+  */
+static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
+{
+  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
+     In this case, Rx Event type is Half Transfer */
+  huart->RxEventType = HAL_UART_RXEVENT_HT;
+
+  /* Check current reception Mode :
+     If Reception till IDLE event has been selected : use Rx Event callback */
+  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
+  {
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+    /*Call registered Rx Event callback*/
+    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
+#else
+    /*Call legacy weak Rx Event callback*/
+    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+  }
+  else
+  {
+    /* In other cases : use Rx Half Complete callback */
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+    /*Call registered Rx Half complete callback*/
+    huart->RxHalfCpltCallback(huart);
+#else
+    /*Call legacy weak Rx Half complete callback*/
+    HAL_UART_RxHalfCpltCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+  }
+}
+
+/**
+  * @brief  DMA UART communication error callback.
+  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
+  *               the configuration information for the specified DMA module.
+  * @retval None
+  */
+static void UART_DMAError(DMA_HandleTypeDef *hdma)
+{
+  uint32_t dmarequest = 0x00U;
+  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+  /* Stop UART DMA Tx request if ongoing */
+  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
+  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
+  {
+    huart->TxXferCount = 0x00U;
+    UART_EndTxTransfer(huart);
+  }
+
+  /* Stop UART DMA Rx request if ongoing */
+  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
+  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
+  {
+    huart->RxXferCount = 0x00U;
+    UART_EndRxTransfer(huart);
+  }
+
+  huart->ErrorCode |= HAL_UART_ERROR_DMA;
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+  /*Call registered error callback*/
+  huart->ErrorCallback(huart);
+#else
+  /*Call legacy weak error callback*/
+  HAL_UART_ErrorCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  This function handles UART Communication Timeout. It waits
+  *         until a flag is no longer in the specified status.
+  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
+  *                the configuration information for the specified UART module.
+  * @param  Flag specifies the UART flag to check.
+  * @param  Status The actual Flag status (SET or RESET).
+  * @param  Tickstart Tick start value
+  * @param  Timeout Timeout duration
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
+                                                     uint32_t Tickstart, uint32_t Timeout)
+{
+  /* Wait until flag is set */
+  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
+  {
+    /* Check for the Timeout */
+    if (Timeout != HAL_MAX_DELAY)
+    {
+      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
+      {
+
+        return HAL_TIMEOUT;
+      }
+
+      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
+      {
+        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
+        {
+          /* Clear Overrun Error flag*/
+          __HAL_UART_CLEAR_OREFLAG(huart);
+
+          /* Blocking error : transfer is aborted
+          Set the UART state ready to be able to start again the process,
+          Disable Rx Interrupts if ongoing */
+          UART_EndRxTransfer(huart);
+
+          huart->ErrorCode = HAL_UART_ERROR_ORE;
+
+          /* Process Unlocked */
+          __HAL_UNLOCK(huart);
+
+          return HAL_ERROR;
+        }
+      }
+    }
+  }
+  return HAL_OK;
+}
+
+/**
+  * @brief  Start Receive operation in interrupt mode.
+  * @note   This function could be called by all HAL UART API providing reception in Interrupt mode.
+  * @note   When calling this function, parameters validity is considered as already checked,
+  *         i.e. Rx State, buffer address, ...
+  *         UART Handle is assumed as Locked.
+  * @param  huart UART handle.
+  * @param  pData Pointer to data buffer (u8 or u16 data elements).
+  * @param  Size  Amount of data elements (u8 or u16) to be received.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
+{
+  huart->pRxBuffPtr = pData;
+  huart->RxXferSize = Size;
+  huart->RxXferCount = Size;
+
+  huart->ErrorCode = HAL_UART_ERROR_NONE;
+  huart->RxState = HAL_UART_STATE_BUSY_RX;
+
+  if (huart->Init.Parity != UART_PARITY_NONE)
+  {
+    /* Enable the UART Parity Error Interrupt */
+    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
+  }
+
+  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
+  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
+
+  /* Enable the UART Data Register not empty Interrupt */
+  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Start Receive operation in DMA mode.
+  * @note   This function could be called by all HAL UART API providing reception in DMA mode.
+  * @note   When calling this function, parameters validity is considered as already checked,
+  *         i.e. Rx State, buffer address, ...
+  *         UART Handle is assumed as Locked.
+  * @param  huart UART handle.
+  * @param  pData Pointer to data buffer (u8 or u16 data elements).
+  * @param  Size  Amount of data elements (u8 or u16) to be received.
+  * @retval HAL status
+  */
+HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
+{
+  uint32_t *tmp;
+
+  huart->pRxBuffPtr = pData;
+  huart->RxXferSize = Size;
+
+  huart->ErrorCode = HAL_UART_ERROR_NONE;
+  huart->RxState = HAL_UART_STATE_BUSY_RX;
+
+  /* Set the UART DMA transfer complete callback */
+  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
+
+  /* Set the UART DMA Half transfer complete callback */
+  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
+
+  /* Set the DMA error callback */
+  huart->hdmarx->XferErrorCallback = UART_DMAError;
+
+  /* Set the DMA abort callback */
+  huart->hdmarx->XferAbortCallback = NULL;
+
+  /* Enable the DMA stream */
+  tmp = (uint32_t *)&pData;
+  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
+  {
+    /* Set error code to DMA */
+    huart->ErrorCode = HAL_UART_ERROR_DMA;
+
+    /* Restore huart->RxState to ready */
+    huart->RxState = HAL_UART_STATE_READY;
+
+    return HAL_ERROR;
+  }
+  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
+  __HAL_UART_CLEAR_OREFLAG(huart);
+
+  if (huart->Init.Parity != UART_PARITY_NONE)
+  {
+    /* Enable the UART Parity Error Interrupt */
+    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
+  }
+
+  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
+  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
+
+  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
+  in the UART CR3 register */
+  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
+  * @param  huart UART handle.
+  * @retval None
+  */
+static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
+{
+  /* Disable TXEIE and TCIE interrupts */
+  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
+
+  /* At end of Tx process, restore huart->gState to Ready */
+  huart->gState = HAL_UART_STATE_READY;
+}
+
+/**
+  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
+  * @param  huart UART handle.
+  * @retval None
+  */
+static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
+{
+  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
+  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
+  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
+
+  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
+  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
+  {
+    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
+  }
+
+  /* At end of Rx process, restore huart->RxState to Ready */
+  huart->RxState = HAL_UART_STATE_READY;
+  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
+}
+
+/**
+  * @brief  DMA UART communication abort callback, when initiated by HAL services on Error
+  *         (To be called at end of DMA Abort procedure following error occurrence).
+  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
+  *               the configuration information for the specified DMA module.
+  * @retval None
+  */
+static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
+{
+  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+  huart->RxXferCount = 0x00U;
+
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+  /*Call registered error callback*/
+  huart->ErrorCallback(huart);
+#else
+  /*Call legacy weak error callback*/
+  HAL_UART_ErrorCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  DMA UART Tx communication abort callback, when initiated by user
+  *         (To be called at end of DMA Tx Abort procedure following user abort request).
+  * @note   When this callback is executed, User Abort complete call back is called only if no
+  *         Abort still ongoing for Rx DMA Handle.
+  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
+  *               the configuration information for the specified DMA module.
+  * @retval None
+  */
+static void UART_DMATxAbortCallback(DMA_HandleTypeDef *hdma)
+{
+  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+  huart->hdmatx->XferAbortCallback = NULL;
+
+  /* Check if an Abort process is still ongoing */
+  if (huart->hdmarx != NULL)
+  {
+    if (huart->hdmarx->XferAbortCallback != NULL)
+    {
+      return;
+    }
+  }
+
+  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
+  huart->TxXferCount = 0x00U;
+  huart->RxXferCount = 0x00U;
+
+  /* Reset ErrorCode */
+  huart->ErrorCode = HAL_UART_ERROR_NONE;
+
+  /* Restore huart->gState and huart->RxState to Ready */
+  huart->gState  = HAL_UART_STATE_READY;
+  huart->RxState = HAL_UART_STATE_READY;
+  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
+
+  /* Call user Abort complete callback */
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+  /* Call registered Abort complete callback */
+  huart->AbortCpltCallback(huart);
+#else
+  /* Call legacy weak Abort complete callback */
+  HAL_UART_AbortCpltCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  DMA UART Rx communication abort callback, when initiated by user
+  *         (To be called at end of DMA Rx Abort procedure following user abort request).
+  * @note   When this callback is executed, User Abort complete call back is called only if no
+  *         Abort still ongoing for Tx DMA Handle.
+  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
+  *               the configuration information for the specified DMA module.
+  * @retval None
+  */
+static void UART_DMARxAbortCallback(DMA_HandleTypeDef *hdma)
+{
+  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+  huart->hdmarx->XferAbortCallback = NULL;
+
+  /* Check if an Abort process is still ongoing */
+  if (huart->hdmatx != NULL)
+  {
+    if (huart->hdmatx->XferAbortCallback != NULL)
+    {
+      return;
+    }
+  }
+
+  /* No Abort process still ongoing : All DMA channels are aborted, call user Abort Complete callback */
+  huart->TxXferCount = 0x00U;
+  huart->RxXferCount = 0x00U;
+
+  /* Reset ErrorCode */
+  huart->ErrorCode = HAL_UART_ERROR_NONE;
+
+  /* Restore huart->gState and huart->RxState to Ready */
+  huart->gState  = HAL_UART_STATE_READY;
+  huart->RxState = HAL_UART_STATE_READY;
+  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
+
+  /* Call user Abort complete callback */
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+  /* Call registered Abort complete callback */
+  huart->AbortCpltCallback(huart);
+#else
+  /* Call legacy weak Abort complete callback */
+  HAL_UART_AbortCpltCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  DMA UART Tx communication abort callback, when initiated by user by a call to
+  *         HAL_UART_AbortTransmit_IT API (Abort only Tx transfer)
+  *         (This callback is executed at end of DMA Tx Abort procedure following user abort request,
+  *         and leads to user Tx Abort Complete callback execution).
+  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
+  *               the configuration information for the specified DMA module.
+  * @retval None
+  */
+static void UART_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
+{
+  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+  huart->TxXferCount = 0x00U;
+
+  /* Restore huart->gState to Ready */
+  huart->gState = HAL_UART_STATE_READY;
+
+  /* Call user Abort complete callback */
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+  /* Call registered Abort Transmit Complete Callback */
+  huart->AbortTransmitCpltCallback(huart);
+#else
+  /* Call legacy weak Abort Transmit Complete Callback */
+  HAL_UART_AbortTransmitCpltCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  DMA UART Rx communication abort callback, when initiated by user by a call to
+  *         HAL_UART_AbortReceive_IT API (Abort only Rx transfer)
+  *         (This callback is executed at end of DMA Rx Abort procedure following user abort request,
+  *         and leads to user Rx Abort Complete callback execution).
+  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
+  *               the configuration information for the specified DMA module.
+  * @retval None
+  */
+static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
+{
+  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
+
+  huart->RxXferCount = 0x00U;
+
+  /* Restore huart->RxState to Ready */
+  huart->RxState = HAL_UART_STATE_READY;
+  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
+
+  /* Call user Abort complete callback */
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+  /* Call registered Abort Receive Complete Callback */
+  huart->AbortReceiveCpltCallback(huart);
+#else
+  /* Call legacy weak Abort Receive Complete Callback */
+  HAL_UART_AbortReceiveCpltCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+}
+
+/**
+  * @brief  Sends an amount of data in non blocking mode.
+  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
+  *                the configuration information for the specified UART module.
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
+{
+  const uint16_t *tmp;
+
+  /* Check that a Tx process is ongoing */
+  if (huart->gState == HAL_UART_STATE_BUSY_TX)
+  {
+    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
+    {
+      tmp = (const uint16_t *) huart->pTxBuffPtr;
+      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
+      huart->pTxBuffPtr += 2U;
+    }
+    else
+    {
+      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
+    }
+
+    if (--huart->TxXferCount == 0U)
+    {
+      /* Disable the UART Transmit Data Register Empty Interrupt */
+      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
+
+      /* Enable the UART Transmit Complete Interrupt */
+      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
+    }
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Wraps up transmission in non blocking mode.
+  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
+  *                the configuration information for the specified UART module.
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
+{
+  /* Disable the UART Transmit Complete Interrupt */
+  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
+
+  /* Tx process is ended, restore huart->gState to Ready */
+  huart->gState = HAL_UART_STATE_READY;
+
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+  /*Call registered Tx complete callback*/
+  huart->TxCpltCallback(huart);
+#else
+  /*Call legacy weak Tx complete callback*/
+  HAL_UART_TxCpltCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+
+  return HAL_OK;
+}
+
+/**
+  * @brief  Receives an amount of data in non blocking mode
+  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
+  *                the configuration information for the specified UART module.
+  * @retval HAL status
+  */
+static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
+{
+  uint8_t  *pdata8bits = NULL;
+  uint16_t *pdata16bits = NULL;
+
+  /* Check that a Rx process is ongoing */
+  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
+  {
+    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
+    {
+      /* Unused pdata8bits */
+      UNUSED(pdata8bits);
+      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
+      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
+      huart->pRxBuffPtr += 2U;
+    }
+    else
+    {
+      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
+      /* Unused pdata16bits */
+      UNUSED(pdata16bits);
+
+      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
+      {
+        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
+      }
+      else
+      {
+        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
+      }
+      huart->pRxBuffPtr += 1U;
+    }
+
+    if (--huart->RxXferCount == 0U)
+    {
+      /* Disable the UART Data Register not empty Interrupt */
+      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
+
+      /* Disable the UART Parity Error Interrupt */
+      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
+
+      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
+      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
+
+      /* Rx process is completed, restore huart->RxState to Ready */
+      huart->RxState = HAL_UART_STATE_READY;
+
+      /* Initialize type of RxEvent to Transfer Complete */
+      huart->RxEventType = HAL_UART_RXEVENT_TC;
+
+      /* Check current reception Mode :
+         If Reception till IDLE event has been selected : */
+      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
+      {
+        /* Set reception type to Standard */
+        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
+
+        /* Disable IDLE interrupt */
+        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
+
+        /* Check if IDLE flag is set */
+        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
+        {
+          /* Clear IDLE flag in ISR */
+          __HAL_UART_CLEAR_IDLEFLAG(huart);
+        }
+
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+        /*Call registered Rx Event callback*/
+        huart->RxEventCallback(huart, huart->RxXferSize);
+#else
+        /*Call legacy weak Rx Event callback*/
+        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+      }
+      else
+      {
+        /* Standard reception API called */
+#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
+        /*Call registered Rx complete callback*/
+        huart->RxCpltCallback(huart);
+#else
+        /*Call legacy weak Rx complete callback*/
+        HAL_UART_RxCpltCallback(huart);
+#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
+      }
+
+      return HAL_OK;
+    }
+    return HAL_OK;
+  }
+  else
+  {
+    return HAL_BUSY;
+  }
+}
+
+/**
+  * @brief  Configures the UART peripheral.
+  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
+  *                the configuration information for the specified UART module.
+  * @retval None
+  */
+static void UART_SetConfig(UART_HandleTypeDef *huart)
+{
+  uint32_t tmpreg;
+  uint32_t pclk;
+
+  /* Check the parameters */
+  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
+  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
+  assert_param(IS_UART_PARITY(huart->Init.Parity));
+  assert_param(IS_UART_MODE(huart->Init.Mode));
+
+  /*-------------------------- USART CR2 Configuration -----------------------*/
+  /* Configure the UART Stop Bits: Set STOP[13:12] bits
+     according to huart->Init.StopBits value */
+  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
+
+  /*-------------------------- USART CR1 Configuration -----------------------*/
+  /* Configure the UART Word Length, Parity and mode:
+     Set the M bits according to huart->Init.WordLength value
+     Set PCE and PS bits according to huart->Init.Parity value
+     Set TE and RE bits according to huart->Init.Mode value
+     Set OVER8 bit according to huart->Init.OverSampling value */
+
+  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
+  MODIFY_REG(huart->Instance->CR1,
+             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
+             tmpreg);
+
+  /*-------------------------- USART CR3 Configuration -----------------------*/
+  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
+  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
+
+
+#if defined(USART6) && defined(UART9) && defined(UART10)
+    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
+    {
+      pclk = HAL_RCC_GetPCLK2Freq();
+    }
+#elif defined(USART6)
+    if ((huart->Instance == USART1) || (huart->Instance == USART6))
+    {
+      pclk = HAL_RCC_GetPCLK2Freq();
+    }
+#else
+    if (huart->Instance == USART1)
+    {
+      pclk = HAL_RCC_GetPCLK2Freq();
+    }
+#endif /* USART6 */
+    else
+    {
+      pclk = HAL_RCC_GetPCLK1Freq();
+    }
+  /*-------------------------- USART BRR Configuration ---------------------*/
+  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
+  {
+    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
+  }
+  else
+  {
+    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
+  }
+}
+
+/**
+  * @}
+  */
+
+#endif /* HAL_UART_MODULE_ENABLED */
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
diff --git a/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_adc.c b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_adc.c
new file mode 100644
index 0000000..cdb750f
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_adc.c
@@ -0,0 +1,922 @@
+/**
+  ******************************************************************************
+  * @file    stm32f4xx_ll_adc.c
+  * @author  MCD Application Team
+  * @brief   ADC LL module driver
+  ******************************************************************************
+  * @attention
+  *
+  * Copyright (c) 2017 STMicroelectronics.
+  * All rights reserved.
+  *
+  * This software is licensed under terms that can be found in the LICENSE file
+  * in the root directory of this software component.
+  * If no LICENSE file comes with this software, it is provided AS-IS.
+  *
+  ******************************************************************************
+  */
+#if defined(USE_FULL_LL_DRIVER)
+
+/* Includes ------------------------------------------------------------------*/
+#include "stm32f4xx_ll_adc.h"
+#include "stm32f4xx_ll_bus.h"
+
+#ifdef  USE_FULL_ASSERT
+#include "stm32_assert.h"
+#else
+#define assert_param(expr) ((void)0U)
+#endif
+
+/** @addtogroup STM32F4xx_LL_Driver
+  * @{
+  */
+
+#if defined (ADC1) || defined (ADC2) || defined (ADC3)
+
+/** @addtogroup ADC_LL ADC
+  * @{
+  */
+
+/* Private types -------------------------------------------------------------*/
+/* Private variables ---------------------------------------------------------*/
+/* Private constants ---------------------------------------------------------*/
+/* Private macros ------------------------------------------------------------*/
+
+/** @addtogroup ADC_LL_Private_Macros
+  * @{
+  */
+
+/* Check of parameters for configuration of ADC hierarchical scope:           */
+/* common to several ADC instances.                                           */
+#define IS_LL_ADC_COMMON_CLOCK(__CLOCK__)                                      \
+  (   ((__CLOCK__) == LL_ADC_CLOCK_SYNC_PCLK_DIV2)                             \
+   || ((__CLOCK__) == LL_ADC_CLOCK_SYNC_PCLK_DIV4)                             \
+   || ((__CLOCK__) == LL_ADC_CLOCK_SYNC_PCLK_DIV6)                             \
+   || ((__CLOCK__) == LL_ADC_CLOCK_SYNC_PCLK_DIV8)                             \
+  )
+
+/* Check of parameters for configuration of ADC hierarchical scope:           */
+/* ADC instance.                                                              */
+#define IS_LL_ADC_RESOLUTION(__RESOLUTION__)                                   \
+  (   ((__RESOLUTION__) == LL_ADC_RESOLUTION_12B)                              \
+   || ((__RESOLUTION__) == LL_ADC_RESOLUTION_10B)                              \
+   || ((__RESOLUTION__) == LL_ADC_RESOLUTION_8B)                               \
+   || ((__RESOLUTION__) == LL_ADC_RESOLUTION_6B)                               \
+  )
+
+#define IS_LL_ADC_DATA_ALIGN(__DATA_ALIGN__)                                   \
+  (   ((__DATA_ALIGN__) == LL_ADC_DATA_ALIGN_RIGHT)                            \
+   || ((__DATA_ALIGN__) == LL_ADC_DATA_ALIGN_LEFT)                             \
+  )
+
+#define IS_LL_ADC_SCAN_SELECTION(__SCAN_SELECTION__)                           \
+  (   ((__SCAN_SELECTION__) == LL_ADC_SEQ_SCAN_DISABLE)                        \
+   || ((__SCAN_SELECTION__) == LL_ADC_SEQ_SCAN_ENABLE)                         \
+  )
+
+#define IS_LL_ADC_SEQ_SCAN_MODE(__SEQ_SCAN_MODE__)                             \
+  (   ((__SCAN_MODE__) == LL_ADC_SEQ_SCAN_DISABLE)                             \
+   || ((__SCAN_MODE__) == LL_ADC_SEQ_SCAN_ENABLE)                              \
+  )
+
+/* Check of parameters for configuration of ADC hierarchical scope:           */
+/* ADC group regular                                                          */
+#define IS_LL_ADC_REG_TRIG_SOURCE(__REG_TRIG_SOURCE__)                         \
+  (   ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_SOFTWARE)                      \
+   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH1)                  \
+   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH2)                  \
+   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM1_CH3)                  \
+   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH2)                  \
+   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH3)                  \
+   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_CH4)                  \
+   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM2_TRGO)                 \
+   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_CH1)                  \
+   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM3_TRGO)                 \
+   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM4_CH4)                  \
+   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM5_CH1)                  \
+   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM5_CH2)                  \
+   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM5_CH3)                  \
+   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM8_CH1)                  \
+   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_TIM8_TRGO)                 \
+   || ((__REG_TRIG_SOURCE__) == LL_ADC_REG_TRIG_EXT_EXTI_LINE11)               \
+  )
+#define IS_LL_ADC_REG_CONTINUOUS_MODE(__REG_CONTINUOUS_MODE__)                 \
+  (   ((__REG_CONTINUOUS_MODE__) == LL_ADC_REG_CONV_SINGLE)                    \
+   || ((__REG_CONTINUOUS_MODE__) == LL_ADC_REG_CONV_CONTINUOUS)                \
+  )
+
+#define IS_LL_ADC_REG_DMA_TRANSFER(__REG_DMA_TRANSFER__)                       \
+  (   ((__REG_DMA_TRANSFER__) == LL_ADC_REG_DMA_TRANSFER_NONE)                 \
+   || ((__REG_DMA_TRANSFER__) == LL_ADC_REG_DMA_TRANSFER_LIMITED)              \
+   || ((__REG_DMA_TRANSFER__) == LL_ADC_REG_DMA_TRANSFER_UNLIMITED)            \
+  )
+
+#define IS_LL_ADC_REG_FLAG_EOC_SELECTION(__REG_FLAG_EOC_SELECTION__)           \
+  (   ((__REG_FLAG_EOC_SELECTION__) == LL_ADC_REG_FLAG_EOC_SEQUENCE_CONV)      \
+   || ((__REG_FLAG_EOC_SELECTION__) == LL_ADC_REG_FLAG_EOC_UNITARY_CONV)       \
+  )
+
+#define IS_LL_ADC_REG_SEQ_SCAN_LENGTH(__REG_SEQ_SCAN_LENGTH__)                 \
+  (   ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_DISABLE)               \
+   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS)         \
+   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS)         \
+   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_4RANKS)         \
+   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_5RANKS)         \
+   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS)         \
+   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_7RANKS)         \
+   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS)         \
+   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_9RANKS)         \
+   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_10RANKS)        \
+   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_11RANKS)        \
+   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_12RANKS)        \
+   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_13RANKS)        \
+   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_14RANKS)        \
+   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_15RANKS)        \
+   || ((__REG_SEQ_SCAN_LENGTH__) == LL_ADC_REG_SEQ_SCAN_ENABLE_16RANKS)        \
+  )
+
+#define IS_LL_ADC_REG_SEQ_SCAN_DISCONT_MODE(__REG_SEQ_DISCONT_MODE__)          \
+  (   ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_DISABLE)           \
+   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_1RANK)             \
+   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_2RANKS)            \
+   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_3RANKS)            \
+   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_4RANKS)            \
+   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_5RANKS)            \
+   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_6RANKS)            \
+   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_7RANKS)            \
+   || ((__REG_SEQ_DISCONT_MODE__) == LL_ADC_REG_SEQ_DISCONT_8RANKS)            \
+  )
+
+/* Check of parameters for configuration of ADC hierarchical scope:           */
+/* ADC group injected                                                         */
+#define IS_LL_ADC_INJ_TRIG_SOURCE(__INJ_TRIG_SOURCE__)                         \
+  (   ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_SOFTWARE)                      \
+   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_CH4)                  \
+   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM1_TRGO)                 \
+   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM2_CH1)                  \
+   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM2_TRGO)                 \
+   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_CH2)                  \
+   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM3_CH4)                  \
+   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_CH1)                  \
+   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_CH2)                  \
+   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_CH3)                  \
+   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM4_TRGO)                 \
+   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM5_CH4)                  \
+   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM5_TRGO)                 \
+   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_CH2)                  \
+   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_CH3)                  \
+   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_TIM8_CH4)                  \
+   || ((__INJ_TRIG_SOURCE__) == LL_ADC_INJ_TRIG_EXT_EXTI_LINE15)               \
+  )
+
+#define IS_LL_ADC_INJ_TRIG_EXT_EDGE(__INJ_TRIG_EXT_EDGE__)                     \
+  (   ((__INJ_TRIG_EXT_EDGE__) == LL_ADC_INJ_TRIG_EXT_RISING)                  \
+   || ((__INJ_TRIG_EXT_EDGE__) == LL_ADC_INJ_TRIG_EXT_FALLING)                 \
+   || ((__INJ_TRIG_EXT_EDGE__) == LL_ADC_INJ_TRIG_EXT_RISINGFALLING)           \
+  )
+
+#define IS_LL_ADC_INJ_TRIG_AUTO(__INJ_TRIG_AUTO__)                             \
+  (   ((__INJ_TRIG_AUTO__) == LL_ADC_INJ_TRIG_INDEPENDENT)                     \
+   || ((__INJ_TRIG_AUTO__) == LL_ADC_INJ_TRIG_FROM_GRP_REGULAR)                \
+  )
+
+#define IS_LL_ADC_INJ_SEQ_SCAN_LENGTH(__INJ_SEQ_SCAN_LENGTH__)                 \
+  (   ((__INJ_SEQ_SCAN_LENGTH__) == LL_ADC_INJ_SEQ_SCAN_DISABLE)               \
+   || ((__INJ_SEQ_SCAN_LENGTH__) == LL_ADC_INJ_SEQ_SCAN_ENABLE_2RANKS)         \
+   || ((__INJ_SEQ_SCAN_LENGTH__) == LL_ADC_INJ_SEQ_SCAN_ENABLE_3RANKS)         \
+   || ((__INJ_SEQ_SCAN_LENGTH__) == LL_ADC_INJ_SEQ_SCAN_ENABLE_4RANKS)         \
+  )
+
+#define IS_LL_ADC_INJ_SEQ_SCAN_DISCONT_MODE(__INJ_SEQ_DISCONT_MODE__)          \
+  (   ((__INJ_SEQ_DISCONT_MODE__) == LL_ADC_INJ_SEQ_DISCONT_DISABLE)           \
+   || ((__INJ_SEQ_DISCONT_MODE__) == LL_ADC_INJ_SEQ_DISCONT_1RANK)             \
+  )
+
+#if defined(ADC_MULTIMODE_SUPPORT)
+/* Check of parameters for configuration of ADC hierarchical scope:           */
+/* multimode.                                                                 */
+#if defined(ADC3)
+#define IS_LL_ADC_MULTI_MODE(__MULTI_MODE__)                                   \
+  (   ((__MULTI_MODE__) == LL_ADC_MULTI_INDEPENDENT)                           \
+   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_SIMULT)                       \
+   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_INTERL)                       \
+   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_INJ_SIMULT)                       \
+   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_INJ_ALTERN)                       \
+   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM)                  \
+   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT)                  \
+   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM)                  \
+   || ((__MULTI_MODE__) == LL_ADC_MULTI_TRIPLE_REG_SIM_INJ_SIM)                \
+   || ((__MULTI_MODE__) == LL_ADC_MULTI_TRIPLE_REG_SIM_INJ_ALT)                \
+   || ((__MULTI_MODE__) == LL_ADC_MULTI_TRIPLE_INJ_SIMULT)                     \
+   || ((__MULTI_MODE__) == LL_ADC_MULTI_TRIPLE_REG_SIMULT)                     \
+   || ((__MULTI_MODE__) == LL_ADC_MULTI_TRIPLE_REG_INTERL)                     \
+   || ((__MULTI_MODE__) == LL_ADC_MULTI_TRIPLE_INJ_ALTERN)                     \
+  )
+#else
+#define IS_LL_ADC_MULTI_MODE(__MULTI_MODE__)                                   \
+  (   ((__MULTI_MODE__) == LL_ADC_MULTI_INDEPENDENT)                           \
+   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_SIMULT)                       \
+   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_INTERL)                       \
+   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_INJ_SIMULT)                       \
+   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_INJ_ALTERN)                       \
+   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM)                  \
+   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT)                  \
+   || ((__MULTI_MODE__) == LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM)                  \
+  )
+#endif
+
+#define IS_LL_ADC_MULTI_DMA_TRANSFER(__MULTI_DMA_TRANSFER__)                   \
+  (   ((__MULTI_DMA_TRANSFER__) == LL_ADC_MULTI_REG_DMA_EACH_ADC)              \
+   || ((__MULTI_DMA_TRANSFER__) == LL_ADC_MULTI_REG_DMA_LIMIT_1)               \
+   || ((__MULTI_DMA_TRANSFER__) == LL_ADC_MULTI_REG_DMA_LIMIT_2)               \
+   || ((__MULTI_DMA_TRANSFER__) == LL_ADC_MULTI_REG_DMA_LIMIT_3)               \
+   || ((__MULTI_DMA_TRANSFER__) == LL_ADC_MULTI_REG_DMA_UNLMT_1)               \
+   || ((__MULTI_DMA_TRANSFER__) == LL_ADC_MULTI_REG_DMA_UNLMT_2)               \
+   || ((__MULTI_DMA_TRANSFER__) == LL_ADC_MULTI_REG_DMA_UNLMT_3)               \
+  )
+
+#define IS_LL_ADC_MULTI_TWOSMP_DELAY(__MULTI_TWOSMP_DELAY__)                   \
+  (   ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES)          \
+   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_6CYCLES)          \
+   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_7CYCLES)          \
+   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_8CYCLES)          \
+   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_9CYCLES)          \
+   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_10CYCLES)         \
+   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_11CYCLES)         \
+   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_12CYCLES)         \
+   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_13CYCLES)         \
+   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_14CYCLES)         \
+   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_15CYCLES)         \
+   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_16CYCLES)         \
+   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_17CYCLES)         \
+   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_18CYCLES)         \
+   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_19CYCLES)         \
+   || ((__MULTI_TWOSMP_DELAY__) == LL_ADC_MULTI_TWOSMP_DELAY_20CYCLES)         \
+  )
+
+#define IS_LL_ADC_MULTI_MASTER_SLAVE(__MULTI_MASTER_SLAVE__)                   \
+  (   ((__MULTI_MASTER_SLAVE__) == LL_ADC_MULTI_MASTER)                        \
+   || ((__MULTI_MASTER_SLAVE__) == LL_ADC_MULTI_SLAVE)                         \
+   || ((__MULTI_MASTER_SLAVE__) == LL_ADC_MULTI_MASTER_SLAVE)                  \
+  )
+
+#endif /* ADC_MULTIMODE_SUPPORT */
+/**
+  * @}
+  */
+
+
+/* Private function prototypes -----------------------------------------------*/
+
+/* Exported functions --------------------------------------------------------*/
+/** @addtogroup ADC_LL_Exported_Functions
+  * @{
+  */
+
+/** @addtogroup ADC_LL_EF_Init
+  * @{
+  */
+
+/**
+  * @brief  De-initialize registers of all ADC instances belonging to
+  *         the same ADC common instance to their default reset values.
+  * @param  ADCxy_COMMON ADC common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: ADC common registers are de-initialized
+  *          - ERROR: not applicable
+  */
+ErrorStatus LL_ADC_CommonDeInit(ADC_Common_TypeDef *ADCxy_COMMON)
+{
+  /* Check the parameters */
+  assert_param(IS_ADC_COMMON_INSTANCE(ADCxy_COMMON));
+
+
+  /* Force reset of ADC clock (core clock) */
+  LL_APB2_GRP1_ForceReset(LL_APB2_GRP1_PERIPH_ADC);
+
+  /* Release reset of ADC clock (core clock) */
+  LL_APB2_GRP1_ReleaseReset(LL_APB2_GRP1_PERIPH_ADC);
+
+  return SUCCESS;
+}
+
+/**
+  * @brief  Initialize some features of ADC common parameters
+  *         (all ADC instances belonging to the same ADC common instance)
+  *         and multimode (for devices with several ADC instances available).
+  * @note   The setting of ADC common parameters is conditioned to
+  *         ADC instances state:
+  *         All ADC instances belonging to the same ADC common instance
+  *         must be disabled.
+  * @param  ADCxy_COMMON ADC common instance
+  *         (can be set directly from CMSIS definition or by using helper macro @ref __LL_ADC_COMMON_INSTANCE() )
+  * @param  ADC_CommonInitStruct Pointer to a @ref LL_ADC_CommonInitTypeDef structure
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: ADC common registers are initialized
+  *          - ERROR: ADC common registers are not initialized
+  */
+ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
+{
+  ErrorStatus status = SUCCESS;
+
+  /* Check the parameters */
+  assert_param(IS_ADC_COMMON_INSTANCE(ADCxy_COMMON));
+  assert_param(IS_LL_ADC_COMMON_CLOCK(ADC_CommonInitStruct->CommonClock));
+
+#if defined(ADC_MULTIMODE_SUPPORT)
+  assert_param(IS_LL_ADC_MULTI_MODE(ADC_CommonInitStruct->Multimode));
+  if (ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
+  {
+    assert_param(IS_LL_ADC_MULTI_DMA_TRANSFER(ADC_CommonInitStruct->MultiDMATransfer));
+    assert_param(IS_LL_ADC_MULTI_TWOSMP_DELAY(ADC_CommonInitStruct->MultiTwoSamplingDelay));
+  }
+#endif /* ADC_MULTIMODE_SUPPORT */
+
+  /* Note: Hardware constraint (refer to description of functions             */
+  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
+  /*       On this STM32 series, setting of these features is conditioned to  */
+  /*       ADC state:                                                         */
+  /*       All ADC instances of the ADC common group must be disabled.        */
+  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL)
+  {
+    /* Configuration of ADC hierarchical scope:                               */
+    /*  - common to several ADC                                               */
+    /*    (all ADC instances belonging to the same ADC common instance)       */
+    /*    - Set ADC clock (conversion clock)                                  */
+    /*  - multimode (if several ADC instances available on the                */
+    /*    selected device)                                                    */
+    /*    - Set ADC multimode configuration                                   */
+    /*    - Set ADC multimode DMA transfer                                    */
+    /*    - Set ADC multimode: delay between 2 sampling phases                */
+#if defined(ADC_MULTIMODE_SUPPORT)
+    if (ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
+    {
+      MODIFY_REG(ADCxy_COMMON->CCR,
+                 ADC_CCR_ADCPRE
+                 | ADC_CCR_MULTI
+                 | ADC_CCR_DMA
+                 | ADC_CCR_DDS
+                 | ADC_CCR_DELAY
+                 ,
+                 ADC_CommonInitStruct->CommonClock
+                 | ADC_CommonInitStruct->Multimode
+                 | ADC_CommonInitStruct->MultiDMATransfer
+                 | ADC_CommonInitStruct->MultiTwoSamplingDelay
+                );
+    }
+    else
+    {
+      MODIFY_REG(ADCxy_COMMON->CCR,
+                 ADC_CCR_ADCPRE
+                 | ADC_CCR_MULTI
+                 | ADC_CCR_DMA
+                 | ADC_CCR_DDS
+                 | ADC_CCR_DELAY
+                 ,
+                 ADC_CommonInitStruct->CommonClock
+                 | LL_ADC_MULTI_INDEPENDENT
+                );
+    }
+#else
+    LL_ADC_SetCommonClock(ADCxy_COMMON, ADC_CommonInitStruct->CommonClock);
+#endif
+  }
+  else
+  {
+    /* Initialization error: One or several ADC instances belonging to        */
+    /* the same ADC common instance are not disabled.                         */
+    status = ERROR;
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Set each @ref LL_ADC_CommonInitTypeDef field to default value.
+  * @param  ADC_CommonInitStruct Pointer to a @ref LL_ADC_CommonInitTypeDef structure
+  *                              whose fields will be set to default values.
+  * @retval None
+  */
+void LL_ADC_CommonStructInit(LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
+{
+  /* Set ADC_CommonInitStruct fields to default values */
+  /* Set fields of ADC common */
+  /* (all ADC instances belonging to the same ADC common instance) */
+  ADC_CommonInitStruct->CommonClock = LL_ADC_CLOCK_SYNC_PCLK_DIV2;
+
+#if defined(ADC_MULTIMODE_SUPPORT)
+  /* Set fields of ADC multimode */
+  ADC_CommonInitStruct->Multimode             = LL_ADC_MULTI_INDEPENDENT;
+  ADC_CommonInitStruct->MultiDMATransfer      = LL_ADC_MULTI_REG_DMA_EACH_ADC;
+  ADC_CommonInitStruct->MultiTwoSamplingDelay = LL_ADC_MULTI_TWOSMP_DELAY_5CYCLES;
+#endif /* ADC_MULTIMODE_SUPPORT */
+}
+
+/**
+  * @brief  De-initialize registers of the selected ADC instance
+  *         to their default reset values.
+  * @note   To reset all ADC instances quickly (perform a hard reset),
+  *         use function @ref LL_ADC_CommonDeInit().
+  * @param  ADCx ADC instance
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: ADC registers are de-initialized
+  *          - ERROR: ADC registers are not de-initialized
+  */
+ErrorStatus LL_ADC_DeInit(ADC_TypeDef *ADCx)
+{
+  ErrorStatus status = SUCCESS;
+
+  /* Check the parameters */
+  assert_param(IS_ADC_ALL_INSTANCE(ADCx));
+
+  /* Disable ADC instance if not already disabled.                            */
+  if (LL_ADC_IsEnabled(ADCx) == 1UL)
+  {
+    /* Set ADC group regular trigger source to SW start to ensure to not      */
+    /* have an external trigger event occurring during the conversion stop    */
+    /* ADC disable process.                                                   */
+    LL_ADC_REG_SetTriggerSource(ADCx, LL_ADC_REG_TRIG_SOFTWARE);
+
+    /* Set ADC group injected trigger source to SW start to ensure to not     */
+    /* have an external trigger event occurring during the conversion stop    */
+    /* ADC disable process.                                                   */
+    LL_ADC_INJ_SetTriggerSource(ADCx, LL_ADC_INJ_TRIG_SOFTWARE);
+
+    /* Disable the ADC instance */
+    LL_ADC_Disable(ADCx);
+  }
+
+  /* Check whether ADC state is compliant with expected state */
+  /* (hardware requirements of bits state to reset registers below) */
+  if (READ_BIT(ADCx->CR2, ADC_CR2_ADON) == 0UL)
+  {
+    /* ========== Reset ADC registers ========== */
+    /* Reset register SR */
+    CLEAR_BIT(ADCx->SR,
+              (LL_ADC_FLAG_STRT
+               | LL_ADC_FLAG_JSTRT
+               | LL_ADC_FLAG_EOCS
+               | LL_ADC_FLAG_OVR
+               | LL_ADC_FLAG_JEOS
+               | LL_ADC_FLAG_AWD1)
+             );
+
+    /* Reset register CR1 */
+    CLEAR_BIT(ADCx->CR1,
+              (ADC_CR1_OVRIE   | ADC_CR1_RES     | ADC_CR1_AWDEN
+               | ADC_CR1_JAWDEN
+               | ADC_CR1_DISCNUM | ADC_CR1_JDISCEN | ADC_CR1_DISCEN
+               | ADC_CR1_JAUTO   | ADC_CR1_AWDSGL  | ADC_CR1_SCAN
+               | ADC_CR1_JEOCIE  | ADC_CR1_AWDIE   | ADC_CR1_EOCIE
+               | ADC_CR1_AWDCH)
+             );
+
+    /* Reset register CR2 */
+    CLEAR_BIT(ADCx->CR2,
+              (ADC_CR2_SWSTART  | ADC_CR2_EXTEN  | ADC_CR2_EXTSEL
+               | ADC_CR2_JSWSTART | ADC_CR2_JEXTEN | ADC_CR2_JEXTSEL
+               | ADC_CR2_ALIGN    | ADC_CR2_EOCS
+               | ADC_CR2_DDS      | ADC_CR2_DMA
+               | ADC_CR2_CONT     | ADC_CR2_ADON)
+             );
+
+    /* Reset register SMPR1 */
+    CLEAR_BIT(ADCx->SMPR1,
+              (ADC_SMPR1_SMP18 | ADC_SMPR1_SMP17 | ADC_SMPR1_SMP16
+               | ADC_SMPR1_SMP15 | ADC_SMPR1_SMP14 | ADC_SMPR1_SMP13
+               | ADC_SMPR1_SMP12 | ADC_SMPR1_SMP11 | ADC_SMPR1_SMP10)
+             );
+
+    /* Reset register SMPR2 */
+    CLEAR_BIT(ADCx->SMPR2,
+              (ADC_SMPR2_SMP9
+               | ADC_SMPR2_SMP8 | ADC_SMPR2_SMP7 | ADC_SMPR2_SMP6
+               | ADC_SMPR2_SMP5 | ADC_SMPR2_SMP4 | ADC_SMPR2_SMP3
+               | ADC_SMPR2_SMP2 | ADC_SMPR2_SMP1 | ADC_SMPR2_SMP0)
+             );
+
+    /* Reset register JOFR1 */
+    CLEAR_BIT(ADCx->JOFR1, ADC_JOFR1_JOFFSET1);
+    /* Reset register JOFR2 */
+    CLEAR_BIT(ADCx->JOFR2, ADC_JOFR2_JOFFSET2);
+    /* Reset register JOFR3 */
+    CLEAR_BIT(ADCx->JOFR3, ADC_JOFR3_JOFFSET3);
+    /* Reset register JOFR4 */
+    CLEAR_BIT(ADCx->JOFR4, ADC_JOFR4_JOFFSET4);
+
+    /* Reset register HTR */
+    SET_BIT(ADCx->HTR, ADC_HTR_HT);
+    /* Reset register LTR */
+    CLEAR_BIT(ADCx->LTR, ADC_LTR_LT);
+
+    /* Reset register SQR1 */
+    CLEAR_BIT(ADCx->SQR1,
+              (ADC_SQR1_L
+               | ADC_SQR1_SQ16
+               | ADC_SQR1_SQ15 | ADC_SQR1_SQ14 | ADC_SQR1_SQ13)
+             );
+
+    /* Reset register SQR2 */
+    CLEAR_BIT(ADCx->SQR2,
+              (ADC_SQR2_SQ12 | ADC_SQR2_SQ11 | ADC_SQR2_SQ10
+               | ADC_SQR2_SQ9 | ADC_SQR2_SQ8 | ADC_SQR2_SQ7)
+             );
+
+    /* Reset register SQR3 */
+    CLEAR_BIT(ADCx->SQR3,
+              (ADC_SQR3_SQ6 | ADC_SQR3_SQ5 | ADC_SQR3_SQ4
+               | ADC_SQR3_SQ3 | ADC_SQR3_SQ2 | ADC_SQR3_SQ1)
+             );
+
+    /* Reset register JSQR */
+    CLEAR_BIT(ADCx->JSQR,
+              (ADC_JSQR_JL
+               | ADC_JSQR_JSQ4 | ADC_JSQR_JSQ3
+               | ADC_JSQR_JSQ2 | ADC_JSQR_JSQ1)
+             );
+
+    /* Reset register DR */
+    /* bits in access mode read only, no direct reset applicable */
+
+    /* Reset registers JDR1, JDR2, JDR3, JDR4 */
+    /* bits in access mode read only, no direct reset applicable */
+
+    /* Reset register CCR */
+    CLEAR_BIT(ADC->CCR, ADC_CCR_TSVREFE | ADC_CCR_ADCPRE);
+  }
+
+  return status;
+}
+
+/**
+  * @brief  Initialize some features of ADC instance.
+  * @note   These parameters have an impact on ADC scope: ADC instance.
+  *         Affects both group regular and group injected (availability
+  *         of ADC group injected depends on STM32 families).
+  *         Refer to corresponding unitary functions into
+  *         @ref ADC_LL_EF_Configuration_ADC_Instance .
+  * @note   The setting of these parameters by function @ref LL_ADC_Init()
+  *         is conditioned to ADC state:
+  *         ADC instance must be disabled.
+  *         This condition is applied to all ADC features, for efficiency
+  *         and compatibility over all STM32 families. However, the different
+  *         features can be set under different ADC state conditions
+  *         (setting possible with ADC enabled without conversion on going,
+  *         ADC enabled with conversion on going, ...)
+  *         Each feature can be updated afterwards with a unitary function
+  *         and potentially with ADC in a different state than disabled,
+  *         refer to description of each function for setting
+  *         conditioned to ADC state.
+  * @note   After using this function, some other features must be configured
+  *         using LL unitary functions.
+  *         The minimum configuration remaining to be done is:
+  *          - Set ADC group regular or group injected sequencer:
+  *            map channel on the selected sequencer rank.
+  *            Refer to function @ref LL_ADC_REG_SetSequencerRanks().
+  *          - Set ADC channel sampling time
+  *            Refer to function LL_ADC_SetChannelSamplingTime();
+  * @param  ADCx ADC instance
+  * @param  ADC_InitStruct Pointer to a @ref LL_ADC_REG_InitTypeDef structure
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: ADC registers are initialized
+  *          - ERROR: ADC registers are not initialized
+  */
+ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
+{
+  ErrorStatus status = SUCCESS;
+
+  /* Check the parameters */
+  assert_param(IS_ADC_ALL_INSTANCE(ADCx));
+
+  assert_param(IS_LL_ADC_RESOLUTION(ADC_InitStruct->Resolution));
+  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
+  assert_param(IS_LL_ADC_SCAN_SELECTION(ADC_InitStruct->SequencersScanMode));
+
+  /* Note: Hardware constraint (refer to description of this function):       */
+  /*       ADC instance must be disabled.                                     */
+  if (LL_ADC_IsEnabled(ADCx) == 0UL)
+  {
+    /* Configuration of ADC hierarchical scope:                               */
+    /*  - ADC instance                                                        */
+    /*    - Set ADC data resolution                                           */
+    /*    - Set ADC conversion data alignment                                 */
+    MODIFY_REG(ADCx->CR1,
+               ADC_CR1_RES
+               | ADC_CR1_SCAN
+               ,
+               ADC_InitStruct->Resolution
+               | ADC_InitStruct->SequencersScanMode
+              );
+
+    MODIFY_REG(ADCx->CR2,
+               ADC_CR2_ALIGN
+               ,
+               ADC_InitStruct->DataAlignment
+              );
+
+  }
+  else
+  {
+    /* Initialization error: ADC instance is not disabled. */
+    status = ERROR;
+  }
+  return status;
+}
+
+/**
+  * @brief  Set each @ref LL_ADC_InitTypeDef field to default value.
+  * @param  ADC_InitStruct Pointer to a @ref LL_ADC_InitTypeDef structure
+  *                        whose fields will be set to default values.
+  * @retval None
+  */
+void LL_ADC_StructInit(LL_ADC_InitTypeDef *ADC_InitStruct)
+{
+  /* Set ADC_InitStruct fields to default values */
+  /* Set fields of ADC instance */
+  ADC_InitStruct->Resolution    = LL_ADC_RESOLUTION_12B;
+  ADC_InitStruct->DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
+
+  /* Enable scan mode to have a generic behavior with ADC of other            */
+  /* STM32 families, without this setting available:                          */
+  /* ADC group regular sequencer and ADC group injected sequencer depend      */
+  /* only of their own configuration.                                         */
+  ADC_InitStruct->SequencersScanMode      = LL_ADC_SEQ_SCAN_ENABLE;
+
+}
+
+/**
+  * @brief  Initialize some features of ADC group regular.
+  * @note   These parameters have an impact on ADC scope: ADC group regular.
+  *         Refer to corresponding unitary functions into
+  *         @ref ADC_LL_EF_Configuration_ADC_Group_Regular
+  *         (functions with prefix "REG").
+  * @note   The setting of these parameters by function @ref LL_ADC_Init()
+  *         is conditioned to ADC state:
+  *         ADC instance must be disabled.
+  *         This condition is applied to all ADC features, for efficiency
+  *         and compatibility over all STM32 families. However, the different
+  *         features can be set under different ADC state conditions
+  *         (setting possible with ADC enabled without conversion on going,
+  *         ADC enabled with conversion on going, ...)
+  *         Each feature can be updated afterwards with a unitary function
+  *         and potentially with ADC in a different state than disabled,
+  *         refer to description of each function for setting
+  *         conditioned to ADC state.
+  * @note   After using this function, other features must be configured
+  *         using LL unitary functions.
+  *         The minimum configuration remaining to be done is:
+  *          - Set ADC group regular or group injected sequencer:
+  *            map channel on the selected sequencer rank.
+  *            Refer to function @ref LL_ADC_REG_SetSequencerRanks().
+  *          - Set ADC channel sampling time
+  *            Refer to function LL_ADC_SetChannelSamplingTime();
+  * @param  ADCx ADC instance
+  * @param  ADC_REG_InitStruct Pointer to a @ref LL_ADC_REG_InitTypeDef structure
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: ADC registers are initialized
+  *          - ERROR: ADC registers are not initialized
+  */
+ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
+{
+  ErrorStatus status = SUCCESS;
+
+  /* Check the parameters */
+  assert_param(IS_ADC_ALL_INSTANCE(ADCx));
+  assert_param(IS_LL_ADC_REG_TRIG_SOURCE(ADC_REG_InitStruct->TriggerSource));
+  assert_param(IS_LL_ADC_REG_SEQ_SCAN_LENGTH(ADC_REG_InitStruct->SequencerLength));
+  if (ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
+  {
+    assert_param(IS_LL_ADC_REG_SEQ_SCAN_DISCONT_MODE(ADC_REG_InitStruct->SequencerDiscont));
+  }
+  assert_param(IS_LL_ADC_REG_CONTINUOUS_MODE(ADC_REG_InitStruct->ContinuousMode));
+  assert_param(IS_LL_ADC_REG_DMA_TRANSFER(ADC_REG_InitStruct->DMATransfer));
+
+  /* ADC group regular continuous mode and discontinuous mode                 */
+  /* can not be enabled simultenaeously                                       */
+  assert_param((ADC_REG_InitStruct->ContinuousMode == LL_ADC_REG_CONV_SINGLE)
+               || (ADC_REG_InitStruct->SequencerDiscont == LL_ADC_REG_SEQ_DISCONT_DISABLE));
+
+  /* Note: Hardware constraint (refer to description of this function):       */
+  /*       ADC instance must be disabled.                                     */
+  if (LL_ADC_IsEnabled(ADCx) == 0UL)
+  {
+    /* Configuration of ADC hierarchical scope:                               */
+    /*  - ADC group regular                                                   */
+    /*    - Set ADC group regular trigger source                              */
+    /*    - Set ADC group regular sequencer length                            */
+    /*    - Set ADC group regular sequencer discontinuous mode                */
+    /*    - Set ADC group regular continuous mode                             */
+    /*    - Set ADC group regular conversion data transfer: no transfer or    */
+    /*      transfer by DMA, and DMA requests mode                            */
+    /* Note: On this STM32 series, ADC trigger edge is set when starting      */
+    /*       ADC conversion.                                                  */
+    /*       Refer to function @ref LL_ADC_REG_StartConversionExtTrig().      */
+    if (ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
+    {
+      MODIFY_REG(ADCx->CR1,
+                 ADC_CR1_DISCEN
+                 | ADC_CR1_DISCNUM
+                 ,
+                 ADC_REG_InitStruct->SequencerDiscont
+                );
+    }
+    else
+    {
+      MODIFY_REG(ADCx->CR1,
+                 ADC_CR1_DISCEN
+                 | ADC_CR1_DISCNUM
+                 ,
+                 LL_ADC_REG_SEQ_DISCONT_DISABLE
+                );
+    }
+
+    MODIFY_REG(ADCx->CR2,
+               ADC_CR2_EXTSEL
+               | ADC_CR2_EXTEN
+               | ADC_CR2_CONT
+               | ADC_CR2_DMA
+               | ADC_CR2_DDS
+               ,
+               (ADC_REG_InitStruct->TriggerSource & ADC_CR2_EXTSEL)
+               | ADC_REG_InitStruct->ContinuousMode
+               | ADC_REG_InitStruct->DMATransfer
+              );
+
+    /* Set ADC group regular sequencer length and scan direction */
+    /* Note: Hardware constraint (refer to description of this function):     */
+    /* Note: If ADC instance feature scan mode is disabled                    */
+    /*       (refer to  ADC instance initialization structure                 */
+    /*       parameter @ref SequencersScanMode                                */
+    /*       or function @ref LL_ADC_SetSequencersScanMode() ),               */
+    /*       this parameter is discarded.                                     */
+    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
+  }
+  else
+  {
+    /* Initialization error: ADC instance is not disabled. */
+    status = ERROR;
+  }
+  return status;
+}
+
+/**
+  * @brief  Set each @ref LL_ADC_REG_InitTypeDef field to default value.
+  * @param  ADC_REG_InitStruct Pointer to a @ref LL_ADC_REG_InitTypeDef structure
+  *                            whose fields will be set to default values.
+  * @retval None
+  */
+void LL_ADC_REG_StructInit(LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
+{
+  /* Set ADC_REG_InitStruct fields to default values */
+  /* Set fields of ADC group regular */
+  /* Note: On this STM32 series, ADC trigger edge is set when starting        */
+  /*       ADC conversion.                                                    */
+  /*       Refer to function @ref LL_ADC_REG_StartConversionExtTrig().        */
+  ADC_REG_InitStruct->TriggerSource    = LL_ADC_REG_TRIG_SOFTWARE;
+  ADC_REG_InitStruct->SequencerLength  = LL_ADC_REG_SEQ_SCAN_DISABLE;
+  ADC_REG_InitStruct->SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
+  ADC_REG_InitStruct->ContinuousMode   = LL_ADC_REG_CONV_SINGLE;
+  ADC_REG_InitStruct->DMATransfer      = LL_ADC_REG_DMA_TRANSFER_NONE;
+}
+
+/**
+  * @brief  Initialize some features of ADC group injected.
+  * @note   These parameters have an impact on ADC scope: ADC group injected.
+  *         Refer to corresponding unitary functions into
+  *         @ref ADC_LL_EF_Configuration_ADC_Group_Regular
+  *         (functions with prefix "INJ").
+  * @note   The setting of these parameters by function @ref LL_ADC_Init()
+  *         is conditioned to ADC state:
+  *         ADC instance must be disabled.
+  *         This condition is applied to all ADC features, for efficiency
+  *         and compatibility over all STM32 families. However, the different
+  *         features can be set under different ADC state conditions
+  *         (setting possible with ADC enabled without conversion on going,
+  *         ADC enabled with conversion on going, ...)
+  *         Each feature can be updated afterwards with a unitary function
+  *         and potentially with ADC in a different state than disabled,
+  *         refer to description of each function for setting
+  *         conditioned to ADC state.
+  * @note   After using this function, other features must be configured
+  *         using LL unitary functions.
+  *         The minimum configuration remaining to be done is:
+  *          - Set ADC group injected sequencer:
+  *            map channel on the selected sequencer rank.
+  *            Refer to function @ref LL_ADC_INJ_SetSequencerRanks().
+  *          - Set ADC channel sampling time
+  *            Refer to function LL_ADC_SetChannelSamplingTime();
+  * @param  ADCx ADC instance
+  * @param  ADC_INJ_InitStruct Pointer to a @ref LL_ADC_INJ_InitTypeDef structure
+  * @retval An ErrorStatus enumeration value:
+  *          - SUCCESS: ADC registers are initialized
+  *          - ERROR: ADC registers are not initialized
+  */
+ErrorStatus LL_ADC_INJ_Init(ADC_TypeDef *ADCx, LL_ADC_INJ_InitTypeDef *ADC_INJ_InitStruct)
+{
+  ErrorStatus status = SUCCESS;
+
+  /* Check the parameters */
+  assert_param(IS_ADC_ALL_INSTANCE(ADCx));
+  assert_param(IS_LL_ADC_INJ_TRIG_SOURCE(ADC_INJ_InitStruct->TriggerSource));
+  assert_param(IS_LL_ADC_INJ_SEQ_SCAN_LENGTH(ADC_INJ_InitStruct->SequencerLength));
+  if (ADC_INJ_InitStruct->SequencerLength != LL_ADC_INJ_SEQ_SCAN_DISABLE)
+  {
+    assert_param(IS_LL_ADC_INJ_SEQ_SCAN_DISCONT_MODE(ADC_INJ_InitStruct->SequencerDiscont));
+  }
+  assert_param(IS_LL_ADC_INJ_TRIG_AUTO(ADC_INJ_InitStruct->TrigAuto));
+
+  /* Note: Hardware constraint (refer to description of this function):       */
+  /*       ADC instance must be disabled.                                     */
+  if (LL_ADC_IsEnabled(ADCx) == 0UL)
+  {
+    /* Configuration of ADC hierarchical scope:                               */
+    /*  - ADC group injected                                                  */
+    /*    - Set ADC group injected trigger source                             */
+    /*    - Set ADC group injected sequencer length                           */
+    /*    - Set ADC group injected sequencer discontinuous mode               */
+    /*    - Set ADC group injected conversion trigger: independent or         */
+    /*      from ADC group regular                                            */
+    /* Note: On this STM32 series, ADC trigger edge is set when starting      */
+    /*       ADC conversion.                                                  */
+    /*       Refer to function @ref LL_ADC_INJ_StartConversionExtTrig().      */
+    if (ADC_INJ_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
+    {
+      MODIFY_REG(ADCx->CR1,
+                 ADC_CR1_JDISCEN
+                 | ADC_CR1_JAUTO
+                 ,
+                 ADC_INJ_InitStruct->SequencerDiscont
+                 | ADC_INJ_InitStruct->TrigAuto
+                );
+    }
+    else
+    {
+      MODIFY_REG(ADCx->CR1,
+                 ADC_CR1_JDISCEN
+                 | ADC_CR1_JAUTO
+                 ,
+                 LL_ADC_REG_SEQ_DISCONT_DISABLE
+                 | ADC_INJ_InitStruct->TrigAuto
+                );
+    }
+
+    MODIFY_REG(ADCx->CR2,
+               ADC_CR2_JEXTSEL
+               | ADC_CR2_JEXTEN
+               ,
+               (ADC_INJ_InitStruct->TriggerSource & ADC_CR2_JEXTSEL)
+              );
+
+    /* Note: Hardware constraint (refer to description of this function):     */
+    /* Note: If ADC instance feature scan mode is disabled                    */
+    /*       (refer to  ADC instance initialization structure                 */
+    /*       parameter @ref SequencersScanMode                                */
+    /*       or function @ref LL_ADC_SetSequencersScanMode() ),               */
+    /*       this parameter is discarded.                                     */
+    LL_ADC_INJ_SetSequencerLength(ADCx, ADC_INJ_InitStruct->SequencerLength);
+  }
+  else
+  {
+    /* Initialization error: ADC instance is not disabled. */
+    status = ERROR;
+  }
+  return status;
+}
+
+/**
+  * @brief  Set each @ref LL_ADC_INJ_InitTypeDef field to default value.
+  * @param  ADC_INJ_InitStruct Pointer to a @ref LL_ADC_INJ_InitTypeDef structure
+  *                            whose fields will be set to default values.
+  * @retval None
+  */
+void LL_ADC_INJ_StructInit(LL_ADC_INJ_InitTypeDef *ADC_INJ_InitStruct)
+{
+  /* Set ADC_INJ_InitStruct fields to default values */
+  /* Set fields of ADC group injected */
+  ADC_INJ_InitStruct->TriggerSource    = LL_ADC_INJ_TRIG_SOFTWARE;
+  ADC_INJ_InitStruct->SequencerLength  = LL_ADC_INJ_SEQ_SCAN_DISABLE;
+  ADC_INJ_InitStruct->SequencerDiscont = LL_ADC_INJ_SEQ_DISCONT_DISABLE;
+  ADC_INJ_InitStruct->TrigAuto         = LL_ADC_INJ_TRIG_INDEPENDENT;
+}
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+/**
+  * @}
+  */
+
+#endif /* ADC1 || ADC2 || ADC3 */
+
+/**
+  * @}
+  */
+
+#endif /* USE_FULL_LL_DRIVER */
+
diff --git a/code/suntrack_plugcontrol_STM32/STM32F411RETX_FLASH.ld b/code/suntrack_plugcontrol_STM32/STM32F411RETX_FLASH.ld
new file mode 100644
index 0000000..ffcf888
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/STM32F411RETX_FLASH.ld
@@ -0,0 +1,188 @@
+/*
+******************************************************************************
+**
+** @file        : LinkerScript.ld
+**
+** @author      : Auto-generated by STM32CubeIDE
+**
+**  Abstract    : Linker script for NUCLEO-F411RE Board embedding STM32F411RETx Device from stm32f4 series
+**                      512KBytes FLASH
+**                      128KBytes RAM
+**
+**                Set heap size, stack size and stack location according
+**                to application requirements.
+**
+**                Set memory bank area and size if external memory is used
+**
+**  Target      : STMicroelectronics STM32
+**
+**  Distribution: The file is distributed as is, without any warranty
+**                of any kind.
+**
+******************************************************************************
+** @attention
+**
+** Copyright (c) 2025 STMicroelectronics.
+** All rights reserved.
+**
+** This software is licensed under terms that can be found in the LICENSE file
+** in the root directory of this software component.
+** If no LICENSE file comes with this software, it is provided AS-IS.
+**
+******************************************************************************
+*/
+
+/* Entry Point */
+ENTRY(Reset_Handler)
+
+/* Highest address of the user mode stack */
+_estack = ORIGIN(RAM) + LENGTH(RAM); /* end of "RAM" Ram type memory */
+
+_Min_Heap_Size = 0x200; /* required amount of heap */
+_Min_Stack_Size = 0x400; /* required amount of stack */
+
+/* Memories definition */
+MEMORY
+{
+  RAM    (xrw)    : ORIGIN = 0x20000000,   LENGTH = 128K
+  FLASH    (rx)    : ORIGIN = 0x8000000,   LENGTH = 512K
+}
+
+/* Sections */
+SECTIONS
+{
+
+  /* The startup code into "FLASH" Rom type memory */
+  .isr_vector :
+  {
+    . = ALIGN(4);
+    KEEP(*(.isr_vector)) /* Startup code */
+    . = ALIGN(4);
+  } >FLASH
+
+  /* The program code and other data into "FLASH" Rom type memory */
+  .text :
+  {
+    . = ALIGN(4);
+    *(.text)           /* .text sections (code) */
+    *(.text*)          /* .text* sections (code) */
+    *(.glue_7)         /* glue arm to thumb code */
+    *(.glue_7t)        /* glue thumb to arm code */
+    *(.eh_frame)
+
+    KEEP (*(.init))
+    KEEP (*(.fini))
+
+    . = ALIGN(4);
+    _etext = .;        /* define a global symbols at end of code */
+  } >FLASH
+
+  /* Constant data into "FLASH" Rom type memory */
+  .rodata :
+  {
+    . = ALIGN(4);
+    *(.rodata)         /* .rodata sections (constants, strings, etc.) */
+    *(.rodata*)        /* .rodata* sections (constants, strings, etc.) */
+    . = ALIGN(4);
+  } >FLASH
+
+  .ARM.extab (READONLY) : /* The "READONLY" keyword is only supported in GCC11 and later, remove it if using GCC10 or earlier. */
+  {
+    . = ALIGN(4);
+    *(.ARM.extab* .gnu.linkonce.armextab.*)
+    . = ALIGN(4);
+  } >FLASH
+
+  .ARM (READONLY) : /* The "READONLY" keyword is only supported in GCC11 and later, remove it if using GCC10 or earlier. */
+  {
+    . = ALIGN(4);
+    __exidx_start = .;
+    *(.ARM.exidx*)
+    __exidx_end = .;
+    . = ALIGN(4);
+  } >FLASH
+
+  .preinit_array (READONLY) : /* The "READONLY" keyword is only supported in GCC11 and later, remove it if using GCC10 or earlier. */
+  {
+    . = ALIGN(4);
+    PROVIDE_HIDDEN (__preinit_array_start = .);
+    KEEP (*(.preinit_array*))
+    PROVIDE_HIDDEN (__preinit_array_end = .);
+    . = ALIGN(4);
+  } >FLASH
+
+  .init_array (READONLY) : /* The "READONLY" keyword is only supported in GCC11 and later, remove it if using GCC10 or earlier. */
+  {
+    . = ALIGN(4);
+    PROVIDE_HIDDEN (__init_array_start = .);
+    KEEP (*(SORT(.init_array.*)))
+    KEEP (*(.init_array*))
+    PROVIDE_HIDDEN (__init_array_end = .);
+    . = ALIGN(4);
+  } >FLASH
+
+  .fini_array (READONLY) : /* The "READONLY" keyword is only supported in GCC11 and later, remove it if using GCC10 or earlier. */
+  {
+    . = ALIGN(4);
+    PROVIDE_HIDDEN (__fini_array_start = .);
+    KEEP (*(SORT(.fini_array.*)))
+    KEEP (*(.fini_array*))
+    PROVIDE_HIDDEN (__fini_array_end = .);
+    . = ALIGN(4);
+  } >FLASH
+
+  /* Used by the startup to initialize data */
+  _sidata = LOADADDR(.data);
+
+  /* Initialized data sections into "RAM" Ram type memory */
+  .data :
+  {
+    . = ALIGN(4);
+    _sdata = .;        /* create a global symbol at data start */
+    *(.data)           /* .data sections */
+    *(.data*)          /* .data* sections */
+    *(.RamFunc)        /* .RamFunc sections */
+    *(.RamFunc*)       /* .RamFunc* sections */
+
+    . = ALIGN(4);
+    _edata = .;        /* define a global symbol at data end */
+
+  } >RAM AT> FLASH
+
+  /* Uninitialized data section into "RAM" Ram type memory */
+  . = ALIGN(4);
+  .bss :
+  {
+    /* This is used by the startup in order to initialize the .bss section */
+    _sbss = .;         /* define a global symbol at bss start */
+    __bss_start__ = _sbss;
+    *(.bss)
+    *(.bss*)
+    *(COMMON)
+
+    . = ALIGN(4);
+    _ebss = .;         /* define a global symbol at bss end */
+    __bss_end__ = _ebss;
+  } >RAM
+
+  /* User_heap_stack section, used to check that there is enough "RAM" Ram  type memory left */
+  ._user_heap_stack :
+  {
+    . = ALIGN(8);
+    PROVIDE ( end = . );
+    PROVIDE ( _end = . );
+    . = . + _Min_Heap_Size;
+    . = . + _Min_Stack_Size;
+    . = ALIGN(8);
+  } >RAM
+
+  /* Remove information from the compiler libraries */
+  /DISCARD/ :
+  {
+    libc.a ( * )
+    libm.a ( * )
+    libgcc.a ( * )
+  }
+
+  .ARM.attributes 0 : { *(.ARM.attributes) }
+}
diff --git a/code/suntrack_plugcontrol_STM32/STM32F411RETX_RAM.ld b/code/suntrack_plugcontrol_STM32/STM32F411RETX_RAM.ld
new file mode 100644
index 0000000..7b8e368
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/STM32F411RETX_RAM.ld
@@ -0,0 +1,188 @@
+/*
+******************************************************************************
+**
+** @file        : LinkerScript.ld (debug in RAM dedicated)
+**
+** @author      : Auto-generated by STM32CubeIDE
+**
+**  Abstract    : Linker script for NUCLEO-F411RE Board embedding STM32F411RETx Device from stm32f4 series
+**                      512KBytes FLASH
+**                      128KBytes RAM
+**
+**                Set heap size, stack size and stack location according
+**                to application requirements.
+**
+**                Set memory bank area and size if external memory is used
+**
+**  Target      : STMicroelectronics STM32
+**
+**  Distribution: The file is distributed as is, without any warranty
+**                of any kind.
+**
+******************************************************************************
+** @attention
+**
+** Copyright (c) 2025 STMicroelectronics.
+** All rights reserved.
+**
+** This software is licensed under terms that can be found in the LICENSE file
+** in the root directory of this software component.
+** If no LICENSE file comes with this software, it is provided AS-IS.
+**
+******************************************************************************
+*/
+
+/* Entry Point */
+ENTRY(Reset_Handler)
+
+/* Highest address of the user mode stack */
+_estack = ORIGIN(RAM) + LENGTH(RAM); /* end of "RAM" Ram type memory */
+
+_Min_Heap_Size = 0x200; /* required amount of heap */
+_Min_Stack_Size = 0x400; /* required amount of stack */
+
+/* Memories definition */
+MEMORY
+{
+  RAM    (xrw)    : ORIGIN = 0x20000000,   LENGTH = 128K
+  FLASH    (rx)    : ORIGIN = 0x8000000,   LENGTH = 512K
+}
+
+/* Sections */
+SECTIONS
+{
+
+  /* The startup code into "RAM" Ram type memory */
+  .isr_vector :
+  {
+    . = ALIGN(4);
+    KEEP(*(.isr_vector)) /* Startup code */
+    . = ALIGN(4);
+  } >RAM
+
+  /* The program code and other data into "RAM" Ram type memory */
+  .text :
+  {
+    . = ALIGN(4);
+    *(.text)           /* .text sections (code) */
+    *(.text*)          /* .text* sections (code) */
+    *(.glue_7)         /* glue arm to thumb code */
+    *(.glue_7t)        /* glue thumb to arm code */
+    *(.eh_frame)
+    *(.RamFunc)        /* .RamFunc sections */
+    *(.RamFunc*)       /* .RamFunc* sections */
+
+    KEEP (*(.init))
+    KEEP (*(.fini))
+
+    . = ALIGN(4);
+    _etext = .;        /* define a global symbols at end of code */
+  } >RAM
+
+  /* Constant data into "RAM" Ram type memory */
+  .rodata :
+  {
+    . = ALIGN(4);
+    *(.rodata)         /* .rodata sections (constants, strings, etc.) */
+    *(.rodata*)        /* .rodata* sections (constants, strings, etc.) */
+    . = ALIGN(4);
+  } >RAM
+
+  .ARM.extab (READONLY) : /* The "READONLY" keyword is only supported in GCC11 and later, remove it if using GCC10 or earlier. */
+  {
+    . = ALIGN(4);
+    *(.ARM.extab* .gnu.linkonce.armextab.*)
+    . = ALIGN(4);
+  } >RAM
+
+  .ARM (READONLY) : /* The "READONLY" keyword is only supported in GCC11 and later, remove it if using GCC10 or earlier. */
+  {
+    . = ALIGN(4);
+    __exidx_start = .;
+    *(.ARM.exidx*)
+    __exidx_end = .;
+    . = ALIGN(4);
+  } >RAM
+
+  .preinit_array (READONLY) : /* The "READONLY" keyword is only supported in GCC11 and later, remove it if using GCC10 or earlier. */
+  {
+    . = ALIGN(4);
+    PROVIDE_HIDDEN (__preinit_array_start = .);
+    KEEP (*(.preinit_array*))
+    PROVIDE_HIDDEN (__preinit_array_end = .);
+    . = ALIGN(4);
+  } >RAM
+
+  .init_array (READONLY) : /* The "READONLY" keyword is only supported in GCC11 and later, remove it if using GCC10 or earlier. */
+  {
+    . = ALIGN(4);
+    PROVIDE_HIDDEN (__init_array_start = .);
+    KEEP (*(SORT(.init_array.*)))
+    KEEP (*(.init_array*))
+    PROVIDE_HIDDEN (__init_array_end = .);
+    . = ALIGN(4);
+  } >RAM
+
+  .fini_array (READONLY) : /* The "READONLY" keyword is only supported in GCC11 and later, remove it if using GCC10 or earlier. */
+  {
+    . = ALIGN(4);
+    PROVIDE_HIDDEN (__fini_array_start = .);
+    KEEP (*(SORT(.fini_array.*)))
+    KEEP (*(.fini_array*))
+    PROVIDE_HIDDEN (__fini_array_end = .);
+    . = ALIGN(4);
+  } >RAM
+
+  /* Used by the startup to initialize data */
+  _sidata = LOADADDR(.data);
+
+  /* Initialized data sections into "RAM" Ram type memory */
+  .data :
+  {
+    . = ALIGN(4);
+    _sdata = .;        /* create a global symbol at data start */
+    *(.data)           /* .data sections */
+    *(.data*)          /* .data* sections */
+
+    . = ALIGN(4);
+    _edata = .;        /* define a global symbol at data end */
+
+  } >RAM
+
+  /* Uninitialized data section into "RAM" Ram type memory */
+  . = ALIGN(4);
+  .bss :
+  {
+    /* This is used by the startup in order to initialize the .bss section */
+    _sbss = .;         /* define a global symbol at bss start */
+    __bss_start__ = _sbss;
+    *(.bss)
+    *(.bss*)
+    *(COMMON)
+
+    . = ALIGN(4);
+    _ebss = .;         /* define a global symbol at bss end */
+    __bss_end__ = _ebss;
+  } >RAM
+
+  /* User_heap_stack section, used to check that there is enough "RAM" Ram  type memory left */
+  ._user_heap_stack :
+  {
+    . = ALIGN(8);
+    PROVIDE ( end = . );
+    PROVIDE ( _end = . );
+    . = . + _Min_Heap_Size;
+    . = . + _Min_Stack_Size;
+    . = ALIGN(8);
+  } >RAM
+
+  /* Remove information from the compiler libraries */
+  /DISCARD/ :
+  {
+    libc.a ( * )
+    libm.a ( * )
+    libgcc.a ( * )
+  }
+
+  .ARM.attributes 0 : { *(.ARM.attributes) }
+}
diff --git a/code/suntrack_plugcontrol_STM32/light_tracking_NEW Debug.launch b/code/suntrack_plugcontrol_STM32/light_tracking_NEW Debug.launch
new file mode 100644
index 0000000..759db2c
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/light_tracking_NEW Debug.launch	
@@ -0,0 +1,85 @@
+<?xml version="1.0" encoding="UTF-8" standalone="no"?>
+<launchConfiguration type="com.st.stm32cube.ide.mcu.debug.launch.launchConfigurationType">
+    <stringAttribute key="com.st.stm32cube.ide.mcu.debug.launch.access_port_id" value="0"/>
+    <stringAttribute key="com.st.stm32cube.ide.mcu.debug.launch.cubeprog_external_loaders" value="[]"/>
+    <booleanAttribute key="com.st.stm32cube.ide.mcu.debug.launch.debug_auth__pwd_enable" value="false"/>
+    <stringAttribute key="com.st.stm32cube.ide.mcu.debug.launch.debug_auth_certif_path" value=""/>
+    <booleanAttribute key="com.st.stm32cube.ide.mcu.debug.launch.debug_auth_check_enable" value="false"/>
+    <stringAttribute key="com.st.stm32cube.ide.mcu.debug.launch.debug_auth_key_path" value=""/>
+    <stringAttribute key="com.st.stm32cube.ide.mcu.debug.launch.debug_auth_permission" value=""/>
+    <stringAttribute key="com.st.stm32cube.ide.mcu.debug.launch.debug_auth_pwd_file" value=""/>
+    <booleanAttribute key="com.st.stm32cube.ide.mcu.debug.launch.enable_live_expr" value="true"/>
+    <booleanAttribute key="com.st.stm32cube.ide.mcu.debug.launch.enable_swv" value="false"/>
+    <intAttribute key="com.st.stm32cube.ide.mcu.debug.launch.formatVersion" value="2"/>
+    <booleanAttribute key="com.st.stm32cube.ide.mcu.debug.launch.incremental_flashing" value="false"/>
+    <stringAttribute key="com.st.stm32cube.ide.mcu.debug.launch.ip_address_local" value="localhost"/>
+    <booleanAttribute key="com.st.stm32cube.ide.mcu.debug.launch.limit_swo_clock.enabled" value="false"/>
+    <stringAttribute key="com.st.stm32cube.ide.mcu.debug.launch.limit_swo_clock.value" value=""/>
+    <stringAttribute key="com.st.stm32cube.ide.mcu.debug.launch.loadList" value="{&quot;fItems&quot;:[{&quot;fIsFromMainTab&quot;:true,&quot;fPath&quot;:&quot;Debug/light_tracking_NEW.elf&quot;,&quot;fProjectName&quot;:&quot;light_tracking_NEW&quot;,&quot;fPerformBuild&quot;:true,&quot;fDownload&quot;:true,&quot;fLoadSymbols&quot;:true}]}"/>
+    <stringAttribute key="com.st.stm32cube.ide.mcu.debug.launch.override_start_address_mode" value="default"/>
+    <stringAttribute key="com.st.stm32cube.ide.mcu.debug.launch.remoteCommand" value="target remote"/>
+    <booleanAttribute key="com.st.stm32cube.ide.mcu.debug.launch.startServer" value="true"/>
+    <booleanAttribute key="com.st.stm32cube.ide.mcu.debug.launch.startuptab.exception.divby0" value="true"/>
+    <booleanAttribute key="com.st.stm32cube.ide.mcu.debug.launch.startuptab.exception.unaligned" value="false"/>
+    <booleanAttribute key="com.st.stm32cube.ide.mcu.debug.launch.startuptab.haltonexception" value="true"/>
+    <booleanAttribute key="com.st.stm32cube.ide.mcu.debug.launch.swd_mode" value="true"/>
+    <stringAttribute key="com.st.stm32cube.ide.mcu.debug.launch.swv_port" value="61235"/>
+    <stringAttribute key="com.st.stm32cube.ide.mcu.debug.launch.swv_trace_hclk" value="84000000"/>
+    <booleanAttribute key="com.st.stm32cube.ide.mcu.debug.launch.useRemoteTarget" value="true"/>
+    <stringAttribute key="com.st.stm32cube.ide.mcu.debug.launch.vector_table" value=""/>
+    <booleanAttribute key="com.st.stm32cube.ide.mcu.debug.launch.verify_flash_download" value="true"/>
+    <booleanAttribute key="com.st.stm32cube.ide.mcu.debug.stlink.cti_allow_halt" value="false"/>
+    <booleanAttribute key="com.st.stm32cube.ide.mcu.debug.stlink.cti_signal_halt" value="false"/>
+    <booleanAttribute key="com.st.stm32cube.ide.mcu.debug.stlink.enable_logging" value="false"/>
+    <booleanAttribute key="com.st.stm32cube.ide.mcu.debug.stlink.enable_max_halt_delay" value="false"/>
+    <booleanAttribute key="com.st.stm32cube.ide.mcu.debug.stlink.enable_shared_stlink" value="false"/>
+    <stringAttribute key="com.st.stm32cube.ide.mcu.debug.stlink.frequency" value="0"/>
+    <booleanAttribute key="com.st.stm32cube.ide.mcu.debug.stlink.halt_all_on_reset" value="false"/>
+    <stringAttribute key="com.st.stm32cube.ide.mcu.debug.stlink.log_file" value="C:\Users\KCCISTC\Documents\cubemx\light_tracking_NEW\Debug\st-link_gdbserver_log.txt"/>
+    <stringAttribute key="com.st.stm32cube.ide.mcu.debug.stlink.low_power_debug" value="enable"/>
+    <stringAttribute key="com.st.stm32cube.ide.mcu.debug.stlink.max_halt_delay" value="2"/>
+    <stringAttribute key="com.st.stm32cube.ide.mcu.debug.stlink.reset_strategy" value="connect_under_reset"/>
+    <booleanAttribute key="com.st.stm32cube.ide.mcu.debug.stlink.stlink_check_serial_number" value="false"/>
+    <stringAttribute key="com.st.stm32cube.ide.mcu.debug.stlink.stlink_txt_serial_number" value=""/>
+    <stringAttribute key="com.st.stm32cube.ide.mcu.debug.stlink.watchdog_config" value="none"/>
+    <booleanAttribute key="com.st.stm32cube.ide.mcu.debug.stlinkenable_rtos" value="false"/>
+    <stringAttribute key="com.st.stm32cube.ide.mcu.debug.stlinkrestart_configurations" value="{&quot;fVersion&quot;:1,&quot;fItems&quot;:[{&quot;fDisplayName&quot;:&quot;Reset&quot;,&quot;fIsSuppressible&quot;:false,&quot;fResetAttribute&quot;:&quot;Software system reset&quot;,&quot;fResetStrategies&quot;:[{&quot;fDisplayName&quot;:&quot;Software system reset&quot;,&quot;fLaunchAttribute&quot;:&quot;system_reset&quot;,&quot;fGdbCommands&quot;:[&quot;monitor reset\r\n&quot;],&quot;fCmdOptions&quot;:[&quot;-g&quot;]},{&quot;fDisplayName&quot;:&quot;Hardware reset&quot;,&quot;fLaunchAttribute&quot;:&quot;hardware_reset&quot;,&quot;fGdbCommands&quot;:[&quot;monitor reset hardware\r\n&quot;],&quot;fCmdOptions&quot;:[&quot;-g&quot;]},{&quot;fDisplayName&quot;:&quot;Core reset&quot;,&quot;fLaunchAttribute&quot;:&quot;core_reset&quot;,&quot;fGdbCommands&quot;:[&quot;monitor reset core\r\n&quot;],&quot;fCmdOptions&quot;:[&quot;-g&quot;]},{&quot;fDisplayName&quot;:&quot;None&quot;,&quot;fLaunchAttribute&quot;:&quot;no_reset&quot;,&quot;fGdbCommands&quot;:[],&quot;fCmdOptions&quot;:[&quot;-g&quot;]}],&quot;fGdbCommandGroup&quot;:{&quot;name&quot;:&quot;Additional commands&quot;,&quot;commands&quot;:[]},&quot;fStartApplication&quot;:true}]}"/>
+    <booleanAttribute key="com.st.stm32cube.ide.mcu.rtosproxy.enableRtosProxy" value="false"/>
+    <stringAttribute key="com.st.stm32cube.ide.mcu.rtosproxy.rtosProxyCustomProperties" value=""/>
+    <stringAttribute key="com.st.stm32cube.ide.mcu.rtosproxy.rtosProxyDriver" value="threadx"/>
+    <booleanAttribute key="com.st.stm32cube.ide.mcu.rtosproxy.rtosProxyDriverAuto" value="false"/>
+    <stringAttribute key="com.st.stm32cube.ide.mcu.rtosproxy.rtosProxyDriverPort" value="cortex_m0"/>
+    <intAttribute key="com.st.stm32cube.ide.mcu.rtosproxy.rtosProxyPort" value="60000"/>
+    <booleanAttribute key="org.eclipse.cdt.debug.gdbjtag.core.doHalt" value="false"/>
+    <booleanAttribute key="org.eclipse.cdt.debug.gdbjtag.core.doReset" value="false"/>
+    <stringAttribute key="org.eclipse.cdt.debug.gdbjtag.core.initCommands" value=""/>
+    <stringAttribute key="org.eclipse.cdt.debug.gdbjtag.core.ipAddress" value="localhost"/>
+    <stringAttribute key="org.eclipse.cdt.debug.gdbjtag.core.jtagDeviceId" value="com.st.stm32cube.ide.mcu.debug.stlink"/>
+    <stringAttribute key="org.eclipse.cdt.debug.gdbjtag.core.pcRegister" value=""/>
+    <intAttribute key="org.eclipse.cdt.debug.gdbjtag.core.portNumber" value="61234"/>
+    <stringAttribute key="org.eclipse.cdt.debug.gdbjtag.core.runCommands" value=""/>
+    <booleanAttribute key="org.eclipse.cdt.debug.gdbjtag.core.setPcRegister" value="false"/>
+    <booleanAttribute key="org.eclipse.cdt.debug.gdbjtag.core.setResume" value="true"/>
+    <booleanAttribute key="org.eclipse.cdt.debug.gdbjtag.core.setStopAt" value="true"/>
+    <stringAttribute key="org.eclipse.cdt.debug.gdbjtag.core.stopAt" value="main"/>
+    <stringAttribute key="org.eclipse.cdt.dsf.gdb.DEBUG_NAME" value="arm-none-eabi-gdb"/>
+    <booleanAttribute key="org.eclipse.cdt.dsf.gdb.NON_STOP" value="false"/>
+    <booleanAttribute key="org.eclipse.cdt.dsf.gdb.UPDATE_THREADLIST_ON_SUSPEND" value="false"/>
+    <intAttribute key="org.eclipse.cdt.launch.ATTR_BUILD_BEFORE_LAUNCH_ATTR" value="2"/>
+    <stringAttribute key="org.eclipse.cdt.launch.COREFILE_PATH" value=""/>
+    <stringAttribute key="org.eclipse.cdt.launch.DEBUGGER_START_MODE" value="remote"/>
+    <booleanAttribute key="org.eclipse.cdt.launch.DEBUGGER_STOP_AT_MAIN" value="true"/>
+    <stringAttribute key="org.eclipse.cdt.launch.DEBUGGER_STOP_AT_MAIN_SYMBOL" value="main"/>
+    <stringAttribute key="org.eclipse.cdt.launch.PROGRAM_NAME" value="Debug/light_tracking_NEW.elf"/>
+    <stringAttribute key="org.eclipse.cdt.launch.PROJECT_ATTR" value="light_tracking_NEW"/>
+    <booleanAttribute key="org.eclipse.cdt.launch.PROJECT_BUILD_CONFIG_AUTO_ATTR" value="true"/>
+    <stringAttribute key="org.eclipse.cdt.launch.PROJECT_BUILD_CONFIG_ID_ATTR" value="com.st.stm32cube.ide.mcu.gnu.managedbuild.config.exe.debug.1467214472"/>
+    <booleanAttribute key="org.eclipse.debug.core.ATTR_FORCE_SYSTEM_CONSOLE_ENCODING" value="false"/>
+    <listAttribute key="org.eclipse.debug.core.MAPPED_RESOURCE_PATHS">
+        <listEntry value="/light_tracking_NEW"/>
+    </listAttribute>
+    <listAttribute key="org.eclipse.debug.core.MAPPED_RESOURCE_TYPES">
+        <listEntry value="4"/>
+    </listAttribute>
+    <stringAttribute key="process_factory_id" value="com.st.stm32cube.ide.mcu.debug.launch.HardwareDebugProcessFactory"/>
+</launchConfiguration>
diff --git a/code/suntrack_plugcontrol_STM32/light_tracking_NEW.ioc b/code/suntrack_plugcontrol_STM32/light_tracking_NEW.ioc
new file mode 100644
index 0000000..d3f6f7e
--- /dev/null
+++ b/code/suntrack_plugcontrol_STM32/light_tracking_NEW.ioc
@@ -0,0 +1,296 @@
+#MicroXplorer Configuration settings - do not modify
+ADC1.Channel-0\#ChannelRegularConversion=ADC_CHANNEL_0
+ADC1.Channel-1\#ChannelRegularConversion=ADC_CHANNEL_1
+ADC1.Channel-2\#ChannelRegularConversion=ADC_CHANNEL_4
+ADC1.Channel-3\#ChannelRegularConversion=ADC_CHANNEL_6
+ADC1.Channel-4\#ChannelRegularConversion=ADC_CHANNEL_7
+ADC1.Channel-5\#ChannelRegularConversion=ADC_CHANNEL_8
+ADC1.Channel-6\#ChannelRegularConversion=ADC_CHANNEL_9
+ADC1.Channel-7\#ChannelRegularConversion=ADC_CHANNEL_14
+ADC1.Channel-8\#ChannelRegularConversion=ADC_CHANNEL_15
+ADC1.ContinuousConvMode=ENABLE
+ADC1.DMAContinuousRequests=ENABLE
+ADC1.IPParameters=Rank-0\#ChannelRegularConversion,Channel-0\#ChannelRegularConversion,SamplingTime-0\#ChannelRegularConversion,NbrOfConversionFlag,master,ScanConvMode,ContinuousConvMode,DMAContinuousRequests,Rank-1\#ChannelRegularConversion,Channel-1\#ChannelRegularConversion,SamplingTime-1\#ChannelRegularConversion,Rank-2\#ChannelRegularConversion,Channel-2\#ChannelRegularConversion,SamplingTime-2\#ChannelRegularConversion,Rank-3\#ChannelRegularConversion,Channel-3\#ChannelRegularConversion,SamplingTime-3\#ChannelRegularConversion,Rank-4\#ChannelRegularConversion,Channel-4\#ChannelRegularConversion,SamplingTime-4\#ChannelRegularConversion,Rank-5\#ChannelRegularConversion,Channel-5\#ChannelRegularConversion,SamplingTime-5\#ChannelRegularConversion,Rank-6\#ChannelRegularConversion,Channel-6\#ChannelRegularConversion,SamplingTime-6\#ChannelRegularConversion,Rank-7\#ChannelRegularConversion,Channel-7\#ChannelRegularConversion,SamplingTime-7\#ChannelRegularConversion,Rank-8\#ChannelRegularConversion,Channel-8\#ChannelRegularConversion,SamplingTime-8\#ChannelRegularConversion,NbrOfConversion
+ADC1.NbrOfConversion=9
+ADC1.NbrOfConversionFlag=1
+ADC1.Rank-0\#ChannelRegularConversion=1
+ADC1.Rank-1\#ChannelRegularConversion=2
+ADC1.Rank-2\#ChannelRegularConversion=3
+ADC1.Rank-3\#ChannelRegularConversion=4
+ADC1.Rank-4\#ChannelRegularConversion=5
+ADC1.Rank-5\#ChannelRegularConversion=6
+ADC1.Rank-6\#ChannelRegularConversion=7
+ADC1.Rank-7\#ChannelRegularConversion=8
+ADC1.Rank-8\#ChannelRegularConversion=9
+ADC1.SamplingTime-0\#ChannelRegularConversion=ADC_SAMPLETIME_480CYCLES
+ADC1.SamplingTime-1\#ChannelRegularConversion=ADC_SAMPLETIME_480CYCLES
+ADC1.SamplingTime-2\#ChannelRegularConversion=ADC_SAMPLETIME_480CYCLES
+ADC1.SamplingTime-3\#ChannelRegularConversion=ADC_SAMPLETIME_480CYCLES
+ADC1.SamplingTime-4\#ChannelRegularConversion=ADC_SAMPLETIME_480CYCLES
+ADC1.SamplingTime-5\#ChannelRegularConversion=ADC_SAMPLETIME_480CYCLES
+ADC1.SamplingTime-6\#ChannelRegularConversion=ADC_SAMPLETIME_480CYCLES
+ADC1.SamplingTime-7\#ChannelRegularConversion=ADC_SAMPLETIME_480CYCLES
+ADC1.SamplingTime-8\#ChannelRegularConversion=ADC_SAMPLETIME_480CYCLES
+ADC1.ScanConvMode=ENABLE
+ADC1.master=1
+CAD.formats=
+CAD.pinconfig=
+CAD.provider=
+Dma.ADC1.0.Direction=DMA_PERIPH_TO_MEMORY
+Dma.ADC1.0.FIFOMode=DMA_FIFOMODE_DISABLE
+Dma.ADC1.0.Instance=DMA2_Stream0
+Dma.ADC1.0.MemDataAlignment=DMA_MDATAALIGN_HALFWORD
+Dma.ADC1.0.MemInc=DMA_MINC_ENABLE
+Dma.ADC1.0.Mode=DMA_CIRCULAR
+Dma.ADC1.0.PeriphDataAlignment=DMA_PDATAALIGN_HALFWORD
+Dma.ADC1.0.PeriphInc=DMA_PINC_DISABLE
+Dma.ADC1.0.Priority=DMA_PRIORITY_LOW
+Dma.ADC1.0.RequestParameters=Instance,Direction,PeriphInc,MemInc,PeriphDataAlignment,MemDataAlignment,Mode,Priority,FIFOMode
+Dma.Request0=ADC1
+Dma.RequestsNb=1
+File.Version=6
+GPIO.groupedBy=Group By Peripherals
+KeepUserPlacement=false
+Mcu.CPN=STM32F411RET6
+Mcu.Family=STM32F4
+Mcu.IP0=ADC1
+Mcu.IP1=DMA
+Mcu.IP2=NVIC
+Mcu.IP3=RCC
+Mcu.IP4=SYS
+Mcu.IP5=TIM3
+Mcu.IP6=TIM4
+Mcu.IP7=USART2
+Mcu.IP8=USART6
+Mcu.IPNb=9
+Mcu.Name=STM32F411R(C-E)Tx
+Mcu.Package=LQFP64
+Mcu.Pin0=PC13-ANTI_TAMP
+Mcu.Pin1=PC14-OSC32_IN
+Mcu.Pin10=PA1
+Mcu.Pin11=PA2
+Mcu.Pin12=PA3
+Mcu.Pin13=PA4
+Mcu.Pin14=PA6
+Mcu.Pin15=PA7
+Mcu.Pin16=PC4
+Mcu.Pin17=PC5
+Mcu.Pin18=PB0
+Mcu.Pin19=PB1
+Mcu.Pin2=PC15-OSC32_OUT
+Mcu.Pin20=PC6
+Mcu.Pin21=PC7
+Mcu.Pin22=PA13
+Mcu.Pin23=PA14
+Mcu.Pin24=PB3
+Mcu.Pin25=VP_SYS_VS_Systick
+Mcu.Pin26=VP_TIM3_VS_ClockSourceINT
+Mcu.Pin27=VP_TIM4_VS_ClockSourceINT
+Mcu.Pin3=PH0 - OSC_IN
+Mcu.Pin4=PH1 - OSC_OUT
+Mcu.Pin5=PC0
+Mcu.Pin6=PC1
+Mcu.Pin7=PC2
+Mcu.Pin8=PC3
+Mcu.Pin9=PA0-WKUP
+Mcu.PinsNb=28
+Mcu.ThirdPartyNb=0
+Mcu.UserConstants=
+Mcu.UserName=STM32F411RETx
+MxCube.Version=6.15.0
+MxDb.Version=DB.6.0.150
+NVIC.BusFault_IRQn=true\:0\:0\:false\:false\:true\:true\:false\:false
+NVIC.DMA2_Stream0_IRQn=true\:0\:0\:false\:false\:true\:false\:true\:true
+NVIC.DebugMonitor_IRQn=true\:0\:0\:false\:false\:true\:true\:false\:false
+NVIC.ForceEnableDMAVector=true
+NVIC.HardFault_IRQn=true\:0\:0\:false\:false\:true\:true\:false\:false
+NVIC.MemoryManagement_IRQn=true\:0\:0\:false\:false\:true\:true\:false\:false
+NVIC.NonMaskableInt_IRQn=true\:0\:0\:false\:false\:true\:true\:false\:false
+NVIC.PendSV_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
+NVIC.PriorityGroup=NVIC_PRIORITYGROUP_0
+NVIC.SVCall_IRQn=true\:0\:0\:false\:false\:true\:false\:false\:false
+NVIC.SysTick_IRQn=true\:0\:0\:true\:false\:true\:true\:true\:false
+NVIC.TIM3_IRQn=true\:0\:0\:false\:false\:true\:true\:true\:true
+NVIC.TIM4_IRQn=true\:0\:0\:false\:false\:true\:true\:true\:true
+NVIC.USART2_IRQn=true\:0\:0\:false\:false\:true\:true\:true\:true
+NVIC.USART6_IRQn=true\:0\:0\:false\:false\:true\:true\:true\:true
+NVIC.UsageFault_IRQn=true\:0\:0\:false\:false\:true\:true\:false\:false
+PA0-WKUP.Locked=true
+PA0-WKUP.Signal=ADCx_IN0
+PA1.Locked=true
+PA1.Signal=ADCx_IN1
+PA13.GPIOParameters=GPIO_Label
+PA13.GPIO_Label=TMS
+PA13.Locked=true
+PA13.Mode=Serial_Wire
+PA13.Signal=SYS_JTMS-SWDIO
+PA14.GPIOParameters=GPIO_Label
+PA14.GPIO_Label=TCK
+PA14.Locked=true
+PA14.Mode=Serial_Wire
+PA14.Signal=SYS_JTCK-SWCLK
+PA2.GPIOParameters=GPIO_Label
+PA2.GPIO_Label=USART_TX
+PA2.Locked=true
+PA2.Mode=Asynchronous
+PA2.Signal=USART2_TX
+PA3.GPIOParameters=GPIO_Label
+PA3.GPIO_Label=USART_RX
+PA3.Locked=true
+PA3.Mode=Asynchronous
+PA3.Signal=USART2_RX
+PA4.Locked=true
+PA4.Signal=ADCx_IN4
+PA6.Locked=true
+PA6.Signal=ADCx_IN6
+PA7.Locked=true
+PA7.Signal=ADCx_IN7
+PB0.Locked=true
+PB0.Signal=ADCx_IN8
+PB1.Locked=true
+PB1.Signal=ADCx_IN9
+PB3.GPIOParameters=GPIO_Label
+PB3.GPIO_Label=SWO
+PB3.Locked=true
+PB3.Signal=SYS_JTDO-SWO
+PC0.Locked=true
+PC0.Signal=GPIO_Output
+PC1.Locked=true
+PC1.Signal=GPIO_Output
+PC13-ANTI_TAMP.GPIOParameters=GPIO_Label,GPIO_ModeDefaultEXTI
+PC13-ANTI_TAMP.GPIO_Label=B1 [Blue PushButton]
+PC13-ANTI_TAMP.GPIO_ModeDefaultEXTI=GPIO_MODE_IT_FALLING
+PC13-ANTI_TAMP.Locked=true
+PC13-ANTI_TAMP.Signal=GPXTI13
+PC14-OSC32_IN.Locked=true
+PC14-OSC32_IN.Mode=LSE-External-Oscillator
+PC14-OSC32_IN.Signal=RCC_OSC32_IN
+PC15-OSC32_OUT.Locked=true
+PC15-OSC32_OUT.Mode=LSE-External-Oscillator
+PC15-OSC32_OUT.Signal=RCC_OSC32_OUT
+PC2.Locked=true
+PC2.Signal=GPIO_Output
+PC3.Locked=true
+PC3.Signal=GPIO_Output
+PC4.Locked=true
+PC4.Signal=ADCx_IN14
+PC5.Locked=true
+PC5.Signal=ADCx_IN15
+PC6.Mode=Asynchronous
+PC6.Signal=USART6_TX
+PC7.Mode=Asynchronous
+PC7.Signal=USART6_RX
+PH0\ -\ OSC_IN.Locked=true
+PH0\ -\ OSC_IN.Mode=HSE-External-Clock-Source
+PH0\ -\ OSC_IN.Signal=RCC_OSC_IN
+PH1\ -\ OSC_OUT.Locked=true
+PH1\ -\ OSC_OUT.Mode=HSE-External-Clock-Source
+PH1\ -\ OSC_OUT.Signal=RCC_OSC_OUT
+PinOutPanel.RotationAngle=0
+ProjectManager.AskForMigrate=true
+ProjectManager.BackupPrevious=false
+ProjectManager.CompilerLinker=GCC
+ProjectManager.CompilerOptimize=6
+ProjectManager.ComputerToolchain=false
+ProjectManager.CoupleFile=false
+ProjectManager.CustomerFirmwarePackage=
+ProjectManager.DefaultFWLocation=true
+ProjectManager.DeletePrevious=true
+ProjectManager.DeviceId=STM32F411RETx
+ProjectManager.FirmwarePackage=STM32Cube FW_F4 V1.28.2
+ProjectManager.FreePins=false
+ProjectManager.HalAssertFull=false
+ProjectManager.HeapSize=0x200
+ProjectManager.KeepUserCode=true
+ProjectManager.LastFirmware=true
+ProjectManager.LibraryCopy=1
+ProjectManager.MainLocation=Core/Src
+ProjectManager.NoMain=false
+ProjectManager.PreviousToolchain=STM32CubeIDE
+ProjectManager.ProjectBuild=false
+ProjectManager.ProjectFileName=light_tracking_NEW.ioc
+ProjectManager.ProjectName=light_tracking_NEW
+ProjectManager.ProjectStructure=
+ProjectManager.RegisterCallBack=
+ProjectManager.StackSize=0x400
+ProjectManager.TargetToolchain=STM32CubeIDE
+ProjectManager.ToolChainLocation=
+ProjectManager.UAScriptAfterPath=
+ProjectManager.UAScriptBeforePath=
+ProjectManager.UnderRoot=true
+ProjectManager.functionlistsort=1-SystemClock_Config-RCC-false-HAL-false,2-MX_GPIO_Init-GPIO-false-HAL-true,3-MX_DMA_Init-DMA-false-HAL-true,4-MX_USART2_UART_Init-USART2-false-HAL-true,5-MX_USART6_UART_Init-USART6-false-HAL-true,6-MX_TIM3_Init-TIM3-false-HAL-true,7-MX_ADC1_Init-ADC1-false-HAL-true,8-MX_TIM4_Init-TIM4-false-HAL-true
+RCC.48MHZClocksFreq_Value=84000000
+RCC.AHBFreq_Value=84000000
+RCC.APB1CLKDivider=RCC_HCLK_DIV2
+RCC.APB1Freq_Value=42000000
+RCC.APB1TimFreq_Value=84000000
+RCC.APB2Freq_Value=84000000
+RCC.APB2TimFreq_Value=84000000
+RCC.CortexFreq_Value=84000000
+RCC.EthernetFreq_Value=84000000
+RCC.FCLKCortexFreq_Value=84000000
+RCC.FLatency-AdvancedSettings=FLASH_LATENCY_2
+RCC.FamilyName=M
+RCC.HCLKFreq_Value=84000000
+RCC.HSE_VALUE=8000000
+RCC.HSI_VALUE=16000000
+RCC.I2SClocksFreq_Value=48000000
+RCC.IPParameters=48MHZClocksFreq_Value,AHBFreq_Value,APB1CLKDivider,APB1Freq_Value,APB1TimFreq_Value,APB2Freq_Value,APB2TimFreq_Value,CortexFreq_Value,EthernetFreq_Value,FCLKCortexFreq_Value,FLatency-AdvancedSettings,FamilyName,HCLKFreq_Value,HSE_VALUE,HSI_VALUE,I2SClocksFreq_Value,LSI_VALUE,MCO2PinFreq_Value,PLLCLKFreq_Value,PLLM,PLLN,PLLP,PLLQCLKFreq_Value,PLLSourceVirtual,RTCFreq_Value,RTCHSEDivFreq_Value,SYSCLKFreq_VALUE,SYSCLKSource,VCOI2SOutputFreq_Value,VCOInputFreq_Value,VCOInputMFreq_Value,VCOOutputFreq_Value,VcooutputI2S
+RCC.LSI_VALUE=32000
+RCC.MCO2PinFreq_Value=84000000
+RCC.PLLCLKFreq_Value=84000000
+RCC.PLLM=8
+RCC.PLLN=336
+RCC.PLLP=RCC_PLLP_DIV4
+RCC.PLLQCLKFreq_Value=84000000
+RCC.PLLSourceVirtual=RCC_PLLSOURCE_HSE
+RCC.RTCFreq_Value=32000
+RCC.RTCHSEDivFreq_Value=4000000
+RCC.SYSCLKFreq_VALUE=84000000
+RCC.SYSCLKSource=RCC_SYSCLKSOURCE_PLLCLK
+RCC.VCOI2SOutputFreq_Value=96000000
+RCC.VCOInputFreq_Value=1000000
+RCC.VCOInputMFreq_Value=500000
+RCC.VCOOutputFreq_Value=336000000
+RCC.VcooutputI2S=48000000
+SH.ADCx_IN0.0=ADC1_IN0,IN0
+SH.ADCx_IN0.ConfNb=1
+SH.ADCx_IN1.0=ADC1_IN1,IN1
+SH.ADCx_IN1.ConfNb=1
+SH.ADCx_IN14.0=ADC1_IN14,IN14
+SH.ADCx_IN14.ConfNb=1
+SH.ADCx_IN15.0=ADC1_IN15,IN15
+SH.ADCx_IN15.ConfNb=1
+SH.ADCx_IN4.0=ADC1_IN4,IN4
+SH.ADCx_IN4.ConfNb=1
+SH.ADCx_IN6.0=ADC1_IN6,IN6
+SH.ADCx_IN6.ConfNb=1
+SH.ADCx_IN7.0=ADC1_IN7,IN7
+SH.ADCx_IN7.ConfNb=1
+SH.ADCx_IN8.0=ADC1_IN8,IN8
+SH.ADCx_IN8.ConfNb=1
+SH.ADCx_IN9.0=ADC1_IN9,IN9
+SH.ADCx_IN9.ConfNb=1
+SH.GPXTI13.0=GPIO_EXTI13
+SH.GPXTI13.ConfNb=1
+TIM3.AutoReloadPreload=TIM_AUTORELOAD_PRELOAD_ENABLE
+TIM3.IPParameters=Prescaler,Period,AutoReloadPreload
+TIM3.Period=1000-1
+TIM3.Prescaler=84-1
+TIM4.AutoReloadPreload=TIM_AUTORELOAD_PRELOAD_ENABLE
+TIM4.IPParameters=Prescaler,Period,AutoReloadPreload
+TIM4.Period=19
+TIM4.Prescaler=8399
+USART2.IPParameters=VirtualMode
+USART2.VirtualMode=VM_ASYNC
+USART6.BaudRate=38400
+USART6.IPParameters=VirtualMode,BaudRate
+USART6.VirtualMode=VM_ASYNC
+VP_SYS_VS_Systick.Mode=SysTick
+VP_SYS_VS_Systick.Signal=SYS_VS_Systick
+VP_TIM3_VS_ClockSourceINT.Mode=Internal
+VP_TIM3_VS_ClockSourceINT.Signal=TIM3_VS_ClockSourceINT
+VP_TIM4_VS_ClockSourceINT.Mode=Internal
+VP_TIM4_VS_ClockSourceINT.Signal=TIM4_VS_ClockSourceINT
+board=NUCLEO-F411RE
+boardIOC=true
diff --git a/code/suntrack_plugcontrol_arduino.ino b/code/suntrack_plugcontrol_arduino.ino
new file mode 100644
index 0000000..e5bf5ba
--- /dev/null
+++ b/code/suntrack_plugcontrol_arduino.ino
@@ -0,0 +1,180 @@
+/*
+  blue test: 
+  http://www.kccistc.net/
+  작성일 : 2024.03.22
+  작성자 : IoT 임베디드 KSH
+*/
+#include <SoftwareSerial.h>
+#include <LiquidCrystal_I2C.h>
+
+LiquidCrystal_I2C lcd(0x27, 16, 2);
+
+#define DEBUG
+#define RELAY1_PIN 7
+#define RELAY2_PIN 8
+#define LED_BUILTIN_PIN 13
+
+#define ARR_CNT 10
+#define CMD_SIZE 60
+
+char lcdLine1[17] = " SOLAR.P SYSTEM ";
+char lcdLine2[17] = "";
+
+char sendBuf[CMD_SIZE];
+char recvId[10] = "LT_SQL";  // SQL 저장 클라이이언트 ID
+
+bool plug1State = false;  // plug1의 현재 상태 (on/off)
+bool plug2State = false;  // plug2의 현재 상태 (on/off)
+
+int pos = 0;        // pos 변수 (정수형)
+float solar = 0.0;  // solar 변수 (실수형)
+
+unsigned long previousMillis = 0;
+const long interval = 2000;  // 2초 간격
+
+bool timerIsrFlag = false;
+int getSensorTime;
+bool updatTimeFlag = false;
+
+SoftwareSerial BTSerial(10, 11);  // RX ==>BT:TXD, TX ==> BT:RXD
+
+void lcdDisplay(int x, int y, char* str);
+
+void setup() {
+#ifdef DEBUG
+  Serial.begin(115200);
+  Serial.println("setup() start!");
+#endif
+
+  lcd.init();
+  lcd.backlight();
+  lcdDisplay(0, 0, lcdLine1);
+  lcdDisplay(0, 1, lcdLine2);
+
+  pinMode(LED_BUILTIN_PIN, OUTPUT);
+  pinMode(RELAY1_PIN, OUTPUT);
+  pinMode(RELAY2_PIN, OUTPUT);
+  digitalWrite(RELAY1_PIN, LOW);  // 릴레이 기본 상태 OFF
+  digitalWrite(RELAY2_PIN, LOW);  // 릴레이 기본 상태 OFF
+
+  BTSerial.begin(9600);  // set the data rate for the SoftwareSerial port
+
+  sprintf(sendBuf, "[LT_SQL]SETDB@PLUG1@OFF@RGB_AND\n");
+  BTSerial.write(sendBuf);
+  delay(1000);
+  sprintf(sendBuf, "[LT_SQL]SETDB@PLUG2@OFF@RGB_AND\n");
+  BTSerial.write(sendBuf);
+}
+
+void loop() {
+  unsigned long currentMillis = millis();
+
+  if (currentMillis - previousMillis >= interval) {
+    previousMillis = currentMillis;
+
+    // pos 요청
+    sprintf(sendBuf, "[LT_SQL]GETDB@KCCI\n");
+    BTSerial.write(sendBuf);
+  }
+
+  if (BTSerial.available())
+    bluetoothEvent();
+
+  // LCD에 릴레이 상태 출력
+  sprintf(lcdLine2, "P1:%s P2:%s", plug1State ? "ON " : "OFF", plug2State ? "ON " : "OFF");
+  lcdDisplay(0, 1, lcdLine2);
+}
+
+void bluetoothEvent() {
+  int i = 0;
+  char* pToken;
+  char* pArray[ARR_CNT] = { 0 };
+  char recvBuf[CMD_SIZE] = { 0 };
+  int len = 0;
+
+#ifdef DEBUG
+  Serial.print("Received raw BT data: ");
+  Serial.println(recvBuf);
+#endif
+  if (BTSerial.available()) {
+    len = BTSerial.readBytesUntil('\n', recvBuf, sizeof(recvBuf) - 1);
+    recvBuf[len] = '\0';
+    pToken = strtok(recvBuf, "[@]");
+    while (pToken != NULL) {
+      pArray[i] = pToken;
+      if (++i >= ARR_CNT)
+        break;
+      pToken = strtok(NULL, "[@]");
+    }
+  }
+  char posStr[10];
+  char solStr[10];
+  // 응답 예시: [LT_SQL]@KCCI@Pos@BL@Solar@4.350
+  if (i >= 4 && strcmp(pArray[1], "GETDB") == 0) {
+    strncpy(posStr, pArray[4], sizeof(posStr) - 1);
+    posStr[sizeof(posStr) - 1] = '\0';
+    strncpy(solStr, pArray[6], sizeof(solStr) - 1);
+
+    sprintf(lcdLine1, "POS:%s SOL:%s", posStr, solStr);
+    lcdDisplay(0, 0, lcdLine1);
+  }
+
+  //recvBuf : [XXX_BTM]LED@ON
+  //pArray[0] = "XXX_LIN"   : 송신자 ID
+  //pArray[1] = "LED"
+  //pArray[2] = "ON"
+  //pArray[3] = 0x0
+  /*if ((strlen(pArray[1]) + strlen(pArray[2])) < 16) {
+    sprintf(lcdLine2, "%s %s", pArray[1], pArray[2]);
+    lcdDisplay(0, 1, lcdLine2);
+  }*/
+
+  if (!strcmp(pArray[0], "LT_ARD")) {
+    return;
+  }
+
+ if (!strcmp(pArray[1], "PLUG1")) {
+    Serial.println("PLUG1 command recognized");
+    if (!strcmp(pArray[2], "ON")) {
+      digitalWrite(RELAY1_PIN, HIGH);
+      plug1State = true;
+    }
+    else if (!strcmp(pArray[2], "OFF")) {
+      digitalWrite(RELAY1_PIN, LOW);
+      plug1State = false;
+    }
+    sprintf(sendBuf, "[LT_SQL]SETDB@%s@%s@%s\n", pArray[1], plug1State ? "ON" : "OFF", pArray[0]);
+    BTSerial.write(sendBuf);
+
+  } else if (!strcmp(pArray[1], "PLUG2")) {
+    Serial.println("PLUG2 command recognized");
+    if (!strcmp(pArray[2], "ON")) {
+      digitalWrite(RELAY2_PIN, HIGH);
+      plug2State = true;
+
+    } else if (!strcmp(pArray[2], "OFF")) {
+      digitalWrite(RELAY2_PIN, LOW);
+      plug2State = false;
+    }
+    sprintf(sendBuf, "[LT_SQL]SETDB@%s@%s@%s\n", pArray[1], plug2State ? "ON" : "OFF", pArray[0]);
+    BTSerial.write(sendBuf);
+  }
+/*
+  else if (!strcmp(pArray[1], "GETSTATE")) {
+    if (pArray[2] == NULL) {
+      getSensorTime = 0;
+    } else {
+      getSensorTime = atoi(pArray[2]);
+      strcpy(recvId, pArray[0]);
+    }
+  }
+  */
+}
+
+void lcdDisplay(int x, int y, char* str) {
+  int len = 16 - strlen(str);
+  lcd.setCursor(x, y);
+  lcd.print(str);
+  for (int i = len; i > 0; i--)
+    lcd.write(' ');
+}
diff --git a/code/suntrack_plugcontrol_html/index.html b/code/suntrack_plugcontrol_html/index.html
new file mode 100644
index 0000000..3cce6b7
--- /dev/null
+++ b/code/suntrack_plugcontrol_html/index.html
@@ -0,0 +1,11 @@
+<!DOCTYPE html>
+<html>
+<head>
+	<meta charset = "UTF-8">
+	<title> Embedded & IoT</title>
+</head>
+<frameset cols = "45%,55%">
+<frame src = "http://10.10.14.77/sensorTable.php">
+<frame src = "http://10.10.14.77/sensorGraph.php">
+</frameset>
+</html>
diff --git a/code/suntrack_plugcontrol_html/index.html_org b/code/suntrack_plugcontrol_html/index.html_org
new file mode 100644
index 0000000..766401d
--- /dev/null
+++ b/code/suntrack_plugcontrol_html/index.html_org
@@ -0,0 +1,368 @@
+
+<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
+<html xmlns="http://www.w3.org/1999/xhtml">
+  <head>
+    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
+    <title>Apache2 Debian Default Page: It works</title>
+    <style type="text/css" media="screen">
+  * {
+    margin: 0px 0px 0px 0px;
+    padding: 0px 0px 0px 0px;
+  }
+
+  body, html {
+    padding: 3px 3px 3px 3px;
+
+    background-color: #D8DBE2;
+
+    font-family: Verdana, sans-serif;
+    font-size: 11pt;
+    text-align: center;
+  }
+
+  div.main_page {
+    position: relative;
+    display: table;
+
+    width: 800px;
+
+    margin-bottom: 3px;
+    margin-left: auto;
+    margin-right: auto;
+    padding: 0px 0px 0px 0px;
+
+    border-width: 2px;
+    border-color: #212738;
+    border-style: solid;
+
+    background-color: #FFFFFF;
+
+    text-align: center;
+  }
+
+  div.page_header {
+    height: 99px;
+    width: 100%;
+
+    background-color: #F5F6F7;
+  }
+
+  div.page_header span {
+    margin: 15px 0px 0px 50px;
+
+    font-size: 180%;
+    font-weight: bold;
+  }
+
+  div.page_header img {
+    margin: 3px 0px 0px 40px;
+
+    border: 0px 0px 0px;
+  }
+
+  div.table_of_contents {
+    clear: left;
+
+    min-width: 200px;
+
+    margin: 3px 3px 3px 3px;
+
+    background-color: #FFFFFF;
+
+    text-align: left;
+  }
+
+  div.table_of_contents_item {
+    clear: left;
+
+    width: 100%;
+
+    margin: 4px 0px 0px 0px;
+
+    background-color: #FFFFFF;
+
+    color: #000000;
+    text-align: left;
+  }
+
+  div.table_of_contents_item a {
+    margin: 6px 0px 0px 6px;
+  }
+
+  div.content_section {
+    margin: 3px 3px 3px 3px;
+
+    background-color: #FFFFFF;
+
+    text-align: left;
+  }
+
+  div.content_section_text {
+    padding: 4px 8px 4px 8px;
+
+    color: #000000;
+    font-size: 100%;
+  }
+
+  div.content_section_text pre {
+    margin: 8px 0px 8px 0px;
+    padding: 8px 8px 8px 8px;
+
+    border-width: 1px;
+    border-style: dotted;
+    border-color: #000000;
+
+    background-color: #F5F6F7;
+
+    font-style: italic;
+  }
+
+  div.content_section_text p {
+    margin-bottom: 6px;
+  }
+
+  div.content_section_text ul, div.content_section_text li {
+    padding: 4px 8px 4px 16px;
+  }
+
+  div.section_header {
+    padding: 3px 6px 3px 6px;
+
+    background-color: #8E9CB2;
+
+    color: #FFFFFF;
+    font-weight: bold;
+    font-size: 112%;
+    text-align: center;
+  }
+
+  div.section_header_red {
+    background-color: #CD214F;
+  }
+
+  div.section_header_grey {
+    background-color: #9F9386;
+  }
+
+  .floating_element {
+    position: relative;
+    float: left;
+  }
+
+  div.table_of_contents_item a,
+  div.content_section_text a {
+    text-decoration: none;
+    font-weight: bold;
+  }
+
+  div.table_of_contents_item a:link,
+  div.table_of_contents_item a:visited,
+  div.table_of_contents_item a:active {
+    color: #000000;
+  }
+
+  div.table_of_contents_item a:hover {
+    background-color: #000000;
+
+    color: #FFFFFF;
+  }
+
+  div.content_section_text a:link,
+  div.content_section_text a:visited,
+   div.content_section_text a:active {
+    background-color: #DCDFE6;
+
+    color: #000000;
+  }
+
+  div.content_section_text a:hover {
+    background-color: #000000;
+
+    color: #DCDFE6;
+  }
+
+  div.validator {
+  }
+    </style>
+  </head>
+  <body>
+    <div class="main_page">
+      <div class="page_header floating_element">
+        <img src="/icons/openlogo-75.png" alt="Debian Logo" class="floating_element"/>
+        <span class="floating_element">
+          Apache2 Debian Default Page
+        </span>
+      </div>
+<!--      <div class="table_of_contents floating_element">
+        <div class="section_header section_header_grey">
+          TABLE OF CONTENTS
+        </div>
+        <div class="table_of_contents_item floating_element">
+          <a href="#about">About</a>
+        </div>
+        <div class="table_of_contents_item floating_element">
+          <a href="#changes">Changes</a>
+        </div>
+        <div class="table_of_contents_item floating_element">
+          <a href="#scope">Scope</a>
+        </div>
+        <div class="table_of_contents_item floating_element">
+          <a href="#files">Config files</a>
+        </div>
+      </div>
+-->
+      <div class="content_section floating_element">
+
+
+        <div class="section_header section_header_red">
+          <div id="about"></div>
+          It works!
+        </div>
+        <div class="content_section_text">
+          <p>
+                This is the default welcome page used to test the correct 
+                operation of the Apache2 server after installation on Debian systems.
+                If you can read this page, it means that the Apache HTTP server installed at
+                this site is working properly. You should <b>replace this file</b> (located at
+                <tt>/var/www/html/index.html</tt>) before continuing to operate your HTTP server.
+          </p>
+
+
+          <p>
+                If you are a normal user of this web site and don't know what this page is
+                about, this probably means that the site is currently unavailable due to
+                maintenance.
+                If the problem persists, please contact the site's administrator.
+          </p>
+
+        </div>
+        <div class="section_header">
+          <div id="changes"></div>
+                Configuration Overview
+        </div>
+        <div class="content_section_text">
+          <p>
+                Debian's Apache2 default configuration is different from the
+                upstream default configuration, and split into several files optimized for
+                interaction with Debian tools. The configuration system is
+                <b>fully documented in
+                /usr/share/doc/apache2/README.Debian.gz</b>. Refer to this for the full
+                documentation. Documentation for the web server itself can be
+                found by accessing the <a href="/manual">manual</a> if the <tt>apache2-doc</tt>
+                package was installed on this server.
+
+          </p>
+          <p>
+                The configuration layout for an Apache2 web server installation on Debian systems is as follows:
+          </p>
+          <pre>
+/etc/apache2/
+|-- apache2.conf
+|       `--  ports.conf
+|-- mods-enabled
+|       |-- *.load
+|       `-- *.conf
+|-- conf-enabled
+|       `-- *.conf
+|-- sites-enabled
+|       `-- *.conf
+          </pre>
+          <ul>
+                        <li>
+                           <tt>apache2.conf</tt> is the main configuration
+                           file. It puts the pieces together by including all remaining configuration
+                           files when starting up the web server.
+                        </li>
+
+                        <li>
+                           <tt>ports.conf</tt> is always included from the
+                           main configuration file. It is used to determine the listening ports for
+                           incoming connections, and this file can be customized anytime.
+                        </li>
+
+                        <li>
+                           Configuration files in the <tt>mods-enabled/</tt>,
+                           <tt>conf-enabled/</tt> and <tt>sites-enabled/</tt> directories contain
+                           particular configuration snippets which manage modules, global configuration
+                           fragments, or virtual host configurations, respectively.
+                        </li>
+
+                        <li>
+                           They are activated by symlinking available
+                           configuration files from their respective
+                           *-available/ counterparts. These should be managed
+                           by using our helpers
+                           <tt>
+                                a2enmod,
+                                a2dismod,
+                           </tt>
+                           <tt>
+                                a2ensite,
+                                a2dissite,
+                            </tt>
+                                and
+                           <tt>
+                                a2enconf,
+                                a2disconf
+                           </tt>. See their respective man pages for detailed information.
+                        </li>
+
+                        <li>
+                           The binary is called apache2. Due to the use of
+                           environment variables, in the default configuration, apache2 needs to be
+                           started/stopped with <tt>/etc/init.d/apache2</tt> or <tt>apache2ctl</tt>.
+                           <b>Calling <tt>/usr/bin/apache2</tt> directly will not work</b> with the
+                           default configuration.
+                        </li>
+          </ul>
+        </div>
+
+        <div class="section_header">
+            <div id="docroot"></div>
+                Document Roots
+        </div>
+
+        <div class="content_section_text">
+            <p>
+                By default, Debian does not allow access through the web browser to
+                <em>any</em> file apart of those located in <tt>/var/www</tt>,
+                <a href="http://httpd.apache.org/docs/2.4/mod/mod_userdir.html" rel="nofollow">public_html</a>
+                directories (when enabled) and <tt>/usr/share</tt> (for web
+                applications). If your site is using a web document root
+                located elsewhere (such as in <tt>/srv</tt>) you may need to whitelist your
+                document root directory in <tt>/etc/apache2/apache2.conf</tt>.
+            </p>
+            <p>
+                The default Debian document root is <tt>/var/www/html</tt>. You
+                can make your own virtual hosts under /var/www. This is different
+                to previous releases which provides better security out of the box.
+            </p>
+        </div>
+
+        <div class="section_header">
+          <div id="bugs"></div>
+                Reporting Problems
+        </div>
+        <div class="content_section_text">
+          <p>
+                Please use the <tt>reportbug</tt> tool to report bugs in the
+                Apache2 package with Debian. However, check <a
+                href="http://bugs.debian.org/cgi-bin/pkgreport.cgi?ordering=normal;archive=0;src=apache2;repeatmerged=0"
+                rel="nofollow">existing bug reports</a> before reporting a new bug.
+          </p>
+          <p>
+                Please report bugs specific to modules (such as PHP and others)
+                to respective packages, not to the web server itself.
+          </p>
+        </div>
+
+
+
+
+      </div>
+    </div>
+    <div class="validator">
+    </div>
+  </body>
+</html>
+
diff --git a/code/suntrack_plugcontrol_html/index_ai.html b/code/suntrack_plugcontrol_html/index_ai.html
new file mode 100644
index 0000000..6bd72f1
--- /dev/null
+++ b/code/suntrack_plugcontrol_html/index_ai.html
@@ -0,0 +1,228 @@
+<!DOCTYPE html>
+<html lang="ko">
+<head>
+  <meta charset="UTF-8" />
+  <meta name="viewport" content="width=device-width, initial-scale=1" />
+  <title>AIoT 모니터링</title>
+  <style>
+    :root{
+      --bg:#f6f8fb;
+      --panel:#ffffff;
+      --text:#0e1726;
+      --muted:#5d6b7b;
+      --accent:#1f7aff;
+      --border:#e6ebf2;
+      --shadow:0 6px 18px rgba(16,24,40,0.06);
+      --gap:16px;
+    }
+    *{box-sizing:border-box}
+    body{
+      margin:0;
+      font-family: ui-sans-serif, system-ui, -apple-system, Segoe UI, Roboto, Noto Sans KR, Helvetica, Arial;
+      color:var(--text);
+      background:var(--bg);
+    }
+    header{
+      position:sticky; top:0; z-index:10;
+      display:flex; gap:16px; align-items:center; justify-content:space-between;
+      padding:14px 18px;
+      background:var(--panel);
+      border-bottom:1px solid var(--border);
+      box-shadow:var(--shadow);
+    }
+    .brand{font-weight:800; letter-spacing:.2px}
+    .brand small{display:block; font-weight:600; color:var(--muted); margin-top:2px}
+    .controls{display:flex; gap:10px; align-items:center; flex-wrap:wrap}
+    .group{
+      display:flex; gap:8px; align-items:center;
+      background:var(--panel); border:1px solid var(--border); border-radius:10px; padding:8px 10px;
+    }
+    label{font-size:12px; color:var(--muted);}
+    select,button{
+      appearance:none;
+      border:1px solid var(--border);
+      background:#fff;
+      color:var(--text);
+      padding:8px 10px;
+      border-radius:8px;
+      font-weight:600;
+    }
+    button{background:var(--accent); color:#fff; border-color:var(--accent); cursor:pointer}
+    button:active{transform:translateY(1px)}
+    main{padding:18px; max-width:1800px; margin:0 auto}
+    .grid{
+      display:grid;
+      grid-template-columns: 45% 55%;
+      gap:var(--gap);
+      align-items:start; /* allow natural height growth */
+    }
+    .card{
+      background:var(--panel); border:1px solid var(--border); border-radius:14px; box-shadow:var(--shadow);
+    }
+    .card header{
+      display:flex; align-items:center; justify-content:space-between;
+      padding:12px 14px; background:#fff; border-bottom:1px solid var(--border);
+    }
+    .title{font-weight:700}
+    .actions{display:flex; gap:8px}
+    .actions button{background:#fff; color:var(--text); border-color:var(--border)}
+    .frame{position:relative}
+    iframe{width:100%; border:0; display:block; overflow:hidden}
+    .status{display:flex; justify-content:space-between; align-items:center; padding:8px 12px; border-top:1px solid var(--border); color:var(--muted); font-size:12px}
+    .pill{padding:2px 8px; border-radius:999px; border:1px solid #d3e2ff; color:#1f7aff; background:#f2f7ff}
+    @media (max-width: 1100px){
+      .grid{grid-template-columns:1fr}
+    }
+  </style>
+</head>
+<body>
+  <header>
+    <div>
+      <div class="brand">AIoT 모니터링</div>
+      <small class="brand">Solar & CDS</small>
+    </div>
+    <div class="controls">
+      <div class="group">
+        <label for="refresh">자동 새로고침</label>
+        <select id="refresh">
+          <option value="0">끄기</option>
+          <option value="5">5초</option>
+          <option value="10" selected>10초</option>
+          <option value="30">30초</option>
+          <option value="60">60초</option>
+        </select>
+        <button id="refreshNow" title="즉시 새로고침">새로고침</button>
+      </div>
+      <div class="group">
+        <span>시간(KST)</span>
+        <strong id="clock">--:--:--</strong>
+      </div>
+    </div>
+  </header>
+
+  <main>
+    <div class="grid">
+      <section class="card" id="tableCard">
+        <header>
+          <div class="title">센서 테이블 (45%)</div>
+          <div class="actions">
+            <button data-action="reload" data-target="tableFrame">↻</button>
+            <button data-action="fullscreen" data-target="tableCard">⤢</button>
+          </div>
+        </header>
+        <div class="frame">
+          <iframe id="tableFrame" src="sensorTable.php" title="Sensor Table"></iframe>
+        </div>
+        <div class="status">
+          <span>최근 200행</span>
+          <span class="pill" id="tableStatus">LIVE</span>
+        </div>
+      </section>
+
+      <section class="card" id="graphCard">
+        <header>
+          <div class="title">그래프 (55%)</div>
+          <div class="actions">
+            <button data-action="reload" data-target="graphFrame">↻</button>
+            <button data-action="fullscreen" data-target="graphCard">⤢</button>
+          </div>
+        </header>
+        <div class="frame">
+          <iframe id="graphFrame" src="sensorGraph.php" title="Sensor Graph"></iframe>
+        </div>
+        <div class="status">
+          <span>필드: solar, cds0~7</span>
+          <span class="pill" id="graphStatus">LIVE</span>
+        </div>
+      </section>
+    </div>
+  </main>
+
+  <script>
+    // --- KST Clock (robust) ---
+    const clockEl = document.getElementById('clock');
+    const kstFmt = new Intl.DateTimeFormat('ko-KR', { hour:'2-digit', minute:'2-digit', second:'2-digit', hour12:false, timeZone:'Asia/Seoul' });
+    function tick(){ clockEl.textContent = kstFmt.format(new Date()); }
+    setInterval(tick, 500); tick();
+
+    // --- Iframe auto-resize (no inner scroll, page grows instead) ---
+    function fitIframe(iframe){
+      try{
+        const doc = iframe.contentDocument || iframe.contentWindow?.document;
+        if(!doc) return;
+        // ensure inner content doesn't overflow inside iframe
+        doc.documentElement.style.overflow = 'hidden';
+        doc.body.style.overflow = 'hidden';
+        doc.body.style.margin = '0';
+        // full-width tables
+        doc.querySelectorAll('table').forEach(t=>{
+          t.style.width = '100%';
+          t.style.maxWidth = '100%';
+          t.style.boxSizing = 'border-box';
+        });
+        // compute natural height
+        const h = Math.max(doc.body.scrollHeight, doc.documentElement.scrollHeight);
+        iframe.style.height = h + 'px';
+      }catch(e){/* cross-origin: skip */}
+    }
+    function scheduleFit(iframe){
+      fitIframe(iframe);
+      setTimeout(()=>fitIframe(iframe), 50);
+      setTimeout(()=>fitIframe(iframe), 200);
+      setTimeout(()=>fitIframe(iframe), 800);
+      setTimeout(()=>fitIframe(iframe), 2000); // for charts rendering later
+    }
+
+    const tableFrame = document.getElementById('tableFrame');
+    const graphFrame = document.getElementById('graphFrame');
+    tableFrame.addEventListener('load', ()=>scheduleFit(tableFrame));
+    graphFrame.addEventListener('load', ()=>scheduleFit(graphFrame));
+    window.addEventListener('resize', ()=>{ scheduleFit(tableFrame); scheduleFit(graphFrame); });
+
+    // --- Refresh handling ---
+    const refreshSel = document.getElementById('refresh');
+    const tableStatus = document.getElementById('tableStatus');
+    const graphStatus = document.getElementById('graphStatus');
+    let timer = null;
+
+    function reloadFrame(id){
+      const f = document.getElementById(id);
+      if(!f) return;
+      const src = f.getAttribute('src').split('?')[0];
+      f.setAttribute('src', `${src}?t=${Date.now()}`);
+    }
+    function setIntervalFromSelect(){
+      if(timer){clearInterval(timer); timer=null;}
+      const sec = parseInt(refreshSel.value,10);
+      if(sec>0){
+        timer = setInterval(()=>{
+          reloadFrame('tableFrame');
+          reloadFrame('graphFrame');
+          tableStatus.textContent = 'LIVE';
+          graphStatus.textContent = 'LIVE';
+        }, sec*1000);
+      }
+    }
+    refreshSel.addEventListener('change', setIntervalFromSelect);
+    setIntervalFromSelect();
+
+    document.getElementById('refreshNow').addEventListener('click', ()=>{
+      reloadFrame('tableFrame'); reloadFrame('graphFrame');
+    });
+
+    // --- Card actions ---
+    document.querySelectorAll('.actions button').forEach(btn=>{
+      btn.addEventListener('click', ()=>{
+        const act = btn.dataset.action;
+        const tgt = btn.dataset.target;
+        if(act==='reload'){ reloadFrame(tgt); }
+        else if(act==='fullscreen'){
+          const el = document.getElementById(tgt);
+          if(!document.fullscreenElement){ el.requestFullscreen?.(); }
+          else{ document.exitFullscreen?.(); }
+        }
+      });
+    });
+  </script>
+</body>
+</html>
diff --git a/code/suntrack_plugcontrol_html/phpinfo.php b/code/suntrack_plugcontrol_html/phpinfo.php
new file mode 100644
index 0000000..147cebc
--- /dev/null
+++ b/code/suntrack_plugcontrol_html/phpinfo.php
@@ -0,0 +1 @@
+<?php phpinfo(); ?>
diff --git a/code/suntrack_plugcontrol_html/sensorGraph.php b/code/suntrack_plugcontrol_html/sensorGraph.php
new file mode 100644
index 0000000..76ba083
--- /dev/null
+++ b/code/suntrack_plugcontrol_html/sensorGraph.php
@@ -0,0 +1,76 @@
+<!DOCTYPE html>
+<html>
+<head>
+	<meta charset = "UTF-8">
+	<meta http-equiv = "refresh" content = "5">
+</head>
+<?php
+	$conn = mysqli_connect("localhost", "iot", "pwiot");
+	mysqli_select_db($conn, "iotdb");
+    $query = "
+    SELECT ts, solar, cds0, cds1, cds2, cds3, cds4, cds5, cds6, cds7
+    FROM (
+        SELECT ts, solar, cds0, cds1, cds2, cds3, cds4, cds5, cds6, cds7
+        FROM sensor
+        ORDER BY ts DESC
+        LIMIT 200
+    ) AS recent
+    ORDER BY ts ASC
+    ";
+    $result = mysqli_query($conn, $query);
+
+    // 첫 행은 헤더: 시간이 첫 컬럼
+    $data = array(array('time', 'solar', 'cds0', 'cds1', 'cds2', 'cds3', 'cds4', 'cds5', 'cds6', 'cds7'));
+
+    if ($result) {
+        while ($row = mysqli_fetch_assoc($result)) {
+            $data[] = array(
+            $row['ts'],                   // JS에서 Date 객체로 변환 예정
+            (float)$row['solar'],
+            (float)$row['cds0'],
+            (float)$row['cds1'],
+            (float)$row['cds2'],
+            (float)$row['cds3'],
+            (float)$row['cds4'],
+            (float)$row['cds5'],
+            (float)$row['cds6'],
+            (float)$row['cds7']
+            );
+        }
+    }
+
+    $options = [
+    'title'  => 'sensor_bt (solar & cds0~7)',
+    'height' => 800,
+    'legend' => ['position'=>'bottom'],
+    'curveType' => 'function',        // ← 곡선 처리
+    'lineWidth' => 2,                 // 선 두께
+    'pointSize' => 3,                 // 포인트 크기(0이면 숨김)
+    'dataOpacity' => 0.9,
+    'backgroundColor' => 'transparent',
+    'chartArea' => ['left'=>60,'right'=>20,'top'=>40,'bottom'=>60],
+    'hAxis' => [
+        'slantedText' => true,
+        'gridlines' => ['color' => '#eee']
+    ],
+    'vAxis' => [
+        'gridlines' => ['color' => '#f3f3f3'],
+        'minorGridlines' => ['color' => '#fafafa']
+    ],
+    'focusTarget' => 'category' // 동일 x축 값 하이라이트
+    ];
+?>
+
+<script src="//www.google.com/jsapi"></script>
+<script>
+var data = <?=json_encode($data) ?>;
+var options = <?= json_encode($options) ?>;
+
+google.load('visualization', '1.0', {'packages':['corechart']});
+
+google.setOnLoadCallback(function() {
+	var chart = new google.visualization.LineChart(document.querySelector('#chart_div'));
+	chart.draw(google.visualization.arrayToDataTable(data), options);
+	});
+	</script>
+<div id="chart_div"></div>
diff --git a/code/suntrack_plugcontrol_html/sensorTable.php b/code/suntrack_plugcontrol_html/sensorTable.php
new file mode 100644
index 0000000..ee2a1ab
--- /dev/null
+++ b/code/suntrack_plugcontrol_html/sensorTable.php
@@ -0,0 +1,57 @@
+<!DOCTYPE html>
+<html>
+<head>
+	<meta charset = "UTF-8">
+	<meta http-equiv = "refresh" content = "5">
+	<style type = "text/css">
+		.spec{
+			text-align:center;
+		}
+		.con{
+			text-align:left;
+		}
+		</style>
+</head>
+<?php
+    $conn = mysqli_connect("localhost", "iot", "pwiot");
+    mysqli_select_db($conn, "iotdb");
+
+    $result = mysqli_query(
+        $conn,
+        "SELECT id,name,ts,pos,solar,cds0,cds1,cds2,cds3,cds4,cds5,cds6,cds7
+         FROM sensor
+         ORDER BY id DESC
+         LIMIT 200"
+    );
+?>
+<body>
+	<table border = '1' style = "width = 30%" align = "center">
+	<tr align = "center">
+    <th>id</th><th>name</th><th>ts</th><th>pos</th><th>solar</th>
+    <th>cds0</th><th>cds1</th><th>cds2</th><th>cds3</th>
+    <th>cds4</th><th>cds5</th><th>cds6</th><th>cds7</th>
+	</tr>
+
+	<?php
+		while($row = mysqli_fetch_assoc($result)){
+			echo "<tr class='con'>";
+			echo "<td>{$row['id']}</td>";
+			echo "<td>{$row['name']}</td>";
+			echo "<td>{$row['ts']}</td>";
+			echo "<td>{$row['pos']}</td>";
+			echo "<td>{$row['solar']}V</td>";
+			echo "<td>{$row['cds0']}%</td>";
+			echo "<td>{$row['cds1']}%</td>";
+			echo "<td>{$row['cds2']}%</td>";
+			echo "<td>{$row['cds3']}%</td>";
+			echo "<td>{$row['cds4']}%</td>";
+			echo "<td>{$row['cds5']}%</td>";
+			echo "<td>{$row['cds6']}%</td>";
+			echo "<td>{$row['cds7']}%</td>";
+			echo "</tr>";
+		}
+		mysqli_close($conn);
+	?>
+	</table>
+</body>
+</html>
diff --git a/code/suntrack_plugcontrol_server_client/Makefile b/code/suntrack_plugcontrol_server_client/Makefile
new file mode 100644
index 0000000..c2634f6
--- /dev/null
+++ b/code/suntrack_plugcontrol_server_client/Makefile
@@ -0,0 +1,35 @@
+#CC:=arm-linux-gcc
+CC:=gcc
+
+TARGET_SRV=iot_server
+OBJECT_SRV=$(TARGET_SRV).o 
+
+TARGET_CLN=iot_client
+OBJECT_CLN=$(TARGET_CLN).o 
+
+TARGET_CLN_SENSOR=sql_client
+OBJECT_CLN_SENSOR=$(TARGET_CLN_SENSOR).o 
+
+TARGET_CLN_BLE=ble_client
+OBJECT_CLN_BLE=$(TARGET_CLN_BLE).o 
+
+
+#LDFLAGS=-D_REENTRANT -pthread -lmysqlclient
+LDFLAGS=-D_REENTRANT -pthread
+LDFLAGS_SQL=-D_REENTRANT -pthread -lmysqlclient
+LDFLAGS_BLE=-D_REENTRANT -pthread -lbluetooth
+
+all : $(TARGET_SRV) $(TARGET_CLN) $(TARGET_CLN_SENSOR) $(TARGET_CLN_BLE)
+
+$(TARGET_SRV):$(OBJECT_SRV)
+	$(CC) -o $@ $(OBJECT_SRV) $(LDFLAGS)
+$(TARGET_CLN):$(OBJECT_CLN)
+	$(CC) -o $@ $(OBJECT_CLN) $(LDFLAGS)
+$(TARGET_CLN_SENSOR):$(OBJECT_CLN_SENSOR)
+	$(CC) -o $@ $(OBJECT_CLN_SENSOR) $(LDFLAGS_SQL)
+$(TARGET_CLN_BLE):$(OBJECT_CLN_BLE)
+	$(CC) -o $@ $(OBJECT_CLN_BLE) $(LDFLAGS_BLE)
+%.o:%.c
+	$(CC) -c -o $@ $<
+clean:
+	rm -f *.o $(TARGET_SRV) $(TARGET_CLN) $(TARGET_CLN_SENSOR) $(TARGET_CLN_BLE)
diff --git a/code/suntrack_plugcontrol_server_client/ble_client b/code/suntrack_plugcontrol_server_client/ble_client
new file mode 100644
index 0000000000000000000000000000000000000000..3abce254505ad2ed352b6341c30bb6b8e70538d4
GIT binary patch
literal 72168
zcmeHMeQ;dWbw9f+Yzu$s!(fBKUK<mP8w=YQFpe8mAGYkoHXsY)HiYN>c#;;ccE#=!
zmVq`3kdicM;*C8Glg1QCJ0m+~@N}5eB5fjY|L{zqB_>HdElF24B%Ud>@=&O^vAq4=
z_wHHUecC0o)0s}E=W5=bdw%zvbI<+V`|f-1>hqhoZwUqh#3e+3K}s8*;~^2<Fw!(-
z6QK=MPZ7G7uAv!dufxT5etAK=v77~4RYJIw--e*lrpv`1Of0!~B`?!$)x>>QdMHbB
zN8|mfTt_Co_K`_1BFi;8=!SA|uU)05{ElnC<Jynqgieelk57$FUEO+oe%XOGRah!p
zRqlG*NvQg{1+F?xc6%_fWWT%Nr}F%$r9m5Z>Hcc*vRmiRQV*AIN+n}Ar4p-C$@JjR
z>S#0@@4Iz<OD@y0)*H7<U(Ipn&U@&V@h4BMz5DzZe=lv#oss|ZZ7+3he_Q3Pa!~P<
zjVj81rd#uH)yDm4_#=rB&8B0QPd5$GLOMx$K)QJVvT3?0{jvsre+~RkYT%!#fva(a
zarw(%0a)$_p}&f&TAt%I@b3X{#N{u444_(^Ej93`fLDw2;~Mty8u&lfz^?@!#^o;`
z0H~H{2*g#x->qT)ehvJ~HSlB&{D~U)#TxjI8u-V7hjIDKYXGW^YhMkVtZm&ptc0Dl
zdy_fG&UWu;Pi4|}cQlr=$+CL;GifX5M6-@%d8Snjb53?$EK13=?O4%7B1;2yHk-+k
zJ(P5)&&i~7l*`2T+77`oWv6Mt>C4*Dg!MosnI=^$BXMYs4ZB2U(4nZ4Ng@qw5^<eI
ze-s{QMF(hz4@Iq>WICEkJ`A6MY%=ZiP`}-uLs#)sCTCO6z@QU%e{&Siq|<iXp`Lx&
zr0T;?DJ>eyWF0~mvDBdLWHL^l+JA0VNL<x!rOxf!+S;vkEjO<(SJ&Rg%m=X(1hMA?
zvB!9I^*dFcswo@qPho18Qu|Vn7Go{)KKf$*53&7*=z5KP)768t2D&QzoC)a-`@mce
zKc=52j7Kzny5u=Ben{i5qhD1RXZ@JA4<J52gOuHI1Fu(rE@K9+AN6j_NduqH#*nWY
zc(Z{Q3|!sIQ^m_Oh<rT8yp~xye}!u*+=d1NFF%6OvdF;A=Udpo`I(^ttu%0RylV{H
zd^Bt@@Y!xA-cQ89HT7=8Rs)}B*xzN~ye3rhZUZ;>(LDxk-uHb5Zt^@};Og1RWyrv<
zU=VWH!1XJU+xjH~Uuf7LFz`hN{*-}VW#G>k_|*nJV&MGlrkal#_%(+8aRXms;9~~9
z)WDa9LqC~(<cCKlLzMqrqC=C9ygV`%vVO`Y6KI<tnrOV#S!_6SM?M@}`cvh@S3`gf
zGzKHZh9J3Zu08|$aznoydYhrogB~;VCg_hD`jyb1GxV#WzhdZ1pr0}H<<NtHss29(
zeYv5pg5GB6Ezo0zz7G0hhJGvb=L~%#^j8f1lhDr?dK>g$aH{_;(3czfr=YhP`cCLE
zL+^tAn4#Yb{W(MbZRoEU`u)()7<vqPFjStKYian@5?pVG=;(MTQap1V<$r<sEnpt$
zoz7wiZFRT~mrCD!6_<;j>nuiyUK}fx7OMH@`NhV3fcDJJ<CEsVGRQlK{&@_q;p2$4
z>~v=_3ZIEk;3#2Txa-Dezl`W_mS6n*8?AG`@Rem3TMxbr`!n!uo9HaYT;E{X*ISD}
zaM$8{v#HpOSbJihzC9A4TihJq>?{t$$IYoPQXE9?r*Va8xNA>r_U-S@jua;!dBt77
zod25`PpQ4>N0X0GId0)58Xa$@V(ErJvGkp~{iJRuYR;cIF)M!-ob9QL9EsG?kv-wa
z{z#bi7jBA-E^VL(!vX3pG)Ia=k>WV)T)%K*{*QDHn-!O;eGlc8%^7VIc&0J$@fgZ)
zhfNUqF2fbU^{DcBJUCi-ylr%89j*NWxOL->HRgK)bf|EmJ|7GYp9;Ws2W*v3;cVT0
zx1X@r&ps7nA7ZG!BObO97;U1a4lN76gb(@{_u_SR0k7zfn)07Qe`im?AG`<mgfIp=
z7Kk+E3!%`_C9r=F{spv$P*>wu^)r}zw;pO<bqnwq@>63ggoe9ZKAuEgPkLj++<Rji
zZpsH?tLE*(CFBm<!oj-zN-wn6-(I+`J|CEc^@{nJ13TqE4y-LO+_ggKU#}Z2e7(cv
zs~mHzDgQ2FsTgP7n3w0@dc5A9Pc@F<F|1*%`9i4f=wcNkg!b>0+YbcC?kKl6tM=Pk
zi{tV7{7O~FxIaKlLTqo1MUG%i<<)vGow&AgZ7rl?VPT|Lcp+3Q?VUMVXkVN!d>8fJ
znWK2FE+~Ary*S?6Il6Rc*@Xfm)lp*sZK}R>6Fpd8Ds>lLXjf}&G;om`u~$DBJ~n(c
zJvyTqYjf3}M<WMm;&<K{N8E7Vo(to!T?X4_3#e&1#@8Bt`CEAFI%?W2?+agWW7ho_
zV#4;<#RS)<3fEz5H-w6X_N(%4PIZyzF{bCkb*+#A$Tr9zWIJT&dCo(P`%FmrT$O(-
z6g;Z-B-|IL#?;(pz=z_XO1@Mc|5a1t_vMPW$=?TW=fm~5UlAvS_QKvLN5{`neg)B2
z0uijUy`7_BqED-M>OLLEy1+VL^=<AygZTjWuc^Hbwgu?0pIyM5;yq}A(p9@!f2t3x
zEp?(ZN*KefsvSNU<J~I0>KAjhVd+YG@Y%~?uXDMhFTBBBBX}L8w>sT@MeRS2AqMWD
zQ&_jydz<rnRZiL_fPJNacpp<3`fbMCD}4!c_dZ13yeIDhuDHPW?zBAdo?0Hqv*)MQ
zo!S?cL04nJyXFG5mwplZXnF0QxK^+I#_DVTwqUUkYRE6W7&_v~x+A5VfSsWH@?mc;
zyISRcTbsMi$AJfd|E9uvac}qH-UhdB&ag4L#XIqWLhlpU$0)D(V_wvLJB_>H=KM7(
zrpX=r{(jQyyIHLZ=zj;j+I|**?;924Zgj^z`H1(7D$K{du3{IwxpQO8j}(8X;`{Ij
z_O2fR4`UDcKBVH5-@D9rF7+Lx%00PguN~ePzCIV;wC%1>hBpo1;|wAl?YBRP7w+qG
zu9^OvTzO;I`_SZ1yE5?E>vJ3LYTdQ#Gaa9E9lX!al{b3cG-a=W+c#|NxOrpy+KpQ}
zHm+~m*oL+2me#J0jjFP%>t0s|7Kc8eHgok&@YKJTN-4;5ki(FRE|f}#Aa_HKK#o9S
zF6qx83y`yZRVvNG%~E%%R8rq_7a?~;s?y*I3Ow9Jbwf)6i{~tLu|>dFApUyQ-a2!M
zvimr$J;2r|3`JoPT#o|V1gT0Gm&$Vl*j7ktofke__jIW3U~uQpfA)s^$)Ws)aQzrI
z{0)VDg1(CDuYujCrlfV=f%?|N-v~UN540UT5D0$bXFpfo%I-y67mB6QMbB<xUhCn1
z2|WES?A{3kUz)Oe6Lzm&ER`-mBHqNT*27;5JpBi-`)XjnXGROqR0l4;Jy|Mscy?~S
zswzbo5C((+VL%uV2801&Ko}4PgaKhd7!U@80bxKG5C((+VL%uV2801&Ko}4PgaKhd
z7!U@80bxKG5C((+VL%uV2801&Ko}4PgaKhd7!U@80bxKG5C((+VL%uV2801&Ko}4P
zgaKhd7!U@80bxKG5C((+VL%uV2801&Ko}4PgaKhd7!U@80bxKG5C((+VL%uV2801&
zKo}4PgaKhd7!U@80bxKG5C((+VL%uV2801&Ko}4PgaKhd7!U@80bxKG5C((+VL%uV
z2801&Ko}4PgaKhd7!U@80bxKG5C((+VL%uV2801&Ko}4PgaKhd7!U@80bxKG5C((+
zVL%uV2801&Ko}4PgaKhd7!U@80bxKG5C((+VL%uV2801&Ko}4PgaKhd7!U@80bxKG
z5C((+VL%uV2801&Ko}4PgaKhd7!U@80bxKG5C((+VL%uV2801&Ko}4PgaKhd7!U@8
z0bxKG5C((+VL%uV2801&Ko}4PgaKhd7!U@80bxKG5C((+Vc>tCfdg~B93ol<bV~KQ
z!un!enWNi}UG7!18?9X6=~wCYkx9>CvDRm4d9{|ubo({F_V+K9G75Ss=rvrX+mGwY
z4AynKPJ=$7^P8>P7ioEgmMlWLa<1e#=rFWfSM)GwrnXzC<!(Iy#`|=I$2Fnt>b2zl
ze^v6v1K2gar1cHjzod1YK22!--}FF>TCdY_|EI-qJr5r>?jfG=U*qt)o|ymZl85;^
zc?;yT9d=K2Fy(xX8$|xUVxY6VePeiKhaF2s)8V!2TGq9!S-p1sZzSy4+I53#Z`9C-
zQxc*8ZQzZ^Fb!dibyvkhG*lI@EANv=7z)v4biAtl4B~yX(talKep89hBHpJe@p|I@
zuM)qUc%Q7qXA?g!D)BkQ`$Hu@mxlR4V>E<lUimp=z!>j*itxs5G=!*u&Q--5DdK-H
zz%N8i#Lq1w4De>+=T#-XfU51EA-aM_^z)_C{z~HKP9?sOPU`)o5?@58gVQH6MEsPU
zvR2QJIyzsPLcE&yJet0K6ukkAjMr6IJ6`F^>HK?f8mZgIn}<*5Uu9S=ACCW`Z+=z(
zL7Gd9^R#*P)7OuOPhStKKeXT3G{!Fsuv3NOtmh6rnASsnSpKj3^1lQ2Dt|xTs&O<`
z6py!s#LpFO?AG@DKF0V1s03(gJ@EU27iaqVe8{z*jvv<X`Mr<hdvT_(|08ak>9}X#
zNPSh;!&IIe|0F8a`1Il|q|?6j@8R=lt8ZSs`I<}q_YltKq%WUZ^T_tQy?~r1{lpz_
zBl&S<P%ZznuKoFve;;^9IaJwy)D0TIed^yIyfmiohgV>to7`BHKR49CH`Ktl*1+u=
z_&(s_$}U~42isAYrten=Vc%e^Pj-D4_;OYZ`F-Hk#`U)~@P7i{X!vt=7V=U37JU2U
zdDu4~PyhaT!Hqwc-qD?3(18Mo(-fS(pUkWgzggLH5{A642EGb-wfr~Lu;1z08}|it
zRd&^|PXJfr^*=`*tYQBc@UR=P@~2e8J`cPxIDNl*x`zD=%HDV`^Y_aST>H87R<qY{
zhwlD0;ML~w0d3Fk1L}TO<x~y(e{k(R8}s*FZSP+XMIE2_ll!2na;Zj~27EwPoA*^U
z@J%)F?Jho-CgywnUDW;FQ^UTu2L32;H81{geF=Ej3tjR1m+tznfL!Id8u4FJcyRjj
zmv+Uo&f1m?tw@k%MPo_JiT2WpAp)EP9FL|_);>GB*Xl_tEUmDtlXC`pdRpR?u(Nh=
zGUwP?%jvh`sZ83=Ax<J=^`<hhXv#`BnQYFA4kBQte;{Q$cA{lXbqlK}nNC{KY&N>z
zveQm>KlNmz{kD}D?C;+X7eljP=~S4;QZ~9z!Vg(l)|Rf;9h<GqJ3B0ktd8H>*}7v}
zJK)Zp_gI^^>ej6tU1W7`zq74%yLIQ5ExR^%TivZ~+c#U3bFwKr9qHV@t*zZ!*Ru9D
z>KPbxawcF8B^^_@tW+`<w{lK2>sbBK<dpZ#>uJEwW;59e^KIQbtSR!kceE?&x}z8d
z(v0PDIuf$C;zLnIO*EB!*fwM22C~Vt(_=y^&A18V9CT9Ivz>@KQOer!hphfwFS)Gi
zKJ9b@d_|p1vNA??T`USx5}Cn@G56d3IlBT$W4@@*$)qc|!g@fL-iQcmBv&yE%j)gV
zq>b?=av7^HnofX<Xe^Vh=)l@`CoB`mv^AKs6Xf#h87I>i3kHCpc*BTi(rG(h={?0P
zsX3yaec7Z_k<Eb9m$jn_D~?~I1(TS|#P?Q?RvA_hr8-ue=IoTO=VaQ(dQBuMr^3R#
z^CDFXg72k@<-i#|kf~f$?ma-%lH1?!L}QRn){}i)!|JfJ1JshvICe{Kdaxxnm`o*B
zCleZKZQHh5-R*8$Uo_W8Es6bU#Pg(+^;#aXv$<p@U7=WL%i5`^a?rJbltV4*zN8k%
z9>TA>oza$Y*ISF-r*GiC1bkWZJiI&E^WZuHNBfg;^qN5|{Is|oc)@UkPzyGce%$ZV
z_rU)SqRuz5rIz1b`MaJapMP>}Wowq}ps1rjz5SQJ|M?tXg=vgBKSvq96&2H;zvozn
z*-%Trzk2?DfHOw!|0!Kz$>+0t4$J4A9Cjxv>dck>kLwCcd}6vq9cQX4`}6tey&5n3
z>yG%Gg3oo`Ao%g~cRw(7hRXhYj=?gb9XWrtW4RaY>P(h(KJQ?;M*FM$Ro|SyhUsBc
z6sPRZ=OQfmT$uZ3e;)r6+P_T)<nxoV)Pa@1`bO~ke+`(*i_gXRoP{O#0~5FS=l{z<
zO@BU*VR_6)c!Q3^;*igu-_ux*=yPtik8nlHZ$X;<^ZyZ8F7Vm=^M6MBGyi-J#PUyl
z{>&f4BR+pVFJjrvhFbdj|DMmE&y`qS<KxfY{}}w|;nKHB`TS{Q5+I7-o^_V5!bZJ9
zvOk|w9s7v>r{T-@CaUH0tmE2$Lg&xxi~HquFb*GO!u|7i?T9{!ilEIb?9cKSXf*x#
zeC(X|FPP4#vmeWU_4)Jn&q+5bzA1QN=s4`hVc*v=Ie&hSJ{|N1?zi_)_9prdR29bi
z1h=sN4Gd_>{-*S$=vjt5i-JC{QqPfgT$~Tz*XkUDbN3v*-@;taf6Uj&{j#n4CiR)P
RP0uuXmO2eK*Q}OR`cDh~(t7{^

literal 0
HcmV?d00001

diff --git a/code/suntrack_plugcontrol_server_client/ble_client.c b/code/suntrack_plugcontrol_server_client/ble_client.c
new file mode 100644
index 0000000..f95e9a5
--- /dev/null
+++ b/code/suntrack_plugcontrol_server_client/ble_client.c
@@ -0,0 +1,206 @@
+#include <stdio.h>
+#include <stdlib.h>
+#include <unistd.h>
+#include <string.h>
+#include <arpa/inet.h>
+#include <sys/types.h>
+#include <sys/socket.h>
+#include <pthread.h>
+#include <signal.h>
+#include <bluetooth/bluetooth.h>
+#include <bluetooth/rfcomm.h>
+
+#define BUF_SIZE 512
+#define NAME_SIZE 512
+#define ARR_CNT 5
+
+void *send_msg(void *arg);
+void *recv_msg(void *arg);
+void error_handling(char *msg);
+
+char name[NAME_SIZE] = "[Default]";
+
+typedef struct
+{
+	int sockfd;
+	int btfd;
+	char sendid[NAME_SIZE];
+} DEV_FD;
+
+int main(int argc, char *argv[])
+{
+	DEV_FD dev_fd;
+	struct sockaddr_in serv_addr;
+	pthread_t snd_thread, rcv_thread;
+	void *thread_return;
+	int ret;
+	struct sockaddr_rc addr = {0};
+	char dest[18] = "98:D3:37:90:A7:8B"; // iot00
+	char msg[BUF_SIZE];
+
+	if (argc != 4)
+	{
+		printf("Usage : %s <IP> <port> <name>\n", argv[0]);
+		exit(1);
+	}
+
+	sprintf(name, "%s", argv[3]);
+
+	dev_fd.sockfd = socket(PF_INET, SOCK_STREAM, 0);
+	if (dev_fd.sockfd == -1)
+		error_handling("socket() error");
+
+	memset(&serv_addr, 0, sizeof(serv_addr));
+	serv_addr.sin_family = AF_INET;
+	serv_addr.sin_addr.s_addr = inet_addr(argv[1]);
+	serv_addr.sin_port = htons(atoi(argv[2]));
+
+	if (connect(dev_fd.sockfd, (struct sockaddr *)&serv_addr, sizeof(serv_addr)) == -1)
+		error_handling("connect() error");
+
+	sprintf(msg, "[%s:PASSWD]", name);
+	write(dev_fd.sockfd, msg, strlen(msg));
+
+	dev_fd.btfd = socket(AF_BLUETOOTH, SOCK_STREAM, BTPROTO_RFCOMM);
+	if (dev_fd.btfd == -1)
+	{
+		perror("socket()");
+		exit(1);
+	}
+
+	// set the connection parameters (who to connect to)
+	addr.rc_family = AF_BLUETOOTH;
+	addr.rc_channel = (uint8_t)1;
+	str2ba(dest, &addr.rc_bdaddr);
+
+	ret = connect(dev_fd.btfd, (struct sockaddr *)&addr, sizeof(addr));
+	if (ret == -1)
+	{
+		perror("connect()");
+		exit(1);
+	}
+
+	pthread_create(&rcv_thread, NULL, recv_msg, (void *)&dev_fd);
+	pthread_create(&snd_thread, NULL, send_msg, (void *)&dev_fd);
+
+	pthread_join(snd_thread, &thread_return);
+	//	pthread_join(rcv_thread, &thread_return);
+
+	close(dev_fd.sockfd);
+	return 0;
+}
+
+void *send_msg(void *arg) // bluetooth --> server
+{
+	DEV_FD *dev_fd = (DEV_FD *)arg;
+	int str_len;
+	int ret;
+	fd_set initset, newset;
+	struct timeval tv;
+	char name_msg[NAME_SIZE + BUF_SIZE + 2];
+	char msg[BUF_SIZE];
+	int total = 0;
+
+	FD_ZERO(&initset);
+	FD_SET(dev_fd->sockfd, &initset);
+	FD_SET(dev_fd->btfd, &initset);
+
+	//	fputs("Input a message! [ID]msg (Default ID:ALLMSG)\n",stdout);
+	while (1)
+	{
+		//		memset(msg,0,sizeof(msg));
+		//		name_msg[0] = '\0';
+		tv.tv_sec = 1;
+		tv.tv_usec = 0;
+		newset = initset;
+		ret = select(dev_fd->btfd + 1, &newset, NULL, NULL, &tv);
+		//        if(FD_ISSET(STDIN_FILENO, &newset))
+		if (FD_ISSET(dev_fd->btfd, &newset))
+		{
+			ret = read(dev_fd->btfd, msg + total, BUF_SIZE - total);
+			if (ret > 0)
+			{
+				total += ret;
+			}
+			else if (ret == 0)
+			{
+				dev_fd->sockfd = -1;
+				return NULL;
+			}
+
+			if (msg[total - 1] == '\n')
+			{
+				msg[total] = 0;
+				total = 0;
+			}
+			else
+				continue;
+
+			//			sprintf(name_msg,"[%s]%s",dev_fd->sendid,msg);
+			fputs("ARD:", stdout);
+			fputs(msg, stdout);
+			if (write(dev_fd->sockfd, msg, strlen(msg)) <= 0)
+			{
+				dev_fd->sockfd = -1;
+				return NULL;
+			}
+		}
+		if (ret == 0)
+		{
+			if (dev_fd->sockfd == -1)
+				return NULL;
+		}
+	}
+}
+
+void *recv_msg(void *arg) // server --> bluetooth
+{
+	DEV_FD *dev_fd = (DEV_FD *)arg;
+	int i;
+	char *pToken;
+	char *pArray[ARR_CNT] = {0};
+
+	char name_msg[NAME_SIZE + BUF_SIZE + 1];
+	int str_len;
+	while (1)
+	{
+		memset(name_msg, 0x0, sizeof(name_msg));
+		str_len = read(dev_fd->sockfd, name_msg, NAME_SIZE + BUF_SIZE);
+		if (str_len <= 0)
+		{
+			dev_fd->sockfd = -1;
+			return NULL;
+		}
+		name_msg[str_len] = 0;
+		fputs("SRV:", stdout);
+		fputs(name_msg, stdout);
+		/*
+				pToken = strtok(name_msg,"[:]");
+				i = 0;
+				while(pToken != NULL)
+				{
+					pArray[i] =  pToken;
+					if(i++ >= ARR_CNT)
+						break;
+					pToken = strtok(NULL,"[:]");
+				}
+				if(!strncmp(pArray[1]," New conn",4) || !strncmp(pArray[1]," Already",4) || !strncmp(pArray[1]," Authent",4))
+					continue;
+
+				strcpy(dev_fd->sendid,pArray[0]);
+				write(dev_fd->btfd,pArray[1],strlen(pArray[1]));
+		*/
+		write(dev_fd->btfd, name_msg, strlen(name_msg));
+		/*
+		//		printf("id:%s, msg:%s,%s,%s,%s\n",pArray[0],pArray[1],pArray[2],pArray[3],pArray[4]);
+		printf("id:%s, msg:%s\n",pArray[0],pArray[1]);
+		*/
+	}
+}
+
+void error_handling(char *msg)
+{
+	fputs(msg, stderr);
+	fputc('\n', stderr);
+	exit(1);
+}
diff --git a/code/suntrack_plugcontrol_server_client/idpasswd.txt b/code/suntrack_plugcontrol_server_client/idpasswd.txt
new file mode 100644
index 0000000..1667c1c
--- /dev/null
+++ b/code/suntrack_plugcontrol_server_client/idpasswd.txt
@@ -0,0 +1,32 @@
+0 PASSWD
+1 PASSWD
+2 PASSWD
+3 PASSWD
+4 PASSWD
+5 PASSWD
+6 PASSWD
+7 PASSWD
+8 PASSWD
+9 PASSWD
+10 PASSWD
+11 PASSWD
+12 PASSWD
+13 PASSWD
+14 PASSWD
+15 PASSWD
+16 PASSWD
+17 PASSWD
+18 PASSWD
+19 PASSWD
+20 PASSWD
+LT_SQL PASSWD
+SCG_ARD PASSWD
+RGB_ARD PASSWD
+SCG_AND PASSWD
+RGB_AND PASSWD
+LT_STM_SQL PASSWD
+SCG_LIN PASSWD
+RGB_LIN PASSWD
+LT_ARD_SQL PASSWD
+LT_STM PASSWD
+LT_ARD PASSWD
diff --git a/code/suntrack_plugcontrol_server_client/iot_client b/code/suntrack_plugcontrol_server_client/iot_client
new file mode 100644
index 0000000000000000000000000000000000000000..db99f425c5dfceeb03555b1ab982c323d8094c70
GIT binary patch
literal 72368
zcmeHLeQ;dWbw9f+f^Av0WD9J*?6qu)NwEA8V{GceN|r6FwT)v$Afe>>Y4=H5ydU!J
z6UaE3h>vN>kV(BU4NM!T<KYkN0`U~u*ez`onCUPr?GT4#G*h5!Lm0QEgD6AFg2ncC
z-@8Y;`?QZFo&MAIT+P$D=XcLJ_uSvT@7}lf>sxnhi$)^EB}P9Wr6rntB%vFI7EaqF
zXd}(01YJRw(`V4$fQRjZ@<Z*$au#e=iQ!Rx8>32_DKGP3V#&QLd4X=LCpKT?qb$iA
zjsIWedScRVKQZY?WVulXO<c%P{dSd}@*C5BW7>~pStrJl$EU`oo?bn^pzK1MDlC<)
zD!YH~rd0jag`PS?_WCffWWO)KPv!ZmmS%0ZNB0-T%Wj=NOFdj#ok{nt&ZJgl(z)T0
zRkmG74sKZAUd*?z^~c?c_-c;3ciln@SKYVY`u4{^oZb1oC71r=d%yS5v;Wbm@>V&h
zc*;f<WzY00oFCQp>y#KZ()Pxg9x+-(<D>_qo7X@tm}yGSgy2g;@O>fphrr`_g5?1K
zZ9x$FVLbKnc`^k58t@i8!O{<)UYu7#@Y{gbi(`e@|8WSuJOrN?68~t3eJdtEj<#U=
zYXJ4e^>-oob0PTiA$U&+esu`0)@!|dx<c?5LvZ!J)Qht`golSi?5_*K5vFc@>K}02
zA{E_2a_9g=DxITr&T%a}l`4=kl6Gm(&F5f|PwsPEWteetG~^Bz96M#*nTNfqO(98W
zuA?I5hduM8?UL>0(_~rLGm=)(wF|D5wc!XOr%*sca>Ta!(>Xhnz6Y*Dg>=sCr>v7L
zqQ_(=Uv#K{XxL49|BIB&=W<TcrT)7MY1NgJQJUSCFL)j1lG!0rU8(J819k7{>D*$i
zYybTEsp{J6$m;3cX`y##AYF8wLhsHknS9Rawfiy-@)^kHb2?GWH?3<3PF0C|e=+P=
zer@Le>6Vybqfn)*qUz(2ye~gj`VO}97@gJFBc2|me^<sRd~U_`0kB)WU??Z``NTMB
ze7vew03vGpUX7P^|BSQ#q_&U1p7&(sf5O1|tW)?&12?zcF$33KDsy_tz|D34ih-+l
zf=k)Jmon%{pT8*bRObhmS$bRw*F*N2nho6ij#zBq<~bTSaC5vX4SY6t3c1F>=NR}#
z1D|W)2?N)kTwd#T1D|i$?>2B=E2{Z612^~ay#}s7DZFTd25#~^WZ?Q!%CjFa@QXdf
z|2Jyjiwyih17B?5hYb7@1Ao-OFE#KZ2F~Ats`*I+zud4tVc=I7_(=m-XE>KJ1CKKZ
z`I3PzGw@doyv@Lu#$!L7Jov+7lQAkiNc8aJ!5=+27PEdf0c?V3qUDqBO7qzpOY!K^
zpD9~@nj>_mC7P%-N6BmR^v^(VGxRyoI}Lpv^gcsh0R28gzZm*aL%$UI3x>V~`dLG7
zgC31c_x~Hv+YJ4)&^ryi9eSUkuY-P{p>KeG)X=Yo{(_<30R60?cS4Uwr~BUqz0J^n
z8+xaq?}FZE=zE~wXXsyqe$>#v4E+T|{|fZ8hTaD~8k_FFA9|ai-wD0b*NrLns%jpu
zpwZJy@ccYR$IrwPm9xvK^fuN(8S_r>bXQ_%Yrs>gRv#I|<KgGJD+!|Ko~u?Dsdd8Z
z0SCb$I?`CePqIVHAa5l4w=w*TID=TrUhS^f@R^83juY0A@(bEyt^R%6`LF+^WA42V
zEj!<F_(!nE88Xp1(Ov2De4|sos?W)Tf8(v$_Zz8#pLmD%9{rt7i3nZm<v8A58HJD6
z$55i;Aop=RaT?vT_h{p$_Zt(H$%8L=>zwm{4da<S_?J^L%d6?snT1p-uTGp=+D!Z7
z5$Y{3OjL*xl{4UraHLRqZs~Cyw@dM(+V@gP*__ojk-beNf2^@mH*BKFVHutTo`cHA
zqElrHeKgS8d%>3%ceJTAiFdKQJW`5AM^8s!y92h$r+k<Wc>Tove(q5*ZbA&zcf!Z6
z1xA}`!4@sckH80gobluB`2z5o{>GY0XV9O@GkPS3{OLr5=J|P#HI^=c{rm9u#sNJ7
z-5Ve5BhbsSg`ZsytXzzg-g=WtZ|bo}$7Yp~`{{D5;rM25k43osP_%sGRJ-TD9NfN0
zrJc$a{VjqdjM<;BzxC#;`r<`Do;*m?^Rx(av?x(2KO3!-w=67`zaOns^B0`L+230J
zerM%Oe(R~FBg;N4LsA2^l+mW@OE=U0+0|-qd0(fR(?2WkgFn$LRPOfXSdHQ61*4}i
zSEs?pAxg|EU5I?534cCdJ3$!x+n-b)slG{@;%c1B(f3s<kCxII<PvX4JdHk|jyH5b
zMj$&OqmWx5V^5!nwUm_YTX-+jyN0!KTCFX_+Cz$iTaoMMy!^h6Z-@8x&cYg0IlkrR
zsOBJ&z?#sx#NcxjF;u=0n(x2I$nnpSBmDQ{o$4(=+gZV!EQk=DBG_(FJZXRMuxV)~
zvVU(Bc9_TCho8zv)uR-7$cr0C+*tH@8`gM~sIn}c*c6G=rn9h7as2fVJ^o$z;(Meu
zh`#__<*<+vr&QdW(Z^Zv;Pr>~bOg8>^UHN|#&=6=`Buy!#&qxdm_x)v?%q2Tfv(2o
zubIR#te2A7Z>smVOs$*pe5{%ISTn0JSFz^O((}<{zKk97=I?$gwT=4otnw?b_T!%c
z9tHk~3cI!8RQc8}F9$D2*qFTH8wxo-a7y{yI2hjuZoIV>0dHks>k;E^Z_h!F_qTXC
z@}B19r|e(z=h@=~`Cg^^4d98$=$>nVt2MJ6(%&2X^PJCeLQ&u8s@zhv2b}oz@hgk*
z%{{wsh;JUkuMdcvopo+N(pMHeGySt^<<)Wg(8(8wf4fWpw_jPjes{;sH{aTIhv(3f
z!w;Rf9nU&N)x)y*?LA$0WQzmwm0eE1J)CjlJzdv#?AWpM=I*Q2_vQZKw5#OpKIR39
zTo(Jy-N4j$X{J)G4njT;`BlhwAP+%a^HH_>1mssCUxFNkd<}BN`Dzt|q~HCdT3rc=
z_ouo8vKduXBKPc}hLI(a%jPciF!gPB{=;f@y=v^ZaEY?J2G2(HvqoVk3QOSW1-2Pd
zl{g-?Nsj{C4oMyJ;*T{v9_u_D-Sx)nKk<GlD8CUrPr-)2;p5Q1iRZh(o>2L9%-j3e
z+{YU`56_7@+HnQo6L>EFxLWn@7dz%n%;|XSnaJZ$M>-Eb6^VZ1^*2-xaoCLGxn|Pm
z0<p@oIv)FG<nf0h{ja~_<<N@u^LU<uO&28Rsj5<h0bxKG5C((+VL%uV2801&Ko}4P
zgaKhd7!U@80bxKG5C((+VL%uV2801&Ko}4PgaKhd7!U@80bxKG5C((+VL%uV2801&
zKo}4PgaKhd7!U@80bxKG5C((+VL%uV2801&Ko}4PgaKhd7!U@80bxKG5C((+VL%uV
z2801&Ko}4PgaKhd7!U@80bxKG5C((+VL%uV2801&Ko}4PgaKhd7!U@80bxKG5C((+
zVL%uV2801&Ko}4PgaKhd7!U@80bxKG5C((+VL%uV2801&Ko}4PgaKhd7!U@80bxKG
z5C((+VL%uV2801&Ko}4PgaKhd7!U@80bxKG5C((+VL%uV2801&Ko}4PgaKhd7!U@8
z0bxKG5C((+VL%uV2801&Ko}4PgaKhd7!U@80bxKG5C((+VL%uV2801&Ko}4PgaKhd
z7!U@80bxKG5C((+VL%uV2801&Ko}4PgaKhd7!U@80bxKG5C((+VL%uV2801&Ko}4P
zgaKhd7!U@80bxKG5C(*S|1Avco~JX_GNRRSE$3>vz0t2UX?^iRzjBGzPfYrrmuY>L
zmX~UIQnz0oX#e1oYF<H)M*W5hbUS^<uV_Ihb^9FM{#!axofa+D_(klmWlYO+Ro_8}
zp$B!PRkvTL<svP|^Z*z?sVh9LS-St(+MfIWxayAwuxI*-)*saVRjq4xn$Y?Uy1k<H
z1|9c*T8!y=_;us<@;dn?j(hcl{9lti>@xWa=k_kA-yY7mcW{Hq|5prjZ`pEvd}Wu@
zm$q~9wd>l~wXa#VcKzp4PT$&f!)veB(5F)pqX=!}4aqQ#VU6|H#bY#57jKx_KaDUH
zqYI|?%~~A0DsQYtLyRsY-iHhrab^+kU$yvb;(f6epF_NV*5ZxC=SVF+mw3OZ#hWO>
z2aeGYqj|*Vj{zgk`Lsr#OSO12y;>J<p_P097!EO7KzyDVFyb#HKF4bDR;stJ#^@qC
zqR*XL`-_Rsqgs3sjqClT7GF%~qBAExMtu5CTdQ-Wf!?c5BYw?4r)I7nb-qV1GG144
z?Rc>#XY%jIX`#&l-h6x}|0=_J`EYzUFu$t*C^Zq|+>LKPbN%@E%=NJ9Q~PbC+xWu)
zcB*ik6@hiK9&MkN|DizsH^N@!AH+K}J{GX|d0Rw$uE5MIz4))<V5!%XJE2AJwZrRy
zza#uOGuP)`p8ZVxG2klx)c2q6#g8*{{U7t<%*1{B7TV1dRTF1APYu&csMO=rkF$u*
zAuF@^_+pv}tbZS$Pa6aC<<Dai1;1A~&l7<>!{(RmHwHc^e~RQH)IvdA<y>!EZ+iCc
zRfGG(JIaA(?n~;$jo|$a?i>ENX6}<0VF4`gV%7e;Dg@scf^QGO9pLfW(4JPnG{tG=
zeswSGn~n9!u73c$jTJ*4170ux=R@#+0N!HwbM+U%RlgGrwd?1fJsj&Quzue5;y2M6
z-T4zb(7Otc&fHHv2#Fs-clGjb3BgwYub2OZ5c};R_?Nvn#`^+Y6)VJk2zYay`TCj{
z$M-e=e=8);p8$`WhPr+^erVO>;TaV_I&**ftC09FD|_P{=ifp9<k>gTtGbge-S58w
zuQ%^^Y5RoUZ`FIQ%DW-<|LNKLHs=317+1aZe6cs)>3!x2tPfQ#3*li^2;Lone<=jt
z7lI%3@Fx0jzMltwS3VG8|D6#0Pl2oX3cfEt03P>4*Ze<@ao3yoABV*M7llV>p5yO^
z*pC8lQSUXsznCYl+?*`9Yuod*B1M*E_oXe@9-tK?1UL;iX=gIl-HyG_>dz@Gr?7%s
zbcg%<+mn=X3eG^f=sE?<&05J!KIaq>CzZDbGWk9`W2M}Dp=jB|2$;_fWgOQ@wXdmf
zVfCkTY0EAY>;smQa|;KkzhGw_D>a<W9)OFXS+I0#Ow)N6-KXJ)tSoEWo{pVct*yJd
zEQ_qJFYW5s*|P<3_pV#4t=o0$_O3l-b?>;Tvtx&K)3$9lZ|${uJ34o4wW#P8GEOeh
zy`!gdi?yzO?RC^YH0%~lz!^!qrfyl8bYIdcx^}^}vUYmf`}6C`>gnBSO;gpobBiLX
z*Y3+WNUE<`)PBg-N{-ly2s@L$$1yu74i(Zlx8H<RQb`jiy6B`}B9@b~U7HF{@-8b|
z93YQl-KUdFfgRh;r%exxJ(tW5)k3NKaLs68l(cJ*tdlJ|HAoI~M}uxYSHm0D1`_he
z3!YO3QJ@(Ms8};<%Noe$a|S)BV%{3Gb15)q_vH&UJz70C!4e^@;i8iwP?0bA#_1e}
zj`3pT{-~4rT+T_>dQVRTsR^Y1y9;TzCYvF5u;AD!D~bO`3ud^OPwuN7zM^R8fJvir
zHT9xOMNLZ4$pmsq=Nv5WRH}9^Ei4>f(`rTWt5>t0ILABl2DNGps#k{k2b|h<Ozp)3
zS=a7^bPK*5<QmqSQy8N5T;6rs2Xe#heZ%QYYE?R=p^na;Rcg2J+6L|7Aho9s<Pgu7
zZozN4%PADo`CN@+p{?L#Y~`S9Lm8Lay(HURX9RV%9iT1mt>AWNP;UT(DfqJHd-ywn
z@4<BhwzKIZdd(vi{<V7@_`&eXQ9CxIEcT0<ZTP>fsQX%Vbn&*z=LSo@&*cvEF~=$`
zM@?N_vOnKjuv{@^=~wtXXLtiDra%7<Wf^BfErb5*JKz_%Gv)pt)fJX}-^};Qe1FSf
zccG$w3bOx6U17N$=Z`Atx<pmkpYMCWsB!k6x>wQnD|}B4Gp_{s`wCEXC(QnQ|H5*c
z_T&87j^#eIt2<`a`JRU58tt#rQGIj%8m4<tQJk_r-{-L8dv5NZ{dxQkX#Y+fkneq1
z@;$rqSHEF`{@((o^3rro-4F3S5%&WVuLS4+8$eBezDHvDN`UZY9f!rk0e}8pWI4_Q
z*A5AG)bfuY&Hnjbie+oSKA8Uz?a%!4{T0ja1^k&mhMx@h^F0^KUN+P+*#BPy{P{kN
zWov-HVE<$AS63AJHJQ3MJ243mC1}q&%a>uJK3UnH@7GTLivHv9RcnX+`FHl1_Al%F
zd3|xeybjL5SDCOs|L#7bZ_u`*%`EKC@@+Jl{(P@@PWw-o&Zx5=%Xb6*eE&D@Ma6Fq
zUKlzK`*GM0bWF~lzuV76{ejQ=CH^1j{&}C^xa@xw16uk~{V^*@>47dh%jTGG$@gsP
t9O=Tt`SW|N?pZi@&r$yyoTqyVELiTJZPjn-y8a7%OPvOrYgVUJ`Y&lN9Pt1E

literal 0
HcmV?d00001

diff --git a/code/suntrack_plugcontrol_server_client/iot_client.c b/code/suntrack_plugcontrol_server_client/iot_client.c
new file mode 100644
index 0000000..569a68d
--- /dev/null
+++ b/code/suntrack_plugcontrol_server_client/iot_client.c
@@ -0,0 +1,155 @@
+/* 서울기술 교육센터 IoT */
+/* author : KSH */
+#include <stdio.h>
+#include <stdlib.h>
+#include <unistd.h>
+#include <string.h>
+#include <arpa/inet.h>
+#include <sys/types.h>
+#include <sys/socket.h>
+#include <pthread.h>
+#include <signal.h>
+
+#define BUF_SIZE 512
+#define NAME_SIZE 512
+#define ARR_CNT 5
+
+void *send_msg(void *arg);
+void *recv_msg(void *arg);
+void error_handling(char *msg);
+
+char name[NAME_SIZE] = "[Default]";
+char msg[BUF_SIZE];
+
+int main(int argc, char *argv[])
+{
+	int sock;
+	struct sockaddr_in serv_addr;
+	pthread_t snd_thread, rcv_thread;
+	void *thread_return;
+
+	if (argc != 4)
+	{
+		printf("Usage : %s <IP> <port> <name>\n", argv[0]);
+		exit(1);
+	}
+
+	sprintf(name, "%s", argv[3]);
+
+	sock = socket(PF_INET, SOCK_STREAM, 0);
+	if (sock == -1)
+		error_handling("socket() error");
+
+	memset(&serv_addr, 0, sizeof(serv_addr));
+	serv_addr.sin_family = AF_INET;
+	serv_addr.sin_addr.s_addr = inet_addr(argv[1]);
+	serv_addr.sin_port = htons(atoi(argv[2]));
+
+	if (connect(sock, (struct sockaddr *)&serv_addr, sizeof(serv_addr)) == -1)
+		error_handling("connect() error");
+
+	sprintf(msg, "[%s:PASSWD]", name);
+	write(sock, msg, strlen(msg));
+	pthread_create(&rcv_thread, NULL, recv_msg, (void *)&sock);
+	pthread_create(&snd_thread, NULL, send_msg, (void *)&sock);
+
+	pthread_join(snd_thread, &thread_return);
+	//	pthread_join(rcv_thread, &thread_return);
+
+	close(sock);
+	return 0;
+}
+
+void *send_msg(void *arg)
+{
+	int *sock = (int *)arg;
+	int str_len;
+	int ret;
+	fd_set initset, newset;
+	struct timeval tv;
+	char name_msg[NAME_SIZE + BUF_SIZE + 2];
+
+	FD_ZERO(&initset);
+	FD_SET(STDIN_FILENO, &initset);
+
+	fputs("Input a message! [ID]msg (Default ID:ALLMSG)\n", stdout);
+	while (1)
+	{
+		memset(msg, 0, sizeof(msg));
+		name_msg[0] = '\0';
+		tv.tv_sec = 1;
+		tv.tv_usec = 0;
+		newset = initset;
+		ret = select(STDIN_FILENO + 1, &newset, NULL, NULL, &tv);
+		if (FD_ISSET(STDIN_FILENO, &newset))
+		{
+			fgets(msg, BUF_SIZE, stdin);
+			if (!strncmp(msg, "quit\n", 5))
+			{
+				*sock = -1;
+				return NULL;
+			}
+			else if (msg[0] != '[')
+			{
+				strcat(name_msg, "[ALLMSG]");
+				strcat(name_msg, msg);
+			}
+			else
+				strcpy(name_msg, msg);
+			if (write(*sock, name_msg, strlen(name_msg)) <= 0)
+			{
+				*sock = -1;
+				return NULL;
+			}
+		}
+		if (ret == 0)
+		{
+			if (*sock == -1)
+				return NULL;
+		}
+	}
+}
+
+void *recv_msg(void *arg)
+{
+	int *sock = (int *)arg;
+	int i;
+	char *pToken;
+	char *pArray[ARR_CNT] = {0};
+
+	char name_msg[NAME_SIZE + BUF_SIZE + 1];
+	int str_len;
+	while (1)
+	{
+		memset(name_msg, 0x0, sizeof(name_msg));
+		str_len = read(*sock, name_msg, NAME_SIZE + BUF_SIZE);
+		if (str_len <= 0)
+		{
+			*sock = -1;
+			return NULL;
+		}
+		name_msg[str_len] = 0;
+		fputs(name_msg, stdout);
+
+		/*   	pToken = strtok(name_msg,"[:]");
+			i = 0;
+			while(pToken != NULL)
+			{
+			pArray[i] =  pToken;
+			if(i++ >= ARR_CNT)
+			break;
+			pToken = strtok(NULL,"[:]");
+			}
+
+		//		printf("id:%s, msg:%s,%s,%s,%s\n",pArray[0],pArray[1],pArray[2],pArray[3],pArray[4]);
+		printf("id:%s, msg:%s\n",pArray[0],pArray[1]);
+		*/
+	}
+}
+
+void error_handling(char *msg)
+{
+	fputs(msg, stderr);
+	fputc('\n', stderr);
+	exit(1);
+}
diff --git a/code/suntrack_plugcontrol_server_client/iot_server b/code/suntrack_plugcontrol_server_client/iot_server
new file mode 100644
index 0000000000000000000000000000000000000000..07464d9cf46e7344ede47397d560a30e73f84278
GIT binary patch
literal 72832
zcmeHMe{@vUoxd}agr9+gM4_VO5kL`1_#ulxtxQ57AV1U)ZC6(xlbM%fWHK|%yhsqM
zBYIpcZ4XmC+HDI<v1b=Jt$KDnE!pjAwB0tRZd(NEVOwP<!CH4~xAbURW+l#kzW3dm
z+?mX?VbAVgdtc7v`@Wz1{oe2Qe(sNV-+hm)-L%f@@i2M$*moFdebXGoFADrujM(_u
z3O0fH*){BHR)+Et{D$qMy^t4$o0Q`P?t>)16<!A@lrx2$lrlQWQc+e+%(%`$rDVJ{
z&VS1F#E?^dV#ujc%6>`+*LX^bUrsrtM}GanuV45{nGuOeDceWY(63druTVCjj4mn3
zmaf}>X@}@OG>@yJr315&kkaoC_)(r?y()xZi-_mO%X*Q&l%lz8Q6${9C=#lRgrnU(
zb%8)4*tvXJeKJ<R#A$am>L*H@x7^7l-Sx;1JwN>0hi8>P*K{Co)z7~$=W9QqyeS8&
zk8J27`*Hlv!KqBf6Y!XXk4<9nsiRGOY&wg3M1w@}t&n1<=Q-Txg0DtG#q5{4*gx-r
z&v(K5UGTp~Tmxl=*DU~w<+IWS|99ZEg_S_R=wiRprM<7fzOqO?KXs{xI<i=vH@M)>
zy3})r3ts9{&ruiq=`Q%cy5PHj7i;eU7yG3y`4IQTc$n*Ae~k;?<WkR9T=0o5^(=J3
z{}H%>x(cs*T<mwb;C>f8;DXcoS&W}WF8JLp_1y1b|7jN-)fA0ux!^y7gMqTbD+{1l
z{+%v)rd;gTy4bU%oe0KvvAErtumT}7WZ8jWCres(G8Wt(i`y(2v8*_YTZu$0!P*m+
z#jKvN&Dz4z5bLyK(Fp&aq>Aj=cGez?TTw>N7JThQ1RB*m93cqJwonv`b=$*eSGR5T
zm=U<~i~{iO?1stCC=1xJFzX6LP{>RZ&xxR!v;zs-><WYt$qpek76~V9L<&bO+l<<=
z04&2uV&zJ+JsAu{+o1=00%m(S8i<4+MEH0j9JSjSDh)*JaF<n(NjQo&qKJY9f<X&J
zv<D-xq{X_dF0jMe<K1?U|4$aUc1L+L+IJ?xyq$?)R~+GyWi&=D4A|iqTGbXy*hsrA
zNKd)tta;Oh#x>^B`Wu%G-!8d{nHyR+qfZi62emKJx_M0`7PVRfZ4nDqc67y}f(z3z
zEo$hDDKB&Wd|Y~jCeg9T5g(@x=f4+AvGk_rtCu~3u_pHeFQ%WyHp0iA6xcId_p+y;
z(<S#yKC$sQS>@n;VqYZjl)%sC97l<t5qOVy4oh6>F9>@N>YwOT&HtZJ@Nxz3Q*hY^
zD(+YCs}%c_3O-lCGYY;~!5R3W%Zq%(7Ln`Y6<kok@d^c3_o*`!T-~P`3NH6PRMC6|
zr!`Stixqr=1R+-__#_4QEBIsuU$5XQpSLUc6vh5C3a)Ogwkf#!eC$+kbv=wLxEKmN
zN{@om-cepD1;0Xqkb4#UN(JAq;Pi}_*OwK1h6EuGEBGfA{HTJ<cMvLmLBX$9>`y58
zH45IR;IkCGU%_h>{G@^#3Vv3>XDfI{!PR};y9z!>vA>|;>iEB?;NsQ8@e=ct#{acS
zJ>wNzymIl<3I(69*w0Y#>lNHk@C6D!U%_us@Wl$gP{CIyc%6d#6}(=-*DE;fE#!5(
zf-jLE<YyFose*4)@EaApQ^D!oKwdS5?`K21Up_YEW9f5@JvFrZm7{$=^9@;k0c95$
zyHNR2bGBk|b=vUOyg@$lSK(p%E4}_~g_rR%u9rctRrHC_8x?&D^fpDG27QmC^H^6x
zKceVYL4Q@zXF(rS^jhd%50B6NuZ3Q#=nJ4XDtbNiHbq|weUG9qhkiuSS3!SO(Qko1
zsOXK*z21@d>!8;v`mN9#6@3fzHbrlNzDLpTf__BN?}q-WqTdI7P|@3<dwnDE+o9Jg
z`u)%w6+H^QP0<t3_bB=U(2pqkgV0}9^oOAjD*7Ji-jb2{Pe89#^v^+WRP--GZ&UOy
zLEoe3PeVVV=wE^Us-ho)KB(wNpnFS4;{OfwT17t&y;0GhgWjg-e+PY!qJJCu5l5Hv
zV62kn#WgH-Y8HOK^s(auK7V#_4okm-`ITYpBzvzp>qA)yehs<YGcVxB@pqfEe#Tz>
zMlLs<=AWEjD8rC0OAkQKhFs0qulsO}1O4Rev(4E6d@lGr#~J1&`4!q@ZGNrx(j%uE
zCO^7w_N9gcufTo~zKs`}vu)hhJM2p_hjzcj*Mj#avF!VZxy`$7CEl6-4E3I5Z#HLB
z@ZmAO>(9<Z?q~5cSgK{4w`}G6ll<AC-LLZXL+1Y`+LQAwdVOd&8?HCAi1iLsu`Kyz
zwomHKJbQf_hf}vP#=eCeAbwu_eE5~%SBhU5e&fECdwx=H?q%5fW~6H_`HnfV<XCQz
zk6v?L@Eo3;Cdv9Hr>`PjPnTvhr`KljJo_Em-O9^YdHPo$IXS-t=_yH_N<Ef3wUq3C
z3j3cH*r&?VzYzAXLk^rrKb{|-J`c_Z(Z4)yUwNA1lv5qZG4uS!Uc}t7xeWdE@;>B?
z{&{!zX|!!0yYN|(udxpvK0N?`ibuGIrKVwz**jKy7H8=J<l#rmvHOgN4@=)jdA_`{
z7o1mSh)>+tq}YzSY_1i2v~Zp><>@7`!)~*h`jXoBPiTK;k-xWQJlkP-SZk)rkKFxP
zY6th(HYGh5KGd&IkS&dwx0|`mdDyghQ>SKQ+;iK$Dd|$!qTQ!pcY*oK($pWsTT1qo
zF*W@gZ1ugU4}L9v{21l_42^;Mv={ZkzvVmdqq2-|`Yr~!lVblRY$!j2VNCe5UjoK%
zX4AeaWM<s-U72U=(vQQQa%+U77@21__C7=YPW>&skASrUt0`ei9+kPJrlx;@+`cY+
z?kX(ro0@(J<;;sZW0QIZ{=P1q`CeUm5Mx2snWi`gkSDd@D5E@kYaU`d%E2w?h*hM&
z2^*f*fsMUnU+rPl8Qc?3Al<R^SEQGs41U#_$3Bs6OQlZn7_g)EI%9HQ?*PhHcN#0?
z`22AVYo+-#2%O@1QWfcp&wG3l`TU|ZTY<jMVEodU9XLNDJ@|{Y+1gIyB8?Xh#?AnI
zYbw}|O(I|N2mhx&9CG|Ku&22<FqEU?W<HK6-aq4h>|++=yk<={ikzs;fh)&8r&t{0
zea@P!DSRKTz6{?I^ac96uavb8BL0~3h2PufE3iH=+CE}UB2G(=pCe9y--<DDIdxr4
zeIe$@o$_9c74*R!ybQXBF=rfM9^D4JvBs#v{K)Lw*!vRl<738Gb^Hby2X(EujJgJB
zTp*9J#vZ`<L>uzPKaHzmZMq71ypMjMTo1@xm3i|HxW)5!!P}_QS(~ezwRu}5_%A#D
zu;BkcJnSjzhr47QxF4RA@a-o%Ip*<P!aK>nv9^cS5%l?f@5ws!2i7(8`^kd(jLvNr
zUj~MEYs{^JH5hY$^RIHPay_1X4)<vDd7h(q))>>!9^dg>sb1i7A$h+QwBu<}{v6sn
zo7O0_?NMNFew3Ro_0K{-3w`pLy{B@)g|EqHbY?2cW~TbHndUiJtfA?e$IE&%%|Tkn
z@!a;OjTCgkzXs{6z_Yjn&tj6L$8tA$v$-7fpeOBlICYA+1s5$_C?EKEQcryR^N`2!
zyp~z*#AcbwwAb&f^Pi$Rs2p>Q@|caX!PTi#j{)a-QJ%or<LmhP_~Qxu83p}`VS8Ht
z24T|(U-Z@Rn)j1SsC%PmFWOZ_{X=zq?Fnc7n}b*zgU<TL@pXI+q`DelUu+%hm36|8
z)<N(;ybj8CWaeP}Q=9NS&rApJ*EMD{Ga;wrxq3rm_U-Rg=I=EQQ~#G7{}I)VvP=zZ
zA&-#026d6&Ozb(~`^!0=^xIg^^Y<#`UwZr>$R6d_(tLOfYwYS^b}`=np2dERKko(4
zm&gwH9?B2WOX~%s4}Bo#DUAz;wdftx$LFBWx8OYDQr~lqjVe9|4~m!*D5hA`4C+&5
z9(xMcG>R?uM$%_GeCRndwA+77jNN^-_Z`~(U1yKE)pLxvq&;SCwZn;bJndD`-x<oq
zd;I6fg`Ou3Sl`J8^SpXsb?W2CCg1O14=0`tDKDNUWAx#Cp>I5sF|Qz*0nQ%sAD}%X
z=JSH%#La5XV`YYN#y#x?x<1Uc;+s)5`3$##Rr59+6K(i9#yL))PFYlk7&}!m4&+SW
z=%3fOdD%X+c_ohzoUa=gE6<~xIKX+zWpmJX865CEE43Ff*YRBa*$+Mx>lZM-561oz
z&yZckxTpgc<ol}vp9YWc0Y_CBi)3>SHpDH>g^aIiL5qkNf&^JApZh(A!{?nS<6{DC
zGO%XNBOmH3aMg*qLHE3V$ZCb(@5xxcYV>8*f}7y?NyH#dm;X;VEy22l7}Vcm9bd!T
zVr<V5?RfMu`sPoKPcLy%WPH*)1FaYDZ*4d>wEO$~-A}$l^5+QV9LqTG0DQdRxw0F4
zVJ_$4e)QpA0Vm#fLXN6Kyhq47?uQM<mG7Im$2@q)^c)*n<E*2Y>*&`ju;<1(5$pRD
z){9RWeSJ5xzSPaQKlL=_a0AO;f~57UW(C_J_V)XkzdC&%m9O!nA0oL3YwRM7gKB@T
zcfaQjeqZ75#kYb=x-XfGF$Y;X-jQXrHbNgqW0Cx3;CY2SXui{XpMgC^#>Z$q+V9zh
zv4_6C3vrzGG#o=)(((*Ip3TW~Ir=_ASAzd%EF6jllF6N+db`Iah<`qtU#r5k3u_a#
z*Bg$5^GRy{@R8@dq%kjvBK~>K2u8wI)HcJ>_Lvdxjzs2f4)m;=7rK5TyE7T+u#8nO
zHg1mN%hN3ro%%M!T8*t%;sGmRY^9HCvu8U6{Ck{1U%?FL%b#P;Kl{zUegt#AyNw{u
zhd-ko!MTU??QA69dsf}c@q6Ya?=|eeb}L4q;|c45aI8CNB&}o;U&oC3u}H{h4>`G$
z1GnE|?KFb1Xw(YYR%o^{KOA2*FS(GLEu_G~s4YFXeM7h12|mI>{>jZ)OP?@B`>33V
z>q>Tj6=-$0P)3|fiq{lQib%$WCPewzV6bo4v}yC!X2v!&ZQ8IE3sm#k*47Q1*E0IF
zNUgs|0Qb&Yyfjol{Li4fRm1;A;&1Javd#ER*xGHePg^0@+S$$4CBkfLz-FGAzE5sL
zO!_YK7r)8ndLX|E`FY4UArC`d{hztqi;xk>vygGf_aH0&kjqWR0)6&kF1HwR+ofFY
zGmzhaj6<G*+z(j+Te>_Cwy=_(S)Q4bYdAIo*qiU=a?7Z&VcaaTqjU2ah`X3DT!i`Y
zTLui1m0t$_gBG?8*m^=5rWglH4*41nc(<H;>oor~M1Itk&%*|v2lz$bM5tX40Xs||
zv>K-LO>a1O(R=8R-o^uez;*_0$M4byxm-U@t;Q*bzu;*&c&75u=}PZ&Z=FNU*c;#=
z1K(!;n9J>@k8TZ9{0GM$8rOKB?5R@kIfOsM<5#2TB7W?{T&{_v$dPiW04EE9^EL|n
z)^l%hKPo3KZ$|kU$8TH1!HI_^BzSm2^racl3}^;41DXNNfM!55pc&8%Xa+O`ngPv#
zW<WEb8PE)91~dbj0nLDBKr^5j&<tn>Gy|Fe&46Y=GoTsJ3}^;41DXNNfM!55pc&8%
zXa+O`ngPv#W<WEb8PE)91~dbj0nLDBKr^5j&<tn>Gy|Fe&46Y=GoTsJ3}^;41DXNN
zfM!55pc&8%Xa+O`ngPv#W<WEb8PE)91~dbj0nLDBKr^5j&<tn>Gy|Fe&46Y=GoTsJ
z3}^;41DXNNfM!55pc&8%Xa+O`ngPv#W<WEb8PE)91~dbj0nLDBKr^5j&<tn>Gy|Fe
z&46Y=GoTsJ3}^;41DXNNfM!55pc&8%Xa+O`ngPv#W<WEb8PE)91~dbj0nLDBKr^5j
z&<tn>Gy|Fe&46Y=GoTsJ3}^;41DXNNfM!55pc&8%Xa+O`ngPv#W<WEb8PE)91~dbj
z0nLDBKr^5j&<tn>Gy|Fe&46Y=GoTsJ3}^;41DXNNfM!55pc&8%Xa+O`ngPv#W<WEb
z8PE)92L9hNaI(s2dP+!-VB!&RGg;{Ism@Kg&?nDvZayLO6GM)}Oreh#@+u+wMETVP
z<-h+Z7bED)UZ<c`l)o^}xhWI+2~j>#=x>YsCJB9pkXHyPg-_hPn{ymQHSG2hr=VJt
zi*RhZ&<#<s#21UevRxO1-2@?J{10<ZdjNCOkEAaAb3zyCvkO9hN>r2;x=2sd{=X;s
zML&$S#xr7E{3-kWVti=nF!g`UgY1tUk29j1*Q{A(%x|*V!hxu<WNH1<`o(oimfaAt
z+LkQsUUI#Fq*rn2V;;6bP7uY!$GohyDDGoDMe&m1`K(mKe5{nod7O`zF*)D!@o`Mf
zi+mhYOD+UTfsajKa-J$M;!b38KIh|;m|WNL@ySf~Up`*W`lhLfbMIqQm|PFlQXiYj
z46#n;;}tA4Peo)sm8`!gK8?xsRrT_*Dkj&}e7u?!o98}u1v@I%!F>BGnOq<9@#!os
z##cT*gQbe%@@X()P3v3<`(17XaqgVuZuIz}=ZyzFCdZW_9IxbZH2+RLmF&#|-W+^1
z|CC{|d}RF}6!b5}_p)*(arwM(>_?9u2Om8i>OMB^B$g8EC(QUI>zPq7ewLy1<MOX4
zSg%*Zp7Jlm8wBnzuy=Ty&g8nnlfl1MVK4Uy62Bie9yT%_<a5obXY}}dfZLD84~qKb
zeni&q)H8bgALI3m#vS`gcA@Ba7|B!C-;bMOd^+{aV0#P3xr0w-^9%aL>92BD_`H<)
z+<vW$=t#GIl=juv<=g)Zs)tpwLY%CM<$s>r|1MX!4!lPWZ1nm=6V!uwTDU$q?Hauv
zUV)A-m@2&H>s;`aF8Hl3_}wn}P8a-17yPTh4W3#4zejw8k6z!t<5EvQ@Cs#|%i7*>
zv4016tu#_4o|naVt8&5T0<Tp4#r<*@`zUbAv#(&>Zshp%QR{Y#OFbQgdq=NhT`u+S
za;ayZ3;tCX{L?P@H(l_TT<|k4_-}z1<I{ujP_$oM@Oduyau<9(@JjTHTu<cw{tj+m
z&c@d|9lKcc@7*r-L|pLC0<S1Co<HYee+W3`vtNu88TVNi`v+b4e1+SWGh4j)^}~*?
z*MS@SF8|+7G`twk8Op~y`nmHPmwY}Vdu4wm`CR2PAIo{%a`ye%PCiW{t*c$~sdvHG
z11~neHoMqA#`7Q9x6ryz*S#+FSOPEHU+v)ak33%vix<-eT;lF^!H>A$FS_7AaKYc;
zcsaXymeZcSXeV9&2Auk_F#lfzH@HRqztU0~59Mry82@KPF%8RN<767Q&#!~DdKY{X
z;oi~vv=$e8wl$crm(<7D+z>O(KwH?f108H`4+9(q91KJv=1wcH-E5B%79}iUC++U`
z_WB?TSqZBnoV2ZkX?K~yNGxh4QBNplc0^)rfruHhV~M00=thOHu6V?<tx)~q;udCm
zI2twsi9}$RX+`bCF4mq1bXjJoyQ^y#TolcOrJZLQj@f3?N<3gCkd<k!YiZcL)?B-#
z$uybS^yga|Hg8x1xOvN+=Gyh5bbV6`Gn+Tv*4VJgylvgOt!rD&)`rGSYfYB46LxI7
zzj@P!#x>^B`Xx6J60xEx(jM=&lPX~Kgl$zf%}BT{XeRAI!Zy1C;Sui}m$A5&NW>DV
zd4yOTu|Z68L+fU9gy7cAYlz;~KwHFOopvl5QQb|mEtwR-Ox6~ThVn~;Jptl35D7nM
zsU^vHA{@2bRft*^RDq<8Eb@{KM=jfo+OdFYW?G?u9bl0d#*7{A$_vB$79BuITG0@C
zr5%GMnP(HQV_~(v_E<chkS>hHSbk=fos0#y$KnOdhk>qKX|^YWfoNXa(3Dtro-ukh
z7|27qtgfV$ha@AG6<1RW1cO$7%wQyHo584!=69g6=pvdq`PovZ<qa836foxW8cTL|
zBe|V<L!hhM?qPAeGhqcnCKRiOk9;*1CvYqpwSsmy76r#0U9sr!NI-~W%<K$ALr5vm
z7E9zc%-nDrEJNX_*`2gPj1Nl3I2`SuK_BeOYqv}#WZ8jW=WrSr(A2A#uU1}<nxe0j
z!O3VQu=bsau$^ZrYYw8RN(pMF4ld{p<Q3mF934}I_)+yFjj^s|2iU;0k?R1>C%IhZ
z&87~^9v-!D0S(cZNeD5j)+@7gx&jt?iv;hRg6`^$7Fx0T<gP9|&<2TRhRaTQhpA{K
z;;cRzv#t7$Xm@>EcQ_KN3x@>M(72(F)@NSU8Ax`r`p~W@>T{%>a7wTWCTT2iGohF$
zOIVQrIf%P>#AfxhlCpY?Ec~Yh7-ca&kL#^YvE+7!;43x9!&!SB4|$J@16|=DqQ+1c
z{?+pUPGy+*tR9bmF0AaMpJtbj(Dn;kAH3^3mpsRlQl86;Vs0z%NzTEKwiMD|p7%*P
zmyDDPkMq21IW*N@p5I7m<XO`@YyQ;)^$$4vmhrzVZlsjo4e;3Jmpq3TD%*k^I<lAk
zC&Z1E7ezq&o<Lg_=`YXi?-IE5m*<gE%I^&@;}>zQUiU$vvwi6=&n=~-a}v5_{?bm$
z?I@#f1yUbA-xTMZa(_<wQ*4<(Zu#{f{!<gBzdQ$(Qhu+H@uk0P|Kq~Hk=KU3n)v=9
zrTkt({&Xf#=>J7vl$ZQoBhOW(lyP9fFVP)RWl!Qx^_S<bQu0n4wx&IJ{`FLWf1lVq
zO1Y`P!JqHWzEa>X&vT`$F0e1m|FH0v{L6D+DVt=0s7LZAt36uaFVBaEr8E?>F#fj-
z{N*{al(!cQ*uwaI@SlR8*v1c^H=h^+h^x?E>Qep-Z0HD6`pa|azA^frg|D2OxE(&f
z?ic<Uk-r>YGOp~_0r-%Kj4#izj*63KKg!fg`b+r^3RQo39{#TI-z(zFI;5YJzb){W
z=jL&b<0$hi^q2bYaYJ><{N?*oO8EPwp^!4Jg#QaS6lt*pgp~dT$BEpQOk}f277S5d
z!%-365FdW&IkE;n8DGw8I=7U$b4T&7e~J?!Ar~Hj%ec~(&SZ-Duc~$|eFY8$D*JCb
CkAdR=

literal 0
HcmV?d00001

diff --git a/code/suntrack_plugcontrol_server_client/iot_server.c b/code/suntrack_plugcontrol_server_client/iot_server.c
new file mode 100644
index 0000000..b4b8c0f
--- /dev/null
+++ b/code/suntrack_plugcontrol_server_client/iot_server.c
@@ -0,0 +1,327 @@
+/* 서울기술교육센터 AIoT */
+/* author : KSH */
+#include <stdio.h>
+#include <stdlib.h>
+#include <unistd.h>
+#include <string.h>
+#include <arpa/inet.h>
+#include <sys/types.h>
+#include <sys/socket.h>
+#include <netinet/in.h>
+#include <pthread.h>
+#include <sys/stat.h>
+#include <fcntl.h>
+#include <dirent.h>
+#include <sys/time.h>
+#include <time.h>
+#include <errno.h>
+
+#define BUF_SIZE 512
+#define MAX_CLNT 32
+#define ID_SIZE 512
+#define ARR_CNT 5
+
+#define DEBUG
+typedef struct
+{
+	int fd;
+	char *from;
+	char *to;
+	char *msg;
+	int len;
+} MSG_INFO;
+
+typedef struct
+{
+	int index;
+	int fd;
+	char ip[20];
+	char id[ID_SIZE];
+	char pw[ID_SIZE];
+} CLIENT_INFO;
+
+void *clnt_connection(void *arg);
+void send_msg(MSG_INFO *msg_info, CLIENT_INFO *first_client_info);
+void error_handling(char *msg);
+void log_file(char *msgstr);
+void getlocaltime(char *buf);
+
+int clnt_cnt = 0;
+pthread_mutex_t mutx;
+
+int main(int argc, char *argv[])
+{
+	int serv_sock, clnt_sock;
+	struct sockaddr_in serv_adr, clnt_adr;
+	int clnt_adr_sz;
+	int sock_option = 1;
+	pthread_t t_id[MAX_CLNT] = {0};
+	int str_len = 0;
+	int i = 0;
+	char idpasswd[(ID_SIZE * 2) + 3];
+	char *pToken;
+	char *pArray[ARR_CNT] = {0};
+	char msg[BUF_SIZE];
+
+	FILE *idFd = fopen("idpasswd.txt", "r");
+	if (idFd == NULL)
+	{
+		perror("fopen(\"idpasswd.txt\",\"r\") ");
+		exit(1);
+	}
+	char id[ID_SIZE];
+	char pw[ID_SIZE];
+	CLIENT_INFO *client_info = (CLIENT_INFO *)calloc(sizeof(CLIENT_INFO), MAX_CLNT);
+	if (client_info == NULL)
+	{
+		perror("calloc()");
+		exit(1);
+	}
+	do
+	{
+		str_len = fscanf(idFd, "%s %s", id, pw);
+		if (str_len <= 0)
+			break;
+		client_info[i].fd = -1;
+		strcpy(client_info[i].id, id);
+		strcpy(client_info[i].pw, pw);
+		i++;
+
+		if (i > MAX_CLNT)
+		{
+			printf("error client_info pull(Max:%d)\n", MAX_CLNT);
+			break;
+		}
+	} while (1);
+	fclose(idFd);
+
+	if (argc != 2)
+	{
+		printf("Usage : %s <port>\n", argv[0]);
+		exit(1);
+	}
+	fputs("IoT Server Start!!\n", stdout);
+
+	if (pthread_mutex_init(&mutx, NULL))
+		error_handling("mutex init error");
+
+	serv_sock = socket(PF_INET, SOCK_STREAM, 0);
+
+	memset(&serv_adr, 0, sizeof(serv_adr));
+	serv_adr.sin_family = AF_INET;
+	serv_adr.sin_addr.s_addr = htonl(INADDR_ANY);
+	serv_adr.sin_port = htons(atoi(argv[1]));
+
+	setsockopt(serv_sock, SOL_SOCKET, SO_REUSEADDR, (void *)&sock_option, sizeof(sock_option));
+	if (bind(serv_sock, (struct sockaddr *)&serv_adr, sizeof(serv_adr)) == -1)
+		error_handling("bind() error");
+
+	if (listen(serv_sock, 5) == -1)
+		error_handling("listen() error");
+
+	while (1)
+	{
+		clnt_adr_sz = sizeof(clnt_adr);
+		clnt_sock = accept(serv_sock, (struct sockaddr *)&clnt_adr, &clnt_adr_sz);
+		if (clnt_cnt >= MAX_CLNT)
+		{
+			printf("socket full\n");
+			shutdown(clnt_sock, SHUT_WR);
+			continue;
+		}
+		else if (clnt_sock < 0)
+		{
+			perror("accept()");
+			continue;
+		}
+
+		str_len = read(clnt_sock, idpasswd, sizeof(idpasswd));
+		idpasswd[str_len] = '\0';
+
+		if (str_len > 0)
+		{
+			i = 0;
+			pToken = strtok(idpasswd, "[:]");
+
+			while (pToken != NULL)
+			{
+				pArray[i] = pToken;
+				if (i++ >= ARR_CNT)
+					break;
+				pToken = strtok(NULL, "[:]");
+			}
+			for (i = 0; i < MAX_CLNT; i++)
+			{
+				if (!strcmp(client_info[i].id, pArray[0]))
+				{
+					if (!strcmp(client_info[i].pw, pArray[1]))
+					{
+						// 같은 ID가 이미 연결 중이면, 이전 세션을 끊고 **지금 소켓으로 인수**
+						if (client_info[i].fd != -1)
+						{
+							sprintf(msg, "[%s] takeover previous session (old fd:%d)\n",
+									pArray[0], client_info[i].fd);
+							log_file(msg);
+							// 이전 연결 정리
+							close(client_info[i].fd);
+							pthread_mutex_lock(&mutx);
+							clnt_cnt--;          // 아래에서 새로 +1 할 거라서 미리 -1
+							pthread_mutex_unlock(&mutx);
+						}
+
+						// 새 연결 등록
+						strcpy(client_info[i].ip, inet_ntoa(clnt_adr.sin_addr));
+						pthread_mutex_lock(&mutx);
+						client_info[i].index = i;
+						client_info[i].fd    = clnt_sock;
+						clnt_cnt++;
+						pthread_mutex_unlock(&mutx);
+
+						sprintf(msg,"[%s] New connected! (ip:%s,fd:%d,sockcnt:%d)\n",
+								pArray[0], inet_ntoa(clnt_adr.sin_addr), clnt_sock, clnt_cnt);
+						log_file(msg);
+						write(clnt_sock, msg, strlen(msg));
+
+						pthread_create(t_id + i, NULL, clnt_connection, (void *)(client_info + i));
+						pthread_detach(t_id[i]);
+						break;
+					}
+				}
+			}
+			if (i == MAX_CLNT)
+			{
+				sprintf(msg, "[%s] Authentication Error!\n", pArray[0]);
+				write(clnt_sock, msg, strlen(msg));
+				log_file(msg);
+				shutdown(clnt_sock, SHUT_WR);
+			}
+		}
+		else
+			shutdown(clnt_sock, SHUT_WR);
+	}
+	return 0;
+}
+
+void *clnt_connection(void *arg)
+{
+	CLIENT_INFO *client_info = (CLIENT_INFO *)arg;
+	int str_len = 0;
+	int index = client_info->index;
+	char msg[BUF_SIZE];
+	char to_msg[MAX_CLNT * ID_SIZE + 1];
+	int i = 0;
+	char *pToken;
+	char *pArray[ARR_CNT] = {0};
+	char strBuff[BUF_SIZE * 2] = {0};
+
+	MSG_INFO msg_info;
+	CLIENT_INFO *first_client_info;
+
+	first_client_info = (CLIENT_INFO *)((void *)client_info - (void *)(sizeof(CLIENT_INFO) * index));
+	while (1)
+	{
+		memset(msg, 0x0, sizeof(msg));
+		str_len = read(client_info->fd, msg, sizeof(msg) - 1);
+		if (str_len <= 0)
+			break;
+
+		msg[str_len] = '\0';
+		pToken = strtok(msg, "[:]");
+		i = 0;
+		while (pToken != NULL)
+		{
+			pArray[i] = pToken;
+			if (i++ >= ARR_CNT)
+				break;
+			pToken = strtok(NULL, "[:]");
+		}
+
+		msg_info.fd = client_info->fd;
+		msg_info.from = client_info->id;
+		msg_info.to = pArray[0];
+		sprintf(to_msg, "[%s]%s", msg_info.from, pArray[1]);
+		msg_info.msg = to_msg;
+		msg_info.len = strlen(to_msg);
+
+		sprintf(strBuff, "msg : [%s->%s] %s", msg_info.from, msg_info.to, pArray[1]);
+		log_file(strBuff);
+		send_msg(&msg_info, first_client_info);
+	}
+
+	close(client_info->fd);
+
+	sprintf(strBuff, "Disconnect ID:%s (ip:%s,fd:%d,sockcnt:%d)\n", client_info->id, client_info->ip, client_info->fd, clnt_cnt - 1);
+	log_file(strBuff);
+
+	pthread_mutex_lock(&mutx);
+	clnt_cnt--;
+	client_info->fd = -1;
+	pthread_mutex_unlock(&mutx);
+
+	return 0;
+}
+
+void send_msg(MSG_INFO *msg_info, CLIENT_INFO *first_client_info)
+{
+	int i = 0;
+
+	if (!strcmp(msg_info->to, "ALLMSG"))
+	{
+		for (i = 0; i < MAX_CLNT; i++)
+			if ((first_client_info + i)->fd != -1)
+				write((first_client_info + i)->fd, msg_info->msg, msg_info->len);
+	}
+	else if (!strcmp(msg_info->to, "IDLIST"))
+	{
+		char *idlist = (char *)malloc(ID_SIZE * MAX_CLNT);
+		msg_info->msg[strlen(msg_info->msg) - 1] = '\0';
+		strcpy(idlist, msg_info->msg);
+
+		for (i = 0; i < MAX_CLNT; i++)
+		{
+			if ((first_client_info + i)->fd != -1)
+			{
+				strcat(idlist, (first_client_info + i)->id);
+				strcat(idlist, " ");
+			}
+		}
+		strcat(idlist, "\n");
+		write(msg_info->fd, idlist, strlen(idlist));
+		free(idlist);
+	}
+	else if (!strcmp(msg_info->to, "GETTIME"))
+	{
+		sleep(1);
+		getlocaltime(msg_info->msg);
+		write(msg_info->fd, msg_info->msg, strlen(msg_info->msg));
+	}
+	else
+		for (i = 0; i < MAX_CLNT; i++)
+			if ((first_client_info + i)->fd != -1)
+				if (!strcmp(msg_info->to, (first_client_info + i)->id))
+					write((first_client_info + i)->fd, msg_info->msg, msg_info->len);
+}
+
+void error_handling(char *msg)
+{
+	fputs(msg, stderr);
+	fputc('\n', stderr);
+	exit(1);
+}
+
+void log_file(char *msgstr)
+{
+	fputs(msgstr, stdout);
+}
+void getlocaltime(char *buf)
+{
+	struct tm *t;
+	time_t tt;
+	char wday[7][4] = {"Sun", "Mon", "Tue", "Wed", "Thu", "Fri", "Sat"};
+	tt = time(NULL);
+	if (errno == EFAULT)
+		perror("time()");
+	t = localtime(&tt);
+	sprintf(buf, "[GETTIME]%02d.%02d.%02d %02d:%02d:%02d %s", t->tm_year + 1900 - 2000, t->tm_mon + 1, t->tm_mday, t->tm_hour, t->tm_min, t->tm_sec, wday[t->tm_wday]);
+	return;
+}
diff --git a/code/suntrack_plugcontrol_server_client/sql_client b/code/suntrack_plugcontrol_server_client/sql_client
new file mode 100644
index 0000000000000000000000000000000000000000..104aa00f93004c3b3bd27e117a6aa038cb8f5605
GIT binary patch
literal 73528
zcmeHNeRx#WnLjfVkZ<`C@RLh00t%5JBKXDRV+hd%Fd4L#+MCJDO)@f>33DeBq%BeV
zR4w~drcmi4tEP0f52R|TwXJmB-AK2)Zfl=fwCdB^?j)eaYIm_#*J+8fzxUj8CTAvd
z-TFLz_Mbf$?mg%Io%emudw%D==iIqBy8?~tydDpehmU=qk<>TKLHwfOgSn$RezuxT
zWPWxbyMT>Hdl^otS6qG|%w#zMx^(z(lHF=ANn^|N9hk{d_D<zE(N?N>=`shECF7%U
zt`uwkh|}Ib;&_zhDdF_=S<<W1PT`T=5n*>k*vay=2uzl8d^9#XgJOKeWgXh+kR|ET
zvFY_xgzAw?xj3c_Ixv%^w7Us*6z5-hOc#pHqCYoYT1EV_6vJhg$D(bQ$0EyO(Rfeq
zvQQ`)?p(F9(oR%XIpdxU|1`(-8#c3f`^PVR=RaaU{>m@se)#vzTV6Qx#`iu+aZ?QB
zk96oDeMvvz@}#zpbNJX~wn+|9G4!#ytk)w3B=9BZWTv7ctE*h_U%24IF8GshSjzv)
zF8bHG;D=rCAG!FS0{t0sFiQEHi=S@;FIV(r^(GhnGf*fsu01aLm%HGDF8F;e_~%^k
zdtC537yJ&F_}_QYzrY3mnG0?KFU7ylMSrFX{+LUgZ@TEe@1noX1%J)O53OgV=C{qo
z&+lCDe{{iZ7ylQ#;6Hcq19fKLEIxka;^!MsEH$p1UGxvQ=wArjz*&48gr8FLz7&c^
zu`=XloTcK4xx_Qzg5U4rhnWq*CNp9st&XUjvXa53+E^lP1w(Byi<xFeS0ZlOsZcUy
znvQBo#jYLpwwP%plZhmA>g`r4+-W8g+l3rzZ@0oJD?*ShFguk<T4vI+dtxbRmb8kH
zXgn$#!?A>I3B{xpikaa=JPxk{Lih26+HBe3P`8EflhJsGXxP?cC3mp)4l89dG=#f%
zFgxB2g;YD_NHor(aVuqpB9SDu$4SBJMF^d#M4X$X5?h&_2yeAgq!6>>tUJ|-a3bdI
z37AtYkAxwmEOMOa;p*X#C~Pa-)y+bwL_1xg<SJ};$3ZzZ&aj}oD+Gry#>iN^2+}me
zy&<zb8V|*ycfz%RyR0r75w&;sq{94av-a)DD0Obdh$HHNdTdK1xezA_eRYMB(NLs~
zw&p8H4pVIvZ=p#I$D&p|Wmc_b^^FZRwdRV-D^}*KRac3O^)lz5uc#!nOkhr3YDfzz
z9n2?6l06(P6E#m>gZ6w6`w%%!+qZ#pb&GvAJsHds+csHFLtSp~Po*EkV^0~oRABqL
z>}6L9effOn6Awyz=)nZXA@Lk1algcK=p2W{_X)gDJU2*O%14C02mYsUOXu>mf=^TM
zK?T1+!Jkub@d(RXUr_MnivFt#UZvm}1z(}y47}0dMV$1UC65UTE-2zn(-mBO-kzu6
z>hq?d;PM%c94%IG`D{%1as{7AfH+nw_#_FU^egye1z)e=Qx$xZf~)+0Lcx((`J+|A
zWo}Vpr-G~NdbfhB>vyk$i=R-uk3Iz#DaG;o6#N{HIF~&NK1ad7s^D`KykEiRDfl4;
zKUcwzDEN5_{<MP2-(J)_sNl5s$>TW%zes{8Ur_M*3jV5s8w#FL@C6EfO2Nw&{Ir5E
zRPYZJ{9*-X;{K)luTby_3Vw-#Pgn3o3O-N47c01-;7b&Iv4V@Abi8%Bg445sJXS0C
zG6|yeD|n@XuUGKP6?~I|tLw%m6#NQBzg59kDtM=YU#Z~T3cgCg=NrCXjO_g9!y`VH
zewnd-BRiixH0U!?b&k_$JB{?1@nL;-`taJc;hq07*~k-Zr)PNm+38-!+qgU)a=9W;
zf?T7>(;&Ag@=VBgEAkx32Nn4|$j21<BFMvvTn^dm8SVcP$mNQBDdZYOu7upC$SWY<
zt;nk&A5`S4As<uZ>md&-at&m!ceMX?kjoYM2FNvvya95XA~!?6Taj;ud{B`;3Hg{J
ze;V?zBDX>I`bPV2hg`16w?nQ`<T&IuMNUG#TaoX8d{B|^gnUeqKL>eOk?)4=EgS9s
z3y{kd`HPTi6!}Y#+Z6fBkndLH2O%F+<cA<1Q{+b=4=eIP$lh_I{eJ^;xgrlhu2JMC
zAh#*<laTLL<nKW~sK`Hne9Vz4?=NJ1$1lS9x{nPE`TW`8g)IFB?w<@Tqc7EGeP}Dg
z*_F%fe+nnZPt|Arj6L;QE;pC%FM0o<?KCr{rH4>1K)IH&w+8VV3i1mJPS$5busQAX
z3^3exWLK<@wf86GXLh|<J>{<53(i#UeHQw|u&p^=pKar|-n=dKIkNMg_`Uw_WR`sw
zeYTcwSmXDwE8+JA_F8?m4>r7yL4URivA>GbV13Q4<<r)@JK3Kd*?Ekw4>Eol&&bXn
z<b7r?XGe!-v25mY|Izu=**3$&f|*(VELOzq5cpzvHOGuO>2C<XeZ&v7x3V<p3=17k
z{~Y2I+>B2zgpL<6EWqi<`P&a+W3r<e6MdAis=L4!_d7Tzjs0R@W}zqT_4Xb2K=%xE
z$tJUx?cn_wPCu)t-;MA=efu5k9ANBPHuER2p)#`{Ht1u>@z>mh_JaP{T$=ZN6sH$)
zQVbsdTqkb-wDf!M^DgZ9I3WKNGL4U959Ew*)}@On4%?GHd4i=+IAh=AHOkY7{dmS#
zHn3i{`#huV{&Vx~erjI`Zhy$qZ^D0OzEgjL>VltE@I&<xU<_P1^Z2iP9&<lD=jS6k
z+35Vu#oW#HXEWdNW;3<3(wT30v$@2$qj*M~o%vQxb|?`zI=^?p2N{&CjLpcPjq3BS
zW!om^a>2~j8k*}TGh1O#IhCpBb5CPCIIizF=I}V99O#>yhW>u9-<c=kgn^Sih%tA9
ztubi)3(@x?iepB42(cJt{>Rbh<3?FEN)O5!lwOpzD1DC)`DUa^_ayEYx(AUn$0_IF
ztGSK%xCOCZ#^d`ko^jr3od8}a##fyfX>L4z<cf&pC~OYG2gU30&&$v2e&Dd*hI=iT
z`A$t1b49O%jxy-3BA$djcvv$(=GoTjg&yX&33e0@)xFHKoBM5rU!QlN9J%jhEW5z)
zukjdc%`kMxkCP|fftO*6=l9vg_$J^K!z_k8gUw2%k74k@`$L|62{?`U`4TbXd46{0
z7R({Wbl1C>L-<4N{ND0Frg1qr<3EgiNz*!%^DRT(cn*)$vh=$x-ou&s$Qz%Lo_}Wi
z;mnBzY0ve2$Ekn12hT^}G*;G+v387uZ`3oWhee&8o6eY`ZlJzpT$b_}^Oenf9l7ow
z^)-R}>O1}gl$jP`gZtqRBf0%&A<pqQ$Dz-YTLRe=W*|Ep4rGTq0@+MUAp1IWh=T<*
zA2jc8*As8Ntp@)7NOJ?dx1fi7y>!?&o3B@%KE&jkH82F6a;Zg*XYkzgOTaSsOiY*e
zi99CxmH_8(2)Gyc3Bn$obTsqm4V+^>2hdUT<^?a$8-BldC??o`8+OAei7$_F9?z4L
z!1$a3pWnG)b-vy2wDWiljLYWMPChz==5_7vqwMr&UmOCD!v_M{@=oJ}%-S2Bdlx!X
zpMQpJYs5Ou`+*;t?_(4*{A6H5oIN{|qfa8UY26>brk2m4r`73`_@dkiUCM&F%RSlL
ze)PW==L0x*<GdH=Jveva+=+8L&POj>lRJQOKhC{4AHcaA=e;=Z!MO|P&db&ymYJDf
zO*)!;Wztdnewv+m<%{|87@e&jP;7&=$0&F?a6T3h-w#E6v`=JSx#1}J!*5&oy20TA
zzJ~}07i$^Y`qmlT1HZytVQ=YQ2piNHt#vO>I{FaVy;vAS=0@=JqNBq;<KHX!ruZ`T
zXsZuoHxQq-sMk7t_EXHL!|%_B&~7k>^#JR|O0ljKwPBp#0(sB}&TkB4pAcihr@&w)
zJTX0tIU_$Q;0AIu1Ab$OmD}_?HeVAqL&O7gH&aae$Bl4(%tfozA9VD;Ql#HN`g?^w
z<_!ts_|G`{_ZR73NBR#4ea!KCsn5>mWB6>5eiiBO7W&ACYo)&7=x;01uOR(<g+6j;
zxzzVN`c{$txuk!O&_|x(_ofqntD}Ewk^WTD-zD^slk=p0pQGPYr0*g9okAb^J4NdE
zJNnf^pYI#s|GhKN-!Al#>pX`hIC&=XX-MQ`>}}-aqgyEln(-NTCf#q(j>A0eEW{QN
zcAyZus|?uwLJVt2FtfK1t0wG$LhNg_R_-pu@KZ9FxwjAtQ6An?i1BgmD#ThzPprMj
z_bfdZ94k|v3kJ_m`@oYQ++}<du%DD2ru_aKxT5`e2=&auiFg+B4&?VYtl57cE`h&}
zXSK}Ez(~f&Mt-|1F!IJdfsxnm4UC-J9T++BKwxBeZ(w9-KianggFo<j#MgQOUt_&}
z7x29%;~O_H!2NmBe65B5ACr6lYxn_Y4d?eA@Im0DLw=Zle)=?IzU~(7FXT_|FD<AS
z>@S1!`To)Xe9Ril48HDv8ErJ@c(xAmHG2y7YSiCdTbs?`T!nTXE5?5U`|dF9SBQ)D
zvu~n}o{3L>eF55dta!#W#8}G)64Z`1ssDiJ3u_b2)e&`{>_wY+M&IMfl=HaHC;O{v
zvqOmEb@-v@uY5oLg?UallOFax{;UGMiI91psORSr&njWyZ8ZOgeKpyv#k#rHSvNf;
zVj@2CG4(IxF}?rikBG^*I3Lq;@~^~n5_Y9xx*mGhQA~(~^K}hkx<<rA_l?{5`$zja
zr>L)gcj;>(>7kzxN&|fk!S^uDGy20D_q30m52$W<khlKqZ^0jahYY;#^9`KDeL?e&
ze8e1Ah;g1Z!1++dIpETFndrL)C7kd%pm+|UF82LBp8g7+lfQ=#%E<+jF#cL+{+%47
z{B!cmGf28+15ZL%%`qNN0{2tGxt|t{7kQ1}j6<|W5TAI?pmCpo?>8_;b$ogMeV4%h
z_<@JuAMb}TKX{&*&9+sa4IlMROvA8u^3vfZZ#zh~;|6w9Y{<2rqNKSe?igE?9wA)e
z>^9L(<52VU`@naN<mMLND~|)0_x#PMEBE{!kGSU>fp^0;&u!}>&h3N1iCYFP@@;)i
z+XJGl`Z4SYG+wL)L*Jyj!`YZQ=qJ0fftz5b&cRnmR_B0t2j_Gj%kgn81{bG)0A0>+
z(Rz>qF2{Hw>IGx;FG0Vv24+z|%6xv*Tr4JCg>weE)cyEL;N{?ro<|Lo@3zz&9@$xa
z7{5#S?-Ti+BXc&R-=TaBqkDz>I@_Q9<)6?`5$^Z&HB<leJVgG<w|qA$-;2`sEIKyZ
zp$^Nq+NiLNYa2FQZ(Q4r?|3NUp)TwCNqA>%b2ag0a`6(w`54Q@C(=ByrNX{?Q*}$r
zEp@kXgN8W17#bm?%d)A51;&<!y4$+!4r6hh)gHo!S)-xu>gvYErk468=!R|UiKeLB
z;$V&w$W_ZL>Ho^gtFGdHqlpwRySF<vTq9UxS<|g8H#Hjki*ipl<Un)t#%4aQEfta5
zCb3%QlWsH-H(GkaVMNv56T=NpebTYzYCrF@C9t7oV>A99D&Y(~*yywen?#8=I+_ID
zB;*<)*9g5Dfwv@Lp(OOTIF4^Kx}vs?&&Ec3)QUyyYYcm9wA+ZrZ7Z3oL@+nj);5s;
zh7B!&=AhBAA-K`7t+<^?8jDl*QiJAYsnMN4)h5?Vjc~+X&aYMcx`JP?;MbM>dL_TE
z;@7K|7&lipZVt2<i#Ke%W$}`w#-a*)k-Sz^UeUhPsHm*^7+3MpAwNE6C|1O%i1irs
zQQl#g&j+QMGaalx5Ui`gI9mdZf!g5597G`jb=ARuxo%@~Q+1FiT2xVS>#~Z9E}Rjw
zqGJ8k6%|pO_M#<5b&HX*&GxR8v95VzljQZ5^?~L9C-yob!`Rqd7iczWZiTK<7ig(9
z8XKA#f<_fhixaoOzxLCuKqKM<ME>8#$K<cD{TQtOrp<xoTPF#9^)C{n+0@c@&4HH9
zjX{Sr^f$)uhD2Q`6)N41q^0h8&Y?m|ErREs?g;*3z=&9PM8g(Fo-*zT#d<7f#M?XZ
zcN(J%&^W1IxZ?lGPhJ*1yG%3N)VR5xn4)q8%8%-IsX;Ma7f)=bL`+4yMBOM6&t@J!
zvdT763A#q(M$-=5^CBL)`|~+wI7#L?-*?R>#DMog?1DFQxlWWZl%GNQw<!0Zd=2H_
zp<MdAT<$rP%Td0D^6j^BIqX^N;{VL$7Nh)^KjEby%IRpM!*gddE9<?;bN-b19K&xa
z_SmUhZY4EVpLG%GEyZ~X*mA;f5a!2OhCcC|kRJxFL7dBh;ddo$rx_2IJ>sj`>)r61
zU%$vdA(LG%&QC!HpAq?C;QBW>8-YE8xM0`%@RUa;*X*6--6{<6yAT@&V<#~t{`aoc
z(@sySe)tK`BaeG(_CDtE-v8_0P!Eft^D53izMaeUPeG-6+Tfh(hu`o%^18QX?@8~z
z6JFm!A9P=u#(!v*p})>-E>{Ot8821!p&8H&Xa+O`ngPv#W<WEb8PE)91~dbj0nLDB
zKr^5j&<tn>Gy|Fe&46Y=GoTsJ3}^;41DXNNfM!55pc&8%Xa+O`ngPv#W<WEb8PE)9
z1~dbj0nLDBKr^5j&<tn>Gy|Fe&46Y=GoTsJ3}^;41DXNNfM!55pc&8%Xa+O`ngPv#
zW<WEb8PE)91~dbj0nLDBKr^5j&<tn>Gy|Fe&46Y=GoTsJ3}^;41DXNNfM!55pc&8%
zXa+O`ngPv#W<WEb8PE)91~dbj0nLDBKr^5j&<tn>Gy|Fe&46Y=GoTsJ3}^;41DXNN
zfM!55pc&8%Xa+O`ngPv#W<WEb8PE)91~dbj0nLDBKr^5j&<tn>Gy|Fe&46Y=GoTsJ
z3}^;41DXNNfM!55pc&8%Xa+O`ngPv#W<WEb8PE)91~dbj0nLDBKr^5j&<tn>Gy|Fe
z&46Y=GoTsJ3}^;41DXNNfM!55pc&8%Xa+O`ngPv#W<WEb8PE)91~dbj0nLDB;Nvi`
zXSSp57o|rSe<&(ap5}ELrik`U)1AsxA;&75%DF=BA8{<t7xDyAo+rvfqWyxR_V+%_
zB?$Ve=x>~8&z$8{#tZpr(LPDYej!g5@;p(VBT8BLMCDY@iBFiZ&N8P#(7;4@Y_8N7
zjwPNE9m{b|5JXKB`m+B&=bZ5X=BghGd5^Hq30cN*TF8cI&k9+DC%pgliX&nk_Q`?&
z^;~mL-6BtP=@9#W#e<y2K97@GTk5R#P){s%n{3eK|0@RSYiqAI7S~yA(NNr|T2Z;8
za{02Vm6t`VwyG69RZ9f)(Uka@hpm<im7?lnUKT8g`&e&Dyez-ID{h#Njbn0MFT}?)
zx&9a8XEC`>7UC0_Twe?EiA=8Bh4>_PN^TrVgO5#Sa-UOR#5sk@`?wIF%KB!hh*S5m
zX-w{qYO9Z(&HBW?S%^<(kxNxX`kBF=E{V@%a=%rrd~6nz`)naTo5^**5I=|Yi+!;W
zpTp#SS%}YNy<&YS#OJa5d}Alx$K=z&s5WhzW$c~YDB{$deROR8(DR1}Ga&QI5QcMj
zIhKFN&kXi_5pNDYmVb({R6NrEQ$_Pj{d?I|CULoqI{IVt$HB+u!?KU;cQR`g`zX}-
zA^r3g<<CmAepLJ~6ve+5`V@aLUM+AY2gG}2%;9Y=llzK*Sy1T9=SYd)j*5qk=7V@l
z5`M<!=N(*sEdH?YFP~SXe<z-?`G1)E8H+pmGgzi%K8(gG{Xd6FDLy3+_Z8*8gU@4o
zit^vV&t~@(&6hKeQ(5uzmyFYYnT*6K-R4*7zfh$A3z&J>3|5Sjw^HLe!Mho|{=Coq
zypt<lH|WOo;QlRMH=J>eT_?{$0?g!n6kaZI!B@NBPve1j2J$M;vsi8#T=ciN;A>p)
zK8{aii^Y7^iEtkPJ{`Xbir2RXUHlw!!T$|EL=5;TUO)c<`ZJV$K|c5YnEM&clV>2)
z@iUG)b@lpt;M0kpafR#fd%$O?ilROqYNh679`G67vG;og@bVIV*1GuF=z@m`_l{i;
zJ6!ZX?}9(*f*%H6iihvI=s)Lzzv_YyxcEQiqK~bsB+ozL_~`yc_c<LEF8Zro@Ecw5
zPXRAA?{U)ij@_qHq>p(o&htJO|NC6<!{mqV7r9P?7doB*PV-Xi{~7LQD!WhofbJJB
z9Dc<0$KEf;g`eU)e}(&T`cki_T<|}+;FEC!mbx#N0528)>~W>_uXORV&IOOT;9qpX
zA9lgN!||zXld~Y_pWmNx(SP0r|8L-iN~EaIav5)h3tsDj-{ykf3A|Ll_X97L&j(!e
zzw6@v6&L(4*2z-y{-%pQYY8V)Rh0>LafF#>s4Z%yLLKblUIsV{I2?+_%<WcatJxkW
zEKXQ5Wv6=D+bhE?VkNDPsGYKsW~$2!#}aYNhM!2n?1&}WLNPOvN+fMF)B}f!uI`wX
zvLcnsOKX_z(RkDhC6l2YrWH>mcd+(ksLL`VJzZTpV4_GSG*bnt_O=+hkHQX7ndZ9Y
z>ZX7h*idJhkm@&VHUsMgxW2BLnRT~rsBUVgWoCWj#+vFzbK|;oErFmJtgdMcn5;9E
zh}-`9#)g_&b46v<Rm@I=w^}I`Y47ey6{=V<D_o$`wS$66T3{iZh{vfl7H#9G6RBCX
znpw$YB58Jp;*nT1-oZ>O5=w=bol3^6cwv9ZXgt-fLT1B8(@sUAakIy^BCIPEjWefD
zIE^PtbY_Cr2pHj3s;e%m%Pt%r=Fm<!aamw6+#90l3B{s!TB;#N7g1#d9`4?uB79ci
z0YeWX+)y%QQlxp6D^}8IQ;Ds4g!t|rJ6f~Nw)62P!*=(m4_Jg!i2`yUM^%sAsZNU3
zyggCaw?mkXEVVFIHr_Oq;0*!B!(H8~KMoa+lu{yGs1r%_6r=>tTaXcKsujs;$Hxve
z8n=+#kw{W?7RRjsOCrHx(PT+0e23X(BWp~`8V5%T#Ul)NqFpdiG%<xEXz#EJGdQ0+
ziDU^5l&)E*Es-o3mtz`gZ%2|_5i^<CZkKT3Xl?7Uk~>PY%6mk;?GSXxwu%C`DT!&=
zR&TUK6#Ry>>~N^t0wc(yjuM@j4Z$XJbn(J`(9#tQwZ$yfzC9UD6_Doy?r=Kx7M7_M
zM$d{J65Fw(wW?GIW=B^do}WzIlelfw8Rs#|<+UI}$8Wop3U?CMC7jcAhf0vsp0qw9
z&sn9tqbn6^Ly23Gmz}bP)yGP9v&wiPWmR^>dn(&{qOr)bXhcBOH4V#X>)>sjA-j`R
zMs~#E&nZ($r{xYSX-5<B0>MOE(u#%1K-9WpDOO3uvC5Ryi!1F7XiM<rvC`@kyFq6J
zwo-B|oNd9ekaai?bw$JIH346^RPqiSXSk(UC3dGSY#t?^6h0nA-;J;Z<K2XFtQHkn
z%I`{|nd{0rl?!pww;E|L-%rZ&Vp38LJl+%>t01ZNy~2?!jRI}@EnRrjL3|(IZe;&o
z6%|>^?_PME;D`K<Bt*6W6?!Ep?VlDESuPfa^gRrZuFl6Ll=8dN%>tM9^8KkS{jvdi
zbP(6-@o5P3ZAz-i_pGvv3uPI<)RW~_w9~gPDa-e<vfL!>DSpx^9{-)dh*N1V-`mPk
zes7cgOM5x~&kOq+lyu1VyRwwu`^cUijf?HS1dKS5-y7w7U|Gt3pu&&h`M)2iYA@dx
z%W^tRnsOAq-eddFrrOK*%CdaB=;7C|_@e4VI8}T3{#ll@i}Z`*?-%xxfBBwTmM4o0
zB!ANFp(1<vK3kSSsVK@KckFvb_VT^AEH9wJDMxYtgJ_$EQ_?KokN1x_M#cJ4mgVzM
zJ6o}r@6iwah4!z)R^FS`qkM06MA)Ae@yq;@{mMKTf(@zU;}`Gc`^B5`_2g7Jq`fTP
zK$~hW-`}4S_IpJC(uK5><$o2~%lA~h9>;LHObp>b+DU)!p+cC9U;fU&&*#`r_+RY*
z1Y6Qvj#E9P{UQ}aT@FVri@M+zM@0Xt#UC!vK2nEM#xL({dY>v|=Z4~PYP!?IR5@`1
Ym;Fjzx;;zTzc<Ix6k$m9eEbslAKsf_*Z=?k

literal 0
HcmV?d00001

diff --git a/code/suntrack_plugcontrol_server_client/sql_client.c b/code/suntrack_plugcontrol_server_client/sql_client.c
new file mode 100644
index 0000000..db3c0a2
--- /dev/null
+++ b/code/suntrack_plugcontrol_server_client/sql_client.c
@@ -0,0 +1,373 @@
+#include <stdio.h>
+#include <stdlib.h>
+#include <unistd.h>
+#include <string.h>
+#include <arpa/inet.h>
+#include <sys/types.h>
+#include <sys/socket.h>
+#include <pthread.h>
+#include <signal.h>
+#include <mysql/mysql.h>
+#include <stdbool.h>
+
+#define BUF_SIZE 512
+#define NAME_SIZE 512
+#define ARR_CNT 64
+#define DEVICE_NAME "KCCI"
+
+void *send_msg(void *arg);
+void *recv_msg(void *arg);
+void error_handling(char *msg);
+
+char name[NAME_SIZE] = "[Default]";
+char msg[BUF_SIZE];
+
+int main(int argc, char *argv[])
+{
+	int sock;
+	struct sockaddr_in serv_addr;
+	pthread_t snd_thread, rcv_thread;
+	void *thread_return;
+
+	if (argc != 4)
+	{
+		printf("Usage : %s <IP> <port> <name>\n", argv[0]);
+		exit(1);
+	}
+
+	sprintf(name, "%s", argv[3]);
+
+	sock = socket(PF_INET, SOCK_STREAM, 0);
+	if (sock == -1)
+		error_handling("socket() error");
+
+	memset(&serv_addr, 0, sizeof(serv_addr));
+	serv_addr.sin_family = AF_INET;
+	serv_addr.sin_addr.s_addr = inet_addr(argv[1]);
+	serv_addr.sin_port = htons(atoi(argv[2]));
+
+	if (connect(sock, (struct sockaddr *)&serv_addr, sizeof(serv_addr)) == -1)
+		error_handling("connect() error");
+
+	sprintf(msg, "[%s:PASSWD]", name);
+	write(sock, msg, strlen(msg));
+	pthread_create(&rcv_thread, NULL, recv_msg, (void *)&sock);
+	pthread_create(&snd_thread, NULL, send_msg, (void *)&sock);
+
+	pthread_join(snd_thread, &thread_return);
+	pthread_join(rcv_thread, &thread_return);
+
+	if (sock != -1)
+		close(sock);
+	return 0;
+}
+
+void *send_msg(void *arg)
+{
+	int *sock = (int *)arg;
+	int str_len;
+	int ret;
+	fd_set initset, newset;
+	struct timeval tv;
+	char name_msg[NAME_SIZE + BUF_SIZE + 2];
+
+	FD_ZERO(&initset);
+	FD_SET(STDIN_FILENO, &initset);
+
+	fputs("Input a message! [ID]msg (Default ID:ALLMSG)\n", stdout);
+	while (1)
+	{
+		memset(msg, 0, sizeof(msg));
+		name_msg[0] = '\0';
+		tv.tv_sec = 1;
+		tv.tv_usec = 0;
+		newset = initset;
+		ret = select(STDIN_FILENO + 1, &newset, NULL, NULL, &tv);
+		if (FD_ISSET(STDIN_FILENO, &newset))
+		{
+			fgets(msg, BUF_SIZE, stdin);
+			if (!strncmp(msg, "quit\n", 5))
+			{
+				*sock = -1;
+				return NULL;
+			}
+			else if (msg[0] != '[')
+			{
+				strcat(name_msg, "[ALLMSG]");
+				strcat(name_msg, msg);
+			}
+			else
+				strcpy(name_msg, msg);
+			if (write(*sock, name_msg, strlen(name_msg)) <= 0)
+			{
+				*sock = -1;
+				return NULL;
+			}
+		}
+		if (ret == 0)
+		{
+			if (*sock == -1)
+				return NULL;
+		}
+	}
+}
+
+void *recv_msg(void *arg)
+{
+	MYSQL *conn;
+	MYSQL_ROW sqlrow;
+	int res;
+	char sql_cmd[512] = {0};
+	char *host = "10.10.14.77";
+	char *user = "iot";
+	char *pass = "pwiot";
+	char *dbname = "iotdb";
+
+	int *sock = (int *)arg;
+	int i;
+	char *pToken;
+	char *pArray[ARR_CNT] = {0};
+
+	char name_msg[NAME_SIZE + BUF_SIZE + 1];
+	int str_len;
+
+	conn = mysql_init(NULL);
+
+	puts("MYSQL startup");
+	if (!(mysql_real_connect(conn, host, user, pass, dbname, 0, NULL, 0)))
+	{
+		fprintf(stderr, "ERROR : %s[%d]\n", mysql_error(conn), mysql_errno(conn));
+		exit(1);
+	}
+	else
+		printf("Connection Successful!\n\n");
+
+	while (1)
+	{
+		memset(name_msg, 0x0, sizeof(name_msg));
+		str_len = read(*sock, name_msg, NAME_SIZE + BUF_SIZE);
+		if (str_len <= 0)
+		{
+			*sock = -1;
+			return NULL;
+		}
+		fputs(name_msg, stdout);
+		//		name_msg[str_len-1] = 0;   //'\n' 제거
+		name_msg[strcspn(name_msg, "\n")] = '\0';
+
+		pToken = strtok(name_msg, "[:@]");
+		i = 0;
+		while (pToken != NULL)
+		{
+			pArray[i] = pToken;
+			if (++i >= ARR_CNT)
+				break;
+			pToken = strtok(NULL, "[:@]");
+		}
+		if (!strcmp(pArray[1], "SENSOR"))
+		{
+			// 값/플래그
+			char pos[8] = {0};
+			double TL = 0, TM = 0, TR = 0, ML = 0, MR = 0, BL = 0, BM = 0, BR = 0, Solar = 0;
+			bool gotPos = false, gotTL = false, gotTM = false, gotTR = false, gotML = false, gotMR = false, gotBL = false, gotBM = false, gotBR = false, gotSolar = false;
+
+			// pArray에서 "SENSOR" 위치 찾기
+			int cmd_idx = -1;
+			for (int k = 0; k < i; k++)
+			{
+				if (pArray[k] && strcmp(pArray[k], "SENSOR") == 0)
+				{
+					cmd_idx = k;
+					break;
+				}
+			}
+			if (cmd_idx == -1)
+				goto after_sensor;
+
+			// SENSOR 다음부터 (key,val) 쌍으로 순회
+			for (int j = cmd_idx + 1; j + 1 < i; j += 2)
+			{
+				char *key = pArray[j];
+				char *val = pArray[j + 1];
+				size_t L = strlen(val);
+				if (L && val[L - 1] == '\r')
+					val[L - 1] = '\0';
+
+				if (!strcasecmp(key, "Pos"))
+				{
+					strncpy(pos, val, sizeof(pos) - 1);
+					gotPos = true;
+				}
+				else if (!strcasecmp(key, "TL"))
+				{
+					TL = atof(val);
+					gotTL = true;
+				}
+				else if (!strcasecmp(key, "TM"))
+				{
+					TM = atof(val);
+					gotTM = true;
+				}
+				else if (!strcasecmp(key, "TR"))
+				{
+					TR = atof(val);
+					gotTR = true;
+				}
+				else if (!strcasecmp(key, "ML"))
+				{
+					ML = atof(val);
+					gotML = true;
+				}
+				else if (!strcasecmp(key, "MR"))
+				{
+					MR = atof(val);
+					gotMR = true;
+				}
+				else if (!strcasecmp(key, "BL"))
+				{
+					BL = atof(val);
+					gotBL = true;
+				}
+				else if (!strcasecmp(key, "BM"))
+				{
+					BM = atof(val);
+					gotBM = true;
+				}
+				else if (!strcasecmp(key, "BR"))
+				{
+					BR = atof(val);
+					gotBR = true;
+				}
+				else if (!strcasecmp(key, "Solar"))
+				{
+					Solar = atof(val);
+					gotSolar = true;
+				}
+			}
+
+			if (!(gotPos && gotSolar && gotTL && gotTM && gotTR && gotML && gotMR && gotBL && gotBM && gotBR))
+			{
+				fprintf(stderr, "[SENSOR] missing fields; skip insert.\n");
+				goto after_sensor;
+			}
+
+			char pos_esc[16] = {0};
+			mysql_real_escape_string(conn, pos_esc, pos, strlen(pos));
+
+			char sql_cmd[512];
+			snprintf(sql_cmd, sizeof(sql_cmd),
+					 "INSERT INTO sensor "
+					 "(ts, name, pos, solar, cds0, cds1, cds2, cds3, cds4, cds5, cds6, cds7) "
+					 "VALUES (NOW(), '%s', '%s', %.3f, %.1f, %.1f, %.1f, %.1f, %.1f, %.1f, %.1f, %.1f)",
+					 DEVICE_NAME, pos_esc, Solar, TL, TM, TR, ML, MR, BL, BM, BR);
+
+			int res = mysql_query(conn, sql_cmd);
+			if (!res)
+				printf("[SENSOR] inserted %lu rows\n", (unsigned long)mysql_affected_rows(conn));
+			else
+				fprintf(stderr, "ERROR: %s[%d]\n", mysql_error(conn), mysql_errno(conn));
+
+		after_sensor:;
+		}
+		//[KSH_SQL]GETDB@LAMP
+		//[KSH_SQL]SETDB@LAMP@ON
+		//[KSH_SQL]SETDB@LAMP@ON@KSH_LIN
+		if (!strcmp(pArray[1], "GETDB") && i == 3)
+		{
+			char name_esc[512];
+			mysql_real_escape_string(conn, name_esc, pArray[2], (unsigned long)strlen(pArray[2]));
+
+			snprintf(sql_cmd, sizeof(sql_cmd),
+					 "SELECT "
+					 "cds0, cds1, cds2, cds3, cds4, cds5, cds6, cds7, "
+					 "pos, solar, DATE_FORMAT(ts,'%%Y-%%m-%%d_%%H:%%i:%%s') AS ts_fmt "
+					 "FROM sensor WHERE name='%s' "
+					 "ORDER BY ts DESC LIMIT 1",
+					 name_esc);
+
+			if (mysql_query(conn, sql_cmd))
+			{
+				fprintf(stderr, "GETDB query err: %s\n", mysql_error(conn));
+				snprintf(sql_cmd, sizeof(sql_cmd), "[%s]GETDB@%s@ERR@QUERY\n", pArray[0], pArray[2]);
+				write(*sock, sql_cmd, strlen(sql_cmd));
+				break;
+			}
+
+			MYSQL_RES *result = mysql_store_result(conn);
+			if (!result)
+			{
+				fprintf(stderr, "GETDB store_result err: %s\r\n", mysql_error(conn));
+				snprintf(sql_cmd, sizeof(sql_cmd), "[%s]GETDB@%s@ERR@RESULT\n", pArray[0], pArray[2]);
+				write(*sock, sql_cmd, strlen(sql_cmd));
+				break;
+			}
+
+			MYSQL_ROW row = mysql_fetch_row(result);
+			if (!row)
+			{
+				snprintf(sql_cmd, sizeof(sql_cmd), "[%s]GETDB@%s@ERR@NoData\n", pArray[0], pArray[2]);
+				write(*sock, sql_cmd, strlen(sql_cmd));
+				mysql_free_result(result);
+				break;
+			}
+
+			// 응답: [LT_SQL]GETDB@name@TL@..@...@BR@..@Pos@..@Solar@..@TS@yyyy-mm-dd_HH:MM:SS
+			snprintf(sql_cmd, sizeof(sql_cmd),
+					 "[%s]GETDB@%s"
+					 "@Pos@%s@Solar@%s\n",
+					 pArray[0], pArray[2],
+					 row[8], row[9]);
+
+			write(*sock, sql_cmd, strlen(sql_cmd));
+			mysql_free_result(result);
+		}
+else if (!strcmp(pArray[1], "SETDB"))
+		 {
+		 	sprintf(sql_cmd, "update device set value='%s' where name='%s'", pArray[3], pArray[2]);
+
+		 	res = mysql_query(conn, sql_cmd);
+		 	if (!res)
+		 	{
+		 		if (i == 4)
+		 			sprintf(sql_cmd, "[%s]%s@%s@%s\n", pArray[0], pArray[1], pArray[2], pArray[3]);
+		 		else if (i == 5)
+		 			sprintf(sql_cmd, "[%s]%s@%s\n", pArray[4], pArray[2], pArray[3]);
+				else
+		 			continue;
+
+		 		printf("inserted %lu rows\n", (unsigned long)mysql_affected_rows(conn));
+		 		write(*sock, sql_cmd, strlen(sql_cmd));
+		 	}
+		 	else
+		 		fprintf(stderr, "ERROR: %s[%d]\n", mysql_error(conn), mysql_errno(conn));
+		 }
+
+
+		else if ((!strcmp(pArray[1], "PLUG1") || !strcmp(pArray[1], "PLUG2")) && i == 3)
+		 {
+    		// 1. MySQL에 상태 업데이트
+    		sprintf(sql_cmd, "update device set value='%s', date=now(), time=now() where name='%s'", pArray[2],  pArray[1]);
+   		 res = mysql_query(conn, sql_cmd);
+    		if (!res)
+			{
+    		    printf("Updated %s to %s in MySQL\n",  pArray[1], pArray[2]);
+   			}
+			else
+			{
+    		    fprintf(stderr, "SQL ERROR: %s [%d]\n", mysql_error(conn), mysql_errno(conn));
+			}
+
+			 // 2. 아두이노에 그대로 메시지 전달
+			 sprintf(sql_cmd, "[%s]%s@%s\n", pArray[0], pArray[1], pArray[2]);
+			 write(*sock, sql_cmd, strlen(sql_cmd));
+		}
+	}
+	mysql_close(conn);
+}
+
+void error_handling(char *msg)
+{
+	fputs(msg, stderr);
+	fputc('\n', stderr);
+	exit(1);
+}